<!DOCTYPE html>
<html>
  <head>
    <meta charset="UTF-8" />
    <link rel="stylesheet" type="text/css" href="../../../../../code.css">
  </head>
  <body>
    third_party/cores/swerv/design/dec/dec_tlu_ctl.sv
    <table class="highlighttable"><tr><td class="linenos"><div class="linenodiv"><pre><a href="#l-1">   1</a>
<a href="#l-2">   2</a>
<a href="#l-3">   3</a>
<a href="#l-4">   4</a>
<a href="#l-5">   5</a>
<a href="#l-6">   6</a>
<a href="#l-7">   7</a>
<a href="#l-8">   8</a>
<a href="#l-9">   9</a>
<a href="#l-10">  10</a>
<a href="#l-11">  11</a>
<a href="#l-12">  12</a>
<a href="#l-13">  13</a>
<a href="#l-14">  14</a>
<a href="#l-15">  15</a>
<a href="#l-16">  16</a>
<a href="#l-17">  17</a>
<a href="#l-18">  18</a>
<a href="#l-19">  19</a>
<a href="#l-20">  20</a>
<a href="#l-21">  21</a>
<a href="#l-22">  22</a>
<a href="#l-23">  23</a>
<a href="#l-24">  24</a>
<a href="#l-25">  25</a>
<a href="#l-26">  26</a>
<a href="#l-27">  27</a>
<a href="#l-28">  28</a>
<a href="#l-29">  29</a>
<a href="#l-30">  30</a>
<a href="#l-31">  31</a>
<a href="#l-32">  32</a>
<a href="#l-33">  33</a>
<a href="#l-34">  34</a>
<a href="#l-35">  35</a>
<a href="#l-36">  36</a>
<a href="#l-37">  37</a>
<a href="#l-38">  38</a>
<a href="#l-39">  39</a>
<a href="#l-40">  40</a>
<a href="#l-41">  41</a>
<a href="#l-42">  42</a>
<a href="#l-43">  43</a>
<a href="#l-44">  44</a>
<a href="#l-45">  45</a>
<a href="#l-46">  46</a>
<a href="#l-47">  47</a>
<a href="#l-48">  48</a>
<a href="#l-49">  49</a>
<a href="#l-50">  50</a>
<a href="#l-51">  51</a>
<a href="#l-52">  52</a>
<a href="#l-53">  53</a>
<a href="#l-54">  54</a>
<a href="#l-55">  55</a>
<a href="#l-56">  56</a>
<a href="#l-57">  57</a>
<a href="#l-58">  58</a>
<a href="#l-59">  59</a>
<a href="#l-60">  60</a>
<a href="#l-61">  61</a>
<a href="#l-62">  62</a>
<a href="#l-63">  63</a>
<a href="#l-64">  64</a>
<a href="#l-65">  65</a>
<a href="#l-66">  66</a>
<a href="#l-67">  67</a>
<a href="#l-68">  68</a>
<a href="#l-69">  69</a>
<a href="#l-70">  70</a>
<a href="#l-71">  71</a>
<a href="#l-72">  72</a>
<a href="#l-73">  73</a>
<a href="#l-74">  74</a>
<a href="#l-75">  75</a>
<a href="#l-76">  76</a>
<a href="#l-77">  77</a>
<a href="#l-78">  78</a>
<a href="#l-79">  79</a>
<a href="#l-80">  80</a>
<a href="#l-81">  81</a>
<a href="#l-82">  82</a>
<a href="#l-83">  83</a>
<a href="#l-84">  84</a>
<a href="#l-85">  85</a>
<a href="#l-86">  86</a>
<a href="#l-87">  87</a>
<a href="#l-88">  88</a>
<a href="#l-89">  89</a>
<a href="#l-90">  90</a>
<a href="#l-91">  91</a>
<a href="#l-92">  92</a>
<a href="#l-93">  93</a>
<a href="#l-94">  94</a>
<a href="#l-95">  95</a>
<a href="#l-96">  96</a>
<a href="#l-97">  97</a>
<a href="#l-98">  98</a>
<a href="#l-99">  99</a>
<a href="#l-100"> 100</a>
<a href="#l-101"> 101</a>
<a href="#l-102"> 102</a>
<a href="#l-103"> 103</a>
<a href="#l-104"> 104</a>
<a href="#l-105"> 105</a>
<a href="#l-106"> 106</a>
<a href="#l-107"> 107</a>
<a href="#l-108"> 108</a>
<a href="#l-109"> 109</a>
<a href="#l-110"> 110</a>
<a href="#l-111"> 111</a>
<a href="#l-112"> 112</a>
<a href="#l-113"> 113</a>
<a href="#l-114"> 114</a>
<a href="#l-115"> 115</a>
<a href="#l-116"> 116</a>
<a href="#l-117"> 117</a>
<a href="#l-118"> 118</a>
<a href="#l-119"> 119</a>
<a href="#l-120"> 120</a>
<a href="#l-121"> 121</a>
<a href="#l-122"> 122</a>
<a href="#l-123"> 123</a>
<a href="#l-124"> 124</a>
<a href="#l-125"> 125</a>
<a href="#l-126"> 126</a>
<a href="#l-127"> 127</a>
<a href="#l-128"> 128</a>
<a href="#l-129"> 129</a>
<a href="#l-130"> 130</a>
<a href="#l-131"> 131</a>
<a href="#l-132"> 132</a>
<a href="#l-133"> 133</a>
<a href="#l-134"> 134</a>
<a href="#l-135"> 135</a>
<a href="#l-136"> 136</a>
<a href="#l-137"> 137</a>
<a href="#l-138"> 138</a>
<a href="#l-139"> 139</a>
<a href="#l-140"> 140</a>
<a href="#l-141"> 141</a>
<a href="#l-142"> 142</a>
<a href="#l-143"> 143</a>
<a href="#l-144"> 144</a>
<a href="#l-145"> 145</a>
<a href="#l-146"> 146</a>
<a href="#l-147"> 147</a>
<a href="#l-148"> 148</a>
<a href="#l-149"> 149</a>
<a href="#l-150"> 150</a>
<a href="#l-151"> 151</a>
<a href="#l-152"> 152</a>
<a href="#l-153"> 153</a>
<a href="#l-154"> 154</a>
<a href="#l-155"> 155</a>
<a href="#l-156"> 156</a>
<a href="#l-157"> 157</a>
<a href="#l-158"> 158</a>
<a href="#l-159"> 159</a>
<a href="#l-160"> 160</a>
<a href="#l-161"> 161</a>
<a href="#l-162"> 162</a>
<a href="#l-163"> 163</a>
<a href="#l-164"> 164</a>
<a href="#l-165"> 165</a>
<a href="#l-166"> 166</a>
<a href="#l-167"> 167</a>
<a href="#l-168"> 168</a>
<a href="#l-169"> 169</a>
<a href="#l-170"> 170</a>
<a href="#l-171"> 171</a>
<a href="#l-172"> 172</a>
<a href="#l-173"> 173</a>
<a href="#l-174"> 174</a>
<a href="#l-175"> 175</a>
<a href="#l-176"> 176</a>
<a href="#l-177"> 177</a>
<a href="#l-178"> 178</a>
<a href="#l-179"> 179</a>
<a href="#l-180"> 180</a>
<a href="#l-181"> 181</a>
<a href="#l-182"> 182</a>
<a href="#l-183"> 183</a>
<a href="#l-184"> 184</a>
<a href="#l-185"> 185</a>
<a href="#l-186"> 186</a>
<a href="#l-187"> 187</a>
<a href="#l-188"> 188</a>
<a href="#l-189"> 189</a>
<a href="#l-190"> 190</a>
<a href="#l-191"> 191</a>
<a href="#l-192"> 192</a>
<a href="#l-193"> 193</a>
<a href="#l-194"> 194</a>
<a href="#l-195"> 195</a>
<a href="#l-196"> 196</a>
<a href="#l-197"> 197</a>
<a href="#l-198"> 198</a>
<a href="#l-199"> 199</a>
<a href="#l-200"> 200</a>
<a href="#l-201"> 201</a>
<a href="#l-202"> 202</a>
<a href="#l-203"> 203</a>
<a href="#l-204"> 204</a>
<a href="#l-205"> 205</a>
<a href="#l-206"> 206</a>
<a href="#l-207"> 207</a>
<a href="#l-208"> 208</a>
<a href="#l-209"> 209</a>
<a href="#l-210"> 210</a>
<a href="#l-211"> 211</a>
<a href="#l-212"> 212</a>
<a href="#l-213"> 213</a>
<a href="#l-214"> 214</a>
<a href="#l-215"> 215</a>
<a href="#l-216"> 216</a>
<a href="#l-217"> 217</a>
<a href="#l-218"> 218</a>
<a href="#l-219"> 219</a>
<a href="#l-220"> 220</a>
<a href="#l-221"> 221</a>
<a href="#l-222"> 222</a>
<a href="#l-223"> 223</a>
<a href="#l-224"> 224</a>
<a href="#l-225"> 225</a>
<a href="#l-226"> 226</a>
<a href="#l-227"> 227</a>
<a href="#l-228"> 228</a>
<a href="#l-229"> 229</a>
<a href="#l-230"> 230</a>
<a href="#l-231"> 231</a>
<a href="#l-232"> 232</a>
<a href="#l-233"> 233</a>
<a href="#l-234"> 234</a>
<a href="#l-235"> 235</a>
<a href="#l-236"> 236</a>
<a href="#l-237"> 237</a>
<a href="#l-238"> 238</a>
<a href="#l-239"> 239</a>
<a href="#l-240"> 240</a>
<a href="#l-241"> 241</a>
<a href="#l-242"> 242</a>
<a href="#l-243"> 243</a>
<a href="#l-244"> 244</a>
<a href="#l-245"> 245</a>
<a href="#l-246"> 246</a>
<a href="#l-247"> 247</a>
<a href="#l-248"> 248</a>
<a href="#l-249"> 249</a>
<a href="#l-250"> 250</a>
<a href="#l-251"> 251</a>
<a href="#l-252"> 252</a>
<a href="#l-253"> 253</a>
<a href="#l-254"> 254</a>
<a href="#l-255"> 255</a>
<a href="#l-256"> 256</a>
<a href="#l-257"> 257</a>
<a href="#l-258"> 258</a>
<a href="#l-259"> 259</a>
<a href="#l-260"> 260</a>
<a href="#l-261"> 261</a>
<a href="#l-262"> 262</a>
<a href="#l-263"> 263</a>
<a href="#l-264"> 264</a>
<a href="#l-265"> 265</a>
<a href="#l-266"> 266</a>
<a href="#l-267"> 267</a>
<a href="#l-268"> 268</a>
<a href="#l-269"> 269</a>
<a href="#l-270"> 270</a>
<a href="#l-271"> 271</a>
<a href="#l-272"> 272</a>
<a href="#l-273"> 273</a>
<a href="#l-274"> 274</a>
<a href="#l-275"> 275</a>
<a href="#l-276"> 276</a>
<a href="#l-277"> 277</a>
<a href="#l-278"> 278</a>
<a href="#l-279"> 279</a>
<a href="#l-280"> 280</a>
<a href="#l-281"> 281</a>
<a href="#l-282"> 282</a>
<a href="#l-283"> 283</a>
<a href="#l-284"> 284</a>
<a href="#l-285"> 285</a>
<a href="#l-286"> 286</a>
<a href="#l-287"> 287</a>
<a href="#l-288"> 288</a>
<a href="#l-289"> 289</a>
<a href="#l-290"> 290</a>
<a href="#l-291"> 291</a>
<a href="#l-292"> 292</a>
<a href="#l-293"> 293</a>
<a href="#l-294"> 294</a>
<a href="#l-295"> 295</a>
<a href="#l-296"> 296</a>
<a href="#l-297"> 297</a>
<a href="#l-298"> 298</a>
<a href="#l-299"> 299</a>
<a href="#l-300"> 300</a>
<a href="#l-301"> 301</a>
<a href="#l-302"> 302</a>
<a href="#l-303"> 303</a>
<a href="#l-304"> 304</a>
<a href="#l-305"> 305</a>
<a href="#l-306"> 306</a>
<a href="#l-307"> 307</a>
<a href="#l-308"> 308</a>
<a href="#l-309"> 309</a>
<a href="#l-310"> 310</a>
<a href="#l-311"> 311</a>
<a href="#l-312"> 312</a>
<a href="#l-313"> 313</a>
<a href="#l-314"> 314</a>
<a href="#l-315"> 315</a>
<a href="#l-316"> 316</a>
<a href="#l-317"> 317</a>
<a href="#l-318"> 318</a>
<a href="#l-319"> 319</a>
<a href="#l-320"> 320</a>
<a href="#l-321"> 321</a>
<a href="#l-322"> 322</a>
<a href="#l-323"> 323</a>
<a href="#l-324"> 324</a>
<a href="#l-325"> 325</a>
<a href="#l-326"> 326</a>
<a href="#l-327"> 327</a>
<a href="#l-328"> 328</a>
<a href="#l-329"> 329</a>
<a href="#l-330"> 330</a>
<a href="#l-331"> 331</a>
<a href="#l-332"> 332</a>
<a href="#l-333"> 333</a>
<a href="#l-334"> 334</a>
<a href="#l-335"> 335</a>
<a href="#l-336"> 336</a>
<a href="#l-337"> 337</a>
<a href="#l-338"> 338</a>
<a href="#l-339"> 339</a>
<a href="#l-340"> 340</a>
<a href="#l-341"> 341</a>
<a href="#l-342"> 342</a>
<a href="#l-343"> 343</a>
<a href="#l-344"> 344</a>
<a href="#l-345"> 345</a>
<a href="#l-346"> 346</a>
<a href="#l-347"> 347</a>
<a href="#l-348"> 348</a>
<a href="#l-349"> 349</a>
<a href="#l-350"> 350</a>
<a href="#l-351"> 351</a>
<a href="#l-352"> 352</a>
<a href="#l-353"> 353</a>
<a href="#l-354"> 354</a>
<a href="#l-355"> 355</a>
<a href="#l-356"> 356</a>
<a href="#l-357"> 357</a>
<a href="#l-358"> 358</a>
<a href="#l-359"> 359</a>
<a href="#l-360"> 360</a>
<a href="#l-361"> 361</a>
<a href="#l-362"> 362</a>
<a href="#l-363"> 363</a>
<a href="#l-364"> 364</a>
<a href="#l-365"> 365</a>
<a href="#l-366"> 366</a>
<a href="#l-367"> 367</a>
<a href="#l-368"> 368</a>
<a href="#l-369"> 369</a>
<a href="#l-370"> 370</a>
<a href="#l-371"> 371</a>
<a href="#l-372"> 372</a>
<a href="#l-373"> 373</a>
<a href="#l-374"> 374</a>
<a href="#l-375"> 375</a>
<a href="#l-376"> 376</a>
<a href="#l-377"> 377</a>
<a href="#l-378"> 378</a>
<a href="#l-379"> 379</a>
<a href="#l-380"> 380</a>
<a href="#l-381"> 381</a>
<a href="#l-382"> 382</a>
<a href="#l-383"> 383</a>
<a href="#l-384"> 384</a>
<a href="#l-385"> 385</a>
<a href="#l-386"> 386</a>
<a href="#l-387"> 387</a>
<a href="#l-388"> 388</a>
<a href="#l-389"> 389</a>
<a href="#l-390"> 390</a>
<a href="#l-391"> 391</a>
<a href="#l-392"> 392</a>
<a href="#l-393"> 393</a>
<a href="#l-394"> 394</a>
<a href="#l-395"> 395</a>
<a href="#l-396"> 396</a>
<a href="#l-397"> 397</a>
<a href="#l-398"> 398</a>
<a href="#l-399"> 399</a>
<a href="#l-400"> 400</a>
<a href="#l-401"> 401</a>
<a href="#l-402"> 402</a>
<a href="#l-403"> 403</a>
<a href="#l-404"> 404</a>
<a href="#l-405"> 405</a>
<a href="#l-406"> 406</a>
<a href="#l-407"> 407</a>
<a href="#l-408"> 408</a>
<a href="#l-409"> 409</a>
<a href="#l-410"> 410</a>
<a href="#l-411"> 411</a>
<a href="#l-412"> 412</a>
<a href="#l-413"> 413</a>
<a href="#l-414"> 414</a>
<a href="#l-415"> 415</a>
<a href="#l-416"> 416</a>
<a href="#l-417"> 417</a>
<a href="#l-418"> 418</a>
<a href="#l-419"> 419</a>
<a href="#l-420"> 420</a>
<a href="#l-421"> 421</a>
<a href="#l-422"> 422</a>
<a href="#l-423"> 423</a>
<a href="#l-424"> 424</a>
<a href="#l-425"> 425</a>
<a href="#l-426"> 426</a>
<a href="#l-427"> 427</a>
<a href="#l-428"> 428</a>
<a href="#l-429"> 429</a>
<a href="#l-430"> 430</a>
<a href="#l-431"> 431</a>
<a href="#l-432"> 432</a>
<a href="#l-433"> 433</a>
<a href="#l-434"> 434</a>
<a href="#l-435"> 435</a>
<a href="#l-436"> 436</a>
<a href="#l-437"> 437</a>
<a href="#l-438"> 438</a>
<a href="#l-439"> 439</a>
<a href="#l-440"> 440</a>
<a href="#l-441"> 441</a>
<a href="#l-442"> 442</a>
<a href="#l-443"> 443</a>
<a href="#l-444"> 444</a>
<a href="#l-445"> 445</a>
<a href="#l-446"> 446</a>
<a href="#l-447"> 447</a>
<a href="#l-448"> 448</a>
<a href="#l-449"> 449</a>
<a href="#l-450"> 450</a>
<a href="#l-451"> 451</a>
<a href="#l-452"> 452</a>
<a href="#l-453"> 453</a>
<a href="#l-454"> 454</a>
<a href="#l-455"> 455</a>
<a href="#l-456"> 456</a>
<a href="#l-457"> 457</a>
<a href="#l-458"> 458</a>
<a href="#l-459"> 459</a>
<a href="#l-460"> 460</a>
<a href="#l-461"> 461</a>
<a href="#l-462"> 462</a>
<a href="#l-463"> 463</a>
<a href="#l-464"> 464</a>
<a href="#l-465"> 465</a>
<a href="#l-466"> 466</a>
<a href="#l-467"> 467</a>
<a href="#l-468"> 468</a>
<a href="#l-469"> 469</a>
<a href="#l-470"> 470</a>
<a href="#l-471"> 471</a>
<a href="#l-472"> 472</a>
<a href="#l-473"> 473</a>
<a href="#l-474"> 474</a>
<a href="#l-475"> 475</a>
<a href="#l-476"> 476</a>
<a href="#l-477"> 477</a>
<a href="#l-478"> 478</a>
<a href="#l-479"> 479</a>
<a href="#l-480"> 480</a>
<a href="#l-481"> 481</a>
<a href="#l-482"> 482</a>
<a href="#l-483"> 483</a>
<a href="#l-484"> 484</a>
<a href="#l-485"> 485</a>
<a href="#l-486"> 486</a>
<a href="#l-487"> 487</a>
<a href="#l-488"> 488</a>
<a href="#l-489"> 489</a>
<a href="#l-490"> 490</a>
<a href="#l-491"> 491</a>
<a href="#l-492"> 492</a>
<a href="#l-493"> 493</a>
<a href="#l-494"> 494</a>
<a href="#l-495"> 495</a>
<a href="#l-496"> 496</a>
<a href="#l-497"> 497</a>
<a href="#l-498"> 498</a>
<a href="#l-499"> 499</a>
<a href="#l-500"> 500</a>
<a href="#l-501"> 501</a>
<a href="#l-502"> 502</a>
<a href="#l-503"> 503</a>
<a href="#l-504"> 504</a>
<a href="#l-505"> 505</a>
<a href="#l-506"> 506</a>
<a href="#l-507"> 507</a>
<a href="#l-508"> 508</a>
<a href="#l-509"> 509</a>
<a href="#l-510"> 510</a>
<a href="#l-511"> 511</a>
<a href="#l-512"> 512</a>
<a href="#l-513"> 513</a>
<a href="#l-514"> 514</a>
<a href="#l-515"> 515</a>
<a href="#l-516"> 516</a>
<a href="#l-517"> 517</a>
<a href="#l-518"> 518</a>
<a href="#l-519"> 519</a>
<a href="#l-520"> 520</a>
<a href="#l-521"> 521</a>
<a href="#l-522"> 522</a>
<a href="#l-523"> 523</a>
<a href="#l-524"> 524</a>
<a href="#l-525"> 525</a>
<a href="#l-526"> 526</a>
<a href="#l-527"> 527</a>
<a href="#l-528"> 528</a>
<a href="#l-529"> 529</a>
<a href="#l-530"> 530</a>
<a href="#l-531"> 531</a>
<a href="#l-532"> 532</a>
<a href="#l-533"> 533</a>
<a href="#l-534"> 534</a>
<a href="#l-535"> 535</a>
<a href="#l-536"> 536</a>
<a href="#l-537"> 537</a>
<a href="#l-538"> 538</a>
<a href="#l-539"> 539</a>
<a href="#l-540"> 540</a>
<a href="#l-541"> 541</a>
<a href="#l-542"> 542</a>
<a href="#l-543"> 543</a>
<a href="#l-544"> 544</a>
<a href="#l-545"> 545</a>
<a href="#l-546"> 546</a>
<a href="#l-547"> 547</a>
<a href="#l-548"> 548</a>
<a href="#l-549"> 549</a>
<a href="#l-550"> 550</a>
<a href="#l-551"> 551</a>
<a href="#l-552"> 552</a>
<a href="#l-553"> 553</a>
<a href="#l-554"> 554</a>
<a href="#l-555"> 555</a>
<a href="#l-556"> 556</a>
<a href="#l-557"> 557</a>
<a href="#l-558"> 558</a>
<a href="#l-559"> 559</a>
<a href="#l-560"> 560</a>
<a href="#l-561"> 561</a>
<a href="#l-562"> 562</a>
<a href="#l-563"> 563</a>
<a href="#l-564"> 564</a>
<a href="#l-565"> 565</a>
<a href="#l-566"> 566</a>
<a href="#l-567"> 567</a>
<a href="#l-568"> 568</a>
<a href="#l-569"> 569</a>
<a href="#l-570"> 570</a>
<a href="#l-571"> 571</a>
<a href="#l-572"> 572</a>
<a href="#l-573"> 573</a>
<a href="#l-574"> 574</a>
<a href="#l-575"> 575</a>
<a href="#l-576"> 576</a>
<a href="#l-577"> 577</a>
<a href="#l-578"> 578</a>
<a href="#l-579"> 579</a>
<a href="#l-580"> 580</a>
<a href="#l-581"> 581</a>
<a href="#l-582"> 582</a>
<a href="#l-583"> 583</a>
<a href="#l-584"> 584</a>
<a href="#l-585"> 585</a>
<a href="#l-586"> 586</a>
<a href="#l-587"> 587</a>
<a href="#l-588"> 588</a>
<a href="#l-589"> 589</a>
<a href="#l-590"> 590</a>
<a href="#l-591"> 591</a>
<a href="#l-592"> 592</a>
<a href="#l-593"> 593</a>
<a href="#l-594"> 594</a>
<a href="#l-595"> 595</a>
<a href="#l-596"> 596</a>
<a href="#l-597"> 597</a>
<a href="#l-598"> 598</a>
<a href="#l-599"> 599</a>
<a href="#l-600"> 600</a>
<a href="#l-601"> 601</a>
<a href="#l-602"> 602</a>
<a href="#l-603"> 603</a>
<a href="#l-604"> 604</a>
<a href="#l-605"> 605</a>
<a href="#l-606"> 606</a>
<a href="#l-607"> 607</a>
<a href="#l-608"> 608</a>
<a href="#l-609"> 609</a>
<a href="#l-610"> 610</a>
<a href="#l-611"> 611</a>
<a href="#l-612"> 612</a>
<a href="#l-613"> 613</a>
<a href="#l-614"> 614</a>
<a href="#l-615"> 615</a>
<a href="#l-616"> 616</a>
<a href="#l-617"> 617</a>
<a href="#l-618"> 618</a>
<a href="#l-619"> 619</a>
<a href="#l-620"> 620</a>
<a href="#l-621"> 621</a>
<a href="#l-622"> 622</a>
<a href="#l-623"> 623</a>
<a href="#l-624"> 624</a>
<a href="#l-625"> 625</a>
<a href="#l-626"> 626</a>
<a href="#l-627"> 627</a>
<a href="#l-628"> 628</a>
<a href="#l-629"> 629</a>
<a href="#l-630"> 630</a>
<a href="#l-631"> 631</a>
<a href="#l-632"> 632</a>
<a href="#l-633"> 633</a>
<a href="#l-634"> 634</a>
<a href="#l-635"> 635</a>
<a href="#l-636"> 636</a>
<a href="#l-637"> 637</a>
<a href="#l-638"> 638</a>
<a href="#l-639"> 639</a>
<a href="#l-640"> 640</a>
<a href="#l-641"> 641</a>
<a href="#l-642"> 642</a>
<a href="#l-643"> 643</a>
<a href="#l-644"> 644</a>
<a href="#l-645"> 645</a>
<a href="#l-646"> 646</a>
<a href="#l-647"> 647</a>
<a href="#l-648"> 648</a>
<a href="#l-649"> 649</a>
<a href="#l-650"> 650</a>
<a href="#l-651"> 651</a>
<a href="#l-652"> 652</a>
<a href="#l-653"> 653</a>
<a href="#l-654"> 654</a>
<a href="#l-655"> 655</a>
<a href="#l-656"> 656</a>
<a href="#l-657"> 657</a>
<a href="#l-658"> 658</a>
<a href="#l-659"> 659</a>
<a href="#l-660"> 660</a>
<a href="#l-661"> 661</a>
<a href="#l-662"> 662</a>
<a href="#l-663"> 663</a>
<a href="#l-664"> 664</a>
<a href="#l-665"> 665</a>
<a href="#l-666"> 666</a>
<a href="#l-667"> 667</a>
<a href="#l-668"> 668</a>
<a href="#l-669"> 669</a>
<a href="#l-670"> 670</a>
<a href="#l-671"> 671</a>
<a href="#l-672"> 672</a>
<a href="#l-673"> 673</a>
<a href="#l-674"> 674</a>
<a href="#l-675"> 675</a>
<a href="#l-676"> 676</a>
<a href="#l-677"> 677</a>
<a href="#l-678"> 678</a>
<a href="#l-679"> 679</a>
<a href="#l-680"> 680</a>
<a href="#l-681"> 681</a>
<a href="#l-682"> 682</a>
<a href="#l-683"> 683</a>
<a href="#l-684"> 684</a>
<a href="#l-685"> 685</a>
<a href="#l-686"> 686</a>
<a href="#l-687"> 687</a>
<a href="#l-688"> 688</a>
<a href="#l-689"> 689</a>
<a href="#l-690"> 690</a>
<a href="#l-691"> 691</a>
<a href="#l-692"> 692</a>
<a href="#l-693"> 693</a>
<a href="#l-694"> 694</a>
<a href="#l-695"> 695</a>
<a href="#l-696"> 696</a>
<a href="#l-697"> 697</a>
<a href="#l-698"> 698</a>
<a href="#l-699"> 699</a>
<a href="#l-700"> 700</a>
<a href="#l-701"> 701</a>
<a href="#l-702"> 702</a>
<a href="#l-703"> 703</a>
<a href="#l-704"> 704</a>
<a href="#l-705"> 705</a>
<a href="#l-706"> 706</a>
<a href="#l-707"> 707</a>
<a href="#l-708"> 708</a>
<a href="#l-709"> 709</a>
<a href="#l-710"> 710</a>
<a href="#l-711"> 711</a>
<a href="#l-712"> 712</a>
<a href="#l-713"> 713</a>
<a href="#l-714"> 714</a>
<a href="#l-715"> 715</a>
<a href="#l-716"> 716</a>
<a href="#l-717"> 717</a>
<a href="#l-718"> 718</a>
<a href="#l-719"> 719</a>
<a href="#l-720"> 720</a>
<a href="#l-721"> 721</a>
<a href="#l-722"> 722</a>
<a href="#l-723"> 723</a>
<a href="#l-724"> 724</a>
<a href="#l-725"> 725</a>
<a href="#l-726"> 726</a>
<a href="#l-727"> 727</a>
<a href="#l-728"> 728</a>
<a href="#l-729"> 729</a>
<a href="#l-730"> 730</a>
<a href="#l-731"> 731</a>
<a href="#l-732"> 732</a>
<a href="#l-733"> 733</a>
<a href="#l-734"> 734</a>
<a href="#l-735"> 735</a>
<a href="#l-736"> 736</a>
<a href="#l-737"> 737</a>
<a href="#l-738"> 738</a>
<a href="#l-739"> 739</a>
<a href="#l-740"> 740</a>
<a href="#l-741"> 741</a>
<a href="#l-742"> 742</a>
<a href="#l-743"> 743</a>
<a href="#l-744"> 744</a>
<a href="#l-745"> 745</a>
<a href="#l-746"> 746</a>
<a href="#l-747"> 747</a>
<a href="#l-748"> 748</a>
<a href="#l-749"> 749</a>
<a href="#l-750"> 750</a>
<a href="#l-751"> 751</a>
<a href="#l-752"> 752</a>
<a href="#l-753"> 753</a>
<a href="#l-754"> 754</a>
<a href="#l-755"> 755</a>
<a href="#l-756"> 756</a>
<a href="#l-757"> 757</a>
<a href="#l-758"> 758</a>
<a href="#l-759"> 759</a>
<a href="#l-760"> 760</a>
<a href="#l-761"> 761</a>
<a href="#l-762"> 762</a>
<a href="#l-763"> 763</a>
<a href="#l-764"> 764</a>
<a href="#l-765"> 765</a>
<a href="#l-766"> 766</a>
<a href="#l-767"> 767</a>
<a href="#l-768"> 768</a>
<a href="#l-769"> 769</a>
<a href="#l-770"> 770</a>
<a href="#l-771"> 771</a>
<a href="#l-772"> 772</a>
<a href="#l-773"> 773</a>
<a href="#l-774"> 774</a>
<a href="#l-775"> 775</a>
<a href="#l-776"> 776</a>
<a href="#l-777"> 777</a>
<a href="#l-778"> 778</a>
<a href="#l-779"> 779</a>
<a href="#l-780"> 780</a>
<a href="#l-781"> 781</a>
<a href="#l-782"> 782</a>
<a href="#l-783"> 783</a>
<a href="#l-784"> 784</a>
<a href="#l-785"> 785</a>
<a href="#l-786"> 786</a>
<a href="#l-787"> 787</a>
<a href="#l-788"> 788</a>
<a href="#l-789"> 789</a>
<a href="#l-790"> 790</a>
<a href="#l-791"> 791</a>
<a href="#l-792"> 792</a>
<a href="#l-793"> 793</a>
<a href="#l-794"> 794</a>
<a href="#l-795"> 795</a>
<a href="#l-796"> 796</a>
<a href="#l-797"> 797</a>
<a href="#l-798"> 798</a>
<a href="#l-799"> 799</a>
<a href="#l-800"> 800</a>
<a href="#l-801"> 801</a>
<a href="#l-802"> 802</a>
<a href="#l-803"> 803</a>
<a href="#l-804"> 804</a>
<a href="#l-805"> 805</a>
<a href="#l-806"> 806</a>
<a href="#l-807"> 807</a>
<a href="#l-808"> 808</a>
<a href="#l-809"> 809</a>
<a href="#l-810"> 810</a>
<a href="#l-811"> 811</a>
<a href="#l-812"> 812</a>
<a href="#l-813"> 813</a>
<a href="#l-814"> 814</a>
<a href="#l-815"> 815</a>
<a href="#l-816"> 816</a>
<a href="#l-817"> 817</a>
<a href="#l-818"> 818</a>
<a href="#l-819"> 819</a>
<a href="#l-820"> 820</a>
<a href="#l-821"> 821</a>
<a href="#l-822"> 822</a>
<a href="#l-823"> 823</a>
<a href="#l-824"> 824</a>
<a href="#l-825"> 825</a>
<a href="#l-826"> 826</a>
<a href="#l-827"> 827</a>
<a href="#l-828"> 828</a>
<a href="#l-829"> 829</a>
<a href="#l-830"> 830</a>
<a href="#l-831"> 831</a>
<a href="#l-832"> 832</a>
<a href="#l-833"> 833</a>
<a href="#l-834"> 834</a>
<a href="#l-835"> 835</a>
<a href="#l-836"> 836</a>
<a href="#l-837"> 837</a>
<a href="#l-838"> 838</a>
<a href="#l-839"> 839</a>
<a href="#l-840"> 840</a>
<a href="#l-841"> 841</a>
<a href="#l-842"> 842</a>
<a href="#l-843"> 843</a>
<a href="#l-844"> 844</a>
<a href="#l-845"> 845</a>
<a href="#l-846"> 846</a>
<a href="#l-847"> 847</a>
<a href="#l-848"> 848</a>
<a href="#l-849"> 849</a>
<a href="#l-850"> 850</a>
<a href="#l-851"> 851</a>
<a href="#l-852"> 852</a>
<a href="#l-853"> 853</a>
<a href="#l-854"> 854</a>
<a href="#l-855"> 855</a>
<a href="#l-856"> 856</a>
<a href="#l-857"> 857</a>
<a href="#l-858"> 858</a>
<a href="#l-859"> 859</a>
<a href="#l-860"> 860</a>
<a href="#l-861"> 861</a>
<a href="#l-862"> 862</a>
<a href="#l-863"> 863</a>
<a href="#l-864"> 864</a>
<a href="#l-865"> 865</a>
<a href="#l-866"> 866</a>
<a href="#l-867"> 867</a>
<a href="#l-868"> 868</a>
<a href="#l-869"> 869</a>
<a href="#l-870"> 870</a>
<a href="#l-871"> 871</a>
<a href="#l-872"> 872</a>
<a href="#l-873"> 873</a>
<a href="#l-874"> 874</a>
<a href="#l-875"> 875</a>
<a href="#l-876"> 876</a>
<a href="#l-877"> 877</a>
<a href="#l-878"> 878</a>
<a href="#l-879"> 879</a>
<a href="#l-880"> 880</a>
<a href="#l-881"> 881</a>
<a href="#l-882"> 882</a>
<a href="#l-883"> 883</a>
<a href="#l-884"> 884</a>
<a href="#l-885"> 885</a>
<a href="#l-886"> 886</a>
<a href="#l-887"> 887</a>
<a href="#l-888"> 888</a>
<a href="#l-889"> 889</a>
<a href="#l-890"> 890</a>
<a href="#l-891"> 891</a>
<a href="#l-892"> 892</a>
<a href="#l-893"> 893</a>
<a href="#l-894"> 894</a>
<a href="#l-895"> 895</a>
<a href="#l-896"> 896</a>
<a href="#l-897"> 897</a>
<a href="#l-898"> 898</a>
<a href="#l-899"> 899</a>
<a href="#l-900"> 900</a>
<a href="#l-901"> 901</a>
<a href="#l-902"> 902</a>
<a href="#l-903"> 903</a>
<a href="#l-904"> 904</a>
<a href="#l-905"> 905</a>
<a href="#l-906"> 906</a>
<a href="#l-907"> 907</a>
<a href="#l-908"> 908</a>
<a href="#l-909"> 909</a>
<a href="#l-910"> 910</a>
<a href="#l-911"> 911</a>
<a href="#l-912"> 912</a>
<a href="#l-913"> 913</a>
<a href="#l-914"> 914</a>
<a href="#l-915"> 915</a>
<a href="#l-916"> 916</a>
<a href="#l-917"> 917</a>
<a href="#l-918"> 918</a>
<a href="#l-919"> 919</a>
<a href="#l-920"> 920</a>
<a href="#l-921"> 921</a>
<a href="#l-922"> 922</a>
<a href="#l-923"> 923</a>
<a href="#l-924"> 924</a>
<a href="#l-925"> 925</a>
<a href="#l-926"> 926</a>
<a href="#l-927"> 927</a>
<a href="#l-928"> 928</a>
<a href="#l-929"> 929</a>
<a href="#l-930"> 930</a>
<a href="#l-931"> 931</a>
<a href="#l-932"> 932</a>
<a href="#l-933"> 933</a>
<a href="#l-934"> 934</a>
<a href="#l-935"> 935</a>
<a href="#l-936"> 936</a>
<a href="#l-937"> 937</a>
<a href="#l-938"> 938</a>
<a href="#l-939"> 939</a>
<a href="#l-940"> 940</a>
<a href="#l-941"> 941</a>
<a href="#l-942"> 942</a>
<a href="#l-943"> 943</a>
<a href="#l-944"> 944</a>
<a href="#l-945"> 945</a>
<a href="#l-946"> 946</a>
<a href="#l-947"> 947</a>
<a href="#l-948"> 948</a>
<a href="#l-949"> 949</a>
<a href="#l-950"> 950</a>
<a href="#l-951"> 951</a>
<a href="#l-952"> 952</a>
<a href="#l-953"> 953</a>
<a href="#l-954"> 954</a>
<a href="#l-955"> 955</a>
<a href="#l-956"> 956</a>
<a href="#l-957"> 957</a>
<a href="#l-958"> 958</a>
<a href="#l-959"> 959</a>
<a href="#l-960"> 960</a>
<a href="#l-961"> 961</a>
<a href="#l-962"> 962</a>
<a href="#l-963"> 963</a>
<a href="#l-964"> 964</a>
<a href="#l-965"> 965</a>
<a href="#l-966"> 966</a>
<a href="#l-967"> 967</a>
<a href="#l-968"> 968</a>
<a href="#l-969"> 969</a>
<a href="#l-970"> 970</a>
<a href="#l-971"> 971</a>
<a href="#l-972"> 972</a>
<a href="#l-973"> 973</a>
<a href="#l-974"> 974</a>
<a href="#l-975"> 975</a>
<a href="#l-976"> 976</a>
<a href="#l-977"> 977</a>
<a href="#l-978"> 978</a>
<a href="#l-979"> 979</a>
<a href="#l-980"> 980</a>
<a href="#l-981"> 981</a>
<a href="#l-982"> 982</a>
<a href="#l-983"> 983</a>
<a href="#l-984"> 984</a>
<a href="#l-985"> 985</a>
<a href="#l-986"> 986</a>
<a href="#l-987"> 987</a>
<a href="#l-988"> 988</a>
<a href="#l-989"> 989</a>
<a href="#l-990"> 990</a>
<a href="#l-991"> 991</a>
<a href="#l-992"> 992</a>
<a href="#l-993"> 993</a>
<a href="#l-994"> 994</a>
<a href="#l-995"> 995</a>
<a href="#l-996"> 996</a>
<a href="#l-997"> 997</a>
<a href="#l-998"> 998</a>
<a href="#l-999"> 999</a>
<a href="#l-1000">1000</a>
<a href="#l-1001">1001</a>
<a href="#l-1002">1002</a>
<a href="#l-1003">1003</a>
<a href="#l-1004">1004</a>
<a href="#l-1005">1005</a>
<a href="#l-1006">1006</a>
<a href="#l-1007">1007</a>
<a href="#l-1008">1008</a>
<a href="#l-1009">1009</a>
<a href="#l-1010">1010</a>
<a href="#l-1011">1011</a>
<a href="#l-1012">1012</a>
<a href="#l-1013">1013</a>
<a href="#l-1014">1014</a>
<a href="#l-1015">1015</a>
<a href="#l-1016">1016</a>
<a href="#l-1017">1017</a>
<a href="#l-1018">1018</a>
<a href="#l-1019">1019</a>
<a href="#l-1020">1020</a>
<a href="#l-1021">1021</a>
<a href="#l-1022">1022</a>
<a href="#l-1023">1023</a>
<a href="#l-1024">1024</a>
<a href="#l-1025">1025</a>
<a href="#l-1026">1026</a>
<a href="#l-1027">1027</a>
<a href="#l-1028">1028</a>
<a href="#l-1029">1029</a>
<a href="#l-1030">1030</a>
<a href="#l-1031">1031</a>
<a href="#l-1032">1032</a>
<a href="#l-1033">1033</a>
<a href="#l-1034">1034</a>
<a href="#l-1035">1035</a>
<a href="#l-1036">1036</a>
<a href="#l-1037">1037</a>
<a href="#l-1038">1038</a>
<a href="#l-1039">1039</a>
<a href="#l-1040">1040</a>
<a href="#l-1041">1041</a>
<a href="#l-1042">1042</a>
<a href="#l-1043">1043</a>
<a href="#l-1044">1044</a>
<a href="#l-1045">1045</a>
<a href="#l-1046">1046</a>
<a href="#l-1047">1047</a>
<a href="#l-1048">1048</a>
<a href="#l-1049">1049</a>
<a href="#l-1050">1050</a>
<a href="#l-1051">1051</a>
<a href="#l-1052">1052</a>
<a href="#l-1053">1053</a>
<a href="#l-1054">1054</a>
<a href="#l-1055">1055</a>
<a href="#l-1056">1056</a>
<a href="#l-1057">1057</a>
<a href="#l-1058">1058</a>
<a href="#l-1059">1059</a>
<a href="#l-1060">1060</a>
<a href="#l-1061">1061</a>
<a href="#l-1062">1062</a>
<a href="#l-1063">1063</a>
<a href="#l-1064">1064</a>
<a href="#l-1065">1065</a>
<a href="#l-1066">1066</a>
<a href="#l-1067">1067</a>
<a href="#l-1068">1068</a>
<a href="#l-1069">1069</a>
<a href="#l-1070">1070</a>
<a href="#l-1071">1071</a>
<a href="#l-1072">1072</a>
<a href="#l-1073">1073</a>
<a href="#l-1074">1074</a>
<a href="#l-1075">1075</a>
<a href="#l-1076">1076</a>
<a href="#l-1077">1077</a>
<a href="#l-1078">1078</a>
<a href="#l-1079">1079</a>
<a href="#l-1080">1080</a>
<a href="#l-1081">1081</a>
<a href="#l-1082">1082</a>
<a href="#l-1083">1083</a>
<a href="#l-1084">1084</a>
<a href="#l-1085">1085</a>
<a href="#l-1086">1086</a>
<a href="#l-1087">1087</a>
<a href="#l-1088">1088</a>
<a href="#l-1089">1089</a>
<a href="#l-1090">1090</a>
<a href="#l-1091">1091</a>
<a href="#l-1092">1092</a>
<a href="#l-1093">1093</a>
<a href="#l-1094">1094</a>
<a href="#l-1095">1095</a>
<a href="#l-1096">1096</a>
<a href="#l-1097">1097</a>
<a href="#l-1098">1098</a>
<a href="#l-1099">1099</a>
<a href="#l-1100">1100</a>
<a href="#l-1101">1101</a>
<a href="#l-1102">1102</a>
<a href="#l-1103">1103</a>
<a href="#l-1104">1104</a>
<a href="#l-1105">1105</a>
<a href="#l-1106">1106</a>
<a href="#l-1107">1107</a>
<a href="#l-1108">1108</a>
<a href="#l-1109">1109</a>
<a href="#l-1110">1110</a>
<a href="#l-1111">1111</a>
<a href="#l-1112">1112</a>
<a href="#l-1113">1113</a>
<a href="#l-1114">1114</a>
<a href="#l-1115">1115</a>
<a href="#l-1116">1116</a>
<a href="#l-1117">1117</a>
<a href="#l-1118">1118</a>
<a href="#l-1119">1119</a>
<a href="#l-1120">1120</a>
<a href="#l-1121">1121</a>
<a href="#l-1122">1122</a>
<a href="#l-1123">1123</a>
<a href="#l-1124">1124</a>
<a href="#l-1125">1125</a>
<a href="#l-1126">1126</a>
<a href="#l-1127">1127</a>
<a href="#l-1128">1128</a>
<a href="#l-1129">1129</a>
<a href="#l-1130">1130</a>
<a href="#l-1131">1131</a>
<a href="#l-1132">1132</a>
<a href="#l-1133">1133</a>
<a href="#l-1134">1134</a>
<a href="#l-1135">1135</a>
<a href="#l-1136">1136</a>
<a href="#l-1137">1137</a>
<a href="#l-1138">1138</a>
<a href="#l-1139">1139</a>
<a href="#l-1140">1140</a>
<a href="#l-1141">1141</a>
<a href="#l-1142">1142</a>
<a href="#l-1143">1143</a>
<a href="#l-1144">1144</a>
<a href="#l-1145">1145</a>
<a href="#l-1146">1146</a>
<a href="#l-1147">1147</a>
<a href="#l-1148">1148</a>
<a href="#l-1149">1149</a>
<a href="#l-1150">1150</a>
<a href="#l-1151">1151</a>
<a href="#l-1152">1152</a>
<a href="#l-1153">1153</a>
<a href="#l-1154">1154</a>
<a href="#l-1155">1155</a>
<a href="#l-1156">1156</a>
<a href="#l-1157">1157</a>
<a href="#l-1158">1158</a>
<a href="#l-1159">1159</a>
<a href="#l-1160">1160</a>
<a href="#l-1161">1161</a>
<a href="#l-1162">1162</a>
<a href="#l-1163">1163</a>
<a href="#l-1164">1164</a>
<a href="#l-1165">1165</a>
<a href="#l-1166">1166</a>
<a href="#l-1167">1167</a>
<a href="#l-1168">1168</a>
<a href="#l-1169">1169</a>
<a href="#l-1170">1170</a>
<a href="#l-1171">1171</a>
<a href="#l-1172">1172</a>
<a href="#l-1173">1173</a>
<a href="#l-1174">1174</a>
<a href="#l-1175">1175</a>
<a href="#l-1176">1176</a>
<a href="#l-1177">1177</a>
<a href="#l-1178">1178</a>
<a href="#l-1179">1179</a>
<a href="#l-1180">1180</a>
<a href="#l-1181">1181</a>
<a href="#l-1182">1182</a>
<a href="#l-1183">1183</a>
<a href="#l-1184">1184</a>
<a href="#l-1185">1185</a>
<a href="#l-1186">1186</a>
<a href="#l-1187">1187</a>
<a href="#l-1188">1188</a>
<a href="#l-1189">1189</a>
<a href="#l-1190">1190</a>
<a href="#l-1191">1191</a>
<a href="#l-1192">1192</a>
<a href="#l-1193">1193</a>
<a href="#l-1194">1194</a>
<a href="#l-1195">1195</a>
<a href="#l-1196">1196</a>
<a href="#l-1197">1197</a>
<a href="#l-1198">1198</a>
<a href="#l-1199">1199</a>
<a href="#l-1200">1200</a>
<a href="#l-1201">1201</a>
<a href="#l-1202">1202</a>
<a href="#l-1203">1203</a>
<a href="#l-1204">1204</a>
<a href="#l-1205">1205</a>
<a href="#l-1206">1206</a>
<a href="#l-1207">1207</a>
<a href="#l-1208">1208</a>
<a href="#l-1209">1209</a>
<a href="#l-1210">1210</a>
<a href="#l-1211">1211</a>
<a href="#l-1212">1212</a>
<a href="#l-1213">1213</a>
<a href="#l-1214">1214</a>
<a href="#l-1215">1215</a>
<a href="#l-1216">1216</a>
<a href="#l-1217">1217</a>
<a href="#l-1218">1218</a>
<a href="#l-1219">1219</a>
<a href="#l-1220">1220</a>
<a href="#l-1221">1221</a>
<a href="#l-1222">1222</a>
<a href="#l-1223">1223</a>
<a href="#l-1224">1224</a>
<a href="#l-1225">1225</a>
<a href="#l-1226">1226</a>
<a href="#l-1227">1227</a>
<a href="#l-1228">1228</a>
<a href="#l-1229">1229</a>
<a href="#l-1230">1230</a>
<a href="#l-1231">1231</a>
<a href="#l-1232">1232</a>
<a href="#l-1233">1233</a>
<a href="#l-1234">1234</a>
<a href="#l-1235">1235</a>
<a href="#l-1236">1236</a>
<a href="#l-1237">1237</a>
<a href="#l-1238">1238</a>
<a href="#l-1239">1239</a>
<a href="#l-1240">1240</a>
<a href="#l-1241">1241</a>
<a href="#l-1242">1242</a>
<a href="#l-1243">1243</a>
<a href="#l-1244">1244</a>
<a href="#l-1245">1245</a>
<a href="#l-1246">1246</a>
<a href="#l-1247">1247</a>
<a href="#l-1248">1248</a>
<a href="#l-1249">1249</a>
<a href="#l-1250">1250</a>
<a href="#l-1251">1251</a>
<a href="#l-1252">1252</a>
<a href="#l-1253">1253</a>
<a href="#l-1254">1254</a>
<a href="#l-1255">1255</a>
<a href="#l-1256">1256</a>
<a href="#l-1257">1257</a>
<a href="#l-1258">1258</a>
<a href="#l-1259">1259</a>
<a href="#l-1260">1260</a>
<a href="#l-1261">1261</a>
<a href="#l-1262">1262</a>
<a href="#l-1263">1263</a>
<a href="#l-1264">1264</a>
<a href="#l-1265">1265</a>
<a href="#l-1266">1266</a>
<a href="#l-1267">1267</a>
<a href="#l-1268">1268</a>
<a href="#l-1269">1269</a>
<a href="#l-1270">1270</a>
<a href="#l-1271">1271</a>
<a href="#l-1272">1272</a>
<a href="#l-1273">1273</a>
<a href="#l-1274">1274</a>
<a href="#l-1275">1275</a>
<a href="#l-1276">1276</a>
<a href="#l-1277">1277</a>
<a href="#l-1278">1278</a>
<a href="#l-1279">1279</a>
<a href="#l-1280">1280</a>
<a href="#l-1281">1281</a>
<a href="#l-1282">1282</a>
<a href="#l-1283">1283</a>
<a href="#l-1284">1284</a>
<a href="#l-1285">1285</a>
<a href="#l-1286">1286</a>
<a href="#l-1287">1287</a>
<a href="#l-1288">1288</a>
<a href="#l-1289">1289</a>
<a href="#l-1290">1290</a>
<a href="#l-1291">1291</a>
<a href="#l-1292">1292</a>
<a href="#l-1293">1293</a>
<a href="#l-1294">1294</a>
<a href="#l-1295">1295</a>
<a href="#l-1296">1296</a>
<a href="#l-1297">1297</a>
<a href="#l-1298">1298</a>
<a href="#l-1299">1299</a>
<a href="#l-1300">1300</a>
<a href="#l-1301">1301</a>
<a href="#l-1302">1302</a>
<a href="#l-1303">1303</a>
<a href="#l-1304">1304</a>
<a href="#l-1305">1305</a>
<a href="#l-1306">1306</a>
<a href="#l-1307">1307</a>
<a href="#l-1308">1308</a>
<a href="#l-1309">1309</a>
<a href="#l-1310">1310</a>
<a href="#l-1311">1311</a>
<a href="#l-1312">1312</a>
<a href="#l-1313">1313</a>
<a href="#l-1314">1314</a>
<a href="#l-1315">1315</a>
<a href="#l-1316">1316</a>
<a href="#l-1317">1317</a>
<a href="#l-1318">1318</a>
<a href="#l-1319">1319</a>
<a href="#l-1320">1320</a>
<a href="#l-1321">1321</a>
<a href="#l-1322">1322</a>
<a href="#l-1323">1323</a>
<a href="#l-1324">1324</a>
<a href="#l-1325">1325</a>
<a href="#l-1326">1326</a>
<a href="#l-1327">1327</a>
<a href="#l-1328">1328</a>
<a href="#l-1329">1329</a>
<a href="#l-1330">1330</a>
<a href="#l-1331">1331</a>
<a href="#l-1332">1332</a>
<a href="#l-1333">1333</a>
<a href="#l-1334">1334</a>
<a href="#l-1335">1335</a>
<a href="#l-1336">1336</a>
<a href="#l-1337">1337</a>
<a href="#l-1338">1338</a>
<a href="#l-1339">1339</a>
<a href="#l-1340">1340</a>
<a href="#l-1341">1341</a>
<a href="#l-1342">1342</a>
<a href="#l-1343">1343</a>
<a href="#l-1344">1344</a>
<a href="#l-1345">1345</a>
<a href="#l-1346">1346</a>
<a href="#l-1347">1347</a>
<a href="#l-1348">1348</a>
<a href="#l-1349">1349</a>
<a href="#l-1350">1350</a>
<a href="#l-1351">1351</a>
<a href="#l-1352">1352</a>
<a href="#l-1353">1353</a>
<a href="#l-1354">1354</a>
<a href="#l-1355">1355</a>
<a href="#l-1356">1356</a>
<a href="#l-1357">1357</a>
<a href="#l-1358">1358</a>
<a href="#l-1359">1359</a>
<a href="#l-1360">1360</a>
<a href="#l-1361">1361</a>
<a href="#l-1362">1362</a>
<a href="#l-1363">1363</a>
<a href="#l-1364">1364</a>
<a href="#l-1365">1365</a>
<a href="#l-1366">1366</a>
<a href="#l-1367">1367</a>
<a href="#l-1368">1368</a>
<a href="#l-1369">1369</a>
<a href="#l-1370">1370</a>
<a href="#l-1371">1371</a>
<a href="#l-1372">1372</a>
<a href="#l-1373">1373</a>
<a href="#l-1374">1374</a>
<a href="#l-1375">1375</a>
<a href="#l-1376">1376</a>
<a href="#l-1377">1377</a>
<a href="#l-1378">1378</a>
<a href="#l-1379">1379</a>
<a href="#l-1380">1380</a>
<a href="#l-1381">1381</a>
<a href="#l-1382">1382</a>
<a href="#l-1383">1383</a>
<a href="#l-1384">1384</a>
<a href="#l-1385">1385</a>
<a href="#l-1386">1386</a>
<a href="#l-1387">1387</a>
<a href="#l-1388">1388</a>
<a href="#l-1389">1389</a>
<a href="#l-1390">1390</a>
<a href="#l-1391">1391</a>
<a href="#l-1392">1392</a>
<a href="#l-1393">1393</a>
<a href="#l-1394">1394</a>
<a href="#l-1395">1395</a>
<a href="#l-1396">1396</a>
<a href="#l-1397">1397</a>
<a href="#l-1398">1398</a>
<a href="#l-1399">1399</a>
<a href="#l-1400">1400</a>
<a href="#l-1401">1401</a>
<a href="#l-1402">1402</a>
<a href="#l-1403">1403</a>
<a href="#l-1404">1404</a>
<a href="#l-1405">1405</a>
<a href="#l-1406">1406</a>
<a href="#l-1407">1407</a>
<a href="#l-1408">1408</a>
<a href="#l-1409">1409</a>
<a href="#l-1410">1410</a>
<a href="#l-1411">1411</a>
<a href="#l-1412">1412</a>
<a href="#l-1413">1413</a>
<a href="#l-1414">1414</a>
<a href="#l-1415">1415</a>
<a href="#l-1416">1416</a>
<a href="#l-1417">1417</a>
<a href="#l-1418">1418</a>
<a href="#l-1419">1419</a>
<a href="#l-1420">1420</a>
<a href="#l-1421">1421</a>
<a href="#l-1422">1422</a>
<a href="#l-1423">1423</a>
<a href="#l-1424">1424</a>
<a href="#l-1425">1425</a>
<a href="#l-1426">1426</a>
<a href="#l-1427">1427</a>
<a href="#l-1428">1428</a>
<a href="#l-1429">1429</a>
<a href="#l-1430">1430</a>
<a href="#l-1431">1431</a>
<a href="#l-1432">1432</a>
<a href="#l-1433">1433</a>
<a href="#l-1434">1434</a>
<a href="#l-1435">1435</a>
<a href="#l-1436">1436</a>
<a href="#l-1437">1437</a>
<a href="#l-1438">1438</a>
<a href="#l-1439">1439</a>
<a href="#l-1440">1440</a>
<a href="#l-1441">1441</a>
<a href="#l-1442">1442</a>
<a href="#l-1443">1443</a>
<a href="#l-1444">1444</a>
<a href="#l-1445">1445</a>
<a href="#l-1446">1446</a>
<a href="#l-1447">1447</a>
<a href="#l-1448">1448</a>
<a href="#l-1449">1449</a>
<a href="#l-1450">1450</a>
<a href="#l-1451">1451</a>
<a href="#l-1452">1452</a>
<a href="#l-1453">1453</a>
<a href="#l-1454">1454</a>
<a href="#l-1455">1455</a>
<a href="#l-1456">1456</a>
<a href="#l-1457">1457</a>
<a href="#l-1458">1458</a>
<a href="#l-1459">1459</a>
<a href="#l-1460">1460</a>
<a href="#l-1461">1461</a>
<a href="#l-1462">1462</a>
<a href="#l-1463">1463</a>
<a href="#l-1464">1464</a>
<a href="#l-1465">1465</a>
<a href="#l-1466">1466</a>
<a href="#l-1467">1467</a>
<a href="#l-1468">1468</a>
<a href="#l-1469">1469</a>
<a href="#l-1470">1470</a>
<a href="#l-1471">1471</a>
<a href="#l-1472">1472</a>
<a href="#l-1473">1473</a>
<a href="#l-1474">1474</a>
<a href="#l-1475">1475</a>
<a href="#l-1476">1476</a>
<a href="#l-1477">1477</a>
<a href="#l-1478">1478</a>
<a href="#l-1479">1479</a>
<a href="#l-1480">1480</a>
<a href="#l-1481">1481</a>
<a href="#l-1482">1482</a>
<a href="#l-1483">1483</a>
<a href="#l-1484">1484</a>
<a href="#l-1485">1485</a>
<a href="#l-1486">1486</a>
<a href="#l-1487">1487</a>
<a href="#l-1488">1488</a>
<a href="#l-1489">1489</a>
<a href="#l-1490">1490</a>
<a href="#l-1491">1491</a>
<a href="#l-1492">1492</a>
<a href="#l-1493">1493</a>
<a href="#l-1494">1494</a>
<a href="#l-1495">1495</a>
<a href="#l-1496">1496</a>
<a href="#l-1497">1497</a>
<a href="#l-1498">1498</a>
<a href="#l-1499">1499</a>
<a href="#l-1500">1500</a>
<a href="#l-1501">1501</a>
<a href="#l-1502">1502</a>
<a href="#l-1503">1503</a>
<a href="#l-1504">1504</a>
<a href="#l-1505">1505</a>
<a href="#l-1506">1506</a>
<a href="#l-1507">1507</a>
<a href="#l-1508">1508</a>
<a href="#l-1509">1509</a>
<a href="#l-1510">1510</a>
<a href="#l-1511">1511</a>
<a href="#l-1512">1512</a>
<a href="#l-1513">1513</a>
<a href="#l-1514">1514</a>
<a href="#l-1515">1515</a>
<a href="#l-1516">1516</a>
<a href="#l-1517">1517</a>
<a href="#l-1518">1518</a>
<a href="#l-1519">1519</a>
<a href="#l-1520">1520</a>
<a href="#l-1521">1521</a>
<a href="#l-1522">1522</a>
<a href="#l-1523">1523</a>
<a href="#l-1524">1524</a>
<a href="#l-1525">1525</a>
<a href="#l-1526">1526</a>
<a href="#l-1527">1527</a>
<a href="#l-1528">1528</a>
<a href="#l-1529">1529</a>
<a href="#l-1530">1530</a>
<a href="#l-1531">1531</a>
<a href="#l-1532">1532</a>
<a href="#l-1533">1533</a>
<a href="#l-1534">1534</a>
<a href="#l-1535">1535</a>
<a href="#l-1536">1536</a>
<a href="#l-1537">1537</a>
<a href="#l-1538">1538</a>
<a href="#l-1539">1539</a>
<a href="#l-1540">1540</a>
<a href="#l-1541">1541</a>
<a href="#l-1542">1542</a>
<a href="#l-1543">1543</a>
<a href="#l-1544">1544</a>
<a href="#l-1545">1545</a>
<a href="#l-1546">1546</a>
<a href="#l-1547">1547</a>
<a href="#l-1548">1548</a>
<a href="#l-1549">1549</a>
<a href="#l-1550">1550</a>
<a href="#l-1551">1551</a>
<a href="#l-1552">1552</a>
<a href="#l-1553">1553</a>
<a href="#l-1554">1554</a>
<a href="#l-1555">1555</a>
<a href="#l-1556">1556</a>
<a href="#l-1557">1557</a>
<a href="#l-1558">1558</a>
<a href="#l-1559">1559</a>
<a href="#l-1560">1560</a>
<a href="#l-1561">1561</a>
<a href="#l-1562">1562</a>
<a href="#l-1563">1563</a>
<a href="#l-1564">1564</a>
<a href="#l-1565">1565</a>
<a href="#l-1566">1566</a>
<a href="#l-1567">1567</a>
<a href="#l-1568">1568</a>
<a href="#l-1569">1569</a>
<a href="#l-1570">1570</a>
<a href="#l-1571">1571</a>
<a href="#l-1572">1572</a>
<a href="#l-1573">1573</a>
<a href="#l-1574">1574</a>
<a href="#l-1575">1575</a>
<a href="#l-1576">1576</a>
<a href="#l-1577">1577</a>
<a href="#l-1578">1578</a>
<a href="#l-1579">1579</a>
<a href="#l-1580">1580</a>
<a href="#l-1581">1581</a>
<a href="#l-1582">1582</a>
<a href="#l-1583">1583</a>
<a href="#l-1584">1584</a>
<a href="#l-1585">1585</a>
<a href="#l-1586">1586</a>
<a href="#l-1587">1587</a>
<a href="#l-1588">1588</a>
<a href="#l-1589">1589</a>
<a href="#l-1590">1590</a>
<a href="#l-1591">1591</a>
<a href="#l-1592">1592</a>
<a href="#l-1593">1593</a>
<a href="#l-1594">1594</a>
<a href="#l-1595">1595</a>
<a href="#l-1596">1596</a>
<a href="#l-1597">1597</a>
<a href="#l-1598">1598</a>
<a href="#l-1599">1599</a>
<a href="#l-1600">1600</a>
<a href="#l-1601">1601</a>
<a href="#l-1602">1602</a>
<a href="#l-1603">1603</a>
<a href="#l-1604">1604</a>
<a href="#l-1605">1605</a>
<a href="#l-1606">1606</a>
<a href="#l-1607">1607</a>
<a href="#l-1608">1608</a>
<a href="#l-1609">1609</a>
<a href="#l-1610">1610</a>
<a href="#l-1611">1611</a>
<a href="#l-1612">1612</a>
<a href="#l-1613">1613</a>
<a href="#l-1614">1614</a>
<a href="#l-1615">1615</a>
<a href="#l-1616">1616</a>
<a href="#l-1617">1617</a>
<a href="#l-1618">1618</a>
<a href="#l-1619">1619</a>
<a href="#l-1620">1620</a>
<a href="#l-1621">1621</a>
<a href="#l-1622">1622</a>
<a href="#l-1623">1623</a>
<a href="#l-1624">1624</a>
<a href="#l-1625">1625</a>
<a href="#l-1626">1626</a>
<a href="#l-1627">1627</a>
<a href="#l-1628">1628</a>
<a href="#l-1629">1629</a>
<a href="#l-1630">1630</a>
<a href="#l-1631">1631</a>
<a href="#l-1632">1632</a>
<a href="#l-1633">1633</a>
<a href="#l-1634">1634</a>
<a href="#l-1635">1635</a>
<a href="#l-1636">1636</a>
<a href="#l-1637">1637</a>
<a href="#l-1638">1638</a>
<a href="#l-1639">1639</a>
<a href="#l-1640">1640</a>
<a href="#l-1641">1641</a>
<a href="#l-1642">1642</a>
<a href="#l-1643">1643</a>
<a href="#l-1644">1644</a>
<a href="#l-1645">1645</a>
<a href="#l-1646">1646</a>
<a href="#l-1647">1647</a>
<a href="#l-1648">1648</a>
<a href="#l-1649">1649</a>
<a href="#l-1650">1650</a>
<a href="#l-1651">1651</a>
<a href="#l-1652">1652</a>
<a href="#l-1653">1653</a>
<a href="#l-1654">1654</a>
<a href="#l-1655">1655</a>
<a href="#l-1656">1656</a>
<a href="#l-1657">1657</a>
<a href="#l-1658">1658</a>
<a href="#l-1659">1659</a>
<a href="#l-1660">1660</a>
<a href="#l-1661">1661</a>
<a href="#l-1662">1662</a>
<a href="#l-1663">1663</a>
<a href="#l-1664">1664</a>
<a href="#l-1665">1665</a>
<a href="#l-1666">1666</a>
<a href="#l-1667">1667</a>
<a href="#l-1668">1668</a>
<a href="#l-1669">1669</a>
<a href="#l-1670">1670</a>
<a href="#l-1671">1671</a>
<a href="#l-1672">1672</a>
<a href="#l-1673">1673</a>
<a href="#l-1674">1674</a>
<a href="#l-1675">1675</a>
<a href="#l-1676">1676</a>
<a href="#l-1677">1677</a>
<a href="#l-1678">1678</a>
<a href="#l-1679">1679</a>
<a href="#l-1680">1680</a>
<a href="#l-1681">1681</a>
<a href="#l-1682">1682</a>
<a href="#l-1683">1683</a>
<a href="#l-1684">1684</a>
<a href="#l-1685">1685</a>
<a href="#l-1686">1686</a>
<a href="#l-1687">1687</a>
<a href="#l-1688">1688</a>
<a href="#l-1689">1689</a>
<a href="#l-1690">1690</a>
<a href="#l-1691">1691</a>
<a href="#l-1692">1692</a>
<a href="#l-1693">1693</a>
<a href="#l-1694">1694</a>
<a href="#l-1695">1695</a>
<a href="#l-1696">1696</a>
<a href="#l-1697">1697</a>
<a href="#l-1698">1698</a>
<a href="#l-1699">1699</a>
<a href="#l-1700">1700</a>
<a href="#l-1701">1701</a>
<a href="#l-1702">1702</a>
<a href="#l-1703">1703</a>
<a href="#l-1704">1704</a>
<a href="#l-1705">1705</a>
<a href="#l-1706">1706</a>
<a href="#l-1707">1707</a>
<a href="#l-1708">1708</a>
<a href="#l-1709">1709</a>
<a href="#l-1710">1710</a>
<a href="#l-1711">1711</a>
<a href="#l-1712">1712</a>
<a href="#l-1713">1713</a>
<a href="#l-1714">1714</a>
<a href="#l-1715">1715</a>
<a href="#l-1716">1716</a>
<a href="#l-1717">1717</a>
<a href="#l-1718">1718</a>
<a href="#l-1719">1719</a>
<a href="#l-1720">1720</a>
<a href="#l-1721">1721</a>
<a href="#l-1722">1722</a>
<a href="#l-1723">1723</a>
<a href="#l-1724">1724</a>
<a href="#l-1725">1725</a>
<a href="#l-1726">1726</a>
<a href="#l-1727">1727</a>
<a href="#l-1728">1728</a>
<a href="#l-1729">1729</a>
<a href="#l-1730">1730</a>
<a href="#l-1731">1731</a>
<a href="#l-1732">1732</a>
<a href="#l-1733">1733</a>
<a href="#l-1734">1734</a>
<a href="#l-1735">1735</a>
<a href="#l-1736">1736</a>
<a href="#l-1737">1737</a>
<a href="#l-1738">1738</a>
<a href="#l-1739">1739</a>
<a href="#l-1740">1740</a>
<a href="#l-1741">1741</a>
<a href="#l-1742">1742</a>
<a href="#l-1743">1743</a>
<a href="#l-1744">1744</a>
<a href="#l-1745">1745</a>
<a href="#l-1746">1746</a>
<a href="#l-1747">1747</a>
<a href="#l-1748">1748</a>
<a href="#l-1749">1749</a>
<a href="#l-1750">1750</a>
<a href="#l-1751">1751</a>
<a href="#l-1752">1752</a>
<a href="#l-1753">1753</a>
<a href="#l-1754">1754</a>
<a href="#l-1755">1755</a>
<a href="#l-1756">1756</a>
<a href="#l-1757">1757</a>
<a href="#l-1758">1758</a>
<a href="#l-1759">1759</a>
<a href="#l-1760">1760</a>
<a href="#l-1761">1761</a>
<a href="#l-1762">1762</a>
<a href="#l-1763">1763</a>
<a href="#l-1764">1764</a>
<a href="#l-1765">1765</a>
<a href="#l-1766">1766</a>
<a href="#l-1767">1767</a>
<a href="#l-1768">1768</a>
<a href="#l-1769">1769</a>
<a href="#l-1770">1770</a>
<a href="#l-1771">1771</a>
<a href="#l-1772">1772</a>
<a href="#l-1773">1773</a>
<a href="#l-1774">1774</a>
<a href="#l-1775">1775</a>
<a href="#l-1776">1776</a>
<a href="#l-1777">1777</a>
<a href="#l-1778">1778</a>
<a href="#l-1779">1779</a>
<a href="#l-1780">1780</a>
<a href="#l-1781">1781</a>
<a href="#l-1782">1782</a>
<a href="#l-1783">1783</a>
<a href="#l-1784">1784</a>
<a href="#l-1785">1785</a>
<a href="#l-1786">1786</a>
<a href="#l-1787">1787</a>
<a href="#l-1788">1788</a>
<a href="#l-1789">1789</a>
<a href="#l-1790">1790</a>
<a href="#l-1791">1791</a>
<a href="#l-1792">1792</a>
<a href="#l-1793">1793</a>
<a href="#l-1794">1794</a>
<a href="#l-1795">1795</a>
<a href="#l-1796">1796</a>
<a href="#l-1797">1797</a>
<a href="#l-1798">1798</a>
<a href="#l-1799">1799</a>
<a href="#l-1800">1800</a>
<a href="#l-1801">1801</a>
<a href="#l-1802">1802</a>
<a href="#l-1803">1803</a>
<a href="#l-1804">1804</a>
<a href="#l-1805">1805</a>
<a href="#l-1806">1806</a>
<a href="#l-1807">1807</a>
<a href="#l-1808">1808</a>
<a href="#l-1809">1809</a>
<a href="#l-1810">1810</a>
<a href="#l-1811">1811</a>
<a href="#l-1812">1812</a>
<a href="#l-1813">1813</a>
<a href="#l-1814">1814</a>
<a href="#l-1815">1815</a>
<a href="#l-1816">1816</a>
<a href="#l-1817">1817</a>
<a href="#l-1818">1818</a>
<a href="#l-1819">1819</a>
<a href="#l-1820">1820</a>
<a href="#l-1821">1821</a>
<a href="#l-1822">1822</a>
<a href="#l-1823">1823</a>
<a href="#l-1824">1824</a>
<a href="#l-1825">1825</a>
<a href="#l-1826">1826</a>
<a href="#l-1827">1827</a>
<a href="#l-1828">1828</a>
<a href="#l-1829">1829</a>
<a href="#l-1830">1830</a>
<a href="#l-1831">1831</a>
<a href="#l-1832">1832</a>
<a href="#l-1833">1833</a>
<a href="#l-1834">1834</a>
<a href="#l-1835">1835</a>
<a href="#l-1836">1836</a>
<a href="#l-1837">1837</a>
<a href="#l-1838">1838</a>
<a href="#l-1839">1839</a>
<a href="#l-1840">1840</a>
<a href="#l-1841">1841</a>
<a href="#l-1842">1842</a>
<a href="#l-1843">1843</a>
<a href="#l-1844">1844</a>
<a href="#l-1845">1845</a>
<a href="#l-1846">1846</a>
<a href="#l-1847">1847</a>
<a href="#l-1848">1848</a>
<a href="#l-1849">1849</a>
<a href="#l-1850">1850</a>
<a href="#l-1851">1851</a>
<a href="#l-1852">1852</a>
<a href="#l-1853">1853</a>
<a href="#l-1854">1854</a>
<a href="#l-1855">1855</a>
<a href="#l-1856">1856</a>
<a href="#l-1857">1857</a>
<a href="#l-1858">1858</a>
<a href="#l-1859">1859</a>
<a href="#l-1860">1860</a>
<a href="#l-1861">1861</a>
<a href="#l-1862">1862</a>
<a href="#l-1863">1863</a>
<a href="#l-1864">1864</a>
<a href="#l-1865">1865</a>
<a href="#l-1866">1866</a>
<a href="#l-1867">1867</a>
<a href="#l-1868">1868</a>
<a href="#l-1869">1869</a>
<a href="#l-1870">1870</a>
<a href="#l-1871">1871</a>
<a href="#l-1872">1872</a>
<a href="#l-1873">1873</a>
<a href="#l-1874">1874</a>
<a href="#l-1875">1875</a>
<a href="#l-1876">1876</a>
<a href="#l-1877">1877</a>
<a href="#l-1878">1878</a>
<a href="#l-1879">1879</a>
<a href="#l-1880">1880</a>
<a href="#l-1881">1881</a>
<a href="#l-1882">1882</a>
<a href="#l-1883">1883</a>
<a href="#l-1884">1884</a>
<a href="#l-1885">1885</a>
<a href="#l-1886">1886</a>
<a href="#l-1887">1887</a>
<a href="#l-1888">1888</a>
<a href="#l-1889">1889</a>
<a href="#l-1890">1890</a>
<a href="#l-1891">1891</a>
<a href="#l-1892">1892</a>
<a href="#l-1893">1893</a>
<a href="#l-1894">1894</a>
<a href="#l-1895">1895</a>
<a href="#l-1896">1896</a>
<a href="#l-1897">1897</a>
<a href="#l-1898">1898</a>
<a href="#l-1899">1899</a>
<a href="#l-1900">1900</a>
<a href="#l-1901">1901</a>
<a href="#l-1902">1902</a>
<a href="#l-1903">1903</a>
<a href="#l-1904">1904</a>
<a href="#l-1905">1905</a>
<a href="#l-1906">1906</a>
<a href="#l-1907">1907</a>
<a href="#l-1908">1908</a>
<a href="#l-1909">1909</a>
<a href="#l-1910">1910</a>
<a href="#l-1911">1911</a>
<a href="#l-1912">1912</a>
<a href="#l-1913">1913</a>
<a href="#l-1914">1914</a>
<a href="#l-1915">1915</a>
<a href="#l-1916">1916</a>
<a href="#l-1917">1917</a>
<a href="#l-1918">1918</a>
<a href="#l-1919">1919</a>
<a href="#l-1920">1920</a>
<a href="#l-1921">1921</a>
<a href="#l-1922">1922</a>
<a href="#l-1923">1923</a>
<a href="#l-1924">1924</a>
<a href="#l-1925">1925</a>
<a href="#l-1926">1926</a>
<a href="#l-1927">1927</a>
<a href="#l-1928">1928</a>
<a href="#l-1929">1929</a>
<a href="#l-1930">1930</a>
<a href="#l-1931">1931</a>
<a href="#l-1932">1932</a>
<a href="#l-1933">1933</a>
<a href="#l-1934">1934</a>
<a href="#l-1935">1935</a>
<a href="#l-1936">1936</a>
<a href="#l-1937">1937</a>
<a href="#l-1938">1938</a>
<a href="#l-1939">1939</a>
<a href="#l-1940">1940</a>
<a href="#l-1941">1941</a>
<a href="#l-1942">1942</a>
<a href="#l-1943">1943</a>
<a href="#l-1944">1944</a>
<a href="#l-1945">1945</a>
<a href="#l-1946">1946</a>
<a href="#l-1947">1947</a>
<a href="#l-1948">1948</a>
<a href="#l-1949">1949</a>
<a href="#l-1950">1950</a>
<a href="#l-1951">1951</a>
<a href="#l-1952">1952</a>
<a href="#l-1953">1953</a>
<a href="#l-1954">1954</a>
<a href="#l-1955">1955</a>
<a href="#l-1956">1956</a>
<a href="#l-1957">1957</a>
<a href="#l-1958">1958</a>
<a href="#l-1959">1959</a>
<a href="#l-1960">1960</a>
<a href="#l-1961">1961</a>
<a href="#l-1962">1962</a>
<a href="#l-1963">1963</a>
<a href="#l-1964">1964</a>
<a href="#l-1965">1965</a>
<a href="#l-1966">1966</a>
<a href="#l-1967">1967</a>
<a href="#l-1968">1968</a>
<a href="#l-1969">1969</a>
<a href="#l-1970">1970</a>
<a href="#l-1971">1971</a>
<a href="#l-1972">1972</a>
<a href="#l-1973">1973</a>
<a href="#l-1974">1974</a>
<a href="#l-1975">1975</a>
<a href="#l-1976">1976</a>
<a href="#l-1977">1977</a>
<a href="#l-1978">1978</a>
<a href="#l-1979">1979</a>
<a href="#l-1980">1980</a>
<a href="#l-1981">1981</a>
<a href="#l-1982">1982</a>
<a href="#l-1983">1983</a>
<a href="#l-1984">1984</a>
<a href="#l-1985">1985</a>
<a href="#l-1986">1986</a>
<a href="#l-1987">1987</a>
<a href="#l-1988">1988</a>
<a href="#l-1989">1989</a>
<a href="#l-1990">1990</a>
<a href="#l-1991">1991</a>
<a href="#l-1992">1992</a>
<a href="#l-1993">1993</a>
<a href="#l-1994">1994</a>
<a href="#l-1995">1995</a>
<a href="#l-1996">1996</a>
<a href="#l-1997">1997</a>
<a href="#l-1998">1998</a>
<a href="#l-1999">1999</a>
<a href="#l-2000">2000</a>
<a href="#l-2001">2001</a>
<a href="#l-2002">2002</a>
<a href="#l-2003">2003</a>
<a href="#l-2004">2004</a>
<a href="#l-2005">2005</a>
<a href="#l-2006">2006</a>
<a href="#l-2007">2007</a>
<a href="#l-2008">2008</a>
<a href="#l-2009">2009</a>
<a href="#l-2010">2010</a>
<a href="#l-2011">2011</a>
<a href="#l-2012">2012</a>
<a href="#l-2013">2013</a>
<a href="#l-2014">2014</a>
<a href="#l-2015">2015</a>
<a href="#l-2016">2016</a>
<a href="#l-2017">2017</a>
<a href="#l-2018">2018</a>
<a href="#l-2019">2019</a>
<a href="#l-2020">2020</a>
<a href="#l-2021">2021</a>
<a href="#l-2022">2022</a>
<a href="#l-2023">2023</a>
<a href="#l-2024">2024</a>
<a href="#l-2025">2025</a>
<a href="#l-2026">2026</a>
<a href="#l-2027">2027</a>
<a href="#l-2028">2028</a>
<a href="#l-2029">2029</a>
<a href="#l-2030">2030</a>
<a href="#l-2031">2031</a>
<a href="#l-2032">2032</a>
<a href="#l-2033">2033</a>
<a href="#l-2034">2034</a>
<a href="#l-2035">2035</a>
<a href="#l-2036">2036</a>
<a href="#l-2037">2037</a>
<a href="#l-2038">2038</a>
<a href="#l-2039">2039</a>
<a href="#l-2040">2040</a>
<a href="#l-2041">2041</a>
<a href="#l-2042">2042</a>
<a href="#l-2043">2043</a>
<a href="#l-2044">2044</a>
<a href="#l-2045">2045</a>
<a href="#l-2046">2046</a>
<a href="#l-2047">2047</a>
<a href="#l-2048">2048</a>
<a href="#l-2049">2049</a>
<a href="#l-2050">2050</a>
<a href="#l-2051">2051</a>
<a href="#l-2052">2052</a>
<a href="#l-2053">2053</a>
<a href="#l-2054">2054</a>
<a href="#l-2055">2055</a>
<a href="#l-2056">2056</a>
<a href="#l-2057">2057</a>
<a href="#l-2058">2058</a>
<a href="#l-2059">2059</a>
<a href="#l-2060">2060</a>
<a href="#l-2061">2061</a>
<a href="#l-2062">2062</a>
<a href="#l-2063">2063</a>
<a href="#l-2064">2064</a>
<a href="#l-2065">2065</a>
<a href="#l-2066">2066</a>
<a href="#l-2067">2067</a>
<a href="#l-2068">2068</a>
<a href="#l-2069">2069</a>
<a href="#l-2070">2070</a>
<a href="#l-2071">2071</a>
<a href="#l-2072">2072</a>
<a href="#l-2073">2073</a>
<a href="#l-2074">2074</a>
<a href="#l-2075">2075</a>
<a href="#l-2076">2076</a>
<a href="#l-2077">2077</a>
<a href="#l-2078">2078</a>
<a href="#l-2079">2079</a>
<a href="#l-2080">2080</a>
<a href="#l-2081">2081</a>
<a href="#l-2082">2082</a>
<a href="#l-2083">2083</a>
<a href="#l-2084">2084</a>
<a href="#l-2085">2085</a>
<a href="#l-2086">2086</a>
<a href="#l-2087">2087</a>
<a href="#l-2088">2088</a>
<a href="#l-2089">2089</a>
<a href="#l-2090">2090</a>
<a href="#l-2091">2091</a>
<a href="#l-2092">2092</a>
<a href="#l-2093">2093</a>
<a href="#l-2094">2094</a>
<a href="#l-2095">2095</a>
<a href="#l-2096">2096</a>
<a href="#l-2097">2097</a>
<a href="#l-2098">2098</a>
<a href="#l-2099">2099</a>
<a href="#l-2100">2100</a>
<a href="#l-2101">2101</a>
<a href="#l-2102">2102</a>
<a href="#l-2103">2103</a>
<a href="#l-2104">2104</a>
<a href="#l-2105">2105</a>
<a href="#l-2106">2106</a>
<a href="#l-2107">2107</a>
<a href="#l-2108">2108</a>
<a href="#l-2109">2109</a>
<a href="#l-2110">2110</a>
<a href="#l-2111">2111</a>
<a href="#l-2112">2112</a>
<a href="#l-2113">2113</a>
<a href="#l-2114">2114</a>
<a href="#l-2115">2115</a>
<a href="#l-2116">2116</a>
<a href="#l-2117">2117</a>
<a href="#l-2118">2118</a>
<a href="#l-2119">2119</a>
<a href="#l-2120">2120</a>
<a href="#l-2121">2121</a>
<a href="#l-2122">2122</a>
<a href="#l-2123">2123</a>
<a href="#l-2124">2124</a>
<a href="#l-2125">2125</a>
<a href="#l-2126">2126</a>
<a href="#l-2127">2127</a>
<a href="#l-2128">2128</a>
<a href="#l-2129">2129</a>
<a href="#l-2130">2130</a>
<a href="#l-2131">2131</a>
<a href="#l-2132">2132</a>
<a href="#l-2133">2133</a>
<a href="#l-2134">2134</a>
<a href="#l-2135">2135</a>
<a href="#l-2136">2136</a>
<a href="#l-2137">2137</a>
<a href="#l-2138">2138</a>
<a href="#l-2139">2139</a>
<a href="#l-2140">2140</a>
<a href="#l-2141">2141</a>
<a href="#l-2142">2142</a>
<a href="#l-2143">2143</a>
<a href="#l-2144">2144</a>
<a href="#l-2145">2145</a>
<a href="#l-2146">2146</a>
<a href="#l-2147">2147</a>
<a href="#l-2148">2148</a>
<a href="#l-2149">2149</a>
<a href="#l-2150">2150</a>
<a href="#l-2151">2151</a>
<a href="#l-2152">2152</a>
<a href="#l-2153">2153</a>
<a href="#l-2154">2154</a>
<a href="#l-2155">2155</a>
<a href="#l-2156">2156</a>
<a href="#l-2157">2157</a>
<a href="#l-2158">2158</a>
<a href="#l-2159">2159</a>
<a href="#l-2160">2160</a>
<a href="#l-2161">2161</a>
<a href="#l-2162">2162</a>
<a href="#l-2163">2163</a>
<a href="#l-2164">2164</a>
<a href="#l-2165">2165</a>
<a href="#l-2166">2166</a>
<a href="#l-2167">2167</a>
<a href="#l-2168">2168</a>
<a href="#l-2169">2169</a>
<a href="#l-2170">2170</a>
<a href="#l-2171">2171</a>
<a href="#l-2172">2172</a>
<a href="#l-2173">2173</a>
<a href="#l-2174">2174</a>
<a href="#l-2175">2175</a>
<a href="#l-2176">2176</a>
<a href="#l-2177">2177</a>
<a href="#l-2178">2178</a>
<a href="#l-2179">2179</a>
<a href="#l-2180">2180</a>
<a href="#l-2181">2181</a>
<a href="#l-2182">2182</a>
<a href="#l-2183">2183</a>
<a href="#l-2184">2184</a>
<a href="#l-2185">2185</a>
<a href="#l-2186">2186</a>
<a href="#l-2187">2187</a>
<a href="#l-2188">2188</a>
<a href="#l-2189">2189</a>
<a href="#l-2190">2190</a>
<a href="#l-2191">2191</a>
<a href="#l-2192">2192</a>
<a href="#l-2193">2193</a>
<a href="#l-2194">2194</a>
<a href="#l-2195">2195</a>
<a href="#l-2196">2196</a>
<a href="#l-2197">2197</a>
<a href="#l-2198">2198</a>
<a href="#l-2199">2199</a>
<a href="#l-2200">2200</a>
<a href="#l-2201">2201</a>
<a href="#l-2202">2202</a>
<a href="#l-2203">2203</a>
<a href="#l-2204">2204</a>
<a href="#l-2205">2205</a>
<a href="#l-2206">2206</a>
<a href="#l-2207">2207</a>
<a href="#l-2208">2208</a>
<a href="#l-2209">2209</a>
<a href="#l-2210">2210</a>
<a href="#l-2211">2211</a>
<a href="#l-2212">2212</a>
<a href="#l-2213">2213</a>
<a href="#l-2214">2214</a>
<a href="#l-2215">2215</a>
<a href="#l-2216">2216</a>
<a href="#l-2217">2217</a>
<a href="#l-2218">2218</a>
<a href="#l-2219">2219</a>
<a href="#l-2220">2220</a>
<a href="#l-2221">2221</a>
<a href="#l-2222">2222</a>
<a href="#l-2223">2223</a>
<a href="#l-2224">2224</a>
<a href="#l-2225">2225</a>
<a href="#l-2226">2226</a>
<a href="#l-2227">2227</a>
<a href="#l-2228">2228</a>
<a href="#l-2229">2229</a>
<a href="#l-2230">2230</a>
<a href="#l-2231">2231</a>
<a href="#l-2232">2232</a>
<a href="#l-2233">2233</a>
<a href="#l-2234">2234</a>
<a href="#l-2235">2235</a>
<a href="#l-2236">2236</a>
<a href="#l-2237">2237</a>
<a href="#l-2238">2238</a>
<a href="#l-2239">2239</a>
<a href="#l-2240">2240</a>
<a href="#l-2241">2241</a>
<a href="#l-2242">2242</a>
<a href="#l-2243">2243</a>
<a href="#l-2244">2244</a>
<a href="#l-2245">2245</a>
<a href="#l-2246">2246</a>
<a href="#l-2247">2247</a>
<a href="#l-2248">2248</a>
<a href="#l-2249">2249</a>
<a href="#l-2250">2250</a>
<a href="#l-2251">2251</a>
<a href="#l-2252">2252</a>
<a href="#l-2253">2253</a>
<a href="#l-2254">2254</a>
<a href="#l-2255">2255</a>
<a href="#l-2256">2256</a>
<a href="#l-2257">2257</a>
<a href="#l-2258">2258</a>
<a href="#l-2259">2259</a>
<a href="#l-2260">2260</a>
<a href="#l-2261">2261</a>
<a href="#l-2262">2262</a>
<a href="#l-2263">2263</a>
<a href="#l-2264">2264</a>
<a href="#l-2265">2265</a>
<a href="#l-2266">2266</a>
<a href="#l-2267">2267</a>
<a href="#l-2268">2268</a>
<a href="#l-2269">2269</a>
<a href="#l-2270">2270</a>
<a href="#l-2271">2271</a>
<a href="#l-2272">2272</a>
<a href="#l-2273">2273</a>
<a href="#l-2274">2274</a>
<a href="#l-2275">2275</a>
<a href="#l-2276">2276</a>
<a href="#l-2277">2277</a>
<a href="#l-2278">2278</a>
<a href="#l-2279">2279</a>
<a href="#l-2280">2280</a>
<a href="#l-2281">2281</a>
<a href="#l-2282">2282</a>
<a href="#l-2283">2283</a>
<a href="#l-2284">2284</a>
<a href="#l-2285">2285</a>
<a href="#l-2286">2286</a>
<a href="#l-2287">2287</a>
<a href="#l-2288">2288</a>
<a href="#l-2289">2289</a>
<a href="#l-2290">2290</a>
<a href="#l-2291">2291</a>
<a href="#l-2292">2292</a>
<a href="#l-2293">2293</a>
<a href="#l-2294">2294</a>
<a href="#l-2295">2295</a>
<a href="#l-2296">2296</a>
<a href="#l-2297">2297</a>
<a href="#l-2298">2298</a>
<a href="#l-2299">2299</a>
<a href="#l-2300">2300</a>
<a href="#l-2301">2301</a>
<a href="#l-2302">2302</a>
<a href="#l-2303">2303</a>
<a href="#l-2304">2304</a>
<a href="#l-2305">2305</a>
<a href="#l-2306">2306</a>
<a href="#l-2307">2307</a>
<a href="#l-2308">2308</a>
<a href="#l-2309">2309</a>
<a href="#l-2310">2310</a>
<a href="#l-2311">2311</a>
<a href="#l-2312">2312</a>
<a href="#l-2313">2313</a>
<a href="#l-2314">2314</a>
<a href="#l-2315">2315</a>
<a href="#l-2316">2316</a>
<a href="#l-2317">2317</a>
<a href="#l-2318">2318</a>
<a href="#l-2319">2319</a>
<a href="#l-2320">2320</a>
<a href="#l-2321">2321</a>
<a href="#l-2322">2322</a>
<a href="#l-2323">2323</a>
<a href="#l-2324">2324</a>
<a href="#l-2325">2325</a>
<a href="#l-2326">2326</a>
<a href="#l-2327">2327</a>
<a href="#l-2328">2328</a>
<a href="#l-2329">2329</a>
<a href="#l-2330">2330</a>
<a href="#l-2331">2331</a>
<a href="#l-2332">2332</a>
<a href="#l-2333">2333</a>
<a href="#l-2334">2334</a>
<a href="#l-2335">2335</a>
<a href="#l-2336">2336</a>
<a href="#l-2337">2337</a>
<a href="#l-2338">2338</a>
<a href="#l-2339">2339</a>
<a href="#l-2340">2340</a>
<a href="#l-2341">2341</a>
<a href="#l-2342">2342</a>
<a href="#l-2343">2343</a>
<a href="#l-2344">2344</a>
<a href="#l-2345">2345</a>
<a href="#l-2346">2346</a>
<a href="#l-2347">2347</a>
<a href="#l-2348">2348</a>
<a href="#l-2349">2349</a>
<a href="#l-2350">2350</a>
<a href="#l-2351">2351</a>
<a href="#l-2352">2352</a>
<a href="#l-2353">2353</a>
<a href="#l-2354">2354</a>
<a href="#l-2355">2355</a>
<a href="#l-2356">2356</a>
<a href="#l-2357">2357</a>
<a href="#l-2358">2358</a>
<a href="#l-2359">2359</a>
<a href="#l-2360">2360</a>
<a href="#l-2361">2361</a>
<a href="#l-2362">2362</a>
<a href="#l-2363">2363</a>
<a href="#l-2364">2364</a>
<a href="#l-2365">2365</a>
<a href="#l-2366">2366</a>
<a href="#l-2367">2367</a>
<a href="#l-2368">2368</a>
<a href="#l-2369">2369</a>
<a href="#l-2370">2370</a>
<a href="#l-2371">2371</a>
<a href="#l-2372">2372</a>
<a href="#l-2373">2373</a>
<a href="#l-2374">2374</a>
<a href="#l-2375">2375</a>
<a href="#l-2376">2376</a>
<a href="#l-2377">2377</a>
<a href="#l-2378">2378</a>
<a href="#l-2379">2379</a>
<a href="#l-2380">2380</a>
<a href="#l-2381">2381</a>
<a href="#l-2382">2382</a>
<a href="#l-2383">2383</a>
<a href="#l-2384">2384</a>
<a href="#l-2385">2385</a>
<a href="#l-2386">2386</a>
<a href="#l-2387">2387</a>
<a href="#l-2388">2388</a>
<a href="#l-2389">2389</a>
<a href="#l-2390">2390</a>
<a href="#l-2391">2391</a>
<a href="#l-2392">2392</a>
<a href="#l-2393">2393</a>
<a href="#l-2394">2394</a>
<a href="#l-2395">2395</a>
<a href="#l-2396">2396</a>
<a href="#l-2397">2397</a>
<a href="#l-2398">2398</a>
<a href="#l-2399">2399</a>
<a href="#l-2400">2400</a>
<a href="#l-2401">2401</a>
<a href="#l-2402">2402</a>
<a href="#l-2403">2403</a>
<a href="#l-2404">2404</a>
<a href="#l-2405">2405</a>
<a href="#l-2406">2406</a>
<a href="#l-2407">2407</a>
<a href="#l-2408">2408</a>
<a href="#l-2409">2409</a>
<a href="#l-2410">2410</a>
<a href="#l-2411">2411</a>
<a href="#l-2412">2412</a>
<a href="#l-2413">2413</a>
<a href="#l-2414">2414</a>
<a href="#l-2415">2415</a>
<a href="#l-2416">2416</a>
<a href="#l-2417">2417</a>
<a href="#l-2418">2418</a>
<a href="#l-2419">2419</a>
<a href="#l-2420">2420</a>
<a href="#l-2421">2421</a>
<a href="#l-2422">2422</a>
<a href="#l-2423">2423</a>
<a href="#l-2424">2424</a>
<a href="#l-2425">2425</a>
<a href="#l-2426">2426</a>
<a href="#l-2427">2427</a>
<a href="#l-2428">2428</a>
<a href="#l-2429">2429</a>
<a href="#l-2430">2430</a>
<a href="#l-2431">2431</a>
<a href="#l-2432">2432</a>
<a href="#l-2433">2433</a>
<a href="#l-2434">2434</a>
<a href="#l-2435">2435</a>
<a href="#l-2436">2436</a>
<a href="#l-2437">2437</a>
<a href="#l-2438">2438</a>
<a href="#l-2439">2439</a>
<a href="#l-2440">2440</a>
<a href="#l-2441">2441</a>
<a href="#l-2442">2442</a>
<a href="#l-2443">2443</a>
<a href="#l-2444">2444</a>
<a href="#l-2445">2445</a>
<a href="#l-2446">2446</a>
<a href="#l-2447">2447</a>
<a href="#l-2448">2448</a>
<a href="#l-2449">2449</a>
<a href="#l-2450">2450</a>
<a href="#l-2451">2451</a>
<a href="#l-2452">2452</a>
<a href="#l-2453">2453</a>
<a href="#l-2454">2454</a>
<a href="#l-2455">2455</a>
<a href="#l-2456">2456</a>
<a href="#l-2457">2457</a>
<a href="#l-2458">2458</a>
<a href="#l-2459">2459</a>
<a href="#l-2460">2460</a>
<a href="#l-2461">2461</a>
<a href="#l-2462">2462</a>
<a href="#l-2463">2463</a>
<a href="#l-2464">2464</a>
<a href="#l-2465">2465</a>
<a href="#l-2466">2466</a>
<a href="#l-2467">2467</a>
<a href="#l-2468">2468</a>
<a href="#l-2469">2469</a>
<a href="#l-2470">2470</a>
<a href="#l-2471">2471</a>
<a href="#l-2472">2472</a>
<a href="#l-2473">2473</a>
<a href="#l-2474">2474</a>
<a href="#l-2475">2475</a>
<a href="#l-2476">2476</a>
<a href="#l-2477">2477</a>
<a href="#l-2478">2478</a>
<a href="#l-2479">2479</a>
<a href="#l-2480">2480</a>
<a href="#l-2481">2481</a>
<a href="#l-2482">2482</a>
<a href="#l-2483">2483</a>
<a href="#l-2484">2484</a>
<a href="#l-2485">2485</a>
<a href="#l-2486">2486</a>
<a href="#l-2487">2487</a>
<a href="#l-2488">2488</a>
<a href="#l-2489">2489</a>
<a href="#l-2490">2490</a>
<a href="#l-2491">2491</a>
<a href="#l-2492">2492</a>
<a href="#l-2493">2493</a>
<a href="#l-2494">2494</a>
<a href="#l-2495">2495</a>
<a href="#l-2496">2496</a>
<a href="#l-2497">2497</a>
<a href="#l-2498">2498</a>
<a href="#l-2499">2499</a>
<a href="#l-2500">2500</a>
<a href="#l-2501">2501</a>
<a href="#l-2502">2502</a>
<a href="#l-2503">2503</a>
<a href="#l-2504">2504</a>
<a href="#l-2505">2505</a>
<a href="#l-2506">2506</a>
<a href="#l-2507">2507</a>
<a href="#l-2508">2508</a>
<a href="#l-2509">2509</a>
<a href="#l-2510">2510</a>
<a href="#l-2511">2511</a>
<a href="#l-2512">2512</a>
<a href="#l-2513">2513</a>
<a href="#l-2514">2514</a>
<a href="#l-2515">2515</a>
<a href="#l-2516">2516</a>
<a href="#l-2517">2517</a>
<a href="#l-2518">2518</a>
<a href="#l-2519">2519</a>
<a href="#l-2520">2520</a>
<a href="#l-2521">2521</a>
<a href="#l-2522">2522</a>
<a href="#l-2523">2523</a>
<a href="#l-2524">2524</a>
<a href="#l-2525">2525</a>
<a href="#l-2526">2526</a>
<a href="#l-2527">2527</a>
<a href="#l-2528">2528</a>
<a href="#l-2529">2529</a>
<a href="#l-2530">2530</a>
<a href="#l-2531">2531</a>
<a href="#l-2532">2532</a>
<a href="#l-2533">2533</a>
<a href="#l-2534">2534</a>
<a href="#l-2535">2535</a>
<a href="#l-2536">2536</a>
<a href="#l-2537">2537</a>
<a href="#l-2538">2538</a>
<a href="#l-2539">2539</a>
<a href="#l-2540">2540</a>
<a href="#l-2541">2541</a>
<a href="#l-2542">2542</a>
<a href="#l-2543">2543</a>
<a href="#l-2544">2544</a>
<a href="#l-2545">2545</a>
<a href="#l-2546">2546</a>
<a href="#l-2547">2547</a>
<a href="#l-2548">2548</a>
<a href="#l-2549">2549</a>
<a href="#l-2550">2550</a>
<a href="#l-2551">2551</a>
<a href="#l-2552">2552</a>
<a href="#l-2553">2553</a>
<a href="#l-2554">2554</a>
<a href="#l-2555">2555</a>
<a href="#l-2556">2556</a>
<a href="#l-2557">2557</a>
<a href="#l-2558">2558</a>
<a href="#l-2559">2559</a>
<a href="#l-2560">2560</a>
<a href="#l-2561">2561</a>
<a href="#l-2562">2562</a>
<a href="#l-2563">2563</a>
<a href="#l-2564">2564</a>
<a href="#l-2565">2565</a>
<a href="#l-2566">2566</a>
<a href="#l-2567">2567</a>
<a href="#l-2568">2568</a>
<a href="#l-2569">2569</a>
<a href="#l-2570">2570</a>
<a href="#l-2571">2571</a>
<a href="#l-2572">2572</a>
<a href="#l-2573">2573</a>
<a href="#l-2574">2574</a>
<a href="#l-2575">2575</a>
<a href="#l-2576">2576</a>
<a href="#l-2577">2577</a>
<a href="#l-2578">2578</a>
<a href="#l-2579">2579</a>
<a href="#l-2580">2580</a>
<a href="#l-2581">2581</a>
<a href="#l-2582">2582</a>
<a href="#l-2583">2583</a>
<a href="#l-2584">2584</a>
<a href="#l-2585">2585</a>
<a href="#l-2586">2586</a>
<a href="#l-2587">2587</a>
<a href="#l-2588">2588</a>
<a href="#l-2589">2589</a>
<a href="#l-2590">2590</a>
<a href="#l-2591">2591</a>
<a href="#l-2592">2592</a>
<a href="#l-2593">2593</a>
<a href="#l-2594">2594</a>
<a href="#l-2595">2595</a>
<a href="#l-2596">2596</a>
<a href="#l-2597">2597</a>
<a href="#l-2598">2598</a>
<a href="#l-2599">2599</a>
<a href="#l-2600">2600</a>
<a href="#l-2601">2601</a>
<a href="#l-2602">2602</a>
<a href="#l-2603">2603</a>
<a href="#l-2604">2604</a>
<a href="#l-2605">2605</a>
<a href="#l-2606">2606</a>
<a href="#l-2607">2607</a>
<a href="#l-2608">2608</a>
<a href="#l-2609">2609</a>
<a href="#l-2610">2610</a>
<a href="#l-2611">2611</a>
<a href="#l-2612">2612</a>
<a href="#l-2613">2613</a>
<a href="#l-2614">2614</a>
<a href="#l-2615">2615</a>
<a href="#l-2616">2616</a>
<a href="#l-2617">2617</a>
<a href="#l-2618">2618</a>
<a href="#l-2619">2619</a>
<a href="#l-2620">2620</a>
<a href="#l-2621">2621</a>
<a href="#l-2622">2622</a>
<a href="#l-2623">2623</a>
<a href="#l-2624">2624</a>
<a href="#l-2625">2625</a>
<a href="#l-2626">2626</a>
<a href="#l-2627">2627</a>
<a href="#l-2628">2628</a>
<a href="#l-2629">2629</a>
<a href="#l-2630">2630</a>
<a href="#l-2631">2631</a>
<a href="#l-2632">2632</a>
<a href="#l-2633">2633</a>
<a href="#l-2634">2634</a>
<a href="#l-2635">2635</a>
<a href="#l-2636">2636</a>
<a href="#l-2637">2637</a>
<a href="#l-2638">2638</a>
<a href="#l-2639">2639</a>
<a href="#l-2640">2640</a>
<a href="#l-2641">2641</a>
<a href="#l-2642">2642</a>
<a href="#l-2643">2643</a>
<a href="#l-2644">2644</a>
<a href="#l-2645">2645</a>
<a href="#l-2646">2646</a>
<a href="#l-2647">2647</a>
<a href="#l-2648">2648</a>
<a href="#l-2649">2649</a>
<a href="#l-2650">2650</a>
<a href="#l-2651">2651</a>
<a href="#l-2652">2652</a>
<a href="#l-2653">2653</a>
<a href="#l-2654">2654</a>
<a href="#l-2655">2655</a>
<a href="#l-2656">2656</a>
<a href="#l-2657">2657</a>
<a href="#l-2658">2658</a>
<a href="#l-2659">2659</a>
<a href="#l-2660">2660</a>
<a href="#l-2661">2661</a>
<a href="#l-2662">2662</a>
<a href="#l-2663">2663</a>
<a href="#l-2664">2664</a>
<a href="#l-2665">2665</a>
<a href="#l-2666">2666</a>
<a href="#l-2667">2667</a>
<a href="#l-2668">2668</a>
<a href="#l-2669">2669</a>
<a href="#l-2670">2670</a>
<a href="#l-2671">2671</a>
<a href="#l-2672">2672</a>
<a href="#l-2673">2673</a>
<a href="#l-2674">2674</a>
<a href="#l-2675">2675</a>
<a href="#l-2676">2676</a>
<a href="#l-2677">2677</a>
<a href="#l-2678">2678</a>
<a href="#l-2679">2679</a>
<a href="#l-2680">2680</a>
<a href="#l-2681">2681</a>
<a href="#l-2682">2682</a>
<a href="#l-2683">2683</a>
<a href="#l-2684">2684</a>
<a href="#l-2685">2685</a>
<a href="#l-2686">2686</a>
<a href="#l-2687">2687</a>
<a href="#l-2688">2688</a>
<a href="#l-2689">2689</a>
<a href="#l-2690">2690</a>
<a href="#l-2691">2691</a>
<a href="#l-2692">2692</a>
<a href="#l-2693">2693</a>
<a href="#l-2694">2694</a>
<a href="#l-2695">2695</a>
<a href="#l-2696">2696</a>
<a href="#l-2697">2697</a>
<a href="#l-2698">2698</a>
<a href="#l-2699">2699</a>
<a href="#l-2700">2700</a>
<a href="#l-2701">2701</a>
<a href="#l-2702">2702</a>
<a href="#l-2703">2703</a>
<a href="#l-2704">2704</a>
<a href="#l-2705">2705</a>
<a href="#l-2706">2706</a>
<a href="#l-2707">2707</a>
<a href="#l-2708">2708</a>
<a href="#l-2709">2709</a>
<a href="#l-2710">2710</a>
<a href="#l-2711">2711</a>
<a href="#l-2712">2712</a>
<a href="#l-2713">2713</a>
<a href="#l-2714">2714</a>
<a href="#l-2715">2715</a>
<a href="#l-2716">2716</a>
<a href="#l-2717">2717</a>
<a href="#l-2718">2718</a>
<a href="#l-2719">2719</a>
<a href="#l-2720">2720</a>
<a href="#l-2721">2721</a>
<a href="#l-2722">2722</a>
<a href="#l-2723">2723</a>
<a href="#l-2724">2724</a>
<a href="#l-2725">2725</a>
<a href="#l-2726">2726</a>
<a href="#l-2727">2727</a>
<a href="#l-2728">2728</a>
<a href="#l-2729">2729</a>
<a href="#l-2730">2730</a>
<a href="#l-2731">2731</a>
<a href="#l-2732">2732</a>
<a href="#l-2733">2733</a>
<a href="#l-2734">2734</a>
<a href="#l-2735">2735</a>
<a href="#l-2736">2736</a>
<a href="#l-2737">2737</a>
<a href="#l-2738">2738</a>
<a href="#l-2739">2739</a>
<a href="#l-2740">2740</a>
<a href="#l-2741">2741</a>
<a href="#l-2742">2742</a>
<a href="#l-2743">2743</a>
<a href="#l-2744">2744</a>
<a href="#l-2745">2745</a>
<a href="#l-2746">2746</a>
<a href="#l-2747">2747</a>
<a href="#l-2748">2748</a>
<a href="#l-2749">2749</a>
<a href="#l-2750">2750</a>
<a href="#l-2751">2751</a>
<a href="#l-2752">2752</a>
<a href="#l-2753">2753</a>
<a href="#l-2754">2754</a>
<a href="#l-2755">2755</a>
<a href="#l-2756">2756</a>
<a href="#l-2757">2757</a>
<a href="#l-2758">2758</a>
<a href="#l-2759">2759</a>
<a href="#l-2760">2760</a>
<a href="#l-2761">2761</a>
<a href="#l-2762">2762</a>
<a href="#l-2763">2763</a>
<a href="#l-2764">2764</a>
<a href="#l-2765">2765</a>
<a href="#l-2766">2766</a>
<a href="#l-2767">2767</a>
<a href="#l-2768">2768</a>
<a href="#l-2769">2769</a>
<a href="#l-2770">2770</a>
<a href="#l-2771">2771</a>
<a href="#l-2772">2772</a>
<a href="#l-2773">2773</a>
<a href="#l-2774">2774</a>
<a href="#l-2775">2775</a>
<a href="#l-2776">2776</a>
<a href="#l-2777">2777</a>
<a href="#l-2778">2778</a>
<a href="#l-2779">2779</a>
<a href="#l-2780">2780</a>
<a href="#l-2781">2781</a>
<a href="#l-2782">2782</a>
<a href="#l-2783">2783</a>
<a href="#l-2784">2784</a>
<a href="#l-2785">2785</a>
<a href="#l-2786">2786</a>
<a href="#l-2787">2787</a>
<a href="#l-2788">2788</a>
<a href="#l-2789">2789</a>
<a href="#l-2790">2790</a>
<a href="#l-2791">2791</a>
<a href="#l-2792">2792</a>
<a href="#l-2793">2793</a>
<a href="#l-2794">2794</a>
<a href="#l-2795">2795</a>
<a href="#l-2796">2796</a>
<a href="#l-2797">2797</a>
<a href="#l-2798">2798</a>
<a href="#l-2799">2799</a>
<a href="#l-2800">2800</a>
<a href="#l-2801">2801</a>
<a href="#l-2802">2802</a>
<a href="#l-2803">2803</a>
<a href="#l-2804">2804</a>
<a href="#l-2805">2805</a>
<a href="#l-2806">2806</a>
<a href="#l-2807">2807</a>
<a href="#l-2808">2808</a>
<a href="#l-2809">2809</a></pre></div></td><td class="code"><div class="highlight"><pre><span></span><a name="l-1"></a><span class="c1">// SPDX-License-Identifier: Apache-2.0</span>
<a name="l-2"></a><span class="c1">// Copyright 2019 Western Digital Corporation or its affiliates.</span>
<a name="l-3"></a><span class="c1">//</span>
<a name="l-4"></a><span class="c1">// Licensed under the Apache License, Version 2.0 (the &quot;License&quot;);</span>
<a name="l-5"></a><span class="c1">// you may not use this file except in compliance with the License.</span>
<a name="l-6"></a><span class="c1">// You may obtain a copy of the License at</span>
<a name="l-7"></a><span class="c1">//</span>
<a name="l-8"></a><span class="c1">// http://www.apache.org/licenses/LICENSE-2.0</span>
<a name="l-9"></a><span class="c1">//</span>
<a name="l-10"></a><span class="c1">// Unless required by applicable law or agreed to in writing, software</span>
<a name="l-11"></a><span class="c1">// distributed under the License is distributed on an &quot;AS IS&quot; BASIS,</span>
<a name="l-12"></a><span class="c1">// WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.</span>
<a name="l-13"></a><span class="c1">// See the License for the specific language governing permissions and</span>
<a name="l-14"></a><span class="c1">// limitations under the License.</span>
<a name="l-15"></a>
<a name="l-16"></a>
<a name="l-17"></a><span class="c1">//********************************************************************************</span>
<a name="l-18"></a><span class="c1">// dec_tlu_ctl.sv</span>
<a name="l-19"></a><span class="c1">//</span>
<a name="l-20"></a><span class="c1">//</span>
<a name="l-21"></a><span class="c1">// Function: CSRs, Commit/WB, flushing, exceptions, interrupts</span>
<a name="l-22"></a><span class="c1">// Comments:</span>
<a name="l-23"></a><span class="c1">//</span>
<a name="l-24"></a><span class="c1">//********************************************************************************</span>
<a name="l-25"></a>
<a name="l-26"></a><span class="k">module</span> <span class="n">dec_tlu_ctl</span>
<a name="l-27"></a>   <span class="kn">import</span> <span class="nn">swerv_types::*</span><span class="p">;</span>
<a name="l-28"></a><span class="p">(</span>
<a name="l-29"></a>   <span class="k">input</span> <span class="kt">logic</span> <span class="n">clk</span><span class="p">,</span>
<a name="l-30"></a>   <span class="k">input</span> <span class="kt">logic</span> <span class="n">active_clk</span><span class="p">,</span>
<a name="l-31"></a>   <span class="k">input</span> <span class="kt">logic</span> <span class="n">free_clk</span><span class="p">,</span>
<a name="l-32"></a>   <span class="k">input</span> <span class="kt">logic</span> <span class="n">rst_l</span><span class="p">,</span>
<a name="l-33"></a>   <span class="k">input</span> <span class="kt">logic</span> <span class="n">scan_mode</span><span class="p">,</span>
<a name="l-34"></a>
<a name="l-35"></a>   <span class="k">input</span> <span class="kt">logic</span> <span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">1</span><span class="p">]</span> <span class="n">rst_vec</span><span class="p">,</span> <span class="c1">// reset vector, from core pins</span>
<a name="l-36"></a>   <span class="k">input</span> <span class="kt">logic</span>        <span class="n">nmi_int</span><span class="p">,</span> <span class="c1">// nmi pin</span>
<a name="l-37"></a>   <span class="k">input</span> <span class="kt">logic</span> <span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">1</span><span class="p">]</span> <span class="n">nmi_vec</span><span class="p">,</span> <span class="c1">// nmi vector</span>
<a name="l-38"></a>   <span class="k">input</span> <span class="kt">logic</span>  <span class="n">i_cpu_halt_req</span><span class="p">,</span>    <span class="c1">// Asynchronous Halt request to CPU</span>
<a name="l-39"></a>   <span class="k">input</span> <span class="kt">logic</span>  <span class="n">i_cpu_run_req</span><span class="p">,</span>     <span class="c1">// Asynchronous Restart request to CPU</span>
<a name="l-40"></a>
<a name="l-41"></a>   <span class="k">input</span> <span class="kt">logic</span> <span class="n">mpc_debug_halt_req</span><span class="p">,</span> <span class="c1">// Async halt request</span>
<a name="l-42"></a>   <span class="k">input</span> <span class="kt">logic</span> <span class="n">mpc_debug_run_req</span><span class="p">,</span> <span class="c1">// Async run request</span>
<a name="l-43"></a>   <span class="k">input</span> <span class="kt">logic</span> <span class="n">mpc_reset_run_req</span><span class="p">,</span> <span class="c1">// Run/halt after reset</span>
<a name="l-44"></a>
<a name="l-45"></a>   <span class="c1">// perf counter inputs</span>
<a name="l-46"></a>   <span class="k">input</span> <span class="kt">logic</span> <span class="p">[</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">ifu_pmu_instr_aligned</span><span class="p">,</span>   <span class="c1">// aligned instructions</span>
<a name="l-47"></a>   <span class="k">input</span> <span class="kt">logic</span>       <span class="n">ifu_pmu_align_stall</span><span class="p">,</span>  <span class="c1">// aligner stalled</span>
<a name="l-48"></a>   <span class="k">input</span> <span class="kt">logic</span>       <span class="n">ifu_pmu_fetch_stall</span><span class="p">,</span> <span class="c1">// fetch unit stalled</span>
<a name="l-49"></a>   <span class="k">input</span> <span class="kt">logic</span>       <span class="n">ifu_pmu_ic_miss</span><span class="p">,</span> <span class="c1">// icache miss</span>
<a name="l-50"></a>   <span class="k">input</span> <span class="kt">logic</span>       <span class="n">ifu_pmu_ic_hit</span><span class="p">,</span> <span class="c1">// icache hit</span>
<a name="l-51"></a>   <span class="k">input</span> <span class="kt">logic</span>       <span class="n">ifu_pmu_bus_error</span><span class="p">,</span> <span class="c1">// Instruction side bus error</span>
<a name="l-52"></a>   <span class="k">input</span> <span class="kt">logic</span>       <span class="n">ifu_pmu_bus_busy</span><span class="p">,</span> <span class="c1">// Instruction side bus busy</span>
<a name="l-53"></a>   <span class="k">input</span> <span class="kt">logic</span>       <span class="n">ifu_pmu_bus_trxn</span><span class="p">,</span> <span class="c1">// Instruction side bus transaction</span>
<a name="l-54"></a>   <span class="k">input</span> <span class="kt">logic</span> <span class="p">[</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">dec_pmu_instr_decoded</span><span class="p">,</span> <span class="c1">// decoded instructions</span>
<a name="l-55"></a>   <span class="k">input</span> <span class="kt">logic</span>       <span class="n">dec_pmu_decode_stall</span><span class="p">,</span> <span class="c1">// decode stall</span>
<a name="l-56"></a>   <span class="k">input</span> <span class="kt">logic</span>       <span class="n">dec_pmu_presync_stall</span><span class="p">,</span> <span class="c1">// decode stall due to presync&#39;d inst</span>
<a name="l-57"></a>   <span class="k">input</span> <span class="kt">logic</span>       <span class="n">dec_pmu_postsync_stall</span><span class="p">,</span><span class="c1">// decode stall due to postsync&#39;d inst</span>
<a name="l-58"></a>   <span class="k">input</span> <span class="kt">logic</span>       <span class="n">lsu_freeze_dc3</span><span class="p">,</span>         <span class="c1">// lsu freeze stall</span>
<a name="l-59"></a>   <span class="k">input</span> <span class="kt">logic</span>       <span class="n">lsu_store_stall_any</span><span class="p">,</span>    <span class="c1">// SB or WB is full, stall decode</span>
<a name="l-60"></a>   <span class="k">input</span> <span class="kt">logic</span>       <span class="n">dma_dccm_stall_any</span><span class="p">,</span>     <span class="c1">// DMA stall of lsu</span>
<a name="l-61"></a>   <span class="k">input</span> <span class="kt">logic</span>       <span class="n">dma_iccm_stall_any</span><span class="p">,</span>     <span class="c1">// DMA stall of ifu</span>
<a name="l-62"></a>   <span class="k">input</span> <span class="kt">logic</span>       <span class="n">exu_pmu_i0_br_misp</span><span class="p">,</span>     <span class="c1">// pipe 0 branch misp</span>
<a name="l-63"></a>   <span class="k">input</span> <span class="kt">logic</span>       <span class="n">exu_pmu_i0_br_ataken</span><span class="p">,</span>   <span class="c1">// pipe 0 branch actual taken</span>
<a name="l-64"></a>   <span class="k">input</span> <span class="kt">logic</span>       <span class="n">exu_pmu_i0_pc4</span><span class="p">,</span>         <span class="c1">// pipe 0 4 byte branch</span>
<a name="l-65"></a>   <span class="k">input</span> <span class="kt">logic</span>       <span class="n">exu_pmu_i1_br_misp</span><span class="p">,</span>     <span class="c1">// pipe 1 branch misp</span>
<a name="l-66"></a>   <span class="k">input</span> <span class="kt">logic</span>       <span class="n">exu_pmu_i1_br_ataken</span><span class="p">,</span>   <span class="c1">// pipe 1 branch actual taken</span>
<a name="l-67"></a>   <span class="k">input</span> <span class="kt">logic</span>       <span class="n">exu_pmu_i1_pc4</span><span class="p">,</span>         <span class="c1">// pipe 1 4 byte branch</span>
<a name="l-68"></a>   <span class="k">input</span> <span class="kt">logic</span>       <span class="n">lsu_pmu_bus_trxn</span><span class="p">,</span>       <span class="c1">// D side bus transaction</span>
<a name="l-69"></a>   <span class="k">input</span> <span class="kt">logic</span>       <span class="n">lsu_pmu_bus_misaligned</span><span class="p">,</span> <span class="c1">// D side bus misaligned</span>
<a name="l-70"></a>   <span class="k">input</span> <span class="kt">logic</span>       <span class="n">lsu_pmu_bus_error</span><span class="p">,</span>      <span class="c1">// D side bus error</span>
<a name="l-71"></a>   <span class="k">input</span> <span class="kt">logic</span>       <span class="n">lsu_pmu_bus_busy</span><span class="p">,</span>       <span class="c1">// D side bus busy</span>
<a name="l-72"></a>
<a name="l-73"></a>
<a name="l-74"></a>   <span class="k">input</span> <span class="kt">logic</span>       <span class="n">iccm_dma_sb_error</span><span class="p">,</span>      <span class="c1">// I side dma single bit error</span>
<a name="l-75"></a>
<a name="l-76"></a>   <span class="k">input</span>    <span class="n">lsu_error_pkt_t</span> <span class="n">lsu_error_pkt_dc3</span><span class="p">,</span> <span class="c1">// lsu precise exception/error packet</span>
<a name="l-77"></a>   <span class="k">input</span> <span class="kt">logic</span>         <span class="n">lsu_single_ecc_error_incr</span><span class="p">,</span>    <span class="c1">// Increment the counter for Single ECC error</span>
<a name="l-78"></a>
<a name="l-79"></a>   <span class="k">input</span> <span class="kt">logic</span> <span class="n">lsu_load_ecc_stbuf_full_dc3</span><span class="p">,</span>    <span class="c1">// STBUF full, ecc errors should be rfpc&#39;d</span>
<a name="l-80"></a>
<a name="l-81"></a>   <span class="k">input</span> <span class="kt">logic</span> <span class="n">dec_pause_state</span><span class="p">,</span> <span class="c1">// Pause counter not zero</span>
<a name="l-82"></a>   <span class="k">input</span> <span class="kt">logic</span>         <span class="n">lsu_imprecise_error_store_any</span><span class="p">,</span>      <span class="c1">// store bus error</span>
<a name="l-83"></a>   <span class="k">input</span> <span class="kt">logic</span>         <span class="n">lsu_imprecise_error_load_any</span><span class="p">,</span>      <span class="c1">// store bus error</span>
<a name="l-84"></a>   <span class="k">input</span> <span class="kt">logic</span> <span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span>  <span class="n">lsu_imprecise_error_addr_any</span><span class="p">,</span> <span class="c1">// store bus error address</span>
<a name="l-85"></a>   <span class="k">input</span> <span class="kt">logic</span>         <span class="n">lsu_freeze_external_ints_dc3</span><span class="p">,</span> <span class="c1">// load to side effect region</span>
<a name="l-86"></a>
<a name="l-87"></a>   <span class="k">input</span> <span class="kt">logic</span>        <span class="n">dec_csr_wen_unq_d</span><span class="p">,</span>       <span class="c1">// valid csr with write - for csr legal</span>
<a name="l-88"></a>   <span class="k">input</span> <span class="kt">logic</span>        <span class="n">dec_csr_any_unq_d</span><span class="p">,</span>       <span class="c1">// valid csr - for csr legal</span>
<a name="l-89"></a>   <span class="k">input</span> <span class="kt">logic</span>        <span class="n">dec_csr_wen_wb</span><span class="p">,</span>      <span class="c1">// csr write enable at wb</span>
<a name="l-90"></a>   <span class="k">input</span> <span class="kt">logic</span> <span class="p">[</span><span class="mi">11</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">dec_csr_rdaddr_d</span><span class="p">,</span>      <span class="c1">// read address for csr</span>
<a name="l-91"></a>   <span class="k">input</span> <span class="kt">logic</span> <span class="p">[</span><span class="mi">11</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">dec_csr_wraddr_wb</span><span class="p">,</span>      <span class="c1">// write address for csr</span>
<a name="l-92"></a>   <span class="k">input</span> <span class="kt">logic</span> <span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">dec_csr_wrdata_wb</span><span class="p">,</span>   <span class="c1">// csr write data at wb</span>
<a name="l-93"></a>   <span class="k">input</span> <span class="kt">logic</span>        <span class="n">dec_csr_stall_int_ff</span><span class="p">,</span> <span class="c1">// csr is mie/mstatus</span>
<a name="l-94"></a>
<a name="l-95"></a>   <span class="k">input</span> <span class="kt">logic</span> <span class="n">dec_tlu_i0_valid_e4</span><span class="p">,</span> <span class="c1">// pipe 0 op at e4 is valid</span>
<a name="l-96"></a>   <span class="k">input</span> <span class="kt">logic</span> <span class="n">dec_tlu_i1_valid_e4</span><span class="p">,</span> <span class="c1">// pipe 1 op at e4 is valid</span>
<a name="l-97"></a>
<a name="l-98"></a>   <span class="k">input</span> <span class="kt">logic</span> <span class="n">dec_i0_load_e4</span><span class="p">,</span> <span class="c1">// during cycle after freeze asserts, load is in i0</span>
<a name="l-99"></a>
<a name="l-100"></a>   <span class="k">input</span> <span class="kt">logic</span> <span class="n">dec_fence_pending</span><span class="p">,</span> <span class="c1">// tell TLU to stall DMA</span>
<a name="l-101"></a>
<a name="l-102"></a>   <span class="k">input</span> <span class="kt">logic</span> <span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">1</span><span class="p">]</span> <span class="n">exu_npc_e4</span><span class="p">,</span> <span class="c1">// for NPC tracking</span>
<a name="l-103"></a>   <span class="k">input</span> <span class="kt">logic</span> <span class="n">exu_i0_flush_lower_e4</span><span class="p">,</span>       <span class="c1">// pipe 0 branch mp flush</span>
<a name="l-104"></a>   <span class="k">input</span> <span class="kt">logic</span> <span class="n">exu_i1_flush_lower_e4</span><span class="p">,</span>       <span class="c1">// pipe 1 branch mp flush</span>
<a name="l-105"></a>   <span class="k">input</span> <span class="kt">logic</span> <span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">1</span><span class="p">]</span> <span class="n">exu_i0_flush_path_e4</span><span class="p">,</span> <span class="c1">// pipe 0 correct path for mp, merge with lower path</span>
<a name="l-106"></a>   <span class="k">input</span> <span class="kt">logic</span> <span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">1</span><span class="p">]</span> <span class="n">exu_i1_flush_path_e4</span><span class="p">,</span> <span class="c1">// pipe 1 correct path for mp, merge with lower path</span>
<a name="l-107"></a>
<a name="l-108"></a>   <span class="k">input</span> <span class="kt">logic</span> <span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">1</span><span class="p">]</span> <span class="n">dec_tlu_i0_pc_e4</span><span class="p">,</span> <span class="c1">// for PC/NPC tracking</span>
<a name="l-109"></a>   <span class="k">input</span> <span class="kt">logic</span> <span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">1</span><span class="p">]</span> <span class="n">dec_tlu_i1_pc_e4</span><span class="p">,</span> <span class="c1">// for PC/NPC tracking</span>
<a name="l-110"></a>
<a name="l-111"></a>   <span class="k">input</span> <span class="n">trap_pkt_t</span> <span class="n">dec_tlu_packet_e4</span><span class="p">,</span> <span class="c1">// exceptions known at decode</span>
<a name="l-112"></a>
<a name="l-113"></a>   <span class="k">input</span> <span class="kt">logic</span> <span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">dec_illegal_inst</span><span class="p">,</span> <span class="c1">// For mtval</span>
<a name="l-114"></a>   <span class="k">input</span> <span class="kt">logic</span>        <span class="n">dec_i0_decode_d</span><span class="p">,</span>  <span class="c1">// decode valid, used for clean icache diagnostics</span>
<a name="l-115"></a>
<a name="l-116"></a>   <span class="c1">// branch info from pipe0 for errors or counter updates</span>
<a name="l-117"></a>   <span class="k">input</span> <span class="kt">logic</span> <span class="p">[</span><span class="no">`RV_BTB_ADDR_HI</span><span class="o">:</span><span class="no">`RV_BTB_ADDR_LO</span><span class="p">]</span> <span class="n">exu_i0_br_index_e4</span><span class="p">,</span> <span class="c1">// index</span>
<a name="l-118"></a>   <span class="k">input</span> <span class="kt">logic</span> <span class="p">[</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span>  <span class="n">exu_i0_br_hist_e4</span><span class="p">,</span> <span class="c1">// history</span>
<a name="l-119"></a>   <span class="k">input</span> <span class="kt">logic</span> <span class="p">[</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span>  <span class="n">exu_i0_br_bank_e4</span><span class="p">,</span> <span class="c1">// bank</span>
<a name="l-120"></a>   <span class="k">input</span> <span class="kt">logic</span>        <span class="n">exu_i0_br_error_e4</span><span class="p">,</span> <span class="c1">// error</span>
<a name="l-121"></a>   <span class="k">input</span> <span class="kt">logic</span>        <span class="n">exu_i0_br_start_error_e4</span><span class="p">,</span> <span class="c1">// start error</span>
<a name="l-122"></a>   <span class="k">input</span> <span class="kt">logic</span>        <span class="n">exu_i0_br_valid_e4</span><span class="p">,</span> <span class="c1">// valid</span>
<a name="l-123"></a>   <span class="k">input</span> <span class="kt">logic</span>        <span class="n">exu_i0_br_mp_e4</span><span class="p">,</span> <span class="c1">// mispredict</span>
<a name="l-124"></a>   <span class="k">input</span> <span class="kt">logic</span>        <span class="n">exu_i0_br_middle_e4</span><span class="p">,</span> <span class="c1">// middle of bank</span>
<a name="l-125"></a>   <span class="k">input</span> <span class="kt">logic</span> <span class="p">[</span><span class="no">`RV_BHT_GHR_RANGE</span><span class="p">]</span>  <span class="n">exu_i0_br_fghr_e4</span><span class="p">,</span> <span class="c1">// FGHR when predicted</span>
<a name="l-126"></a>
<a name="l-127"></a>   <span class="c1">// branch info from pipe1 for errors or counter updates</span>
<a name="l-128"></a>   <span class="k">input</span> <span class="kt">logic</span> <span class="p">[</span><span class="no">`RV_BTB_ADDR_HI</span><span class="o">:</span><span class="no">`RV_BTB_ADDR_LO</span><span class="p">]</span> <span class="n">exu_i1_br_index_e4</span><span class="p">,</span> <span class="c1">// index</span>
<a name="l-129"></a>   <span class="k">input</span> <span class="kt">logic</span> <span class="p">[</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span>  <span class="n">exu_i1_br_hist_e4</span><span class="p">,</span> <span class="c1">// history</span>
<a name="l-130"></a>   <span class="k">input</span> <span class="kt">logic</span> <span class="p">[</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span>  <span class="n">exu_i1_br_bank_e4</span><span class="p">,</span> <span class="c1">// bank</span>
<a name="l-131"></a>   <span class="k">input</span> <span class="kt">logic</span>        <span class="n">exu_i1_br_error_e4</span><span class="p">,</span> <span class="c1">// error</span>
<a name="l-132"></a>   <span class="k">input</span> <span class="kt">logic</span>        <span class="n">exu_i1_br_start_error_e4</span><span class="p">,</span> <span class="c1">// start error</span>
<a name="l-133"></a>   <span class="k">input</span> <span class="kt">logic</span>        <span class="n">exu_i1_br_valid_e4</span><span class="p">,</span> <span class="c1">// valid</span>
<a name="l-134"></a>   <span class="k">input</span> <span class="kt">logic</span>        <span class="n">exu_i1_br_mp_e4</span><span class="p">,</span> <span class="c1">// mispredict</span>
<a name="l-135"></a>   <span class="k">input</span> <span class="kt">logic</span>        <span class="n">exu_i1_br_middle_e4</span><span class="p">,</span> <span class="c1">// middle of bank</span>
<a name="l-136"></a>   <span class="k">input</span> <span class="kt">logic</span> <span class="p">[</span><span class="no">`RV_BHT_GHR_RANGE</span><span class="p">]</span>  <span class="n">exu_i1_br_fghr_e4</span><span class="p">,</span> <span class="c1">// FGHR when predicted</span>
<a name="l-137"></a>
<a name="l-138"></a><span class="no">`ifdef</span> <span class="n">RV_BTB_48</span>
<a name="l-139"></a>   <span class="k">input</span> <span class="kt">logic</span> <span class="p">[</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span>       <span class="n">exu_i1_br_way_e4</span><span class="p">,</span> <span class="c1">// way hit or repl</span>
<a name="l-140"></a>   <span class="k">input</span> <span class="kt">logic</span> <span class="p">[</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span>       <span class="n">exu_i0_br_way_e4</span><span class="p">,</span> <span class="c1">// way hit or repl</span>
<a name="l-141"></a><span class="no">`else</span>
<a name="l-142"></a>   <span class="k">input</span> <span class="kt">logic</span>        <span class="n">exu_i1_br_way_e4</span><span class="p">,</span> <span class="c1">// way hit or repl</span>
<a name="l-143"></a>   <span class="k">input</span> <span class="kt">logic</span>        <span class="n">exu_i0_br_way_e4</span><span class="p">,</span> <span class="c1">// way hit or repl</span>
<a name="l-144"></a><span class="no">`endif</span>
<a name="l-145"></a>
<a name="l-146"></a>   <span class="c1">// Debug start</span>
<a name="l-147"></a>   <span class="k">output</span> <span class="kt">logic</span> <span class="n">dec_dbg_cmd_done</span><span class="p">,</span> <span class="c1">// abstract command done</span>
<a name="l-148"></a>   <span class="k">output</span> <span class="kt">logic</span> <span class="n">dec_dbg_cmd_fail</span><span class="p">,</span> <span class="c1">// abstract command failed</span>
<a name="l-149"></a>   <span class="k">output</span> <span class="kt">logic</span> <span class="n">dec_tlu_flush_noredir_wb</span> <span class="p">,</span> <span class="c1">// Tell fetch to idle on this flush</span>
<a name="l-150"></a>   <span class="k">output</span> <span class="kt">logic</span> <span class="n">dec_tlu_mpc_halted_only</span><span class="p">,</span> <span class="c1">// Core is halted only due to MPC</span>
<a name="l-151"></a>   <span class="k">output</span> <span class="kt">logic</span> <span class="n">dec_tlu_dbg_halted</span><span class="p">,</span> <span class="c1">// Core is halted and ready for debug command</span>
<a name="l-152"></a>   <span class="k">output</span> <span class="kt">logic</span> <span class="n">dec_tlu_pmu_fw_halted</span><span class="p">,</span> <span class="c1">// Core is halted due to Power management unit or firmware halt</span>
<a name="l-153"></a>   <span class="k">output</span> <span class="kt">logic</span> <span class="n">dec_tlu_debug_mode</span><span class="p">,</span> <span class="c1">// Core is in debug mode</span>
<a name="l-154"></a>   <span class="k">output</span> <span class="kt">logic</span> <span class="n">dec_tlu_resume_ack</span><span class="p">,</span> <span class="c1">// Resume acknowledge</span>
<a name="l-155"></a>   <span class="k">output</span> <span class="kt">logic</span> <span class="n">dec_tlu_debug_stall</span><span class="p">,</span> <span class="c1">// stall decode while waiting on core to empty</span>
<a name="l-156"></a>   <span class="k">output</span> <span class="kt">logic</span> <span class="n">dec_tlu_flush_leak_one_wb</span><span class="p">,</span> <span class="c1">// single step</span>
<a name="l-157"></a>   <span class="k">output</span> <span class="kt">logic</span> <span class="n">dec_tlu_flush_err_wb</span><span class="p">,</span> <span class="c1">// iside perr/ecc rfpc</span>
<a name="l-158"></a>   <span class="k">output</span> <span class="kt">logic</span> <span class="n">dec_tlu_stall_dma</span><span class="p">,</span> <span class="c1">// stall dma access when there&#39;s a halt request</span>
<a name="l-159"></a>   <span class="k">input</span>  <span class="kt">logic</span> <span class="n">dbg_halt_req</span><span class="p">,</span> <span class="c1">// DM requests a halt</span>
<a name="l-160"></a>   <span class="k">input</span>  <span class="kt">logic</span> <span class="n">dbg_resume_req</span><span class="p">,</span> <span class="c1">// DM requests a resume</span>
<a name="l-161"></a>   <span class="k">input</span>  <span class="kt">logic</span> <span class="n">ifu_miss_state_idle</span><span class="p">,</span> <span class="c1">// I-side miss buffer empty</span>
<a name="l-162"></a>   <span class="k">input</span>  <span class="kt">logic</span> <span class="n">lsu_halt_idle_any</span><span class="p">,</span> <span class="c1">// lsu is idle</span>
<a name="l-163"></a>   <span class="k">output</span> <span class="n">trigger_pkt_t</span>  <span class="p">[</span><span class="mi">3</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">trigger_pkt_any</span><span class="p">,</span> <span class="c1">// trigger info for trigger blocks</span>
<a name="l-164"></a>
<a name="l-165"></a><span class="no">`ifdef</span> <span class="n">RV_ICACHE_ECC</span>
<a name="l-166"></a>   <span class="k">input</span> <span class="kt">logic</span> <span class="p">[</span><span class="mi">41</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">ifu_ic_debug_rd_data</span><span class="p">,</span> <span class="c1">// diagnostic icache read data</span>
<a name="l-167"></a><span class="no">`else</span>
<a name="l-168"></a>   <span class="k">input</span> <span class="kt">logic</span> <span class="p">[</span><span class="mi">33</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">ifu_ic_debug_rd_data</span><span class="p">,</span> <span class="c1">// diagnostic icache read data</span>
<a name="l-169"></a><span class="no">`endif</span>
<a name="l-170"></a>   <span class="k">input</span> <span class="kt">logic</span> <span class="n">ifu_ic_debug_rd_data_valid</span><span class="p">,</span> <span class="c1">// diagnostic icache read data valid</span>
<a name="l-171"></a>   <span class="k">output</span> <span class="n">cache_debug_pkt_t</span> <span class="n">dec_tlu_ic_diag_pkt</span><span class="p">,</span> <span class="c1">// packet of DICAWICS, DICAD0/1, DICAGO info for icache diagnostics</span>
<a name="l-172"></a>   <span class="c1">// Debug end</span>
<a name="l-173"></a>
<a name="l-174"></a>   <span class="k">input</span> <span class="kt">logic</span> <span class="p">[</span><span class="mi">7</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">pic_claimid</span><span class="p">,</span> <span class="c1">// pic claimid for csr</span>
<a name="l-175"></a>   <span class="k">input</span> <span class="kt">logic</span> <span class="p">[</span><span class="mi">3</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">pic_pl</span><span class="p">,</span> <span class="c1">// pic priv level for csr</span>
<a name="l-176"></a>   <span class="k">input</span> <span class="kt">logic</span>       <span class="n">mhwakeup</span><span class="p">,</span> <span class="c1">// high priority external int, wakeup if halted</span>
<a name="l-177"></a>
<a name="l-178"></a>   <span class="k">input</span> <span class="kt">logic</span> <span class="n">mexintpend</span><span class="p">,</span> <span class="c1">// external interrupt pending</span>
<a name="l-179"></a>   <span class="k">input</span> <span class="kt">logic</span> <span class="n">timer_int</span><span class="p">,</span> <span class="c1">// timer interrupt pending</span>
<a name="l-180"></a>
<a name="l-181"></a>   <span class="k">output</span> <span class="kt">logic</span> <span class="n">o_cpu_halt_status</span><span class="p">,</span> <span class="c1">// PMU interface, halted</span>
<a name="l-182"></a>   <span class="k">output</span> <span class="kt">logic</span> <span class="n">o_cpu_halt_ack</span><span class="p">,</span> <span class="c1">// halt req ack</span>
<a name="l-183"></a>   <span class="k">output</span> <span class="kt">logic</span> <span class="n">o_cpu_run_ack</span><span class="p">,</span> <span class="c1">// run req ack</span>
<a name="l-184"></a>   <span class="k">output</span> <span class="kt">logic</span> <span class="n">o_debug_mode_status</span><span class="p">,</span> <span class="c1">// Core to the PMU that core is in debug mode. When core is in debug mode, the PMU should refrain from sendng a halt or run request</span>
<a name="l-185"></a>
<a name="l-186"></a>   <span class="k">output</span> <span class="kt">logic</span> <span class="n">mpc_debug_halt_ack</span><span class="p">,</span> <span class="c1">// Halt ack</span>
<a name="l-187"></a>   <span class="k">output</span> <span class="kt">logic</span> <span class="n">mpc_debug_run_ack</span><span class="p">,</span> <span class="c1">// Run ack</span>
<a name="l-188"></a>   <span class="k">output</span> <span class="kt">logic</span> <span class="n">debug_brkpt_status</span><span class="p">,</span> <span class="c1">// debug breakpoint</span>
<a name="l-189"></a>
<a name="l-190"></a>   <span class="k">output</span> <span class="kt">logic</span> <span class="p">[</span><span class="mi">3</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">dec_tlu_meicurpl</span><span class="p">,</span> <span class="c1">// to PIC</span>
<a name="l-191"></a>   <span class="k">output</span> <span class="kt">logic</span> <span class="p">[</span><span class="mi">3</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">dec_tlu_meipt</span><span class="p">,</span> <span class="c1">// to PIC</span>
<a name="l-192"></a>
<a name="l-193"></a>   <span class="k">output</span> <span class="n">br_tlu_pkt_t</span> <span class="n">dec_tlu_br0_wb_pkt</span><span class="p">,</span> <span class="c1">// branch pkt to bp</span>
<a name="l-194"></a>   <span class="k">output</span> <span class="n">br_tlu_pkt_t</span> <span class="n">dec_tlu_br1_wb_pkt</span><span class="p">,</span> <span class="c1">// branch pkt to bp</span>
<a name="l-195"></a>
<a name="l-196"></a>   <span class="k">output</span> <span class="kt">logic</span> <span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">dec_csr_rddata_d</span><span class="p">,</span>      <span class="c1">// csr read data at wb</span>
<a name="l-197"></a>   <span class="k">output</span> <span class="kt">logic</span> <span class="n">dec_csr_legal_d</span><span class="p">,</span>              <span class="c1">// csr indicates legal operation</span>
<a name="l-198"></a>
<a name="l-199"></a>   <span class="k">output</span> <span class="kt">logic</span> <span class="n">dec_tlu_i0_kill_writeb_wb</span><span class="p">,</span>    <span class="c1">// I0 is flushed, don&#39;t writeback any results to arch state</span>
<a name="l-200"></a>   <span class="k">output</span> <span class="kt">logic</span> <span class="n">dec_tlu_i1_kill_writeb_wb</span><span class="p">,</span>    <span class="c1">// I1 is flushed, don&#39;t writeback any results to arch state</span>
<a name="l-201"></a>
<a name="l-202"></a>   <span class="k">output</span> <span class="kt">logic</span> <span class="n">dec_tlu_flush_lower_wb</span><span class="p">,</span>       <span class="c1">// commit has a flush (exception, int, mispredict at e4)</span>
<a name="l-203"></a>   <span class="k">output</span> <span class="kt">logic</span> <span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">1</span><span class="p">]</span> <span class="n">dec_tlu_flush_path_wb</span><span class="p">,</span> <span class="c1">// flush pc</span>
<a name="l-204"></a>   <span class="k">output</span> <span class="kt">logic</span> <span class="n">dec_tlu_fence_i_wb</span><span class="p">,</span>           <span class="c1">// flush is a fence_i rfnpc, flush icache</span>
<a name="l-205"></a>
<a name="l-206"></a>   <span class="k">output</span> <span class="kt">logic</span> <span class="n">dec_tlu_presync_d</span><span class="p">,</span>            <span class="c1">// CSR read needs to be presync&#39;d</span>
<a name="l-207"></a>   <span class="k">output</span> <span class="kt">logic</span> <span class="n">dec_tlu_postsync_d</span><span class="p">,</span>           <span class="c1">// CSR needs to be presync&#39;d</span>
<a name="l-208"></a>
<a name="l-209"></a>   <span class="k">output</span> <span class="kt">logic</span> <span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">dec_tlu_mrac_ff</span><span class="p">,</span>        <span class="c1">// CSR for memory region control</span>
<a name="l-210"></a>
<a name="l-211"></a>   <span class="k">output</span> <span class="kt">logic</span> <span class="n">dec_tlu_cancel_e4</span><span class="p">,</span>             <span class="c1">// Cancel lsu op at DC4 due to future trigger hit</span>
<a name="l-212"></a>
<a name="l-213"></a>   <span class="k">output</span> <span class="kt">logic</span> <span class="n">dec_tlu_wr_pause_wb</span><span class="p">,</span>           <span class="c1">// CSR write to pause reg is at WB.</span>
<a name="l-214"></a>   <span class="k">output</span> <span class="kt">logic</span> <span class="n">dec_tlu_flush_pause_wb</span><span class="p">,</span>        <span class="c1">// Flush is due to pause</span>
<a name="l-215"></a>
<a name="l-216"></a>   <span class="k">output</span> <span class="kt">logic</span> <span class="p">[</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">dec_tlu_perfcnt0</span><span class="p">,</span> <span class="c1">// toggles when pipe0 perf counter 0 has an event inc</span>
<a name="l-217"></a>   <span class="k">output</span> <span class="kt">logic</span> <span class="p">[</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">dec_tlu_perfcnt1</span><span class="p">,</span> <span class="c1">// toggles when pipe0 perf counter 1 has an event inc</span>
<a name="l-218"></a>   <span class="k">output</span> <span class="kt">logic</span> <span class="p">[</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">dec_tlu_perfcnt2</span><span class="p">,</span> <span class="c1">// toggles when pipe0 perf counter 2 has an event inc</span>
<a name="l-219"></a>   <span class="k">output</span> <span class="kt">logic</span> <span class="p">[</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">dec_tlu_perfcnt3</span><span class="p">,</span> <span class="c1">// toggles when pipe0 perf counter 3 has an event inc</span>
<a name="l-220"></a>
<a name="l-221"></a>
<a name="l-222"></a>   <span class="k">output</span> <span class="kt">logic</span> <span class="n">dec_tlu_i0_valid_wb1</span><span class="p">,</span>  <span class="c1">// pipe 0 valid</span>
<a name="l-223"></a>   <span class="k">output</span> <span class="kt">logic</span> <span class="n">dec_tlu_i1_valid_wb1</span><span class="p">,</span>  <span class="c1">// pipe 1 valid</span>
<a name="l-224"></a>   <span class="k">output</span> <span class="kt">logic</span> <span class="n">dec_tlu_i0_exc_valid_wb1</span><span class="p">,</span> <span class="c1">// pipe 0 exception valid</span>
<a name="l-225"></a>   <span class="k">output</span> <span class="kt">logic</span> <span class="n">dec_tlu_i1_exc_valid_wb1</span><span class="p">,</span> <span class="c1">// pipe 1 exception valid</span>
<a name="l-226"></a>   <span class="k">output</span> <span class="kt">logic</span> <span class="n">dec_tlu_int_valid_wb1</span><span class="p">,</span> <span class="c1">// pipe 2 int valid</span>
<a name="l-227"></a>   <span class="k">output</span> <span class="kt">logic</span> <span class="p">[</span><span class="mi">4</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">dec_tlu_exc_cause_wb1</span><span class="p">,</span> <span class="c1">// exception or int cause</span>
<a name="l-228"></a>   <span class="k">output</span> <span class="kt">logic</span> <span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">dec_tlu_mtval_wb1</span><span class="p">,</span> <span class="c1">// MTVAL value</span>
<a name="l-229"></a>
<a name="l-230"></a>   <span class="c1">// feature disable from mfdc</span>
<a name="l-231"></a>   <span class="k">output</span> <span class="kt">logic</span>  <span class="n">dec_tlu_sideeffect_posted_disable</span><span class="p">,</span>    <span class="c1">// disable posted writes to side-effect address</span>
<a name="l-232"></a>   <span class="k">output</span> <span class="kt">logic</span>  <span class="n">dec_tlu_dual_issue_disable</span><span class="p">,</span> <span class="c1">// disable dual issue</span>
<a name="l-233"></a>   <span class="k">output</span> <span class="kt">logic</span>  <span class="n">dec_tlu_core_ecc_disable</span><span class="p">,</span> <span class="c1">// disable core ECC</span>
<a name="l-234"></a>   <span class="k">output</span> <span class="kt">logic</span>  <span class="n">dec_tlu_sec_alu_disable</span><span class="p">,</span> <span class="c1">// disable secondary ALU</span>
<a name="l-235"></a>   <span class="k">output</span> <span class="kt">logic</span>  <span class="n">dec_tlu_non_blocking_disable</span><span class="p">,</span>    <span class="c1">// disable non blocking loads</span>
<a name="l-236"></a>   <span class="k">output</span> <span class="kt">logic</span>  <span class="n">dec_tlu_fast_div_disable</span><span class="p">,</span>        <span class="c1">// disable fast divider</span>
<a name="l-237"></a>   <span class="k">output</span> <span class="kt">logic</span>  <span class="n">dec_tlu_bpred_disable</span><span class="p">,</span>           <span class="c1">// disable branch prediction</span>
<a name="l-238"></a>   <span class="k">output</span> <span class="kt">logic</span>  <span class="n">dec_tlu_wb_coalescing_disable</span><span class="p">,</span>   <span class="c1">// disable writebuffer coalescing</span>
<a name="l-239"></a>   <span class="k">output</span> <span class="kt">logic</span>  <span class="n">dec_tlu_ld_miss_byp_wb_disable</span><span class="p">,</span>  <span class="c1">// disable loads miss bypass write buffer</span>
<a name="l-240"></a>   <span class="k">output</span> <span class="kt">logic</span>  <span class="n">dec_tlu_pipelining_disable</span><span class="p">,</span>      <span class="c1">// disable pipelining</span>
<a name="l-241"></a>   <span class="k">output</span> <span class="kt">logic</span> <span class="p">[</span><span class="mi">2</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span>  <span class="n">dec_tlu_dma_qos_prty</span><span class="p">,</span>    <span class="c1">// DMA QoS priority coming from MFDC [18:16]</span>
<a name="l-242"></a>
<a name="l-243"></a>   <span class="c1">// clock gating overrides from mcgc</span>
<a name="l-244"></a>   <span class="k">output</span> <span class="kt">logic</span>  <span class="n">dec_tlu_misc_clk_override</span><span class="p">,</span> <span class="c1">// override misc clock domain gating</span>
<a name="l-245"></a>   <span class="k">output</span> <span class="kt">logic</span>  <span class="n">dec_tlu_dec_clk_override</span><span class="p">,</span>  <span class="c1">// override decode clock domain gating</span>
<a name="l-246"></a>   <span class="k">output</span> <span class="kt">logic</span>  <span class="n">dec_tlu_exu_clk_override</span><span class="p">,</span>  <span class="c1">// override exu clock domain gating</span>
<a name="l-247"></a>   <span class="k">output</span> <span class="kt">logic</span>  <span class="n">dec_tlu_ifu_clk_override</span><span class="p">,</span>  <span class="c1">// override fetch clock domain gating</span>
<a name="l-248"></a>   <span class="k">output</span> <span class="kt">logic</span>  <span class="n">dec_tlu_lsu_clk_override</span><span class="p">,</span>  <span class="c1">// override load/store clock domain gating</span>
<a name="l-249"></a>   <span class="k">output</span> <span class="kt">logic</span>  <span class="n">dec_tlu_bus_clk_override</span><span class="p">,</span>  <span class="c1">// override bus clock domain gating</span>
<a name="l-250"></a>   <span class="k">output</span> <span class="kt">logic</span>  <span class="n">dec_tlu_pic_clk_override</span><span class="p">,</span>  <span class="c1">// override PIC clock domain gating</span>
<a name="l-251"></a>   <span class="k">output</span> <span class="kt">logic</span>  <span class="n">dec_tlu_dccm_clk_override</span><span class="p">,</span> <span class="c1">// override DCCM clock domain gating</span>
<a name="l-252"></a>   <span class="k">output</span> <span class="kt">logic</span>  <span class="n">dec_tlu_icm_clk_override</span>   <span class="c1">// override ICCM clock domain gating</span>
<a name="l-253"></a>
<a name="l-254"></a>   <span class="p">);</span>
<a name="l-255"></a>
<a name="l-256"></a>   <span class="kt">logic</span>         <span class="n">dec_csr_wen_wb_mod</span><span class="p">,</span> <span class="n">clk_override</span><span class="p">,</span> <span class="n">e4e5_int_clk</span><span class="p">,</span> <span class="n">nmi_lsu_load_type</span><span class="p">,</span> <span class="n">nmi_lsu_store_type</span><span class="p">,</span> <span class="n">nmi_int_detected_f</span><span class="p">,</span> <span class="n">nmi_lsu_load_type_f</span><span class="p">,</span>
<a name="l-257"></a>                 <span class="n">nmi_lsu_store_type_f</span><span class="p">,</span> <span class="n">allow_dbg_halt_csr_write</span><span class="p">,</span> <span class="n">dbg_cmd_done_ns</span><span class="p">,</span> <span class="n">i_cpu_run_req_d1_raw</span><span class="p">,</span> <span class="n">debug_mode_status</span><span class="p">,</span> <span class="n">lsu_single_ecc_error_wb</span><span class="p">,</span>
<a name="l-258"></a>                 <span class="n">i0_mp_e4</span><span class="p">,</span> <span class="n">i1_mp_e4</span><span class="p">,</span> <span class="n">sel_npc_e4</span><span class="p">,</span> <span class="n">sel_npc_wb</span><span class="p">,</span> <span class="n">ce_int</span><span class="p">,</span> <span class="n">mtval_capture_lsu_wb</span><span class="p">,</span> <span class="n">wr_mdeau_wb</span><span class="p">,</span> <span class="n">micect_cout_nc</span><span class="p">,</span> <span class="n">miccmect_cout_nc</span><span class="p">,</span>
<a name="l-259"></a>                 <span class="n">mdccmect_cout_nc</span><span class="p">,</span> <span class="n">nmi_in_debug_mode</span><span class="p">,</span> <span class="n">dpc_capture_npc</span><span class="p">,</span> <span class="n">dpc_capture_pc</span><span class="p">,</span> <span class="n">tdata_load</span><span class="p">,</span> <span class="n">tdata_opcode</span><span class="p">,</span> <span class="n">tdata_action</span><span class="p">,</span> <span class="n">perfcnt_halted</span><span class="p">;</span>
<a name="l-260"></a>
<a name="l-261"></a>
<a name="l-262"></a>   <span class="kt">logic</span> <span class="n">reset_delayed</span><span class="p">,</span> <span class="n">reset_detect</span><span class="p">,</span> <span class="n">reset_detected</span><span class="p">;</span>
<a name="l-263"></a>   <span class="kt">logic</span> <span class="n">wr_mstatus_wb</span><span class="p">,</span> <span class="n">wr_mtvec_wb</span><span class="p">,</span> <span class="n">wr_mie_wb</span><span class="p">,</span> <span class="n">wr_mcyclel_wb</span><span class="p">,</span> <span class="n">wr_mcycleh_wb</span><span class="p">,</span>
<a name="l-264"></a>         <span class="n">wr_minstretl_wb</span><span class="p">,</span> <span class="n">wr_minstreth_wb</span><span class="p">,</span> <span class="n">wr_mscratch_wb</span><span class="p">,</span> <span class="n">wr_mepc_wb</span><span class="p">,</span> <span class="n">wr_mcause_wb</span><span class="p">,</span> <span class="n">wr_mtval_wb</span><span class="p">,</span>
<a name="l-265"></a>         <span class="n">wr_mrac_wb</span><span class="p">,</span> <span class="n">wr_meihap_wb</span><span class="p">,</span> <span class="n">wr_meicurpl_wb</span><span class="p">,</span> <span class="n">wr_meipt_wb</span><span class="p">,</span> <span class="n">wr_dcsr_wb</span><span class="p">,</span>
<a name="l-266"></a>         <span class="n">wr_dpc_wb</span><span class="p">,</span> <span class="n">wr_meicidpl_wb</span><span class="p">,</span> <span class="n">wr_meivt_wb</span><span class="p">,</span> <span class="n">wr_meicpct_wb</span><span class="p">,</span> <span class="n">wr_micect_wb</span><span class="p">,</span> <span class="n">wr_miccmect_wb</span><span class="p">,</span>
<a name="l-267"></a>         <span class="n">wr_mdccmect_wb</span><span class="p">,</span><span class="n">wr_mhpme3_wb</span><span class="p">,</span> <span class="n">wr_mhpme4_wb</span><span class="p">,</span> <span class="n">wr_mhpme5_wb</span><span class="p">,</span> <span class="n">wr_mhpme6_wb</span><span class="p">;</span>
<a name="l-268"></a>   <span class="kt">logic</span> <span class="n">wr_mgpmc_wb</span><span class="p">,</span> <span class="n">mgpmc_b</span><span class="p">,</span> <span class="n">mgpmc</span><span class="p">;</span>
<a name="l-269"></a>   <span class="kt">logic</span> <span class="n">wr_mtsel_wb</span><span class="p">,</span> <span class="n">wr_mtdata1_t0_wb</span><span class="p">,</span> <span class="n">wr_mtdata1_t1_wb</span><span class="p">,</span> <span class="n">wr_mtdata1_t2_wb</span><span class="p">,</span> <span class="n">wr_mtdata1_t3_wb</span><span class="p">,</span> <span class="n">wr_mtdata2_t0_wb</span><span class="p">,</span> <span class="n">wr_mtdata2_t1_wb</span><span class="p">,</span> <span class="n">wr_mtdata2_t2_wb</span><span class="p">,</span> <span class="n">wr_mtdata2_t3_wb</span><span class="p">;</span>
<a name="l-270"></a>   <span class="kt">logic</span> <span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">mtdata2_t0</span><span class="p">,</span> <span class="n">mtdata2_t1</span><span class="p">,</span> <span class="n">mtdata2_t2</span><span class="p">,</span> <span class="n">mtdata2_t3</span><span class="p">,</span> <span class="n">mtdata2_tsel_out</span><span class="p">,</span> <span class="n">mtdata1_tsel_out</span><span class="p">;</span>
<a name="l-271"></a>   <span class="kt">logic</span> <span class="p">[</span><span class="mi">9</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span>  <span class="n">mtdata1_t0_ns</span><span class="p">,</span> <span class="n">mtdata1_t0</span><span class="p">,</span> <span class="n">mtdata1_t1_ns</span><span class="p">,</span> <span class="n">mtdata1_t1</span><span class="p">,</span> <span class="n">mtdata1_t2_ns</span><span class="p">,</span> <span class="n">mtdata1_t2</span><span class="p">,</span> <span class="n">mtdata1_t3_ns</span><span class="p">,</span> <span class="n">mtdata1_t3</span><span class="p">;</span>
<a name="l-272"></a>   <span class="kt">logic</span> <span class="p">[</span><span class="mi">27</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">tdata_wrdata_wb</span><span class="p">;</span>
<a name="l-273"></a>   <span class="kt">logic</span> <span class="p">[</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">mtsel_ns</span><span class="p">,</span> <span class="n">mtsel</span><span class="p">;</span>
<a name="l-274"></a>   <span class="kt">logic</span> <span class="n">tlu_i0_kill_writeb_e4</span><span class="p">,</span> <span class="n">tlu_i1_kill_writeb_e4</span><span class="p">;</span>
<a name="l-275"></a>   <span class="kt">logic</span> <span class="p">[</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span>  <span class="n">mstatus_ns</span><span class="p">,</span> <span class="n">mstatus</span><span class="p">;</span>
<a name="l-276"></a>   <span class="kt">logic</span> <span class="n">mstatus_mie_ns</span><span class="p">;</span>
<a name="l-277"></a>   <span class="kt">logic</span> <span class="p">[</span><span class="mi">30</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">mtvec_ns</span><span class="p">,</span> <span class="n">mtvec</span><span class="p">;</span>
<a name="l-278"></a>   <span class="kt">logic</span> <span class="p">[</span><span class="mi">15</span><span class="o">:</span><span class="mi">2</span><span class="p">]</span> <span class="n">dcsr_ns</span><span class="p">,</span> <span class="n">dcsr</span><span class="p">;</span>
<a name="l-279"></a>   <span class="kt">logic</span> <span class="p">[</span><span class="mi">5</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">mip_ns</span><span class="p">,</span> <span class="n">mip</span><span class="p">;</span>
<a name="l-280"></a>   <span class="kt">logic</span> <span class="p">[</span><span class="mi">5</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">mie_ns</span><span class="p">,</span> <span class="n">mie</span><span class="p">;</span>
<a name="l-281"></a>   <span class="kt">logic</span> <span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">mcyclel_ns</span><span class="p">,</span> <span class="n">mcyclel</span><span class="p">;</span>
<a name="l-282"></a>   <span class="kt">logic</span> <span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">mcycleh_ns</span><span class="p">,</span> <span class="n">mcycleh</span><span class="p">;</span>
<a name="l-283"></a>   <span class="kt">logic</span> <span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">minstretl_ns</span><span class="p">,</span> <span class="n">minstretl</span><span class="p">;</span>
<a name="l-284"></a>   <span class="kt">logic</span> <span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">minstreth_ns</span><span class="p">,</span> <span class="n">minstreth</span><span class="p">;</span>
<a name="l-285"></a>   <span class="kt">logic</span> <span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">micect_ns</span><span class="p">,</span> <span class="n">micect</span><span class="p">,</span> <span class="n">miccmect_ns</span><span class="p">,</span> <span class="n">miccmect</span><span class="p">,</span> <span class="n">mdccmect_ns</span><span class="p">,</span> <span class="n">mdccmect</span><span class="p">;</span>
<a name="l-286"></a>   <span class="kt">logic</span> <span class="p">[</span><span class="mi">26</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">micect_inc</span><span class="p">,</span> <span class="n">miccmect_inc</span><span class="p">,</span> <span class="n">mdccmect_inc</span><span class="p">;</span>
<a name="l-287"></a>   <span class="kt">logic</span> <span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">mscratch</span><span class="p">;</span>
<a name="l-288"></a>   <span class="kt">logic</span> <span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">mhpmc3</span><span class="p">,</span> <span class="n">mhpmc3_ns</span><span class="p">,</span> <span class="n">mhpmc4</span><span class="p">,</span> <span class="n">mhpmc4_ns</span><span class="p">,</span> <span class="n">mhpmc5</span><span class="p">,</span> <span class="n">mhpmc5_ns</span><span class="p">,</span> <span class="n">mhpmc6</span><span class="p">,</span> <span class="n">mhpmc6_ns</span><span class="p">;</span>
<a name="l-289"></a>   <span class="kt">logic</span> <span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">mhpmc3h</span><span class="p">,</span> <span class="n">mhpmc3h_ns</span><span class="p">,</span> <span class="n">mhpmc4h</span><span class="p">,</span> <span class="n">mhpmc4h_ns</span><span class="p">,</span> <span class="n">mhpmc5h</span><span class="p">,</span> <span class="n">mhpmc5h_ns</span><span class="p">,</span> <span class="n">mhpmc6h</span><span class="p">,</span> <span class="n">mhpmc6h_ns</span><span class="p">;</span>
<a name="l-290"></a>   <span class="kt">logic</span> <span class="p">[</span><span class="mi">5</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span>  <span class="n">mhpme3</span><span class="p">,</span> <span class="n">mhpme4</span><span class="p">,</span> <span class="n">mhpme5</span><span class="p">,</span> <span class="n">mhpme6</span><span class="p">;</span>
<a name="l-291"></a>   <span class="kt">logic</span> <span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">mrac</span><span class="p">;</span>
<a name="l-292"></a>   <span class="kt">logic</span> <span class="p">[</span><span class="mi">9</span><span class="o">:</span><span class="mi">2</span><span class="p">]</span> <span class="n">meihap</span><span class="p">;</span>
<a name="l-293"></a>   <span class="kt">logic</span> <span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">10</span><span class="p">]</span> <span class="n">meivt</span><span class="p">;</span>
<a name="l-294"></a>   <span class="kt">logic</span> <span class="p">[</span><span class="mi">3</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">meicurpl_ns</span><span class="p">,</span> <span class="n">meicurpl</span><span class="p">;</span>
<a name="l-295"></a>   <span class="kt">logic</span> <span class="p">[</span><span class="mi">3</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">meicidpl_ns</span><span class="p">,</span> <span class="n">meicidpl</span><span class="p">;</span>
<a name="l-296"></a>   <span class="kt">logic</span> <span class="p">[</span><span class="mi">3</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">meipt_ns</span><span class="p">,</span> <span class="n">meipt</span><span class="p">;</span>
<a name="l-297"></a>   <span class="kt">logic</span> <span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">mdseac</span><span class="p">;</span>
<a name="l-298"></a>   <span class="kt">logic</span> <span class="n">mdseac_locked_ns</span><span class="p">,</span> <span class="n">mdseac_locked_f</span><span class="p">,</span> <span class="n">mdseac_en</span><span class="p">,</span> <span class="n">nmi_lsu_detected</span><span class="p">;</span>
<a name="l-299"></a>   <span class="kt">logic</span> <span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">1</span><span class="p">]</span> <span class="n">mepc_ns</span><span class="p">,</span> <span class="n">mepc</span><span class="p">;</span>
<a name="l-300"></a>   <span class="kt">logic</span> <span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">1</span><span class="p">]</span> <span class="n">dpc_ns</span><span class="p">,</span> <span class="n">dpc</span><span class="p">;</span>
<a name="l-301"></a>   <span class="kt">logic</span> <span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">mcause_ns</span><span class="p">,</span> <span class="n">mcause</span><span class="p">;</span>
<a name="l-302"></a>   <span class="kt">logic</span> <span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">mtval_ns</span><span class="p">,</span> <span class="n">mtval</span><span class="p">;</span>
<a name="l-303"></a>   <span class="kt">logic</span>       <span class="n">mret_wb</span><span class="p">;</span>
<a name="l-304"></a>   <span class="kt">logic</span> <span class="n">dec_pause_state_f</span><span class="p">,</span> <span class="n">dec_tlu_wr_pause_wb_f</span><span class="p">,</span> <span class="n">pause_expired_e4</span><span class="p">,</span> <span class="n">pause_expired_wb</span><span class="p">;</span>
<a name="l-305"></a>   <span class="kt">logic</span>       <span class="n">tlu_flush_lower_e4</span><span class="p">,</span> <span class="n">tlu_flush_lower_wb</span><span class="p">;</span>
<a name="l-306"></a>   <span class="kt">logic</span> <span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">1</span><span class="p">]</span> <span class="n">tlu_flush_path_e4</span><span class="p">,</span> <span class="n">tlu_flush_path_wb</span><span class="p">;</span>
<a name="l-307"></a>   <span class="kt">logic</span> <span class="n">i0_valid_wb</span><span class="p">,</span> <span class="n">i1_valid_wb</span><span class="p">;</span>
<a name="l-308"></a>   <span class="kt">logic</span> <span class="p">[</span><span class="mi">5</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">vectored_cause</span><span class="p">;</span>
<a name="l-309"></a>   <span class="kt">logic</span>       <span class="n">vpath_overflow_nc</span><span class="p">;</span>
<a name="l-310"></a>   <span class="kt">logic</span> <span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">1</span><span class="p">]</span> <span class="n">vectored_path</span><span class="p">,</span> <span class="n">interrupt_path</span><span class="p">;</span>
<a name="l-311"></a>   <span class="kt">logic</span> <span class="p">[</span><span class="mi">18</span><span class="o">:</span><span class="mi">2</span><span class="p">]</span> <span class="n">dicawics_ns</span><span class="p">,</span> <span class="n">dicawics</span><span class="p">;</span>
<a name="l-312"></a>   <span class="kt">logic</span>        <span class="n">wr_dicawics_wb</span><span class="p">,</span> <span class="n">wr_dicad0_wb</span><span class="p">,</span> <span class="n">wr_dicad1_wb</span><span class="p">;</span>
<a name="l-313"></a>   <span class="kt">logic</span> <span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">dicad0_ns</span><span class="p">,</span> <span class="n">dicad0</span><span class="p">;</span>
<a name="l-314"></a><span class="no">`ifdef</span> <span class="n">RV_ICACHE_ECC</span>
<a name="l-315"></a>   <span class="kt">logic</span> <span class="p">[</span><span class="mi">9</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span>  <span class="n">dicad1_ns</span><span class="p">,</span> <span class="n">dicad1</span><span class="p">;</span>
<a name="l-316"></a> <span class="no">`else</span>
<a name="l-317"></a>   <span class="kt">logic</span> <span class="p">[</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span>  <span class="n">dicad1_ns</span><span class="p">,</span> <span class="n">dicad1</span><span class="p">;</span>
<a name="l-318"></a> <span class="no">`endif</span>
<a name="l-319"></a>   <span class="kt">logic</span>        <span class="n">ebreak_e4</span><span class="p">,</span> <span class="n">ebreak_to_debug_mode_e4</span><span class="p">,</span> <span class="n">ecall_e4</span><span class="p">,</span> <span class="n">illegal_e4</span><span class="p">,</span> <span class="n">illegal_e4_qual</span><span class="p">,</span> <span class="n">mret_e4</span><span class="p">,</span> <span class="n">inst_acc_e4</span><span class="p">,</span> <span class="n">fence_i_e4</span><span class="p">,</span>
<a name="l-320"></a>                <span class="n">ic_perr_e4</span><span class="p">,</span> <span class="n">iccm_sbecc_e4</span><span class="p">,</span> <span class="n">ebreak_to_debug_mode_wb</span><span class="p">,</span> <span class="n">kill_ebreak_count_wb</span><span class="p">,</span> <span class="n">inst_acc_second_e4</span><span class="p">;</span>
<a name="l-321"></a>   <span class="kt">logic</span>        <span class="n">ebreak_wb</span><span class="p">,</span> <span class="n">ecall_wb</span><span class="p">,</span> <span class="n">illegal_wb</span><span class="p">,</span>  <span class="n">illegal_raw_wb</span><span class="p">,</span> <span class="n">inst_acc_wb</span><span class="p">,</span> <span class="n">inst_acc_second_wb</span><span class="p">,</span> <span class="n">fence_i_wb</span><span class="p">,</span> <span class="n">ic_perr_wb</span><span class="p">,</span> <span class="n">iccm_sbecc_wb</span><span class="p">;</span>
<a name="l-322"></a>   <span class="kt">logic</span> <span class="n">ce_int_ready</span><span class="p">,</span> <span class="n">ext_int_ready</span><span class="p">,</span> <span class="n">timer_int_ready</span><span class="p">,</span> <span class="n">int_timer0_int_ready</span><span class="p">,</span> <span class="n">int_timer1_int_ready</span><span class="p">,</span> <span class="n">mhwakeup_ready</span><span class="p">,</span>
<a name="l-323"></a>         <span class="n">take_ext_int</span><span class="p">,</span> <span class="n">take_ce_int</span><span class="p">,</span> <span class="n">take_timer_int</span><span class="p">,</span> <span class="n">take_int_timer0_int</span><span class="p">,</span> <span class="n">take_int_timer1_int</span><span class="p">,</span> <span class="n">take_nmi</span><span class="p">,</span> <span class="n">take_nmi_wb</span><span class="p">,</span> <span class="n">int_timer0_int_possible</span><span class="p">,</span> <span class="n">int_timer1_int_possible</span><span class="p">;</span>
<a name="l-324"></a>   <span class="kt">logic</span> <span class="n">i0_exception_valid_e4</span><span class="p">,</span> <span class="n">interrupt_valid</span><span class="p">,</span> <span class="n">i0_exception_valid_wb</span><span class="p">,</span> <span class="n">interrupt_valid_wb</span><span class="p">,</span> <span class="n">exc_or_int_valid</span><span class="p">,</span> <span class="n">exc_or_int_valid_wb</span><span class="p">,</span> <span class="n">mdccme_ce_req</span><span class="p">,</span> <span class="n">miccme_ce_req</span><span class="p">,</span> <span class="n">mice_ce_req</span><span class="p">;</span>
<a name="l-325"></a>   <span class="kt">logic</span> <span class="n">synchronous_flush_e4</span><span class="p">;</span>
<a name="l-326"></a>   <span class="kt">logic</span> <span class="p">[</span><span class="mi">4</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">exc_cause_e4</span><span class="p">,</span> <span class="n">exc_cause_wb</span><span class="p">;</span>
<a name="l-327"></a>   <span class="kt">logic</span>        <span class="n">mcyclel_cout</span><span class="p">,</span> <span class="n">mcyclel_cout_f</span><span class="p">;</span>
<a name="l-328"></a>   <span class="kt">logic</span> <span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">mcyclel_inc</span><span class="p">;</span>
<a name="l-329"></a>   <span class="kt">logic</span>        <span class="n">mcycleh_cout_nc</span><span class="p">;</span>
<a name="l-330"></a>   <span class="kt">logic</span> <span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">mcycleh_inc</span><span class="p">;</span>
<a name="l-331"></a>   <span class="kt">logic</span>        <span class="n">minstretl_cout</span><span class="p">,</span> <span class="n">minstretl_cout_f</span><span class="p">,</span> <span class="n">minstret_enable</span><span class="p">;</span>
<a name="l-332"></a>   <span class="kt">logic</span> <span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">minstretl_inc</span><span class="p">,</span> <span class="n">minstretl_read</span><span class="p">;</span>
<a name="l-333"></a>   <span class="kt">logic</span>        <span class="n">minstreth_cout_nc</span><span class="p">;</span>
<a name="l-334"></a>   <span class="kt">logic</span> <span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">minstreth_inc</span><span class="p">,</span> <span class="n">minstreth_read</span><span class="p">;</span>
<a name="l-335"></a>   <span class="kt">logic</span> <span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">1</span><span class="p">]</span> <span class="n">pc_e4</span><span class="p">,</span> <span class="n">pc_wb</span><span class="p">,</span> <span class="n">npc_e4</span><span class="p">,</span> <span class="n">npc_wb</span><span class="p">;</span>
<a name="l-336"></a>   <span class="kt">logic</span>        <span class="n">mtval_capture_pc_wb</span><span class="p">,</span> <span class="n">mtval_capture_inst_wb</span><span class="p">,</span> <span class="n">mtval_clear_wb</span><span class="p">,</span> <span class="n">mtval_capture_pc_plus2_wb</span><span class="p">;</span>
<a name="l-337"></a>   <span class="kt">logic</span> <span class="n">valid_csr</span><span class="p">;</span>
<a name="l-338"></a>   <span class="kt">logic</span> <span class="p">[</span><span class="no">`RV_BTB_ADDR_HI</span><span class="o">:</span><span class="no">`RV_BTB_ADDR_LO</span><span class="p">]</span> <span class="n">dec_tlu_br0_addr_e4</span><span class="p">,</span> <span class="n">dec_tlu_br1_addr_e4</span><span class="p">;</span>
<a name="l-339"></a>   <span class="kt">logic</span> <span class="p">[</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span>  <span class="n">dec_tlu_br0_bank_e4</span><span class="p">,</span> <span class="n">dec_tlu_br1_bank_e4</span><span class="p">;</span>
<a name="l-340"></a>   <span class="kt">logic</span> <span class="n">rfpc_i0_e4</span><span class="p">,</span> <span class="n">rfpc_i1_e4</span><span class="p">;</span>
<a name="l-341"></a>   <span class="kt">logic</span> <span class="n">lsu_i0_rfnpc_dc4</span><span class="p">,</span> <span class="n">lsu_i1_rfnpc_dc4</span><span class="p">;</span>
<a name="l-342"></a>   <span class="kt">logic</span> <span class="n">lsu_i0_rfpc_dc4</span><span class="p">,</span> <span class="n">lsu_i1_rfpc_dc4</span><span class="p">;</span>
<a name="l-343"></a>   <span class="kt">logic</span> <span class="n">dec_tlu_br0_error_e4</span><span class="p">,</span> <span class="n">dec_tlu_br0_start_error_e4</span><span class="p">,</span> <span class="n">dec_tlu_br0_v_e4</span><span class="p">;</span>
<a name="l-344"></a>   <span class="kt">logic</span> <span class="n">dec_tlu_br1_error_e4</span><span class="p">,</span> <span class="n">dec_tlu_br1_start_error_e4</span><span class="p">,</span> <span class="n">dec_tlu_br1_v_e4</span><span class="p">;</span>
<a name="l-345"></a>   <span class="kt">logic</span> <span class="n">lsu_i0_exc_dc4</span><span class="p">,</span> <span class="n">lsu_i1_exc_dc4</span><span class="p">,</span> <span class="n">lsu_i0_exc_dc4_raw</span><span class="p">,</span> <span class="n">lsu_i1_exc_dc4_raw</span><span class="p">,</span> <span class="n">lsu_exc_ma_dc4</span><span class="p">,</span> <span class="n">lsu_exc_acc_dc4</span><span class="p">,</span> <span class="n">lsu_exc_st_dc4</span><span class="p">,</span>
<a name="l-346"></a>         <span class="n">lsu_exc_valid_e4</span><span class="p">,</span> <span class="n">lsu_exc_valid_e4_raw</span><span class="p">,</span> <span class="n">lsu_exc_valid_wb</span><span class="p">,</span> <span class="n">lsu_i0_exc_wb</span><span class="p">,</span>
<a name="l-347"></a>         <span class="n">block_interrupts</span><span class="p">,</span> <span class="n">lsu_block_interrupts_dc3</span><span class="p">,</span> <span class="n">lsu_block_interrupts_e4</span><span class="p">,</span> <span class="n">lsu_load_ecc_stbuf_full_dc4</span><span class="p">;</span>
<a name="l-348"></a>   <span class="kt">logic</span> <span class="n">tlu_i0_commit_cmt</span><span class="p">,</span> <span class="n">tlu_i1_commit_cmt</span><span class="p">;</span>
<a name="l-349"></a>   <span class="kt">logic</span> <span class="n">i0_trigger_eval_e4</span><span class="p">,</span> <span class="n">i1_trigger_eval_e4</span><span class="p">,</span> <span class="n">lsu_freeze_e4</span><span class="p">,</span> <span class="n">lsu_freeze_pulse_e3</span><span class="p">,</span> <span class="n">lsu_freeze_pulse_e4</span><span class="p">;</span>
<a name="l-350"></a>
<a name="l-351"></a>   <span class="kt">logic</span> <span class="n">request_debug_mode_e4</span><span class="p">,</span> <span class="n">request_debug_mode_wb</span><span class="p">,</span> <span class="n">request_debug_mode_done</span><span class="p">,</span> <span class="n">request_debug_mode_done_f</span><span class="p">;</span>
<a name="l-352"></a>   <span class="kt">logic</span> <span class="n">take_halt</span><span class="p">,</span> <span class="n">take_halt_f</span><span class="p">,</span> <span class="n">halt_taken</span><span class="p">,</span> <span class="n">halt_taken_f</span><span class="p">,</span> <span class="n">internal_dbg_halt_mode</span><span class="p">,</span> <span class="n">dbg_tlu_halted_f</span><span class="p">,</span> <span class="n">take_reset</span><span class="p">,</span>
<a name="l-353"></a>         <span class="n">dbg_tlu_halted</span><span class="p">,</span> <span class="n">core_empty</span><span class="p">,</span> <span class="n">lsu_halt_idle_any_f</span><span class="p">,</span> <span class="n">ifu_miss_state_idle_f</span><span class="p">,</span> <span class="n">resume_ack_ns</span><span class="p">,</span>
<a name="l-354"></a>          <span class="n">debug_halt_req_f</span><span class="p">,</span> <span class="n">debug_resume_req_f_raw</span><span class="p">,</span> <span class="n">debug_resume_req_f</span><span class="p">,</span> <span class="n">enter_debug_halt_req</span><span class="p">,</span> <span class="n">dcsr_single_step_done</span><span class="p">,</span> <span class="n">dcsr_single_step_done_f</span><span class="p">,</span>
<a name="l-355"></a>          <span class="n">debug_halt_req_d1</span><span class="p">,</span> <span class="n">debug_halt_req_ns</span><span class="p">,</span> <span class="n">dcsr_single_step_running</span><span class="p">,</span> <span class="n">dcsr_single_step_running_f</span><span class="p">,</span> <span class="n">internal_dbg_halt_timers</span><span class="p">;</span>
<a name="l-356"></a>
<a name="l-357"></a>   <span class="kt">logic</span> <span class="p">[</span><span class="mi">3</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">i0_trigger_e4</span><span class="p">,</span> <span class="n">i1_trigger_e4</span><span class="p">,</span> <span class="n">trigger_action</span><span class="p">,</span> <span class="n">trigger_enabled</span><span class="p">,</span>
<a name="l-358"></a>               <span class="n">i0_trigger_chain_masked_e4</span><span class="p">,</span> <span class="n">i1_trigger_chain_masked_e4</span><span class="p">;</span>
<a name="l-359"></a>   <span class="kt">logic</span> <span class="p">[</span><span class="mi">2</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">trigger_chain</span><span class="p">;</span>
<a name="l-360"></a>   <span class="kt">logic</span>       <span class="n">i0_trigger_hit_e4</span><span class="p">,</span> <span class="n">i0_trigger_hit_raw_e4</span><span class="p">,</span> <span class="n">i0_trigger_action_e4</span><span class="p">,</span>
<a name="l-361"></a>               <span class="n">trigger_hit_e4</span><span class="p">,</span> <span class="n">trigger_hit_wb</span><span class="p">,</span> <span class="n">i0_trigger_hit_wb</span><span class="p">,</span>
<a name="l-362"></a>               <span class="n">mepc_trigger_hit_sel_pc_e4</span><span class="p">,</span>
<a name="l-363"></a>               <span class="n">mepc_trigger_hit_sel_pc_wb</span><span class="p">;</span>
<a name="l-364"></a>   <span class="kt">logic</span>       <span class="n">i1_trigger_hit_e4</span><span class="p">,</span> <span class="n">i1_trigger_hit_raw_e4</span><span class="p">,</span> <span class="n">i1_trigger_action_e4</span><span class="p">;</span>
<a name="l-365"></a>   <span class="kt">logic</span> <span class="p">[</span><span class="mi">3</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">update_hit_bit_e4</span><span class="p">,</span> <span class="n">update_hit_bit_wb</span><span class="p">,</span> <span class="n">i0_iside_trigger_has_pri_e4</span><span class="p">,</span> <span class="n">i1_iside_trigger_has_pri_e4</span><span class="p">,</span>
<a name="l-366"></a>               <span class="n">i0_lsu_trigger_has_pri_e4</span><span class="p">,</span> <span class="n">i1_lsu_trigger_has_pri_e4</span><span class="p">;</span>
<a name="l-367"></a>   <span class="kt">logic</span> <span class="n">cpu_halt_status</span><span class="p">,</span> <span class="n">cpu_halt_ack</span><span class="p">,</span> <span class="n">cpu_run_ack</span><span class="p">,</span> <span class="n">ext_halt_pulse</span><span class="p">,</span> <span class="n">i_cpu_halt_req_d1</span><span class="p">,</span> <span class="n">i_cpu_run_req_d1</span><span class="p">;</span>
<a name="l-368"></a>
<a name="l-369"></a>   <span class="kt">logic</span> <span class="n">inst_acc_e4_raw</span><span class="p">,</span> <span class="n">trigger_hit_dmode_e4</span><span class="p">,</span> <span class="n">trigger_hit_dmode_wb</span><span class="p">,</span> <span class="n">trigger_hit_for_dscr_cause_wb</span><span class="p">;</span>
<a name="l-370"></a>   <span class="kt">logic</span> <span class="n">wr_mcgc_wb</span><span class="p">,</span> <span class="n">wr_mfdc_wb</span><span class="p">;</span>
<a name="l-371"></a>   <span class="kt">logic</span> <span class="p">[</span><span class="mi">8</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">mcgc</span><span class="p">;</span>
<a name="l-372"></a>   <span class="kt">logic</span> <span class="p">[</span><span class="mi">18</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">mfdc</span><span class="p">;</span>
<a name="l-373"></a>   <span class="kt">logic</span> <span class="p">[</span><span class="mi">13</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">mfdc_int</span><span class="p">,</span> <span class="n">mfdc_ns</span><span class="p">;</span>
<a name="l-374"></a>   <span class="kt">logic</span> <span class="n">i_cpu_halt_req_sync_qual</span><span class="p">,</span> <span class="n">i_cpu_run_req_sync_qual</span><span class="p">,</span> <span class="n">pmu_fw_halt_req_ns</span><span class="p">,</span> <span class="n">pmu_fw_halt_req_f</span><span class="p">,</span> <span class="n">int_timer_stalled</span><span class="p">,</span>
<a name="l-375"></a>         <span class="n">fw_halt_req</span><span class="p">,</span> <span class="n">enter_pmu_fw_halt_req</span><span class="p">,</span> <span class="n">pmu_fw_tlu_halted</span><span class="p">,</span> <span class="n">pmu_fw_tlu_halted_f</span><span class="p">,</span> <span class="n">internal_pmu_fw_halt_mode</span><span class="p">,</span>
<a name="l-376"></a>         <span class="n">internal_pmu_fw_halt_mode_f</span><span class="p">,</span> <span class="n">int_timer0_int_hold</span><span class="p">,</span> <span class="n">int_timer1_int_hold</span><span class="p">,</span> <span class="n">int_timer0_int_hold_f</span><span class="p">,</span> <span class="n">int_timer1_int_hold_f</span><span class="p">;</span>
<a name="l-377"></a>   <span class="kt">logic</span> <span class="n">dcsr_single_step_running_ff</span><span class="p">;</span>
<a name="l-378"></a>   <span class="kt">logic</span> <span class="n">nmi_int_delayed</span><span class="p">,</span> <span class="n">nmi_int_detected</span><span class="p">;</span>
<a name="l-379"></a>   <span class="kt">logic</span> <span class="p">[</span><span class="mi">3</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">trigger_execute</span><span class="p">,</span> <span class="n">trigger_data</span><span class="p">,</span> <span class="n">trigger_store</span><span class="p">;</span>
<a name="l-380"></a>   <span class="kt">logic</span> <span class="n">mpc_run_state_ns</span><span class="p">,</span> <span class="n">debug_brkpt_status_ns</span><span class="p">,</span> <span class="n">mpc_debug_halt_ack_ns</span><span class="p">,</span> <span class="n">mpc_debug_run_ack_ns</span><span class="p">,</span> <span class="n">dbg_halt_state_ns</span><span class="p">,</span> <span class="n">dbg_run_state_ns</span><span class="p">,</span>
<a name="l-381"></a>         <span class="n">dbg_halt_state_f</span><span class="p">,</span> <span class="n">mpc_debug_halt_req_sync_f</span><span class="p">,</span> <span class="n">mpc_debug_run_req_sync_f</span><span class="p">,</span> <span class="n">mpc_halt_state_f</span><span class="p">,</span> <span class="n">mpc_halt_state_ns</span><span class="p">,</span> <span class="n">mpc_run_state_f</span><span class="p">,</span> <span class="n">debug_brkpt_status_f</span><span class="p">,</span>
<a name="l-382"></a>         <span class="n">mpc_debug_halt_ack_f</span><span class="p">,</span> <span class="n">mpc_debug_run_ack_f</span><span class="p">,</span> <span class="n">dbg_run_state_f</span><span class="p">,</span> <span class="n">dbg_halt_state_ff</span><span class="p">,</span> <span class="n">mpc_debug_halt_req_sync_pulse</span><span class="p">,</span>
<a name="l-383"></a>         <span class="n">mpc_debug_run_req_sync_pulse</span><span class="p">,</span> <span class="n">debug_brkpt_valid</span><span class="p">,</span> <span class="n">debug_halt_req</span><span class="p">,</span> <span class="n">debug_resume_req</span><span class="p">,</span> <span class="n">dec_tlu_mpc_halted_only_ns</span><span class="p">;</span>
<a name="l-384"></a>
<a name="l-385"></a>   <span class="kt">logic</span> <span class="n">wr_mpmc_wb</span><span class="p">,</span> <span class="n">set_mie_pmu_fw_halt</span><span class="p">;</span>
<a name="l-386"></a>   <span class="kt">logic</span> <span class="p">[</span><span class="mi">1</span><span class="o">:</span><span class="mi">1</span><span class="p">]</span> <span class="n">mpmc_b_ns</span><span class="p">,</span> <span class="n">mpmc</span><span class="p">,</span> <span class="n">mpmc_b</span><span class="p">;</span>
<a name="l-387"></a>
<a name="l-388"></a>   <span class="c1">// internal timer, isolated for size reasons</span>
<a name="l-389"></a>   <span class="kt">logic</span> <span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">dec_timer_rddata_d</span><span class="p">;</span>
<a name="l-390"></a>   <span class="kt">logic</span> <span class="n">dec_timer_read_d</span><span class="p">,</span> <span class="n">dec_timer_t0_pulse</span><span class="p">,</span> <span class="n">dec_timer_t1_pulse</span><span class="p">;</span>
<a name="l-391"></a>
<a name="l-392"></a>   <span class="n">dec_timer_ctl</span> <span class="n">int_timers</span><span class="p">(.</span><span class="o">*</span><span class="p">);</span>
<a name="l-393"></a>   <span class="c1">// end of internal timers</span>
<a name="l-394"></a>
<a name="l-395"></a>   <span class="k">assign</span> <span class="n">clk_override</span> <span class="o">=</span> <span class="n">dec_tlu_dec_clk_override</span><span class="p">;</span>
<a name="l-396"></a>
<a name="l-397"></a>   <span class="c1">// Async inputs to the core have to be sync&#39;d to the core clock.</span>
<a name="l-398"></a>   <span class="kt">logic</span> <span class="n">nmi_int_sync</span><span class="p">,</span> <span class="n">timer_int_sync</span><span class="p">,</span> <span class="n">i_cpu_halt_req_sync</span><span class="p">,</span> <span class="n">i_cpu_run_req_sync</span><span class="p">,</span> <span class="n">mpc_debug_halt_req_sync</span><span class="p">,</span> <span class="n">mpc_debug_run_req_sync</span><span class="p">;</span>
<a name="l-399"></a>   <span class="n">rvsyncss</span> <span class="p">#(</span><span class="mi">6</span><span class="p">)</span> <span class="n">syncro_ff</span><span class="p">(.</span><span class="o">*</span><span class="p">,</span>
<a name="l-400"></a>                           <span class="p">.</span><span class="n">clk</span><span class="p">(</span><span class="n">free_clk</span><span class="p">),</span>
<a name="l-401"></a>                           <span class="p">.</span><span class="n">din</span> <span class="p">({</span><span class="n">nmi_int</span><span class="p">,</span>      <span class="n">timer_int</span><span class="p">,</span>      <span class="n">i_cpu_halt_req</span><span class="p">,</span>      <span class="n">i_cpu_run_req</span><span class="p">,</span>      <span class="n">mpc_debug_halt_req</span><span class="p">,</span>      <span class="n">mpc_debug_run_req</span><span class="p">}),</span>
<a name="l-402"></a>                           <span class="p">.</span><span class="n">dout</span><span class="p">({</span><span class="n">nmi_int_sync</span><span class="p">,</span> <span class="n">timer_int_sync</span><span class="p">,</span> <span class="n">i_cpu_halt_req_sync</span><span class="p">,</span> <span class="n">i_cpu_run_req_sync</span><span class="p">,</span> <span class="n">mpc_debug_halt_req_sync</span><span class="p">,</span> <span class="n">mpc_debug_run_req_sync</span><span class="p">}));</span>
<a name="l-403"></a>
<a name="l-404"></a>   <span class="c1">// for CSRs that have inpipe writes only</span>
<a name="l-405"></a>
<a name="l-406"></a>   <span class="kt">logic</span> <span class="n">csr_wr_clk</span><span class="p">;</span>
<a name="l-407"></a>   <span class="n">rvoclkhdr</span> <span class="n">csrwr_wb_cgc</span> <span class="p">(</span> <span class="p">.</span><span class="n">en</span><span class="p">(</span><span class="n">dec_csr_wen_wb_mod</span> <span class="o">|</span> <span class="n">clk_override</span><span class="p">),</span> <span class="p">.</span><span class="n">l1clk</span><span class="p">(</span><span class="n">csr_wr_clk</span><span class="p">),</span> <span class="p">.</span><span class="o">*</span> <span class="p">);</span>
<a name="l-408"></a>   <span class="kt">logic</span> <span class="n">lsu_e3_e4_clk</span><span class="p">,</span> <span class="n">lsu_e4_e5_clk</span><span class="p">;</span>
<a name="l-409"></a>   <span class="n">rvoclkhdr</span> <span class="n">lsu_e3_e4_cgc</span> <span class="p">(</span> <span class="p">.</span><span class="n">en</span><span class="p">(</span><span class="n">lsu_error_pkt_dc3</span><span class="p">.</span><span class="n">exc_valid</span> <span class="o">|</span> <span class="n">lsu_error_pkt_dc4</span><span class="p">.</span><span class="n">exc_valid</span> <span class="o">|</span> <span class="n">lsu_error_pkt_dc3</span><span class="p">.</span><span class="n">single_ecc_error</span> <span class="o">|</span> <span class="n">lsu_error_pkt_dc4</span><span class="p">.</span><span class="n">single_ecc_error</span> <span class="o">|</span> <span class="n">clk_override</span><span class="p">),</span> <span class="p">.</span><span class="n">l1clk</span><span class="p">(</span><span class="n">lsu_e3_e4_clk</span><span class="p">),</span> <span class="p">.</span><span class="o">*</span> <span class="p">);</span>
<a name="l-410"></a>   <span class="n">rvoclkhdr</span> <span class="n">lsu_e4_e5_cgc</span> <span class="p">(</span> <span class="p">.</span><span class="n">en</span><span class="p">(</span><span class="n">lsu_error_pkt_dc4</span><span class="p">.</span><span class="n">exc_valid</span> <span class="o">|</span> <span class="n">lsu_exc_valid_wb</span> <span class="o">|</span> <span class="n">clk_override</span><span class="p">),</span> <span class="p">.</span><span class="n">l1clk</span><span class="p">(</span><span class="n">lsu_e4_e5_clk</span><span class="p">),</span> <span class="p">.</span><span class="o">*</span> <span class="p">);</span>
<a name="l-411"></a>
<a name="l-412"></a>   <span class="kt">logic</span> <span class="n">e4e5_clk</span><span class="p">,</span> <span class="n">e4_valid</span><span class="p">,</span> <span class="n">e5_valid</span><span class="p">,</span> <span class="n">e4e5_valid</span><span class="p">,</span> <span class="n">internal_dbg_halt_mode_f</span><span class="p">,</span> <span class="n">internal_dbg_halt_mode_f2</span><span class="p">,</span> <span class="n">internal_dbg_halt_mode_f3</span><span class="p">;</span>
<a name="l-413"></a>   <span class="k">assign</span> <span class="n">e4_valid</span> <span class="o">=</span> <span class="n">dec_tlu_i0_valid_e4</span> <span class="o">|</span> <span class="n">dec_tlu_i1_valid_e4</span><span class="p">;</span>
<a name="l-414"></a>   <span class="k">assign</span> <span class="n">e4e5_valid</span> <span class="o">=</span> <span class="n">e4_valid</span> <span class="o">|</span> <span class="n">e5_valid</span><span class="p">;</span>
<a name="l-415"></a>   <span class="n">rvoclkhdr</span> <span class="n">e4e5_cgc</span> <span class="p">(</span> <span class="p">.</span><span class="n">en</span><span class="p">(</span><span class="n">e4e5_valid</span> <span class="o">|</span> <span class="n">clk_override</span><span class="p">),</span> <span class="p">.</span><span class="n">l1clk</span><span class="p">(</span><span class="n">e4e5_clk</span><span class="p">),</span> <span class="p">.</span><span class="o">*</span> <span class="p">);</span>
<a name="l-416"></a>   <span class="n">rvoclkhdr</span> <span class="n">e4e5_int_cgc</span> <span class="p">(</span> <span class="p">.</span><span class="n">en</span><span class="p">(</span><span class="n">e4e5_valid</span> <span class="o">|</span> <span class="n">internal_dbg_halt_mode_f</span> <span class="o">|</span> <span class="n">i_cpu_run_req_d1</span> <span class="o">|</span> <span class="n">interrupt_valid</span> <span class="o">|</span> <span class="n">interrupt_valid_wb</span> <span class="o">|</span> <span class="n">reset_delayed</span> <span class="o">|</span> <span class="n">pause_expired_e4</span> <span class="o">|</span> <span class="n">pause_expired_wb</span> <span class="o">|</span> <span class="n">clk_override</span><span class="p">),</span> <span class="p">.</span><span class="n">l1clk</span><span class="p">(</span><span class="n">e4e5_int_clk</span><span class="p">),</span> <span class="p">.</span><span class="o">*</span> <span class="p">);</span>
<a name="l-417"></a>
<a name="l-418"></a>
<a name="l-419"></a>   <span class="k">assign</span> <span class="n">lsu_freeze_pulse_e3</span> <span class="o">=</span> <span class="n">lsu_freeze_dc3</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">lsu_freeze_e4</span><span class="p">;</span>
<a name="l-420"></a>   <span class="n">rvdff</span> <span class="p">#(</span><span class="mi">10</span><span class="p">)</span>  <span class="n">freeff</span> <span class="p">(.</span><span class="o">*</span><span class="p">,</span>   <span class="p">.</span><span class="n">clk</span><span class="p">(</span><span class="n">free_clk</span><span class="p">),</span>
<a name="l-421"></a>                        <span class="p">.</span><span class="n">din</span><span class="p">({</span><span class="n">internal_dbg_halt_mode_f2</span><span class="p">,</span><span class="n">internal_dbg_halt_mode_f</span><span class="p">,</span> <span class="n">lsu_freeze_dc3</span><span class="p">,</span> <span class="n">lsu_freeze_pulse_e3</span><span class="p">,</span>
<a name="l-422"></a>                              <span class="n">e4_valid</span><span class="p">,</span> <span class="n">lsu_block_interrupts_dc3</span><span class="p">,</span> <span class="n">internal_dbg_halt_mode</span><span class="p">,</span> <span class="n">tlu_flush_lower_e4</span><span class="p">,</span> <span class="n">tlu_i0_kill_writeb_e4</span><span class="p">,</span> <span class="n">tlu_i1_kill_writeb_e4</span> <span class="p">}),</span>
<a name="l-423"></a>                        <span class="p">.</span><span class="n">dout</span><span class="p">({</span><span class="n">internal_dbg_halt_mode_f3</span><span class="p">,</span> <span class="n">internal_dbg_halt_mode_f2</span><span class="p">,</span> <span class="n">lsu_freeze_e4</span><span class="p">,</span> <span class="n">lsu_freeze_pulse_e4</span><span class="p">,</span>
<a name="l-424"></a>                               <span class="n">e5_valid</span><span class="p">,</span> <span class="n">lsu_block_interrupts_e4</span><span class="p">,</span> <span class="n">internal_dbg_halt_mode_f</span><span class="p">,</span> <span class="n">tlu_flush_lower_wb</span><span class="p">,</span> <span class="n">dec_tlu_i0_kill_writeb_wb</span><span class="p">,</span> <span class="n">dec_tlu_i1_kill_writeb_wb</span><span class="p">}));</span>
<a name="l-425"></a>
<a name="l-426"></a>
<a name="l-427"></a>   <span class="n">rvdff</span> <span class="p">#(</span><span class="mi">2</span><span class="p">)</span> <span class="n">reset_ff</span> <span class="p">(.</span><span class="o">*</span><span class="p">,</span> <span class="p">.</span><span class="n">clk</span><span class="p">(</span><span class="n">free_clk</span><span class="p">),</span> <span class="p">.</span><span class="n">din</span><span class="p">({</span><span class="mb">1&#39;b1</span><span class="p">,</span> <span class="n">reset_detect</span><span class="p">}),</span> <span class="p">.</span><span class="n">dout</span><span class="p">({</span><span class="n">reset_detect</span><span class="p">,</span> <span class="n">reset_detected</span><span class="p">}));</span>
<a name="l-428"></a>   <span class="k">assign</span> <span class="n">reset_delayed</span> <span class="o">=</span> <span class="n">reset_detect</span> <span class="o">^</span> <span class="n">reset_detected</span><span class="p">;</span>
<a name="l-429"></a>
<a name="l-430"></a>   <span class="n">rvdff</span> <span class="p">#(</span><span class="mi">4</span><span class="p">)</span> <span class="n">nmi_ff</span> <span class="p">(.</span><span class="o">*</span><span class="p">,</span> <span class="p">.</span><span class="n">clk</span><span class="p">(</span><span class="n">free_clk</span><span class="p">),</span> <span class="p">.</span><span class="n">din</span><span class="p">({</span><span class="n">nmi_int_sync</span><span class="p">,</span> <span class="n">nmi_int_detected</span><span class="p">,</span> <span class="n">nmi_lsu_load_type</span><span class="p">,</span> <span class="n">nmi_lsu_store_type</span><span class="p">}),</span> <span class="p">.</span><span class="n">dout</span><span class="p">({</span><span class="n">nmi_int_delayed</span><span class="p">,</span> <span class="n">nmi_int_detected_f</span><span class="p">,</span> <span class="n">nmi_lsu_load_type_f</span><span class="p">,</span> <span class="n">nmi_lsu_store_type_f</span><span class="p">}));</span>
<a name="l-431"></a>
<a name="l-432"></a>   <span class="c1">// Filter subsequent bus errors after the first, until the lock on MDSEAC is cleared</span>
<a name="l-433"></a>   <span class="k">assign</span> <span class="n">nmi_lsu_detected</span> <span class="o">=</span> <span class="o">~</span><span class="n">mdseac_locked_f</span> <span class="o">&amp;</span> <span class="p">(</span><span class="n">lsu_imprecise_error_load_any</span> <span class="o">|</span> <span class="n">lsu_imprecise_error_store_any</span><span class="p">);</span>
<a name="l-434"></a>
<a name="l-435"></a>   <span class="k">assign</span> <span class="n">nmi_int_detected</span> <span class="o">=</span> <span class="p">(</span><span class="n">nmi_int_sync</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">nmi_int_delayed</span><span class="p">)</span> <span class="o">|</span> <span class="n">nmi_lsu_detected</span> <span class="o">|</span> <span class="p">(</span><span class="n">nmi_int_detected_f</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">take_nmi_wb</span><span class="p">);</span>
<a name="l-436"></a>   <span class="c1">// if the first nmi is a lsu type, note it. If there&#39;s already an nmi pending, ignore</span>
<a name="l-437"></a>   <span class="k">assign</span> <span class="n">nmi_lsu_load_type</span> <span class="o">=</span> <span class="p">(</span><span class="n">nmi_lsu_detected</span> <span class="o">&amp;</span> <span class="n">lsu_imprecise_error_load_any</span> <span class="o">&amp;</span> <span class="o">~</span><span class="p">(</span><span class="n">nmi_int_detected_f</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">take_nmi_wb</span><span class="p">))</span> <span class="o">|</span> <span class="p">(</span><span class="n">nmi_lsu_load_type_f</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">take_nmi_wb</span><span class="p">);</span>
<a name="l-438"></a>   <span class="k">assign</span> <span class="n">nmi_lsu_store_type</span> <span class="o">=</span> <span class="p">(</span><span class="n">nmi_lsu_detected</span> <span class="o">&amp;</span> <span class="n">lsu_imprecise_error_store_any</span> <span class="o">&amp;</span> <span class="o">~</span><span class="p">(</span><span class="n">nmi_int_detected_f</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">take_nmi_wb</span><span class="p">))</span> <span class="o">|</span> <span class="p">(</span><span class="n">nmi_lsu_store_type_f</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">take_nmi_wb</span><span class="p">);</span>
<a name="l-439"></a>
<a name="l-440"></a><span class="cp">`define MSTATUS_MIE 0</span>
<a name="l-441"></a><span class="cp">`define MIP_MCEIP 5</span>
<a name="l-442"></a><span class="cp">`define MIP_MITIP0 4</span>
<a name="l-443"></a><span class="cp">`define MIP_MITIP1 3</span>
<a name="l-444"></a><span class="cp">`define MIP_MEIP 2</span>
<a name="l-445"></a><span class="cp">`define MIP_MTIP 1</span>
<a name="l-446"></a><span class="cp">`define MIP_MSIP 0</span>
<a name="l-447"></a>
<a name="l-448"></a><span class="cp">`define MIE_MCEIE 5</span>
<a name="l-449"></a><span class="cp">`define MIE_MITIE0 4</span>
<a name="l-450"></a><span class="cp">`define MIE_MITIE1 3</span>
<a name="l-451"></a><span class="cp">`define MIE_MEIE 2</span>
<a name="l-452"></a><span class="cp">`define MIE_MTIE 1</span>
<a name="l-453"></a><span class="cp">`define MIE_MSIE 0</span>
<a name="l-454"></a>
<a name="l-455"></a><span class="cp">`define DCSR_EBREAKM 15</span>
<a name="l-456"></a><span class="cp">`define DCSR_STEPIE 11</span>
<a name="l-457"></a><span class="cp">`define DCSR_STOPC 10</span>
<a name="l-458"></a><span class="c1">//`define DCSR_STOPT 9</span>
<a name="l-459"></a><span class="cp">`define DCSR_STEP 2</span>
<a name="l-460"></a>
<a name="l-461"></a>   <span class="c1">// ----------------------------------------------------------------------</span>
<a name="l-462"></a>   <span class="c1">// MPC halt</span>
<a name="l-463"></a>   <span class="c1">// - can interact with debugger halt and v-v</span>
<a name="l-464"></a>
<a name="l-465"></a>    <span class="n">rvdff</span> <span class="p">#(</span><span class="mi">11</span><span class="p">)</span>  <span class="n">mpvhalt_ff</span> <span class="p">(.</span><span class="o">*</span><span class="p">,</span> <span class="p">.</span><span class="n">clk</span><span class="p">(</span><span class="n">free_clk</span><span class="p">),</span>
<a name="l-466"></a>                                 <span class="p">.</span><span class="n">din</span><span class="p">({</span><span class="n">mpc_debug_halt_req_sync</span><span class="p">,</span> <span class="n">mpc_debug_run_req_sync</span><span class="p">,</span>
<a name="l-467"></a>                                       <span class="n">mpc_halt_state_ns</span><span class="p">,</span> <span class="n">mpc_run_state_ns</span><span class="p">,</span> <span class="n">debug_brkpt_status_ns</span><span class="p">,</span>
<a name="l-468"></a>                                       <span class="n">mpc_debug_halt_ack_ns</span><span class="p">,</span> <span class="n">mpc_debug_run_ack_ns</span><span class="p">,</span>
<a name="l-469"></a>                                       <span class="n">dbg_halt_state_ns</span><span class="p">,</span> <span class="n">dbg_run_state_ns</span><span class="p">,</span> <span class="n">dbg_halt_state_f</span><span class="p">,</span>
<a name="l-470"></a>                                       <span class="n">dec_tlu_mpc_halted_only_ns</span><span class="p">}),</span>
<a name="l-471"></a>                                <span class="p">.</span><span class="n">dout</span><span class="p">({</span><span class="n">mpc_debug_halt_req_sync_f</span><span class="p">,</span> <span class="n">mpc_debug_run_req_sync_f</span><span class="p">,</span>
<a name="l-472"></a>                                       <span class="n">mpc_halt_state_f</span><span class="p">,</span> <span class="n">mpc_run_state_f</span><span class="p">,</span> <span class="n">debug_brkpt_status_f</span><span class="p">,</span>
<a name="l-473"></a>                                       <span class="n">mpc_debug_halt_ack_f</span><span class="p">,</span> <span class="n">mpc_debug_run_ack_f</span><span class="p">,</span>
<a name="l-474"></a>                                       <span class="n">dbg_halt_state_f</span><span class="p">,</span> <span class="n">dbg_run_state_f</span><span class="p">,</span> <span class="n">dbg_halt_state_ff</span><span class="p">,</span>
<a name="l-475"></a>                                       <span class="n">dec_tlu_mpc_halted_only</span><span class="p">}));</span>
<a name="l-476"></a>
<a name="l-477"></a>   <span class="c1">// turn level sensitive requests into pulses</span>
<a name="l-478"></a>   <span class="k">assign</span> <span class="n">mpc_debug_halt_req_sync_pulse</span> <span class="o">=</span> <span class="n">mpc_debug_halt_req_sync</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">mpc_debug_halt_req_sync_f</span><span class="p">;</span>
<a name="l-479"></a>   <span class="k">assign</span> <span class="n">mpc_debug_run_req_sync_pulse</span> <span class="o">=</span> <span class="n">mpc_debug_run_req_sync</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">mpc_debug_run_req_sync_f</span><span class="p">;</span>
<a name="l-480"></a>
<a name="l-481"></a>   <span class="c1">// states</span>
<a name="l-482"></a>   <span class="k">assign</span> <span class="n">mpc_halt_state_ns</span> <span class="o">=</span> <span class="p">(</span><span class="n">mpc_halt_state_f</span> <span class="o">|</span> <span class="n">mpc_debug_halt_req_sync_pulse</span> <span class="o">|</span> <span class="p">(</span><span class="n">reset_delayed</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">mpc_reset_run_req</span><span class="p">))</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">mpc_debug_run_req_sync</span><span class="p">;</span>
<a name="l-483"></a>   <span class="k">assign</span> <span class="n">mpc_run_state_ns</span> <span class="o">=</span> <span class="p">(</span><span class="n">mpc_run_state_f</span> <span class="o">|</span> <span class="p">(</span><span class="n">mpc_debug_run_req_sync_pulse</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">mpc_debug_run_ack_f</span><span class="p">))</span> <span class="o">&amp;</span> <span class="p">(</span><span class="n">internal_dbg_halt_mode_f</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">dcsr_single_step_running_f</span><span class="p">);</span>
<a name="l-484"></a>
<a name="l-485"></a>   <span class="c1">// note, MPC halt can allow the jtag debugger to just start sending commands. When that happens, set the interal debugger halt state to prevent</span>
<a name="l-486"></a>   <span class="c1">// MPC run from starting the core.</span>
<a name="l-487"></a>   <span class="k">assign</span> <span class="n">dbg_halt_state_ns</span> <span class="o">=</span> <span class="p">(</span><span class="n">dbg_halt_state_f</span> <span class="o">|</span> <span class="p">(</span><span class="n">dbg_halt_req</span> <span class="o">|</span> <span class="n">dcsr_single_step_done_f</span> <span class="o">|</span> <span class="n">trigger_hit_dmode_wb</span> <span class="o">|</span> <span class="n">ebreak_to_debug_mode_wb</span><span class="p">))</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">dbg_resume_req</span><span class="p">;</span>
<a name="l-488"></a>   <span class="k">assign</span> <span class="n">dbg_run_state_ns</span> <span class="o">=</span> <span class="p">(</span><span class="n">dbg_run_state_f</span> <span class="o">|</span> <span class="n">dbg_resume_req</span><span class="p">)</span> <span class="o">&amp;</span> <span class="p">(</span><span class="n">internal_dbg_halt_mode_f</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">dcsr_single_step_running_f</span><span class="p">);</span>
<a name="l-489"></a>
<a name="l-490"></a>   <span class="c1">// tell dbg we are only MPC halted</span>
<a name="l-491"></a>   <span class="k">assign</span> <span class="n">dec_tlu_mpc_halted_only_ns</span> <span class="o">=</span> <span class="o">~</span><span class="n">dbg_halt_state_f</span> <span class="o">&amp;</span> <span class="n">mpc_halt_state_f</span><span class="p">;</span>
<a name="l-492"></a>
<a name="l-493"></a>   <span class="c1">// this asserts from detection of bkpt until after we leave debug mode</span>
<a name="l-494"></a>   <span class="k">assign</span> <span class="n">debug_brkpt_valid</span> <span class="o">=</span> <span class="n">ebreak_to_debug_mode_wb</span> <span class="o">|</span> <span class="n">trigger_hit_dmode_wb</span><span class="p">;</span>
<a name="l-495"></a>   <span class="k">assign</span> <span class="n">debug_brkpt_status_ns</span> <span class="o">=</span> <span class="p">(</span><span class="n">debug_brkpt_valid</span> <span class="o">|</span> <span class="n">debug_brkpt_status_f</span><span class="p">)</span> <span class="o">&amp;</span> <span class="p">(</span><span class="n">internal_dbg_halt_mode</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">dcsr_single_step_running_f</span><span class="p">);</span>
<a name="l-496"></a>
<a name="l-497"></a>   <span class="c1">// acks back to interface</span>
<a name="l-498"></a>   <span class="k">assign</span> <span class="n">mpc_debug_halt_ack_ns</span> <span class="o">=</span> <span class="n">mpc_halt_state_f</span> <span class="o">&amp;</span> <span class="n">internal_dbg_halt_mode_f</span> <span class="o">&amp;</span> <span class="n">mpc_debug_halt_req_sync</span> <span class="o">&amp;</span> <span class="n">core_empty</span><span class="p">;</span>
<a name="l-499"></a>   <span class="k">assign</span> <span class="n">mpc_debug_run_ack_ns</span> <span class="o">=</span> <span class="p">(</span><span class="n">mpc_debug_run_req_sync</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">dbg_halt_state_ns</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">mpc_debug_halt_req_sync</span><span class="p">)</span> <span class="o">|</span> <span class="p">(</span><span class="n">mpc_debug_run_ack_f</span> <span class="o">&amp;</span> <span class="n">mpc_debug_run_req_sync</span><span class="p">)</span> <span class="p">;</span>
<a name="l-500"></a>
<a name="l-501"></a>   <span class="c1">// Pins</span>
<a name="l-502"></a>   <span class="k">assign</span> <span class="n">mpc_debug_halt_ack</span> <span class="o">=</span> <span class="n">mpc_debug_halt_ack_f</span><span class="p">;</span>
<a name="l-503"></a>   <span class="k">assign</span> <span class="n">mpc_debug_run_ack</span> <span class="o">=</span> <span class="n">mpc_debug_run_ack_f</span><span class="p">;</span>
<a name="l-504"></a>   <span class="k">assign</span> <span class="n">debug_brkpt_status</span> <span class="o">=</span> <span class="n">debug_brkpt_status_f</span><span class="p">;</span>
<a name="l-505"></a>
<a name="l-506"></a>
<a name="l-507"></a>   <span class="c1">// combine MPC and DBG halt requests</span>
<a name="l-508"></a>   <span class="k">assign</span> <span class="n">debug_halt_req</span> <span class="o">=</span> <span class="p">(</span><span class="n">dbg_halt_req</span> <span class="o">|</span> <span class="n">mpc_debug_halt_req_sync</span> <span class="o">|</span> <span class="p">(</span><span class="n">reset_delayed</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">mpc_reset_run_req</span><span class="p">))</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">internal_dbg_halt_mode_f</span><span class="p">;</span>
<a name="l-509"></a>
<a name="l-510"></a>   <span class="k">assign</span> <span class="n">debug_resume_req</span> <span class="o">=</span> <span class="o">~</span><span class="n">debug_resume_req_f</span> <span class="o">&amp;</span>  <span class="c1">// squash back to back resumes</span>
<a name="l-511"></a>                             <span class="p">((</span><span class="n">mpc_run_state_ns</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">dbg_halt_state_ns</span><span class="p">)</span> <span class="o">|</span>  <span class="c1">// MPC run req</span>
<a name="l-512"></a>                              <span class="p">(</span><span class="n">dbg_run_state_ns</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">mpc_halt_state_ns</span><span class="p">));</span> <span class="c1">// dbg request is a pulse</span>
<a name="l-513"></a>
<a name="l-514"></a>   <span class="c1">// HALT</span>
<a name="l-515"></a>
<a name="l-516"></a>   <span class="c1">// dbg/pmu/fw requests halt, service as soon as lsu is not blocking interrupts</span>
<a name="l-517"></a>   <span class="k">assign</span> <span class="n">take_halt</span> <span class="o">=</span> <span class="p">(</span><span class="n">debug_halt_req_f</span> <span class="o">|</span> <span class="n">pmu_fw_halt_req_f</span><span class="p">)</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">lsu_block_interrupts_e4</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">synchronous_flush_e4</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">mret_e4</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">halt_taken_f</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">dec_tlu_flush_noredir_wb</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">take_reset</span><span class="p">;</span>
<a name="l-518"></a>
<a name="l-519"></a>   <span class="c1">// hold after we take a halt, so we don&#39;t keep taking halts</span>
<a name="l-520"></a>   <span class="k">assign</span> <span class="n">halt_taken</span> <span class="o">=</span> <span class="p">(</span><span class="n">dec_tlu_flush_noredir_wb</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">dec_tlu_flush_pause_wb</span><span class="p">)</span> <span class="o">|</span> <span class="p">(</span><span class="n">halt_taken_f</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">dbg_tlu_halted_f</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">pmu_fw_tlu_halted_f</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">interrupt_valid_wb</span><span class="p">);</span>
<a name="l-521"></a>
<a name="l-522"></a>   <span class="c1">// After doing halt flush (RFNPC) wait until core is idle before asserting a particular halt mode</span>
<a name="l-523"></a>   <span class="c1">// It takes a cycle for mb_empty to assert after a fetch, take_halt covers that cycle</span>
<a name="l-524"></a>   <span class="k">assign</span> <span class="n">core_empty</span> <span class="o">=</span> <span class="n">lsu_halt_idle_any</span> <span class="o">&amp;</span> <span class="n">lsu_halt_idle_any_f</span> <span class="o">&amp;</span> <span class="n">ifu_miss_state_idle</span> <span class="o">&amp;</span> <span class="n">ifu_miss_state_idle_f</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">debug_halt_req</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">debug_halt_req_d1</span><span class="p">;</span>
<a name="l-525"></a>
<a name="l-526"></a><span class="c1">//--------------------------------------------------------------------------------</span>
<a name="l-527"></a><span class="c1">// Debug start</span>
<a name="l-528"></a><span class="c1">//</span>
<a name="l-529"></a>
<a name="l-530"></a>   <span class="k">assign</span> <span class="n">enter_debug_halt_req</span> <span class="o">=</span> <span class="p">(</span><span class="o">~</span><span class="n">internal_dbg_halt_mode_f</span> <span class="o">&amp;</span> <span class="n">debug_halt_req</span><span class="p">)</span> <span class="o">|</span> <span class="n">dcsr_single_step_done_f</span> <span class="o">|</span> <span class="n">trigger_hit_dmode_wb</span> <span class="o">|</span> <span class="n">ebreak_to_debug_mode_wb</span><span class="p">;</span>
<a name="l-531"></a>
<a name="l-532"></a>   <span class="c1">// dbg halt state active from request until non-step resume</span>
<a name="l-533"></a>   <span class="k">assign</span> <span class="n">internal_dbg_halt_mode</span> <span class="o">=</span> <span class="n">debug_halt_req_ns</span> <span class="o">|</span> <span class="p">(</span><span class="n">internal_dbg_halt_mode_f</span> <span class="o">&amp;</span> <span class="o">~</span><span class="p">(</span><span class="n">debug_resume_req_f</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">dcsr</span><span class="p">[</span><span class="no">`DCSR_STEP</span><span class="p">]));</span>
<a name="l-534"></a>   <span class="c1">// dbg halt can access csrs as long as we are not stepping</span>
<a name="l-535"></a>   <span class="k">assign</span> <span class="n">allow_dbg_halt_csr_write</span> <span class="o">=</span> <span class="n">internal_dbg_halt_mode_f</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">dcsr_single_step_running_f</span><span class="p">;</span>
<a name="l-536"></a>
<a name="l-537"></a>
<a name="l-538"></a>   <span class="c1">// hold debug_halt_req_ns high until we enter debug halt</span>
<a name="l-539"></a>   <span class="k">assign</span> <span class="n">debug_halt_req_ns</span> <span class="o">=</span> <span class="n">enter_debug_halt_req</span> <span class="o">|</span> <span class="p">(</span><span class="n">debug_halt_req_f</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">dbg_tlu_halted</span><span class="p">);</span>
<a name="l-540"></a>
<a name="l-541"></a>   <span class="k">assign</span> <span class="n">dbg_tlu_halted</span> <span class="o">=</span> <span class="p">(</span><span class="n">debug_halt_req_f</span> <span class="o">&amp;</span> <span class="n">core_empty</span> <span class="o">&amp;</span> <span class="n">halt_taken</span><span class="p">)</span> <span class="o">|</span> <span class="p">(</span><span class="n">dbg_tlu_halted_f</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">debug_resume_req_f</span><span class="p">);</span>
<a name="l-542"></a>
<a name="l-543"></a>   <span class="k">assign</span> <span class="n">resume_ack_ns</span> <span class="o">=</span> <span class="p">(</span><span class="n">debug_resume_req_f</span> <span class="o">&amp;</span> <span class="n">dbg_tlu_halted_f</span> <span class="o">&amp;</span> <span class="n">dbg_run_state_ns</span><span class="p">);</span>
<a name="l-544"></a>
<a name="l-545"></a>   <span class="k">assign</span> <span class="n">dcsr_single_step_done</span> <span class="o">=</span> <span class="n">dec_tlu_i0_valid_e4</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">dec_tlu_dbg_halted</span> <span class="o">&amp;</span> <span class="n">dcsr</span><span class="p">[</span><span class="no">`DCSR_STEP</span><span class="p">]</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">rfpc_i0_e4</span><span class="p">;</span>
<a name="l-546"></a>
<a name="l-547"></a>   <span class="k">assign</span> <span class="n">dcsr_single_step_running</span> <span class="o">=</span> <span class="p">(</span><span class="n">debug_resume_req_f</span> <span class="o">&amp;</span> <span class="n">dcsr</span><span class="p">[</span><span class="no">`DCSR_STEP</span><span class="p">])</span> <span class="o">|</span> <span class="p">(</span><span class="n">dcsr_single_step_running_f</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">dcsr_single_step_done_f</span><span class="p">);</span>
<a name="l-548"></a>
<a name="l-549"></a>   <span class="k">assign</span> <span class="n">dbg_cmd_done_ns</span> <span class="o">=</span> <span class="n">dec_tlu_i0_valid_e4</span> <span class="o">&amp;</span> <span class="n">dec_tlu_dbg_halted</span><span class="p">;</span>
<a name="l-550"></a>
<a name="l-551"></a>   <span class="c1">// used to hold off commits after an in-pipe debug mode request (triggers, DCSR)</span>
<a name="l-552"></a>   <span class="k">assign</span> <span class="n">request_debug_mode_e4</span> <span class="o">=</span> <span class="p">(</span><span class="n">trigger_hit_dmode_e4</span> <span class="o">|</span> <span class="n">ebreak_to_debug_mode_e4</span><span class="p">)</span> <span class="o">|</span> <span class="p">(</span><span class="n">request_debug_mode_wb</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">dec_tlu_flush_lower_wb</span><span class="p">);</span>
<a name="l-553"></a>
<a name="l-554"></a>   <span class="k">assign</span> <span class="n">request_debug_mode_done</span> <span class="o">=</span> <span class="p">(</span><span class="n">request_debug_mode_wb</span> <span class="o">|</span> <span class="n">request_debug_mode_done_f</span><span class="p">)</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">dbg_tlu_halted_f</span><span class="p">;</span>
<a name="l-555"></a>
<a name="l-556"></a>    <span class="n">rvdff</span> <span class="p">#(</span><span class="mi">22</span><span class="p">)</span>  <span class="n">halt_ff</span> <span class="p">(.</span><span class="o">*</span><span class="p">,</span> <span class="p">.</span><span class="n">clk</span><span class="p">(</span><span class="n">free_clk</span><span class="p">),</span> <span class="p">.</span><span class="n">din</span><span class="p">({</span><span class="n">halt_taken</span><span class="p">,</span> <span class="n">take_halt</span><span class="p">,</span> <span class="n">lsu_halt_idle_any</span><span class="p">,</span> <span class="n">ifu_miss_state_idle</span><span class="p">,</span> <span class="n">dbg_tlu_halted</span><span class="p">,</span>
<a name="l-557"></a>                                  <span class="n">resume_ack_ns</span><span class="p">,</span> <span class="n">dbg_cmd_done_ns</span><span class="p">,</span> <span class="n">debug_halt_req_ns</span><span class="p">,</span> <span class="n">debug_resume_req</span><span class="p">,</span> <span class="n">trigger_hit_dmode_e4</span><span class="p">,</span>
<a name="l-558"></a>                                  <span class="n">dcsr_single_step_done</span><span class="p">,</span> <span class="n">debug_halt_req</span><span class="p">,</span>  <span class="n">update_hit_bit_e4</span><span class="p">[</span><span class="mi">3</span><span class="o">:</span><span class="mi">0</span><span class="p">],</span> <span class="n">dec_tlu_wr_pause_wb</span><span class="p">,</span> <span class="n">dec_pause_state</span><span class="p">,</span>
<a name="l-559"></a>                                  <span class="n">request_debug_mode_e4</span><span class="p">,</span> <span class="n">request_debug_mode_done</span><span class="p">,</span> <span class="n">dcsr_single_step_running</span><span class="p">,</span> <span class="n">dcsr_single_step_running_f</span><span class="p">}),</span>
<a name="l-560"></a>                           <span class="p">.</span><span class="n">dout</span><span class="p">({</span><span class="n">halt_taken_f</span><span class="p">,</span> <span class="n">take_halt_f</span><span class="p">,</span> <span class="n">lsu_halt_idle_any_f</span><span class="p">,</span> <span class="n">ifu_miss_state_idle_f</span><span class="p">,</span> <span class="n">dbg_tlu_halted_f</span><span class="p">,</span>
<a name="l-561"></a>                                  <span class="n">dec_tlu_resume_ack</span><span class="p">,</span> <span class="n">dec_dbg_cmd_done</span><span class="p">,</span> <span class="n">debug_halt_req_f</span><span class="p">,</span> <span class="n">debug_resume_req_f_raw</span><span class="p">,</span> <span class="n">trigger_hit_dmode_wb</span><span class="p">,</span>
<a name="l-562"></a>                                  <span class="n">dcsr_single_step_done_f</span><span class="p">,</span> <span class="n">debug_halt_req_d1</span><span class="p">,</span> <span class="n">update_hit_bit_wb</span><span class="p">[</span><span class="mi">3</span><span class="o">:</span><span class="mi">0</span><span class="p">],</span> <span class="n">dec_tlu_wr_pause_wb_f</span><span class="p">,</span> <span class="n">dec_pause_state_f</span><span class="p">,</span>
<a name="l-563"></a>                                  <span class="n">request_debug_mode_wb</span><span class="p">,</span> <span class="n">request_debug_mode_done_f</span><span class="p">,</span> <span class="n">dcsr_single_step_running_f</span><span class="p">,</span> <span class="n">dcsr_single_step_running_ff</span><span class="p">}));</span>
<a name="l-564"></a>
<a name="l-565"></a>   <span class="c1">// MPC run collides with DBG halt, fix it here</span>
<a name="l-566"></a>   <span class="k">assign</span> <span class="n">debug_resume_req_f</span> <span class="o">=</span> <span class="n">debug_resume_req_f_raw</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">dbg_halt_req</span><span class="p">;</span>
<a name="l-567"></a>
<a name="l-568"></a>   <span class="k">assign</span> <span class="n">dec_tlu_debug_stall</span> <span class="o">=</span> <span class="n">debug_halt_req_f</span><span class="p">;</span>
<a name="l-569"></a>   <span class="k">assign</span> <span class="n">dec_tlu_dbg_halted</span> <span class="o">=</span> <span class="n">dbg_tlu_halted_f</span><span class="p">;</span>
<a name="l-570"></a>   <span class="k">assign</span> <span class="n">dec_tlu_debug_mode</span> <span class="o">=</span> <span class="n">internal_dbg_halt_mode_f</span><span class="p">;</span>
<a name="l-571"></a>   <span class="k">assign</span> <span class="n">dec_tlu_pmu_fw_halted</span> <span class="o">=</span> <span class="n">pmu_fw_tlu_halted_f</span><span class="p">;</span>
<a name="l-572"></a>
<a name="l-573"></a>   <span class="c1">// kill fetch redirection on flush if going to halt, or if there&#39;s a fence during db-halt</span>
<a name="l-574"></a>   <span class="k">assign</span> <span class="n">dec_tlu_flush_noredir_wb</span> <span class="o">=</span> <span class="n">take_halt_f</span> <span class="o">|</span> <span class="p">(</span><span class="n">fence_i_wb</span> <span class="o">&amp;</span> <span class="n">internal_dbg_halt_mode_f</span><span class="p">)</span> <span class="o">|</span> <span class="n">dec_tlu_flush_pause_wb</span> <span class="o">|</span> <span class="p">(</span><span class="n">trigger_hit_wb</span> <span class="o">&amp;</span> <span class="n">trigger_hit_dmode_wb</span><span class="p">);</span>
<a name="l-575"></a>
<a name="l-576"></a>   <span class="c1">// 1 cycle after writing the PAUSE counter, flush with noredir to idle F1-D.</span>
<a name="l-577"></a>   <span class="k">assign</span> <span class="n">dec_tlu_flush_pause_wb</span> <span class="o">=</span> <span class="n">dec_tlu_wr_pause_wb_f</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">interrupt_valid_wb</span><span class="p">;</span>
<a name="l-578"></a>
<a name="l-579"></a>   <span class="c1">// detect end of pause counter and rfpc</span>
<a name="l-580"></a>   <span class="k">assign</span> <span class="n">pause_expired_e4</span> <span class="o">=</span> <span class="o">~</span><span class="n">dec_pause_state</span> <span class="o">&amp;</span> <span class="n">dec_pause_state_f</span> <span class="o">&amp;</span> <span class="o">~</span><span class="p">(</span><span class="n">ext_int_ready</span> <span class="o">|</span> <span class="n">ce_int_ready</span> <span class="o">|</span> <span class="n">timer_int_ready</span> <span class="o">|</span> <span class="n">int_timer0_int_hold_f</span> <span class="o">|</span> <span class="n">int_timer1_int_hold_f</span> <span class="o">|</span> <span class="n">nmi_int_detected</span><span class="p">)</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">interrupt_valid_wb</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">debug_halt_req_f</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">pmu_fw_halt_req_f</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">halt_taken_f</span><span class="p">;</span>
<a name="l-581"></a>
<a name="l-582"></a>   <span class="c1">// stall dma fifo if a fence is pending, decode is waiting for lsu to idle before decoding the fence inst.</span>
<a name="l-583"></a>   <span class="k">assign</span> <span class="n">dec_tlu_stall_dma</span> <span class="o">=</span> <span class="n">dec_fence_pending</span><span class="p">;</span>
<a name="l-584"></a>   <span class="k">assign</span> <span class="n">dec_tlu_flush_leak_one_wb</span> <span class="o">=</span> <span class="n">dec_tlu_flush_lower_wb</span>  <span class="o">&amp;</span> <span class="n">dcsr</span><span class="p">[</span><span class="no">`DCSR_STEP</span><span class="p">]</span> <span class="o">&amp;</span> <span class="p">(</span><span class="n">dec_tlu_resume_ack</span> <span class="o">|</span> <span class="n">dcsr_single_step_running</span><span class="p">);</span>
<a name="l-585"></a>   <span class="k">assign</span> <span class="n">dec_tlu_flush_err_wb</span> <span class="o">=</span> <span class="n">dec_tlu_flush_lower_wb</span> <span class="o">&amp;</span> <span class="p">(</span><span class="n">ic_perr_wb</span> <span class="o">|</span> <span class="n">iccm_sbecc_wb</span><span class="p">);</span>
<a name="l-586"></a>
<a name="l-587"></a>   <span class="c1">// If DM attempts to access an illegal CSR, send cmd_fail back</span>
<a name="l-588"></a>   <span class="k">assign</span> <span class="n">dec_dbg_cmd_fail</span> <span class="o">=</span> <span class="n">illegal_raw_wb</span> <span class="o">&amp;</span> <span class="n">dec_dbg_cmd_done</span><span class="p">;</span>
<a name="l-589"></a>
<a name="l-590"></a>
<a name="l-591"></a>   <span class="c1">//--------------------------------------------------------------------------------</span>
<a name="l-592"></a>   <span class="c1">//--------------------------------------------------------------------------------</span>
<a name="l-593"></a>   <span class="c1">// Triggers</span>
<a name="l-594"></a>   <span class="c1">//</span>
<a name="l-595"></a><span class="cp">`define MTDATA1_DMODE 9</span>
<a name="l-596"></a><span class="cp">`define MTDATA1_SEL 7</span>
<a name="l-597"></a><span class="cp">`define MTDATA1_ACTION 6</span>
<a name="l-598"></a><span class="cp">`define MTDATA1_CHAIN 5</span>
<a name="l-599"></a><span class="cp">`define MTDATA1_MATCH 4</span>
<a name="l-600"></a><span class="cp">`define MTDATA1_M_ENABLED 3</span>
<a name="l-601"></a><span class="cp">`define MTDATA1_EXE 2</span>
<a name="l-602"></a><span class="cp">`define MTDATA1_ST 1</span>
<a name="l-603"></a><span class="cp">`define MTDATA1_LD 0</span>
<a name="l-604"></a>
<a name="l-605"></a>   <span class="c1">// Prioritize trigger hits with other exceptions.</span>
<a name="l-606"></a>   <span class="c1">//</span>
<a name="l-607"></a>   <span class="c1">// Trigger should have highest priority except:</span>
<a name="l-608"></a>   <span class="c1">// - trigger is an execute-data and there is an inst_access exception (lsu triggers won&#39;t fire, inst. is nop&#39;d by decode)</span>
<a name="l-609"></a>   <span class="c1">// - trigger is a store-data and there is a lsu_acc_exc or lsu_ma_exc.</span>
<a name="l-610"></a>   <span class="k">assign</span> <span class="n">trigger_execute</span><span class="p">[</span><span class="mi">3</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span><span class="n">mtdata1_t3</span><span class="p">[</span><span class="no">`MTDATA1_EXE</span><span class="p">],</span> <span class="n">mtdata1_t2</span><span class="p">[</span><span class="no">`MTDATA1_EXE</span><span class="p">],</span> <span class="n">mtdata1_t1</span><span class="p">[</span><span class="no">`MTDATA1_EXE</span><span class="p">],</span> <span class="n">mtdata1_t0</span><span class="p">[</span><span class="no">`MTDATA1_EXE</span><span class="p">]};</span>
<a name="l-611"></a>   <span class="k">assign</span> <span class="n">trigger_data</span><span class="p">[</span><span class="mi">3</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span><span class="n">mtdata1_t3</span><span class="p">[</span><span class="no">`MTDATA1_SEL</span><span class="p">],</span> <span class="n">mtdata1_t2</span><span class="p">[</span><span class="no">`MTDATA1_SEL</span><span class="p">],</span> <span class="n">mtdata1_t1</span><span class="p">[</span><span class="no">`MTDATA1_SEL</span><span class="p">],</span> <span class="n">mtdata1_t0</span><span class="p">[</span><span class="no">`MTDATA1_SEL</span><span class="p">]};</span>
<a name="l-612"></a>   <span class="k">assign</span> <span class="n">trigger_store</span><span class="p">[</span><span class="mi">3</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span><span class="n">mtdata1_t3</span><span class="p">[</span><span class="no">`MTDATA1_ST</span><span class="p">],</span> <span class="n">mtdata1_t2</span><span class="p">[</span><span class="no">`MTDATA1_ST</span><span class="p">],</span> <span class="n">mtdata1_t1</span><span class="p">[</span><span class="no">`MTDATA1_ST</span><span class="p">],</span> <span class="n">mtdata1_t0</span><span class="p">[</span><span class="no">`MTDATA1_ST</span><span class="p">]};</span>
<a name="l-613"></a>
<a name="l-614"></a>
<a name="l-615"></a>   <span class="c1">// MSTATUS[MIE] needs to be on to take triggers unless the action is trigger to debug mode.</span>
<a name="l-616"></a>   <span class="k">assign</span> <span class="n">trigger_enabled</span><span class="p">[</span><span class="mi">3</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="p">{(</span><span class="n">mtdata1_t3</span><span class="p">[</span><span class="no">`MTDATA1_ACTION</span><span class="p">]</span> <span class="o">|</span> <span class="n">mstatus</span><span class="p">[</span><span class="no">`MSTATUS_MIE</span><span class="p">])</span> <span class="o">&amp;</span> <span class="n">mtdata1_t3</span><span class="p">[</span><span class="no">`MTDATA1_M_ENABLED</span><span class="p">],</span>
<a name="l-617"></a>                                  <span class="p">(</span><span class="n">mtdata1_t2</span><span class="p">[</span><span class="no">`MTDATA1_ACTION</span><span class="p">]</span> <span class="o">|</span> <span class="n">mstatus</span><span class="p">[</span><span class="no">`MSTATUS_MIE</span><span class="p">])</span> <span class="o">&amp;</span> <span class="n">mtdata1_t2</span><span class="p">[</span><span class="no">`MTDATA1_M_ENABLED</span><span class="p">],</span>
<a name="l-618"></a>                                  <span class="p">(</span><span class="n">mtdata1_t1</span><span class="p">[</span><span class="no">`MTDATA1_ACTION</span><span class="p">]</span> <span class="o">|</span> <span class="n">mstatus</span><span class="p">[</span><span class="no">`MSTATUS_MIE</span><span class="p">])</span> <span class="o">&amp;</span> <span class="n">mtdata1_t1</span><span class="p">[</span><span class="no">`MTDATA1_M_ENABLED</span><span class="p">],</span>
<a name="l-619"></a>                                  <span class="p">(</span><span class="n">mtdata1_t0</span><span class="p">[</span><span class="no">`MTDATA1_ACTION</span><span class="p">]</span> <span class="o">|</span> <span class="n">mstatus</span><span class="p">[</span><span class="no">`MSTATUS_MIE</span><span class="p">])</span> <span class="o">&amp;</span> <span class="n">mtdata1_t0</span><span class="p">[</span><span class="no">`MTDATA1_M_ENABLED</span><span class="p">]};</span>
<a name="l-620"></a>
<a name="l-621"></a>   <span class="c1">// iside exceptions are always in i0</span>
<a name="l-622"></a>   <span class="k">assign</span> <span class="n">i0_iside_trigger_has_pri_e4</span><span class="p">[</span><span class="mi">3</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="o">~</span><span class="p">(</span> <span class="p">(</span><span class="n">trigger_execute</span><span class="p">[</span><span class="mi">3</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="o">&amp;</span> <span class="n">trigger_data</span><span class="p">[</span><span class="mi">3</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="o">&amp;</span> <span class="p">{</span><span class="mi">4</span><span class="p">{</span><span class="n">inst_acc_e4_raw</span><span class="p">}})</span> <span class="o">|</span> <span class="c1">// exe-data with inst_acc</span>
<a name="l-623"></a>                                                <span class="p">({</span><span class="mi">4</span><span class="p">{</span><span class="n">exu_i0_br_error_e4</span> <span class="o">|</span> <span class="n">exu_i0_br_start_error_e4</span><span class="p">}}));</span>              <span class="c1">// branch error in i0</span>
<a name="l-624"></a>
<a name="l-625"></a>   <span class="k">assign</span> <span class="n">i1_iside_trigger_has_pri_e4</span><span class="p">[</span><span class="mi">3</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="o">~</span><span class="p">(</span> <span class="p">({</span><span class="mi">4</span><span class="p">{</span><span class="n">exu_i1_br_error_e4</span> <span class="o">|</span> <span class="n">exu_i1_br_start_error_e4</span><span class="p">}})</span> <span class="p">);</span> <span class="c1">// branch error in i1</span>
<a name="l-626"></a>
<a name="l-627"></a>   <span class="c1">// lsu excs have to line up with their respective triggers since the lsu op can be in either i0 or i1 but not both</span>
<a name="l-628"></a>   <span class="k">assign</span> <span class="n">i0_lsu_trigger_has_pri_e4</span><span class="p">[</span><span class="mi">3</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="o">~</span><span class="p">(</span><span class="n">trigger_store</span><span class="p">[</span><span class="mi">3</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="o">&amp;</span> <span class="n">trigger_data</span><span class="p">[</span><span class="mi">3</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="o">&amp;</span> <span class="p">{</span><span class="mi">4</span><span class="p">{</span><span class="n">lsu_i0_exc_dc4_raw</span><span class="p">}});</span>
<a name="l-629"></a>   <span class="k">assign</span> <span class="n">i1_lsu_trigger_has_pri_e4</span><span class="p">[</span><span class="mi">3</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="o">~</span><span class="p">(</span><span class="n">trigger_store</span><span class="p">[</span><span class="mi">3</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="o">&amp;</span> <span class="n">trigger_data</span><span class="p">[</span><span class="mi">3</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="o">&amp;</span> <span class="p">{</span><span class="mi">4</span><span class="p">{</span><span class="n">lsu_i1_exc_dc4_raw</span><span class="p">}});</span>
<a name="l-630"></a>
<a name="l-631"></a>   <span class="c1">// Qual trigger hits</span>
<a name="l-632"></a>   <span class="k">assign</span> <span class="n">i0_trigger_eval_e4</span> <span class="o">=</span> <span class="n">dec_tlu_i0_valid_e4</span> <span class="o">|</span> <span class="p">(</span> <span class="n">dec_i0_load_e4</span> <span class="o">&amp;</span> <span class="n">lsu_freeze_pulse_e4</span><span class="p">);</span>
<a name="l-633"></a>   <span class="k">assign</span> <span class="n">i1_trigger_eval_e4</span> <span class="o">=</span> <span class="n">dec_tlu_i1_valid_e4</span> <span class="o">|</span> <span class="p">(</span><span class="o">~</span><span class="n">dec_i0_load_e4</span> <span class="o">&amp;</span> <span class="n">lsu_freeze_pulse_e4</span><span class="p">);</span>
<a name="l-634"></a>
<a name="l-635"></a>   <span class="k">assign</span> <span class="n">i0_trigger_e4</span><span class="p">[</span><span class="mi">3</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span><span class="mi">4</span><span class="p">{</span><span class="n">i0_trigger_eval_e4</span><span class="p">}}</span> <span class="o">&amp;</span> <span class="n">dec_tlu_packet_e4</span><span class="p">.</span><span class="n">i0trigger</span><span class="p">[</span><span class="mi">3</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="o">&amp;</span> <span class="n">i0_iside_trigger_has_pri_e4</span><span class="p">[</span><span class="mi">3</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="o">&amp;</span> <span class="n">i0_lsu_trigger_has_pri_e4</span><span class="p">[</span><span class="mi">3</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="o">&amp;</span> <span class="n">trigger_enabled</span><span class="p">[</span><span class="mi">3</span><span class="o">:</span><span class="mi">0</span><span class="p">];</span>
<a name="l-636"></a>   <span class="k">assign</span> <span class="n">i1_trigger_e4</span><span class="p">[</span><span class="mi">3</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span><span class="mi">4</span><span class="p">{</span><span class="n">i1_trigger_eval_e4</span><span class="p">}}</span> <span class="o">&amp;</span> <span class="n">dec_tlu_packet_e4</span><span class="p">.</span><span class="n">i1trigger</span><span class="p">[</span><span class="mi">3</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="o">&amp;</span> <span class="n">i1_iside_trigger_has_pri_e4</span><span class="p">[</span><span class="mi">3</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="o">&amp;</span> <span class="n">i1_lsu_trigger_has_pri_e4</span><span class="p">[</span><span class="mi">3</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="o">&amp;</span> <span class="n">trigger_enabled</span><span class="p">[</span><span class="mi">3</span><span class="o">:</span><span class="mi">0</span><span class="p">];</span>
<a name="l-637"></a>
<a name="l-638"></a>   <span class="k">assign</span> <span class="n">trigger_chain</span><span class="p">[</span><span class="mi">2</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span><span class="n">mtdata1_t2</span><span class="p">[</span><span class="no">`MTDATA1_CHAIN</span><span class="p">],</span> <span class="n">mtdata1_t1</span><span class="p">[</span><span class="no">`MTDATA1_CHAIN</span><span class="p">],</span> <span class="n">mtdata1_t0</span><span class="p">[</span><span class="no">`MTDATA1_CHAIN</span><span class="p">]};</span>
<a name="l-639"></a>
<a name="l-640"></a>   <span class="c1">// chaining can mask raw trigger info</span>
<a name="l-641"></a>   <span class="k">assign</span> <span class="n">i0_trigger_chain_masked_e4</span><span class="p">[</span><span class="mi">3</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span><span class="n">i0_trigger_e4</span><span class="p">[</span><span class="mi">3</span><span class="p">]</span> <span class="o">&amp;</span> <span class="p">(</span><span class="o">~</span><span class="n">trigger_chain</span><span class="p">[</span><span class="mi">2</span><span class="p">]</span> <span class="o">|</span> <span class="n">i0_trigger_e4</span><span class="p">[</span><span class="mi">2</span><span class="p">]),</span>
<a name="l-642"></a>                                             <span class="n">i0_trigger_e4</span><span class="p">[</span><span class="mi">2</span><span class="p">]</span> <span class="o">&amp;</span> <span class="p">(</span><span class="o">~</span><span class="n">trigger_chain</span><span class="p">[</span><span class="mi">2</span><span class="p">]</span> <span class="o">|</span> <span class="n">i0_trigger_e4</span><span class="p">[</span><span class="mi">3</span><span class="p">]),</span>
<a name="l-643"></a>                                             <span class="n">i0_trigger_e4</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">&amp;</span> <span class="p">(</span><span class="o">~</span><span class="n">trigger_chain</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">|</span> <span class="n">i0_trigger_e4</span><span class="p">[</span><span class="mi">0</span><span class="p">]),</span>
<a name="l-644"></a>                                             <span class="n">i0_trigger_e4</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">&amp;</span> <span class="p">(</span><span class="o">~</span><span class="n">trigger_chain</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">|</span> <span class="n">i0_trigger_e4</span><span class="p">[</span><span class="mi">1</span><span class="p">])};</span>
<a name="l-645"></a>
<a name="l-646"></a>   <span class="k">assign</span> <span class="n">i1_trigger_chain_masked_e4</span><span class="p">[</span><span class="mi">3</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span><span class="n">i1_trigger_e4</span><span class="p">[</span><span class="mi">3</span><span class="p">]</span> <span class="o">&amp;</span> <span class="p">(</span><span class="o">~</span><span class="n">trigger_chain</span><span class="p">[</span><span class="mi">2</span><span class="p">]</span> <span class="o">|</span> <span class="n">i1_trigger_e4</span><span class="p">[</span><span class="mi">2</span><span class="p">]),</span>
<a name="l-647"></a>                                             <span class="n">i1_trigger_e4</span><span class="p">[</span><span class="mi">2</span><span class="p">]</span> <span class="o">&amp;</span> <span class="p">(</span><span class="o">~</span><span class="n">trigger_chain</span><span class="p">[</span><span class="mi">2</span><span class="p">]</span> <span class="o">|</span> <span class="n">i1_trigger_e4</span><span class="p">[</span><span class="mi">3</span><span class="p">]),</span>
<a name="l-648"></a>                                             <span class="n">i1_trigger_e4</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">&amp;</span> <span class="p">(</span><span class="o">~</span><span class="n">trigger_chain</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">|</span> <span class="n">i1_trigger_e4</span><span class="p">[</span><span class="mi">0</span><span class="p">]),</span>
<a name="l-649"></a>                                             <span class="n">i1_trigger_e4</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">&amp;</span> <span class="p">(</span><span class="o">~</span><span class="n">trigger_chain</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">|</span> <span class="n">i1_trigger_e4</span><span class="p">[</span><span class="mi">1</span><span class="p">])};</span>
<a name="l-650"></a>
<a name="l-651"></a>   <span class="c1">// This is the highest priority by this point.</span>
<a name="l-652"></a>   <span class="k">assign</span> <span class="n">i0_trigger_hit_raw_e4</span> <span class="o">=</span> <span class="o">|</span><span class="n">i0_trigger_chain_masked_e4</span><span class="p">[</span><span class="mi">3</span><span class="o">:</span><span class="mi">0</span><span class="p">];</span>
<a name="l-653"></a>   <span class="k">assign</span> <span class="n">i1_trigger_hit_raw_e4</span> <span class="o">=</span> <span class="o">|</span><span class="n">i1_trigger_chain_masked_e4</span><span class="p">[</span><span class="mi">3</span><span class="o">:</span><span class="mi">0</span><span class="p">];</span>
<a name="l-654"></a>
<a name="l-655"></a>   <span class="c1">// Qual trigger hits</span>
<a name="l-656"></a>   <span class="k">assign</span> <span class="n">i0_trigger_hit_e4</span> <span class="o">=</span> <span class="o">~</span><span class="p">(</span><span class="n">dec_tlu_flush_lower_wb</span> <span class="o">|</span> <span class="n">dec_tlu_dbg_halted</span> <span class="o">|</span> <span class="n">lsu_freeze_pulse_e4</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">i0_trigger_hit_raw_e4</span><span class="p">;</span>
<a name="l-657"></a>   <span class="k">assign</span> <span class="n">i1_trigger_hit_e4</span> <span class="o">=</span> <span class="o">~</span><span class="p">(</span><span class="n">dec_tlu_flush_lower_wb</span> <span class="o">|</span> <span class="o">~</span><span class="n">tlu_i0_commit_cmt</span> <span class="o">|</span> <span class="n">exu_i0_br_mp_e4</span> <span class="o">|</span> <span class="n">dec_tlu_dbg_halted</span> <span class="o">|</span> <span class="n">lsu_freeze_pulse_e4</span> <span class="o">|</span> <span class="n">lsu_i0_rfnpc_dc4</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">i1_trigger_hit_raw_e4</span><span class="p">;</span>
<a name="l-658"></a>
<a name="l-659"></a>   <span class="k">assign</span> <span class="n">dec_tlu_cancel_e4</span> <span class="o">=</span> <span class="p">(</span><span class="n">i0_trigger_hit_raw_e4</span> <span class="o">|</span> <span class="n">i1_trigger_hit_raw_e4</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">lsu_freeze_pulse_e4</span><span class="p">;</span>
<a name="l-660"></a>
<a name="l-661"></a>   <span class="c1">// Actions include breakpoint, or dmode. Dmode is only possible if the DMODE bit is set.</span>
<a name="l-662"></a>   <span class="c1">// Otherwise, take a breakpoint.</span>
<a name="l-663"></a>   <span class="k">assign</span> <span class="n">trigger_action</span><span class="p">[</span><span class="mi">3</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span><span class="n">mtdata1_t3</span><span class="p">[</span><span class="no">`MTDATA1_ACTION</span><span class="p">]</span> <span class="o">&amp;</span> <span class="n">mtdata1_t3</span><span class="p">[</span><span class="no">`MTDATA1_DMODE</span><span class="p">],</span>
<a name="l-664"></a>                                 <span class="n">mtdata1_t2</span><span class="p">[</span><span class="no">`MTDATA1_ACTION</span><span class="p">]</span> <span class="o">&amp;</span> <span class="n">mtdata1_t2</span><span class="p">[</span><span class="no">`MTDATA1_DMODE</span><span class="p">],</span>
<a name="l-665"></a>                                 <span class="n">mtdata1_t1</span><span class="p">[</span><span class="no">`MTDATA1_ACTION</span><span class="p">]</span> <span class="o">&amp;</span> <span class="n">mtdata1_t1</span><span class="p">[</span><span class="no">`MTDATA1_DMODE</span><span class="p">],</span>
<a name="l-666"></a>                                 <span class="n">mtdata1_t0</span><span class="p">[</span><span class="no">`MTDATA1_ACTION</span><span class="p">]</span> <span class="o">&amp;</span> <span class="n">mtdata1_t0</span><span class="p">[</span><span class="no">`MTDATA1_DMODE</span><span class="p">]};</span>
<a name="l-667"></a>
<a name="l-668"></a>   <span class="c1">// this is needed to set the HIT bit in the triggers</span>
<a name="l-669"></a>   <span class="k">assign</span> <span class="n">update_hit_bit_e4</span><span class="p">[</span><span class="mi">3</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="p">({</span><span class="mi">4</span><span class="p">{</span><span class="n">i0_trigger_hit_e4</span>                     <span class="p">}}</span> <span class="o">&amp;</span> <span class="n">i0_trigger_chain_masked_e4</span><span class="p">[</span><span class="mi">3</span><span class="o">:</span><span class="mi">0</span><span class="p">])</span> <span class="o">|</span>
<a name="l-670"></a>                                   <span class="p">({</span><span class="mi">4</span><span class="p">{</span><span class="n">i1_trigger_hit_e4</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">i0_trigger_hit_e4</span><span class="p">}}</span> <span class="o">&amp;</span> <span class="n">i1_trigger_chain_masked_e4</span><span class="p">[</span><span class="mi">3</span><span class="o">:</span><span class="mi">0</span><span class="p">]);</span>
<a name="l-671"></a>
<a name="l-672"></a>   <span class="c1">// action, 1 means dmode. Simultaneous triggers with at least 1 set for dmode force entire action to dmode.</span>
<a name="l-673"></a>   <span class="k">assign</span> <span class="n">i0_trigger_action_e4</span> <span class="o">=</span> <span class="o">|</span><span class="p">(</span><span class="n">i0_trigger_chain_masked_e4</span><span class="p">[</span><span class="mi">3</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="o">&amp;</span> <span class="n">trigger_action</span><span class="p">[</span><span class="mi">3</span><span class="o">:</span><span class="mi">0</span><span class="p">]);</span>
<a name="l-674"></a>   <span class="k">assign</span> <span class="n">i1_trigger_action_e4</span> <span class="o">=</span> <span class="o">|</span><span class="p">(</span><span class="n">i1_trigger_chain_masked_e4</span><span class="p">[</span><span class="mi">3</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="o">&amp;</span> <span class="n">trigger_action</span><span class="p">[</span><span class="mi">3</span><span class="o">:</span><span class="mi">0</span><span class="p">]);</span>
<a name="l-675"></a>
<a name="l-676"></a>   <span class="k">assign</span> <span class="n">trigger_hit_e4</span> <span class="o">=</span> <span class="n">i0_trigger_hit_e4</span> <span class="o">|</span> <span class="n">i1_trigger_hit_e4</span><span class="p">;</span>
<a name="l-677"></a>   <span class="k">assign</span> <span class="n">trigger_hit_dmode_e4</span> <span class="o">=</span> <span class="p">(</span><span class="n">i0_trigger_hit_e4</span> <span class="o">&amp;</span> <span class="n">i0_trigger_action_e4</span><span class="p">)</span> <span class="o">|</span> <span class="p">(</span><span class="n">i1_trigger_hit_e4</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">i0_trigger_hit_e4</span> <span class="o">&amp;</span> <span class="n">i1_trigger_action_e4</span><span class="p">);</span>
<a name="l-678"></a>
<a name="l-679"></a>   <span class="k">assign</span> <span class="n">mepc_trigger_hit_sel_pc_e4</span> <span class="o">=</span> <span class="n">trigger_hit_e4</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">trigger_hit_dmode_e4</span><span class="p">;</span>
<a name="l-680"></a>
<a name="l-681"></a>
<a name="l-682"></a><span class="c1">//</span>
<a name="l-683"></a><span class="c1">// Debug end</span>
<a name="l-684"></a><span class="c1">//--------------------------------------------------------------------------------</span>
<a name="l-685"></a>
<a name="l-686"></a>   <span class="c1">//----------------------------------------------------------------------</span>
<a name="l-687"></a>   <span class="c1">//</span>
<a name="l-688"></a>   <span class="c1">// Commit</span>
<a name="l-689"></a>   <span class="c1">//</span>
<a name="l-690"></a>   <span class="c1">//----------------------------------------------------------------------</span>
<a name="l-691"></a>
<a name="l-692"></a>
<a name="l-693"></a>
<a name="l-694"></a>   <span class="c1">//--------------------------------------------------------------------------------</span>
<a name="l-695"></a>   <span class="c1">// External halt (not debug halt)</span>
<a name="l-696"></a>   <span class="c1">// - Fully interlocked handshake</span>
<a name="l-697"></a>   <span class="c1">// i_cpu_halt_req  ____|--------------|_______________</span>
<a name="l-698"></a>   <span class="c1">// core_empty      ---------------|___________</span>
<a name="l-699"></a>   <span class="c1">// o_cpu_halt_ack  _________________|----|__________</span>
<a name="l-700"></a>   <span class="c1">// o_cpu_halt_status _______________|---------------------|_________</span>
<a name="l-701"></a>   <span class="c1">// i_cpu_run_req                              ______|----------|____</span>
<a name="l-702"></a>   <span class="c1">// o_cpu_run_ack                              ____________|------|________</span>
<a name="l-703"></a>   <span class="c1">//</span>
<a name="l-704"></a>
<a name="l-705"></a>
<a name="l-706"></a>   <span class="c1">// debug mode has priority, ignore PMU/FW halt/run while in debug mode</span>
<a name="l-707"></a>   <span class="k">assign</span> <span class="n">i_cpu_halt_req_sync_qual</span> <span class="o">=</span> <span class="n">i_cpu_halt_req_sync</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">dec_tlu_debug_mode</span><span class="p">;</span>
<a name="l-708"></a>   <span class="k">assign</span> <span class="n">i_cpu_run_req_sync_qual</span> <span class="o">=</span> <span class="n">i_cpu_run_req_sync</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">dec_tlu_debug_mode</span> <span class="o">&amp;</span> <span class="n">pmu_fw_tlu_halted_f</span><span class="p">;</span>
<a name="l-709"></a>
<a name="l-710"></a>   <span class="n">rvdff</span> <span class="p">#(</span><span class="mi">10</span><span class="p">)</span> <span class="n">exthaltff</span> <span class="p">(.</span><span class="o">*</span><span class="p">,</span> <span class="p">.</span><span class="n">clk</span><span class="p">(</span><span class="n">free_clk</span><span class="p">),</span> <span class="p">.</span><span class="n">din</span><span class="p">({</span><span class="n">i_cpu_halt_req_sync_qual</span><span class="p">,</span> <span class="n">i_cpu_run_req_sync_qual</span><span class="p">,</span>   <span class="n">cpu_halt_status</span><span class="p">,</span>
<a name="l-711"></a>                                                   <span class="n">cpu_halt_ack</span><span class="p">,</span>   <span class="n">cpu_run_ack</span><span class="p">,</span> <span class="n">internal_pmu_fw_halt_mode</span><span class="p">,</span>
<a name="l-712"></a>                                                   <span class="n">pmu_fw_halt_req_ns</span><span class="p">,</span> <span class="n">pmu_fw_tlu_halted</span><span class="p">,</span>
<a name="l-713"></a>                                                   <span class="n">int_timer0_int_hold</span><span class="p">,</span> <span class="n">int_timer1_int_hold</span><span class="p">}),</span>
<a name="l-714"></a>                                            <span class="p">.</span><span class="n">dout</span><span class="p">({</span><span class="n">i_cpu_halt_req_d1</span><span class="p">,</span>        <span class="n">i_cpu_run_req_d1_raw</span><span class="p">,</span>      <span class="n">o_cpu_halt_status</span><span class="p">,</span>
<a name="l-715"></a>                                                   <span class="n">o_cpu_halt_ack</span><span class="p">,</span> <span class="n">o_cpu_run_ack</span><span class="p">,</span> <span class="n">internal_pmu_fw_halt_mode_f</span><span class="p">,</span>
<a name="l-716"></a>                                                   <span class="n">pmu_fw_halt_req_f</span><span class="p">,</span> <span class="n">pmu_fw_tlu_halted_f</span><span class="p">,</span>
<a name="l-717"></a>                                                   <span class="n">int_timer0_int_hold_f</span><span class="p">,</span> <span class="n">int_timer1_int_hold_f</span><span class="p">}));</span>
<a name="l-718"></a>
<a name="l-719"></a>   <span class="c1">// only happens if we aren&#39;t in dgb_halt</span>
<a name="l-720"></a>   <span class="k">assign</span> <span class="n">ext_halt_pulse</span> <span class="o">=</span> <span class="n">i_cpu_halt_req_sync_qual</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">i_cpu_halt_req_d1</span><span class="p">;</span>
<a name="l-721"></a>
<a name="l-722"></a>   <span class="k">assign</span> <span class="n">enter_pmu_fw_halt_req</span> <span class="o">=</span>  <span class="n">ext_halt_pulse</span> <span class="o">|</span> <span class="n">fw_halt_req</span><span class="p">;</span>
<a name="l-723"></a>
<a name="l-724"></a>   <span class="k">assign</span> <span class="n">pmu_fw_halt_req_ns</span> <span class="o">=</span> <span class="p">(</span><span class="n">enter_pmu_fw_halt_req</span> <span class="o">|</span> <span class="p">(</span><span class="n">pmu_fw_halt_req_f</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">pmu_fw_tlu_halted</span><span class="p">))</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">debug_halt_req_f</span><span class="p">;</span>
<a name="l-725"></a>
<a name="l-726"></a>   <span class="k">assign</span> <span class="n">internal_pmu_fw_halt_mode</span> <span class="o">=</span> <span class="n">pmu_fw_halt_req_ns</span> <span class="o">|</span> <span class="p">(</span><span class="n">internal_pmu_fw_halt_mode_f</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">i_cpu_run_req_d1</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">debug_halt_req_f</span><span class="p">);</span>
<a name="l-727"></a>
<a name="l-728"></a>   <span class="c1">// debug halt has priority</span>
<a name="l-729"></a>   <span class="k">assign</span> <span class="n">pmu_fw_tlu_halted</span> <span class="o">=</span> <span class="p">((</span><span class="n">pmu_fw_halt_req_f</span> <span class="o">&amp;</span> <span class="n">core_empty</span> <span class="o">&amp;</span> <span class="n">halt_taken</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">enter_debug_halt_req</span><span class="p">)</span> <span class="o">|</span> <span class="p">(</span><span class="n">pmu_fw_tlu_halted_f</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">i_cpu_run_req_d1</span><span class="p">))</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">debug_halt_req_f</span><span class="p">;</span>
<a name="l-730"></a>
<a name="l-731"></a>   <span class="k">assign</span> <span class="n">cpu_halt_ack</span> <span class="o">=</span> <span class="n">i_cpu_halt_req_d1</span> <span class="o">&amp;</span> <span class="n">pmu_fw_tlu_halted_f</span><span class="p">;</span>
<a name="l-732"></a>   <span class="k">assign</span> <span class="n">cpu_halt_status</span> <span class="o">=</span> <span class="p">(</span><span class="n">pmu_fw_tlu_halted_f</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">i_cpu_run_req_d1</span><span class="p">)</span> <span class="o">|</span> <span class="p">(</span><span class="n">o_cpu_halt_status</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">i_cpu_run_req_d1</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">internal_dbg_halt_mode_f</span><span class="p">);</span>
<a name="l-733"></a>   <span class="k">assign</span> <span class="n">cpu_run_ack</span> <span class="o">=</span> <span class="p">(</span><span class="n">o_cpu_halt_status</span> <span class="o">&amp;</span> <span class="n">i_cpu_run_req_sync_qual</span><span class="p">)</span> <span class="o">|</span> <span class="p">(</span><span class="n">o_cpu_run_ack</span> <span class="o">&amp;</span> <span class="n">i_cpu_run_req_sync_qual</span><span class="p">);</span>
<a name="l-734"></a>   <span class="k">assign</span> <span class="n">debug_mode_status</span> <span class="o">=</span> <span class="n">internal_dbg_halt_mode_f</span><span class="p">;</span>
<a name="l-735"></a>   <span class="k">assign</span> <span class="n">o_debug_mode_status</span> <span class="o">=</span> <span class="n">debug_mode_status</span><span class="p">;</span><span class="c1">// &amp; ~mpc_debug_run_ack_f;</span>
<a name="l-736"></a>
<a name="l-737"></a><span class="no">`ifdef</span> <span class="n">ASSERT_ON</span>
<a name="l-738"></a>  <span class="nl">assert_commit_while_halted:</span> <span class="k">assert</span> <span class="p">#</span><span class="mi">0</span> <span class="p">(</span><span class="o">~</span><span class="p">((</span><span class="n">tlu_i0_commit_cmt</span> <span class="o">|</span> <span class="n">tlu_i1_commit_cmt</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">o_cpu_halt_status</span><span class="p">))</span> <span class="k">else</span> <span class="p">$</span><span class="n">display</span><span class="p">(</span><span class="s">&quot;ERROR: Commiting while cpu_halt_status asserted!&quot;</span><span class="p">);</span>
<a name="l-739"></a><span class="no">`endif</span>
<a name="l-740"></a>
<a name="l-741"></a>   <span class="c1">// high priority interrupts can wakeup from external halt, so can unmasked timer interrupts</span>
<a name="l-742"></a>   <span class="k">assign</span> <span class="n">i_cpu_run_req_d1</span> <span class="o">=</span> <span class="n">i_cpu_run_req_d1_raw</span> <span class="o">|</span> <span class="p">((</span><span class="n">nmi_int_detected</span> <span class="o">|</span> <span class="n">timer_int_ready</span> <span class="o">|</span> <span class="n">int_timer0_int_hold_f</span> <span class="o">|</span> <span class="n">int_timer1_int_hold_f</span> <span class="o">|</span> <span class="p">(</span><span class="n">mhwakeup</span> <span class="o">&amp;</span> <span class="n">mhwakeup_ready</span><span class="p">))</span> <span class="o">&amp;</span> <span class="n">o_cpu_halt_status</span><span class="p">);</span>
<a name="l-743"></a>
<a name="l-744"></a>   <span class="c1">//--------------------------------------------------------------------------------</span>
<a name="l-745"></a>   <span class="c1">//--------------------------------------------------------------------------------</span>
<a name="l-746"></a>
<a name="l-747"></a>   <span class="c1">// LSU exceptions (LSU responsible for prioritizing simultaneous cases)</span>
<a name="l-748"></a>   <span class="n">lsu_error_pkt_t</span> <span class="n">lsu_error_pkt_dc4</span><span class="p">;</span>
<a name="l-749"></a>
<a name="l-750"></a>   <span class="n">rvdff</span> <span class="p">#(</span> <span class="p">$</span><span class="n">bits</span><span class="p">(</span><span class="n">lsu_error_pkt_t</span><span class="p">)</span><span class="o">+</span><span class="mi">1</span> <span class="p">)</span> <span class="n">lsu_error_dc4ff</span> <span class="p">(.</span><span class="o">*</span><span class="p">,</span> <span class="p">.</span><span class="n">clk</span><span class="p">(</span><span class="n">lsu_e3_e4_clk</span><span class="p">),</span> <span class="p">.</span><span class="n">din</span><span class="p">({</span><span class="n">lsu_error_pkt_dc3</span><span class="p">,</span> <span class="n">lsu_load_ecc_stbuf_full_dc3</span><span class="p">}),</span>  <span class="p">.</span><span class="n">dout</span><span class="p">({</span><span class="n">lsu_error_pkt_dc4</span><span class="p">,</span> <span class="n">lsu_load_ecc_stbuf_full_dc4</span><span class="p">}));</span>
<a name="l-751"></a>
<a name="l-752"></a>   <span class="kt">logic</span> <span class="n">lsu_single_ecc_error_wb_ns</span><span class="p">;</span>
<a name="l-753"></a>   <span class="k">assign</span> <span class="n">lsu_single_ecc_error_wb_ns</span> <span class="o">=</span> <span class="n">lsu_single_ecc_error_incr</span><span class="p">;</span>
<a name="l-754"></a>   <span class="n">rvdff</span> <span class="p">#(</span><span class="mi">2</span><span class="p">)</span> <span class="n">lsu_dccm_errorff</span> <span class="p">(.</span><span class="o">*</span><span class="p">,</span> <span class="p">.</span><span class="n">clk</span><span class="p">(</span><span class="n">free_clk</span><span class="p">),</span> <span class="p">.</span><span class="n">din</span><span class="p">({</span><span class="n">mdseac_locked_ns</span><span class="p">,</span> <span class="n">lsu_single_ecc_error_wb_ns</span><span class="p">}),</span> <span class="p">.</span><span class="n">dout</span><span class="p">({</span><span class="n">mdseac_locked_f</span><span class="p">,</span> <span class="n">lsu_single_ecc_error_wb</span><span class="p">}));</span>
<a name="l-755"></a>
<a name="l-756"></a>   <span class="kt">logic</span> <span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">lsu_error_pkt_addr_dc4</span><span class="p">,</span> <span class="n">lsu_error_pkt_addr_wb</span><span class="p">;</span>
<a name="l-757"></a>   <span class="k">assign</span> <span class="n">lsu_error_pkt_addr_dc4</span><span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="n">lsu_error_pkt_dc4</span><span class="p">.</span><span class="n">addr</span><span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">];</span>
<a name="l-758"></a>   <span class="n">rvdff</span> <span class="p">#(</span><span class="mi">34</span><span class="p">)</span> <span class="n">lsu_error_wbff</span> <span class="p">(.</span><span class="o">*</span><span class="p">,</span> <span class="p">.</span><span class="n">clk</span><span class="p">(</span><span class="n">lsu_e4_e5_clk</span><span class="p">),</span> <span class="p">.</span><span class="n">din</span><span class="p">({</span><span class="n">lsu_error_pkt_addr_dc4</span><span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">],</span> <span class="n">lsu_exc_valid_e4</span><span class="p">,</span> <span class="n">lsu_i0_exc_dc4</span><span class="p">}),</span>  <span class="p">.</span><span class="n">dout</span><span class="p">({</span><span class="n">lsu_error_pkt_addr_wb</span><span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">],</span> <span class="n">lsu_exc_valid_wb</span><span class="p">,</span> <span class="n">lsu_i0_exc_wb</span><span class="p">}));</span>
<a name="l-759"></a>
<a name="l-760"></a>
<a name="l-761"></a>   <span class="c1">// lsu exception is valid unless it&#39;s in pipe1 and there was a rfpc_i0_e4, brmp, or an iside exception in pipe0.</span>
<a name="l-762"></a>   <span class="k">assign</span> <span class="n">lsu_exc_valid_e4_raw</span> <span class="o">=</span> <span class="n">lsu_error_pkt_dc4</span><span class="p">.</span><span class="n">exc_valid</span> <span class="o">&amp;</span> <span class="o">~</span><span class="p">(</span><span class="n">lsu_error_pkt_dc4</span><span class="p">.</span><span class="n">inst_pipe</span> <span class="o">&amp;</span> <span class="p">(</span><span class="n">rfpc_i0_e4</span> <span class="o">|</span> <span class="n">i0_exception_valid_e4</span> <span class="o">|</span> <span class="n">exu_i0_br_mp_e4</span><span class="p">))</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">dec_tlu_flush_lower_wb</span><span class="p">;</span>
<a name="l-763"></a>
<a name="l-764"></a>   <span class="k">assign</span> <span class="n">lsu_i0_exc_dc4_raw</span> <span class="o">=</span>  <span class="n">lsu_error_pkt_dc4</span><span class="p">.</span><span class="n">exc_valid</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">lsu_error_pkt_dc4</span><span class="p">.</span><span class="n">inst_pipe</span><span class="p">;</span>
<a name="l-765"></a>   <span class="k">assign</span> <span class="n">lsu_i1_exc_dc4_raw</span> <span class="o">=</span> <span class="n">lsu_error_pkt_dc4</span><span class="p">.</span><span class="n">exc_valid</span> <span class="o">&amp;</span>  <span class="n">lsu_error_pkt_dc4</span><span class="p">.</span><span class="n">inst_pipe</span><span class="p">;</span>
<a name="l-766"></a>   <span class="k">assign</span> <span class="n">lsu_i0_exc_dc4</span> <span class="o">=</span> <span class="n">lsu_i0_exc_dc4_raw</span> <span class="o">&amp;</span> <span class="n">lsu_exc_valid_e4_raw</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">i0_trigger_hit_e4</span><span class="p">;</span>
<a name="l-767"></a>   <span class="k">assign</span> <span class="n">lsu_i1_exc_dc4</span> <span class="o">=</span> <span class="n">lsu_i1_exc_dc4_raw</span> <span class="o">&amp;</span> <span class="n">lsu_exc_valid_e4_raw</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">trigger_hit_e4</span><span class="p">;</span>
<a name="l-768"></a>   <span class="k">assign</span> <span class="n">lsu_exc_valid_e4</span> <span class="o">=</span> <span class="n">lsu_i0_exc_dc4</span> <span class="o">|</span> <span class="n">lsu_i1_exc_dc4</span><span class="p">;</span>
<a name="l-769"></a>
<a name="l-770"></a>   <span class="k">assign</span> <span class="n">lsu_exc_ma_dc4</span> <span class="o">=</span> <span class="p">(</span><span class="n">lsu_i0_exc_dc4</span> <span class="o">|</span> <span class="n">lsu_i1_exc_dc4</span><span class="p">)</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">lsu_error_pkt_dc4</span><span class="p">.</span><span class="n">exc_type</span><span class="p">;</span>
<a name="l-771"></a>   <span class="k">assign</span> <span class="n">lsu_exc_acc_dc4</span> <span class="o">=</span> <span class="p">(</span><span class="n">lsu_i0_exc_dc4</span> <span class="o">|</span> <span class="n">lsu_i1_exc_dc4</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">lsu_error_pkt_dc4</span><span class="p">.</span><span class="n">exc_type</span><span class="p">;</span>
<a name="l-772"></a>   <span class="k">assign</span> <span class="n">lsu_exc_st_dc4</span> <span class="o">=</span> <span class="p">(</span><span class="n">lsu_i0_exc_dc4</span> <span class="o">|</span> <span class="n">lsu_i1_exc_dc4</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">lsu_error_pkt_dc4</span><span class="p">.</span><span class="n">inst_type</span><span class="p">;</span>
<a name="l-773"></a>
<a name="l-774"></a>   <span class="c1">// If the stbuf is not full, then</span>
<a name="l-775"></a>   <span class="c1">// Single bit ECC errors on loads are RFNPC corrected, with the corrected data written to the GPR.</span>
<a name="l-776"></a>   <span class="c1">// LSU turns the load into a store and patches the data in the DCCM</span>
<a name="l-777"></a>   <span class="k">assign</span> <span class="n">lsu_i0_rfnpc_dc4</span> <span class="o">=</span> <span class="n">dec_tlu_i0_valid_e4</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">lsu_error_pkt_dc4</span><span class="p">.</span><span class="n">inst_pipe</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">lsu_error_pkt_dc4</span><span class="p">.</span><span class="n">inst_type</span> <span class="o">&amp;</span>
<a name="l-778"></a>                             <span class="n">lsu_error_pkt_dc4</span><span class="p">.</span><span class="n">single_ecc_error</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">lsu_error_pkt_dc4</span><span class="p">.</span><span class="n">dma_valid</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">i0_trigger_hit_e4</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">lsu_load_ecc_stbuf_full_dc4</span><span class="p">;</span>
<a name="l-779"></a>   <span class="k">assign</span> <span class="n">lsu_i1_rfnpc_dc4</span> <span class="o">=</span> <span class="n">dec_tlu_i1_valid_e4</span> <span class="o">&amp;</span>  <span class="n">lsu_error_pkt_dc4</span><span class="p">.</span><span class="n">inst_pipe</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">lsu_error_pkt_dc4</span><span class="p">.</span><span class="n">inst_type</span> <span class="o">&amp;</span>
<a name="l-780"></a>                             <span class="n">lsu_error_pkt_dc4</span><span class="p">.</span><span class="n">single_ecc_error</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">lsu_error_pkt_dc4</span><span class="p">.</span><span class="n">dma_valid</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">i0_trigger_hit_e4</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">i1_trigger_hit_e4</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">lsu_load_ecc_stbuf_full_dc4</span><span class="p">;</span>
<a name="l-781"></a>   <span class="c1">// otherwise, they are rfpcs</span>
<a name="l-782"></a>   <span class="k">assign</span> <span class="n">lsu_i0_rfpc_dc4</span> <span class="o">=</span> <span class="n">dec_tlu_i0_valid_e4</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">lsu_error_pkt_dc4</span><span class="p">.</span><span class="n">inst_pipe</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">lsu_error_pkt_dc4</span><span class="p">.</span><span class="n">inst_type</span> <span class="o">&amp;</span>
<a name="l-783"></a>                            <span class="n">lsu_error_pkt_dc4</span><span class="p">.</span><span class="n">single_ecc_error</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">lsu_error_pkt_dc4</span><span class="p">.</span><span class="n">dma_valid</span> <span class="o">&amp;</span> <span class="n">lsu_load_ecc_stbuf_full_dc4</span><span class="p">;</span>
<a name="l-784"></a>   <span class="k">assign</span> <span class="n">lsu_i1_rfpc_dc4</span> <span class="o">=</span> <span class="n">dec_tlu_i1_valid_e4</span> <span class="o">&amp;</span>  <span class="n">lsu_error_pkt_dc4</span><span class="p">.</span><span class="n">inst_pipe</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">lsu_error_pkt_dc4</span><span class="p">.</span><span class="n">inst_type</span> <span class="o">&amp;</span>
<a name="l-785"></a>                             <span class="n">lsu_error_pkt_dc4</span><span class="p">.</span><span class="n">single_ecc_error</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">lsu_error_pkt_dc4</span><span class="p">.</span><span class="n">dma_valid</span> <span class="o">&amp;</span> <span class="n">lsu_load_ecc_stbuf_full_dc4</span><span class="p">;</span>
<a name="l-786"></a>
<a name="l-787"></a>   <span class="c1">// Branch prediction updating</span>
<a name="l-788"></a>   <span class="k">assign</span> <span class="n">dec_tlu_br0_addr_e4</span><span class="p">[</span><span class="no">`RV_BTB_ADDR_HI</span><span class="o">:</span><span class="no">`RV_BTB_ADDR_LO</span><span class="p">]</span> <span class="o">=</span> <span class="n">exu_i0_br_index_e4</span><span class="p">[</span><span class="no">`RV_BTB_ADDR_HI</span><span class="o">:</span><span class="no">`RV_BTB_ADDR_LO</span><span class="p">];</span>
<a name="l-789"></a>   <span class="k">assign</span> <span class="n">dec_tlu_br0_bank_e4</span><span class="p">[</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="n">exu_i0_br_bank_e4</span><span class="p">[</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">];</span>
<a name="l-790"></a>   <span class="k">assign</span> <span class="n">dec_tlu_br1_addr_e4</span><span class="p">[</span><span class="no">`RV_BTB_ADDR_HI</span><span class="o">:</span><span class="no">`RV_BTB_ADDR_LO</span><span class="p">]</span> <span class="o">=</span> <span class="n">exu_i1_br_index_e4</span><span class="p">[</span><span class="no">`RV_BTB_ADDR_HI</span><span class="o">:</span><span class="no">`RV_BTB_ADDR_LO</span><span class="p">];</span>
<a name="l-791"></a>   <span class="k">assign</span> <span class="n">dec_tlu_br1_bank_e4</span><span class="p">[</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="n">exu_i1_br_bank_e4</span><span class="p">[</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">];</span>
<a name="l-792"></a>
<a name="l-793"></a>
<a name="l-794"></a>   <span class="c1">//  Final commit valids</span>
<a name="l-795"></a>   <span class="k">assign</span> <span class="n">tlu_i0_commit_cmt</span> <span class="o">=</span> <span class="n">dec_tlu_i0_valid_e4</span> <span class="o">&amp;</span>
<a name="l-796"></a>                              <span class="o">~</span><span class="n">rfpc_i0_e4</span> <span class="o">&amp;</span>
<a name="l-797"></a>                              <span class="o">~</span><span class="n">lsu_i0_exc_dc4</span> <span class="o">&amp;</span>
<a name="l-798"></a>                              <span class="o">~</span><span class="n">inst_acc_e4</span> <span class="o">&amp;</span>
<a name="l-799"></a>                              <span class="o">~</span><span class="n">dec_tlu_dbg_halted</span> <span class="o">&amp;</span>
<a name="l-800"></a>                              <span class="o">~</span><span class="n">request_debug_mode_wb</span> <span class="o">&amp;</span>
<a name="l-801"></a>                              <span class="o">~</span><span class="n">i0_trigger_hit_e4</span><span class="p">;</span>
<a name="l-802"></a>
<a name="l-803"></a>   <span class="k">assign</span> <span class="n">tlu_i1_commit_cmt</span> <span class="o">=</span> <span class="n">dec_tlu_i1_valid_e4</span> <span class="o">&amp;</span>
<a name="l-804"></a>                              <span class="o">~</span><span class="n">rfpc_i0_e4</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">rfpc_i1_e4</span> <span class="o">&amp;</span>
<a name="l-805"></a>                              <span class="o">~</span><span class="n">exu_i0_br_mp_e4</span> <span class="o">&amp;</span>
<a name="l-806"></a>                              <span class="o">~</span><span class="n">lsu_i0_exc_dc4</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">lsu_i1_exc_dc4</span> <span class="o">&amp;</span>
<a name="l-807"></a>                              <span class="o">~</span><span class="n">lsu_i0_rfnpc_dc4</span> <span class="o">&amp;</span>
<a name="l-808"></a>                              <span class="o">~</span><span class="n">inst_acc_e4</span> <span class="o">&amp;</span>
<a name="l-809"></a>                              <span class="o">~</span><span class="n">request_debug_mode_wb</span> <span class="o">&amp;</span>
<a name="l-810"></a>                              <span class="o">~</span><span class="n">trigger_hit_e4</span><span class="p">;</span>
<a name="l-811"></a>
<a name="l-812"></a>   <span class="c1">// unified place to manage the killing of arch state writebacks</span>
<a name="l-813"></a>   <span class="k">assign</span> <span class="n">tlu_i0_kill_writeb_e4</span> <span class="o">=</span> <span class="n">rfpc_i0_e4</span> <span class="o">|</span> <span class="n">lsu_i0_exc_dc4</span> <span class="o">|</span> <span class="n">inst_acc_e4</span> <span class="o">|</span> <span class="p">(</span><span class="n">illegal_e4</span> <span class="o">&amp;</span> <span class="n">dec_tlu_dbg_halted</span><span class="p">)</span> <span class="o">|</span> <span class="n">i0_trigger_hit_e4</span> <span class="p">;</span>
<a name="l-814"></a>   <span class="k">assign</span> <span class="n">tlu_i1_kill_writeb_e4</span> <span class="o">=</span> <span class="n">rfpc_i0_e4</span> <span class="o">|</span> <span class="n">rfpc_i1_e4</span> <span class="o">|</span> <span class="n">lsu_exc_valid_e4</span> <span class="o">|</span> <span class="n">exu_i0_br_mp_e4</span> <span class="o">|</span> <span class="n">inst_acc_e4</span> <span class="o">|</span> <span class="p">(</span><span class="n">illegal_e4</span> <span class="o">&amp;</span> <span class="n">dec_tlu_dbg_halted</span><span class="p">)</span> <span class="o">|</span> <span class="n">trigger_hit_e4</span> <span class="o">|</span> <span class="n">lsu_i0_rfnpc_dc4</span><span class="p">;</span>
<a name="l-815"></a>
<a name="l-816"></a>   <span class="c1">// refetch PC, microarch flush</span>
<a name="l-817"></a>   <span class="c1">// ic errors only in pipe0</span>
<a name="l-818"></a>   <span class="k">assign</span> <span class="n">rfpc_i0_e4</span> <span class="o">=</span> <span class="n">dec_tlu_i0_valid_e4</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">tlu_flush_lower_wb</span> <span class="o">&amp;</span> <span class="p">(</span><span class="n">exu_i0_br_error_e4</span> <span class="o">|</span> <span class="n">exu_i0_br_start_error_e4</span> <span class="o">|</span> <span class="n">ic_perr_e4</span> <span class="o">|</span> <span class="n">iccm_sbecc_e4</span> <span class="o">|</span> <span class="n">lsu_i0_rfpc_dc4</span><span class="p">)</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">i0_trigger_hit_e4</span><span class="p">;</span>
<a name="l-819"></a>   <span class="k">assign</span> <span class="n">rfpc_i1_e4</span> <span class="o">=</span> <span class="n">dec_tlu_i1_valid_e4</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">tlu_flush_lower_wb</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">i0_exception_valid_e4</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">exu_i0_br_mp_e4</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">lsu_i0_exc_dc4</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">lsu_i0_rfnpc_dc4</span> <span class="o">&amp;</span>
<a name="l-820"></a>                       <span class="o">~</span><span class="p">(</span><span class="n">exu_i0_br_error_e4</span> <span class="o">|</span> <span class="n">exu_i0_br_start_error_e4</span> <span class="o">|</span> <span class="n">ic_perr_e4</span> <span class="o">|</span> <span class="n">iccm_sbecc_e4</span> <span class="o">|</span> <span class="n">lsu_i0_rfpc_dc4</span><span class="p">)</span> <span class="o">&amp;</span>
<a name="l-821"></a>                       <span class="p">(</span><span class="n">exu_i1_br_error_e4</span> <span class="o">|</span> <span class="n">exu_i1_br_start_error_e4</span> <span class="o">|</span> <span class="n">lsu_i1_rfpc_dc4</span><span class="p">)</span> <span class="o">&amp;</span>
<a name="l-822"></a>                       <span class="o">~</span><span class="n">trigger_hit_e4</span><span class="p">;</span>
<a name="l-823"></a>
<a name="l-824"></a>   <span class="c1">// go ahead and repair the branch error on other flushes, doesn&#39;t have to be the rfpc flush</span>
<a name="l-825"></a>   <span class="k">assign</span> <span class="n">dec_tlu_br0_error_e4</span> <span class="o">=</span> <span class="n">exu_i0_br_error_e4</span> <span class="o">&amp;</span> <span class="n">dec_tlu_i0_valid_e4</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">tlu_flush_lower_wb</span><span class="p">;</span>
<a name="l-826"></a>   <span class="k">assign</span> <span class="n">dec_tlu_br0_start_error_e4</span> <span class="o">=</span> <span class="n">exu_i0_br_start_error_e4</span> <span class="o">&amp;</span> <span class="n">dec_tlu_i0_valid_e4</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">tlu_flush_lower_wb</span><span class="p">;</span>
<a name="l-827"></a>   <span class="k">assign</span> <span class="n">dec_tlu_br0_v_e4</span> <span class="o">=</span> <span class="n">exu_i0_br_valid_e4</span> <span class="o">&amp;</span> <span class="n">dec_tlu_i0_valid_e4</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">tlu_flush_lower_wb</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">exu_i0_br_mp_e4</span><span class="p">;</span>
<a name="l-828"></a>
<a name="l-829"></a>   <span class="k">assign</span> <span class="n">dec_tlu_br1_error_e4</span> <span class="o">=</span> <span class="n">exu_i1_br_error_e4</span> <span class="o">&amp;</span> <span class="n">dec_tlu_i1_valid_e4</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">tlu_flush_lower_wb</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">exu_i0_br_mp_e4</span><span class="p">;</span>
<a name="l-830"></a>   <span class="k">assign</span> <span class="n">dec_tlu_br1_start_error_e4</span> <span class="o">=</span> <span class="n">exu_i1_br_start_error_e4</span> <span class="o">&amp;</span> <span class="n">dec_tlu_i1_valid_e4</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">tlu_flush_lower_wb</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">exu_i0_br_mp_e4</span><span class="p">;</span>
<a name="l-831"></a>   <span class="k">assign</span> <span class="n">dec_tlu_br1_v_e4</span> <span class="o">=</span> <span class="n">exu_i1_br_valid_e4</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">tlu_flush_lower_wb</span> <span class="o">&amp;</span> <span class="n">dec_tlu_i1_valid_e4</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">exu_i0_br_mp_e4</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">exu_i1_br_mp_e4</span><span class="p">;</span>
<a name="l-832"></a>
<a name="l-833"></a><span class="no">`ifdef</span> <span class="n">RV_BTB_48</span>
<a name="l-834"></a>   <span class="n">rvdff</span> <span class="p">#(</span><span class="mi">20</span><span class="p">)</span>
<a name="l-835"></a><span class="no">`else</span>
<a name="l-836"></a>   <span class="n">rvdff</span> <span class="p">#(</span><span class="mi">18</span><span class="p">)</span>
<a name="l-837"></a><span class="no">`endif</span>
<a name="l-838"></a>   <span class="n">bp_wb_ff</span> <span class="p">(.</span><span class="o">*</span><span class="p">,</span> <span class="p">.</span><span class="n">clk</span><span class="p">(</span><span class="n">e4e5_clk</span><span class="p">),</span>
<a name="l-839"></a>                            <span class="p">.</span><span class="n">din</span><span class="p">({</span><span class="n">exu_i0_br_hist_e4</span><span class="p">[</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">],</span>
<a name="l-840"></a>                                  <span class="n">dec_tlu_br0_error_e4</span><span class="p">,</span>
<a name="l-841"></a>                                  <span class="n">dec_tlu_br0_start_error_e4</span><span class="p">,</span>
<a name="l-842"></a>                                  <span class="n">dec_tlu_br0_v_e4</span><span class="p">,</span>
<a name="l-843"></a>                                  <span class="n">exu_i1_br_hist_e4</span><span class="p">[</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">],</span>
<a name="l-844"></a>                                  <span class="n">dec_tlu_br1_error_e4</span><span class="p">,</span>
<a name="l-845"></a>                                  <span class="n">dec_tlu_br1_start_error_e4</span><span class="p">,</span>
<a name="l-846"></a>                                  <span class="n">dec_tlu_br1_v_e4</span><span class="p">,</span>
<a name="l-847"></a>                                  <span class="n">dec_tlu_br0_bank_e4</span><span class="p">[</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">],</span>
<a name="l-848"></a>                                  <span class="n">dec_tlu_br1_bank_e4</span><span class="p">[</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">],</span>
<a name="l-849"></a>                                  <span class="n">exu_i0_br_way_e4</span><span class="p">,</span>
<a name="l-850"></a>                                  <span class="n">exu_i1_br_way_e4</span><span class="p">,</span>
<a name="l-851"></a>                                  <span class="n">exu_i0_br_middle_e4</span><span class="p">,</span>
<a name="l-852"></a>                                  <span class="n">exu_i1_br_middle_e4</span>
<a name="l-853"></a>                                  <span class="p">}),</span>
<a name="l-854"></a>                           <span class="p">.</span><span class="n">dout</span><span class="p">({</span><span class="n">dec_tlu_br0_wb_pkt</span><span class="p">.</span><span class="n">hist</span><span class="p">[</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">],</span>
<a name="l-855"></a>                                  <span class="n">dec_tlu_br0_wb_pkt</span><span class="p">.</span><span class="n">br_error</span><span class="p">,</span>
<a name="l-856"></a>                                  <span class="n">dec_tlu_br0_wb_pkt</span><span class="p">.</span><span class="n">br_start_error</span><span class="p">,</span>
<a name="l-857"></a>                                  <span class="n">dec_tlu_br0_wb_pkt</span><span class="p">.</span><span class="n">valid</span><span class="p">,</span>
<a name="l-858"></a>                                  <span class="n">dec_tlu_br1_wb_pkt</span><span class="p">.</span><span class="n">hist</span><span class="p">[</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">],</span>
<a name="l-859"></a>                                  <span class="n">dec_tlu_br1_wb_pkt</span><span class="p">.</span><span class="n">br_error</span><span class="p">,</span>
<a name="l-860"></a>                                  <span class="n">dec_tlu_br1_wb_pkt</span><span class="p">.</span><span class="n">br_start_error</span><span class="p">,</span>
<a name="l-861"></a>                                  <span class="n">dec_tlu_br1_wb_pkt</span><span class="p">.</span><span class="n">valid</span><span class="p">,</span>
<a name="l-862"></a>                                  <span class="n">dec_tlu_br0_wb_pkt</span><span class="p">.</span><span class="n">bank</span><span class="p">[</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">],</span>
<a name="l-863"></a>                                  <span class="n">dec_tlu_br1_wb_pkt</span><span class="p">.</span><span class="n">bank</span><span class="p">[</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">],</span>
<a name="l-864"></a>                                  <span class="n">dec_tlu_br0_wb_pkt</span><span class="p">.</span><span class="n">way</span><span class="p">,</span>
<a name="l-865"></a>                                  <span class="n">dec_tlu_br1_wb_pkt</span><span class="p">.</span><span class="n">way</span><span class="p">,</span>
<a name="l-866"></a>                                  <span class="n">dec_tlu_br0_wb_pkt</span><span class="p">.</span><span class="n">middle</span><span class="p">,</span>
<a name="l-867"></a>                                  <span class="n">dec_tlu_br1_wb_pkt</span><span class="p">.</span><span class="n">middle</span>
<a name="l-868"></a>                                  <span class="p">}));</span>
<a name="l-869"></a>
<a name="l-870"></a>   <span class="n">rvdff</span> <span class="p">#(</span><span class="no">`RV_BHT_GHR_SIZE</span><span class="o">*</span><span class="mi">2</span><span class="p">)</span>  <span class="n">bp_wb_ghrff</span> <span class="p">(.</span><span class="o">*</span><span class="p">,</span>  <span class="p">.</span><span class="n">clk</span><span class="p">(</span><span class="n">e4e5_clk</span><span class="p">),</span>
<a name="l-871"></a>                                               <span class="p">.</span><span class="n">din</span><span class="p">({</span><span class="n">exu_i0_br_fghr_e4</span><span class="p">[</span><span class="no">`RV_BHT_GHR_RANGE</span><span class="p">],</span>
<a name="l-872"></a>                                                     <span class="n">exu_i1_br_fghr_e4</span><span class="p">[</span><span class="no">`RV_BHT_GHR_RANGE</span><span class="p">]</span>
<a name="l-873"></a>                                                     <span class="p">}),</span>
<a name="l-874"></a>                                              <span class="p">.</span><span class="n">dout</span><span class="p">({</span><span class="n">dec_tlu_br0_wb_pkt</span><span class="p">.</span><span class="n">fghr</span><span class="p">[</span><span class="no">`RV_BHT_GHR_RANGE</span><span class="p">],</span>
<a name="l-875"></a>                                                     <span class="n">dec_tlu_br1_wb_pkt</span><span class="p">.</span><span class="n">fghr</span><span class="p">[</span><span class="no">`RV_BHT_GHR_RANGE</span><span class="p">]</span>
<a name="l-876"></a>                                                     <span class="p">}));</span>
<a name="l-877"></a>
<a name="l-878"></a>   <span class="n">rvdff</span> <span class="p">#(</span><span class="mi">2</span><span class="o">*</span><span class="p">$</span><span class="n">bits</span><span class="p">(</span><span class="n">dec_tlu_br0_addr_e4</span><span class="p">[</span><span class="no">`RV_BTB_ADDR_HI</span><span class="o">:</span><span class="no">`RV_BTB_ADDR_LO</span><span class="p">]))</span>
<a name="l-879"></a>        <span class="n">bp_wb_index_ff</span> <span class="p">(.</span><span class="o">*</span><span class="p">,</span>  <span class="p">.</span><span class="n">clk</span><span class="p">(</span><span class="n">e4e5_clk</span><span class="p">),</span>
<a name="l-880"></a>                            <span class="p">.</span><span class="n">din</span><span class="p">({</span><span class="n">dec_tlu_br0_addr_e4</span><span class="p">[</span><span class="no">`RV_BTB_ADDR_HI</span><span class="o">:</span><span class="no">`RV_BTB_ADDR_LO</span><span class="p">],</span>
<a name="l-881"></a>                                  <span class="n">dec_tlu_br1_addr_e4</span><span class="p">[</span><span class="no">`RV_BTB_ADDR_HI</span><span class="o">:</span><span class="no">`RV_BTB_ADDR_LO</span><span class="p">]}),</span>
<a name="l-882"></a>                           <span class="p">.</span><span class="n">dout</span><span class="p">({</span><span class="n">dec_tlu_br0_wb_pkt</span><span class="p">.</span><span class="n">index</span><span class="p">[</span><span class="no">`RV_BTB_ADDR_HI</span><span class="o">:</span><span class="no">`RV_BTB_ADDR_LO</span><span class="p">],</span>
<a name="l-883"></a>                                  <span class="n">dec_tlu_br1_wb_pkt</span><span class="p">.</span><span class="n">index</span><span class="p">[</span><span class="no">`RV_BTB_ADDR_HI</span><span class="o">:</span><span class="no">`RV_BTB_ADDR_LO</span><span class="p">]}));</span>
<a name="l-884"></a>
<a name="l-885"></a>   <span class="c1">// only expect these in pipe 0</span>
<a name="l-886"></a>   <span class="k">assign</span>       <span class="n">ebreak_e4</span>    <span class="o">=</span>  <span class="p">(</span><span class="n">dec_tlu_packet_e4</span><span class="p">.</span><span class="n">pmu_i0_itype</span> <span class="o">==</span> <span class="n">EBREAK</span><span class="p">)</span>  <span class="o">&amp;</span> <span class="n">dec_tlu_i0_valid_e4</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">i0_trigger_hit_e4</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">dcsr</span><span class="p">[</span><span class="no">`DCSR_EBREAKM</span><span class="p">];</span>
<a name="l-887"></a>   <span class="k">assign</span>       <span class="n">ecall_e4</span>     <span class="o">=</span>  <span class="p">(</span><span class="n">dec_tlu_packet_e4</span><span class="p">.</span><span class="n">pmu_i0_itype</span> <span class="o">==</span> <span class="n">ECALL</span><span class="p">)</span>   <span class="o">&amp;</span> <span class="n">dec_tlu_i0_valid_e4</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">i0_trigger_hit_e4</span><span class="p">;</span>
<a name="l-888"></a>   <span class="k">assign</span>       <span class="n">illegal_e4</span>   <span class="o">=</span>  <span class="o">~</span><span class="n">dec_tlu_packet_e4</span><span class="p">.</span><span class="n">legal</span>   <span class="o">&amp;</span> <span class="n">dec_tlu_i0_valid_e4</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">i0_trigger_hit_e4</span><span class="p">;</span>
<a name="l-889"></a>   <span class="k">assign</span>       <span class="n">mret_e4</span>      <span class="o">=</span>  <span class="p">(</span><span class="n">dec_tlu_packet_e4</span><span class="p">.</span><span class="n">pmu_i0_itype</span> <span class="o">==</span> <span class="n">MRET</span><span class="p">)</span>    <span class="o">&amp;</span> <span class="n">dec_tlu_i0_valid_e4</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">i0_trigger_hit_e4</span><span class="p">;</span>
<a name="l-890"></a>   <span class="c1">// fence_i includes debug only fence_i&#39;s</span>
<a name="l-891"></a>   <span class="k">assign</span>       <span class="n">fence_i_e4</span>   <span class="o">=</span>  <span class="p">(</span><span class="n">dec_tlu_packet_e4</span><span class="p">.</span><span class="n">fence_i</span> <span class="o">&amp;</span> <span class="n">dec_tlu_i0_valid_e4</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">i0_trigger_hit_e4</span><span class="p">);</span> <span class="c1">//| csr_fence_i_wb;</span>
<a name="l-892"></a>   <span class="k">assign</span>       <span class="n">ic_perr_e4</span>    <span class="o">=</span>  <span class="n">dec_tlu_packet_e4</span><span class="p">.</span><span class="n">perr</span>    <span class="o">&amp;</span> <span class="n">dec_tlu_i0_valid_e4</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">i0_trigger_hit_e4</span><span class="p">;</span>
<a name="l-893"></a>   <span class="k">assign</span>       <span class="n">iccm_sbecc_e4</span> <span class="o">=</span>  <span class="n">dec_tlu_packet_e4</span><span class="p">.</span><span class="n">sbecc</span>   <span class="o">&amp;</span> <span class="n">dec_tlu_i0_valid_e4</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">i0_trigger_hit_e4</span><span class="p">;</span>
<a name="l-894"></a>   <span class="k">assign</span>       <span class="n">inst_acc_e4_raw</span>  <span class="o">=</span>  <span class="n">dec_tlu_packet_e4</span><span class="p">.</span><span class="n">icaf</span> <span class="o">&amp;</span> <span class="n">dec_tlu_i0_valid_e4</span><span class="p">;</span>
<a name="l-895"></a>   <span class="k">assign</span>       <span class="n">inst_acc_e4</span> <span class="o">=</span> <span class="n">inst_acc_e4_raw</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">rfpc_i0_e4</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">i0_trigger_hit_e4</span><span class="p">;</span>
<a name="l-896"></a>   <span class="k">assign</span>       <span class="n">inst_acc_second_e4</span> <span class="o">=</span> <span class="n">dec_tlu_packet_e4</span><span class="p">.</span><span class="n">icaf_second</span><span class="p">;</span>
<a name="l-897"></a>
<a name="l-898"></a>   <span class="k">assign</span>       <span class="n">ebreak_to_debug_mode_e4</span> <span class="o">=</span> <span class="p">(</span><span class="n">dec_tlu_packet_e4</span><span class="p">.</span><span class="n">pmu_i0_itype</span> <span class="o">==</span> <span class="n">EBREAK</span><span class="p">)</span>  <span class="o">&amp;</span> <span class="n">dec_tlu_i0_valid_e4</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">i0_trigger_hit_e4</span> <span class="o">&amp;</span> <span class="n">dcsr</span><span class="p">[</span><span class="no">`DCSR_EBREAKM</span><span class="p">];</span>
<a name="l-899"></a>
<a name="l-900"></a>   <span class="k">assign</span> <span class="n">illegal_e4_qual</span> <span class="o">=</span> <span class="n">illegal_e4</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">dec_tlu_dbg_halted</span><span class="p">;</span>
<a name="l-901"></a>
<a name="l-902"></a>   <span class="n">rvdff</span> <span class="p">#(</span><span class="mi">11</span><span class="p">)</span>  <span class="n">exctype_wb_ff</span> <span class="p">(.</span><span class="o">*</span><span class="p">,</span> <span class="p">.</span><span class="n">clk</span><span class="p">(</span><span class="n">e4e5_clk</span><span class="p">),</span>
<a name="l-903"></a>                                <span class="p">.</span><span class="n">din</span><span class="p">({</span><span class="n">ic_perr_e4</span><span class="p">,</span> <span class="n">iccm_sbecc_e4</span><span class="p">,</span> <span class="n">ebreak_e4</span><span class="p">,</span> <span class="n">ebreak_to_debug_mode_e4</span><span class="p">,</span> <span class="n">ecall_e4</span><span class="p">,</span> <span class="n">illegal_e4</span><span class="p">,</span>
<a name="l-904"></a>                                      <span class="n">illegal_e4_qual</span><span class="p">,</span>  <span class="n">inst_acc_e4</span><span class="p">,</span> <span class="n">inst_acc_second_e4</span><span class="p">,</span> <span class="n">fence_i_e4</span><span class="p">,</span> <span class="n">mret_e4</span><span class="p">}),</span>
<a name="l-905"></a>                               <span class="p">.</span><span class="n">dout</span><span class="p">({</span><span class="n">ic_perr_wb</span><span class="p">,</span> <span class="n">iccm_sbecc_wb</span><span class="p">,</span> <span class="n">ebreak_wb</span><span class="p">,</span> <span class="n">ebreak_to_debug_mode_wb</span><span class="p">,</span> <span class="n">ecall_wb</span><span class="p">,</span> <span class="n">illegal_raw_wb</span><span class="p">,</span>
<a name="l-906"></a>                                      <span class="n">illegal_wb</span><span class="p">,</span>       <span class="n">inst_acc_wb</span><span class="p">,</span> <span class="n">inst_acc_second_wb</span><span class="p">,</span> <span class="n">fence_i_wb</span><span class="p">,</span> <span class="n">mret_wb</span><span class="p">}));</span>
<a name="l-907"></a>
<a name="l-908"></a>   <span class="k">assign</span> <span class="n">dec_tlu_fence_i_wb</span> <span class="o">=</span> <span class="n">fence_i_wb</span><span class="p">;</span>
<a name="l-909"></a>   <span class="c1">//</span>
<a name="l-910"></a>   <span class="c1">// Exceptions</span>
<a name="l-911"></a>   <span class="c1">//</span>
<a name="l-912"></a>   <span class="c1">// - MEPC &lt;- PC</span>
<a name="l-913"></a>   <span class="c1">// - PC &lt;- MTVEC, assert flush_lower</span>
<a name="l-914"></a>   <span class="c1">// - MCAUSE &lt;- cause</span>
<a name="l-915"></a>   <span class="c1">// - MTVAL &lt;-</span>
<a name="l-916"></a>   <span class="c1">// - MPIE &lt;- MIE</span>
<a name="l-917"></a>   <span class="c1">// - MIE &lt;- 0</span>
<a name="l-918"></a>   <span class="c1">//</span>
<a name="l-919"></a>   <span class="k">assign</span> <span class="n">i0_exception_valid_e4</span> <span class="o">=</span> <span class="p">(</span><span class="n">ebreak_e4</span> <span class="o">|</span> <span class="n">ecall_e4</span> <span class="o">|</span> <span class="n">illegal_e4</span> <span class="o">|</span> <span class="n">inst_acc_e4</span><span class="p">)</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">rfpc_i0_e4</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">dec_tlu_dbg_halted</span><span class="p">;</span>
<a name="l-920"></a>
<a name="l-921"></a>   <span class="c1">// Cause:</span>
<a name="l-922"></a>   <span class="c1">//</span>
<a name="l-923"></a>   <span class="c1">// 0x2 : illegal</span>
<a name="l-924"></a>   <span class="c1">// 0x3 : breakpoint</span>
<a name="l-925"></a>   <span class="c1">// 0xb : Environment call M-mode</span>
<a name="l-926"></a>
<a name="l-927"></a>
<a name="l-928"></a>   <span class="k">assign</span> <span class="n">exc_cause_e4</span><span class="p">[</span><span class="mi">4</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="p">(</span> <span class="p">({</span><span class="mi">5</span><span class="p">{</span><span class="n">take_ext_int</span><span class="p">}}</span>        <span class="o">&amp;</span> <span class="mh">5&#39;h0b</span><span class="p">)</span> <span class="o">|</span>
<a name="l-929"></a>                                <span class="p">({</span><span class="mi">5</span><span class="p">{</span><span class="n">take_timer_int</span><span class="p">}}</span>      <span class="o">&amp;</span> <span class="mh">5&#39;h07</span><span class="p">)</span> <span class="o">|</span>
<a name="l-930"></a>                                <span class="p">({</span><span class="mi">5</span><span class="p">{</span><span class="n">take_int_timer0_int</span><span class="p">}}</span> <span class="o">&amp;</span> <span class="mh">5&#39;h1d</span><span class="p">)</span> <span class="o">|</span>
<a name="l-931"></a>                                <span class="p">({</span><span class="mi">5</span><span class="p">{</span><span class="n">take_int_timer1_int</span><span class="p">}}</span> <span class="o">&amp;</span> <span class="mh">5&#39;h1c</span><span class="p">)</span> <span class="o">|</span>
<a name="l-932"></a>                                <span class="p">({</span><span class="mi">5</span><span class="p">{</span><span class="n">take_ce_int</span><span class="p">}}</span>         <span class="o">&amp;</span> <span class="mh">5&#39;h1e</span><span class="p">)</span> <span class="o">|</span>
<a name="l-933"></a>                                <span class="p">({</span><span class="mi">5</span><span class="p">{</span><span class="n">illegal_e4</span><span class="p">}}</span>          <span class="o">&amp;</span> <span class="mh">5&#39;h02</span><span class="p">)</span> <span class="o">|</span>
<a name="l-934"></a>                                <span class="p">({</span><span class="mi">5</span><span class="p">{</span><span class="n">ecall_e4</span><span class="p">}}</span>            <span class="o">&amp;</span> <span class="mh">5&#39;h0b</span><span class="p">)</span> <span class="o">|</span>
<a name="l-935"></a>                                <span class="p">({</span><span class="mi">5</span><span class="p">{</span><span class="n">inst_acc_e4</span><span class="p">}}</span>         <span class="o">&amp;</span> <span class="mh">5&#39;h01</span><span class="p">)</span> <span class="o">|</span>
<a name="l-936"></a>                                <span class="p">({</span><span class="mi">5</span><span class="p">{</span><span class="n">ebreak_e4</span> <span class="o">|</span> <span class="n">trigger_hit_e4</span><span class="p">}}</span>        <span class="o">&amp;</span> <span class="mh">5&#39;h03</span><span class="p">)</span> <span class="o">|</span>
<a name="l-937"></a>                                <span class="p">({</span><span class="mi">5</span><span class="p">{</span><span class="n">lsu_exc_ma_dc4</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">lsu_exc_st_dc4</span><span class="p">}}</span>  <span class="o">&amp;</span> <span class="mh">5&#39;h04</span><span class="p">)</span> <span class="o">|</span>
<a name="l-938"></a>                                <span class="p">({</span><span class="mi">5</span><span class="p">{</span><span class="n">lsu_exc_acc_dc4</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">lsu_exc_st_dc4</span><span class="p">}}</span> <span class="o">&amp;</span> <span class="mh">5&#39;h05</span><span class="p">)</span> <span class="o">|</span>
<a name="l-939"></a>                                <span class="p">({</span><span class="mi">5</span><span class="p">{</span><span class="n">lsu_exc_ma_dc4</span> <span class="o">&amp;</span> <span class="n">lsu_exc_st_dc4</span><span class="p">}}</span>   <span class="o">&amp;</span> <span class="mh">5&#39;h06</span><span class="p">)</span> <span class="o">|</span>
<a name="l-940"></a>                                <span class="p">({</span><span class="mi">5</span><span class="p">{</span><span class="n">lsu_exc_acc_dc4</span> <span class="o">&amp;</span> <span class="n">lsu_exc_st_dc4</span><span class="p">}}</span>  <span class="o">&amp;</span> <span class="mh">5&#39;h07</span><span class="p">)</span>
<a name="l-941"></a>                                <span class="p">)</span> <span class="o">&amp;</span> <span class="o">~</span><span class="p">{</span><span class="mi">5</span><span class="p">{</span><span class="n">take_nmi</span><span class="p">}};</span>
<a name="l-942"></a>
<a name="l-943"></a>   <span class="c1">//</span>
<a name="l-944"></a>   <span class="c1">// Interrupts</span>
<a name="l-945"></a>   <span class="c1">//</span>
<a name="l-946"></a>   <span class="c1">// Priv spec 1.10, 3.1.14</span>
<a name="l-947"></a>   <span class="c1">// &quot;Multiple simultaneous interrupts and traps at the same privilege level are handled in the following</span>
<a name="l-948"></a>   <span class="c1">// decreasing priority order: external interrupts, software interrupts, timer interrupts, then finally any</span>
<a name="l-949"></a>   <span class="c1">// synchronous traps.&quot;</span>
<a name="l-950"></a>   <span class="c1">//</span>
<a name="l-951"></a>   <span class="c1">// For above purposes, exceptions that are committed have already happened and will cause an int at E4 to wait a cycle</span>
<a name="l-952"></a>   <span class="c1">// or more if MSTATUS[MIE] is cleared.</span>
<a name="l-953"></a>   <span class="c1">//</span>
<a name="l-954"></a>   <span class="c1">// -in priority order, highest to lowest</span>
<a name="l-955"></a>   <span class="c1">// -single cycle window where a csr write to MIE/MSTATUS is at E4 when the other conditions for externals are met.</span>
<a name="l-956"></a>   <span class="c1">//  Hold off externals for a cycle to make sure we are consistent with what was just written</span>
<a name="l-957"></a>   <span class="k">assign</span> <span class="n">mhwakeup_ready</span> <span class="o">=</span>  <span class="o">~</span><span class="n">dec_csr_stall_int_ff</span> <span class="o">&amp;</span> <span class="n">mstatus_mie_ns</span> <span class="o">&amp;</span> <span class="n">mip</span><span class="p">[</span><span class="no">`MIP_MEIP</span><span class="p">]</span>   <span class="o">&amp;</span> <span class="n">mie_ns</span><span class="p">[</span><span class="no">`MIE_MEIE</span><span class="p">];</span>
<a name="l-958"></a>   <span class="k">assign</span> <span class="n">ext_int_ready</span>   <span class="o">=</span> <span class="o">~</span><span class="n">dec_csr_stall_int_ff</span> <span class="o">&amp;</span> <span class="n">mstatus_mie_ns</span> <span class="o">&amp;</span> <span class="n">mip</span><span class="p">[</span><span class="no">`MIP_MEIP</span><span class="p">]</span>   <span class="o">&amp;</span> <span class="n">mie_ns</span><span class="p">[</span><span class="no">`MIE_MEIE</span><span class="p">];</span>
<a name="l-959"></a>   <span class="k">assign</span> <span class="n">ce_int_ready</span>    <span class="o">=</span> <span class="o">~</span><span class="n">dec_csr_stall_int_ff</span> <span class="o">&amp;</span> <span class="n">mstatus_mie_ns</span> <span class="o">&amp;</span> <span class="n">mip</span><span class="p">[</span><span class="no">`MIP_MCEIP</span><span class="p">]</span>  <span class="o">&amp;</span> <span class="n">mie_ns</span><span class="p">[</span><span class="no">`MIE_MCEIE</span><span class="p">];</span>
<a name="l-960"></a>   <span class="k">assign</span> <span class="n">timer_int_ready</span> <span class="o">=</span> <span class="o">~</span><span class="n">dec_csr_stall_int_ff</span> <span class="o">&amp;</span> <span class="n">mstatus_mie_ns</span> <span class="o">&amp;</span> <span class="n">mip</span><span class="p">[</span><span class="no">`MIP_MTIP</span><span class="p">]</span>   <span class="o">&amp;</span> <span class="n">mie_ns</span><span class="p">[</span><span class="no">`MIE_MTIE</span><span class="p">];</span>
<a name="l-961"></a>
<a name="l-962"></a>   <span class="c1">// MIP for internal timers pulses for 1 clock, resets the timer counter. Mip won&#39;t hold past the various stall conditions.</span>
<a name="l-963"></a>   <span class="k">assign</span> <span class="n">int_timer0_int_possible</span> <span class="o">=</span> <span class="n">mstatus_mie_ns</span> <span class="o">&amp;</span> <span class="n">mie_ns</span><span class="p">[</span><span class="no">`MIE_MITIE0</span><span class="p">];</span>
<a name="l-964"></a>   <span class="k">assign</span> <span class="n">int_timer0_int_ready</span> <span class="o">=</span> <span class="n">mip</span><span class="p">[</span><span class="no">`MIP_MITIP0</span><span class="p">]</span> <span class="o">&amp;</span> <span class="n">int_timer0_int_possible</span><span class="p">;</span>
<a name="l-965"></a>   <span class="k">assign</span> <span class="n">int_timer1_int_possible</span> <span class="o">=</span> <span class="n">mstatus_mie_ns</span> <span class="o">&amp;</span> <span class="n">mie_ns</span><span class="p">[</span><span class="no">`MIE_MITIE1</span><span class="p">];</span>
<a name="l-966"></a>   <span class="k">assign</span> <span class="n">int_timer1_int_ready</span> <span class="o">=</span> <span class="n">mip</span><span class="p">[</span><span class="no">`MIP_MITIP1</span><span class="p">]</span> <span class="o">&amp;</span> <span class="n">int_timer1_int_possible</span><span class="p">;</span>
<a name="l-967"></a>
<a name="l-968"></a>   <span class="c1">// Internal timers pulse and reset. If core is PMU/FW halted, the pulse will cause an exit from halt, but won&#39;t stick around</span>
<a name="l-969"></a>   <span class="c1">// Make it sticky, also for 1 cycle stall conditions.</span>
<a name="l-970"></a>   <span class="k">assign</span> <span class="n">int_timer_stalled</span> <span class="o">=</span> <span class="n">dec_csr_stall_int_ff</span> <span class="o">|</span> <span class="n">synchronous_flush_e4</span> <span class="o">|</span> <span class="n">exc_or_int_valid_wb</span> <span class="o">|</span> <span class="n">mret_wb</span> <span class="o">|</span> <span class="n">mret_e4</span><span class="p">;</span>
<a name="l-971"></a>
<a name="l-972"></a>   <span class="k">assign</span> <span class="n">int_timer0_int_hold</span> <span class="o">=</span> <span class="p">(</span><span class="n">int_timer0_int_ready</span> <span class="o">&amp;</span> <span class="p">(</span><span class="n">pmu_fw_tlu_halted_f</span> <span class="o">|</span> <span class="n">int_timer_stalled</span><span class="p">))</span> <span class="o">|</span> <span class="p">(</span><span class="n">int_timer0_int_possible</span> <span class="o">&amp;</span> <span class="n">int_timer0_int_hold_f</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">interrupt_valid</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">internal_dbg_halt_mode_f</span><span class="p">);</span>
<a name="l-973"></a>   <span class="k">assign</span> <span class="n">int_timer1_int_hold</span> <span class="o">=</span> <span class="p">(</span><span class="n">int_timer1_int_ready</span> <span class="o">&amp;</span> <span class="p">(</span><span class="n">pmu_fw_tlu_halted_f</span> <span class="o">|</span> <span class="n">int_timer_stalled</span><span class="p">))</span> <span class="o">|</span> <span class="p">(</span><span class="n">int_timer1_int_possible</span> <span class="o">&amp;</span> <span class="n">int_timer1_int_hold_f</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">interrupt_valid</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">internal_dbg_halt_mode_f</span><span class="p">);</span>
<a name="l-974"></a>
<a name="l-975"></a>   <span class="c1">// mispredicts</span>
<a name="l-976"></a>   <span class="k">assign</span> <span class="n">i0_mp_e4</span> <span class="o">=</span> <span class="n">exu_i0_flush_lower_e4</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">i0_trigger_hit_e4</span><span class="p">;</span>
<a name="l-977"></a>   <span class="k">assign</span> <span class="n">i1_mp_e4</span> <span class="o">=</span> <span class="n">exu_i1_flush_lower_e4</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">trigger_hit_e4</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">lsu_i0_rfnpc_dc4</span><span class="p">;</span>
<a name="l-978"></a>
<a name="l-979"></a>   <span class="k">assign</span> <span class="n">internal_dbg_halt_timers</span> <span class="o">=</span> <span class="n">internal_dbg_halt_mode_f</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">dcsr_single_step_running</span><span class="p">;</span>
<a name="l-980"></a>
<a name="l-981"></a>   <span class="c1">// Prioritize externals</span>
<a name="l-982"></a>   <span class="k">assign</span> <span class="n">block_interrupts</span> <span class="o">=</span> <span class="p">(</span> <span class="p">(</span><span class="n">lsu_block_interrupts_e4</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">dec_tlu_flush_lower_wb</span><span class="p">)</span> <span class="o">|</span> <span class="c1">// I/O transaction on the bus pending</span>
<a name="l-983"></a>                               <span class="p">(</span><span class="n">internal_dbg_halt_mode</span> <span class="o">&amp;</span> <span class="p">(</span><span class="o">~</span><span class="n">dcsr_single_step_running</span> <span class="o">|</span> <span class="n">dec_tlu_i0_valid_e4</span><span class="p">))</span> <span class="o">|</span> <span class="c1">// No ints in db-halt unless we are single stepping</span>
<a name="l-984"></a>                               <span class="n">internal_pmu_fw_halt_mode</span> <span class="o">|</span> <span class="n">i_cpu_halt_req_d1</span> <span class="o">|</span><span class="c1">// No ints in PMU/FW halt. First we exit halt</span>
<a name="l-985"></a>                               <span class="n">take_nmi</span> <span class="o">|</span> <span class="c1">// NMI is top priority</span>
<a name="l-986"></a>                               <span class="n">ebreak_to_debug_mode_e4</span> <span class="o">|</span> <span class="c1">// Heading to debug mode, hold off ints</span>
<a name="l-987"></a>                               <span class="n">synchronous_flush_e4</span> <span class="o">|</span> <span class="c1">// exception flush this cycle</span>
<a name="l-988"></a>                               <span class="n">exc_or_int_valid_wb</span> <span class="o">|</span> <span class="c1">// ext/int past cycle (need time for MIE to update)</span>
<a name="l-989"></a>                               <span class="n">mret_wb</span> <span class="o">|</span> <span class="c1">// mret (need time for MIE to update)</span>
<a name="l-990"></a>                               <span class="n">mret_e4</span>  <span class="c1">// mret in progress, for cases were ISR enables ints before mret</span>
<a name="l-991"></a>                               <span class="p">);</span>
<a name="l-992"></a>
<a name="l-993"></a>   <span class="k">assign</span> <span class="n">take_ext_int</span> <span class="o">=</span> <span class="n">ext_int_ready</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">block_interrupts</span><span class="p">;</span>
<a name="l-994"></a>   <span class="k">assign</span> <span class="n">take_ce_int</span>  <span class="o">=</span> <span class="n">ce_int_ready</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">ext_int_ready</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">block_interrupts</span><span class="p">;</span>
<a name="l-995"></a>   <span class="k">assign</span> <span class="n">take_timer_int</span> <span class="o">=</span> <span class="n">timer_int_ready</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">ext_int_ready</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">ce_int_ready</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">block_interrupts</span><span class="p">;</span>
<a name="l-996"></a>   <span class="k">assign</span> <span class="n">take_int_timer0_int</span> <span class="o">=</span> <span class="p">(</span><span class="n">int_timer0_int_ready</span> <span class="o">|</span> <span class="n">int_timer0_int_hold_f</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">int_timer0_int_possible</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">dec_csr_stall_int_ff</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">timer_int_ready</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">ext_int_ready</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">ce_int_ready</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">block_interrupts</span><span class="p">;</span>
<a name="l-997"></a>   <span class="k">assign</span> <span class="n">take_int_timer1_int</span> <span class="o">=</span> <span class="p">(</span><span class="n">int_timer1_int_ready</span> <span class="o">|</span> <span class="n">int_timer1_int_hold_f</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">int_timer1_int_possible</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">dec_csr_stall_int_ff</span> <span class="o">&amp;</span> <span class="o">~</span><span class="p">(</span><span class="n">int_timer0_int_ready</span> <span class="o">|</span> <span class="n">int_timer0_int_hold_f</span><span class="p">)</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">timer_int_ready</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">ext_int_ready</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">ce_int_ready</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">block_interrupts</span><span class="p">;</span>
<a name="l-998"></a>
<a name="l-999"></a>   <span class="k">assign</span> <span class="n">take_reset</span> <span class="o">=</span> <span class="n">reset_delayed</span> <span class="o">&amp;</span> <span class="n">mpc_reset_run_req</span><span class="p">;</span>
<a name="l-1000"></a>   <span class="k">assign</span> <span class="n">take_nmi</span> <span class="o">=</span> <span class="n">nmi_int_detected</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">internal_pmu_fw_halt_mode</span> <span class="o">&amp;</span> <span class="p">(</span><span class="o">~</span><span class="n">internal_dbg_halt_mode</span> <span class="o">|</span> <span class="p">(</span><span class="n">dcsr_single_step_running_f</span> <span class="o">&amp;</span> <span class="n">dcsr</span><span class="p">[</span><span class="no">`DCSR_STEPIE</span><span class="p">]</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">dec_tlu_i0_valid_e4</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">dcsr_single_step_done_f</span><span class="p">))</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">synchronous_flush_e4</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">mret_e4</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">take_reset</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">ebreak_to_debug_mode_e4</span><span class="p">;</span>
<a name="l-1001"></a>
<a name="l-1002"></a>   <span class="k">assign</span> <span class="n">interrupt_valid</span> <span class="o">=</span> <span class="n">take_ext_int</span> <span class="o">|</span> <span class="n">take_timer_int</span> <span class="o">|</span> <span class="n">take_nmi</span> <span class="o">|</span> <span class="n">take_ce_int</span> <span class="o">|</span> <span class="n">take_int_timer0_int</span> <span class="o">|</span> <span class="n">take_int_timer1_int</span><span class="p">;</span>
<a name="l-1003"></a>
<a name="l-1004"></a>
<a name="l-1005"></a>   <span class="c1">// Compute interrupt path:</span>
<a name="l-1006"></a>   <span class="c1">// If vectored async is set in mtvec, flush path for interrupts is MTVEC + (4 * CAUSE);</span>
<a name="l-1007"></a>   <span class="k">assign</span> <span class="n">vectored_cause</span><span class="p">[</span><span class="mi">5</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="p">({</span><span class="mb">1&#39;b0</span><span class="p">,</span> <span class="n">exc_cause_e4</span><span class="p">[</span><span class="mi">4</span><span class="o">:</span><span class="mi">0</span><span class="p">]}</span> <span class="o">&lt;&lt;</span> <span class="mi">1</span><span class="p">);</span>
<a name="l-1008"></a>   <span class="k">assign</span> <span class="p">{</span><span class="n">vpath_overflow_nc</span><span class="p">,</span> <span class="n">vectored_path</span><span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">1</span><span class="p">]}</span> <span class="o">=</span> <span class="p">{</span><span class="n">mtvec</span><span class="p">[</span><span class="mi">30</span><span class="o">:</span><span class="mi">1</span><span class="p">],</span> <span class="mb">1&#39;b0</span><span class="p">}</span> <span class="o">+</span> <span class="p">{</span><span class="mb">25&#39;b0</span><span class="p">,</span> <span class="n">vectored_cause</span><span class="p">[</span><span class="mi">5</span><span class="o">:</span><span class="mi">0</span><span class="p">]};</span>
<a name="l-1009"></a>   <span class="k">assign</span> <span class="n">interrupt_path</span><span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="n">take_nmi</span> <span class="o">?</span> <span class="n">nmi_vec</span><span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">1</span><span class="p">]</span> <span class="o">:</span> <span class="p">((</span><span class="n">mtvec</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">==</span> <span class="mb">1&#39;b1</span><span class="p">)</span> <span class="o">?</span> <span class="n">vectored_path</span><span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">1</span><span class="p">]</span> <span class="o">:</span> <span class="p">{</span><span class="n">mtvec</span><span class="p">[</span><span class="mi">30</span><span class="o">:</span><span class="mi">1</span><span class="p">],</span> <span class="mb">1&#39;b0</span><span class="p">});</span>
<a name="l-1010"></a>
<a name="l-1011"></a>   <span class="k">assign</span> <span class="n">sel_npc_e4</span> <span class="o">=</span> <span class="n">lsu_i0_rfnpc_dc4</span> <span class="o">|</span> <span class="p">(</span><span class="n">lsu_i1_rfnpc_dc4</span> <span class="o">&amp;</span> <span class="n">tlu_i1_commit_cmt</span><span class="p">)</span> <span class="o">|</span> <span class="n">fence_i_e4</span> <span class="o">|</span> <span class="p">(</span><span class="n">i_cpu_run_req_d1</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">interrupt_valid</span><span class="p">);</span>
<a name="l-1012"></a>   <span class="k">assign</span> <span class="n">sel_npc_wb</span> <span class="o">=</span> <span class="p">(</span><span class="n">i_cpu_run_req_d1</span> <span class="o">&amp;</span> <span class="n">pmu_fw_tlu_halted_f</span><span class="p">)</span> <span class="o">|</span> <span class="n">pause_expired_e4</span><span class="p">;</span>
<a name="l-1013"></a>
<a name="l-1014"></a>
<a name="l-1015"></a>   <span class="k">assign</span> <span class="n">synchronous_flush_e4</span> <span class="o">=</span> <span class="n">i0_exception_valid_e4</span> <span class="o">|</span> <span class="c1">// exception</span>
<a name="l-1016"></a>                                 <span class="n">i0_mp_e4</span> <span class="o">|</span> <span class="n">i1_mp_e4</span> <span class="o">|</span>  <span class="c1">// mispredict</span>
<a name="l-1017"></a>                                 <span class="n">rfpc_i0_e4</span> <span class="o">|</span> <span class="n">rfpc_i1_e4</span> <span class="o">|</span> <span class="c1">// rfpc</span>
<a name="l-1018"></a>                                 <span class="n">lsu_exc_valid_e4</span> <span class="o">|</span>  <span class="c1">// lsu exception in either pipe 0 or pipe 1</span>
<a name="l-1019"></a>                                 <span class="n">fence_i_e4</span> <span class="o">|</span>  <span class="c1">// fence, a rfnpc</span>
<a name="l-1020"></a>                                 <span class="n">lsu_i0_rfnpc_dc4</span> <span class="o">|</span> <span class="n">lsu_i1_rfnpc_dc4</span> <span class="o">|</span>
<a name="l-1021"></a>                                 <span class="n">debug_resume_req_f</span> <span class="o">|</span> <span class="c1">// resume from debug halt, fetch the dpc</span>
<a name="l-1022"></a>                                 <span class="n">sel_npc_wb</span> <span class="o">|</span>  <span class="c1">// resume from pmu/fw halt, or from pause and fetch the NPC</span>
<a name="l-1023"></a>                                 <span class="n">dec_tlu_wr_pause_wb</span> <span class="o">|</span> <span class="c1">// flush at start of pause</span>
<a name="l-1024"></a>                                 <span class="n">trigger_hit_e4</span><span class="p">;</span> <span class="c1">// trigger hit, ebreak or goto debug mode</span>
<a name="l-1025"></a>
<a name="l-1026"></a>   <span class="k">assign</span> <span class="n">tlu_flush_lower_e4</span> <span class="o">=</span> <span class="n">interrupt_valid</span> <span class="o">|</span> <span class="n">mret_e4</span> <span class="o">|</span> <span class="n">synchronous_flush_e4</span> <span class="o">|</span> <span class="n">take_halt</span> <span class="o">|</span> <span class="n">take_reset</span><span class="p">;</span>
<a name="l-1027"></a>
<a name="l-1028"></a>   <span class="k">assign</span> <span class="n">tlu_flush_path_e4</span><span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="n">take_reset</span> <span class="o">?</span> <span class="n">rst_vec</span><span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">1</span><span class="p">]</span> <span class="o">:</span>
<a name="l-1029"></a>
<a name="l-1030"></a>                                     <span class="p">(</span> <span class="p">({</span><span class="mi">31</span><span class="p">{</span><span class="o">~</span><span class="n">take_nmi</span> <span class="o">&amp;</span> <span class="n">i0_mp_e4</span><span class="p">}}</span> <span class="o">&amp;</span> <span class="n">exu_i0_flush_path_e4</span><span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">1</span><span class="p">])</span> <span class="o">|</span>
<a name="l-1031"></a>                                      <span class="p">({</span><span class="mi">31</span><span class="p">{</span><span class="o">~</span><span class="n">take_nmi</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">i0_mp_e4</span> <span class="o">&amp;</span> <span class="n">i1_mp_e4</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">rfpc_i0_e4</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">lsu_i0_exc_dc4</span><span class="p">}}</span> <span class="o">&amp;</span> <span class="n">exu_i1_flush_path_e4</span><span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">1</span><span class="p">])</span> <span class="o">|</span>
<a name="l-1032"></a>                                      <span class="p">({</span><span class="mi">31</span><span class="p">{</span><span class="o">~</span><span class="n">take_nmi</span> <span class="o">&amp;</span> <span class="n">sel_npc_e4</span><span class="p">}}</span> <span class="o">&amp;</span> <span class="n">npc_e4</span><span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">1</span><span class="p">])</span> <span class="o">|</span>
<a name="l-1033"></a>                                      <span class="p">({</span><span class="mi">31</span><span class="p">{</span><span class="o">~</span><span class="n">take_nmi</span> <span class="o">&amp;</span> <span class="n">rfpc_i0_e4</span><span class="p">}}</span> <span class="o">&amp;</span> <span class="n">dec_tlu_i0_pc_e4</span><span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">1</span><span class="p">])</span> <span class="o">|</span>
<a name="l-1034"></a>                                      <span class="p">({</span><span class="mi">31</span><span class="p">{</span><span class="o">~</span><span class="n">take_nmi</span> <span class="o">&amp;</span> <span class="n">rfpc_i1_e4</span><span class="p">}}</span> <span class="o">&amp;</span> <span class="n">dec_tlu_i1_pc_e4</span><span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">1</span><span class="p">])</span> <span class="o">|</span>
<a name="l-1035"></a>                                      <span class="p">({</span><span class="mi">31</span><span class="p">{</span><span class="n">interrupt_valid</span><span class="p">}}</span> <span class="o">&amp;</span> <span class="n">interrupt_path</span><span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">1</span><span class="p">])</span> <span class="o">|</span>
<a name="l-1036"></a>                                      <span class="p">({</span><span class="mi">31</span><span class="p">{(</span><span class="n">i0_exception_valid_e4</span> <span class="o">|</span> <span class="n">lsu_exc_valid_e4</span> <span class="o">|</span> <span class="p">(</span><span class="n">trigger_hit_e4</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">trigger_hit_dmode_e4</span><span class="p">))</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">interrupt_valid</span><span class="p">}}</span> <span class="o">&amp;</span> <span class="p">{</span><span class="n">mtvec</span><span class="p">[</span><span class="mi">30</span><span class="o">:</span><span class="mi">1</span><span class="p">],</span><span class="mb">1&#39;b0</span><span class="p">})</span> <span class="o">|</span>
<a name="l-1037"></a>                                      <span class="p">({</span><span class="mi">31</span><span class="p">{</span><span class="o">~</span><span class="n">take_nmi</span> <span class="o">&amp;</span> <span class="n">mret_e4</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">wr_mepc_wb</span><span class="p">}}</span> <span class="o">&amp;</span> <span class="n">mepc</span><span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">1</span><span class="p">])</span> <span class="o">|</span>
<a name="l-1038"></a>                                      <span class="p">({</span><span class="mi">31</span><span class="p">{</span><span class="o">~</span><span class="n">take_nmi</span> <span class="o">&amp;</span> <span class="n">debug_resume_req_f</span><span class="p">}}</span> <span class="o">&amp;</span> <span class="n">dpc</span><span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">1</span><span class="p">])</span> <span class="o">|</span>
<a name="l-1039"></a>                                      <span class="p">({</span><span class="mi">31</span><span class="p">{</span><span class="o">~</span><span class="n">take_nmi</span> <span class="o">&amp;</span> <span class="n">sel_npc_wb</span><span class="p">}}</span> <span class="o">&amp;</span> <span class="n">npc_wb</span><span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">1</span><span class="p">])</span> <span class="o">|</span>
<a name="l-1040"></a>                                      <span class="p">({</span><span class="mi">31</span><span class="p">{</span><span class="o">~</span><span class="n">take_nmi</span> <span class="o">&amp;</span> <span class="n">mret_e4</span> <span class="o">&amp;</span> <span class="n">wr_mepc_wb</span><span class="p">}}</span> <span class="o">&amp;</span> <span class="n">dec_csr_wrdata_wb</span><span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">1</span><span class="p">])</span> <span class="p">);</span>
<a name="l-1041"></a>
<a name="l-1042"></a>   <span class="n">rvdff</span> <span class="p">#(</span><span class="mi">31</span><span class="p">)</span>  <span class="n">flush_lower_ff</span> <span class="p">(.</span><span class="o">*</span><span class="p">,</span> <span class="p">.</span><span class="n">clk</span><span class="p">(</span><span class="n">e4e5_int_clk</span><span class="p">),</span>
<a name="l-1043"></a>                                  <span class="p">.</span><span class="n">din</span><span class="p">({</span><span class="n">tlu_flush_path_e4</span><span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">1</span><span class="p">]}),</span>
<a name="l-1044"></a>                                 <span class="p">.</span><span class="n">dout</span><span class="p">({</span><span class="n">tlu_flush_path_wb</span><span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">1</span><span class="p">]}));</span>
<a name="l-1045"></a>
<a name="l-1046"></a>   <span class="k">assign</span> <span class="n">dec_tlu_flush_lower_wb</span> <span class="o">=</span> <span class="n">tlu_flush_lower_wb</span><span class="p">;</span>
<a name="l-1047"></a>   <span class="k">assign</span> <span class="n">dec_tlu_flush_path_wb</span><span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="n">tlu_flush_path_wb</span><span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">1</span><span class="p">];</span>
<a name="l-1048"></a>
<a name="l-1049"></a>
<a name="l-1050"></a>   <span class="c1">// this is used to capture mepc, etc.</span>
<a name="l-1051"></a>   <span class="k">assign</span> <span class="n">exc_or_int_valid</span> <span class="o">=</span> <span class="n">lsu_exc_valid_e4</span> <span class="o">|</span> <span class="n">i0_exception_valid_e4</span> <span class="o">|</span> <span class="n">interrupt_valid</span> <span class="o">|</span> <span class="p">(</span><span class="n">trigger_hit_e4</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">trigger_hit_dmode_e4</span><span class="p">);</span>
<a name="l-1052"></a>
<a name="l-1053"></a>   <span class="k">assign</span> <span class="n">lsu_block_interrupts_dc3</span> <span class="o">=</span> <span class="n">lsu_freeze_external_ints_dc3</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">dec_tlu_flush_lower_wb</span><span class="p">;</span>
<a name="l-1054"></a>
<a name="l-1055"></a>   <span class="n">rvdff</span> <span class="p">#(</span><span class="mi">15</span><span class="p">)</span>  <span class="n">excinfo_wb_ff</span> <span class="p">(.</span><span class="o">*</span><span class="p">,</span> <span class="p">.</span><span class="n">clk</span><span class="p">(</span><span class="n">e4e5_int_clk</span><span class="p">),</span>
<a name="l-1056"></a>                                <span class="p">.</span><span class="n">din</span><span class="p">({</span><span class="n">interrupt_valid</span><span class="p">,</span> <span class="n">i0_exception_valid_e4</span><span class="p">,</span> <span class="n">exc_or_int_valid</span><span class="p">,</span>
<a name="l-1057"></a>                                      <span class="n">exc_cause_e4</span><span class="p">[</span><span class="mi">4</span><span class="o">:</span><span class="mi">0</span><span class="p">],</span> <span class="n">tlu_i0_commit_cmt</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">illegal_e4</span><span class="p">,</span> <span class="n">tlu_i1_commit_cmt</span><span class="p">,</span>
<a name="l-1058"></a>                                       <span class="n">mepc_trigger_hit_sel_pc_e4</span><span class="p">,</span> <span class="n">trigger_hit_e4</span><span class="p">,</span> <span class="n">i0_trigger_hit_e4</span><span class="p">,</span>
<a name="l-1059"></a>                                      <span class="n">take_nmi</span><span class="p">,</span> <span class="n">pause_expired_e4</span> <span class="p">}),</span>
<a name="l-1060"></a>                               <span class="p">.</span><span class="n">dout</span><span class="p">({</span><span class="n">interrupt_valid_wb</span><span class="p">,</span> <span class="n">i0_exception_valid_wb</span><span class="p">,</span> <span class="n">exc_or_int_valid_wb</span><span class="p">,</span>
<a name="l-1061"></a>                                      <span class="n">exc_cause_wb</span><span class="p">[</span><span class="mi">4</span><span class="o">:</span><span class="mi">0</span><span class="p">],</span> <span class="n">i0_valid_wb</span><span class="p">,</span> <span class="n">i1_valid_wb</span><span class="p">,</span>
<a name="l-1062"></a>                                       <span class="n">mepc_trigger_hit_sel_pc_wb</span><span class="p">,</span> <span class="n">trigger_hit_wb</span><span class="p">,</span> <span class="n">i0_trigger_hit_wb</span><span class="p">,</span>
<a name="l-1063"></a>                                      <span class="n">take_nmi_wb</span><span class="p">,</span> <span class="n">pause_expired_wb</span><span class="p">}));</span>
<a name="l-1064"></a>
<a name="l-1065"></a>   <span class="c1">//----------------------------------------------------------------------</span>
<a name="l-1066"></a>   <span class="c1">//</span>
<a name="l-1067"></a>   <span class="c1">// CSRs</span>
<a name="l-1068"></a>   <span class="c1">//</span>
<a name="l-1069"></a>   <span class="c1">//----------------------------------------------------------------------</span>
<a name="l-1070"></a>
<a name="l-1071"></a>
<a name="l-1072"></a>   <span class="c1">// ----------------------------------------------------------------------</span>
<a name="l-1073"></a>   <span class="c1">// MISA (RO)</span>
<a name="l-1074"></a>   <span class="c1">//  [31:30] XLEN - implementation width, 2&#39;b01 - 32 bits</span>
<a name="l-1075"></a>   <span class="c1">//  [12]    M    - integer mul/div</span>
<a name="l-1076"></a>   <span class="c1">//  [8]     I    - RV32I</span>
<a name="l-1077"></a>   <span class="c1">//  [2]     C    - Compressed extension</span>
<a name="l-1078"></a><span class="cp">   `define MISA 12&#39;h301</span>
<a name="l-1079"></a>
<a name="l-1080"></a>   <span class="c1">// MVENDORID, MARCHID, MIMPID, MHARTID</span>
<a name="l-1081"></a><span class="cp">   `define MVENDORID 12&#39;hf11</span>
<a name="l-1082"></a><span class="cp">   `define MARCHID 12&#39;hf12</span>
<a name="l-1083"></a><span class="cp">   `define MIMPID 12&#39;hf13</span>
<a name="l-1084"></a><span class="cp">   `define MHARTID 12&#39;hf14</span>
<a name="l-1085"></a>
<a name="l-1086"></a>
<a name="l-1087"></a>   <span class="c1">// ----------------------------------------------------------------------</span>
<a name="l-1088"></a>   <span class="c1">// MSTATUS (RW)</span>
<a name="l-1089"></a>   <span class="c1">// [12:11] MPP  : Prior priv level, always 2&#39;b11, not flopped</span>
<a name="l-1090"></a>   <span class="c1">// [7]     MPIE : Int enable previous [1]</span>
<a name="l-1091"></a>   <span class="c1">// [3]     MIE  : Int enable          [0]</span>
<a name="l-1092"></a><span class="cp">   `define MSTATUS 12&#39;h300</span>
<a name="l-1093"></a>
<a name="l-1094"></a>
<a name="l-1095"></a>   <span class="c1">//When executing a MRET instruction, supposing MPP holds the value 3, MIE</span>
<a name="l-1096"></a>   <span class="c1">//is set to MPIE; the privilege mode is changed to 3; MPIE is set to 1; and MPP is set to 3</span>
<a name="l-1097"></a>
<a name="l-1098"></a>   <span class="k">assign</span> <span class="n">dec_csr_wen_wb_mod</span> <span class="o">=</span> <span class="n">dec_csr_wen_wb</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">trigger_hit_wb</span><span class="p">;</span>
<a name="l-1099"></a>   <span class="k">assign</span> <span class="n">wr_mstatus_wb</span> <span class="o">=</span> <span class="n">dec_csr_wen_wb_mod</span> <span class="o">&amp;</span> <span class="p">(</span><span class="n">dec_csr_wraddr_wb</span><span class="p">[</span><span class="mi">11</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="o">==</span> <span class="no">`MSTATUS</span><span class="p">);</span>
<a name="l-1100"></a>
<a name="l-1101"></a>   <span class="c1">// set this even if we don&#39;t go to fwhalt due to debug halt. We committed the inst, so ...</span>
<a name="l-1102"></a>   <span class="k">assign</span> <span class="n">set_mie_pmu_fw_halt</span> <span class="o">=</span> <span class="o">~</span><span class="n">mpmc_b_ns</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">&amp;</span> <span class="n">wr_mpmc_wb</span> <span class="o">&amp;</span> <span class="n">dec_csr_wrdata_wb</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">internal_dbg_halt_mode_f3</span><span class="p">;</span>
<a name="l-1103"></a>
<a name="l-1104"></a>   <span class="k">assign</span> <span class="n">mstatus_ns</span><span class="p">[</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="p">(</span> <span class="p">({</span><span class="mi">2</span><span class="p">{</span><span class="o">~</span><span class="n">wr_mstatus_wb</span> <span class="o">&amp;</span> <span class="n">exc_or_int_valid_wb</span><span class="p">}}</span> <span class="o">&amp;</span> <span class="p">{(</span><span class="n">mstatus</span><span class="p">[</span><span class="no">`MSTATUS_MIE</span><span class="p">]</span> <span class="o">|</span> <span class="n">set_mie_pmu_fw_halt</span><span class="p">),</span> <span class="mb">1&#39;b0</span><span class="p">})</span> <span class="o">|</span>
<a name="l-1105"></a>                              <span class="p">({</span><span class="mi">2</span><span class="p">{</span> <span class="n">wr_mstatus_wb</span> <span class="o">&amp;</span> <span class="n">exc_or_int_valid_wb</span><span class="p">}}</span> <span class="o">&amp;</span> <span class="p">{</span><span class="n">dec_csr_wrdata_wb</span><span class="p">[</span><span class="mi">3</span><span class="p">],</span> <span class="mb">1&#39;b0</span><span class="p">})</span> <span class="o">|</span>
<a name="l-1106"></a>                              <span class="p">({</span><span class="mi">2</span><span class="p">{</span><span class="n">mret_wb</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">exc_or_int_valid_wb</span><span class="p">}}</span> <span class="o">&amp;</span> <span class="p">{</span><span class="mb">1&#39;b1</span><span class="p">,</span> <span class="n">mstatus</span><span class="p">[</span><span class="mi">1</span><span class="p">]})</span> <span class="o">|</span>
<a name="l-1107"></a>                              <span class="p">({</span><span class="mi">2</span><span class="p">{</span><span class="n">set_mie_pmu_fw_halt</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">exc_or_int_valid_wb</span><span class="p">}}</span> <span class="o">&amp;</span> <span class="p">{</span><span class="n">mstatus</span><span class="p">[</span><span class="mi">1</span><span class="p">],</span> <span class="mb">1&#39;b1</span><span class="p">})</span> <span class="o">|</span>
<a name="l-1108"></a>                              <span class="p">({</span><span class="mi">2</span><span class="p">{</span><span class="n">wr_mstatus_wb</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">exc_or_int_valid_wb</span><span class="p">}}</span> <span class="o">&amp;</span> <span class="p">{</span><span class="n">dec_csr_wrdata_wb</span><span class="p">[</span><span class="mi">7</span><span class="p">],</span> <span class="n">dec_csr_wrdata_wb</span><span class="p">[</span><span class="mi">3</span><span class="p">]})</span> <span class="o">|</span>
<a name="l-1109"></a>                              <span class="p">({</span><span class="mi">2</span><span class="p">{</span><span class="o">~</span><span class="n">wr_mstatus_wb</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">exc_or_int_valid_wb</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">mret_wb</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">set_mie_pmu_fw_halt</span><span class="p">}}</span> <span class="o">&amp;</span> <span class="n">mstatus</span><span class="p">[</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">])</span> <span class="p">);</span>
<a name="l-1110"></a>
<a name="l-1111"></a>   <span class="c1">// gate MIE if we are single stepping and DCSR[STEPIE] is off</span>
<a name="l-1112"></a>   <span class="k">assign</span> <span class="n">mstatus_mie_ns</span> <span class="o">=</span> <span class="n">mstatus_ns</span><span class="p">[</span><span class="no">`MSTATUS_MIE</span><span class="p">]</span> <span class="o">&amp;</span> <span class="p">(</span><span class="o">~</span><span class="n">dcsr_single_step_running_f</span> <span class="o">|</span> <span class="n">dcsr</span><span class="p">[</span><span class="no">`DCSR_STEPIE</span><span class="p">]);</span>
<a name="l-1113"></a>   <span class="n">rvdff</span> <span class="p">#(</span><span class="mi">2</span><span class="p">)</span>  <span class="n">mstatus_ff</span> <span class="p">(.</span><span class="o">*</span><span class="p">,</span> <span class="p">.</span><span class="n">clk</span><span class="p">(</span><span class="n">free_clk</span><span class="p">),</span> <span class="p">.</span><span class="n">din</span><span class="p">(</span><span class="n">mstatus_ns</span><span class="p">[</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">]),</span> <span class="p">.</span><span class="n">dout</span><span class="p">(</span><span class="n">mstatus</span><span class="p">[</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">]));</span>
<a name="l-1114"></a>
<a name="l-1115"></a>   <span class="c1">// ----------------------------------------------------------------------</span>
<a name="l-1116"></a>   <span class="c1">// MTVEC (RW)</span>
<a name="l-1117"></a>   <span class="c1">// [31:2] BASE : Trap vector base address</span>
<a name="l-1118"></a>   <span class="c1">// [1] - Reserved, not implemented, reads zero</span>
<a name="l-1119"></a>   <span class="c1">// [0]  MODE : 0 = Direct, 1 = Asyncs are vectored to BASE + (4 * CAUSE)</span>
<a name="l-1120"></a><span class="cp">   `define MTVEC 12&#39;h305</span>
<a name="l-1121"></a>
<a name="l-1122"></a>   <span class="k">assign</span> <span class="n">wr_mtvec_wb</span> <span class="o">=</span> <span class="n">dec_csr_wen_wb_mod</span> <span class="o">&amp;</span> <span class="p">(</span><span class="n">dec_csr_wraddr_wb</span><span class="p">[</span><span class="mi">11</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="o">==</span> <span class="no">`MTVEC</span><span class="p">);</span>
<a name="l-1123"></a>   <span class="k">assign</span> <span class="n">mtvec_ns</span><span class="p">[</span><span class="mi">30</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span><span class="n">dec_csr_wrdata_wb</span><span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">2</span><span class="p">],</span> <span class="n">dec_csr_wrdata_wb</span><span class="p">[</span><span class="mi">0</span><span class="p">]}</span> <span class="p">;</span>
<a name="l-1124"></a>   <span class="n">rvdffe</span> <span class="p">#(</span><span class="mi">31</span><span class="p">)</span>  <span class="n">mtvec_ff</span> <span class="p">(.</span><span class="o">*</span><span class="p">,</span> <span class="p">.</span><span class="n">en</span><span class="p">(</span><span class="n">wr_mtvec_wb</span><span class="p">),</span> <span class="p">.</span><span class="n">din</span><span class="p">(</span><span class="n">mtvec_ns</span><span class="p">[</span><span class="mi">30</span><span class="o">:</span><span class="mi">0</span><span class="p">]),</span> <span class="p">.</span><span class="n">dout</span><span class="p">(</span><span class="n">mtvec</span><span class="p">[</span><span class="mi">30</span><span class="o">:</span><span class="mi">0</span><span class="p">]));</span>
<a name="l-1125"></a>
<a name="l-1126"></a>   <span class="c1">// ----------------------------------------------------------------------</span>
<a name="l-1127"></a>   <span class="c1">// MIP (RW)</span>
<a name="l-1128"></a>   <span class="c1">//</span>
<a name="l-1129"></a>   <span class="c1">// [30] MCEIP  : (RO) M-Mode Correctable Error interrupt pending</span>
<a name="l-1130"></a>   <span class="c1">// [29] MITIP0 : (RO) M-Mode Internal Timer0 interrupt pending</span>
<a name="l-1131"></a>   <span class="c1">// [28] MITIP1 : (RO) M-Mode Internal Timer1 interrupt pending</span>
<a name="l-1132"></a>   <span class="c1">// [11] MEIP   : (RO) M-Mode external interrupt pending</span>
<a name="l-1133"></a>   <span class="c1">// [7]  MTIP   : (RO) M-Mode timer interrupt pending</span>
<a name="l-1134"></a>   <span class="c1">// [3]  MSIP   : (RO) M-Mode software interrupt pending</span>
<a name="l-1135"></a><span class="cp">   `define MIP 12&#39;h344</span>
<a name="l-1136"></a>
<a name="l-1137"></a>   <span class="k">assign</span> <span class="n">ce_int</span> <span class="o">=</span> <span class="p">(</span><span class="n">mdccme_ce_req</span> <span class="o">|</span> <span class="n">miccme_ce_req</span> <span class="o">|</span> <span class="n">mice_ce_req</span><span class="p">);</span>
<a name="l-1138"></a>
<a name="l-1139"></a>   <span class="k">assign</span> <span class="n">mip_ns</span><span class="p">[</span><span class="mi">5</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span><span class="n">ce_int</span><span class="p">,</span> <span class="n">dec_timer_t0_pulse</span><span class="p">,</span> <span class="n">dec_timer_t1_pulse</span><span class="p">,</span> <span class="n">mexintpend</span><span class="p">,</span> <span class="n">timer_int_sync</span><span class="p">,</span> <span class="n">mip</span><span class="p">[</span><span class="mi">0</span><span class="p">]};</span>
<a name="l-1140"></a>   <span class="n">rvdff</span> <span class="p">#(</span><span class="mi">6</span><span class="p">)</span>  <span class="n">mip_ff</span> <span class="p">(.</span><span class="o">*</span><span class="p">,</span> <span class="p">.</span><span class="n">clk</span><span class="p">(</span><span class="n">free_clk</span><span class="p">),</span> <span class="p">.</span><span class="n">din</span><span class="p">(</span><span class="n">mip_ns</span><span class="p">[</span><span class="mi">5</span><span class="o">:</span><span class="mi">0</span><span class="p">]),</span> <span class="p">.</span><span class="n">dout</span><span class="p">(</span><span class="n">mip</span><span class="p">[</span><span class="mi">5</span><span class="o">:</span><span class="mi">0</span><span class="p">]));</span>
<a name="l-1141"></a>
<a name="l-1142"></a>   <span class="c1">// ----------------------------------------------------------------------</span>
<a name="l-1143"></a>   <span class="c1">// MIE (RW)</span>
<a name="l-1144"></a>   <span class="c1">// [30] MCEIE  : (RO) M-Mode Correctable Error interrupt enable</span>
<a name="l-1145"></a>   <span class="c1">// [29] MITIE0 : (RO) M-Mode Internal Timer0 interrupt enable</span>
<a name="l-1146"></a>   <span class="c1">// [28] MITIE1 : (RO) M-Mode Internal Timer1 interrupt enable</span>
<a name="l-1147"></a>   <span class="c1">// [11] MEIE   : (RW) M-Mode external interrupt enable</span>
<a name="l-1148"></a>   <span class="c1">// [7]  MTIE   : (RW) M-Mode timer interrupt enable</span>
<a name="l-1149"></a>   <span class="c1">// [3]  MSIE   : (RW) M-Mode software interrupt enable</span>
<a name="l-1150"></a><span class="cp">   `define MIE 12&#39;h304</span>
<a name="l-1151"></a>
<a name="l-1152"></a>   <span class="k">assign</span> <span class="n">wr_mie_wb</span> <span class="o">=</span> <span class="n">dec_csr_wen_wb_mod</span> <span class="o">&amp;</span> <span class="p">(</span><span class="n">dec_csr_wraddr_wb</span><span class="p">[</span><span class="mi">11</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="o">==</span> <span class="no">`MIE</span><span class="p">);</span>
<a name="l-1153"></a>   <span class="k">assign</span> <span class="n">mie_ns</span><span class="p">[</span><span class="mi">5</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="n">wr_mie_wb</span> <span class="o">?</span> <span class="p">{</span><span class="n">dec_csr_wrdata_wb</span><span class="p">[</span><span class="mi">30</span><span class="o">:</span><span class="mi">28</span><span class="p">],</span> <span class="n">dec_csr_wrdata_wb</span><span class="p">[</span><span class="mi">11</span><span class="p">],</span> <span class="n">dec_csr_wrdata_wb</span><span class="p">[</span><span class="mi">7</span><span class="p">],</span> <span class="n">dec_csr_wrdata_wb</span><span class="p">[</span><span class="mi">3</span><span class="p">]}</span> <span class="o">:</span> <span class="n">mie</span><span class="p">[</span><span class="mi">5</span><span class="o">:</span><span class="mi">0</span><span class="p">];</span>
<a name="l-1154"></a>   <span class="n">rvdff</span> <span class="p">#(</span><span class="mi">6</span><span class="p">)</span>  <span class="n">mie_ff</span> <span class="p">(.</span><span class="o">*</span><span class="p">,</span> <span class="p">.</span><span class="n">clk</span><span class="p">(</span><span class="n">csr_wr_clk</span><span class="p">),</span> <span class="p">.</span><span class="n">din</span><span class="p">(</span><span class="n">mie_ns</span><span class="p">[</span><span class="mi">5</span><span class="o">:</span><span class="mi">0</span><span class="p">]),</span> <span class="p">.</span><span class="n">dout</span><span class="p">(</span><span class="n">mie</span><span class="p">[</span><span class="mi">5</span><span class="o">:</span><span class="mi">0</span><span class="p">]));</span>
<a name="l-1155"></a>
<a name="l-1156"></a>
<a name="l-1157"></a>   <span class="c1">// ----------------------------------------------------------------------</span>
<a name="l-1158"></a>   <span class="c1">// MCYCLEL (RW)</span>
<a name="l-1159"></a>   <span class="c1">// [31:0] : Lower Cycle count</span>
<a name="l-1160"></a>
<a name="l-1161"></a><span class="cp">   `define MCYCLEL 12&#39;hb00</span>
<a name="l-1162"></a>
<a name="l-1163"></a>
<a name="l-1164"></a>   <span class="k">assign</span> <span class="n">wr_mcyclel_wb</span> <span class="o">=</span> <span class="n">dec_csr_wen_wb_mod</span> <span class="o">&amp;</span> <span class="p">(</span><span class="n">dec_csr_wraddr_wb</span><span class="p">[</span><span class="mi">11</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="o">==</span> <span class="no">`MCYCLEL</span><span class="p">);</span>
<a name="l-1165"></a>
<a name="l-1166"></a>   <span class="kt">logic</span> <span class="n">mcyclel_cout_in</span><span class="p">;</span>
<a name="l-1167"></a>
<a name="l-1168"></a>   <span class="k">assign</span> <span class="n">kill_ebreak_count_wb</span> <span class="o">=</span> <span class="n">ebreak_to_debug_mode_wb</span> <span class="o">&amp;</span> <span class="n">dcsr</span><span class="p">[</span><span class="no">`DCSR_STOPC</span><span class="p">];</span>
<a name="l-1169"></a>
<a name="l-1170"></a>   <span class="k">assign</span> <span class="n">mcyclel_cout_in</span> <span class="o">=</span> <span class="o">~</span><span class="p">(</span><span class="n">kill_ebreak_count_wb</span> <span class="o">|</span> <span class="p">(</span><span class="n">dec_tlu_dbg_halted</span> <span class="o">&amp;</span> <span class="n">dcsr</span><span class="p">[</span><span class="no">`DCSR_STOPC</span><span class="p">])</span> <span class="o">|</span> <span class="n">dec_tlu_pmu_fw_halted</span><span class="p">);</span>
<a name="l-1171"></a>
<a name="l-1172"></a>   <span class="k">assign</span> <span class="p">{</span><span class="n">mcyclel_cout</span><span class="p">,</span> <span class="n">mcyclel_inc</span><span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">]}</span> <span class="o">=</span> <span class="n">mcyclel</span><span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="o">+</span> <span class="p">{</span><span class="mb">31&#39;b0</span><span class="p">,</span> <span class="n">mcyclel_cout_in</span><span class="p">};</span>
<a name="l-1173"></a>   <span class="k">assign</span> <span class="n">mcyclel_ns</span><span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="n">wr_mcyclel_wb</span> <span class="o">?</span> <span class="n">dec_csr_wrdata_wb</span><span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="o">:</span> <span class="n">mcyclel_inc</span><span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">];</span>
<a name="l-1174"></a>
<a name="l-1175"></a>   <span class="n">rvdffe</span> <span class="p">#(</span><span class="mi">32</span><span class="p">)</span> <span class="n">mcyclel_ff</span>      <span class="p">(.</span><span class="o">*</span><span class="p">,</span> <span class="p">.</span><span class="n">en</span><span class="p">(</span><span class="n">wr_mcyclel_wb</span> <span class="o">|</span> <span class="n">mcyclel_cout_in</span><span class="p">),</span> <span class="p">.</span><span class="n">din</span><span class="p">(</span><span class="n">mcyclel_ns</span><span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">]),</span> <span class="p">.</span><span class="n">dout</span><span class="p">(</span><span class="n">mcyclel</span><span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">]));</span>
<a name="l-1176"></a>   <span class="n">rvdff</span>   <span class="p">#(</span><span class="mi">1</span><span class="p">)</span> <span class="n">mcyclef_cout_ff</span> <span class="p">(.</span><span class="o">*</span><span class="p">,</span> <span class="p">.</span><span class="n">clk</span><span class="p">(</span><span class="n">free_clk</span><span class="p">),</span> <span class="p">.</span><span class="n">din</span><span class="p">(</span><span class="n">mcyclel_cout</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">wr_mcycleh_wb</span><span class="p">),</span> <span class="p">.</span><span class="n">dout</span><span class="p">(</span><span class="n">mcyclel_cout_f</span><span class="p">));</span>
<a name="l-1177"></a>   <span class="c1">// ----------------------------------------------------------------------</span>
<a name="l-1178"></a>   <span class="c1">// MCYCLEH (RW)</span>
<a name="l-1179"></a>   <span class="c1">// [63:32] : Higher Cycle count</span>
<a name="l-1180"></a>   <span class="c1">// Chained with mcyclel. Note: mcyclel overflow due to a mcycleh write gets ignored.</span>
<a name="l-1181"></a>
<a name="l-1182"></a><span class="cp">   `define MCYCLEH 12&#39;hb80</span>
<a name="l-1183"></a>
<a name="l-1184"></a>   <span class="k">assign</span> <span class="n">wr_mcycleh_wb</span> <span class="o">=</span> <span class="n">dec_csr_wen_wb_mod</span> <span class="o">&amp;</span> <span class="p">(</span><span class="n">dec_csr_wraddr_wb</span><span class="p">[</span><span class="mi">11</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="o">==</span> <span class="no">`MCYCLEH</span><span class="p">);</span>
<a name="l-1185"></a>
<a name="l-1186"></a>   <span class="k">assign</span> <span class="p">{</span><span class="n">mcycleh_cout_nc</span><span class="p">,</span> <span class="n">mcycleh_inc</span><span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">]}</span> <span class="o">=</span> <span class="n">mcycleh</span><span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="o">+</span> <span class="p">{</span><span class="mb">31&#39;b0</span><span class="p">,</span> <span class="n">mcyclel_cout_f</span><span class="p">};</span>
<a name="l-1187"></a>   <span class="k">assign</span> <span class="n">mcycleh_ns</span><span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="n">wr_mcycleh_wb</span> <span class="o">?</span> <span class="n">dec_csr_wrdata_wb</span><span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="o">:</span> <span class="n">mcycleh_inc</span><span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">];</span>
<a name="l-1188"></a>
<a name="l-1189"></a>   <span class="n">rvdffe</span> <span class="p">#(</span><span class="mi">32</span><span class="p">)</span>  <span class="n">mcycleh_ff</span> <span class="p">(.</span><span class="o">*</span><span class="p">,</span> <span class="p">.</span><span class="n">en</span><span class="p">(</span><span class="n">wr_mcycleh_wb</span> <span class="o">|</span> <span class="n">mcyclel_cout_f</span><span class="p">),</span> <span class="p">.</span><span class="n">din</span><span class="p">(</span><span class="n">mcycleh_ns</span><span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">]),</span> <span class="p">.</span><span class="n">dout</span><span class="p">(</span><span class="n">mcycleh</span><span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">]));</span>
<a name="l-1190"></a>
<a name="l-1191"></a>   <span class="c1">// ----------------------------------------------------------------------</span>
<a name="l-1192"></a>   <span class="c1">// MINSTRETL (RW)</span>
<a name="l-1193"></a>   <span class="c1">// [31:0] : Lower Instruction retired count</span>
<a name="l-1194"></a>   <span class="c1">// From the spec &quot;Some CSRs, such as the instructions retired counter, instret, may be modified as side effects</span>
<a name="l-1195"></a>   <span class="c1">// of instruction execution. In these cases, if a CSR access instruction reads a CSR, it reads the</span>
<a name="l-1196"></a>   <span class="c1">// value prior to the execution of the instruction. If a CSR access instruction writes a CSR, the</span>
<a name="l-1197"></a>   <span class="c1">// update occurs after the execution of the instruction. In particular, a value written to instret by</span>
<a name="l-1198"></a>   <span class="c1">// one instruction will be the value read by the following instruction (i.e., the increment of instret</span>
<a name="l-1199"></a>   <span class="c1">// caused by the first instruction retiring happens before the write of the new value).&quot;</span>
<a name="l-1200"></a><span class="cp">   `define MINSTRETL 12&#39;hb02</span>
<a name="l-1201"></a>   <span class="kt">logic</span> <span class="n">i0_valid_no_ebreak_ecall_wb</span><span class="p">;</span>
<a name="l-1202"></a>   <span class="k">assign</span> <span class="n">i0_valid_no_ebreak_ecall_wb</span> <span class="o">=</span> <span class="n">i0_valid_wb</span> <span class="o">&amp;</span> <span class="o">~</span><span class="p">(</span><span class="n">ebreak_wb</span> <span class="o">|</span> <span class="n">ecall_wb</span> <span class="o">|</span> <span class="n">ebreak_to_debug_mode_wb</span><span class="p">);</span>
<a name="l-1203"></a>
<a name="l-1204"></a>   <span class="k">assign</span> <span class="n">wr_minstretl_wb</span> <span class="o">=</span> <span class="n">dec_csr_wen_wb_mod</span> <span class="o">&amp;</span> <span class="p">(</span><span class="n">dec_csr_wraddr_wb</span><span class="p">[</span><span class="mi">11</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="o">==</span> <span class="no">`MINSTRETL</span><span class="p">);</span>
<a name="l-1205"></a>
<a name="l-1206"></a>   <span class="k">assign</span> <span class="p">{</span><span class="n">minstretl_cout</span><span class="p">,</span> <span class="n">minstretl_inc</span><span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">]}</span> <span class="o">=</span> <span class="n">minstretl</span><span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="o">+</span> <span class="p">{</span><span class="mb">31&#39;b0</span><span class="p">,</span><span class="n">i0_valid_no_ebreak_ecall_wb</span><span class="p">}</span> <span class="o">+</span> <span class="p">{</span><span class="mb">31&#39;b0</span><span class="p">,</span><span class="n">i1_valid_wb</span><span class="p">};</span>
<a name="l-1207"></a>
<a name="l-1208"></a>   <span class="k">assign</span> <span class="n">minstret_enable</span> <span class="o">=</span> <span class="n">i0_valid_no_ebreak_ecall_wb</span> <span class="o">|</span> <span class="n">i1_valid_wb</span><span class="p">;</span>
<a name="l-1209"></a>
<a name="l-1210"></a>   <span class="k">assign</span> <span class="n">minstretl_ns</span><span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="n">wr_minstretl_wb</span> <span class="o">?</span> <span class="n">dec_csr_wrdata_wb</span><span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="o">:</span> <span class="n">minstretl_inc</span><span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">];</span>
<a name="l-1211"></a>   <span class="n">rvdffe</span> <span class="p">#(</span><span class="mi">32</span><span class="p">)</span>  <span class="n">minstretl_ff</span> <span class="p">(.</span><span class="o">*</span><span class="p">,</span> <span class="p">.</span><span class="n">en</span><span class="p">(</span><span class="n">minstret_enable</span> <span class="o">|</span> <span class="n">wr_minstretl_wb</span><span class="p">),</span> <span class="p">.</span><span class="n">din</span><span class="p">(</span><span class="n">minstretl_ns</span><span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">]),</span> <span class="p">.</span><span class="n">dout</span><span class="p">(</span><span class="n">minstretl</span><span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">]));</span>
<a name="l-1212"></a>   <span class="kt">logic</span> <span class="n">minstret_enable_f</span><span class="p">;</span>
<a name="l-1213"></a>   <span class="n">rvdff</span> <span class="p">#(</span><span class="mi">2</span><span class="p">)</span> <span class="n">minstretf_cout_ff</span> <span class="p">(.</span><span class="o">*</span><span class="p">,</span> <span class="p">.</span><span class="n">clk</span><span class="p">(</span><span class="n">free_clk</span><span class="p">),</span> <span class="p">.</span><span class="n">din</span><span class="p">({</span><span class="n">minstret_enable</span><span class="p">,</span> <span class="n">minstretl_cout</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">wr_minstreth_wb</span><span class="p">}),</span> <span class="p">.</span><span class="n">dout</span><span class="p">({</span><span class="n">minstret_enable_f</span><span class="p">,</span> <span class="n">minstretl_cout_f</span><span class="p">}));</span>
<a name="l-1214"></a>
<a name="l-1215"></a>   <span class="k">assign</span> <span class="n">minstretl_read</span><span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="n">minstretl</span><span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">];</span>
<a name="l-1216"></a>   <span class="c1">// ----------------------------------------------------------------------</span>
<a name="l-1217"></a>   <span class="c1">// MINSTRETH (RW)</span>
<a name="l-1218"></a>   <span class="c1">// [63:32] : Higher Instret count</span>
<a name="l-1219"></a>   <span class="c1">// Chained with minstretl. Note: minstretl overflow due to a minstreth write gets ignored.</span>
<a name="l-1220"></a>
<a name="l-1221"></a><span class="cp">   `define MINSTRETH 12&#39;hb82</span>
<a name="l-1222"></a>
<a name="l-1223"></a>   <span class="k">assign</span> <span class="n">wr_minstreth_wb</span> <span class="o">=</span> <span class="n">dec_csr_wen_wb_mod</span> <span class="o">&amp;</span> <span class="p">(</span><span class="n">dec_csr_wraddr_wb</span><span class="p">[</span><span class="mi">11</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="o">==</span> <span class="no">`MINSTRETH</span><span class="p">);</span>
<a name="l-1224"></a>
<a name="l-1225"></a>   <span class="k">assign</span> <span class="p">{</span><span class="n">minstreth_cout_nc</span><span class="p">,</span> <span class="n">minstreth_inc</span><span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">]}</span> <span class="o">=</span> <span class="n">minstreth</span><span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="o">+</span> <span class="p">{</span><span class="mb">31&#39;b0</span><span class="p">,</span> <span class="n">minstretl_cout_f</span><span class="p">};</span>
<a name="l-1226"></a>   <span class="k">assign</span> <span class="n">minstreth_ns</span><span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="n">wr_minstreth_wb</span> <span class="o">?</span> <span class="n">dec_csr_wrdata_wb</span><span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="o">:</span> <span class="n">minstreth_inc</span><span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">];</span>
<a name="l-1227"></a>   <span class="n">rvdffe</span> <span class="p">#(</span><span class="mi">32</span><span class="p">)</span>  <span class="n">minstreth_ff</span> <span class="p">(.</span><span class="o">*</span><span class="p">,</span> <span class="p">.</span><span class="n">en</span><span class="p">(</span><span class="n">minstret_enable_f</span> <span class="o">|</span> <span class="n">wr_minstreth_wb</span><span class="p">),</span> <span class="p">.</span><span class="n">din</span><span class="p">(</span><span class="n">minstreth_ns</span><span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">]),</span> <span class="p">.</span><span class="n">dout</span><span class="p">(</span><span class="n">minstreth</span><span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">]));</span>
<a name="l-1228"></a>
<a name="l-1229"></a>   <span class="k">assign</span> <span class="n">minstreth_read</span><span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="n">minstreth_inc</span><span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">];</span>
<a name="l-1230"></a>
<a name="l-1231"></a>   <span class="c1">// ----------------------------------------------------------------------</span>
<a name="l-1232"></a>   <span class="c1">// MSCRATCH (RW)</span>
<a name="l-1233"></a>   <span class="c1">// [31:0] : Scratch register</span>
<a name="l-1234"></a><span class="cp">   `define MSCRATCH 12&#39;h340</span>
<a name="l-1235"></a>
<a name="l-1236"></a>   <span class="k">assign</span> <span class="n">wr_mscratch_wb</span> <span class="o">=</span> <span class="n">dec_csr_wen_wb_mod</span> <span class="o">&amp;</span> <span class="p">(</span><span class="n">dec_csr_wraddr_wb</span><span class="p">[</span><span class="mi">11</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="o">==</span> <span class="no">`MSCRATCH</span><span class="p">);</span>
<a name="l-1237"></a>
<a name="l-1238"></a>   <span class="n">rvdffe</span> <span class="p">#(</span><span class="mi">32</span><span class="p">)</span>  <span class="n">mscratch_ff</span> <span class="p">(.</span><span class="o">*</span><span class="p">,</span> <span class="p">.</span><span class="n">en</span><span class="p">(</span><span class="n">wr_mscratch_wb</span><span class="p">),</span> <span class="p">.</span><span class="n">din</span><span class="p">(</span><span class="n">dec_csr_wrdata_wb</span><span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">]),</span> <span class="p">.</span><span class="n">dout</span><span class="p">(</span><span class="n">mscratch</span><span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">]));</span>
<a name="l-1239"></a>
<a name="l-1240"></a>   <span class="c1">// ----------------------------------------------------------------------</span>
<a name="l-1241"></a>   <span class="c1">// MEPC (RW)</span>
<a name="l-1242"></a>   <span class="c1">// [31:1] : Exception PC</span>
<a name="l-1243"></a><span class="cp">   `define MEPC 12&#39;h341</span>
<a name="l-1244"></a>
<a name="l-1245"></a>   <span class="c1">// NPC</span>
<a name="l-1246"></a>   <span class="kt">logic</span> <span class="n">sel_exu_npc_e4</span><span class="p">,</span> <span class="n">sel_flush_npc_e4</span><span class="p">,</span> <span class="n">sel_i0_npc_e4</span><span class="p">,</span> <span class="n">sel_hold_npc_e4</span><span class="p">;</span>
<a name="l-1247"></a>
<a name="l-1248"></a>   <span class="c1">// commit all ops</span>
<a name="l-1249"></a>   <span class="k">assign</span> <span class="n">sel_exu_npc_e4</span> <span class="o">=</span> <span class="o">~</span><span class="n">dec_tlu_dbg_halted</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">tlu_flush_lower_wb</span> <span class="o">&amp;</span> <span class="p">(</span><span class="n">dec_tlu_i0_valid_e4</span> <span class="o">|</span> <span class="n">dec_tlu_i1_valid_e4</span><span class="p">)</span> <span class="o">&amp;</span> <span class="o">~</span><span class="p">(</span><span class="n">dec_tlu_i1_valid_e4</span> <span class="o">&amp;</span> <span class="n">lsu_i0_rfnpc_dc4</span><span class="p">);</span>
<a name="l-1250"></a>   <span class="c1">// commit just i0 when there&#39;s a valid i1 that should be flushed</span>
<a name="l-1251"></a>   <span class="k">assign</span> <span class="n">sel_i0_npc_e4</span> <span class="o">=</span> <span class="o">~</span><span class="n">dec_tlu_dbg_halted</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">tlu_flush_lower_wb</span> <span class="o">&amp;</span> <span class="n">dec_tlu_i0_valid_e4</span> <span class="o">&amp;</span> <span class="n">lsu_i0_rfnpc_dc4</span> <span class="o">&amp;</span> <span class="n">dec_tlu_i1_valid_e4</span><span class="p">;</span>
<a name="l-1252"></a>   <span class="c1">// flush, update npc</span>
<a name="l-1253"></a>   <span class="k">assign</span> <span class="n">sel_flush_npc_e4</span> <span class="o">=</span> <span class="o">~</span><span class="n">dec_tlu_dbg_halted</span> <span class="o">&amp;</span> <span class="n">tlu_flush_lower_wb</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">dec_tlu_flush_noredir_wb</span><span class="p">;</span>
<a name="l-1254"></a>   <span class="c1">// hold prior npc</span>
<a name="l-1255"></a>   <span class="k">assign</span> <span class="n">sel_hold_npc_e4</span> <span class="o">=</span> <span class="o">~</span><span class="n">sel_exu_npc_e4</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">sel_flush_npc_e4</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">sel_i0_npc_e4</span><span class="p">;</span>
<a name="l-1256"></a>
<a name="l-1257"></a>   <span class="k">assign</span> <span class="n">npc_e4</span><span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="p">(</span> <span class="p">({</span><span class="mi">31</span><span class="p">{</span><span class="n">sel_exu_npc_e4</span><span class="p">}}</span> <span class="o">&amp;</span> <span class="n">exu_npc_e4</span><span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">1</span><span class="p">])</span> <span class="o">|</span>
<a name="l-1258"></a>                           <span class="p">({</span><span class="mi">31</span><span class="p">{</span><span class="n">sel_i0_npc_e4</span><span class="p">}}</span> <span class="o">&amp;</span> <span class="n">dec_tlu_i1_pc_e4</span><span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">1</span><span class="p">])</span> <span class="o">|</span>
<a name="l-1259"></a>                           <span class="p">({</span><span class="mi">31</span><span class="p">{</span><span class="o">~</span><span class="n">mpc_reset_run_req</span> <span class="o">&amp;</span> <span class="n">reset_delayed</span><span class="p">}}</span> <span class="o">&amp;</span> <span class="n">rst_vec</span><span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">1</span><span class="p">])</span> <span class="o">|</span> <span class="c1">// init to reset vector for mpc halt on reset case</span>
<a name="l-1260"></a>                           <span class="p">({</span><span class="mi">31</span><span class="p">{(</span><span class="n">sel_flush_npc_e4</span><span class="p">)}}</span> <span class="o">&amp;</span> <span class="n">tlu_flush_path_wb</span><span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">1</span><span class="p">])</span> <span class="o">|</span>
<a name="l-1261"></a>                           <span class="p">({</span><span class="mi">31</span><span class="p">{(</span><span class="n">sel_hold_npc_e4</span><span class="p">)}}</span> <span class="o">&amp;</span> <span class="n">npc_wb</span><span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">1</span><span class="p">])</span> <span class="p">);</span>
<a name="l-1262"></a>
<a name="l-1263"></a>   <span class="n">rvdffe</span> <span class="p">#(</span><span class="mi">31</span><span class="p">)</span>  <span class="n">npwbc_ff</span> <span class="p">(.</span><span class="o">*</span><span class="p">,</span> <span class="p">.</span><span class="n">en</span><span class="p">(</span><span class="n">sel_i0_npc_e4</span> <span class="o">|</span> <span class="n">sel_exu_npc_e4</span> <span class="o">|</span> <span class="n">sel_flush_npc_e4</span> <span class="o">|</span> <span class="n">reset_delayed</span><span class="p">),</span> <span class="p">.</span><span class="n">din</span><span class="p">(</span><span class="n">npc_e4</span><span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">1</span><span class="p">]),</span> <span class="p">.</span><span class="n">dout</span><span class="p">(</span><span class="n">npc_wb</span><span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">1</span><span class="p">]));</span>
<a name="l-1264"></a>
<a name="l-1265"></a>   <span class="c1">// PC has to be captured for exceptions and interrupts. For MRET, we could execute it and then take an</span>
<a name="l-1266"></a>   <span class="c1">// interrupt before the next instruction.</span>
<a name="l-1267"></a>   <span class="kt">logic</span> <span class="n">pc0_valid_e4</span><span class="p">,</span> <span class="n">pc1_valid_e4</span><span class="p">;</span>
<a name="l-1268"></a>   <span class="k">assign</span> <span class="n">pc0_valid_e4</span> <span class="o">=</span> <span class="o">~</span><span class="n">dec_tlu_dbg_halted</span> <span class="o">&amp;</span> <span class="n">dec_tlu_i0_valid_e4</span><span class="p">;</span>
<a name="l-1269"></a>   <span class="k">assign</span> <span class="n">pc1_valid_e4</span> <span class="o">=</span> <span class="o">~</span><span class="n">dec_tlu_dbg_halted</span> <span class="o">&amp;</span> <span class="n">dec_tlu_i0_valid_e4</span> <span class="o">&amp;</span> <span class="n">dec_tlu_i1_valid_e4</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">lsu_i0_exc_dc4</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">rfpc_i0_e4</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">inst_acc_e4</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">i0_trigger_hit_e4</span><span class="p">;</span>
<a name="l-1270"></a>
<a name="l-1271"></a>   <span class="k">assign</span> <span class="n">pc_e4</span><span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="p">(</span> <span class="p">({</span><span class="mi">31</span><span class="p">{</span> <span class="n">pc0_valid_e4</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">pc1_valid_e4</span><span class="p">}}</span> <span class="o">&amp;</span> <span class="n">dec_tlu_i0_pc_e4</span><span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">1</span><span class="p">])</span> <span class="o">|</span>
<a name="l-1272"></a>                          <span class="p">({</span><span class="mi">31</span><span class="p">{</span> <span class="n">pc1_valid_e4</span><span class="p">}}</span> <span class="o">&amp;</span> <span class="n">dec_tlu_i1_pc_e4</span><span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">1</span><span class="p">])</span> <span class="o">|</span>
<a name="l-1273"></a>                          <span class="p">({</span><span class="mi">31</span><span class="p">{</span><span class="o">~</span><span class="n">pc0_valid_e4</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">pc1_valid_e4</span><span class="p">}}</span> <span class="o">&amp;</span> <span class="n">pc_wb</span><span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">1</span><span class="p">])</span>
<a name="l-1274"></a>                          <span class="p">);</span>
<a name="l-1275"></a>
<a name="l-1276"></a>   <span class="n">rvdffe</span> <span class="p">#(</span><span class="mi">31</span><span class="p">)</span>  <span class="n">pwbc_ff</span> <span class="p">(.</span><span class="o">*</span><span class="p">,</span> <span class="p">.</span><span class="n">en</span><span class="p">(</span><span class="n">pc0_valid_e4</span> <span class="o">|</span> <span class="n">pc1_valid_e4</span><span class="p">),</span> <span class="p">.</span><span class="n">din</span><span class="p">(</span><span class="n">pc_e4</span><span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">1</span><span class="p">]),</span> <span class="p">.</span><span class="n">dout</span><span class="p">(</span><span class="n">pc_wb</span><span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">1</span><span class="p">]));</span>
<a name="l-1277"></a>
<a name="l-1278"></a>   <span class="k">assign</span> <span class="n">wr_mepc_wb</span> <span class="o">=</span> <span class="n">dec_csr_wen_wb_mod</span> <span class="o">&amp;</span> <span class="p">(</span><span class="n">dec_csr_wraddr_wb</span><span class="p">[</span><span class="mi">11</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="o">==</span> <span class="no">`MEPC</span><span class="p">);</span>
<a name="l-1279"></a>
<a name="l-1280"></a>   <span class="k">assign</span> <span class="n">mepc_ns</span><span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="p">(</span> <span class="p">({</span><span class="mi">31</span><span class="p">{</span><span class="n">i0_exception_valid_wb</span> <span class="o">|</span> <span class="n">lsu_exc_valid_wb</span> <span class="o">|</span> <span class="n">mepc_trigger_hit_sel_pc_wb</span><span class="p">}}</span> <span class="o">&amp;</span> <span class="n">pc_wb</span><span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">1</span><span class="p">])</span> <span class="o">|</span>
<a name="l-1281"></a>                            <span class="p">({</span><span class="mi">31</span><span class="p">{</span><span class="n">interrupt_valid_wb</span><span class="p">}}</span> <span class="o">&amp;</span> <span class="n">npc_wb</span><span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">1</span><span class="p">])</span> <span class="o">|</span>
<a name="l-1282"></a>                            <span class="p">({</span><span class="mi">31</span><span class="p">{</span><span class="n">wr_mepc_wb</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">exc_or_int_valid_wb</span><span class="p">}}</span> <span class="o">&amp;</span> <span class="n">dec_csr_wrdata_wb</span><span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">1</span><span class="p">])</span> <span class="o">|</span>
<a name="l-1283"></a>                            <span class="p">({</span><span class="mi">31</span><span class="p">{</span><span class="o">~</span><span class="n">wr_mepc_wb</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">exc_or_int_valid_wb</span><span class="p">}}</span> <span class="o">&amp;</span> <span class="n">mepc</span><span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">1</span><span class="p">])</span> <span class="p">);</span>
<a name="l-1284"></a>
<a name="l-1285"></a>
<a name="l-1286"></a>   <span class="n">rvdff</span> <span class="p">#(</span><span class="mi">31</span><span class="p">)</span>  <span class="n">mepc_ff</span> <span class="p">(.</span><span class="o">*</span><span class="p">,</span> <span class="p">.</span><span class="n">clk</span><span class="p">(</span><span class="n">e4e5_int_clk</span><span class="p">),</span> <span class="p">.</span><span class="n">din</span><span class="p">(</span><span class="n">mepc_ns</span><span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">1</span><span class="p">]),</span> <span class="p">.</span><span class="n">dout</span><span class="p">(</span><span class="n">mepc</span><span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">1</span><span class="p">]));</span>
<a name="l-1287"></a>
<a name="l-1288"></a>   <span class="c1">// ----------------------------------------------------------------------</span>
<a name="l-1289"></a>   <span class="c1">// MCAUSE (RW)</span>
<a name="l-1290"></a>   <span class="c1">// [31:0] : Exception Cause</span>
<a name="l-1291"></a><span class="cp">   `define MCAUSE 12&#39;h342</span>
<a name="l-1292"></a>
<a name="l-1293"></a>   <span class="k">assign</span> <span class="n">wr_mcause_wb</span> <span class="o">=</span> <span class="n">dec_csr_wen_wb_mod</span> <span class="o">&amp;</span> <span class="p">(</span><span class="n">dec_csr_wraddr_wb</span><span class="p">[</span><span class="mi">11</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="o">==</span> <span class="no">`MCAUSE</span><span class="p">);</span>
<a name="l-1294"></a>
<a name="l-1295"></a>   <span class="k">assign</span> <span class="n">mcause_ns</span><span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="p">(</span> <span class="p">({</span><span class="mi">32</span><span class="p">{</span><span class="n">exc_or_int_valid_wb</span> <span class="o">&amp;</span> <span class="n">take_nmi_wb</span> <span class="o">&amp;</span> <span class="n">nmi_lsu_store_type_f</span><span class="p">}}</span> <span class="o">&amp;</span> <span class="p">{</span><span class="mh">32&#39;hf000_0000</span><span class="p">})</span> <span class="o">|</span>
<a name="l-1296"></a>                              <span class="p">({</span><span class="mi">32</span><span class="p">{</span><span class="n">exc_or_int_valid_wb</span> <span class="o">&amp;</span> <span class="n">take_nmi_wb</span> <span class="o">&amp;</span> <span class="n">nmi_lsu_load_type_f</span><span class="p">}}</span> <span class="o">&amp;</span> <span class="p">{</span><span class="mh">32&#39;hf000_0001</span><span class="p">})</span> <span class="o">|</span>
<a name="l-1297"></a>                              <span class="p">({</span><span class="mi">32</span><span class="p">{</span><span class="n">exc_or_int_valid_wb</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">take_nmi_wb</span><span class="p">}}</span> <span class="o">&amp;</span> <span class="p">{</span><span class="n">interrupt_valid_wb</span><span class="p">,</span> <span class="mb">26&#39;b0</span><span class="p">,</span> <span class="n">exc_cause_wb</span><span class="p">[</span><span class="mi">4</span><span class="o">:</span><span class="mi">0</span><span class="p">]})</span> <span class="o">|</span>
<a name="l-1298"></a>                              <span class="p">({</span><span class="mi">32</span><span class="p">{</span><span class="n">wr_mcause_wb</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">exc_or_int_valid_wb</span><span class="p">}}</span> <span class="o">&amp;</span> <span class="n">dec_csr_wrdata_wb</span><span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">])</span> <span class="o">|</span>
<a name="l-1299"></a>                              <span class="p">({</span><span class="mi">32</span><span class="p">{</span><span class="o">~</span><span class="n">wr_mcause_wb</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">exc_or_int_valid_wb</span><span class="p">}}</span> <span class="o">&amp;</span> <span class="n">mcause</span><span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">])</span> <span class="p">);</span>
<a name="l-1300"></a>
<a name="l-1301"></a>   <span class="n">rvdff</span> <span class="p">#(</span><span class="mi">32</span><span class="p">)</span>  <span class="n">mcause_ff</span> <span class="p">(.</span><span class="o">*</span><span class="p">,</span> <span class="p">.</span><span class="n">clk</span><span class="p">(</span><span class="n">e4e5_int_clk</span><span class="p">),</span> <span class="p">.</span><span class="n">din</span><span class="p">(</span><span class="n">mcause_ns</span><span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">]),</span> <span class="p">.</span><span class="n">dout</span><span class="p">(</span><span class="n">mcause</span><span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">]));</span>
<a name="l-1302"></a>
<a name="l-1303"></a>   <span class="c1">// ----------------------------------------------------------------------</span>
<a name="l-1304"></a>   <span class="c1">// MTVAL (RW)</span>
<a name="l-1305"></a>   <span class="c1">// [31:0] : Exception address if relevant</span>
<a name="l-1306"></a><span class="cp">   `define MTVAL 12&#39;h343</span>
<a name="l-1307"></a>
<a name="l-1308"></a>   <span class="k">assign</span> <span class="n">wr_mtval_wb</span> <span class="o">=</span> <span class="n">dec_csr_wen_wb_mod</span> <span class="o">&amp;</span> <span class="p">(</span><span class="n">dec_csr_wraddr_wb</span><span class="p">[</span><span class="mi">11</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="o">==</span> <span class="no">`MTVAL</span><span class="p">);</span>
<a name="l-1309"></a>   <span class="k">assign</span> <span class="n">mtval_capture_pc_wb</span> <span class="o">=</span> <span class="n">exc_or_int_valid_wb</span> <span class="o">&amp;</span> <span class="p">(</span><span class="n">ebreak_wb</span> <span class="o">|</span> <span class="p">(</span><span class="n">inst_acc_wb</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">inst_acc_second_wb</span><span class="p">)</span> <span class="o">|</span> <span class="n">mepc_trigger_hit_sel_pc_wb</span><span class="p">)</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">take_nmi_wb</span><span class="p">;</span>
<a name="l-1310"></a>   <span class="k">assign</span> <span class="n">mtval_capture_pc_plus2_wb</span> <span class="o">=</span> <span class="n">exc_or_int_valid_wb</span> <span class="o">&amp;</span> <span class="p">(</span><span class="n">inst_acc_wb</span> <span class="o">&amp;</span> <span class="n">inst_acc_second_wb</span><span class="p">)</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">take_nmi_wb</span><span class="p">;</span>
<a name="l-1311"></a>   <span class="k">assign</span> <span class="n">mtval_capture_inst_wb</span> <span class="o">=</span> <span class="n">exc_or_int_valid_wb</span> <span class="o">&amp;</span> <span class="n">illegal_wb</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">take_nmi_wb</span><span class="p">;</span>
<a name="l-1312"></a>   <span class="k">assign</span> <span class="n">mtval_capture_lsu_wb</span> <span class="o">=</span> <span class="n">exc_or_int_valid_wb</span> <span class="o">&amp;</span> <span class="n">lsu_exc_valid_wb</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">take_nmi_wb</span><span class="p">;</span>
<a name="l-1313"></a>   <span class="k">assign</span> <span class="n">mtval_clear_wb</span> <span class="o">=</span> <span class="n">exc_or_int_valid_wb</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">mtval_capture_pc_wb</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">mtval_capture_inst_wb</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">mtval_capture_lsu_wb</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">mepc_trigger_hit_sel_pc_wb</span><span class="p">;</span>
<a name="l-1314"></a>
<a name="l-1315"></a>
<a name="l-1316"></a>   <span class="k">assign</span> <span class="n">mtval_ns</span><span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="p">(({</span><span class="mi">32</span><span class="p">{</span><span class="n">mtval_capture_pc_wb</span><span class="p">}}</span> <span class="o">&amp;</span> <span class="p">{</span><span class="n">pc_wb</span><span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">1</span><span class="p">],</span> <span class="mb">1&#39;b0</span><span class="p">})</span> <span class="o">|</span>
<a name="l-1317"></a>                            <span class="p">({</span><span class="mi">32</span><span class="p">{</span><span class="n">mtval_capture_pc_plus2_wb</span><span class="p">}}</span> <span class="o">&amp;</span> <span class="p">{</span><span class="n">pc_wb</span><span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">1</span><span class="p">]</span> <span class="o">+</span> <span class="mb">31&#39;b1</span><span class="p">,</span> <span class="mb">1&#39;b0</span><span class="p">})</span> <span class="o">|</span>
<a name="l-1318"></a>                            <span class="p">({</span><span class="mi">32</span><span class="p">{</span><span class="n">mtval_capture_inst_wb</span><span class="p">}}</span> <span class="o">&amp;</span> <span class="n">dec_illegal_inst</span><span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">])</span> <span class="o">|</span>
<a name="l-1319"></a>                            <span class="p">({</span><span class="mi">32</span><span class="p">{</span><span class="n">mtval_capture_lsu_wb</span><span class="p">}}</span> <span class="o">&amp;</span> <span class="n">lsu_error_pkt_addr_wb</span><span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">])</span> <span class="o">|</span>
<a name="l-1320"></a>                            <span class="p">({</span><span class="mi">32</span><span class="p">{</span><span class="n">wr_mtval_wb</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">interrupt_valid_wb</span><span class="p">}}</span> <span class="o">&amp;</span> <span class="n">dec_csr_wrdata_wb</span><span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">])</span> <span class="o">|</span>
<a name="l-1321"></a>                            <span class="p">({</span><span class="mi">32</span><span class="p">{</span><span class="o">~</span><span class="n">take_nmi_wb</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">wr_mtval_wb</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">mtval_capture_pc_wb</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">mtval_capture_inst_wb</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">mtval_clear_wb</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">mtval_capture_lsu_wb</span><span class="p">}}</span> <span class="o">&amp;</span> <span class="n">mtval</span><span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">])</span> <span class="p">);</span>
<a name="l-1322"></a>
<a name="l-1323"></a>
<a name="l-1324"></a>   <span class="n">rvdff</span> <span class="p">#(</span><span class="mi">32</span><span class="p">)</span>  <span class="n">mtval_ff</span> <span class="p">(.</span><span class="o">*</span><span class="p">,</span> <span class="p">.</span><span class="n">clk</span><span class="p">(</span><span class="n">e4e5_int_clk</span><span class="p">),</span> <span class="p">.</span><span class="n">din</span><span class="p">(</span><span class="n">mtval_ns</span><span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">]),</span> <span class="p">.</span><span class="n">dout</span><span class="p">(</span><span class="n">mtval</span><span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">]));</span>
<a name="l-1325"></a>
<a name="l-1326"></a>   <span class="c1">// ----------------------------------------------------------------------</span>
<a name="l-1327"></a>   <span class="c1">// MCGC (RW) Clock gating control</span>
<a name="l-1328"></a>   <span class="c1">// [31:9] : Reserved, reads 0x0</span>
<a name="l-1329"></a>   <span class="c1">// [8]    : misc_clk_override</span>
<a name="l-1330"></a>   <span class="c1">// [7]    : dec_clk_override</span>
<a name="l-1331"></a>   <span class="c1">// [6]    : exu_clk_override</span>
<a name="l-1332"></a>   <span class="c1">// [5]    : ifu_clk_override</span>
<a name="l-1333"></a>   <span class="c1">// [4]    : lsu_clk_override</span>
<a name="l-1334"></a>   <span class="c1">// [3]    : bus_clk_override</span>
<a name="l-1335"></a>   <span class="c1">// [2]    : pic_clk_override</span>
<a name="l-1336"></a>   <span class="c1">// [1]    : dccm_clk_override</span>
<a name="l-1337"></a>   <span class="c1">// [0]    : icm_clk_override</span>
<a name="l-1338"></a>   <span class="c1">//</span>
<a name="l-1339"></a><span class="cp">   `define MCGC 12&#39;h7f8</span>
<a name="l-1340"></a>   <span class="k">assign</span> <span class="n">wr_mcgc_wb</span> <span class="o">=</span> <span class="n">dec_csr_wen_wb_mod</span> <span class="o">&amp;</span> <span class="p">(</span><span class="n">dec_csr_wraddr_wb</span><span class="p">[</span><span class="mi">11</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="o">==</span> <span class="no">`MCGC</span><span class="p">);</span>
<a name="l-1341"></a>
<a name="l-1342"></a>   <span class="n">rvdffe</span> <span class="p">#(</span><span class="mi">9</span><span class="p">)</span>  <span class="n">mcgc_ff</span> <span class="p">(.</span><span class="o">*</span><span class="p">,</span> <span class="p">.</span><span class="n">en</span><span class="p">(</span><span class="n">wr_mcgc_wb</span><span class="p">),</span> <span class="p">.</span><span class="n">din</span><span class="p">(</span><span class="n">dec_csr_wrdata_wb</span><span class="p">[</span><span class="mi">8</span><span class="o">:</span><span class="mi">0</span><span class="p">]),</span> <span class="p">.</span><span class="n">dout</span><span class="p">(</span><span class="n">mcgc</span><span class="p">[</span><span class="mi">8</span><span class="o">:</span><span class="mi">0</span><span class="p">]));</span>
<a name="l-1343"></a>
<a name="l-1344"></a>   <span class="k">assign</span> <span class="n">dec_tlu_misc_clk_override</span> <span class="o">=</span> <span class="n">mcgc</span><span class="p">[</span><span class="mi">8</span><span class="p">];</span>
<a name="l-1345"></a>   <span class="k">assign</span> <span class="n">dec_tlu_dec_clk_override</span>  <span class="o">=</span> <span class="n">mcgc</span><span class="p">[</span><span class="mi">7</span><span class="p">];</span>
<a name="l-1346"></a>   <span class="k">assign</span> <span class="n">dec_tlu_exu_clk_override</span>  <span class="o">=</span> <span class="n">mcgc</span><span class="p">[</span><span class="mi">6</span><span class="p">];</span>
<a name="l-1347"></a>   <span class="k">assign</span> <span class="n">dec_tlu_ifu_clk_override</span>  <span class="o">=</span> <span class="n">mcgc</span><span class="p">[</span><span class="mi">5</span><span class="p">];</span>
<a name="l-1348"></a>   <span class="k">assign</span> <span class="n">dec_tlu_lsu_clk_override</span>  <span class="o">=</span> <span class="n">mcgc</span><span class="p">[</span><span class="mi">4</span><span class="p">];</span>
<a name="l-1349"></a>   <span class="k">assign</span> <span class="n">dec_tlu_bus_clk_override</span>  <span class="o">=</span> <span class="n">mcgc</span><span class="p">[</span><span class="mi">3</span><span class="p">];</span>
<a name="l-1350"></a>   <span class="k">assign</span> <span class="n">dec_tlu_pic_clk_override</span>  <span class="o">=</span> <span class="n">mcgc</span><span class="p">[</span><span class="mi">2</span><span class="p">];</span>
<a name="l-1351"></a>   <span class="k">assign</span> <span class="n">dec_tlu_dccm_clk_override</span> <span class="o">=</span> <span class="n">mcgc</span><span class="p">[</span><span class="mi">1</span><span class="p">];</span>
<a name="l-1352"></a>   <span class="k">assign</span> <span class="n">dec_tlu_icm_clk_override</span>  <span class="o">=</span> <span class="n">mcgc</span><span class="p">[</span><span class="mi">0</span><span class="p">];</span>
<a name="l-1353"></a>
<a name="l-1354"></a>   <span class="c1">// ----------------------------------------------------------------------</span>
<a name="l-1355"></a>   <span class="c1">// MFDC (RW) Feature Disable Control</span>
<a name="l-1356"></a>   <span class="c1">// [31:19] : Reserved, reads 0x0</span>
<a name="l-1357"></a>   <span class="c1">// [18:16] : DMA QoS Prty</span>
<a name="l-1358"></a>   <span class="c1">// [15:11] : Reserved, reads 0x0</span>
<a name="l-1359"></a>   <span class="c1">// [10]   : Disable dual issue</span>
<a name="l-1360"></a>   <span class="c1">// [9]    : Disable pic multiple ints</span>
<a name="l-1361"></a>   <span class="c1">// [8]    : Disable core ecc</span>
<a name="l-1362"></a>   <span class="c1">// [7]    : Disable secondary alu?s</span>
<a name="l-1363"></a>   <span class="c1">// [6]    : Disable multiple outstanding sideeffect accesses to bus</span>
<a name="l-1364"></a>   <span class="c1">// [5]    : Disable non-blocking loads/divides</span>
<a name="l-1365"></a>   <span class="c1">// [4]    : Disable fast divide</span>
<a name="l-1366"></a>   <span class="c1">// [3]    : Disable branch prediction and return stack</span>
<a name="l-1367"></a>   <span class="c1">// [2]    : Disable write buffer coalescing</span>
<a name="l-1368"></a>   <span class="c1">// [1]    : Disable load misses that bypass the write buffer</span>
<a name="l-1369"></a>   <span class="c1">// [0]    : Disable pipelining - Enable single instruction execution</span>
<a name="l-1370"></a>   <span class="c1">//</span>
<a name="l-1371"></a><span class="cp">   `define MFDC 12&#39;h7f9</span>
<a name="l-1372"></a>
<a name="l-1373"></a>   <span class="k">assign</span> <span class="n">wr_mfdc_wb</span> <span class="o">=</span> <span class="n">dec_csr_wen_wb_mod</span> <span class="o">&amp;</span> <span class="p">(</span><span class="n">dec_csr_wraddr_wb</span><span class="p">[</span><span class="mi">11</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="o">==</span> <span class="no">`MFDC</span><span class="p">);</span>
<a name="l-1374"></a>
<a name="l-1375"></a>   <span class="n">rvdffe</span> <span class="p">#(</span><span class="mi">14</span><span class="p">)</span>  <span class="n">mfdc_ff</span> <span class="p">(.</span><span class="o">*</span><span class="p">,</span> <span class="p">.</span><span class="n">en</span><span class="p">(</span><span class="n">wr_mfdc_wb</span><span class="p">),</span> <span class="p">.</span><span class="n">din</span><span class="p">(</span><span class="n">mfdc_ns</span><span class="p">[</span><span class="mi">13</span><span class="o">:</span><span class="mi">0</span><span class="p">]),</span> <span class="p">.</span><span class="n">dout</span><span class="p">(</span><span class="n">mfdc_int</span><span class="p">[</span><span class="mi">13</span><span class="o">:</span><span class="mi">0</span><span class="p">]));</span>
<a name="l-1376"></a>
<a name="l-1377"></a>   <span class="no">`ifdef</span> <span class="n">RV_BUILD_AXI4</span>
<a name="l-1378"></a>   <span class="c1">// flip poweron value of bit 6 for AXI build</span>
<a name="l-1379"></a>   <span class="k">assign</span> <span class="n">mfdc_ns</span><span class="p">[</span><span class="mi">13</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span><span class="o">~</span><span class="n">dec_csr_wrdata_wb</span><span class="p">[</span><span class="mi">18</span><span class="o">:</span><span class="mi">16</span><span class="p">],</span><span class="n">dec_csr_wrdata_wb</span><span class="p">[</span><span class="mi">10</span><span class="o">:</span><span class="mi">7</span><span class="p">],</span> <span class="o">~</span><span class="n">dec_csr_wrdata_wb</span><span class="p">[</span><span class="mi">6</span><span class="p">],</span> <span class="n">dec_csr_wrdata_wb</span><span class="p">[</span><span class="mi">5</span><span class="o">:</span><span class="mi">0</span><span class="p">]};</span>
<a name="l-1380"></a>   <span class="k">assign</span> <span class="n">mfdc</span><span class="p">[</span><span class="mi">18</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span><span class="o">~</span><span class="n">mfdc_int</span><span class="p">[</span><span class="mi">13</span><span class="o">:</span><span class="mi">11</span><span class="p">],</span> <span class="mb">5&#39;b0</span><span class="p">,</span> <span class="n">mfdc_int</span><span class="p">[</span><span class="mi">10</span><span class="o">:</span><span class="mi">7</span><span class="p">],</span> <span class="o">~</span><span class="n">mfdc_int</span><span class="p">[</span><span class="mi">6</span><span class="p">],</span> <span class="n">mfdc_int</span><span class="p">[</span><span class="mi">5</span><span class="o">:</span><span class="mi">0</span><span class="p">]};</span>
<a name="l-1381"></a>   <span class="no">`else</span>
<a name="l-1382"></a>   <span class="k">assign</span> <span class="n">mfdc_ns</span><span class="p">[</span><span class="mi">13</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span><span class="o">~</span><span class="n">dec_csr_wrdata_wb</span><span class="p">[</span><span class="mi">18</span><span class="o">:</span><span class="mi">16</span><span class="p">],</span><span class="n">dec_csr_wrdata_wb</span><span class="p">[</span><span class="mi">10</span><span class="o">:</span><span class="mi">0</span><span class="p">]};</span>
<a name="l-1383"></a>   <span class="k">assign</span> <span class="n">mfdc</span><span class="p">[</span><span class="mi">18</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span><span class="o">~</span><span class="n">mfdc_int</span><span class="p">[</span><span class="mi">13</span><span class="o">:</span><span class="mi">11</span><span class="p">],</span> <span class="mb">5&#39;b0</span><span class="p">,</span> <span class="n">mfdc_int</span><span class="p">[</span><span class="mi">10</span><span class="o">:</span><span class="mi">0</span><span class="p">]};</span>
<a name="l-1384"></a>   <span class="no">`endif</span>
<a name="l-1385"></a>
<a name="l-1386"></a>   <span class="k">assign</span> <span class="n">dec_tlu_dma_qos_prty</span><span class="p">[</span><span class="mi">2</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="n">mfdc</span><span class="p">[</span><span class="mi">18</span><span class="o">:</span><span class="mi">16</span><span class="p">];</span>
<a name="l-1387"></a>   <span class="k">assign</span> <span class="n">dec_tlu_dual_issue_disable</span> <span class="o">=</span> <span class="n">mfdc</span><span class="p">[</span><span class="mi">10</span><span class="p">];</span>
<a name="l-1388"></a>   <span class="k">assign</span> <span class="n">dec_tlu_core_ecc_disable</span> <span class="o">=</span> <span class="n">mfdc</span><span class="p">[</span><span class="mi">8</span><span class="p">];</span>
<a name="l-1389"></a>   <span class="k">assign</span> <span class="n">dec_tlu_sec_alu_disable</span> <span class="o">=</span> <span class="n">mfdc</span><span class="p">[</span><span class="mi">7</span><span class="p">];</span>
<a name="l-1390"></a>   <span class="k">assign</span> <span class="n">dec_tlu_sideeffect_posted_disable</span> <span class="o">=</span> <span class="n">mfdc</span><span class="p">[</span><span class="mi">6</span><span class="p">];</span>
<a name="l-1391"></a>   <span class="k">assign</span> <span class="n">dec_tlu_non_blocking_disable</span> <span class="o">=</span> <span class="n">mfdc</span><span class="p">[</span><span class="mi">5</span><span class="p">];</span>
<a name="l-1392"></a>   <span class="k">assign</span> <span class="n">dec_tlu_fast_div_disable</span> <span class="o">=</span> <span class="n">mfdc</span><span class="p">[</span><span class="mi">4</span><span class="p">];</span>
<a name="l-1393"></a>   <span class="k">assign</span> <span class="n">dec_tlu_bpred_disable</span> <span class="o">=</span> <span class="n">mfdc</span><span class="p">[</span><span class="mi">3</span><span class="p">];</span>
<a name="l-1394"></a>   <span class="k">assign</span> <span class="n">dec_tlu_wb_coalescing_disable</span> <span class="o">=</span> <span class="n">mfdc</span><span class="p">[</span><span class="mi">2</span><span class="p">];</span>
<a name="l-1395"></a>   <span class="k">assign</span> <span class="n">dec_tlu_ld_miss_byp_wb_disable</span> <span class="o">=</span> <span class="n">mfdc</span><span class="p">[</span><span class="mi">1</span><span class="p">];</span>
<a name="l-1396"></a>   <span class="k">assign</span> <span class="n">dec_tlu_pipelining_disable</span> <span class="o">=</span> <span class="n">mfdc</span><span class="p">[</span><span class="mi">0</span><span class="p">];</span>
<a name="l-1397"></a>
<a name="l-1398"></a>   <span class="c1">// ----------------------------------------------------------------------</span>
<a name="l-1399"></a>   <span class="c1">// MCPC (RW) Pause counter</span>
<a name="l-1400"></a>   <span class="c1">// [31:0] : Reads 0x0, decs in the wb register in decode_ctl</span>
<a name="l-1401"></a>
<a name="l-1402"></a><span class="cp">   `define MCPC 12&#39;h7c2</span>
<a name="l-1403"></a>   <span class="k">assign</span> <span class="n">dec_tlu_wr_pause_wb</span> <span class="o">=</span> <span class="n">dec_csr_wen_wb_mod</span> <span class="o">&amp;</span> <span class="p">(</span><span class="n">dec_csr_wraddr_wb</span><span class="p">[</span><span class="mi">11</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="o">==</span> <span class="no">`MCPC</span><span class="p">)</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">interrupt_valid_wb</span><span class="p">;</span>
<a name="l-1404"></a>
<a name="l-1405"></a>   <span class="c1">// ----------------------------------------------------------------------</span>
<a name="l-1406"></a>   <span class="c1">// MRAC (RW)</span>
<a name="l-1407"></a>   <span class="c1">// [31:0] : Region Access Control Register, 16 regions, {side_effect, cachable} pairs</span>
<a name="l-1408"></a><span class="cp">   `define MRAC 12&#39;h7c0</span>
<a name="l-1409"></a>
<a name="l-1410"></a>   <span class="k">assign</span> <span class="n">wr_mrac_wb</span> <span class="o">=</span> <span class="n">dec_csr_wen_wb_mod</span> <span class="o">&amp;</span> <span class="p">(</span><span class="n">dec_csr_wraddr_wb</span><span class="p">[</span><span class="mi">11</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="o">==</span> <span class="no">`MRAC</span><span class="p">);</span>
<a name="l-1411"></a>
<a name="l-1412"></a>   <span class="c1">// prevent pairs of 0x11, side_effect and cacheable</span>
<a name="l-1413"></a>   <span class="kt">logic</span> <span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">mrac_in</span><span class="p">;</span>
<a name="l-1414"></a>   <span class="k">assign</span> <span class="n">mrac_in</span><span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span><span class="n">dec_csr_wrdata_wb</span><span class="p">[</span><span class="mi">31</span><span class="p">],</span> <span class="n">dec_csr_wrdata_wb</span><span class="p">[</span><span class="mi">30</span><span class="p">]</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">dec_csr_wrdata_wb</span><span class="p">[</span><span class="mi">31</span><span class="p">],</span>
<a name="l-1415"></a>                           <span class="n">dec_csr_wrdata_wb</span><span class="p">[</span><span class="mi">29</span><span class="p">],</span> <span class="n">dec_csr_wrdata_wb</span><span class="p">[</span><span class="mi">28</span><span class="p">]</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">dec_csr_wrdata_wb</span><span class="p">[</span><span class="mi">29</span><span class="p">],</span>
<a name="l-1416"></a>                           <span class="n">dec_csr_wrdata_wb</span><span class="p">[</span><span class="mi">27</span><span class="p">],</span> <span class="n">dec_csr_wrdata_wb</span><span class="p">[</span><span class="mi">26</span><span class="p">]</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">dec_csr_wrdata_wb</span><span class="p">[</span><span class="mi">27</span><span class="p">],</span>
<a name="l-1417"></a>                           <span class="n">dec_csr_wrdata_wb</span><span class="p">[</span><span class="mi">25</span><span class="p">],</span> <span class="n">dec_csr_wrdata_wb</span><span class="p">[</span><span class="mi">24</span><span class="p">]</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">dec_csr_wrdata_wb</span><span class="p">[</span><span class="mi">25</span><span class="p">],</span>
<a name="l-1418"></a>                           <span class="n">dec_csr_wrdata_wb</span><span class="p">[</span><span class="mi">23</span><span class="p">],</span> <span class="n">dec_csr_wrdata_wb</span><span class="p">[</span><span class="mi">22</span><span class="p">]</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">dec_csr_wrdata_wb</span><span class="p">[</span><span class="mi">23</span><span class="p">],</span>
<a name="l-1419"></a>                           <span class="n">dec_csr_wrdata_wb</span><span class="p">[</span><span class="mi">21</span><span class="p">],</span> <span class="n">dec_csr_wrdata_wb</span><span class="p">[</span><span class="mi">20</span><span class="p">]</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">dec_csr_wrdata_wb</span><span class="p">[</span><span class="mi">21</span><span class="p">],</span>
<a name="l-1420"></a>                           <span class="n">dec_csr_wrdata_wb</span><span class="p">[</span><span class="mi">19</span><span class="p">],</span> <span class="n">dec_csr_wrdata_wb</span><span class="p">[</span><span class="mi">18</span><span class="p">]</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">dec_csr_wrdata_wb</span><span class="p">[</span><span class="mi">19</span><span class="p">],</span>
<a name="l-1421"></a>                           <span class="n">dec_csr_wrdata_wb</span><span class="p">[</span><span class="mi">17</span><span class="p">],</span> <span class="n">dec_csr_wrdata_wb</span><span class="p">[</span><span class="mi">16</span><span class="p">]</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">dec_csr_wrdata_wb</span><span class="p">[</span><span class="mi">17</span><span class="p">],</span>
<a name="l-1422"></a>                           <span class="n">dec_csr_wrdata_wb</span><span class="p">[</span><span class="mi">15</span><span class="p">],</span> <span class="n">dec_csr_wrdata_wb</span><span class="p">[</span><span class="mi">14</span><span class="p">]</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">dec_csr_wrdata_wb</span><span class="p">[</span><span class="mi">15</span><span class="p">],</span>
<a name="l-1423"></a>                           <span class="n">dec_csr_wrdata_wb</span><span class="p">[</span><span class="mi">13</span><span class="p">],</span> <span class="n">dec_csr_wrdata_wb</span><span class="p">[</span><span class="mi">12</span><span class="p">]</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">dec_csr_wrdata_wb</span><span class="p">[</span><span class="mi">13</span><span class="p">],</span>
<a name="l-1424"></a>                           <span class="n">dec_csr_wrdata_wb</span><span class="p">[</span><span class="mi">11</span><span class="p">],</span> <span class="n">dec_csr_wrdata_wb</span><span class="p">[</span><span class="mi">10</span><span class="p">]</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">dec_csr_wrdata_wb</span><span class="p">[</span><span class="mi">11</span><span class="p">],</span>
<a name="l-1425"></a>                           <span class="n">dec_csr_wrdata_wb</span><span class="p">[</span><span class="mi">9</span><span class="p">],</span> <span class="n">dec_csr_wrdata_wb</span><span class="p">[</span><span class="mi">8</span><span class="p">]</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">dec_csr_wrdata_wb</span><span class="p">[</span><span class="mi">9</span><span class="p">],</span>
<a name="l-1426"></a>                           <span class="n">dec_csr_wrdata_wb</span><span class="p">[</span><span class="mi">7</span><span class="p">],</span> <span class="n">dec_csr_wrdata_wb</span><span class="p">[</span><span class="mi">6</span><span class="p">]</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">dec_csr_wrdata_wb</span><span class="p">[</span><span class="mi">7</span><span class="p">],</span>
<a name="l-1427"></a>                           <span class="n">dec_csr_wrdata_wb</span><span class="p">[</span><span class="mi">5</span><span class="p">],</span> <span class="n">dec_csr_wrdata_wb</span><span class="p">[</span><span class="mi">4</span><span class="p">]</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">dec_csr_wrdata_wb</span><span class="p">[</span><span class="mi">5</span><span class="p">],</span>
<a name="l-1428"></a>                           <span class="n">dec_csr_wrdata_wb</span><span class="p">[</span><span class="mi">3</span><span class="p">],</span> <span class="n">dec_csr_wrdata_wb</span><span class="p">[</span><span class="mi">2</span><span class="p">]</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">dec_csr_wrdata_wb</span><span class="p">[</span><span class="mi">3</span><span class="p">],</span>
<a name="l-1429"></a>                           <span class="n">dec_csr_wrdata_wb</span><span class="p">[</span><span class="mi">1</span><span class="p">],</span> <span class="n">dec_csr_wrdata_wb</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">dec_csr_wrdata_wb</span><span class="p">[</span><span class="mi">1</span><span class="p">]};</span>
<a name="l-1430"></a>
<a name="l-1431"></a>   <span class="n">rvdffe</span> <span class="p">#(</span><span class="mi">32</span><span class="p">)</span>  <span class="n">mrac_ff</span> <span class="p">(.</span><span class="o">*</span><span class="p">,</span> <span class="p">.</span><span class="n">en</span><span class="p">(</span><span class="n">wr_mrac_wb</span><span class="p">),</span> <span class="p">.</span><span class="n">din</span><span class="p">(</span><span class="n">mrac_in</span><span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">]),</span> <span class="p">.</span><span class="n">dout</span><span class="p">(</span><span class="n">mrac</span><span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">]));</span>
<a name="l-1432"></a>
<a name="l-1433"></a>   <span class="c1">// drive to LSU/IFU</span>
<a name="l-1434"></a>   <span class="k">assign</span> <span class="n">dec_tlu_mrac_ff</span><span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="n">mrac</span><span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">];</span>
<a name="l-1435"></a>
<a name="l-1436"></a>   <span class="c1">// ----------------------------------------------------------------------</span>
<a name="l-1437"></a>   <span class="c1">// MDEAU (WAR0)</span>
<a name="l-1438"></a>   <span class="c1">// [31:0] : Dbus Error Address Unlock register</span>
<a name="l-1439"></a>   <span class="c1">//</span>
<a name="l-1440"></a><span class="cp">   `define MDEAU 12&#39;hbc0</span>
<a name="l-1441"></a>
<a name="l-1442"></a>   <span class="k">assign</span> <span class="n">wr_mdeau_wb</span> <span class="o">=</span> <span class="n">dec_csr_wen_wb_mod</span> <span class="o">&amp;</span> <span class="p">(</span><span class="n">dec_csr_wraddr_wb</span><span class="p">[</span><span class="mi">11</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="o">==</span> <span class="no">`MDEAU</span><span class="p">);</span>
<a name="l-1443"></a>
<a name="l-1444"></a>
<a name="l-1445"></a>   <span class="c1">// ----------------------------------------------------------------------</span>
<a name="l-1446"></a>   <span class="c1">// MDSEAC (R)</span>
<a name="l-1447"></a>   <span class="c1">// [31:0] : Dbus Store Error Address Capture register</span>
<a name="l-1448"></a>   <span class="c1">//</span>
<a name="l-1449"></a><span class="cp">   `define MDSEAC 12&#39;hfc0</span>
<a name="l-1450"></a>
<a name="l-1451"></a>   <span class="c1">// only capture error bus if the MDSEAC reg is not locked</span>
<a name="l-1452"></a>   <span class="k">assign</span> <span class="n">mdseac_locked_ns</span> <span class="o">=</span> <span class="n">mdseac_en</span> <span class="o">|</span> <span class="p">(</span><span class="n">mdseac_locked_f</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">wr_mdeau_wb</span><span class="p">);</span>
<a name="l-1453"></a>
<a name="l-1454"></a>   <span class="k">assign</span> <span class="n">mdseac_en</span> <span class="o">=</span> <span class="p">(</span><span class="n">lsu_imprecise_error_store_any</span> <span class="o">|</span> <span class="n">lsu_imprecise_error_load_any</span><span class="p">)</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">mdseac_locked_f</span><span class="p">;</span>
<a name="l-1455"></a>
<a name="l-1456"></a>   <span class="n">rvdffe</span> <span class="p">#(</span><span class="mi">32</span><span class="p">)</span>  <span class="n">mdseac_ff</span> <span class="p">(.</span><span class="o">*</span><span class="p">,</span> <span class="p">.</span><span class="n">en</span><span class="p">(</span><span class="n">mdseac_en</span><span class="p">),</span> <span class="p">.</span><span class="n">din</span><span class="p">(</span><span class="n">lsu_imprecise_error_addr_any</span><span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">]),</span> <span class="p">.</span><span class="n">dout</span><span class="p">(</span><span class="n">mdseac</span><span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">]));</span>
<a name="l-1457"></a>
<a name="l-1458"></a>   <span class="c1">// ----------------------------------------------------------------------</span>
<a name="l-1459"></a>   <span class="c1">// MPMC (R0W1)</span>
<a name="l-1460"></a>   <span class="c1">// [0] : FW halt</span>
<a name="l-1461"></a>   <span class="c1">// [1] : HALTIE</span>
<a name="l-1462"></a>   <span class="c1">//</span>
<a name="l-1463"></a><span class="cp">   `define MPMC 12&#39;h7c6</span>
<a name="l-1464"></a>
<a name="l-1465"></a>   <span class="k">assign</span> <span class="n">wr_mpmc_wb</span> <span class="o">=</span> <span class="n">dec_csr_wen_wb_mod</span> <span class="o">&amp;</span> <span class="p">(</span><span class="n">dec_csr_wraddr_wb</span><span class="p">[</span><span class="mi">11</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="o">==</span> <span class="no">`MPMC</span><span class="p">);</span>
<a name="l-1466"></a>
<a name="l-1467"></a>   <span class="c1">// allow the cycle of the dbg halt flush that contains the wr_mpmc_wb to</span>
<a name="l-1468"></a>   <span class="c1">// set the mstatus bit potentially, use delayed version of internal dbg halt.</span>
<a name="l-1469"></a>   <span class="c1">// Kill the req when we commit the fwhalt csr write and take an int</span>
<a name="l-1470"></a>   <span class="k">assign</span> <span class="n">fw_halt_req</span> <span class="o">=</span> <span class="n">wr_mpmc_wb</span> <span class="o">&amp;</span> <span class="n">dec_csr_wrdata_wb</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">internal_dbg_halt_mode_f3</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">interrupt_valid_wb</span><span class="p">;</span>
<a name="l-1471"></a>
<a name="l-1472"></a>   <span class="k">assign</span> <span class="n">mpmc_b_ns</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="n">wr_mpmc_wb</span> <span class="o">?</span> <span class="o">~</span><span class="n">dec_csr_wrdata_wb</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">:</span> <span class="o">~</span><span class="n">mpmc</span><span class="p">[</span><span class="mi">1</span><span class="p">];</span>
<a name="l-1473"></a>   <span class="n">rvdff</span> <span class="p">#(</span><span class="mi">1</span><span class="p">)</span>  <span class="n">mpmc_ff</span> <span class="p">(.</span><span class="o">*</span><span class="p">,</span> <span class="p">.</span><span class="n">clk</span><span class="p">(</span><span class="n">csr_wr_clk</span><span class="p">),</span> <span class="p">.</span><span class="n">din</span><span class="p">(</span><span class="n">mpmc_b_ns</span><span class="p">[</span><span class="mi">1</span><span class="p">]),</span> <span class="p">.</span><span class="n">dout</span><span class="p">(</span><span class="n">mpmc_b</span><span class="p">[</span><span class="mi">1</span><span class="p">]));</span>
<a name="l-1474"></a>   <span class="k">assign</span> <span class="n">mpmc</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="o">~</span><span class="n">mpmc_b</span><span class="p">[</span><span class="mi">1</span><span class="p">];</span>
<a name="l-1475"></a>
<a name="l-1476"></a>   <span class="c1">// ----------------------------------------------------------------------</span>
<a name="l-1477"></a>   <span class="c1">// MICECT (I-Cache error counter/threshold)</span>
<a name="l-1478"></a>   <span class="c1">// [31:27] : Icache parity error threshold</span>
<a name="l-1479"></a>   <span class="c1">// [26:0]  : Icache parity error count</span>
<a name="l-1480"></a><span class="cp">   `define MICECT 12&#39;h7f0</span>
<a name="l-1481"></a>
<a name="l-1482"></a>   <span class="kt">logic</span> <span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">27</span><span class="p">]</span> <span class="n">csr_sat</span><span class="p">;</span>
<a name="l-1483"></a>   <span class="k">assign</span> <span class="n">csr_sat</span><span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">27</span><span class="p">]</span> <span class="o">=</span> <span class="p">(</span><span class="n">dec_csr_wrdata_wb</span><span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">27</span><span class="p">]</span> <span class="o">&gt;</span> <span class="mi">5&#39;d26</span><span class="p">)</span> <span class="o">?</span> <span class="mi">5&#39;d26</span> <span class="o">:</span> <span class="n">dec_csr_wrdata_wb</span><span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">27</span><span class="p">];</span>
<a name="l-1484"></a>
<a name="l-1485"></a>   <span class="k">assign</span> <span class="n">wr_micect_wb</span> <span class="o">=</span> <span class="n">dec_csr_wen_wb_mod</span> <span class="o">&amp;</span> <span class="p">(</span><span class="n">dec_csr_wraddr_wb</span><span class="p">[</span><span class="mi">11</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="o">==</span> <span class="no">`MICECT</span><span class="p">);</span>
<a name="l-1486"></a>   <span class="k">assign</span> <span class="p">{</span><span class="n">micect_cout_nc</span><span class="p">,</span> <span class="n">micect_inc</span><span class="p">[</span><span class="mi">26</span><span class="o">:</span><span class="mi">0</span><span class="p">]}</span> <span class="o">=</span> <span class="n">micect</span><span class="p">[</span><span class="mi">26</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="o">+</span> <span class="p">{</span><span class="mb">26&#39;b0</span><span class="p">,</span> <span class="n">ic_perr_wb</span><span class="p">};</span>
<a name="l-1487"></a>   <span class="k">assign</span> <span class="n">micect_ns</span> <span class="o">=</span>  <span class="n">wr_micect_wb</span> <span class="o">?</span> <span class="p">{</span><span class="n">csr_sat</span><span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">27</span><span class="p">],</span> <span class="n">dec_csr_wrdata_wb</span><span class="p">[</span><span class="mi">26</span><span class="o">:</span><span class="mi">0</span><span class="p">]}</span> <span class="o">:</span> <span class="p">{</span><span class="n">micect</span><span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">27</span><span class="p">],</span> <span class="n">micect_inc</span><span class="p">[</span><span class="mi">26</span><span class="o">:</span><span class="mi">0</span><span class="p">]};</span>
<a name="l-1488"></a>
<a name="l-1489"></a>   <span class="n">rvdffe</span> <span class="p">#(</span><span class="mi">32</span><span class="p">)</span>  <span class="n">micect_ff</span> <span class="p">(.</span><span class="o">*</span><span class="p">,</span> <span class="p">.</span><span class="n">en</span><span class="p">(</span><span class="n">wr_micect_wb</span> <span class="o">|</span> <span class="n">ic_perr_wb</span><span class="p">),</span> <span class="p">.</span><span class="n">din</span><span class="p">(</span><span class="n">micect_ns</span><span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">]),</span> <span class="p">.</span><span class="n">dout</span><span class="p">(</span><span class="n">micect</span><span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">]));</span>
<a name="l-1490"></a>
<a name="l-1491"></a>   <span class="k">assign</span> <span class="n">mice_ce_req</span> <span class="o">=</span> <span class="o">|</span><span class="p">({</span><span class="mb">32&#39;b1</span> <span class="o">&lt;&lt;</span> <span class="n">micect</span><span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">27</span><span class="p">]}</span> <span class="o">&amp;</span> <span class="p">{</span><span class="mb">5&#39;b0</span><span class="p">,</span> <span class="n">micect</span><span class="p">[</span><span class="mi">26</span><span class="o">:</span><span class="mi">0</span><span class="p">]});</span>
<a name="l-1492"></a>
<a name="l-1493"></a>   <span class="c1">// ----------------------------------------------------------------------</span>
<a name="l-1494"></a>   <span class="c1">// MICCMECT (ICCM error counter/threshold)</span>
<a name="l-1495"></a>   <span class="c1">// [31:27] : ICCM parity error threshold</span>
<a name="l-1496"></a>   <span class="c1">// [26:0]  : ICCM parity error count</span>
<a name="l-1497"></a><span class="cp">   `define MICCMECT 12&#39;h7f1</span>
<a name="l-1498"></a>
<a name="l-1499"></a>   <span class="k">assign</span> <span class="n">wr_miccmect_wb</span> <span class="o">=</span> <span class="n">dec_csr_wen_wb_mod</span> <span class="o">&amp;</span> <span class="p">(</span><span class="n">dec_csr_wraddr_wb</span><span class="p">[</span><span class="mi">11</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="o">==</span> <span class="no">`MICCMECT</span><span class="p">);</span>
<a name="l-1500"></a>   <span class="k">assign</span> <span class="p">{</span><span class="n">miccmect_cout_nc</span><span class="p">,</span> <span class="n">miccmect_inc</span><span class="p">[</span><span class="mi">26</span><span class="o">:</span><span class="mi">0</span><span class="p">]}</span> <span class="o">=</span> <span class="n">miccmect</span><span class="p">[</span><span class="mi">26</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="o">+</span> <span class="p">{</span><span class="mb">26&#39;b0</span><span class="p">,</span> <span class="n">iccm_sbecc_wb</span> <span class="o">|</span> <span class="n">iccm_dma_sb_error</span><span class="p">};</span>
<a name="l-1501"></a>   <span class="k">assign</span> <span class="n">miccmect_ns</span> <span class="o">=</span>  <span class="n">wr_miccmect_wb</span> <span class="o">?</span> <span class="p">{</span><span class="n">csr_sat</span><span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">27</span><span class="p">],</span> <span class="n">dec_csr_wrdata_wb</span><span class="p">[</span><span class="mi">26</span><span class="o">:</span><span class="mi">0</span><span class="p">]}</span> <span class="o">:</span> <span class="p">{</span><span class="n">miccmect</span><span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">27</span><span class="p">],</span> <span class="n">miccmect_inc</span><span class="p">[</span><span class="mi">26</span><span class="o">:</span><span class="mi">0</span><span class="p">]};</span>
<a name="l-1502"></a>
<a name="l-1503"></a>   <span class="n">rvdffe</span> <span class="p">#(</span><span class="mi">32</span><span class="p">)</span>  <span class="n">miccmect_ff</span> <span class="p">(.</span><span class="o">*</span><span class="p">,</span> <span class="p">.</span><span class="n">en</span><span class="p">(</span><span class="n">wr_miccmect_wb</span> <span class="o">|</span> <span class="n">iccm_sbecc_wb</span> <span class="o">|</span> <span class="n">iccm_dma_sb_error</span><span class="p">),</span> <span class="p">.</span><span class="n">din</span><span class="p">(</span><span class="n">miccmect_ns</span><span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">]),</span> <span class="p">.</span><span class="n">dout</span><span class="p">(</span><span class="n">miccmect</span><span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">]));</span>
<a name="l-1504"></a>
<a name="l-1505"></a>   <span class="k">assign</span> <span class="n">miccme_ce_req</span> <span class="o">=</span> <span class="o">|</span><span class="p">({</span><span class="mb">32&#39;b1</span> <span class="o">&lt;&lt;</span> <span class="n">miccmect</span><span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">27</span><span class="p">]}</span> <span class="o">&amp;</span> <span class="p">{</span><span class="mb">5&#39;b0</span><span class="p">,</span> <span class="n">miccmect</span><span class="p">[</span><span class="mi">26</span><span class="o">:</span><span class="mi">0</span><span class="p">]});</span>
<a name="l-1506"></a>
<a name="l-1507"></a>   <span class="c1">// ----------------------------------------------------------------------</span>
<a name="l-1508"></a>   <span class="c1">// MDCCMECT (DCCM error counter/threshold)</span>
<a name="l-1509"></a>   <span class="c1">// [31:27] : DCCM parity error threshold</span>
<a name="l-1510"></a>   <span class="c1">// [26:0]  : DCCM parity error count</span>
<a name="l-1511"></a><span class="cp">   `define MDCCMECT 12&#39;h7f2</span>
<a name="l-1512"></a>
<a name="l-1513"></a>   <span class="k">assign</span> <span class="n">wr_mdccmect_wb</span> <span class="o">=</span> <span class="n">dec_csr_wen_wb_mod</span> <span class="o">&amp;</span> <span class="p">(</span><span class="n">dec_csr_wraddr_wb</span><span class="p">[</span><span class="mi">11</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="o">==</span> <span class="no">`MDCCMECT</span><span class="p">);</span>
<a name="l-1514"></a>   <span class="k">assign</span> <span class="p">{</span><span class="n">mdccmect_cout_nc</span><span class="p">,</span> <span class="n">mdccmect_inc</span><span class="p">[</span><span class="mi">26</span><span class="o">:</span><span class="mi">0</span><span class="p">]}</span> <span class="o">=</span> <span class="n">mdccmect</span><span class="p">[</span><span class="mi">26</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="o">+</span> <span class="p">{</span><span class="mb">26&#39;b0</span><span class="p">,</span> <span class="n">lsu_single_ecc_error_wb</span><span class="p">};</span>
<a name="l-1515"></a>   <span class="k">assign</span> <span class="n">mdccmect_ns</span> <span class="o">=</span>  <span class="n">wr_mdccmect_wb</span> <span class="o">?</span> <span class="p">{</span><span class="n">csr_sat</span><span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">27</span><span class="p">],</span> <span class="n">dec_csr_wrdata_wb</span><span class="p">[</span><span class="mi">26</span><span class="o">:</span><span class="mi">0</span><span class="p">]}</span> <span class="o">:</span> <span class="p">{</span><span class="n">mdccmect</span><span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">27</span><span class="p">],</span> <span class="n">mdccmect_inc</span><span class="p">[</span><span class="mi">26</span><span class="o">:</span><span class="mi">0</span><span class="p">]};</span>
<a name="l-1516"></a>
<a name="l-1517"></a>   <span class="n">rvdffe</span> <span class="p">#(</span><span class="mi">32</span><span class="p">)</span>  <span class="n">mdccmect_ff</span> <span class="p">(.</span><span class="o">*</span><span class="p">,</span> <span class="p">.</span><span class="n">en</span><span class="p">(</span><span class="n">wr_mdccmect_wb</span> <span class="o">|</span> <span class="n">lsu_single_ecc_error_wb</span><span class="p">),</span> <span class="p">.</span><span class="n">din</span><span class="p">(</span><span class="n">mdccmect_ns</span><span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">]),</span> <span class="p">.</span><span class="n">dout</span><span class="p">(</span><span class="n">mdccmect</span><span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">]));</span>
<a name="l-1518"></a>
<a name="l-1519"></a>   <span class="k">assign</span> <span class="n">mdccme_ce_req</span> <span class="o">=</span> <span class="o">|</span><span class="p">({</span><span class="mb">32&#39;b1</span> <span class="o">&lt;&lt;</span> <span class="n">mdccmect</span><span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">27</span><span class="p">]}</span> <span class="o">&amp;</span> <span class="p">{</span><span class="mb">5&#39;b0</span><span class="p">,</span> <span class="n">mdccmect</span><span class="p">[</span><span class="mi">26</span><span class="o">:</span><span class="mi">0</span><span class="p">]});</span>
<a name="l-1520"></a>
<a name="l-1521"></a>   <span class="c1">// ----------------------------------------------------------------------</span>
<a name="l-1522"></a>   <span class="c1">// MEIVT (External Interrupt Vector Table (R/W))</span>
<a name="l-1523"></a>   <span class="c1">// [31:10]: Base address (R/W)</span>
<a name="l-1524"></a>   <span class="c1">// [9:0]  : Reserved, reads 0x0</span>
<a name="l-1525"></a><span class="cp">   `define MEIVT 12&#39;hbc8</span>
<a name="l-1526"></a>
<a name="l-1527"></a>   <span class="k">assign</span> <span class="n">wr_meivt_wb</span> <span class="o">=</span> <span class="n">dec_csr_wen_wb_mod</span> <span class="o">&amp;</span> <span class="p">(</span><span class="n">dec_csr_wraddr_wb</span><span class="p">[</span><span class="mi">11</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="o">==</span> <span class="no">`MEIVT</span><span class="p">);</span>
<a name="l-1528"></a>
<a name="l-1529"></a>   <span class="n">rvdffe</span> <span class="p">#(</span><span class="mi">22</span><span class="p">)</span>  <span class="n">meivt_ff</span> <span class="p">(.</span><span class="o">*</span><span class="p">,</span> <span class="p">.</span><span class="n">en</span><span class="p">(</span><span class="n">wr_meivt_wb</span><span class="p">),</span> <span class="p">.</span><span class="n">din</span><span class="p">(</span><span class="n">dec_csr_wrdata_wb</span><span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">10</span><span class="p">]),</span> <span class="p">.</span><span class="n">dout</span><span class="p">(</span><span class="n">meivt</span><span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">10</span><span class="p">]));</span>
<a name="l-1530"></a>
<a name="l-1531"></a>   <span class="c1">// ----------------------------------------------------------------------</span>
<a name="l-1532"></a>   <span class="c1">// MEIHAP (External Interrupt Handler Access Pointer (R))</span>
<a name="l-1533"></a>   <span class="c1">// [31:10]: Base address (R/W)</span>
<a name="l-1534"></a>   <span class="c1">// [9:2]  : ClaimID (R)</span>
<a name="l-1535"></a>   <span class="c1">// [1:0]  : Reserved, 0x0</span>
<a name="l-1536"></a><span class="cp">   `define MEIHAP 12&#39;hfc8</span>
<a name="l-1537"></a>
<a name="l-1538"></a>   <span class="k">assign</span> <span class="n">wr_meihap_wb</span> <span class="o">=</span> <span class="n">wr_meicpct_wb</span><span class="p">;</span>
<a name="l-1539"></a>
<a name="l-1540"></a>   <span class="n">rvdffe</span> <span class="p">#(</span><span class="mi">8</span><span class="p">)</span>  <span class="n">meihap_ff</span> <span class="p">(.</span><span class="o">*</span><span class="p">,</span> <span class="p">.</span><span class="n">en</span><span class="p">(</span><span class="n">wr_meihap_wb</span><span class="p">),</span> <span class="p">.</span><span class="n">din</span><span class="p">(</span><span class="n">pic_claimid</span><span class="p">[</span><span class="mi">7</span><span class="o">:</span><span class="mi">0</span><span class="p">]),</span> <span class="p">.</span><span class="n">dout</span><span class="p">(</span><span class="n">meihap</span><span class="p">[</span><span class="mi">9</span><span class="o">:</span><span class="mi">2</span><span class="p">]));</span>
<a name="l-1541"></a>
<a name="l-1542"></a>   <span class="c1">// ----------------------------------------------------------------------</span>
<a name="l-1543"></a>   <span class="c1">// MEICURPL (R/W)</span>
<a name="l-1544"></a>   <span class="c1">// [31:4] : Reserved (read 0x0)</span>
<a name="l-1545"></a>   <span class="c1">// [3:0]  : CURRPRI - Priority level of current interrupt service routine (R/W)</span>
<a name="l-1546"></a><span class="cp">   `define MEICURPL 12&#39;hbcc</span>
<a name="l-1547"></a>
<a name="l-1548"></a>   <span class="k">assign</span> <span class="n">wr_meicurpl_wb</span> <span class="o">=</span> <span class="n">dec_csr_wen_wb_mod</span> <span class="o">&amp;</span> <span class="p">(</span><span class="n">dec_csr_wraddr_wb</span><span class="p">[</span><span class="mi">11</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="o">==</span> <span class="no">`MEICURPL</span><span class="p">);</span>
<a name="l-1549"></a>   <span class="k">assign</span> <span class="n">meicurpl_ns</span><span class="p">[</span><span class="mi">3</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="n">wr_meicurpl_wb</span> <span class="o">?</span> <span class="n">dec_csr_wrdata_wb</span><span class="p">[</span><span class="mi">3</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="o">:</span> <span class="n">meicurpl</span><span class="p">[</span><span class="mi">3</span><span class="o">:</span><span class="mi">0</span><span class="p">];</span>
<a name="l-1550"></a>
<a name="l-1551"></a>   <span class="n">rvdff</span> <span class="p">#(</span><span class="mi">4</span><span class="p">)</span>  <span class="n">meicurpl_ff</span> <span class="p">(.</span><span class="o">*</span><span class="p">,</span> <span class="p">.</span><span class="n">clk</span><span class="p">(</span><span class="n">csr_wr_clk</span><span class="p">),</span> <span class="p">.</span><span class="n">din</span><span class="p">(</span><span class="n">meicurpl_ns</span><span class="p">[</span><span class="mi">3</span><span class="o">:</span><span class="mi">0</span><span class="p">]),</span> <span class="p">.</span><span class="n">dout</span><span class="p">(</span><span class="n">meicurpl</span><span class="p">[</span><span class="mi">3</span><span class="o">:</span><span class="mi">0</span><span class="p">]));</span>
<a name="l-1552"></a>
<a name="l-1553"></a>   <span class="c1">// PIC needs this reg</span>
<a name="l-1554"></a>   <span class="k">assign</span> <span class="n">dec_tlu_meicurpl</span><span class="p">[</span><span class="mi">3</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="n">meicurpl</span><span class="p">[</span><span class="mi">3</span><span class="o">:</span><span class="mi">0</span><span class="p">];</span>
<a name="l-1555"></a>
<a name="l-1556"></a>
<a name="l-1557"></a>   <span class="c1">// ----------------------------------------------------------------------</span>
<a name="l-1558"></a>   <span class="c1">// MEICIDPL (R/W)</span>
<a name="l-1559"></a>   <span class="c1">// [31:4] : Reserved (read 0x0)</span>
<a name="l-1560"></a>   <span class="c1">// [3:0]  : External Interrupt Claim ID&#39;s Priority Level Register</span>
<a name="l-1561"></a><span class="cp">   `define MEICIDPL 12&#39;hbcb</span>
<a name="l-1562"></a>
<a name="l-1563"></a>   <span class="k">assign</span> <span class="n">wr_meicidpl_wb</span> <span class="o">=</span> <span class="p">(</span><span class="n">dec_csr_wen_wb_mod</span> <span class="o">&amp;</span> <span class="p">(</span><span class="n">dec_csr_wraddr_wb</span><span class="p">[</span><span class="mi">11</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="o">==</span> <span class="no">`MEICIDPL</span><span class="p">));</span>
<a name="l-1564"></a>
<a name="l-1565"></a>   <span class="k">assign</span> <span class="n">meicidpl_ns</span><span class="p">[</span><span class="mi">3</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="n">wr_meicpct_wb</span> <span class="o">?</span> <span class="n">pic_pl</span><span class="p">[</span><span class="mi">3</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="o">:</span> <span class="p">(</span><span class="n">wr_meicidpl_wb</span> <span class="o">?</span> <span class="n">dec_csr_wrdata_wb</span><span class="p">[</span><span class="mi">3</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="o">:</span> <span class="n">meicidpl</span><span class="p">[</span><span class="mi">3</span><span class="o">:</span><span class="mi">0</span><span class="p">]);</span>
<a name="l-1566"></a>
<a name="l-1567"></a>   <span class="n">rvdff</span> <span class="p">#(</span><span class="mi">4</span><span class="p">)</span>  <span class="n">meicidpl_ff</span> <span class="p">(.</span><span class="o">*</span><span class="p">,</span> <span class="p">.</span><span class="n">clk</span><span class="p">(</span><span class="n">csr_wr_clk</span><span class="p">),</span> <span class="p">.</span><span class="n">din</span><span class="p">(</span><span class="n">meicidpl_ns</span><span class="p">[</span><span class="mi">3</span><span class="o">:</span><span class="mi">0</span><span class="p">]),</span> <span class="p">.</span><span class="n">dout</span><span class="p">(</span><span class="n">meicidpl</span><span class="p">[</span><span class="mi">3</span><span class="o">:</span><span class="mi">0</span><span class="p">]));</span>
<a name="l-1568"></a>
<a name="l-1569"></a>   <span class="c1">// ----------------------------------------------------------------------</span>
<a name="l-1570"></a>   <span class="c1">// MEICPCT (Capture CLAIMID in MEIHAP and PL in MEICIDPL</span>
<a name="l-1571"></a>   <span class="c1">// [31:1] : Reserved (read 0x0)</span>
<a name="l-1572"></a>   <span class="c1">// [0]    : Capture (W1, Read 0)</span>
<a name="l-1573"></a><span class="cp">   `define MEICPCT 12&#39;hbca</span>
<a name="l-1574"></a>
<a name="l-1575"></a>   <span class="k">assign</span> <span class="n">wr_meicpct_wb</span> <span class="o">=</span> <span class="n">dec_csr_wen_wb_mod</span> <span class="o">&amp;</span> <span class="p">(</span><span class="n">dec_csr_wraddr_wb</span><span class="p">[</span><span class="mi">11</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="o">==</span> <span class="no">`MEICPCT</span><span class="p">);</span>
<a name="l-1576"></a>
<a name="l-1577"></a>   <span class="c1">// ----------------------------------------------------------------------</span>
<a name="l-1578"></a>   <span class="c1">// MEIPT (External Interrupt Priority Threshold)</span>
<a name="l-1579"></a>   <span class="c1">// [31:4] : Reserved (read 0x0)</span>
<a name="l-1580"></a>   <span class="c1">// [3:0]  : PRITHRESH</span>
<a name="l-1581"></a><span class="cp">   `define MEIPT 12&#39;hbc9</span>
<a name="l-1582"></a>
<a name="l-1583"></a>   <span class="k">assign</span> <span class="n">wr_meipt_wb</span> <span class="o">=</span> <span class="n">dec_csr_wen_wb_mod</span> <span class="o">&amp;</span> <span class="p">(</span><span class="n">dec_csr_wraddr_wb</span><span class="p">[</span><span class="mi">11</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="o">==</span> <span class="no">`MEIPT</span><span class="p">);</span>
<a name="l-1584"></a>   <span class="k">assign</span> <span class="n">meipt_ns</span><span class="p">[</span><span class="mi">3</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="n">wr_meipt_wb</span> <span class="o">?</span> <span class="n">dec_csr_wrdata_wb</span><span class="p">[</span><span class="mi">3</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="o">:</span> <span class="n">meipt</span><span class="p">[</span><span class="mi">3</span><span class="o">:</span><span class="mi">0</span><span class="p">];</span>
<a name="l-1585"></a>
<a name="l-1586"></a>   <span class="n">rvdff</span> <span class="p">#(</span><span class="mi">4</span><span class="p">)</span>  <span class="n">meipt_ff</span> <span class="p">(.</span><span class="o">*</span><span class="p">,</span> <span class="p">.</span><span class="n">clk</span><span class="p">(</span><span class="n">active_clk</span><span class="p">),</span> <span class="p">.</span><span class="n">din</span><span class="p">(</span><span class="n">meipt_ns</span><span class="p">[</span><span class="mi">3</span><span class="o">:</span><span class="mi">0</span><span class="p">]),</span> <span class="p">.</span><span class="n">dout</span><span class="p">(</span><span class="n">meipt</span><span class="p">[</span><span class="mi">3</span><span class="o">:</span><span class="mi">0</span><span class="p">]));</span>
<a name="l-1587"></a>
<a name="l-1588"></a>   <span class="c1">// to PIC</span>
<a name="l-1589"></a>   <span class="k">assign</span> <span class="n">dec_tlu_meipt</span><span class="p">[</span><span class="mi">3</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="n">meipt</span><span class="p">[</span><span class="mi">3</span><span class="o">:</span><span class="mi">0</span><span class="p">];</span>
<a name="l-1590"></a>   <span class="c1">// ----------------------------------------------------------------------</span>
<a name="l-1591"></a>   <span class="c1">// DCSR (R/W) (Only accessible in debug mode)</span>
<a name="l-1592"></a>   <span class="c1">// [31:28] : xdebugver (hard coded to 0x4) RO</span>
<a name="l-1593"></a>   <span class="c1">// [27:16] : 0x0, reserved</span>
<a name="l-1594"></a>   <span class="c1">// [15]    : ebreakm</span>
<a name="l-1595"></a>   <span class="c1">// [14]    : 0x0, reserved</span>
<a name="l-1596"></a>   <span class="c1">// [13]    : ebreaks (0x0 for this core)</span>
<a name="l-1597"></a>   <span class="c1">// [12]    : ebreaku (0x0 for this core)</span>
<a name="l-1598"></a>   <span class="c1">// [11]    : stepie</span>
<a name="l-1599"></a>   <span class="c1">// [10]    : stopcount</span>
<a name="l-1600"></a>   <span class="c1">// [9]     : 0x0 //stoptime</span>
<a name="l-1601"></a>   <span class="c1">// [8:6]   : cause (RO)</span>
<a name="l-1602"></a>   <span class="c1">// [5:4]   : 0x0, reserved</span>
<a name="l-1603"></a>   <span class="c1">// [3]     : nmip</span>
<a name="l-1604"></a>   <span class="c1">// [2]     : step</span>
<a name="l-1605"></a>   <span class="c1">// [1:0]   : prv (0x3 for this core)</span>
<a name="l-1606"></a>   <span class="c1">//</span>
<a name="l-1607"></a><span class="cp">   `define DCSR 12&#39;h7b0</span>
<a name="l-1608"></a>   <span class="kt">logic</span> <span class="p">[</span><span class="mi">8</span><span class="o">:</span><span class="mi">6</span><span class="p">]</span> <span class="n">dcsr_cause</span><span class="p">;</span>
<a name="l-1609"></a>
<a name="l-1610"></a>   <span class="c1">// RV has clarified that &#39;priority 4&#39; in the spec means top priority.</span>
<a name="l-1611"></a>   <span class="c1">// 4. single step. 3. Debugger request. 2. Ebreak. 1. Trigger.</span>
<a name="l-1612"></a>
<a name="l-1613"></a>   <span class="c1">// RV debug spec indicates a cause priority change for trigger hits during single step.</span>
<a name="l-1614"></a>   <span class="k">assign</span> <span class="n">trigger_hit_for_dscr_cause_wb</span> <span class="o">=</span> <span class="n">trigger_hit_dmode_wb</span> <span class="o">|</span> <span class="p">(</span><span class="n">trigger_hit_wb</span> <span class="o">&amp;</span> <span class="n">dcsr_single_step_done_f</span><span class="p">);</span>
<a name="l-1615"></a>
<a name="l-1616"></a>   <span class="k">assign</span> <span class="n">dcsr_cause</span><span class="p">[</span><span class="mi">8</span><span class="o">:</span><span class="mi">6</span><span class="p">]</span> <span class="o">=</span> <span class="p">(</span> <span class="p">({</span><span class="mi">3</span><span class="p">{</span><span class="n">dcsr_single_step_done_f</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">ebreak_to_debug_mode_wb</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">trigger_hit_for_dscr_cause_wb</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">debug_halt_req</span><span class="p">}}</span> <span class="o">&amp;</span> <span class="mb">3&#39;b100</span><span class="p">)</span> <span class="o">|</span>
<a name="l-1617"></a>                              <span class="p">({</span><span class="mi">3</span><span class="p">{</span><span class="n">debug_halt_req</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">ebreak_to_debug_mode_wb</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">trigger_hit_for_dscr_cause_wb</span><span class="p">}}</span> <span class="o">&amp;</span>  <span class="mb">3&#39;b011</span><span class="p">)</span> <span class="o">|</span>
<a name="l-1618"></a>                              <span class="p">({</span><span class="mi">3</span><span class="p">{</span><span class="n">ebreak_to_debug_mode_wb</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">trigger_hit_for_dscr_cause_wb</span><span class="p">}}</span> <span class="o">&amp;</span>  <span class="mb">3&#39;b001</span><span class="p">)</span> <span class="o">|</span>
<a name="l-1619"></a>                              <span class="p">({</span><span class="mi">3</span><span class="p">{</span><span class="n">trigger_hit_for_dscr_cause_wb</span><span class="p">}}</span> <span class="o">&amp;</span> <span class="mb">3&#39;b010</span><span class="p">));</span>
<a name="l-1620"></a>
<a name="l-1621"></a>   <span class="k">assign</span> <span class="n">wr_dcsr_wb</span> <span class="o">=</span> <span class="n">allow_dbg_halt_csr_write</span> <span class="o">&amp;</span> <span class="n">dec_csr_wen_wb_mod</span> <span class="o">&amp;</span> <span class="p">(</span><span class="n">dec_csr_wraddr_wb</span><span class="p">[</span><span class="mi">11</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="o">==</span> <span class="no">`DCSR</span><span class="p">);</span>
<a name="l-1622"></a>
<a name="l-1623"></a>
<a name="l-1624"></a>
<a name="l-1625"></a>  <span class="c1">// Multiple halt enter requests can happen before we are halted.</span>
<a name="l-1626"></a>  <span class="c1">// We have to continue to upgrade based on dcsr_cause priority but we can&#39;t downgrade.</span>
<a name="l-1627"></a>   <span class="kt">logic</span> <span class="n">enter_debug_halt_req_le</span><span class="p">,</span> <span class="n">dcsr_cause_upgradeable</span><span class="p">;</span>
<a name="l-1628"></a>   <span class="k">assign</span> <span class="n">dcsr_cause_upgradeable</span> <span class="o">=</span> <span class="n">internal_dbg_halt_mode_f</span> <span class="o">&amp;</span> <span class="p">(</span><span class="n">dcsr</span><span class="p">[</span><span class="mi">8</span><span class="o">:</span><span class="mi">6</span><span class="p">]</span> <span class="o">==</span> <span class="mb">3&#39;b011</span><span class="p">);</span>
<a name="l-1629"></a>   <span class="k">assign</span> <span class="n">enter_debug_halt_req_le</span> <span class="o">=</span> <span class="n">enter_debug_halt_req</span> <span class="o">&amp;</span> <span class="p">(</span><span class="o">~</span><span class="n">dbg_tlu_halted</span> <span class="o">|</span> <span class="n">dcsr_cause_upgradeable</span><span class="p">);</span>
<a name="l-1630"></a>
<a name="l-1631"></a>   <span class="k">assign</span> <span class="n">nmi_in_debug_mode</span> <span class="o">=</span> <span class="n">nmi_int_detected_f</span> <span class="o">&amp;</span> <span class="n">internal_dbg_halt_mode_f</span><span class="p">;</span>
<a name="l-1632"></a>   <span class="k">assign</span> <span class="n">dcsr_ns</span><span class="p">[</span><span class="mi">15</span><span class="o">:</span><span class="mi">2</span><span class="p">]</span> <span class="o">=</span> <span class="n">enter_debug_halt_req_le</span> <span class="o">?</span> <span class="p">{</span><span class="n">dcsr</span><span class="p">[</span><span class="mi">15</span><span class="o">:</span><span class="mi">9</span><span class="p">],</span> <span class="n">dcsr_cause</span><span class="p">[</span><span class="mi">8</span><span class="o">:</span><span class="mi">6</span><span class="p">],</span> <span class="n">dcsr</span><span class="p">[</span><span class="mi">5</span><span class="o">:</span><span class="mi">2</span><span class="p">]}</span> <span class="o">:</span>
<a name="l-1633"></a>                          <span class="p">(</span><span class="n">wr_dcsr_wb</span> <span class="o">?</span> <span class="p">{</span><span class="n">dec_csr_wrdata_wb</span><span class="p">[</span><span class="mi">15</span><span class="p">],</span> <span class="mb">3&#39;b0</span><span class="p">,</span> <span class="n">dec_csr_wrdata_wb</span><span class="p">[</span><span class="mi">11</span><span class="o">:</span><span class="mi">10</span><span class="p">],</span> <span class="mb">1&#39;b0</span><span class="p">,</span> <span class="n">dcsr</span><span class="p">[</span><span class="mi">8</span><span class="o">:</span><span class="mi">6</span><span class="p">],</span> <span class="mb">2&#39;b00</span><span class="p">,</span> <span class="n">nmi_in_debug_mode</span> <span class="o">|</span> <span class="n">dcsr</span><span class="p">[</span><span class="mi">3</span><span class="p">],</span> <span class="n">dec_csr_wrdata_wb</span><span class="p">[</span><span class="mi">2</span><span class="p">]}</span> <span class="o">:</span>
<a name="l-1634"></a>                           <span class="p">{</span><span class="n">dcsr</span><span class="p">[</span><span class="mi">15</span><span class="o">:</span><span class="mi">4</span><span class="p">],</span> <span class="n">nmi_in_debug_mode</span><span class="p">,</span> <span class="n">dcsr</span><span class="p">[</span><span class="mi">2</span><span class="p">]});</span>
<a name="l-1635"></a>
<a name="l-1636"></a>   <span class="n">rvdffe</span> <span class="p">#(</span><span class="mi">14</span><span class="p">)</span>  <span class="n">dcsr_ff</span> <span class="p">(.</span><span class="o">*</span><span class="p">,</span> <span class="p">.</span><span class="n">en</span><span class="p">(</span><span class="n">enter_debug_halt_req_le</span> <span class="o">|</span> <span class="n">wr_dcsr_wb</span> <span class="o">|</span> <span class="n">internal_dbg_halt_mode</span> <span class="o">|</span> <span class="n">take_nmi_wb</span><span class="p">),</span> <span class="p">.</span><span class="n">din</span><span class="p">(</span><span class="n">dcsr_ns</span><span class="p">[</span><span class="mi">15</span><span class="o">:</span><span class="mi">2</span><span class="p">]),</span> <span class="p">.</span><span class="n">dout</span><span class="p">(</span><span class="n">dcsr</span><span class="p">[</span><span class="mi">15</span><span class="o">:</span><span class="mi">2</span><span class="p">]));</span>
<a name="l-1637"></a>
<a name="l-1638"></a>   <span class="c1">// ----------------------------------------------------------------------</span>
<a name="l-1639"></a>   <span class="c1">// DPC (R/W) (Only accessible in debug mode)</span>
<a name="l-1640"></a>   <span class="c1">// [31:0] : Debug PC</span>
<a name="l-1641"></a><span class="cp">   `define DPC 12&#39;h7b1</span>
<a name="l-1642"></a>
<a name="l-1643"></a>   <span class="k">assign</span> <span class="n">wr_dpc_wb</span> <span class="o">=</span> <span class="n">allow_dbg_halt_csr_write</span> <span class="o">&amp;</span> <span class="n">dec_csr_wen_wb_mod</span> <span class="o">&amp;</span> <span class="p">(</span><span class="n">dec_csr_wraddr_wb</span><span class="p">[</span><span class="mi">11</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="o">==</span> <span class="no">`DPC</span><span class="p">);</span>
<a name="l-1644"></a>   <span class="k">assign</span> <span class="n">dpc_capture_npc</span> <span class="o">=</span> <span class="n">dbg_tlu_halted</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">dbg_tlu_halted_f</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">request_debug_mode_done_f</span><span class="p">;</span>
<a name="l-1645"></a>   <span class="k">assign</span> <span class="n">dpc_capture_pc</span> <span class="o">=</span> <span class="n">request_debug_mode_wb</span><span class="p">;</span>
<a name="l-1646"></a>
<a name="l-1647"></a>   <span class="k">assign</span> <span class="n">dpc_ns</span><span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="p">(</span> <span class="p">({</span><span class="mi">31</span><span class="p">{</span><span class="o">~</span><span class="n">dpc_capture_pc</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">dpc_capture_npc</span> <span class="o">&amp;</span> <span class="n">wr_dpc_wb</span><span class="p">}}</span> <span class="o">&amp;</span> <span class="n">dec_csr_wrdata_wb</span><span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">1</span><span class="p">])</span> <span class="o">|</span>
<a name="l-1648"></a>                           <span class="p">({</span><span class="mi">31</span><span class="p">{</span><span class="n">dpc_capture_pc</span><span class="p">}}</span> <span class="o">&amp;</span> <span class="n">pc_wb</span><span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">1</span><span class="p">])</span> <span class="o">|</span>
<a name="l-1649"></a>                           <span class="p">({</span><span class="mi">31</span><span class="p">{</span><span class="o">~</span><span class="n">dpc_capture_pc</span> <span class="o">&amp;</span> <span class="n">dpc_capture_npc</span><span class="p">}}</span> <span class="o">&amp;</span> <span class="n">npc_wb</span><span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">1</span><span class="p">])</span> <span class="p">);</span>
<a name="l-1650"></a>
<a name="l-1651"></a>   <span class="n">rvdffe</span> <span class="p">#(</span><span class="mi">31</span><span class="p">)</span>  <span class="n">dpc_ff</span> <span class="p">(.</span><span class="o">*</span><span class="p">,</span> <span class="p">.</span><span class="n">en</span><span class="p">(</span><span class="n">wr_dpc_wb</span> <span class="o">|</span> <span class="n">dpc_capture_pc</span> <span class="o">|</span> <span class="n">dpc_capture_npc</span><span class="p">),</span> <span class="p">.</span><span class="n">din</span><span class="p">(</span><span class="n">dpc_ns</span><span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">1</span><span class="p">]),</span> <span class="p">.</span><span class="n">dout</span><span class="p">(</span><span class="n">dpc</span><span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">1</span><span class="p">]));</span>
<a name="l-1652"></a>
<a name="l-1653"></a>   <span class="c1">// ----------------------------------------------------------------------</span>
<a name="l-1654"></a>   <span class="c1">// DICAWICS (R/W) (Only accessible in debug mode)</span>
<a name="l-1655"></a>   <span class="c1">// [31:25] : Reserved</span>
<a name="l-1656"></a>   <span class="c1">// [24]    : Array select, 0 is data, 1 is tag</span>
<a name="l-1657"></a>   <span class="c1">// [23:22] : Reserved</span>
<a name="l-1658"></a>   <span class="c1">// [21:20] : Way select</span>
<a name="l-1659"></a>   <span class="c1">// [19:16] : Reserved</span>
<a name="l-1660"></a>   <span class="c1">// [15:2]  : Index</span>
<a name="l-1661"></a>   <span class="c1">// [1:0]   : Reserved</span>
<a name="l-1662"></a><span class="cp">   `define DICAWICS 12&#39;h7c8</span>
<a name="l-1663"></a>
<a name="l-1664"></a>   <span class="k">assign</span> <span class="n">dicawics_ns</span><span class="p">[</span><span class="mi">18</span><span class="o">:</span><span class="mi">2</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span><span class="n">dec_csr_wrdata_wb</span><span class="p">[</span><span class="mi">24</span><span class="p">],</span> <span class="n">dec_csr_wrdata_wb</span><span class="p">[</span><span class="mi">21</span><span class="o">:</span><span class="mi">20</span><span class="p">],</span> <span class="n">dec_csr_wrdata_wb</span><span class="p">[</span><span class="mi">15</span><span class="o">:</span><span class="mi">2</span><span class="p">]};</span>
<a name="l-1665"></a>   <span class="k">assign</span> <span class="n">wr_dicawics_wb</span> <span class="o">=</span> <span class="n">allow_dbg_halt_csr_write</span> <span class="o">&amp;</span> <span class="n">dec_csr_wen_wb_mod</span> <span class="o">&amp;</span> <span class="p">(</span><span class="n">dec_csr_wraddr_wb</span><span class="p">[</span><span class="mi">11</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="o">==</span> <span class="no">`DICAWICS</span><span class="p">);</span>
<a name="l-1666"></a>
<a name="l-1667"></a>   <span class="n">rvdffe</span> <span class="p">#(</span><span class="mi">17</span><span class="p">)</span>  <span class="n">dicawics_ff</span> <span class="p">(.</span><span class="o">*</span><span class="p">,</span> <span class="p">.</span><span class="n">en</span><span class="p">(</span><span class="n">wr_dicawics_wb</span><span class="p">),</span> <span class="p">.</span><span class="n">din</span><span class="p">(</span><span class="n">dicawics_ns</span><span class="p">[</span><span class="mi">18</span><span class="o">:</span><span class="mi">2</span><span class="p">]),</span> <span class="p">.</span><span class="n">dout</span><span class="p">(</span><span class="n">dicawics</span><span class="p">[</span><span class="mi">18</span><span class="o">:</span><span class="mi">2</span><span class="p">]));</span>
<a name="l-1668"></a>
<a name="l-1669"></a>   <span class="c1">// ----------------------------------------------------------------------</span>
<a name="l-1670"></a>   <span class="c1">// DICAD0 (R/W) (Only accessible in debug mode)</span>
<a name="l-1671"></a>   <span class="c1">//</span>
<a name="l-1672"></a>   <span class="c1">// If dicawics[array] is 0</span>
<a name="l-1673"></a>   <span class="c1">// [31:0]  : inst data</span>
<a name="l-1674"></a>   <span class="c1">//</span>
<a name="l-1675"></a>   <span class="c1">// If dicawics[array] is 1</span>
<a name="l-1676"></a>   <span class="c1">// [31:16] : Tag</span>
<a name="l-1677"></a>   <span class="c1">// [15:7]  : Reserved</span>
<a name="l-1678"></a>   <span class="c1">// [6:4]   : LRU</span>
<a name="l-1679"></a>   <span class="c1">// [3:1]   : Reserved</span>
<a name="l-1680"></a>   <span class="c1">// [0]     : Valid</span>
<a name="l-1681"></a><span class="cp">   `define DICAD0 12&#39;h7c9</span>
<a name="l-1682"></a>
<a name="l-1683"></a>   <span class="k">assign</span> <span class="n">dicad0_ns</span><span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="n">wr_dicad0_wb</span> <span class="o">?</span> <span class="n">dec_csr_wrdata_wb</span><span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="o">:</span> <span class="n">ifu_ic_debug_rd_data</span><span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">];</span>
<a name="l-1684"></a>
<a name="l-1685"></a>   <span class="k">assign</span> <span class="n">wr_dicad0_wb</span> <span class="o">=</span> <span class="n">allow_dbg_halt_csr_write</span> <span class="o">&amp;</span> <span class="n">dec_csr_wen_wb_mod</span> <span class="o">&amp;</span> <span class="p">(</span><span class="n">dec_csr_wraddr_wb</span><span class="p">[</span><span class="mi">11</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="o">==</span> <span class="no">`DICAD0</span><span class="p">);</span>
<a name="l-1686"></a>
<a name="l-1687"></a>   <span class="n">rvdffe</span> <span class="p">#(</span><span class="mi">32</span><span class="p">)</span>  <span class="n">dicad0_ff</span> <span class="p">(.</span><span class="o">*</span><span class="p">,</span> <span class="p">.</span><span class="n">en</span><span class="p">(</span><span class="n">wr_dicad0_wb</span> <span class="o">|</span> <span class="n">ifu_ic_debug_rd_data_valid</span><span class="p">),</span> <span class="p">.</span><span class="n">din</span><span class="p">(</span><span class="n">dicad0_ns</span><span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">]),</span> <span class="p">.</span><span class="n">dout</span><span class="p">(</span><span class="n">dicad0</span><span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">]));</span>
<a name="l-1688"></a>
<a name="l-1689"></a>
<a name="l-1690"></a><span class="no">`ifdef</span> <span class="n">RV_ICACHE_ECC</span>
<a name="l-1691"></a>   <span class="c1">// ----------------------------------------------------------------------</span>
<a name="l-1692"></a>   <span class="c1">// DICAD1 (R/W) (Only accessible in debug mode)</span>
<a name="l-1693"></a>   <span class="c1">// [9:0]     : ECC</span>
<a name="l-1694"></a><span class="cp">   `define DICAD1 12&#39;h7ca</span>
<a name="l-1695"></a>
<a name="l-1696"></a>   <span class="k">assign</span> <span class="n">dicad1_ns</span><span class="p">[</span><span class="mi">9</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="n">wr_dicad1_wb</span> <span class="o">?</span> <span class="n">dec_csr_wrdata_wb</span><span class="p">[</span><span class="mi">9</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="o">:</span> <span class="n">ifu_ic_debug_rd_data</span><span class="p">[</span><span class="mi">41</span><span class="o">:</span><span class="mi">32</span><span class="p">];</span>
<a name="l-1697"></a>
<a name="l-1698"></a>   <span class="k">assign</span> <span class="n">wr_dicad1_wb</span> <span class="o">=</span> <span class="n">allow_dbg_halt_csr_write</span> <span class="o">&amp;</span> <span class="n">dec_csr_wen_wb_mod</span> <span class="o">&amp;</span> <span class="p">(</span><span class="n">dec_csr_wraddr_wb</span><span class="p">[</span><span class="mi">11</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="o">==</span> <span class="no">`DICAD1</span><span class="p">);</span>
<a name="l-1699"></a>
<a name="l-1700"></a>   <span class="n">rvdffs</span> <span class="p">#(</span><span class="mi">10</span><span class="p">)</span>  <span class="n">dicad1_ff</span> <span class="p">(.</span><span class="o">*</span><span class="p">,</span> <span class="p">.</span><span class="n">clk</span><span class="p">(</span><span class="n">active_clk</span><span class="p">),</span> <span class="p">.</span><span class="n">en</span><span class="p">(</span><span class="n">wr_dicad1_wb</span> <span class="o">|</span> <span class="n">ifu_ic_debug_rd_data_valid</span><span class="p">),</span> <span class="p">.</span><span class="n">din</span><span class="p">(</span><span class="n">dicad1_ns</span><span class="p">[</span><span class="mi">9</span><span class="o">:</span><span class="mi">0</span><span class="p">]),</span> <span class="p">.</span><span class="n">dout</span><span class="p">(</span><span class="n">dicad1</span><span class="p">[</span><span class="mi">9</span><span class="o">:</span><span class="mi">0</span><span class="p">]));</span>
<a name="l-1701"></a>
<a name="l-1702"></a><span class="no">`else</span>
<a name="l-1703"></a>   <span class="c1">// ----------------------------------------------------------------------</span>
<a name="l-1704"></a>   <span class="c1">// DICAD1 (R/W) (Only accessible in debug mode)</span>
<a name="l-1705"></a>   <span class="c1">// [1:0]     : Parity</span>
<a name="l-1706"></a><span class="cp">   `define DICAD1 12&#39;h7ca</span>
<a name="l-1707"></a>
<a name="l-1708"></a>   <span class="k">assign</span> <span class="n">dicad1_ns</span><span class="p">[</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="n">wr_dicad1_wb</span> <span class="o">?</span> <span class="n">dec_csr_wrdata_wb</span><span class="p">[</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="o">:</span> <span class="n">ifu_ic_debug_rd_data</span><span class="p">[</span><span class="mi">33</span><span class="o">:</span><span class="mi">32</span><span class="p">];</span>
<a name="l-1709"></a>
<a name="l-1710"></a>   <span class="k">assign</span> <span class="n">wr_dicad1_wb</span> <span class="o">=</span> <span class="n">allow_dbg_halt_csr_write</span> <span class="o">&amp;</span> <span class="n">dec_csr_wen_wb_mod</span> <span class="o">&amp;</span> <span class="p">(</span><span class="n">dec_csr_wraddr_wb</span><span class="p">[</span><span class="mi">11</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="o">==</span> <span class="no">`DICAD1</span><span class="p">);</span>
<a name="l-1711"></a>
<a name="l-1712"></a>   <span class="n">rvdffs</span> <span class="p">#(</span><span class="mi">2</span><span class="p">)</span>  <span class="n">dicad1_ff</span> <span class="p">(.</span><span class="o">*</span><span class="p">,</span> <span class="p">.</span><span class="n">clk</span><span class="p">(</span><span class="n">active_clk</span><span class="p">),</span> <span class="p">.</span><span class="n">en</span><span class="p">(</span><span class="n">wr_dicad1_wb</span> <span class="o">|</span> <span class="n">ifu_ic_debug_rd_data_valid</span><span class="p">),</span> <span class="p">.</span><span class="n">din</span><span class="p">(</span><span class="n">dicad1_ns</span><span class="p">[</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">]),</span> <span class="p">.</span><span class="n">dout</span><span class="p">(</span><span class="n">dicad1</span><span class="p">[</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">]));</span>
<a name="l-1713"></a><span class="no">`endif</span>
<a name="l-1714"></a>   <span class="c1">// ----------------------------------------------------------------------</span>
<a name="l-1715"></a>   <span class="c1">// DICAGO (R/W) (Only accessible in debug mode)</span>
<a name="l-1716"></a>   <span class="c1">// [0]     : Go</span>
<a name="l-1717"></a><span class="cp">   `define DICAGO 12&#39;h7cb</span>
<a name="l-1718"></a>
<a name="l-1719"></a><span class="no">`ifdef</span> <span class="n">RV_ICACHE_ECC</span>
<a name="l-1720"></a>   <span class="k">assign</span> <span class="n">dec_tlu_ic_diag_pkt</span><span class="p">.</span><span class="n">icache_wrdata</span><span class="p">[</span><span class="mi">41</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span><span class="n">dicad1</span><span class="p">[</span><span class="mi">9</span><span class="o">:</span><span class="mi">0</span><span class="p">],</span> <span class="n">dicad0</span><span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">]};</span>
<a name="l-1721"></a><span class="no">`else</span>
<a name="l-1722"></a>   <span class="k">assign</span> <span class="n">dec_tlu_ic_diag_pkt</span><span class="p">.</span><span class="n">icache_wrdata</span><span class="p">[</span><span class="mi">33</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span><span class="n">dicad1</span><span class="p">[</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">],</span> <span class="n">dicad0</span><span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">]};</span>
<a name="l-1723"></a><span class="no">`endif</span>
<a name="l-1724"></a>   <span class="k">assign</span> <span class="n">dec_tlu_ic_diag_pkt</span><span class="p">.</span><span class="n">icache_dicawics</span><span class="p">[</span><span class="mi">18</span><span class="o">:</span><span class="mi">2</span><span class="p">]</span> <span class="o">=</span> <span class="n">dicawics</span><span class="p">[</span><span class="mi">18</span><span class="o">:</span><span class="mi">2</span><span class="p">];</span>
<a name="l-1725"></a>
<a name="l-1726"></a>   <span class="kt">logic</span> <span class="n">icache_rd_valid</span><span class="p">,</span> <span class="n">icache_wr_valid</span><span class="p">,</span> <span class="n">icache_rd_valid_f</span><span class="p">,</span> <span class="n">icache_wr_valid_f</span><span class="p">;</span>
<a name="l-1727"></a>   <span class="k">assign</span> <span class="n">icache_rd_valid</span> <span class="o">=</span> <span class="n">allow_dbg_halt_csr_write</span> <span class="o">&amp;</span> <span class="n">dec_csr_any_unq_d</span> <span class="o">&amp;</span> <span class="n">dec_i0_decode_d</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">dec_csr_wen_unq_d</span> <span class="o">&amp;</span> <span class="p">(</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">11</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="o">==</span> <span class="no">`DICAGO</span><span class="p">);</span>
<a name="l-1728"></a>   <span class="k">assign</span> <span class="n">icache_wr_valid</span> <span class="o">=</span> <span class="n">allow_dbg_halt_csr_write</span> <span class="o">&amp;</span> <span class="n">dec_csr_wen_wb_mod</span> <span class="o">&amp;</span> <span class="p">(</span><span class="n">dec_csr_wraddr_wb</span><span class="p">[</span><span class="mi">11</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="o">==</span> <span class="no">`DICAGO</span><span class="p">);</span>
<a name="l-1729"></a>
<a name="l-1730"></a>   <span class="n">rvdff</span> <span class="p">#(</span><span class="mi">2</span><span class="p">)</span>  <span class="n">dicgo_ff</span> <span class="p">(.</span><span class="o">*</span><span class="p">,</span> <span class="p">.</span><span class="n">clk</span><span class="p">(</span><span class="n">active_clk</span><span class="p">),</span> <span class="p">.</span><span class="n">din</span><span class="p">({</span><span class="n">icache_rd_valid</span><span class="p">,</span> <span class="n">icache_wr_valid</span><span class="p">}),</span> <span class="p">.</span><span class="n">dout</span><span class="p">({</span><span class="n">icache_rd_valid_f</span><span class="p">,</span> <span class="n">icache_wr_valid_f</span><span class="p">}));</span>
<a name="l-1731"></a>
<a name="l-1732"></a>   <span class="k">assign</span> <span class="n">dec_tlu_ic_diag_pkt</span><span class="p">.</span><span class="n">icache_rd_valid</span> <span class="o">=</span> <span class="n">icache_rd_valid_f</span><span class="p">;</span>
<a name="l-1733"></a>   <span class="k">assign</span> <span class="n">dec_tlu_ic_diag_pkt</span><span class="p">.</span><span class="n">icache_wr_valid</span> <span class="o">=</span> <span class="n">icache_wr_valid_f</span><span class="p">;</span>
<a name="l-1734"></a>
<a name="l-1735"></a>   <span class="c1">// ----------------------------------------------------------------------</span>
<a name="l-1736"></a>   <span class="c1">// MTSEL (R/W)</span>
<a name="l-1737"></a>   <span class="c1">// [1:0] : Trigger select : 00, 01, 10 are data/address triggers. 11 is inst count</span>
<a name="l-1738"></a><span class="cp">   `define MTSEL 12&#39;h7a0</span>
<a name="l-1739"></a>
<a name="l-1740"></a>   <span class="k">assign</span> <span class="n">wr_mtsel_wb</span> <span class="o">=</span> <span class="n">dec_csr_wen_wb_mod</span> <span class="o">&amp;</span> <span class="p">(</span><span class="n">dec_csr_wraddr_wb</span><span class="p">[</span><span class="mi">11</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="o">==</span> <span class="no">`MTSEL</span><span class="p">);</span>
<a name="l-1741"></a>   <span class="k">assign</span> <span class="n">mtsel_ns</span><span class="p">[</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="n">wr_mtsel_wb</span> <span class="o">?</span> <span class="p">{</span><span class="n">dec_csr_wrdata_wb</span><span class="p">[</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">]}</span> <span class="o">:</span> <span class="n">mtsel</span><span class="p">[</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">];</span>
<a name="l-1742"></a>
<a name="l-1743"></a>   <span class="n">rvdff</span> <span class="p">#(</span><span class="mi">2</span><span class="p">)</span>  <span class="n">mtsel_ff</span> <span class="p">(.</span><span class="o">*</span><span class="p">,</span> <span class="p">.</span><span class="n">clk</span><span class="p">(</span><span class="n">csr_wr_clk</span><span class="p">),</span> <span class="p">.</span><span class="n">din</span><span class="p">(</span><span class="n">mtsel_ns</span><span class="p">[</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">]),</span> <span class="p">.</span><span class="n">dout</span><span class="p">(</span><span class="n">mtsel</span><span class="p">[</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">]));</span>
<a name="l-1744"></a>
<a name="l-1745"></a>   <span class="c1">// ----------------------------------------------------------------------</span>
<a name="l-1746"></a>   <span class="c1">// MTDATA1 (R/W)</span>
<a name="l-1747"></a>   <span class="c1">// [31:0] : Trigger Data 1</span>
<a name="l-1748"></a><span class="cp">   `define MTDATA1 12&#39;h7a1</span>
<a name="l-1749"></a>
<a name="l-1750"></a>   <span class="c1">// for triggers 0, 1, 2 and 3 aka Match Control</span>
<a name="l-1751"></a>   <span class="c1">// [31:28] : type, hard coded to 0x2</span>
<a name="l-1752"></a>   <span class="c1">// [27]    : dmode</span>
<a name="l-1753"></a>   <span class="c1">// [26:21] : hard coded to 0x1f</span>
<a name="l-1754"></a>   <span class="c1">// [20]    : hit</span>
<a name="l-1755"></a>   <span class="c1">// [19]    : select (0 - address, 1 - data)</span>
<a name="l-1756"></a>   <span class="c1">// [18]    : timing, always &#39;before&#39;, reads 0x0</span>
<a name="l-1757"></a>   <span class="c1">// [17:12] : action, bits  [17:13] not implemented and reads 0x0</span>
<a name="l-1758"></a>   <span class="c1">// [11]    : chain</span>
<a name="l-1759"></a>   <span class="c1">// [10:7]  : match, bits [10:8] not implemented and reads 0x0</span>
<a name="l-1760"></a>   <span class="c1">// [6]     : M</span>
<a name="l-1761"></a>   <span class="c1">// [5:3]   : not implemented, reads 0x0</span>
<a name="l-1762"></a>   <span class="c1">// [2]     : execute</span>
<a name="l-1763"></a>   <span class="c1">// [1]     : store</span>
<a name="l-1764"></a>   <span class="c1">// [0]     : load</span>
<a name="l-1765"></a>   <span class="c1">//</span>
<a name="l-1766"></a>   <span class="c1">// decoder ring</span>
<a name="l-1767"></a>   <span class="c1">// [27]    : =&gt; 9</span>
<a name="l-1768"></a>   <span class="c1">// [20]    : =&gt; 8</span>
<a name="l-1769"></a>   <span class="c1">// [19]    : =&gt; 7</span>
<a name="l-1770"></a>   <span class="c1">// [12]    : =&gt; 6</span>
<a name="l-1771"></a>   <span class="c1">// [11]    : =&gt; 5</span>
<a name="l-1772"></a>   <span class="c1">// [7]     : =&gt; 4</span>
<a name="l-1773"></a>   <span class="c1">// [6]     : =&gt; 3</span>
<a name="l-1774"></a>   <span class="c1">// [2]     : =&gt; 2</span>
<a name="l-1775"></a>   <span class="c1">// [1]     : =&gt; 1</span>
<a name="l-1776"></a>   <span class="c1">// [0]     : =&gt; 0</span>
<a name="l-1777"></a>
<a name="l-1778"></a>
<a name="l-1779"></a>   <span class="c1">// don&#39;t allow setting load-data.</span>
<a name="l-1780"></a>   <span class="k">assign</span> <span class="n">tdata_load</span> <span class="o">=</span> <span class="n">dec_csr_wrdata_wb</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">dec_csr_wrdata_wb</span><span class="p">[</span><span class="mi">19</span><span class="p">];</span>
<a name="l-1781"></a>   <span class="c1">// don&#39;t allow setting execute-data.</span>
<a name="l-1782"></a>   <span class="k">assign</span> <span class="n">tdata_opcode</span> <span class="o">=</span> <span class="n">dec_csr_wrdata_wb</span><span class="p">[</span><span class="mi">2</span><span class="p">]</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">dec_csr_wrdata_wb</span><span class="p">[</span><span class="mi">19</span><span class="p">];</span>
<a name="l-1783"></a>   <span class="c1">// don&#39;t allow clearing DMODE and action=1</span>
<a name="l-1784"></a>   <span class="k">assign</span> <span class="n">tdata_action</span> <span class="o">=</span> <span class="p">(</span><span class="n">dec_csr_wrdata_wb</span><span class="p">[</span><span class="mi">27</span><span class="p">]</span> <span class="o">&amp;</span> <span class="n">dbg_tlu_halted_f</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">dec_csr_wrdata_wb</span><span class="p">[</span><span class="mi">12</span><span class="p">];</span>
<a name="l-1785"></a>
<a name="l-1786"></a>   <span class="k">assign</span> <span class="n">tdata_wrdata_wb</span><span class="p">[</span><span class="mi">9</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span>  <span class="o">=</span> <span class="p">{</span><span class="n">dec_csr_wrdata_wb</span><span class="p">[</span><span class="mi">27</span><span class="p">]</span> <span class="o">&amp;</span> <span class="n">dbg_tlu_halted_f</span><span class="p">,</span>
<a name="l-1787"></a>                                   <span class="n">dec_csr_wrdata_wb</span><span class="p">[</span><span class="mi">20</span><span class="o">:</span><span class="mi">19</span><span class="p">],</span>
<a name="l-1788"></a>                                   <span class="n">tdata_action</span><span class="p">,</span>
<a name="l-1789"></a>                                   <span class="n">dec_csr_wrdata_wb</span><span class="p">[</span><span class="mi">11</span><span class="p">],</span>
<a name="l-1790"></a>                                   <span class="n">dec_csr_wrdata_wb</span><span class="p">[</span><span class="mi">7</span><span class="o">:</span><span class="mi">6</span><span class="p">],</span>
<a name="l-1791"></a>                                   <span class="n">tdata_opcode</span><span class="p">,</span>
<a name="l-1792"></a>                                   <span class="n">dec_csr_wrdata_wb</span><span class="p">[</span><span class="mi">1</span><span class="p">],</span>
<a name="l-1793"></a>                                   <span class="n">tdata_load</span><span class="p">};</span>
<a name="l-1794"></a>
<a name="l-1795"></a>   <span class="c1">// If the DMODE bit is set, tdata1 can only be updated in debug_mode</span>
<a name="l-1796"></a>   <span class="k">assign</span> <span class="n">wr_mtdata1_t0_wb</span> <span class="o">=</span> <span class="n">dec_csr_wen_wb_mod</span> <span class="o">&amp;</span> <span class="p">(</span><span class="n">dec_csr_wraddr_wb</span><span class="p">[</span><span class="mi">11</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="o">==</span> <span class="no">`MTDATA1</span><span class="p">)</span> <span class="o">&amp;</span> <span class="p">(</span><span class="n">mtsel</span><span class="p">[</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="o">==</span> <span class="mb">2&#39;b0</span><span class="p">)</span> <span class="o">&amp;</span> <span class="p">(</span><span class="o">~</span><span class="n">mtdata1_t0</span><span class="p">[</span><span class="no">`MTDATA1_DMODE</span><span class="p">]</span> <span class="o">|</span> <span class="n">dbg_tlu_halted_f</span><span class="p">);</span>
<a name="l-1797"></a>   <span class="k">assign</span> <span class="n">mtdata1_t0_ns</span><span class="p">[</span><span class="mi">9</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="n">wr_mtdata1_t0_wb</span> <span class="o">?</span> <span class="n">tdata_wrdata_wb</span><span class="p">[</span><span class="mi">9</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="o">:</span>
<a name="l-1798"></a>                                <span class="p">{</span><span class="n">mtdata1_t0</span><span class="p">[</span><span class="mi">9</span><span class="p">],</span> <span class="n">update_hit_bit_wb</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">|</span> <span class="n">mtdata1_t0</span><span class="p">[</span><span class="mi">8</span><span class="p">],</span> <span class="n">mtdata1_t0</span><span class="p">[</span><span class="mi">7</span><span class="o">:</span><span class="mi">0</span><span class="p">]};</span>
<a name="l-1799"></a>
<a name="l-1800"></a>   <span class="k">assign</span> <span class="n">wr_mtdata1_t1_wb</span> <span class="o">=</span> <span class="n">dec_csr_wen_wb_mod</span> <span class="o">&amp;</span> <span class="p">(</span><span class="n">dec_csr_wraddr_wb</span><span class="p">[</span><span class="mi">11</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="o">==</span> <span class="no">`MTDATA1</span><span class="p">)</span> <span class="o">&amp;</span> <span class="p">(</span><span class="n">mtsel</span><span class="p">[</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="o">==</span> <span class="mb">2&#39;b01</span><span class="p">)</span> <span class="o">&amp;</span> <span class="p">(</span><span class="o">~</span><span class="n">mtdata1_t1</span><span class="p">[</span><span class="no">`MTDATA1_DMODE</span><span class="p">]</span> <span class="o">|</span> <span class="n">dbg_tlu_halted_f</span><span class="p">);</span>
<a name="l-1801"></a>   <span class="k">assign</span> <span class="n">mtdata1_t1_ns</span><span class="p">[</span><span class="mi">9</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="n">wr_mtdata1_t1_wb</span> <span class="o">?</span> <span class="n">tdata_wrdata_wb</span><span class="p">[</span><span class="mi">9</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="o">:</span>
<a name="l-1802"></a>                                <span class="p">{</span><span class="n">mtdata1_t1</span><span class="p">[</span><span class="mi">9</span><span class="p">],</span> <span class="n">update_hit_bit_wb</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">|</span> <span class="n">mtdata1_t1</span><span class="p">[</span><span class="mi">8</span><span class="p">],</span> <span class="n">mtdata1_t1</span><span class="p">[</span><span class="mi">7</span><span class="o">:</span><span class="mi">0</span><span class="p">]};</span>
<a name="l-1803"></a>
<a name="l-1804"></a>   <span class="k">assign</span> <span class="n">wr_mtdata1_t2_wb</span> <span class="o">=</span> <span class="n">dec_csr_wen_wb_mod</span> <span class="o">&amp;</span> <span class="p">(</span><span class="n">dec_csr_wraddr_wb</span><span class="p">[</span><span class="mi">11</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="o">==</span> <span class="no">`MTDATA1</span><span class="p">)</span> <span class="o">&amp;</span> <span class="p">(</span><span class="n">mtsel</span><span class="p">[</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="o">==</span> <span class="mb">2&#39;b10</span><span class="p">)</span> <span class="o">&amp;</span> <span class="p">(</span><span class="o">~</span><span class="n">mtdata1_t2</span><span class="p">[</span><span class="no">`MTDATA1_DMODE</span><span class="p">]</span> <span class="o">|</span> <span class="n">dbg_tlu_halted_f</span><span class="p">);</span>
<a name="l-1805"></a>   <span class="k">assign</span> <span class="n">mtdata1_t2_ns</span><span class="p">[</span><span class="mi">9</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="n">wr_mtdata1_t2_wb</span> <span class="o">?</span> <span class="n">tdata_wrdata_wb</span><span class="p">[</span><span class="mi">9</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="o">:</span>
<a name="l-1806"></a>                                <span class="p">{</span><span class="n">mtdata1_t2</span><span class="p">[</span><span class="mi">9</span><span class="p">],</span> <span class="n">update_hit_bit_wb</span><span class="p">[</span><span class="mi">2</span><span class="p">]</span> <span class="o">|</span> <span class="n">mtdata1_t2</span><span class="p">[</span><span class="mi">8</span><span class="p">],</span> <span class="n">mtdata1_t2</span><span class="p">[</span><span class="mi">7</span><span class="o">:</span><span class="mi">0</span><span class="p">]};</span>
<a name="l-1807"></a>
<a name="l-1808"></a>   <span class="k">assign</span> <span class="n">wr_mtdata1_t3_wb</span> <span class="o">=</span> <span class="n">dec_csr_wen_wb_mod</span> <span class="o">&amp;</span> <span class="p">(</span><span class="n">dec_csr_wraddr_wb</span><span class="p">[</span><span class="mi">11</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="o">==</span> <span class="no">`MTDATA1</span><span class="p">)</span> <span class="o">&amp;</span> <span class="p">(</span><span class="n">mtsel</span><span class="p">[</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="o">==</span> <span class="mb">2&#39;b11</span><span class="p">)</span> <span class="o">&amp;</span> <span class="p">(</span><span class="o">~</span><span class="n">mtdata1_t3</span><span class="p">[</span><span class="no">`MTDATA1_DMODE</span><span class="p">]</span> <span class="o">|</span> <span class="n">dbg_tlu_halted_f</span><span class="p">);</span>
<a name="l-1809"></a>   <span class="k">assign</span> <span class="n">mtdata1_t3_ns</span><span class="p">[</span><span class="mi">9</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="n">wr_mtdata1_t3_wb</span> <span class="o">?</span> <span class="n">tdata_wrdata_wb</span><span class="p">[</span><span class="mi">9</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="o">:</span>
<a name="l-1810"></a>                                <span class="p">{</span><span class="n">mtdata1_t3</span><span class="p">[</span><span class="mi">9</span><span class="p">],</span> <span class="n">update_hit_bit_wb</span><span class="p">[</span><span class="mi">3</span><span class="p">]</span> <span class="o">|</span> <span class="n">mtdata1_t3</span><span class="p">[</span><span class="mi">8</span><span class="p">],</span> <span class="n">mtdata1_t3</span><span class="p">[</span><span class="mi">7</span><span class="o">:</span><span class="mi">0</span><span class="p">]};</span>
<a name="l-1811"></a>
<a name="l-1812"></a>
<a name="l-1813"></a>   <span class="n">rvdff</span> <span class="p">#(</span><span class="mi">10</span><span class="p">)</span>  <span class="n">mtdata1_t0_ff</span> <span class="p">(.</span><span class="o">*</span><span class="p">,</span> <span class="p">.</span><span class="n">clk</span><span class="p">(</span><span class="n">active_clk</span><span class="p">),</span> <span class="p">.</span><span class="n">din</span><span class="p">(</span><span class="n">mtdata1_t0_ns</span><span class="p">[</span><span class="mi">9</span><span class="o">:</span><span class="mi">0</span><span class="p">]),</span> <span class="p">.</span><span class="n">dout</span><span class="p">(</span><span class="n">mtdata1_t0</span><span class="p">[</span><span class="mi">9</span><span class="o">:</span><span class="mi">0</span><span class="p">]));</span>
<a name="l-1814"></a>   <span class="n">rvdff</span> <span class="p">#(</span><span class="mi">10</span><span class="p">)</span>  <span class="n">mtdata1_t1_ff</span> <span class="p">(.</span><span class="o">*</span><span class="p">,</span> <span class="p">.</span><span class="n">clk</span><span class="p">(</span><span class="n">active_clk</span><span class="p">),</span> <span class="p">.</span><span class="n">din</span><span class="p">(</span><span class="n">mtdata1_t1_ns</span><span class="p">[</span><span class="mi">9</span><span class="o">:</span><span class="mi">0</span><span class="p">]),</span> <span class="p">.</span><span class="n">dout</span><span class="p">(</span><span class="n">mtdata1_t1</span><span class="p">[</span><span class="mi">9</span><span class="o">:</span><span class="mi">0</span><span class="p">]));</span>
<a name="l-1815"></a>   <span class="n">rvdff</span> <span class="p">#(</span><span class="mi">10</span><span class="p">)</span>  <span class="n">mtdata1_t2_ff</span> <span class="p">(.</span><span class="o">*</span><span class="p">,</span> <span class="p">.</span><span class="n">clk</span><span class="p">(</span><span class="n">active_clk</span><span class="p">),</span> <span class="p">.</span><span class="n">din</span><span class="p">(</span><span class="n">mtdata1_t2_ns</span><span class="p">[</span><span class="mi">9</span><span class="o">:</span><span class="mi">0</span><span class="p">]),</span> <span class="p">.</span><span class="n">dout</span><span class="p">(</span><span class="n">mtdata1_t2</span><span class="p">[</span><span class="mi">9</span><span class="o">:</span><span class="mi">0</span><span class="p">]));</span>
<a name="l-1816"></a>   <span class="n">rvdff</span> <span class="p">#(</span><span class="mi">10</span><span class="p">)</span>  <span class="n">mtdata1_t3_ff</span> <span class="p">(.</span><span class="o">*</span><span class="p">,</span> <span class="p">.</span><span class="n">clk</span><span class="p">(</span><span class="n">active_clk</span><span class="p">),</span> <span class="p">.</span><span class="n">din</span><span class="p">(</span><span class="n">mtdata1_t3_ns</span><span class="p">[</span><span class="mi">9</span><span class="o">:</span><span class="mi">0</span><span class="p">]),</span> <span class="p">.</span><span class="n">dout</span><span class="p">(</span><span class="n">mtdata1_t3</span><span class="p">[</span><span class="mi">9</span><span class="o">:</span><span class="mi">0</span><span class="p">]));</span>
<a name="l-1817"></a>
<a name="l-1818"></a>   <span class="k">assign</span> <span class="n">mtdata1_tsel_out</span><span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="p">(</span> <span class="p">({</span><span class="mi">32</span><span class="p">{(</span><span class="n">mtsel</span><span class="p">[</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="o">==</span> <span class="mb">2&#39;b00</span><span class="p">)}}</span> <span class="o">&amp;</span> <span class="p">{</span><span class="mh">4&#39;h2</span><span class="p">,</span> <span class="n">mtdata1_t0</span><span class="p">[</span><span class="mi">9</span><span class="p">],</span> <span class="mb">6&#39;b011111</span><span class="p">,</span> <span class="n">mtdata1_t0</span><span class="p">[</span><span class="mi">8</span><span class="o">:</span><span class="mi">7</span><span class="p">],</span> <span class="mb">6&#39;b0</span><span class="p">,</span> <span class="n">mtdata1_t0</span><span class="p">[</span><span class="mi">6</span><span class="o">:</span><span class="mi">5</span><span class="p">],</span> <span class="mb">3&#39;b0</span><span class="p">,</span> <span class="n">mtdata1_t0</span><span class="p">[</span><span class="mi">4</span><span class="o">:</span><span class="mi">3</span><span class="p">],</span> <span class="mb">3&#39;b0</span><span class="p">,</span> <span class="n">mtdata1_t0</span><span class="p">[</span><span class="mi">2</span><span class="o">:</span><span class="mi">0</span><span class="p">]})</span> <span class="o">|</span>
<a name="l-1819"></a>                                     <span class="p">({</span><span class="mi">32</span><span class="p">{(</span><span class="n">mtsel</span><span class="p">[</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="o">==</span> <span class="mb">2&#39;b01</span><span class="p">)}}</span> <span class="o">&amp;</span> <span class="p">{</span><span class="mh">4&#39;h2</span><span class="p">,</span> <span class="n">mtdata1_t1</span><span class="p">[</span><span class="mi">9</span><span class="p">],</span> <span class="mb">6&#39;b011111</span><span class="p">,</span> <span class="n">mtdata1_t1</span><span class="p">[</span><span class="mi">8</span><span class="o">:</span><span class="mi">7</span><span class="p">],</span> <span class="mb">6&#39;b0</span><span class="p">,</span> <span class="n">mtdata1_t1</span><span class="p">[</span><span class="mi">6</span><span class="o">:</span><span class="mi">5</span><span class="p">],</span> <span class="mb">3&#39;b0</span><span class="p">,</span> <span class="n">mtdata1_t1</span><span class="p">[</span><span class="mi">4</span><span class="o">:</span><span class="mi">3</span><span class="p">],</span> <span class="mb">3&#39;b0</span><span class="p">,</span> <span class="n">mtdata1_t1</span><span class="p">[</span><span class="mi">2</span><span class="o">:</span><span class="mi">0</span><span class="p">]})</span> <span class="o">|</span>
<a name="l-1820"></a>                                     <span class="p">({</span><span class="mi">32</span><span class="p">{(</span><span class="n">mtsel</span><span class="p">[</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="o">==</span> <span class="mb">2&#39;b10</span><span class="p">)}}</span> <span class="o">&amp;</span> <span class="p">{</span><span class="mh">4&#39;h2</span><span class="p">,</span> <span class="n">mtdata1_t2</span><span class="p">[</span><span class="mi">9</span><span class="p">],</span> <span class="mb">6&#39;b011111</span><span class="p">,</span> <span class="n">mtdata1_t2</span><span class="p">[</span><span class="mi">8</span><span class="o">:</span><span class="mi">7</span><span class="p">],</span> <span class="mb">6&#39;b0</span><span class="p">,</span> <span class="n">mtdata1_t2</span><span class="p">[</span><span class="mi">6</span><span class="o">:</span><span class="mi">5</span><span class="p">],</span> <span class="mb">3&#39;b0</span><span class="p">,</span> <span class="n">mtdata1_t2</span><span class="p">[</span><span class="mi">4</span><span class="o">:</span><span class="mi">3</span><span class="p">],</span> <span class="mb">3&#39;b0</span><span class="p">,</span> <span class="n">mtdata1_t2</span><span class="p">[</span><span class="mi">2</span><span class="o">:</span><span class="mi">0</span><span class="p">]})</span> <span class="o">|</span>
<a name="l-1821"></a>                                     <span class="p">({</span><span class="mi">32</span><span class="p">{(</span><span class="n">mtsel</span><span class="p">[</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="o">==</span> <span class="mb">2&#39;b11</span><span class="p">)}}</span> <span class="o">&amp;</span> <span class="p">{</span><span class="mh">4&#39;h2</span><span class="p">,</span> <span class="n">mtdata1_t3</span><span class="p">[</span><span class="mi">9</span><span class="p">],</span> <span class="mb">6&#39;b011111</span><span class="p">,</span> <span class="n">mtdata1_t3</span><span class="p">[</span><span class="mi">8</span><span class="o">:</span><span class="mi">7</span><span class="p">],</span> <span class="mb">6&#39;b0</span><span class="p">,</span> <span class="n">mtdata1_t3</span><span class="p">[</span><span class="mi">6</span><span class="o">:</span><span class="mi">5</span><span class="p">],</span> <span class="mb">3&#39;b0</span><span class="p">,</span> <span class="n">mtdata1_t3</span><span class="p">[</span><span class="mi">4</span><span class="o">:</span><span class="mi">3</span><span class="p">],</span> <span class="mb">3&#39;b0</span><span class="p">,</span> <span class="n">mtdata1_t3</span><span class="p">[</span><span class="mi">2</span><span class="o">:</span><span class="mi">0</span><span class="p">]}));</span>
<a name="l-1822"></a>
<a name="l-1823"></a>   <span class="k">assign</span> <span class="n">trigger_pkt_any</span><span class="p">[</span><span class="mi">0</span><span class="p">].</span><span class="n">select</span> <span class="o">=</span> <span class="n">mtdata1_t0</span><span class="p">[</span><span class="no">`MTDATA1_SEL</span><span class="p">];</span>
<a name="l-1824"></a>   <span class="k">assign</span> <span class="n">trigger_pkt_any</span><span class="p">[</span><span class="mi">0</span><span class="p">].</span><span class="n">match</span> <span class="o">=</span> <span class="n">mtdata1_t0</span><span class="p">[</span><span class="no">`MTDATA1_MATCH</span><span class="p">];</span>
<a name="l-1825"></a>   <span class="k">assign</span> <span class="n">trigger_pkt_any</span><span class="p">[</span><span class="mi">0</span><span class="p">].</span><span class="n">store</span> <span class="o">=</span> <span class="n">mtdata1_t0</span><span class="p">[</span><span class="no">`MTDATA1_ST</span><span class="p">];</span>
<a name="l-1826"></a>   <span class="k">assign</span> <span class="n">trigger_pkt_any</span><span class="p">[</span><span class="mi">0</span><span class="p">].</span><span class="n">load</span> <span class="o">=</span> <span class="n">mtdata1_t0</span><span class="p">[</span><span class="no">`MTDATA1_LD</span><span class="p">];</span>
<a name="l-1827"></a>   <span class="k">assign</span> <span class="n">trigger_pkt_any</span><span class="p">[</span><span class="mi">0</span><span class="p">].</span><span class="n">execute</span> <span class="o">=</span> <span class="n">mtdata1_t0</span><span class="p">[</span><span class="no">`MTDATA1_EXE</span><span class="p">];</span>
<a name="l-1828"></a>   <span class="k">assign</span> <span class="n">trigger_pkt_any</span><span class="p">[</span><span class="mi">0</span><span class="p">].</span><span class="n">m</span> <span class="o">=</span> <span class="n">mtdata1_t0</span><span class="p">[</span><span class="no">`MTDATA1_M_ENABLED</span><span class="p">];</span>
<a name="l-1829"></a>
<a name="l-1830"></a>   <span class="k">assign</span> <span class="n">trigger_pkt_any</span><span class="p">[</span><span class="mi">1</span><span class="p">].</span><span class="n">select</span> <span class="o">=</span> <span class="n">mtdata1_t1</span><span class="p">[</span><span class="no">`MTDATA1_SEL</span><span class="p">];</span>
<a name="l-1831"></a>   <span class="k">assign</span> <span class="n">trigger_pkt_any</span><span class="p">[</span><span class="mi">1</span><span class="p">].</span><span class="n">match</span> <span class="o">=</span> <span class="n">mtdata1_t1</span><span class="p">[</span><span class="no">`MTDATA1_MATCH</span><span class="p">];</span>
<a name="l-1832"></a>   <span class="k">assign</span> <span class="n">trigger_pkt_any</span><span class="p">[</span><span class="mi">1</span><span class="p">].</span><span class="n">store</span> <span class="o">=</span> <span class="n">mtdata1_t1</span><span class="p">[</span><span class="no">`MTDATA1_ST</span><span class="p">];</span>
<a name="l-1833"></a>   <span class="k">assign</span> <span class="n">trigger_pkt_any</span><span class="p">[</span><span class="mi">1</span><span class="p">].</span><span class="n">load</span> <span class="o">=</span> <span class="n">mtdata1_t1</span><span class="p">[</span><span class="no">`MTDATA1_LD</span><span class="p">];</span>
<a name="l-1834"></a>   <span class="k">assign</span> <span class="n">trigger_pkt_any</span><span class="p">[</span><span class="mi">1</span><span class="p">].</span><span class="n">execute</span> <span class="o">=</span> <span class="n">mtdata1_t1</span><span class="p">[</span><span class="no">`MTDATA1_EXE</span><span class="p">];</span>
<a name="l-1835"></a>   <span class="k">assign</span> <span class="n">trigger_pkt_any</span><span class="p">[</span><span class="mi">1</span><span class="p">].</span><span class="n">m</span> <span class="o">=</span> <span class="n">mtdata1_t1</span><span class="p">[</span><span class="no">`MTDATA1_M_ENABLED</span><span class="p">];</span>
<a name="l-1836"></a>
<a name="l-1837"></a>   <span class="k">assign</span> <span class="n">trigger_pkt_any</span><span class="p">[</span><span class="mi">2</span><span class="p">].</span><span class="n">select</span> <span class="o">=</span> <span class="n">mtdata1_t2</span><span class="p">[</span><span class="no">`MTDATA1_SEL</span><span class="p">];</span>
<a name="l-1838"></a>   <span class="k">assign</span> <span class="n">trigger_pkt_any</span><span class="p">[</span><span class="mi">2</span><span class="p">].</span><span class="n">match</span> <span class="o">=</span> <span class="n">mtdata1_t2</span><span class="p">[</span><span class="no">`MTDATA1_MATCH</span><span class="p">];</span>
<a name="l-1839"></a>   <span class="k">assign</span> <span class="n">trigger_pkt_any</span><span class="p">[</span><span class="mi">2</span><span class="p">].</span><span class="n">store</span> <span class="o">=</span> <span class="n">mtdata1_t2</span><span class="p">[</span><span class="no">`MTDATA1_ST</span><span class="p">];</span>
<a name="l-1840"></a>   <span class="k">assign</span> <span class="n">trigger_pkt_any</span><span class="p">[</span><span class="mi">2</span><span class="p">].</span><span class="n">load</span> <span class="o">=</span> <span class="n">mtdata1_t2</span><span class="p">[</span><span class="no">`MTDATA1_LD</span><span class="p">];</span>
<a name="l-1841"></a>   <span class="k">assign</span> <span class="n">trigger_pkt_any</span><span class="p">[</span><span class="mi">2</span><span class="p">].</span><span class="n">execute</span> <span class="o">=</span> <span class="n">mtdata1_t2</span><span class="p">[</span><span class="no">`MTDATA1_EXE</span><span class="p">];</span>
<a name="l-1842"></a>   <span class="k">assign</span> <span class="n">trigger_pkt_any</span><span class="p">[</span><span class="mi">2</span><span class="p">].</span><span class="n">m</span> <span class="o">=</span> <span class="n">mtdata1_t2</span><span class="p">[</span><span class="no">`MTDATA1_M_ENABLED</span><span class="p">];</span>
<a name="l-1843"></a>
<a name="l-1844"></a>   <span class="k">assign</span> <span class="n">trigger_pkt_any</span><span class="p">[</span><span class="mi">3</span><span class="p">].</span><span class="n">select</span> <span class="o">=</span> <span class="n">mtdata1_t3</span><span class="p">[</span><span class="no">`MTDATA1_SEL</span><span class="p">];</span>
<a name="l-1845"></a>   <span class="k">assign</span> <span class="n">trigger_pkt_any</span><span class="p">[</span><span class="mi">3</span><span class="p">].</span><span class="n">match</span> <span class="o">=</span> <span class="n">mtdata1_t3</span><span class="p">[</span><span class="no">`MTDATA1_MATCH</span><span class="p">];</span>
<a name="l-1846"></a>   <span class="k">assign</span> <span class="n">trigger_pkt_any</span><span class="p">[</span><span class="mi">3</span><span class="p">].</span><span class="n">store</span> <span class="o">=</span> <span class="n">mtdata1_t3</span><span class="p">[</span><span class="no">`MTDATA1_ST</span><span class="p">];</span>
<a name="l-1847"></a>   <span class="k">assign</span> <span class="n">trigger_pkt_any</span><span class="p">[</span><span class="mi">3</span><span class="p">].</span><span class="n">load</span> <span class="o">=</span> <span class="n">mtdata1_t3</span><span class="p">[</span><span class="no">`MTDATA1_LD</span><span class="p">];</span>
<a name="l-1848"></a>   <span class="k">assign</span> <span class="n">trigger_pkt_any</span><span class="p">[</span><span class="mi">3</span><span class="p">].</span><span class="n">execute</span> <span class="o">=</span> <span class="n">mtdata1_t3</span><span class="p">[</span><span class="no">`MTDATA1_EXE</span><span class="p">];</span>
<a name="l-1849"></a>   <span class="k">assign</span> <span class="n">trigger_pkt_any</span><span class="p">[</span><span class="mi">3</span><span class="p">].</span><span class="n">m</span> <span class="o">=</span> <span class="n">mtdata1_t3</span><span class="p">[</span><span class="no">`MTDATA1_M_ENABLED</span><span class="p">];</span>
<a name="l-1850"></a>
<a name="l-1851"></a>
<a name="l-1852"></a>
<a name="l-1853"></a>
<a name="l-1854"></a>
<a name="l-1855"></a>   <span class="c1">// ----------------------------------------------------------------------</span>
<a name="l-1856"></a>   <span class="c1">// MTDATA2 (R/W)</span>
<a name="l-1857"></a>   <span class="c1">// [31:0] : Trigger Data 2</span>
<a name="l-1858"></a><span class="cp">   `define MTDATA2 12&#39;h7a2</span>
<a name="l-1859"></a>
<a name="l-1860"></a>   <span class="c1">// If the DMODE bit is set, tdata2 can only be updated in debug_mode</span>
<a name="l-1861"></a>   <span class="k">assign</span> <span class="n">wr_mtdata2_t0_wb</span> <span class="o">=</span> <span class="n">dec_csr_wen_wb_mod</span> <span class="o">&amp;</span> <span class="p">(</span><span class="n">dec_csr_wraddr_wb</span><span class="p">[</span><span class="mi">11</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="o">==</span> <span class="no">`MTDATA2</span><span class="p">)</span> <span class="o">&amp;</span> <span class="p">(</span><span class="n">mtsel</span><span class="p">[</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="o">==</span> <span class="mb">2&#39;b0</span><span class="p">)</span>  <span class="o">&amp;</span> <span class="p">(</span><span class="o">~</span><span class="n">mtdata1_t0</span><span class="p">[</span><span class="no">`MTDATA1_DMODE</span><span class="p">]</span> <span class="o">|</span> <span class="n">dbg_tlu_halted_f</span><span class="p">);</span>
<a name="l-1862"></a>   <span class="k">assign</span> <span class="n">wr_mtdata2_t1_wb</span> <span class="o">=</span> <span class="n">dec_csr_wen_wb_mod</span> <span class="o">&amp;</span> <span class="p">(</span><span class="n">dec_csr_wraddr_wb</span><span class="p">[</span><span class="mi">11</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="o">==</span> <span class="no">`MTDATA2</span><span class="p">)</span> <span class="o">&amp;</span> <span class="p">(</span><span class="n">mtsel</span><span class="p">[</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="o">==</span> <span class="mb">2&#39;b01</span><span class="p">)</span> <span class="o">&amp;</span> <span class="p">(</span><span class="o">~</span><span class="n">mtdata1_t1</span><span class="p">[</span><span class="no">`MTDATA1_DMODE</span><span class="p">]</span> <span class="o">|</span> <span class="n">dbg_tlu_halted_f</span><span class="p">);</span>
<a name="l-1863"></a>   <span class="k">assign</span> <span class="n">wr_mtdata2_t2_wb</span> <span class="o">=</span> <span class="n">dec_csr_wen_wb_mod</span> <span class="o">&amp;</span> <span class="p">(</span><span class="n">dec_csr_wraddr_wb</span><span class="p">[</span><span class="mi">11</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="o">==</span> <span class="no">`MTDATA2</span><span class="p">)</span> <span class="o">&amp;</span> <span class="p">(</span><span class="n">mtsel</span><span class="p">[</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="o">==</span> <span class="mb">2&#39;b10</span><span class="p">)</span> <span class="o">&amp;</span> <span class="p">(</span><span class="o">~</span><span class="n">mtdata1_t2</span><span class="p">[</span><span class="no">`MTDATA1_DMODE</span><span class="p">]</span> <span class="o">|</span> <span class="n">dbg_tlu_halted_f</span><span class="p">);</span>
<a name="l-1864"></a>   <span class="k">assign</span> <span class="n">wr_mtdata2_t3_wb</span> <span class="o">=</span> <span class="n">dec_csr_wen_wb_mod</span> <span class="o">&amp;</span> <span class="p">(</span><span class="n">dec_csr_wraddr_wb</span><span class="p">[</span><span class="mi">11</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="o">==</span> <span class="no">`MTDATA2</span><span class="p">)</span> <span class="o">&amp;</span> <span class="p">(</span><span class="n">mtsel</span><span class="p">[</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="o">==</span> <span class="mb">2&#39;b11</span><span class="p">)</span> <span class="o">&amp;</span> <span class="p">(</span><span class="o">~</span><span class="n">mtdata1_t3</span><span class="p">[</span><span class="no">`MTDATA1_DMODE</span><span class="p">]</span> <span class="o">|</span> <span class="n">dbg_tlu_halted_f</span><span class="p">);</span>
<a name="l-1865"></a>
<a name="l-1866"></a>   <span class="n">rvdffe</span> <span class="p">#(</span><span class="mi">32</span><span class="p">)</span>  <span class="n">mtdata2_t0_ff</span> <span class="p">(.</span><span class="o">*</span><span class="p">,</span> <span class="p">.</span><span class="n">en</span><span class="p">(</span><span class="n">wr_mtdata2_t0_wb</span><span class="p">),</span> <span class="p">.</span><span class="n">din</span><span class="p">(</span><span class="n">dec_csr_wrdata_wb</span><span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">]),</span> <span class="p">.</span><span class="n">dout</span><span class="p">(</span><span class="n">mtdata2_t0</span><span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">]));</span>
<a name="l-1867"></a>   <span class="n">rvdffe</span> <span class="p">#(</span><span class="mi">32</span><span class="p">)</span>  <span class="n">mtdata2_t1_ff</span> <span class="p">(.</span><span class="o">*</span><span class="p">,</span> <span class="p">.</span><span class="n">en</span><span class="p">(</span><span class="n">wr_mtdata2_t1_wb</span><span class="p">),</span> <span class="p">.</span><span class="n">din</span><span class="p">(</span><span class="n">dec_csr_wrdata_wb</span><span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">]),</span> <span class="p">.</span><span class="n">dout</span><span class="p">(</span><span class="n">mtdata2_t1</span><span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">]));</span>
<a name="l-1868"></a>   <span class="n">rvdffe</span> <span class="p">#(</span><span class="mi">32</span><span class="p">)</span>  <span class="n">mtdata2_t2_ff</span> <span class="p">(.</span><span class="o">*</span><span class="p">,</span> <span class="p">.</span><span class="n">en</span><span class="p">(</span><span class="n">wr_mtdata2_t2_wb</span><span class="p">),</span> <span class="p">.</span><span class="n">din</span><span class="p">(</span><span class="n">dec_csr_wrdata_wb</span><span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">]),</span> <span class="p">.</span><span class="n">dout</span><span class="p">(</span><span class="n">mtdata2_t2</span><span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">]));</span>
<a name="l-1869"></a>   <span class="n">rvdffe</span> <span class="p">#(</span><span class="mi">32</span><span class="p">)</span>  <span class="n">mtdata2_t3_ff</span> <span class="p">(.</span><span class="o">*</span><span class="p">,</span> <span class="p">.</span><span class="n">en</span><span class="p">(</span><span class="n">wr_mtdata2_t3_wb</span><span class="p">),</span> <span class="p">.</span><span class="n">din</span><span class="p">(</span><span class="n">dec_csr_wrdata_wb</span><span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">]),</span> <span class="p">.</span><span class="n">dout</span><span class="p">(</span><span class="n">mtdata2_t3</span><span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">]));</span>
<a name="l-1870"></a>
<a name="l-1871"></a>   <span class="k">assign</span> <span class="n">mtdata2_tsel_out</span><span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="p">(</span> <span class="p">({</span><span class="mi">32</span><span class="p">{(</span><span class="n">mtsel</span><span class="p">[</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="o">==</span> <span class="mb">2&#39;b00</span><span class="p">)}}</span> <span class="o">&amp;</span> <span class="n">mtdata2_t0</span><span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">])</span> <span class="o">|</span>
<a name="l-1872"></a>                                     <span class="p">({</span><span class="mi">32</span><span class="p">{(</span><span class="n">mtsel</span><span class="p">[</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="o">==</span> <span class="mb">2&#39;b01</span><span class="p">)}}</span> <span class="o">&amp;</span> <span class="n">mtdata2_t1</span><span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">])</span> <span class="o">|</span>
<a name="l-1873"></a>                                     <span class="p">({</span><span class="mi">32</span><span class="p">{(</span><span class="n">mtsel</span><span class="p">[</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="o">==</span> <span class="mb">2&#39;b10</span><span class="p">)}}</span> <span class="o">&amp;</span> <span class="n">mtdata2_t2</span><span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">])</span> <span class="o">|</span>
<a name="l-1874"></a>                                     <span class="p">({</span><span class="mi">32</span><span class="p">{(</span><span class="n">mtsel</span><span class="p">[</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="o">==</span> <span class="mb">2&#39;b11</span><span class="p">)}}</span> <span class="o">&amp;</span> <span class="n">mtdata2_t3</span><span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">]));</span>
<a name="l-1875"></a>
<a name="l-1876"></a>   <span class="k">assign</span> <span class="n">trigger_pkt_any</span><span class="p">[</span><span class="mi">0</span><span class="p">].</span><span class="n">tdata2</span><span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="n">mtdata2_t0</span><span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">];</span>
<a name="l-1877"></a>   <span class="k">assign</span> <span class="n">trigger_pkt_any</span><span class="p">[</span><span class="mi">1</span><span class="p">].</span><span class="n">tdata2</span><span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="n">mtdata2_t1</span><span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">];</span>
<a name="l-1878"></a>   <span class="k">assign</span> <span class="n">trigger_pkt_any</span><span class="p">[</span><span class="mi">2</span><span class="p">].</span><span class="n">tdata2</span><span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="n">mtdata2_t2</span><span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">];</span>
<a name="l-1879"></a>   <span class="k">assign</span> <span class="n">trigger_pkt_any</span><span class="p">[</span><span class="mi">3</span><span class="p">].</span><span class="n">tdata2</span><span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="n">mtdata2_t3</span><span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">];</span>
<a name="l-1880"></a>
<a name="l-1881"></a>
<a name="l-1882"></a>   <span class="c1">//----------------------------------------------------------------------</span>
<a name="l-1883"></a>   <span class="c1">// Performance Monitor Counters section starts</span>
<a name="l-1884"></a>   <span class="c1">//----------------------------------------------------------------------</span>
<a name="l-1885"></a><span class="cp">   `define MHPME_NOEVENT         6&#39;d0</span>
<a name="l-1886"></a><span class="cp">   `define MHPME_CLK_ACTIVE      6&#39;d1 </span><span class="c1">// OOP - out of pipe</span>
<a name="l-1887"></a><span class="cp">   `define MHPME_ICACHE_HIT      6&#39;d2 </span><span class="c1">// OOP</span>
<a name="l-1888"></a><span class="cp">   `define MHPME_ICACHE_MISS     6&#39;d3 </span><span class="c1">// OOP</span>
<a name="l-1889"></a><span class="cp">   `define MHPME_INST_COMMIT     6&#39;d4</span>
<a name="l-1890"></a><span class="cp">   `define MHPME_INST_COMMIT_16B 6&#39;d5</span>
<a name="l-1891"></a><span class="cp">   `define MHPME_INST_COMMIT_32B 6&#39;d6</span>
<a name="l-1892"></a><span class="cp">   `define MHPME_INST_ALIGNED    6&#39;d7 </span><span class="c1">// OOP</span>
<a name="l-1893"></a><span class="cp">   `define MHPME_INST_DECODED    6&#39;d8 </span><span class="c1">// OOP</span>
<a name="l-1894"></a><span class="cp">   `define MHPME_INST_MUL        6&#39;d9</span>
<a name="l-1895"></a><span class="cp">   `define MHPME_INST_DIV        6&#39;d10</span>
<a name="l-1896"></a><span class="cp">   `define MHPME_INST_LOAD       6&#39;d11</span>
<a name="l-1897"></a><span class="cp">   `define MHPME_INST_STORE      6&#39;d12</span>
<a name="l-1898"></a><span class="cp">   `define MHPME_INST_MALOAD     6&#39;d13</span>
<a name="l-1899"></a><span class="cp">   `define MHPME_INST_MASTORE    6&#39;d14</span>
<a name="l-1900"></a><span class="cp">   `define MHPME_INST_ALU        6&#39;d15</span>
<a name="l-1901"></a><span class="cp">   `define MHPME_INST_CSRREAD    6&#39;d16</span>
<a name="l-1902"></a><span class="cp">   `define MHPME_INST_CSRRW      6&#39;d17</span>
<a name="l-1903"></a><span class="cp">   `define MHPME_INST_CSRWRITE   6&#39;d18</span>
<a name="l-1904"></a><span class="cp">   `define MHPME_INST_EBREAK     6&#39;d19</span>
<a name="l-1905"></a><span class="cp">   `define MHPME_INST_ECALL      6&#39;d20</span>
<a name="l-1906"></a><span class="cp">   `define MHPME_INST_FENCE      6&#39;d21</span>
<a name="l-1907"></a><span class="cp">   `define MHPME_INST_FENCEI     6&#39;d22</span>
<a name="l-1908"></a><span class="cp">   `define MHPME_INST_MRET       6&#39;d23</span>
<a name="l-1909"></a><span class="cp">   `define MHPME_INST_BRANCH     6&#39;d24</span>
<a name="l-1910"></a><span class="cp">   `define MHPME_BRANCH_MP       6&#39;d25</span>
<a name="l-1911"></a><span class="cp">   `define MHPME_BRANCH_TAKEN    6&#39;d26</span>
<a name="l-1912"></a><span class="cp">   `define MHPME_BRANCH_NOTP     6&#39;d27</span>
<a name="l-1913"></a><span class="cp">   `define MHPME_FETCH_STALL     6&#39;d28 </span><span class="c1">// OOP</span>
<a name="l-1914"></a><span class="cp">   `define MHPME_ALGNR_STALL     6&#39;d29 </span><span class="c1">// OOP</span>
<a name="l-1915"></a><span class="cp">   `define MHPME_DECODE_STALL    6&#39;d30 </span><span class="c1">// OOP</span>
<a name="l-1916"></a><span class="cp">   `define MHPME_POSTSYNC_STALL  6&#39;d31 </span><span class="c1">// OOP</span>
<a name="l-1917"></a><span class="cp">   `define MHPME_PRESYNC_STALL   6&#39;d32 </span><span class="c1">// OOP</span>
<a name="l-1918"></a><span class="cp">   `define MHPME_LSU_FREEZE      6&#39;d33 </span><span class="c1">// OOP</span>
<a name="l-1919"></a><span class="cp">   `define MHPME_LSU_SB_WB_STALL 6&#39;d34 </span><span class="c1">// OOP</span>
<a name="l-1920"></a><span class="cp">   `define MHPME_DMA_DCCM_STALL  6&#39;d35 </span><span class="c1">// OOP</span>
<a name="l-1921"></a><span class="cp">   `define MHPME_DMA_ICCM_STALL  6&#39;d36 </span><span class="c1">// OOP</span>
<a name="l-1922"></a><span class="cp">   `define MHPME_EXC_TAKEN       6&#39;d37</span>
<a name="l-1923"></a><span class="cp">   `define MHPME_TIMER_INT_TAKEN 6&#39;d38</span>
<a name="l-1924"></a><span class="cp">   `define MHPME_EXT_INT_TAKEN   6&#39;d39</span>
<a name="l-1925"></a><span class="cp">   `define MHPME_FLUSH_LOWER     6&#39;d40</span>
<a name="l-1926"></a><span class="cp">   `define MHPME_BR_ERROR        6&#39;d41</span>
<a name="l-1927"></a><span class="cp">   `define MHPME_IBUS_TRANS      6&#39;d42 </span><span class="c1">// OOP</span>
<a name="l-1928"></a><span class="cp">   `define MHPME_DBUS_TRANS      6&#39;d43 </span><span class="c1">// OOP</span>
<a name="l-1929"></a><span class="cp">   `define MHPME_DBUS_MA_TRANS   6&#39;d44 </span><span class="c1">// OOP</span>
<a name="l-1930"></a><span class="cp">   `define MHPME_IBUS_ERROR      6&#39;d45 </span><span class="c1">// OOP</span>
<a name="l-1931"></a><span class="cp">   `define MHPME_DBUS_ERROR      6&#39;d46 </span><span class="c1">// OOP</span>
<a name="l-1932"></a><span class="cp">   `define MHPME_IBUS_STALL      6&#39;d47 </span><span class="c1">// OOP</span>
<a name="l-1933"></a><span class="cp">   `define MHPME_DBUS_STALL      6&#39;d48 </span><span class="c1">// OOP</span>
<a name="l-1934"></a><span class="cp">   `define MHPME_INT_DISABLED    6&#39;d49 </span><span class="c1">// OOP</span>
<a name="l-1935"></a><span class="cp">   `define MHPME_INT_STALLED     6&#39;d50 </span><span class="c1">// OOP</span>
<a name="l-1936"></a>
<a name="l-1937"></a>
<a name="l-1938"></a>   <span class="kt">logic</span> <span class="p">[</span><span class="mi">3</span><span class="o">:</span><span class="mi">0</span><span class="p">][</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">mhpmc_inc_e4</span><span class="p">,</span> <span class="n">mhpmc_inc_wb</span><span class="p">;</span>
<a name="l-1939"></a>   <span class="kt">logic</span> <span class="p">[</span><span class="mi">3</span><span class="o">:</span><span class="mi">0</span><span class="p">][</span><span class="mi">5</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">mhpme_vec</span><span class="p">;</span>
<a name="l-1940"></a>   <span class="kt">logic</span>            <span class="n">mhpmc3_wr_en0</span><span class="p">,</span> <span class="n">mhpmc3_wr_en1</span><span class="p">,</span> <span class="n">mhpmc3_wr_en</span><span class="p">;</span>
<a name="l-1941"></a>   <span class="kt">logic</span>            <span class="n">mhpmc4_wr_en0</span><span class="p">,</span> <span class="n">mhpmc4_wr_en1</span><span class="p">,</span> <span class="n">mhpmc4_wr_en</span><span class="p">;</span>
<a name="l-1942"></a>   <span class="kt">logic</span>            <span class="n">mhpmc5_wr_en0</span><span class="p">,</span> <span class="n">mhpmc5_wr_en1</span><span class="p">,</span> <span class="n">mhpmc5_wr_en</span><span class="p">;</span>
<a name="l-1943"></a>   <span class="kt">logic</span>            <span class="n">mhpmc6_wr_en0</span><span class="p">,</span> <span class="n">mhpmc6_wr_en1</span><span class="p">,</span> <span class="n">mhpmc6_wr_en</span><span class="p">;</span>
<a name="l-1944"></a>   <span class="kt">logic</span>            <span class="n">mhpmc3h_wr_en0</span><span class="p">,</span> <span class="n">mhpmc3h_wr_en</span><span class="p">;</span>
<a name="l-1945"></a>   <span class="kt">logic</span>            <span class="n">mhpmc4h_wr_en0</span><span class="p">,</span> <span class="n">mhpmc4h_wr_en</span><span class="p">;</span>
<a name="l-1946"></a>   <span class="kt">logic</span>            <span class="n">mhpmc5h_wr_en0</span><span class="p">,</span> <span class="n">mhpmc5h_wr_en</span><span class="p">;</span>
<a name="l-1947"></a>   <span class="kt">logic</span>            <span class="n">mhpmc6h_wr_en0</span><span class="p">,</span> <span class="n">mhpmc6h_wr_en</span><span class="p">;</span>
<a name="l-1948"></a>   <span class="kt">logic</span> <span class="p">[</span><span class="mi">63</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span>     <span class="n">mhpmc3_incr</span><span class="p">,</span> <span class="n">mhpmc4_incr</span><span class="p">,</span> <span class="n">mhpmc5_incr</span><span class="p">,</span> <span class="n">mhpmc6_incr</span><span class="p">;</span>
<a name="l-1949"></a>
<a name="l-1950"></a>   <span class="c1">// Pack the event selects into a vector for genvar</span>
<a name="l-1951"></a>   <span class="k">assign</span> <span class="n">mhpme_vec</span><span class="p">[</span><span class="mi">0</span><span class="p">][</span><span class="mi">5</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="n">mhpme3</span><span class="p">[</span><span class="mi">5</span><span class="o">:</span><span class="mi">0</span><span class="p">];</span>
<a name="l-1952"></a>   <span class="k">assign</span> <span class="n">mhpme_vec</span><span class="p">[</span><span class="mi">1</span><span class="p">][</span><span class="mi">5</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="n">mhpme4</span><span class="p">[</span><span class="mi">5</span><span class="o">:</span><span class="mi">0</span><span class="p">];</span>
<a name="l-1953"></a>   <span class="k">assign</span> <span class="n">mhpme_vec</span><span class="p">[</span><span class="mi">2</span><span class="p">][</span><span class="mi">5</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="n">mhpme5</span><span class="p">[</span><span class="mi">5</span><span class="o">:</span><span class="mi">0</span><span class="p">];</span>
<a name="l-1954"></a>   <span class="k">assign</span> <span class="n">mhpme_vec</span><span class="p">[</span><span class="mi">3</span><span class="p">][</span><span class="mi">5</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="n">mhpme6</span><span class="p">[</span><span class="mi">5</span><span class="o">:</span><span class="mi">0</span><span class="p">];</span>
<a name="l-1955"></a>
<a name="l-1956"></a>   <span class="c1">// only consider committed itypes</span>
<a name="l-1957"></a>   <span class="kt">logic</span> <span class="p">[</span><span class="mi">3</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">pmu_i0_itype_qual</span><span class="p">,</span> <span class="n">pmu_i1_itype_qual</span><span class="p">;</span>
<a name="l-1958"></a>   <span class="k">assign</span> <span class="n">pmu_i0_itype_qual</span><span class="p">[</span><span class="mi">3</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="n">dec_tlu_packet_e4</span><span class="p">.</span><span class="n">pmu_i0_itype</span><span class="p">[</span><span class="mi">3</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="o">&amp;</span> <span class="p">{</span><span class="mi">4</span><span class="p">{</span><span class="n">tlu_i0_commit_cmt</span><span class="p">}};</span>
<a name="l-1959"></a>   <span class="k">assign</span> <span class="n">pmu_i1_itype_qual</span><span class="p">[</span><span class="mi">3</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="n">dec_tlu_packet_e4</span><span class="p">.</span><span class="n">pmu_i1_itype</span><span class="p">[</span><span class="mi">3</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="o">&amp;</span> <span class="p">{</span><span class="mi">4</span><span class="p">{</span><span class="n">tlu_i1_commit_cmt</span><span class="p">}};</span>
<a name="l-1960"></a>
<a name="l-1961"></a>   <span class="c1">// Generate the muxed incs for all counters based on event type</span>
<a name="l-1962"></a>   <span class="k">for</span> <span class="p">(</span><span class="k">genvar</span> <span class="n">i</span><span class="o">=</span><span class="mi">0</span> <span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="mi">4</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="k">begin</span>
<a name="l-1963"></a>      <span class="k">assign</span> <span class="n">mhpmc_inc_e4</span><span class="p">[</span><span class="n">i</span><span class="p">][</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span>  <span class="p">{</span><span class="mi">2</span><span class="p">{</span><span class="n">mgpmc</span><span class="p">}}</span> <span class="o">&amp;</span>
<a name="l-1964"></a>           <span class="p">(</span>
<a name="l-1965"></a>             <span class="p">({</span><span class="mi">2</span><span class="p">{(</span><span class="n">mhpme_vec</span><span class="p">[</span><span class="n">i</span><span class="p">][</span><span class="mi">5</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="o">==</span> <span class="no">`MHPME_CLK_ACTIVE</span>      <span class="p">)}}</span> <span class="o">&amp;</span> <span class="mb">2&#39;b01</span><span class="p">)</span> <span class="o">|</span>
<a name="l-1966"></a>             <span class="p">({</span><span class="mi">2</span><span class="p">{(</span><span class="n">mhpme_vec</span><span class="p">[</span><span class="n">i</span><span class="p">][</span><span class="mi">5</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="o">==</span> <span class="no">`MHPME_ICACHE_HIT</span>      <span class="p">)}}</span> <span class="o">&amp;</span> <span class="p">{</span><span class="mb">1&#39;b0</span><span class="p">,</span> <span class="n">ifu_pmu_ic_hit</span><span class="p">})</span> <span class="o">|</span>
<a name="l-1967"></a>             <span class="p">({</span><span class="mi">2</span><span class="p">{(</span><span class="n">mhpme_vec</span><span class="p">[</span><span class="n">i</span><span class="p">][</span><span class="mi">5</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="o">==</span> <span class="no">`MHPME_ICACHE_MISS</span>     <span class="p">)}}</span> <span class="o">&amp;</span> <span class="p">{</span><span class="mb">1&#39;b0</span><span class="p">,</span> <span class="n">ifu_pmu_ic_miss</span><span class="p">})</span> <span class="o">|</span>
<a name="l-1968"></a>             <span class="p">({</span><span class="mi">2</span><span class="p">{(</span><span class="n">mhpme_vec</span><span class="p">[</span><span class="n">i</span><span class="p">][</span><span class="mi">5</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="o">==</span> <span class="no">`MHPME_INST_COMMIT</span>     <span class="p">)}}</span> <span class="o">&amp;</span> <span class="p">{</span><span class="n">tlu_i1_commit_cmt</span><span class="p">,</span> <span class="n">tlu_i0_commit_cmt</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">illegal_e4</span><span class="p">})</span> <span class="o">|</span>
<a name="l-1969"></a>             <span class="p">({</span><span class="mi">2</span><span class="p">{(</span><span class="n">mhpme_vec</span><span class="p">[</span><span class="n">i</span><span class="p">][</span><span class="mi">5</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="o">==</span> <span class="no">`MHPME_INST_COMMIT_16B</span> <span class="p">)}}</span> <span class="o">&amp;</span> <span class="p">{</span><span class="n">tlu_i1_commit_cmt</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">exu_pmu_i1_pc4</span><span class="p">,</span> <span class="n">tlu_i0_commit_cmt</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">exu_pmu_i0_pc4</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">illegal_e4</span><span class="p">})</span> <span class="o">|</span>
<a name="l-1970"></a>             <span class="p">({</span><span class="mi">2</span><span class="p">{(</span><span class="n">mhpme_vec</span><span class="p">[</span><span class="n">i</span><span class="p">][</span><span class="mi">5</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="o">==</span> <span class="no">`MHPME_INST_COMMIT_32B</span> <span class="p">)}}</span> <span class="o">&amp;</span> <span class="p">{</span><span class="n">tlu_i1_commit_cmt</span> <span class="o">&amp;</span>  <span class="n">exu_pmu_i1_pc4</span><span class="p">,</span> <span class="n">tlu_i0_commit_cmt</span> <span class="o">&amp;</span>  <span class="n">exu_pmu_i0_pc4</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">illegal_e4</span><span class="p">})</span> <span class="o">|</span>
<a name="l-1971"></a>             <span class="p">({</span><span class="mi">2</span><span class="p">{(</span><span class="n">mhpme_vec</span><span class="p">[</span><span class="n">i</span><span class="p">][</span><span class="mi">5</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="o">==</span> <span class="no">`MHPME_INST_ALIGNED</span>    <span class="p">)}}</span> <span class="o">&amp;</span> <span class="n">ifu_pmu_instr_aligned</span><span class="p">[</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">])</span>  <span class="o">|</span>
<a name="l-1972"></a>             <span class="p">({</span><span class="mi">2</span><span class="p">{(</span><span class="n">mhpme_vec</span><span class="p">[</span><span class="n">i</span><span class="p">][</span><span class="mi">5</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="o">==</span> <span class="no">`MHPME_INST_DECODED</span>    <span class="p">)}}</span> <span class="o">&amp;</span> <span class="n">dec_pmu_instr_decoded</span><span class="p">[</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">])</span>  <span class="o">|</span>
<a name="l-1973"></a>             <span class="p">({</span><span class="mi">2</span><span class="p">{(</span><span class="n">mhpme_vec</span><span class="p">[</span><span class="n">i</span><span class="p">][</span><span class="mi">5</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="o">==</span> <span class="no">`MHPME_ALGNR_STALL</span>     <span class="p">)}}</span> <span class="o">&amp;</span> <span class="p">{</span><span class="mb">1&#39;b0</span><span class="p">,</span><span class="n">ifu_pmu_align_stall</span><span class="p">})</span>  <span class="o">|</span>
<a name="l-1974"></a>             <span class="p">({</span><span class="mi">2</span><span class="p">{(</span><span class="n">mhpme_vec</span><span class="p">[</span><span class="n">i</span><span class="p">][</span><span class="mi">5</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="o">==</span> <span class="no">`MHPME_DECODE_STALL</span>    <span class="p">)}}</span> <span class="o">&amp;</span> <span class="p">{</span><span class="mb">1&#39;b0</span><span class="p">,</span><span class="n">dec_pmu_decode_stall</span><span class="p">})</span> <span class="o">|</span>
<a name="l-1975"></a>             <span class="p">({</span><span class="mi">2</span><span class="p">{(</span><span class="n">mhpme_vec</span><span class="p">[</span><span class="n">i</span><span class="p">][</span><span class="mi">5</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="o">==</span> <span class="no">`MHPME_INST_MUL</span>        <span class="p">)}}</span> <span class="o">&amp;</span> <span class="p">{(</span><span class="n">pmu_i1_itype_qual</span><span class="p">[</span><span class="mi">3</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="o">==</span> <span class="n">MUL</span><span class="p">),</span>     <span class="p">(</span><span class="n">pmu_i0_itype_qual</span><span class="p">[</span><span class="mi">3</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="o">==</span> <span class="n">MUL</span><span class="p">)})</span>     <span class="o">|</span>
<a name="l-1976"></a>             <span class="p">({</span><span class="mi">2</span><span class="p">{(</span><span class="n">mhpme_vec</span><span class="p">[</span><span class="n">i</span><span class="p">][</span><span class="mi">5</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="o">==</span> <span class="no">`MHPME_INST_DIV</span>        <span class="p">)}}</span> <span class="o">&amp;</span> <span class="p">{</span><span class="mb">1&#39;b0</span><span class="p">,</span> <span class="n">dec_tlu_packet_e4</span><span class="p">.</span><span class="n">pmu_divide</span> <span class="o">&amp;</span> <span class="n">tlu_i0_commit_cmt</span><span class="p">})</span>     <span class="o">|</span>
<a name="l-1977"></a>             <span class="p">({</span><span class="mi">2</span><span class="p">{(</span><span class="n">mhpme_vec</span><span class="p">[</span><span class="n">i</span><span class="p">][</span><span class="mi">5</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="o">==</span> <span class="no">`MHPME_INST_LOAD</span>       <span class="p">)}}</span> <span class="o">&amp;</span> <span class="p">{(</span><span class="n">pmu_i1_itype_qual</span><span class="p">[</span><span class="mi">3</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="o">==</span> <span class="n">LOAD</span><span class="p">),</span>    <span class="p">(</span><span class="n">pmu_i0_itype_qual</span><span class="p">[</span><span class="mi">3</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="o">==</span> <span class="n">LOAD</span><span class="p">)})</span>    <span class="o">|</span>
<a name="l-1978"></a>             <span class="p">({</span><span class="mi">2</span><span class="p">{(</span><span class="n">mhpme_vec</span><span class="p">[</span><span class="n">i</span><span class="p">][</span><span class="mi">5</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="o">==</span> <span class="no">`MHPME_INST_STORE</span>      <span class="p">)}}</span> <span class="o">&amp;</span> <span class="p">{(</span><span class="n">pmu_i1_itype_qual</span><span class="p">[</span><span class="mi">3</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="o">==</span> <span class="n">STORE</span><span class="p">),</span>   <span class="p">(</span><span class="n">pmu_i0_itype_qual</span><span class="p">[</span><span class="mi">3</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="o">==</span> <span class="n">STORE</span><span class="p">)})</span>   <span class="o">|</span>
<a name="l-1979"></a>             <span class="p">({</span><span class="mi">2</span><span class="p">{(</span><span class="n">mhpme_vec</span><span class="p">[</span><span class="n">i</span><span class="p">][</span><span class="mi">5</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="o">==</span> <span class="no">`MHPME_INST_MALOAD</span>     <span class="p">)}}</span> <span class="o">&amp;</span> <span class="p">{(</span><span class="n">pmu_i1_itype_qual</span><span class="p">[</span><span class="mi">3</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="o">==</span> <span class="n">LOAD</span><span class="p">),</span>    <span class="p">(</span><span class="n">pmu_i0_itype_qual</span><span class="p">[</span><span class="mi">3</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="o">==</span> <span class="n">LOAD</span><span class="p">)}</span> <span class="o">&amp;</span>
<a name="l-1980"></a>                                                                      <span class="p">{</span><span class="mi">2</span><span class="p">{</span><span class="n">dec_tlu_packet_e4</span><span class="p">.</span><span class="n">pmu_lsu_misaligned</span><span class="p">}})</span>    <span class="o">|</span>
<a name="l-1981"></a>             <span class="p">({</span><span class="mi">2</span><span class="p">{(</span><span class="n">mhpme_vec</span><span class="p">[</span><span class="n">i</span><span class="p">][</span><span class="mi">5</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="o">==</span> <span class="no">`MHPME_INST_MASTORE</span>    <span class="p">)}}</span> <span class="o">&amp;</span> <span class="p">{(</span><span class="n">pmu_i1_itype_qual</span><span class="p">[</span><span class="mi">3</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="o">==</span> <span class="n">STORE</span><span class="p">),</span>   <span class="p">(</span><span class="n">pmu_i0_itype_qual</span><span class="p">[</span><span class="mi">3</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="o">==</span> <span class="n">STORE</span><span class="p">)}</span> <span class="o">&amp;</span>
<a name="l-1982"></a>                                                                      <span class="p">{</span><span class="mi">2</span><span class="p">{</span><span class="n">dec_tlu_packet_e4</span><span class="p">.</span><span class="n">pmu_lsu_misaligned</span><span class="p">}})</span>    <span class="o">|</span>
<a name="l-1983"></a>             <span class="p">({</span><span class="mi">2</span><span class="p">{(</span><span class="n">mhpme_vec</span><span class="p">[</span><span class="n">i</span><span class="p">][</span><span class="mi">5</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="o">==</span> <span class="no">`MHPME_INST_ALU</span>        <span class="p">)}}</span> <span class="o">&amp;</span> <span class="p">{(</span><span class="n">pmu_i1_itype_qual</span><span class="p">[</span><span class="mi">3</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="o">==</span> <span class="n">ALU</span><span class="p">),</span>     <span class="p">(</span><span class="n">pmu_i0_itype_qual</span><span class="p">[</span><span class="mi">3</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="o">==</span> <span class="n">ALU</span><span class="p">)})</span>     <span class="o">|</span>
<a name="l-1984"></a>             <span class="p">({</span><span class="mi">2</span><span class="p">{(</span><span class="n">mhpme_vec</span><span class="p">[</span><span class="n">i</span><span class="p">][</span><span class="mi">5</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="o">==</span> <span class="no">`MHPME_INST_CSRREAD</span>    <span class="p">)}}</span> <span class="o">&amp;</span> <span class="p">{</span><span class="mb">1&#39;b0</span><span class="p">,</span> <span class="p">(</span><span class="n">pmu_i0_itype_qual</span><span class="p">[</span><span class="mi">3</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="o">==</span> <span class="n">CSRREAD</span><span class="p">)})</span> <span class="o">|</span>
<a name="l-1985"></a>             <span class="p">({</span><span class="mi">2</span><span class="p">{(</span><span class="n">mhpme_vec</span><span class="p">[</span><span class="n">i</span><span class="p">][</span><span class="mi">5</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="o">==</span> <span class="no">`MHPME_INST_CSRWRITE</span>   <span class="p">)}}</span> <span class="o">&amp;</span> <span class="p">{</span><span class="mb">1&#39;b0</span><span class="p">,</span> <span class="p">(</span><span class="n">pmu_i0_itype_qual</span><span class="p">[</span><span class="mi">3</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="o">==</span> <span class="n">CSRWRITE</span><span class="p">)})</span><span class="o">|</span>
<a name="l-1986"></a>             <span class="p">({</span><span class="mi">2</span><span class="p">{(</span><span class="n">mhpme_vec</span><span class="p">[</span><span class="n">i</span><span class="p">][</span><span class="mi">5</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="o">==</span> <span class="no">`MHPME_INST_CSRRW</span>      <span class="p">)}}</span> <span class="o">&amp;</span> <span class="p">{</span><span class="mb">1&#39;b0</span><span class="p">,</span> <span class="p">(</span><span class="n">pmu_i0_itype_qual</span><span class="p">[</span><span class="mi">3</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="o">==</span> <span class="n">CSRRW</span><span class="p">)})</span>   <span class="o">|</span>
<a name="l-1987"></a>             <span class="p">({</span><span class="mi">2</span><span class="p">{(</span><span class="n">mhpme_vec</span><span class="p">[</span><span class="n">i</span><span class="p">][</span><span class="mi">5</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="o">==</span> <span class="no">`MHPME_INST_EBREAK</span>     <span class="p">)}}</span> <span class="o">&amp;</span> <span class="p">{</span><span class="mb">1&#39;b0</span><span class="p">,</span> <span class="p">(</span><span class="n">pmu_i0_itype_qual</span><span class="p">[</span><span class="mi">3</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="o">==</span> <span class="n">EBREAK</span><span class="p">)})</span>  <span class="o">|</span>
<a name="l-1988"></a>             <span class="p">({</span><span class="mi">2</span><span class="p">{(</span><span class="n">mhpme_vec</span><span class="p">[</span><span class="n">i</span><span class="p">][</span><span class="mi">5</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="o">==</span> <span class="no">`MHPME_INST_ECALL</span>      <span class="p">)}}</span> <span class="o">&amp;</span> <span class="p">{</span><span class="mb">1&#39;b0</span><span class="p">,</span> <span class="p">(</span><span class="n">pmu_i0_itype_qual</span><span class="p">[</span><span class="mi">3</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="o">==</span> <span class="n">ECALL</span><span class="p">)})</span>   <span class="o">|</span>
<a name="l-1989"></a>             <span class="p">({</span><span class="mi">2</span><span class="p">{(</span><span class="n">mhpme_vec</span><span class="p">[</span><span class="n">i</span><span class="p">][</span><span class="mi">5</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="o">==</span> <span class="no">`MHPME_INST_FENCE</span>      <span class="p">)}}</span> <span class="o">&amp;</span> <span class="p">{</span><span class="mb">1&#39;b0</span><span class="p">,</span> <span class="p">(</span><span class="n">pmu_i0_itype_qual</span><span class="p">[</span><span class="mi">3</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="o">==</span> <span class="n">FENCE</span><span class="p">)})</span>   <span class="o">|</span>
<a name="l-1990"></a>             <span class="p">({</span><span class="mi">2</span><span class="p">{(</span><span class="n">mhpme_vec</span><span class="p">[</span><span class="n">i</span><span class="p">][</span><span class="mi">5</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="o">==</span> <span class="no">`MHPME_INST_FENCEI</span>     <span class="p">)}}</span> <span class="o">&amp;</span> <span class="p">{</span><span class="mb">1&#39;b0</span><span class="p">,</span> <span class="p">(</span><span class="n">pmu_i0_itype_qual</span><span class="p">[</span><span class="mi">3</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="o">==</span> <span class="n">FENCEI</span><span class="p">)})</span>  <span class="o">|</span>
<a name="l-1991"></a>             <span class="p">({</span><span class="mi">2</span><span class="p">{(</span><span class="n">mhpme_vec</span><span class="p">[</span><span class="n">i</span><span class="p">][</span><span class="mi">5</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="o">==</span> <span class="no">`MHPME_INST_MRET</span>       <span class="p">)}}</span> <span class="o">&amp;</span> <span class="p">{</span><span class="mb">1&#39;b0</span><span class="p">,</span> <span class="p">(</span><span class="n">pmu_i0_itype_qual</span><span class="p">[</span><span class="mi">3</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="o">==</span> <span class="n">MRET</span><span class="p">)})</span>    <span class="o">|</span>
<a name="l-1992"></a>             <span class="p">({</span><span class="mi">2</span><span class="p">{(</span><span class="n">mhpme_vec</span><span class="p">[</span><span class="n">i</span><span class="p">][</span><span class="mi">5</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="o">==</span> <span class="no">`MHPME_INST_BRANCH</span>     <span class="p">)}}</span> <span class="o">&amp;</span> <span class="p">{((</span><span class="n">pmu_i1_itype_qual</span><span class="p">[</span><span class="mi">3</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="o">==</span> <span class="n">CONDBR</span><span class="p">)</span> <span class="o">|</span> <span class="p">(</span><span class="n">pmu_i1_itype_qual</span><span class="p">[</span><span class="mi">3</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="o">==</span> <span class="n">JAL</span><span class="p">)),</span>
<a name="l-1993"></a>                                                                     <span class="p">((</span><span class="n">pmu_i0_itype_qual</span><span class="p">[</span><span class="mi">3</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="o">==</span> <span class="n">CONDBR</span><span class="p">)</span> <span class="o">|</span> <span class="p">(</span><span class="n">pmu_i0_itype_qual</span><span class="p">[</span><span class="mi">3</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="o">==</span> <span class="n">JAL</span><span class="p">))})</span>   <span class="o">|</span>
<a name="l-1994"></a>             <span class="p">({</span><span class="mi">2</span><span class="p">{(</span><span class="n">mhpme_vec</span><span class="p">[</span><span class="n">i</span><span class="p">][</span><span class="mi">5</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="o">==</span> <span class="no">`MHPME_BRANCH_MP</span>       <span class="p">)}}</span> <span class="o">&amp;</span> <span class="p">{</span><span class="n">exu_pmu_i1_br_misp</span> <span class="o">&amp;</span> <span class="n">tlu_i1_commit_cmt</span><span class="p">,</span> <span class="n">exu_pmu_i0_br_misp</span> <span class="o">&amp;</span> <span class="n">tlu_i0_commit_cmt</span><span class="p">})</span> <span class="o">|</span>
<a name="l-1995"></a>             <span class="p">({</span><span class="mi">2</span><span class="p">{(</span><span class="n">mhpme_vec</span><span class="p">[</span><span class="n">i</span><span class="p">][</span><span class="mi">5</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="o">==</span> <span class="no">`MHPME_BRANCH_TAKEN</span>    <span class="p">)}}</span> <span class="o">&amp;</span> <span class="p">{</span><span class="n">exu_pmu_i1_br_ataken</span> <span class="o">&amp;</span> <span class="n">tlu_i1_commit_cmt</span><span class="p">,</span> <span class="n">exu_pmu_i0_br_ataken</span> <span class="o">&amp;</span> <span class="n">tlu_i0_commit_cmt</span><span class="p">})</span> <span class="o">|</span>
<a name="l-1996"></a>             <span class="p">({</span><span class="mi">2</span><span class="p">{(</span><span class="n">mhpme_vec</span><span class="p">[</span><span class="n">i</span><span class="p">][</span><span class="mi">5</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="o">==</span> <span class="no">`MHPME_BRANCH_NOTP</span>     <span class="p">)}}</span> <span class="o">&amp;</span> <span class="p">{</span><span class="n">dec_tlu_packet_e4</span><span class="p">.</span><span class="n">pmu_i1_br_unpred</span> <span class="o">&amp;</span> <span class="n">tlu_i1_commit_cmt</span><span class="p">,</span> <span class="n">dec_tlu_packet_e4</span><span class="p">.</span><span class="n">pmu_i0_br_unpred</span> <span class="o">&amp;</span> <span class="n">tlu_i0_commit_cmt</span><span class="p">})</span> <span class="o">|</span>
<a name="l-1997"></a>             <span class="p">({</span><span class="mi">2</span><span class="p">{(</span><span class="n">mhpme_vec</span><span class="p">[</span><span class="n">i</span><span class="p">][</span><span class="mi">5</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="o">==</span> <span class="no">`MHPME_FETCH_STALL</span>     <span class="p">)}}</span> <span class="o">&amp;</span> <span class="p">{</span><span class="mb">1&#39;b0</span><span class="p">,</span> <span class="n">ifu_pmu_fetch_stall</span><span class="p">})</span> <span class="o">|</span>
<a name="l-1998"></a>             <span class="p">({</span><span class="mi">2</span><span class="p">{(</span><span class="n">mhpme_vec</span><span class="p">[</span><span class="n">i</span><span class="p">][</span><span class="mi">5</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="o">==</span> <span class="no">`MHPME_ALGNR_STALL</span>     <span class="p">)}}</span> <span class="o">&amp;</span> <span class="p">{</span><span class="mb">1&#39;b0</span><span class="p">,</span> <span class="n">ifu_pmu_align_stall</span><span class="p">})</span> <span class="o">|</span>
<a name="l-1999"></a>             <span class="p">({</span><span class="mi">2</span><span class="p">{(</span><span class="n">mhpme_vec</span><span class="p">[</span><span class="n">i</span><span class="p">][</span><span class="mi">5</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="o">==</span> <span class="no">`MHPME_DECODE_STALL</span>    <span class="p">)}}</span> <span class="o">&amp;</span> <span class="p">{</span><span class="mb">1&#39;b0</span><span class="p">,</span> <span class="n">dec_pmu_decode_stall</span><span class="p">})</span> <span class="o">|</span>
<a name="l-2000"></a>             <span class="p">({</span><span class="mi">2</span><span class="p">{(</span><span class="n">mhpme_vec</span><span class="p">[</span><span class="n">i</span><span class="p">][</span><span class="mi">5</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="o">==</span> <span class="no">`MHPME_POSTSYNC_STALL</span>  <span class="p">)}}</span> <span class="o">&amp;</span> <span class="p">{</span><span class="mb">1&#39;b0</span><span class="p">,</span><span class="n">dec_pmu_postsync_stall</span><span class="p">})</span> <span class="o">|</span>
<a name="l-2001"></a>             <span class="p">({</span><span class="mi">2</span><span class="p">{(</span><span class="n">mhpme_vec</span><span class="p">[</span><span class="n">i</span><span class="p">][</span><span class="mi">5</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="o">==</span> <span class="no">`MHPME_PRESYNC_STALL</span>   <span class="p">)}}</span> <span class="o">&amp;</span> <span class="p">{</span><span class="mb">1&#39;b0</span><span class="p">,</span><span class="n">dec_pmu_presync_stall</span><span class="p">})</span> <span class="o">|</span>
<a name="l-2002"></a>             <span class="p">({</span><span class="mi">2</span><span class="p">{(</span><span class="n">mhpme_vec</span><span class="p">[</span><span class="n">i</span><span class="p">][</span><span class="mi">5</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="o">==</span> <span class="no">`MHPME_LSU_FREEZE</span>      <span class="p">)}}</span> <span class="o">&amp;</span> <span class="p">{</span><span class="mb">1&#39;b0</span><span class="p">,</span> <span class="n">lsu_freeze_dc3</span><span class="p">})</span> <span class="o">|</span>
<a name="l-2003"></a>             <span class="p">({</span><span class="mi">2</span><span class="p">{(</span><span class="n">mhpme_vec</span><span class="p">[</span><span class="n">i</span><span class="p">][</span><span class="mi">5</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="o">==</span> <span class="no">`MHPME_LSU_SB_WB_STALL</span> <span class="p">)}}</span> <span class="o">&amp;</span> <span class="p">{</span><span class="mb">1&#39;b0</span><span class="p">,</span> <span class="n">lsu_store_stall_any</span><span class="p">})</span> <span class="o">|</span>
<a name="l-2004"></a>             <span class="p">({</span><span class="mi">2</span><span class="p">{(</span><span class="n">mhpme_vec</span><span class="p">[</span><span class="n">i</span><span class="p">][</span><span class="mi">5</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="o">==</span> <span class="no">`MHPME_DMA_DCCM_STALL</span>  <span class="p">)}}</span> <span class="o">&amp;</span> <span class="p">{</span><span class="mb">1&#39;b0</span><span class="p">,</span> <span class="n">dma_dccm_stall_any</span><span class="p">})</span> <span class="o">|</span>
<a name="l-2005"></a>             <span class="p">({</span><span class="mi">2</span><span class="p">{(</span><span class="n">mhpme_vec</span><span class="p">[</span><span class="n">i</span><span class="p">][</span><span class="mi">5</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="o">==</span> <span class="no">`MHPME_DMA_ICCM_STALL</span>  <span class="p">)}}</span> <span class="o">&amp;</span> <span class="p">{</span><span class="mb">1&#39;b0</span><span class="p">,</span> <span class="n">dma_iccm_stall_any</span><span class="p">})</span> <span class="o">|</span>
<a name="l-2006"></a>             <span class="p">({</span><span class="mi">2</span><span class="p">{(</span><span class="n">mhpme_vec</span><span class="p">[</span><span class="n">i</span><span class="p">][</span><span class="mi">5</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="o">==</span> <span class="no">`MHPME_EXC_TAKEN</span>       <span class="p">)}}</span> <span class="o">&amp;</span> <span class="p">{</span><span class="mb">1&#39;b0</span><span class="p">,</span> <span class="p">(</span><span class="n">i0_exception_valid_e4</span> <span class="o">|</span> <span class="n">trigger_hit_e4</span> <span class="o">|</span> <span class="n">lsu_exc_valid_e4</span><span class="p">)})</span> <span class="o">|</span>
<a name="l-2007"></a>             <span class="p">({</span><span class="mi">2</span><span class="p">{(</span><span class="n">mhpme_vec</span><span class="p">[</span><span class="n">i</span><span class="p">][</span><span class="mi">5</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="o">==</span> <span class="no">`MHPME_TIMER_INT_TAKEN</span> <span class="p">)}}</span> <span class="o">&amp;</span> <span class="p">{</span><span class="mb">1&#39;b0</span><span class="p">,</span> <span class="n">take_timer_int</span> <span class="o">|</span> <span class="n">take_int_timer0_int</span> <span class="o">|</span> <span class="n">take_int_timer1_int</span><span class="p">})</span> <span class="o">|</span>
<a name="l-2008"></a>             <span class="p">({</span><span class="mi">2</span><span class="p">{(</span><span class="n">mhpme_vec</span><span class="p">[</span><span class="n">i</span><span class="p">][</span><span class="mi">5</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="o">==</span> <span class="no">`MHPME_EXT_INT_TAKEN</span>   <span class="p">)}}</span> <span class="o">&amp;</span> <span class="p">{</span><span class="mb">1&#39;b0</span><span class="p">,</span> <span class="n">take_ext_int</span><span class="p">})</span> <span class="o">|</span>
<a name="l-2009"></a>             <span class="p">({</span><span class="mi">2</span><span class="p">{(</span><span class="n">mhpme_vec</span><span class="p">[</span><span class="n">i</span><span class="p">][</span><span class="mi">5</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="o">==</span> <span class="no">`MHPME_FLUSH_LOWER</span>     <span class="p">)}}</span> <span class="o">&amp;</span> <span class="p">{</span><span class="mb">1&#39;b0</span><span class="p">,</span> <span class="n">tlu_flush_lower_e4</span><span class="p">})</span> <span class="o">|</span>
<a name="l-2010"></a>             <span class="p">({</span><span class="mi">2</span><span class="p">{(</span><span class="n">mhpme_vec</span><span class="p">[</span><span class="n">i</span><span class="p">][</span><span class="mi">5</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="o">==</span> <span class="no">`MHPME_BR_ERROR</span>        <span class="p">)}}</span> <span class="o">&amp;</span> <span class="p">{(</span><span class="n">dec_tlu_br1_error_e4</span> <span class="o">|</span> <span class="n">dec_tlu_br1_start_error_e4</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">rfpc_i1_e4</span><span class="p">,</span> <span class="p">(</span><span class="n">dec_tlu_br0_error_e4</span> <span class="o">|</span> <span class="n">dec_tlu_br0_start_error_e4</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">rfpc_i0_e4</span><span class="p">})</span> <span class="o">|</span>
<a name="l-2011"></a>             <span class="p">({</span><span class="mi">2</span><span class="p">{(</span><span class="n">mhpme_vec</span><span class="p">[</span><span class="n">i</span><span class="p">][</span><span class="mi">5</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="o">==</span> <span class="no">`MHPME_IBUS_TRANS</span>      <span class="p">)}}</span> <span class="o">&amp;</span> <span class="p">{</span><span class="mb">1&#39;b0</span><span class="p">,</span> <span class="n">ifu_pmu_bus_trxn</span><span class="p">})</span> <span class="o">|</span>
<a name="l-2012"></a>             <span class="p">({</span><span class="mi">2</span><span class="p">{(</span><span class="n">mhpme_vec</span><span class="p">[</span><span class="n">i</span><span class="p">][</span><span class="mi">5</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="o">==</span> <span class="no">`MHPME_DBUS_TRANS</span>      <span class="p">)}}</span> <span class="o">&amp;</span> <span class="p">{</span><span class="mb">1&#39;b0</span><span class="p">,</span> <span class="n">lsu_pmu_bus_trxn</span><span class="p">})</span> <span class="o">|</span>
<a name="l-2013"></a>             <span class="p">({</span><span class="mi">2</span><span class="p">{(</span><span class="n">mhpme_vec</span><span class="p">[</span><span class="n">i</span><span class="p">][</span><span class="mi">5</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="o">==</span> <span class="no">`MHPME_DBUS_MA_TRANS</span>   <span class="p">)}}</span> <span class="o">&amp;</span> <span class="p">{</span><span class="mb">1&#39;b0</span><span class="p">,</span> <span class="n">lsu_pmu_bus_misaligned</span><span class="p">})</span> <span class="o">|</span>
<a name="l-2014"></a>             <span class="p">({</span><span class="mi">2</span><span class="p">{(</span><span class="n">mhpme_vec</span><span class="p">[</span><span class="n">i</span><span class="p">][</span><span class="mi">5</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="o">==</span> <span class="no">`MHPME_IBUS_ERROR</span>      <span class="p">)}}</span> <span class="o">&amp;</span> <span class="p">{</span><span class="mb">1&#39;b0</span><span class="p">,</span> <span class="n">ifu_pmu_bus_error</span><span class="p">})</span> <span class="o">|</span>
<a name="l-2015"></a>             <span class="p">({</span><span class="mi">2</span><span class="p">{(</span><span class="n">mhpme_vec</span><span class="p">[</span><span class="n">i</span><span class="p">][</span><span class="mi">5</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="o">==</span> <span class="no">`MHPME_DBUS_ERROR</span>      <span class="p">)}}</span> <span class="o">&amp;</span> <span class="p">{</span><span class="mb">1&#39;b0</span><span class="p">,</span> <span class="n">lsu_pmu_bus_error</span><span class="p">})</span> <span class="o">|</span>
<a name="l-2016"></a>             <span class="p">({</span><span class="mi">2</span><span class="p">{(</span><span class="n">mhpme_vec</span><span class="p">[</span><span class="n">i</span><span class="p">][</span><span class="mi">5</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="o">==</span> <span class="no">`MHPME_IBUS_STALL</span>      <span class="p">)}}</span> <span class="o">&amp;</span> <span class="p">{</span><span class="mb">1&#39;b0</span><span class="p">,</span> <span class="n">ifu_pmu_bus_busy</span><span class="p">})</span> <span class="o">|</span>
<a name="l-2017"></a>             <span class="p">({</span><span class="mi">2</span><span class="p">{(</span><span class="n">mhpme_vec</span><span class="p">[</span><span class="n">i</span><span class="p">][</span><span class="mi">5</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="o">==</span> <span class="no">`MHPME_DBUS_STALL</span>      <span class="p">)}}</span> <span class="o">&amp;</span> <span class="p">{</span><span class="mb">1&#39;b0</span><span class="p">,</span> <span class="n">lsu_pmu_bus_busy</span><span class="p">})</span> <span class="o">|</span>
<a name="l-2018"></a>             <span class="p">({</span><span class="mi">2</span><span class="p">{(</span><span class="n">mhpme_vec</span><span class="p">[</span><span class="n">i</span><span class="p">][</span><span class="mi">5</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="o">==</span> <span class="no">`MHPME_INT_DISABLED</span>    <span class="p">)}}</span> <span class="o">&amp;</span> <span class="p">{</span><span class="mb">1&#39;b0</span><span class="p">,</span> <span class="o">~</span><span class="n">mstatus</span><span class="p">[</span><span class="no">`MSTATUS_MIE</span><span class="p">]})</span> <span class="o">|</span>
<a name="l-2019"></a>             <span class="p">({</span><span class="mi">2</span><span class="p">{(</span><span class="n">mhpme_vec</span><span class="p">[</span><span class="n">i</span><span class="p">][</span><span class="mi">5</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="o">==</span> <span class="no">`MHPME_INT_STALLED</span>     <span class="p">)}}</span> <span class="o">&amp;</span> <span class="p">{</span><span class="mb">1&#39;b0</span><span class="p">,</span> <span class="o">~</span><span class="n">mstatus</span><span class="p">[</span><span class="no">`MSTATUS_MIE</span><span class="p">]</span> <span class="o">&amp;</span> <span class="o">|</span><span class="p">(</span><span class="n">mip</span><span class="p">[</span><span class="mi">5</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="o">&amp;</span> <span class="n">mie</span><span class="p">[</span><span class="mi">5</span><span class="o">:</span><span class="mi">0</span><span class="p">])})</span>
<a name="l-2020"></a>             <span class="p">);</span>
<a name="l-2021"></a>   <span class="k">end</span>
<a name="l-2022"></a>
<a name="l-2023"></a>   <span class="n">rvdff</span> <span class="p">#(</span><span class="mi">2</span><span class="p">)</span> <span class="n">pmu0inc_ff</span> <span class="p">(.</span><span class="o">*</span><span class="p">,</span> <span class="p">.</span><span class="n">clk</span><span class="p">(</span><span class="n">free_clk</span><span class="p">),</span> <span class="p">.</span><span class="n">din</span><span class="p">(</span><span class="n">mhpmc_inc_e4</span><span class="p">[</span><span class="mi">0</span><span class="p">][</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">]),</span> <span class="p">.</span><span class="n">dout</span><span class="p">(</span><span class="n">mhpmc_inc_wb</span><span class="p">[</span><span class="mi">0</span><span class="p">][</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">]));</span>
<a name="l-2024"></a>   <span class="n">rvdff</span> <span class="p">#(</span><span class="mi">2</span><span class="p">)</span> <span class="n">pmu1inc_ff</span> <span class="p">(.</span><span class="o">*</span><span class="p">,</span> <span class="p">.</span><span class="n">clk</span><span class="p">(</span><span class="n">free_clk</span><span class="p">),</span> <span class="p">.</span><span class="n">din</span><span class="p">(</span><span class="n">mhpmc_inc_e4</span><span class="p">[</span><span class="mi">1</span><span class="p">][</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">]),</span> <span class="p">.</span><span class="n">dout</span><span class="p">(</span><span class="n">mhpmc_inc_wb</span><span class="p">[</span><span class="mi">1</span><span class="p">][</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">]));</span>
<a name="l-2025"></a>   <span class="n">rvdff</span> <span class="p">#(</span><span class="mi">2</span><span class="p">)</span> <span class="n">pmu2inc_ff</span> <span class="p">(.</span><span class="o">*</span><span class="p">,</span> <span class="p">.</span><span class="n">clk</span><span class="p">(</span><span class="n">free_clk</span><span class="p">),</span> <span class="p">.</span><span class="n">din</span><span class="p">(</span><span class="n">mhpmc_inc_e4</span><span class="p">[</span><span class="mi">2</span><span class="p">][</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">]),</span> <span class="p">.</span><span class="n">dout</span><span class="p">(</span><span class="n">mhpmc_inc_wb</span><span class="p">[</span><span class="mi">2</span><span class="p">][</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">]));</span>
<a name="l-2026"></a>   <span class="n">rvdff</span> <span class="p">#(</span><span class="mi">2</span><span class="p">)</span> <span class="n">pmu3inc_ff</span> <span class="p">(.</span><span class="o">*</span><span class="p">,</span> <span class="p">.</span><span class="n">clk</span><span class="p">(</span><span class="n">free_clk</span><span class="p">),</span> <span class="p">.</span><span class="n">din</span><span class="p">(</span><span class="n">mhpmc_inc_e4</span><span class="p">[</span><span class="mi">3</span><span class="p">][</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">]),</span> <span class="p">.</span><span class="n">dout</span><span class="p">(</span><span class="n">mhpmc_inc_wb</span><span class="p">[</span><span class="mi">3</span><span class="p">][</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">]));</span>
<a name="l-2027"></a>
<a name="l-2028"></a>   <span class="k">assign</span> <span class="n">perfcnt_halted</span> <span class="o">=</span> <span class="p">((</span><span class="n">dec_tlu_dbg_halted</span> <span class="o">&amp;</span> <span class="n">dcsr</span><span class="p">[</span><span class="no">`DCSR_STOPC</span><span class="p">])</span> <span class="o">|</span> <span class="n">dec_tlu_pmu_fw_halted</span><span class="p">);</span>
<a name="l-2029"></a>
<a name="l-2030"></a>   <span class="k">assign</span> <span class="n">dec_tlu_perfcnt0</span><span class="p">[</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="n">mhpmc_inc_wb</span><span class="p">[</span><span class="mi">0</span><span class="p">][</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="o">&amp;</span> <span class="o">~</span><span class="p">{</span><span class="mi">2</span><span class="p">{</span><span class="n">perfcnt_halted</span><span class="p">}};</span>
<a name="l-2031"></a>   <span class="k">assign</span> <span class="n">dec_tlu_perfcnt1</span><span class="p">[</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="n">mhpmc_inc_wb</span><span class="p">[</span><span class="mi">1</span><span class="p">][</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="o">&amp;</span> <span class="o">~</span><span class="p">{</span><span class="mi">2</span><span class="p">{</span><span class="n">perfcnt_halted</span><span class="p">}};</span>
<a name="l-2032"></a>   <span class="k">assign</span> <span class="n">dec_tlu_perfcnt2</span><span class="p">[</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="n">mhpmc_inc_wb</span><span class="p">[</span><span class="mi">2</span><span class="p">][</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="o">&amp;</span> <span class="o">~</span><span class="p">{</span><span class="mi">2</span><span class="p">{</span><span class="n">perfcnt_halted</span><span class="p">}};</span>
<a name="l-2033"></a>   <span class="k">assign</span> <span class="n">dec_tlu_perfcnt3</span><span class="p">[</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="n">mhpmc_inc_wb</span><span class="p">[</span><span class="mi">3</span><span class="p">][</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="o">&amp;</span> <span class="o">~</span><span class="p">{</span><span class="mi">2</span><span class="p">{</span><span class="n">perfcnt_halted</span><span class="p">}};</span>
<a name="l-2034"></a>
<a name="l-2035"></a>   <span class="c1">// ----------------------------------------------------------------------</span>
<a name="l-2036"></a>   <span class="c1">// MHPMC3H(RW), MHPMC3(RW)</span>
<a name="l-2037"></a>   <span class="c1">// [63:32][31:0] : Hardware Performance Monitor Counter 3</span>
<a name="l-2038"></a><span class="cp">   `define MHPMC3 12&#39;hB03</span>
<a name="l-2039"></a><span class="cp">   `define MHPMC3H 12&#39;hB83</span>
<a name="l-2040"></a>
<a name="l-2041"></a>   <span class="k">assign</span> <span class="n">mhpmc3_wr_en0</span> <span class="o">=</span> <span class="n">dec_csr_wen_wb_mod</span> <span class="o">&amp;</span> <span class="p">(</span><span class="n">dec_csr_wraddr_wb</span><span class="p">[</span><span class="mi">11</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="o">==</span> <span class="no">`MHPMC3</span><span class="p">);</span>
<a name="l-2042"></a>   <span class="k">assign</span> <span class="n">mhpmc3_wr_en1</span> <span class="o">=</span> <span class="o">~</span><span class="n">perfcnt_halted</span> <span class="o">&amp;</span> <span class="p">(</span><span class="o">|</span><span class="p">(</span><span class="n">mhpmc_inc_wb</span><span class="p">[</span><span class="mi">0</span><span class="p">][</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">]));</span>
<a name="l-2043"></a>   <span class="k">assign</span> <span class="n">mhpmc3_wr_en</span>  <span class="o">=</span> <span class="n">mhpmc3_wr_en0</span> <span class="o">|</span> <span class="n">mhpmc3_wr_en1</span><span class="p">;</span>
<a name="l-2044"></a>   <span class="k">assign</span> <span class="n">mhpmc3_incr</span><span class="p">[</span><span class="mi">63</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span><span class="n">mhpmc3h</span><span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">],</span><span class="n">mhpmc3</span><span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">]}</span> <span class="o">+</span> <span class="p">{</span><span class="mb">63&#39;b0</span><span class="p">,</span><span class="n">mhpmc_inc_wb</span><span class="p">[</span><span class="mi">0</span><span class="p">][</span><span class="mi">1</span><span class="p">]}</span> <span class="o">+</span> <span class="p">{</span><span class="mb">63&#39;b0</span><span class="p">,</span><span class="n">mhpmc_inc_wb</span><span class="p">[</span><span class="mi">0</span><span class="p">][</span><span class="mi">0</span><span class="p">]};</span>
<a name="l-2045"></a>   <span class="k">assign</span> <span class="n">mhpmc3_ns</span><span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="n">mhpmc3_wr_en0</span> <span class="o">?</span> <span class="n">dec_csr_wrdata_wb</span><span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="o">:</span> <span class="n">mhpmc3_incr</span><span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">];</span>
<a name="l-2046"></a>   <span class="n">rvdffe</span> <span class="p">#(</span><span class="mi">32</span><span class="p">)</span>  <span class="n">mhpmc3_ff</span> <span class="p">(.</span><span class="o">*</span><span class="p">,</span> <span class="p">.</span><span class="n">en</span><span class="p">(</span><span class="n">mhpmc3_wr_en</span><span class="p">),</span> <span class="p">.</span><span class="n">din</span><span class="p">(</span><span class="n">mhpmc3_ns</span><span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">]),</span> <span class="p">.</span><span class="n">dout</span><span class="p">(</span><span class="n">mhpmc3</span><span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">]));</span>
<a name="l-2047"></a>
<a name="l-2048"></a>   <span class="k">assign</span> <span class="n">mhpmc3h_wr_en0</span> <span class="o">=</span> <span class="n">dec_csr_wen_wb_mod</span> <span class="o">&amp;</span> <span class="p">(</span><span class="n">dec_csr_wraddr_wb</span><span class="p">[</span><span class="mi">11</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="o">==</span> <span class="no">`MHPMC3H</span><span class="p">);</span>
<a name="l-2049"></a>   <span class="k">assign</span> <span class="n">mhpmc3h_wr_en</span>  <span class="o">=</span> <span class="n">mhpmc3h_wr_en0</span> <span class="o">|</span> <span class="n">mhpmc3_wr_en1</span><span class="p">;</span>
<a name="l-2050"></a>   <span class="k">assign</span> <span class="n">mhpmc3h_ns</span><span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="n">mhpmc3h_wr_en0</span> <span class="o">?</span> <span class="n">dec_csr_wrdata_wb</span><span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="o">:</span> <span class="n">mhpmc3_incr</span><span class="p">[</span><span class="mi">63</span><span class="o">:</span><span class="mi">32</span><span class="p">];</span>
<a name="l-2051"></a>   <span class="n">rvdffe</span> <span class="p">#(</span><span class="mi">32</span><span class="p">)</span>  <span class="n">mhpmc3h_ff</span> <span class="p">(.</span><span class="o">*</span><span class="p">,</span> <span class="p">.</span><span class="n">en</span><span class="p">(</span><span class="n">mhpmc3h_wr_en</span><span class="p">),</span> <span class="p">.</span><span class="n">din</span><span class="p">(</span><span class="n">mhpmc3h_ns</span><span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">]),</span> <span class="p">.</span><span class="n">dout</span><span class="p">(</span><span class="n">mhpmc3h</span><span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">]));</span>
<a name="l-2052"></a>
<a name="l-2053"></a>   <span class="c1">// ----------------------------------------------------------------------</span>
<a name="l-2054"></a>   <span class="c1">// MHPMC4H(RW), MHPMC4(RW)</span>
<a name="l-2055"></a>   <span class="c1">// [63:32][31:0] : Hardware Performance Monitor Counter 4</span>
<a name="l-2056"></a><span class="cp">   `define MHPMC4 12&#39;hB04</span>
<a name="l-2057"></a><span class="cp">   `define MHPMC4H 12&#39;hB84</span>
<a name="l-2058"></a>
<a name="l-2059"></a>   <span class="k">assign</span> <span class="n">mhpmc4_wr_en0</span> <span class="o">=</span> <span class="n">dec_csr_wen_wb_mod</span> <span class="o">&amp;</span> <span class="p">(</span><span class="n">dec_csr_wraddr_wb</span><span class="p">[</span><span class="mi">11</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="o">==</span> <span class="no">`MHPMC4</span><span class="p">);</span>
<a name="l-2060"></a>   <span class="k">assign</span> <span class="n">mhpmc4_wr_en1</span> <span class="o">=</span> <span class="o">~</span><span class="n">perfcnt_halted</span> <span class="o">&amp;</span> <span class="p">(</span><span class="o">|</span><span class="p">(</span><span class="n">mhpmc_inc_wb</span><span class="p">[</span><span class="mi">1</span><span class="p">][</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">]));</span>
<a name="l-2061"></a>   <span class="k">assign</span> <span class="n">mhpmc4_wr_en</span>  <span class="o">=</span> <span class="n">mhpmc4_wr_en0</span> <span class="o">|</span> <span class="n">mhpmc4_wr_en1</span><span class="p">;</span>
<a name="l-2062"></a>   <span class="k">assign</span> <span class="n">mhpmc4_incr</span><span class="p">[</span><span class="mi">63</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span><span class="n">mhpmc4h</span><span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">],</span><span class="n">mhpmc4</span><span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">]}</span> <span class="o">+</span> <span class="p">{</span><span class="mb">63&#39;b0</span><span class="p">,</span><span class="n">mhpmc_inc_wb</span><span class="p">[</span><span class="mi">1</span><span class="p">][</span><span class="mi">1</span><span class="p">]}</span> <span class="o">+</span> <span class="p">{</span><span class="mb">63&#39;b0</span><span class="p">,</span><span class="n">mhpmc_inc_wb</span><span class="p">[</span><span class="mi">1</span><span class="p">][</span><span class="mi">0</span><span class="p">]};</span>
<a name="l-2063"></a>   <span class="k">assign</span> <span class="n">mhpmc4_ns</span><span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="n">mhpmc4_wr_en0</span> <span class="o">?</span> <span class="n">dec_csr_wrdata_wb</span><span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="o">:</span> <span class="n">mhpmc4_incr</span><span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">];</span>
<a name="l-2064"></a>   <span class="n">rvdffe</span> <span class="p">#(</span><span class="mi">32</span><span class="p">)</span>  <span class="n">mhpmc4_ff</span> <span class="p">(.</span><span class="o">*</span><span class="p">,</span> <span class="p">.</span><span class="n">en</span><span class="p">(</span><span class="n">mhpmc4_wr_en</span><span class="p">),</span> <span class="p">.</span><span class="n">din</span><span class="p">(</span><span class="n">mhpmc4_ns</span><span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">]),</span> <span class="p">.</span><span class="n">dout</span><span class="p">(</span><span class="n">mhpmc4</span><span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">]));</span>
<a name="l-2065"></a>
<a name="l-2066"></a>   <span class="k">assign</span> <span class="n">mhpmc4h_wr_en0</span> <span class="o">=</span> <span class="n">dec_csr_wen_wb_mod</span> <span class="o">&amp;</span> <span class="p">(</span><span class="n">dec_csr_wraddr_wb</span><span class="p">[</span><span class="mi">11</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="o">==</span> <span class="no">`MHPMC4H</span><span class="p">);</span>
<a name="l-2067"></a>   <span class="k">assign</span> <span class="n">mhpmc4h_wr_en</span>  <span class="o">=</span> <span class="n">mhpmc4h_wr_en0</span> <span class="o">|</span> <span class="n">mhpmc4_wr_en1</span><span class="p">;</span>
<a name="l-2068"></a>   <span class="k">assign</span> <span class="n">mhpmc4h_ns</span><span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="n">mhpmc4h_wr_en0</span> <span class="o">?</span> <span class="n">dec_csr_wrdata_wb</span><span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="o">:</span> <span class="n">mhpmc4_incr</span><span class="p">[</span><span class="mi">63</span><span class="o">:</span><span class="mi">32</span><span class="p">];</span>
<a name="l-2069"></a>   <span class="n">rvdffe</span> <span class="p">#(</span><span class="mi">32</span><span class="p">)</span>  <span class="n">mhpmc4h_ff</span> <span class="p">(.</span><span class="o">*</span><span class="p">,</span> <span class="p">.</span><span class="n">en</span><span class="p">(</span><span class="n">mhpmc4h_wr_en</span><span class="p">),</span> <span class="p">.</span><span class="n">din</span><span class="p">(</span><span class="n">mhpmc4h_ns</span><span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">]),</span> <span class="p">.</span><span class="n">dout</span><span class="p">(</span><span class="n">mhpmc4h</span><span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">]));</span>
<a name="l-2070"></a>
<a name="l-2071"></a>   <span class="c1">// ----------------------------------------------------------------------</span>
<a name="l-2072"></a>   <span class="c1">// MHPMC5H(RW), MHPMC5(RW)</span>
<a name="l-2073"></a>   <span class="c1">// [63:32][31:0] : Hardware Performance Monitor Counter 5</span>
<a name="l-2074"></a><span class="cp">   `define MHPMC5 12&#39;hB05</span>
<a name="l-2075"></a><span class="cp">   `define MHPMC5H 12&#39;hB85</span>
<a name="l-2076"></a>
<a name="l-2077"></a>   <span class="k">assign</span> <span class="n">mhpmc5_wr_en0</span> <span class="o">=</span> <span class="n">dec_csr_wen_wb_mod</span> <span class="o">&amp;</span> <span class="p">(</span><span class="n">dec_csr_wraddr_wb</span><span class="p">[</span><span class="mi">11</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="o">==</span> <span class="no">`MHPMC5</span><span class="p">);</span>
<a name="l-2078"></a>   <span class="k">assign</span> <span class="n">mhpmc5_wr_en1</span> <span class="o">=</span> <span class="o">~</span><span class="n">perfcnt_halted</span> <span class="o">&amp;</span> <span class="p">(</span><span class="o">|</span><span class="p">(</span><span class="n">mhpmc_inc_wb</span><span class="p">[</span><span class="mi">2</span><span class="p">][</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">]));</span>
<a name="l-2079"></a>   <span class="k">assign</span> <span class="n">mhpmc5_wr_en</span>  <span class="o">=</span> <span class="n">mhpmc5_wr_en0</span> <span class="o">|</span> <span class="n">mhpmc5_wr_en1</span><span class="p">;</span>
<a name="l-2080"></a>   <span class="k">assign</span> <span class="n">mhpmc5_incr</span><span class="p">[</span><span class="mi">63</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span><span class="n">mhpmc5h</span><span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">],</span><span class="n">mhpmc5</span><span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">]}</span> <span class="o">+</span> <span class="p">{</span><span class="mb">63&#39;b0</span><span class="p">,</span><span class="n">mhpmc_inc_wb</span><span class="p">[</span><span class="mi">2</span><span class="p">][</span><span class="mi">1</span><span class="p">]}</span> <span class="o">+</span> <span class="p">{</span><span class="mb">63&#39;b0</span><span class="p">,</span><span class="n">mhpmc_inc_wb</span><span class="p">[</span><span class="mi">2</span><span class="p">][</span><span class="mi">0</span><span class="p">]};</span>
<a name="l-2081"></a>   <span class="k">assign</span> <span class="n">mhpmc5_ns</span><span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="n">mhpmc5_wr_en0</span> <span class="o">?</span> <span class="n">dec_csr_wrdata_wb</span><span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="o">:</span> <span class="n">mhpmc5_incr</span><span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">];</span>
<a name="l-2082"></a>   <span class="n">rvdffe</span> <span class="p">#(</span><span class="mi">32</span><span class="p">)</span>  <span class="n">mhpmc5_ff</span> <span class="p">(.</span><span class="o">*</span><span class="p">,</span> <span class="p">.</span><span class="n">en</span><span class="p">(</span><span class="n">mhpmc5_wr_en</span><span class="p">),</span> <span class="p">.</span><span class="n">din</span><span class="p">(</span><span class="n">mhpmc5_ns</span><span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">]),</span> <span class="p">.</span><span class="n">dout</span><span class="p">(</span><span class="n">mhpmc5</span><span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">]));</span>
<a name="l-2083"></a>
<a name="l-2084"></a>   <span class="k">assign</span> <span class="n">mhpmc5h_wr_en0</span> <span class="o">=</span> <span class="n">dec_csr_wen_wb_mod</span> <span class="o">&amp;</span> <span class="p">(</span><span class="n">dec_csr_wraddr_wb</span><span class="p">[</span><span class="mi">11</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="o">==</span> <span class="no">`MHPMC5H</span><span class="p">);</span>
<a name="l-2085"></a>   <span class="k">assign</span> <span class="n">mhpmc5h_wr_en</span>  <span class="o">=</span> <span class="n">mhpmc5h_wr_en0</span> <span class="o">|</span> <span class="n">mhpmc5_wr_en1</span><span class="p">;</span>
<a name="l-2086"></a>   <span class="k">assign</span> <span class="n">mhpmc5h_ns</span><span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="n">mhpmc5h_wr_en0</span> <span class="o">?</span> <span class="n">dec_csr_wrdata_wb</span><span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="o">:</span> <span class="n">mhpmc5_incr</span><span class="p">[</span><span class="mi">63</span><span class="o">:</span><span class="mi">32</span><span class="p">];</span>
<a name="l-2087"></a>   <span class="n">rvdffe</span> <span class="p">#(</span><span class="mi">32</span><span class="p">)</span>  <span class="n">mhpmc5h_ff</span> <span class="p">(.</span><span class="o">*</span><span class="p">,</span> <span class="p">.</span><span class="n">en</span><span class="p">(</span><span class="n">mhpmc5h_wr_en</span><span class="p">),</span> <span class="p">.</span><span class="n">din</span><span class="p">(</span><span class="n">mhpmc5h_ns</span><span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">]),</span> <span class="p">.</span><span class="n">dout</span><span class="p">(</span><span class="n">mhpmc5h</span><span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">]));</span>
<a name="l-2088"></a>
<a name="l-2089"></a>   <span class="c1">// ----------------------------------------------------------------------</span>
<a name="l-2090"></a>   <span class="c1">// MHPMC6H(RW), MHPMC6(RW)</span>
<a name="l-2091"></a>   <span class="c1">// [63:32][31:0] : Hardware Performance Monitor Counter 6</span>
<a name="l-2092"></a><span class="cp">   `define MHPMC6 12&#39;hB06</span>
<a name="l-2093"></a><span class="cp">   `define MHPMC6H 12&#39;hB86</span>
<a name="l-2094"></a>
<a name="l-2095"></a>   <span class="k">assign</span> <span class="n">mhpmc6_wr_en0</span> <span class="o">=</span> <span class="n">dec_csr_wen_wb_mod</span> <span class="o">&amp;</span> <span class="p">(</span><span class="n">dec_csr_wraddr_wb</span><span class="p">[</span><span class="mi">11</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="o">==</span> <span class="no">`MHPMC6</span><span class="p">);</span>
<a name="l-2096"></a>   <span class="k">assign</span> <span class="n">mhpmc6_wr_en1</span> <span class="o">=</span> <span class="o">~</span><span class="n">perfcnt_halted</span> <span class="o">&amp;</span> <span class="p">(</span><span class="o">|</span><span class="p">(</span><span class="n">mhpmc_inc_wb</span><span class="p">[</span><span class="mi">3</span><span class="p">][</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">]));</span>
<a name="l-2097"></a>   <span class="k">assign</span> <span class="n">mhpmc6_wr_en</span>  <span class="o">=</span> <span class="n">mhpmc6_wr_en0</span> <span class="o">|</span> <span class="n">mhpmc6_wr_en1</span><span class="p">;</span>
<a name="l-2098"></a>   <span class="k">assign</span> <span class="n">mhpmc6_incr</span><span class="p">[</span><span class="mi">63</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span><span class="n">mhpmc6h</span><span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">],</span><span class="n">mhpmc6</span><span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">]}</span> <span class="o">+</span> <span class="p">{</span><span class="mb">63&#39;b0</span><span class="p">,</span><span class="n">mhpmc_inc_wb</span><span class="p">[</span><span class="mi">3</span><span class="p">][</span><span class="mi">1</span><span class="p">]}</span> <span class="o">+</span> <span class="p">{</span><span class="mb">63&#39;b0</span><span class="p">,</span><span class="n">mhpmc_inc_wb</span><span class="p">[</span><span class="mi">3</span><span class="p">][</span><span class="mi">0</span><span class="p">]};</span>
<a name="l-2099"></a>   <span class="k">assign</span> <span class="n">mhpmc6_ns</span><span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="n">mhpmc6_wr_en0</span> <span class="o">?</span> <span class="n">dec_csr_wrdata_wb</span><span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="o">:</span> <span class="n">mhpmc6_incr</span><span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">];</span>
<a name="l-2100"></a>   <span class="n">rvdffe</span> <span class="p">#(</span><span class="mi">32</span><span class="p">)</span>  <span class="n">mhpmc6_ff</span> <span class="p">(.</span><span class="o">*</span><span class="p">,</span> <span class="p">.</span><span class="n">en</span><span class="p">(</span><span class="n">mhpmc6_wr_en</span><span class="p">),</span> <span class="p">.</span><span class="n">din</span><span class="p">(</span><span class="n">mhpmc6_ns</span><span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">]),</span> <span class="p">.</span><span class="n">dout</span><span class="p">(</span><span class="n">mhpmc6</span><span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">]));</span>
<a name="l-2101"></a>
<a name="l-2102"></a>   <span class="k">assign</span> <span class="n">mhpmc6h_wr_en0</span> <span class="o">=</span> <span class="n">dec_csr_wen_wb_mod</span> <span class="o">&amp;</span> <span class="p">(</span><span class="n">dec_csr_wraddr_wb</span><span class="p">[</span><span class="mi">11</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="o">==</span> <span class="no">`MHPMC6H</span><span class="p">);</span>
<a name="l-2103"></a>   <span class="k">assign</span> <span class="n">mhpmc6h_wr_en</span>  <span class="o">=</span> <span class="n">mhpmc6h_wr_en0</span> <span class="o">|</span> <span class="n">mhpmc6_wr_en1</span><span class="p">;</span>
<a name="l-2104"></a>   <span class="k">assign</span> <span class="n">mhpmc6h_ns</span><span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="n">mhpmc6h_wr_en0</span> <span class="o">?</span> <span class="n">dec_csr_wrdata_wb</span><span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="o">:</span> <span class="n">mhpmc6_incr</span><span class="p">[</span><span class="mi">63</span><span class="o">:</span><span class="mi">32</span><span class="p">];</span>
<a name="l-2105"></a>   <span class="n">rvdffe</span> <span class="p">#(</span><span class="mi">32</span><span class="p">)</span>  <span class="n">mhpmc6h_ff</span> <span class="p">(.</span><span class="o">*</span><span class="p">,</span> <span class="p">.</span><span class="n">en</span><span class="p">(</span><span class="n">mhpmc6h_wr_en</span><span class="p">),</span> <span class="p">.</span><span class="n">din</span><span class="p">(</span><span class="n">mhpmc6h_ns</span><span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">]),</span> <span class="p">.</span><span class="n">dout</span><span class="p">(</span><span class="n">mhpmc6h</span><span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">]));</span>
<a name="l-2106"></a>
<a name="l-2107"></a>   <span class="c1">// ----------------------------------------------------------------------</span>
<a name="l-2108"></a>   <span class="c1">// MHPME3(RW)</span>
<a name="l-2109"></a>   <span class="c1">// [5:0] : Hardware Performance Monitor Event 3</span>
<a name="l-2110"></a><span class="cp">   `define MHPME3 12&#39;h323</span>
<a name="l-2111"></a>
<a name="l-2112"></a>   <span class="c1">// we only have 50 events, HPME* are WARL so saturate at 50</span>
<a name="l-2113"></a>   <span class="kt">logic</span> <span class="p">[</span><span class="mi">5</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">event_saturate_wb</span><span class="p">;</span>
<a name="l-2114"></a>   <span class="k">assign</span> <span class="n">event_saturate_wb</span><span class="p">[</span><span class="mi">5</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="p">((</span><span class="n">dec_csr_wrdata_wb</span><span class="p">[</span><span class="mi">5</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="o">&gt;</span> <span class="mi">6&#39;d50</span><span class="p">)</span> <span class="o">|</span> <span class="p">(</span><span class="o">|</span><span class="n">dec_csr_wrdata_wb</span><span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">6</span><span class="p">]))</span> <span class="o">?</span> <span class="mi">6&#39;d50</span> <span class="o">:</span> <span class="n">dec_csr_wrdata_wb</span><span class="p">[</span><span class="mi">5</span><span class="o">:</span><span class="mi">0</span><span class="p">];</span>
<a name="l-2115"></a>
<a name="l-2116"></a>   <span class="k">assign</span> <span class="n">wr_mhpme3_wb</span> <span class="o">=</span> <span class="n">dec_csr_wen_wb_mod</span> <span class="o">&amp;</span> <span class="p">(</span><span class="n">dec_csr_wraddr_wb</span><span class="p">[</span><span class="mi">11</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="o">==</span> <span class="no">`MHPME3</span><span class="p">);</span>
<a name="l-2117"></a>   <span class="n">rvdffs</span> <span class="p">#(</span><span class="mi">6</span><span class="p">)</span>  <span class="n">mhpme3_ff</span> <span class="p">(.</span><span class="o">*</span><span class="p">,</span> <span class="p">.</span><span class="n">clk</span><span class="p">(</span><span class="n">active_clk</span><span class="p">),</span> <span class="p">.</span><span class="n">en</span><span class="p">(</span><span class="n">wr_mhpme3_wb</span><span class="p">),</span> <span class="p">.</span><span class="n">din</span><span class="p">(</span><span class="n">event_saturate_wb</span><span class="p">[</span><span class="mi">5</span><span class="o">:</span><span class="mi">0</span><span class="p">]),</span> <span class="p">.</span><span class="n">dout</span><span class="p">(</span><span class="n">mhpme3</span><span class="p">[</span><span class="mi">5</span><span class="o">:</span><span class="mi">0</span><span class="p">]));</span>
<a name="l-2118"></a>   <span class="c1">// ----------------------------------------------------------------------</span>
<a name="l-2119"></a>   <span class="c1">// MHPME4(RW)</span>
<a name="l-2120"></a>   <span class="c1">// [5:0] : Hardware Performance Monitor Event 4</span>
<a name="l-2121"></a><span class="cp">   `define MHPME4 12&#39;h324</span>
<a name="l-2122"></a>
<a name="l-2123"></a>   <span class="k">assign</span> <span class="n">wr_mhpme4_wb</span> <span class="o">=</span> <span class="n">dec_csr_wen_wb_mod</span> <span class="o">&amp;</span> <span class="p">(</span><span class="n">dec_csr_wraddr_wb</span><span class="p">[</span><span class="mi">11</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="o">==</span> <span class="no">`MHPME4</span><span class="p">);</span>
<a name="l-2124"></a>   <span class="n">rvdffs</span> <span class="p">#(</span><span class="mi">6</span><span class="p">)</span>  <span class="n">mhpme4_ff</span> <span class="p">(.</span><span class="o">*</span><span class="p">,</span> <span class="p">.</span><span class="n">clk</span><span class="p">(</span><span class="n">active_clk</span><span class="p">),</span> <span class="p">.</span><span class="n">en</span><span class="p">(</span><span class="n">wr_mhpme4_wb</span><span class="p">),</span> <span class="p">.</span><span class="n">din</span><span class="p">(</span><span class="n">event_saturate_wb</span><span class="p">[</span><span class="mi">5</span><span class="o">:</span><span class="mi">0</span><span class="p">]),</span> <span class="p">.</span><span class="n">dout</span><span class="p">(</span><span class="n">mhpme4</span><span class="p">[</span><span class="mi">5</span><span class="o">:</span><span class="mi">0</span><span class="p">]));</span>
<a name="l-2125"></a>   <span class="c1">// ----------------------------------------------------------------------</span>
<a name="l-2126"></a>   <span class="c1">// MHPME5(RW)</span>
<a name="l-2127"></a>   <span class="c1">// [5:0] : Hardware Performance Monitor Event 5</span>
<a name="l-2128"></a><span class="cp">   `define MHPME5 12&#39;h325</span>
<a name="l-2129"></a>
<a name="l-2130"></a>   <span class="k">assign</span> <span class="n">wr_mhpme5_wb</span> <span class="o">=</span> <span class="n">dec_csr_wen_wb_mod</span> <span class="o">&amp;</span> <span class="p">(</span><span class="n">dec_csr_wraddr_wb</span><span class="p">[</span><span class="mi">11</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="o">==</span> <span class="no">`MHPME5</span><span class="p">);</span>
<a name="l-2131"></a>   <span class="n">rvdffs</span> <span class="p">#(</span><span class="mi">6</span><span class="p">)</span>  <span class="n">mhpme5_ff</span> <span class="p">(.</span><span class="o">*</span><span class="p">,</span> <span class="p">.</span><span class="n">clk</span><span class="p">(</span><span class="n">active_clk</span><span class="p">),</span> <span class="p">.</span><span class="n">en</span><span class="p">(</span><span class="n">wr_mhpme5_wb</span><span class="p">),</span> <span class="p">.</span><span class="n">din</span><span class="p">(</span><span class="n">event_saturate_wb</span><span class="p">[</span><span class="mi">5</span><span class="o">:</span><span class="mi">0</span><span class="p">]),</span> <span class="p">.</span><span class="n">dout</span><span class="p">(</span><span class="n">mhpme5</span><span class="p">[</span><span class="mi">5</span><span class="o">:</span><span class="mi">0</span><span class="p">]));</span>
<a name="l-2132"></a>   <span class="c1">// ----------------------------------------------------------------------</span>
<a name="l-2133"></a>   <span class="c1">// MHPME6(RW)</span>
<a name="l-2134"></a>   <span class="c1">// [5:0] : Hardware Performance Monitor Event 6</span>
<a name="l-2135"></a><span class="cp">   `define MHPME6 12&#39;h326</span>
<a name="l-2136"></a>
<a name="l-2137"></a>   <span class="k">assign</span> <span class="n">wr_mhpme6_wb</span> <span class="o">=</span> <span class="n">dec_csr_wen_wb_mod</span> <span class="o">&amp;</span> <span class="p">(</span><span class="n">dec_csr_wraddr_wb</span><span class="p">[</span><span class="mi">11</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="o">==</span> <span class="no">`MHPME6</span><span class="p">);</span>
<a name="l-2138"></a>   <span class="n">rvdffs</span> <span class="p">#(</span><span class="mi">6</span><span class="p">)</span>  <span class="n">mhpme6_ff</span> <span class="p">(.</span><span class="o">*</span><span class="p">,</span> <span class="p">.</span><span class="n">clk</span><span class="p">(</span><span class="n">active_clk</span><span class="p">),</span> <span class="p">.</span><span class="n">en</span><span class="p">(</span><span class="n">wr_mhpme6_wb</span><span class="p">),</span> <span class="p">.</span><span class="n">din</span><span class="p">(</span><span class="n">event_saturate_wb</span><span class="p">[</span><span class="mi">5</span><span class="o">:</span><span class="mi">0</span><span class="p">]),</span> <span class="p">.</span><span class="n">dout</span><span class="p">(</span><span class="n">mhpme6</span><span class="p">[</span><span class="mi">5</span><span class="o">:</span><span class="mi">0</span><span class="p">]));</span>
<a name="l-2139"></a>
<a name="l-2140"></a>   <span class="c1">//----------------------------------------------------------------------</span>
<a name="l-2141"></a>   <span class="c1">// Performance Monitor Counters section ends</span>
<a name="l-2142"></a>   <span class="c1">//----------------------------------------------------------------------</span>
<a name="l-2143"></a>   <span class="c1">// ----------------------------------------------------------------------</span>
<a name="l-2144"></a>
<a name="l-2145"></a>   <span class="c1">// MGPMC(RW)</span>
<a name="l-2146"></a>   <span class="c1">// [31:1] : Reserved, read 0x0</span>
<a name="l-2147"></a>   <span class="c1">// [0]    : Perfmon controls 0: disable perf counters 1: enable.</span>
<a name="l-2148"></a>   <span class="c1">//</span>
<a name="l-2149"></a>   <span class="c1">// Resets to 1&#39;b1, counters enabled</span>
<a name="l-2150"></a><span class="cp">   `define MGPMC 12&#39;h7d0</span>
<a name="l-2151"></a>
<a name="l-2152"></a>   <span class="k">assign</span> <span class="n">wr_mgpmc_wb</span> <span class="o">=</span> <span class="n">dec_csr_wen_wb_mod</span> <span class="o">&amp;</span> <span class="p">(</span><span class="n">dec_csr_wraddr_wb</span><span class="p">[</span><span class="mi">11</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="o">==</span> <span class="no">`MGPMC</span><span class="p">);</span>
<a name="l-2153"></a>   <span class="n">rvdffs</span> <span class="p">#(</span><span class="mi">1</span><span class="p">)</span>  <span class="n">mgpmc_ff</span> <span class="p">(.</span><span class="o">*</span><span class="p">,</span> <span class="p">.</span><span class="n">clk</span><span class="p">(</span><span class="n">active_clk</span><span class="p">),</span> <span class="p">.</span><span class="n">en</span><span class="p">(</span><span class="n">wr_mgpmc_wb</span><span class="p">),</span> <span class="p">.</span><span class="n">din</span><span class="p">(</span><span class="o">~</span><span class="n">dec_csr_wrdata_wb</span><span class="p">[</span><span class="mi">0</span><span class="p">]),</span> <span class="p">.</span><span class="n">dout</span><span class="p">(</span><span class="n">mgpmc_b</span><span class="p">));</span>
<a name="l-2154"></a>   <span class="k">assign</span> <span class="n">mgpmc</span> <span class="o">=</span> <span class="o">~</span><span class="n">mgpmc_b</span><span class="p">;</span>
<a name="l-2155"></a>
<a name="l-2156"></a>
<a name="l-2157"></a>   <span class="c1">//--------------------------------------------------------------------------------</span>
<a name="l-2158"></a>   <span class="c1">// trace</span>
<a name="l-2159"></a>   <span class="c1">//--------------------------------------------------------------------------------</span>
<a name="l-2160"></a>   <span class="kt">logic</span> <span class="n">usoc_tclk</span><span class="p">;</span>
<a name="l-2161"></a>
<a name="l-2162"></a>   <span class="n">rvoclkhdr</span> <span class="n">usoctrace_cgc</span> <span class="p">(</span> <span class="p">.</span><span class="n">en</span><span class="p">(</span><span class="n">i0_valid_wb</span> <span class="o">|</span> <span class="n">exc_or_int_valid_wb</span> <span class="o">|</span> <span class="n">interrupt_valid_wb</span> <span class="o">|</span> <span class="n">dec_tlu_i0_valid_wb1</span> <span class="o">|</span>
<a name="l-2163"></a>                                <span class="n">dec_tlu_i0_exc_valid_wb1</span> <span class="o">|</span> <span class="n">dec_tlu_i1_exc_valid_wb1</span> <span class="o">|</span> <span class="n">dec_tlu_int_valid_wb1</span> <span class="o">|</span> <span class="n">clk_override</span><span class="p">),</span> <span class="p">.</span><span class="n">l1clk</span><span class="p">(</span><span class="n">usoc_tclk</span><span class="p">),</span> <span class="p">.</span><span class="o">*</span> <span class="p">);</span>
<a name="l-2164"></a>   <span class="n">rvdff</span> <span class="p">#(</span><span class="mi">10</span><span class="p">)</span>  <span class="n">traceff</span> <span class="p">(.</span><span class="o">*</span><span class="p">,</span>   <span class="p">.</span><span class="n">clk</span><span class="p">(</span><span class="n">usoc_tclk</span><span class="p">),</span>
<a name="l-2165"></a>                        <span class="p">.</span><span class="n">din</span> <span class="p">({</span><span class="n">i0_valid_wb</span><span class="p">,</span> <span class="n">i1_valid_wb</span><span class="p">,</span>
<a name="l-2166"></a>                               <span class="n">i0_exception_valid_wb</span> <span class="o">|</span> <span class="n">lsu_i0_exc_wb</span> <span class="o">|</span> <span class="p">(</span><span class="n">i0_trigger_hit_wb</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">trigger_hit_dmode_wb</span><span class="p">),</span>
<a name="l-2167"></a>                               <span class="o">~</span><span class="p">(</span><span class="n">i0_exception_valid_wb</span> <span class="o">|</span> <span class="n">lsu_i0_exc_wb</span> <span class="o">|</span> <span class="n">i0_trigger_hit_wb</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">exc_or_int_valid_wb</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">interrupt_valid_wb</span><span class="p">,</span>
<a name="l-2168"></a>                               <span class="n">exc_cause_wb</span><span class="p">[</span><span class="mi">4</span><span class="o">:</span><span class="mi">0</span><span class="p">],</span>
<a name="l-2169"></a>                               <span class="n">interrupt_valid_wb</span><span class="p">}),</span>
<a name="l-2170"></a>                        <span class="p">.</span><span class="n">dout</span><span class="p">({</span><span class="n">dec_tlu_i0_valid_wb1</span><span class="p">,</span> <span class="n">dec_tlu_i1_valid_wb1</span><span class="p">,</span>
<a name="l-2171"></a>                               <span class="n">dec_tlu_i0_exc_valid_wb1</span><span class="p">,</span> <span class="n">dec_tlu_i1_exc_valid_wb1</span><span class="p">,</span>
<a name="l-2172"></a>                               <span class="n">dec_tlu_exc_cause_wb1</span><span class="p">[</span><span class="mi">4</span><span class="o">:</span><span class="mi">0</span><span class="p">],</span>
<a name="l-2173"></a>                               <span class="n">dec_tlu_int_valid_wb1</span><span class="p">}));</span>
<a name="l-2174"></a>
<a name="l-2175"></a>   <span class="k">assign</span> <span class="n">dec_tlu_mtval_wb1</span>  <span class="o">=</span> <span class="n">mtval</span><span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">];</span>
<a name="l-2176"></a>
<a name="l-2177"></a>   <span class="c1">// end trace</span>
<a name="l-2178"></a>   <span class="c1">//--------------------------------------------------------------------------------</span>
<a name="l-2179"></a>
<a name="l-2180"></a>
<a name="l-2181"></a>   <span class="c1">// ----------------------------------------------------------------------</span>
<a name="l-2182"></a>   <span class="c1">// CSR read mux</span>
<a name="l-2183"></a>   <span class="c1">// ----------------------------------------------------------------------</span>
<a name="l-2184"></a>
<a name="l-2185"></a><span class="c1">// file &quot;csrdecode&quot; is human readable file that has all of the CSR decodes defined and is part of git repo</span>
<a name="l-2186"></a><span class="c1">// modify this file as needed</span>
<a name="l-2187"></a>
<a name="l-2188"></a><span class="c1">// to generate all the equations below from &quot;csrdecode&quot; except legal equation:</span>
<a name="l-2189"></a>
<a name="l-2190"></a><span class="c1">// 1) coredecode -in csrdecode &gt; corecsrdecode.e</span>
<a name="l-2191"></a>
<a name="l-2192"></a><span class="c1">// 2) espresso -Dso -oeqntott corecsrdecode.e | addassign -pre out.  &gt; csrequations</span>
<a name="l-2193"></a>
<a name="l-2194"></a><span class="c1">// to generate the legal CSR equation below:</span>
<a name="l-2195"></a>
<a name="l-2196"></a><span class="c1">// 1) coredecode -in csrdecode -legal &gt; csrlegal.e</span>
<a name="l-2197"></a>
<a name="l-2198"></a><span class="c1">// 2) espresso -Dso -oeqntott csrlegal.e | addassign -pre out. &gt; csrlegal_equation</span>
<a name="l-2199"></a>
<a name="l-2200"></a>
<a name="l-2201"></a><span class="kt">logic</span> <span class="n">csr_misa</span><span class="p">;</span>
<a name="l-2202"></a><span class="kt">logic</span> <span class="n">csr_mvendorid</span><span class="p">;</span>
<a name="l-2203"></a><span class="kt">logic</span> <span class="n">csr_marchid</span><span class="p">;</span>
<a name="l-2204"></a><span class="kt">logic</span> <span class="n">csr_mimpid</span><span class="p">;</span>
<a name="l-2205"></a><span class="kt">logic</span> <span class="n">csr_mhartid</span><span class="p">;</span>
<a name="l-2206"></a><span class="kt">logic</span> <span class="n">csr_mstatus</span><span class="p">;</span>
<a name="l-2207"></a><span class="kt">logic</span> <span class="n">csr_mtvec</span><span class="p">;</span>
<a name="l-2208"></a><span class="kt">logic</span> <span class="n">csr_mip</span><span class="p">;</span>
<a name="l-2209"></a><span class="kt">logic</span> <span class="n">csr_mie</span><span class="p">;</span>
<a name="l-2210"></a><span class="kt">logic</span> <span class="n">csr_mcyclel</span><span class="p">;</span>
<a name="l-2211"></a><span class="kt">logic</span> <span class="n">csr_mcycleh</span><span class="p">;</span>
<a name="l-2212"></a><span class="kt">logic</span> <span class="n">csr_minstretl</span><span class="p">;</span>
<a name="l-2213"></a><span class="kt">logic</span> <span class="n">csr_minstreth</span><span class="p">;</span>
<a name="l-2214"></a><span class="kt">logic</span> <span class="n">csr_mscratch</span><span class="p">;</span>
<a name="l-2215"></a><span class="kt">logic</span> <span class="n">csr_mepc</span><span class="p">;</span>
<a name="l-2216"></a><span class="kt">logic</span> <span class="n">csr_mcause</span><span class="p">;</span>
<a name="l-2217"></a><span class="kt">logic</span> <span class="n">csr_mtval</span><span class="p">;</span>
<a name="l-2218"></a><span class="kt">logic</span> <span class="n">csr_mrac</span><span class="p">;</span>
<a name="l-2219"></a><span class="kt">logic</span> <span class="n">csr_dmst</span><span class="p">;</span>
<a name="l-2220"></a><span class="kt">logic</span> <span class="n">csr_mdseac</span><span class="p">;</span>
<a name="l-2221"></a><span class="kt">logic</span> <span class="n">csr_meihap</span><span class="p">;</span>
<a name="l-2222"></a><span class="kt">logic</span> <span class="n">csr_meivt</span><span class="p">;</span>
<a name="l-2223"></a><span class="kt">logic</span> <span class="n">csr_meipt</span><span class="p">;</span>
<a name="l-2224"></a><span class="kt">logic</span> <span class="n">csr_meicurpl</span><span class="p">;</span>
<a name="l-2225"></a><span class="kt">logic</span> <span class="n">csr_meicidpl</span><span class="p">;</span>
<a name="l-2226"></a><span class="kt">logic</span> <span class="n">csr_dcsr</span><span class="p">;</span>
<a name="l-2227"></a><span class="kt">logic</span> <span class="n">csr_mpmc</span><span class="p">;</span>
<a name="l-2228"></a><span class="kt">logic</span> <span class="n">csr_mcgc</span><span class="p">;</span>
<a name="l-2229"></a><span class="kt">logic</span> <span class="n">csr_mcpc</span><span class="p">;</span>
<a name="l-2230"></a><span class="kt">logic</span> <span class="n">csr_mfdc</span><span class="p">;</span>
<a name="l-2231"></a><span class="kt">logic</span> <span class="n">csr_dpc</span><span class="p">;</span>
<a name="l-2232"></a><span class="kt">logic</span> <span class="n">csr_mtsel</span><span class="p">;</span>
<a name="l-2233"></a><span class="kt">logic</span> <span class="n">csr_mtdata1</span><span class="p">;</span>
<a name="l-2234"></a><span class="kt">logic</span> <span class="n">csr_mtdata2</span><span class="p">;</span>
<a name="l-2235"></a><span class="kt">logic</span> <span class="n">csr_mhpmc3</span><span class="p">;</span>
<a name="l-2236"></a><span class="kt">logic</span> <span class="n">csr_mhpmc4</span><span class="p">;</span>
<a name="l-2237"></a><span class="kt">logic</span> <span class="n">csr_mhpmc5</span><span class="p">;</span>
<a name="l-2238"></a><span class="kt">logic</span> <span class="n">csr_mhpmc6</span><span class="p">;</span>
<a name="l-2239"></a><span class="kt">logic</span> <span class="n">csr_mhpmc3h</span><span class="p">;</span>
<a name="l-2240"></a><span class="kt">logic</span> <span class="n">csr_mhpmc4h</span><span class="p">;</span>
<a name="l-2241"></a><span class="kt">logic</span> <span class="n">csr_mhpmc5h</span><span class="p">;</span>
<a name="l-2242"></a><span class="kt">logic</span> <span class="n">csr_mhpmc6h</span><span class="p">;</span>
<a name="l-2243"></a><span class="kt">logic</span> <span class="n">csr_mhpme3</span><span class="p">;</span>
<a name="l-2244"></a><span class="kt">logic</span> <span class="n">csr_mhpme4</span><span class="p">;</span>
<a name="l-2245"></a><span class="kt">logic</span> <span class="n">csr_mhpme5</span><span class="p">;</span>
<a name="l-2246"></a><span class="kt">logic</span> <span class="n">csr_mhpme6</span><span class="p">;</span>
<a name="l-2247"></a><span class="kt">logic</span> <span class="n">csr_mgpmc</span><span class="p">;</span>
<a name="l-2248"></a><span class="kt">logic</span> <span class="n">csr_micect</span><span class="p">;</span>
<a name="l-2249"></a><span class="kt">logic</span> <span class="n">csr_miccmect</span><span class="p">;</span>
<a name="l-2250"></a><span class="kt">logic</span> <span class="n">csr_mdccmect</span><span class="p">;</span>
<a name="l-2251"></a><span class="kt">logic</span> <span class="n">csr_dicawics</span><span class="p">;</span>
<a name="l-2252"></a><span class="kt">logic</span> <span class="n">csr_dicad0</span><span class="p">;</span>
<a name="l-2253"></a><span class="kt">logic</span> <span class="n">csr_dicad1</span><span class="p">;</span>
<a name="l-2254"></a><span class="kt">logic</span> <span class="n">csr_dicago</span><span class="p">;</span>
<a name="l-2255"></a><span class="kt">logic</span> <span class="n">presync</span><span class="p">;</span>
<a name="l-2256"></a><span class="kt">logic</span> <span class="n">postsync</span><span class="p">;</span>
<a name="l-2257"></a>
<a name="l-2258"></a><span class="k">assign</span> <span class="n">csr_misa</span> <span class="o">=</span> <span class="p">(</span><span class="o">!</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">11</span><span class="p">]</span><span class="o">&amp;!</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">6</span><span class="p">]</span>
<a name="l-2259"></a>    <span class="o">&amp;!</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">5</span><span class="p">]</span><span class="o">&amp;!</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">2</span><span class="p">]</span><span class="o">&amp;</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">0</span><span class="p">]);</span>
<a name="l-2260"></a>
<a name="l-2261"></a><span class="k">assign</span> <span class="n">csr_mvendorid</span> <span class="o">=</span> <span class="p">(</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">10</span><span class="p">]</span><span class="o">&amp;!</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">7</span><span class="p">]</span>
<a name="l-2262"></a>    <span class="o">&amp;!</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span><span class="o">&amp;</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">0</span><span class="p">]);</span>
<a name="l-2263"></a>
<a name="l-2264"></a><span class="k">assign</span> <span class="n">csr_marchid</span> <span class="o">=</span> <span class="p">(</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">10</span><span class="p">]</span><span class="o">&amp;!</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">7</span><span class="p">]</span>
<a name="l-2265"></a>    <span class="o">&amp;</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span><span class="o">&amp;!</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">0</span><span class="p">]);</span>
<a name="l-2266"></a>
<a name="l-2267"></a><span class="k">assign</span> <span class="n">csr_mimpid</span> <span class="o">=</span> <span class="p">(</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">10</span><span class="p">]</span><span class="o">&amp;!</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">6</span><span class="p">]</span>
<a name="l-2268"></a>    <span class="o">&amp;</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span><span class="o">&amp;</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">0</span><span class="p">]);</span>
<a name="l-2269"></a>
<a name="l-2270"></a><span class="k">assign</span> <span class="n">csr_mhartid</span> <span class="o">=</span> <span class="p">(</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">10</span><span class="p">]</span><span class="o">&amp;!</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">7</span><span class="p">]</span>
<a name="l-2271"></a>    <span class="o">&amp;</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">2</span><span class="p">]);</span>
<a name="l-2272"></a>
<a name="l-2273"></a><span class="k">assign</span> <span class="n">csr_mstatus</span> <span class="o">=</span> <span class="p">(</span><span class="o">!</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">11</span><span class="p">]</span><span class="o">&amp;!</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">6</span><span class="p">]</span>
<a name="l-2274"></a>    <span class="o">&amp;!</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">5</span><span class="p">]</span><span class="o">&amp;!</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">2</span><span class="p">]</span><span class="o">&amp;!</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">0</span><span class="p">]);</span>
<a name="l-2275"></a>
<a name="l-2276"></a><span class="k">assign</span> <span class="n">csr_mtvec</span> <span class="o">=</span> <span class="p">(</span><span class="o">!</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">11</span><span class="p">]</span><span class="o">&amp;!</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">5</span><span class="p">]</span>
<a name="l-2277"></a>    <span class="o">&amp;!</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">4</span><span class="p">]</span><span class="o">&amp;</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">2</span><span class="p">]</span><span class="o">&amp;</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">0</span><span class="p">]);</span>
<a name="l-2278"></a>
<a name="l-2279"></a><span class="k">assign</span> <span class="n">csr_mip</span> <span class="o">=</span> <span class="p">(</span><span class="o">!</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">7</span><span class="p">]</span><span class="o">&amp;</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">6</span><span class="p">]</span><span class="o">&amp;</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">2</span><span class="p">]);</span>
<a name="l-2280"></a>
<a name="l-2281"></a><span class="k">assign</span> <span class="n">csr_mie</span> <span class="o">=</span> <span class="p">(</span><span class="o">!</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">11</span><span class="p">]</span><span class="o">&amp;!</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">6</span><span class="p">]</span><span class="o">&amp;!</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">5</span><span class="p">]</span>
<a name="l-2282"></a>    <span class="o">&amp;</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">2</span><span class="p">]</span><span class="o">&amp;!</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">0</span><span class="p">]);</span>
<a name="l-2283"></a>
<a name="l-2284"></a><span class="k">assign</span> <span class="n">csr_mcyclel</span> <span class="o">=</span> <span class="p">(</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">11</span><span class="p">]</span><span class="o">&amp;!</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">7</span><span class="p">]</span>
<a name="l-2285"></a>    <span class="o">&amp;!</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">4</span><span class="p">]</span><span class="o">&amp;!</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">3</span><span class="p">]</span><span class="o">&amp;!</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">2</span><span class="p">]</span>
<a name="l-2286"></a>    <span class="o">&amp;!</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">1</span><span class="p">]);</span>
<a name="l-2287"></a>
<a name="l-2288"></a><span class="k">assign</span> <span class="n">csr_mcycleh</span> <span class="o">=</span> <span class="p">(</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">7</span><span class="p">]</span><span class="o">&amp;!</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">6</span><span class="p">]</span>
<a name="l-2289"></a>    <span class="o">&amp;!</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">5</span><span class="p">]</span><span class="o">&amp;!</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">4</span><span class="p">]</span><span class="o">&amp;!</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">3</span><span class="p">]</span>
<a name="l-2290"></a>    <span class="o">&amp;!</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">2</span><span class="p">]</span><span class="o">&amp;!</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">1</span><span class="p">]);</span>
<a name="l-2291"></a>
<a name="l-2292"></a><span class="k">assign</span> <span class="n">csr_minstretl</span> <span class="o">=</span> <span class="p">(</span><span class="o">!</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">7</span><span class="p">]</span><span class="o">&amp;!</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">6</span><span class="p">]</span>
<a name="l-2293"></a>    <span class="o">&amp;!</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">4</span><span class="p">]</span><span class="o">&amp;!</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">3</span><span class="p">]</span><span class="o">&amp;!</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">2</span><span class="p">]</span>
<a name="l-2294"></a>    <span class="o">&amp;</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span><span class="o">&amp;!</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">0</span><span class="p">]);</span>
<a name="l-2295"></a>
<a name="l-2296"></a><span class="k">assign</span> <span class="n">csr_minstreth</span> <span class="o">=</span> <span class="p">(</span><span class="o">!</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">10</span><span class="p">]</span><span class="o">&amp;</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">7</span><span class="p">]</span>
<a name="l-2297"></a>    <span class="o">&amp;!</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">4</span><span class="p">]</span><span class="o">&amp;!</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">3</span><span class="p">]</span><span class="o">&amp;!</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">2</span><span class="p">]</span>
<a name="l-2298"></a>    <span class="o">&amp;</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span><span class="o">&amp;!</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">0</span><span class="p">]);</span>
<a name="l-2299"></a>
<a name="l-2300"></a><span class="k">assign</span> <span class="n">csr_mscratch</span> <span class="o">=</span> <span class="p">(</span><span class="o">!</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">7</span><span class="p">]</span><span class="o">&amp;</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">6</span><span class="p">]</span>
<a name="l-2301"></a>    <span class="o">&amp;!</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">2</span><span class="p">]</span><span class="o">&amp;!</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span><span class="o">&amp;!</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">0</span><span class="p">]);</span>
<a name="l-2302"></a>
<a name="l-2303"></a><span class="k">assign</span> <span class="n">csr_mepc</span> <span class="o">=</span> <span class="p">(</span><span class="o">!</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">7</span><span class="p">]</span><span class="o">&amp;</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">6</span><span class="p">]</span><span class="o">&amp;!</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span>
<a name="l-2304"></a>    <span class="o">&amp;</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">0</span><span class="p">]);</span>
<a name="l-2305"></a>
<a name="l-2306"></a><span class="k">assign</span> <span class="n">csr_mcause</span> <span class="o">=</span> <span class="p">(</span><span class="o">!</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">7</span><span class="p">]</span><span class="o">&amp;</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">6</span><span class="p">]</span>
<a name="l-2307"></a>    <span class="o">&amp;</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span><span class="o">&amp;!</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">0</span><span class="p">]);</span>
<a name="l-2308"></a>
<a name="l-2309"></a><span class="k">assign</span> <span class="n">csr_mtval</span> <span class="o">=</span> <span class="p">(</span><span class="o">!</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">7</span><span class="p">]</span><span class="o">&amp;</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">6</span><span class="p">]</span><span class="o">&amp;</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span>
<a name="l-2310"></a>    <span class="o">&amp;</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">0</span><span class="p">]);</span>
<a name="l-2311"></a>
<a name="l-2312"></a><span class="k">assign</span> <span class="n">csr_mrac</span> <span class="o">=</span> <span class="p">(</span><span class="o">!</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">11</span><span class="p">]</span><span class="o">&amp;</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">7</span><span class="p">]</span><span class="o">&amp;</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">6</span><span class="p">]</span>
<a name="l-2313"></a>    <span class="o">&amp;!</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">4</span><span class="p">]</span><span class="o">&amp;!</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">3</span><span class="p">]</span><span class="o">&amp;!</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">2</span><span class="p">]</span>
<a name="l-2314"></a>    <span class="o">&amp;!</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">1</span><span class="p">]);</span>
<a name="l-2315"></a>
<a name="l-2316"></a><span class="k">assign</span> <span class="n">csr_dmst</span> <span class="o">=</span> <span class="p">(</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">10</span><span class="p">]</span><span class="o">&amp;!</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">4</span><span class="p">]</span><span class="o">&amp;</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">2</span><span class="p">]</span>
<a name="l-2317"></a>    <span class="o">&amp;!</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">1</span><span class="p">]);</span>
<a name="l-2318"></a>
<a name="l-2319"></a><span class="k">assign</span> <span class="n">csr_mdseac</span> <span class="o">=</span> <span class="p">(</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">11</span><span class="p">]</span><span class="o">&amp;</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">10</span><span class="p">]</span>
<a name="l-2320"></a>    <span class="o">&amp;!</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">4</span><span class="p">]</span><span class="o">&amp;!</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">3</span><span class="p">]);</span>
<a name="l-2321"></a>
<a name="l-2322"></a><span class="k">assign</span> <span class="n">csr_meihap</span> <span class="o">=</span> <span class="p">(</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">11</span><span class="p">]</span><span class="o">&amp;</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">10</span><span class="p">]</span>
<a name="l-2323"></a>    <span class="o">&amp;</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">3</span><span class="p">]);</span>
<a name="l-2324"></a>
<a name="l-2325"></a><span class="k">assign</span> <span class="n">csr_meivt</span> <span class="o">=</span> <span class="p">(</span><span class="o">!</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">10</span><span class="p">]</span><span class="o">&amp;</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">6</span><span class="p">]</span>
<a name="l-2326"></a>    <span class="o">&amp;</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">3</span><span class="p">]</span><span class="o">&amp;!</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">2</span><span class="p">]</span><span class="o">&amp;!</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span>
<a name="l-2327"></a>    <span class="o">&amp;!</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">0</span><span class="p">]);</span>
<a name="l-2328"></a>
<a name="l-2329"></a><span class="k">assign</span> <span class="n">csr_meipt</span> <span class="o">=</span> <span class="p">(</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">11</span><span class="p">]</span><span class="o">&amp;</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">6</span><span class="p">]</span><span class="o">&amp;!</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span>
<a name="l-2330"></a>    <span class="o">&amp;</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">0</span><span class="p">]);</span>
<a name="l-2331"></a>
<a name="l-2332"></a><span class="k">assign</span> <span class="n">csr_meicurpl</span> <span class="o">=</span> <span class="p">(</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">6</span><span class="p">]</span><span class="o">&amp;</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">3</span><span class="p">]</span>
<a name="l-2333"></a>    <span class="o">&amp;</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">2</span><span class="p">]);</span>
<a name="l-2334"></a>
<a name="l-2335"></a><span class="k">assign</span> <span class="n">csr_meicidpl</span> <span class="o">=</span> <span class="p">(</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">11</span><span class="p">]</span><span class="o">&amp;</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">6</span><span class="p">]</span>
<a name="l-2336"></a>    <span class="o">&amp;</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span><span class="o">&amp;</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">0</span><span class="p">]);</span>
<a name="l-2337"></a>
<a name="l-2338"></a><span class="k">assign</span> <span class="n">csr_dcsr</span> <span class="o">=</span> <span class="p">(</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">10</span><span class="p">]</span><span class="o">&amp;!</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">6</span><span class="p">]</span><span class="o">&amp;</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">5</span><span class="p">]</span>
<a name="l-2339"></a>    <span class="o">&amp;</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">4</span><span class="p">]</span><span class="o">&amp;!</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">0</span><span class="p">]);</span>
<a name="l-2340"></a>
<a name="l-2341"></a><span class="k">assign</span> <span class="n">csr_mpmc</span> <span class="o">=</span> <span class="p">(</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">6</span><span class="p">]</span><span class="o">&amp;!</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">4</span><span class="p">]</span><span class="o">&amp;</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">2</span><span class="p">]</span>
<a name="l-2342"></a>    <span class="o">&amp;</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">1</span><span class="p">]);</span>
<a name="l-2343"></a>
<a name="l-2344"></a><span class="k">assign</span> <span class="n">csr_mcgc</span> <span class="o">=</span> <span class="p">(</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">10</span><span class="p">]</span><span class="o">&amp;</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">4</span><span class="p">]</span><span class="o">&amp;</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">3</span><span class="p">]</span>
<a name="l-2345"></a>    <span class="o">&amp;!</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">0</span><span class="p">]);</span>
<a name="l-2346"></a>
<a name="l-2347"></a><span class="k">assign</span> <span class="n">csr_mcpc</span> <span class="o">=</span> <span class="p">(</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">10</span><span class="p">]</span><span class="o">&amp;</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">6</span><span class="p">]</span><span class="o">&amp;!</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">4</span><span class="p">]</span>
<a name="l-2348"></a>    <span class="o">&amp;!</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">3</span><span class="p">]</span><span class="o">&amp;!</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">2</span><span class="p">]</span><span class="o">&amp;</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">1</span><span class="p">]);</span>
<a name="l-2349"></a>
<a name="l-2350"></a><span class="k">assign</span> <span class="n">csr_mfdc</span> <span class="o">=</span> <span class="p">(</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">10</span><span class="p">]</span><span class="o">&amp;</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">4</span><span class="p">]</span><span class="o">&amp;</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">3</span><span class="p">]</span>
<a name="l-2351"></a>    <span class="o">&amp;</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">0</span><span class="p">]);</span>
<a name="l-2352"></a>
<a name="l-2353"></a><span class="k">assign</span> <span class="n">csr_dpc</span> <span class="o">=</span> <span class="p">(</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">10</span><span class="p">]</span><span class="o">&amp;!</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">6</span><span class="p">]</span><span class="o">&amp;</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">5</span><span class="p">]</span>
<a name="l-2354"></a>    <span class="o">&amp;</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">4</span><span class="p">]</span><span class="o">&amp;</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">0</span><span class="p">]);</span>
<a name="l-2355"></a>
<a name="l-2356"></a><span class="k">assign</span> <span class="n">csr_mtsel</span> <span class="o">=</span> <span class="p">(</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">10</span><span class="p">]</span><span class="o">&amp;</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">5</span><span class="p">]</span><span class="o">&amp;!</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">4</span><span class="p">]</span>
<a name="l-2357"></a>    <span class="o">&amp;!</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span><span class="o">&amp;!</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">0</span><span class="p">]);</span>
<a name="l-2358"></a>
<a name="l-2359"></a><span class="k">assign</span> <span class="n">csr_mtdata1</span> <span class="o">=</span> <span class="p">(</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">10</span><span class="p">]</span><span class="o">&amp;!</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">4</span><span class="p">]</span>
<a name="l-2360"></a>    <span class="o">&amp;!</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">3</span><span class="p">]</span><span class="o">&amp;</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">0</span><span class="p">]);</span>
<a name="l-2361"></a>
<a name="l-2362"></a><span class="k">assign</span> <span class="n">csr_mtdata2</span> <span class="o">=</span> <span class="p">(</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">10</span><span class="p">]</span><span class="o">&amp;</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">5</span><span class="p">]</span>
<a name="l-2363"></a>    <span class="o">&amp;!</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">4</span><span class="p">]</span><span class="o">&amp;</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">1</span><span class="p">]);</span>
<a name="l-2364"></a>
<a name="l-2365"></a><span class="k">assign</span> <span class="n">csr_mhpmc3</span> <span class="o">=</span> <span class="p">(</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">11</span><span class="p">]</span><span class="o">&amp;!</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">7</span><span class="p">]</span>
<a name="l-2366"></a>    <span class="o">&amp;!</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">4</span><span class="p">]</span><span class="o">&amp;!</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">3</span><span class="p">]</span><span class="o">&amp;!</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">2</span><span class="p">]</span>
<a name="l-2367"></a>    <span class="o">&amp;</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">0</span><span class="p">]);</span>
<a name="l-2368"></a>
<a name="l-2369"></a><span class="k">assign</span> <span class="n">csr_mhpmc4</span> <span class="o">=</span> <span class="p">(</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">11</span><span class="p">]</span><span class="o">&amp;!</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">7</span><span class="p">]</span>
<a name="l-2370"></a>    <span class="o">&amp;!</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">4</span><span class="p">]</span><span class="o">&amp;!</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">3</span><span class="p">]</span><span class="o">&amp;</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">2</span><span class="p">]</span>
<a name="l-2371"></a>    <span class="o">&amp;!</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span><span class="o">&amp;!</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">0</span><span class="p">]);</span>
<a name="l-2372"></a>
<a name="l-2373"></a><span class="k">assign</span> <span class="n">csr_mhpmc5</span> <span class="o">=</span> <span class="p">(</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">11</span><span class="p">]</span><span class="o">&amp;!</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">7</span><span class="p">]</span>
<a name="l-2374"></a>    <span class="o">&amp;!</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">4</span><span class="p">]</span><span class="o">&amp;!</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">3</span><span class="p">]</span><span class="o">&amp;!</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span>
<a name="l-2375"></a>    <span class="o">&amp;</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">0</span><span class="p">]);</span>
<a name="l-2376"></a>
<a name="l-2377"></a><span class="k">assign</span> <span class="n">csr_mhpmc6</span> <span class="o">=</span> <span class="p">(</span><span class="o">!</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">7</span><span class="p">]</span><span class="o">&amp;!</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">5</span><span class="p">]</span>
<a name="l-2378"></a>    <span class="o">&amp;!</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">4</span><span class="p">]</span><span class="o">&amp;!</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">3</span><span class="p">]</span><span class="o">&amp;</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">2</span><span class="p">]</span>
<a name="l-2379"></a>    <span class="o">&amp;</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span><span class="o">&amp;!</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">0</span><span class="p">]);</span>
<a name="l-2380"></a>
<a name="l-2381"></a><span class="k">assign</span> <span class="n">csr_mhpmc3h</span> <span class="o">=</span> <span class="p">(</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">7</span><span class="p">]</span><span class="o">&amp;!</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">4</span><span class="p">]</span>
<a name="l-2382"></a>    <span class="o">&amp;!</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">3</span><span class="p">]</span><span class="o">&amp;!</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">2</span><span class="p">]</span><span class="o">&amp;</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span>
<a name="l-2383"></a>    <span class="o">&amp;</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">0</span><span class="p">]);</span>
<a name="l-2384"></a>
<a name="l-2385"></a><span class="k">assign</span> <span class="n">csr_mhpmc4h</span> <span class="o">=</span> <span class="p">(</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">7</span><span class="p">]</span><span class="o">&amp;!</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">6</span><span class="p">]</span>
<a name="l-2386"></a>    <span class="o">&amp;!</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">4</span><span class="p">]</span><span class="o">&amp;!</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">3</span><span class="p">]</span><span class="o">&amp;</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">2</span><span class="p">]</span>
<a name="l-2387"></a>    <span class="o">&amp;!</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span><span class="o">&amp;!</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">0</span><span class="p">]);</span>
<a name="l-2388"></a>
<a name="l-2389"></a><span class="k">assign</span> <span class="n">csr_mhpmc5h</span> <span class="o">=</span> <span class="p">(</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">7</span><span class="p">]</span><span class="o">&amp;!</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">4</span><span class="p">]</span>
<a name="l-2390"></a>    <span class="o">&amp;!</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">3</span><span class="p">]</span><span class="o">&amp;</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">2</span><span class="p">]</span><span class="o">&amp;!</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span>
<a name="l-2391"></a>    <span class="o">&amp;</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">0</span><span class="p">]);</span>
<a name="l-2392"></a>
<a name="l-2393"></a><span class="k">assign</span> <span class="n">csr_mhpmc6h</span> <span class="o">=</span> <span class="p">(</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">7</span><span class="p">]</span><span class="o">&amp;!</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">6</span><span class="p">]</span>
<a name="l-2394"></a>    <span class="o">&amp;!</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">4</span><span class="p">]</span><span class="o">&amp;!</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">3</span><span class="p">]</span><span class="o">&amp;</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">2</span><span class="p">]</span>
<a name="l-2395"></a>    <span class="o">&amp;</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span><span class="o">&amp;!</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">0</span><span class="p">]);</span>
<a name="l-2396"></a>
<a name="l-2397"></a><span class="k">assign</span> <span class="n">csr_mhpme3</span> <span class="o">=</span> <span class="p">(</span><span class="o">!</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">7</span><span class="p">]</span><span class="o">&amp;</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">5</span><span class="p">]</span>
<a name="l-2398"></a>    <span class="o">&amp;!</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">4</span><span class="p">]</span><span class="o">&amp;!</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">3</span><span class="p">]</span><span class="o">&amp;!</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">2</span><span class="p">]);</span>
<a name="l-2399"></a>
<a name="l-2400"></a><span class="k">assign</span> <span class="n">csr_mhpme4</span> <span class="o">=</span> <span class="p">(</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">5</span><span class="p">]</span><span class="o">&amp;!</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">4</span><span class="p">]</span>
<a name="l-2401"></a>    <span class="o">&amp;!</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">3</span><span class="p">]</span><span class="o">&amp;</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">2</span><span class="p">]</span><span class="o">&amp;!</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span>
<a name="l-2402"></a>    <span class="o">&amp;!</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">0</span><span class="p">]);</span>
<a name="l-2403"></a>
<a name="l-2404"></a><span class="k">assign</span> <span class="n">csr_mhpme5</span> <span class="o">=</span> <span class="p">(</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">5</span><span class="p">]</span><span class="o">&amp;!</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">4</span><span class="p">]</span>
<a name="l-2405"></a>    <span class="o">&amp;!</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">3</span><span class="p">]</span><span class="o">&amp;</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">2</span><span class="p">]</span><span class="o">&amp;!</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span>
<a name="l-2406"></a>    <span class="o">&amp;</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">0</span><span class="p">]);</span>
<a name="l-2407"></a>
<a name="l-2408"></a><span class="k">assign</span> <span class="n">csr_mhpme6</span> <span class="o">=</span> <span class="p">(</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">5</span><span class="p">]</span><span class="o">&amp;!</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">4</span><span class="p">]</span>
<a name="l-2409"></a>    <span class="o">&amp;!</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">3</span><span class="p">]</span><span class="o">&amp;</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">2</span><span class="p">]</span><span class="o">&amp;</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span>
<a name="l-2410"></a>    <span class="o">&amp;!</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">0</span><span class="p">]);</span>
<a name="l-2411"></a>
<a name="l-2412"></a><span class="k">assign</span> <span class="n">csr_mgpmc</span> <span class="o">=</span> <span class="p">(</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">6</span><span class="p">]</span><span class="o">&amp;!</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">5</span><span class="p">]</span><span class="o">&amp;</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">4</span><span class="p">]</span>
<a name="l-2413"></a>    <span class="o">&amp;!</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">2</span><span class="p">]</span><span class="o">&amp;!</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">1</span><span class="p">]);</span>
<a name="l-2414"></a>
<a name="l-2415"></a><span class="k">assign</span> <span class="n">csr_micect</span> <span class="o">=</span> <span class="p">(</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">6</span><span class="p">]</span><span class="o">&amp;</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">5</span><span class="p">]</span><span class="o">&amp;!</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">3</span><span class="p">]</span>
<a name="l-2416"></a>    <span class="o">&amp;!</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span><span class="o">&amp;!</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">0</span><span class="p">]);</span>
<a name="l-2417"></a>
<a name="l-2418"></a><span class="k">assign</span> <span class="n">csr_miccmect</span> <span class="o">=</span> <span class="p">(</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">6</span><span class="p">]</span><span class="o">&amp;</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">5</span><span class="p">]</span>
<a name="l-2419"></a>    <span class="o">&amp;!</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">3</span><span class="p">]</span><span class="o">&amp;</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">0</span><span class="p">]);</span>
<a name="l-2420"></a>
<a name="l-2421"></a><span class="k">assign</span> <span class="n">csr_mdccmect</span> <span class="o">=</span> <span class="p">(</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">6</span><span class="p">]</span><span class="o">&amp;</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">5</span><span class="p">]</span>
<a name="l-2422"></a>    <span class="o">&amp;</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">1</span><span class="p">]);</span>
<a name="l-2423"></a>
<a name="l-2424"></a><span class="k">assign</span> <span class="n">csr_dicawics</span> <span class="o">=</span> <span class="p">(</span><span class="o">!</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">11</span><span class="p">]</span><span class="o">&amp;!</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">5</span><span class="p">]</span>
<a name="l-2425"></a>    <span class="o">&amp;</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">3</span><span class="p">]</span><span class="o">&amp;!</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span><span class="o">&amp;!</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">0</span><span class="p">]);</span>
<a name="l-2426"></a>
<a name="l-2427"></a><span class="k">assign</span> <span class="n">csr_dicad0</span> <span class="o">=</span> <span class="p">(</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">10</span><span class="p">]</span><span class="o">&amp;!</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">4</span><span class="p">]</span>
<a name="l-2428"></a>    <span class="o">&amp;</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">3</span><span class="p">]</span><span class="o">&amp;!</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span><span class="o">&amp;</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">0</span><span class="p">]);</span>
<a name="l-2429"></a>
<a name="l-2430"></a><span class="k">assign</span> <span class="n">csr_dicad1</span> <span class="o">=</span> <span class="p">(</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">10</span><span class="p">]</span><span class="o">&amp;</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">3</span><span class="p">]</span>
<a name="l-2431"></a>    <span class="o">&amp;</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span><span class="o">&amp;!</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">0</span><span class="p">]);</span>
<a name="l-2432"></a>
<a name="l-2433"></a><span class="k">assign</span> <span class="n">csr_dicago</span> <span class="o">=</span> <span class="p">(</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">10</span><span class="p">]</span><span class="o">&amp;</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">3</span><span class="p">]</span>
<a name="l-2434"></a>    <span class="o">&amp;</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span><span class="o">&amp;</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">0</span><span class="p">]);</span>
<a name="l-2435"></a>
<a name="l-2436"></a><span class="k">assign</span> <span class="n">presync</span> <span class="o">=</span> <span class="p">(</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">10</span><span class="p">]</span><span class="o">&amp;</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">4</span><span class="p">]</span><span class="o">&amp;</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">3</span><span class="p">]</span>
<a name="l-2437"></a>    <span class="o">&amp;</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">0</span><span class="p">])</span> <span class="o">|</span> <span class="p">(</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">6</span><span class="p">]</span><span class="o">&amp;!</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">5</span><span class="p">]</span>
<a name="l-2438"></a>    <span class="o">&amp;</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">4</span><span class="p">]</span><span class="o">&amp;!</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">2</span><span class="p">]</span><span class="o">&amp;!</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">1</span><span class="p">])</span> <span class="o">|</span> <span class="p">(</span>
<a name="l-2439"></a>    <span class="o">!</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">6</span><span class="p">]</span><span class="o">&amp;!</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">5</span><span class="p">]</span><span class="o">&amp;!</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">4</span><span class="p">]</span>
<a name="l-2440"></a>    <span class="o">&amp;!</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">3</span><span class="p">]</span><span class="o">&amp;!</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">2</span><span class="p">]</span><span class="o">&amp;</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">1</span><span class="p">])</span> <span class="o">|</span> <span class="p">(</span>
<a name="l-2441"></a>    <span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">11</span><span class="p">]</span><span class="o">&amp;!</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">4</span><span class="p">]</span><span class="o">&amp;!</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">3</span><span class="p">]</span>
<a name="l-2442"></a>    <span class="o">&amp;</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">2</span><span class="p">]</span><span class="o">&amp;!</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">1</span><span class="p">])</span> <span class="o">|</span> <span class="p">(</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">11</span><span class="p">]</span>
<a name="l-2443"></a>    <span class="o">&amp;!</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">4</span><span class="p">]</span><span class="o">&amp;!</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">3</span><span class="p">]</span><span class="o">&amp;</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span>
<a name="l-2444"></a>    <span class="o">&amp;!</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">0</span><span class="p">])</span> <span class="o">|</span> <span class="p">(</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">7</span><span class="p">]</span><span class="o">&amp;!</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">5</span><span class="p">]</span>
<a name="l-2445"></a>    <span class="o">&amp;!</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">4</span><span class="p">]</span><span class="o">&amp;!</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">3</span><span class="p">]</span><span class="o">&amp;!</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">2</span><span class="p">]</span>
<a name="l-2446"></a>    <span class="o">&amp;</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">1</span><span class="p">]);</span>
<a name="l-2447"></a>
<a name="l-2448"></a><span class="k">assign</span> <span class="n">postsync</span> <span class="o">=</span> <span class="p">(</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">10</span><span class="p">]</span><span class="o">&amp;</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">4</span><span class="p">]</span><span class="o">&amp;</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">3</span><span class="p">]</span>
<a name="l-2449"></a>    <span class="o">&amp;</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">0</span><span class="p">])</span> <span class="o">|</span> <span class="p">(</span><span class="o">!</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">11</span><span class="p">]</span><span class="o">&amp;!</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">5</span><span class="p">]</span>
<a name="l-2450"></a>    <span class="o">&amp;!</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">4</span><span class="p">]</span><span class="o">&amp;</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">2</span><span class="p">]</span><span class="o">&amp;</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">0</span><span class="p">])</span> <span class="o">|</span> <span class="p">(</span>
<a name="l-2451"></a>    <span class="o">!</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">11</span><span class="p">]</span><span class="o">&amp;!</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">6</span><span class="p">]</span><span class="o">&amp;!</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">5</span><span class="p">]</span>
<a name="l-2452"></a>    <span class="o">&amp;!</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">2</span><span class="p">]</span><span class="o">&amp;!</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">0</span><span class="p">])</span> <span class="o">|</span> <span class="p">(</span><span class="o">!</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">7</span><span class="p">]</span>
<a name="l-2453"></a>    <span class="o">&amp;</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">6</span><span class="p">]</span><span class="o">&amp;!</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span><span class="o">&amp;</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">0</span><span class="p">])</span> <span class="o">|</span> <span class="p">(</span>
<a name="l-2454"></a>    <span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">10</span><span class="p">]</span><span class="o">&amp;!</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">4</span><span class="p">]</span><span class="o">&amp;!</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">3</span><span class="p">]</span>
<a name="l-2455"></a>    <span class="o">&amp;</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">0</span><span class="p">])</span> <span class="o">|</span> <span class="p">(</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">10</span><span class="p">]</span><span class="o">&amp;!</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">4</span><span class="p">]</span>
<a name="l-2456"></a>    <span class="o">&amp;</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">2</span><span class="p">])</span> <span class="o">|</span> <span class="p">(</span><span class="o">!</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">11</span><span class="p">]</span><span class="o">&amp;</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">7</span><span class="p">]</span>
<a name="l-2457"></a>    <span class="o">&amp;!</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">5</span><span class="p">]</span><span class="o">&amp;!</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">3</span><span class="p">]</span><span class="o">&amp;!</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">2</span><span class="p">]</span>
<a name="l-2458"></a>    <span class="o">&amp;!</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">1</span><span class="p">])</span> <span class="o">|</span> <span class="p">(</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">10</span><span class="p">]</span><span class="o">&amp;!</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">4</span><span class="p">]</span>
<a name="l-2459"></a>    <span class="o">&amp;!</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">3</span><span class="p">]</span><span class="o">&amp;</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">1</span><span class="p">]);</span>
<a name="l-2460"></a>
<a name="l-2461"></a><span class="kt">logic</span> <span class="n">legal_csr</span><span class="p">;</span>
<a name="l-2462"></a><span class="k">assign</span> <span class="n">legal_csr</span> <span class="o">=</span> <span class="p">(</span><span class="o">!</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">11</span><span class="p">]</span><span class="o">&amp;!</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">10</span><span class="p">]</span><span class="o">&amp;</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">9</span><span class="p">]</span>
<a name="l-2463"></a>    <span class="o">&amp;</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">8</span><span class="p">]</span><span class="o">&amp;!</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">7</span><span class="p">]</span><span class="o">&amp;!</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">6</span><span class="p">]</span>
<a name="l-2464"></a>    <span class="o">&amp;!</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">5</span><span class="p">]</span><span class="o">&amp;!</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">4</span><span class="p">]</span><span class="o">&amp;!</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">3</span><span class="p">]</span>
<a name="l-2465"></a>    <span class="o">&amp;!</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">1</span><span class="p">])</span> <span class="o">|</span> <span class="p">(</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">11</span><span class="p">]</span><span class="o">&amp;</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">9</span><span class="p">]</span>
<a name="l-2466"></a>    <span class="o">&amp;</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">8</span><span class="p">]</span><span class="o">&amp;</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">7</span><span class="p">]</span><span class="o">&amp;</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">6</span><span class="p">]</span>
<a name="l-2467"></a>    <span class="o">&amp;!</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">5</span><span class="p">]</span><span class="o">&amp;!</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">4</span><span class="p">]</span><span class="o">&amp;!</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">2</span><span class="p">]</span>
<a name="l-2468"></a>    <span class="o">&amp;!</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span><span class="o">&amp;!</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">0</span><span class="p">])</span> <span class="o">|</span> <span class="p">(</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">11</span><span class="p">]</span>
<a name="l-2469"></a>    <span class="o">&amp;!</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">10</span><span class="p">]</span><span class="o">&amp;</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">9</span><span class="p">]</span><span class="o">&amp;</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">8</span><span class="p">]</span>
<a name="l-2470"></a>    <span class="o">&amp;!</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">6</span><span class="p">]</span><span class="o">&amp;!</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">5</span><span class="p">]</span><span class="o">&amp;!</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">0</span><span class="p">])</span> <span class="o">|</span> <span class="p">(</span>
<a name="l-2471"></a>    <span class="o">!</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">11</span><span class="p">]</span><span class="o">&amp;</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">10</span><span class="p">]</span><span class="o">&amp;</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">9</span><span class="p">]</span>
<a name="l-2472"></a>    <span class="o">&amp;</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">8</span><span class="p">]</span><span class="o">&amp;</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">7</span><span class="p">]</span><span class="o">&amp;</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">6</span><span class="p">]</span>
<a name="l-2473"></a>    <span class="o">&amp;</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">5</span><span class="p">]</span><span class="o">&amp;</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">4</span><span class="p">]</span><span class="o">&amp;!</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">2</span><span class="p">]</span>
<a name="l-2474"></a>    <span class="o">&amp;!</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">1</span><span class="p">])</span> <span class="o">|</span> <span class="p">(</span><span class="o">!</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">11</span><span class="p">]</span><span class="o">&amp;!</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">10</span><span class="p">]</span>
<a name="l-2475"></a>    <span class="o">&amp;</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">9</span><span class="p">]</span><span class="o">&amp;</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">8</span><span class="p">]</span><span class="o">&amp;!</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">7</span><span class="p">]</span>
<a name="l-2476"></a>    <span class="o">&amp;!</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">6</span><span class="p">]</span><span class="o">&amp;</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">5</span><span class="p">]</span><span class="o">&amp;</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">2</span><span class="p">])</span> <span class="o">|</span> <span class="p">(</span>
<a name="l-2477"></a>    <span class="o">!</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">11</span><span class="p">]</span><span class="o">&amp;</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">10</span><span class="p">]</span><span class="o">&amp;</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">9</span><span class="p">]</span>
<a name="l-2478"></a>    <span class="o">&amp;</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">8</span><span class="p">]</span><span class="o">&amp;</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">7</span><span class="p">]</span><span class="o">&amp;</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">6</span><span class="p">]</span>
<a name="l-2479"></a>    <span class="o">&amp;</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">4</span><span class="p">]</span><span class="o">&amp;!</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">3</span><span class="p">]</span><span class="o">&amp;!</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">2</span><span class="p">]</span>
<a name="l-2480"></a>    <span class="o">&amp;!</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">0</span><span class="p">])</span> <span class="o">|</span> <span class="p">(</span><span class="o">!</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">11</span><span class="p">]</span><span class="o">&amp;</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">10</span><span class="p">]</span>
<a name="l-2481"></a>    <span class="o">&amp;</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">9</span><span class="p">]</span><span class="o">&amp;</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">8</span><span class="p">]</span><span class="o">&amp;</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">7</span><span class="p">]</span>
<a name="l-2482"></a>    <span class="o">&amp;!</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">6</span><span class="p">]</span><span class="o">&amp;</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">5</span><span class="p">]</span><span class="o">&amp;!</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">3</span><span class="p">]</span>
<a name="l-2483"></a>    <span class="o">&amp;!</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">2</span><span class="p">]</span><span class="o">&amp;!</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">1</span><span class="p">])</span> <span class="o">|</span> <span class="p">(</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">11</span><span class="p">]</span>
<a name="l-2484"></a>    <span class="o">&amp;</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">9</span><span class="p">]</span><span class="o">&amp;</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">8</span><span class="p">]</span><span class="o">&amp;!</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">7</span><span class="p">]</span>
<a name="l-2485"></a>    <span class="o">&amp;!</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">6</span><span class="p">]</span><span class="o">&amp;!</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">5</span><span class="p">]</span><span class="o">&amp;</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">4</span><span class="p">]</span>
<a name="l-2486"></a>    <span class="o">&amp;!</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">3</span><span class="p">]</span><span class="o">&amp;!</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">2</span><span class="p">]</span><span class="o">&amp;</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">0</span><span class="p">])</span> <span class="o">|</span> <span class="p">(</span>
<a name="l-2487"></a>    <span class="o">!</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">11</span><span class="p">]</span><span class="o">&amp;</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">10</span><span class="p">]</span><span class="o">&amp;</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">9</span><span class="p">]</span>
<a name="l-2488"></a>    <span class="o">&amp;</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">8</span><span class="p">]</span><span class="o">&amp;</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">7</span><span class="p">]</span><span class="o">&amp;</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">6</span><span class="p">]</span>
<a name="l-2489"></a>    <span class="o">&amp;!</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">5</span><span class="p">]</span><span class="o">&amp;</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">4</span><span class="p">]</span><span class="o">&amp;!</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">3</span><span class="p">]</span>
<a name="l-2490"></a>    <span class="o">&amp;</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">2</span><span class="p">])</span> <span class="o">|</span> <span class="p">(</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">11</span><span class="p">]</span><span class="o">&amp;</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">9</span><span class="p">]</span>
<a name="l-2491"></a>    <span class="o">&amp;</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">8</span><span class="p">]</span><span class="o">&amp;!</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">7</span><span class="p">]</span><span class="o">&amp;!</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">6</span><span class="p">]</span>
<a name="l-2492"></a>    <span class="o">&amp;!</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">5</span><span class="p">]</span><span class="o">&amp;</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">4</span><span class="p">]</span><span class="o">&amp;!</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">3</span><span class="p">]</span>
<a name="l-2493"></a>    <span class="o">&amp;</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">2</span><span class="p">]</span><span class="o">&amp;!</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span><span class="o">&amp;!</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">0</span><span class="p">])</span> <span class="o">|</span> <span class="p">(</span>
<a name="l-2494"></a>    <span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">11</span><span class="p">]</span><span class="o">&amp;!</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">10</span><span class="p">]</span><span class="o">&amp;</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">9</span><span class="p">]</span>
<a name="l-2495"></a>    <span class="o">&amp;</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">8</span><span class="p">]</span><span class="o">&amp;</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">7</span><span class="p">]</span><span class="o">&amp;!</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">5</span><span class="p">]</span>
<a name="l-2496"></a>    <span class="o">&amp;!</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">4</span><span class="p">]</span><span class="o">&amp;</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">3</span><span class="p">]</span><span class="o">&amp;!</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">2</span><span class="p">])</span> <span class="o">|</span> <span class="p">(</span>
<a name="l-2497"></a>    <span class="o">!</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">11</span><span class="p">]</span><span class="o">&amp;</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">10</span><span class="p">]</span><span class="o">&amp;</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">9</span><span class="p">]</span>
<a name="l-2498"></a>    <span class="o">&amp;</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">8</span><span class="p">]</span><span class="o">&amp;</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">7</span><span class="p">]</span><span class="o">&amp;</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">6</span><span class="p">]</span>
<a name="l-2499"></a>    <span class="o">&amp;!</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">5</span><span class="p">]</span><span class="o">&amp;!</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">4</span><span class="p">]</span><span class="o">&amp;</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">3</span><span class="p">]</span>
<a name="l-2500"></a>    <span class="o">&amp;!</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">2</span><span class="p">])</span> <span class="o">|</span> <span class="p">(</span><span class="o">!</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">11</span><span class="p">]</span><span class="o">&amp;!</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">10</span><span class="p">]</span>
<a name="l-2501"></a>    <span class="o">&amp;</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">9</span><span class="p">]</span><span class="o">&amp;</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">8</span><span class="p">]</span><span class="o">&amp;!</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">7</span><span class="p">]</span>
<a name="l-2502"></a>    <span class="o">&amp;!</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">6</span><span class="p">]</span><span class="o">&amp;</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">5</span><span class="p">]</span><span class="o">&amp;</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span>
<a name="l-2503"></a>    <span class="o">&amp;</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">0</span><span class="p">])</span> <span class="o">|</span> <span class="p">(</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">11</span><span class="p">]</span><span class="o">&amp;!</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">10</span><span class="p">]</span>
<a name="l-2504"></a>    <span class="o">&amp;</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">9</span><span class="p">]</span><span class="o">&amp;</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">8</span><span class="p">]</span><span class="o">&amp;</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">7</span><span class="p">]</span>
<a name="l-2505"></a>    <span class="o">&amp;!</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">5</span><span class="p">]</span><span class="o">&amp;!</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">4</span><span class="p">]</span><span class="o">&amp;</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">3</span><span class="p">]</span>
<a name="l-2506"></a>    <span class="o">&amp;!</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span><span class="o">&amp;!</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">0</span><span class="p">])</span> <span class="o">|</span> <span class="p">(</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">11</span><span class="p">]</span>
<a name="l-2507"></a>    <span class="o">&amp;</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">9</span><span class="p">]</span><span class="o">&amp;</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">8</span><span class="p">]</span><span class="o">&amp;!</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">7</span><span class="p">]</span>
<a name="l-2508"></a>    <span class="o">&amp;!</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">6</span><span class="p">]</span><span class="o">&amp;!</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">5</span><span class="p">]</span><span class="o">&amp;</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">4</span><span class="p">]</span>
<a name="l-2509"></a>    <span class="o">&amp;!</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">3</span><span class="p">]</span><span class="o">&amp;!</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">2</span><span class="p">]</span><span class="o">&amp;</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">1</span><span class="p">])</span> <span class="o">|</span> <span class="p">(</span>
<a name="l-2510"></a>    <span class="o">!</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">11</span><span class="p">]</span><span class="o">&amp;</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">10</span><span class="p">]</span><span class="o">&amp;</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">9</span><span class="p">]</span>
<a name="l-2511"></a>    <span class="o">&amp;</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">8</span><span class="p">]</span><span class="o">&amp;</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">7</span><span class="p">]</span><span class="o">&amp;</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">6</span><span class="p">]</span>
<a name="l-2512"></a>    <span class="o">&amp;!</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">5</span><span class="p">]</span><span class="o">&amp;</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">4</span><span class="p">]</span><span class="o">&amp;!</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">3</span><span class="p">]</span>
<a name="l-2513"></a>    <span class="o">&amp;</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">1</span><span class="p">])</span> <span class="o">|</span> <span class="p">(</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">11</span><span class="p">]</span><span class="o">&amp;!</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">10</span><span class="p">]</span>
<a name="l-2514"></a>    <span class="o">&amp;</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">9</span><span class="p">]</span><span class="o">&amp;</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">8</span><span class="p">]</span><span class="o">&amp;!</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">6</span><span class="p">]</span>
<a name="l-2515"></a>    <span class="o">&amp;!</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">5</span><span class="p">]</span><span class="o">&amp;</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">2</span><span class="p">])</span> <span class="o">|</span> <span class="p">(</span><span class="o">!</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">11</span><span class="p">]</span>
<a name="l-2516"></a>    <span class="o">&amp;</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">10</span><span class="p">]</span><span class="o">&amp;</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">9</span><span class="p">]</span><span class="o">&amp;</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">8</span><span class="p">]</span>
<a name="l-2517"></a>    <span class="o">&amp;</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">7</span><span class="p">]</span><span class="o">&amp;!</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">6</span><span class="p">]</span><span class="o">&amp;</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">5</span><span class="p">]</span>
<a name="l-2518"></a>    <span class="o">&amp;!</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">4</span><span class="p">]</span><span class="o">&amp;!</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">3</span><span class="p">]</span><span class="o">&amp;!</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">2</span><span class="p">]</span>
<a name="l-2519"></a>    <span class="o">&amp;!</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">0</span><span class="p">])</span> <span class="o">|</span> <span class="p">(</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">11</span><span class="p">]</span><span class="o">&amp;!</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">10</span><span class="p">]</span>
<a name="l-2520"></a>    <span class="o">&amp;</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">9</span><span class="p">]</span><span class="o">&amp;</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">8</span><span class="p">]</span><span class="o">&amp;!</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">6</span><span class="p">]</span>
<a name="l-2521"></a>    <span class="o">&amp;!</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">5</span><span class="p">]</span><span class="o">&amp;</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">1</span><span class="p">])</span> <span class="o">|</span> <span class="p">(</span><span class="o">!</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">11</span><span class="p">]</span>
<a name="l-2522"></a>    <span class="o">&amp;</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">10</span><span class="p">]</span><span class="o">&amp;</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">9</span><span class="p">]</span><span class="o">&amp;</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">8</span><span class="p">]</span>
<a name="l-2523"></a>    <span class="o">&amp;</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">7</span><span class="p">]</span><span class="o">&amp;</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">6</span><span class="p">]</span><span class="o">&amp;!</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">5</span><span class="p">]</span>
<a name="l-2524"></a>    <span class="o">&amp;!</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">3</span><span class="p">]</span><span class="o">&amp;!</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">0</span><span class="p">])</span> <span class="o">|</span> <span class="p">(</span><span class="o">!</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">11</span><span class="p">]</span>
<a name="l-2525"></a>    <span class="o">&amp;!</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">10</span><span class="p">]</span><span class="o">&amp;</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">9</span><span class="p">]</span><span class="o">&amp;</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">8</span><span class="p">]</span>
<a name="l-2526"></a>    <span class="o">&amp;!</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">7</span><span class="p">]</span><span class="o">&amp;</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">6</span><span class="p">]</span><span class="o">&amp;!</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">5</span><span class="p">]</span>
<a name="l-2527"></a>    <span class="o">&amp;!</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">4</span><span class="p">]</span><span class="o">&amp;!</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">3</span><span class="p">]</span><span class="o">&amp;!</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">2</span><span class="p">])</span> <span class="o">|</span> <span class="p">(</span>
<a name="l-2528"></a>    <span class="o">!</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">11</span><span class="p">]</span><span class="o">&amp;!</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">10</span><span class="p">]</span><span class="o">&amp;</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">9</span><span class="p">]</span>
<a name="l-2529"></a>    <span class="o">&amp;</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">8</span><span class="p">]</span><span class="o">&amp;!</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">7</span><span class="p">]</span><span class="o">&amp;!</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">5</span><span class="p">]</span>
<a name="l-2530"></a>    <span class="o">&amp;!</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">4</span><span class="p">]</span><span class="o">&amp;!</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">3</span><span class="p">]</span><span class="o">&amp;!</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span>
<a name="l-2531"></a>    <span class="o">&amp;!</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">0</span><span class="p">])</span> <span class="o">|</span> <span class="p">(</span><span class="o">!</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">11</span><span class="p">]</span><span class="o">&amp;!</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">10</span><span class="p">]</span>
<a name="l-2532"></a>    <span class="o">&amp;</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">9</span><span class="p">]</span><span class="o">&amp;</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">8</span><span class="p">]</span><span class="o">&amp;!</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">7</span><span class="p">]</span>
<a name="l-2533"></a>    <span class="o">&amp;!</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">6</span><span class="p">]</span><span class="o">&amp;</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">5</span><span class="p">]</span><span class="o">&amp;</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">3</span><span class="p">])</span> <span class="o">|</span> <span class="p">(</span>
<a name="l-2534"></a>    <span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">11</span><span class="p">]</span><span class="o">&amp;!</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">10</span><span class="p">]</span><span class="o">&amp;</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">9</span><span class="p">]</span>
<a name="l-2535"></a>    <span class="o">&amp;</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">8</span><span class="p">]</span><span class="o">&amp;!</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">6</span><span class="p">]</span><span class="o">&amp;!</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">5</span><span class="p">]</span>
<a name="l-2536"></a>    <span class="o">&amp;</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">3</span><span class="p">])</span> <span class="o">|</span> <span class="p">(</span><span class="o">!</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">11</span><span class="p">]</span><span class="o">&amp;!</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">10</span><span class="p">]</span>
<a name="l-2537"></a>    <span class="o">&amp;</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">9</span><span class="p">]</span><span class="o">&amp;</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">8</span><span class="p">]</span><span class="o">&amp;!</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">7</span><span class="p">]</span>
<a name="l-2538"></a>    <span class="o">&amp;!</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">6</span><span class="p">]</span><span class="o">&amp;</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">5</span><span class="p">]</span><span class="o">&amp;</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">4</span><span class="p">])</span> <span class="o">|</span> <span class="p">(</span>
<a name="l-2539"></a>    <span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">11</span><span class="p">]</span><span class="o">&amp;!</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">10</span><span class="p">]</span><span class="o">&amp;</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">9</span><span class="p">]</span>
<a name="l-2540"></a>    <span class="o">&amp;</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">8</span><span class="p">]</span><span class="o">&amp;!</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">6</span><span class="p">]</span><span class="o">&amp;!</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">5</span><span class="p">]</span>
<a name="l-2541"></a>    <span class="o">&amp;</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">4</span><span class="p">]);</span>
<a name="l-2542"></a>
<a name="l-2543"></a>
<a name="l-2544"></a><span class="k">assign</span> <span class="n">dec_tlu_presync_d</span> <span class="o">=</span> <span class="n">presync</span> <span class="o">&amp;</span> <span class="n">dec_csr_any_unq_d</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">dec_csr_wen_unq_d</span><span class="p">;</span>
<a name="l-2545"></a><span class="k">assign</span> <span class="n">dec_tlu_postsync_d</span> <span class="o">=</span> <span class="n">postsync</span> <span class="o">&amp;</span> <span class="n">dec_csr_any_unq_d</span><span class="p">;</span>
<a name="l-2546"></a><span class="k">assign</span> <span class="n">valid_csr</span> <span class="o">=</span> <span class="p">(</span> <span class="n">legal_csr</span> <span class="o">&amp;</span> <span class="p">(</span><span class="o">~</span><span class="p">(</span><span class="n">csr_dcsr</span> <span class="o">|</span> <span class="n">csr_dpc</span> <span class="o">|</span> <span class="n">csr_dmst</span> <span class="o">|</span> <span class="n">csr_dicawics</span> <span class="o">|</span> <span class="n">csr_dicad0</span> <span class="o">|</span> <span class="n">csr_dicad1</span> <span class="o">|</span> <span class="n">csr_dicago</span><span class="p">)</span> <span class="o">|</span> <span class="n">dbg_tlu_halted_f</span><span class="p">));</span>
<a name="l-2547"></a>
<a name="l-2548"></a><span class="k">assign</span> <span class="n">dec_csr_legal_d</span> <span class="o">=</span> <span class="p">(</span> <span class="n">dec_csr_any_unq_d</span> <span class="o">&amp;</span>
<a name="l-2549"></a>                           <span class="n">valid_csr</span> <span class="o">&amp;</span>          <span class="c1">// of a valid CSR</span>
<a name="l-2550"></a>                           <span class="o">~</span><span class="p">(</span><span class="n">dec_csr_wen_unq_d</span> <span class="o">&amp;</span> <span class="p">(</span><span class="n">csr_mvendorid</span> <span class="o">|</span> <span class="n">csr_marchid</span> <span class="o">|</span> <span class="n">csr_mimpid</span> <span class="o">|</span> <span class="n">csr_mhartid</span> <span class="o">|</span> <span class="n">csr_mdseac</span> <span class="o">|</span> <span class="n">csr_meihap</span><span class="p">))</span> <span class="c1">// that&#39;s not a write to a RO CSR</span>
<a name="l-2551"></a>                           <span class="p">);</span>
<a name="l-2552"></a>   <span class="c1">// CSR read mux</span>
<a name="l-2553"></a><span class="k">assign</span> <span class="n">dec_csr_rddata_d</span><span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="p">(</span> <span class="p">({</span><span class="mi">32</span><span class="p">{</span><span class="n">csr_misa</span><span class="p">}}</span>      <span class="o">&amp;</span> <span class="mh">32&#39;h40001104</span><span class="p">)</span> <span class="o">|</span>
<a name="l-2554"></a>                                  <span class="p">({</span><span class="mi">32</span><span class="p">{</span><span class="n">csr_mvendorid</span><span class="p">}}</span> <span class="o">&amp;</span> <span class="mh">32&#39;h00000045</span><span class="p">)</span> <span class="o">|</span>
<a name="l-2555"></a>                                  <span class="p">({</span><span class="mi">32</span><span class="p">{</span><span class="n">csr_marchid</span><span class="p">}}</span>   <span class="o">&amp;</span> <span class="mh">32&#39;h0000000b</span><span class="p">)</span> <span class="o">|</span>
<a name="l-2556"></a>                                  <span class="p">({</span><span class="mi">32</span><span class="p">{</span><span class="n">csr_mimpid</span><span class="p">}}</span>    <span class="o">&amp;</span> <span class="mh">32&#39;h5</span><span class="p">)</span> <span class="o">|</span>
<a name="l-2557"></a>                                  <span class="p">({</span><span class="mi">32</span><span class="p">{</span><span class="n">csr_mstatus</span><span class="p">}}</span>   <span class="o">&amp;</span> <span class="p">{</span><span class="mb">19&#39;b0</span><span class="p">,</span> <span class="mb">2&#39;b11</span><span class="p">,</span> <span class="mb">3&#39;b0</span><span class="p">,</span> <span class="n">mstatus</span><span class="p">[</span><span class="mi">1</span><span class="p">],</span> <span class="mb">3&#39;b0</span><span class="p">,</span> <span class="n">mstatus</span><span class="p">[</span><span class="mi">0</span><span class="p">],</span> <span class="mb">3&#39;b0</span><span class="p">})</span> <span class="o">|</span>
<a name="l-2558"></a>                                  <span class="p">({</span><span class="mi">32</span><span class="p">{</span><span class="n">csr_mtvec</span><span class="p">}}</span>     <span class="o">&amp;</span> <span class="p">{</span><span class="n">mtvec</span><span class="p">[</span><span class="mi">30</span><span class="o">:</span><span class="mi">1</span><span class="p">],</span> <span class="mb">1&#39;b0</span><span class="p">,</span> <span class="n">mtvec</span><span class="p">[</span><span class="mi">0</span><span class="p">]})</span> <span class="o">|</span>
<a name="l-2559"></a>                                  <span class="p">({</span><span class="mi">32</span><span class="p">{</span><span class="n">csr_mip</span><span class="p">}}</span>       <span class="o">&amp;</span> <span class="p">{</span><span class="mb">1&#39;b0</span><span class="p">,</span> <span class="n">mip</span><span class="p">[</span><span class="mi">5</span><span class="o">:</span><span class="mi">3</span><span class="p">],</span> <span class="mb">16&#39;b0</span><span class="p">,</span> <span class="n">mip</span><span class="p">[</span><span class="mi">2</span><span class="p">],</span> <span class="mb">3&#39;b0</span><span class="p">,</span> <span class="n">mip</span><span class="p">[</span><span class="mi">1</span><span class="p">],</span> <span class="mb">3&#39;b0</span><span class="p">,</span> <span class="n">mip</span><span class="p">[</span><span class="mi">0</span><span class="p">],</span> <span class="mb">3&#39;b0</span><span class="p">})</span> <span class="o">|</span>
<a name="l-2560"></a>                                  <span class="p">({</span><span class="mi">32</span><span class="p">{</span><span class="n">csr_mie</span><span class="p">}}</span>       <span class="o">&amp;</span> <span class="p">{</span><span class="mb">1&#39;b0</span><span class="p">,</span> <span class="n">mie</span><span class="p">[</span><span class="mi">5</span><span class="o">:</span><span class="mi">3</span><span class="p">],</span> <span class="mb">16&#39;b0</span><span class="p">,</span> <span class="n">mie</span><span class="p">[</span><span class="mi">2</span><span class="p">],</span> <span class="mb">3&#39;b0</span><span class="p">,</span> <span class="n">mie</span><span class="p">[</span><span class="mi">1</span><span class="p">],</span> <span class="mb">3&#39;b0</span><span class="p">,</span> <span class="n">mie</span><span class="p">[</span><span class="mi">0</span><span class="p">],</span> <span class="mb">3&#39;b0</span><span class="p">})</span> <span class="o">|</span>
<a name="l-2561"></a>                                  <span class="p">({</span><span class="mi">32</span><span class="p">{</span><span class="n">csr_mcyclel</span><span class="p">}}</span>   <span class="o">&amp;</span> <span class="n">mcyclel</span><span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">])</span> <span class="o">|</span>
<a name="l-2562"></a>                                  <span class="p">({</span><span class="mi">32</span><span class="p">{</span><span class="n">csr_mcycleh</span><span class="p">}}</span>   <span class="o">&amp;</span> <span class="n">mcycleh_inc</span><span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">])</span> <span class="o">|</span>
<a name="l-2563"></a>                                  <span class="p">({</span><span class="mi">32</span><span class="p">{</span><span class="n">csr_minstretl</span><span class="p">}}</span> <span class="o">&amp;</span> <span class="n">minstretl_read</span><span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">])</span> <span class="o">|</span>
<a name="l-2564"></a>                                  <span class="p">({</span><span class="mi">32</span><span class="p">{</span><span class="n">csr_minstreth</span><span class="p">}}</span> <span class="o">&amp;</span> <span class="n">minstreth_read</span><span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">])</span> <span class="o">|</span>
<a name="l-2565"></a>                                  <span class="p">({</span><span class="mi">32</span><span class="p">{</span><span class="n">csr_mscratch</span><span class="p">}}</span>  <span class="o">&amp;</span> <span class="n">mscratch</span><span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">])</span> <span class="o">|</span>
<a name="l-2566"></a>                                  <span class="p">({</span><span class="mi">32</span><span class="p">{</span><span class="n">csr_mepc</span><span class="p">}}</span>      <span class="o">&amp;</span> <span class="p">{</span><span class="n">mepc</span><span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">1</span><span class="p">],</span> <span class="mb">1&#39;b0</span><span class="p">})</span> <span class="o">|</span>
<a name="l-2567"></a>                                  <span class="p">({</span><span class="mi">32</span><span class="p">{</span><span class="n">csr_mcause</span><span class="p">}}</span>    <span class="o">&amp;</span> <span class="n">mcause</span><span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">])</span> <span class="o">|</span>
<a name="l-2568"></a>                                  <span class="p">({</span><span class="mi">32</span><span class="p">{</span><span class="n">csr_mtval</span><span class="p">}}</span>     <span class="o">&amp;</span> <span class="n">mtval</span><span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">])</span> <span class="o">|</span>
<a name="l-2569"></a>                                  <span class="p">({</span><span class="mi">32</span><span class="p">{</span><span class="n">csr_mrac</span><span class="p">}}</span>      <span class="o">&amp;</span> <span class="n">mrac</span><span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">])</span> <span class="o">|</span>
<a name="l-2570"></a>                                  <span class="p">({</span><span class="mi">32</span><span class="p">{</span><span class="n">csr_mdseac</span><span class="p">}}</span>    <span class="o">&amp;</span> <span class="n">mdseac</span><span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">])</span> <span class="o">|</span>
<a name="l-2571"></a>                                  <span class="p">({</span><span class="mi">32</span><span class="p">{</span><span class="n">csr_meivt</span><span class="p">}}</span>     <span class="o">&amp;</span> <span class="p">{</span><span class="n">meivt</span><span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">10</span><span class="p">],</span> <span class="mb">10&#39;b0</span><span class="p">})</span> <span class="o">|</span>
<a name="l-2572"></a>                                  <span class="p">({</span><span class="mi">32</span><span class="p">{</span><span class="n">csr_meihap</span><span class="p">}}</span>    <span class="o">&amp;</span> <span class="p">{</span><span class="n">meivt</span><span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">10</span><span class="p">],</span> <span class="n">meihap</span><span class="p">[</span><span class="mi">9</span><span class="o">:</span><span class="mi">2</span><span class="p">],</span> <span class="mb">2&#39;b0</span><span class="p">})</span> <span class="o">|</span>
<a name="l-2573"></a>                                  <span class="p">({</span><span class="mi">32</span><span class="p">{</span><span class="n">csr_meicurpl</span><span class="p">}}</span>  <span class="o">&amp;</span> <span class="p">{</span><span class="mb">28&#39;b0</span><span class="p">,</span> <span class="n">meicurpl</span><span class="p">[</span><span class="mi">3</span><span class="o">:</span><span class="mi">0</span><span class="p">]})</span> <span class="o">|</span>
<a name="l-2574"></a>                                  <span class="p">({</span><span class="mi">32</span><span class="p">{</span><span class="n">csr_meicidpl</span><span class="p">}}</span>  <span class="o">&amp;</span> <span class="p">{</span><span class="mb">28&#39;b0</span><span class="p">,</span> <span class="n">meicidpl</span><span class="p">[</span><span class="mi">3</span><span class="o">:</span><span class="mi">0</span><span class="p">]})</span> <span class="o">|</span>
<a name="l-2575"></a>                                  <span class="p">({</span><span class="mi">32</span><span class="p">{</span><span class="n">csr_meipt</span><span class="p">}}</span>     <span class="o">&amp;</span> <span class="p">{</span><span class="mb">28&#39;b0</span><span class="p">,</span> <span class="n">meipt</span><span class="p">[</span><span class="mi">3</span><span class="o">:</span><span class="mi">0</span><span class="p">]})</span> <span class="o">|</span>
<a name="l-2576"></a>                                  <span class="p">({</span><span class="mi">32</span><span class="p">{</span><span class="n">csr_mcgc</span><span class="p">}}</span>      <span class="o">&amp;</span> <span class="p">{</span><span class="mb">23&#39;b0</span><span class="p">,</span> <span class="n">mcgc</span><span class="p">[</span><span class="mi">8</span><span class="o">:</span><span class="mi">0</span><span class="p">]})</span> <span class="o">|</span>
<a name="l-2577"></a>                                  <span class="p">({</span><span class="mi">32</span><span class="p">{</span><span class="n">csr_mfdc</span><span class="p">}}</span>      <span class="o">&amp;</span> <span class="p">{</span><span class="mb">13&#39;b0</span><span class="p">,</span> <span class="n">mfdc</span><span class="p">[</span><span class="mi">18</span><span class="o">:</span><span class="mi">0</span><span class="p">]})</span> <span class="o">|</span>
<a name="l-2578"></a>                                  <span class="p">({</span><span class="mi">32</span><span class="p">{</span><span class="n">csr_dcsr</span><span class="p">}}</span>      <span class="o">&amp;</span> <span class="p">{</span><span class="mh">16&#39;h4000</span><span class="p">,</span> <span class="n">dcsr</span><span class="p">[</span><span class="mi">15</span><span class="o">:</span><span class="mi">2</span><span class="p">],</span> <span class="mb">2&#39;b11</span><span class="p">})</span> <span class="o">|</span>
<a name="l-2579"></a>                                  <span class="p">({</span><span class="mi">32</span><span class="p">{</span><span class="n">csr_dpc</span><span class="p">}}</span>       <span class="o">&amp;</span> <span class="p">{</span><span class="n">dpc</span><span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">1</span><span class="p">],</span> <span class="mb">1&#39;b0</span><span class="p">})</span> <span class="o">|</span>
<a name="l-2580"></a>                                  <span class="p">({</span><span class="mi">32</span><span class="p">{</span><span class="n">csr_dicad0</span><span class="p">}}</span>    <span class="o">&amp;</span> <span class="n">dicad0</span><span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">])</span> <span class="o">|</span>
<a name="l-2581"></a><span class="no">`ifdef</span> <span class="n">RV_ICACHE_ECC</span>
<a name="l-2582"></a>                                  <span class="p">({</span><span class="mi">32</span><span class="p">{</span><span class="n">csr_dicad1</span><span class="p">}}</span>    <span class="o">&amp;</span> <span class="p">{</span><span class="mb">22&#39;b0</span><span class="p">,</span> <span class="n">dicad1</span><span class="p">[</span><span class="mi">9</span><span class="o">:</span><span class="mi">0</span><span class="p">]})</span> <span class="o">|</span>
<a name="l-2583"></a><span class="no">`else</span>
<a name="l-2584"></a>                                  <span class="p">({</span><span class="mi">32</span><span class="p">{</span><span class="n">csr_dicad1</span><span class="p">}}</span>    <span class="o">&amp;</span> <span class="p">{</span><span class="mb">30&#39;b0</span><span class="p">,</span> <span class="n">dicad1</span><span class="p">[</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">]})</span> <span class="o">|</span>
<a name="l-2585"></a><span class="no">`endif</span>
<a name="l-2586"></a>                                  <span class="p">({</span><span class="mi">32</span><span class="p">{</span><span class="n">csr_dicawics</span><span class="p">}}</span>  <span class="o">&amp;</span> <span class="p">{</span><span class="mb">7&#39;b0</span><span class="p">,</span> <span class="n">dicawics</span><span class="p">[</span><span class="mi">18</span><span class="p">],</span> <span class="mb">2&#39;b0</span><span class="p">,</span> <span class="n">dicawics</span><span class="p">[</span><span class="mi">17</span><span class="o">:</span><span class="mi">16</span><span class="p">],</span> <span class="mb">4&#39;b0</span><span class="p">,</span> <span class="n">dicawics</span><span class="p">[</span><span class="mi">15</span><span class="o">:</span><span class="mi">2</span><span class="p">],</span> <span class="mb">2&#39;b0</span><span class="p">})</span> <span class="o">|</span>
<a name="l-2587"></a>                                  <span class="p">({</span><span class="mi">32</span><span class="p">{</span><span class="n">csr_mtsel</span><span class="p">}}</span>     <span class="o">&amp;</span> <span class="p">{</span><span class="mb">30&#39;b0</span><span class="p">,</span> <span class="n">mtsel</span><span class="p">[</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">]})</span> <span class="o">|</span>
<a name="l-2588"></a>                                  <span class="p">({</span><span class="mi">32</span><span class="p">{</span><span class="n">csr_mtdata1</span><span class="p">}}</span>   <span class="o">&amp;</span> <span class="p">{</span><span class="n">mtdata1_tsel_out</span><span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">]})</span> <span class="o">|</span>
<a name="l-2589"></a>                                  <span class="p">({</span><span class="mi">32</span><span class="p">{</span><span class="n">csr_mtdata2</span><span class="p">}}</span>   <span class="o">&amp;</span> <span class="p">{</span><span class="n">mtdata2_tsel_out</span><span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">]})</span> <span class="o">|</span>
<a name="l-2590"></a>                                  <span class="p">({</span><span class="mi">32</span><span class="p">{</span><span class="n">csr_micect</span><span class="p">}}</span>    <span class="o">&amp;</span> <span class="p">{</span><span class="n">micect</span><span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">]})</span> <span class="o">|</span>
<a name="l-2591"></a>                                  <span class="p">({</span><span class="mi">32</span><span class="p">{</span><span class="n">csr_miccmect</span><span class="p">}}</span>  <span class="o">&amp;</span> <span class="p">{</span><span class="n">miccmect</span><span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">]})</span> <span class="o">|</span>
<a name="l-2592"></a>                                  <span class="p">({</span><span class="mi">32</span><span class="p">{</span><span class="n">csr_mdccmect</span><span class="p">}}</span>  <span class="o">&amp;</span> <span class="p">{</span><span class="n">mdccmect</span><span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">]})</span> <span class="o">|</span>
<a name="l-2593"></a>                                  <span class="p">({</span><span class="mi">32</span><span class="p">{</span><span class="n">csr_mhpmc3</span><span class="p">}}</span>    <span class="o">&amp;</span> <span class="n">mhpmc3</span><span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">])</span> <span class="o">|</span>
<a name="l-2594"></a>                                  <span class="p">({</span><span class="mi">32</span><span class="p">{</span><span class="n">csr_mhpmc4</span><span class="p">}}</span>    <span class="o">&amp;</span> <span class="n">mhpmc4</span><span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">])</span> <span class="o">|</span>
<a name="l-2595"></a>                                  <span class="p">({</span><span class="mi">32</span><span class="p">{</span><span class="n">csr_mhpmc5</span><span class="p">}}</span>    <span class="o">&amp;</span> <span class="n">mhpmc5</span><span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">])</span> <span class="o">|</span>
<a name="l-2596"></a>                                  <span class="p">({</span><span class="mi">32</span><span class="p">{</span><span class="n">csr_mhpmc6</span><span class="p">}}</span>    <span class="o">&amp;</span> <span class="n">mhpmc6</span><span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">])</span> <span class="o">|</span>
<a name="l-2597"></a>                                  <span class="p">({</span><span class="mi">32</span><span class="p">{</span><span class="n">csr_mhpmc3h</span><span class="p">}}</span>   <span class="o">&amp;</span> <span class="n">mhpmc3h</span><span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">])</span> <span class="o">|</span>
<a name="l-2598"></a>                                  <span class="p">({</span><span class="mi">32</span><span class="p">{</span><span class="n">csr_mhpmc4h</span><span class="p">}}</span>   <span class="o">&amp;</span> <span class="n">mhpmc4h</span><span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">])</span> <span class="o">|</span>
<a name="l-2599"></a>                                  <span class="p">({</span><span class="mi">32</span><span class="p">{</span><span class="n">csr_mhpmc5h</span><span class="p">}}</span>   <span class="o">&amp;</span> <span class="n">mhpmc5h</span><span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">])</span> <span class="o">|</span>
<a name="l-2600"></a>                                  <span class="p">({</span><span class="mi">32</span><span class="p">{</span><span class="n">csr_mhpmc6h</span><span class="p">}}</span>   <span class="o">&amp;</span> <span class="n">mhpmc6h</span><span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">])</span> <span class="o">|</span>
<a name="l-2601"></a>                                  <span class="p">({</span><span class="mi">32</span><span class="p">{</span><span class="n">csr_mhpme3</span><span class="p">}}</span>    <span class="o">&amp;</span> <span class="p">{</span><span class="mb">26&#39;b0</span><span class="p">,</span><span class="n">mhpme3</span><span class="p">[</span><span class="mi">5</span><span class="o">:</span><span class="mi">0</span><span class="p">]})</span> <span class="o">|</span>
<a name="l-2602"></a>                                  <span class="p">({</span><span class="mi">32</span><span class="p">{</span><span class="n">csr_mhpme4</span><span class="p">}}</span>    <span class="o">&amp;</span> <span class="p">{</span><span class="mb">26&#39;b0</span><span class="p">,</span><span class="n">mhpme4</span><span class="p">[</span><span class="mi">5</span><span class="o">:</span><span class="mi">0</span><span class="p">]})</span> <span class="o">|</span>
<a name="l-2603"></a>                                  <span class="p">({</span><span class="mi">32</span><span class="p">{</span><span class="n">csr_mhpme5</span><span class="p">}}</span>    <span class="o">&amp;</span> <span class="p">{</span><span class="mb">26&#39;b0</span><span class="p">,</span><span class="n">mhpme5</span><span class="p">[</span><span class="mi">5</span><span class="o">:</span><span class="mi">0</span><span class="p">]})</span> <span class="o">|</span>
<a name="l-2604"></a>                                  <span class="p">({</span><span class="mi">32</span><span class="p">{</span><span class="n">csr_mhpme6</span><span class="p">}}</span>    <span class="o">&amp;</span> <span class="p">{</span><span class="mb">26&#39;b0</span><span class="p">,</span><span class="n">mhpme6</span><span class="p">[</span><span class="mi">5</span><span class="o">:</span><span class="mi">0</span><span class="p">]})</span> <span class="o">|</span>
<a name="l-2605"></a>                                  <span class="p">({</span><span class="mi">32</span><span class="p">{</span><span class="n">csr_mpmc</span><span class="p">}}</span>      <span class="o">&amp;</span> <span class="p">{</span><span class="mb">30&#39;b0</span><span class="p">,</span> <span class="n">mpmc</span><span class="p">[</span><span class="mi">1</span><span class="p">],</span> <span class="mb">1&#39;b0</span><span class="p">})</span> <span class="o">|</span>
<a name="l-2606"></a>                                  <span class="p">({</span><span class="mi">32</span><span class="p">{</span><span class="n">csr_mgpmc</span><span class="p">}}</span>     <span class="o">&amp;</span> <span class="p">{</span><span class="mb">31&#39;b0</span><span class="p">,</span> <span class="n">mgpmc</span><span class="p">})</span> <span class="o">|</span>
<a name="l-2607"></a>                                  <span class="p">({</span><span class="mi">32</span><span class="p">{</span><span class="n">dec_timer_read_d</span><span class="p">}}</span> <span class="o">&amp;</span> <span class="n">dec_timer_rddata_d</span><span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">])</span>
<a name="l-2608"></a>                                  <span class="p">);</span>
<a name="l-2609"></a>
<a name="l-2610"></a>
<a name="l-2611"></a>
<a name="l-2612"></a><span class="no">`undef</span> <span class="n">MSTATUS_MIE</span>
<a name="l-2613"></a><span class="no">`undef</span> <span class="n">MISA</span>
<a name="l-2614"></a><span class="no">`undef</span> <span class="n">MVENDORID</span>
<a name="l-2615"></a><span class="no">`undef</span> <span class="n">MARCHID</span>
<a name="l-2616"></a><span class="no">`undef</span> <span class="n">MIMPID</span>
<a name="l-2617"></a><span class="no">`undef</span> <span class="n">MHARTID</span>
<a name="l-2618"></a><span class="no">`undef</span> <span class="n">MSTATUS</span>
<a name="l-2619"></a><span class="no">`undef</span> <span class="n">MTVEC</span>
<a name="l-2620"></a><span class="no">`undef</span> <span class="n">MIP</span>
<a name="l-2621"></a><span class="no">`undef</span> <span class="n">MIP_MEIP</span>
<a name="l-2622"></a><span class="no">`undef</span> <span class="n">MIP_MTIP</span>
<a name="l-2623"></a><span class="no">`undef</span> <span class="n">MIP_MSIP</span>
<a name="l-2624"></a><span class="no">`undef</span> <span class="n">MIE</span>
<a name="l-2625"></a><span class="no">`undef</span> <span class="n">MIE_MEIE</span>
<a name="l-2626"></a><span class="no">`undef</span> <span class="n">MIE_MTIE</span>
<a name="l-2627"></a><span class="no">`undef</span> <span class="n">MCYCLEL</span>
<a name="l-2628"></a><span class="no">`undef</span> <span class="n">MCYCLEH</span>
<a name="l-2629"></a><span class="no">`undef</span> <span class="n">MINSTRETL</span>
<a name="l-2630"></a><span class="no">`undef</span> <span class="n">MINSTRETH</span>
<a name="l-2631"></a><span class="no">`undef</span> <span class="n">MSCRATCH</span>
<a name="l-2632"></a><span class="no">`undef</span> <span class="n">MEPC</span>
<a name="l-2633"></a><span class="no">`undef</span> <span class="n">MCAUSE</span>
<a name="l-2634"></a><span class="no">`undef</span> <span class="n">MTVAL</span>
<a name="l-2635"></a><span class="no">`undef</span> <span class="n">MRAC</span>
<a name="l-2636"></a><span class="no">`undef</span> <span class="n">MDSEAC</span>
<a name="l-2637"></a><span class="no">`undef</span> <span class="n">MEIHAP</span>
<a name="l-2638"></a><span class="no">`undef</span> <span class="n">MEIPT</span>
<a name="l-2639"></a><span class="no">`undef</span> <span class="n">MEICURPL</span>
<a name="l-2640"></a>
<a name="l-2641"></a>
<a name="l-2642"></a><span class="k">endmodule</span> <span class="c1">// dec_tlu_ctl</span>
<a name="l-2643"></a>
<a name="l-2644"></a><span class="k">module</span> <span class="n">dec_timer_ctl</span>
<a name="l-2645"></a>  <span class="p">(</span>
<a name="l-2646"></a>   <span class="k">input</span> <span class="kt">logic</span> <span class="n">clk</span><span class="p">,</span>
<a name="l-2647"></a>   <span class="k">input</span> <span class="kt">logic</span> <span class="n">free_clk</span><span class="p">,</span>
<a name="l-2648"></a>   <span class="k">input</span> <span class="kt">logic</span> <span class="n">rst_l</span><span class="p">,</span>
<a name="l-2649"></a>   <span class="k">input</span> <span class="kt">logic</span>        <span class="n">dec_csr_wen_wb_mod</span><span class="p">,</span>      <span class="c1">// csr write enable at wb</span>
<a name="l-2650"></a>   <span class="k">input</span> <span class="kt">logic</span> <span class="p">[</span><span class="mi">11</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">dec_csr_rdaddr_d</span><span class="p">,</span>      <span class="c1">// read address for csr</span>
<a name="l-2651"></a>   <span class="k">input</span> <span class="kt">logic</span> <span class="p">[</span><span class="mi">11</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">dec_csr_wraddr_wb</span><span class="p">,</span>      <span class="c1">// write address for csr</span>
<a name="l-2652"></a>   <span class="k">input</span> <span class="kt">logic</span> <span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">dec_csr_wrdata_wb</span><span class="p">,</span>   <span class="c1">// csr write data at wb</span>
<a name="l-2653"></a>
<a name="l-2654"></a>   <span class="k">input</span> <span class="kt">logic</span> <span class="n">dec_pause_state</span><span class="p">,</span> <span class="c1">// Paused</span>
<a name="l-2655"></a>   <span class="k">input</span> <span class="kt">logic</span> <span class="n">dec_tlu_pmu_fw_halted</span><span class="p">,</span> <span class="c1">// pmu/fw halted</span>
<a name="l-2656"></a>   <span class="k">input</span> <span class="kt">logic</span> <span class="n">internal_dbg_halt_timers</span><span class="p">,</span> <span class="c1">// debug halted</span>
<a name="l-2657"></a>
<a name="l-2658"></a>   <span class="k">output</span> <span class="kt">logic</span> <span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">dec_timer_rddata_d</span><span class="p">,</span> <span class="c1">// timer CSR read data</span>
<a name="l-2659"></a>   <span class="k">output</span> <span class="kt">logic</span>        <span class="n">dec_timer_read_d</span><span class="p">,</span> <span class="c1">// timer CSR address match</span>
<a name="l-2660"></a>   <span class="k">output</span> <span class="kt">logic</span>        <span class="n">dec_timer_t0_pulse</span><span class="p">,</span> <span class="c1">// timer0 int</span>
<a name="l-2661"></a>   <span class="k">output</span> <span class="kt">logic</span>        <span class="n">dec_timer_t1_pulse</span><span class="p">,</span> <span class="c1">// timer1 int</span>
<a name="l-2662"></a>
<a name="l-2663"></a>   <span class="k">input</span>  <span class="kt">logic</span>        <span class="n">scan_mode</span>
<a name="l-2664"></a>   <span class="p">);</span>
<a name="l-2665"></a><span class="cp">   `define MITCTL_ENABLE 0</span>
<a name="l-2666"></a><span class="cp">   `define MITCTL_ENABLE_HALTED 1</span>
<a name="l-2667"></a><span class="cp">   `define MITCTL_ENABLE_PAUSED 2</span>
<a name="l-2668"></a>
<a name="l-2669"></a>   <span class="kt">logic</span> <span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">mitcnt0_ns</span><span class="p">,</span> <span class="n">mitcnt0</span><span class="p">,</span> <span class="n">mitcnt1_ns</span><span class="p">,</span> <span class="n">mitcnt1</span><span class="p">,</span> <span class="n">mitb0</span><span class="p">,</span> <span class="n">mitb1</span><span class="p">,</span> <span class="n">mitb0_b</span><span class="p">,</span> <span class="n">mitb1_b</span><span class="p">,</span> <span class="n">mitcnt0_inc</span><span class="p">,</span> <span class="n">mitcnt1_inc</span><span class="p">;</span>
<a name="l-2670"></a>   <span class="kt">logic</span> <span class="p">[</span><span class="mi">2</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">mitctl0_ns</span><span class="p">,</span> <span class="n">mitctl0</span><span class="p">,</span> <span class="n">mitctl1_ns</span><span class="p">,</span> <span class="n">mitctl1</span><span class="p">;</span>
<a name="l-2671"></a>   <span class="kt">logic</span> <span class="n">wr_mitcnt0_wb</span><span class="p">,</span> <span class="n">wr_mitcnt1_wb</span><span class="p">,</span> <span class="n">wr_mitb0_wb</span><span class="p">,</span> <span class="n">wr_mitb1_wb</span><span class="p">,</span> <span class="n">wr_mitctl0_wb</span><span class="p">,</span> <span class="n">wr_mitctl1_wb</span><span class="p">;</span>
<a name="l-2672"></a>   <span class="kt">logic</span> <span class="n">mitcnt0_inc_ok</span><span class="p">,</span> <span class="n">mitcnt1_inc_ok</span><span class="p">,</span> <span class="n">mitcnt0_cout_nc</span><span class="p">,</span> <span class="n">mitcnt1_cout_nc</span><span class="p">;</span>
<a name="l-2673"></a>
<a name="l-2674"></a> <span class="kt">logic</span> <span class="n">mit0_match_ns</span><span class="p">;</span>
<a name="l-2675"></a> <span class="kt">logic</span> <span class="n">mit1_match_ns</span><span class="p">;</span>
<a name="l-2676"></a> <span class="kt">logic</span> <span class="n">mitctl0_0_b_ns</span><span class="p">;</span>
<a name="l-2677"></a> <span class="kt">logic</span> <span class="n">mitctl0_0_b</span><span class="p">;</span>
<a name="l-2678"></a> <span class="kt">logic</span> <span class="n">mitctl1_0_b_ns</span><span class="p">;</span>
<a name="l-2679"></a> <span class="kt">logic</span> <span class="n">mitctl1_0_b</span><span class="p">;</span>
<a name="l-2680"></a>
<a name="l-2681"></a>   <span class="k">assign</span> <span class="n">mit0_match_ns</span> <span class="o">=</span> <span class="p">(</span><span class="n">mitcnt0</span><span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="o">&gt;=</span> <span class="n">mitb0</span><span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">]);</span>
<a name="l-2682"></a>   <span class="k">assign</span> <span class="n">mit1_match_ns</span> <span class="o">=</span> <span class="p">(</span><span class="n">mitcnt1</span><span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="o">&gt;=</span> <span class="n">mitb1</span><span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">]);</span>
<a name="l-2683"></a>
<a name="l-2684"></a>   <span class="k">assign</span> <span class="n">dec_timer_t0_pulse</span> <span class="o">=</span> <span class="n">mit0_match_ns</span><span class="p">;</span>
<a name="l-2685"></a>   <span class="k">assign</span> <span class="n">dec_timer_t1_pulse</span> <span class="o">=</span> <span class="n">mit1_match_ns</span><span class="p">;</span>
<a name="l-2686"></a>   <span class="c1">// ----------------------------------------------------------------------</span>
<a name="l-2687"></a>   <span class="c1">// MITCNT0 (RW)</span>
<a name="l-2688"></a>   <span class="c1">// [31:0] : Internal Timer Counter 0</span>
<a name="l-2689"></a>
<a name="l-2690"></a><span class="cp">   `define MITCNT0 12&#39;h7d2</span>
<a name="l-2691"></a>
<a name="l-2692"></a>   <span class="k">assign</span> <span class="n">wr_mitcnt0_wb</span> <span class="o">=</span> <span class="n">dec_csr_wen_wb_mod</span> <span class="o">&amp;</span> <span class="p">(</span><span class="n">dec_csr_wraddr_wb</span><span class="p">[</span><span class="mi">11</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="o">==</span> <span class="no">`MITCNT0</span><span class="p">);</span>
<a name="l-2693"></a>
<a name="l-2694"></a>   <span class="k">assign</span> <span class="n">mitcnt0_inc_ok</span> <span class="o">=</span> <span class="n">mitctl0</span><span class="p">[</span><span class="no">`MITCTL_ENABLE</span><span class="p">]</span> <span class="o">&amp;</span> <span class="p">(</span><span class="o">~</span><span class="n">dec_pause_state</span> <span class="o">|</span> <span class="n">mitctl0</span><span class="p">[</span><span class="no">`MITCTL_ENABLE_PAUSED</span><span class="p">])</span> <span class="o">&amp;</span> <span class="p">(</span><span class="o">~</span><span class="n">dec_tlu_pmu_fw_halted</span> <span class="o">|</span> <span class="n">mitctl0</span><span class="p">[</span><span class="no">`MITCTL_ENABLE_HALTED</span><span class="p">])</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">internal_dbg_halt_timers</span><span class="p">;</span>
<a name="l-2695"></a>
<a name="l-2696"></a>   <span class="k">assign</span> <span class="p">{</span><span class="n">mitcnt0_cout_nc</span><span class="p">,</span> <span class="n">mitcnt0_inc</span><span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">]}</span> <span class="o">=</span> <span class="n">mitcnt0</span><span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="o">+</span> <span class="p">{</span><span class="mb">31&#39;b0</span><span class="p">,</span> <span class="mb">1&#39;b1</span><span class="p">};</span>
<a name="l-2697"></a>   <span class="k">assign</span> <span class="n">mitcnt0_ns</span><span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="n">mit0_match_ns</span> <span class="o">?</span> <span class="mb">&#39;b0</span> <span class="o">:</span> <span class="n">wr_mitcnt0_wb</span> <span class="o">?</span> <span class="n">dec_csr_wrdata_wb</span><span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="o">:</span> <span class="n">mitcnt0_inc</span><span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">];</span>
<a name="l-2698"></a>
<a name="l-2699"></a>   <span class="n">rvdffe</span> <span class="p">#(</span><span class="mi">32</span><span class="p">)</span> <span class="n">mitcnt0_ff</span>      <span class="p">(.</span><span class="o">*</span><span class="p">,</span> <span class="p">.</span><span class="n">en</span><span class="p">(</span><span class="n">wr_mitcnt0_wb</span> <span class="o">|</span> <span class="n">mitcnt0_inc_ok</span> <span class="o">|</span> <span class="n">mit0_match_ns</span><span class="p">),</span> <span class="p">.</span><span class="n">din</span><span class="p">(</span><span class="n">mitcnt0_ns</span><span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">]),</span> <span class="p">.</span><span class="n">dout</span><span class="p">(</span><span class="n">mitcnt0</span><span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">]));</span>
<a name="l-2700"></a>
<a name="l-2701"></a>   <span class="c1">// ----------------------------------------------------------------------</span>
<a name="l-2702"></a>   <span class="c1">// MITCNT1 (RW)</span>
<a name="l-2703"></a>   <span class="c1">// [31:0] : Internal Timer Counter 0</span>
<a name="l-2704"></a>
<a name="l-2705"></a><span class="cp">   `define MITCNT1 12&#39;h7d5</span>
<a name="l-2706"></a>
<a name="l-2707"></a>   <span class="k">assign</span> <span class="n">wr_mitcnt1_wb</span> <span class="o">=</span> <span class="n">dec_csr_wen_wb_mod</span> <span class="o">&amp;</span> <span class="p">(</span><span class="n">dec_csr_wraddr_wb</span><span class="p">[</span><span class="mi">11</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="o">==</span> <span class="no">`MITCNT1</span><span class="p">);</span>
<a name="l-2708"></a>
<a name="l-2709"></a>   <span class="k">assign</span> <span class="n">mitcnt1_inc_ok</span> <span class="o">=</span> <span class="n">mitctl1</span><span class="p">[</span><span class="no">`MITCTL_ENABLE</span><span class="p">]</span> <span class="o">&amp;</span> <span class="p">(</span><span class="o">~</span><span class="n">dec_pause_state</span> <span class="o">|</span> <span class="n">mitctl1</span><span class="p">[</span><span class="no">`MITCTL_ENABLE_PAUSED</span><span class="p">])</span> <span class="o">&amp;</span> <span class="p">(</span><span class="o">~</span><span class="n">dec_tlu_pmu_fw_halted</span> <span class="o">|</span> <span class="n">mitctl1</span><span class="p">[</span><span class="no">`MITCTL_ENABLE_HALTED</span><span class="p">])</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">internal_dbg_halt_timers</span><span class="p">;</span>
<a name="l-2710"></a>
<a name="l-2711"></a>   <span class="k">assign</span> <span class="p">{</span><span class="n">mitcnt1_cout_nc</span><span class="p">,</span> <span class="n">mitcnt1_inc</span><span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">]}</span> <span class="o">=</span> <span class="n">mitcnt1</span><span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="o">+</span> <span class="p">{</span><span class="mb">31&#39;b0</span><span class="p">,</span> <span class="mb">1&#39;b1</span><span class="p">};</span>
<a name="l-2712"></a>   <span class="k">assign</span> <span class="n">mitcnt1_ns</span><span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="n">mit1_match_ns</span> <span class="o">?</span> <span class="mb">&#39;b0</span> <span class="o">:</span>  <span class="n">wr_mitcnt1_wb</span> <span class="o">?</span> <span class="n">dec_csr_wrdata_wb</span><span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="o">:</span> <span class="n">mitcnt1_inc</span><span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">];</span>
<a name="l-2713"></a>
<a name="l-2714"></a>   <span class="n">rvdffe</span> <span class="p">#(</span><span class="mi">32</span><span class="p">)</span> <span class="n">mitcnt1_ff</span>      <span class="p">(.</span><span class="o">*</span><span class="p">,</span> <span class="p">.</span><span class="n">en</span><span class="p">(</span><span class="n">wr_mitcnt1_wb</span> <span class="o">|</span> <span class="n">mitcnt1_inc_ok</span> <span class="o">|</span> <span class="n">mit1_match_ns</span><span class="p">),</span> <span class="p">.</span><span class="n">din</span><span class="p">(</span><span class="n">mitcnt1_ns</span><span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">]),</span> <span class="p">.</span><span class="n">dout</span><span class="p">(</span><span class="n">mitcnt1</span><span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">]));</span>
<a name="l-2715"></a>
<a name="l-2716"></a>   <span class="c1">// ----------------------------------------------------------------------</span>
<a name="l-2717"></a>   <span class="c1">// MITB0 (RW)</span>
<a name="l-2718"></a>   <span class="c1">// [31:0] : Internal Timer Bound 0</span>
<a name="l-2719"></a>
<a name="l-2720"></a><span class="cp">   `define MITB0 12&#39;h7d3</span>
<a name="l-2721"></a>
<a name="l-2722"></a>   <span class="k">assign</span> <span class="n">wr_mitb0_wb</span> <span class="o">=</span> <span class="n">dec_csr_wen_wb_mod</span> <span class="o">&amp;</span> <span class="p">(</span><span class="n">dec_csr_wraddr_wb</span><span class="p">[</span><span class="mi">11</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="o">==</span> <span class="no">`MITB0</span><span class="p">);</span>
<a name="l-2723"></a>
<a name="l-2724"></a>   <span class="n">rvdffe</span> <span class="p">#(</span><span class="mi">32</span><span class="p">)</span> <span class="n">mitb0_ff</span>      <span class="p">(.</span><span class="o">*</span><span class="p">,</span> <span class="p">.</span><span class="n">en</span><span class="p">(</span><span class="n">wr_mitb0_wb</span><span class="p">),</span> <span class="p">.</span><span class="n">din</span><span class="p">(</span><span class="o">~</span><span class="n">dec_csr_wrdata_wb</span><span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">]),</span> <span class="p">.</span><span class="n">dout</span><span class="p">(</span><span class="n">mitb0_b</span><span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">]));</span>
<a name="l-2725"></a>   <span class="k">assign</span> <span class="n">mitb0</span><span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="o">~</span><span class="n">mitb0_b</span><span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">];</span>
<a name="l-2726"></a>
<a name="l-2727"></a>   <span class="c1">// ----------------------------------------------------------------------</span>
<a name="l-2728"></a>   <span class="c1">// MITB1 (RW)</span>
<a name="l-2729"></a>   <span class="c1">// [31:0] : Internal Timer Bound 1</span>
<a name="l-2730"></a>
<a name="l-2731"></a><span class="cp">   `define MITB1 12&#39;h7d6</span>
<a name="l-2732"></a>
<a name="l-2733"></a>   <span class="k">assign</span> <span class="n">wr_mitb1_wb</span> <span class="o">=</span> <span class="n">dec_csr_wen_wb_mod</span> <span class="o">&amp;</span> <span class="p">(</span><span class="n">dec_csr_wraddr_wb</span><span class="p">[</span><span class="mi">11</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="o">==</span> <span class="no">`MITB1</span><span class="p">);</span>
<a name="l-2734"></a>
<a name="l-2735"></a>   <span class="n">rvdffe</span> <span class="p">#(</span><span class="mi">32</span><span class="p">)</span> <span class="n">mitb1_ff</span>      <span class="p">(.</span><span class="o">*</span><span class="p">,</span> <span class="p">.</span><span class="n">en</span><span class="p">(</span><span class="n">wr_mitb1_wb</span><span class="p">),</span> <span class="p">.</span><span class="n">din</span><span class="p">(</span><span class="o">~</span><span class="n">dec_csr_wrdata_wb</span><span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">]),</span> <span class="p">.</span><span class="n">dout</span><span class="p">(</span><span class="n">mitb1_b</span><span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">]));</span>
<a name="l-2736"></a>   <span class="k">assign</span> <span class="n">mitb1</span><span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="o">~</span><span class="n">mitb1_b</span><span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">];</span>
<a name="l-2737"></a>
<a name="l-2738"></a>   <span class="c1">// ----------------------------------------------------------------------</span>
<a name="l-2739"></a>   <span class="c1">// MITCTL0 (RW) Internal Timer Ctl 0</span>
<a name="l-2740"></a>   <span class="c1">// [31:3] : Reserved, reads 0x0</span>
<a name="l-2741"></a>   <span class="c1">// [2]    : Enable while PAUSEd</span>
<a name="l-2742"></a>   <span class="c1">// [1]    : Enable while HALTed</span>
<a name="l-2743"></a>   <span class="c1">// [0]    : Enable (resets to 0x1)</span>
<a name="l-2744"></a>
<a name="l-2745"></a><span class="cp">   `define MITCTL0 12&#39;h7d4</span>
<a name="l-2746"></a>
<a name="l-2747"></a>   <span class="k">assign</span> <span class="n">wr_mitctl0_wb</span> <span class="o">=</span> <span class="n">dec_csr_wen_wb_mod</span> <span class="o">&amp;</span> <span class="p">(</span><span class="n">dec_csr_wraddr_wb</span><span class="p">[</span><span class="mi">11</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="o">==</span> <span class="no">`MITCTL0</span><span class="p">);</span>
<a name="l-2748"></a>   <span class="k">assign</span> <span class="n">mitctl0_ns</span><span class="p">[</span><span class="mi">2</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="n">wr_mitctl0_wb</span> <span class="o">?</span> <span class="p">{</span><span class="n">dec_csr_wrdata_wb</span><span class="p">[</span><span class="mi">2</span><span class="o">:</span><span class="mi">0</span><span class="p">]}</span> <span class="o">:</span> <span class="p">{</span><span class="n">mitctl0</span><span class="p">[</span><span class="mi">2</span><span class="o">:</span><span class="mi">0</span><span class="p">]};</span>
<a name="l-2749"></a>
<a name="l-2750"></a>   <span class="k">assign</span> <span class="n">mitctl0_0_b_ns</span> <span class="o">=</span> <span class="o">~</span><span class="n">mitctl0_ns</span><span class="p">[</span><span class="mi">0</span><span class="p">];</span>
<a name="l-2751"></a>   <span class="n">rvdff</span> <span class="p">#(</span><span class="mi">3</span><span class="p">)</span> <span class="n">mitctl0_ff</span>      <span class="p">(.</span><span class="o">*</span><span class="p">,</span> <span class="p">.</span><span class="n">clk</span><span class="p">(</span><span class="n">free_clk</span><span class="p">),</span> <span class="p">.</span><span class="n">din</span><span class="p">({</span><span class="n">mitctl0_ns</span><span class="p">[</span><span class="mi">2</span><span class="o">:</span><span class="mi">1</span><span class="p">],</span> <span class="n">mitctl0_0_b_ns</span><span class="p">}),</span> <span class="p">.</span><span class="n">dout</span><span class="p">({</span><span class="n">mitctl0</span><span class="p">[</span><span class="mi">2</span><span class="o">:</span><span class="mi">1</span><span class="p">],</span> <span class="n">mitctl0_0_b</span><span class="p">}));</span>
<a name="l-2752"></a>   <span class="k">assign</span> <span class="n">mitctl0</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="o">~</span><span class="n">mitctl0_0_b</span><span class="p">;</span>
<a name="l-2753"></a>
<a name="l-2754"></a>   <span class="c1">// ----------------------------------------------------------------------</span>
<a name="l-2755"></a>   <span class="c1">// MITCTL1 (RW) Internal Timer Ctl 1</span>
<a name="l-2756"></a>   <span class="c1">// [31:3] : Reserved, reads 0x0</span>
<a name="l-2757"></a>   <span class="c1">// [2]    : Enable while PAUSEd</span>
<a name="l-2758"></a>   <span class="c1">// [1]    : Enable while HALTed</span>
<a name="l-2759"></a>   <span class="c1">// [0]    : Enable (resets to 0x1)</span>
<a name="l-2760"></a>
<a name="l-2761"></a><span class="cp">   `define MITCTL1 12&#39;h7d7</span>
<a name="l-2762"></a>
<a name="l-2763"></a>   <span class="k">assign</span> <span class="n">wr_mitctl1_wb</span> <span class="o">=</span> <span class="n">dec_csr_wen_wb_mod</span> <span class="o">&amp;</span> <span class="p">(</span><span class="n">dec_csr_wraddr_wb</span><span class="p">[</span><span class="mi">11</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="o">==</span> <span class="no">`MITCTL1</span><span class="p">);</span>
<a name="l-2764"></a>   <span class="k">assign</span> <span class="n">mitctl1_ns</span><span class="p">[</span><span class="mi">2</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="n">wr_mitctl1_wb</span> <span class="o">?</span> <span class="p">{</span><span class="n">dec_csr_wrdata_wb</span><span class="p">[</span><span class="mi">2</span><span class="o">:</span><span class="mi">0</span><span class="p">]}</span> <span class="o">:</span> <span class="p">{</span><span class="n">mitctl1</span><span class="p">[</span><span class="mi">2</span><span class="o">:</span><span class="mi">0</span><span class="p">]};</span>
<a name="l-2765"></a>
<a name="l-2766"></a>   <span class="k">assign</span> <span class="n">mitctl1_0_b_ns</span> <span class="o">=</span> <span class="o">~</span><span class="n">mitctl1_ns</span><span class="p">[</span><span class="mi">0</span><span class="p">];</span>
<a name="l-2767"></a>   <span class="n">rvdff</span> <span class="p">#(</span><span class="mi">3</span><span class="p">)</span> <span class="n">mitctl1_ff</span>      <span class="p">(.</span><span class="o">*</span><span class="p">,</span> <span class="p">.</span><span class="n">clk</span><span class="p">(</span><span class="n">free_clk</span><span class="p">),</span> <span class="p">.</span><span class="n">din</span><span class="p">({</span><span class="n">mitctl1_ns</span><span class="p">[</span><span class="mi">2</span><span class="o">:</span><span class="mi">1</span><span class="p">],</span> <span class="n">mitctl1_0_b_ns</span><span class="p">}),</span> <span class="p">.</span><span class="n">dout</span><span class="p">({</span><span class="n">mitctl1</span><span class="p">[</span><span class="mi">2</span><span class="o">:</span><span class="mi">1</span><span class="p">],</span> <span class="n">mitctl1_0_b</span><span class="p">}));</span>
<a name="l-2768"></a>   <span class="k">assign</span> <span class="n">mitctl1</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="o">~</span><span class="n">mitctl1_0_b</span><span class="p">;</span>
<a name="l-2769"></a>
<a name="l-2770"></a>
<a name="l-2771"></a>
<a name="l-2772"></a><span class="kt">logic</span> <span class="n">csr_mitctl0</span><span class="p">;</span>
<a name="l-2773"></a><span class="kt">logic</span> <span class="n">csr_mitctl1</span><span class="p">;</span>
<a name="l-2774"></a><span class="kt">logic</span> <span class="n">csr_mitb0</span><span class="p">;</span>
<a name="l-2775"></a><span class="kt">logic</span> <span class="n">csr_mitb1</span><span class="p">;</span>
<a name="l-2776"></a><span class="kt">logic</span> <span class="n">csr_mitcnt0</span><span class="p">;</span>
<a name="l-2777"></a><span class="kt">logic</span> <span class="n">csr_mitcnt1</span><span class="p">;</span>
<a name="l-2778"></a><span class="k">assign</span> <span class="n">csr_mitctl0</span> <span class="o">=</span> <span class="p">(</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">6</span><span class="p">]</span><span class="o">&amp;</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">4</span><span class="p">]</span>
<a name="l-2779"></a>    <span class="o">&amp;</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">2</span><span class="p">]</span><span class="o">&amp;!</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span><span class="o">&amp;!</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">0</span><span class="p">]);</span>
<a name="l-2780"></a>
<a name="l-2781"></a><span class="k">assign</span> <span class="n">csr_mitctl1</span> <span class="o">=</span> <span class="p">(</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">6</span><span class="p">]</span><span class="o">&amp;</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">2</span><span class="p">]</span>
<a name="l-2782"></a>    <span class="o">&amp;</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span><span class="o">&amp;</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">0</span><span class="p">]);</span>
<a name="l-2783"></a>
<a name="l-2784"></a><span class="k">assign</span> <span class="n">csr_mitb0</span> <span class="o">=</span> <span class="p">(</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">6</span><span class="p">]</span><span class="o">&amp;!</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">5</span><span class="p">]</span><span class="o">&amp;</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">4</span><span class="p">]</span>
<a name="l-2785"></a>    <span class="o">&amp;!</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">2</span><span class="p">]</span><span class="o">&amp;</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">0</span><span class="p">]);</span>
<a name="l-2786"></a>
<a name="l-2787"></a><span class="k">assign</span> <span class="n">csr_mitb1</span> <span class="o">=</span> <span class="p">(</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">6</span><span class="p">]</span><span class="o">&amp;</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">4</span><span class="p">]</span><span class="o">&amp;</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">2</span><span class="p">]</span>
<a name="l-2788"></a>    <span class="o">&amp;</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span><span class="o">&amp;!</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">0</span><span class="p">]);</span>
<a name="l-2789"></a>
<a name="l-2790"></a><span class="k">assign</span> <span class="n">csr_mitcnt0</span> <span class="o">=</span> <span class="p">(</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">6</span><span class="p">]</span><span class="o">&amp;!</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">5</span><span class="p">]</span>
<a name="l-2791"></a>    <span class="o">&amp;</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">4</span><span class="p">]</span><span class="o">&amp;!</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">2</span><span class="p">]</span><span class="o">&amp;</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span>
<a name="l-2792"></a>    <span class="o">&amp;!</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">0</span><span class="p">]);</span>
<a name="l-2793"></a>
<a name="l-2794"></a><span class="k">assign</span> <span class="n">csr_mitcnt1</span> <span class="o">=</span> <span class="p">(</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">6</span><span class="p">]</span><span class="o">&amp;</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">2</span><span class="p">]</span>
<a name="l-2795"></a>    <span class="o">&amp;!</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span><span class="o">&amp;</span><span class="n">dec_csr_rdaddr_d</span><span class="p">[</span><span class="mi">0</span><span class="p">]);</span>
<a name="l-2796"></a>
<a name="l-2797"></a>
<a name="l-2798"></a>
<a name="l-2799"></a>   <span class="k">assign</span> <span class="n">dec_timer_read_d</span> <span class="o">=</span> <span class="n">csr_mitcnt1</span> <span class="o">|</span> <span class="n">csr_mitcnt0</span> <span class="o">|</span> <span class="n">csr_mitb1</span> <span class="o">|</span> <span class="n">csr_mitb0</span> <span class="o">|</span> <span class="n">csr_mitctl0</span> <span class="o">|</span> <span class="n">csr_mitctl1</span><span class="p">;</span>
<a name="l-2800"></a>   <span class="k">assign</span> <span class="n">dec_timer_rddata_d</span><span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="p">(</span> <span class="p">({</span><span class="mi">32</span><span class="p">{</span><span class="n">csr_mitcnt0</span><span class="p">}}</span>      <span class="o">&amp;</span> <span class="n">mitcnt0</span><span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">])</span> <span class="o">|</span>
<a name="l-2801"></a>                                       <span class="p">({</span><span class="mi">32</span><span class="p">{</span><span class="n">csr_mitcnt1</span><span class="p">}}</span>      <span class="o">&amp;</span> <span class="n">mitcnt1</span><span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">])</span> <span class="o">|</span>
<a name="l-2802"></a>                                       <span class="p">({</span><span class="mi">32</span><span class="p">{</span><span class="n">csr_mitb0</span><span class="p">}}</span>        <span class="o">&amp;</span> <span class="n">mitb0</span><span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">])</span> <span class="o">|</span>
<a name="l-2803"></a>                                       <span class="p">({</span><span class="mi">32</span><span class="p">{</span><span class="n">csr_mitb1</span><span class="p">}}</span>        <span class="o">&amp;</span> <span class="n">mitb1</span><span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">])</span> <span class="o">|</span>
<a name="l-2804"></a>                                       <span class="p">({</span><span class="mi">32</span><span class="p">{</span><span class="n">csr_mitctl0</span><span class="p">}}</span>      <span class="o">&amp;</span> <span class="p">{</span><span class="mb">29&#39;b0</span><span class="p">,</span> <span class="n">mitctl0</span><span class="p">[</span><span class="mi">2</span><span class="o">:</span><span class="mi">0</span><span class="p">]})</span> <span class="o">|</span>
<a name="l-2805"></a>                                       <span class="p">({</span><span class="mi">32</span><span class="p">{</span><span class="n">csr_mitctl1</span><span class="p">}}</span>      <span class="o">&amp;</span> <span class="p">{</span><span class="mb">29&#39;b0</span><span class="p">,</span> <span class="n">mitctl1</span><span class="p">[</span><span class="mi">2</span><span class="o">:</span><span class="mi">0</span><span class="p">]})</span>
<a name="l-2806"></a>                                       <span class="p">);</span>
<a name="l-2807"></a>
<a name="l-2808"></a>
<a name="l-2809"></a><span class="k">endmodule</span> <span class="c1">// dec_timer_ctl</span>
</pre></div>
</td></tr></table>
  </body>
</html>