package com.prosoft.verilog.ir;

public enum VNamedElementKind {

	PORT,
	NET,
	VARIABLE,
	MODULE,
	MODULE_INSTANCE,
	PARAMETER,
	TYPE,
	INIT_OR_ALWAYS,
	SUBPROGRAM,
	SUB_PARAMETER
}
