

================================================================
== Vitis HLS Report for 'decision_function_91'
================================================================
* Date:           Thu Jan 23 13:47:39 2025

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        conifer_jettag
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.645 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        7|        7|  35.000 ns|  35.000 ns|    1|    1|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 8


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 1
  Pipeline-0 : II = 1, D = 8, States = { 1 2 3 4 5 6 7 8 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.11>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%p_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read23" [firmware/BDT.h:86]   --->   Operation 9 'read' 'p_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%p_read_115 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read22" [firmware/BDT.h:86]   --->   Operation 10 'read' 'p_read_115' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%p_read_116 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read21" [firmware/BDT.h:86]   --->   Operation 11 'read' 'p_read_116' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%p_read2029 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read20" [firmware/BDT.h:86]   --->   Operation 12 'read' 'p_read2029' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%p_read_117 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read19" [firmware/BDT.h:86]   --->   Operation 13 'read' 'p_read_117' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%p_read_118 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read18" [firmware/BDT.h:86]   --->   Operation 14 'read' 'p_read_118' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%p_read_119 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read17" [firmware/BDT.h:86]   --->   Operation 15 'read' 'p_read_119' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%p_read_120 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read16" [firmware/BDT.h:86]   --->   Operation 16 'read' 'p_read_120' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%p_read_121 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read15" [firmware/BDT.h:86]   --->   Operation 17 'read' 'p_read_121' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%p_read_122 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read14" [firmware/BDT.h:86]   --->   Operation 18 'read' 'p_read_122' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%p_read_123 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read13" [firmware/BDT.h:86]   --->   Operation 19 'read' 'p_read_123' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%p_read_124 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read12" [firmware/BDT.h:86]   --->   Operation 20 'read' 'p_read_124' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%p_read1120 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read11" [firmware/BDT.h:86]   --->   Operation 21 'read' 'p_read1120' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%p_read1019 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read10" [firmware/BDT.h:86]   --->   Operation 22 'read' 'p_read1019' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%p_read918 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read9" [firmware/BDT.h:86]   --->   Operation 23 'read' 'p_read918' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%p_read817 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read8" [firmware/BDT.h:86]   --->   Operation 24 'read' 'p_read817' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%p_read716 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read7" [firmware/BDT.h:86]   --->   Operation 25 'read' 'p_read716' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%p_read615 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read6" [firmware/BDT.h:86]   --->   Operation 26 'read' 'p_read615' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%p_read514 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read5" [firmware/BDT.h:86]   --->   Operation 27 'read' 'p_read514' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%p_read413 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read4" [firmware/BDT.h:86]   --->   Operation 28 'read' 'p_read413' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%p_read312 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read3" [firmware/BDT.h:86]   --->   Operation 29 'read' 'p_read312' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%p_read211 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read2" [firmware/BDT.h:86]   --->   Operation 30 'read' 'p_read211' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%p_read110 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read1" [firmware/BDT.h:86]   --->   Operation 31 'read' 'p_read110' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (2.13ns)   --->   "%icmp_ln86 = icmp_slt  i18 %p_read, i18 44545" [firmware/BDT.h:86]   --->   Operation 32 'icmp' 'icmp_ln86' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (2.13ns)   --->   "%icmp_ln86_219 = icmp_slt  i18 %p_read_115, i18 71738" [firmware/BDT.h:86]   --->   Operation 33 'icmp' 'icmp_ln86_219' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (2.13ns)   --->   "%icmp_ln86_220 = icmp_slt  i18 %p_read716, i18 469" [firmware/BDT.h:86]   --->   Operation 34 'icmp' 'icmp_ln86_220' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (2.13ns)   --->   "%icmp_ln86_221 = icmp_slt  i18 %p_read110, i18 80932" [firmware/BDT.h:86]   --->   Operation 35 'icmp' 'icmp_ln86_221' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (2.13ns)   --->   "%icmp_ln86_222 = icmp_slt  i18 %p_read_119, i18 10" [firmware/BDT.h:86]   --->   Operation 36 'icmp' 'icmp_ln86_222' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (2.13ns)   --->   "%icmp_ln86_223 = icmp_slt  i18 %p_read, i18 59905" [firmware/BDT.h:86]   --->   Operation 37 'icmp' 'icmp_ln86_223' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (2.13ns)   --->   "%icmp_ln86_224 = icmp_slt  i18 %p_read312, i18 49469" [firmware/BDT.h:86]   --->   Operation 38 'icmp' 'icmp_ln86_224' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (2.13ns)   --->   "%icmp_ln86_225 = icmp_slt  i18 %p_read1019, i18 57684" [firmware/BDT.h:86]   --->   Operation 39 'icmp' 'icmp_ln86_225' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (2.13ns)   --->   "%icmp_ln86_226 = icmp_slt  i18 %p_read514, i18 727" [firmware/BDT.h:86]   --->   Operation 40 'icmp' 'icmp_ln86_226' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (2.13ns)   --->   "%icmp_ln86_227 = icmp_slt  i18 %p_read_118, i18 1829" [firmware/BDT.h:86]   --->   Operation 41 'icmp' 'icmp_ln86_227' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (2.13ns)   --->   "%icmp_ln86_228 = icmp_slt  i18 %p_read615, i18 259671" [firmware/BDT.h:86]   --->   Operation 42 'icmp' 'icmp_ln86_228' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (2.13ns)   --->   "%icmp_ln86_229 = icmp_slt  i18 %p_read1120, i18 142" [firmware/BDT.h:86]   --->   Operation 43 'icmp' 'icmp_ln86_229' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (2.13ns)   --->   "%icmp_ln86_230 = icmp_slt  i18 %p_read918, i18 31" [firmware/BDT.h:86]   --->   Operation 44 'icmp' 'icmp_ln86_230' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (2.13ns)   --->   "%icmp_ln86_231 = icmp_slt  i18 %p_read_124, i18 137" [firmware/BDT.h:86]   --->   Operation 45 'icmp' 'icmp_ln86_231' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (2.13ns)   --->   "%icmp_ln86_232 = icmp_slt  i18 %p_read110, i18 25451" [firmware/BDT.h:86]   --->   Operation 46 'icmp' 'icmp_ln86_232' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (2.13ns)   --->   "%icmp_ln86_233 = icmp_slt  i18 %p_read211, i18 887" [firmware/BDT.h:86]   --->   Operation 47 'icmp' 'icmp_ln86_233' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (2.13ns)   --->   "%icmp_ln86_234 = icmp_slt  i18 %p_read211, i18 880" [firmware/BDT.h:86]   --->   Operation 48 'icmp' 'icmp_ln86_234' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (2.13ns)   --->   "%icmp_ln86_235 = icmp_slt  i18 %p_read211, i18 260657" [firmware/BDT.h:86]   --->   Operation 49 'icmp' 'icmp_ln86_235' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 50 [1/1] (2.13ns)   --->   "%icmp_ln86_236 = icmp_slt  i18 %p_read_116, i18 31887" [firmware/BDT.h:86]   --->   Operation 50 'icmp' 'icmp_ln86_236' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 51 [1/1] (2.13ns)   --->   "%icmp_ln86_237 = icmp_slt  i18 %p_read_120, i18 305" [firmware/BDT.h:86]   --->   Operation 51 'icmp' 'icmp_ln86_237' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 52 [1/1] (2.13ns)   --->   "%icmp_ln86_238 = icmp_slt  i18 %p_read_116, i18 95218" [firmware/BDT.h:86]   --->   Operation 52 'icmp' 'icmp_ln86_238' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 53 [1/1] (2.13ns)   --->   "%icmp_ln86_239 = icmp_slt  i18 %p_read_121, i18 10896" [firmware/BDT.h:86]   --->   Operation 53 'icmp' 'icmp_ln86_239' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 54 [1/1] (2.13ns)   --->   "%icmp_ln86_240 = icmp_slt  i18 %p_read_117, i18 82" [firmware/BDT.h:86]   --->   Operation 54 'icmp' 'icmp_ln86_240' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 55 [1/1] (2.13ns)   --->   "%icmp_ln86_241 = icmp_slt  i18 %p_read_118, i18 851" [firmware/BDT.h:86]   --->   Operation 55 'icmp' 'icmp_ln86_241' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 56 [1/1] (2.13ns)   --->   "%icmp_ln86_242 = icmp_slt  i18 %p_read817, i18 3" [firmware/BDT.h:86]   --->   Operation 56 'icmp' 'icmp_ln86_242' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 57 [1/1] (2.13ns)   --->   "%icmp_ln86_243 = icmp_slt  i18 %p_read110, i18 55836" [firmware/BDT.h:86]   --->   Operation 57 'icmp' 'icmp_ln86_243' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 58 [1/1] (2.13ns)   --->   "%icmp_ln86_244 = icmp_slt  i18 %p_read_123, i18 24" [firmware/BDT.h:86]   --->   Operation 58 'icmp' 'icmp_ln86_244' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 59 [1/1] (2.13ns)   --->   "%icmp_ln86_245 = icmp_slt  i18 %p_read_122, i18 468" [firmware/BDT.h:86]   --->   Operation 59 'icmp' 'icmp_ln86_245' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 60 [1/1] (2.13ns)   --->   "%icmp_ln86_246 = icmp_slt  i18 %p_read2029, i18 258" [firmware/BDT.h:86]   --->   Operation 60 'icmp' 'icmp_ln86_246' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 61 [1/1] (2.13ns)   --->   "%icmp_ln86_247 = icmp_slt  i18 %p_read413, i18 18430" [firmware/BDT.h:86]   --->   Operation 61 'icmp' 'icmp_ln86_247' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 62 [1/1] (2.13ns)   --->   "%icmp_ln86_248 = icmp_slt  i18 %p_read, i18 78337" [firmware/BDT.h:86]   --->   Operation 62 'icmp' 'icmp_ln86_248' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 63 [1/1] (0.97ns)   --->   "%and_ln102 = and i1 %icmp_ln86_219, i1 %icmp_ln86" [firmware/BDT.h:102]   --->   Operation 63 'and' 'and_ln102' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 2.93>
ST_2 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node and_ln104)   --->   "%xor_ln104_104 = xor i1 %icmp_ln86_219, i1 1" [firmware/BDT.h:104]   --->   Operation 64 'xor' 'xor_ln104_104' <Predicate = (icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 65 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln104 = and i1 %icmp_ln86, i1 %xor_ln104_104" [firmware/BDT.h:104]   --->   Operation 65 'and' 'and_ln104' <Predicate = (icmp_ln86)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 66 [1/1] (0.97ns)   --->   "%and_ln102_269 = and i1 %icmp_ln86_221, i1 %and_ln102" [firmware/BDT.h:102]   --->   Operation 66 'and' 'and_ln102_269' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_42)   --->   "%xor_ln104_106 = xor i1 %icmp_ln86_221, i1 1" [firmware/BDT.h:104]   --->   Operation 67 'xor' 'xor_ln104_106' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 68 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln104_42 = and i1 %and_ln102, i1 %xor_ln104_106" [firmware/BDT.h:104]   --->   Operation 68 'and' 'and_ln104_42' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 69 [1/1] (0.97ns)   --->   "%and_ln102_273 = and i1 %icmp_ln86_225, i1 %and_ln102_269" [firmware/BDT.h:102]   --->   Operation 69 'and' 'and_ln102_273' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node or_ln117)   --->   "%xor_ln104_110 = xor i1 %icmp_ln86_225, i1 1" [firmware/BDT.h:104]   --->   Operation 70 'xor' 'xor_ln104_110' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 71 [1/1] (0.97ns)   --->   "%and_ln102_274 = and i1 %icmp_ln86_226, i1 %and_ln104_42" [firmware/BDT.h:102]   --->   Operation 71 'and' 'and_ln102_274' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node or_ln117)   --->   "%and_ln102_282 = and i1 %icmp_ln86_234, i1 %xor_ln104_110" [firmware/BDT.h:102]   --->   Operation 72 'and' 'and_ln102_282' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node or_ln117)   --->   "%and_ln102_283 = and i1 %and_ln102_282, i1 %and_ln102_269" [firmware/BDT.h:102]   --->   Operation 73 'and' 'and_ln102_283' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 74 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln117 = or i1 %and_ln102_273, i1 %and_ln102_283" [firmware/BDT.h:117]   --->   Operation 74 'or' 'or_ln117' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 2.99>
ST_3 : Operation 75 [1/1] (0.97ns)   --->   "%xor_ln104 = xor i1 %icmp_ln86, i1 1" [firmware/BDT.h:104]   --->   Operation 75 'xor' 'xor_ln104' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 76 [1/1] (0.97ns)   --->   "%and_ln102_270 = and i1 %icmp_ln86_222, i1 %and_ln104" [firmware/BDT.h:102]   --->   Operation 76 'and' 'and_ln102_270' <Predicate = (icmp_ln86)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_43)   --->   "%xor_ln104_107 = xor i1 %icmp_ln86_222, i1 1" [firmware/BDT.h:104]   --->   Operation 77 'xor' 'xor_ln104_107' <Predicate = (icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 78 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln104_43 = and i1 %and_ln104, i1 %xor_ln104_107" [firmware/BDT.h:104]   --->   Operation 78 'and' 'and_ln104_43' <Predicate = (icmp_ln86)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_218)   --->   "%xor_ln104_111 = xor i1 %icmp_ln86_226, i1 1" [firmware/BDT.h:104]   --->   Operation 79 'xor' 'xor_ln104_111' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 80 [1/1] (0.97ns)   --->   "%and_ln102_275 = and i1 %icmp_ln86_227, i1 %and_ln102_270" [firmware/BDT.h:102]   --->   Operation 80 'and' 'and_ln102_275' <Predicate = (icmp_ln86)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_214)   --->   "%and_ln102_281 = and i1 %icmp_ln86_233, i1 %and_ln102_273" [firmware/BDT.h:102]   --->   Operation 81 'and' 'and_ln102_281' <Predicate = (and_ln102_273 & and_ln102_269 & and_ln102 & icmp_ln86 & or_ln117)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_216)   --->   "%and_ln102_284 = and i1 %icmp_ln86_235, i1 %and_ln102_274" [firmware/BDT.h:102]   --->   Operation 82 'and' 'and_ln102_284' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_218)   --->   "%and_ln102_285 = and i1 %icmp_ln86_236, i1 %xor_ln104_111" [firmware/BDT.h:102]   --->   Operation 83 'and' 'and_ln102_285' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_218)   --->   "%and_ln102_286 = and i1 %and_ln102_285, i1 %and_ln104_42" [firmware/BDT.h:102]   --->   Operation 84 'and' 'and_ln102_286' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_214)   --->   "%xor_ln117 = xor i1 %and_ln102_281, i1 1" [firmware/BDT.h:117]   --->   Operation 85 'xor' 'xor_ln117' <Predicate = (and_ln102_273 & and_ln102_269 & and_ln102 & icmp_ln86 & or_ln117)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_214)   --->   "%zext_ln117 = zext i1 %xor_ln117" [firmware/BDT.h:117]   --->   Operation 86 'zext' 'zext_ln117' <Predicate = (and_ln102_273 & and_ln102_269 & and_ln102 & icmp_ln86 & or_ln117)> <Delay = 0.00>
ST_3 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_214)   --->   "%select_ln117 = select i1 %and_ln102_273, i2 %zext_ln117, i2 2" [firmware/BDT.h:117]   --->   Operation 87 'select' 'select_ln117' <Predicate = (and_ln102_269 & and_ln102 & icmp_ln86 & or_ln117)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_214)   --->   "%select_ln117_213 = select i1 %or_ln117, i2 %select_ln117, i2 3" [firmware/BDT.h:117]   --->   Operation 88 'select' 'select_ln117_213' <Predicate = (and_ln102_269 & and_ln102 & icmp_ln86)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 89 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_214)   --->   "%zext_ln117_25 = zext i2 %select_ln117_213" [firmware/BDT.h:117]   --->   Operation 89 'zext' 'zext_ln117_25' <Predicate = (and_ln102_269 & and_ln102 & icmp_ln86)> <Delay = 0.00>
ST_3 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_216)   --->   "%or_ln117_198 = or i1 %and_ln102_269, i1 %and_ln102_284" [firmware/BDT.h:117]   --->   Operation 90 'or' 'or_ln117_198' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 91 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln117_214 = select i1 %and_ln102_269, i3 %zext_ln117_25, i3 4" [firmware/BDT.h:117]   --->   Operation 91 'select' 'select_ln117_214' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 92 [1/1] (0.97ns)   --->   "%or_ln117_199 = or i1 %and_ln102_269, i1 %and_ln102_274" [firmware/BDT.h:117]   --->   Operation 92 'or' 'or_ln117_199' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_216)   --->   "%select_ln117_215 = select i1 %or_ln117_198, i3 %select_ln117_214, i3 5" [firmware/BDT.h:117]   --->   Operation 93 'select' 'select_ln117_215' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 94 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_218)   --->   "%or_ln117_200 = or i1 %or_ln117_199, i1 %and_ln102_286" [firmware/BDT.h:117]   --->   Operation 94 'or' 'or_ln117_200' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 95 [1/1] (0.98ns) (out node of the LUT)   --->   "%select_ln117_216 = select i1 %or_ln117_199, i3 %select_ln117_215, i3 6" [firmware/BDT.h:117]   --->   Operation 95 'select' 'select_ln117_216' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_218)   --->   "%select_ln117_217 = select i1 %or_ln117_200, i3 %select_ln117_216, i3 7" [firmware/BDT.h:117]   --->   Operation 96 'select' 'select_ln117_217' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_218)   --->   "%zext_ln117_26 = zext i3 %select_ln117_217" [firmware/BDT.h:117]   --->   Operation 97 'zext' 'zext_ln117_26' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.00>
ST_3 : Operation 98 [1/1] (1.02ns) (out node of the LUT)   --->   "%select_ln117_218 = select i1 %and_ln102, i4 %zext_ln117_26, i4 8" [firmware/BDT.h:117]   --->   Operation 98 'select' 'select_ln117_218' <Predicate = (icmp_ln86)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 99 [1/1] (0.97ns)   --->   "%or_ln117_202 = or i1 %and_ln102, i1 %and_ln102_275" [firmware/BDT.h:117]   --->   Operation 99 'or' 'or_ln117_202' <Predicate = (icmp_ln86)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 3.07>
ST_4 : Operation 100 [1/1] (0.97ns)   --->   "%and_ln102_268 = and i1 %icmp_ln86_220, i1 %xor_ln104" [firmware/BDT.h:102]   --->   Operation 100 'and' 'and_ln102_268' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 101 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_41)   --->   "%xor_ln104_105 = xor i1 %icmp_ln86_220, i1 1" [firmware/BDT.h:104]   --->   Operation 101 'xor' 'xor_ln104_105' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 102 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln104_41 = and i1 %xor_ln104_105, i1 %xor_ln104" [firmware/BDT.h:104]   --->   Operation 102 'and' 'and_ln104_41' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 103 [1/1] (0.97ns)   --->   "%and_ln102_271 = and i1 %icmp_ln86_223, i1 %and_ln102_268" [firmware/BDT.h:102]   --->   Operation 103 'and' 'and_ln102_271' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_222)   --->   "%xor_ln104_112 = xor i1 %icmp_ln86_227, i1 1" [firmware/BDT.h:104]   --->   Operation 104 'xor' 'xor_ln104_112' <Predicate = (icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 105 [1/1] (0.97ns)   --->   "%and_ln102_276 = and i1 %icmp_ln86_228, i1 %and_ln104_43" [firmware/BDT.h:102]   --->   Operation 105 'and' 'and_ln102_276' <Predicate = (icmp_ln86)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 106 [1/1] (0.97ns)   --->   "%and_ln102_277 = and i1 %icmp_ln86_229, i1 %and_ln102_271" [firmware/BDT.h:102]   --->   Operation 106 'and' 'and_ln102_277' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 107 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_220)   --->   "%and_ln102_287 = and i1 %icmp_ln86_237, i1 %and_ln102_275" [firmware/BDT.h:102]   --->   Operation 107 'and' 'and_ln102_287' <Predicate = (icmp_ln86 & or_ln117_202)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 108 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_222)   --->   "%and_ln102_288 = and i1 %icmp_ln86_238, i1 %xor_ln104_112" [firmware/BDT.h:102]   --->   Operation 108 'and' 'and_ln102_288' <Predicate = (icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_222)   --->   "%and_ln102_289 = and i1 %and_ln102_288, i1 %and_ln102_270" [firmware/BDT.h:102]   --->   Operation 109 'and' 'and_ln102_289' <Predicate = (icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_224)   --->   "%and_ln102_290 = and i1 %icmp_ln86_239, i1 %and_ln102_276" [firmware/BDT.h:102]   --->   Operation 110 'and' 'and_ln102_290' <Predicate = (icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 111 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_220)   --->   "%or_ln117_201 = or i1 %and_ln102, i1 %and_ln102_287" [firmware/BDT.h:117]   --->   Operation 111 'or' 'or_ln117_201' <Predicate = (icmp_ln86 & or_ln117_202)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_220)   --->   "%select_ln117_219 = select i1 %or_ln117_201, i4 %select_ln117_218, i4 9" [firmware/BDT.h:117]   --->   Operation 112 'select' 'select_ln117_219' <Predicate = (icmp_ln86 & or_ln117_202)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 113 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_222)   --->   "%or_ln117_203 = or i1 %or_ln117_202, i1 %and_ln102_289" [firmware/BDT.h:117]   --->   Operation 113 'or' 'or_ln117_203' <Predicate = (icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 114 [1/1] (1.02ns) (out node of the LUT)   --->   "%select_ln117_220 = select i1 %or_ln117_202, i4 %select_ln117_219, i4 10" [firmware/BDT.h:117]   --->   Operation 114 'select' 'select_ln117_220' <Predicate = (icmp_ln86)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 115 [1/1] (0.97ns)   --->   "%or_ln117_204 = or i1 %and_ln102, i1 %and_ln102_270" [firmware/BDT.h:117]   --->   Operation 115 'or' 'or_ln117_204' <Predicate = (icmp_ln86)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 116 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_222)   --->   "%select_ln117_221 = select i1 %or_ln117_203, i4 %select_ln117_220, i4 11" [firmware/BDT.h:117]   --->   Operation 116 'select' 'select_ln117_221' <Predicate = (icmp_ln86)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 117 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_224)   --->   "%or_ln117_205 = or i1 %or_ln117_204, i1 %and_ln102_290" [firmware/BDT.h:117]   --->   Operation 117 'or' 'or_ln117_205' <Predicate = (icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 118 [1/1] (1.02ns) (out node of the LUT)   --->   "%select_ln117_222 = select i1 %or_ln117_204, i4 %select_ln117_221, i4 12" [firmware/BDT.h:117]   --->   Operation 118 'select' 'select_ln117_222' <Predicate = (icmp_ln86)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 119 [1/1] (0.97ns)   --->   "%or_ln117_206 = or i1 %or_ln117_204, i1 %and_ln102_276" [firmware/BDT.h:117]   --->   Operation 119 'or' 'or_ln117_206' <Predicate = (icmp_ln86)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 120 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_224)   --->   "%select_ln117_223 = select i1 %or_ln117_205, i4 %select_ln117_222, i4 13" [firmware/BDT.h:117]   --->   Operation 120 'select' 'select_ln117_223' <Predicate = (icmp_ln86)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 121 [1/1] (1.02ns) (out node of the LUT)   --->   "%select_ln117_224 = select i1 %or_ln117_206, i4 %select_ln117_223, i4 14" [firmware/BDT.h:117]   --->   Operation 121 'select' 'select_ln117_224' <Predicate = (icmp_ln86)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 5 <SV = 4> <Delay = 3.64>
ST_5 : Operation 122 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_44)   --->   "%xor_ln104_108 = xor i1 %icmp_ln86_223, i1 1" [firmware/BDT.h:104]   --->   Operation 122 'xor' 'xor_ln104_108' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 123 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln104_44 = and i1 %and_ln102_268, i1 %xor_ln104_108" [firmware/BDT.h:104]   --->   Operation 123 'and' 'and_ln104_44' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 124 [1/1] (0.97ns)   --->   "%and_ln102_272 = and i1 %icmp_ln86_224, i1 %and_ln104_41" [firmware/BDT.h:102]   --->   Operation 124 'and' 'and_ln102_272' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 125 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_45)   --->   "%xor_ln104_109 = xor i1 %icmp_ln86_224, i1 1" [firmware/BDT.h:104]   --->   Operation 125 'xor' 'xor_ln104_109' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 126 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln104_45 = and i1 %and_ln104_41, i1 %xor_ln104_109" [firmware/BDT.h:104]   --->   Operation 126 'and' 'and_ln104_45' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 127 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_226)   --->   "%xor_ln104_113 = xor i1 %icmp_ln86_228, i1 1" [firmware/BDT.h:104]   --->   Operation 127 'xor' 'xor_ln104_113' <Predicate = (icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 128 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_230)   --->   "%xor_ln104_114 = xor i1 %icmp_ln86_229, i1 1" [firmware/BDT.h:104]   --->   Operation 128 'xor' 'xor_ln104_114' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 129 [1/1] (0.97ns)   --->   "%and_ln102_278 = and i1 %icmp_ln86_230, i1 %and_ln104_44" [firmware/BDT.h:102]   --->   Operation 129 'and' 'and_ln102_278' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 130 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_226)   --->   "%and_ln102_291 = and i1 %icmp_ln86_240, i1 %xor_ln104_113" [firmware/BDT.h:102]   --->   Operation 130 'and' 'and_ln102_291' <Predicate = (icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 131 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_226)   --->   "%and_ln102_292 = and i1 %and_ln102_291, i1 %and_ln104_43" [firmware/BDT.h:102]   --->   Operation 131 'and' 'and_ln102_292' <Predicate = (icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 132 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_228)   --->   "%and_ln102_293 = and i1 %icmp_ln86_241, i1 %and_ln102_277" [firmware/BDT.h:102]   --->   Operation 132 'and' 'and_ln102_293' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 133 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_230)   --->   "%and_ln102_294 = and i1 %icmp_ln86_242, i1 %xor_ln104_114" [firmware/BDT.h:102]   --->   Operation 133 'and' 'and_ln102_294' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 134 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_230)   --->   "%and_ln102_295 = and i1 %and_ln102_294, i1 %and_ln102_271" [firmware/BDT.h:102]   --->   Operation 134 'and' 'and_ln102_295' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 135 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_226)   --->   "%or_ln117_207 = or i1 %or_ln117_206, i1 %and_ln102_292" [firmware/BDT.h:117]   --->   Operation 135 'or' 'or_ln117_207' <Predicate = (icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 136 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_226)   --->   "%select_ln117_225 = select i1 %or_ln117_207, i4 %select_ln117_224, i4 15" [firmware/BDT.h:117]   --->   Operation 136 'select' 'select_ln117_225' <Predicate = (icmp_ln86)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 137 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_226)   --->   "%zext_ln117_27 = zext i4 %select_ln117_225" [firmware/BDT.h:117]   --->   Operation 137 'zext' 'zext_ln117_27' <Predicate = (icmp_ln86)> <Delay = 0.00>
ST_5 : Operation 138 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_228)   --->   "%or_ln117_208 = or i1 %icmp_ln86, i1 %and_ln102_293" [firmware/BDT.h:117]   --->   Operation 138 'or' 'or_ln117_208' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 139 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln117_226 = select i1 %icmp_ln86, i5 %zext_ln117_27, i5 16" [firmware/BDT.h:117]   --->   Operation 139 'select' 'select_ln117_226' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 140 [1/1] (0.97ns)   --->   "%or_ln117_209 = or i1 %icmp_ln86, i1 %and_ln102_277" [firmware/BDT.h:117]   --->   Operation 140 'or' 'or_ln117_209' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 141 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_228)   --->   "%select_ln117_227 = select i1 %or_ln117_208, i5 %select_ln117_226, i5 17" [firmware/BDT.h:117]   --->   Operation 141 'select' 'select_ln117_227' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 142 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_230)   --->   "%or_ln117_210 = or i1 %or_ln117_209, i1 %and_ln102_295" [firmware/BDT.h:117]   --->   Operation 142 'or' 'or_ln117_210' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 143 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln117_228 = select i1 %or_ln117_209, i5 %select_ln117_227, i5 18" [firmware/BDT.h:117]   --->   Operation 143 'select' 'select_ln117_228' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 144 [1/1] (0.97ns)   --->   "%or_ln117_211 = or i1 %icmp_ln86, i1 %and_ln102_271" [firmware/BDT.h:117]   --->   Operation 144 'or' 'or_ln117_211' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 145 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_230)   --->   "%select_ln117_229 = select i1 %or_ln117_210, i5 %select_ln117_228, i5 19" [firmware/BDT.h:117]   --->   Operation 145 'select' 'select_ln117_229' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 146 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln117_230 = select i1 %or_ln117_211, i5 %select_ln117_229, i5 20" [firmware/BDT.h:117]   --->   Operation 146 'select' 'select_ln117_230' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 147 [1/1] (0.97ns)   --->   "%or_ln117_213 = or i1 %or_ln117_211, i1 %and_ln102_278" [firmware/BDT.h:117]   --->   Operation 147 'or' 'or_ln117_213' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 148 [1/1] (0.97ns)   --->   "%or_ln117_215 = or i1 %icmp_ln86, i1 %and_ln102_268" [firmware/BDT.h:117]   --->   Operation 148 'or' 'or_ln117_215' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 3.64>
ST_6 : Operation 149 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_234)   --->   "%xor_ln104_115 = xor i1 %icmp_ln86_230, i1 1" [firmware/BDT.h:104]   --->   Operation 149 'xor' 'xor_ln104_115' <Predicate = (or_ln117_215)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 150 [1/1] (0.97ns)   --->   "%and_ln102_279 = and i1 %icmp_ln86_231, i1 %and_ln102_272" [firmware/BDT.h:102]   --->   Operation 150 'and' 'and_ln102_279' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 151 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_232)   --->   "%and_ln102_296 = and i1 %icmp_ln86_243, i1 %and_ln102_278" [firmware/BDT.h:102]   --->   Operation 151 'and' 'and_ln102_296' <Predicate = (or_ln117_213 & or_ln117_215)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 152 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_234)   --->   "%and_ln102_297 = and i1 %icmp_ln86_244, i1 %xor_ln104_115" [firmware/BDT.h:102]   --->   Operation 152 'and' 'and_ln102_297' <Predicate = (or_ln117_215)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 153 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_234)   --->   "%and_ln102_298 = and i1 %and_ln102_297, i1 %and_ln104_44" [firmware/BDT.h:102]   --->   Operation 153 'and' 'and_ln102_298' <Predicate = (or_ln117_215)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 154 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_236)   --->   "%and_ln102_299 = and i1 %icmp_ln86_245, i1 %and_ln102_279" [firmware/BDT.h:102]   --->   Operation 154 'and' 'and_ln102_299' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 155 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_232)   --->   "%or_ln117_212 = or i1 %or_ln117_211, i1 %and_ln102_296" [firmware/BDT.h:117]   --->   Operation 155 'or' 'or_ln117_212' <Predicate = (or_ln117_213 & or_ln117_215)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 156 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_232)   --->   "%select_ln117_231 = select i1 %or_ln117_212, i5 %select_ln117_230, i5 21" [firmware/BDT.h:117]   --->   Operation 156 'select' 'select_ln117_231' <Predicate = (or_ln117_213 & or_ln117_215)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 157 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_234)   --->   "%or_ln117_214 = or i1 %or_ln117_213, i1 %and_ln102_298" [firmware/BDT.h:117]   --->   Operation 157 'or' 'or_ln117_214' <Predicate = (or_ln117_215)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 158 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln117_232 = select i1 %or_ln117_213, i5 %select_ln117_231, i5 22" [firmware/BDT.h:117]   --->   Operation 158 'select' 'select_ln117_232' <Predicate = (or_ln117_215)> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 159 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_234)   --->   "%select_ln117_233 = select i1 %or_ln117_214, i5 %select_ln117_232, i5 23" [firmware/BDT.h:117]   --->   Operation 159 'select' 'select_ln117_233' <Predicate = (or_ln117_215)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 160 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_236)   --->   "%or_ln117_216 = or i1 %or_ln117_215, i1 %and_ln102_299" [firmware/BDT.h:117]   --->   Operation 160 'or' 'or_ln117_216' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 161 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln117_234 = select i1 %or_ln117_215, i5 %select_ln117_233, i5 24" [firmware/BDT.h:117]   --->   Operation 161 'select' 'select_ln117_234' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 162 [1/1] (0.97ns)   --->   "%or_ln117_217 = or i1 %or_ln117_215, i1 %and_ln102_279" [firmware/BDT.h:117]   --->   Operation 162 'or' 'or_ln117_217' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 163 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_236)   --->   "%select_ln117_235 = select i1 %or_ln117_216, i5 %select_ln117_234, i5 25" [firmware/BDT.h:117]   --->   Operation 163 'select' 'select_ln117_235' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 164 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln117_236 = select i1 %or_ln117_217, i5 %select_ln117_235, i5 26" [firmware/BDT.h:117]   --->   Operation 164 'select' 'select_ln117_236' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 7 <SV = 6> <Delay = 3.40>
ST_7 : Operation 165 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_238)   --->   "%xor_ln104_116 = xor i1 %icmp_ln86_231, i1 1" [firmware/BDT.h:104]   --->   Operation 165 'xor' 'xor_ln104_116' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 166 [1/1] (0.97ns)   --->   "%and_ln102_280 = and i1 %icmp_ln86_232, i1 %and_ln104_45" [firmware/BDT.h:102]   --->   Operation 166 'and' 'and_ln102_280' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 167 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_238)   --->   "%and_ln102_300 = and i1 %icmp_ln86_246, i1 %xor_ln104_116" [firmware/BDT.h:102]   --->   Operation 167 'and' 'and_ln102_300' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 168 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_238)   --->   "%and_ln102_301 = and i1 %and_ln102_300, i1 %and_ln102_272" [firmware/BDT.h:102]   --->   Operation 168 'and' 'and_ln102_301' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 169 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_240)   --->   "%and_ln102_302 = and i1 %icmp_ln86_247, i1 %and_ln102_280" [firmware/BDT.h:102]   --->   Operation 169 'and' 'and_ln102_302' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 170 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_238)   --->   "%or_ln117_218 = or i1 %or_ln117_217, i1 %and_ln102_301" [firmware/BDT.h:117]   --->   Operation 170 'or' 'or_ln117_218' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 171 [1/1] (0.97ns)   --->   "%or_ln117_219 = or i1 %or_ln117_215, i1 %and_ln102_272" [firmware/BDT.h:117]   --->   Operation 171 'or' 'or_ln117_219' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 172 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_238)   --->   "%select_ln117_237 = select i1 %or_ln117_218, i5 %select_ln117_236, i5 27" [firmware/BDT.h:117]   --->   Operation 172 'select' 'select_ln117_237' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 173 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_240)   --->   "%or_ln117_220 = or i1 %or_ln117_219, i1 %and_ln102_302" [firmware/BDT.h:117]   --->   Operation 173 'or' 'or_ln117_220' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 174 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln117_238 = select i1 %or_ln117_219, i5 %select_ln117_237, i5 28" [firmware/BDT.h:117]   --->   Operation 174 'select' 'select_ln117_238' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 175 [1/1] (0.97ns)   --->   "%or_ln117_221 = or i1 %or_ln117_219, i1 %and_ln102_280" [firmware/BDT.h:117]   --->   Operation 175 'or' 'or_ln117_221' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 176 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_240)   --->   "%select_ln117_239 = select i1 %or_ln117_220, i5 %select_ln117_238, i5 29" [firmware/BDT.h:117]   --->   Operation 176 'select' 'select_ln117_239' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 177 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln117_240 = select i1 %or_ln117_221, i5 %select_ln117_239, i5 30" [firmware/BDT.h:117]   --->   Operation 177 'select' 'select_ln117_240' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 8 <SV = 7> <Delay = 3.20>
ST_8 : Operation 178 [1/1] (0.00ns)   --->   "%specpipeline_ln86 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_13" [firmware/BDT.h:86]   --->   Operation 178 'specpipeline' 'specpipeline_ln86' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 179 [1/1] (0.00ns) (grouped into LUT with out node agg_result)   --->   "%xor_ln104_117 = xor i1 %icmp_ln86_232, i1 1" [firmware/BDT.h:104]   --->   Operation 179 'xor' 'xor_ln104_117' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 180 [1/1] (0.00ns) (grouped into LUT with out node agg_result)   --->   "%and_ln102_303 = and i1 %icmp_ln86_248, i1 %xor_ln104_117" [firmware/BDT.h:102]   --->   Operation 180 'and' 'and_ln102_303' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 181 [1/1] (0.00ns) (grouped into LUT with out node agg_result)   --->   "%and_ln102_304 = and i1 %and_ln102_303, i1 %and_ln104_45" [firmware/BDT.h:102]   --->   Operation 181 'and' 'and_ln102_304' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 182 [1/1] (0.00ns) (grouped into LUT with out node agg_result)   --->   "%or_ln117_222 = or i1 %or_ln117_221, i1 %and_ln102_304" [firmware/BDT.h:117]   --->   Operation 182 'or' 'or_ln117_222' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 183 [1/1] (0.00ns) (grouped into LUT with out node agg_result)   --->   "%select_ln117_241 = select i1 %or_ln117_222, i5 %select_ln117_240, i5 31" [firmware/BDT.h:117]   --->   Operation 183 'select' 'select_ln117_241' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 184 [1/1] (3.20ns) (out node of the LUT)   --->   "%agg_result = sparsemux i12 @_ssdm_op_SparseMux.ap_auto.32i12.i12.i5, i5 0, i12 4020, i5 1, i12 59, i5 2, i12 68, i5 3, i12 253, i5 4, i12 725, i5 5, i12 77, i5 6, i12 671, i5 7, i12 223, i5 8, i12 159, i5 9, i12 3709, i5 10, i12 3987, i5 11, i12 454, i5 12, i12 3630, i5 13, i12 139, i5 14, i12 1505, i5 15, i12 427, i5 16, i12 1, i5 17, i12 451, i5 18, i12 210, i5 19, i12 22, i5 20, i12 416, i5 21, i12 4044, i5 22, i12 4037, i5 23, i12 232, i5 24, i12 246, i5 25, i12 3678, i5 26, i12 380, i5 27, i12 955, i5 28, i12 4033, i5 29, i12 116, i5 30, i12 4058, i5 31, i12 3878, i12 0, i5 %select_ln117_241" [firmware/BDT.h:118]   --->   Operation 184 'sparsemux' 'agg_result' <Predicate = true> <Delay = 3.20> <CoreInst = "SparseMux">   --->   Core 132 'SparseMux' <Latency = 0> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 185 [1/1] (0.00ns)   --->   "%ret_ln122 = ret i12 %agg_result" [firmware/BDT.h:122]   --->   Operation 185 'ret' 'ret_ln122' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.000ns, clock uncertainty: 1.350ns.

 <State 1>: 3.114ns
The critical path consists of the following:
	wire read operation ('p_read', firmware/BDT.h:86) on port 'p_read23' (firmware/BDT.h:86) [25]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln86', firmware/BDT.h:86) [48]  (2.136 ns)
	'and' operation 1 bit ('and_ln102', firmware/BDT.h:102) [80]  (0.978 ns)

 <State 2>: 2.934ns
The critical path consists of the following:
	'and' operation 1 bit ('and_ln102_269', firmware/BDT.h:102) [86]  (0.978 ns)
	'and' operation 1 bit ('and_ln102_273', firmware/BDT.h:102) [98]  (0.978 ns)
	'or' operation 1 bit ('or_ln117', firmware/BDT.h:117) [140]  (0.978 ns)

 <State 3>: 2.997ns
The critical path consists of the following:
	'and' operation 1 bit ('and_ln102_281', firmware/BDT.h:102) [114]  (0.000 ns)
	'xor' operation 1 bit ('xor_ln117', firmware/BDT.h:117) [138]  (0.000 ns)
	'select' operation 2 bit ('select_ln117', firmware/BDT.h:117) [141]  (0.000 ns)
	'select' operation 2 bit ('select_ln117_213', firmware/BDT.h:117) [142]  (0.000 ns)
	'select' operation 3 bit ('select_ln117_214', firmware/BDT.h:117) [145]  (0.993 ns)
	'select' operation 3 bit ('select_ln117_215', firmware/BDT.h:117) [147]  (0.000 ns)
	'select' operation 3 bit ('select_ln117_216', firmware/BDT.h:117) [149]  (0.980 ns)
	'select' operation 3 bit ('select_ln117_217', firmware/BDT.h:117) [150]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_218', firmware/BDT.h:117) [153]  (1.024 ns)

 <State 4>: 3.072ns
The critical path consists of the following:
	'and' operation 1 bit ('and_ln102_287', firmware/BDT.h:102) [120]  (0.000 ns)
	'or' operation 1 bit ('or_ln117_201', firmware/BDT.h:117) [152]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_219', firmware/BDT.h:117) [155]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_220', firmware/BDT.h:117) [157]  (1.024 ns)
	'select' operation 4 bit ('select_ln117_221', firmware/BDT.h:117) [159]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_222', firmware/BDT.h:117) [161]  (1.024 ns)
	'select' operation 4 bit ('select_ln117_223', firmware/BDT.h:117) [163]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_224', firmware/BDT.h:117) [165]  (1.024 ns)

 <State 5>: 3.645ns
The critical path consists of the following:
	'xor' operation 1 bit ('xor_ln104_113', firmware/BDT.h:104) [105]  (0.000 ns)
	'and' operation 1 bit ('and_ln102_291', firmware/BDT.h:102) [124]  (0.000 ns)
	'and' operation 1 bit ('and_ln102_292', firmware/BDT.h:102) [125]  (0.000 ns)
	'or' operation 1 bit ('or_ln117_207', firmware/BDT.h:117) [164]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_225', firmware/BDT.h:117) [166]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_226', firmware/BDT.h:117) [169]  (1.215 ns)
	'select' operation 5 bit ('select_ln117_227', firmware/BDT.h:117) [171]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_228', firmware/BDT.h:117) [173]  (1.215 ns)
	'select' operation 5 bit ('select_ln117_229', firmware/BDT.h:117) [175]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_230', firmware/BDT.h:117) [177]  (1.215 ns)

 <State 6>: 3.645ns
The critical path consists of the following:
	'and' operation 1 bit ('and_ln102_296', firmware/BDT.h:102) [129]  (0.000 ns)
	'or' operation 1 bit ('or_ln117_212', firmware/BDT.h:117) [176]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_231', firmware/BDT.h:117) [179]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_232', firmware/BDT.h:117) [181]  (1.215 ns)
	'select' operation 5 bit ('select_ln117_233', firmware/BDT.h:117) [183]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_234', firmware/BDT.h:117) [185]  (1.215 ns)
	'select' operation 5 bit ('select_ln117_235', firmware/BDT.h:117) [187]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_236', firmware/BDT.h:117) [189]  (1.215 ns)

 <State 7>: 3.408ns
The critical path consists of the following:
	'or' operation 1 bit ('or_ln117_219', firmware/BDT.h:117) [190]  (0.978 ns)
	'select' operation 5 bit ('select_ln117_238', firmware/BDT.h:117) [193]  (1.215 ns)
	'select' operation 5 bit ('select_ln117_239', firmware/BDT.h:117) [195]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_240', firmware/BDT.h:117) [197]  (1.215 ns)

 <State 8>: 3.205ns
The critical path consists of the following:
	'xor' operation 1 bit ('xor_ln104_117', firmware/BDT.h:104) [113]  (0.000 ns)
	'and' operation 1 bit ('and_ln102_303', firmware/BDT.h:102) [136]  (0.000 ns)
	'and' operation 1 bit ('and_ln102_304', firmware/BDT.h:102) [137]  (0.000 ns)
	'or' operation 1 bit ('or_ln117_222', firmware/BDT.h:117) [196]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_241', firmware/BDT.h:117) [198]  (0.000 ns)
	'sparsemux' operation 12 bit ('agg_result', firmware/BDT.h:118) [199]  (3.205 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
