// Seed: 2542960906
module module_0;
  logic id_1 = id_1;
  assign module_2.id_4 = 0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  output wire id_2;
  output wire id_1;
  module_0 modCall_1 ();
  localparam id_4 = 1;
endmodule
module module_2 #(
    parameter id_3 = 32'd96
) (
    input  uwire id_0,
    input  tri1  id_1,
    input  tri1  id_2,
    output tri1  _id_3
    , id_7,
    input  uwire id_4,
    input  wor   id_5
);
  logic id_8[-1 : id_3];
  module_0 modCall_1 ();
  logic [7:0] id_9;
  assign id_9[1] = 1;
endmodule
