," 作者:Dally, William J.",,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
,h-index = 59 (在纳入 h-Index 的 249 文献中，有 59 篇已被至少引用 59 次。),,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
,,,,,,,<1970,1970,1971,1972,1973,1974,1975,1976,1977,1978,1979,1980,1981,1982,1983,1984,1985,1986,1987,1988,1989,1990,1991,1992,1993,1994,1995,1996,1997,1998,1999,2000,2001,2002,2003,2004,2005,2006,2007,2008,2009,2010,2011,2012,2013,2014,2015,2016,2017,2018,2019,2020,>2020,总计
出版年份,文献标题,作者,ISSN,期刊标题,卷,期,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,1,6,22,23,42,110,97,158,236,163,197,169,209,152,210,273,313,414,554,574,629,717,841,1060,1056,1129,1136,1140,1036,1071,1077,1232,1721,2093,367,0,20229
2001,"Route packets, not wires: On-chip interconnection networks","Dally W.J., Towles B.",0738100X,Proceedings - Design Automation Conference,, ,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,23,59,102,113,134,153,193,188,230,211,196,174,145,125,108,104,91,77,14,0,2441
1987,Deadlock-Free Message Routing in Multiprocessor Interconnection Networks,Dally W.J.,189340,IEEE Transactions on Computers,C-36,5,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,7,10,16,43,29,55,75,46,62,49,61,34,55,58,40,41,41,42,49,38,49,65,47,53,58,40,55,28,30,25,19,21,3,0,1344
2015,Learning both weights and connections for efficient neural networks,"Han S., Pool J., Tran J., Dally W.J.",10495258,Advances in Neural Information Processing Systems,2015-, ,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,43,139,315,509,94,0,1101
1992,Virtual-Channel Flow Control,Dally W.J.,10459219,IEEE Transactions on Parallel and Distributed Systems,3,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,15,19,19,25,21,27,21,32,36,38,36,46,37,51,48,34,50,35,47,49,38,42,43,28,17,19,26,4,0,903
2016,EIE: Efficient Inference Engine on Compressed Deep Neural Network,"Han S., Liu X., Mao H., Pu J., Pedram A., Horowitz M.A., Dally W.J.",,"Proceedings - 2016 43rd International Symposium on Computer Architecture, ISCA 2016",, ,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,10,79,245,301,41,0,676
1990,Performance Analysis of k-ary n-cube Interconnection Networks,Dally W.J.,189340,IEEE Transactions on Computers,39,6,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,13,13,23,29,25,23,22,39,18,19,33,20,26,27,30,29,23,19,31,23,36,22,20,17,23,8,14,8,8,1,0,642
2000,Memory access scheduling,"Rixner Scott, Dally William J., Kapasi Ujval J., Mattson Peter, Owens John D.",8847495,"Conference Proceedings - Annual International Symposium on Computer Architecture, ISCA",, ,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,12,6,5,6,14,10,20,23,34,29,45,40,48,69,53,54,46,48,43,5,0,610
2016,"Deep compression: Compressing deep neural networks with pruning, trained quantization and Huffman coding","Han S., Mao H., Dally W.J.",,"4th International Conference on Learning Representations, ICLR 2016 - Conference Track Proceedings",, ,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,18,79,201,255,47,0,600
2010,The GPU computing era,"Nickolls J., Dally W.J.",2721732,IEEE Micro,30,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,58,76,70,63,53,64,54,46,46,13,0,549
1986,The torus routing chip,"Dally W.J., Seitz C.L.",1782770,Distributed Computing,1,4,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,4,6,6,4,15,11,16,22,14,15,23,16,10,19,12,17,15,21,12,19,15,10,24,18,19,21,9,14,16,4,7,6,7,1,0,448
2008,"Technology-driven, highly-scalable dragonfly topology","Kim J., Dally W.J., Scott S., Abts D.",10636897,Proceedings - International Symposium on Computer Architecture,, ,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,11,8,15,23,27,30,42,52,67,56,49,9,0,389
2001,Delay model and speculative architecture for pipelined routers,"Peh Li-Shiuan, Dally William J.",,IEEE High-Performance Computer Architecture Symposium Proceedings,, ,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,10,2,1,6,11,13,28,33,45,41,46,34,25,27,27,20,10,6,3,0,389
2013,A detailed and flexible cycle-accurate Network-on-Chip simulator,"Jiang N., Balfour J., Becker D.U., Towles B., Dally W.J., Michelogiannakis G., Kim J.",,ISPASS 2013 - IEEE International Symposium on Performance Analysis of Systems and Software,, ,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,25,64,63,72,68,74,13,0,385
2006,Design tradeoffs for tiled CMP on-chip networks,"Balfour J., Dally W.J.",,Proceedings of the International Conference on Supercomputing,, ,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,19,31,38,41,54,43,28,40,25,17,15,7,3,0,367
2007,Research challenges for on-chip interconnection networks,"Owens J.D., Dally W.J., Ho R., Jayashima D.N., Keckler S.W., Peh L.-S.",2721732,IEEE Micro,27,5,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,14,33,44,48,43,48,22,37,26,19,15,8,2,0,359
2011,GPUs and the future of parallel computing,"Keckler S.W., Dally W.J., Khailany B., Garland M., Glasco D.",2721732,IEEE Micro,31,5,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,19,36,41,45,51,52,39,48,14,0,346
1993,Deadlock-Free Adaptive Routing in Multicomputer Networks Using Virtual Channels,"Dally W.J., Aoki H.",10459219,IEEE Transactions on Parallel and Distributed Systems,4,4,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,17,10,10,10,17,11,16,11,14,9,24,15,18,12,5,10,10,14,9,12,11,12,18,13,8,17,0,0,333
2007,Flattened butterfly: A cost-efficient topology for high-radix networks,"Kim J., Dally W.J., Abts D.",10636897,Proceedings - International Symposium on Computer Architecture,, ,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,3,5,11,19,18,28,31,23,37,37,39,33,15,6,0,305
2006,Sequoia: Programming the memory hierarchy,"Fatahalian K., Horn D.R., Knight T.J., Leem L., Houston M., Park J.Y., Erez M., Ren M., Aiken A., Dally W.J., Hanrahan P.",,"Proceedings of the 2006 ACM/IEEE Conference on Supercomputing, SC'06",, ,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,7,25,32,36,40,28,19,23,17,15,9,12,9,2,0,274
2001,Imagine: Media processing with streams,"Khailany B., Dally W.J., Kapasi U.J., Mattson P., Namkoong J., Owens J.D., Towles B., Chang A., Rixner S.",2721732,IEEE Micro,21,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,3,14,17,16,19,21,19,25,24,21,12,13,9,8,6,2,5,2,2,0,0,238
2007,Flattened butterfly topology for on-chip networks,"Kim J., Balfour J., Dally W.J.",10724451,"Proceedings of the Annual International Symposium on Microarchitecture, MICRO",, ,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,3,22,19,19,24,23,23,26,22,12,15,13,4,0,225
2000,Smart Memories: A modular reconfigurable architecture,"Mai Ken, Paaske Tim, Jayasena Nuwan, Ho Ron, Dally William J., Horowitz Mark",8847495,"Conference Proceedings - Annual International Symposium on Computer Architecture, ISCA",, ,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,9,14,17,23,14,18,20,14,11,12,10,6,9,2,6,12,8,8,9,0,0,222
2003,Programmable stream processors,"Kapasi U.J., Rixner S., Dally W.J., Khailany B., Ahn J.H., Mattson P., Owens J.D.",189162,Computer,36,8,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,13,16,20,25,27,24,21,14,9,18,8,5,3,2,1,3,1,0,211
2007,A 14-mW 6.25-Gb/s transceiver in 90-nm CMOS,"Poulton J., Palmer R., Fuller A.M., Greer T., Eyles J., Dally W.J., Horowitz M.",189200,IEEE Journal of Solid-State Circuits,42,12,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,4,17,18,27,20,25,28,16,14,16,5,6,3,0,200
2017,ESE: Efficient speech recognition engine with sparse LSTM on FPGA,"Han S., Kang J., Mao H., Hu Y., Li X., Li Y., Xie D., Luo H., Yao S., Wang Y., Yang H., Dally W.J.",,FPGA 2017 - Proceedings of the 2017 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays,, ,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,20,57,96,16,0,189
1990,Virtual-channel flow control,Dally William J.,1497111,Conference Proceedings - Annual Symposium on Computer Architecture,, ,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,4,11,5,17,4,5,5,2,1,0,1,4,1,2,6,3,3,9,14,12,14,6,11,6,10,12,6,3,6,1,0,184
2017,SCNN: An accelerator for compressed-sparse convolutional neural networks,"Parashar A., Rhu M., Mukkara A., Puglielli A., Venkatesan R., Khailany B., Emer J., Keckler S.W., Dally W.J.",10636897,Proceedings - International Symposium on Computer Architecture,128643, ,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,3,73,96,10,0,182
2011,Energy-efficient mechanisms for managing thread context in throughput processors,"Gebhart M., Johnson D.R., Tarjan D., Keckler S.W., Dally W.J., Lindholm E., Skadron K.",10636897,Proceedings - International Symposium on Computer Architecture,, ,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2,8,24,23,29,30,19,26,14,2,0,177
2000,Low-power area-efficient high-speed I/O circuit techniques,"Lee M.-J.E., Dally W.J., Chiang P.",189200,IEEE Journal of Solid-State Circuits,35,11,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2,9,13,13,11,16,6,14,12,6,10,5,12,11,5,7,2,10,5,0,0,169
2002,The imagine stream processor,"Kapasi U.J., Dally W.J., Rixner S., Owens J.D., Khailany B.",,Proceedings - IEEE International Conference on Computer Design: VLSI in Computers and Processors,, ,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,7,8,15,9,22,19,23,12,6,8,13,6,4,3,4,4,2,0,0,165
2000,Register organization for media processing,"Rixner S., Dally W.J., Khailany B., Mattson P., Kapasi U.J., Owens J.D.",15300897,IEEE High-Performance Computer Architecture Symposium Proceedings,, ,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2,4,5,8,12,17,22,21,15,13,6,10,9,4,3,2,0,5,2,1,0,0,161
2005,Microarchitecture of a high-radix router,"Kim J., Dally W.J., Towles B., Gupta A.K.",10636897,Proceedings - International Symposium on Computer Architecture,, ,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,9,5,12,12,17,13,20,8,19,11,5,6,10,3,0,156
2002,A low-power multiplying DLL for low-jitter multigigahertz clock generation in highly integrated digital chips,"Farjad-Rad R., Dally W., Ng H.-T., Senthinathan R., Lee M.-J.E., Rathi R., Poulton J.",189200,IEEE Journal of Solid-State Circuits,37,12,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,5,7,10,5,8,14,15,10,12,9,11,7,5,10,4,10,7,1,0,150
2006,The BlackWidow high-radix clos network,"Scott S., Abts D., Kim J., Dally W.J.",10636897,Proceedings - International Symposium on Computer Architecture,2006, ,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,5,6,10,7,10,23,18,9,11,15,8,9,8,1,0,141
1993,J-Machine multicomputer. An architectural evaluation,"Noakes Michael D., Wallach Deborah A., Dally William J.",,Conference Proceedings - Annual Symposium on Computer Architecture,, ,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,9,3,10,11,7,8,1,3,5,5,9,5,2,6,6,5,8,7,5,5,2,2,3,4,6,1,0,0,138
1998,Bandwidth-efficient architecture for media processing,"Rixner Scott, Dally William J., Kapasi Ujval J., Khailany Brucek, Lopez-Lagunas Abelardo, Mattson Peter R., Owens John D.",10724451,Proceedings of the Annual International Symposium on Microarchitecture,, ,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2,7,15,10,9,18,13,9,7,7,8,4,6,8,6,2,0,0,1,1,4,0,0,137
2003,GOAL: A load-balanced adaptive routing algorithm for torus networks,"Singh A., Dally W.J., Gupta A.K., Towles B.",8847495,"Conference Proceedings - Annual International Symposium on Computer Architecture, ISCA",, ,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,4,6,6,4,8,7,1,9,11,12,9,10,14,14,5,3,1,0,125
2003,Merrimac: Supercomputing with streams,"Dally W.J., Labonte F., Das A., Hanrahan P., Ahn J.-H., Gummaraju J., Erez M., Jayasena N., Buck I., Knight T.J., Kapasi U.J.",,"Proceedings of the 2003 ACM/IEEE Conference on Supercomputing, SC 2003",, ,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2,1,5,12,9,20,21,8,10,11,10,1,4,1,4,0,0,0,119
1991,Express Cubes: Improving the Performance of k-ary n-cube Interconnection Networks,Dally W.J.,189340,IEEE Transactions on Computers,40,9,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,1,1,3,1,6,1,1,2,2,2,3,3,1,4,2,4,8,7,9,14,9,8,5,4,3,6,2,3,2,0,118
2008,Efficient embedded computing,"Dally W.J., Balfour J., Black-Shaffer D., Chen J., Harting R.C., Parikh V., Park J., Sheffield D.",189162,Computer,41,7,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,5,11,14,11,17,11,15,8,11,0,7,0,0,110
2003,Jitter transfer characteristics of delay-locked loops - Theories and design techniques,"Lee M.-J.E., Dally W.J., Greer T., Ng H.-T., Farjad-Rad R., Poulton J., Senthinathan R.",189200,IEEE Journal of Solid-State Circuits,38,4,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,3,4,6,6,10,6,10,7,7,7,5,1,5,8,4,4,3,0,0,96
2000,Flit-reservation flow control,"Peh L.-S., Dally W.J.",,IEEE High-Performance Computer Architecture Symposium Proceedings,, ,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2,1,4,3,4,0,6,1,9,4,7,3,8,5,6,12,4,7,6,2,0,94
1992,The message-driven processor: A multicomputer processing node with efficient mechanisms,"Dally William J., Fiske J.A.Stuart, Keen John S., Lethin Richard A., Noakes Michael D., Nuth Peter R., Davison Roy E., Fyler Gregory A.",2721732,IEEE Micro,12,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,5,3,16,14,8,4,6,5,0,2,2,2,7,0,2,5,2,1,3,0,0,1,0,0,0,2,1,1,0,0,92
2010,Evaluating bufferless flow control for on-chip networks,"Michelogiannakis G., Sanchez D., Dally W.J., Kozyrakis C.",,NOCS 2010 - The 4th ACM/IEEE International Symposium on Networks-on-Chip,, ,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2,8,17,14,15,11,7,5,5,5,2,0,91
1997,Transmitter equalization for 4-GBPA signaling,"Dally W.J., Poulton J.",2721732,IEEE Micro,17,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,5,2,3,2,3,10,16,10,6,9,4,4,4,3,3,1,3,0,0,2,0,0,0,0,90
2004,Evaluating the imagine stream architecture,"Ahn J.H., Dally W.J., Khailany B., Kapasi U.J., Das A.",10636897,"Conference Proceedings - Annual International Symposium on Computer Architecture, ISCA",31, ,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,4,10,13,16,8,10,6,7,3,5,4,0,1,0,0,1,0,89
2001,Delay model for router microarchitectures,"Peh L.-S., Dally W.J., Li-Shiuan P.",2721732,IEEE Micro,21,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,1,3,4,5,7,9,3,6,12,8,5,3,2,2,3,3,2,3,1,0,83
2003,Guaranteed scheduling for switches with configuration overhead,"Towles B., Dally W.J.",10636692,IEEE/ACM Transactions on Networking,11,5,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2,8,17,5,2,12,2,3,1,3,4,3,6,4,6,4,0,0,82
2012,"Unifying primary cache, scratch, and register file memories in a throughput processor","Gebhart M., Keckler S.W., Khailany B., Krashinsky R., Dally W.J.",,"Proceedings - 2012 IEEE/ACM 45th International Symposium on Microarchitecture, MICRO 2012",, ,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,3,9,16,15,14,14,6,0,0,77
2009,Indirect adaptive routing on large scale interconnection networks,"Jiang N., Kim J., Dally W.J.",10636897,Proceedings - International Symposium on Computer Architecture,, ,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,2,2,6,6,5,9,9,12,11,8,0,0,71
2009,Elastic-buffer flow control for on-chip networks,"Michelogiannakis G., Balfour J., Dally W.J.",15300897,Proceedings - International Symposium on High-Performance Computer Architecture,, ,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,4,9,9,8,10,5,7,4,4,5,4,0,0,69
2006,Compiling for stream processing,"Das A., Dally W.J., Mattson P.",1089795X,"Parallel Architectures and Compilation Techniques - Conference Proceedings, PACT",2006, ,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,5,13,12,9,4,9,6,4,2,1,0,0,0,0,0,65
2002,Media processing applications on the imagine stream processor,"Owens J.D., Rixner S., Kapasi U.J., Mattson P., Towles B., Serebrin B., Dally W.J.",10636404,Proceedings-IEEE International Conference on Computer Design: VLSI in Computers and Processors,, ,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,3,2,3,6,12,10,12,4,0,6,2,2,0,2,0,0,0,0,0,64
1994,The reliable router: A reliable and high-performance communication substrate for parallel computers,"Dally W.J., Dennison L.R., Harris D., Kan K., Xanthopoulos T.",3029743,Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics),853, ,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,3,3,5,7,8,5,3,3,5,1,3,0,2,2,1,3,1,2,1,3,1,1,0,0,0,64
2000,Efficient conditional operations for data-parallel architectures,"Kapasi Ujval J., Dally William J., Rixner Scott, Mattson Peter R., Owens John D., Khailany Brucek",10724451,Proceedings of the Annual International Symposium on Microarchitecture,, ,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,3,4,7,6,3,6,2,4,5,2,5,3,2,4,2,2,2,0,0,0,63
2007,Flattened butterfly topology for on-chip networks,"Kim J., Balfour J., Dally W.J.",15566056,IEEE Computer Architecture Letters,6,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,2,3,6,6,6,4,5,6,2,7,6,5,1,0,60
2004,How scaling will change processor architecture,"Horowitz M., Dally W.",1936530,Digest of Technical Papers - IEEE International Solid-State Circuits Conference,47, ,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,3,7,5,3,6,5,9,1,4,3,6,1,2,1,2,1,0,0,59
2004,Globally Adaptive Load-Balanced Routing on Tori,"Singh A., Dally W.J., Towles B., Gupta A.K.",15566056,IEEE Computer Architecture Letters,3,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,3,4,5,3,7,2,7,6,8,5,1,4,2,1,0,0,0,59
1995,M-machine multicomputer,"Fillo Marco, Keckler Stephen W., Dally William J., Carter Nicholas P., Chang Andrew, Gurevich Yevgeny, Lee Whay S.",10724451,Proceedings of the Annual International Symposium on Microarchitecture,, ,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,3,5,7,6,3,6,6,1,3,2,2,1,1,2,1,3,2,0,1,1,2,1,0,0,0,59
2007,A 14mW 6.25Gb/S transceiver in 90nm CMOS for serial chip-to-chip communications,"Palmer R., Poulton J., Dally W.J., Eyles J., Fuller A.M., Greer T., Horowitz M., Kellam M., Quan F., Zarkeshvari F.",1936530,Digest of Technical Papers - IEEE International Solid-State Circuits Conference,, ,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,12,8,12,6,3,2,2,2,1,1,1,1,0,0,57
1999,"VLSI architecture: Past, present, and future","Dally W.J., Lacy S.",,"Proceedings - 20th Anniversary Conference on Advanced Research in VLSI, ARVLSI 1999",, ,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,7,4,2,3,6,5,5,2,7,4,6,0,1,1,0,0,0,2,1,1,0,0,57
2007,Compilation for explicitly managed memory hierarchies,"Knight T.J., Park J.Y., Ren M., Houston M., Erez M., Fatahalian K., Aiken A., Dally W.J., Hanrahan P.",,"Proceedings of the ACM SIGPLAN Symposium on Principles and Practice of Parallel Programming, PPOPP",, ,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2,9,7,19,6,2,5,1,2,0,1,1,0,0,0,55
1987,ARCHITECTURE OF A MESSAGE-DRIVEN PROCESSOR.,"Dally William J., Chao Linda, Chien Andrew, Hassoun Soha, Horwat Waldemar, Kaplan Jon, Song Paul, Totty Brian, Wills Scott",1497111,Conference Proceedings - Annual Symposium on Computer Architecture,, ,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,3,6,3,5,5,2,1,2,0,5,1,1,1,0,1,1,1,2,0,1,0,0,1,0,0,0,1,0,1,2,0,0,0,52
2014,Scaling the Power Wall: A Path to Exascale,"Villa O., Johnson D.R., O'Connor M., Bolotin E., Nellans D., Luitjens J., Sakharnykh N., Wang P., Micikevicius P., Scudiero A., Keckler S.W., Dally W.J.",21674329,"International Conference for High Performance Computing, Networking, Storage and Analysis, SC",2015-, January,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,7,12,11,14,1,0,51
2008,"A Programmable 512 GOPS Stream Processor for Signal, Image, and Video Processing","Khailany B.K., Williams T., Lin J., Long E.P., Rygh M., Tovey D.W., Dally W.J.",189200,IEEE Journal of Solid-State Circuits,43,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,3,4,7,7,8,8,5,3,1,2,1,1,0,0,50
2011,A compile-time managed multi-level register file hierarchy,"Gebhart M., Keckler S.W., Dally W.J.",10724451,"Proceedings of the Annual International Symposium on Microarchitecture, MICRO",, ,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,3,7,8,10,7,8,3,0,0,47
2009,Allocator implementations for network-on-chip routers,"Becker D.U., Dally W.J.",,"Proceedings of the Conference on High Performance Computing Networking, Storage and Analysis, SC '09",, ,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,3,5,10,5,10,4,3,3,2,0,0,46
2000,Role of custom design in ASIC chips,"Dally William J., Chang Andrew",0738100X,Proceedings - Design Automation Conference,, ,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,4,2,6,9,5,2,2,1,1,3,1,0,3,3,3,0,1,0,0,0,0,46
2003,0.622-8.0Gbps 150mW Serial IO Macrocell with Fully Flexible Preemphasis and Equalization,"Farjad-Rad R., Ng H.-T., Lee M.-J.E., Senthinathan R., Dally W.J., Nguyen A., Rathi R., Poulton J., Edmondson J., Tran J., Yazdanmehr H.",,"IEEE Symposium on VLSI Circuits, Digest of Technical Papers",, ,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,3,5,5,4,3,5,2,2,1,0,3,5,1,2,1,0,1,0,0,43
2002,Worst-case traffic for oblivious routing functions,"Towles B., Dally W.J.",,Annual ACM Symposium on Parallel Algorithms and Architectures,, ,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2,0,2,0,2,3,8,3,2,5,3,4,2,5,1,0,1,0,0,43
1992,Processor coupling: Integrating compile time and runtime scheduling for parallelism,"Keckler Stephen W., Dally William J.",,Conference Proceedings - Annual Symposium on Computer Architecture,, ,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,3,5,5,6,2,3,2,2,0,3,2,3,2,0,0,1,0,1,0,1,0,0,0,0,0,0,0,0,42
2004,Stream Processors,"Dally W.J., Kapasi U.J., Khailany B., Ahn J.H., Das A.",15427730,Queue,2,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,2,8,7,9,4,3,3,1,2,0,0,1,0,0,0,0,41
1998,Exploiting fine-grain thread level parallelism on the MIT multi-ALU processor,"Keckler Stephen W., Dally William J., Maskit Daniel, Carter Nicholas P., Chang Andrew, Lee Whay S.",8847495,"Conference Proceedings - Annual International Symposium on Computer Architecture, ISCA",, ,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,4,4,0,3,3,0,1,2,6,0,1,3,1,0,1,4,4,0,1,1,1,0,0,41
1990,Concurrent aggregates (CA),"Chien A.A., Dally W.J.",3621340,ACM SIGPLAN Notices,25,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,3,1,5,3,1,2,1,3,0,2,2,2,4,0,1,5,1,0,0,0,2,0,0,0,0,1,1,0,0,0,0,40
2006,Adaptive routing in high-radix clos network,"Kim J., Dally W.J., Abts D.",,"Proceedings of the 2006 ACM/IEEE Conference on Supercomputing, SC'06",, ,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,3,1,3,5,1,3,10,4,4,2,3,0,0,39
1987,DESIGN OF A SELF-TIMED VLSI MULTICOMPUTER COMMUNICATION CONTROLLER.,"Dally William J., Song Paul",,,, ,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,1,4,5,4,5,3,1,1,1,2,2,2,0,1,1,0,2,0,1,0,1,0,0,0,0,0,0,0,0,1,0,0,0,39
2013,A 0.54 pJ/b 20 Gb/s Ground-Referenced Single-Ended Short-Reach Serial Link in 28 nm CMOS for Advanced Packaging Applications,"Poulton J.W., Dally W.J., Chen X., Eyles J.G., Greer III T.H., Tell S.G., Wilson J.M., Gray C.T.",189200,IEEE Journal of Solid-State Circuits,48,12,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,3,5,5,7,6,10,2,0,38
2009,Cost-efficient dragonfly topology for large-scale systems,"Kim J., Dally W., Scott S., Abts D.",2721732,IEEE Micro,29,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2,0,3,3,7,5,3,6,2,3,4,0,0,38
2008,An energy-efficient processor architecture for embedded systems,"Balfour J., Dally W.J., Black-Schaffer D., Parikh V., Park J.",15566056,IEEE Computer Architecture Letters,7,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,4,5,9,5,6,5,2,0,0,2,0,0,38
1999,GAD: a 12-GS/s CMOS 4-bit A/D converter for an equalized multi-level link,"Ellersick William, Ken Chih-Kong, Horowitz Mark, Dally William",,"IEEE Symposium on VLSI Circuits, Digest of Technical Papers",, ,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2,3,2,2,3,6,4,2,2,0,3,2,1,4,1,0,1,0,0,0,0,0,38
2004,A 33-mW 8-Gb/s CMOS clock multiplier and CDR for highly integrated I/Os,"Farjad-Rad R., Nguyen A., Tran J.M., Greer T., Poulton J., Dally W.J., Edmondson J.H., Senthinathan R., Rathi R., Lee M.-J.E., Ng H.-T.",189200,IEEE Journal of Solid-State Circuits,39,9,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,5,5,6,3,5,4,2,3,3,0,0,1,0,0,0,0,0,37
2000,A 90mw 4Gb/s equalized I/O circuit with input offset cancellation,"Lee M.-J.E., Dally W., Chiang P.",1936530,Digest of Technical Papers - IEEE International Solid-State Circuits Conference,, ,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,4,6,5,5,2,3,1,2,1,2,3,0,0,1,0,0,0,1,0,0,0,37
1999,Interconnect-Limited VLSI architecture,Dally W.J.,,"Proceedings of the IEEE 1999 International Interconnect Technology Conference, IITC 1999",, ,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,3,6,4,1,2,4,3,5,2,2,1,1,2,0,0,0,0,0,0,1,0,0,37
2003,Exploring the VLSI scalability of stream processors,"Khailany B., Dally W.J., Rixner S., Kapasi U.J., Owens J.D., Towles B.",15300897,Proceedings - International Symposium on High-Performance Computer Architecture,12, ,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,5,5,4,2,2,2,3,1,2,1,1,0,0,0,1,0,0,0,35
1999,Register organization for media processing,"Rixner Scott, Dally William J., Khailany Brucek, Mattson Peter, Kapasi Ujval J., Owens John D.",,IEEE High-Performance Computer Architecture Symposium Proceedings,, ,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2,5,3,5,2,2,0,2,2,2,2,1,3,2,2,0,0,0,0,0,0,0,35
2000,Polygon rendering on a stream architecture,"Owens John D., Dally William J., Kapasi Ujval J., Rixner Scott, Mattson Peter, Mowery Ben",,Proceedings of the SIGGRAPH/Eurographics Workshop on Graphics Hardware,, ,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2,6,2,9,4,2,0,4,2,0,1,0,1,0,0,0,0,0,0,0,0,33
2004,Stream register files with indexed access,"Jayasena N., Erez M., Ahn J.H., Dally W.J.",15300897,IEEE High-Performance Computer Architecture Symposium Proceedings,10, ,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,3,2,1,5,3,4,2,2,0,0,0,1,4,1,4,0,0,0,32
2003,Throughput-centric routing algorithm design,"Towles B., Dally W.J., Boyd S.",,Annual ACM Symposium on Parallel Algorithms and Architectures,, ,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,2,1,2,2,6,4,2,2,6,2,0,0,1,1,0,0,0,32
2001,An 84-mW 4-Gb/s clock and data recovery circuit for serial link applications,"Edward Lee M.-J., Dally W.J., Poulton J.W., Chiang P., Greenwood S.F.",,"IEEE Symposium on VLSI Circuits, Digest of Technical Papers",, ,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,4,5,6,2,2,2,3,1,0,1,0,0,0,0,1,0,3,1,1,0,32
2013,Elastic buffer flow control for on-chip networks,"Michelogiannakis G., Dally W.J.",189340,IEEE Transactions on Computers,62,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,4,9,4,3,5,6,0,0,31
2005,Scatter-add in data parallel architectures,"Ahn J.H., Erez M., Dally W.J.",15300897,Proceedings - International Symposium on High-Performance Computer Architecture,, ,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,3,2,1,1,2,3,1,1,6,7,0,1,0,0,0,29
2003,A Second-Order Semidigital Clock Recovery Circuit Based on Injection Locking,"Ng H.-T., Farjad-Rad R., Lee M.-J.E., Dally W.J., Greer T., Poulton J., Edmondson J.H., Rathi R., Senthinathan R.",189200,IEEE Journal of Solid-State Circuits,38,12,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,4,2,0,5,4,2,1,2,1,2,2,0,2,0,1,0,0,29
2017,Architecting an Energy-Efficient DRAM System for GPUs,"Chatterjee N., Oconnor M., Lee D., Johnson D.R., Keckler S.W., Rhu M., Dally W.J.",15300897,Proceedings - International Symposium on High-Performance Computer Architecture,, ,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2,10,14,2,0,28
2002,Locality-preserving randomized oblivious routing on torus networks,"Singh A., Dally W.J., Towles B., Gupta A.K.",,Annual ACM Symposium on Parallel Algorithms and Architectures,, ,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,3,1,3,1,0,0,3,0,1,1,2,5,1,4,1,1,0,1,0,28
2012,Network congestion avoidance through speculative reservation,"Jiang N., Becker D.U., Michelogiannakis G., Dally W.J.",15300897,Proceedings - International Symposium on High-Performance Computer Architecture,, ,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,4,2,7,1,2,8,2,0,27
2011,Packet chaining: Efficient single-cycle allocation for on-chip networks,"Michelogiannakis G., Jiang N., Becker D., Dally W.J.",10724451,"Proceedings of the Annual International Symposium on Microarchitecture, MICRO",, ,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,3,8,4,5,3,3,0,0,27
2008,A tuning framework for software-managed memory,"Ren M., Park J.Y., Houston M., Aiken A., Dally W.J.",1089795X,"Parallel Architectures and Compilation Techniques - Conference Proceedings, PACT",, ,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,3,8,5,1,4,0,2,2,1,1,0,0,0,27
2017,Fine-grained DRAM: Energy-efficient DRAM for extreme bandwidth systems,"O'Connor M., Chatterjee N., Lee D., Wilson J., Agrawal A., Keckler S.W., Dally W.J.",10724451,"Proceedings of the Annual International Symposium on Microarchitecture, MICRO",131207, ,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,18,2,0,26
2012,A hierarchical thread scheduler and register file for energy-efficient throughput processors,"Gebhart M., Johnson D.R., Tarjan D., Keckler S.W., Dally W.J., Lindholm E., Skadron K.",7342071,ACM Transactions on Computer Systems,30,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,2,6,5,8,3,1,0,0,26
2006,The design space of data-parallel memory systems,"Ahn J.H., Erez M., Dally W.J.",,"Proceedings of the 2006 ACM/IEEE Conference on Supercomputing, SC'06",, ,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,3,3,1,3,3,3,2,4,1,1,0,0,2,0,0,26
2008,A portable runtime interface for multi-level memory hierarchies,"Houston M., Park J.-Y., Ren M., Knight T., Fatahalian K., Aiken A., Dally W.J., Hanrahan P.",,"Proceedings of the ACM SIGPLAN Symposium on Principles and Practice of Parallel Programming, PPOPP",, ,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,4,1,5,4,1,2,4,1,0,0,2,1,0,0,25
2007,"A programmable 512 GOPS stream processor for signal, image, and video processing","Khailany B., Williams T., Lin J., Long E., Rygh M., Tovey D., Dally W.J.",1936530,Digest of Technical Papers - IEEE International Solid-State Circuits Conference,, ,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,10,7,1,4,1,1,0,0,0,1,0,0,0,0,25
2002,Migration in single chip multiprocessors,"Shaw K.A., Dally W.J.",15566056,IEEE Computer Architecture Letters,1,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,3,0,2,2,2,2,5,4,0,1,0,0,2,2,0,0,0,0,25
1988,Fine-grain message-passing concurrent computers,Dally W.J.,,"Proceedings of the 3rd Conference on Hypercube Concurrent Computers and Applications: Architecture, Software, Computer Systems, and General Issues, C3P 1988",1, ,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,1,3,3,4,5,3,3,0,0,0,0,0,0,1,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,25
2002,Comparing Reyes and OpenGL on a stream architecture,"Owens J.D., Khailany B., Towles B., Dally W.J.",,Proceedings of the SIGGRAPH/Eurographics Workshop on Graphics Hardware,, ,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,2,4,4,1,0,3,6,0,2,0,0,0,0,0,0,1,0,0,0,24
2002,Worst-case traffic for oblivious routing functions,"Towles B., Dally W.J.",15566056,IEEE Computer Architecture Letters,1,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,1,0,0,0,1,1,4,5,3,1,3,0,0,2,1,0,1,0,0,24
2000,Communication scheduling,"Mattson P., Dally W.J., Rixner S., Kapasi U.J., Owens J.D.",,International Conference on Architectural Support for Programming Languages and Operating Systems - ASPLOS,, ,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,2,3,4,0,1,3,3,1,1,1,0,2,1,1,0,0,0,0,0,0,24
1994,Hardware Support for Fast Capability-Based Addressing,"Carter N.P., Keckler S.W., Dally W.J.",3621340,ACM SIGPLAN Notices,29,11,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,1,1,3,3,2,2,10,0,0,24
2010,"The even/odd synchronizer: A fast, all-digital periodic synchronizer","Dally W.J., Tell S.G.",15228681,Proceedings - International Symposium on Asynchronous Circuits and Systems,, ,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2,3,3,7,3,1,2,1,1,0,0,23
2007,Architectural support for the stream execution model on general-purpose processors,"Gummaraju J., Erez M., Coburn J., Rosenblum M., Dally W.J.",1089795X,"Parallel Architectures and Compilation Techniques - Conference Proceedings, PACT",, ,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,3,2,5,1,2,3,2,1,3,1,0,0,0,0,23
2007,Executing irregular scientific applications on stream architectures,"Erez M., Ahn J.H., Gummaraju J., Rosenblum M., Dally W.J.",,Proceedings of the International Conference on Supercomputing,, ,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,3,4,2,6,2,1,3,1,0,0,1,0,0,0,23
2002,Guaranteed scheduling for switches with configuration overhead,"Towles B., Dally W.J.",0743166X,Proceedings - IEEE INFOCOM,1, ,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,9,4,3,1,1,1,0,1,0,1,0,0,1,0,1,0,0,0,0,23
2004,Adaptive channel queue routing on k-ary n-cubes,"Singh A., Dally W.J., Gupta A.K., Towles B.",,Annual ACM Symposium on Parallel Algorithms and Architectures,16, ,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2,1,3,2,2,2,4,2,2,1,1,0,0,0,0,0,0,22
2003,CMOS high-speed I/Os - Present and future,"Lee M.-J.E., Dally W.J., Farjad-Rad R., Ng H.-T., Senthinathan R., Edmondson J., Poulton J.",,Proceedings - IEEE International Conference on Computer Design: VLSI in Computers and Processors,, ,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2,2,1,2,1,2,1,3,0,0,3,0,4,0,1,0,0,0,22
1994,Hardware support for fast capability-based addressing,"Carter N.P., Keckler S.W., Dally W.J.",,International Conference on Architectural Support for Programming Languages and Operating Systems - ASPLOS,129531, ,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,1,1,1,2,0,3,3,1,2,0,1,0,1,2,0,0,1,1,0,0,1,0,0,0,0,22
1987,MARS: A MULTIPROCESSOR-BASED PROGRAMMABLE ACCELERATOR.,"Agrawal Prathima, Dally William J., Fischer W.C., Jagadish H.V., Krishnakumar A.S., Tutundjian Raffi",7407475,IEEE Design and Test of Computers,4,5,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2,2,1,1,1,2,3,1,0,0,0,1,1,0,0,0,0,0,1,1,2,1,0,0,0,0,0,2,0,0,0,0,22
1999,Concurrent event handling through multithreading,"Keckler S.W., Chang A., Lee W.S., Chatterjee S., Dally W.J.",189340,IEEE Transactions on Computers,48,9,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2,2,2,1,2,1,1,0,3,0,1,0,1,0,1,0,0,2,1,1,0,0,21
1997,The M-machine multicomputer,"Fillo M., Keckler S.W., Dally W.J., Carter N.P., Chang A., Gurevich Y., Lee W.S.",8857458,International Journal of Parallel Programming,25,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,4,2,1,5,1,0,2,3,1,0,1,0,0,0,0,0,0,0,0,0,0,21
2012,Adaptive Backpressure: Efficient buffer management for on-chip networks,"Becker D.U., Jiang N., Michelogiannakis G., Dally W.J.",10636404,Proceedings - IEEE International Conference on Computer Design: VLSI in Computers and Processors,, ,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,4,5,3,1,5,1,0,1,0,20
2006,Topology optimization of interconnection networks,"Gupta A.K., Dally W.J.",15566056,IEEE Computer Architecture Letters,5,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,2,3,3,3,2,1,2,0,2,0,0,0,1,0,20
2003,How scaling will change processor architecture,"Horowitz M., Dally W.",1936530,Digest of Technical Papers - IEEE International Solid-State Circuits Conference,47, ,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,4,0,0,2,1,2,4,2,1,0,3,0,0,0,0,0,0,20
2002,VLSI design and verification of the imagine processor,"Khailany B., Dally W.J., Chang A., Kapasi U.J., Namkoong J., Towles B.",,Proceedings - IEEE International Conference on Computer Design: VLSI in Computers and Processors,, ,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,1,1,4,2,6,0,0,2,1,1,0,1,0,0,0,0,0,0,20
2009,Router designs for elastic buffer on-chip networks,"Michelogiannakis G., Dally W.J.",,"Proceedings of the Conference on High Performance Computing Networking, Storage and Analysis, SC '09",, ,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2,7,0,3,2,2,1,2,0,0,0,0,19
2001,Elastic interconnects: Repeater-inserted long wiring capable of compressing and decompressing data,"Mizuno M., Dally W.J., Onishi H.",1936530,Digest of Technical Papers - IEEE International Solid-State Circuits Conference,464, ,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,1,0,1,3,2,3,3,2,0,1,2,0,0,0,0,0,0,0,0,19
2014,Design tradeoffs for tiled CMP onchip networks,"Balfour J., Dally W.J.",,Proceedings of the International Conference on Supercomputing,, ,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2,3,1,0,2,0,2,1,2,0,4,1,0,18
1990,A Hardware Logic Simulation System,"Agrawal P., Dally W.J.",2780070,IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems,9,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,2,2,1,2,2,3,1,1,0,0,0,1,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,1,0,0,18
1989,Experience with CST: Programming and Implementation,"Horwat W., Chien A.A., Dally W.J.",3621340,ACM SIGPLAN Notices,24,7,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,3,2,4,2,0,3,2,0,0,0,1,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,18
1994,Architecture and implementation of the reliable router,"Dally W.J., Dennison L.R., Harris D., Kan K., Xanthopoulos T.",15504794,"Proceedings - Symposium on the High Performance Interconnects, Hot Interconnects",, ,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,1,0,2,4,1,2,0,0,0,1,1,0,1,0,0,1,0,1,1,0,0,0,0,0,0,17
1990,Simultaneous bidirectional signalling for IC systems,"Lam Kevin, Dennison Larry R., Dally William J.",,Proceedings - IEEE International Conference on Computer Design: VLSI in Computers and Processors,, ,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,1,0,0,1,3,2,1,0,0,2,0,3,1,1,0,0,0,0,0,0,0,1,0,0,0,0,0,17
2005,A 20-Gb/s 0.13-μm CMOS serial link transmitter using an LC-PLL to directly drive the output multiplexer,"Chiang P., Dally W.J., Lee M.-J.E., Senthinathan R., Oh Y., Horowitz M.A.",189200,IEEE Journal of Solid-State Circuits,40,4,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2,1,2,1,2,1,0,0,2,1,1,1,2,0,0,16
2002,A 0.2-2 Ghz 12 mW multiplying DLL for low-jitter clock synthesis in highly-integrated data communication chips,"Farjad-Rad R., Dally W., Ng H.-T., Poulton J., Stone T., Rathi R., Lee E., Huang D., Nathan R.",1936530,Digest of Technical Papers - IEEE International Solid-State Circuits Conference,, ,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2,5,2,2,1,0,0,1,0,1,1,0,0,0,0,1,0,0,0,0,16
2017,Exploring the Granularity of Sparsity in Convolutional Neural Networks,"Mao H., Han S., Pool J., Li W., Liu X., Wang Y., Dally W.J.",21607508,IEEE Computer Society Conference on Computer Vision and Pattern Recognition Workshops,2017-, ,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,1,12,1,0,15
2015,Network endpoint congestion control for fine-grained communication,"Jiang N., Dennison L., Dally W.J.",21674329,"International Conference for High Performance Computing, Networking, Storage and Analysis, SC",15-20-, ,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,3,1,3,7,1,0,15
1995,Low-latency plesiochronous data retiming,"Dennison L.R., Dally W.J., Xanthopoulos D.",,"Proceedings - 16th Conference on Advanced Research in VLSI, ARVLSI 1995",, ,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,1,1,0,3,2,1,1,1,1,0,0,0,2,1,0,0,0,0,0,15
2018,Efficient sparse-winograd convolutional neural networks,"Liu X., Pool J., Han S., Dally W.J.",,"6th International Conference on Learning Representations, ICLR 2018 - Conference Track Proceedings",, ,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,14,0,0,14
2010,Buffer-space efficient and deadlock-free scheduling of stream applications on multi-core architectures,"Park J., Dally W.J.",,Annual ACM Symposium on Parallelism in Algorithms and Architectures,, ,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2,3,2,3,2,0,1,1,0,0,0,14
2010,Operand registers and explicit operand forwarding,"Balfour J., Harting R.C., Dally W.J.",15566056,IEEE Computer Architecture Letters,8,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,3,3,2,0,3,1,1,0,1,0,0,14
1999,Flit-reservation flow control,"Peh Li-Shiuan, Dally William J.",,IEEE High-Performance Computer Architecture Symposium Proceedings,, ,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,1,1,1,1,0,0,1,3,2,0,1,0,1,0,0,0,0,0,13
1998,"An efficient, protected message interface","Lee W.S., Dally W.J., Keckler S.W., Carter N.P., Chang A.",189162,Computer,31,11,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,3,2,1,0,1,2,0,1,0,0,0,0,1,0,0,0,0,13
1990,Concurrent aggregates (CA),"Chien A.A., Dally W.J.",,"Proceedings of the ACM SIGPLAN Symposium on Principles and Practice of Parallel Programming, PPOPP",130005, ,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2,2,0,4,0,2,1,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,13
2018,"Darwin: A genomics co-processor provides up to 15,000× acceleration on long read assembly","Turakhia Y., Bejerano G., Dally W.J.",15232867,ACM SIGPLAN Notices,53,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,10,2,0,12
2018,A 1.17pJ/b 25Gb/s/pin ground-referenced single-ended serial link for off- and on-package communication in 16nm CMOS using a process- and temperature-adaptive voltage regulator,"Wilson J.M., Turner W.J., Poulton J.W., Zimmer B., Chen X., Kudva S.S., Song S., Tell S.G., Nedovic N., Zhao W., Sudhakaran S.R., Gray C.T., Dally W.J.",1936530,Digest of Technical Papers - IEEE International Solid-State Circuits Conference,61, ,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,3,8,1,0,12
2016,A 28 nm 2 Mbit 6 T SRAM With Highly Configurable Low-Voltage Write-Ability Assist Implementation and Capacitor-Based Sense-Amplifier Input Offset Compensation,"Sinangil M.E., Poulton J.W., Fojtik M.R., Greer T.H., Tell S.G., Gotterba A.J., Wang J., Golbus J., Zimmer B., Dally W.J., Gray C.T.",189200,IEEE Journal of Solid-State Circuits,51,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,3,4,4,0,0,12
2015,SLIP: Reducing wire energy in the memory hierarchy,"Das S., Aamodt T.M., Dally W.J.",10636897,Proceedings - International Symposium on Computer Architecture,13-17-, ,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,4,4,2,1,0,0,12
2013,A 0.54pJ/b 20Gb/s ground-referenced single-ended short-haul serial link in 28nm CMOS for advanced packaging applications,"Poulton J.W., Dally W.J., Chen X., Eyles J.G., Greer III T.H., Tell S.G., Gray C.T.",1936530,Digest of Technical Papers - IEEE International Solid-State Circuits Conference,56, ,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,3,4,1,2,2,0,0,0,12
2005,Explaining the gap between ASIC and custom power: A custom perspective,"Chang A., Dally W.J.",0738100X,Proceedings - Design Automation Conference,, ,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,3,1,1,0,2,0,0,1,1,0,0,1,1,1,0,0,12
2004,Analysis and Performance Results of a Molecular Modeling Application on Merrimac,"Erez M., Ahn J.H., Garg A., Dally W.J., Darve E.",,Proceedings of the ACM/IEEE SC 2004 Conference: Bridging Communities,, ,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2,2,4,2,2,0,0,0,0,0,0,0,0,0,0,0,0,12
2002,A stream processor development platform,"Serebrin B., Owens J.D., Chen C.H., Crago S.P., Kapasi U.J., Khailany B., Mattson P., Namkoong J., Rixner S., Dally W.J.",10636404,Proceedings-IEEE International Conference on Computer Design: VLSI in Computers and Processors,, ,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2,1,3,2,0,0,1,1,0,1,0,0,0,0,0,1,0,0,0,12
2000,Communication scheduling,"Mattson P., Dally W.J., Rixner S., Kapasi U.J., Owens J.D.",3621340,SIGPLAN Notices (ACM Special Interest Group on Programming Languages),35,11,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2,0,1,0,1,2,1,0,0,0,1,1,2,0,0,1,0,0,0,0,12
1998,High-performance electrical signaling,"Dally W.J., Lee M.-J.E., An F.-T., Poulton J., Tell S.",,"Proceedings - 5th International Conference on Massively Parallel Processing, MPPOI 1998",, ,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2,1,2,1,1,1,2,1,0,0,0,1,0,0,0,0,0,0,0,0,0,12
1991,Mechanism for efficient context switching,"Nuth Peter R., Dally William J.",,IEEE International Conference on Computer Design - VLSI in Computers and Processors,, ,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,1,2,0,0,1,0,0,0,0,1,1,0,0,0,0,0,0,0,1,1,0,0,1,1,0,1,0,0,0,12
2017,FPGAs versus GPUs in Data centers,"Falsafi B., Dally B., Singh D., Chiou D., Yi J.J., Sendag R.",2721732,IEEE Micro,37,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,4,6,1,0,11
2013,21st century digital design tools,"Dally W.J., Malachowsky C., Keckler S.W.",0738100X,Proceedings - Design Automation Conference,, ,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,3,2,5,0,1,0,0,11
2008,Hierarchical instruction register organization,"Black-Schaffer D., Balfour J., Dally W., Parikh V., Park J.",15566056,IEEE Computer Architecture Letters,7,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2,0,4,1,1,1,0,0,2,0,0,0,11
2007,Register pointer architecture for efficient embedded processors,"Park J., Park S.-B., Balfour J.D., Black-Schaffer D., Kozyrakis C., Dally W.J.",15301591,"Proceedings -Design, Automation and Test in Europe, DATE",, ,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,2,1,3,0,0,0,0,2,2,0,0,11
1989,Micro-optimization of floating-point operations,Dally William J.,,,, ,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,1,0,0,0,3,0,0,1,3,0,1,0,0,0,0,0,0,11
1989,Universal mechanisms for concurrency,"Dally W.J., Wills D.S.",3029743,Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics),365, ,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,3,2,0,0,0,1,0,2,0,0,0,0,0,0,0,0,0,0,1,1,0,0,0,0,0,0,0,0,0,0,0,11
2011,Evaluating elastic buffer and wormhole flow control,"Michelogiannakis G., Becker D., Dally W.",189340,IEEE Transactions on Computers,60,6,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,2,1,1,0,1,3,1,0,0,10
2007,Enabling technology for on-chip interconnection networks,Dally B.,,Proceedings - NOCS 2007: First International Symposium on Networks-on-Chip,, ,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2,2,1,2,0,0,2,0,0,0,0,1,0,10
2004,Analysis and performance results of a molecular modeling application on merrimac,"Erez M., Ahn J.H., Garg A., Dally W.J., Darve E.",,"IEEE/ACM SC2004 Conference, Proceedings",, ,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,2,2,1,1,1,0,2,0,0,0,0,0,0,0,0,10
2003,A second-order semi-digital clock recovery circuit based on injection locking,"Lee M.-J.E., Dally W.J., Poulton J., Greer T., Edmondson J., Farjad-Rad R., Ng H.-T., Rathi R., Senthinathan R.",1936530,Digest of Technical Papers - IEEE International Solid-State Circuits Conference,, ,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,4,4,0,0,0,0,0,0,1,0,1,0,0,0,0,0,0,0,0,10
1993,Evaluation of mechanisms for fine-grained parallel programs in the J-Machine and the CM-5,"Spertus Ellen, Goldstein Seth Copen, Schauser Klaus Erik, von Eicken Thorsten, Culler David E., Dalley William J.",,Conference Proceedings - Annual Symposium on Computer Architecture,, ,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2,0,1,3,1,0,1,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,10
1988,Object-oriented concurrent programming in CST,"Dally W.J., Chien A.A.",,"Proceedings of the 3rd Conference on Hypercube Concurrent Computers and Applications: Architecture, Software, Computer Systems, and General Issues, C3P 1988",1, ,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,1,0,2,0,2,0,1,1,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,1,0,0,0,10
2015,Reuse distance-based probabilistic cache replacement,"Das S., Aamodt T.M., Dally W.J.",15443566,ACM Transactions on Architecture and Code Optimization,12,4,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2,2,4,1,0,0,9
2013,Channel reservation protocol for over-subscribed channels and destinations,"Michelogiannakis G., Jiang N., Becker D., Dally W.J.",21674329,"International Conference for High Performance Computing, Networking, Storage and Analysis, SC",, ,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,3,1,2,2,0,0,9
2009,Cost-efficient dragonfly topology for large-scale systems,"Kim J., Dally W.J., Scott S., Abts D.",,"Conference on Optical Fiber Communication, Technical Digest Series",, ,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,1,1,2,3,1,0,9
2018,"Darwin: A genomics co-processor provides up to 15,000× acceleration on long read assembly","Turakhia Y., Bejerano G., Dally W.J.",,International Conference on Architectural Support for Programming Languages and Operating Systems - ASPLOS,, ,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,5,2,1,0,8
2007,"Tradeoff between data-, instruction-, and thread-level parallelism in stream processors","Ahn J.H., Erez M., Dally W.J.",,Proceedings of the International Conference on Supercomputing,, ,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,3,0,1,0,2,0,0,0,0,1,0,0,0,8
2006,Computer architecture in the many-core era,Dally B.,,"IEEE International Conference on Computer Design, ICCD 2006",, ,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2,0,1,1,0,0,0,0,0,1,2,0,0,1,0,8
1987,ARCHITECTURE AND DESIGN OF THE MARS HARDWARE ACCELERATOR.,"Agrawal P., Dally W.J., Ezzat A.K., Fischer W.C., Jagadish H.V., Krishnakumar A.S.",1467123,Proceedings - Design Automation Conference,, ,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,1,1,3,1,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,8
2005,"When processors hit the power wall (or ""when the CPU hits the fan"")","Naffziger S., Warnock J., Knapp H., Hamann H., Sakurai T., Ditzel D., Dally W., Goodson K.",1936530,Digest of Technical Papers - IEEE International Solid-State Circuits Conference,48, ,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,1,0,3,0,1,1,0,0,7
2005,Fault tolerance techniques for the Merrimac streaming supercomputer,"Erez M., Jayasena N., Knight T.J., Dally W.J.",,"Proceedings of the ACM/IEEE 2005 Supercomputing Conference, SC'05",2005, ,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,1,2,0,0,0,0,1,1,0,1,0,0,0,0,0,7
1985,OBJECT ORIENTED ARCHITECTURE.,"Dally William J., Kajiya James T.",1497111,Conference Proceedings - Annual Symposium on Computer Architecture,, ,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,2,0,0,0,0,1,0,0,0,0,0,0,1,1,0,1,0,0,0,0,0,0,0,0,0,0,0,0,7
1985,A Hardware Architecture for Switch-Level Simulation,"Dally W.J., Bryant R.E.",2780070,IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems,4,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,1,0,0,1,0,1,0,1,0,1,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,7
2019,"A 0.11 pJ/Op, 0.32-128 TOPS, Scalable Multi-Chip-Module-based Deep Neural Network Accelerator with Ground-Reference Signaling in 16nm","Zimmer B., Venkatesan R., Shao Y.S., Clemons J., Fojtik M., Jiang N., Keller B., Klinefelter A., Pinckney N., Raina P., Tell S.G., Zhang Y., Dally W.J., Emer J.S., Gray C.T., Keckler S.W., Khailany B.",,"IEEE Symposium on VLSI Circuits, Digest of Technical Papers",2019-, ,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,3,3,0,6
2015,"On-chip active messages for speed, scalability, and efficiency","Harting R.C., Dally W.J.",10459219,IEEE Transactions on Parallel and Distributed Systems,26,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,3,1,2,0,0,6
1990,Experience with concurrent Aggregates (CA):<sup>1</sup> implementation and programming,"Chien A.A., Dally W.J.",,"Proceedings of the 5th Distributed Memory Computing Conference, DMCC 1990",2, ,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,4,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6
2018,Ground-referenced signaling for intra-chip and short-reach chip-to-chip interconnects,"Turner W.J., Poulton J.W., Wilson J.M., Chen X., Tell S.G., Fojtik M., Greer T.H., Zimmer B., Song S., Nedovic N., Kudva S.S., Sudhakaran S.R., Bashirullah R., Zhao W., Dally W.J., Gray C.T.",,"2018 IEEE Custom Integrated Circuits Conference, CICC 2018",, ,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,4,0,0,5
2015,On-demand dynamic branch prediction,"Mohammadi M., Han S., Aamodt T.M., Dally W.J.",15566056,IEEE Computer Architecture Letters,14,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2,1,1,1,0,5
2010,Fine-grain dynamic instruction placement for L0 scratch-pad memory,"Park J., Balfour J., Dally W.J.",,"Embedded Systems Week 2010 - Proceedings of the 2010 International Conference on Compilers, Architecture and Synthesis for Embedded Systems, CASES'10",, ,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,2,0,1,0,1,0,0,0,5
2001,Monolithic chaotic communications system,"Chiang P., Dally W., Lee E.",,"ISCAS 2001 - 2001 IEEE International Symposium on Circuits and Systems, Conference Proceedings",3, ,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,1,0,1,0,0,0,1,0,0,0,0,0,0,0,0,1,0,0,5
1993,Performance Evaluation of Ephemeral Logging,"Keen J.S., Dally W.J.",1635808,ACM SIGMOD Record,22,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,2,0,0,0,0,0,0,0,0,0,1,1,0,0,0,0,0,0,0,0,0,0,0,0,0,5
2019,"A 1.17-pJ/b, 25-Gb/s/pin ground-referenced single-ended serial link for off- and on-package communication using a process- and temperature-adaptive voltage regulator","Poulton J.W., Wilson J.M., Turner W.J., Zimmer B., Chen X., Kudva S.S., Song S., Tell S.G., Nedovic N., Zhao W., Sudhakaran S.R., Gray C.T., Dally W.J.",189200,IEEE Journal of Solid-State Circuits,54,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,3,0,4
2018,Hardware-Enabled Artificial Intelligence,"Dally W.J., Gray C.T., Poulton J., Khailany B., Wilson J., Dennison L.",,"IEEE Symposium on VLSI Circuits, Digest of Technical Papers",2018-, ,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,3,1,0,4
2017,Deep compression and EIE: Efficient inference engine on compressed deep neural network,"Han S., Liu X., Mao H., Pu J., Pedram A., Horowitz M., Dally B.",,"2016 IEEE Hot Chips 28 Symposium, HCS 2016",, ,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,2,1,0,4
2011,Packet chaining: Efficient single-cycle allocation for on-chip networks,"Michelogiannakis G., Jiang N., Becker D., Dally W.",15566056,IEEE Computer Architecture Letters,10,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,2,0,1,0,0,0,0,0,0,0,4
2002,Scalable opto-electronic network (SOENet),"Gupta A.K., Dally W.J., Singh A., Towles B.",15504794,"Proceedings - Symposium on the High Performance Interconnects, Hot Interconnects",2002-, ,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,2,1,0,0,0,0,0,0,0,0,0,0,0,0,4
2002,A 0.2-2 GHz 12 mW multiplying DLL for low-jitter clock synthesis in highly-integrated data-communication chips,"Farjad-Rad R., Dally W., Ng H.-T., Poulton J., Stone T., Rathi R., Lee E., Huang D., Nathan R.",1936530,Digest of Technical Papers - IEEE International Solid-State Circuits Conference,, ,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,1,0,0,1,0,0,1,0,0,4
1993,A universal parallel computer architecture,Dally W.J.,2883635,New Generation Computing,11, 3-4,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,4
1989,Object-Oriented Concurrent Programming in CST,"Dally W.J., Chien A.A.",3621340,ACM SIGPLAN Notices,24,4,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,2,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,4
1988,RECONFIGURABLE ARITHMETIC PROCESSOR.,"Fiske Stuart, Dally William J.",,,, ,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,1,0,0,0,0,0,1,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,4
2018,INVITED: Bandwidth-efficient deep learning,"Han S., Dally W.J.",0738100X,Proceedings - Design Automation Conference,137710, ,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2,1,0,3
2016,A 6.5-to-23.3fJ/b/mm balanced charge-recycling bus in 16nm FinFET CMOS at 1.7-to-2.6Gb/s/wire with clock forwarding and low-crosstalk contraflow wiring,"Wilson J.M., Fojtik M.R., Poulton J.W., Chen X., Tell S.G., Greer T.H., Gray C.T., Dally W.J.",1936530,Digest of Technical Papers - IEEE International Solid-State Circuits Conference,59, ,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,1,1,0,0,3
2010,Efficient topologies for large-scale cluster networks,"Kim J., Dally W.J., Abts D.",,"2010 Conference on Optical Fiber Communication, Collocated National Fiber Optic Engineers Conference, OFC/NFOEC 2010",, ,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,1,0,1,0,0,0,0,3
2006,Multi-core for HPC: Breakthrough or breakdown?,"Sterling T., Kogge P., Dally W.J., Scott S., Gropp W., Keyes D., Beckman P.",,"Proceedings of the 2006 ACM/IEEE Conference on Supercomputing, SC'06",, ,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,1,0,0,1,0,0,0,3
2002,A 0.2-2 GHz 12 mW multiplying DLL for low-jitter clock synthesis in highly-integrated data communication chips,"Farjad-Rad R., Dally W., Ng H.-T., Poulton J., Stone T., Rathi R., Lee E., Huang D., Edmondson J., Senthinathan R.",1936530,Digest of Technical Papers - IEEE International Solid-State Circuits Conference,, ,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,2,0,0,3
1989,Algorithms for accuracy enhancement in a hardware logic simulator,"Agrawal Prathima, Tutundjian Raffi, Dally William",0738100X,Proceedings - Design Automation Conference,, ,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,3
1986,DIRECTIONS IN CONCURRENT COMPUTING.,Dally William J.,,,, ,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,1,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,3
2019,MAGNet: A modular accelerator generator for neural networks,"Venkatesan R., Raina P., Zhang Y., Zimmer B., Dally W.J., Emer J., Keckler S.W., Khailany B., Shao Y.S., Wang M., Clemons J., Dai S., Fojtik M., Keller B., Klinefelter A., Pinckney N.",10923152,"IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD",2019-, ,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2,0,2
2019,Simba: Scaling deep-learning inference with multi-chip-module-based architecture,"Shao Y.S., Clemons J., Venkatesan R., Zimmer B., Fojtik M., Jiang N., Keller B., Klinefelter A., Pinckney N., Raina P., Tell S.G., Zhang Y., Dally W.J., Emer J., Gray C.T., Khailany B., Keckler S.W.",10724451,"Proceedings of the Annual International Symposium on Microarchitecture, MICRO",, ,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2,0,2
2019,A fine-grained GALS SoC with pausible adaptive clocking in 16 nm FinFET,"Fojtik M., Keller B., Klinefelter A., Pinckney N., Tell S.G., Zimmer B., Raja T., Zhou K., Dally W.J., Khailany B.",15228681,Proceedings - International Symposium on Asynchronous Circuits and Systems,2019-, ,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,1,0,2
2019,Darwin-WGA: A co-processor provides increased sensitivity in whole genome alignments with high speedup,"Turakhia Y., Goenka S.D., Bejerano G., Dally W.J.",,"Proceedings - 25th IEEE International Symposium on High Performance Computer Architecture, HPCA 2019",, ,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,2
2007,Interconnect-centric computing,Dally W.J.,15300897,Proceedings - International Symposium on High-Performance Computer Architecture,, ,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,1,0,0,0,0,0,0,0,0,0,0,0,2
2003,A 33mW 8Gb/s CMOS clock multiplier and CDR for highly integrated I/Os,"Ng H.-T., Lee M.-J.E., Farjad-Rad R., Senthinathan R., Dally W.J., Nguyen A., Rathi R., Greer T., Poulton J., Edmondson J., Tran J.",8865930,Proceedings of the Custom Integrated Circuits Conference,, ,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2
1999,Media processors using streams,"Rixner Scott, Dally William J., Kapasi Ujval J., Khailany Brucek, Lopez-Lagunas Abelardo, Mattson Peter R., Owens John D.",0277786X,Proceedings of SPIE - The International Society for Optical Engineering,3655, ,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2
1998,A tracking clock recovery receiver for 4-Gbps signaling,"Poulton J., Dally W.J., Tell S.",2721732,IEEE Micro,18,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2
1998,Guest editors' introduction: The bleeding edge,"Rettberg Randy, Dally William J., Culler David E.",2721732,IEEE Micro,18,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2
1997,Extended Ephemeral Logging: Log Storage Management for Applications with Long-Lived Transactions,"Keen J.S., Dally W.J.",3625915,ACM Transactions on Database Systems,22,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,2
1995,Evaluating the locality benefits of active messages,"Spertus Ellen, Dally William J.",,"Proceedings of the ACM SIGPLAN Symposium on Principles and Practice of Parallel Programming, PPOPP",, ,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2
1993,Processor coupling: integrating compile time and runtime scheduling for parallelism,"Keckler Stephen W., Dally William J.",,Proceedings of the Ninth Annual International Symposium on Computer Architecture,, ,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2
1992,The J-Machine: A fine-grain parallel computer,"Dally W.J., Chien A., Davison R., Fiske J.A.S., Furman S., Fyler G., Gaunce D.B., Horwat W., Kaneshiro S., Keen J.S., Lethin R.A., Noakes M., Nuth P.R., Spertus E., Totty B., Wallach D., Wills D.S.",9560521,Computing Systems in Engineering,3, 1-4,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,2
1992,A Fast Translation Method for Paging on Top of Segmentation,Dally W.J.,189340,IEEE Transactions on Computers,41,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2
2019,Analog/mixed-signal hardware error modeling for deep learning inference,"Rekhi A.S., Zimmer B., Nedovic N., Liu N., Venkatesan R., Wang M., Khailany B., Dally W.J., Gray C.T.",0738100X,Proceedings - Design Automation Conference,, ,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,1
2019,DSD: Dense-sparse-dense training for deep neural networks,"Han S., Mao H., Gong E., Tang S., Dally W.J., Pool J., Tran J., Catanzaro B., Narang S., Elsen E., Vajda P., Paluri M.",,"5th International Conference on Learning Representations, ICLR 2017 - Conference Track Proceedings",, ,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,1
2019,Efficient sparse-winograd convolutional neural networks,"Liu X., Han S., Mao H., Dally W.J.",,"5th International Conference on Learning Representations, ICLR 2017 - Workshop Track Proceedings",, ,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,1
2018,Optimal Operation of a Plug-In Hybrid Vehicle,"Platt J., Moehle N., Fox J.D., Dally W.",189545,IEEE Transactions on Vehicular Technology,67,11,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,1
2016,Current parking regulator for zero droop/overshoot load transient response,"Kudva S.S., Dally W.J., Greer T.H., Gray C.T.",,Conference Proceedings - IEEE Applied Power Electronics Conference and Exposition - APEC,2016-, ,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,1
2014,Design tradeoffs for tiled CMP on-chip networks,"Dally W.J., Balfour J.",,Proceedings of the International Conference on Supercomputing,, ,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,1
2011,Circuit challenges for future computing systems,Dally W.J.,,"IEEE Symposium on VLSI Circuits, Digest of Technical Papers",, ,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,1
2010,Block-parallel programming for real-time embedded applications,"Black-Schaffer D., Dally W.J.",1903918,Proceedings of the International Conference on Parallel Processing,, ,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,1
2006,Data parallel address architecture,"Ahn J.H., Dally W.J.",15566056,IEEE Computer Architecture Letters,5,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1
2004,The case for broader computer architecture education,Dally W.J.,,"Proceedings of the 2004 Workshop on Computer Architecture Education, WCAE 2004 - Held in Conjunction with the 31st International Symposium on Computer Architecture, ISCA 2004",, ,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1
2000,Communication scheduling,"Mattson P., Dally W.J., Rixner S., Kapasi U.J., Owens J.D.",1635980,Operating Systems Review (ACM),34,5,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,1
1998,Effects of explicitly parallel mechanisms on the multi-ALU processor cluster pipeline,"Chang Andrew, Dally William J., Keckler Stephen W., Carter Nicholas P., Lee Whay S.",,Proceedings - IEEE International Conference on Computer Design: VLSI in Computers and Processors,, ,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1
1987,CONCURRENT COMPUTER ARCHITECTURE.,Dally William J.,1608835,"American Society of Mechanical Engineers, Applied Mechanics Division, AMD",86, ,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1
1984,SPECIAL PURPOSE PROCESSOR FOR SWITCH-LEVEL SIMULATION.,"Dally William J., Bryant Randal",,,, ,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1
2020,"A 0.32-128 TOPS, Scalable Multi-Chip-Module-Based Deep Neural Network Inference Accelerator with Ground-Referenced Signaling in 16 nm","Zimmer B., Venkatesan R., Shao Y.S., Clemons J., Fojtik M., Jiang N., Keller B., Klinefelter A., Pinckney N., Raina P., Tell S.G., Zhang Y., Dally W.J., Emer J.S., Gray C.T., Keckler S.W., Khailany B.",189200,IEEE Journal of Solid-State Circuits,55,4,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
2020,Energy Efficient On-Demand Dynamic Branch Prediction Models,"Mohammadi M., Han S., Atoofian E., Baniasadi A., Aamodt T.M., Dally W.J.",189340,IEEE Transactions on Computers,69,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
2019,"A 0.11 PJ/OP, 0.32-128 Tops, Scalable Multi-Chip-Module-Based Deep Neural Network Accelerator Designed with A High-Productivity VLSI Methodology","Venkatesan R., Shao Y.S., Zimmer B., Clemons J., Fojtik M., Jiang N., Keller B., Klinefelter A., Pinckney N., Raina P., Tell S.G., Zhang Y., Dally W.J., Emer J.S., Gray C.T., Keckler S.W., Khailany B.",,"2019 IEEE Hot Chips 31 Symposium, HCS 2019",, ,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
2019,Darwin: A Genomics Coprocessor,"Turakhia Y., Bejerano G., Dally W.J.",2721732,IEEE Micro,39,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
2019,A 2-to-20 GHz Multi-Phase Clock Generator with Phase Interpolators Using Injection-Locked Oscillation Buffers for High-Speed IOs in 16nm FinFET,"Song S., Poulton J., Chen X., Zimmer B., Tell S.G., Turner W.J., Kudva S.S., Nedovic N., Wilson J., Gray C.T., Dally W.J.",8865930,Proceedings of the Custom Integrated Circuits Conference,2019-, ,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
2019,Trained ternary quantization,"Zhu C., Mao H., Han S., Dally W.J.",,"5th International Conference on Learning Representations, ICLR 2017 - Conference Track Proceedings",, ,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
2017,CG-OoO: Energy-efficient coarse-grain out-of-order execution near in-order energy with near out-of-order performance,"Mohammadi M., Aamodt T.M., Dally W.J.",15443566,ACM Transactions on Architecture and Code Optimization,14,4,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
2016,The utility of fast active messages on many-core chips: Efficient supercomputing project,"Harting R.C., Parikh V., Dally W.J.",,"2011 IEEE Hot Chips 23 Symposium, HCS 2011",, ,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
2010,Effcient topologies for large-scale cluster networks,"Kim J., Dally W.J., Abts D.",21622701,Optics InfoBase Conference Papers,, ,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
2008,Stream scheduling: A framework to manage bulk operations in memory hierarchies,"Das A., Dally W.J.",3029743,Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics),5168, ,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
2006,Pulsenet - A parallel flash sampler and digital processor IC for optical SETI,"Howard A.W., Wei G.-Y., Dally W.J., Horowitz P.",8865930,Proceedings of the Custom Integrated Circuits Conference,, ,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
2005,"Hot chips 16: Power, parallelism, and memory performance","Dally B., Diefendorff K.",2721732,IEEE Micro,25,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
2004,Buffer and Delay Bounds in High Radix Interconnection Networks,"Singh A., Dally W.J.",15566056,IEEE Computer Architecture Letters,3,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
2001,Clockless computing,"Dally W.J., Tremblay M., Baum A.J.",2721732,IEEE Micro,21,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
2001,Hot chips 12,"Dally W.J., Tremblay M., Baum A.J.",2721732,IEEE Micro,21,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
2000,Processor mechanisms for software shared memory,"Carter N.P., Dally W.J., Lee W.S., Keckler S.W., Chang A.",3029743,Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics),1940, ,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1997,Communication-oriented computer architecture: Data choreography,Dally William J.,,Proceedings of the Innovative Architecture for Future Generation High-Performance Processors and Systems,, ,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1995,Evaluating the Locality Benefits of Active Messages,"Spertus E., Dally W.J.",3621340,ACM SIGPLAN Notices,30,8,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1995,Thread prioritization: A thread scheduling mechanism for multiple-context parallel processors,"Fiske S., Dally W.J.",0167739X,Future Generation Computer Systems,11,6,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1993,J-machine architecture and evaluation,"Dally William J., Keen John S., Noakes Michael D.",,1993 IEEE Compcon Spring,, ,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1987,HIGH-PERFORMANCE VLSI QUATERNARY SERIAL MULTIPLIER.,Dally William J.,,,, ,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1985,HARDWARE ARCHITECTURE FOR SWITCH-LEVEL SIMULATION.,"Dally William J., Bryant Randal E.",2780070,IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems,4,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
1980,"LARGE-SCALE, FAULT-TOLERANT PROCESSOR ARRAY.","Dally W.J., Hays W.P.",8211302,Proceedings of SOUTHEASTCON Region 3 Conference,, ,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0
