|final
led_pwm <= lpm_compare0:inst10.alb
clock => lpm_counter1M:inst6.clock
clock => altfp_convert1:inst5.clock
clock => altfp_add_sub0:inst3.clock
clock => altfp_mult0:inst.clock
clock => altfp_convert0:inst2.clock
clock => altfp_mult0:inst4.clock
clock => altfp_convert0:inst11.clock
enable => lpm_counter0:inst8.clk_en
enable => lpm_counter1:inst13.clk_en
enable => led_enable.DATAIN
s1[0] => altfp_convert0:inst2.dataa[0]
s1[0] => led_distancia[0].DATAIN
s1[1] => altfp_convert0:inst2.dataa[1]
s1[1] => led_distancia[1].DATAIN
s1[2] => altfp_convert0:inst2.dataa[2]
s1[2] => led_distancia[2].DATAIN
s1[3] => altfp_convert0:inst2.dataa[3]
s1[3] => led_distancia[3].DATAIN
s1[4] => altfp_convert0:inst2.dataa[4]
s1[4] => led_distancia[4].DATAIN
s1[5] => altfp_convert0:inst2.dataa[5]
s1[5] => led_distancia[5].DATAIN
s1[6] => altfp_convert0:inst2.dataa[6]
s1[6] => led_distancia[6].DATAIN
s1[7] => altfp_convert0:inst2.dataa[7]
s1[7] => led_distancia[7].DATAIN
s2[0] => altfp_convert0:inst11.dataa[0]
s2[0] => lpm_compare1:inst14.datab[0]
s2[1] => altfp_convert0:inst11.dataa[1]
s2[1] => lpm_compare1:inst14.datab[1]
s2[2] => altfp_convert0:inst11.dataa[2]
s2[2] => lpm_compare1:inst14.datab[2]
s2[3] => altfp_convert0:inst11.dataa[3]
s2[3] => lpm_compare1:inst14.datab[3]
s2[4] => altfp_convert0:inst11.dataa[4]
s2[4] => lpm_compare1:inst14.datab[4]
s2[5] => altfp_convert0:inst11.dataa[5]
s2[5] => lpm_compare1:inst14.datab[5]
s2[6] => altfp_convert0:inst11.dataa[6]
s2[6] => lpm_compare1:inst14.datab[6]
s2[7] => altfp_convert0:inst11.dataa[7]
s2[7] => lpm_compare1:inst14.datab[7]
led_atmega <= lpm_compare1:inst14.alb
led_enable <= enable.DB_MAX_OUTPUT_PORT_TYPE
led_distancia[0] <= s1[0].DB_MAX_OUTPUT_PORT_TYPE
led_distancia[1] <= s1[1].DB_MAX_OUTPUT_PORT_TYPE
led_distancia[2] <= s1[2].DB_MAX_OUTPUT_PORT_TYPE
led_distancia[3] <= s1[3].DB_MAX_OUTPUT_PORT_TYPE
led_distancia[4] <= s1[4].DB_MAX_OUTPUT_PORT_TYPE
led_distancia[5] <= s1[5].DB_MAX_OUTPUT_PORT_TYPE
led_distancia[6] <= s1[6].DB_MAX_OUTPUT_PORT_TYPE
led_distancia[7] <= s1[7].DB_MAX_OUTPUT_PORT_TYPE


|final|lpm_compare0:inst10
dataa[0] => lpm_compare:LPM_COMPARE_component.dataa[0]
dataa[1] => lpm_compare:LPM_COMPARE_component.dataa[1]
dataa[2] => lpm_compare:LPM_COMPARE_component.dataa[2]
dataa[3] => lpm_compare:LPM_COMPARE_component.dataa[3]
dataa[4] => lpm_compare:LPM_COMPARE_component.dataa[4]
dataa[5] => lpm_compare:LPM_COMPARE_component.dataa[5]
dataa[6] => lpm_compare:LPM_COMPARE_component.dataa[6]
dataa[7] => lpm_compare:LPM_COMPARE_component.dataa[7]
dataa[8] => lpm_compare:LPM_COMPARE_component.dataa[8]
dataa[9] => lpm_compare:LPM_COMPARE_component.dataa[9]
datab[0] => lpm_compare:LPM_COMPARE_component.datab[0]
datab[1] => lpm_compare:LPM_COMPARE_component.datab[1]
datab[2] => lpm_compare:LPM_COMPARE_component.datab[2]
datab[3] => lpm_compare:LPM_COMPARE_component.datab[3]
datab[4] => lpm_compare:LPM_COMPARE_component.datab[4]
datab[5] => lpm_compare:LPM_COMPARE_component.datab[5]
datab[6] => lpm_compare:LPM_COMPARE_component.datab[6]
datab[7] => lpm_compare:LPM_COMPARE_component.datab[7]
datab[8] => lpm_compare:LPM_COMPARE_component.datab[8]
datab[9] => lpm_compare:LPM_COMPARE_component.datab[9]
alb <= lpm_compare:LPM_COMPARE_component.alb


|final|lpm_compare0:inst10|lpm_compare:LPM_COMPARE_component
dataa[0] => cmpr_tig:auto_generated.dataa[0]
dataa[1] => cmpr_tig:auto_generated.dataa[1]
dataa[2] => cmpr_tig:auto_generated.dataa[2]
dataa[3] => cmpr_tig:auto_generated.dataa[3]
dataa[4] => cmpr_tig:auto_generated.dataa[4]
dataa[5] => cmpr_tig:auto_generated.dataa[5]
dataa[6] => cmpr_tig:auto_generated.dataa[6]
dataa[7] => cmpr_tig:auto_generated.dataa[7]
dataa[8] => cmpr_tig:auto_generated.dataa[8]
dataa[9] => cmpr_tig:auto_generated.dataa[9]
datab[0] => cmpr_tig:auto_generated.datab[0]
datab[1] => cmpr_tig:auto_generated.datab[1]
datab[2] => cmpr_tig:auto_generated.datab[2]
datab[3] => cmpr_tig:auto_generated.datab[3]
datab[4] => cmpr_tig:auto_generated.datab[4]
datab[5] => cmpr_tig:auto_generated.datab[5]
datab[6] => cmpr_tig:auto_generated.datab[6]
datab[7] => cmpr_tig:auto_generated.datab[7]
datab[8] => cmpr_tig:auto_generated.datab[8]
datab[9] => cmpr_tig:auto_generated.datab[9]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= cmpr_tig:auto_generated.alb
aeb <= <GND>
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|final|lpm_compare0:inst10|lpm_compare:LPM_COMPARE_component|cmpr_tig:auto_generated
alb <= alb_int.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => op_1.IN19
dataa[1] => op_1.IN17
dataa[2] => op_1.IN15
dataa[3] => op_1.IN13
dataa[4] => op_1.IN11
dataa[5] => op_1.IN9
dataa[6] => op_1.IN7
dataa[7] => op_1.IN5
dataa[8] => op_1.IN3
dataa[9] => op_1.IN1
datab[0] => op_1.IN20
datab[1] => op_1.IN18
datab[2] => op_1.IN16
datab[3] => op_1.IN14
datab[4] => op_1.IN12
datab[5] => op_1.IN10
datab[6] => op_1.IN8
datab[7] => op_1.IN6
datab[8] => op_1.IN4
datab[9] => op_1.IN2


|final|lpm_counter0:inst8
clk_en => lpm_counter:LPM_COUNTER_component.clk_en
clock => lpm_counter:LPM_COUNTER_component.clock
q[0] <= lpm_counter:LPM_COUNTER_component.q[0]
q[1] <= lpm_counter:LPM_COUNTER_component.q[1]
q[2] <= lpm_counter:LPM_COUNTER_component.q[2]
q[3] <= lpm_counter:LPM_COUNTER_component.q[3]
q[4] <= lpm_counter:LPM_COUNTER_component.q[4]
q[5] <= lpm_counter:LPM_COUNTER_component.q[5]
q[6] <= lpm_counter:LPM_COUNTER_component.q[6]
q[7] <= lpm_counter:LPM_COUNTER_component.q[7]
q[8] <= lpm_counter:LPM_COUNTER_component.q[8]
q[9] <= lpm_counter:LPM_COUNTER_component.q[9]


|final|lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component
clock => cntr_hai:auto_generated.clock
clk_en => cntr_hai:auto_generated.clk_en
cnt_en => ~NO_FANOUT~
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
data[2] => ~NO_FANOUT~
data[3] => ~NO_FANOUT~
data[4] => ~NO_FANOUT~
data[5] => ~NO_FANOUT~
data[6] => ~NO_FANOUT~
data[7] => ~NO_FANOUT~
data[8] => ~NO_FANOUT~
data[9] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_hai:auto_generated.q[0]
q[1] <= cntr_hai:auto_generated.q[1]
q[2] <= cntr_hai:auto_generated.q[2]
q[3] <= cntr_hai:auto_generated.q[3]
q[4] <= cntr_hai:auto_generated.q[4]
q[5] <= cntr_hai:auto_generated.q[5]
q[6] <= cntr_hai:auto_generated.q[6]
q[7] <= cntr_hai:auto_generated.q[7]
q[8] <= cntr_hai:auto_generated.q[8]
q[9] <= cntr_hai:auto_generated.q[9]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|final|lpm_counter0:inst8|lpm_counter:LPM_COUNTER_component|cntr_hai:auto_generated
clk_en => counter_reg_bit1a[9].IN0
clock => counter_reg_bit1a[9].CLK
clock => counter_reg_bit1a[8].CLK
clock => counter_reg_bit1a[7].CLK
clock => counter_reg_bit1a[6].CLK
clock => counter_reg_bit1a[5].CLK
clock => counter_reg_bit1a[4].CLK
clock => counter_reg_bit1a[3].CLK
clock => counter_reg_bit1a[2].CLK
clock => counter_reg_bit1a[1].CLK
clock => counter_reg_bit1a[0].CLK
q[0] <= counter_reg_bit1a[0].REGOUT
q[1] <= counter_reg_bit1a[1].REGOUT
q[2] <= counter_reg_bit1a[2].REGOUT
q[3] <= counter_reg_bit1a[3].REGOUT
q[4] <= counter_reg_bit1a[4].REGOUT
q[5] <= counter_reg_bit1a[5].REGOUT
q[6] <= counter_reg_bit1a[6].REGOUT
q[7] <= counter_reg_bit1a[7].REGOUT
q[8] <= counter_reg_bit1a[8].REGOUT
q[9] <= counter_reg_bit1a[9].REGOUT


|final|lpm_compare1M:inst7
dataa[0] => lpm_compare:LPM_COMPARE_component.dataa[0]
dataa[1] => lpm_compare:LPM_COMPARE_component.dataa[1]
dataa[2] => lpm_compare:LPM_COMPARE_component.dataa[2]
dataa[3] => lpm_compare:LPM_COMPARE_component.dataa[3]
dataa[4] => lpm_compare:LPM_COMPARE_component.dataa[4]
dataa[5] => lpm_compare:LPM_COMPARE_component.dataa[5]
dataa[6] => lpm_compare:LPM_COMPARE_component.dataa[6]
dataa[7] => lpm_compare:LPM_COMPARE_component.dataa[7]
dataa[8] => lpm_compare:LPM_COMPARE_component.dataa[8]
dataa[9] => lpm_compare:LPM_COMPARE_component.dataa[9]
dataa[10] => lpm_compare:LPM_COMPARE_component.dataa[10]
dataa[11] => lpm_compare:LPM_COMPARE_component.dataa[11]
dataa[12] => lpm_compare:LPM_COMPARE_component.dataa[12]
dataa[13] => lpm_compare:LPM_COMPARE_component.dataa[13]
dataa[14] => lpm_compare:LPM_COMPARE_component.dataa[14]
dataa[15] => lpm_compare:LPM_COMPARE_component.dataa[15]
alb <= lpm_compare:LPM_COMPARE_component.alb


|final|lpm_compare1M:inst7|lpm_compare:LPM_COMPARE_component
dataa[0] => cmpr_a9j:auto_generated.dataa[0]
dataa[1] => cmpr_a9j:auto_generated.dataa[1]
dataa[2] => cmpr_a9j:auto_generated.dataa[2]
dataa[3] => cmpr_a9j:auto_generated.dataa[3]
dataa[4] => cmpr_a9j:auto_generated.dataa[4]
dataa[5] => cmpr_a9j:auto_generated.dataa[5]
dataa[6] => cmpr_a9j:auto_generated.dataa[6]
dataa[7] => cmpr_a9j:auto_generated.dataa[7]
dataa[8] => cmpr_a9j:auto_generated.dataa[8]
dataa[9] => cmpr_a9j:auto_generated.dataa[9]
dataa[10] => cmpr_a9j:auto_generated.dataa[10]
dataa[11] => cmpr_a9j:auto_generated.dataa[11]
dataa[12] => cmpr_a9j:auto_generated.dataa[12]
dataa[13] => cmpr_a9j:auto_generated.dataa[13]
dataa[14] => cmpr_a9j:auto_generated.dataa[14]
dataa[15] => cmpr_a9j:auto_generated.dataa[15]
datab[0] => cmpr_a9j:auto_generated.datab[0]
datab[1] => cmpr_a9j:auto_generated.datab[1]
datab[2] => cmpr_a9j:auto_generated.datab[2]
datab[3] => cmpr_a9j:auto_generated.datab[3]
datab[4] => cmpr_a9j:auto_generated.datab[4]
datab[5] => cmpr_a9j:auto_generated.datab[5]
datab[6] => cmpr_a9j:auto_generated.datab[6]
datab[7] => cmpr_a9j:auto_generated.datab[7]
datab[8] => cmpr_a9j:auto_generated.datab[8]
datab[9] => cmpr_a9j:auto_generated.datab[9]
datab[10] => cmpr_a9j:auto_generated.datab[10]
datab[11] => cmpr_a9j:auto_generated.datab[11]
datab[12] => cmpr_a9j:auto_generated.datab[12]
datab[13] => cmpr_a9j:auto_generated.datab[13]
datab[14] => cmpr_a9j:auto_generated.datab[14]
datab[15] => cmpr_a9j:auto_generated.datab[15]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= cmpr_a9j:auto_generated.alb
aeb <= <GND>
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|final|lpm_compare1M:inst7|lpm_compare:LPM_COMPARE_component|cmpr_a9j:auto_generated
alb <= alb_int.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => op_1.IN31
dataa[1] => op_1.IN29
dataa[2] => op_1.IN27
dataa[3] => op_1.IN25
dataa[4] => op_1.IN23
dataa[5] => op_1.IN21
dataa[6] => op_1.IN19
dataa[7] => op_1.IN17
dataa[8] => op_1.IN15
dataa[9] => op_1.IN13
dataa[10] => op_1.IN11
dataa[11] => op_1.IN9
dataa[12] => op_1.IN7
dataa[13] => op_1.IN5
dataa[14] => op_1.IN3
dataa[15] => op_1.IN1
datab[0] => op_1.IN32
datab[1] => op_1.IN30
datab[2] => op_1.IN28
datab[3] => op_1.IN26
datab[4] => op_1.IN24
datab[5] => op_1.IN22
datab[6] => op_1.IN20
datab[7] => op_1.IN18
datab[8] => op_1.IN16
datab[9] => op_1.IN14
datab[10] => op_1.IN12
datab[11] => op_1.IN10
datab[12] => op_1.IN8
datab[13] => op_1.IN6
datab[14] => op_1.IN4
datab[15] => op_1.IN2


|final|lpm_counter1M:inst6
clock => lpm_counter:LPM_COUNTER_component.clock
q[0] <= lpm_counter:LPM_COUNTER_component.q[0]
q[1] <= lpm_counter:LPM_COUNTER_component.q[1]
q[2] <= lpm_counter:LPM_COUNTER_component.q[2]
q[3] <= lpm_counter:LPM_COUNTER_component.q[3]
q[4] <= lpm_counter:LPM_COUNTER_component.q[4]
q[5] <= lpm_counter:LPM_COUNTER_component.q[5]
q[6] <= lpm_counter:LPM_COUNTER_component.q[6]
q[7] <= lpm_counter:LPM_COUNTER_component.q[7]
q[8] <= lpm_counter:LPM_COUNTER_component.q[8]
q[9] <= lpm_counter:LPM_COUNTER_component.q[9]
q[10] <= lpm_counter:LPM_COUNTER_component.q[10]
q[11] <= lpm_counter:LPM_COUNTER_component.q[11]
q[12] <= lpm_counter:LPM_COUNTER_component.q[12]
q[13] <= lpm_counter:LPM_COUNTER_component.q[13]
q[14] <= lpm_counter:LPM_COUNTER_component.q[14]
q[15] <= lpm_counter:LPM_COUNTER_component.q[15]


|final|lpm_counter1M:inst6|lpm_counter:LPM_COUNTER_component
clock => cntr_u1j:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => ~NO_FANOUT~
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
data[2] => ~NO_FANOUT~
data[3] => ~NO_FANOUT~
data[4] => ~NO_FANOUT~
data[5] => ~NO_FANOUT~
data[6] => ~NO_FANOUT~
data[7] => ~NO_FANOUT~
data[8] => ~NO_FANOUT~
data[9] => ~NO_FANOUT~
data[10] => ~NO_FANOUT~
data[11] => ~NO_FANOUT~
data[12] => ~NO_FANOUT~
data[13] => ~NO_FANOUT~
data[14] => ~NO_FANOUT~
data[15] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_u1j:auto_generated.q[0]
q[1] <= cntr_u1j:auto_generated.q[1]
q[2] <= cntr_u1j:auto_generated.q[2]
q[3] <= cntr_u1j:auto_generated.q[3]
q[4] <= cntr_u1j:auto_generated.q[4]
q[5] <= cntr_u1j:auto_generated.q[5]
q[6] <= cntr_u1j:auto_generated.q[6]
q[7] <= cntr_u1j:auto_generated.q[7]
q[8] <= cntr_u1j:auto_generated.q[8]
q[9] <= cntr_u1j:auto_generated.q[9]
q[10] <= cntr_u1j:auto_generated.q[10]
q[11] <= cntr_u1j:auto_generated.q[11]
q[12] <= cntr_u1j:auto_generated.q[12]
q[13] <= cntr_u1j:auto_generated.q[13]
q[14] <= cntr_u1j:auto_generated.q[14]
q[15] <= cntr_u1j:auto_generated.q[15]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|final|lpm_counter1M:inst6|lpm_counter:LPM_COUNTER_component|cntr_u1j:auto_generated
clock => counter_reg_bit1a[15].CLK
clock => counter_reg_bit1a[14].CLK
clock => counter_reg_bit1a[13].CLK
clock => counter_reg_bit1a[12].CLK
clock => counter_reg_bit1a[11].CLK
clock => counter_reg_bit1a[10].CLK
clock => counter_reg_bit1a[9].CLK
clock => counter_reg_bit1a[8].CLK
clock => counter_reg_bit1a[7].CLK
clock => counter_reg_bit1a[6].CLK
clock => counter_reg_bit1a[5].CLK
clock => counter_reg_bit1a[4].CLK
clock => counter_reg_bit1a[3].CLK
clock => counter_reg_bit1a[2].CLK
clock => counter_reg_bit1a[1].CLK
clock => counter_reg_bit1a[0].CLK
q[0] <= counter_reg_bit1a[0].REGOUT
q[1] <= counter_reg_bit1a[1].REGOUT
q[2] <= counter_reg_bit1a[2].REGOUT
q[3] <= counter_reg_bit1a[3].REGOUT
q[4] <= counter_reg_bit1a[4].REGOUT
q[5] <= counter_reg_bit1a[5].REGOUT
q[6] <= counter_reg_bit1a[6].REGOUT
q[7] <= counter_reg_bit1a[7].REGOUT
q[8] <= counter_reg_bit1a[8].REGOUT
q[9] <= counter_reg_bit1a[9].REGOUT
q[10] <= counter_reg_bit1a[10].REGOUT
q[11] <= counter_reg_bit1a[11].REGOUT
q[12] <= counter_reg_bit1a[12].REGOUT
q[13] <= counter_reg_bit1a[13].REGOUT
q[14] <= counter_reg_bit1a[14].REGOUT
q[15] <= counter_reg_bit1a[15].REGOUT


|final|lpm_counter1M:inst6|lpm_counter:LPM_COUNTER_component|cntr_u1j:auto_generated|cmpr_rdc:cmpr2
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
dataa[10] => data_wire[7].IN0
dataa[11] => data_wire[7].IN0
dataa[12] => data_wire[8].IN0
dataa[13] => data_wire[8].IN0
dataa[14] => data_wire[9].IN0
dataa[15] => data_wire[9].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1
datab[10] => data_wire[7].IN1
datab[11] => data_wire[7].IN1
datab[12] => data_wire[8].IN1
datab[13] => data_wire[8].IN1
datab[14] => data_wire[9].IN1
datab[15] => data_wire[9].IN1


|final|altfp_convert1:inst5
clock => altfp_convert1_altfp_convert_3tm:altfp_convert1_altfp_convert_3tm_component.clock
dataa[0] => altfp_convert1_altfp_convert_3tm:altfp_convert1_altfp_convert_3tm_component.dataa[0]
dataa[1] => altfp_convert1_altfp_convert_3tm:altfp_convert1_altfp_convert_3tm_component.dataa[1]
dataa[2] => altfp_convert1_altfp_convert_3tm:altfp_convert1_altfp_convert_3tm_component.dataa[2]
dataa[3] => altfp_convert1_altfp_convert_3tm:altfp_convert1_altfp_convert_3tm_component.dataa[3]
dataa[4] => altfp_convert1_altfp_convert_3tm:altfp_convert1_altfp_convert_3tm_component.dataa[4]
dataa[5] => altfp_convert1_altfp_convert_3tm:altfp_convert1_altfp_convert_3tm_component.dataa[5]
dataa[6] => altfp_convert1_altfp_convert_3tm:altfp_convert1_altfp_convert_3tm_component.dataa[6]
dataa[7] => altfp_convert1_altfp_convert_3tm:altfp_convert1_altfp_convert_3tm_component.dataa[7]
dataa[8] => altfp_convert1_altfp_convert_3tm:altfp_convert1_altfp_convert_3tm_component.dataa[8]
dataa[9] => altfp_convert1_altfp_convert_3tm:altfp_convert1_altfp_convert_3tm_component.dataa[9]
dataa[10] => altfp_convert1_altfp_convert_3tm:altfp_convert1_altfp_convert_3tm_component.dataa[10]
dataa[11] => altfp_convert1_altfp_convert_3tm:altfp_convert1_altfp_convert_3tm_component.dataa[11]
dataa[12] => altfp_convert1_altfp_convert_3tm:altfp_convert1_altfp_convert_3tm_component.dataa[12]
dataa[13] => altfp_convert1_altfp_convert_3tm:altfp_convert1_altfp_convert_3tm_component.dataa[13]
dataa[14] => altfp_convert1_altfp_convert_3tm:altfp_convert1_altfp_convert_3tm_component.dataa[14]
dataa[15] => altfp_convert1_altfp_convert_3tm:altfp_convert1_altfp_convert_3tm_component.dataa[15]
dataa[16] => altfp_convert1_altfp_convert_3tm:altfp_convert1_altfp_convert_3tm_component.dataa[16]
dataa[17] => altfp_convert1_altfp_convert_3tm:altfp_convert1_altfp_convert_3tm_component.dataa[17]
dataa[18] => altfp_convert1_altfp_convert_3tm:altfp_convert1_altfp_convert_3tm_component.dataa[18]
dataa[19] => altfp_convert1_altfp_convert_3tm:altfp_convert1_altfp_convert_3tm_component.dataa[19]
dataa[20] => altfp_convert1_altfp_convert_3tm:altfp_convert1_altfp_convert_3tm_component.dataa[20]
dataa[21] => altfp_convert1_altfp_convert_3tm:altfp_convert1_altfp_convert_3tm_component.dataa[21]
dataa[22] => altfp_convert1_altfp_convert_3tm:altfp_convert1_altfp_convert_3tm_component.dataa[22]
dataa[23] => altfp_convert1_altfp_convert_3tm:altfp_convert1_altfp_convert_3tm_component.dataa[23]
dataa[24] => altfp_convert1_altfp_convert_3tm:altfp_convert1_altfp_convert_3tm_component.dataa[24]
dataa[25] => altfp_convert1_altfp_convert_3tm:altfp_convert1_altfp_convert_3tm_component.dataa[25]
dataa[26] => altfp_convert1_altfp_convert_3tm:altfp_convert1_altfp_convert_3tm_component.dataa[26]
dataa[27] => altfp_convert1_altfp_convert_3tm:altfp_convert1_altfp_convert_3tm_component.dataa[27]
dataa[28] => altfp_convert1_altfp_convert_3tm:altfp_convert1_altfp_convert_3tm_component.dataa[28]
dataa[29] => altfp_convert1_altfp_convert_3tm:altfp_convert1_altfp_convert_3tm_component.dataa[29]
dataa[30] => altfp_convert1_altfp_convert_3tm:altfp_convert1_altfp_convert_3tm_component.dataa[30]
dataa[31] => altfp_convert1_altfp_convert_3tm:altfp_convert1_altfp_convert_3tm_component.dataa[31]
result[0] <= altfp_convert1_altfp_convert_3tm:altfp_convert1_altfp_convert_3tm_component.result[0]
result[1] <= altfp_convert1_altfp_convert_3tm:altfp_convert1_altfp_convert_3tm_component.result[1]
result[2] <= altfp_convert1_altfp_convert_3tm:altfp_convert1_altfp_convert_3tm_component.result[2]
result[3] <= altfp_convert1_altfp_convert_3tm:altfp_convert1_altfp_convert_3tm_component.result[3]
result[4] <= altfp_convert1_altfp_convert_3tm:altfp_convert1_altfp_convert_3tm_component.result[4]
result[5] <= altfp_convert1_altfp_convert_3tm:altfp_convert1_altfp_convert_3tm_component.result[5]
result[6] <= altfp_convert1_altfp_convert_3tm:altfp_convert1_altfp_convert_3tm_component.result[6]
result[7] <= altfp_convert1_altfp_convert_3tm:altfp_convert1_altfp_convert_3tm_component.result[7]
result[8] <= altfp_convert1_altfp_convert_3tm:altfp_convert1_altfp_convert_3tm_component.result[8]
result[9] <= altfp_convert1_altfp_convert_3tm:altfp_convert1_altfp_convert_3tm_component.result[9]
result[10] <= altfp_convert1_altfp_convert_3tm:altfp_convert1_altfp_convert_3tm_component.result[10]
result[11] <= altfp_convert1_altfp_convert_3tm:altfp_convert1_altfp_convert_3tm_component.result[11]
result[12] <= altfp_convert1_altfp_convert_3tm:altfp_convert1_altfp_convert_3tm_component.result[12]
result[13] <= altfp_convert1_altfp_convert_3tm:altfp_convert1_altfp_convert_3tm_component.result[13]
result[14] <= altfp_convert1_altfp_convert_3tm:altfp_convert1_altfp_convert_3tm_component.result[14]
result[15] <= altfp_convert1_altfp_convert_3tm:altfp_convert1_altfp_convert_3tm_component.result[15]
result[16] <= altfp_convert1_altfp_convert_3tm:altfp_convert1_altfp_convert_3tm_component.result[16]
result[17] <= altfp_convert1_altfp_convert_3tm:altfp_convert1_altfp_convert_3tm_component.result[17]
result[18] <= altfp_convert1_altfp_convert_3tm:altfp_convert1_altfp_convert_3tm_component.result[18]
result[19] <= altfp_convert1_altfp_convert_3tm:altfp_convert1_altfp_convert_3tm_component.result[19]
result[20] <= altfp_convert1_altfp_convert_3tm:altfp_convert1_altfp_convert_3tm_component.result[20]
result[21] <= altfp_convert1_altfp_convert_3tm:altfp_convert1_altfp_convert_3tm_component.result[21]
result[22] <= altfp_convert1_altfp_convert_3tm:altfp_convert1_altfp_convert_3tm_component.result[22]
result[23] <= altfp_convert1_altfp_convert_3tm:altfp_convert1_altfp_convert_3tm_component.result[23]
result[24] <= altfp_convert1_altfp_convert_3tm:altfp_convert1_altfp_convert_3tm_component.result[24]
result[25] <= altfp_convert1_altfp_convert_3tm:altfp_convert1_altfp_convert_3tm_component.result[25]
result[26] <= altfp_convert1_altfp_convert_3tm:altfp_convert1_altfp_convert_3tm_component.result[26]
result[27] <= altfp_convert1_altfp_convert_3tm:altfp_convert1_altfp_convert_3tm_component.result[27]
result[28] <= altfp_convert1_altfp_convert_3tm:altfp_convert1_altfp_convert_3tm_component.result[28]
result[29] <= altfp_convert1_altfp_convert_3tm:altfp_convert1_altfp_convert_3tm_component.result[29]
result[30] <= altfp_convert1_altfp_convert_3tm:altfp_convert1_altfp_convert_3tm_component.result[30]
result[31] <= altfp_convert1_altfp_convert_3tm:altfp_convert1_altfp_convert_3tm_component.result[31]


|final|altfp_convert1:inst5|altfp_convert1_altfp_convert_3tm:altfp_convert1_altfp_convert_3tm_component
clock => altfp_convert1_altbarrel_shift_grf:altbarrel_shift6.clock
clock => sign_input_reg4.CLK
clock => sign_input_reg3.CLK
clock => sign_input_reg2.CLK
clock => sign_input_reg1.CLK
clock => power2_value_reg[0].CLK
clock => power2_value_reg[1].CLK
clock => power2_value_reg[2].CLK
clock => power2_value_reg[3].CLK
clock => power2_value_reg[4].CLK
clock => power2_value_reg[5].CLK
clock => max_shift_reg.CLK
clock => max_shift_exceeder_reg.CLK
clock => mantissa_input_reg[0].CLK
clock => mantissa_input_reg[1].CLK
clock => mantissa_input_reg[2].CLK
clock => mantissa_input_reg[3].CLK
clock => mantissa_input_reg[4].CLK
clock => mantissa_input_reg[5].CLK
clock => mantissa_input_reg[6].CLK
clock => mantissa_input_reg[7].CLK
clock => mantissa_input_reg[8].CLK
clock => mantissa_input_reg[9].CLK
clock => mantissa_input_reg[10].CLK
clock => mantissa_input_reg[11].CLK
clock => mantissa_input_reg[12].CLK
clock => mantissa_input_reg[13].CLK
clock => mantissa_input_reg[14].CLK
clock => mantissa_input_reg[15].CLK
clock => mantissa_input_reg[16].CLK
clock => mantissa_input_reg[17].CLK
clock => mantissa_input_reg[18].CLK
clock => mantissa_input_reg[19].CLK
clock => mantissa_input_reg[20].CLK
clock => mantissa_input_reg[21].CLK
clock => mantissa_input_reg[22].CLK
clock => man_or_reg4.CLK
clock => man_or_reg3.CLK
clock => man_or_reg2.CLK
clock => man_or2_reg1.CLK
clock => man_or1_reg1.CLK
clock => lowest_int_sel_reg.CLK
clock => integer_rounded_reg[0].CLK
clock => integer_rounded_reg[1].CLK
clock => integer_rounded_reg[2].CLK
clock => integer_rounded_reg[3].CLK
clock => integer_rounded_reg[4].CLK
clock => integer_rounded_reg[5].CLK
clock => integer_rounded_reg[6].CLK
clock => integer_rounded_reg[7].CLK
clock => integer_rounded_reg[8].CLK
clock => integer_rounded_reg[9].CLK
clock => integer_rounded_reg[10].CLK
clock => integer_rounded_reg[11].CLK
clock => integer_rounded_reg[12].CLK
clock => integer_rounded_reg[13].CLK
clock => integer_rounded_reg[14].CLK
clock => integer_rounded_reg[15].CLK
clock => integer_rounded_reg[16].CLK
clock => integer_rounded_reg[17].CLK
clock => integer_rounded_reg[18].CLK
clock => integer_rounded_reg[19].CLK
clock => integer_rounded_reg[20].CLK
clock => integer_rounded_reg[21].CLK
clock => integer_rounded_reg[22].CLK
clock => integer_rounded_reg[23].CLK
clock => integer_rounded_reg[24].CLK
clock => integer_rounded_reg[25].CLK
clock => integer_rounded_reg[26].CLK
clock => integer_rounded_reg[27].CLK
clock => integer_rounded_reg[28].CLK
clock => integer_rounded_reg[29].CLK
clock => integer_rounded_reg[30].CLK
clock => integer_result_reg[0].CLK
clock => integer_result_reg[1].CLK
clock => integer_result_reg[2].CLK
clock => integer_result_reg[3].CLK
clock => integer_result_reg[4].CLK
clock => integer_result_reg[5].CLK
clock => integer_result_reg[6].CLK
clock => integer_result_reg[7].CLK
clock => integer_result_reg[8].CLK
clock => integer_result_reg[9].CLK
clock => integer_result_reg[10].CLK
clock => integer_result_reg[11].CLK
clock => integer_result_reg[12].CLK
clock => integer_result_reg[13].CLK
clock => integer_result_reg[14].CLK
clock => integer_result_reg[15].CLK
clock => integer_result_reg[16].CLK
clock => integer_result_reg[17].CLK
clock => integer_result_reg[18].CLK
clock => integer_result_reg[19].CLK
clock => integer_result_reg[20].CLK
clock => integer_result_reg[21].CLK
clock => integer_result_reg[22].CLK
clock => integer_result_reg[23].CLK
clock => integer_result_reg[24].CLK
clock => integer_result_reg[25].CLK
clock => integer_result_reg[26].CLK
clock => integer_result_reg[27].CLK
clock => integer_result_reg[28].CLK
clock => integer_result_reg[29].CLK
clock => integer_result_reg[30].CLK
clock => integer_result_reg[31].CLK
clock => int_or_reg3.CLK
clock => int_or_reg2.CLK
clock => int_or2_reg1.CLK
clock => int_or1_reg1.CLK
clock => exp_or_reg4.CLK
clock => exp_or_reg3.CLK
clock => exp_or_reg2.CLK
clock => exp_or_reg1.CLK
clock => exp_and_reg4.CLK
clock => exp_and_reg3.CLK
clock => exp_and_reg2.CLK
clock => exp_and_reg1.CLK
clock => exceed_upper_limit_reg4.CLK
clock => exceed_upper_limit_reg3.CLK
clock => exceed_upper_limit_reg2.CLK
clock => exceed_upper_limit_reg1.CLK
clock => equal_upper_limit_reg3.CLK
clock => equal_upper_limit_reg2.CLK
clock => equal_upper_limit_reg1.CLK
clock => dataa_reg[0].CLK
clock => dataa_reg[1].CLK
clock => dataa_reg[2].CLK
clock => dataa_reg[3].CLK
clock => dataa_reg[4].CLK
clock => dataa_reg[5].CLK
clock => dataa_reg[6].CLK
clock => dataa_reg[7].CLK
clock => dataa_reg[8].CLK
clock => dataa_reg[9].CLK
clock => dataa_reg[10].CLK
clock => dataa_reg[11].CLK
clock => dataa_reg[12].CLK
clock => dataa_reg[13].CLK
clock => dataa_reg[14].CLK
clock => dataa_reg[15].CLK
clock => dataa_reg[16].CLK
clock => dataa_reg[17].CLK
clock => dataa_reg[18].CLK
clock => dataa_reg[19].CLK
clock => dataa_reg[20].CLK
clock => dataa_reg[21].CLK
clock => dataa_reg[22].CLK
clock => dataa_reg[23].CLK
clock => dataa_reg[24].CLK
clock => dataa_reg[25].CLK
clock => dataa_reg[26].CLK
clock => dataa_reg[27].CLK
clock => dataa_reg[28].CLK
clock => dataa_reg[29].CLK
clock => dataa_reg[30].CLK
clock => dataa_reg[31].CLK
clock => below_lower_limit2_reg4.CLK
clock => below_lower_limit2_reg3.CLK
clock => below_lower_limit2_reg2.CLK
clock => below_lower_limit2_reg1.CLK
clock => below_lower_limit1_reg3.CLK
clock => below_lower_limit1_reg2.CLK
clock => below_lower_limit1_reg1.CLK
clock => added_power2_reg[0].CLK
clock => added_power2_reg[1].CLK
clock => added_power2_reg[2].CLK
clock => added_power2_reg[3].CLK
clock => added_power2_reg[4].CLK
clock => added_power2_reg[5].CLK
dataa[0] => dataa_reg[0].DATAIN
dataa[1] => dataa_reg[1].DATAIN
dataa[2] => dataa_reg[2].DATAIN
dataa[3] => dataa_reg[3].DATAIN
dataa[4] => dataa_reg[4].DATAIN
dataa[5] => dataa_reg[5].DATAIN
dataa[6] => dataa_reg[6].DATAIN
dataa[7] => dataa_reg[7].DATAIN
dataa[8] => dataa_reg[8].DATAIN
dataa[9] => dataa_reg[9].DATAIN
dataa[10] => dataa_reg[10].DATAIN
dataa[11] => dataa_reg[11].DATAIN
dataa[12] => dataa_reg[12].DATAIN
dataa[13] => dataa_reg[13].DATAIN
dataa[14] => dataa_reg[14].DATAIN
dataa[15] => dataa_reg[15].DATAIN
dataa[16] => dataa_reg[16].DATAIN
dataa[17] => dataa_reg[17].DATAIN
dataa[18] => dataa_reg[18].DATAIN
dataa[19] => dataa_reg[19].DATAIN
dataa[20] => dataa_reg[20].DATAIN
dataa[21] => dataa_reg[21].DATAIN
dataa[22] => dataa_reg[22].DATAIN
dataa[23] => dataa_reg[23].DATAIN
dataa[24] => dataa_reg[24].DATAIN
dataa[25] => dataa_reg[25].DATAIN
dataa[26] => dataa_reg[26].DATAIN
dataa[27] => dataa_reg[27].DATAIN
dataa[28] => dataa_reg[28].DATAIN
dataa[29] => dataa_reg[29].DATAIN
dataa[30] => dataa_reg[30].DATAIN
dataa[31] => dataa_reg[31].DATAIN
result[0] <= integer_result_reg[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= integer_result_reg[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= integer_result_reg[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= integer_result_reg[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= integer_result_reg[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= integer_result_reg[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= integer_result_reg[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= integer_result_reg[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= integer_result_reg[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= integer_result_reg[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= integer_result_reg[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= integer_result_reg[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= integer_result_reg[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= integer_result_reg[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= integer_result_reg[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= integer_result_reg[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= integer_result_reg[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= integer_result_reg[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= integer_result_reg[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= integer_result_reg[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= integer_result_reg[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= integer_result_reg[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= integer_result_reg[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= integer_result_reg[23].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= integer_result_reg[24].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= integer_result_reg[25].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= integer_result_reg[26].DB_MAX_OUTPUT_PORT_TYPE
result[27] <= integer_result_reg[27].DB_MAX_OUTPUT_PORT_TYPE
result[28] <= integer_result_reg[28].DB_MAX_OUTPUT_PORT_TYPE
result[29] <= integer_result_reg[29].DB_MAX_OUTPUT_PORT_TYPE
result[30] <= integer_result_reg[30].DB_MAX_OUTPUT_PORT_TYPE
result[31] <= integer_result_reg[31].DB_MAX_OUTPUT_PORT_TYPE


|final|altfp_convert1:inst5|altfp_convert1_altfp_convert_3tm:altfp_convert1_altfp_convert_3tm_component|altfp_convert1_altbarrel_shift_grf:altbarrel_shift6
aclr => sel_pipec5r1d.ACLR
aclr => sel_pipec4r1d.ACLR
aclr => sel_pipec3r1d.ACLR
aclr => sbit_piper2d[0].ACLR
aclr => sbit_piper2d[1].ACLR
aclr => sbit_piper2d[2].ACLR
aclr => sbit_piper2d[3].ACLR
aclr => sbit_piper2d[4].ACLR
aclr => sbit_piper2d[5].ACLR
aclr => sbit_piper2d[6].ACLR
aclr => sbit_piper2d[7].ACLR
aclr => sbit_piper2d[8].ACLR
aclr => sbit_piper2d[9].ACLR
aclr => sbit_piper2d[10].ACLR
aclr => sbit_piper2d[11].ACLR
aclr => sbit_piper2d[12].ACLR
aclr => sbit_piper2d[13].ACLR
aclr => sbit_piper2d[14].ACLR
aclr => sbit_piper2d[15].ACLR
aclr => sbit_piper2d[16].ACLR
aclr => sbit_piper2d[17].ACLR
aclr => sbit_piper2d[18].ACLR
aclr => sbit_piper2d[19].ACLR
aclr => sbit_piper2d[20].ACLR
aclr => sbit_piper2d[21].ACLR
aclr => sbit_piper2d[22].ACLR
aclr => sbit_piper2d[23].ACLR
aclr => sbit_piper2d[24].ACLR
aclr => sbit_piper2d[25].ACLR
aclr => sbit_piper2d[26].ACLR
aclr => sbit_piper2d[27].ACLR
aclr => sbit_piper2d[28].ACLR
aclr => sbit_piper2d[29].ACLR
aclr => sbit_piper2d[30].ACLR
aclr => sbit_piper2d[31].ACLR
aclr => sbit_piper2d[32].ACLR
aclr => sbit_piper2d[33].ACLR
aclr => sbit_piper2d[34].ACLR
aclr => sbit_piper2d[35].ACLR
aclr => sbit_piper2d[36].ACLR
aclr => sbit_piper2d[37].ACLR
aclr => sbit_piper2d[38].ACLR
aclr => sbit_piper2d[39].ACLR
aclr => sbit_piper2d[40].ACLR
aclr => sbit_piper2d[41].ACLR
aclr => sbit_piper2d[42].ACLR
aclr => sbit_piper2d[43].ACLR
aclr => sbit_piper2d[44].ACLR
aclr => sbit_piper2d[45].ACLR
aclr => sbit_piper2d[46].ACLR
aclr => sbit_piper2d[47].ACLR
aclr => sbit_piper2d[48].ACLR
aclr => sbit_piper2d[49].ACLR
aclr => sbit_piper2d[50].ACLR
aclr => sbit_piper2d[51].ACLR
aclr => sbit_piper2d[52].ACLR
aclr => sbit_piper2d[53].ACLR
aclr => sbit_piper1d[0].ACLR
aclr => sbit_piper1d[1].ACLR
aclr => sbit_piper1d[2].ACLR
aclr => sbit_piper1d[3].ACLR
aclr => sbit_piper1d[4].ACLR
aclr => sbit_piper1d[5].ACLR
aclr => sbit_piper1d[6].ACLR
aclr => sbit_piper1d[7].ACLR
aclr => sbit_piper1d[8].ACLR
aclr => sbit_piper1d[9].ACLR
aclr => sbit_piper1d[10].ACLR
aclr => sbit_piper1d[11].ACLR
aclr => sbit_piper1d[12].ACLR
aclr => sbit_piper1d[13].ACLR
aclr => sbit_piper1d[14].ACLR
aclr => sbit_piper1d[15].ACLR
aclr => sbit_piper1d[16].ACLR
aclr => sbit_piper1d[17].ACLR
aclr => sbit_piper1d[18].ACLR
aclr => sbit_piper1d[19].ACLR
aclr => sbit_piper1d[20].ACLR
aclr => sbit_piper1d[21].ACLR
aclr => sbit_piper1d[22].ACLR
aclr => sbit_piper1d[23].ACLR
aclr => sbit_piper1d[24].ACLR
aclr => sbit_piper1d[25].ACLR
aclr => sbit_piper1d[26].ACLR
aclr => sbit_piper1d[27].ACLR
aclr => sbit_piper1d[28].ACLR
aclr => sbit_piper1d[29].ACLR
aclr => sbit_piper1d[30].ACLR
aclr => sbit_piper1d[31].ACLR
aclr => sbit_piper1d[32].ACLR
aclr => sbit_piper1d[33].ACLR
aclr => sbit_piper1d[34].ACLR
aclr => sbit_piper1d[35].ACLR
aclr => sbit_piper1d[36].ACLR
aclr => sbit_piper1d[37].ACLR
aclr => sbit_piper1d[38].ACLR
aclr => sbit_piper1d[39].ACLR
aclr => sbit_piper1d[40].ACLR
aclr => sbit_piper1d[41].ACLR
aclr => sbit_piper1d[42].ACLR
aclr => sbit_piper1d[43].ACLR
aclr => sbit_piper1d[44].ACLR
aclr => sbit_piper1d[45].ACLR
aclr => sbit_piper1d[46].ACLR
aclr => sbit_piper1d[47].ACLR
aclr => sbit_piper1d[48].ACLR
aclr => sbit_piper1d[49].ACLR
aclr => sbit_piper1d[50].ACLR
aclr => sbit_piper1d[51].ACLR
aclr => sbit_piper1d[52].ACLR
aclr => sbit_piper1d[53].ACLR
aclr => dir_pipe[0].ACLR
clk_en => sel_pipec5r1d.ENA
clk_en => dir_pipe[0].ENA
clk_en => sbit_piper1d[53].ENA
clk_en => sbit_piper1d[52].ENA
clk_en => sbit_piper1d[51].ENA
clk_en => sbit_piper1d[50].ENA
clk_en => sbit_piper1d[49].ENA
clk_en => sbit_piper1d[48].ENA
clk_en => sbit_piper1d[47].ENA
clk_en => sbit_piper1d[46].ENA
clk_en => sbit_piper1d[45].ENA
clk_en => sbit_piper1d[44].ENA
clk_en => sbit_piper1d[43].ENA
clk_en => sbit_piper1d[42].ENA
clk_en => sbit_piper1d[41].ENA
clk_en => sbit_piper1d[40].ENA
clk_en => sbit_piper1d[39].ENA
clk_en => sbit_piper1d[38].ENA
clk_en => sbit_piper1d[37].ENA
clk_en => sbit_piper1d[36].ENA
clk_en => sbit_piper1d[35].ENA
clk_en => sbit_piper1d[34].ENA
clk_en => sbit_piper1d[33].ENA
clk_en => sbit_piper1d[32].ENA
clk_en => sbit_piper1d[31].ENA
clk_en => sbit_piper1d[30].ENA
clk_en => sbit_piper1d[29].ENA
clk_en => sbit_piper1d[28].ENA
clk_en => sbit_piper1d[27].ENA
clk_en => sbit_piper1d[26].ENA
clk_en => sbit_piper1d[25].ENA
clk_en => sbit_piper1d[24].ENA
clk_en => sbit_piper1d[23].ENA
clk_en => sbit_piper1d[22].ENA
clk_en => sbit_piper1d[21].ENA
clk_en => sbit_piper1d[20].ENA
clk_en => sbit_piper1d[19].ENA
clk_en => sbit_piper1d[18].ENA
clk_en => sbit_piper1d[17].ENA
clk_en => sbit_piper1d[16].ENA
clk_en => sbit_piper1d[15].ENA
clk_en => sbit_piper1d[14].ENA
clk_en => sbit_piper1d[13].ENA
clk_en => sbit_piper1d[12].ENA
clk_en => sbit_piper1d[11].ENA
clk_en => sbit_piper1d[10].ENA
clk_en => sbit_piper1d[9].ENA
clk_en => sbit_piper1d[8].ENA
clk_en => sbit_piper1d[7].ENA
clk_en => sbit_piper1d[6].ENA
clk_en => sbit_piper1d[5].ENA
clk_en => sbit_piper1d[4].ENA
clk_en => sbit_piper1d[3].ENA
clk_en => sbit_piper1d[2].ENA
clk_en => sbit_piper1d[1].ENA
clk_en => sbit_piper1d[0].ENA
clk_en => sbit_piper2d[53].ENA
clk_en => sbit_piper2d[52].ENA
clk_en => sbit_piper2d[51].ENA
clk_en => sbit_piper2d[50].ENA
clk_en => sbit_piper2d[49].ENA
clk_en => sbit_piper2d[48].ENA
clk_en => sbit_piper2d[47].ENA
clk_en => sbit_piper2d[46].ENA
clk_en => sbit_piper2d[45].ENA
clk_en => sbit_piper2d[44].ENA
clk_en => sbit_piper2d[43].ENA
clk_en => sbit_piper2d[42].ENA
clk_en => sbit_piper2d[41].ENA
clk_en => sbit_piper2d[40].ENA
clk_en => sbit_piper2d[39].ENA
clk_en => sbit_piper2d[38].ENA
clk_en => sbit_piper2d[37].ENA
clk_en => sbit_piper2d[36].ENA
clk_en => sbit_piper2d[35].ENA
clk_en => sbit_piper2d[34].ENA
clk_en => sbit_piper2d[33].ENA
clk_en => sbit_piper2d[32].ENA
clk_en => sbit_piper2d[31].ENA
clk_en => sbit_piper2d[30].ENA
clk_en => sbit_piper2d[29].ENA
clk_en => sbit_piper2d[28].ENA
clk_en => sbit_piper2d[27].ENA
clk_en => sbit_piper2d[26].ENA
clk_en => sbit_piper2d[25].ENA
clk_en => sbit_piper2d[24].ENA
clk_en => sbit_piper2d[23].ENA
clk_en => sbit_piper2d[22].ENA
clk_en => sbit_piper2d[21].ENA
clk_en => sbit_piper2d[20].ENA
clk_en => sbit_piper2d[19].ENA
clk_en => sbit_piper2d[18].ENA
clk_en => sbit_piper2d[17].ENA
clk_en => sbit_piper2d[16].ENA
clk_en => sbit_piper2d[15].ENA
clk_en => sbit_piper2d[14].ENA
clk_en => sbit_piper2d[13].ENA
clk_en => sbit_piper2d[12].ENA
clk_en => sbit_piper2d[11].ENA
clk_en => sbit_piper2d[10].ENA
clk_en => sbit_piper2d[9].ENA
clk_en => sbit_piper2d[8].ENA
clk_en => sbit_piper2d[7].ENA
clk_en => sbit_piper2d[6].ENA
clk_en => sbit_piper2d[5].ENA
clk_en => sbit_piper2d[4].ENA
clk_en => sbit_piper2d[3].ENA
clk_en => sbit_piper2d[2].ENA
clk_en => sbit_piper2d[1].ENA
clk_en => sbit_piper2d[0].ENA
clk_en => sel_pipec3r1d.ENA
clk_en => sel_pipec4r1d.ENA
clock => sel_pipec5r1d.CLK
clock => sel_pipec4r1d.CLK
clock => sel_pipec3r1d.CLK
clock => sbit_piper2d[0].CLK
clock => sbit_piper2d[1].CLK
clock => sbit_piper2d[2].CLK
clock => sbit_piper2d[3].CLK
clock => sbit_piper2d[4].CLK
clock => sbit_piper2d[5].CLK
clock => sbit_piper2d[6].CLK
clock => sbit_piper2d[7].CLK
clock => sbit_piper2d[8].CLK
clock => sbit_piper2d[9].CLK
clock => sbit_piper2d[10].CLK
clock => sbit_piper2d[11].CLK
clock => sbit_piper2d[12].CLK
clock => sbit_piper2d[13].CLK
clock => sbit_piper2d[14].CLK
clock => sbit_piper2d[15].CLK
clock => sbit_piper2d[16].CLK
clock => sbit_piper2d[17].CLK
clock => sbit_piper2d[18].CLK
clock => sbit_piper2d[19].CLK
clock => sbit_piper2d[20].CLK
clock => sbit_piper2d[21].CLK
clock => sbit_piper2d[22].CLK
clock => sbit_piper2d[23].CLK
clock => sbit_piper2d[24].CLK
clock => sbit_piper2d[25].CLK
clock => sbit_piper2d[26].CLK
clock => sbit_piper2d[27].CLK
clock => sbit_piper2d[28].CLK
clock => sbit_piper2d[29].CLK
clock => sbit_piper2d[30].CLK
clock => sbit_piper2d[31].CLK
clock => sbit_piper2d[32].CLK
clock => sbit_piper2d[33].CLK
clock => sbit_piper2d[34].CLK
clock => sbit_piper2d[35].CLK
clock => sbit_piper2d[36].CLK
clock => sbit_piper2d[37].CLK
clock => sbit_piper2d[38].CLK
clock => sbit_piper2d[39].CLK
clock => sbit_piper2d[40].CLK
clock => sbit_piper2d[41].CLK
clock => sbit_piper2d[42].CLK
clock => sbit_piper2d[43].CLK
clock => sbit_piper2d[44].CLK
clock => sbit_piper2d[45].CLK
clock => sbit_piper2d[46].CLK
clock => sbit_piper2d[47].CLK
clock => sbit_piper2d[48].CLK
clock => sbit_piper2d[49].CLK
clock => sbit_piper2d[50].CLK
clock => sbit_piper2d[51].CLK
clock => sbit_piper2d[52].CLK
clock => sbit_piper2d[53].CLK
clock => sbit_piper1d[0].CLK
clock => sbit_piper1d[1].CLK
clock => sbit_piper1d[2].CLK
clock => sbit_piper1d[3].CLK
clock => sbit_piper1d[4].CLK
clock => sbit_piper1d[5].CLK
clock => sbit_piper1d[6].CLK
clock => sbit_piper1d[7].CLK
clock => sbit_piper1d[8].CLK
clock => sbit_piper1d[9].CLK
clock => sbit_piper1d[10].CLK
clock => sbit_piper1d[11].CLK
clock => sbit_piper1d[12].CLK
clock => sbit_piper1d[13].CLK
clock => sbit_piper1d[14].CLK
clock => sbit_piper1d[15].CLK
clock => sbit_piper1d[16].CLK
clock => sbit_piper1d[17].CLK
clock => sbit_piper1d[18].CLK
clock => sbit_piper1d[19].CLK
clock => sbit_piper1d[20].CLK
clock => sbit_piper1d[21].CLK
clock => sbit_piper1d[22].CLK
clock => sbit_piper1d[23].CLK
clock => sbit_piper1d[24].CLK
clock => sbit_piper1d[25].CLK
clock => sbit_piper1d[26].CLK
clock => sbit_piper1d[27].CLK
clock => sbit_piper1d[28].CLK
clock => sbit_piper1d[29].CLK
clock => sbit_piper1d[30].CLK
clock => sbit_piper1d[31].CLK
clock => sbit_piper1d[32].CLK
clock => sbit_piper1d[33].CLK
clock => sbit_piper1d[34].CLK
clock => sbit_piper1d[35].CLK
clock => sbit_piper1d[36].CLK
clock => sbit_piper1d[37].CLK
clock => sbit_piper1d[38].CLK
clock => sbit_piper1d[39].CLK
clock => sbit_piper1d[40].CLK
clock => sbit_piper1d[41].CLK
clock => sbit_piper1d[42].CLK
clock => sbit_piper1d[43].CLK
clock => sbit_piper1d[44].CLK
clock => sbit_piper1d[45].CLK
clock => sbit_piper1d[46].CLK
clock => sbit_piper1d[47].CLK
clock => sbit_piper1d[48].CLK
clock => sbit_piper1d[49].CLK
clock => sbit_piper1d[50].CLK
clock => sbit_piper1d[51].CLK
clock => sbit_piper1d[52].CLK
clock => sbit_piper1d[53].CLK
clock => dir_pipe[0].CLK
data[0] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range287w292w293w[0].IN0
data[0] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range287w300w301w[1].IN0
data[1] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range287w300w301w[2].IN0
data[1] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range287w292w293w[1].IN0
data[2] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range287w300w301w[3].IN0
data[2] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range287w292w293w[2].IN0
data[3] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range287w300w301w[4].IN0
data[3] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range287w292w293w[3].IN0
data[4] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range287w300w301w[5].IN0
data[4] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range287w292w293w[4].IN0
data[5] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range287w300w301w[6].IN0
data[5] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range287w292w293w[5].IN0
data[6] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range287w300w301w[7].IN0
data[6] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range287w292w293w[6].IN0
data[7] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range287w300w301w[8].IN0
data[7] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range287w292w293w[7].IN0
data[8] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range287w300w301w[9].IN0
data[8] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range287w292w293w[8].IN0
data[9] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range287w300w301w[10].IN0
data[9] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range287w292w293w[9].IN0
data[10] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range287w300w301w[11].IN0
data[10] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range287w292w293w[10].IN0
data[11] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range287w300w301w[12].IN0
data[11] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range287w292w293w[11].IN0
data[12] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range287w300w301w[13].IN0
data[12] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range287w292w293w[12].IN0
data[13] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range287w300w301w[14].IN0
data[13] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range287w292w293w[13].IN0
data[14] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range287w300w301w[15].IN0
data[14] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range287w292w293w[14].IN0
data[15] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range287w300w301w[16].IN0
data[15] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range287w292w293w[15].IN0
data[16] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range287w300w301w[17].IN0
data[16] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range287w292w293w[16].IN0
data[17] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range287w300w301w[18].IN0
data[17] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range287w292w293w[17].IN0
data[18] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range287w300w301w[19].IN0
data[18] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range287w292w293w[18].IN0
data[19] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range287w300w301w[20].IN0
data[19] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range287w292w293w[19].IN0
data[20] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range287w300w301w[21].IN0
data[20] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range287w292w293w[20].IN0
data[21] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range287w300w301w[22].IN0
data[21] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range287w292w293w[21].IN0
data[22] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range287w300w301w[23].IN0
data[22] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range287w292w293w[22].IN0
data[23] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range287w300w301w[24].IN0
data[23] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range287w292w293w[23].IN0
data[24] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range287w300w301w[25].IN0
data[24] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range287w292w293w[24].IN0
data[25] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range287w300w301w[26].IN0
data[25] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range287w292w293w[25].IN0
data[26] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range287w300w301w[27].IN0
data[26] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range287w292w293w[26].IN0
data[27] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range287w300w301w[28].IN0
data[27] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range287w292w293w[27].IN0
data[28] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range287w300w301w[29].IN0
data[28] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range287w292w293w[28].IN0
data[29] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range287w300w301w[30].IN0
data[29] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range287w292w293w[29].IN0
data[30] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range287w300w301w[31].IN0
data[30] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range287w292w293w[30].IN0
data[31] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range287w300w301w[32].IN0
data[31] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range287w292w293w[31].IN0
data[32] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range287w300w301w[33].IN0
data[32] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range287w292w293w[32].IN0
data[33] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range287w300w301w[34].IN0
data[33] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range287w292w293w[33].IN0
data[34] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range287w300w301w[35].IN0
data[34] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range287w292w293w[34].IN0
data[35] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range287w300w301w[36].IN0
data[35] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range287w292w293w[35].IN0
data[36] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range287w300w301w[37].IN0
data[36] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range287w292w293w[36].IN0
data[37] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range287w300w301w[38].IN0
data[37] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range287w292w293w[37].IN0
data[38] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range287w300w301w[39].IN0
data[38] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range287w292w293w[38].IN0
data[39] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range287w300w301w[40].IN0
data[39] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range287w292w293w[39].IN0
data[40] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range287w300w301w[41].IN0
data[40] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range287w292w293w[40].IN0
data[41] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range287w300w301w[42].IN0
data[41] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range287w292w293w[41].IN0
data[42] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range287w300w301w[43].IN0
data[42] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range287w292w293w[42].IN0
data[43] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range287w300w301w[44].IN0
data[43] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range287w292w293w[43].IN0
data[44] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range287w300w301w[45].IN0
data[44] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range287w292w293w[44].IN0
data[45] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range287w300w301w[46].IN0
data[45] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range287w292w293w[45].IN0
data[46] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range287w300w301w[47].IN0
data[46] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range287w292w293w[46].IN0
data[47] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range287w300w301w[48].IN0
data[47] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range287w292w293w[47].IN0
data[48] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range287w300w301w[49].IN0
data[48] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range287w292w293w[48].IN0
data[49] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range287w300w301w[50].IN0
data[49] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range287w292w293w[49].IN0
data[50] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range287w300w301w[51].IN0
data[50] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range287w292w293w[50].IN0
data[51] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range287w300w301w[52].IN0
data[51] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range287w292w293w[51].IN0
data[52] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range287w300w301w[53].IN0
data[52] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range287w292w293w[52].IN0
data[53] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range287w292w293w[53].IN0
distance[0] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range287w292w293w[0].IN1
distance[0] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range287w292w293w[1].IN1
distance[0] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range287w292w293w[2].IN1
distance[0] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range287w292w293w[3].IN1
distance[0] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range287w292w293w[4].IN1
distance[0] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range287w292w293w[5].IN1
distance[0] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range287w292w293w[6].IN1
distance[0] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range287w292w293w[7].IN1
distance[0] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range287w292w293w[8].IN1
distance[0] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range287w292w293w[9].IN1
distance[0] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range287w292w293w[10].IN1
distance[0] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range287w292w293w[11].IN1
distance[0] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range287w292w293w[12].IN1
distance[0] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range287w292w293w[13].IN1
distance[0] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range287w292w293w[14].IN1
distance[0] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range287w292w293w[15].IN1
distance[0] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range287w292w293w[16].IN1
distance[0] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range287w292w293w[17].IN1
distance[0] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range287w292w293w[18].IN1
distance[0] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range287w292w293w[19].IN1
distance[0] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range287w292w293w[20].IN1
distance[0] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range287w292w293w[21].IN1
distance[0] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range287w292w293w[22].IN1
distance[0] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range287w292w293w[23].IN1
distance[0] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range287w292w293w[24].IN1
distance[0] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range287w292w293w[25].IN1
distance[0] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range287w292w293w[26].IN1
distance[0] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range287w292w293w[27].IN1
distance[0] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range287w292w293w[28].IN1
distance[0] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range287w292w293w[29].IN1
distance[0] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range287w292w293w[30].IN1
distance[0] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range287w292w293w[31].IN1
distance[0] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range287w292w293w[32].IN1
distance[0] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range287w292w293w[33].IN1
distance[0] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range287w292w293w[34].IN1
distance[0] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range287w292w293w[35].IN1
distance[0] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range287w292w293w[36].IN1
distance[0] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range287w292w293w[37].IN1
distance[0] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range287w292w293w[38].IN1
distance[0] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range287w292w293w[39].IN1
distance[0] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range287w292w293w[40].IN1
distance[0] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range287w292w293w[41].IN1
distance[0] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range287w292w293w[42].IN1
distance[0] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range287w292w293w[43].IN1
distance[0] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range287w292w293w[44].IN1
distance[0] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range287w292w293w[45].IN1
distance[0] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range287w292w293w[46].IN1
distance[0] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range287w292w293w[47].IN1
distance[0] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range287w292w293w[48].IN1
distance[0] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range287w292w293w[49].IN1
distance[0] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range287w292w293w[50].IN1
distance[0] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range287w292w293w[51].IN1
distance[0] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range287w292w293w[52].IN1
distance[0] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range287w292w293w[53].IN1
distance[0] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range287w300w301w[1].IN1
distance[0] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range287w300w301w[2].IN1
distance[0] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range287w300w301w[3].IN1
distance[0] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range287w300w301w[4].IN1
distance[0] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range287w300w301w[5].IN1
distance[0] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range287w300w301w[6].IN1
distance[0] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range287w300w301w[7].IN1
distance[0] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range287w300w301w[8].IN1
distance[0] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range287w300w301w[9].IN1
distance[0] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range287w300w301w[10].IN1
distance[0] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range287w300w301w[11].IN1
distance[0] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range287w300w301w[12].IN1
distance[0] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range287w300w301w[13].IN1
distance[0] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range287w300w301w[14].IN1
distance[0] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range287w300w301w[15].IN1
distance[0] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range287w300w301w[16].IN1
distance[0] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range287w300w301w[17].IN1
distance[0] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range287w300w301w[18].IN1
distance[0] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range287w300w301w[19].IN1
distance[0] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range287w300w301w[20].IN1
distance[0] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range287w300w301w[21].IN1
distance[0] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range287w300w301w[22].IN1
distance[0] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range287w300w301w[23].IN1
distance[0] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range287w300w301w[24].IN1
distance[0] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range287w300w301w[25].IN1
distance[0] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range287w300w301w[26].IN1
distance[0] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range287w300w301w[27].IN1
distance[0] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range287w300w301w[28].IN1
distance[0] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range287w300w301w[29].IN1
distance[0] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range287w300w301w[30].IN1
distance[0] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range287w300w301w[31].IN1
distance[0] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range287w300w301w[32].IN1
distance[0] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range287w300w301w[33].IN1
distance[0] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range287w300w301w[34].IN1
distance[0] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range287w300w301w[35].IN1
distance[0] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range287w300w301w[36].IN1
distance[0] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range287w300w301w[37].IN1
distance[0] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range287w300w301w[38].IN1
distance[0] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range287w300w301w[39].IN1
distance[0] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range287w300w301w[40].IN1
distance[0] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range287w300w301w[41].IN1
distance[0] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range287w300w301w[42].IN1
distance[0] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range287w300w301w[43].IN1
distance[0] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range287w300w301w[44].IN1
distance[0] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range287w300w301w[45].IN1
distance[0] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range287w300w301w[46].IN1
distance[0] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range287w300w301w[47].IN1
distance[0] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range287w300w301w[48].IN1
distance[0] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range287w300w301w[49].IN1
distance[0] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range287w300w301w[50].IN1
distance[0] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range287w300w301w[51].IN1
distance[0] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range287w300w301w[52].IN1
distance[0] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range287w300w301w[53].IN1
distance[1] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range308w313w314w[0].IN1
distance[1] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range308w313w314w[1].IN1
distance[1] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range308w313w314w[2].IN1
distance[1] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range308w313w314w[3].IN1
distance[1] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range308w313w314w[4].IN1
distance[1] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range308w313w314w[5].IN1
distance[1] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range308w313w314w[6].IN1
distance[1] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range308w313w314w[7].IN1
distance[1] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range308w313w314w[8].IN1
distance[1] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range308w313w314w[9].IN1
distance[1] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range308w313w314w[10].IN1
distance[1] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range308w313w314w[11].IN1
distance[1] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range308w313w314w[12].IN1
distance[1] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range308w313w314w[13].IN1
distance[1] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range308w313w314w[14].IN1
distance[1] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range308w313w314w[15].IN1
distance[1] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range308w313w314w[16].IN1
distance[1] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range308w313w314w[17].IN1
distance[1] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range308w313w314w[18].IN1
distance[1] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range308w313w314w[19].IN1
distance[1] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range308w313w314w[20].IN1
distance[1] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range308w313w314w[21].IN1
distance[1] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range308w313w314w[22].IN1
distance[1] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range308w313w314w[23].IN1
distance[1] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range308w313w314w[24].IN1
distance[1] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range308w313w314w[25].IN1
distance[1] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range308w313w314w[26].IN1
distance[1] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range308w313w314w[27].IN1
distance[1] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range308w313w314w[28].IN1
distance[1] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range308w313w314w[29].IN1
distance[1] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range308w313w314w[30].IN1
distance[1] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range308w313w314w[31].IN1
distance[1] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range308w313w314w[32].IN1
distance[1] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range308w313w314w[33].IN1
distance[1] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range308w313w314w[34].IN1
distance[1] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range308w313w314w[35].IN1
distance[1] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range308w313w314w[36].IN1
distance[1] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range308w313w314w[37].IN1
distance[1] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range308w313w314w[38].IN1
distance[1] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range308w313w314w[39].IN1
distance[1] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range308w313w314w[40].IN1
distance[1] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range308w313w314w[41].IN1
distance[1] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range308w313w314w[42].IN1
distance[1] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range308w313w314w[43].IN1
distance[1] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range308w313w314w[44].IN1
distance[1] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range308w313w314w[45].IN1
distance[1] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range308w313w314w[46].IN1
distance[1] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range308w313w314w[47].IN1
distance[1] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range308w313w314w[48].IN1
distance[1] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range308w313w314w[49].IN1
distance[1] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range308w313w314w[50].IN1
distance[1] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range308w313w314w[51].IN1
distance[1] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range308w313w314w[52].IN1
distance[1] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range308w313w314w[53].IN1
distance[1] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range308w321w322w[2].IN1
distance[1] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range308w321w322w[3].IN1
distance[1] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range308w321w322w[4].IN1
distance[1] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range308w321w322w[5].IN1
distance[1] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range308w321w322w[6].IN1
distance[1] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range308w321w322w[7].IN1
distance[1] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range308w321w322w[8].IN1
distance[1] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range308w321w322w[9].IN1
distance[1] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range308w321w322w[10].IN1
distance[1] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range308w321w322w[11].IN1
distance[1] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range308w321w322w[12].IN1
distance[1] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range308w321w322w[13].IN1
distance[1] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range308w321w322w[14].IN1
distance[1] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range308w321w322w[15].IN1
distance[1] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range308w321w322w[16].IN1
distance[1] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range308w321w322w[17].IN1
distance[1] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range308w321w322w[18].IN1
distance[1] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range308w321w322w[19].IN1
distance[1] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range308w321w322w[20].IN1
distance[1] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range308w321w322w[21].IN1
distance[1] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range308w321w322w[22].IN1
distance[1] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range308w321w322w[23].IN1
distance[1] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range308w321w322w[24].IN1
distance[1] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range308w321w322w[25].IN1
distance[1] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range308w321w322w[26].IN1
distance[1] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range308w321w322w[27].IN1
distance[1] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range308w321w322w[28].IN1
distance[1] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range308w321w322w[29].IN1
distance[1] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range308w321w322w[30].IN1
distance[1] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range308w321w322w[31].IN1
distance[1] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range308w321w322w[32].IN1
distance[1] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range308w321w322w[33].IN1
distance[1] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range308w321w322w[34].IN1
distance[1] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range308w321w322w[35].IN1
distance[1] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range308w321w322w[36].IN1
distance[1] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range308w321w322w[37].IN1
distance[1] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range308w321w322w[38].IN1
distance[1] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range308w321w322w[39].IN1
distance[1] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range308w321w322w[40].IN1
distance[1] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range308w321w322w[41].IN1
distance[1] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range308w321w322w[42].IN1
distance[1] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range308w321w322w[43].IN1
distance[1] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range308w321w322w[44].IN1
distance[1] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range308w321w322w[45].IN1
distance[1] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range308w321w322w[46].IN1
distance[1] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range308w321w322w[47].IN1
distance[1] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range308w321w322w[48].IN1
distance[1] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range308w321w322w[49].IN1
distance[1] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range308w321w322w[50].IN1
distance[1] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range308w321w322w[51].IN1
distance[1] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range308w321w322w[52].IN1
distance[1] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range308w321w322w[53].IN1
distance[2] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range330w335w336w[0].IN1
distance[2] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range330w335w336w[1].IN1
distance[2] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range330w335w336w[2].IN1
distance[2] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range330w335w336w[3].IN1
distance[2] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range330w335w336w[4].IN1
distance[2] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range330w335w336w[5].IN1
distance[2] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range330w335w336w[6].IN1
distance[2] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range330w335w336w[7].IN1
distance[2] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range330w335w336w[8].IN1
distance[2] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range330w335w336w[9].IN1
distance[2] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range330w335w336w[10].IN1
distance[2] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range330w335w336w[11].IN1
distance[2] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range330w335w336w[12].IN1
distance[2] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range330w335w336w[13].IN1
distance[2] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range330w335w336w[14].IN1
distance[2] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range330w335w336w[15].IN1
distance[2] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range330w335w336w[16].IN1
distance[2] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range330w335w336w[17].IN1
distance[2] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range330w335w336w[18].IN1
distance[2] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range330w335w336w[19].IN1
distance[2] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range330w335w336w[20].IN1
distance[2] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range330w335w336w[21].IN1
distance[2] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range330w335w336w[22].IN1
distance[2] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range330w335w336w[23].IN1
distance[2] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range330w335w336w[24].IN1
distance[2] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range330w335w336w[25].IN1
distance[2] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range330w335w336w[26].IN1
distance[2] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range330w335w336w[27].IN1
distance[2] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range330w335w336w[28].IN1
distance[2] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range330w335w336w[29].IN1
distance[2] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range330w335w336w[30].IN1
distance[2] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range330w335w336w[31].IN1
distance[2] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range330w335w336w[32].IN1
distance[2] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range330w335w336w[33].IN1
distance[2] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range330w335w336w[34].IN1
distance[2] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range330w335w336w[35].IN1
distance[2] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range330w335w336w[36].IN1
distance[2] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range330w335w336w[37].IN1
distance[2] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range330w335w336w[38].IN1
distance[2] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range330w335w336w[39].IN1
distance[2] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range330w335w336w[40].IN1
distance[2] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range330w335w336w[41].IN1
distance[2] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range330w335w336w[42].IN1
distance[2] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range330w335w336w[43].IN1
distance[2] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range330w335w336w[44].IN1
distance[2] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range330w335w336w[45].IN1
distance[2] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range330w335w336w[46].IN1
distance[2] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range330w335w336w[47].IN1
distance[2] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range330w335w336w[48].IN1
distance[2] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range330w335w336w[49].IN1
distance[2] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range330w335w336w[50].IN1
distance[2] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range330w335w336w[51].IN1
distance[2] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range330w335w336w[52].IN1
distance[2] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range330w335w336w[53].IN1
distance[2] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range330w343w344w[4].IN1
distance[2] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range330w343w344w[5].IN1
distance[2] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range330w343w344w[6].IN1
distance[2] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range330w343w344w[7].IN1
distance[2] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range330w343w344w[8].IN1
distance[2] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range330w343w344w[9].IN1
distance[2] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range330w343w344w[10].IN1
distance[2] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range330w343w344w[11].IN1
distance[2] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range330w343w344w[12].IN1
distance[2] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range330w343w344w[13].IN1
distance[2] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range330w343w344w[14].IN1
distance[2] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range330w343w344w[15].IN1
distance[2] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range330w343w344w[16].IN1
distance[2] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range330w343w344w[17].IN1
distance[2] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range330w343w344w[18].IN1
distance[2] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range330w343w344w[19].IN1
distance[2] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range330w343w344w[20].IN1
distance[2] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range330w343w344w[21].IN1
distance[2] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range330w343w344w[22].IN1
distance[2] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range330w343w344w[23].IN1
distance[2] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range330w343w344w[24].IN1
distance[2] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range330w343w344w[25].IN1
distance[2] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range330w343w344w[26].IN1
distance[2] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range330w343w344w[27].IN1
distance[2] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range330w343w344w[28].IN1
distance[2] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range330w343w344w[29].IN1
distance[2] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range330w343w344w[30].IN1
distance[2] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range330w343w344w[31].IN1
distance[2] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range330w343w344w[32].IN1
distance[2] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range330w343w344w[33].IN1
distance[2] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range330w343w344w[34].IN1
distance[2] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range330w343w344w[35].IN1
distance[2] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range330w343w344w[36].IN1
distance[2] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range330w343w344w[37].IN1
distance[2] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range330w343w344w[38].IN1
distance[2] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range330w343w344w[39].IN1
distance[2] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range330w343w344w[40].IN1
distance[2] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range330w343w344w[41].IN1
distance[2] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range330w343w344w[42].IN1
distance[2] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range330w343w344w[43].IN1
distance[2] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range330w343w344w[44].IN1
distance[2] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range330w343w344w[45].IN1
distance[2] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range330w343w344w[46].IN1
distance[2] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range330w343w344w[47].IN1
distance[2] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range330w343w344w[48].IN1
distance[2] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range330w343w344w[49].IN1
distance[2] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range330w343w344w[50].IN1
distance[2] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range330w343w344w[51].IN1
distance[2] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range330w343w344w[52].IN1
distance[2] => wire_altbarrel_shift6_w_lg_w_lg_w_sel_w_range330w343w344w[53].IN1
distance[3] => sel_pipec3r1d.DATAIN
distance[4] => sel_pipec4r1d.DATAIN
distance[5] => sel_pipec5r1d.DATAIN
result[0] <= sbit_piper2d[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= sbit_piper2d[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= sbit_piper2d[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= sbit_piper2d[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= sbit_piper2d[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= sbit_piper2d[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= sbit_piper2d[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= sbit_piper2d[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= sbit_piper2d[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= sbit_piper2d[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= sbit_piper2d[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= sbit_piper2d[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= sbit_piper2d[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= sbit_piper2d[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= sbit_piper2d[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= sbit_piper2d[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= sbit_piper2d[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= sbit_piper2d[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= sbit_piper2d[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= sbit_piper2d[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= sbit_piper2d[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= sbit_piper2d[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= sbit_piper2d[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= sbit_piper2d[23].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= sbit_piper2d[24].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= sbit_piper2d[25].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= sbit_piper2d[26].DB_MAX_OUTPUT_PORT_TYPE
result[27] <= sbit_piper2d[27].DB_MAX_OUTPUT_PORT_TYPE
result[28] <= sbit_piper2d[28].DB_MAX_OUTPUT_PORT_TYPE
result[29] <= sbit_piper2d[29].DB_MAX_OUTPUT_PORT_TYPE
result[30] <= sbit_piper2d[30].DB_MAX_OUTPUT_PORT_TYPE
result[31] <= sbit_piper2d[31].DB_MAX_OUTPUT_PORT_TYPE
result[32] <= sbit_piper2d[32].DB_MAX_OUTPUT_PORT_TYPE
result[33] <= sbit_piper2d[33].DB_MAX_OUTPUT_PORT_TYPE
result[34] <= sbit_piper2d[34].DB_MAX_OUTPUT_PORT_TYPE
result[35] <= sbit_piper2d[35].DB_MAX_OUTPUT_PORT_TYPE
result[36] <= sbit_piper2d[36].DB_MAX_OUTPUT_PORT_TYPE
result[37] <= sbit_piper2d[37].DB_MAX_OUTPUT_PORT_TYPE
result[38] <= sbit_piper2d[38].DB_MAX_OUTPUT_PORT_TYPE
result[39] <= sbit_piper2d[39].DB_MAX_OUTPUT_PORT_TYPE
result[40] <= sbit_piper2d[40].DB_MAX_OUTPUT_PORT_TYPE
result[41] <= sbit_piper2d[41].DB_MAX_OUTPUT_PORT_TYPE
result[42] <= sbit_piper2d[42].DB_MAX_OUTPUT_PORT_TYPE
result[43] <= sbit_piper2d[43].DB_MAX_OUTPUT_PORT_TYPE
result[44] <= sbit_piper2d[44].DB_MAX_OUTPUT_PORT_TYPE
result[45] <= sbit_piper2d[45].DB_MAX_OUTPUT_PORT_TYPE
result[46] <= sbit_piper2d[46].DB_MAX_OUTPUT_PORT_TYPE
result[47] <= sbit_piper2d[47].DB_MAX_OUTPUT_PORT_TYPE
result[48] <= sbit_piper2d[48].DB_MAX_OUTPUT_PORT_TYPE
result[49] <= sbit_piper2d[49].DB_MAX_OUTPUT_PORT_TYPE
result[50] <= sbit_piper2d[50].DB_MAX_OUTPUT_PORT_TYPE
result[51] <= sbit_piper2d[51].DB_MAX_OUTPUT_PORT_TYPE
result[52] <= sbit_piper2d[52].DB_MAX_OUTPUT_PORT_TYPE
result[53] <= sbit_piper2d[53].DB_MAX_OUTPUT_PORT_TYPE


|final|altfp_convert1:inst5|altfp_convert1_altfp_convert_3tm:altfp_convert1_altfp_convert_3tm_component|lpm_add_sub:add_sub4
dataa[0] => add_sub_9ui:auto_generated.dataa[0]
dataa[1] => add_sub_9ui:auto_generated.dataa[1]
dataa[2] => add_sub_9ui:auto_generated.dataa[2]
dataa[3] => add_sub_9ui:auto_generated.dataa[3]
dataa[4] => add_sub_9ui:auto_generated.dataa[4]
dataa[5] => add_sub_9ui:auto_generated.dataa[5]
dataa[6] => add_sub_9ui:auto_generated.dataa[6]
dataa[7] => add_sub_9ui:auto_generated.dataa[7]
datab[0] => add_sub_9ui:auto_generated.datab[0]
datab[1] => add_sub_9ui:auto_generated.datab[1]
datab[2] => add_sub_9ui:auto_generated.datab[2]
datab[3] => add_sub_9ui:auto_generated.datab[3]
datab[4] => add_sub_9ui:auto_generated.datab[4]
datab[5] => add_sub_9ui:auto_generated.datab[5]
datab[6] => add_sub_9ui:auto_generated.datab[6]
datab[7] => add_sub_9ui:auto_generated.datab[7]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_9ui:auto_generated.result[0]
result[1] <= add_sub_9ui:auto_generated.result[1]
result[2] <= add_sub_9ui:auto_generated.result[2]
result[3] <= add_sub_9ui:auto_generated.result[3]
result[4] <= add_sub_9ui:auto_generated.result[4]
result[5] <= add_sub_9ui:auto_generated.result[5]
result[6] <= add_sub_9ui:auto_generated.result[6]
result[7] <= add_sub_9ui:auto_generated.result[7]
cout <= <GND>
overflow <= <GND>


|final|altfp_convert1:inst5|altfp_convert1_altfp_convert_3tm:altfp_convert1_altfp_convert_3tm_component|lpm_add_sub:add_sub4|add_sub_9ui:auto_generated
dataa[0] => op_1.IN15
dataa[1] => op_1.IN13
dataa[2] => op_1.IN11
dataa[3] => op_1.IN9
dataa[4] => op_1.IN7
dataa[5] => op_1.IN5
dataa[6] => op_1.IN3
dataa[7] => op_1.IN1
datab[0] => op_1.IN16
datab[1] => op_1.IN14
datab[2] => op_1.IN12
datab[3] => op_1.IN10
datab[4] => op_1.IN8
datab[5] => op_1.IN6
datab[6] => op_1.IN4
datab[7] => op_1.IN2
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|final|altfp_convert1:inst5|altfp_convert1_altfp_convert_3tm:altfp_convert1_altfp_convert_3tm_component|lpm_add_sub:add_sub5
dataa[0] => add_sub_6ti:auto_generated.dataa[0]
dataa[1] => add_sub_6ti:auto_generated.dataa[1]
dataa[2] => add_sub_6ti:auto_generated.dataa[2]
dataa[3] => add_sub_6ti:auto_generated.dataa[3]
dataa[4] => add_sub_6ti:auto_generated.dataa[4]
dataa[5] => add_sub_6ti:auto_generated.dataa[5]
datab[0] => add_sub_6ti:auto_generated.datab[0]
datab[1] => add_sub_6ti:auto_generated.datab[1]
datab[2] => add_sub_6ti:auto_generated.datab[2]
datab[3] => add_sub_6ti:auto_generated.datab[3]
datab[4] => add_sub_6ti:auto_generated.datab[4]
datab[5] => add_sub_6ti:auto_generated.datab[5]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_6ti:auto_generated.result[0]
result[1] <= add_sub_6ti:auto_generated.result[1]
result[2] <= add_sub_6ti:auto_generated.result[2]
result[3] <= add_sub_6ti:auto_generated.result[3]
result[4] <= add_sub_6ti:auto_generated.result[4]
result[5] <= add_sub_6ti:auto_generated.result[5]
cout <= <GND>
overflow <= <GND>


|final|altfp_convert1:inst5|altfp_convert1_altfp_convert_3tm:altfp_convert1_altfp_convert_3tm_component|lpm_add_sub:add_sub5|add_sub_6ti:auto_generated
dataa[0] => op_1.IN10
dataa[1] => op_1.IN8
dataa[2] => op_1.IN6
dataa[3] => op_1.IN4
dataa[4] => op_1.IN2
dataa[5] => op_1.IN0
datab[0] => op_1.IN11
datab[1] => op_1.IN9
datab[2] => op_1.IN7
datab[3] => op_1.IN5
datab[4] => op_1.IN3
datab[5] => op_1.IN1
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|final|altfp_convert1:inst5|altfp_convert1_altfp_convert_3tm:altfp_convert1_altfp_convert_3tm_component|lpm_add_sub:add_sub7
dataa[0] => add_sub_fdj:auto_generated.dataa[0]
dataa[1] => add_sub_fdj:auto_generated.dataa[1]
dataa[2] => add_sub_fdj:auto_generated.dataa[2]
dataa[3] => add_sub_fdj:auto_generated.dataa[3]
dataa[4] => add_sub_fdj:auto_generated.dataa[4]
dataa[5] => add_sub_fdj:auto_generated.dataa[5]
dataa[6] => add_sub_fdj:auto_generated.dataa[6]
dataa[7] => add_sub_fdj:auto_generated.dataa[7]
dataa[8] => add_sub_fdj:auto_generated.dataa[8]
dataa[9] => add_sub_fdj:auto_generated.dataa[9]
dataa[10] => add_sub_fdj:auto_generated.dataa[10]
dataa[11] => add_sub_fdj:auto_generated.dataa[11]
dataa[12] => add_sub_fdj:auto_generated.dataa[12]
dataa[13] => add_sub_fdj:auto_generated.dataa[13]
dataa[14] => add_sub_fdj:auto_generated.dataa[14]
dataa[15] => add_sub_fdj:auto_generated.dataa[15]
dataa[16] => add_sub_fdj:auto_generated.dataa[16]
dataa[17] => add_sub_fdj:auto_generated.dataa[17]
dataa[18] => add_sub_fdj:auto_generated.dataa[18]
dataa[19] => add_sub_fdj:auto_generated.dataa[19]
dataa[20] => add_sub_fdj:auto_generated.dataa[20]
dataa[21] => add_sub_fdj:auto_generated.dataa[21]
dataa[22] => add_sub_fdj:auto_generated.dataa[22]
dataa[23] => add_sub_fdj:auto_generated.dataa[23]
dataa[24] => add_sub_fdj:auto_generated.dataa[24]
dataa[25] => add_sub_fdj:auto_generated.dataa[25]
dataa[26] => add_sub_fdj:auto_generated.dataa[26]
dataa[27] => add_sub_fdj:auto_generated.dataa[27]
dataa[28] => add_sub_fdj:auto_generated.dataa[28]
dataa[29] => add_sub_fdj:auto_generated.dataa[29]
dataa[30] => add_sub_fdj:auto_generated.dataa[30]
datab[0] => add_sub_fdj:auto_generated.datab[0]
datab[1] => add_sub_fdj:auto_generated.datab[1]
datab[2] => add_sub_fdj:auto_generated.datab[2]
datab[3] => add_sub_fdj:auto_generated.datab[3]
datab[4] => add_sub_fdj:auto_generated.datab[4]
datab[5] => add_sub_fdj:auto_generated.datab[5]
datab[6] => add_sub_fdj:auto_generated.datab[6]
datab[7] => add_sub_fdj:auto_generated.datab[7]
datab[8] => add_sub_fdj:auto_generated.datab[8]
datab[9] => add_sub_fdj:auto_generated.datab[9]
datab[10] => add_sub_fdj:auto_generated.datab[10]
datab[11] => add_sub_fdj:auto_generated.datab[11]
datab[12] => add_sub_fdj:auto_generated.datab[12]
datab[13] => add_sub_fdj:auto_generated.datab[13]
datab[14] => add_sub_fdj:auto_generated.datab[14]
datab[15] => add_sub_fdj:auto_generated.datab[15]
datab[16] => add_sub_fdj:auto_generated.datab[16]
datab[17] => add_sub_fdj:auto_generated.datab[17]
datab[18] => add_sub_fdj:auto_generated.datab[18]
datab[19] => add_sub_fdj:auto_generated.datab[19]
datab[20] => add_sub_fdj:auto_generated.datab[20]
datab[21] => add_sub_fdj:auto_generated.datab[21]
datab[22] => add_sub_fdj:auto_generated.datab[22]
datab[23] => add_sub_fdj:auto_generated.datab[23]
datab[24] => add_sub_fdj:auto_generated.datab[24]
datab[25] => add_sub_fdj:auto_generated.datab[25]
datab[26] => add_sub_fdj:auto_generated.datab[26]
datab[27] => add_sub_fdj:auto_generated.datab[27]
datab[28] => add_sub_fdj:auto_generated.datab[28]
datab[29] => add_sub_fdj:auto_generated.datab[29]
datab[30] => add_sub_fdj:auto_generated.datab[30]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_fdj:auto_generated.result[0]
result[1] <= add_sub_fdj:auto_generated.result[1]
result[2] <= add_sub_fdj:auto_generated.result[2]
result[3] <= add_sub_fdj:auto_generated.result[3]
result[4] <= add_sub_fdj:auto_generated.result[4]
result[5] <= add_sub_fdj:auto_generated.result[5]
result[6] <= add_sub_fdj:auto_generated.result[6]
result[7] <= add_sub_fdj:auto_generated.result[7]
result[8] <= add_sub_fdj:auto_generated.result[8]
result[9] <= add_sub_fdj:auto_generated.result[9]
result[10] <= add_sub_fdj:auto_generated.result[10]
result[11] <= add_sub_fdj:auto_generated.result[11]
result[12] <= add_sub_fdj:auto_generated.result[12]
result[13] <= add_sub_fdj:auto_generated.result[13]
result[14] <= add_sub_fdj:auto_generated.result[14]
result[15] <= add_sub_fdj:auto_generated.result[15]
result[16] <= add_sub_fdj:auto_generated.result[16]
result[17] <= add_sub_fdj:auto_generated.result[17]
result[18] <= add_sub_fdj:auto_generated.result[18]
result[19] <= add_sub_fdj:auto_generated.result[19]
result[20] <= add_sub_fdj:auto_generated.result[20]
result[21] <= add_sub_fdj:auto_generated.result[21]
result[22] <= add_sub_fdj:auto_generated.result[22]
result[23] <= add_sub_fdj:auto_generated.result[23]
result[24] <= add_sub_fdj:auto_generated.result[24]
result[25] <= add_sub_fdj:auto_generated.result[25]
result[26] <= add_sub_fdj:auto_generated.result[26]
result[27] <= add_sub_fdj:auto_generated.result[27]
result[28] <= add_sub_fdj:auto_generated.result[28]
result[29] <= add_sub_fdj:auto_generated.result[29]
result[30] <= add_sub_fdj:auto_generated.result[30]
cout <= add_sub_fdj:auto_generated.cout
overflow <= <GND>


|final|altfp_convert1:inst5|altfp_convert1_altfp_convert_3tm:altfp_convert1_altfp_convert_3tm_component|lpm_add_sub:add_sub7|add_sub_fdj:auto_generated
cout <= op_1.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => op_1.IN62
dataa[1] => op_1.IN60
dataa[2] => op_1.IN58
dataa[3] => op_1.IN56
dataa[4] => op_1.IN54
dataa[5] => op_1.IN52
dataa[6] => op_1.IN50
dataa[7] => op_1.IN48
dataa[8] => op_1.IN46
dataa[9] => op_1.IN44
dataa[10] => op_1.IN42
dataa[11] => op_1.IN40
dataa[12] => op_1.IN38
dataa[13] => op_1.IN36
dataa[14] => op_1.IN34
dataa[15] => op_1.IN32
dataa[16] => op_1.IN30
dataa[17] => op_1.IN28
dataa[18] => op_1.IN26
dataa[19] => op_1.IN24
dataa[20] => op_1.IN22
dataa[21] => op_1.IN20
dataa[22] => op_1.IN18
dataa[23] => op_1.IN16
dataa[24] => op_1.IN14
dataa[25] => op_1.IN12
dataa[26] => op_1.IN10
dataa[27] => op_1.IN8
dataa[28] => op_1.IN6
dataa[29] => op_1.IN4
dataa[30] => op_1.IN2
datab[0] => op_1.IN63
datab[1] => op_1.IN61
datab[2] => op_1.IN59
datab[3] => op_1.IN57
datab[4] => op_1.IN55
datab[5] => op_1.IN53
datab[6] => op_1.IN51
datab[7] => op_1.IN49
datab[8] => op_1.IN47
datab[9] => op_1.IN45
datab[10] => op_1.IN43
datab[11] => op_1.IN41
datab[12] => op_1.IN39
datab[13] => op_1.IN37
datab[14] => op_1.IN35
datab[15] => op_1.IN33
datab[16] => op_1.IN31
datab[17] => op_1.IN29
datab[18] => op_1.IN27
datab[19] => op_1.IN25
datab[20] => op_1.IN23
datab[21] => op_1.IN21
datab[22] => op_1.IN19
datab[23] => op_1.IN17
datab[24] => op_1.IN15
datab[25] => op_1.IN13
datab[26] => op_1.IN11
datab[27] => op_1.IN9
datab[28] => op_1.IN7
datab[29] => op_1.IN5
datab[30] => op_1.IN3
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|final|altfp_convert1:inst5|altfp_convert1_altfp_convert_3tm:altfp_convert1_altfp_convert_3tm_component|lpm_add_sub:add_sub8
dataa[0] => add_sub_hdj:auto_generated.dataa[0]
dataa[1] => add_sub_hdj:auto_generated.dataa[1]
dataa[2] => add_sub_hdj:auto_generated.dataa[2]
dataa[3] => add_sub_hdj:auto_generated.dataa[3]
dataa[4] => add_sub_hdj:auto_generated.dataa[4]
dataa[5] => add_sub_hdj:auto_generated.dataa[5]
dataa[6] => add_sub_hdj:auto_generated.dataa[6]
dataa[7] => add_sub_hdj:auto_generated.dataa[7]
dataa[8] => add_sub_hdj:auto_generated.dataa[8]
dataa[9] => add_sub_hdj:auto_generated.dataa[9]
dataa[10] => add_sub_hdj:auto_generated.dataa[10]
dataa[11] => add_sub_hdj:auto_generated.dataa[11]
dataa[12] => add_sub_hdj:auto_generated.dataa[12]
dataa[13] => add_sub_hdj:auto_generated.dataa[13]
dataa[14] => add_sub_hdj:auto_generated.dataa[14]
datab[0] => add_sub_hdj:auto_generated.datab[0]
datab[1] => add_sub_hdj:auto_generated.datab[1]
datab[2] => add_sub_hdj:auto_generated.datab[2]
datab[3] => add_sub_hdj:auto_generated.datab[3]
datab[4] => add_sub_hdj:auto_generated.datab[4]
datab[5] => add_sub_hdj:auto_generated.datab[5]
datab[6] => add_sub_hdj:auto_generated.datab[6]
datab[7] => add_sub_hdj:auto_generated.datab[7]
datab[8] => add_sub_hdj:auto_generated.datab[8]
datab[9] => add_sub_hdj:auto_generated.datab[9]
datab[10] => add_sub_hdj:auto_generated.datab[10]
datab[11] => add_sub_hdj:auto_generated.datab[11]
datab[12] => add_sub_hdj:auto_generated.datab[12]
datab[13] => add_sub_hdj:auto_generated.datab[13]
datab[14] => add_sub_hdj:auto_generated.datab[14]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_hdj:auto_generated.result[0]
result[1] <= add_sub_hdj:auto_generated.result[1]
result[2] <= add_sub_hdj:auto_generated.result[2]
result[3] <= add_sub_hdj:auto_generated.result[3]
result[4] <= add_sub_hdj:auto_generated.result[4]
result[5] <= add_sub_hdj:auto_generated.result[5]
result[6] <= add_sub_hdj:auto_generated.result[6]
result[7] <= add_sub_hdj:auto_generated.result[7]
result[8] <= add_sub_hdj:auto_generated.result[8]
result[9] <= add_sub_hdj:auto_generated.result[9]
result[10] <= add_sub_hdj:auto_generated.result[10]
result[11] <= add_sub_hdj:auto_generated.result[11]
result[12] <= add_sub_hdj:auto_generated.result[12]
result[13] <= add_sub_hdj:auto_generated.result[13]
result[14] <= add_sub_hdj:auto_generated.result[14]
cout <= add_sub_hdj:auto_generated.cout
overflow <= <GND>


|final|altfp_convert1:inst5|altfp_convert1_altfp_convert_3tm:altfp_convert1_altfp_convert_3tm_component|lpm_add_sub:add_sub8|add_sub_hdj:auto_generated
cout <= op_1.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => op_1.IN30
dataa[1] => op_1.IN28
dataa[2] => op_1.IN26
dataa[3] => op_1.IN24
dataa[4] => op_1.IN22
dataa[5] => op_1.IN20
dataa[6] => op_1.IN18
dataa[7] => op_1.IN16
dataa[8] => op_1.IN14
dataa[9] => op_1.IN12
dataa[10] => op_1.IN10
dataa[11] => op_1.IN8
dataa[12] => op_1.IN6
dataa[13] => op_1.IN4
dataa[14] => op_1.IN2
datab[0] => op_1.IN31
datab[1] => op_1.IN29
datab[2] => op_1.IN27
datab[3] => op_1.IN25
datab[4] => op_1.IN23
datab[5] => op_1.IN21
datab[6] => op_1.IN19
datab[7] => op_1.IN17
datab[8] => op_1.IN15
datab[9] => op_1.IN13
datab[10] => op_1.IN11
datab[11] => op_1.IN9
datab[12] => op_1.IN7
datab[13] => op_1.IN5
datab[14] => op_1.IN3
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|final|altfp_convert1:inst5|altfp_convert1_altfp_convert_3tm:altfp_convert1_altfp_convert_3tm_component|lpm_add_sub:add_sub9
dataa[0] => add_sub_nui:auto_generated.dataa[0]
dataa[1] => add_sub_nui:auto_generated.dataa[1]
dataa[2] => add_sub_nui:auto_generated.dataa[2]
dataa[3] => add_sub_nui:auto_generated.dataa[3]
dataa[4] => add_sub_nui:auto_generated.dataa[4]
dataa[5] => add_sub_nui:auto_generated.dataa[5]
dataa[6] => add_sub_nui:auto_generated.dataa[6]
dataa[7] => add_sub_nui:auto_generated.dataa[7]
dataa[8] => add_sub_nui:auto_generated.dataa[8]
dataa[9] => add_sub_nui:auto_generated.dataa[9]
dataa[10] => add_sub_nui:auto_generated.dataa[10]
dataa[11] => add_sub_nui:auto_generated.dataa[11]
dataa[12] => add_sub_nui:auto_generated.dataa[12]
dataa[13] => add_sub_nui:auto_generated.dataa[13]
dataa[14] => add_sub_nui:auto_generated.dataa[14]
dataa[15] => add_sub_nui:auto_generated.dataa[15]
datab[0] => add_sub_nui:auto_generated.datab[0]
datab[1] => add_sub_nui:auto_generated.datab[1]
datab[2] => add_sub_nui:auto_generated.datab[2]
datab[3] => add_sub_nui:auto_generated.datab[3]
datab[4] => add_sub_nui:auto_generated.datab[4]
datab[5] => add_sub_nui:auto_generated.datab[5]
datab[6] => add_sub_nui:auto_generated.datab[6]
datab[7] => add_sub_nui:auto_generated.datab[7]
datab[8] => add_sub_nui:auto_generated.datab[8]
datab[9] => add_sub_nui:auto_generated.datab[9]
datab[10] => add_sub_nui:auto_generated.datab[10]
datab[11] => add_sub_nui:auto_generated.datab[11]
datab[12] => add_sub_nui:auto_generated.datab[12]
datab[13] => add_sub_nui:auto_generated.datab[13]
datab[14] => add_sub_nui:auto_generated.datab[14]
datab[15] => add_sub_nui:auto_generated.datab[15]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_nui:auto_generated.result[0]
result[1] <= add_sub_nui:auto_generated.result[1]
result[2] <= add_sub_nui:auto_generated.result[2]
result[3] <= add_sub_nui:auto_generated.result[3]
result[4] <= add_sub_nui:auto_generated.result[4]
result[5] <= add_sub_nui:auto_generated.result[5]
result[6] <= add_sub_nui:auto_generated.result[6]
result[7] <= add_sub_nui:auto_generated.result[7]
result[8] <= add_sub_nui:auto_generated.result[8]
result[9] <= add_sub_nui:auto_generated.result[9]
result[10] <= add_sub_nui:auto_generated.result[10]
result[11] <= add_sub_nui:auto_generated.result[11]
result[12] <= add_sub_nui:auto_generated.result[12]
result[13] <= add_sub_nui:auto_generated.result[13]
result[14] <= add_sub_nui:auto_generated.result[14]
result[15] <= add_sub_nui:auto_generated.result[15]
cout <= <GND>
overflow <= <GND>


|final|altfp_convert1:inst5|altfp_convert1_altfp_convert_3tm:altfp_convert1_altfp_convert_3tm_component|lpm_add_sub:add_sub9|add_sub_nui:auto_generated
dataa[0] => op_1.IN30
dataa[1] => op_1.IN28
dataa[2] => op_1.IN26
dataa[3] => op_1.IN24
dataa[4] => op_1.IN22
dataa[5] => op_1.IN20
dataa[6] => op_1.IN18
dataa[7] => op_1.IN16
dataa[8] => op_1.IN14
dataa[9] => op_1.IN12
dataa[10] => op_1.IN10
dataa[11] => op_1.IN8
dataa[12] => op_1.IN6
dataa[13] => op_1.IN4
dataa[14] => op_1.IN2
dataa[15] => op_1.IN0
datab[0] => op_1.IN31
datab[1] => op_1.IN29
datab[2] => op_1.IN27
datab[3] => op_1.IN25
datab[4] => op_1.IN23
datab[5] => op_1.IN21
datab[6] => op_1.IN19
datab[7] => op_1.IN17
datab[8] => op_1.IN15
datab[9] => op_1.IN13
datab[10] => op_1.IN11
datab[11] => op_1.IN9
datab[12] => op_1.IN7
datab[13] => op_1.IN5
datab[14] => op_1.IN3
datab[15] => op_1.IN1
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|final|altfp_convert1:inst5|altfp_convert1_altfp_convert_3tm:altfp_convert1_altfp_convert_3tm_component|lpm_compare:cmpr1
dataa[0] => cmpr_28i:auto_generated.dataa[0]
dataa[1] => cmpr_28i:auto_generated.dataa[1]
dataa[2] => cmpr_28i:auto_generated.dataa[2]
dataa[3] => cmpr_28i:auto_generated.dataa[3]
dataa[4] => cmpr_28i:auto_generated.dataa[4]
dataa[5] => cmpr_28i:auto_generated.dataa[5]
dataa[6] => cmpr_28i:auto_generated.dataa[6]
dataa[7] => cmpr_28i:auto_generated.dataa[7]
datab[0] => cmpr_28i:auto_generated.datab[0]
datab[1] => cmpr_28i:auto_generated.datab[1]
datab[2] => cmpr_28i:auto_generated.datab[2]
datab[3] => cmpr_28i:auto_generated.datab[3]
datab[4] => cmpr_28i:auto_generated.datab[4]
datab[5] => cmpr_28i:auto_generated.datab[5]
datab[6] => cmpr_28i:auto_generated.datab[6]
datab[7] => cmpr_28i:auto_generated.datab[7]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_28i:auto_generated.aeb
agb <= cmpr_28i:auto_generated.agb
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|final|altfp_convert1:inst5|altfp_convert1_altfp_convert_3tm:altfp_convert1_altfp_convert_3tm_component|lpm_compare:cmpr1|cmpr_28i:auto_generated
aeb <= aeb_int.DB_MAX_OUTPUT_PORT_TYPE
agb <= agb_int.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => _.IN0
dataa[0] => op_1.IN16
dataa[1] => _.IN0
dataa[1] => op_1.IN14
dataa[2] => _.IN0
dataa[2] => op_1.IN12
dataa[3] => _.IN0
dataa[3] => op_1.IN10
dataa[4] => _.IN0
dataa[4] => op_1.IN8
dataa[5] => _.IN0
dataa[5] => op_1.IN6
dataa[6] => _.IN0
dataa[6] => op_1.IN4
dataa[7] => _.IN0
dataa[7] => op_1.IN2
datab[0] => _.IN1
datab[0] => op_1.IN15
datab[1] => _.IN1
datab[1] => op_1.IN13
datab[2] => _.IN1
datab[2] => op_1.IN11
datab[3] => _.IN1
datab[3] => op_1.IN9
datab[4] => _.IN1
datab[4] => op_1.IN7
datab[5] => _.IN1
datab[5] => op_1.IN5
datab[6] => _.IN1
datab[6] => op_1.IN3
datab[7] => _.IN1
datab[7] => op_1.IN1


|final|altfp_convert1:inst5|altfp_convert1_altfp_convert_3tm:altfp_convert1_altfp_convert_3tm_component|lpm_compare:cmpr2
dataa[0] => cmpr_oth:auto_generated.dataa[0]
dataa[1] => cmpr_oth:auto_generated.dataa[1]
dataa[2] => cmpr_oth:auto_generated.dataa[2]
dataa[3] => cmpr_oth:auto_generated.dataa[3]
dataa[4] => cmpr_oth:auto_generated.dataa[4]
dataa[5] => cmpr_oth:auto_generated.dataa[5]
dataa[6] => cmpr_oth:auto_generated.dataa[6]
dataa[7] => cmpr_oth:auto_generated.dataa[7]
datab[0] => cmpr_oth:auto_generated.datab[0]
datab[1] => cmpr_oth:auto_generated.datab[1]
datab[2] => cmpr_oth:auto_generated.datab[2]
datab[3] => cmpr_oth:auto_generated.datab[3]
datab[4] => cmpr_oth:auto_generated.datab[4]
datab[5] => cmpr_oth:auto_generated.datab[5]
datab[6] => cmpr_oth:auto_generated.datab[6]
datab[7] => cmpr_oth:auto_generated.datab[7]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_oth:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|final|altfp_convert1:inst5|altfp_convert1_altfp_convert_3tm:altfp_convert1_altfp_convert_3tm_component|lpm_compare:cmpr2|cmpr_oth:auto_generated
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
dataa[7] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1
datab[7] => data_wire[3].IN1


|final|altfp_convert1:inst5|altfp_convert1_altfp_convert_3tm:altfp_convert1_altfp_convert_3tm_component|lpm_compare:cmpr3
dataa[0] => cmpr_vth:auto_generated.dataa[0]
dataa[1] => cmpr_vth:auto_generated.dataa[1]
dataa[2] => cmpr_vth:auto_generated.dataa[2]
dataa[3] => cmpr_vth:auto_generated.dataa[3]
dataa[4] => cmpr_vth:auto_generated.dataa[4]
dataa[5] => cmpr_vth:auto_generated.dataa[5]
dataa[6] => cmpr_vth:auto_generated.dataa[6]
dataa[7] => cmpr_vth:auto_generated.dataa[7]
datab[0] => cmpr_vth:auto_generated.datab[0]
datab[1] => cmpr_vth:auto_generated.datab[1]
datab[2] => cmpr_vth:auto_generated.datab[2]
datab[3] => cmpr_vth:auto_generated.datab[3]
datab[4] => cmpr_vth:auto_generated.datab[4]
datab[5] => cmpr_vth:auto_generated.datab[5]
datab[6] => cmpr_vth:auto_generated.datab[6]
datab[7] => cmpr_vth:auto_generated.datab[7]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= cmpr_vth:auto_generated.alb
aeb <= <GND>
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|final|altfp_convert1:inst5|altfp_convert1_altfp_convert_3tm:altfp_convert1_altfp_convert_3tm_component|lpm_compare:cmpr3|cmpr_vth:auto_generated
alb <= alb_int.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => op_1.IN15
dataa[1] => op_1.IN13
dataa[2] => op_1.IN11
dataa[3] => op_1.IN9
dataa[4] => op_1.IN7
dataa[5] => op_1.IN5
dataa[6] => op_1.IN3
dataa[7] => op_1.IN1
datab[0] => op_1.IN16
datab[1] => op_1.IN14
datab[2] => op_1.IN12
datab[3] => op_1.IN10
datab[4] => op_1.IN8
datab[5] => op_1.IN6
datab[6] => op_1.IN4
datab[7] => op_1.IN2


|final|altfp_convert1:inst5|altfp_convert1_altfp_convert_3tm:altfp_convert1_altfp_convert_3tm_component|lpm_compare:max_shift_compare
dataa[0] => cmpr_pth:auto_generated.dataa[0]
dataa[1] => cmpr_pth:auto_generated.dataa[1]
dataa[2] => cmpr_pth:auto_generated.dataa[2]
dataa[3] => cmpr_pth:auto_generated.dataa[3]
dataa[4] => cmpr_pth:auto_generated.dataa[4]
dataa[5] => cmpr_pth:auto_generated.dataa[5]
datab[0] => cmpr_pth:auto_generated.datab[0]
datab[1] => cmpr_pth:auto_generated.datab[1]
datab[2] => cmpr_pth:auto_generated.datab[2]
datab[3] => cmpr_pth:auto_generated.datab[3]
datab[4] => cmpr_pth:auto_generated.datab[4]
datab[5] => cmpr_pth:auto_generated.datab[5]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= <GND>
agb <= cmpr_pth:auto_generated.agb
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|final|altfp_convert1:inst5|altfp_convert1_altfp_convert_3tm:altfp_convert1_altfp_convert_3tm_component|lpm_compare:max_shift_compare|cmpr_pth:auto_generated
agb <= agb_int.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => op_1.IN12
dataa[1] => op_1.IN10
dataa[2] => op_1.IN8
dataa[3] => op_1.IN6
dataa[4] => op_1.IN4
dataa[5] => op_1.IN2
datab[0] => op_1.IN11
datab[1] => op_1.IN9
datab[2] => op_1.IN7
datab[3] => op_1.IN5
datab[4] => op_1.IN3
datab[5] => op_1.IN1


|final|altfp_add_sub0:inst15
clock => altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component.clock
dataa[0] => altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component.dataa[0]
dataa[1] => altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component.dataa[1]
dataa[2] => altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component.dataa[2]
dataa[3] => altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component.dataa[3]
dataa[4] => altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component.dataa[4]
dataa[5] => altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component.dataa[5]
dataa[6] => altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component.dataa[6]
dataa[7] => altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component.dataa[7]
dataa[8] => altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component.dataa[8]
dataa[9] => altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component.dataa[9]
dataa[10] => altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component.dataa[10]
dataa[11] => altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component.dataa[11]
dataa[12] => altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component.dataa[12]
dataa[13] => altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component.dataa[13]
dataa[14] => altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component.dataa[14]
dataa[15] => altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component.dataa[15]
dataa[16] => altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component.dataa[16]
dataa[17] => altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component.dataa[17]
dataa[18] => altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component.dataa[18]
dataa[19] => altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component.dataa[19]
dataa[20] => altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component.dataa[20]
dataa[21] => altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component.dataa[21]
dataa[22] => altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component.dataa[22]
dataa[23] => altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component.dataa[23]
dataa[24] => altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component.dataa[24]
dataa[25] => altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component.dataa[25]
dataa[26] => altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component.dataa[26]
dataa[27] => altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component.dataa[27]
dataa[28] => altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component.dataa[28]
dataa[29] => altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component.dataa[29]
dataa[30] => altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component.dataa[30]
dataa[31] => altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component.dataa[31]
datab[0] => altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component.datab[0]
datab[1] => altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component.datab[1]
datab[2] => altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component.datab[2]
datab[3] => altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component.datab[3]
datab[4] => altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component.datab[4]
datab[5] => altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component.datab[5]
datab[6] => altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component.datab[6]
datab[7] => altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component.datab[7]
datab[8] => altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component.datab[8]
datab[9] => altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component.datab[9]
datab[10] => altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component.datab[10]
datab[11] => altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component.datab[11]
datab[12] => altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component.datab[12]
datab[13] => altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component.datab[13]
datab[14] => altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component.datab[14]
datab[15] => altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component.datab[15]
datab[16] => altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component.datab[16]
datab[17] => altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component.datab[17]
datab[18] => altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component.datab[18]
datab[19] => altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component.datab[19]
datab[20] => altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component.datab[20]
datab[21] => altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component.datab[21]
datab[22] => altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component.datab[22]
datab[23] => altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component.datab[23]
datab[24] => altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component.datab[24]
datab[25] => altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component.datab[25]
datab[26] => altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component.datab[26]
datab[27] => altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component.datab[27]
datab[28] => altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component.datab[28]
datab[29] => altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component.datab[29]
datab[30] => altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component.datab[30]
datab[31] => altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component.datab[31]
result[0] <= altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component.result[0]
result[1] <= altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component.result[1]
result[2] <= altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component.result[2]
result[3] <= altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component.result[3]
result[4] <= altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component.result[4]
result[5] <= altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component.result[5]
result[6] <= altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component.result[6]
result[7] <= altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component.result[7]
result[8] <= altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component.result[8]
result[9] <= altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component.result[9]
result[10] <= altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component.result[10]
result[11] <= altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component.result[11]
result[12] <= altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component.result[12]
result[13] <= altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component.result[13]
result[14] <= altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component.result[14]
result[15] <= altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component.result[15]
result[16] <= altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component.result[16]
result[17] <= altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component.result[17]
result[18] <= altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component.result[18]
result[19] <= altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component.result[19]
result[20] <= altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component.result[20]
result[21] <= altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component.result[21]
result[22] <= altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component.result[22]
result[23] <= altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component.result[23]
result[24] <= altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component.result[24]
result[25] <= altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component.result[25]
result[26] <= altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component.result[26]
result[27] <= altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component.result[27]
result[28] <= altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component.result[28]
result[29] <= altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component.result[29]
result[30] <= altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component.result[30]
result[31] <= altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component.result[31]


|final|altfp_add_sub0:inst15|altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component
clock => altfp_add_sub0_altbarrel_shift_h0e:lbarrel_shift.clock
clock => zero_man_sign_dffe27.CLK
clock => zero_man_sign_dffe23.CLK
clock => zero_man_sign_dffe21.CLK
clock => zero_man_sign_dffe2.CLK
clock => sticky_bit_dffe31.CLK
clock => sticky_bit_dffe3.CLK
clock => sticky_bit_dffe27.CLK
clock => sticky_bit_dffe25.CLK
clock => sticky_bit_dffe23.CLK
clock => sticky_bit_dffe21.CLK
clock => sticky_bit_dffe2.CLK
clock => sticky_bit_dffe1.CLK
clock => sign_res_dffe41.CLK
clock => sign_res_dffe4.CLK
clock => sign_res_dffe3.CLK
clock => sign_out_dffe5.CLK
clock => sign_dffe31.CLK
clock => rshift_distance_dffe14[0].CLK
clock => rshift_distance_dffe14[1].CLK
clock => rshift_distance_dffe14[2].CLK
clock => rshift_distance_dffe14[3].CLK
clock => rshift_distance_dffe14[4].CLK
clock => rshift_distance_dffe13[0].CLK
clock => rshift_distance_dffe13[1].CLK
clock => rshift_distance_dffe13[2].CLK
clock => rshift_distance_dffe13[3].CLK
clock => rshift_distance_dffe13[4].CLK
clock => rounded_res_infinity_dffe4.CLK
clock => round_bit_dffe31.CLK
clock => round_bit_dffe3.CLK
clock => round_bit_dffe23.CLK
clock => round_bit_dffe21.CLK
clock => need_complement_dffe2.CLK
clock => man_smaller_dffe13[0].CLK
clock => man_smaller_dffe13[1].CLK
clock => man_smaller_dffe13[2].CLK
clock => man_smaller_dffe13[3].CLK
clock => man_smaller_dffe13[4].CLK
clock => man_smaller_dffe13[5].CLK
clock => man_smaller_dffe13[6].CLK
clock => man_smaller_dffe13[7].CLK
clock => man_smaller_dffe13[8].CLK
clock => man_smaller_dffe13[9].CLK
clock => man_smaller_dffe13[10].CLK
clock => man_smaller_dffe13[11].CLK
clock => man_smaller_dffe13[12].CLK
clock => man_smaller_dffe13[13].CLK
clock => man_smaller_dffe13[14].CLK
clock => man_smaller_dffe13[15].CLK
clock => man_smaller_dffe13[16].CLK
clock => man_smaller_dffe13[17].CLK
clock => man_smaller_dffe13[18].CLK
clock => man_smaller_dffe13[19].CLK
clock => man_smaller_dffe13[20].CLK
clock => man_smaller_dffe13[21].CLK
clock => man_smaller_dffe13[22].CLK
clock => man_smaller_dffe13[23].CLK
clock => man_res_rounding_add_sub_result_reg[0].CLK
clock => man_res_rounding_add_sub_result_reg[1].CLK
clock => man_res_rounding_add_sub_result_reg[2].CLK
clock => man_res_rounding_add_sub_result_reg[3].CLK
clock => man_res_rounding_add_sub_result_reg[4].CLK
clock => man_res_rounding_add_sub_result_reg[5].CLK
clock => man_res_rounding_add_sub_result_reg[6].CLK
clock => man_res_rounding_add_sub_result_reg[7].CLK
clock => man_res_rounding_add_sub_result_reg[8].CLK
clock => man_res_rounding_add_sub_result_reg[9].CLK
clock => man_res_rounding_add_sub_result_reg[10].CLK
clock => man_res_rounding_add_sub_result_reg[11].CLK
clock => man_res_rounding_add_sub_result_reg[12].CLK
clock => man_res_rounding_add_sub_result_reg[13].CLK
clock => man_res_rounding_add_sub_result_reg[14].CLK
clock => man_res_rounding_add_sub_result_reg[15].CLK
clock => man_res_rounding_add_sub_result_reg[16].CLK
clock => man_res_rounding_add_sub_result_reg[17].CLK
clock => man_res_rounding_add_sub_result_reg[18].CLK
clock => man_res_rounding_add_sub_result_reg[19].CLK
clock => man_res_rounding_add_sub_result_reg[20].CLK
clock => man_res_rounding_add_sub_result_reg[21].CLK
clock => man_res_rounding_add_sub_result_reg[22].CLK
clock => man_res_rounding_add_sub_result_reg[23].CLK
clock => man_res_rounding_add_sub_result_reg[24].CLK
clock => man_res_not_zero_dffe23.CLK
clock => man_res_is_not_zero_dffe41.CLK
clock => man_res_is_not_zero_dffe4.CLK
clock => man_res_is_not_zero_dffe31.CLK
clock => man_res_is_not_zero_dffe3.CLK
clock => man_res_dffe4[0].CLK
clock => man_res_dffe4[1].CLK
clock => man_res_dffe4[2].CLK
clock => man_res_dffe4[3].CLK
clock => man_res_dffe4[4].CLK
clock => man_res_dffe4[5].CLK
clock => man_res_dffe4[6].CLK
clock => man_res_dffe4[7].CLK
clock => man_res_dffe4[8].CLK
clock => man_res_dffe4[9].CLK
clock => man_res_dffe4[10].CLK
clock => man_res_dffe4[11].CLK
clock => man_res_dffe4[12].CLK
clock => man_res_dffe4[13].CLK
clock => man_res_dffe4[14].CLK
clock => man_res_dffe4[15].CLK
clock => man_res_dffe4[16].CLK
clock => man_res_dffe4[17].CLK
clock => man_res_dffe4[18].CLK
clock => man_res_dffe4[19].CLK
clock => man_res_dffe4[20].CLK
clock => man_res_dffe4[21].CLK
clock => man_res_dffe4[22].CLK
clock => man_out_dffe5[0].CLK
clock => man_out_dffe5[1].CLK
clock => man_out_dffe5[2].CLK
clock => man_out_dffe5[3].CLK
clock => man_out_dffe5[4].CLK
clock => man_out_dffe5[5].CLK
clock => man_out_dffe5[6].CLK
clock => man_out_dffe5[7].CLK
clock => man_out_dffe5[8].CLK
clock => man_out_dffe5[9].CLK
clock => man_out_dffe5[10].CLK
clock => man_out_dffe5[11].CLK
clock => man_out_dffe5[12].CLK
clock => man_out_dffe5[13].CLK
clock => man_out_dffe5[14].CLK
clock => man_out_dffe5[15].CLK
clock => man_out_dffe5[16].CLK
clock => man_out_dffe5[17].CLK
clock => man_out_dffe5[18].CLK
clock => man_out_dffe5[19].CLK
clock => man_out_dffe5[20].CLK
clock => man_out_dffe5[21].CLK
clock => man_out_dffe5[22].CLK
clock => man_leading_zeros_dffe31[0].CLK
clock => man_leading_zeros_dffe31[1].CLK
clock => man_leading_zeros_dffe31[2].CLK
clock => man_leading_zeros_dffe31[3].CLK
clock => man_leading_zeros_dffe31[4].CLK
clock => man_dffe31[0].CLK
clock => man_dffe31[1].CLK
clock => man_dffe31[2].CLK
clock => man_dffe31[3].CLK
clock => man_dffe31[4].CLK
clock => man_dffe31[5].CLK
clock => man_dffe31[6].CLK
clock => man_dffe31[7].CLK
clock => man_dffe31[8].CLK
clock => man_dffe31[9].CLK
clock => man_dffe31[10].CLK
clock => man_dffe31[11].CLK
clock => man_dffe31[12].CLK
clock => man_dffe31[13].CLK
clock => man_dffe31[14].CLK
clock => man_dffe31[15].CLK
clock => man_dffe31[16].CLK
clock => man_dffe31[17].CLK
clock => man_dffe31[18].CLK
clock => man_dffe31[19].CLK
clock => man_dffe31[20].CLK
clock => man_dffe31[21].CLK
clock => man_dffe31[22].CLK
clock => man_dffe31[23].CLK
clock => man_dffe31[24].CLK
clock => man_dffe31[25].CLK
clock => man_add_sub_res_sign_dffe27.CLK
clock => man_add_sub_res_sign_dffe23.CLK
clock => man_add_sub_res_sign_dffe21.CLK
clock => man_add_sub_res_mag_dffe27[0].CLK
clock => man_add_sub_res_mag_dffe27[1].CLK
clock => man_add_sub_res_mag_dffe27[2].CLK
clock => man_add_sub_res_mag_dffe27[3].CLK
clock => man_add_sub_res_mag_dffe27[4].CLK
clock => man_add_sub_res_mag_dffe27[5].CLK
clock => man_add_sub_res_mag_dffe27[6].CLK
clock => man_add_sub_res_mag_dffe27[7].CLK
clock => man_add_sub_res_mag_dffe27[8].CLK
clock => man_add_sub_res_mag_dffe27[9].CLK
clock => man_add_sub_res_mag_dffe27[10].CLK
clock => man_add_sub_res_mag_dffe27[11].CLK
clock => man_add_sub_res_mag_dffe27[12].CLK
clock => man_add_sub_res_mag_dffe27[13].CLK
clock => man_add_sub_res_mag_dffe27[14].CLK
clock => man_add_sub_res_mag_dffe27[15].CLK
clock => man_add_sub_res_mag_dffe27[16].CLK
clock => man_add_sub_res_mag_dffe27[17].CLK
clock => man_add_sub_res_mag_dffe27[18].CLK
clock => man_add_sub_res_mag_dffe27[19].CLK
clock => man_add_sub_res_mag_dffe27[20].CLK
clock => man_add_sub_res_mag_dffe27[21].CLK
clock => man_add_sub_res_mag_dffe27[22].CLK
clock => man_add_sub_res_mag_dffe27[23].CLK
clock => man_add_sub_res_mag_dffe27[24].CLK
clock => man_add_sub_res_mag_dffe27[25].CLK
clock => man_add_sub_res_mag_dffe27[26].CLK
clock => man_add_sub_res_mag_dffe23[0].CLK
clock => man_add_sub_res_mag_dffe23[1].CLK
clock => man_add_sub_res_mag_dffe23[2].CLK
clock => man_add_sub_res_mag_dffe23[3].CLK
clock => man_add_sub_res_mag_dffe23[4].CLK
clock => man_add_sub_res_mag_dffe23[5].CLK
clock => man_add_sub_res_mag_dffe23[6].CLK
clock => man_add_sub_res_mag_dffe23[7].CLK
clock => man_add_sub_res_mag_dffe23[8].CLK
clock => man_add_sub_res_mag_dffe23[9].CLK
clock => man_add_sub_res_mag_dffe23[10].CLK
clock => man_add_sub_res_mag_dffe23[11].CLK
clock => man_add_sub_res_mag_dffe23[12].CLK
clock => man_add_sub_res_mag_dffe23[13].CLK
clock => man_add_sub_res_mag_dffe23[14].CLK
clock => man_add_sub_res_mag_dffe23[15].CLK
clock => man_add_sub_res_mag_dffe23[16].CLK
clock => man_add_sub_res_mag_dffe23[17].CLK
clock => man_add_sub_res_mag_dffe23[18].CLK
clock => man_add_sub_res_mag_dffe23[19].CLK
clock => man_add_sub_res_mag_dffe23[20].CLK
clock => man_add_sub_res_mag_dffe23[21].CLK
clock => man_add_sub_res_mag_dffe23[22].CLK
clock => man_add_sub_res_mag_dffe23[23].CLK
clock => man_add_sub_res_mag_dffe23[24].CLK
clock => man_add_sub_res_mag_dffe23[25].CLK
clock => man_add_sub_res_mag_dffe21[0].CLK
clock => man_add_sub_res_mag_dffe21[1].CLK
clock => man_add_sub_res_mag_dffe21[2].CLK
clock => man_add_sub_res_mag_dffe21[3].CLK
clock => man_add_sub_res_mag_dffe21[4].CLK
clock => man_add_sub_res_mag_dffe21[5].CLK
clock => man_add_sub_res_mag_dffe21[6].CLK
clock => man_add_sub_res_mag_dffe21[7].CLK
clock => man_add_sub_res_mag_dffe21[8].CLK
clock => man_add_sub_res_mag_dffe21[9].CLK
clock => man_add_sub_res_mag_dffe21[10].CLK
clock => man_add_sub_res_mag_dffe21[11].CLK
clock => man_add_sub_res_mag_dffe21[12].CLK
clock => man_add_sub_res_mag_dffe21[13].CLK
clock => man_add_sub_res_mag_dffe21[14].CLK
clock => man_add_sub_res_mag_dffe21[15].CLK
clock => man_add_sub_res_mag_dffe21[16].CLK
clock => man_add_sub_res_mag_dffe21[17].CLK
clock => man_add_sub_res_mag_dffe21[18].CLK
clock => man_add_sub_res_mag_dffe21[19].CLK
clock => man_add_sub_res_mag_dffe21[20].CLK
clock => man_add_sub_res_mag_dffe21[21].CLK
clock => man_add_sub_res_mag_dffe21[22].CLK
clock => man_add_sub_res_mag_dffe21[23].CLK
clock => man_add_sub_res_mag_dffe21[24].CLK
clock => man_add_sub_res_mag_dffe21[25].CLK
clock => input_is_nan_dffe41.CLK
clock => input_is_nan_dffe4.CLK
clock => input_is_nan_dffe31.CLK
clock => input_is_nan_dffe3.CLK
clock => input_is_nan_dffe27.CLK
clock => input_is_nan_dffe25.CLK
clock => input_is_nan_dffe23.CLK
clock => input_is_nan_dffe21.CLK
clock => input_is_nan_dffe2.CLK
clock => input_is_nan_dffe14.CLK
clock => input_is_nan_dffe13.CLK
clock => input_is_nan_dffe1.CLK
clock => input_is_infinite_dffe41.CLK
clock => input_is_infinite_dffe4.CLK
clock => input_is_infinite_dffe31.CLK
clock => input_is_infinite_dffe3.CLK
clock => input_is_infinite_dffe27.CLK
clock => input_is_infinite_dffe25.CLK
clock => input_is_infinite_dffe23.CLK
clock => input_is_infinite_dffe21.CLK
clock => input_is_infinite_dffe2.CLK
clock => input_is_infinite_dffe1.CLK
clock => input_datab_nan_dffe12.CLK
clock => input_datab_infinite_dffe14.CLK
clock => input_datab_infinite_dffe13.CLK
clock => input_datab_infinite_dffe12.CLK
clock => input_dataa_nan_dffe12.CLK
clock => input_dataa_infinite_dffe14.CLK
clock => input_dataa_infinite_dffe13.CLK
clock => input_dataa_infinite_dffe12.CLK
clock => infinity_magnitude_sub_dffe41.CLK
clock => infinity_magnitude_sub_dffe4.CLK
clock => infinity_magnitude_sub_dffe31.CLK
clock => infinity_magnitude_sub_dffe3.CLK
clock => infinity_magnitude_sub_dffe27.CLK
clock => infinity_magnitude_sub_dffe23.CLK
clock => infinity_magnitude_sub_dffe21.CLK
clock => infinity_magnitude_sub_dffe2.CLK
clock => infinite_res_dffe41.CLK
clock => infinite_res_dffe4.CLK
clock => infinite_res_dffe3.CLK
clock => infinite_output_sign_dffe41.CLK
clock => infinite_output_sign_dffe4.CLK
clock => infinite_output_sign_dffe31.CLK
clock => infinite_output_sign_dffe3.CLK
clock => infinite_output_sign_dffe27.CLK
clock => infinite_output_sign_dffe25.CLK
clock => infinite_output_sign_dffe23.CLK
clock => infinite_output_sign_dffe21.CLK
clock => infinite_output_sign_dffe2.CLK
clock => infinite_output_sign_dffe1.CLK
clock => exp_res_dffe4[0].CLK
clock => exp_res_dffe4[1].CLK
clock => exp_res_dffe4[2].CLK
clock => exp_res_dffe4[3].CLK
clock => exp_res_dffe4[4].CLK
clock => exp_res_dffe4[5].CLK
clock => exp_res_dffe4[6].CLK
clock => exp_res_dffe4[7].CLK
clock => exp_res_dffe3[0].CLK
clock => exp_res_dffe3[1].CLK
clock => exp_res_dffe3[2].CLK
clock => exp_res_dffe3[3].CLK
clock => exp_res_dffe3[4].CLK
clock => exp_res_dffe3[5].CLK
clock => exp_res_dffe3[6].CLK
clock => exp_res_dffe3[7].CLK
clock => exp_res_dffe27[0].CLK
clock => exp_res_dffe27[1].CLK
clock => exp_res_dffe27[2].CLK
clock => exp_res_dffe27[3].CLK
clock => exp_res_dffe27[4].CLK
clock => exp_res_dffe27[5].CLK
clock => exp_res_dffe27[6].CLK
clock => exp_res_dffe27[7].CLK
clock => exp_res_dffe25[0].CLK
clock => exp_res_dffe25[1].CLK
clock => exp_res_dffe25[2].CLK
clock => exp_res_dffe25[3].CLK
clock => exp_res_dffe25[4].CLK
clock => exp_res_dffe25[5].CLK
clock => exp_res_dffe25[6].CLK
clock => exp_res_dffe25[7].CLK
clock => exp_res_dffe23[0].CLK
clock => exp_res_dffe23[1].CLK
clock => exp_res_dffe23[2].CLK
clock => exp_res_dffe23[3].CLK
clock => exp_res_dffe23[4].CLK
clock => exp_res_dffe23[5].CLK
clock => exp_res_dffe23[6].CLK
clock => exp_res_dffe23[7].CLK
clock => exp_res_dffe21[0].CLK
clock => exp_res_dffe21[1].CLK
clock => exp_res_dffe21[2].CLK
clock => exp_res_dffe21[3].CLK
clock => exp_res_dffe21[4].CLK
clock => exp_res_dffe21[5].CLK
clock => exp_res_dffe21[6].CLK
clock => exp_res_dffe21[7].CLK
clock => exp_res_dffe2[0].CLK
clock => exp_res_dffe2[1].CLK
clock => exp_res_dffe2[2].CLK
clock => exp_res_dffe2[3].CLK
clock => exp_res_dffe2[4].CLK
clock => exp_res_dffe2[5].CLK
clock => exp_res_dffe2[6].CLK
clock => exp_res_dffe2[7].CLK
clock => exp_out_dffe5[0].CLK
clock => exp_out_dffe5[1].CLK
clock => exp_out_dffe5[2].CLK
clock => exp_out_dffe5[3].CLK
clock => exp_out_dffe5[4].CLK
clock => exp_out_dffe5[5].CLK
clock => exp_out_dffe5[6].CLK
clock => exp_out_dffe5[7].CLK
clock => exp_intermediate_res_dffe41[0].CLK
clock => exp_intermediate_res_dffe41[1].CLK
clock => exp_intermediate_res_dffe41[2].CLK
clock => exp_intermediate_res_dffe41[3].CLK
clock => exp_intermediate_res_dffe41[4].CLK
clock => exp_intermediate_res_dffe41[5].CLK
clock => exp_intermediate_res_dffe41[6].CLK
clock => exp_intermediate_res_dffe41[7].CLK
clock => exp_amb_mux_dffe14.CLK
clock => exp_amb_mux_dffe13.CLK
clock => exp_adj_dffe23[0].CLK
clock => exp_adj_dffe23[1].CLK
clock => exp_adj_dffe21[0].CLK
clock => exp_adj_dffe21[1].CLK
clock => denormal_res_dffe41.CLK
clock => denormal_res_dffe4.CLK
clock => denormal_res_dffe3.CLK
clock => datab_sign_dffe1.CLK
clock => datab_man_dffe1[0].CLK
clock => datab_man_dffe1[1].CLK
clock => datab_man_dffe1[2].CLK
clock => datab_man_dffe1[3].CLK
clock => datab_man_dffe1[4].CLK
clock => datab_man_dffe1[5].CLK
clock => datab_man_dffe1[6].CLK
clock => datab_man_dffe1[7].CLK
clock => datab_man_dffe1[8].CLK
clock => datab_man_dffe1[9].CLK
clock => datab_man_dffe1[10].CLK
clock => datab_man_dffe1[11].CLK
clock => datab_man_dffe1[12].CLK
clock => datab_man_dffe1[13].CLK
clock => datab_man_dffe1[14].CLK
clock => datab_man_dffe1[15].CLK
clock => datab_man_dffe1[16].CLK
clock => datab_man_dffe1[17].CLK
clock => datab_man_dffe1[18].CLK
clock => datab_man_dffe1[19].CLK
clock => datab_man_dffe1[20].CLK
clock => datab_man_dffe1[21].CLK
clock => datab_man_dffe1[22].CLK
clock => datab_man_dffe1[23].CLK
clock => datab_man_dffe1[24].CLK
clock => datab_man_dffe1[25].CLK
clock => dataa_sign_dffe25.CLK
clock => dataa_sign_dffe1.CLK
clock => dataa_man_dffe1[0].CLK
clock => dataa_man_dffe1[1].CLK
clock => dataa_man_dffe1[2].CLK
clock => dataa_man_dffe1[3].CLK
clock => dataa_man_dffe1[4].CLK
clock => dataa_man_dffe1[5].CLK
clock => dataa_man_dffe1[6].CLK
clock => dataa_man_dffe1[7].CLK
clock => dataa_man_dffe1[8].CLK
clock => dataa_man_dffe1[9].CLK
clock => dataa_man_dffe1[10].CLK
clock => dataa_man_dffe1[11].CLK
clock => dataa_man_dffe1[12].CLK
clock => dataa_man_dffe1[13].CLK
clock => dataa_man_dffe1[14].CLK
clock => dataa_man_dffe1[15].CLK
clock => dataa_man_dffe1[16].CLK
clock => dataa_man_dffe1[17].CLK
clock => dataa_man_dffe1[18].CLK
clock => dataa_man_dffe1[19].CLK
clock => dataa_man_dffe1[20].CLK
clock => dataa_man_dffe1[21].CLK
clock => dataa_man_dffe1[22].CLK
clock => dataa_man_dffe1[23].CLK
clock => dataa_man_dffe1[24].CLK
clock => dataa_man_dffe1[25].CLK
clock => data_exp_dffe1[0].CLK
clock => data_exp_dffe1[1].CLK
clock => data_exp_dffe1[2].CLK
clock => data_exp_dffe1[3].CLK
clock => data_exp_dffe1[4].CLK
clock => data_exp_dffe1[5].CLK
clock => data_exp_dffe1[6].CLK
clock => data_exp_dffe1[7].CLK
clock => both_inputs_are_infinite_dffe25.CLK
clock => both_inputs_are_infinite_dffe1.CLK
clock => aligned_datab_sign_dffe14.CLK
clock => aligned_datab_sign_dffe13.CLK
clock => aligned_datab_sign_dffe12.CLK
clock => aligned_datab_man_dffe14[0].CLK
clock => aligned_datab_man_dffe14[1].CLK
clock => aligned_datab_man_dffe14[2].CLK
clock => aligned_datab_man_dffe14[3].CLK
clock => aligned_datab_man_dffe14[4].CLK
clock => aligned_datab_man_dffe14[5].CLK
clock => aligned_datab_man_dffe14[6].CLK
clock => aligned_datab_man_dffe14[7].CLK
clock => aligned_datab_man_dffe14[8].CLK
clock => aligned_datab_man_dffe14[9].CLK
clock => aligned_datab_man_dffe14[10].CLK
clock => aligned_datab_man_dffe14[11].CLK
clock => aligned_datab_man_dffe14[12].CLK
clock => aligned_datab_man_dffe14[13].CLK
clock => aligned_datab_man_dffe14[14].CLK
clock => aligned_datab_man_dffe14[15].CLK
clock => aligned_datab_man_dffe14[16].CLK
clock => aligned_datab_man_dffe14[17].CLK
clock => aligned_datab_man_dffe14[18].CLK
clock => aligned_datab_man_dffe14[19].CLK
clock => aligned_datab_man_dffe14[20].CLK
clock => aligned_datab_man_dffe14[21].CLK
clock => aligned_datab_man_dffe14[22].CLK
clock => aligned_datab_man_dffe14[23].CLK
clock => aligned_datab_man_dffe13[0].CLK
clock => aligned_datab_man_dffe13[1].CLK
clock => aligned_datab_man_dffe13[2].CLK
clock => aligned_datab_man_dffe13[3].CLK
clock => aligned_datab_man_dffe13[4].CLK
clock => aligned_datab_man_dffe13[5].CLK
clock => aligned_datab_man_dffe13[6].CLK
clock => aligned_datab_man_dffe13[7].CLK
clock => aligned_datab_man_dffe13[8].CLK
clock => aligned_datab_man_dffe13[9].CLK
clock => aligned_datab_man_dffe13[10].CLK
clock => aligned_datab_man_dffe13[11].CLK
clock => aligned_datab_man_dffe13[12].CLK
clock => aligned_datab_man_dffe13[13].CLK
clock => aligned_datab_man_dffe13[14].CLK
clock => aligned_datab_man_dffe13[15].CLK
clock => aligned_datab_man_dffe13[16].CLK
clock => aligned_datab_man_dffe13[17].CLK
clock => aligned_datab_man_dffe13[18].CLK
clock => aligned_datab_man_dffe13[19].CLK
clock => aligned_datab_man_dffe13[20].CLK
clock => aligned_datab_man_dffe13[21].CLK
clock => aligned_datab_man_dffe13[22].CLK
clock => aligned_datab_man_dffe13[23].CLK
clock => aligned_datab_man_dffe12[0].CLK
clock => aligned_datab_man_dffe12[1].CLK
clock => aligned_datab_man_dffe12[2].CLK
clock => aligned_datab_man_dffe12[3].CLK
clock => aligned_datab_man_dffe12[4].CLK
clock => aligned_datab_man_dffe12[5].CLK
clock => aligned_datab_man_dffe12[6].CLK
clock => aligned_datab_man_dffe12[7].CLK
clock => aligned_datab_man_dffe12[8].CLK
clock => aligned_datab_man_dffe12[9].CLK
clock => aligned_datab_man_dffe12[10].CLK
clock => aligned_datab_man_dffe12[11].CLK
clock => aligned_datab_man_dffe12[12].CLK
clock => aligned_datab_man_dffe12[13].CLK
clock => aligned_datab_man_dffe12[14].CLK
clock => aligned_datab_man_dffe12[15].CLK
clock => aligned_datab_man_dffe12[16].CLK
clock => aligned_datab_man_dffe12[17].CLK
clock => aligned_datab_man_dffe12[18].CLK
clock => aligned_datab_man_dffe12[19].CLK
clock => aligned_datab_man_dffe12[20].CLK
clock => aligned_datab_man_dffe12[21].CLK
clock => aligned_datab_man_dffe12[22].CLK
clock => aligned_datab_man_dffe12[23].CLK
clock => aligned_datab_exp_dffe14[0].CLK
clock => aligned_datab_exp_dffe14[1].CLK
clock => aligned_datab_exp_dffe14[2].CLK
clock => aligned_datab_exp_dffe14[3].CLK
clock => aligned_datab_exp_dffe14[4].CLK
clock => aligned_datab_exp_dffe14[5].CLK
clock => aligned_datab_exp_dffe14[6].CLK
clock => aligned_datab_exp_dffe14[7].CLK
clock => aligned_datab_exp_dffe13[0].CLK
clock => aligned_datab_exp_dffe13[1].CLK
clock => aligned_datab_exp_dffe13[2].CLK
clock => aligned_datab_exp_dffe13[3].CLK
clock => aligned_datab_exp_dffe13[4].CLK
clock => aligned_datab_exp_dffe13[5].CLK
clock => aligned_datab_exp_dffe13[6].CLK
clock => aligned_datab_exp_dffe13[7].CLK
clock => aligned_datab_exp_dffe12[0].CLK
clock => aligned_datab_exp_dffe12[1].CLK
clock => aligned_datab_exp_dffe12[2].CLK
clock => aligned_datab_exp_dffe12[3].CLK
clock => aligned_datab_exp_dffe12[4].CLK
clock => aligned_datab_exp_dffe12[5].CLK
clock => aligned_datab_exp_dffe12[6].CLK
clock => aligned_datab_exp_dffe12[7].CLK
clock => aligned_dataa_sign_dffe14.CLK
clock => aligned_dataa_sign_dffe13.CLK
clock => aligned_dataa_sign_dffe12.CLK
clock => aligned_dataa_man_dffe14[0].CLK
clock => aligned_dataa_man_dffe14[1].CLK
clock => aligned_dataa_man_dffe14[2].CLK
clock => aligned_dataa_man_dffe14[3].CLK
clock => aligned_dataa_man_dffe14[4].CLK
clock => aligned_dataa_man_dffe14[5].CLK
clock => aligned_dataa_man_dffe14[6].CLK
clock => aligned_dataa_man_dffe14[7].CLK
clock => aligned_dataa_man_dffe14[8].CLK
clock => aligned_dataa_man_dffe14[9].CLK
clock => aligned_dataa_man_dffe14[10].CLK
clock => aligned_dataa_man_dffe14[11].CLK
clock => aligned_dataa_man_dffe14[12].CLK
clock => aligned_dataa_man_dffe14[13].CLK
clock => aligned_dataa_man_dffe14[14].CLK
clock => aligned_dataa_man_dffe14[15].CLK
clock => aligned_dataa_man_dffe14[16].CLK
clock => aligned_dataa_man_dffe14[17].CLK
clock => aligned_dataa_man_dffe14[18].CLK
clock => aligned_dataa_man_dffe14[19].CLK
clock => aligned_dataa_man_dffe14[20].CLK
clock => aligned_dataa_man_dffe14[21].CLK
clock => aligned_dataa_man_dffe14[22].CLK
clock => aligned_dataa_man_dffe14[23].CLK
clock => aligned_dataa_man_dffe13[0].CLK
clock => aligned_dataa_man_dffe13[1].CLK
clock => aligned_dataa_man_dffe13[2].CLK
clock => aligned_dataa_man_dffe13[3].CLK
clock => aligned_dataa_man_dffe13[4].CLK
clock => aligned_dataa_man_dffe13[5].CLK
clock => aligned_dataa_man_dffe13[6].CLK
clock => aligned_dataa_man_dffe13[7].CLK
clock => aligned_dataa_man_dffe13[8].CLK
clock => aligned_dataa_man_dffe13[9].CLK
clock => aligned_dataa_man_dffe13[10].CLK
clock => aligned_dataa_man_dffe13[11].CLK
clock => aligned_dataa_man_dffe13[12].CLK
clock => aligned_dataa_man_dffe13[13].CLK
clock => aligned_dataa_man_dffe13[14].CLK
clock => aligned_dataa_man_dffe13[15].CLK
clock => aligned_dataa_man_dffe13[16].CLK
clock => aligned_dataa_man_dffe13[17].CLK
clock => aligned_dataa_man_dffe13[18].CLK
clock => aligned_dataa_man_dffe13[19].CLK
clock => aligned_dataa_man_dffe13[20].CLK
clock => aligned_dataa_man_dffe13[21].CLK
clock => aligned_dataa_man_dffe13[22].CLK
clock => aligned_dataa_man_dffe13[23].CLK
clock => aligned_dataa_man_dffe12[0].CLK
clock => aligned_dataa_man_dffe12[1].CLK
clock => aligned_dataa_man_dffe12[2].CLK
clock => aligned_dataa_man_dffe12[3].CLK
clock => aligned_dataa_man_dffe12[4].CLK
clock => aligned_dataa_man_dffe12[5].CLK
clock => aligned_dataa_man_dffe12[6].CLK
clock => aligned_dataa_man_dffe12[7].CLK
clock => aligned_dataa_man_dffe12[8].CLK
clock => aligned_dataa_man_dffe12[9].CLK
clock => aligned_dataa_man_dffe12[10].CLK
clock => aligned_dataa_man_dffe12[11].CLK
clock => aligned_dataa_man_dffe12[12].CLK
clock => aligned_dataa_man_dffe12[13].CLK
clock => aligned_dataa_man_dffe12[14].CLK
clock => aligned_dataa_man_dffe12[15].CLK
clock => aligned_dataa_man_dffe12[16].CLK
clock => aligned_dataa_man_dffe12[17].CLK
clock => aligned_dataa_man_dffe12[18].CLK
clock => aligned_dataa_man_dffe12[19].CLK
clock => aligned_dataa_man_dffe12[20].CLK
clock => aligned_dataa_man_dffe12[21].CLK
clock => aligned_dataa_man_dffe12[22].CLK
clock => aligned_dataa_man_dffe12[23].CLK
clock => aligned_dataa_exp_dffe14[0].CLK
clock => aligned_dataa_exp_dffe14[1].CLK
clock => aligned_dataa_exp_dffe14[2].CLK
clock => aligned_dataa_exp_dffe14[3].CLK
clock => aligned_dataa_exp_dffe14[4].CLK
clock => aligned_dataa_exp_dffe14[5].CLK
clock => aligned_dataa_exp_dffe14[6].CLK
clock => aligned_dataa_exp_dffe14[7].CLK
clock => aligned_dataa_exp_dffe13[0].CLK
clock => aligned_dataa_exp_dffe13[1].CLK
clock => aligned_dataa_exp_dffe13[2].CLK
clock => aligned_dataa_exp_dffe13[3].CLK
clock => aligned_dataa_exp_dffe13[4].CLK
clock => aligned_dataa_exp_dffe13[5].CLK
clock => aligned_dataa_exp_dffe13[6].CLK
clock => aligned_dataa_exp_dffe13[7].CLK
clock => aligned_dataa_exp_dffe12[0].CLK
clock => aligned_dataa_exp_dffe12[1].CLK
clock => aligned_dataa_exp_dffe12[2].CLK
clock => aligned_dataa_exp_dffe12[3].CLK
clock => aligned_dataa_exp_dffe12[4].CLK
clock => aligned_dataa_exp_dffe12[5].CLK
clock => aligned_dataa_exp_dffe12[6].CLK
clock => aligned_dataa_exp_dffe12[7].CLK
clock => add_sub_dffe25.CLK
clock => altfp_add_sub0_altbarrel_shift_n3g:rbarrel_shift.clock
clock => altfp_add_sub0_altpriority_encoder_ou8:leading_zeroes_cnt.clock
clock => altfp_add_sub0_altpriority_encoder_cna:trailing_zeros_cnt.clock
clock => lpm_add_sub:add_sub1.clock
clock => lpm_add_sub:add_sub2.clock
clock => lpm_add_sub:add_sub5.clock
clock => lpm_add_sub:man_2comp_res_lower.clock
clock => lpm_add_sub:man_2comp_res_upper0.clock
clock => lpm_add_sub:man_2comp_res_upper1.clock
clock => lpm_add_sub:man_add_sub_lower.clock
clock => lpm_add_sub:man_add_sub_upper0.clock
clock => lpm_add_sub:man_add_sub_upper1.clock
dataa[0] => wire_w_lg_w_dataa_range87w88w[0].IN0
dataa[0] => wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w[0].IN1
dataa[1] => wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w[1].IN1
dataa[1] => wire_w_lg_w_dataa_range87w88w[0].IN1
dataa[2] => wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w[2].IN1
dataa[2] => wire_w_lg_w_dataa_range93w94w[0].IN1
dataa[3] => wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w[3].IN1
dataa[3] => wire_w_lg_w_dataa_range99w100w[0].IN1
dataa[4] => wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w[4].IN1
dataa[4] => wire_w_lg_w_dataa_range105w106w[0].IN1
dataa[5] => wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w[5].IN1
dataa[5] => wire_w_lg_w_dataa_range111w112w[0].IN1
dataa[6] => wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w[6].IN1
dataa[6] => wire_w_lg_w_dataa_range117w118w[0].IN1
dataa[7] => wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w[7].IN1
dataa[7] => wire_w_lg_w_dataa_range123w124w[0].IN1
dataa[8] => wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w[8].IN1
dataa[8] => wire_w_lg_w_dataa_range129w130w[0].IN1
dataa[9] => wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w[9].IN1
dataa[9] => wire_w_lg_w_dataa_range135w136w[0].IN1
dataa[10] => wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w[10].IN1
dataa[10] => wire_w_lg_w_dataa_range141w142w[0].IN1
dataa[11] => wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w[11].IN1
dataa[11] => wire_w_lg_w_dataa_range147w148w[0].IN1
dataa[12] => wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w[12].IN1
dataa[12] => wire_w_lg_w_dataa_range153w154w[0].IN1
dataa[13] => wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w[13].IN1
dataa[13] => wire_w_lg_w_dataa_range159w160w[0].IN1
dataa[14] => wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w[14].IN1
dataa[14] => wire_w_lg_w_dataa_range165w166w[0].IN1
dataa[15] => wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w[15].IN1
dataa[15] => wire_w_lg_w_dataa_range171w172w[0].IN1
dataa[16] => wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w[16].IN1
dataa[16] => wire_w_lg_w_dataa_range177w178w[0].IN1
dataa[17] => wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w[17].IN1
dataa[17] => wire_w_lg_w_dataa_range183w184w[0].IN1
dataa[18] => wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w[18].IN1
dataa[18] => wire_w_lg_w_dataa_range189w190w[0].IN1
dataa[19] => wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w[19].IN1
dataa[19] => wire_w_lg_w_dataa_range195w196w[0].IN1
dataa[20] => wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w[20].IN1
dataa[20] => wire_w_lg_w_dataa_range201w202w[0].IN1
dataa[21] => wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w[21].IN1
dataa[21] => wire_w_lg_w_dataa_range207w208w[0].IN1
dataa[22] => wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w[22].IN1
dataa[22] => wire_w_man_a_not_zero_w_range215w[0].IN1
dataa[23] => aligned_dataa_exp_w[0].IN1
dataa[23] => wire_w_lg_w_dataa_range17w23w[0].IN0
dataa[23] => wire_w_lg_w_dataa_range17w18w[0].IN0
dataa[24] => wire_w_lg_w_dataa_range17w23w[0].IN1
dataa[24] => wire_w_lg_w_dataa_range17w18w[0].IN1
dataa[24] => aligned_dataa_exp_w[1].IN1
dataa[25] => wire_w_lg_w_dataa_range27w33w[0].IN1
dataa[25] => wire_w_lg_w_dataa_range27w28w[0].IN1
dataa[25] => aligned_dataa_exp_w[2].IN1
dataa[26] => wire_w_lg_w_dataa_range37w43w[0].IN1
dataa[26] => wire_w_lg_w_dataa_range37w38w[0].IN1
dataa[26] => aligned_dataa_exp_w[3].IN1
dataa[27] => wire_w_lg_w_dataa_range47w53w[0].IN1
dataa[27] => wire_w_lg_w_dataa_range47w48w[0].IN1
dataa[27] => aligned_dataa_exp_w[4].IN1
dataa[28] => wire_w_lg_w_dataa_range57w63w[0].IN1
dataa[28] => wire_w_lg_w_dataa_range57w58w[0].IN1
dataa[28] => aligned_dataa_exp_w[5].IN1
dataa[29] => wire_w_lg_w_dataa_range67w73w[0].IN1
dataa[29] => wire_w_lg_w_dataa_range67w68w[0].IN1
dataa[29] => aligned_dataa_exp_w[6].IN1
dataa[30] => wire_w_exp_a_all_one_w_range84w[0].IN1
dataa[30] => wire_w_lg_w_dataa_range77w78w[0].IN1
dataa[30] => aligned_dataa_exp_w[7].IN1
dataa[31] => aligned_dataa_sign_dffe12.DATAIN
datab[0] => wire_w_lg_w_datab_range90w91w[0].IN0
datab[0] => wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w[0].IN1
datab[1] => wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w[1].IN1
datab[1] => wire_w_lg_w_datab_range90w91w[0].IN1
datab[2] => wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w[2].IN1
datab[2] => wire_w_lg_w_datab_range96w97w[0].IN1
datab[3] => wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w[3].IN1
datab[3] => wire_w_lg_w_datab_range102w103w[0].IN1
datab[4] => wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w[4].IN1
datab[4] => wire_w_lg_w_datab_range108w109w[0].IN1
datab[5] => wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w[5].IN1
datab[5] => wire_w_lg_w_datab_range114w115w[0].IN1
datab[6] => wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w[6].IN1
datab[6] => wire_w_lg_w_datab_range120w121w[0].IN1
datab[7] => wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w[7].IN1
datab[7] => wire_w_lg_w_datab_range126w127w[0].IN1
datab[8] => wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w[8].IN1
datab[8] => wire_w_lg_w_datab_range132w133w[0].IN1
datab[9] => wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w[9].IN1
datab[9] => wire_w_lg_w_datab_range138w139w[0].IN1
datab[10] => wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w[10].IN1
datab[10] => wire_w_lg_w_datab_range144w145w[0].IN1
datab[11] => wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w[11].IN1
datab[11] => wire_w_lg_w_datab_range150w151w[0].IN1
datab[12] => wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w[12].IN1
datab[12] => wire_w_lg_w_datab_range156w157w[0].IN1
datab[13] => wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w[13].IN1
datab[13] => wire_w_lg_w_datab_range162w163w[0].IN1
datab[14] => wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w[14].IN1
datab[14] => wire_w_lg_w_datab_range168w169w[0].IN1
datab[15] => wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w[15].IN1
datab[15] => wire_w_lg_w_datab_range174w175w[0].IN1
datab[16] => wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w[16].IN1
datab[16] => wire_w_lg_w_datab_range180w181w[0].IN1
datab[17] => wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w[17].IN1
datab[17] => wire_w_lg_w_datab_range186w187w[0].IN1
datab[18] => wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w[18].IN1
datab[18] => wire_w_lg_w_datab_range192w193w[0].IN1
datab[19] => wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w[19].IN1
datab[19] => wire_w_lg_w_datab_range198w199w[0].IN1
datab[20] => wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w[20].IN1
datab[20] => wire_w_lg_w_datab_range204w205w[0].IN1
datab[21] => wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w[21].IN1
datab[21] => wire_w_lg_w_datab_range210w211w[0].IN1
datab[22] => wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w[22].IN1
datab[22] => wire_w_man_b_not_zero_w_range218w[0].IN1
datab[23] => aligned_datab_exp_w[0].IN1
datab[23] => wire_w_lg_w_datab_range20w25w[0].IN0
datab[23] => wire_w_lg_w_datab_range20w21w[0].IN0
datab[24] => wire_w_lg_w_datab_range20w25w[0].IN1
datab[24] => wire_w_lg_w_datab_range20w21w[0].IN1
datab[24] => aligned_datab_exp_w[1].IN1
datab[25] => wire_w_lg_w_datab_range30w35w[0].IN1
datab[25] => wire_w_lg_w_datab_range30w31w[0].IN1
datab[25] => aligned_datab_exp_w[2].IN1
datab[26] => wire_w_lg_w_datab_range40w45w[0].IN1
datab[26] => wire_w_lg_w_datab_range40w41w[0].IN1
datab[26] => aligned_datab_exp_w[3].IN1
datab[27] => wire_w_lg_w_datab_range50w55w[0].IN1
datab[27] => wire_w_lg_w_datab_range50w51w[0].IN1
datab[27] => aligned_datab_exp_w[4].IN1
datab[28] => wire_w_lg_w_datab_range60w65w[0].IN1
datab[28] => wire_w_lg_w_datab_range60w61w[0].IN1
datab[28] => aligned_datab_exp_w[5].IN1
datab[29] => wire_w_lg_w_datab_range70w75w[0].IN1
datab[29] => wire_w_lg_w_datab_range70w71w[0].IN1
datab[29] => aligned_datab_exp_w[6].IN1
datab[30] => wire_w_exp_b_all_one_w_range86w[0].IN1
datab[30] => wire_w_lg_w_datab_range80w81w[0].IN1
datab[30] => aligned_datab_exp_w[7].IN1
datab[31] => aligned_datab_sign_dffe12.DATAIN
result[0] <= man_out_dffe5[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= man_out_dffe5[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= man_out_dffe5[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= man_out_dffe5[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= man_out_dffe5[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= man_out_dffe5[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= man_out_dffe5[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= man_out_dffe5[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= man_out_dffe5[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= man_out_dffe5[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= man_out_dffe5[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= man_out_dffe5[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= man_out_dffe5[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= man_out_dffe5[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= man_out_dffe5[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= man_out_dffe5[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= man_out_dffe5[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= man_out_dffe5[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= man_out_dffe5[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= man_out_dffe5[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= man_out_dffe5[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= man_out_dffe5[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= man_out_dffe5[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= exp_out_dffe5[0].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= exp_out_dffe5[1].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= exp_out_dffe5[2].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= exp_out_dffe5[3].DB_MAX_OUTPUT_PORT_TYPE
result[27] <= exp_out_dffe5[4].DB_MAX_OUTPUT_PORT_TYPE
result[28] <= exp_out_dffe5[5].DB_MAX_OUTPUT_PORT_TYPE
result[29] <= exp_out_dffe5[6].DB_MAX_OUTPUT_PORT_TYPE
result[30] <= exp_out_dffe5[7].DB_MAX_OUTPUT_PORT_TYPE
result[31] <= sign_out_dffe5.DB_MAX_OUTPUT_PORT_TYPE


|final|altfp_add_sub0:inst15|altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component|altfp_add_sub0_altbarrel_shift_h0e:lbarrel_shift
aclr => sbit_piper1d[0].ACLR
aclr => sbit_piper1d[1].ACLR
aclr => sbit_piper1d[2].ACLR
aclr => sbit_piper1d[3].ACLR
aclr => sbit_piper1d[4].ACLR
aclr => sbit_piper1d[5].ACLR
aclr => sbit_piper1d[6].ACLR
aclr => sbit_piper1d[7].ACLR
aclr => sbit_piper1d[8].ACLR
aclr => sbit_piper1d[9].ACLR
aclr => sbit_piper1d[10].ACLR
aclr => sbit_piper1d[11].ACLR
aclr => sbit_piper1d[12].ACLR
aclr => sbit_piper1d[13].ACLR
aclr => sbit_piper1d[14].ACLR
aclr => sbit_piper1d[15].ACLR
aclr => sbit_piper1d[16].ACLR
aclr => sbit_piper1d[17].ACLR
aclr => sbit_piper1d[18].ACLR
aclr => sbit_piper1d[19].ACLR
aclr => sbit_piper1d[20].ACLR
aclr => sbit_piper1d[21].ACLR
aclr => sbit_piper1d[22].ACLR
aclr => sbit_piper1d[23].ACLR
aclr => sbit_piper1d[24].ACLR
aclr => sbit_piper1d[25].ACLR
clk_en => sbit_piper1d[0].ENA
clk_en => sbit_piper1d[25].ENA
clk_en => sbit_piper1d[24].ENA
clk_en => sbit_piper1d[23].ENA
clk_en => sbit_piper1d[22].ENA
clk_en => sbit_piper1d[21].ENA
clk_en => sbit_piper1d[20].ENA
clk_en => sbit_piper1d[19].ENA
clk_en => sbit_piper1d[18].ENA
clk_en => sbit_piper1d[17].ENA
clk_en => sbit_piper1d[16].ENA
clk_en => sbit_piper1d[15].ENA
clk_en => sbit_piper1d[14].ENA
clk_en => sbit_piper1d[13].ENA
clk_en => sbit_piper1d[12].ENA
clk_en => sbit_piper1d[11].ENA
clk_en => sbit_piper1d[10].ENA
clk_en => sbit_piper1d[9].ENA
clk_en => sbit_piper1d[8].ENA
clk_en => sbit_piper1d[7].ENA
clk_en => sbit_piper1d[6].ENA
clk_en => sbit_piper1d[5].ENA
clk_en => sbit_piper1d[4].ENA
clk_en => sbit_piper1d[3].ENA
clk_en => sbit_piper1d[2].ENA
clk_en => sbit_piper1d[1].ENA
clock => sbit_piper1d[0].CLK
clock => sbit_piper1d[1].CLK
clock => sbit_piper1d[2].CLK
clock => sbit_piper1d[3].CLK
clock => sbit_piper1d[4].CLK
clock => sbit_piper1d[5].CLK
clock => sbit_piper1d[6].CLK
clock => sbit_piper1d[7].CLK
clock => sbit_piper1d[8].CLK
clock => sbit_piper1d[9].CLK
clock => sbit_piper1d[10].CLK
clock => sbit_piper1d[11].CLK
clock => sbit_piper1d[12].CLK
clock => sbit_piper1d[13].CLK
clock => sbit_piper1d[14].CLK
clock => sbit_piper1d[15].CLK
clock => sbit_piper1d[16].CLK
clock => sbit_piper1d[17].CLK
clock => sbit_piper1d[18].CLK
clock => sbit_piper1d[19].CLK
clock => sbit_piper1d[20].CLK
clock => sbit_piper1d[21].CLK
clock => sbit_piper1d[22].CLK
clock => sbit_piper1d[23].CLK
clock => sbit_piper1d[24].CLK
clock => sbit_piper1d[25].CLK
data[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w673w674w[0].IN0
data[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w681w682w[1].IN0
data[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w681w682w[2].IN0
data[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w673w674w[1].IN0
data[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w681w682w[3].IN0
data[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w673w674w[2].IN0
data[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w681w682w[4].IN0
data[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w673w674w[3].IN0
data[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w681w682w[5].IN0
data[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w673w674w[4].IN0
data[5] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w681w682w[6].IN0
data[5] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w673w674w[5].IN0
data[6] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w681w682w[7].IN0
data[6] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w673w674w[6].IN0
data[7] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w681w682w[8].IN0
data[7] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w673w674w[7].IN0
data[8] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w681w682w[9].IN0
data[8] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w673w674w[8].IN0
data[9] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w681w682w[10].IN0
data[9] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w673w674w[9].IN0
data[10] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w681w682w[11].IN0
data[10] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w673w674w[10].IN0
data[11] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w681w682w[12].IN0
data[11] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w673w674w[11].IN0
data[12] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w681w682w[13].IN0
data[12] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w673w674w[12].IN0
data[13] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w681w682w[14].IN0
data[13] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w673w674w[13].IN0
data[14] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w681w682w[15].IN0
data[14] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w673w674w[14].IN0
data[15] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w681w682w[16].IN0
data[15] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w673w674w[15].IN0
data[16] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w681w682w[17].IN0
data[16] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w673w674w[16].IN0
data[17] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w681w682w[18].IN0
data[17] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w673w674w[17].IN0
data[18] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w681w682w[19].IN0
data[18] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w673w674w[18].IN0
data[19] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w681w682w[20].IN0
data[19] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w673w674w[19].IN0
data[20] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w681w682w[21].IN0
data[20] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w673w674w[20].IN0
data[21] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w681w682w[22].IN0
data[21] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w673w674w[21].IN0
data[22] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w681w682w[23].IN0
data[22] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w673w674w[22].IN0
data[23] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w681w682w[24].IN0
data[23] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w673w674w[23].IN0
data[24] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w681w682w[25].IN0
data[24] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w673w674w[24].IN0
data[25] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w673w674w[25].IN0
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w673w674w[0].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w673w674w[1].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w673w674w[2].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w673w674w[3].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w673w674w[4].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w673w674w[5].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w673w674w[6].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w673w674w[7].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w673w674w[8].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w673w674w[9].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w673w674w[10].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w673w674w[11].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w673w674w[12].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w673w674w[13].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w673w674w[14].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w673w674w[15].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w673w674w[16].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w673w674w[17].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w673w674w[18].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w673w674w[19].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w673w674w[20].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w673w674w[21].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w673w674w[22].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w673w674w[23].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w673w674w[24].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w673w674w[25].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w681w682w[1].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w681w682w[2].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w681w682w[3].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w681w682w[4].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w681w682w[5].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w681w682w[6].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w681w682w[7].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w681w682w[8].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w681w682w[9].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w681w682w[10].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w681w682w[11].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w681w682w[12].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w681w682w[13].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w681w682w[14].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w681w682w[15].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w681w682w[16].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w681w682w[17].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w681w682w[18].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w681w682w[19].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w681w682w[20].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w681w682w[21].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w681w682w[22].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w681w682w[23].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w681w682w[24].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w681w682w[25].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w694w695w[0].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w694w695w[1].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w694w695w[2].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w694w695w[3].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w694w695w[4].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w694w695w[5].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w694w695w[6].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w694w695w[7].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w694w695w[8].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w694w695w[9].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w694w695w[10].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w694w695w[11].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w694w695w[12].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w694w695w[13].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w694w695w[14].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w694w695w[15].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w694w695w[16].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w694w695w[17].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w694w695w[18].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w694w695w[19].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w694w695w[20].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w694w695w[21].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w694w695w[22].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w694w695w[23].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w694w695w[24].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w694w695w[25].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w702w703w[2].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w702w703w[3].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w702w703w[4].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w702w703w[5].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w702w703w[6].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w702w703w[7].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w702w703w[8].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w702w703w[9].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w702w703w[10].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w702w703w[11].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w702w703w[12].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w702w703w[13].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w702w703w[14].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w702w703w[15].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w702w703w[16].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w702w703w[17].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w702w703w[18].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w702w703w[19].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w702w703w[20].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w702w703w[21].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w702w703w[22].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w702w703w[23].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w702w703w[24].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w702w703w[25].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w716w717w[0].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w716w717w[1].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w716w717w[2].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w716w717w[3].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w716w717w[4].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w716w717w[5].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w716w717w[6].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w716w717w[7].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w716w717w[8].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w716w717w[9].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w716w717w[10].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w716w717w[11].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w716w717w[12].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w716w717w[13].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w716w717w[14].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w716w717w[15].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w716w717w[16].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w716w717w[17].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w716w717w[18].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w716w717w[19].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w716w717w[20].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w716w717w[21].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w716w717w[22].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w716w717w[23].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w716w717w[24].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w716w717w[25].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w724w725w[4].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w724w725w[5].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w724w725w[6].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w724w725w[7].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w724w725w[8].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w724w725w[9].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w724w725w[10].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w724w725w[11].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w724w725w[12].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w724w725w[13].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w724w725w[14].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w724w725w[15].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w724w725w[16].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w724w725w[17].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w724w725w[18].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w724w725w[19].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w724w725w[20].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w724w725w[21].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w724w725w[22].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w724w725w[23].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w724w725w[24].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w724w725w[25].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w738w739w[0].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w738w739w[1].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w738w739w[2].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w738w739w[3].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w738w739w[4].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w738w739w[5].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w738w739w[6].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w738w739w[7].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w738w739w[8].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w738w739w[9].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w738w739w[10].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w738w739w[11].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w738w739w[12].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w738w739w[13].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w738w739w[14].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w738w739w[15].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w738w739w[16].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w738w739w[17].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w738w739w[18].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w738w739w[19].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w738w739w[20].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w738w739w[21].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w738w739w[22].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w738w739w[23].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w738w739w[24].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w738w739w[25].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w746w747w[8].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w746w747w[9].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w746w747w[10].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w746w747w[11].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w746w747w[12].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w746w747w[13].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w746w747w[14].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w746w747w[15].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w746w747w[16].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w746w747w[17].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w746w747w[18].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w746w747w[19].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w746w747w[20].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w746w747w[21].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w746w747w[22].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w746w747w[23].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w746w747w[24].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w746w747w[25].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w760w761w[0].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w760w761w[1].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w760w761w[2].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w760w761w[3].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w760w761w[4].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w760w761w[5].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w760w761w[6].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w760w761w[7].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w760w761w[8].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w760w761w[9].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w760w761w[10].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w760w761w[11].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w760w761w[12].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w760w761w[13].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w760w761w[14].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w760w761w[15].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w760w761w[16].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w760w761w[17].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w760w761w[18].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w760w761w[19].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w760w761w[20].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w760w761w[21].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w760w761w[22].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w760w761w[23].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w760w761w[24].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w760w761w[25].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w768w769w[16].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w768w769w[17].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w768w769w[18].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w768w769w[19].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w768w769w[20].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w768w769w[21].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w768w769w[22].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w768w769w[23].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w768w769w[24].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w768w769w[25].IN1
result[0] <= sbit_piper1d[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= sbit_piper1d[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= sbit_piper1d[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= sbit_piper1d[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= sbit_piper1d[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= sbit_piper1d[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= sbit_piper1d[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= sbit_piper1d[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= sbit_piper1d[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= sbit_piper1d[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= sbit_piper1d[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= sbit_piper1d[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= sbit_piper1d[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= sbit_piper1d[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= sbit_piper1d[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= sbit_piper1d[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= sbit_piper1d[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= sbit_piper1d[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= sbit_piper1d[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= sbit_piper1d[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= sbit_piper1d[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= sbit_piper1d[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= sbit_piper1d[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= sbit_piper1d[23].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= sbit_piper1d[24].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= sbit_piper1d[25].DB_MAX_OUTPUT_PORT_TYPE


|final|altfp_add_sub0:inst15|altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component|altfp_add_sub0_altbarrel_shift_n3g:rbarrel_shift
aclr => sel_pipec4r1d.ACLR
aclr => sel_pipec3r1d.ACLR
aclr => sbit_piper1d[0].ACLR
aclr => sbit_piper1d[1].ACLR
aclr => sbit_piper1d[2].ACLR
aclr => sbit_piper1d[3].ACLR
aclr => sbit_piper1d[4].ACLR
aclr => sbit_piper1d[5].ACLR
aclr => sbit_piper1d[6].ACLR
aclr => sbit_piper1d[7].ACLR
aclr => sbit_piper1d[8].ACLR
aclr => sbit_piper1d[9].ACLR
aclr => sbit_piper1d[10].ACLR
aclr => sbit_piper1d[11].ACLR
aclr => sbit_piper1d[12].ACLR
aclr => sbit_piper1d[13].ACLR
aclr => sbit_piper1d[14].ACLR
aclr => sbit_piper1d[15].ACLR
aclr => sbit_piper1d[16].ACLR
aclr => sbit_piper1d[17].ACLR
aclr => sbit_piper1d[18].ACLR
aclr => sbit_piper1d[19].ACLR
aclr => sbit_piper1d[20].ACLR
aclr => sbit_piper1d[21].ACLR
aclr => sbit_piper1d[22].ACLR
aclr => sbit_piper1d[23].ACLR
aclr => sbit_piper1d[24].ACLR
aclr => sbit_piper1d[25].ACLR
aclr => dir_pipe[0].ACLR
clk_en => sel_pipec4r1d.ENA
clk_en => dir_pipe[0].ENA
clk_en => sbit_piper1d[25].ENA
clk_en => sbit_piper1d[24].ENA
clk_en => sbit_piper1d[23].ENA
clk_en => sbit_piper1d[22].ENA
clk_en => sbit_piper1d[21].ENA
clk_en => sbit_piper1d[20].ENA
clk_en => sbit_piper1d[19].ENA
clk_en => sbit_piper1d[18].ENA
clk_en => sbit_piper1d[17].ENA
clk_en => sbit_piper1d[16].ENA
clk_en => sbit_piper1d[15].ENA
clk_en => sbit_piper1d[14].ENA
clk_en => sbit_piper1d[13].ENA
clk_en => sbit_piper1d[12].ENA
clk_en => sbit_piper1d[11].ENA
clk_en => sbit_piper1d[10].ENA
clk_en => sbit_piper1d[9].ENA
clk_en => sbit_piper1d[8].ENA
clk_en => sbit_piper1d[7].ENA
clk_en => sbit_piper1d[6].ENA
clk_en => sbit_piper1d[5].ENA
clk_en => sbit_piper1d[4].ENA
clk_en => sbit_piper1d[3].ENA
clk_en => sbit_piper1d[2].ENA
clk_en => sbit_piper1d[1].ENA
clk_en => sbit_piper1d[0].ENA
clk_en => sel_pipec3r1d.ENA
clock => sel_pipec4r1d.CLK
clock => sel_pipec3r1d.CLK
clock => sbit_piper1d[0].CLK
clock => sbit_piper1d[1].CLK
clock => sbit_piper1d[2].CLK
clock => sbit_piper1d[3].CLK
clock => sbit_piper1d[4].CLK
clock => sbit_piper1d[5].CLK
clock => sbit_piper1d[6].CLK
clock => sbit_piper1d[7].CLK
clock => sbit_piper1d[8].CLK
clock => sbit_piper1d[9].CLK
clock => sbit_piper1d[10].CLK
clock => sbit_piper1d[11].CLK
clock => sbit_piper1d[12].CLK
clock => sbit_piper1d[13].CLK
clock => sbit_piper1d[14].CLK
clock => sbit_piper1d[15].CLK
clock => sbit_piper1d[16].CLK
clock => sbit_piper1d[17].CLK
clock => sbit_piper1d[18].CLK
clock => sbit_piper1d[19].CLK
clock => sbit_piper1d[20].CLK
clock => sbit_piper1d[21].CLK
clock => sbit_piper1d[22].CLK
clock => sbit_piper1d[23].CLK
clock => sbit_piper1d[24].CLK
clock => sbit_piper1d[25].CLK
clock => dir_pipe[0].CLK
data[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range783w788w789w[0].IN0
data[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range783w792w793w[0].IN0
data[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range783w788w789w[1].IN0
data[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range783w792w793w[1].IN0
data[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range783w788w789w[2].IN0
data[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range783w792w793w[2].IN0
data[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range783w788w789w[3].IN0
data[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range783w792w793w[3].IN0
data[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range783w788w789w[4].IN0
data[5] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range783w792w793w[4].IN0
data[5] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range783w788w789w[5].IN0
data[6] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range783w792w793w[5].IN0
data[6] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range783w788w789w[6].IN0
data[7] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range783w792w793w[6].IN0
data[7] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range783w788w789w[7].IN0
data[8] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range783w792w793w[7].IN0
data[8] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range783w788w789w[8].IN0
data[9] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range783w792w793w[8].IN0
data[9] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range783w788w789w[9].IN0
data[10] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range783w792w793w[9].IN0
data[10] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range783w788w789w[10].IN0
data[11] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range783w792w793w[10].IN0
data[11] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range783w788w789w[11].IN0
data[12] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range783w792w793w[11].IN0
data[12] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range783w788w789w[12].IN0
data[13] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range783w792w793w[12].IN0
data[13] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range783w788w789w[13].IN0
data[14] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range783w792w793w[13].IN0
data[14] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range783w788w789w[14].IN0
data[15] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range783w792w793w[14].IN0
data[15] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range783w788w789w[15].IN0
data[16] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range783w792w793w[15].IN0
data[16] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range783w788w789w[16].IN0
data[17] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range783w792w793w[16].IN0
data[17] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range783w788w789w[17].IN0
data[18] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range783w792w793w[17].IN0
data[18] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range783w788w789w[18].IN0
data[19] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range783w792w793w[18].IN0
data[19] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range783w788w789w[19].IN0
data[20] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range783w792w793w[19].IN0
data[20] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range783w788w789w[20].IN0
data[21] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range783w792w793w[20].IN0
data[21] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range783w788w789w[21].IN0
data[22] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range783w792w793w[21].IN0
data[22] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range783w788w789w[22].IN0
data[23] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range783w792w793w[22].IN0
data[23] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range783w788w789w[23].IN0
data[24] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range783w792w793w[23].IN0
data[24] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range783w788w789w[24].IN0
data[25] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range783w788w789w[25].IN0
data[25] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range783w792w793w[24].IN0
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range783w792w793w[0].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range783w792w793w[1].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range783w792w793w[2].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range783w792w793w[3].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range783w792w793w[4].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range783w792w793w[5].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range783w792w793w[6].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range783w792w793w[7].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range783w792w793w[8].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range783w792w793w[9].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range783w792w793w[10].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range783w792w793w[11].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range783w792w793w[12].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range783w792w793w[13].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range783w792w793w[14].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range783w792w793w[15].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range783w792w793w[16].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range783w792w793w[17].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range783w792w793w[18].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range783w792w793w[19].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range783w792w793w[20].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range783w792w793w[21].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range783w792w793w[22].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range783w792w793w[23].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range783w792w793w[24].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range783w788w789w[0].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range783w788w789w[1].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range783w788w789w[2].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range783w788w789w[3].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range783w788w789w[4].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range783w788w789w[5].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range783w788w789w[6].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range783w788w789w[7].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range783w788w789w[8].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range783w788w789w[9].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range783w788w789w[10].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range783w788w789w[11].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range783w788w789w[12].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range783w788w789w[13].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range783w788w789w[14].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range783w788w789w[15].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range783w788w789w[16].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range783w788w789w[17].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range783w788w789w[18].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range783w788w789w[19].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range783w788w789w[20].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range783w788w789w[21].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range783w788w789w[22].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range783w788w789w[23].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range783w788w789w[24].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range783w788w789w[25].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range804w813w814w[0].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range804w813w814w[1].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range804w813w814w[2].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range804w813w814w[3].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range804w813w814w[4].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range804w813w814w[5].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range804w813w814w[6].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range804w813w814w[7].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range804w813w814w[8].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range804w813w814w[9].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range804w813w814w[10].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range804w813w814w[11].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range804w813w814w[12].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range804w813w814w[13].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range804w813w814w[14].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range804w813w814w[15].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range804w813w814w[16].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range804w813w814w[17].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range804w813w814w[18].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range804w813w814w[19].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range804w813w814w[20].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range804w813w814w[21].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range804w813w814w[22].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range804w813w814w[23].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range804w809w810w[0].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range804w809w810w[1].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range804w809w810w[2].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range804w809w810w[3].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range804w809w810w[4].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range804w809w810w[5].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range804w809w810w[6].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range804w809w810w[7].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range804w809w810w[8].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range804w809w810w[9].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range804w809w810w[10].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range804w809w810w[11].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range804w809w810w[12].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range804w809w810w[13].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range804w809w810w[14].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range804w809w810w[15].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range804w809w810w[16].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range804w809w810w[17].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range804w809w810w[18].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range804w809w810w[19].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range804w809w810w[20].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range804w809w810w[21].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range804w809w810w[22].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range804w809w810w[23].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range804w809w810w[24].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range804w809w810w[25].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range826w835w836w[0].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range826w835w836w[1].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range826w835w836w[2].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range826w835w836w[3].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range826w835w836w[4].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range826w835w836w[5].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range826w835w836w[6].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range826w835w836w[7].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range826w835w836w[8].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range826w835w836w[9].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range826w835w836w[10].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range826w835w836w[11].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range826w835w836w[12].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range826w835w836w[13].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range826w835w836w[14].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range826w835w836w[15].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range826w835w836w[16].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range826w835w836w[17].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range826w835w836w[18].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range826w835w836w[19].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range826w835w836w[20].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range826w835w836w[21].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range826w831w832w[0].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range826w831w832w[1].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range826w831w832w[2].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range826w831w832w[3].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range826w831w832w[4].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range826w831w832w[5].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range826w831w832w[6].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range826w831w832w[7].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range826w831w832w[8].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range826w831w832w[9].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range826w831w832w[10].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range826w831w832w[11].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range826w831w832w[12].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range826w831w832w[13].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range826w831w832w[14].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range826w831w832w[15].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range826w831w832w[16].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range826w831w832w[17].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range826w831w832w[18].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range826w831w832w[19].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range826w831w832w[20].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range826w831w832w[21].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range826w831w832w[22].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range826w831w832w[23].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range826w831w832w[24].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range826w831w832w[25].IN1
distance[3] => sel_pipec3r1d.DATAIN
distance[4] => sel_pipec4r1d.DATAIN
result[0] <= wire_rbarrel_shift_w883w.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= wire_rbarrel_shift_w883w.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= wire_rbarrel_shift_w883w.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= wire_rbarrel_shift_w883w.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= wire_rbarrel_shift_w883w.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= wire_rbarrel_shift_w883w.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= wire_rbarrel_shift_w883w.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= wire_rbarrel_shift_w883w.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= wire_rbarrel_shift_w883w.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= wire_rbarrel_shift_w883w.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range868w872w873w[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range868w872w873w[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range868w872w873w[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range868w872w873w[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range868w872w873w[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range868w872w873w[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= wire_rbarrel_shift_w883w.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= wire_rbarrel_shift_w883w.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= wire_rbarrel_shift_w883w.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= wire_rbarrel_shift_w883w.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= wire_rbarrel_shift_w883w.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= wire_rbarrel_shift_w883w.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= wire_rbarrel_shift_w883w.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= wire_rbarrel_shift_w883w.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= wire_rbarrel_shift_w883w.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= wire_rbarrel_shift_w883w.DB_MAX_OUTPUT_PORT_TYPE


|final|altfp_add_sub0:inst15|altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component|altfp_add_sub0_altpriority_encoder_ou8:leading_zeroes_cnt
aclr => pipeline_q_dffe[0].ACLR
aclr => pipeline_q_dffe[1].ACLR
aclr => pipeline_q_dffe[2].ACLR
aclr => pipeline_q_dffe[3].ACLR
aclr => pipeline_q_dffe[4].ACLR
clk_en => pipeline_q_dffe[4].ENA
clk_en => pipeline_q_dffe[3].ENA
clk_en => pipeline_q_dffe[2].ENA
clk_en => pipeline_q_dffe[1].ENA
clk_en => pipeline_q_dffe[0].ENA
clock => pipeline_q_dffe[0].CLK
clock => pipeline_q_dffe[1].CLK
clock => pipeline_q_dffe[2].CLK
clock => pipeline_q_dffe[3].CLK
clock => pipeline_q_dffe[4].CLK
data[0] => altfp_add_sub0_altpriority_encoder_uv8:altpriority_encoder7.data[0]
data[1] => altfp_add_sub0_altpriority_encoder_uv8:altpriority_encoder7.data[1]
data[2] => altfp_add_sub0_altpriority_encoder_uv8:altpriority_encoder7.data[2]
data[3] => altfp_add_sub0_altpriority_encoder_uv8:altpriority_encoder7.data[3]
data[4] => altfp_add_sub0_altpriority_encoder_uv8:altpriority_encoder7.data[4]
data[5] => altfp_add_sub0_altpriority_encoder_uv8:altpriority_encoder7.data[5]
data[6] => altfp_add_sub0_altpriority_encoder_uv8:altpriority_encoder7.data[6]
data[7] => altfp_add_sub0_altpriority_encoder_uv8:altpriority_encoder7.data[7]
data[8] => altfp_add_sub0_altpriority_encoder_uv8:altpriority_encoder7.data[8]
data[9] => altfp_add_sub0_altpriority_encoder_uv8:altpriority_encoder7.data[9]
data[10] => altfp_add_sub0_altpriority_encoder_uv8:altpriority_encoder7.data[10]
data[11] => altfp_add_sub0_altpriority_encoder_uv8:altpriority_encoder7.data[11]
data[12] => altfp_add_sub0_altpriority_encoder_uv8:altpriority_encoder7.data[12]
data[13] => altfp_add_sub0_altpriority_encoder_uv8:altpriority_encoder7.data[13]
data[14] => altfp_add_sub0_altpriority_encoder_uv8:altpriority_encoder7.data[14]
data[15] => altfp_add_sub0_altpriority_encoder_uv8:altpriority_encoder7.data[15]
data[16] => altfp_add_sub0_altpriority_encoder_ue9:altpriority_encoder8.data[0]
data[17] => altfp_add_sub0_altpriority_encoder_ue9:altpriority_encoder8.data[1]
data[18] => altfp_add_sub0_altpriority_encoder_ue9:altpriority_encoder8.data[2]
data[19] => altfp_add_sub0_altpriority_encoder_ue9:altpriority_encoder8.data[3]
data[20] => altfp_add_sub0_altpriority_encoder_ue9:altpriority_encoder8.data[4]
data[21] => altfp_add_sub0_altpriority_encoder_ue9:altpriority_encoder8.data[5]
data[22] => altfp_add_sub0_altpriority_encoder_ue9:altpriority_encoder8.data[6]
data[23] => altfp_add_sub0_altpriority_encoder_ue9:altpriority_encoder8.data[7]
data[24] => altfp_add_sub0_altpriority_encoder_ue9:altpriority_encoder8.data[8]
data[25] => altfp_add_sub0_altpriority_encoder_ue9:altpriority_encoder8.data[9]
data[26] => altfp_add_sub0_altpriority_encoder_ue9:altpriority_encoder8.data[10]
data[27] => altfp_add_sub0_altpriority_encoder_ue9:altpriority_encoder8.data[11]
data[28] => altfp_add_sub0_altpriority_encoder_ue9:altpriority_encoder8.data[12]
data[29] => altfp_add_sub0_altpriority_encoder_ue9:altpriority_encoder8.data[13]
data[30] => altfp_add_sub0_altpriority_encoder_ue9:altpriority_encoder8.data[14]
data[31] => altfp_add_sub0_altpriority_encoder_ue9:altpriority_encoder8.data[15]
q[0] <= pipeline_q_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= pipeline_q_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= pipeline_q_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= pipeline_q_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= pipeline_q_dffe[4].DB_MAX_OUTPUT_PORT_TYPE


|final|altfp_add_sub0:inst15|altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component|altfp_add_sub0_altpriority_encoder_ou8:leading_zeroes_cnt|altfp_add_sub0_altpriority_encoder_uv8:altpriority_encoder7
data[0] => altfp_add_sub0_altpriority_encoder_bv7:altpriority_encoder9.data[0]
data[1] => altfp_add_sub0_altpriority_encoder_bv7:altpriority_encoder9.data[1]
data[2] => altfp_add_sub0_altpriority_encoder_bv7:altpriority_encoder9.data[2]
data[3] => altfp_add_sub0_altpriority_encoder_bv7:altpriority_encoder9.data[3]
data[4] => altfp_add_sub0_altpriority_encoder_bv7:altpriority_encoder9.data[4]
data[5] => altfp_add_sub0_altpriority_encoder_bv7:altpriority_encoder9.data[5]
data[6] => altfp_add_sub0_altpriority_encoder_bv7:altpriority_encoder9.data[6]
data[7] => altfp_add_sub0_altpriority_encoder_bv7:altpriority_encoder9.data[7]
data[8] => altfp_add_sub0_altpriority_encoder_be8:altpriority_encoder10.data[0]
data[9] => altfp_add_sub0_altpriority_encoder_be8:altpriority_encoder10.data[1]
data[10] => altfp_add_sub0_altpriority_encoder_be8:altpriority_encoder10.data[2]
data[11] => altfp_add_sub0_altpriority_encoder_be8:altpriority_encoder10.data[3]
data[12] => altfp_add_sub0_altpriority_encoder_be8:altpriority_encoder10.data[4]
data[13] => altfp_add_sub0_altpriority_encoder_be8:altpriority_encoder10.data[5]
data[14] => altfp_add_sub0_altpriority_encoder_be8:altpriority_encoder10.data[6]
data[15] => altfp_add_sub0_altpriority_encoder_be8:altpriority_encoder10.data[7]
q[0] <= wire_altpriority_encoder10_w_lg_w_lg_zero902w903w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= wire_altpriority_encoder10_w_lg_w_lg_zero902w903w.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= wire_altpriority_encoder10_w_lg_w_lg_zero902w903w.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= altfp_add_sub0_altpriority_encoder_be8:altpriority_encoder10.zero


|final|altfp_add_sub0:inst15|altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component|altfp_add_sub0_altpriority_encoder_ou8:leading_zeroes_cnt|altfp_add_sub0_altpriority_encoder_uv8:altpriority_encoder7|altfp_add_sub0_altpriority_encoder_be8:altpriority_encoder10
data[0] => altfp_add_sub0_altpriority_encoder_6e8:altpriority_encoder11.data[0]
data[1] => altfp_add_sub0_altpriority_encoder_6e8:altpriority_encoder11.data[1]
data[2] => altfp_add_sub0_altpriority_encoder_6e8:altpriority_encoder11.data[2]
data[3] => altfp_add_sub0_altpriority_encoder_6e8:altpriority_encoder11.data[3]
data[4] => altfp_add_sub0_altpriority_encoder_6e8:altpriority_encoder12.data[0]
data[5] => altfp_add_sub0_altpriority_encoder_6e8:altpriority_encoder12.data[1]
data[6] => altfp_add_sub0_altpriority_encoder_6e8:altpriority_encoder12.data[2]
data[7] => altfp_add_sub0_altpriority_encoder_6e8:altpriority_encoder12.data[3]
q[0] <= wire_altpriority_encoder12_w_lg_w_lg_zero911w912w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= wire_altpriority_encoder12_w_lg_w_lg_zero911w912w.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= altfp_add_sub0_altpriority_encoder_6e8:altpriority_encoder12.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|final|altfp_add_sub0:inst15|altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component|altfp_add_sub0_altpriority_encoder_ou8:leading_zeroes_cnt|altfp_add_sub0_altpriority_encoder_uv8:altpriority_encoder7|altfp_add_sub0_altpriority_encoder_be8:altpriority_encoder10|altfp_add_sub0_altpriority_encoder_6e8:altpriority_encoder11
data[0] => altfp_add_sub0_altpriority_encoder_3e8:altpriority_encoder13.data[0]
data[1] => altfp_add_sub0_altpriority_encoder_3e8:altpriority_encoder13.data[1]
data[2] => altfp_add_sub0_altpriority_encoder_3e8:altpriority_encoder14.data[0]
data[3] => altfp_add_sub0_altpriority_encoder_3e8:altpriority_encoder14.data[1]
q[0] <= wire_altpriority_encoder14_w_lg_w_lg_zero921w922w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= altfp_add_sub0_altpriority_encoder_3e8:altpriority_encoder14.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|final|altfp_add_sub0:inst15|altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component|altfp_add_sub0_altpriority_encoder_ou8:leading_zeroes_cnt|altfp_add_sub0_altpriority_encoder_uv8:altpriority_encoder7|altfp_add_sub0_altpriority_encoder_be8:altpriority_encoder10|altfp_add_sub0_altpriority_encoder_6e8:altpriority_encoder11|altfp_add_sub0_altpriority_encoder_3e8:altpriority_encoder13
data[0] => zero.IN0
data[1] => zero.IN1
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|final|altfp_add_sub0:inst15|altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component|altfp_add_sub0_altpriority_encoder_ou8:leading_zeroes_cnt|altfp_add_sub0_altpriority_encoder_uv8:altpriority_encoder7|altfp_add_sub0_altpriority_encoder_be8:altpriority_encoder10|altfp_add_sub0_altpriority_encoder_6e8:altpriority_encoder11|altfp_add_sub0_altpriority_encoder_3e8:altpriority_encoder14
data[0] => zero.IN0
data[1] => zero.IN1
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|final|altfp_add_sub0:inst15|altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component|altfp_add_sub0_altpriority_encoder_ou8:leading_zeroes_cnt|altfp_add_sub0_altpriority_encoder_uv8:altpriority_encoder7|altfp_add_sub0_altpriority_encoder_be8:altpriority_encoder10|altfp_add_sub0_altpriority_encoder_6e8:altpriority_encoder12
data[0] => altfp_add_sub0_altpriority_encoder_3e8:altpriority_encoder13.data[0]
data[1] => altfp_add_sub0_altpriority_encoder_3e8:altpriority_encoder13.data[1]
data[2] => altfp_add_sub0_altpriority_encoder_3e8:altpriority_encoder14.data[0]
data[3] => altfp_add_sub0_altpriority_encoder_3e8:altpriority_encoder14.data[1]
q[0] <= wire_altpriority_encoder14_w_lg_w_lg_zero921w922w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= altfp_add_sub0_altpriority_encoder_3e8:altpriority_encoder14.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|final|altfp_add_sub0:inst15|altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component|altfp_add_sub0_altpriority_encoder_ou8:leading_zeroes_cnt|altfp_add_sub0_altpriority_encoder_uv8:altpriority_encoder7|altfp_add_sub0_altpriority_encoder_be8:altpriority_encoder10|altfp_add_sub0_altpriority_encoder_6e8:altpriority_encoder12|altfp_add_sub0_altpriority_encoder_3e8:altpriority_encoder13
data[0] => zero.IN0
data[1] => zero.IN1
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|final|altfp_add_sub0:inst15|altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component|altfp_add_sub0_altpriority_encoder_ou8:leading_zeroes_cnt|altfp_add_sub0_altpriority_encoder_uv8:altpriority_encoder7|altfp_add_sub0_altpriority_encoder_be8:altpriority_encoder10|altfp_add_sub0_altpriority_encoder_6e8:altpriority_encoder12|altfp_add_sub0_altpriority_encoder_3e8:altpriority_encoder14
data[0] => zero.IN0
data[1] => zero.IN1
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|final|altfp_add_sub0:inst15|altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component|altfp_add_sub0_altpriority_encoder_ou8:leading_zeroes_cnt|altfp_add_sub0_altpriority_encoder_uv8:altpriority_encoder7|altfp_add_sub0_altpriority_encoder_bv7:altpriority_encoder9
data[0] => altfp_add_sub0_altpriority_encoder_6v7:altpriority_encoder15.data[0]
data[1] => altfp_add_sub0_altpriority_encoder_6v7:altpriority_encoder15.data[1]
data[2] => altfp_add_sub0_altpriority_encoder_6v7:altpriority_encoder15.data[2]
data[3] => altfp_add_sub0_altpriority_encoder_6v7:altpriority_encoder15.data[3]
data[4] => altfp_add_sub0_altpriority_encoder_6e8:altpriority_encoder16.data[0]
data[5] => altfp_add_sub0_altpriority_encoder_6e8:altpriority_encoder16.data[1]
data[6] => altfp_add_sub0_altpriority_encoder_6e8:altpriority_encoder16.data[2]
data[7] => altfp_add_sub0_altpriority_encoder_6e8:altpriority_encoder16.data[3]
q[0] <= wire_altpriority_encoder16_w_lg_w_lg_zero937w938w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= wire_altpriority_encoder16_w_lg_w_lg_zero937w938w.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= altfp_add_sub0_altpriority_encoder_6e8:altpriority_encoder16.zero


|final|altfp_add_sub0:inst15|altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component|altfp_add_sub0_altpriority_encoder_ou8:leading_zeroes_cnt|altfp_add_sub0_altpriority_encoder_uv8:altpriority_encoder7|altfp_add_sub0_altpriority_encoder_bv7:altpriority_encoder9|altfp_add_sub0_altpriority_encoder_6v7:altpriority_encoder15
data[0] => altfp_add_sub0_altpriority_encoder_3v7:altpriority_encoder17.data[0]
data[1] => altfp_add_sub0_altpriority_encoder_3v7:altpriority_encoder17.data[1]
data[2] => altfp_add_sub0_altpriority_encoder_3e8:altpriority_encoder18.data[0]
data[3] => altfp_add_sub0_altpriority_encoder_3e8:altpriority_encoder18.data[1]
q[0] <= wire_altpriority_encoder18_w_lg_w_lg_zero946w947w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= altfp_add_sub0_altpriority_encoder_3e8:altpriority_encoder18.zero


|final|altfp_add_sub0:inst15|altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component|altfp_add_sub0_altpriority_encoder_ou8:leading_zeroes_cnt|altfp_add_sub0_altpriority_encoder_uv8:altpriority_encoder7|altfp_add_sub0_altpriority_encoder_bv7:altpriority_encoder9|altfp_add_sub0_altpriority_encoder_6v7:altpriority_encoder15|altfp_add_sub0_altpriority_encoder_3v7:altpriority_encoder17
data[0] => ~NO_FANOUT~
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE


|final|altfp_add_sub0:inst15|altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component|altfp_add_sub0_altpriority_encoder_ou8:leading_zeroes_cnt|altfp_add_sub0_altpriority_encoder_uv8:altpriority_encoder7|altfp_add_sub0_altpriority_encoder_bv7:altpriority_encoder9|altfp_add_sub0_altpriority_encoder_6v7:altpriority_encoder15|altfp_add_sub0_altpriority_encoder_3e8:altpriority_encoder18
data[0] => zero.IN0
data[1] => zero.IN1
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|final|altfp_add_sub0:inst15|altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component|altfp_add_sub0_altpriority_encoder_ou8:leading_zeroes_cnt|altfp_add_sub0_altpriority_encoder_uv8:altpriority_encoder7|altfp_add_sub0_altpriority_encoder_bv7:altpriority_encoder9|altfp_add_sub0_altpriority_encoder_6e8:altpriority_encoder16
data[0] => altfp_add_sub0_altpriority_encoder_3e8:altpriority_encoder13.data[0]
data[1] => altfp_add_sub0_altpriority_encoder_3e8:altpriority_encoder13.data[1]
data[2] => altfp_add_sub0_altpriority_encoder_3e8:altpriority_encoder14.data[0]
data[3] => altfp_add_sub0_altpriority_encoder_3e8:altpriority_encoder14.data[1]
q[0] <= wire_altpriority_encoder14_w_lg_w_lg_zero921w922w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= altfp_add_sub0_altpriority_encoder_3e8:altpriority_encoder14.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|final|altfp_add_sub0:inst15|altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component|altfp_add_sub0_altpriority_encoder_ou8:leading_zeroes_cnt|altfp_add_sub0_altpriority_encoder_uv8:altpriority_encoder7|altfp_add_sub0_altpriority_encoder_bv7:altpriority_encoder9|altfp_add_sub0_altpriority_encoder_6e8:altpriority_encoder16|altfp_add_sub0_altpriority_encoder_3e8:altpriority_encoder13
data[0] => zero.IN0
data[1] => zero.IN1
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|final|altfp_add_sub0:inst15|altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component|altfp_add_sub0_altpriority_encoder_ou8:leading_zeroes_cnt|altfp_add_sub0_altpriority_encoder_uv8:altpriority_encoder7|altfp_add_sub0_altpriority_encoder_bv7:altpriority_encoder9|altfp_add_sub0_altpriority_encoder_6e8:altpriority_encoder16|altfp_add_sub0_altpriority_encoder_3e8:altpriority_encoder14
data[0] => zero.IN0
data[1] => zero.IN1
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|final|altfp_add_sub0:inst15|altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component|altfp_add_sub0_altpriority_encoder_ou8:leading_zeroes_cnt|altfp_add_sub0_altpriority_encoder_ue9:altpriority_encoder8
data[0] => altfp_add_sub0_altpriority_encoder_be8:altpriority_encoder19.data[0]
data[1] => altfp_add_sub0_altpriority_encoder_be8:altpriority_encoder19.data[1]
data[2] => altfp_add_sub0_altpriority_encoder_be8:altpriority_encoder19.data[2]
data[3] => altfp_add_sub0_altpriority_encoder_be8:altpriority_encoder19.data[3]
data[4] => altfp_add_sub0_altpriority_encoder_be8:altpriority_encoder19.data[4]
data[5] => altfp_add_sub0_altpriority_encoder_be8:altpriority_encoder19.data[5]
data[6] => altfp_add_sub0_altpriority_encoder_be8:altpriority_encoder19.data[6]
data[7] => altfp_add_sub0_altpriority_encoder_be8:altpriority_encoder19.data[7]
data[8] => altfp_add_sub0_altpriority_encoder_be8:altpriority_encoder20.data[0]
data[9] => altfp_add_sub0_altpriority_encoder_be8:altpriority_encoder20.data[1]
data[10] => altfp_add_sub0_altpriority_encoder_be8:altpriority_encoder20.data[2]
data[11] => altfp_add_sub0_altpriority_encoder_be8:altpriority_encoder20.data[3]
data[12] => altfp_add_sub0_altpriority_encoder_be8:altpriority_encoder20.data[4]
data[13] => altfp_add_sub0_altpriority_encoder_be8:altpriority_encoder20.data[5]
data[14] => altfp_add_sub0_altpriority_encoder_be8:altpriority_encoder20.data[6]
data[15] => altfp_add_sub0_altpriority_encoder_be8:altpriority_encoder20.data[7]
q[0] <= wire_altpriority_encoder20_w_lg_w_lg_zero958w959w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= wire_altpriority_encoder20_w_lg_w_lg_zero958w959w.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= wire_altpriority_encoder20_w_lg_w_lg_zero958w959w.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= altfp_add_sub0_altpriority_encoder_be8:altpriority_encoder20.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|final|altfp_add_sub0:inst15|altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component|altfp_add_sub0_altpriority_encoder_ou8:leading_zeroes_cnt|altfp_add_sub0_altpriority_encoder_ue9:altpriority_encoder8|altfp_add_sub0_altpriority_encoder_be8:altpriority_encoder19
data[0] => altfp_add_sub0_altpriority_encoder_6e8:altpriority_encoder11.data[0]
data[1] => altfp_add_sub0_altpriority_encoder_6e8:altpriority_encoder11.data[1]
data[2] => altfp_add_sub0_altpriority_encoder_6e8:altpriority_encoder11.data[2]
data[3] => altfp_add_sub0_altpriority_encoder_6e8:altpriority_encoder11.data[3]
data[4] => altfp_add_sub0_altpriority_encoder_6e8:altpriority_encoder12.data[0]
data[5] => altfp_add_sub0_altpriority_encoder_6e8:altpriority_encoder12.data[1]
data[6] => altfp_add_sub0_altpriority_encoder_6e8:altpriority_encoder12.data[2]
data[7] => altfp_add_sub0_altpriority_encoder_6e8:altpriority_encoder12.data[3]
q[0] <= wire_altpriority_encoder12_w_lg_w_lg_zero911w912w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= wire_altpriority_encoder12_w_lg_w_lg_zero911w912w.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= altfp_add_sub0_altpriority_encoder_6e8:altpriority_encoder12.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|final|altfp_add_sub0:inst15|altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component|altfp_add_sub0_altpriority_encoder_ou8:leading_zeroes_cnt|altfp_add_sub0_altpriority_encoder_ue9:altpriority_encoder8|altfp_add_sub0_altpriority_encoder_be8:altpriority_encoder19|altfp_add_sub0_altpriority_encoder_6e8:altpriority_encoder11
data[0] => altfp_add_sub0_altpriority_encoder_3e8:altpriority_encoder13.data[0]
data[1] => altfp_add_sub0_altpriority_encoder_3e8:altpriority_encoder13.data[1]
data[2] => altfp_add_sub0_altpriority_encoder_3e8:altpriority_encoder14.data[0]
data[3] => altfp_add_sub0_altpriority_encoder_3e8:altpriority_encoder14.data[1]
q[0] <= wire_altpriority_encoder14_w_lg_w_lg_zero921w922w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= altfp_add_sub0_altpriority_encoder_3e8:altpriority_encoder14.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|final|altfp_add_sub0:inst15|altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component|altfp_add_sub0_altpriority_encoder_ou8:leading_zeroes_cnt|altfp_add_sub0_altpriority_encoder_ue9:altpriority_encoder8|altfp_add_sub0_altpriority_encoder_be8:altpriority_encoder19|altfp_add_sub0_altpriority_encoder_6e8:altpriority_encoder11|altfp_add_sub0_altpriority_encoder_3e8:altpriority_encoder13
data[0] => zero.IN0
data[1] => zero.IN1
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|final|altfp_add_sub0:inst15|altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component|altfp_add_sub0_altpriority_encoder_ou8:leading_zeroes_cnt|altfp_add_sub0_altpriority_encoder_ue9:altpriority_encoder8|altfp_add_sub0_altpriority_encoder_be8:altpriority_encoder19|altfp_add_sub0_altpriority_encoder_6e8:altpriority_encoder11|altfp_add_sub0_altpriority_encoder_3e8:altpriority_encoder14
data[0] => zero.IN0
data[1] => zero.IN1
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|final|altfp_add_sub0:inst15|altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component|altfp_add_sub0_altpriority_encoder_ou8:leading_zeroes_cnt|altfp_add_sub0_altpriority_encoder_ue9:altpriority_encoder8|altfp_add_sub0_altpriority_encoder_be8:altpriority_encoder19|altfp_add_sub0_altpriority_encoder_6e8:altpriority_encoder12
data[0] => altfp_add_sub0_altpriority_encoder_3e8:altpriority_encoder13.data[0]
data[1] => altfp_add_sub0_altpriority_encoder_3e8:altpriority_encoder13.data[1]
data[2] => altfp_add_sub0_altpriority_encoder_3e8:altpriority_encoder14.data[0]
data[3] => altfp_add_sub0_altpriority_encoder_3e8:altpriority_encoder14.data[1]
q[0] <= wire_altpriority_encoder14_w_lg_w_lg_zero921w922w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= altfp_add_sub0_altpriority_encoder_3e8:altpriority_encoder14.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|final|altfp_add_sub0:inst15|altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component|altfp_add_sub0_altpriority_encoder_ou8:leading_zeroes_cnt|altfp_add_sub0_altpriority_encoder_ue9:altpriority_encoder8|altfp_add_sub0_altpriority_encoder_be8:altpriority_encoder19|altfp_add_sub0_altpriority_encoder_6e8:altpriority_encoder12|altfp_add_sub0_altpriority_encoder_3e8:altpriority_encoder13
data[0] => zero.IN0
data[1] => zero.IN1
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|final|altfp_add_sub0:inst15|altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component|altfp_add_sub0_altpriority_encoder_ou8:leading_zeroes_cnt|altfp_add_sub0_altpriority_encoder_ue9:altpriority_encoder8|altfp_add_sub0_altpriority_encoder_be8:altpriority_encoder19|altfp_add_sub0_altpriority_encoder_6e8:altpriority_encoder12|altfp_add_sub0_altpriority_encoder_3e8:altpriority_encoder14
data[0] => zero.IN0
data[1] => zero.IN1
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|final|altfp_add_sub0:inst15|altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component|altfp_add_sub0_altpriority_encoder_ou8:leading_zeroes_cnt|altfp_add_sub0_altpriority_encoder_ue9:altpriority_encoder8|altfp_add_sub0_altpriority_encoder_be8:altpriority_encoder20
data[0] => altfp_add_sub0_altpriority_encoder_6e8:altpriority_encoder11.data[0]
data[1] => altfp_add_sub0_altpriority_encoder_6e8:altpriority_encoder11.data[1]
data[2] => altfp_add_sub0_altpriority_encoder_6e8:altpriority_encoder11.data[2]
data[3] => altfp_add_sub0_altpriority_encoder_6e8:altpriority_encoder11.data[3]
data[4] => altfp_add_sub0_altpriority_encoder_6e8:altpriority_encoder12.data[0]
data[5] => altfp_add_sub0_altpriority_encoder_6e8:altpriority_encoder12.data[1]
data[6] => altfp_add_sub0_altpriority_encoder_6e8:altpriority_encoder12.data[2]
data[7] => altfp_add_sub0_altpriority_encoder_6e8:altpriority_encoder12.data[3]
q[0] <= wire_altpriority_encoder12_w_lg_w_lg_zero911w912w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= wire_altpriority_encoder12_w_lg_w_lg_zero911w912w.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= altfp_add_sub0_altpriority_encoder_6e8:altpriority_encoder12.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|final|altfp_add_sub0:inst15|altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component|altfp_add_sub0_altpriority_encoder_ou8:leading_zeroes_cnt|altfp_add_sub0_altpriority_encoder_ue9:altpriority_encoder8|altfp_add_sub0_altpriority_encoder_be8:altpriority_encoder20|altfp_add_sub0_altpriority_encoder_6e8:altpriority_encoder11
data[0] => altfp_add_sub0_altpriority_encoder_3e8:altpriority_encoder13.data[0]
data[1] => altfp_add_sub0_altpriority_encoder_3e8:altpriority_encoder13.data[1]
data[2] => altfp_add_sub0_altpriority_encoder_3e8:altpriority_encoder14.data[0]
data[3] => altfp_add_sub0_altpriority_encoder_3e8:altpriority_encoder14.data[1]
q[0] <= wire_altpriority_encoder14_w_lg_w_lg_zero921w922w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= altfp_add_sub0_altpriority_encoder_3e8:altpriority_encoder14.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|final|altfp_add_sub0:inst15|altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component|altfp_add_sub0_altpriority_encoder_ou8:leading_zeroes_cnt|altfp_add_sub0_altpriority_encoder_ue9:altpriority_encoder8|altfp_add_sub0_altpriority_encoder_be8:altpriority_encoder20|altfp_add_sub0_altpriority_encoder_6e8:altpriority_encoder11|altfp_add_sub0_altpriority_encoder_3e8:altpriority_encoder13
data[0] => zero.IN0
data[1] => zero.IN1
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|final|altfp_add_sub0:inst15|altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component|altfp_add_sub0_altpriority_encoder_ou8:leading_zeroes_cnt|altfp_add_sub0_altpriority_encoder_ue9:altpriority_encoder8|altfp_add_sub0_altpriority_encoder_be8:altpriority_encoder20|altfp_add_sub0_altpriority_encoder_6e8:altpriority_encoder11|altfp_add_sub0_altpriority_encoder_3e8:altpriority_encoder14
data[0] => zero.IN0
data[1] => zero.IN1
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|final|altfp_add_sub0:inst15|altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component|altfp_add_sub0_altpriority_encoder_ou8:leading_zeroes_cnt|altfp_add_sub0_altpriority_encoder_ue9:altpriority_encoder8|altfp_add_sub0_altpriority_encoder_be8:altpriority_encoder20|altfp_add_sub0_altpriority_encoder_6e8:altpriority_encoder12
data[0] => altfp_add_sub0_altpriority_encoder_3e8:altpriority_encoder13.data[0]
data[1] => altfp_add_sub0_altpriority_encoder_3e8:altpriority_encoder13.data[1]
data[2] => altfp_add_sub0_altpriority_encoder_3e8:altpriority_encoder14.data[0]
data[3] => altfp_add_sub0_altpriority_encoder_3e8:altpriority_encoder14.data[1]
q[0] <= wire_altpriority_encoder14_w_lg_w_lg_zero921w922w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= altfp_add_sub0_altpriority_encoder_3e8:altpriority_encoder14.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|final|altfp_add_sub0:inst15|altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component|altfp_add_sub0_altpriority_encoder_ou8:leading_zeroes_cnt|altfp_add_sub0_altpriority_encoder_ue9:altpriority_encoder8|altfp_add_sub0_altpriority_encoder_be8:altpriority_encoder20|altfp_add_sub0_altpriority_encoder_6e8:altpriority_encoder12|altfp_add_sub0_altpriority_encoder_3e8:altpriority_encoder13
data[0] => zero.IN0
data[1] => zero.IN1
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|final|altfp_add_sub0:inst15|altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component|altfp_add_sub0_altpriority_encoder_ou8:leading_zeroes_cnt|altfp_add_sub0_altpriority_encoder_ue9:altpriority_encoder8|altfp_add_sub0_altpriority_encoder_be8:altpriority_encoder20|altfp_add_sub0_altpriority_encoder_6e8:altpriority_encoder12|altfp_add_sub0_altpriority_encoder_3e8:altpriority_encoder14
data[0] => zero.IN0
data[1] => zero.IN1
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|final|altfp_add_sub0:inst15|altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component|altfp_add_sub0_altpriority_encoder_cna:trailing_zeros_cnt
aclr => pipeline_q_dffe[0].ACLR
aclr => pipeline_q_dffe[1].ACLR
aclr => pipeline_q_dffe[2].ACLR
aclr => pipeline_q_dffe[3].ACLR
aclr => pipeline_q_dffe[4].ACLR
clk_en => pipeline_q_dffe[4].ENA
clk_en => pipeline_q_dffe[3].ENA
clk_en => pipeline_q_dffe[2].ENA
clk_en => pipeline_q_dffe[1].ENA
clk_en => pipeline_q_dffe[0].ENA
clock => pipeline_q_dffe[0].CLK
clock => pipeline_q_dffe[1].CLK
clock => pipeline_q_dffe[2].CLK
clock => pipeline_q_dffe[3].CLK
clock => pipeline_q_dffe[4].CLK
data[0] => altfp_add_sub0_altpriority_encoder_ii9:altpriority_encoder21.data[0]
data[1] => altfp_add_sub0_altpriority_encoder_ii9:altpriority_encoder21.data[1]
data[2] => altfp_add_sub0_altpriority_encoder_ii9:altpriority_encoder21.data[2]
data[3] => altfp_add_sub0_altpriority_encoder_ii9:altpriority_encoder21.data[3]
data[4] => altfp_add_sub0_altpriority_encoder_ii9:altpriority_encoder21.data[4]
data[5] => altfp_add_sub0_altpriority_encoder_ii9:altpriority_encoder21.data[5]
data[6] => altfp_add_sub0_altpriority_encoder_ii9:altpriority_encoder21.data[6]
data[7] => altfp_add_sub0_altpriority_encoder_ii9:altpriority_encoder21.data[7]
data[8] => altfp_add_sub0_altpriority_encoder_ii9:altpriority_encoder21.data[8]
data[9] => altfp_add_sub0_altpriority_encoder_ii9:altpriority_encoder21.data[9]
data[10] => altfp_add_sub0_altpriority_encoder_ii9:altpriority_encoder21.data[10]
data[11] => altfp_add_sub0_altpriority_encoder_ii9:altpriority_encoder21.data[11]
data[12] => altfp_add_sub0_altpriority_encoder_ii9:altpriority_encoder21.data[12]
data[13] => altfp_add_sub0_altpriority_encoder_ii9:altpriority_encoder21.data[13]
data[14] => altfp_add_sub0_altpriority_encoder_ii9:altpriority_encoder21.data[14]
data[15] => altfp_add_sub0_altpriority_encoder_ii9:altpriority_encoder21.data[15]
data[16] => altfp_add_sub0_altpriority_encoder_i39:altpriority_encoder22.data[0]
data[17] => altfp_add_sub0_altpriority_encoder_i39:altpriority_encoder22.data[1]
data[18] => altfp_add_sub0_altpriority_encoder_i39:altpriority_encoder22.data[2]
data[19] => altfp_add_sub0_altpriority_encoder_i39:altpriority_encoder22.data[3]
data[20] => altfp_add_sub0_altpriority_encoder_i39:altpriority_encoder22.data[4]
data[21] => altfp_add_sub0_altpriority_encoder_i39:altpriority_encoder22.data[5]
data[22] => altfp_add_sub0_altpriority_encoder_i39:altpriority_encoder22.data[6]
data[23] => altfp_add_sub0_altpriority_encoder_i39:altpriority_encoder22.data[7]
data[24] => altfp_add_sub0_altpriority_encoder_i39:altpriority_encoder22.data[8]
data[25] => altfp_add_sub0_altpriority_encoder_i39:altpriority_encoder22.data[9]
data[26] => altfp_add_sub0_altpriority_encoder_i39:altpriority_encoder22.data[10]
data[27] => altfp_add_sub0_altpriority_encoder_i39:altpriority_encoder22.data[11]
data[28] => altfp_add_sub0_altpriority_encoder_i39:altpriority_encoder22.data[12]
data[29] => altfp_add_sub0_altpriority_encoder_i39:altpriority_encoder22.data[13]
data[30] => altfp_add_sub0_altpriority_encoder_i39:altpriority_encoder22.data[14]
data[31] => altfp_add_sub0_altpriority_encoder_i39:altpriority_encoder22.data[15]
q[0] <= pipeline_q_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= pipeline_q_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= pipeline_q_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= pipeline_q_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= pipeline_q_dffe[4].DB_MAX_OUTPUT_PORT_TYPE


|final|altfp_add_sub0:inst15|altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component|altfp_add_sub0_altpriority_encoder_cna:trailing_zeros_cnt|altfp_add_sub0_altpriority_encoder_ii9:altpriority_encoder21
data[0] => altfp_add_sub0_altpriority_encoder_vh8:altpriority_encoder23.data[0]
data[1] => altfp_add_sub0_altpriority_encoder_vh8:altpriority_encoder23.data[1]
data[2] => altfp_add_sub0_altpriority_encoder_vh8:altpriority_encoder23.data[2]
data[3] => altfp_add_sub0_altpriority_encoder_vh8:altpriority_encoder23.data[3]
data[4] => altfp_add_sub0_altpriority_encoder_vh8:altpriority_encoder23.data[4]
data[5] => altfp_add_sub0_altpriority_encoder_vh8:altpriority_encoder23.data[5]
data[6] => altfp_add_sub0_altpriority_encoder_vh8:altpriority_encoder23.data[6]
data[7] => altfp_add_sub0_altpriority_encoder_vh8:altpriority_encoder23.data[7]
data[8] => altfp_add_sub0_altpriority_encoder_vh8:altpriority_encoder24.data[0]
data[9] => altfp_add_sub0_altpriority_encoder_vh8:altpriority_encoder24.data[1]
data[10] => altfp_add_sub0_altpriority_encoder_vh8:altpriority_encoder24.data[2]
data[11] => altfp_add_sub0_altpriority_encoder_vh8:altpriority_encoder24.data[3]
data[12] => altfp_add_sub0_altpriority_encoder_vh8:altpriority_encoder24.data[4]
data[13] => altfp_add_sub0_altpriority_encoder_vh8:altpriority_encoder24.data[5]
data[14] => altfp_add_sub0_altpriority_encoder_vh8:altpriority_encoder24.data[6]
data[15] => altfp_add_sub0_altpriority_encoder_vh8:altpriority_encoder24.data[7]
q[0] <= wire_altpriority_encoder23_w_lg_w_lg_zero980w981w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= wire_altpriority_encoder23_w_lg_w_lg_zero980w981w.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= wire_altpriority_encoder23_w_lg_w_lg_zero980w981w.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= altfp_add_sub0_altpriority_encoder_vh8:altpriority_encoder23.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|final|altfp_add_sub0:inst15|altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component|altfp_add_sub0_altpriority_encoder_cna:trailing_zeros_cnt|altfp_add_sub0_altpriority_encoder_ii9:altpriority_encoder21|altfp_add_sub0_altpriority_encoder_vh8:altpriority_encoder23
data[0] => altfp_add_sub0_altpriority_encoder_qh8:altpriority_encoder25.data[0]
data[1] => altfp_add_sub0_altpriority_encoder_qh8:altpriority_encoder25.data[1]
data[2] => altfp_add_sub0_altpriority_encoder_qh8:altpriority_encoder25.data[2]
data[3] => altfp_add_sub0_altpriority_encoder_qh8:altpriority_encoder25.data[3]
data[4] => altfp_add_sub0_altpriority_encoder_qh8:altpriority_encoder26.data[0]
data[5] => altfp_add_sub0_altpriority_encoder_qh8:altpriority_encoder26.data[1]
data[6] => altfp_add_sub0_altpriority_encoder_qh8:altpriority_encoder26.data[2]
data[7] => altfp_add_sub0_altpriority_encoder_qh8:altpriority_encoder26.data[3]
q[0] <= wire_altpriority_encoder25_w_lg_w_lg_zero990w991w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= wire_altpriority_encoder25_w_lg_w_lg_zero990w991w.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= altfp_add_sub0_altpriority_encoder_qh8:altpriority_encoder25.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|final|altfp_add_sub0:inst15|altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component|altfp_add_sub0_altpriority_encoder_cna:trailing_zeros_cnt|altfp_add_sub0_altpriority_encoder_ii9:altpriority_encoder21|altfp_add_sub0_altpriority_encoder_vh8:altpriority_encoder23|altfp_add_sub0_altpriority_encoder_qh8:altpriority_encoder25
data[0] => altfp_add_sub0_altpriority_encoder_nh8:altpriority_encoder27.data[0]
data[1] => altfp_add_sub0_altpriority_encoder_nh8:altpriority_encoder27.data[1]
data[2] => altfp_add_sub0_altpriority_encoder_nh8:altpriority_encoder28.data[0]
data[3] => altfp_add_sub0_altpriority_encoder_nh8:altpriority_encoder28.data[1]
q[0] <= wire_altpriority_encoder27_w_lg_w_lg_zero1000w1001w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= altfp_add_sub0_altpriority_encoder_nh8:altpriority_encoder27.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|final|altfp_add_sub0:inst15|altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component|altfp_add_sub0_altpriority_encoder_cna:trailing_zeros_cnt|altfp_add_sub0_altpriority_encoder_ii9:altpriority_encoder21|altfp_add_sub0_altpriority_encoder_vh8:altpriority_encoder23|altfp_add_sub0_altpriority_encoder_qh8:altpriority_encoder25|altfp_add_sub0_altpriority_encoder_nh8:altpriority_encoder27
data[0] => zero.IN0
data[0] => q[0].DATAIN
data[1] => zero.IN1
q[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|final|altfp_add_sub0:inst15|altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component|altfp_add_sub0_altpriority_encoder_cna:trailing_zeros_cnt|altfp_add_sub0_altpriority_encoder_ii9:altpriority_encoder21|altfp_add_sub0_altpriority_encoder_vh8:altpriority_encoder23|altfp_add_sub0_altpriority_encoder_qh8:altpriority_encoder25|altfp_add_sub0_altpriority_encoder_nh8:altpriority_encoder28
data[0] => zero.IN0
data[0] => q[0].DATAIN
data[1] => zero.IN1
q[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|final|altfp_add_sub0:inst15|altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component|altfp_add_sub0_altpriority_encoder_cna:trailing_zeros_cnt|altfp_add_sub0_altpriority_encoder_ii9:altpriority_encoder21|altfp_add_sub0_altpriority_encoder_vh8:altpriority_encoder23|altfp_add_sub0_altpriority_encoder_qh8:altpriority_encoder26
data[0] => altfp_add_sub0_altpriority_encoder_nh8:altpriority_encoder27.data[0]
data[1] => altfp_add_sub0_altpriority_encoder_nh8:altpriority_encoder27.data[1]
data[2] => altfp_add_sub0_altpriority_encoder_nh8:altpriority_encoder28.data[0]
data[3] => altfp_add_sub0_altpriority_encoder_nh8:altpriority_encoder28.data[1]
q[0] <= wire_altpriority_encoder27_w_lg_w_lg_zero1000w1001w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= altfp_add_sub0_altpriority_encoder_nh8:altpriority_encoder27.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|final|altfp_add_sub0:inst15|altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component|altfp_add_sub0_altpriority_encoder_cna:trailing_zeros_cnt|altfp_add_sub0_altpriority_encoder_ii9:altpriority_encoder21|altfp_add_sub0_altpriority_encoder_vh8:altpriority_encoder23|altfp_add_sub0_altpriority_encoder_qh8:altpriority_encoder26|altfp_add_sub0_altpriority_encoder_nh8:altpriority_encoder27
data[0] => zero.IN0
data[0] => q[0].DATAIN
data[1] => zero.IN1
q[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|final|altfp_add_sub0:inst15|altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component|altfp_add_sub0_altpriority_encoder_cna:trailing_zeros_cnt|altfp_add_sub0_altpriority_encoder_ii9:altpriority_encoder21|altfp_add_sub0_altpriority_encoder_vh8:altpriority_encoder23|altfp_add_sub0_altpriority_encoder_qh8:altpriority_encoder26|altfp_add_sub0_altpriority_encoder_nh8:altpriority_encoder28
data[0] => zero.IN0
data[0] => q[0].DATAIN
data[1] => zero.IN1
q[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|final|altfp_add_sub0:inst15|altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component|altfp_add_sub0_altpriority_encoder_cna:trailing_zeros_cnt|altfp_add_sub0_altpriority_encoder_ii9:altpriority_encoder21|altfp_add_sub0_altpriority_encoder_vh8:altpriority_encoder24
data[0] => altfp_add_sub0_altpriority_encoder_qh8:altpriority_encoder25.data[0]
data[1] => altfp_add_sub0_altpriority_encoder_qh8:altpriority_encoder25.data[1]
data[2] => altfp_add_sub0_altpriority_encoder_qh8:altpriority_encoder25.data[2]
data[3] => altfp_add_sub0_altpriority_encoder_qh8:altpriority_encoder25.data[3]
data[4] => altfp_add_sub0_altpriority_encoder_qh8:altpriority_encoder26.data[0]
data[5] => altfp_add_sub0_altpriority_encoder_qh8:altpriority_encoder26.data[1]
data[6] => altfp_add_sub0_altpriority_encoder_qh8:altpriority_encoder26.data[2]
data[7] => altfp_add_sub0_altpriority_encoder_qh8:altpriority_encoder26.data[3]
q[0] <= wire_altpriority_encoder25_w_lg_w_lg_zero990w991w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= wire_altpriority_encoder25_w_lg_w_lg_zero990w991w.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= altfp_add_sub0_altpriority_encoder_qh8:altpriority_encoder25.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|final|altfp_add_sub0:inst15|altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component|altfp_add_sub0_altpriority_encoder_cna:trailing_zeros_cnt|altfp_add_sub0_altpriority_encoder_ii9:altpriority_encoder21|altfp_add_sub0_altpriority_encoder_vh8:altpriority_encoder24|altfp_add_sub0_altpriority_encoder_qh8:altpriority_encoder25
data[0] => altfp_add_sub0_altpriority_encoder_nh8:altpriority_encoder27.data[0]
data[1] => altfp_add_sub0_altpriority_encoder_nh8:altpriority_encoder27.data[1]
data[2] => altfp_add_sub0_altpriority_encoder_nh8:altpriority_encoder28.data[0]
data[3] => altfp_add_sub0_altpriority_encoder_nh8:altpriority_encoder28.data[1]
q[0] <= wire_altpriority_encoder27_w_lg_w_lg_zero1000w1001w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= altfp_add_sub0_altpriority_encoder_nh8:altpriority_encoder27.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|final|altfp_add_sub0:inst15|altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component|altfp_add_sub0_altpriority_encoder_cna:trailing_zeros_cnt|altfp_add_sub0_altpriority_encoder_ii9:altpriority_encoder21|altfp_add_sub0_altpriority_encoder_vh8:altpriority_encoder24|altfp_add_sub0_altpriority_encoder_qh8:altpriority_encoder25|altfp_add_sub0_altpriority_encoder_nh8:altpriority_encoder27
data[0] => zero.IN0
data[0] => q[0].DATAIN
data[1] => zero.IN1
q[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|final|altfp_add_sub0:inst15|altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component|altfp_add_sub0_altpriority_encoder_cna:trailing_zeros_cnt|altfp_add_sub0_altpriority_encoder_ii9:altpriority_encoder21|altfp_add_sub0_altpriority_encoder_vh8:altpriority_encoder24|altfp_add_sub0_altpriority_encoder_qh8:altpriority_encoder25|altfp_add_sub0_altpriority_encoder_nh8:altpriority_encoder28
data[0] => zero.IN0
data[0] => q[0].DATAIN
data[1] => zero.IN1
q[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|final|altfp_add_sub0:inst15|altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component|altfp_add_sub0_altpriority_encoder_cna:trailing_zeros_cnt|altfp_add_sub0_altpriority_encoder_ii9:altpriority_encoder21|altfp_add_sub0_altpriority_encoder_vh8:altpriority_encoder24|altfp_add_sub0_altpriority_encoder_qh8:altpriority_encoder26
data[0] => altfp_add_sub0_altpriority_encoder_nh8:altpriority_encoder27.data[0]
data[1] => altfp_add_sub0_altpriority_encoder_nh8:altpriority_encoder27.data[1]
data[2] => altfp_add_sub0_altpriority_encoder_nh8:altpriority_encoder28.data[0]
data[3] => altfp_add_sub0_altpriority_encoder_nh8:altpriority_encoder28.data[1]
q[0] <= wire_altpriority_encoder27_w_lg_w_lg_zero1000w1001w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= altfp_add_sub0_altpriority_encoder_nh8:altpriority_encoder27.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|final|altfp_add_sub0:inst15|altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component|altfp_add_sub0_altpriority_encoder_cna:trailing_zeros_cnt|altfp_add_sub0_altpriority_encoder_ii9:altpriority_encoder21|altfp_add_sub0_altpriority_encoder_vh8:altpriority_encoder24|altfp_add_sub0_altpriority_encoder_qh8:altpriority_encoder26|altfp_add_sub0_altpriority_encoder_nh8:altpriority_encoder27
data[0] => zero.IN0
data[0] => q[0].DATAIN
data[1] => zero.IN1
q[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|final|altfp_add_sub0:inst15|altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component|altfp_add_sub0_altpriority_encoder_cna:trailing_zeros_cnt|altfp_add_sub0_altpriority_encoder_ii9:altpriority_encoder21|altfp_add_sub0_altpriority_encoder_vh8:altpriority_encoder24|altfp_add_sub0_altpriority_encoder_qh8:altpriority_encoder26|altfp_add_sub0_altpriority_encoder_nh8:altpriority_encoder28
data[0] => zero.IN0
data[0] => q[0].DATAIN
data[1] => zero.IN1
q[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|final|altfp_add_sub0:inst15|altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component|altfp_add_sub0_altpriority_encoder_cna:trailing_zeros_cnt|altfp_add_sub0_altpriority_encoder_i39:altpriority_encoder22
data[0] => altfp_add_sub0_altpriority_encoder_vh8:altpriority_encoder29.data[0]
data[1] => altfp_add_sub0_altpriority_encoder_vh8:altpriority_encoder29.data[1]
data[2] => altfp_add_sub0_altpriority_encoder_vh8:altpriority_encoder29.data[2]
data[3] => altfp_add_sub0_altpriority_encoder_vh8:altpriority_encoder29.data[3]
data[4] => altfp_add_sub0_altpriority_encoder_vh8:altpriority_encoder29.data[4]
data[5] => altfp_add_sub0_altpriority_encoder_vh8:altpriority_encoder29.data[5]
data[6] => altfp_add_sub0_altpriority_encoder_vh8:altpriority_encoder29.data[6]
data[7] => altfp_add_sub0_altpriority_encoder_vh8:altpriority_encoder29.data[7]
data[8] => altfp_add_sub0_altpriority_encoder_v28:altpriority_encoder30.data[0]
data[9] => altfp_add_sub0_altpriority_encoder_v28:altpriority_encoder30.data[1]
data[10] => altfp_add_sub0_altpriority_encoder_v28:altpriority_encoder30.data[2]
data[11] => altfp_add_sub0_altpriority_encoder_v28:altpriority_encoder30.data[3]
data[12] => altfp_add_sub0_altpriority_encoder_v28:altpriority_encoder30.data[4]
data[13] => altfp_add_sub0_altpriority_encoder_v28:altpriority_encoder30.data[5]
data[14] => altfp_add_sub0_altpriority_encoder_v28:altpriority_encoder30.data[6]
data[15] => altfp_add_sub0_altpriority_encoder_v28:altpriority_encoder30.data[7]
q[0] <= wire_altpriority_encoder29_w_lg_w_lg_zero1017w1018w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= wire_altpriority_encoder29_w_lg_w_lg_zero1017w1018w.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= wire_altpriority_encoder29_w_lg_w_lg_zero1017w1018w.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= altfp_add_sub0_altpriority_encoder_vh8:altpriority_encoder29.zero


|final|altfp_add_sub0:inst15|altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component|altfp_add_sub0_altpriority_encoder_cna:trailing_zeros_cnt|altfp_add_sub0_altpriority_encoder_i39:altpriority_encoder22|altfp_add_sub0_altpriority_encoder_vh8:altpriority_encoder29
data[0] => altfp_add_sub0_altpriority_encoder_qh8:altpriority_encoder25.data[0]
data[1] => altfp_add_sub0_altpriority_encoder_qh8:altpriority_encoder25.data[1]
data[2] => altfp_add_sub0_altpriority_encoder_qh8:altpriority_encoder25.data[2]
data[3] => altfp_add_sub0_altpriority_encoder_qh8:altpriority_encoder25.data[3]
data[4] => altfp_add_sub0_altpriority_encoder_qh8:altpriority_encoder26.data[0]
data[5] => altfp_add_sub0_altpriority_encoder_qh8:altpriority_encoder26.data[1]
data[6] => altfp_add_sub0_altpriority_encoder_qh8:altpriority_encoder26.data[2]
data[7] => altfp_add_sub0_altpriority_encoder_qh8:altpriority_encoder26.data[3]
q[0] <= wire_altpriority_encoder25_w_lg_w_lg_zero990w991w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= wire_altpriority_encoder25_w_lg_w_lg_zero990w991w.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= altfp_add_sub0_altpriority_encoder_qh8:altpriority_encoder25.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|final|altfp_add_sub0:inst15|altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component|altfp_add_sub0_altpriority_encoder_cna:trailing_zeros_cnt|altfp_add_sub0_altpriority_encoder_i39:altpriority_encoder22|altfp_add_sub0_altpriority_encoder_vh8:altpriority_encoder29|altfp_add_sub0_altpriority_encoder_qh8:altpriority_encoder25
data[0] => altfp_add_sub0_altpriority_encoder_nh8:altpriority_encoder27.data[0]
data[1] => altfp_add_sub0_altpriority_encoder_nh8:altpriority_encoder27.data[1]
data[2] => altfp_add_sub0_altpriority_encoder_nh8:altpriority_encoder28.data[0]
data[3] => altfp_add_sub0_altpriority_encoder_nh8:altpriority_encoder28.data[1]
q[0] <= wire_altpriority_encoder27_w_lg_w_lg_zero1000w1001w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= altfp_add_sub0_altpriority_encoder_nh8:altpriority_encoder27.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|final|altfp_add_sub0:inst15|altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component|altfp_add_sub0_altpriority_encoder_cna:trailing_zeros_cnt|altfp_add_sub0_altpriority_encoder_i39:altpriority_encoder22|altfp_add_sub0_altpriority_encoder_vh8:altpriority_encoder29|altfp_add_sub0_altpriority_encoder_qh8:altpriority_encoder25|altfp_add_sub0_altpriority_encoder_nh8:altpriority_encoder27
data[0] => zero.IN0
data[0] => q[0].DATAIN
data[1] => zero.IN1
q[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|final|altfp_add_sub0:inst15|altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component|altfp_add_sub0_altpriority_encoder_cna:trailing_zeros_cnt|altfp_add_sub0_altpriority_encoder_i39:altpriority_encoder22|altfp_add_sub0_altpriority_encoder_vh8:altpriority_encoder29|altfp_add_sub0_altpriority_encoder_qh8:altpriority_encoder25|altfp_add_sub0_altpriority_encoder_nh8:altpriority_encoder28
data[0] => zero.IN0
data[0] => q[0].DATAIN
data[1] => zero.IN1
q[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|final|altfp_add_sub0:inst15|altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component|altfp_add_sub0_altpriority_encoder_cna:trailing_zeros_cnt|altfp_add_sub0_altpriority_encoder_i39:altpriority_encoder22|altfp_add_sub0_altpriority_encoder_vh8:altpriority_encoder29|altfp_add_sub0_altpriority_encoder_qh8:altpriority_encoder26
data[0] => altfp_add_sub0_altpriority_encoder_nh8:altpriority_encoder27.data[0]
data[1] => altfp_add_sub0_altpriority_encoder_nh8:altpriority_encoder27.data[1]
data[2] => altfp_add_sub0_altpriority_encoder_nh8:altpriority_encoder28.data[0]
data[3] => altfp_add_sub0_altpriority_encoder_nh8:altpriority_encoder28.data[1]
q[0] <= wire_altpriority_encoder27_w_lg_w_lg_zero1000w1001w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= altfp_add_sub0_altpriority_encoder_nh8:altpriority_encoder27.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|final|altfp_add_sub0:inst15|altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component|altfp_add_sub0_altpriority_encoder_cna:trailing_zeros_cnt|altfp_add_sub0_altpriority_encoder_i39:altpriority_encoder22|altfp_add_sub0_altpriority_encoder_vh8:altpriority_encoder29|altfp_add_sub0_altpriority_encoder_qh8:altpriority_encoder26|altfp_add_sub0_altpriority_encoder_nh8:altpriority_encoder27
data[0] => zero.IN0
data[0] => q[0].DATAIN
data[1] => zero.IN1
q[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|final|altfp_add_sub0:inst15|altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component|altfp_add_sub0_altpriority_encoder_cna:trailing_zeros_cnt|altfp_add_sub0_altpriority_encoder_i39:altpriority_encoder22|altfp_add_sub0_altpriority_encoder_vh8:altpriority_encoder29|altfp_add_sub0_altpriority_encoder_qh8:altpriority_encoder26|altfp_add_sub0_altpriority_encoder_nh8:altpriority_encoder28
data[0] => zero.IN0
data[0] => q[0].DATAIN
data[1] => zero.IN1
q[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|final|altfp_add_sub0:inst15|altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component|altfp_add_sub0_altpriority_encoder_cna:trailing_zeros_cnt|altfp_add_sub0_altpriority_encoder_i39:altpriority_encoder22|altfp_add_sub0_altpriority_encoder_v28:altpriority_encoder30
data[0] => altfp_add_sub0_altpriority_encoder_qh8:altpriority_encoder31.data[0]
data[1] => altfp_add_sub0_altpriority_encoder_qh8:altpriority_encoder31.data[1]
data[2] => altfp_add_sub0_altpriority_encoder_qh8:altpriority_encoder31.data[2]
data[3] => altfp_add_sub0_altpriority_encoder_qh8:altpriority_encoder31.data[3]
data[4] => altfp_add_sub0_altpriority_encoder_q28:altpriority_encoder32.data[0]
data[5] => altfp_add_sub0_altpriority_encoder_q28:altpriority_encoder32.data[1]
data[6] => altfp_add_sub0_altpriority_encoder_q28:altpriority_encoder32.data[2]
data[7] => altfp_add_sub0_altpriority_encoder_q28:altpriority_encoder32.data[3]
q[0] <= wire_altpriority_encoder31_w_lg_w_lg_zero1026w1027w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= wire_altpriority_encoder31_w_lg_w_lg_zero1026w1027w.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= altfp_add_sub0_altpriority_encoder_qh8:altpriority_encoder31.zero


|final|altfp_add_sub0:inst15|altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component|altfp_add_sub0_altpriority_encoder_cna:trailing_zeros_cnt|altfp_add_sub0_altpriority_encoder_i39:altpriority_encoder22|altfp_add_sub0_altpriority_encoder_v28:altpriority_encoder30|altfp_add_sub0_altpriority_encoder_qh8:altpriority_encoder31
data[0] => altfp_add_sub0_altpriority_encoder_nh8:altpriority_encoder27.data[0]
data[1] => altfp_add_sub0_altpriority_encoder_nh8:altpriority_encoder27.data[1]
data[2] => altfp_add_sub0_altpriority_encoder_nh8:altpriority_encoder28.data[0]
data[3] => altfp_add_sub0_altpriority_encoder_nh8:altpriority_encoder28.data[1]
q[0] <= wire_altpriority_encoder27_w_lg_w_lg_zero1000w1001w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= altfp_add_sub0_altpriority_encoder_nh8:altpriority_encoder27.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|final|altfp_add_sub0:inst15|altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component|altfp_add_sub0_altpriority_encoder_cna:trailing_zeros_cnt|altfp_add_sub0_altpriority_encoder_i39:altpriority_encoder22|altfp_add_sub0_altpriority_encoder_v28:altpriority_encoder30|altfp_add_sub0_altpriority_encoder_qh8:altpriority_encoder31|altfp_add_sub0_altpriority_encoder_nh8:altpriority_encoder27
data[0] => zero.IN0
data[0] => q[0].DATAIN
data[1] => zero.IN1
q[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|final|altfp_add_sub0:inst15|altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component|altfp_add_sub0_altpriority_encoder_cna:trailing_zeros_cnt|altfp_add_sub0_altpriority_encoder_i39:altpriority_encoder22|altfp_add_sub0_altpriority_encoder_v28:altpriority_encoder30|altfp_add_sub0_altpriority_encoder_qh8:altpriority_encoder31|altfp_add_sub0_altpriority_encoder_nh8:altpriority_encoder28
data[0] => zero.IN0
data[0] => q[0].DATAIN
data[1] => zero.IN1
q[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|final|altfp_add_sub0:inst15|altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component|altfp_add_sub0_altpriority_encoder_cna:trailing_zeros_cnt|altfp_add_sub0_altpriority_encoder_i39:altpriority_encoder22|altfp_add_sub0_altpriority_encoder_v28:altpriority_encoder30|altfp_add_sub0_altpriority_encoder_q28:altpriority_encoder32
data[0] => altfp_add_sub0_altpriority_encoder_nh8:altpriority_encoder33.data[0]
data[1] => altfp_add_sub0_altpriority_encoder_nh8:altpriority_encoder33.data[1]
data[2] => altfp_add_sub0_altpriority_encoder_n28:altpriority_encoder34.data[0]
data[3] => altfp_add_sub0_altpriority_encoder_n28:altpriority_encoder34.data[1]
q[0] <= wire_altpriority_encoder33_w_lg_w_lg_zero1035w1036w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= altfp_add_sub0_altpriority_encoder_nh8:altpriority_encoder33.zero


|final|altfp_add_sub0:inst15|altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component|altfp_add_sub0_altpriority_encoder_cna:trailing_zeros_cnt|altfp_add_sub0_altpriority_encoder_i39:altpriority_encoder22|altfp_add_sub0_altpriority_encoder_v28:altpriority_encoder30|altfp_add_sub0_altpriority_encoder_q28:altpriority_encoder32|altfp_add_sub0_altpriority_encoder_nh8:altpriority_encoder33
data[0] => zero.IN0
data[0] => q[0].DATAIN
data[1] => zero.IN1
q[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|final|altfp_add_sub0:inst15|altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component|altfp_add_sub0_altpriority_encoder_cna:trailing_zeros_cnt|altfp_add_sub0_altpriority_encoder_i39:altpriority_encoder22|altfp_add_sub0_altpriority_encoder_v28:altpriority_encoder30|altfp_add_sub0_altpriority_encoder_q28:altpriority_encoder32|altfp_add_sub0_altpriority_encoder_n28:altpriority_encoder34
data[0] => q[0].DATAIN
data[1] => ~NO_FANOUT~
q[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE


|final|altfp_add_sub0:inst15|altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component|lpm_add_sub:add_sub1
dataa[0] => add_sub_3mj:auto_generated.dataa[0]
dataa[1] => add_sub_3mj:auto_generated.dataa[1]
dataa[2] => add_sub_3mj:auto_generated.dataa[2]
dataa[3] => add_sub_3mj:auto_generated.dataa[3]
dataa[4] => add_sub_3mj:auto_generated.dataa[4]
dataa[5] => add_sub_3mj:auto_generated.dataa[5]
dataa[6] => add_sub_3mj:auto_generated.dataa[6]
dataa[7] => add_sub_3mj:auto_generated.dataa[7]
dataa[8] => add_sub_3mj:auto_generated.dataa[8]
datab[0] => add_sub_3mj:auto_generated.datab[0]
datab[1] => add_sub_3mj:auto_generated.datab[1]
datab[2] => add_sub_3mj:auto_generated.datab[2]
datab[3] => add_sub_3mj:auto_generated.datab[3]
datab[4] => add_sub_3mj:auto_generated.datab[4]
datab[5] => add_sub_3mj:auto_generated.datab[5]
datab[6] => add_sub_3mj:auto_generated.datab[6]
datab[7] => add_sub_3mj:auto_generated.datab[7]
datab[8] => add_sub_3mj:auto_generated.datab[8]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => add_sub_3mj:auto_generated.clock
aclr => add_sub_3mj:auto_generated.aclr
clken => add_sub_3mj:auto_generated.clken
result[0] <= add_sub_3mj:auto_generated.result[0]
result[1] <= add_sub_3mj:auto_generated.result[1]
result[2] <= add_sub_3mj:auto_generated.result[2]
result[3] <= add_sub_3mj:auto_generated.result[3]
result[4] <= add_sub_3mj:auto_generated.result[4]
result[5] <= add_sub_3mj:auto_generated.result[5]
result[6] <= add_sub_3mj:auto_generated.result[6]
result[7] <= add_sub_3mj:auto_generated.result[7]
result[8] <= add_sub_3mj:auto_generated.result[8]
cout <= <GND>
overflow <= <GND>


|final|altfp_add_sub0:inst15|altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component|lpm_add_sub:add_sub1|add_sub_3mj:auto_generated
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
clock => lcell_ffa[8].CLK
clock => lcell_ffa[7].CLK
clock => lcell_ffa[6].CLK
clock => lcell_ffa[5].CLK
clock => lcell_ffa[4].CLK
clock => lcell_ffa[3].CLK
clock => lcell_ffa[2].CLK
clock => lcell_ffa[1].CLK
clock => lcell_ffa[0].CLK
dataa[0] => add_sub_cella[0].DATAA
dataa[1] => add_sub_cella[1].DATAA
dataa[2] => add_sub_cella[2].DATAA
dataa[3] => add_sub_cella[3].DATAA
dataa[4] => add_sub_cella[4].DATAA
dataa[5] => add_sub_cella[5].DATAA
dataa[6] => add_sub_cella[6].DATAA
dataa[7] => add_sub_cella[7].DATAA
dataa[8] => add_sub_cella[8].DATAA
datab[0] => add_sub_cella[0].DATAB
datab[1] => add_sub_cella[1].DATAB
datab[2] => add_sub_cella[2].DATAB
datab[3] => add_sub_cella[3].DATAB
datab[4] => add_sub_cella[4].DATAB
datab[5] => add_sub_cella[5].DATAB
datab[6] => add_sub_cella[6].DATAB
datab[7] => add_sub_cella[7].DATAB
datab[8] => add_sub_cella[8].DATAB
result[0] <= lcell_ffa[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= lcell_ffa[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= lcell_ffa[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= lcell_ffa[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= lcell_ffa[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= lcell_ffa[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= lcell_ffa[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= lcell_ffa[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= lcell_ffa[8].DB_MAX_OUTPUT_PORT_TYPE


|final|altfp_add_sub0:inst15|altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component|lpm_add_sub:add_sub2
dataa[0] => add_sub_3mj:auto_generated.dataa[0]
dataa[1] => add_sub_3mj:auto_generated.dataa[1]
dataa[2] => add_sub_3mj:auto_generated.dataa[2]
dataa[3] => add_sub_3mj:auto_generated.dataa[3]
dataa[4] => add_sub_3mj:auto_generated.dataa[4]
dataa[5] => add_sub_3mj:auto_generated.dataa[5]
dataa[6] => add_sub_3mj:auto_generated.dataa[6]
dataa[7] => add_sub_3mj:auto_generated.dataa[7]
dataa[8] => add_sub_3mj:auto_generated.dataa[8]
datab[0] => add_sub_3mj:auto_generated.datab[0]
datab[1] => add_sub_3mj:auto_generated.datab[1]
datab[2] => add_sub_3mj:auto_generated.datab[2]
datab[3] => add_sub_3mj:auto_generated.datab[3]
datab[4] => add_sub_3mj:auto_generated.datab[4]
datab[5] => add_sub_3mj:auto_generated.datab[5]
datab[6] => add_sub_3mj:auto_generated.datab[6]
datab[7] => add_sub_3mj:auto_generated.datab[7]
datab[8] => add_sub_3mj:auto_generated.datab[8]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => add_sub_3mj:auto_generated.clock
aclr => add_sub_3mj:auto_generated.aclr
clken => add_sub_3mj:auto_generated.clken
result[0] <= add_sub_3mj:auto_generated.result[0]
result[1] <= add_sub_3mj:auto_generated.result[1]
result[2] <= add_sub_3mj:auto_generated.result[2]
result[3] <= add_sub_3mj:auto_generated.result[3]
result[4] <= add_sub_3mj:auto_generated.result[4]
result[5] <= add_sub_3mj:auto_generated.result[5]
result[6] <= add_sub_3mj:auto_generated.result[6]
result[7] <= add_sub_3mj:auto_generated.result[7]
result[8] <= add_sub_3mj:auto_generated.result[8]
cout <= <GND>
overflow <= <GND>


|final|altfp_add_sub0:inst15|altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component|lpm_add_sub:add_sub2|add_sub_3mj:auto_generated
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
clock => lcell_ffa[8].CLK
clock => lcell_ffa[7].CLK
clock => lcell_ffa[6].CLK
clock => lcell_ffa[5].CLK
clock => lcell_ffa[4].CLK
clock => lcell_ffa[3].CLK
clock => lcell_ffa[2].CLK
clock => lcell_ffa[1].CLK
clock => lcell_ffa[0].CLK
dataa[0] => add_sub_cella[0].DATAA
dataa[1] => add_sub_cella[1].DATAA
dataa[2] => add_sub_cella[2].DATAA
dataa[3] => add_sub_cella[3].DATAA
dataa[4] => add_sub_cella[4].DATAA
dataa[5] => add_sub_cella[5].DATAA
dataa[6] => add_sub_cella[6].DATAA
dataa[7] => add_sub_cella[7].DATAA
dataa[8] => add_sub_cella[8].DATAA
datab[0] => add_sub_cella[0].DATAB
datab[1] => add_sub_cella[1].DATAB
datab[2] => add_sub_cella[2].DATAB
datab[3] => add_sub_cella[3].DATAB
datab[4] => add_sub_cella[4].DATAB
datab[5] => add_sub_cella[5].DATAB
datab[6] => add_sub_cella[6].DATAB
datab[7] => add_sub_cella[7].DATAB
datab[8] => add_sub_cella[8].DATAB
result[0] <= lcell_ffa[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= lcell_ffa[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= lcell_ffa[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= lcell_ffa[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= lcell_ffa[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= lcell_ffa[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= lcell_ffa[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= lcell_ffa[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= lcell_ffa[8].DB_MAX_OUTPUT_PORT_TYPE


|final|altfp_add_sub0:inst15|altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component|lpm_add_sub:add_sub3
dataa[0] => add_sub_08g:auto_generated.dataa[0]
dataa[1] => add_sub_08g:auto_generated.dataa[1]
dataa[2] => add_sub_08g:auto_generated.dataa[2]
dataa[3] => add_sub_08g:auto_generated.dataa[3]
dataa[4] => add_sub_08g:auto_generated.dataa[4]
dataa[5] => add_sub_08g:auto_generated.dataa[5]
datab[0] => add_sub_08g:auto_generated.datab[0]
datab[1] => add_sub_08g:auto_generated.datab[1]
datab[2] => add_sub_08g:auto_generated.datab[2]
datab[3] => add_sub_08g:auto_generated.datab[3]
datab[4] => add_sub_08g:auto_generated.datab[4]
datab[5] => add_sub_08g:auto_generated.datab[5]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_08g:auto_generated.result[0]
result[1] <= add_sub_08g:auto_generated.result[1]
result[2] <= add_sub_08g:auto_generated.result[2]
result[3] <= add_sub_08g:auto_generated.result[3]
result[4] <= add_sub_08g:auto_generated.result[4]
result[5] <= add_sub_08g:auto_generated.result[5]
cout <= <GND>
overflow <= <GND>


|final|altfp_add_sub0:inst15|altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component|lpm_add_sub:add_sub3|add_sub_08g:auto_generated
dataa[0] => op_1.IN11
dataa[1] => op_1.IN9
dataa[2] => op_1.IN7
dataa[3] => op_1.IN5
dataa[4] => op_1.IN3
dataa[5] => op_1.IN1
datab[0] => op_1.IN12
datab[1] => op_1.IN10
datab[2] => op_1.IN8
datab[3] => op_1.IN6
datab[4] => op_1.IN4
datab[5] => op_1.IN2
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|final|altfp_add_sub0:inst15|altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component|lpm_add_sub:add_sub4
dataa[0] => add_sub_27g:auto_generated.dataa[0]
dataa[1] => add_sub_27g:auto_generated.dataa[1]
dataa[2] => add_sub_27g:auto_generated.dataa[2]
dataa[3] => add_sub_27g:auto_generated.dataa[3]
dataa[4] => add_sub_27g:auto_generated.dataa[4]
dataa[5] => add_sub_27g:auto_generated.dataa[5]
dataa[6] => add_sub_27g:auto_generated.dataa[6]
dataa[7] => add_sub_27g:auto_generated.dataa[7]
dataa[8] => add_sub_27g:auto_generated.dataa[8]
datab[0] => add_sub_27g:auto_generated.datab[0]
datab[1] => add_sub_27g:auto_generated.datab[1]
datab[2] => add_sub_27g:auto_generated.datab[2]
datab[3] => add_sub_27g:auto_generated.datab[3]
datab[4] => add_sub_27g:auto_generated.datab[4]
datab[5] => add_sub_27g:auto_generated.datab[5]
datab[6] => add_sub_27g:auto_generated.datab[6]
datab[7] => add_sub_27g:auto_generated.datab[7]
datab[8] => add_sub_27g:auto_generated.datab[8]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_27g:auto_generated.result[0]
result[1] <= add_sub_27g:auto_generated.result[1]
result[2] <= add_sub_27g:auto_generated.result[2]
result[3] <= add_sub_27g:auto_generated.result[3]
result[4] <= add_sub_27g:auto_generated.result[4]
result[5] <= add_sub_27g:auto_generated.result[5]
result[6] <= add_sub_27g:auto_generated.result[6]
result[7] <= add_sub_27g:auto_generated.result[7]
result[8] <= add_sub_27g:auto_generated.result[8]
cout <= <GND>
overflow <= <GND>


|final|altfp_add_sub0:inst15|altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component|lpm_add_sub:add_sub4|add_sub_27g:auto_generated
dataa[0] => op_1.IN16
dataa[1] => op_1.IN14
dataa[2] => op_1.IN12
dataa[3] => op_1.IN10
dataa[4] => op_1.IN8
dataa[5] => op_1.IN6
dataa[6] => op_1.IN4
dataa[7] => op_1.IN2
dataa[8] => op_1.IN0
datab[0] => op_1.IN17
datab[1] => op_1.IN15
datab[2] => op_1.IN13
datab[3] => op_1.IN11
datab[4] => op_1.IN9
datab[5] => op_1.IN7
datab[6] => op_1.IN5
datab[7] => op_1.IN3
datab[8] => op_1.IN1
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|final|altfp_add_sub0:inst15|altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component|lpm_add_sub:add_sub5
dataa[0] => add_sub_2lj:auto_generated.dataa[0]
dataa[1] => add_sub_2lj:auto_generated.dataa[1]
dataa[2] => add_sub_2lj:auto_generated.dataa[2]
dataa[3] => add_sub_2lj:auto_generated.dataa[3]
dataa[4] => add_sub_2lj:auto_generated.dataa[4]
dataa[5] => add_sub_2lj:auto_generated.dataa[5]
dataa[6] => add_sub_2lj:auto_generated.dataa[6]
dataa[7] => add_sub_2lj:auto_generated.dataa[7]
dataa[8] => add_sub_2lj:auto_generated.dataa[8]
datab[0] => add_sub_2lj:auto_generated.datab[0]
datab[1] => add_sub_2lj:auto_generated.datab[1]
datab[2] => add_sub_2lj:auto_generated.datab[2]
datab[3] => add_sub_2lj:auto_generated.datab[3]
datab[4] => add_sub_2lj:auto_generated.datab[4]
datab[5] => add_sub_2lj:auto_generated.datab[5]
datab[6] => add_sub_2lj:auto_generated.datab[6]
datab[7] => add_sub_2lj:auto_generated.datab[7]
datab[8] => add_sub_2lj:auto_generated.datab[8]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => add_sub_2lj:auto_generated.clock
aclr => add_sub_2lj:auto_generated.aclr
clken => add_sub_2lj:auto_generated.clken
result[0] <= add_sub_2lj:auto_generated.result[0]
result[1] <= add_sub_2lj:auto_generated.result[1]
result[2] <= add_sub_2lj:auto_generated.result[2]
result[3] <= add_sub_2lj:auto_generated.result[3]
result[4] <= add_sub_2lj:auto_generated.result[4]
result[5] <= add_sub_2lj:auto_generated.result[5]
result[6] <= add_sub_2lj:auto_generated.result[6]
result[7] <= add_sub_2lj:auto_generated.result[7]
result[8] <= add_sub_2lj:auto_generated.result[8]
cout <= <GND>
overflow <= <GND>


|final|altfp_add_sub0:inst15|altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component|lpm_add_sub:add_sub5|add_sub_2lj:auto_generated
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
clock => lcell_ffa[8].CLK
clock => lcell_ffa[7].CLK
clock => lcell_ffa[6].CLK
clock => lcell_ffa[5].CLK
clock => lcell_ffa[4].CLK
clock => lcell_ffa[3].CLK
clock => lcell_ffa[2].CLK
clock => lcell_ffa[1].CLK
clock => lcell_ffa[0].CLK
dataa[0] => add_sub_cella[0].DATAA
dataa[1] => add_sub_cella[1].DATAA
dataa[2] => add_sub_cella[2].DATAA
dataa[3] => add_sub_cella[3].DATAA
dataa[4] => add_sub_cella[4].DATAA
dataa[5] => add_sub_cella[5].DATAA
dataa[6] => add_sub_cella[6].DATAA
dataa[7] => add_sub_cella[7].DATAA
dataa[8] => add_sub_cella[8].DATAA
datab[0] => add_sub_cella[0].DATAB
datab[1] => add_sub_cella[1].DATAB
datab[2] => add_sub_cella[2].DATAB
datab[3] => add_sub_cella[3].DATAB
datab[4] => add_sub_cella[4].DATAB
datab[5] => add_sub_cella[5].DATAB
datab[6] => add_sub_cella[6].DATAB
datab[7] => add_sub_cella[7].DATAB
datab[8] => add_sub_cella[8].DATAB
result[0] <= lcell_ffa[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= lcell_ffa[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= lcell_ffa[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= lcell_ffa[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= lcell_ffa[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= lcell_ffa[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= lcell_ffa[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= lcell_ffa[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= lcell_ffa[8].DB_MAX_OUTPUT_PORT_TYPE


|final|altfp_add_sub0:inst15|altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component|lpm_add_sub:add_sub6
dataa[0] => add_sub_27g:auto_generated.dataa[0]
dataa[1] => add_sub_27g:auto_generated.dataa[1]
dataa[2] => add_sub_27g:auto_generated.dataa[2]
dataa[3] => add_sub_27g:auto_generated.dataa[3]
dataa[4] => add_sub_27g:auto_generated.dataa[4]
dataa[5] => add_sub_27g:auto_generated.dataa[5]
dataa[6] => add_sub_27g:auto_generated.dataa[6]
dataa[7] => add_sub_27g:auto_generated.dataa[7]
dataa[8] => add_sub_27g:auto_generated.dataa[8]
datab[0] => add_sub_27g:auto_generated.datab[0]
datab[1] => add_sub_27g:auto_generated.datab[1]
datab[2] => add_sub_27g:auto_generated.datab[2]
datab[3] => add_sub_27g:auto_generated.datab[3]
datab[4] => add_sub_27g:auto_generated.datab[4]
datab[5] => add_sub_27g:auto_generated.datab[5]
datab[6] => add_sub_27g:auto_generated.datab[6]
datab[7] => add_sub_27g:auto_generated.datab[7]
datab[8] => add_sub_27g:auto_generated.datab[8]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_27g:auto_generated.result[0]
result[1] <= add_sub_27g:auto_generated.result[1]
result[2] <= add_sub_27g:auto_generated.result[2]
result[3] <= add_sub_27g:auto_generated.result[3]
result[4] <= add_sub_27g:auto_generated.result[4]
result[5] <= add_sub_27g:auto_generated.result[5]
result[6] <= add_sub_27g:auto_generated.result[6]
result[7] <= add_sub_27g:auto_generated.result[7]
result[8] <= add_sub_27g:auto_generated.result[8]
cout <= <GND>
overflow <= <GND>


|final|altfp_add_sub0:inst15|altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component|lpm_add_sub:add_sub6|add_sub_27g:auto_generated
dataa[0] => op_1.IN16
dataa[1] => op_1.IN14
dataa[2] => op_1.IN12
dataa[3] => op_1.IN10
dataa[4] => op_1.IN8
dataa[5] => op_1.IN6
dataa[6] => op_1.IN4
dataa[7] => op_1.IN2
dataa[8] => op_1.IN0
datab[0] => op_1.IN17
datab[1] => op_1.IN15
datab[2] => op_1.IN13
datab[3] => op_1.IN11
datab[4] => op_1.IN9
datab[5] => op_1.IN7
datab[6] => op_1.IN5
datab[7] => op_1.IN3
datab[8] => op_1.IN1
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|final|altfp_add_sub0:inst15|altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component|lpm_add_sub:man_2comp_res_lower
dataa[0] => add_sub_ill:auto_generated.dataa[0]
dataa[1] => add_sub_ill:auto_generated.dataa[1]
dataa[2] => add_sub_ill:auto_generated.dataa[2]
dataa[3] => add_sub_ill:auto_generated.dataa[3]
dataa[4] => add_sub_ill:auto_generated.dataa[4]
dataa[5] => add_sub_ill:auto_generated.dataa[5]
dataa[6] => add_sub_ill:auto_generated.dataa[6]
dataa[7] => add_sub_ill:auto_generated.dataa[7]
dataa[8] => add_sub_ill:auto_generated.dataa[8]
dataa[9] => add_sub_ill:auto_generated.dataa[9]
dataa[10] => add_sub_ill:auto_generated.dataa[10]
dataa[11] => add_sub_ill:auto_generated.dataa[11]
dataa[12] => add_sub_ill:auto_generated.dataa[12]
dataa[13] => add_sub_ill:auto_generated.dataa[13]
datab[0] => add_sub_ill:auto_generated.datab[0]
datab[1] => add_sub_ill:auto_generated.datab[1]
datab[2] => add_sub_ill:auto_generated.datab[2]
datab[3] => add_sub_ill:auto_generated.datab[3]
datab[4] => add_sub_ill:auto_generated.datab[4]
datab[5] => add_sub_ill:auto_generated.datab[5]
datab[6] => add_sub_ill:auto_generated.datab[6]
datab[7] => add_sub_ill:auto_generated.datab[7]
datab[8] => add_sub_ill:auto_generated.datab[8]
datab[9] => add_sub_ill:auto_generated.datab[9]
datab[10] => add_sub_ill:auto_generated.datab[10]
datab[11] => add_sub_ill:auto_generated.datab[11]
datab[12] => add_sub_ill:auto_generated.datab[12]
datab[13] => add_sub_ill:auto_generated.datab[13]
cin => add_sub_ill:auto_generated.cin
add_sub => add_sub_ill:auto_generated.add_sub
clock => add_sub_ill:auto_generated.clock
aclr => add_sub_ill:auto_generated.aclr
clken => add_sub_ill:auto_generated.clken
result[0] <= add_sub_ill:auto_generated.result[0]
result[1] <= add_sub_ill:auto_generated.result[1]
result[2] <= add_sub_ill:auto_generated.result[2]
result[3] <= add_sub_ill:auto_generated.result[3]
result[4] <= add_sub_ill:auto_generated.result[4]
result[5] <= add_sub_ill:auto_generated.result[5]
result[6] <= add_sub_ill:auto_generated.result[6]
result[7] <= add_sub_ill:auto_generated.result[7]
result[8] <= add_sub_ill:auto_generated.result[8]
result[9] <= add_sub_ill:auto_generated.result[9]
result[10] <= add_sub_ill:auto_generated.result[10]
result[11] <= add_sub_ill:auto_generated.result[11]
result[12] <= add_sub_ill:auto_generated.result[12]
result[13] <= add_sub_ill:auto_generated.result[13]
cout <= add_sub_ill:auto_generated.cout
overflow <= <GND>


|final|altfp_add_sub0:inst15|altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component|lpm_add_sub:man_2comp_res_lower|add_sub_ill:auto_generated
aclr => ~NO_FANOUT~
add_sub => add_sub_cella[7].IN0
add_sub => _.IN0
add_sub => add_sub_regra[0].IN0
cin => add_sub_cella[0].CIN
clken => ~NO_FANOUT~
clock => add_sub_cell_ffa[13].CLK
clock => add_sub_cell_ffa[12].CLK
clock => add_sub_cell_ffa[11].CLK
clock => add_sub_cell_ffa[10].CLK
clock => add_sub_cell_ffa[9].CLK
clock => add_sub_cell_ffa[8].CLK
clock => add_sub_cell_ffa[7].CLK
clock => add_sub_cell_ffa[6].CLK
clock => add_sub_cell_ffa[5].CLK
clock => add_sub_cell_ffa[4].CLK
clock => add_sub_cell_ffa[3].CLK
clock => add_sub_cell_ffa[2].CLK
clock => add_sub_cell_ffa[1].CLK
clock => add_sub_cell_ffa[0].CLK
clock => add_sub_regra[0].CLK
clock => cout_sum_regra[1].CLK
clock => cout_sum_regra[0].CLK
clock => inter_regrs_cin_ffa[0].CLK
clock => pad_cell_ffa[13].CLK
clock => pad_cell_ffa[12].CLK
clock => pad_cell_ffa[11].CLK
clock => pad_cell_ffa[10].CLK
clock => pad_cell_ffa[9].CLK
clock => pad_cell_ffa[8].CLK
clock => pad_cell_ffa[7].CLK
clock => pad_cell_ffa[6].CLK
clock => pad_cell_ffa[5].CLK
clock => pad_cell_ffa[4].CLK
clock => pad_cell_ffa[3].CLK
clock => pad_cell_ffa[2].CLK
clock => pad_cell_ffa[1].CLK
clock => pad_cell_ffa[0].CLK
cout <= cout_sum_regra[1].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => add_sub_cella[0].DATAA
dataa[1] => add_sub_cella[1].DATAA
dataa[2] => add_sub_cella[2].DATAA
dataa[3] => add_sub_cella[3].DATAA
dataa[4] => add_sub_cella[4].DATAA
dataa[5] => add_sub_cella[5].DATAA
dataa[6] => add_sub_cella[6].DATAA
dataa[7] => add_sub_cella[7].DATAA
dataa[8] => add_sub_cella[8].DATAA
dataa[9] => add_sub_cella[9].DATAA
dataa[10] => add_sub_cella[10].DATAA
dataa[11] => add_sub_cella[11].DATAA
dataa[12] => add_sub_cella[12].DATAA
dataa[13] => add_sub_cella[13].DATAA
datab[0] => add_sub_cella[0].IN0
datab[1] => add_sub_cella[1].IN0
datab[2] => add_sub_cella[2].IN0
datab[3] => add_sub_cella[3].IN0
datab[4] => add_sub_cella[4].IN0
datab[5] => add_sub_cella[5].IN0
datab[6] => add_sub_cella[6].IN0
datab[7] => add_sub_cella[7].IN0
datab[8] => add_sub_cella[8].IN0
datab[9] => add_sub_cella[9].IN0
datab[10] => add_sub_cella[10].IN0
datab[11] => add_sub_cella[11].IN0
datab[12] => add_sub_cella[12].IN0
datab[13] => add_sub_cella[13].IN0
result[0] <= pad_cell_ffa[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pad_cell_ffa[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pad_cell_ffa[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pad_cell_ffa[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pad_cell_ffa[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pad_cell_ffa[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pad_cell_ffa[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pad_cell_ffa[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pad_cell_ffa[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pad_cell_ffa[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= pad_cell_ffa[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= pad_cell_ffa[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= pad_cell_ffa[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= pad_cell_ffa[13].DB_MAX_OUTPUT_PORT_TYPE


|final|altfp_add_sub0:inst15|altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component|lpm_add_sub:man_2comp_res_upper0
dataa[0] => add_sub_n6l:auto_generated.dataa[0]
dataa[1] => add_sub_n6l:auto_generated.dataa[1]
dataa[2] => add_sub_n6l:auto_generated.dataa[2]
dataa[3] => add_sub_n6l:auto_generated.dataa[3]
dataa[4] => add_sub_n6l:auto_generated.dataa[4]
dataa[5] => add_sub_n6l:auto_generated.dataa[5]
dataa[6] => add_sub_n6l:auto_generated.dataa[6]
dataa[7] => add_sub_n6l:auto_generated.dataa[7]
dataa[8] => add_sub_n6l:auto_generated.dataa[8]
dataa[9] => add_sub_n6l:auto_generated.dataa[9]
dataa[10] => add_sub_n6l:auto_generated.dataa[10]
dataa[11] => add_sub_n6l:auto_generated.dataa[11]
dataa[12] => add_sub_n6l:auto_generated.dataa[12]
dataa[13] => add_sub_n6l:auto_generated.dataa[13]
datab[0] => add_sub_n6l:auto_generated.datab[0]
datab[1] => add_sub_n6l:auto_generated.datab[1]
datab[2] => add_sub_n6l:auto_generated.datab[2]
datab[3] => add_sub_n6l:auto_generated.datab[3]
datab[4] => add_sub_n6l:auto_generated.datab[4]
datab[5] => add_sub_n6l:auto_generated.datab[5]
datab[6] => add_sub_n6l:auto_generated.datab[6]
datab[7] => add_sub_n6l:auto_generated.datab[7]
datab[8] => add_sub_n6l:auto_generated.datab[8]
datab[9] => add_sub_n6l:auto_generated.datab[9]
datab[10] => add_sub_n6l:auto_generated.datab[10]
datab[11] => add_sub_n6l:auto_generated.datab[11]
datab[12] => add_sub_n6l:auto_generated.datab[12]
datab[13] => add_sub_n6l:auto_generated.datab[13]
cin => add_sub_n6l:auto_generated.cin
add_sub => add_sub_n6l:auto_generated.add_sub
clock => add_sub_n6l:auto_generated.clock
aclr => add_sub_n6l:auto_generated.aclr
clken => add_sub_n6l:auto_generated.clken
result[0] <= add_sub_n6l:auto_generated.result[0]
result[1] <= add_sub_n6l:auto_generated.result[1]
result[2] <= add_sub_n6l:auto_generated.result[2]
result[3] <= add_sub_n6l:auto_generated.result[3]
result[4] <= add_sub_n6l:auto_generated.result[4]
result[5] <= add_sub_n6l:auto_generated.result[5]
result[6] <= add_sub_n6l:auto_generated.result[6]
result[7] <= add_sub_n6l:auto_generated.result[7]
result[8] <= add_sub_n6l:auto_generated.result[8]
result[9] <= add_sub_n6l:auto_generated.result[9]
result[10] <= add_sub_n6l:auto_generated.result[10]
result[11] <= add_sub_n6l:auto_generated.result[11]
result[12] <= add_sub_n6l:auto_generated.result[12]
result[13] <= add_sub_n6l:auto_generated.result[13]
cout <= <GND>
overflow <= <GND>


|final|altfp_add_sub0:inst15|altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component|lpm_add_sub:man_2comp_res_upper0|add_sub_n6l:auto_generated
aclr => ~NO_FANOUT~
add_sub => add_sub_cella[7].IN0
add_sub => _.IN0
add_sub => add_sub_regra[0].IN0
cin => add_sub_cella[0].CIN
clken => ~NO_FANOUT~
clock => add_sub_cell_ffa[13].CLK
clock => add_sub_cell_ffa[12].CLK
clock => add_sub_cell_ffa[11].CLK
clock => add_sub_cell_ffa[10].CLK
clock => add_sub_cell_ffa[9].CLK
clock => add_sub_cell_ffa[8].CLK
clock => add_sub_cell_ffa[7].CLK
clock => add_sub_cell_ffa[6].CLK
clock => add_sub_cell_ffa[5].CLK
clock => add_sub_cell_ffa[4].CLK
clock => add_sub_cell_ffa[3].CLK
clock => add_sub_cell_ffa[2].CLK
clock => add_sub_cell_ffa[1].CLK
clock => add_sub_cell_ffa[0].CLK
clock => add_sub_regra[0].CLK
clock => inter_regrs_cin_ffa[0].CLK
clock => pad_cell_ffa[13].CLK
clock => pad_cell_ffa[12].CLK
clock => pad_cell_ffa[11].CLK
clock => pad_cell_ffa[10].CLK
clock => pad_cell_ffa[9].CLK
clock => pad_cell_ffa[8].CLK
clock => pad_cell_ffa[7].CLK
clock => pad_cell_ffa[6].CLK
clock => pad_cell_ffa[5].CLK
clock => pad_cell_ffa[4].CLK
clock => pad_cell_ffa[3].CLK
clock => pad_cell_ffa[2].CLK
clock => pad_cell_ffa[1].CLK
clock => pad_cell_ffa[0].CLK
dataa[0] => add_sub_cella[0].DATAA
dataa[1] => add_sub_cella[1].DATAA
dataa[2] => add_sub_cella[2].DATAA
dataa[3] => add_sub_cella[3].DATAA
dataa[4] => add_sub_cella[4].DATAA
dataa[5] => add_sub_cella[5].DATAA
dataa[6] => add_sub_cella[6].DATAA
dataa[7] => add_sub_cella[7].DATAA
dataa[8] => add_sub_cella[8].DATAA
dataa[9] => add_sub_cella[9].DATAA
dataa[10] => add_sub_cella[10].DATAA
dataa[11] => add_sub_cella[11].DATAA
dataa[12] => add_sub_cella[12].DATAA
dataa[13] => add_sub_cella[13].DATAA
datab[0] => add_sub_cella[0].IN0
datab[1] => add_sub_cella[1].IN0
datab[2] => add_sub_cella[2].IN0
datab[3] => add_sub_cella[3].IN0
datab[4] => add_sub_cella[4].IN0
datab[5] => add_sub_cella[5].IN0
datab[6] => add_sub_cella[6].IN0
datab[7] => add_sub_cella[7].IN0
datab[8] => add_sub_cella[8].IN0
datab[9] => add_sub_cella[9].IN0
datab[10] => add_sub_cella[10].IN0
datab[11] => add_sub_cella[11].IN0
datab[12] => add_sub_cella[12].IN0
datab[13] => add_sub_cella[13].IN0
result[0] <= pad_cell_ffa[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pad_cell_ffa[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pad_cell_ffa[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pad_cell_ffa[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pad_cell_ffa[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pad_cell_ffa[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pad_cell_ffa[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pad_cell_ffa[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pad_cell_ffa[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pad_cell_ffa[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= pad_cell_ffa[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= pad_cell_ffa[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= pad_cell_ffa[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= pad_cell_ffa[13].DB_MAX_OUTPUT_PORT_TYPE


|final|altfp_add_sub0:inst15|altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component|lpm_add_sub:man_2comp_res_upper1
dataa[0] => add_sub_n6l:auto_generated.dataa[0]
dataa[1] => add_sub_n6l:auto_generated.dataa[1]
dataa[2] => add_sub_n6l:auto_generated.dataa[2]
dataa[3] => add_sub_n6l:auto_generated.dataa[3]
dataa[4] => add_sub_n6l:auto_generated.dataa[4]
dataa[5] => add_sub_n6l:auto_generated.dataa[5]
dataa[6] => add_sub_n6l:auto_generated.dataa[6]
dataa[7] => add_sub_n6l:auto_generated.dataa[7]
dataa[8] => add_sub_n6l:auto_generated.dataa[8]
dataa[9] => add_sub_n6l:auto_generated.dataa[9]
dataa[10] => add_sub_n6l:auto_generated.dataa[10]
dataa[11] => add_sub_n6l:auto_generated.dataa[11]
dataa[12] => add_sub_n6l:auto_generated.dataa[12]
dataa[13] => add_sub_n6l:auto_generated.dataa[13]
datab[0] => add_sub_n6l:auto_generated.datab[0]
datab[1] => add_sub_n6l:auto_generated.datab[1]
datab[2] => add_sub_n6l:auto_generated.datab[2]
datab[3] => add_sub_n6l:auto_generated.datab[3]
datab[4] => add_sub_n6l:auto_generated.datab[4]
datab[5] => add_sub_n6l:auto_generated.datab[5]
datab[6] => add_sub_n6l:auto_generated.datab[6]
datab[7] => add_sub_n6l:auto_generated.datab[7]
datab[8] => add_sub_n6l:auto_generated.datab[8]
datab[9] => add_sub_n6l:auto_generated.datab[9]
datab[10] => add_sub_n6l:auto_generated.datab[10]
datab[11] => add_sub_n6l:auto_generated.datab[11]
datab[12] => add_sub_n6l:auto_generated.datab[12]
datab[13] => add_sub_n6l:auto_generated.datab[13]
cin => add_sub_n6l:auto_generated.cin
add_sub => add_sub_n6l:auto_generated.add_sub
clock => add_sub_n6l:auto_generated.clock
aclr => add_sub_n6l:auto_generated.aclr
clken => add_sub_n6l:auto_generated.clken
result[0] <= add_sub_n6l:auto_generated.result[0]
result[1] <= add_sub_n6l:auto_generated.result[1]
result[2] <= add_sub_n6l:auto_generated.result[2]
result[3] <= add_sub_n6l:auto_generated.result[3]
result[4] <= add_sub_n6l:auto_generated.result[4]
result[5] <= add_sub_n6l:auto_generated.result[5]
result[6] <= add_sub_n6l:auto_generated.result[6]
result[7] <= add_sub_n6l:auto_generated.result[7]
result[8] <= add_sub_n6l:auto_generated.result[8]
result[9] <= add_sub_n6l:auto_generated.result[9]
result[10] <= add_sub_n6l:auto_generated.result[10]
result[11] <= add_sub_n6l:auto_generated.result[11]
result[12] <= add_sub_n6l:auto_generated.result[12]
result[13] <= add_sub_n6l:auto_generated.result[13]
cout <= <GND>
overflow <= <GND>


|final|altfp_add_sub0:inst15|altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component|lpm_add_sub:man_2comp_res_upper1|add_sub_n6l:auto_generated
aclr => ~NO_FANOUT~
add_sub => add_sub_cella[7].IN0
add_sub => _.IN0
add_sub => add_sub_regra[0].IN0
cin => add_sub_cella[0].CIN
clken => ~NO_FANOUT~
clock => add_sub_cell_ffa[13].CLK
clock => add_sub_cell_ffa[12].CLK
clock => add_sub_cell_ffa[11].CLK
clock => add_sub_cell_ffa[10].CLK
clock => add_sub_cell_ffa[9].CLK
clock => add_sub_cell_ffa[8].CLK
clock => add_sub_cell_ffa[7].CLK
clock => add_sub_cell_ffa[6].CLK
clock => add_sub_cell_ffa[5].CLK
clock => add_sub_cell_ffa[4].CLK
clock => add_sub_cell_ffa[3].CLK
clock => add_sub_cell_ffa[2].CLK
clock => add_sub_cell_ffa[1].CLK
clock => add_sub_cell_ffa[0].CLK
clock => add_sub_regra[0].CLK
clock => inter_regrs_cin_ffa[0].CLK
clock => pad_cell_ffa[13].CLK
clock => pad_cell_ffa[12].CLK
clock => pad_cell_ffa[11].CLK
clock => pad_cell_ffa[10].CLK
clock => pad_cell_ffa[9].CLK
clock => pad_cell_ffa[8].CLK
clock => pad_cell_ffa[7].CLK
clock => pad_cell_ffa[6].CLK
clock => pad_cell_ffa[5].CLK
clock => pad_cell_ffa[4].CLK
clock => pad_cell_ffa[3].CLK
clock => pad_cell_ffa[2].CLK
clock => pad_cell_ffa[1].CLK
clock => pad_cell_ffa[0].CLK
dataa[0] => add_sub_cella[0].DATAA
dataa[1] => add_sub_cella[1].DATAA
dataa[2] => add_sub_cella[2].DATAA
dataa[3] => add_sub_cella[3].DATAA
dataa[4] => add_sub_cella[4].DATAA
dataa[5] => add_sub_cella[5].DATAA
dataa[6] => add_sub_cella[6].DATAA
dataa[7] => add_sub_cella[7].DATAA
dataa[8] => add_sub_cella[8].DATAA
dataa[9] => add_sub_cella[9].DATAA
dataa[10] => add_sub_cella[10].DATAA
dataa[11] => add_sub_cella[11].DATAA
dataa[12] => add_sub_cella[12].DATAA
dataa[13] => add_sub_cella[13].DATAA
datab[0] => add_sub_cella[0].IN0
datab[1] => add_sub_cella[1].IN0
datab[2] => add_sub_cella[2].IN0
datab[3] => add_sub_cella[3].IN0
datab[4] => add_sub_cella[4].IN0
datab[5] => add_sub_cella[5].IN0
datab[6] => add_sub_cella[6].IN0
datab[7] => add_sub_cella[7].IN0
datab[8] => add_sub_cella[8].IN0
datab[9] => add_sub_cella[9].IN0
datab[10] => add_sub_cella[10].IN0
datab[11] => add_sub_cella[11].IN0
datab[12] => add_sub_cella[12].IN0
datab[13] => add_sub_cella[13].IN0
result[0] <= pad_cell_ffa[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pad_cell_ffa[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pad_cell_ffa[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pad_cell_ffa[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pad_cell_ffa[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pad_cell_ffa[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pad_cell_ffa[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pad_cell_ffa[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pad_cell_ffa[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pad_cell_ffa[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= pad_cell_ffa[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= pad_cell_ffa[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= pad_cell_ffa[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= pad_cell_ffa[13].DB_MAX_OUTPUT_PORT_TYPE


|final|altfp_add_sub0:inst15|altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component|lpm_add_sub:man_add_sub_lower
dataa[0] => add_sub_ill:auto_generated.dataa[0]
dataa[1] => add_sub_ill:auto_generated.dataa[1]
dataa[2] => add_sub_ill:auto_generated.dataa[2]
dataa[3] => add_sub_ill:auto_generated.dataa[3]
dataa[4] => add_sub_ill:auto_generated.dataa[4]
dataa[5] => add_sub_ill:auto_generated.dataa[5]
dataa[6] => add_sub_ill:auto_generated.dataa[6]
dataa[7] => add_sub_ill:auto_generated.dataa[7]
dataa[8] => add_sub_ill:auto_generated.dataa[8]
dataa[9] => add_sub_ill:auto_generated.dataa[9]
dataa[10] => add_sub_ill:auto_generated.dataa[10]
dataa[11] => add_sub_ill:auto_generated.dataa[11]
dataa[12] => add_sub_ill:auto_generated.dataa[12]
dataa[13] => add_sub_ill:auto_generated.dataa[13]
datab[0] => add_sub_ill:auto_generated.datab[0]
datab[1] => add_sub_ill:auto_generated.datab[1]
datab[2] => add_sub_ill:auto_generated.datab[2]
datab[3] => add_sub_ill:auto_generated.datab[3]
datab[4] => add_sub_ill:auto_generated.datab[4]
datab[5] => add_sub_ill:auto_generated.datab[5]
datab[6] => add_sub_ill:auto_generated.datab[6]
datab[7] => add_sub_ill:auto_generated.datab[7]
datab[8] => add_sub_ill:auto_generated.datab[8]
datab[9] => add_sub_ill:auto_generated.datab[9]
datab[10] => add_sub_ill:auto_generated.datab[10]
datab[11] => add_sub_ill:auto_generated.datab[11]
datab[12] => add_sub_ill:auto_generated.datab[12]
datab[13] => add_sub_ill:auto_generated.datab[13]
cin => add_sub_ill:auto_generated.cin
add_sub => add_sub_ill:auto_generated.add_sub
clock => add_sub_ill:auto_generated.clock
aclr => add_sub_ill:auto_generated.aclr
clken => add_sub_ill:auto_generated.clken
result[0] <= add_sub_ill:auto_generated.result[0]
result[1] <= add_sub_ill:auto_generated.result[1]
result[2] <= add_sub_ill:auto_generated.result[2]
result[3] <= add_sub_ill:auto_generated.result[3]
result[4] <= add_sub_ill:auto_generated.result[4]
result[5] <= add_sub_ill:auto_generated.result[5]
result[6] <= add_sub_ill:auto_generated.result[6]
result[7] <= add_sub_ill:auto_generated.result[7]
result[8] <= add_sub_ill:auto_generated.result[8]
result[9] <= add_sub_ill:auto_generated.result[9]
result[10] <= add_sub_ill:auto_generated.result[10]
result[11] <= add_sub_ill:auto_generated.result[11]
result[12] <= add_sub_ill:auto_generated.result[12]
result[13] <= add_sub_ill:auto_generated.result[13]
cout <= add_sub_ill:auto_generated.cout
overflow <= <GND>


|final|altfp_add_sub0:inst15|altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component|lpm_add_sub:man_add_sub_lower|add_sub_ill:auto_generated
aclr => ~NO_FANOUT~
add_sub => add_sub_cella[7].IN0
add_sub => _.IN0
add_sub => add_sub_regra[0].IN0
cin => add_sub_cella[0].CIN
clken => ~NO_FANOUT~
clock => add_sub_cell_ffa[13].CLK
clock => add_sub_cell_ffa[12].CLK
clock => add_sub_cell_ffa[11].CLK
clock => add_sub_cell_ffa[10].CLK
clock => add_sub_cell_ffa[9].CLK
clock => add_sub_cell_ffa[8].CLK
clock => add_sub_cell_ffa[7].CLK
clock => add_sub_cell_ffa[6].CLK
clock => add_sub_cell_ffa[5].CLK
clock => add_sub_cell_ffa[4].CLK
clock => add_sub_cell_ffa[3].CLK
clock => add_sub_cell_ffa[2].CLK
clock => add_sub_cell_ffa[1].CLK
clock => add_sub_cell_ffa[0].CLK
clock => add_sub_regra[0].CLK
clock => cout_sum_regra[1].CLK
clock => cout_sum_regra[0].CLK
clock => inter_regrs_cin_ffa[0].CLK
clock => pad_cell_ffa[13].CLK
clock => pad_cell_ffa[12].CLK
clock => pad_cell_ffa[11].CLK
clock => pad_cell_ffa[10].CLK
clock => pad_cell_ffa[9].CLK
clock => pad_cell_ffa[8].CLK
clock => pad_cell_ffa[7].CLK
clock => pad_cell_ffa[6].CLK
clock => pad_cell_ffa[5].CLK
clock => pad_cell_ffa[4].CLK
clock => pad_cell_ffa[3].CLK
clock => pad_cell_ffa[2].CLK
clock => pad_cell_ffa[1].CLK
clock => pad_cell_ffa[0].CLK
cout <= cout_sum_regra[1].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => add_sub_cella[0].DATAA
dataa[1] => add_sub_cella[1].DATAA
dataa[2] => add_sub_cella[2].DATAA
dataa[3] => add_sub_cella[3].DATAA
dataa[4] => add_sub_cella[4].DATAA
dataa[5] => add_sub_cella[5].DATAA
dataa[6] => add_sub_cella[6].DATAA
dataa[7] => add_sub_cella[7].DATAA
dataa[8] => add_sub_cella[8].DATAA
dataa[9] => add_sub_cella[9].DATAA
dataa[10] => add_sub_cella[10].DATAA
dataa[11] => add_sub_cella[11].DATAA
dataa[12] => add_sub_cella[12].DATAA
dataa[13] => add_sub_cella[13].DATAA
datab[0] => add_sub_cella[0].IN0
datab[1] => add_sub_cella[1].IN0
datab[2] => add_sub_cella[2].IN0
datab[3] => add_sub_cella[3].IN0
datab[4] => add_sub_cella[4].IN0
datab[5] => add_sub_cella[5].IN0
datab[6] => add_sub_cella[6].IN0
datab[7] => add_sub_cella[7].IN0
datab[8] => add_sub_cella[8].IN0
datab[9] => add_sub_cella[9].IN0
datab[10] => add_sub_cella[10].IN0
datab[11] => add_sub_cella[11].IN0
datab[12] => add_sub_cella[12].IN0
datab[13] => add_sub_cella[13].IN0
result[0] <= pad_cell_ffa[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pad_cell_ffa[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pad_cell_ffa[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pad_cell_ffa[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pad_cell_ffa[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pad_cell_ffa[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pad_cell_ffa[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pad_cell_ffa[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pad_cell_ffa[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pad_cell_ffa[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= pad_cell_ffa[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= pad_cell_ffa[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= pad_cell_ffa[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= pad_cell_ffa[13].DB_MAX_OUTPUT_PORT_TYPE


|final|altfp_add_sub0:inst15|altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component|lpm_add_sub:man_add_sub_upper0
dataa[0] => add_sub_n6l:auto_generated.dataa[0]
dataa[1] => add_sub_n6l:auto_generated.dataa[1]
dataa[2] => add_sub_n6l:auto_generated.dataa[2]
dataa[3] => add_sub_n6l:auto_generated.dataa[3]
dataa[4] => add_sub_n6l:auto_generated.dataa[4]
dataa[5] => add_sub_n6l:auto_generated.dataa[5]
dataa[6] => add_sub_n6l:auto_generated.dataa[6]
dataa[7] => add_sub_n6l:auto_generated.dataa[7]
dataa[8] => add_sub_n6l:auto_generated.dataa[8]
dataa[9] => add_sub_n6l:auto_generated.dataa[9]
dataa[10] => add_sub_n6l:auto_generated.dataa[10]
dataa[11] => add_sub_n6l:auto_generated.dataa[11]
dataa[12] => add_sub_n6l:auto_generated.dataa[12]
dataa[13] => add_sub_n6l:auto_generated.dataa[13]
datab[0] => add_sub_n6l:auto_generated.datab[0]
datab[1] => add_sub_n6l:auto_generated.datab[1]
datab[2] => add_sub_n6l:auto_generated.datab[2]
datab[3] => add_sub_n6l:auto_generated.datab[3]
datab[4] => add_sub_n6l:auto_generated.datab[4]
datab[5] => add_sub_n6l:auto_generated.datab[5]
datab[6] => add_sub_n6l:auto_generated.datab[6]
datab[7] => add_sub_n6l:auto_generated.datab[7]
datab[8] => add_sub_n6l:auto_generated.datab[8]
datab[9] => add_sub_n6l:auto_generated.datab[9]
datab[10] => add_sub_n6l:auto_generated.datab[10]
datab[11] => add_sub_n6l:auto_generated.datab[11]
datab[12] => add_sub_n6l:auto_generated.datab[12]
datab[13] => add_sub_n6l:auto_generated.datab[13]
cin => add_sub_n6l:auto_generated.cin
add_sub => add_sub_n6l:auto_generated.add_sub
clock => add_sub_n6l:auto_generated.clock
aclr => add_sub_n6l:auto_generated.aclr
clken => add_sub_n6l:auto_generated.clken
result[0] <= add_sub_n6l:auto_generated.result[0]
result[1] <= add_sub_n6l:auto_generated.result[1]
result[2] <= add_sub_n6l:auto_generated.result[2]
result[3] <= add_sub_n6l:auto_generated.result[3]
result[4] <= add_sub_n6l:auto_generated.result[4]
result[5] <= add_sub_n6l:auto_generated.result[5]
result[6] <= add_sub_n6l:auto_generated.result[6]
result[7] <= add_sub_n6l:auto_generated.result[7]
result[8] <= add_sub_n6l:auto_generated.result[8]
result[9] <= add_sub_n6l:auto_generated.result[9]
result[10] <= add_sub_n6l:auto_generated.result[10]
result[11] <= add_sub_n6l:auto_generated.result[11]
result[12] <= add_sub_n6l:auto_generated.result[12]
result[13] <= add_sub_n6l:auto_generated.result[13]
cout <= <GND>
overflow <= <GND>


|final|altfp_add_sub0:inst15|altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component|lpm_add_sub:man_add_sub_upper0|add_sub_n6l:auto_generated
aclr => ~NO_FANOUT~
add_sub => add_sub_cella[7].IN0
add_sub => _.IN0
add_sub => add_sub_regra[0].IN0
cin => add_sub_cella[0].CIN
clken => ~NO_FANOUT~
clock => add_sub_cell_ffa[13].CLK
clock => add_sub_cell_ffa[12].CLK
clock => add_sub_cell_ffa[11].CLK
clock => add_sub_cell_ffa[10].CLK
clock => add_sub_cell_ffa[9].CLK
clock => add_sub_cell_ffa[8].CLK
clock => add_sub_cell_ffa[7].CLK
clock => add_sub_cell_ffa[6].CLK
clock => add_sub_cell_ffa[5].CLK
clock => add_sub_cell_ffa[4].CLK
clock => add_sub_cell_ffa[3].CLK
clock => add_sub_cell_ffa[2].CLK
clock => add_sub_cell_ffa[1].CLK
clock => add_sub_cell_ffa[0].CLK
clock => add_sub_regra[0].CLK
clock => inter_regrs_cin_ffa[0].CLK
clock => pad_cell_ffa[13].CLK
clock => pad_cell_ffa[12].CLK
clock => pad_cell_ffa[11].CLK
clock => pad_cell_ffa[10].CLK
clock => pad_cell_ffa[9].CLK
clock => pad_cell_ffa[8].CLK
clock => pad_cell_ffa[7].CLK
clock => pad_cell_ffa[6].CLK
clock => pad_cell_ffa[5].CLK
clock => pad_cell_ffa[4].CLK
clock => pad_cell_ffa[3].CLK
clock => pad_cell_ffa[2].CLK
clock => pad_cell_ffa[1].CLK
clock => pad_cell_ffa[0].CLK
dataa[0] => add_sub_cella[0].DATAA
dataa[1] => add_sub_cella[1].DATAA
dataa[2] => add_sub_cella[2].DATAA
dataa[3] => add_sub_cella[3].DATAA
dataa[4] => add_sub_cella[4].DATAA
dataa[5] => add_sub_cella[5].DATAA
dataa[6] => add_sub_cella[6].DATAA
dataa[7] => add_sub_cella[7].DATAA
dataa[8] => add_sub_cella[8].DATAA
dataa[9] => add_sub_cella[9].DATAA
dataa[10] => add_sub_cella[10].DATAA
dataa[11] => add_sub_cella[11].DATAA
dataa[12] => add_sub_cella[12].DATAA
dataa[13] => add_sub_cella[13].DATAA
datab[0] => add_sub_cella[0].IN0
datab[1] => add_sub_cella[1].IN0
datab[2] => add_sub_cella[2].IN0
datab[3] => add_sub_cella[3].IN0
datab[4] => add_sub_cella[4].IN0
datab[5] => add_sub_cella[5].IN0
datab[6] => add_sub_cella[6].IN0
datab[7] => add_sub_cella[7].IN0
datab[8] => add_sub_cella[8].IN0
datab[9] => add_sub_cella[9].IN0
datab[10] => add_sub_cella[10].IN0
datab[11] => add_sub_cella[11].IN0
datab[12] => add_sub_cella[12].IN0
datab[13] => add_sub_cella[13].IN0
result[0] <= pad_cell_ffa[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pad_cell_ffa[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pad_cell_ffa[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pad_cell_ffa[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pad_cell_ffa[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pad_cell_ffa[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pad_cell_ffa[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pad_cell_ffa[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pad_cell_ffa[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pad_cell_ffa[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= pad_cell_ffa[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= pad_cell_ffa[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= pad_cell_ffa[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= pad_cell_ffa[13].DB_MAX_OUTPUT_PORT_TYPE


|final|altfp_add_sub0:inst15|altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component|lpm_add_sub:man_add_sub_upper1
dataa[0] => add_sub_n6l:auto_generated.dataa[0]
dataa[1] => add_sub_n6l:auto_generated.dataa[1]
dataa[2] => add_sub_n6l:auto_generated.dataa[2]
dataa[3] => add_sub_n6l:auto_generated.dataa[3]
dataa[4] => add_sub_n6l:auto_generated.dataa[4]
dataa[5] => add_sub_n6l:auto_generated.dataa[5]
dataa[6] => add_sub_n6l:auto_generated.dataa[6]
dataa[7] => add_sub_n6l:auto_generated.dataa[7]
dataa[8] => add_sub_n6l:auto_generated.dataa[8]
dataa[9] => add_sub_n6l:auto_generated.dataa[9]
dataa[10] => add_sub_n6l:auto_generated.dataa[10]
dataa[11] => add_sub_n6l:auto_generated.dataa[11]
dataa[12] => add_sub_n6l:auto_generated.dataa[12]
dataa[13] => add_sub_n6l:auto_generated.dataa[13]
datab[0] => add_sub_n6l:auto_generated.datab[0]
datab[1] => add_sub_n6l:auto_generated.datab[1]
datab[2] => add_sub_n6l:auto_generated.datab[2]
datab[3] => add_sub_n6l:auto_generated.datab[3]
datab[4] => add_sub_n6l:auto_generated.datab[4]
datab[5] => add_sub_n6l:auto_generated.datab[5]
datab[6] => add_sub_n6l:auto_generated.datab[6]
datab[7] => add_sub_n6l:auto_generated.datab[7]
datab[8] => add_sub_n6l:auto_generated.datab[8]
datab[9] => add_sub_n6l:auto_generated.datab[9]
datab[10] => add_sub_n6l:auto_generated.datab[10]
datab[11] => add_sub_n6l:auto_generated.datab[11]
datab[12] => add_sub_n6l:auto_generated.datab[12]
datab[13] => add_sub_n6l:auto_generated.datab[13]
cin => add_sub_n6l:auto_generated.cin
add_sub => add_sub_n6l:auto_generated.add_sub
clock => add_sub_n6l:auto_generated.clock
aclr => add_sub_n6l:auto_generated.aclr
clken => add_sub_n6l:auto_generated.clken
result[0] <= add_sub_n6l:auto_generated.result[0]
result[1] <= add_sub_n6l:auto_generated.result[1]
result[2] <= add_sub_n6l:auto_generated.result[2]
result[3] <= add_sub_n6l:auto_generated.result[3]
result[4] <= add_sub_n6l:auto_generated.result[4]
result[5] <= add_sub_n6l:auto_generated.result[5]
result[6] <= add_sub_n6l:auto_generated.result[6]
result[7] <= add_sub_n6l:auto_generated.result[7]
result[8] <= add_sub_n6l:auto_generated.result[8]
result[9] <= add_sub_n6l:auto_generated.result[9]
result[10] <= add_sub_n6l:auto_generated.result[10]
result[11] <= add_sub_n6l:auto_generated.result[11]
result[12] <= add_sub_n6l:auto_generated.result[12]
result[13] <= add_sub_n6l:auto_generated.result[13]
cout <= <GND>
overflow <= <GND>


|final|altfp_add_sub0:inst15|altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component|lpm_add_sub:man_add_sub_upper1|add_sub_n6l:auto_generated
aclr => ~NO_FANOUT~
add_sub => add_sub_cella[7].IN0
add_sub => _.IN0
add_sub => add_sub_regra[0].IN0
cin => add_sub_cella[0].CIN
clken => ~NO_FANOUT~
clock => add_sub_cell_ffa[13].CLK
clock => add_sub_cell_ffa[12].CLK
clock => add_sub_cell_ffa[11].CLK
clock => add_sub_cell_ffa[10].CLK
clock => add_sub_cell_ffa[9].CLK
clock => add_sub_cell_ffa[8].CLK
clock => add_sub_cell_ffa[7].CLK
clock => add_sub_cell_ffa[6].CLK
clock => add_sub_cell_ffa[5].CLK
clock => add_sub_cell_ffa[4].CLK
clock => add_sub_cell_ffa[3].CLK
clock => add_sub_cell_ffa[2].CLK
clock => add_sub_cell_ffa[1].CLK
clock => add_sub_cell_ffa[0].CLK
clock => add_sub_regra[0].CLK
clock => inter_regrs_cin_ffa[0].CLK
clock => pad_cell_ffa[13].CLK
clock => pad_cell_ffa[12].CLK
clock => pad_cell_ffa[11].CLK
clock => pad_cell_ffa[10].CLK
clock => pad_cell_ffa[9].CLK
clock => pad_cell_ffa[8].CLK
clock => pad_cell_ffa[7].CLK
clock => pad_cell_ffa[6].CLK
clock => pad_cell_ffa[5].CLK
clock => pad_cell_ffa[4].CLK
clock => pad_cell_ffa[3].CLK
clock => pad_cell_ffa[2].CLK
clock => pad_cell_ffa[1].CLK
clock => pad_cell_ffa[0].CLK
dataa[0] => add_sub_cella[0].DATAA
dataa[1] => add_sub_cella[1].DATAA
dataa[2] => add_sub_cella[2].DATAA
dataa[3] => add_sub_cella[3].DATAA
dataa[4] => add_sub_cella[4].DATAA
dataa[5] => add_sub_cella[5].DATAA
dataa[6] => add_sub_cella[6].DATAA
dataa[7] => add_sub_cella[7].DATAA
dataa[8] => add_sub_cella[8].DATAA
dataa[9] => add_sub_cella[9].DATAA
dataa[10] => add_sub_cella[10].DATAA
dataa[11] => add_sub_cella[11].DATAA
dataa[12] => add_sub_cella[12].DATAA
dataa[13] => add_sub_cella[13].DATAA
datab[0] => add_sub_cella[0].IN0
datab[1] => add_sub_cella[1].IN0
datab[2] => add_sub_cella[2].IN0
datab[3] => add_sub_cella[3].IN0
datab[4] => add_sub_cella[4].IN0
datab[5] => add_sub_cella[5].IN0
datab[6] => add_sub_cella[6].IN0
datab[7] => add_sub_cella[7].IN0
datab[8] => add_sub_cella[8].IN0
datab[9] => add_sub_cella[9].IN0
datab[10] => add_sub_cella[10].IN0
datab[11] => add_sub_cella[11].IN0
datab[12] => add_sub_cella[12].IN0
datab[13] => add_sub_cella[13].IN0
result[0] <= pad_cell_ffa[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pad_cell_ffa[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pad_cell_ffa[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pad_cell_ffa[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pad_cell_ffa[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pad_cell_ffa[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pad_cell_ffa[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pad_cell_ffa[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pad_cell_ffa[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pad_cell_ffa[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= pad_cell_ffa[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= pad_cell_ffa[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= pad_cell_ffa[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= pad_cell_ffa[13].DB_MAX_OUTPUT_PORT_TYPE


|final|altfp_add_sub0:inst15|altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component|lpm_add_sub:man_res_rounding_add_sub_lower
dataa[0] => add_sub_8ng:auto_generated.dataa[0]
dataa[1] => add_sub_8ng:auto_generated.dataa[1]
dataa[2] => add_sub_8ng:auto_generated.dataa[2]
dataa[3] => add_sub_8ng:auto_generated.dataa[3]
dataa[4] => add_sub_8ng:auto_generated.dataa[4]
dataa[5] => add_sub_8ng:auto_generated.dataa[5]
dataa[6] => add_sub_8ng:auto_generated.dataa[6]
dataa[7] => add_sub_8ng:auto_generated.dataa[7]
dataa[8] => add_sub_8ng:auto_generated.dataa[8]
dataa[9] => add_sub_8ng:auto_generated.dataa[9]
dataa[10] => add_sub_8ng:auto_generated.dataa[10]
dataa[11] => add_sub_8ng:auto_generated.dataa[11]
dataa[12] => add_sub_8ng:auto_generated.dataa[12]
datab[0] => add_sub_8ng:auto_generated.datab[0]
datab[1] => add_sub_8ng:auto_generated.datab[1]
datab[2] => add_sub_8ng:auto_generated.datab[2]
datab[3] => add_sub_8ng:auto_generated.datab[3]
datab[4] => add_sub_8ng:auto_generated.datab[4]
datab[5] => add_sub_8ng:auto_generated.datab[5]
datab[6] => add_sub_8ng:auto_generated.datab[6]
datab[7] => add_sub_8ng:auto_generated.datab[7]
datab[8] => add_sub_8ng:auto_generated.datab[8]
datab[9] => add_sub_8ng:auto_generated.datab[9]
datab[10] => add_sub_8ng:auto_generated.datab[10]
datab[11] => add_sub_8ng:auto_generated.datab[11]
datab[12] => add_sub_8ng:auto_generated.datab[12]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_8ng:auto_generated.result[0]
result[1] <= add_sub_8ng:auto_generated.result[1]
result[2] <= add_sub_8ng:auto_generated.result[2]
result[3] <= add_sub_8ng:auto_generated.result[3]
result[4] <= add_sub_8ng:auto_generated.result[4]
result[5] <= add_sub_8ng:auto_generated.result[5]
result[6] <= add_sub_8ng:auto_generated.result[6]
result[7] <= add_sub_8ng:auto_generated.result[7]
result[8] <= add_sub_8ng:auto_generated.result[8]
result[9] <= add_sub_8ng:auto_generated.result[9]
result[10] <= add_sub_8ng:auto_generated.result[10]
result[11] <= add_sub_8ng:auto_generated.result[11]
result[12] <= add_sub_8ng:auto_generated.result[12]
cout <= add_sub_8ng:auto_generated.cout
overflow <= <GND>


|final|altfp_add_sub0:inst15|altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component|lpm_add_sub:man_res_rounding_add_sub_lower|add_sub_8ng:auto_generated
cout <= op_1.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => op_1.IN26
dataa[1] => op_1.IN24
dataa[2] => op_1.IN22
dataa[3] => op_1.IN20
dataa[4] => op_1.IN18
dataa[5] => op_1.IN16
dataa[6] => op_1.IN14
dataa[7] => op_1.IN12
dataa[8] => op_1.IN10
dataa[9] => op_1.IN8
dataa[10] => op_1.IN6
dataa[11] => op_1.IN4
dataa[12] => op_1.IN2
datab[0] => op_1.IN27
datab[1] => op_1.IN25
datab[2] => op_1.IN23
datab[3] => op_1.IN21
datab[4] => op_1.IN19
datab[5] => op_1.IN17
datab[6] => op_1.IN15
datab[7] => op_1.IN13
datab[8] => op_1.IN11
datab[9] => op_1.IN9
datab[10] => op_1.IN7
datab[11] => op_1.IN5
datab[12] => op_1.IN3
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|final|altfp_add_sub0:inst15|altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component|lpm_add_sub:man_res_rounding_add_sub_upper1
dataa[0] => add_sub_hvg:auto_generated.dataa[0]
dataa[1] => add_sub_hvg:auto_generated.dataa[1]
dataa[2] => add_sub_hvg:auto_generated.dataa[2]
dataa[3] => add_sub_hvg:auto_generated.dataa[3]
dataa[4] => add_sub_hvg:auto_generated.dataa[4]
dataa[5] => add_sub_hvg:auto_generated.dataa[5]
dataa[6] => add_sub_hvg:auto_generated.dataa[6]
dataa[7] => add_sub_hvg:auto_generated.dataa[7]
dataa[8] => add_sub_hvg:auto_generated.dataa[8]
dataa[9] => add_sub_hvg:auto_generated.dataa[9]
dataa[10] => add_sub_hvg:auto_generated.dataa[10]
dataa[11] => add_sub_hvg:auto_generated.dataa[11]
dataa[12] => add_sub_hvg:auto_generated.dataa[12]
datab[0] => add_sub_hvg:auto_generated.datab[0]
datab[1] => add_sub_hvg:auto_generated.datab[1]
datab[2] => add_sub_hvg:auto_generated.datab[2]
datab[3] => add_sub_hvg:auto_generated.datab[3]
datab[4] => add_sub_hvg:auto_generated.datab[4]
datab[5] => add_sub_hvg:auto_generated.datab[5]
datab[6] => add_sub_hvg:auto_generated.datab[6]
datab[7] => add_sub_hvg:auto_generated.datab[7]
datab[8] => add_sub_hvg:auto_generated.datab[8]
datab[9] => add_sub_hvg:auto_generated.datab[9]
datab[10] => add_sub_hvg:auto_generated.datab[10]
datab[11] => add_sub_hvg:auto_generated.datab[11]
datab[12] => add_sub_hvg:auto_generated.datab[12]
cin => add_sub_hvg:auto_generated.cin
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_hvg:auto_generated.result[0]
result[1] <= add_sub_hvg:auto_generated.result[1]
result[2] <= add_sub_hvg:auto_generated.result[2]
result[3] <= add_sub_hvg:auto_generated.result[3]
result[4] <= add_sub_hvg:auto_generated.result[4]
result[5] <= add_sub_hvg:auto_generated.result[5]
result[6] <= add_sub_hvg:auto_generated.result[6]
result[7] <= add_sub_hvg:auto_generated.result[7]
result[8] <= add_sub_hvg:auto_generated.result[8]
result[9] <= add_sub_hvg:auto_generated.result[9]
result[10] <= add_sub_hvg:auto_generated.result[10]
result[11] <= add_sub_hvg:auto_generated.result[11]
result[12] <= add_sub_hvg:auto_generated.result[12]
cout <= <GND>
overflow <= <GND>


|final|altfp_add_sub0:inst15|altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component|lpm_add_sub:man_res_rounding_add_sub_upper1|add_sub_hvg:auto_generated
cin => op_1.IN26
cin => op_1.IN27
dataa[0] => op_1.IN24
dataa[1] => op_1.IN22
dataa[2] => op_1.IN20
dataa[3] => op_1.IN18
dataa[4] => op_1.IN16
dataa[5] => op_1.IN14
dataa[6] => op_1.IN12
dataa[7] => op_1.IN10
dataa[8] => op_1.IN8
dataa[9] => op_1.IN6
dataa[10] => op_1.IN4
dataa[11] => op_1.IN2
dataa[12] => op_1.IN0
datab[0] => ~NO_FANOUT~
datab[1] => ~NO_FANOUT~
datab[2] => ~NO_FANOUT~
datab[3] => ~NO_FANOUT~
datab[4] => ~NO_FANOUT~
datab[5] => ~NO_FANOUT~
datab[6] => ~NO_FANOUT~
datab[7] => ~NO_FANOUT~
datab[8] => ~NO_FANOUT~
datab[9] => ~NO_FANOUT~
datab[10] => ~NO_FANOUT~
datab[11] => ~NO_FANOUT~
datab[12] => ~NO_FANOUT~
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|final|altfp_add_sub0:inst15|altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component|lpm_compare:trailing_zeros_limit_comparator
dataa[0] => cmpr_lmh:auto_generated.dataa[0]
dataa[1] => cmpr_lmh:auto_generated.dataa[1]
dataa[2] => cmpr_lmh:auto_generated.dataa[2]
dataa[3] => cmpr_lmh:auto_generated.dataa[3]
dataa[4] => cmpr_lmh:auto_generated.dataa[4]
dataa[5] => cmpr_lmh:auto_generated.dataa[5]
datab[0] => cmpr_lmh:auto_generated.datab[0]
datab[1] => cmpr_lmh:auto_generated.datab[1]
datab[2] => cmpr_lmh:auto_generated.datab[2]
datab[3] => cmpr_lmh:auto_generated.datab[3]
datab[4] => cmpr_lmh:auto_generated.datab[4]
datab[5] => cmpr_lmh:auto_generated.datab[5]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= <GND>
agb <= cmpr_lmh:auto_generated.agb
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|final|altfp_add_sub0:inst15|altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component|lpm_compare:trailing_zeros_limit_comparator|cmpr_lmh:auto_generated
agb <= agb_int.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => op_1.IN12
dataa[1] => op_1.IN10
dataa[2] => op_1.IN8
dataa[3] => op_1.IN6
dataa[4] => op_1.IN4
dataa[5] => dataa_int[5].IN0
datab[0] => op_1.IN11
datab[1] => op_1.IN9
datab[2] => op_1.IN7
datab[3] => op_1.IN5
datab[4] => op_1.IN3
datab[5] => datab_int[5].IN0


|final|altfp_add_sub0:inst3
clock => altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component.clock
dataa[0] => altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component.dataa[0]
dataa[1] => altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component.dataa[1]
dataa[2] => altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component.dataa[2]
dataa[3] => altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component.dataa[3]
dataa[4] => altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component.dataa[4]
dataa[5] => altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component.dataa[5]
dataa[6] => altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component.dataa[6]
dataa[7] => altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component.dataa[7]
dataa[8] => altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component.dataa[8]
dataa[9] => altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component.dataa[9]
dataa[10] => altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component.dataa[10]
dataa[11] => altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component.dataa[11]
dataa[12] => altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component.dataa[12]
dataa[13] => altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component.dataa[13]
dataa[14] => altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component.dataa[14]
dataa[15] => altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component.dataa[15]
dataa[16] => altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component.dataa[16]
dataa[17] => altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component.dataa[17]
dataa[18] => altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component.dataa[18]
dataa[19] => altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component.dataa[19]
dataa[20] => altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component.dataa[20]
dataa[21] => altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component.dataa[21]
dataa[22] => altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component.dataa[22]
dataa[23] => altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component.dataa[23]
dataa[24] => altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component.dataa[24]
dataa[25] => altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component.dataa[25]
dataa[26] => altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component.dataa[26]
dataa[27] => altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component.dataa[27]
dataa[28] => altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component.dataa[28]
dataa[29] => altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component.dataa[29]
dataa[30] => altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component.dataa[30]
dataa[31] => altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component.dataa[31]
datab[0] => altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component.datab[0]
datab[1] => altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component.datab[1]
datab[2] => altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component.datab[2]
datab[3] => altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component.datab[3]
datab[4] => altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component.datab[4]
datab[5] => altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component.datab[5]
datab[6] => altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component.datab[6]
datab[7] => altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component.datab[7]
datab[8] => altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component.datab[8]
datab[9] => altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component.datab[9]
datab[10] => altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component.datab[10]
datab[11] => altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component.datab[11]
datab[12] => altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component.datab[12]
datab[13] => altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component.datab[13]
datab[14] => altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component.datab[14]
datab[15] => altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component.datab[15]
datab[16] => altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component.datab[16]
datab[17] => altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component.datab[17]
datab[18] => altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component.datab[18]
datab[19] => altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component.datab[19]
datab[20] => altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component.datab[20]
datab[21] => altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component.datab[21]
datab[22] => altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component.datab[22]
datab[23] => altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component.datab[23]
datab[24] => altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component.datab[24]
datab[25] => altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component.datab[25]
datab[26] => altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component.datab[26]
datab[27] => altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component.datab[27]
datab[28] => altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component.datab[28]
datab[29] => altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component.datab[29]
datab[30] => altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component.datab[30]
datab[31] => altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component.datab[31]
result[0] <= altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component.result[0]
result[1] <= altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component.result[1]
result[2] <= altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component.result[2]
result[3] <= altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component.result[3]
result[4] <= altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component.result[4]
result[5] <= altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component.result[5]
result[6] <= altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component.result[6]
result[7] <= altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component.result[7]
result[8] <= altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component.result[8]
result[9] <= altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component.result[9]
result[10] <= altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component.result[10]
result[11] <= altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component.result[11]
result[12] <= altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component.result[12]
result[13] <= altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component.result[13]
result[14] <= altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component.result[14]
result[15] <= altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component.result[15]
result[16] <= altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component.result[16]
result[17] <= altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component.result[17]
result[18] <= altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component.result[18]
result[19] <= altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component.result[19]
result[20] <= altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component.result[20]
result[21] <= altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component.result[21]
result[22] <= altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component.result[22]
result[23] <= altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component.result[23]
result[24] <= altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component.result[24]
result[25] <= altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component.result[25]
result[26] <= altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component.result[26]
result[27] <= altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component.result[27]
result[28] <= altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component.result[28]
result[29] <= altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component.result[29]
result[30] <= altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component.result[30]
result[31] <= altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component.result[31]


|final|altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component
clock => altfp_add_sub0_altbarrel_shift_h0e:lbarrel_shift.clock
clock => zero_man_sign_dffe27.CLK
clock => zero_man_sign_dffe23.CLK
clock => zero_man_sign_dffe21.CLK
clock => zero_man_sign_dffe2.CLK
clock => sticky_bit_dffe31.CLK
clock => sticky_bit_dffe3.CLK
clock => sticky_bit_dffe27.CLK
clock => sticky_bit_dffe25.CLK
clock => sticky_bit_dffe23.CLK
clock => sticky_bit_dffe21.CLK
clock => sticky_bit_dffe2.CLK
clock => sticky_bit_dffe1.CLK
clock => sign_res_dffe41.CLK
clock => sign_res_dffe4.CLK
clock => sign_res_dffe3.CLK
clock => sign_out_dffe5.CLK
clock => sign_dffe31.CLK
clock => rshift_distance_dffe14[0].CLK
clock => rshift_distance_dffe14[1].CLK
clock => rshift_distance_dffe14[2].CLK
clock => rshift_distance_dffe14[3].CLK
clock => rshift_distance_dffe14[4].CLK
clock => rshift_distance_dffe13[0].CLK
clock => rshift_distance_dffe13[1].CLK
clock => rshift_distance_dffe13[2].CLK
clock => rshift_distance_dffe13[3].CLK
clock => rshift_distance_dffe13[4].CLK
clock => rounded_res_infinity_dffe4.CLK
clock => round_bit_dffe31.CLK
clock => round_bit_dffe3.CLK
clock => round_bit_dffe23.CLK
clock => round_bit_dffe21.CLK
clock => need_complement_dffe2.CLK
clock => man_smaller_dffe13[0].CLK
clock => man_smaller_dffe13[1].CLK
clock => man_smaller_dffe13[2].CLK
clock => man_smaller_dffe13[3].CLK
clock => man_smaller_dffe13[4].CLK
clock => man_smaller_dffe13[5].CLK
clock => man_smaller_dffe13[6].CLK
clock => man_smaller_dffe13[7].CLK
clock => man_smaller_dffe13[8].CLK
clock => man_smaller_dffe13[9].CLK
clock => man_smaller_dffe13[10].CLK
clock => man_smaller_dffe13[11].CLK
clock => man_smaller_dffe13[12].CLK
clock => man_smaller_dffe13[13].CLK
clock => man_smaller_dffe13[14].CLK
clock => man_smaller_dffe13[15].CLK
clock => man_smaller_dffe13[16].CLK
clock => man_smaller_dffe13[17].CLK
clock => man_smaller_dffe13[18].CLK
clock => man_smaller_dffe13[19].CLK
clock => man_smaller_dffe13[20].CLK
clock => man_smaller_dffe13[21].CLK
clock => man_smaller_dffe13[22].CLK
clock => man_smaller_dffe13[23].CLK
clock => man_res_rounding_add_sub_result_reg[0].CLK
clock => man_res_rounding_add_sub_result_reg[1].CLK
clock => man_res_rounding_add_sub_result_reg[2].CLK
clock => man_res_rounding_add_sub_result_reg[3].CLK
clock => man_res_rounding_add_sub_result_reg[4].CLK
clock => man_res_rounding_add_sub_result_reg[5].CLK
clock => man_res_rounding_add_sub_result_reg[6].CLK
clock => man_res_rounding_add_sub_result_reg[7].CLK
clock => man_res_rounding_add_sub_result_reg[8].CLK
clock => man_res_rounding_add_sub_result_reg[9].CLK
clock => man_res_rounding_add_sub_result_reg[10].CLK
clock => man_res_rounding_add_sub_result_reg[11].CLK
clock => man_res_rounding_add_sub_result_reg[12].CLK
clock => man_res_rounding_add_sub_result_reg[13].CLK
clock => man_res_rounding_add_sub_result_reg[14].CLK
clock => man_res_rounding_add_sub_result_reg[15].CLK
clock => man_res_rounding_add_sub_result_reg[16].CLK
clock => man_res_rounding_add_sub_result_reg[17].CLK
clock => man_res_rounding_add_sub_result_reg[18].CLK
clock => man_res_rounding_add_sub_result_reg[19].CLK
clock => man_res_rounding_add_sub_result_reg[20].CLK
clock => man_res_rounding_add_sub_result_reg[21].CLK
clock => man_res_rounding_add_sub_result_reg[22].CLK
clock => man_res_rounding_add_sub_result_reg[23].CLK
clock => man_res_rounding_add_sub_result_reg[24].CLK
clock => man_res_not_zero_dffe23.CLK
clock => man_res_is_not_zero_dffe41.CLK
clock => man_res_is_not_zero_dffe4.CLK
clock => man_res_is_not_zero_dffe31.CLK
clock => man_res_is_not_zero_dffe3.CLK
clock => man_res_dffe4[0].CLK
clock => man_res_dffe4[1].CLK
clock => man_res_dffe4[2].CLK
clock => man_res_dffe4[3].CLK
clock => man_res_dffe4[4].CLK
clock => man_res_dffe4[5].CLK
clock => man_res_dffe4[6].CLK
clock => man_res_dffe4[7].CLK
clock => man_res_dffe4[8].CLK
clock => man_res_dffe4[9].CLK
clock => man_res_dffe4[10].CLK
clock => man_res_dffe4[11].CLK
clock => man_res_dffe4[12].CLK
clock => man_res_dffe4[13].CLK
clock => man_res_dffe4[14].CLK
clock => man_res_dffe4[15].CLK
clock => man_res_dffe4[16].CLK
clock => man_res_dffe4[17].CLK
clock => man_res_dffe4[18].CLK
clock => man_res_dffe4[19].CLK
clock => man_res_dffe4[20].CLK
clock => man_res_dffe4[21].CLK
clock => man_res_dffe4[22].CLK
clock => man_out_dffe5[0].CLK
clock => man_out_dffe5[1].CLK
clock => man_out_dffe5[2].CLK
clock => man_out_dffe5[3].CLK
clock => man_out_dffe5[4].CLK
clock => man_out_dffe5[5].CLK
clock => man_out_dffe5[6].CLK
clock => man_out_dffe5[7].CLK
clock => man_out_dffe5[8].CLK
clock => man_out_dffe5[9].CLK
clock => man_out_dffe5[10].CLK
clock => man_out_dffe5[11].CLK
clock => man_out_dffe5[12].CLK
clock => man_out_dffe5[13].CLK
clock => man_out_dffe5[14].CLK
clock => man_out_dffe5[15].CLK
clock => man_out_dffe5[16].CLK
clock => man_out_dffe5[17].CLK
clock => man_out_dffe5[18].CLK
clock => man_out_dffe5[19].CLK
clock => man_out_dffe5[20].CLK
clock => man_out_dffe5[21].CLK
clock => man_out_dffe5[22].CLK
clock => man_leading_zeros_dffe31[0].CLK
clock => man_leading_zeros_dffe31[1].CLK
clock => man_leading_zeros_dffe31[2].CLK
clock => man_leading_zeros_dffe31[3].CLK
clock => man_leading_zeros_dffe31[4].CLK
clock => man_dffe31[0].CLK
clock => man_dffe31[1].CLK
clock => man_dffe31[2].CLK
clock => man_dffe31[3].CLK
clock => man_dffe31[4].CLK
clock => man_dffe31[5].CLK
clock => man_dffe31[6].CLK
clock => man_dffe31[7].CLK
clock => man_dffe31[8].CLK
clock => man_dffe31[9].CLK
clock => man_dffe31[10].CLK
clock => man_dffe31[11].CLK
clock => man_dffe31[12].CLK
clock => man_dffe31[13].CLK
clock => man_dffe31[14].CLK
clock => man_dffe31[15].CLK
clock => man_dffe31[16].CLK
clock => man_dffe31[17].CLK
clock => man_dffe31[18].CLK
clock => man_dffe31[19].CLK
clock => man_dffe31[20].CLK
clock => man_dffe31[21].CLK
clock => man_dffe31[22].CLK
clock => man_dffe31[23].CLK
clock => man_dffe31[24].CLK
clock => man_dffe31[25].CLK
clock => man_add_sub_res_sign_dffe27.CLK
clock => man_add_sub_res_sign_dffe23.CLK
clock => man_add_sub_res_sign_dffe21.CLK
clock => man_add_sub_res_mag_dffe27[0].CLK
clock => man_add_sub_res_mag_dffe27[1].CLK
clock => man_add_sub_res_mag_dffe27[2].CLK
clock => man_add_sub_res_mag_dffe27[3].CLK
clock => man_add_sub_res_mag_dffe27[4].CLK
clock => man_add_sub_res_mag_dffe27[5].CLK
clock => man_add_sub_res_mag_dffe27[6].CLK
clock => man_add_sub_res_mag_dffe27[7].CLK
clock => man_add_sub_res_mag_dffe27[8].CLK
clock => man_add_sub_res_mag_dffe27[9].CLK
clock => man_add_sub_res_mag_dffe27[10].CLK
clock => man_add_sub_res_mag_dffe27[11].CLK
clock => man_add_sub_res_mag_dffe27[12].CLK
clock => man_add_sub_res_mag_dffe27[13].CLK
clock => man_add_sub_res_mag_dffe27[14].CLK
clock => man_add_sub_res_mag_dffe27[15].CLK
clock => man_add_sub_res_mag_dffe27[16].CLK
clock => man_add_sub_res_mag_dffe27[17].CLK
clock => man_add_sub_res_mag_dffe27[18].CLK
clock => man_add_sub_res_mag_dffe27[19].CLK
clock => man_add_sub_res_mag_dffe27[20].CLK
clock => man_add_sub_res_mag_dffe27[21].CLK
clock => man_add_sub_res_mag_dffe27[22].CLK
clock => man_add_sub_res_mag_dffe27[23].CLK
clock => man_add_sub_res_mag_dffe27[24].CLK
clock => man_add_sub_res_mag_dffe27[25].CLK
clock => man_add_sub_res_mag_dffe27[26].CLK
clock => man_add_sub_res_mag_dffe23[0].CLK
clock => man_add_sub_res_mag_dffe23[1].CLK
clock => man_add_sub_res_mag_dffe23[2].CLK
clock => man_add_sub_res_mag_dffe23[3].CLK
clock => man_add_sub_res_mag_dffe23[4].CLK
clock => man_add_sub_res_mag_dffe23[5].CLK
clock => man_add_sub_res_mag_dffe23[6].CLK
clock => man_add_sub_res_mag_dffe23[7].CLK
clock => man_add_sub_res_mag_dffe23[8].CLK
clock => man_add_sub_res_mag_dffe23[9].CLK
clock => man_add_sub_res_mag_dffe23[10].CLK
clock => man_add_sub_res_mag_dffe23[11].CLK
clock => man_add_sub_res_mag_dffe23[12].CLK
clock => man_add_sub_res_mag_dffe23[13].CLK
clock => man_add_sub_res_mag_dffe23[14].CLK
clock => man_add_sub_res_mag_dffe23[15].CLK
clock => man_add_sub_res_mag_dffe23[16].CLK
clock => man_add_sub_res_mag_dffe23[17].CLK
clock => man_add_sub_res_mag_dffe23[18].CLK
clock => man_add_sub_res_mag_dffe23[19].CLK
clock => man_add_sub_res_mag_dffe23[20].CLK
clock => man_add_sub_res_mag_dffe23[21].CLK
clock => man_add_sub_res_mag_dffe23[22].CLK
clock => man_add_sub_res_mag_dffe23[23].CLK
clock => man_add_sub_res_mag_dffe23[24].CLK
clock => man_add_sub_res_mag_dffe23[25].CLK
clock => man_add_sub_res_mag_dffe21[0].CLK
clock => man_add_sub_res_mag_dffe21[1].CLK
clock => man_add_sub_res_mag_dffe21[2].CLK
clock => man_add_sub_res_mag_dffe21[3].CLK
clock => man_add_sub_res_mag_dffe21[4].CLK
clock => man_add_sub_res_mag_dffe21[5].CLK
clock => man_add_sub_res_mag_dffe21[6].CLK
clock => man_add_sub_res_mag_dffe21[7].CLK
clock => man_add_sub_res_mag_dffe21[8].CLK
clock => man_add_sub_res_mag_dffe21[9].CLK
clock => man_add_sub_res_mag_dffe21[10].CLK
clock => man_add_sub_res_mag_dffe21[11].CLK
clock => man_add_sub_res_mag_dffe21[12].CLK
clock => man_add_sub_res_mag_dffe21[13].CLK
clock => man_add_sub_res_mag_dffe21[14].CLK
clock => man_add_sub_res_mag_dffe21[15].CLK
clock => man_add_sub_res_mag_dffe21[16].CLK
clock => man_add_sub_res_mag_dffe21[17].CLK
clock => man_add_sub_res_mag_dffe21[18].CLK
clock => man_add_sub_res_mag_dffe21[19].CLK
clock => man_add_sub_res_mag_dffe21[20].CLK
clock => man_add_sub_res_mag_dffe21[21].CLK
clock => man_add_sub_res_mag_dffe21[22].CLK
clock => man_add_sub_res_mag_dffe21[23].CLK
clock => man_add_sub_res_mag_dffe21[24].CLK
clock => man_add_sub_res_mag_dffe21[25].CLK
clock => input_is_nan_dffe41.CLK
clock => input_is_nan_dffe4.CLK
clock => input_is_nan_dffe31.CLK
clock => input_is_nan_dffe3.CLK
clock => input_is_nan_dffe27.CLK
clock => input_is_nan_dffe25.CLK
clock => input_is_nan_dffe23.CLK
clock => input_is_nan_dffe21.CLK
clock => input_is_nan_dffe2.CLK
clock => input_is_nan_dffe14.CLK
clock => input_is_nan_dffe13.CLK
clock => input_is_nan_dffe1.CLK
clock => input_is_infinite_dffe41.CLK
clock => input_is_infinite_dffe4.CLK
clock => input_is_infinite_dffe31.CLK
clock => input_is_infinite_dffe3.CLK
clock => input_is_infinite_dffe27.CLK
clock => input_is_infinite_dffe25.CLK
clock => input_is_infinite_dffe23.CLK
clock => input_is_infinite_dffe21.CLK
clock => input_is_infinite_dffe2.CLK
clock => input_is_infinite_dffe1.CLK
clock => input_datab_nan_dffe12.CLK
clock => input_datab_infinite_dffe14.CLK
clock => input_datab_infinite_dffe13.CLK
clock => input_datab_infinite_dffe12.CLK
clock => input_dataa_nan_dffe12.CLK
clock => input_dataa_infinite_dffe14.CLK
clock => input_dataa_infinite_dffe13.CLK
clock => input_dataa_infinite_dffe12.CLK
clock => infinity_magnitude_sub_dffe41.CLK
clock => infinity_magnitude_sub_dffe4.CLK
clock => infinity_magnitude_sub_dffe31.CLK
clock => infinity_magnitude_sub_dffe3.CLK
clock => infinity_magnitude_sub_dffe27.CLK
clock => infinity_magnitude_sub_dffe23.CLK
clock => infinity_magnitude_sub_dffe21.CLK
clock => infinity_magnitude_sub_dffe2.CLK
clock => infinite_res_dffe41.CLK
clock => infinite_res_dffe4.CLK
clock => infinite_res_dffe3.CLK
clock => infinite_output_sign_dffe41.CLK
clock => infinite_output_sign_dffe4.CLK
clock => infinite_output_sign_dffe31.CLK
clock => infinite_output_sign_dffe3.CLK
clock => infinite_output_sign_dffe27.CLK
clock => infinite_output_sign_dffe25.CLK
clock => infinite_output_sign_dffe23.CLK
clock => infinite_output_sign_dffe21.CLK
clock => infinite_output_sign_dffe2.CLK
clock => infinite_output_sign_dffe1.CLK
clock => exp_res_dffe4[0].CLK
clock => exp_res_dffe4[1].CLK
clock => exp_res_dffe4[2].CLK
clock => exp_res_dffe4[3].CLK
clock => exp_res_dffe4[4].CLK
clock => exp_res_dffe4[5].CLK
clock => exp_res_dffe4[6].CLK
clock => exp_res_dffe4[7].CLK
clock => exp_res_dffe3[0].CLK
clock => exp_res_dffe3[1].CLK
clock => exp_res_dffe3[2].CLK
clock => exp_res_dffe3[3].CLK
clock => exp_res_dffe3[4].CLK
clock => exp_res_dffe3[5].CLK
clock => exp_res_dffe3[6].CLK
clock => exp_res_dffe3[7].CLK
clock => exp_res_dffe27[0].CLK
clock => exp_res_dffe27[1].CLK
clock => exp_res_dffe27[2].CLK
clock => exp_res_dffe27[3].CLK
clock => exp_res_dffe27[4].CLK
clock => exp_res_dffe27[5].CLK
clock => exp_res_dffe27[6].CLK
clock => exp_res_dffe27[7].CLK
clock => exp_res_dffe25[0].CLK
clock => exp_res_dffe25[1].CLK
clock => exp_res_dffe25[2].CLK
clock => exp_res_dffe25[3].CLK
clock => exp_res_dffe25[4].CLK
clock => exp_res_dffe25[5].CLK
clock => exp_res_dffe25[6].CLK
clock => exp_res_dffe25[7].CLK
clock => exp_res_dffe23[0].CLK
clock => exp_res_dffe23[1].CLK
clock => exp_res_dffe23[2].CLK
clock => exp_res_dffe23[3].CLK
clock => exp_res_dffe23[4].CLK
clock => exp_res_dffe23[5].CLK
clock => exp_res_dffe23[6].CLK
clock => exp_res_dffe23[7].CLK
clock => exp_res_dffe21[0].CLK
clock => exp_res_dffe21[1].CLK
clock => exp_res_dffe21[2].CLK
clock => exp_res_dffe21[3].CLK
clock => exp_res_dffe21[4].CLK
clock => exp_res_dffe21[5].CLK
clock => exp_res_dffe21[6].CLK
clock => exp_res_dffe21[7].CLK
clock => exp_res_dffe2[0].CLK
clock => exp_res_dffe2[1].CLK
clock => exp_res_dffe2[2].CLK
clock => exp_res_dffe2[3].CLK
clock => exp_res_dffe2[4].CLK
clock => exp_res_dffe2[5].CLK
clock => exp_res_dffe2[6].CLK
clock => exp_res_dffe2[7].CLK
clock => exp_out_dffe5[0].CLK
clock => exp_out_dffe5[1].CLK
clock => exp_out_dffe5[2].CLK
clock => exp_out_dffe5[3].CLK
clock => exp_out_dffe5[4].CLK
clock => exp_out_dffe5[5].CLK
clock => exp_out_dffe5[6].CLK
clock => exp_out_dffe5[7].CLK
clock => exp_intermediate_res_dffe41[0].CLK
clock => exp_intermediate_res_dffe41[1].CLK
clock => exp_intermediate_res_dffe41[2].CLK
clock => exp_intermediate_res_dffe41[3].CLK
clock => exp_intermediate_res_dffe41[4].CLK
clock => exp_intermediate_res_dffe41[5].CLK
clock => exp_intermediate_res_dffe41[6].CLK
clock => exp_intermediate_res_dffe41[7].CLK
clock => exp_amb_mux_dffe14.CLK
clock => exp_amb_mux_dffe13.CLK
clock => exp_adj_dffe23[0].CLK
clock => exp_adj_dffe23[1].CLK
clock => exp_adj_dffe21[0].CLK
clock => exp_adj_dffe21[1].CLK
clock => denormal_res_dffe41.CLK
clock => denormal_res_dffe4.CLK
clock => denormal_res_dffe3.CLK
clock => datab_sign_dffe1.CLK
clock => datab_man_dffe1[0].CLK
clock => datab_man_dffe1[1].CLK
clock => datab_man_dffe1[2].CLK
clock => datab_man_dffe1[3].CLK
clock => datab_man_dffe1[4].CLK
clock => datab_man_dffe1[5].CLK
clock => datab_man_dffe1[6].CLK
clock => datab_man_dffe1[7].CLK
clock => datab_man_dffe1[8].CLK
clock => datab_man_dffe1[9].CLK
clock => datab_man_dffe1[10].CLK
clock => datab_man_dffe1[11].CLK
clock => datab_man_dffe1[12].CLK
clock => datab_man_dffe1[13].CLK
clock => datab_man_dffe1[14].CLK
clock => datab_man_dffe1[15].CLK
clock => datab_man_dffe1[16].CLK
clock => datab_man_dffe1[17].CLK
clock => datab_man_dffe1[18].CLK
clock => datab_man_dffe1[19].CLK
clock => datab_man_dffe1[20].CLK
clock => datab_man_dffe1[21].CLK
clock => datab_man_dffe1[22].CLK
clock => datab_man_dffe1[23].CLK
clock => datab_man_dffe1[24].CLK
clock => datab_man_dffe1[25].CLK
clock => dataa_sign_dffe25.CLK
clock => dataa_sign_dffe1.CLK
clock => dataa_man_dffe1[0].CLK
clock => dataa_man_dffe1[1].CLK
clock => dataa_man_dffe1[2].CLK
clock => dataa_man_dffe1[3].CLK
clock => dataa_man_dffe1[4].CLK
clock => dataa_man_dffe1[5].CLK
clock => dataa_man_dffe1[6].CLK
clock => dataa_man_dffe1[7].CLK
clock => dataa_man_dffe1[8].CLK
clock => dataa_man_dffe1[9].CLK
clock => dataa_man_dffe1[10].CLK
clock => dataa_man_dffe1[11].CLK
clock => dataa_man_dffe1[12].CLK
clock => dataa_man_dffe1[13].CLK
clock => dataa_man_dffe1[14].CLK
clock => dataa_man_dffe1[15].CLK
clock => dataa_man_dffe1[16].CLK
clock => dataa_man_dffe1[17].CLK
clock => dataa_man_dffe1[18].CLK
clock => dataa_man_dffe1[19].CLK
clock => dataa_man_dffe1[20].CLK
clock => dataa_man_dffe1[21].CLK
clock => dataa_man_dffe1[22].CLK
clock => dataa_man_dffe1[23].CLK
clock => dataa_man_dffe1[24].CLK
clock => dataa_man_dffe1[25].CLK
clock => data_exp_dffe1[0].CLK
clock => data_exp_dffe1[1].CLK
clock => data_exp_dffe1[2].CLK
clock => data_exp_dffe1[3].CLK
clock => data_exp_dffe1[4].CLK
clock => data_exp_dffe1[5].CLK
clock => data_exp_dffe1[6].CLK
clock => data_exp_dffe1[7].CLK
clock => both_inputs_are_infinite_dffe25.CLK
clock => both_inputs_are_infinite_dffe1.CLK
clock => aligned_datab_sign_dffe14.CLK
clock => aligned_datab_sign_dffe13.CLK
clock => aligned_datab_sign_dffe12.CLK
clock => aligned_datab_man_dffe14[0].CLK
clock => aligned_datab_man_dffe14[1].CLK
clock => aligned_datab_man_dffe14[2].CLK
clock => aligned_datab_man_dffe14[3].CLK
clock => aligned_datab_man_dffe14[4].CLK
clock => aligned_datab_man_dffe14[5].CLK
clock => aligned_datab_man_dffe14[6].CLK
clock => aligned_datab_man_dffe14[7].CLK
clock => aligned_datab_man_dffe14[8].CLK
clock => aligned_datab_man_dffe14[9].CLK
clock => aligned_datab_man_dffe14[10].CLK
clock => aligned_datab_man_dffe14[11].CLK
clock => aligned_datab_man_dffe14[12].CLK
clock => aligned_datab_man_dffe14[13].CLK
clock => aligned_datab_man_dffe14[14].CLK
clock => aligned_datab_man_dffe14[15].CLK
clock => aligned_datab_man_dffe14[16].CLK
clock => aligned_datab_man_dffe14[17].CLK
clock => aligned_datab_man_dffe14[18].CLK
clock => aligned_datab_man_dffe14[19].CLK
clock => aligned_datab_man_dffe14[20].CLK
clock => aligned_datab_man_dffe14[21].CLK
clock => aligned_datab_man_dffe14[22].CLK
clock => aligned_datab_man_dffe14[23].CLK
clock => aligned_datab_man_dffe13[0].CLK
clock => aligned_datab_man_dffe13[1].CLK
clock => aligned_datab_man_dffe13[2].CLK
clock => aligned_datab_man_dffe13[3].CLK
clock => aligned_datab_man_dffe13[4].CLK
clock => aligned_datab_man_dffe13[5].CLK
clock => aligned_datab_man_dffe13[6].CLK
clock => aligned_datab_man_dffe13[7].CLK
clock => aligned_datab_man_dffe13[8].CLK
clock => aligned_datab_man_dffe13[9].CLK
clock => aligned_datab_man_dffe13[10].CLK
clock => aligned_datab_man_dffe13[11].CLK
clock => aligned_datab_man_dffe13[12].CLK
clock => aligned_datab_man_dffe13[13].CLK
clock => aligned_datab_man_dffe13[14].CLK
clock => aligned_datab_man_dffe13[15].CLK
clock => aligned_datab_man_dffe13[16].CLK
clock => aligned_datab_man_dffe13[17].CLK
clock => aligned_datab_man_dffe13[18].CLK
clock => aligned_datab_man_dffe13[19].CLK
clock => aligned_datab_man_dffe13[20].CLK
clock => aligned_datab_man_dffe13[21].CLK
clock => aligned_datab_man_dffe13[22].CLK
clock => aligned_datab_man_dffe13[23].CLK
clock => aligned_datab_man_dffe12[0].CLK
clock => aligned_datab_man_dffe12[1].CLK
clock => aligned_datab_man_dffe12[2].CLK
clock => aligned_datab_man_dffe12[3].CLK
clock => aligned_datab_man_dffe12[4].CLK
clock => aligned_datab_man_dffe12[5].CLK
clock => aligned_datab_man_dffe12[6].CLK
clock => aligned_datab_man_dffe12[7].CLK
clock => aligned_datab_man_dffe12[8].CLK
clock => aligned_datab_man_dffe12[9].CLK
clock => aligned_datab_man_dffe12[10].CLK
clock => aligned_datab_man_dffe12[11].CLK
clock => aligned_datab_man_dffe12[12].CLK
clock => aligned_datab_man_dffe12[13].CLK
clock => aligned_datab_man_dffe12[14].CLK
clock => aligned_datab_man_dffe12[15].CLK
clock => aligned_datab_man_dffe12[16].CLK
clock => aligned_datab_man_dffe12[17].CLK
clock => aligned_datab_man_dffe12[18].CLK
clock => aligned_datab_man_dffe12[19].CLK
clock => aligned_datab_man_dffe12[20].CLK
clock => aligned_datab_man_dffe12[21].CLK
clock => aligned_datab_man_dffe12[22].CLK
clock => aligned_datab_man_dffe12[23].CLK
clock => aligned_datab_exp_dffe14[0].CLK
clock => aligned_datab_exp_dffe14[1].CLK
clock => aligned_datab_exp_dffe14[2].CLK
clock => aligned_datab_exp_dffe14[3].CLK
clock => aligned_datab_exp_dffe14[4].CLK
clock => aligned_datab_exp_dffe14[5].CLK
clock => aligned_datab_exp_dffe14[6].CLK
clock => aligned_datab_exp_dffe14[7].CLK
clock => aligned_datab_exp_dffe13[0].CLK
clock => aligned_datab_exp_dffe13[1].CLK
clock => aligned_datab_exp_dffe13[2].CLK
clock => aligned_datab_exp_dffe13[3].CLK
clock => aligned_datab_exp_dffe13[4].CLK
clock => aligned_datab_exp_dffe13[5].CLK
clock => aligned_datab_exp_dffe13[6].CLK
clock => aligned_datab_exp_dffe13[7].CLK
clock => aligned_datab_exp_dffe12[0].CLK
clock => aligned_datab_exp_dffe12[1].CLK
clock => aligned_datab_exp_dffe12[2].CLK
clock => aligned_datab_exp_dffe12[3].CLK
clock => aligned_datab_exp_dffe12[4].CLK
clock => aligned_datab_exp_dffe12[5].CLK
clock => aligned_datab_exp_dffe12[6].CLK
clock => aligned_datab_exp_dffe12[7].CLK
clock => aligned_dataa_sign_dffe14.CLK
clock => aligned_dataa_sign_dffe13.CLK
clock => aligned_dataa_sign_dffe12.CLK
clock => aligned_dataa_man_dffe14[0].CLK
clock => aligned_dataa_man_dffe14[1].CLK
clock => aligned_dataa_man_dffe14[2].CLK
clock => aligned_dataa_man_dffe14[3].CLK
clock => aligned_dataa_man_dffe14[4].CLK
clock => aligned_dataa_man_dffe14[5].CLK
clock => aligned_dataa_man_dffe14[6].CLK
clock => aligned_dataa_man_dffe14[7].CLK
clock => aligned_dataa_man_dffe14[8].CLK
clock => aligned_dataa_man_dffe14[9].CLK
clock => aligned_dataa_man_dffe14[10].CLK
clock => aligned_dataa_man_dffe14[11].CLK
clock => aligned_dataa_man_dffe14[12].CLK
clock => aligned_dataa_man_dffe14[13].CLK
clock => aligned_dataa_man_dffe14[14].CLK
clock => aligned_dataa_man_dffe14[15].CLK
clock => aligned_dataa_man_dffe14[16].CLK
clock => aligned_dataa_man_dffe14[17].CLK
clock => aligned_dataa_man_dffe14[18].CLK
clock => aligned_dataa_man_dffe14[19].CLK
clock => aligned_dataa_man_dffe14[20].CLK
clock => aligned_dataa_man_dffe14[21].CLK
clock => aligned_dataa_man_dffe14[22].CLK
clock => aligned_dataa_man_dffe14[23].CLK
clock => aligned_dataa_man_dffe13[0].CLK
clock => aligned_dataa_man_dffe13[1].CLK
clock => aligned_dataa_man_dffe13[2].CLK
clock => aligned_dataa_man_dffe13[3].CLK
clock => aligned_dataa_man_dffe13[4].CLK
clock => aligned_dataa_man_dffe13[5].CLK
clock => aligned_dataa_man_dffe13[6].CLK
clock => aligned_dataa_man_dffe13[7].CLK
clock => aligned_dataa_man_dffe13[8].CLK
clock => aligned_dataa_man_dffe13[9].CLK
clock => aligned_dataa_man_dffe13[10].CLK
clock => aligned_dataa_man_dffe13[11].CLK
clock => aligned_dataa_man_dffe13[12].CLK
clock => aligned_dataa_man_dffe13[13].CLK
clock => aligned_dataa_man_dffe13[14].CLK
clock => aligned_dataa_man_dffe13[15].CLK
clock => aligned_dataa_man_dffe13[16].CLK
clock => aligned_dataa_man_dffe13[17].CLK
clock => aligned_dataa_man_dffe13[18].CLK
clock => aligned_dataa_man_dffe13[19].CLK
clock => aligned_dataa_man_dffe13[20].CLK
clock => aligned_dataa_man_dffe13[21].CLK
clock => aligned_dataa_man_dffe13[22].CLK
clock => aligned_dataa_man_dffe13[23].CLK
clock => aligned_dataa_man_dffe12[0].CLK
clock => aligned_dataa_man_dffe12[1].CLK
clock => aligned_dataa_man_dffe12[2].CLK
clock => aligned_dataa_man_dffe12[3].CLK
clock => aligned_dataa_man_dffe12[4].CLK
clock => aligned_dataa_man_dffe12[5].CLK
clock => aligned_dataa_man_dffe12[6].CLK
clock => aligned_dataa_man_dffe12[7].CLK
clock => aligned_dataa_man_dffe12[8].CLK
clock => aligned_dataa_man_dffe12[9].CLK
clock => aligned_dataa_man_dffe12[10].CLK
clock => aligned_dataa_man_dffe12[11].CLK
clock => aligned_dataa_man_dffe12[12].CLK
clock => aligned_dataa_man_dffe12[13].CLK
clock => aligned_dataa_man_dffe12[14].CLK
clock => aligned_dataa_man_dffe12[15].CLK
clock => aligned_dataa_man_dffe12[16].CLK
clock => aligned_dataa_man_dffe12[17].CLK
clock => aligned_dataa_man_dffe12[18].CLK
clock => aligned_dataa_man_dffe12[19].CLK
clock => aligned_dataa_man_dffe12[20].CLK
clock => aligned_dataa_man_dffe12[21].CLK
clock => aligned_dataa_man_dffe12[22].CLK
clock => aligned_dataa_man_dffe12[23].CLK
clock => aligned_dataa_exp_dffe14[0].CLK
clock => aligned_dataa_exp_dffe14[1].CLK
clock => aligned_dataa_exp_dffe14[2].CLK
clock => aligned_dataa_exp_dffe14[3].CLK
clock => aligned_dataa_exp_dffe14[4].CLK
clock => aligned_dataa_exp_dffe14[5].CLK
clock => aligned_dataa_exp_dffe14[6].CLK
clock => aligned_dataa_exp_dffe14[7].CLK
clock => aligned_dataa_exp_dffe13[0].CLK
clock => aligned_dataa_exp_dffe13[1].CLK
clock => aligned_dataa_exp_dffe13[2].CLK
clock => aligned_dataa_exp_dffe13[3].CLK
clock => aligned_dataa_exp_dffe13[4].CLK
clock => aligned_dataa_exp_dffe13[5].CLK
clock => aligned_dataa_exp_dffe13[6].CLK
clock => aligned_dataa_exp_dffe13[7].CLK
clock => aligned_dataa_exp_dffe12[0].CLK
clock => aligned_dataa_exp_dffe12[1].CLK
clock => aligned_dataa_exp_dffe12[2].CLK
clock => aligned_dataa_exp_dffe12[3].CLK
clock => aligned_dataa_exp_dffe12[4].CLK
clock => aligned_dataa_exp_dffe12[5].CLK
clock => aligned_dataa_exp_dffe12[6].CLK
clock => aligned_dataa_exp_dffe12[7].CLK
clock => add_sub_dffe25.CLK
clock => altfp_add_sub0_altbarrel_shift_n3g:rbarrel_shift.clock
clock => altfp_add_sub0_altpriority_encoder_ou8:leading_zeroes_cnt.clock
clock => altfp_add_sub0_altpriority_encoder_cna:trailing_zeros_cnt.clock
clock => lpm_add_sub:add_sub1.clock
clock => lpm_add_sub:add_sub2.clock
clock => lpm_add_sub:add_sub5.clock
clock => lpm_add_sub:man_2comp_res_lower.clock
clock => lpm_add_sub:man_2comp_res_upper0.clock
clock => lpm_add_sub:man_2comp_res_upper1.clock
clock => lpm_add_sub:man_add_sub_lower.clock
clock => lpm_add_sub:man_add_sub_upper0.clock
clock => lpm_add_sub:man_add_sub_upper1.clock
dataa[0] => wire_w_lg_w_dataa_range87w88w[0].IN0
dataa[0] => wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w[0].IN1
dataa[1] => wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w[1].IN1
dataa[1] => wire_w_lg_w_dataa_range87w88w[0].IN1
dataa[2] => wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w[2].IN1
dataa[2] => wire_w_lg_w_dataa_range93w94w[0].IN1
dataa[3] => wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w[3].IN1
dataa[3] => wire_w_lg_w_dataa_range99w100w[0].IN1
dataa[4] => wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w[4].IN1
dataa[4] => wire_w_lg_w_dataa_range105w106w[0].IN1
dataa[5] => wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w[5].IN1
dataa[5] => wire_w_lg_w_dataa_range111w112w[0].IN1
dataa[6] => wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w[6].IN1
dataa[6] => wire_w_lg_w_dataa_range117w118w[0].IN1
dataa[7] => wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w[7].IN1
dataa[7] => wire_w_lg_w_dataa_range123w124w[0].IN1
dataa[8] => wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w[8].IN1
dataa[8] => wire_w_lg_w_dataa_range129w130w[0].IN1
dataa[9] => wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w[9].IN1
dataa[9] => wire_w_lg_w_dataa_range135w136w[0].IN1
dataa[10] => wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w[10].IN1
dataa[10] => wire_w_lg_w_dataa_range141w142w[0].IN1
dataa[11] => wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w[11].IN1
dataa[11] => wire_w_lg_w_dataa_range147w148w[0].IN1
dataa[12] => wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w[12].IN1
dataa[12] => wire_w_lg_w_dataa_range153w154w[0].IN1
dataa[13] => wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w[13].IN1
dataa[13] => wire_w_lg_w_dataa_range159w160w[0].IN1
dataa[14] => wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w[14].IN1
dataa[14] => wire_w_lg_w_dataa_range165w166w[0].IN1
dataa[15] => wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w[15].IN1
dataa[15] => wire_w_lg_w_dataa_range171w172w[0].IN1
dataa[16] => wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w[16].IN1
dataa[16] => wire_w_lg_w_dataa_range177w178w[0].IN1
dataa[17] => wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w[17].IN1
dataa[17] => wire_w_lg_w_dataa_range183w184w[0].IN1
dataa[18] => wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w[18].IN1
dataa[18] => wire_w_lg_w_dataa_range189w190w[0].IN1
dataa[19] => wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w[19].IN1
dataa[19] => wire_w_lg_w_dataa_range195w196w[0].IN1
dataa[20] => wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w[20].IN1
dataa[20] => wire_w_lg_w_dataa_range201w202w[0].IN1
dataa[21] => wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w[21].IN1
dataa[21] => wire_w_lg_w_dataa_range207w208w[0].IN1
dataa[22] => wire_w_lg_w_lg_input_dataa_denormal_dffe11_wo233w243w[22].IN1
dataa[22] => wire_w_man_a_not_zero_w_range215w[0].IN1
dataa[23] => aligned_dataa_exp_w[0].IN1
dataa[23] => wire_w_lg_w_dataa_range17w23w[0].IN0
dataa[23] => wire_w_lg_w_dataa_range17w18w[0].IN0
dataa[24] => wire_w_lg_w_dataa_range17w23w[0].IN1
dataa[24] => wire_w_lg_w_dataa_range17w18w[0].IN1
dataa[24] => aligned_dataa_exp_w[1].IN1
dataa[25] => wire_w_lg_w_dataa_range27w33w[0].IN1
dataa[25] => wire_w_lg_w_dataa_range27w28w[0].IN1
dataa[25] => aligned_dataa_exp_w[2].IN1
dataa[26] => wire_w_lg_w_dataa_range37w43w[0].IN1
dataa[26] => wire_w_lg_w_dataa_range37w38w[0].IN1
dataa[26] => aligned_dataa_exp_w[3].IN1
dataa[27] => wire_w_lg_w_dataa_range47w53w[0].IN1
dataa[27] => wire_w_lg_w_dataa_range47w48w[0].IN1
dataa[27] => aligned_dataa_exp_w[4].IN1
dataa[28] => wire_w_lg_w_dataa_range57w63w[0].IN1
dataa[28] => wire_w_lg_w_dataa_range57w58w[0].IN1
dataa[28] => aligned_dataa_exp_w[5].IN1
dataa[29] => wire_w_lg_w_dataa_range67w73w[0].IN1
dataa[29] => wire_w_lg_w_dataa_range67w68w[0].IN1
dataa[29] => aligned_dataa_exp_w[6].IN1
dataa[30] => wire_w_exp_a_all_one_w_range84w[0].IN1
dataa[30] => wire_w_lg_w_dataa_range77w78w[0].IN1
dataa[30] => aligned_dataa_exp_w[7].IN1
dataa[31] => aligned_dataa_sign_dffe12.DATAIN
datab[0] => wire_w_lg_w_datab_range90w91w[0].IN0
datab[0] => wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w[0].IN1
datab[1] => wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w[1].IN1
datab[1] => wire_w_lg_w_datab_range90w91w[0].IN1
datab[2] => wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w[2].IN1
datab[2] => wire_w_lg_w_datab_range96w97w[0].IN1
datab[3] => wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w[3].IN1
datab[3] => wire_w_lg_w_datab_range102w103w[0].IN1
datab[4] => wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w[4].IN1
datab[4] => wire_w_lg_w_datab_range108w109w[0].IN1
datab[5] => wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w[5].IN1
datab[5] => wire_w_lg_w_datab_range114w115w[0].IN1
datab[6] => wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w[6].IN1
datab[6] => wire_w_lg_w_datab_range120w121w[0].IN1
datab[7] => wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w[7].IN1
datab[7] => wire_w_lg_w_datab_range126w127w[0].IN1
datab[8] => wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w[8].IN1
datab[8] => wire_w_lg_w_datab_range132w133w[0].IN1
datab[9] => wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w[9].IN1
datab[9] => wire_w_lg_w_datab_range138w139w[0].IN1
datab[10] => wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w[10].IN1
datab[10] => wire_w_lg_w_datab_range144w145w[0].IN1
datab[11] => wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w[11].IN1
datab[11] => wire_w_lg_w_datab_range150w151w[0].IN1
datab[12] => wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w[12].IN1
datab[12] => wire_w_lg_w_datab_range156w157w[0].IN1
datab[13] => wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w[13].IN1
datab[13] => wire_w_lg_w_datab_range162w163w[0].IN1
datab[14] => wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w[14].IN1
datab[14] => wire_w_lg_w_datab_range168w169w[0].IN1
datab[15] => wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w[15].IN1
datab[15] => wire_w_lg_w_datab_range174w175w[0].IN1
datab[16] => wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w[16].IN1
datab[16] => wire_w_lg_w_datab_range180w181w[0].IN1
datab[17] => wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w[17].IN1
datab[17] => wire_w_lg_w_datab_range186w187w[0].IN1
datab[18] => wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w[18].IN1
datab[18] => wire_w_lg_w_datab_range192w193w[0].IN1
datab[19] => wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w[19].IN1
datab[19] => wire_w_lg_w_datab_range198w199w[0].IN1
datab[20] => wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w[20].IN1
datab[20] => wire_w_lg_w_datab_range204w205w[0].IN1
datab[21] => wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w[21].IN1
datab[21] => wire_w_lg_w_datab_range210w211w[0].IN1
datab[22] => wire_w_lg_w_lg_input_datab_denormal_dffe11_wo252w262w[22].IN1
datab[22] => wire_w_man_b_not_zero_w_range218w[0].IN1
datab[23] => aligned_datab_exp_w[0].IN1
datab[23] => wire_w_lg_w_datab_range20w25w[0].IN0
datab[23] => wire_w_lg_w_datab_range20w21w[0].IN0
datab[24] => wire_w_lg_w_datab_range20w25w[0].IN1
datab[24] => wire_w_lg_w_datab_range20w21w[0].IN1
datab[24] => aligned_datab_exp_w[1].IN1
datab[25] => wire_w_lg_w_datab_range30w35w[0].IN1
datab[25] => wire_w_lg_w_datab_range30w31w[0].IN1
datab[25] => aligned_datab_exp_w[2].IN1
datab[26] => wire_w_lg_w_datab_range40w45w[0].IN1
datab[26] => wire_w_lg_w_datab_range40w41w[0].IN1
datab[26] => aligned_datab_exp_w[3].IN1
datab[27] => wire_w_lg_w_datab_range50w55w[0].IN1
datab[27] => wire_w_lg_w_datab_range50w51w[0].IN1
datab[27] => aligned_datab_exp_w[4].IN1
datab[28] => wire_w_lg_w_datab_range60w65w[0].IN1
datab[28] => wire_w_lg_w_datab_range60w61w[0].IN1
datab[28] => aligned_datab_exp_w[5].IN1
datab[29] => wire_w_lg_w_datab_range70w75w[0].IN1
datab[29] => wire_w_lg_w_datab_range70w71w[0].IN1
datab[29] => aligned_datab_exp_w[6].IN1
datab[30] => wire_w_exp_b_all_one_w_range86w[0].IN1
datab[30] => wire_w_lg_w_datab_range80w81w[0].IN1
datab[30] => aligned_datab_exp_w[7].IN1
datab[31] => aligned_datab_sign_dffe12.DATAIN
result[0] <= man_out_dffe5[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= man_out_dffe5[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= man_out_dffe5[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= man_out_dffe5[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= man_out_dffe5[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= man_out_dffe5[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= man_out_dffe5[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= man_out_dffe5[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= man_out_dffe5[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= man_out_dffe5[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= man_out_dffe5[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= man_out_dffe5[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= man_out_dffe5[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= man_out_dffe5[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= man_out_dffe5[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= man_out_dffe5[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= man_out_dffe5[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= man_out_dffe5[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= man_out_dffe5[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= man_out_dffe5[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= man_out_dffe5[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= man_out_dffe5[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= man_out_dffe5[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= exp_out_dffe5[0].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= exp_out_dffe5[1].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= exp_out_dffe5[2].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= exp_out_dffe5[3].DB_MAX_OUTPUT_PORT_TYPE
result[27] <= exp_out_dffe5[4].DB_MAX_OUTPUT_PORT_TYPE
result[28] <= exp_out_dffe5[5].DB_MAX_OUTPUT_PORT_TYPE
result[29] <= exp_out_dffe5[6].DB_MAX_OUTPUT_PORT_TYPE
result[30] <= exp_out_dffe5[7].DB_MAX_OUTPUT_PORT_TYPE
result[31] <= sign_out_dffe5.DB_MAX_OUTPUT_PORT_TYPE


|final|altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component|altfp_add_sub0_altbarrel_shift_h0e:lbarrel_shift
aclr => sbit_piper1d[0].ACLR
aclr => sbit_piper1d[1].ACLR
aclr => sbit_piper1d[2].ACLR
aclr => sbit_piper1d[3].ACLR
aclr => sbit_piper1d[4].ACLR
aclr => sbit_piper1d[5].ACLR
aclr => sbit_piper1d[6].ACLR
aclr => sbit_piper1d[7].ACLR
aclr => sbit_piper1d[8].ACLR
aclr => sbit_piper1d[9].ACLR
aclr => sbit_piper1d[10].ACLR
aclr => sbit_piper1d[11].ACLR
aclr => sbit_piper1d[12].ACLR
aclr => sbit_piper1d[13].ACLR
aclr => sbit_piper1d[14].ACLR
aclr => sbit_piper1d[15].ACLR
aclr => sbit_piper1d[16].ACLR
aclr => sbit_piper1d[17].ACLR
aclr => sbit_piper1d[18].ACLR
aclr => sbit_piper1d[19].ACLR
aclr => sbit_piper1d[20].ACLR
aclr => sbit_piper1d[21].ACLR
aclr => sbit_piper1d[22].ACLR
aclr => sbit_piper1d[23].ACLR
aclr => sbit_piper1d[24].ACLR
aclr => sbit_piper1d[25].ACLR
clk_en => sbit_piper1d[0].ENA
clk_en => sbit_piper1d[25].ENA
clk_en => sbit_piper1d[24].ENA
clk_en => sbit_piper1d[23].ENA
clk_en => sbit_piper1d[22].ENA
clk_en => sbit_piper1d[21].ENA
clk_en => sbit_piper1d[20].ENA
clk_en => sbit_piper1d[19].ENA
clk_en => sbit_piper1d[18].ENA
clk_en => sbit_piper1d[17].ENA
clk_en => sbit_piper1d[16].ENA
clk_en => sbit_piper1d[15].ENA
clk_en => sbit_piper1d[14].ENA
clk_en => sbit_piper1d[13].ENA
clk_en => sbit_piper1d[12].ENA
clk_en => sbit_piper1d[11].ENA
clk_en => sbit_piper1d[10].ENA
clk_en => sbit_piper1d[9].ENA
clk_en => sbit_piper1d[8].ENA
clk_en => sbit_piper1d[7].ENA
clk_en => sbit_piper1d[6].ENA
clk_en => sbit_piper1d[5].ENA
clk_en => sbit_piper1d[4].ENA
clk_en => sbit_piper1d[3].ENA
clk_en => sbit_piper1d[2].ENA
clk_en => sbit_piper1d[1].ENA
clock => sbit_piper1d[0].CLK
clock => sbit_piper1d[1].CLK
clock => sbit_piper1d[2].CLK
clock => sbit_piper1d[3].CLK
clock => sbit_piper1d[4].CLK
clock => sbit_piper1d[5].CLK
clock => sbit_piper1d[6].CLK
clock => sbit_piper1d[7].CLK
clock => sbit_piper1d[8].CLK
clock => sbit_piper1d[9].CLK
clock => sbit_piper1d[10].CLK
clock => sbit_piper1d[11].CLK
clock => sbit_piper1d[12].CLK
clock => sbit_piper1d[13].CLK
clock => sbit_piper1d[14].CLK
clock => sbit_piper1d[15].CLK
clock => sbit_piper1d[16].CLK
clock => sbit_piper1d[17].CLK
clock => sbit_piper1d[18].CLK
clock => sbit_piper1d[19].CLK
clock => sbit_piper1d[20].CLK
clock => sbit_piper1d[21].CLK
clock => sbit_piper1d[22].CLK
clock => sbit_piper1d[23].CLK
clock => sbit_piper1d[24].CLK
clock => sbit_piper1d[25].CLK
data[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w673w674w[0].IN0
data[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w681w682w[1].IN0
data[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w681w682w[2].IN0
data[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w673w674w[1].IN0
data[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w681w682w[3].IN0
data[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w673w674w[2].IN0
data[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w681w682w[4].IN0
data[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w673w674w[3].IN0
data[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w681w682w[5].IN0
data[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w673w674w[4].IN0
data[5] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w681w682w[6].IN0
data[5] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w673w674w[5].IN0
data[6] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w681w682w[7].IN0
data[6] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w673w674w[6].IN0
data[7] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w681w682w[8].IN0
data[7] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w673w674w[7].IN0
data[8] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w681w682w[9].IN0
data[8] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w673w674w[8].IN0
data[9] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w681w682w[10].IN0
data[9] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w673w674w[9].IN0
data[10] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w681w682w[11].IN0
data[10] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w673w674w[10].IN0
data[11] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w681w682w[12].IN0
data[11] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w673w674w[11].IN0
data[12] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w681w682w[13].IN0
data[12] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w673w674w[12].IN0
data[13] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w681w682w[14].IN0
data[13] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w673w674w[13].IN0
data[14] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w681w682w[15].IN0
data[14] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w673w674w[14].IN0
data[15] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w681w682w[16].IN0
data[15] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w673w674w[15].IN0
data[16] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w681w682w[17].IN0
data[16] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w673w674w[16].IN0
data[17] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w681w682w[18].IN0
data[17] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w673w674w[17].IN0
data[18] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w681w682w[19].IN0
data[18] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w673w674w[18].IN0
data[19] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w681w682w[20].IN0
data[19] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w673w674w[19].IN0
data[20] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w681w682w[21].IN0
data[20] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w673w674w[20].IN0
data[21] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w681w682w[22].IN0
data[21] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w673w674w[21].IN0
data[22] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w681w682w[23].IN0
data[22] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w673w674w[22].IN0
data[23] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w681w682w[24].IN0
data[23] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w673w674w[23].IN0
data[24] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w681w682w[25].IN0
data[24] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w673w674w[24].IN0
data[25] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w673w674w[25].IN0
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w673w674w[0].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w673w674w[1].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w673w674w[2].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w673w674w[3].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w673w674w[4].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w673w674w[5].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w673w674w[6].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w673w674w[7].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w673w674w[8].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w673w674w[9].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w673w674w[10].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w673w674w[11].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w673w674w[12].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w673w674w[13].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w673w674w[14].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w673w674w[15].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w673w674w[16].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w673w674w[17].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w673w674w[18].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w673w674w[19].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w673w674w[20].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w673w674w[21].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w673w674w[22].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w673w674w[23].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w673w674w[24].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w673w674w[25].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w681w682w[1].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w681w682w[2].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w681w682w[3].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w681w682w[4].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w681w682w[5].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w681w682w[6].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w681w682w[7].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w681w682w[8].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w681w682w[9].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w681w682w[10].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w681w682w[11].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w681w682w[12].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w681w682w[13].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w681w682w[14].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w681w682w[15].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w681w682w[16].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w681w682w[17].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w681w682w[18].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w681w682w[19].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w681w682w[20].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w681w682w[21].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w681w682w[22].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w681w682w[23].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w681w682w[24].IN1
distance[0] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range668w681w682w[25].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w694w695w[0].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w694w695w[1].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w694w695w[2].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w694w695w[3].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w694w695w[4].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w694w695w[5].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w694w695w[6].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w694w695w[7].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w694w695w[8].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w694w695w[9].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w694w695w[10].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w694w695w[11].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w694w695w[12].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w694w695w[13].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w694w695w[14].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w694w695w[15].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w694w695w[16].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w694w695w[17].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w694w695w[18].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w694w695w[19].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w694w695w[20].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w694w695w[21].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w694w695w[22].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w694w695w[23].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w694w695w[24].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w694w695w[25].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w702w703w[2].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w702w703w[3].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w702w703w[4].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w702w703w[5].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w702w703w[6].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w702w703w[7].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w702w703w[8].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w702w703w[9].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w702w703w[10].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w702w703w[11].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w702w703w[12].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w702w703w[13].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w702w703w[14].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w702w703w[15].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w702w703w[16].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w702w703w[17].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w702w703w[18].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w702w703w[19].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w702w703w[20].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w702w703w[21].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w702w703w[22].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w702w703w[23].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w702w703w[24].IN1
distance[1] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range689w702w703w[25].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w716w717w[0].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w716w717w[1].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w716w717w[2].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w716w717w[3].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w716w717w[4].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w716w717w[5].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w716w717w[6].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w716w717w[7].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w716w717w[8].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w716w717w[9].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w716w717w[10].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w716w717w[11].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w716w717w[12].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w716w717w[13].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w716w717w[14].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w716w717w[15].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w716w717w[16].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w716w717w[17].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w716w717w[18].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w716w717w[19].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w716w717w[20].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w716w717w[21].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w716w717w[22].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w716w717w[23].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w716w717w[24].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w716w717w[25].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w724w725w[4].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w724w725w[5].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w724w725w[6].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w724w725w[7].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w724w725w[8].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w724w725w[9].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w724w725w[10].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w724w725w[11].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w724w725w[12].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w724w725w[13].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w724w725w[14].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w724w725w[15].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w724w725w[16].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w724w725w[17].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w724w725w[18].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w724w725w[19].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w724w725w[20].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w724w725w[21].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w724w725w[22].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w724w725w[23].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w724w725w[24].IN1
distance[2] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range711w724w725w[25].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w738w739w[0].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w738w739w[1].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w738w739w[2].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w738w739w[3].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w738w739w[4].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w738w739w[5].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w738w739w[6].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w738w739w[7].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w738w739w[8].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w738w739w[9].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w738w739w[10].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w738w739w[11].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w738w739w[12].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w738w739w[13].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w738w739w[14].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w738w739w[15].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w738w739w[16].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w738w739w[17].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w738w739w[18].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w738w739w[19].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w738w739w[20].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w738w739w[21].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w738w739w[22].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w738w739w[23].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w738w739w[24].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w738w739w[25].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w746w747w[8].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w746w747w[9].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w746w747w[10].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w746w747w[11].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w746w747w[12].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w746w747w[13].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w746w747w[14].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w746w747w[15].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w746w747w[16].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w746w747w[17].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w746w747w[18].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w746w747w[19].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w746w747w[20].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w746w747w[21].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w746w747w[22].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w746w747w[23].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w746w747w[24].IN1
distance[3] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range733w746w747w[25].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w760w761w[0].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w760w761w[1].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w760w761w[2].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w760w761w[3].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w760w761w[4].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w760w761w[5].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w760w761w[6].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w760w761w[7].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w760w761w[8].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w760w761w[9].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w760w761w[10].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w760w761w[11].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w760w761w[12].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w760w761w[13].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w760w761w[14].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w760w761w[15].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w760w761w[16].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w760w761w[17].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w760w761w[18].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w760w761w[19].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w760w761w[20].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w760w761w[21].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w760w761w[22].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w760w761w[23].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w760w761w[24].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w760w761w[25].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w768w769w[16].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w768w769w[17].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w768w769w[18].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w768w769w[19].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w768w769w[20].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w768w769w[21].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w768w769w[22].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w768w769w[23].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w768w769w[24].IN1
distance[4] => wire_lbarrel_shift_w_lg_w_lg_w_sel_w_range755w768w769w[25].IN1
result[0] <= sbit_piper1d[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= sbit_piper1d[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= sbit_piper1d[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= sbit_piper1d[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= sbit_piper1d[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= sbit_piper1d[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= sbit_piper1d[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= sbit_piper1d[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= sbit_piper1d[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= sbit_piper1d[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= sbit_piper1d[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= sbit_piper1d[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= sbit_piper1d[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= sbit_piper1d[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= sbit_piper1d[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= sbit_piper1d[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= sbit_piper1d[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= sbit_piper1d[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= sbit_piper1d[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= sbit_piper1d[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= sbit_piper1d[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= sbit_piper1d[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= sbit_piper1d[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= sbit_piper1d[23].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= sbit_piper1d[24].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= sbit_piper1d[25].DB_MAX_OUTPUT_PORT_TYPE


|final|altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component|altfp_add_sub0_altbarrel_shift_n3g:rbarrel_shift
aclr => sel_pipec4r1d.ACLR
aclr => sel_pipec3r1d.ACLR
aclr => sbit_piper1d[0].ACLR
aclr => sbit_piper1d[1].ACLR
aclr => sbit_piper1d[2].ACLR
aclr => sbit_piper1d[3].ACLR
aclr => sbit_piper1d[4].ACLR
aclr => sbit_piper1d[5].ACLR
aclr => sbit_piper1d[6].ACLR
aclr => sbit_piper1d[7].ACLR
aclr => sbit_piper1d[8].ACLR
aclr => sbit_piper1d[9].ACLR
aclr => sbit_piper1d[10].ACLR
aclr => sbit_piper1d[11].ACLR
aclr => sbit_piper1d[12].ACLR
aclr => sbit_piper1d[13].ACLR
aclr => sbit_piper1d[14].ACLR
aclr => sbit_piper1d[15].ACLR
aclr => sbit_piper1d[16].ACLR
aclr => sbit_piper1d[17].ACLR
aclr => sbit_piper1d[18].ACLR
aclr => sbit_piper1d[19].ACLR
aclr => sbit_piper1d[20].ACLR
aclr => sbit_piper1d[21].ACLR
aclr => sbit_piper1d[22].ACLR
aclr => sbit_piper1d[23].ACLR
aclr => sbit_piper1d[24].ACLR
aclr => sbit_piper1d[25].ACLR
aclr => dir_pipe[0].ACLR
clk_en => sel_pipec4r1d.ENA
clk_en => dir_pipe[0].ENA
clk_en => sbit_piper1d[25].ENA
clk_en => sbit_piper1d[24].ENA
clk_en => sbit_piper1d[23].ENA
clk_en => sbit_piper1d[22].ENA
clk_en => sbit_piper1d[21].ENA
clk_en => sbit_piper1d[20].ENA
clk_en => sbit_piper1d[19].ENA
clk_en => sbit_piper1d[18].ENA
clk_en => sbit_piper1d[17].ENA
clk_en => sbit_piper1d[16].ENA
clk_en => sbit_piper1d[15].ENA
clk_en => sbit_piper1d[14].ENA
clk_en => sbit_piper1d[13].ENA
clk_en => sbit_piper1d[12].ENA
clk_en => sbit_piper1d[11].ENA
clk_en => sbit_piper1d[10].ENA
clk_en => sbit_piper1d[9].ENA
clk_en => sbit_piper1d[8].ENA
clk_en => sbit_piper1d[7].ENA
clk_en => sbit_piper1d[6].ENA
clk_en => sbit_piper1d[5].ENA
clk_en => sbit_piper1d[4].ENA
clk_en => sbit_piper1d[3].ENA
clk_en => sbit_piper1d[2].ENA
clk_en => sbit_piper1d[1].ENA
clk_en => sbit_piper1d[0].ENA
clk_en => sel_pipec3r1d.ENA
clock => sel_pipec4r1d.CLK
clock => sel_pipec3r1d.CLK
clock => sbit_piper1d[0].CLK
clock => sbit_piper1d[1].CLK
clock => sbit_piper1d[2].CLK
clock => sbit_piper1d[3].CLK
clock => sbit_piper1d[4].CLK
clock => sbit_piper1d[5].CLK
clock => sbit_piper1d[6].CLK
clock => sbit_piper1d[7].CLK
clock => sbit_piper1d[8].CLK
clock => sbit_piper1d[9].CLK
clock => sbit_piper1d[10].CLK
clock => sbit_piper1d[11].CLK
clock => sbit_piper1d[12].CLK
clock => sbit_piper1d[13].CLK
clock => sbit_piper1d[14].CLK
clock => sbit_piper1d[15].CLK
clock => sbit_piper1d[16].CLK
clock => sbit_piper1d[17].CLK
clock => sbit_piper1d[18].CLK
clock => sbit_piper1d[19].CLK
clock => sbit_piper1d[20].CLK
clock => sbit_piper1d[21].CLK
clock => sbit_piper1d[22].CLK
clock => sbit_piper1d[23].CLK
clock => sbit_piper1d[24].CLK
clock => sbit_piper1d[25].CLK
clock => dir_pipe[0].CLK
data[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range783w788w789w[0].IN0
data[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range783w792w793w[0].IN0
data[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range783w788w789w[1].IN0
data[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range783w792w793w[1].IN0
data[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range783w788w789w[2].IN0
data[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range783w792w793w[2].IN0
data[3] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range783w788w789w[3].IN0
data[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range783w792w793w[3].IN0
data[4] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range783w788w789w[4].IN0
data[5] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range783w792w793w[4].IN0
data[5] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range783w788w789w[5].IN0
data[6] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range783w792w793w[5].IN0
data[6] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range783w788w789w[6].IN0
data[7] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range783w792w793w[6].IN0
data[7] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range783w788w789w[7].IN0
data[8] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range783w792w793w[7].IN0
data[8] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range783w788w789w[8].IN0
data[9] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range783w792w793w[8].IN0
data[9] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range783w788w789w[9].IN0
data[10] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range783w792w793w[9].IN0
data[10] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range783w788w789w[10].IN0
data[11] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range783w792w793w[10].IN0
data[11] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range783w788w789w[11].IN0
data[12] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range783w792w793w[11].IN0
data[12] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range783w788w789w[12].IN0
data[13] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range783w792w793w[12].IN0
data[13] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range783w788w789w[13].IN0
data[14] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range783w792w793w[13].IN0
data[14] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range783w788w789w[14].IN0
data[15] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range783w792w793w[14].IN0
data[15] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range783w788w789w[15].IN0
data[16] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range783w792w793w[15].IN0
data[16] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range783w788w789w[16].IN0
data[17] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range783w792w793w[16].IN0
data[17] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range783w788w789w[17].IN0
data[18] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range783w792w793w[17].IN0
data[18] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range783w788w789w[18].IN0
data[19] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range783w792w793w[18].IN0
data[19] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range783w788w789w[19].IN0
data[20] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range783w792w793w[19].IN0
data[20] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range783w788w789w[20].IN0
data[21] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range783w792w793w[20].IN0
data[21] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range783w788w789w[21].IN0
data[22] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range783w792w793w[21].IN0
data[22] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range783w788w789w[22].IN0
data[23] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range783w792w793w[22].IN0
data[23] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range783w788w789w[23].IN0
data[24] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range783w792w793w[23].IN0
data[24] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range783w788w789w[24].IN0
data[25] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range783w788w789w[25].IN0
data[25] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range783w792w793w[24].IN0
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range783w792w793w[0].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range783w792w793w[1].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range783w792w793w[2].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range783w792w793w[3].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range783w792w793w[4].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range783w792w793w[5].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range783w792w793w[6].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range783w792w793w[7].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range783w792w793w[8].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range783w792w793w[9].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range783w792w793w[10].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range783w792w793w[11].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range783w792w793w[12].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range783w792w793w[13].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range783w792w793w[14].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range783w792w793w[15].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range783w792w793w[16].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range783w792w793w[17].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range783w792w793w[18].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range783w792w793w[19].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range783w792w793w[20].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range783w792w793w[21].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range783w792w793w[22].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range783w792w793w[23].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range783w792w793w[24].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range783w788w789w[0].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range783w788w789w[1].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range783w788w789w[2].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range783w788w789w[3].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range783w788w789w[4].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range783w788w789w[5].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range783w788w789w[6].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range783w788w789w[7].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range783w788w789w[8].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range783w788w789w[9].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range783w788w789w[10].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range783w788w789w[11].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range783w788w789w[12].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range783w788w789w[13].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range783w788w789w[14].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range783w788w789w[15].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range783w788w789w[16].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range783w788w789w[17].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range783w788w789w[18].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range783w788w789w[19].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range783w788w789w[20].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range783w788w789w[21].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range783w788w789w[22].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range783w788w789w[23].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range783w788w789w[24].IN1
distance[0] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range783w788w789w[25].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range804w813w814w[0].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range804w813w814w[1].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range804w813w814w[2].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range804w813w814w[3].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range804w813w814w[4].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range804w813w814w[5].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range804w813w814w[6].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range804w813w814w[7].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range804w813w814w[8].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range804w813w814w[9].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range804w813w814w[10].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range804w813w814w[11].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range804w813w814w[12].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range804w813w814w[13].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range804w813w814w[14].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range804w813w814w[15].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range804w813w814w[16].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range804w813w814w[17].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range804w813w814w[18].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range804w813w814w[19].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range804w813w814w[20].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range804w813w814w[21].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range804w813w814w[22].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range804w813w814w[23].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range804w809w810w[0].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range804w809w810w[1].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range804w809w810w[2].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range804w809w810w[3].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range804w809w810w[4].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range804w809w810w[5].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range804w809w810w[6].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range804w809w810w[7].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range804w809w810w[8].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range804w809w810w[9].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range804w809w810w[10].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range804w809w810w[11].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range804w809w810w[12].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range804w809w810w[13].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range804w809w810w[14].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range804w809w810w[15].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range804w809w810w[16].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range804w809w810w[17].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range804w809w810w[18].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range804w809w810w[19].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range804w809w810w[20].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range804w809w810w[21].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range804w809w810w[22].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range804w809w810w[23].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range804w809w810w[24].IN1
distance[1] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range804w809w810w[25].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range826w835w836w[0].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range826w835w836w[1].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range826w835w836w[2].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range826w835w836w[3].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range826w835w836w[4].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range826w835w836w[5].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range826w835w836w[6].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range826w835w836w[7].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range826w835w836w[8].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range826w835w836w[9].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range826w835w836w[10].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range826w835w836w[11].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range826w835w836w[12].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range826w835w836w[13].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range826w835w836w[14].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range826w835w836w[15].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range826w835w836w[16].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range826w835w836w[17].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range826w835w836w[18].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range826w835w836w[19].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range826w835w836w[20].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range826w835w836w[21].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range826w831w832w[0].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range826w831w832w[1].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range826w831w832w[2].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range826w831w832w[3].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range826w831w832w[4].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range826w831w832w[5].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range826w831w832w[6].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range826w831w832w[7].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range826w831w832w[8].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range826w831w832w[9].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range826w831w832w[10].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range826w831w832w[11].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range826w831w832w[12].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range826w831w832w[13].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range826w831w832w[14].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range826w831w832w[15].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range826w831w832w[16].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range826w831w832w[17].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range826w831w832w[18].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range826w831w832w[19].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range826w831w832w[20].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range826w831w832w[21].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range826w831w832w[22].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range826w831w832w[23].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range826w831w832w[24].IN1
distance[2] => wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range826w831w832w[25].IN1
distance[3] => sel_pipec3r1d.DATAIN
distance[4] => sel_pipec4r1d.DATAIN
result[0] <= wire_rbarrel_shift_w883w.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= wire_rbarrel_shift_w883w.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= wire_rbarrel_shift_w883w.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= wire_rbarrel_shift_w883w.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= wire_rbarrel_shift_w883w.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= wire_rbarrel_shift_w883w.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= wire_rbarrel_shift_w883w.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= wire_rbarrel_shift_w883w.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= wire_rbarrel_shift_w883w.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= wire_rbarrel_shift_w883w.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range868w872w873w[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range868w872w873w[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range868w872w873w[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range868w872w873w[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range868w872w873w[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= wire_rbarrel_shift_w_lg_w_lg_w_sel_w_range868w872w873w[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= wire_rbarrel_shift_w883w.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= wire_rbarrel_shift_w883w.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= wire_rbarrel_shift_w883w.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= wire_rbarrel_shift_w883w.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= wire_rbarrel_shift_w883w.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= wire_rbarrel_shift_w883w.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= wire_rbarrel_shift_w883w.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= wire_rbarrel_shift_w883w.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= wire_rbarrel_shift_w883w.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= wire_rbarrel_shift_w883w.DB_MAX_OUTPUT_PORT_TYPE


|final|altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component|altfp_add_sub0_altpriority_encoder_ou8:leading_zeroes_cnt
aclr => pipeline_q_dffe[0].ACLR
aclr => pipeline_q_dffe[1].ACLR
aclr => pipeline_q_dffe[2].ACLR
aclr => pipeline_q_dffe[3].ACLR
aclr => pipeline_q_dffe[4].ACLR
clk_en => pipeline_q_dffe[4].ENA
clk_en => pipeline_q_dffe[3].ENA
clk_en => pipeline_q_dffe[2].ENA
clk_en => pipeline_q_dffe[1].ENA
clk_en => pipeline_q_dffe[0].ENA
clock => pipeline_q_dffe[0].CLK
clock => pipeline_q_dffe[1].CLK
clock => pipeline_q_dffe[2].CLK
clock => pipeline_q_dffe[3].CLK
clock => pipeline_q_dffe[4].CLK
data[0] => altfp_add_sub0_altpriority_encoder_uv8:altpriority_encoder7.data[0]
data[1] => altfp_add_sub0_altpriority_encoder_uv8:altpriority_encoder7.data[1]
data[2] => altfp_add_sub0_altpriority_encoder_uv8:altpriority_encoder7.data[2]
data[3] => altfp_add_sub0_altpriority_encoder_uv8:altpriority_encoder7.data[3]
data[4] => altfp_add_sub0_altpriority_encoder_uv8:altpriority_encoder7.data[4]
data[5] => altfp_add_sub0_altpriority_encoder_uv8:altpriority_encoder7.data[5]
data[6] => altfp_add_sub0_altpriority_encoder_uv8:altpriority_encoder7.data[6]
data[7] => altfp_add_sub0_altpriority_encoder_uv8:altpriority_encoder7.data[7]
data[8] => altfp_add_sub0_altpriority_encoder_uv8:altpriority_encoder7.data[8]
data[9] => altfp_add_sub0_altpriority_encoder_uv8:altpriority_encoder7.data[9]
data[10] => altfp_add_sub0_altpriority_encoder_uv8:altpriority_encoder7.data[10]
data[11] => altfp_add_sub0_altpriority_encoder_uv8:altpriority_encoder7.data[11]
data[12] => altfp_add_sub0_altpriority_encoder_uv8:altpriority_encoder7.data[12]
data[13] => altfp_add_sub0_altpriority_encoder_uv8:altpriority_encoder7.data[13]
data[14] => altfp_add_sub0_altpriority_encoder_uv8:altpriority_encoder7.data[14]
data[15] => altfp_add_sub0_altpriority_encoder_uv8:altpriority_encoder7.data[15]
data[16] => altfp_add_sub0_altpriority_encoder_ue9:altpriority_encoder8.data[0]
data[17] => altfp_add_sub0_altpriority_encoder_ue9:altpriority_encoder8.data[1]
data[18] => altfp_add_sub0_altpriority_encoder_ue9:altpriority_encoder8.data[2]
data[19] => altfp_add_sub0_altpriority_encoder_ue9:altpriority_encoder8.data[3]
data[20] => altfp_add_sub0_altpriority_encoder_ue9:altpriority_encoder8.data[4]
data[21] => altfp_add_sub0_altpriority_encoder_ue9:altpriority_encoder8.data[5]
data[22] => altfp_add_sub0_altpriority_encoder_ue9:altpriority_encoder8.data[6]
data[23] => altfp_add_sub0_altpriority_encoder_ue9:altpriority_encoder8.data[7]
data[24] => altfp_add_sub0_altpriority_encoder_ue9:altpriority_encoder8.data[8]
data[25] => altfp_add_sub0_altpriority_encoder_ue9:altpriority_encoder8.data[9]
data[26] => altfp_add_sub0_altpriority_encoder_ue9:altpriority_encoder8.data[10]
data[27] => altfp_add_sub0_altpriority_encoder_ue9:altpriority_encoder8.data[11]
data[28] => altfp_add_sub0_altpriority_encoder_ue9:altpriority_encoder8.data[12]
data[29] => altfp_add_sub0_altpriority_encoder_ue9:altpriority_encoder8.data[13]
data[30] => altfp_add_sub0_altpriority_encoder_ue9:altpriority_encoder8.data[14]
data[31] => altfp_add_sub0_altpriority_encoder_ue9:altpriority_encoder8.data[15]
q[0] <= pipeline_q_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= pipeline_q_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= pipeline_q_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= pipeline_q_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= pipeline_q_dffe[4].DB_MAX_OUTPUT_PORT_TYPE


|final|altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component|altfp_add_sub0_altpriority_encoder_ou8:leading_zeroes_cnt|altfp_add_sub0_altpriority_encoder_uv8:altpriority_encoder7
data[0] => altfp_add_sub0_altpriority_encoder_bv7:altpriority_encoder9.data[0]
data[1] => altfp_add_sub0_altpriority_encoder_bv7:altpriority_encoder9.data[1]
data[2] => altfp_add_sub0_altpriority_encoder_bv7:altpriority_encoder9.data[2]
data[3] => altfp_add_sub0_altpriority_encoder_bv7:altpriority_encoder9.data[3]
data[4] => altfp_add_sub0_altpriority_encoder_bv7:altpriority_encoder9.data[4]
data[5] => altfp_add_sub0_altpriority_encoder_bv7:altpriority_encoder9.data[5]
data[6] => altfp_add_sub0_altpriority_encoder_bv7:altpriority_encoder9.data[6]
data[7] => altfp_add_sub0_altpriority_encoder_bv7:altpriority_encoder9.data[7]
data[8] => altfp_add_sub0_altpriority_encoder_be8:altpriority_encoder10.data[0]
data[9] => altfp_add_sub0_altpriority_encoder_be8:altpriority_encoder10.data[1]
data[10] => altfp_add_sub0_altpriority_encoder_be8:altpriority_encoder10.data[2]
data[11] => altfp_add_sub0_altpriority_encoder_be8:altpriority_encoder10.data[3]
data[12] => altfp_add_sub0_altpriority_encoder_be8:altpriority_encoder10.data[4]
data[13] => altfp_add_sub0_altpriority_encoder_be8:altpriority_encoder10.data[5]
data[14] => altfp_add_sub0_altpriority_encoder_be8:altpriority_encoder10.data[6]
data[15] => altfp_add_sub0_altpriority_encoder_be8:altpriority_encoder10.data[7]
q[0] <= wire_altpriority_encoder10_w_lg_w_lg_zero902w903w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= wire_altpriority_encoder10_w_lg_w_lg_zero902w903w.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= wire_altpriority_encoder10_w_lg_w_lg_zero902w903w.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= altfp_add_sub0_altpriority_encoder_be8:altpriority_encoder10.zero


|final|altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component|altfp_add_sub0_altpriority_encoder_ou8:leading_zeroes_cnt|altfp_add_sub0_altpriority_encoder_uv8:altpriority_encoder7|altfp_add_sub0_altpriority_encoder_be8:altpriority_encoder10
data[0] => altfp_add_sub0_altpriority_encoder_6e8:altpriority_encoder11.data[0]
data[1] => altfp_add_sub0_altpriority_encoder_6e8:altpriority_encoder11.data[1]
data[2] => altfp_add_sub0_altpriority_encoder_6e8:altpriority_encoder11.data[2]
data[3] => altfp_add_sub0_altpriority_encoder_6e8:altpriority_encoder11.data[3]
data[4] => altfp_add_sub0_altpriority_encoder_6e8:altpriority_encoder12.data[0]
data[5] => altfp_add_sub0_altpriority_encoder_6e8:altpriority_encoder12.data[1]
data[6] => altfp_add_sub0_altpriority_encoder_6e8:altpriority_encoder12.data[2]
data[7] => altfp_add_sub0_altpriority_encoder_6e8:altpriority_encoder12.data[3]
q[0] <= wire_altpriority_encoder12_w_lg_w_lg_zero911w912w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= wire_altpriority_encoder12_w_lg_w_lg_zero911w912w.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= altfp_add_sub0_altpriority_encoder_6e8:altpriority_encoder12.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|final|altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component|altfp_add_sub0_altpriority_encoder_ou8:leading_zeroes_cnt|altfp_add_sub0_altpriority_encoder_uv8:altpriority_encoder7|altfp_add_sub0_altpriority_encoder_be8:altpriority_encoder10|altfp_add_sub0_altpriority_encoder_6e8:altpriority_encoder11
data[0] => altfp_add_sub0_altpriority_encoder_3e8:altpriority_encoder13.data[0]
data[1] => altfp_add_sub0_altpriority_encoder_3e8:altpriority_encoder13.data[1]
data[2] => altfp_add_sub0_altpriority_encoder_3e8:altpriority_encoder14.data[0]
data[3] => altfp_add_sub0_altpriority_encoder_3e8:altpriority_encoder14.data[1]
q[0] <= wire_altpriority_encoder14_w_lg_w_lg_zero921w922w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= altfp_add_sub0_altpriority_encoder_3e8:altpriority_encoder14.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|final|altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component|altfp_add_sub0_altpriority_encoder_ou8:leading_zeroes_cnt|altfp_add_sub0_altpriority_encoder_uv8:altpriority_encoder7|altfp_add_sub0_altpriority_encoder_be8:altpriority_encoder10|altfp_add_sub0_altpriority_encoder_6e8:altpriority_encoder11|altfp_add_sub0_altpriority_encoder_3e8:altpriority_encoder13
data[0] => zero.IN0
data[1] => zero.IN1
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|final|altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component|altfp_add_sub0_altpriority_encoder_ou8:leading_zeroes_cnt|altfp_add_sub0_altpriority_encoder_uv8:altpriority_encoder7|altfp_add_sub0_altpriority_encoder_be8:altpriority_encoder10|altfp_add_sub0_altpriority_encoder_6e8:altpriority_encoder11|altfp_add_sub0_altpriority_encoder_3e8:altpriority_encoder14
data[0] => zero.IN0
data[1] => zero.IN1
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|final|altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component|altfp_add_sub0_altpriority_encoder_ou8:leading_zeroes_cnt|altfp_add_sub0_altpriority_encoder_uv8:altpriority_encoder7|altfp_add_sub0_altpriority_encoder_be8:altpriority_encoder10|altfp_add_sub0_altpriority_encoder_6e8:altpriority_encoder12
data[0] => altfp_add_sub0_altpriority_encoder_3e8:altpriority_encoder13.data[0]
data[1] => altfp_add_sub0_altpriority_encoder_3e8:altpriority_encoder13.data[1]
data[2] => altfp_add_sub0_altpriority_encoder_3e8:altpriority_encoder14.data[0]
data[3] => altfp_add_sub0_altpriority_encoder_3e8:altpriority_encoder14.data[1]
q[0] <= wire_altpriority_encoder14_w_lg_w_lg_zero921w922w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= altfp_add_sub0_altpriority_encoder_3e8:altpriority_encoder14.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|final|altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component|altfp_add_sub0_altpriority_encoder_ou8:leading_zeroes_cnt|altfp_add_sub0_altpriority_encoder_uv8:altpriority_encoder7|altfp_add_sub0_altpriority_encoder_be8:altpriority_encoder10|altfp_add_sub0_altpriority_encoder_6e8:altpriority_encoder12|altfp_add_sub0_altpriority_encoder_3e8:altpriority_encoder13
data[0] => zero.IN0
data[1] => zero.IN1
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|final|altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component|altfp_add_sub0_altpriority_encoder_ou8:leading_zeroes_cnt|altfp_add_sub0_altpriority_encoder_uv8:altpriority_encoder7|altfp_add_sub0_altpriority_encoder_be8:altpriority_encoder10|altfp_add_sub0_altpriority_encoder_6e8:altpriority_encoder12|altfp_add_sub0_altpriority_encoder_3e8:altpriority_encoder14
data[0] => zero.IN0
data[1] => zero.IN1
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|final|altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component|altfp_add_sub0_altpriority_encoder_ou8:leading_zeroes_cnt|altfp_add_sub0_altpriority_encoder_uv8:altpriority_encoder7|altfp_add_sub0_altpriority_encoder_bv7:altpriority_encoder9
data[0] => altfp_add_sub0_altpriority_encoder_6v7:altpriority_encoder15.data[0]
data[1] => altfp_add_sub0_altpriority_encoder_6v7:altpriority_encoder15.data[1]
data[2] => altfp_add_sub0_altpriority_encoder_6v7:altpriority_encoder15.data[2]
data[3] => altfp_add_sub0_altpriority_encoder_6v7:altpriority_encoder15.data[3]
data[4] => altfp_add_sub0_altpriority_encoder_6e8:altpriority_encoder16.data[0]
data[5] => altfp_add_sub0_altpriority_encoder_6e8:altpriority_encoder16.data[1]
data[6] => altfp_add_sub0_altpriority_encoder_6e8:altpriority_encoder16.data[2]
data[7] => altfp_add_sub0_altpriority_encoder_6e8:altpriority_encoder16.data[3]
q[0] <= wire_altpriority_encoder16_w_lg_w_lg_zero937w938w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= wire_altpriority_encoder16_w_lg_w_lg_zero937w938w.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= altfp_add_sub0_altpriority_encoder_6e8:altpriority_encoder16.zero


|final|altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component|altfp_add_sub0_altpriority_encoder_ou8:leading_zeroes_cnt|altfp_add_sub0_altpriority_encoder_uv8:altpriority_encoder7|altfp_add_sub0_altpriority_encoder_bv7:altpriority_encoder9|altfp_add_sub0_altpriority_encoder_6v7:altpriority_encoder15
data[0] => altfp_add_sub0_altpriority_encoder_3v7:altpriority_encoder17.data[0]
data[1] => altfp_add_sub0_altpriority_encoder_3v7:altpriority_encoder17.data[1]
data[2] => altfp_add_sub0_altpriority_encoder_3e8:altpriority_encoder18.data[0]
data[3] => altfp_add_sub0_altpriority_encoder_3e8:altpriority_encoder18.data[1]
q[0] <= wire_altpriority_encoder18_w_lg_w_lg_zero946w947w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= altfp_add_sub0_altpriority_encoder_3e8:altpriority_encoder18.zero


|final|altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component|altfp_add_sub0_altpriority_encoder_ou8:leading_zeroes_cnt|altfp_add_sub0_altpriority_encoder_uv8:altpriority_encoder7|altfp_add_sub0_altpriority_encoder_bv7:altpriority_encoder9|altfp_add_sub0_altpriority_encoder_6v7:altpriority_encoder15|altfp_add_sub0_altpriority_encoder_3v7:altpriority_encoder17
data[0] => ~NO_FANOUT~
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE


|final|altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component|altfp_add_sub0_altpriority_encoder_ou8:leading_zeroes_cnt|altfp_add_sub0_altpriority_encoder_uv8:altpriority_encoder7|altfp_add_sub0_altpriority_encoder_bv7:altpriority_encoder9|altfp_add_sub0_altpriority_encoder_6v7:altpriority_encoder15|altfp_add_sub0_altpriority_encoder_3e8:altpriority_encoder18
data[0] => zero.IN0
data[1] => zero.IN1
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|final|altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component|altfp_add_sub0_altpriority_encoder_ou8:leading_zeroes_cnt|altfp_add_sub0_altpriority_encoder_uv8:altpriority_encoder7|altfp_add_sub0_altpriority_encoder_bv7:altpriority_encoder9|altfp_add_sub0_altpriority_encoder_6e8:altpriority_encoder16
data[0] => altfp_add_sub0_altpriority_encoder_3e8:altpriority_encoder13.data[0]
data[1] => altfp_add_sub0_altpriority_encoder_3e8:altpriority_encoder13.data[1]
data[2] => altfp_add_sub0_altpriority_encoder_3e8:altpriority_encoder14.data[0]
data[3] => altfp_add_sub0_altpriority_encoder_3e8:altpriority_encoder14.data[1]
q[0] <= wire_altpriority_encoder14_w_lg_w_lg_zero921w922w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= altfp_add_sub0_altpriority_encoder_3e8:altpriority_encoder14.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|final|altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component|altfp_add_sub0_altpriority_encoder_ou8:leading_zeroes_cnt|altfp_add_sub0_altpriority_encoder_uv8:altpriority_encoder7|altfp_add_sub0_altpriority_encoder_bv7:altpriority_encoder9|altfp_add_sub0_altpriority_encoder_6e8:altpriority_encoder16|altfp_add_sub0_altpriority_encoder_3e8:altpriority_encoder13
data[0] => zero.IN0
data[1] => zero.IN1
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|final|altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component|altfp_add_sub0_altpriority_encoder_ou8:leading_zeroes_cnt|altfp_add_sub0_altpriority_encoder_uv8:altpriority_encoder7|altfp_add_sub0_altpriority_encoder_bv7:altpriority_encoder9|altfp_add_sub0_altpriority_encoder_6e8:altpriority_encoder16|altfp_add_sub0_altpriority_encoder_3e8:altpriority_encoder14
data[0] => zero.IN0
data[1] => zero.IN1
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|final|altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component|altfp_add_sub0_altpriority_encoder_ou8:leading_zeroes_cnt|altfp_add_sub0_altpriority_encoder_ue9:altpriority_encoder8
data[0] => altfp_add_sub0_altpriority_encoder_be8:altpriority_encoder19.data[0]
data[1] => altfp_add_sub0_altpriority_encoder_be8:altpriority_encoder19.data[1]
data[2] => altfp_add_sub0_altpriority_encoder_be8:altpriority_encoder19.data[2]
data[3] => altfp_add_sub0_altpriority_encoder_be8:altpriority_encoder19.data[3]
data[4] => altfp_add_sub0_altpriority_encoder_be8:altpriority_encoder19.data[4]
data[5] => altfp_add_sub0_altpriority_encoder_be8:altpriority_encoder19.data[5]
data[6] => altfp_add_sub0_altpriority_encoder_be8:altpriority_encoder19.data[6]
data[7] => altfp_add_sub0_altpriority_encoder_be8:altpriority_encoder19.data[7]
data[8] => altfp_add_sub0_altpriority_encoder_be8:altpriority_encoder20.data[0]
data[9] => altfp_add_sub0_altpriority_encoder_be8:altpriority_encoder20.data[1]
data[10] => altfp_add_sub0_altpriority_encoder_be8:altpriority_encoder20.data[2]
data[11] => altfp_add_sub0_altpriority_encoder_be8:altpriority_encoder20.data[3]
data[12] => altfp_add_sub0_altpriority_encoder_be8:altpriority_encoder20.data[4]
data[13] => altfp_add_sub0_altpriority_encoder_be8:altpriority_encoder20.data[5]
data[14] => altfp_add_sub0_altpriority_encoder_be8:altpriority_encoder20.data[6]
data[15] => altfp_add_sub0_altpriority_encoder_be8:altpriority_encoder20.data[7]
q[0] <= wire_altpriority_encoder20_w_lg_w_lg_zero958w959w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= wire_altpriority_encoder20_w_lg_w_lg_zero958w959w.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= wire_altpriority_encoder20_w_lg_w_lg_zero958w959w.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= altfp_add_sub0_altpriority_encoder_be8:altpriority_encoder20.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|final|altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component|altfp_add_sub0_altpriority_encoder_ou8:leading_zeroes_cnt|altfp_add_sub0_altpriority_encoder_ue9:altpriority_encoder8|altfp_add_sub0_altpriority_encoder_be8:altpriority_encoder19
data[0] => altfp_add_sub0_altpriority_encoder_6e8:altpriority_encoder11.data[0]
data[1] => altfp_add_sub0_altpriority_encoder_6e8:altpriority_encoder11.data[1]
data[2] => altfp_add_sub0_altpriority_encoder_6e8:altpriority_encoder11.data[2]
data[3] => altfp_add_sub0_altpriority_encoder_6e8:altpriority_encoder11.data[3]
data[4] => altfp_add_sub0_altpriority_encoder_6e8:altpriority_encoder12.data[0]
data[5] => altfp_add_sub0_altpriority_encoder_6e8:altpriority_encoder12.data[1]
data[6] => altfp_add_sub0_altpriority_encoder_6e8:altpriority_encoder12.data[2]
data[7] => altfp_add_sub0_altpriority_encoder_6e8:altpriority_encoder12.data[3]
q[0] <= wire_altpriority_encoder12_w_lg_w_lg_zero911w912w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= wire_altpriority_encoder12_w_lg_w_lg_zero911w912w.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= altfp_add_sub0_altpriority_encoder_6e8:altpriority_encoder12.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|final|altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component|altfp_add_sub0_altpriority_encoder_ou8:leading_zeroes_cnt|altfp_add_sub0_altpriority_encoder_ue9:altpriority_encoder8|altfp_add_sub0_altpriority_encoder_be8:altpriority_encoder19|altfp_add_sub0_altpriority_encoder_6e8:altpriority_encoder11
data[0] => altfp_add_sub0_altpriority_encoder_3e8:altpriority_encoder13.data[0]
data[1] => altfp_add_sub0_altpriority_encoder_3e8:altpriority_encoder13.data[1]
data[2] => altfp_add_sub0_altpriority_encoder_3e8:altpriority_encoder14.data[0]
data[3] => altfp_add_sub0_altpriority_encoder_3e8:altpriority_encoder14.data[1]
q[0] <= wire_altpriority_encoder14_w_lg_w_lg_zero921w922w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= altfp_add_sub0_altpriority_encoder_3e8:altpriority_encoder14.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|final|altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component|altfp_add_sub0_altpriority_encoder_ou8:leading_zeroes_cnt|altfp_add_sub0_altpriority_encoder_ue9:altpriority_encoder8|altfp_add_sub0_altpriority_encoder_be8:altpriority_encoder19|altfp_add_sub0_altpriority_encoder_6e8:altpriority_encoder11|altfp_add_sub0_altpriority_encoder_3e8:altpriority_encoder13
data[0] => zero.IN0
data[1] => zero.IN1
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|final|altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component|altfp_add_sub0_altpriority_encoder_ou8:leading_zeroes_cnt|altfp_add_sub0_altpriority_encoder_ue9:altpriority_encoder8|altfp_add_sub0_altpriority_encoder_be8:altpriority_encoder19|altfp_add_sub0_altpriority_encoder_6e8:altpriority_encoder11|altfp_add_sub0_altpriority_encoder_3e8:altpriority_encoder14
data[0] => zero.IN0
data[1] => zero.IN1
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|final|altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component|altfp_add_sub0_altpriority_encoder_ou8:leading_zeroes_cnt|altfp_add_sub0_altpriority_encoder_ue9:altpriority_encoder8|altfp_add_sub0_altpriority_encoder_be8:altpriority_encoder19|altfp_add_sub0_altpriority_encoder_6e8:altpriority_encoder12
data[0] => altfp_add_sub0_altpriority_encoder_3e8:altpriority_encoder13.data[0]
data[1] => altfp_add_sub0_altpriority_encoder_3e8:altpriority_encoder13.data[1]
data[2] => altfp_add_sub0_altpriority_encoder_3e8:altpriority_encoder14.data[0]
data[3] => altfp_add_sub0_altpriority_encoder_3e8:altpriority_encoder14.data[1]
q[0] <= wire_altpriority_encoder14_w_lg_w_lg_zero921w922w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= altfp_add_sub0_altpriority_encoder_3e8:altpriority_encoder14.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|final|altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component|altfp_add_sub0_altpriority_encoder_ou8:leading_zeroes_cnt|altfp_add_sub0_altpriority_encoder_ue9:altpriority_encoder8|altfp_add_sub0_altpriority_encoder_be8:altpriority_encoder19|altfp_add_sub0_altpriority_encoder_6e8:altpriority_encoder12|altfp_add_sub0_altpriority_encoder_3e8:altpriority_encoder13
data[0] => zero.IN0
data[1] => zero.IN1
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|final|altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component|altfp_add_sub0_altpriority_encoder_ou8:leading_zeroes_cnt|altfp_add_sub0_altpriority_encoder_ue9:altpriority_encoder8|altfp_add_sub0_altpriority_encoder_be8:altpriority_encoder19|altfp_add_sub0_altpriority_encoder_6e8:altpriority_encoder12|altfp_add_sub0_altpriority_encoder_3e8:altpriority_encoder14
data[0] => zero.IN0
data[1] => zero.IN1
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|final|altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component|altfp_add_sub0_altpriority_encoder_ou8:leading_zeroes_cnt|altfp_add_sub0_altpriority_encoder_ue9:altpriority_encoder8|altfp_add_sub0_altpriority_encoder_be8:altpriority_encoder20
data[0] => altfp_add_sub0_altpriority_encoder_6e8:altpriority_encoder11.data[0]
data[1] => altfp_add_sub0_altpriority_encoder_6e8:altpriority_encoder11.data[1]
data[2] => altfp_add_sub0_altpriority_encoder_6e8:altpriority_encoder11.data[2]
data[3] => altfp_add_sub0_altpriority_encoder_6e8:altpriority_encoder11.data[3]
data[4] => altfp_add_sub0_altpriority_encoder_6e8:altpriority_encoder12.data[0]
data[5] => altfp_add_sub0_altpriority_encoder_6e8:altpriority_encoder12.data[1]
data[6] => altfp_add_sub0_altpriority_encoder_6e8:altpriority_encoder12.data[2]
data[7] => altfp_add_sub0_altpriority_encoder_6e8:altpriority_encoder12.data[3]
q[0] <= wire_altpriority_encoder12_w_lg_w_lg_zero911w912w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= wire_altpriority_encoder12_w_lg_w_lg_zero911w912w.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= altfp_add_sub0_altpriority_encoder_6e8:altpriority_encoder12.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|final|altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component|altfp_add_sub0_altpriority_encoder_ou8:leading_zeroes_cnt|altfp_add_sub0_altpriority_encoder_ue9:altpriority_encoder8|altfp_add_sub0_altpriority_encoder_be8:altpriority_encoder20|altfp_add_sub0_altpriority_encoder_6e8:altpriority_encoder11
data[0] => altfp_add_sub0_altpriority_encoder_3e8:altpriority_encoder13.data[0]
data[1] => altfp_add_sub0_altpriority_encoder_3e8:altpriority_encoder13.data[1]
data[2] => altfp_add_sub0_altpriority_encoder_3e8:altpriority_encoder14.data[0]
data[3] => altfp_add_sub0_altpriority_encoder_3e8:altpriority_encoder14.data[1]
q[0] <= wire_altpriority_encoder14_w_lg_w_lg_zero921w922w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= altfp_add_sub0_altpriority_encoder_3e8:altpriority_encoder14.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|final|altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component|altfp_add_sub0_altpriority_encoder_ou8:leading_zeroes_cnt|altfp_add_sub0_altpriority_encoder_ue9:altpriority_encoder8|altfp_add_sub0_altpriority_encoder_be8:altpriority_encoder20|altfp_add_sub0_altpriority_encoder_6e8:altpriority_encoder11|altfp_add_sub0_altpriority_encoder_3e8:altpriority_encoder13
data[0] => zero.IN0
data[1] => zero.IN1
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|final|altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component|altfp_add_sub0_altpriority_encoder_ou8:leading_zeroes_cnt|altfp_add_sub0_altpriority_encoder_ue9:altpriority_encoder8|altfp_add_sub0_altpriority_encoder_be8:altpriority_encoder20|altfp_add_sub0_altpriority_encoder_6e8:altpriority_encoder11|altfp_add_sub0_altpriority_encoder_3e8:altpriority_encoder14
data[0] => zero.IN0
data[1] => zero.IN1
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|final|altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component|altfp_add_sub0_altpriority_encoder_ou8:leading_zeroes_cnt|altfp_add_sub0_altpriority_encoder_ue9:altpriority_encoder8|altfp_add_sub0_altpriority_encoder_be8:altpriority_encoder20|altfp_add_sub0_altpriority_encoder_6e8:altpriority_encoder12
data[0] => altfp_add_sub0_altpriority_encoder_3e8:altpriority_encoder13.data[0]
data[1] => altfp_add_sub0_altpriority_encoder_3e8:altpriority_encoder13.data[1]
data[2] => altfp_add_sub0_altpriority_encoder_3e8:altpriority_encoder14.data[0]
data[3] => altfp_add_sub0_altpriority_encoder_3e8:altpriority_encoder14.data[1]
q[0] <= wire_altpriority_encoder14_w_lg_w_lg_zero921w922w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= altfp_add_sub0_altpriority_encoder_3e8:altpriority_encoder14.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|final|altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component|altfp_add_sub0_altpriority_encoder_ou8:leading_zeroes_cnt|altfp_add_sub0_altpriority_encoder_ue9:altpriority_encoder8|altfp_add_sub0_altpriority_encoder_be8:altpriority_encoder20|altfp_add_sub0_altpriority_encoder_6e8:altpriority_encoder12|altfp_add_sub0_altpriority_encoder_3e8:altpriority_encoder13
data[0] => zero.IN0
data[1] => zero.IN1
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|final|altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component|altfp_add_sub0_altpriority_encoder_ou8:leading_zeroes_cnt|altfp_add_sub0_altpriority_encoder_ue9:altpriority_encoder8|altfp_add_sub0_altpriority_encoder_be8:altpriority_encoder20|altfp_add_sub0_altpriority_encoder_6e8:altpriority_encoder12|altfp_add_sub0_altpriority_encoder_3e8:altpriority_encoder14
data[0] => zero.IN0
data[1] => zero.IN1
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|final|altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component|altfp_add_sub0_altpriority_encoder_cna:trailing_zeros_cnt
aclr => pipeline_q_dffe[0].ACLR
aclr => pipeline_q_dffe[1].ACLR
aclr => pipeline_q_dffe[2].ACLR
aclr => pipeline_q_dffe[3].ACLR
aclr => pipeline_q_dffe[4].ACLR
clk_en => pipeline_q_dffe[4].ENA
clk_en => pipeline_q_dffe[3].ENA
clk_en => pipeline_q_dffe[2].ENA
clk_en => pipeline_q_dffe[1].ENA
clk_en => pipeline_q_dffe[0].ENA
clock => pipeline_q_dffe[0].CLK
clock => pipeline_q_dffe[1].CLK
clock => pipeline_q_dffe[2].CLK
clock => pipeline_q_dffe[3].CLK
clock => pipeline_q_dffe[4].CLK
data[0] => altfp_add_sub0_altpriority_encoder_ii9:altpriority_encoder21.data[0]
data[1] => altfp_add_sub0_altpriority_encoder_ii9:altpriority_encoder21.data[1]
data[2] => altfp_add_sub0_altpriority_encoder_ii9:altpriority_encoder21.data[2]
data[3] => altfp_add_sub0_altpriority_encoder_ii9:altpriority_encoder21.data[3]
data[4] => altfp_add_sub0_altpriority_encoder_ii9:altpriority_encoder21.data[4]
data[5] => altfp_add_sub0_altpriority_encoder_ii9:altpriority_encoder21.data[5]
data[6] => altfp_add_sub0_altpriority_encoder_ii9:altpriority_encoder21.data[6]
data[7] => altfp_add_sub0_altpriority_encoder_ii9:altpriority_encoder21.data[7]
data[8] => altfp_add_sub0_altpriority_encoder_ii9:altpriority_encoder21.data[8]
data[9] => altfp_add_sub0_altpriority_encoder_ii9:altpriority_encoder21.data[9]
data[10] => altfp_add_sub0_altpriority_encoder_ii9:altpriority_encoder21.data[10]
data[11] => altfp_add_sub0_altpriority_encoder_ii9:altpriority_encoder21.data[11]
data[12] => altfp_add_sub0_altpriority_encoder_ii9:altpriority_encoder21.data[12]
data[13] => altfp_add_sub0_altpriority_encoder_ii9:altpriority_encoder21.data[13]
data[14] => altfp_add_sub0_altpriority_encoder_ii9:altpriority_encoder21.data[14]
data[15] => altfp_add_sub0_altpriority_encoder_ii9:altpriority_encoder21.data[15]
data[16] => altfp_add_sub0_altpriority_encoder_i39:altpriority_encoder22.data[0]
data[17] => altfp_add_sub0_altpriority_encoder_i39:altpriority_encoder22.data[1]
data[18] => altfp_add_sub0_altpriority_encoder_i39:altpriority_encoder22.data[2]
data[19] => altfp_add_sub0_altpriority_encoder_i39:altpriority_encoder22.data[3]
data[20] => altfp_add_sub0_altpriority_encoder_i39:altpriority_encoder22.data[4]
data[21] => altfp_add_sub0_altpriority_encoder_i39:altpriority_encoder22.data[5]
data[22] => altfp_add_sub0_altpriority_encoder_i39:altpriority_encoder22.data[6]
data[23] => altfp_add_sub0_altpriority_encoder_i39:altpriority_encoder22.data[7]
data[24] => altfp_add_sub0_altpriority_encoder_i39:altpriority_encoder22.data[8]
data[25] => altfp_add_sub0_altpriority_encoder_i39:altpriority_encoder22.data[9]
data[26] => altfp_add_sub0_altpriority_encoder_i39:altpriority_encoder22.data[10]
data[27] => altfp_add_sub0_altpriority_encoder_i39:altpriority_encoder22.data[11]
data[28] => altfp_add_sub0_altpriority_encoder_i39:altpriority_encoder22.data[12]
data[29] => altfp_add_sub0_altpriority_encoder_i39:altpriority_encoder22.data[13]
data[30] => altfp_add_sub0_altpriority_encoder_i39:altpriority_encoder22.data[14]
data[31] => altfp_add_sub0_altpriority_encoder_i39:altpriority_encoder22.data[15]
q[0] <= pipeline_q_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= pipeline_q_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= pipeline_q_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= pipeline_q_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= pipeline_q_dffe[4].DB_MAX_OUTPUT_PORT_TYPE


|final|altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component|altfp_add_sub0_altpriority_encoder_cna:trailing_zeros_cnt|altfp_add_sub0_altpriority_encoder_ii9:altpriority_encoder21
data[0] => altfp_add_sub0_altpriority_encoder_vh8:altpriority_encoder23.data[0]
data[1] => altfp_add_sub0_altpriority_encoder_vh8:altpriority_encoder23.data[1]
data[2] => altfp_add_sub0_altpriority_encoder_vh8:altpriority_encoder23.data[2]
data[3] => altfp_add_sub0_altpriority_encoder_vh8:altpriority_encoder23.data[3]
data[4] => altfp_add_sub0_altpriority_encoder_vh8:altpriority_encoder23.data[4]
data[5] => altfp_add_sub0_altpriority_encoder_vh8:altpriority_encoder23.data[5]
data[6] => altfp_add_sub0_altpriority_encoder_vh8:altpriority_encoder23.data[6]
data[7] => altfp_add_sub0_altpriority_encoder_vh8:altpriority_encoder23.data[7]
data[8] => altfp_add_sub0_altpriority_encoder_vh8:altpriority_encoder24.data[0]
data[9] => altfp_add_sub0_altpriority_encoder_vh8:altpriority_encoder24.data[1]
data[10] => altfp_add_sub0_altpriority_encoder_vh8:altpriority_encoder24.data[2]
data[11] => altfp_add_sub0_altpriority_encoder_vh8:altpriority_encoder24.data[3]
data[12] => altfp_add_sub0_altpriority_encoder_vh8:altpriority_encoder24.data[4]
data[13] => altfp_add_sub0_altpriority_encoder_vh8:altpriority_encoder24.data[5]
data[14] => altfp_add_sub0_altpriority_encoder_vh8:altpriority_encoder24.data[6]
data[15] => altfp_add_sub0_altpriority_encoder_vh8:altpriority_encoder24.data[7]
q[0] <= wire_altpriority_encoder23_w_lg_w_lg_zero980w981w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= wire_altpriority_encoder23_w_lg_w_lg_zero980w981w.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= wire_altpriority_encoder23_w_lg_w_lg_zero980w981w.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= altfp_add_sub0_altpriority_encoder_vh8:altpriority_encoder23.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|final|altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component|altfp_add_sub0_altpriority_encoder_cna:trailing_zeros_cnt|altfp_add_sub0_altpriority_encoder_ii9:altpriority_encoder21|altfp_add_sub0_altpriority_encoder_vh8:altpriority_encoder23
data[0] => altfp_add_sub0_altpriority_encoder_qh8:altpriority_encoder25.data[0]
data[1] => altfp_add_sub0_altpriority_encoder_qh8:altpriority_encoder25.data[1]
data[2] => altfp_add_sub0_altpriority_encoder_qh8:altpriority_encoder25.data[2]
data[3] => altfp_add_sub0_altpriority_encoder_qh8:altpriority_encoder25.data[3]
data[4] => altfp_add_sub0_altpriority_encoder_qh8:altpriority_encoder26.data[0]
data[5] => altfp_add_sub0_altpriority_encoder_qh8:altpriority_encoder26.data[1]
data[6] => altfp_add_sub0_altpriority_encoder_qh8:altpriority_encoder26.data[2]
data[7] => altfp_add_sub0_altpriority_encoder_qh8:altpriority_encoder26.data[3]
q[0] <= wire_altpriority_encoder25_w_lg_w_lg_zero990w991w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= wire_altpriority_encoder25_w_lg_w_lg_zero990w991w.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= altfp_add_sub0_altpriority_encoder_qh8:altpriority_encoder25.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|final|altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component|altfp_add_sub0_altpriority_encoder_cna:trailing_zeros_cnt|altfp_add_sub0_altpriority_encoder_ii9:altpriority_encoder21|altfp_add_sub0_altpriority_encoder_vh8:altpriority_encoder23|altfp_add_sub0_altpriority_encoder_qh8:altpriority_encoder25
data[0] => altfp_add_sub0_altpriority_encoder_nh8:altpriority_encoder27.data[0]
data[1] => altfp_add_sub0_altpriority_encoder_nh8:altpriority_encoder27.data[1]
data[2] => altfp_add_sub0_altpriority_encoder_nh8:altpriority_encoder28.data[0]
data[3] => altfp_add_sub0_altpriority_encoder_nh8:altpriority_encoder28.data[1]
q[0] <= wire_altpriority_encoder27_w_lg_w_lg_zero1000w1001w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= altfp_add_sub0_altpriority_encoder_nh8:altpriority_encoder27.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|final|altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component|altfp_add_sub0_altpriority_encoder_cna:trailing_zeros_cnt|altfp_add_sub0_altpriority_encoder_ii9:altpriority_encoder21|altfp_add_sub0_altpriority_encoder_vh8:altpriority_encoder23|altfp_add_sub0_altpriority_encoder_qh8:altpriority_encoder25|altfp_add_sub0_altpriority_encoder_nh8:altpriority_encoder27
data[0] => zero.IN0
data[0] => q[0].DATAIN
data[1] => zero.IN1
q[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|final|altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component|altfp_add_sub0_altpriority_encoder_cna:trailing_zeros_cnt|altfp_add_sub0_altpriority_encoder_ii9:altpriority_encoder21|altfp_add_sub0_altpriority_encoder_vh8:altpriority_encoder23|altfp_add_sub0_altpriority_encoder_qh8:altpriority_encoder25|altfp_add_sub0_altpriority_encoder_nh8:altpriority_encoder28
data[0] => zero.IN0
data[0] => q[0].DATAIN
data[1] => zero.IN1
q[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|final|altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component|altfp_add_sub0_altpriority_encoder_cna:trailing_zeros_cnt|altfp_add_sub0_altpriority_encoder_ii9:altpriority_encoder21|altfp_add_sub0_altpriority_encoder_vh8:altpriority_encoder23|altfp_add_sub0_altpriority_encoder_qh8:altpriority_encoder26
data[0] => altfp_add_sub0_altpriority_encoder_nh8:altpriority_encoder27.data[0]
data[1] => altfp_add_sub0_altpriority_encoder_nh8:altpriority_encoder27.data[1]
data[2] => altfp_add_sub0_altpriority_encoder_nh8:altpriority_encoder28.data[0]
data[3] => altfp_add_sub0_altpriority_encoder_nh8:altpriority_encoder28.data[1]
q[0] <= wire_altpriority_encoder27_w_lg_w_lg_zero1000w1001w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= altfp_add_sub0_altpriority_encoder_nh8:altpriority_encoder27.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|final|altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component|altfp_add_sub0_altpriority_encoder_cna:trailing_zeros_cnt|altfp_add_sub0_altpriority_encoder_ii9:altpriority_encoder21|altfp_add_sub0_altpriority_encoder_vh8:altpriority_encoder23|altfp_add_sub0_altpriority_encoder_qh8:altpriority_encoder26|altfp_add_sub0_altpriority_encoder_nh8:altpriority_encoder27
data[0] => zero.IN0
data[0] => q[0].DATAIN
data[1] => zero.IN1
q[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|final|altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component|altfp_add_sub0_altpriority_encoder_cna:trailing_zeros_cnt|altfp_add_sub0_altpriority_encoder_ii9:altpriority_encoder21|altfp_add_sub0_altpriority_encoder_vh8:altpriority_encoder23|altfp_add_sub0_altpriority_encoder_qh8:altpriority_encoder26|altfp_add_sub0_altpriority_encoder_nh8:altpriority_encoder28
data[0] => zero.IN0
data[0] => q[0].DATAIN
data[1] => zero.IN1
q[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|final|altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component|altfp_add_sub0_altpriority_encoder_cna:trailing_zeros_cnt|altfp_add_sub0_altpriority_encoder_ii9:altpriority_encoder21|altfp_add_sub0_altpriority_encoder_vh8:altpriority_encoder24
data[0] => altfp_add_sub0_altpriority_encoder_qh8:altpriority_encoder25.data[0]
data[1] => altfp_add_sub0_altpriority_encoder_qh8:altpriority_encoder25.data[1]
data[2] => altfp_add_sub0_altpriority_encoder_qh8:altpriority_encoder25.data[2]
data[3] => altfp_add_sub0_altpriority_encoder_qh8:altpriority_encoder25.data[3]
data[4] => altfp_add_sub0_altpriority_encoder_qh8:altpriority_encoder26.data[0]
data[5] => altfp_add_sub0_altpriority_encoder_qh8:altpriority_encoder26.data[1]
data[6] => altfp_add_sub0_altpriority_encoder_qh8:altpriority_encoder26.data[2]
data[7] => altfp_add_sub0_altpriority_encoder_qh8:altpriority_encoder26.data[3]
q[0] <= wire_altpriority_encoder25_w_lg_w_lg_zero990w991w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= wire_altpriority_encoder25_w_lg_w_lg_zero990w991w.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= altfp_add_sub0_altpriority_encoder_qh8:altpriority_encoder25.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|final|altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component|altfp_add_sub0_altpriority_encoder_cna:trailing_zeros_cnt|altfp_add_sub0_altpriority_encoder_ii9:altpriority_encoder21|altfp_add_sub0_altpriority_encoder_vh8:altpriority_encoder24|altfp_add_sub0_altpriority_encoder_qh8:altpriority_encoder25
data[0] => altfp_add_sub0_altpriority_encoder_nh8:altpriority_encoder27.data[0]
data[1] => altfp_add_sub0_altpriority_encoder_nh8:altpriority_encoder27.data[1]
data[2] => altfp_add_sub0_altpriority_encoder_nh8:altpriority_encoder28.data[0]
data[3] => altfp_add_sub0_altpriority_encoder_nh8:altpriority_encoder28.data[1]
q[0] <= wire_altpriority_encoder27_w_lg_w_lg_zero1000w1001w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= altfp_add_sub0_altpriority_encoder_nh8:altpriority_encoder27.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|final|altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component|altfp_add_sub0_altpriority_encoder_cna:trailing_zeros_cnt|altfp_add_sub0_altpriority_encoder_ii9:altpriority_encoder21|altfp_add_sub0_altpriority_encoder_vh8:altpriority_encoder24|altfp_add_sub0_altpriority_encoder_qh8:altpriority_encoder25|altfp_add_sub0_altpriority_encoder_nh8:altpriority_encoder27
data[0] => zero.IN0
data[0] => q[0].DATAIN
data[1] => zero.IN1
q[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|final|altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component|altfp_add_sub0_altpriority_encoder_cna:trailing_zeros_cnt|altfp_add_sub0_altpriority_encoder_ii9:altpriority_encoder21|altfp_add_sub0_altpriority_encoder_vh8:altpriority_encoder24|altfp_add_sub0_altpriority_encoder_qh8:altpriority_encoder25|altfp_add_sub0_altpriority_encoder_nh8:altpriority_encoder28
data[0] => zero.IN0
data[0] => q[0].DATAIN
data[1] => zero.IN1
q[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|final|altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component|altfp_add_sub0_altpriority_encoder_cna:trailing_zeros_cnt|altfp_add_sub0_altpriority_encoder_ii9:altpriority_encoder21|altfp_add_sub0_altpriority_encoder_vh8:altpriority_encoder24|altfp_add_sub0_altpriority_encoder_qh8:altpriority_encoder26
data[0] => altfp_add_sub0_altpriority_encoder_nh8:altpriority_encoder27.data[0]
data[1] => altfp_add_sub0_altpriority_encoder_nh8:altpriority_encoder27.data[1]
data[2] => altfp_add_sub0_altpriority_encoder_nh8:altpriority_encoder28.data[0]
data[3] => altfp_add_sub0_altpriority_encoder_nh8:altpriority_encoder28.data[1]
q[0] <= wire_altpriority_encoder27_w_lg_w_lg_zero1000w1001w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= altfp_add_sub0_altpriority_encoder_nh8:altpriority_encoder27.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|final|altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component|altfp_add_sub0_altpriority_encoder_cna:trailing_zeros_cnt|altfp_add_sub0_altpriority_encoder_ii9:altpriority_encoder21|altfp_add_sub0_altpriority_encoder_vh8:altpriority_encoder24|altfp_add_sub0_altpriority_encoder_qh8:altpriority_encoder26|altfp_add_sub0_altpriority_encoder_nh8:altpriority_encoder27
data[0] => zero.IN0
data[0] => q[0].DATAIN
data[1] => zero.IN1
q[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|final|altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component|altfp_add_sub0_altpriority_encoder_cna:trailing_zeros_cnt|altfp_add_sub0_altpriority_encoder_ii9:altpriority_encoder21|altfp_add_sub0_altpriority_encoder_vh8:altpriority_encoder24|altfp_add_sub0_altpriority_encoder_qh8:altpriority_encoder26|altfp_add_sub0_altpriority_encoder_nh8:altpriority_encoder28
data[0] => zero.IN0
data[0] => q[0].DATAIN
data[1] => zero.IN1
q[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|final|altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component|altfp_add_sub0_altpriority_encoder_cna:trailing_zeros_cnt|altfp_add_sub0_altpriority_encoder_i39:altpriority_encoder22
data[0] => altfp_add_sub0_altpriority_encoder_vh8:altpriority_encoder29.data[0]
data[1] => altfp_add_sub0_altpriority_encoder_vh8:altpriority_encoder29.data[1]
data[2] => altfp_add_sub0_altpriority_encoder_vh8:altpriority_encoder29.data[2]
data[3] => altfp_add_sub0_altpriority_encoder_vh8:altpriority_encoder29.data[3]
data[4] => altfp_add_sub0_altpriority_encoder_vh8:altpriority_encoder29.data[4]
data[5] => altfp_add_sub0_altpriority_encoder_vh8:altpriority_encoder29.data[5]
data[6] => altfp_add_sub0_altpriority_encoder_vh8:altpriority_encoder29.data[6]
data[7] => altfp_add_sub0_altpriority_encoder_vh8:altpriority_encoder29.data[7]
data[8] => altfp_add_sub0_altpriority_encoder_v28:altpriority_encoder30.data[0]
data[9] => altfp_add_sub0_altpriority_encoder_v28:altpriority_encoder30.data[1]
data[10] => altfp_add_sub0_altpriority_encoder_v28:altpriority_encoder30.data[2]
data[11] => altfp_add_sub0_altpriority_encoder_v28:altpriority_encoder30.data[3]
data[12] => altfp_add_sub0_altpriority_encoder_v28:altpriority_encoder30.data[4]
data[13] => altfp_add_sub0_altpriority_encoder_v28:altpriority_encoder30.data[5]
data[14] => altfp_add_sub0_altpriority_encoder_v28:altpriority_encoder30.data[6]
data[15] => altfp_add_sub0_altpriority_encoder_v28:altpriority_encoder30.data[7]
q[0] <= wire_altpriority_encoder29_w_lg_w_lg_zero1017w1018w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= wire_altpriority_encoder29_w_lg_w_lg_zero1017w1018w.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= wire_altpriority_encoder29_w_lg_w_lg_zero1017w1018w.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= altfp_add_sub0_altpriority_encoder_vh8:altpriority_encoder29.zero


|final|altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component|altfp_add_sub0_altpriority_encoder_cna:trailing_zeros_cnt|altfp_add_sub0_altpriority_encoder_i39:altpriority_encoder22|altfp_add_sub0_altpriority_encoder_vh8:altpriority_encoder29
data[0] => altfp_add_sub0_altpriority_encoder_qh8:altpriority_encoder25.data[0]
data[1] => altfp_add_sub0_altpriority_encoder_qh8:altpriority_encoder25.data[1]
data[2] => altfp_add_sub0_altpriority_encoder_qh8:altpriority_encoder25.data[2]
data[3] => altfp_add_sub0_altpriority_encoder_qh8:altpriority_encoder25.data[3]
data[4] => altfp_add_sub0_altpriority_encoder_qh8:altpriority_encoder26.data[0]
data[5] => altfp_add_sub0_altpriority_encoder_qh8:altpriority_encoder26.data[1]
data[6] => altfp_add_sub0_altpriority_encoder_qh8:altpriority_encoder26.data[2]
data[7] => altfp_add_sub0_altpriority_encoder_qh8:altpriority_encoder26.data[3]
q[0] <= wire_altpriority_encoder25_w_lg_w_lg_zero990w991w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= wire_altpriority_encoder25_w_lg_w_lg_zero990w991w.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= altfp_add_sub0_altpriority_encoder_qh8:altpriority_encoder25.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|final|altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component|altfp_add_sub0_altpriority_encoder_cna:trailing_zeros_cnt|altfp_add_sub0_altpriority_encoder_i39:altpriority_encoder22|altfp_add_sub0_altpriority_encoder_vh8:altpriority_encoder29|altfp_add_sub0_altpriority_encoder_qh8:altpriority_encoder25
data[0] => altfp_add_sub0_altpriority_encoder_nh8:altpriority_encoder27.data[0]
data[1] => altfp_add_sub0_altpriority_encoder_nh8:altpriority_encoder27.data[1]
data[2] => altfp_add_sub0_altpriority_encoder_nh8:altpriority_encoder28.data[0]
data[3] => altfp_add_sub0_altpriority_encoder_nh8:altpriority_encoder28.data[1]
q[0] <= wire_altpriority_encoder27_w_lg_w_lg_zero1000w1001w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= altfp_add_sub0_altpriority_encoder_nh8:altpriority_encoder27.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|final|altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component|altfp_add_sub0_altpriority_encoder_cna:trailing_zeros_cnt|altfp_add_sub0_altpriority_encoder_i39:altpriority_encoder22|altfp_add_sub0_altpriority_encoder_vh8:altpriority_encoder29|altfp_add_sub0_altpriority_encoder_qh8:altpriority_encoder25|altfp_add_sub0_altpriority_encoder_nh8:altpriority_encoder27
data[0] => zero.IN0
data[0] => q[0].DATAIN
data[1] => zero.IN1
q[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|final|altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component|altfp_add_sub0_altpriority_encoder_cna:trailing_zeros_cnt|altfp_add_sub0_altpriority_encoder_i39:altpriority_encoder22|altfp_add_sub0_altpriority_encoder_vh8:altpriority_encoder29|altfp_add_sub0_altpriority_encoder_qh8:altpriority_encoder25|altfp_add_sub0_altpriority_encoder_nh8:altpriority_encoder28
data[0] => zero.IN0
data[0] => q[0].DATAIN
data[1] => zero.IN1
q[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|final|altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component|altfp_add_sub0_altpriority_encoder_cna:trailing_zeros_cnt|altfp_add_sub0_altpriority_encoder_i39:altpriority_encoder22|altfp_add_sub0_altpriority_encoder_vh8:altpriority_encoder29|altfp_add_sub0_altpriority_encoder_qh8:altpriority_encoder26
data[0] => altfp_add_sub0_altpriority_encoder_nh8:altpriority_encoder27.data[0]
data[1] => altfp_add_sub0_altpriority_encoder_nh8:altpriority_encoder27.data[1]
data[2] => altfp_add_sub0_altpriority_encoder_nh8:altpriority_encoder28.data[0]
data[3] => altfp_add_sub0_altpriority_encoder_nh8:altpriority_encoder28.data[1]
q[0] <= wire_altpriority_encoder27_w_lg_w_lg_zero1000w1001w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= altfp_add_sub0_altpriority_encoder_nh8:altpriority_encoder27.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|final|altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component|altfp_add_sub0_altpriority_encoder_cna:trailing_zeros_cnt|altfp_add_sub0_altpriority_encoder_i39:altpriority_encoder22|altfp_add_sub0_altpriority_encoder_vh8:altpriority_encoder29|altfp_add_sub0_altpriority_encoder_qh8:altpriority_encoder26|altfp_add_sub0_altpriority_encoder_nh8:altpriority_encoder27
data[0] => zero.IN0
data[0] => q[0].DATAIN
data[1] => zero.IN1
q[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|final|altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component|altfp_add_sub0_altpriority_encoder_cna:trailing_zeros_cnt|altfp_add_sub0_altpriority_encoder_i39:altpriority_encoder22|altfp_add_sub0_altpriority_encoder_vh8:altpriority_encoder29|altfp_add_sub0_altpriority_encoder_qh8:altpriority_encoder26|altfp_add_sub0_altpriority_encoder_nh8:altpriority_encoder28
data[0] => zero.IN0
data[0] => q[0].DATAIN
data[1] => zero.IN1
q[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|final|altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component|altfp_add_sub0_altpriority_encoder_cna:trailing_zeros_cnt|altfp_add_sub0_altpriority_encoder_i39:altpriority_encoder22|altfp_add_sub0_altpriority_encoder_v28:altpriority_encoder30
data[0] => altfp_add_sub0_altpriority_encoder_qh8:altpriority_encoder31.data[0]
data[1] => altfp_add_sub0_altpriority_encoder_qh8:altpriority_encoder31.data[1]
data[2] => altfp_add_sub0_altpriority_encoder_qh8:altpriority_encoder31.data[2]
data[3] => altfp_add_sub0_altpriority_encoder_qh8:altpriority_encoder31.data[3]
data[4] => altfp_add_sub0_altpriority_encoder_q28:altpriority_encoder32.data[0]
data[5] => altfp_add_sub0_altpriority_encoder_q28:altpriority_encoder32.data[1]
data[6] => altfp_add_sub0_altpriority_encoder_q28:altpriority_encoder32.data[2]
data[7] => altfp_add_sub0_altpriority_encoder_q28:altpriority_encoder32.data[3]
q[0] <= wire_altpriority_encoder31_w_lg_w_lg_zero1026w1027w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= wire_altpriority_encoder31_w_lg_w_lg_zero1026w1027w.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= altfp_add_sub0_altpriority_encoder_qh8:altpriority_encoder31.zero


|final|altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component|altfp_add_sub0_altpriority_encoder_cna:trailing_zeros_cnt|altfp_add_sub0_altpriority_encoder_i39:altpriority_encoder22|altfp_add_sub0_altpriority_encoder_v28:altpriority_encoder30|altfp_add_sub0_altpriority_encoder_qh8:altpriority_encoder31
data[0] => altfp_add_sub0_altpriority_encoder_nh8:altpriority_encoder27.data[0]
data[1] => altfp_add_sub0_altpriority_encoder_nh8:altpriority_encoder27.data[1]
data[2] => altfp_add_sub0_altpriority_encoder_nh8:altpriority_encoder28.data[0]
data[3] => altfp_add_sub0_altpriority_encoder_nh8:altpriority_encoder28.data[1]
q[0] <= wire_altpriority_encoder27_w_lg_w_lg_zero1000w1001w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= altfp_add_sub0_altpriority_encoder_nh8:altpriority_encoder27.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|final|altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component|altfp_add_sub0_altpriority_encoder_cna:trailing_zeros_cnt|altfp_add_sub0_altpriority_encoder_i39:altpriority_encoder22|altfp_add_sub0_altpriority_encoder_v28:altpriority_encoder30|altfp_add_sub0_altpriority_encoder_qh8:altpriority_encoder31|altfp_add_sub0_altpriority_encoder_nh8:altpriority_encoder27
data[0] => zero.IN0
data[0] => q[0].DATAIN
data[1] => zero.IN1
q[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|final|altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component|altfp_add_sub0_altpriority_encoder_cna:trailing_zeros_cnt|altfp_add_sub0_altpriority_encoder_i39:altpriority_encoder22|altfp_add_sub0_altpriority_encoder_v28:altpriority_encoder30|altfp_add_sub0_altpriority_encoder_qh8:altpriority_encoder31|altfp_add_sub0_altpriority_encoder_nh8:altpriority_encoder28
data[0] => zero.IN0
data[0] => q[0].DATAIN
data[1] => zero.IN1
q[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|final|altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component|altfp_add_sub0_altpriority_encoder_cna:trailing_zeros_cnt|altfp_add_sub0_altpriority_encoder_i39:altpriority_encoder22|altfp_add_sub0_altpriority_encoder_v28:altpriority_encoder30|altfp_add_sub0_altpriority_encoder_q28:altpriority_encoder32
data[0] => altfp_add_sub0_altpriority_encoder_nh8:altpriority_encoder33.data[0]
data[1] => altfp_add_sub0_altpriority_encoder_nh8:altpriority_encoder33.data[1]
data[2] => altfp_add_sub0_altpriority_encoder_n28:altpriority_encoder34.data[0]
data[3] => altfp_add_sub0_altpriority_encoder_n28:altpriority_encoder34.data[1]
q[0] <= wire_altpriority_encoder33_w_lg_w_lg_zero1035w1036w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= altfp_add_sub0_altpriority_encoder_nh8:altpriority_encoder33.zero


|final|altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component|altfp_add_sub0_altpriority_encoder_cna:trailing_zeros_cnt|altfp_add_sub0_altpriority_encoder_i39:altpriority_encoder22|altfp_add_sub0_altpriority_encoder_v28:altpriority_encoder30|altfp_add_sub0_altpriority_encoder_q28:altpriority_encoder32|altfp_add_sub0_altpriority_encoder_nh8:altpriority_encoder33
data[0] => zero.IN0
data[0] => q[0].DATAIN
data[1] => zero.IN1
q[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|final|altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component|altfp_add_sub0_altpriority_encoder_cna:trailing_zeros_cnt|altfp_add_sub0_altpriority_encoder_i39:altpriority_encoder22|altfp_add_sub0_altpriority_encoder_v28:altpriority_encoder30|altfp_add_sub0_altpriority_encoder_q28:altpriority_encoder32|altfp_add_sub0_altpriority_encoder_n28:altpriority_encoder34
data[0] => q[0].DATAIN
data[1] => ~NO_FANOUT~
q[0] <= data[0].DB_MAX_OUTPUT_PORT_TYPE


|final|altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component|lpm_add_sub:add_sub1
dataa[0] => add_sub_3mj:auto_generated.dataa[0]
dataa[1] => add_sub_3mj:auto_generated.dataa[1]
dataa[2] => add_sub_3mj:auto_generated.dataa[2]
dataa[3] => add_sub_3mj:auto_generated.dataa[3]
dataa[4] => add_sub_3mj:auto_generated.dataa[4]
dataa[5] => add_sub_3mj:auto_generated.dataa[5]
dataa[6] => add_sub_3mj:auto_generated.dataa[6]
dataa[7] => add_sub_3mj:auto_generated.dataa[7]
dataa[8] => add_sub_3mj:auto_generated.dataa[8]
datab[0] => add_sub_3mj:auto_generated.datab[0]
datab[1] => add_sub_3mj:auto_generated.datab[1]
datab[2] => add_sub_3mj:auto_generated.datab[2]
datab[3] => add_sub_3mj:auto_generated.datab[3]
datab[4] => add_sub_3mj:auto_generated.datab[4]
datab[5] => add_sub_3mj:auto_generated.datab[5]
datab[6] => add_sub_3mj:auto_generated.datab[6]
datab[7] => add_sub_3mj:auto_generated.datab[7]
datab[8] => add_sub_3mj:auto_generated.datab[8]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => add_sub_3mj:auto_generated.clock
aclr => add_sub_3mj:auto_generated.aclr
clken => add_sub_3mj:auto_generated.clken
result[0] <= add_sub_3mj:auto_generated.result[0]
result[1] <= add_sub_3mj:auto_generated.result[1]
result[2] <= add_sub_3mj:auto_generated.result[2]
result[3] <= add_sub_3mj:auto_generated.result[3]
result[4] <= add_sub_3mj:auto_generated.result[4]
result[5] <= add_sub_3mj:auto_generated.result[5]
result[6] <= add_sub_3mj:auto_generated.result[6]
result[7] <= add_sub_3mj:auto_generated.result[7]
result[8] <= add_sub_3mj:auto_generated.result[8]
cout <= <GND>
overflow <= <GND>


|final|altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component|lpm_add_sub:add_sub1|add_sub_3mj:auto_generated
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
clock => lcell_ffa[8].CLK
clock => lcell_ffa[7].CLK
clock => lcell_ffa[6].CLK
clock => lcell_ffa[5].CLK
clock => lcell_ffa[4].CLK
clock => lcell_ffa[3].CLK
clock => lcell_ffa[2].CLK
clock => lcell_ffa[1].CLK
clock => lcell_ffa[0].CLK
dataa[0] => add_sub_cella[0].DATAA
dataa[1] => add_sub_cella[1].DATAA
dataa[2] => add_sub_cella[2].DATAA
dataa[3] => add_sub_cella[3].DATAA
dataa[4] => add_sub_cella[4].DATAA
dataa[5] => add_sub_cella[5].DATAA
dataa[6] => add_sub_cella[6].DATAA
dataa[7] => add_sub_cella[7].DATAA
dataa[8] => add_sub_cella[8].DATAA
datab[0] => add_sub_cella[0].DATAB
datab[1] => add_sub_cella[1].DATAB
datab[2] => add_sub_cella[2].DATAB
datab[3] => add_sub_cella[3].DATAB
datab[4] => add_sub_cella[4].DATAB
datab[5] => add_sub_cella[5].DATAB
datab[6] => add_sub_cella[6].DATAB
datab[7] => add_sub_cella[7].DATAB
datab[8] => add_sub_cella[8].DATAB
result[0] <= lcell_ffa[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= lcell_ffa[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= lcell_ffa[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= lcell_ffa[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= lcell_ffa[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= lcell_ffa[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= lcell_ffa[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= lcell_ffa[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= lcell_ffa[8].DB_MAX_OUTPUT_PORT_TYPE


|final|altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component|lpm_add_sub:add_sub2
dataa[0] => add_sub_3mj:auto_generated.dataa[0]
dataa[1] => add_sub_3mj:auto_generated.dataa[1]
dataa[2] => add_sub_3mj:auto_generated.dataa[2]
dataa[3] => add_sub_3mj:auto_generated.dataa[3]
dataa[4] => add_sub_3mj:auto_generated.dataa[4]
dataa[5] => add_sub_3mj:auto_generated.dataa[5]
dataa[6] => add_sub_3mj:auto_generated.dataa[6]
dataa[7] => add_sub_3mj:auto_generated.dataa[7]
dataa[8] => add_sub_3mj:auto_generated.dataa[8]
datab[0] => add_sub_3mj:auto_generated.datab[0]
datab[1] => add_sub_3mj:auto_generated.datab[1]
datab[2] => add_sub_3mj:auto_generated.datab[2]
datab[3] => add_sub_3mj:auto_generated.datab[3]
datab[4] => add_sub_3mj:auto_generated.datab[4]
datab[5] => add_sub_3mj:auto_generated.datab[5]
datab[6] => add_sub_3mj:auto_generated.datab[6]
datab[7] => add_sub_3mj:auto_generated.datab[7]
datab[8] => add_sub_3mj:auto_generated.datab[8]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => add_sub_3mj:auto_generated.clock
aclr => add_sub_3mj:auto_generated.aclr
clken => add_sub_3mj:auto_generated.clken
result[0] <= add_sub_3mj:auto_generated.result[0]
result[1] <= add_sub_3mj:auto_generated.result[1]
result[2] <= add_sub_3mj:auto_generated.result[2]
result[3] <= add_sub_3mj:auto_generated.result[3]
result[4] <= add_sub_3mj:auto_generated.result[4]
result[5] <= add_sub_3mj:auto_generated.result[5]
result[6] <= add_sub_3mj:auto_generated.result[6]
result[7] <= add_sub_3mj:auto_generated.result[7]
result[8] <= add_sub_3mj:auto_generated.result[8]
cout <= <GND>
overflow <= <GND>


|final|altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component|lpm_add_sub:add_sub2|add_sub_3mj:auto_generated
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
clock => lcell_ffa[8].CLK
clock => lcell_ffa[7].CLK
clock => lcell_ffa[6].CLK
clock => lcell_ffa[5].CLK
clock => lcell_ffa[4].CLK
clock => lcell_ffa[3].CLK
clock => lcell_ffa[2].CLK
clock => lcell_ffa[1].CLK
clock => lcell_ffa[0].CLK
dataa[0] => add_sub_cella[0].DATAA
dataa[1] => add_sub_cella[1].DATAA
dataa[2] => add_sub_cella[2].DATAA
dataa[3] => add_sub_cella[3].DATAA
dataa[4] => add_sub_cella[4].DATAA
dataa[5] => add_sub_cella[5].DATAA
dataa[6] => add_sub_cella[6].DATAA
dataa[7] => add_sub_cella[7].DATAA
dataa[8] => add_sub_cella[8].DATAA
datab[0] => add_sub_cella[0].DATAB
datab[1] => add_sub_cella[1].DATAB
datab[2] => add_sub_cella[2].DATAB
datab[3] => add_sub_cella[3].DATAB
datab[4] => add_sub_cella[4].DATAB
datab[5] => add_sub_cella[5].DATAB
datab[6] => add_sub_cella[6].DATAB
datab[7] => add_sub_cella[7].DATAB
datab[8] => add_sub_cella[8].DATAB
result[0] <= lcell_ffa[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= lcell_ffa[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= lcell_ffa[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= lcell_ffa[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= lcell_ffa[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= lcell_ffa[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= lcell_ffa[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= lcell_ffa[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= lcell_ffa[8].DB_MAX_OUTPUT_PORT_TYPE


|final|altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component|lpm_add_sub:add_sub3
dataa[0] => add_sub_08g:auto_generated.dataa[0]
dataa[1] => add_sub_08g:auto_generated.dataa[1]
dataa[2] => add_sub_08g:auto_generated.dataa[2]
dataa[3] => add_sub_08g:auto_generated.dataa[3]
dataa[4] => add_sub_08g:auto_generated.dataa[4]
dataa[5] => add_sub_08g:auto_generated.dataa[5]
datab[0] => add_sub_08g:auto_generated.datab[0]
datab[1] => add_sub_08g:auto_generated.datab[1]
datab[2] => add_sub_08g:auto_generated.datab[2]
datab[3] => add_sub_08g:auto_generated.datab[3]
datab[4] => add_sub_08g:auto_generated.datab[4]
datab[5] => add_sub_08g:auto_generated.datab[5]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_08g:auto_generated.result[0]
result[1] <= add_sub_08g:auto_generated.result[1]
result[2] <= add_sub_08g:auto_generated.result[2]
result[3] <= add_sub_08g:auto_generated.result[3]
result[4] <= add_sub_08g:auto_generated.result[4]
result[5] <= add_sub_08g:auto_generated.result[5]
cout <= <GND>
overflow <= <GND>


|final|altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component|lpm_add_sub:add_sub3|add_sub_08g:auto_generated
dataa[0] => op_1.IN11
dataa[1] => op_1.IN9
dataa[2] => op_1.IN7
dataa[3] => op_1.IN5
dataa[4] => op_1.IN3
dataa[5] => op_1.IN1
datab[0] => op_1.IN12
datab[1] => op_1.IN10
datab[2] => op_1.IN8
datab[3] => op_1.IN6
datab[4] => op_1.IN4
datab[5] => op_1.IN2
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|final|altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component|lpm_add_sub:add_sub4
dataa[0] => add_sub_27g:auto_generated.dataa[0]
dataa[1] => add_sub_27g:auto_generated.dataa[1]
dataa[2] => add_sub_27g:auto_generated.dataa[2]
dataa[3] => add_sub_27g:auto_generated.dataa[3]
dataa[4] => add_sub_27g:auto_generated.dataa[4]
dataa[5] => add_sub_27g:auto_generated.dataa[5]
dataa[6] => add_sub_27g:auto_generated.dataa[6]
dataa[7] => add_sub_27g:auto_generated.dataa[7]
dataa[8] => add_sub_27g:auto_generated.dataa[8]
datab[0] => add_sub_27g:auto_generated.datab[0]
datab[1] => add_sub_27g:auto_generated.datab[1]
datab[2] => add_sub_27g:auto_generated.datab[2]
datab[3] => add_sub_27g:auto_generated.datab[3]
datab[4] => add_sub_27g:auto_generated.datab[4]
datab[5] => add_sub_27g:auto_generated.datab[5]
datab[6] => add_sub_27g:auto_generated.datab[6]
datab[7] => add_sub_27g:auto_generated.datab[7]
datab[8] => add_sub_27g:auto_generated.datab[8]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_27g:auto_generated.result[0]
result[1] <= add_sub_27g:auto_generated.result[1]
result[2] <= add_sub_27g:auto_generated.result[2]
result[3] <= add_sub_27g:auto_generated.result[3]
result[4] <= add_sub_27g:auto_generated.result[4]
result[5] <= add_sub_27g:auto_generated.result[5]
result[6] <= add_sub_27g:auto_generated.result[6]
result[7] <= add_sub_27g:auto_generated.result[7]
result[8] <= add_sub_27g:auto_generated.result[8]
cout <= <GND>
overflow <= <GND>


|final|altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component|lpm_add_sub:add_sub4|add_sub_27g:auto_generated
dataa[0] => op_1.IN16
dataa[1] => op_1.IN14
dataa[2] => op_1.IN12
dataa[3] => op_1.IN10
dataa[4] => op_1.IN8
dataa[5] => op_1.IN6
dataa[6] => op_1.IN4
dataa[7] => op_1.IN2
dataa[8] => op_1.IN0
datab[0] => op_1.IN17
datab[1] => op_1.IN15
datab[2] => op_1.IN13
datab[3] => op_1.IN11
datab[4] => op_1.IN9
datab[5] => op_1.IN7
datab[6] => op_1.IN5
datab[7] => op_1.IN3
datab[8] => op_1.IN1
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|final|altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component|lpm_add_sub:add_sub5
dataa[0] => add_sub_2lj:auto_generated.dataa[0]
dataa[1] => add_sub_2lj:auto_generated.dataa[1]
dataa[2] => add_sub_2lj:auto_generated.dataa[2]
dataa[3] => add_sub_2lj:auto_generated.dataa[3]
dataa[4] => add_sub_2lj:auto_generated.dataa[4]
dataa[5] => add_sub_2lj:auto_generated.dataa[5]
dataa[6] => add_sub_2lj:auto_generated.dataa[6]
dataa[7] => add_sub_2lj:auto_generated.dataa[7]
dataa[8] => add_sub_2lj:auto_generated.dataa[8]
datab[0] => add_sub_2lj:auto_generated.datab[0]
datab[1] => add_sub_2lj:auto_generated.datab[1]
datab[2] => add_sub_2lj:auto_generated.datab[2]
datab[3] => add_sub_2lj:auto_generated.datab[3]
datab[4] => add_sub_2lj:auto_generated.datab[4]
datab[5] => add_sub_2lj:auto_generated.datab[5]
datab[6] => add_sub_2lj:auto_generated.datab[6]
datab[7] => add_sub_2lj:auto_generated.datab[7]
datab[8] => add_sub_2lj:auto_generated.datab[8]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => add_sub_2lj:auto_generated.clock
aclr => add_sub_2lj:auto_generated.aclr
clken => add_sub_2lj:auto_generated.clken
result[0] <= add_sub_2lj:auto_generated.result[0]
result[1] <= add_sub_2lj:auto_generated.result[1]
result[2] <= add_sub_2lj:auto_generated.result[2]
result[3] <= add_sub_2lj:auto_generated.result[3]
result[4] <= add_sub_2lj:auto_generated.result[4]
result[5] <= add_sub_2lj:auto_generated.result[5]
result[6] <= add_sub_2lj:auto_generated.result[6]
result[7] <= add_sub_2lj:auto_generated.result[7]
result[8] <= add_sub_2lj:auto_generated.result[8]
cout <= <GND>
overflow <= <GND>


|final|altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component|lpm_add_sub:add_sub5|add_sub_2lj:auto_generated
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
clock => lcell_ffa[8].CLK
clock => lcell_ffa[7].CLK
clock => lcell_ffa[6].CLK
clock => lcell_ffa[5].CLK
clock => lcell_ffa[4].CLK
clock => lcell_ffa[3].CLK
clock => lcell_ffa[2].CLK
clock => lcell_ffa[1].CLK
clock => lcell_ffa[0].CLK
dataa[0] => add_sub_cella[0].DATAA
dataa[1] => add_sub_cella[1].DATAA
dataa[2] => add_sub_cella[2].DATAA
dataa[3] => add_sub_cella[3].DATAA
dataa[4] => add_sub_cella[4].DATAA
dataa[5] => add_sub_cella[5].DATAA
dataa[6] => add_sub_cella[6].DATAA
dataa[7] => add_sub_cella[7].DATAA
dataa[8] => add_sub_cella[8].DATAA
datab[0] => add_sub_cella[0].DATAB
datab[1] => add_sub_cella[1].DATAB
datab[2] => add_sub_cella[2].DATAB
datab[3] => add_sub_cella[3].DATAB
datab[4] => add_sub_cella[4].DATAB
datab[5] => add_sub_cella[5].DATAB
datab[6] => add_sub_cella[6].DATAB
datab[7] => add_sub_cella[7].DATAB
datab[8] => add_sub_cella[8].DATAB
result[0] <= lcell_ffa[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= lcell_ffa[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= lcell_ffa[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= lcell_ffa[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= lcell_ffa[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= lcell_ffa[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= lcell_ffa[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= lcell_ffa[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= lcell_ffa[8].DB_MAX_OUTPUT_PORT_TYPE


|final|altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component|lpm_add_sub:add_sub6
dataa[0] => add_sub_27g:auto_generated.dataa[0]
dataa[1] => add_sub_27g:auto_generated.dataa[1]
dataa[2] => add_sub_27g:auto_generated.dataa[2]
dataa[3] => add_sub_27g:auto_generated.dataa[3]
dataa[4] => add_sub_27g:auto_generated.dataa[4]
dataa[5] => add_sub_27g:auto_generated.dataa[5]
dataa[6] => add_sub_27g:auto_generated.dataa[6]
dataa[7] => add_sub_27g:auto_generated.dataa[7]
dataa[8] => add_sub_27g:auto_generated.dataa[8]
datab[0] => add_sub_27g:auto_generated.datab[0]
datab[1] => add_sub_27g:auto_generated.datab[1]
datab[2] => add_sub_27g:auto_generated.datab[2]
datab[3] => add_sub_27g:auto_generated.datab[3]
datab[4] => add_sub_27g:auto_generated.datab[4]
datab[5] => add_sub_27g:auto_generated.datab[5]
datab[6] => add_sub_27g:auto_generated.datab[6]
datab[7] => add_sub_27g:auto_generated.datab[7]
datab[8] => add_sub_27g:auto_generated.datab[8]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_27g:auto_generated.result[0]
result[1] <= add_sub_27g:auto_generated.result[1]
result[2] <= add_sub_27g:auto_generated.result[2]
result[3] <= add_sub_27g:auto_generated.result[3]
result[4] <= add_sub_27g:auto_generated.result[4]
result[5] <= add_sub_27g:auto_generated.result[5]
result[6] <= add_sub_27g:auto_generated.result[6]
result[7] <= add_sub_27g:auto_generated.result[7]
result[8] <= add_sub_27g:auto_generated.result[8]
cout <= <GND>
overflow <= <GND>


|final|altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component|lpm_add_sub:add_sub6|add_sub_27g:auto_generated
dataa[0] => op_1.IN16
dataa[1] => op_1.IN14
dataa[2] => op_1.IN12
dataa[3] => op_1.IN10
dataa[4] => op_1.IN8
dataa[5] => op_1.IN6
dataa[6] => op_1.IN4
dataa[7] => op_1.IN2
dataa[8] => op_1.IN0
datab[0] => op_1.IN17
datab[1] => op_1.IN15
datab[2] => op_1.IN13
datab[3] => op_1.IN11
datab[4] => op_1.IN9
datab[5] => op_1.IN7
datab[6] => op_1.IN5
datab[7] => op_1.IN3
datab[8] => op_1.IN1
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|final|altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component|lpm_add_sub:man_2comp_res_lower
dataa[0] => add_sub_ill:auto_generated.dataa[0]
dataa[1] => add_sub_ill:auto_generated.dataa[1]
dataa[2] => add_sub_ill:auto_generated.dataa[2]
dataa[3] => add_sub_ill:auto_generated.dataa[3]
dataa[4] => add_sub_ill:auto_generated.dataa[4]
dataa[5] => add_sub_ill:auto_generated.dataa[5]
dataa[6] => add_sub_ill:auto_generated.dataa[6]
dataa[7] => add_sub_ill:auto_generated.dataa[7]
dataa[8] => add_sub_ill:auto_generated.dataa[8]
dataa[9] => add_sub_ill:auto_generated.dataa[9]
dataa[10] => add_sub_ill:auto_generated.dataa[10]
dataa[11] => add_sub_ill:auto_generated.dataa[11]
dataa[12] => add_sub_ill:auto_generated.dataa[12]
dataa[13] => add_sub_ill:auto_generated.dataa[13]
datab[0] => add_sub_ill:auto_generated.datab[0]
datab[1] => add_sub_ill:auto_generated.datab[1]
datab[2] => add_sub_ill:auto_generated.datab[2]
datab[3] => add_sub_ill:auto_generated.datab[3]
datab[4] => add_sub_ill:auto_generated.datab[4]
datab[5] => add_sub_ill:auto_generated.datab[5]
datab[6] => add_sub_ill:auto_generated.datab[6]
datab[7] => add_sub_ill:auto_generated.datab[7]
datab[8] => add_sub_ill:auto_generated.datab[8]
datab[9] => add_sub_ill:auto_generated.datab[9]
datab[10] => add_sub_ill:auto_generated.datab[10]
datab[11] => add_sub_ill:auto_generated.datab[11]
datab[12] => add_sub_ill:auto_generated.datab[12]
datab[13] => add_sub_ill:auto_generated.datab[13]
cin => add_sub_ill:auto_generated.cin
add_sub => add_sub_ill:auto_generated.add_sub
clock => add_sub_ill:auto_generated.clock
aclr => add_sub_ill:auto_generated.aclr
clken => add_sub_ill:auto_generated.clken
result[0] <= add_sub_ill:auto_generated.result[0]
result[1] <= add_sub_ill:auto_generated.result[1]
result[2] <= add_sub_ill:auto_generated.result[2]
result[3] <= add_sub_ill:auto_generated.result[3]
result[4] <= add_sub_ill:auto_generated.result[4]
result[5] <= add_sub_ill:auto_generated.result[5]
result[6] <= add_sub_ill:auto_generated.result[6]
result[7] <= add_sub_ill:auto_generated.result[7]
result[8] <= add_sub_ill:auto_generated.result[8]
result[9] <= add_sub_ill:auto_generated.result[9]
result[10] <= add_sub_ill:auto_generated.result[10]
result[11] <= add_sub_ill:auto_generated.result[11]
result[12] <= add_sub_ill:auto_generated.result[12]
result[13] <= add_sub_ill:auto_generated.result[13]
cout <= add_sub_ill:auto_generated.cout
overflow <= <GND>


|final|altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component|lpm_add_sub:man_2comp_res_lower|add_sub_ill:auto_generated
aclr => ~NO_FANOUT~
add_sub => add_sub_cella[7].IN0
add_sub => _.IN0
add_sub => add_sub_regra[0].IN0
cin => add_sub_cella[0].CIN
clken => ~NO_FANOUT~
clock => add_sub_cell_ffa[13].CLK
clock => add_sub_cell_ffa[12].CLK
clock => add_sub_cell_ffa[11].CLK
clock => add_sub_cell_ffa[10].CLK
clock => add_sub_cell_ffa[9].CLK
clock => add_sub_cell_ffa[8].CLK
clock => add_sub_cell_ffa[7].CLK
clock => add_sub_cell_ffa[6].CLK
clock => add_sub_cell_ffa[5].CLK
clock => add_sub_cell_ffa[4].CLK
clock => add_sub_cell_ffa[3].CLK
clock => add_sub_cell_ffa[2].CLK
clock => add_sub_cell_ffa[1].CLK
clock => add_sub_cell_ffa[0].CLK
clock => add_sub_regra[0].CLK
clock => cout_sum_regra[1].CLK
clock => cout_sum_regra[0].CLK
clock => inter_regrs_cin_ffa[0].CLK
clock => pad_cell_ffa[13].CLK
clock => pad_cell_ffa[12].CLK
clock => pad_cell_ffa[11].CLK
clock => pad_cell_ffa[10].CLK
clock => pad_cell_ffa[9].CLK
clock => pad_cell_ffa[8].CLK
clock => pad_cell_ffa[7].CLK
clock => pad_cell_ffa[6].CLK
clock => pad_cell_ffa[5].CLK
clock => pad_cell_ffa[4].CLK
clock => pad_cell_ffa[3].CLK
clock => pad_cell_ffa[2].CLK
clock => pad_cell_ffa[1].CLK
clock => pad_cell_ffa[0].CLK
cout <= cout_sum_regra[1].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => add_sub_cella[0].DATAA
dataa[1] => add_sub_cella[1].DATAA
dataa[2] => add_sub_cella[2].DATAA
dataa[3] => add_sub_cella[3].DATAA
dataa[4] => add_sub_cella[4].DATAA
dataa[5] => add_sub_cella[5].DATAA
dataa[6] => add_sub_cella[6].DATAA
dataa[7] => add_sub_cella[7].DATAA
dataa[8] => add_sub_cella[8].DATAA
dataa[9] => add_sub_cella[9].DATAA
dataa[10] => add_sub_cella[10].DATAA
dataa[11] => add_sub_cella[11].DATAA
dataa[12] => add_sub_cella[12].DATAA
dataa[13] => add_sub_cella[13].DATAA
datab[0] => add_sub_cella[0].IN0
datab[1] => add_sub_cella[1].IN0
datab[2] => add_sub_cella[2].IN0
datab[3] => add_sub_cella[3].IN0
datab[4] => add_sub_cella[4].IN0
datab[5] => add_sub_cella[5].IN0
datab[6] => add_sub_cella[6].IN0
datab[7] => add_sub_cella[7].IN0
datab[8] => add_sub_cella[8].IN0
datab[9] => add_sub_cella[9].IN0
datab[10] => add_sub_cella[10].IN0
datab[11] => add_sub_cella[11].IN0
datab[12] => add_sub_cella[12].IN0
datab[13] => add_sub_cella[13].IN0
result[0] <= pad_cell_ffa[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pad_cell_ffa[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pad_cell_ffa[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pad_cell_ffa[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pad_cell_ffa[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pad_cell_ffa[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pad_cell_ffa[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pad_cell_ffa[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pad_cell_ffa[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pad_cell_ffa[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= pad_cell_ffa[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= pad_cell_ffa[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= pad_cell_ffa[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= pad_cell_ffa[13].DB_MAX_OUTPUT_PORT_TYPE


|final|altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component|lpm_add_sub:man_2comp_res_upper0
dataa[0] => add_sub_n6l:auto_generated.dataa[0]
dataa[1] => add_sub_n6l:auto_generated.dataa[1]
dataa[2] => add_sub_n6l:auto_generated.dataa[2]
dataa[3] => add_sub_n6l:auto_generated.dataa[3]
dataa[4] => add_sub_n6l:auto_generated.dataa[4]
dataa[5] => add_sub_n6l:auto_generated.dataa[5]
dataa[6] => add_sub_n6l:auto_generated.dataa[6]
dataa[7] => add_sub_n6l:auto_generated.dataa[7]
dataa[8] => add_sub_n6l:auto_generated.dataa[8]
dataa[9] => add_sub_n6l:auto_generated.dataa[9]
dataa[10] => add_sub_n6l:auto_generated.dataa[10]
dataa[11] => add_sub_n6l:auto_generated.dataa[11]
dataa[12] => add_sub_n6l:auto_generated.dataa[12]
dataa[13] => add_sub_n6l:auto_generated.dataa[13]
datab[0] => add_sub_n6l:auto_generated.datab[0]
datab[1] => add_sub_n6l:auto_generated.datab[1]
datab[2] => add_sub_n6l:auto_generated.datab[2]
datab[3] => add_sub_n6l:auto_generated.datab[3]
datab[4] => add_sub_n6l:auto_generated.datab[4]
datab[5] => add_sub_n6l:auto_generated.datab[5]
datab[6] => add_sub_n6l:auto_generated.datab[6]
datab[7] => add_sub_n6l:auto_generated.datab[7]
datab[8] => add_sub_n6l:auto_generated.datab[8]
datab[9] => add_sub_n6l:auto_generated.datab[9]
datab[10] => add_sub_n6l:auto_generated.datab[10]
datab[11] => add_sub_n6l:auto_generated.datab[11]
datab[12] => add_sub_n6l:auto_generated.datab[12]
datab[13] => add_sub_n6l:auto_generated.datab[13]
cin => add_sub_n6l:auto_generated.cin
add_sub => add_sub_n6l:auto_generated.add_sub
clock => add_sub_n6l:auto_generated.clock
aclr => add_sub_n6l:auto_generated.aclr
clken => add_sub_n6l:auto_generated.clken
result[0] <= add_sub_n6l:auto_generated.result[0]
result[1] <= add_sub_n6l:auto_generated.result[1]
result[2] <= add_sub_n6l:auto_generated.result[2]
result[3] <= add_sub_n6l:auto_generated.result[3]
result[4] <= add_sub_n6l:auto_generated.result[4]
result[5] <= add_sub_n6l:auto_generated.result[5]
result[6] <= add_sub_n6l:auto_generated.result[6]
result[7] <= add_sub_n6l:auto_generated.result[7]
result[8] <= add_sub_n6l:auto_generated.result[8]
result[9] <= add_sub_n6l:auto_generated.result[9]
result[10] <= add_sub_n6l:auto_generated.result[10]
result[11] <= add_sub_n6l:auto_generated.result[11]
result[12] <= add_sub_n6l:auto_generated.result[12]
result[13] <= add_sub_n6l:auto_generated.result[13]
cout <= <GND>
overflow <= <GND>


|final|altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component|lpm_add_sub:man_2comp_res_upper0|add_sub_n6l:auto_generated
aclr => ~NO_FANOUT~
add_sub => add_sub_cella[7].IN0
add_sub => _.IN0
add_sub => add_sub_regra[0].IN0
cin => add_sub_cella[0].CIN
clken => ~NO_FANOUT~
clock => add_sub_cell_ffa[13].CLK
clock => add_sub_cell_ffa[12].CLK
clock => add_sub_cell_ffa[11].CLK
clock => add_sub_cell_ffa[10].CLK
clock => add_sub_cell_ffa[9].CLK
clock => add_sub_cell_ffa[8].CLK
clock => add_sub_cell_ffa[7].CLK
clock => add_sub_cell_ffa[6].CLK
clock => add_sub_cell_ffa[5].CLK
clock => add_sub_cell_ffa[4].CLK
clock => add_sub_cell_ffa[3].CLK
clock => add_sub_cell_ffa[2].CLK
clock => add_sub_cell_ffa[1].CLK
clock => add_sub_cell_ffa[0].CLK
clock => add_sub_regra[0].CLK
clock => inter_regrs_cin_ffa[0].CLK
clock => pad_cell_ffa[13].CLK
clock => pad_cell_ffa[12].CLK
clock => pad_cell_ffa[11].CLK
clock => pad_cell_ffa[10].CLK
clock => pad_cell_ffa[9].CLK
clock => pad_cell_ffa[8].CLK
clock => pad_cell_ffa[7].CLK
clock => pad_cell_ffa[6].CLK
clock => pad_cell_ffa[5].CLK
clock => pad_cell_ffa[4].CLK
clock => pad_cell_ffa[3].CLK
clock => pad_cell_ffa[2].CLK
clock => pad_cell_ffa[1].CLK
clock => pad_cell_ffa[0].CLK
dataa[0] => add_sub_cella[0].DATAA
dataa[1] => add_sub_cella[1].DATAA
dataa[2] => add_sub_cella[2].DATAA
dataa[3] => add_sub_cella[3].DATAA
dataa[4] => add_sub_cella[4].DATAA
dataa[5] => add_sub_cella[5].DATAA
dataa[6] => add_sub_cella[6].DATAA
dataa[7] => add_sub_cella[7].DATAA
dataa[8] => add_sub_cella[8].DATAA
dataa[9] => add_sub_cella[9].DATAA
dataa[10] => add_sub_cella[10].DATAA
dataa[11] => add_sub_cella[11].DATAA
dataa[12] => add_sub_cella[12].DATAA
dataa[13] => add_sub_cella[13].DATAA
datab[0] => add_sub_cella[0].IN0
datab[1] => add_sub_cella[1].IN0
datab[2] => add_sub_cella[2].IN0
datab[3] => add_sub_cella[3].IN0
datab[4] => add_sub_cella[4].IN0
datab[5] => add_sub_cella[5].IN0
datab[6] => add_sub_cella[6].IN0
datab[7] => add_sub_cella[7].IN0
datab[8] => add_sub_cella[8].IN0
datab[9] => add_sub_cella[9].IN0
datab[10] => add_sub_cella[10].IN0
datab[11] => add_sub_cella[11].IN0
datab[12] => add_sub_cella[12].IN0
datab[13] => add_sub_cella[13].IN0
result[0] <= pad_cell_ffa[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pad_cell_ffa[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pad_cell_ffa[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pad_cell_ffa[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pad_cell_ffa[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pad_cell_ffa[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pad_cell_ffa[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pad_cell_ffa[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pad_cell_ffa[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pad_cell_ffa[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= pad_cell_ffa[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= pad_cell_ffa[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= pad_cell_ffa[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= pad_cell_ffa[13].DB_MAX_OUTPUT_PORT_TYPE


|final|altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component|lpm_add_sub:man_2comp_res_upper1
dataa[0] => add_sub_n6l:auto_generated.dataa[0]
dataa[1] => add_sub_n6l:auto_generated.dataa[1]
dataa[2] => add_sub_n6l:auto_generated.dataa[2]
dataa[3] => add_sub_n6l:auto_generated.dataa[3]
dataa[4] => add_sub_n6l:auto_generated.dataa[4]
dataa[5] => add_sub_n6l:auto_generated.dataa[5]
dataa[6] => add_sub_n6l:auto_generated.dataa[6]
dataa[7] => add_sub_n6l:auto_generated.dataa[7]
dataa[8] => add_sub_n6l:auto_generated.dataa[8]
dataa[9] => add_sub_n6l:auto_generated.dataa[9]
dataa[10] => add_sub_n6l:auto_generated.dataa[10]
dataa[11] => add_sub_n6l:auto_generated.dataa[11]
dataa[12] => add_sub_n6l:auto_generated.dataa[12]
dataa[13] => add_sub_n6l:auto_generated.dataa[13]
datab[0] => add_sub_n6l:auto_generated.datab[0]
datab[1] => add_sub_n6l:auto_generated.datab[1]
datab[2] => add_sub_n6l:auto_generated.datab[2]
datab[3] => add_sub_n6l:auto_generated.datab[3]
datab[4] => add_sub_n6l:auto_generated.datab[4]
datab[5] => add_sub_n6l:auto_generated.datab[5]
datab[6] => add_sub_n6l:auto_generated.datab[6]
datab[7] => add_sub_n6l:auto_generated.datab[7]
datab[8] => add_sub_n6l:auto_generated.datab[8]
datab[9] => add_sub_n6l:auto_generated.datab[9]
datab[10] => add_sub_n6l:auto_generated.datab[10]
datab[11] => add_sub_n6l:auto_generated.datab[11]
datab[12] => add_sub_n6l:auto_generated.datab[12]
datab[13] => add_sub_n6l:auto_generated.datab[13]
cin => add_sub_n6l:auto_generated.cin
add_sub => add_sub_n6l:auto_generated.add_sub
clock => add_sub_n6l:auto_generated.clock
aclr => add_sub_n6l:auto_generated.aclr
clken => add_sub_n6l:auto_generated.clken
result[0] <= add_sub_n6l:auto_generated.result[0]
result[1] <= add_sub_n6l:auto_generated.result[1]
result[2] <= add_sub_n6l:auto_generated.result[2]
result[3] <= add_sub_n6l:auto_generated.result[3]
result[4] <= add_sub_n6l:auto_generated.result[4]
result[5] <= add_sub_n6l:auto_generated.result[5]
result[6] <= add_sub_n6l:auto_generated.result[6]
result[7] <= add_sub_n6l:auto_generated.result[7]
result[8] <= add_sub_n6l:auto_generated.result[8]
result[9] <= add_sub_n6l:auto_generated.result[9]
result[10] <= add_sub_n6l:auto_generated.result[10]
result[11] <= add_sub_n6l:auto_generated.result[11]
result[12] <= add_sub_n6l:auto_generated.result[12]
result[13] <= add_sub_n6l:auto_generated.result[13]
cout <= <GND>
overflow <= <GND>


|final|altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component|lpm_add_sub:man_2comp_res_upper1|add_sub_n6l:auto_generated
aclr => ~NO_FANOUT~
add_sub => add_sub_cella[7].IN0
add_sub => _.IN0
add_sub => add_sub_regra[0].IN0
cin => add_sub_cella[0].CIN
clken => ~NO_FANOUT~
clock => add_sub_cell_ffa[13].CLK
clock => add_sub_cell_ffa[12].CLK
clock => add_sub_cell_ffa[11].CLK
clock => add_sub_cell_ffa[10].CLK
clock => add_sub_cell_ffa[9].CLK
clock => add_sub_cell_ffa[8].CLK
clock => add_sub_cell_ffa[7].CLK
clock => add_sub_cell_ffa[6].CLK
clock => add_sub_cell_ffa[5].CLK
clock => add_sub_cell_ffa[4].CLK
clock => add_sub_cell_ffa[3].CLK
clock => add_sub_cell_ffa[2].CLK
clock => add_sub_cell_ffa[1].CLK
clock => add_sub_cell_ffa[0].CLK
clock => add_sub_regra[0].CLK
clock => inter_regrs_cin_ffa[0].CLK
clock => pad_cell_ffa[13].CLK
clock => pad_cell_ffa[12].CLK
clock => pad_cell_ffa[11].CLK
clock => pad_cell_ffa[10].CLK
clock => pad_cell_ffa[9].CLK
clock => pad_cell_ffa[8].CLK
clock => pad_cell_ffa[7].CLK
clock => pad_cell_ffa[6].CLK
clock => pad_cell_ffa[5].CLK
clock => pad_cell_ffa[4].CLK
clock => pad_cell_ffa[3].CLK
clock => pad_cell_ffa[2].CLK
clock => pad_cell_ffa[1].CLK
clock => pad_cell_ffa[0].CLK
dataa[0] => add_sub_cella[0].DATAA
dataa[1] => add_sub_cella[1].DATAA
dataa[2] => add_sub_cella[2].DATAA
dataa[3] => add_sub_cella[3].DATAA
dataa[4] => add_sub_cella[4].DATAA
dataa[5] => add_sub_cella[5].DATAA
dataa[6] => add_sub_cella[6].DATAA
dataa[7] => add_sub_cella[7].DATAA
dataa[8] => add_sub_cella[8].DATAA
dataa[9] => add_sub_cella[9].DATAA
dataa[10] => add_sub_cella[10].DATAA
dataa[11] => add_sub_cella[11].DATAA
dataa[12] => add_sub_cella[12].DATAA
dataa[13] => add_sub_cella[13].DATAA
datab[0] => add_sub_cella[0].IN0
datab[1] => add_sub_cella[1].IN0
datab[2] => add_sub_cella[2].IN0
datab[3] => add_sub_cella[3].IN0
datab[4] => add_sub_cella[4].IN0
datab[5] => add_sub_cella[5].IN0
datab[6] => add_sub_cella[6].IN0
datab[7] => add_sub_cella[7].IN0
datab[8] => add_sub_cella[8].IN0
datab[9] => add_sub_cella[9].IN0
datab[10] => add_sub_cella[10].IN0
datab[11] => add_sub_cella[11].IN0
datab[12] => add_sub_cella[12].IN0
datab[13] => add_sub_cella[13].IN0
result[0] <= pad_cell_ffa[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pad_cell_ffa[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pad_cell_ffa[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pad_cell_ffa[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pad_cell_ffa[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pad_cell_ffa[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pad_cell_ffa[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pad_cell_ffa[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pad_cell_ffa[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pad_cell_ffa[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= pad_cell_ffa[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= pad_cell_ffa[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= pad_cell_ffa[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= pad_cell_ffa[13].DB_MAX_OUTPUT_PORT_TYPE


|final|altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component|lpm_add_sub:man_add_sub_lower
dataa[0] => add_sub_ill:auto_generated.dataa[0]
dataa[1] => add_sub_ill:auto_generated.dataa[1]
dataa[2] => add_sub_ill:auto_generated.dataa[2]
dataa[3] => add_sub_ill:auto_generated.dataa[3]
dataa[4] => add_sub_ill:auto_generated.dataa[4]
dataa[5] => add_sub_ill:auto_generated.dataa[5]
dataa[6] => add_sub_ill:auto_generated.dataa[6]
dataa[7] => add_sub_ill:auto_generated.dataa[7]
dataa[8] => add_sub_ill:auto_generated.dataa[8]
dataa[9] => add_sub_ill:auto_generated.dataa[9]
dataa[10] => add_sub_ill:auto_generated.dataa[10]
dataa[11] => add_sub_ill:auto_generated.dataa[11]
dataa[12] => add_sub_ill:auto_generated.dataa[12]
dataa[13] => add_sub_ill:auto_generated.dataa[13]
datab[0] => add_sub_ill:auto_generated.datab[0]
datab[1] => add_sub_ill:auto_generated.datab[1]
datab[2] => add_sub_ill:auto_generated.datab[2]
datab[3] => add_sub_ill:auto_generated.datab[3]
datab[4] => add_sub_ill:auto_generated.datab[4]
datab[5] => add_sub_ill:auto_generated.datab[5]
datab[6] => add_sub_ill:auto_generated.datab[6]
datab[7] => add_sub_ill:auto_generated.datab[7]
datab[8] => add_sub_ill:auto_generated.datab[8]
datab[9] => add_sub_ill:auto_generated.datab[9]
datab[10] => add_sub_ill:auto_generated.datab[10]
datab[11] => add_sub_ill:auto_generated.datab[11]
datab[12] => add_sub_ill:auto_generated.datab[12]
datab[13] => add_sub_ill:auto_generated.datab[13]
cin => add_sub_ill:auto_generated.cin
add_sub => add_sub_ill:auto_generated.add_sub
clock => add_sub_ill:auto_generated.clock
aclr => add_sub_ill:auto_generated.aclr
clken => add_sub_ill:auto_generated.clken
result[0] <= add_sub_ill:auto_generated.result[0]
result[1] <= add_sub_ill:auto_generated.result[1]
result[2] <= add_sub_ill:auto_generated.result[2]
result[3] <= add_sub_ill:auto_generated.result[3]
result[4] <= add_sub_ill:auto_generated.result[4]
result[5] <= add_sub_ill:auto_generated.result[5]
result[6] <= add_sub_ill:auto_generated.result[6]
result[7] <= add_sub_ill:auto_generated.result[7]
result[8] <= add_sub_ill:auto_generated.result[8]
result[9] <= add_sub_ill:auto_generated.result[9]
result[10] <= add_sub_ill:auto_generated.result[10]
result[11] <= add_sub_ill:auto_generated.result[11]
result[12] <= add_sub_ill:auto_generated.result[12]
result[13] <= add_sub_ill:auto_generated.result[13]
cout <= add_sub_ill:auto_generated.cout
overflow <= <GND>


|final|altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component|lpm_add_sub:man_add_sub_lower|add_sub_ill:auto_generated
aclr => ~NO_FANOUT~
add_sub => add_sub_cella[7].IN0
add_sub => _.IN0
add_sub => add_sub_regra[0].IN0
cin => add_sub_cella[0].CIN
clken => ~NO_FANOUT~
clock => add_sub_cell_ffa[13].CLK
clock => add_sub_cell_ffa[12].CLK
clock => add_sub_cell_ffa[11].CLK
clock => add_sub_cell_ffa[10].CLK
clock => add_sub_cell_ffa[9].CLK
clock => add_sub_cell_ffa[8].CLK
clock => add_sub_cell_ffa[7].CLK
clock => add_sub_cell_ffa[6].CLK
clock => add_sub_cell_ffa[5].CLK
clock => add_sub_cell_ffa[4].CLK
clock => add_sub_cell_ffa[3].CLK
clock => add_sub_cell_ffa[2].CLK
clock => add_sub_cell_ffa[1].CLK
clock => add_sub_cell_ffa[0].CLK
clock => add_sub_regra[0].CLK
clock => cout_sum_regra[1].CLK
clock => cout_sum_regra[0].CLK
clock => inter_regrs_cin_ffa[0].CLK
clock => pad_cell_ffa[13].CLK
clock => pad_cell_ffa[12].CLK
clock => pad_cell_ffa[11].CLK
clock => pad_cell_ffa[10].CLK
clock => pad_cell_ffa[9].CLK
clock => pad_cell_ffa[8].CLK
clock => pad_cell_ffa[7].CLK
clock => pad_cell_ffa[6].CLK
clock => pad_cell_ffa[5].CLK
clock => pad_cell_ffa[4].CLK
clock => pad_cell_ffa[3].CLK
clock => pad_cell_ffa[2].CLK
clock => pad_cell_ffa[1].CLK
clock => pad_cell_ffa[0].CLK
cout <= cout_sum_regra[1].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => add_sub_cella[0].DATAA
dataa[1] => add_sub_cella[1].DATAA
dataa[2] => add_sub_cella[2].DATAA
dataa[3] => add_sub_cella[3].DATAA
dataa[4] => add_sub_cella[4].DATAA
dataa[5] => add_sub_cella[5].DATAA
dataa[6] => add_sub_cella[6].DATAA
dataa[7] => add_sub_cella[7].DATAA
dataa[8] => add_sub_cella[8].DATAA
dataa[9] => add_sub_cella[9].DATAA
dataa[10] => add_sub_cella[10].DATAA
dataa[11] => add_sub_cella[11].DATAA
dataa[12] => add_sub_cella[12].DATAA
dataa[13] => add_sub_cella[13].DATAA
datab[0] => add_sub_cella[0].IN0
datab[1] => add_sub_cella[1].IN0
datab[2] => add_sub_cella[2].IN0
datab[3] => add_sub_cella[3].IN0
datab[4] => add_sub_cella[4].IN0
datab[5] => add_sub_cella[5].IN0
datab[6] => add_sub_cella[6].IN0
datab[7] => add_sub_cella[7].IN0
datab[8] => add_sub_cella[8].IN0
datab[9] => add_sub_cella[9].IN0
datab[10] => add_sub_cella[10].IN0
datab[11] => add_sub_cella[11].IN0
datab[12] => add_sub_cella[12].IN0
datab[13] => add_sub_cella[13].IN0
result[0] <= pad_cell_ffa[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pad_cell_ffa[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pad_cell_ffa[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pad_cell_ffa[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pad_cell_ffa[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pad_cell_ffa[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pad_cell_ffa[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pad_cell_ffa[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pad_cell_ffa[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pad_cell_ffa[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= pad_cell_ffa[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= pad_cell_ffa[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= pad_cell_ffa[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= pad_cell_ffa[13].DB_MAX_OUTPUT_PORT_TYPE


|final|altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component|lpm_add_sub:man_add_sub_upper0
dataa[0] => add_sub_n6l:auto_generated.dataa[0]
dataa[1] => add_sub_n6l:auto_generated.dataa[1]
dataa[2] => add_sub_n6l:auto_generated.dataa[2]
dataa[3] => add_sub_n6l:auto_generated.dataa[3]
dataa[4] => add_sub_n6l:auto_generated.dataa[4]
dataa[5] => add_sub_n6l:auto_generated.dataa[5]
dataa[6] => add_sub_n6l:auto_generated.dataa[6]
dataa[7] => add_sub_n6l:auto_generated.dataa[7]
dataa[8] => add_sub_n6l:auto_generated.dataa[8]
dataa[9] => add_sub_n6l:auto_generated.dataa[9]
dataa[10] => add_sub_n6l:auto_generated.dataa[10]
dataa[11] => add_sub_n6l:auto_generated.dataa[11]
dataa[12] => add_sub_n6l:auto_generated.dataa[12]
dataa[13] => add_sub_n6l:auto_generated.dataa[13]
datab[0] => add_sub_n6l:auto_generated.datab[0]
datab[1] => add_sub_n6l:auto_generated.datab[1]
datab[2] => add_sub_n6l:auto_generated.datab[2]
datab[3] => add_sub_n6l:auto_generated.datab[3]
datab[4] => add_sub_n6l:auto_generated.datab[4]
datab[5] => add_sub_n6l:auto_generated.datab[5]
datab[6] => add_sub_n6l:auto_generated.datab[6]
datab[7] => add_sub_n6l:auto_generated.datab[7]
datab[8] => add_sub_n6l:auto_generated.datab[8]
datab[9] => add_sub_n6l:auto_generated.datab[9]
datab[10] => add_sub_n6l:auto_generated.datab[10]
datab[11] => add_sub_n6l:auto_generated.datab[11]
datab[12] => add_sub_n6l:auto_generated.datab[12]
datab[13] => add_sub_n6l:auto_generated.datab[13]
cin => add_sub_n6l:auto_generated.cin
add_sub => add_sub_n6l:auto_generated.add_sub
clock => add_sub_n6l:auto_generated.clock
aclr => add_sub_n6l:auto_generated.aclr
clken => add_sub_n6l:auto_generated.clken
result[0] <= add_sub_n6l:auto_generated.result[0]
result[1] <= add_sub_n6l:auto_generated.result[1]
result[2] <= add_sub_n6l:auto_generated.result[2]
result[3] <= add_sub_n6l:auto_generated.result[3]
result[4] <= add_sub_n6l:auto_generated.result[4]
result[5] <= add_sub_n6l:auto_generated.result[5]
result[6] <= add_sub_n6l:auto_generated.result[6]
result[7] <= add_sub_n6l:auto_generated.result[7]
result[8] <= add_sub_n6l:auto_generated.result[8]
result[9] <= add_sub_n6l:auto_generated.result[9]
result[10] <= add_sub_n6l:auto_generated.result[10]
result[11] <= add_sub_n6l:auto_generated.result[11]
result[12] <= add_sub_n6l:auto_generated.result[12]
result[13] <= add_sub_n6l:auto_generated.result[13]
cout <= <GND>
overflow <= <GND>


|final|altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component|lpm_add_sub:man_add_sub_upper0|add_sub_n6l:auto_generated
aclr => ~NO_FANOUT~
add_sub => add_sub_cella[7].IN0
add_sub => _.IN0
add_sub => add_sub_regra[0].IN0
cin => add_sub_cella[0].CIN
clken => ~NO_FANOUT~
clock => add_sub_cell_ffa[13].CLK
clock => add_sub_cell_ffa[12].CLK
clock => add_sub_cell_ffa[11].CLK
clock => add_sub_cell_ffa[10].CLK
clock => add_sub_cell_ffa[9].CLK
clock => add_sub_cell_ffa[8].CLK
clock => add_sub_cell_ffa[7].CLK
clock => add_sub_cell_ffa[6].CLK
clock => add_sub_cell_ffa[5].CLK
clock => add_sub_cell_ffa[4].CLK
clock => add_sub_cell_ffa[3].CLK
clock => add_sub_cell_ffa[2].CLK
clock => add_sub_cell_ffa[1].CLK
clock => add_sub_cell_ffa[0].CLK
clock => add_sub_regra[0].CLK
clock => inter_regrs_cin_ffa[0].CLK
clock => pad_cell_ffa[13].CLK
clock => pad_cell_ffa[12].CLK
clock => pad_cell_ffa[11].CLK
clock => pad_cell_ffa[10].CLK
clock => pad_cell_ffa[9].CLK
clock => pad_cell_ffa[8].CLK
clock => pad_cell_ffa[7].CLK
clock => pad_cell_ffa[6].CLK
clock => pad_cell_ffa[5].CLK
clock => pad_cell_ffa[4].CLK
clock => pad_cell_ffa[3].CLK
clock => pad_cell_ffa[2].CLK
clock => pad_cell_ffa[1].CLK
clock => pad_cell_ffa[0].CLK
dataa[0] => add_sub_cella[0].DATAA
dataa[1] => add_sub_cella[1].DATAA
dataa[2] => add_sub_cella[2].DATAA
dataa[3] => add_sub_cella[3].DATAA
dataa[4] => add_sub_cella[4].DATAA
dataa[5] => add_sub_cella[5].DATAA
dataa[6] => add_sub_cella[6].DATAA
dataa[7] => add_sub_cella[7].DATAA
dataa[8] => add_sub_cella[8].DATAA
dataa[9] => add_sub_cella[9].DATAA
dataa[10] => add_sub_cella[10].DATAA
dataa[11] => add_sub_cella[11].DATAA
dataa[12] => add_sub_cella[12].DATAA
dataa[13] => add_sub_cella[13].DATAA
datab[0] => add_sub_cella[0].IN0
datab[1] => add_sub_cella[1].IN0
datab[2] => add_sub_cella[2].IN0
datab[3] => add_sub_cella[3].IN0
datab[4] => add_sub_cella[4].IN0
datab[5] => add_sub_cella[5].IN0
datab[6] => add_sub_cella[6].IN0
datab[7] => add_sub_cella[7].IN0
datab[8] => add_sub_cella[8].IN0
datab[9] => add_sub_cella[9].IN0
datab[10] => add_sub_cella[10].IN0
datab[11] => add_sub_cella[11].IN0
datab[12] => add_sub_cella[12].IN0
datab[13] => add_sub_cella[13].IN0
result[0] <= pad_cell_ffa[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pad_cell_ffa[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pad_cell_ffa[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pad_cell_ffa[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pad_cell_ffa[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pad_cell_ffa[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pad_cell_ffa[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pad_cell_ffa[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pad_cell_ffa[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pad_cell_ffa[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= pad_cell_ffa[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= pad_cell_ffa[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= pad_cell_ffa[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= pad_cell_ffa[13].DB_MAX_OUTPUT_PORT_TYPE


|final|altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component|lpm_add_sub:man_add_sub_upper1
dataa[0] => add_sub_n6l:auto_generated.dataa[0]
dataa[1] => add_sub_n6l:auto_generated.dataa[1]
dataa[2] => add_sub_n6l:auto_generated.dataa[2]
dataa[3] => add_sub_n6l:auto_generated.dataa[3]
dataa[4] => add_sub_n6l:auto_generated.dataa[4]
dataa[5] => add_sub_n6l:auto_generated.dataa[5]
dataa[6] => add_sub_n6l:auto_generated.dataa[6]
dataa[7] => add_sub_n6l:auto_generated.dataa[7]
dataa[8] => add_sub_n6l:auto_generated.dataa[8]
dataa[9] => add_sub_n6l:auto_generated.dataa[9]
dataa[10] => add_sub_n6l:auto_generated.dataa[10]
dataa[11] => add_sub_n6l:auto_generated.dataa[11]
dataa[12] => add_sub_n6l:auto_generated.dataa[12]
dataa[13] => add_sub_n6l:auto_generated.dataa[13]
datab[0] => add_sub_n6l:auto_generated.datab[0]
datab[1] => add_sub_n6l:auto_generated.datab[1]
datab[2] => add_sub_n6l:auto_generated.datab[2]
datab[3] => add_sub_n6l:auto_generated.datab[3]
datab[4] => add_sub_n6l:auto_generated.datab[4]
datab[5] => add_sub_n6l:auto_generated.datab[5]
datab[6] => add_sub_n6l:auto_generated.datab[6]
datab[7] => add_sub_n6l:auto_generated.datab[7]
datab[8] => add_sub_n6l:auto_generated.datab[8]
datab[9] => add_sub_n6l:auto_generated.datab[9]
datab[10] => add_sub_n6l:auto_generated.datab[10]
datab[11] => add_sub_n6l:auto_generated.datab[11]
datab[12] => add_sub_n6l:auto_generated.datab[12]
datab[13] => add_sub_n6l:auto_generated.datab[13]
cin => add_sub_n6l:auto_generated.cin
add_sub => add_sub_n6l:auto_generated.add_sub
clock => add_sub_n6l:auto_generated.clock
aclr => add_sub_n6l:auto_generated.aclr
clken => add_sub_n6l:auto_generated.clken
result[0] <= add_sub_n6l:auto_generated.result[0]
result[1] <= add_sub_n6l:auto_generated.result[1]
result[2] <= add_sub_n6l:auto_generated.result[2]
result[3] <= add_sub_n6l:auto_generated.result[3]
result[4] <= add_sub_n6l:auto_generated.result[4]
result[5] <= add_sub_n6l:auto_generated.result[5]
result[6] <= add_sub_n6l:auto_generated.result[6]
result[7] <= add_sub_n6l:auto_generated.result[7]
result[8] <= add_sub_n6l:auto_generated.result[8]
result[9] <= add_sub_n6l:auto_generated.result[9]
result[10] <= add_sub_n6l:auto_generated.result[10]
result[11] <= add_sub_n6l:auto_generated.result[11]
result[12] <= add_sub_n6l:auto_generated.result[12]
result[13] <= add_sub_n6l:auto_generated.result[13]
cout <= <GND>
overflow <= <GND>


|final|altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component|lpm_add_sub:man_add_sub_upper1|add_sub_n6l:auto_generated
aclr => ~NO_FANOUT~
add_sub => add_sub_cella[7].IN0
add_sub => _.IN0
add_sub => add_sub_regra[0].IN0
cin => add_sub_cella[0].CIN
clken => ~NO_FANOUT~
clock => add_sub_cell_ffa[13].CLK
clock => add_sub_cell_ffa[12].CLK
clock => add_sub_cell_ffa[11].CLK
clock => add_sub_cell_ffa[10].CLK
clock => add_sub_cell_ffa[9].CLK
clock => add_sub_cell_ffa[8].CLK
clock => add_sub_cell_ffa[7].CLK
clock => add_sub_cell_ffa[6].CLK
clock => add_sub_cell_ffa[5].CLK
clock => add_sub_cell_ffa[4].CLK
clock => add_sub_cell_ffa[3].CLK
clock => add_sub_cell_ffa[2].CLK
clock => add_sub_cell_ffa[1].CLK
clock => add_sub_cell_ffa[0].CLK
clock => add_sub_regra[0].CLK
clock => inter_regrs_cin_ffa[0].CLK
clock => pad_cell_ffa[13].CLK
clock => pad_cell_ffa[12].CLK
clock => pad_cell_ffa[11].CLK
clock => pad_cell_ffa[10].CLK
clock => pad_cell_ffa[9].CLK
clock => pad_cell_ffa[8].CLK
clock => pad_cell_ffa[7].CLK
clock => pad_cell_ffa[6].CLK
clock => pad_cell_ffa[5].CLK
clock => pad_cell_ffa[4].CLK
clock => pad_cell_ffa[3].CLK
clock => pad_cell_ffa[2].CLK
clock => pad_cell_ffa[1].CLK
clock => pad_cell_ffa[0].CLK
dataa[0] => add_sub_cella[0].DATAA
dataa[1] => add_sub_cella[1].DATAA
dataa[2] => add_sub_cella[2].DATAA
dataa[3] => add_sub_cella[3].DATAA
dataa[4] => add_sub_cella[4].DATAA
dataa[5] => add_sub_cella[5].DATAA
dataa[6] => add_sub_cella[6].DATAA
dataa[7] => add_sub_cella[7].DATAA
dataa[8] => add_sub_cella[8].DATAA
dataa[9] => add_sub_cella[9].DATAA
dataa[10] => add_sub_cella[10].DATAA
dataa[11] => add_sub_cella[11].DATAA
dataa[12] => add_sub_cella[12].DATAA
dataa[13] => add_sub_cella[13].DATAA
datab[0] => add_sub_cella[0].IN0
datab[1] => add_sub_cella[1].IN0
datab[2] => add_sub_cella[2].IN0
datab[3] => add_sub_cella[3].IN0
datab[4] => add_sub_cella[4].IN0
datab[5] => add_sub_cella[5].IN0
datab[6] => add_sub_cella[6].IN0
datab[7] => add_sub_cella[7].IN0
datab[8] => add_sub_cella[8].IN0
datab[9] => add_sub_cella[9].IN0
datab[10] => add_sub_cella[10].IN0
datab[11] => add_sub_cella[11].IN0
datab[12] => add_sub_cella[12].IN0
datab[13] => add_sub_cella[13].IN0
result[0] <= pad_cell_ffa[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pad_cell_ffa[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pad_cell_ffa[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pad_cell_ffa[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pad_cell_ffa[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pad_cell_ffa[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pad_cell_ffa[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pad_cell_ffa[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pad_cell_ffa[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pad_cell_ffa[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= pad_cell_ffa[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= pad_cell_ffa[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= pad_cell_ffa[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= pad_cell_ffa[13].DB_MAX_OUTPUT_PORT_TYPE


|final|altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component|lpm_add_sub:man_res_rounding_add_sub_lower
dataa[0] => add_sub_8ng:auto_generated.dataa[0]
dataa[1] => add_sub_8ng:auto_generated.dataa[1]
dataa[2] => add_sub_8ng:auto_generated.dataa[2]
dataa[3] => add_sub_8ng:auto_generated.dataa[3]
dataa[4] => add_sub_8ng:auto_generated.dataa[4]
dataa[5] => add_sub_8ng:auto_generated.dataa[5]
dataa[6] => add_sub_8ng:auto_generated.dataa[6]
dataa[7] => add_sub_8ng:auto_generated.dataa[7]
dataa[8] => add_sub_8ng:auto_generated.dataa[8]
dataa[9] => add_sub_8ng:auto_generated.dataa[9]
dataa[10] => add_sub_8ng:auto_generated.dataa[10]
dataa[11] => add_sub_8ng:auto_generated.dataa[11]
dataa[12] => add_sub_8ng:auto_generated.dataa[12]
datab[0] => add_sub_8ng:auto_generated.datab[0]
datab[1] => add_sub_8ng:auto_generated.datab[1]
datab[2] => add_sub_8ng:auto_generated.datab[2]
datab[3] => add_sub_8ng:auto_generated.datab[3]
datab[4] => add_sub_8ng:auto_generated.datab[4]
datab[5] => add_sub_8ng:auto_generated.datab[5]
datab[6] => add_sub_8ng:auto_generated.datab[6]
datab[7] => add_sub_8ng:auto_generated.datab[7]
datab[8] => add_sub_8ng:auto_generated.datab[8]
datab[9] => add_sub_8ng:auto_generated.datab[9]
datab[10] => add_sub_8ng:auto_generated.datab[10]
datab[11] => add_sub_8ng:auto_generated.datab[11]
datab[12] => add_sub_8ng:auto_generated.datab[12]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_8ng:auto_generated.result[0]
result[1] <= add_sub_8ng:auto_generated.result[1]
result[2] <= add_sub_8ng:auto_generated.result[2]
result[3] <= add_sub_8ng:auto_generated.result[3]
result[4] <= add_sub_8ng:auto_generated.result[4]
result[5] <= add_sub_8ng:auto_generated.result[5]
result[6] <= add_sub_8ng:auto_generated.result[6]
result[7] <= add_sub_8ng:auto_generated.result[7]
result[8] <= add_sub_8ng:auto_generated.result[8]
result[9] <= add_sub_8ng:auto_generated.result[9]
result[10] <= add_sub_8ng:auto_generated.result[10]
result[11] <= add_sub_8ng:auto_generated.result[11]
result[12] <= add_sub_8ng:auto_generated.result[12]
cout <= add_sub_8ng:auto_generated.cout
overflow <= <GND>


|final|altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component|lpm_add_sub:man_res_rounding_add_sub_lower|add_sub_8ng:auto_generated
cout <= op_1.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => op_1.IN26
dataa[1] => op_1.IN24
dataa[2] => op_1.IN22
dataa[3] => op_1.IN20
dataa[4] => op_1.IN18
dataa[5] => op_1.IN16
dataa[6] => op_1.IN14
dataa[7] => op_1.IN12
dataa[8] => op_1.IN10
dataa[9] => op_1.IN8
dataa[10] => op_1.IN6
dataa[11] => op_1.IN4
dataa[12] => op_1.IN2
datab[0] => op_1.IN27
datab[1] => op_1.IN25
datab[2] => op_1.IN23
datab[3] => op_1.IN21
datab[4] => op_1.IN19
datab[5] => op_1.IN17
datab[6] => op_1.IN15
datab[7] => op_1.IN13
datab[8] => op_1.IN11
datab[9] => op_1.IN9
datab[10] => op_1.IN7
datab[11] => op_1.IN5
datab[12] => op_1.IN3
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|final|altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component|lpm_add_sub:man_res_rounding_add_sub_upper1
dataa[0] => add_sub_hvg:auto_generated.dataa[0]
dataa[1] => add_sub_hvg:auto_generated.dataa[1]
dataa[2] => add_sub_hvg:auto_generated.dataa[2]
dataa[3] => add_sub_hvg:auto_generated.dataa[3]
dataa[4] => add_sub_hvg:auto_generated.dataa[4]
dataa[5] => add_sub_hvg:auto_generated.dataa[5]
dataa[6] => add_sub_hvg:auto_generated.dataa[6]
dataa[7] => add_sub_hvg:auto_generated.dataa[7]
dataa[8] => add_sub_hvg:auto_generated.dataa[8]
dataa[9] => add_sub_hvg:auto_generated.dataa[9]
dataa[10] => add_sub_hvg:auto_generated.dataa[10]
dataa[11] => add_sub_hvg:auto_generated.dataa[11]
dataa[12] => add_sub_hvg:auto_generated.dataa[12]
datab[0] => add_sub_hvg:auto_generated.datab[0]
datab[1] => add_sub_hvg:auto_generated.datab[1]
datab[2] => add_sub_hvg:auto_generated.datab[2]
datab[3] => add_sub_hvg:auto_generated.datab[3]
datab[4] => add_sub_hvg:auto_generated.datab[4]
datab[5] => add_sub_hvg:auto_generated.datab[5]
datab[6] => add_sub_hvg:auto_generated.datab[6]
datab[7] => add_sub_hvg:auto_generated.datab[7]
datab[8] => add_sub_hvg:auto_generated.datab[8]
datab[9] => add_sub_hvg:auto_generated.datab[9]
datab[10] => add_sub_hvg:auto_generated.datab[10]
datab[11] => add_sub_hvg:auto_generated.datab[11]
datab[12] => add_sub_hvg:auto_generated.datab[12]
cin => add_sub_hvg:auto_generated.cin
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_hvg:auto_generated.result[0]
result[1] <= add_sub_hvg:auto_generated.result[1]
result[2] <= add_sub_hvg:auto_generated.result[2]
result[3] <= add_sub_hvg:auto_generated.result[3]
result[4] <= add_sub_hvg:auto_generated.result[4]
result[5] <= add_sub_hvg:auto_generated.result[5]
result[6] <= add_sub_hvg:auto_generated.result[6]
result[7] <= add_sub_hvg:auto_generated.result[7]
result[8] <= add_sub_hvg:auto_generated.result[8]
result[9] <= add_sub_hvg:auto_generated.result[9]
result[10] <= add_sub_hvg:auto_generated.result[10]
result[11] <= add_sub_hvg:auto_generated.result[11]
result[12] <= add_sub_hvg:auto_generated.result[12]
cout <= <GND>
overflow <= <GND>


|final|altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component|lpm_add_sub:man_res_rounding_add_sub_upper1|add_sub_hvg:auto_generated
cin => op_1.IN26
cin => op_1.IN27
dataa[0] => op_1.IN24
dataa[1] => op_1.IN22
dataa[2] => op_1.IN20
dataa[3] => op_1.IN18
dataa[4] => op_1.IN16
dataa[5] => op_1.IN14
dataa[6] => op_1.IN12
dataa[7] => op_1.IN10
dataa[8] => op_1.IN8
dataa[9] => op_1.IN6
dataa[10] => op_1.IN4
dataa[11] => op_1.IN2
dataa[12] => op_1.IN0
datab[0] => ~NO_FANOUT~
datab[1] => ~NO_FANOUT~
datab[2] => ~NO_FANOUT~
datab[3] => ~NO_FANOUT~
datab[4] => ~NO_FANOUT~
datab[5] => ~NO_FANOUT~
datab[6] => ~NO_FANOUT~
datab[7] => ~NO_FANOUT~
datab[8] => ~NO_FANOUT~
datab[9] => ~NO_FANOUT~
datab[10] => ~NO_FANOUT~
datab[11] => ~NO_FANOUT~
datab[12] => ~NO_FANOUT~
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|final|altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component|lpm_compare:trailing_zeros_limit_comparator
dataa[0] => cmpr_lmh:auto_generated.dataa[0]
dataa[1] => cmpr_lmh:auto_generated.dataa[1]
dataa[2] => cmpr_lmh:auto_generated.dataa[2]
dataa[3] => cmpr_lmh:auto_generated.dataa[3]
dataa[4] => cmpr_lmh:auto_generated.dataa[4]
dataa[5] => cmpr_lmh:auto_generated.dataa[5]
datab[0] => cmpr_lmh:auto_generated.datab[0]
datab[1] => cmpr_lmh:auto_generated.datab[1]
datab[2] => cmpr_lmh:auto_generated.datab[2]
datab[3] => cmpr_lmh:auto_generated.datab[3]
datab[4] => cmpr_lmh:auto_generated.datab[4]
datab[5] => cmpr_lmh:auto_generated.datab[5]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= <GND>
agb <= cmpr_lmh:auto_generated.agb
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|final|altfp_add_sub0:inst3|altfp_add_sub0_altfp_add_sub_12j:altfp_add_sub0_altfp_add_sub_12j_component|lpm_compare:trailing_zeros_limit_comparator|cmpr_lmh:auto_generated
agb <= agb_int.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => op_1.IN12
dataa[1] => op_1.IN10
dataa[2] => op_1.IN8
dataa[3] => op_1.IN6
dataa[4] => op_1.IN4
dataa[5] => dataa_int[5].IN0
datab[0] => op_1.IN11
datab[1] => op_1.IN9
datab[2] => op_1.IN7
datab[3] => op_1.IN5
datab[4] => op_1.IN3
datab[5] => datab_int[5].IN0


|final|altfp_mult0:inst
clock => altfp_mult0_altfp_mult_oon:altfp_mult0_altfp_mult_oon_component.clock
dataa[0] => altfp_mult0_altfp_mult_oon:altfp_mult0_altfp_mult_oon_component.dataa[0]
dataa[1] => altfp_mult0_altfp_mult_oon:altfp_mult0_altfp_mult_oon_component.dataa[1]
dataa[2] => altfp_mult0_altfp_mult_oon:altfp_mult0_altfp_mult_oon_component.dataa[2]
dataa[3] => altfp_mult0_altfp_mult_oon:altfp_mult0_altfp_mult_oon_component.dataa[3]
dataa[4] => altfp_mult0_altfp_mult_oon:altfp_mult0_altfp_mult_oon_component.dataa[4]
dataa[5] => altfp_mult0_altfp_mult_oon:altfp_mult0_altfp_mult_oon_component.dataa[5]
dataa[6] => altfp_mult0_altfp_mult_oon:altfp_mult0_altfp_mult_oon_component.dataa[6]
dataa[7] => altfp_mult0_altfp_mult_oon:altfp_mult0_altfp_mult_oon_component.dataa[7]
dataa[8] => altfp_mult0_altfp_mult_oon:altfp_mult0_altfp_mult_oon_component.dataa[8]
dataa[9] => altfp_mult0_altfp_mult_oon:altfp_mult0_altfp_mult_oon_component.dataa[9]
dataa[10] => altfp_mult0_altfp_mult_oon:altfp_mult0_altfp_mult_oon_component.dataa[10]
dataa[11] => altfp_mult0_altfp_mult_oon:altfp_mult0_altfp_mult_oon_component.dataa[11]
dataa[12] => altfp_mult0_altfp_mult_oon:altfp_mult0_altfp_mult_oon_component.dataa[12]
dataa[13] => altfp_mult0_altfp_mult_oon:altfp_mult0_altfp_mult_oon_component.dataa[13]
dataa[14] => altfp_mult0_altfp_mult_oon:altfp_mult0_altfp_mult_oon_component.dataa[14]
dataa[15] => altfp_mult0_altfp_mult_oon:altfp_mult0_altfp_mult_oon_component.dataa[15]
dataa[16] => altfp_mult0_altfp_mult_oon:altfp_mult0_altfp_mult_oon_component.dataa[16]
dataa[17] => altfp_mult0_altfp_mult_oon:altfp_mult0_altfp_mult_oon_component.dataa[17]
dataa[18] => altfp_mult0_altfp_mult_oon:altfp_mult0_altfp_mult_oon_component.dataa[18]
dataa[19] => altfp_mult0_altfp_mult_oon:altfp_mult0_altfp_mult_oon_component.dataa[19]
dataa[20] => altfp_mult0_altfp_mult_oon:altfp_mult0_altfp_mult_oon_component.dataa[20]
dataa[21] => altfp_mult0_altfp_mult_oon:altfp_mult0_altfp_mult_oon_component.dataa[21]
dataa[22] => altfp_mult0_altfp_mult_oon:altfp_mult0_altfp_mult_oon_component.dataa[22]
dataa[23] => altfp_mult0_altfp_mult_oon:altfp_mult0_altfp_mult_oon_component.dataa[23]
dataa[24] => altfp_mult0_altfp_mult_oon:altfp_mult0_altfp_mult_oon_component.dataa[24]
dataa[25] => altfp_mult0_altfp_mult_oon:altfp_mult0_altfp_mult_oon_component.dataa[25]
dataa[26] => altfp_mult0_altfp_mult_oon:altfp_mult0_altfp_mult_oon_component.dataa[26]
dataa[27] => altfp_mult0_altfp_mult_oon:altfp_mult0_altfp_mult_oon_component.dataa[27]
dataa[28] => altfp_mult0_altfp_mult_oon:altfp_mult0_altfp_mult_oon_component.dataa[28]
dataa[29] => altfp_mult0_altfp_mult_oon:altfp_mult0_altfp_mult_oon_component.dataa[29]
dataa[30] => altfp_mult0_altfp_mult_oon:altfp_mult0_altfp_mult_oon_component.dataa[30]
dataa[31] => altfp_mult0_altfp_mult_oon:altfp_mult0_altfp_mult_oon_component.dataa[31]
datab[0] => altfp_mult0_altfp_mult_oon:altfp_mult0_altfp_mult_oon_component.datab[0]
datab[1] => altfp_mult0_altfp_mult_oon:altfp_mult0_altfp_mult_oon_component.datab[1]
datab[2] => altfp_mult0_altfp_mult_oon:altfp_mult0_altfp_mult_oon_component.datab[2]
datab[3] => altfp_mult0_altfp_mult_oon:altfp_mult0_altfp_mult_oon_component.datab[3]
datab[4] => altfp_mult0_altfp_mult_oon:altfp_mult0_altfp_mult_oon_component.datab[4]
datab[5] => altfp_mult0_altfp_mult_oon:altfp_mult0_altfp_mult_oon_component.datab[5]
datab[6] => altfp_mult0_altfp_mult_oon:altfp_mult0_altfp_mult_oon_component.datab[6]
datab[7] => altfp_mult0_altfp_mult_oon:altfp_mult0_altfp_mult_oon_component.datab[7]
datab[8] => altfp_mult0_altfp_mult_oon:altfp_mult0_altfp_mult_oon_component.datab[8]
datab[9] => altfp_mult0_altfp_mult_oon:altfp_mult0_altfp_mult_oon_component.datab[9]
datab[10] => altfp_mult0_altfp_mult_oon:altfp_mult0_altfp_mult_oon_component.datab[10]
datab[11] => altfp_mult0_altfp_mult_oon:altfp_mult0_altfp_mult_oon_component.datab[11]
datab[12] => altfp_mult0_altfp_mult_oon:altfp_mult0_altfp_mult_oon_component.datab[12]
datab[13] => altfp_mult0_altfp_mult_oon:altfp_mult0_altfp_mult_oon_component.datab[13]
datab[14] => altfp_mult0_altfp_mult_oon:altfp_mult0_altfp_mult_oon_component.datab[14]
datab[15] => altfp_mult0_altfp_mult_oon:altfp_mult0_altfp_mult_oon_component.datab[15]
datab[16] => altfp_mult0_altfp_mult_oon:altfp_mult0_altfp_mult_oon_component.datab[16]
datab[17] => altfp_mult0_altfp_mult_oon:altfp_mult0_altfp_mult_oon_component.datab[17]
datab[18] => altfp_mult0_altfp_mult_oon:altfp_mult0_altfp_mult_oon_component.datab[18]
datab[19] => altfp_mult0_altfp_mult_oon:altfp_mult0_altfp_mult_oon_component.datab[19]
datab[20] => altfp_mult0_altfp_mult_oon:altfp_mult0_altfp_mult_oon_component.datab[20]
datab[21] => altfp_mult0_altfp_mult_oon:altfp_mult0_altfp_mult_oon_component.datab[21]
datab[22] => altfp_mult0_altfp_mult_oon:altfp_mult0_altfp_mult_oon_component.datab[22]
datab[23] => altfp_mult0_altfp_mult_oon:altfp_mult0_altfp_mult_oon_component.datab[23]
datab[24] => altfp_mult0_altfp_mult_oon:altfp_mult0_altfp_mult_oon_component.datab[24]
datab[25] => altfp_mult0_altfp_mult_oon:altfp_mult0_altfp_mult_oon_component.datab[25]
datab[26] => altfp_mult0_altfp_mult_oon:altfp_mult0_altfp_mult_oon_component.datab[26]
datab[27] => altfp_mult0_altfp_mult_oon:altfp_mult0_altfp_mult_oon_component.datab[27]
datab[28] => altfp_mult0_altfp_mult_oon:altfp_mult0_altfp_mult_oon_component.datab[28]
datab[29] => altfp_mult0_altfp_mult_oon:altfp_mult0_altfp_mult_oon_component.datab[29]
datab[30] => altfp_mult0_altfp_mult_oon:altfp_mult0_altfp_mult_oon_component.datab[30]
datab[31] => altfp_mult0_altfp_mult_oon:altfp_mult0_altfp_mult_oon_component.datab[31]
result[0] <= altfp_mult0_altfp_mult_oon:altfp_mult0_altfp_mult_oon_component.result[0]
result[1] <= altfp_mult0_altfp_mult_oon:altfp_mult0_altfp_mult_oon_component.result[1]
result[2] <= altfp_mult0_altfp_mult_oon:altfp_mult0_altfp_mult_oon_component.result[2]
result[3] <= altfp_mult0_altfp_mult_oon:altfp_mult0_altfp_mult_oon_component.result[3]
result[4] <= altfp_mult0_altfp_mult_oon:altfp_mult0_altfp_mult_oon_component.result[4]
result[5] <= altfp_mult0_altfp_mult_oon:altfp_mult0_altfp_mult_oon_component.result[5]
result[6] <= altfp_mult0_altfp_mult_oon:altfp_mult0_altfp_mult_oon_component.result[6]
result[7] <= altfp_mult0_altfp_mult_oon:altfp_mult0_altfp_mult_oon_component.result[7]
result[8] <= altfp_mult0_altfp_mult_oon:altfp_mult0_altfp_mult_oon_component.result[8]
result[9] <= altfp_mult0_altfp_mult_oon:altfp_mult0_altfp_mult_oon_component.result[9]
result[10] <= altfp_mult0_altfp_mult_oon:altfp_mult0_altfp_mult_oon_component.result[10]
result[11] <= altfp_mult0_altfp_mult_oon:altfp_mult0_altfp_mult_oon_component.result[11]
result[12] <= altfp_mult0_altfp_mult_oon:altfp_mult0_altfp_mult_oon_component.result[12]
result[13] <= altfp_mult0_altfp_mult_oon:altfp_mult0_altfp_mult_oon_component.result[13]
result[14] <= altfp_mult0_altfp_mult_oon:altfp_mult0_altfp_mult_oon_component.result[14]
result[15] <= altfp_mult0_altfp_mult_oon:altfp_mult0_altfp_mult_oon_component.result[15]
result[16] <= altfp_mult0_altfp_mult_oon:altfp_mult0_altfp_mult_oon_component.result[16]
result[17] <= altfp_mult0_altfp_mult_oon:altfp_mult0_altfp_mult_oon_component.result[17]
result[18] <= altfp_mult0_altfp_mult_oon:altfp_mult0_altfp_mult_oon_component.result[18]
result[19] <= altfp_mult0_altfp_mult_oon:altfp_mult0_altfp_mult_oon_component.result[19]
result[20] <= altfp_mult0_altfp_mult_oon:altfp_mult0_altfp_mult_oon_component.result[20]
result[21] <= altfp_mult0_altfp_mult_oon:altfp_mult0_altfp_mult_oon_component.result[21]
result[22] <= altfp_mult0_altfp_mult_oon:altfp_mult0_altfp_mult_oon_component.result[22]
result[23] <= altfp_mult0_altfp_mult_oon:altfp_mult0_altfp_mult_oon_component.result[23]
result[24] <= altfp_mult0_altfp_mult_oon:altfp_mult0_altfp_mult_oon_component.result[24]
result[25] <= altfp_mult0_altfp_mult_oon:altfp_mult0_altfp_mult_oon_component.result[25]
result[26] <= altfp_mult0_altfp_mult_oon:altfp_mult0_altfp_mult_oon_component.result[26]
result[27] <= altfp_mult0_altfp_mult_oon:altfp_mult0_altfp_mult_oon_component.result[27]
result[28] <= altfp_mult0_altfp_mult_oon:altfp_mult0_altfp_mult_oon_component.result[28]
result[29] <= altfp_mult0_altfp_mult_oon:altfp_mult0_altfp_mult_oon_component.result[29]
result[30] <= altfp_mult0_altfp_mult_oon:altfp_mult0_altfp_mult_oon_component.result[30]
result[31] <= altfp_mult0_altfp_mult_oon:altfp_mult0_altfp_mult_oon_component.result[31]


|final|altfp_mult0:inst|altfp_mult0_altfp_mult_oon:altfp_mult0_altfp_mult_oon_component
clock => lpm_add_sub:exp_add_adder.clock
clock => sticky_dffe.CLK
clock => sign_node_ff10.CLK
clock => sign_node_ff9.CLK
clock => sign_node_ff8.CLK
clock => sign_node_ff7.CLK
clock => sign_node_ff6.CLK
clock => sign_node_ff5.CLK
clock => sign_node_ff4.CLK
clock => sign_node_ff3.CLK
clock => sign_node_ff2.CLK
clock => sign_node_ff1.CLK
clock => sign_node_ff0.CLK
clock => round_dffe.CLK
clock => man_round_p2[0].CLK
clock => man_round_p2[1].CLK
clock => man_round_p2[2].CLK
clock => man_round_p2[3].CLK
clock => man_round_p2[4].CLK
clock => man_round_p2[5].CLK
clock => man_round_p2[6].CLK
clock => man_round_p2[7].CLK
clock => man_round_p2[8].CLK
clock => man_round_p2[9].CLK
clock => man_round_p2[10].CLK
clock => man_round_p2[11].CLK
clock => man_round_p2[12].CLK
clock => man_round_p2[13].CLK
clock => man_round_p2[14].CLK
clock => man_round_p2[15].CLK
clock => man_round_p2[16].CLK
clock => man_round_p2[17].CLK
clock => man_round_p2[18].CLK
clock => man_round_p2[19].CLK
clock => man_round_p2[20].CLK
clock => man_round_p2[21].CLK
clock => man_round_p2[22].CLK
clock => man_round_p2[23].CLK
clock => man_round_p2[24].CLK
clock => man_round_p1[0].CLK
clock => man_round_p1[1].CLK
clock => man_round_p1[2].CLK
clock => man_round_p1[3].CLK
clock => man_round_p1[4].CLK
clock => man_round_p1[5].CLK
clock => man_round_p1[6].CLK
clock => man_round_p1[7].CLK
clock => man_round_p1[8].CLK
clock => man_round_p1[9].CLK
clock => man_round_p1[10].CLK
clock => man_round_p1[11].CLK
clock => man_round_p1[12].CLK
clock => man_round_p1[13].CLK
clock => man_round_p1[14].CLK
clock => man_round_p1[15].CLK
clock => man_round_p1[16].CLK
clock => man_round_p1[17].CLK
clock => man_round_p1[18].CLK
clock => man_round_p1[19].CLK
clock => man_round_p1[20].CLK
clock => man_round_p1[21].CLK
clock => man_round_p1[22].CLK
clock => man_round_p1[23].CLK
clock => man_round_p0[0].CLK
clock => man_round_p0[1].CLK
clock => man_round_p0[2].CLK
clock => man_round_p0[3].CLK
clock => man_round_p0[4].CLK
clock => man_round_p0[5].CLK
clock => man_round_p0[6].CLK
clock => man_round_p0[7].CLK
clock => man_round_p0[8].CLK
clock => man_round_p0[9].CLK
clock => man_round_p0[10].CLK
clock => man_round_p0[11].CLK
clock => man_round_p0[12].CLK
clock => man_round_p0[13].CLK
clock => man_round_p0[14].CLK
clock => man_round_p0[15].CLK
clock => man_round_p0[16].CLK
clock => man_round_p0[17].CLK
clock => man_round_p0[18].CLK
clock => man_round_p0[19].CLK
clock => man_round_p0[20].CLK
clock => man_round_p0[21].CLK
clock => man_round_p0[22].CLK
clock => man_round_p0[23].CLK
clock => man_round_p[0].CLK
clock => man_round_p[1].CLK
clock => man_round_p[2].CLK
clock => man_round_p[3].CLK
clock => man_round_p[4].CLK
clock => man_round_p[5].CLK
clock => man_round_p[6].CLK
clock => man_round_p[7].CLK
clock => man_round_p[8].CLK
clock => man_round_p[9].CLK
clock => man_round_p[10].CLK
clock => man_round_p[11].CLK
clock => man_round_p[12].CLK
clock => man_round_p[13].CLK
clock => man_round_p[14].CLK
clock => man_round_p[15].CLK
clock => man_round_p[16].CLK
clock => man_round_p[17].CLK
clock => man_round_p[18].CLK
clock => man_round_p[19].CLK
clock => man_round_p[20].CLK
clock => man_round_p[21].CLK
clock => man_round_p[22].CLK
clock => man_round_p[23].CLK
clock => man_round_carry_p0.CLK
clock => man_round_carry.CLK
clock => man_result_ff[0].CLK
clock => man_result_ff[1].CLK
clock => man_result_ff[2].CLK
clock => man_result_ff[3].CLK
clock => man_result_ff[4].CLK
clock => man_result_ff[5].CLK
clock => man_result_ff[6].CLK
clock => man_result_ff[7].CLK
clock => man_result_ff[8].CLK
clock => man_result_ff[9].CLK
clock => man_result_ff[10].CLK
clock => man_result_ff[11].CLK
clock => man_result_ff[12].CLK
clock => man_result_ff[13].CLK
clock => man_result_ff[14].CLK
clock => man_result_ff[15].CLK
clock => man_result_ff[16].CLK
clock => man_result_ff[17].CLK
clock => man_result_ff[18].CLK
clock => man_result_ff[19].CLK
clock => man_result_ff[20].CLK
clock => man_result_ff[21].CLK
clock => man_result_ff[22].CLK
clock => lsb_dffe.CLK
clock => input_not_zero_ff5.CLK
clock => input_not_zero_ff4.CLK
clock => input_not_zero_ff3.CLK
clock => input_not_zero_ff2.CLK
clock => input_not_zero_ff1.CLK
clock => input_not_zero_dffe_3.CLK
clock => input_not_zero_dffe_2.CLK
clock => input_not_zero_dffe_1.CLK
clock => input_not_zero_dffe_0.CLK
clock => input_is_nan_ff5.CLK
clock => input_is_nan_ff4.CLK
clock => input_is_nan_ff3.CLK
clock => input_is_nan_ff2.CLK
clock => input_is_nan_ff1.CLK
clock => input_is_nan_dffe_3.CLK
clock => input_is_nan_dffe_2.CLK
clock => input_is_nan_dffe_1.CLK
clock => input_is_nan_dffe_0.CLK
clock => input_is_infinity_ff5.CLK
clock => input_is_infinity_ff4.CLK
clock => input_is_infinity_ff3.CLK
clock => input_is_infinity_ff2.CLK
clock => input_is_infinity_ff1.CLK
clock => input_is_infinity_dffe_3.CLK
clock => input_is_infinity_dffe_2.CLK
clock => input_is_infinity_dffe_1.CLK
clock => input_is_infinity_dffe_0.CLK
clock => exp_result_ff[0].CLK
clock => exp_result_ff[1].CLK
clock => exp_result_ff[2].CLK
clock => exp_result_ff[3].CLK
clock => exp_result_ff[4].CLK
clock => exp_result_ff[5].CLK
clock => exp_result_ff[6].CLK
clock => exp_result_ff[7].CLK
clock => exp_bias_p3[0].CLK
clock => exp_bias_p3[1].CLK
clock => exp_bias_p3[2].CLK
clock => exp_bias_p3[3].CLK
clock => exp_bias_p3[4].CLK
clock => exp_bias_p3[5].CLK
clock => exp_bias_p3[6].CLK
clock => exp_bias_p3[7].CLK
clock => exp_bias_p3[8].CLK
clock => exp_bias_p2[0].CLK
clock => exp_bias_p2[1].CLK
clock => exp_bias_p2[2].CLK
clock => exp_bias_p2[3].CLK
clock => exp_bias_p2[4].CLK
clock => exp_bias_p2[5].CLK
clock => exp_bias_p2[6].CLK
clock => exp_bias_p2[7].CLK
clock => exp_bias_p2[8].CLK
clock => exp_bias_p1[0].CLK
clock => exp_bias_p1[1].CLK
clock => exp_bias_p1[2].CLK
clock => exp_bias_p1[3].CLK
clock => exp_bias_p1[4].CLK
clock => exp_bias_p1[5].CLK
clock => exp_bias_p1[6].CLK
clock => exp_bias_p1[7].CLK
clock => exp_bias_p1[8].CLK
clock => exp_adj_p2[0].CLK
clock => exp_adj_p2[1].CLK
clock => exp_adj_p2[2].CLK
clock => exp_adj_p2[3].CLK
clock => exp_adj_p2[4].CLK
clock => exp_adj_p2[5].CLK
clock => exp_adj_p2[6].CLK
clock => exp_adj_p2[7].CLK
clock => exp_adj_p2[8].CLK
clock => exp_adj_p2[9].CLK
clock => exp_adj_p1[0].CLK
clock => exp_adj_p1[1].CLK
clock => exp_adj_p1[2].CLK
clock => exp_adj_p1[3].CLK
clock => exp_adj_p1[4].CLK
clock => exp_adj_p1[5].CLK
clock => exp_adj_p1[6].CLK
clock => exp_adj_p1[7].CLK
clock => exp_adj_p1[8].CLK
clock => exp_adj_p1[9].CLK
clock => exp_add_p1[0].CLK
clock => exp_add_p1[1].CLK
clock => exp_add_p1[2].CLK
clock => exp_add_p1[3].CLK
clock => exp_add_p1[4].CLK
clock => exp_add_p1[5].CLK
clock => exp_add_p1[6].CLK
clock => exp_add_p1[7].CLK
clock => exp_add_p1[8].CLK
clock => delay_round[0].CLK
clock => delay_round[1].CLK
clock => delay_round[2].CLK
clock => delay_round[3].CLK
clock => delay_round[4].CLK
clock => delay_round[5].CLK
clock => delay_round[6].CLK
clock => delay_round[7].CLK
clock => delay_round[8].CLK
clock => delay_round[9].CLK
clock => delay_round[10].CLK
clock => delay_round[11].CLK
clock => delay_round[12].CLK
clock => delay_round[13].CLK
clock => delay_round[14].CLK
clock => delay_round[15].CLK
clock => delay_round[16].CLK
clock => delay_round[17].CLK
clock => delay_round[18].CLK
clock => delay_round[19].CLK
clock => delay_round[20].CLK
clock => delay_round[21].CLK
clock => delay_round[22].CLK
clock => delay_man_product_msb_p1.CLK
clock => delay_man_product_msb_p0.CLK
clock => delay_man_product_msb2.CLK
clock => delay_man_product_msb.CLK
clock => delay_exp_bias[0].CLK
clock => delay_exp_bias[1].CLK
clock => delay_exp_bias[2].CLK
clock => delay_exp_bias[3].CLK
clock => delay_exp_bias[4].CLK
clock => delay_exp_bias[5].CLK
clock => delay_exp_bias[6].CLK
clock => delay_exp_bias[7].CLK
clock => delay_exp_bias[8].CLK
clock => delay_exp_bias[9].CLK
clock => delay_exp3_bias[0].CLK
clock => delay_exp3_bias[1].CLK
clock => delay_exp3_bias[2].CLK
clock => delay_exp3_bias[3].CLK
clock => delay_exp3_bias[4].CLK
clock => delay_exp3_bias[5].CLK
clock => delay_exp3_bias[6].CLK
clock => delay_exp3_bias[7].CLK
clock => delay_exp3_bias[8].CLK
clock => delay_exp3_bias[9].CLK
clock => delay_exp2_bias[0].CLK
clock => delay_exp2_bias[1].CLK
clock => delay_exp2_bias[2].CLK
clock => delay_exp2_bias[3].CLK
clock => delay_exp2_bias[4].CLK
clock => delay_exp2_bias[5].CLK
clock => delay_exp2_bias[6].CLK
clock => delay_exp2_bias[7].CLK
clock => delay_exp2_bias[8].CLK
clock => delay_exp2_bias[9].CLK
clock => datab_man_not_zero_ff_p2.CLK
clock => datab_man_not_zero_ff_p1.CLK
clock => datab_exp_not_zero_ff_p1.CLK
clock => datab_exp_all_one_ff_p1.CLK
clock => dataa_man_not_zero_ff_p2.CLK
clock => dataa_man_not_zero_ff_p1.CLK
clock => dataa_exp_not_zero_ff_p1.CLK
clock => dataa_exp_all_one_ff_p1.CLK
clock => lpm_mult:man_product2_mult.clock
dataa[0] => wire_w_lg_w_dataa_range157w159w[0].IN0
dataa[0] => lpm_mult:man_product2_mult.dataa[0]
dataa[1] => wire_w_lg_w_dataa_range157w159w[0].IN1
dataa[1] => lpm_mult:man_product2_mult.dataa[1]
dataa[2] => wire_w_lg_w_dataa_range163w165w[0].IN1
dataa[2] => lpm_mult:man_product2_mult.dataa[2]
dataa[3] => wire_w_lg_w_dataa_range169w171w[0].IN1
dataa[3] => lpm_mult:man_product2_mult.dataa[3]
dataa[4] => wire_w_lg_w_dataa_range175w177w[0].IN1
dataa[4] => lpm_mult:man_product2_mult.dataa[4]
dataa[5] => wire_w_lg_w_dataa_range181w183w[0].IN1
dataa[5] => lpm_mult:man_product2_mult.dataa[5]
dataa[6] => wire_w_lg_w_dataa_range187w189w[0].IN1
dataa[6] => lpm_mult:man_product2_mult.dataa[6]
dataa[7] => wire_w_lg_w_dataa_range193w195w[0].IN1
dataa[7] => lpm_mult:man_product2_mult.dataa[7]
dataa[8] => wire_w_lg_w_dataa_range199w201w[0].IN1
dataa[8] => lpm_mult:man_product2_mult.dataa[8]
dataa[9] => wire_w_lg_w_dataa_range205w207w[0].IN1
dataa[9] => lpm_mult:man_product2_mult.dataa[9]
dataa[10] => wire_w_lg_w_dataa_range211w213w[0].IN1
dataa[10] => lpm_mult:man_product2_mult.dataa[10]
dataa[11] => wire_w_lg_w_dataa_range221w223w[0].IN0
dataa[11] => lpm_mult:man_product2_mult.dataa[11]
dataa[12] => wire_w_lg_w_dataa_range221w223w[0].IN1
dataa[12] => lpm_mult:man_product2_mult.dataa[12]
dataa[13] => wire_w_lg_w_dataa_range227w229w[0].IN1
dataa[13] => lpm_mult:man_product2_mult.dataa[13]
dataa[14] => wire_w_lg_w_dataa_range233w235w[0].IN1
dataa[14] => lpm_mult:man_product2_mult.dataa[14]
dataa[15] => wire_w_lg_w_dataa_range239w241w[0].IN1
dataa[15] => lpm_mult:man_product2_mult.dataa[15]
dataa[16] => wire_w_lg_w_dataa_range245w247w[0].IN1
dataa[16] => lpm_mult:man_product2_mult.dataa[16]
dataa[17] => wire_w_lg_w_dataa_range251w253w[0].IN1
dataa[17] => lpm_mult:man_product2_mult.dataa[17]
dataa[18] => wire_w_lg_w_dataa_range257w259w[0].IN1
dataa[18] => lpm_mult:man_product2_mult.dataa[18]
dataa[19] => wire_w_lg_w_dataa_range263w265w[0].IN1
dataa[19] => lpm_mult:man_product2_mult.dataa[19]
dataa[20] => wire_w_lg_w_dataa_range269w271w[0].IN1
dataa[20] => lpm_mult:man_product2_mult.dataa[20]
dataa[21] => wire_w_lg_w_dataa_range275w277w[0].IN1
dataa[21] => lpm_mult:man_product2_mult.dataa[21]
dataa[22] => wire_w_lg_w_dataa_range281w283w[0].IN1
dataa[22] => lpm_mult:man_product2_mult.dataa[22]
dataa[23] => wire_w_lg_w_dataa_range81w88w[0].IN0
dataa[23] => wire_w_lg_w_dataa_range81w83w[0].IN0
dataa[23] => lpm_add_sub:exp_add_adder.dataa[0]
dataa[24] => wire_w_lg_w_dataa_range81w88w[0].IN1
dataa[24] => wire_w_lg_w_dataa_range81w83w[0].IN1
dataa[24] => lpm_add_sub:exp_add_adder.dataa[1]
dataa[25] => wire_w_lg_w_dataa_range91w98w[0].IN1
dataa[25] => wire_w_lg_w_dataa_range91w93w[0].IN1
dataa[25] => lpm_add_sub:exp_add_adder.dataa[2]
dataa[26] => wire_w_lg_w_dataa_range101w108w[0].IN1
dataa[26] => wire_w_lg_w_dataa_range101w103w[0].IN1
dataa[26] => lpm_add_sub:exp_add_adder.dataa[3]
dataa[27] => wire_w_lg_w_dataa_range111w118w[0].IN1
dataa[27] => wire_w_lg_w_dataa_range111w113w[0].IN1
dataa[27] => lpm_add_sub:exp_add_adder.dataa[4]
dataa[28] => wire_w_lg_w_dataa_range121w128w[0].IN1
dataa[28] => wire_w_lg_w_dataa_range121w123w[0].IN1
dataa[28] => lpm_add_sub:exp_add_adder.dataa[5]
dataa[29] => wire_w_lg_w_dataa_range131w138w[0].IN1
dataa[29] => wire_w_lg_w_dataa_range131w133w[0].IN1
dataa[29] => lpm_add_sub:exp_add_adder.dataa[6]
dataa[30] => wire_w_lg_w_dataa_range141w148w[0].IN1
dataa[30] => wire_w_lg_w_dataa_range141w143w[0].IN1
dataa[30] => lpm_add_sub:exp_add_adder.dataa[7]
dataa[31] => sign_node_ff0.IN0
datab[0] => wire_w_lg_w_datab_range160w162w[0].IN0
datab[0] => lpm_mult:man_product2_mult.datab[0]
datab[1] => wire_w_lg_w_datab_range160w162w[0].IN1
datab[1] => lpm_mult:man_product2_mult.datab[1]
datab[2] => wire_w_lg_w_datab_range166w168w[0].IN1
datab[2] => lpm_mult:man_product2_mult.datab[2]
datab[3] => wire_w_lg_w_datab_range172w174w[0].IN1
datab[3] => lpm_mult:man_product2_mult.datab[3]
datab[4] => wire_w_lg_w_datab_range178w180w[0].IN1
datab[4] => lpm_mult:man_product2_mult.datab[4]
datab[5] => wire_w_lg_w_datab_range184w186w[0].IN1
datab[5] => lpm_mult:man_product2_mult.datab[5]
datab[6] => wire_w_lg_w_datab_range190w192w[0].IN1
datab[6] => lpm_mult:man_product2_mult.datab[6]
datab[7] => wire_w_lg_w_datab_range196w198w[0].IN1
datab[7] => lpm_mult:man_product2_mult.datab[7]
datab[8] => wire_w_lg_w_datab_range202w204w[0].IN1
datab[8] => lpm_mult:man_product2_mult.datab[8]
datab[9] => wire_w_lg_w_datab_range208w210w[0].IN1
datab[9] => lpm_mult:man_product2_mult.datab[9]
datab[10] => wire_w_lg_w_datab_range214w216w[0].IN1
datab[10] => lpm_mult:man_product2_mult.datab[10]
datab[11] => wire_w_lg_w_datab_range224w226w[0].IN0
datab[11] => lpm_mult:man_product2_mult.datab[11]
datab[12] => wire_w_lg_w_datab_range224w226w[0].IN1
datab[12] => lpm_mult:man_product2_mult.datab[12]
datab[13] => wire_w_lg_w_datab_range230w232w[0].IN1
datab[13] => lpm_mult:man_product2_mult.datab[13]
datab[14] => wire_w_lg_w_datab_range236w238w[0].IN1
datab[14] => lpm_mult:man_product2_mult.datab[14]
datab[15] => wire_w_lg_w_datab_range242w244w[0].IN1
datab[15] => lpm_mult:man_product2_mult.datab[15]
datab[16] => wire_w_lg_w_datab_range248w250w[0].IN1
datab[16] => lpm_mult:man_product2_mult.datab[16]
datab[17] => wire_w_lg_w_datab_range254w256w[0].IN1
datab[17] => lpm_mult:man_product2_mult.datab[17]
datab[18] => wire_w_lg_w_datab_range260w262w[0].IN1
datab[18] => lpm_mult:man_product2_mult.datab[18]
datab[19] => wire_w_lg_w_datab_range266w268w[0].IN1
datab[19] => lpm_mult:man_product2_mult.datab[19]
datab[20] => wire_w_lg_w_datab_range272w274w[0].IN1
datab[20] => lpm_mult:man_product2_mult.datab[20]
datab[21] => wire_w_lg_w_datab_range278w280w[0].IN1
datab[21] => lpm_mult:man_product2_mult.datab[21]
datab[22] => wire_w_lg_w_datab_range284w286w[0].IN1
datab[22] => lpm_mult:man_product2_mult.datab[22]
datab[23] => wire_w_lg_w_datab_range84w90w[0].IN0
datab[23] => wire_w_lg_w_datab_range84w86w[0].IN0
datab[23] => lpm_add_sub:exp_add_adder.datab[0]
datab[24] => wire_w_lg_w_datab_range84w90w[0].IN1
datab[24] => wire_w_lg_w_datab_range84w86w[0].IN1
datab[24] => lpm_add_sub:exp_add_adder.datab[1]
datab[25] => wire_w_lg_w_datab_range94w100w[0].IN1
datab[25] => wire_w_lg_w_datab_range94w96w[0].IN1
datab[25] => lpm_add_sub:exp_add_adder.datab[2]
datab[26] => wire_w_lg_w_datab_range104w110w[0].IN1
datab[26] => wire_w_lg_w_datab_range104w106w[0].IN1
datab[26] => lpm_add_sub:exp_add_adder.datab[3]
datab[27] => wire_w_lg_w_datab_range114w120w[0].IN1
datab[27] => wire_w_lg_w_datab_range114w116w[0].IN1
datab[27] => lpm_add_sub:exp_add_adder.datab[4]
datab[28] => wire_w_lg_w_datab_range124w130w[0].IN1
datab[28] => wire_w_lg_w_datab_range124w126w[0].IN1
datab[28] => lpm_add_sub:exp_add_adder.datab[5]
datab[29] => wire_w_lg_w_datab_range134w140w[0].IN1
datab[29] => wire_w_lg_w_datab_range134w136w[0].IN1
datab[29] => lpm_add_sub:exp_add_adder.datab[6]
datab[30] => wire_w_lg_w_datab_range144w150w[0].IN1
datab[30] => wire_w_lg_w_datab_range144w146w[0].IN1
datab[30] => lpm_add_sub:exp_add_adder.datab[7]
datab[31] => sign_node_ff0.IN1
result[0] <= man_result_ff[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= man_result_ff[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= man_result_ff[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= man_result_ff[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= man_result_ff[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= man_result_ff[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= man_result_ff[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= man_result_ff[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= man_result_ff[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= man_result_ff[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= man_result_ff[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= man_result_ff[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= man_result_ff[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= man_result_ff[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= man_result_ff[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= man_result_ff[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= man_result_ff[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= man_result_ff[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= man_result_ff[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= man_result_ff[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= man_result_ff[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= man_result_ff[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= man_result_ff[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= exp_result_ff[0].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= exp_result_ff[1].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= exp_result_ff[2].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= exp_result_ff[3].DB_MAX_OUTPUT_PORT_TYPE
result[27] <= exp_result_ff[4].DB_MAX_OUTPUT_PORT_TYPE
result[28] <= exp_result_ff[5].DB_MAX_OUTPUT_PORT_TYPE
result[29] <= exp_result_ff[6].DB_MAX_OUTPUT_PORT_TYPE
result[30] <= exp_result_ff[7].DB_MAX_OUTPUT_PORT_TYPE
result[31] <= sign_node_ff10.DB_MAX_OUTPUT_PORT_TYPE


|final|altfp_mult0:inst|altfp_mult0_altfp_mult_oon:altfp_mult0_altfp_mult_oon_component|lpm_add_sub:exp_add_adder
dataa[0] => add_sub_b9j:auto_generated.dataa[0]
dataa[1] => add_sub_b9j:auto_generated.dataa[1]
dataa[2] => add_sub_b9j:auto_generated.dataa[2]
dataa[3] => add_sub_b9j:auto_generated.dataa[3]
dataa[4] => add_sub_b9j:auto_generated.dataa[4]
dataa[5] => add_sub_b9j:auto_generated.dataa[5]
dataa[6] => add_sub_b9j:auto_generated.dataa[6]
dataa[7] => add_sub_b9j:auto_generated.dataa[7]
dataa[8] => add_sub_b9j:auto_generated.dataa[8]
datab[0] => add_sub_b9j:auto_generated.datab[0]
datab[1] => add_sub_b9j:auto_generated.datab[1]
datab[2] => add_sub_b9j:auto_generated.datab[2]
datab[3] => add_sub_b9j:auto_generated.datab[3]
datab[4] => add_sub_b9j:auto_generated.datab[4]
datab[5] => add_sub_b9j:auto_generated.datab[5]
datab[6] => add_sub_b9j:auto_generated.datab[6]
datab[7] => add_sub_b9j:auto_generated.datab[7]
datab[8] => add_sub_b9j:auto_generated.datab[8]
cin => add_sub_b9j:auto_generated.cin
add_sub => ~NO_FANOUT~
clock => add_sub_b9j:auto_generated.clock
aclr => add_sub_b9j:auto_generated.aclr
clken => add_sub_b9j:auto_generated.clken
result[0] <= add_sub_b9j:auto_generated.result[0]
result[1] <= add_sub_b9j:auto_generated.result[1]
result[2] <= add_sub_b9j:auto_generated.result[2]
result[3] <= add_sub_b9j:auto_generated.result[3]
result[4] <= add_sub_b9j:auto_generated.result[4]
result[5] <= add_sub_b9j:auto_generated.result[5]
result[6] <= add_sub_b9j:auto_generated.result[6]
result[7] <= add_sub_b9j:auto_generated.result[7]
result[8] <= add_sub_b9j:auto_generated.result[8]
cout <= <GND>
overflow <= <GND>


|final|altfp_mult0:inst|altfp_mult0_altfp_mult_oon:altfp_mult0_altfp_mult_oon_component|lpm_add_sub:exp_add_adder|add_sub_b9j:auto_generated
aclr => ~NO_FANOUT~
cin => op_1.IN18
cin => op_1.IN19
clken => ~NO_FANOUT~
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN16
dataa[1] => op_1.IN14
dataa[2] => op_1.IN12
dataa[3] => op_1.IN10
dataa[4] => op_1.IN8
dataa[5] => op_1.IN6
dataa[6] => op_1.IN4
dataa[7] => op_1.IN2
dataa[8] => op_1.IN0
datab[0] => op_1.IN17
datab[1] => op_1.IN15
datab[2] => op_1.IN13
datab[3] => op_1.IN11
datab[4] => op_1.IN9
datab[5] => op_1.IN7
datab[6] => op_1.IN5
datab[7] => op_1.IN3
datab[8] => op_1.IN1
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE


|final|altfp_mult0:inst|altfp_mult0_altfp_mult_oon:altfp_mult0_altfp_mult_oon_component|lpm_add_sub:exp_adj_adder
dataa[0] => add_sub_01h:auto_generated.dataa[0]
dataa[1] => add_sub_01h:auto_generated.dataa[1]
dataa[2] => add_sub_01h:auto_generated.dataa[2]
dataa[3] => add_sub_01h:auto_generated.dataa[3]
dataa[4] => add_sub_01h:auto_generated.dataa[4]
dataa[5] => add_sub_01h:auto_generated.dataa[5]
dataa[6] => add_sub_01h:auto_generated.dataa[6]
dataa[7] => add_sub_01h:auto_generated.dataa[7]
dataa[8] => add_sub_01h:auto_generated.dataa[8]
dataa[9] => add_sub_01h:auto_generated.dataa[9]
datab[0] => add_sub_01h:auto_generated.datab[0]
datab[1] => add_sub_01h:auto_generated.datab[1]
datab[2] => add_sub_01h:auto_generated.datab[2]
datab[3] => add_sub_01h:auto_generated.datab[3]
datab[4] => add_sub_01h:auto_generated.datab[4]
datab[5] => add_sub_01h:auto_generated.datab[5]
datab[6] => add_sub_01h:auto_generated.datab[6]
datab[7] => add_sub_01h:auto_generated.datab[7]
datab[8] => add_sub_01h:auto_generated.datab[8]
datab[9] => add_sub_01h:auto_generated.datab[9]
cin => add_sub_01h:auto_generated.cin
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_01h:auto_generated.result[0]
result[1] <= add_sub_01h:auto_generated.result[1]
result[2] <= add_sub_01h:auto_generated.result[2]
result[3] <= add_sub_01h:auto_generated.result[3]
result[4] <= add_sub_01h:auto_generated.result[4]
result[5] <= add_sub_01h:auto_generated.result[5]
result[6] <= add_sub_01h:auto_generated.result[6]
result[7] <= add_sub_01h:auto_generated.result[7]
result[8] <= add_sub_01h:auto_generated.result[8]
result[9] <= add_sub_01h:auto_generated.result[9]
cout <= <GND>
overflow <= <GND>


|final|altfp_mult0:inst|altfp_mult0_altfp_mult_oon:altfp_mult0_altfp_mult_oon_component|lpm_add_sub:exp_adj_adder|add_sub_01h:auto_generated
cin => op_1.IN20
cin => op_1.IN21
dataa[0] => op_1.IN18
dataa[1] => op_1.IN16
dataa[2] => op_1.IN14
dataa[3] => op_1.IN12
dataa[4] => op_1.IN10
dataa[5] => op_1.IN8
dataa[6] => op_1.IN6
dataa[7] => op_1.IN4
dataa[8] => op_1.IN2
dataa[9] => op_1.IN0
datab[0] => op_1.IN19
datab[1] => op_1.IN17
datab[2] => op_1.IN15
datab[3] => op_1.IN13
datab[4] => op_1.IN11
datab[5] => op_1.IN9
datab[6] => op_1.IN7
datab[7] => op_1.IN5
datab[8] => op_1.IN3
datab[9] => op_1.IN1
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|final|altfp_mult0:inst|altfp_mult0_altfp_mult_oon:altfp_mult0_altfp_mult_oon_component|lpm_add_sub:exp_bias_subtr
dataa[0] => add_sub_egg:auto_generated.dataa[0]
dataa[1] => add_sub_egg:auto_generated.dataa[1]
dataa[2] => add_sub_egg:auto_generated.dataa[2]
dataa[3] => add_sub_egg:auto_generated.dataa[3]
dataa[4] => add_sub_egg:auto_generated.dataa[4]
dataa[5] => add_sub_egg:auto_generated.dataa[5]
dataa[6] => add_sub_egg:auto_generated.dataa[6]
dataa[7] => add_sub_egg:auto_generated.dataa[7]
dataa[8] => add_sub_egg:auto_generated.dataa[8]
dataa[9] => add_sub_egg:auto_generated.dataa[9]
datab[0] => add_sub_egg:auto_generated.datab[0]
datab[1] => add_sub_egg:auto_generated.datab[1]
datab[2] => add_sub_egg:auto_generated.datab[2]
datab[3] => add_sub_egg:auto_generated.datab[3]
datab[4] => add_sub_egg:auto_generated.datab[4]
datab[5] => add_sub_egg:auto_generated.datab[5]
datab[6] => add_sub_egg:auto_generated.datab[6]
datab[7] => add_sub_egg:auto_generated.datab[7]
datab[8] => add_sub_egg:auto_generated.datab[8]
datab[9] => add_sub_egg:auto_generated.datab[9]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_egg:auto_generated.result[0]
result[1] <= add_sub_egg:auto_generated.result[1]
result[2] <= add_sub_egg:auto_generated.result[2]
result[3] <= add_sub_egg:auto_generated.result[3]
result[4] <= add_sub_egg:auto_generated.result[4]
result[5] <= add_sub_egg:auto_generated.result[5]
result[6] <= add_sub_egg:auto_generated.result[6]
result[7] <= add_sub_egg:auto_generated.result[7]
result[8] <= add_sub_egg:auto_generated.result[8]
result[9] <= add_sub_egg:auto_generated.result[9]
cout <= <GND>
overflow <= <GND>


|final|altfp_mult0:inst|altfp_mult0_altfp_mult_oon:altfp_mult0_altfp_mult_oon_component|lpm_add_sub:exp_bias_subtr|add_sub_egg:auto_generated
dataa[0] => op_1.IN19
dataa[1] => op_1.IN17
dataa[2] => op_1.IN15
dataa[3] => op_1.IN13
dataa[4] => op_1.IN11
dataa[5] => op_1.IN9
dataa[6] => op_1.IN7
dataa[7] => op_1.IN5
dataa[8] => op_1.IN3
dataa[9] => op_1.IN1
datab[0] => op_1.IN20
datab[1] => op_1.IN18
datab[2] => op_1.IN16
datab[3] => op_1.IN14
datab[4] => op_1.IN12
datab[5] => op_1.IN10
datab[6] => op_1.IN8
datab[7] => op_1.IN6
datab[8] => op_1.IN4
datab[9] => op_1.IN2
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|final|altfp_mult0:inst|altfp_mult0_altfp_mult_oon:altfp_mult0_altfp_mult_oon_component|lpm_add_sub:man_round_adder
dataa[0] => add_sub_cmg:auto_generated.dataa[0]
dataa[1] => add_sub_cmg:auto_generated.dataa[1]
dataa[2] => add_sub_cmg:auto_generated.dataa[2]
dataa[3] => add_sub_cmg:auto_generated.dataa[3]
dataa[4] => add_sub_cmg:auto_generated.dataa[4]
dataa[5] => add_sub_cmg:auto_generated.dataa[5]
dataa[6] => add_sub_cmg:auto_generated.dataa[6]
dataa[7] => add_sub_cmg:auto_generated.dataa[7]
dataa[8] => add_sub_cmg:auto_generated.dataa[8]
dataa[9] => add_sub_cmg:auto_generated.dataa[9]
dataa[10] => add_sub_cmg:auto_generated.dataa[10]
dataa[11] => add_sub_cmg:auto_generated.dataa[11]
dataa[12] => add_sub_cmg:auto_generated.dataa[12]
dataa[13] => add_sub_cmg:auto_generated.dataa[13]
dataa[14] => add_sub_cmg:auto_generated.dataa[14]
dataa[15] => add_sub_cmg:auto_generated.dataa[15]
dataa[16] => add_sub_cmg:auto_generated.dataa[16]
dataa[17] => add_sub_cmg:auto_generated.dataa[17]
dataa[18] => add_sub_cmg:auto_generated.dataa[18]
dataa[19] => add_sub_cmg:auto_generated.dataa[19]
dataa[20] => add_sub_cmg:auto_generated.dataa[20]
dataa[21] => add_sub_cmg:auto_generated.dataa[21]
dataa[22] => add_sub_cmg:auto_generated.dataa[22]
dataa[23] => add_sub_cmg:auto_generated.dataa[23]
dataa[24] => add_sub_cmg:auto_generated.dataa[24]
datab[0] => add_sub_cmg:auto_generated.datab[0]
datab[1] => add_sub_cmg:auto_generated.datab[1]
datab[2] => add_sub_cmg:auto_generated.datab[2]
datab[3] => add_sub_cmg:auto_generated.datab[3]
datab[4] => add_sub_cmg:auto_generated.datab[4]
datab[5] => add_sub_cmg:auto_generated.datab[5]
datab[6] => add_sub_cmg:auto_generated.datab[6]
datab[7] => add_sub_cmg:auto_generated.datab[7]
datab[8] => add_sub_cmg:auto_generated.datab[8]
datab[9] => add_sub_cmg:auto_generated.datab[9]
datab[10] => add_sub_cmg:auto_generated.datab[10]
datab[11] => add_sub_cmg:auto_generated.datab[11]
datab[12] => add_sub_cmg:auto_generated.datab[12]
datab[13] => add_sub_cmg:auto_generated.datab[13]
datab[14] => add_sub_cmg:auto_generated.datab[14]
datab[15] => add_sub_cmg:auto_generated.datab[15]
datab[16] => add_sub_cmg:auto_generated.datab[16]
datab[17] => add_sub_cmg:auto_generated.datab[17]
datab[18] => add_sub_cmg:auto_generated.datab[18]
datab[19] => add_sub_cmg:auto_generated.datab[19]
datab[20] => add_sub_cmg:auto_generated.datab[20]
datab[21] => add_sub_cmg:auto_generated.datab[21]
datab[22] => add_sub_cmg:auto_generated.datab[22]
datab[23] => add_sub_cmg:auto_generated.datab[23]
datab[24] => add_sub_cmg:auto_generated.datab[24]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_cmg:auto_generated.result[0]
result[1] <= add_sub_cmg:auto_generated.result[1]
result[2] <= add_sub_cmg:auto_generated.result[2]
result[3] <= add_sub_cmg:auto_generated.result[3]
result[4] <= add_sub_cmg:auto_generated.result[4]
result[5] <= add_sub_cmg:auto_generated.result[5]
result[6] <= add_sub_cmg:auto_generated.result[6]
result[7] <= add_sub_cmg:auto_generated.result[7]
result[8] <= add_sub_cmg:auto_generated.result[8]
result[9] <= add_sub_cmg:auto_generated.result[9]
result[10] <= add_sub_cmg:auto_generated.result[10]
result[11] <= add_sub_cmg:auto_generated.result[11]
result[12] <= add_sub_cmg:auto_generated.result[12]
result[13] <= add_sub_cmg:auto_generated.result[13]
result[14] <= add_sub_cmg:auto_generated.result[14]
result[15] <= add_sub_cmg:auto_generated.result[15]
result[16] <= add_sub_cmg:auto_generated.result[16]
result[17] <= add_sub_cmg:auto_generated.result[17]
result[18] <= add_sub_cmg:auto_generated.result[18]
result[19] <= add_sub_cmg:auto_generated.result[19]
result[20] <= add_sub_cmg:auto_generated.result[20]
result[21] <= add_sub_cmg:auto_generated.result[21]
result[22] <= add_sub_cmg:auto_generated.result[22]
result[23] <= add_sub_cmg:auto_generated.result[23]
result[24] <= add_sub_cmg:auto_generated.result[24]
cout <= <GND>
overflow <= <GND>


|final|altfp_mult0:inst|altfp_mult0_altfp_mult_oon:altfp_mult0_altfp_mult_oon_component|lpm_add_sub:man_round_adder|add_sub_cmg:auto_generated
dataa[0] => op_1.IN48
dataa[1] => op_1.IN46
dataa[2] => op_1.IN44
dataa[3] => op_1.IN42
dataa[4] => op_1.IN40
dataa[5] => op_1.IN38
dataa[6] => op_1.IN36
dataa[7] => op_1.IN34
dataa[8] => op_1.IN32
dataa[9] => op_1.IN30
dataa[10] => op_1.IN28
dataa[11] => op_1.IN26
dataa[12] => op_1.IN24
dataa[13] => op_1.IN22
dataa[14] => op_1.IN20
dataa[15] => op_1.IN18
dataa[16] => op_1.IN16
dataa[17] => op_1.IN14
dataa[18] => op_1.IN12
dataa[19] => op_1.IN10
dataa[20] => op_1.IN8
dataa[21] => op_1.IN6
dataa[22] => op_1.IN4
dataa[23] => op_1.IN2
dataa[24] => op_1.IN0
datab[0] => op_1.IN49
datab[1] => op_1.IN47
datab[2] => op_1.IN45
datab[3] => op_1.IN43
datab[4] => op_1.IN41
datab[5] => op_1.IN39
datab[6] => op_1.IN37
datab[7] => op_1.IN35
datab[8] => op_1.IN33
datab[9] => op_1.IN31
datab[10] => op_1.IN29
datab[11] => op_1.IN27
datab[12] => op_1.IN25
datab[13] => op_1.IN23
datab[14] => op_1.IN21
datab[15] => op_1.IN19
datab[16] => op_1.IN17
datab[17] => op_1.IN15
datab[18] => op_1.IN13
datab[19] => op_1.IN11
datab[20] => op_1.IN9
datab[21] => op_1.IN7
datab[22] => op_1.IN5
datab[23] => op_1.IN3
datab[24] => op_1.IN1
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|final|altfp_mult0:inst|altfp_mult0_altfp_mult_oon:altfp_mult0_altfp_mult_oon_component|lpm_mult:man_product2_mult
dataa[0] => mult_mfs:auto_generated.dataa[0]
dataa[1] => mult_mfs:auto_generated.dataa[1]
dataa[2] => mult_mfs:auto_generated.dataa[2]
dataa[3] => mult_mfs:auto_generated.dataa[3]
dataa[4] => mult_mfs:auto_generated.dataa[4]
dataa[5] => mult_mfs:auto_generated.dataa[5]
dataa[6] => mult_mfs:auto_generated.dataa[6]
dataa[7] => mult_mfs:auto_generated.dataa[7]
dataa[8] => mult_mfs:auto_generated.dataa[8]
dataa[9] => mult_mfs:auto_generated.dataa[9]
dataa[10] => mult_mfs:auto_generated.dataa[10]
dataa[11] => mult_mfs:auto_generated.dataa[11]
dataa[12] => mult_mfs:auto_generated.dataa[12]
dataa[13] => mult_mfs:auto_generated.dataa[13]
dataa[14] => mult_mfs:auto_generated.dataa[14]
dataa[15] => mult_mfs:auto_generated.dataa[15]
dataa[16] => mult_mfs:auto_generated.dataa[16]
dataa[17] => mult_mfs:auto_generated.dataa[17]
dataa[18] => mult_mfs:auto_generated.dataa[18]
dataa[19] => mult_mfs:auto_generated.dataa[19]
dataa[20] => mult_mfs:auto_generated.dataa[20]
dataa[21] => mult_mfs:auto_generated.dataa[21]
dataa[22] => mult_mfs:auto_generated.dataa[22]
dataa[23] => mult_mfs:auto_generated.dataa[23]
datab[0] => mult_mfs:auto_generated.datab[0]
datab[1] => mult_mfs:auto_generated.datab[1]
datab[2] => mult_mfs:auto_generated.datab[2]
datab[3] => mult_mfs:auto_generated.datab[3]
datab[4] => mult_mfs:auto_generated.datab[4]
datab[5] => mult_mfs:auto_generated.datab[5]
datab[6] => mult_mfs:auto_generated.datab[6]
datab[7] => mult_mfs:auto_generated.datab[7]
datab[8] => mult_mfs:auto_generated.datab[8]
datab[9] => mult_mfs:auto_generated.datab[9]
datab[10] => mult_mfs:auto_generated.datab[10]
datab[11] => mult_mfs:auto_generated.datab[11]
datab[12] => mult_mfs:auto_generated.datab[12]
datab[13] => mult_mfs:auto_generated.datab[13]
datab[14] => mult_mfs:auto_generated.datab[14]
datab[15] => mult_mfs:auto_generated.datab[15]
datab[16] => mult_mfs:auto_generated.datab[16]
datab[17] => mult_mfs:auto_generated.datab[17]
datab[18] => mult_mfs:auto_generated.datab[18]
datab[19] => mult_mfs:auto_generated.datab[19]
datab[20] => mult_mfs:auto_generated.datab[20]
datab[21] => mult_mfs:auto_generated.datab[21]
datab[22] => mult_mfs:auto_generated.datab[22]
datab[23] => mult_mfs:auto_generated.datab[23]
sum[0] => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clock => mult_mfs:auto_generated.clock
clken => ~NO_FANOUT~
result[0] <= mult_mfs:auto_generated.result[0]
result[1] <= mult_mfs:auto_generated.result[1]
result[2] <= mult_mfs:auto_generated.result[2]
result[3] <= mult_mfs:auto_generated.result[3]
result[4] <= mult_mfs:auto_generated.result[4]
result[5] <= mult_mfs:auto_generated.result[5]
result[6] <= mult_mfs:auto_generated.result[6]
result[7] <= mult_mfs:auto_generated.result[7]
result[8] <= mult_mfs:auto_generated.result[8]
result[9] <= mult_mfs:auto_generated.result[9]
result[10] <= mult_mfs:auto_generated.result[10]
result[11] <= mult_mfs:auto_generated.result[11]
result[12] <= mult_mfs:auto_generated.result[12]
result[13] <= mult_mfs:auto_generated.result[13]
result[14] <= mult_mfs:auto_generated.result[14]
result[15] <= mult_mfs:auto_generated.result[15]
result[16] <= mult_mfs:auto_generated.result[16]
result[17] <= mult_mfs:auto_generated.result[17]
result[18] <= mult_mfs:auto_generated.result[18]
result[19] <= mult_mfs:auto_generated.result[19]
result[20] <= mult_mfs:auto_generated.result[20]
result[21] <= mult_mfs:auto_generated.result[21]
result[22] <= mult_mfs:auto_generated.result[22]
result[23] <= mult_mfs:auto_generated.result[23]
result[24] <= mult_mfs:auto_generated.result[24]
result[25] <= mult_mfs:auto_generated.result[25]
result[26] <= mult_mfs:auto_generated.result[26]
result[27] <= mult_mfs:auto_generated.result[27]
result[28] <= mult_mfs:auto_generated.result[28]
result[29] <= mult_mfs:auto_generated.result[29]
result[30] <= mult_mfs:auto_generated.result[30]
result[31] <= mult_mfs:auto_generated.result[31]
result[32] <= mult_mfs:auto_generated.result[32]
result[33] <= mult_mfs:auto_generated.result[33]
result[34] <= mult_mfs:auto_generated.result[34]
result[35] <= mult_mfs:auto_generated.result[35]
result[36] <= mult_mfs:auto_generated.result[36]
result[37] <= mult_mfs:auto_generated.result[37]
result[38] <= mult_mfs:auto_generated.result[38]
result[39] <= mult_mfs:auto_generated.result[39]
result[40] <= mult_mfs:auto_generated.result[40]
result[41] <= mult_mfs:auto_generated.result[41]
result[42] <= mult_mfs:auto_generated.result[42]
result[43] <= mult_mfs:auto_generated.result[43]
result[44] <= mult_mfs:auto_generated.result[44]
result[45] <= mult_mfs:auto_generated.result[45]
result[46] <= mult_mfs:auto_generated.result[46]
result[47] <= mult_mfs:auto_generated.result[47]


|final|altfp_mult0:inst|altfp_mult0_altfp_mult_oon:altfp_mult0_altfp_mult_oon_component|lpm_mult:man_product2_mult|mult_mfs:auto_generated
clock => mac_mult1.CLK
clock => mac_mult3.CLK
clock => mac_mult5.CLK
clock => mac_mult7.CLK
clock => mac_out2.CLK
clock => mac_out4.CLK
clock => mac_out6.CLK
clock => mac_out8.CLK
clock => dffe10.CLK
clock => dffe100.CLK
clock => dffe101.CLK
clock => dffe102.CLK
clock => dffe103.CLK
clock => dffe104.CLK
clock => dffe105.CLK
clock => dffe106.CLK
clock => dffe107.CLK
clock => dffe108.CLK
clock => dffe109.CLK
clock => dffe11.CLK
clock => dffe110.CLK
clock => dffe111.CLK
clock => dffe112.CLK
clock => dffe113.CLK
clock => dffe114.CLK
clock => dffe115.CLK
clock => dffe116.CLK
clock => dffe117.CLK
clock => dffe118.CLK
clock => dffe119.CLK
clock => dffe12.CLK
clock => dffe120.CLK
clock => dffe121.CLK
clock => dffe122.CLK
clock => dffe123.CLK
clock => dffe124.CLK
clock => dffe125.CLK
clock => dffe126.CLK
clock => dffe127.CLK
clock => dffe128.CLK
clock => dffe129.CLK
clock => dffe13.CLK
clock => dffe130.CLK
clock => dffe131.CLK
clock => dffe132.CLK
clock => dffe133.CLK
clock => dffe134.CLK
clock => dffe135.CLK
clock => dffe136.CLK
clock => dffe137.CLK
clock => dffe138.CLK
clock => dffe139.CLK
clock => dffe14.CLK
clock => dffe140.CLK
clock => dffe141.CLK
clock => dffe142.CLK
clock => dffe143.CLK
clock => dffe144.CLK
clock => dffe145.CLK
clock => dffe146.CLK
clock => dffe147.CLK
clock => dffe148.CLK
clock => dffe149.CLK
clock => dffe15.CLK
clock => dffe150.CLK
clock => dffe151.CLK
clock => dffe152.CLK
clock => dffe153.CLK
clock => dffe154.CLK
clock => dffe155.CLK
clock => dffe156.CLK
clock => dffe157.CLK
clock => dffe158.CLK
clock => dffe159.CLK
clock => dffe16.CLK
clock => dffe160.CLK
clock => dffe161.CLK
clock => dffe162.CLK
clock => dffe163.CLK
clock => dffe164.CLK
clock => dffe165.CLK
clock => dffe166.CLK
clock => dffe167.CLK
clock => dffe168.CLK
clock => dffe169.CLK
clock => dffe17.CLK
clock => dffe170.CLK
clock => dffe171.CLK
clock => dffe172.CLK
clock => dffe173.CLK
clock => dffe174.CLK
clock => dffe175.CLK
clock => dffe176.CLK
clock => dffe177.CLK
clock => dffe178.CLK
clock => dffe179.CLK
clock => dffe18.CLK
clock => dffe19.CLK
clock => dffe20.CLK
clock => dffe21.CLK
clock => dffe22.CLK
clock => dffe23.CLK
clock => dffe24.CLK
clock => dffe25.CLK
clock => dffe26.CLK
clock => dffe27.CLK
clock => dffe28.CLK
clock => dffe29.CLK
clock => dffe30.CLK
clock => dffe31.CLK
clock => dffe32.CLK
clock => dffe33.CLK
clock => dffe34.CLK
clock => dffe35.CLK
clock => dffe36.CLK
clock => dffe37.CLK
clock => dffe38.CLK
clock => dffe39.CLK
clock => dffe40.CLK
clock => dffe41.CLK
clock => dffe42.CLK
clock => dffe43.CLK
clock => dffe44.CLK
clock => dffe45.CLK
clock => dffe46.CLK
clock => dffe47.CLK
clock => dffe48.CLK
clock => dffe49.CLK
clock => dffe50.CLK
clock => dffe51.CLK
clock => dffe52.CLK
clock => dffe53.CLK
clock => dffe54.CLK
clock => dffe55.CLK
clock => dffe56.CLK
clock => dffe57.CLK
clock => dffe58.CLK
clock => dffe59.CLK
clock => dffe60.CLK
clock => dffe61.CLK
clock => dffe62.CLK
clock => dffe63.CLK
clock => dffe64.CLK
clock => dffe65.CLK
clock => dffe66.CLK
clock => dffe67.CLK
clock => dffe68.CLK
clock => dffe69.CLK
clock => dffe70.CLK
clock => dffe71.CLK
clock => dffe72.CLK
clock => dffe73.CLK
clock => dffe74.CLK
clock => dffe75.CLK
clock => dffe76.CLK
clock => dffe77.CLK
clock => dffe78.CLK
clock => dffe79.CLK
clock => dffe80.CLK
clock => dffe81.CLK
clock => dffe82.CLK
clock => dffe83.CLK
clock => dffe84.CLK
clock => dffe85.CLK
clock => dffe86.CLK
clock => dffe87.CLK
clock => dffe88.CLK
clock => dffe89.CLK
clock => dffe9.CLK
clock => dffe90.CLK
clock => dffe91.CLK
clock => dffe92.CLK
clock => dffe93.CLK
clock => dffe94.CLK
clock => dffe95.CLK
clock => dffe96.CLK
clock => dffe97.CLK
clock => dffe98.CLK
clock => dffe99.CLK
dataa[0] => mac_mult1.DATAA
dataa[0] => mac_mult3.DATAA
dataa[1] => mac_mult1.DATAA1
dataa[1] => mac_mult3.DATAA1
dataa[2] => mac_mult1.DATAA2
dataa[2] => mac_mult3.DATAA2
dataa[3] => mac_mult1.DATAA3
dataa[3] => mac_mult3.DATAA3
dataa[4] => mac_mult1.DATAA4
dataa[4] => mac_mult3.DATAA4
dataa[5] => mac_mult1.DATAA5
dataa[5] => mac_mult3.DATAA5
dataa[6] => mac_mult1.DATAA6
dataa[6] => mac_mult3.DATAA6
dataa[7] => mac_mult1.DATAA7
dataa[7] => mac_mult3.DATAA7
dataa[8] => mac_mult1.DATAA8
dataa[8] => mac_mult3.DATAA8
dataa[9] => mac_mult1.DATAA9
dataa[9] => mac_mult3.DATAA9
dataa[10] => mac_mult1.DATAA10
dataa[10] => mac_mult3.DATAA10
dataa[11] => mac_mult1.DATAA11
dataa[11] => mac_mult3.DATAA11
dataa[12] => mac_mult1.DATAA12
dataa[12] => mac_mult3.DATAA12
dataa[13] => mac_mult1.DATAA13
dataa[13] => mac_mult3.DATAA13
dataa[14] => mac_mult1.DATAA14
dataa[14] => mac_mult3.DATAA14
dataa[15] => mac_mult1.DATAA15
dataa[15] => mac_mult3.DATAA15
dataa[16] => mac_mult1.DATAA16
dataa[16] => mac_mult3.DATAA16
dataa[17] => mac_mult1.DATAA17
dataa[17] => mac_mult3.DATAA17
dataa[18] => mac_mult5.DATAA
dataa[18] => mac_mult7.DATAA
dataa[19] => mac_mult5.DATAA1
dataa[19] => mac_mult7.DATAA1
dataa[20] => mac_mult5.DATAA2
dataa[20] => mac_mult7.DATAA2
dataa[21] => mac_mult5.DATAA3
dataa[21] => mac_mult7.DATAA3
dataa[22] => mac_mult5.DATAA4
dataa[22] => mac_mult7.DATAA4
dataa[23] => mac_mult5.DATAA5
dataa[23] => mac_mult7.DATAA5
datab[0] => mac_mult1.DATAB
datab[0] => mac_mult5.DATAB
datab[1] => mac_mult1.DATAB1
datab[1] => mac_mult5.DATAB1
datab[2] => mac_mult1.DATAB2
datab[2] => mac_mult5.DATAB2
datab[3] => mac_mult1.DATAB3
datab[3] => mac_mult5.DATAB3
datab[4] => mac_mult1.DATAB4
datab[4] => mac_mult5.DATAB4
datab[5] => mac_mult1.DATAB5
datab[5] => mac_mult5.DATAB5
datab[6] => mac_mult1.DATAB6
datab[6] => mac_mult5.DATAB6
datab[7] => mac_mult1.DATAB7
datab[7] => mac_mult5.DATAB7
datab[8] => mac_mult1.DATAB8
datab[8] => mac_mult5.DATAB8
datab[9] => mac_mult1.DATAB9
datab[9] => mac_mult5.DATAB9
datab[10] => mac_mult1.DATAB10
datab[10] => mac_mult5.DATAB10
datab[11] => mac_mult1.DATAB11
datab[11] => mac_mult5.DATAB11
datab[12] => mac_mult1.DATAB12
datab[12] => mac_mult5.DATAB12
datab[13] => mac_mult1.DATAB13
datab[13] => mac_mult5.DATAB13
datab[14] => mac_mult1.DATAB14
datab[14] => mac_mult5.DATAB14
datab[15] => mac_mult1.DATAB15
datab[15] => mac_mult5.DATAB15
datab[16] => mac_mult1.DATAB16
datab[16] => mac_mult5.DATAB16
datab[17] => mac_mult1.DATAB17
datab[17] => mac_mult5.DATAB17
datab[18] => mac_mult3.DATAB
datab[18] => mac_mult7.DATAB
datab[19] => mac_mult3.DATAB1
datab[19] => mac_mult7.DATAB1
datab[20] => mac_mult3.DATAB2
datab[20] => mac_mult7.DATAB2
datab[21] => mac_mult3.DATAB3
datab[21] => mac_mult7.DATAB3
datab[22] => mac_mult3.DATAB4
datab[22] => mac_mult7.DATAB4
datab[23] => mac_mult3.DATAB5
datab[23] => mac_mult7.DATAB5
result[0] <= dffe10.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= dffe13.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= dffe16.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= dffe19.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= dffe22.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= dffe25.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= dffe28.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= dffe31.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= dffe34.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= dffe37.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= dffe40.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= dffe43.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= dffe46.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= dffe49.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= dffe52.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= dffe55.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= dffe58.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= dffe61.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= dffe64.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= dffe68.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= dffe72.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= dffe76.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= dffe80.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= dffe84.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= dffe88.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= dffe92.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= dffe96.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= dffe100.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= dffe104.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= dffe108.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= dffe112.DB_MAX_OUTPUT_PORT_TYPE
result[31] <= dffe116.DB_MAX_OUTPUT_PORT_TYPE
result[32] <= dffe120.DB_MAX_OUTPUT_PORT_TYPE
result[33] <= dffe124.DB_MAX_OUTPUT_PORT_TYPE
result[34] <= dffe128.DB_MAX_OUTPUT_PORT_TYPE
result[35] <= dffe132.DB_MAX_OUTPUT_PORT_TYPE
result[36] <= dffe136.DB_MAX_OUTPUT_PORT_TYPE
result[37] <= dffe140.DB_MAX_OUTPUT_PORT_TYPE
result[38] <= dffe144.DB_MAX_OUTPUT_PORT_TYPE
result[39] <= dffe148.DB_MAX_OUTPUT_PORT_TYPE
result[40] <= dffe152.DB_MAX_OUTPUT_PORT_TYPE
result[41] <= dffe156.DB_MAX_OUTPUT_PORT_TYPE
result[42] <= dffe160.DB_MAX_OUTPUT_PORT_TYPE
result[43] <= dffe164.DB_MAX_OUTPUT_PORT_TYPE
result[44] <= dffe167.DB_MAX_OUTPUT_PORT_TYPE
result[45] <= dffe170.DB_MAX_OUTPUT_PORT_TYPE
result[46] <= dffe173.DB_MAX_OUTPUT_PORT_TYPE
result[47] <= dffe176.DB_MAX_OUTPUT_PORT_TYPE


|final|altfp_convert0:inst2
clock => altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component.clock
dataa[0] => altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component.dataa[0]
dataa[1] => altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component.dataa[1]
dataa[2] => altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component.dataa[2]
dataa[3] => altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component.dataa[3]
dataa[4] => altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component.dataa[4]
dataa[5] => altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component.dataa[5]
dataa[6] => altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component.dataa[6]
dataa[7] => altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component.dataa[7]
result[0] <= altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component.result[0]
result[1] <= altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component.result[1]
result[2] <= altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component.result[2]
result[3] <= altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component.result[3]
result[4] <= altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component.result[4]
result[5] <= altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component.result[5]
result[6] <= altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component.result[6]
result[7] <= altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component.result[7]
result[8] <= altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component.result[8]
result[9] <= altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component.result[9]
result[10] <= altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component.result[10]
result[11] <= altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component.result[11]
result[12] <= altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component.result[12]
result[13] <= altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component.result[13]
result[14] <= altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component.result[14]
result[15] <= altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component.result[15]
result[16] <= altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component.result[16]
result[17] <= altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component.result[17]
result[18] <= altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component.result[18]
result[19] <= altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component.result[19]
result[20] <= altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component.result[20]
result[21] <= altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component.result[21]
result[22] <= altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component.result[22]
result[23] <= altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component.result[23]
result[24] <= altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component.result[24]
result[25] <= altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component.result[25]
result[26] <= altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component.result[26]
result[27] <= altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component.result[27]
result[28] <= altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component.result[28]
result[29] <= altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component.result[29]
result[30] <= altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component.result[30]
result[31] <= altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component.result[31]


|final|altfp_convert0:inst2|altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component
clock => altfp_convert0_altbarrel_shift_spf:altbarrel_shift5.clock
clock => sign_int_a_reg5.CLK
clock => sign_int_a_reg4.CLK
clock => sign_int_a_reg3.CLK
clock => sign_int_a_reg2.CLK
clock => sign_int_a_reg1.CLK
clock => result_reg[0].CLK
clock => result_reg[1].CLK
clock => result_reg[2].CLK
clock => result_reg[3].CLK
clock => result_reg[4].CLK
clock => result_reg[5].CLK
clock => result_reg[6].CLK
clock => result_reg[7].CLK
clock => result_reg[8].CLK
clock => result_reg[9].CLK
clock => result_reg[10].CLK
clock => result_reg[11].CLK
clock => result_reg[12].CLK
clock => result_reg[13].CLK
clock => result_reg[14].CLK
clock => result_reg[15].CLK
clock => result_reg[16].CLK
clock => result_reg[17].CLK
clock => result_reg[18].CLK
clock => result_reg[19].CLK
clock => result_reg[20].CLK
clock => result_reg[21].CLK
clock => result_reg[22].CLK
clock => result_reg[23].CLK
clock => result_reg[24].CLK
clock => result_reg[25].CLK
clock => result_reg[26].CLK
clock => result_reg[27].CLK
clock => result_reg[28].CLK
clock => result_reg[29].CLK
clock => result_reg[30].CLK
clock => result_reg[31].CLK
clock => priority_encoder_reg[0].CLK
clock => priority_encoder_reg[1].CLK
clock => priority_encoder_reg[2].CLK
clock => mantissa_pre_round_reg[0].CLK
clock => mantissa_pre_round_reg[1].CLK
clock => mantissa_pre_round_reg[2].CLK
clock => mantissa_pre_round_reg[3].CLK
clock => mantissa_pre_round_reg[4].CLK
clock => mantissa_pre_round_reg[5].CLK
clock => mantissa_pre_round_reg[6].CLK
clock => mantissa_pre_round_reg[7].CLK
clock => mantissa_pre_round_reg[8].CLK
clock => mantissa_pre_round_reg[9].CLK
clock => mantissa_pre_round_reg[10].CLK
clock => mantissa_pre_round_reg[11].CLK
clock => mantissa_pre_round_reg[12].CLK
clock => mantissa_pre_round_reg[13].CLK
clock => mantissa_pre_round_reg[14].CLK
clock => mantissa_pre_round_reg[15].CLK
clock => mantissa_pre_round_reg[16].CLK
clock => mantissa_pre_round_reg[17].CLK
clock => mantissa_pre_round_reg[18].CLK
clock => mantissa_pre_round_reg[19].CLK
clock => mantissa_pre_round_reg[20].CLK
clock => mantissa_pre_round_reg[21].CLK
clock => mantissa_pre_round_reg[22].CLK
clock => mag_int_a_reg2[0].CLK
clock => mag_int_a_reg2[1].CLK
clock => mag_int_a_reg2[2].CLK
clock => mag_int_a_reg2[3].CLK
clock => mag_int_a_reg2[4].CLK
clock => mag_int_a_reg2[5].CLK
clock => mag_int_a_reg2[6].CLK
clock => mag_int_a_reg[0].CLK
clock => mag_int_a_reg[1].CLK
clock => mag_int_a_reg[2].CLK
clock => mag_int_a_reg[3].CLK
clock => mag_int_a_reg[4].CLK
clock => mag_int_a_reg[5].CLK
clock => mag_int_a_reg[6].CLK
clock => exponent_bus_pre_reg3[0].CLK
clock => exponent_bus_pre_reg3[1].CLK
clock => exponent_bus_pre_reg3[2].CLK
clock => exponent_bus_pre_reg3[3].CLK
clock => exponent_bus_pre_reg3[4].CLK
clock => exponent_bus_pre_reg3[5].CLK
clock => exponent_bus_pre_reg3[6].CLK
clock => exponent_bus_pre_reg3[7].CLK
clock => exponent_bus_pre_reg2[0].CLK
clock => exponent_bus_pre_reg2[1].CLK
clock => exponent_bus_pre_reg2[2].CLK
clock => exponent_bus_pre_reg2[3].CLK
clock => exponent_bus_pre_reg2[4].CLK
clock => exponent_bus_pre_reg2[5].CLK
clock => exponent_bus_pre_reg2[6].CLK
clock => exponent_bus_pre_reg2[7].CLK
clock => exponent_bus_pre_reg[0].CLK
clock => exponent_bus_pre_reg[1].CLK
clock => exponent_bus_pre_reg[2].CLK
clock => exponent_bus_pre_reg[3].CLK
clock => exponent_bus_pre_reg[4].CLK
clock => exponent_bus_pre_reg[5].CLK
clock => exponent_bus_pre_reg[6].CLK
clock => exponent_bus_pre_reg[7].CLK
dataa[0] => wire_w_lg_w_lg_sign_int_a5w6w[0].IN0
dataa[0] => lpm_add_sub:add_sub1.dataa[0]
dataa[1] => wire_w_lg_w_lg_sign_int_a5w6w[1].IN0
dataa[1] => lpm_add_sub:add_sub1.dataa[1]
dataa[2] => wire_w_lg_w_lg_sign_int_a5w6w[2].IN0
dataa[2] => lpm_add_sub:add_sub1.dataa[2]
dataa[3] => wire_w_lg_w_lg_sign_int_a5w6w[3].IN0
dataa[3] => lpm_add_sub:add_sub1.dataa[3]
dataa[4] => wire_w_lg_w_lg_sign_int_a5w6w[4].IN0
dataa[4] => lpm_add_sub:add_sub1.dataa[4]
dataa[5] => wire_w_lg_w_lg_sign_int_a5w6w[5].IN0
dataa[5] => lpm_add_sub:add_sub1.dataa[5]
dataa[6] => wire_w_lg_w_lg_sign_int_a5w6w[6].IN0
dataa[6] => lpm_add_sub:add_sub1.dataa[6]
dataa[7] => wire_w_lg_sign_int_a4w[0].IN1
dataa[7] => wire_w_lg_sign_int_a4w[1].IN1
dataa[7] => wire_w_lg_sign_int_a4w[2].IN1
dataa[7] => wire_w_lg_sign_int_a4w[3].IN1
dataa[7] => wire_w_lg_sign_int_a4w[4].IN1
dataa[7] => wire_w_lg_sign_int_a4w[5].IN1
dataa[7] => wire_w_lg_sign_int_a4w[6].IN1
dataa[7] => sign_int_a_reg1.DATAIN
dataa[7] => wire_w_lg_w_lg_sign_int_a5w6w[0].IN1
dataa[7] => wire_w_lg_w_lg_sign_int_a5w6w[1].IN1
dataa[7] => wire_w_lg_w_lg_sign_int_a5w6w[2].IN1
dataa[7] => wire_w_lg_w_lg_sign_int_a5w6w[3].IN1
dataa[7] => wire_w_lg_w_lg_sign_int_a5w6w[4].IN1
dataa[7] => wire_w_lg_w_lg_sign_int_a5w6w[5].IN1
dataa[7] => wire_w_lg_w_lg_sign_int_a5w6w[6].IN1
result[0] <= result_reg[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_reg[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_reg[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_reg[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_reg[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_reg[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_reg[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_reg[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_reg[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result_reg[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result_reg[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result_reg[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result_reg[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result_reg[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result_reg[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result_reg[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= result_reg[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= result_reg[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= result_reg[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= result_reg[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= result_reg[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= result_reg[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= result_reg[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= result_reg[23].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= result_reg[24].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= result_reg[25].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= result_reg[26].DB_MAX_OUTPUT_PORT_TYPE
result[27] <= result_reg[27].DB_MAX_OUTPUT_PORT_TYPE
result[28] <= result_reg[28].DB_MAX_OUTPUT_PORT_TYPE
result[29] <= result_reg[29].DB_MAX_OUTPUT_PORT_TYPE
result[30] <= result_reg[30].DB_MAX_OUTPUT_PORT_TYPE
result[31] <= result_reg[31].DB_MAX_OUTPUT_PORT_TYPE


|final|altfp_convert0:inst2|altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component|altfp_convert0_altbarrel_shift_spf:altbarrel_shift5
aclr => sel_pipec2r1d.ACLR
aclr => sbit_piper2d[0].ACLR
aclr => sbit_piper2d[1].ACLR
aclr => sbit_piper2d[2].ACLR
aclr => sbit_piper2d[3].ACLR
aclr => sbit_piper2d[4].ACLR
aclr => sbit_piper2d[5].ACLR
aclr => sbit_piper2d[6].ACLR
aclr => sbit_piper2d[7].ACLR
aclr => sbit_piper1d[0].ACLR
aclr => sbit_piper1d[1].ACLR
aclr => sbit_piper1d[2].ACLR
aclr => sbit_piper1d[3].ACLR
aclr => sbit_piper1d[4].ACLR
aclr => sbit_piper1d[5].ACLR
aclr => sbit_piper1d[6].ACLR
aclr => sbit_piper1d[7].ACLR
aclr => dir_pipe[0].ACLR
clk_en => sel_pipec2r1d.ENA
clk_en => dir_pipe[0].ENA
clk_en => sbit_piper1d[7].ENA
clk_en => sbit_piper1d[6].ENA
clk_en => sbit_piper1d[5].ENA
clk_en => sbit_piper1d[4].ENA
clk_en => sbit_piper1d[3].ENA
clk_en => sbit_piper1d[2].ENA
clk_en => sbit_piper1d[1].ENA
clk_en => sbit_piper1d[0].ENA
clk_en => sbit_piper2d[7].ENA
clk_en => sbit_piper2d[6].ENA
clk_en => sbit_piper2d[5].ENA
clk_en => sbit_piper2d[4].ENA
clk_en => sbit_piper2d[3].ENA
clk_en => sbit_piper2d[2].ENA
clk_en => sbit_piper2d[1].ENA
clk_en => sbit_piper2d[0].ENA
clock => sel_pipec2r1d.CLK
clock => sbit_piper2d[0].CLK
clock => sbit_piper2d[1].CLK
clock => sbit_piper2d[2].CLK
clock => sbit_piper2d[3].CLK
clock => sbit_piper2d[4].CLK
clock => sbit_piper2d[5].CLK
clock => sbit_piper2d[6].CLK
clock => sbit_piper2d[7].CLK
clock => sbit_piper1d[0].CLK
clock => sbit_piper1d[1].CLK
clock => sbit_piper1d[2].CLK
clock => sbit_piper1d[3].CLK
clock => sbit_piper1d[4].CLK
clock => sbit_piper1d[5].CLK
clock => sbit_piper1d[6].CLK
clock => sbit_piper1d[7].CLK
clock => dir_pipe[0].CLK
data[0] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range45w50w51w[0].IN0
data[0] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range45w58w59w[1].IN0
data[1] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range45w58w59w[2].IN0
data[1] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range45w50w51w[1].IN0
data[2] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range45w58w59w[3].IN0
data[2] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range45w50w51w[2].IN0
data[3] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range45w58w59w[4].IN0
data[3] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range45w50w51w[3].IN0
data[4] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range45w58w59w[5].IN0
data[4] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range45w50w51w[4].IN0
data[5] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range45w58w59w[6].IN0
data[5] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range45w50w51w[5].IN0
data[6] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range45w58w59w[7].IN0
data[6] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range45w50w51w[6].IN0
data[7] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range45w50w51w[7].IN0
distance[0] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range45w50w51w[0].IN1
distance[0] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range45w50w51w[1].IN1
distance[0] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range45w50w51w[2].IN1
distance[0] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range45w50w51w[3].IN1
distance[0] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range45w50w51w[4].IN1
distance[0] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range45w50w51w[5].IN1
distance[0] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range45w50w51w[6].IN1
distance[0] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range45w50w51w[7].IN1
distance[0] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range45w58w59w[1].IN1
distance[0] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range45w58w59w[2].IN1
distance[0] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range45w58w59w[3].IN1
distance[0] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range45w58w59w[4].IN1
distance[0] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range45w58w59w[5].IN1
distance[0] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range45w58w59w[6].IN1
distance[0] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range45w58w59w[7].IN1
distance[1] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range66w71w72w[0].IN1
distance[1] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range66w71w72w[1].IN1
distance[1] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range66w71w72w[2].IN1
distance[1] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range66w71w72w[3].IN1
distance[1] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range66w71w72w[4].IN1
distance[1] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range66w71w72w[5].IN1
distance[1] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range66w71w72w[6].IN1
distance[1] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range66w71w72w[7].IN1
distance[1] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range66w79w80w[2].IN1
distance[1] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range66w79w80w[3].IN1
distance[1] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range66w79w80w[4].IN1
distance[1] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range66w79w80w[5].IN1
distance[1] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range66w79w80w[6].IN1
distance[1] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range66w79w80w[7].IN1
distance[2] => sel_pipec2r1d.DATAIN
result[0] <= sbit_piper2d[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= sbit_piper2d[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= sbit_piper2d[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= sbit_piper2d[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= sbit_piper2d[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= sbit_piper2d[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= sbit_piper2d[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= sbit_piper2d[7].DB_MAX_OUTPUT_PORT_TYPE


|final|altfp_convert0:inst2|altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component|altfp_convert0_altpriority_encoder_ba6:altpriority_encoder2
data[0] => altfp_convert0_altpriority_encoder_6v7:altpriority_encoder6.data[0]
data[1] => altfp_convert0_altpriority_encoder_6v7:altpriority_encoder6.data[1]
data[2] => altfp_convert0_altpriority_encoder_6v7:altpriority_encoder6.data[2]
data[3] => altfp_convert0_altpriority_encoder_6v7:altpriority_encoder6.data[3]
data[4] => altfp_convert0_altpriority_encoder_6e8:altpriority_encoder7.data[0]
data[5] => altfp_convert0_altpriority_encoder_6e8:altpriority_encoder7.data[1]
data[6] => altfp_convert0_altpriority_encoder_6e8:altpriority_encoder7.data[2]
data[7] => altfp_convert0_altpriority_encoder_6e8:altpriority_encoder7.data[3]
q[0] <= wire_altpriority_encoder7_w_lg_w_lg_zero115w116w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= wire_altpriority_encoder7_w_lg_w_lg_zero115w116w.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= altfp_convert0_altpriority_encoder_6e8:altpriority_encoder7.zero


|final|altfp_convert0:inst2|altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component|altfp_convert0_altpriority_encoder_ba6:altpriority_encoder2|altfp_convert0_altpriority_encoder_6v7:altpriority_encoder6
data[0] => altfp_convert0_altpriority_encoder_3v7:altpriority_encoder8.data[0]
data[1] => altfp_convert0_altpriority_encoder_3v7:altpriority_encoder8.data[1]
data[2] => altfp_convert0_altpriority_encoder_3e8:altpriority_encoder9.data[0]
data[3] => altfp_convert0_altpriority_encoder_3e8:altpriority_encoder9.data[1]
q[0] <= wire_altpriority_encoder9_w_lg_w_lg_zero124w125w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= altfp_convert0_altpriority_encoder_3e8:altpriority_encoder9.zero


|final|altfp_convert0:inst2|altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component|altfp_convert0_altpriority_encoder_ba6:altpriority_encoder2|altfp_convert0_altpriority_encoder_6v7:altpriority_encoder6|altfp_convert0_altpriority_encoder_3v7:altpriority_encoder8
data[0] => ~NO_FANOUT~
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE


|final|altfp_convert0:inst2|altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component|altfp_convert0_altpriority_encoder_ba6:altpriority_encoder2|altfp_convert0_altpriority_encoder_6v7:altpriority_encoder6|altfp_convert0_altpriority_encoder_3e8:altpriority_encoder9
data[0] => zero.IN0
data[1] => zero.IN1
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|final|altfp_convert0:inst2|altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component|altfp_convert0_altpriority_encoder_ba6:altpriority_encoder2|altfp_convert0_altpriority_encoder_6e8:altpriority_encoder7
data[0] => altfp_convert0_altpriority_encoder_3e8:altpriority_encoder10.data[0]
data[1] => altfp_convert0_altpriority_encoder_3e8:altpriority_encoder10.data[1]
data[2] => altfp_convert0_altpriority_encoder_3e8:altpriority_encoder11.data[0]
data[3] => altfp_convert0_altpriority_encoder_3e8:altpriority_encoder11.data[1]
q[0] <= wire_altpriority_encoder11_w_lg_w_lg_zero142w143w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= altfp_convert0_altpriority_encoder_3e8:altpriority_encoder11.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|final|altfp_convert0:inst2|altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component|altfp_convert0_altpriority_encoder_ba6:altpriority_encoder2|altfp_convert0_altpriority_encoder_6e8:altpriority_encoder7|altfp_convert0_altpriority_encoder_3e8:altpriority_encoder10
data[0] => zero.IN0
data[1] => zero.IN1
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|final|altfp_convert0:inst2|altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component|altfp_convert0_altpriority_encoder_ba6:altpriority_encoder2|altfp_convert0_altpriority_encoder_6e8:altpriority_encoder7|altfp_convert0_altpriority_encoder_3e8:altpriority_encoder11
data[0] => zero.IN0
data[1] => zero.IN1
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|final|altfp_convert0:inst2|altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component|lpm_add_sub:add_sub1
dataa[0] => add_sub_7ti:auto_generated.dataa[0]
dataa[1] => add_sub_7ti:auto_generated.dataa[1]
dataa[2] => add_sub_7ti:auto_generated.dataa[2]
dataa[3] => add_sub_7ti:auto_generated.dataa[3]
dataa[4] => add_sub_7ti:auto_generated.dataa[4]
dataa[5] => add_sub_7ti:auto_generated.dataa[5]
dataa[6] => add_sub_7ti:auto_generated.dataa[6]
datab[0] => add_sub_7ti:auto_generated.datab[0]
datab[1] => add_sub_7ti:auto_generated.datab[1]
datab[2] => add_sub_7ti:auto_generated.datab[2]
datab[3] => add_sub_7ti:auto_generated.datab[3]
datab[4] => add_sub_7ti:auto_generated.datab[4]
datab[5] => add_sub_7ti:auto_generated.datab[5]
datab[6] => add_sub_7ti:auto_generated.datab[6]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_7ti:auto_generated.result[0]
result[1] <= add_sub_7ti:auto_generated.result[1]
result[2] <= add_sub_7ti:auto_generated.result[2]
result[3] <= add_sub_7ti:auto_generated.result[3]
result[4] <= add_sub_7ti:auto_generated.result[4]
result[5] <= add_sub_7ti:auto_generated.result[5]
result[6] <= add_sub_7ti:auto_generated.result[6]
cout <= <GND>
overflow <= <GND>


|final|altfp_convert0:inst2|altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component|lpm_add_sub:add_sub1|add_sub_7ti:auto_generated
dataa[0] => op_1.IN12
dataa[1] => op_1.IN10
dataa[2] => op_1.IN8
dataa[3] => op_1.IN6
dataa[4] => op_1.IN4
dataa[5] => op_1.IN2
dataa[6] => op_1.IN0
datab[0] => op_1.IN13
datab[1] => op_1.IN11
datab[2] => op_1.IN9
datab[3] => op_1.IN7
datab[4] => op_1.IN5
datab[5] => op_1.IN3
datab[6] => op_1.IN1
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|final|altfp_convert0:inst2|altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component|lpm_add_sub:add_sub3
dataa[0] => add_sub_9ui:auto_generated.dataa[0]
dataa[1] => add_sub_9ui:auto_generated.dataa[1]
dataa[2] => add_sub_9ui:auto_generated.dataa[2]
dataa[3] => add_sub_9ui:auto_generated.dataa[3]
dataa[4] => add_sub_9ui:auto_generated.dataa[4]
dataa[5] => add_sub_9ui:auto_generated.dataa[5]
dataa[6] => add_sub_9ui:auto_generated.dataa[6]
dataa[7] => add_sub_9ui:auto_generated.dataa[7]
datab[0] => add_sub_9ui:auto_generated.datab[0]
datab[1] => add_sub_9ui:auto_generated.datab[1]
datab[2] => add_sub_9ui:auto_generated.datab[2]
datab[3] => add_sub_9ui:auto_generated.datab[3]
datab[4] => add_sub_9ui:auto_generated.datab[4]
datab[5] => add_sub_9ui:auto_generated.datab[5]
datab[6] => add_sub_9ui:auto_generated.datab[6]
datab[7] => add_sub_9ui:auto_generated.datab[7]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_9ui:auto_generated.result[0]
result[1] <= add_sub_9ui:auto_generated.result[1]
result[2] <= add_sub_9ui:auto_generated.result[2]
result[3] <= add_sub_9ui:auto_generated.result[3]
result[4] <= add_sub_9ui:auto_generated.result[4]
result[5] <= add_sub_9ui:auto_generated.result[5]
result[6] <= add_sub_9ui:auto_generated.result[6]
result[7] <= add_sub_9ui:auto_generated.result[7]
cout <= <GND>
overflow <= <GND>


|final|altfp_convert0:inst2|altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component|lpm_add_sub:add_sub3|add_sub_9ui:auto_generated
dataa[0] => op_1.IN15
dataa[1] => op_1.IN13
dataa[2] => op_1.IN11
dataa[3] => op_1.IN9
dataa[4] => op_1.IN7
dataa[5] => op_1.IN5
dataa[6] => op_1.IN3
dataa[7] => op_1.IN1
datab[0] => op_1.IN16
datab[1] => op_1.IN14
datab[2] => op_1.IN12
datab[3] => op_1.IN10
datab[4] => op_1.IN8
datab[5] => op_1.IN6
datab[6] => op_1.IN4
datab[7] => op_1.IN2
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|final|altfp_convert0:inst2|altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component|lpm_compare:cmpr4
dataa[0] => cmpr_vth:auto_generated.dataa[0]
dataa[1] => cmpr_vth:auto_generated.dataa[1]
dataa[2] => cmpr_vth:auto_generated.dataa[2]
dataa[3] => cmpr_vth:auto_generated.dataa[3]
dataa[4] => cmpr_vth:auto_generated.dataa[4]
dataa[5] => cmpr_vth:auto_generated.dataa[5]
dataa[6] => cmpr_vth:auto_generated.dataa[6]
dataa[7] => cmpr_vth:auto_generated.dataa[7]
datab[0] => cmpr_vth:auto_generated.datab[0]
datab[1] => cmpr_vth:auto_generated.datab[1]
datab[2] => cmpr_vth:auto_generated.datab[2]
datab[3] => cmpr_vth:auto_generated.datab[3]
datab[4] => cmpr_vth:auto_generated.datab[4]
datab[5] => cmpr_vth:auto_generated.datab[5]
datab[6] => cmpr_vth:auto_generated.datab[6]
datab[7] => cmpr_vth:auto_generated.datab[7]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= cmpr_vth:auto_generated.alb
aeb <= <GND>
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|final|altfp_convert0:inst2|altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component|lpm_compare:cmpr4|cmpr_vth:auto_generated
alb <= alb_int.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => op_1.IN15
dataa[1] => op_1.IN13
dataa[2] => op_1.IN11
dataa[3] => op_1.IN9
dataa[4] => op_1.IN7
dataa[5] => op_1.IN5
dataa[6] => op_1.IN3
dataa[7] => op_1.IN1
datab[0] => op_1.IN16
datab[1] => op_1.IN14
datab[2] => op_1.IN12
datab[3] => op_1.IN10
datab[4] => op_1.IN8
datab[5] => op_1.IN6
datab[6] => op_1.IN4
datab[7] => op_1.IN2


|final|altfp_mult0:inst4
clock => altfp_mult0_altfp_mult_oon:altfp_mult0_altfp_mult_oon_component.clock
dataa[0] => altfp_mult0_altfp_mult_oon:altfp_mult0_altfp_mult_oon_component.dataa[0]
dataa[1] => altfp_mult0_altfp_mult_oon:altfp_mult0_altfp_mult_oon_component.dataa[1]
dataa[2] => altfp_mult0_altfp_mult_oon:altfp_mult0_altfp_mult_oon_component.dataa[2]
dataa[3] => altfp_mult0_altfp_mult_oon:altfp_mult0_altfp_mult_oon_component.dataa[3]
dataa[4] => altfp_mult0_altfp_mult_oon:altfp_mult0_altfp_mult_oon_component.dataa[4]
dataa[5] => altfp_mult0_altfp_mult_oon:altfp_mult0_altfp_mult_oon_component.dataa[5]
dataa[6] => altfp_mult0_altfp_mult_oon:altfp_mult0_altfp_mult_oon_component.dataa[6]
dataa[7] => altfp_mult0_altfp_mult_oon:altfp_mult0_altfp_mult_oon_component.dataa[7]
dataa[8] => altfp_mult0_altfp_mult_oon:altfp_mult0_altfp_mult_oon_component.dataa[8]
dataa[9] => altfp_mult0_altfp_mult_oon:altfp_mult0_altfp_mult_oon_component.dataa[9]
dataa[10] => altfp_mult0_altfp_mult_oon:altfp_mult0_altfp_mult_oon_component.dataa[10]
dataa[11] => altfp_mult0_altfp_mult_oon:altfp_mult0_altfp_mult_oon_component.dataa[11]
dataa[12] => altfp_mult0_altfp_mult_oon:altfp_mult0_altfp_mult_oon_component.dataa[12]
dataa[13] => altfp_mult0_altfp_mult_oon:altfp_mult0_altfp_mult_oon_component.dataa[13]
dataa[14] => altfp_mult0_altfp_mult_oon:altfp_mult0_altfp_mult_oon_component.dataa[14]
dataa[15] => altfp_mult0_altfp_mult_oon:altfp_mult0_altfp_mult_oon_component.dataa[15]
dataa[16] => altfp_mult0_altfp_mult_oon:altfp_mult0_altfp_mult_oon_component.dataa[16]
dataa[17] => altfp_mult0_altfp_mult_oon:altfp_mult0_altfp_mult_oon_component.dataa[17]
dataa[18] => altfp_mult0_altfp_mult_oon:altfp_mult0_altfp_mult_oon_component.dataa[18]
dataa[19] => altfp_mult0_altfp_mult_oon:altfp_mult0_altfp_mult_oon_component.dataa[19]
dataa[20] => altfp_mult0_altfp_mult_oon:altfp_mult0_altfp_mult_oon_component.dataa[20]
dataa[21] => altfp_mult0_altfp_mult_oon:altfp_mult0_altfp_mult_oon_component.dataa[21]
dataa[22] => altfp_mult0_altfp_mult_oon:altfp_mult0_altfp_mult_oon_component.dataa[22]
dataa[23] => altfp_mult0_altfp_mult_oon:altfp_mult0_altfp_mult_oon_component.dataa[23]
dataa[24] => altfp_mult0_altfp_mult_oon:altfp_mult0_altfp_mult_oon_component.dataa[24]
dataa[25] => altfp_mult0_altfp_mult_oon:altfp_mult0_altfp_mult_oon_component.dataa[25]
dataa[26] => altfp_mult0_altfp_mult_oon:altfp_mult0_altfp_mult_oon_component.dataa[26]
dataa[27] => altfp_mult0_altfp_mult_oon:altfp_mult0_altfp_mult_oon_component.dataa[27]
dataa[28] => altfp_mult0_altfp_mult_oon:altfp_mult0_altfp_mult_oon_component.dataa[28]
dataa[29] => altfp_mult0_altfp_mult_oon:altfp_mult0_altfp_mult_oon_component.dataa[29]
dataa[30] => altfp_mult0_altfp_mult_oon:altfp_mult0_altfp_mult_oon_component.dataa[30]
dataa[31] => altfp_mult0_altfp_mult_oon:altfp_mult0_altfp_mult_oon_component.dataa[31]
datab[0] => altfp_mult0_altfp_mult_oon:altfp_mult0_altfp_mult_oon_component.datab[0]
datab[1] => altfp_mult0_altfp_mult_oon:altfp_mult0_altfp_mult_oon_component.datab[1]
datab[2] => altfp_mult0_altfp_mult_oon:altfp_mult0_altfp_mult_oon_component.datab[2]
datab[3] => altfp_mult0_altfp_mult_oon:altfp_mult0_altfp_mult_oon_component.datab[3]
datab[4] => altfp_mult0_altfp_mult_oon:altfp_mult0_altfp_mult_oon_component.datab[4]
datab[5] => altfp_mult0_altfp_mult_oon:altfp_mult0_altfp_mult_oon_component.datab[5]
datab[6] => altfp_mult0_altfp_mult_oon:altfp_mult0_altfp_mult_oon_component.datab[6]
datab[7] => altfp_mult0_altfp_mult_oon:altfp_mult0_altfp_mult_oon_component.datab[7]
datab[8] => altfp_mult0_altfp_mult_oon:altfp_mult0_altfp_mult_oon_component.datab[8]
datab[9] => altfp_mult0_altfp_mult_oon:altfp_mult0_altfp_mult_oon_component.datab[9]
datab[10] => altfp_mult0_altfp_mult_oon:altfp_mult0_altfp_mult_oon_component.datab[10]
datab[11] => altfp_mult0_altfp_mult_oon:altfp_mult0_altfp_mult_oon_component.datab[11]
datab[12] => altfp_mult0_altfp_mult_oon:altfp_mult0_altfp_mult_oon_component.datab[12]
datab[13] => altfp_mult0_altfp_mult_oon:altfp_mult0_altfp_mult_oon_component.datab[13]
datab[14] => altfp_mult0_altfp_mult_oon:altfp_mult0_altfp_mult_oon_component.datab[14]
datab[15] => altfp_mult0_altfp_mult_oon:altfp_mult0_altfp_mult_oon_component.datab[15]
datab[16] => altfp_mult0_altfp_mult_oon:altfp_mult0_altfp_mult_oon_component.datab[16]
datab[17] => altfp_mult0_altfp_mult_oon:altfp_mult0_altfp_mult_oon_component.datab[17]
datab[18] => altfp_mult0_altfp_mult_oon:altfp_mult0_altfp_mult_oon_component.datab[18]
datab[19] => altfp_mult0_altfp_mult_oon:altfp_mult0_altfp_mult_oon_component.datab[19]
datab[20] => altfp_mult0_altfp_mult_oon:altfp_mult0_altfp_mult_oon_component.datab[20]
datab[21] => altfp_mult0_altfp_mult_oon:altfp_mult0_altfp_mult_oon_component.datab[21]
datab[22] => altfp_mult0_altfp_mult_oon:altfp_mult0_altfp_mult_oon_component.datab[22]
datab[23] => altfp_mult0_altfp_mult_oon:altfp_mult0_altfp_mult_oon_component.datab[23]
datab[24] => altfp_mult0_altfp_mult_oon:altfp_mult0_altfp_mult_oon_component.datab[24]
datab[25] => altfp_mult0_altfp_mult_oon:altfp_mult0_altfp_mult_oon_component.datab[25]
datab[26] => altfp_mult0_altfp_mult_oon:altfp_mult0_altfp_mult_oon_component.datab[26]
datab[27] => altfp_mult0_altfp_mult_oon:altfp_mult0_altfp_mult_oon_component.datab[27]
datab[28] => altfp_mult0_altfp_mult_oon:altfp_mult0_altfp_mult_oon_component.datab[28]
datab[29] => altfp_mult0_altfp_mult_oon:altfp_mult0_altfp_mult_oon_component.datab[29]
datab[30] => altfp_mult0_altfp_mult_oon:altfp_mult0_altfp_mult_oon_component.datab[30]
datab[31] => altfp_mult0_altfp_mult_oon:altfp_mult0_altfp_mult_oon_component.datab[31]
result[0] <= altfp_mult0_altfp_mult_oon:altfp_mult0_altfp_mult_oon_component.result[0]
result[1] <= altfp_mult0_altfp_mult_oon:altfp_mult0_altfp_mult_oon_component.result[1]
result[2] <= altfp_mult0_altfp_mult_oon:altfp_mult0_altfp_mult_oon_component.result[2]
result[3] <= altfp_mult0_altfp_mult_oon:altfp_mult0_altfp_mult_oon_component.result[3]
result[4] <= altfp_mult0_altfp_mult_oon:altfp_mult0_altfp_mult_oon_component.result[4]
result[5] <= altfp_mult0_altfp_mult_oon:altfp_mult0_altfp_mult_oon_component.result[5]
result[6] <= altfp_mult0_altfp_mult_oon:altfp_mult0_altfp_mult_oon_component.result[6]
result[7] <= altfp_mult0_altfp_mult_oon:altfp_mult0_altfp_mult_oon_component.result[7]
result[8] <= altfp_mult0_altfp_mult_oon:altfp_mult0_altfp_mult_oon_component.result[8]
result[9] <= altfp_mult0_altfp_mult_oon:altfp_mult0_altfp_mult_oon_component.result[9]
result[10] <= altfp_mult0_altfp_mult_oon:altfp_mult0_altfp_mult_oon_component.result[10]
result[11] <= altfp_mult0_altfp_mult_oon:altfp_mult0_altfp_mult_oon_component.result[11]
result[12] <= altfp_mult0_altfp_mult_oon:altfp_mult0_altfp_mult_oon_component.result[12]
result[13] <= altfp_mult0_altfp_mult_oon:altfp_mult0_altfp_mult_oon_component.result[13]
result[14] <= altfp_mult0_altfp_mult_oon:altfp_mult0_altfp_mult_oon_component.result[14]
result[15] <= altfp_mult0_altfp_mult_oon:altfp_mult0_altfp_mult_oon_component.result[15]
result[16] <= altfp_mult0_altfp_mult_oon:altfp_mult0_altfp_mult_oon_component.result[16]
result[17] <= altfp_mult0_altfp_mult_oon:altfp_mult0_altfp_mult_oon_component.result[17]
result[18] <= altfp_mult0_altfp_mult_oon:altfp_mult0_altfp_mult_oon_component.result[18]
result[19] <= altfp_mult0_altfp_mult_oon:altfp_mult0_altfp_mult_oon_component.result[19]
result[20] <= altfp_mult0_altfp_mult_oon:altfp_mult0_altfp_mult_oon_component.result[20]
result[21] <= altfp_mult0_altfp_mult_oon:altfp_mult0_altfp_mult_oon_component.result[21]
result[22] <= altfp_mult0_altfp_mult_oon:altfp_mult0_altfp_mult_oon_component.result[22]
result[23] <= altfp_mult0_altfp_mult_oon:altfp_mult0_altfp_mult_oon_component.result[23]
result[24] <= altfp_mult0_altfp_mult_oon:altfp_mult0_altfp_mult_oon_component.result[24]
result[25] <= altfp_mult0_altfp_mult_oon:altfp_mult0_altfp_mult_oon_component.result[25]
result[26] <= altfp_mult0_altfp_mult_oon:altfp_mult0_altfp_mult_oon_component.result[26]
result[27] <= altfp_mult0_altfp_mult_oon:altfp_mult0_altfp_mult_oon_component.result[27]
result[28] <= altfp_mult0_altfp_mult_oon:altfp_mult0_altfp_mult_oon_component.result[28]
result[29] <= altfp_mult0_altfp_mult_oon:altfp_mult0_altfp_mult_oon_component.result[29]
result[30] <= altfp_mult0_altfp_mult_oon:altfp_mult0_altfp_mult_oon_component.result[30]
result[31] <= altfp_mult0_altfp_mult_oon:altfp_mult0_altfp_mult_oon_component.result[31]


|final|altfp_mult0:inst4|altfp_mult0_altfp_mult_oon:altfp_mult0_altfp_mult_oon_component
clock => lpm_add_sub:exp_add_adder.clock
clock => sticky_dffe.CLK
clock => sign_node_ff10.CLK
clock => sign_node_ff9.CLK
clock => sign_node_ff8.CLK
clock => sign_node_ff7.CLK
clock => sign_node_ff6.CLK
clock => sign_node_ff5.CLK
clock => sign_node_ff4.CLK
clock => sign_node_ff3.CLK
clock => sign_node_ff2.CLK
clock => sign_node_ff1.CLK
clock => sign_node_ff0.CLK
clock => round_dffe.CLK
clock => man_round_p2[0].CLK
clock => man_round_p2[1].CLK
clock => man_round_p2[2].CLK
clock => man_round_p2[3].CLK
clock => man_round_p2[4].CLK
clock => man_round_p2[5].CLK
clock => man_round_p2[6].CLK
clock => man_round_p2[7].CLK
clock => man_round_p2[8].CLK
clock => man_round_p2[9].CLK
clock => man_round_p2[10].CLK
clock => man_round_p2[11].CLK
clock => man_round_p2[12].CLK
clock => man_round_p2[13].CLK
clock => man_round_p2[14].CLK
clock => man_round_p2[15].CLK
clock => man_round_p2[16].CLK
clock => man_round_p2[17].CLK
clock => man_round_p2[18].CLK
clock => man_round_p2[19].CLK
clock => man_round_p2[20].CLK
clock => man_round_p2[21].CLK
clock => man_round_p2[22].CLK
clock => man_round_p2[23].CLK
clock => man_round_p2[24].CLK
clock => man_round_p1[0].CLK
clock => man_round_p1[1].CLK
clock => man_round_p1[2].CLK
clock => man_round_p1[3].CLK
clock => man_round_p1[4].CLK
clock => man_round_p1[5].CLK
clock => man_round_p1[6].CLK
clock => man_round_p1[7].CLK
clock => man_round_p1[8].CLK
clock => man_round_p1[9].CLK
clock => man_round_p1[10].CLK
clock => man_round_p1[11].CLK
clock => man_round_p1[12].CLK
clock => man_round_p1[13].CLK
clock => man_round_p1[14].CLK
clock => man_round_p1[15].CLK
clock => man_round_p1[16].CLK
clock => man_round_p1[17].CLK
clock => man_round_p1[18].CLK
clock => man_round_p1[19].CLK
clock => man_round_p1[20].CLK
clock => man_round_p1[21].CLK
clock => man_round_p1[22].CLK
clock => man_round_p1[23].CLK
clock => man_round_p0[0].CLK
clock => man_round_p0[1].CLK
clock => man_round_p0[2].CLK
clock => man_round_p0[3].CLK
clock => man_round_p0[4].CLK
clock => man_round_p0[5].CLK
clock => man_round_p0[6].CLK
clock => man_round_p0[7].CLK
clock => man_round_p0[8].CLK
clock => man_round_p0[9].CLK
clock => man_round_p0[10].CLK
clock => man_round_p0[11].CLK
clock => man_round_p0[12].CLK
clock => man_round_p0[13].CLK
clock => man_round_p0[14].CLK
clock => man_round_p0[15].CLK
clock => man_round_p0[16].CLK
clock => man_round_p0[17].CLK
clock => man_round_p0[18].CLK
clock => man_round_p0[19].CLK
clock => man_round_p0[20].CLK
clock => man_round_p0[21].CLK
clock => man_round_p0[22].CLK
clock => man_round_p0[23].CLK
clock => man_round_p[0].CLK
clock => man_round_p[1].CLK
clock => man_round_p[2].CLK
clock => man_round_p[3].CLK
clock => man_round_p[4].CLK
clock => man_round_p[5].CLK
clock => man_round_p[6].CLK
clock => man_round_p[7].CLK
clock => man_round_p[8].CLK
clock => man_round_p[9].CLK
clock => man_round_p[10].CLK
clock => man_round_p[11].CLK
clock => man_round_p[12].CLK
clock => man_round_p[13].CLK
clock => man_round_p[14].CLK
clock => man_round_p[15].CLK
clock => man_round_p[16].CLK
clock => man_round_p[17].CLK
clock => man_round_p[18].CLK
clock => man_round_p[19].CLK
clock => man_round_p[20].CLK
clock => man_round_p[21].CLK
clock => man_round_p[22].CLK
clock => man_round_p[23].CLK
clock => man_round_carry_p0.CLK
clock => man_round_carry.CLK
clock => man_result_ff[0].CLK
clock => man_result_ff[1].CLK
clock => man_result_ff[2].CLK
clock => man_result_ff[3].CLK
clock => man_result_ff[4].CLK
clock => man_result_ff[5].CLK
clock => man_result_ff[6].CLK
clock => man_result_ff[7].CLK
clock => man_result_ff[8].CLK
clock => man_result_ff[9].CLK
clock => man_result_ff[10].CLK
clock => man_result_ff[11].CLK
clock => man_result_ff[12].CLK
clock => man_result_ff[13].CLK
clock => man_result_ff[14].CLK
clock => man_result_ff[15].CLK
clock => man_result_ff[16].CLK
clock => man_result_ff[17].CLK
clock => man_result_ff[18].CLK
clock => man_result_ff[19].CLK
clock => man_result_ff[20].CLK
clock => man_result_ff[21].CLK
clock => man_result_ff[22].CLK
clock => lsb_dffe.CLK
clock => input_not_zero_ff5.CLK
clock => input_not_zero_ff4.CLK
clock => input_not_zero_ff3.CLK
clock => input_not_zero_ff2.CLK
clock => input_not_zero_ff1.CLK
clock => input_not_zero_dffe_3.CLK
clock => input_not_zero_dffe_2.CLK
clock => input_not_zero_dffe_1.CLK
clock => input_not_zero_dffe_0.CLK
clock => input_is_nan_ff5.CLK
clock => input_is_nan_ff4.CLK
clock => input_is_nan_ff3.CLK
clock => input_is_nan_ff2.CLK
clock => input_is_nan_ff1.CLK
clock => input_is_nan_dffe_3.CLK
clock => input_is_nan_dffe_2.CLK
clock => input_is_nan_dffe_1.CLK
clock => input_is_nan_dffe_0.CLK
clock => input_is_infinity_ff5.CLK
clock => input_is_infinity_ff4.CLK
clock => input_is_infinity_ff3.CLK
clock => input_is_infinity_ff2.CLK
clock => input_is_infinity_ff1.CLK
clock => input_is_infinity_dffe_3.CLK
clock => input_is_infinity_dffe_2.CLK
clock => input_is_infinity_dffe_1.CLK
clock => input_is_infinity_dffe_0.CLK
clock => exp_result_ff[0].CLK
clock => exp_result_ff[1].CLK
clock => exp_result_ff[2].CLK
clock => exp_result_ff[3].CLK
clock => exp_result_ff[4].CLK
clock => exp_result_ff[5].CLK
clock => exp_result_ff[6].CLK
clock => exp_result_ff[7].CLK
clock => exp_bias_p3[0].CLK
clock => exp_bias_p3[1].CLK
clock => exp_bias_p3[2].CLK
clock => exp_bias_p3[3].CLK
clock => exp_bias_p3[4].CLK
clock => exp_bias_p3[5].CLK
clock => exp_bias_p3[6].CLK
clock => exp_bias_p3[7].CLK
clock => exp_bias_p3[8].CLK
clock => exp_bias_p2[0].CLK
clock => exp_bias_p2[1].CLK
clock => exp_bias_p2[2].CLK
clock => exp_bias_p2[3].CLK
clock => exp_bias_p2[4].CLK
clock => exp_bias_p2[5].CLK
clock => exp_bias_p2[6].CLK
clock => exp_bias_p2[7].CLK
clock => exp_bias_p2[8].CLK
clock => exp_bias_p1[0].CLK
clock => exp_bias_p1[1].CLK
clock => exp_bias_p1[2].CLK
clock => exp_bias_p1[3].CLK
clock => exp_bias_p1[4].CLK
clock => exp_bias_p1[5].CLK
clock => exp_bias_p1[6].CLK
clock => exp_bias_p1[7].CLK
clock => exp_bias_p1[8].CLK
clock => exp_adj_p2[0].CLK
clock => exp_adj_p2[1].CLK
clock => exp_adj_p2[2].CLK
clock => exp_adj_p2[3].CLK
clock => exp_adj_p2[4].CLK
clock => exp_adj_p2[5].CLK
clock => exp_adj_p2[6].CLK
clock => exp_adj_p2[7].CLK
clock => exp_adj_p2[8].CLK
clock => exp_adj_p2[9].CLK
clock => exp_adj_p1[0].CLK
clock => exp_adj_p1[1].CLK
clock => exp_adj_p1[2].CLK
clock => exp_adj_p1[3].CLK
clock => exp_adj_p1[4].CLK
clock => exp_adj_p1[5].CLK
clock => exp_adj_p1[6].CLK
clock => exp_adj_p1[7].CLK
clock => exp_adj_p1[8].CLK
clock => exp_adj_p1[9].CLK
clock => exp_add_p1[0].CLK
clock => exp_add_p1[1].CLK
clock => exp_add_p1[2].CLK
clock => exp_add_p1[3].CLK
clock => exp_add_p1[4].CLK
clock => exp_add_p1[5].CLK
clock => exp_add_p1[6].CLK
clock => exp_add_p1[7].CLK
clock => exp_add_p1[8].CLK
clock => delay_round[0].CLK
clock => delay_round[1].CLK
clock => delay_round[2].CLK
clock => delay_round[3].CLK
clock => delay_round[4].CLK
clock => delay_round[5].CLK
clock => delay_round[6].CLK
clock => delay_round[7].CLK
clock => delay_round[8].CLK
clock => delay_round[9].CLK
clock => delay_round[10].CLK
clock => delay_round[11].CLK
clock => delay_round[12].CLK
clock => delay_round[13].CLK
clock => delay_round[14].CLK
clock => delay_round[15].CLK
clock => delay_round[16].CLK
clock => delay_round[17].CLK
clock => delay_round[18].CLK
clock => delay_round[19].CLK
clock => delay_round[20].CLK
clock => delay_round[21].CLK
clock => delay_round[22].CLK
clock => delay_man_product_msb_p1.CLK
clock => delay_man_product_msb_p0.CLK
clock => delay_man_product_msb2.CLK
clock => delay_man_product_msb.CLK
clock => delay_exp_bias[0].CLK
clock => delay_exp_bias[1].CLK
clock => delay_exp_bias[2].CLK
clock => delay_exp_bias[3].CLK
clock => delay_exp_bias[4].CLK
clock => delay_exp_bias[5].CLK
clock => delay_exp_bias[6].CLK
clock => delay_exp_bias[7].CLK
clock => delay_exp_bias[8].CLK
clock => delay_exp_bias[9].CLK
clock => delay_exp3_bias[0].CLK
clock => delay_exp3_bias[1].CLK
clock => delay_exp3_bias[2].CLK
clock => delay_exp3_bias[3].CLK
clock => delay_exp3_bias[4].CLK
clock => delay_exp3_bias[5].CLK
clock => delay_exp3_bias[6].CLK
clock => delay_exp3_bias[7].CLK
clock => delay_exp3_bias[8].CLK
clock => delay_exp3_bias[9].CLK
clock => delay_exp2_bias[0].CLK
clock => delay_exp2_bias[1].CLK
clock => delay_exp2_bias[2].CLK
clock => delay_exp2_bias[3].CLK
clock => delay_exp2_bias[4].CLK
clock => delay_exp2_bias[5].CLK
clock => delay_exp2_bias[6].CLK
clock => delay_exp2_bias[7].CLK
clock => delay_exp2_bias[8].CLK
clock => delay_exp2_bias[9].CLK
clock => datab_man_not_zero_ff_p2.CLK
clock => datab_man_not_zero_ff_p1.CLK
clock => datab_exp_not_zero_ff_p1.CLK
clock => datab_exp_all_one_ff_p1.CLK
clock => dataa_man_not_zero_ff_p2.CLK
clock => dataa_man_not_zero_ff_p1.CLK
clock => dataa_exp_not_zero_ff_p1.CLK
clock => dataa_exp_all_one_ff_p1.CLK
clock => lpm_mult:man_product2_mult.clock
dataa[0] => wire_w_lg_w_dataa_range157w159w[0].IN0
dataa[0] => lpm_mult:man_product2_mult.dataa[0]
dataa[1] => wire_w_lg_w_dataa_range157w159w[0].IN1
dataa[1] => lpm_mult:man_product2_mult.dataa[1]
dataa[2] => wire_w_lg_w_dataa_range163w165w[0].IN1
dataa[2] => lpm_mult:man_product2_mult.dataa[2]
dataa[3] => wire_w_lg_w_dataa_range169w171w[0].IN1
dataa[3] => lpm_mult:man_product2_mult.dataa[3]
dataa[4] => wire_w_lg_w_dataa_range175w177w[0].IN1
dataa[4] => lpm_mult:man_product2_mult.dataa[4]
dataa[5] => wire_w_lg_w_dataa_range181w183w[0].IN1
dataa[5] => lpm_mult:man_product2_mult.dataa[5]
dataa[6] => wire_w_lg_w_dataa_range187w189w[0].IN1
dataa[6] => lpm_mult:man_product2_mult.dataa[6]
dataa[7] => wire_w_lg_w_dataa_range193w195w[0].IN1
dataa[7] => lpm_mult:man_product2_mult.dataa[7]
dataa[8] => wire_w_lg_w_dataa_range199w201w[0].IN1
dataa[8] => lpm_mult:man_product2_mult.dataa[8]
dataa[9] => wire_w_lg_w_dataa_range205w207w[0].IN1
dataa[9] => lpm_mult:man_product2_mult.dataa[9]
dataa[10] => wire_w_lg_w_dataa_range211w213w[0].IN1
dataa[10] => lpm_mult:man_product2_mult.dataa[10]
dataa[11] => wire_w_lg_w_dataa_range221w223w[0].IN0
dataa[11] => lpm_mult:man_product2_mult.dataa[11]
dataa[12] => wire_w_lg_w_dataa_range221w223w[0].IN1
dataa[12] => lpm_mult:man_product2_mult.dataa[12]
dataa[13] => wire_w_lg_w_dataa_range227w229w[0].IN1
dataa[13] => lpm_mult:man_product2_mult.dataa[13]
dataa[14] => wire_w_lg_w_dataa_range233w235w[0].IN1
dataa[14] => lpm_mult:man_product2_mult.dataa[14]
dataa[15] => wire_w_lg_w_dataa_range239w241w[0].IN1
dataa[15] => lpm_mult:man_product2_mult.dataa[15]
dataa[16] => wire_w_lg_w_dataa_range245w247w[0].IN1
dataa[16] => lpm_mult:man_product2_mult.dataa[16]
dataa[17] => wire_w_lg_w_dataa_range251w253w[0].IN1
dataa[17] => lpm_mult:man_product2_mult.dataa[17]
dataa[18] => wire_w_lg_w_dataa_range257w259w[0].IN1
dataa[18] => lpm_mult:man_product2_mult.dataa[18]
dataa[19] => wire_w_lg_w_dataa_range263w265w[0].IN1
dataa[19] => lpm_mult:man_product2_mult.dataa[19]
dataa[20] => wire_w_lg_w_dataa_range269w271w[0].IN1
dataa[20] => lpm_mult:man_product2_mult.dataa[20]
dataa[21] => wire_w_lg_w_dataa_range275w277w[0].IN1
dataa[21] => lpm_mult:man_product2_mult.dataa[21]
dataa[22] => wire_w_lg_w_dataa_range281w283w[0].IN1
dataa[22] => lpm_mult:man_product2_mult.dataa[22]
dataa[23] => wire_w_lg_w_dataa_range81w88w[0].IN0
dataa[23] => wire_w_lg_w_dataa_range81w83w[0].IN0
dataa[23] => lpm_add_sub:exp_add_adder.dataa[0]
dataa[24] => wire_w_lg_w_dataa_range81w88w[0].IN1
dataa[24] => wire_w_lg_w_dataa_range81w83w[0].IN1
dataa[24] => lpm_add_sub:exp_add_adder.dataa[1]
dataa[25] => wire_w_lg_w_dataa_range91w98w[0].IN1
dataa[25] => wire_w_lg_w_dataa_range91w93w[0].IN1
dataa[25] => lpm_add_sub:exp_add_adder.dataa[2]
dataa[26] => wire_w_lg_w_dataa_range101w108w[0].IN1
dataa[26] => wire_w_lg_w_dataa_range101w103w[0].IN1
dataa[26] => lpm_add_sub:exp_add_adder.dataa[3]
dataa[27] => wire_w_lg_w_dataa_range111w118w[0].IN1
dataa[27] => wire_w_lg_w_dataa_range111w113w[0].IN1
dataa[27] => lpm_add_sub:exp_add_adder.dataa[4]
dataa[28] => wire_w_lg_w_dataa_range121w128w[0].IN1
dataa[28] => wire_w_lg_w_dataa_range121w123w[0].IN1
dataa[28] => lpm_add_sub:exp_add_adder.dataa[5]
dataa[29] => wire_w_lg_w_dataa_range131w138w[0].IN1
dataa[29] => wire_w_lg_w_dataa_range131w133w[0].IN1
dataa[29] => lpm_add_sub:exp_add_adder.dataa[6]
dataa[30] => wire_w_lg_w_dataa_range141w148w[0].IN1
dataa[30] => wire_w_lg_w_dataa_range141w143w[0].IN1
dataa[30] => lpm_add_sub:exp_add_adder.dataa[7]
dataa[31] => sign_node_ff0.IN0
datab[0] => wire_w_lg_w_datab_range160w162w[0].IN0
datab[0] => lpm_mult:man_product2_mult.datab[0]
datab[1] => wire_w_lg_w_datab_range160w162w[0].IN1
datab[1] => lpm_mult:man_product2_mult.datab[1]
datab[2] => wire_w_lg_w_datab_range166w168w[0].IN1
datab[2] => lpm_mult:man_product2_mult.datab[2]
datab[3] => wire_w_lg_w_datab_range172w174w[0].IN1
datab[3] => lpm_mult:man_product2_mult.datab[3]
datab[4] => wire_w_lg_w_datab_range178w180w[0].IN1
datab[4] => lpm_mult:man_product2_mult.datab[4]
datab[5] => wire_w_lg_w_datab_range184w186w[0].IN1
datab[5] => lpm_mult:man_product2_mult.datab[5]
datab[6] => wire_w_lg_w_datab_range190w192w[0].IN1
datab[6] => lpm_mult:man_product2_mult.datab[6]
datab[7] => wire_w_lg_w_datab_range196w198w[0].IN1
datab[7] => lpm_mult:man_product2_mult.datab[7]
datab[8] => wire_w_lg_w_datab_range202w204w[0].IN1
datab[8] => lpm_mult:man_product2_mult.datab[8]
datab[9] => wire_w_lg_w_datab_range208w210w[0].IN1
datab[9] => lpm_mult:man_product2_mult.datab[9]
datab[10] => wire_w_lg_w_datab_range214w216w[0].IN1
datab[10] => lpm_mult:man_product2_mult.datab[10]
datab[11] => wire_w_lg_w_datab_range224w226w[0].IN0
datab[11] => lpm_mult:man_product2_mult.datab[11]
datab[12] => wire_w_lg_w_datab_range224w226w[0].IN1
datab[12] => lpm_mult:man_product2_mult.datab[12]
datab[13] => wire_w_lg_w_datab_range230w232w[0].IN1
datab[13] => lpm_mult:man_product2_mult.datab[13]
datab[14] => wire_w_lg_w_datab_range236w238w[0].IN1
datab[14] => lpm_mult:man_product2_mult.datab[14]
datab[15] => wire_w_lg_w_datab_range242w244w[0].IN1
datab[15] => lpm_mult:man_product2_mult.datab[15]
datab[16] => wire_w_lg_w_datab_range248w250w[0].IN1
datab[16] => lpm_mult:man_product2_mult.datab[16]
datab[17] => wire_w_lg_w_datab_range254w256w[0].IN1
datab[17] => lpm_mult:man_product2_mult.datab[17]
datab[18] => wire_w_lg_w_datab_range260w262w[0].IN1
datab[18] => lpm_mult:man_product2_mult.datab[18]
datab[19] => wire_w_lg_w_datab_range266w268w[0].IN1
datab[19] => lpm_mult:man_product2_mult.datab[19]
datab[20] => wire_w_lg_w_datab_range272w274w[0].IN1
datab[20] => lpm_mult:man_product2_mult.datab[20]
datab[21] => wire_w_lg_w_datab_range278w280w[0].IN1
datab[21] => lpm_mult:man_product2_mult.datab[21]
datab[22] => wire_w_lg_w_datab_range284w286w[0].IN1
datab[22] => lpm_mult:man_product2_mult.datab[22]
datab[23] => wire_w_lg_w_datab_range84w90w[0].IN0
datab[23] => wire_w_lg_w_datab_range84w86w[0].IN0
datab[23] => lpm_add_sub:exp_add_adder.datab[0]
datab[24] => wire_w_lg_w_datab_range84w90w[0].IN1
datab[24] => wire_w_lg_w_datab_range84w86w[0].IN1
datab[24] => lpm_add_sub:exp_add_adder.datab[1]
datab[25] => wire_w_lg_w_datab_range94w100w[0].IN1
datab[25] => wire_w_lg_w_datab_range94w96w[0].IN1
datab[25] => lpm_add_sub:exp_add_adder.datab[2]
datab[26] => wire_w_lg_w_datab_range104w110w[0].IN1
datab[26] => wire_w_lg_w_datab_range104w106w[0].IN1
datab[26] => lpm_add_sub:exp_add_adder.datab[3]
datab[27] => wire_w_lg_w_datab_range114w120w[0].IN1
datab[27] => wire_w_lg_w_datab_range114w116w[0].IN1
datab[27] => lpm_add_sub:exp_add_adder.datab[4]
datab[28] => wire_w_lg_w_datab_range124w130w[0].IN1
datab[28] => wire_w_lg_w_datab_range124w126w[0].IN1
datab[28] => lpm_add_sub:exp_add_adder.datab[5]
datab[29] => wire_w_lg_w_datab_range134w140w[0].IN1
datab[29] => wire_w_lg_w_datab_range134w136w[0].IN1
datab[29] => lpm_add_sub:exp_add_adder.datab[6]
datab[30] => wire_w_lg_w_datab_range144w150w[0].IN1
datab[30] => wire_w_lg_w_datab_range144w146w[0].IN1
datab[30] => lpm_add_sub:exp_add_adder.datab[7]
datab[31] => sign_node_ff0.IN1
result[0] <= man_result_ff[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= man_result_ff[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= man_result_ff[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= man_result_ff[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= man_result_ff[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= man_result_ff[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= man_result_ff[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= man_result_ff[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= man_result_ff[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= man_result_ff[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= man_result_ff[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= man_result_ff[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= man_result_ff[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= man_result_ff[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= man_result_ff[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= man_result_ff[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= man_result_ff[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= man_result_ff[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= man_result_ff[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= man_result_ff[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= man_result_ff[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= man_result_ff[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= man_result_ff[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= exp_result_ff[0].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= exp_result_ff[1].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= exp_result_ff[2].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= exp_result_ff[3].DB_MAX_OUTPUT_PORT_TYPE
result[27] <= exp_result_ff[4].DB_MAX_OUTPUT_PORT_TYPE
result[28] <= exp_result_ff[5].DB_MAX_OUTPUT_PORT_TYPE
result[29] <= exp_result_ff[6].DB_MAX_OUTPUT_PORT_TYPE
result[30] <= exp_result_ff[7].DB_MAX_OUTPUT_PORT_TYPE
result[31] <= sign_node_ff10.DB_MAX_OUTPUT_PORT_TYPE


|final|altfp_mult0:inst4|altfp_mult0_altfp_mult_oon:altfp_mult0_altfp_mult_oon_component|lpm_add_sub:exp_add_adder
dataa[0] => add_sub_b9j:auto_generated.dataa[0]
dataa[1] => add_sub_b9j:auto_generated.dataa[1]
dataa[2] => add_sub_b9j:auto_generated.dataa[2]
dataa[3] => add_sub_b9j:auto_generated.dataa[3]
dataa[4] => add_sub_b9j:auto_generated.dataa[4]
dataa[5] => add_sub_b9j:auto_generated.dataa[5]
dataa[6] => add_sub_b9j:auto_generated.dataa[6]
dataa[7] => add_sub_b9j:auto_generated.dataa[7]
dataa[8] => add_sub_b9j:auto_generated.dataa[8]
datab[0] => add_sub_b9j:auto_generated.datab[0]
datab[1] => add_sub_b9j:auto_generated.datab[1]
datab[2] => add_sub_b9j:auto_generated.datab[2]
datab[3] => add_sub_b9j:auto_generated.datab[3]
datab[4] => add_sub_b9j:auto_generated.datab[4]
datab[5] => add_sub_b9j:auto_generated.datab[5]
datab[6] => add_sub_b9j:auto_generated.datab[6]
datab[7] => add_sub_b9j:auto_generated.datab[7]
datab[8] => add_sub_b9j:auto_generated.datab[8]
cin => add_sub_b9j:auto_generated.cin
add_sub => ~NO_FANOUT~
clock => add_sub_b9j:auto_generated.clock
aclr => add_sub_b9j:auto_generated.aclr
clken => add_sub_b9j:auto_generated.clken
result[0] <= add_sub_b9j:auto_generated.result[0]
result[1] <= add_sub_b9j:auto_generated.result[1]
result[2] <= add_sub_b9j:auto_generated.result[2]
result[3] <= add_sub_b9j:auto_generated.result[3]
result[4] <= add_sub_b9j:auto_generated.result[4]
result[5] <= add_sub_b9j:auto_generated.result[5]
result[6] <= add_sub_b9j:auto_generated.result[6]
result[7] <= add_sub_b9j:auto_generated.result[7]
result[8] <= add_sub_b9j:auto_generated.result[8]
cout <= <GND>
overflow <= <GND>


|final|altfp_mult0:inst4|altfp_mult0_altfp_mult_oon:altfp_mult0_altfp_mult_oon_component|lpm_add_sub:exp_add_adder|add_sub_b9j:auto_generated
aclr => ~NO_FANOUT~
cin => op_1.IN18
cin => op_1.IN19
clken => ~NO_FANOUT~
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN16
dataa[1] => op_1.IN14
dataa[2] => op_1.IN12
dataa[3] => op_1.IN10
dataa[4] => op_1.IN8
dataa[5] => op_1.IN6
dataa[6] => op_1.IN4
dataa[7] => op_1.IN2
dataa[8] => op_1.IN0
datab[0] => op_1.IN17
datab[1] => op_1.IN15
datab[2] => op_1.IN13
datab[3] => op_1.IN11
datab[4] => op_1.IN9
datab[5] => op_1.IN7
datab[6] => op_1.IN5
datab[7] => op_1.IN3
datab[8] => op_1.IN1
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE


|final|altfp_mult0:inst4|altfp_mult0_altfp_mult_oon:altfp_mult0_altfp_mult_oon_component|lpm_add_sub:exp_adj_adder
dataa[0] => add_sub_01h:auto_generated.dataa[0]
dataa[1] => add_sub_01h:auto_generated.dataa[1]
dataa[2] => add_sub_01h:auto_generated.dataa[2]
dataa[3] => add_sub_01h:auto_generated.dataa[3]
dataa[4] => add_sub_01h:auto_generated.dataa[4]
dataa[5] => add_sub_01h:auto_generated.dataa[5]
dataa[6] => add_sub_01h:auto_generated.dataa[6]
dataa[7] => add_sub_01h:auto_generated.dataa[7]
dataa[8] => add_sub_01h:auto_generated.dataa[8]
dataa[9] => add_sub_01h:auto_generated.dataa[9]
datab[0] => add_sub_01h:auto_generated.datab[0]
datab[1] => add_sub_01h:auto_generated.datab[1]
datab[2] => add_sub_01h:auto_generated.datab[2]
datab[3] => add_sub_01h:auto_generated.datab[3]
datab[4] => add_sub_01h:auto_generated.datab[4]
datab[5] => add_sub_01h:auto_generated.datab[5]
datab[6] => add_sub_01h:auto_generated.datab[6]
datab[7] => add_sub_01h:auto_generated.datab[7]
datab[8] => add_sub_01h:auto_generated.datab[8]
datab[9] => add_sub_01h:auto_generated.datab[9]
cin => add_sub_01h:auto_generated.cin
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_01h:auto_generated.result[0]
result[1] <= add_sub_01h:auto_generated.result[1]
result[2] <= add_sub_01h:auto_generated.result[2]
result[3] <= add_sub_01h:auto_generated.result[3]
result[4] <= add_sub_01h:auto_generated.result[4]
result[5] <= add_sub_01h:auto_generated.result[5]
result[6] <= add_sub_01h:auto_generated.result[6]
result[7] <= add_sub_01h:auto_generated.result[7]
result[8] <= add_sub_01h:auto_generated.result[8]
result[9] <= add_sub_01h:auto_generated.result[9]
cout <= <GND>
overflow <= <GND>


|final|altfp_mult0:inst4|altfp_mult0_altfp_mult_oon:altfp_mult0_altfp_mult_oon_component|lpm_add_sub:exp_adj_adder|add_sub_01h:auto_generated
cin => op_1.IN20
cin => op_1.IN21
dataa[0] => op_1.IN18
dataa[1] => op_1.IN16
dataa[2] => op_1.IN14
dataa[3] => op_1.IN12
dataa[4] => op_1.IN10
dataa[5] => op_1.IN8
dataa[6] => op_1.IN6
dataa[7] => op_1.IN4
dataa[8] => op_1.IN2
dataa[9] => op_1.IN0
datab[0] => op_1.IN19
datab[1] => op_1.IN17
datab[2] => op_1.IN15
datab[3] => op_1.IN13
datab[4] => op_1.IN11
datab[5] => op_1.IN9
datab[6] => op_1.IN7
datab[7] => op_1.IN5
datab[8] => op_1.IN3
datab[9] => op_1.IN1
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|final|altfp_mult0:inst4|altfp_mult0_altfp_mult_oon:altfp_mult0_altfp_mult_oon_component|lpm_add_sub:exp_bias_subtr
dataa[0] => add_sub_egg:auto_generated.dataa[0]
dataa[1] => add_sub_egg:auto_generated.dataa[1]
dataa[2] => add_sub_egg:auto_generated.dataa[2]
dataa[3] => add_sub_egg:auto_generated.dataa[3]
dataa[4] => add_sub_egg:auto_generated.dataa[4]
dataa[5] => add_sub_egg:auto_generated.dataa[5]
dataa[6] => add_sub_egg:auto_generated.dataa[6]
dataa[7] => add_sub_egg:auto_generated.dataa[7]
dataa[8] => add_sub_egg:auto_generated.dataa[8]
dataa[9] => add_sub_egg:auto_generated.dataa[9]
datab[0] => add_sub_egg:auto_generated.datab[0]
datab[1] => add_sub_egg:auto_generated.datab[1]
datab[2] => add_sub_egg:auto_generated.datab[2]
datab[3] => add_sub_egg:auto_generated.datab[3]
datab[4] => add_sub_egg:auto_generated.datab[4]
datab[5] => add_sub_egg:auto_generated.datab[5]
datab[6] => add_sub_egg:auto_generated.datab[6]
datab[7] => add_sub_egg:auto_generated.datab[7]
datab[8] => add_sub_egg:auto_generated.datab[8]
datab[9] => add_sub_egg:auto_generated.datab[9]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_egg:auto_generated.result[0]
result[1] <= add_sub_egg:auto_generated.result[1]
result[2] <= add_sub_egg:auto_generated.result[2]
result[3] <= add_sub_egg:auto_generated.result[3]
result[4] <= add_sub_egg:auto_generated.result[4]
result[5] <= add_sub_egg:auto_generated.result[5]
result[6] <= add_sub_egg:auto_generated.result[6]
result[7] <= add_sub_egg:auto_generated.result[7]
result[8] <= add_sub_egg:auto_generated.result[8]
result[9] <= add_sub_egg:auto_generated.result[9]
cout <= <GND>
overflow <= <GND>


|final|altfp_mult0:inst4|altfp_mult0_altfp_mult_oon:altfp_mult0_altfp_mult_oon_component|lpm_add_sub:exp_bias_subtr|add_sub_egg:auto_generated
dataa[0] => op_1.IN19
dataa[1] => op_1.IN17
dataa[2] => op_1.IN15
dataa[3] => op_1.IN13
dataa[4] => op_1.IN11
dataa[5] => op_1.IN9
dataa[6] => op_1.IN7
dataa[7] => op_1.IN5
dataa[8] => op_1.IN3
dataa[9] => op_1.IN1
datab[0] => op_1.IN20
datab[1] => op_1.IN18
datab[2] => op_1.IN16
datab[3] => op_1.IN14
datab[4] => op_1.IN12
datab[5] => op_1.IN10
datab[6] => op_1.IN8
datab[7] => op_1.IN6
datab[8] => op_1.IN4
datab[9] => op_1.IN2
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|final|altfp_mult0:inst4|altfp_mult0_altfp_mult_oon:altfp_mult0_altfp_mult_oon_component|lpm_add_sub:man_round_adder
dataa[0] => add_sub_cmg:auto_generated.dataa[0]
dataa[1] => add_sub_cmg:auto_generated.dataa[1]
dataa[2] => add_sub_cmg:auto_generated.dataa[2]
dataa[3] => add_sub_cmg:auto_generated.dataa[3]
dataa[4] => add_sub_cmg:auto_generated.dataa[4]
dataa[5] => add_sub_cmg:auto_generated.dataa[5]
dataa[6] => add_sub_cmg:auto_generated.dataa[6]
dataa[7] => add_sub_cmg:auto_generated.dataa[7]
dataa[8] => add_sub_cmg:auto_generated.dataa[8]
dataa[9] => add_sub_cmg:auto_generated.dataa[9]
dataa[10] => add_sub_cmg:auto_generated.dataa[10]
dataa[11] => add_sub_cmg:auto_generated.dataa[11]
dataa[12] => add_sub_cmg:auto_generated.dataa[12]
dataa[13] => add_sub_cmg:auto_generated.dataa[13]
dataa[14] => add_sub_cmg:auto_generated.dataa[14]
dataa[15] => add_sub_cmg:auto_generated.dataa[15]
dataa[16] => add_sub_cmg:auto_generated.dataa[16]
dataa[17] => add_sub_cmg:auto_generated.dataa[17]
dataa[18] => add_sub_cmg:auto_generated.dataa[18]
dataa[19] => add_sub_cmg:auto_generated.dataa[19]
dataa[20] => add_sub_cmg:auto_generated.dataa[20]
dataa[21] => add_sub_cmg:auto_generated.dataa[21]
dataa[22] => add_sub_cmg:auto_generated.dataa[22]
dataa[23] => add_sub_cmg:auto_generated.dataa[23]
dataa[24] => add_sub_cmg:auto_generated.dataa[24]
datab[0] => add_sub_cmg:auto_generated.datab[0]
datab[1] => add_sub_cmg:auto_generated.datab[1]
datab[2] => add_sub_cmg:auto_generated.datab[2]
datab[3] => add_sub_cmg:auto_generated.datab[3]
datab[4] => add_sub_cmg:auto_generated.datab[4]
datab[5] => add_sub_cmg:auto_generated.datab[5]
datab[6] => add_sub_cmg:auto_generated.datab[6]
datab[7] => add_sub_cmg:auto_generated.datab[7]
datab[8] => add_sub_cmg:auto_generated.datab[8]
datab[9] => add_sub_cmg:auto_generated.datab[9]
datab[10] => add_sub_cmg:auto_generated.datab[10]
datab[11] => add_sub_cmg:auto_generated.datab[11]
datab[12] => add_sub_cmg:auto_generated.datab[12]
datab[13] => add_sub_cmg:auto_generated.datab[13]
datab[14] => add_sub_cmg:auto_generated.datab[14]
datab[15] => add_sub_cmg:auto_generated.datab[15]
datab[16] => add_sub_cmg:auto_generated.datab[16]
datab[17] => add_sub_cmg:auto_generated.datab[17]
datab[18] => add_sub_cmg:auto_generated.datab[18]
datab[19] => add_sub_cmg:auto_generated.datab[19]
datab[20] => add_sub_cmg:auto_generated.datab[20]
datab[21] => add_sub_cmg:auto_generated.datab[21]
datab[22] => add_sub_cmg:auto_generated.datab[22]
datab[23] => add_sub_cmg:auto_generated.datab[23]
datab[24] => add_sub_cmg:auto_generated.datab[24]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_cmg:auto_generated.result[0]
result[1] <= add_sub_cmg:auto_generated.result[1]
result[2] <= add_sub_cmg:auto_generated.result[2]
result[3] <= add_sub_cmg:auto_generated.result[3]
result[4] <= add_sub_cmg:auto_generated.result[4]
result[5] <= add_sub_cmg:auto_generated.result[5]
result[6] <= add_sub_cmg:auto_generated.result[6]
result[7] <= add_sub_cmg:auto_generated.result[7]
result[8] <= add_sub_cmg:auto_generated.result[8]
result[9] <= add_sub_cmg:auto_generated.result[9]
result[10] <= add_sub_cmg:auto_generated.result[10]
result[11] <= add_sub_cmg:auto_generated.result[11]
result[12] <= add_sub_cmg:auto_generated.result[12]
result[13] <= add_sub_cmg:auto_generated.result[13]
result[14] <= add_sub_cmg:auto_generated.result[14]
result[15] <= add_sub_cmg:auto_generated.result[15]
result[16] <= add_sub_cmg:auto_generated.result[16]
result[17] <= add_sub_cmg:auto_generated.result[17]
result[18] <= add_sub_cmg:auto_generated.result[18]
result[19] <= add_sub_cmg:auto_generated.result[19]
result[20] <= add_sub_cmg:auto_generated.result[20]
result[21] <= add_sub_cmg:auto_generated.result[21]
result[22] <= add_sub_cmg:auto_generated.result[22]
result[23] <= add_sub_cmg:auto_generated.result[23]
result[24] <= add_sub_cmg:auto_generated.result[24]
cout <= <GND>
overflow <= <GND>


|final|altfp_mult0:inst4|altfp_mult0_altfp_mult_oon:altfp_mult0_altfp_mult_oon_component|lpm_add_sub:man_round_adder|add_sub_cmg:auto_generated
dataa[0] => op_1.IN48
dataa[1] => op_1.IN46
dataa[2] => op_1.IN44
dataa[3] => op_1.IN42
dataa[4] => op_1.IN40
dataa[5] => op_1.IN38
dataa[6] => op_1.IN36
dataa[7] => op_1.IN34
dataa[8] => op_1.IN32
dataa[9] => op_1.IN30
dataa[10] => op_1.IN28
dataa[11] => op_1.IN26
dataa[12] => op_1.IN24
dataa[13] => op_1.IN22
dataa[14] => op_1.IN20
dataa[15] => op_1.IN18
dataa[16] => op_1.IN16
dataa[17] => op_1.IN14
dataa[18] => op_1.IN12
dataa[19] => op_1.IN10
dataa[20] => op_1.IN8
dataa[21] => op_1.IN6
dataa[22] => op_1.IN4
dataa[23] => op_1.IN2
dataa[24] => op_1.IN0
datab[0] => op_1.IN49
datab[1] => op_1.IN47
datab[2] => op_1.IN45
datab[3] => op_1.IN43
datab[4] => op_1.IN41
datab[5] => op_1.IN39
datab[6] => op_1.IN37
datab[7] => op_1.IN35
datab[8] => op_1.IN33
datab[9] => op_1.IN31
datab[10] => op_1.IN29
datab[11] => op_1.IN27
datab[12] => op_1.IN25
datab[13] => op_1.IN23
datab[14] => op_1.IN21
datab[15] => op_1.IN19
datab[16] => op_1.IN17
datab[17] => op_1.IN15
datab[18] => op_1.IN13
datab[19] => op_1.IN11
datab[20] => op_1.IN9
datab[21] => op_1.IN7
datab[22] => op_1.IN5
datab[23] => op_1.IN3
datab[24] => op_1.IN1
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|final|altfp_mult0:inst4|altfp_mult0_altfp_mult_oon:altfp_mult0_altfp_mult_oon_component|lpm_mult:man_product2_mult
dataa[0] => mult_mfs:auto_generated.dataa[0]
dataa[1] => mult_mfs:auto_generated.dataa[1]
dataa[2] => mult_mfs:auto_generated.dataa[2]
dataa[3] => mult_mfs:auto_generated.dataa[3]
dataa[4] => mult_mfs:auto_generated.dataa[4]
dataa[5] => mult_mfs:auto_generated.dataa[5]
dataa[6] => mult_mfs:auto_generated.dataa[6]
dataa[7] => mult_mfs:auto_generated.dataa[7]
dataa[8] => mult_mfs:auto_generated.dataa[8]
dataa[9] => mult_mfs:auto_generated.dataa[9]
dataa[10] => mult_mfs:auto_generated.dataa[10]
dataa[11] => mult_mfs:auto_generated.dataa[11]
dataa[12] => mult_mfs:auto_generated.dataa[12]
dataa[13] => mult_mfs:auto_generated.dataa[13]
dataa[14] => mult_mfs:auto_generated.dataa[14]
dataa[15] => mult_mfs:auto_generated.dataa[15]
dataa[16] => mult_mfs:auto_generated.dataa[16]
dataa[17] => mult_mfs:auto_generated.dataa[17]
dataa[18] => mult_mfs:auto_generated.dataa[18]
dataa[19] => mult_mfs:auto_generated.dataa[19]
dataa[20] => mult_mfs:auto_generated.dataa[20]
dataa[21] => mult_mfs:auto_generated.dataa[21]
dataa[22] => mult_mfs:auto_generated.dataa[22]
dataa[23] => mult_mfs:auto_generated.dataa[23]
datab[0] => mult_mfs:auto_generated.datab[0]
datab[1] => mult_mfs:auto_generated.datab[1]
datab[2] => mult_mfs:auto_generated.datab[2]
datab[3] => mult_mfs:auto_generated.datab[3]
datab[4] => mult_mfs:auto_generated.datab[4]
datab[5] => mult_mfs:auto_generated.datab[5]
datab[6] => mult_mfs:auto_generated.datab[6]
datab[7] => mult_mfs:auto_generated.datab[7]
datab[8] => mult_mfs:auto_generated.datab[8]
datab[9] => mult_mfs:auto_generated.datab[9]
datab[10] => mult_mfs:auto_generated.datab[10]
datab[11] => mult_mfs:auto_generated.datab[11]
datab[12] => mult_mfs:auto_generated.datab[12]
datab[13] => mult_mfs:auto_generated.datab[13]
datab[14] => mult_mfs:auto_generated.datab[14]
datab[15] => mult_mfs:auto_generated.datab[15]
datab[16] => mult_mfs:auto_generated.datab[16]
datab[17] => mult_mfs:auto_generated.datab[17]
datab[18] => mult_mfs:auto_generated.datab[18]
datab[19] => mult_mfs:auto_generated.datab[19]
datab[20] => mult_mfs:auto_generated.datab[20]
datab[21] => mult_mfs:auto_generated.datab[21]
datab[22] => mult_mfs:auto_generated.datab[22]
datab[23] => mult_mfs:auto_generated.datab[23]
sum[0] => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clock => mult_mfs:auto_generated.clock
clken => ~NO_FANOUT~
result[0] <= mult_mfs:auto_generated.result[0]
result[1] <= mult_mfs:auto_generated.result[1]
result[2] <= mult_mfs:auto_generated.result[2]
result[3] <= mult_mfs:auto_generated.result[3]
result[4] <= mult_mfs:auto_generated.result[4]
result[5] <= mult_mfs:auto_generated.result[5]
result[6] <= mult_mfs:auto_generated.result[6]
result[7] <= mult_mfs:auto_generated.result[7]
result[8] <= mult_mfs:auto_generated.result[8]
result[9] <= mult_mfs:auto_generated.result[9]
result[10] <= mult_mfs:auto_generated.result[10]
result[11] <= mult_mfs:auto_generated.result[11]
result[12] <= mult_mfs:auto_generated.result[12]
result[13] <= mult_mfs:auto_generated.result[13]
result[14] <= mult_mfs:auto_generated.result[14]
result[15] <= mult_mfs:auto_generated.result[15]
result[16] <= mult_mfs:auto_generated.result[16]
result[17] <= mult_mfs:auto_generated.result[17]
result[18] <= mult_mfs:auto_generated.result[18]
result[19] <= mult_mfs:auto_generated.result[19]
result[20] <= mult_mfs:auto_generated.result[20]
result[21] <= mult_mfs:auto_generated.result[21]
result[22] <= mult_mfs:auto_generated.result[22]
result[23] <= mult_mfs:auto_generated.result[23]
result[24] <= mult_mfs:auto_generated.result[24]
result[25] <= mult_mfs:auto_generated.result[25]
result[26] <= mult_mfs:auto_generated.result[26]
result[27] <= mult_mfs:auto_generated.result[27]
result[28] <= mult_mfs:auto_generated.result[28]
result[29] <= mult_mfs:auto_generated.result[29]
result[30] <= mult_mfs:auto_generated.result[30]
result[31] <= mult_mfs:auto_generated.result[31]
result[32] <= mult_mfs:auto_generated.result[32]
result[33] <= mult_mfs:auto_generated.result[33]
result[34] <= mult_mfs:auto_generated.result[34]
result[35] <= mult_mfs:auto_generated.result[35]
result[36] <= mult_mfs:auto_generated.result[36]
result[37] <= mult_mfs:auto_generated.result[37]
result[38] <= mult_mfs:auto_generated.result[38]
result[39] <= mult_mfs:auto_generated.result[39]
result[40] <= mult_mfs:auto_generated.result[40]
result[41] <= mult_mfs:auto_generated.result[41]
result[42] <= mult_mfs:auto_generated.result[42]
result[43] <= mult_mfs:auto_generated.result[43]
result[44] <= mult_mfs:auto_generated.result[44]
result[45] <= mult_mfs:auto_generated.result[45]
result[46] <= mult_mfs:auto_generated.result[46]
result[47] <= mult_mfs:auto_generated.result[47]


|final|altfp_mult0:inst4|altfp_mult0_altfp_mult_oon:altfp_mult0_altfp_mult_oon_component|lpm_mult:man_product2_mult|mult_mfs:auto_generated
clock => mac_mult1.CLK
clock => mac_mult3.CLK
clock => mac_mult5.CLK
clock => mac_mult7.CLK
clock => mac_out2.CLK
clock => mac_out4.CLK
clock => mac_out6.CLK
clock => mac_out8.CLK
clock => dffe10.CLK
clock => dffe100.CLK
clock => dffe101.CLK
clock => dffe102.CLK
clock => dffe103.CLK
clock => dffe104.CLK
clock => dffe105.CLK
clock => dffe106.CLK
clock => dffe107.CLK
clock => dffe108.CLK
clock => dffe109.CLK
clock => dffe11.CLK
clock => dffe110.CLK
clock => dffe111.CLK
clock => dffe112.CLK
clock => dffe113.CLK
clock => dffe114.CLK
clock => dffe115.CLK
clock => dffe116.CLK
clock => dffe117.CLK
clock => dffe118.CLK
clock => dffe119.CLK
clock => dffe12.CLK
clock => dffe120.CLK
clock => dffe121.CLK
clock => dffe122.CLK
clock => dffe123.CLK
clock => dffe124.CLK
clock => dffe125.CLK
clock => dffe126.CLK
clock => dffe127.CLK
clock => dffe128.CLK
clock => dffe129.CLK
clock => dffe13.CLK
clock => dffe130.CLK
clock => dffe131.CLK
clock => dffe132.CLK
clock => dffe133.CLK
clock => dffe134.CLK
clock => dffe135.CLK
clock => dffe136.CLK
clock => dffe137.CLK
clock => dffe138.CLK
clock => dffe139.CLK
clock => dffe14.CLK
clock => dffe140.CLK
clock => dffe141.CLK
clock => dffe142.CLK
clock => dffe143.CLK
clock => dffe144.CLK
clock => dffe145.CLK
clock => dffe146.CLK
clock => dffe147.CLK
clock => dffe148.CLK
clock => dffe149.CLK
clock => dffe15.CLK
clock => dffe150.CLK
clock => dffe151.CLK
clock => dffe152.CLK
clock => dffe153.CLK
clock => dffe154.CLK
clock => dffe155.CLK
clock => dffe156.CLK
clock => dffe157.CLK
clock => dffe158.CLK
clock => dffe159.CLK
clock => dffe16.CLK
clock => dffe160.CLK
clock => dffe161.CLK
clock => dffe162.CLK
clock => dffe163.CLK
clock => dffe164.CLK
clock => dffe165.CLK
clock => dffe166.CLK
clock => dffe167.CLK
clock => dffe168.CLK
clock => dffe169.CLK
clock => dffe17.CLK
clock => dffe170.CLK
clock => dffe171.CLK
clock => dffe172.CLK
clock => dffe173.CLK
clock => dffe174.CLK
clock => dffe175.CLK
clock => dffe176.CLK
clock => dffe177.CLK
clock => dffe178.CLK
clock => dffe179.CLK
clock => dffe18.CLK
clock => dffe19.CLK
clock => dffe20.CLK
clock => dffe21.CLK
clock => dffe22.CLK
clock => dffe23.CLK
clock => dffe24.CLK
clock => dffe25.CLK
clock => dffe26.CLK
clock => dffe27.CLK
clock => dffe28.CLK
clock => dffe29.CLK
clock => dffe30.CLK
clock => dffe31.CLK
clock => dffe32.CLK
clock => dffe33.CLK
clock => dffe34.CLK
clock => dffe35.CLK
clock => dffe36.CLK
clock => dffe37.CLK
clock => dffe38.CLK
clock => dffe39.CLK
clock => dffe40.CLK
clock => dffe41.CLK
clock => dffe42.CLK
clock => dffe43.CLK
clock => dffe44.CLK
clock => dffe45.CLK
clock => dffe46.CLK
clock => dffe47.CLK
clock => dffe48.CLK
clock => dffe49.CLK
clock => dffe50.CLK
clock => dffe51.CLK
clock => dffe52.CLK
clock => dffe53.CLK
clock => dffe54.CLK
clock => dffe55.CLK
clock => dffe56.CLK
clock => dffe57.CLK
clock => dffe58.CLK
clock => dffe59.CLK
clock => dffe60.CLK
clock => dffe61.CLK
clock => dffe62.CLK
clock => dffe63.CLK
clock => dffe64.CLK
clock => dffe65.CLK
clock => dffe66.CLK
clock => dffe67.CLK
clock => dffe68.CLK
clock => dffe69.CLK
clock => dffe70.CLK
clock => dffe71.CLK
clock => dffe72.CLK
clock => dffe73.CLK
clock => dffe74.CLK
clock => dffe75.CLK
clock => dffe76.CLK
clock => dffe77.CLK
clock => dffe78.CLK
clock => dffe79.CLK
clock => dffe80.CLK
clock => dffe81.CLK
clock => dffe82.CLK
clock => dffe83.CLK
clock => dffe84.CLK
clock => dffe85.CLK
clock => dffe86.CLK
clock => dffe87.CLK
clock => dffe88.CLK
clock => dffe89.CLK
clock => dffe9.CLK
clock => dffe90.CLK
clock => dffe91.CLK
clock => dffe92.CLK
clock => dffe93.CLK
clock => dffe94.CLK
clock => dffe95.CLK
clock => dffe96.CLK
clock => dffe97.CLK
clock => dffe98.CLK
clock => dffe99.CLK
dataa[0] => mac_mult1.DATAA
dataa[0] => mac_mult3.DATAA
dataa[1] => mac_mult1.DATAA1
dataa[1] => mac_mult3.DATAA1
dataa[2] => mac_mult1.DATAA2
dataa[2] => mac_mult3.DATAA2
dataa[3] => mac_mult1.DATAA3
dataa[3] => mac_mult3.DATAA3
dataa[4] => mac_mult1.DATAA4
dataa[4] => mac_mult3.DATAA4
dataa[5] => mac_mult1.DATAA5
dataa[5] => mac_mult3.DATAA5
dataa[6] => mac_mult1.DATAA6
dataa[6] => mac_mult3.DATAA6
dataa[7] => mac_mult1.DATAA7
dataa[7] => mac_mult3.DATAA7
dataa[8] => mac_mult1.DATAA8
dataa[8] => mac_mult3.DATAA8
dataa[9] => mac_mult1.DATAA9
dataa[9] => mac_mult3.DATAA9
dataa[10] => mac_mult1.DATAA10
dataa[10] => mac_mult3.DATAA10
dataa[11] => mac_mult1.DATAA11
dataa[11] => mac_mult3.DATAA11
dataa[12] => mac_mult1.DATAA12
dataa[12] => mac_mult3.DATAA12
dataa[13] => mac_mult1.DATAA13
dataa[13] => mac_mult3.DATAA13
dataa[14] => mac_mult1.DATAA14
dataa[14] => mac_mult3.DATAA14
dataa[15] => mac_mult1.DATAA15
dataa[15] => mac_mult3.DATAA15
dataa[16] => mac_mult1.DATAA16
dataa[16] => mac_mult3.DATAA16
dataa[17] => mac_mult1.DATAA17
dataa[17] => mac_mult3.DATAA17
dataa[18] => mac_mult5.DATAA
dataa[18] => mac_mult7.DATAA
dataa[19] => mac_mult5.DATAA1
dataa[19] => mac_mult7.DATAA1
dataa[20] => mac_mult5.DATAA2
dataa[20] => mac_mult7.DATAA2
dataa[21] => mac_mult5.DATAA3
dataa[21] => mac_mult7.DATAA3
dataa[22] => mac_mult5.DATAA4
dataa[22] => mac_mult7.DATAA4
dataa[23] => mac_mult5.DATAA5
dataa[23] => mac_mult7.DATAA5
datab[0] => mac_mult1.DATAB
datab[0] => mac_mult5.DATAB
datab[1] => mac_mult1.DATAB1
datab[1] => mac_mult5.DATAB1
datab[2] => mac_mult1.DATAB2
datab[2] => mac_mult5.DATAB2
datab[3] => mac_mult1.DATAB3
datab[3] => mac_mult5.DATAB3
datab[4] => mac_mult1.DATAB4
datab[4] => mac_mult5.DATAB4
datab[5] => mac_mult1.DATAB5
datab[5] => mac_mult5.DATAB5
datab[6] => mac_mult1.DATAB6
datab[6] => mac_mult5.DATAB6
datab[7] => mac_mult1.DATAB7
datab[7] => mac_mult5.DATAB7
datab[8] => mac_mult1.DATAB8
datab[8] => mac_mult5.DATAB8
datab[9] => mac_mult1.DATAB9
datab[9] => mac_mult5.DATAB9
datab[10] => mac_mult1.DATAB10
datab[10] => mac_mult5.DATAB10
datab[11] => mac_mult1.DATAB11
datab[11] => mac_mult5.DATAB11
datab[12] => mac_mult1.DATAB12
datab[12] => mac_mult5.DATAB12
datab[13] => mac_mult1.DATAB13
datab[13] => mac_mult5.DATAB13
datab[14] => mac_mult1.DATAB14
datab[14] => mac_mult5.DATAB14
datab[15] => mac_mult1.DATAB15
datab[15] => mac_mult5.DATAB15
datab[16] => mac_mult1.DATAB16
datab[16] => mac_mult5.DATAB16
datab[17] => mac_mult1.DATAB17
datab[17] => mac_mult5.DATAB17
datab[18] => mac_mult3.DATAB
datab[18] => mac_mult7.DATAB
datab[19] => mac_mult3.DATAB1
datab[19] => mac_mult7.DATAB1
datab[20] => mac_mult3.DATAB2
datab[20] => mac_mult7.DATAB2
datab[21] => mac_mult3.DATAB3
datab[21] => mac_mult7.DATAB3
datab[22] => mac_mult3.DATAB4
datab[22] => mac_mult7.DATAB4
datab[23] => mac_mult3.DATAB5
datab[23] => mac_mult7.DATAB5
result[0] <= dffe10.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= dffe13.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= dffe16.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= dffe19.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= dffe22.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= dffe25.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= dffe28.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= dffe31.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= dffe34.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= dffe37.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= dffe40.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= dffe43.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= dffe46.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= dffe49.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= dffe52.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= dffe55.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= dffe58.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= dffe61.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= dffe64.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= dffe68.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= dffe72.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= dffe76.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= dffe80.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= dffe84.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= dffe88.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= dffe92.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= dffe96.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= dffe100.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= dffe104.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= dffe108.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= dffe112.DB_MAX_OUTPUT_PORT_TYPE
result[31] <= dffe116.DB_MAX_OUTPUT_PORT_TYPE
result[32] <= dffe120.DB_MAX_OUTPUT_PORT_TYPE
result[33] <= dffe124.DB_MAX_OUTPUT_PORT_TYPE
result[34] <= dffe128.DB_MAX_OUTPUT_PORT_TYPE
result[35] <= dffe132.DB_MAX_OUTPUT_PORT_TYPE
result[36] <= dffe136.DB_MAX_OUTPUT_PORT_TYPE
result[37] <= dffe140.DB_MAX_OUTPUT_PORT_TYPE
result[38] <= dffe144.DB_MAX_OUTPUT_PORT_TYPE
result[39] <= dffe148.DB_MAX_OUTPUT_PORT_TYPE
result[40] <= dffe152.DB_MAX_OUTPUT_PORT_TYPE
result[41] <= dffe156.DB_MAX_OUTPUT_PORT_TYPE
result[42] <= dffe160.DB_MAX_OUTPUT_PORT_TYPE
result[43] <= dffe164.DB_MAX_OUTPUT_PORT_TYPE
result[44] <= dffe167.DB_MAX_OUTPUT_PORT_TYPE
result[45] <= dffe170.DB_MAX_OUTPUT_PORT_TYPE
result[46] <= dffe173.DB_MAX_OUTPUT_PORT_TYPE
result[47] <= dffe176.DB_MAX_OUTPUT_PORT_TYPE


|final|altfp_convert0:inst11
clock => altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component.clock
dataa[0] => altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component.dataa[0]
dataa[1] => altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component.dataa[1]
dataa[2] => altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component.dataa[2]
dataa[3] => altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component.dataa[3]
dataa[4] => altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component.dataa[4]
dataa[5] => altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component.dataa[5]
dataa[6] => altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component.dataa[6]
dataa[7] => altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component.dataa[7]
result[0] <= altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component.result[0]
result[1] <= altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component.result[1]
result[2] <= altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component.result[2]
result[3] <= altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component.result[3]
result[4] <= altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component.result[4]
result[5] <= altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component.result[5]
result[6] <= altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component.result[6]
result[7] <= altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component.result[7]
result[8] <= altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component.result[8]
result[9] <= altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component.result[9]
result[10] <= altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component.result[10]
result[11] <= altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component.result[11]
result[12] <= altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component.result[12]
result[13] <= altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component.result[13]
result[14] <= altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component.result[14]
result[15] <= altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component.result[15]
result[16] <= altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component.result[16]
result[17] <= altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component.result[17]
result[18] <= altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component.result[18]
result[19] <= altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component.result[19]
result[20] <= altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component.result[20]
result[21] <= altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component.result[21]
result[22] <= altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component.result[22]
result[23] <= altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component.result[23]
result[24] <= altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component.result[24]
result[25] <= altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component.result[25]
result[26] <= altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component.result[26]
result[27] <= altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component.result[27]
result[28] <= altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component.result[28]
result[29] <= altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component.result[29]
result[30] <= altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component.result[30]
result[31] <= altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component.result[31]


|final|altfp_convert0:inst11|altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component
clock => altfp_convert0_altbarrel_shift_spf:altbarrel_shift5.clock
clock => sign_int_a_reg5.CLK
clock => sign_int_a_reg4.CLK
clock => sign_int_a_reg3.CLK
clock => sign_int_a_reg2.CLK
clock => sign_int_a_reg1.CLK
clock => result_reg[0].CLK
clock => result_reg[1].CLK
clock => result_reg[2].CLK
clock => result_reg[3].CLK
clock => result_reg[4].CLK
clock => result_reg[5].CLK
clock => result_reg[6].CLK
clock => result_reg[7].CLK
clock => result_reg[8].CLK
clock => result_reg[9].CLK
clock => result_reg[10].CLK
clock => result_reg[11].CLK
clock => result_reg[12].CLK
clock => result_reg[13].CLK
clock => result_reg[14].CLK
clock => result_reg[15].CLK
clock => result_reg[16].CLK
clock => result_reg[17].CLK
clock => result_reg[18].CLK
clock => result_reg[19].CLK
clock => result_reg[20].CLK
clock => result_reg[21].CLK
clock => result_reg[22].CLK
clock => result_reg[23].CLK
clock => result_reg[24].CLK
clock => result_reg[25].CLK
clock => result_reg[26].CLK
clock => result_reg[27].CLK
clock => result_reg[28].CLK
clock => result_reg[29].CLK
clock => result_reg[30].CLK
clock => result_reg[31].CLK
clock => priority_encoder_reg[0].CLK
clock => priority_encoder_reg[1].CLK
clock => priority_encoder_reg[2].CLK
clock => mantissa_pre_round_reg[0].CLK
clock => mantissa_pre_round_reg[1].CLK
clock => mantissa_pre_round_reg[2].CLK
clock => mantissa_pre_round_reg[3].CLK
clock => mantissa_pre_round_reg[4].CLK
clock => mantissa_pre_round_reg[5].CLK
clock => mantissa_pre_round_reg[6].CLK
clock => mantissa_pre_round_reg[7].CLK
clock => mantissa_pre_round_reg[8].CLK
clock => mantissa_pre_round_reg[9].CLK
clock => mantissa_pre_round_reg[10].CLK
clock => mantissa_pre_round_reg[11].CLK
clock => mantissa_pre_round_reg[12].CLK
clock => mantissa_pre_round_reg[13].CLK
clock => mantissa_pre_round_reg[14].CLK
clock => mantissa_pre_round_reg[15].CLK
clock => mantissa_pre_round_reg[16].CLK
clock => mantissa_pre_round_reg[17].CLK
clock => mantissa_pre_round_reg[18].CLK
clock => mantissa_pre_round_reg[19].CLK
clock => mantissa_pre_round_reg[20].CLK
clock => mantissa_pre_round_reg[21].CLK
clock => mantissa_pre_round_reg[22].CLK
clock => mag_int_a_reg2[0].CLK
clock => mag_int_a_reg2[1].CLK
clock => mag_int_a_reg2[2].CLK
clock => mag_int_a_reg2[3].CLK
clock => mag_int_a_reg2[4].CLK
clock => mag_int_a_reg2[5].CLK
clock => mag_int_a_reg2[6].CLK
clock => mag_int_a_reg[0].CLK
clock => mag_int_a_reg[1].CLK
clock => mag_int_a_reg[2].CLK
clock => mag_int_a_reg[3].CLK
clock => mag_int_a_reg[4].CLK
clock => mag_int_a_reg[5].CLK
clock => mag_int_a_reg[6].CLK
clock => exponent_bus_pre_reg3[0].CLK
clock => exponent_bus_pre_reg3[1].CLK
clock => exponent_bus_pre_reg3[2].CLK
clock => exponent_bus_pre_reg3[3].CLK
clock => exponent_bus_pre_reg3[4].CLK
clock => exponent_bus_pre_reg3[5].CLK
clock => exponent_bus_pre_reg3[6].CLK
clock => exponent_bus_pre_reg3[7].CLK
clock => exponent_bus_pre_reg2[0].CLK
clock => exponent_bus_pre_reg2[1].CLK
clock => exponent_bus_pre_reg2[2].CLK
clock => exponent_bus_pre_reg2[3].CLK
clock => exponent_bus_pre_reg2[4].CLK
clock => exponent_bus_pre_reg2[5].CLK
clock => exponent_bus_pre_reg2[6].CLK
clock => exponent_bus_pre_reg2[7].CLK
clock => exponent_bus_pre_reg[0].CLK
clock => exponent_bus_pre_reg[1].CLK
clock => exponent_bus_pre_reg[2].CLK
clock => exponent_bus_pre_reg[3].CLK
clock => exponent_bus_pre_reg[4].CLK
clock => exponent_bus_pre_reg[5].CLK
clock => exponent_bus_pre_reg[6].CLK
clock => exponent_bus_pre_reg[7].CLK
dataa[0] => wire_w_lg_w_lg_sign_int_a5w6w[0].IN0
dataa[0] => lpm_add_sub:add_sub1.dataa[0]
dataa[1] => wire_w_lg_w_lg_sign_int_a5w6w[1].IN0
dataa[1] => lpm_add_sub:add_sub1.dataa[1]
dataa[2] => wire_w_lg_w_lg_sign_int_a5w6w[2].IN0
dataa[2] => lpm_add_sub:add_sub1.dataa[2]
dataa[3] => wire_w_lg_w_lg_sign_int_a5w6w[3].IN0
dataa[3] => lpm_add_sub:add_sub1.dataa[3]
dataa[4] => wire_w_lg_w_lg_sign_int_a5w6w[4].IN0
dataa[4] => lpm_add_sub:add_sub1.dataa[4]
dataa[5] => wire_w_lg_w_lg_sign_int_a5w6w[5].IN0
dataa[5] => lpm_add_sub:add_sub1.dataa[5]
dataa[6] => wire_w_lg_w_lg_sign_int_a5w6w[6].IN0
dataa[6] => lpm_add_sub:add_sub1.dataa[6]
dataa[7] => wire_w_lg_sign_int_a4w[0].IN1
dataa[7] => wire_w_lg_sign_int_a4w[1].IN1
dataa[7] => wire_w_lg_sign_int_a4w[2].IN1
dataa[7] => wire_w_lg_sign_int_a4w[3].IN1
dataa[7] => wire_w_lg_sign_int_a4w[4].IN1
dataa[7] => wire_w_lg_sign_int_a4w[5].IN1
dataa[7] => wire_w_lg_sign_int_a4w[6].IN1
dataa[7] => sign_int_a_reg1.DATAIN
dataa[7] => wire_w_lg_w_lg_sign_int_a5w6w[0].IN1
dataa[7] => wire_w_lg_w_lg_sign_int_a5w6w[1].IN1
dataa[7] => wire_w_lg_w_lg_sign_int_a5w6w[2].IN1
dataa[7] => wire_w_lg_w_lg_sign_int_a5w6w[3].IN1
dataa[7] => wire_w_lg_w_lg_sign_int_a5w6w[4].IN1
dataa[7] => wire_w_lg_w_lg_sign_int_a5w6w[5].IN1
dataa[7] => wire_w_lg_w_lg_sign_int_a5w6w[6].IN1
result[0] <= result_reg[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_reg[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_reg[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_reg[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_reg[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_reg[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_reg[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_reg[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_reg[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result_reg[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result_reg[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result_reg[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result_reg[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result_reg[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result_reg[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result_reg[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= result_reg[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= result_reg[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= result_reg[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= result_reg[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= result_reg[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= result_reg[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= result_reg[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= result_reg[23].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= result_reg[24].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= result_reg[25].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= result_reg[26].DB_MAX_OUTPUT_PORT_TYPE
result[27] <= result_reg[27].DB_MAX_OUTPUT_PORT_TYPE
result[28] <= result_reg[28].DB_MAX_OUTPUT_PORT_TYPE
result[29] <= result_reg[29].DB_MAX_OUTPUT_PORT_TYPE
result[30] <= result_reg[30].DB_MAX_OUTPUT_PORT_TYPE
result[31] <= result_reg[31].DB_MAX_OUTPUT_PORT_TYPE


|final|altfp_convert0:inst11|altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component|altfp_convert0_altbarrel_shift_spf:altbarrel_shift5
aclr => sel_pipec2r1d.ACLR
aclr => sbit_piper2d[0].ACLR
aclr => sbit_piper2d[1].ACLR
aclr => sbit_piper2d[2].ACLR
aclr => sbit_piper2d[3].ACLR
aclr => sbit_piper2d[4].ACLR
aclr => sbit_piper2d[5].ACLR
aclr => sbit_piper2d[6].ACLR
aclr => sbit_piper2d[7].ACLR
aclr => sbit_piper1d[0].ACLR
aclr => sbit_piper1d[1].ACLR
aclr => sbit_piper1d[2].ACLR
aclr => sbit_piper1d[3].ACLR
aclr => sbit_piper1d[4].ACLR
aclr => sbit_piper1d[5].ACLR
aclr => sbit_piper1d[6].ACLR
aclr => sbit_piper1d[7].ACLR
aclr => dir_pipe[0].ACLR
clk_en => sel_pipec2r1d.ENA
clk_en => dir_pipe[0].ENA
clk_en => sbit_piper1d[7].ENA
clk_en => sbit_piper1d[6].ENA
clk_en => sbit_piper1d[5].ENA
clk_en => sbit_piper1d[4].ENA
clk_en => sbit_piper1d[3].ENA
clk_en => sbit_piper1d[2].ENA
clk_en => sbit_piper1d[1].ENA
clk_en => sbit_piper1d[0].ENA
clk_en => sbit_piper2d[7].ENA
clk_en => sbit_piper2d[6].ENA
clk_en => sbit_piper2d[5].ENA
clk_en => sbit_piper2d[4].ENA
clk_en => sbit_piper2d[3].ENA
clk_en => sbit_piper2d[2].ENA
clk_en => sbit_piper2d[1].ENA
clk_en => sbit_piper2d[0].ENA
clock => sel_pipec2r1d.CLK
clock => sbit_piper2d[0].CLK
clock => sbit_piper2d[1].CLK
clock => sbit_piper2d[2].CLK
clock => sbit_piper2d[3].CLK
clock => sbit_piper2d[4].CLK
clock => sbit_piper2d[5].CLK
clock => sbit_piper2d[6].CLK
clock => sbit_piper2d[7].CLK
clock => sbit_piper1d[0].CLK
clock => sbit_piper1d[1].CLK
clock => sbit_piper1d[2].CLK
clock => sbit_piper1d[3].CLK
clock => sbit_piper1d[4].CLK
clock => sbit_piper1d[5].CLK
clock => sbit_piper1d[6].CLK
clock => sbit_piper1d[7].CLK
clock => dir_pipe[0].CLK
data[0] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range45w50w51w[0].IN0
data[0] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range45w58w59w[1].IN0
data[1] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range45w58w59w[2].IN0
data[1] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range45w50w51w[1].IN0
data[2] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range45w58w59w[3].IN0
data[2] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range45w50w51w[2].IN0
data[3] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range45w58w59w[4].IN0
data[3] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range45w50w51w[3].IN0
data[4] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range45w58w59w[5].IN0
data[4] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range45w50w51w[4].IN0
data[5] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range45w58w59w[6].IN0
data[5] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range45w50w51w[5].IN0
data[6] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range45w58w59w[7].IN0
data[6] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range45w50w51w[6].IN0
data[7] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range45w50w51w[7].IN0
distance[0] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range45w50w51w[0].IN1
distance[0] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range45w50w51w[1].IN1
distance[0] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range45w50w51w[2].IN1
distance[0] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range45w50w51w[3].IN1
distance[0] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range45w50w51w[4].IN1
distance[0] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range45w50w51w[5].IN1
distance[0] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range45w50w51w[6].IN1
distance[0] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range45w50w51w[7].IN1
distance[0] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range45w58w59w[1].IN1
distance[0] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range45w58w59w[2].IN1
distance[0] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range45w58w59w[3].IN1
distance[0] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range45w58w59w[4].IN1
distance[0] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range45w58w59w[5].IN1
distance[0] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range45w58w59w[6].IN1
distance[0] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range45w58w59w[7].IN1
distance[1] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range66w71w72w[0].IN1
distance[1] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range66w71w72w[1].IN1
distance[1] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range66w71w72w[2].IN1
distance[1] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range66w71w72w[3].IN1
distance[1] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range66w71w72w[4].IN1
distance[1] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range66w71w72w[5].IN1
distance[1] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range66w71w72w[6].IN1
distance[1] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range66w71w72w[7].IN1
distance[1] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range66w79w80w[2].IN1
distance[1] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range66w79w80w[3].IN1
distance[1] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range66w79w80w[4].IN1
distance[1] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range66w79w80w[5].IN1
distance[1] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range66w79w80w[6].IN1
distance[1] => wire_altbarrel_shift5_w_lg_w_lg_w_sel_w_range66w79w80w[7].IN1
distance[2] => sel_pipec2r1d.DATAIN
result[0] <= sbit_piper2d[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= sbit_piper2d[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= sbit_piper2d[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= sbit_piper2d[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= sbit_piper2d[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= sbit_piper2d[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= sbit_piper2d[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= sbit_piper2d[7].DB_MAX_OUTPUT_PORT_TYPE


|final|altfp_convert0:inst11|altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component|altfp_convert0_altpriority_encoder_ba6:altpriority_encoder2
data[0] => altfp_convert0_altpriority_encoder_6v7:altpriority_encoder6.data[0]
data[1] => altfp_convert0_altpriority_encoder_6v7:altpriority_encoder6.data[1]
data[2] => altfp_convert0_altpriority_encoder_6v7:altpriority_encoder6.data[2]
data[3] => altfp_convert0_altpriority_encoder_6v7:altpriority_encoder6.data[3]
data[4] => altfp_convert0_altpriority_encoder_6e8:altpriority_encoder7.data[0]
data[5] => altfp_convert0_altpriority_encoder_6e8:altpriority_encoder7.data[1]
data[6] => altfp_convert0_altpriority_encoder_6e8:altpriority_encoder7.data[2]
data[7] => altfp_convert0_altpriority_encoder_6e8:altpriority_encoder7.data[3]
q[0] <= wire_altpriority_encoder7_w_lg_w_lg_zero115w116w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= wire_altpriority_encoder7_w_lg_w_lg_zero115w116w.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= altfp_convert0_altpriority_encoder_6e8:altpriority_encoder7.zero


|final|altfp_convert0:inst11|altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component|altfp_convert0_altpriority_encoder_ba6:altpriority_encoder2|altfp_convert0_altpriority_encoder_6v7:altpriority_encoder6
data[0] => altfp_convert0_altpriority_encoder_3v7:altpriority_encoder8.data[0]
data[1] => altfp_convert0_altpriority_encoder_3v7:altpriority_encoder8.data[1]
data[2] => altfp_convert0_altpriority_encoder_3e8:altpriority_encoder9.data[0]
data[3] => altfp_convert0_altpriority_encoder_3e8:altpriority_encoder9.data[1]
q[0] <= wire_altpriority_encoder9_w_lg_w_lg_zero124w125w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= altfp_convert0_altpriority_encoder_3e8:altpriority_encoder9.zero


|final|altfp_convert0:inst11|altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component|altfp_convert0_altpriority_encoder_ba6:altpriority_encoder2|altfp_convert0_altpriority_encoder_6v7:altpriority_encoder6|altfp_convert0_altpriority_encoder_3v7:altpriority_encoder8
data[0] => ~NO_FANOUT~
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE


|final|altfp_convert0:inst11|altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component|altfp_convert0_altpriority_encoder_ba6:altpriority_encoder2|altfp_convert0_altpriority_encoder_6v7:altpriority_encoder6|altfp_convert0_altpriority_encoder_3e8:altpriority_encoder9
data[0] => zero.IN0
data[1] => zero.IN1
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|final|altfp_convert0:inst11|altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component|altfp_convert0_altpriority_encoder_ba6:altpriority_encoder2|altfp_convert0_altpriority_encoder_6e8:altpriority_encoder7
data[0] => altfp_convert0_altpriority_encoder_3e8:altpriority_encoder10.data[0]
data[1] => altfp_convert0_altpriority_encoder_3e8:altpriority_encoder10.data[1]
data[2] => altfp_convert0_altpriority_encoder_3e8:altpriority_encoder11.data[0]
data[3] => altfp_convert0_altpriority_encoder_3e8:altpriority_encoder11.data[1]
q[0] <= wire_altpriority_encoder11_w_lg_w_lg_zero142w143w.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= altfp_convert0_altpriority_encoder_3e8:altpriority_encoder11.zero
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|final|altfp_convert0:inst11|altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component|altfp_convert0_altpriority_encoder_ba6:altpriority_encoder2|altfp_convert0_altpriority_encoder_6e8:altpriority_encoder7|altfp_convert0_altpriority_encoder_3e8:altpriority_encoder10
data[0] => zero.IN0
data[1] => zero.IN1
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|final|altfp_convert0:inst11|altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component|altfp_convert0_altpriority_encoder_ba6:altpriority_encoder2|altfp_convert0_altpriority_encoder_6e8:altpriority_encoder7|altfp_convert0_altpriority_encoder_3e8:altpriority_encoder11
data[0] => zero.IN0
data[1] => zero.IN1
data[1] => q[0].DATAIN
q[0] <= data[1].DB_MAX_OUTPUT_PORT_TYPE
zero <= zero.DB_MAX_OUTPUT_PORT_TYPE


|final|altfp_convert0:inst11|altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component|lpm_add_sub:add_sub1
dataa[0] => add_sub_7ti:auto_generated.dataa[0]
dataa[1] => add_sub_7ti:auto_generated.dataa[1]
dataa[2] => add_sub_7ti:auto_generated.dataa[2]
dataa[3] => add_sub_7ti:auto_generated.dataa[3]
dataa[4] => add_sub_7ti:auto_generated.dataa[4]
dataa[5] => add_sub_7ti:auto_generated.dataa[5]
dataa[6] => add_sub_7ti:auto_generated.dataa[6]
datab[0] => add_sub_7ti:auto_generated.datab[0]
datab[1] => add_sub_7ti:auto_generated.datab[1]
datab[2] => add_sub_7ti:auto_generated.datab[2]
datab[3] => add_sub_7ti:auto_generated.datab[3]
datab[4] => add_sub_7ti:auto_generated.datab[4]
datab[5] => add_sub_7ti:auto_generated.datab[5]
datab[6] => add_sub_7ti:auto_generated.datab[6]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_7ti:auto_generated.result[0]
result[1] <= add_sub_7ti:auto_generated.result[1]
result[2] <= add_sub_7ti:auto_generated.result[2]
result[3] <= add_sub_7ti:auto_generated.result[3]
result[4] <= add_sub_7ti:auto_generated.result[4]
result[5] <= add_sub_7ti:auto_generated.result[5]
result[6] <= add_sub_7ti:auto_generated.result[6]
cout <= <GND>
overflow <= <GND>


|final|altfp_convert0:inst11|altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component|lpm_add_sub:add_sub1|add_sub_7ti:auto_generated
dataa[0] => op_1.IN12
dataa[1] => op_1.IN10
dataa[2] => op_1.IN8
dataa[3] => op_1.IN6
dataa[4] => op_1.IN4
dataa[5] => op_1.IN2
dataa[6] => op_1.IN0
datab[0] => op_1.IN13
datab[1] => op_1.IN11
datab[2] => op_1.IN9
datab[3] => op_1.IN7
datab[4] => op_1.IN5
datab[5] => op_1.IN3
datab[6] => op_1.IN1
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|final|altfp_convert0:inst11|altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component|lpm_add_sub:add_sub3
dataa[0] => add_sub_9ui:auto_generated.dataa[0]
dataa[1] => add_sub_9ui:auto_generated.dataa[1]
dataa[2] => add_sub_9ui:auto_generated.dataa[2]
dataa[3] => add_sub_9ui:auto_generated.dataa[3]
dataa[4] => add_sub_9ui:auto_generated.dataa[4]
dataa[5] => add_sub_9ui:auto_generated.dataa[5]
dataa[6] => add_sub_9ui:auto_generated.dataa[6]
dataa[7] => add_sub_9ui:auto_generated.dataa[7]
datab[0] => add_sub_9ui:auto_generated.datab[0]
datab[1] => add_sub_9ui:auto_generated.datab[1]
datab[2] => add_sub_9ui:auto_generated.datab[2]
datab[3] => add_sub_9ui:auto_generated.datab[3]
datab[4] => add_sub_9ui:auto_generated.datab[4]
datab[5] => add_sub_9ui:auto_generated.datab[5]
datab[6] => add_sub_9ui:auto_generated.datab[6]
datab[7] => add_sub_9ui:auto_generated.datab[7]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_9ui:auto_generated.result[0]
result[1] <= add_sub_9ui:auto_generated.result[1]
result[2] <= add_sub_9ui:auto_generated.result[2]
result[3] <= add_sub_9ui:auto_generated.result[3]
result[4] <= add_sub_9ui:auto_generated.result[4]
result[5] <= add_sub_9ui:auto_generated.result[5]
result[6] <= add_sub_9ui:auto_generated.result[6]
result[7] <= add_sub_9ui:auto_generated.result[7]
cout <= <GND>
overflow <= <GND>


|final|altfp_convert0:inst11|altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component|lpm_add_sub:add_sub3|add_sub_9ui:auto_generated
dataa[0] => op_1.IN15
dataa[1] => op_1.IN13
dataa[2] => op_1.IN11
dataa[3] => op_1.IN9
dataa[4] => op_1.IN7
dataa[5] => op_1.IN5
dataa[6] => op_1.IN3
dataa[7] => op_1.IN1
datab[0] => op_1.IN16
datab[1] => op_1.IN14
datab[2] => op_1.IN12
datab[3] => op_1.IN10
datab[4] => op_1.IN8
datab[5] => op_1.IN6
datab[6] => op_1.IN4
datab[7] => op_1.IN2
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|final|altfp_convert0:inst11|altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component|lpm_compare:cmpr4
dataa[0] => cmpr_vth:auto_generated.dataa[0]
dataa[1] => cmpr_vth:auto_generated.dataa[1]
dataa[2] => cmpr_vth:auto_generated.dataa[2]
dataa[3] => cmpr_vth:auto_generated.dataa[3]
dataa[4] => cmpr_vth:auto_generated.dataa[4]
dataa[5] => cmpr_vth:auto_generated.dataa[5]
dataa[6] => cmpr_vth:auto_generated.dataa[6]
dataa[7] => cmpr_vth:auto_generated.dataa[7]
datab[0] => cmpr_vth:auto_generated.datab[0]
datab[1] => cmpr_vth:auto_generated.datab[1]
datab[2] => cmpr_vth:auto_generated.datab[2]
datab[3] => cmpr_vth:auto_generated.datab[3]
datab[4] => cmpr_vth:auto_generated.datab[4]
datab[5] => cmpr_vth:auto_generated.datab[5]
datab[6] => cmpr_vth:auto_generated.datab[6]
datab[7] => cmpr_vth:auto_generated.datab[7]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= cmpr_vth:auto_generated.alb
aeb <= <GND>
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|final|altfp_convert0:inst11|altfp_convert0_altfp_convert_9qm:altfp_convert0_altfp_convert_9qm_component|lpm_compare:cmpr4|cmpr_vth:auto_generated
alb <= alb_int.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => op_1.IN15
dataa[1] => op_1.IN13
dataa[2] => op_1.IN11
dataa[3] => op_1.IN9
dataa[4] => op_1.IN7
dataa[5] => op_1.IN5
dataa[6] => op_1.IN3
dataa[7] => op_1.IN1
datab[0] => op_1.IN16
datab[1] => op_1.IN14
datab[2] => op_1.IN12
datab[3] => op_1.IN10
datab[4] => op_1.IN8
datab[5] => op_1.IN6
datab[6] => op_1.IN4
datab[7] => op_1.IN2


|final|lpm_compare1:inst14
dataa[0] => lpm_compare:LPM_COMPARE_component.dataa[0]
dataa[1] => lpm_compare:LPM_COMPARE_component.dataa[1]
dataa[2] => lpm_compare:LPM_COMPARE_component.dataa[2]
dataa[3] => lpm_compare:LPM_COMPARE_component.dataa[3]
dataa[4] => lpm_compare:LPM_COMPARE_component.dataa[4]
dataa[5] => lpm_compare:LPM_COMPARE_component.dataa[5]
dataa[6] => lpm_compare:LPM_COMPARE_component.dataa[6]
dataa[7] => lpm_compare:LPM_COMPARE_component.dataa[7]
datab[0] => lpm_compare:LPM_COMPARE_component.datab[0]
datab[1] => lpm_compare:LPM_COMPARE_component.datab[1]
datab[2] => lpm_compare:LPM_COMPARE_component.datab[2]
datab[3] => lpm_compare:LPM_COMPARE_component.datab[3]
datab[4] => lpm_compare:LPM_COMPARE_component.datab[4]
datab[5] => lpm_compare:LPM_COMPARE_component.datab[5]
datab[6] => lpm_compare:LPM_COMPARE_component.datab[6]
datab[7] => lpm_compare:LPM_COMPARE_component.datab[7]
alb <= lpm_compare:LPM_COMPARE_component.alb


|final|lpm_compare1:inst14|lpm_compare:LPM_COMPARE_component
dataa[0] => cmpr_khg:auto_generated.dataa[0]
dataa[1] => cmpr_khg:auto_generated.dataa[1]
dataa[2] => cmpr_khg:auto_generated.dataa[2]
dataa[3] => cmpr_khg:auto_generated.dataa[3]
dataa[4] => cmpr_khg:auto_generated.dataa[4]
dataa[5] => cmpr_khg:auto_generated.dataa[5]
dataa[6] => cmpr_khg:auto_generated.dataa[6]
dataa[7] => cmpr_khg:auto_generated.dataa[7]
datab[0] => cmpr_khg:auto_generated.datab[0]
datab[1] => cmpr_khg:auto_generated.datab[1]
datab[2] => cmpr_khg:auto_generated.datab[2]
datab[3] => cmpr_khg:auto_generated.datab[3]
datab[4] => cmpr_khg:auto_generated.datab[4]
datab[5] => cmpr_khg:auto_generated.datab[5]
datab[6] => cmpr_khg:auto_generated.datab[6]
datab[7] => cmpr_khg:auto_generated.datab[7]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= cmpr_khg:auto_generated.alb
aeb <= <GND>
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|final|lpm_compare1:inst14|lpm_compare:LPM_COMPARE_component|cmpr_khg:auto_generated
alb <= alb_int.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => op_1.IN15
dataa[1] => op_1.IN13
dataa[2] => op_1.IN11
dataa[3] => op_1.IN9
dataa[4] => op_1.IN7
dataa[5] => op_1.IN5
dataa[6] => op_1.IN3
dataa[7] => op_1.IN1
datab[0] => op_1.IN16
datab[1] => op_1.IN14
datab[2] => op_1.IN12
datab[3] => op_1.IN10
datab[4] => op_1.IN8
datab[5] => op_1.IN6
datab[6] => op_1.IN4
datab[7] => op_1.IN2


|final|lpm_counter1:inst13
clk_en => lpm_counter:LPM_COUNTER_component.clk_en
clock => lpm_counter:LPM_COUNTER_component.clock
q[0] <= lpm_counter:LPM_COUNTER_component.q[0]
q[1] <= lpm_counter:LPM_COUNTER_component.q[1]
q[2] <= lpm_counter:LPM_COUNTER_component.q[2]
q[3] <= lpm_counter:LPM_COUNTER_component.q[3]
q[4] <= lpm_counter:LPM_COUNTER_component.q[4]
q[5] <= lpm_counter:LPM_COUNTER_component.q[5]
q[6] <= lpm_counter:LPM_COUNTER_component.q[6]
q[7] <= lpm_counter:LPM_COUNTER_component.q[7]


|final|lpm_counter1:inst13|lpm_counter:LPM_COUNTER_component
clock => cntr_89i:auto_generated.clock
clk_en => cntr_89i:auto_generated.clk_en
cnt_en => ~NO_FANOUT~
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
data[2] => ~NO_FANOUT~
data[3] => ~NO_FANOUT~
data[4] => ~NO_FANOUT~
data[5] => ~NO_FANOUT~
data[6] => ~NO_FANOUT~
data[7] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_89i:auto_generated.q[0]
q[1] <= cntr_89i:auto_generated.q[1]
q[2] <= cntr_89i:auto_generated.q[2]
q[3] <= cntr_89i:auto_generated.q[3]
q[4] <= cntr_89i:auto_generated.q[4]
q[5] <= cntr_89i:auto_generated.q[5]
q[6] <= cntr_89i:auto_generated.q[6]
q[7] <= cntr_89i:auto_generated.q[7]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|final|lpm_counter1:inst13|lpm_counter:LPM_COUNTER_component|cntr_89i:auto_generated
clk_en => counter_reg_bit1a[7].IN0
clock => counter_reg_bit1a[7].CLK
clock => counter_reg_bit1a[6].CLK
clock => counter_reg_bit1a[5].CLK
clock => counter_reg_bit1a[4].CLK
clock => counter_reg_bit1a[3].CLK
clock => counter_reg_bit1a[2].CLK
clock => counter_reg_bit1a[1].CLK
clock => counter_reg_bit1a[0].CLK
q[0] <= counter_reg_bit1a[0].REGOUT
q[1] <= counter_reg_bit1a[1].REGOUT
q[2] <= counter_reg_bit1a[2].REGOUT
q[3] <= counter_reg_bit1a[3].REGOUT
q[4] <= counter_reg_bit1a[4].REGOUT
q[5] <= counter_reg_bit1a[5].REGOUT
q[6] <= counter_reg_bit1a[6].REGOUT
q[7] <= counter_reg_bit1a[7].REGOUT


