{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1422104150347 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Clock_mybroad EP2C5T144C8 " "Selected device EP2C5T144C8 for design \"Clock_mybroad\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1422104150361 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1422104150388 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1422104150388 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1422104150448 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C5T144I8 " "Device EP2C5T144I8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1422104150645 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8T144C8 " "Device EP2C8T144C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1422104150645 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8T144I8 " "Device EP2C8T144I8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1422104150645 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1422104150645 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ 1 " "Pin ~ASDO~ is reserved at location 1" {  } { { "d:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "d:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Luoxiaoxiang_Makerspace/Luoxiaoxiang/4STUDY/Verilog/Clock_mybroad/" { { 0 { 0 ""} 0 1228 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1422104150647 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ 2 " "Pin ~nCSO~ is reserved at location 2" {  } { { "d:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "d:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Luoxiaoxiang_Makerspace/Luoxiaoxiang/4STUDY/Verilog/Clock_mybroad/" { { 0 { 0 ""} 0 1229 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1422104150647 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS41p/nCEO~ 76 " "Pin ~LVDS41p/nCEO~ is reserved at location 76" {  } { { "d:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0/quartus/bin64/pin_planner.ppl" { ~LVDS41p/nCEO~ } } } { "d:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS41p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Luoxiaoxiang_Makerspace/Luoxiaoxiang/4STUDY/Verilog/Clock_mybroad/" { { 0 { 0 ""} 0 1230 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1422104150647 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1422104150647 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "4 27 " "No exact pin location assignment(s) for 4 pins of 27 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "KEY_in\[0\] " "Pin KEY_in\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0/quartus/bin64/pin_planner.ppl" { KEY_in[0] } } } { "Clock_mybroad.v" "" { Text "E:/Luoxiaoxiang_Makerspace/Luoxiaoxiang/4STUDY/Verilog/Clock_mybroad/Clock_mybroad.v" 9 0 0 } } { "d:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { KEY_in[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Luoxiaoxiang_Makerspace/Luoxiaoxiang/4STUDY/Verilog/Clock_mybroad/" { { 0 { 0 ""} 0 16 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1422104150694 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "KEY_in\[3\] " "Pin KEY_in\[3\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0/quartus/bin64/pin_planner.ppl" { KEY_in[3] } } } { "Clock_mybroad.v" "" { Text "E:/Luoxiaoxiang_Makerspace/Luoxiaoxiang/4STUDY/Verilog/Clock_mybroad/Clock_mybroad.v" 9 0 0 } } { "d:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { KEY_in[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Luoxiaoxiang_Makerspace/Luoxiaoxiang/4STUDY/Verilog/Clock_mybroad/" { { 0 { 0 ""} 0 19 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1422104150694 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "KEY_in\[2\] " "Pin KEY_in\[2\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0/quartus/bin64/pin_planner.ppl" { KEY_in[2] } } } { "Clock_mybroad.v" "" { Text "E:/Luoxiaoxiang_Makerspace/Luoxiaoxiang/4STUDY/Verilog/Clock_mybroad/Clock_mybroad.v" 9 0 0 } } { "d:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { KEY_in[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Luoxiaoxiang_Makerspace/Luoxiaoxiang/4STUDY/Verilog/Clock_mybroad/" { { 0 { 0 ""} 0 18 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1422104150694 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "KEY_in\[1\] " "Pin KEY_in\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0/quartus/bin64/pin_planner.ppl" { KEY_in[1] } } } { "Clock_mybroad.v" "" { Text "E:/Luoxiaoxiang_Makerspace/Luoxiaoxiang/4STUDY/Verilog/Clock_mybroad/Clock_mybroad.v" 9 0 0 } } { "d:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { KEY_in[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Luoxiaoxiang_Makerspace/Luoxiaoxiang/4STUDY/Verilog/Clock_mybroad/" { { 0 { 0 ""} 0 17 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1422104150694 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1422104150694 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "16 " "TimeQuest Timing Analyzer is analyzing 16 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1422104150849 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Clock_mybroad.sdc " "Synopsys Design Constraints File file not found: 'Clock_mybroad.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1422104150850 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1422104150851 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: m2\|WideOr0~0  from: dataa  to: combout " "Cell: m2\|WideOr0~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1422104150888 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1422104150888 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1422104150906 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Clk_50MHz (placed in PIN 17 (CLK0, LVDSCLK0p, Input)) " "Automatically promoted node Clk_50MHz (placed in PIN 17 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1422104150944 ""}  } { { "d:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0/quartus/bin64/pin_planner.ppl" { Clk_50MHz } } } { "d:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Clk_50MHz" } } } } { "Clock_mybroad.v" "" { Text "E:/Luoxiaoxiang_Makerspace/Luoxiaoxiang/4STUDY/Verilog/Clock_mybroad/Clock_mybroad.v" 8 0 0 } } { "d:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Clk_50MHz } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Luoxiaoxiang_Makerspace/Luoxiaoxiang/4STUDY/Verilog/Clock_mybroad/" { { 0 { 0 ""} 0 47 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1422104150944 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Millisecond:m0\|Millisecond_out  " "Automatically promoted node Millisecond:m0\|Millisecond_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1422104150945 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Data\[1\] " "Destination node Data\[1\]" {  } { { "Clock_mybroad.v" "" { Text "E:/Luoxiaoxiang_Makerspace/Luoxiaoxiang/4STUDY/Verilog/Clock_mybroad/Clock_mybroad.v" 57 -1 0 } } { "d:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Data[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Luoxiaoxiang_Makerspace/Luoxiaoxiang/4STUDY/Verilog/Clock_mybroad/" { { 0 { 0 ""} 0 326 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1422104150945 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Data\[2\] " "Destination node Data\[2\]" {  } { { "Clock_mybroad.v" "" { Text "E:/Luoxiaoxiang_Makerspace/Luoxiaoxiang/4STUDY/Verilog/Clock_mybroad/Clock_mybroad.v" 57 -1 0 } } { "d:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Data[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Luoxiaoxiang_Makerspace/Luoxiaoxiang/4STUDY/Verilog/Clock_mybroad/" { { 0 { 0 ""} 0 325 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1422104150945 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Data\[3\] " "Destination node Data\[3\]" {  } { { "Clock_mybroad.v" "" { Text "E:/Luoxiaoxiang_Makerspace/Luoxiaoxiang/4STUDY/Verilog/Clock_mybroad/Clock_mybroad.v" 57 -1 0 } } { "d:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Data[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Luoxiaoxiang_Makerspace/Luoxiaoxiang/4STUDY/Verilog/Clock_mybroad/" { { 0 { 0 ""} 0 324 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1422104150945 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Channal\[2\] " "Destination node Channal\[2\]" {  } { { "Clock_mybroad.v" "" { Text "E:/Luoxiaoxiang_Makerspace/Luoxiaoxiang/4STUDY/Verilog/Clock_mybroad/Clock_mybroad.v" 57 -1 0 } } { "d:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Channal[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Luoxiaoxiang_Makerspace/Luoxiaoxiang/4STUDY/Verilog/Clock_mybroad/" { { 0 { 0 ""} 0 329 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1422104150945 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Channal\[3\] " "Destination node Channal\[3\]" {  } { { "Clock_mybroad.v" "" { Text "E:/Luoxiaoxiang_Makerspace/Luoxiaoxiang/4STUDY/Verilog/Clock_mybroad/Clock_mybroad.v" 57 -1 0 } } { "d:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Channal[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Luoxiaoxiang_Makerspace/Luoxiaoxiang/4STUDY/Verilog/Clock_mybroad/" { { 0 { 0 ""} 0 328 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1422104150945 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Channal\[1\] " "Destination node Channal\[1\]" {  } { { "Clock_mybroad.v" "" { Text "E:/Luoxiaoxiang_Makerspace/Luoxiaoxiang/4STUDY/Verilog/Clock_mybroad/Clock_mybroad.v" 57 -1 0 } } { "d:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Channal[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Luoxiaoxiang_Makerspace/Luoxiaoxiang/4STUDY/Verilog/Clock_mybroad/" { { 0 { 0 ""} 0 330 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1422104150945 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Millisecond:m0\|Millisecond_out~0 " "Destination node Millisecond:m0\|Millisecond_out~0" {  } { { "Millisecond.v" "" { Text "E:/Luoxiaoxiang_Makerspace/Luoxiaoxiang/4STUDY/Verilog/Clock_mybroad/Millisecond.v" 8 -1 0 } } { "d:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Millisecond:m0|Millisecond_out~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Luoxiaoxiang_Makerspace/Luoxiaoxiang/4STUDY/Verilog/Clock_mybroad/" { { 0 { 0 ""} 0 947 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1422104150945 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1422104150945 ""}  } { { "Millisecond.v" "" { Text "E:/Luoxiaoxiang_Makerspace/Luoxiaoxiang/4STUDY/Verilog/Clock_mybroad/Millisecond.v" 8 -1 0 } } { "d:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Millisecond:m0|Millisecond_out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Luoxiaoxiang_Makerspace/Luoxiaoxiang/4STUDY/Verilog/Clock_mybroad/" { { 0 { 0 ""} 0 320 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1422104150945 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Dipslay:m2\|WideOr0~0  " "Automatically promoted node Dipslay:m2\|WideOr0~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1422104150946 ""}  } { { "Dipslay.v" "" { Text "E:/Luoxiaoxiang_Makerspace/Luoxiaoxiang/4STUDY/Verilog/Clock_mybroad/Dipslay.v" 45 -1 0 } } { "d:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Dipslay:m2|WideOr0~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Luoxiaoxiang_Makerspace/Luoxiaoxiang/4STUDY/Verilog/Clock_mybroad/" { { 0 { 0 ""} 0 527 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1422104150946 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Dipslay:m2\|Mux7~0  " "Automatically promoted node Dipslay:m2\|Mux7~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1422104150946 ""}  } { { "Dipslay.v" "" { Text "E:/Luoxiaoxiang_Makerspace/Luoxiaoxiang/4STUDY/Verilog/Clock_mybroad/Dipslay.v" 59 -1 0 } } { "d:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Dipslay:m2|Mux7~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Luoxiaoxiang_Makerspace/Luoxiaoxiang/4STUDY/Verilog/Clock_mybroad/" { { 0 { 0 ""} 0 519 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1422104150946 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Second:m1\|Second_out  " "Automatically promoted node Second:m1\|Second_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1422104150946 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Second:m1\|Second_out~0 " "Destination node Second:m1\|Second_out~0" {  } { { "Second.v" "" { Text "E:/Luoxiaoxiang_Makerspace/Luoxiaoxiang/4STUDY/Verilog/Clock_mybroad/Second.v" 8 -1 0 } } { "d:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Second:m1|Second_out~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Luoxiaoxiang_Makerspace/Luoxiaoxiang/4STUDY/Verilog/Clock_mybroad/" { { 0 { 0 ""} 0 1081 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1422104150946 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1422104150946 ""}  } { { "Second.v" "" { Text "E:/Luoxiaoxiang_Makerspace/Luoxiaoxiang/4STUDY/Verilog/Clock_mybroad/Second.v" 8 -1 0 } } { "d:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Second:m1|Second_out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Luoxiaoxiang_Makerspace/Luoxiaoxiang/4STUDY/Verilog/Clock_mybroad/" { { 0 { 0 ""} 0 289 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1422104150946 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Sixty:m4\|Sixty_out  " "Automatically promoted node Sixty:m4\|Sixty_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1422104150947 ""}  } { { "Sixty.v" "" { Text "E:/Luoxiaoxiang_Makerspace/Luoxiaoxiang/4STUDY/Verilog/Clock_mybroad/Sixty.v" 11 -1 0 } } { "d:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sixty:m4|Sixty_out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Luoxiaoxiang_Makerspace/Luoxiaoxiang/4STUDY/Verilog/Clock_mybroad/" { { 0 { 0 ""} 0 230 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1422104150947 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Sixty:m5\|Sixty_out  " "Automatically promoted node Sixty:m5\|Sixty_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1422104150947 ""}  } { { "Sixty.v" "" { Text "E:/Luoxiaoxiang_Makerspace/Luoxiaoxiang/4STUDY/Verilog/Clock_mybroad/Sixty.v" 11 -1 0 } } { "d:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sixty:m5|Sixty_out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Luoxiaoxiang_Makerspace/Luoxiaoxiang/4STUDY/Verilog/Clock_mybroad/" { { 0 { 0 ""} 0 358 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1422104150947 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Reset_N (placed in PIN 88 (CLK7, LVDSCLK3n, Input)) " "Automatically promoted node Reset_N (placed in PIN 88 (CLK7, LVDSCLK3n, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G7 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G7" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1422104150947 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Millisecond:m0\|Millisecond_out " "Destination node Millisecond:m0\|Millisecond_out" {  } { { "Millisecond.v" "" { Text "E:/Luoxiaoxiang_Makerspace/Luoxiaoxiang/4STUDY/Verilog/Clock_mybroad/Millisecond.v" 8 -1 0 } } { "d:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Millisecond:m0|Millisecond_out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Luoxiaoxiang_Makerspace/Luoxiaoxiang/4STUDY/Verilog/Clock_mybroad/" { { 0 { 0 ""} 0 320 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1422104150947 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Second:m1\|Second_out " "Destination node Second:m1\|Second_out" {  } { { "Second.v" "" { Text "E:/Luoxiaoxiang_Makerspace/Luoxiaoxiang/4STUDY/Verilog/Clock_mybroad/Second.v" 8 -1 0 } } { "d:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Second:m1|Second_out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Luoxiaoxiang_Makerspace/Luoxiaoxiang/4STUDY/Verilog/Clock_mybroad/" { { 0 { 0 ""} 0 289 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1422104150947 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Wei_count\[0\] " "Destination node Wei_count\[0\]" {  } { { "Clock_mybroad.v" "" { Text "E:/Luoxiaoxiang_Makerspace/Luoxiaoxiang/4STUDY/Verilog/Clock_mybroad/Clock_mybroad.v" 57 -1 0 } } { "d:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Wei_count[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Luoxiaoxiang_Makerspace/Luoxiaoxiang/4STUDY/Verilog/Clock_mybroad/" { { 0 { 0 ""} 0 339 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1422104150947 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Wei_count\[1\] " "Destination node Wei_count\[1\]" {  } { { "Clock_mybroad.v" "" { Text "E:/Luoxiaoxiang_Makerspace/Luoxiaoxiang/4STUDY/Verilog/Clock_mybroad/Clock_mybroad.v" 57 -1 0 } } { "d:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Wei_count[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Luoxiaoxiang_Makerspace/Luoxiaoxiang/4STUDY/Verilog/Clock_mybroad/" { { 0 { 0 ""} 0 338 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1422104150947 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Wei_count\[4\] " "Destination node Wei_count\[4\]" {  } { { "Clock_mybroad.v" "" { Text "E:/Luoxiaoxiang_Makerspace/Luoxiaoxiang/4STUDY/Verilog/Clock_mybroad/Clock_mybroad.v" 57 -1 0 } } { "d:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Wei_count[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Luoxiaoxiang_Makerspace/Luoxiaoxiang/4STUDY/Verilog/Clock_mybroad/" { { 0 { 0 ""} 0 335 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1422104150947 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Wei_count\[3\] " "Destination node Wei_count\[3\]" {  } { { "Clock_mybroad.v" "" { Text "E:/Luoxiaoxiang_Makerspace/Luoxiaoxiang/4STUDY/Verilog/Clock_mybroad/Clock_mybroad.v" 57 -1 0 } } { "d:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Wei_count[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Luoxiaoxiang_Makerspace/Luoxiaoxiang/4STUDY/Verilog/Clock_mybroad/" { { 0 { 0 ""} 0 336 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1422104150947 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Wei_count\[6\] " "Destination node Wei_count\[6\]" {  } { { "Clock_mybroad.v" "" { Text "E:/Luoxiaoxiang_Makerspace/Luoxiaoxiang/4STUDY/Verilog/Clock_mybroad/Clock_mybroad.v" 57 -1 0 } } { "d:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Wei_count[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Luoxiaoxiang_Makerspace/Luoxiaoxiang/4STUDY/Verilog/Clock_mybroad/" { { 0 { 0 ""} 0 333 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1422104150947 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Wei_count\[7\] " "Destination node Wei_count\[7\]" {  } { { "Clock_mybroad.v" "" { Text "E:/Luoxiaoxiang_Makerspace/Luoxiaoxiang/4STUDY/Verilog/Clock_mybroad/Clock_mybroad.v" 57 -1 0 } } { "d:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Wei_count[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Luoxiaoxiang_Makerspace/Luoxiaoxiang/4STUDY/Verilog/Clock_mybroad/" { { 0 { 0 ""} 0 332 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1422104150947 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Wei_count\[5\] " "Destination node Wei_count\[5\]" {  } { { "Clock_mybroad.v" "" { Text "E:/Luoxiaoxiang_Makerspace/Luoxiaoxiang/4STUDY/Verilog/Clock_mybroad/Clock_mybroad.v" 57 -1 0 } } { "d:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Wei_count[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Luoxiaoxiang_Makerspace/Luoxiaoxiang/4STUDY/Verilog/Clock_mybroad/" { { 0 { 0 ""} 0 334 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1422104150947 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Wei_count\[2\] " "Destination node Wei_count\[2\]" {  } { { "Clock_mybroad.v" "" { Text "E:/Luoxiaoxiang_Makerspace/Luoxiaoxiang/4STUDY/Verilog/Clock_mybroad/Clock_mybroad.v" 57 -1 0 } } { "d:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Wei_count[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Luoxiaoxiang_Makerspace/Luoxiaoxiang/4STUDY/Verilog/Clock_mybroad/" { { 0 { 0 ""} 0 337 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1422104150947 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1422104150947 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1422104150947 ""}  } { { "d:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0/quartus/bin64/pin_planner.ppl" { Reset_N } } } { "d:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Reset_N" } } } } { "Clock_mybroad.v" "" { Text "E:/Luoxiaoxiang_Makerspace/Luoxiaoxiang/4STUDY/Verilog/Clock_mybroad/Clock_mybroad.v" 8 0 0 } } { "d:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reset_N } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Luoxiaoxiang_Makerspace/Luoxiaoxiang/4STUDY/Verilog/Clock_mybroad/" { { 0 { 0 ""} 0 46 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1422104150947 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1422104151067 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1422104151067 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1422104151068 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1422104151069 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1422104151070 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1422104151071 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1422104151071 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1422104151071 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1422104151110 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1422104151111 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1422104151111 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "4 unused 3.3V 4 0 0 " "Number of I/O pins in group: 4 (unused VREF, 3.3V VCCIO, 4 input, 0 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1422104151115 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1422104151115 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1422104151115 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 3 16 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 3 total pin(s) used --  16 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1422104151115 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 3.3V 16 7 " "I/O bank number 2 does not use VREF pins and has 3.3V VCCIO pins. 16 total pin(s) used --  7 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1422104151115 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 3.3V 3 20 " "I/O bank number 3 does not use VREF pins and has 3.3V VCCIO pins. 3 total pin(s) used --  20 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1422104151115 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 3.3V 4 20 " "I/O bank number 4 does not use VREF pins and has 3.3V VCCIO pins. 4 total pin(s) used --  20 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1422104151115 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1422104151115 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1422104151115 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED " "Node \"LED\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LED" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1422104151134 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED\[4\] " "Node \"LED\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LED\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1422104151134 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED\[5\] " "Node \"LED\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LED\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1422104151134 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED\[6\] " "Node \"LED\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LED\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1422104151134 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "keyinput1 " "Node \"keyinput1\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "keyinput1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1422104151134 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "keyinput2 " "Node \"keyinput2\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "keyinput2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1422104151134 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "keyinput4 " "Node \"keyinput4\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "keyinput4" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1422104151134 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1422104151134 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1422104151134 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1422104151450 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1422104151780 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1422104151797 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1422104152805 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1422104152805 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1422104152950 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X14_Y0 X28_Y14 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X14_Y0 to location X28_Y14" {  } { { "loc" "" { Generic "E:/Luoxiaoxiang_Makerspace/Luoxiaoxiang/4STUDY/Verilog/Clock_mybroad/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X14_Y0 to location X28_Y14"} { { 11 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X14_Y0 to location X28_Y14"} 14 0 15 15 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1422104155092 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1422104155092 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:03 " "Fitter routing operations ending: elapsed time is 00:00:03" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1422104155758 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1422104155761 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1422104155761 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "1.03 " "Total time spent on timing analysis during the Fitter is 1.03 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1422104155787 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1422104155791 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "21 " "Found 21 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Duan\[0\] 0 " "Pin \"Duan\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1422104155812 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Duan\[1\] 0 " "Pin \"Duan\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1422104155812 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Duan\[2\] 0 " "Pin \"Duan\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1422104155812 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Duan\[3\] 0 " "Pin \"Duan\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1422104155812 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Duan\[4\] 0 " "Pin \"Duan\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1422104155812 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Duan\[5\] 0 " "Pin \"Duan\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1422104155812 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Duan\[6\] 0 " "Pin \"Duan\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1422104155812 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Duan\[7\] 0 " "Pin \"Duan\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1422104155812 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Wei\[0\] 0 " "Pin \"Wei\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1422104155812 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Wei\[1\] 0 " "Pin \"Wei\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1422104155812 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Wei\[2\] 0 " "Pin \"Wei\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1422104155812 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Wei\[3\] 0 " "Pin \"Wei\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1422104155812 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Wei\[4\] 0 " "Pin \"Wei\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1422104155812 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Wei\[5\] 0 " "Pin \"Wei\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1422104155812 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Wei\[6\] 0 " "Pin \"Wei\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1422104155812 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Wei\[7\] 0 " "Pin \"Wei\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1422104155812 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Buzzer_out 0 " "Pin \"Buzzer_out\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1422104155812 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED\[0\] 0 " "Pin \"LED\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1422104155812 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED\[1\] 0 " "Pin \"LED\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1422104155812 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED\[2\] 0 " "Pin \"LED\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1422104155812 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED\[3\] 0 " "Pin \"LED\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1422104155812 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1422104155812 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1422104155929 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1422104155978 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1422104156098 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1422104156233 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1422104156282 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/Luoxiaoxiang_Makerspace/Luoxiaoxiang/4STUDY/Verilog/Clock_mybroad/output_files/Clock_mybroad.fit.smsg " "Generated suppressed messages file E:/Luoxiaoxiang_Makerspace/Luoxiaoxiang/4STUDY/Verilog/Clock_mybroad/output_files/Clock_mybroad.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1422104156402 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 13 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1031 " "Peak virtual memory: 1031 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1422104156602 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jan 24 20:55:56 2015 " "Processing ended: Sat Jan 24 20:55:56 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1422104156602 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1422104156602 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1422104156602 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1422104156602 ""}
