##################################################################################
## BPC3003_2.03+.ucf
##
## Author: Jack Gassett
##
## Details: http://gadgetforge.gadgetfactory.net/gf/project/butterfly_one/
##
## Contains assignment and iostandard information for
## all used pins as well as timing and area constraints for Papilio One 2.03 and higher boards. Papilio One boards started using 32Mhz oscillators at version 2.02 and above.
##
##################################################################################

## Prohibit the automatic placement of pins that are connected to VCC or GND for configuration.
CONFIG PROHIBIT=P144;
CONFIG PROHIBIT=P69;
CONFIG PROHIBIT=P60;

# Crystal Clock - use 32MHz onboard oscillator
NET "clk" LOC = "P94" | IOSTANDARD = LVTTL | PERIOD = 31.25ns ;

NET "ADV_AP" LOC = "P114" | IOSTANDARD = LVTTL;
NET "ADV_SCLK" LOC = "P115" | IOSTANDARD = LVTTL;
NET "ADV_LRCLK" LOC = "P116" | IOSTANDARD = LVTTL;
NET "ADV_MCLK" LOC = "P117" | IOSTANDARD = LVTTL;

NET "ADV_SCL" LOC = "P118" | IOSTANDARD = LVCMOS33;
NET "ADV_SDA" LOC = "P119" | IOSTANDARD = LVCMOS33;
NET "ADV_INT1" LOC = "P120" | IOSTANDARD = LVCMOS33;
NET "ADV_RST" LOC = "P121" | IOSTANDARD = LVCMOS33;

NET "ADV_HS" LOC = "P99" | IOSTANDARD = LVTTL;
NET "ADV_VS" LOC = "P100" | IOSTANDARD = LVTTL;
NET "ADV_DE" LOC = "P98" | IOSTANDARD = LVTTL;
NET "ADV_LLC" LOC = "P55" | IOSTANDARD = LVCMOS25;

NET "ADV_P<0>" LOC = "P97" | IOSTANDARD = LVCMOS25;
NET "ADV_P<1>" LOC = "P93" | IOSTANDARD = LVCMOS25;
NET "ADV_P<2>" LOC = "P92" | IOSTANDARD = LVCMOS25;
NET "ADV_P<3>" LOC = "P88" | IOSTANDARD = LVCMOS25;
NET "ADV_P<4>" LOC = "P87" | IOSTANDARD = LVCMOS25;
NET "ADV_P<5>" LOC = "P85" | IOSTANDARD = LVCMOS25;
NET "ADV_P<6>" LOC = "P84" | IOSTANDARD = LVCMOS25;
NET "ADV_P<7>" LOC = "P83" | IOSTANDARD = LVCMOS25;
NET "ADV_P<8>" LOC = "P82" | IOSTANDARD = LVCMOS25;
NET "ADV_P<9>" LOC = "P81" | IOSTANDARD = LVCMOS25;
NET "ADV_P<10>" LOC = "P80" | IOSTANDARD = LVCMOS25;
NET "ADV_P<11>" LOC = "P79" | IOSTANDARD = LVCMOS25;
NET "ADV_P<12>" LOC = "P78" | IOSTANDARD = LVCMOS25;
NET "ADV_P<13>" LOC = "P75" | IOSTANDARD = LVCMOS25;
NET "ADV_P<14>" LOC = "P74" | IOSTANDARD = LVCMOS25;
NET "ADV_P<15>" LOC = "P67" | IOSTANDARD = LVCMOS25;
NET "ADV_P<16>" LOC = "P95" | IOSTANDARD = LVCMOS25;
NET "ADV_P<17>" LOC = "P66" | IOSTANDARD = LVCMOS25;
NET "ADV_P<18>" LOC = "P62" | IOSTANDARD = LVCMOS25;
NET "ADV_P<19>" LOC = "P61" | IOSTANDARD = LVCMOS25;
NET "ADV_P<20>" LOC = "P59" | IOSTANDARD = LVCMOS25;
NET "ADV_P<21>" LOC = "P57" | IOSTANDARD = LVCMOS25;
NET "ADV_P<22>" LOC = "P50" | IOSTANDARD = LVCMOS25;
NET "ADV_P<23>" LOC = "P47" | IOSTANDARD = LVCMOS25;

NET "OUTPUT<0>" LOC = "P131" | IOSTANDARD = LVTTL | DRIVE = 2 | SLEW = SLOW;
NET "OUTPUT<1>" LOC = "P132" | IOSTANDARD = LVTTL | DRIVE = 2 | SLEW = SLOW;
NET "OUTPUT<2>" LOC = "P133" | IOSTANDARD = LVTTL | DRIVE = 2 | SLEW = SLOW;
NET "OUTPUT<3>" LOC = "P134" | IOSTANDARD = LVTTL | DRIVE = 2 | SLEW = SLOW;
NET "OUTPUT<4>" LOC = "P127" | IOSTANDARD = LVTTL | DRIVE = 2 | SLEW = SLOW;
NET "OUTPUT<5>" LOC = "P126" | IOSTANDARD = LVTTL | DRIVE = 2 | SLEW = SLOW;
NET "OUTPUT<6>" LOC = "P124" | IOSTANDARD = LVTTL | DRIVE = 2 | SLEW = SLOW;
NET "OUTPUT<7>" LOC = "P123" | IOSTANDARD = LVTTL | DRIVE = 2 | SLEW = SLOW;

NET FLASH_CS LOC="P38"  | IOSTANDARD=LVTTL | DRIVE=8 | SLEW=FAST;
NET FLASH_CK LOC="P70"  | IOSTANDARD=LVTTL | DRIVE=8 | SLEW=FAST;
NET FLASH_SI LOC="P64"  | IOSTANDARD=LVTTL | DRIVE=8 | SLEW=FAST;
NET FLASH_SO LOC="P65"  | IOSTANDARD=LVTTL | DRIVE=8 | SLEW=FAST | PULLUP;

NET "GPIO<0>" LOC = "P48" | IOSTANDARD = LVCMOS33;
NET "GPIO<1>" LOC = "P51" | IOSTANDARD = LVCMOS33;
NET "GPIO<2>" LOC = "P56" | IOSTANDARD = LVCMOS33;
NET "GPIO<3>" LOC = "P58" | IOSTANDARD = LVCMOS33;


#NET "ADV_LLC" CLOCK_DEDICATED_ROUTE = FALSE;

NET "ADV_LLC" TNM_NET = "ADV_LLC";
TIMESPEC "TS_ADV_LLC" = PERIOD "ADV_LLC" 6 ns HIGH 50%;
NET "ADV_P<0>" OFFSET = IN 2.7 ns VALID 3.5 ns BEFORE "ADV_LLC" RISING;
NET "ADV_P<1>" OFFSET = IN 2.7 ns VALID 3.5 ns BEFORE "ADV_LLC" RISING;
NET "ADV_P<2>" OFFSET = IN 2.7 ns VALID 3.5 ns BEFORE "ADV_LLC" RISING;
NET "ADV_P<3>" OFFSET = IN 2.7 ns VALID 3.5 ns BEFORE "ADV_LLC" RISING;
NET "ADV_P<4>" OFFSET = IN 2.7 ns VALID 3.5 ns BEFORE "ADV_LLC" RISING;
NET "ADV_P<5>" OFFSET = IN 2.7 ns VALID 3.5 ns BEFORE "ADV_LLC" RISING;
NET "ADV_P<6>" OFFSET = IN 2.7 ns VALID 3.5 ns BEFORE "ADV_LLC" RISING;
NET "ADV_P<7>" OFFSET = IN 2.7 ns VALID 3.5 ns BEFORE "ADV_LLC" RISING;
NET "ADV_P<8>" OFFSET = IN 2.7 ns VALID 3.5 ns BEFORE "ADV_LLC" RISING;
NET "ADV_P<9>" OFFSET = IN 2.7 ns VALID 3.5 ns BEFORE "ADV_LLC" RISING;
NET "ADV_P<10>" OFFSET = IN 2.7 ns VALID 3.5 ns BEFORE "ADV_LLC" RISING;
NET "ADV_P<11>" OFFSET = IN 2.7 ns VALID 3.5 ns BEFORE "ADV_LLC" RISING;
NET "ADV_P<12>" OFFSET = IN 2.7 ns VALID 3.5 ns BEFORE "ADV_LLC" RISING;
NET "ADV_P<13>" OFFSET = IN 2.7 ns VALID 3.5 ns BEFORE "ADV_LLC" RISING;
NET "ADV_P<14>" OFFSET = IN 2.7 ns VALID 3.5 ns BEFORE "ADV_LLC" RISING;
NET "ADV_P<15>" OFFSET = IN 2.7 ns VALID 3.5 ns BEFORE "ADV_LLC" RISING;
NET "ADV_P<16>" OFFSET = IN 2.7 ns VALID 3.5 ns BEFORE "ADV_LLC" RISING;
NET "ADV_P<17>" OFFSET = IN 2.7 ns VALID 3.5 ns BEFORE "ADV_LLC" RISING;
NET "ADV_P<18>" OFFSET = IN 2.7 ns VALID 3.5 ns BEFORE "ADV_LLC" RISING;
NET "ADV_P<19>" OFFSET = IN 2.7 ns VALID 3.5 ns BEFORE "ADV_LLC" RISING;
NET "ADV_P<20>" OFFSET = IN 2.7 ns VALID 3.5 ns BEFORE "ADV_LLC" RISING;
NET "ADV_P<21>" OFFSET = IN 2.7 ns VALID 3.5 ns BEFORE "ADV_LLC" RISING;
NET "ADV_P<22>" OFFSET = IN 2.7 ns VALID 3.5 ns BEFORE "ADV_LLC" RISING;
NET "ADV_P<23>" OFFSET = IN 2.7 ns VALID 3.5 ns BEFORE "ADV_LLC" RISING;

NET "ambilight/hscale4/COUNT(0)" TNM_NET = "MC_GRP_FFS";
TIMESPEC "TS_MC_GRP_FFS" = FROM "MC_GRP_FFS" TO "MC_GRP_FFS" TS_ADV_LLC*2;
#NET "ambilight/hscale4/COUNT(0)" TNM_NET = RAMS "MC_GRP_RAMS";
#TIMESPEC "TS_MC_GRP_RAMS" = FROM "MC_GRP_RAMS" TO "MC_GRP_RAMS" TS_ADV_LLC*2;

## RS232
NET "rx"  LOC = "P101" | IOSTANDARD = LVTTL | DRIVE=8 | SLEW=FAST;
NET "tx"  LOC = "P105" | IOSTANDARD = LVTTL | DRIVE=8 | SLEW=FAST;
