//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-21124049
// Cuda compilation tools, release 8.0, V8.0.44
// Based on LLVM 3.4svn
//

.version 5.0
.target sm_20
.address_size 64

	// .globl	_Z16WGSXMAPIXLLXOPS8PKfPffff

.visible .entry _Z16WGSXMAPIXLLXOPS8PKfPffff(
	.param .u64 _Z16WGSXMAPIXLLXOPS8PKfPffff_param_0,
	.param .u64 _Z16WGSXMAPIXLLXOPS8PKfPffff_param_1,
	.param .f32 _Z16WGSXMAPIXLLXOPS8PKfPffff_param_2,
	.param .f32 _Z16WGSXMAPIXLLXOPS8PKfPffff_param_3,
	.param .f32 _Z16WGSXMAPIXLLXOPS8PKfPffff_param_4
)
{
	.reg .f32 	%f<10>;
	.reg .b32 	%r<5>;
	.reg .b64 	%rd<5>;


	ld.param.u64 	%rd1, [_Z16WGSXMAPIXLLXOPS8PKfPffff_param_1];
	ld.param.f32 	%f1, [_Z16WGSXMAPIXLLXOPS8PKfPffff_param_2];
	cvta.to.global.u64 	%rd2, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %ntid.x;
	mov.u32 	%r3, %tid.x;
	mad.lo.s32 	%r4, %r2, %r1, %r3;
	add.f32 	%f2, %f1, 0f3F800000;
	fma.rn.f32 	%f3, %f2, %f1, %f2;
	fma.rn.f32 	%f4, %f3, %f1, %f3;
	fma.rn.f32 	%f5, %f4, %f1, %f4;
	fma.rn.f32 	%f6, %f5, %f1, %f5;
	fma.rn.f32 	%f7, %f6, %f1, %f6;
	fma.rn.f32 	%f8, %f7, %f1, %f7;
	fma.rn.f32 	%f9, %f8, %f1, %f8;
	mul.wide.s32 	%rd3, %r4, 4;
	add.s64 	%rd4, %rd2, %rd3;
	st.global.f32 	[%rd4], %f9;
	ret;
}


