\hypertarget{structrte__port__sched__writer__params}{}\section{rte\+\_\+port\+\_\+sched\+\_\+writer\+\_\+params Struct Reference}
\label{structrte__port__sched__writer__params}\index{rte\+\_\+port\+\_\+sched\+\_\+writer\+\_\+params@{rte\+\_\+port\+\_\+sched\+\_\+writer\+\_\+params}}


{\ttfamily \#include $<$rte\+\_\+port\+\_\+sched.\+h$>$}

\subsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
struct rte\+\_\+sched\+\_\+port $\ast$ \hyperlink{structrte__port__sched__writer__params_afac65a177b53f7589c4bfd38423bde94}{sched}
\item 
uint32\+\_\+t \hyperlink{structrte__port__sched__writer__params_a9ed7dbe6241b97c9b68a9491e77c84d0}{tx\+\_\+burst\+\_\+sz}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
sched\+\_\+writer port parameters 

\subsection{Field Documentation}
\hypertarget{structrte__port__sched__writer__params_afac65a177b53f7589c4bfd38423bde94}{}\index{rte\+\_\+port\+\_\+sched\+\_\+writer\+\_\+params@{rte\+\_\+port\+\_\+sched\+\_\+writer\+\_\+params}!sched@{sched}}
\index{sched@{sched}!rte\+\_\+port\+\_\+sched\+\_\+writer\+\_\+params@{rte\+\_\+port\+\_\+sched\+\_\+writer\+\_\+params}}
\subsubsection[{sched}]{\setlength{\rightskip}{0pt plus 5cm}struct rte\+\_\+sched\+\_\+port$\ast$ sched}\label{structrte__port__sched__writer__params_afac65a177b53f7589c4bfd38423bde94}
Underlying pre-\/initialized rte\+\_\+sched\+\_\+port \hypertarget{structrte__port__sched__writer__params_a9ed7dbe6241b97c9b68a9491e77c84d0}{}\index{rte\+\_\+port\+\_\+sched\+\_\+writer\+\_\+params@{rte\+\_\+port\+\_\+sched\+\_\+writer\+\_\+params}!tx\+\_\+burst\+\_\+sz@{tx\+\_\+burst\+\_\+sz}}
\index{tx\+\_\+burst\+\_\+sz@{tx\+\_\+burst\+\_\+sz}!rte\+\_\+port\+\_\+sched\+\_\+writer\+\_\+params@{rte\+\_\+port\+\_\+sched\+\_\+writer\+\_\+params}}
\subsubsection[{tx\+\_\+burst\+\_\+sz}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t tx\+\_\+burst\+\_\+sz}\label{structrte__port__sched__writer__params_a9ed7dbe6241b97c9b68a9491e77c84d0}
Recommended burst size. The actual burst size can be bigger or smaller than this value. 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
lib/librte\+\_\+port/\hyperlink{rte__port__sched_8h}{rte\+\_\+port\+\_\+sched.\+h}\end{DoxyCompactItemize}
