#
# Copyright 2025 NXP
#
# SPDX-License-Identifier: Apache-2.0
#

CONFIG_LV_Z_MEM_POOL_SIZE=81920
# RT700 uses DC8000 to drive all panels which requires a 64 byte align of buffer address and stride.
CONFIG_LV_DRAW_BUF_STRIDE_ALIGN=64
CONFIG_LV_DRAW_BUF_ALIGN=64

# Enable .lvgl_buf to move to PSRAM
CONFIG_LV_Z_VDB_CUSTOM_SECTION=y

# for LVGL performance
CONFIG_LV_Z_FULL_REFRESH=y
CONFIG_LV_Z_DOUBLE_VDB=y
CONFIG_LV_Z_VDB_SIZE=100
CONFIG_MCUX_DCNANO_LCDIF_MAINTAIN_CACHE=y