/*
 * Generated by dmlc, do not edit!
 *
 * Source files:
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\modules\dmlc\test\1.4\misc\T_import_dml14.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\modules\dmlc\test\1.2\misc\dml14.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.4\simics\simulator\conf-object.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.4\simics\simulator\sim-get-class.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.4\simics\base\conf-object.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.4\simics\util\vect.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.4\simics\util\help-macros.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.4\simics\util\strbuf.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.4\simics\base-types.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.4\simics\host-info.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.4\simics\module-host-config.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.4\simics\build-id.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.4\simics\build-id-7.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.4\simics\util\alloc.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.4\simics\base\attr-value.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.4\simics\base\version.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.4\simics\base\types.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.4\simics\base\sobject.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\1.4\dml12-compatibility.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\1.4\utility.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.4\simics\model-iface\transaction.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.4\simics\pywrap.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.4\simics\base\transaction.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.4\simics\base\memory-transaction.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.4\simics\base\memory.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.4\simics\base\map-target.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.4\simics\base\direct-memory.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.4\simics\processor\types.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.4\simics\base\breakpoints.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.4\simics\devs\translator.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.4\simics\base\cbdata.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.4\simics\devs\memory-space.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.4\simics\base\time.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.4\simics\devs\ram.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.4\simics\devs\signal.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\1.4\dml-builtins.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.4\simics\simulator\python.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.4\simics\util\bitcount.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.4\simics\util\hashtab.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.4\simics\model-iface\register-view-read-only.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.4\simics\model-iface\register-view.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.4\simics\model-iface\int-register.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.4\simics\model-iface\bank-instrumentation.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.4\simics\model-iface\instrumentation-provider.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.4\simics\devs\io-memory.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.4\simics\device-api.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.4\simics\obsolete\6.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.4\simics\processor\generic-spr.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.4\simics\model-iface\breakpoints.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.4\simics\util\int128.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.4\simics\util\arith.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.4\simics\util\dbuffer.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.4\simics\base\sim-exception.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.4\simics\base\object-locks.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.4\simics\base\notifier.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.4\simics\base\hap-producer.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.4\simics\base\global-notifier.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.4\simics\base\event.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.4\simics\base\configuration.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.4\simics\base\log.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.4\simics\base\clock.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.4\simics\model-iface\cycle.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.4\simics\base\local-time.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.4\simics\base\bigtime.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.4\simics\base\duration.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.4\simics\base\callbacks.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.4\simics\util\frags.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.4\simics\util\swabber.dml
 */

#ifndef SIMICS_6_API
#define SIMICS_6_API
#endif

#include "T_import_dml14.h"
#include "T_import_dml14-protos.c"
static void  _DML_PIFACE_HRESET__signal__signal_lower(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    _DML_M_HRESET__signal__signal_lower(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static void  _DML_PIFACE_HRESET__signal__signal_raise(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    _DML_M_HRESET__signal__signal_raise(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static void  _DML_IFACE_HRESET__signal__signal_lower(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    _DML_M_HRESET__signal__signal_lower(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static void  _DML_IFACE_HRESET__signal__signal_raise(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    _DML_M_HRESET__signal__signal_raise(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static void  _DML_PIFACE_SRESET__signal__signal_lower(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    _DML_M_SRESET__signal__signal_lower(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static void  _DML_PIFACE_SRESET__signal__signal_raise(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    _DML_M_SRESET__signal__signal_raise(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static void  _DML_IFACE_SRESET__signal__signal_lower(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    _DML_M_SRESET__signal__signal_lower(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static void  _DML_IFACE_SRESET__signal__signal_raise(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    _DML_M_SRESET__signal__signal_raise(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static void  _DML_PIFACE_bank_obj_get__bank_instrumentation_subscribe__disable_connection_callbacks(conf_object_t *_obj, conf_object_t *connection)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    _DML_M_bank_obj_get__bank_instrumentation_subscribe__disable_connection_callbacks(_dev, connection);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static void  _DML_PIFACE_bank_obj_get__bank_instrumentation_subscribe__enable_connection_callbacks(conf_object_t *_obj, conf_object_t *connection)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    _DML_M_bank_obj_get__bank_instrumentation_subscribe__enable_connection_callbacks(_dev, connection);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static bank_callback_handle_t _DML_PIFACE_bank_obj_get__bank_instrumentation_subscribe__register_after_read(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_read_callback_t after_read, void  *user_data)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_bank_obj_get__bank_instrumentation_subscribe__register_after_read(_dev, connection, offset, size, after_read, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bank_callback_handle_t _DML_PIFACE_bank_obj_get__bank_instrumentation_subscribe__register_after_write(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_write_callback_t after_write, void  *user_data)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_bank_obj_get__bank_instrumentation_subscribe__register_after_write(_dev, connection, offset, size, after_write, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bank_callback_handle_t _DML_PIFACE_bank_obj_get__bank_instrumentation_subscribe__register_before_read(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_read_callback_t before_read, void  *user_data)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_bank_obj_get__bank_instrumentation_subscribe__register_before_read(_dev, connection, offset, size, before_read, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bank_callback_handle_t _DML_PIFACE_bank_obj_get__bank_instrumentation_subscribe__register_before_write(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_write_callback_t before_write, void  *user_data)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_bank_obj_get__bank_instrumentation_subscribe__register_before_write(_dev, connection, offset, size, before_write, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static void  _DML_PIFACE_bank_obj_get__bank_instrumentation_subscribe__remove_callback(conf_object_t *_obj, bank_callback_handle_t callback)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    _DML_M_bank_obj_get__bank_instrumentation_subscribe__remove_callback(_dev, callback);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static void  _DML_PIFACE_bank_obj_get__bank_instrumentation_subscribe__remove_connection_callbacks(conf_object_t *_obj, conf_object_t *connection)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    _DML_M_bank_obj_get__bank_instrumentation_subscribe__remove_connection_callbacks(_dev, connection);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static void  _DML_IFACE_bank_obj_get__bank_instrumentation_subscribe__disable_connection_callbacks(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    _DML_M_bank_obj_get__bank_instrumentation_subscribe__disable_connection_callbacks(_dev, connection);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static void  _DML_IFACE_bank_obj_get__bank_instrumentation_subscribe__enable_connection_callbacks(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    _DML_M_bank_obj_get__bank_instrumentation_subscribe__enable_connection_callbacks(_dev, connection);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static bank_callback_handle_t _DML_IFACE_bank_obj_get__bank_instrumentation_subscribe__register_after_read(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_read_callback_t after_read, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_bank_obj_get__bank_instrumentation_subscribe__register_after_read(_dev, connection, offset, size, after_read, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bank_callback_handle_t _DML_IFACE_bank_obj_get__bank_instrumentation_subscribe__register_after_write(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_write_callback_t after_write, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_bank_obj_get__bank_instrumentation_subscribe__register_after_write(_dev, connection, offset, size, after_write, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bank_callback_handle_t _DML_IFACE_bank_obj_get__bank_instrumentation_subscribe__register_before_read(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_read_callback_t before_read, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_bank_obj_get__bank_instrumentation_subscribe__register_before_read(_dev, connection, offset, size, before_read, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bank_callback_handle_t _DML_IFACE_bank_obj_get__bank_instrumentation_subscribe__register_before_write(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_write_callback_t before_write, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_bank_obj_get__bank_instrumentation_subscribe__register_before_write(_dev, connection, offset, size, before_write, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static void  _DML_IFACE_bank_obj_get__bank_instrumentation_subscribe__remove_callback(conf_object_t *_obj, bank_callback_handle_t callback)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    _DML_M_bank_obj_get__bank_instrumentation_subscribe__remove_callback(_dev, callback);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static void  _DML_IFACE_bank_obj_get__bank_instrumentation_subscribe__remove_connection_callbacks(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    _DML_M_bank_obj_get__bank_instrumentation_subscribe__remove_connection_callbacks(_dev, connection);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static attr_value_t _DML_PIFACE_bank_obj_get__instrumentation_order__get_connections(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_bank_obj_get__instrumentation_order__get_connections(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bool _DML_PIFACE_bank_obj_get__instrumentation_order__move_before(conf_object_t *_obj, conf_object_t *connection, conf_object_t *before)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bool _out0 = 0;
    _out0 = _DML_M_bank_obj_get__instrumentation_order__move_before(_dev, connection, before);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static attr_value_t _DML_IFACE_bank_obj_get__instrumentation_order__get_connections(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_bank_obj_get__instrumentation_order__get_connections(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bool _DML_IFACE_bank_obj_get__instrumentation_order__move_before(conf_object_t *_obj, conf_object_t *connection, conf_object_t *before)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bool _out0 = 0;
    _out0 = _DML_M_bank_obj_get__instrumentation_order__move_before(_dev, connection, before);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static exception_type_t _DML_PIFACE_bank_obj_get__io_memory__operation(conf_object_t *_obj, generic_transaction_t *mem_op, map_info_t map_info)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    exception_type_t _out0 = 0LL;
    _out0 = _DML_M_bank_obj_get__io_memory__operation(_dev, mem_op, map_info);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static exception_type_t _DML_IFACE_bank_obj_get__io_memory__operation(conf_object_t *_obj, generic_transaction_t *mem_op, map_info_t map_info)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    exception_type_t _out0 = 0LL;
    _out0 = _DML_M_bank_obj_get__io_memory__operation(_dev, mem_op, map_info);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bool _DML_PIFACE_bank_obj_get__register_view__big_endian_bitorder(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bool _out0 = 0;
    _out0 = _DML_M_bank_obj_get__register_view__big_endian_bitorder(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static char const *_DML_PIFACE_bank_obj_get__register_view__description(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    char const *_out0 = NULL;
    _out0 = _DML_M_bank_obj_get__register_view__description(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static uint64 _DML_PIFACE_bank_obj_get__register_view__get_register_value(conf_object_t *_obj, uint32 reg)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    uint64 _out0 = 0LL;
    _out0 = _DML_M_bank_obj_get__register_view__get_register_value(_dev, reg);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static uint32 _DML_PIFACE_bank_obj_get__register_view__number_of_registers(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    uint32 _out0 = 0LL;
    _out0 = _DML_M_bank_obj_get__register_view__number_of_registers(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static attr_value_t _DML_PIFACE_bank_obj_get__register_view__register_info(conf_object_t *_obj, uint32 reg)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_bank_obj_get__register_view__register_info(_dev, reg);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static void  _DML_PIFACE_bank_obj_get__register_view__set_register_value(conf_object_t *_obj, uint32 reg, uint64 val)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    _DML_M_bank_obj_get__register_view__set_register_value(_dev, reg, val);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static bool _DML_IFACE_bank_obj_get__register_view__big_endian_bitorder(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bool _out0 = 0;
    _out0 = _DML_M_bank_obj_get__register_view__big_endian_bitorder(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static char const *_DML_IFACE_bank_obj_get__register_view__description(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    char const *_out0 = NULL;
    _out0 = _DML_M_bank_obj_get__register_view__description(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static uint64 _DML_IFACE_bank_obj_get__register_view__get_register_value(conf_object_t *_obj, uint32 reg)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint64 _out0 = 0LL;
    _out0 = _DML_M_bank_obj_get__register_view__get_register_value(_dev, reg);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static uint32 _DML_IFACE_bank_obj_get__register_view__number_of_registers(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint32 _out0 = 0LL;
    _out0 = _DML_M_bank_obj_get__register_view__number_of_registers(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static attr_value_t _DML_IFACE_bank_obj_get__register_view__register_info(conf_object_t *_obj, uint32 reg)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_bank_obj_get__register_view__register_info(_dev, reg);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static void  _DML_IFACE_bank_obj_get__register_view__set_register_value(conf_object_t *_obj, uint32 reg, uint64 val)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    _DML_M_bank_obj_get__register_view__set_register_value(_dev, reg, val);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static attr_value_t _DML_PIFACE_bank_obj_get__register_view_catalog__register_names(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_bank_obj_get__register_view_catalog__register_names(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static attr_value_t _DML_PIFACE_bank_obj_get__register_view_catalog__register_offsets(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_bank_obj_get__register_view_catalog__register_offsets(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static attr_value_t _DML_IFACE_bank_obj_get__register_view_catalog__register_names(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_bank_obj_get__register_view_catalog__register_names(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static attr_value_t _DML_IFACE_bank_obj_get__register_view_catalog__register_offsets(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_bank_obj_get__register_view_catalog__register_offsets(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bool _DML_PIFACE_bank_obj_get__register_view_read_only__is_read_only(conf_object_t *_obj, uint32 reg)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bool _out0 = 0;
    _out0 = _DML_M_bank_obj_get__register_view_read_only__is_read_only(_dev, reg);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bool _DML_IFACE_bank_obj_get__register_view_read_only__is_read_only(conf_object_t *_obj, uint32 reg)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bool _out0 = 0;
    _out0 = _DML_M_bank_obj_get__register_view_read_only__is_read_only(_dev, reg);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static void  _DML_PIFACE_field_regs__bank_instrumentation_subscribe__disable_connection_callbacks(conf_object_t *_obj, conf_object_t *connection)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    _DML_M_field_regs__bank_instrumentation_subscribe__disable_connection_callbacks(_dev, connection);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static void  _DML_PIFACE_field_regs__bank_instrumentation_subscribe__enable_connection_callbacks(conf_object_t *_obj, conf_object_t *connection)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    _DML_M_field_regs__bank_instrumentation_subscribe__enable_connection_callbacks(_dev, connection);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static bank_callback_handle_t _DML_PIFACE_field_regs__bank_instrumentation_subscribe__register_after_read(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_read_callback_t after_read, void  *user_data)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_field_regs__bank_instrumentation_subscribe__register_after_read(_dev, connection, offset, size, after_read, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bank_callback_handle_t _DML_PIFACE_field_regs__bank_instrumentation_subscribe__register_after_write(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_write_callback_t after_write, void  *user_data)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_field_regs__bank_instrumentation_subscribe__register_after_write(_dev, connection, offset, size, after_write, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bank_callback_handle_t _DML_PIFACE_field_regs__bank_instrumentation_subscribe__register_before_read(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_read_callback_t before_read, void  *user_data)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_field_regs__bank_instrumentation_subscribe__register_before_read(_dev, connection, offset, size, before_read, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bank_callback_handle_t _DML_PIFACE_field_regs__bank_instrumentation_subscribe__register_before_write(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_write_callback_t before_write, void  *user_data)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_field_regs__bank_instrumentation_subscribe__register_before_write(_dev, connection, offset, size, before_write, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static void  _DML_PIFACE_field_regs__bank_instrumentation_subscribe__remove_callback(conf_object_t *_obj, bank_callback_handle_t callback)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    _DML_M_field_regs__bank_instrumentation_subscribe__remove_callback(_dev, callback);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static void  _DML_PIFACE_field_regs__bank_instrumentation_subscribe__remove_connection_callbacks(conf_object_t *_obj, conf_object_t *connection)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    _DML_M_field_regs__bank_instrumentation_subscribe__remove_connection_callbacks(_dev, connection);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static void  _DML_IFACE_field_regs__bank_instrumentation_subscribe__disable_connection_callbacks(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    _DML_M_field_regs__bank_instrumentation_subscribe__disable_connection_callbacks(_dev, connection);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static void  _DML_IFACE_field_regs__bank_instrumentation_subscribe__enable_connection_callbacks(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    _DML_M_field_regs__bank_instrumentation_subscribe__enable_connection_callbacks(_dev, connection);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static bank_callback_handle_t _DML_IFACE_field_regs__bank_instrumentation_subscribe__register_after_read(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_read_callback_t after_read, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_field_regs__bank_instrumentation_subscribe__register_after_read(_dev, connection, offset, size, after_read, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bank_callback_handle_t _DML_IFACE_field_regs__bank_instrumentation_subscribe__register_after_write(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_write_callback_t after_write, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_field_regs__bank_instrumentation_subscribe__register_after_write(_dev, connection, offset, size, after_write, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bank_callback_handle_t _DML_IFACE_field_regs__bank_instrumentation_subscribe__register_before_read(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_read_callback_t before_read, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_field_regs__bank_instrumentation_subscribe__register_before_read(_dev, connection, offset, size, before_read, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bank_callback_handle_t _DML_IFACE_field_regs__bank_instrumentation_subscribe__register_before_write(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_write_callback_t before_write, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_field_regs__bank_instrumentation_subscribe__register_before_write(_dev, connection, offset, size, before_write, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static void  _DML_IFACE_field_regs__bank_instrumentation_subscribe__remove_callback(conf_object_t *_obj, bank_callback_handle_t callback)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    _DML_M_field_regs__bank_instrumentation_subscribe__remove_callback(_dev, callback);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static void  _DML_IFACE_field_regs__bank_instrumentation_subscribe__remove_connection_callbacks(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    _DML_M_field_regs__bank_instrumentation_subscribe__remove_connection_callbacks(_dev, connection);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static attr_value_t _DML_PIFACE_field_regs__instrumentation_order__get_connections(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_field_regs__instrumentation_order__get_connections(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bool _DML_PIFACE_field_regs__instrumentation_order__move_before(conf_object_t *_obj, conf_object_t *connection, conf_object_t *before)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bool _out0 = 0;
    _out0 = _DML_M_field_regs__instrumentation_order__move_before(_dev, connection, before);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static attr_value_t _DML_IFACE_field_regs__instrumentation_order__get_connections(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_field_regs__instrumentation_order__get_connections(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bool _DML_IFACE_field_regs__instrumentation_order__move_before(conf_object_t *_obj, conf_object_t *connection, conf_object_t *before)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bool _out0 = 0;
    _out0 = _DML_M_field_regs__instrumentation_order__move_before(_dev, connection, before);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static exception_type_t _DML_PIFACE_field_regs__io_memory__operation(conf_object_t *_obj, generic_transaction_t *mem_op, map_info_t map_info)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    exception_type_t _out0 = 0LL;
    _out0 = _DML_M_field_regs__io_memory__operation(_dev, mem_op, map_info);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static exception_type_t _DML_IFACE_field_regs__io_memory__operation(conf_object_t *_obj, generic_transaction_t *mem_op, map_info_t map_info)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    exception_type_t _out0 = 0LL;
    _out0 = _DML_M_field_regs__io_memory__operation(_dev, mem_op, map_info);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bool _DML_PIFACE_field_regs__register_view__big_endian_bitorder(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bool _out0 = 0;
    _out0 = _DML_M_field_regs__register_view__big_endian_bitorder(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static char const *_DML_PIFACE_field_regs__register_view__description(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    char const *_out0 = NULL;
    _out0 = _DML_M_field_regs__register_view__description(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static uint64 _DML_PIFACE_field_regs__register_view__get_register_value(conf_object_t *_obj, uint32 reg)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    uint64 _out0 = 0LL;
    _out0 = _DML_M_field_regs__register_view__get_register_value(_dev, reg);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static uint32 _DML_PIFACE_field_regs__register_view__number_of_registers(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    uint32 _out0 = 0LL;
    _out0 = _DML_M_field_regs__register_view__number_of_registers(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static attr_value_t _DML_PIFACE_field_regs__register_view__register_info(conf_object_t *_obj, uint32 reg)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_field_regs__register_view__register_info(_dev, reg);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static void  _DML_PIFACE_field_regs__register_view__set_register_value(conf_object_t *_obj, uint32 reg, uint64 val)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    _DML_M_field_regs__register_view__set_register_value(_dev, reg, val);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static bool _DML_IFACE_field_regs__register_view__big_endian_bitorder(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bool _out0 = 0;
    _out0 = _DML_M_field_regs__register_view__big_endian_bitorder(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static char const *_DML_IFACE_field_regs__register_view__description(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    char const *_out0 = NULL;
    _out0 = _DML_M_field_regs__register_view__description(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static uint64 _DML_IFACE_field_regs__register_view__get_register_value(conf_object_t *_obj, uint32 reg)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint64 _out0 = 0LL;
    _out0 = _DML_M_field_regs__register_view__get_register_value(_dev, reg);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static uint32 _DML_IFACE_field_regs__register_view__number_of_registers(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint32 _out0 = 0LL;
    _out0 = _DML_M_field_regs__register_view__number_of_registers(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static attr_value_t _DML_IFACE_field_regs__register_view__register_info(conf_object_t *_obj, uint32 reg)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_field_regs__register_view__register_info(_dev, reg);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static void  _DML_IFACE_field_regs__register_view__set_register_value(conf_object_t *_obj, uint32 reg, uint64 val)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    _DML_M_field_regs__register_view__set_register_value(_dev, reg, val);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static attr_value_t _DML_PIFACE_field_regs__register_view_catalog__register_names(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_field_regs__register_view_catalog__register_names(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static attr_value_t _DML_PIFACE_field_regs__register_view_catalog__register_offsets(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_field_regs__register_view_catalog__register_offsets(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static attr_value_t _DML_IFACE_field_regs__register_view_catalog__register_names(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_field_regs__register_view_catalog__register_names(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static attr_value_t _DML_IFACE_field_regs__register_view_catalog__register_offsets(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_field_regs__register_view_catalog__register_offsets(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bool _DML_PIFACE_field_regs__register_view_read_only__is_read_only(conf_object_t *_obj, uint32 reg)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bool _out0 = 0;
    _out0 = _DML_M_field_regs__register_view_read_only__is_read_only(_dev, reg);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bool _DML_IFACE_field_regs__register_view_read_only__is_read_only(conf_object_t *_obj, uint32 reg)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bool _out0 = 0;
    _out0 = _DML_M_field_regs__register_view_read_only__is_read_only(_dev, reg);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static exception_type_t _DML_IFACE_io_memory__operation(conf_object_t *_obj, generic_transaction_t *mem_op, map_info_t map_info)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    exception_type_t _out0 = 0LL;
    _out0 = _DML_M_io_memory__operation(_dev, mem_op, map_info);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static void  _DML_PIFACE_io_memory_access_bank__bank_instrumentation_subscribe__disable_connection_callbacks(conf_object_t *_obj, conf_object_t *connection)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    _DML_M_io_memory_access_bank__bank_instrumentation_subscribe__disable_connection_callbacks(_dev, connection);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static void  _DML_PIFACE_io_memory_access_bank__bank_instrumentation_subscribe__enable_connection_callbacks(conf_object_t *_obj, conf_object_t *connection)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    _DML_M_io_memory_access_bank__bank_instrumentation_subscribe__enable_connection_callbacks(_dev, connection);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static bank_callback_handle_t _DML_PIFACE_io_memory_access_bank__bank_instrumentation_subscribe__register_after_read(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_read_callback_t after_read, void  *user_data)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_io_memory_access_bank__bank_instrumentation_subscribe__register_after_read(_dev, connection, offset, size, after_read, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bank_callback_handle_t _DML_PIFACE_io_memory_access_bank__bank_instrumentation_subscribe__register_after_write(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_write_callback_t after_write, void  *user_data)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_io_memory_access_bank__bank_instrumentation_subscribe__register_after_write(_dev, connection, offset, size, after_write, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bank_callback_handle_t _DML_PIFACE_io_memory_access_bank__bank_instrumentation_subscribe__register_before_read(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_read_callback_t before_read, void  *user_data)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_io_memory_access_bank__bank_instrumentation_subscribe__register_before_read(_dev, connection, offset, size, before_read, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bank_callback_handle_t _DML_PIFACE_io_memory_access_bank__bank_instrumentation_subscribe__register_before_write(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_write_callback_t before_write, void  *user_data)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_io_memory_access_bank__bank_instrumentation_subscribe__register_before_write(_dev, connection, offset, size, before_write, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static void  _DML_PIFACE_io_memory_access_bank__bank_instrumentation_subscribe__remove_callback(conf_object_t *_obj, bank_callback_handle_t callback)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    _DML_M_io_memory_access_bank__bank_instrumentation_subscribe__remove_callback(_dev, callback);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static void  _DML_PIFACE_io_memory_access_bank__bank_instrumentation_subscribe__remove_connection_callbacks(conf_object_t *_obj, conf_object_t *connection)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    _DML_M_io_memory_access_bank__bank_instrumentation_subscribe__remove_connection_callbacks(_dev, connection);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static void  _DML_IFACE_io_memory_access_bank__bank_instrumentation_subscribe__disable_connection_callbacks(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    _DML_M_io_memory_access_bank__bank_instrumentation_subscribe__disable_connection_callbacks(_dev, connection);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static void  _DML_IFACE_io_memory_access_bank__bank_instrumentation_subscribe__enable_connection_callbacks(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    _DML_M_io_memory_access_bank__bank_instrumentation_subscribe__enable_connection_callbacks(_dev, connection);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static bank_callback_handle_t _DML_IFACE_io_memory_access_bank__bank_instrumentation_subscribe__register_after_read(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_read_callback_t after_read, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_io_memory_access_bank__bank_instrumentation_subscribe__register_after_read(_dev, connection, offset, size, after_read, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bank_callback_handle_t _DML_IFACE_io_memory_access_bank__bank_instrumentation_subscribe__register_after_write(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_write_callback_t after_write, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_io_memory_access_bank__bank_instrumentation_subscribe__register_after_write(_dev, connection, offset, size, after_write, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bank_callback_handle_t _DML_IFACE_io_memory_access_bank__bank_instrumentation_subscribe__register_before_read(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_read_callback_t before_read, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_io_memory_access_bank__bank_instrumentation_subscribe__register_before_read(_dev, connection, offset, size, before_read, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bank_callback_handle_t _DML_IFACE_io_memory_access_bank__bank_instrumentation_subscribe__register_before_write(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_write_callback_t before_write, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_io_memory_access_bank__bank_instrumentation_subscribe__register_before_write(_dev, connection, offset, size, before_write, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static void  _DML_IFACE_io_memory_access_bank__bank_instrumentation_subscribe__remove_callback(conf_object_t *_obj, bank_callback_handle_t callback)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    _DML_M_io_memory_access_bank__bank_instrumentation_subscribe__remove_callback(_dev, callback);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static void  _DML_IFACE_io_memory_access_bank__bank_instrumentation_subscribe__remove_connection_callbacks(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    _DML_M_io_memory_access_bank__bank_instrumentation_subscribe__remove_connection_callbacks(_dev, connection);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static attr_value_t _DML_PIFACE_io_memory_access_bank__instrumentation_order__get_connections(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_io_memory_access_bank__instrumentation_order__get_connections(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bool _DML_PIFACE_io_memory_access_bank__instrumentation_order__move_before(conf_object_t *_obj, conf_object_t *connection, conf_object_t *before)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bool _out0 = 0;
    _out0 = _DML_M_io_memory_access_bank__instrumentation_order__move_before(_dev, connection, before);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static attr_value_t _DML_IFACE_io_memory_access_bank__instrumentation_order__get_connections(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_io_memory_access_bank__instrumentation_order__get_connections(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bool _DML_IFACE_io_memory_access_bank__instrumentation_order__move_before(conf_object_t *_obj, conf_object_t *connection, conf_object_t *before)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bool _out0 = 0;
    _out0 = _DML_M_io_memory_access_bank__instrumentation_order__move_before(_dev, connection, before);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static exception_type_t _DML_PIFACE_io_memory_access_bank__io_memory__operation(conf_object_t *_obj, generic_transaction_t *mem_op, map_info_t map_info)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    exception_type_t _out0 = 0LL;
    _out0 = _DML_M_io_memory_access_bank__io_memory__operation(_dev, mem_op, map_info);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static exception_type_t _DML_IFACE_io_memory_access_bank__io_memory__operation(conf_object_t *_obj, generic_transaction_t *mem_op, map_info_t map_info)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    exception_type_t _out0 = 0LL;
    _out0 = _DML_M_io_memory_access_bank__io_memory__operation(_dev, mem_op, map_info);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bool _DML_PIFACE_io_memory_access_bank__register_view__big_endian_bitorder(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bool _out0 = 0;
    _out0 = _DML_M_io_memory_access_bank__register_view__big_endian_bitorder(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static char const *_DML_PIFACE_io_memory_access_bank__register_view__description(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    char const *_out0 = NULL;
    _out0 = _DML_M_io_memory_access_bank__register_view__description(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static uint64 _DML_PIFACE_io_memory_access_bank__register_view__get_register_value(conf_object_t *_obj, uint32 reg)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    uint64 _out0 = 0LL;
    _out0 = _DML_M_io_memory_access_bank__register_view__get_register_value(_dev, reg);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static uint32 _DML_PIFACE_io_memory_access_bank__register_view__number_of_registers(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    uint32 _out0 = 0LL;
    _out0 = _DML_M_io_memory_access_bank__register_view__number_of_registers(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static attr_value_t _DML_PIFACE_io_memory_access_bank__register_view__register_info(conf_object_t *_obj, uint32 reg)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_io_memory_access_bank__register_view__register_info(_dev, reg);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static void  _DML_PIFACE_io_memory_access_bank__register_view__set_register_value(conf_object_t *_obj, uint32 reg, uint64 val)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    _DML_M_io_memory_access_bank__register_view__set_register_value(_dev, reg, val);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static bool _DML_IFACE_io_memory_access_bank__register_view__big_endian_bitorder(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bool _out0 = 0;
    _out0 = _DML_M_io_memory_access_bank__register_view__big_endian_bitorder(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static char const *_DML_IFACE_io_memory_access_bank__register_view__description(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    char const *_out0 = NULL;
    _out0 = _DML_M_io_memory_access_bank__register_view__description(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static uint64 _DML_IFACE_io_memory_access_bank__register_view__get_register_value(conf_object_t *_obj, uint32 reg)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint64 _out0 = 0LL;
    _out0 = _DML_M_io_memory_access_bank__register_view__get_register_value(_dev, reg);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static uint32 _DML_IFACE_io_memory_access_bank__register_view__number_of_registers(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint32 _out0 = 0LL;
    _out0 = _DML_M_io_memory_access_bank__register_view__number_of_registers(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static attr_value_t _DML_IFACE_io_memory_access_bank__register_view__register_info(conf_object_t *_obj, uint32 reg)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_io_memory_access_bank__register_view__register_info(_dev, reg);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static void  _DML_IFACE_io_memory_access_bank__register_view__set_register_value(conf_object_t *_obj, uint32 reg, uint64 val)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    _DML_M_io_memory_access_bank__register_view__set_register_value(_dev, reg, val);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static attr_value_t _DML_PIFACE_io_memory_access_bank__register_view_catalog__register_names(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_io_memory_access_bank__register_view_catalog__register_names(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static attr_value_t _DML_PIFACE_io_memory_access_bank__register_view_catalog__register_offsets(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_io_memory_access_bank__register_view_catalog__register_offsets(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static attr_value_t _DML_IFACE_io_memory_access_bank__register_view_catalog__register_names(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_io_memory_access_bank__register_view_catalog__register_names(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static attr_value_t _DML_IFACE_io_memory_access_bank__register_view_catalog__register_offsets(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_io_memory_access_bank__register_view_catalog__register_offsets(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bool _DML_PIFACE_io_memory_access_bank__register_view_read_only__is_read_only(conf_object_t *_obj, uint32 reg)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bool _out0 = 0;
    _out0 = _DML_M_io_memory_access_bank__register_view_read_only__is_read_only(_dev, reg);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bool _DML_IFACE_io_memory_access_bank__register_view_read_only__is_read_only(conf_object_t *_obj, uint32 reg)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bool _out0 = 0;
    _out0 = _DML_M_io_memory_access_bank__register_view_read_only__is_read_only(_dev, reg);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static void  _DML_PIFACE_io_memory_access_bank_compat__bank_instrumentation_subscribe__disable_connection_callbacks(conf_object_t *_obj, conf_object_t *connection)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    _DML_M_io_memory_access_bank_compat__bank_instrumentation_subscribe__disable_connection_callbacks(_dev, connection);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static void  _DML_PIFACE_io_memory_access_bank_compat__bank_instrumentation_subscribe__enable_connection_callbacks(conf_object_t *_obj, conf_object_t *connection)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    _DML_M_io_memory_access_bank_compat__bank_instrumentation_subscribe__enable_connection_callbacks(_dev, connection);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static bank_callback_handle_t _DML_PIFACE_io_memory_access_bank_compat__bank_instrumentation_subscribe__register_after_read(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_read_callback_t after_read, void  *user_data)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_io_memory_access_bank_compat__bank_instrumentation_subscribe__register_after_read(_dev, connection, offset, size, after_read, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bank_callback_handle_t _DML_PIFACE_io_memory_access_bank_compat__bank_instrumentation_subscribe__register_after_write(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_write_callback_t after_write, void  *user_data)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_io_memory_access_bank_compat__bank_instrumentation_subscribe__register_after_write(_dev, connection, offset, size, after_write, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bank_callback_handle_t _DML_PIFACE_io_memory_access_bank_compat__bank_instrumentation_subscribe__register_before_read(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_read_callback_t before_read, void  *user_data)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_io_memory_access_bank_compat__bank_instrumentation_subscribe__register_before_read(_dev, connection, offset, size, before_read, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bank_callback_handle_t _DML_PIFACE_io_memory_access_bank_compat__bank_instrumentation_subscribe__register_before_write(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_write_callback_t before_write, void  *user_data)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_io_memory_access_bank_compat__bank_instrumentation_subscribe__register_before_write(_dev, connection, offset, size, before_write, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static void  _DML_PIFACE_io_memory_access_bank_compat__bank_instrumentation_subscribe__remove_callback(conf_object_t *_obj, bank_callback_handle_t callback)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    _DML_M_io_memory_access_bank_compat__bank_instrumentation_subscribe__remove_callback(_dev, callback);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static void  _DML_PIFACE_io_memory_access_bank_compat__bank_instrumentation_subscribe__remove_connection_callbacks(conf_object_t *_obj, conf_object_t *connection)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    _DML_M_io_memory_access_bank_compat__bank_instrumentation_subscribe__remove_connection_callbacks(_dev, connection);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static void  _DML_IFACE_io_memory_access_bank_compat__bank_instrumentation_subscribe__disable_connection_callbacks(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    _DML_M_io_memory_access_bank_compat__bank_instrumentation_subscribe__disable_connection_callbacks(_dev, connection);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static void  _DML_IFACE_io_memory_access_bank_compat__bank_instrumentation_subscribe__enable_connection_callbacks(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    _DML_M_io_memory_access_bank_compat__bank_instrumentation_subscribe__enable_connection_callbacks(_dev, connection);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static bank_callback_handle_t _DML_IFACE_io_memory_access_bank_compat__bank_instrumentation_subscribe__register_after_read(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_read_callback_t after_read, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_io_memory_access_bank_compat__bank_instrumentation_subscribe__register_after_read(_dev, connection, offset, size, after_read, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bank_callback_handle_t _DML_IFACE_io_memory_access_bank_compat__bank_instrumentation_subscribe__register_after_write(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_write_callback_t after_write, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_io_memory_access_bank_compat__bank_instrumentation_subscribe__register_after_write(_dev, connection, offset, size, after_write, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bank_callback_handle_t _DML_IFACE_io_memory_access_bank_compat__bank_instrumentation_subscribe__register_before_read(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_read_callback_t before_read, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_io_memory_access_bank_compat__bank_instrumentation_subscribe__register_before_read(_dev, connection, offset, size, before_read, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bank_callback_handle_t _DML_IFACE_io_memory_access_bank_compat__bank_instrumentation_subscribe__register_before_write(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_write_callback_t before_write, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_io_memory_access_bank_compat__bank_instrumentation_subscribe__register_before_write(_dev, connection, offset, size, before_write, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static void  _DML_IFACE_io_memory_access_bank_compat__bank_instrumentation_subscribe__remove_callback(conf_object_t *_obj, bank_callback_handle_t callback)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    _DML_M_io_memory_access_bank_compat__bank_instrumentation_subscribe__remove_callback(_dev, callback);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static void  _DML_IFACE_io_memory_access_bank_compat__bank_instrumentation_subscribe__remove_connection_callbacks(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    _DML_M_io_memory_access_bank_compat__bank_instrumentation_subscribe__remove_connection_callbacks(_dev, connection);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static attr_value_t _DML_PIFACE_io_memory_access_bank_compat__instrumentation_order__get_connections(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_io_memory_access_bank_compat__instrumentation_order__get_connections(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bool _DML_PIFACE_io_memory_access_bank_compat__instrumentation_order__move_before(conf_object_t *_obj, conf_object_t *connection, conf_object_t *before)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bool _out0 = 0;
    _out0 = _DML_M_io_memory_access_bank_compat__instrumentation_order__move_before(_dev, connection, before);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static attr_value_t _DML_IFACE_io_memory_access_bank_compat__instrumentation_order__get_connections(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_io_memory_access_bank_compat__instrumentation_order__get_connections(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bool _DML_IFACE_io_memory_access_bank_compat__instrumentation_order__move_before(conf_object_t *_obj, conf_object_t *connection, conf_object_t *before)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bool _out0 = 0;
    _out0 = _DML_M_io_memory_access_bank_compat__instrumentation_order__move_before(_dev, connection, before);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static exception_type_t _DML_PIFACE_io_memory_access_bank_compat__io_memory__operation(conf_object_t *_obj, generic_transaction_t *mem_op, map_info_t map_info)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    exception_type_t _out0 = 0LL;
    _out0 = _DML_M_io_memory_access_bank_compat__io_memory__operation(_dev, mem_op, map_info);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static exception_type_t _DML_IFACE_io_memory_access_bank_compat__io_memory__operation(conf_object_t *_obj, generic_transaction_t *mem_op, map_info_t map_info)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    exception_type_t _out0 = 0LL;
    _out0 = _DML_M_io_memory_access_bank_compat__io_memory__operation(_dev, mem_op, map_info);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bool _DML_PIFACE_io_memory_access_bank_compat__register_view__big_endian_bitorder(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bool _out0 = 0;
    _out0 = _DML_M_io_memory_access_bank_compat__register_view__big_endian_bitorder(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static char const *_DML_PIFACE_io_memory_access_bank_compat__register_view__description(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    char const *_out0 = NULL;
    _out0 = _DML_M_io_memory_access_bank_compat__register_view__description(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static uint64 _DML_PIFACE_io_memory_access_bank_compat__register_view__get_register_value(conf_object_t *_obj, uint32 reg)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    uint64 _out0 = 0LL;
    _out0 = _DML_M_io_memory_access_bank_compat__register_view__get_register_value(_dev, reg);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static uint32 _DML_PIFACE_io_memory_access_bank_compat__register_view__number_of_registers(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    uint32 _out0 = 0LL;
    _out0 = _DML_M_io_memory_access_bank_compat__register_view__number_of_registers(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static attr_value_t _DML_PIFACE_io_memory_access_bank_compat__register_view__register_info(conf_object_t *_obj, uint32 reg)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_io_memory_access_bank_compat__register_view__register_info(_dev, reg);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static void  _DML_PIFACE_io_memory_access_bank_compat__register_view__set_register_value(conf_object_t *_obj, uint32 reg, uint64 val)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    _DML_M_io_memory_access_bank_compat__register_view__set_register_value(_dev, reg, val);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static bool _DML_IFACE_io_memory_access_bank_compat__register_view__big_endian_bitorder(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bool _out0 = 0;
    _out0 = _DML_M_io_memory_access_bank_compat__register_view__big_endian_bitorder(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static char const *_DML_IFACE_io_memory_access_bank_compat__register_view__description(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    char const *_out0 = NULL;
    _out0 = _DML_M_io_memory_access_bank_compat__register_view__description(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static uint64 _DML_IFACE_io_memory_access_bank_compat__register_view__get_register_value(conf_object_t *_obj, uint32 reg)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint64 _out0 = 0LL;
    _out0 = _DML_M_io_memory_access_bank_compat__register_view__get_register_value(_dev, reg);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static uint32 _DML_IFACE_io_memory_access_bank_compat__register_view__number_of_registers(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint32 _out0 = 0LL;
    _out0 = _DML_M_io_memory_access_bank_compat__register_view__number_of_registers(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static attr_value_t _DML_IFACE_io_memory_access_bank_compat__register_view__register_info(conf_object_t *_obj, uint32 reg)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_io_memory_access_bank_compat__register_view__register_info(_dev, reg);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static void  _DML_IFACE_io_memory_access_bank_compat__register_view__set_register_value(conf_object_t *_obj, uint32 reg, uint64 val)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    _DML_M_io_memory_access_bank_compat__register_view__set_register_value(_dev, reg, val);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static attr_value_t _DML_PIFACE_io_memory_access_bank_compat__register_view_catalog__register_names(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_io_memory_access_bank_compat__register_view_catalog__register_names(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static attr_value_t _DML_PIFACE_io_memory_access_bank_compat__register_view_catalog__register_offsets(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_io_memory_access_bank_compat__register_view_catalog__register_offsets(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static attr_value_t _DML_IFACE_io_memory_access_bank_compat__register_view_catalog__register_names(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_io_memory_access_bank_compat__register_view_catalog__register_names(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static attr_value_t _DML_IFACE_io_memory_access_bank_compat__register_view_catalog__register_offsets(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_io_memory_access_bank_compat__register_view_catalog__register_offsets(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bool _DML_PIFACE_io_memory_access_bank_compat__register_view_read_only__is_read_only(conf_object_t *_obj, uint32 reg)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bool _out0 = 0;
    _out0 = _DML_M_io_memory_access_bank_compat__register_view_read_only__is_read_only(_dev, reg);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bool _DML_IFACE_io_memory_access_bank_compat__register_view_read_only__is_read_only(conf_object_t *_obj, uint32 reg)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bool _out0 = 0;
    _out0 = _DML_M_io_memory_access_bank_compat__register_view_read_only__is_read_only(_dev, reg);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static void  _DML_PIFACE_len_compat_testbank__bank_instrumentation_subscribe__disable_connection_callbacks(conf_object_t *_obj, conf_object_t *connection)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    _DML_M_len_compat_testbank__bank_instrumentation_subscribe__disable_connection_callbacks(_dev, connection);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static void  _DML_PIFACE_len_compat_testbank__bank_instrumentation_subscribe__enable_connection_callbacks(conf_object_t *_obj, conf_object_t *connection)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    _DML_M_len_compat_testbank__bank_instrumentation_subscribe__enable_connection_callbacks(_dev, connection);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static bank_callback_handle_t _DML_PIFACE_len_compat_testbank__bank_instrumentation_subscribe__register_after_read(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_read_callback_t after_read, void  *user_data)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_len_compat_testbank__bank_instrumentation_subscribe__register_after_read(_dev, connection, offset, size, after_read, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bank_callback_handle_t _DML_PIFACE_len_compat_testbank__bank_instrumentation_subscribe__register_after_write(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_write_callback_t after_write, void  *user_data)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_len_compat_testbank__bank_instrumentation_subscribe__register_after_write(_dev, connection, offset, size, after_write, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bank_callback_handle_t _DML_PIFACE_len_compat_testbank__bank_instrumentation_subscribe__register_before_read(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_read_callback_t before_read, void  *user_data)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_len_compat_testbank__bank_instrumentation_subscribe__register_before_read(_dev, connection, offset, size, before_read, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bank_callback_handle_t _DML_PIFACE_len_compat_testbank__bank_instrumentation_subscribe__register_before_write(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_write_callback_t before_write, void  *user_data)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_len_compat_testbank__bank_instrumentation_subscribe__register_before_write(_dev, connection, offset, size, before_write, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static void  _DML_PIFACE_len_compat_testbank__bank_instrumentation_subscribe__remove_callback(conf_object_t *_obj, bank_callback_handle_t callback)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    _DML_M_len_compat_testbank__bank_instrumentation_subscribe__remove_callback(_dev, callback);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static void  _DML_PIFACE_len_compat_testbank__bank_instrumentation_subscribe__remove_connection_callbacks(conf_object_t *_obj, conf_object_t *connection)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    _DML_M_len_compat_testbank__bank_instrumentation_subscribe__remove_connection_callbacks(_dev, connection);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static void  _DML_IFACE_len_compat_testbank__bank_instrumentation_subscribe__disable_connection_callbacks(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    _DML_M_len_compat_testbank__bank_instrumentation_subscribe__disable_connection_callbacks(_dev, connection);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static void  _DML_IFACE_len_compat_testbank__bank_instrumentation_subscribe__enable_connection_callbacks(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    _DML_M_len_compat_testbank__bank_instrumentation_subscribe__enable_connection_callbacks(_dev, connection);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static bank_callback_handle_t _DML_IFACE_len_compat_testbank__bank_instrumentation_subscribe__register_after_read(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_read_callback_t after_read, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_len_compat_testbank__bank_instrumentation_subscribe__register_after_read(_dev, connection, offset, size, after_read, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bank_callback_handle_t _DML_IFACE_len_compat_testbank__bank_instrumentation_subscribe__register_after_write(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_write_callback_t after_write, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_len_compat_testbank__bank_instrumentation_subscribe__register_after_write(_dev, connection, offset, size, after_write, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bank_callback_handle_t _DML_IFACE_len_compat_testbank__bank_instrumentation_subscribe__register_before_read(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_read_callback_t before_read, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_len_compat_testbank__bank_instrumentation_subscribe__register_before_read(_dev, connection, offset, size, before_read, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bank_callback_handle_t _DML_IFACE_len_compat_testbank__bank_instrumentation_subscribe__register_before_write(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_write_callback_t before_write, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_len_compat_testbank__bank_instrumentation_subscribe__register_before_write(_dev, connection, offset, size, before_write, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static void  _DML_IFACE_len_compat_testbank__bank_instrumentation_subscribe__remove_callback(conf_object_t *_obj, bank_callback_handle_t callback)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    _DML_M_len_compat_testbank__bank_instrumentation_subscribe__remove_callback(_dev, callback);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static void  _DML_IFACE_len_compat_testbank__bank_instrumentation_subscribe__remove_connection_callbacks(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    _DML_M_len_compat_testbank__bank_instrumentation_subscribe__remove_connection_callbacks(_dev, connection);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static attr_value_t _DML_PIFACE_len_compat_testbank__instrumentation_order__get_connections(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_len_compat_testbank__instrumentation_order__get_connections(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bool _DML_PIFACE_len_compat_testbank__instrumentation_order__move_before(conf_object_t *_obj, conf_object_t *connection, conf_object_t *before)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bool _out0 = 0;
    _out0 = _DML_M_len_compat_testbank__instrumentation_order__move_before(_dev, connection, before);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static attr_value_t _DML_IFACE_len_compat_testbank__instrumentation_order__get_connections(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_len_compat_testbank__instrumentation_order__get_connections(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bool _DML_IFACE_len_compat_testbank__instrumentation_order__move_before(conf_object_t *_obj, conf_object_t *connection, conf_object_t *before)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bool _out0 = 0;
    _out0 = _DML_M_len_compat_testbank__instrumentation_order__move_before(_dev, connection, before);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static exception_type_t _DML_PIFACE_len_compat_testbank__io_memory__operation(conf_object_t *_obj, generic_transaction_t *mem_op, map_info_t map_info)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    exception_type_t _out0 = 0LL;
    _out0 = _DML_M_len_compat_testbank__io_memory__operation(_dev, mem_op, map_info);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static exception_type_t _DML_IFACE_len_compat_testbank__io_memory__operation(conf_object_t *_obj, generic_transaction_t *mem_op, map_info_t map_info)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    exception_type_t _out0 = 0LL;
    _out0 = _DML_M_len_compat_testbank__io_memory__operation(_dev, mem_op, map_info);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bool _DML_PIFACE_len_compat_testbank__register_view__big_endian_bitorder(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bool _out0 = 0;
    _out0 = _DML_M_len_compat_testbank__register_view__big_endian_bitorder(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static char const *_DML_PIFACE_len_compat_testbank__register_view__description(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    char const *_out0 = NULL;
    _out0 = _DML_M_len_compat_testbank__register_view__description(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static uint64 _DML_PIFACE_len_compat_testbank__register_view__get_register_value(conf_object_t *_obj, uint32 reg)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    uint64 _out0 = 0LL;
    _out0 = _DML_M_len_compat_testbank__register_view__get_register_value(_dev, reg);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static uint32 _DML_PIFACE_len_compat_testbank__register_view__number_of_registers(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    uint32 _out0 = 0LL;
    _out0 = _DML_M_len_compat_testbank__register_view__number_of_registers(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static attr_value_t _DML_PIFACE_len_compat_testbank__register_view__register_info(conf_object_t *_obj, uint32 reg)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_len_compat_testbank__register_view__register_info(_dev, reg);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static void  _DML_PIFACE_len_compat_testbank__register_view__set_register_value(conf_object_t *_obj, uint32 reg, uint64 val)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    _DML_M_len_compat_testbank__register_view__set_register_value(_dev, reg, val);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static bool _DML_IFACE_len_compat_testbank__register_view__big_endian_bitorder(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bool _out0 = 0;
    _out0 = _DML_M_len_compat_testbank__register_view__big_endian_bitorder(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static char const *_DML_IFACE_len_compat_testbank__register_view__description(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    char const *_out0 = NULL;
    _out0 = _DML_M_len_compat_testbank__register_view__description(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static uint64 _DML_IFACE_len_compat_testbank__register_view__get_register_value(conf_object_t *_obj, uint32 reg)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint64 _out0 = 0LL;
    _out0 = _DML_M_len_compat_testbank__register_view__get_register_value(_dev, reg);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static uint32 _DML_IFACE_len_compat_testbank__register_view__number_of_registers(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint32 _out0 = 0LL;
    _out0 = _DML_M_len_compat_testbank__register_view__number_of_registers(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static attr_value_t _DML_IFACE_len_compat_testbank__register_view__register_info(conf_object_t *_obj, uint32 reg)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_len_compat_testbank__register_view__register_info(_dev, reg);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static void  _DML_IFACE_len_compat_testbank__register_view__set_register_value(conf_object_t *_obj, uint32 reg, uint64 val)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    _DML_M_len_compat_testbank__register_view__set_register_value(_dev, reg, val);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static attr_value_t _DML_PIFACE_len_compat_testbank__register_view_catalog__register_names(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_len_compat_testbank__register_view_catalog__register_names(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static attr_value_t _DML_PIFACE_len_compat_testbank__register_view_catalog__register_offsets(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_len_compat_testbank__register_view_catalog__register_offsets(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static attr_value_t _DML_IFACE_len_compat_testbank__register_view_catalog__register_names(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_len_compat_testbank__register_view_catalog__register_names(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static attr_value_t _DML_IFACE_len_compat_testbank__register_view_catalog__register_offsets(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_len_compat_testbank__register_view_catalog__register_offsets(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bool _DML_PIFACE_len_compat_testbank__register_view_read_only__is_read_only(conf_object_t *_obj, uint32 reg)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bool _out0 = 0;
    _out0 = _DML_M_len_compat_testbank__register_view_read_only__is_read_only(_dev, reg);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bool _DML_IFACE_len_compat_testbank__register_view_read_only__is_read_only(conf_object_t *_obj, uint32 reg)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bool _out0 = 0;
    _out0 = _DML_M_len_compat_testbank__register_view_read_only__is_read_only(_dev, reg);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static void  _DML_PIFACE_overridden_bank__bank_instrumentation_subscribe__disable_connection_callbacks(conf_object_t *_obj, conf_object_t *connection)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    _DML_M_overridden_bank__bank_instrumentation_subscribe__disable_connection_callbacks(_dev, connection);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static void  _DML_PIFACE_overridden_bank__bank_instrumentation_subscribe__enable_connection_callbacks(conf_object_t *_obj, conf_object_t *connection)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    _DML_M_overridden_bank__bank_instrumentation_subscribe__enable_connection_callbacks(_dev, connection);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static bank_callback_handle_t _DML_PIFACE_overridden_bank__bank_instrumentation_subscribe__register_after_read(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_read_callback_t after_read, void  *user_data)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_overridden_bank__bank_instrumentation_subscribe__register_after_read(_dev, connection, offset, size, after_read, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bank_callback_handle_t _DML_PIFACE_overridden_bank__bank_instrumentation_subscribe__register_after_write(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_write_callback_t after_write, void  *user_data)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_overridden_bank__bank_instrumentation_subscribe__register_after_write(_dev, connection, offset, size, after_write, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bank_callback_handle_t _DML_PIFACE_overridden_bank__bank_instrumentation_subscribe__register_before_read(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_read_callback_t before_read, void  *user_data)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_overridden_bank__bank_instrumentation_subscribe__register_before_read(_dev, connection, offset, size, before_read, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bank_callback_handle_t _DML_PIFACE_overridden_bank__bank_instrumentation_subscribe__register_before_write(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_write_callback_t before_write, void  *user_data)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_overridden_bank__bank_instrumentation_subscribe__register_before_write(_dev, connection, offset, size, before_write, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static void  _DML_PIFACE_overridden_bank__bank_instrumentation_subscribe__remove_callback(conf_object_t *_obj, bank_callback_handle_t callback)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    _DML_M_overridden_bank__bank_instrumentation_subscribe__remove_callback(_dev, callback);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static void  _DML_PIFACE_overridden_bank__bank_instrumentation_subscribe__remove_connection_callbacks(conf_object_t *_obj, conf_object_t *connection)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    _DML_M_overridden_bank__bank_instrumentation_subscribe__remove_connection_callbacks(_dev, connection);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static void  _DML_IFACE_overridden_bank__bank_instrumentation_subscribe__disable_connection_callbacks(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    _DML_M_overridden_bank__bank_instrumentation_subscribe__disable_connection_callbacks(_dev, connection);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static void  _DML_IFACE_overridden_bank__bank_instrumentation_subscribe__enable_connection_callbacks(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    _DML_M_overridden_bank__bank_instrumentation_subscribe__enable_connection_callbacks(_dev, connection);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static bank_callback_handle_t _DML_IFACE_overridden_bank__bank_instrumentation_subscribe__register_after_read(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_read_callback_t after_read, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_overridden_bank__bank_instrumentation_subscribe__register_after_read(_dev, connection, offset, size, after_read, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bank_callback_handle_t _DML_IFACE_overridden_bank__bank_instrumentation_subscribe__register_after_write(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_write_callback_t after_write, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_overridden_bank__bank_instrumentation_subscribe__register_after_write(_dev, connection, offset, size, after_write, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bank_callback_handle_t _DML_IFACE_overridden_bank__bank_instrumentation_subscribe__register_before_read(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_read_callback_t before_read, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_overridden_bank__bank_instrumentation_subscribe__register_before_read(_dev, connection, offset, size, before_read, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bank_callback_handle_t _DML_IFACE_overridden_bank__bank_instrumentation_subscribe__register_before_write(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_write_callback_t before_write, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_overridden_bank__bank_instrumentation_subscribe__register_before_write(_dev, connection, offset, size, before_write, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static void  _DML_IFACE_overridden_bank__bank_instrumentation_subscribe__remove_callback(conf_object_t *_obj, bank_callback_handle_t callback)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    _DML_M_overridden_bank__bank_instrumentation_subscribe__remove_callback(_dev, callback);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static void  _DML_IFACE_overridden_bank__bank_instrumentation_subscribe__remove_connection_callbacks(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    _DML_M_overridden_bank__bank_instrumentation_subscribe__remove_connection_callbacks(_dev, connection);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static attr_value_t _DML_PIFACE_overridden_bank__instrumentation_order__get_connections(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_overridden_bank__instrumentation_order__get_connections(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bool _DML_PIFACE_overridden_bank__instrumentation_order__move_before(conf_object_t *_obj, conf_object_t *connection, conf_object_t *before)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bool _out0 = 0;
    _out0 = _DML_M_overridden_bank__instrumentation_order__move_before(_dev, connection, before);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static attr_value_t _DML_IFACE_overridden_bank__instrumentation_order__get_connections(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_overridden_bank__instrumentation_order__get_connections(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bool _DML_IFACE_overridden_bank__instrumentation_order__move_before(conf_object_t *_obj, conf_object_t *connection, conf_object_t *before)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bool _out0 = 0;
    _out0 = _DML_M_overridden_bank__instrumentation_order__move_before(_dev, connection, before);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static exception_type_t _DML_PIFACE_overridden_bank__io_memory__operation(conf_object_t *_obj, generic_transaction_t *mem_op, map_info_t map_info)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    exception_type_t _out0 = 0LL;
    _out0 = _DML_M_overridden_bank__io_memory__operation(_dev, mem_op, map_info);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static exception_type_t _DML_IFACE_overridden_bank__io_memory__operation(conf_object_t *_obj, generic_transaction_t *mem_op, map_info_t map_info)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    exception_type_t _out0 = 0LL;
    _out0 = _DML_M_overridden_bank__io_memory__operation(_dev, mem_op, map_info);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bool _DML_PIFACE_overridden_bank__register_view__big_endian_bitorder(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bool _out0 = 0;
    _out0 = _DML_M_overridden_bank__register_view__big_endian_bitorder(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static char const *_DML_PIFACE_overridden_bank__register_view__description(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    char const *_out0 = NULL;
    _out0 = _DML_M_overridden_bank__register_view__description(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static uint64 _DML_PIFACE_overridden_bank__register_view__get_register_value(conf_object_t *_obj, uint32 reg)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    uint64 _out0 = 0LL;
    _out0 = _DML_M_overridden_bank__register_view__get_register_value(_dev, reg);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static uint32 _DML_PIFACE_overridden_bank__register_view__number_of_registers(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    uint32 _out0 = 0LL;
    _out0 = _DML_M_overridden_bank__register_view__number_of_registers(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static attr_value_t _DML_PIFACE_overridden_bank__register_view__register_info(conf_object_t *_obj, uint32 reg)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_overridden_bank__register_view__register_info(_dev, reg);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static void  _DML_PIFACE_overridden_bank__register_view__set_register_value(conf_object_t *_obj, uint32 reg, uint64 val)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    _DML_M_overridden_bank__register_view__set_register_value(_dev, reg, val);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static bool _DML_IFACE_overridden_bank__register_view__big_endian_bitorder(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bool _out0 = 0;
    _out0 = _DML_M_overridden_bank__register_view__big_endian_bitorder(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static char const *_DML_IFACE_overridden_bank__register_view__description(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    char const *_out0 = NULL;
    _out0 = _DML_M_overridden_bank__register_view__description(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static uint64 _DML_IFACE_overridden_bank__register_view__get_register_value(conf_object_t *_obj, uint32 reg)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint64 _out0 = 0LL;
    _out0 = _DML_M_overridden_bank__register_view__get_register_value(_dev, reg);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static uint32 _DML_IFACE_overridden_bank__register_view__number_of_registers(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint32 _out0 = 0LL;
    _out0 = _DML_M_overridden_bank__register_view__number_of_registers(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static attr_value_t _DML_IFACE_overridden_bank__register_view__register_info(conf_object_t *_obj, uint32 reg)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_overridden_bank__register_view__register_info(_dev, reg);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static void  _DML_IFACE_overridden_bank__register_view__set_register_value(conf_object_t *_obj, uint32 reg, uint64 val)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    _DML_M_overridden_bank__register_view__set_register_value(_dev, reg, val);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static attr_value_t _DML_PIFACE_overridden_bank__register_view_catalog__register_names(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_overridden_bank__register_view_catalog__register_names(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static attr_value_t _DML_PIFACE_overridden_bank__register_view_catalog__register_offsets(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_overridden_bank__register_view_catalog__register_offsets(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static attr_value_t _DML_IFACE_overridden_bank__register_view_catalog__register_names(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_overridden_bank__register_view_catalog__register_names(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static attr_value_t _DML_IFACE_overridden_bank__register_view_catalog__register_offsets(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_overridden_bank__register_view_catalog__register_offsets(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bool _DML_PIFACE_overridden_bank__register_view_read_only__is_read_only(conf_object_t *_obj, uint32 reg)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bool _out0 = 0;
    _out0 = _DML_M_overridden_bank__register_view_read_only__is_read_only(_dev, reg);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bool _DML_IFACE_overridden_bank__register_view_read_only__is_read_only(conf_object_t *_obj, uint32 reg)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bool _out0 = 0;
    _out0 = _DML_M_overridden_bank__register_view_read_only__is_read_only(_dev, reg);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static void  _DML_PIFACE_regs__bank_instrumentation_subscribe__disable_connection_callbacks(conf_object_t *_obj, conf_object_t *connection)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    _DML_M_regs__bank_instrumentation_subscribe__disable_connection_callbacks(_dev, connection);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static void  _DML_PIFACE_regs__bank_instrumentation_subscribe__enable_connection_callbacks(conf_object_t *_obj, conf_object_t *connection)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    _DML_M_regs__bank_instrumentation_subscribe__enable_connection_callbacks(_dev, connection);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static bank_callback_handle_t _DML_PIFACE_regs__bank_instrumentation_subscribe__register_after_read(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_read_callback_t after_read, void  *user_data)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_regs__bank_instrumentation_subscribe__register_after_read(_dev, connection, offset, size, after_read, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bank_callback_handle_t _DML_PIFACE_regs__bank_instrumentation_subscribe__register_after_write(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_write_callback_t after_write, void  *user_data)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_regs__bank_instrumentation_subscribe__register_after_write(_dev, connection, offset, size, after_write, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bank_callback_handle_t _DML_PIFACE_regs__bank_instrumentation_subscribe__register_before_read(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_read_callback_t before_read, void  *user_data)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_regs__bank_instrumentation_subscribe__register_before_read(_dev, connection, offset, size, before_read, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bank_callback_handle_t _DML_PIFACE_regs__bank_instrumentation_subscribe__register_before_write(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_write_callback_t before_write, void  *user_data)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_regs__bank_instrumentation_subscribe__register_before_write(_dev, connection, offset, size, before_write, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static void  _DML_PIFACE_regs__bank_instrumentation_subscribe__remove_callback(conf_object_t *_obj, bank_callback_handle_t callback)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    _DML_M_regs__bank_instrumentation_subscribe__remove_callback(_dev, callback);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static void  _DML_PIFACE_regs__bank_instrumentation_subscribe__remove_connection_callbacks(conf_object_t *_obj, conf_object_t *connection)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    _DML_M_regs__bank_instrumentation_subscribe__remove_connection_callbacks(_dev, connection);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static void  _DML_IFACE_regs__bank_instrumentation_subscribe__disable_connection_callbacks(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    _DML_M_regs__bank_instrumentation_subscribe__disable_connection_callbacks(_dev, connection);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static void  _DML_IFACE_regs__bank_instrumentation_subscribe__enable_connection_callbacks(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    _DML_M_regs__bank_instrumentation_subscribe__enable_connection_callbacks(_dev, connection);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static bank_callback_handle_t _DML_IFACE_regs__bank_instrumentation_subscribe__register_after_read(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_read_callback_t after_read, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_regs__bank_instrumentation_subscribe__register_after_read(_dev, connection, offset, size, after_read, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bank_callback_handle_t _DML_IFACE_regs__bank_instrumentation_subscribe__register_after_write(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_write_callback_t after_write, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_regs__bank_instrumentation_subscribe__register_after_write(_dev, connection, offset, size, after_write, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bank_callback_handle_t _DML_IFACE_regs__bank_instrumentation_subscribe__register_before_read(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_read_callback_t before_read, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_regs__bank_instrumentation_subscribe__register_before_read(_dev, connection, offset, size, before_read, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bank_callback_handle_t _DML_IFACE_regs__bank_instrumentation_subscribe__register_before_write(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_write_callback_t before_write, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_regs__bank_instrumentation_subscribe__register_before_write(_dev, connection, offset, size, before_write, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static void  _DML_IFACE_regs__bank_instrumentation_subscribe__remove_callback(conf_object_t *_obj, bank_callback_handle_t callback)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    _DML_M_regs__bank_instrumentation_subscribe__remove_callback(_dev, callback);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static void  _DML_IFACE_regs__bank_instrumentation_subscribe__remove_connection_callbacks(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    _DML_M_regs__bank_instrumentation_subscribe__remove_connection_callbacks(_dev, connection);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static attr_value_t _DML_PIFACE_regs__instrumentation_order__get_connections(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_regs__instrumentation_order__get_connections(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bool _DML_PIFACE_regs__instrumentation_order__move_before(conf_object_t *_obj, conf_object_t *connection, conf_object_t *before)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bool _out0 = 0;
    _out0 = _DML_M_regs__instrumentation_order__move_before(_dev, connection, before);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static attr_value_t _DML_IFACE_regs__instrumentation_order__get_connections(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_regs__instrumentation_order__get_connections(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bool _DML_IFACE_regs__instrumentation_order__move_before(conf_object_t *_obj, conf_object_t *connection, conf_object_t *before)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bool _out0 = 0;
    _out0 = _DML_M_regs__instrumentation_order__move_before(_dev, connection, before);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static exception_type_t _DML_PIFACE_regs__io_memory__operation(conf_object_t *_obj, generic_transaction_t *mem_op, map_info_t map_info)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    exception_type_t _out0 = 0LL;
    _out0 = _DML_M_regs__io_memory__operation(_dev, mem_op, map_info);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static exception_type_t _DML_IFACE_regs__io_memory__operation(conf_object_t *_obj, generic_transaction_t *mem_op, map_info_t map_info)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    exception_type_t _out0 = 0LL;
    _out0 = _DML_M_regs__io_memory__operation(_dev, mem_op, map_info);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bool _DML_PIFACE_regs__register_view__big_endian_bitorder(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bool _out0 = 0;
    _out0 = _DML_M_regs__register_view__big_endian_bitorder(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static char const *_DML_PIFACE_regs__register_view__description(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    char const *_out0 = NULL;
    _out0 = _DML_M_regs__register_view__description(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static uint64 _DML_PIFACE_regs__register_view__get_register_value(conf_object_t *_obj, uint32 reg)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    uint64 _out0 = 0LL;
    _out0 = _DML_M_regs__register_view__get_register_value(_dev, reg);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static uint32 _DML_PIFACE_regs__register_view__number_of_registers(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    uint32 _out0 = 0LL;
    _out0 = _DML_M_regs__register_view__number_of_registers(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static attr_value_t _DML_PIFACE_regs__register_view__register_info(conf_object_t *_obj, uint32 reg)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_regs__register_view__register_info(_dev, reg);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static void  _DML_PIFACE_regs__register_view__set_register_value(conf_object_t *_obj, uint32 reg, uint64 val)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    _DML_M_regs__register_view__set_register_value(_dev, reg, val);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static bool _DML_IFACE_regs__register_view__big_endian_bitorder(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bool _out0 = 0;
    _out0 = _DML_M_regs__register_view__big_endian_bitorder(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static char const *_DML_IFACE_regs__register_view__description(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    char const *_out0 = NULL;
    _out0 = _DML_M_regs__register_view__description(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static uint64 _DML_IFACE_regs__register_view__get_register_value(conf_object_t *_obj, uint32 reg)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint64 _out0 = 0LL;
    _out0 = _DML_M_regs__register_view__get_register_value(_dev, reg);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static uint32 _DML_IFACE_regs__register_view__number_of_registers(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint32 _out0 = 0LL;
    _out0 = _DML_M_regs__register_view__number_of_registers(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static attr_value_t _DML_IFACE_regs__register_view__register_info(conf_object_t *_obj, uint32 reg)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_regs__register_view__register_info(_dev, reg);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static void  _DML_IFACE_regs__register_view__set_register_value(conf_object_t *_obj, uint32 reg, uint64 val)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    _DML_M_regs__register_view__set_register_value(_dev, reg, val);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static attr_value_t _DML_PIFACE_regs__register_view_catalog__register_names(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_regs__register_view_catalog__register_names(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static attr_value_t _DML_PIFACE_regs__register_view_catalog__register_offsets(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_regs__register_view_catalog__register_offsets(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static attr_value_t _DML_IFACE_regs__register_view_catalog__register_names(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_regs__register_view_catalog__register_names(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static attr_value_t _DML_IFACE_regs__register_view_catalog__register_offsets(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_regs__register_view_catalog__register_offsets(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bool _DML_PIFACE_regs__register_view_read_only__is_read_only(conf_object_t *_obj, uint32 reg)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bool _out0 = 0;
    _out0 = _DML_M_regs__register_view_read_only__is_read_only(_dev, reg);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bool _DML_IFACE_regs__register_view_read_only__is_read_only(conf_object_t *_obj, uint32 reg)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bool _out0 = 0;
    _out0 = _DML_M_regs__register_view_read_only__is_read_only(_dev, reg);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static void  _DML_PIFACE_regs_with_saved__bank_instrumentation_subscribe__disable_connection_callbacks(conf_object_t *_obj, conf_object_t *connection)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    _DML_M_regs_with_saved__bank_instrumentation_subscribe__disable_connection_callbacks(_dev, connection);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static void  _DML_PIFACE_regs_with_saved__bank_instrumentation_subscribe__enable_connection_callbacks(conf_object_t *_obj, conf_object_t *connection)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    _DML_M_regs_with_saved__bank_instrumentation_subscribe__enable_connection_callbacks(_dev, connection);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static bank_callback_handle_t _DML_PIFACE_regs_with_saved__bank_instrumentation_subscribe__register_after_read(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_read_callback_t after_read, void  *user_data)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_regs_with_saved__bank_instrumentation_subscribe__register_after_read(_dev, connection, offset, size, after_read, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bank_callback_handle_t _DML_PIFACE_regs_with_saved__bank_instrumentation_subscribe__register_after_write(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_write_callback_t after_write, void  *user_data)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_regs_with_saved__bank_instrumentation_subscribe__register_after_write(_dev, connection, offset, size, after_write, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bank_callback_handle_t _DML_PIFACE_regs_with_saved__bank_instrumentation_subscribe__register_before_read(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_read_callback_t before_read, void  *user_data)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_regs_with_saved__bank_instrumentation_subscribe__register_before_read(_dev, connection, offset, size, before_read, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bank_callback_handle_t _DML_PIFACE_regs_with_saved__bank_instrumentation_subscribe__register_before_write(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_write_callback_t before_write, void  *user_data)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_regs_with_saved__bank_instrumentation_subscribe__register_before_write(_dev, connection, offset, size, before_write, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static void  _DML_PIFACE_regs_with_saved__bank_instrumentation_subscribe__remove_callback(conf_object_t *_obj, bank_callback_handle_t callback)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    _DML_M_regs_with_saved__bank_instrumentation_subscribe__remove_callback(_dev, callback);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static void  _DML_PIFACE_regs_with_saved__bank_instrumentation_subscribe__remove_connection_callbacks(conf_object_t *_obj, conf_object_t *connection)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    _DML_M_regs_with_saved__bank_instrumentation_subscribe__remove_connection_callbacks(_dev, connection);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static void  _DML_IFACE_regs_with_saved__bank_instrumentation_subscribe__disable_connection_callbacks(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    _DML_M_regs_with_saved__bank_instrumentation_subscribe__disable_connection_callbacks(_dev, connection);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static void  _DML_IFACE_regs_with_saved__bank_instrumentation_subscribe__enable_connection_callbacks(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    _DML_M_regs_with_saved__bank_instrumentation_subscribe__enable_connection_callbacks(_dev, connection);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static bank_callback_handle_t _DML_IFACE_regs_with_saved__bank_instrumentation_subscribe__register_after_read(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_read_callback_t after_read, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_regs_with_saved__bank_instrumentation_subscribe__register_after_read(_dev, connection, offset, size, after_read, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bank_callback_handle_t _DML_IFACE_regs_with_saved__bank_instrumentation_subscribe__register_after_write(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_write_callback_t after_write, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_regs_with_saved__bank_instrumentation_subscribe__register_after_write(_dev, connection, offset, size, after_write, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bank_callback_handle_t _DML_IFACE_regs_with_saved__bank_instrumentation_subscribe__register_before_read(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_read_callback_t before_read, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_regs_with_saved__bank_instrumentation_subscribe__register_before_read(_dev, connection, offset, size, before_read, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bank_callback_handle_t _DML_IFACE_regs_with_saved__bank_instrumentation_subscribe__register_before_write(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_write_callback_t before_write, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_regs_with_saved__bank_instrumentation_subscribe__register_before_write(_dev, connection, offset, size, before_write, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static void  _DML_IFACE_regs_with_saved__bank_instrumentation_subscribe__remove_callback(conf_object_t *_obj, bank_callback_handle_t callback)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    _DML_M_regs_with_saved__bank_instrumentation_subscribe__remove_callback(_dev, callback);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static void  _DML_IFACE_regs_with_saved__bank_instrumentation_subscribe__remove_connection_callbacks(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    _DML_M_regs_with_saved__bank_instrumentation_subscribe__remove_connection_callbacks(_dev, connection);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static attr_value_t _DML_PIFACE_regs_with_saved__instrumentation_order__get_connections(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_regs_with_saved__instrumentation_order__get_connections(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bool _DML_PIFACE_regs_with_saved__instrumentation_order__move_before(conf_object_t *_obj, conf_object_t *connection, conf_object_t *before)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bool _out0 = 0;
    _out0 = _DML_M_regs_with_saved__instrumentation_order__move_before(_dev, connection, before);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static attr_value_t _DML_IFACE_regs_with_saved__instrumentation_order__get_connections(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_regs_with_saved__instrumentation_order__get_connections(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bool _DML_IFACE_regs_with_saved__instrumentation_order__move_before(conf_object_t *_obj, conf_object_t *connection, conf_object_t *before)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bool _out0 = 0;
    _out0 = _DML_M_regs_with_saved__instrumentation_order__move_before(_dev, connection, before);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static exception_type_t _DML_PIFACE_regs_with_saved__io_memory__operation(conf_object_t *_obj, generic_transaction_t *mem_op, map_info_t map_info)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    exception_type_t _out0 = 0LL;
    _out0 = _DML_M_regs_with_saved__io_memory__operation(_dev, mem_op, map_info);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static exception_type_t _DML_IFACE_regs_with_saved__io_memory__operation(conf_object_t *_obj, generic_transaction_t *mem_op, map_info_t map_info)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    exception_type_t _out0 = 0LL;
    _out0 = _DML_M_regs_with_saved__io_memory__operation(_dev, mem_op, map_info);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bool _DML_PIFACE_regs_with_saved__register_view__big_endian_bitorder(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bool _out0 = 0;
    _out0 = _DML_M_regs_with_saved__register_view__big_endian_bitorder(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static char const *_DML_PIFACE_regs_with_saved__register_view__description(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    char const *_out0 = NULL;
    _out0 = _DML_M_regs_with_saved__register_view__description(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static uint64 _DML_PIFACE_regs_with_saved__register_view__get_register_value(conf_object_t *_obj, uint32 reg)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    uint64 _out0 = 0LL;
    _out0 = _DML_M_regs_with_saved__register_view__get_register_value(_dev, reg);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static uint32 _DML_PIFACE_regs_with_saved__register_view__number_of_registers(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    uint32 _out0 = 0LL;
    _out0 = _DML_M_regs_with_saved__register_view__number_of_registers(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static attr_value_t _DML_PIFACE_regs_with_saved__register_view__register_info(conf_object_t *_obj, uint32 reg)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_regs_with_saved__register_view__register_info(_dev, reg);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static void  _DML_PIFACE_regs_with_saved__register_view__set_register_value(conf_object_t *_obj, uint32 reg, uint64 val)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    _DML_M_regs_with_saved__register_view__set_register_value(_dev, reg, val);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static bool _DML_IFACE_regs_with_saved__register_view__big_endian_bitorder(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bool _out0 = 0;
    _out0 = _DML_M_regs_with_saved__register_view__big_endian_bitorder(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static char const *_DML_IFACE_regs_with_saved__register_view__description(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    char const *_out0 = NULL;
    _out0 = _DML_M_regs_with_saved__register_view__description(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static uint64 _DML_IFACE_regs_with_saved__register_view__get_register_value(conf_object_t *_obj, uint32 reg)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint64 _out0 = 0LL;
    _out0 = _DML_M_regs_with_saved__register_view__get_register_value(_dev, reg);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static uint32 _DML_IFACE_regs_with_saved__register_view__number_of_registers(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint32 _out0 = 0LL;
    _out0 = _DML_M_regs_with_saved__register_view__number_of_registers(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static attr_value_t _DML_IFACE_regs_with_saved__register_view__register_info(conf_object_t *_obj, uint32 reg)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_regs_with_saved__register_view__register_info(_dev, reg);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static void  _DML_IFACE_regs_with_saved__register_view__set_register_value(conf_object_t *_obj, uint32 reg, uint64 val)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    _DML_M_regs_with_saved__register_view__set_register_value(_dev, reg, val);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static attr_value_t _DML_PIFACE_regs_with_saved__register_view_catalog__register_names(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_regs_with_saved__register_view_catalog__register_names(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static attr_value_t _DML_PIFACE_regs_with_saved__register_view_catalog__register_offsets(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_regs_with_saved__register_view_catalog__register_offsets(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static attr_value_t _DML_IFACE_regs_with_saved__register_view_catalog__register_names(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_regs_with_saved__register_view_catalog__register_names(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static attr_value_t _DML_IFACE_regs_with_saved__register_view_catalog__register_offsets(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_regs_with_saved__register_view_catalog__register_offsets(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bool _DML_PIFACE_regs_with_saved__register_view_read_only__is_read_only(conf_object_t *_obj, uint32 reg)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bool _out0 = 0;
    _out0 = _DML_M_regs_with_saved__register_view_read_only__is_read_only(_dev, reg);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bool _DML_IFACE_regs_with_saved__register_view_read_only__is_read_only(conf_object_t *_obj, uint32 reg)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bool _out0 = 0;
    _out0 = _DML_M_regs_with_saved__register_view_read_only__is_read_only(_dev, reg);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static void  _DML_PIFACE_testbank__bank_instrumentation_subscribe__disable_connection_callbacks(conf_object_t *_obj, conf_object_t *connection)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    _DML_M_testbank__bank_instrumentation_subscribe__disable_connection_callbacks(_dev, connection);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static void  _DML_PIFACE_testbank__bank_instrumentation_subscribe__enable_connection_callbacks(conf_object_t *_obj, conf_object_t *connection)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    _DML_M_testbank__bank_instrumentation_subscribe__enable_connection_callbacks(_dev, connection);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static bank_callback_handle_t _DML_PIFACE_testbank__bank_instrumentation_subscribe__register_after_read(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_read_callback_t after_read, void  *user_data)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_testbank__bank_instrumentation_subscribe__register_after_read(_dev, connection, offset, size, after_read, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bank_callback_handle_t _DML_PIFACE_testbank__bank_instrumentation_subscribe__register_after_write(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_write_callback_t after_write, void  *user_data)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_testbank__bank_instrumentation_subscribe__register_after_write(_dev, connection, offset, size, after_write, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bank_callback_handle_t _DML_PIFACE_testbank__bank_instrumentation_subscribe__register_before_read(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_read_callback_t before_read, void  *user_data)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_testbank__bank_instrumentation_subscribe__register_before_read(_dev, connection, offset, size, before_read, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bank_callback_handle_t _DML_PIFACE_testbank__bank_instrumentation_subscribe__register_before_write(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_write_callback_t before_write, void  *user_data)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_testbank__bank_instrumentation_subscribe__register_before_write(_dev, connection, offset, size, before_write, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static void  _DML_PIFACE_testbank__bank_instrumentation_subscribe__remove_callback(conf_object_t *_obj, bank_callback_handle_t callback)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    _DML_M_testbank__bank_instrumentation_subscribe__remove_callback(_dev, callback);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static void  _DML_PIFACE_testbank__bank_instrumentation_subscribe__remove_connection_callbacks(conf_object_t *_obj, conf_object_t *connection)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    _DML_M_testbank__bank_instrumentation_subscribe__remove_connection_callbacks(_dev, connection);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static void  _DML_IFACE_testbank__bank_instrumentation_subscribe__disable_connection_callbacks(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    _DML_M_testbank__bank_instrumentation_subscribe__disable_connection_callbacks(_dev, connection);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static void  _DML_IFACE_testbank__bank_instrumentation_subscribe__enable_connection_callbacks(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    _DML_M_testbank__bank_instrumentation_subscribe__enable_connection_callbacks(_dev, connection);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static bank_callback_handle_t _DML_IFACE_testbank__bank_instrumentation_subscribe__register_after_read(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_read_callback_t after_read, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_testbank__bank_instrumentation_subscribe__register_after_read(_dev, connection, offset, size, after_read, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bank_callback_handle_t _DML_IFACE_testbank__bank_instrumentation_subscribe__register_after_write(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_write_callback_t after_write, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_testbank__bank_instrumentation_subscribe__register_after_write(_dev, connection, offset, size, after_write, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bank_callback_handle_t _DML_IFACE_testbank__bank_instrumentation_subscribe__register_before_read(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_read_callback_t before_read, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_testbank__bank_instrumentation_subscribe__register_before_read(_dev, connection, offset, size, before_read, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bank_callback_handle_t _DML_IFACE_testbank__bank_instrumentation_subscribe__register_before_write(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_write_callback_t before_write, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_testbank__bank_instrumentation_subscribe__register_before_write(_dev, connection, offset, size, before_write, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static void  _DML_IFACE_testbank__bank_instrumentation_subscribe__remove_callback(conf_object_t *_obj, bank_callback_handle_t callback)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    _DML_M_testbank__bank_instrumentation_subscribe__remove_callback(_dev, callback);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static void  _DML_IFACE_testbank__bank_instrumentation_subscribe__remove_connection_callbacks(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    _DML_M_testbank__bank_instrumentation_subscribe__remove_connection_callbacks(_dev, connection);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static attr_value_t _DML_PIFACE_testbank__instrumentation_order__get_connections(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_testbank__instrumentation_order__get_connections(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bool _DML_PIFACE_testbank__instrumentation_order__move_before(conf_object_t *_obj, conf_object_t *connection, conf_object_t *before)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bool _out0 = 0;
    _out0 = _DML_M_testbank__instrumentation_order__move_before(_dev, connection, before);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static attr_value_t _DML_IFACE_testbank__instrumentation_order__get_connections(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_testbank__instrumentation_order__get_connections(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bool _DML_IFACE_testbank__instrumentation_order__move_before(conf_object_t *_obj, conf_object_t *connection, conf_object_t *before)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bool _out0 = 0;
    _out0 = _DML_M_testbank__instrumentation_order__move_before(_dev, connection, before);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static exception_type_t _DML_PIFACE_testbank__io_memory__operation(conf_object_t *_obj, generic_transaction_t *mem_op, map_info_t map_info)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    exception_type_t _out0 = 0LL;
    _out0 = _DML_M_testbank__io_memory__operation(_dev, mem_op, map_info);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static exception_type_t _DML_IFACE_testbank__io_memory__operation(conf_object_t *_obj, generic_transaction_t *mem_op, map_info_t map_info)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    exception_type_t _out0 = 0LL;
    _out0 = _DML_M_testbank__io_memory__operation(_dev, mem_op, map_info);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bool _DML_PIFACE_testbank__register_view__big_endian_bitorder(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bool _out0 = 0;
    _out0 = _DML_M_testbank__register_view__big_endian_bitorder(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static char const *_DML_PIFACE_testbank__register_view__description(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    char const *_out0 = NULL;
    _out0 = _DML_M_testbank__register_view__description(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static uint64 _DML_PIFACE_testbank__register_view__get_register_value(conf_object_t *_obj, uint32 reg)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    uint64 _out0 = 0LL;
    _out0 = _DML_M_testbank__register_view__get_register_value(_dev, reg);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static uint32 _DML_PIFACE_testbank__register_view__number_of_registers(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    uint32 _out0 = 0LL;
    _out0 = _DML_M_testbank__register_view__number_of_registers(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static attr_value_t _DML_PIFACE_testbank__register_view__register_info(conf_object_t *_obj, uint32 reg)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_testbank__register_view__register_info(_dev, reg);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static void  _DML_PIFACE_testbank__register_view__set_register_value(conf_object_t *_obj, uint32 reg, uint64 val)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    _DML_M_testbank__register_view__set_register_value(_dev, reg, val);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static bool _DML_IFACE_testbank__register_view__big_endian_bitorder(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bool _out0 = 0;
    _out0 = _DML_M_testbank__register_view__big_endian_bitorder(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static char const *_DML_IFACE_testbank__register_view__description(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    char const *_out0 = NULL;
    _out0 = _DML_M_testbank__register_view__description(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static uint64 _DML_IFACE_testbank__register_view__get_register_value(conf_object_t *_obj, uint32 reg)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint64 _out0 = 0LL;
    _out0 = _DML_M_testbank__register_view__get_register_value(_dev, reg);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static uint32 _DML_IFACE_testbank__register_view__number_of_registers(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint32 _out0 = 0LL;
    _out0 = _DML_M_testbank__register_view__number_of_registers(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static attr_value_t _DML_IFACE_testbank__register_view__register_info(conf_object_t *_obj, uint32 reg)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_testbank__register_view__register_info(_dev, reg);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static void  _DML_IFACE_testbank__register_view__set_register_value(conf_object_t *_obj, uint32 reg, uint64 val)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    _DML_M_testbank__register_view__set_register_value(_dev, reg, val);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static attr_value_t _DML_PIFACE_testbank__register_view_catalog__register_names(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_testbank__register_view_catalog__register_names(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static attr_value_t _DML_PIFACE_testbank__register_view_catalog__register_offsets(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_testbank__register_view_catalog__register_offsets(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static attr_value_t _DML_IFACE_testbank__register_view_catalog__register_names(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_testbank__register_view_catalog__register_names(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static attr_value_t _DML_IFACE_testbank__register_view_catalog__register_offsets(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_testbank__register_view_catalog__register_offsets(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bool _DML_PIFACE_testbank__register_view_read_only__is_read_only(conf_object_t *_obj, uint32 reg)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bool _out0 = 0;
    _out0 = _DML_M_testbank__register_view_read_only__is_read_only(_dev, reg);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bool _DML_IFACE_testbank__register_view_read_only__is_read_only(conf_object_t *_obj, uint32 reg)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bool _out0 = 0;
    _out0 = _DML_M_testbank__register_view_read_only__is_read_only(_dev, reg);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static void  _DML_IFACE_tmp__f(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    _DML_M_tmp__f(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static void  _DML_PIFACE_transaction_access_bank__bank_instrumentation_subscribe__disable_connection_callbacks(conf_object_t *_obj, conf_object_t *connection)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    _DML_M_transaction_access_bank__bank_instrumentation_subscribe__disable_connection_callbacks(_dev, connection);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static void  _DML_PIFACE_transaction_access_bank__bank_instrumentation_subscribe__enable_connection_callbacks(conf_object_t *_obj, conf_object_t *connection)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    _DML_M_transaction_access_bank__bank_instrumentation_subscribe__enable_connection_callbacks(_dev, connection);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static bank_callback_handle_t _DML_PIFACE_transaction_access_bank__bank_instrumentation_subscribe__register_after_read(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_read_callback_t after_read, void  *user_data)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_transaction_access_bank__bank_instrumentation_subscribe__register_after_read(_dev, connection, offset, size, after_read, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bank_callback_handle_t _DML_PIFACE_transaction_access_bank__bank_instrumentation_subscribe__register_after_write(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_write_callback_t after_write, void  *user_data)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_transaction_access_bank__bank_instrumentation_subscribe__register_after_write(_dev, connection, offset, size, after_write, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bank_callback_handle_t _DML_PIFACE_transaction_access_bank__bank_instrumentation_subscribe__register_before_read(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_read_callback_t before_read, void  *user_data)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_transaction_access_bank__bank_instrumentation_subscribe__register_before_read(_dev, connection, offset, size, before_read, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bank_callback_handle_t _DML_PIFACE_transaction_access_bank__bank_instrumentation_subscribe__register_before_write(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_write_callback_t before_write, void  *user_data)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_transaction_access_bank__bank_instrumentation_subscribe__register_before_write(_dev, connection, offset, size, before_write, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static void  _DML_PIFACE_transaction_access_bank__bank_instrumentation_subscribe__remove_callback(conf_object_t *_obj, bank_callback_handle_t callback)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    _DML_M_transaction_access_bank__bank_instrumentation_subscribe__remove_callback(_dev, callback);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static void  _DML_PIFACE_transaction_access_bank__bank_instrumentation_subscribe__remove_connection_callbacks(conf_object_t *_obj, conf_object_t *connection)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    _DML_M_transaction_access_bank__bank_instrumentation_subscribe__remove_connection_callbacks(_dev, connection);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static void  _DML_IFACE_transaction_access_bank__bank_instrumentation_subscribe__disable_connection_callbacks(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    _DML_M_transaction_access_bank__bank_instrumentation_subscribe__disable_connection_callbacks(_dev, connection);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static void  _DML_IFACE_transaction_access_bank__bank_instrumentation_subscribe__enable_connection_callbacks(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    _DML_M_transaction_access_bank__bank_instrumentation_subscribe__enable_connection_callbacks(_dev, connection);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static bank_callback_handle_t _DML_IFACE_transaction_access_bank__bank_instrumentation_subscribe__register_after_read(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_read_callback_t after_read, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_transaction_access_bank__bank_instrumentation_subscribe__register_after_read(_dev, connection, offset, size, after_read, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bank_callback_handle_t _DML_IFACE_transaction_access_bank__bank_instrumentation_subscribe__register_after_write(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_write_callback_t after_write, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_transaction_access_bank__bank_instrumentation_subscribe__register_after_write(_dev, connection, offset, size, after_write, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bank_callback_handle_t _DML_IFACE_transaction_access_bank__bank_instrumentation_subscribe__register_before_read(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_read_callback_t before_read, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_transaction_access_bank__bank_instrumentation_subscribe__register_before_read(_dev, connection, offset, size, before_read, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bank_callback_handle_t _DML_IFACE_transaction_access_bank__bank_instrumentation_subscribe__register_before_write(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_write_callback_t before_write, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_transaction_access_bank__bank_instrumentation_subscribe__register_before_write(_dev, connection, offset, size, before_write, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static void  _DML_IFACE_transaction_access_bank__bank_instrumentation_subscribe__remove_callback(conf_object_t *_obj, bank_callback_handle_t callback)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    _DML_M_transaction_access_bank__bank_instrumentation_subscribe__remove_callback(_dev, callback);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static void  _DML_IFACE_transaction_access_bank__bank_instrumentation_subscribe__remove_connection_callbacks(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    _DML_M_transaction_access_bank__bank_instrumentation_subscribe__remove_connection_callbacks(_dev, connection);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static attr_value_t _DML_PIFACE_transaction_access_bank__instrumentation_order__get_connections(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_transaction_access_bank__instrumentation_order__get_connections(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bool _DML_PIFACE_transaction_access_bank__instrumentation_order__move_before(conf_object_t *_obj, conf_object_t *connection, conf_object_t *before)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bool _out0 = 0;
    _out0 = _DML_M_transaction_access_bank__instrumentation_order__move_before(_dev, connection, before);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static attr_value_t _DML_IFACE_transaction_access_bank__instrumentation_order__get_connections(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_transaction_access_bank__instrumentation_order__get_connections(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bool _DML_IFACE_transaction_access_bank__instrumentation_order__move_before(conf_object_t *_obj, conf_object_t *connection, conf_object_t *before)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bool _out0 = 0;
    _out0 = _DML_M_transaction_access_bank__instrumentation_order__move_before(_dev, connection, before);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bool _DML_PIFACE_transaction_access_bank__register_view__big_endian_bitorder(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bool _out0 = 0;
    _out0 = _DML_M_transaction_access_bank__register_view__big_endian_bitorder(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static char const *_DML_PIFACE_transaction_access_bank__register_view__description(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    char const *_out0 = NULL;
    _out0 = _DML_M_transaction_access_bank__register_view__description(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static uint64 _DML_PIFACE_transaction_access_bank__register_view__get_register_value(conf_object_t *_obj, uint32 reg)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    uint64 _out0 = 0LL;
    _out0 = _DML_M_transaction_access_bank__register_view__get_register_value(_dev, reg);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static uint32 _DML_PIFACE_transaction_access_bank__register_view__number_of_registers(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    uint32 _out0 = 0LL;
    _out0 = _DML_M_transaction_access_bank__register_view__number_of_registers(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static attr_value_t _DML_PIFACE_transaction_access_bank__register_view__register_info(conf_object_t *_obj, uint32 reg)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_transaction_access_bank__register_view__register_info(_dev, reg);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static void  _DML_PIFACE_transaction_access_bank__register_view__set_register_value(conf_object_t *_obj, uint32 reg, uint64 val)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    _DML_M_transaction_access_bank__register_view__set_register_value(_dev, reg, val);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static bool _DML_IFACE_transaction_access_bank__register_view__big_endian_bitorder(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bool _out0 = 0;
    _out0 = _DML_M_transaction_access_bank__register_view__big_endian_bitorder(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static char const *_DML_IFACE_transaction_access_bank__register_view__description(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    char const *_out0 = NULL;
    _out0 = _DML_M_transaction_access_bank__register_view__description(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static uint64 _DML_IFACE_transaction_access_bank__register_view__get_register_value(conf_object_t *_obj, uint32 reg)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint64 _out0 = 0LL;
    _out0 = _DML_M_transaction_access_bank__register_view__get_register_value(_dev, reg);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static uint32 _DML_IFACE_transaction_access_bank__register_view__number_of_registers(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint32 _out0 = 0LL;
    _out0 = _DML_M_transaction_access_bank__register_view__number_of_registers(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static attr_value_t _DML_IFACE_transaction_access_bank__register_view__register_info(conf_object_t *_obj, uint32 reg)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_transaction_access_bank__register_view__register_info(_dev, reg);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static void  _DML_IFACE_transaction_access_bank__register_view__set_register_value(conf_object_t *_obj, uint32 reg, uint64 val)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    _DML_M_transaction_access_bank__register_view__set_register_value(_dev, reg, val);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static attr_value_t _DML_PIFACE_transaction_access_bank__register_view_catalog__register_names(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_transaction_access_bank__register_view_catalog__register_names(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static attr_value_t _DML_PIFACE_transaction_access_bank__register_view_catalog__register_offsets(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_transaction_access_bank__register_view_catalog__register_offsets(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static attr_value_t _DML_IFACE_transaction_access_bank__register_view_catalog__register_names(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_transaction_access_bank__register_view_catalog__register_names(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static attr_value_t _DML_IFACE_transaction_access_bank__register_view_catalog__register_offsets(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_transaction_access_bank__register_view_catalog__register_offsets(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bool _DML_PIFACE_transaction_access_bank__register_view_read_only__is_read_only(conf_object_t *_obj, uint32 reg)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bool _out0 = 0;
    _out0 = _DML_M_transaction_access_bank__register_view_read_only__is_read_only(_dev, reg);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bool _DML_IFACE_transaction_access_bank__register_view_read_only__is_read_only(conf_object_t *_obj, uint32 reg)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bool _out0 = 0;
    _out0 = _DML_M_transaction_access_bank__register_view_read_only__is_read_only(_dev, reg);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static exception_type_t _DML_PIFACE_transaction_access_bank__transaction__issue(conf_object_t *_obj, transaction_t *transaction, uint64 addr)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    exception_type_t _out0 = 0LL;
    _out0 = _DML_M_transaction_access_bank__transaction__issue(_dev, transaction, addr);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static exception_type_t _DML_IFACE_transaction_access_bank__transaction__issue(conf_object_t *_obj, transaction_t *transaction, uint64 addr)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    exception_type_t _out0 = 0LL;
    _out0 = _DML_M_transaction_access_bank__transaction__issue(_dev, transaction, addr);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static void  _DML_PIFACE_transaction_access_bank_compat__bank_instrumentation_subscribe__disable_connection_callbacks(conf_object_t *_obj, conf_object_t *connection)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    _DML_M_transaction_access_bank_compat__bank_instrumentation_subscribe__disable_connection_callbacks(_dev, connection);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static void  _DML_PIFACE_transaction_access_bank_compat__bank_instrumentation_subscribe__enable_connection_callbacks(conf_object_t *_obj, conf_object_t *connection)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    _DML_M_transaction_access_bank_compat__bank_instrumentation_subscribe__enable_connection_callbacks(_dev, connection);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static bank_callback_handle_t _DML_PIFACE_transaction_access_bank_compat__bank_instrumentation_subscribe__register_after_read(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_read_callback_t after_read, void  *user_data)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_transaction_access_bank_compat__bank_instrumentation_subscribe__register_after_read(_dev, connection, offset, size, after_read, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bank_callback_handle_t _DML_PIFACE_transaction_access_bank_compat__bank_instrumentation_subscribe__register_after_write(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_write_callback_t after_write, void  *user_data)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_transaction_access_bank_compat__bank_instrumentation_subscribe__register_after_write(_dev, connection, offset, size, after_write, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bank_callback_handle_t _DML_PIFACE_transaction_access_bank_compat__bank_instrumentation_subscribe__register_before_read(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_read_callback_t before_read, void  *user_data)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_transaction_access_bank_compat__bank_instrumentation_subscribe__register_before_read(_dev, connection, offset, size, before_read, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bank_callback_handle_t _DML_PIFACE_transaction_access_bank_compat__bank_instrumentation_subscribe__register_before_write(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_write_callback_t before_write, void  *user_data)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_transaction_access_bank_compat__bank_instrumentation_subscribe__register_before_write(_dev, connection, offset, size, before_write, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static void  _DML_PIFACE_transaction_access_bank_compat__bank_instrumentation_subscribe__remove_callback(conf_object_t *_obj, bank_callback_handle_t callback)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    _DML_M_transaction_access_bank_compat__bank_instrumentation_subscribe__remove_callback(_dev, callback);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static void  _DML_PIFACE_transaction_access_bank_compat__bank_instrumentation_subscribe__remove_connection_callbacks(conf_object_t *_obj, conf_object_t *connection)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    _DML_M_transaction_access_bank_compat__bank_instrumentation_subscribe__remove_connection_callbacks(_dev, connection);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static void  _DML_IFACE_transaction_access_bank_compat__bank_instrumentation_subscribe__disable_connection_callbacks(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    _DML_M_transaction_access_bank_compat__bank_instrumentation_subscribe__disable_connection_callbacks(_dev, connection);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static void  _DML_IFACE_transaction_access_bank_compat__bank_instrumentation_subscribe__enable_connection_callbacks(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    _DML_M_transaction_access_bank_compat__bank_instrumentation_subscribe__enable_connection_callbacks(_dev, connection);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static bank_callback_handle_t _DML_IFACE_transaction_access_bank_compat__bank_instrumentation_subscribe__register_after_read(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_read_callback_t after_read, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_transaction_access_bank_compat__bank_instrumentation_subscribe__register_after_read(_dev, connection, offset, size, after_read, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bank_callback_handle_t _DML_IFACE_transaction_access_bank_compat__bank_instrumentation_subscribe__register_after_write(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_write_callback_t after_write, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_transaction_access_bank_compat__bank_instrumentation_subscribe__register_after_write(_dev, connection, offset, size, after_write, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bank_callback_handle_t _DML_IFACE_transaction_access_bank_compat__bank_instrumentation_subscribe__register_before_read(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_read_callback_t before_read, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_transaction_access_bank_compat__bank_instrumentation_subscribe__register_before_read(_dev, connection, offset, size, before_read, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bank_callback_handle_t _DML_IFACE_transaction_access_bank_compat__bank_instrumentation_subscribe__register_before_write(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_write_callback_t before_write, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_transaction_access_bank_compat__bank_instrumentation_subscribe__register_before_write(_dev, connection, offset, size, before_write, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static void  _DML_IFACE_transaction_access_bank_compat__bank_instrumentation_subscribe__remove_callback(conf_object_t *_obj, bank_callback_handle_t callback)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    _DML_M_transaction_access_bank_compat__bank_instrumentation_subscribe__remove_callback(_dev, callback);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static void  _DML_IFACE_transaction_access_bank_compat__bank_instrumentation_subscribe__remove_connection_callbacks(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    _DML_M_transaction_access_bank_compat__bank_instrumentation_subscribe__remove_connection_callbacks(_dev, connection);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static attr_value_t _DML_PIFACE_transaction_access_bank_compat__instrumentation_order__get_connections(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_transaction_access_bank_compat__instrumentation_order__get_connections(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bool _DML_PIFACE_transaction_access_bank_compat__instrumentation_order__move_before(conf_object_t *_obj, conf_object_t *connection, conf_object_t *before)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bool _out0 = 0;
    _out0 = _DML_M_transaction_access_bank_compat__instrumentation_order__move_before(_dev, connection, before);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static attr_value_t _DML_IFACE_transaction_access_bank_compat__instrumentation_order__get_connections(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_transaction_access_bank_compat__instrumentation_order__get_connections(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bool _DML_IFACE_transaction_access_bank_compat__instrumentation_order__move_before(conf_object_t *_obj, conf_object_t *connection, conf_object_t *before)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bool _out0 = 0;
    _out0 = _DML_M_transaction_access_bank_compat__instrumentation_order__move_before(_dev, connection, before);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bool _DML_PIFACE_transaction_access_bank_compat__register_view__big_endian_bitorder(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bool _out0 = 0;
    _out0 = _DML_M_transaction_access_bank_compat__register_view__big_endian_bitorder(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static char const *_DML_PIFACE_transaction_access_bank_compat__register_view__description(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    char const *_out0 = NULL;
    _out0 = _DML_M_transaction_access_bank_compat__register_view__description(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static uint64 _DML_PIFACE_transaction_access_bank_compat__register_view__get_register_value(conf_object_t *_obj, uint32 reg)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    uint64 _out0 = 0LL;
    _out0 = _DML_M_transaction_access_bank_compat__register_view__get_register_value(_dev, reg);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static uint32 _DML_PIFACE_transaction_access_bank_compat__register_view__number_of_registers(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    uint32 _out0 = 0LL;
    _out0 = _DML_M_transaction_access_bank_compat__register_view__number_of_registers(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static attr_value_t _DML_PIFACE_transaction_access_bank_compat__register_view__register_info(conf_object_t *_obj, uint32 reg)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_transaction_access_bank_compat__register_view__register_info(_dev, reg);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static void  _DML_PIFACE_transaction_access_bank_compat__register_view__set_register_value(conf_object_t *_obj, uint32 reg, uint64 val)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    _DML_M_transaction_access_bank_compat__register_view__set_register_value(_dev, reg, val);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static bool _DML_IFACE_transaction_access_bank_compat__register_view__big_endian_bitorder(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bool _out0 = 0;
    _out0 = _DML_M_transaction_access_bank_compat__register_view__big_endian_bitorder(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static char const *_DML_IFACE_transaction_access_bank_compat__register_view__description(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    char const *_out0 = NULL;
    _out0 = _DML_M_transaction_access_bank_compat__register_view__description(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static uint64 _DML_IFACE_transaction_access_bank_compat__register_view__get_register_value(conf_object_t *_obj, uint32 reg)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint64 _out0 = 0LL;
    _out0 = _DML_M_transaction_access_bank_compat__register_view__get_register_value(_dev, reg);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static uint32 _DML_IFACE_transaction_access_bank_compat__register_view__number_of_registers(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint32 _out0 = 0LL;
    _out0 = _DML_M_transaction_access_bank_compat__register_view__number_of_registers(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static attr_value_t _DML_IFACE_transaction_access_bank_compat__register_view__register_info(conf_object_t *_obj, uint32 reg)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_transaction_access_bank_compat__register_view__register_info(_dev, reg);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static void  _DML_IFACE_transaction_access_bank_compat__register_view__set_register_value(conf_object_t *_obj, uint32 reg, uint64 val)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    _DML_M_transaction_access_bank_compat__register_view__set_register_value(_dev, reg, val);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static attr_value_t _DML_PIFACE_transaction_access_bank_compat__register_view_catalog__register_names(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_transaction_access_bank_compat__register_view_catalog__register_names(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static attr_value_t _DML_PIFACE_transaction_access_bank_compat__register_view_catalog__register_offsets(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_transaction_access_bank_compat__register_view_catalog__register_offsets(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static attr_value_t _DML_IFACE_transaction_access_bank_compat__register_view_catalog__register_names(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_transaction_access_bank_compat__register_view_catalog__register_names(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static attr_value_t _DML_IFACE_transaction_access_bank_compat__register_view_catalog__register_offsets(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_transaction_access_bank_compat__register_view_catalog__register_offsets(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bool _DML_PIFACE_transaction_access_bank_compat__register_view_read_only__is_read_only(conf_object_t *_obj, uint32 reg)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bool _out0 = 0;
    _out0 = _DML_M_transaction_access_bank_compat__register_view_read_only__is_read_only(_dev, reg);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bool _DML_IFACE_transaction_access_bank_compat__register_view_read_only__is_read_only(conf_object_t *_obj, uint32 reg)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bool _out0 = 0;
    _out0 = _DML_M_transaction_access_bank_compat__register_view_read_only__is_read_only(_dev, reg);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static exception_type_t _DML_PIFACE_transaction_access_bank_compat__transaction__issue(conf_object_t *_obj, transaction_t *transaction, uint64 addr)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    exception_type_t _out0 = 0LL;
    _out0 = _DML_M_transaction_access_bank_compat__transaction__issue(_dev, transaction, addr);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static exception_type_t _DML_IFACE_transaction_access_bank_compat__transaction__issue(conf_object_t *_obj, transaction_t *transaction, uint64 addr)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    exception_type_t _out0 = 0LL;
    _out0 = _DML_M_transaction_access_bank_compat__transaction__issue(_dev, transaction, addr);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static void
 test_notify_state_change(test_t *dev)
{
    if (!dev->_issuing_state_callbacks) {
        dev->_issuing_state_callbacks = true;
        SIM_notify(&dev->obj, Sim_Notify_State_Change);
        dev->_issuing_state_callbacks = false;
    }
}
// DML notification registration callback
static void _test_update_has_state_notifier(conf_object_t *_obj, notifier_type_t type, bool has_subscribers)
{
    if (type == Sim_Notify_State_Change) {
        test_t *_dev = (test_t*)_obj;
        _dev->_has_state_callbacks = has_subscribers;
    }
}

static conf_object_t *
test_alloc(conf_class_t *cls)
{
    test_t *_dev = MM_ZALLOC(1, test_t);
    _dev->_immediate_after_state = MM_ZALLOC(1, _dml_immediate_after_state_t);
    return &_dev->obj;
}

static lang_void *
test_init(conf_object_t *_obj)
{
    test_t *_dev = (test_t*)_obj;
    _init_port_objs(_dev);
    _init_static_vars(_dev);
    _init_data_objs(_dev);
    ht_init_int_table(&(_dev->_subsequent_log_ht));
    QINIT(_dev->_immediate_after_state->queue);
    #line 667 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    _DML_TM_init___rec_init(_dev, UPCAST(((device) {(&_tr__dev__device), ((_identity_t) {.id = 1, .encoded_index = 0})}), device, init));
    #line 5143 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"
    SIM_add_notifier(_obj, Sim_Notify_Object_Delete, _obj, test_pre_delete, NULL);
    return _obj;
}

static void test_finalize(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t *)_obj;
    #line 668 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    _DML_TM_post_init___rec_post_init(_dev, UPCAST(((device) {(&_tr__dev__device), ((_identity_t) {.id = 1, .encoded_index = 0})}), device, post_init));
    #line 5153 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"
}

static void test_objects_finalized(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t *)_obj;
    _dev->_immediate_after_state->warn_upon_deletion = true;
    _DML_execute_immediate_afters_now(_obj, _dev->_immediate_after_state);
}

static void test_pre_delete(conf_object_t *_subscriber, conf_object_t *_obj, lang_void *_data)
{
    test_t *_dev = (test_t *)_obj;
    _DML_pre_delete_cancel_immediate_afters(_obj, _dev->_immediate_after_state);
    #line 3801 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    if (!(!(SIM_object_clock(&_dev->obj) == NULL)))
    #line 3803 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    goto exit3;
    SIM_event_cancel_time(&_dev->obj, _send_now_evclass_14, &_dev->obj, NULL, NULL);
    #line 5172 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"
exit3: ;
    #line 3801 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    if (!(!(SIM_object_clock(&_dev->obj) == NULL)))
    #line 3803 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    goto exit4;
    SIM_event_cancel_time(&_dev->obj, _send_now_evclass_89, &_dev->obj, NULL, NULL);
    #line 5179 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"
exit4: ;
    #line 3801 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    if (!(!(SIM_object_clock(&_dev->obj) == NULL)))
    #line 3803 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    goto exit5;
    SIM_event_cancel_time(&_dev->obj, _send_now_evclass_90, &_dev->obj, NULL, NULL);
    #line 5186 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"
exit5: ;
    #line 3801 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    if (!(!(SIM_object_clock(&_dev->obj) == NULL)))
    #line 3803 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    goto exit6;
    SIM_event_cancel_time(&_dev->obj, _send_now_evclass_99, &_dev->obj, NULL, NULL);
    #line 5193 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"
exit6: ;
    #line 3801 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    if (!(!(SIM_object_clock(&_dev->obj) == NULL)))
    #line 3803 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    goto exit7;
    SIM_event_cancel_time(&_dev->obj, _send_now_evclass_118, &_dev->obj, NULL, NULL);
    #line 5200 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"
exit7: ;
    #line 3801 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    if (!(!(SIM_object_clock(&_dev->obj) == NULL)))
    #line 3803 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    goto exit8;
    SIM_event_cancel_time(&_dev->obj, _send_now_evclass_119, &_dev->obj, NULL, NULL);
    #line 5207 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"
exit8: ;
    if (SIM_object_clock(_obj)) {
        _cancel_simple_delay_events(_obj, SIM_object_clock(_obj), NULL);
        _cancel_simple_delay_events(_obj, SIM_picosecond_clock(_obj), NULL);
    }
    test_deinit(_obj);
}

static void test_deinit(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t *)_obj;
    #line 669 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    _DML_TM_destroy___rec_destroy(_dev, UPCAST(((device) {(&_tr__dev__device), ((_identity_t) {.id = 1, .encoded_index = 0})}), device, destroy));
    #line 5221 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"
    _DML_execute_immediate_afters_now(_obj, _dev->_immediate_after_state);
    _DML_free_hook_queue(&_dev->h.queue);
    _free_table(&_dev->_subsequent_log_ht);
    QFREE(_dev->_immediate_after_state->queue);
    if (likely(!_dev->_immediate_after_state->posted)) {
        MM_FREE(_dev->_immediate_after_state);
    } else {
        _dev->_immediate_after_state->deleted = true;
    }
}

static void test_dealloc(conf_object_t *dev)
{
    MM_FREE(dev);
}

static void  _DML_EV_cycle_ev____callback(conf_object_t *_obj, void  *user)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    _DML_M_cycle_ev____callback(_dev, user);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static void  _DML_EV_cycle_ev____destroy(conf_object_t *_obj, void  *data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    _DML_M_cycle_ev____destroy(_dev, data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static attr_value_t _DML_EV_cycle_ev____get_event_info(conf_object_t *_obj, void  *data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_cycle_ev____get_event_info(_dev, data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static void  *_DML_EV_cycle_ev____set_event_info(conf_object_t *_obj, attr_value_t info)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    void  *_out0 = NULL;
    _out0 = _DML_M_cycle_ev____set_event_info(_dev, info);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static char *_DML_EV_cycle_ev____describe_event(conf_object_t *_obj, void  *data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    char *_out0 = NULL;
    _out0 = _DML_M_cycle_ev____describe_event(_dev, data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static void  _DML_EV_simple_cycle_ev____callback(conf_object_t *_obj, void  *user)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    _DML_M_simple_cycle_ev____callback(_dev, user);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static void  _DML_EV_simple_cycle_ev____destroy(conf_object_t *_obj, void  *data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    _DML_M_simple_cycle_ev____destroy(_dev, data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static attr_value_t _DML_EV_simple_cycle_ev____get_event_info(conf_object_t *_obj, void  *data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_simple_cycle_ev____get_event_info(_dev, data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static void  *_DML_EV_simple_cycle_ev____set_event_info(conf_object_t *_obj, attr_value_t info)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    void  *_out0 = NULL;
    _out0 = _DML_M_simple_cycle_ev____set_event_info(_dev, info);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static char *_DML_EV_simple_cycle_ev____describe_event(conf_object_t *_obj, void  *data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    char *_out0 = NULL;
    _out0 = _DML_M_simple_cycle_ev____describe_event(_dev, data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static void  _DML_EV_simple_time_ev____callback(conf_object_t *_obj, void  *user)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    _DML_M_simple_time_ev____callback(_dev, user);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static void  _DML_EV_simple_time_ev____destroy(conf_object_t *_obj, void  *data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    _DML_M_simple_time_ev____destroy(_dev, data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static attr_value_t _DML_EV_simple_time_ev____get_event_info(conf_object_t *_obj, void  *data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_simple_time_ev____get_event_info(_dev, data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static void  *_DML_EV_simple_time_ev____set_event_info(conf_object_t *_obj, attr_value_t info)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    void  *_out0 = NULL;
    _out0 = _DML_M_simple_time_ev____set_event_info(_dev, info);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static char *_DML_EV_simple_time_ev____describe_event(conf_object_t *_obj, void  *data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    char *_out0 = NULL;
    _out0 = _DML_M_simple_time_ev____describe_event(_dev, data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static void  _DML_EV_time_ev____callback(conf_object_t *_obj, void  *user)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    _DML_M_time_ev____callback(_dev, user);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static void  _DML_EV_time_ev____destroy(conf_object_t *_obj, void  *data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    _DML_M_time_ev____destroy(_dev, data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static attr_value_t _DML_EV_time_ev____get_event_info(conf_object_t *_obj, void  *data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_time_ev____get_event_info(_dev, data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static void  *_DML_EV_time_ev____set_event_info(conf_object_t *_obj, attr_value_t info)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    void  *_out0 = NULL;
    _out0 = _DML_M_time_ev____set_event_info(_dev, info);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static char *_DML_EV_time_ev____describe_event(conf_object_t *_obj, void  *data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    char *_out0 = NULL;
    _out0 = _DML_M_time_ev____describe_event(_dev, data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static void  _DML_EV_uint64_cycle_ev____callback(conf_object_t *_obj, void  *user)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    _DML_M_uint64_cycle_ev____callback(_dev, user);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static void  _DML_EV_uint64_cycle_ev____destroy(conf_object_t *_obj, void  *data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    _DML_M_uint64_cycle_ev____destroy(_dev, data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static attr_value_t _DML_EV_uint64_cycle_ev____get_event_info(conf_object_t *_obj, void  *data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_uint64_cycle_ev____get_event_info(_dev, data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static void  *_DML_EV_uint64_cycle_ev____set_event_info(conf_object_t *_obj, attr_value_t info)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    void  *_out0 = NULL;
    _out0 = _DML_M_uint64_cycle_ev____set_event_info(_dev, info);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static char *_DML_EV_uint64_cycle_ev____describe_event(conf_object_t *_obj, void  *data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    char *_out0 = NULL;
    _out0 = _DML_M_uint64_cycle_ev____describe_event(_dev, data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static void  _DML_EV_uint64_time_ev____callback(conf_object_t *_obj, void  *user)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    _DML_M_uint64_time_ev____callback(_dev, user);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static void  _DML_EV_uint64_time_ev____destroy(conf_object_t *_obj, void  *data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    _DML_M_uint64_time_ev____destroy(_dev, data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static attr_value_t _DML_EV_uint64_time_ev____get_event_info(conf_object_t *_obj, void  *data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_uint64_time_ev____get_event_info(_dev, data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static void  *_DML_EV_uint64_time_ev____set_event_info(conf_object_t *_obj, attr_value_t info)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    void  *_out0 = NULL;
    _out0 = _DML_M_uint64_time_ev____set_event_info(_dev, info);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static char *_DML_EV_uint64_time_ev____describe_event(conf_object_t *_obj, void  *data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    char *_out0 = NULL;
    _out0 = _DML_M_uint64_time_ev____describe_event(_dev, data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static const _id_info_t _id_infos[120] UNUSED = {
    {"dev", NULL, 0, 1},
    {"HRESET.signal", NULL, 0, 2},
    {"HRESET", NULL, 0, 3},
    {"SRESET.signal", NULL, 0, 4},
    {"SRESET", NULL, 0, 5},
    {"ba", NULL, 0, 6},
    {"bank_obj_get.bank_instrumentation_subscribe", NULL, 0, 7},
    {"bank_obj_get.instrumentation_order", NULL, 0, 8},
    {"bank_obj_get.io_memory", NULL, 0, 9},
    {"bank_obj_get.register_view", NULL, 0, 10},
    {"bank_obj_get.register_view_catalog", NULL, 0, 11},
    {"bank_obj_get.register_view_read_only", NULL, 0, 12},
    {"bank_obj_get", NULL, 0, 13},
    {"cycle_ev", NULL, 0, 14},
    {"fa", NULL, 0, 15},
    {"field_regs.bank_instrumentation_subscribe", NULL, 0, 16},
    {"field_regs.instrumentation_order", NULL, 0, 17},
    {"field_regs.io_memory", NULL, 0, 18},
    {"field_regs.r4.f", NULL, 0, 19},
    {"field_regs.r4", NULL, 0, 20},
    {"field_regs.r5.f", NULL, 0, 21},
    {"field_regs.r5", NULL, 0, 22},
    {"field_regs.r6", NULL, 0, 23},
    {"field_regs.register_view", NULL, 0, 24},
    {"field_regs.register_view_catalog", NULL, 0, 25},
    {"field_regs.register_view_read_only", NULL, 0, 26},
    {"field_regs", NULL, 0, 27},
    {"ia", NULL, 0, 28},
    {"io_memory", NULL, 0, 29},
    {"io_memory_access_bank.bank_instrumentation_subscribe", NULL, 0, 30},
    {"io_memory_access_bank.instrumentation_order", NULL, 0, 31},
    {"io_memory_access_bank.io_memory", NULL, 0, 32},
    {"io_memory_access_bank.r", NULL, 0, 33},
    {"io_memory_access_bank.register_view", NULL, 0, 34},
    {"io_memory_access_bank.register_view_catalog", NULL, 0, 35},
    {"io_memory_access_bank.register_view_read_only", NULL, 0, 36},
    {"io_memory_access_bank", NULL, 0, 37},
    {"io_memory_access_bank_compat.bank_instrumentation_subscribe", NULL, 0, 38},
    {"io_memory_access_bank_compat.instrumentation_order", NULL, 0, 39},
    {"io_memory_access_bank_compat.io_memory", NULL, 0, 40},
    {"io_memory_access_bank_compat.r", NULL, 0, 41},
    {"io_memory_access_bank_compat.register_view", NULL, 0, 42},
    {"io_memory_access_bank_compat.register_view_catalog", NULL, 0, 43},
    {"io_memory_access_bank_compat.register_view_read_only", NULL, 0, 44},
    {"io_memory_access_bank_compat", NULL, 0, 45},
    {"len_compat_testbank.bank_instrumentation_subscribe", NULL, 0, 46},
    {"len_compat_testbank.g[%u].r", (const uint32 []) {2}, 1, 47},
    {"len_compat_testbank.g[%u].r2[%u]", (const uint32 []) {2, 2}, 2, 48},
    {"len_compat_testbank.g[%u]", (const uint32 []) {2}, 1, 49},
    {"len_compat_testbank.instrumentation_order", NULL, 0, 50},
    {"len_compat_testbank.io_memory", NULL, 0, 51},
    {"len_compat_testbank.r", NULL, 0, 52},
    {"len_compat_testbank.register_view", NULL, 0, 53},
    {"len_compat_testbank.register_view_catalog", NULL, 0, 54},
    {"len_compat_testbank.register_view_read_only", NULL, 0, 55},
    {"len_compat_testbank", NULL, 0, 56},
    {"overridden_bank.bank_instrumentation_subscribe", NULL, 0, 57},
    {"overridden_bank.instrumentation_order", NULL, 0, 58},
    {"overridden_bank.io_memory", NULL, 0, 59},
    {"overridden_bank.register_view", NULL, 0, 60},
    {"overridden_bank.register_view_catalog", NULL, 0, 61},
    {"overridden_bank.register_view_read_only", NULL, 0, 62},
    {"overridden_bank", NULL, 0, 63},
    {"p", NULL, 0, 64},
    {"pa", NULL, 0, 65},
    {"regs.bank_instrumentation_subscribe", NULL, 0, 66},
    {"regs.instrumentation_order", NULL, 0, 67},
    {"regs.io_memory", NULL, 0, 68},
    {"regs.r", NULL, 0, 69},
    {"regs.r2.f", NULL, 0, 70},
    {"regs.r2", NULL, 0, 71},
    {"regs.r3", NULL, 0, 72},
    {"regs.r4", NULL, 0, 73},
    {"regs.register_view", NULL, 0, 74},
    {"regs.register_view_catalog", NULL, 0, 75},
    {"regs.register_view_read_only", NULL, 0, 76},
    {"regs", NULL, 0, 77},
    {"regs_with_saved.bank_instrumentation_subscribe", NULL, 0, 78},
    {"regs_with_saved.instrumentation_order", NULL, 0, 79},
    {"regs_with_saved.io_memory", NULL, 0, 80},
    {"regs_with_saved.r1", NULL, 0, 81},
    {"regs_with_saved.r2.f", NULL, 0, 82},
    {"regs_with_saved.r2", NULL, 0, 83},
    {"regs_with_saved.register_view", NULL, 0, 84},
    {"regs_with_saved.register_view_catalog", NULL, 0, 85},
    {"regs_with_saved.register_view_read_only", NULL, 0, 86},
    {"regs_with_saved", NULL, 0, 87},
    {"roa", NULL, 0, 88},
    {"simple_cycle_ev", NULL, 0, 89},
    {"simple_time_ev", NULL, 0, 90},
    {"testbank.bank_instrumentation_subscribe", NULL, 0, 91},
    {"testbank.instrumentation_order", NULL, 0, 92},
    {"testbank.io_memory", NULL, 0, 93},
    {"testbank.r", NULL, 0, 94},
    {"testbank.register_view", NULL, 0, 95},
    {"testbank.register_view_catalog", NULL, 0, 96},
    {"testbank.register_view_read_only", NULL, 0, 97},
    {"testbank", NULL, 0, 98},
    {"time_ev", NULL, 0, 99},
    {"tmp", NULL, 0, 100},
    {"transaction_access_bank.bank_instrumentation_subscribe", NULL, 0, 101},
    {"transaction_access_bank.instrumentation_order", NULL, 0, 102},
    {"transaction_access_bank.r", NULL, 0, 103},
    {"transaction_access_bank.register_view", NULL, 0, 104},
    {"transaction_access_bank.register_view_catalog", NULL, 0, 105},
    {"transaction_access_bank.register_view_read_only", NULL, 0, 106},
    {"transaction_access_bank.transaction", NULL, 0, 107},
    {"transaction_access_bank", NULL, 0, 108},
    {"transaction_access_bank_compat.bank_instrumentation_subscribe", NULL, 0, 109},
    {"transaction_access_bank_compat.instrumentation_order", NULL, 0, 110},
    {"transaction_access_bank_compat.r", NULL, 0, 111},
    {"transaction_access_bank_compat.register_view", NULL, 0, 112},
    {"transaction_access_bank_compat.register_view_catalog", NULL, 0, 113},
    {"transaction_access_bank_compat.register_view_read_only", NULL, 0, 114},
    {"transaction_access_bank_compat.transaction", NULL, 0, 115},
    {"transaction_access_bank_compat", NULL, 0, 116},
    {"ua", NULL, 0, 117},
    {"uint64_cycle_ev", NULL, 0, 118},
    {"uint64_time_ev", NULL, 0, 119},
    {"woa", NULL, 0, 120}
};
static ht_str_table_t _id_info_ht UNUSED = HT_STR_NULL(false);
static const _id_info_t _hook_id_infos[1] UNUSED = {
    {"h", NULL, 0, 1}
};
static ht_str_table_t _hook_id_info_ht UNUSED = HT_STR_NULL(false);
static void * const _object_vtables[120] UNUSED = {(&_tr__dev__device.object), (&_tr_HRESET_signal__implement.object), (&_tr_HRESET__port.object), (&_tr_SRESET_signal__implement.object), (&_tr_SRESET__port.object), (&_tr_ba__bool_attr.attribute._conf_attribute.object), (&_tr_bank_obj_get_bank_instrumentation_subscribe__implement.object), (&_tr_bank_obj_get_instrumentation_order__implement.object), (&_tr_bank_obj_get_io_memory__bank_io_memory.implement.object), (&_tr_bank_obj_get_register_view__implement.object), (&_tr_bank_obj_get_register_view_catalog__implement.object), (&_tr_bank_obj_get_register_view_read_only__implement.object), (&_tr_bank_obj_get__bank_obj.bank.object), (&_tr_cycle_ev__custom_cycle_event._custom_event._event.event.object), (&_tr_fa__double_attr.attribute._conf_attribute.object), (&_tr_field_regs_bank_instrumentation_subscribe__implement.object), (&_tr_field_regs_instrumentation_order__implement.object), (&_tr_field_regs_io_memory__bank_io_memory.implement.object), (&_tr_field_regs_r4_f____implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read.field.object), (&_tr_field_regs_r4____implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field._reg_read_as_field._register._conf_attribute.object), (&_tr_field_regs_r5_f____implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__write.field.object), (&_tr_field_regs_r5____implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field._reg_write_as_field._register._conf_attribute.object), (&_tr_field_regs_r6____implicit__init_val_hard_reset___init_val_soft_reset__register._register._conf_attribute.object), (&_tr_field_regs_register_view__implement.object), (&_tr_field_regs_register_view_catalog__implement.object), (&_tr_field_regs_register_view_read_only__implement.object), (&_tr_field_regs__bank.object), (&_tr_ia__int64_attr.attribute._conf_attribute.object), (&_tr_io_memory__implement.object), (&_tr_io_memory_access_bank_bank_instrumentation_subscribe__implement.object), (&_tr_io_memory_access_bank_instrumentation_order__implement.object), (&_tr_io_memory_access_bank_io_memory__bank_io_memory.implement.object), (&_tr_io_memory_access_bank_r____implicit__init_val_hard_reset___init_val_soft_reset__register._register._conf_attribute.object), (&_tr_io_memory_access_bank_register_view__implement.object), (&_tr_io_memory_access_bank_register_view_catalog__implement.object), (&_tr_io_memory_access_bank_register_view_read_only__implement.object), (&_tr_io_memory_access_bank__io_memory_access_bank.bank.object), (&_tr_io_memory_access_bank_compat_bank_instrumentation_subscribe__implement.object), (&_tr_io_memory_access_bank_compat_instrumentation_order__implement.object), (&_tr_io_memory_access_bank_compat_io_memory__bank_io_memory.implement.object), (&_tr_io_memory_access_bank_compat_r____implicit__init_val_hard_reset___init_val_soft_reset__register._register._conf_attribute.object), (&_tr_io_memory_access_bank_compat_register_view__implement.object), (&_tr_io_memory_access_bank_compat_register_view_catalog__implement.object), (&_tr_io_memory_access_bank_compat_register_view_read_only__implement.object), (&_tr_io_memory_access_bank_compat__io_memory_access_bank.bank.object), (&_tr_len_compat_testbank_bank_instrumentation_subscribe__implement.object), (&_tr_len_compat_testbank_g_r____implicit__init_val_hard_reset___init_val_soft_reset__register._register._conf_attribute.object), (&_tr_len_compat_testbank_g_r2____implicit__init_val_hard_reset___init_val_soft_reset__register._register._conf_attribute.object), (&_tr_len_compat_testbank_g__group.object), (&_tr_len_compat_testbank_instrumentation_order__implement.object), (&_tr_len_compat_testbank_io_memory__bank_io_memory.implement.object), (&_tr_len_compat_testbank_r____implicit__init_val_hard_reset___init_val_soft_reset__register._register._conf_attribute.object), (&_tr_len_compat_testbank_register_view__implement.object), (&_tr_len_compat_testbank_register_view_catalog__implement.object), (&_tr_len_compat_testbank_register_view_read_only__implement.object), (&_tr_len_compat_testbank__bank.object), (&_tr_overridden_bank_bank_instrumentation_subscribe__implement.object), (&_tr_overridden_bank_instrumentation_order__implement.object), (&_tr_overridden_bank_io_memory__bank_io_memory.implement.object), (&_tr_overridden_bank_register_view__implement.object), (&_tr_overridden_bank_register_view_catalog__implement.object), (&_tr_overridden_bank_register_view_read_only__implement.object), (&_tr_overridden_bank__bank.object), (&_tr_p__port.object), (&_tr_pa__pseudo_attr.attribute._conf_attribute.object), (&_tr_regs_bank_instrumentation_subscribe__implement.object), (&_tr_regs_instrumentation_order__implement.object), (&_tr_regs_io_memory__bank_io_memory.implement.object), (&_tr_regs_r____implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read__write._reg_read_as_field._register._conf_attribute.object), (&_tr_regs_r2_f____implicit__get_field___init_val_hard_reset___init_val_soft_reset___set_field__field__unified_get__unified_set.field.object), (&_tr_regs_r2____implicit__init_val_hard_reset___init_val_soft_reset__register__unified_get__unified_set._register._conf_attribute.object), (&_tr_regs_r3____implicit__init_val_hard_reset___init_val_soft_reset__register__unified_hard_reset__unified_soft_reset._register._conf_attribute.object), (&_tr_regs_r4____implicit__init_val_hard_reset___init_val_soft_reset__register__soft_reset_val._register._conf_attribute.object), (&_tr_regs_register_view__implement.object), (&_tr_regs_register_view_catalog__implement.object), (&_tr_regs_register_view_read_only__implement.object), (&_tr_regs__bank.object), (&_tr_regs_with_saved_bank_instrumentation_subscribe__implement.object), (&_tr_regs_with_saved_instrumentation_order__implement.object), (&_tr_regs_with_saved_io_memory__bank_io_memory.implement.object), (&_tr_regs_with_saved_r1____implicit__init_val_hard_reset___init_val_soft_reset__register._register._conf_attribute.object), (&_tr_regs_with_saved_r2_f____implicit__init_val_hard_reset___init_val_soft_reset__field.field.object), (&_tr_regs_with_saved_r2____implicit__init_val_hard_reset___init_val_soft_reset__register._register._conf_attribute.object), (&_tr_regs_with_saved_register_view__implement.object), (&_tr_regs_with_saved_register_view_catalog__implement.object), (&_tr_regs_with_saved_register_view_read_only__implement.object), (&_tr_regs_with_saved__bank.object), (&_tr_roa__read_only_attr.pseudo_attr.attribute._conf_attribute.object), (&_tr_simple_cycle_ev__simple_cycle_event._cycle_event._event.event.object), (&_tr_simple_time_ev__simple_time_event._simple_event._event.event.object), (&_tr_testbank_bank_instrumentation_subscribe__implement.object), (&_tr_testbank_instrumentation_order__implement.object), (&_tr_testbank_io_memory__bank_io_memory.implement.object), (&_tr_testbank_r____implicit__init_val_hard_reset___init_val_soft_reset__register._register._conf_attribute.object), (&_tr_testbank_register_view__implement.object), (&_tr_testbank_register_view_catalog__implement.object), (&_tr_testbank_register_view_read_only__implement.object), (&_tr_testbank____implicit_function_mapped_bank__miss_pattern_bank.function_mapped_bank.bank.object), (&_tr_time_ev__custom_time_event._custom_event._event.event.object), (&_tr_tmp__implement.object), (&_tr_transaction_access_bank_bank_instrumentation_subscribe__implement.object), (&_tr_transaction_access_bank_instrumentation_order__implement.object), (&_tr_transaction_access_bank_r____implicit__init_val_hard_reset___init_val_soft_reset__register._register._conf_attribute.object), (&_tr_transaction_access_bank_register_view__implement.object), (&_tr_transaction_access_bank_register_view_catalog__implement.object), (&_tr_transaction_access_bank_register_view_read_only__implement.object), (&_tr_transaction_access_bank_transaction__bank_transaction.implement.object), (&_tr_transaction_access_bank__transaction_access_bank.bank.object), (&_tr_transaction_access_bank_compat_bank_instrumentation_subscribe__implement.object), (&_tr_transaction_access_bank_compat_instrumentation_order__implement.object), (&_tr_transaction_access_bank_compat_r____implicit__init_val_hard_reset___init_val_soft_reset__register._register._conf_attribute.object), (&_tr_transaction_access_bank_compat_register_view__implement.object), (&_tr_transaction_access_bank_compat_register_view_catalog__implement.object), (&_tr_transaction_access_bank_compat_register_view_read_only__implement.object), (&_tr_transaction_access_bank_compat_transaction__bank_transaction.implement.object), (&_tr_transaction_access_bank_compat__transaction_access_bank.bank.object), (&_tr_ua__uint64_attr.attribute._conf_attribute.object), (&_tr_uint64_cycle_ev__uint64_cycle_event._cycle_event._event.event.object), (&_tr_uint64_time_ev__uint64_time_event._time_event._event.event.object), (&_tr_woa__write_only_attr.pseudo_attr.attribute._conf_attribute.object)};
static const _dml_port_object_assoc_t _port_object_assocs[120] UNUSED = {{0, 0}, {offsetof(test_t, HRESET._obj), 1}, {offsetof(test_t, HRESET._obj), 1}, {offsetof(test_t, SRESET._obj), 1}, {offsetof(test_t, SRESET._obj), 1}, {0, 0}, {offsetof(test_t, bank_obj_get._obj), 1}, {offsetof(test_t, bank_obj_get._obj), 1}, {offsetof(test_t, bank_obj_get._obj), 1}, {offsetof(test_t, bank_obj_get._obj), 1}, {offsetof(test_t, bank_obj_get._obj), 1}, {offsetof(test_t, bank_obj_get._obj), 1}, {offsetof(test_t, bank_obj_get._obj), 1}, {0, 0}, {0, 0}, {offsetof(test_t, field_regs._obj), 1}, {offsetof(test_t, field_regs._obj), 1}, {offsetof(test_t, field_regs._obj), 1}, {offsetof(test_t, field_regs._obj), 1}, {offsetof(test_t, field_regs._obj), 1}, {offsetof(test_t, field_regs._obj), 1}, {offsetof(test_t, field_regs._obj), 1}, {offsetof(test_t, field_regs._obj), 1}, {offsetof(test_t, field_regs._obj), 1}, {offsetof(test_t, field_regs._obj), 1}, {offsetof(test_t, field_regs._obj), 1}, {offsetof(test_t, field_regs._obj), 1}, {0, 0}, {0, 0}, {offsetof(test_t, io_memory_access_bank._obj), 1}, {offsetof(test_t, io_memory_access_bank._obj), 1}, {offsetof(test_t, io_memory_access_bank._obj), 1}, {offsetof(test_t, io_memory_access_bank._obj), 1}, {offsetof(test_t, io_memory_access_bank._obj), 1}, {offsetof(test_t, io_memory_access_bank._obj), 1}, {offsetof(test_t, io_memory_access_bank._obj), 1}, {offsetof(test_t, io_memory_access_bank._obj), 1}, {offsetof(test_t, io_memory_access_bank_compat._obj), 1}, {offsetof(test_t, io_memory_access_bank_compat._obj), 1}, {offsetof(test_t, io_memory_access_bank_compat._obj), 1}, {offsetof(test_t, io_memory_access_bank_compat._obj), 1}, {offsetof(test_t, io_memory_access_bank_compat._obj), 1}, {offsetof(test_t, io_memory_access_bank_compat._obj), 1}, {offsetof(test_t, io_memory_access_bank_compat._obj), 1}, {offsetof(test_t, io_memory_access_bank_compat._obj), 1}, {offsetof(test_t, len_compat_testbank._obj), 1}, {offsetof(test_t, len_compat_testbank._obj), 2}, {offsetof(test_t, len_compat_testbank._obj), 4}, {offsetof(test_t, len_compat_testbank._obj), 2}, {offsetof(test_t, len_compat_testbank._obj), 1}, {offsetof(test_t, len_compat_testbank._obj), 1}, {offsetof(test_t, len_compat_testbank._obj), 1}, {offsetof(test_t, len_compat_testbank._obj), 1}, {offsetof(test_t, len_compat_testbank._obj), 1}, {offsetof(test_t, len_compat_testbank._obj), 1}, {offsetof(test_t, len_compat_testbank._obj), 1}, {offsetof(test_t, overridden_bank._obj), 1}, {offsetof(test_t, overridden_bank._obj), 1}, {offsetof(test_t, overridden_bank._obj), 1}, {offsetof(test_t, overridden_bank._obj), 1}, {offsetof(test_t, overridden_bank._obj), 1}, {offsetof(test_t, overridden_bank._obj), 1}, {offsetof(test_t, overridden_bank._obj), 1}, {offsetof(test_t, p._obj), 1}, {0, 0}, {offsetof(test_t, regs._obj), 1}, {offsetof(test_t, regs._obj), 1}, {offsetof(test_t, regs._obj), 1}, {offsetof(test_t, regs._obj), 1}, {offsetof(test_t, regs._obj), 1}, {offsetof(test_t, regs._obj), 1}, {offsetof(test_t, regs._obj), 1}, {offsetof(test_t, regs._obj), 1}, {offsetof(test_t, regs._obj), 1}, {offsetof(test_t, regs._obj), 1}, {offsetof(test_t, regs._obj), 1}, {offsetof(test_t, regs._obj), 1}, {offsetof(test_t, regs_with_saved._obj), 1}, {offsetof(test_t, regs_with_saved._obj), 1}, {offsetof(test_t, regs_with_saved._obj), 1}, {offsetof(test_t, regs_with_saved._obj), 1}, {offsetof(test_t, regs_with_saved._obj), 1}, {offsetof(test_t, regs_with_saved._obj), 1}, {offsetof(test_t, regs_with_saved._obj), 1}, {offsetof(test_t, regs_with_saved._obj), 1}, {offsetof(test_t, regs_with_saved._obj), 1}, {offsetof(test_t, regs_with_saved._obj), 1}, {0, 0}, {0, 0}, {0, 0}, {offsetof(test_t, testbank._obj), 1}, {offsetof(test_t, testbank._obj), 1}, {offsetof(test_t, testbank._obj), 1}, {offsetof(test_t, testbank._obj), 1}, {offsetof(test_t, testbank._obj), 1}, {offsetof(test_t, testbank._obj), 1}, {offsetof(test_t, testbank._obj), 1}, {offsetof(test_t, testbank._obj), 1}, {0, 0}, {0, 0}, {offsetof(test_t, transaction_access_bank._obj), 1}, {offsetof(test_t, transaction_access_bank._obj), 1}, {offsetof(test_t, transaction_access_bank._obj), 1}, {offsetof(test_t, transaction_access_bank._obj), 1}, {offsetof(test_t, transaction_access_bank._obj), 1}, {offsetof(test_t, transaction_access_bank._obj), 1}, {offsetof(test_t, transaction_access_bank._obj), 1}, {offsetof(test_t, transaction_access_bank._obj), 1}, {offsetof(test_t, transaction_access_bank_compat._obj), 1}, {offsetof(test_t, transaction_access_bank_compat._obj), 1}, {offsetof(test_t, transaction_access_bank_compat._obj), 1}, {offsetof(test_t, transaction_access_bank_compat._obj), 1}, {offsetof(test_t, transaction_access_bank_compat._obj), 1}, {offsetof(test_t, transaction_access_bank_compat._obj), 1}, {offsetof(test_t, transaction_access_bank_compat._obj), 1}, {offsetof(test_t, transaction_access_bank_compat._obj), 1}, {0, 0}, {0, 0}, {0, 0}, {0, 0}};
static void _startup_calls(void)
{
    _DML_M__register_all_attributes();
    {
        _traitref_t _tref;
        _tref = ((bank) {(&_tr_bank_obj_get__bank_obj.bank), ((_identity_t) {.id = 13, .encoded_index = 0})});
        {
            uint64 v494__ret__out1 UNUSED  = 0LL;
            *((_register const *[1LL]) {0}) = _DML_TM_bank___reginfo_table(_tref, &v494__ret__out1);
            *((uint64 [1LL]) {0}) = v494__ret__out1;
        }
        {
            int v495__ret__out1 UNUSED  = 0LL;
            *((_register const *[1LL]) {0}) = _DML_TM_bank___sorted_regs(_tref, &v495__ret__out1);
            *((int [1LL]) {0}) = v495__ret__out1;
        }
    }
    {
        _traitref_t _tref;
        _tref = ((bank) {(&_tr_field_regs__bank), ((_identity_t) {.id = 27, .encoded_index = 0})});
        {
            uint64 v496__ret__out1 UNUSED  = 0LL;
            *((_register const *[1LL]) {0}) = _DML_TM_bank___reginfo_table(_tref, &v496__ret__out1);
            *((uint64 [1LL]) {0}) = v496__ret__out1;
        }
        {
            int v497__ret__out1 UNUSED  = 0LL;
            *((_register const *[1LL]) {0}) = _DML_TM_bank___sorted_regs(_tref, &v497__ret__out1);
            *((int [1LL]) {0}) = v497__ret__out1;
        }
    }
    {
        _traitref_t _tref;
        _tref = ((bank) {(&_tr_io_memory_access_bank__io_memory_access_bank.bank), ((_identity_t) {.id = 37, .encoded_index = 0})});
        {
            uint64 v498__ret__out1 UNUSED  = 0LL;
            *((_register const *[1LL]) {0}) = _DML_TM_bank___reginfo_table(_tref, &v498__ret__out1);
            *((uint64 [1LL]) {0}) = v498__ret__out1;
        }
        {
            int v499__ret__out1 UNUSED  = 0LL;
            *((_register const *[1LL]) {0}) = _DML_TM_bank___sorted_regs(_tref, &v499__ret__out1);
            *((int [1LL]) {0}) = v499__ret__out1;
        }
    }
    {
        _traitref_t _tref;
        _tref = ((bank) {(&_tr_io_memory_access_bank_compat__io_memory_access_bank.bank), ((_identity_t) {.id = 45, .encoded_index = 0})});
        {
            uint64 v500__ret__out1 UNUSED  = 0LL;
            *((_register const *[1LL]) {0}) = _DML_TM_bank___reginfo_table(_tref, &v500__ret__out1);
            *((uint64 [1LL]) {0}) = v500__ret__out1;
        }
        {
            int v501__ret__out1 UNUSED  = 0LL;
            *((_register const *[1LL]) {0}) = _DML_TM_bank___sorted_regs(_tref, &v501__ret__out1);
            *((int [1LL]) {0}) = v501__ret__out1;
        }
    }
    {
        _traitref_t _tref;
        _tref = ((bank) {(&_tr_len_compat_testbank__bank), ((_identity_t) {.id = 56, .encoded_index = 0})});
        {
            uint64 v502__ret__out1 UNUSED  = 0LL;
            *((_register const *[1LL]) {0}) = _DML_TM_bank___reginfo_table(_tref, &v502__ret__out1);
            *((uint64 [1LL]) {0}) = v502__ret__out1;
        }
        {
            int v503__ret__out1 UNUSED  = 0LL;
            *((_register const *[1LL]) {0}) = _DML_TM_bank___sorted_regs(_tref, &v503__ret__out1);
            *((int [1LL]) {0}) = v503__ret__out1;
        }
    }
    {
        _traitref_t _tref;
        _tref = ((bank) {(&_tr_overridden_bank__bank), ((_identity_t) {.id = 63, .encoded_index = 0})});
        {
            uint64 v504__ret__out1 UNUSED  = 0LL;
            *((_register const *[1LL]) {0}) = _DML_TM_bank___reginfo_table(_tref, &v504__ret__out1);
            *((uint64 [1LL]) {0}) = v504__ret__out1;
        }
        {
            int v505__ret__out1 UNUSED  = 0LL;
            *((_register const *[1LL]) {0}) = _DML_TM_bank___sorted_regs(_tref, &v505__ret__out1);
            *((int [1LL]) {0}) = v505__ret__out1;
        }
    }
    {
        _traitref_t _tref;
        _tref = ((bank) {(&_tr_regs__bank), ((_identity_t) {.id = 77, .encoded_index = 0})});
        {
            uint64 v506__ret__out1 UNUSED  = 0LL;
            *((_register const *[1LL]) {0}) = _DML_TM_bank___reginfo_table(_tref, &v506__ret__out1);
            *((uint64 [1LL]) {0}) = v506__ret__out1;
        }
        {
            int v507__ret__out1 UNUSED  = 0LL;
            *((_register const *[1LL]) {0}) = _DML_TM_bank___sorted_regs(_tref, &v507__ret__out1);
            *((int [1LL]) {0}) = v507__ret__out1;
        }
    }
    {
        _traitref_t _tref;
        _tref = ((bank) {(&_tr_regs_with_saved__bank), ((_identity_t) {.id = 87, .encoded_index = 0})});
        {
            uint64 v508__ret__out1 UNUSED  = 0LL;
            *((_register const *[1LL]) {0}) = _DML_TM_bank___reginfo_table(_tref, &v508__ret__out1);
            *((uint64 [1LL]) {0}) = v508__ret__out1;
        }
        {
            int v509__ret__out1 UNUSED  = 0LL;
            *((_register const *[1LL]) {0}) = _DML_TM_bank___sorted_regs(_tref, &v509__ret__out1);
            *((int [1LL]) {0}) = v509__ret__out1;
        }
    }
    {
        _traitref_t _tref;
        _tref = ((bank) {(&_tr_testbank____implicit_function_mapped_bank__miss_pattern_bank.function_mapped_bank.bank), ((_identity_t) {.id = 98, .encoded_index = 0})});
        {
            uint64 v510__ret__out1 UNUSED  = 0LL;
            *((_register const *[1LL]) {0}) = _DML_TM_bank___reginfo_table(_tref, &v510__ret__out1);
            *((uint64 [1LL]) {0}) = v510__ret__out1;
        }
        {
            int v511__ret__out1 UNUSED  = 0LL;
            *((_register const *[1LL]) {0}) = _DML_TM_bank___sorted_regs(_tref, &v511__ret__out1);
            *((int [1LL]) {0}) = v511__ret__out1;
        }
    }
    {
        _traitref_t _tref;
        _tref = ((bank) {(&_tr_transaction_access_bank__transaction_access_bank.bank), ((_identity_t) {.id = 108, .encoded_index = 0})});
        {
            uint64 v512__ret__out1 UNUSED  = 0LL;
            *((_register const *[1LL]) {0}) = _DML_TM_bank___reginfo_table(_tref, &v512__ret__out1);
            *((uint64 [1LL]) {0}) = v512__ret__out1;
        }
        {
            int v513__ret__out1 UNUSED  = 0LL;
            *((_register const *[1LL]) {0}) = _DML_TM_bank___sorted_regs(_tref, &v513__ret__out1);
            *((int [1LL]) {0}) = v513__ret__out1;
        }
    }
    {
        _traitref_t _tref;
        _tref = ((bank) {(&_tr_transaction_access_bank_compat__transaction_access_bank.bank), ((_identity_t) {.id = 116, .encoded_index = 0})});
        {
            uint64 v514__ret__out1 UNUSED  = 0LL;
            *((_register const *[1LL]) {0}) = _DML_TM_bank___reginfo_table(_tref, &v514__ret__out1);
            *((uint64 [1LL]) {0}) = v514__ret__out1;
        }
        {
            int v515__ret__out1 UNUSED  = 0LL;
            *((_register const *[1LL]) {0}) = _DML_TM_bank___sorted_regs(_tref, &v515__ret__out1);
            *((int [1LL]) {0}) = v515__ret__out1;
        }
    }
}
static void _init_data_objs(test_t *_dev)
{
    #line 700 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    _dev->_has_state_callbacks = 0;
    #line 5841 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"
    #line 699 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    _dev->_issuing_state_callbacks = 0;
    #line 5844 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"
    #line 641 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\dml14.dml"
    _dev->s = (int32 )4LL;
    #line 5847 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"
}

/* _qname._qname */
static char const *_DML_TM__qname___qname(test_t *_dev, _qname __qname)
#line 3742 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    _qname v517_ref UNUSED  = __qname;
    return _DML_get_qname(((_traitref_t *)&v517_ref)->id, _id_infos, &_dev->_qname_cache, "test");
    #line 3746 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 5858 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"
/* object.cancel_after */
static void  _DML_TM_object__cancel_after(test_t *_dev, object _object)
#line 562 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    object v519_ref UNUSED  = _object;
    _cancel_simple_events(&_dev->obj, ((_traitref_t *)&v519_ref)->id);
    return;
    #line 565 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 5868 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"
/* bank._reginfo_table */
static _register const *_DML_TM_bank___reginfo_table(bank _bank, uint64 *_out1)
#line 1944 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 5873 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"
    switch ((int64 )(((struct _bank *) _bank.trait)->_memo_outs__reginfo_table[_bank.id.encoded_index].ran))
    {
    case 0LL: ;
        ((struct _bank *) _bank.trait)->_memo_outs__reginfo_table[_bank.id.encoded_index].ran = (int8 )-1LL;
        break;
    case 1LL: ;
        *_out1 = ((struct _bank *) _bank.trait)->_memo_outs__reginfo_table[_bank.id.encoded_index].p__out1;
        return ((struct _bank *) _bank.trait)->_memo_outs__reginfo_table[_bank.id.encoded_index].p__out0;
    default: ;
        _memoized_recursion("_reginfo_table");
    }
    #line 1945 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    uint64 v521_size UNUSED  = 0ULL;
    {
        #line 1946 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        _each_in_t __each_in_expr = _vtable_sequence_param(_bank, offsetof(struct _bank, _each_register));
        #line 1946 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        for (uint32 _outer_idx = 0; _outer_idx < __each_in_expr.num; ++_outer_idx) {
            #line 1946 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            _vtable_list_t _list = _each__register[__each_in_expr.base_idx + _outer_idx];
            #line 1946 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            uint32 _num = _list.num / __each_in_expr.array_size;
            #line 1946 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            uint32 _start = _num * __each_in_expr.array_idx;
            #line 1946 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            for (uint32 _inner_idx = _start; _inner_idx < _start + _num; ++_inner_idx)
            #line 1946 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            {
                #line 1946 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                _register v522_r UNUSED  = {_list.vtable, {_list.id, _inner_idx}};
                if (!(VTABLE_PARAM(v522_r, struct __register, offset) == 0xffffffffffffffffULL))
                (v521_size)++;
                #line 5906 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"
            }
            #line 1946 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        }
        #line 1946 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 1951 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    _register *v521_table UNUSED  = MM_ZALLOC(v521_size, _register );
    uint64 v521_num UNUSED  = 0ULL;
    {
        #line 1953 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        _each_in_t __each_in_expr = _vtable_sequence_param(_bank, offsetof(struct _bank, _each_register));
        #line 1953 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        for (uint32 _outer_idx = 0; _outer_idx < __each_in_expr.num; ++_outer_idx) {
            #line 1953 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            _vtable_list_t _list = _each__register[__each_in_expr.base_idx + _outer_idx];
            #line 1953 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            uint32 _num = _list.num / __each_in_expr.array_size;
            #line 1953 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            uint32 _start = _num * __each_in_expr.array_idx;
            #line 1953 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            for (uint32 _inner_idx = _start; _inner_idx < _start + _num; ++_inner_idx)
            #line 1953 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            {
                #line 1953 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                _register v525_r UNUSED  = {_list.vtable, {_list.id, _inner_idx}};
                if (!(VTABLE_PARAM(v525_r, struct __register, offset) == 0xffffffffffffffffULL))
                #line 1954 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                {
                    {
                        #line 1955 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                        v521_table[v521_num] = v525_r;
                        #line 1955 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                    }
                    (v521_num)++;
                }
                #line 5942 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"
            }
            #line 1953 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        }
        #line 1953 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 1959 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    ((struct _bank *) _bank.trait)->_memo_outs__reginfo_table[_bank.id.encoded_index].ran = (int8 )1LL;
    #line 1959 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    ((struct _bank *) _bank.trait)->_memo_outs__reginfo_table[_bank.id.encoded_index].p__out0 = v521_table;
    #line 1959 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    ((struct _bank *) _bank.trait)->_memo_outs__reginfo_table[_bank.id.encoded_index].p__out1 = v521_size;
    #line 1959 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    *_out1 = ((struct _bank *) _bank.trait)->_memo_outs__reginfo_table[_bank.id.encoded_index].p__out1;
    #line 1959 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return ((struct _bank *) _bank.trait)->_memo_outs__reginfo_table[_bank.id.encoded_index].p__out0;
}
#line 5959 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"
/* bank._get_register */
static bool _DML_TM_bank___get_register(test_t *_dev, bank _bank, uint32 reg, _register *_out0)
#line 1962 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    _register const *v530_table UNUSED ;
    #line 1963 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    uint64 v530_table_size UNUSED ;
    #line 1963 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 1963 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        uint64 v531__ret__out1 UNUSED  = 0LL;
        #line 1963 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v530_table = _DML_TM_bank___reginfo_table(_bank, &v531__ret__out1);
        #line 1963 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v530_table_size = v531__ret__out1;
        #line 5975 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"
    }
    #line 1964 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    if ((v530_table_size) <= (int64 )reg)
    return 1;
    #line 1967 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    *_out0 = v530_table[(int64 )reg];
    #line 1967 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return 0;
}
#line 5985 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"
/* bank._num_registers */
static uint32 _DML_TM_bank___num_registers(test_t *_dev, bank _bank)
#line 1970 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    _register const *v534__ UNUSED ;
    #line 1971 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    uint64 v534_table_size UNUSED ;
    #line 1971 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 1971 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        uint64 v535__ret__out1 UNUSED  = 0LL;
        #line 1971 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v534__ = _DML_TM_bank___reginfo_table(_bank, &v535__ret__out1);
        #line 1971 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v534_table_size = v535__ret__out1;
        #line 6001 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"
    }
    #line 1972 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return (uint32 )v534_table_size;
}
#line 6006 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"
/* bank._intersect */
static int _DML_TM_bank___intersect(test_t *_dev, bank _bank, uint64 offset, uint64 size, uint64 roffset, uint64 rsize, bool endian_swap, int *_out1)
#line 1980 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    int v537_start UNUSED  = (int )((roffset) - (offset));
    int v537_end UNUSED  = (int )((uint64 )v537_start + (rsize));
    if ((int64 )v537_start < 0LL)
    {
        #line 1984 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v537_start = (int32 )0LL;
        #line 1984 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 1986 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    if (DML_lt_ui(size, (int64 )v537_end))
    {
        #line 1987 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v537_end = (int )size;
        #line 1987 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    if (VTABLE_PARAM(_bank, struct _bank, _le_byte_order) || !endian_swap)
    {
        #line 1989 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        *_out1 = v537_end;
        #line 1989 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        return v537_start;
        #line 6032 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"
    }
    #line 1990 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    else
    {
        #line 1991 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        *_out1 = (int )((size) - (uint64 )v537_start);
        #line 1991 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        return (int )((size) - (uint64 )v537_end);
        #line 6041 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"
    }
    #line 1992 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 6045 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"
/* bank._sorted_regs */
static _register const *_DML_TM_bank___sorted_regs(bank _bank, int *_out1)
#line 1995 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 6050 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"
    switch ((int64 )(((struct _bank *) _bank.trait)->_memo_outs__sorted_regs[_bank.id.encoded_index].ran))
    {
    case 0LL: ;
        ((struct _bank *) _bank.trait)->_memo_outs__sorted_regs[_bank.id.encoded_index].ran = (int8 )-1LL;
        break;
    case 1LL: ;
        *_out1 = ((struct _bank *) _bank.trait)->_memo_outs__sorted_regs[_bank.id.encoded_index].p__out1;
        return ((struct _bank *) _bank.trait)->_memo_outs__sorted_regs[_bank.id.encoded_index].p__out0;
    default: ;
        _memoized_recursion("_sorted_regs");
    }
    #line 1996 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    int v542_num UNUSED  = (int32 )0LL;
    {
        #line 1997 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        _each_in_t __each_in_expr = _vtable_sequence_param(_bank, offsetof(struct _bank, _each_register));
        #line 1997 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        for (uint32 _outer_idx = 0; _outer_idx < __each_in_expr.num; ++_outer_idx) {
            #line 1997 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            _vtable_list_t _list = _each__register[__each_in_expr.base_idx + _outer_idx];
            #line 1997 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            uint32 _num = _list.num / __each_in_expr.array_size;
            #line 1997 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            uint32 _start = _num * __each_in_expr.array_idx;
            #line 1997 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            for (uint32 _inner_idx = _start; _inner_idx < _start + _num; ++_inner_idx)
            #line 1997 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            {
                #line 1997 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                _register v543_r UNUSED  = {_list.vtable, {_list.id, _inner_idx}};
                if (!(VTABLE_PARAM(v543_r, struct __register, offset) == 0xffffffffffffffffULL))
                (int64 )++(v542_num);
                #line 6083 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"
            }
            #line 1997 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        }
        #line 1997 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 2001 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    if ((int64 )v542_num == 0LL)
    #line 2001 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        ((struct _bank *) _bank.trait)->_memo_outs__sorted_regs[_bank.id.encoded_index].ran = (int8 )1LL;
        #line 2002 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        ((struct _bank *) _bank.trait)->_memo_outs__sorted_regs[_bank.id.encoded_index].p__out0 = NULL;
        #line 2002 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        ((struct _bank *) _bank.trait)->_memo_outs__sorted_regs[_bank.id.encoded_index].p__out1 = (int32 )0LL;
        #line 2002 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        *_out1 = ((struct _bank *) _bank.trait)->_memo_outs__sorted_regs[_bank.id.encoded_index].p__out1;
        #line 2002 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        return ((struct _bank *) _bank.trait)->_memo_outs__sorted_regs[_bank.id.encoded_index].p__out0;
    }
    _register *v542_src UNUSED  = MM_ZALLOC((int64 )v542_num, _register );
    _register *v542_dest UNUSED  = MM_ZALLOC((int64 )v542_num, _register );
    int v542_i UNUSED  = (int32 )0LL;
    {
        #line 2007 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        _each_in_t __each_in_expr = _vtable_sequence_param(_bank, offsetof(struct _bank, _each_register));
        #line 2007 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        for (uint32 _outer_idx = 0; _outer_idx < __each_in_expr.num; ++_outer_idx) {
            #line 2007 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            _vtable_list_t _list = _each__register[__each_in_expr.base_idx + _outer_idx];
            #line 2007 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            uint32 _num = _list.num / __each_in_expr.array_size;
            #line 2007 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            uint32 _start = _num * __each_in_expr.array_idx;
            #line 2007 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            for (uint32 _inner_idx = _start; _inner_idx < _start + _num; ++_inner_idx)
            #line 2007 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            {
                #line 2007 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                _register v546_r UNUSED  = {_list.vtable, {_list.id, _inner_idx}};
                if (!(VTABLE_PARAM(v546_r, struct __register, offset) == 0xffffffffffffffffULL))
                #line 2008 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                {
                    {
                        #line 2009 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                        v542_src[(int64 )v542_i] = v546_r;
                        #line 2009 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                    }
                    (int64 )++(v542_i);
                }
                #line 6133 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"
            }
            #line 2007 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        }
        #line 2007 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 2016 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 2016 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        int v550_size UNUSED  = (int32 )1LL;
        #line 2016 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        for (; (int64 )v550_size < (int64 )v542_num; ({
            #line 2016 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            int *v551_tmp UNUSED  = &v550_size;
            #line 2016 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            *v551_tmp = (int )((uint64 )*v551_tmp * 2ULL);
            #line 2016 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
         }))
        #line 2016 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        {
            {
                #line 2017 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                int v553_low UNUSED  = (int32 )0LL;
                #line 2017 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                for (; (int64 )v553_low < (int64 )v542_num; ({
                    #line 2017 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                    int *v554_tmp UNUSED  = &v553_low;
                    #line 2017 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                    *v554_tmp = (int )((uint64 )*v554_tmp + (uint64 )v550_size * 2ULL);
                    #line 2017 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                 }))
                #line 2017 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                {
                    #line 2020 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                    int v555_mid UNUSED  = (int )((uint64 )v553_low + (uint64 )v550_size);
                    int v555_end UNUSED  = (int )((uint64 )v555_mid + (uint64 )v550_size);
                    if ((int64 )v542_num < (int64 )v555_mid)
                    #line 2022 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                    {
                        #line 2022 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                        v555_mid = v542_num;
                        #line 2022 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                    }
                    if ((int64 )v542_num < (int64 )v555_end)
                    #line 2023 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                    {
                        #line 2023 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                        v555_end = v542_num;
                        #line 2023 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                    }
                    int v555_low_idx UNUSED  = v553_low;
                    int v555_high_idx UNUSED  = v555_mid;
                    int v555_dest_idx UNUSED  = v553_low;
                    while ((int64 )v555_low_idx < (int64 )v555_mid || (int64 )v555_high_idx < (int64 )v555_end)
                    #line 2027 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                    {
                        if ((int64 )v555_low_idx < (int64 )v555_mid && ((int64 )v555_end <= (int64 )v555_high_idx || VTABLE_PARAM(v542_src[(int64 )v555_low_idx], struct __register, offset) < VTABLE_PARAM(v542_src[(int64 )v555_high_idx], struct __register, offset)))
                        #line 2030 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                        {
                            {
                                #line 2031 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                                v542_dest[(int64 )v555_dest_idx] = v542_src[(int64 )v555_low_idx];
                                #line 2031 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                            }
                            (int64 )++(v555_low_idx);
                        }
                        #line 2033 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                        else
                        #line 2033 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                        {
                            {
                                #line 2034 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                                v542_dest[(int64 )v555_dest_idx] = v542_src[(int64 )v555_high_idx];
                                #line 2034 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                            }
                            (int64 )++(v555_high_idx);
                        }
                        (int64 )++(v555_dest_idx);
                    }
                }
                #line 2017 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            }
            #line 2041 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            _register *v552_tmp UNUSED  = v542_src;
            {
                #line 2042 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                v542_src = v542_dest;
                #line 2042 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            }
            {
                #line 2043 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                v542_dest = v552_tmp;
                #line 2043 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            }
        }
        #line 2016 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 2045 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    MM_FREE(v542_dest);
    ((struct _bank *) _bank.trait)->_memo_outs__sorted_regs[_bank.id.encoded_index].ran = (int8 )1LL;
    #line 2046 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    ((struct _bank *) _bank.trait)->_memo_outs__sorted_regs[_bank.id.encoded_index].p__out0 = v542_src;
    #line 2046 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    ((struct _bank *) _bank.trait)->_memo_outs__sorted_regs[_bank.id.encoded_index].p__out1 = v542_num;
    #line 2046 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    *_out1 = ((struct _bank *) _bank.trait)->_memo_outs__sorted_regs[_bank.id.encoded_index].p__out1;
    #line 2046 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return ((struct _bank *) _bank.trait)->_memo_outs__sorted_regs[_bank.id.encoded_index].p__out0;
}
#line 6242 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"
/* bank._dispatch */
static int _DML_TM_bank___dispatch(test_t *_dev, bank _bank, uint64 offset, uint64 size, _register *hits, bool inquiry, uint64 *_out1)
#line 2055 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    _register const *v566_regs UNUSED ;
    #line 2056 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    int v566_num_mapped_regs UNUSED ;
    #line 2056 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 2056 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        int v567__ret__out1 UNUSED  = 0LL;
        #line 2056 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v566_regs = _DML_TM_bank___sorted_regs(_bank, &v567__ret__out1);
        #line 2056 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v566_num_mapped_regs = v567__ret__out1;
        #line 6258 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"
    }
    #line 2057 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    uint64 v566_unmapped_bytes UNUSED  = (0xffffffffffffffffULL) & ((DML_shlu(1ULL, (((size) * 8ULL - 1ULL) - 0ULL) + 1ULL)) - 1ULL);
    if ((int64 )v566_num_mapped_regs == 0LL)
    #line 2058 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        *_out1 = v566_unmapped_bytes;
        #line 2059 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        return (int32 )0LL;
    }
    #line 2063 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    int v566_first UNUSED  = (int32 )0LL;
    int v566_last UNUSED  = (int )((uint64 )v566_num_mapped_regs - 1ULL);
    while ((int64 )v566_first < (int64 )v566_last)
    #line 2065 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 2067 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        int v569_middle UNUSED  = (int )(DML_div((int64 )(((uint64 )v566_first + (uint64 )v566_last) + 1ULL), 2LL, "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 2067));
        if ((offset) < VTABLE_PARAM(v566_regs[(int64 )v569_middle], struct __register, offset))
        #line 2070 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        {
            #line 2070 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            v566_last = (int )((uint64 )v569_middle - 1ULL);
            #line 2070 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        }
        else
        {
            #line 2072 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            v566_first = v569_middle;
            #line 2072 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        }
        #line 2074 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    int v566_nhits UNUSED  = (int32 )0LL;
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 2076, (int64 )v566_first == (int64 )v566_last);
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 2077, 0LL <= (int64 )v566_last);
    {
        #line 2078 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        int v574_i UNUSED  = v566_last;
        #line 2078 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        for (; (int64 )v574_i < (int64 )v566_num_mapped_regs && VTABLE_PARAM(v566_regs[(int64 )v574_i], struct __register, offset) < (offset) + (size); (int64 )++(v574_i))
        #line 2080 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        {
            _register v575_r UNUSED  = v566_regs[(int64 )v574_i];
            if (((offset) < VTABLE_PARAM(v575_r, struct __register, offset) + (uint64 )(_DML_TM_register___size(v575_r)) && ((VTABLE_PARAM(_bank, struct _bank, partial) || inquiry) || ((offset) <= VTABLE_PARAM(v575_r, struct __register, offset) && VTABLE_PARAM(v575_r, struct __register, offset) + (uint64 )(_DML_TM_register___size(v575_r)) <= (offset) + (size)))) && (VTABLE_PARAM(_bank, struct _bank, overlapping) || (VTABLE_PARAM(v575_r, struct __register, offset) <= (offset) && (offset) + (size) <= VTABLE_PARAM(v575_r, struct __register, offset) + (uint64 )(_DML_TM_register___size(v575_r)))))
            #line 2088 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            {
                {
                    #line 2089 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                    hits[(int64 )v566_nhits] = v575_r;
                    #line 2089 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                }
                (int64 )++(v566_nhits);
                DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 2091, (int64 )v566_nhits <= 8LL);
            }
        }
        #line 2078 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 2095 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 2095 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        int v578_i UNUSED  = (int32 )0LL;
        #line 2095 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        for (; (int64 )v578_i < (int64 )v566_nhits; (int64 )(v578_i)++)
        #line 2095 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        {
            int v579_start UNUSED  = 0LL;
            int v579_end UNUSED  = 0LL;
            {
                #line 2098 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                int v580__ret__out1 UNUSED  = 0LL;
                #line 2098 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                v579_start = _DML_TM_bank___intersect(_dev, _bank, offset, size, VTABLE_PARAM(hits[(int64 )v578_i], struct __register, offset), (uint64 )(_DML_TM_register___size(hits[(int64 )v578_i])), 1, &v580__ret__out1);
                #line 2098 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                v579_end = v580__ret__out1;
                #line 6334 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"
            }
            #line 2100 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            {
                #line 2100 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                v566_unmapped_bytes = DML_combine_bits(v566_unmapped_bytes, DML_shlu(0ULL, (uint64 )v579_start * 8ULL), (uint64 )(DML_shl((int64 )((uint64 )(DML_shl(1LL, (int64 )((((uint64 )v579_end * 8ULL - 1ULL) - (uint64 )v579_start * 8ULL) + 1ULL), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 2100)) - 1ULL), (int64 )((uint64 )v579_start * 8ULL), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 2100)));
                #line 2100 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            }
        }
        #line 2095 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 2102 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    *_out1 = v566_unmapped_bytes;
    #line 2102 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return v566_nhits;
}
#line 6350 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"
/* bank.unmapped_read */
static bool _DML_TM_bank__unmapped_read(test_t *_dev, bank _bank, uint64 offset, uint64 bits, void  *aux, uint64 *_out0)
#line 2106 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    SIM_LOG_SPEC_VIOLATION(1LL, &_dev->obj, _dml_loggroup_Register_Read, "%lld byte read access at offset %#llx in %s outside registers or misaligned access", _DML_M__enabled_bytes_to_size(_dev, bits), offset, _DML_TM__qname___qname(_dev, UPCAST(_bank, bank, object._qname)));
    #line 2111 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return 1;
}
#line 6359 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"
/* bank.unmapped_write */
static bool _DML_TM_bank__unmapped_write(test_t *_dev, bank _bank, uint64 offset, uint64 value, uint64 bits, void  *aux)
#line 2116 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    SIM_LOG_SPEC_VIOLATION(1LL, &_dev->obj, _dml_loggroup_Register_Write, "%lld byte write access at offset %#llx in %s outside registers or misaligned access", _DML_M__enabled_bytes_to_size(_dev, bits), offset, _DML_TM__qname___qname(_dev, UPCAST(_bank, bank, object._qname)));
    #line 2121 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return 1;
}
#line 6368 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"
/* bank.read */
static bool _DML_TM_bank__read(test_t *_dev, bank _bank, uint64 offset, uint64 enabled_bytes, void  *aux, uint64 *_out0)
#line 2125 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    if ((enabled_bytes) == 0LL)
    #line 2126 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        *_out0 = 0ULL;
        #line 2127 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        return 0;
    }
    #line 2130 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    _register v587_hits[8LL] UNUSED ;
    #line 2130 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    memset((void *)&v587_hits, 0, sizeof(_register [8LL]));
    int v587_num_hits UNUSED  = 0LL;
    uint64 v587_unmapped_bytes UNUSED  = 0LL;
    #line 2134 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    uint64 v587_size UNUSED  = _DML_M__enabled_bytes_to_size(_dev, enabled_bytes);
    {
        #line 2135 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        uint64 v589__ret__out1 UNUSED  = 0LL;
        #line 2135 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v587_num_hits = _DML_TM_bank___dispatch(_dev, _bank, offset, v587_size, v587_hits, 0, &v589__ret__out1);
        #line 2135 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v587_unmapped_bytes = v589__ret__out1;
        #line 6395 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"
    }
    #line 2137 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    uint64 v587_readval UNUSED  = 0ULL;
    if (!(((v587_unmapped_bytes) & (enabled_bytes)) == 0LL))
    {
        #line 2139 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        uint64 v591__ret__out0 UNUSED  = 0LL;
        #line 2139 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        if (CALL_TRAIT_METHOD(bank, unmapped_read, _dev, _bank, offset, (v587_unmapped_bytes) & (enabled_bytes), aux, &v591__ret__out0))
        #line 2139 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        return 1;
        #line 2139 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v587_readval = DML_combine_bits(v587_readval, DML_shlu(v591__ret__out0, 0ULL), DML_shlu((DML_shlu(1ULL, (((v587_size) * 8ULL - 1ULL) - 0ULL) + 1ULL)) - 1ULL, 0ULL));
        #line 6409 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"
    }
    #line 2143 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 2143 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        int v592_r UNUSED  = (int32 )0LL;
        #line 2143 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        for (; (int64 )v592_r < (int64 )v587_num_hits; (int64 )++(v592_r))
        #line 2143 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        {
            int v593_r_start UNUSED  = 0LL;
            int v593_r_end UNUSED  = 0LL;
            {
                #line 2146 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                int v594__ret__out1 UNUSED  = 0LL;
                #line 2146 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                v593_r_start = _DML_TM_bank___intersect(_dev, _bank, VTABLE_PARAM(v587_hits[(int64 )v592_r], struct __register, offset), (uint64 )(_DML_TM_register___size(v587_hits[(int64 )v592_r])), offset, v587_size, 1, &v594__ret__out1);
                #line 2146 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                v593_r_end = v594__ret__out1;
                #line 6428 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"
            }
            #line 2149 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            int v593_start UNUSED  = 0LL;
            int v593_end UNUSED  = 0LL;
            {
                #line 2151 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                int v595__ret__out1 UNUSED  = 0LL;
                #line 2151 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                v593_start = _DML_TM_bank___intersect(_dev, _bank, offset, v587_size, VTABLE_PARAM(v587_hits[(int64 )v592_r], struct __register, offset), (uint64 )(_DML_TM_register___size(v587_hits[(int64 )v592_r])), 1, &v595__ret__out1);
                #line 2151 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                v593_end = v595__ret__out1;
                #line 6440 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"
            }
            #line 2154 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            uint64 v593_r_enabled_bytes UNUSED  = 0ULL;
            {
                #line 2155 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                v593_r_enabled_bytes = DML_combine_bits(v593_r_enabled_bytes, DML_shlu((DML_shru(enabled_bytes, (uint64 )v593_start * 8ULL)) & ((uint64 )(DML_shl(1LL, (int64 )((((uint64 )v593_end * 8ULL - 1ULL) - (uint64 )v593_start * 8ULL) + 1ULL), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 2156)) - 1ULL), (uint64 )v593_r_start * 8ULL), (uint64 )(DML_shl((int64 )((uint64 )(DML_shl(1LL, (int64 )((((uint64 )v593_r_end * 8ULL - 1ULL) - (uint64 )v593_r_start * 8ULL) + 1ULL), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 2155)) - 1ULL), (int64 )((uint64 )v593_r_start * 8ULL), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 2155)));
                #line 2155 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            }
            #line 2157 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            if ((v593_r_enabled_bytes) == 0LL)
            continue;
            #line 2161 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            uint64 v593_r_val UNUSED  = CALL_TRAIT_METHOD(read_register, read_register, _dev, UPCAST(v587_hits[(int64 )v592_r], _register, read_register), v593_r_enabled_bytes, aux);
            if ((int64 )((uint64 )v593_r_end - (uint64 )v593_r_start) == (int64 )(_DML_TM_register___size(v587_hits[(int64 )v592_r])))
            SIM_LOG_INFO(4LL, &_dev->obj, _dml_loggroup_Register_Read, "Read from register %s -> 0x%0*llx", _DML_TM__qname___qname(_dev, UPCAST(v587_hits[(int64 )v592_r], _register, _conf_attribute.object._qname)), (int )((v587_size) * 2ULL), v593_r_val);
            #line 2166 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            else
            SIM_LOG_INFO(4LL, &_dev->obj, _dml_loggroup_Register_Read, "Partial read from register %s[%lld:%lld] -> 0x%0*llx", _DML_TM__qname___qname(_dev, UPCAST(v587_hits[(int64 )v592_r], _register, _conf_attribute.object._qname)), (uint64 )v593_r_end * 8ULL - 1ULL, (uint64 )v593_r_start * 8ULL, (int )(((uint64 )v593_r_end - (uint64 )v593_r_start) * 2ULL), (DML_shru(v593_r_val, (uint64 )v593_r_start * 8ULL)) & ((uint64 )(DML_shl(1LL, (int64 )((((uint64 )v593_r_end * 8ULL - 1ULL) - (uint64 )v593_r_start * 8ULL) + 1ULL), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 2171)) - 1ULL));
            #line 2174 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            {
                #line 2174 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                v587_readval = DML_combine_bits(v587_readval, DML_shlu((DML_shru((v593_r_val) & (v593_r_enabled_bytes), (uint64 )v593_r_start * 8ULL)) & ((uint64 )(DML_shl(1LL, (int64 )((((uint64 )v593_r_end * 8ULL - 1ULL) - (uint64 )v593_r_start * 8ULL) + 1ULL), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 2175)) - 1ULL), (uint64 )v593_start * 8ULL), (uint64 )(DML_shl((int64 )((uint64 )(DML_shl(1LL, (int64 )((((uint64 )v593_end * 8ULL - 1ULL) - (uint64 )v593_start * 8ULL) + 1ULL), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 2174)) - 1ULL), (int64 )((uint64 )v593_start * 8ULL), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 2174)));
                #line 2174 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            }
            #line 2176 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        }
        #line 2143 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 2178 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    *_out0 = v587_readval;
    #line 2178 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return 0;
}
#line 6474 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"
/* bank.unmapped_get */
static bool _DML_TM_bank__unmapped_get(test_t *_dev, bank _bank, uint64 offset, uint64 bits, uint64 *_out0)
#line 2182 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return 1;
}
#line 6481 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"
/* bank.get */
static bool _DML_TM_bank__get(test_t *_dev, bank _bank, uint64 offset, uint64 size, uint64 *_out0)
#line 2186 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    _register v604_hits[8LL] UNUSED ;
    #line 2187 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    memset((void *)&v604_hits, 0, sizeof(_register [8LL]));
    int v604_num_hits UNUSED  = 0LL;
    uint64 v604_unmapped_bytes UNUSED  = 0LL;
    {
        #line 2190 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        uint64 v605__ret__out1 UNUSED  = 0LL;
        #line 2190 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v604_num_hits = _DML_TM_bank___dispatch(_dev, _bank, offset, size, v604_hits, 1, &v605__ret__out1);
        #line 2190 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v604_unmapped_bytes = v605__ret__out1;
        #line 6498 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"
    }
    #line 2192 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    uint64 v604_readval UNUSED  = 0ULL;
    if (!((v604_unmapped_bytes) == 0LL))
    {
        #line 2194 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        uint64 v607__ret__out0 UNUSED  = 0LL;
        #line 2194 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        if (CALL_TRAIT_METHOD(bank, unmapped_get, _dev, _bank, offset, v604_unmapped_bytes, &v607__ret__out0))
        #line 2194 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        return 1;
        #line 2194 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v604_readval = DML_combine_bits(v604_readval, DML_shlu(v607__ret__out0, 0ULL), DML_shlu((DML_shlu(1ULL, (((size) * 8ULL - 1ULL) - 0ULL) + 1ULL)) - 1ULL, 0ULL));
        #line 6512 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"
    }
    #line 2198 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 2198 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        int v608_r UNUSED  = (int32 )0LL;
        #line 2198 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        for (; (int64 )v608_r < (int64 )v604_num_hits; (int64 )++(v608_r))
        #line 2198 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        {
            int v609_r_start UNUSED  = 0LL;
            int v609_r_end UNUSED  = 0LL;
            {
                #line 2201 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                int v610__ret__out1 UNUSED  = 0LL;
                #line 2201 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                v609_r_start = _DML_TM_bank___intersect(_dev, _bank, VTABLE_PARAM(v604_hits[(int64 )v608_r], struct __register, offset), (uint64 )(_DML_TM_register___size(v604_hits[(int64 )v608_r])), offset, size, 1, &v610__ret__out1);
                #line 2201 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                v609_r_end = v610__ret__out1;
                #line 6531 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"
            }
            #line 2204 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            int v609_start UNUSED  = 0LL;
            int v609_end UNUSED  = 0LL;
            {
                #line 2206 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                int v611__ret__out1 UNUSED  = 0LL;
                #line 2206 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                v609_start = _DML_TM_bank___intersect(_dev, _bank, offset, size, VTABLE_PARAM(v604_hits[(int64 )v608_r], struct __register, offset), (uint64 )(_DML_TM_register___size(v604_hits[(int64 )v608_r])), 1, &v611__ret__out1);
                #line 2206 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                v609_end = v611__ret__out1;
                #line 6543 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"
            }
            #line 2209 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            uint64 v609_r_val UNUSED  = CALL_TRAIT_METHOD0(_get, get, _dev, UPCAST(v604_hits[(int64 )v608_r], _register, get._get));
            {
                #line 2210 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                v604_readval = DML_combine_bits(v604_readval, DML_shlu((DML_shru(v609_r_val, (uint64 )v609_r_start * 8ULL)) & ((uint64 )(DML_shl(1LL, (int64 )((((uint64 )v609_r_end * 8ULL - 1ULL) - (uint64 )v609_r_start * 8ULL) + 1ULL), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 2211)) - 1ULL), (uint64 )v609_start * 8ULL), (uint64 )(DML_shl((int64 )((uint64 )(DML_shl(1LL, (int64 )((((uint64 )v609_end * 8ULL - 1ULL) - (uint64 )v609_start * 8ULL) + 1ULL), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 2210)) - 1ULL), (int64 )((uint64 )v609_start * 8ULL), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 2210)));
                #line 2210 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            }
            #line 2212 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        }
        #line 2198 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 2214 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    *_out0 = v604_readval;
    #line 2214 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return 0;
}
#line 6561 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"
/* bank.write */
static bool _DML_TM_bank__write(test_t *_dev, bank _bank, uint64 offset, uint64 value, uint64 enabled_bytes, void  *aux)
#line 2218 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    if ((enabled_bytes) == 0LL)
    return 0;
    #line 2223 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    _register v614_hits[8LL] UNUSED ;
    #line 2223 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    memset((void *)&v614_hits, 0, sizeof(_register [8LL]));
    int v614_num_hits UNUSED  = 0LL;
    uint64 v614_unmapped_bytes UNUSED  = 0LL;
    #line 2227 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    uint64 v614_size UNUSED  = _DML_M__enabled_bytes_to_size(_dev, enabled_bytes);
    {
        #line 2228 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        uint64 v616__ret__out1 UNUSED  = 0LL;
        #line 2228 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v614_num_hits = _DML_TM_bank___dispatch(_dev, _bank, offset, v614_size, v614_hits, 0, &v616__ret__out1);
        #line 2228 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v614_unmapped_bytes = v616__ret__out1;
        #line 6583 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"
    }
    #line 2229 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    if (!(((v614_unmapped_bytes) & (enabled_bytes)) == 0LL))
    #line 2231 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 2231 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        if (CALL_TRAIT_METHOD(bank, unmapped_write, _dev, _bank, offset, value, (v614_unmapped_bytes) & (enabled_bytes), aux))
        #line 2231 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        return 1;
        #line 2231 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 2234 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 2234 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        int v619_r UNUSED  = (int32 )0LL;
        #line 2234 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        for (; (int64 )v619_r < (int64 )v614_num_hits; (int64 )++(v619_r))
        #line 2234 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        {
            int v620_r_start UNUSED  = 0LL;
            int v620_r_end UNUSED  = 0LL;
            {
                #line 2237 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                int v621__ret__out1 UNUSED  = 0LL;
                #line 2237 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                v620_r_start = _DML_TM_bank___intersect(_dev, _bank, VTABLE_PARAM(v614_hits[(int64 )v619_r], struct __register, offset), (uint64 )(_DML_TM_register___size(v614_hits[(int64 )v619_r])), offset, v614_size, 1, &v621__ret__out1);
                #line 2237 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                v620_r_end = v621__ret__out1;
                #line 6612 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"
            }
            #line 2240 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            int v620_start UNUSED  = 0LL;
            int v620_end UNUSED  = 0LL;
            {
                #line 2242 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                int v622__ret__out1 UNUSED  = 0LL;
                #line 2242 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                v620_start = _DML_TM_bank___intersect(_dev, _bank, offset, v614_size, VTABLE_PARAM(v614_hits[(int64 )v619_r], struct __register, offset), (uint64 )(_DML_TM_register___size(v614_hits[(int64 )v619_r])), 1, &v622__ret__out1);
                #line 2242 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                v620_end = v622__ret__out1;
                #line 6624 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"
            }
            #line 2245 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            uint64 v620_r_enabled_bytes UNUSED  = 0ULL;
            {
                #line 2246 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                v620_r_enabled_bytes = DML_combine_bits(v620_r_enabled_bytes, DML_shlu((DML_shru(enabled_bytes, (uint64 )v620_start * 8ULL)) & ((uint64 )(DML_shl(1LL, (int64 )((((uint64 )v620_end * 8ULL - 1ULL) - (uint64 )v620_start * 8ULL) + 1ULL), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 2247)) - 1ULL), (uint64 )v620_r_start * 8ULL), (uint64 )(DML_shl((int64 )((uint64 )(DML_shl(1LL, (int64 )((((uint64 )v620_r_end * 8ULL - 1ULL) - (uint64 )v620_r_start * 8ULL) + 1ULL), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 2246)) - 1ULL), (int64 )((uint64 )v620_r_start * 8ULL), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 2246)));
                #line 2246 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            }
            #line 2248 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            if ((v620_r_enabled_bytes) == 0LL)
            continue;
            #line 2252 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            uint64 v620_r_value UNUSED  = 0ULL;
            {
                #line 2253 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                v620_r_value = DML_combine_bits(v620_r_value, DML_shlu((DML_shru(value, (uint64 )v620_start * 8ULL)) & ((uint64 )(DML_shl(1LL, (int64 )((((uint64 )v620_end * 8ULL - 1ULL) - (uint64 )v620_start * 8ULL) + 1ULL), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 2254)) - 1ULL), (uint64 )v620_r_start * 8ULL), (uint64 )(DML_shl((int64 )((uint64 )(DML_shl(1LL, (int64 )((((uint64 )v620_r_end * 8ULL - 1ULL) - (uint64 )v620_r_start * 8ULL) + 1ULL), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 2253)) - 1ULL), (int64 )((uint64 )v620_r_start * 8ULL), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 2253)));
                #line 2253 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            }
            #line 2255 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            if ((int64 )((uint64 )v620_r_end - (uint64 )v620_r_start) == (int64 )(_DML_TM_register___size(v614_hits[(int64 )v619_r])))
            SIM_LOG_INFO(4LL, &_dev->obj, _dml_loggroup_Register_Write, "Write to register %s <- 0x%0*llx", _DML_TM__qname___qname(_dev, UPCAST(v614_hits[(int64 )v619_r], _register, _conf_attribute.object._qname)), (int )((v614_size) * 2ULL), v620_r_value);
            #line 2259 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            else
            SIM_LOG_INFO(4LL, &_dev->obj, _dml_loggroup_Register_Write, "Partial write to register %s[%lld:%lld] <- 0x%0*llx", _DML_TM__qname___qname(_dev, UPCAST(v614_hits[(int64 )v619_r], _register, _conf_attribute.object._qname)), (uint64 )v620_r_end * 8ULL - 1ULL, (uint64 )v620_r_start * 8ULL, (int )(((uint64 )v620_r_end - (uint64 )v620_r_start) * 2ULL), (DML_shru(v620_r_value, (uint64 )v620_r_start * 8ULL)) & ((uint64 )(DML_shl(1LL, (int64 )((((uint64 )v620_r_end * 8ULL - 1ULL) - (uint64 )v620_r_start * 8ULL) + 1ULL), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 2264)) - 1ULL));
            #line 2268 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            CALL_TRAIT_METHOD(write_register, write_register, _dev, UPCAST(v614_hits[(int64 )v619_r], _register, write_register), (v620_r_value) & (v620_r_enabled_bytes), v620_r_enabled_bytes, aux);
        }
        #line 2234 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 2270 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return 0;
    #line 2270 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 6658 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"
/* bank.set */
static void  _DML_TM_bank__set(test_t *_dev, bank _bank, uint64 offset, uint64 size, uint64 value)
#line 2272 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    _register v629_hits[8LL] UNUSED ;
    #line 2273 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    memset((void *)&v629_hits, 0, sizeof(_register [8LL]));
    int v629_num_hits UNUSED  = 0LL;
    uint64 v629_unmapped_bytes UNUSED  = 0LL;
    #line 2277 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 2277 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        uint64 v630__ret__out1 UNUSED  = 0LL;
        #line 2277 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v629_num_hits = _DML_TM_bank___dispatch(_dev, _bank, offset, size, v629_hits, 1, &v630__ret__out1);
        #line 2277 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v629_unmapped_bytes = v630__ret__out1;
        #line 6676 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"
    }
    #line 2278 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    if (!((v629_unmapped_bytes) == 0LL))
    SIM_LOG_INFO(4LL, &_dev->obj, 0LL, "Unmapped inquiry write at 0x%llx", offset);
    #line 2282 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 2282 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        int v632_r UNUSED  = (int32 )0LL;
        #line 2282 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        for (; (int64 )v632_r < (int64 )v629_num_hits; (int64 )++(v632_r))
        #line 2282 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        {
            int v633_r_start UNUSED  = 0LL;
            int v633_r_end UNUSED  = 0LL;
            {
                #line 2285 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                int v634__ret__out1 UNUSED  = 0LL;
                #line 2285 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                v633_r_start = _DML_TM_bank___intersect(_dev, _bank, VTABLE_PARAM(v629_hits[(int64 )v632_r], struct __register, offset), (uint64 )(_DML_TM_register___size(v629_hits[(int64 )v632_r])), offset, size, 1, &v634__ret__out1);
                #line 2285 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                v633_r_end = v634__ret__out1;
                #line 6698 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"
            }
            #line 2288 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            int v633_start UNUSED  = 0LL;
            int v633_end UNUSED  = 0LL;
            {
                #line 2290 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                int v635__ret__out1 UNUSED  = 0LL;
                #line 2290 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                v633_start = _DML_TM_bank___intersect(_dev, _bank, offset, size, VTABLE_PARAM(v629_hits[(int64 )v632_r], struct __register, offset), (uint64 )(_DML_TM_register___size(v629_hits[(int64 )v632_r])), 1, &v635__ret__out1);
                #line 2290 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                v633_end = v635__ret__out1;
                #line 6710 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"
            }
            #line 2293 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            uint64 v633_r_value UNUSED  = (int64 )v633_r_start == 0LL && (int64 )v633_r_end == (int64 )(_DML_TM_register___size(v629_hits[(int64 )v632_r])) ? 0ULL : (CALL_TRAIT_METHOD0(_get, get, _dev, UPCAST(v629_hits[(int64 )v632_r], _register, get._get)));
            #line 2295 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            {
                #line 2295 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                v633_r_value = DML_combine_bits(v633_r_value, DML_shlu((DML_shru(value, (uint64 )v633_start * 8ULL)) & ((uint64 )(DML_shl(1LL, (int64 )((((uint64 )v633_end * 8ULL - 1ULL) - (uint64 )v633_start * 8ULL) + 1ULL), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 2296)) - 1ULL), (uint64 )v633_r_start * 8ULL), (uint64 )(DML_shl((int64 )((uint64 )(DML_shl(1LL, (int64 )((((uint64 )v633_r_end * 8ULL - 1ULL) - (uint64 )v633_r_start * 8ULL) + 1ULL), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 2295)) - 1ULL), (int64 )((uint64 )v633_r_start * 8ULL), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 2295)));
                #line 2295 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            }
            #line 2297 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            if ((int64 )((uint64 )v633_r_end - (uint64 )v633_r_start) == (int64 )(_DML_TM_register___size(v629_hits[(int64 )v632_r])))
            SIM_LOG_INFO(4LL, &_dev->obj, _dml_loggroup_Register_Write, "Setting register %s <- 0x%0*llx", _DML_TM__qname___qname(_dev, UPCAST(v629_hits[(int64 )v632_r], _register, _conf_attribute.object._qname)), (int )((size) * 2ULL), v633_r_value);
            #line 2301 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            else
            SIM_LOG_INFO(4LL, &_dev->obj, _dml_loggroup_Register_Write, "Partially setting register %s[%lld:%lld] <- 0x%0*llx", _DML_TM__qname___qname(_dev, UPCAST(v629_hits[(int64 )v632_r], _register, _conf_attribute.object._qname)), (uint64 )v633_r_end * 8ULL - 1ULL, (uint64 )v633_r_start * 8ULL, (int )(((uint64 )v633_r_end - (uint64 )v633_r_start) * 2ULL), (DML_shru(v633_r_value, (uint64 )v633_r_start * 8ULL)) & ((uint64 )(DML_shl(1LL, (int64 )((((uint64 )v633_r_end * 8ULL - 1ULL) - (uint64 )v633_r_start * 8ULL) + 1ULL), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 2306)) - 1ULL));
            #line 2309 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            CALL_TRAIT_METHOD(_set, set, _dev, UPCAST(v629_hits[(int64 )v632_r], _register, set._set), v633_r_value);
        }
        #line 2282 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 2311 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return;
    #line 2311 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 6735 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"
/* bank._memop_set_read_value */
static void  _DML_TM_bank___memop_set_read_value(test_t *_dev, bank _bank, generic_transaction_t *memop, uint64 val)
#line 2313 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    if (VTABLE_PARAM(_bank, struct _bank, _le_byte_order))
    SIM_set_mem_op_value_le(memop, val);
    else
    SIM_set_mem_op_value_be(memop, val);
    return;
    #line 2318 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 6747 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"
/* bank._memop_write_value */
static uint64 _DML_TM_bank___memop_write_value(test_t *_dev, bank _bank, generic_transaction_t *memop)
#line 2319 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    if (VTABLE_PARAM(_bank, struct _bank, _le_byte_order))
    return SIM_get_mem_op_value_le(memop);
    else
    return SIM_get_mem_op_value_be(memop);
}
#line 6757 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"
/* bank._set_read_value */
static void  _DML_TM_bank___set_read_value(test_t *_dev, bank _bank, uint64 size, uint8 *buf, uint64 val)
#line 2325 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 2326, (size) <= 8LL);
    if (VTABLE_PARAM(_bank, struct _bank, _le_byte_order))
    #line 2327 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        uint64_le_t v645_v UNUSED  = dml_store_uint64_le_t(val);
        memcpy(buf, &v645_v, size);
    }
    #line 2330 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    else
    #line 2330 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        uint64_be_t v646_v UNUSED  = dml_store_uint64_be_t(val);
        memcpy(buf, ((char *)&v646_v + 8LL) - (size), size);
    }
    return;
    #line 2334 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 6779 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"
/* bank._write_value */
static uint64 _DML_TM_bank___write_value(test_t *_dev, bank _bank, uint64 size, uint8 const *buf)
#line 2335 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 2336, (size) <= 8LL);
    if (VTABLE_PARAM(_bank, struct _bank, _le_byte_order))
    #line 2337 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        uint64_le_t v649_v UNUSED ;
        #line 2338 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        memset((void *)&v649_v, 0, sizeof(uint64_le_t ));
        memcpy(&v649_v, buf, size);
        return dml_load_uint64_le_t(v649_v);
    }
    #line 2341 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    else
    #line 2341 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        uint64_be_t v650_v UNUSED ;
        #line 2342 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        memset((void *)&v650_v, 0, sizeof(uint64_be_t ));
        memcpy(((char *)&v650_v + 8LL) - (size), buf, size);
        return dml_load_uint64_be_t(v650_v);
    }
}
#line 6805 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"
/* bank._bank_obj */
static conf_object_t *_DML_TM_bank___bank_obj(test_t *_dev, bank _bank)
#line 2349 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    if (!(*(VTABLE_SESSION(_dev, _bank, struct _bank, _cached_bank_obj, conf_object_t **)) == NULL))
    return *(VTABLE_SESSION(_dev, _bank, struct _bank, _cached_bank_obj, conf_object_t **));
    #line 2353 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 2353 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        *(VTABLE_SESSION(_dev, _bank, struct _bank, _cached_bank_obj, conf_object_t **)) = _dmllib_port_obj_from_device_obj(&_dev->obj, _DML_TM__qname___qname(_dev, UPCAST(_bank, bank, object._qname)), "bank.");
        #line 2353 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 2355 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return *(VTABLE_SESSION(_dev, _bank, struct _bank, _cached_bank_obj, conf_object_t **));
}
#line 6821 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"
/* bank.io_memory_access */
static bool _DML_TM_bank__io_memory_access(test_t *_dev, bank _bank, generic_transaction_t *memop, uint64 offset, void  *aux)
#line 2360 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    uint64 v656_size UNUSED  = (uint64 )SIM_get_mem_op_size(memop);
    bool v656_inquiry UNUSED  = SIM_get_mem_op_inquiry(memop);
    conf_object_t *v656_ini UNUSED  = SIM_get_mem_op_initiator(memop);
    #line 2365 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    bool v656_success UNUSED  = 1;
    if (v656_inquiry)
    {
        #line 2367 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        if (SIM_mem_op_is_read(memop))
        #line 2367 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        {
            uint64 v658_value UNUSED  = 0LL;
            #line 2370 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            {
                #line 2370 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                uint64 v660__ret__out0 UNUSED  = 0LL;
                #line 2370 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                if (CALL_TRAIT_METHOD(bank, get, _dev, _bank, offset, v656_size, &v660__ret__out0))
                #line 2370 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                goto throw1;
                #line 2370 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                v658_value = v660__ret__out0;
                #line 6848 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"
            }
            #line 2372 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            if (false) throw1:
            #line 2372 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            {
                #line 2372 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                v656_success = 0;
                #line 2372 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            }
            #line 2375 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            if (v656_success)
            _DML_TM_bank___memop_set_read_value(_dev, _bank, memop, v658_value);
            #line 2378 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        }
        #line 2378 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        else
        #line 2378 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        {
            uint64 v664_writevalue UNUSED  = _DML_TM_bank___memop_write_value(_dev, _bank, memop);
            CALL_TRAIT_METHOD(bank, set, _dev, _bank, offset, v656_size, v664_writevalue);
        }
        #line 2367 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 2382 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    else
    if (SIM_mem_op_is_read(memop))
    #line 2383 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        uint64 v666_value UNUSED  = 0ULL;
        bool v666_inquiry_override UNUSED  = 0;
        #line 2388 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        _callback_before_read(_DML_TM_bank___bank_obj(_dev, _bank), v656_ini, &v666_inquiry_override, &offset, v656_size, &(*(VTABLE_SESSION(_dev, _bank, struct _bank, _connections, _connection_vect_t *))), &(*(VTABLE_SESSION(_dev, _bank, struct _bank, _before_read_callbacks, _callback_vect_t *))));
        #line 2390 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        if (v666_inquiry_override)
        {
            #line 2391 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            uint64 v669__ret__out0 UNUSED  = 0LL;
            #line 2391 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            if (CALL_TRAIT_METHOD(bank, get, _dev, _bank, offset, v656_size, &v669__ret__out0))
            #line 2391 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            goto throw2;
            #line 2391 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            v666_value = v669__ret__out0;
            #line 6892 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"
        }
        #line 2392 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        else
        {
            #line 2393 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            uint64 v671__ret__out0 UNUSED  = 0LL;
            #line 2393 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            if (CALL_TRAIT_METHOD(bank, read, _dev, _bank, offset, _DML_M__mask(_dev, v656_size), aux, &v671__ret__out0))
            #line 2393 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            goto throw2;
            #line 2393 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            v666_value = v671__ret__out0;
            #line 6905 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"
        }
        #line 2396 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        if (false) throw2:
        #line 2396 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        {
            #line 2396 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            v656_success = 0;
            #line 2396 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        }
        #line 2400 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        _callback_after_read(_DML_TM_bank___bank_obj(_dev, _bank), v656_ini, &offset, v656_size, &v666_value, &v656_success, &(*(VTABLE_SESSION(_dev, _bank, struct _bank, _connections, _connection_vect_t *))), &(*(VTABLE_SESSION(_dev, _bank, struct _bank, _after_read_callbacks, _callback_vect_t *))));
        #line 2402 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        if (v656_success)
        _DML_TM_bank___memop_set_read_value(_dev, _bank, memop, v666_value);
        #line 2405 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 2405 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    else
    #line 2405 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        uint64 v675_writevalue UNUSED  = _DML_TM_bank___memop_write_value(_dev, _bank, memop);
        #line 2408 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        bool v675_suppress UNUSED  = 0;
        #line 2411 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        _callback_before_write(_DML_TM_bank___bank_obj(_dev, _bank), v656_ini, &offset, v656_size, &v675_writevalue, &v675_suppress, &(*(VTABLE_SESSION(_dev, _bank, struct _bank, _connections, _connection_vect_t *))), &(*(VTABLE_SESSION(_dev, _bank, struct _bank, _before_write_callbacks, _callback_vect_t *))));
        if (!v675_suppress)
        {
            if (CALL_TRAIT_METHOD(bank, write, _dev, _bank, offset, v675_writevalue, _DML_M__mask(_dev, v656_size), aux))
            #line 2414 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            goto throw3;
            #line 2416 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            if (false) throw3:
            #line 2416 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            {
                #line 2416 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                v656_success = 0;
                #line 2416 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            }
            #line 2413 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        }
        #line 2421 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        _callback_after_write(_DML_TM_bank___bank_obj(_dev, _bank), v656_ini, &offset, v656_size, &v656_success, &(*(VTABLE_SESSION(_dev, _bank, struct _bank, _connections, _connection_vect_t *))), &(*(VTABLE_SESSION(_dev, _bank, struct _bank, _after_write_callbacks, _callback_vect_t *))));
    }
    #line 2425 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return v656_success;
}
#line 6952 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"
/* bank.transaction_access */
static exception_type_t _DML_TM_bank__transaction_access(test_t *_dev, bank _bank, transaction_t *t, uint64 offset, void  *aux)
#line 2429 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    uint64 v682_size UNUSED  = (uint64 )SIM_transaction_size(t);
    conf_object_t *v682_ini UNUSED  = SIM_transaction_initiator(t);
    uint8 v682_buf[v682_size] UNUSED ;
    #line 2432 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    memset((void *)&v682_buf, 0, sizeof(uint8 [v682_size]));
    if (SIM_transaction_is_write(t))
    #line 2433 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        buffer_t v683_bytes UNUSED ;
        #line 2434 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        memset((void *)&v683_bytes, 0, sizeof(buffer_t ));
        {
            #line 2435 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            v683_bytes.data = v682_buf;
            #line 2435 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        }
        {
            #line 2436 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            v683_bytes.len = v682_size;
            #line 2436 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        }
        SIM_get_transaction_bytes(t, v683_bytes);
    }
    bool v682_inquiry UNUSED  = SIM_transaction_is_inquiry(t);
    bool v682_is_read UNUSED  = SIM_transaction_is_read(t);
    if ((v682_size) <= 8LL)
    {
        #line 2442 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        if (!(_DML_TM_bank___transaction_access(_dev, _bank, v682_ini, v682_is_read, v682_inquiry, offset, v682_size, v682_buf, aux)))
        #line 2444 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        return (int32 )0x407LL;
        #line 2442 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 2445 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    else
    #line 2445 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        int v687_sz UNUSED  = (int )(8ULL - DML_modu(offset, 8ULL, "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 2446));
        uint64 v687_offs UNUSED  = 0ULL;
        while ((v687_offs) < (v682_size))
        #line 2448 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        {
            if (!(_DML_TM_bank___transaction_access(_dev, _bank, v682_ini, v682_is_read, v682_inquiry, (offset) + (v687_offs), (uint64 )v687_sz, v682_buf + (v687_offs), aux)))
            #line 2451 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            return (int32 )0x407LL;
            uint64 *v689_tmp UNUSED  = &v687_offs;
            #line 2452 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            *v689_tmp = (*v689_tmp) + (uint64 )v687_sz;
            {
                #line 2453 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                v687_sz = (int )((v682_size) - (v687_offs) < 8LL ? (v682_size) - (v687_offs) : 8ULL);
                #line 2453 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            }
        }
    }
    if (SIM_transaction_is_read(t))
    #line 2456 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        bytes_t v691_bytes UNUSED ;
        #line 2457 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        memset((void *)&v691_bytes, 0, sizeof(bytes_t ));
        {
            #line 2458 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            v691_bytes.data = v682_buf;
            #line 2458 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        }
        {
            #line 2459 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            v691_bytes.len = v682_size;
            #line 2459 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        }
        SIM_set_transaction_bytes(t, v691_bytes);
    }
    #line 2463 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return (int32 )0x401LL;
}
#line 7033 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"
/* bank._transaction_access */
static bool _DML_TM_bank___transaction_access(test_t *_dev, bank _bank, conf_object_t *ini, bool is_read, bool inquiry, uint64 offset, uint64 size, uint8 *buf, void  *aux)
#line 2468 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 2470 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    bool v695_success UNUSED  = 1;
    if (inquiry)
    {
        #line 2472 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        if (is_read)
        #line 2472 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        {
            uint64 v697_value UNUSED  = 0LL;
            #line 2475 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            {
                #line 2475 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                uint64 v699__ret__out0 UNUSED  = 0LL;
                #line 2475 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                if (CALL_TRAIT_METHOD(bank, get, _dev, _bank, offset, size, &v699__ret__out0))
                #line 2475 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                goto throw4;
                #line 2475 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                v697_value = v699__ret__out0;
                #line 7057 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"
            }
            #line 2477 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            if (false) throw4:
            #line 2477 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            {
                #line 2477 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                v695_success = 0;
                #line 2477 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            }
            #line 2480 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            if (v695_success)
            _DML_TM_bank___set_read_value(_dev, _bank, size, buf, v697_value);
            #line 2483 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        }
        #line 2483 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        else
        #line 2483 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        {
            uint64 v703_writevalue UNUSED  = _DML_TM_bank___write_value(_dev, _bank, size, buf);
            CALL_TRAIT_METHOD(bank, set, _dev, _bank, offset, size, v703_writevalue);
        }
        #line 2472 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 2487 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    else
    if (is_read)
    #line 2488 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        bool v705_inquiry_override UNUSED  = 0;
        #line 2492 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        _callback_before_read(_DML_TM_bank___bank_obj(_dev, _bank), ini, &v705_inquiry_override, &offset, size, &(*(VTABLE_SESSION(_dev, _bank, struct _bank, _connections, _connection_vect_t *))), &(*(VTABLE_SESSION(_dev, _bank, struct _bank, _before_read_callbacks, _callback_vect_t *))));
        uint64 v705_value UNUSED  = 0ULL;
        #line 2495 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        if (v705_inquiry_override)
        {
            #line 2496 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            uint64 v708__ret__out0 UNUSED  = 0LL;
            #line 2496 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            if (CALL_TRAIT_METHOD(bank, get, _dev, _bank, offset, size, &v708__ret__out0))
            #line 2496 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            goto throw5;
            #line 2496 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            v705_value = v708__ret__out0;
            #line 7101 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"
        }
        #line 2497 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        else
        {
            #line 2498 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            uint64 v710__ret__out0 UNUSED  = 0LL;
            #line 2498 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            if (CALL_TRAIT_METHOD(bank, read, _dev, _bank, offset, _DML_M__mask(_dev, size), aux, &v710__ret__out0))
            #line 2498 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            goto throw5;
            #line 2498 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            v705_value = v710__ret__out0;
            #line 7114 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"
        }
        #line 2501 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        if (false) throw5:
        #line 2501 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        {
            #line 2501 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            v695_success = 0;
            #line 2501 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        }
        #line 2506 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        _callback_after_read(_DML_TM_bank___bank_obj(_dev, _bank), ini, &offset, size, &v705_value, &v695_success, &(*(VTABLE_SESSION(_dev, _bank, struct _bank, _connections, _connection_vect_t *))), &(*(VTABLE_SESSION(_dev, _bank, struct _bank, _after_read_callbacks, _callback_vect_t *))));
        #line 2508 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        if (v695_success)
        _DML_TM_bank___set_read_value(_dev, _bank, size, buf, v705_value);
        #line 2511 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 2511 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    else
    #line 2511 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        uint64 v714_writevalue UNUSED  = _DML_TM_bank___write_value(_dev, _bank, size, buf);
        #line 2514 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        bool v714_suppress UNUSED  = 0;
        #line 2517 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        _callback_before_write(_DML_TM_bank___bank_obj(_dev, _bank), ini, &offset, size, &v714_writevalue, &v714_suppress, &(*(VTABLE_SESSION(_dev, _bank, struct _bank, _connections, _connection_vect_t *))), &(*(VTABLE_SESSION(_dev, _bank, struct _bank, _before_write_callbacks, _callback_vect_t *))));
        if (!v714_suppress)
        {
            if (CALL_TRAIT_METHOD(bank, write, _dev, _bank, offset, v714_writevalue, _DML_M__mask(_dev, size), aux))
            #line 2520 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            goto throw6;
            #line 2522 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            if (false) throw6:
            #line 2522 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            {
                #line 2522 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                v695_success = 0;
                #line 2522 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            }
            #line 2519 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        }
        #line 2527 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        _callback_after_write(_DML_TM_bank___bank_obj(_dev, _bank), ini, &offset, size, &v695_success, &(*(VTABLE_SESSION(_dev, _bank, struct _bank, _connections, _connection_vect_t *))), &(*(VTABLE_SESSION(_dev, _bank, struct _bank, _after_write_callbacks, _callback_vect_t *))));
    }
    #line 2531 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return v695_success;
}
#line 7161 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"
/* bank_obj.bank_obj */
static conf_object_t *_DML_TM_bank_obj__bank_obj(test_t *_dev, bank_obj _bank_obj)
#line 1219 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
{
    #line 1221 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
    return _DML_TM_bank___bank_obj(_dev, UPCAST(_bank_obj, bank_obj, bank));
}
#line 7169 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"
/* _get.get */
static uint64 _DML_TM__get__get(test_t *_dev, _get __get)
#line 3443 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 3443 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return CALL_TRAIT_METHOD0(get_val, _default_get, _dev, UPCAST(__get, _get, get_val));
    #line 3443 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 7178 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"
/* _set.set */
static void  _DML_TM__set__set(test_t *_dev, _set __set, uint64 value)
#line 3448 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 3448 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    CALL_TRAIT_METHOD(set_val, _default_set, _dev, UPCAST(__set, _set, set_val), value);
    #line 3448 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return;
    #line 3448 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 7189 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"
/* init._rec_init */
static void  _DML_TM_init___rec_init(test_t *_dev, init _init)
#line 387 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    {
        #line 388 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        _each_in_t __each_in_expr = _vtable_sequence_param(_init, offsetof(struct _init, _each_init));
        #line 388 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        for (uint32 _outer_idx = 0; _outer_idx < __each_in_expr.num; ++_outer_idx) {
            #line 388 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            _vtable_list_t _list = _each__init[__each_in_expr.base_idx + _outer_idx];
            #line 388 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            uint32 _num = _list.num / __each_in_expr.array_size;
            #line 388 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            uint32 _start = _num * __each_in_expr.array_idx;
            #line 388 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            for (uint32 _inner_idx = _start; _inner_idx < _start + _num; ++_inner_idx)
            #line 388 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            {
                #line 388 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                init v730_obj UNUSED  = {_list.vtable, {_list.id, _inner_idx}};
                _DML_TM_init___rec_init(_dev, v730_obj);
                #line 7212 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"
            }
            #line 388 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        }
        #line 388 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 390 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    CALL_TRAIT_METHOD0(init, init, _dev, _init);
    return;
    #line 391 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 7223 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"
/* init_val.init */
static void  _DML_TM_init_val__init(test_t *_dev, init _init)
#line 3731 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 7228 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"
    init_val _init_val UNUSED = DOWNCAST(_init, init_val, init);
    #line 3732 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    CALL_TRAIT_METHOD0(init_val, _default_init, _dev, _init_val);
    return;
    #line 3733 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 7235 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"
/* register.set_attribute */
static set_error_t _DML_TM_register__set_attribute(test_t *_dev, _conf_attribute __conf_attribute, attr_value_t value)
#line 2946 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 7240 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"
    _register __register UNUSED = DOWNCAST(__conf_attribute, _register, _conf_attribute);
    #line 2947 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    CALL_TRAIT_METHOD(_set, set, _dev, UPCAST(__register, _register, set._set), (uint64 )SIM_attr_integer(value));
    return (int32 )0LL;
}
#line 7246 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"
/* register.get_attribute */
static attr_value_t _DML_TM_register__get_attribute(test_t *_dev, _conf_attribute __conf_attribute)
#line 2951 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 7251 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"
    _register __register UNUSED = DOWNCAST(__conf_attribute, _register, _conf_attribute);
    #line 2952 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return SIM_make_attr_uint64(CALL_TRAIT_METHOD0(_get, get, _dev, UPCAST(__register, _register, get._get)));
}
#line 7256 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"
/* register._size */
static int _DML_TM_register___size(_register __register)
#line 2961 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 2961 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return (int )(DML_div((int64 )VTABLE_PARAM(UPCAST(__register, _register, _bitsize), struct __bitsize, bitsize), 8LL, "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 2961));
    #line 2961 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 7265 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"
/* register._num_fields */
static uint32 _DML_TM_register___num_fields(test_t *_dev, _register __register)
#line 2962 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    uint32 v740_num_fields UNUSED  = (uint32 )0ULL;
    {
        #line 2964 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        _each_in_t __each_in_expr = _vtable_sequence_param(__register, offsetof(struct __register, fields));
        #line 2964 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        for (uint32 _outer_idx = 0; _outer_idx < __each_in_expr.num; ++_outer_idx) {
            #line 2964 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            _vtable_list_t _list = _each__field[__each_in_expr.base_idx + _outer_idx];
            #line 2964 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            uint32 _num = _list.num / __each_in_expr.array_size;
            #line 2964 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            uint32 _start = _num * __each_in_expr.array_idx;
            #line 2964 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            for (uint32 _inner_idx = _start; _inner_idx < _start + _num; ++_inner_idx)
            #line 2964 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            {
                #line 2964 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                field v741_f UNUSED  = {_list.vtable, {_list.id, _inner_idx}};
                (int64 )(v740_num_fields)++;
                #line 7289 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"
            }
            #line 2964 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        }
        #line 2964 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 2967 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return v740_num_fields;
}
#line 7298 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"
/* register._field_bits */
static uint64 _DML_TM_register___field_bits(_register __register)
#line 2970 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    uint64 v744_bits UNUSED  = 0ULL;
    {
        #line 2972 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        _each_in_t __each_in_expr = _vtable_sequence_param(__register, offsetof(struct __register, fields));
        #line 2972 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        for (uint32 _outer_idx = 0; _outer_idx < __each_in_expr.num; ++_outer_idx) {
            #line 2972 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            _vtable_list_t _list = _each__field[__each_in_expr.base_idx + _outer_idx];
            #line 2972 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            uint32 _num = _list.num / __each_in_expr.array_size;
            #line 2972 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            uint32 _start = _num * __each_in_expr.array_idx;
            #line 2972 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            for (uint32 _inner_idx = _start; _inner_idx < _start + _num; ++_inner_idx)
            #line 2972 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            {
                #line 2972 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                field v745_f UNUSED  = {_list.vtable, {_list.id, _inner_idx}};
                {
                    #line 2973 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                    v744_bits = DML_combine_bits(v744_bits, DML_shlu(0xffffffffffffffffULL, (uint64 )VTABLE_PARAM(UPCAST(v745_f, field, _lsb), struct __lsb, lsb)), (uint64 )(DML_shl((int64 )((uint64 )(DML_shl(1LL, (int64 )(((((uint64 )VTABLE_PARAM(UPCAST(v745_f, field, _lsb), struct __lsb, lsb) + (uint64 )VTABLE_PARAM(UPCAST(v745_f, field, _bitsize), struct __bitsize, bitsize)) - 1ULL) - (uint64 )VTABLE_PARAM(UPCAST(v745_f, field, _lsb), struct __lsb, lsb)) + 1ULL), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 2973)) - 1ULL), (int64 )VTABLE_PARAM(UPCAST(v745_f, field, _lsb), struct __lsb, lsb), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 2973)));
                    #line 2973 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                }
                #line 7326 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"
            }
            #line 2972 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        }
        #line 2972 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 2975 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return v744_bits;
}
#line 7335 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"
/* register._get_get_fields */
static int _DML_TM_register___get_get_fields(test_t *_dev, _register __register, _get_field *fields, uint64 *_out1)
#line 2980 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    uint64 v749_unmapped UNUSED  = 0LL;
    {
        #line 2982 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v749_unmapped = DML_combine_bits(v749_unmapped, 0xffffffffffffffffULL, (uint64 )(DML_shl((int64 )((uint64 )(DML_shl(1LL, (int64 )((((uint64 )VTABLE_PARAM(UPCAST(__register, _register, _bitsize), struct __bitsize, bitsize) - 1ULL) - 0ULL) + 1ULL), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 2982)) - 1ULL), 0LL, "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 2982)));
        #line 2982 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    int v749_n UNUSED  = (int32 )0LL;
    uint64 v749_lsbs UNUSED  = 0ULL;
    #line 2987 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 2987 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        _each_in_t __each_in_expr = _vtable_sequence_param(__register, offsetof(struct __register, _get_fields));
        #line 2987 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        for (uint32 _outer_idx = 0; _outer_idx < __each_in_expr.num; ++_outer_idx) {
            #line 2987 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            _vtable_list_t _list = _each___get_field[__each_in_expr.base_idx + _outer_idx];
            #line 2987 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            uint32 _num = _list.num / __each_in_expr.array_size;
            #line 2987 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            uint32 _start = _num * __each_in_expr.array_idx;
            #line 2987 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            for (uint32 _inner_idx = _start; _inner_idx < _start + _num; ++_inner_idx)
            #line 2987 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            {
                #line 2987 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                _get_field v751_f UNUSED  = {_list.vtable, {_list.id, _inner_idx}};
                #line 2987 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                {
                    int v752_lsb UNUSED  = (int )VTABLE_PARAM(UPCAST(v751_f, _get_field, _lsb), struct __lsb, lsb);
                    {
                        #line 2989 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                        v749_lsbs = DML_combine_bits(v749_lsbs, (uint64 )(DML_shl(1LL, (int64 )v752_lsb, "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 2989)), DML_shlu(1ULL, (uint64 )v752_lsb));
                        #line 2989 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                    }
                    {
                        #line 2990 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                        v749_unmapped = DML_combine_bits(v749_unmapped, DML_shlu(0ULL, (uint64 )v752_lsb), (uint64 )(DML_shl((int64 )((uint64 )(DML_shl(1LL, (int64 )(((((uint64 )v752_lsb + (uint64 )VTABLE_PARAM(UPCAST(v751_f, _get_field, _bitsize), struct __bitsize, bitsize)) - 1ULL) - (uint64 )v752_lsb) + 1ULL), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 2990)) - 1ULL), (int64 )v752_lsb, "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 2990)));
                        #line 2990 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                    }
                    (int64 )++(v749_n);
                }
                #line 7381 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"
            }
            #line 2987 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        }
        #line 2987 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 2994 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 2994 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        _each_in_t __each_in_expr = _vtable_sequence_param(__register, offsetof(struct __register, _get_fields));
        #line 2994 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        for (uint32 _outer_idx = 0; _outer_idx < __each_in_expr.num; ++_outer_idx) {
            #line 2994 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            _vtable_list_t _list = _each___get_field[__each_in_expr.base_idx + _outer_idx];
            #line 2994 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            uint32 _num = _list.num / __each_in_expr.array_size;
            #line 2994 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            uint32 _start = _num * __each_in_expr.array_idx;
            #line 2994 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            for (uint32 _inner_idx = _start; _inner_idx < _start + _num; ++_inner_idx)
            #line 2994 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            {
                #line 2994 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                _get_field v755_f UNUSED  = {_list.vtable, {_list.id, _inner_idx}};
                {
                    #line 2995 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                    fields[(int64 )((uint64 )bit_count64((DML_shru(v749_lsbs, 0ULL)) & ((uint64 )(DML_shl(1LL, (int64 )(((uint64 )VTABLE_PARAM(UPCAST(v755_f, _get_field, _lsb), struct __lsb, lsb) - 0ULL) + 1ULL), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 2995)) - 1ULL)) - 1ULL)] = v755_f;
                    #line 2995 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                }
                #line 7410 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"
            }
            #line 2994 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        }
        #line 2994 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 2997 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    *_out1 = v749_unmapped;
    #line 2997 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return v749_n;
}
#line 7421 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"
/* register._get_set_fields */
static int _DML_TM_register___get_set_fields(test_t *_dev, _register __register, _set_field *fields, uint64 *_out1)
#line 3002 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    uint64 v759_unmapped UNUSED  = 0LL;
    {
        #line 3004 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v759_unmapped = DML_combine_bits(v759_unmapped, 0xffffffffffffffffULL, (uint64 )(DML_shl((int64 )((uint64 )(DML_shl(1LL, (int64 )((((uint64 )VTABLE_PARAM(UPCAST(__register, _register, _bitsize), struct __bitsize, bitsize) - 1ULL) - 0ULL) + 1ULL), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 3004)) - 1ULL), 0LL, "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 3004)));
        #line 3004 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    int v759_n UNUSED  = (int32 )0LL;
    uint64 v759_lsbs UNUSED  = 0ULL;
    #line 3009 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 3009 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        _each_in_t __each_in_expr = _vtable_sequence_param(__register, offsetof(struct __register, _set_fields));
        #line 3009 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        for (uint32 _outer_idx = 0; _outer_idx < __each_in_expr.num; ++_outer_idx) {
            #line 3009 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            _vtable_list_t _list = _each___set_field[__each_in_expr.base_idx + _outer_idx];
            #line 3009 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            uint32 _num = _list.num / __each_in_expr.array_size;
            #line 3009 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            uint32 _start = _num * __each_in_expr.array_idx;
            #line 3009 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            for (uint32 _inner_idx = _start; _inner_idx < _start + _num; ++_inner_idx)
            #line 3009 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            {
                #line 3009 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                _set_field v761_f UNUSED  = {_list.vtable, {_list.id, _inner_idx}};
                #line 3009 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                {
                    int v762_lsb UNUSED  = (int )VTABLE_PARAM(UPCAST(v761_f, _set_field, _lsb), struct __lsb, lsb);
                    {
                        #line 3011 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                        v759_lsbs = DML_combine_bits(v759_lsbs, (uint64 )(DML_shl(1LL, (int64 )v762_lsb, "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 3011)), DML_shlu(1ULL, (uint64 )v762_lsb));
                        #line 3011 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                    }
                    {
                        #line 3012 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                        v759_unmapped = DML_combine_bits(v759_unmapped, DML_shlu(0ULL, (uint64 )v762_lsb), (uint64 )(DML_shl((int64 )((uint64 )(DML_shl(1LL, (int64 )(((((uint64 )v762_lsb + (uint64 )VTABLE_PARAM(UPCAST(v761_f, _set_field, _bitsize), struct __bitsize, bitsize)) - 1ULL) - (uint64 )v762_lsb) + 1ULL), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 3012)) - 1ULL), (int64 )v762_lsb, "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 3012)));
                        #line 3012 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                    }
                    (int64 )++(v759_n);
                }
                #line 7467 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"
            }
            #line 3009 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        }
        #line 3009 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 3016 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 3016 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        _each_in_t __each_in_expr = _vtable_sequence_param(__register, offsetof(struct __register, _set_fields));
        #line 3016 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        for (uint32 _outer_idx = 0; _outer_idx < __each_in_expr.num; ++_outer_idx) {
            #line 3016 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            _vtable_list_t _list = _each___set_field[__each_in_expr.base_idx + _outer_idx];
            #line 3016 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            uint32 _num = _list.num / __each_in_expr.array_size;
            #line 3016 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            uint32 _start = _num * __each_in_expr.array_idx;
            #line 3016 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            for (uint32 _inner_idx = _start; _inner_idx < _start + _num; ++_inner_idx)
            #line 3016 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            {
                #line 3016 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                _set_field v765_f UNUSED  = {_list.vtable, {_list.id, _inner_idx}};
                {
                    #line 3017 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                    fields[(int64 )((uint64 )bit_count64((DML_shru(v759_lsbs, 0ULL)) & ((uint64 )(DML_shl(1LL, (int64 )(((uint64 )VTABLE_PARAM(UPCAST(v765_f, _set_field, _lsb), struct __lsb, lsb) - 0ULL) + 1ULL), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 3017)) - 1ULL)) - 1ULL)] = v765_f;
                    #line 3017 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                }
                #line 7496 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"
            }
            #line 3016 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        }
        #line 3016 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 3019 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    *_out1 = v759_unmapped;
    #line 3019 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return v759_n;
}
#line 7507 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"
/* register._get_write_fields */
static int _DML_TM_register___get_write_fields(test_t *_dev, _register __register, _write_field *fields, uint64 *_out1)
#line 3024 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    uint64 v769_unmapped UNUSED  = 0LL;
    {
        #line 3026 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v769_unmapped = DML_combine_bits(v769_unmapped, 0xffffffffffffffffULL, (uint64 )(DML_shl((int64 )((uint64 )(DML_shl(1LL, (int64 )((((uint64 )VTABLE_PARAM(UPCAST(__register, _register, _bitsize), struct __bitsize, bitsize) - 1ULL) - 0ULL) + 1ULL), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 3026)) - 1ULL), 0LL, "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 3026)));
        #line 3026 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    int v769_n UNUSED  = (int32 )0LL;
    uint64 v769_lsbs UNUSED  = 0ULL;
    #line 3031 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 3031 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        _each_in_t __each_in_expr = _vtable_sequence_param(__register, offsetof(struct __register, _write_fields));
        #line 3031 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        for (uint32 _outer_idx = 0; _outer_idx < __each_in_expr.num; ++_outer_idx) {
            #line 3031 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            _vtable_list_t _list = _each___write_field[__each_in_expr.base_idx + _outer_idx];
            #line 3031 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            uint32 _num = _list.num / __each_in_expr.array_size;
            #line 3031 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            uint32 _start = _num * __each_in_expr.array_idx;
            #line 3031 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            for (uint32 _inner_idx = _start; _inner_idx < _start + _num; ++_inner_idx)
            #line 3031 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            {
                #line 3031 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                _write_field v771_f UNUSED  = {_list.vtable, {_list.id, _inner_idx}};
                #line 3031 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                {
                    int v772_lsb UNUSED  = (int )VTABLE_PARAM(UPCAST(v771_f, _write_field, _lsb), struct __lsb, lsb);
                    {
                        #line 3033 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                        v769_lsbs = DML_combine_bits(v769_lsbs, (uint64 )(DML_shl(1LL, (int64 )v772_lsb, "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 3033)), DML_shlu(1ULL, (uint64 )v772_lsb));
                        #line 3033 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                    }
                    {
                        #line 3034 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                        v769_unmapped = DML_combine_bits(v769_unmapped, DML_shlu(0ULL, (uint64 )v772_lsb), (uint64 )(DML_shl((int64 )((uint64 )(DML_shl(1LL, (int64 )(((((uint64 )v772_lsb + (uint64 )VTABLE_PARAM(UPCAST(v771_f, _write_field, _bitsize), struct __bitsize, bitsize)) - 1ULL) - (uint64 )v772_lsb) + 1ULL), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 3034)) - 1ULL), (int64 )v772_lsb, "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 3034)));
                        #line 3034 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                    }
                    (int64 )++(v769_n);
                }
                #line 7553 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"
            }
            #line 3031 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        }
        #line 3031 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 3038 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 3038 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        _each_in_t __each_in_expr = _vtable_sequence_param(__register, offsetof(struct __register, _write_fields));
        #line 3038 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        for (uint32 _outer_idx = 0; _outer_idx < __each_in_expr.num; ++_outer_idx) {
            #line 3038 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            _vtable_list_t _list = _each___write_field[__each_in_expr.base_idx + _outer_idx];
            #line 3038 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            uint32 _num = _list.num / __each_in_expr.array_size;
            #line 3038 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            uint32 _start = _num * __each_in_expr.array_idx;
            #line 3038 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            for (uint32 _inner_idx = _start; _inner_idx < _start + _num; ++_inner_idx)
            #line 3038 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            {
                #line 3038 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                _write_field v775_f UNUSED  = {_list.vtable, {_list.id, _inner_idx}};
                {
                    #line 3039 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                    fields[(int64 )((uint64 )bit_count64((DML_shru(v769_lsbs, 0ULL)) & ((uint64 )(DML_shl(1LL, (int64 )(((uint64 )VTABLE_PARAM(UPCAST(v775_f, _write_field, _lsb), struct __lsb, lsb) - 0ULL) + 1ULL), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 3039)) - 1ULL)) - 1ULL)] = v775_f;
                    #line 3039 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                }
                #line 7582 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"
            }
            #line 3038 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        }
        #line 3038 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 3041 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    *_out1 = v769_unmapped;
    #line 3041 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return v769_n;
}
#line 7593 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"
/* register._get_read_fields */
static int _DML_TM_register___get_read_fields(test_t *_dev, _register __register, _read_field *fields, uint64 *_out1)
#line 3046 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    uint64 v779_unmapped UNUSED  = 0LL;
    {
        #line 3048 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v779_unmapped = DML_combine_bits(v779_unmapped, 0xffffffffffffffffULL, (uint64 )(DML_shl((int64 )((uint64 )(DML_shl(1LL, (int64 )((((uint64 )VTABLE_PARAM(UPCAST(__register, _register, _bitsize), struct __bitsize, bitsize) - 1ULL) - 0ULL) + 1ULL), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 3048)) - 1ULL), 0LL, "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 3048)));
        #line 3048 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    int v779_n UNUSED  = (int32 )0LL;
    uint64 v779_lsbs UNUSED  = 0ULL;
    #line 3053 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 3053 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        _each_in_t __each_in_expr = _vtable_sequence_param(__register, offsetof(struct __register, _read_fields));
        #line 3053 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        for (uint32 _outer_idx = 0; _outer_idx < __each_in_expr.num; ++_outer_idx) {
            #line 3053 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            _vtable_list_t _list = _each___read_field[__each_in_expr.base_idx + _outer_idx];
            #line 3053 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            uint32 _num = _list.num / __each_in_expr.array_size;
            #line 3053 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            uint32 _start = _num * __each_in_expr.array_idx;
            #line 3053 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            for (uint32 _inner_idx = _start; _inner_idx < _start + _num; ++_inner_idx)
            #line 3053 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            {
                #line 3053 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                _read_field v781_f UNUSED  = {_list.vtable, {_list.id, _inner_idx}};
                #line 3053 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                {
                    int v782_lsb UNUSED  = (int )VTABLE_PARAM(UPCAST(v781_f, _read_field, _lsb), struct __lsb, lsb);
                    {
                        #line 3055 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                        v779_lsbs = DML_combine_bits(v779_lsbs, (uint64 )(DML_shl(1LL, (int64 )v782_lsb, "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 3055)), DML_shlu(1ULL, (uint64 )v782_lsb));
                        #line 3055 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                    }
                    {
                        #line 3056 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                        v779_unmapped = DML_combine_bits(v779_unmapped, DML_shlu(0ULL, (uint64 )v782_lsb), (uint64 )(DML_shl((int64 )((uint64 )(DML_shl(1LL, (int64 )(((((uint64 )v782_lsb + (uint64 )VTABLE_PARAM(UPCAST(v781_f, _read_field, _bitsize), struct __bitsize, bitsize)) - 1ULL) - (uint64 )v782_lsb) + 1ULL), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 3056)) - 1ULL), (int64 )v782_lsb, "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 3056)));
                        #line 3056 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                    }
                    (int64 )++(v779_n);
                }
                #line 7639 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"
            }
            #line 3053 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        }
        #line 3053 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 3060 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 3060 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        _each_in_t __each_in_expr = _vtable_sequence_param(__register, offsetof(struct __register, _read_fields));
        #line 3060 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        for (uint32 _outer_idx = 0; _outer_idx < __each_in_expr.num; ++_outer_idx) {
            #line 3060 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            _vtable_list_t _list = _each___read_field[__each_in_expr.base_idx + _outer_idx];
            #line 3060 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            uint32 _num = _list.num / __each_in_expr.array_size;
            #line 3060 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            uint32 _start = _num * __each_in_expr.array_idx;
            #line 3060 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            for (uint32 _inner_idx = _start; _inner_idx < _start + _num; ++_inner_idx)
            #line 3060 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            {
                #line 3060 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                _read_field v785_f UNUSED  = {_list.vtable, {_list.id, _inner_idx}};
                {
                    #line 3061 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                    fields[(int64 )((uint64 )bit_count64((DML_shru(v779_lsbs, 0ULL)) & ((uint64 )(DML_shl(1LL, (int64 )(((uint64 )VTABLE_PARAM(UPCAST(v785_f, _read_field, _lsb), struct __lsb, lsb) - 0ULL) + 1ULL), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 3061)) - 1ULL)) - 1ULL)] = v785_f;
                    #line 3061 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                }
                #line 7668 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"
            }
            #line 3060 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        }
        #line 3060 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 3063 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    *_out1 = v779_unmapped;
    #line 3063 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return v779_n;
}
#line 7679 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"
/* register._default_init */
static void  _DML_TM_register___default_init(test_t *_dev, init_val _init_val)
#line 3068 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 7684 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"
    _register __register UNUSED = DOWNCAST(_init_val, _register, init_val);
    #line 3068 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        uint64 v789_mapped UNUSED  = _DML_TM_register___field_bits(__register);
        #line 3074 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        {
            #line 3074 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            *(VTABLE_SESSION(_dev, __register, struct __register, val, uint64 *)) = (DML_shru(((*(VTABLE_SESSION(_dev, __register, struct __register, val, uint64 *))) & (v789_mapped)) | ((VTABLE_PARAM(UPCAST(__register, _register, init_val), struct _init_val, init_val)) & (~(v789_mapped))), 0ULL)) & ((uint64 )(DML_shl(1LL, (int64 )((((uint64 )VTABLE_PARAM(UPCAST(__register, _register, _bitsize), struct __bitsize, bitsize) - 1ULL) - 0ULL) + 1ULL), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 3075)) - 1ULL);
            #line 3074 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        }
        #line 3076 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        return;
        #line 3076 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 3076 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 7701 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"
/* register.read_unmapped_bits */
static uint64 _DML_TM_register__read_unmapped_bits(test_t *_dev, _register __register, uint64 enabled_bits, void  *aux)
#line 3078 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return (*(VTABLE_SESSION(_dev, __register, struct __register, val, uint64 *))) & (enabled_bits);
}
#line 7708 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"
/* register._base_read_register */
static uint64 _DML_TM_register___base_read_register(test_t *_dev, _register __register, uint64 enabled_bytes, void  *aux)
#line 3083 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    if ((enabled_bytes) == 0LL)
    return 0ULL;
    #line 3088 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    uint64 v794_field_bits UNUSED  = _DML_TM_register___field_bits(__register);
    if ((v794_field_bits) == 0LL)
    #line 3091 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return (*(VTABLE_SESSION(_dev, __register, struct __register, val, uint64 *))) & (enabled_bytes);
    #line 3093 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    int v794_num_fields UNUSED  = 0LL;
    _read_field v794_fields[64LL] UNUSED ;
    #line 3094 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    memset((void *)&v794_fields, 0, sizeof(_read_field [64LL]));
    uint64 v794_unmapped UNUSED  = 0LL;
    {
        #line 3096 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        uint64 v797__ret__out1 UNUSED  = 0LL;
        #line 3096 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v794_num_fields = _DML_TM_register___get_read_fields(_dev, __register, v794_fields, &v797__ret__out1);
        #line 3096 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v794_unmapped = v797__ret__out1;
        #line 7733 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"
    }
    #line 3097 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    uint64 v794_default_access_bits UNUSED  = (v794_unmapped) & (v794_field_bits);
    uint64 v794_unmapped_bits UNUSED  = (v794_unmapped) & (~(v794_field_bits));
    uint64 v794_val UNUSED  = ((*(VTABLE_SESSION(_dev, __register, struct __register, val, uint64 *))) & (v794_default_access_bits)) & (enabled_bytes);
    #line 3101 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    int v794_r_lsb UNUSED  = (int )(_DML_M__enabled_bytes_to_offset(_dev, enabled_bytes) * 8ULL);
    {
        #line 3102 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        int v798_f UNUSED  = (int32 )0LL;
        #line 3102 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        for (; (int64 )v798_f < (int64 )v794_num_fields; (int64 )(v798_f)++)
        #line 3102 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        {
            int v799_f_lsb UNUSED  = (int )VTABLE_PARAM(UPCAST(v794_fields[(int64 )v798_f], _read_field, _lsb), struct __lsb, lsb);
            int v799_f_msb UNUSED  = (int )(((uint64 )v799_f_lsb + (uint64 )VTABLE_PARAM(UPCAST(v794_fields[(int64 )v798_f], _read_field, _bitsize), struct __bitsize, bitsize)) - 1ULL);
            #line 3106 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            uint64 v799_f_enabled_bytes UNUSED  = (DML_shru(enabled_bytes, (uint64 )v799_f_lsb)) & ((uint64 )(DML_shl(1LL, (int64 )(((uint64 )v799_f_msb - (uint64 )v799_f_lsb) + 1ULL), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 3106)) - 1ULL);
            if (!((v799_f_enabled_bytes) == 0LL))
            {
                #line 3108 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                v794_val = DML_combine_bits(v794_val, DML_shlu((CALL_TRAIT_METHOD(read_field, read_field, _dev, UPCAST(v794_fields[(int64 )v798_f], _read_field, read_field), v799_f_enabled_bytes, aux)) & (v799_f_enabled_bytes), (uint64 )v799_f_lsb), (uint64 )(DML_shl((int64 )((uint64 )(DML_shl(1LL, (int64 )(((uint64 )v799_f_msb - (uint64 )v799_f_lsb) + 1ULL), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 3108)) - 1ULL), (int64 )v799_f_lsb, "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 3108)));
                #line 3108 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            }
            #line 3112 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        }
        #line 3102 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 3114 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    if (!(((v794_unmapped_bits) & (enabled_bytes)) == 0LL))
    #line 3117 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 3117 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v794_val = (v794_val) | ((CALL_TRAIT_METHOD(_register, read_unmapped_bits, _dev, __register, (v794_unmapped_bits) & (enabled_bytes), aux)) & ((v794_unmapped_bits) & (enabled_bytes)));
        #line 3117 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 3120 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return v794_val;
}
#line 7773 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"
/* register.read_register */
static uint64 _DML_TM_register__read_register(test_t *_dev, read_register _read_register, uint64 enabled_bytes, void  *aux)
#line 3123 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 7778 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"
    _register __register UNUSED = DOWNCAST(_read_register, _register, read_register);
    #line 3124 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return _DML_TM_register___base_read_register(_dev, __register, enabled_bytes, aux);
}
#line 7783 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"
/* register.write_unmapped_bits */
static void  _DML_TM_register__write_unmapped_bits(test_t *_dev, _register __register, uint64 value, uint64 enabled_bits, void  *aux)
#line 3129 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    int v807_lsb UNUSED  = (int )(_DML_M__enabled_bytes_to_offset(_dev, enabled_bits) * 8ULL);
    #line 3134 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    uint64 v807_write_outside_fields UNUSED  = DML_shlu(((enabled_bits) & (value)) ^ ((*(VTABLE_SESSION(_dev, __register, struct __register, val, uint64 *))) & (value)), (uint64 )v807_lsb);
    #line 3138 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    if (!((v807_write_outside_fields) == 0LL))
    #line 3138 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        int v808_unmapped_msb UNUSED  = (int32 )-1LL;
        strbuf_t v808_ranges UNUSED ;
        #line 3140 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        memset((void *)&v808_ranges, 0, sizeof(strbuf_t ));
        sb_init(&v808_ranges);
        #line 3144 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        {
            #line 3144 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            int v809_i UNUSED  = (int )VTABLE_PARAM(UPCAST(__register, _register, _bitsize), struct __bitsize, bitsize);
            #line 3144 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            for (; -1LL <= (int64 )v809_i; (int64 )(v809_i)--)
            if (0LL <= (int64 )v809_i && (int64 )((uint8 )(((DML_shru(enabled_bits, (uint64 )v809_i)) & (1ULL)) & (1ULL))))
            {
                #line 3146 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                if ((int64 )v808_unmapped_msb < 0LL)
                {
                    #line 3147 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                    v808_unmapped_msb = v809_i;
                    #line 3147 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                }
                #line 3146 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            }
            #line 3148 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            else
            #line 3148 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            if (0LL <= (int64 )v808_unmapped_msb)
            #line 3148 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            {
                #line 3150 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                if (!(((DML_shru(v807_write_outside_fields, (uint64 )v809_i + 1ULL)) & ((uint64 )(DML_shl(1LL, (int64 )(((uint64 )v808_unmapped_msb - ((uint64 )v809_i + 1ULL)) + 1ULL), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 3150)) - 1ULL)) == 0LL))
                #line 3150 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                {
                    char v814_written[65LL] UNUSED ;
                    #line 3151 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                    memset((void *)&v814_written, 0, sizeof(char [65LL]));
                    char v814_current[65LL] UNUSED ;
                    #line 3152 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                    memset((void *)&v814_current, 0, sizeof(char [65LL]));
                    {
                        #line 3153 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                        int v815_bit UNUSED  = (int )((uint64 )v809_i + 1ULL);
                        #line 3153 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                        for (; (int64 )v815_bit <= (int64 )v808_unmapped_msb; (int64 )(v815_bit)++)
                        {
                            {
                                #line 3155 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                                v814_written[(int64 )(((uint64 )v815_bit - (uint64 )v809_i) - 1ULL)] = (char )((int64 )((uint8 )(((DML_shru(value, (uint64 )v815_bit - (uint64 )v807_lsb)) & (1ULL)) & (1ULL))) ? 49LL : 48LL);
                                #line 3155 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                            }
                            #line 3157 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                            {
                                #line 3157 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                                v814_current[(int64 )(((uint64 )v815_bit - (uint64 )v809_i) - 1ULL)] = (char )((int64 )((uint8 )(((DML_shru(*(VTABLE_SESSION(_dev, __register, struct __register, val, uint64 *)), (uint64 )v815_bit)) & (1ULL)) & (1ULL))) ? 49LL : 48LL);
                                #line 3157 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                            }
                            #line 3159 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                        }
                        #line 3153 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                    }
                    #line 3163 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                    sb_addfmt(&v808_ranges, "\012\011%d:%d (value written = 0b%s, previous value = 0b%s)", v808_unmapped_msb, (int )((uint64 )v809_i + 1ULL), v814_written, v814_current);
                    {
                        #line 3164 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                        v814_written[(int64 )((uint64 )v808_unmapped_msb - (uint64 )v809_i)] = (int8 )0LL;
                        #line 3164 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                    }
                    {
                        #line 3165 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                        v814_current[(int64 )((uint64 )v808_unmapped_msb - (uint64 )v809_i)] = (int8 )0LL;
                        #line 3165 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                    }
                }
                {
                    #line 3167 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                    v808_unmapped_msb = (int32 )-1LL;
                    #line 3167 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                }
            }
            #line 3144 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        }
        #line 3170 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        {
            #line 3170 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            uint64 _calculated_level = _select_log_level(&(_dev->_subsequent_log_ht), _identity_to_key((__register).id), 0ULL, 1ULL, 5ULL);
            #line 3170 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            SIM_LOG_SPEC_VIOLATION(_calculated_level, &_dev->obj, 0LL, "Write outside fields in register %s, bitranges;%s", _DML_TM__qname___qname(_dev, UPCAST(__register, _register, _conf_attribute.object._qname)), sb_str(&v808_ranges));
            #line 7881 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"
        }
        #line 3173 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        sb_free(&v808_ranges);
    }
    return;
    #line 3175 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 7889 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"
/* register._base_write_register */
static void  _DML_TM_register___base_write_register(test_t *_dev, _register __register, uint64 value, uint64 enabled_bytes, void  *aux)
#line 3179 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    uint64 v823_field_bits UNUSED  = _DML_TM_register___field_bits(__register);
    if ((v823_field_bits) == 0LL)
    #line 3181 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        {
            #line 3182 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            *(VTABLE_SESSION(_dev, __register, struct __register, val, uint64 *)) = ((*(VTABLE_SESSION(_dev, __register, struct __register, val, uint64 *))) & (~(enabled_bytes))) | ((value) & (enabled_bytes));
            #line 3182 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        }
        return;
    }
    int v823_num_fields UNUSED  = 0LL;
    _write_field v823_fields[64LL] UNUSED ;
    #line 3186 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    memset((void *)&v823_fields, 0, sizeof(_write_field [64LL]));
    uint64 v823_unmapped UNUSED  = 0LL;
    {
        #line 3188 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        uint64 v826__ret__out1 UNUSED  = 0LL;
        #line 3188 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v823_num_fields = _DML_TM_register___get_write_fields(_dev, __register, v823_fields, &v826__ret__out1);
        #line 3188 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v823_unmapped = v826__ret__out1;
        #line 7917 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"
    }
    #line 3189 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    uint64 v823_default_write_bits UNUSED  = (v823_unmapped) & (v823_field_bits);
    uint64 v823_unmapped_bits UNUSED  = (v823_unmapped) & (~(v823_field_bits));
    if ((enabled_bytes) == 0LL)
    return;
    #line 3195 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    int v823_r_lsb UNUSED  = (int )(_DML_M__enabled_bytes_to_offset(_dev, enabled_bytes) * 8ULL);
    int v823_r_msb UNUSED  = (int )(_DML_M__enabled_bytes_to_size(_dev, enabled_bytes) * 8ULL - 1ULL);
    {
        #line 3197 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        int v828_f UNUSED  = (int32 )0LL;
        #line 3197 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        for (; (int64 )v828_f < (int64 )v823_num_fields; (int64 )(v828_f)++)
        #line 3197 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        {
            int v829_f_lsb UNUSED  = (int )VTABLE_PARAM(UPCAST(v823_fields[(int64 )v828_f], _write_field, _lsb), struct __lsb, lsb);
            int v829_f_msb UNUSED  = (int )(((uint64 )v829_f_lsb + (uint64 )VTABLE_PARAM(UPCAST(v823_fields[(int64 )v828_f], _write_field, _bitsize), struct __bitsize, bitsize)) - 1ULL);
            #line 3201 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            uint64 v829_f_enabled_bytes UNUSED  = (DML_shru(enabled_bytes, (uint64 )v829_f_lsb)) & ((uint64 )(DML_shl(1LL, (int64 )(((uint64 )v829_f_msb - (uint64 )v829_f_lsb) + 1ULL), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 3201)) - 1ULL);
            if (!((v829_f_enabled_bytes) == 0LL))
            #line 3202 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            {
                uint64 v830_f_value UNUSED  = (DML_shru(value, (uint64 )v829_f_lsb)) & ((uint64 )(DML_shl(1LL, (int64 )(((uint64 )v829_f_msb - (uint64 )v829_f_lsb) + 1ULL), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 3203)) - 1ULL);
                #line 3205 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                CALL_TRAIT_METHOD(write_field, write_field, _dev, UPCAST(v823_fields[(int64 )v828_f], _write_field, write_field), (v830_f_value) & (v829_f_enabled_bytes), v829_f_enabled_bytes, aux);
            }
        }
        #line 3197 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 3209 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 3209 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        *(VTABLE_SESSION(_dev, __register, struct __register, val, uint64 *)) = ((*(VTABLE_SESSION(_dev, __register, struct __register, val, uint64 *))) & (~((v823_default_write_bits) & (enabled_bytes)))) | (((value) & (v823_default_write_bits)) & (enabled_bytes));
        #line 3209 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 3212 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    if (!(((v823_unmapped_bits) & (enabled_bytes)) == 0LL))
    #line 3214 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    CALL_TRAIT_METHOD(_register, write_unmapped_bits, _dev, __register, (value) & (v823_unmapped_bits), (v823_unmapped_bits) & (enabled_bytes), aux);
    return;
    #line 3215 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 7961 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"
/* register.write_register */
static void  _DML_TM_register__write_register(test_t *_dev, write_register _write_register, uint64 value, uint64 enabled_bytes, void  *aux)
#line 3218 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 7966 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"
    _register __register UNUSED = DOWNCAST(_write_register, _register, write_register);
    #line 3219 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    _DML_TM_register___base_write_register(_dev, __register, value, enabled_bytes, aux);
    return;
    #line 3220 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 7973 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"
/* register.set_val */
static void  _DML_TM_register__set_val(test_t *_dev, set_val _set_val, uint64 value)
#line 3223 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 7978 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"
    _register __register UNUSED = DOWNCAST(_set_val, _register, set._set.set_val);
    #line 3224 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 3224 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        *(VTABLE_SESSION(_dev, __register, struct __register, val, uint64 *)) = (DML_shru(value, 0ULL)) & ((uint64 )(DML_shl(1LL, (int64 )((((uint64 )VTABLE_PARAM(UPCAST(__register, _register, _bitsize), struct __bitsize, bitsize) - 1ULL) - 0ULL) + 1ULL), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 3224)) - 1ULL);
        #line 3224 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    return;
    #line 3225 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 7989 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"
/* register.get_val */
static uint64 _DML_TM_register__get_val(test_t *_dev, get_val _get_val)
#line 3226 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 7994 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"
    _register __register UNUSED = DOWNCAST(_get_val, _register, get._get.get_val);
    #line 3227 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return (DML_shru(*(VTABLE_SESSION(_dev, __register, struct __register, val, uint64 *)), 0ULL)) & ((uint64 )(DML_shl(1LL, (int64 )((((uint64 )VTABLE_PARAM(UPCAST(__register, _register, _bitsize), struct __bitsize, bitsize) - 1ULL) - 0ULL) + 1ULL), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 3227)) - 1ULL);
}
#line 7999 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"
/* register._default_get */
static uint64 _DML_TM_register___default_get(test_t *_dev, get_val _get_val)
#line 3230 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 8004 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"
    _register __register UNUSED = DOWNCAST(_get_val, _register, get._get.get_val);
    #line 3230 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        _get_field v840_fields[64LL] UNUSED ;
        #line 3231 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        memset((void *)&v840_fields, 0, sizeof(_get_field [64LL]));
        int v840_num UNUSED  = 0LL;
        uint64 v840_unmapped UNUSED  = 0LL;
        {
            #line 3234 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            uint64 v841__ret__out1 UNUSED  = 0LL;
            #line 3234 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            v840_num = _DML_TM_register___get_get_fields(_dev, __register, v840_fields, &v841__ret__out1);
            #line 3234 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            v840_unmapped = v841__ret__out1;
            #line 8020 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"
        }
        #line 3235 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        uint64 v840_val UNUSED  = (_DML_TM_register__get_val(_dev, UPCAST(__register, _register, get._get.get_val))) & (v840_unmapped);
        {
            #line 3236 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            int v842_i UNUSED  = (int32 )0LL;
            #line 3236 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            for (; (int64 )v842_i < (int64 )v840_num; (int64 )(v842_i)++)
            #line 3236 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            {
                int v843_lsb UNUSED  = (int )VTABLE_PARAM(UPCAST(v840_fields[(int64 )v842_i], _get_field, _lsb), struct __lsb, lsb);
                {
                    #line 3238 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                    v840_val = DML_combine_bits(v840_val, DML_shlu(CALL_TRAIT_METHOD0(_get, get, _dev, UPCAST(v840_fields[(int64 )v842_i], _get_field, get._get)), (uint64 )v843_lsb), (uint64 )(DML_shl((int64 )((uint64 )(DML_shl(1LL, (int64 )(((((uint64 )v843_lsb + (uint64 )VTABLE_PARAM(UPCAST(v840_fields[(int64 )v842_i], _get_field, _bitsize), struct __bitsize, bitsize)) - 1ULL) - (uint64 )v843_lsb) + 1ULL), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 3238)) - 1ULL), (int64 )v843_lsb, "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 3238)));
                    #line 3238 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                }
            }
            #line 3236 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        }
        #line 3240 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        return v840_val;
        #line 8042 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"
    }
    #line 3241 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 8046 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"
/* register._default_set */
static void  _DML_TM_register___default_set(test_t *_dev, set_val _set_val, uint64 value)
#line 3243 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 8051 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"
    _register __register UNUSED = DOWNCAST(_set_val, _register, set._set.set_val);
    #line 3243 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        _set_field v846_fields[64LL] UNUSED ;
        #line 3244 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        memset((void *)&v846_fields, 0, sizeof(_set_field [64LL]));
        int v846_num UNUSED  = 0LL;
        uint64 v846_unmapped UNUSED  = 0LL;
        {
            #line 3247 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            uint64 v847__ret__out1 UNUSED  = 0LL;
            #line 3247 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            v846_num = _DML_TM_register___get_set_fields(_dev, __register, v846_fields, &v847__ret__out1);
            #line 3247 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            v846_unmapped = v847__ret__out1;
            #line 8067 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"
        }
        #line 3248 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        {
            #line 3248 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            *(VTABLE_SESSION(_dev, __register, struct __register, val, uint64 *)) = (DML_shru(((*(VTABLE_SESSION(_dev, __register, struct __register, val, uint64 *))) & (~(v846_unmapped))) | ((value) & (v846_unmapped)), 0ULL)) & ((uint64 )(DML_shl(1LL, (int64 )((((uint64 )VTABLE_PARAM(UPCAST(__register, _register, _bitsize), struct __bitsize, bitsize) - 1ULL) - 0ULL) + 1ULL), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 3249)) - 1ULL);
            #line 3248 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        }
        #line 3250 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        {
            #line 3250 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            int v849_i UNUSED  = (int32 )0LL;
            #line 3250 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            for (; (int64 )v849_i < (int64 )v846_num; (int64 )(v849_i)++)
            #line 3250 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            {
                int v850_lsb UNUSED  = (int )VTABLE_PARAM(UPCAST(v846_fields[(int64 )v849_i], _set_field, _lsb), struct __lsb, lsb);
                CALL_TRAIT_METHOD(_set, set, _dev, UPCAST(v846_fields[(int64 )v849_i], _set_field, set._set), (DML_shru(value, (uint64 )v850_lsb)) & ((uint64 )(DML_shl(1LL, (int64 )(((((uint64 )v850_lsb + (uint64 )VTABLE_PARAM(UPCAST(v846_fields[(int64 )v849_i], _set_field, _bitsize), struct __bitsize, bitsize)) - 1ULL) - (uint64 )v850_lsb) + 1ULL), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 3252)) - 1ULL));
            }
            #line 3250 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        }
        #line 3254 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        return;
        #line 3254 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 3254 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 8094 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"
/* soft_reset.soft_reset */
static void  _DML_TM_soft_reset__soft_reset(test_t *_dev, _soft_reset __soft_reset)
#line 280 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
{
    CALL_TRAIT_METHOD0(_soft_reset, _default_soft_reset, _dev, __soft_reset);
    return;
    #line 282 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
}
#line 8103 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"
/* soft_reset._default_soft_reset */
static void  _DML_TM_soft_reset___default_soft_reset(test_t *_dev, _soft_reset __soft_reset)
#line 283 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
{
    _DML_TM_soft_reset__soft_reset_subobjs(_dev, __soft_reset);
    return;
    #line 285 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
}
#line 8112 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"
/* soft_reset.soft_reset_subobjs */
static void  _DML_TM_soft_reset__soft_reset_subobjs(test_t *_dev, _soft_reset __soft_reset)
#line 286 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
{
    {
        #line 287 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
        _each_in_t __each_in_expr = _vtable_sequence_param(__soft_reset, offsetof(struct __soft_reset, _each_soft_reset));
        #line 287 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
        for (uint32 _outer_idx = 0; _outer_idx < __each_in_expr.num; ++_outer_idx) {
            #line 287 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
            _vtable_list_t _list = _each__soft_reset[__each_in_expr.base_idx + _outer_idx];
            #line 287 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
            uint32 _num = _list.num / __each_in_expr.array_size;
            #line 287 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
            uint32 _start = _num * __each_in_expr.array_idx;
            #line 287 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
            for (uint32 _inner_idx = _start; _inner_idx < _start + _num; ++_inner_idx)
            #line 287 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
            {
                #line 287 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
                _soft_reset v857_obj UNUSED  = {_list.vtable, {_list.id, _inner_idx}};
                CALL_TRAIT_METHOD0(_soft_reset, soft_reset, _dev, v857_obj);
                #line 8135 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"
            }
            #line 287 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
        }
        #line 287 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
    }
    #line 289 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
    return;
    #line 289 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
}
#line 8145 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"
/* _init_val_soft_reset._default_soft_reset */
static void  _DML_TM__init_val_soft_reset___default_soft_reset(test_t *_dev, _soft_reset __soft_reset)
#line 293 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
{
    #line 8150 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"
    _init_val_soft_reset __init_val_soft_reset UNUSED = DOWNCAST(__soft_reset, _init_val_soft_reset, _soft_reset);
    #line 294 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
    _DML_TM_soft_reset__soft_reset_subobjs(_dev, UPCAST(__init_val_soft_reset, _init_val_soft_reset, _soft_reset));
    CALL_TRAIT_METHOD0(init, init, _dev, UPCAST(__init_val_soft_reset, _init_val_soft_reset, init_val.init));
    return;
    #line 296 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
}
#line 8158 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"
/* port._port_obj */
static conf_object_t *_DML_TM_port___port_obj(test_t *_dev, port _port)
#line 1564 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    if (!(*(VTABLE_SESSION(_dev, _port, struct _port, _cached_port_obj, conf_object_t **)) == NULL))
    return *(VTABLE_SESSION(_dev, _port, struct _port, _cached_port_obj, conf_object_t **));
    #line 1568 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 1568 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        *(VTABLE_SESSION(_dev, _port, struct _port, _cached_port_obj, conf_object_t **)) = _dmllib_port_obj_from_device_obj(&_dev->obj, _DML_TM__qname___qname(_dev, UPCAST(_port, port, object._qname)), "port.");
        #line 1568 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 1570 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 1570, !(*(VTABLE_SESSION(_dev, _port, struct _port, _cached_port_obj, conf_object_t **)) == NULL));
    return *(VTABLE_SESSION(_dev, _port, struct _port, _cached_port_obj, conf_object_t **));
}
#line 8175 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"
/* hard_reset.hard_reset */
static void  _DML_TM_hard_reset__hard_reset(test_t *_dev, _hard_reset __hard_reset)
#line 221 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
{
    CALL_TRAIT_METHOD0(_hard_reset, _default_hard_reset, _dev, __hard_reset);
    return;
    #line 223 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
}
#line 8184 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"
/* hard_reset._default_hard_reset */
static void  _DML_TM_hard_reset___default_hard_reset(test_t *_dev, _hard_reset __hard_reset)
#line 224 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
{
    _DML_TM_hard_reset__hard_reset_subobjs(_dev, __hard_reset);
    return;
    #line 226 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
}
#line 8193 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"
/* hard_reset.hard_reset_subobjs */
static void  _DML_TM_hard_reset__hard_reset_subobjs(test_t *_dev, _hard_reset __hard_reset)
#line 227 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
{
    {
        #line 228 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
        _each_in_t __each_in_expr = _vtable_sequence_param(__hard_reset, offsetof(struct __hard_reset, _each_hard_reset));
        #line 228 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
        for (uint32 _outer_idx = 0; _outer_idx < __each_in_expr.num; ++_outer_idx) {
            #line 228 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
            _vtable_list_t _list = _each__hard_reset[__each_in_expr.base_idx + _outer_idx];
            #line 228 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
            uint32 _num = _list.num / __each_in_expr.array_size;
            #line 228 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
            uint32 _start = _num * __each_in_expr.array_idx;
            #line 228 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
            for (uint32 _inner_idx = _start; _inner_idx < _start + _num; ++_inner_idx)
            #line 228 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
            {
                #line 228 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
                _hard_reset v870_obj UNUSED  = {_list.vtable, {_list.id, _inner_idx}};
                CALL_TRAIT_METHOD0(_hard_reset, hard_reset, _dev, v870_obj);
                #line 8216 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"
            }
            #line 228 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
        }
        #line 228 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
    }
    #line 230 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
    return;
    #line 230 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
}
#line 8226 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"
/* _init_val_hard_reset._default_hard_reset */
static void  _DML_TM__init_val_hard_reset___default_hard_reset(test_t *_dev, _hard_reset __hard_reset)
#line 234 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
{
    #line 8231 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"
    _init_val_hard_reset __init_val_hard_reset UNUSED = DOWNCAST(__hard_reset, _init_val_hard_reset, _hard_reset);
    #line 235 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
    _DML_TM_hard_reset__hard_reset_subobjs(_dev, UPCAST(__init_val_hard_reset, _init_val_hard_reset, _hard_reset));
    CALL_TRAIT_METHOD0(init, init, _dev, UPCAST(__init_val_hard_reset, _init_val_hard_reset, init_val.init));
    return;
    #line 237 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
}
#line 8239 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"
/* destroy._rec_destroy */
static void  _DML_TM_destroy___rec_destroy(test_t *_dev, destroy _destroy)
#line 467 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    {
        #line 468 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        _each_in_t __each_in_expr = _vtable_sequence_param(_destroy, offsetof(struct _destroy, _each_destroy));
        #line 468 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        for (uint32 _outer_idx = 0; _outer_idx < __each_in_expr.num; ++_outer_idx) {
            #line 468 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            _vtable_list_t _list = _each__destroy[__each_in_expr.base_idx + _outer_idx];
            #line 468 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            uint32 _num = _list.num / __each_in_expr.array_size;
            #line 468 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            uint32 _start = _num * __each_in_expr.array_idx;
            #line 468 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            for (uint32 _inner_idx = _start; _inner_idx < _start + _num; ++_inner_idx)
            #line 468 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            {
                #line 468 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                destroy v875_obj UNUSED  = {_list.vtable, {_list.id, _inner_idx}};
                _DML_TM_destroy___rec_destroy(_dev, v875_obj);
                #line 8262 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"
            }
            #line 468 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        }
        #line 468 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 470 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    CALL_TRAIT_METHOD0(destroy, destroy, _dev, _destroy);
    return;
    #line 471 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 8273 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"
/* post_init._rec_post_init */
static void  _DML_TM_post_init___rec_post_init(test_t *_dev, post_init _post_init)
#line 410 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    {
        #line 411 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        _each_in_t __each_in_expr = _vtable_sequence_param(_post_init, offsetof(struct _post_init, _each_post_init));
        #line 411 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        for (uint32 _outer_idx = 0; _outer_idx < __each_in_expr.num; ++_outer_idx) {
            #line 411 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            _vtable_list_t _list = _each__post_init[__each_in_expr.base_idx + _outer_idx];
            #line 411 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            uint32 _num = _list.num / __each_in_expr.array_size;
            #line 411 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            uint32 _start = _num * __each_in_expr.array_idx;
            #line 411 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            for (uint32 _inner_idx = _start; _inner_idx < _start + _num; ++_inner_idx)
            #line 411 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            {
                #line 411 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                post_init v878_obj UNUSED  = {_list.vtable, {_list.id, _inner_idx}};
                _DML_TM_post_init___rec_post_init(_dev, v878_obj);
                #line 8296 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"
            }
            #line 411 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        }
        #line 411 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 413 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    CALL_TRAIT_METHOD0(post_init, post_init, _dev, _post_init);
    return;
    #line 414 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 8307 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"
/* attribute.set_attribute */
static set_error_t _DML_TM_attribute__set_attribute(test_t *_dev, _conf_attribute __conf_attribute, attr_value_t value)
#line 907 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 8312 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"
    attribute _attribute UNUSED = DOWNCAST(__conf_attribute, attribute, _conf_attribute);
    #line 909 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    if (CALL_TRAIT_METHOD(attribute, set, _dev, _attribute, value))
    #line 909 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    goto throw7;
    return (int32 )0LL;
    #line 912 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    throw7:;
    #line 912 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return (int32 )3LL;
    #line 914 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 8325 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"
/* attribute.get_attribute */
static attr_value_t _DML_TM_attribute__get_attribute(test_t *_dev, _conf_attribute __conf_attribute)
#line 916 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 8330 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"
    attribute _attribute UNUSED = DOWNCAST(__conf_attribute, attribute, _conf_attribute);
    #line 917 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return CALL_TRAIT_METHOD0(attribute, get, _dev, _attribute);
}
#line 8335 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"
/* write_only_attr.get */
static attr_value_t _DML_TM_write_only_attr__get(test_t *_dev, attribute _attribute)
#line 1294 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 8340 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"
    write_only_attr _write_only_attr UNUSED = DOWNCAST(_attribute, write_only_attr, pseudo_attr.attribute);
    #line 1295 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 1295, 0);
}
#line 8345 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"
/* read_only_attr.set */
static bool _DML_TM_read_only_attr__set(test_t *_dev, attribute _attribute, attr_value_t val)
#line 1287 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 8350 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"
    read_only_attr _read_only_attr UNUSED = DOWNCAST(_attribute, read_only_attr, pseudo_attr.attribute);
    #line 1288 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 1288, 0);
}
#line 8355 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"
/* double_attr.init */
static void  _DML_TM_double_attr__init(test_t *_dev, init _init)
#line 1269 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 8360 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"
    double_attr _double_attr UNUSED = DOWNCAST(_init, double_attr, init);
    #line 1270 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 1270 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        *(VTABLE_SESSION(_dev, _double_attr, struct _double_attr, val, double *)) = VTABLE_PARAM(_double_attr, struct _double_attr, init_val);
        #line 1270 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    return;
    #line 1271 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 8371 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"
/* double_attr.get */
static attr_value_t _DML_TM_double_attr__get(test_t *_dev, attribute _attribute)
#line 1272 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 8376 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"
    double_attr _double_attr UNUSED = DOWNCAST(_attribute, double_attr, attribute);
    #line 1273 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return SIM_make_attr_floating(*(VTABLE_SESSION(_dev, _double_attr, struct _double_attr, val, double *)));
}
#line 8381 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"
/* double_attr.set */
static bool _DML_TM_double_attr__set(test_t *_dev, attribute _attribute, attr_value_t val)
#line 1275 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 8386 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"
    double_attr _double_attr UNUSED = DOWNCAST(_attribute, double_attr, attribute);
    #line 1276 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 1276 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        *(VTABLE_SESSION(_dev, _double_attr, struct _double_attr, val, double *)) = SIM_attr_floating(val);
        #line 1276 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    return 0;
    #line 1277 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 8397 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"
/* bool_attr.init */
static void  _DML_TM_bool_attr__init(test_t *_dev, init _init)
#line 1211 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 8402 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"
    bool_attr _bool_attr UNUSED = DOWNCAST(_init, bool_attr, init);
    #line 1212 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 1212 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        *(VTABLE_SESSION(_dev, _bool_attr, struct _bool_attr, val, bool *)) = VTABLE_PARAM(_bool_attr, struct _bool_attr, init_val);
        #line 1212 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    return;
    #line 1213 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 8413 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"
/* bool_attr.get */
static attr_value_t _DML_TM_bool_attr__get(test_t *_dev, attribute _attribute)
#line 1214 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 8418 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"
    bool_attr _bool_attr UNUSED = DOWNCAST(_attribute, bool_attr, attribute);
    #line 1215 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return SIM_make_attr_boolean(*(VTABLE_SESSION(_dev, _bool_attr, struct _bool_attr, val, bool *)));
}
#line 8423 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"
/* bool_attr.set */
static bool _DML_TM_bool_attr__set(test_t *_dev, attribute _attribute, attr_value_t val)
#line 1217 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 8428 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"
    bool_attr _bool_attr UNUSED = DOWNCAST(_attribute, bool_attr, attribute);
    #line 1218 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 1218 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        *(VTABLE_SESSION(_dev, _bool_attr, struct _bool_attr, val, bool *)) = SIM_attr_boolean(val);
        #line 1218 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    return 0;
    #line 1219 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 8439 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"
/* uint64_attr.init */
static void  _DML_TM_uint64_attr__init(test_t *_dev, init _init)
#line 1227 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 8444 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"
    uint64_attr _uint64_attr UNUSED = DOWNCAST(_init, uint64_attr, init);
    #line 1228 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 1228 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        *(VTABLE_SESSION(_dev, _uint64_attr, struct _uint64_attr, val, uint64 *)) = VTABLE_PARAM(_uint64_attr, struct _uint64_attr, init_val);
        #line 1228 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    return;
    #line 1229 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 8455 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"
/* uint64_attr.get */
static attr_value_t _DML_TM_uint64_attr__get(test_t *_dev, attribute _attribute)
#line 1230 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 8460 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"
    uint64_attr _uint64_attr UNUSED = DOWNCAST(_attribute, uint64_attr, attribute);
    #line 1231 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return SIM_make_attr_uint64(*(VTABLE_SESSION(_dev, _uint64_attr, struct _uint64_attr, val, uint64 *)));
}
#line 8465 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"
/* uint64_attr.set */
static bool _DML_TM_uint64_attr__set(test_t *_dev, attribute _attribute, attr_value_t val)
#line 1233 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 8470 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"
    uint64_attr _uint64_attr UNUSED = DOWNCAST(_attribute, uint64_attr, attribute);
    #line 1234 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    if (!SIM_attr_is_uint64(val))
    #line 1234 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 1236 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        SIM_c_attribute_error("negative integer value: %lld", SIM_attr_integer(val));
        return 1;
    }
    {
        #line 1239 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        *(VTABLE_SESSION(_dev, _uint64_attr, struct _uint64_attr, val, uint64 *)) = (uint64 )SIM_attr_integer(val);
        #line 1239 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    return 0;
    #line 1240 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 8488 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"
/* int64_attr.init */
static void  _DML_TM_int64_attr__init(test_t *_dev, init _init)
#line 1248 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 8493 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"
    int64_attr _int64_attr UNUSED = DOWNCAST(_init, int64_attr, init);
    #line 1249 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 1249 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        *(VTABLE_SESSION(_dev, _int64_attr, struct _int64_attr, val, int64 *)) = VTABLE_PARAM(_int64_attr, struct _int64_attr, init_val);
        #line 1249 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    return;
    #line 1250 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 8504 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"
/* int64_attr.get */
static attr_value_t _DML_TM_int64_attr__get(test_t *_dev, attribute _attribute)
#line 1251 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 8509 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"
    int64_attr _int64_attr UNUSED = DOWNCAST(_attribute, int64_attr, attribute);
    #line 1252 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return SIM_make_attr_int64(*(VTABLE_SESSION(_dev, _int64_attr, struct _int64_attr, val, int64 *)));
}
#line 8514 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"
/* int64_attr.set */
static bool _DML_TM_int64_attr__set(test_t *_dev, attribute _attribute, attr_value_t val)
#line 1254 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 8519 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"
    int64_attr _int64_attr UNUSED = DOWNCAST(_attribute, int64_attr, attribute);
    #line 1255 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    if (!SIM_attr_is_int64(val))
    #line 1255 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 1257 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        SIM_c_attribute_error("integer value too large: %llu", (uint64 )SIM_attr_integer(val));
        return 1;
    }
    {
        #line 1260 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        *(VTABLE_SESSION(_dev, _int64_attr, struct _int64_attr, val, int64 *)) = SIM_attr_integer(val);
        #line 1260 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    return 0;
    #line 1261 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 8537 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"
/* _custom_event._callback */
static void  _DML_TM__custom_event___callback(test_t *_dev, event _event, void  *data)
#line 4032 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 8542 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"
    _custom_event __custom_event UNUSED = DOWNCAST(_event, _custom_event, _event.event);
    #line 4032 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    CALL_TRAIT_METHOD(_custom_event, event, _dev, __custom_event, data);
    #line 4032 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return;
    #line 4032 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 8550 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"
/* _custom_event._describe_event */
static char *_DML_TM__custom_event___describe_event(test_t *_dev, event _event, void  *data)
#line 4033 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 8555 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"
    _custom_event __custom_event UNUSED = DOWNCAST(_event, _custom_event, _event.event);
    #line 4034 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return MM_STRDUP(!(VTABLE_PARAM(UPCAST(__custom_event, _custom_event, _event.event.shown_desc), struct _shown_desc, shown_desc) == NULL) ? VTABLE_PARAM(UPCAST(__custom_event, _custom_event, _event.event.shown_desc), struct _shown_desc, shown_desc) : (_DML_TM__qname___qname(_dev, UPCAST(__custom_event, _custom_event, _event.event.object._qname))));
}
#line 8560 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"
/* _custom_event._get_event_info */
static attr_value_t _DML_TM__custom_event___get_event_info(test_t *_dev, event _event, void  *data)
#line 4036 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 8565 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"
    _custom_event __custom_event UNUSED = DOWNCAST(_event, _custom_event, _event.event);
    #line 4037 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return CALL_TRAIT_METHOD(_custom_event, get_event_info, _dev, __custom_event, data);
}
#line 8570 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"
/* _custom_event._set_event_info */
static void  *_DML_TM__custom_event___set_event_info(test_t *_dev, event _event, attr_value_t info)
#line 4039 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 8575 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"
    _custom_event __custom_event UNUSED = DOWNCAST(_event, _custom_event, _event.event);
    #line 4040 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return CALL_TRAIT_METHOD(_custom_event, set_event_info, _dev, __custom_event, info);
}
#line 8580 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"
/* _custom_event._destroy */
static void  _DML_TM__custom_event___destroy(test_t *_dev, event _event, void  *data)
#line 4042 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 8585 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"
    _custom_event __custom_event UNUSED = DOWNCAST(_event, _custom_event, _event.event);
    #line 4042 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    CALL_TRAIT_METHOD(_custom_event, destroy, _dev, __custom_event, data);
    #line 4042 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return;
    #line 4042 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 8593 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"
/* _cycle_event._post */
static void  _DML_TM__cycle_event___post(test_t *_dev, _cycle_event __cycle_event, uint64 when, void  *data)
#line 3959 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    conf_object_t *v938_clk UNUSED  = SIM_object_clock(&_dev->obj);
    if (v938_clk == NULL)
    SIM_LOG_ERROR(&_dev->obj, 0LL, "The 'queue' attribute is not set, cannot post event");
    #line 3964 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    else
    SIM_event_post_cycle(v938_clk, *VTABLE_PARAM(UPCAST(__cycle_event, _cycle_event, _event.event), struct _event, _pevclass), &_dev->obj, (int64 )when, data);
    return;
    #line 3966 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 8607 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"
/* _cycle_event._next */
static uint64 _DML_TM__cycle_event___next(test_t *_dev, _cycle_event __cycle_event, void  *data)
#line 3967 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return (uint64 )SIM_event_find_next_cycle(&_dev->obj, *VTABLE_PARAM(UPCAST(__cycle_event, _cycle_event, _event.event), struct _event, _pevclass), &_dev->obj, DML_pointer_eq, data);
    #line 3970 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 8615 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"
/* custom_cycle_event.post */
static void  _DML_TM_custom_cycle_event__post(test_t *_dev, custom_cycle_event _custom_cycle_event, cycles_t when, void  *data)
#line 4071 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    _DML_TM__cycle_event___post(_dev, UPCAST(_custom_cycle_event, custom_cycle_event, _cycle_event), (uint64 )when, data);
    return;
    #line 4073 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 8624 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"
/* _time_event._post */
static void  _DML_TM__time_event___post(test_t *_dev, _time_event __time_event, double when, void  *data)
#line 3944 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    conf_object_t *v944_clk UNUSED  = SIM_object_clock(&_dev->obj);
    if (v944_clk == NULL)
    SIM_LOG_ERROR(&_dev->obj, 0LL, "The 'queue' attribute is not set, cannot post event");
    #line 3949 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    else
    SIM_event_post_time(v944_clk, *VTABLE_PARAM(UPCAST(__time_event, _time_event, _event.event), struct _event, _pevclass), &_dev->obj, when, data);
    return;
    #line 3951 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 8638 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"
/* _time_event._next */
static double _DML_TM__time_event___next(test_t *_dev, _time_event __time_event, void  *data)
#line 3952 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return SIM_event_find_next_time(&_dev->obj, *VTABLE_PARAM(UPCAST(__time_event, _time_event, _event.event), struct _event, _pevclass), &_dev->obj, DML_pointer_eq, data);
    #line 3955 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 8646 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"
/* custom_time_event.post */
static void  _DML_TM_custom_time_event__post(test_t *_dev, custom_time_event _custom_time_event, double when, void  *data)
#line 4065 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    _DML_TM__time_event___post(_dev, UPCAST(_custom_time_event, custom_time_event, _time_event), when, data);
    return;
    #line 4067 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 8655 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"
/* _uint64_event._callback */
static void  _DML_TM__uint64_event___callback(test_t *_dev, event _event, void  *user)
#line 4078 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 8660 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"
    _uint64_event __uint64_event UNUSED = DOWNCAST(_event, _uint64_event, _event.event);
    #line 4079 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    CALL_TRAIT_METHOD(_uint64_event, event, _dev, __uint64_event, (uint64 )((uintptr_t )((uint64 )user)));
    return;
    #line 4080 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 8667 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"
/* _uint64_event._describe_event */
static char *_DML_TM__uint64_event___describe_event(test_t *_dev, event _event, void  *data)
#line 4081 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 8672 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"
    _uint64_event __uint64_event UNUSED = DOWNCAST(_event, _uint64_event, _event.event);
    #line 4082 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return _DML_describe_uint64_event(!(VTABLE_PARAM(UPCAST(__uint64_event, _uint64_event, _event.event.shown_desc), struct _shown_desc, shown_desc) == NULL) ? VTABLE_PARAM(UPCAST(__uint64_event, _uint64_event, _event.event.shown_desc), struct _shown_desc, shown_desc) : (_DML_TM__qname___qname(_dev, UPCAST(__uint64_event, _uint64_event, _event.event.object._qname))), (uint64 )((uintptr_t )((uint64 )data)));
    #line 4084 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 8678 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"
/* _uint64_event._get_event_info */
static attr_value_t _DML_TM__uint64_event___get_event_info(test_t *_dev, event _event, void  *data)
#line 4085 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 8683 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"
    _uint64_event __uint64_event UNUSED = DOWNCAST(_event, _uint64_event, _event.event);
    #line 4086 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return SIM_make_attr_uint64((uint64 )((uintptr_t )((uint64 )data)));
}
#line 8688 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"
/* _uint64_event._set_event_info */
static void  *_DML_TM__uint64_event___set_event_info(test_t *_dev, event _event, attr_value_t info)
#line 4088 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 8693 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"
    _uint64_event __uint64_event UNUSED = DOWNCAST(_event, _uint64_event, _event.event);
    #line 4089 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    if (!SIM_attr_is_uint64(info))
    #line 4091 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    SIM_LOG_ERROR(&_dev->obj, 0LL, "negative integer in event info: %lld", (uint64 )SIM_attr_integer(info));
    #line 4093 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return _DML_TM__uint64_event___int_to_voidp(_dev, __uint64_event, (uint64 )SIM_attr_integer(info));
}
#line 8702 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"
/* _uint64_event._destroy */
static void  _DML_TM__uint64_event___destroy(test_t *_dev, event _event, void  *data)
#line 4095 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 8707 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"
    _uint64_event __uint64_event UNUSED = DOWNCAST(_event, _uint64_event, _event.event);
    #line 4095 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return;
    #line 4095 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 8713 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"
/* _uint64_event._int_to_voidp */
static void  *_DML_TM__uint64_event___int_to_voidp(test_t *_dev, _uint64_event __uint64_event, uint64 val)
#line 4097 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 4099 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 4099, (uint64 )sizeof(uintptr_t ) == (uint64 )sizeof(uint64 ));
    return (void  *)((uintptr_t )val);
}
#line 8722 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"
/* _uint64_event.posted */
static bool _DML_TM__uint64_event__posted(test_t *_dev, _uint64_event __uint64_event, uint64 data)
#line 4103 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return 0LL <= SIM_event_find_next_cycle(&_dev->obj, *VTABLE_PARAM(UPCAST(__uint64_event, _uint64_event, _event.event), struct _event, _pevclass), &_dev->obj, DML_pointer_eq, _DML_TM__uint64_event___int_to_voidp(_dev, __uint64_event, data));
    #line 4107 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 8730 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"
/* _uint64_event.remove */
static void  _DML_TM__uint64_event__remove(test_t *_dev, _uint64_event __uint64_event, uint64 data)
#line 4109 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 4111 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    SIM_event_cancel_time(&_dev->obj, *VTABLE_PARAM(UPCAST(__uint64_event, _uint64_event, _event.event), struct _event, _pevclass), &_dev->obj, DML_pointer_eq, _DML_TM__uint64_event___int_to_voidp(_dev, __uint64_event, data));
    return;
    #line 4112 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 8740 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"
/* uint64_cycle_event.post */
static void  _DML_TM_uint64_cycle_event__post(test_t *_dev, uint64_cycle_event _uint64_cycle_event, cycles_t when, uint64 data)
#line 4127 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    _DML_TM__cycle_event___post(_dev, UPCAST(_uint64_cycle_event, uint64_cycle_event, _cycle_event), (uint64 )when, _DML_TM__uint64_event___int_to_voidp(_dev, UPCAST(_uint64_cycle_event, uint64_cycle_event, _uint64_event), data));
    return;
    #line 4129 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 8749 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"
/* uint64_cycle_event.next */
static cycles_t _DML_TM_uint64_cycle_event__next(test_t *_dev, uint64_cycle_event _uint64_cycle_event, uint64 data)
#line 4130 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return (cycles_t )(_DML_TM__cycle_event___next(_dev, UPCAST(_uint64_cycle_event, uint64_cycle_event, _cycle_event), _DML_TM__uint64_event___int_to_voidp(_dev, UPCAST(_uint64_cycle_event, uint64_cycle_event, _uint64_event), data)));
}
#line 8756 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"
/* uint64_time_event.post */
static void  _DML_TM_uint64_time_event__post(test_t *_dev, uint64_time_event _uint64_time_event, double when, uint64 data)
#line 4118 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    _DML_TM__time_event___post(_dev, UPCAST(_uint64_time_event, uint64_time_event, _time_event), when, _DML_TM__uint64_event___int_to_voidp(_dev, UPCAST(_uint64_time_event, uint64_time_event, _uint64_event), data));
    return;
    #line 4120 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 8765 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"
/* uint64_time_event.next */
static double _DML_TM_uint64_time_event__next(test_t *_dev, uint64_time_event _uint64_time_event, uint64 data)
#line 4121 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return _DML_TM__time_event___next(_dev, UPCAST(_uint64_time_event, uint64_time_event, _time_event), _DML_TM__uint64_event___int_to_voidp(_dev, UPCAST(_uint64_time_event, uint64_time_event, _uint64_event), data));
}
#line 8772 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"
/* _simple_event._describe_event */
static char *_DML_TM__simple_event___describe_event(test_t *_dev, event _event, void  *data)
#line 3978 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 8777 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"
    _simple_event __simple_event UNUSED = DOWNCAST(_event, _simple_event, _event.event);
    #line 3979 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return MM_STRDUP(!(VTABLE_PARAM(UPCAST(__simple_event, _simple_event, _event.event.shown_desc), struct _shown_desc, shown_desc) == NULL) ? VTABLE_PARAM(UPCAST(__simple_event, _simple_event, _event.event.shown_desc), struct _shown_desc, shown_desc) : (_DML_TM__qname___qname(_dev, UPCAST(__simple_event, _simple_event, _event.event.object._qname))));
}
#line 8782 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"
/* _simple_event._get_event_info */
static attr_value_t _DML_TM__simple_event___get_event_info(test_t *_dev, event _event, void  *data)
#line 3981 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 8787 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"
    _simple_event __simple_event UNUSED = DOWNCAST(_event, _simple_event, _event.event);
    #line 3982 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    if (!(data == NULL))
    #line 3984 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    SIM_LOG_ERROR(&_dev->obj, 0LL, "%s: non-NULL event data", _DML_TM__qname___qname(_dev, UPCAST(__simple_event, _simple_event, _event.event.object._qname)));
    #line 3986 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return SIM_make_attr_nil();
}
#line 8796 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"
/* _simple_event._set_event_info */
static void  *_DML_TM__simple_event___set_event_info(test_t *_dev, event _event, attr_value_t info)
#line 3988 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 8801 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"
    _simple_event __simple_event UNUSED = DOWNCAST(_event, _simple_event, _event.event);
    #line 3989 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    if (!SIM_attr_is_nil(info))
    SIM_LOG_ERROR(&_dev->obj, 0LL, "%s: strange event info", _DML_TM__qname___qname(_dev, UPCAST(__simple_event, _simple_event, _event.event.object._qname)));
    #line 3992 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return NULL;
}
#line 8809 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"
/* _simple_event._callback */
static void  _DML_TM__simple_event___callback(test_t *_dev, event _event, void  *data)
#line 3994 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 8814 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"
    _simple_event __simple_event UNUSED = DOWNCAST(_event, _simple_event, _event.event);
    #line 3994 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    CALL_TRAIT_METHOD0(_simple_event, event, _dev, __simple_event);
    #line 3994 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return;
    #line 3994 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 8822 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"
/* _simple_event._destroy */
static void  _DML_TM__simple_event___destroy(test_t *_dev, event _event, void  *data)
#line 3995 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 8827 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"
    _simple_event __simple_event UNUSED = DOWNCAST(_event, _simple_event, _event.event);
    #line 3995 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return;
    #line 3995 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 8833 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"
/* _simple_event.posted */
static bool _DML_TM__simple_event__posted(test_t *_dev, _simple_event __simple_event)
#line 3997 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return 0LL <= SIM_event_find_next_cycle(&_dev->obj, *VTABLE_PARAM(UPCAST(__simple_event, _simple_event, _event.event), struct _event, _pevclass), &_dev->obj, DML_pointer_eq, NULL);
    #line 4000 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 8841 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"
/* _simple_event.remove */
static void  _DML_TM__simple_event__remove(test_t *_dev, _simple_event __simple_event)
#line 4002 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 4004 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    SIM_event_cancel_time(&_dev->obj, *VTABLE_PARAM(UPCAST(__simple_event, _simple_event, _event.event), struct _event, _pevclass), &_dev->obj, DML_pointer_eq, NULL);
    return;
    #line 4005 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 8851 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"
/* simple_cycle_event.post */
static void  _DML_TM_simple_cycle_event__post(test_t *_dev, simple_cycle_event _simple_cycle_event, cycles_t when)
#line 4018 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    _DML_TM__cycle_event___post(_dev, UPCAST(_simple_cycle_event, simple_cycle_event, _cycle_event), (uint64 )when, NULL);
    return;
    #line 4020 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 8860 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"
/* simple_cycle_event.next */
static cycles_t _DML_TM_simple_cycle_event__next(test_t *_dev, simple_cycle_event _simple_cycle_event)
#line 4021 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return (cycles_t )(_DML_TM__cycle_event___next(_dev, UPCAST(_simple_cycle_event, simple_cycle_event, _cycle_event), NULL));
}
#line 8867 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"
/* simple_time_event.post */
static void  _DML_TM_simple_time_event__post(test_t *_dev, simple_time_event _simple_time_event, double when)
#line 4009 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    _DML_TM__time_event___post(_dev, UPCAST(_simple_time_event, simple_time_event, _time_event), when, NULL);
    return;
    #line 4011 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 8876 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"
/* simple_time_event.next */
static double _DML_TM_simple_time_event__next(test_t *_dev, simple_time_event _simple_time_event)
#line 4012 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return _DML_TM__time_event___next(_dev, UPCAST(_simple_time_event, simple_time_event, _time_event), NULL);
}
#line 8883 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"
/* miss_pattern_bank.unmapped_read */
static bool _DML_TM_miss_pattern_bank__unmapped_read(test_t *_dev, bank _bank, uint64 offset, uint64 bits, void  *aux, uint64 *_out0)
#line 1201 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
{
    #line 8888 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"
    miss_pattern_bank _miss_pattern_bank UNUSED = DOWNCAST(_bank, miss_pattern_bank, bank);
    #line 1201 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
    {
        uint64 v1004_tmp0 UNUSED ;
        #line 1202 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
        {
            #line 1202 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
            uint64 v1005__ret__out0 UNUSED  = 0LL;
            #line 1202 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
            if (CALL_TRAIT_METHOD(bank, unmapped_get, _dev, UPCAST(_miss_pattern_bank, miss_pattern_bank, bank), offset, bits, &v1005__ret__out0))
            #line 1202 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
            return 1;
            #line 1202 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
            v1004_tmp0 = v1005__ret__out0;
            #line 8903 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"
        }
        #line 1202 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
        *_out0 = v1004_tmp0;
        #line 1202 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
        return 0;
        #line 8909 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"
    }
    #line 1203 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
}
#line 8913 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"
/* miss_pattern_bank.unmapped_get */
static bool _DML_TM_miss_pattern_bank__unmapped_get(test_t *_dev, bank _bank, uint64 offset, uint64 bits, uint64 *_out0)
#line 1205 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
{
    #line 8918 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"
    miss_pattern_bank _miss_pattern_bank UNUSED = DOWNCAST(_bank, miss_pattern_bank, bank);
    #line 1206 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
    *_out0 = (uint64 )VTABLE_PARAM(_miss_pattern_bank, struct _miss_pattern_bank, miss_pattern) * 0x101010101010101ULL;
    #line 1206 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
    return 0;
}
#line 8925 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"
/* miss_pattern_bank.unmapped_write */
static bool _DML_TM_miss_pattern_bank__unmapped_write(test_t *_dev, bank _bank, uint64 offset, uint64 value, uint64 bits, void  *aux)
#line 1209 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
{
    #line 8930 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"
    miss_pattern_bank _miss_pattern_bank UNUSED = DOWNCAST(_bank, miss_pattern_bank, bank);
    #line 1210 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
    return 0;
    #line 1210 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
}
#line 8936 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"
/* field.get_val */
static uint64 _DML_TM_field__get_val(test_t *_dev, get_val _get_val)
#line 3332 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 8941 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"
    field _field UNUSED = DOWNCAST(_get_val, field, _get.get_val);
    #line 3333 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return (DML_shru(*(VTABLE_SESSION(_dev, VTABLE_PARAM(_field, struct _field, reg), struct __register, val, uint64 *)), (uint64 )VTABLE_PARAM(UPCAST(_field, field, _lsb), struct __lsb, lsb))) & ((uint64 )(DML_shl(1LL, (int64 )(((((uint64 )VTABLE_PARAM(UPCAST(_field, field, _lsb), struct __lsb, lsb) + (uint64 )VTABLE_PARAM(UPCAST(_field, field, _bitsize), struct __bitsize, bitsize)) - 1ULL) - (uint64 )VTABLE_PARAM(UPCAST(_field, field, _lsb), struct __lsb, lsb)) + 1ULL), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 3333)) - 1ULL);
}
#line 8946 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"
/* field.set_val */
static void  _DML_TM_field__set_val(test_t *_dev, set_val _set_val, uint64 val)
#line 3336 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 8951 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"
    field _field UNUSED = DOWNCAST(_set_val, field, _set.set_val);
    #line 3337 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 3337 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        *(VTABLE_SESSION(_dev, VTABLE_PARAM(_field, struct _field, reg), struct __register, val, uint64 *)) = DML_combine_bits(*(VTABLE_SESSION(_dev, VTABLE_PARAM(_field, struct _field, reg), struct __register, val, uint64 *)), DML_shlu(val, (uint64 )VTABLE_PARAM(UPCAST(_field, field, _lsb), struct __lsb, lsb)), (uint64 )(DML_shl((int64 )((uint64 )(DML_shl(1LL, (int64 )(((((uint64 )VTABLE_PARAM(UPCAST(_field, field, _lsb), struct __lsb, lsb) + (uint64 )VTABLE_PARAM(UPCAST(_field, field, _bitsize), struct __bitsize, bitsize)) - 1ULL) - (uint64 )VTABLE_PARAM(UPCAST(_field, field, _lsb), struct __lsb, lsb)) + 1ULL), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 3337)) - 1ULL), (int64 )VTABLE_PARAM(UPCAST(_field, field, _lsb), struct __lsb, lsb), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 3337)));
        #line 3337 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    return;
    #line 3338 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 8962 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"
/* field._default_get */
static uint64 _DML_TM_field___default_get(test_t *_dev, get_val _get_val)
#line 3340 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 8967 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"
    field _field UNUSED = DOWNCAST(_get_val, field, _get.get_val);
    #line 3341 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return _DML_TM_field__get_val(_dev, UPCAST(_field, field, _get.get_val));
}
#line 8972 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"
/* field._default_set */
static void  _DML_TM_field___default_set(test_t *_dev, set_val _set_val, uint64 value)
#line 3343 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 8977 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"
    field _field UNUSED = DOWNCAST(_set_val, field, _set.set_val);
    #line 3344 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    _DML_TM_field__set_val(_dev, UPCAST(_field, field, _set.set_val), value);
    return;
    #line 3345 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 8984 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"
/* field._default_init */
static void  _DML_TM_field___default_init(test_t *_dev, init_val _init_val)
#line 3347 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 8989 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"
    field _field UNUSED = DOWNCAST(_init_val, field, init_val);
    #line 3348 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    _DML_TM_field__set_val(_dev, UPCAST(_field, field, _set.set_val), VTABLE_PARAM(UPCAST(_field, field, init_val), struct _init_val, init_val));
    return;
    #line 3349 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 8996 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"
/* write.write_field */
static void  _DML_TM_write__write_field(test_t *_dev, write_field _write_field, uint64 val, uint64 enabled_bits, void  *aux)
#line 3685 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 9001 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"
    __write ___write UNUSED = DOWNCAST(_write_field, __write, write_field);
    #line 3686 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    if (!((enabled_bits) == 0LL))
    #line 3686 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        uint64 v1024_patched UNUSED  = (CALL_TRAIT_METHOD0(_get, get, _dev, UPCAST(___write, __write, _get))) & (~(enabled_bits));
        CALL_TRAIT_METHOD(__write, write, _dev, ___write, (v1024_patched) | ((val) & (enabled_bits)));
    }
    return;
    #line 3690 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 9013 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"
/* write.write */
static void  _DML_TM_write__write(test_t *_dev, __write ___write, uint64 val)
#line 3692 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    CALL_TRAIT_METHOD(_set, set, _dev, UPCAST(___write, __write, _set), val);
    return;
    #line 3694 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 9022 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"
/* read.read_field */
static uint64 _DML_TM_read__read_field(test_t *_dev, read_field _read_field, uint64 enabled_bits, void  *aux)
#line 3654 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 9027 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"
    __read ___read UNUSED = DOWNCAST(_read_field, __read, read_field);
    #line 3655 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return (enabled_bits) == 0LL ? 0ULL : (CALL_TRAIT_METHOD0(__read, read, _dev, ___read)) & (enabled_bits);
}
#line 9032 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"
/* read.read */
static uint64 _DML_TM_read__read(test_t *_dev, __read ___read)
#line 3658 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return CALL_TRAIT_METHOD0(_get, get, _dev, UPCAST(___read, __read, _get));
}
#line 9039 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"
/* soft_reset_val.soft_reset */
static void  _DML_TM_soft_reset_val__soft_reset(test_t *_dev, _soft_reset __soft_reset)
#line 365 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
{
    #line 9044 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"
    soft_reset_val _soft_reset_val UNUSED = DOWNCAST(__soft_reset, soft_reset_val, _soft_reset);
    #line 366 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
    _DML_TM_soft_reset__soft_reset_subobjs(_dev, UPCAST(_soft_reset_val, soft_reset_val, _soft_reset));
    CALL_TRAIT_METHOD(set_val, set_val, _dev, UPCAST(_soft_reset_val, soft_reset_val, set_val), VTABLE_PARAM(_soft_reset_val, struct _soft_reset_val, soft_reset_val));
    return;
    #line 368 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
}
#line 9052 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"
/* read_only.write_field */
static void  _DML_TM_read_only__write_field(test_t *_dev, write_field _write_field, uint64 val, uint64 enabled_bits, void  *aux)
#line 435 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
{
    #line 9057 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"
    read_only _read_only UNUSED = DOWNCAST(_write_field, read_only, write_field);
    #line 436 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
    if (VTABLE_PARAM(UPCAST(_read_only, read_only, _reg_or_field), struct __reg_or_field, is_register) || !(((val) & (enabled_bits)) == ((CALL_TRAIT_METHOD0(get_val, get_val, _dev, UPCAST(_read_only, read_only, get_val))) & (enabled_bits))))
    #line 438 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
    {
        #line 438 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
        uint64 _calculated_level = _select_log_level(&(_dev->_subsequent_log_ht), _identity_to_key((_read_only).id), 1ULL, 1ULL, 2ULL);
        #line 438 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
        SIM_LOG_SPEC_VIOLATION(_calculated_level, &_dev->obj, _dml_loggroup_Register_Write, "Write to read-only %s %s (value written = %#llx, contents = %#llx).", VTABLE_PARAM(UPCAST(_read_only, read_only, _reg_or_field), struct __reg_or_field, is_register) ? "register" : "field", _DML_TM__qname___qname(_dev, UPCAST(_read_only, read_only, _qname)), val, CALL_TRAIT_METHOD0(get_val, get_val, _dev, UPCAST(_read_only, read_only, get_val)));
        #line 9067 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"
    }
    #line 444 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
    return;
    #line 444 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
}
#line 9073 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"
/* _reg_write_as_field.write_register */
static void  _DML_TM__reg_write_as_field__write_register(test_t *_dev, write_register _write_register, uint64 val, uint64 enabled_bytes, void  *aux)
#line 3619 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 9078 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"
    _reg_write_as_field __reg_write_as_field UNUSED = DOWNCAST(_write_register, _reg_write_as_field, _register.write_register);
    #line 3620 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    if (!((enabled_bytes) == 0LL))
    CALL_TRAIT_METHOD(write_field, write_field, _dev, UPCAST(__reg_write_as_field, _reg_write_as_field, write_field), (val) & (enabled_bytes), enabled_bytes, aux);
    #line 3623 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return;
    #line 3623 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 9087 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"
/* _reg_read_as_field.read_register */
static uint64 _DML_TM__reg_read_as_field__read_register(test_t *_dev, read_register _read_register, uint64 enabled_bytes, void  *aux)
#line 3610 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 9092 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"
    _reg_read_as_field __reg_read_as_field UNUSED = DOWNCAST(_read_register, _reg_read_as_field, _register.read_register);
    #line 3611 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return (enabled_bytes) == 0LL ? 0ULL : (CALL_TRAIT_METHOD(read_field, read_field, _dev, UPCAST(__reg_read_as_field, _reg_read_as_field, read_field), enabled_bytes, aux)) & (enabled_bytes);
    #line 3613 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 9098 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"
/* nothrowing.nothrow_shared_default */
static void  _DML_TM_nothrowing__nothrow_shared_default(test_t *_dev, nothrowing _nothrowing)
#line 12 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\dml14.dml"
{
    #line 12 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\dml14.dml"
    return;
    #line 12 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\dml14.dml"
}
#line 9107 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"
/* t.traitmethod */
static int _DML_TM_t__traitmethod(test_t *_dev, t _t, int *_out1)
#line 105 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\dml14.dml"
{
    *_out1 = (int32 )8LL;
    #line 106 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\dml14.dml"
    return (int32 )7LL;
}
#line 9116 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"
/* name_shared.test_name */
static char const *_DML_TM_name_shared__test_name(test_t *_dev, name_shared _name_shared)
#line 370 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\dml14.dml"
{
    return VTABLE_PARAM(UPCAST(_name_shared, name_shared, name), struct _name, name);
}
#line 9123 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"
/* shown_desc_shared.test_shown_desc */
static char const *_DML_TM_shown_desc_shared__test_shown_desc(test_t *_dev, shown_desc_shared _shown_desc_shared)
#line 376 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\dml14.dml"
{
    return VTABLE_PARAM(UPCAST(_shown_desc_shared, shown_desc_shared, shown_desc), struct _shown_desc, shown_desc);
}
#line 9130 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"
/* miss_pattern_shared.test_miss_pattern */
static uint8 _DML_TM_miss_pattern_shared__test_miss_pattern(test_t *_dev, miss_pattern_shared _miss_pattern_shared)
#line 382 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\dml14.dml"
{
    return VTABLE_PARAM(UPCAST(_miss_pattern_shared, miss_pattern_shared, miss_pattern_bank), struct _miss_pattern_bank, miss_pattern);
}
#line 9137 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"
/* function_shared.test_function */
static int _DML_TM_function_shared__test_function(test_t *_dev, function_shared _function_shared)
#line 388 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\dml14.dml"
{
    return VTABLE_PARAM(UPCAST(_function_shared, function_shared, function_mapped_bank), struct _function_mapped_bank, function);
}
#line 9144 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"
/* power_on_reset.power_on_reset */
static void  _DML_TM_power_on_reset__power_on_reset(test_t *_dev, power_on_reset _power_on_reset)
#line 180 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
{
    CALL_TRAIT_METHOD0(power_on_reset, _default_power_on_reset, _dev, _power_on_reset);
    return;
    #line 182 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
}
#line 9153 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"
/* power_on_reset._default_power_on_reset */
static void  _DML_TM_power_on_reset___default_power_on_reset(test_t *_dev, power_on_reset _power_on_reset)
#line 183 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
{
    _DML_TM_power_on_reset__power_on_reset_subobjs(_dev, _power_on_reset);
    return;
    #line 185 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
}
#line 9162 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"
/* power_on_reset.power_on_reset_subobjs */
static void  _DML_TM_power_on_reset__power_on_reset_subobjs(test_t *_dev, power_on_reset _power_on_reset)
#line 186 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
{
    {
        #line 187 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
        _each_in_t __each_in_expr = _vtable_sequence_param(_power_on_reset, offsetof(struct _power_on_reset, _each_power_on_reset));
        #line 187 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
        for (uint32 _outer_idx = 0; _outer_idx < __each_in_expr.num; ++_outer_idx) {
            #line 187 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
            _vtable_list_t _list = _each__power_on_reset[__each_in_expr.base_idx + _outer_idx];
            #line 187 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
            uint32 _num = _list.num / __each_in_expr.array_size;
            #line 187 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
            uint32 _start = _num * __each_in_expr.array_idx;
            #line 187 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
            for (uint32 _inner_idx = _start; _inner_idx < _start + _num; ++_inner_idx)
            #line 187 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
            {
                #line 187 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
                power_on_reset v1060_obj UNUSED  = {_list.vtable, {_list.id, _inner_idx}};
                CALL_TRAIT_METHOD0(power_on_reset, power_on_reset, _dev, v1060_obj);
                #line 9185 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"
            }
            #line 187 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
        }
        #line 187 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
    }
    #line 189 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
    return;
    #line 189 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
}
#line 9195 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"
/* _init_val_power_on_reset._default_power_on_reset */
static void  _DML_TM__init_val_power_on_reset___default_power_on_reset(test_t *_dev, power_on_reset _power_on_reset)
#line 193 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
{
    #line 9200 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"
    _init_val_power_on_reset __init_val_power_on_reset UNUSED = DOWNCAST(_power_on_reset, _init_val_power_on_reset, power_on_reset);
    #line 194 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
    _DML_TM_power_on_reset__power_on_reset_subobjs(_dev, UPCAST(__init_val_power_on_reset, _init_val_power_on_reset, power_on_reset));
    CALL_TRAIT_METHOD0(init, init, _dev, UPCAST(__init_val_power_on_reset, _init_val_power_on_reset, init_val.init));
    return;
    #line 196 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
}
#line 9208 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"
/* write_only.read_field */
static uint64 _DML_TM_write_only__read_field(test_t *_dev, read_field _read_field, uint64 enabled_bits, void  *aux)
#line 468 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
{
    #line 9213 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"
    write_only _write_only UNUSED = DOWNCAST(_read_field, write_only, read_field);
    #line 469 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
    {
        #line 469 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
        uint64 _calculated_level = _select_log_level(&(_dev->_subsequent_log_ht), _identity_to_key((_write_only).id), 2ULL, 1ULL, 2ULL);
        #line 469 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
        SIM_LOG_SPEC_VIOLATION(_calculated_level, &_dev->obj, _dml_loggroup_Register_Read, "Read from write-only register %s (returning 0).", _DML_TM__qname___qname(_dev, UPCAST(_write_only, write_only, _qname)));
        #line 9221 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"
    }
    #line 471 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
    return 0ULL;
}
#line 9226 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"
/* _simple_write._simple_write */
static void  _DML_TM__simple_write___simple_write(test_t *_dev, _simple_write __simple_write, uint64 value, uint64 enabled_bits)
#line 891 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
{
    uint64 v1066_patched UNUSED  = (CALL_TRAIT_METHOD0(get_val, get_val, _dev, UPCAST(__simple_write, _simple_write, get_val))) & (~(enabled_bits));
    CALL_TRAIT_METHOD(set_val, set_val, _dev, UPCAST(__simple_write, _simple_write, set_val), (v1066_patched) | ((value) & (enabled_bits)));
    return;
    #line 894 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
}
#line 9236 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"
/* write_1_clears.write_field */
static void  _DML_TM_write_1_clears__write_field(test_t *_dev, write_field _write_field, uint64 value, uint64 enabled_bits, void  *aux)
#line 491 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
{
    #line 9241 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"
    write_1_clears _write_1_clears UNUSED = DOWNCAST(_write_field, write_1_clears, write_field);
    #line 492 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
    _DML_TM__simple_write___simple_write(_dev, UPCAST(_write_1_clears, write_1_clears, _simple_write), ~(value), (enabled_bits) & (value));
    return;
    #line 493 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
}
#line 9248 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"
/* clear_on_read.read_field */
static uint64 _DML_TM_clear_on_read__read_field(test_t *_dev, read_field _read_field, uint64 enabled_bits, void  *aux)
#line 509 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
{
    #line 9253 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"
    clear_on_read _clear_on_read UNUSED = DOWNCAST(_read_field, clear_on_read, read_field);
    #line 509 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
    {
        uint64 v1070_value UNUSED  = CALL_TRAIT_METHOD0(get_val, get_val, _dev, UPCAST(_clear_on_read, clear_on_read, get_val));
        CALL_TRAIT_METHOD(set_val, set_val, _dev, UPCAST(_clear_on_read, clear_on_read, set_val), 0ULL);
        return (v1070_value) & (enabled_bits);
        #line 9260 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"
    }
    #line 513 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
}
#line 9264 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"
/* write_1_only.write_field */
static void  _DML_TM_write_1_only__write_field(test_t *_dev, write_field _write_field, uint64 value, uint64 enabled_bits, void  *aux)
#line 534 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
{
    #line 9269 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"
    write_1_only _write_1_only UNUSED = DOWNCAST(_write_field, write_1_only, write_field);
    #line 535 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
    _DML_TM__simple_write___simple_write(_dev, UPCAST(_write_1_only, write_1_only, _simple_write), (CALL_TRAIT_METHOD0(get_val, get_val, _dev, UPCAST(_write_1_only, write_1_only, _simple_write.get_val))) | (value), enabled_bits);
    return;
    #line 536 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
}
#line 9276 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"
/* write_0_only.write_field */
static void  _DML_TM_write_0_only__write_field(test_t *_dev, write_field _write_field, uint64 value, uint64 enabled_bits, void  *aux)
#line 557 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
{
    #line 9281 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"
    write_0_only _write_0_only UNUSED = DOWNCAST(_write_field, write_0_only, write_field);
    #line 558 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
    _DML_TM__simple_write___simple_write(_dev, UPCAST(_write_0_only, write_0_only, _simple_write), (CALL_TRAIT_METHOD0(get_val, get_val, _dev, UPCAST(_write_0_only, write_0_only, _simple_write.get_val))) & (value), enabled_bits);
    return;
    #line 559 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
}
#line 9288 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"
/* no_reset.power_on_reset */
static void  _DML_TM_no_reset__power_on_reset(test_t *_dev, power_on_reset _power_on_reset)
#line 1054 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
{
    #line 9293 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"
    no_reset _no_reset UNUSED = DOWNCAST(_power_on_reset, no_reset, power_on_reset);
    #line 1054 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
    return;
    #line 1054 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
}
#line 9299 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"
/* no_reset.hard_reset */
static void  _DML_TM_no_reset__hard_reset(test_t *_dev, _hard_reset __hard_reset)
#line 1055 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
{
    #line 9304 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"
    no_reset _no_reset UNUSED = DOWNCAST(__hard_reset, no_reset, _hard_reset);
    #line 1055 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
    return;
    #line 1055 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
}
#line 9310 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"
/* no_reset.soft_reset */
static void  _DML_TM_no_reset__soft_reset(test_t *_dev, _soft_reset __soft_reset)
#line 1056 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
{
    #line 9315 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"
    no_reset _no_reset UNUSED = DOWNCAST(__soft_reset, no_reset, _soft_reset);
    #line 1056 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
    return;
    #line 1056 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
}
#line 9321 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"
/* constant.write_field */
static void  _DML_TM_constant__write_field(test_t *_dev, write_field _write_field, uint64 val, uint64 enabled_bits, void  *aux)
#line 643 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
{
    #line 9326 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"
    constant _constant UNUSED = DOWNCAST(_write_field, constant, write_field);
    #line 644 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
    if (VTABLE_PARAM(UPCAST(_constant, constant, _reg_or_field), struct __reg_or_field, is_register) || !(((val) & (enabled_bits)) == ((CALL_TRAIT_METHOD0(get_val, get_val, _dev, UPCAST(_constant, constant, get_val))) & (enabled_bits))))
    #line 646 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
    {
        #line 646 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
        uint64 _calculated_level = _select_log_level(&(_dev->_subsequent_log_ht), _identity_to_key((_constant).id), 3ULL, 1ULL, 2ULL);
        #line 646 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
        SIM_LOG_SPEC_VIOLATION(_calculated_level, &_dev->obj, _dml_loggroup_Register_Write, "Write to constant %s %s (value written = %#llx, contents = %#llx).", VTABLE_PARAM(UPCAST(_constant, constant, _reg_or_field), struct __reg_or_field, is_register) ? "register" : "field", _DML_TM__qname___qname(_dev, UPCAST(_constant, constant, _qname)), val, CALL_TRAIT_METHOD0(get_val, get_val, _dev, UPCAST(_constant, constant, get_val)));
        #line 9336 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"
    }
    #line 652 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
    return;
    #line 652 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
}
#line 9342 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"
/* reserved.write_field */
static void  _DML_TM_reserved__write_field(test_t *_dev, write_field _write_field, uint64 val, uint64 enabled_bits, void  *aux)
#line 762 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
{
    #line 9347 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"
    reserved _reserved UNUSED = DOWNCAST(_write_field, reserved, write_field);
    #line 763 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
    if (!(*(VTABLE_SESSION(_dev, _reserved, struct _reserved, _has_logged, bool *))) && (VTABLE_PARAM(UPCAST(_reserved, reserved, _reg_or_field), struct __reg_or_field, is_register) || !(((val) & (enabled_bits)) == ((CALL_TRAIT_METHOD0(get_val, get_val, _dev, UPCAST(_reserved, reserved, _simple_write.get_val))) & (enabled_bits)))))
    {
        SIM_LOG_SPEC_VIOLATION(2LL, &_dev->obj, _dml_loggroup_Register_Write, "Write to reserved %s %s (value written = %#llx, contents = %#llx), will not warn again.", VTABLE_PARAM(UPCAST(_reserved, reserved, _reg_or_field), struct __reg_or_field, is_register) ? "register" : "field", _DML_TM__qname___qname(_dev, UPCAST(_reserved, reserved, _qname)), val, CALL_TRAIT_METHOD0(get_val, get_val, _dev, UPCAST(_reserved, reserved, _simple_write.get_val)));
        #line 770 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
        {
            #line 770 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
            *(VTABLE_SESSION(_dev, _reserved, struct _reserved, _has_logged, bool *)) = 1;
            #line 770 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
        }
    }
    _DML_TM__simple_write___simple_write(_dev, UPCAST(_reserved, reserved, _simple_write), val, enabled_bits);
    return;
    #line 773 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
}
#line 9364 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"
/* _log_unimpl_read.read_field */
static uint64 _DML_TM__log_unimpl_read__read_field(test_t *_dev, read_field _read_field, uint64 enabled_bits, void  *aux)
#line 777 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
{
    #line 9369 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"
    _log_unimpl_read __log_unimpl_read UNUSED = DOWNCAST(_read_field, _log_unimpl_read, read_field);
    #line 778 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
    if (VTABLE_PARAM(UPCAST(__log_unimpl_read, _log_unimpl_read, _reg_or_field), struct __reg_or_field, is_register))
    {
        #line 779 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
        uint64 _calculated_level = _select_log_level(&(_dev->_subsequent_log_ht), _identity_to_key((__log_unimpl_read).id), 4ULL, 1ULL, 3ULL);
        #line 779 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
        SIM_LOG_UNIMPLEMENTED(_calculated_level, &_dev->obj, _dml_loggroup_Register_Read, "Read from unimplemented register %s (contents = %#llx).", _DML_TM__qname___qname(_dev, UPCAST(__log_unimpl_read, _log_unimpl_read, _qname)), CALL_TRAIT_METHOD0(get_val, get_val, _dev, UPCAST(__log_unimpl_read, _log_unimpl_read, get_val)));
        #line 9378 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"
    }
    #line 783 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
    return (CALL_TRAIT_METHOD0(get_val, get_val, _dev, UPCAST(__log_unimpl_read, _log_unimpl_read, get_val))) & (enabled_bits);
}
#line 9383 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"
/* _log_unimpl_write.write_field */
static void  _DML_TM__log_unimpl_write__write_field(test_t *_dev, write_field _write_field, uint64 val, uint64 enabled_bits, void  *aux)
#line 788 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
{
    #line 9388 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"
    _log_unimpl_write __log_unimpl_write UNUSED = DOWNCAST(_write_field, _log_unimpl_write, write_field);
    #line 789 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
    if (VTABLE_PARAM(UPCAST(__log_unimpl_write, _log_unimpl_write, _reg_or_field), struct __reg_or_field, is_register) || !(((val) & (enabled_bits)) == ((CALL_TRAIT_METHOD0(get_val, get_val, _dev, UPCAST(__log_unimpl_write, _log_unimpl_write, _simple_write.get_val))) & (enabled_bits))))
    #line 791 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
    {
        #line 791 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
        uint64 _calculated_level = _select_log_level(&(_dev->_subsequent_log_ht), _identity_to_key((__log_unimpl_write).id), 5ULL, 1ULL, 3ULL);
        #line 791 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
        SIM_LOG_UNIMPLEMENTED(_calculated_level, &_dev->obj, _dml_loggroup_Register_Write, "Write to unimplemented %s %s (value written = %#llx, contents = %#llx).", VTABLE_PARAM(UPCAST(__log_unimpl_write, _log_unimpl_write, _reg_or_field), struct __reg_or_field, is_register) ? "register" : "field", _DML_TM__qname___qname(_dev, UPCAST(__log_unimpl_write, _log_unimpl_write, _qname)), val, CALL_TRAIT_METHOD0(get_val, get_val, _dev, UPCAST(__log_unimpl_write, _log_unimpl_write, _simple_write.get_val)));
        #line 9398 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"
    }
    #line 796 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
    _DML_TM__simple_write___simple_write(_dev, UPCAST(__log_unimpl_write, _log_unimpl_write, _simple_write), val, enabled_bits);
    return;
    #line 797 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
}
#line 9405 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"
/* silent_unimpl.write_field */
static void  _DML_TM_silent_unimpl__write_field(test_t *_dev, write_field _write_field, uint64 val, uint64 enabled_bits, void  *aux)
#line 926 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
{
    #line 9410 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"
    silent_unimpl _silent_unimpl UNUSED = DOWNCAST(_write_field, silent_unimpl, write_field);
    #line 927 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
    if (VTABLE_PARAM(UPCAST(_silent_unimpl, silent_unimpl, _reg_or_field), struct __reg_or_field, is_register) || !(((val) & (enabled_bits)) == ((CALL_TRAIT_METHOD0(get_val, get_val, _dev, UPCAST(_silent_unimpl, silent_unimpl, _simple_write.get_val))) & (enabled_bits))))
    #line 929 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
    {
        #line 929 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
        uint64 _calculated_level = _select_log_level(&(_dev->_subsequent_log_ht), _identity_to_key((_silent_unimpl).id), 6ULL, 2ULL, 3ULL);
        #line 929 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
        SIM_LOG_UNIMPLEMENTED(_calculated_level, &_dev->obj, _dml_loggroup_Register_Write, "Write to unimplemented %s %s (value written = %#llx, contents = %#llx).", VTABLE_PARAM(UPCAST(_silent_unimpl, silent_unimpl, _reg_or_field), struct __reg_or_field, is_register) ? "register" : "field", _DML_TM__qname___qname(_dev, UPCAST(_silent_unimpl, silent_unimpl, _qname)), val, CALL_TRAIT_METHOD0(get_val, get_val, _dev, UPCAST(_silent_unimpl, silent_unimpl, _simple_write.get_val)));
        #line 9420 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"
    }
    #line 934 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
    _DML_TM__simple_write___simple_write(_dev, UPCAST(_silent_unimpl, silent_unimpl, _simple_write), val, enabled_bits);
    return;
    #line 935 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
}
#line 9427 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"
/* silent_unimpl.read_field */
static uint64 _DML_TM_silent_unimpl__read_field(test_t *_dev, read_field _read_field, uint64 enabled_bits, void  *aux)
#line 936 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
{
    #line 9432 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"
    silent_unimpl _silent_unimpl UNUSED = DOWNCAST(_read_field, silent_unimpl, read_field);
    #line 937 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
    if (VTABLE_PARAM(UPCAST(_silent_unimpl, silent_unimpl, _reg_or_field), struct __reg_or_field, is_register))
    {
        #line 938 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
        uint64 _calculated_level = _select_log_level(&(_dev->_subsequent_log_ht), _identity_to_key((_silent_unimpl).id), 7ULL, 2ULL, 3ULL);
        #line 938 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
        SIM_LOG_UNIMPLEMENTED(_calculated_level, &_dev->obj, _dml_loggroup_Register_Read, "Read from unimplemented register %s (contents = %#llx).", _DML_TM__qname___qname(_dev, UPCAST(_silent_unimpl, silent_unimpl, _qname)), CALL_TRAIT_METHOD0(get_val, get_val, _dev, UPCAST(_silent_unimpl, silent_unimpl, _simple_write.get_val)));
        #line 9441 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"
    }
    #line 942 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
    return (CALL_TRAIT_METHOD0(get_val, get_val, _dev, UPCAST(_silent_unimpl, silent_unimpl, _simple_write.get_val))) & (enabled_bits);
}
#line 9446 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"
/* undocumented.write_field */
static void  _DML_TM_undocumented__write_field(test_t *_dev, write_field _write_field, uint64 val, uint64 enabled_bits, void  *aux)
#line 966 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
{
    #line 9451 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"
    undocumented _undocumented UNUSED = DOWNCAST(_write_field, undocumented, write_field);
    #line 967 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
    {
        #line 967 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
        uint64 _calculated_level = _select_log_level(&(_dev->_subsequent_log_ht), _identity_to_key((_undocumented).id), 8ULL, 1ULL, 2ULL);
        #line 967 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
        SIM_LOG_SPEC_VIOLATION(_calculated_level, &_dev->obj, _dml_loggroup_Register_Write, "Write to poorly or non-documented %s %s (value written = %#llx, contents = %#llx).", VTABLE_PARAM(UPCAST(_undocumented, undocumented, _reg_or_field), struct __reg_or_field, is_register) ? "register" : "field", _DML_TM__qname___qname(_dev, UPCAST(_undocumented, undocumented, _qname)), val, CALL_TRAIT_METHOD0(get_val, get_val, _dev, UPCAST(_undocumented, undocumented, _simple_write.get_val)));
        #line 9459 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"
    }
    #line 972 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
    _DML_TM__simple_write___simple_write(_dev, UPCAST(_undocumented, undocumented, _simple_write), val, enabled_bits);
    return;
    #line 973 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
}
#line 9466 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"
/* undocumented.read_field */
static uint64 _DML_TM_undocumented__read_field(test_t *_dev, read_field _read_field, uint64 enabled_bits, void  *aux)
#line 974 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
{
    #line 9471 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"
    undocumented _undocumented UNUSED = DOWNCAST(_read_field, undocumented, read_field);
    #line 975 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
    {
        #line 975 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
        uint64 _calculated_level = _select_log_level(&(_dev->_subsequent_log_ht), _identity_to_key((_undocumented).id), 9ULL, 1ULL, 2ULL);
        #line 975 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
        SIM_LOG_SPEC_VIOLATION(_calculated_level, &_dev->obj, _dml_loggroup_Register_Write, "Read from poorly or non-documented %s %s (contents = %#llx).", VTABLE_PARAM(UPCAST(_undocumented, undocumented, _reg_or_field), struct __reg_or_field, is_register) ? "register" : "field", _DML_TM__qname___qname(_dev, UPCAST(_undocumented, undocumented, _qname)), CALL_TRAIT_METHOD0(get_val, get_val, _dev, UPCAST(_undocumented, undocumented, _simple_write.get_val)));
        #line 9479 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"
    }
    #line 979 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
    return (CALL_TRAIT_METHOD0(get_val, get_val, _dev, UPCAST(_undocumented, undocumented, _simple_write.get_val))) & (enabled_bits);
}
#line 9484 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"
/* sticky.soft_reset */
static void  _DML_TM_sticky__soft_reset(test_t *_dev, _soft_reset __soft_reset)
#line 1010 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
{
    #line 9489 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"
    sticky _sticky UNUSED = DOWNCAST(__soft_reset, sticky, _soft_reset);
    #line 1012 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
    return;
    #line 1012 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
}
#line 9495 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"
/* connect.validate */
static bool _DML_TM_connect__validate(test_t *_dev, _connect __connect, conf_object_t *obj)
#line 1359 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return 1;
}
#line 9502 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"
/* connect.set_attribute */
static set_error_t _DML_TM_connect__set_attribute(test_t *_dev, _conf_attribute __conf_attribute, attr_value_t value)
#line 1379 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 9507 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"
    _connect __connect UNUSED = DOWNCAST(__conf_attribute, _connect, _conf_attribute);
    #line 1379 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        conf_object_t *v1109_obj UNUSED  = NULL;
        char const *v1109_port UNUSED  = NULL;
        #line 1384 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        if (SIM_attr_is_object(value))
        {
            #line 1385 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            v1109_obj = SIM_attr_object(value);
            #line 1385 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        }
        else
        #line 1386 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        if (SIM_attr_is_list(value))
        #line 1386 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        {
            {
                #line 1387 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                v1109_obj = SIM_attr_object(SIM_attr_list_item(value, (uint32 )0ULL));
                #line 1387 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            }
            {
                #line 1388 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                v1109_port = SIM_attr_string(SIM_attr_list_item(value, (uint32 )1ULL));
                #line 1388 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            }
        }
        #line 1392 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        if (v1109_obj == *(VTABLE_SESSION(_dev, __connect, struct __connect, obj, conf_object_t **)) && (*(VTABLE_SESSION(_dev, __connect, struct __connect, port, char const **)) == NULL ? v1109_port == NULL : !(v1109_port == NULL) && (int64 )strcmp(v1109_port, *(VTABLE_SESSION(_dev, __connect, struct __connect, port, char const **))) == 0LL))
        #line 1395 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        return (int32 )0LL;
        #line 1398 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        if (!(v1109_obj == NULL))
        #line 1398 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        {
            bool v1114_valid UNUSED  = 1;
            {
                #line 1400 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                _each_in_t __each_in_expr = _vtable_sequence_param(__connect, offsetof(struct __connect, _each_interface));
                #line 1400 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                for (uint32 _outer_idx = 0; _outer_idx < __each_in_expr.num; ++_outer_idx) {
                    #line 1400 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                    _vtable_list_t _list = _each__interface[__each_in_expr.base_idx + _outer_idx];
                    #line 1400 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                    uint32 _num = _list.num / __each_in_expr.array_size;
                    #line 1400 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                    uint32 _start = _num * __each_in_expr.array_idx;
                    #line 1400 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                    for (uint32 _inner_idx = _start; _inner_idx < _start + _num; ++_inner_idx)
                    #line 1400 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                    {
                        #line 1400 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                        _interface v1115_iface UNUSED  = {_list.vtable, {_list.id, _inner_idx}};
                        if (VTABLE_PARAM(v1115_iface, struct __interface, _required))
                        {
                            #line 1402 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                            if (SIM_c_get_port_interface(v1109_obj, VTABLE_PARAM(UPCAST(v1115_iface, _interface, object.name), struct _name, name), v1109_port) == NULL)
                            {
                                if (!(v1109_port == NULL))
                                #line 1408 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                                SIM_c_attribute_error("Interface '%s' not found for port '%s' in object '%s'", VTABLE_PARAM(UPCAST(v1115_iface, _interface, object.name), struct _name, name), v1109_port, SIM_object_name(v1109_obj));
                                else
                                #line 1413 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                                SIM_c_attribute_error("The %s object does not implement the required %s interface", SIM_object_name(v1109_obj), VTABLE_PARAM(UPCAST(v1115_iface, _interface, object.name), struct _name, name));
                                {
                                    #line 1414 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                                    v1114_valid = 0;
                                    #line 1414 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                                }
                            }
                            #line 1402 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                        }
                        #line 9581 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"
                    }
                    #line 1400 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                }
                #line 1400 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            }
            #line 1418 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            if (!v1114_valid)
            return (int32 )2LL;
            char const *v1114_old_port UNUSED  = *(VTABLE_SESSION(_dev, __connect, struct __connect, port, char const **));
            {
                #line 1421 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                *(VTABLE_SESSION(_dev, __connect, struct __connect, port, char const **)) = v1109_port;
                #line 1421 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            }
            bool v1114_ok UNUSED  = CALL_TRAIT_METHOD(_connect, validate, _dev, __connect, v1109_obj);
            {
                #line 1423 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                *(VTABLE_SESSION(_dev, __connect, struct __connect, port, char const **)) = v1114_old_port;
                #line 1423 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            }
            if (!v1114_ok)
            return (int32 )3LL;
            #line 1427 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        }
        #line 1430 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        if (!(*(VTABLE_SESSION(_dev, __connect, struct __connect, port, char const **)) == NULL))
        MM_FREE((void  *)*(VTABLE_SESSION(_dev, __connect, struct __connect, port, char const **)));
        {
            #line 1432 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            *(VTABLE_SESSION(_dev, __connect, struct __connect, port, char const **)) = !(v1109_port == NULL) ? MM_STRDUP(v1109_port) : NULL;
            #line 1432 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        }
        #line 1434 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        CALL_TRAIT_METHOD(_connect, set, _dev, __connect, v1109_obj);
        return (int32 )0LL;
        #line 9617 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"
    }
    #line 1436 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 9621 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"
/* connect.set */
static void  _DML_TM_connect__set(test_t *_dev, _connect __connect, conf_object_t *obj)
#line 1438 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    {
        #line 1439 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        *(VTABLE_SESSION(_dev, __connect, struct __connect, obj, conf_object_t **)) = obj;
        #line 1439 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    {
        #line 1440 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        _each_in_t __each_in_expr = _vtable_sequence_param(__connect, offsetof(struct __connect, _each_interface));
        #line 1440 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        for (uint32 _outer_idx = 0; _outer_idx < __each_in_expr.num; ++_outer_idx) {
            #line 1440 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            _vtable_list_t _list = _each__interface[__each_in_expr.base_idx + _outer_idx];
            #line 1440 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            uint32 _num = _list.num / __each_in_expr.array_size;
            #line 1440 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            uint32 _start = _num * __each_in_expr.array_idx;
            #line 1440 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            for (uint32 _inner_idx = _start; _inner_idx < _start + _num; ++_inner_idx)
            #line 1440 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            {
                #line 1440 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                _interface v1127_iface UNUSED  = {_list.vtable, {_list.id, _inner_idx}};
                {
                    #line 1441 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                    *(VTABLE_SESSION(_dev, v1127_iface, struct __interface, val, void const  **)) = obj == NULL ? NULL : SIM_c_get_port_interface(obj, VTABLE_PARAM(UPCAST(v1127_iface, _interface, object.name), struct _name, name), *(VTABLE_SESSION(_dev, __connect, struct __connect, port, char const **)));
                    #line 1441 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                }
                #line 9653 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"
            }
            #line 1440 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        }
        #line 1440 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 1444 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return;
    #line 1444 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 9663 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"
/* connect.get_attribute */
static attr_value_t _DML_TM_connect__get_attribute(test_t *_dev, _conf_attribute __conf_attribute)
#line 1446 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 9668 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"
    _connect __connect UNUSED = DOWNCAST(__conf_attribute, _connect, _conf_attribute);
    #line 1447 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    if (!(*(VTABLE_SESSION(_dev, __connect, struct __connect, port, char const **)) == NULL))
    return SIM_make_attr_list((uint32 )2ULL, SIM_make_attr_object(*(VTABLE_SESSION(_dev, __connect, struct __connect, obj, conf_object_t **))), SIM_make_attr_string(*(VTABLE_SESSION(_dev, __connect, struct __connect, port, char const **))));
    #line 1450 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    else
    return SIM_make_attr_object(*(VTABLE_SESSION(_dev, __connect, struct __connect, obj, conf_object_t **)));
}
#line 9677 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"
/* map_target.read */
static bool _DML_TM_map_target__read(test_t *_dev, map_target _map_target, uint64 addr, uint64 size, uint64 *_out0)
#line 1282 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
{
    if (8LL < (size))
    #line 1283 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
    {
        SIM_LOG_ERROR(&_dev->obj, 0LL, "%s.read: size must be less than or equal to 8", _DML_TM__qname___qname(_dev, UPCAST(_map_target, map_target, _connect._conf_attribute.object._qname)));
        #line 1286 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
        return 1;
    }
    uint8 v1134_val[size] UNUSED ;
    #line 1288 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
    memset((void *)&v1134_val, 0, sizeof(uint8 [size]));
    atom_t v1134_atoms[4LL] UNUSED  = {ATOM_data(v1134_val), ATOM_size((uint32 )size), ATOM_initiator(&_dev->obj), ATOM_list_end((int32 )0LL)};
    #line 1295 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
    transaction_t v1134_t UNUSED ;
    #line 1295 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
    memset((void *)&v1134_t, 0, sizeof(transaction_t ));
    {
        #line 1296 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
        v1134_t.atoms = v1134_atoms;
        #line 1296 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
    }
    if (!((int64 )(CALL_TRAIT_METHOD(map_target, issue, _dev, _map_target, &v1134_t, addr)) == 0x401LL))
    return 1;
    *_out0 = SIM_get_transaction_value_le(&v1134_t);
    #line 1299 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
    return 0;
}
#line 9708 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"
/* map_target.read_bytes */
static bool _DML_TM_map_target__read_bytes(test_t *_dev, map_target _map_target, uint64 addr, uint64 size, uint8 *bytes)
#line 1308 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
{
    atom_t v1138_atoms[4LL] UNUSED  = {ATOM_data(bytes), ATOM_size((uint32 )size), ATOM_initiator(&_dev->obj), ATOM_list_end((int32 )0LL)};
    #line 1315 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
    transaction_t v1138_t UNUSED ;
    #line 1315 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
    memset((void *)&v1138_t, 0, sizeof(transaction_t ));
    {
        #line 1316 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
        v1138_t.atoms = v1138_atoms;
        #line 1316 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
    }
    if (!((int64 )(CALL_TRAIT_METHOD(map_target, issue, _dev, _map_target, &v1138_t, addr)) == 0x401LL))
    return 1;
    return 0;
    #line 1319 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
}
#line 9728 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"
/* map_target.write */
static bool _DML_TM_map_target__write(test_t *_dev, map_target _map_target, uint64 addr, uint64 size, uint64 value)
#line 1328 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
{
    if (8LL < (size))
    #line 1329 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
    {
        SIM_LOG_ERROR(&_dev->obj, 0LL, "%s.write: size must be less than or equal to 8", _DML_TM__qname___qname(_dev, UPCAST(_map_target, map_target, _connect._conf_attribute.object._qname)));
        #line 1332 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
        return 1;
    }
    uint8 v1141_buf[size] UNUSED ;
    #line 1334 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
    memset((void *)&v1141_buf, 0, sizeof(uint8 [size]));
    atom_t v1141_atoms[5LL] UNUSED  = {ATOM_data(v1141_buf), ATOM_size((uint32 )size), ATOM_flags(Sim_Transaction_Write), ATOM_initiator(&_dev->obj), ATOM_list_end((int32 )0LL)};
    #line 1342 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
    transaction_t v1141_t UNUSED ;
    #line 1342 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
    memset((void *)&v1141_t, 0, sizeof(transaction_t ));
    {
        #line 1343 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
        v1141_t.atoms = v1141_atoms;
        #line 1343 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
    }
    SIM_set_transaction_value_le(&v1141_t, value);
    if (!((int64 )(CALL_TRAIT_METHOD(map_target, issue, _dev, _map_target, &v1141_t, addr)) == 0x401LL))
    return 1;
    return 0;
    #line 1347 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
}
#line 9759 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"
/* map_target.write_bytes */
static bool _DML_TM_map_target__write_bytes(test_t *_dev, map_target _map_target, uint64 addr, uint64 size, uint8 const *bytes)
#line 1356 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
{
    atom_t v1145_atoms[5LL] UNUSED  = {ATOM_flags(Sim_Transaction_Write), ATOM_data((uint8 *)bytes), ATOM_size((uint32 )size), ATOM_initiator(&_dev->obj), ATOM_list_end((int32 )0LL)};
    #line 1364 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
    transaction_t v1145_t UNUSED ;
    #line 1364 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
    memset((void *)&v1145_t, 0, sizeof(transaction_t ));
    {
        #line 1365 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
        v1145_t.atoms = v1145_atoms;
        #line 1365 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
    }
    if (!((int64 )(CALL_TRAIT_METHOD(map_target, issue, _dev, _map_target, &v1145_t, addr)) == 0x401LL))
    return 1;
    return 0;
    #line 1368 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
}
#line 9779 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"
/* subdevice._port_obj */
static conf_object_t *_DML_TM_subdevice___port_obj(test_t *_dev, subdevice _subdevice)
#line 1590 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    if (!(*(VTABLE_SESSION(_dev, _subdevice, struct _subdevice, _cached_port_obj, conf_object_t **)) == NULL))
    return *(VTABLE_SESSION(_dev, _subdevice, struct _subdevice, _cached_port_obj, conf_object_t **));
    #line 1594 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 1594 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        *(VTABLE_SESSION(_dev, _subdevice, struct _subdevice, _cached_port_obj, conf_object_t **)) = SIM_object_descendant(&_dev->obj, _DML_TM__qname___qname(_dev, UPCAST(_subdevice, subdevice, object._qname)));
        #line 1594 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 1595, !(*(VTABLE_SESSION(_dev, _subdevice, struct _subdevice, _cached_port_obj, conf_object_t **)) == NULL));
    return *(VTABLE_SESSION(_dev, _subdevice, struct _subdevice, _cached_port_obj, conf_object_t **));
}
#line 9795 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"
/* _enabled_bytes_to_offset */
static uint64 _DML_M__enabled_bytes_to_offset(test_t *_dev, uint64 enabled_bytes)
#line 1684 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    {
        #line 1685 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        int v1152_offset UNUSED  = (int32 )0LL;
        #line 1685 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        for (; (int64 )v1152_offset <= 8LL; (int64 )++(v1152_offset))
        if (!(((DML_shru(enabled_bytes, (uint64 )v1152_offset * 8ULL)) & (255ULL)) == 0LL))
        return (uint64 )v1152_offset;
        #line 1685 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 1690 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 1690, 0);
}
#line 9812 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"

/* _mask */
static uint64 _DML_M__mask(test_t *_dev, uint64 size)
#line 1659 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return 8LL <= (size) ? 0xffffffffffffffffULL : (DML_shlu(1ULL, (size) * 8ULL)) - 1ULL;
}
#line 9820 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"

/* _enabled_bytes_to_size */
static uint64 _DML_M__enabled_bytes_to_size(test_t *_dev, uint64 enabled_bytes)
#line 1673 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    {
        #line 1674 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        int v1157_size UNUSED  = (int32 )8LL;
        #line 1674 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        for (; 0LL < (int64 )v1157_size; (int64 )--(v1157_size))
        #line 1674 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        {
            if (!(((enabled_bytes) & (0xff00000000000000ULL)) == 0LL))
            return (uint64 )v1157_size;
            #line 1678 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            {
                #line 1678 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                enabled_bytes = DML_shlu(enabled_bytes, 8ULL);
                #line 1678 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            }
        }
        #line 1674 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 1680 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 1680, 0);
}
#line 9847 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"

/* overridden_bank.soft_reset */
static void  _DML_M_overridden_bank__soft_reset(test_t *_dev)
#line 564 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\dml14.dml"
{
    {
        #line 565 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\dml14.dml"
        _dev->overridden_bank.state = (int32 )2LL;
        #line 565 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\dml14.dml"
    }
    return;
    #line 566 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\dml14.dml"
}
#line 9861 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"

/* overridden_bank.hard_reset */
static void  _DML_M_overridden_bank__hard_reset(test_t *_dev)
#line 558 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\dml14.dml"
{
    {
        #line 559 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\dml14.dml"
        _dev->overridden_bank.state = (int32 )1LL;
        #line 559 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\dml14.dml"
    }
    return;
    #line 560 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\dml14.dml"
}
#line 9875 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"

/* woa.set */
static bool _DML_M_woa__set(test_t *_dev, attr_value_t val)
#line 513 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\dml14.dml"
{
    #line 513 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\dml14.dml"
    return 0;
    #line 513 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\dml14.dml"
}
#line 9885 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"

/* uint64_time_ev.event */
static void  _DML_M_uint64_time_ev__event(test_t *_dev, uint64 data)
#line 454 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\dml14.dml"
{
    if (_DML_TM__uint64_event__posted(_dev, UPCAST(((uint64_time_event) {(&_tr_uint64_time_ev__uint64_time_event), ((_identity_t) {.id = 119, .encoded_index = 0})}), uint64_time_event, _uint64_event), data))
    #line 455 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\dml14.dml"
    {
        double v1167_next UNUSED  = _DML_TM_uint64_time_event__next(_dev, ((uint64_time_event) {(&_tr_uint64_time_ev__uint64_time_event), ((_identity_t) {.id = 119, .encoded_index = 0})}), data);
        _DML_TM__uint64_event__remove(_dev, UPCAST(((uint64_time_event) {(&_tr_uint64_time_ev__uint64_time_event), ((_identity_t) {.id = 119, .encoded_index = 0})}), uint64_time_event, _uint64_event), data);
        _DML_TM_uint64_time_event__post(_dev, ((uint64_time_event) {(&_tr_uint64_time_ev__uint64_time_event), ((_identity_t) {.id = 119, .encoded_index = 0})}), v1167_next, data);
    }
    return;
    #line 460 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\dml14.dml"
}
#line 9901 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"

/* uint64_cycle_ev.event */
static void  _DML_M_uint64_cycle_ev__event(test_t *_dev, uint64 data)
#line 464 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\dml14.dml"
{
    if (_DML_TM__uint64_event__posted(_dev, UPCAST(((uint64_cycle_event) {(&_tr_uint64_cycle_ev__uint64_cycle_event), ((_identity_t) {.id = 118, .encoded_index = 0})}), uint64_cycle_event, _uint64_event), data))
    #line 465 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\dml14.dml"
    {
        cycles_t v1169_next UNUSED  = _DML_TM_uint64_cycle_event__next(_dev, ((uint64_cycle_event) {(&_tr_uint64_cycle_ev__uint64_cycle_event), ((_identity_t) {.id = 118, .encoded_index = 0})}), data);
        _DML_TM__uint64_event__remove(_dev, UPCAST(((uint64_cycle_event) {(&_tr_uint64_cycle_ev__uint64_cycle_event), ((_identity_t) {.id = 118, .encoded_index = 0})}), uint64_cycle_event, _uint64_event), data);
        _DML_TM_uint64_cycle_event__post(_dev, ((uint64_cycle_event) {(&_tr_uint64_cycle_ev__uint64_cycle_event), ((_identity_t) {.id = 118, .encoded_index = 0})}), v1169_next, data);
    }
    return;
    #line 470 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\dml14.dml"
}
#line 9917 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"

/* transaction_access_bank_compat.transaction_access */
static exception_type_t _DML_M_transaction_access_bank_compat__transaction_access(test_t *_dev, transaction_t *t, uint64 offset, void  *aux)
#line 292 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\dml14.dml"
{
    if ((offset) == 13LL)
    #line 293 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\dml14.dml"
    {
        SIM_set_transaction_value_le(t, 0xdeadbeefULL);
        return (int32 )0x401LL;
    }
    #line 296 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\dml14.dml"
    else
    return _DML_TM_bank__transaction_access(_dev, ((bank) {(&_tr_transaction_access_bank_compat__transaction_access_bank.bank), ((_identity_t) {.id = 116, .encoded_index = 0})}), t, offset, aux);
    #line 299 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\dml14.dml"
}
#line 9934 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"

/* transaction_access_bank_compat.io_memory_access */
static bool _DML_M_transaction_access_bank_compat__io_memory_access(test_t *_dev, generic_transaction_t *memop, uint64 offset, void  *aux)
#line 2759 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    SIM_LOG_ERROR(_dev->transaction_access_bank_compat._obj, 0LL, "call to io_memory_access in transaction-based bank %s", _DML_TM__qname___qname(_dev, UPCAST(((transaction_access_bank) {(&_tr_transaction_access_bank_compat__transaction_access_bank), ((_identity_t) {.id = 116, .encoded_index = 0})}), transaction_access_bank, bank.object._qname)));
    #line 2762 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return 0;
}
#line 9944 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"

/* transaction_access_bank.transaction_access */
static exception_type_t _DML_M_transaction_access_bank__transaction_access(test_t *_dev, transaction_t *t, uint64 offset, void  *aux)
#line 292 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\dml14.dml"
{
    if ((offset) == 13LL)
    #line 293 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\dml14.dml"
    {
        SIM_set_transaction_value_le(t, 0xdeadbeefULL);
        return (int32 )0x401LL;
    }
    #line 296 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\dml14.dml"
    else
    return _DML_TM_bank__transaction_access(_dev, ((bank) {(&_tr_transaction_access_bank__transaction_access_bank.bank), ((_identity_t) {.id = 108, .encoded_index = 0})}), t, offset, aux);
    #line 299 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\dml14.dml"
}
#line 9961 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"

/* transaction_access_bank.io_memory_access */
static bool _DML_M_transaction_access_bank__io_memory_access(test_t *_dev, generic_transaction_t *memop, uint64 offset, void  *aux)
#line 2759 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    SIM_LOG_ERROR(_dev->transaction_access_bank._obj, 0LL, "call to io_memory_access in transaction-based bank %s", _DML_TM__qname___qname(_dev, UPCAST(((transaction_access_bank) {(&_tr_transaction_access_bank__transaction_access_bank), ((_identity_t) {.id = 108, .encoded_index = 0})}), transaction_access_bank, bank.object._qname)));
    #line 2762 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return 0;
}
#line 9971 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"

/* time_ev.destroy */
static void  _DML_M_time_ev__destroy(test_t *_dev, void  *v)
#line 482 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\dml14.dml"
{
    return;
    #line 483 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\dml14.dml"
}
#line 9980 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"

/* time_ev.set_event_info */
static void  *_DML_M_time_ev__set_event_info(test_t *_dev, attr_value_t v)
#line 474 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\dml14.dml"
{
    return NULL;
}
#line 9988 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"

/* time_ev.get_event_info */
static attr_value_t _DML_M_time_ev__get_event_info(test_t *_dev, void  *v)
#line 477 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\dml14.dml"
{
    return SIM_make_attr_nil();
}
#line 9996 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"

/* time_ev.event */
static void  _DML_M_time_ev__event(test_t *_dev, void  *data)
#line 480 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\dml14.dml"
{
    return;
    #line 481 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\dml14.dml"
}
#line 10005 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"

/* testbank.transaction_access */
static exception_type_t _DML_M_testbank__transaction_access(test_t *_dev, transaction_t *t, uint64 offset, void  *aux)
#line 2766 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    SIM_LOG_ERROR(_dev->testbank._obj, 0LL, "call to transaction_access in io_memory-based bank %s", _DML_TM__qname___qname(_dev, UPCAST(((__implicit_function_mapped_bank__miss_pattern_bank) {(&_tr_testbank____implicit_function_mapped_bank__miss_pattern_bank), ((_identity_t) {.id = 98, .encoded_index = 0})}), __implicit_function_mapped_bank__miss_pattern_bank, function_mapped_bank.bank.object._qname)));
    #line 2769 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return (int32 )0x407LL;
}
#line 10015 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"

/* simple_time_ev.event */
static void  _DML_M_simple_time_ev__event(test_t *_dev)
#line 434 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\dml14.dml"
{
    if (_DML_TM__simple_event__posted(_dev, UPCAST(((simple_time_event) {(&_tr_simple_time_ev__simple_time_event), ((_identity_t) {.id = 90, .encoded_index = 0})}), simple_time_event, _simple_event)))
    #line 435 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\dml14.dml"
    {
        double v1186_next UNUSED  = _DML_TM_simple_time_event__next(_dev, ((simple_time_event) {(&_tr_simple_time_ev__simple_time_event), ((_identity_t) {.id = 90, .encoded_index = 0})}));
        _DML_TM__simple_event__remove(_dev, UPCAST(((simple_time_event) {(&_tr_simple_time_ev__simple_time_event), ((_identity_t) {.id = 90, .encoded_index = 0})}), simple_time_event, _simple_event));
        _DML_TM_simple_time_event__post(_dev, ((simple_time_event) {(&_tr_simple_time_ev__simple_time_event), ((_identity_t) {.id = 90, .encoded_index = 0})}), v1186_next);
    }
    return;
    #line 440 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\dml14.dml"
}
#line 10031 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"

/* simple_cycle_ev.event */
static void  _DML_M_simple_cycle_ev__event(test_t *_dev)
#line 444 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\dml14.dml"
{
    if (_DML_TM__simple_event__posted(_dev, UPCAST(((simple_cycle_event) {(&_tr_simple_cycle_ev__simple_cycle_event), ((_identity_t) {.id = 89, .encoded_index = 0})}), simple_cycle_event, _simple_event)))
    #line 445 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\dml14.dml"
    {
        cycles_t v1188_next UNUSED  = _DML_TM_simple_cycle_event__next(_dev, ((simple_cycle_event) {(&_tr_simple_cycle_ev__simple_cycle_event), ((_identity_t) {.id = 89, .encoded_index = 0})}));
        _DML_TM__simple_event__remove(_dev, UPCAST(((simple_cycle_event) {(&_tr_simple_cycle_ev__simple_cycle_event), ((_identity_t) {.id = 89, .encoded_index = 0})}), simple_cycle_event, _simple_event));
        _DML_TM_simple_cycle_event__post(_dev, ((simple_cycle_event) {(&_tr_simple_cycle_ev__simple_cycle_event), ((_identity_t) {.id = 89, .encoded_index = 0})}), v1188_next);
    }
    return;
    #line 450 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\dml14.dml"
}
#line 10047 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"

/* roa.get */
static attr_value_t _DML_M_roa__get(test_t *_dev)
#line 509 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\dml14.dml"
{
    #line 509 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\dml14.dml"
    return SIM_make_attr_invalid();
    #line 509 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\dml14.dml"
}
#line 10057 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"

/* regs_with_saved.transaction_access */
static exception_type_t _DML_M_regs_with_saved__transaction_access(test_t *_dev, transaction_t *t, uint64 offset, void  *aux)
#line 2766 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    SIM_LOG_ERROR(_dev->regs_with_saved._obj, 0LL, "call to transaction_access in io_memory-based bank %s", _DML_TM__qname___qname(_dev, UPCAST(((bank) {(&_tr_regs_with_saved__bank), ((_identity_t) {.id = 87, .encoded_index = 0})}), bank, object._qname)));
    #line 2769 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return (int32 )0x407LL;
}
#line 10067 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"

/* regs.transaction_access */
static exception_type_t _DML_M_regs__transaction_access(test_t *_dev, transaction_t *t, uint64 offset, void  *aux)
#line 2766 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    SIM_LOG_ERROR(_dev->regs._obj, 0LL, "call to transaction_access in io_memory-based bank %s", _DML_TM__qname___qname(_dev, UPCAST(((bank) {(&_tr_regs__bank), ((_identity_t) {.id = 77, .encoded_index = 0})}), bank, object._qname)));
    #line 2769 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return (int32 )0x407LL;
}
#line 10077 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"

/* regs.read */
static bool _DML_M_regs__read(test_t *_dev, uint64 offset, uint64 enabled_bytes, void  *aux, uint64 *_out0)
#line 130 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\dml14.dml"
{
    uint64 v1192_value UNUSED  = 0LL;
    {
        #line 132 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\dml14.dml"
        uint64 v1193__ret__out0 UNUSED  = 0LL;
        #line 132 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\dml14.dml"
        if (_DML_TM_bank__read(_dev, ((bank) {(&_tr_regs__bank), ((_identity_t) {.id = 77, .encoded_index = 0})}), offset, enabled_bytes, aux, &v1193__ret__out0))
        #line 132 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\dml14.dml"
        return 1;
        #line 132 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\dml14.dml"
        v1192_value = v1193__ret__out0;
        #line 10093 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"
    }
    #line 133 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\dml14.dml"
    *_out0 = (v1192_value) + 1ULL;
    #line 133 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\dml14.dml"
    return 0;
}
#line 10100 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"

/* regs.r3.soft_reset */
static void  _DML_M_regs__r3__soft_reset(test_t *_dev)
#line 564 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\dml14.dml"
{
    {
        #line 565 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\dml14.dml"
        _dev->regs.r3.state = (int32 )2LL;
        #line 565 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\dml14.dml"
    }
    return;
    #line 566 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\dml14.dml"
}
#line 10114 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"

/* regs.r3.hard_reset */
static void  _DML_M_regs__r3__hard_reset(test_t *_dev)
#line 558 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\dml14.dml"
{
    {
        #line 559 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\dml14.dml"
        _dev->regs.r3.state = (int32 )1LL;
        #line 559 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\dml14.dml"
    }
    return;
    #line 560 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\dml14.dml"
}
#line 10128 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"

/* regs.r2.set */
static void  _DML_M_regs__r2__set(test_t *_dev, uint64 val)
#line 546 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\dml14.dml"
{
    #line 548 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\dml14.dml"
    _DML_TM__set__set(_dev, ((_set) {(&_tr_regs_r2____implicit__init_val_hard_reset___init_val_soft_reset__register__unified_get__unified_set._register.set._set), ((_identity_t) {.id = 71, .encoded_index = 0})}), (val) + 1ULL);
    #line 550 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\dml14.dml"
    return;
    #line 550 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\dml14.dml"
}
#line 10140 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"

/* regs.r2.get */
static uint64 _DML_M_regs__r2__get(test_t *_dev)
#line 533 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\dml14.dml"
{
    uint64 v1201_result UNUSED  = 0LL;
    #line 537 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\dml14.dml"
    {
        #line 537 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\dml14.dml"
        v1201_result = _DML_TM__get__get(_dev, ((_get) {(&_tr_regs_r2____implicit__init_val_hard_reset___init_val_soft_reset__register__unified_get__unified_set._register.get._get), ((_identity_t) {.id = 71, .encoded_index = 0})}));
        #line 537 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\dml14.dml"
    }
    #line 541 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\dml14.dml"
    return (v1201_result) - 1ULL;
}
#line 10156 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"

/* regs.r2.f.set */
static void  _DML_M_regs__r2__f__set(test_t *_dev, uint64 val)
#line 546 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\dml14.dml"
{
    #line 548 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\dml14.dml"
    _DML_TM__set__set(_dev, ((_set) {(&_tr_regs_r2_f____implicit__get_field___init_val_hard_reset___init_val_soft_reset___set_field__field__unified_get__unified_set._set_field.set._set), ((_identity_t) {.id = 70, .encoded_index = 0})}), (val) + 1ULL);
    #line 550 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\dml14.dml"
    return;
    #line 550 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\dml14.dml"
}
#line 10168 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"

/* regs.r2.f.get */
static uint64 _DML_M_regs__r2__f__get(test_t *_dev)
#line 533 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\dml14.dml"
{
    uint64 v1208_result UNUSED  = 0LL;
    #line 537 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\dml14.dml"
    {
        #line 537 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\dml14.dml"
        v1208_result = _DML_TM__get__get(_dev, ((_get) {(&_tr_regs_r2_f____implicit__get_field___init_val_hard_reset___init_val_soft_reset___set_field__field__unified_get__unified_set._get_field.get._get), ((_identity_t) {.id = 70, .encoded_index = 0})}));
        #line 537 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\dml14.dml"
    }
    #line 541 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\dml14.dml"
    return (v1208_result) - 1ULL;
}
#line 10184 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"

/* regs.r.write */
static void  _DML_M_regs__r__write(test_t *_dev, uint64 value)
#line 112 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\dml14.dml"
{
    {
        #line 113 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\dml14.dml"
        _dev->regs.r.val = value;
        #line 113 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\dml14.dml"
    }
    return;
    #line 114 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\dml14.dml"
}
#line 10198 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"

/* regs.r.read */
static uint64 _DML_M_regs__r__read(test_t *_dev)
#line 115 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\dml14.dml"
{
    return _dev->regs.r.val;
}
#line 10206 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"

/* pa.set */
static bool _DML_M_pa__set(test_t *_dev, attr_value_t val)
#line 505 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\dml14.dml"
{
    #line 505 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\dml14.dml"
    return 0;
    #line 505 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\dml14.dml"
}
#line 10216 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"

/* pa.get */
static attr_value_t _DML_M_pa__get(test_t *_dev)
#line 504 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\dml14.dml"
{
    #line 504 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\dml14.dml"
    return SIM_make_attr_invalid();
    #line 504 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\dml14.dml"
}
#line 10226 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"

/* overridden_bank.transaction_access */
static exception_type_t _DML_M_overridden_bank__transaction_access(test_t *_dev, transaction_t *t, uint64 offset, void  *aux)
#line 2766 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    SIM_LOG_ERROR(_dev->overridden_bank._obj, 0LL, "call to transaction_access in io_memory-based bank %s", _DML_TM__qname___qname(_dev, UPCAST(((bank) {(&_tr_overridden_bank__bank), ((_identity_t) {.id = 63, .encoded_index = 0})}), bank, object._qname)));
    #line 2769 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return (int32 )0x407LL;
}
#line 10236 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"

/* len_compat_testbank.transaction_access */
static exception_type_t _DML_M_len_compat_testbank__transaction_access(test_t *_dev, transaction_t *t, uint64 offset, void  *aux)
#line 2766 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    SIM_LOG_ERROR(_dev->len_compat_testbank._obj, 0LL, "call to transaction_access in io_memory-based bank %s", _DML_TM__qname___qname(_dev, UPCAST(((bank) {(&_tr_len_compat_testbank__bank), ((_identity_t) {.id = 56, .encoded_index = 0})}), bank, object._qname)));
    #line 2769 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return (int32 )0x407LL;
}
#line 10246 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"

/* io_memory_access_bank_compat.transaction_access */
static exception_type_t _DML_M_io_memory_access_bank_compat__transaction_access(test_t *_dev, transaction_t *t, uint64 offset, void  *aux)
#line 2766 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    SIM_LOG_ERROR(_dev->io_memory_access_bank_compat._obj, 0LL, "call to transaction_access in io_memory-based bank %s", _DML_TM__qname___qname(_dev, UPCAST(((io_memory_access_bank) {(&_tr_io_memory_access_bank_compat__io_memory_access_bank), ((_identity_t) {.id = 45, .encoded_index = 0})}), io_memory_access_bank, bank.object._qname)));
    #line 2769 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return (int32 )0x407LL;
}
#line 10256 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"

/* io_memory_access_bank_compat.io_memory_access */
static bool _DML_M_io_memory_access_bank_compat__io_memory_access(test_t *_dev, generic_transaction_t *memop, uint64 offset, void  *aux)
#line 236 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\dml14.dml"
{
    if ((offset) == 13LL)
    #line 237 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\dml14.dml"
    {
        SIM_set_mem_op_value_le(memop, 0xdeadbeefULL);
        return 1;
    }
    #line 240 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\dml14.dml"
    else
    return _DML_TM_bank__io_memory_access(_dev, ((bank) {(&_tr_io_memory_access_bank_compat__io_memory_access_bank.bank), ((_identity_t) {.id = 45, .encoded_index = 0})}), memop, offset, aux);
    #line 243 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\dml14.dml"
}
#line 10273 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"

/* io_memory_access_bank.transaction_access */
static exception_type_t _DML_M_io_memory_access_bank__transaction_access(test_t *_dev, transaction_t *t, uint64 offset, void  *aux)
#line 2766 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    SIM_LOG_ERROR(_dev->io_memory_access_bank._obj, 0LL, "call to transaction_access in io_memory-based bank %s", _DML_TM__qname___qname(_dev, UPCAST(((io_memory_access_bank) {(&_tr_io_memory_access_bank__io_memory_access_bank), ((_identity_t) {.id = 37, .encoded_index = 0})}), io_memory_access_bank, bank.object._qname)));
    #line 2769 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return (int32 )0x407LL;
}
#line 10283 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"

/* io_memory_access_bank.io_memory_access */
static bool _DML_M_io_memory_access_bank__io_memory_access(test_t *_dev, generic_transaction_t *memop, uint64 offset, void  *aux)
#line 236 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\dml14.dml"
{
    if ((offset) == 13LL)
    #line 237 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\dml14.dml"
    {
        SIM_set_mem_op_value_le(memop, 0xdeadbeefULL);
        return 1;
    }
    #line 240 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\dml14.dml"
    else
    return _DML_TM_bank__io_memory_access(_dev, ((bank) {(&_tr_io_memory_access_bank__io_memory_access_bank.bank), ((_identity_t) {.id = 37, .encoded_index = 0})}), memop, offset, aux);
    #line 243 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\dml14.dml"
}
#line 10300 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"

/* field_regs.transaction_access */
static exception_type_t _DML_M_field_regs__transaction_access(test_t *_dev, transaction_t *t, uint64 offset, void  *aux)
#line 2766 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    SIM_LOG_ERROR(_dev->field_regs._obj, 0LL, "call to transaction_access in io_memory-based bank %s", _DML_TM__qname___qname(_dev, UPCAST(((bank) {(&_tr_field_regs__bank), ((_identity_t) {.id = 27, .encoded_index = 0})}), bank, object._qname)));
    #line 2769 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return (int32 )0x407LL;
}
#line 10310 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"

/* field_regs.r6.write_register */
static void  _DML_M_field_regs__r6__write_register(test_t *_dev, uint64 value, uint64 enabled_bits, void  *aux)
#line 184 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\dml14.dml"
{
    _DML_TM_register__write_register(_dev, ((write_register) {(&_tr_field_regs_r6____implicit__init_val_hard_reset___init_val_soft_reset__register._register.write_register), ((_identity_t) {.id = 23, .encoded_index = 0})}), ~(value), enabled_bits, aux);
    return;
    #line 186 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\dml14.dml"
}
#line 10320 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"

/* field_regs.r6.read_register */
static uint64 _DML_M_field_regs__r6__read_register(test_t *_dev, uint64 enabled_bits, void  *aux)
#line 188 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\dml14.dml"
{
    return (~(_DML_TM_register__read_register(_dev, ((read_register) {(&_tr_field_regs_r6____implicit__init_val_hard_reset___init_val_soft_reset__register._register.read_register), ((_identity_t) {.id = 23, .encoded_index = 0})}), enabled_bits, aux))) & (enabled_bits);
}
#line 10328 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"

/* field_regs.r5.write_field */
static void  _DML_M_field_regs__r5__write_field(test_t *_dev, uint64 value, uint64 enabled_bits, void  *aux)
#line 166 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\dml14.dml"
{
    SIM_LOG_INFO(1LL, _dev->field_regs._obj, 0LL, "r5.write %llx", value);
    return;
    #line 168 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\dml14.dml"
}
#line 10338 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"

/* field_regs.r5.f.write */
static void  _DML_M_field_regs__r5__f__write(test_t *_dev, uint64 value)
#line 177 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\dml14.dml"
{
    #line 177 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\dml14.dml"
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\modules\\dmlc\\test\\1.2\\misc\\dml14.dml", 177, 0);
    #line 177 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\dml14.dml"
}
#line 10348 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"

/* field_regs.r5.f.read_field */
static uint64 _DML_M_field_regs__r5__f__read_field(test_t *_dev, uint64 enabled_bits, void  *aux)
#line 171 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\dml14.dml"
{
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\modules\\dmlc\\test\\1.2\\misc\\dml14.dml", 172, (enabled_bits) == 255LL);
    #line 174 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\dml14.dml"
    SIM_LOG_INFO(1LL, _dev->field_regs._obj, 0LL, "r5.f read");
    return 255ULL;
}
#line 10359 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"

/* field_regs.r4.read_field */
static uint64 _DML_M_field_regs__r4__read_field(test_t *_dev, uint64 enabled_bits, void  *aux)
#line 151 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\dml14.dml"
{
    return 0x12345678ULL;
}
#line 10367 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"

/* field_regs.r4.f.write_field */
static void  _DML_M_field_regs__r4__f__write_field(test_t *_dev, uint64 value, uint64 enabled_bits, void  *aux)
#line 156 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\dml14.dml"
{
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\modules\\dmlc\\test\\1.2\\misc\\dml14.dml", 157, (enabled_bits) == 255LL);
    #line 159 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\dml14.dml"
    SIM_LOG_INFO(1LL, _dev->field_regs._obj, 0LL, "r4.f write");
    return;
    #line 160 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\dml14.dml"
}
#line 10379 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"

/* field_regs.r4.f.read */
static uint64 _DML_M_field_regs__r4__f__read(test_t *_dev)
#line 161 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\dml14.dml"
{
    #line 161 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\dml14.dml"
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\modules\\dmlc\\test\\1.2\\misc\\dml14.dml", 161, 0);
    #line 161 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\dml14.dml"
}
#line 10389 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"

/* cycle_ev.destroy */
static void  _DML_M_cycle_ev__destroy(test_t *_dev, void  *data)
#line 494 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\dml14.dml"
{
    return;
    #line 495 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\dml14.dml"
}
#line 10398 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"

/* cycle_ev.set_event_info */
static void  *_DML_M_cycle_ev__set_event_info(test_t *_dev, attr_value_t v)
#line 486 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\dml14.dml"
{
    return NULL;
}
#line 10406 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"

/* cycle_ev.get_event_info */
static attr_value_t _DML_M_cycle_ev__get_event_info(test_t *_dev, void  *v)
#line 489 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\dml14.dml"
{
    return SIM_make_attr_nil();
}
#line 10414 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"

/* cycle_ev.event */
static void  _DML_M_cycle_ev__event(test_t *_dev, void  *data)
#line 492 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\dml14.dml"
{
    return;
    #line 493 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\dml14.dml"
}
#line 10423 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"

/* bank_obj_get.transaction_access */
static exception_type_t _DML_M_bank_obj_get__transaction_access(test_t *_dev, transaction_t *t, uint64 offset, void  *aux)
#line 2766 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    SIM_LOG_ERROR(_dev->bank_obj_get._obj, 0LL, "call to transaction_access in io_memory-based bank %s", _DML_TM__qname___qname(_dev, UPCAST(((bank_obj) {(&_tr_bank_obj_get__bank_obj), ((_identity_t) {.id = 13, .encoded_index = 0})}), bank_obj, bank.object._qname)));
    #line 2769 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return (int32 )0x407LL;
}
#line 10433 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"

/* uint64_time_ev.__describe_event */
static char *_DML_M_uint64_time_ev____describe_event(test_t *_dev, void  *data)
#line 3807 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return _DML_TM__uint64_event___describe_event(_dev, UPCAST(UPCAST(((uint64_time_event) {(&_tr_uint64_time_ev__uint64_time_event), ((_identity_t) {.id = 119, .encoded_index = 0})}), uint64_time_event, _uint64_event), _uint64_event, _event.event), data);
}
#line 10441 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"

/* uint64_time_ev.__set_event_info */
static void  *_DML_M_uint64_time_ev____set_event_info(test_t *_dev, attr_value_t info)
#line 3813 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return _DML_TM__uint64_event___set_event_info(_dev, UPCAST(UPCAST(((uint64_time_event) {(&_tr_uint64_time_ev__uint64_time_event), ((_identity_t) {.id = 119, .encoded_index = 0})}), uint64_time_event, _uint64_event), _uint64_event, _event.event), info);
}
#line 10449 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"

/* uint64_time_ev.__get_event_info */
static attr_value_t _DML_M_uint64_time_ev____get_event_info(test_t *_dev, void  *data)
#line 3810 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return _DML_TM__uint64_event___get_event_info(_dev, UPCAST(UPCAST(((uint64_time_event) {(&_tr_uint64_time_ev__uint64_time_event), ((_identity_t) {.id = 119, .encoded_index = 0})}), uint64_time_event, _uint64_event), _uint64_event, _event.event), data);
}
#line 10457 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"

/* uint64_time_ev.__destroy */
static void  _DML_M_uint64_time_ev____destroy(test_t *_dev, void  *data)
#line 3816 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    _DML_TM__uint64_event___destroy(_dev, UPCAST(UPCAST(((uint64_time_event) {(&_tr_uint64_time_ev__uint64_time_event), ((_identity_t) {.id = 119, .encoded_index = 0})}), uint64_time_event, _uint64_event), _uint64_event, _event.event), data);
    return;
    #line 3818 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 10467 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"

/* uint64_time_ev.__callback */
static void  _DML_M_uint64_time_ev____callback(test_t *_dev, void  *user)
#line 3819 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 3819 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    _DML_TM__uint64_event___callback(_dev, UPCAST(UPCAST(((uint64_time_event) {(&_tr_uint64_time_ev__uint64_time_event), ((_identity_t) {.id = 119, .encoded_index = 0})}), uint64_time_event, _uint64_event), _uint64_event, _event.event), user);
    #line 3819 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return;
    #line 3819 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 10479 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"

/* uint64_cycle_ev.__describe_event */
static char *_DML_M_uint64_cycle_ev____describe_event(test_t *_dev, void  *data)
#line 3807 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return _DML_TM__uint64_event___describe_event(_dev, UPCAST(UPCAST(((uint64_cycle_event) {(&_tr_uint64_cycle_ev__uint64_cycle_event), ((_identity_t) {.id = 118, .encoded_index = 0})}), uint64_cycle_event, _uint64_event), _uint64_event, _event.event), data);
}
#line 10487 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"

/* uint64_cycle_ev.__set_event_info */
static void  *_DML_M_uint64_cycle_ev____set_event_info(test_t *_dev, attr_value_t info)
#line 3813 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return _DML_TM__uint64_event___set_event_info(_dev, UPCAST(UPCAST(((uint64_cycle_event) {(&_tr_uint64_cycle_ev__uint64_cycle_event), ((_identity_t) {.id = 118, .encoded_index = 0})}), uint64_cycle_event, _uint64_event), _uint64_event, _event.event), info);
}
#line 10495 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"

/* uint64_cycle_ev.__get_event_info */
static attr_value_t _DML_M_uint64_cycle_ev____get_event_info(test_t *_dev, void  *data)
#line 3810 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return _DML_TM__uint64_event___get_event_info(_dev, UPCAST(UPCAST(((uint64_cycle_event) {(&_tr_uint64_cycle_ev__uint64_cycle_event), ((_identity_t) {.id = 118, .encoded_index = 0})}), uint64_cycle_event, _uint64_event), _uint64_event, _event.event), data);
}
#line 10503 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"

/* uint64_cycle_ev.__destroy */
static void  _DML_M_uint64_cycle_ev____destroy(test_t *_dev, void  *data)
#line 3816 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    _DML_TM__uint64_event___destroy(_dev, UPCAST(UPCAST(((uint64_cycle_event) {(&_tr_uint64_cycle_ev__uint64_cycle_event), ((_identity_t) {.id = 118, .encoded_index = 0})}), uint64_cycle_event, _uint64_event), _uint64_event, _event.event), data);
    return;
    #line 3818 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 10513 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"

/* uint64_cycle_ev.__callback */
static void  _DML_M_uint64_cycle_ev____callback(test_t *_dev, void  *user)
#line 3819 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 3819 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    _DML_TM__uint64_event___callback(_dev, UPCAST(UPCAST(((uint64_cycle_event) {(&_tr_uint64_cycle_ev__uint64_cycle_event), ((_identity_t) {.id = 118, .encoded_index = 0})}), uint64_cycle_event, _uint64_event), _uint64_event, _event.event), user);
    #line 3819 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return;
    #line 3819 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 10525 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"

/* time_ev.__describe_event */
static char *_DML_M_time_ev____describe_event(test_t *_dev, void  *data)
#line 3807 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return _DML_TM__custom_event___describe_event(_dev, UPCAST(UPCAST(((custom_time_event) {(&_tr_time_ev__custom_time_event), ((_identity_t) {.id = 99, .encoded_index = 0})}), custom_time_event, _custom_event), _custom_event, _event.event), data);
}
#line 10533 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"

/* time_ev.__set_event_info */
static void  *_DML_M_time_ev____set_event_info(test_t *_dev, attr_value_t info)
#line 3813 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return _DML_TM__custom_event___set_event_info(_dev, UPCAST(UPCAST(((custom_time_event) {(&_tr_time_ev__custom_time_event), ((_identity_t) {.id = 99, .encoded_index = 0})}), custom_time_event, _custom_event), _custom_event, _event.event), info);
}
#line 10541 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"

/* time_ev.__get_event_info */
static attr_value_t _DML_M_time_ev____get_event_info(test_t *_dev, void  *data)
#line 3810 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return _DML_TM__custom_event___get_event_info(_dev, UPCAST(UPCAST(((custom_time_event) {(&_tr_time_ev__custom_time_event), ((_identity_t) {.id = 99, .encoded_index = 0})}), custom_time_event, _custom_event), _custom_event, _event.event), data);
}
#line 10549 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"

/* time_ev.__destroy */
static void  _DML_M_time_ev____destroy(test_t *_dev, void  *data)
#line 3816 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    _DML_TM__custom_event___destroy(_dev, UPCAST(UPCAST(((custom_time_event) {(&_tr_time_ev__custom_time_event), ((_identity_t) {.id = 99, .encoded_index = 0})}), custom_time_event, _custom_event), _custom_event, _event.event), data);
    return;
    #line 3818 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 10559 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"

/* time_ev.__callback */
static void  _DML_M_time_ev____callback(test_t *_dev, void  *user)
#line 3819 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 3819 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    _DML_TM__custom_event___callback(_dev, UPCAST(UPCAST(((custom_time_event) {(&_tr_time_ev__custom_time_event), ((_identity_t) {.id = 99, .encoded_index = 0})}), custom_time_event, _custom_event), _custom_event, _event.event), user);
    #line 3819 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return;
    #line 3819 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 10571 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"

/* simple_time_ev.__describe_event */
static char *_DML_M_simple_time_ev____describe_event(test_t *_dev, void  *data)
#line 3807 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return _DML_TM__simple_event___describe_event(_dev, UPCAST(UPCAST(((simple_time_event) {(&_tr_simple_time_ev__simple_time_event), ((_identity_t) {.id = 90, .encoded_index = 0})}), simple_time_event, _simple_event), _simple_event, _event.event), data);
}
#line 10579 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"

/* simple_time_ev.__set_event_info */
static void  *_DML_M_simple_time_ev____set_event_info(test_t *_dev, attr_value_t info)
#line 3813 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return _DML_TM__simple_event___set_event_info(_dev, UPCAST(UPCAST(((simple_time_event) {(&_tr_simple_time_ev__simple_time_event), ((_identity_t) {.id = 90, .encoded_index = 0})}), simple_time_event, _simple_event), _simple_event, _event.event), info);
}
#line 10587 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"

/* simple_time_ev.__get_event_info */
static attr_value_t _DML_M_simple_time_ev____get_event_info(test_t *_dev, void  *data)
#line 3810 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return _DML_TM__simple_event___get_event_info(_dev, UPCAST(UPCAST(((simple_time_event) {(&_tr_simple_time_ev__simple_time_event), ((_identity_t) {.id = 90, .encoded_index = 0})}), simple_time_event, _simple_event), _simple_event, _event.event), data);
}
#line 10595 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"

/* simple_time_ev.__destroy */
static void  _DML_M_simple_time_ev____destroy(test_t *_dev, void  *data)
#line 3816 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    _DML_TM__simple_event___destroy(_dev, UPCAST(UPCAST(((simple_time_event) {(&_tr_simple_time_ev__simple_time_event), ((_identity_t) {.id = 90, .encoded_index = 0})}), simple_time_event, _simple_event), _simple_event, _event.event), data);
    return;
    #line 3818 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 10605 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"

/* simple_time_ev.__callback */
static void  _DML_M_simple_time_ev____callback(test_t *_dev, void  *user)
#line 3819 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 3819 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    _DML_TM__simple_event___callback(_dev, UPCAST(UPCAST(((simple_time_event) {(&_tr_simple_time_ev__simple_time_event), ((_identity_t) {.id = 90, .encoded_index = 0})}), simple_time_event, _simple_event), _simple_event, _event.event), user);
    #line 3819 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return;
    #line 3819 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 10617 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"

/* simple_cycle_ev.__describe_event */
static char *_DML_M_simple_cycle_ev____describe_event(test_t *_dev, void  *data)
#line 3807 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return _DML_TM__simple_event___describe_event(_dev, UPCAST(UPCAST(((simple_cycle_event) {(&_tr_simple_cycle_ev__simple_cycle_event), ((_identity_t) {.id = 89, .encoded_index = 0})}), simple_cycle_event, _simple_event), _simple_event, _event.event), data);
}
#line 10625 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"

/* simple_cycle_ev.__set_event_info */
static void  *_DML_M_simple_cycle_ev____set_event_info(test_t *_dev, attr_value_t info)
#line 3813 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return _DML_TM__simple_event___set_event_info(_dev, UPCAST(UPCAST(((simple_cycle_event) {(&_tr_simple_cycle_ev__simple_cycle_event), ((_identity_t) {.id = 89, .encoded_index = 0})}), simple_cycle_event, _simple_event), _simple_event, _event.event), info);
}
#line 10633 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"

/* simple_cycle_ev.__get_event_info */
static attr_value_t _DML_M_simple_cycle_ev____get_event_info(test_t *_dev, void  *data)
#line 3810 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return _DML_TM__simple_event___get_event_info(_dev, UPCAST(UPCAST(((simple_cycle_event) {(&_tr_simple_cycle_ev__simple_cycle_event), ((_identity_t) {.id = 89, .encoded_index = 0})}), simple_cycle_event, _simple_event), _simple_event, _event.event), data);
}
#line 10641 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"

/* simple_cycle_ev.__destroy */
static void  _DML_M_simple_cycle_ev____destroy(test_t *_dev, void  *data)
#line 3816 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    _DML_TM__simple_event___destroy(_dev, UPCAST(UPCAST(((simple_cycle_event) {(&_tr_simple_cycle_ev__simple_cycle_event), ((_identity_t) {.id = 89, .encoded_index = 0})}), simple_cycle_event, _simple_event), _simple_event, _event.event), data);
    return;
    #line 3818 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 10651 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"

/* simple_cycle_ev.__callback */
static void  _DML_M_simple_cycle_ev____callback(test_t *_dev, void  *user)
#line 3819 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 3819 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    _DML_TM__simple_event___callback(_dev, UPCAST(UPCAST(((simple_cycle_event) {(&_tr_simple_cycle_ev__simple_cycle_event), ((_identity_t) {.id = 89, .encoded_index = 0})}), simple_cycle_event, _simple_event), _simple_event, _event.event), user);
    #line 3819 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return;
    #line 3819 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 10663 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"

/* cycle_ev.__describe_event */
static char *_DML_M_cycle_ev____describe_event(test_t *_dev, void  *data)
#line 3807 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return _DML_TM__custom_event___describe_event(_dev, UPCAST(UPCAST(((custom_cycle_event) {(&_tr_cycle_ev__custom_cycle_event), ((_identity_t) {.id = 14, .encoded_index = 0})}), custom_cycle_event, _custom_event), _custom_event, _event.event), data);
}
#line 10671 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"

/* cycle_ev.__set_event_info */
static void  *_DML_M_cycle_ev____set_event_info(test_t *_dev, attr_value_t info)
#line 3813 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return _DML_TM__custom_event___set_event_info(_dev, UPCAST(UPCAST(((custom_cycle_event) {(&_tr_cycle_ev__custom_cycle_event), ((_identity_t) {.id = 14, .encoded_index = 0})}), custom_cycle_event, _custom_event), _custom_event, _event.event), info);
}
#line 10679 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"

/* cycle_ev.__get_event_info */
static attr_value_t _DML_M_cycle_ev____get_event_info(test_t *_dev, void  *data)
#line 3810 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return _DML_TM__custom_event___get_event_info(_dev, UPCAST(UPCAST(((custom_cycle_event) {(&_tr_cycle_ev__custom_cycle_event), ((_identity_t) {.id = 14, .encoded_index = 0})}), custom_cycle_event, _custom_event), _custom_event, _event.event), data);
}
#line 10687 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"

/* cycle_ev.__destroy */
static void  _DML_M_cycle_ev____destroy(test_t *_dev, void  *data)
#line 3816 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    _DML_TM__custom_event___destroy(_dev, UPCAST(UPCAST(((custom_cycle_event) {(&_tr_cycle_ev__custom_cycle_event), ((_identity_t) {.id = 14, .encoded_index = 0})}), custom_cycle_event, _custom_event), _custom_event, _event.event), data);
    return;
    #line 3818 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 10697 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"

/* cycle_ev.__callback */
static void  _DML_M_cycle_ev____callback(test_t *_dev, void  *user)
#line 3819 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 3819 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    _DML_TM__custom_event___callback(_dev, UPCAST(UPCAST(((custom_cycle_event) {(&_tr_cycle_ev__custom_cycle_event), ((_identity_t) {.id = 14, .encoded_index = 0})}), custom_cycle_event, _custom_event), _custom_event, _event.event), user);
    #line 3819 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return;
    #line 3819 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 10709 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"

/* destroy */
static void  _DML_M_destroy(test_t *_dev)
#line 672 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 672 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return;
    #line 672 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 10719 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"

/* post_init */
static void  _DML_M_post_init(test_t *_dev)
#line 671 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 671 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return;
    #line 671 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 10729 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"

/* init */
static void  _DML_M_init(test_t *_dev)
#line 24 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\misc\\\\T_import_dml14.dml"
{
    #line 26 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\misc\\\\T_import_dml14.dml"
    _DML_M_memop_test(_dev);
    _DML_M_attribute_test(_dev);
    #line 29 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\misc\\\\T_import_dml14.dml"
    CALL_TRAIT_METHOD0(_hard_reset, hard_reset, _dev, UPCAST(((hreset) {(&_tr__dev__hreset), ((_identity_t) {.id = 1, .encoded_index = 0})}), hreset, _hard_reset));
    _DML_M_reset_test(_dev);
    _DML_M_pseudo_attr_test(_dev);
    _DML_M_field_regs__test(_dev);
    _DML_M_io_memory_access_bank__test(_dev);
    _DML_M_transaction_access_bank_compat__test(_dev);
    _DML_M_io_memory_access_bank__test(_dev);
    _DML_M_transaction_access_bank_compat__test(_dev);
    _DML_M_test_bank_obj_get(_dev);
    _DML_M_len_test(_dev);
    #line 40 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\misc\\\\T_import_dml14.dml"
    _DML_M_log_once(_dev);
    return;
    #line 41 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\misc\\\\T_import_dml14.dml"
}
#line 10754 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"

/* log_once */
static void  _DML_M_log_once(test_t *_dev)
#line 637 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\dml14.dml"
{
    {
        #line 638 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\dml14.dml"
        uint64 _calculated_level = _select_log_level(&(_dev->_subsequent_log_ht), _identity_to_key(((_identity_t) {.id = 1, .encoded_index = 0})), 10ULL, 1ULL, 4ULL);
        #line 638 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\dml14.dml"
        SIM_LOG_INFO(_calculated_level, &_dev->obj, 0LL, "Once logging");
        #line 10765 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"
    }
    #line 639 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\dml14.dml"
    return;
    #line 639 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\dml14.dml"
}
#line 10771 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"

/* len_test */
static void  _DML_M_len_test(test_t *_dev)
#line 583 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\dml14.dml"
{
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\modules\\dmlc\\test\\1.2\\misc\\dml14.dml", 584, (_count_eachin((_each_in_t){_each__register__in__len_compat_testbank, 3, 0, 1}, _each__register)) == 7LL);
    return;
    #line 585 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\dml14.dml"
}
#line 10781 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"

/* test_bank_obj_get */
static void  _DML_M_test_bank_obj_get(test_t *_dev)
#line 632 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\dml14.dml"
{
    bank_obj v1296_bo UNUSED  = ((bank_obj) {(&_tr_bank_obj_get__bank_obj), ((_identity_t) {.id = 13, .encoded_index = 0})});
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\modules\\dmlc\\test\\1.2\\misc\\dml14.dml", 634, (_DML_TM_bank_obj__bank_obj(_dev, v1296_bo)) == SIM_object_descendant(&_dev->obj, "bank.bank_obj_get"));
    return;
    #line 635 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\dml14.dml"
}
#line 10792 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"

/* transaction_access_bank_compat.test */
static void  _DML_M_transaction_access_bank_compat__test(test_t *_dev)
#line 322 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\dml14.dml"
{
    _DML_M_transaction_access_bank_compat__templates__transaction_access_bank__test(_dev);
    uint8 v1297_val[4LL] UNUSED ;
    #line 324 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\dml14.dml"
    memset((void *)&v1297_val, 0, sizeof(uint8 [4LL]));
    atom_t v1297_atoms[3LL] UNUSED  = {ATOM_data(v1297_val), ATOM_size((uint32 )4ULL), ATOM_LIST_END};
    #line 330 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\dml14.dml"
    transaction_t v1297_t UNUSED ;
    #line 330 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\dml14.dml"
    memset((void *)&v1297_t, 0, sizeof(transaction_t ));
    {
        #line 331 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\dml14.dml"
        v1297_t.atoms = v1297_atoms;
        #line 331 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\dml14.dml"
    }
    map_target_t *v1297_map_target UNUSED  = SIM_new_map_target(SIM_object_descendant(&_dev->obj, "bank.transaction_access_bank_compat"), NULL, NULL);
    #line 336 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\dml14.dml"
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\modules\\dmlc\\test\\1.2\\misc\\dml14.dml", 336, (int64 )SIM_issue_transaction(v1297_map_target, &v1297_t, 13ULL) == 0x401LL);
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\modules\\dmlc\\test\\1.2\\misc\\dml14.dml", 337, SIM_get_transaction_value_le(&v1297_t) == 0xdeadbeefLL);
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\modules\\dmlc\\test\\1.2\\misc\\dml14.dml", 338, (int64 )SIM_issue_transaction(v1297_map_target, &v1297_t, 4ULL) == 0x401LL);
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\modules\\dmlc\\test\\1.2\\misc\\dml14.dml", 339, SIM_get_transaction_value_le(&v1297_t) == 0xc0ffeeLL);
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\modules\\dmlc\\test\\1.2\\misc\\dml14.dml", 340, (int64 )SIM_issue_transaction(v1297_map_target, &v1297_t, 3ULL) == 0x407LL);
    SIM_free_map_target(v1297_map_target);
    #line 361 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\dml14.dml"
    return;
    #line 361 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\dml14.dml"
}
#line 10824 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"

/* transaction_access_bank_compat.templates__transaction_access_bank__test */
static void  _DML_M_transaction_access_bank_compat__templates__transaction_access_bank__test(test_t *_dev)
#line 301 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\dml14.dml"
{
    uint8 v1299_val[4LL] UNUSED ;
    #line 302 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\dml14.dml"
    memset((void *)&v1299_val, 0, sizeof(uint8 [4LL]));
    atom_t v1299_atoms[3LL] UNUSED  = {ATOM_data(v1299_val), ATOM_size((uint32 )4ULL), ATOM_LIST_END};
    #line 309 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\dml14.dml"
    transaction_t v1299_t UNUSED ;
    #line 309 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\dml14.dml"
    memset((void *)&v1299_t, 0, sizeof(transaction_t ));
    {
        #line 310 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\dml14.dml"
        v1299_t.atoms = v1299_atoms;
        #line 310 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\dml14.dml"
    }
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\modules\\dmlc\\test\\1.2\\misc\\dml14.dml", 311, (int64 )_DML_M_transaction_access_bank_compat__transaction_access(_dev, &v1299_t, 13ULL, NULL) == 0x401LL);
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\modules\\dmlc\\test\\1.2\\misc\\dml14.dml", 312, SIM_get_transaction_value_le(&v1299_t) == 0xdeadbeefLL);
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\modules\\dmlc\\test\\1.2\\misc\\dml14.dml", 313, (int64 )_DML_M_transaction_access_bank_compat__transaction_access(_dev, &v1299_t, 4ULL, NULL) == 0x401LL);
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\modules\\dmlc\\test\\1.2\\misc\\dml14.dml", 314, SIM_get_transaction_value_le(&v1299_t) == 0xc0ffeeLL);
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\modules\\dmlc\\test\\1.2\\misc\\dml14.dml", 315, (int64 )_DML_M_transaction_access_bank_compat__transaction_access(_dev, &v1299_t, 3ULL, NULL) == 0x407LL);
    return;
    #line 316 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\dml14.dml"
}
#line 10851 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"

/* io_memory_access_bank.test */
static void  _DML_M_io_memory_access_bank__test(test_t *_dev)
#line 245 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\dml14.dml"
{
    uint32_le_t v1301_value UNUSED ;
    #line 246 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\dml14.dml"
    memset((void *)&v1301_value, 0, sizeof(uint32_le_t ));
    buffer_t v1301_buf UNUSED  = {.len=4LL, .data=(uint8 *)&v1301_value};
    generic_transaction_t v1301_read_memop UNUSED  = SIM_make_mem_op_read(0ULL, v1301_buf, 0, NULL);
    #line 250 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\dml14.dml"
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\modules\\dmlc\\test\\1.2\\misc\\dml14.dml", 250, _DML_M_io_memory_access_bank__io_memory_access(_dev, &v1301_read_memop, 13ULL, NULL));
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\modules\\dmlc\\test\\1.2\\misc\\dml14.dml", 251, dml_load_uint32_le_t(v1301_value) == 0xdeadbeefLL);
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\modules\\dmlc\\test\\1.2\\misc\\dml14.dml", 252, _DML_M_io_memory_access_bank__io_memory_access(_dev, &v1301_read_memop, 4ULL, NULL));
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\modules\\dmlc\\test\\1.2\\misc\\dml14.dml", 253, dml_load_uint32_le_t(v1301_value) == 0xc0ffeeLL);
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\modules\\dmlc\\test\\1.2\\misc\\dml14.dml", 254, !_DML_M_io_memory_access_bank__io_memory_access(_dev, &v1301_read_memop, 3ULL, NULL));
    return;
    #line 255 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\dml14.dml"
}
#line 10871 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"

/* field_regs.test */
static void  _DML_M_field_regs__test(test_t *_dev)
#line 193 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\dml14.dml"
{
    uint16 v1302_value UNUSED  = 0LL;
    buffer_t v1302_buf UNUSED  = {.len=2LL, .data=(uint8 *)&v1302_value};
    generic_transaction_t v1302_read_memop UNUSED  = SIM_make_mem_op_read(0ULL, v1302_buf, 0, NULL);
    #line 198 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\dml14.dml"
    generic_transaction_t v1302_write_memop UNUSED  = SIM_make_mem_op_write(0ULL, buffer_bytes(v1302_buf), 0, NULL);
    #line 200 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\dml14.dml"
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\modules\\dmlc\\test\\1.2\\misc\\dml14.dml", 200, CALL_TRAIT_METHOD(bank, io_memory_access, _dev, ((bank) {(&_tr_field_regs__bank), ((_identity_t) {.id = 27, .encoded_index = 0})}), &v1302_write_memop, 17ULL, NULL));
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\modules\\dmlc\\test\\1.2\\misc\\dml14.dml", 201, CALL_TRAIT_METHOD(bank, io_memory_access, _dev, ((bank) {(&_tr_field_regs__bank), ((_identity_t) {.id = 27, .encoded_index = 0})}), &v1302_read_memop, 17ULL, NULL));
    #line 203 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\dml14.dml"
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\modules\\dmlc\\test\\1.2\\misc\\dml14.dml", 203, (int64 )v1302_value == 0x3456LL);
    #line 205 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\dml14.dml"
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\modules\\dmlc\\test\\1.2\\misc\\dml14.dml", 205, CALL_TRAIT_METHOD(bank, io_memory_access, _dev, ((bank) {(&_tr_field_regs__bank), ((_identity_t) {.id = 27, .encoded_index = 0})}), &v1302_write_memop, 21ULL, NULL));
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\modules\\dmlc\\test\\1.2\\misc\\dml14.dml", 206, CALL_TRAIT_METHOD(bank, io_memory_access, _dev, ((bank) {(&_tr_field_regs__bank), ((_identity_t) {.id = 27, .encoded_index = 0})}), &v1302_read_memop, 21ULL, NULL));
    uint64 v1302_x UNUSED  = 0LL;
    {
        #line 208 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\dml14.dml"
        v1302_x = CALL_TRAIT_METHOD0(_get, get, _dev, UPCAST(((__implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field) {(&_tr_field_regs_r5____implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field), ((_identity_t) {.id = 22, .encoded_index = 0})}), __implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field, _reg_write_as_field._register.get._get));
        #line 208 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\dml14.dml"
    }
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\modules\\dmlc\\test\\1.2\\misc\\dml14.dml", 209, (int64 )v1302_value == 255LL);
    {
        #line 210 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\dml14.dml"
        v1302_value = (uint16 )0x1234ULL;
        #line 210 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\dml14.dml"
    }
    CALL_TRAIT_METHOD(_set, set, _dev, UPCAST(((__implicit__init_val_hard_reset___init_val_soft_reset__register) {(&_tr_field_regs_r6____implicit__init_val_hard_reset___init_val_soft_reset__register), ((_identity_t) {.id = 23, .encoded_index = 0})}), __implicit__init_val_hard_reset___init_val_soft_reset__register, _register.set._set), 0xffffffffULL);
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\modules\\dmlc\\test\\1.2\\misc\\dml14.dml", 212, CALL_TRAIT_METHOD(bank, io_memory_access, _dev, ((bank) {(&_tr_field_regs__bank), ((_identity_t) {.id = 27, .encoded_index = 0})}), &v1302_write_memop, 25ULL, NULL));
    uint64 v1302_r6val UNUSED  = 0LL;
    {
        #line 214 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\dml14.dml"
        v1302_r6val = CALL_TRAIT_METHOD0(_get, get, _dev, UPCAST(((__implicit__init_val_hard_reset___init_val_soft_reset__register) {(&_tr_field_regs_r6____implicit__init_val_hard_reset___init_val_soft_reset__register), ((_identity_t) {.id = 23, .encoded_index = 0})}), __implicit__init_val_hard_reset___init_val_soft_reset__register, _register.get._get));
        #line 214 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\dml14.dml"
    }
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\modules\\dmlc\\test\\1.2\\misc\\dml14.dml", 215, (v1302_r6val) == 0xffedcbffLL);
    {
        #line 216 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\dml14.dml"
        v1302_value = (uint16 )0ULL;
        #line 216 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\dml14.dml"
    }
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\modules\\dmlc\\test\\1.2\\misc\\dml14.dml", 217, CALL_TRAIT_METHOD(bank, io_memory_access, _dev, ((bank) {(&_tr_field_regs__bank), ((_identity_t) {.id = 27, .encoded_index = 0})}), &v1302_read_memop, 25ULL, NULL));
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\modules\\dmlc\\test\\1.2\\misc\\dml14.dml", 218, (int64 )v1302_value == 0x1234LL);
    {
        #line 219 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\dml14.dml"
        _dev->field_regs.r4.val = DML_combine_bits(_dev->field_regs.r4.val, 0x2a00ULL, 0xff00ULL);
        #line 219 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\dml14.dml"
    }
    {
        #line 220 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\dml14.dml"
        _dev->field_regs.r4.val = DML_combine_bits(_dev->field_regs.r4.val, (uint64 )(DML_shl((int64 )((uint8 )((uint64 )((uint8 )((DML_shru(_dev->field_regs.r4.val, 8ULL)) & (255ULL))) + 1ULL)), 8LL, "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\modules\\dmlc\\test\\1.2\\misc\\dml14.dml", 220)), 0xff00ULL);
        #line 220 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\dml14.dml"
    }
    {
        #line 221 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\dml14.dml"
        v1302_value = (uint16 )(CALL_TRAIT_METHOD0(_get, get, _dev, UPCAST(((__implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field) {(&_tr_field_regs_r4____implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field), ((_identity_t) {.id = 20, .encoded_index = 0})}), __implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field, _reg_read_as_field._register.get._get)));
        #line 221 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\dml14.dml"
    }
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\modules\\dmlc\\test\\1.2\\misc\\dml14.dml", 222, (int64 )((uint8 )(((uint64 )(DML_shr((int64 )v1302_value, 8LL, "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\modules\\dmlc\\test\\1.2\\misc\\dml14.dml", 222))) & (255ULL))) == 43LL);
    return;
    #line 223 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\dml14.dml"
}
#line 10937 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"

/* pseudo_attr_test */
static void  _DML_M_pseudo_attr_test(test_t *_dev)
#line 609 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\dml14.dml"
{
    attr_value_t v1310_a UNUSED  = SIM_get_attribute(&_dev->obj, "woa");
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\modules\\dmlc\\test\\1.2\\misc\\dml14.dml", 611, SIM_attr_is_invalid(v1310_a));
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\modules\\dmlc\\test\\1.2\\misc\\dml14.dml", 612, !((int64 )SIM_clear_exception() == 0LL));
    {
        #line 613 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\dml14.dml"
        v1310_a = SIM_make_attr_nil();
        #line 613 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\dml14.dml"
    }
    SIM_set_attribute(&_dev->obj, "roa", &v1310_a);
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\modules\\dmlc\\test\\1.2\\misc\\dml14.dml", 615, !((int64 )SIM_clear_exception() == 0LL));
    return;
    #line 616 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\dml14.dml"
}
#line 10956 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"

/* reset_test */
static void  _DML_M_reset_test(test_t *_dev)
#line 619 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\dml14.dml"
{
    #line 621 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\dml14.dml"
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\modules\\dmlc\\test\\1.2\\misc\\dml14.dml", 621, (int64 )_dev->regs.r3.state == 1LL);
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\modules\\dmlc\\test\\1.2\\misc\\dml14.dml", 622, (int64 )_dev->overridden_bank.state == 1LL);
    {
        #line 623 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\dml14.dml"
        _dev->regs.r4.val = 0ULL;
        #line 623 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\dml14.dml"
    }
    CALL_TRAIT_METHOD0(_soft_reset, soft_reset, _dev, UPCAST(((sreset) {(&_tr__dev__sreset), ((_identity_t) {.id = 1, .encoded_index = 0})}), sreset, _soft_reset));
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\modules\\dmlc\\test\\1.2\\misc\\dml14.dml", 625, (int64 )_dev->regs.r3.state == 2LL);
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\modules\\dmlc\\test\\1.2\\misc\\dml14.dml", 626, (int64 )_dev->overridden_bank.state == 2LL);
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\modules\\dmlc\\test\\1.2\\misc\\dml14.dml", 627, (_dev->regs.r4.val) == 4LL);
    return;
    #line 628 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\dml14.dml"
}
#line 10977 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"

/* attribute_test */
static void  _DML_M_attribute_test(test_t *_dev)
#line 588 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\dml14.dml"
{
    {
        if (CALL_TRAIT_METHOD(attribute, set, _dev, UPCAST(((int64_attr) {(&_tr_ia__int64_attr), ((_identity_t) {.id = 28, .encoded_index = 0})}), int64_attr, attribute), SIM_make_attr_int64(-16LL)))
        #line 590 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\dml14.dml"
        goto throw8;
        attr_value_t v1315_ia_get UNUSED ;
        #line 591 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\dml14.dml"
        memset((void *)&v1315_ia_get, 0, sizeof(attr_value_t ));
        {
            #line 592 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\dml14.dml"
            v1315_ia_get = CALL_TRAIT_METHOD0(attribute, get, _dev, UPCAST(((int64_attr) {(&_tr_ia__int64_attr), ((_identity_t) {.id = 28, .encoded_index = 0})}), int64_attr, attribute));
            #line 592 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\dml14.dml"
        }
        DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\modules\\dmlc\\test\\1.2\\misc\\dml14.dml", 593, SIM_attr_integer(v1315_ia_get) == -16LL);
        if (CALL_TRAIT_METHOD(attribute, set, _dev, UPCAST(((uint64_attr) {(&_tr_ua__uint64_attr), ((_identity_t) {.id = 117, .encoded_index = 0})}), uint64_attr, attribute), SIM_make_attr_uint64(32ULL)))
        #line 594 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\dml14.dml"
        goto throw8;
        attr_value_t v1315_ua_get UNUSED ;
        #line 595 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\dml14.dml"
        memset((void *)&v1315_ua_get, 0, sizeof(attr_value_t ));
        {
            #line 596 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\dml14.dml"
            v1315_ua_get = CALL_TRAIT_METHOD0(attribute, get, _dev, UPCAST(((uint64_attr) {(&_tr_ua__uint64_attr), ((_identity_t) {.id = 117, .encoded_index = 0})}), uint64_attr, attribute));
            #line 596 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\dml14.dml"
        }
        DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\modules\\dmlc\\test\\1.2\\misc\\dml14.dml", 597, SIM_attr_integer(v1315_ua_get) == 32LL);
        if (CALL_TRAIT_METHOD(attribute, set, _dev, UPCAST(((bool_attr) {(&_tr_ba__bool_attr), ((_identity_t) {.id = 6, .encoded_index = 0})}), bool_attr, attribute), SIM_make_attr_boolean(1)))
        #line 598 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\dml14.dml"
        goto throw8;
        attr_value_t v1315_ba_get UNUSED ;
        #line 599 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\dml14.dml"
        memset((void *)&v1315_ba_get, 0, sizeof(attr_value_t ));
        {
            #line 600 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\dml14.dml"
            v1315_ba_get = CALL_TRAIT_METHOD0(attribute, get, _dev, UPCAST(((bool_attr) {(&_tr_ba__bool_attr), ((_identity_t) {.id = 6, .encoded_index = 0})}), bool_attr, attribute));
            #line 600 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\dml14.dml"
        }
        DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\modules\\dmlc\\test\\1.2\\misc\\dml14.dml", 601, SIM_attr_boolean(v1315_ba_get));
        if (CALL_TRAIT_METHOD(attribute, set, _dev, UPCAST(((double_attr) {(&_tr_fa__double_attr), ((_identity_t) {.id = 15, .encoded_index = 0})}), double_attr, attribute), SIM_make_attr_floating(0x1.0851eb851eb85p+2)))
        #line 602 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\dml14.dml"
        goto throw8;
        attr_value_t v1315_fa_get UNUSED ;
        #line 603 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\dml14.dml"
        memset((void *)&v1315_fa_get, 0, sizeof(attr_value_t ));
        {
            #line 604 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\dml14.dml"
            v1315_fa_get = CALL_TRAIT_METHOD0(attribute, get, _dev, UPCAST(((double_attr) {(&_tr_fa__double_attr), ((_identity_t) {.id = 15, .encoded_index = 0})}), double_attr, attribute));
            #line 604 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\dml14.dml"
        }
        DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\modules\\dmlc\\test\\1.2\\misc\\dml14.dml", 605, SIM_attr_floating(v1315_fa_get) == 0x1.0851eb851eb85p+2);
    }
    #line 606 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\dml14.dml"
    if (false) throw8:
    #line 606 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\dml14.dml"
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\modules\\dmlc\\test\\1.2\\misc\\dml14.dml", 606, 0);
    return;
    #line 607 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\dml14.dml"
}
#line 11040 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"

/* memop_test */
static void  _DML_M_memop_test(test_t *_dev)
#line 411 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\dml14.dml"
{
    uint8 v1324_value UNUSED  = 0LL;
    buffer_t v1324_buf UNUSED  = {.len=1LL, .data=&v1324_value};
    generic_transaction_t v1324_memop UNUSED  = SIM_make_mem_op_read(0ULL, v1324_buf, 0, NULL);
    #line 416 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\dml14.dml"
    map_info_t v1324_info UNUSED ;
    #line 416 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\dml14.dml"
    memset((void *)&v1324_info, 0, sizeof(map_info_t ));
    {
        #line 417 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\dml14.dml"
        v1324_info.base = 0ULL;
        #line 417 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\dml14.dml"
    }
    {
        #line 418 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\dml14.dml"
        v1324_info.start = 0ULL;
        #line 418 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\dml14.dml"
    }
    {
        #line 419 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\dml14.dml"
        v1324_info.function = (int32 )14LL;
        #line 419 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\dml14.dml"
    }
    exception_type_t v1324_exc UNUSED  = 0LL;
    #line 422 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\dml14.dml"
    {
        #line 422 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\dml14.dml"
        v1324_exc = _DML_M_io_memory__operation(_dev, &v1324_memop, v1324_info);
        #line 422 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\dml14.dml"
    }
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\modules\\dmlc\\test\\1.2\\misc\\dml14.dml", 423, (int64 )v1324_value == 13LL);
    #line 425 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\dml14.dml"
    {
        #line 425 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\dml14.dml"
        v1324_info.start = 1ULL;
        #line 425 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\dml14.dml"
    }
    {
        #line 426 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\dml14.dml"
        v1324_exc = _DML_M_io_memory__operation(_dev, &v1324_memop, v1324_info);
        #line 426 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\dml14.dml"
    }
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\modules\\dmlc\\test\\1.2\\misc\\dml14.dml", 427, (int64 )v1324_value == 238LL);
    #line 429 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\dml14.dml"
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\modules\\dmlc\\test\\1.2\\misc\\dml14.dml", 429, CALL_TRAIT_METHOD(bank, io_memory_access, _dev, UPCAST(((__implicit_function_mapped_bank__miss_pattern_bank) {(&_tr_testbank____implicit_function_mapped_bank__miss_pattern_bank), ((_identity_t) {.id = 98, .encoded_index = 0})}), __implicit_function_mapped_bank__miss_pattern_bank, function_mapped_bank.bank), &v1324_memop, 0ULL, NULL));
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\modules\\dmlc\\test\\1.2\\misc\\dml14.dml", 430, SIM_get_mem_op_value_le(&v1324_memop) == 13LL);
    return;
    #line 431 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\dml14.dml"
}
#line 11094 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"

/* transaction_access_bank_compat.transaction.issue */
static exception_type_t _DML_M_transaction_access_bank_compat__transaction__issue(test_t *_dev, transaction_t *transaction, uint64 addr)
#line 1654 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return _DML_M_transaction_access_bank_compat__transaction_access(_dev, transaction, addr, NULL);
}
#line 11102 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"

/* transaction_access_bank_compat.register_view_read_only.is_read_only */
static bool _DML_M_transaction_access_bank_compat__register_view_read_only__is_read_only(test_t *_dev, uint32 reg)
#line 2634 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    _register v1333_r UNUSED ;
    #line 2635 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    memset((void *)&v1333_r, 0, sizeof(_register ));
    #line 2637 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 2637 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        _register v1335__ret__out0 UNUSED ;
        #line 2637 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        memset((void *)&v1335__ret__out0, 0, sizeof(_register ));
        #line 2637 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        if (CALL_TRAIT_METHOD(bank, _get_register, _dev, UPCAST(((transaction_access_bank) {(&_tr_transaction_access_bank_compat__transaction_access_bank), ((_identity_t) {.id = 116, .encoded_index = 0})}), transaction_access_bank, bank), reg, &v1335__ret__out0))
        #line 2637 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        goto throw9;
        #line 2637 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v1333_r = v1335__ret__out0;
        #line 11123 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"
    }
    #line 2639 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    if (false) throw9:
    #line 2639 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return 0;
    #line 2642 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return VTABLE_PARAM(v1333_r, struct __register, _is_read_only);
}
#line 11132 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"

/* transaction_access_bank_compat.register_view_catalog.register_offsets */
static attr_value_t _DML_M_transaction_access_bank_compat__register_view_catalog__register_offsets(test_t *_dev)
#line 2659 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    _register const *v1337_table UNUSED ;
    #line 2660 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    uint64 v1337_table_size UNUSED ;
    #line 2660 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 2660 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        uint64 v1338__ret__out1 UNUSED  = 0LL;
        #line 2660 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v1337_table = _DML_TM_bank___reginfo_table(UPCAST(((transaction_access_bank) {(&_tr_transaction_access_bank_compat__transaction_access_bank), ((_identity_t) {.id = 116, .encoded_index = 0})}), transaction_access_bank, bank), &v1338__ret__out1);
        #line 2660 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v1337_table_size = v1338__ret__out1;
        #line 11149 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"
    }
    #line 2662 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    attr_value_t v1337_ret UNUSED  = SIM_alloc_attr_list((uint32 )v1337_table_size);
    {
        #line 2663 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        int v1339_i UNUSED  = (int32 )0LL;
        #line 2663 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        for (; DML_lt_iu((int64 )v1339_i, v1337_table_size); (int64 )(v1339_i)++)
        #line 2665 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        SIM_attr_list_set_item(&v1337_ret, (uint32 )v1339_i, SIM_make_attr_uint64(VTABLE_PARAM(v1337_table[(int64 )v1339_i], struct __register, offset)));
        #line 2663 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 2667 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return v1337_ret;
}
#line 11165 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"

/* transaction_access_bank_compat.register_view_catalog.register_names */
static attr_value_t _DML_M_transaction_access_bank_compat__register_view_catalog__register_names(test_t *_dev)
#line 2647 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    _register const *v1341_table UNUSED ;
    #line 2648 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    uint64 v1341_table_size UNUSED ;
    #line 2648 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 2648 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        uint64 v1342__ret__out1 UNUSED  = 0LL;
        #line 2648 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v1341_table = _DML_TM_bank___reginfo_table(UPCAST(((transaction_access_bank) {(&_tr_transaction_access_bank_compat__transaction_access_bank), ((_identity_t) {.id = 116, .encoded_index = 0})}), transaction_access_bank, bank), &v1342__ret__out1);
        #line 2648 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v1341_table_size = v1342__ret__out1;
        #line 11182 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"
    }
    #line 2650 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    attr_value_t v1341_ret UNUSED  = SIM_alloc_attr_list((uint32 )v1341_table_size);
    size_t v1341_bank_prefix_len UNUSED  = (uint64 )strlen(_DML_TM__qname___qname(_dev, UPCAST(((transaction_access_bank) {(&_tr_transaction_access_bank_compat__transaction_access_bank), ((_identity_t) {.id = 116, .encoded_index = 0})}), transaction_access_bank, bank.object._qname))) + 1ULL;
    {
        #line 2652 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        int v1343_i UNUSED  = (int32 )0LL;
        #line 2652 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        for (; DML_lt_iu((int64 )v1343_i, v1341_table_size); (int64 )(v1343_i)++)
        #line 2655 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        SIM_attr_list_set_item(&v1341_ret, (uint32 )v1343_i, SIM_make_attr_string((_DML_TM__qname___qname(_dev, UPCAST(v1341_table[(int64 )v1343_i], _register, _conf_attribute.object._qname))) + (uint64 )v1341_bank_prefix_len));
        #line 2652 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 2657 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return v1341_ret;
}
#line 11199 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"

/* transaction_access_bank_compat.register_view.set_register_value */
static void  _DML_M_transaction_access_bank_compat__register_view__set_register_value(test_t *_dev, uint32 reg, uint64 val)
#line 2621 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    _register v1345_r UNUSED ;
    #line 2622 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    memset((void *)&v1345_r, 0, sizeof(_register ));
    #line 2624 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 2624 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        _register v1347__ret__out0 UNUSED ;
        #line 2624 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        memset((void *)&v1347__ret__out0, 0, sizeof(_register ));
        #line 2624 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        if (CALL_TRAIT_METHOD(bank, _get_register, _dev, UPCAST(((transaction_access_bank) {(&_tr_transaction_access_bank_compat__transaction_access_bank), ((_identity_t) {.id = 116, .encoded_index = 0})}), transaction_access_bank, bank), reg, &v1347__ret__out0))
        #line 2624 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        goto throw10;
        #line 2624 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v1345_r = v1347__ret__out0;
        #line 11220 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"
    }
    #line 2626 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    if (false) throw10:
    #line 2626 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return;
    #line 2629 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    CALL_TRAIT_METHOD(_set, set, _dev, UPCAST(v1345_r, _register, set._set), val);
    return;
    #line 2630 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 11231 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"

/* transaction_access_bank_compat.register_view.register_info */
static attr_value_t _DML_M_transaction_access_bank_compat__register_view__register_info(test_t *_dev, uint32 reg)
#line 2569 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    _register v1349_r UNUSED ;
    #line 2570 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    memset((void *)&v1349_r, 0, sizeof(_register ));
    #line 2572 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 2572 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        _register v1351__ret__out0 UNUSED ;
        #line 2572 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        memset((void *)&v1351__ret__out0, 0, sizeof(_register ));
        #line 2572 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        if (CALL_TRAIT_METHOD(bank, _get_register, _dev, UPCAST(((transaction_access_bank) {(&_tr_transaction_access_bank_compat__transaction_access_bank), ((_identity_t) {.id = 116, .encoded_index = 0})}), transaction_access_bank, bank), reg, &v1351__ret__out0))
        #line 2572 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        goto throw11;
        #line 2572 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v1349_r = v1351__ret__out0;
        #line 11252 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"
    }
    #line 2574 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    if (false) throw11:
    #line 2574 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return SIM_make_attr_nil();
    #line 2577 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    attr_value_t v1349_fields UNUSED  = SIM_alloc_attr_list(_DML_TM_register___num_fields(_dev, v1349_r));
    #line 2580 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    uint32 v1349_idx UNUSED  = (uint32 )0ULL;
    {
        #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        _each_in_t __each_in_expr = _vtable_sequence_param(v1349_r, offsetof(struct __register, fields));
        #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        for (uint32 _outer_idx = 0; _outer_idx < __each_in_expr.num; ++_outer_idx) {
            #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            _vtable_list_t _list = _each__field[__each_in_expr.base_idx + _outer_idx];
            #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            uint32 _num = _list.num / __each_in_expr.array_size;
            #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            uint32 _start = _num * __each_in_expr.array_idx;
            #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            for (uint32 _inner_idx = _start; _inner_idx < _start + _num; ++_inner_idx)
            #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            {
                #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                field v1353_f UNUSED  = {_list.vtable, {_list.id, _inner_idx}};
                #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                {
                    attr_value_t v1354_elem UNUSED  = SIM_make_attr_list((uint32 )4ULL, SIM_make_attr_string(((_DML_TM__qname___qname(_dev, UPCAST(v1353_f, field, object._qname))) + (uint64 )strlen(_DML_TM__qname___qname(_dev, UPCAST(v1349_r, _register, _conf_attribute.object._qname)))) + 1LL), SIM_make_attr_string(VTABLE_PARAM(UPCAST(v1353_f, field, shown_desc), struct _shown_desc, shown_desc) == NULL ? "" : VTABLE_PARAM(UPCAST(v1353_f, field, shown_desc), struct _shown_desc, shown_desc)), SIM_make_attr_uint64((uint64 )VTABLE_PARAM(UPCAST(v1353_f, field, _lsb), struct __lsb, lsb)), SIM_make_attr_uint64(((uint64 )VTABLE_PARAM(UPCAST(v1353_f, field, _lsb), struct __lsb, lsb) + (uint64 )VTABLE_PARAM(UPCAST(v1353_f, field, _bitsize), struct __bitsize, bitsize)) - 1ULL));
                    #line 2591 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                    SIM_attr_list_set_item(&v1349_fields, v1349_idx, v1354_elem);
                    (int64 )(v1349_idx)++;
                }
                #line 11286 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"
            }
            #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        }
        #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 2595 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    attr_value_t v1349_ret UNUSED ;
    #line 2595 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    memset((void *)&v1349_ret, 0, sizeof(attr_value_t ));
    {
        #line 2596 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v1349_ret = SIM_make_attr_list((uint32 )6ULL, SIM_make_attr_string(((_DML_TM__qname___qname(_dev, UPCAST(v1349_r, _register, _conf_attribute.object._qname))) + (uint64 )strlen(_DML_TM__qname___qname(_dev, UPCAST(((transaction_access_bank) {(&_tr_transaction_access_bank_compat__transaction_access_bank), ((_identity_t) {.id = 116, .encoded_index = 0})}), transaction_access_bank, bank.object._qname)))) + 1LL), SIM_make_attr_string(VTABLE_PARAM(UPCAST(v1349_r, _register, shown_desc), struct _shown_desc, shown_desc) == NULL ? "" : VTABLE_PARAM(UPCAST(v1349_r, _register, shown_desc), struct _shown_desc, shown_desc)), SIM_make_attr_uint64((uint64 )(_DML_TM_register___size(v1349_r))), SIM_make_attr_uint64(VTABLE_PARAM(v1349_r, struct __register, offset)), v1349_fields, SIM_make_attr_boolean(0));
        #line 2596 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 2609 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return v1349_ret;
}
#line 11304 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"

/* transaction_access_bank_compat.register_view.number_of_registers */
static uint32 _DML_M_transaction_access_bank_compat__register_view__number_of_registers(test_t *_dev)
#line 2566 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return _DML_TM_bank___num_registers(_dev, UPCAST(((transaction_access_bank) {(&_tr_transaction_access_bank_compat__transaction_access_bank), ((_identity_t) {.id = 116, .encoded_index = 0})}), transaction_access_bank, bank));
}
#line 11312 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"

/* transaction_access_bank_compat.register_view.get_register_value */
static uint64 _DML_M_transaction_access_bank_compat__register_view__get_register_value(test_t *_dev, uint32 reg)
#line 2611 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    _register v1358_r UNUSED ;
    #line 2612 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    memset((void *)&v1358_r, 0, sizeof(_register ));
    #line 2614 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 2614 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        _register v1360__ret__out0 UNUSED ;
        #line 2614 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        memset((void *)&v1360__ret__out0, 0, sizeof(_register ));
        #line 2614 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        if (CALL_TRAIT_METHOD(bank, _get_register, _dev, UPCAST(((transaction_access_bank) {(&_tr_transaction_access_bank_compat__transaction_access_bank), ((_identity_t) {.id = 116, .encoded_index = 0})}), transaction_access_bank, bank), reg, &v1360__ret__out0))
        #line 2614 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        goto throw12;
        #line 2614 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v1358_r = v1360__ret__out0;
        #line 11333 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"
    }
    #line 2616 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    if (false) throw12:
    #line 2616 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return 0ULL;
    #line 2619 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return CALL_TRAIT_METHOD0(_get, get, _dev, UPCAST(v1358_r, _register, get._get));
}
#line 11342 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"

/* transaction_access_bank_compat.register_view.description */
static char const *_DML_M_transaction_access_bank_compat__register_view__description(test_t *_dev)
#line 2557 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 2561 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return "";
}
#line 11351 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"

/* transaction_access_bank_compat.register_view.big_endian_bitorder */
static bool _DML_M_transaction_access_bank_compat__register_view__big_endian_bitorder(test_t *_dev)
#line 2563 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return 0;
}
#line 11359 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"

/* transaction_access_bank_compat.instrumentation_order.move_before */
static bool _DML_M_transaction_access_bank_compat__instrumentation_order__move_before(test_t *_dev, conf_object_t *connection, conf_object_t *before)
#line 2748 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return _move_before(connection, before, &_dev->transaction_access_bank_compat._connections);
}
#line 11367 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"

/* transaction_access_bank_compat.instrumentation_order.get_connections */
static attr_value_t _DML_M_transaction_access_bank_compat__instrumentation_order__get_connections(test_t *_dev)
#line 2744 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return _get_connections(&_dev->transaction_access_bank_compat._connections);
}
#line 11375 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"

/* transaction_access_bank_compat.bank_instrumentation_subscribe.remove_connection_callbacks */
static void  _DML_M_transaction_access_bank_compat__bank_instrumentation_subscribe__remove_connection_callbacks(test_t *_dev, conf_object_t *connection)
#line 2731 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 2733 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    _remove_connection_callbacks(_DML_TM_bank___bank_obj(_dev, UPCAST(((transaction_access_bank) {(&_tr_transaction_access_bank_compat__transaction_access_bank), ((_identity_t) {.id = 116, .encoded_index = 0})}), transaction_access_bank, bank)), connection, &_dev->transaction_access_bank_compat._connections);
    return;
    #line 2734 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 11386 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"

/* transaction_access_bank_compat.bank_instrumentation_subscribe.remove_callback */
static void  _DML_M_transaction_access_bank_compat__bank_instrumentation_subscribe__remove_callback(test_t *_dev, bank_callback_handle_t callback)
#line 2723 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 2728 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    _remove_callback(callback, &_dev->transaction_access_bank_compat._connections, &_dev->transaction_access_bank_compat._before_read_callbacks, &_dev->transaction_access_bank_compat._after_read_callbacks, &_dev->transaction_access_bank_compat._before_write_callbacks, &_dev->transaction_access_bank_compat._after_write_callbacks);
    return;
    #line 2729 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 11397 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"

/* transaction_access_bank_compat.bank_instrumentation_subscribe.register_before_write */
static bank_callback_handle_t _DML_M_transaction_access_bank_compat__bank_instrumentation_subscribe__register_before_write(test_t *_dev, conf_object_t *connection, uint64 offset, uint64 size, before_write_callback_t before_write, void  *user_data)
#line 2705 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return _register_before_write(_DML_TM_bank___bank_obj(_dev, UPCAST(((transaction_access_bank) {(&_tr_transaction_access_bank_compat__transaction_access_bank), ((_identity_t) {.id = 116, .encoded_index = 0})}), transaction_access_bank, bank)), connection, offset, size, before_write, user_data, &_dev->transaction_access_bank_compat._connections, &_dev->transaction_access_bank_compat._before_write_callbacks);
    #line 2710 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 11406 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"

/* transaction_access_bank_compat.bank_instrumentation_subscribe.register_before_read */
static bank_callback_handle_t _DML_M_transaction_access_bank_compat__bank_instrumentation_subscribe__register_before_read(test_t *_dev, conf_object_t *connection, uint64 offset, uint64 size, before_read_callback_t before_read, void  *user_data)
#line 2682 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return _register_before_read(_DML_TM_bank___bank_obj(_dev, UPCAST(((transaction_access_bank) {(&_tr_transaction_access_bank_compat__transaction_access_bank), ((_identity_t) {.id = 116, .encoded_index = 0})}), transaction_access_bank, bank)), connection, offset, size, before_read, user_data, &_dev->transaction_access_bank_compat._connections, &_dev->transaction_access_bank_compat._before_read_callbacks);
    #line 2687 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 11415 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"

/* transaction_access_bank_compat.bank_instrumentation_subscribe.register_after_write */
static bank_callback_handle_t _DML_M_transaction_access_bank_compat__bank_instrumentation_subscribe__register_after_write(test_t *_dev, conf_object_t *connection, uint64 offset, uint64 size, after_write_callback_t after_write, void  *user_data)
#line 2716 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return _register_after_write(_DML_TM_bank___bank_obj(_dev, UPCAST(((transaction_access_bank) {(&_tr_transaction_access_bank_compat__transaction_access_bank), ((_identity_t) {.id = 116, .encoded_index = 0})}), transaction_access_bank, bank)), connection, offset, size, after_write, user_data, &_dev->transaction_access_bank_compat._connections, &_dev->transaction_access_bank_compat._after_write_callbacks);
    #line 2721 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 11424 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"

/* transaction_access_bank_compat.bank_instrumentation_subscribe.register_after_read */
static bank_callback_handle_t _DML_M_transaction_access_bank_compat__bank_instrumentation_subscribe__register_after_read(test_t *_dev, conf_object_t *connection, uint64 offset, uint64 size, after_read_callback_t after_read, void  *user_data)
#line 2693 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return _register_after_read(_DML_TM_bank___bank_obj(_dev, UPCAST(((transaction_access_bank) {(&_tr_transaction_access_bank_compat__transaction_access_bank), ((_identity_t) {.id = 116, .encoded_index = 0})}), transaction_access_bank, bank)), connection, offset, size, after_read, user_data, &_dev->transaction_access_bank_compat._connections, &_dev->transaction_access_bank_compat._after_read_callbacks);
    #line 2698 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 11433 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"

/* transaction_access_bank_compat.bank_instrumentation_subscribe.enable_connection_callbacks */
static void  _DML_M_transaction_access_bank_compat__bank_instrumentation_subscribe__enable_connection_callbacks(test_t *_dev, conf_object_t *connection)
#line 2735 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    _enable_connection_callbacks(connection, &_dev->transaction_access_bank_compat._connections);
    return;
    #line 2737 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 11443 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"

/* transaction_access_bank_compat.bank_instrumentation_subscribe.disable_connection_callbacks */
static void  _DML_M_transaction_access_bank_compat__bank_instrumentation_subscribe__disable_connection_callbacks(test_t *_dev, conf_object_t *connection)
#line 2738 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    _disable_connection_callbacks(connection, &_dev->transaction_access_bank_compat._connections);
    return;
    #line 2740 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 11453 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"

/* transaction_access_bank.transaction.issue */
static exception_type_t _DML_M_transaction_access_bank__transaction__issue(test_t *_dev, transaction_t *transaction, uint64 addr)
#line 1654 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return _DML_M_transaction_access_bank__transaction_access(_dev, transaction, addr, NULL);
}
#line 11461 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"

/* transaction_access_bank.register_view_read_only.is_read_only */
static bool _DML_M_transaction_access_bank__register_view_read_only__is_read_only(test_t *_dev, uint32 reg)
#line 2634 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    _register v1377_r UNUSED ;
    #line 2635 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    memset((void *)&v1377_r, 0, sizeof(_register ));
    #line 2637 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 2637 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        _register v1379__ret__out0 UNUSED ;
        #line 2637 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        memset((void *)&v1379__ret__out0, 0, sizeof(_register ));
        #line 2637 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        if (CALL_TRAIT_METHOD(bank, _get_register, _dev, UPCAST(((transaction_access_bank) {(&_tr_transaction_access_bank__transaction_access_bank), ((_identity_t) {.id = 108, .encoded_index = 0})}), transaction_access_bank, bank), reg, &v1379__ret__out0))
        #line 2637 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        goto throw13;
        #line 2637 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v1377_r = v1379__ret__out0;
        #line 11482 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"
    }
    #line 2639 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    if (false) throw13:
    #line 2639 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return 0;
    #line 2642 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return VTABLE_PARAM(v1377_r, struct __register, _is_read_only);
}
#line 11491 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"

/* transaction_access_bank.register_view_catalog.register_offsets */
static attr_value_t _DML_M_transaction_access_bank__register_view_catalog__register_offsets(test_t *_dev)
#line 2659 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    _register const *v1381_table UNUSED ;
    #line 2660 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    uint64 v1381_table_size UNUSED ;
    #line 2660 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 2660 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        uint64 v1382__ret__out1 UNUSED  = 0LL;
        #line 2660 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v1381_table = _DML_TM_bank___reginfo_table(UPCAST(((transaction_access_bank) {(&_tr_transaction_access_bank__transaction_access_bank), ((_identity_t) {.id = 108, .encoded_index = 0})}), transaction_access_bank, bank), &v1382__ret__out1);
        #line 2660 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v1381_table_size = v1382__ret__out1;
        #line 11508 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"
    }
    #line 2662 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    attr_value_t v1381_ret UNUSED  = SIM_alloc_attr_list((uint32 )v1381_table_size);
    {
        #line 2663 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        int v1383_i UNUSED  = (int32 )0LL;
        #line 2663 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        for (; DML_lt_iu((int64 )v1383_i, v1381_table_size); (int64 )(v1383_i)++)
        #line 2665 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        SIM_attr_list_set_item(&v1381_ret, (uint32 )v1383_i, SIM_make_attr_uint64(VTABLE_PARAM(v1381_table[(int64 )v1383_i], struct __register, offset)));
        #line 2663 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 2667 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return v1381_ret;
}
#line 11524 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"

/* transaction_access_bank.register_view_catalog.register_names */
static attr_value_t _DML_M_transaction_access_bank__register_view_catalog__register_names(test_t *_dev)
#line 2647 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    _register const *v1385_table UNUSED ;
    #line 2648 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    uint64 v1385_table_size UNUSED ;
    #line 2648 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 2648 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        uint64 v1386__ret__out1 UNUSED  = 0LL;
        #line 2648 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v1385_table = _DML_TM_bank___reginfo_table(UPCAST(((transaction_access_bank) {(&_tr_transaction_access_bank__transaction_access_bank), ((_identity_t) {.id = 108, .encoded_index = 0})}), transaction_access_bank, bank), &v1386__ret__out1);
        #line 2648 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v1385_table_size = v1386__ret__out1;
        #line 11541 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"
    }
    #line 2650 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    attr_value_t v1385_ret UNUSED  = SIM_alloc_attr_list((uint32 )v1385_table_size);
    size_t v1385_bank_prefix_len UNUSED  = (uint64 )strlen(_DML_TM__qname___qname(_dev, UPCAST(((transaction_access_bank) {(&_tr_transaction_access_bank__transaction_access_bank), ((_identity_t) {.id = 108, .encoded_index = 0})}), transaction_access_bank, bank.object._qname))) + 1ULL;
    {
        #line 2652 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        int v1387_i UNUSED  = (int32 )0LL;
        #line 2652 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        for (; DML_lt_iu((int64 )v1387_i, v1385_table_size); (int64 )(v1387_i)++)
        #line 2655 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        SIM_attr_list_set_item(&v1385_ret, (uint32 )v1387_i, SIM_make_attr_string((_DML_TM__qname___qname(_dev, UPCAST(v1385_table[(int64 )v1387_i], _register, _conf_attribute.object._qname))) + (uint64 )v1385_bank_prefix_len));
        #line 2652 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 2657 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return v1385_ret;
}
#line 11558 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"

/* transaction_access_bank.register_view.set_register_value */
static void  _DML_M_transaction_access_bank__register_view__set_register_value(test_t *_dev, uint32 reg, uint64 val)
#line 2621 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    _register v1389_r UNUSED ;
    #line 2622 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    memset((void *)&v1389_r, 0, sizeof(_register ));
    #line 2624 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 2624 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        _register v1391__ret__out0 UNUSED ;
        #line 2624 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        memset((void *)&v1391__ret__out0, 0, sizeof(_register ));
        #line 2624 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        if (CALL_TRAIT_METHOD(bank, _get_register, _dev, UPCAST(((transaction_access_bank) {(&_tr_transaction_access_bank__transaction_access_bank), ((_identity_t) {.id = 108, .encoded_index = 0})}), transaction_access_bank, bank), reg, &v1391__ret__out0))
        #line 2624 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        goto throw14;
        #line 2624 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v1389_r = v1391__ret__out0;
        #line 11579 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"
    }
    #line 2626 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    if (false) throw14:
    #line 2626 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return;
    #line 2629 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    CALL_TRAIT_METHOD(_set, set, _dev, UPCAST(v1389_r, _register, set._set), val);
    return;
    #line 2630 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 11590 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"

/* transaction_access_bank.register_view.register_info */
static attr_value_t _DML_M_transaction_access_bank__register_view__register_info(test_t *_dev, uint32 reg)
#line 2569 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    _register v1393_r UNUSED ;
    #line 2570 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    memset((void *)&v1393_r, 0, sizeof(_register ));
    #line 2572 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 2572 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        _register v1395__ret__out0 UNUSED ;
        #line 2572 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        memset((void *)&v1395__ret__out0, 0, sizeof(_register ));
        #line 2572 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        if (CALL_TRAIT_METHOD(bank, _get_register, _dev, UPCAST(((transaction_access_bank) {(&_tr_transaction_access_bank__transaction_access_bank), ((_identity_t) {.id = 108, .encoded_index = 0})}), transaction_access_bank, bank), reg, &v1395__ret__out0))
        #line 2572 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        goto throw15;
        #line 2572 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v1393_r = v1395__ret__out0;
        #line 11611 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"
    }
    #line 2574 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    if (false) throw15:
    #line 2574 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return SIM_make_attr_nil();
    #line 2577 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    attr_value_t v1393_fields UNUSED  = SIM_alloc_attr_list(_DML_TM_register___num_fields(_dev, v1393_r));
    #line 2580 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    uint32 v1393_idx UNUSED  = (uint32 )0ULL;
    {
        #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        _each_in_t __each_in_expr = _vtable_sequence_param(v1393_r, offsetof(struct __register, fields));
        #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        for (uint32 _outer_idx = 0; _outer_idx < __each_in_expr.num; ++_outer_idx) {
            #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            _vtable_list_t _list = _each__field[__each_in_expr.base_idx + _outer_idx];
            #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            uint32 _num = _list.num / __each_in_expr.array_size;
            #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            uint32 _start = _num * __each_in_expr.array_idx;
            #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            for (uint32 _inner_idx = _start; _inner_idx < _start + _num; ++_inner_idx)
            #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            {
                #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                field v1397_f UNUSED  = {_list.vtable, {_list.id, _inner_idx}};
                #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                {
                    attr_value_t v1398_elem UNUSED  = SIM_make_attr_list((uint32 )4ULL, SIM_make_attr_string(((_DML_TM__qname___qname(_dev, UPCAST(v1397_f, field, object._qname))) + (uint64 )strlen(_DML_TM__qname___qname(_dev, UPCAST(v1393_r, _register, _conf_attribute.object._qname)))) + 1LL), SIM_make_attr_string(VTABLE_PARAM(UPCAST(v1397_f, field, shown_desc), struct _shown_desc, shown_desc) == NULL ? "" : VTABLE_PARAM(UPCAST(v1397_f, field, shown_desc), struct _shown_desc, shown_desc)), SIM_make_attr_uint64((uint64 )VTABLE_PARAM(UPCAST(v1397_f, field, _lsb), struct __lsb, lsb)), SIM_make_attr_uint64(((uint64 )VTABLE_PARAM(UPCAST(v1397_f, field, _lsb), struct __lsb, lsb) + (uint64 )VTABLE_PARAM(UPCAST(v1397_f, field, _bitsize), struct __bitsize, bitsize)) - 1ULL));
                    #line 2591 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                    SIM_attr_list_set_item(&v1393_fields, v1393_idx, v1398_elem);
                    (int64 )(v1393_idx)++;
                }
                #line 11645 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"
            }
            #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        }
        #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 2595 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    attr_value_t v1393_ret UNUSED ;
    #line 2595 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    memset((void *)&v1393_ret, 0, sizeof(attr_value_t ));
    {
        #line 2596 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v1393_ret = SIM_make_attr_list((uint32 )6ULL, SIM_make_attr_string(((_DML_TM__qname___qname(_dev, UPCAST(v1393_r, _register, _conf_attribute.object._qname))) + (uint64 )strlen(_DML_TM__qname___qname(_dev, UPCAST(((transaction_access_bank) {(&_tr_transaction_access_bank__transaction_access_bank), ((_identity_t) {.id = 108, .encoded_index = 0})}), transaction_access_bank, bank.object._qname)))) + 1LL), SIM_make_attr_string(VTABLE_PARAM(UPCAST(v1393_r, _register, shown_desc), struct _shown_desc, shown_desc) == NULL ? "" : VTABLE_PARAM(UPCAST(v1393_r, _register, shown_desc), struct _shown_desc, shown_desc)), SIM_make_attr_uint64((uint64 )(_DML_TM_register___size(v1393_r))), SIM_make_attr_uint64(VTABLE_PARAM(v1393_r, struct __register, offset)), v1393_fields, SIM_make_attr_boolean(0));
        #line 2596 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 2609 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return v1393_ret;
}
#line 11663 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"

/* transaction_access_bank.register_view.number_of_registers */
static uint32 _DML_M_transaction_access_bank__register_view__number_of_registers(test_t *_dev)
#line 2566 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return _DML_TM_bank___num_registers(_dev, UPCAST(((transaction_access_bank) {(&_tr_transaction_access_bank__transaction_access_bank), ((_identity_t) {.id = 108, .encoded_index = 0})}), transaction_access_bank, bank));
}
#line 11671 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"

/* transaction_access_bank.register_view.get_register_value */
static uint64 _DML_M_transaction_access_bank__register_view__get_register_value(test_t *_dev, uint32 reg)
#line 2611 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    _register v1402_r UNUSED ;
    #line 2612 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    memset((void *)&v1402_r, 0, sizeof(_register ));
    #line 2614 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 2614 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        _register v1404__ret__out0 UNUSED ;
        #line 2614 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        memset((void *)&v1404__ret__out0, 0, sizeof(_register ));
        #line 2614 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        if (CALL_TRAIT_METHOD(bank, _get_register, _dev, UPCAST(((transaction_access_bank) {(&_tr_transaction_access_bank__transaction_access_bank), ((_identity_t) {.id = 108, .encoded_index = 0})}), transaction_access_bank, bank), reg, &v1404__ret__out0))
        #line 2614 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        goto throw16;
        #line 2614 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v1402_r = v1404__ret__out0;
        #line 11692 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"
    }
    #line 2616 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    if (false) throw16:
    #line 2616 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return 0ULL;
    #line 2619 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return CALL_TRAIT_METHOD0(_get, get, _dev, UPCAST(v1402_r, _register, get._get));
}
#line 11701 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"

/* transaction_access_bank.register_view.description */
static char const *_DML_M_transaction_access_bank__register_view__description(test_t *_dev)
#line 2557 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 2561 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return "";
}
#line 11710 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"

/* transaction_access_bank.register_view.big_endian_bitorder */
static bool _DML_M_transaction_access_bank__register_view__big_endian_bitorder(test_t *_dev)
#line 2563 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return 0;
}
#line 11718 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"

/* transaction_access_bank.instrumentation_order.move_before */
static bool _DML_M_transaction_access_bank__instrumentation_order__move_before(test_t *_dev, conf_object_t *connection, conf_object_t *before)
#line 2748 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return _move_before(connection, before, &_dev->transaction_access_bank._connections);
}
#line 11726 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"

/* transaction_access_bank.instrumentation_order.get_connections */
static attr_value_t _DML_M_transaction_access_bank__instrumentation_order__get_connections(test_t *_dev)
#line 2744 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return _get_connections(&_dev->transaction_access_bank._connections);
}
#line 11734 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"

/* transaction_access_bank.bank_instrumentation_subscribe.remove_connection_callbacks */
static void  _DML_M_transaction_access_bank__bank_instrumentation_subscribe__remove_connection_callbacks(test_t *_dev, conf_object_t *connection)
#line 2731 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 2733 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    _remove_connection_callbacks(_DML_TM_bank___bank_obj(_dev, UPCAST(((transaction_access_bank) {(&_tr_transaction_access_bank__transaction_access_bank), ((_identity_t) {.id = 108, .encoded_index = 0})}), transaction_access_bank, bank)), connection, &_dev->transaction_access_bank._connections);
    return;
    #line 2734 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 11745 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"

/* transaction_access_bank.bank_instrumentation_subscribe.remove_callback */
static void  _DML_M_transaction_access_bank__bank_instrumentation_subscribe__remove_callback(test_t *_dev, bank_callback_handle_t callback)
#line 2723 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 2728 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    _remove_callback(callback, &_dev->transaction_access_bank._connections, &_dev->transaction_access_bank._before_read_callbacks, &_dev->transaction_access_bank._after_read_callbacks, &_dev->transaction_access_bank._before_write_callbacks, &_dev->transaction_access_bank._after_write_callbacks);
    return;
    #line 2729 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 11756 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"

/* transaction_access_bank.bank_instrumentation_subscribe.register_before_write */
static bank_callback_handle_t _DML_M_transaction_access_bank__bank_instrumentation_subscribe__register_before_write(test_t *_dev, conf_object_t *connection, uint64 offset, uint64 size, before_write_callback_t before_write, void  *user_data)
#line 2705 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return _register_before_write(_DML_TM_bank___bank_obj(_dev, UPCAST(((transaction_access_bank) {(&_tr_transaction_access_bank__transaction_access_bank), ((_identity_t) {.id = 108, .encoded_index = 0})}), transaction_access_bank, bank)), connection, offset, size, before_write, user_data, &_dev->transaction_access_bank._connections, &_dev->transaction_access_bank._before_write_callbacks);
    #line 2710 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 11765 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"

/* transaction_access_bank.bank_instrumentation_subscribe.register_before_read */
static bank_callback_handle_t _DML_M_transaction_access_bank__bank_instrumentation_subscribe__register_before_read(test_t *_dev, conf_object_t *connection, uint64 offset, uint64 size, before_read_callback_t before_read, void  *user_data)
#line 2682 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return _register_before_read(_DML_TM_bank___bank_obj(_dev, UPCAST(((transaction_access_bank) {(&_tr_transaction_access_bank__transaction_access_bank), ((_identity_t) {.id = 108, .encoded_index = 0})}), transaction_access_bank, bank)), connection, offset, size, before_read, user_data, &_dev->transaction_access_bank._connections, &_dev->transaction_access_bank._before_read_callbacks);
    #line 2687 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 11774 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"

/* transaction_access_bank.bank_instrumentation_subscribe.register_after_write */
static bank_callback_handle_t _DML_M_transaction_access_bank__bank_instrumentation_subscribe__register_after_write(test_t *_dev, conf_object_t *connection, uint64 offset, uint64 size, after_write_callback_t after_write, void  *user_data)
#line 2716 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return _register_after_write(_DML_TM_bank___bank_obj(_dev, UPCAST(((transaction_access_bank) {(&_tr_transaction_access_bank__transaction_access_bank), ((_identity_t) {.id = 108, .encoded_index = 0})}), transaction_access_bank, bank)), connection, offset, size, after_write, user_data, &_dev->transaction_access_bank._connections, &_dev->transaction_access_bank._after_write_callbacks);
    #line 2721 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 11783 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"

/* transaction_access_bank.bank_instrumentation_subscribe.register_after_read */
static bank_callback_handle_t _DML_M_transaction_access_bank__bank_instrumentation_subscribe__register_after_read(test_t *_dev, conf_object_t *connection, uint64 offset, uint64 size, after_read_callback_t after_read, void  *user_data)
#line 2693 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return _register_after_read(_DML_TM_bank___bank_obj(_dev, UPCAST(((transaction_access_bank) {(&_tr_transaction_access_bank__transaction_access_bank), ((_identity_t) {.id = 108, .encoded_index = 0})}), transaction_access_bank, bank)), connection, offset, size, after_read, user_data, &_dev->transaction_access_bank._connections, &_dev->transaction_access_bank._after_read_callbacks);
    #line 2698 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 11792 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"

/* transaction_access_bank.bank_instrumentation_subscribe.enable_connection_callbacks */
static void  _DML_M_transaction_access_bank__bank_instrumentation_subscribe__enable_connection_callbacks(test_t *_dev, conf_object_t *connection)
#line 2735 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    _enable_connection_callbacks(connection, &_dev->transaction_access_bank._connections);
    return;
    #line 2737 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 11802 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"

/* transaction_access_bank.bank_instrumentation_subscribe.disable_connection_callbacks */
static void  _DML_M_transaction_access_bank__bank_instrumentation_subscribe__disable_connection_callbacks(test_t *_dev, conf_object_t *connection)
#line 2738 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    _disable_connection_callbacks(connection, &_dev->transaction_access_bank._connections);
    return;
    #line 2740 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 11812 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"

/* tmp.f */
static void  _DML_M_tmp__f(test_t *_dev)
#line 21 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\dml14.dml"
{
    #line 21 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\dml14.dml"
    return;
    #line 21 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\dml14.dml"
}
#line 11822 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"

/* testbank.register_view_read_only.is_read_only */
static bool _DML_M_testbank__register_view_read_only__is_read_only(test_t *_dev, uint32 reg)
#line 2634 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    _register v1420_r UNUSED ;
    #line 2635 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    memset((void *)&v1420_r, 0, sizeof(_register ));
    #line 2637 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 2637 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        _register v1422__ret__out0 UNUSED ;
        #line 2637 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        memset((void *)&v1422__ret__out0, 0, sizeof(_register ));
        #line 2637 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        if (CALL_TRAIT_METHOD(bank, _get_register, _dev, UPCAST(((__implicit_function_mapped_bank__miss_pattern_bank) {(&_tr_testbank____implicit_function_mapped_bank__miss_pattern_bank), ((_identity_t) {.id = 98, .encoded_index = 0})}), __implicit_function_mapped_bank__miss_pattern_bank, function_mapped_bank.bank), reg, &v1422__ret__out0))
        #line 2637 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        goto throw17;
        #line 2637 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v1420_r = v1422__ret__out0;
        #line 11843 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"
    }
    #line 2639 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    if (false) throw17:
    #line 2639 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return 0;
    #line 2642 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return VTABLE_PARAM(v1420_r, struct __register, _is_read_only);
}
#line 11852 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"

/* testbank.register_view_catalog.register_offsets */
static attr_value_t _DML_M_testbank__register_view_catalog__register_offsets(test_t *_dev)
#line 2659 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    _register const *v1424_table UNUSED ;
    #line 2660 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    uint64 v1424_table_size UNUSED ;
    #line 2660 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 2660 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        uint64 v1425__ret__out1 UNUSED  = 0LL;
        #line 2660 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v1424_table = _DML_TM_bank___reginfo_table(UPCAST(((__implicit_function_mapped_bank__miss_pattern_bank) {(&_tr_testbank____implicit_function_mapped_bank__miss_pattern_bank), ((_identity_t) {.id = 98, .encoded_index = 0})}), __implicit_function_mapped_bank__miss_pattern_bank, function_mapped_bank.bank), &v1425__ret__out1);
        #line 2660 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v1424_table_size = v1425__ret__out1;
        #line 11869 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"
    }
    #line 2662 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    attr_value_t v1424_ret UNUSED  = SIM_alloc_attr_list((uint32 )v1424_table_size);
    {
        #line 2663 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        int v1426_i UNUSED  = (int32 )0LL;
        #line 2663 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        for (; DML_lt_iu((int64 )v1426_i, v1424_table_size); (int64 )(v1426_i)++)
        #line 2665 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        SIM_attr_list_set_item(&v1424_ret, (uint32 )v1426_i, SIM_make_attr_uint64(VTABLE_PARAM(v1424_table[(int64 )v1426_i], struct __register, offset)));
        #line 2663 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 2667 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return v1424_ret;
}
#line 11885 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"

/* testbank.register_view_catalog.register_names */
static attr_value_t _DML_M_testbank__register_view_catalog__register_names(test_t *_dev)
#line 2647 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    _register const *v1428_table UNUSED ;
    #line 2648 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    uint64 v1428_table_size UNUSED ;
    #line 2648 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 2648 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        uint64 v1429__ret__out1 UNUSED  = 0LL;
        #line 2648 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v1428_table = _DML_TM_bank___reginfo_table(UPCAST(((__implicit_function_mapped_bank__miss_pattern_bank) {(&_tr_testbank____implicit_function_mapped_bank__miss_pattern_bank), ((_identity_t) {.id = 98, .encoded_index = 0})}), __implicit_function_mapped_bank__miss_pattern_bank, function_mapped_bank.bank), &v1429__ret__out1);
        #line 2648 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v1428_table_size = v1429__ret__out1;
        #line 11902 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"
    }
    #line 2650 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    attr_value_t v1428_ret UNUSED  = SIM_alloc_attr_list((uint32 )v1428_table_size);
    size_t v1428_bank_prefix_len UNUSED  = (uint64 )strlen(_DML_TM__qname___qname(_dev, UPCAST(((__implicit_function_mapped_bank__miss_pattern_bank) {(&_tr_testbank____implicit_function_mapped_bank__miss_pattern_bank), ((_identity_t) {.id = 98, .encoded_index = 0})}), __implicit_function_mapped_bank__miss_pattern_bank, function_mapped_bank.bank.object._qname))) + 1ULL;
    {
        #line 2652 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        int v1430_i UNUSED  = (int32 )0LL;
        #line 2652 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        for (; DML_lt_iu((int64 )v1430_i, v1428_table_size); (int64 )(v1430_i)++)
        #line 2655 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        SIM_attr_list_set_item(&v1428_ret, (uint32 )v1430_i, SIM_make_attr_string((_DML_TM__qname___qname(_dev, UPCAST(v1428_table[(int64 )v1430_i], _register, _conf_attribute.object._qname))) + (uint64 )v1428_bank_prefix_len));
        #line 2652 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 2657 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return v1428_ret;
}
#line 11919 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"

/* testbank.register_view.set_register_value */
static void  _DML_M_testbank__register_view__set_register_value(test_t *_dev, uint32 reg, uint64 val)
#line 2621 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    _register v1432_r UNUSED ;
    #line 2622 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    memset((void *)&v1432_r, 0, sizeof(_register ));
    #line 2624 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 2624 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        _register v1434__ret__out0 UNUSED ;
        #line 2624 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        memset((void *)&v1434__ret__out0, 0, sizeof(_register ));
        #line 2624 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        if (CALL_TRAIT_METHOD(bank, _get_register, _dev, UPCAST(((__implicit_function_mapped_bank__miss_pattern_bank) {(&_tr_testbank____implicit_function_mapped_bank__miss_pattern_bank), ((_identity_t) {.id = 98, .encoded_index = 0})}), __implicit_function_mapped_bank__miss_pattern_bank, function_mapped_bank.bank), reg, &v1434__ret__out0))
        #line 2624 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        goto throw18;
        #line 2624 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v1432_r = v1434__ret__out0;
        #line 11940 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"
    }
    #line 2626 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    if (false) throw18:
    #line 2626 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return;
    #line 2629 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    CALL_TRAIT_METHOD(_set, set, _dev, UPCAST(v1432_r, _register, set._set), val);
    return;
    #line 2630 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 11951 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"

/* testbank.register_view.register_info */
static attr_value_t _DML_M_testbank__register_view__register_info(test_t *_dev, uint32 reg)
#line 2569 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    _register v1436_r UNUSED ;
    #line 2570 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    memset((void *)&v1436_r, 0, sizeof(_register ));
    #line 2572 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 2572 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        _register v1438__ret__out0 UNUSED ;
        #line 2572 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        memset((void *)&v1438__ret__out0, 0, sizeof(_register ));
        #line 2572 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        if (CALL_TRAIT_METHOD(bank, _get_register, _dev, UPCAST(((__implicit_function_mapped_bank__miss_pattern_bank) {(&_tr_testbank____implicit_function_mapped_bank__miss_pattern_bank), ((_identity_t) {.id = 98, .encoded_index = 0})}), __implicit_function_mapped_bank__miss_pattern_bank, function_mapped_bank.bank), reg, &v1438__ret__out0))
        #line 2572 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        goto throw19;
        #line 2572 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v1436_r = v1438__ret__out0;
        #line 11972 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"
    }
    #line 2574 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    if (false) throw19:
    #line 2574 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return SIM_make_attr_nil();
    #line 2577 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    attr_value_t v1436_fields UNUSED  = SIM_alloc_attr_list(_DML_TM_register___num_fields(_dev, v1436_r));
    #line 2580 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    uint32 v1436_idx UNUSED  = (uint32 )0ULL;
    {
        #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        _each_in_t __each_in_expr = _vtable_sequence_param(v1436_r, offsetof(struct __register, fields));
        #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        for (uint32 _outer_idx = 0; _outer_idx < __each_in_expr.num; ++_outer_idx) {
            #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            _vtable_list_t _list = _each__field[__each_in_expr.base_idx + _outer_idx];
            #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            uint32 _num = _list.num / __each_in_expr.array_size;
            #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            uint32 _start = _num * __each_in_expr.array_idx;
            #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            for (uint32 _inner_idx = _start; _inner_idx < _start + _num; ++_inner_idx)
            #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            {
                #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                field v1440_f UNUSED  = {_list.vtable, {_list.id, _inner_idx}};
                #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                {
                    attr_value_t v1441_elem UNUSED  = SIM_make_attr_list((uint32 )4ULL, SIM_make_attr_string(((_DML_TM__qname___qname(_dev, UPCAST(v1440_f, field, object._qname))) + (uint64 )strlen(_DML_TM__qname___qname(_dev, UPCAST(v1436_r, _register, _conf_attribute.object._qname)))) + 1LL), SIM_make_attr_string(VTABLE_PARAM(UPCAST(v1440_f, field, shown_desc), struct _shown_desc, shown_desc) == NULL ? "" : VTABLE_PARAM(UPCAST(v1440_f, field, shown_desc), struct _shown_desc, shown_desc)), SIM_make_attr_uint64((uint64 )VTABLE_PARAM(UPCAST(v1440_f, field, _lsb), struct __lsb, lsb)), SIM_make_attr_uint64(((uint64 )VTABLE_PARAM(UPCAST(v1440_f, field, _lsb), struct __lsb, lsb) + (uint64 )VTABLE_PARAM(UPCAST(v1440_f, field, _bitsize), struct __bitsize, bitsize)) - 1ULL));
                    #line 2591 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                    SIM_attr_list_set_item(&v1436_fields, v1436_idx, v1441_elem);
                    (int64 )(v1436_idx)++;
                }
                #line 12006 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"
            }
            #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        }
        #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 2595 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    attr_value_t v1436_ret UNUSED ;
    #line 2595 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    memset((void *)&v1436_ret, 0, sizeof(attr_value_t ));
    {
        #line 2596 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v1436_ret = SIM_make_attr_list((uint32 )6ULL, SIM_make_attr_string(((_DML_TM__qname___qname(_dev, UPCAST(v1436_r, _register, _conf_attribute.object._qname))) + (uint64 )strlen(_DML_TM__qname___qname(_dev, UPCAST(((__implicit_function_mapped_bank__miss_pattern_bank) {(&_tr_testbank____implicit_function_mapped_bank__miss_pattern_bank), ((_identity_t) {.id = 98, .encoded_index = 0})}), __implicit_function_mapped_bank__miss_pattern_bank, function_mapped_bank.bank.object._qname)))) + 1LL), SIM_make_attr_string(VTABLE_PARAM(UPCAST(v1436_r, _register, shown_desc), struct _shown_desc, shown_desc) == NULL ? "" : VTABLE_PARAM(UPCAST(v1436_r, _register, shown_desc), struct _shown_desc, shown_desc)), SIM_make_attr_uint64((uint64 )(_DML_TM_register___size(v1436_r))), SIM_make_attr_uint64(VTABLE_PARAM(v1436_r, struct __register, offset)), v1436_fields, SIM_make_attr_boolean(0));
        #line 2596 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 2609 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return v1436_ret;
}
#line 12024 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"

/* testbank.register_view.number_of_registers */
static uint32 _DML_M_testbank__register_view__number_of_registers(test_t *_dev)
#line 2566 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return _DML_TM_bank___num_registers(_dev, UPCAST(((__implicit_function_mapped_bank__miss_pattern_bank) {(&_tr_testbank____implicit_function_mapped_bank__miss_pattern_bank), ((_identity_t) {.id = 98, .encoded_index = 0})}), __implicit_function_mapped_bank__miss_pattern_bank, function_mapped_bank.bank));
}
#line 12032 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"

/* testbank.register_view.get_register_value */
static uint64 _DML_M_testbank__register_view__get_register_value(test_t *_dev, uint32 reg)
#line 2611 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    _register v1445_r UNUSED ;
    #line 2612 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    memset((void *)&v1445_r, 0, sizeof(_register ));
    #line 2614 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 2614 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        _register v1447__ret__out0 UNUSED ;
        #line 2614 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        memset((void *)&v1447__ret__out0, 0, sizeof(_register ));
        #line 2614 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        if (CALL_TRAIT_METHOD(bank, _get_register, _dev, UPCAST(((__implicit_function_mapped_bank__miss_pattern_bank) {(&_tr_testbank____implicit_function_mapped_bank__miss_pattern_bank), ((_identity_t) {.id = 98, .encoded_index = 0})}), __implicit_function_mapped_bank__miss_pattern_bank, function_mapped_bank.bank), reg, &v1447__ret__out0))
        #line 2614 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        goto throw20;
        #line 2614 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v1445_r = v1447__ret__out0;
        #line 12053 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"
    }
    #line 2616 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    if (false) throw20:
    #line 2616 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return 0ULL;
    #line 2619 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return CALL_TRAIT_METHOD0(_get, get, _dev, UPCAST(v1445_r, _register, get._get));
}
#line 12062 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"

/* testbank.register_view.description */
static char const *_DML_M_testbank__register_view__description(test_t *_dev)
#line 2557 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 2561 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return "";
}
#line 12071 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"

/* testbank.register_view.big_endian_bitorder */
static bool _DML_M_testbank__register_view__big_endian_bitorder(test_t *_dev)
#line 2563 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return 0;
}
#line 12079 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"

/* testbank.io_memory.operation */
static exception_type_t _DML_M_testbank__io_memory__operation(test_t *_dev, generic_transaction_t *mem_op, map_info_t map_info)
#line 1638 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    if (CALL_TRAIT_METHOD(bank, io_memory_access, _dev, UPCAST(((__implicit_function_mapped_bank__miss_pattern_bank) {(&_tr_testbank____implicit_function_mapped_bank__miss_pattern_bank), ((_identity_t) {.id = 98, .encoded_index = 0})}), __implicit_function_mapped_bank__miss_pattern_bank, function_mapped_bank.bank), mem_op, (SIM_get_mem_op_physical_address(mem_op) - (map_info.base)) + (map_info.start), NULL))
    #line 1644 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return (int32 )0x401LL;
    else
    return (int32 )0x407LL;
    #line 1648 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 12092 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"

/* testbank.instrumentation_order.move_before */
static bool _DML_M_testbank__instrumentation_order__move_before(test_t *_dev, conf_object_t *connection, conf_object_t *before)
#line 2748 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return _move_before(connection, before, &_dev->testbank._connections);
}
#line 12100 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"

/* testbank.instrumentation_order.get_connections */
static attr_value_t _DML_M_testbank__instrumentation_order__get_connections(test_t *_dev)
#line 2744 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return _get_connections(&_dev->testbank._connections);
}
#line 12108 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"

/* testbank.bank_instrumentation_subscribe.remove_connection_callbacks */
static void  _DML_M_testbank__bank_instrumentation_subscribe__remove_connection_callbacks(test_t *_dev, conf_object_t *connection)
#line 2731 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 2733 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    _remove_connection_callbacks(_DML_TM_bank___bank_obj(_dev, UPCAST(((__implicit_function_mapped_bank__miss_pattern_bank) {(&_tr_testbank____implicit_function_mapped_bank__miss_pattern_bank), ((_identity_t) {.id = 98, .encoded_index = 0})}), __implicit_function_mapped_bank__miss_pattern_bank, function_mapped_bank.bank)), connection, &_dev->testbank._connections);
    return;
    #line 2734 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 12119 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"

/* testbank.bank_instrumentation_subscribe.remove_callback */
static void  _DML_M_testbank__bank_instrumentation_subscribe__remove_callback(test_t *_dev, bank_callback_handle_t callback)
#line 2723 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 2728 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    _remove_callback(callback, &_dev->testbank._connections, &_dev->testbank._before_read_callbacks, &_dev->testbank._after_read_callbacks, &_dev->testbank._before_write_callbacks, &_dev->testbank._after_write_callbacks);
    return;
    #line 2729 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 12130 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"

/* testbank.bank_instrumentation_subscribe.register_before_write */
static bank_callback_handle_t _DML_M_testbank__bank_instrumentation_subscribe__register_before_write(test_t *_dev, conf_object_t *connection, uint64 offset, uint64 size, before_write_callback_t before_write, void  *user_data)
#line 2705 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return _register_before_write(_DML_TM_bank___bank_obj(_dev, UPCAST(((__implicit_function_mapped_bank__miss_pattern_bank) {(&_tr_testbank____implicit_function_mapped_bank__miss_pattern_bank), ((_identity_t) {.id = 98, .encoded_index = 0})}), __implicit_function_mapped_bank__miss_pattern_bank, function_mapped_bank.bank)), connection, offset, size, before_write, user_data, &_dev->testbank._connections, &_dev->testbank._before_write_callbacks);
    #line 2710 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 12139 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"

/* testbank.bank_instrumentation_subscribe.register_before_read */
static bank_callback_handle_t _DML_M_testbank__bank_instrumentation_subscribe__register_before_read(test_t *_dev, conf_object_t *connection, uint64 offset, uint64 size, before_read_callback_t before_read, void  *user_data)
#line 2682 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return _register_before_read(_DML_TM_bank___bank_obj(_dev, UPCAST(((__implicit_function_mapped_bank__miss_pattern_bank) {(&_tr_testbank____implicit_function_mapped_bank__miss_pattern_bank), ((_identity_t) {.id = 98, .encoded_index = 0})}), __implicit_function_mapped_bank__miss_pattern_bank, function_mapped_bank.bank)), connection, offset, size, before_read, user_data, &_dev->testbank._connections, &_dev->testbank._before_read_callbacks);
    #line 2687 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 12148 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"

/* testbank.bank_instrumentation_subscribe.register_after_write */
static bank_callback_handle_t _DML_M_testbank__bank_instrumentation_subscribe__register_after_write(test_t *_dev, conf_object_t *connection, uint64 offset, uint64 size, after_write_callback_t after_write, void  *user_data)
#line 2716 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return _register_after_write(_DML_TM_bank___bank_obj(_dev, UPCAST(((__implicit_function_mapped_bank__miss_pattern_bank) {(&_tr_testbank____implicit_function_mapped_bank__miss_pattern_bank), ((_identity_t) {.id = 98, .encoded_index = 0})}), __implicit_function_mapped_bank__miss_pattern_bank, function_mapped_bank.bank)), connection, offset, size, after_write, user_data, &_dev->testbank._connections, &_dev->testbank._after_write_callbacks);
    #line 2721 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 12157 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"

/* testbank.bank_instrumentation_subscribe.register_after_read */
static bank_callback_handle_t _DML_M_testbank__bank_instrumentation_subscribe__register_after_read(test_t *_dev, conf_object_t *connection, uint64 offset, uint64 size, after_read_callback_t after_read, void  *user_data)
#line 2693 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return _register_after_read(_DML_TM_bank___bank_obj(_dev, UPCAST(((__implicit_function_mapped_bank__miss_pattern_bank) {(&_tr_testbank____implicit_function_mapped_bank__miss_pattern_bank), ((_identity_t) {.id = 98, .encoded_index = 0})}), __implicit_function_mapped_bank__miss_pattern_bank, function_mapped_bank.bank)), connection, offset, size, after_read, user_data, &_dev->testbank._connections, &_dev->testbank._after_read_callbacks);
    #line 2698 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 12166 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"

/* testbank.bank_instrumentation_subscribe.enable_connection_callbacks */
static void  _DML_M_testbank__bank_instrumentation_subscribe__enable_connection_callbacks(test_t *_dev, conf_object_t *connection)
#line 2735 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    _enable_connection_callbacks(connection, &_dev->testbank._connections);
    return;
    #line 2737 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 12176 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"

/* testbank.bank_instrumentation_subscribe.disable_connection_callbacks */
static void  _DML_M_testbank__bank_instrumentation_subscribe__disable_connection_callbacks(test_t *_dev, conf_object_t *connection)
#line 2738 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    _disable_connection_callbacks(connection, &_dev->testbank._connections);
    return;
    #line 2740 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 12186 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"

/* regs_with_saved.register_view_read_only.is_read_only */
static bool _DML_M_regs_with_saved__register_view_read_only__is_read_only(test_t *_dev, uint32 reg)
#line 2634 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    _register v1465_r UNUSED ;
    #line 2635 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    memset((void *)&v1465_r, 0, sizeof(_register ));
    #line 2637 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 2637 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        _register v1467__ret__out0 UNUSED ;
        #line 2637 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        memset((void *)&v1467__ret__out0, 0, sizeof(_register ));
        #line 2637 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        if (CALL_TRAIT_METHOD(bank, _get_register, _dev, ((bank) {(&_tr_regs_with_saved__bank), ((_identity_t) {.id = 87, .encoded_index = 0})}), reg, &v1467__ret__out0))
        #line 2637 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        goto throw21;
        #line 2637 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v1465_r = v1467__ret__out0;
        #line 12207 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"
    }
    #line 2639 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    if (false) throw21:
    #line 2639 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return 0;
    #line 2642 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return VTABLE_PARAM(v1465_r, struct __register, _is_read_only);
}
#line 12216 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"

/* regs_with_saved.register_view_catalog.register_offsets */
static attr_value_t _DML_M_regs_with_saved__register_view_catalog__register_offsets(test_t *_dev)
#line 2659 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    _register const *v1469_table UNUSED ;
    #line 2660 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    uint64 v1469_table_size UNUSED ;
    #line 2660 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 2660 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        uint64 v1470__ret__out1 UNUSED  = 0LL;
        #line 2660 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v1469_table = _DML_TM_bank___reginfo_table(((bank) {(&_tr_regs_with_saved__bank), ((_identity_t) {.id = 87, .encoded_index = 0})}), &v1470__ret__out1);
        #line 2660 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v1469_table_size = v1470__ret__out1;
        #line 12233 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"
    }
    #line 2662 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    attr_value_t v1469_ret UNUSED  = SIM_alloc_attr_list((uint32 )v1469_table_size);
    {
        #line 2663 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        int v1471_i UNUSED  = (int32 )0LL;
        #line 2663 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        for (; DML_lt_iu((int64 )v1471_i, v1469_table_size); (int64 )(v1471_i)++)
        #line 2665 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        SIM_attr_list_set_item(&v1469_ret, (uint32 )v1471_i, SIM_make_attr_uint64(VTABLE_PARAM(v1469_table[(int64 )v1471_i], struct __register, offset)));
        #line 2663 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 2667 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return v1469_ret;
}
#line 12249 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"

/* regs_with_saved.register_view_catalog.register_names */
static attr_value_t _DML_M_regs_with_saved__register_view_catalog__register_names(test_t *_dev)
#line 2647 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    _register const *v1473_table UNUSED ;
    #line 2648 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    uint64 v1473_table_size UNUSED ;
    #line 2648 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 2648 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        uint64 v1474__ret__out1 UNUSED  = 0LL;
        #line 2648 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v1473_table = _DML_TM_bank___reginfo_table(((bank) {(&_tr_regs_with_saved__bank), ((_identity_t) {.id = 87, .encoded_index = 0})}), &v1474__ret__out1);
        #line 2648 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v1473_table_size = v1474__ret__out1;
        #line 12266 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"
    }
    #line 2650 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    attr_value_t v1473_ret UNUSED  = SIM_alloc_attr_list((uint32 )v1473_table_size);
    size_t v1473_bank_prefix_len UNUSED  = (uint64 )strlen(_DML_TM__qname___qname(_dev, UPCAST(((bank) {(&_tr_regs_with_saved__bank), ((_identity_t) {.id = 87, .encoded_index = 0})}), bank, object._qname))) + 1ULL;
    {
        #line 2652 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        int v1475_i UNUSED  = (int32 )0LL;
        #line 2652 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        for (; DML_lt_iu((int64 )v1475_i, v1473_table_size); (int64 )(v1475_i)++)
        #line 2655 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        SIM_attr_list_set_item(&v1473_ret, (uint32 )v1475_i, SIM_make_attr_string((_DML_TM__qname___qname(_dev, UPCAST(v1473_table[(int64 )v1475_i], _register, _conf_attribute.object._qname))) + (uint64 )v1473_bank_prefix_len));
        #line 2652 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 2657 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return v1473_ret;
}
#line 12283 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"

/* regs_with_saved.register_view.set_register_value */
static void  _DML_M_regs_with_saved__register_view__set_register_value(test_t *_dev, uint32 reg, uint64 val)
#line 2621 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    _register v1477_r UNUSED ;
    #line 2622 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    memset((void *)&v1477_r, 0, sizeof(_register ));
    #line 2624 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 2624 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        _register v1479__ret__out0 UNUSED ;
        #line 2624 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        memset((void *)&v1479__ret__out0, 0, sizeof(_register ));
        #line 2624 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        if (CALL_TRAIT_METHOD(bank, _get_register, _dev, ((bank) {(&_tr_regs_with_saved__bank), ((_identity_t) {.id = 87, .encoded_index = 0})}), reg, &v1479__ret__out0))
        #line 2624 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        goto throw22;
        #line 2624 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v1477_r = v1479__ret__out0;
        #line 12304 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"
    }
    #line 2626 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    if (false) throw22:
    #line 2626 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return;
    #line 2629 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    CALL_TRAIT_METHOD(_set, set, _dev, UPCAST(v1477_r, _register, set._set), val);
    return;
    #line 2630 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 12315 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"

/* regs_with_saved.register_view.register_info */
static attr_value_t _DML_M_regs_with_saved__register_view__register_info(test_t *_dev, uint32 reg)
#line 2569 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    _register v1481_r UNUSED ;
    #line 2570 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    memset((void *)&v1481_r, 0, sizeof(_register ));
    #line 2572 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 2572 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        _register v1483__ret__out0 UNUSED ;
        #line 2572 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        memset((void *)&v1483__ret__out0, 0, sizeof(_register ));
        #line 2572 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        if (CALL_TRAIT_METHOD(bank, _get_register, _dev, ((bank) {(&_tr_regs_with_saved__bank), ((_identity_t) {.id = 87, .encoded_index = 0})}), reg, &v1483__ret__out0))
        #line 2572 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        goto throw23;
        #line 2572 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v1481_r = v1483__ret__out0;
        #line 12336 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"
    }
    #line 2574 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    if (false) throw23:
    #line 2574 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return SIM_make_attr_nil();
    #line 2577 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    attr_value_t v1481_fields UNUSED  = SIM_alloc_attr_list(_DML_TM_register___num_fields(_dev, v1481_r));
    #line 2580 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    uint32 v1481_idx UNUSED  = (uint32 )0ULL;
    {
        #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        _each_in_t __each_in_expr = _vtable_sequence_param(v1481_r, offsetof(struct __register, fields));
        #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        for (uint32 _outer_idx = 0; _outer_idx < __each_in_expr.num; ++_outer_idx) {
            #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            _vtable_list_t _list = _each__field[__each_in_expr.base_idx + _outer_idx];
            #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            uint32 _num = _list.num / __each_in_expr.array_size;
            #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            uint32 _start = _num * __each_in_expr.array_idx;
            #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            for (uint32 _inner_idx = _start; _inner_idx < _start + _num; ++_inner_idx)
            #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            {
                #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                field v1485_f UNUSED  = {_list.vtable, {_list.id, _inner_idx}};
                #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                {
                    attr_value_t v1486_elem UNUSED  = SIM_make_attr_list((uint32 )4ULL, SIM_make_attr_string(((_DML_TM__qname___qname(_dev, UPCAST(v1485_f, field, object._qname))) + (uint64 )strlen(_DML_TM__qname___qname(_dev, UPCAST(v1481_r, _register, _conf_attribute.object._qname)))) + 1LL), SIM_make_attr_string(VTABLE_PARAM(UPCAST(v1485_f, field, shown_desc), struct _shown_desc, shown_desc) == NULL ? "" : VTABLE_PARAM(UPCAST(v1485_f, field, shown_desc), struct _shown_desc, shown_desc)), SIM_make_attr_uint64((uint64 )VTABLE_PARAM(UPCAST(v1485_f, field, _lsb), struct __lsb, lsb)), SIM_make_attr_uint64(((uint64 )VTABLE_PARAM(UPCAST(v1485_f, field, _lsb), struct __lsb, lsb) + (uint64 )VTABLE_PARAM(UPCAST(v1485_f, field, _bitsize), struct __bitsize, bitsize)) - 1ULL));
                    #line 2591 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                    SIM_attr_list_set_item(&v1481_fields, v1481_idx, v1486_elem);
                    (int64 )(v1481_idx)++;
                }
                #line 12370 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"
            }
            #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        }
        #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 2595 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    attr_value_t v1481_ret UNUSED ;
    #line 2595 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    memset((void *)&v1481_ret, 0, sizeof(attr_value_t ));
    {
        #line 2596 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v1481_ret = SIM_make_attr_list((uint32 )6ULL, SIM_make_attr_string(((_DML_TM__qname___qname(_dev, UPCAST(v1481_r, _register, _conf_attribute.object._qname))) + (uint64 )strlen(_DML_TM__qname___qname(_dev, UPCAST(((bank) {(&_tr_regs_with_saved__bank), ((_identity_t) {.id = 87, .encoded_index = 0})}), bank, object._qname)))) + 1LL), SIM_make_attr_string(VTABLE_PARAM(UPCAST(v1481_r, _register, shown_desc), struct _shown_desc, shown_desc) == NULL ? "" : VTABLE_PARAM(UPCAST(v1481_r, _register, shown_desc), struct _shown_desc, shown_desc)), SIM_make_attr_uint64((uint64 )(_DML_TM_register___size(v1481_r))), SIM_make_attr_uint64(VTABLE_PARAM(v1481_r, struct __register, offset)), v1481_fields, SIM_make_attr_boolean(0));
        #line 2596 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 2609 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return v1481_ret;
}
#line 12388 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"

/* regs_with_saved.register_view.number_of_registers */
static uint32 _DML_M_regs_with_saved__register_view__number_of_registers(test_t *_dev)
#line 2566 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return _DML_TM_bank___num_registers(_dev, ((bank) {(&_tr_regs_with_saved__bank), ((_identity_t) {.id = 87, .encoded_index = 0})}));
}
#line 12396 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"

/* regs_with_saved.register_view.get_register_value */
static uint64 _DML_M_regs_with_saved__register_view__get_register_value(test_t *_dev, uint32 reg)
#line 2611 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    _register v1490_r UNUSED ;
    #line 2612 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    memset((void *)&v1490_r, 0, sizeof(_register ));
    #line 2614 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 2614 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        _register v1492__ret__out0 UNUSED ;
        #line 2614 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        memset((void *)&v1492__ret__out0, 0, sizeof(_register ));
        #line 2614 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        if (CALL_TRAIT_METHOD(bank, _get_register, _dev, ((bank) {(&_tr_regs_with_saved__bank), ((_identity_t) {.id = 87, .encoded_index = 0})}), reg, &v1492__ret__out0))
        #line 2614 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        goto throw24;
        #line 2614 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v1490_r = v1492__ret__out0;
        #line 12417 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"
    }
    #line 2616 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    if (false) throw24:
    #line 2616 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return 0ULL;
    #line 2619 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return CALL_TRAIT_METHOD0(_get, get, _dev, UPCAST(v1490_r, _register, get._get));
}
#line 12426 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"

/* regs_with_saved.register_view.description */
static char const *_DML_M_regs_with_saved__register_view__description(test_t *_dev)
#line 2557 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 2561 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return "";
}
#line 12435 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"

/* regs_with_saved.register_view.big_endian_bitorder */
static bool _DML_M_regs_with_saved__register_view__big_endian_bitorder(test_t *_dev)
#line 2563 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return 0;
}
#line 12443 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"

/* regs_with_saved.io_memory.operation */
static exception_type_t _DML_M_regs_with_saved__io_memory__operation(test_t *_dev, generic_transaction_t *mem_op, map_info_t map_info)
#line 1638 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    if (CALL_TRAIT_METHOD(bank, io_memory_access, _dev, ((bank) {(&_tr_regs_with_saved__bank), ((_identity_t) {.id = 87, .encoded_index = 0})}), mem_op, (SIM_get_mem_op_physical_address(mem_op) - (map_info.base)) + (map_info.start), NULL))
    #line 1644 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return (int32 )0x401LL;
    else
    return (int32 )0x407LL;
    #line 1648 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 12456 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"

/* regs_with_saved.instrumentation_order.move_before */
static bool _DML_M_regs_with_saved__instrumentation_order__move_before(test_t *_dev, conf_object_t *connection, conf_object_t *before)
#line 2748 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return _move_before(connection, before, &_dev->regs_with_saved._connections);
}
#line 12464 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"

/* regs_with_saved.instrumentation_order.get_connections */
static attr_value_t _DML_M_regs_with_saved__instrumentation_order__get_connections(test_t *_dev)
#line 2744 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return _get_connections(&_dev->regs_with_saved._connections);
}
#line 12472 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"

/* regs_with_saved.bank_instrumentation_subscribe.remove_connection_callbacks */
static void  _DML_M_regs_with_saved__bank_instrumentation_subscribe__remove_connection_callbacks(test_t *_dev, conf_object_t *connection)
#line 2731 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 2733 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    _remove_connection_callbacks(_DML_TM_bank___bank_obj(_dev, ((bank) {(&_tr_regs_with_saved__bank), ((_identity_t) {.id = 87, .encoded_index = 0})})), connection, &_dev->regs_with_saved._connections);
    return;
    #line 2734 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 12483 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"

/* regs_with_saved.bank_instrumentation_subscribe.remove_callback */
static void  _DML_M_regs_with_saved__bank_instrumentation_subscribe__remove_callback(test_t *_dev, bank_callback_handle_t callback)
#line 2723 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 2728 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    _remove_callback(callback, &_dev->regs_with_saved._connections, &_dev->regs_with_saved._before_read_callbacks, &_dev->regs_with_saved._after_read_callbacks, &_dev->regs_with_saved._before_write_callbacks, &_dev->regs_with_saved._after_write_callbacks);
    return;
    #line 2729 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 12494 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"

/* regs_with_saved.bank_instrumentation_subscribe.register_before_write */
static bank_callback_handle_t _DML_M_regs_with_saved__bank_instrumentation_subscribe__register_before_write(test_t *_dev, conf_object_t *connection, uint64 offset, uint64 size, before_write_callback_t before_write, void  *user_data)
#line 2705 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return _register_before_write(_DML_TM_bank___bank_obj(_dev, ((bank) {(&_tr_regs_with_saved__bank), ((_identity_t) {.id = 87, .encoded_index = 0})})), connection, offset, size, before_write, user_data, &_dev->regs_with_saved._connections, &_dev->regs_with_saved._before_write_callbacks);
    #line 2710 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 12503 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"

/* regs_with_saved.bank_instrumentation_subscribe.register_before_read */
static bank_callback_handle_t _DML_M_regs_with_saved__bank_instrumentation_subscribe__register_before_read(test_t *_dev, conf_object_t *connection, uint64 offset, uint64 size, before_read_callback_t before_read, void  *user_data)
#line 2682 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return _register_before_read(_DML_TM_bank___bank_obj(_dev, ((bank) {(&_tr_regs_with_saved__bank), ((_identity_t) {.id = 87, .encoded_index = 0})})), connection, offset, size, before_read, user_data, &_dev->regs_with_saved._connections, &_dev->regs_with_saved._before_read_callbacks);
    #line 2687 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 12512 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"

/* regs_with_saved.bank_instrumentation_subscribe.register_after_write */
static bank_callback_handle_t _DML_M_regs_with_saved__bank_instrumentation_subscribe__register_after_write(test_t *_dev, conf_object_t *connection, uint64 offset, uint64 size, after_write_callback_t after_write, void  *user_data)
#line 2716 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return _register_after_write(_DML_TM_bank___bank_obj(_dev, ((bank) {(&_tr_regs_with_saved__bank), ((_identity_t) {.id = 87, .encoded_index = 0})})), connection, offset, size, after_write, user_data, &_dev->regs_with_saved._connections, &_dev->regs_with_saved._after_write_callbacks);
    #line 2721 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 12521 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"

/* regs_with_saved.bank_instrumentation_subscribe.register_after_read */
static bank_callback_handle_t _DML_M_regs_with_saved__bank_instrumentation_subscribe__register_after_read(test_t *_dev, conf_object_t *connection, uint64 offset, uint64 size, after_read_callback_t after_read, void  *user_data)
#line 2693 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return _register_after_read(_DML_TM_bank___bank_obj(_dev, ((bank) {(&_tr_regs_with_saved__bank), ((_identity_t) {.id = 87, .encoded_index = 0})})), connection, offset, size, after_read, user_data, &_dev->regs_with_saved._connections, &_dev->regs_with_saved._after_read_callbacks);
    #line 2698 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 12530 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"

/* regs_with_saved.bank_instrumentation_subscribe.enable_connection_callbacks */
static void  _DML_M_regs_with_saved__bank_instrumentation_subscribe__enable_connection_callbacks(test_t *_dev, conf_object_t *connection)
#line 2735 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    _enable_connection_callbacks(connection, &_dev->regs_with_saved._connections);
    return;
    #line 2737 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 12540 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"

/* regs_with_saved.bank_instrumentation_subscribe.disable_connection_callbacks */
static void  _DML_M_regs_with_saved__bank_instrumentation_subscribe__disable_connection_callbacks(test_t *_dev, conf_object_t *connection)
#line 2738 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    _disable_connection_callbacks(connection, &_dev->regs_with_saved._connections);
    return;
    #line 2740 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 12550 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"

/* regs.register_view_read_only.is_read_only */
static bool _DML_M_regs__register_view_read_only__is_read_only(test_t *_dev, uint32 reg)
#line 2634 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    _register v1510_r UNUSED ;
    #line 2635 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    memset((void *)&v1510_r, 0, sizeof(_register ));
    #line 2637 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 2637 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        _register v1512__ret__out0 UNUSED ;
        #line 2637 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        memset((void *)&v1512__ret__out0, 0, sizeof(_register ));
        #line 2637 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        if (CALL_TRAIT_METHOD(bank, _get_register, _dev, ((bank) {(&_tr_regs__bank), ((_identity_t) {.id = 77, .encoded_index = 0})}), reg, &v1512__ret__out0))
        #line 2637 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        goto throw25;
        #line 2637 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v1510_r = v1512__ret__out0;
        #line 12571 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"
    }
    #line 2639 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    if (false) throw25:
    #line 2639 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return 0;
    #line 2642 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return VTABLE_PARAM(v1510_r, struct __register, _is_read_only);
}
#line 12580 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"

/* regs.register_view_catalog.register_offsets */
static attr_value_t _DML_M_regs__register_view_catalog__register_offsets(test_t *_dev)
#line 2659 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    _register const *v1514_table UNUSED ;
    #line 2660 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    uint64 v1514_table_size UNUSED ;
    #line 2660 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 2660 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        uint64 v1515__ret__out1 UNUSED  = 0LL;
        #line 2660 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v1514_table = _DML_TM_bank___reginfo_table(((bank) {(&_tr_regs__bank), ((_identity_t) {.id = 77, .encoded_index = 0})}), &v1515__ret__out1);
        #line 2660 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v1514_table_size = v1515__ret__out1;
        #line 12597 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"
    }
    #line 2662 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    attr_value_t v1514_ret UNUSED  = SIM_alloc_attr_list((uint32 )v1514_table_size);
    {
        #line 2663 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        int v1516_i UNUSED  = (int32 )0LL;
        #line 2663 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        for (; DML_lt_iu((int64 )v1516_i, v1514_table_size); (int64 )(v1516_i)++)
        #line 2665 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        SIM_attr_list_set_item(&v1514_ret, (uint32 )v1516_i, SIM_make_attr_uint64(VTABLE_PARAM(v1514_table[(int64 )v1516_i], struct __register, offset)));
        #line 2663 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 2667 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return v1514_ret;
}
#line 12613 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"

/* regs.register_view_catalog.register_names */
static attr_value_t _DML_M_regs__register_view_catalog__register_names(test_t *_dev)
#line 2647 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    _register const *v1518_table UNUSED ;
    #line 2648 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    uint64 v1518_table_size UNUSED ;
    #line 2648 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 2648 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        uint64 v1519__ret__out1 UNUSED  = 0LL;
        #line 2648 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v1518_table = _DML_TM_bank___reginfo_table(((bank) {(&_tr_regs__bank), ((_identity_t) {.id = 77, .encoded_index = 0})}), &v1519__ret__out1);
        #line 2648 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v1518_table_size = v1519__ret__out1;
        #line 12630 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"
    }
    #line 2650 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    attr_value_t v1518_ret UNUSED  = SIM_alloc_attr_list((uint32 )v1518_table_size);
    size_t v1518_bank_prefix_len UNUSED  = (uint64 )strlen(_DML_TM__qname___qname(_dev, UPCAST(((bank) {(&_tr_regs__bank), ((_identity_t) {.id = 77, .encoded_index = 0})}), bank, object._qname))) + 1ULL;
    {
        #line 2652 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        int v1520_i UNUSED  = (int32 )0LL;
        #line 2652 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        for (; DML_lt_iu((int64 )v1520_i, v1518_table_size); (int64 )(v1520_i)++)
        #line 2655 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        SIM_attr_list_set_item(&v1518_ret, (uint32 )v1520_i, SIM_make_attr_string((_DML_TM__qname___qname(_dev, UPCAST(v1518_table[(int64 )v1520_i], _register, _conf_attribute.object._qname))) + (uint64 )v1518_bank_prefix_len));
        #line 2652 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 2657 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return v1518_ret;
}
#line 12647 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"

/* regs.register_view.set_register_value */
static void  _DML_M_regs__register_view__set_register_value(test_t *_dev, uint32 reg, uint64 val)
#line 2621 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    _register v1522_r UNUSED ;
    #line 2622 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    memset((void *)&v1522_r, 0, sizeof(_register ));
    #line 2624 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 2624 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        _register v1524__ret__out0 UNUSED ;
        #line 2624 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        memset((void *)&v1524__ret__out0, 0, sizeof(_register ));
        #line 2624 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        if (CALL_TRAIT_METHOD(bank, _get_register, _dev, ((bank) {(&_tr_regs__bank), ((_identity_t) {.id = 77, .encoded_index = 0})}), reg, &v1524__ret__out0))
        #line 2624 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        goto throw26;
        #line 2624 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v1522_r = v1524__ret__out0;
        #line 12668 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"
    }
    #line 2626 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    if (false) throw26:
    #line 2626 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return;
    #line 2629 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    CALL_TRAIT_METHOD(_set, set, _dev, UPCAST(v1522_r, _register, set._set), val);
    return;
    #line 2630 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 12679 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"

/* regs.register_view.register_info */
static attr_value_t _DML_M_regs__register_view__register_info(test_t *_dev, uint32 reg)
#line 2569 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    _register v1526_r UNUSED ;
    #line 2570 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    memset((void *)&v1526_r, 0, sizeof(_register ));
    #line 2572 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 2572 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        _register v1528__ret__out0 UNUSED ;
        #line 2572 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        memset((void *)&v1528__ret__out0, 0, sizeof(_register ));
        #line 2572 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        if (CALL_TRAIT_METHOD(bank, _get_register, _dev, ((bank) {(&_tr_regs__bank), ((_identity_t) {.id = 77, .encoded_index = 0})}), reg, &v1528__ret__out0))
        #line 2572 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        goto throw27;
        #line 2572 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v1526_r = v1528__ret__out0;
        #line 12700 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"
    }
    #line 2574 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    if (false) throw27:
    #line 2574 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return SIM_make_attr_nil();
    #line 2577 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    attr_value_t v1526_fields UNUSED  = SIM_alloc_attr_list(_DML_TM_register___num_fields(_dev, v1526_r));
    #line 2580 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    uint32 v1526_idx UNUSED  = (uint32 )0ULL;
    {
        #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        _each_in_t __each_in_expr = _vtable_sequence_param(v1526_r, offsetof(struct __register, fields));
        #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        for (uint32 _outer_idx = 0; _outer_idx < __each_in_expr.num; ++_outer_idx) {
            #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            _vtable_list_t _list = _each__field[__each_in_expr.base_idx + _outer_idx];
            #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            uint32 _num = _list.num / __each_in_expr.array_size;
            #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            uint32 _start = _num * __each_in_expr.array_idx;
            #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            for (uint32 _inner_idx = _start; _inner_idx < _start + _num; ++_inner_idx)
            #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            {
                #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                field v1530_f UNUSED  = {_list.vtable, {_list.id, _inner_idx}};
                #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                {
                    attr_value_t v1531_elem UNUSED  = SIM_make_attr_list((uint32 )4ULL, SIM_make_attr_string(((_DML_TM__qname___qname(_dev, UPCAST(v1530_f, field, object._qname))) + (uint64 )strlen(_DML_TM__qname___qname(_dev, UPCAST(v1526_r, _register, _conf_attribute.object._qname)))) + 1LL), SIM_make_attr_string(VTABLE_PARAM(UPCAST(v1530_f, field, shown_desc), struct _shown_desc, shown_desc) == NULL ? "" : VTABLE_PARAM(UPCAST(v1530_f, field, shown_desc), struct _shown_desc, shown_desc)), SIM_make_attr_uint64((uint64 )VTABLE_PARAM(UPCAST(v1530_f, field, _lsb), struct __lsb, lsb)), SIM_make_attr_uint64(((uint64 )VTABLE_PARAM(UPCAST(v1530_f, field, _lsb), struct __lsb, lsb) + (uint64 )VTABLE_PARAM(UPCAST(v1530_f, field, _bitsize), struct __bitsize, bitsize)) - 1ULL));
                    #line 2591 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                    SIM_attr_list_set_item(&v1526_fields, v1526_idx, v1531_elem);
                    (int64 )(v1526_idx)++;
                }
                #line 12734 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"
            }
            #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        }
        #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 2595 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    attr_value_t v1526_ret UNUSED ;
    #line 2595 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    memset((void *)&v1526_ret, 0, sizeof(attr_value_t ));
    {
        #line 2596 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v1526_ret = SIM_make_attr_list((uint32 )6ULL, SIM_make_attr_string(((_DML_TM__qname___qname(_dev, UPCAST(v1526_r, _register, _conf_attribute.object._qname))) + (uint64 )strlen(_DML_TM__qname___qname(_dev, UPCAST(((bank) {(&_tr_regs__bank), ((_identity_t) {.id = 77, .encoded_index = 0})}), bank, object._qname)))) + 1LL), SIM_make_attr_string(VTABLE_PARAM(UPCAST(v1526_r, _register, shown_desc), struct _shown_desc, shown_desc) == NULL ? "" : VTABLE_PARAM(UPCAST(v1526_r, _register, shown_desc), struct _shown_desc, shown_desc)), SIM_make_attr_uint64((uint64 )(_DML_TM_register___size(v1526_r))), SIM_make_attr_uint64(VTABLE_PARAM(v1526_r, struct __register, offset)), v1526_fields, SIM_make_attr_boolean(0));
        #line 2596 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 2609 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return v1526_ret;
}
#line 12752 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"

/* regs.register_view.number_of_registers */
static uint32 _DML_M_regs__register_view__number_of_registers(test_t *_dev)
#line 2566 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return _DML_TM_bank___num_registers(_dev, ((bank) {(&_tr_regs__bank), ((_identity_t) {.id = 77, .encoded_index = 0})}));
}
#line 12760 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"

/* regs.register_view.get_register_value */
static uint64 _DML_M_regs__register_view__get_register_value(test_t *_dev, uint32 reg)
#line 2611 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    _register v1535_r UNUSED ;
    #line 2612 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    memset((void *)&v1535_r, 0, sizeof(_register ));
    #line 2614 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 2614 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        _register v1537__ret__out0 UNUSED ;
        #line 2614 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        memset((void *)&v1537__ret__out0, 0, sizeof(_register ));
        #line 2614 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        if (CALL_TRAIT_METHOD(bank, _get_register, _dev, ((bank) {(&_tr_regs__bank), ((_identity_t) {.id = 77, .encoded_index = 0})}), reg, &v1537__ret__out0))
        #line 2614 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        goto throw28;
        #line 2614 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v1535_r = v1537__ret__out0;
        #line 12781 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"
    }
    #line 2616 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    if (false) throw28:
    #line 2616 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return 0ULL;
    #line 2619 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return CALL_TRAIT_METHOD0(_get, get, _dev, UPCAST(v1535_r, _register, get._get));
}
#line 12790 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"

/* regs.register_view.description */
static char const *_DML_M_regs__register_view__description(test_t *_dev)
#line 2557 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 2561 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return "";
}
#line 12799 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"

/* regs.register_view.big_endian_bitorder */
static bool _DML_M_regs__register_view__big_endian_bitorder(test_t *_dev)
#line 2563 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return 0;
}
#line 12807 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"

/* regs.io_memory.operation */
static exception_type_t _DML_M_regs__io_memory__operation(test_t *_dev, generic_transaction_t *mem_op, map_info_t map_info)
#line 1638 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    if (CALL_TRAIT_METHOD(bank, io_memory_access, _dev, ((bank) {(&_tr_regs__bank), ((_identity_t) {.id = 77, .encoded_index = 0})}), mem_op, (SIM_get_mem_op_physical_address(mem_op) - (map_info.base)) + (map_info.start), NULL))
    #line 1644 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return (int32 )0x401LL;
    else
    return (int32 )0x407LL;
    #line 1648 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 12820 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"

/* regs.instrumentation_order.move_before */
static bool _DML_M_regs__instrumentation_order__move_before(test_t *_dev, conf_object_t *connection, conf_object_t *before)
#line 2748 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return _move_before(connection, before, &_dev->regs._connections);
}
#line 12828 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"

/* regs.instrumentation_order.get_connections */
static attr_value_t _DML_M_regs__instrumentation_order__get_connections(test_t *_dev)
#line 2744 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return _get_connections(&_dev->regs._connections);
}
#line 12836 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"

/* regs.bank_instrumentation_subscribe.remove_connection_callbacks */
static void  _DML_M_regs__bank_instrumentation_subscribe__remove_connection_callbacks(test_t *_dev, conf_object_t *connection)
#line 2731 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 2733 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    _remove_connection_callbacks(_DML_TM_bank___bank_obj(_dev, ((bank) {(&_tr_regs__bank), ((_identity_t) {.id = 77, .encoded_index = 0})})), connection, &_dev->regs._connections);
    return;
    #line 2734 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 12847 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"

/* regs.bank_instrumentation_subscribe.remove_callback */
static void  _DML_M_regs__bank_instrumentation_subscribe__remove_callback(test_t *_dev, bank_callback_handle_t callback)
#line 2723 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 2728 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    _remove_callback(callback, &_dev->regs._connections, &_dev->regs._before_read_callbacks, &_dev->regs._after_read_callbacks, &_dev->regs._before_write_callbacks, &_dev->regs._after_write_callbacks);
    return;
    #line 2729 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 12858 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"

/* regs.bank_instrumentation_subscribe.register_before_write */
static bank_callback_handle_t _DML_M_regs__bank_instrumentation_subscribe__register_before_write(test_t *_dev, conf_object_t *connection, uint64 offset, uint64 size, before_write_callback_t before_write, void  *user_data)
#line 2705 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return _register_before_write(_DML_TM_bank___bank_obj(_dev, ((bank) {(&_tr_regs__bank), ((_identity_t) {.id = 77, .encoded_index = 0})})), connection, offset, size, before_write, user_data, &_dev->regs._connections, &_dev->regs._before_write_callbacks);
    #line 2710 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 12867 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"

/* regs.bank_instrumentation_subscribe.register_before_read */
static bank_callback_handle_t _DML_M_regs__bank_instrumentation_subscribe__register_before_read(test_t *_dev, conf_object_t *connection, uint64 offset, uint64 size, before_read_callback_t before_read, void  *user_data)
#line 2682 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return _register_before_read(_DML_TM_bank___bank_obj(_dev, ((bank) {(&_tr_regs__bank), ((_identity_t) {.id = 77, .encoded_index = 0})})), connection, offset, size, before_read, user_data, &_dev->regs._connections, &_dev->regs._before_read_callbacks);
    #line 2687 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 12876 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"

/* regs.bank_instrumentation_subscribe.register_after_write */
static bank_callback_handle_t _DML_M_regs__bank_instrumentation_subscribe__register_after_write(test_t *_dev, conf_object_t *connection, uint64 offset, uint64 size, after_write_callback_t after_write, void  *user_data)
#line 2716 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return _register_after_write(_DML_TM_bank___bank_obj(_dev, ((bank) {(&_tr_regs__bank), ((_identity_t) {.id = 77, .encoded_index = 0})})), connection, offset, size, after_write, user_data, &_dev->regs._connections, &_dev->regs._after_write_callbacks);
    #line 2721 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 12885 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"

/* regs.bank_instrumentation_subscribe.register_after_read */
static bank_callback_handle_t _DML_M_regs__bank_instrumentation_subscribe__register_after_read(test_t *_dev, conf_object_t *connection, uint64 offset, uint64 size, after_read_callback_t after_read, void  *user_data)
#line 2693 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return _register_after_read(_DML_TM_bank___bank_obj(_dev, ((bank) {(&_tr_regs__bank), ((_identity_t) {.id = 77, .encoded_index = 0})})), connection, offset, size, after_read, user_data, &_dev->regs._connections, &_dev->regs._after_read_callbacks);
    #line 2698 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 12894 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"

/* regs.bank_instrumentation_subscribe.enable_connection_callbacks */
static void  _DML_M_regs__bank_instrumentation_subscribe__enable_connection_callbacks(test_t *_dev, conf_object_t *connection)
#line 2735 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    _enable_connection_callbacks(connection, &_dev->regs._connections);
    return;
    #line 2737 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 12904 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"

/* regs.bank_instrumentation_subscribe.disable_connection_callbacks */
static void  _DML_M_regs__bank_instrumentation_subscribe__disable_connection_callbacks(test_t *_dev, conf_object_t *connection)
#line 2738 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    _disable_connection_callbacks(connection, &_dev->regs._connections);
    return;
    #line 2740 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 12914 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"

/* overridden_bank.register_view_read_only.is_read_only */
static bool _DML_M_overridden_bank__register_view_read_only__is_read_only(test_t *_dev, uint32 reg)
#line 2634 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    _register v1555_r UNUSED ;
    #line 2635 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    memset((void *)&v1555_r, 0, sizeof(_register ));
    #line 2637 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 2637 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        _register v1557__ret__out0 UNUSED ;
        #line 2637 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        memset((void *)&v1557__ret__out0, 0, sizeof(_register ));
        #line 2637 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        if (CALL_TRAIT_METHOD(bank, _get_register, _dev, ((bank) {(&_tr_overridden_bank__bank), ((_identity_t) {.id = 63, .encoded_index = 0})}), reg, &v1557__ret__out0))
        #line 2637 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        goto throw29;
        #line 2637 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v1555_r = v1557__ret__out0;
        #line 12935 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"
    }
    #line 2639 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    if (false) throw29:
    #line 2639 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return 0;
    #line 2642 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return VTABLE_PARAM(v1555_r, struct __register, _is_read_only);
}
#line 12944 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"

/* overridden_bank.register_view_catalog.register_offsets */
static attr_value_t _DML_M_overridden_bank__register_view_catalog__register_offsets(test_t *_dev)
#line 2659 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    _register const *v1559_table UNUSED ;
    #line 2660 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    uint64 v1559_table_size UNUSED ;
    #line 2660 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 2660 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        uint64 v1560__ret__out1 UNUSED  = 0LL;
        #line 2660 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v1559_table = _DML_TM_bank___reginfo_table(((bank) {(&_tr_overridden_bank__bank), ((_identity_t) {.id = 63, .encoded_index = 0})}), &v1560__ret__out1);
        #line 2660 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v1559_table_size = v1560__ret__out1;
        #line 12961 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"
    }
    #line 2662 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    attr_value_t v1559_ret UNUSED  = SIM_alloc_attr_list((uint32 )v1559_table_size);
    {
        #line 2663 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        int v1561_i UNUSED  = (int32 )0LL;
        #line 2663 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        for (; DML_lt_iu((int64 )v1561_i, v1559_table_size); (int64 )(v1561_i)++)
        #line 2665 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        SIM_attr_list_set_item(&v1559_ret, (uint32 )v1561_i, SIM_make_attr_uint64(VTABLE_PARAM(v1559_table[(int64 )v1561_i], struct __register, offset)));
        #line 2663 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 2667 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return v1559_ret;
}
#line 12977 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"

/* overridden_bank.register_view_catalog.register_names */
static attr_value_t _DML_M_overridden_bank__register_view_catalog__register_names(test_t *_dev)
#line 2647 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    _register const *v1563_table UNUSED ;
    #line 2648 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    uint64 v1563_table_size UNUSED ;
    #line 2648 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 2648 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        uint64 v1564__ret__out1 UNUSED  = 0LL;
        #line 2648 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v1563_table = _DML_TM_bank___reginfo_table(((bank) {(&_tr_overridden_bank__bank), ((_identity_t) {.id = 63, .encoded_index = 0})}), &v1564__ret__out1);
        #line 2648 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v1563_table_size = v1564__ret__out1;
        #line 12994 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"
    }
    #line 2650 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    attr_value_t v1563_ret UNUSED  = SIM_alloc_attr_list((uint32 )v1563_table_size);
    size_t v1563_bank_prefix_len UNUSED  = (uint64 )strlen(_DML_TM__qname___qname(_dev, UPCAST(((bank) {(&_tr_overridden_bank__bank), ((_identity_t) {.id = 63, .encoded_index = 0})}), bank, object._qname))) + 1ULL;
    {
        #line 2652 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        int v1565_i UNUSED  = (int32 )0LL;
        #line 2652 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        for (; DML_lt_iu((int64 )v1565_i, v1563_table_size); (int64 )(v1565_i)++)
        #line 2655 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        SIM_attr_list_set_item(&v1563_ret, (uint32 )v1565_i, SIM_make_attr_string((_DML_TM__qname___qname(_dev, UPCAST(v1563_table[(int64 )v1565_i], _register, _conf_attribute.object._qname))) + (uint64 )v1563_bank_prefix_len));
        #line 2652 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 2657 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return v1563_ret;
}
#line 13011 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"

/* overridden_bank.register_view.set_register_value */
static void  _DML_M_overridden_bank__register_view__set_register_value(test_t *_dev, uint32 reg, uint64 val)
#line 2621 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    _register v1567_r UNUSED ;
    #line 2622 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    memset((void *)&v1567_r, 0, sizeof(_register ));
    #line 2624 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 2624 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        _register v1569__ret__out0 UNUSED ;
        #line 2624 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        memset((void *)&v1569__ret__out0, 0, sizeof(_register ));
        #line 2624 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        if (CALL_TRAIT_METHOD(bank, _get_register, _dev, ((bank) {(&_tr_overridden_bank__bank), ((_identity_t) {.id = 63, .encoded_index = 0})}), reg, &v1569__ret__out0))
        #line 2624 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        goto throw30;
        #line 2624 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v1567_r = v1569__ret__out0;
        #line 13032 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"
    }
    #line 2626 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    if (false) throw30:
    #line 2626 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return;
    #line 2629 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    CALL_TRAIT_METHOD(_set, set, _dev, UPCAST(v1567_r, _register, set._set), val);
    return;
    #line 2630 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 13043 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"

/* overridden_bank.register_view.register_info */
static attr_value_t _DML_M_overridden_bank__register_view__register_info(test_t *_dev, uint32 reg)
#line 2569 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    _register v1571_r UNUSED ;
    #line 2570 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    memset((void *)&v1571_r, 0, sizeof(_register ));
    #line 2572 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 2572 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        _register v1573__ret__out0 UNUSED ;
        #line 2572 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        memset((void *)&v1573__ret__out0, 0, sizeof(_register ));
        #line 2572 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        if (CALL_TRAIT_METHOD(bank, _get_register, _dev, ((bank) {(&_tr_overridden_bank__bank), ((_identity_t) {.id = 63, .encoded_index = 0})}), reg, &v1573__ret__out0))
        #line 2572 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        goto throw31;
        #line 2572 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v1571_r = v1573__ret__out0;
        #line 13064 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"
    }
    #line 2574 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    if (false) throw31:
    #line 2574 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return SIM_make_attr_nil();
    #line 2577 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    attr_value_t v1571_fields UNUSED  = SIM_alloc_attr_list(_DML_TM_register___num_fields(_dev, v1571_r));
    #line 2580 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    uint32 v1571_idx UNUSED  = (uint32 )0ULL;
    {
        #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        _each_in_t __each_in_expr = _vtable_sequence_param(v1571_r, offsetof(struct __register, fields));
        #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        for (uint32 _outer_idx = 0; _outer_idx < __each_in_expr.num; ++_outer_idx) {
            #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            _vtable_list_t _list = _each__field[__each_in_expr.base_idx + _outer_idx];
            #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            uint32 _num = _list.num / __each_in_expr.array_size;
            #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            uint32 _start = _num * __each_in_expr.array_idx;
            #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            for (uint32 _inner_idx = _start; _inner_idx < _start + _num; ++_inner_idx)
            #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            {
                #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                field v1575_f UNUSED  = {_list.vtable, {_list.id, _inner_idx}};
                #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                {
                    attr_value_t v1576_elem UNUSED  = SIM_make_attr_list((uint32 )4ULL, SIM_make_attr_string(((_DML_TM__qname___qname(_dev, UPCAST(v1575_f, field, object._qname))) + (uint64 )strlen(_DML_TM__qname___qname(_dev, UPCAST(v1571_r, _register, _conf_attribute.object._qname)))) + 1LL), SIM_make_attr_string(VTABLE_PARAM(UPCAST(v1575_f, field, shown_desc), struct _shown_desc, shown_desc) == NULL ? "" : VTABLE_PARAM(UPCAST(v1575_f, field, shown_desc), struct _shown_desc, shown_desc)), SIM_make_attr_uint64((uint64 )VTABLE_PARAM(UPCAST(v1575_f, field, _lsb), struct __lsb, lsb)), SIM_make_attr_uint64(((uint64 )VTABLE_PARAM(UPCAST(v1575_f, field, _lsb), struct __lsb, lsb) + (uint64 )VTABLE_PARAM(UPCAST(v1575_f, field, _bitsize), struct __bitsize, bitsize)) - 1ULL));
                    #line 2591 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                    SIM_attr_list_set_item(&v1571_fields, v1571_idx, v1576_elem);
                    (int64 )(v1571_idx)++;
                }
                #line 13098 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"
            }
            #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        }
        #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 2595 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    attr_value_t v1571_ret UNUSED ;
    #line 2595 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    memset((void *)&v1571_ret, 0, sizeof(attr_value_t ));
    {
        #line 2596 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v1571_ret = SIM_make_attr_list((uint32 )6ULL, SIM_make_attr_string(((_DML_TM__qname___qname(_dev, UPCAST(v1571_r, _register, _conf_attribute.object._qname))) + (uint64 )strlen(_DML_TM__qname___qname(_dev, UPCAST(((bank) {(&_tr_overridden_bank__bank), ((_identity_t) {.id = 63, .encoded_index = 0})}), bank, object._qname)))) + 1LL), SIM_make_attr_string(VTABLE_PARAM(UPCAST(v1571_r, _register, shown_desc), struct _shown_desc, shown_desc) == NULL ? "" : VTABLE_PARAM(UPCAST(v1571_r, _register, shown_desc), struct _shown_desc, shown_desc)), SIM_make_attr_uint64((uint64 )(_DML_TM_register___size(v1571_r))), SIM_make_attr_uint64(VTABLE_PARAM(v1571_r, struct __register, offset)), v1571_fields, SIM_make_attr_boolean(0));
        #line 2596 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 2609 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return v1571_ret;
}
#line 13116 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"

/* overridden_bank.register_view.number_of_registers */
static uint32 _DML_M_overridden_bank__register_view__number_of_registers(test_t *_dev)
#line 2566 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return _DML_TM_bank___num_registers(_dev, ((bank) {(&_tr_overridden_bank__bank), ((_identity_t) {.id = 63, .encoded_index = 0})}));
}
#line 13124 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"

/* overridden_bank.register_view.get_register_value */
static uint64 _DML_M_overridden_bank__register_view__get_register_value(test_t *_dev, uint32 reg)
#line 2611 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    _register v1580_r UNUSED ;
    #line 2612 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    memset((void *)&v1580_r, 0, sizeof(_register ));
    #line 2614 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 2614 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        _register v1582__ret__out0 UNUSED ;
        #line 2614 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        memset((void *)&v1582__ret__out0, 0, sizeof(_register ));
        #line 2614 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        if (CALL_TRAIT_METHOD(bank, _get_register, _dev, ((bank) {(&_tr_overridden_bank__bank), ((_identity_t) {.id = 63, .encoded_index = 0})}), reg, &v1582__ret__out0))
        #line 2614 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        goto throw32;
        #line 2614 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v1580_r = v1582__ret__out0;
        #line 13145 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"
    }
    #line 2616 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    if (false) throw32:
    #line 2616 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return 0ULL;
    #line 2619 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return CALL_TRAIT_METHOD0(_get, get, _dev, UPCAST(v1580_r, _register, get._get));
}
#line 13154 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"

/* overridden_bank.register_view.description */
static char const *_DML_M_overridden_bank__register_view__description(test_t *_dev)
#line 2557 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 2561 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return "";
}
#line 13163 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"

/* overridden_bank.register_view.big_endian_bitorder */
static bool _DML_M_overridden_bank__register_view__big_endian_bitorder(test_t *_dev)
#line 2563 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return 0;
}
#line 13171 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"

/* overridden_bank.io_memory.operation */
static exception_type_t _DML_M_overridden_bank__io_memory__operation(test_t *_dev, generic_transaction_t *mem_op, map_info_t map_info)
#line 1638 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    if (CALL_TRAIT_METHOD(bank, io_memory_access, _dev, ((bank) {(&_tr_overridden_bank__bank), ((_identity_t) {.id = 63, .encoded_index = 0})}), mem_op, (SIM_get_mem_op_physical_address(mem_op) - (map_info.base)) + (map_info.start), NULL))
    #line 1644 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return (int32 )0x401LL;
    else
    return (int32 )0x407LL;
    #line 1648 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 13184 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"

/* overridden_bank.instrumentation_order.move_before */
static bool _DML_M_overridden_bank__instrumentation_order__move_before(test_t *_dev, conf_object_t *connection, conf_object_t *before)
#line 2748 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return _move_before(connection, before, &_dev->overridden_bank._connections);
}
#line 13192 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"

/* overridden_bank.instrumentation_order.get_connections */
static attr_value_t _DML_M_overridden_bank__instrumentation_order__get_connections(test_t *_dev)
#line 2744 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return _get_connections(&_dev->overridden_bank._connections);
}
#line 13200 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"

/* overridden_bank.bank_instrumentation_subscribe.remove_connection_callbacks */
static void  _DML_M_overridden_bank__bank_instrumentation_subscribe__remove_connection_callbacks(test_t *_dev, conf_object_t *connection)
#line 2731 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 2733 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    _remove_connection_callbacks(_DML_TM_bank___bank_obj(_dev, ((bank) {(&_tr_overridden_bank__bank), ((_identity_t) {.id = 63, .encoded_index = 0})})), connection, &_dev->overridden_bank._connections);
    return;
    #line 2734 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 13211 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"

/* overridden_bank.bank_instrumentation_subscribe.remove_callback */
static void  _DML_M_overridden_bank__bank_instrumentation_subscribe__remove_callback(test_t *_dev, bank_callback_handle_t callback)
#line 2723 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 2728 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    _remove_callback(callback, &_dev->overridden_bank._connections, &_dev->overridden_bank._before_read_callbacks, &_dev->overridden_bank._after_read_callbacks, &_dev->overridden_bank._before_write_callbacks, &_dev->overridden_bank._after_write_callbacks);
    return;
    #line 2729 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 13222 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"

/* overridden_bank.bank_instrumentation_subscribe.register_before_write */
static bank_callback_handle_t _DML_M_overridden_bank__bank_instrumentation_subscribe__register_before_write(test_t *_dev, conf_object_t *connection, uint64 offset, uint64 size, before_write_callback_t before_write, void  *user_data)
#line 2705 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return _register_before_write(_DML_TM_bank___bank_obj(_dev, ((bank) {(&_tr_overridden_bank__bank), ((_identity_t) {.id = 63, .encoded_index = 0})})), connection, offset, size, before_write, user_data, &_dev->overridden_bank._connections, &_dev->overridden_bank._before_write_callbacks);
    #line 2710 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 13231 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"

/* overridden_bank.bank_instrumentation_subscribe.register_before_read */
static bank_callback_handle_t _DML_M_overridden_bank__bank_instrumentation_subscribe__register_before_read(test_t *_dev, conf_object_t *connection, uint64 offset, uint64 size, before_read_callback_t before_read, void  *user_data)
#line 2682 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return _register_before_read(_DML_TM_bank___bank_obj(_dev, ((bank) {(&_tr_overridden_bank__bank), ((_identity_t) {.id = 63, .encoded_index = 0})})), connection, offset, size, before_read, user_data, &_dev->overridden_bank._connections, &_dev->overridden_bank._before_read_callbacks);
    #line 2687 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 13240 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"

/* overridden_bank.bank_instrumentation_subscribe.register_after_write */
static bank_callback_handle_t _DML_M_overridden_bank__bank_instrumentation_subscribe__register_after_write(test_t *_dev, conf_object_t *connection, uint64 offset, uint64 size, after_write_callback_t after_write, void  *user_data)
#line 2716 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return _register_after_write(_DML_TM_bank___bank_obj(_dev, ((bank) {(&_tr_overridden_bank__bank), ((_identity_t) {.id = 63, .encoded_index = 0})})), connection, offset, size, after_write, user_data, &_dev->overridden_bank._connections, &_dev->overridden_bank._after_write_callbacks);
    #line 2721 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 13249 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"

/* overridden_bank.bank_instrumentation_subscribe.register_after_read */
static bank_callback_handle_t _DML_M_overridden_bank__bank_instrumentation_subscribe__register_after_read(test_t *_dev, conf_object_t *connection, uint64 offset, uint64 size, after_read_callback_t after_read, void  *user_data)
#line 2693 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return _register_after_read(_DML_TM_bank___bank_obj(_dev, ((bank) {(&_tr_overridden_bank__bank), ((_identity_t) {.id = 63, .encoded_index = 0})})), connection, offset, size, after_read, user_data, &_dev->overridden_bank._connections, &_dev->overridden_bank._after_read_callbacks);
    #line 2698 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 13258 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"

/* overridden_bank.bank_instrumentation_subscribe.enable_connection_callbacks */
static void  _DML_M_overridden_bank__bank_instrumentation_subscribe__enable_connection_callbacks(test_t *_dev, conf_object_t *connection)
#line 2735 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    _enable_connection_callbacks(connection, &_dev->overridden_bank._connections);
    return;
    #line 2737 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 13268 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"

/* overridden_bank.bank_instrumentation_subscribe.disable_connection_callbacks */
static void  _DML_M_overridden_bank__bank_instrumentation_subscribe__disable_connection_callbacks(test_t *_dev, conf_object_t *connection)
#line 2738 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    _disable_connection_callbacks(connection, &_dev->overridden_bank._connections);
    return;
    #line 2740 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 13278 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"

/* len_compat_testbank.register_view_read_only.is_read_only */
static bool _DML_M_len_compat_testbank__register_view_read_only__is_read_only(test_t *_dev, uint32 reg)
#line 2634 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    _register v1600_r UNUSED ;
    #line 2635 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    memset((void *)&v1600_r, 0, sizeof(_register ));
    #line 2637 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 2637 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        _register v1602__ret__out0 UNUSED ;
        #line 2637 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        memset((void *)&v1602__ret__out0, 0, sizeof(_register ));
        #line 2637 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        if (CALL_TRAIT_METHOD(bank, _get_register, _dev, ((bank) {(&_tr_len_compat_testbank__bank), ((_identity_t) {.id = 56, .encoded_index = 0})}), reg, &v1602__ret__out0))
        #line 2637 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        goto throw33;
        #line 2637 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v1600_r = v1602__ret__out0;
        #line 13299 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"
    }
    #line 2639 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    if (false) throw33:
    #line 2639 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return 0;
    #line 2642 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return VTABLE_PARAM(v1600_r, struct __register, _is_read_only);
}
#line 13308 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"

/* len_compat_testbank.register_view_catalog.register_offsets */
static attr_value_t _DML_M_len_compat_testbank__register_view_catalog__register_offsets(test_t *_dev)
#line 2659 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    _register const *v1604_table UNUSED ;
    #line 2660 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    uint64 v1604_table_size UNUSED ;
    #line 2660 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 2660 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        uint64 v1605__ret__out1 UNUSED  = 0LL;
        #line 2660 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v1604_table = _DML_TM_bank___reginfo_table(((bank) {(&_tr_len_compat_testbank__bank), ((_identity_t) {.id = 56, .encoded_index = 0})}), &v1605__ret__out1);
        #line 2660 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v1604_table_size = v1605__ret__out1;
        #line 13325 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"
    }
    #line 2662 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    attr_value_t v1604_ret UNUSED  = SIM_alloc_attr_list((uint32 )v1604_table_size);
    {
        #line 2663 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        int v1606_i UNUSED  = (int32 )0LL;
        #line 2663 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        for (; DML_lt_iu((int64 )v1606_i, v1604_table_size); (int64 )(v1606_i)++)
        #line 2665 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        SIM_attr_list_set_item(&v1604_ret, (uint32 )v1606_i, SIM_make_attr_uint64(VTABLE_PARAM(v1604_table[(int64 )v1606_i], struct __register, offset)));
        #line 2663 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 2667 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return v1604_ret;
}
#line 13341 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"

/* len_compat_testbank.register_view_catalog.register_names */
static attr_value_t _DML_M_len_compat_testbank__register_view_catalog__register_names(test_t *_dev)
#line 2647 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    _register const *v1608_table UNUSED ;
    #line 2648 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    uint64 v1608_table_size UNUSED ;
    #line 2648 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 2648 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        uint64 v1609__ret__out1 UNUSED  = 0LL;
        #line 2648 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v1608_table = _DML_TM_bank___reginfo_table(((bank) {(&_tr_len_compat_testbank__bank), ((_identity_t) {.id = 56, .encoded_index = 0})}), &v1609__ret__out1);
        #line 2648 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v1608_table_size = v1609__ret__out1;
        #line 13358 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"
    }
    #line 2650 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    attr_value_t v1608_ret UNUSED  = SIM_alloc_attr_list((uint32 )v1608_table_size);
    size_t v1608_bank_prefix_len UNUSED  = (uint64 )strlen(_DML_TM__qname___qname(_dev, UPCAST(((bank) {(&_tr_len_compat_testbank__bank), ((_identity_t) {.id = 56, .encoded_index = 0})}), bank, object._qname))) + 1ULL;
    {
        #line 2652 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        int v1610_i UNUSED  = (int32 )0LL;
        #line 2652 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        for (; DML_lt_iu((int64 )v1610_i, v1608_table_size); (int64 )(v1610_i)++)
        #line 2655 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        SIM_attr_list_set_item(&v1608_ret, (uint32 )v1610_i, SIM_make_attr_string((_DML_TM__qname___qname(_dev, UPCAST(v1608_table[(int64 )v1610_i], _register, _conf_attribute.object._qname))) + (uint64 )v1608_bank_prefix_len));
        #line 2652 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 2657 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return v1608_ret;
}
#line 13375 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"

/* len_compat_testbank.register_view.set_register_value */
static void  _DML_M_len_compat_testbank__register_view__set_register_value(test_t *_dev, uint32 reg, uint64 val)
#line 2621 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    _register v1612_r UNUSED ;
    #line 2622 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    memset((void *)&v1612_r, 0, sizeof(_register ));
    #line 2624 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 2624 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        _register v1614__ret__out0 UNUSED ;
        #line 2624 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        memset((void *)&v1614__ret__out0, 0, sizeof(_register ));
        #line 2624 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        if (CALL_TRAIT_METHOD(bank, _get_register, _dev, ((bank) {(&_tr_len_compat_testbank__bank), ((_identity_t) {.id = 56, .encoded_index = 0})}), reg, &v1614__ret__out0))
        #line 2624 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        goto throw34;
        #line 2624 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v1612_r = v1614__ret__out0;
        #line 13396 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"
    }
    #line 2626 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    if (false) throw34:
    #line 2626 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return;
    #line 2629 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    CALL_TRAIT_METHOD(_set, set, _dev, UPCAST(v1612_r, _register, set._set), val);
    return;
    #line 2630 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 13407 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"

/* len_compat_testbank.register_view.register_info */
static attr_value_t _DML_M_len_compat_testbank__register_view__register_info(test_t *_dev, uint32 reg)
#line 2569 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    _register v1616_r UNUSED ;
    #line 2570 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    memset((void *)&v1616_r, 0, sizeof(_register ));
    #line 2572 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 2572 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        _register v1618__ret__out0 UNUSED ;
        #line 2572 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        memset((void *)&v1618__ret__out0, 0, sizeof(_register ));
        #line 2572 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        if (CALL_TRAIT_METHOD(bank, _get_register, _dev, ((bank) {(&_tr_len_compat_testbank__bank), ((_identity_t) {.id = 56, .encoded_index = 0})}), reg, &v1618__ret__out0))
        #line 2572 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        goto throw35;
        #line 2572 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v1616_r = v1618__ret__out0;
        #line 13428 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"
    }
    #line 2574 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    if (false) throw35:
    #line 2574 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return SIM_make_attr_nil();
    #line 2577 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    attr_value_t v1616_fields UNUSED  = SIM_alloc_attr_list(_DML_TM_register___num_fields(_dev, v1616_r));
    #line 2580 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    uint32 v1616_idx UNUSED  = (uint32 )0ULL;
    {
        #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        _each_in_t __each_in_expr = _vtable_sequence_param(v1616_r, offsetof(struct __register, fields));
        #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        for (uint32 _outer_idx = 0; _outer_idx < __each_in_expr.num; ++_outer_idx) {
            #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            _vtable_list_t _list = _each__field[__each_in_expr.base_idx + _outer_idx];
            #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            uint32 _num = _list.num / __each_in_expr.array_size;
            #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            uint32 _start = _num * __each_in_expr.array_idx;
            #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            for (uint32 _inner_idx = _start; _inner_idx < _start + _num; ++_inner_idx)
            #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            {
                #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                field v1620_f UNUSED  = {_list.vtable, {_list.id, _inner_idx}};
                #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                {
                    attr_value_t v1621_elem UNUSED  = SIM_make_attr_list((uint32 )4ULL, SIM_make_attr_string(((_DML_TM__qname___qname(_dev, UPCAST(v1620_f, field, object._qname))) + (uint64 )strlen(_DML_TM__qname___qname(_dev, UPCAST(v1616_r, _register, _conf_attribute.object._qname)))) + 1LL), SIM_make_attr_string(VTABLE_PARAM(UPCAST(v1620_f, field, shown_desc), struct _shown_desc, shown_desc) == NULL ? "" : VTABLE_PARAM(UPCAST(v1620_f, field, shown_desc), struct _shown_desc, shown_desc)), SIM_make_attr_uint64((uint64 )VTABLE_PARAM(UPCAST(v1620_f, field, _lsb), struct __lsb, lsb)), SIM_make_attr_uint64(((uint64 )VTABLE_PARAM(UPCAST(v1620_f, field, _lsb), struct __lsb, lsb) + (uint64 )VTABLE_PARAM(UPCAST(v1620_f, field, _bitsize), struct __bitsize, bitsize)) - 1ULL));
                    #line 2591 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                    SIM_attr_list_set_item(&v1616_fields, v1616_idx, v1621_elem);
                    (int64 )(v1616_idx)++;
                }
                #line 13462 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"
            }
            #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        }
        #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 2595 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    attr_value_t v1616_ret UNUSED ;
    #line 2595 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    memset((void *)&v1616_ret, 0, sizeof(attr_value_t ));
    {
        #line 2596 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v1616_ret = SIM_make_attr_list((uint32 )6ULL, SIM_make_attr_string(((_DML_TM__qname___qname(_dev, UPCAST(v1616_r, _register, _conf_attribute.object._qname))) + (uint64 )strlen(_DML_TM__qname___qname(_dev, UPCAST(((bank) {(&_tr_len_compat_testbank__bank), ((_identity_t) {.id = 56, .encoded_index = 0})}), bank, object._qname)))) + 1LL), SIM_make_attr_string(VTABLE_PARAM(UPCAST(v1616_r, _register, shown_desc), struct _shown_desc, shown_desc) == NULL ? "" : VTABLE_PARAM(UPCAST(v1616_r, _register, shown_desc), struct _shown_desc, shown_desc)), SIM_make_attr_uint64((uint64 )(_DML_TM_register___size(v1616_r))), SIM_make_attr_uint64(VTABLE_PARAM(v1616_r, struct __register, offset)), v1616_fields, SIM_make_attr_boolean(0));
        #line 2596 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 2609 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return v1616_ret;
}
#line 13480 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"

/* len_compat_testbank.register_view.number_of_registers */
static uint32 _DML_M_len_compat_testbank__register_view__number_of_registers(test_t *_dev)
#line 2566 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return _DML_TM_bank___num_registers(_dev, ((bank) {(&_tr_len_compat_testbank__bank), ((_identity_t) {.id = 56, .encoded_index = 0})}));
}
#line 13488 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"

/* len_compat_testbank.register_view.get_register_value */
static uint64 _DML_M_len_compat_testbank__register_view__get_register_value(test_t *_dev, uint32 reg)
#line 2611 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    _register v1625_r UNUSED ;
    #line 2612 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    memset((void *)&v1625_r, 0, sizeof(_register ));
    #line 2614 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 2614 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        _register v1627__ret__out0 UNUSED ;
        #line 2614 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        memset((void *)&v1627__ret__out0, 0, sizeof(_register ));
        #line 2614 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        if (CALL_TRAIT_METHOD(bank, _get_register, _dev, ((bank) {(&_tr_len_compat_testbank__bank), ((_identity_t) {.id = 56, .encoded_index = 0})}), reg, &v1627__ret__out0))
        #line 2614 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        goto throw36;
        #line 2614 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v1625_r = v1627__ret__out0;
        #line 13509 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"
    }
    #line 2616 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    if (false) throw36:
    #line 2616 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return 0ULL;
    #line 2619 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return CALL_TRAIT_METHOD0(_get, get, _dev, UPCAST(v1625_r, _register, get._get));
}
#line 13518 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"

/* len_compat_testbank.register_view.description */
static char const *_DML_M_len_compat_testbank__register_view__description(test_t *_dev)
#line 2557 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 2561 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return "";
}
#line 13527 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"

/* len_compat_testbank.register_view.big_endian_bitorder */
static bool _DML_M_len_compat_testbank__register_view__big_endian_bitorder(test_t *_dev)
#line 2563 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return 0;
}
#line 13535 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"

/* len_compat_testbank.io_memory.operation */
static exception_type_t _DML_M_len_compat_testbank__io_memory__operation(test_t *_dev, generic_transaction_t *mem_op, map_info_t map_info)
#line 1638 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    if (CALL_TRAIT_METHOD(bank, io_memory_access, _dev, ((bank) {(&_tr_len_compat_testbank__bank), ((_identity_t) {.id = 56, .encoded_index = 0})}), mem_op, (SIM_get_mem_op_physical_address(mem_op) - (map_info.base)) + (map_info.start), NULL))
    #line 1644 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return (int32 )0x401LL;
    else
    return (int32 )0x407LL;
    #line 1648 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 13548 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"

/* len_compat_testbank.instrumentation_order.move_before */
static bool _DML_M_len_compat_testbank__instrumentation_order__move_before(test_t *_dev, conf_object_t *connection, conf_object_t *before)
#line 2748 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return _move_before(connection, before, &_dev->len_compat_testbank._connections);
}
#line 13556 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"

/* len_compat_testbank.instrumentation_order.get_connections */
static attr_value_t _DML_M_len_compat_testbank__instrumentation_order__get_connections(test_t *_dev)
#line 2744 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return _get_connections(&_dev->len_compat_testbank._connections);
}
#line 13564 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"

/* len_compat_testbank.bank_instrumentation_subscribe.remove_connection_callbacks */
static void  _DML_M_len_compat_testbank__bank_instrumentation_subscribe__remove_connection_callbacks(test_t *_dev, conf_object_t *connection)
#line 2731 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 2733 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    _remove_connection_callbacks(_DML_TM_bank___bank_obj(_dev, ((bank) {(&_tr_len_compat_testbank__bank), ((_identity_t) {.id = 56, .encoded_index = 0})})), connection, &_dev->len_compat_testbank._connections);
    return;
    #line 2734 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 13575 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"

/* len_compat_testbank.bank_instrumentation_subscribe.remove_callback */
static void  _DML_M_len_compat_testbank__bank_instrumentation_subscribe__remove_callback(test_t *_dev, bank_callback_handle_t callback)
#line 2723 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 2728 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    _remove_callback(callback, &_dev->len_compat_testbank._connections, &_dev->len_compat_testbank._before_read_callbacks, &_dev->len_compat_testbank._after_read_callbacks, &_dev->len_compat_testbank._before_write_callbacks, &_dev->len_compat_testbank._after_write_callbacks);
    return;
    #line 2729 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 13586 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"

/* len_compat_testbank.bank_instrumentation_subscribe.register_before_write */
static bank_callback_handle_t _DML_M_len_compat_testbank__bank_instrumentation_subscribe__register_before_write(test_t *_dev, conf_object_t *connection, uint64 offset, uint64 size, before_write_callback_t before_write, void  *user_data)
#line 2705 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return _register_before_write(_DML_TM_bank___bank_obj(_dev, ((bank) {(&_tr_len_compat_testbank__bank), ((_identity_t) {.id = 56, .encoded_index = 0})})), connection, offset, size, before_write, user_data, &_dev->len_compat_testbank._connections, &_dev->len_compat_testbank._before_write_callbacks);
    #line 2710 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 13595 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"

/* len_compat_testbank.bank_instrumentation_subscribe.register_before_read */
static bank_callback_handle_t _DML_M_len_compat_testbank__bank_instrumentation_subscribe__register_before_read(test_t *_dev, conf_object_t *connection, uint64 offset, uint64 size, before_read_callback_t before_read, void  *user_data)
#line 2682 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return _register_before_read(_DML_TM_bank___bank_obj(_dev, ((bank) {(&_tr_len_compat_testbank__bank), ((_identity_t) {.id = 56, .encoded_index = 0})})), connection, offset, size, before_read, user_data, &_dev->len_compat_testbank._connections, &_dev->len_compat_testbank._before_read_callbacks);
    #line 2687 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 13604 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"

/* len_compat_testbank.bank_instrumentation_subscribe.register_after_write */
static bank_callback_handle_t _DML_M_len_compat_testbank__bank_instrumentation_subscribe__register_after_write(test_t *_dev, conf_object_t *connection, uint64 offset, uint64 size, after_write_callback_t after_write, void  *user_data)
#line 2716 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return _register_after_write(_DML_TM_bank___bank_obj(_dev, ((bank) {(&_tr_len_compat_testbank__bank), ((_identity_t) {.id = 56, .encoded_index = 0})})), connection, offset, size, after_write, user_data, &_dev->len_compat_testbank._connections, &_dev->len_compat_testbank._after_write_callbacks);
    #line 2721 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 13613 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"

/* len_compat_testbank.bank_instrumentation_subscribe.register_after_read */
static bank_callback_handle_t _DML_M_len_compat_testbank__bank_instrumentation_subscribe__register_after_read(test_t *_dev, conf_object_t *connection, uint64 offset, uint64 size, after_read_callback_t after_read, void  *user_data)
#line 2693 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return _register_after_read(_DML_TM_bank___bank_obj(_dev, ((bank) {(&_tr_len_compat_testbank__bank), ((_identity_t) {.id = 56, .encoded_index = 0})})), connection, offset, size, after_read, user_data, &_dev->len_compat_testbank._connections, &_dev->len_compat_testbank._after_read_callbacks);
    #line 2698 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 13622 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"

/* len_compat_testbank.bank_instrumentation_subscribe.enable_connection_callbacks */
static void  _DML_M_len_compat_testbank__bank_instrumentation_subscribe__enable_connection_callbacks(test_t *_dev, conf_object_t *connection)
#line 2735 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    _enable_connection_callbacks(connection, &_dev->len_compat_testbank._connections);
    return;
    #line 2737 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 13632 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"

/* len_compat_testbank.bank_instrumentation_subscribe.disable_connection_callbacks */
static void  _DML_M_len_compat_testbank__bank_instrumentation_subscribe__disable_connection_callbacks(test_t *_dev, conf_object_t *connection)
#line 2738 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    _disable_connection_callbacks(connection, &_dev->len_compat_testbank._connections);
    return;
    #line 2740 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 13642 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"

/* io_memory_access_bank_compat.register_view_read_only.is_read_only */
static bool _DML_M_io_memory_access_bank_compat__register_view_read_only__is_read_only(test_t *_dev, uint32 reg)
#line 2634 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    _register v1645_r UNUSED ;
    #line 2635 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    memset((void *)&v1645_r, 0, sizeof(_register ));
    #line 2637 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 2637 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        _register v1647__ret__out0 UNUSED ;
        #line 2637 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        memset((void *)&v1647__ret__out0, 0, sizeof(_register ));
        #line 2637 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        if (CALL_TRAIT_METHOD(bank, _get_register, _dev, UPCAST(((io_memory_access_bank) {(&_tr_io_memory_access_bank_compat__io_memory_access_bank), ((_identity_t) {.id = 45, .encoded_index = 0})}), io_memory_access_bank, bank), reg, &v1647__ret__out0))
        #line 2637 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        goto throw37;
        #line 2637 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v1645_r = v1647__ret__out0;
        #line 13663 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"
    }
    #line 2639 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    if (false) throw37:
    #line 2639 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return 0;
    #line 2642 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return VTABLE_PARAM(v1645_r, struct __register, _is_read_only);
}
#line 13672 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"

/* io_memory_access_bank_compat.register_view_catalog.register_offsets */
static attr_value_t _DML_M_io_memory_access_bank_compat__register_view_catalog__register_offsets(test_t *_dev)
#line 2659 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    _register const *v1649_table UNUSED ;
    #line 2660 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    uint64 v1649_table_size UNUSED ;
    #line 2660 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 2660 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        uint64 v1650__ret__out1 UNUSED  = 0LL;
        #line 2660 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v1649_table = _DML_TM_bank___reginfo_table(UPCAST(((io_memory_access_bank) {(&_tr_io_memory_access_bank_compat__io_memory_access_bank), ((_identity_t) {.id = 45, .encoded_index = 0})}), io_memory_access_bank, bank), &v1650__ret__out1);
        #line 2660 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v1649_table_size = v1650__ret__out1;
        #line 13689 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"
    }
    #line 2662 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    attr_value_t v1649_ret UNUSED  = SIM_alloc_attr_list((uint32 )v1649_table_size);
    {
        #line 2663 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        int v1651_i UNUSED  = (int32 )0LL;
        #line 2663 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        for (; DML_lt_iu((int64 )v1651_i, v1649_table_size); (int64 )(v1651_i)++)
        #line 2665 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        SIM_attr_list_set_item(&v1649_ret, (uint32 )v1651_i, SIM_make_attr_uint64(VTABLE_PARAM(v1649_table[(int64 )v1651_i], struct __register, offset)));
        #line 2663 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 2667 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return v1649_ret;
}
#line 13705 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"

/* io_memory_access_bank_compat.register_view_catalog.register_names */
static attr_value_t _DML_M_io_memory_access_bank_compat__register_view_catalog__register_names(test_t *_dev)
#line 2647 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    _register const *v1653_table UNUSED ;
    #line 2648 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    uint64 v1653_table_size UNUSED ;
    #line 2648 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 2648 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        uint64 v1654__ret__out1 UNUSED  = 0LL;
        #line 2648 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v1653_table = _DML_TM_bank___reginfo_table(UPCAST(((io_memory_access_bank) {(&_tr_io_memory_access_bank_compat__io_memory_access_bank), ((_identity_t) {.id = 45, .encoded_index = 0})}), io_memory_access_bank, bank), &v1654__ret__out1);
        #line 2648 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v1653_table_size = v1654__ret__out1;
        #line 13722 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"
    }
    #line 2650 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    attr_value_t v1653_ret UNUSED  = SIM_alloc_attr_list((uint32 )v1653_table_size);
    size_t v1653_bank_prefix_len UNUSED  = (uint64 )strlen(_DML_TM__qname___qname(_dev, UPCAST(((io_memory_access_bank) {(&_tr_io_memory_access_bank_compat__io_memory_access_bank), ((_identity_t) {.id = 45, .encoded_index = 0})}), io_memory_access_bank, bank.object._qname))) + 1ULL;
    {
        #line 2652 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        int v1655_i UNUSED  = (int32 )0LL;
        #line 2652 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        for (; DML_lt_iu((int64 )v1655_i, v1653_table_size); (int64 )(v1655_i)++)
        #line 2655 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        SIM_attr_list_set_item(&v1653_ret, (uint32 )v1655_i, SIM_make_attr_string((_DML_TM__qname___qname(_dev, UPCAST(v1653_table[(int64 )v1655_i], _register, _conf_attribute.object._qname))) + (uint64 )v1653_bank_prefix_len));
        #line 2652 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 2657 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return v1653_ret;
}
#line 13739 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"

/* io_memory_access_bank_compat.register_view.set_register_value */
static void  _DML_M_io_memory_access_bank_compat__register_view__set_register_value(test_t *_dev, uint32 reg, uint64 val)
#line 2621 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    _register v1657_r UNUSED ;
    #line 2622 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    memset((void *)&v1657_r, 0, sizeof(_register ));
    #line 2624 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 2624 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        _register v1659__ret__out0 UNUSED ;
        #line 2624 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        memset((void *)&v1659__ret__out0, 0, sizeof(_register ));
        #line 2624 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        if (CALL_TRAIT_METHOD(bank, _get_register, _dev, UPCAST(((io_memory_access_bank) {(&_tr_io_memory_access_bank_compat__io_memory_access_bank), ((_identity_t) {.id = 45, .encoded_index = 0})}), io_memory_access_bank, bank), reg, &v1659__ret__out0))
        #line 2624 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        goto throw38;
        #line 2624 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v1657_r = v1659__ret__out0;
        #line 13760 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"
    }
    #line 2626 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    if (false) throw38:
    #line 2626 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return;
    #line 2629 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    CALL_TRAIT_METHOD(_set, set, _dev, UPCAST(v1657_r, _register, set._set), val);
    return;
    #line 2630 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 13771 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"

/* io_memory_access_bank_compat.register_view.register_info */
static attr_value_t _DML_M_io_memory_access_bank_compat__register_view__register_info(test_t *_dev, uint32 reg)
#line 2569 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    _register v1661_r UNUSED ;
    #line 2570 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    memset((void *)&v1661_r, 0, sizeof(_register ));
    #line 2572 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 2572 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        _register v1663__ret__out0 UNUSED ;
        #line 2572 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        memset((void *)&v1663__ret__out0, 0, sizeof(_register ));
        #line 2572 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        if (CALL_TRAIT_METHOD(bank, _get_register, _dev, UPCAST(((io_memory_access_bank) {(&_tr_io_memory_access_bank_compat__io_memory_access_bank), ((_identity_t) {.id = 45, .encoded_index = 0})}), io_memory_access_bank, bank), reg, &v1663__ret__out0))
        #line 2572 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        goto throw39;
        #line 2572 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v1661_r = v1663__ret__out0;
        #line 13792 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"
    }
    #line 2574 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    if (false) throw39:
    #line 2574 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return SIM_make_attr_nil();
    #line 2577 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    attr_value_t v1661_fields UNUSED  = SIM_alloc_attr_list(_DML_TM_register___num_fields(_dev, v1661_r));
    #line 2580 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    uint32 v1661_idx UNUSED  = (uint32 )0ULL;
    {
        #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        _each_in_t __each_in_expr = _vtable_sequence_param(v1661_r, offsetof(struct __register, fields));
        #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        for (uint32 _outer_idx = 0; _outer_idx < __each_in_expr.num; ++_outer_idx) {
            #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            _vtable_list_t _list = _each__field[__each_in_expr.base_idx + _outer_idx];
            #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            uint32 _num = _list.num / __each_in_expr.array_size;
            #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            uint32 _start = _num * __each_in_expr.array_idx;
            #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            for (uint32 _inner_idx = _start; _inner_idx < _start + _num; ++_inner_idx)
            #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            {
                #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                field v1665_f UNUSED  = {_list.vtable, {_list.id, _inner_idx}};
                #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                {
                    attr_value_t v1666_elem UNUSED  = SIM_make_attr_list((uint32 )4ULL, SIM_make_attr_string(((_DML_TM__qname___qname(_dev, UPCAST(v1665_f, field, object._qname))) + (uint64 )strlen(_DML_TM__qname___qname(_dev, UPCAST(v1661_r, _register, _conf_attribute.object._qname)))) + 1LL), SIM_make_attr_string(VTABLE_PARAM(UPCAST(v1665_f, field, shown_desc), struct _shown_desc, shown_desc) == NULL ? "" : VTABLE_PARAM(UPCAST(v1665_f, field, shown_desc), struct _shown_desc, shown_desc)), SIM_make_attr_uint64((uint64 )VTABLE_PARAM(UPCAST(v1665_f, field, _lsb), struct __lsb, lsb)), SIM_make_attr_uint64(((uint64 )VTABLE_PARAM(UPCAST(v1665_f, field, _lsb), struct __lsb, lsb) + (uint64 )VTABLE_PARAM(UPCAST(v1665_f, field, _bitsize), struct __bitsize, bitsize)) - 1ULL));
                    #line 2591 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                    SIM_attr_list_set_item(&v1661_fields, v1661_idx, v1666_elem);
                    (int64 )(v1661_idx)++;
                }
                #line 13826 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"
            }
            #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        }
        #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 2595 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    attr_value_t v1661_ret UNUSED ;
    #line 2595 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    memset((void *)&v1661_ret, 0, sizeof(attr_value_t ));
    {
        #line 2596 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v1661_ret = SIM_make_attr_list((uint32 )6ULL, SIM_make_attr_string(((_DML_TM__qname___qname(_dev, UPCAST(v1661_r, _register, _conf_attribute.object._qname))) + (uint64 )strlen(_DML_TM__qname___qname(_dev, UPCAST(((io_memory_access_bank) {(&_tr_io_memory_access_bank_compat__io_memory_access_bank), ((_identity_t) {.id = 45, .encoded_index = 0})}), io_memory_access_bank, bank.object._qname)))) + 1LL), SIM_make_attr_string(VTABLE_PARAM(UPCAST(v1661_r, _register, shown_desc), struct _shown_desc, shown_desc) == NULL ? "" : VTABLE_PARAM(UPCAST(v1661_r, _register, shown_desc), struct _shown_desc, shown_desc)), SIM_make_attr_uint64((uint64 )(_DML_TM_register___size(v1661_r))), SIM_make_attr_uint64(VTABLE_PARAM(v1661_r, struct __register, offset)), v1661_fields, SIM_make_attr_boolean(0));
        #line 2596 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 2609 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return v1661_ret;
}
#line 13844 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"

/* io_memory_access_bank_compat.register_view.number_of_registers */
static uint32 _DML_M_io_memory_access_bank_compat__register_view__number_of_registers(test_t *_dev)
#line 2566 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return _DML_TM_bank___num_registers(_dev, UPCAST(((io_memory_access_bank) {(&_tr_io_memory_access_bank_compat__io_memory_access_bank), ((_identity_t) {.id = 45, .encoded_index = 0})}), io_memory_access_bank, bank));
}
#line 13852 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"

/* io_memory_access_bank_compat.register_view.get_register_value */
static uint64 _DML_M_io_memory_access_bank_compat__register_view__get_register_value(test_t *_dev, uint32 reg)
#line 2611 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    _register v1670_r UNUSED ;
    #line 2612 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    memset((void *)&v1670_r, 0, sizeof(_register ));
    #line 2614 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 2614 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        _register v1672__ret__out0 UNUSED ;
        #line 2614 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        memset((void *)&v1672__ret__out0, 0, sizeof(_register ));
        #line 2614 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        if (CALL_TRAIT_METHOD(bank, _get_register, _dev, UPCAST(((io_memory_access_bank) {(&_tr_io_memory_access_bank_compat__io_memory_access_bank), ((_identity_t) {.id = 45, .encoded_index = 0})}), io_memory_access_bank, bank), reg, &v1672__ret__out0))
        #line 2614 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        goto throw40;
        #line 2614 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v1670_r = v1672__ret__out0;
        #line 13873 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"
    }
    #line 2616 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    if (false) throw40:
    #line 2616 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return 0ULL;
    #line 2619 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return CALL_TRAIT_METHOD0(_get, get, _dev, UPCAST(v1670_r, _register, get._get));
}
#line 13882 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"

/* io_memory_access_bank_compat.register_view.description */
static char const *_DML_M_io_memory_access_bank_compat__register_view__description(test_t *_dev)
#line 2557 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 2561 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return "";
}
#line 13891 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"

/* io_memory_access_bank_compat.register_view.big_endian_bitorder */
static bool _DML_M_io_memory_access_bank_compat__register_view__big_endian_bitorder(test_t *_dev)
#line 2563 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return 0;
}
#line 13899 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"

/* io_memory_access_bank_compat.io_memory.operation */
static exception_type_t _DML_M_io_memory_access_bank_compat__io_memory__operation(test_t *_dev, generic_transaction_t *mem_op, map_info_t map_info)
#line 1638 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    if (_DML_M_io_memory_access_bank_compat__io_memory_access(_dev, mem_op, (SIM_get_mem_op_physical_address(mem_op) - (map_info.base)) + (map_info.start), NULL))
    #line 1644 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return (int32 )0x401LL;
    else
    return (int32 )0x407LL;
    #line 1648 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 13912 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"

/* io_memory_access_bank_compat.instrumentation_order.move_before */
static bool _DML_M_io_memory_access_bank_compat__instrumentation_order__move_before(test_t *_dev, conf_object_t *connection, conf_object_t *before)
#line 2748 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return _move_before(connection, before, &_dev->io_memory_access_bank_compat._connections);
}
#line 13920 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"

/* io_memory_access_bank_compat.instrumentation_order.get_connections */
static attr_value_t _DML_M_io_memory_access_bank_compat__instrumentation_order__get_connections(test_t *_dev)
#line 2744 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return _get_connections(&_dev->io_memory_access_bank_compat._connections);
}
#line 13928 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"

/* io_memory_access_bank_compat.bank_instrumentation_subscribe.remove_connection_callbacks */
static void  _DML_M_io_memory_access_bank_compat__bank_instrumentation_subscribe__remove_connection_callbacks(test_t *_dev, conf_object_t *connection)
#line 2731 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 2733 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    _remove_connection_callbacks(_DML_TM_bank___bank_obj(_dev, UPCAST(((io_memory_access_bank) {(&_tr_io_memory_access_bank_compat__io_memory_access_bank), ((_identity_t) {.id = 45, .encoded_index = 0})}), io_memory_access_bank, bank)), connection, &_dev->io_memory_access_bank_compat._connections);
    return;
    #line 2734 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 13939 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"

/* io_memory_access_bank_compat.bank_instrumentation_subscribe.remove_callback */
static void  _DML_M_io_memory_access_bank_compat__bank_instrumentation_subscribe__remove_callback(test_t *_dev, bank_callback_handle_t callback)
#line 2723 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 2728 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    _remove_callback(callback, &_dev->io_memory_access_bank_compat._connections, &_dev->io_memory_access_bank_compat._before_read_callbacks, &_dev->io_memory_access_bank_compat._after_read_callbacks, &_dev->io_memory_access_bank_compat._before_write_callbacks, &_dev->io_memory_access_bank_compat._after_write_callbacks);
    return;
    #line 2729 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 13950 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"

/* io_memory_access_bank_compat.bank_instrumentation_subscribe.register_before_write */
static bank_callback_handle_t _DML_M_io_memory_access_bank_compat__bank_instrumentation_subscribe__register_before_write(test_t *_dev, conf_object_t *connection, uint64 offset, uint64 size, before_write_callback_t before_write, void  *user_data)
#line 2705 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return _register_before_write(_DML_TM_bank___bank_obj(_dev, UPCAST(((io_memory_access_bank) {(&_tr_io_memory_access_bank_compat__io_memory_access_bank), ((_identity_t) {.id = 45, .encoded_index = 0})}), io_memory_access_bank, bank)), connection, offset, size, before_write, user_data, &_dev->io_memory_access_bank_compat._connections, &_dev->io_memory_access_bank_compat._before_write_callbacks);
    #line 2710 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 13959 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"

/* io_memory_access_bank_compat.bank_instrumentation_subscribe.register_before_read */
static bank_callback_handle_t _DML_M_io_memory_access_bank_compat__bank_instrumentation_subscribe__register_before_read(test_t *_dev, conf_object_t *connection, uint64 offset, uint64 size, before_read_callback_t before_read, void  *user_data)
#line 2682 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return _register_before_read(_DML_TM_bank___bank_obj(_dev, UPCAST(((io_memory_access_bank) {(&_tr_io_memory_access_bank_compat__io_memory_access_bank), ((_identity_t) {.id = 45, .encoded_index = 0})}), io_memory_access_bank, bank)), connection, offset, size, before_read, user_data, &_dev->io_memory_access_bank_compat._connections, &_dev->io_memory_access_bank_compat._before_read_callbacks);
    #line 2687 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 13968 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"

/* io_memory_access_bank_compat.bank_instrumentation_subscribe.register_after_write */
static bank_callback_handle_t _DML_M_io_memory_access_bank_compat__bank_instrumentation_subscribe__register_after_write(test_t *_dev, conf_object_t *connection, uint64 offset, uint64 size, after_write_callback_t after_write, void  *user_data)
#line 2716 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return _register_after_write(_DML_TM_bank___bank_obj(_dev, UPCAST(((io_memory_access_bank) {(&_tr_io_memory_access_bank_compat__io_memory_access_bank), ((_identity_t) {.id = 45, .encoded_index = 0})}), io_memory_access_bank, bank)), connection, offset, size, after_write, user_data, &_dev->io_memory_access_bank_compat._connections, &_dev->io_memory_access_bank_compat._after_write_callbacks);
    #line 2721 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 13977 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"

/* io_memory_access_bank_compat.bank_instrumentation_subscribe.register_after_read */
static bank_callback_handle_t _DML_M_io_memory_access_bank_compat__bank_instrumentation_subscribe__register_after_read(test_t *_dev, conf_object_t *connection, uint64 offset, uint64 size, after_read_callback_t after_read, void  *user_data)
#line 2693 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return _register_after_read(_DML_TM_bank___bank_obj(_dev, UPCAST(((io_memory_access_bank) {(&_tr_io_memory_access_bank_compat__io_memory_access_bank), ((_identity_t) {.id = 45, .encoded_index = 0})}), io_memory_access_bank, bank)), connection, offset, size, after_read, user_data, &_dev->io_memory_access_bank_compat._connections, &_dev->io_memory_access_bank_compat._after_read_callbacks);
    #line 2698 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 13986 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"

/* io_memory_access_bank_compat.bank_instrumentation_subscribe.enable_connection_callbacks */
static void  _DML_M_io_memory_access_bank_compat__bank_instrumentation_subscribe__enable_connection_callbacks(test_t *_dev, conf_object_t *connection)
#line 2735 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    _enable_connection_callbacks(connection, &_dev->io_memory_access_bank_compat._connections);
    return;
    #line 2737 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 13996 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"

/* io_memory_access_bank_compat.bank_instrumentation_subscribe.disable_connection_callbacks */
static void  _DML_M_io_memory_access_bank_compat__bank_instrumentation_subscribe__disable_connection_callbacks(test_t *_dev, conf_object_t *connection)
#line 2738 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    _disable_connection_callbacks(connection, &_dev->io_memory_access_bank_compat._connections);
    return;
    #line 2740 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 14006 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"

/* io_memory_access_bank.register_view_read_only.is_read_only */
static bool _DML_M_io_memory_access_bank__register_view_read_only__is_read_only(test_t *_dev, uint32 reg)
#line 2634 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    _register v1690_r UNUSED ;
    #line 2635 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    memset((void *)&v1690_r, 0, sizeof(_register ));
    #line 2637 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 2637 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        _register v1692__ret__out0 UNUSED ;
        #line 2637 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        memset((void *)&v1692__ret__out0, 0, sizeof(_register ));
        #line 2637 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        if (CALL_TRAIT_METHOD(bank, _get_register, _dev, UPCAST(((io_memory_access_bank) {(&_tr_io_memory_access_bank__io_memory_access_bank), ((_identity_t) {.id = 37, .encoded_index = 0})}), io_memory_access_bank, bank), reg, &v1692__ret__out0))
        #line 2637 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        goto throw41;
        #line 2637 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v1690_r = v1692__ret__out0;
        #line 14027 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"
    }
    #line 2639 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    if (false) throw41:
    #line 2639 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return 0;
    #line 2642 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return VTABLE_PARAM(v1690_r, struct __register, _is_read_only);
}
#line 14036 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"

/* io_memory_access_bank.register_view_catalog.register_offsets */
static attr_value_t _DML_M_io_memory_access_bank__register_view_catalog__register_offsets(test_t *_dev)
#line 2659 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    _register const *v1694_table UNUSED ;
    #line 2660 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    uint64 v1694_table_size UNUSED ;
    #line 2660 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 2660 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        uint64 v1695__ret__out1 UNUSED  = 0LL;
        #line 2660 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v1694_table = _DML_TM_bank___reginfo_table(UPCAST(((io_memory_access_bank) {(&_tr_io_memory_access_bank__io_memory_access_bank), ((_identity_t) {.id = 37, .encoded_index = 0})}), io_memory_access_bank, bank), &v1695__ret__out1);
        #line 2660 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v1694_table_size = v1695__ret__out1;
        #line 14053 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"
    }
    #line 2662 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    attr_value_t v1694_ret UNUSED  = SIM_alloc_attr_list((uint32 )v1694_table_size);
    {
        #line 2663 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        int v1696_i UNUSED  = (int32 )0LL;
        #line 2663 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        for (; DML_lt_iu((int64 )v1696_i, v1694_table_size); (int64 )(v1696_i)++)
        #line 2665 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        SIM_attr_list_set_item(&v1694_ret, (uint32 )v1696_i, SIM_make_attr_uint64(VTABLE_PARAM(v1694_table[(int64 )v1696_i], struct __register, offset)));
        #line 2663 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 2667 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return v1694_ret;
}
#line 14069 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"

/* io_memory_access_bank.register_view_catalog.register_names */
static attr_value_t _DML_M_io_memory_access_bank__register_view_catalog__register_names(test_t *_dev)
#line 2647 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    _register const *v1698_table UNUSED ;
    #line 2648 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    uint64 v1698_table_size UNUSED ;
    #line 2648 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 2648 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        uint64 v1699__ret__out1 UNUSED  = 0LL;
        #line 2648 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v1698_table = _DML_TM_bank___reginfo_table(UPCAST(((io_memory_access_bank) {(&_tr_io_memory_access_bank__io_memory_access_bank), ((_identity_t) {.id = 37, .encoded_index = 0})}), io_memory_access_bank, bank), &v1699__ret__out1);
        #line 2648 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v1698_table_size = v1699__ret__out1;
        #line 14086 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"
    }
    #line 2650 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    attr_value_t v1698_ret UNUSED  = SIM_alloc_attr_list((uint32 )v1698_table_size);
    size_t v1698_bank_prefix_len UNUSED  = (uint64 )strlen(_DML_TM__qname___qname(_dev, UPCAST(((io_memory_access_bank) {(&_tr_io_memory_access_bank__io_memory_access_bank), ((_identity_t) {.id = 37, .encoded_index = 0})}), io_memory_access_bank, bank.object._qname))) + 1ULL;
    {
        #line 2652 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        int v1700_i UNUSED  = (int32 )0LL;
        #line 2652 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        for (; DML_lt_iu((int64 )v1700_i, v1698_table_size); (int64 )(v1700_i)++)
        #line 2655 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        SIM_attr_list_set_item(&v1698_ret, (uint32 )v1700_i, SIM_make_attr_string((_DML_TM__qname___qname(_dev, UPCAST(v1698_table[(int64 )v1700_i], _register, _conf_attribute.object._qname))) + (uint64 )v1698_bank_prefix_len));
        #line 2652 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 2657 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return v1698_ret;
}
#line 14103 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"

/* io_memory_access_bank.register_view.set_register_value */
static void  _DML_M_io_memory_access_bank__register_view__set_register_value(test_t *_dev, uint32 reg, uint64 val)
#line 2621 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    _register v1702_r UNUSED ;
    #line 2622 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    memset((void *)&v1702_r, 0, sizeof(_register ));
    #line 2624 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 2624 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        _register v1704__ret__out0 UNUSED ;
        #line 2624 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        memset((void *)&v1704__ret__out0, 0, sizeof(_register ));
        #line 2624 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        if (CALL_TRAIT_METHOD(bank, _get_register, _dev, UPCAST(((io_memory_access_bank) {(&_tr_io_memory_access_bank__io_memory_access_bank), ((_identity_t) {.id = 37, .encoded_index = 0})}), io_memory_access_bank, bank), reg, &v1704__ret__out0))
        #line 2624 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        goto throw42;
        #line 2624 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v1702_r = v1704__ret__out0;
        #line 14124 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"
    }
    #line 2626 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    if (false) throw42:
    #line 2626 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return;
    #line 2629 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    CALL_TRAIT_METHOD(_set, set, _dev, UPCAST(v1702_r, _register, set._set), val);
    return;
    #line 2630 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 14135 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"

/* io_memory_access_bank.register_view.register_info */
static attr_value_t _DML_M_io_memory_access_bank__register_view__register_info(test_t *_dev, uint32 reg)
#line 2569 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    _register v1706_r UNUSED ;
    #line 2570 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    memset((void *)&v1706_r, 0, sizeof(_register ));
    #line 2572 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 2572 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        _register v1708__ret__out0 UNUSED ;
        #line 2572 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        memset((void *)&v1708__ret__out0, 0, sizeof(_register ));
        #line 2572 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        if (CALL_TRAIT_METHOD(bank, _get_register, _dev, UPCAST(((io_memory_access_bank) {(&_tr_io_memory_access_bank__io_memory_access_bank), ((_identity_t) {.id = 37, .encoded_index = 0})}), io_memory_access_bank, bank), reg, &v1708__ret__out0))
        #line 2572 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        goto throw43;
        #line 2572 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v1706_r = v1708__ret__out0;
        #line 14156 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"
    }
    #line 2574 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    if (false) throw43:
    #line 2574 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return SIM_make_attr_nil();
    #line 2577 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    attr_value_t v1706_fields UNUSED  = SIM_alloc_attr_list(_DML_TM_register___num_fields(_dev, v1706_r));
    #line 2580 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    uint32 v1706_idx UNUSED  = (uint32 )0ULL;
    {
        #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        _each_in_t __each_in_expr = _vtable_sequence_param(v1706_r, offsetof(struct __register, fields));
        #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        for (uint32 _outer_idx = 0; _outer_idx < __each_in_expr.num; ++_outer_idx) {
            #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            _vtable_list_t _list = _each__field[__each_in_expr.base_idx + _outer_idx];
            #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            uint32 _num = _list.num / __each_in_expr.array_size;
            #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            uint32 _start = _num * __each_in_expr.array_idx;
            #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            for (uint32 _inner_idx = _start; _inner_idx < _start + _num; ++_inner_idx)
            #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            {
                #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                field v1710_f UNUSED  = {_list.vtable, {_list.id, _inner_idx}};
                #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                {
                    attr_value_t v1711_elem UNUSED  = SIM_make_attr_list((uint32 )4ULL, SIM_make_attr_string(((_DML_TM__qname___qname(_dev, UPCAST(v1710_f, field, object._qname))) + (uint64 )strlen(_DML_TM__qname___qname(_dev, UPCAST(v1706_r, _register, _conf_attribute.object._qname)))) + 1LL), SIM_make_attr_string(VTABLE_PARAM(UPCAST(v1710_f, field, shown_desc), struct _shown_desc, shown_desc) == NULL ? "" : VTABLE_PARAM(UPCAST(v1710_f, field, shown_desc), struct _shown_desc, shown_desc)), SIM_make_attr_uint64((uint64 )VTABLE_PARAM(UPCAST(v1710_f, field, _lsb), struct __lsb, lsb)), SIM_make_attr_uint64(((uint64 )VTABLE_PARAM(UPCAST(v1710_f, field, _lsb), struct __lsb, lsb) + (uint64 )VTABLE_PARAM(UPCAST(v1710_f, field, _bitsize), struct __bitsize, bitsize)) - 1ULL));
                    #line 2591 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                    SIM_attr_list_set_item(&v1706_fields, v1706_idx, v1711_elem);
                    (int64 )(v1706_idx)++;
                }
                #line 14190 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"
            }
            #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        }
        #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 2595 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    attr_value_t v1706_ret UNUSED ;
    #line 2595 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    memset((void *)&v1706_ret, 0, sizeof(attr_value_t ));
    {
        #line 2596 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v1706_ret = SIM_make_attr_list((uint32 )6ULL, SIM_make_attr_string(((_DML_TM__qname___qname(_dev, UPCAST(v1706_r, _register, _conf_attribute.object._qname))) + (uint64 )strlen(_DML_TM__qname___qname(_dev, UPCAST(((io_memory_access_bank) {(&_tr_io_memory_access_bank__io_memory_access_bank), ((_identity_t) {.id = 37, .encoded_index = 0})}), io_memory_access_bank, bank.object._qname)))) + 1LL), SIM_make_attr_string(VTABLE_PARAM(UPCAST(v1706_r, _register, shown_desc), struct _shown_desc, shown_desc) == NULL ? "" : VTABLE_PARAM(UPCAST(v1706_r, _register, shown_desc), struct _shown_desc, shown_desc)), SIM_make_attr_uint64((uint64 )(_DML_TM_register___size(v1706_r))), SIM_make_attr_uint64(VTABLE_PARAM(v1706_r, struct __register, offset)), v1706_fields, SIM_make_attr_boolean(0));
        #line 2596 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 2609 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return v1706_ret;
}
#line 14208 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"

/* io_memory_access_bank.register_view.number_of_registers */
static uint32 _DML_M_io_memory_access_bank__register_view__number_of_registers(test_t *_dev)
#line 2566 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return _DML_TM_bank___num_registers(_dev, UPCAST(((io_memory_access_bank) {(&_tr_io_memory_access_bank__io_memory_access_bank), ((_identity_t) {.id = 37, .encoded_index = 0})}), io_memory_access_bank, bank));
}
#line 14216 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"

/* io_memory_access_bank.register_view.get_register_value */
static uint64 _DML_M_io_memory_access_bank__register_view__get_register_value(test_t *_dev, uint32 reg)
#line 2611 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    _register v1715_r UNUSED ;
    #line 2612 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    memset((void *)&v1715_r, 0, sizeof(_register ));
    #line 2614 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 2614 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        _register v1717__ret__out0 UNUSED ;
        #line 2614 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        memset((void *)&v1717__ret__out0, 0, sizeof(_register ));
        #line 2614 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        if (CALL_TRAIT_METHOD(bank, _get_register, _dev, UPCAST(((io_memory_access_bank) {(&_tr_io_memory_access_bank__io_memory_access_bank), ((_identity_t) {.id = 37, .encoded_index = 0})}), io_memory_access_bank, bank), reg, &v1717__ret__out0))
        #line 2614 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        goto throw44;
        #line 2614 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v1715_r = v1717__ret__out0;
        #line 14237 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"
    }
    #line 2616 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    if (false) throw44:
    #line 2616 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return 0ULL;
    #line 2619 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return CALL_TRAIT_METHOD0(_get, get, _dev, UPCAST(v1715_r, _register, get._get));
}
#line 14246 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"

/* io_memory_access_bank.register_view.description */
static char const *_DML_M_io_memory_access_bank__register_view__description(test_t *_dev)
#line 2557 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 2561 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return "";
}
#line 14255 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"

/* io_memory_access_bank.register_view.big_endian_bitorder */
static bool _DML_M_io_memory_access_bank__register_view__big_endian_bitorder(test_t *_dev)
#line 2563 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return 0;
}
#line 14263 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"

/* io_memory_access_bank.io_memory.operation */
static exception_type_t _DML_M_io_memory_access_bank__io_memory__operation(test_t *_dev, generic_transaction_t *mem_op, map_info_t map_info)
#line 1638 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    if (_DML_M_io_memory_access_bank__io_memory_access(_dev, mem_op, (SIM_get_mem_op_physical_address(mem_op) - (map_info.base)) + (map_info.start), NULL))
    #line 1644 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return (int32 )0x401LL;
    else
    return (int32 )0x407LL;
    #line 1648 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 14276 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"

/* io_memory_access_bank.instrumentation_order.move_before */
static bool _DML_M_io_memory_access_bank__instrumentation_order__move_before(test_t *_dev, conf_object_t *connection, conf_object_t *before)
#line 2748 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return _move_before(connection, before, &_dev->io_memory_access_bank._connections);
}
#line 14284 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"

/* io_memory_access_bank.instrumentation_order.get_connections */
static attr_value_t _DML_M_io_memory_access_bank__instrumentation_order__get_connections(test_t *_dev)
#line 2744 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return _get_connections(&_dev->io_memory_access_bank._connections);
}
#line 14292 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"

/* io_memory_access_bank.bank_instrumentation_subscribe.remove_connection_callbacks */
static void  _DML_M_io_memory_access_bank__bank_instrumentation_subscribe__remove_connection_callbacks(test_t *_dev, conf_object_t *connection)
#line 2731 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 2733 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    _remove_connection_callbacks(_DML_TM_bank___bank_obj(_dev, UPCAST(((io_memory_access_bank) {(&_tr_io_memory_access_bank__io_memory_access_bank), ((_identity_t) {.id = 37, .encoded_index = 0})}), io_memory_access_bank, bank)), connection, &_dev->io_memory_access_bank._connections);
    return;
    #line 2734 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 14303 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"

/* io_memory_access_bank.bank_instrumentation_subscribe.remove_callback */
static void  _DML_M_io_memory_access_bank__bank_instrumentation_subscribe__remove_callback(test_t *_dev, bank_callback_handle_t callback)
#line 2723 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 2728 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    _remove_callback(callback, &_dev->io_memory_access_bank._connections, &_dev->io_memory_access_bank._before_read_callbacks, &_dev->io_memory_access_bank._after_read_callbacks, &_dev->io_memory_access_bank._before_write_callbacks, &_dev->io_memory_access_bank._after_write_callbacks);
    return;
    #line 2729 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 14314 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"

/* io_memory_access_bank.bank_instrumentation_subscribe.register_before_write */
static bank_callback_handle_t _DML_M_io_memory_access_bank__bank_instrumentation_subscribe__register_before_write(test_t *_dev, conf_object_t *connection, uint64 offset, uint64 size, before_write_callback_t before_write, void  *user_data)
#line 2705 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return _register_before_write(_DML_TM_bank___bank_obj(_dev, UPCAST(((io_memory_access_bank) {(&_tr_io_memory_access_bank__io_memory_access_bank), ((_identity_t) {.id = 37, .encoded_index = 0})}), io_memory_access_bank, bank)), connection, offset, size, before_write, user_data, &_dev->io_memory_access_bank._connections, &_dev->io_memory_access_bank._before_write_callbacks);
    #line 2710 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 14323 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"

/* io_memory_access_bank.bank_instrumentation_subscribe.register_before_read */
static bank_callback_handle_t _DML_M_io_memory_access_bank__bank_instrumentation_subscribe__register_before_read(test_t *_dev, conf_object_t *connection, uint64 offset, uint64 size, before_read_callback_t before_read, void  *user_data)
#line 2682 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return _register_before_read(_DML_TM_bank___bank_obj(_dev, UPCAST(((io_memory_access_bank) {(&_tr_io_memory_access_bank__io_memory_access_bank), ((_identity_t) {.id = 37, .encoded_index = 0})}), io_memory_access_bank, bank)), connection, offset, size, before_read, user_data, &_dev->io_memory_access_bank._connections, &_dev->io_memory_access_bank._before_read_callbacks);
    #line 2687 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 14332 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"

/* io_memory_access_bank.bank_instrumentation_subscribe.register_after_write */
static bank_callback_handle_t _DML_M_io_memory_access_bank__bank_instrumentation_subscribe__register_after_write(test_t *_dev, conf_object_t *connection, uint64 offset, uint64 size, after_write_callback_t after_write, void  *user_data)
#line 2716 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return _register_after_write(_DML_TM_bank___bank_obj(_dev, UPCAST(((io_memory_access_bank) {(&_tr_io_memory_access_bank__io_memory_access_bank), ((_identity_t) {.id = 37, .encoded_index = 0})}), io_memory_access_bank, bank)), connection, offset, size, after_write, user_data, &_dev->io_memory_access_bank._connections, &_dev->io_memory_access_bank._after_write_callbacks);
    #line 2721 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 14341 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"

/* io_memory_access_bank.bank_instrumentation_subscribe.register_after_read */
static bank_callback_handle_t _DML_M_io_memory_access_bank__bank_instrumentation_subscribe__register_after_read(test_t *_dev, conf_object_t *connection, uint64 offset, uint64 size, after_read_callback_t after_read, void  *user_data)
#line 2693 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return _register_after_read(_DML_TM_bank___bank_obj(_dev, UPCAST(((io_memory_access_bank) {(&_tr_io_memory_access_bank__io_memory_access_bank), ((_identity_t) {.id = 37, .encoded_index = 0})}), io_memory_access_bank, bank)), connection, offset, size, after_read, user_data, &_dev->io_memory_access_bank._connections, &_dev->io_memory_access_bank._after_read_callbacks);
    #line 2698 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 14350 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"

/* io_memory_access_bank.bank_instrumentation_subscribe.enable_connection_callbacks */
static void  _DML_M_io_memory_access_bank__bank_instrumentation_subscribe__enable_connection_callbacks(test_t *_dev, conf_object_t *connection)
#line 2735 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    _enable_connection_callbacks(connection, &_dev->io_memory_access_bank._connections);
    return;
    #line 2737 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 14360 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"

/* io_memory_access_bank.bank_instrumentation_subscribe.disable_connection_callbacks */
static void  _DML_M_io_memory_access_bank__bank_instrumentation_subscribe__disable_connection_callbacks(test_t *_dev, conf_object_t *connection)
#line 2738 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    _disable_connection_callbacks(connection, &_dev->io_memory_access_bank._connections);
    return;
    #line 2740 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 14370 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"

/* io_memory.operation */
static exception_type_t _DML_M_io_memory__operation(test_t *_dev, generic_transaction_t *mem_op, map_info_t map_info)
#line 1132 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
{
    uint64 v1735_offset UNUSED  = (map_info.start) - (map_info.base);
    {
        #line 1134 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
        _each_in_t __each_in_expr = (_each_in_t){_each__function_mapped_bank__in__dev, 1, 0, 1};
        #line 1134 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
        for (uint32 _outer_idx = 0; _outer_idx < __each_in_expr.num; ++_outer_idx) {
            #line 1134 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
            _vtable_list_t _list = _each__function_mapped_bank[__each_in_expr.base_idx + _outer_idx];
            #line 1134 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
            uint32 _num = _list.num / __each_in_expr.array_size;
            #line 1134 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
            uint32 _start = _num * __each_in_expr.array_idx;
            #line 1134 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
            for (uint32 _inner_idx = _start; _inner_idx < _start + _num; ++_inner_idx)
            #line 1134 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
            {
                #line 1134 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
                function_mapped_bank v1736_b UNUSED  = {_list.vtable, {_list.id, _inner_idx}};
                if (SIM_port_object_parent(_DML_TM_bank___bank_obj(_dev, UPCAST(v1736_b, function_mapped_bank, bank))) == (&_dev->obj) && (int64 )VTABLE_PARAM(v1736_b, struct _function_mapped_bank, function) == (int64 )map_info.function)
                #line 1137 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
                {
                    if (!VTABLE_PARAM(UPCAST(v1736_b, function_mapped_bank, bank), struct _bank, use_io_memory))
                    #line 1138 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
                    {
                        map_target_t *v1739_mt UNUSED  = SIM_new_map_target(_DML_TM_bank___bank_obj(_dev, UPCAST(v1736_b, function_mapped_bank, bank)), NULL, NULL);
                        #line 1141 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
                        if (!(!(v1739_mt == NULL)))
                        #line 1141 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
                        {
                            exception_type_t v1740__exc UNUSED  = SIM_clear_exception();
                            SIM_LOG_ERROR(&_dev->obj, 0LL, "failed to create map target for %s: %s", SIM_object_name(_DML_TM_bank___bank_obj(_dev, UPCAST(v1736_b, function_mapped_bank, bank))), SIM_last_error());
                            #line 1145 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
                            return (int32 )0x407LL;
                        }
                        #line 1150 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
                        uint64 v1739_before UNUSED  = SIM_get_mem_op_physical_address(mem_op);
                        #line 1152 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
                        SIM_set_mem_op_physical_address(mem_op, (v1739_before) + (v1735_offset));
                        exception_type_t v1739_ret UNUSED  = VT_map_target_access(v1739_mt, mem_op);
                        #line 1155 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
                        SIM_set_mem_op_physical_address(mem_op, v1739_before);
                        SIM_free_map_target(v1739_mt);
                        return v1739_ret;
                    }
                    if (CALL_TRAIT_METHOD(bank, io_memory_access, _dev, UPCAST(v1736_b, function_mapped_bank, bank), mem_op, SIM_get_mem_op_physical_address(mem_op) + (v1735_offset), NULL))
                    #line 1163 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
                    return (int32 )0x401LL;
                    else
                    return (int32 )0x407LL;
                    #line 1167 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
                }
                #line 14427 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"
            }
            #line 1134 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
        }
        #line 1134 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
    }
    #line 1173 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
    SIM_LOG_ERROR(&_dev->obj, 0LL, "Access to invalid function %lld using io_memory interface", (uint64 )map_info.function);
    #line 1176 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
    return (int32 )0x407LL;
}
#line 14438 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"

/* field_regs.register_view_read_only.is_read_only */
static bool _DML_M_field_regs__register_view_read_only__is_read_only(test_t *_dev, uint32 reg)
#line 2634 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    _register v1743_r UNUSED ;
    #line 2635 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    memset((void *)&v1743_r, 0, sizeof(_register ));
    #line 2637 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 2637 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        _register v1745__ret__out0 UNUSED ;
        #line 2637 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        memset((void *)&v1745__ret__out0, 0, sizeof(_register ));
        #line 2637 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        if (CALL_TRAIT_METHOD(bank, _get_register, _dev, ((bank) {(&_tr_field_regs__bank), ((_identity_t) {.id = 27, .encoded_index = 0})}), reg, &v1745__ret__out0))
        #line 2637 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        goto throw45;
        #line 2637 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v1743_r = v1745__ret__out0;
        #line 14459 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"
    }
    #line 2639 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    if (false) throw45:
    #line 2639 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return 0;
    #line 2642 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return VTABLE_PARAM(v1743_r, struct __register, _is_read_only);
}
#line 14468 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"

/* field_regs.register_view_catalog.register_offsets */
static attr_value_t _DML_M_field_regs__register_view_catalog__register_offsets(test_t *_dev)
#line 2659 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    _register const *v1747_table UNUSED ;
    #line 2660 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    uint64 v1747_table_size UNUSED ;
    #line 2660 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 2660 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        uint64 v1748__ret__out1 UNUSED  = 0LL;
        #line 2660 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v1747_table = _DML_TM_bank___reginfo_table(((bank) {(&_tr_field_regs__bank), ((_identity_t) {.id = 27, .encoded_index = 0})}), &v1748__ret__out1);
        #line 2660 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v1747_table_size = v1748__ret__out1;
        #line 14485 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"
    }
    #line 2662 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    attr_value_t v1747_ret UNUSED  = SIM_alloc_attr_list((uint32 )v1747_table_size);
    {
        #line 2663 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        int v1749_i UNUSED  = (int32 )0LL;
        #line 2663 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        for (; DML_lt_iu((int64 )v1749_i, v1747_table_size); (int64 )(v1749_i)++)
        #line 2665 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        SIM_attr_list_set_item(&v1747_ret, (uint32 )v1749_i, SIM_make_attr_uint64(VTABLE_PARAM(v1747_table[(int64 )v1749_i], struct __register, offset)));
        #line 2663 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 2667 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return v1747_ret;
}
#line 14501 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"

/* field_regs.register_view_catalog.register_names */
static attr_value_t _DML_M_field_regs__register_view_catalog__register_names(test_t *_dev)
#line 2647 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    _register const *v1751_table UNUSED ;
    #line 2648 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    uint64 v1751_table_size UNUSED ;
    #line 2648 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 2648 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        uint64 v1752__ret__out1 UNUSED  = 0LL;
        #line 2648 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v1751_table = _DML_TM_bank___reginfo_table(((bank) {(&_tr_field_regs__bank), ((_identity_t) {.id = 27, .encoded_index = 0})}), &v1752__ret__out1);
        #line 2648 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v1751_table_size = v1752__ret__out1;
        #line 14518 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"
    }
    #line 2650 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    attr_value_t v1751_ret UNUSED  = SIM_alloc_attr_list((uint32 )v1751_table_size);
    size_t v1751_bank_prefix_len UNUSED  = (uint64 )strlen(_DML_TM__qname___qname(_dev, UPCAST(((bank) {(&_tr_field_regs__bank), ((_identity_t) {.id = 27, .encoded_index = 0})}), bank, object._qname))) + 1ULL;
    {
        #line 2652 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        int v1753_i UNUSED  = (int32 )0LL;
        #line 2652 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        for (; DML_lt_iu((int64 )v1753_i, v1751_table_size); (int64 )(v1753_i)++)
        #line 2655 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        SIM_attr_list_set_item(&v1751_ret, (uint32 )v1753_i, SIM_make_attr_string((_DML_TM__qname___qname(_dev, UPCAST(v1751_table[(int64 )v1753_i], _register, _conf_attribute.object._qname))) + (uint64 )v1751_bank_prefix_len));
        #line 2652 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 2657 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return v1751_ret;
}
#line 14535 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"

/* field_regs.register_view.set_register_value */
static void  _DML_M_field_regs__register_view__set_register_value(test_t *_dev, uint32 reg, uint64 val)
#line 2621 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    _register v1755_r UNUSED ;
    #line 2622 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    memset((void *)&v1755_r, 0, sizeof(_register ));
    #line 2624 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 2624 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        _register v1757__ret__out0 UNUSED ;
        #line 2624 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        memset((void *)&v1757__ret__out0, 0, sizeof(_register ));
        #line 2624 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        if (CALL_TRAIT_METHOD(bank, _get_register, _dev, ((bank) {(&_tr_field_regs__bank), ((_identity_t) {.id = 27, .encoded_index = 0})}), reg, &v1757__ret__out0))
        #line 2624 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        goto throw46;
        #line 2624 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v1755_r = v1757__ret__out0;
        #line 14556 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"
    }
    #line 2626 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    if (false) throw46:
    #line 2626 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return;
    #line 2629 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    CALL_TRAIT_METHOD(_set, set, _dev, UPCAST(v1755_r, _register, set._set), val);
    return;
    #line 2630 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 14567 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"

/* field_regs.register_view.register_info */
static attr_value_t _DML_M_field_regs__register_view__register_info(test_t *_dev, uint32 reg)
#line 2569 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    _register v1759_r UNUSED ;
    #line 2570 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    memset((void *)&v1759_r, 0, sizeof(_register ));
    #line 2572 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 2572 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        _register v1761__ret__out0 UNUSED ;
        #line 2572 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        memset((void *)&v1761__ret__out0, 0, sizeof(_register ));
        #line 2572 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        if (CALL_TRAIT_METHOD(bank, _get_register, _dev, ((bank) {(&_tr_field_regs__bank), ((_identity_t) {.id = 27, .encoded_index = 0})}), reg, &v1761__ret__out0))
        #line 2572 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        goto throw47;
        #line 2572 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v1759_r = v1761__ret__out0;
        #line 14588 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"
    }
    #line 2574 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    if (false) throw47:
    #line 2574 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return SIM_make_attr_nil();
    #line 2577 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    attr_value_t v1759_fields UNUSED  = SIM_alloc_attr_list(_DML_TM_register___num_fields(_dev, v1759_r));
    #line 2580 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    uint32 v1759_idx UNUSED  = (uint32 )0ULL;
    {
        #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        _each_in_t __each_in_expr = _vtable_sequence_param(v1759_r, offsetof(struct __register, fields));
        #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        for (uint32 _outer_idx = 0; _outer_idx < __each_in_expr.num; ++_outer_idx) {
            #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            _vtable_list_t _list = _each__field[__each_in_expr.base_idx + _outer_idx];
            #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            uint32 _num = _list.num / __each_in_expr.array_size;
            #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            uint32 _start = _num * __each_in_expr.array_idx;
            #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            for (uint32 _inner_idx = _start; _inner_idx < _start + _num; ++_inner_idx)
            #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            {
                #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                field v1763_f UNUSED  = {_list.vtable, {_list.id, _inner_idx}};
                #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                {
                    attr_value_t v1764_elem UNUSED  = SIM_make_attr_list((uint32 )4ULL, SIM_make_attr_string(((_DML_TM__qname___qname(_dev, UPCAST(v1763_f, field, object._qname))) + (uint64 )strlen(_DML_TM__qname___qname(_dev, UPCAST(v1759_r, _register, _conf_attribute.object._qname)))) + 1LL), SIM_make_attr_string(VTABLE_PARAM(UPCAST(v1763_f, field, shown_desc), struct _shown_desc, shown_desc) == NULL ? "" : VTABLE_PARAM(UPCAST(v1763_f, field, shown_desc), struct _shown_desc, shown_desc)), SIM_make_attr_uint64((uint64 )VTABLE_PARAM(UPCAST(v1763_f, field, _lsb), struct __lsb, lsb)), SIM_make_attr_uint64(((uint64 )VTABLE_PARAM(UPCAST(v1763_f, field, _lsb), struct __lsb, lsb) + (uint64 )VTABLE_PARAM(UPCAST(v1763_f, field, _bitsize), struct __bitsize, bitsize)) - 1ULL));
                    #line 2591 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                    SIM_attr_list_set_item(&v1759_fields, v1759_idx, v1764_elem);
                    (int64 )(v1759_idx)++;
                }
                #line 14622 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"
            }
            #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        }
        #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 2595 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    attr_value_t v1759_ret UNUSED ;
    #line 2595 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    memset((void *)&v1759_ret, 0, sizeof(attr_value_t ));
    {
        #line 2596 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v1759_ret = SIM_make_attr_list((uint32 )6ULL, SIM_make_attr_string(((_DML_TM__qname___qname(_dev, UPCAST(v1759_r, _register, _conf_attribute.object._qname))) + (uint64 )strlen(_DML_TM__qname___qname(_dev, UPCAST(((bank) {(&_tr_field_regs__bank), ((_identity_t) {.id = 27, .encoded_index = 0})}), bank, object._qname)))) + 1LL), SIM_make_attr_string(VTABLE_PARAM(UPCAST(v1759_r, _register, shown_desc), struct _shown_desc, shown_desc) == NULL ? "" : VTABLE_PARAM(UPCAST(v1759_r, _register, shown_desc), struct _shown_desc, shown_desc)), SIM_make_attr_uint64((uint64 )(_DML_TM_register___size(v1759_r))), SIM_make_attr_uint64(VTABLE_PARAM(v1759_r, struct __register, offset)), v1759_fields, SIM_make_attr_boolean(0));
        #line 2596 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 2609 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return v1759_ret;
}
#line 14640 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"

/* field_regs.register_view.number_of_registers */
static uint32 _DML_M_field_regs__register_view__number_of_registers(test_t *_dev)
#line 2566 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return _DML_TM_bank___num_registers(_dev, ((bank) {(&_tr_field_regs__bank), ((_identity_t) {.id = 27, .encoded_index = 0})}));
}
#line 14648 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"

/* field_regs.register_view.get_register_value */
static uint64 _DML_M_field_regs__register_view__get_register_value(test_t *_dev, uint32 reg)
#line 2611 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    _register v1768_r UNUSED ;
    #line 2612 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    memset((void *)&v1768_r, 0, sizeof(_register ));
    #line 2614 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 2614 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        _register v1770__ret__out0 UNUSED ;
        #line 2614 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        memset((void *)&v1770__ret__out0, 0, sizeof(_register ));
        #line 2614 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        if (CALL_TRAIT_METHOD(bank, _get_register, _dev, ((bank) {(&_tr_field_regs__bank), ((_identity_t) {.id = 27, .encoded_index = 0})}), reg, &v1770__ret__out0))
        #line 2614 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        goto throw48;
        #line 2614 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v1768_r = v1770__ret__out0;
        #line 14669 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"
    }
    #line 2616 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    if (false) throw48:
    #line 2616 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return 0ULL;
    #line 2619 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return CALL_TRAIT_METHOD0(_get, get, _dev, UPCAST(v1768_r, _register, get._get));
}
#line 14678 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"

/* field_regs.register_view.description */
static char const *_DML_M_field_regs__register_view__description(test_t *_dev)
#line 2557 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 2561 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return "";
}
#line 14687 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"

/* field_regs.register_view.big_endian_bitorder */
static bool _DML_M_field_regs__register_view__big_endian_bitorder(test_t *_dev)
#line 2563 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return 0;
}
#line 14695 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"

/* field_regs.io_memory.operation */
static exception_type_t _DML_M_field_regs__io_memory__operation(test_t *_dev, generic_transaction_t *mem_op, map_info_t map_info)
#line 1638 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    if (CALL_TRAIT_METHOD(bank, io_memory_access, _dev, ((bank) {(&_tr_field_regs__bank), ((_identity_t) {.id = 27, .encoded_index = 0})}), mem_op, (SIM_get_mem_op_physical_address(mem_op) - (map_info.base)) + (map_info.start), NULL))
    #line 1644 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return (int32 )0x401LL;
    else
    return (int32 )0x407LL;
    #line 1648 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 14708 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"

/* field_regs.instrumentation_order.move_before */
static bool _DML_M_field_regs__instrumentation_order__move_before(test_t *_dev, conf_object_t *connection, conf_object_t *before)
#line 2748 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return _move_before(connection, before, &_dev->field_regs._connections);
}
#line 14716 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"

/* field_regs.instrumentation_order.get_connections */
static attr_value_t _DML_M_field_regs__instrumentation_order__get_connections(test_t *_dev)
#line 2744 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return _get_connections(&_dev->field_regs._connections);
}
#line 14724 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"

/* field_regs.bank_instrumentation_subscribe.remove_connection_callbacks */
static void  _DML_M_field_regs__bank_instrumentation_subscribe__remove_connection_callbacks(test_t *_dev, conf_object_t *connection)
#line 2731 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 2733 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    _remove_connection_callbacks(_DML_TM_bank___bank_obj(_dev, ((bank) {(&_tr_field_regs__bank), ((_identity_t) {.id = 27, .encoded_index = 0})})), connection, &_dev->field_regs._connections);
    return;
    #line 2734 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 14735 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"

/* field_regs.bank_instrumentation_subscribe.remove_callback */
static void  _DML_M_field_regs__bank_instrumentation_subscribe__remove_callback(test_t *_dev, bank_callback_handle_t callback)
#line 2723 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 2728 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    _remove_callback(callback, &_dev->field_regs._connections, &_dev->field_regs._before_read_callbacks, &_dev->field_regs._after_read_callbacks, &_dev->field_regs._before_write_callbacks, &_dev->field_regs._after_write_callbacks);
    return;
    #line 2729 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 14746 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"

/* field_regs.bank_instrumentation_subscribe.register_before_write */
static bank_callback_handle_t _DML_M_field_regs__bank_instrumentation_subscribe__register_before_write(test_t *_dev, conf_object_t *connection, uint64 offset, uint64 size, before_write_callback_t before_write, void  *user_data)
#line 2705 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return _register_before_write(_DML_TM_bank___bank_obj(_dev, ((bank) {(&_tr_field_regs__bank), ((_identity_t) {.id = 27, .encoded_index = 0})})), connection, offset, size, before_write, user_data, &_dev->field_regs._connections, &_dev->field_regs._before_write_callbacks);
    #line 2710 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 14755 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"

/* field_regs.bank_instrumentation_subscribe.register_before_read */
static bank_callback_handle_t _DML_M_field_regs__bank_instrumentation_subscribe__register_before_read(test_t *_dev, conf_object_t *connection, uint64 offset, uint64 size, before_read_callback_t before_read, void  *user_data)
#line 2682 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return _register_before_read(_DML_TM_bank___bank_obj(_dev, ((bank) {(&_tr_field_regs__bank), ((_identity_t) {.id = 27, .encoded_index = 0})})), connection, offset, size, before_read, user_data, &_dev->field_regs._connections, &_dev->field_regs._before_read_callbacks);
    #line 2687 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 14764 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"

/* field_regs.bank_instrumentation_subscribe.register_after_write */
static bank_callback_handle_t _DML_M_field_regs__bank_instrumentation_subscribe__register_after_write(test_t *_dev, conf_object_t *connection, uint64 offset, uint64 size, after_write_callback_t after_write, void  *user_data)
#line 2716 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return _register_after_write(_DML_TM_bank___bank_obj(_dev, ((bank) {(&_tr_field_regs__bank), ((_identity_t) {.id = 27, .encoded_index = 0})})), connection, offset, size, after_write, user_data, &_dev->field_regs._connections, &_dev->field_regs._after_write_callbacks);
    #line 2721 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 14773 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"

/* field_regs.bank_instrumentation_subscribe.register_after_read */
static bank_callback_handle_t _DML_M_field_regs__bank_instrumentation_subscribe__register_after_read(test_t *_dev, conf_object_t *connection, uint64 offset, uint64 size, after_read_callback_t after_read, void  *user_data)
#line 2693 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return _register_after_read(_DML_TM_bank___bank_obj(_dev, ((bank) {(&_tr_field_regs__bank), ((_identity_t) {.id = 27, .encoded_index = 0})})), connection, offset, size, after_read, user_data, &_dev->field_regs._connections, &_dev->field_regs._after_read_callbacks);
    #line 2698 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 14782 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"

/* field_regs.bank_instrumentation_subscribe.enable_connection_callbacks */
static void  _DML_M_field_regs__bank_instrumentation_subscribe__enable_connection_callbacks(test_t *_dev, conf_object_t *connection)
#line 2735 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    _enable_connection_callbacks(connection, &_dev->field_regs._connections);
    return;
    #line 2737 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 14792 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"

/* field_regs.bank_instrumentation_subscribe.disable_connection_callbacks */
static void  _DML_M_field_regs__bank_instrumentation_subscribe__disable_connection_callbacks(test_t *_dev, conf_object_t *connection)
#line 2738 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    _disable_connection_callbacks(connection, &_dev->field_regs._connections);
    return;
    #line 2740 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 14802 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"

/* bank_obj_get.register_view_read_only.is_read_only */
static bool _DML_M_bank_obj_get__register_view_read_only__is_read_only(test_t *_dev, uint32 reg)
#line 2634 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    _register v1788_r UNUSED ;
    #line 2635 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    memset((void *)&v1788_r, 0, sizeof(_register ));
    #line 2637 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 2637 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        _register v1790__ret__out0 UNUSED ;
        #line 2637 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        memset((void *)&v1790__ret__out0, 0, sizeof(_register ));
        #line 2637 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        if (CALL_TRAIT_METHOD(bank, _get_register, _dev, UPCAST(((bank_obj) {(&_tr_bank_obj_get__bank_obj), ((_identity_t) {.id = 13, .encoded_index = 0})}), bank_obj, bank), reg, &v1790__ret__out0))
        #line 2637 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        goto throw49;
        #line 2637 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v1788_r = v1790__ret__out0;
        #line 14823 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"
    }
    #line 2639 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    if (false) throw49:
    #line 2639 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return 0;
    #line 2642 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return VTABLE_PARAM(v1788_r, struct __register, _is_read_only);
}
#line 14832 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"

/* bank_obj_get.register_view_catalog.register_offsets */
static attr_value_t _DML_M_bank_obj_get__register_view_catalog__register_offsets(test_t *_dev)
#line 2659 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    _register const *v1792_table UNUSED ;
    #line 2660 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    uint64 v1792_table_size UNUSED ;
    #line 2660 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 2660 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        uint64 v1793__ret__out1 UNUSED  = 0LL;
        #line 2660 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v1792_table = _DML_TM_bank___reginfo_table(UPCAST(((bank_obj) {(&_tr_bank_obj_get__bank_obj), ((_identity_t) {.id = 13, .encoded_index = 0})}), bank_obj, bank), &v1793__ret__out1);
        #line 2660 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v1792_table_size = v1793__ret__out1;
        #line 14849 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"
    }
    #line 2662 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    attr_value_t v1792_ret UNUSED  = SIM_alloc_attr_list((uint32 )v1792_table_size);
    {
        #line 2663 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        int v1794_i UNUSED  = (int32 )0LL;
        #line 2663 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        for (; DML_lt_iu((int64 )v1794_i, v1792_table_size); (int64 )(v1794_i)++)
        #line 2665 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        SIM_attr_list_set_item(&v1792_ret, (uint32 )v1794_i, SIM_make_attr_uint64(VTABLE_PARAM(v1792_table[(int64 )v1794_i], struct __register, offset)));
        #line 2663 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 2667 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return v1792_ret;
}
#line 14865 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"

/* bank_obj_get.register_view_catalog.register_names */
static attr_value_t _DML_M_bank_obj_get__register_view_catalog__register_names(test_t *_dev)
#line 2647 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    _register const *v1796_table UNUSED ;
    #line 2648 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    uint64 v1796_table_size UNUSED ;
    #line 2648 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 2648 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        uint64 v1797__ret__out1 UNUSED  = 0LL;
        #line 2648 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v1796_table = _DML_TM_bank___reginfo_table(UPCAST(((bank_obj) {(&_tr_bank_obj_get__bank_obj), ((_identity_t) {.id = 13, .encoded_index = 0})}), bank_obj, bank), &v1797__ret__out1);
        #line 2648 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v1796_table_size = v1797__ret__out1;
        #line 14882 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"
    }
    #line 2650 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    attr_value_t v1796_ret UNUSED  = SIM_alloc_attr_list((uint32 )v1796_table_size);
    size_t v1796_bank_prefix_len UNUSED  = (uint64 )strlen(_DML_TM__qname___qname(_dev, UPCAST(((bank_obj) {(&_tr_bank_obj_get__bank_obj), ((_identity_t) {.id = 13, .encoded_index = 0})}), bank_obj, bank.object._qname))) + 1ULL;
    {
        #line 2652 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        int v1798_i UNUSED  = (int32 )0LL;
        #line 2652 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        for (; DML_lt_iu((int64 )v1798_i, v1796_table_size); (int64 )(v1798_i)++)
        #line 2655 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        SIM_attr_list_set_item(&v1796_ret, (uint32 )v1798_i, SIM_make_attr_string((_DML_TM__qname___qname(_dev, UPCAST(v1796_table[(int64 )v1798_i], _register, _conf_attribute.object._qname))) + (uint64 )v1796_bank_prefix_len));
        #line 2652 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 2657 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return v1796_ret;
}
#line 14899 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"

/* bank_obj_get.register_view.set_register_value */
static void  _DML_M_bank_obj_get__register_view__set_register_value(test_t *_dev, uint32 reg, uint64 val)
#line 2621 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    _register v1800_r UNUSED ;
    #line 2622 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    memset((void *)&v1800_r, 0, sizeof(_register ));
    #line 2624 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 2624 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        _register v1802__ret__out0 UNUSED ;
        #line 2624 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        memset((void *)&v1802__ret__out0, 0, sizeof(_register ));
        #line 2624 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        if (CALL_TRAIT_METHOD(bank, _get_register, _dev, UPCAST(((bank_obj) {(&_tr_bank_obj_get__bank_obj), ((_identity_t) {.id = 13, .encoded_index = 0})}), bank_obj, bank), reg, &v1802__ret__out0))
        #line 2624 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        goto throw50;
        #line 2624 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v1800_r = v1802__ret__out0;
        #line 14920 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"
    }
    #line 2626 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    if (false) throw50:
    #line 2626 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return;
    #line 2629 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    CALL_TRAIT_METHOD(_set, set, _dev, UPCAST(v1800_r, _register, set._set), val);
    return;
    #line 2630 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 14931 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"

/* bank_obj_get.register_view.register_info */
static attr_value_t _DML_M_bank_obj_get__register_view__register_info(test_t *_dev, uint32 reg)
#line 2569 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    _register v1804_r UNUSED ;
    #line 2570 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    memset((void *)&v1804_r, 0, sizeof(_register ));
    #line 2572 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 2572 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        _register v1806__ret__out0 UNUSED ;
        #line 2572 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        memset((void *)&v1806__ret__out0, 0, sizeof(_register ));
        #line 2572 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        if (CALL_TRAIT_METHOD(bank, _get_register, _dev, UPCAST(((bank_obj) {(&_tr_bank_obj_get__bank_obj), ((_identity_t) {.id = 13, .encoded_index = 0})}), bank_obj, bank), reg, &v1806__ret__out0))
        #line 2572 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        goto throw51;
        #line 2572 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v1804_r = v1806__ret__out0;
        #line 14952 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"
    }
    #line 2574 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    if (false) throw51:
    #line 2574 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return SIM_make_attr_nil();
    #line 2577 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    attr_value_t v1804_fields UNUSED  = SIM_alloc_attr_list(_DML_TM_register___num_fields(_dev, v1804_r));
    #line 2580 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    uint32 v1804_idx UNUSED  = (uint32 )0ULL;
    {
        #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        _each_in_t __each_in_expr = _vtable_sequence_param(v1804_r, offsetof(struct __register, fields));
        #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        for (uint32 _outer_idx = 0; _outer_idx < __each_in_expr.num; ++_outer_idx) {
            #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            _vtable_list_t _list = _each__field[__each_in_expr.base_idx + _outer_idx];
            #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            uint32 _num = _list.num / __each_in_expr.array_size;
            #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            uint32 _start = _num * __each_in_expr.array_idx;
            #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            for (uint32 _inner_idx = _start; _inner_idx < _start + _num; ++_inner_idx)
            #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            {
                #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                field v1808_f UNUSED  = {_list.vtable, {_list.id, _inner_idx}};
                #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                {
                    attr_value_t v1809_elem UNUSED  = SIM_make_attr_list((uint32 )4ULL, SIM_make_attr_string(((_DML_TM__qname___qname(_dev, UPCAST(v1808_f, field, object._qname))) + (uint64 )strlen(_DML_TM__qname___qname(_dev, UPCAST(v1804_r, _register, _conf_attribute.object._qname)))) + 1LL), SIM_make_attr_string(VTABLE_PARAM(UPCAST(v1808_f, field, shown_desc), struct _shown_desc, shown_desc) == NULL ? "" : VTABLE_PARAM(UPCAST(v1808_f, field, shown_desc), struct _shown_desc, shown_desc)), SIM_make_attr_uint64((uint64 )VTABLE_PARAM(UPCAST(v1808_f, field, _lsb), struct __lsb, lsb)), SIM_make_attr_uint64(((uint64 )VTABLE_PARAM(UPCAST(v1808_f, field, _lsb), struct __lsb, lsb) + (uint64 )VTABLE_PARAM(UPCAST(v1808_f, field, _bitsize), struct __bitsize, bitsize)) - 1ULL));
                    #line 2591 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                    SIM_attr_list_set_item(&v1804_fields, v1804_idx, v1809_elem);
                    (int64 )(v1804_idx)++;
                }
                #line 14986 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"
            }
            #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        }
        #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 2595 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    attr_value_t v1804_ret UNUSED ;
    #line 2595 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    memset((void *)&v1804_ret, 0, sizeof(attr_value_t ));
    {
        #line 2596 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v1804_ret = SIM_make_attr_list((uint32 )6ULL, SIM_make_attr_string(((_DML_TM__qname___qname(_dev, UPCAST(v1804_r, _register, _conf_attribute.object._qname))) + (uint64 )strlen(_DML_TM__qname___qname(_dev, UPCAST(((bank_obj) {(&_tr_bank_obj_get__bank_obj), ((_identity_t) {.id = 13, .encoded_index = 0})}), bank_obj, bank.object._qname)))) + 1LL), SIM_make_attr_string(VTABLE_PARAM(UPCAST(v1804_r, _register, shown_desc), struct _shown_desc, shown_desc) == NULL ? "" : VTABLE_PARAM(UPCAST(v1804_r, _register, shown_desc), struct _shown_desc, shown_desc)), SIM_make_attr_uint64((uint64 )(_DML_TM_register___size(v1804_r))), SIM_make_attr_uint64(VTABLE_PARAM(v1804_r, struct __register, offset)), v1804_fields, SIM_make_attr_boolean(0));
        #line 2596 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 2609 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return v1804_ret;
}
#line 15004 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"

/* bank_obj_get.register_view.number_of_registers */
static uint32 _DML_M_bank_obj_get__register_view__number_of_registers(test_t *_dev)
#line 2566 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return _DML_TM_bank___num_registers(_dev, UPCAST(((bank_obj) {(&_tr_bank_obj_get__bank_obj), ((_identity_t) {.id = 13, .encoded_index = 0})}), bank_obj, bank));
}
#line 15012 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"

/* bank_obj_get.register_view.get_register_value */
static uint64 _DML_M_bank_obj_get__register_view__get_register_value(test_t *_dev, uint32 reg)
#line 2611 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    _register v1813_r UNUSED ;
    #line 2612 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    memset((void *)&v1813_r, 0, sizeof(_register ));
    #line 2614 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 2614 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        _register v1815__ret__out0 UNUSED ;
        #line 2614 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        memset((void *)&v1815__ret__out0, 0, sizeof(_register ));
        #line 2614 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        if (CALL_TRAIT_METHOD(bank, _get_register, _dev, UPCAST(((bank_obj) {(&_tr_bank_obj_get__bank_obj), ((_identity_t) {.id = 13, .encoded_index = 0})}), bank_obj, bank), reg, &v1815__ret__out0))
        #line 2614 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        goto throw52;
        #line 2614 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v1813_r = v1815__ret__out0;
        #line 15033 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"
    }
    #line 2616 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    if (false) throw52:
    #line 2616 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return 0ULL;
    #line 2619 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return CALL_TRAIT_METHOD0(_get, get, _dev, UPCAST(v1813_r, _register, get._get));
}
#line 15042 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"

/* bank_obj_get.register_view.description */
static char const *_DML_M_bank_obj_get__register_view__description(test_t *_dev)
#line 2557 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 2561 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return "";
}
#line 15051 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"

/* bank_obj_get.register_view.big_endian_bitorder */
static bool _DML_M_bank_obj_get__register_view__big_endian_bitorder(test_t *_dev)
#line 2563 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return 0;
}
#line 15059 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"

/* bank_obj_get.io_memory.operation */
static exception_type_t _DML_M_bank_obj_get__io_memory__operation(test_t *_dev, generic_transaction_t *mem_op, map_info_t map_info)
#line 1638 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    if (CALL_TRAIT_METHOD(bank, io_memory_access, _dev, UPCAST(((bank_obj) {(&_tr_bank_obj_get__bank_obj), ((_identity_t) {.id = 13, .encoded_index = 0})}), bank_obj, bank), mem_op, (SIM_get_mem_op_physical_address(mem_op) - (map_info.base)) + (map_info.start), NULL))
    #line 1644 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return (int32 )0x401LL;
    else
    return (int32 )0x407LL;
    #line 1648 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 15072 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"

/* bank_obj_get.instrumentation_order.move_before */
static bool _DML_M_bank_obj_get__instrumentation_order__move_before(test_t *_dev, conf_object_t *connection, conf_object_t *before)
#line 2748 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return _move_before(connection, before, &_dev->bank_obj_get._connections);
}
#line 15080 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"

/* bank_obj_get.instrumentation_order.get_connections */
static attr_value_t _DML_M_bank_obj_get__instrumentation_order__get_connections(test_t *_dev)
#line 2744 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return _get_connections(&_dev->bank_obj_get._connections);
}
#line 15088 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"

/* bank_obj_get.bank_instrumentation_subscribe.remove_connection_callbacks */
static void  _DML_M_bank_obj_get__bank_instrumentation_subscribe__remove_connection_callbacks(test_t *_dev, conf_object_t *connection)
#line 2731 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 2733 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    _remove_connection_callbacks(_DML_TM_bank___bank_obj(_dev, UPCAST(((bank_obj) {(&_tr_bank_obj_get__bank_obj), ((_identity_t) {.id = 13, .encoded_index = 0})}), bank_obj, bank)), connection, &_dev->bank_obj_get._connections);
    return;
    #line 2734 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 15099 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"

/* bank_obj_get.bank_instrumentation_subscribe.remove_callback */
static void  _DML_M_bank_obj_get__bank_instrumentation_subscribe__remove_callback(test_t *_dev, bank_callback_handle_t callback)
#line 2723 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 2728 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    _remove_callback(callback, &_dev->bank_obj_get._connections, &_dev->bank_obj_get._before_read_callbacks, &_dev->bank_obj_get._after_read_callbacks, &_dev->bank_obj_get._before_write_callbacks, &_dev->bank_obj_get._after_write_callbacks);
    return;
    #line 2729 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 15110 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"

/* bank_obj_get.bank_instrumentation_subscribe.register_before_write */
static bank_callback_handle_t _DML_M_bank_obj_get__bank_instrumentation_subscribe__register_before_write(test_t *_dev, conf_object_t *connection, uint64 offset, uint64 size, before_write_callback_t before_write, void  *user_data)
#line 2705 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return _register_before_write(_DML_TM_bank___bank_obj(_dev, UPCAST(((bank_obj) {(&_tr_bank_obj_get__bank_obj), ((_identity_t) {.id = 13, .encoded_index = 0})}), bank_obj, bank)), connection, offset, size, before_write, user_data, &_dev->bank_obj_get._connections, &_dev->bank_obj_get._before_write_callbacks);
    #line 2710 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 15119 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"

/* bank_obj_get.bank_instrumentation_subscribe.register_before_read */
static bank_callback_handle_t _DML_M_bank_obj_get__bank_instrumentation_subscribe__register_before_read(test_t *_dev, conf_object_t *connection, uint64 offset, uint64 size, before_read_callback_t before_read, void  *user_data)
#line 2682 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return _register_before_read(_DML_TM_bank___bank_obj(_dev, UPCAST(((bank_obj) {(&_tr_bank_obj_get__bank_obj), ((_identity_t) {.id = 13, .encoded_index = 0})}), bank_obj, bank)), connection, offset, size, before_read, user_data, &_dev->bank_obj_get._connections, &_dev->bank_obj_get._before_read_callbacks);
    #line 2687 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 15128 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"

/* bank_obj_get.bank_instrumentation_subscribe.register_after_write */
static bank_callback_handle_t _DML_M_bank_obj_get__bank_instrumentation_subscribe__register_after_write(test_t *_dev, conf_object_t *connection, uint64 offset, uint64 size, after_write_callback_t after_write, void  *user_data)
#line 2716 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return _register_after_write(_DML_TM_bank___bank_obj(_dev, UPCAST(((bank_obj) {(&_tr_bank_obj_get__bank_obj), ((_identity_t) {.id = 13, .encoded_index = 0})}), bank_obj, bank)), connection, offset, size, after_write, user_data, &_dev->bank_obj_get._connections, &_dev->bank_obj_get._after_write_callbacks);
    #line 2721 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 15137 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"

/* bank_obj_get.bank_instrumentation_subscribe.register_after_read */
static bank_callback_handle_t _DML_M_bank_obj_get__bank_instrumentation_subscribe__register_after_read(test_t *_dev, conf_object_t *connection, uint64 offset, uint64 size, after_read_callback_t after_read, void  *user_data)
#line 2693 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return _register_after_read(_DML_TM_bank___bank_obj(_dev, UPCAST(((bank_obj) {(&_tr_bank_obj_get__bank_obj), ((_identity_t) {.id = 13, .encoded_index = 0})}), bank_obj, bank)), connection, offset, size, after_read, user_data, &_dev->bank_obj_get._connections, &_dev->bank_obj_get._after_read_callbacks);
    #line 2698 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 15146 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"

/* bank_obj_get.bank_instrumentation_subscribe.enable_connection_callbacks */
static void  _DML_M_bank_obj_get__bank_instrumentation_subscribe__enable_connection_callbacks(test_t *_dev, conf_object_t *connection)
#line 2735 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    _enable_connection_callbacks(connection, &_dev->bank_obj_get._connections);
    return;
    #line 2737 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 15156 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"

/* bank_obj_get.bank_instrumentation_subscribe.disable_connection_callbacks */
static void  _DML_M_bank_obj_get__bank_instrumentation_subscribe__disable_connection_callbacks(test_t *_dev, conf_object_t *connection)
#line 2738 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    _disable_connection_callbacks(connection, &_dev->bank_obj_get._connections);
    return;
    #line 2740 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 15166 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"

/* SRESET.signal.signal_raise */
static void  _DML_M_SRESET__signal__signal_raise(test_t *_dev)
#line 322 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
{
    CALL_TRAIT_METHOD0(_soft_reset, soft_reset, _dev, UPCAST(((sreset) {(&_tr__dev__sreset), ((_identity_t) {.id = 1, .encoded_index = 0})}), sreset, _soft_reset));
    return;
    #line 324 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
}
#line 15176 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"

/* SRESET.signal.signal_lower */
static void  _DML_M_SRESET__signal__signal_lower(test_t *_dev)
#line 325 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
{
    return;
    #line 326 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
}
#line 15185 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"

/* HRESET.signal.signal_raise */
static void  _DML_M_HRESET__signal__signal_raise(test_t *_dev)
#line 244 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
{
    CALL_TRAIT_METHOD0(_hard_reset, hard_reset, _dev, UPCAST(((hreset) {(&_tr__dev__hreset), ((_identity_t) {.id = 1, .encoded_index = 0})}), hreset, _hard_reset));
    return;
    #line 246 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
}
#line 15195 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"

/* HRESET.signal.signal_lower */
static void  _DML_M_HRESET__signal__signal_lower(test_t *_dev)
#line 247 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
{
    return;
    #line 248 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\utility.dml"
}
#line 15204 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"

/* ret_one */
static int _DML_M_ret_one(test_t *_dev)
#line 51 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.2\\\\misc\\\\dml14.dml"
{
    return (int32 )2LL;
}
#line 15212 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"

/* _register_all_attributes */
static void  _DML_M__register_all_attributes()
#line 1124 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 1134 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    _DML_register_attributes(SIM_get_class("test"), _id_infos, _port_object_assocs, _each___conf_attribute, (_each_in_t){_each___conf_attribute__in__dev, 24, 0, 1}, (&_DML_M__get_attribute_info), (&_trampoline_DML_M__get_attribute_attr_trampoline), (&_trampoline_DML_M__set_attribute_attr_trampoline), (&_DML_M__get_attribute_attr_portobj_trampoline), (&_DML_M__set_attribute_attr_portobj_trampoline));
    return;
    #line 1135 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 15223 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"

/* _set_attribute_attr_portobj_trampoline */
static set_error_t _DML_M__set_attribute_attr_portobj_trampoline(conf_object_t *_portobj, attr_value_t *val, void  *_info)
#line 1031 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    _port_object_t *v1839_portobj UNUSED  = (_port_object_t *)_portobj;
    _dml_attr_getset_info_t *v1839_info UNUSED  = (_dml_attr_getset_info_t *)_info;
    #line 1035 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    uint32 v1839_flat_index_offset UNUSED  = (uint32 )0ULL;
    uint32 v1839_offset_coefficient UNUSED  = v1839_info->num;
    {
        #line 1037 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        uint32 v1840_i UNUSED  = (uint32 )0ULL;
        #line 1037 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        for (; DML_lt_ui((uint64 )v1840_i, (int64 )v1839_portobj->ndims); (int64 )++(v1840_i))
        #line 1037 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        {
            uint32 *v1842_tmp UNUSED  = &v1839_offset_coefficient;
            #line 1038 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            *v1842_tmp = (uint32 )(DML_div((int64 )*v1842_tmp, (int64 )v1839_info->id_info->dimsizes[(int64 )v1840_i], "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 1038));
            uint32 *v1843_tmp UNUSED  = &v1839_flat_index_offset;
            #line 1039 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            *v1843_tmp = (uint32 )((uint64 )*v1843_tmp + (uint64 )v1839_portobj->indices[(int64 )v1840_i] * (uint64 )v1839_offset_coefficient);
        }
        #line 1037 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 1042 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return (&_trampoline_DML_M__set_attribute_attr)(v1839_portobj->dev, _info, (uint32 )v1839_portobj->ndims, v1839_flat_index_offset, val);
    #line 1044 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 15254 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"

/* _set_attribute_attr */
static set_error_t _DML_M__set_attribute_attr(test_t *_dev, _dml_attr_getset_info_t const *_conf_info, uint32 start_dim, uint32 flat_index_offset, attr_value_t *val)
#line 1048 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    _dml_attr_getset_info_t v1844_conf_info UNUSED  = *_conf_info;
    _id_info_t v1844_id_info UNUSED  = *v1844_conf_info.id_info;
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 1051, (int64 )start_dim <= (int64 )v1844_id_info.dimensions);
    if ((int64 )((uint64 )v1844_id_info.dimensions - (uint64 )start_dim) == 0LL)
    #line 1052 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        _traitref_t v1845_traitref UNUSED  = {.trait=v1844_conf_info.vtable, .id={.id=v1844_id_info.id, .encoded_index=flat_index_offset}};
        #line 1055 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        return CALL_TRAIT_METHOD(_conf_attribute, set_attribute, _dev, *((_conf_attribute *)&v1845_traitref), *val);
    }
    #line 1058 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    attr_value_t *v1844_items UNUSED  = MM_ZALLOC((int64 )v1844_conf_info.num, attr_value_t );
    attr_value_t *v1844_items_buf UNUSED  = MM_ZALLOC((int64 )v1844_conf_info.num, attr_value_t );
    {
        #line 1060 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        *v1844_items = *val;
        #line 1060 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    size_t v1844_no_items UNUSED  = 1LL;
    bool v1844_allow_cutoff UNUSED  = v1844_conf_info.allow_cutoff;
    #line 1064 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 1064 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        uint32 v1848_i UNUSED  = start_dim;
        #line 1064 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        for (; (int64 )v1848_i < (int64 )v1844_id_info.dimensions; (int64 )++(v1848_i))
        #line 1064 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        {
            uint32 v1849_frag_size UNUSED  = v1844_id_info.dimsizes[(int64 )v1848_i];
            size_t v1849_new_no_items UNUSED  = (uint64 )v1844_no_items * (uint64 )v1849_frag_size;
            if (v1844_allow_cutoff)
            {
                #line 1068 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                uint32 v1851_j UNUSED  = (uint32 )0ULL;
                #line 1068 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                for (; (int64 )v1851_j < (uint64 )v1844_no_items; (int64 )++(v1851_j))
                #line 1068 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                {
                    uint32 v1852_subfrag_size UNUSED  = (uint32 )(SIM_attr_is_list(v1844_items[(int64 )v1851_j]) ? (int64 )SIM_attr_list_size(v1844_items[(int64 )v1851_j]) : 0LL);
                    #line 1072 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                    attr_value_t *v1852_subfrags UNUSED  = 0LL < (int64 )v1852_subfrag_size ? SIM_attr_list(v1844_items[(int64 )v1851_j]) : NULL;
                    #line 1075 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                    {
                        #line 1075 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                        uint32 v1853_k UNUSED  = (uint32 )0ULL;
                        #line 1075 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                        for (; (int64 )v1853_k < (int64 )v1852_subfrag_size; (int64 )++(v1853_k))
                        #line 1077 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                        {
                            #line 1077 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                            v1844_items_buf[(int64 )((uint64 )v1851_j * (uint64 )v1849_frag_size + (uint64 )v1853_k)] = v1852_subfrags[(int64 )v1853_k];
                            #line 1077 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                        }
                        #line 1075 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                    }
                    #line 1079 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                    {
                        #line 1079 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                        uint32 v1856_k UNUSED  = v1852_subfrag_size;
                        #line 1079 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                        for (; (int64 )v1856_k < (int64 )v1849_frag_size; (int64 )++(v1856_k))
                        {
                            #line 1080 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                            v1844_items_buf[(int64 )((uint64 )v1851_j * (uint64 )v1849_frag_size + (uint64 )v1856_k)] = SIM_make_attr_nil();
                            #line 1080 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                        }
                        #line 1079 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                    }
                    #line 1082 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                }
                #line 1068 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            }
            #line 1083 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            else
            {
                #line 1084 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                uint32 v1860_j UNUSED  = (uint32 )0ULL;
                #line 1084 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                for (; (int64 )v1860_j < (uint64 )v1844_no_items; (int64 )++(v1860_j))
                #line 1084 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                {
                    attr_value_t *v1861_subfrags UNUSED  = SIM_attr_list(v1844_items[(int64 )v1860_j]);
                    {
                        #line 1086 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                        uint32 v1862_k UNUSED  = (uint32 )0ULL;
                        #line 1086 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                        for (; (int64 )v1862_k < (int64 )v1849_frag_size; (int64 )++(v1862_k))
                        {
                            #line 1087 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                            v1844_items_buf[(int64 )((uint64 )v1860_j * (uint64 )v1849_frag_size + (uint64 )v1862_k)] = v1861_subfrags[(int64 )v1862_k];
                            #line 1087 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                        }
                        #line 1086 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                    }
                    #line 1089 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                }
                #line 1084 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            }
            #line 1091 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            attr_value_t *v1865_tmp0 UNUSED  = v1844_items_buf;
            #line 1091 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            attr_value_t *v1865_tmp1 UNUSED  = v1844_items;
            #line 1091 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            {
                #line 1091 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                v1844_items = v1865_tmp0;
                #line 1091 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            }
            #line 1091 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            {
                #line 1091 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                v1844_items_buf = v1865_tmp1;
                #line 1091 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            }
            {
                #line 1092 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                v1844_no_items = v1849_new_no_items;
                #line 1092 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            }
        }
        #line 1064 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 1094 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    MM_FREE(v1844_items_buf);
    {
        #line 1095 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        uint32 v1867_i UNUSED  = (uint32 )0ULL;
        #line 1095 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        for (; (int64 )v1867_i < (uint64 )v1844_no_items; (int64 )++(v1867_i))
        #line 1095 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        {
            _traitref_t v1868_traitref UNUSED  = {.trait=v1844_conf_info.vtable, .id={.id=v1844_id_info.id, .encoded_index=(uint32 )((uint64 )v1867_i + (uint64 )flat_index_offset)}};
            #line 1098 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            set_error_t v1868_status UNUSED  = CALL_TRAIT_METHOD(_conf_attribute, set_attribute, _dev, *((_conf_attribute *)&v1868_traitref), v1844_items[(int64 )v1867_i]);
            #line 1100 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            if (!((int64 )v1868_status == 0LL))
            #line 1100 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            {
                MM_FREE(v1844_items);
                return v1868_status;
            }
        }
        #line 1095 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 1105 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    MM_FREE(v1844_items);
    return (int32 )0LL;
}
#line 15408 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"

/* _get_attribute_attr_portobj_trampoline */
static attr_value_t _DML_M__get_attribute_attr_portobj_trampoline(conf_object_t *_portobj, void  *_info)
#line 966 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    _port_object_t *v1870_portobj UNUSED  = (_port_object_t *)_portobj;
    _dml_attr_getset_info_t *v1870_info UNUSED  = (_dml_attr_getset_info_t *)_info;
    #line 970 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    uint32 v1870_flat_index_offset UNUSED  = (uint32 )0ULL;
    uint32 v1870_offset_coefficient UNUSED  = v1870_info->num;
    {
        #line 972 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        uint32 v1871_i UNUSED  = (uint32 )0ULL;
        #line 972 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        for (; DML_lt_ui((uint64 )v1871_i, (int64 )v1870_portobj->ndims); (int64 )++(v1871_i))
        #line 972 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        {
            uint32 *v1873_tmp UNUSED  = &v1870_offset_coefficient;
            #line 973 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            *v1873_tmp = (uint32 )(DML_div((int64 )*v1873_tmp, (int64 )v1870_info->id_info->dimsizes[(int64 )v1871_i], "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 973));
            uint32 *v1874_tmp UNUSED  = &v1870_flat_index_offset;
            #line 974 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            *v1874_tmp = (uint32 )((uint64 )*v1874_tmp + (uint64 )v1870_portobj->indices[(int64 )v1871_i] * (uint64 )v1870_offset_coefficient);
        }
        #line 972 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 977 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return (&_trampoline_DML_M__get_attribute_attr)(v1870_portobj->dev, _info, (uint32 )v1870_portobj->ndims, v1870_flat_index_offset);
    #line 979 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 15439 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"

/* _get_attribute_attr */
static attr_value_t _DML_M__get_attribute_attr(test_t *_dev, _dml_attr_getset_info_t const *_conf_info, uint32 start_dim, uint32 flat_index_offset)
#line 983 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    _dml_attr_getset_info_t v1875_conf_info UNUSED  = *_conf_info;
    _id_info_t v1875_id_info UNUSED  = *v1875_conf_info.id_info;
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 986, (int64 )start_dim <= (int64 )v1875_id_info.dimensions);
    #line 988 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    if ((int64 )((uint64 )v1875_id_info.dimensions - (uint64 )start_dim) == 0LL)
    #line 988 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        _traitref_t v1876_traitref UNUSED  = {.trait=v1875_conf_info.vtable, .id={.id=v1875_id_info.id, .encoded_index=flat_index_offset}};
        #line 991 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        return CALL_TRAIT_METHOD0(_conf_attribute, get_attribute, _dev, *((_conf_attribute *)&v1876_traitref));
    }
    #line 994 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    size_t v1875_no_items UNUSED  = v1875_conf_info.num;
    {
        #line 995 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        uint32 v1878_i UNUSED  = (uint32 )0ULL;
        #line 995 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        for (; (int64 )v1878_i < (int64 )start_dim; (int64 )++(v1878_i))
        #line 995 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        {
            size_t *v1880_tmp UNUSED  = &v1875_no_items;
            #line 996 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            *v1880_tmp = DML_divu((uint64 )*v1880_tmp, (uint64 )v1875_id_info.dimsizes[(int64 )v1878_i], "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 996);
        }
        #line 995 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 998 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    attr_value_t *v1875_items UNUSED  = MM_ZALLOC((uint64 )v1875_no_items, attr_value_t );
    attr_value_t *v1875_items_buf UNUSED  = MM_ZALLOC((uint64 )v1875_no_items, attr_value_t );
    {
        #line 1000 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        int v1881_i UNUSED  = (int32 )0LL;
        #line 1000 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        for (; DML_lt_iu((int64 )v1881_i, (uint64 )v1875_no_items); (int64 )++(v1881_i))
        #line 1000 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        {
            _traitref_t v1882_traitref UNUSED  = {.trait=v1875_conf_info.vtable, .id={.id=v1875_id_info.id, .encoded_index=(uint32 )((uint64 )v1881_i + (uint64 )flat_index_offset)}};
            #line 1003 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            {
                #line 1003 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                v1875_items[(int64 )v1881_i] = CALL_TRAIT_METHOD0(_conf_attribute, get_attribute, _dev, *((_conf_attribute *)&v1882_traitref));
                #line 1003 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            }
        }
        #line 1000 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 1005 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 1005 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        int v1884_i UNUSED  = (int )((uint64 )((int )v1875_id_info.dimensions) - 1ULL);
        #line 1005 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        for (; DML_leq_ui((uint64 )start_dim, (int64 )v1884_i); (int64 )--(v1884_i))
        {
            uint32 v1885_new_frag_size UNUSED  = v1875_id_info.dimsizes[(int64 )v1884_i];
            size_t v1885_new_no_items UNUSED  = DML_divu((uint64 )v1875_no_items, (uint64 )v1885_new_frag_size, "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 1008);
            {
                #line 1009 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                int v1886_j UNUSED  = (int32 )0LL;
                #line 1009 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                for (; DML_lt_iu((int64 )v1886_j, (uint64 )v1885_new_no_items); (int64 )++(v1886_j))
                #line 1009 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                {
                    {
                        #line 1010 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                        v1875_items_buf[(int64 )v1886_j] = SIM_alloc_attr_list(v1885_new_frag_size);
                        #line 1010 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                    }
                    attr_value_t *v1887_new_frag UNUSED  = SIM_attr_list(v1875_items_buf[(int64 )v1886_j]);
                    {
                        #line 1012 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                        int v1889_k UNUSED  = (int32 )0LL;
                        #line 1012 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                        for (; DML_lt_iu((int64 )v1889_k, (uint64 )v1885_new_frag_size); (int64 )++(v1889_k))
                        {
                            #line 1013 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                            v1887_new_frag[(int64 )v1889_k] = v1875_items[(int64 )((uint64 )v1886_j * (uint64 )v1885_new_frag_size + (uint64 )v1889_k)];
                            #line 1013 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                        }
                        #line 1012 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                    }
                    #line 1015 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                }
                #line 1009 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            }
            #line 1016 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            attr_value_t *v1892_tmp0 UNUSED  = v1875_items_buf;
            #line 1016 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            attr_value_t *v1892_tmp1 UNUSED  = v1875_items;
            #line 1016 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            {
                #line 1016 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                v1875_items = v1892_tmp0;
                #line 1016 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            }
            #line 1016 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            {
                #line 1016 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                v1875_items_buf = v1892_tmp1;
                #line 1016 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            }
            {
                #line 1017 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                v1875_no_items = v1885_new_no_items;
                #line 1017 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            }
        }
        #line 1005 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 1019 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    attr_value_t v1875_to_ret UNUSED  = *v1875_items;
    MM_FREE(v1875_items);
    MM_FREE(v1875_items_buf);
    return v1875_to_ret;
}
#line 15559 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"

/* _set_attribute_attr_trampoline */
static set_error_t _DML_M__set_attribute_attr_trampoline(test_t *_dev, attr_value_t *val, void  *info)
#line 1026 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return _DML_M__set_attribute_attr(_dev, info, (uint32 )0ULL, (uint32 )0ULL, val);
}
#line 15567 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"

/* _get_attribute_attr_trampoline */
static attr_value_t _DML_M__get_attribute_attr_trampoline(test_t *_dev, void  *info)
#line 960 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return _DML_M__get_attribute_attr(_dev, info, (uint32 )0ULL, (uint32 )0ULL);
}
#line 15575 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"

/* _get_attribute_info */
static _dml_attr_conf_info_t _DML_M__get_attribute_info(_conf_attribute attr)
#line 936 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return (_dml_attr_conf_info_t ) {.name=VTABLE_PARAM(attr, struct __conf_attribute, _attr_name), .type=VTABLE_PARAM(attr, struct __conf_attribute, _attr_type), .doc=VTABLE_PARAM(attr, struct __conf_attribute, _documentation), .parent_obj_class=!(VTABLE_PARAM(attr, struct __conf_attribute, _parent_obj_class) == NULL) ? *VTABLE_PARAM(attr, struct __conf_attribute, _parent_obj_class) : NULL, .proxy_info=VTABLE_PARAM(attr, struct __conf_attribute, _parent_obj_proxy_info), .flags=VTABLE_PARAM(attr, struct __conf_attribute, _flags), .object_relative_dims=VTABLE_PARAM(attr, struct __conf_attribute, _object_relative_dims), .readable=VTABLE_PARAM(attr, struct __conf_attribute, readable), .writable=VTABLE_PARAM(attr, struct __conf_attribute, writable), .should_be_registered=VTABLE_PARAM(attr, struct __conf_attribute, _should_be_registered), .allow_cutoff=VTABLE_PARAM(attr, struct __conf_attribute, _attr_allow_cutoff)};
    #line 944 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 15584 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\misc\\import_dml14\\T_import_dml14.c"

static const _dml_hook_aux_info_t _hook_aux_infos[1] UNUSED = {
    {offsetof(test_t, h), 0, 1}
};
conf_class_t *
_initialize_T_import_dml14(void)
{

    const class_info_t funcs = {
        .alloc = test_alloc,
        .init = test_init,
        .finalize = test_finalize,
        .objects_finalized = test_objects_finalized,
        .dealloc = test_dealloc,
        .description = "test device",
    };

    conf_class_t *class = SIM_create_class("test", &funcs);
    _dev_class = class;
    if (SIM_clear_exception() != SimExc_No_Exception) {
        fprintf(stderr, "Failed to register class test: %s\n", SIM_last_error());
        return NULL;
    }

    GET_API_FUNCTION(_SIM_rtn, SIM_register_tracked_notifier);
    if (_SIM_rtn != NULL) {
        _SIM_rtn(class, Sim_Notify_State_Change, "Notifier on potential DML state change" , _test_update_has_state_notifier);
    }
    _initialize_traits();
    _initialize_identity_ht();
    _initialize_vtable_hts();
    _initialize_typeseq_after_on_hook_hts();
    _register_events(class);
    _port_class_HRESET = _register_port_class("test.HRESET", NULL, NULL);
    SIM_register_port(class, "port.HRESET", _port_class_HRESET, NULL);
    _port_class_SRESET = _register_port_class("test.SRESET", NULL, NULL);
    SIM_register_port(class, "port.SRESET", _port_class_SRESET, NULL);
    _port_class_bank_obj_get = _register_port_class("test.bank_obj_get", NULL, NULL);
    SIM_register_port(class, "bank.bank_obj_get", _port_class_bank_obj_get, NULL);
    _port_class_field_regs = _register_port_class("test.field_regs", NULL, NULL);
    SIM_register_port(class, "bank.field_regs", _port_class_field_regs, NULL);
    _port_class_io_memory_access_bank = _register_port_class("test.io_memory_access_bank", NULL, NULL);
    SIM_register_port(class, "bank.io_memory_access_bank", _port_class_io_memory_access_bank, NULL);
    _port_class_io_memory_access_bank_compat = _register_port_class("test.io_memory_access_bank_compat", NULL, NULL);
    SIM_register_port(class, "bank.io_memory_access_bank_compat", _port_class_io_memory_access_bank_compat, NULL);
    _port_class_len_compat_testbank = _register_port_class("test.len_compat_testbank", NULL, NULL);
    SIM_register_port(class, "bank.len_compat_testbank", _port_class_len_compat_testbank, NULL);
    _port_class_overridden_bank = _register_port_class("test.overridden_bank", NULL, NULL);
    SIM_register_port(class, "bank.overridden_bank", _port_class_overridden_bank, NULL);
    _port_class_p = _register_port_class("test.p", NULL, NULL);
    SIM_register_port(class, "port.p", _port_class_p, NULL);
    _port_class_regs = _register_port_class("test.regs", NULL, NULL);
    SIM_register_port(class, "bank.regs", _port_class_regs, NULL);
    _port_class_regs_with_saved = _register_port_class("test.regs_with_saved", NULL, NULL);
    SIM_register_port(class, "bank.regs_with_saved", _port_class_regs_with_saved, NULL);
    _port_class_testbank = _register_port_class("test.testbank", NULL, NULL);
    SIM_register_port(class, "bank.testbank", _port_class_testbank, NULL);
    _port_class_transaction_access_bank = _register_port_class("test.transaction_access_bank", NULL, NULL);
    SIM_register_port(class, "bank.transaction_access_bank", _port_class_transaction_access_bank, NULL);
    _port_class_transaction_access_bank_compat = _register_port_class("test.transaction_access_bank_compat", NULL, NULL);
    SIM_register_port(class, "bank.transaction_access_bank_compat", _port_class_transaction_access_bank_compat, NULL);
    {
        static const signal_interface_t signal_interface = {
        .signal_lower = &_DML_PIFACE_HRESET__signal__signal_lower,
        .signal_raise = &_DML_PIFACE_HRESET__signal__signal_raise,
    };
        SIM_register_interface(_port_class_HRESET, "signal", &signal_interface);
        static const signal_interface_t port_iface = {
        .signal_lower = &_DML_IFACE_HRESET__signal__signal_lower,
        .signal_raise = &_DML_IFACE_HRESET__signal__signal_raise,
    };
        SIM_register_port_interface(class, "signal", &port_iface, "HRESET", NULL);
    }
    {
        static const signal_interface_t signal_interface = {
        .signal_lower = &_DML_PIFACE_SRESET__signal__signal_lower,
        .signal_raise = &_DML_PIFACE_SRESET__signal__signal_raise,
    };
        SIM_register_interface(_port_class_SRESET, "signal", &signal_interface);
        static const signal_interface_t port_iface = {
        .signal_lower = &_DML_IFACE_SRESET__signal__signal_lower,
        .signal_raise = &_DML_IFACE_SRESET__signal__signal_raise,
    };
        SIM_register_port_interface(class, "signal", &port_iface, "SRESET", NULL);
    }
    {
        static const bank_instrumentation_subscribe_interface_t bank_instrumentation_subscribe_interface = {
        .disable_connection_callbacks = &_DML_PIFACE_bank_obj_get__bank_instrumentation_subscribe__disable_connection_callbacks,
        .enable_connection_callbacks = &_DML_PIFACE_bank_obj_get__bank_instrumentation_subscribe__enable_connection_callbacks,
        .register_after_read = &_DML_PIFACE_bank_obj_get__bank_instrumentation_subscribe__register_after_read,
        .register_after_write = &_DML_PIFACE_bank_obj_get__bank_instrumentation_subscribe__register_after_write,
        .register_before_read = &_DML_PIFACE_bank_obj_get__bank_instrumentation_subscribe__register_before_read,
        .register_before_write = &_DML_PIFACE_bank_obj_get__bank_instrumentation_subscribe__register_before_write,
        .remove_callback = &_DML_PIFACE_bank_obj_get__bank_instrumentation_subscribe__remove_callback,
        .remove_connection_callbacks = &_DML_PIFACE_bank_obj_get__bank_instrumentation_subscribe__remove_connection_callbacks,
    };
        SIM_register_interface(_port_class_bank_obj_get, "bank_instrumentation_subscribe", &bank_instrumentation_subscribe_interface);
        static const bank_instrumentation_subscribe_interface_t port_iface = {
        .disable_connection_callbacks = &_DML_IFACE_bank_obj_get__bank_instrumentation_subscribe__disable_connection_callbacks,
        .enable_connection_callbacks = &_DML_IFACE_bank_obj_get__bank_instrumentation_subscribe__enable_connection_callbacks,
        .register_after_read = &_DML_IFACE_bank_obj_get__bank_instrumentation_subscribe__register_after_read,
        .register_after_write = &_DML_IFACE_bank_obj_get__bank_instrumentation_subscribe__register_after_write,
        .register_before_read = &_DML_IFACE_bank_obj_get__bank_instrumentation_subscribe__register_before_read,
        .register_before_write = &_DML_IFACE_bank_obj_get__bank_instrumentation_subscribe__register_before_write,
        .remove_callback = &_DML_IFACE_bank_obj_get__bank_instrumentation_subscribe__remove_callback,
        .remove_connection_callbacks = &_DML_IFACE_bank_obj_get__bank_instrumentation_subscribe__remove_connection_callbacks,
    };
        SIM_register_port_interface(class, "bank_instrumentation_subscribe", &port_iface, "bank_obj_get", NULL);
    }
    {
        static const instrumentation_order_interface_t instrumentation_order_interface = {
        .get_connections = &_DML_PIFACE_bank_obj_get__instrumentation_order__get_connections,
        .move_before = &_DML_PIFACE_bank_obj_get__instrumentation_order__move_before,
    };
        SIM_register_interface(_port_class_bank_obj_get, "instrumentation_order", &instrumentation_order_interface);
        static const instrumentation_order_interface_t port_iface = {
        .get_connections = &_DML_IFACE_bank_obj_get__instrumentation_order__get_connections,
        .move_before = &_DML_IFACE_bank_obj_get__instrumentation_order__move_before,
    };
        SIM_register_port_interface(class, "instrumentation_order", &port_iface, "bank_obj_get", NULL);
    }
    {
        static const io_memory_interface_t io_memory_interface = {
        .operation = &_DML_PIFACE_bank_obj_get__io_memory__operation,
    };
        SIM_register_interface(_port_class_bank_obj_get, "io_memory", &io_memory_interface);
        static const io_memory_interface_t port_iface = {
        .operation = &_DML_IFACE_bank_obj_get__io_memory__operation,
    };
        SIM_register_port_interface(class, "io_memory", &port_iface, "bank_obj_get", NULL);
    }
    {
        static const register_view_interface_t register_view_interface = {
        .big_endian_bitorder = &_DML_PIFACE_bank_obj_get__register_view__big_endian_bitorder,
        .description = &_DML_PIFACE_bank_obj_get__register_view__description,
        .get_register_value = &_DML_PIFACE_bank_obj_get__register_view__get_register_value,
        .number_of_registers = &_DML_PIFACE_bank_obj_get__register_view__number_of_registers,
        .register_info = &_DML_PIFACE_bank_obj_get__register_view__register_info,
        .set_register_value = &_DML_PIFACE_bank_obj_get__register_view__set_register_value,
    };
        SIM_register_interface(_port_class_bank_obj_get, "register_view", &register_view_interface);
        static const register_view_interface_t port_iface = {
        .big_endian_bitorder = &_DML_IFACE_bank_obj_get__register_view__big_endian_bitorder,
        .description = &_DML_IFACE_bank_obj_get__register_view__description,
        .get_register_value = &_DML_IFACE_bank_obj_get__register_view__get_register_value,
        .number_of_registers = &_DML_IFACE_bank_obj_get__register_view__number_of_registers,
        .register_info = &_DML_IFACE_bank_obj_get__register_view__register_info,
        .set_register_value = &_DML_IFACE_bank_obj_get__register_view__set_register_value,
    };
        SIM_register_port_interface(class, "register_view", &port_iface, "bank_obj_get", NULL);
    }
    {
        static const register_view_catalog_interface_t register_view_catalog_interface = {
        .register_names = &_DML_PIFACE_bank_obj_get__register_view_catalog__register_names,
        .register_offsets = &_DML_PIFACE_bank_obj_get__register_view_catalog__register_offsets,
    };
        SIM_register_interface(_port_class_bank_obj_get, "register_view_catalog", &register_view_catalog_interface);
        static const register_view_catalog_interface_t port_iface = {
        .register_names = &_DML_IFACE_bank_obj_get__register_view_catalog__register_names,
        .register_offsets = &_DML_IFACE_bank_obj_get__register_view_catalog__register_offsets,
    };
        SIM_register_port_interface(class, "register_view_catalog", &port_iface, "bank_obj_get", NULL);
    }
    {
        static const register_view_read_only_interface_t register_view_read_only_interface = {
        .is_read_only = &_DML_PIFACE_bank_obj_get__register_view_read_only__is_read_only,
    };
        SIM_register_interface(_port_class_bank_obj_get, "register_view_read_only", &register_view_read_only_interface);
        static const register_view_read_only_interface_t port_iface = {
        .is_read_only = &_DML_IFACE_bank_obj_get__register_view_read_only__is_read_only,
    };
        SIM_register_port_interface(class, "register_view_read_only", &port_iface, "bank_obj_get", NULL);
    }
    {
        static const bank_instrumentation_subscribe_interface_t bank_instrumentation_subscribe_interface = {
        .disable_connection_callbacks = &_DML_PIFACE_field_regs__bank_instrumentation_subscribe__disable_connection_callbacks,
        .enable_connection_callbacks = &_DML_PIFACE_field_regs__bank_instrumentation_subscribe__enable_connection_callbacks,
        .register_after_read = &_DML_PIFACE_field_regs__bank_instrumentation_subscribe__register_after_read,
        .register_after_write = &_DML_PIFACE_field_regs__bank_instrumentation_subscribe__register_after_write,
        .register_before_read = &_DML_PIFACE_field_regs__bank_instrumentation_subscribe__register_before_read,
        .register_before_write = &_DML_PIFACE_field_regs__bank_instrumentation_subscribe__register_before_write,
        .remove_callback = &_DML_PIFACE_field_regs__bank_instrumentation_subscribe__remove_callback,
        .remove_connection_callbacks = &_DML_PIFACE_field_regs__bank_instrumentation_subscribe__remove_connection_callbacks,
    };
        SIM_register_interface(_port_class_field_regs, "bank_instrumentation_subscribe", &bank_instrumentation_subscribe_interface);
        static const bank_instrumentation_subscribe_interface_t port_iface = {
        .disable_connection_callbacks = &_DML_IFACE_field_regs__bank_instrumentation_subscribe__disable_connection_callbacks,
        .enable_connection_callbacks = &_DML_IFACE_field_regs__bank_instrumentation_subscribe__enable_connection_callbacks,
        .register_after_read = &_DML_IFACE_field_regs__bank_instrumentation_subscribe__register_after_read,
        .register_after_write = &_DML_IFACE_field_regs__bank_instrumentation_subscribe__register_after_write,
        .register_before_read = &_DML_IFACE_field_regs__bank_instrumentation_subscribe__register_before_read,
        .register_before_write = &_DML_IFACE_field_regs__bank_instrumentation_subscribe__register_before_write,
        .remove_callback = &_DML_IFACE_field_regs__bank_instrumentation_subscribe__remove_callback,
        .remove_connection_callbacks = &_DML_IFACE_field_regs__bank_instrumentation_subscribe__remove_connection_callbacks,
    };
        SIM_register_port_interface(class, "bank_instrumentation_subscribe", &port_iface, "field_regs", NULL);
    }
    {
        static const instrumentation_order_interface_t instrumentation_order_interface = {
        .get_connections = &_DML_PIFACE_field_regs__instrumentation_order__get_connections,
        .move_before = &_DML_PIFACE_field_regs__instrumentation_order__move_before,
    };
        SIM_register_interface(_port_class_field_regs, "instrumentation_order", &instrumentation_order_interface);
        static const instrumentation_order_interface_t port_iface = {
        .get_connections = &_DML_IFACE_field_regs__instrumentation_order__get_connections,
        .move_before = &_DML_IFACE_field_regs__instrumentation_order__move_before,
    };
        SIM_register_port_interface(class, "instrumentation_order", &port_iface, "field_regs", NULL);
    }
    {
        static const io_memory_interface_t io_memory_interface = {
        .operation = &_DML_PIFACE_field_regs__io_memory__operation,
    };
        SIM_register_interface(_port_class_field_regs, "io_memory", &io_memory_interface);
        static const io_memory_interface_t port_iface = {
        .operation = &_DML_IFACE_field_regs__io_memory__operation,
    };
        SIM_register_port_interface(class, "io_memory", &port_iface, "field_regs", NULL);
    }
    {
        static const register_view_interface_t register_view_interface = {
        .big_endian_bitorder = &_DML_PIFACE_field_regs__register_view__big_endian_bitorder,
        .description = &_DML_PIFACE_field_regs__register_view__description,
        .get_register_value = &_DML_PIFACE_field_regs__register_view__get_register_value,
        .number_of_registers = &_DML_PIFACE_field_regs__register_view__number_of_registers,
        .register_info = &_DML_PIFACE_field_regs__register_view__register_info,
        .set_register_value = &_DML_PIFACE_field_regs__register_view__set_register_value,
    };
        SIM_register_interface(_port_class_field_regs, "register_view", &register_view_interface);
        static const register_view_interface_t port_iface = {
        .big_endian_bitorder = &_DML_IFACE_field_regs__register_view__big_endian_bitorder,
        .description = &_DML_IFACE_field_regs__register_view__description,
        .get_register_value = &_DML_IFACE_field_regs__register_view__get_register_value,
        .number_of_registers = &_DML_IFACE_field_regs__register_view__number_of_registers,
        .register_info = &_DML_IFACE_field_regs__register_view__register_info,
        .set_register_value = &_DML_IFACE_field_regs__register_view__set_register_value,
    };
        SIM_register_port_interface(class, "register_view", &port_iface, "field_regs", NULL);
    }
    {
        static const register_view_catalog_interface_t register_view_catalog_interface = {
        .register_names = &_DML_PIFACE_field_regs__register_view_catalog__register_names,
        .register_offsets = &_DML_PIFACE_field_regs__register_view_catalog__register_offsets,
    };
        SIM_register_interface(_port_class_field_regs, "register_view_catalog", &register_view_catalog_interface);
        static const register_view_catalog_interface_t port_iface = {
        .register_names = &_DML_IFACE_field_regs__register_view_catalog__register_names,
        .register_offsets = &_DML_IFACE_field_regs__register_view_catalog__register_offsets,
    };
        SIM_register_port_interface(class, "register_view_catalog", &port_iface, "field_regs", NULL);
    }
    {
        static const register_view_read_only_interface_t register_view_read_only_interface = {
        .is_read_only = &_DML_PIFACE_field_regs__register_view_read_only__is_read_only,
    };
        SIM_register_interface(_port_class_field_regs, "register_view_read_only", &register_view_read_only_interface);
        static const register_view_read_only_interface_t port_iface = {
        .is_read_only = &_DML_IFACE_field_regs__register_view_read_only__is_read_only,
    };
        SIM_register_port_interface(class, "register_view_read_only", &port_iface, "field_regs", NULL);
    }
    {
        static const io_memory_interface_t io_memory_interface = {
        .operation = &_DML_IFACE_io_memory__operation,
    };
        SIM_register_interface(class, "io_memory", &io_memory_interface);
    }
    {
        static const bank_instrumentation_subscribe_interface_t bank_instrumentation_subscribe_interface = {
        .disable_connection_callbacks = &_DML_PIFACE_io_memory_access_bank__bank_instrumentation_subscribe__disable_connection_callbacks,
        .enable_connection_callbacks = &_DML_PIFACE_io_memory_access_bank__bank_instrumentation_subscribe__enable_connection_callbacks,
        .register_after_read = &_DML_PIFACE_io_memory_access_bank__bank_instrumentation_subscribe__register_after_read,
        .register_after_write = &_DML_PIFACE_io_memory_access_bank__bank_instrumentation_subscribe__register_after_write,
        .register_before_read = &_DML_PIFACE_io_memory_access_bank__bank_instrumentation_subscribe__register_before_read,
        .register_before_write = &_DML_PIFACE_io_memory_access_bank__bank_instrumentation_subscribe__register_before_write,
        .remove_callback = &_DML_PIFACE_io_memory_access_bank__bank_instrumentation_subscribe__remove_callback,
        .remove_connection_callbacks = &_DML_PIFACE_io_memory_access_bank__bank_instrumentation_subscribe__remove_connection_callbacks,
    };
        SIM_register_interface(_port_class_io_memory_access_bank, "bank_instrumentation_subscribe", &bank_instrumentation_subscribe_interface);
        static const bank_instrumentation_subscribe_interface_t port_iface = {
        .disable_connection_callbacks = &_DML_IFACE_io_memory_access_bank__bank_instrumentation_subscribe__disable_connection_callbacks,
        .enable_connection_callbacks = &_DML_IFACE_io_memory_access_bank__bank_instrumentation_subscribe__enable_connection_callbacks,
        .register_after_read = &_DML_IFACE_io_memory_access_bank__bank_instrumentation_subscribe__register_after_read,
        .register_after_write = &_DML_IFACE_io_memory_access_bank__bank_instrumentation_subscribe__register_after_write,
        .register_before_read = &_DML_IFACE_io_memory_access_bank__bank_instrumentation_subscribe__register_before_read,
        .register_before_write = &_DML_IFACE_io_memory_access_bank__bank_instrumentation_subscribe__register_before_write,
        .remove_callback = &_DML_IFACE_io_memory_access_bank__bank_instrumentation_subscribe__remove_callback,
        .remove_connection_callbacks = &_DML_IFACE_io_memory_access_bank__bank_instrumentation_subscribe__remove_connection_callbacks,
    };
        SIM_register_port_interface(class, "bank_instrumentation_subscribe", &port_iface, "io_memory_access_bank", NULL);
    }
    {
        static const instrumentation_order_interface_t instrumentation_order_interface = {
        .get_connections = &_DML_PIFACE_io_memory_access_bank__instrumentation_order__get_connections,
        .move_before = &_DML_PIFACE_io_memory_access_bank__instrumentation_order__move_before,
    };
        SIM_register_interface(_port_class_io_memory_access_bank, "instrumentation_order", &instrumentation_order_interface);
        static const instrumentation_order_interface_t port_iface = {
        .get_connections = &_DML_IFACE_io_memory_access_bank__instrumentation_order__get_connections,
        .move_before = &_DML_IFACE_io_memory_access_bank__instrumentation_order__move_before,
    };
        SIM_register_port_interface(class, "instrumentation_order", &port_iface, "io_memory_access_bank", NULL);
    }
    {
        static const io_memory_interface_t io_memory_interface = {
        .operation = &_DML_PIFACE_io_memory_access_bank__io_memory__operation,
    };
        SIM_register_interface(_port_class_io_memory_access_bank, "io_memory", &io_memory_interface);
        static const io_memory_interface_t port_iface = {
        .operation = &_DML_IFACE_io_memory_access_bank__io_memory__operation,
    };
        SIM_register_port_interface(class, "io_memory", &port_iface, "io_memory_access_bank", NULL);
    }
    {
        static const register_view_interface_t register_view_interface = {
        .big_endian_bitorder = &_DML_PIFACE_io_memory_access_bank__register_view__big_endian_bitorder,
        .description = &_DML_PIFACE_io_memory_access_bank__register_view__description,
        .get_register_value = &_DML_PIFACE_io_memory_access_bank__register_view__get_register_value,
        .number_of_registers = &_DML_PIFACE_io_memory_access_bank__register_view__number_of_registers,
        .register_info = &_DML_PIFACE_io_memory_access_bank__register_view__register_info,
        .set_register_value = &_DML_PIFACE_io_memory_access_bank__register_view__set_register_value,
    };
        SIM_register_interface(_port_class_io_memory_access_bank, "register_view", &register_view_interface);
        static const register_view_interface_t port_iface = {
        .big_endian_bitorder = &_DML_IFACE_io_memory_access_bank__register_view__big_endian_bitorder,
        .description = &_DML_IFACE_io_memory_access_bank__register_view__description,
        .get_register_value = &_DML_IFACE_io_memory_access_bank__register_view__get_register_value,
        .number_of_registers = &_DML_IFACE_io_memory_access_bank__register_view__number_of_registers,
        .register_info = &_DML_IFACE_io_memory_access_bank__register_view__register_info,
        .set_register_value = &_DML_IFACE_io_memory_access_bank__register_view__set_register_value,
    };
        SIM_register_port_interface(class, "register_view", &port_iface, "io_memory_access_bank", NULL);
    }
    {
        static const register_view_catalog_interface_t register_view_catalog_interface = {
        .register_names = &_DML_PIFACE_io_memory_access_bank__register_view_catalog__register_names,
        .register_offsets = &_DML_PIFACE_io_memory_access_bank__register_view_catalog__register_offsets,
    };
        SIM_register_interface(_port_class_io_memory_access_bank, "register_view_catalog", &register_view_catalog_interface);
        static const register_view_catalog_interface_t port_iface = {
        .register_names = &_DML_IFACE_io_memory_access_bank__register_view_catalog__register_names,
        .register_offsets = &_DML_IFACE_io_memory_access_bank__register_view_catalog__register_offsets,
    };
        SIM_register_port_interface(class, "register_view_catalog", &port_iface, "io_memory_access_bank", NULL);
    }
    {
        static const register_view_read_only_interface_t register_view_read_only_interface = {
        .is_read_only = &_DML_PIFACE_io_memory_access_bank__register_view_read_only__is_read_only,
    };
        SIM_register_interface(_port_class_io_memory_access_bank, "register_view_read_only", &register_view_read_only_interface);
        static const register_view_read_only_interface_t port_iface = {
        .is_read_only = &_DML_IFACE_io_memory_access_bank__register_view_read_only__is_read_only,
    };
        SIM_register_port_interface(class, "register_view_read_only", &port_iface, "io_memory_access_bank", NULL);
    }
    {
        static const bank_instrumentation_subscribe_interface_t bank_instrumentation_subscribe_interface = {
        .disable_connection_callbacks = &_DML_PIFACE_io_memory_access_bank_compat__bank_instrumentation_subscribe__disable_connection_callbacks,
        .enable_connection_callbacks = &_DML_PIFACE_io_memory_access_bank_compat__bank_instrumentation_subscribe__enable_connection_callbacks,
        .register_after_read = &_DML_PIFACE_io_memory_access_bank_compat__bank_instrumentation_subscribe__register_after_read,
        .register_after_write = &_DML_PIFACE_io_memory_access_bank_compat__bank_instrumentation_subscribe__register_after_write,
        .register_before_read = &_DML_PIFACE_io_memory_access_bank_compat__bank_instrumentation_subscribe__register_before_read,
        .register_before_write = &_DML_PIFACE_io_memory_access_bank_compat__bank_instrumentation_subscribe__register_before_write,
        .remove_callback = &_DML_PIFACE_io_memory_access_bank_compat__bank_instrumentation_subscribe__remove_callback,
        .remove_connection_callbacks = &_DML_PIFACE_io_memory_access_bank_compat__bank_instrumentation_subscribe__remove_connection_callbacks,
    };
        SIM_register_interface(_port_class_io_memory_access_bank_compat, "bank_instrumentation_subscribe", &bank_instrumentation_subscribe_interface);
        static const bank_instrumentation_subscribe_interface_t port_iface = {
        .disable_connection_callbacks = &_DML_IFACE_io_memory_access_bank_compat__bank_instrumentation_subscribe__disable_connection_callbacks,
        .enable_connection_callbacks = &_DML_IFACE_io_memory_access_bank_compat__bank_instrumentation_subscribe__enable_connection_callbacks,
        .register_after_read = &_DML_IFACE_io_memory_access_bank_compat__bank_instrumentation_subscribe__register_after_read,
        .register_after_write = &_DML_IFACE_io_memory_access_bank_compat__bank_instrumentation_subscribe__register_after_write,
        .register_before_read = &_DML_IFACE_io_memory_access_bank_compat__bank_instrumentation_subscribe__register_before_read,
        .register_before_write = &_DML_IFACE_io_memory_access_bank_compat__bank_instrumentation_subscribe__register_before_write,
        .remove_callback = &_DML_IFACE_io_memory_access_bank_compat__bank_instrumentation_subscribe__remove_callback,
        .remove_connection_callbacks = &_DML_IFACE_io_memory_access_bank_compat__bank_instrumentation_subscribe__remove_connection_callbacks,
    };
        SIM_register_port_interface(class, "bank_instrumentation_subscribe", &port_iface, "io_memory_access_bank_compat", NULL);
    }
    {
        static const instrumentation_order_interface_t instrumentation_order_interface = {
        .get_connections = &_DML_PIFACE_io_memory_access_bank_compat__instrumentation_order__get_connections,
        .move_before = &_DML_PIFACE_io_memory_access_bank_compat__instrumentation_order__move_before,
    };
        SIM_register_interface(_port_class_io_memory_access_bank_compat, "instrumentation_order", &instrumentation_order_interface);
        static const instrumentation_order_interface_t port_iface = {
        .get_connections = &_DML_IFACE_io_memory_access_bank_compat__instrumentation_order__get_connections,
        .move_before = &_DML_IFACE_io_memory_access_bank_compat__instrumentation_order__move_before,
    };
        SIM_register_port_interface(class, "instrumentation_order", &port_iface, "io_memory_access_bank_compat", NULL);
    }
    {
        static const io_memory_interface_t io_memory_interface = {
        .operation = &_DML_PIFACE_io_memory_access_bank_compat__io_memory__operation,
    };
        SIM_register_interface(_port_class_io_memory_access_bank_compat, "io_memory", &io_memory_interface);
        static const io_memory_interface_t port_iface = {
        .operation = &_DML_IFACE_io_memory_access_bank_compat__io_memory__operation,
    };
        SIM_register_port_interface(class, "io_memory", &port_iface, "io_memory_access_bank_compat", NULL);
    }
    {
        static const register_view_interface_t register_view_interface = {
        .big_endian_bitorder = &_DML_PIFACE_io_memory_access_bank_compat__register_view__big_endian_bitorder,
        .description = &_DML_PIFACE_io_memory_access_bank_compat__register_view__description,
        .get_register_value = &_DML_PIFACE_io_memory_access_bank_compat__register_view__get_register_value,
        .number_of_registers = &_DML_PIFACE_io_memory_access_bank_compat__register_view__number_of_registers,
        .register_info = &_DML_PIFACE_io_memory_access_bank_compat__register_view__register_info,
        .set_register_value = &_DML_PIFACE_io_memory_access_bank_compat__register_view__set_register_value,
    };
        SIM_register_interface(_port_class_io_memory_access_bank_compat, "register_view", &register_view_interface);
        static const register_view_interface_t port_iface = {
        .big_endian_bitorder = &_DML_IFACE_io_memory_access_bank_compat__register_view__big_endian_bitorder,
        .description = &_DML_IFACE_io_memory_access_bank_compat__register_view__description,
        .get_register_value = &_DML_IFACE_io_memory_access_bank_compat__register_view__get_register_value,
        .number_of_registers = &_DML_IFACE_io_memory_access_bank_compat__register_view__number_of_registers,
        .register_info = &_DML_IFACE_io_memory_access_bank_compat__register_view__register_info,
        .set_register_value = &_DML_IFACE_io_memory_access_bank_compat__register_view__set_register_value,
    };
        SIM_register_port_interface(class, "register_view", &port_iface, "io_memory_access_bank_compat", NULL);
    }
    {
        static const register_view_catalog_interface_t register_view_catalog_interface = {
        .register_names = &_DML_PIFACE_io_memory_access_bank_compat__register_view_catalog__register_names,
        .register_offsets = &_DML_PIFACE_io_memory_access_bank_compat__register_view_catalog__register_offsets,
    };
        SIM_register_interface(_port_class_io_memory_access_bank_compat, "register_view_catalog", &register_view_catalog_interface);
        static const register_view_catalog_interface_t port_iface = {
        .register_names = &_DML_IFACE_io_memory_access_bank_compat__register_view_catalog__register_names,
        .register_offsets = &_DML_IFACE_io_memory_access_bank_compat__register_view_catalog__register_offsets,
    };
        SIM_register_port_interface(class, "register_view_catalog", &port_iface, "io_memory_access_bank_compat", NULL);
    }
    {
        static const register_view_read_only_interface_t register_view_read_only_interface = {
        .is_read_only = &_DML_PIFACE_io_memory_access_bank_compat__register_view_read_only__is_read_only,
    };
        SIM_register_interface(_port_class_io_memory_access_bank_compat, "register_view_read_only", &register_view_read_only_interface);
        static const register_view_read_only_interface_t port_iface = {
        .is_read_only = &_DML_IFACE_io_memory_access_bank_compat__register_view_read_only__is_read_only,
    };
        SIM_register_port_interface(class, "register_view_read_only", &port_iface, "io_memory_access_bank_compat", NULL);
    }
    {
        static const bank_instrumentation_subscribe_interface_t bank_instrumentation_subscribe_interface = {
        .disable_connection_callbacks = &_DML_PIFACE_len_compat_testbank__bank_instrumentation_subscribe__disable_connection_callbacks,
        .enable_connection_callbacks = &_DML_PIFACE_len_compat_testbank__bank_instrumentation_subscribe__enable_connection_callbacks,
        .register_after_read = &_DML_PIFACE_len_compat_testbank__bank_instrumentation_subscribe__register_after_read,
        .register_after_write = &_DML_PIFACE_len_compat_testbank__bank_instrumentation_subscribe__register_after_write,
        .register_before_read = &_DML_PIFACE_len_compat_testbank__bank_instrumentation_subscribe__register_before_read,
        .register_before_write = &_DML_PIFACE_len_compat_testbank__bank_instrumentation_subscribe__register_before_write,
        .remove_callback = &_DML_PIFACE_len_compat_testbank__bank_instrumentation_subscribe__remove_callback,
        .remove_connection_callbacks = &_DML_PIFACE_len_compat_testbank__bank_instrumentation_subscribe__remove_connection_callbacks,
    };
        SIM_register_interface(_port_class_len_compat_testbank, "bank_instrumentation_subscribe", &bank_instrumentation_subscribe_interface);
        static const bank_instrumentation_subscribe_interface_t port_iface = {
        .disable_connection_callbacks = &_DML_IFACE_len_compat_testbank__bank_instrumentation_subscribe__disable_connection_callbacks,
        .enable_connection_callbacks = &_DML_IFACE_len_compat_testbank__bank_instrumentation_subscribe__enable_connection_callbacks,
        .register_after_read = &_DML_IFACE_len_compat_testbank__bank_instrumentation_subscribe__register_after_read,
        .register_after_write = &_DML_IFACE_len_compat_testbank__bank_instrumentation_subscribe__register_after_write,
        .register_before_read = &_DML_IFACE_len_compat_testbank__bank_instrumentation_subscribe__register_before_read,
        .register_before_write = &_DML_IFACE_len_compat_testbank__bank_instrumentation_subscribe__register_before_write,
        .remove_callback = &_DML_IFACE_len_compat_testbank__bank_instrumentation_subscribe__remove_callback,
        .remove_connection_callbacks = &_DML_IFACE_len_compat_testbank__bank_instrumentation_subscribe__remove_connection_callbacks,
    };
        SIM_register_port_interface(class, "bank_instrumentation_subscribe", &port_iface, "len_compat_testbank", NULL);
    }
    {
        static const instrumentation_order_interface_t instrumentation_order_interface = {
        .get_connections = &_DML_PIFACE_len_compat_testbank__instrumentation_order__get_connections,
        .move_before = &_DML_PIFACE_len_compat_testbank__instrumentation_order__move_before,
    };
        SIM_register_interface(_port_class_len_compat_testbank, "instrumentation_order", &instrumentation_order_interface);
        static const instrumentation_order_interface_t port_iface = {
        .get_connections = &_DML_IFACE_len_compat_testbank__instrumentation_order__get_connections,
        .move_before = &_DML_IFACE_len_compat_testbank__instrumentation_order__move_before,
    };
        SIM_register_port_interface(class, "instrumentation_order", &port_iface, "len_compat_testbank", NULL);
    }
    {
        static const io_memory_interface_t io_memory_interface = {
        .operation = &_DML_PIFACE_len_compat_testbank__io_memory__operation,
    };
        SIM_register_interface(_port_class_len_compat_testbank, "io_memory", &io_memory_interface);
        static const io_memory_interface_t port_iface = {
        .operation = &_DML_IFACE_len_compat_testbank__io_memory__operation,
    };
        SIM_register_port_interface(class, "io_memory", &port_iface, "len_compat_testbank", NULL);
    }
    {
        static const register_view_interface_t register_view_interface = {
        .big_endian_bitorder = &_DML_PIFACE_len_compat_testbank__register_view__big_endian_bitorder,
        .description = &_DML_PIFACE_len_compat_testbank__register_view__description,
        .get_register_value = &_DML_PIFACE_len_compat_testbank__register_view__get_register_value,
        .number_of_registers = &_DML_PIFACE_len_compat_testbank__register_view__number_of_registers,
        .register_info = &_DML_PIFACE_len_compat_testbank__register_view__register_info,
        .set_register_value = &_DML_PIFACE_len_compat_testbank__register_view__set_register_value,
    };
        SIM_register_interface(_port_class_len_compat_testbank, "register_view", &register_view_interface);
        static const register_view_interface_t port_iface = {
        .big_endian_bitorder = &_DML_IFACE_len_compat_testbank__register_view__big_endian_bitorder,
        .description = &_DML_IFACE_len_compat_testbank__register_view__description,
        .get_register_value = &_DML_IFACE_len_compat_testbank__register_view__get_register_value,
        .number_of_registers = &_DML_IFACE_len_compat_testbank__register_view__number_of_registers,
        .register_info = &_DML_IFACE_len_compat_testbank__register_view__register_info,
        .set_register_value = &_DML_IFACE_len_compat_testbank__register_view__set_register_value,
    };
        SIM_register_port_interface(class, "register_view", &port_iface, "len_compat_testbank", NULL);
    }
    {
        static const register_view_catalog_interface_t register_view_catalog_interface = {
        .register_names = &_DML_PIFACE_len_compat_testbank__register_view_catalog__register_names,
        .register_offsets = &_DML_PIFACE_len_compat_testbank__register_view_catalog__register_offsets,
    };
        SIM_register_interface(_port_class_len_compat_testbank, "register_view_catalog", &register_view_catalog_interface);
        static const register_view_catalog_interface_t port_iface = {
        .register_names = &_DML_IFACE_len_compat_testbank__register_view_catalog__register_names,
        .register_offsets = &_DML_IFACE_len_compat_testbank__register_view_catalog__register_offsets,
    };
        SIM_register_port_interface(class, "register_view_catalog", &port_iface, "len_compat_testbank", NULL);
    }
    {
        static const register_view_read_only_interface_t register_view_read_only_interface = {
        .is_read_only = &_DML_PIFACE_len_compat_testbank__register_view_read_only__is_read_only,
    };
        SIM_register_interface(_port_class_len_compat_testbank, "register_view_read_only", &register_view_read_only_interface);
        static const register_view_read_only_interface_t port_iface = {
        .is_read_only = &_DML_IFACE_len_compat_testbank__register_view_read_only__is_read_only,
    };
        SIM_register_port_interface(class, "register_view_read_only", &port_iface, "len_compat_testbank", NULL);
    }
    {
        static const bank_instrumentation_subscribe_interface_t bank_instrumentation_subscribe_interface = {
        .disable_connection_callbacks = &_DML_PIFACE_overridden_bank__bank_instrumentation_subscribe__disable_connection_callbacks,
        .enable_connection_callbacks = &_DML_PIFACE_overridden_bank__bank_instrumentation_subscribe__enable_connection_callbacks,
        .register_after_read = &_DML_PIFACE_overridden_bank__bank_instrumentation_subscribe__register_after_read,
        .register_after_write = &_DML_PIFACE_overridden_bank__bank_instrumentation_subscribe__register_after_write,
        .register_before_read = &_DML_PIFACE_overridden_bank__bank_instrumentation_subscribe__register_before_read,
        .register_before_write = &_DML_PIFACE_overridden_bank__bank_instrumentation_subscribe__register_before_write,
        .remove_callback = &_DML_PIFACE_overridden_bank__bank_instrumentation_subscribe__remove_callback,
        .remove_connection_callbacks = &_DML_PIFACE_overridden_bank__bank_instrumentation_subscribe__remove_connection_callbacks,
    };
        SIM_register_interface(_port_class_overridden_bank, "bank_instrumentation_subscribe", &bank_instrumentation_subscribe_interface);
        static const bank_instrumentation_subscribe_interface_t port_iface = {
        .disable_connection_callbacks = &_DML_IFACE_overridden_bank__bank_instrumentation_subscribe__disable_connection_callbacks,
        .enable_connection_callbacks = &_DML_IFACE_overridden_bank__bank_instrumentation_subscribe__enable_connection_callbacks,
        .register_after_read = &_DML_IFACE_overridden_bank__bank_instrumentation_subscribe__register_after_read,
        .register_after_write = &_DML_IFACE_overridden_bank__bank_instrumentation_subscribe__register_after_write,
        .register_before_read = &_DML_IFACE_overridden_bank__bank_instrumentation_subscribe__register_before_read,
        .register_before_write = &_DML_IFACE_overridden_bank__bank_instrumentation_subscribe__register_before_write,
        .remove_callback = &_DML_IFACE_overridden_bank__bank_instrumentation_subscribe__remove_callback,
        .remove_connection_callbacks = &_DML_IFACE_overridden_bank__bank_instrumentation_subscribe__remove_connection_callbacks,
    };
        SIM_register_port_interface(class, "bank_instrumentation_subscribe", &port_iface, "overridden_bank", NULL);
    }
    {
        static const instrumentation_order_interface_t instrumentation_order_interface = {
        .get_connections = &_DML_PIFACE_overridden_bank__instrumentation_order__get_connections,
        .move_before = &_DML_PIFACE_overridden_bank__instrumentation_order__move_before,
    };
        SIM_register_interface(_port_class_overridden_bank, "instrumentation_order", &instrumentation_order_interface);
        static const instrumentation_order_interface_t port_iface = {
        .get_connections = &_DML_IFACE_overridden_bank__instrumentation_order__get_connections,
        .move_before = &_DML_IFACE_overridden_bank__instrumentation_order__move_before,
    };
        SIM_register_port_interface(class, "instrumentation_order", &port_iface, "overridden_bank", NULL);
    }
    {
        static const io_memory_interface_t io_memory_interface = {
        .operation = &_DML_PIFACE_overridden_bank__io_memory__operation,
    };
        SIM_register_interface(_port_class_overridden_bank, "io_memory", &io_memory_interface);
        static const io_memory_interface_t port_iface = {
        .operation = &_DML_IFACE_overridden_bank__io_memory__operation,
    };
        SIM_register_port_interface(class, "io_memory", &port_iface, "overridden_bank", NULL);
    }
    {
        static const register_view_interface_t register_view_interface = {
        .big_endian_bitorder = &_DML_PIFACE_overridden_bank__register_view__big_endian_bitorder,
        .description = &_DML_PIFACE_overridden_bank__register_view__description,
        .get_register_value = &_DML_PIFACE_overridden_bank__register_view__get_register_value,
        .number_of_registers = &_DML_PIFACE_overridden_bank__register_view__number_of_registers,
        .register_info = &_DML_PIFACE_overridden_bank__register_view__register_info,
        .set_register_value = &_DML_PIFACE_overridden_bank__register_view__set_register_value,
    };
        SIM_register_interface(_port_class_overridden_bank, "register_view", &register_view_interface);
        static const register_view_interface_t port_iface = {
        .big_endian_bitorder = &_DML_IFACE_overridden_bank__register_view__big_endian_bitorder,
        .description = &_DML_IFACE_overridden_bank__register_view__description,
        .get_register_value = &_DML_IFACE_overridden_bank__register_view__get_register_value,
        .number_of_registers = &_DML_IFACE_overridden_bank__register_view__number_of_registers,
        .register_info = &_DML_IFACE_overridden_bank__register_view__register_info,
        .set_register_value = &_DML_IFACE_overridden_bank__register_view__set_register_value,
    };
        SIM_register_port_interface(class, "register_view", &port_iface, "overridden_bank", NULL);
    }
    {
        static const register_view_catalog_interface_t register_view_catalog_interface = {
        .register_names = &_DML_PIFACE_overridden_bank__register_view_catalog__register_names,
        .register_offsets = &_DML_PIFACE_overridden_bank__register_view_catalog__register_offsets,
    };
        SIM_register_interface(_port_class_overridden_bank, "register_view_catalog", &register_view_catalog_interface);
        static const register_view_catalog_interface_t port_iface = {
        .register_names = &_DML_IFACE_overridden_bank__register_view_catalog__register_names,
        .register_offsets = &_DML_IFACE_overridden_bank__register_view_catalog__register_offsets,
    };
        SIM_register_port_interface(class, "register_view_catalog", &port_iface, "overridden_bank", NULL);
    }
    {
        static const register_view_read_only_interface_t register_view_read_only_interface = {
        .is_read_only = &_DML_PIFACE_overridden_bank__register_view_read_only__is_read_only,
    };
        SIM_register_interface(_port_class_overridden_bank, "register_view_read_only", &register_view_read_only_interface);
        static const register_view_read_only_interface_t port_iface = {
        .is_read_only = &_DML_IFACE_overridden_bank__register_view_read_only__is_read_only,
    };
        SIM_register_port_interface(class, "register_view_read_only", &port_iface, "overridden_bank", NULL);
    }
    {
        static const bank_instrumentation_subscribe_interface_t bank_instrumentation_subscribe_interface = {
        .disable_connection_callbacks = &_DML_PIFACE_regs__bank_instrumentation_subscribe__disable_connection_callbacks,
        .enable_connection_callbacks = &_DML_PIFACE_regs__bank_instrumentation_subscribe__enable_connection_callbacks,
        .register_after_read = &_DML_PIFACE_regs__bank_instrumentation_subscribe__register_after_read,
        .register_after_write = &_DML_PIFACE_regs__bank_instrumentation_subscribe__register_after_write,
        .register_before_read = &_DML_PIFACE_regs__bank_instrumentation_subscribe__register_before_read,
        .register_before_write = &_DML_PIFACE_regs__bank_instrumentation_subscribe__register_before_write,
        .remove_callback = &_DML_PIFACE_regs__bank_instrumentation_subscribe__remove_callback,
        .remove_connection_callbacks = &_DML_PIFACE_regs__bank_instrumentation_subscribe__remove_connection_callbacks,
    };
        SIM_register_interface(_port_class_regs, "bank_instrumentation_subscribe", &bank_instrumentation_subscribe_interface);
        static const bank_instrumentation_subscribe_interface_t port_iface = {
        .disable_connection_callbacks = &_DML_IFACE_regs__bank_instrumentation_subscribe__disable_connection_callbacks,
        .enable_connection_callbacks = &_DML_IFACE_regs__bank_instrumentation_subscribe__enable_connection_callbacks,
        .register_after_read = &_DML_IFACE_regs__bank_instrumentation_subscribe__register_after_read,
        .register_after_write = &_DML_IFACE_regs__bank_instrumentation_subscribe__register_after_write,
        .register_before_read = &_DML_IFACE_regs__bank_instrumentation_subscribe__register_before_read,
        .register_before_write = &_DML_IFACE_regs__bank_instrumentation_subscribe__register_before_write,
        .remove_callback = &_DML_IFACE_regs__bank_instrumentation_subscribe__remove_callback,
        .remove_connection_callbacks = &_DML_IFACE_regs__bank_instrumentation_subscribe__remove_connection_callbacks,
    };
        SIM_register_port_interface(class, "bank_instrumentation_subscribe", &port_iface, "regs", NULL);
    }
    {
        static const instrumentation_order_interface_t instrumentation_order_interface = {
        .get_connections = &_DML_PIFACE_regs__instrumentation_order__get_connections,
        .move_before = &_DML_PIFACE_regs__instrumentation_order__move_before,
    };
        SIM_register_interface(_port_class_regs, "instrumentation_order", &instrumentation_order_interface);
        static const instrumentation_order_interface_t port_iface = {
        .get_connections = &_DML_IFACE_regs__instrumentation_order__get_connections,
        .move_before = &_DML_IFACE_regs__instrumentation_order__move_before,
    };
        SIM_register_port_interface(class, "instrumentation_order", &port_iface, "regs", NULL);
    }
    {
        static const io_memory_interface_t io_memory_interface = {
        .operation = &_DML_PIFACE_regs__io_memory__operation,
    };
        SIM_register_interface(_port_class_regs, "io_memory", &io_memory_interface);
        static const io_memory_interface_t port_iface = {
        .operation = &_DML_IFACE_regs__io_memory__operation,
    };
        SIM_register_port_interface(class, "io_memory", &port_iface, "regs", NULL);
    }
    {
        static const register_view_interface_t register_view_interface = {
        .big_endian_bitorder = &_DML_PIFACE_regs__register_view__big_endian_bitorder,
        .description = &_DML_PIFACE_regs__register_view__description,
        .get_register_value = &_DML_PIFACE_regs__register_view__get_register_value,
        .number_of_registers = &_DML_PIFACE_regs__register_view__number_of_registers,
        .register_info = &_DML_PIFACE_regs__register_view__register_info,
        .set_register_value = &_DML_PIFACE_regs__register_view__set_register_value,
    };
        SIM_register_interface(_port_class_regs, "register_view", &register_view_interface);
        static const register_view_interface_t port_iface = {
        .big_endian_bitorder = &_DML_IFACE_regs__register_view__big_endian_bitorder,
        .description = &_DML_IFACE_regs__register_view__description,
        .get_register_value = &_DML_IFACE_regs__register_view__get_register_value,
        .number_of_registers = &_DML_IFACE_regs__register_view__number_of_registers,
        .register_info = &_DML_IFACE_regs__register_view__register_info,
        .set_register_value = &_DML_IFACE_regs__register_view__set_register_value,
    };
        SIM_register_port_interface(class, "register_view", &port_iface, "regs", NULL);
    }
    {
        static const register_view_catalog_interface_t register_view_catalog_interface = {
        .register_names = &_DML_PIFACE_regs__register_view_catalog__register_names,
        .register_offsets = &_DML_PIFACE_regs__register_view_catalog__register_offsets,
    };
        SIM_register_interface(_port_class_regs, "register_view_catalog", &register_view_catalog_interface);
        static const register_view_catalog_interface_t port_iface = {
        .register_names = &_DML_IFACE_regs__register_view_catalog__register_names,
        .register_offsets = &_DML_IFACE_regs__register_view_catalog__register_offsets,
    };
        SIM_register_port_interface(class, "register_view_catalog", &port_iface, "regs", NULL);
    }
    {
        static const register_view_read_only_interface_t register_view_read_only_interface = {
        .is_read_only = &_DML_PIFACE_regs__register_view_read_only__is_read_only,
    };
        SIM_register_interface(_port_class_regs, "register_view_read_only", &register_view_read_only_interface);
        static const register_view_read_only_interface_t port_iface = {
        .is_read_only = &_DML_IFACE_regs__register_view_read_only__is_read_only,
    };
        SIM_register_port_interface(class, "register_view_read_only", &port_iface, "regs", NULL);
    }
    {
        static const bank_instrumentation_subscribe_interface_t bank_instrumentation_subscribe_interface = {
        .disable_connection_callbacks = &_DML_PIFACE_regs_with_saved__bank_instrumentation_subscribe__disable_connection_callbacks,
        .enable_connection_callbacks = &_DML_PIFACE_regs_with_saved__bank_instrumentation_subscribe__enable_connection_callbacks,
        .register_after_read = &_DML_PIFACE_regs_with_saved__bank_instrumentation_subscribe__register_after_read,
        .register_after_write = &_DML_PIFACE_regs_with_saved__bank_instrumentation_subscribe__register_after_write,
        .register_before_read = &_DML_PIFACE_regs_with_saved__bank_instrumentation_subscribe__register_before_read,
        .register_before_write = &_DML_PIFACE_regs_with_saved__bank_instrumentation_subscribe__register_before_write,
        .remove_callback = &_DML_PIFACE_regs_with_saved__bank_instrumentation_subscribe__remove_callback,
        .remove_connection_callbacks = &_DML_PIFACE_regs_with_saved__bank_instrumentation_subscribe__remove_connection_callbacks,
    };
        SIM_register_interface(_port_class_regs_with_saved, "bank_instrumentation_subscribe", &bank_instrumentation_subscribe_interface);
        static const bank_instrumentation_subscribe_interface_t port_iface = {
        .disable_connection_callbacks = &_DML_IFACE_regs_with_saved__bank_instrumentation_subscribe__disable_connection_callbacks,
        .enable_connection_callbacks = &_DML_IFACE_regs_with_saved__bank_instrumentation_subscribe__enable_connection_callbacks,
        .register_after_read = &_DML_IFACE_regs_with_saved__bank_instrumentation_subscribe__register_after_read,
        .register_after_write = &_DML_IFACE_regs_with_saved__bank_instrumentation_subscribe__register_after_write,
        .register_before_read = &_DML_IFACE_regs_with_saved__bank_instrumentation_subscribe__register_before_read,
        .register_before_write = &_DML_IFACE_regs_with_saved__bank_instrumentation_subscribe__register_before_write,
        .remove_callback = &_DML_IFACE_regs_with_saved__bank_instrumentation_subscribe__remove_callback,
        .remove_connection_callbacks = &_DML_IFACE_regs_with_saved__bank_instrumentation_subscribe__remove_connection_callbacks,
    };
        SIM_register_port_interface(class, "bank_instrumentation_subscribe", &port_iface, "regs_with_saved", NULL);
    }
    {
        static const instrumentation_order_interface_t instrumentation_order_interface = {
        .get_connections = &_DML_PIFACE_regs_with_saved__instrumentation_order__get_connections,
        .move_before = &_DML_PIFACE_regs_with_saved__instrumentation_order__move_before,
    };
        SIM_register_interface(_port_class_regs_with_saved, "instrumentation_order", &instrumentation_order_interface);
        static const instrumentation_order_interface_t port_iface = {
        .get_connections = &_DML_IFACE_regs_with_saved__instrumentation_order__get_connections,
        .move_before = &_DML_IFACE_regs_with_saved__instrumentation_order__move_before,
    };
        SIM_register_port_interface(class, "instrumentation_order", &port_iface, "regs_with_saved", NULL);
    }
    {
        static const io_memory_interface_t io_memory_interface = {
        .operation = &_DML_PIFACE_regs_with_saved__io_memory__operation,
    };
        SIM_register_interface(_port_class_regs_with_saved, "io_memory", &io_memory_interface);
        static const io_memory_interface_t port_iface = {
        .operation = &_DML_IFACE_regs_with_saved__io_memory__operation,
    };
        SIM_register_port_interface(class, "io_memory", &port_iface, "regs_with_saved", NULL);
    }
    {
        static const register_view_interface_t register_view_interface = {
        .big_endian_bitorder = &_DML_PIFACE_regs_with_saved__register_view__big_endian_bitorder,
        .description = &_DML_PIFACE_regs_with_saved__register_view__description,
        .get_register_value = &_DML_PIFACE_regs_with_saved__register_view__get_register_value,
        .number_of_registers = &_DML_PIFACE_regs_with_saved__register_view__number_of_registers,
        .register_info = &_DML_PIFACE_regs_with_saved__register_view__register_info,
        .set_register_value = &_DML_PIFACE_regs_with_saved__register_view__set_register_value,
    };
        SIM_register_interface(_port_class_regs_with_saved, "register_view", &register_view_interface);
        static const register_view_interface_t port_iface = {
        .big_endian_bitorder = &_DML_IFACE_regs_with_saved__register_view__big_endian_bitorder,
        .description = &_DML_IFACE_regs_with_saved__register_view__description,
        .get_register_value = &_DML_IFACE_regs_with_saved__register_view__get_register_value,
        .number_of_registers = &_DML_IFACE_regs_with_saved__register_view__number_of_registers,
        .register_info = &_DML_IFACE_regs_with_saved__register_view__register_info,
        .set_register_value = &_DML_IFACE_regs_with_saved__register_view__set_register_value,
    };
        SIM_register_port_interface(class, "register_view", &port_iface, "regs_with_saved", NULL);
    }
    {
        static const register_view_catalog_interface_t register_view_catalog_interface = {
        .register_names = &_DML_PIFACE_regs_with_saved__register_view_catalog__register_names,
        .register_offsets = &_DML_PIFACE_regs_with_saved__register_view_catalog__register_offsets,
    };
        SIM_register_interface(_port_class_regs_with_saved, "register_view_catalog", &register_view_catalog_interface);
        static const register_view_catalog_interface_t port_iface = {
        .register_names = &_DML_IFACE_regs_with_saved__register_view_catalog__register_names,
        .register_offsets = &_DML_IFACE_regs_with_saved__register_view_catalog__register_offsets,
    };
        SIM_register_port_interface(class, "register_view_catalog", &port_iface, "regs_with_saved", NULL);
    }
    {
        static const register_view_read_only_interface_t register_view_read_only_interface = {
        .is_read_only = &_DML_PIFACE_regs_with_saved__register_view_read_only__is_read_only,
    };
        SIM_register_interface(_port_class_regs_with_saved, "register_view_read_only", &register_view_read_only_interface);
        static const register_view_read_only_interface_t port_iface = {
        .is_read_only = &_DML_IFACE_regs_with_saved__register_view_read_only__is_read_only,
    };
        SIM_register_port_interface(class, "register_view_read_only", &port_iface, "regs_with_saved", NULL);
    }
    {
        static const bank_instrumentation_subscribe_interface_t bank_instrumentation_subscribe_interface = {
        .disable_connection_callbacks = &_DML_PIFACE_testbank__bank_instrumentation_subscribe__disable_connection_callbacks,
        .enable_connection_callbacks = &_DML_PIFACE_testbank__bank_instrumentation_subscribe__enable_connection_callbacks,
        .register_after_read = &_DML_PIFACE_testbank__bank_instrumentation_subscribe__register_after_read,
        .register_after_write = &_DML_PIFACE_testbank__bank_instrumentation_subscribe__register_after_write,
        .register_before_read = &_DML_PIFACE_testbank__bank_instrumentation_subscribe__register_before_read,
        .register_before_write = &_DML_PIFACE_testbank__bank_instrumentation_subscribe__register_before_write,
        .remove_callback = &_DML_PIFACE_testbank__bank_instrumentation_subscribe__remove_callback,
        .remove_connection_callbacks = &_DML_PIFACE_testbank__bank_instrumentation_subscribe__remove_connection_callbacks,
    };
        SIM_register_interface(_port_class_testbank, "bank_instrumentation_subscribe", &bank_instrumentation_subscribe_interface);
        static const bank_instrumentation_subscribe_interface_t port_iface = {
        .disable_connection_callbacks = &_DML_IFACE_testbank__bank_instrumentation_subscribe__disable_connection_callbacks,
        .enable_connection_callbacks = &_DML_IFACE_testbank__bank_instrumentation_subscribe__enable_connection_callbacks,
        .register_after_read = &_DML_IFACE_testbank__bank_instrumentation_subscribe__register_after_read,
        .register_after_write = &_DML_IFACE_testbank__bank_instrumentation_subscribe__register_after_write,
        .register_before_read = &_DML_IFACE_testbank__bank_instrumentation_subscribe__register_before_read,
        .register_before_write = &_DML_IFACE_testbank__bank_instrumentation_subscribe__register_before_write,
        .remove_callback = &_DML_IFACE_testbank__bank_instrumentation_subscribe__remove_callback,
        .remove_connection_callbacks = &_DML_IFACE_testbank__bank_instrumentation_subscribe__remove_connection_callbacks,
    };
        SIM_register_port_interface(class, "bank_instrumentation_subscribe", &port_iface, "testbank", NULL);
    }
    {
        static const instrumentation_order_interface_t instrumentation_order_interface = {
        .get_connections = &_DML_PIFACE_testbank__instrumentation_order__get_connections,
        .move_before = &_DML_PIFACE_testbank__instrumentation_order__move_before,
    };
        SIM_register_interface(_port_class_testbank, "instrumentation_order", &instrumentation_order_interface);
        static const instrumentation_order_interface_t port_iface = {
        .get_connections = &_DML_IFACE_testbank__instrumentation_order__get_connections,
        .move_before = &_DML_IFACE_testbank__instrumentation_order__move_before,
    };
        SIM_register_port_interface(class, "instrumentation_order", &port_iface, "testbank", NULL);
    }
    {
        static const io_memory_interface_t io_memory_interface = {
        .operation = &_DML_PIFACE_testbank__io_memory__operation,
    };
        SIM_register_interface(_port_class_testbank, "io_memory", &io_memory_interface);
        static const io_memory_interface_t port_iface = {
        .operation = &_DML_IFACE_testbank__io_memory__operation,
    };
        SIM_register_port_interface(class, "io_memory", &port_iface, "testbank", NULL);
    }
    {
        static const register_view_interface_t register_view_interface = {
        .big_endian_bitorder = &_DML_PIFACE_testbank__register_view__big_endian_bitorder,
        .description = &_DML_PIFACE_testbank__register_view__description,
        .get_register_value = &_DML_PIFACE_testbank__register_view__get_register_value,
        .number_of_registers = &_DML_PIFACE_testbank__register_view__number_of_registers,
        .register_info = &_DML_PIFACE_testbank__register_view__register_info,
        .set_register_value = &_DML_PIFACE_testbank__register_view__set_register_value,
    };
        SIM_register_interface(_port_class_testbank, "register_view", &register_view_interface);
        static const register_view_interface_t port_iface = {
        .big_endian_bitorder = &_DML_IFACE_testbank__register_view__big_endian_bitorder,
        .description = &_DML_IFACE_testbank__register_view__description,
        .get_register_value = &_DML_IFACE_testbank__register_view__get_register_value,
        .number_of_registers = &_DML_IFACE_testbank__register_view__number_of_registers,
        .register_info = &_DML_IFACE_testbank__register_view__register_info,
        .set_register_value = &_DML_IFACE_testbank__register_view__set_register_value,
    };
        SIM_register_port_interface(class, "register_view", &port_iface, "testbank", NULL);
    }
    {
        static const register_view_catalog_interface_t register_view_catalog_interface = {
        .register_names = &_DML_PIFACE_testbank__register_view_catalog__register_names,
        .register_offsets = &_DML_PIFACE_testbank__register_view_catalog__register_offsets,
    };
        SIM_register_interface(_port_class_testbank, "register_view_catalog", &register_view_catalog_interface);
        static const register_view_catalog_interface_t port_iface = {
        .register_names = &_DML_IFACE_testbank__register_view_catalog__register_names,
        .register_offsets = &_DML_IFACE_testbank__register_view_catalog__register_offsets,
    };
        SIM_register_port_interface(class, "register_view_catalog", &port_iface, "testbank", NULL);
    }
    {
        static const register_view_read_only_interface_t register_view_read_only_interface = {
        .is_read_only = &_DML_PIFACE_testbank__register_view_read_only__is_read_only,
    };
        SIM_register_interface(_port_class_testbank, "register_view_read_only", &register_view_read_only_interface);
        static const register_view_read_only_interface_t port_iface = {
        .is_read_only = &_DML_IFACE_testbank__register_view_read_only__is_read_only,
    };
        SIM_register_port_interface(class, "register_view_read_only", &port_iface, "testbank", NULL);
    }
    {
        static const tmp_interface_t tmp_interface = {
        .f = &_DML_IFACE_tmp__f,
    };
        SIM_register_interface(class, "tmp", &tmp_interface);
    }
    {
        static const bank_instrumentation_subscribe_interface_t bank_instrumentation_subscribe_interface = {
        .disable_connection_callbacks = &_DML_PIFACE_transaction_access_bank__bank_instrumentation_subscribe__disable_connection_callbacks,
        .enable_connection_callbacks = &_DML_PIFACE_transaction_access_bank__bank_instrumentation_subscribe__enable_connection_callbacks,
        .register_after_read = &_DML_PIFACE_transaction_access_bank__bank_instrumentation_subscribe__register_after_read,
        .register_after_write = &_DML_PIFACE_transaction_access_bank__bank_instrumentation_subscribe__register_after_write,
        .register_before_read = &_DML_PIFACE_transaction_access_bank__bank_instrumentation_subscribe__register_before_read,
        .register_before_write = &_DML_PIFACE_transaction_access_bank__bank_instrumentation_subscribe__register_before_write,
        .remove_callback = &_DML_PIFACE_transaction_access_bank__bank_instrumentation_subscribe__remove_callback,
        .remove_connection_callbacks = &_DML_PIFACE_transaction_access_bank__bank_instrumentation_subscribe__remove_connection_callbacks,
    };
        SIM_register_interface(_port_class_transaction_access_bank, "bank_instrumentation_subscribe", &bank_instrumentation_subscribe_interface);
        static const bank_instrumentation_subscribe_interface_t port_iface = {
        .disable_connection_callbacks = &_DML_IFACE_transaction_access_bank__bank_instrumentation_subscribe__disable_connection_callbacks,
        .enable_connection_callbacks = &_DML_IFACE_transaction_access_bank__bank_instrumentation_subscribe__enable_connection_callbacks,
        .register_after_read = &_DML_IFACE_transaction_access_bank__bank_instrumentation_subscribe__register_after_read,
        .register_after_write = &_DML_IFACE_transaction_access_bank__bank_instrumentation_subscribe__register_after_write,
        .register_before_read = &_DML_IFACE_transaction_access_bank__bank_instrumentation_subscribe__register_before_read,
        .register_before_write = &_DML_IFACE_transaction_access_bank__bank_instrumentation_subscribe__register_before_write,
        .remove_callback = &_DML_IFACE_transaction_access_bank__bank_instrumentation_subscribe__remove_callback,
        .remove_connection_callbacks = &_DML_IFACE_transaction_access_bank__bank_instrumentation_subscribe__remove_connection_callbacks,
    };
        SIM_register_port_interface(class, "bank_instrumentation_subscribe", &port_iface, "transaction_access_bank", NULL);
    }
    {
        static const instrumentation_order_interface_t instrumentation_order_interface = {
        .get_connections = &_DML_PIFACE_transaction_access_bank__instrumentation_order__get_connections,
        .move_before = &_DML_PIFACE_transaction_access_bank__instrumentation_order__move_before,
    };
        SIM_register_interface(_port_class_transaction_access_bank, "instrumentation_order", &instrumentation_order_interface);
        static const instrumentation_order_interface_t port_iface = {
        .get_connections = &_DML_IFACE_transaction_access_bank__instrumentation_order__get_connections,
        .move_before = &_DML_IFACE_transaction_access_bank__instrumentation_order__move_before,
    };
        SIM_register_port_interface(class, "instrumentation_order", &port_iface, "transaction_access_bank", NULL);
    }
    {
        static const register_view_interface_t register_view_interface = {
        .big_endian_bitorder = &_DML_PIFACE_transaction_access_bank__register_view__big_endian_bitorder,
        .description = &_DML_PIFACE_transaction_access_bank__register_view__description,
        .get_register_value = &_DML_PIFACE_transaction_access_bank__register_view__get_register_value,
        .number_of_registers = &_DML_PIFACE_transaction_access_bank__register_view__number_of_registers,
        .register_info = &_DML_PIFACE_transaction_access_bank__register_view__register_info,
        .set_register_value = &_DML_PIFACE_transaction_access_bank__register_view__set_register_value,
    };
        SIM_register_interface(_port_class_transaction_access_bank, "register_view", &register_view_interface);
        static const register_view_interface_t port_iface = {
        .big_endian_bitorder = &_DML_IFACE_transaction_access_bank__register_view__big_endian_bitorder,
        .description = &_DML_IFACE_transaction_access_bank__register_view__description,
        .get_register_value = &_DML_IFACE_transaction_access_bank__register_view__get_register_value,
        .number_of_registers = &_DML_IFACE_transaction_access_bank__register_view__number_of_registers,
        .register_info = &_DML_IFACE_transaction_access_bank__register_view__register_info,
        .set_register_value = &_DML_IFACE_transaction_access_bank__register_view__set_register_value,
    };
        SIM_register_port_interface(class, "register_view", &port_iface, "transaction_access_bank", NULL);
    }
    {
        static const register_view_catalog_interface_t register_view_catalog_interface = {
        .register_names = &_DML_PIFACE_transaction_access_bank__register_view_catalog__register_names,
        .register_offsets = &_DML_PIFACE_transaction_access_bank__register_view_catalog__register_offsets,
    };
        SIM_register_interface(_port_class_transaction_access_bank, "register_view_catalog", &register_view_catalog_interface);
        static const register_view_catalog_interface_t port_iface = {
        .register_names = &_DML_IFACE_transaction_access_bank__register_view_catalog__register_names,
        .register_offsets = &_DML_IFACE_transaction_access_bank__register_view_catalog__register_offsets,
    };
        SIM_register_port_interface(class, "register_view_catalog", &port_iface, "transaction_access_bank", NULL);
    }
    {
        static const register_view_read_only_interface_t register_view_read_only_interface = {
        .is_read_only = &_DML_PIFACE_transaction_access_bank__register_view_read_only__is_read_only,
    };
        SIM_register_interface(_port_class_transaction_access_bank, "register_view_read_only", &register_view_read_only_interface);
        static const register_view_read_only_interface_t port_iface = {
        .is_read_only = &_DML_IFACE_transaction_access_bank__register_view_read_only__is_read_only,
    };
        SIM_register_port_interface(class, "register_view_read_only", &port_iface, "transaction_access_bank", NULL);
    }
    {
        static const transaction_interface_t transaction_interface = {
        .issue = &_DML_PIFACE_transaction_access_bank__transaction__issue,
    };
        SIM_register_interface(_port_class_transaction_access_bank, "transaction", &transaction_interface);
        static const transaction_interface_t port_iface = {
        .issue = &_DML_IFACE_transaction_access_bank__transaction__issue,
    };
        SIM_register_port_interface(class, "transaction", &port_iface, "transaction_access_bank", NULL);
    }
    {
        static const bank_instrumentation_subscribe_interface_t bank_instrumentation_subscribe_interface = {
        .disable_connection_callbacks = &_DML_PIFACE_transaction_access_bank_compat__bank_instrumentation_subscribe__disable_connection_callbacks,
        .enable_connection_callbacks = &_DML_PIFACE_transaction_access_bank_compat__bank_instrumentation_subscribe__enable_connection_callbacks,
        .register_after_read = &_DML_PIFACE_transaction_access_bank_compat__bank_instrumentation_subscribe__register_after_read,
        .register_after_write = &_DML_PIFACE_transaction_access_bank_compat__bank_instrumentation_subscribe__register_after_write,
        .register_before_read = &_DML_PIFACE_transaction_access_bank_compat__bank_instrumentation_subscribe__register_before_read,
        .register_before_write = &_DML_PIFACE_transaction_access_bank_compat__bank_instrumentation_subscribe__register_before_write,
        .remove_callback = &_DML_PIFACE_transaction_access_bank_compat__bank_instrumentation_subscribe__remove_callback,
        .remove_connection_callbacks = &_DML_PIFACE_transaction_access_bank_compat__bank_instrumentation_subscribe__remove_connection_callbacks,
    };
        SIM_register_interface(_port_class_transaction_access_bank_compat, "bank_instrumentation_subscribe", &bank_instrumentation_subscribe_interface);
        static const bank_instrumentation_subscribe_interface_t port_iface = {
        .disable_connection_callbacks = &_DML_IFACE_transaction_access_bank_compat__bank_instrumentation_subscribe__disable_connection_callbacks,
        .enable_connection_callbacks = &_DML_IFACE_transaction_access_bank_compat__bank_instrumentation_subscribe__enable_connection_callbacks,
        .register_after_read = &_DML_IFACE_transaction_access_bank_compat__bank_instrumentation_subscribe__register_after_read,
        .register_after_write = &_DML_IFACE_transaction_access_bank_compat__bank_instrumentation_subscribe__register_after_write,
        .register_before_read = &_DML_IFACE_transaction_access_bank_compat__bank_instrumentation_subscribe__register_before_read,
        .register_before_write = &_DML_IFACE_transaction_access_bank_compat__bank_instrumentation_subscribe__register_before_write,
        .remove_callback = &_DML_IFACE_transaction_access_bank_compat__bank_instrumentation_subscribe__remove_callback,
        .remove_connection_callbacks = &_DML_IFACE_transaction_access_bank_compat__bank_instrumentation_subscribe__remove_connection_callbacks,
    };
        SIM_register_port_interface(class, "bank_instrumentation_subscribe", &port_iface, "transaction_access_bank_compat", NULL);
    }
    {
        static const instrumentation_order_interface_t instrumentation_order_interface = {
        .get_connections = &_DML_PIFACE_transaction_access_bank_compat__instrumentation_order__get_connections,
        .move_before = &_DML_PIFACE_transaction_access_bank_compat__instrumentation_order__move_before,
    };
        SIM_register_interface(_port_class_transaction_access_bank_compat, "instrumentation_order", &instrumentation_order_interface);
        static const instrumentation_order_interface_t port_iface = {
        .get_connections = &_DML_IFACE_transaction_access_bank_compat__instrumentation_order__get_connections,
        .move_before = &_DML_IFACE_transaction_access_bank_compat__instrumentation_order__move_before,
    };
        SIM_register_port_interface(class, "instrumentation_order", &port_iface, "transaction_access_bank_compat", NULL);
    }
    {
        static const register_view_interface_t register_view_interface = {
        .big_endian_bitorder = &_DML_PIFACE_transaction_access_bank_compat__register_view__big_endian_bitorder,
        .description = &_DML_PIFACE_transaction_access_bank_compat__register_view__description,
        .get_register_value = &_DML_PIFACE_transaction_access_bank_compat__register_view__get_register_value,
        .number_of_registers = &_DML_PIFACE_transaction_access_bank_compat__register_view__number_of_registers,
        .register_info = &_DML_PIFACE_transaction_access_bank_compat__register_view__register_info,
        .set_register_value = &_DML_PIFACE_transaction_access_bank_compat__register_view__set_register_value,
    };
        SIM_register_interface(_port_class_transaction_access_bank_compat, "register_view", &register_view_interface);
        static const register_view_interface_t port_iface = {
        .big_endian_bitorder = &_DML_IFACE_transaction_access_bank_compat__register_view__big_endian_bitorder,
        .description = &_DML_IFACE_transaction_access_bank_compat__register_view__description,
        .get_register_value = &_DML_IFACE_transaction_access_bank_compat__register_view__get_register_value,
        .number_of_registers = &_DML_IFACE_transaction_access_bank_compat__register_view__number_of_registers,
        .register_info = &_DML_IFACE_transaction_access_bank_compat__register_view__register_info,
        .set_register_value = &_DML_IFACE_transaction_access_bank_compat__register_view__set_register_value,
    };
        SIM_register_port_interface(class, "register_view", &port_iface, "transaction_access_bank_compat", NULL);
    }
    {
        static const register_view_catalog_interface_t register_view_catalog_interface = {
        .register_names = &_DML_PIFACE_transaction_access_bank_compat__register_view_catalog__register_names,
        .register_offsets = &_DML_PIFACE_transaction_access_bank_compat__register_view_catalog__register_offsets,
    };
        SIM_register_interface(_port_class_transaction_access_bank_compat, "register_view_catalog", &register_view_catalog_interface);
        static const register_view_catalog_interface_t port_iface = {
        .register_names = &_DML_IFACE_transaction_access_bank_compat__register_view_catalog__register_names,
        .register_offsets = &_DML_IFACE_transaction_access_bank_compat__register_view_catalog__register_offsets,
    };
        SIM_register_port_interface(class, "register_view_catalog", &port_iface, "transaction_access_bank_compat", NULL);
    }
    {
        static const register_view_read_only_interface_t register_view_read_only_interface = {
        .is_read_only = &_DML_PIFACE_transaction_access_bank_compat__register_view_read_only__is_read_only,
    };
        SIM_register_interface(_port_class_transaction_access_bank_compat, "register_view_read_only", &register_view_read_only_interface);
        static const register_view_read_only_interface_t port_iface = {
        .is_read_only = &_DML_IFACE_transaction_access_bank_compat__register_view_read_only__is_read_only,
    };
        SIM_register_port_interface(class, "register_view_read_only", &port_iface, "transaction_access_bank_compat", NULL);
    }
    {
        static const transaction_interface_t transaction_interface = {
        .issue = &_DML_PIFACE_transaction_access_bank_compat__transaction__issue,
    };
        SIM_register_interface(_port_class_transaction_access_bank_compat, "transaction", &transaction_interface);
        static const transaction_interface_t port_iface = {
        .issue = &_DML_IFACE_transaction_access_bank_compat__transaction__issue,
    };
        SIM_register_port_interface(class, "transaction", &port_iface, "transaction_access_bank_compat", NULL);
    }
    {
        const struct {
          const char *name;
          const char *type;
        } saved_attrinfo[2] = {
            {"r1_x", "i"},
            {"r2_f_x", "i"},
        };
        static const _saved_userdata_t saved_userdata[2] = {
            {offsetof(test_t, regs_with_saved.r1.x), 0, NULL, NULL, DML_deserialize_I32hs, DML_serialize_I32hs},
            {offsetof(test_t, regs_with_saved.r2.f.x), 0, NULL, NULL, DML_deserialize_I32hs, DML_serialize_I32hs},
        };
        for (unsigned int idx = 0; idx < 2; ++idx) {
            SIM_register_attribute_with_user_data(_port_class_regs_with_saved, saved_attrinfo[idx].name,
                _get_port_saved_variable, (lang_void *)&saved_userdata[idx],
                _set_port_saved_variable, (lang_void *)&saved_userdata[idx],
                Sim_Attr_Optional | Sim_Attr_Internal,
                saved_attrinfo[idx].type, "saved variable");
        }
    }
    {
        const char *hook_attr_names[1] = {
            "h",
        };
        const uint32 hook_ids[1] = {
            1,
        };
        for (uint32 idx = 0; idx < 1; ++idx) {
            _DML_register_hook_attribute(class, hook_attr_names[idx], _DML_get_hook_attr, _DML_set_hook_attr, &_hook_aux_infos[hook_ids[idx] - 1], _hook_id_infos[hook_ids[idx] - 1], 0);
        }
    }

    const char *const log_groups[] = {
        "Register_Read",
        "Register_Write",
        NULL
    };
    SIM_log_register_groups(class, log_groups);
    SIM_log_register_groups(_port_class_HRESET, log_groups);
    SIM_log_register_groups(_port_class_SRESET, log_groups);
    SIM_log_register_groups(_port_class_bank_obj_get, log_groups);
    SIM_log_register_groups(_port_class_field_regs, log_groups);
    SIM_log_register_groups(_port_class_io_memory_access_bank, log_groups);
    SIM_log_register_groups(_port_class_io_memory_access_bank_compat, log_groups);
    SIM_log_register_groups(_port_class_len_compat_testbank, log_groups);
    SIM_log_register_groups(_port_class_overridden_bank, log_groups);
    SIM_log_register_groups(_port_class_p, log_groups);
    SIM_log_register_groups(_port_class_regs, log_groups);
    SIM_log_register_groups(_port_class_regs_with_saved, log_groups);
    SIM_log_register_groups(_port_class_testbank, log_groups);
    SIM_log_register_groups(_port_class_transaction_access_bank, log_groups);
    SIM_log_register_groups(_port_class_transaction_access_bank_compat, log_groups);

    _startup_calls();
    return class;
}

static void _initialize_vtable_hts(void)
{
}
static void __attribute__((optimize("O0")))
_tinit_destroy(struct _destroy *_ret, _each_in_param_t _destroy__each_destroy, void  (*_destroy_destroy)(test_t *arg0, destroy arg1))
{
    *_ret = (struct _destroy){
        .destroy = _destroy_destroy,
        ._each_destroy = _destroy__each_destroy,
        };
}
static void __attribute__((optimize("O0")))
_tinit_init(struct _init *_ret, _each_in_param_t _init__each_init, void  (*_init_init)(test_t *arg0, init arg1))
{
    *_ret = (struct _init){
        .init = _init_init,
        ._each_init = _init__each_init,
        };
}
static void __attribute__((optimize("O0")))
_tinit__qname(struct __qname *_ret)
{
}
static void __attribute__((optimize("O0")))
_tinit_desc(struct _desc *_ret)
{
}
static void __attribute__((optimize("O0")))
_tinit_documentation(struct _documentation *_ret)
{
}
static void __attribute__((optimize("O0")))
_tinit_limitations(struct _limitations *_ret)
{
}
static void __attribute__((optimize("O0")))
_tinit_name(struct _name *_ret, char const **_name_name)
{
    *_ret = (struct _name){
        .name = _name_name,
        };
}
static void __attribute__((optimize("O0")))
_tinit_object(struct _object *_ret, char const **_object_name)
{
    _tinit__qname(&_ret->_qname);
    _tinit_desc(&_ret->desc);
    _tinit_documentation(&_ret->documentation);
    _tinit_limitations(&_ret->limitations);
    _tinit_name(&_ret->name, _object_name);
}
static void __attribute__((optimize("O0")))
_tinit_post_init(struct _post_init *_ret, _each_in_param_t _post_init__each_post_init, void  (*_post_init_post_init)(test_t *arg0, post_init arg1))
{
    *_ret = (struct _post_init){
        .post_init = _post_init_post_init,
        ._each_post_init = _post_init__each_post_init,
        };
}
static void __attribute__((optimize("O0")))
_tinit_device(struct _device *_ret, _each_in_param_t _device__each_destroy, _each_in_param_t _device__each_init, _each_in_param_t _device__each_post_init, void  (*_device_destroy)(test_t *arg0, destroy arg1), void  (*_device_init)(test_t *arg0, init arg1), char const **_device_name, void  (*_device_post_init)(test_t *arg0, post_init arg1))
{
    _tinit_destroy(&_ret->destroy, _device__each_destroy, _device_destroy);
    _tinit_init(&_ret->init, _device__each_init, _device_init);
    _tinit_object(&_ret->object, _device_name);
    _tinit_post_init(&_ret->post_init, _device__each_post_init, _device_post_init);
}
static void __attribute__((optimize("O0")))
_tinit_implement(struct _implement *_ret, char const **_implement_name)
{
    _tinit_object(&_ret->object, _implement_name);
}
static void __attribute__((optimize("O0")))
_tinit_port(struct _port *_ret, uint32 _port__cached_port_obj, char const **_port_name)
{
    *_ret = (struct _port){
        ._cached_port_obj = _port__cached_port_obj,
        };
    _tinit_object(&_ret->object, _port_name);
}
static void __attribute__((optimize("O0")))
_tinit__conf_attribute(struct __conf_attribute *_ret, bool *__conf_attribute__attr_allow_cutoff, char const **__conf_attribute__attr_name, char const **__conf_attribute__attr_type, char const **__conf_attribute__documentation, attr_attr_t *__conf_attribute__flags, uint32 *__conf_attribute__object_relative_dims, conf_class_t ***__conf_attribute__parent_obj_class, _dml_attr_parent_obj_proxy_info_t *__conf_attribute__parent_obj_proxy_info, bool *__conf_attribute__should_be_registered, attr_value_t (*__conf_attribute_get_attribute)(test_t *arg0, _conf_attribute arg1), char const **__conf_attribute_name, bool *__conf_attribute_readable, set_error_t (*__conf_attribute_set_attribute)(test_t *arg0, _conf_attribute arg1, attr_value_t arg2), bool *__conf_attribute_writable)
{
    *_ret = (struct __conf_attribute){
        .get_attribute = __conf_attribute_get_attribute,
        .set_attribute = __conf_attribute_set_attribute,
        ._attr_allow_cutoff = __conf_attribute__attr_allow_cutoff,
        ._attr_name = __conf_attribute__attr_name,
        ._attr_type = __conf_attribute__attr_type,
        ._documentation = __conf_attribute__documentation,
        ._flags = __conf_attribute__flags,
        ._object_relative_dims = __conf_attribute__object_relative_dims,
        ._parent_obj_class = __conf_attribute__parent_obj_class,
        ._parent_obj_proxy_info = __conf_attribute__parent_obj_proxy_info,
        ._should_be_registered = __conf_attribute__should_be_registered,
        .readable = __conf_attribute_readable,
        .writable = __conf_attribute_writable,
        };
    _tinit_object(&_ret->object, __conf_attribute_name);
}
static void __attribute__((optimize("O0")))
_tinit_attribute(struct _attribute *_ret, bool *_attribute__attr_allow_cutoff, char const **_attribute__attr_name, char const **_attribute__attr_type, char const **_attribute__documentation, attr_attr_t *_attribute__flags, uint32 *_attribute__object_relative_dims, conf_class_t ***_attribute__parent_obj_class, _dml_attr_parent_obj_proxy_info_t *_attribute__parent_obj_proxy_info, bool *_attribute__should_be_registered, attr_value_t (*_attribute_get)(test_t *arg0, attribute arg1), char const **_attribute_name, bool *_attribute_readable, bool (*_attribute_set)(test_t *arg0, attribute arg1, attr_value_t arg2), set_error_t (*_attribute_set_attribute)(test_t *arg0, _conf_attribute arg1, attr_value_t arg2), bool *_attribute_writable)
{
    *_ret = (struct _attribute){
        .get = _attribute_get,
        .set = _attribute_set,
        };
    _tinit__conf_attribute(&_ret->_conf_attribute, _attribute__attr_allow_cutoff, _attribute__attr_name, _attribute__attr_type, _attribute__documentation, _attribute__flags, _attribute__object_relative_dims, _attribute__parent_obj_class, _attribute__parent_obj_proxy_info, _attribute__should_be_registered, _DML_TM_attribute__get_attribute, _attribute_name, _attribute_readable, _attribute_set_attribute == NULL ? _DML_TM_attribute__set_attribute : _attribute_set_attribute, _attribute_writable);
}
static void __attribute__((optimize("O0")))
_tinit_bool_attr(struct _bool_attr *_ret, bool *_bool_attr__attr_allow_cutoff, char const **_bool_attr__attr_name, char const **_bool_attr__attr_type, char const **_bool_attr__documentation, _each_in_param_t _bool_attr__each_init, attr_attr_t *_bool_attr__flags, uint32 *_bool_attr__object_relative_dims, conf_class_t ***_bool_attr__parent_obj_class, _dml_attr_parent_obj_proxy_info_t *_bool_attr__parent_obj_proxy_info, bool *_bool_attr__should_be_registered, attr_value_t (*_bool_attr_get)(test_t *arg0, attribute arg1), void  (*_bool_attr_init)(test_t *arg0, init arg1), bool *_bool_attr_init_val, char const **_bool_attr_name, bool *_bool_attr_readable, bool (*_bool_attr_set)(test_t *arg0, attribute arg1, attr_value_t arg2), set_error_t (*_bool_attr_set_attribute)(test_t *arg0, _conf_attribute arg1, attr_value_t arg2), uint32 _bool_attr_val, bool *_bool_attr_writable)
{
    *_ret = (struct _bool_attr){
        .init_val = _bool_attr_init_val,
        .val = _bool_attr_val,
        };
    _tinit_attribute(&_ret->attribute, _bool_attr__attr_allow_cutoff, _bool_attr__attr_name, _bool_attr__attr_type, _bool_attr__documentation, _bool_attr__flags, _bool_attr__object_relative_dims, _bool_attr__parent_obj_class, _bool_attr__parent_obj_proxy_info, _bool_attr__should_be_registered, _bool_attr_get == NULL ? _DML_TM_bool_attr__get : _bool_attr_get, _bool_attr_name, _bool_attr_readable, _bool_attr_set == NULL ? _DML_TM_bool_attr__set : _bool_attr_set, _bool_attr_set_attribute, _bool_attr_writable);
    _tinit_init(&_ret->init, _bool_attr__each_init, _bool_attr_init == NULL ? _DML_TM_bool_attr__init : _bool_attr_init);
}
static void __attribute__((optimize("O0")))
_tinit_bank_io_memory(struct _bank_io_memory *_ret, char const **_bank_io_memory_name)
{
    _tinit_implement(&_ret->implement, _bank_io_memory_name);
}
static void __attribute__((optimize("O0")))
_tinit_shown_desc(struct _shown_desc *_ret, char const **_shown_desc_shown_desc)
{
    *_ret = (struct _shown_desc){
        .shown_desc = _shown_desc_shown_desc,
        };
    _tinit_desc(&_ret->desc);
}
static void __attribute__((optimize("O0")))
_tinit_bank(struct _bank *_ret, uint32 _bank__after_read_callbacks, uint32 _bank__after_write_callbacks, uint32 _bank__before_read_callbacks, uint32 _bank__before_write_callbacks, uint32 _bank__cached_bank_obj, uint32 _bank__connections, _each_in_param_t _bank__each_register, bool (*_bank__get_register)(test_t *arg0, bank arg1, uint32 arg2, _register *arg3), bool *_bank__le_byte_order, struct _memo_bank___reginfo_table *_bank__memo_outs__reginfo_table, struct _memo_bank___sorted_regs *_bank__memo_outs__sorted_regs, bool *_bank_be_bitorder, bool (*_bank_get)(test_t *arg0, bank arg1, uint64 arg2, uint64 arg3, uint64 *arg4), bool (*_bank_io_memory_access)(test_t *arg0, bank arg1, generic_transaction_t *arg2, uint64 arg3, void  *arg4), char const **_bank_name, bool *_bank_overlapping, bool *_bank_partial, bool (*_bank_read)(test_t *arg0, bank arg1, uint64 arg2, uint64 arg3, void  *arg4, uint64 *arg5), void  (*_bank_set)(test_t *arg0, bank arg1, uint64 arg2, uint64 arg3, uint64 arg4), char const **_bank_shown_desc, exception_type_t (*_bank_transaction_access)(test_t *arg0, bank arg1, transaction_t *arg2, uint64 arg3, void  *arg4), bool (*_bank_unmapped_get)(test_t *arg0, bank arg1, uint64 arg2, uint64 arg3, uint64 *arg4), bool (*_bank_unmapped_read)(test_t *arg0, bank arg1, uint64 arg2, uint64 arg3, void  *arg4, uint64 *arg5), bool (*_bank_unmapped_write)(test_t *arg0, bank arg1, uint64 arg2, uint64 arg3, uint64 arg4, void  *arg5), bool *_bank_use_io_memory, bool (*_bank_write)(test_t *arg0, bank arg1, uint64 arg2, uint64 arg3, uint64 arg4, void  *arg5))
{
    *_ret = (struct _bank){
        ._get_register = _bank__get_register == NULL ? _DML_TM_bank___get_register : _bank__get_register,
        .get = _bank_get == NULL ? _DML_TM_bank__get : _bank_get,
        .io_memory_access = _bank_io_memory_access == NULL ? _DML_TM_bank__io_memory_access : _bank_io_memory_access,
        .read = _bank_read == NULL ? _DML_TM_bank__read : _bank_read,
        .set = _bank_set == NULL ? _DML_TM_bank__set : _bank_set,
        .transaction_access = _bank_transaction_access == NULL ? _DML_TM_bank__transaction_access : _bank_transaction_access,
        .unmapped_get = _bank_unmapped_get == NULL ? _DML_TM_bank__unmapped_get : _bank_unmapped_get,
        .unmapped_read = _bank_unmapped_read == NULL ? _DML_TM_bank__unmapped_read : _bank_unmapped_read,
        .unmapped_write = _bank_unmapped_write == NULL ? _DML_TM_bank__unmapped_write : _bank_unmapped_write,
        .write = _bank_write == NULL ? _DML_TM_bank__write : _bank_write,
        ._each_register = _bank__each_register,
        ._le_byte_order = _bank__le_byte_order,
        .be_bitorder = _bank_be_bitorder,
        .overlapping = _bank_overlapping,
        .partial = _bank_partial,
        .use_io_memory = _bank_use_io_memory,
        ._after_read_callbacks = _bank__after_read_callbacks,
        ._after_write_callbacks = _bank__after_write_callbacks,
        ._before_read_callbacks = _bank__before_read_callbacks,
        ._before_write_callbacks = _bank__before_write_callbacks,
        ._cached_bank_obj = _bank__cached_bank_obj,
        ._connections = _bank__connections,
        ._memo_outs__reginfo_table = _bank__memo_outs__reginfo_table,
        ._memo_outs__sorted_regs = _bank__memo_outs__sorted_regs,
        };
    _tinit_object(&_ret->object, _bank_name);
    _tinit_shown_desc(&_ret->shown_desc, _bank_shown_desc);
}
static void __attribute__((optimize("O0")))
_tinit_bank_obj(struct _bank_obj *_ret, uint32 _bank_obj__after_read_callbacks, uint32 _bank_obj__after_write_callbacks, uint32 _bank_obj__before_read_callbacks, uint32 _bank_obj__before_write_callbacks, uint32 _bank_obj__cached_bank_obj, uint32 _bank_obj__connections, _each_in_param_t _bank_obj__each_register, bool (*_bank_obj__get_register)(test_t *arg0, bank arg1, uint32 arg2, _register *arg3), bool *_bank_obj__le_byte_order, struct _memo_bank___reginfo_table *_bank_obj__memo_outs__reginfo_table, struct _memo_bank___sorted_regs *_bank_obj__memo_outs__sorted_regs, bool *_bank_obj_be_bitorder, bool (*_bank_obj_get)(test_t *arg0, bank arg1, uint64 arg2, uint64 arg3, uint64 *arg4), bool (*_bank_obj_io_memory_access)(test_t *arg0, bank arg1, generic_transaction_t *arg2, uint64 arg3, void  *arg4), char const **_bank_obj_name, bool *_bank_obj_overlapping, bool *_bank_obj_partial, bool (*_bank_obj_read)(test_t *arg0, bank arg1, uint64 arg2, uint64 arg3, void  *arg4, uint64 *arg5), void  (*_bank_obj_set)(test_t *arg0, bank arg1, uint64 arg2, uint64 arg3, uint64 arg4), char const **_bank_obj_shown_desc, exception_type_t (*_bank_obj_transaction_access)(test_t *arg0, bank arg1, transaction_t *arg2, uint64 arg3, void  *arg4), bool (*_bank_obj_unmapped_get)(test_t *arg0, bank arg1, uint64 arg2, uint64 arg3, uint64 *arg4), bool (*_bank_obj_unmapped_read)(test_t *arg0, bank arg1, uint64 arg2, uint64 arg3, void  *arg4, uint64 *arg5), bool (*_bank_obj_unmapped_write)(test_t *arg0, bank arg1, uint64 arg2, uint64 arg3, uint64 arg4, void  *arg5), bool *_bank_obj_use_io_memory, bool (*_bank_obj_write)(test_t *arg0, bank arg1, uint64 arg2, uint64 arg3, uint64 arg4, void  *arg5))
{
    _tinit_bank(&_ret->bank, _bank_obj__after_read_callbacks, _bank_obj__after_write_callbacks, _bank_obj__before_read_callbacks, _bank_obj__before_write_callbacks, _bank_obj__cached_bank_obj, _bank_obj__connections, _bank_obj__each_register, _bank_obj__get_register, _bank_obj__le_byte_order, _bank_obj__memo_outs__reginfo_table, _bank_obj__memo_outs__sorted_regs, _bank_obj_be_bitorder, _bank_obj_get, _bank_obj_io_memory_access, _bank_obj_name, _bank_obj_overlapping, _bank_obj_partial, _bank_obj_read, _bank_obj_set, _bank_obj_shown_desc, _bank_obj_transaction_access, _bank_obj_unmapped_get, _bank_obj_unmapped_read, _bank_obj_unmapped_write, _bank_obj_use_io_memory, _bank_obj_write);
}
static void __attribute__((optimize("O0")))
_tinit_event(struct _event *_ret, void  (*_event__callback)(test_t *arg0, event arg1, void  *arg2), char *(*_event__describe_event)(test_t *arg0, event arg1, void  *arg2), void  (*_event__destroy)(test_t *arg0, event arg1, void  *arg2), attr_value_t (*_event__get_event_info)(test_t *arg0, event arg1, void  *arg2), event_class_t *const **_event__pevclass, void  *(*_event__set_event_info)(test_t *arg0, event arg1, attr_value_t arg2), char const **_event_name, char const **_event_shown_desc)
{
    *_ret = (struct _event){
        ._callback = _event__callback,
        ._describe_event = _event__describe_event,
        ._destroy = _event__destroy,
        ._get_event_info = _event__get_event_info,
        ._set_event_info = _event__set_event_info,
        ._pevclass = _event__pevclass,
        };
    _tinit_object(&_ret->object, _event_name);
    _tinit_shown_desc(&_ret->shown_desc, _event_shown_desc);
}
static void __attribute__((optimize("O0")))
_tinit__event(struct __event *_ret, void  (*__event__callback)(test_t *arg0, event arg1, void  *arg2), char *(*__event__describe_event)(test_t *arg0, event arg1, void  *arg2), void  (*__event__destroy)(test_t *arg0, event arg1, void  *arg2), attr_value_t (*__event__get_event_info)(test_t *arg0, event arg1, void  *arg2), event_class_t *const **__event__pevclass, void  *(*__event__set_event_info)(test_t *arg0, event arg1, attr_value_t arg2), char const **__event_name, char const **__event_shown_desc)
{
    _tinit_event(&_ret->event, __event__callback, __event__describe_event, __event__destroy, __event__get_event_info, __event__pevclass, __event__set_event_info, __event_name, __event_shown_desc);
}
static void __attribute__((optimize("O0")))
_tinit__custom_event(struct __custom_event *_ret, event_class_t *const **__custom_event__pevclass, void  (*__custom_event_destroy)(test_t *arg0, _custom_event arg1, void  *arg2), void  (*__custom_event_event)(test_t *arg0, _custom_event arg1, void  *arg2), attr_value_t (*__custom_event_get_event_info)(test_t *arg0, _custom_event arg1, void  *arg2), char const **__custom_event_name, void  *(*__custom_event_set_event_info)(test_t *arg0, _custom_event arg1, attr_value_t arg2), char const **__custom_event_shown_desc)
{
    *_ret = (struct __custom_event){
        .destroy = __custom_event_destroy,
        .event = __custom_event_event,
        .get_event_info = __custom_event_get_event_info,
        .set_event_info = __custom_event_set_event_info,
        };
    _tinit__event(&_ret->_event, _DML_TM__custom_event___callback, _DML_TM__custom_event___describe_event, _DML_TM__custom_event___destroy, _DML_TM__custom_event___get_event_info, __custom_event__pevclass, _DML_TM__custom_event___set_event_info, __custom_event_name, __custom_event_shown_desc);
}
static void __attribute__((optimize("O0")))
_tinit__cycle_event(struct __cycle_event *_ret, void  (*__cycle_event__callback)(test_t *arg0, event arg1, void  *arg2), char *(*__cycle_event__describe_event)(test_t *arg0, event arg1, void  *arg2), void  (*__cycle_event__destroy)(test_t *arg0, event arg1, void  *arg2), attr_value_t (*__cycle_event__get_event_info)(test_t *arg0, event arg1, void  *arg2), event_class_t *const **__cycle_event__pevclass, void  *(*__cycle_event__set_event_info)(test_t *arg0, event arg1, attr_value_t arg2), char const **__cycle_event_name, char const **__cycle_event_shown_desc)
{
    _tinit__event(&_ret->_event, __cycle_event__callback, __cycle_event__describe_event, __cycle_event__destroy, __cycle_event__get_event_info, __cycle_event__pevclass, __cycle_event__set_event_info, __cycle_event_name, __cycle_event_shown_desc);
}
static void  
__adj_custom_cycle_event___cycle_event___event__event___callback(test_t *_dev, event _event, void  *user)
{
    _event.trait = &((struct _custom_cycle_event *) DOWNCAST(_event, custom_cycle_event, _cycle_event._event.event).trait)->_custom_event._event.event;
    _DML_TM__custom_event___callback(_dev, _event, user);
}
static char *
__adj_custom_cycle_event___cycle_event___event__event___describe_event(test_t *_dev, event _event, void  *data)
{
    _event.trait = &((struct _custom_cycle_event *) DOWNCAST(_event, custom_cycle_event, _cycle_event._event.event).trait)->_custom_event._event.event;
    return _DML_TM__custom_event___describe_event(_dev, _event, data);
}
static void  
__adj_custom_cycle_event___cycle_event___event__event___destroy(test_t *_dev, event _event, void  *data)
{
    _event.trait = &((struct _custom_cycle_event *) DOWNCAST(_event, custom_cycle_event, _cycle_event._event.event).trait)->_custom_event._event.event;
    _DML_TM__custom_event___destroy(_dev, _event, data);
}
static attr_value_t 
__adj_custom_cycle_event___cycle_event___event__event___get_event_info(test_t *_dev, event _event, void  *data)
{
    _event.trait = &((struct _custom_cycle_event *) DOWNCAST(_event, custom_cycle_event, _cycle_event._event.event).trait)->_custom_event._event.event;
    return _DML_TM__custom_event___get_event_info(_dev, _event, data);
}
static void  *
__adj_custom_cycle_event___cycle_event___event__event___set_event_info(test_t *_dev, event _event, attr_value_t info)
{
    _event.trait = &((struct _custom_cycle_event *) DOWNCAST(_event, custom_cycle_event, _cycle_event._event.event).trait)->_custom_event._event.event;
    return _DML_TM__custom_event___set_event_info(_dev, _event, info);
}
static void __attribute__((optimize("O0")))
_tinit_custom_cycle_event(struct _custom_cycle_event *_ret, event_class_t *const **_custom_cycle_event__pevclass, void  (*_custom_cycle_event_destroy)(test_t *arg0, _custom_event arg1, void  *arg2), void  (*_custom_cycle_event_event)(test_t *arg0, _custom_event arg1, void  *arg2), attr_value_t (*_custom_cycle_event_get_event_info)(test_t *arg0, _custom_event arg1, void  *arg2), char const **_custom_cycle_event_name, void  *(*_custom_cycle_event_set_event_info)(test_t *arg0, _custom_event arg1, attr_value_t arg2), char const **_custom_cycle_event_shown_desc)
{
    _tinit__custom_event(&_ret->_custom_event, _custom_cycle_event__pevclass, _custom_cycle_event_destroy, _custom_cycle_event_event, _custom_cycle_event_get_event_info, _custom_cycle_event_name, _custom_cycle_event_set_event_info, _custom_cycle_event_shown_desc);
    _tinit__cycle_event(&_ret->_cycle_event, __adj_custom_cycle_event___cycle_event___event__event___callback, __adj_custom_cycle_event___cycle_event___event__event___describe_event, __adj_custom_cycle_event___cycle_event___event__event___destroy, __adj_custom_cycle_event___cycle_event___event__event___get_event_info, _custom_cycle_event__pevclass, __adj_custom_cycle_event___cycle_event___event__event___set_event_info, _custom_cycle_event_name, _custom_cycle_event_shown_desc);
}
static void __attribute__((optimize("O0")))
_tinit_double_attr(struct _double_attr *_ret, bool *_double_attr__attr_allow_cutoff, char const **_double_attr__attr_name, char const **_double_attr__attr_type, char const **_double_attr__documentation, _each_in_param_t _double_attr__each_init, attr_attr_t *_double_attr__flags, uint32 *_double_attr__object_relative_dims, conf_class_t ***_double_attr__parent_obj_class, _dml_attr_parent_obj_proxy_info_t *_double_attr__parent_obj_proxy_info, bool *_double_attr__should_be_registered, attr_value_t (*_double_attr_get)(test_t *arg0, attribute arg1), void  (*_double_attr_init)(test_t *arg0, init arg1), double *_double_attr_init_val, char const **_double_attr_name, bool *_double_attr_readable, bool (*_double_attr_set)(test_t *arg0, attribute arg1, attr_value_t arg2), set_error_t (*_double_attr_set_attribute)(test_t *arg0, _conf_attribute arg1, attr_value_t arg2), uint32 _double_attr_val, bool *_double_attr_writable)
{
    *_ret = (struct _double_attr){
        .init_val = _double_attr_init_val,
        .val = _double_attr_val,
        };
    _tinit_attribute(&_ret->attribute, _double_attr__attr_allow_cutoff, _double_attr__attr_name, _double_attr__attr_type, _double_attr__documentation, _double_attr__flags, _double_attr__object_relative_dims, _double_attr__parent_obj_class, _double_attr__parent_obj_proxy_info, _double_attr__should_be_registered, _double_attr_get == NULL ? _DML_TM_double_attr__get : _double_attr_get, _double_attr_name, _double_attr_readable, _double_attr_set == NULL ? _DML_TM_double_attr__set : _double_attr_set, _double_attr_set_attribute, _double_attr_writable);
    _tinit_init(&_ret->init, _double_attr__each_init, _double_attr_init == NULL ? _DML_TM_double_attr__init : _double_attr_init);
}
static void __attribute__((optimize("O0")))
_tinit_hard_reset(struct __hard_reset *_ret, void  (*_hard_reset__default_hard_reset)(test_t *arg0, _hard_reset arg1), _each_in_param_t _hard_reset__each_hard_reset, void  (*_hard_reset_hard_reset)(test_t *arg0, _hard_reset arg1))
{
    *_ret = (struct __hard_reset){
        ._default_hard_reset = _hard_reset__default_hard_reset == NULL ? _DML_TM_hard_reset___default_hard_reset : _hard_reset__default_hard_reset,
        .hard_reset = _hard_reset_hard_reset == NULL ? _DML_TM_hard_reset__hard_reset : _hard_reset_hard_reset,
        ._each_hard_reset = _hard_reset__each_hard_reset,
        };
}
static void __attribute__((optimize("O0")))
_tinit_init_val(struct _init_val *_ret, void  (*_init_val__default_init)(test_t *arg0, init_val arg1), _each_in_param_t _init_val__each_init, void  (*_init_val_init)(test_t *arg0, init arg1), uint64 *_init_val_init_val)
{
    *_ret = (struct _init_val){
        ._default_init = _init_val__default_init,
        .init_val = _init_val_init_val,
        };
    _tinit_init(&_ret->init, _init_val__each_init, _init_val_init == NULL ? _DML_TM_init_val__init : _init_val_init);
}
static void __attribute__((optimize("O0")))
_tinit__init_val_hard_reset(struct __init_val_hard_reset *_ret, void  (*__init_val_hard_reset__default_init)(test_t *arg0, init_val arg1), _each_in_param_t __init_val_hard_reset__each_hard_reset, _each_in_param_t __init_val_hard_reset__each_init, void  (*__init_val_hard_reset_hard_reset)(test_t *arg0, _hard_reset arg1), void  (*__init_val_hard_reset_init)(test_t *arg0, init arg1), uint64 *__init_val_hard_reset_init_val)
{
    _tinit_hard_reset(&_ret->_hard_reset, _DML_TM__init_val_hard_reset___default_hard_reset, __init_val_hard_reset__each_hard_reset, __init_val_hard_reset_hard_reset);
    _tinit_init_val(&_ret->init_val, __init_val_hard_reset__default_init, __init_val_hard_reset__each_init, __init_val_hard_reset_init, __init_val_hard_reset_init_val);
}
static void __attribute__((optimize("O0")))
_tinit_soft_reset(struct __soft_reset *_ret, void  (*_soft_reset__default_soft_reset)(test_t *arg0, _soft_reset arg1), _each_in_param_t _soft_reset__each_soft_reset, void  (*_soft_reset_soft_reset)(test_t *arg0, _soft_reset arg1))
{
    *_ret = (struct __soft_reset){
        ._default_soft_reset = _soft_reset__default_soft_reset == NULL ? _DML_TM_soft_reset___default_soft_reset : _soft_reset__default_soft_reset,
        .soft_reset = _soft_reset_soft_reset == NULL ? _DML_TM_soft_reset__soft_reset : _soft_reset_soft_reset,
        ._each_soft_reset = _soft_reset__each_soft_reset,
        };
}
static void __attribute__((optimize("O0")))
_tinit__init_val_soft_reset(struct __init_val_soft_reset *_ret, void  (*__init_val_soft_reset__default_init)(test_t *arg0, init_val arg1), _each_in_param_t __init_val_soft_reset__each_init, _each_in_param_t __init_val_soft_reset__each_soft_reset, void  (*__init_val_soft_reset_init)(test_t *arg0, init arg1), uint64 *__init_val_soft_reset_init_val, void  (*__init_val_soft_reset_soft_reset)(test_t *arg0, _soft_reset arg1))
{
    _tinit_init_val(&_ret->init_val, __init_val_soft_reset__default_init, __init_val_soft_reset__each_init, __init_val_soft_reset_init, __init_val_soft_reset_init_val);
    _tinit_soft_reset(&_ret->_soft_reset, _DML_TM__init_val_soft_reset___default_soft_reset, __init_val_soft_reset__each_soft_reset, __init_val_soft_reset_soft_reset);
}
static void __attribute__((optimize("O0")))
_tinit__bitsize(struct __bitsize *_ret, uint8 *__bitsize_bitsize)
{
    *_ret = (struct __bitsize){
        .bitsize = __bitsize_bitsize,
        };
}
static void __attribute__((optimize("O0")))
_tinit__lsb(struct __lsb *_ret, uint8 *__lsb_lsb)
{
    *_ret = (struct __lsb){
        .lsb = __lsb_lsb,
        };
}
static void __attribute__((optimize("O0")))
_tinit_read_field(struct _read_field *_ret, uint64 (*_read_field_read_field)(test_t *arg0, read_field arg1, uint64 arg2, void  *arg3))
{
    *_ret = (struct _read_field){
        .read_field = _read_field_read_field,
        };
}
static void __attribute__((optimize("O0")))
_tinit__read_field(struct __read_field *_ret, uint8 *__read_field_bitsize, uint8 *__read_field_lsb, uint64 (*__read_field_read_field)(test_t *arg0, read_field arg1, uint64 arg2, void  *arg3))
{
    _tinit__bitsize(&_ret->_bitsize, __read_field_bitsize);
    _tinit__lsb(&_ret->_lsb, __read_field_lsb);
    _tinit_read_field(&_ret->read_field, __read_field_read_field);
}
static void __attribute__((optimize("O0")))
_tinit_write_field(struct _write_field *_ret, void  (*_write_field_write_field)(test_t *arg0, write_field arg1, uint64 arg2, uint64 arg3, void  *arg4))
{
    *_ret = (struct _write_field){
        .write_field = _write_field_write_field,
        };
}
static void __attribute__((optimize("O0")))
_tinit__write_field(struct __write_field *_ret, uint8 *__write_field_bitsize, uint8 *__write_field_lsb, void  (*__write_field_write_field)(test_t *arg0, write_field arg1, uint64 arg2, uint64 arg3, void  *arg4))
{
    _tinit__bitsize(&_ret->_bitsize, __write_field_bitsize);
    _tinit__lsb(&_ret->_lsb, __write_field_lsb);
    _tinit_write_field(&_ret->write_field, __write_field_write_field);
}
static void __attribute__((optimize("O0")))
_tinit_get_val(struct _get_val *_ret, uint64 (*_get_val__default_get)(test_t *arg0, get_val arg1), uint64 (*_get_val_get_val)(test_t *arg0, get_val arg1))
{
    *_ret = (struct _get_val){
        ._default_get = _get_val__default_get,
        .get_val = _get_val_get_val,
        };
}
static void __attribute__((optimize("O0")))
_tinit__get(struct __get *_ret, uint64 (*__get__default_get)(test_t *arg0, get_val arg1), uint64 (*__get_get)(test_t *arg0, _get arg1), uint64 (*__get_get_val)(test_t *arg0, get_val arg1))
{
    *_ret = (struct __get){
        .get = __get_get == NULL ? _DML_TM__get__get : __get_get,
        };
    _tinit_get_val(&_ret->get_val, __get__default_get, __get_get_val);
}
static void __attribute__((optimize("O0")))
_tinit_set_val(struct _set_val *_ret, void  (*_set_val__default_set)(test_t *arg0, set_val arg1, uint64 arg2), void  (*_set_val_set_val)(test_t *arg0, set_val arg1, uint64 arg2))
{
    *_ret = (struct _set_val){
        ._default_set = _set_val__default_set,
        .set_val = _set_val_set_val,
        };
}
static void __attribute__((optimize("O0")))
_tinit__set(struct __set *_ret, void  (*__set__default_set)(test_t *arg0, set_val arg1, uint64 arg2), void  (*__set_set)(test_t *arg0, _set arg1, uint64 arg2), void  (*__set_set_val)(test_t *arg0, set_val arg1, uint64 arg2))
{
    *_ret = (struct __set){
        .set = __set_set == NULL ? _DML_TM__set__set : __set_set,
        };
    _tinit_set_val(&_ret->set_val, __set__default_set, __set_set_val);
}
static void __attribute__((optimize("O0")))
_tinit_field(struct _field *_ret, _each_in_param_t _field__each_init, uint8 *_field_bitsize, uint64 (*_field_get)(test_t *arg0, _get arg1), void  (*_field_init)(test_t *arg0, init arg1), uint64 *_field_init_val, uint8 *_field_lsb, char const **_field_name, _register *_field_reg, void  (*_field_set)(test_t *arg0, _set arg1, uint64 arg2), char const **_field_shown_desc)
{
    *_ret = (struct _field){
        .reg = _field_reg,
        };
    _tinit__bitsize(&_ret->_bitsize, _field_bitsize);
    _tinit__get(&_ret->_get, _DML_TM_field___default_get, _field_get, _DML_TM_field__get_val);
    _tinit__lsb(&_ret->_lsb, _field_lsb);
    _tinit__set(&_ret->_set, _DML_TM_field___default_set, _field_set, _DML_TM_field__set_val);
    _tinit_init_val(&_ret->init_val, _DML_TM_field___default_init, _field__each_init, _field_init, _field_init_val);
    _tinit_object(&_ret->object, _field_name);
    _tinit_shown_desc(&_ret->shown_desc, _field_shown_desc);
}
static void __attribute__((optimize("O0")))
_tinit_read(struct ___read *_ret, uint64 (*_read__default_get)(test_t *arg0, get_val arg1), uint64 (*_read_get)(test_t *arg0, _get arg1), uint64 (*_read_get_val)(test_t *arg0, get_val arg1), uint64 (*_read_read)(test_t *arg0, __read arg1))
{
    *_ret = (struct ___read){
        .read = _read_read == NULL ? _DML_TM_read__read : _read_read,
        };
    _tinit__get(&_ret->_get, _read__default_get, _read_get, _read_get_val);
    _tinit_read_field(&_ret->read_field, _DML_TM_read__read_field);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read___init_val_hard_reset__init_val___default_init(test_t *_dev, init_val _init_val)
{
    _init_val.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read *) DOWNCAST(_init_val, __implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read, _init_val_hard_reset.init_val).trait)->field.init_val;
    _DML_TM_field___default_init(_dev, _init_val);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read___init_val_soft_reset__init_val___default_init(test_t *_dev, init_val _init_val)
{
    _init_val.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read *) DOWNCAST(_init_val, __implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read, _init_val_soft_reset.init_val).trait)->field.init_val;
    _DML_TM_field___default_init(_dev, _init_val);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read___init_val_soft_reset__init_val__init__init(test_t *_dev, init _init)
{
    _init.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read *) DOWNCAST(_init, __implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read, _init_val_soft_reset.init_val.init).trait)->_init_val_hard_reset.init_val.init;
    ((struct _init *) _init.trait)->init(_dev, _init);
}
static uint64 
__adj___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read___read_field__read_field__read_field(test_t *_dev, read_field _read_field, uint64 enabled_bits, void  *aux)
{
    _read_field.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read *) DOWNCAST(_read_field, __implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read, _read_field.read_field).trait)->__read.read_field;
    return _DML_TM_read__read_field(_dev, _read_field, enabled_bits, aux);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__field__init_val__init__init(test_t *_dev, init _init)
{
    _init.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read *) DOWNCAST(_init, __implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read, field.init_val.init).trait)->_init_val_hard_reset.init_val.init;
    ((struct _init *) _init.trait)->init(_dev, _init);
}
static uint64 
__adj___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__read___get__get_val___default_get(test_t *_dev, get_val _get_val)
{
    _get_val.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read *) DOWNCAST(_get_val, __implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read, __read._get.get_val).trait)->field._get.get_val;
    return _DML_TM_field___default_get(_dev, _get_val);
}
static uint64 
__adj___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__read___get__get(test_t *_dev, _get __get)
{
    __get.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read *) DOWNCAST(__get, __implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read, __read._get).trait)->field._get;
    return ((struct __get *) __get.trait)->get(_dev, __get);
}
static uint64 
__adj___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__read___get__get_val__get_val(test_t *_dev, get_val _get_val)
{
    _get_val.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read *) DOWNCAST(_get_val, __implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read, __read._get.get_val).trait)->field._get.get_val;
    return _DML_TM_field__get_val(_dev, _get_val);
}
static void __attribute__((optimize("O0")))
_tinit___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read(struct ___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read *_ret, _each_in_param_t ___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__each_hard_reset, _each_in_param_t ___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__each_init, _each_in_param_t ___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__each_soft_reset, uint8 *___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read_bitsize, uint64 (*___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read_get)(test_t *arg0, _get arg1), void  (*___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read_hard_reset)(test_t *arg0, _hard_reset arg1), void  (*___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read_init)(test_t *arg0, init arg1), uint64 *___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read_init_val, uint8 *___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read_lsb, char const **___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read_name, uint64 (*___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read_read)(test_t *arg0, __read arg1), _register *___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read_reg, void  (*___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read_set)(test_t *arg0, _set arg1, uint64 arg2), char const **___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read_shown_desc, void  (*___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read_soft_reset)(test_t *arg0, _soft_reset arg1), void  (*___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read_write_field)(test_t *arg0, write_field arg1, uint64 arg2, uint64 arg3, void  *arg4))
{
    _tinit__init_val_hard_reset(&_ret->_init_val_hard_reset, __adj___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read___init_val_hard_reset__init_val___default_init, ___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__each_hard_reset, ___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__each_init, ___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read_hard_reset, ___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read_init, ___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read_init_val);
    _tinit__init_val_soft_reset(&_ret->_init_val_soft_reset, __adj___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read___init_val_soft_reset__init_val___default_init, ___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__each_init, ___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__each_soft_reset, ___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read_init == NULL ? NULL : __adj___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read___init_val_soft_reset__init_val__init__init, ___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read_init_val, ___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read_soft_reset);
    _tinit__read_field(&_ret->_read_field, ___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read_bitsize, ___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read_lsb, __adj___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read___read_field__read_field__read_field);
    _tinit__write_field(&_ret->_write_field, ___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read_bitsize, ___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read_lsb, ___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read_write_field);
    _tinit_field(&_ret->field, ___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__each_init, ___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read_bitsize, ___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read_get, ___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read_init == NULL ? NULL : __adj___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__field__init_val__init__init, ___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read_init_val, ___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read_lsb, ___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read_name, ___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read_reg, ___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read_set, ___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read_shown_desc);
    _tinit_read(&_ret->__read, __adj___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__read___get__get_val___default_get, ___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read_get == NULL ? NULL : __adj___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__read___get__get, __adj___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__read___get__get_val__get_val, ___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read_read);
}
static void __attribute__((optimize("O0")))
_tinit_get(struct _get *_ret, uint64 (*_get__default_get)(test_t *arg0, get_val arg1), uint64 (*_get_get)(test_t *arg0, _get arg1), uint64 (*_get_get_val)(test_t *arg0, get_val arg1))
{
    _tinit__get(&_ret->_get, _get__default_get, _get_get, _get_get_val);
}
static void __attribute__((optimize("O0")))
_tinit_read_register(struct _read_register *_ret, uint64 (*_read_register_read_register)(test_t *arg0, read_register arg1, uint64 arg2, void  *arg3))
{
    *_ret = (struct _read_register){
        .read_register = _read_register_read_register,
        };
}
static void __attribute__((optimize("O0")))
_tinit_set(struct _set *_ret, void  (*_set__default_set)(test_t *arg0, set_val arg1, uint64 arg2), void  (*_set_set)(test_t *arg0, _set arg1, uint64 arg2), void  (*_set_set_val)(test_t *arg0, set_val arg1, uint64 arg2))
{
    _tinit__set(&_ret->_set, _set__default_set, _set_set, _set_set_val);
}
static void __attribute__((optimize("O0")))
_tinit_write_register(struct _write_register *_ret, void  (*_write_register_write_register)(test_t *arg0, write_register arg1, uint64 arg2, uint64 arg3, void  *arg4))
{
    *_ret = (struct _write_register){
        .write_register = _write_register_write_register,
        };
}
static void __attribute__((optimize("O0")))
_tinit_register(struct __register *_ret, bool *_register__attr_allow_cutoff, char const **_register__attr_name, char const **_register__attr_type, char const **_register__documentation, _each_in_param_t _register__each_init, attr_attr_t *_register__flags, _each_in_param_t _register__get_fields, bool *_register__is_read_only, bool *_register__le_byte_order, uint32 *_register__object_relative_dims, conf_class_t ***_register__parent_obj_class, _dml_attr_parent_obj_proxy_info_t *_register__parent_obj_proxy_info, _each_in_param_t _register__read_fields, _each_in_param_t _register__set_fields, bool *_register__should_be_registered, _each_in_param_t _register__write_fields, uint8 *_register_bitsize, _each_in_param_t _register_fields, uint64 (*_register_get)(test_t *arg0, _get arg1), void  (*_register_init)(test_t *arg0, init arg1), uint64 *_register_init_val, bool *_register_mapped, char const **_register_name, uint64 *_register_offset, uint64 (*_register_read_register)(test_t *arg0, read_register arg1, uint64 arg2, void  *arg3), uint64 (*_register_read_unmapped_bits)(test_t *arg0, _register arg1, uint64 arg2, void  *arg3), bool *_register_readable, void  (*_register_set)(test_t *arg0, _set arg1, uint64 arg2), char const **_register_shown_desc, uint32 _register_val, bool *_register_writable, void  (*_register_write_register)(test_t *arg0, write_register arg1, uint64 arg2, uint64 arg3, void  *arg4), void  (*_register_write_unmapped_bits)(test_t *arg0, _register arg1, uint64 arg2, uint64 arg3, void  *arg4))
{
    *_ret = (struct __register){
        .read_unmapped_bits = _register_read_unmapped_bits == NULL ? _DML_TM_register__read_unmapped_bits : _register_read_unmapped_bits,
        .write_unmapped_bits = _register_write_unmapped_bits == NULL ? _DML_TM_register__write_unmapped_bits : _register_write_unmapped_bits,
        ._get_fields = _register__get_fields,
        ._is_read_only = _register__is_read_only,
        ._le_byte_order = _register__le_byte_order,
        ._read_fields = _register__read_fields,
        ._set_fields = _register__set_fields,
        ._write_fields = _register__write_fields,
        .fields = _register_fields,
        .mapped = _register_mapped,
        .offset = _register_offset,
        .val = _register_val,
        };
    _tinit__bitsize(&_ret->_bitsize, _register_bitsize);
    _tinit__conf_attribute(&_ret->_conf_attribute, _register__attr_allow_cutoff, _register__attr_name, _register__attr_type, _register__documentation, _register__flags, _register__object_relative_dims, _register__parent_obj_class, _register__parent_obj_proxy_info, _register__should_be_registered, _DML_TM_register__get_attribute, _register_name, _register_readable, _DML_TM_register__set_attribute, _register_writable);
    _tinit_get(&_ret->get, _DML_TM_register___default_get, _register_get, _DML_TM_register__get_val);
    _tinit_init_val(&_ret->init_val, _DML_TM_register___default_init, _register__each_init, _register_init, _register_init_val);
    _tinit_read_register(&_ret->read_register, _register_read_register == NULL ? _DML_TM_register__read_register : _register_read_register);
    _tinit_set(&_ret->set, _DML_TM_register___default_set, _register_set, _DML_TM_register__set_val);
    _tinit_shown_desc(&_ret->shown_desc, _register_shown_desc);
    _tinit_write_register(&_ret->write_register, _register_write_register == NULL ? _DML_TM_register__write_register : _register_write_register);
}
static void __attribute__((optimize("O0")))
_tinit__reg_read_as_field(struct __reg_read_as_field *_ret, bool *__reg_read_as_field__attr_allow_cutoff, char const **__reg_read_as_field__attr_name, char const **__reg_read_as_field__attr_type, char const **__reg_read_as_field__documentation, _each_in_param_t __reg_read_as_field__each_init, attr_attr_t *__reg_read_as_field__flags, _each_in_param_t __reg_read_as_field__get_fields, bool *__reg_read_as_field__is_read_only, bool *__reg_read_as_field__le_byte_order, uint32 *__reg_read_as_field__object_relative_dims, conf_class_t ***__reg_read_as_field__parent_obj_class, _dml_attr_parent_obj_proxy_info_t *__reg_read_as_field__parent_obj_proxy_info, _each_in_param_t __reg_read_as_field__read_fields, _each_in_param_t __reg_read_as_field__set_fields, bool *__reg_read_as_field__should_be_registered, _each_in_param_t __reg_read_as_field__write_fields, uint8 *__reg_read_as_field_bitsize, _each_in_param_t __reg_read_as_field_fields, uint64 (*__reg_read_as_field_get)(test_t *arg0, _get arg1), void  (*__reg_read_as_field_init)(test_t *arg0, init arg1), uint64 *__reg_read_as_field_init_val, bool *__reg_read_as_field_mapped, char const **__reg_read_as_field_name, uint64 *__reg_read_as_field_offset, uint64 (*__reg_read_as_field_read_field)(test_t *arg0, read_field arg1, uint64 arg2, void  *arg3), uint64 (*__reg_read_as_field_read_unmapped_bits)(test_t *arg0, _register arg1, uint64 arg2, void  *arg3), bool *__reg_read_as_field_readable, void  (*__reg_read_as_field_set)(test_t *arg0, _set arg1, uint64 arg2), char const **__reg_read_as_field_shown_desc, uint32 __reg_read_as_field_val, bool *__reg_read_as_field_writable, void  (*__reg_read_as_field_write_register)(test_t *arg0, write_register arg1, uint64 arg2, uint64 arg3, void  *arg4), void  (*__reg_read_as_field_write_unmapped_bits)(test_t *arg0, _register arg1, uint64 arg2, uint64 arg3, void  *arg4))
{
    _tinit_read_field(&_ret->read_field, __reg_read_as_field_read_field);
    _tinit_register(&_ret->_register, __reg_read_as_field__attr_allow_cutoff, __reg_read_as_field__attr_name, __reg_read_as_field__attr_type, __reg_read_as_field__documentation, __reg_read_as_field__each_init, __reg_read_as_field__flags, __reg_read_as_field__get_fields, __reg_read_as_field__is_read_only, __reg_read_as_field__le_byte_order, __reg_read_as_field__object_relative_dims, __reg_read_as_field__parent_obj_class, __reg_read_as_field__parent_obj_proxy_info, __reg_read_as_field__read_fields, __reg_read_as_field__set_fields, __reg_read_as_field__should_be_registered, __reg_read_as_field__write_fields, __reg_read_as_field_bitsize, __reg_read_as_field_fields, __reg_read_as_field_get, __reg_read_as_field_init, __reg_read_as_field_init_val, __reg_read_as_field_mapped, __reg_read_as_field_name, __reg_read_as_field_offset, _DML_TM__reg_read_as_field__read_register, __reg_read_as_field_read_unmapped_bits, __reg_read_as_field_readable, __reg_read_as_field_set, __reg_read_as_field_shown_desc, __reg_read_as_field_val, __reg_read_as_field_writable, __reg_read_as_field_write_register, __reg_read_as_field_write_unmapped_bits);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___init_val_hard_reset__init_val___default_init(test_t *_dev, init_val _init_val)
{
    _init_val.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field *) DOWNCAST(_init_val, __implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field, _init_val_hard_reset.init_val).trait)->_reg_read_as_field._register.init_val;
    _DML_TM_register___default_init(_dev, _init_val);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___init_val_soft_reset__init_val___default_init(test_t *_dev, init_val _init_val)
{
    _init_val.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field *) DOWNCAST(_init_val, __implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field, _init_val_soft_reset.init_val).trait)->_reg_read_as_field._register.init_val;
    _DML_TM_register___default_init(_dev, _init_val);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___init_val_soft_reset__init_val__init__init(test_t *_dev, init _init)
{
    _init.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field *) DOWNCAST(_init, __implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field, _init_val_soft_reset.init_val.init).trait)->_init_val_hard_reset.init_val.init;
    ((struct _init *) _init.trait)->init(_dev, _init);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_read_as_field__register__init_val__init__init(test_t *_dev, init _init)
{
    _init.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field *) DOWNCAST(_init, __implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field, _reg_read_as_field._register.init_val.init).trait)->_init_val_hard_reset.init_val.init;
    ((struct _init *) _init.trait)->init(_dev, _init);
}
static void __attribute__((optimize("O0")))
_tinit___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field(struct ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field *_ret, bool *___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field__attr_allow_cutoff, char const **___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field__attr_name, char const **___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field__attr_type, char const **___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field__documentation, _each_in_param_t ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field__each_hard_reset, _each_in_param_t ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field__each_init, _each_in_param_t ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field__each_soft_reset, attr_attr_t *___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field__flags, _each_in_param_t ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field__get_fields, bool *___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field__is_read_only, bool *___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field__le_byte_order, uint32 *___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field__object_relative_dims, conf_class_t ***___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field__parent_obj_class, _dml_attr_parent_obj_proxy_info_t *___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field__parent_obj_proxy_info, _each_in_param_t ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field__read_fields, _each_in_param_t ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field__set_fields, bool *___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field__should_be_registered, _each_in_param_t ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field__write_fields, uint8 *___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field_bitsize, _each_in_param_t ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field_fields, uint64 (*___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field_get)(test_t *arg0, _get arg1), void  (*___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field_hard_reset)(test_t *arg0, _hard_reset arg1), void  (*___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field_init)(test_t *arg0, init arg1), uint64 *___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field_init_val, bool *___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field_mapped, char const **___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field_name, uint64 *___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field_offset, uint64 (*___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field_read_field)(test_t *arg0, read_field arg1, uint64 arg2, void  *arg3), uint64 (*___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field_read_unmapped_bits)(test_t *arg0, _register arg1, uint64 arg2, void  *arg3), bool *___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field_readable, void  (*___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field_set)(test_t *arg0, _set arg1, uint64 arg2), char const **___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field_shown_desc, void  (*___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field_soft_reset)(test_t *arg0, _soft_reset arg1), uint32 ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field_val, bool *___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field_writable, void  (*___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field_write_register)(test_t *arg0, write_register arg1, uint64 arg2, uint64 arg3, void  *arg4), void  (*___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field_write_unmapped_bits)(test_t *arg0, _register arg1, uint64 arg2, uint64 arg3, void  *arg4))
{
    _tinit__init_val_hard_reset(&_ret->_init_val_hard_reset, __adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___init_val_hard_reset__init_val___default_init, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field__each_hard_reset, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field__each_init, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field_hard_reset, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field_init, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field_init_val);
    _tinit__init_val_soft_reset(&_ret->_init_val_soft_reset, __adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___init_val_soft_reset__init_val___default_init, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field__each_init, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field__each_soft_reset, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field_init == NULL ? NULL : __adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___init_val_soft_reset__init_val__init__init, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field_init_val, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field_soft_reset);
    _tinit__reg_read_as_field(&_ret->_reg_read_as_field, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field__attr_allow_cutoff, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field__attr_name, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field__attr_type, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field__documentation, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field__each_init, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field__flags, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field__get_fields, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field__is_read_only, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field__le_byte_order, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field__object_relative_dims, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field__parent_obj_class, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field__parent_obj_proxy_info, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field__read_fields, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field__set_fields, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field__should_be_registered, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field__write_fields, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field_bitsize, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field_fields, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field_get, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field_init == NULL ? NULL : __adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_read_as_field__register__init_val__init__init, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field_init_val, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field_mapped, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field_name, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field_offset, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field_read_field, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field_read_unmapped_bits, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field_readable, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field_set, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field_shown_desc, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field_val, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field_writable, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field_write_register, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field_write_unmapped_bits);
}
static void __attribute__((optimize("O0")))
_tinit_write(struct ___write *_ret, uint64 (*_write__default_get)(test_t *arg0, get_val arg1), void  (*_write__default_set)(test_t *arg0, set_val arg1, uint64 arg2), uint64 (*_write_get)(test_t *arg0, _get arg1), uint64 (*_write_get_val)(test_t *arg0, get_val arg1), void  (*_write_set)(test_t *arg0, _set arg1, uint64 arg2), void  (*_write_set_val)(test_t *arg0, set_val arg1, uint64 arg2), void  (*_write_write)(test_t *arg0, __write arg1, uint64 arg2))
{
    *_ret = (struct ___write){
        .write = _write_write == NULL ? _DML_TM_write__write : _write_write,
        };
    _tinit__get(&_ret->_get, _write__default_get, _write_get, _write_get_val);
    _tinit__set(&_ret->_set, _write__default_set, _write_set, _write_set_val);
    _tinit_write_field(&_ret->write_field, _DML_TM_write__write_field);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__write___init_val_hard_reset__init_val___default_init(test_t *_dev, init_val _init_val)
{
    _init_val.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__write *) DOWNCAST(_init_val, __implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__write, _init_val_hard_reset.init_val).trait)->field.init_val;
    _DML_TM_field___default_init(_dev, _init_val);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__write___init_val_soft_reset__init_val___default_init(test_t *_dev, init_val _init_val)
{
    _init_val.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__write *) DOWNCAST(_init_val, __implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__write, _init_val_soft_reset.init_val).trait)->field.init_val;
    _DML_TM_field___default_init(_dev, _init_val);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__write___init_val_soft_reset__init_val__init__init(test_t *_dev, init _init)
{
    _init.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__write *) DOWNCAST(_init, __implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__write, _init_val_soft_reset.init_val.init).trait)->_init_val_hard_reset.init_val.init;
    ((struct _init *) _init.trait)->init(_dev, _init);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__write___write_field__write_field__write_field(test_t *_dev, write_field _write_field, uint64 val, uint64 enabled_bits, void  *aux)
{
    _write_field.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__write *) DOWNCAST(_write_field, __implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__write, _write_field.write_field).trait)->__write.write_field;
    _DML_TM_write__write_field(_dev, _write_field, val, enabled_bits, aux);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__write__field__init_val__init__init(test_t *_dev, init _init)
{
    _init.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__write *) DOWNCAST(_init, __implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__write, field.init_val.init).trait)->_init_val_hard_reset.init_val.init;
    ((struct _init *) _init.trait)->init(_dev, _init);
}
static uint64 
__adj___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__write__write___get__get_val___default_get(test_t *_dev, get_val _get_val)
{
    _get_val.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__write *) DOWNCAST(_get_val, __implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__write, __write._get.get_val).trait)->field._get.get_val;
    return _DML_TM_field___default_get(_dev, _get_val);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__write__write___set__set_val___default_set(test_t *_dev, set_val _set_val, uint64 value)
{
    _set_val.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__write *) DOWNCAST(_set_val, __implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__write, __write._set.set_val).trait)->field._set.set_val;
    _DML_TM_field___default_set(_dev, _set_val, value);
}
static uint64 
__adj___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__write__write___get__get(test_t *_dev, _get __get)
{
    __get.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__write *) DOWNCAST(__get, __implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__write, __write._get).trait)->field._get;
    return ((struct __get *) __get.trait)->get(_dev, __get);
}
static uint64 
__adj___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__write__write___get__get_val__get_val(test_t *_dev, get_val _get_val)
{
    _get_val.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__write *) DOWNCAST(_get_val, __implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__write, __write._get.get_val).trait)->field._get.get_val;
    return _DML_TM_field__get_val(_dev, _get_val);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__write__write___set__set(test_t *_dev, _set __set, uint64 value)
{
    __set.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__write *) DOWNCAST(__set, __implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__write, __write._set).trait)->field._set;
    ((struct __set *) __set.trait)->set(_dev, __set, value);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__write__write___set__set_val__set_val(test_t *_dev, set_val _set_val, uint64 value)
{
    _set_val.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__write *) DOWNCAST(_set_val, __implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__write, __write._set.set_val).trait)->field._set.set_val;
    _DML_TM_field__set_val(_dev, _set_val, value);
}
static void __attribute__((optimize("O0")))
_tinit___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__write(struct ___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__write *_ret, _each_in_param_t ___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__write__each_hard_reset, _each_in_param_t ___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__write__each_init, _each_in_param_t ___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__write__each_soft_reset, uint8 *___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__write_bitsize, uint64 (*___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__write_get)(test_t *arg0, _get arg1), void  (*___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__write_hard_reset)(test_t *arg0, _hard_reset arg1), void  (*___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__write_init)(test_t *arg0, init arg1), uint64 *___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__write_init_val, uint8 *___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__write_lsb, char const **___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__write_name, uint64 (*___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__write_read_field)(test_t *arg0, read_field arg1, uint64 arg2, void  *arg3), _register *___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__write_reg, void  (*___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__write_set)(test_t *arg0, _set arg1, uint64 arg2), char const **___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__write_shown_desc, void  (*___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__write_soft_reset)(test_t *arg0, _soft_reset arg1), void  (*___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__write_write)(test_t *arg0, __write arg1, uint64 arg2))
{
    _tinit__init_val_hard_reset(&_ret->_init_val_hard_reset, __adj___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__write___init_val_hard_reset__init_val___default_init, ___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__write__each_hard_reset, ___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__write__each_init, ___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__write_hard_reset, ___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__write_init, ___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__write_init_val);
    _tinit__init_val_soft_reset(&_ret->_init_val_soft_reset, __adj___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__write___init_val_soft_reset__init_val___default_init, ___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__write__each_init, ___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__write__each_soft_reset, ___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__write_init == NULL ? NULL : __adj___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__write___init_val_soft_reset__init_val__init__init, ___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__write_init_val, ___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__write_soft_reset);
    _tinit__read_field(&_ret->_read_field, ___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__write_bitsize, ___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__write_lsb, ___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__write_read_field);
    _tinit__write_field(&_ret->_write_field, ___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__write_bitsize, ___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__write_lsb, __adj___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__write___write_field__write_field__write_field);
    _tinit_field(&_ret->field, ___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__write__each_init, ___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__write_bitsize, ___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__write_get, ___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__write_init == NULL ? NULL : __adj___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__write__field__init_val__init__init, ___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__write_init_val, ___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__write_lsb, ___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__write_name, ___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__write_reg, ___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__write_set, ___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__write_shown_desc);
    _tinit_write(&_ret->__write, __adj___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__write__write___get__get_val___default_get, __adj___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__write__write___set__set_val___default_set, ___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__write_get == NULL ? NULL : __adj___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__write__write___get__get, __adj___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__write__write___get__get_val__get_val, ___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__write_set == NULL ? NULL : __adj___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__write__write___set__set, __adj___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__write__write___set__set_val__set_val, ___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__write_write);
}
static void __attribute__((optimize("O0")))
_tinit__reg_write_as_field(struct __reg_write_as_field *_ret, bool *__reg_write_as_field__attr_allow_cutoff, char const **__reg_write_as_field__attr_name, char const **__reg_write_as_field__attr_type, char const **__reg_write_as_field__documentation, _each_in_param_t __reg_write_as_field__each_init, attr_attr_t *__reg_write_as_field__flags, _each_in_param_t __reg_write_as_field__get_fields, bool *__reg_write_as_field__is_read_only, bool *__reg_write_as_field__le_byte_order, uint32 *__reg_write_as_field__object_relative_dims, conf_class_t ***__reg_write_as_field__parent_obj_class, _dml_attr_parent_obj_proxy_info_t *__reg_write_as_field__parent_obj_proxy_info, _each_in_param_t __reg_write_as_field__read_fields, _each_in_param_t __reg_write_as_field__set_fields, bool *__reg_write_as_field__should_be_registered, _each_in_param_t __reg_write_as_field__write_fields, uint8 *__reg_write_as_field_bitsize, _each_in_param_t __reg_write_as_field_fields, uint64 (*__reg_write_as_field_get)(test_t *arg0, _get arg1), void  (*__reg_write_as_field_init)(test_t *arg0, init arg1), uint64 *__reg_write_as_field_init_val, bool *__reg_write_as_field_mapped, char const **__reg_write_as_field_name, uint64 *__reg_write_as_field_offset, uint64 (*__reg_write_as_field_read_register)(test_t *arg0, read_register arg1, uint64 arg2, void  *arg3), uint64 (*__reg_write_as_field_read_unmapped_bits)(test_t *arg0, _register arg1, uint64 arg2, void  *arg3), bool *__reg_write_as_field_readable, void  (*__reg_write_as_field_set)(test_t *arg0, _set arg1, uint64 arg2), char const **__reg_write_as_field_shown_desc, uint32 __reg_write_as_field_val, bool *__reg_write_as_field_writable, void  (*__reg_write_as_field_write_field)(test_t *arg0, write_field arg1, uint64 arg2, uint64 arg3, void  *arg4), void  (*__reg_write_as_field_write_unmapped_bits)(test_t *arg0, _register arg1, uint64 arg2, uint64 arg3, void  *arg4))
{
    _tinit_register(&_ret->_register, __reg_write_as_field__attr_allow_cutoff, __reg_write_as_field__attr_name, __reg_write_as_field__attr_type, __reg_write_as_field__documentation, __reg_write_as_field__each_init, __reg_write_as_field__flags, __reg_write_as_field__get_fields, __reg_write_as_field__is_read_only, __reg_write_as_field__le_byte_order, __reg_write_as_field__object_relative_dims, __reg_write_as_field__parent_obj_class, __reg_write_as_field__parent_obj_proxy_info, __reg_write_as_field__read_fields, __reg_write_as_field__set_fields, __reg_write_as_field__should_be_registered, __reg_write_as_field__write_fields, __reg_write_as_field_bitsize, __reg_write_as_field_fields, __reg_write_as_field_get, __reg_write_as_field_init, __reg_write_as_field_init_val, __reg_write_as_field_mapped, __reg_write_as_field_name, __reg_write_as_field_offset, __reg_write_as_field_read_register, __reg_write_as_field_read_unmapped_bits, __reg_write_as_field_readable, __reg_write_as_field_set, __reg_write_as_field_shown_desc, __reg_write_as_field_val, __reg_write_as_field_writable, _DML_TM__reg_write_as_field__write_register, __reg_write_as_field_write_unmapped_bits);
    _tinit_write_field(&_ret->write_field, __reg_write_as_field_write_field);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field___init_val_hard_reset__init_val___default_init(test_t *_dev, init_val _init_val)
{
    _init_val.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field *) DOWNCAST(_init_val, __implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field, _init_val_hard_reset.init_val).trait)->_reg_write_as_field._register.init_val;
    _DML_TM_register___default_init(_dev, _init_val);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field___init_val_soft_reset__init_val___default_init(test_t *_dev, init_val _init_val)
{
    _init_val.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field *) DOWNCAST(_init_val, __implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field, _init_val_soft_reset.init_val).trait)->_reg_write_as_field._register.init_val;
    _DML_TM_register___default_init(_dev, _init_val);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field___init_val_soft_reset__init_val__init__init(test_t *_dev, init _init)
{
    _init.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field *) DOWNCAST(_init, __implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field, _init_val_soft_reset.init_val.init).trait)->_init_val_hard_reset.init_val.init;
    ((struct _init *) _init.trait)->init(_dev, _init);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field___reg_write_as_field__register__init_val__init__init(test_t *_dev, init _init)
{
    _init.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field *) DOWNCAST(_init, __implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field, _reg_write_as_field._register.init_val.init).trait)->_init_val_hard_reset.init_val.init;
    ((struct _init *) _init.trait)->init(_dev, _init);
}
static void __attribute__((optimize("O0")))
_tinit___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field(struct ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field *_ret, bool *___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__attr_allow_cutoff, char const **___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__attr_name, char const **___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__attr_type, char const **___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__documentation, _each_in_param_t ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__each_hard_reset, _each_in_param_t ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__each_init, _each_in_param_t ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__each_soft_reset, attr_attr_t *___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__flags, _each_in_param_t ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__get_fields, bool *___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__is_read_only, bool *___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__le_byte_order, uint32 *___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__object_relative_dims, conf_class_t ***___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__parent_obj_class, _dml_attr_parent_obj_proxy_info_t *___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__parent_obj_proxy_info, _each_in_param_t ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_fields, _each_in_param_t ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__set_fields, bool *___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__should_be_registered, _each_in_param_t ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__write_fields, uint8 *___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field_bitsize, _each_in_param_t ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field_fields, uint64 (*___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field_get)(test_t *arg0, _get arg1), void  (*___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field_hard_reset)(test_t *arg0, _hard_reset arg1), void  (*___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field_init)(test_t *arg0, init arg1), uint64 *___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field_init_val, bool *___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field_mapped, char const **___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field_name, uint64 *___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field_offset, uint64 (*___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field_read_register)(test_t *arg0, read_register arg1, uint64 arg2, void  *arg3), uint64 (*___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field_read_unmapped_bits)(test_t *arg0, _register arg1, uint64 arg2, void  *arg3), bool *___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field_readable, void  (*___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field_set)(test_t *arg0, _set arg1, uint64 arg2), char const **___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field_shown_desc, void  (*___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field_soft_reset)(test_t *arg0, _soft_reset arg1), uint32 ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field_val, bool *___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field_writable, void  (*___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field_write_field)(test_t *arg0, write_field arg1, uint64 arg2, uint64 arg3, void  *arg4), void  (*___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field_write_unmapped_bits)(test_t *arg0, _register arg1, uint64 arg2, uint64 arg3, void  *arg4))
{
    _tinit__init_val_hard_reset(&_ret->_init_val_hard_reset, __adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field___init_val_hard_reset__init_val___default_init, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__each_hard_reset, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__each_init, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field_hard_reset, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field_init, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field_init_val);
    _tinit__init_val_soft_reset(&_ret->_init_val_soft_reset, __adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field___init_val_soft_reset__init_val___default_init, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__each_init, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__each_soft_reset, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field_init == NULL ? NULL : __adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field___init_val_soft_reset__init_val__init__init, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field_init_val, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field_soft_reset);
    _tinit__reg_write_as_field(&_ret->_reg_write_as_field, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__attr_allow_cutoff, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__attr_name, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__attr_type, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__documentation, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__each_init, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__flags, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__get_fields, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__is_read_only, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__le_byte_order, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__object_relative_dims, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__parent_obj_class, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__parent_obj_proxy_info, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_fields, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__set_fields, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__should_be_registered, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__write_fields, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field_bitsize, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field_fields, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field_get, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field_init == NULL ? NULL : __adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field___reg_write_as_field__register__init_val__init__init, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field_init_val, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field_mapped, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field_name, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field_offset, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field_read_register, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field_read_unmapped_bits, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field_readable, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field_set, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field_shown_desc, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field_val, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field_writable, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field_write_field, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field_write_unmapped_bits);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset__register___init_val_hard_reset__init_val___default_init(test_t *_dev, init_val _init_val)
{
    _init_val.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset__register *) DOWNCAST(_init_val, __implicit__init_val_hard_reset___init_val_soft_reset__register, _init_val_hard_reset.init_val).trait)->_register.init_val;
    _DML_TM_register___default_init(_dev, _init_val);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset__register___init_val_soft_reset__init_val___default_init(test_t *_dev, init_val _init_val)
{
    _init_val.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset__register *) DOWNCAST(_init_val, __implicit__init_val_hard_reset___init_val_soft_reset__register, _init_val_soft_reset.init_val).trait)->_register.init_val;
    _DML_TM_register___default_init(_dev, _init_val);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset__register___init_val_soft_reset__init_val__init__init(test_t *_dev, init _init)
{
    _init.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset__register *) DOWNCAST(_init, __implicit__init_val_hard_reset___init_val_soft_reset__register, _init_val_soft_reset.init_val.init).trait)->_init_val_hard_reset.init_val.init;
    ((struct _init *) _init.trait)->init(_dev, _init);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset__register__register__init_val__init__init(test_t *_dev, init _init)
{
    _init.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset__register *) DOWNCAST(_init, __implicit__init_val_hard_reset___init_val_soft_reset__register, _register.init_val.init).trait)->_init_val_hard_reset.init_val.init;
    ((struct _init *) _init.trait)->init(_dev, _init);
}
static void __attribute__((optimize("O0")))
_tinit___implicit__init_val_hard_reset___init_val_soft_reset__register(struct ___implicit__init_val_hard_reset___init_val_soft_reset__register *_ret, bool *___implicit__init_val_hard_reset___init_val_soft_reset__register__attr_allow_cutoff, char const **___implicit__init_val_hard_reset___init_val_soft_reset__register__attr_name, char const **___implicit__init_val_hard_reset___init_val_soft_reset__register__attr_type, char const **___implicit__init_val_hard_reset___init_val_soft_reset__register__documentation, _each_in_param_t ___implicit__init_val_hard_reset___init_val_soft_reset__register__each_hard_reset, _each_in_param_t ___implicit__init_val_hard_reset___init_val_soft_reset__register__each_init, _each_in_param_t ___implicit__init_val_hard_reset___init_val_soft_reset__register__each_soft_reset, attr_attr_t *___implicit__init_val_hard_reset___init_val_soft_reset__register__flags, _each_in_param_t ___implicit__init_val_hard_reset___init_val_soft_reset__register__get_fields, bool *___implicit__init_val_hard_reset___init_val_soft_reset__register__is_read_only, bool *___implicit__init_val_hard_reset___init_val_soft_reset__register__le_byte_order, uint32 *___implicit__init_val_hard_reset___init_val_soft_reset__register__object_relative_dims, conf_class_t ***___implicit__init_val_hard_reset___init_val_soft_reset__register__parent_obj_class, _dml_attr_parent_obj_proxy_info_t *___implicit__init_val_hard_reset___init_val_soft_reset__register__parent_obj_proxy_info, _each_in_param_t ___implicit__init_val_hard_reset___init_val_soft_reset__register__read_fields, _each_in_param_t ___implicit__init_val_hard_reset___init_val_soft_reset__register__set_fields, bool *___implicit__init_val_hard_reset___init_val_soft_reset__register__should_be_registered, _each_in_param_t ___implicit__init_val_hard_reset___init_val_soft_reset__register__write_fields, uint8 *___implicit__init_val_hard_reset___init_val_soft_reset__register_bitsize, _each_in_param_t ___implicit__init_val_hard_reset___init_val_soft_reset__register_fields, uint64 (*___implicit__init_val_hard_reset___init_val_soft_reset__register_get)(test_t *arg0, _get arg1), void  (*___implicit__init_val_hard_reset___init_val_soft_reset__register_hard_reset)(test_t *arg0, _hard_reset arg1), void  (*___implicit__init_val_hard_reset___init_val_soft_reset__register_init)(test_t *arg0, init arg1), uint64 *___implicit__init_val_hard_reset___init_val_soft_reset__register_init_val, bool *___implicit__init_val_hard_reset___init_val_soft_reset__register_mapped, char const **___implicit__init_val_hard_reset___init_val_soft_reset__register_name, uint64 *___implicit__init_val_hard_reset___init_val_soft_reset__register_offset, uint64 (*___implicit__init_val_hard_reset___init_val_soft_reset__register_read_register)(test_t *arg0, read_register arg1, uint64 arg2, void  *arg3), uint64 (*___implicit__init_val_hard_reset___init_val_soft_reset__register_read_unmapped_bits)(test_t *arg0, _register arg1, uint64 arg2, void  *arg3), bool *___implicit__init_val_hard_reset___init_val_soft_reset__register_readable, void  (*___implicit__init_val_hard_reset___init_val_soft_reset__register_set)(test_t *arg0, _set arg1, uint64 arg2), char const **___implicit__init_val_hard_reset___init_val_soft_reset__register_shown_desc, void  (*___implicit__init_val_hard_reset___init_val_soft_reset__register_soft_reset)(test_t *arg0, _soft_reset arg1), uint32 ___implicit__init_val_hard_reset___init_val_soft_reset__register_val, bool *___implicit__init_val_hard_reset___init_val_soft_reset__register_writable, void  (*___implicit__init_val_hard_reset___init_val_soft_reset__register_write_register)(test_t *arg0, write_register arg1, uint64 arg2, uint64 arg3, void  *arg4), void  (*___implicit__init_val_hard_reset___init_val_soft_reset__register_write_unmapped_bits)(test_t *arg0, _register arg1, uint64 arg2, uint64 arg3, void  *arg4))
{
    _tinit__init_val_hard_reset(&_ret->_init_val_hard_reset, __adj___implicit__init_val_hard_reset___init_val_soft_reset__register___init_val_hard_reset__init_val___default_init, ___implicit__init_val_hard_reset___init_val_soft_reset__register__each_hard_reset, ___implicit__init_val_hard_reset___init_val_soft_reset__register__each_init, ___implicit__init_val_hard_reset___init_val_soft_reset__register_hard_reset, ___implicit__init_val_hard_reset___init_val_soft_reset__register_init, ___implicit__init_val_hard_reset___init_val_soft_reset__register_init_val);
    _tinit__init_val_soft_reset(&_ret->_init_val_soft_reset, __adj___implicit__init_val_hard_reset___init_val_soft_reset__register___init_val_soft_reset__init_val___default_init, ___implicit__init_val_hard_reset___init_val_soft_reset__register__each_init, ___implicit__init_val_hard_reset___init_val_soft_reset__register__each_soft_reset, ___implicit__init_val_hard_reset___init_val_soft_reset__register_init == NULL ? NULL : __adj___implicit__init_val_hard_reset___init_val_soft_reset__register___init_val_soft_reset__init_val__init__init, ___implicit__init_val_hard_reset___init_val_soft_reset__register_init_val, ___implicit__init_val_hard_reset___init_val_soft_reset__register_soft_reset);
    _tinit_register(&_ret->_register, ___implicit__init_val_hard_reset___init_val_soft_reset__register__attr_allow_cutoff, ___implicit__init_val_hard_reset___init_val_soft_reset__register__attr_name, ___implicit__init_val_hard_reset___init_val_soft_reset__register__attr_type, ___implicit__init_val_hard_reset___init_val_soft_reset__register__documentation, ___implicit__init_val_hard_reset___init_val_soft_reset__register__each_init, ___implicit__init_val_hard_reset___init_val_soft_reset__register__flags, ___implicit__init_val_hard_reset___init_val_soft_reset__register__get_fields, ___implicit__init_val_hard_reset___init_val_soft_reset__register__is_read_only, ___implicit__init_val_hard_reset___init_val_soft_reset__register__le_byte_order, ___implicit__init_val_hard_reset___init_val_soft_reset__register__object_relative_dims, ___implicit__init_val_hard_reset___init_val_soft_reset__register__parent_obj_class, ___implicit__init_val_hard_reset___init_val_soft_reset__register__parent_obj_proxy_info, ___implicit__init_val_hard_reset___init_val_soft_reset__register__read_fields, ___implicit__init_val_hard_reset___init_val_soft_reset__register__set_fields, ___implicit__init_val_hard_reset___init_val_soft_reset__register__should_be_registered, ___implicit__init_val_hard_reset___init_val_soft_reset__register__write_fields, ___implicit__init_val_hard_reset___init_val_soft_reset__register_bitsize, ___implicit__init_val_hard_reset___init_val_soft_reset__register_fields, ___implicit__init_val_hard_reset___init_val_soft_reset__register_get, ___implicit__init_val_hard_reset___init_val_soft_reset__register_init == NULL ? NULL : __adj___implicit__init_val_hard_reset___init_val_soft_reset__register__register__init_val__init__init, ___implicit__init_val_hard_reset___init_val_soft_reset__register_init_val, ___implicit__init_val_hard_reset___init_val_soft_reset__register_mapped, ___implicit__init_val_hard_reset___init_val_soft_reset__register_name, ___implicit__init_val_hard_reset___init_val_soft_reset__register_offset, ___implicit__init_val_hard_reset___init_val_soft_reset__register_read_register, ___implicit__init_val_hard_reset___init_val_soft_reset__register_read_unmapped_bits, ___implicit__init_val_hard_reset___init_val_soft_reset__register_readable, ___implicit__init_val_hard_reset___init_val_soft_reset__register_set, ___implicit__init_val_hard_reset___init_val_soft_reset__register_shown_desc, ___implicit__init_val_hard_reset___init_val_soft_reset__register_val, ___implicit__init_val_hard_reset___init_val_soft_reset__register_writable, ___implicit__init_val_hard_reset___init_val_soft_reset__register_write_register, ___implicit__init_val_hard_reset___init_val_soft_reset__register_write_unmapped_bits);
}
static void __attribute__((optimize("O0")))
_tinit_int64_attr(struct _int64_attr *_ret, bool *_int64_attr__attr_allow_cutoff, char const **_int64_attr__attr_name, char const **_int64_attr__attr_type, char const **_int64_attr__documentation, _each_in_param_t _int64_attr__each_init, attr_attr_t *_int64_attr__flags, uint32 *_int64_attr__object_relative_dims, conf_class_t ***_int64_attr__parent_obj_class, _dml_attr_parent_obj_proxy_info_t *_int64_attr__parent_obj_proxy_info, bool *_int64_attr__should_be_registered, attr_value_t (*_int64_attr_get)(test_t *arg0, attribute arg1), void  (*_int64_attr_init)(test_t *arg0, init arg1), int64 *_int64_attr_init_val, char const **_int64_attr_name, bool *_int64_attr_readable, bool (*_int64_attr_set)(test_t *arg0, attribute arg1, attr_value_t arg2), set_error_t (*_int64_attr_set_attribute)(test_t *arg0, _conf_attribute arg1, attr_value_t arg2), uint32 _int64_attr_val, bool *_int64_attr_writable)
{
    *_ret = (struct _int64_attr){
        .init_val = _int64_attr_init_val,
        .val = _int64_attr_val,
        };
    _tinit_attribute(&_ret->attribute, _int64_attr__attr_allow_cutoff, _int64_attr__attr_name, _int64_attr__attr_type, _int64_attr__documentation, _int64_attr__flags, _int64_attr__object_relative_dims, _int64_attr__parent_obj_class, _int64_attr__parent_obj_proxy_info, _int64_attr__should_be_registered, _int64_attr_get == NULL ? _DML_TM_int64_attr__get : _int64_attr_get, _int64_attr_name, _int64_attr_readable, _int64_attr_set == NULL ? _DML_TM_int64_attr__set : _int64_attr_set, _int64_attr_set_attribute, _int64_attr_writable);
    _tinit_init(&_ret->init, _int64_attr__each_init, _int64_attr_init == NULL ? _DML_TM_int64_attr__init : _int64_attr_init);
}
static void __attribute__((optimize("O0")))
_tinit_io_memory_access_bank(struct _io_memory_access_bank *_ret, uint32 _io_memory_access_bank__after_read_callbacks, uint32 _io_memory_access_bank__after_write_callbacks, uint32 _io_memory_access_bank__before_read_callbacks, uint32 _io_memory_access_bank__before_write_callbacks, uint32 _io_memory_access_bank__cached_bank_obj, uint32 _io_memory_access_bank__connections, _each_in_param_t _io_memory_access_bank__each_register, bool (*_io_memory_access_bank__get_register)(test_t *arg0, bank arg1, uint32 arg2, _register *arg3), bool *_io_memory_access_bank__le_byte_order, struct _memo_bank___reginfo_table *_io_memory_access_bank__memo_outs__reginfo_table, struct _memo_bank___sorted_regs *_io_memory_access_bank__memo_outs__sorted_regs, bool *_io_memory_access_bank_be_bitorder, bool (*_io_memory_access_bank_get)(test_t *arg0, bank arg1, uint64 arg2, uint64 arg3, uint64 *arg4), bool (*_io_memory_access_bank_io_memory_access)(test_t *arg0, bank arg1, generic_transaction_t *arg2, uint64 arg3, void  *arg4), char const **_io_memory_access_bank_name, bool *_io_memory_access_bank_overlapping, bool *_io_memory_access_bank_partial, bool (*_io_memory_access_bank_read)(test_t *arg0, bank arg1, uint64 arg2, uint64 arg3, void  *arg4, uint64 *arg5), void  (*_io_memory_access_bank_set)(test_t *arg0, bank arg1, uint64 arg2, uint64 arg3, uint64 arg4), char const **_io_memory_access_bank_shown_desc, exception_type_t (*_io_memory_access_bank_transaction_access)(test_t *arg0, bank arg1, transaction_t *arg2, uint64 arg3, void  *arg4), bool (*_io_memory_access_bank_unmapped_get)(test_t *arg0, bank arg1, uint64 arg2, uint64 arg3, uint64 *arg4), bool (*_io_memory_access_bank_unmapped_read)(test_t *arg0, bank arg1, uint64 arg2, uint64 arg3, void  *arg4, uint64 *arg5), bool (*_io_memory_access_bank_unmapped_write)(test_t *arg0, bank arg1, uint64 arg2, uint64 arg3, uint64 arg4, void  *arg5), bool *_io_memory_access_bank_use_io_memory, bool (*_io_memory_access_bank_write)(test_t *arg0, bank arg1, uint64 arg2, uint64 arg3, uint64 arg4, void  *arg5))
{
    _tinit_bank(&_ret->bank, _io_memory_access_bank__after_read_callbacks, _io_memory_access_bank__after_write_callbacks, _io_memory_access_bank__before_read_callbacks, _io_memory_access_bank__before_write_callbacks, _io_memory_access_bank__cached_bank_obj, _io_memory_access_bank__connections, _io_memory_access_bank__each_register, _io_memory_access_bank__get_register, _io_memory_access_bank__le_byte_order, _io_memory_access_bank__memo_outs__reginfo_table, _io_memory_access_bank__memo_outs__sorted_regs, _io_memory_access_bank_be_bitorder, _io_memory_access_bank_get, _io_memory_access_bank_io_memory_access, _io_memory_access_bank_name, _io_memory_access_bank_overlapping, _io_memory_access_bank_partial, _io_memory_access_bank_read, _io_memory_access_bank_set, _io_memory_access_bank_shown_desc, _io_memory_access_bank_transaction_access, _io_memory_access_bank_unmapped_get, _io_memory_access_bank_unmapped_read, _io_memory_access_bank_unmapped_write, _io_memory_access_bank_use_io_memory, _io_memory_access_bank_write);
}
static void __attribute__((optimize("O0")))
_tinit_group(struct _group *_ret, char const **_group_name)
{
    _tinit_object(&_ret->object, _group_name);
}
static void __attribute__((optimize("O0")))
_tinit_pseudo_attr(struct _pseudo_attr *_ret, bool *_pseudo_attr__attr_allow_cutoff, char const **_pseudo_attr__attr_name, char const **_pseudo_attr__attr_type, char const **_pseudo_attr__documentation, attr_attr_t *_pseudo_attr__flags, uint32 *_pseudo_attr__object_relative_dims, conf_class_t ***_pseudo_attr__parent_obj_class, _dml_attr_parent_obj_proxy_info_t *_pseudo_attr__parent_obj_proxy_info, bool *_pseudo_attr__should_be_registered, attr_value_t (*_pseudo_attr_get)(test_t *arg0, attribute arg1), char const **_pseudo_attr_name, bool *_pseudo_attr_readable, bool (*_pseudo_attr_set)(test_t *arg0, attribute arg1, attr_value_t arg2), set_error_t (*_pseudo_attr_set_attribute)(test_t *arg0, _conf_attribute arg1, attr_value_t arg2), bool *_pseudo_attr_writable)
{
    _tinit_attribute(&_ret->attribute, _pseudo_attr__attr_allow_cutoff, _pseudo_attr__attr_name, _pseudo_attr__attr_type, _pseudo_attr__documentation, _pseudo_attr__flags, _pseudo_attr__object_relative_dims, _pseudo_attr__parent_obj_class, _pseudo_attr__parent_obj_proxy_info, _pseudo_attr__should_be_registered, _pseudo_attr_get, _pseudo_attr_name, _pseudo_attr_readable, _pseudo_attr_set, _pseudo_attr_set_attribute, _pseudo_attr_writable);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read__write___init_val_hard_reset__init_val___default_init(test_t *_dev, init_val _init_val)
{
    _init_val.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read__write *) DOWNCAST(_init_val, __implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read__write, _init_val_hard_reset.init_val).trait)->_reg_read_as_field._register.init_val;
    _DML_TM_register___default_init(_dev, _init_val);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read__write___init_val_soft_reset__init_val___default_init(test_t *_dev, init_val _init_val)
{
    _init_val.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read__write *) DOWNCAST(_init_val, __implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read__write, _init_val_soft_reset.init_val).trait)->_reg_read_as_field._register.init_val;
    _DML_TM_register___default_init(_dev, _init_val);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read__write___init_val_soft_reset__init_val__init__init(test_t *_dev, init _init)
{
    _init.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read__write *) DOWNCAST(_init, __implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read__write, _init_val_soft_reset.init_val.init).trait)->_init_val_hard_reset.init_val.init;
    ((struct _init *) _init.trait)->init(_dev, _init);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read__write___reg_read_as_field__register__init_val__init__init(test_t *_dev, init _init)
{
    _init.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read__write *) DOWNCAST(_init, __implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read__write, _reg_read_as_field._register.init_val.init).trait)->_init_val_hard_reset.init_val.init;
    ((struct _init *) _init.trait)->init(_dev, _init);
}
static uint64 
__adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read__write___reg_read_as_field__read_field__read_field(test_t *_dev, read_field _read_field, uint64 enabled_bits, void  *aux)
{
    _read_field.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read__write *) DOWNCAST(_read_field, __implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read__write, _reg_read_as_field.read_field).trait)->__read.read_field;
    return _DML_TM_read__read_field(_dev, _read_field, enabled_bits, aux);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read__write___reg_read_as_field__register__write_register__write_register(test_t *_dev, write_register _write_register, uint64 val, uint64 enabled_bytes, void  *aux)
{
    _write_register.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read__write *) DOWNCAST(_write_register, __implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read__write, _reg_read_as_field._register.write_register).trait)->_reg_write_as_field._register.write_register;
    _DML_TM__reg_write_as_field__write_register(_dev, _write_register, val, enabled_bytes, aux);
}
static uint64 
__adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read__write___reg_write_as_field__register__get___get__get(test_t *_dev, _get __get)
{
    __get.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read__write *) DOWNCAST(__get, __implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read__write, _reg_write_as_field._register.get._get).trait)->_reg_read_as_field._register.get._get;
    return ((struct __get *) __get.trait)->get(_dev, __get);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read__write___reg_write_as_field__register__init_val__init__init(test_t *_dev, init _init)
{
    _init.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read__write *) DOWNCAST(_init, __implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read__write, _reg_write_as_field._register.init_val.init).trait)->_init_val_hard_reset.init_val.init;
    ((struct _init *) _init.trait)->init(_dev, _init);
}
static uint64 
__adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read__write___reg_write_as_field__register__read_register__read_register(test_t *_dev, read_register _read_register, uint64 enabled_bytes, void  *aux)
{
    _read_register.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read__write *) DOWNCAST(_read_register, __implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read__write, _reg_write_as_field._register.read_register).trait)->_reg_read_as_field._register.read_register;
    return _DML_TM__reg_read_as_field__read_register(_dev, _read_register, enabled_bytes, aux);
}
static uint64 
__adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read__write___reg_write_as_field__register__read_unmapped_bits(test_t *_dev, _register __register, uint64 enabled_bits, void  *aux)
{
    __register.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read__write *) DOWNCAST(__register, __implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read__write, _reg_write_as_field._register).trait)->_reg_read_as_field._register;
    return ((struct __register *) __register.trait)->read_unmapped_bits(_dev, __register, enabled_bits, aux);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read__write___reg_write_as_field__register__set___set__set(test_t *_dev, _set __set, uint64 value)
{
    __set.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read__write *) DOWNCAST(__set, __implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read__write, _reg_write_as_field._register.set._set).trait)->_reg_read_as_field._register.set._set;
    ((struct __set *) __set.trait)->set(_dev, __set, value);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read__write___reg_write_as_field__write_field__write_field(test_t *_dev, write_field _write_field, uint64 val, uint64 enabled_bits, void  *aux)
{
    _write_field.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read__write *) DOWNCAST(_write_field, __implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read__write, _reg_write_as_field.write_field).trait)->__write.write_field;
    _DML_TM_write__write_field(_dev, _write_field, val, enabled_bits, aux);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read__write___reg_write_as_field__register__write_unmapped_bits(test_t *_dev, _register __register, uint64 value, uint64 enabled_bits, void  *aux)
{
    __register.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read__write *) DOWNCAST(__register, __implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read__write, _reg_write_as_field._register).trait)->_reg_read_as_field._register;
    ((struct __register *) __register.trait)->write_unmapped_bits(_dev, __register, value, enabled_bits, aux);
}
static uint64 
__adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read__write__read___get__get_val___default_get(test_t *_dev, get_val _get_val)
{
    _get_val.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read__write *) DOWNCAST(_get_val, __implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read__write, __read._get.get_val).trait)->_reg_read_as_field._register.get._get.get_val;
    return _DML_TM_register___default_get(_dev, _get_val);
}
static uint64 
__adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read__write__read___get__get(test_t *_dev, _get __get)
{
    __get.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read__write *) DOWNCAST(__get, __implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read__write, __read._get).trait)->_reg_read_as_field._register.get._get;
    return ((struct __get *) __get.trait)->get(_dev, __get);
}
static uint64 
__adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read__write__read___get__get_val__get_val(test_t *_dev, get_val _get_val)
{
    _get_val.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read__write *) DOWNCAST(_get_val, __implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read__write, __read._get.get_val).trait)->_reg_read_as_field._register.get._get.get_val;
    return _DML_TM_register__get_val(_dev, _get_val);
}
static uint64 
__adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read__write__write___get__get_val___default_get(test_t *_dev, get_val _get_val)
{
    _get_val.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read__write *) DOWNCAST(_get_val, __implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read__write, __write._get.get_val).trait)->_reg_read_as_field._register.get._get.get_val;
    return _DML_TM_register___default_get(_dev, _get_val);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read__write__write___set__set_val___default_set(test_t *_dev, set_val _set_val, uint64 value)
{
    _set_val.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read__write *) DOWNCAST(_set_val, __implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read__write, __write._set.set_val).trait)->_reg_read_as_field._register.set._set.set_val;
    _DML_TM_register___default_set(_dev, _set_val, value);
}
static uint64 
__adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read__write__write___get__get(test_t *_dev, _get __get)
{
    __get.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read__write *) DOWNCAST(__get, __implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read__write, __write._get).trait)->_reg_read_as_field._register.get._get;
    return ((struct __get *) __get.trait)->get(_dev, __get);
}
static uint64 
__adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read__write__write___get__get_val__get_val(test_t *_dev, get_val _get_val)
{
    _get_val.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read__write *) DOWNCAST(_get_val, __implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read__write, __write._get.get_val).trait)->_reg_read_as_field._register.get._get.get_val;
    return _DML_TM_register__get_val(_dev, _get_val);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read__write__write___set__set(test_t *_dev, _set __set, uint64 value)
{
    __set.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read__write *) DOWNCAST(__set, __implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read__write, __write._set).trait)->_reg_read_as_field._register.set._set;
    ((struct __set *) __set.trait)->set(_dev, __set, value);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read__write__write___set__set_val__set_val(test_t *_dev, set_val _set_val, uint64 value)
{
    _set_val.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read__write *) DOWNCAST(_set_val, __implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read__write, __write._set.set_val).trait)->_reg_read_as_field._register.set._set.set_val;
    _DML_TM_register__set_val(_dev, _set_val, value);
}
static void __attribute__((optimize("O0")))
_tinit___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read__write(struct ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read__write *_ret, bool *___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read__write__attr_allow_cutoff, char const **___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read__write__attr_name, char const **___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read__write__attr_type, char const **___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read__write__documentation, _each_in_param_t ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read__write__each_hard_reset, _each_in_param_t ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read__write__each_init, _each_in_param_t ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read__write__each_soft_reset, attr_attr_t *___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read__write__flags, _each_in_param_t ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read__write__get_fields, bool *___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read__write__is_read_only, bool *___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read__write__le_byte_order, uint32 *___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read__write__object_relative_dims, conf_class_t ***___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read__write__parent_obj_class, _dml_attr_parent_obj_proxy_info_t *___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read__write__parent_obj_proxy_info, _each_in_param_t ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read__write__read_fields, _each_in_param_t ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read__write__set_fields, bool *___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read__write__should_be_registered, _each_in_param_t ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read__write__write_fields, uint8 *___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read__write_bitsize, _each_in_param_t ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read__write_fields, uint64 (*___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read__write_get)(test_t *arg0, _get arg1), void  (*___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read__write_hard_reset)(test_t *arg0, _hard_reset arg1), void  (*___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read__write_init)(test_t *arg0, init arg1), uint64 *___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read__write_init_val, bool *___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read__write_mapped, char const **___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read__write_name, uint64 *___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read__write_offset, uint64 (*___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read__write_read)(test_t *arg0, __read arg1), uint64 (*___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read__write_read_unmapped_bits)(test_t *arg0, _register arg1, uint64 arg2, void  *arg3), bool *___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read__write_readable, void  (*___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read__write_set)(test_t *arg0, _set arg1, uint64 arg2), char const **___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read__write_shown_desc, void  (*___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read__write_soft_reset)(test_t *arg0, _soft_reset arg1), uint32 ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read__write_val, bool *___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read__write_writable, void  (*___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read__write_write)(test_t *arg0, __write arg1, uint64 arg2), void  (*___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read__write_write_unmapped_bits)(test_t *arg0, _register arg1, uint64 arg2, uint64 arg3, void  *arg4))
{
    _tinit__init_val_hard_reset(&_ret->_init_val_hard_reset, __adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read__write___init_val_hard_reset__init_val___default_init, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read__write__each_hard_reset, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read__write__each_init, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read__write_hard_reset, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read__write_init, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read__write_init_val);
    _tinit__init_val_soft_reset(&_ret->_init_val_soft_reset, __adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read__write___init_val_soft_reset__init_val___default_init, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read__write__each_init, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read__write__each_soft_reset, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read__write_init == NULL ? NULL : __adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read__write___init_val_soft_reset__init_val__init__init, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read__write_init_val, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read__write_soft_reset);
    _tinit__reg_read_as_field(&_ret->_reg_read_as_field, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read__write__attr_allow_cutoff, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read__write__attr_name, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read__write__attr_type, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read__write__documentation, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read__write__each_init, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read__write__flags, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read__write__get_fields, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read__write__is_read_only, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read__write__le_byte_order, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read__write__object_relative_dims, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read__write__parent_obj_class, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read__write__parent_obj_proxy_info, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read__write__read_fields, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read__write__set_fields, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read__write__should_be_registered, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read__write__write_fields, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read__write_bitsize, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read__write_fields, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read__write_get, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read__write_init == NULL ? NULL : __adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read__write___reg_read_as_field__register__init_val__init__init, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read__write_init_val, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read__write_mapped, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read__write_name, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read__write_offset, __adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read__write___reg_read_as_field__read_field__read_field, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read__write_read_unmapped_bits, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read__write_readable, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read__write_set, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read__write_shown_desc, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read__write_val, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read__write_writable, __adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read__write___reg_read_as_field__register__write_register__write_register, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read__write_write_unmapped_bits);
    _tinit__reg_write_as_field(&_ret->_reg_write_as_field, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read__write__attr_allow_cutoff, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read__write__attr_name, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read__write__attr_type, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read__write__documentation, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read__write__each_init, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read__write__flags, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read__write__get_fields, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read__write__is_read_only, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read__write__le_byte_order, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read__write__object_relative_dims, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read__write__parent_obj_class, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read__write__parent_obj_proxy_info, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read__write__read_fields, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read__write__set_fields, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read__write__should_be_registered, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read__write__write_fields, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read__write_bitsize, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read__write_fields, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read__write_get == NULL ? NULL : __adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read__write___reg_write_as_field__register__get___get__get, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read__write_init == NULL ? NULL : __adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read__write___reg_write_as_field__register__init_val__init__init, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read__write_init_val, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read__write_mapped, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read__write_name, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read__write_offset, __adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read__write___reg_write_as_field__register__read_register__read_register, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read__write_read_unmapped_bits == NULL ? NULL : __adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read__write___reg_write_as_field__register__read_unmapped_bits, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read__write_readable, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read__write_set == NULL ? NULL : __adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read__write___reg_write_as_field__register__set___set__set, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read__write_shown_desc, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read__write_val, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read__write_writable, __adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read__write___reg_write_as_field__write_field__write_field, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read__write_write_unmapped_bits == NULL ? NULL : __adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read__write___reg_write_as_field__register__write_unmapped_bits);
    _tinit_read(&_ret->__read, __adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read__write__read___get__get_val___default_get, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read__write_get == NULL ? NULL : __adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read__write__read___get__get, __adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read__write__read___get__get_val__get_val, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read__write_read);
    _tinit_write(&_ret->__write, __adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read__write__write___get__get_val___default_get, __adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read__write__write___set__set_val___default_set, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read__write_get == NULL ? NULL : __adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read__write__write___get__get, __adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read__write__write___get__get_val__get_val, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read__write_set == NULL ? NULL : __adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read__write__write___set__set, __adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read__write__write___set__set_val__set_val, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read__write_write);
}
static void __attribute__((optimize("O0")))
_tinit__get_field(struct __get_field *_ret, uint64 (*__get_field__default_get)(test_t *arg0, get_val arg1), uint8 *__get_field_bitsize, uint64 (*__get_field_get)(test_t *arg0, _get arg1), uint64 (*__get_field_get_val)(test_t *arg0, get_val arg1), uint8 *__get_field_lsb)
{
    _tinit__bitsize(&_ret->_bitsize, __get_field_bitsize);
    _tinit__lsb(&_ret->_lsb, __get_field_lsb);
    _tinit_get(&_ret->get, __get_field__default_get, __get_field_get, __get_field_get_val);
}
static void __attribute__((optimize("O0")))
_tinit__set_field(struct __set_field *_ret, void  (*__set_field__default_set)(test_t *arg0, set_val arg1, uint64 arg2), uint8 *__set_field_bitsize, uint8 *__set_field_lsb, void  (*__set_field_set)(test_t *arg0, _set arg1, uint64 arg2), void  (*__set_field_set_val)(test_t *arg0, set_val arg1, uint64 arg2))
{
    _tinit__bitsize(&_ret->_bitsize, __set_field_bitsize);
    _tinit__lsb(&_ret->_lsb, __set_field_lsb);
    _tinit_set(&_ret->set, __set_field__default_set, __set_field_set, __set_field_set_val);
}
static void __attribute__((optimize("O0")))
_tinit_unified_get(struct _unified_get *_ret, uint64 (*_unified_get__default_get)(test_t *arg0, get_val arg1), uint64 (*_unified_get_get)(test_t *arg0, _get arg1), uint64 (*_unified_get_get_val)(test_t *arg0, get_val arg1))
{
    _tinit_get(&_ret->get, _unified_get__default_get, _unified_get_get, _unified_get_get_val);
}
static void __attribute__((optimize("O0")))
_tinit_unified_set(struct _unified_set *_ret, void  (*_unified_set__default_set)(test_t *arg0, set_val arg1, uint64 arg2), void  (*_unified_set_set)(test_t *arg0, _set arg1, uint64 arg2), void  (*_unified_set_set_val)(test_t *arg0, set_val arg1, uint64 arg2))
{
    _tinit_set(&_ret->set, _unified_set__default_set, _unified_set_set, _unified_set_set_val);
}
static uint64 
__adj___implicit__get_field___init_val_hard_reset___init_val_soft_reset___set_field__field__unified_get__unified_set___get_field__get___get__get_val___default_get(test_t *_dev, get_val _get_val)
{
    _get_val.trait = &((struct ___implicit__get_field___init_val_hard_reset___init_val_soft_reset___set_field__field__unified_get__unified_set *) DOWNCAST(_get_val, __implicit__get_field___init_val_hard_reset___init_val_soft_reset___set_field__field__unified_get__unified_set, _get_field.get._get.get_val).trait)->field._get.get_val;
    return _DML_TM_field___default_get(_dev, _get_val);
}
static uint64 
__adj___implicit__get_field___init_val_hard_reset___init_val_soft_reset___set_field__field__unified_get__unified_set___get_field__get___get__get_val__get_val(test_t *_dev, get_val _get_val)
{
    _get_val.trait = &((struct ___implicit__get_field___init_val_hard_reset___init_val_soft_reset___set_field__field__unified_get__unified_set *) DOWNCAST(_get_val, __implicit__get_field___init_val_hard_reset___init_val_soft_reset___set_field__field__unified_get__unified_set, _get_field.get._get.get_val).trait)->field._get.get_val;
    return _DML_TM_field__get_val(_dev, _get_val);
}
static void  
__adj___implicit__get_field___init_val_hard_reset___init_val_soft_reset___set_field__field__unified_get__unified_set___init_val_hard_reset__init_val___default_init(test_t *_dev, init_val _init_val)
{
    _init_val.trait = &((struct ___implicit__get_field___init_val_hard_reset___init_val_soft_reset___set_field__field__unified_get__unified_set *) DOWNCAST(_init_val, __implicit__get_field___init_val_hard_reset___init_val_soft_reset___set_field__field__unified_get__unified_set, _init_val_hard_reset.init_val).trait)->field.init_val;
    _DML_TM_field___default_init(_dev, _init_val);
}
static void  
__adj___implicit__get_field___init_val_hard_reset___init_val_soft_reset___set_field__field__unified_get__unified_set___init_val_soft_reset__init_val___default_init(test_t *_dev, init_val _init_val)
{
    _init_val.trait = &((struct ___implicit__get_field___init_val_hard_reset___init_val_soft_reset___set_field__field__unified_get__unified_set *) DOWNCAST(_init_val, __implicit__get_field___init_val_hard_reset___init_val_soft_reset___set_field__field__unified_get__unified_set, _init_val_soft_reset.init_val).trait)->field.init_val;
    _DML_TM_field___default_init(_dev, _init_val);
}
static void  
__adj___implicit__get_field___init_val_hard_reset___init_val_soft_reset___set_field__field__unified_get__unified_set___init_val_soft_reset__init_val__init__init(test_t *_dev, init _init)
{
    _init.trait = &((struct ___implicit__get_field___init_val_hard_reset___init_val_soft_reset___set_field__field__unified_get__unified_set *) DOWNCAST(_init, __implicit__get_field___init_val_hard_reset___init_val_soft_reset___set_field__field__unified_get__unified_set, _init_val_soft_reset.init_val.init).trait)->_init_val_hard_reset.init_val.init;
    ((struct _init *) _init.trait)->init(_dev, _init);
}
static void  
__adj___implicit__get_field___init_val_hard_reset___init_val_soft_reset___set_field__field__unified_get__unified_set___set_field__set___set__set_val___default_set(test_t *_dev, set_val _set_val, uint64 value)
{
    _set_val.trait = &((struct ___implicit__get_field___init_val_hard_reset___init_val_soft_reset___set_field__field__unified_get__unified_set *) DOWNCAST(_set_val, __implicit__get_field___init_val_hard_reset___init_val_soft_reset___set_field__field__unified_get__unified_set, _set_field.set._set.set_val).trait)->field._set.set_val;
    _DML_TM_field___default_set(_dev, _set_val, value);
}
static void  
__adj___implicit__get_field___init_val_hard_reset___init_val_soft_reset___set_field__field__unified_get__unified_set___set_field__set___set__set_val__set_val(test_t *_dev, set_val _set_val, uint64 value)
{
    _set_val.trait = &((struct ___implicit__get_field___init_val_hard_reset___init_val_soft_reset___set_field__field__unified_get__unified_set *) DOWNCAST(_set_val, __implicit__get_field___init_val_hard_reset___init_val_soft_reset___set_field__field__unified_get__unified_set, _set_field.set._set.set_val).trait)->field._set.set_val;
    _DML_TM_field__set_val(_dev, _set_val, value);
}
static uint64 
__adj___implicit__get_field___init_val_hard_reset___init_val_soft_reset___set_field__field__unified_get__unified_set__field___get__get(test_t *_dev, _get __get)
{
    __get.trait = &((struct ___implicit__get_field___init_val_hard_reset___init_val_soft_reset___set_field__field__unified_get__unified_set *) DOWNCAST(__get, __implicit__get_field___init_val_hard_reset___init_val_soft_reset___set_field__field__unified_get__unified_set, field._get).trait)->_get_field.get._get;
    return ((struct __get *) __get.trait)->get(_dev, __get);
}
static void  
__adj___implicit__get_field___init_val_hard_reset___init_val_soft_reset___set_field__field__unified_get__unified_set__field__init_val__init__init(test_t *_dev, init _init)
{
    _init.trait = &((struct ___implicit__get_field___init_val_hard_reset___init_val_soft_reset___set_field__field__unified_get__unified_set *) DOWNCAST(_init, __implicit__get_field___init_val_hard_reset___init_val_soft_reset___set_field__field__unified_get__unified_set, field.init_val.init).trait)->_init_val_hard_reset.init_val.init;
    ((struct _init *) _init.trait)->init(_dev, _init);
}
static void  
__adj___implicit__get_field___init_val_hard_reset___init_val_soft_reset___set_field__field__unified_get__unified_set__field___set__set(test_t *_dev, _set __set, uint64 value)
{
    __set.trait = &((struct ___implicit__get_field___init_val_hard_reset___init_val_soft_reset___set_field__field__unified_get__unified_set *) DOWNCAST(__set, __implicit__get_field___init_val_hard_reset___init_val_soft_reset___set_field__field__unified_get__unified_set, field._set).trait)->_set_field.set._set;
    ((struct __set *) __set.trait)->set(_dev, __set, value);
}
static uint64 
__adj___implicit__get_field___init_val_hard_reset___init_val_soft_reset___set_field__field__unified_get__unified_set__unified_get__get___get__get_val___default_get(test_t *_dev, get_val _get_val)
{
    _get_val.trait = &((struct ___implicit__get_field___init_val_hard_reset___init_val_soft_reset___set_field__field__unified_get__unified_set *) DOWNCAST(_get_val, __implicit__get_field___init_val_hard_reset___init_val_soft_reset___set_field__field__unified_get__unified_set, unified_get.get._get.get_val).trait)->field._get.get_val;
    return _DML_TM_field___default_get(_dev, _get_val);
}
static uint64 
__adj___implicit__get_field___init_val_hard_reset___init_val_soft_reset___set_field__field__unified_get__unified_set__unified_get__get___get__get(test_t *_dev, _get __get)
{
    __get.trait = &((struct ___implicit__get_field___init_val_hard_reset___init_val_soft_reset___set_field__field__unified_get__unified_set *) DOWNCAST(__get, __implicit__get_field___init_val_hard_reset___init_val_soft_reset___set_field__field__unified_get__unified_set, unified_get.get._get).trait)->_get_field.get._get;
    return ((struct __get *) __get.trait)->get(_dev, __get);
}
static uint64 
__adj___implicit__get_field___init_val_hard_reset___init_val_soft_reset___set_field__field__unified_get__unified_set__unified_get__get___get__get_val__get_val(test_t *_dev, get_val _get_val)
{
    _get_val.trait = &((struct ___implicit__get_field___init_val_hard_reset___init_val_soft_reset___set_field__field__unified_get__unified_set *) DOWNCAST(_get_val, __implicit__get_field___init_val_hard_reset___init_val_soft_reset___set_field__field__unified_get__unified_set, unified_get.get._get.get_val).trait)->field._get.get_val;
    return _DML_TM_field__get_val(_dev, _get_val);
}
static void  
__adj___implicit__get_field___init_val_hard_reset___init_val_soft_reset___set_field__field__unified_get__unified_set__unified_set__set___set__set_val___default_set(test_t *_dev, set_val _set_val, uint64 value)
{
    _set_val.trait = &((struct ___implicit__get_field___init_val_hard_reset___init_val_soft_reset___set_field__field__unified_get__unified_set *) DOWNCAST(_set_val, __implicit__get_field___init_val_hard_reset___init_val_soft_reset___set_field__field__unified_get__unified_set, unified_set.set._set.set_val).trait)->field._set.set_val;
    _DML_TM_field___default_set(_dev, _set_val, value);
}
static void  
__adj___implicit__get_field___init_val_hard_reset___init_val_soft_reset___set_field__field__unified_get__unified_set__unified_set__set___set__set(test_t *_dev, _set __set, uint64 value)
{
    __set.trait = &((struct ___implicit__get_field___init_val_hard_reset___init_val_soft_reset___set_field__field__unified_get__unified_set *) DOWNCAST(__set, __implicit__get_field___init_val_hard_reset___init_val_soft_reset___set_field__field__unified_get__unified_set, unified_set.set._set).trait)->_set_field.set._set;
    ((struct __set *) __set.trait)->set(_dev, __set, value);
}
static void  
__adj___implicit__get_field___init_val_hard_reset___init_val_soft_reset___set_field__field__unified_get__unified_set__unified_set__set___set__set_val__set_val(test_t *_dev, set_val _set_val, uint64 value)
{
    _set_val.trait = &((struct ___implicit__get_field___init_val_hard_reset___init_val_soft_reset___set_field__field__unified_get__unified_set *) DOWNCAST(_set_val, __implicit__get_field___init_val_hard_reset___init_val_soft_reset___set_field__field__unified_get__unified_set, unified_set.set._set.set_val).trait)->field._set.set_val;
    _DML_TM_field__set_val(_dev, _set_val, value);
}
static void __attribute__((optimize("O0")))
_tinit___implicit__get_field___init_val_hard_reset___init_val_soft_reset___set_field__field__unified_get__unified_set(struct ___implicit__get_field___init_val_hard_reset___init_val_soft_reset___set_field__field__unified_get__unified_set *_ret, _each_in_param_t ___implicit__get_field___init_val_hard_reset___init_val_soft_reset___set_field__field__unified_get__unified_set__each_hard_reset, _each_in_param_t ___implicit__get_field___init_val_hard_reset___init_val_soft_reset___set_field__field__unified_get__unified_set__each_init, _each_in_param_t ___implicit__get_field___init_val_hard_reset___init_val_soft_reset___set_field__field__unified_get__unified_set__each_soft_reset, uint8 *___implicit__get_field___init_val_hard_reset___init_val_soft_reset___set_field__field__unified_get__unified_set_bitsize, uint64 (*___implicit__get_field___init_val_hard_reset___init_val_soft_reset___set_field__field__unified_get__unified_set_get)(test_t *arg0, _get arg1), void  (*___implicit__get_field___init_val_hard_reset___init_val_soft_reset___set_field__field__unified_get__unified_set_hard_reset)(test_t *arg0, _hard_reset arg1), void  (*___implicit__get_field___init_val_hard_reset___init_val_soft_reset___set_field__field__unified_get__unified_set_init)(test_t *arg0, init arg1), uint64 *___implicit__get_field___init_val_hard_reset___init_val_soft_reset___set_field__field__unified_get__unified_set_init_val, uint8 *___implicit__get_field___init_val_hard_reset___init_val_soft_reset___set_field__field__unified_get__unified_set_lsb, char const **___implicit__get_field___init_val_hard_reset___init_val_soft_reset___set_field__field__unified_get__unified_set_name, _register *___implicit__get_field___init_val_hard_reset___init_val_soft_reset___set_field__field__unified_get__unified_set_reg, void  (*___implicit__get_field___init_val_hard_reset___init_val_soft_reset___set_field__field__unified_get__unified_set_set)(test_t *arg0, _set arg1, uint64 arg2), char const **___implicit__get_field___init_val_hard_reset___init_val_soft_reset___set_field__field__unified_get__unified_set_shown_desc, void  (*___implicit__get_field___init_val_hard_reset___init_val_soft_reset___set_field__field__unified_get__unified_set_soft_reset)(test_t *arg0, _soft_reset arg1))
{
    _tinit__get_field(&_ret->_get_field, __adj___implicit__get_field___init_val_hard_reset___init_val_soft_reset___set_field__field__unified_get__unified_set___get_field__get___get__get_val___default_get, ___implicit__get_field___init_val_hard_reset___init_val_soft_reset___set_field__field__unified_get__unified_set_bitsize, ___implicit__get_field___init_val_hard_reset___init_val_soft_reset___set_field__field__unified_get__unified_set_get, __adj___implicit__get_field___init_val_hard_reset___init_val_soft_reset___set_field__field__unified_get__unified_set___get_field__get___get__get_val__get_val, ___implicit__get_field___init_val_hard_reset___init_val_soft_reset___set_field__field__unified_get__unified_set_lsb);
    _tinit__init_val_hard_reset(&_ret->_init_val_hard_reset, __adj___implicit__get_field___init_val_hard_reset___init_val_soft_reset___set_field__field__unified_get__unified_set___init_val_hard_reset__init_val___default_init, ___implicit__get_field___init_val_hard_reset___init_val_soft_reset___set_field__field__unified_get__unified_set__each_hard_reset, ___implicit__get_field___init_val_hard_reset___init_val_soft_reset___set_field__field__unified_get__unified_set__each_init, ___implicit__get_field___init_val_hard_reset___init_val_soft_reset___set_field__field__unified_get__unified_set_hard_reset, ___implicit__get_field___init_val_hard_reset___init_val_soft_reset___set_field__field__unified_get__unified_set_init, ___implicit__get_field___init_val_hard_reset___init_val_soft_reset___set_field__field__unified_get__unified_set_init_val);
    _tinit__init_val_soft_reset(&_ret->_init_val_soft_reset, __adj___implicit__get_field___init_val_hard_reset___init_val_soft_reset___set_field__field__unified_get__unified_set___init_val_soft_reset__init_val___default_init, ___implicit__get_field___init_val_hard_reset___init_val_soft_reset___set_field__field__unified_get__unified_set__each_init, ___implicit__get_field___init_val_hard_reset___init_val_soft_reset___set_field__field__unified_get__unified_set__each_soft_reset, ___implicit__get_field___init_val_hard_reset___init_val_soft_reset___set_field__field__unified_get__unified_set_init == NULL ? NULL : __adj___implicit__get_field___init_val_hard_reset___init_val_soft_reset___set_field__field__unified_get__unified_set___init_val_soft_reset__init_val__init__init, ___implicit__get_field___init_val_hard_reset___init_val_soft_reset___set_field__field__unified_get__unified_set_init_val, ___implicit__get_field___init_val_hard_reset___init_val_soft_reset___set_field__field__unified_get__unified_set_soft_reset);
    _tinit__set_field(&_ret->_set_field, __adj___implicit__get_field___init_val_hard_reset___init_val_soft_reset___set_field__field__unified_get__unified_set___set_field__set___set__set_val___default_set, ___implicit__get_field___init_val_hard_reset___init_val_soft_reset___set_field__field__unified_get__unified_set_bitsize, ___implicit__get_field___init_val_hard_reset___init_val_soft_reset___set_field__field__unified_get__unified_set_lsb, ___implicit__get_field___init_val_hard_reset___init_val_soft_reset___set_field__field__unified_get__unified_set_set, __adj___implicit__get_field___init_val_hard_reset___init_val_soft_reset___set_field__field__unified_get__unified_set___set_field__set___set__set_val__set_val);
    _tinit_field(&_ret->field, ___implicit__get_field___init_val_hard_reset___init_val_soft_reset___set_field__field__unified_get__unified_set__each_init, ___implicit__get_field___init_val_hard_reset___init_val_soft_reset___set_field__field__unified_get__unified_set_bitsize, ___implicit__get_field___init_val_hard_reset___init_val_soft_reset___set_field__field__unified_get__unified_set_get == NULL ? NULL : __adj___implicit__get_field___init_val_hard_reset___init_val_soft_reset___set_field__field__unified_get__unified_set__field___get__get, ___implicit__get_field___init_val_hard_reset___init_val_soft_reset___set_field__field__unified_get__unified_set_init == NULL ? NULL : __adj___implicit__get_field___init_val_hard_reset___init_val_soft_reset___set_field__field__unified_get__unified_set__field__init_val__init__init, ___implicit__get_field___init_val_hard_reset___init_val_soft_reset___set_field__field__unified_get__unified_set_init_val, ___implicit__get_field___init_val_hard_reset___init_val_soft_reset___set_field__field__unified_get__unified_set_lsb, ___implicit__get_field___init_val_hard_reset___init_val_soft_reset___set_field__field__unified_get__unified_set_name, ___implicit__get_field___init_val_hard_reset___init_val_soft_reset___set_field__field__unified_get__unified_set_reg, ___implicit__get_field___init_val_hard_reset___init_val_soft_reset___set_field__field__unified_get__unified_set_set == NULL ? NULL : __adj___implicit__get_field___init_val_hard_reset___init_val_soft_reset___set_field__field__unified_get__unified_set__field___set__set, ___implicit__get_field___init_val_hard_reset___init_val_soft_reset___set_field__field__unified_get__unified_set_shown_desc);
    _tinit_unified_get(&_ret->unified_get, __adj___implicit__get_field___init_val_hard_reset___init_val_soft_reset___set_field__field__unified_get__unified_set__unified_get__get___get__get_val___default_get, ___implicit__get_field___init_val_hard_reset___init_val_soft_reset___set_field__field__unified_get__unified_set_get == NULL ? NULL : __adj___implicit__get_field___init_val_hard_reset___init_val_soft_reset___set_field__field__unified_get__unified_set__unified_get__get___get__get, __adj___implicit__get_field___init_val_hard_reset___init_val_soft_reset___set_field__field__unified_get__unified_set__unified_get__get___get__get_val__get_val);
    _tinit_unified_set(&_ret->unified_set, __adj___implicit__get_field___init_val_hard_reset___init_val_soft_reset___set_field__field__unified_get__unified_set__unified_set__set___set__set_val___default_set, ___implicit__get_field___init_val_hard_reset___init_val_soft_reset___set_field__field__unified_get__unified_set_set == NULL ? NULL : __adj___implicit__get_field___init_val_hard_reset___init_val_soft_reset___set_field__field__unified_get__unified_set__unified_set__set___set__set, __adj___implicit__get_field___init_val_hard_reset___init_val_soft_reset___set_field__field__unified_get__unified_set__unified_set__set___set__set_val__set_val);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset__register__unified_get__unified_set___init_val_hard_reset__init_val___default_init(test_t *_dev, init_val _init_val)
{
    _init_val.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset__register__unified_get__unified_set *) DOWNCAST(_init_val, __implicit__init_val_hard_reset___init_val_soft_reset__register__unified_get__unified_set, _init_val_hard_reset.init_val).trait)->_register.init_val;
    _DML_TM_register___default_init(_dev, _init_val);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset__register__unified_get__unified_set___init_val_soft_reset__init_val___default_init(test_t *_dev, init_val _init_val)
{
    _init_val.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset__register__unified_get__unified_set *) DOWNCAST(_init_val, __implicit__init_val_hard_reset___init_val_soft_reset__register__unified_get__unified_set, _init_val_soft_reset.init_val).trait)->_register.init_val;
    _DML_TM_register___default_init(_dev, _init_val);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset__register__unified_get__unified_set___init_val_soft_reset__init_val__init__init(test_t *_dev, init _init)
{
    _init.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset__register__unified_get__unified_set *) DOWNCAST(_init, __implicit__init_val_hard_reset___init_val_soft_reset__register__unified_get__unified_set, _init_val_soft_reset.init_val.init).trait)->_init_val_hard_reset.init_val.init;
    ((struct _init *) _init.trait)->init(_dev, _init);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset__register__unified_get__unified_set__register__init_val__init__init(test_t *_dev, init _init)
{
    _init.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset__register__unified_get__unified_set *) DOWNCAST(_init, __implicit__init_val_hard_reset___init_val_soft_reset__register__unified_get__unified_set, _register.init_val.init).trait)->_init_val_hard_reset.init_val.init;
    ((struct _init *) _init.trait)->init(_dev, _init);
}
static uint64 
__adj___implicit__init_val_hard_reset___init_val_soft_reset__register__unified_get__unified_set__unified_get__get___get__get_val___default_get(test_t *_dev, get_val _get_val)
{
    _get_val.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset__register__unified_get__unified_set *) DOWNCAST(_get_val, __implicit__init_val_hard_reset___init_val_soft_reset__register__unified_get__unified_set, unified_get.get._get.get_val).trait)->_register.get._get.get_val;
    return _DML_TM_register___default_get(_dev, _get_val);
}
static uint64 
__adj___implicit__init_val_hard_reset___init_val_soft_reset__register__unified_get__unified_set__unified_get__get___get__get(test_t *_dev, _get __get)
{
    __get.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset__register__unified_get__unified_set *) DOWNCAST(__get, __implicit__init_val_hard_reset___init_val_soft_reset__register__unified_get__unified_set, unified_get.get._get).trait)->_register.get._get;
    return ((struct __get *) __get.trait)->get(_dev, __get);
}
static uint64 
__adj___implicit__init_val_hard_reset___init_val_soft_reset__register__unified_get__unified_set__unified_get__get___get__get_val__get_val(test_t *_dev, get_val _get_val)
{
    _get_val.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset__register__unified_get__unified_set *) DOWNCAST(_get_val, __implicit__init_val_hard_reset___init_val_soft_reset__register__unified_get__unified_set, unified_get.get._get.get_val).trait)->_register.get._get.get_val;
    return _DML_TM_register__get_val(_dev, _get_val);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset__register__unified_get__unified_set__unified_set__set___set__set_val___default_set(test_t *_dev, set_val _set_val, uint64 value)
{
    _set_val.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset__register__unified_get__unified_set *) DOWNCAST(_set_val, __implicit__init_val_hard_reset___init_val_soft_reset__register__unified_get__unified_set, unified_set.set._set.set_val).trait)->_register.set._set.set_val;
    _DML_TM_register___default_set(_dev, _set_val, value);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset__register__unified_get__unified_set__unified_set__set___set__set(test_t *_dev, _set __set, uint64 value)
{
    __set.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset__register__unified_get__unified_set *) DOWNCAST(__set, __implicit__init_val_hard_reset___init_val_soft_reset__register__unified_get__unified_set, unified_set.set._set).trait)->_register.set._set;
    ((struct __set *) __set.trait)->set(_dev, __set, value);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset__register__unified_get__unified_set__unified_set__set___set__set_val__set_val(test_t *_dev, set_val _set_val, uint64 value)
{
    _set_val.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset__register__unified_get__unified_set *) DOWNCAST(_set_val, __implicit__init_val_hard_reset___init_val_soft_reset__register__unified_get__unified_set, unified_set.set._set.set_val).trait)->_register.set._set.set_val;
    _DML_TM_register__set_val(_dev, _set_val, value);
}
static void __attribute__((optimize("O0")))
_tinit___implicit__init_val_hard_reset___init_val_soft_reset__register__unified_get__unified_set(struct ___implicit__init_val_hard_reset___init_val_soft_reset__register__unified_get__unified_set *_ret, bool *___implicit__init_val_hard_reset___init_val_soft_reset__register__unified_get__unified_set__attr_allow_cutoff, char const **___implicit__init_val_hard_reset___init_val_soft_reset__register__unified_get__unified_set__attr_name, char const **___implicit__init_val_hard_reset___init_val_soft_reset__register__unified_get__unified_set__attr_type, char const **___implicit__init_val_hard_reset___init_val_soft_reset__register__unified_get__unified_set__documentation, _each_in_param_t ___implicit__init_val_hard_reset___init_val_soft_reset__register__unified_get__unified_set__each_hard_reset, _each_in_param_t ___implicit__init_val_hard_reset___init_val_soft_reset__register__unified_get__unified_set__each_init, _each_in_param_t ___implicit__init_val_hard_reset___init_val_soft_reset__register__unified_get__unified_set__each_soft_reset, attr_attr_t *___implicit__init_val_hard_reset___init_val_soft_reset__register__unified_get__unified_set__flags, _each_in_param_t ___implicit__init_val_hard_reset___init_val_soft_reset__register__unified_get__unified_set__get_fields, bool *___implicit__init_val_hard_reset___init_val_soft_reset__register__unified_get__unified_set__is_read_only, bool *___implicit__init_val_hard_reset___init_val_soft_reset__register__unified_get__unified_set__le_byte_order, uint32 *___implicit__init_val_hard_reset___init_val_soft_reset__register__unified_get__unified_set__object_relative_dims, conf_class_t ***___implicit__init_val_hard_reset___init_val_soft_reset__register__unified_get__unified_set__parent_obj_class, _dml_attr_parent_obj_proxy_info_t *___implicit__init_val_hard_reset___init_val_soft_reset__register__unified_get__unified_set__parent_obj_proxy_info, _each_in_param_t ___implicit__init_val_hard_reset___init_val_soft_reset__register__unified_get__unified_set__read_fields, _each_in_param_t ___implicit__init_val_hard_reset___init_val_soft_reset__register__unified_get__unified_set__set_fields, bool *___implicit__init_val_hard_reset___init_val_soft_reset__register__unified_get__unified_set__should_be_registered, _each_in_param_t ___implicit__init_val_hard_reset___init_val_soft_reset__register__unified_get__unified_set__write_fields, uint8 *___implicit__init_val_hard_reset___init_val_soft_reset__register__unified_get__unified_set_bitsize, _each_in_param_t ___implicit__init_val_hard_reset___init_val_soft_reset__register__unified_get__unified_set_fields, uint64 (*___implicit__init_val_hard_reset___init_val_soft_reset__register__unified_get__unified_set_get)(test_t *arg0, _get arg1), void  (*___implicit__init_val_hard_reset___init_val_soft_reset__register__unified_get__unified_set_hard_reset)(test_t *arg0, _hard_reset arg1), void  (*___implicit__init_val_hard_reset___init_val_soft_reset__register__unified_get__unified_set_init)(test_t *arg0, init arg1), uint64 *___implicit__init_val_hard_reset___init_val_soft_reset__register__unified_get__unified_set_init_val, bool *___implicit__init_val_hard_reset___init_val_soft_reset__register__unified_get__unified_set_mapped, char const **___implicit__init_val_hard_reset___init_val_soft_reset__register__unified_get__unified_set_name, uint64 *___implicit__init_val_hard_reset___init_val_soft_reset__register__unified_get__unified_set_offset, uint64 (*___implicit__init_val_hard_reset___init_val_soft_reset__register__unified_get__unified_set_read_register)(test_t *arg0, read_register arg1, uint64 arg2, void  *arg3), uint64 (*___implicit__init_val_hard_reset___init_val_soft_reset__register__unified_get__unified_set_read_unmapped_bits)(test_t *arg0, _register arg1, uint64 arg2, void  *arg3), bool *___implicit__init_val_hard_reset___init_val_soft_reset__register__unified_get__unified_set_readable, void  (*___implicit__init_val_hard_reset___init_val_soft_reset__register__unified_get__unified_set_set)(test_t *arg0, _set arg1, uint64 arg2), char const **___implicit__init_val_hard_reset___init_val_soft_reset__register__unified_get__unified_set_shown_desc, void  (*___implicit__init_val_hard_reset___init_val_soft_reset__register__unified_get__unified_set_soft_reset)(test_t *arg0, _soft_reset arg1), uint32 ___implicit__init_val_hard_reset___init_val_soft_reset__register__unified_get__unified_set_val, bool *___implicit__init_val_hard_reset___init_val_soft_reset__register__unified_get__unified_set_writable, void  (*___implicit__init_val_hard_reset___init_val_soft_reset__register__unified_get__unified_set_write_register)(test_t *arg0, write_register arg1, uint64 arg2, uint64 arg3, void  *arg4), void  (*___implicit__init_val_hard_reset___init_val_soft_reset__register__unified_get__unified_set_write_unmapped_bits)(test_t *arg0, _register arg1, uint64 arg2, uint64 arg3, void  *arg4))
{
    _tinit__init_val_hard_reset(&_ret->_init_val_hard_reset, __adj___implicit__init_val_hard_reset___init_val_soft_reset__register__unified_get__unified_set___init_val_hard_reset__init_val___default_init, ___implicit__init_val_hard_reset___init_val_soft_reset__register__unified_get__unified_set__each_hard_reset, ___implicit__init_val_hard_reset___init_val_soft_reset__register__unified_get__unified_set__each_init, ___implicit__init_val_hard_reset___init_val_soft_reset__register__unified_get__unified_set_hard_reset, ___implicit__init_val_hard_reset___init_val_soft_reset__register__unified_get__unified_set_init, ___implicit__init_val_hard_reset___init_val_soft_reset__register__unified_get__unified_set_init_val);
    _tinit__init_val_soft_reset(&_ret->_init_val_soft_reset, __adj___implicit__init_val_hard_reset___init_val_soft_reset__register__unified_get__unified_set___init_val_soft_reset__init_val___default_init, ___implicit__init_val_hard_reset___init_val_soft_reset__register__unified_get__unified_set__each_init, ___implicit__init_val_hard_reset___init_val_soft_reset__register__unified_get__unified_set__each_soft_reset, ___implicit__init_val_hard_reset___init_val_soft_reset__register__unified_get__unified_set_init == NULL ? NULL : __adj___implicit__init_val_hard_reset___init_val_soft_reset__register__unified_get__unified_set___init_val_soft_reset__init_val__init__init, ___implicit__init_val_hard_reset___init_val_soft_reset__register__unified_get__unified_set_init_val, ___implicit__init_val_hard_reset___init_val_soft_reset__register__unified_get__unified_set_soft_reset);
    _tinit_register(&_ret->_register, ___implicit__init_val_hard_reset___init_val_soft_reset__register__unified_get__unified_set__attr_allow_cutoff, ___implicit__init_val_hard_reset___init_val_soft_reset__register__unified_get__unified_set__attr_name, ___implicit__init_val_hard_reset___init_val_soft_reset__register__unified_get__unified_set__attr_type, ___implicit__init_val_hard_reset___init_val_soft_reset__register__unified_get__unified_set__documentation, ___implicit__init_val_hard_reset___init_val_soft_reset__register__unified_get__unified_set__each_init, ___implicit__init_val_hard_reset___init_val_soft_reset__register__unified_get__unified_set__flags, ___implicit__init_val_hard_reset___init_val_soft_reset__register__unified_get__unified_set__get_fields, ___implicit__init_val_hard_reset___init_val_soft_reset__register__unified_get__unified_set__is_read_only, ___implicit__init_val_hard_reset___init_val_soft_reset__register__unified_get__unified_set__le_byte_order, ___implicit__init_val_hard_reset___init_val_soft_reset__register__unified_get__unified_set__object_relative_dims, ___implicit__init_val_hard_reset___init_val_soft_reset__register__unified_get__unified_set__parent_obj_class, ___implicit__init_val_hard_reset___init_val_soft_reset__register__unified_get__unified_set__parent_obj_proxy_info, ___implicit__init_val_hard_reset___init_val_soft_reset__register__unified_get__unified_set__read_fields, ___implicit__init_val_hard_reset___init_val_soft_reset__register__unified_get__unified_set__set_fields, ___implicit__init_val_hard_reset___init_val_soft_reset__register__unified_get__unified_set__should_be_registered, ___implicit__init_val_hard_reset___init_val_soft_reset__register__unified_get__unified_set__write_fields, ___implicit__init_val_hard_reset___init_val_soft_reset__register__unified_get__unified_set_bitsize, ___implicit__init_val_hard_reset___init_val_soft_reset__register__unified_get__unified_set_fields, ___implicit__init_val_hard_reset___init_val_soft_reset__register__unified_get__unified_set_get, ___implicit__init_val_hard_reset___init_val_soft_reset__register__unified_get__unified_set_init == NULL ? NULL : __adj___implicit__init_val_hard_reset___init_val_soft_reset__register__unified_get__unified_set__register__init_val__init__init, ___implicit__init_val_hard_reset___init_val_soft_reset__register__unified_get__unified_set_init_val, ___implicit__init_val_hard_reset___init_val_soft_reset__register__unified_get__unified_set_mapped, ___implicit__init_val_hard_reset___init_val_soft_reset__register__unified_get__unified_set_name, ___implicit__init_val_hard_reset___init_val_soft_reset__register__unified_get__unified_set_offset, ___implicit__init_val_hard_reset___init_val_soft_reset__register__unified_get__unified_set_read_register, ___implicit__init_val_hard_reset___init_val_soft_reset__register__unified_get__unified_set_read_unmapped_bits, ___implicit__init_val_hard_reset___init_val_soft_reset__register__unified_get__unified_set_readable, ___implicit__init_val_hard_reset___init_val_soft_reset__register__unified_get__unified_set_set, ___implicit__init_val_hard_reset___init_val_soft_reset__register__unified_get__unified_set_shown_desc, ___implicit__init_val_hard_reset___init_val_soft_reset__register__unified_get__unified_set_val, ___implicit__init_val_hard_reset___init_val_soft_reset__register__unified_get__unified_set_writable, ___implicit__init_val_hard_reset___init_val_soft_reset__register__unified_get__unified_set_write_register, ___implicit__init_val_hard_reset___init_val_soft_reset__register__unified_get__unified_set_write_unmapped_bits);
    _tinit_unified_get(&_ret->unified_get, __adj___implicit__init_val_hard_reset___init_val_soft_reset__register__unified_get__unified_set__unified_get__get___get__get_val___default_get, ___implicit__init_val_hard_reset___init_val_soft_reset__register__unified_get__unified_set_get == NULL ? NULL : __adj___implicit__init_val_hard_reset___init_val_soft_reset__register__unified_get__unified_set__unified_get__get___get__get, __adj___implicit__init_val_hard_reset___init_val_soft_reset__register__unified_get__unified_set__unified_get__get___get__get_val__get_val);
    _tinit_unified_set(&_ret->unified_set, __adj___implicit__init_val_hard_reset___init_val_soft_reset__register__unified_get__unified_set__unified_set__set___set__set_val___default_set, ___implicit__init_val_hard_reset___init_val_soft_reset__register__unified_get__unified_set_set == NULL ? NULL : __adj___implicit__init_val_hard_reset___init_val_soft_reset__register__unified_get__unified_set__unified_set__set___set__set, __adj___implicit__init_val_hard_reset___init_val_soft_reset__register__unified_get__unified_set__unified_set__set___set__set_val__set_val);
}
static void __attribute__((optimize("O0")))
_tinit_track_state(struct _track_state *_ret, uint32 _track_state_state)
{
    *_ret = (struct _track_state){
        .state = _track_state_state,
        };
}
static void __attribute__((optimize("O0")))
_tinit_unified_hard_reset(struct _unified_hard_reset *_ret, void  (*_unified_hard_reset__default_hard_reset)(test_t *arg0, _hard_reset arg1), _each_in_param_t _unified_hard_reset__each_hard_reset, void  (*_unified_hard_reset_hard_reset)(test_t *arg0, _hard_reset arg1), uint32 _unified_hard_reset_state)
{
    _tinit_hard_reset(&_ret->_hard_reset, _unified_hard_reset__default_hard_reset, _unified_hard_reset__each_hard_reset, _unified_hard_reset_hard_reset);
    _tinit_track_state(&_ret->track_state, _unified_hard_reset_state);
}
static void __attribute__((optimize("O0")))
_tinit_unified_soft_reset(struct _unified_soft_reset *_ret, void  (*_unified_soft_reset__default_soft_reset)(test_t *arg0, _soft_reset arg1), _each_in_param_t _unified_soft_reset__each_soft_reset, void  (*_unified_soft_reset_soft_reset)(test_t *arg0, _soft_reset arg1), uint32 _unified_soft_reset_state)
{
    _tinit_soft_reset(&_ret->_soft_reset, _unified_soft_reset__default_soft_reset, _unified_soft_reset__each_soft_reset, _unified_soft_reset_soft_reset);
    _tinit_track_state(&_ret->track_state, _unified_soft_reset_state);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset__register__unified_hard_reset__unified_soft_reset___init_val_hard_reset__init_val___default_init(test_t *_dev, init_val _init_val)
{
    _init_val.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset__register__unified_hard_reset__unified_soft_reset *) DOWNCAST(_init_val, __implicit__init_val_hard_reset___init_val_soft_reset__register__unified_hard_reset__unified_soft_reset, _init_val_hard_reset.init_val).trait)->_register.init_val;
    _DML_TM_register___default_init(_dev, _init_val);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset__register__unified_hard_reset__unified_soft_reset___init_val_soft_reset__init_val___default_init(test_t *_dev, init_val _init_val)
{
    _init_val.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset__register__unified_hard_reset__unified_soft_reset *) DOWNCAST(_init_val, __implicit__init_val_hard_reset___init_val_soft_reset__register__unified_hard_reset__unified_soft_reset, _init_val_soft_reset.init_val).trait)->_register.init_val;
    _DML_TM_register___default_init(_dev, _init_val);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset__register__unified_hard_reset__unified_soft_reset___init_val_soft_reset__init_val__init__init(test_t *_dev, init _init)
{
    _init.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset__register__unified_hard_reset__unified_soft_reset *) DOWNCAST(_init, __implicit__init_val_hard_reset___init_val_soft_reset__register__unified_hard_reset__unified_soft_reset, _init_val_soft_reset.init_val.init).trait)->_init_val_hard_reset.init_val.init;
    ((struct _init *) _init.trait)->init(_dev, _init);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset__register__unified_hard_reset__unified_soft_reset__register__init_val__init__init(test_t *_dev, init _init)
{
    _init.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset__register__unified_hard_reset__unified_soft_reset *) DOWNCAST(_init, __implicit__init_val_hard_reset___init_val_soft_reset__register__unified_hard_reset__unified_soft_reset, _register.init_val.init).trait)->_init_val_hard_reset.init_val.init;
    ((struct _init *) _init.trait)->init(_dev, _init);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset__register__unified_hard_reset__unified_soft_reset__unified_hard_reset__hard_reset___default_hard_reset(test_t *_dev, _hard_reset __hard_reset)
{
    __hard_reset.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset__register__unified_hard_reset__unified_soft_reset *) DOWNCAST(__hard_reset, __implicit__init_val_hard_reset___init_val_soft_reset__register__unified_hard_reset__unified_soft_reset, unified_hard_reset._hard_reset).trait)->_init_val_hard_reset._hard_reset;
    _DML_TM__init_val_hard_reset___default_hard_reset(_dev, __hard_reset);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset__register__unified_hard_reset__unified_soft_reset__unified_hard_reset__hard_reset__hard_reset(test_t *_dev, _hard_reset __hard_reset)
{
    __hard_reset.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset__register__unified_hard_reset__unified_soft_reset *) DOWNCAST(__hard_reset, __implicit__init_val_hard_reset___init_val_soft_reset__register__unified_hard_reset__unified_soft_reset, unified_hard_reset._hard_reset).trait)->_init_val_hard_reset._hard_reset;
    ((struct __hard_reset *) __hard_reset.trait)->hard_reset(_dev, __hard_reset);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset__register__unified_hard_reset__unified_soft_reset__unified_soft_reset__soft_reset___default_soft_reset(test_t *_dev, _soft_reset __soft_reset)
{
    __soft_reset.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset__register__unified_hard_reset__unified_soft_reset *) DOWNCAST(__soft_reset, __implicit__init_val_hard_reset___init_val_soft_reset__register__unified_hard_reset__unified_soft_reset, unified_soft_reset._soft_reset).trait)->_init_val_soft_reset._soft_reset;
    _DML_TM__init_val_soft_reset___default_soft_reset(_dev, __soft_reset);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset__register__unified_hard_reset__unified_soft_reset__unified_soft_reset__soft_reset__soft_reset(test_t *_dev, _soft_reset __soft_reset)
{
    __soft_reset.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset__register__unified_hard_reset__unified_soft_reset *) DOWNCAST(__soft_reset, __implicit__init_val_hard_reset___init_val_soft_reset__register__unified_hard_reset__unified_soft_reset, unified_soft_reset._soft_reset).trait)->_init_val_soft_reset._soft_reset;
    ((struct __soft_reset *) __soft_reset.trait)->soft_reset(_dev, __soft_reset);
}
static void __attribute__((optimize("O0")))
_tinit___implicit__init_val_hard_reset___init_val_soft_reset__register__unified_hard_reset__unified_soft_reset(struct ___implicit__init_val_hard_reset___init_val_soft_reset__register__unified_hard_reset__unified_soft_reset *_ret, bool *___implicit__init_val_hard_reset___init_val_soft_reset__register__unified_hard_reset__unified_soft_reset__attr_allow_cutoff, char const **___implicit__init_val_hard_reset___init_val_soft_reset__register__unified_hard_reset__unified_soft_reset__attr_name, char const **___implicit__init_val_hard_reset___init_val_soft_reset__register__unified_hard_reset__unified_soft_reset__attr_type, char const **___implicit__init_val_hard_reset___init_val_soft_reset__register__unified_hard_reset__unified_soft_reset__documentation, _each_in_param_t ___implicit__init_val_hard_reset___init_val_soft_reset__register__unified_hard_reset__unified_soft_reset__each_hard_reset, _each_in_param_t ___implicit__init_val_hard_reset___init_val_soft_reset__register__unified_hard_reset__unified_soft_reset__each_init, _each_in_param_t ___implicit__init_val_hard_reset___init_val_soft_reset__register__unified_hard_reset__unified_soft_reset__each_soft_reset, attr_attr_t *___implicit__init_val_hard_reset___init_val_soft_reset__register__unified_hard_reset__unified_soft_reset__flags, _each_in_param_t ___implicit__init_val_hard_reset___init_val_soft_reset__register__unified_hard_reset__unified_soft_reset__get_fields, bool *___implicit__init_val_hard_reset___init_val_soft_reset__register__unified_hard_reset__unified_soft_reset__is_read_only, bool *___implicit__init_val_hard_reset___init_val_soft_reset__register__unified_hard_reset__unified_soft_reset__le_byte_order, uint32 *___implicit__init_val_hard_reset___init_val_soft_reset__register__unified_hard_reset__unified_soft_reset__object_relative_dims, conf_class_t ***___implicit__init_val_hard_reset___init_val_soft_reset__register__unified_hard_reset__unified_soft_reset__parent_obj_class, _dml_attr_parent_obj_proxy_info_t *___implicit__init_val_hard_reset___init_val_soft_reset__register__unified_hard_reset__unified_soft_reset__parent_obj_proxy_info, _each_in_param_t ___implicit__init_val_hard_reset___init_val_soft_reset__register__unified_hard_reset__unified_soft_reset__read_fields, _each_in_param_t ___implicit__init_val_hard_reset___init_val_soft_reset__register__unified_hard_reset__unified_soft_reset__set_fields, bool *___implicit__init_val_hard_reset___init_val_soft_reset__register__unified_hard_reset__unified_soft_reset__should_be_registered, _each_in_param_t ___implicit__init_val_hard_reset___init_val_soft_reset__register__unified_hard_reset__unified_soft_reset__write_fields, uint8 *___implicit__init_val_hard_reset___init_val_soft_reset__register__unified_hard_reset__unified_soft_reset_bitsize, _each_in_param_t ___implicit__init_val_hard_reset___init_val_soft_reset__register__unified_hard_reset__unified_soft_reset_fields, uint64 (*___implicit__init_val_hard_reset___init_val_soft_reset__register__unified_hard_reset__unified_soft_reset_get)(test_t *arg0, _get arg1), void  (*___implicit__init_val_hard_reset___init_val_soft_reset__register__unified_hard_reset__unified_soft_reset_hard_reset)(test_t *arg0, _hard_reset arg1), void  (*___implicit__init_val_hard_reset___init_val_soft_reset__register__unified_hard_reset__unified_soft_reset_init)(test_t *arg0, init arg1), uint64 *___implicit__init_val_hard_reset___init_val_soft_reset__register__unified_hard_reset__unified_soft_reset_init_val, bool *___implicit__init_val_hard_reset___init_val_soft_reset__register__unified_hard_reset__unified_soft_reset_mapped, char const **___implicit__init_val_hard_reset___init_val_soft_reset__register__unified_hard_reset__unified_soft_reset_name, uint64 *___implicit__init_val_hard_reset___init_val_soft_reset__register__unified_hard_reset__unified_soft_reset_offset, uint64 (*___implicit__init_val_hard_reset___init_val_soft_reset__register__unified_hard_reset__unified_soft_reset_read_register)(test_t *arg0, read_register arg1, uint64 arg2, void  *arg3), uint64 (*___implicit__init_val_hard_reset___init_val_soft_reset__register__unified_hard_reset__unified_soft_reset_read_unmapped_bits)(test_t *arg0, _register arg1, uint64 arg2, void  *arg3), bool *___implicit__init_val_hard_reset___init_val_soft_reset__register__unified_hard_reset__unified_soft_reset_readable, void  (*___implicit__init_val_hard_reset___init_val_soft_reset__register__unified_hard_reset__unified_soft_reset_set)(test_t *arg0, _set arg1, uint64 arg2), char const **___implicit__init_val_hard_reset___init_val_soft_reset__register__unified_hard_reset__unified_soft_reset_shown_desc, void  (*___implicit__init_val_hard_reset___init_val_soft_reset__register__unified_hard_reset__unified_soft_reset_soft_reset)(test_t *arg0, _soft_reset arg1), uint32 ___implicit__init_val_hard_reset___init_val_soft_reset__register__unified_hard_reset__unified_soft_reset_state, uint32 ___implicit__init_val_hard_reset___init_val_soft_reset__register__unified_hard_reset__unified_soft_reset_val, bool *___implicit__init_val_hard_reset___init_val_soft_reset__register__unified_hard_reset__unified_soft_reset_writable, void  (*___implicit__init_val_hard_reset___init_val_soft_reset__register__unified_hard_reset__unified_soft_reset_write_register)(test_t *arg0, write_register arg1, uint64 arg2, uint64 arg3, void  *arg4), void  (*___implicit__init_val_hard_reset___init_val_soft_reset__register__unified_hard_reset__unified_soft_reset_write_unmapped_bits)(test_t *arg0, _register arg1, uint64 arg2, uint64 arg3, void  *arg4))
{
    _tinit__init_val_hard_reset(&_ret->_init_val_hard_reset, __adj___implicit__init_val_hard_reset___init_val_soft_reset__register__unified_hard_reset__unified_soft_reset___init_val_hard_reset__init_val___default_init, ___implicit__init_val_hard_reset___init_val_soft_reset__register__unified_hard_reset__unified_soft_reset__each_hard_reset, ___implicit__init_val_hard_reset___init_val_soft_reset__register__unified_hard_reset__unified_soft_reset__each_init, ___implicit__init_val_hard_reset___init_val_soft_reset__register__unified_hard_reset__unified_soft_reset_hard_reset, ___implicit__init_val_hard_reset___init_val_soft_reset__register__unified_hard_reset__unified_soft_reset_init, ___implicit__init_val_hard_reset___init_val_soft_reset__register__unified_hard_reset__unified_soft_reset_init_val);
    _tinit__init_val_soft_reset(&_ret->_init_val_soft_reset, __adj___implicit__init_val_hard_reset___init_val_soft_reset__register__unified_hard_reset__unified_soft_reset___init_val_soft_reset__init_val___default_init, ___implicit__init_val_hard_reset___init_val_soft_reset__register__unified_hard_reset__unified_soft_reset__each_init, ___implicit__init_val_hard_reset___init_val_soft_reset__register__unified_hard_reset__unified_soft_reset__each_soft_reset, ___implicit__init_val_hard_reset___init_val_soft_reset__register__unified_hard_reset__unified_soft_reset_init == NULL ? NULL : __adj___implicit__init_val_hard_reset___init_val_soft_reset__register__unified_hard_reset__unified_soft_reset___init_val_soft_reset__init_val__init__init, ___implicit__init_val_hard_reset___init_val_soft_reset__register__unified_hard_reset__unified_soft_reset_init_val, ___implicit__init_val_hard_reset___init_val_soft_reset__register__unified_hard_reset__unified_soft_reset_soft_reset);
    _tinit_register(&_ret->_register, ___implicit__init_val_hard_reset___init_val_soft_reset__register__unified_hard_reset__unified_soft_reset__attr_allow_cutoff, ___implicit__init_val_hard_reset___init_val_soft_reset__register__unified_hard_reset__unified_soft_reset__attr_name, ___implicit__init_val_hard_reset___init_val_soft_reset__register__unified_hard_reset__unified_soft_reset__attr_type, ___implicit__init_val_hard_reset___init_val_soft_reset__register__unified_hard_reset__unified_soft_reset__documentation, ___implicit__init_val_hard_reset___init_val_soft_reset__register__unified_hard_reset__unified_soft_reset__each_init, ___implicit__init_val_hard_reset___init_val_soft_reset__register__unified_hard_reset__unified_soft_reset__flags, ___implicit__init_val_hard_reset___init_val_soft_reset__register__unified_hard_reset__unified_soft_reset__get_fields, ___implicit__init_val_hard_reset___init_val_soft_reset__register__unified_hard_reset__unified_soft_reset__is_read_only, ___implicit__init_val_hard_reset___init_val_soft_reset__register__unified_hard_reset__unified_soft_reset__le_byte_order, ___implicit__init_val_hard_reset___init_val_soft_reset__register__unified_hard_reset__unified_soft_reset__object_relative_dims, ___implicit__init_val_hard_reset___init_val_soft_reset__register__unified_hard_reset__unified_soft_reset__parent_obj_class, ___implicit__init_val_hard_reset___init_val_soft_reset__register__unified_hard_reset__unified_soft_reset__parent_obj_proxy_info, ___implicit__init_val_hard_reset___init_val_soft_reset__register__unified_hard_reset__unified_soft_reset__read_fields, ___implicit__init_val_hard_reset___init_val_soft_reset__register__unified_hard_reset__unified_soft_reset__set_fields, ___implicit__init_val_hard_reset___init_val_soft_reset__register__unified_hard_reset__unified_soft_reset__should_be_registered, ___implicit__init_val_hard_reset___init_val_soft_reset__register__unified_hard_reset__unified_soft_reset__write_fields, ___implicit__init_val_hard_reset___init_val_soft_reset__register__unified_hard_reset__unified_soft_reset_bitsize, ___implicit__init_val_hard_reset___init_val_soft_reset__register__unified_hard_reset__unified_soft_reset_fields, ___implicit__init_val_hard_reset___init_val_soft_reset__register__unified_hard_reset__unified_soft_reset_get, ___implicit__init_val_hard_reset___init_val_soft_reset__register__unified_hard_reset__unified_soft_reset_init == NULL ? NULL : __adj___implicit__init_val_hard_reset___init_val_soft_reset__register__unified_hard_reset__unified_soft_reset__register__init_val__init__init, ___implicit__init_val_hard_reset___init_val_soft_reset__register__unified_hard_reset__unified_soft_reset_init_val, ___implicit__init_val_hard_reset___init_val_soft_reset__register__unified_hard_reset__unified_soft_reset_mapped, ___implicit__init_val_hard_reset___init_val_soft_reset__register__unified_hard_reset__unified_soft_reset_name, ___implicit__init_val_hard_reset___init_val_soft_reset__register__unified_hard_reset__unified_soft_reset_offset, ___implicit__init_val_hard_reset___init_val_soft_reset__register__unified_hard_reset__unified_soft_reset_read_register, ___implicit__init_val_hard_reset___init_val_soft_reset__register__unified_hard_reset__unified_soft_reset_read_unmapped_bits, ___implicit__init_val_hard_reset___init_val_soft_reset__register__unified_hard_reset__unified_soft_reset_readable, ___implicit__init_val_hard_reset___init_val_soft_reset__register__unified_hard_reset__unified_soft_reset_set, ___implicit__init_val_hard_reset___init_val_soft_reset__register__unified_hard_reset__unified_soft_reset_shown_desc, ___implicit__init_val_hard_reset___init_val_soft_reset__register__unified_hard_reset__unified_soft_reset_val, ___implicit__init_val_hard_reset___init_val_soft_reset__register__unified_hard_reset__unified_soft_reset_writable, ___implicit__init_val_hard_reset___init_val_soft_reset__register__unified_hard_reset__unified_soft_reset_write_register, ___implicit__init_val_hard_reset___init_val_soft_reset__register__unified_hard_reset__unified_soft_reset_write_unmapped_bits);
    _tinit_unified_hard_reset(&_ret->unified_hard_reset, __adj___implicit__init_val_hard_reset___init_val_soft_reset__register__unified_hard_reset__unified_soft_reset__unified_hard_reset__hard_reset___default_hard_reset, ___implicit__init_val_hard_reset___init_val_soft_reset__register__unified_hard_reset__unified_soft_reset__each_hard_reset, ___implicit__init_val_hard_reset___init_val_soft_reset__register__unified_hard_reset__unified_soft_reset_hard_reset == NULL ? NULL : __adj___implicit__init_val_hard_reset___init_val_soft_reset__register__unified_hard_reset__unified_soft_reset__unified_hard_reset__hard_reset__hard_reset, ___implicit__init_val_hard_reset___init_val_soft_reset__register__unified_hard_reset__unified_soft_reset_state);
    _tinit_unified_soft_reset(&_ret->unified_soft_reset, __adj___implicit__init_val_hard_reset___init_val_soft_reset__register__unified_hard_reset__unified_soft_reset__unified_soft_reset__soft_reset___default_soft_reset, ___implicit__init_val_hard_reset___init_val_soft_reset__register__unified_hard_reset__unified_soft_reset__each_soft_reset, ___implicit__init_val_hard_reset___init_val_soft_reset__register__unified_hard_reset__unified_soft_reset_soft_reset == NULL ? NULL : __adj___implicit__init_val_hard_reset___init_val_soft_reset__register__unified_hard_reset__unified_soft_reset__unified_soft_reset__soft_reset__soft_reset, ___implicit__init_val_hard_reset___init_val_soft_reset__register__unified_hard_reset__unified_soft_reset_state);
}
static void __attribute__((optimize("O0")))
_tinit_soft_reset_val(struct _soft_reset_val *_ret, void  (*_soft_reset_val__default_set)(test_t *arg0, set_val arg1, uint64 arg2), void  (*_soft_reset_val__default_soft_reset)(test_t *arg0, _soft_reset arg1), _each_in_param_t _soft_reset_val__each_soft_reset, void  (*_soft_reset_val_set_val)(test_t *arg0, set_val arg1, uint64 arg2), uint64 *_soft_reset_val_soft_reset_val)
{
    *_ret = (struct _soft_reset_val){
        .soft_reset_val = _soft_reset_val_soft_reset_val,
        };
    _tinit_set_val(&_ret->set_val, _soft_reset_val__default_set, _soft_reset_val_set_val);
    _tinit_soft_reset(&_ret->_soft_reset, _soft_reset_val__default_soft_reset, _soft_reset_val__each_soft_reset, _DML_TM_soft_reset_val__soft_reset);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset__register__soft_reset_val___init_val_hard_reset__init_val___default_init(test_t *_dev, init_val _init_val)
{
    _init_val.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset__register__soft_reset_val *) DOWNCAST(_init_val, __implicit__init_val_hard_reset___init_val_soft_reset__register__soft_reset_val, _init_val_hard_reset.init_val).trait)->_register.init_val;
    _DML_TM_register___default_init(_dev, _init_val);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset__register__soft_reset_val___init_val_soft_reset__init_val___default_init(test_t *_dev, init_val _init_val)
{
    _init_val.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset__register__soft_reset_val *) DOWNCAST(_init_val, __implicit__init_val_hard_reset___init_val_soft_reset__register__soft_reset_val, _init_val_soft_reset.init_val).trait)->_register.init_val;
    _DML_TM_register___default_init(_dev, _init_val);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset__register__soft_reset_val___init_val_soft_reset__init_val__init__init(test_t *_dev, init _init)
{
    _init.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset__register__soft_reset_val *) DOWNCAST(_init, __implicit__init_val_hard_reset___init_val_soft_reset__register__soft_reset_val, _init_val_soft_reset.init_val.init).trait)->_init_val_hard_reset.init_val.init;
    ((struct _init *) _init.trait)->init(_dev, _init);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset__register__soft_reset_val___init_val_soft_reset__soft_reset__soft_reset(test_t *_dev, _soft_reset __soft_reset)
{
    __soft_reset.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset__register__soft_reset_val *) DOWNCAST(__soft_reset, __implicit__init_val_hard_reset___init_val_soft_reset__register__soft_reset_val, _init_val_soft_reset._soft_reset).trait)->soft_reset_val._soft_reset;
    _DML_TM_soft_reset_val__soft_reset(_dev, __soft_reset);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset__register__soft_reset_val__register__init_val__init__init(test_t *_dev, init _init)
{
    _init.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset__register__soft_reset_val *) DOWNCAST(_init, __implicit__init_val_hard_reset___init_val_soft_reset__register__soft_reset_val, _register.init_val.init).trait)->_init_val_hard_reset.init_val.init;
    ((struct _init *) _init.trait)->init(_dev, _init);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset__register__soft_reset_val__soft_reset_val__set_val___default_set(test_t *_dev, set_val _set_val, uint64 value)
{
    _set_val.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset__register__soft_reset_val *) DOWNCAST(_set_val, __implicit__init_val_hard_reset___init_val_soft_reset__register__soft_reset_val, soft_reset_val.set_val).trait)->_register.set._set.set_val;
    _DML_TM_register___default_set(_dev, _set_val, value);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset__register__soft_reset_val__soft_reset_val__soft_reset___default_soft_reset(test_t *_dev, _soft_reset __soft_reset)
{
    __soft_reset.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset__register__soft_reset_val *) DOWNCAST(__soft_reset, __implicit__init_val_hard_reset___init_val_soft_reset__register__soft_reset_val, soft_reset_val._soft_reset).trait)->_init_val_soft_reset._soft_reset;
    _DML_TM__init_val_soft_reset___default_soft_reset(_dev, __soft_reset);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset__register__soft_reset_val__soft_reset_val__set_val__set_val(test_t *_dev, set_val _set_val, uint64 value)
{
    _set_val.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset__register__soft_reset_val *) DOWNCAST(_set_val, __implicit__init_val_hard_reset___init_val_soft_reset__register__soft_reset_val, soft_reset_val.set_val).trait)->_register.set._set.set_val;
    _DML_TM_register__set_val(_dev, _set_val, value);
}
static void __attribute__((optimize("O0")))
_tinit___implicit__init_val_hard_reset___init_val_soft_reset__register__soft_reset_val(struct ___implicit__init_val_hard_reset___init_val_soft_reset__register__soft_reset_val *_ret, bool *___implicit__init_val_hard_reset___init_val_soft_reset__register__soft_reset_val__attr_allow_cutoff, char const **___implicit__init_val_hard_reset___init_val_soft_reset__register__soft_reset_val__attr_name, char const **___implicit__init_val_hard_reset___init_val_soft_reset__register__soft_reset_val__attr_type, char const **___implicit__init_val_hard_reset___init_val_soft_reset__register__soft_reset_val__documentation, _each_in_param_t ___implicit__init_val_hard_reset___init_val_soft_reset__register__soft_reset_val__each_hard_reset, _each_in_param_t ___implicit__init_val_hard_reset___init_val_soft_reset__register__soft_reset_val__each_init, _each_in_param_t ___implicit__init_val_hard_reset___init_val_soft_reset__register__soft_reset_val__each_soft_reset, attr_attr_t *___implicit__init_val_hard_reset___init_val_soft_reset__register__soft_reset_val__flags, _each_in_param_t ___implicit__init_val_hard_reset___init_val_soft_reset__register__soft_reset_val__get_fields, bool *___implicit__init_val_hard_reset___init_val_soft_reset__register__soft_reset_val__is_read_only, bool *___implicit__init_val_hard_reset___init_val_soft_reset__register__soft_reset_val__le_byte_order, uint32 *___implicit__init_val_hard_reset___init_val_soft_reset__register__soft_reset_val__object_relative_dims, conf_class_t ***___implicit__init_val_hard_reset___init_val_soft_reset__register__soft_reset_val__parent_obj_class, _dml_attr_parent_obj_proxy_info_t *___implicit__init_val_hard_reset___init_val_soft_reset__register__soft_reset_val__parent_obj_proxy_info, _each_in_param_t ___implicit__init_val_hard_reset___init_val_soft_reset__register__soft_reset_val__read_fields, _each_in_param_t ___implicit__init_val_hard_reset___init_val_soft_reset__register__soft_reset_val__set_fields, bool *___implicit__init_val_hard_reset___init_val_soft_reset__register__soft_reset_val__should_be_registered, _each_in_param_t ___implicit__init_val_hard_reset___init_val_soft_reset__register__soft_reset_val__write_fields, uint8 *___implicit__init_val_hard_reset___init_val_soft_reset__register__soft_reset_val_bitsize, _each_in_param_t ___implicit__init_val_hard_reset___init_val_soft_reset__register__soft_reset_val_fields, uint64 (*___implicit__init_val_hard_reset___init_val_soft_reset__register__soft_reset_val_get)(test_t *arg0, _get arg1), void  (*___implicit__init_val_hard_reset___init_val_soft_reset__register__soft_reset_val_hard_reset)(test_t *arg0, _hard_reset arg1), void  (*___implicit__init_val_hard_reset___init_val_soft_reset__register__soft_reset_val_init)(test_t *arg0, init arg1), uint64 *___implicit__init_val_hard_reset___init_val_soft_reset__register__soft_reset_val_init_val, bool *___implicit__init_val_hard_reset___init_val_soft_reset__register__soft_reset_val_mapped, char const **___implicit__init_val_hard_reset___init_val_soft_reset__register__soft_reset_val_name, uint64 *___implicit__init_val_hard_reset___init_val_soft_reset__register__soft_reset_val_offset, uint64 (*___implicit__init_val_hard_reset___init_val_soft_reset__register__soft_reset_val_read_register)(test_t *arg0, read_register arg1, uint64 arg2, void  *arg3), uint64 (*___implicit__init_val_hard_reset___init_val_soft_reset__register__soft_reset_val_read_unmapped_bits)(test_t *arg0, _register arg1, uint64 arg2, void  *arg3), bool *___implicit__init_val_hard_reset___init_val_soft_reset__register__soft_reset_val_readable, void  (*___implicit__init_val_hard_reset___init_val_soft_reset__register__soft_reset_val_set)(test_t *arg0, _set arg1, uint64 arg2), char const **___implicit__init_val_hard_reset___init_val_soft_reset__register__soft_reset_val_shown_desc, uint64 *___implicit__init_val_hard_reset___init_val_soft_reset__register__soft_reset_val_soft_reset_val, uint32 ___implicit__init_val_hard_reset___init_val_soft_reset__register__soft_reset_val_val, bool *___implicit__init_val_hard_reset___init_val_soft_reset__register__soft_reset_val_writable, void  (*___implicit__init_val_hard_reset___init_val_soft_reset__register__soft_reset_val_write_register)(test_t *arg0, write_register arg1, uint64 arg2, uint64 arg3, void  *arg4), void  (*___implicit__init_val_hard_reset___init_val_soft_reset__register__soft_reset_val_write_unmapped_bits)(test_t *arg0, _register arg1, uint64 arg2, uint64 arg3, void  *arg4))
{
    _tinit__init_val_hard_reset(&_ret->_init_val_hard_reset, __adj___implicit__init_val_hard_reset___init_val_soft_reset__register__soft_reset_val___init_val_hard_reset__init_val___default_init, ___implicit__init_val_hard_reset___init_val_soft_reset__register__soft_reset_val__each_hard_reset, ___implicit__init_val_hard_reset___init_val_soft_reset__register__soft_reset_val__each_init, ___implicit__init_val_hard_reset___init_val_soft_reset__register__soft_reset_val_hard_reset, ___implicit__init_val_hard_reset___init_val_soft_reset__register__soft_reset_val_init, ___implicit__init_val_hard_reset___init_val_soft_reset__register__soft_reset_val_init_val);
    _tinit__init_val_soft_reset(&_ret->_init_val_soft_reset, __adj___implicit__init_val_hard_reset___init_val_soft_reset__register__soft_reset_val___init_val_soft_reset__init_val___default_init, ___implicit__init_val_hard_reset___init_val_soft_reset__register__soft_reset_val__each_init, ___implicit__init_val_hard_reset___init_val_soft_reset__register__soft_reset_val__each_soft_reset, ___implicit__init_val_hard_reset___init_val_soft_reset__register__soft_reset_val_init == NULL ? NULL : __adj___implicit__init_val_hard_reset___init_val_soft_reset__register__soft_reset_val___init_val_soft_reset__init_val__init__init, ___implicit__init_val_hard_reset___init_val_soft_reset__register__soft_reset_val_init_val, __adj___implicit__init_val_hard_reset___init_val_soft_reset__register__soft_reset_val___init_val_soft_reset__soft_reset__soft_reset);
    _tinit_register(&_ret->_register, ___implicit__init_val_hard_reset___init_val_soft_reset__register__soft_reset_val__attr_allow_cutoff, ___implicit__init_val_hard_reset___init_val_soft_reset__register__soft_reset_val__attr_name, ___implicit__init_val_hard_reset___init_val_soft_reset__register__soft_reset_val__attr_type, ___implicit__init_val_hard_reset___init_val_soft_reset__register__soft_reset_val__documentation, ___implicit__init_val_hard_reset___init_val_soft_reset__register__soft_reset_val__each_init, ___implicit__init_val_hard_reset___init_val_soft_reset__register__soft_reset_val__flags, ___implicit__init_val_hard_reset___init_val_soft_reset__register__soft_reset_val__get_fields, ___implicit__init_val_hard_reset___init_val_soft_reset__register__soft_reset_val__is_read_only, ___implicit__init_val_hard_reset___init_val_soft_reset__register__soft_reset_val__le_byte_order, ___implicit__init_val_hard_reset___init_val_soft_reset__register__soft_reset_val__object_relative_dims, ___implicit__init_val_hard_reset___init_val_soft_reset__register__soft_reset_val__parent_obj_class, ___implicit__init_val_hard_reset___init_val_soft_reset__register__soft_reset_val__parent_obj_proxy_info, ___implicit__init_val_hard_reset___init_val_soft_reset__register__soft_reset_val__read_fields, ___implicit__init_val_hard_reset___init_val_soft_reset__register__soft_reset_val__set_fields, ___implicit__init_val_hard_reset___init_val_soft_reset__register__soft_reset_val__should_be_registered, ___implicit__init_val_hard_reset___init_val_soft_reset__register__soft_reset_val__write_fields, ___implicit__init_val_hard_reset___init_val_soft_reset__register__soft_reset_val_bitsize, ___implicit__init_val_hard_reset___init_val_soft_reset__register__soft_reset_val_fields, ___implicit__init_val_hard_reset___init_val_soft_reset__register__soft_reset_val_get, ___implicit__init_val_hard_reset___init_val_soft_reset__register__soft_reset_val_init == NULL ? NULL : __adj___implicit__init_val_hard_reset___init_val_soft_reset__register__soft_reset_val__register__init_val__init__init, ___implicit__init_val_hard_reset___init_val_soft_reset__register__soft_reset_val_init_val, ___implicit__init_val_hard_reset___init_val_soft_reset__register__soft_reset_val_mapped, ___implicit__init_val_hard_reset___init_val_soft_reset__register__soft_reset_val_name, ___implicit__init_val_hard_reset___init_val_soft_reset__register__soft_reset_val_offset, ___implicit__init_val_hard_reset___init_val_soft_reset__register__soft_reset_val_read_register, ___implicit__init_val_hard_reset___init_val_soft_reset__register__soft_reset_val_read_unmapped_bits, ___implicit__init_val_hard_reset___init_val_soft_reset__register__soft_reset_val_readable, ___implicit__init_val_hard_reset___init_val_soft_reset__register__soft_reset_val_set, ___implicit__init_val_hard_reset___init_val_soft_reset__register__soft_reset_val_shown_desc, ___implicit__init_val_hard_reset___init_val_soft_reset__register__soft_reset_val_val, ___implicit__init_val_hard_reset___init_val_soft_reset__register__soft_reset_val_writable, ___implicit__init_val_hard_reset___init_val_soft_reset__register__soft_reset_val_write_register, ___implicit__init_val_hard_reset___init_val_soft_reset__register__soft_reset_val_write_unmapped_bits);
    _tinit_soft_reset_val(&_ret->soft_reset_val, __adj___implicit__init_val_hard_reset___init_val_soft_reset__register__soft_reset_val__soft_reset_val__set_val___default_set, __adj___implicit__init_val_hard_reset___init_val_soft_reset__register__soft_reset_val__soft_reset_val__soft_reset___default_soft_reset, ___implicit__init_val_hard_reset___init_val_soft_reset__register__soft_reset_val__each_soft_reset, __adj___implicit__init_val_hard_reset___init_val_soft_reset__register__soft_reset_val__soft_reset_val__set_val__set_val, ___implicit__init_val_hard_reset___init_val_soft_reset__register__soft_reset_val_soft_reset_val);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset__field___init_val_hard_reset__init_val___default_init(test_t *_dev, init_val _init_val)
{
    _init_val.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset__field *) DOWNCAST(_init_val, __implicit__init_val_hard_reset___init_val_soft_reset__field, _init_val_hard_reset.init_val).trait)->field.init_val;
    _DML_TM_field___default_init(_dev, _init_val);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset__field___init_val_soft_reset__init_val___default_init(test_t *_dev, init_val _init_val)
{
    _init_val.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset__field *) DOWNCAST(_init_val, __implicit__init_val_hard_reset___init_val_soft_reset__field, _init_val_soft_reset.init_val).trait)->field.init_val;
    _DML_TM_field___default_init(_dev, _init_val);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset__field___init_val_soft_reset__init_val__init__init(test_t *_dev, init _init)
{
    _init.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset__field *) DOWNCAST(_init, __implicit__init_val_hard_reset___init_val_soft_reset__field, _init_val_soft_reset.init_val.init).trait)->_init_val_hard_reset.init_val.init;
    ((struct _init *) _init.trait)->init(_dev, _init);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset__field__field__init_val__init__init(test_t *_dev, init _init)
{
    _init.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset__field *) DOWNCAST(_init, __implicit__init_val_hard_reset___init_val_soft_reset__field, field.init_val.init).trait)->_init_val_hard_reset.init_val.init;
    ((struct _init *) _init.trait)->init(_dev, _init);
}
static void __attribute__((optimize("O0")))
_tinit___implicit__init_val_hard_reset___init_val_soft_reset__field(struct ___implicit__init_val_hard_reset___init_val_soft_reset__field *_ret, _each_in_param_t ___implicit__init_val_hard_reset___init_val_soft_reset__field__each_hard_reset, _each_in_param_t ___implicit__init_val_hard_reset___init_val_soft_reset__field__each_init, _each_in_param_t ___implicit__init_val_hard_reset___init_val_soft_reset__field__each_soft_reset, uint8 *___implicit__init_val_hard_reset___init_val_soft_reset__field_bitsize, uint64 (*___implicit__init_val_hard_reset___init_val_soft_reset__field_get)(test_t *arg0, _get arg1), void  (*___implicit__init_val_hard_reset___init_val_soft_reset__field_hard_reset)(test_t *arg0, _hard_reset arg1), void  (*___implicit__init_val_hard_reset___init_val_soft_reset__field_init)(test_t *arg0, init arg1), uint64 *___implicit__init_val_hard_reset___init_val_soft_reset__field_init_val, uint8 *___implicit__init_val_hard_reset___init_val_soft_reset__field_lsb, char const **___implicit__init_val_hard_reset___init_val_soft_reset__field_name, _register *___implicit__init_val_hard_reset___init_val_soft_reset__field_reg, void  (*___implicit__init_val_hard_reset___init_val_soft_reset__field_set)(test_t *arg0, _set arg1, uint64 arg2), char const **___implicit__init_val_hard_reset___init_val_soft_reset__field_shown_desc, void  (*___implicit__init_val_hard_reset___init_val_soft_reset__field_soft_reset)(test_t *arg0, _soft_reset arg1))
{
    _tinit__init_val_hard_reset(&_ret->_init_val_hard_reset, __adj___implicit__init_val_hard_reset___init_val_soft_reset__field___init_val_hard_reset__init_val___default_init, ___implicit__init_val_hard_reset___init_val_soft_reset__field__each_hard_reset, ___implicit__init_val_hard_reset___init_val_soft_reset__field__each_init, ___implicit__init_val_hard_reset___init_val_soft_reset__field_hard_reset, ___implicit__init_val_hard_reset___init_val_soft_reset__field_init, ___implicit__init_val_hard_reset___init_val_soft_reset__field_init_val);
    _tinit__init_val_soft_reset(&_ret->_init_val_soft_reset, __adj___implicit__init_val_hard_reset___init_val_soft_reset__field___init_val_soft_reset__init_val___default_init, ___implicit__init_val_hard_reset___init_val_soft_reset__field__each_init, ___implicit__init_val_hard_reset___init_val_soft_reset__field__each_soft_reset, ___implicit__init_val_hard_reset___init_val_soft_reset__field_init == NULL ? NULL : __adj___implicit__init_val_hard_reset___init_val_soft_reset__field___init_val_soft_reset__init_val__init__init, ___implicit__init_val_hard_reset___init_val_soft_reset__field_init_val, ___implicit__init_val_hard_reset___init_val_soft_reset__field_soft_reset);
    _tinit_field(&_ret->field, ___implicit__init_val_hard_reset___init_val_soft_reset__field__each_init, ___implicit__init_val_hard_reset___init_val_soft_reset__field_bitsize, ___implicit__init_val_hard_reset___init_val_soft_reset__field_get, ___implicit__init_val_hard_reset___init_val_soft_reset__field_init == NULL ? NULL : __adj___implicit__init_val_hard_reset___init_val_soft_reset__field__field__init_val__init__init, ___implicit__init_val_hard_reset___init_val_soft_reset__field_init_val, ___implicit__init_val_hard_reset___init_val_soft_reset__field_lsb, ___implicit__init_val_hard_reset___init_val_soft_reset__field_name, ___implicit__init_val_hard_reset___init_val_soft_reset__field_reg, ___implicit__init_val_hard_reset___init_val_soft_reset__field_set, ___implicit__init_val_hard_reset___init_val_soft_reset__field_shown_desc);
}
static void __attribute__((optimize("O0")))
_tinit_read_only_attr(struct _read_only_attr *_ret, bool *_read_only_attr__attr_allow_cutoff, char const **_read_only_attr__attr_name, char const **_read_only_attr__attr_type, char const **_read_only_attr__documentation, attr_attr_t *_read_only_attr__flags, uint32 *_read_only_attr__object_relative_dims, conf_class_t ***_read_only_attr__parent_obj_class, _dml_attr_parent_obj_proxy_info_t *_read_only_attr__parent_obj_proxy_info, bool *_read_only_attr__should_be_registered, attr_value_t (*_read_only_attr_get)(test_t *arg0, attribute arg1), char const **_read_only_attr_name, bool *_read_only_attr_readable, set_error_t (*_read_only_attr_set_attribute)(test_t *arg0, _conf_attribute arg1, attr_value_t arg2), bool *_read_only_attr_writable)
{
    _tinit_pseudo_attr(&_ret->pseudo_attr, _read_only_attr__attr_allow_cutoff, _read_only_attr__attr_name, _read_only_attr__attr_type, _read_only_attr__documentation, _read_only_attr__flags, _read_only_attr__object_relative_dims, _read_only_attr__parent_obj_class, _read_only_attr__parent_obj_proxy_info, _read_only_attr__should_be_registered, _read_only_attr_get, _read_only_attr_name, _read_only_attr_readable, _DML_TM_read_only_attr__set, _read_only_attr_set_attribute, _read_only_attr_writable);
}
static void __attribute__((optimize("O0")))
_tinit__simple_event(struct __simple_event *_ret, event_class_t *const **__simple_event__pevclass, void  (*__simple_event_event)(test_t *arg0, _simple_event arg1), char const **__simple_event_name, char const **__simple_event_shown_desc)
{
    *_ret = (struct __simple_event){
        .event = __simple_event_event,
        };
    _tinit__event(&_ret->_event, _DML_TM__simple_event___callback, _DML_TM__simple_event___describe_event, _DML_TM__simple_event___destroy, _DML_TM__simple_event___get_event_info, __simple_event__pevclass, _DML_TM__simple_event___set_event_info, __simple_event_name, __simple_event_shown_desc);
}
static void  
__adj_simple_cycle_event___cycle_event___event__event___callback(test_t *_dev, event _event, void  *user)
{
    _event.trait = &((struct _simple_cycle_event *) DOWNCAST(_event, simple_cycle_event, _cycle_event._event.event).trait)->_simple_event._event.event;
    _DML_TM__simple_event___callback(_dev, _event, user);
}
static char *
__adj_simple_cycle_event___cycle_event___event__event___describe_event(test_t *_dev, event _event, void  *data)
{
    _event.trait = &((struct _simple_cycle_event *) DOWNCAST(_event, simple_cycle_event, _cycle_event._event.event).trait)->_simple_event._event.event;
    return _DML_TM__simple_event___describe_event(_dev, _event, data);
}
static void  
__adj_simple_cycle_event___cycle_event___event__event___destroy(test_t *_dev, event _event, void  *data)
{
    _event.trait = &((struct _simple_cycle_event *) DOWNCAST(_event, simple_cycle_event, _cycle_event._event.event).trait)->_simple_event._event.event;
    _DML_TM__simple_event___destroy(_dev, _event, data);
}
static attr_value_t 
__adj_simple_cycle_event___cycle_event___event__event___get_event_info(test_t *_dev, event _event, void  *data)
{
    _event.trait = &((struct _simple_cycle_event *) DOWNCAST(_event, simple_cycle_event, _cycle_event._event.event).trait)->_simple_event._event.event;
    return _DML_TM__simple_event___get_event_info(_dev, _event, data);
}
static void  *
__adj_simple_cycle_event___cycle_event___event__event___set_event_info(test_t *_dev, event _event, attr_value_t info)
{
    _event.trait = &((struct _simple_cycle_event *) DOWNCAST(_event, simple_cycle_event, _cycle_event._event.event).trait)->_simple_event._event.event;
    return _DML_TM__simple_event___set_event_info(_dev, _event, info);
}
static void __attribute__((optimize("O0")))
_tinit_simple_cycle_event(struct _simple_cycle_event *_ret, event_class_t *const **_simple_cycle_event__pevclass, void  (*_simple_cycle_event_event)(test_t *arg0, _simple_event arg1), char const **_simple_cycle_event_name, char const **_simple_cycle_event_shown_desc)
{
    _tinit__cycle_event(&_ret->_cycle_event, __adj_simple_cycle_event___cycle_event___event__event___callback, __adj_simple_cycle_event___cycle_event___event__event___describe_event, __adj_simple_cycle_event___cycle_event___event__event___destroy, __adj_simple_cycle_event___cycle_event___event__event___get_event_info, _simple_cycle_event__pevclass, __adj_simple_cycle_event___cycle_event___event__event___set_event_info, _simple_cycle_event_name, _simple_cycle_event_shown_desc);
    _tinit__simple_event(&_ret->_simple_event, _simple_cycle_event__pevclass, _simple_cycle_event_event, _simple_cycle_event_name, _simple_cycle_event_shown_desc);
}
static void __attribute__((optimize("O0")))
_tinit__time_event(struct __time_event *_ret, void  (*__time_event__callback)(test_t *arg0, event arg1, void  *arg2), char *(*__time_event__describe_event)(test_t *arg0, event arg1, void  *arg2), void  (*__time_event__destroy)(test_t *arg0, event arg1, void  *arg2), attr_value_t (*__time_event__get_event_info)(test_t *arg0, event arg1, void  *arg2), event_class_t *const **__time_event__pevclass, void  *(*__time_event__set_event_info)(test_t *arg0, event arg1, attr_value_t arg2), char const **__time_event_name, char const **__time_event_shown_desc)
{
    _tinit__event(&_ret->_event, __time_event__callback, __time_event__describe_event, __time_event__destroy, __time_event__get_event_info, __time_event__pevclass, __time_event__set_event_info, __time_event_name, __time_event_shown_desc);
}
static void  
__adj_simple_time_event___time_event___event__event___callback(test_t *_dev, event _event, void  *user)
{
    _event.trait = &((struct _simple_time_event *) DOWNCAST(_event, simple_time_event, _time_event._event.event).trait)->_simple_event._event.event;
    _DML_TM__simple_event___callback(_dev, _event, user);
}
static char *
__adj_simple_time_event___time_event___event__event___describe_event(test_t *_dev, event _event, void  *data)
{
    _event.trait = &((struct _simple_time_event *) DOWNCAST(_event, simple_time_event, _time_event._event.event).trait)->_simple_event._event.event;
    return _DML_TM__simple_event___describe_event(_dev, _event, data);
}
static void  
__adj_simple_time_event___time_event___event__event___destroy(test_t *_dev, event _event, void  *data)
{
    _event.trait = &((struct _simple_time_event *) DOWNCAST(_event, simple_time_event, _time_event._event.event).trait)->_simple_event._event.event;
    _DML_TM__simple_event___destroy(_dev, _event, data);
}
static attr_value_t 
__adj_simple_time_event___time_event___event__event___get_event_info(test_t *_dev, event _event, void  *data)
{
    _event.trait = &((struct _simple_time_event *) DOWNCAST(_event, simple_time_event, _time_event._event.event).trait)->_simple_event._event.event;
    return _DML_TM__simple_event___get_event_info(_dev, _event, data);
}
static void  *
__adj_simple_time_event___time_event___event__event___set_event_info(test_t *_dev, event _event, attr_value_t info)
{
    _event.trait = &((struct _simple_time_event *) DOWNCAST(_event, simple_time_event, _time_event._event.event).trait)->_simple_event._event.event;
    return _DML_TM__simple_event___set_event_info(_dev, _event, info);
}
static void __attribute__((optimize("O0")))
_tinit_simple_time_event(struct _simple_time_event *_ret, event_class_t *const **_simple_time_event__pevclass, void  (*_simple_time_event_event)(test_t *arg0, _simple_event arg1), char const **_simple_time_event_name, char const **_simple_time_event_shown_desc)
{
    _tinit__simple_event(&_ret->_simple_event, _simple_time_event__pevclass, _simple_time_event_event, _simple_time_event_name, _simple_time_event_shown_desc);
    _tinit__time_event(&_ret->_time_event, __adj_simple_time_event___time_event___event__event___callback, __adj_simple_time_event___time_event___event__event___describe_event, __adj_simple_time_event___time_event___event__event___destroy, __adj_simple_time_event___time_event___event__event___get_event_info, _simple_time_event__pevclass, __adj_simple_time_event___time_event___event__event___set_event_info, _simple_time_event_name, _simple_time_event_shown_desc);
}
static void __attribute__((optimize("O0")))
_tinit_function_mapped_bank(struct _function_mapped_bank *_ret, uint32 _function_mapped_bank__after_read_callbacks, uint32 _function_mapped_bank__after_write_callbacks, uint32 _function_mapped_bank__before_read_callbacks, uint32 _function_mapped_bank__before_write_callbacks, uint32 _function_mapped_bank__cached_bank_obj, uint32 _function_mapped_bank__connections, _each_in_param_t _function_mapped_bank__each_register, bool (*_function_mapped_bank__get_register)(test_t *arg0, bank arg1, uint32 arg2, _register *arg3), bool *_function_mapped_bank__le_byte_order, struct _memo_bank___reginfo_table *_function_mapped_bank__memo_outs__reginfo_table, struct _memo_bank___sorted_regs *_function_mapped_bank__memo_outs__sorted_regs, bool *_function_mapped_bank_be_bitorder, int *_function_mapped_bank_function, bool (*_function_mapped_bank_get)(test_t *arg0, bank arg1, uint64 arg2, uint64 arg3, uint64 *arg4), bool (*_function_mapped_bank_io_memory_access)(test_t *arg0, bank arg1, generic_transaction_t *arg2, uint64 arg3, void  *arg4), char const **_function_mapped_bank_name, bool *_function_mapped_bank_overlapping, bool *_function_mapped_bank_partial, bool (*_function_mapped_bank_read)(test_t *arg0, bank arg1, uint64 arg2, uint64 arg3, void  *arg4, uint64 *arg5), void  (*_function_mapped_bank_set)(test_t *arg0, bank arg1, uint64 arg2, uint64 arg3, uint64 arg4), char const **_function_mapped_bank_shown_desc, exception_type_t (*_function_mapped_bank_transaction_access)(test_t *arg0, bank arg1, transaction_t *arg2, uint64 arg3, void  *arg4), bool (*_function_mapped_bank_unmapped_get)(test_t *arg0, bank arg1, uint64 arg2, uint64 arg3, uint64 *arg4), bool (*_function_mapped_bank_unmapped_read)(test_t *arg0, bank arg1, uint64 arg2, uint64 arg3, void  *arg4, uint64 *arg5), bool (*_function_mapped_bank_unmapped_write)(test_t *arg0, bank arg1, uint64 arg2, uint64 arg3, uint64 arg4, void  *arg5), bool *_function_mapped_bank_use_io_memory, bool (*_function_mapped_bank_write)(test_t *arg0, bank arg1, uint64 arg2, uint64 arg3, uint64 arg4, void  *arg5))
{
    *_ret = (struct _function_mapped_bank){
        .function = _function_mapped_bank_function,
        };
    _tinit_bank(&_ret->bank, _function_mapped_bank__after_read_callbacks, _function_mapped_bank__after_write_callbacks, _function_mapped_bank__before_read_callbacks, _function_mapped_bank__before_write_callbacks, _function_mapped_bank__cached_bank_obj, _function_mapped_bank__connections, _function_mapped_bank__each_register, _function_mapped_bank__get_register, _function_mapped_bank__le_byte_order, _function_mapped_bank__memo_outs__reginfo_table, _function_mapped_bank__memo_outs__sorted_regs, _function_mapped_bank_be_bitorder, _function_mapped_bank_get, _function_mapped_bank_io_memory_access, _function_mapped_bank_name, _function_mapped_bank_overlapping, _function_mapped_bank_partial, _function_mapped_bank_read, _function_mapped_bank_set, _function_mapped_bank_shown_desc, _function_mapped_bank_transaction_access, _function_mapped_bank_unmapped_get, _function_mapped_bank_unmapped_read, _function_mapped_bank_unmapped_write, _function_mapped_bank_use_io_memory, _function_mapped_bank_write);
}
static void __attribute__((optimize("O0")))
_tinit_miss_pattern_bank(struct _miss_pattern_bank *_ret, uint32 _miss_pattern_bank__after_read_callbacks, uint32 _miss_pattern_bank__after_write_callbacks, uint32 _miss_pattern_bank__before_read_callbacks, uint32 _miss_pattern_bank__before_write_callbacks, uint32 _miss_pattern_bank__cached_bank_obj, uint32 _miss_pattern_bank__connections, _each_in_param_t _miss_pattern_bank__each_register, bool (*_miss_pattern_bank__get_register)(test_t *arg0, bank arg1, uint32 arg2, _register *arg3), bool *_miss_pattern_bank__le_byte_order, struct _memo_bank___reginfo_table *_miss_pattern_bank__memo_outs__reginfo_table, struct _memo_bank___sorted_regs *_miss_pattern_bank__memo_outs__sorted_regs, bool *_miss_pattern_bank_be_bitorder, bool (*_miss_pattern_bank_get)(test_t *arg0, bank arg1, uint64 arg2, uint64 arg3, uint64 *arg4), bool (*_miss_pattern_bank_io_memory_access)(test_t *arg0, bank arg1, generic_transaction_t *arg2, uint64 arg3, void  *arg4), uint8 *_miss_pattern_bank_miss_pattern, char const **_miss_pattern_bank_name, bool *_miss_pattern_bank_overlapping, bool *_miss_pattern_bank_partial, bool (*_miss_pattern_bank_read)(test_t *arg0, bank arg1, uint64 arg2, uint64 arg3, void  *arg4, uint64 *arg5), void  (*_miss_pattern_bank_set)(test_t *arg0, bank arg1, uint64 arg2, uint64 arg3, uint64 arg4), char const **_miss_pattern_bank_shown_desc, exception_type_t (*_miss_pattern_bank_transaction_access)(test_t *arg0, bank arg1, transaction_t *arg2, uint64 arg3, void  *arg4), bool (*_miss_pattern_bank_unmapped_get)(test_t *arg0, bank arg1, uint64 arg2, uint64 arg3, uint64 *arg4), bool (*_miss_pattern_bank_unmapped_read)(test_t *arg0, bank arg1, uint64 arg2, uint64 arg3, void  *arg4, uint64 *arg5), bool (*_miss_pattern_bank_unmapped_write)(test_t *arg0, bank arg1, uint64 arg2, uint64 arg3, uint64 arg4, void  *arg5), bool *_miss_pattern_bank_use_io_memory, bool (*_miss_pattern_bank_write)(test_t *arg0, bank arg1, uint64 arg2, uint64 arg3, uint64 arg4, void  *arg5))
{
    *_ret = (struct _miss_pattern_bank){
        .miss_pattern = _miss_pattern_bank_miss_pattern,
        };
    _tinit_bank(&_ret->bank, _miss_pattern_bank__after_read_callbacks, _miss_pattern_bank__after_write_callbacks, _miss_pattern_bank__before_read_callbacks, _miss_pattern_bank__before_write_callbacks, _miss_pattern_bank__cached_bank_obj, _miss_pattern_bank__connections, _miss_pattern_bank__each_register, _miss_pattern_bank__get_register, _miss_pattern_bank__le_byte_order, _miss_pattern_bank__memo_outs__reginfo_table, _miss_pattern_bank__memo_outs__sorted_regs, _miss_pattern_bank_be_bitorder, _miss_pattern_bank_get, _miss_pattern_bank_io_memory_access, _miss_pattern_bank_name, _miss_pattern_bank_overlapping, _miss_pattern_bank_partial, _miss_pattern_bank_read, _miss_pattern_bank_set, _miss_pattern_bank_shown_desc, _miss_pattern_bank_transaction_access, _miss_pattern_bank_unmapped_get == NULL ? _DML_TM_miss_pattern_bank__unmapped_get : _miss_pattern_bank_unmapped_get, _miss_pattern_bank_unmapped_read == NULL ? _DML_TM_miss_pattern_bank__unmapped_read : _miss_pattern_bank_unmapped_read, _miss_pattern_bank_unmapped_write == NULL ? _DML_TM_miss_pattern_bank__unmapped_write : _miss_pattern_bank_unmapped_write, _miss_pattern_bank_use_io_memory, _miss_pattern_bank_write);
}
static bool 
__adj___implicit_function_mapped_bank__miss_pattern_bank__function_mapped_bank__bank__unmapped_get(test_t *_dev, bank _bank, uint64 offset, uint64 bits, uint64 *_out0)
{
    _bank.trait = &((struct ___implicit_function_mapped_bank__miss_pattern_bank *) DOWNCAST(_bank, __implicit_function_mapped_bank__miss_pattern_bank, function_mapped_bank.bank).trait)->miss_pattern_bank.bank;
    return _DML_TM_miss_pattern_bank__unmapped_get(_dev, _bank, offset, bits, _out0);
}
static bool 
__adj___implicit_function_mapped_bank__miss_pattern_bank__function_mapped_bank__bank__unmapped_read(test_t *_dev, bank _bank, uint64 offset, uint64 bits, void  *aux, uint64 *_out0)
{
    _bank.trait = &((struct ___implicit_function_mapped_bank__miss_pattern_bank *) DOWNCAST(_bank, __implicit_function_mapped_bank__miss_pattern_bank, function_mapped_bank.bank).trait)->miss_pattern_bank.bank;
    return _DML_TM_miss_pattern_bank__unmapped_read(_dev, _bank, offset, bits, aux, _out0);
}
static bool 
__adj___implicit_function_mapped_bank__miss_pattern_bank__function_mapped_bank__bank__unmapped_write(test_t *_dev, bank _bank, uint64 offset, uint64 value, uint64 bits, void  *aux)
{
    _bank.trait = &((struct ___implicit_function_mapped_bank__miss_pattern_bank *) DOWNCAST(_bank, __implicit_function_mapped_bank__miss_pattern_bank, function_mapped_bank.bank).trait)->miss_pattern_bank.bank;
    return _DML_TM_miss_pattern_bank__unmapped_write(_dev, _bank, offset, value, bits, aux);
}
static bool 
__adj___implicit_function_mapped_bank__miss_pattern_bank__miss_pattern_bank__bank___get_register(test_t *_dev, bank _bank, uint32 reg, _register *_out0)
{
    _bank.trait = &((struct ___implicit_function_mapped_bank__miss_pattern_bank *) DOWNCAST(_bank, __implicit_function_mapped_bank__miss_pattern_bank, miss_pattern_bank.bank).trait)->function_mapped_bank.bank;
    return ((struct _bank *) _bank.trait)->_get_register(_dev, _bank, reg, _out0);
}
static bool 
__adj___implicit_function_mapped_bank__miss_pattern_bank__miss_pattern_bank__bank__get(test_t *_dev, bank _bank, uint64 offset, uint64 size, uint64 *_out0)
{
    _bank.trait = &((struct ___implicit_function_mapped_bank__miss_pattern_bank *) DOWNCAST(_bank, __implicit_function_mapped_bank__miss_pattern_bank, miss_pattern_bank.bank).trait)->function_mapped_bank.bank;
    return ((struct _bank *) _bank.trait)->get(_dev, _bank, offset, size, _out0);
}
static bool 
__adj___implicit_function_mapped_bank__miss_pattern_bank__miss_pattern_bank__bank__io_memory_access(test_t *_dev, bank _bank, generic_transaction_t *memop, uint64 offset, void  *aux)
{
    _bank.trait = &((struct ___implicit_function_mapped_bank__miss_pattern_bank *) DOWNCAST(_bank, __implicit_function_mapped_bank__miss_pattern_bank, miss_pattern_bank.bank).trait)->function_mapped_bank.bank;
    return ((struct _bank *) _bank.trait)->io_memory_access(_dev, _bank, memop, offset, aux);
}
static bool 
__adj___implicit_function_mapped_bank__miss_pattern_bank__miss_pattern_bank__bank__read(test_t *_dev, bank _bank, uint64 offset, uint64 enabled_bytes, void  *aux, uint64 *_out0)
{
    _bank.trait = &((struct ___implicit_function_mapped_bank__miss_pattern_bank *) DOWNCAST(_bank, __implicit_function_mapped_bank__miss_pattern_bank, miss_pattern_bank.bank).trait)->function_mapped_bank.bank;
    return ((struct _bank *) _bank.trait)->read(_dev, _bank, offset, enabled_bytes, aux, _out0);
}
static void  
__adj___implicit_function_mapped_bank__miss_pattern_bank__miss_pattern_bank__bank__set(test_t *_dev, bank _bank, uint64 offset, uint64 size, uint64 value)
{
    _bank.trait = &((struct ___implicit_function_mapped_bank__miss_pattern_bank *) DOWNCAST(_bank, __implicit_function_mapped_bank__miss_pattern_bank, miss_pattern_bank.bank).trait)->function_mapped_bank.bank;
    ((struct _bank *) _bank.trait)->set(_dev, _bank, offset, size, value);
}
static exception_type_t 
__adj___implicit_function_mapped_bank__miss_pattern_bank__miss_pattern_bank__bank__transaction_access(test_t *_dev, bank _bank, transaction_t *t, uint64 offset, void  *aux)
{
    _bank.trait = &((struct ___implicit_function_mapped_bank__miss_pattern_bank *) DOWNCAST(_bank, __implicit_function_mapped_bank__miss_pattern_bank, miss_pattern_bank.bank).trait)->function_mapped_bank.bank;
    return ((struct _bank *) _bank.trait)->transaction_access(_dev, _bank, t, offset, aux);
}
static bool 
__adj___implicit_function_mapped_bank__miss_pattern_bank__miss_pattern_bank__bank__unmapped_get(test_t *_dev, bank _bank, uint64 offset, uint64 bits, uint64 *_out0)
{
    _bank.trait = &((struct ___implicit_function_mapped_bank__miss_pattern_bank *) DOWNCAST(_bank, __implicit_function_mapped_bank__miss_pattern_bank, miss_pattern_bank.bank).trait)->function_mapped_bank.bank;
    return ((struct _bank *) _bank.trait)->unmapped_get(_dev, _bank, offset, bits, _out0);
}
static bool 
__adj___implicit_function_mapped_bank__miss_pattern_bank__miss_pattern_bank__bank__unmapped_read(test_t *_dev, bank _bank, uint64 offset, uint64 bits, void  *aux, uint64 *_out0)
{
    _bank.trait = &((struct ___implicit_function_mapped_bank__miss_pattern_bank *) DOWNCAST(_bank, __implicit_function_mapped_bank__miss_pattern_bank, miss_pattern_bank.bank).trait)->function_mapped_bank.bank;
    return ((struct _bank *) _bank.trait)->unmapped_read(_dev, _bank, offset, bits, aux, _out0);
}
static bool 
__adj___implicit_function_mapped_bank__miss_pattern_bank__miss_pattern_bank__bank__unmapped_write(test_t *_dev, bank _bank, uint64 offset, uint64 value, uint64 bits, void  *aux)
{
    _bank.trait = &((struct ___implicit_function_mapped_bank__miss_pattern_bank *) DOWNCAST(_bank, __implicit_function_mapped_bank__miss_pattern_bank, miss_pattern_bank.bank).trait)->function_mapped_bank.bank;
    return ((struct _bank *) _bank.trait)->unmapped_write(_dev, _bank, offset, value, bits, aux);
}
static bool 
__adj___implicit_function_mapped_bank__miss_pattern_bank__miss_pattern_bank__bank__write(test_t *_dev, bank _bank, uint64 offset, uint64 value, uint64 enabled_bytes, void  *aux)
{
    _bank.trait = &((struct ___implicit_function_mapped_bank__miss_pattern_bank *) DOWNCAST(_bank, __implicit_function_mapped_bank__miss_pattern_bank, miss_pattern_bank.bank).trait)->function_mapped_bank.bank;
    return ((struct _bank *) _bank.trait)->write(_dev, _bank, offset, value, enabled_bytes, aux);
}
static void __attribute__((optimize("O0")))
_tinit___implicit_function_mapped_bank__miss_pattern_bank(struct ___implicit_function_mapped_bank__miss_pattern_bank *_ret, uint32 ___implicit_function_mapped_bank__miss_pattern_bank__after_read_callbacks, uint32 ___implicit_function_mapped_bank__miss_pattern_bank__after_write_callbacks, uint32 ___implicit_function_mapped_bank__miss_pattern_bank__before_read_callbacks, uint32 ___implicit_function_mapped_bank__miss_pattern_bank__before_write_callbacks, uint32 ___implicit_function_mapped_bank__miss_pattern_bank__cached_bank_obj, uint32 ___implicit_function_mapped_bank__miss_pattern_bank__connections, _each_in_param_t ___implicit_function_mapped_bank__miss_pattern_bank__each_register, bool (*___implicit_function_mapped_bank__miss_pattern_bank__get_register)(test_t *arg0, bank arg1, uint32 arg2, _register *arg3), bool *___implicit_function_mapped_bank__miss_pattern_bank__le_byte_order, struct _memo_bank___reginfo_table *___implicit_function_mapped_bank__miss_pattern_bank__memo_outs__reginfo_table, struct _memo_bank___sorted_regs *___implicit_function_mapped_bank__miss_pattern_bank__memo_outs__sorted_regs, bool *___implicit_function_mapped_bank__miss_pattern_bank_be_bitorder, int *___implicit_function_mapped_bank__miss_pattern_bank_function, bool (*___implicit_function_mapped_bank__miss_pattern_bank_get)(test_t *arg0, bank arg1, uint64 arg2, uint64 arg3, uint64 *arg4), bool (*___implicit_function_mapped_bank__miss_pattern_bank_io_memory_access)(test_t *arg0, bank arg1, generic_transaction_t *arg2, uint64 arg3, void  *arg4), uint8 *___implicit_function_mapped_bank__miss_pattern_bank_miss_pattern, char const **___implicit_function_mapped_bank__miss_pattern_bank_name, bool *___implicit_function_mapped_bank__miss_pattern_bank_overlapping, bool *___implicit_function_mapped_bank__miss_pattern_bank_partial, bool (*___implicit_function_mapped_bank__miss_pattern_bank_read)(test_t *arg0, bank arg1, uint64 arg2, uint64 arg3, void  *arg4, uint64 *arg5), void  (*___implicit_function_mapped_bank__miss_pattern_bank_set)(test_t *arg0, bank arg1, uint64 arg2, uint64 arg3, uint64 arg4), char const **___implicit_function_mapped_bank__miss_pattern_bank_shown_desc, exception_type_t (*___implicit_function_mapped_bank__miss_pattern_bank_transaction_access)(test_t *arg0, bank arg1, transaction_t *arg2, uint64 arg3, void  *arg4), bool (*___implicit_function_mapped_bank__miss_pattern_bank_unmapped_get)(test_t *arg0, bank arg1, uint64 arg2, uint64 arg3, uint64 *arg4), bool (*___implicit_function_mapped_bank__miss_pattern_bank_unmapped_read)(test_t *arg0, bank arg1, uint64 arg2, uint64 arg3, void  *arg4, uint64 *arg5), bool (*___implicit_function_mapped_bank__miss_pattern_bank_unmapped_write)(test_t *arg0, bank arg1, uint64 arg2, uint64 arg3, uint64 arg4, void  *arg5), bool *___implicit_function_mapped_bank__miss_pattern_bank_use_io_memory, bool (*___implicit_function_mapped_bank__miss_pattern_bank_write)(test_t *arg0, bank arg1, uint64 arg2, uint64 arg3, uint64 arg4, void  *arg5))
{
    _tinit_function_mapped_bank(&_ret->function_mapped_bank, ___implicit_function_mapped_bank__miss_pattern_bank__after_read_callbacks, ___implicit_function_mapped_bank__miss_pattern_bank__after_write_callbacks, ___implicit_function_mapped_bank__miss_pattern_bank__before_read_callbacks, ___implicit_function_mapped_bank__miss_pattern_bank__before_write_callbacks, ___implicit_function_mapped_bank__miss_pattern_bank__cached_bank_obj, ___implicit_function_mapped_bank__miss_pattern_bank__connections, ___implicit_function_mapped_bank__miss_pattern_bank__each_register, ___implicit_function_mapped_bank__miss_pattern_bank__get_register, ___implicit_function_mapped_bank__miss_pattern_bank__le_byte_order, ___implicit_function_mapped_bank__miss_pattern_bank__memo_outs__reginfo_table, ___implicit_function_mapped_bank__miss_pattern_bank__memo_outs__sorted_regs, ___implicit_function_mapped_bank__miss_pattern_bank_be_bitorder, ___implicit_function_mapped_bank__miss_pattern_bank_function, ___implicit_function_mapped_bank__miss_pattern_bank_get, ___implicit_function_mapped_bank__miss_pattern_bank_io_memory_access, ___implicit_function_mapped_bank__miss_pattern_bank_name, ___implicit_function_mapped_bank__miss_pattern_bank_overlapping, ___implicit_function_mapped_bank__miss_pattern_bank_partial, ___implicit_function_mapped_bank__miss_pattern_bank_read, ___implicit_function_mapped_bank__miss_pattern_bank_set, ___implicit_function_mapped_bank__miss_pattern_bank_shown_desc, ___implicit_function_mapped_bank__miss_pattern_bank_transaction_access, ___implicit_function_mapped_bank__miss_pattern_bank_unmapped_get == NULL ? __adj___implicit_function_mapped_bank__miss_pattern_bank__function_mapped_bank__bank__unmapped_get : ___implicit_function_mapped_bank__miss_pattern_bank_unmapped_get, ___implicit_function_mapped_bank__miss_pattern_bank_unmapped_read == NULL ? __adj___implicit_function_mapped_bank__miss_pattern_bank__function_mapped_bank__bank__unmapped_read : ___implicit_function_mapped_bank__miss_pattern_bank_unmapped_read, ___implicit_function_mapped_bank__miss_pattern_bank_unmapped_write == NULL ? __adj___implicit_function_mapped_bank__miss_pattern_bank__function_mapped_bank__bank__unmapped_write : ___implicit_function_mapped_bank__miss_pattern_bank_unmapped_write, ___implicit_function_mapped_bank__miss_pattern_bank_use_io_memory, ___implicit_function_mapped_bank__miss_pattern_bank_write);
    _tinit_miss_pattern_bank(&_ret->miss_pattern_bank, ___implicit_function_mapped_bank__miss_pattern_bank__after_read_callbacks, ___implicit_function_mapped_bank__miss_pattern_bank__after_write_callbacks, ___implicit_function_mapped_bank__miss_pattern_bank__before_read_callbacks, ___implicit_function_mapped_bank__miss_pattern_bank__before_write_callbacks, ___implicit_function_mapped_bank__miss_pattern_bank__cached_bank_obj, ___implicit_function_mapped_bank__miss_pattern_bank__connections, ___implicit_function_mapped_bank__miss_pattern_bank__each_register, ___implicit_function_mapped_bank__miss_pattern_bank__get_register == NULL ? NULL : __adj___implicit_function_mapped_bank__miss_pattern_bank__miss_pattern_bank__bank___get_register, ___implicit_function_mapped_bank__miss_pattern_bank__le_byte_order, ___implicit_function_mapped_bank__miss_pattern_bank__memo_outs__reginfo_table, ___implicit_function_mapped_bank__miss_pattern_bank__memo_outs__sorted_regs, ___implicit_function_mapped_bank__miss_pattern_bank_be_bitorder, ___implicit_function_mapped_bank__miss_pattern_bank_get == NULL ? NULL : __adj___implicit_function_mapped_bank__miss_pattern_bank__miss_pattern_bank__bank__get, ___implicit_function_mapped_bank__miss_pattern_bank_io_memory_access == NULL ? NULL : __adj___implicit_function_mapped_bank__miss_pattern_bank__miss_pattern_bank__bank__io_memory_access, ___implicit_function_mapped_bank__miss_pattern_bank_miss_pattern, ___implicit_function_mapped_bank__miss_pattern_bank_name, ___implicit_function_mapped_bank__miss_pattern_bank_overlapping, ___implicit_function_mapped_bank__miss_pattern_bank_partial, ___implicit_function_mapped_bank__miss_pattern_bank_read == NULL ? NULL : __adj___implicit_function_mapped_bank__miss_pattern_bank__miss_pattern_bank__bank__read, ___implicit_function_mapped_bank__miss_pattern_bank_set == NULL ? NULL : __adj___implicit_function_mapped_bank__miss_pattern_bank__miss_pattern_bank__bank__set, ___implicit_function_mapped_bank__miss_pattern_bank_shown_desc, ___implicit_function_mapped_bank__miss_pattern_bank_transaction_access == NULL ? NULL : __adj___implicit_function_mapped_bank__miss_pattern_bank__miss_pattern_bank__bank__transaction_access, ___implicit_function_mapped_bank__miss_pattern_bank_unmapped_get == NULL ? NULL : __adj___implicit_function_mapped_bank__miss_pattern_bank__miss_pattern_bank__bank__unmapped_get, ___implicit_function_mapped_bank__miss_pattern_bank_unmapped_read == NULL ? NULL : __adj___implicit_function_mapped_bank__miss_pattern_bank__miss_pattern_bank__bank__unmapped_read, ___implicit_function_mapped_bank__miss_pattern_bank_unmapped_write == NULL ? NULL : __adj___implicit_function_mapped_bank__miss_pattern_bank__miss_pattern_bank__bank__unmapped_write, ___implicit_function_mapped_bank__miss_pattern_bank_use_io_memory, ___implicit_function_mapped_bank__miss_pattern_bank_write == NULL ? NULL : __adj___implicit_function_mapped_bank__miss_pattern_bank__miss_pattern_bank__bank__write);
}
static void  
__adj_custom_time_event___time_event___event__event___callback(test_t *_dev, event _event, void  *user)
{
    _event.trait = &((struct _custom_time_event *) DOWNCAST(_event, custom_time_event, _time_event._event.event).trait)->_custom_event._event.event;
    _DML_TM__custom_event___callback(_dev, _event, user);
}
static char *
__adj_custom_time_event___time_event___event__event___describe_event(test_t *_dev, event _event, void  *data)
{
    _event.trait = &((struct _custom_time_event *) DOWNCAST(_event, custom_time_event, _time_event._event.event).trait)->_custom_event._event.event;
    return _DML_TM__custom_event___describe_event(_dev, _event, data);
}
static void  
__adj_custom_time_event___time_event___event__event___destroy(test_t *_dev, event _event, void  *data)
{
    _event.trait = &((struct _custom_time_event *) DOWNCAST(_event, custom_time_event, _time_event._event.event).trait)->_custom_event._event.event;
    _DML_TM__custom_event___destroy(_dev, _event, data);
}
static attr_value_t 
__adj_custom_time_event___time_event___event__event___get_event_info(test_t *_dev, event _event, void  *data)
{
    _event.trait = &((struct _custom_time_event *) DOWNCAST(_event, custom_time_event, _time_event._event.event).trait)->_custom_event._event.event;
    return _DML_TM__custom_event___get_event_info(_dev, _event, data);
}
static void  *
__adj_custom_time_event___time_event___event__event___set_event_info(test_t *_dev, event _event, attr_value_t info)
{
    _event.trait = &((struct _custom_time_event *) DOWNCAST(_event, custom_time_event, _time_event._event.event).trait)->_custom_event._event.event;
    return _DML_TM__custom_event___set_event_info(_dev, _event, info);
}
static void __attribute__((optimize("O0")))
_tinit_custom_time_event(struct _custom_time_event *_ret, event_class_t *const **_custom_time_event__pevclass, void  (*_custom_time_event_destroy)(test_t *arg0, _custom_event arg1, void  *arg2), void  (*_custom_time_event_event)(test_t *arg0, _custom_event arg1, void  *arg2), attr_value_t (*_custom_time_event_get_event_info)(test_t *arg0, _custom_event arg1, void  *arg2), char const **_custom_time_event_name, void  *(*_custom_time_event_set_event_info)(test_t *arg0, _custom_event arg1, attr_value_t arg2), char const **_custom_time_event_shown_desc)
{
    _tinit__custom_event(&_ret->_custom_event, _custom_time_event__pevclass, _custom_time_event_destroy, _custom_time_event_event, _custom_time_event_get_event_info, _custom_time_event_name, _custom_time_event_set_event_info, _custom_time_event_shown_desc);
    _tinit__time_event(&_ret->_time_event, __adj_custom_time_event___time_event___event__event___callback, __adj_custom_time_event___time_event___event__event___describe_event, __adj_custom_time_event___time_event___event__event___destroy, __adj_custom_time_event___time_event___event__event___get_event_info, _custom_time_event__pevclass, __adj_custom_time_event___time_event___event__event___set_event_info, _custom_time_event_name, _custom_time_event_shown_desc);
}
static void __attribute__((optimize("O0")))
_tinit_bank_transaction(struct _bank_transaction *_ret, char const **_bank_transaction_name)
{
    _tinit_implement(&_ret->implement, _bank_transaction_name);
}
static void __attribute__((optimize("O0")))
_tinit_transaction_access_bank(struct _transaction_access_bank *_ret, uint32 _transaction_access_bank__after_read_callbacks, uint32 _transaction_access_bank__after_write_callbacks, uint32 _transaction_access_bank__before_read_callbacks, uint32 _transaction_access_bank__before_write_callbacks, uint32 _transaction_access_bank__cached_bank_obj, uint32 _transaction_access_bank__connections, _each_in_param_t _transaction_access_bank__each_register, bool (*_transaction_access_bank__get_register)(test_t *arg0, bank arg1, uint32 arg2, _register *arg3), bool *_transaction_access_bank__le_byte_order, struct _memo_bank___reginfo_table *_transaction_access_bank__memo_outs__reginfo_table, struct _memo_bank___sorted_regs *_transaction_access_bank__memo_outs__sorted_regs, bool *_transaction_access_bank_be_bitorder, bool (*_transaction_access_bank_get)(test_t *arg0, bank arg1, uint64 arg2, uint64 arg3, uint64 *arg4), bool (*_transaction_access_bank_io_memory_access)(test_t *arg0, bank arg1, generic_transaction_t *arg2, uint64 arg3, void  *arg4), char const **_transaction_access_bank_name, bool *_transaction_access_bank_overlapping, bool *_transaction_access_bank_partial, bool (*_transaction_access_bank_read)(test_t *arg0, bank arg1, uint64 arg2, uint64 arg3, void  *arg4, uint64 *arg5), void  (*_transaction_access_bank_set)(test_t *arg0, bank arg1, uint64 arg2, uint64 arg3, uint64 arg4), char const **_transaction_access_bank_shown_desc, exception_type_t (*_transaction_access_bank_transaction_access)(test_t *arg0, bank arg1, transaction_t *arg2, uint64 arg3, void  *arg4), bool (*_transaction_access_bank_unmapped_get)(test_t *arg0, bank arg1, uint64 arg2, uint64 arg3, uint64 *arg4), bool (*_transaction_access_bank_unmapped_read)(test_t *arg0, bank arg1, uint64 arg2, uint64 arg3, void  *arg4, uint64 *arg5), bool (*_transaction_access_bank_unmapped_write)(test_t *arg0, bank arg1, uint64 arg2, uint64 arg3, uint64 arg4, void  *arg5), bool *_transaction_access_bank_use_io_memory, bool (*_transaction_access_bank_write)(test_t *arg0, bank arg1, uint64 arg2, uint64 arg3, uint64 arg4, void  *arg5))
{
    _tinit_bank(&_ret->bank, _transaction_access_bank__after_read_callbacks, _transaction_access_bank__after_write_callbacks, _transaction_access_bank__before_read_callbacks, _transaction_access_bank__before_write_callbacks, _transaction_access_bank__cached_bank_obj, _transaction_access_bank__connections, _transaction_access_bank__each_register, _transaction_access_bank__get_register, _transaction_access_bank__le_byte_order, _transaction_access_bank__memo_outs__reginfo_table, _transaction_access_bank__memo_outs__sorted_regs, _transaction_access_bank_be_bitorder, _transaction_access_bank_get, _transaction_access_bank_io_memory_access, _transaction_access_bank_name, _transaction_access_bank_overlapping, _transaction_access_bank_partial, _transaction_access_bank_read, _transaction_access_bank_set, _transaction_access_bank_shown_desc, _transaction_access_bank_transaction_access, _transaction_access_bank_unmapped_get, _transaction_access_bank_unmapped_read, _transaction_access_bank_unmapped_write, _transaction_access_bank_use_io_memory, _transaction_access_bank_write);
}
static void __attribute__((optimize("O0")))
_tinit_uint64_attr(struct _uint64_attr *_ret, bool *_uint64_attr__attr_allow_cutoff, char const **_uint64_attr__attr_name, char const **_uint64_attr__attr_type, char const **_uint64_attr__documentation, _each_in_param_t _uint64_attr__each_init, attr_attr_t *_uint64_attr__flags, uint32 *_uint64_attr__object_relative_dims, conf_class_t ***_uint64_attr__parent_obj_class, _dml_attr_parent_obj_proxy_info_t *_uint64_attr__parent_obj_proxy_info, bool *_uint64_attr__should_be_registered, attr_value_t (*_uint64_attr_get)(test_t *arg0, attribute arg1), void  (*_uint64_attr_init)(test_t *arg0, init arg1), uint64 *_uint64_attr_init_val, char const **_uint64_attr_name, bool *_uint64_attr_readable, bool (*_uint64_attr_set)(test_t *arg0, attribute arg1, attr_value_t arg2), set_error_t (*_uint64_attr_set_attribute)(test_t *arg0, _conf_attribute arg1, attr_value_t arg2), uint32 _uint64_attr_val, bool *_uint64_attr_writable)
{
    *_ret = (struct _uint64_attr){
        .init_val = _uint64_attr_init_val,
        .val = _uint64_attr_val,
        };
    _tinit_attribute(&_ret->attribute, _uint64_attr__attr_allow_cutoff, _uint64_attr__attr_name, _uint64_attr__attr_type, _uint64_attr__documentation, _uint64_attr__flags, _uint64_attr__object_relative_dims, _uint64_attr__parent_obj_class, _uint64_attr__parent_obj_proxy_info, _uint64_attr__should_be_registered, _uint64_attr_get == NULL ? _DML_TM_uint64_attr__get : _uint64_attr_get, _uint64_attr_name, _uint64_attr_readable, _uint64_attr_set == NULL ? _DML_TM_uint64_attr__set : _uint64_attr_set, _uint64_attr_set_attribute, _uint64_attr_writable);
    _tinit_init(&_ret->init, _uint64_attr__each_init, _uint64_attr_init == NULL ? _DML_TM_uint64_attr__init : _uint64_attr_init);
}
static void __attribute__((optimize("O0")))
_tinit__uint64_event(struct __uint64_event *_ret, event_class_t *const **__uint64_event__pevclass, void  (*__uint64_event_event)(test_t *arg0, _uint64_event arg1, uint64 arg2), char const **__uint64_event_name, char const **__uint64_event_shown_desc)
{
    *_ret = (struct __uint64_event){
        .event = __uint64_event_event,
        };
    _tinit__event(&_ret->_event, _DML_TM__uint64_event___callback, _DML_TM__uint64_event___describe_event, _DML_TM__uint64_event___destroy, _DML_TM__uint64_event___get_event_info, __uint64_event__pevclass, _DML_TM__uint64_event___set_event_info, __uint64_event_name, __uint64_event_shown_desc);
}
static void  
__adj_uint64_cycle_event___cycle_event___event__event___callback(test_t *_dev, event _event, void  *user)
{
    _event.trait = &((struct _uint64_cycle_event *) DOWNCAST(_event, uint64_cycle_event, _cycle_event._event.event).trait)->_uint64_event._event.event;
    _DML_TM__uint64_event___callback(_dev, _event, user);
}
static char *
__adj_uint64_cycle_event___cycle_event___event__event___describe_event(test_t *_dev, event _event, void  *data)
{
    _event.trait = &((struct _uint64_cycle_event *) DOWNCAST(_event, uint64_cycle_event, _cycle_event._event.event).trait)->_uint64_event._event.event;
    return _DML_TM__uint64_event___describe_event(_dev, _event, data);
}
static void  
__adj_uint64_cycle_event___cycle_event___event__event___destroy(test_t *_dev, event _event, void  *data)
{
    _event.trait = &((struct _uint64_cycle_event *) DOWNCAST(_event, uint64_cycle_event, _cycle_event._event.event).trait)->_uint64_event._event.event;
    _DML_TM__uint64_event___destroy(_dev, _event, data);
}
static attr_value_t 
__adj_uint64_cycle_event___cycle_event___event__event___get_event_info(test_t *_dev, event _event, void  *data)
{
    _event.trait = &((struct _uint64_cycle_event *) DOWNCAST(_event, uint64_cycle_event, _cycle_event._event.event).trait)->_uint64_event._event.event;
    return _DML_TM__uint64_event___get_event_info(_dev, _event, data);
}
static void  *
__adj_uint64_cycle_event___cycle_event___event__event___set_event_info(test_t *_dev, event _event, attr_value_t info)
{
    _event.trait = &((struct _uint64_cycle_event *) DOWNCAST(_event, uint64_cycle_event, _cycle_event._event.event).trait)->_uint64_event._event.event;
    return _DML_TM__uint64_event___set_event_info(_dev, _event, info);
}
static void __attribute__((optimize("O0")))
_tinit_uint64_cycle_event(struct _uint64_cycle_event *_ret, event_class_t *const **_uint64_cycle_event__pevclass, void  (*_uint64_cycle_event_event)(test_t *arg0, _uint64_event arg1, uint64 arg2), char const **_uint64_cycle_event_name, char const **_uint64_cycle_event_shown_desc)
{
    _tinit__cycle_event(&_ret->_cycle_event, __adj_uint64_cycle_event___cycle_event___event__event___callback, __adj_uint64_cycle_event___cycle_event___event__event___describe_event, __adj_uint64_cycle_event___cycle_event___event__event___destroy, __adj_uint64_cycle_event___cycle_event___event__event___get_event_info, _uint64_cycle_event__pevclass, __adj_uint64_cycle_event___cycle_event___event__event___set_event_info, _uint64_cycle_event_name, _uint64_cycle_event_shown_desc);
    _tinit__uint64_event(&_ret->_uint64_event, _uint64_cycle_event__pevclass, _uint64_cycle_event_event, _uint64_cycle_event_name, _uint64_cycle_event_shown_desc);
}
static void  
__adj_uint64_time_event___time_event___event__event___callback(test_t *_dev, event _event, void  *user)
{
    _event.trait = &((struct _uint64_time_event *) DOWNCAST(_event, uint64_time_event, _time_event._event.event).trait)->_uint64_event._event.event;
    _DML_TM__uint64_event___callback(_dev, _event, user);
}
static char *
__adj_uint64_time_event___time_event___event__event___describe_event(test_t *_dev, event _event, void  *data)
{
    _event.trait = &((struct _uint64_time_event *) DOWNCAST(_event, uint64_time_event, _time_event._event.event).trait)->_uint64_event._event.event;
    return _DML_TM__uint64_event___describe_event(_dev, _event, data);
}
static void  
__adj_uint64_time_event___time_event___event__event___destroy(test_t *_dev, event _event, void  *data)
{
    _event.trait = &((struct _uint64_time_event *) DOWNCAST(_event, uint64_time_event, _time_event._event.event).trait)->_uint64_event._event.event;
    _DML_TM__uint64_event___destroy(_dev, _event, data);
}
static attr_value_t 
__adj_uint64_time_event___time_event___event__event___get_event_info(test_t *_dev, event _event, void  *data)
{
    _event.trait = &((struct _uint64_time_event *) DOWNCAST(_event, uint64_time_event, _time_event._event.event).trait)->_uint64_event._event.event;
    return _DML_TM__uint64_event___get_event_info(_dev, _event, data);
}
static void  *
__adj_uint64_time_event___time_event___event__event___set_event_info(test_t *_dev, event _event, attr_value_t info)
{
    _event.trait = &((struct _uint64_time_event *) DOWNCAST(_event, uint64_time_event, _time_event._event.event).trait)->_uint64_event._event.event;
    return _DML_TM__uint64_event___set_event_info(_dev, _event, info);
}
static void __attribute__((optimize("O0")))
_tinit_uint64_time_event(struct _uint64_time_event *_ret, event_class_t *const **_uint64_time_event__pevclass, void  (*_uint64_time_event_event)(test_t *arg0, _uint64_event arg1, uint64 arg2), char const **_uint64_time_event_name, char const **_uint64_time_event_shown_desc)
{
    _tinit__time_event(&_ret->_time_event, __adj_uint64_time_event___time_event___event__event___callback, __adj_uint64_time_event___time_event___event__event___describe_event, __adj_uint64_time_event___time_event___event__event___destroy, __adj_uint64_time_event___time_event___event__event___get_event_info, _uint64_time_event__pevclass, __adj_uint64_time_event___time_event___event__event___set_event_info, _uint64_time_event_name, _uint64_time_event_shown_desc);
    _tinit__uint64_event(&_ret->_uint64_event, _uint64_time_event__pevclass, _uint64_time_event_event, _uint64_time_event_name, _uint64_time_event_shown_desc);
}
static void __attribute__((optimize("O0")))
_tinit_write_only_attr(struct _write_only_attr *_ret, bool *_write_only_attr__attr_allow_cutoff, char const **_write_only_attr__attr_name, char const **_write_only_attr__attr_type, char const **_write_only_attr__documentation, attr_attr_t *_write_only_attr__flags, uint32 *_write_only_attr__object_relative_dims, conf_class_t ***_write_only_attr__parent_obj_class, _dml_attr_parent_obj_proxy_info_t *_write_only_attr__parent_obj_proxy_info, bool *_write_only_attr__should_be_registered, char const **_write_only_attr_name, bool *_write_only_attr_readable, bool (*_write_only_attr_set)(test_t *arg0, attribute arg1, attr_value_t arg2), set_error_t (*_write_only_attr_set_attribute)(test_t *arg0, _conf_attribute arg1, attr_value_t arg2), bool *_write_only_attr_writable)
{
    _tinit_pseudo_attr(&_ret->pseudo_attr, _write_only_attr__attr_allow_cutoff, _write_only_attr__attr_name, _write_only_attr__attr_type, _write_only_attr__documentation, _write_only_attr__flags, _write_only_attr__object_relative_dims, _write_only_attr__parent_obj_class, _write_only_attr__parent_obj_proxy_info, _write_only_attr__should_be_registered, _DML_TM_write_only_attr__get, _write_only_attr_name, _write_only_attr_readable, _write_only_attr_set, _write_only_attr_set_attribute, _write_only_attr_writable);
}
static void __attribute__((optimize("O0")))
_tinit___implicit_unified_hard_reset__unified_soft_reset(struct ___implicit_unified_hard_reset__unified_soft_reset *_ret, void  (*___implicit_unified_hard_reset__unified_soft_reset__default_hard_reset)(test_t *arg0, _hard_reset arg1), void  (*___implicit_unified_hard_reset__unified_soft_reset__default_soft_reset)(test_t *arg0, _soft_reset arg1), _each_in_param_t ___implicit_unified_hard_reset__unified_soft_reset__each_hard_reset, _each_in_param_t ___implicit_unified_hard_reset__unified_soft_reset__each_soft_reset, void  (*___implicit_unified_hard_reset__unified_soft_reset_hard_reset)(test_t *arg0, _hard_reset arg1), void  (*___implicit_unified_hard_reset__unified_soft_reset_soft_reset)(test_t *arg0, _soft_reset arg1), uint32 ___implicit_unified_hard_reset__unified_soft_reset_state)
{
    _tinit_unified_hard_reset(&_ret->unified_hard_reset, ___implicit_unified_hard_reset__unified_soft_reset__default_hard_reset, ___implicit_unified_hard_reset__unified_soft_reset__each_hard_reset, ___implicit_unified_hard_reset__unified_soft_reset_hard_reset, ___implicit_unified_hard_reset__unified_soft_reset_state);
    _tinit_unified_soft_reset(&_ret->unified_soft_reset, ___implicit_unified_hard_reset__unified_soft_reset__default_soft_reset, ___implicit_unified_hard_reset__unified_soft_reset__each_soft_reset, ___implicit_unified_hard_reset__unified_soft_reset_soft_reset, ___implicit_unified_hard_reset__unified_soft_reset_state);
}
static void __attribute__((optimize("O0")))
_tinit_hreset(struct _hreset *_ret, void  (*_hreset__default_hard_reset)(test_t *arg0, _hard_reset arg1), _each_in_param_t _hreset__each_hard_reset, void  (*_hreset_hard_reset)(test_t *arg0, _hard_reset arg1))
{
    _tinit_hard_reset(&_ret->_hard_reset, _hreset__default_hard_reset, _hreset__each_hard_reset, _hreset_hard_reset);
}
static void __attribute__((optimize("O0")))
_tinit_sreset(struct _sreset *_ret, void  (*_sreset__default_soft_reset)(test_t *arg0, _soft_reset arg1), _each_in_param_t _sreset__each_soft_reset, void  (*_sreset_soft_reset)(test_t *arg0, _soft_reset arg1))
{
    _tinit_soft_reset(&_ret->_soft_reset, _sreset__default_soft_reset, _sreset__each_soft_reset, _sreset_soft_reset);
}
static void  init__trampoline_from_init(test_t *_dev, init _init)
{
    _DML_M_init(_dev);
}
static void  post_init__trampoline_from_post_init(test_t *_dev, post_init _post_init)
{
    _DML_M_post_init(_dev);
}
static void  destroy__trampoline_from_destroy(test_t *_dev, destroy _destroy)
{
    _DML_M_destroy(_dev);
}
static exception_type_t bank_obj_get__transaction_access__trampoline_from_bank(test_t *_dev, bank _bank, transaction_t *t, uint64 offset, void  *aux)
{
    return _DML_M_bank_obj_get__transaction_access(_dev, t, offset, aux);
}
static void  cycle_ev__event__trampoline_from__custom_event(test_t *_dev, _custom_event __custom_event, void  *data)
{
    _DML_M_cycle_ev__event(_dev, data);
}
static attr_value_t cycle_ev__get_event_info__trampoline_from__custom_event(test_t *_dev, _custom_event __custom_event, void  *v)
{
    return _DML_M_cycle_ev__get_event_info(_dev, v);
}
static void  *cycle_ev__set_event_info__trampoline_from__custom_event(test_t *_dev, _custom_event __custom_event, attr_value_t v)
{
    return _DML_M_cycle_ev__set_event_info(_dev, v);
}
static void  cycle_ev__destroy__trampoline_from__custom_event(test_t *_dev, _custom_event __custom_event, void  *data)
{
    _DML_M_cycle_ev__destroy(_dev, data);
}
static exception_type_t field_regs__transaction_access__trampoline_from_bank(test_t *_dev, bank _bank, transaction_t *t, uint64 offset, void  *aux)
{
    return _DML_M_field_regs__transaction_access(_dev, t, offset, aux);
}
static uint64 field_regs__r4__read_field__trampoline_from_read_field(test_t *_dev, read_field _read_field, uint64 enabled_bits, void  *aux)
{
    return _DML_M_field_regs__r4__read_field(_dev, enabled_bits, aux);
}
static uint64 field_regs__r4__f__read__trampoline_from_read(test_t *_dev, __read ___read)
{
    return _DML_M_field_regs__r4__f__read(_dev);
}
static void  field_regs__r4__f__write_field__trampoline_from_write_field(test_t *_dev, write_field _write_field, uint64 value, uint64 enabled_bits, void  *aux)
{
    _DML_M_field_regs__r4__f__write_field(_dev, value, enabled_bits, aux);
}
static void  field_regs__r5__write_field__trampoline_from_write_field(test_t *_dev, write_field _write_field, uint64 value, uint64 enabled_bits, void  *aux)
{
    _DML_M_field_regs__r5__write_field(_dev, value, enabled_bits, aux);
}
static uint64 field_regs__r5__f__read_field__trampoline_from_read_field(test_t *_dev, read_field _read_field, uint64 enabled_bits, void  *aux)
{
    return _DML_M_field_regs__r5__f__read_field(_dev, enabled_bits, aux);
}
static void  field_regs__r5__f__write__trampoline_from_write(test_t *_dev, __write ___write, uint64 value)
{
    _DML_M_field_regs__r5__f__write(_dev, value);
}
static uint64 field_regs__r6__read_register__trampoline_from_read_register(test_t *_dev, read_register _read_register, uint64 enabled_bits, void  *aux)
{
    return _DML_M_field_regs__r6__read_register(_dev, enabled_bits, aux);
}
static void  field_regs__r6__write_register__trampoline_from_write_register(test_t *_dev, write_register _write_register, uint64 value, uint64 enabled_bits, void  *aux)
{
    _DML_M_field_regs__r6__write_register(_dev, value, enabled_bits, aux);
}
static bool io_memory_access_bank__io_memory_access__trampoline_from_bank(test_t *_dev, bank _bank, generic_transaction_t *memop, uint64 offset, void  *aux)
{
    return _DML_M_io_memory_access_bank__io_memory_access(_dev, memop, offset, aux);
}
static exception_type_t io_memory_access_bank__transaction_access__trampoline_from_bank(test_t *_dev, bank _bank, transaction_t *t, uint64 offset, void  *aux)
{
    return _DML_M_io_memory_access_bank__transaction_access(_dev, t, offset, aux);
}
static bool io_memory_access_bank_compat__io_memory_access__trampoline_from_bank(test_t *_dev, bank _bank, generic_transaction_t *memop, uint64 offset, void  *aux)
{
    return _DML_M_io_memory_access_bank_compat__io_memory_access(_dev, memop, offset, aux);
}
static exception_type_t io_memory_access_bank_compat__transaction_access__trampoline_from_bank(test_t *_dev, bank _bank, transaction_t *t, uint64 offset, void  *aux)
{
    return _DML_M_io_memory_access_bank_compat__transaction_access(_dev, t, offset, aux);
}
static exception_type_t len_compat_testbank__transaction_access__trampoline_from_bank(test_t *_dev, bank _bank, transaction_t *t, uint64 offset, void  *aux)
{
    return _DML_M_len_compat_testbank__transaction_access(_dev, t, offset, aux);
}
static exception_type_t overridden_bank__transaction_access__trampoline_from_bank(test_t *_dev, bank _bank, transaction_t *t, uint64 offset, void  *aux)
{
    return _DML_M_overridden_bank__transaction_access(_dev, t, offset, aux);
}
static void  overridden_bank__hard_reset__trampoline_from_hard_reset(test_t *_dev, _hard_reset __hard_reset)
{
    _DML_M_overridden_bank__hard_reset(_dev);
}
static void  overridden_bank__soft_reset__trampoline_from_soft_reset(test_t *_dev, _soft_reset __soft_reset)
{
    _DML_M_overridden_bank__soft_reset(_dev);
}
static attr_value_t pa__get__trampoline_from_attribute(test_t *_dev, attribute _attribute)
{
    return _DML_M_pa__get(_dev);
}
static bool pa__set__trampoline_from_attribute(test_t *_dev, attribute _attribute, attr_value_t val)
{
    return _DML_M_pa__set(_dev, val);
}
static bool regs__read__trampoline_from_bank(test_t *_dev, bank _bank, uint64 offset, uint64 enabled_bytes, void  *aux, uint64 *_out0)
{
    return _DML_M_regs__read(_dev, offset, enabled_bytes, aux, _out0);
}
static exception_type_t regs__transaction_access__trampoline_from_bank(test_t *_dev, bank _bank, transaction_t *t, uint64 offset, void  *aux)
{
    return _DML_M_regs__transaction_access(_dev, t, offset, aux);
}
static uint64 regs__r__read__trampoline_from_read(test_t *_dev, __read ___read)
{
    return _DML_M_regs__r__read(_dev);
}
static void  regs__r__write__trampoline_from_write(test_t *_dev, __write ___write, uint64 value)
{
    _DML_M_regs__r__write(_dev, value);
}
static uint64 regs__r2__get__trampoline_from__get(test_t *_dev, _get __get)
{
    return _DML_M_regs__r2__get(_dev);
}
static void  regs__r2__set__trampoline_from__set(test_t *_dev, _set __set, uint64 val)
{
    _DML_M_regs__r2__set(_dev, val);
}
static uint64 regs__r2__f__get__trampoline_from__get(test_t *_dev, _get __get)
{
    return _DML_M_regs__r2__f__get(_dev);
}
static void  regs__r2__f__set__trampoline_from__set(test_t *_dev, _set __set, uint64 val)
{
    _DML_M_regs__r2__f__set(_dev, val);
}
static void  regs__r3__hard_reset__trampoline_from_hard_reset(test_t *_dev, _hard_reset __hard_reset)
{
    _DML_M_regs__r3__hard_reset(_dev);
}
static void  regs__r3__soft_reset__trampoline_from_soft_reset(test_t *_dev, _soft_reset __soft_reset)
{
    _DML_M_regs__r3__soft_reset(_dev);
}
static exception_type_t regs_with_saved__transaction_access__trampoline_from_bank(test_t *_dev, bank _bank, transaction_t *t, uint64 offset, void  *aux)
{
    return _DML_M_regs_with_saved__transaction_access(_dev, t, offset, aux);
}
static attr_value_t roa__get__trampoline_from_attribute(test_t *_dev, attribute _attribute)
{
    return _DML_M_roa__get(_dev);
}
static void  simple_cycle_ev__event__trampoline_from__simple_event(test_t *_dev, _simple_event __simple_event)
{
    _DML_M_simple_cycle_ev__event(_dev);
}
static void  simple_time_ev__event__trampoline_from__simple_event(test_t *_dev, _simple_event __simple_event)
{
    _DML_M_simple_time_ev__event(_dev);
}
static exception_type_t testbank__transaction_access__trampoline_from_bank(test_t *_dev, bank _bank, transaction_t *t, uint64 offset, void  *aux)
{
    return _DML_M_testbank__transaction_access(_dev, t, offset, aux);
}
static void  time_ev__event__trampoline_from__custom_event(test_t *_dev, _custom_event __custom_event, void  *data)
{
    _DML_M_time_ev__event(_dev, data);
}
static attr_value_t time_ev__get_event_info__trampoline_from__custom_event(test_t *_dev, _custom_event __custom_event, void  *v)
{
    return _DML_M_time_ev__get_event_info(_dev, v);
}
static void  *time_ev__set_event_info__trampoline_from__custom_event(test_t *_dev, _custom_event __custom_event, attr_value_t v)
{
    return _DML_M_time_ev__set_event_info(_dev, v);
}
static void  time_ev__destroy__trampoline_from__custom_event(test_t *_dev, _custom_event __custom_event, void  *v)
{
    _DML_M_time_ev__destroy(_dev, v);
}
static bool transaction_access_bank__io_memory_access__trampoline_from_bank(test_t *_dev, bank _bank, generic_transaction_t *memop, uint64 offset, void  *aux)
{
    return _DML_M_transaction_access_bank__io_memory_access(_dev, memop, offset, aux);
}
static exception_type_t transaction_access_bank__transaction_access__trampoline_from_bank(test_t *_dev, bank _bank, transaction_t *t, uint64 offset, void  *aux)
{
    return _DML_M_transaction_access_bank__transaction_access(_dev, t, offset, aux);
}
static bool transaction_access_bank_compat__io_memory_access__trampoline_from_bank(test_t *_dev, bank _bank, generic_transaction_t *memop, uint64 offset, void  *aux)
{
    return _DML_M_transaction_access_bank_compat__io_memory_access(_dev, memop, offset, aux);
}
static exception_type_t transaction_access_bank_compat__transaction_access__trampoline_from_bank(test_t *_dev, bank _bank, transaction_t *t, uint64 offset, void  *aux)
{
    return _DML_M_transaction_access_bank_compat__transaction_access(_dev, t, offset, aux);
}
static void  uint64_cycle_ev__event__trampoline_from__uint64_event(test_t *_dev, _uint64_event __uint64_event, uint64 data)
{
    _DML_M_uint64_cycle_ev__event(_dev, data);
}
static void  uint64_time_ev__event__trampoline_from__uint64_event(test_t *_dev, _uint64_event __uint64_event, uint64 data)
{
    _DML_M_uint64_time_ev__event(_dev, data);
}
static bool woa__set__trampoline_from_attribute(test_t *_dev, attribute _attribute, attr_value_t val)
{
    return _DML_M_woa__set(_dev, val);
}
static void __attribute__((optimize("O0"))) _initialize_traits0(void)
{
    _tinit_device(&_tr__dev__device, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = _each__init__in__dev, .num = 21, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, destroy__trampoline_from_destroy, init__trampoline_from_init, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "test"; &_tmp; }), post_init__trampoline_from_post_init);
    _tinit_hreset(&_tr__dev__hreset, NULL, (_each_in_param_t){.base_idx = _each__hard_reset__in__dev, .num = 18, .array_idx = 0, .array_size = 1}, NULL);
    _tinit_sreset(&_tr__dev__sreset, NULL, (_each_in_param_t){.base_idx = _each__soft_reset__in__dev, .num = 18, .array_idx = 0, .array_size = 1}, NULL);
    _tinit_port(&_tr_HRESET__port, offsetof(test_t, HRESET._cached_port_obj), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "HRESET"; &_tmp; }));
    _tinit_implement(&_tr_HRESET_signal__implement, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "signal"; &_tmp; }));
    _tinit_port(&_tr_SRESET__port, offsetof(test_t, SRESET._cached_port_obj), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "SRESET"; &_tmp; }));
    _tinit_implement(&_tr_SRESET_signal__implement, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "signal"; &_tmp; }));
    _tinit_bool_attr(&_tr_ba__bool_attr, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "ba"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "b"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "Undocumented"; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static attr_attr_t _tmp __attribute__((aligned(2))); _tmp = (int32 )0x10001LL; &_tmp; }), ({static uint32 _tmp __attribute__((aligned(2))); _tmp = (uint32 )0ULL; &_tmp; }), ({static conf_class_t **_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }), ({static _dml_attr_parent_obj_proxy_info_t _tmp __attribute__((aligned(2))); _tmp = (_dml_attr_parent_obj_proxy_info_t) { .valid = false }; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL, NULL, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "ba"; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL, NULL, offsetof(test_t, ba.val), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }));
    _tinit_bank_obj(&_tr_bank_obj_get__bank_obj, offsetof(test_t, bank_obj_get._after_read_callbacks), offsetof(test_t, bank_obj_get._after_write_callbacks), offsetof(test_t, bank_obj_get._before_read_callbacks), offsetof(test_t, bank_obj_get._before_write_callbacks), offsetof(test_t, bank_obj_get._cached_bank_obj), offsetof(test_t, bank_obj_get._connections), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, NULL, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static struct _memo_bank___reginfo_table _tmp; &_tmp; }), ({static struct _memo_bank___sorted_regs _tmp; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), NULL, NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "bank_obj_get"; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL, NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }), bank_obj_get__transaction_access__trampoline_from_bank, NULL, NULL, NULL, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL);
    _tinit_implement(&_tr_bank_obj_get_bank_instrumentation_subscribe__implement, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "bank_instrumentation_subscribe"; &_tmp; }));
    _tinit_implement(&_tr_bank_obj_get_instrumentation_order__implement, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "instrumentation_order"; &_tmp; }));
    _tinit_bank_io_memory(&_tr_bank_obj_get_io_memory__bank_io_memory, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "io_memory"; &_tmp; }));
    _tinit_implement(&_tr_bank_obj_get_register_view__implement, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "register_view"; &_tmp; }));
    _tinit_implement(&_tr_bank_obj_get_register_view_catalog__implement, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "register_view_catalog"; &_tmp; }));
    _tinit_implement(&_tr_bank_obj_get_register_view_read_only__implement, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "register_view_read_only"; &_tmp; }));
    _tinit_custom_cycle_event(&_tr_cycle_ev__custom_cycle_event, ({static event_class_t *const *_tmp __attribute__((aligned(2))); _tmp = &(_send_now_evclass_14); &_tmp; }), cycle_ev__destroy__trampoline_from__custom_event, cycle_ev__event__trampoline_from__custom_event, cycle_ev__get_event_info__trampoline_from__custom_event, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "cycle_ev"; &_tmp; }), cycle_ev__set_event_info__trampoline_from__custom_event, ({static char const *_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }));
    _tinit_double_attr(&_tr_fa__double_attr, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "fa"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "f"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "Undocumented"; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static attr_attr_t _tmp __attribute__((aligned(2))); _tmp = (int32 )0x10001LL; &_tmp; }), ({static uint32 _tmp __attribute__((aligned(2))); _tmp = (uint32 )0ULL; &_tmp; }), ({static conf_class_t **_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }), ({static _dml_attr_parent_obj_proxy_info_t _tmp __attribute__((aligned(2))); _tmp = (_dml_attr_parent_obj_proxy_info_t) { .valid = false }; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL, NULL, ({static double _tmp __attribute__((aligned(2))); _tmp = 0x0.0p+0; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "fa"; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL, NULL, offsetof(test_t, fa.val), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }));
    _tinit_bank(&_tr_field_regs__bank, offsetof(test_t, field_regs._after_read_callbacks), offsetof(test_t, field_regs._after_write_callbacks), offsetof(test_t, field_regs._before_read_callbacks), offsetof(test_t, field_regs._before_write_callbacks), offsetof(test_t, field_regs._cached_bank_obj), offsetof(test_t, field_regs._connections), (_each_in_param_t){.base_idx = _each__register__in__field_regs, .num = 3, .array_idx = 0, .array_size = 1}, NULL, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static struct _memo_bank___reginfo_table _tmp; &_tmp; }), ({static struct _memo_bank___sorted_regs _tmp; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), NULL, NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "field_regs"; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL, NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }), field_regs__transaction_access__trampoline_from_bank, NULL, NULL, NULL, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL);
    _tinit_implement(&_tr_field_regs_bank_instrumentation_subscribe__implement, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "bank_instrumentation_subscribe"; &_tmp; }));
    _tinit_implement(&_tr_field_regs_instrumentation_order__implement, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "instrumentation_order"; &_tmp; }));
    _tinit_bank_io_memory(&_tr_field_regs_io_memory__bank_io_memory, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "io_memory"; &_tmp; }));
    _tinit___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field(&_tr_field_regs_r4____implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "r4"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "i"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "register field_regs.r4"; &_tmp; }), (_each_in_param_t){.base_idx = _each__hard_reset__in__field_regs_r4, .num = 1, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = _each__init__in__field_regs_r4, .num = 1, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = _each__soft_reset__in__field_regs_r4, .num = 1, .array_idx = 0, .array_size = 1}, ({static attr_attr_t _tmp __attribute__((aligned(2))); _tmp = (int32 )0x10001LL; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static uint32 _tmp __attribute__((aligned(2))); _tmp = (uint32 )0ULL; &_tmp; }), ({static conf_class_t **_tmp __attribute__((aligned(2))); _tmp = &_port_class_field_regs; &_tmp; }), ({static _dml_attr_parent_obj_proxy_info_t _tmp __attribute__((aligned(2))); _tmp = (_dml_attr_parent_obj_proxy_info_t) { .valid = true,.is_bank = true, .is_array = false, .portname = "field_regs" }; &_tmp; }), (_each_in_param_t){.base_idx = _each___read_field__in__field_regs_r4, .num = 1, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), (_each_in_param_t){.base_idx = _each___write_field__in__field_regs_r4, .num = 1, .array_idx = 0, .array_size = 1}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )32ULL; &_tmp; }), (_each_in_param_t){.base_idx = _each__field__in__field_regs_r4, .num = 1, .array_idx = 0, .array_size = 1}, NULL, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = 0ULL; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "r4"; &_tmp; }), ({static uint64 _tmp __attribute__((aligned(2))); _tmp = 16ULL; &_tmp; }), field_regs__r4__read_field__trampoline_from_read_field, NULL, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }), NULL, offsetof(test_t, field_regs.r4.val), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL, NULL);
}
static void __attribute__((optimize("O0"))) _initialize_traits1(void)
{
    _tinit___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read(&_tr_field_regs_r4_f____implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )8ULL; &_tmp; }), NULL, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = (uint64 )((uint8 )0ULL); &_tmp; }), ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )8ULL; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "f"; &_tmp; }), field_regs__r4__f__read__trampoline_from_read, ({static _register _tmp __attribute__((aligned(2))); _tmp = ((_register) {(&_tr_field_regs_r4____implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field._reg_read_as_field._register), ((_identity_t) {.id = 20, .encoded_index = 0})}); &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }), NULL, field_regs__r4__f__write_field__trampoline_from_write_field);
    _tinit___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field(&_tr_field_regs_r5____implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "r5"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "i"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "register field_regs.r5"; &_tmp; }), (_each_in_param_t){.base_idx = _each__hard_reset__in__field_regs_r5, .num = 1, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = _each__init__in__field_regs_r5, .num = 1, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = _each__soft_reset__in__field_regs_r5, .num = 1, .array_idx = 0, .array_size = 1}, ({static attr_attr_t _tmp __attribute__((aligned(2))); _tmp = (int32 )0x10001LL; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static uint32 _tmp __attribute__((aligned(2))); _tmp = (uint32 )0ULL; &_tmp; }), ({static conf_class_t **_tmp __attribute__((aligned(2))); _tmp = &_port_class_field_regs; &_tmp; }), ({static _dml_attr_parent_obj_proxy_info_t _tmp __attribute__((aligned(2))); _tmp = (_dml_attr_parent_obj_proxy_info_t) { .valid = true,.is_bank = true, .is_array = false, .portname = "field_regs" }; &_tmp; }), (_each_in_param_t){.base_idx = _each___read_field__in__field_regs_r5, .num = 1, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), (_each_in_param_t){.base_idx = _each___write_field__in__field_regs_r5, .num = 1, .array_idx = 0, .array_size = 1}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )32ULL; &_tmp; }), (_each_in_param_t){.base_idx = _each__field__in__field_regs_r5, .num = 1, .array_idx = 0, .array_size = 1}, NULL, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = 0ULL; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "r5"; &_tmp; }), ({static uint64 _tmp __attribute__((aligned(2))); _tmp = 20ULL; &_tmp; }), NULL, NULL, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }), NULL, offsetof(test_t, field_regs.r5.val), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), field_regs__r5__write_field__trampoline_from_write_field, NULL);
    _tinit___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__write(&_tr_field_regs_r5_f____implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__write, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )8ULL; &_tmp; }), NULL, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = (uint64 )((uint8 )0ULL); &_tmp; }), ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )8ULL; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "f"; &_tmp; }), field_regs__r5__f__read_field__trampoline_from_read_field, ({static _register _tmp __attribute__((aligned(2))); _tmp = ((_register) {(&_tr_field_regs_r5____implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field._reg_write_as_field._register), ((_identity_t) {.id = 22, .encoded_index = 0})}); &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }), NULL, field_regs__r5__f__write__trampoline_from_write);
    _tinit___implicit__init_val_hard_reset___init_val_soft_reset__register(&_tr_field_regs_r6____implicit__init_val_hard_reset___init_val_soft_reset__register, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "r6"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "i"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "register field_regs.r6"; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static attr_attr_t _tmp __attribute__((aligned(2))); _tmp = (int32 )0x10001LL; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static uint32 _tmp __attribute__((aligned(2))); _tmp = (uint32 )0ULL; &_tmp; }), ({static conf_class_t **_tmp __attribute__((aligned(2))); _tmp = &_port_class_field_regs; &_tmp; }), ({static _dml_attr_parent_obj_proxy_info_t _tmp __attribute__((aligned(2))); _tmp = (_dml_attr_parent_obj_proxy_info_t) { .valid = true,.is_bank = true, .is_array = false, .portname = "field_regs" }; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )32ULL; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, NULL, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = 0ULL; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "r6"; &_tmp; }), ({static uint64 _tmp __attribute__((aligned(2))); _tmp = 24ULL; &_tmp; }), field_regs__r6__read_register__trampoline_from_read_register, NULL, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }), NULL, offsetof(test_t, field_regs.r6.val), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), field_regs__r6__write_register__trampoline_from_write_register, NULL);
    _tinit_implement(&_tr_field_regs_register_view__implement, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "register_view"; &_tmp; }));
    _tinit_implement(&_tr_field_regs_register_view_catalog__implement, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "register_view_catalog"; &_tmp; }));
    _tinit_implement(&_tr_field_regs_register_view_read_only__implement, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "register_view_read_only"; &_tmp; }));
    _tinit_int64_attr(&_tr_ia__int64_attr, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "ia"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "i"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "Undocumented"; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static attr_attr_t _tmp __attribute__((aligned(2))); _tmp = (int32 )0x10001LL; &_tmp; }), ({static uint32 _tmp __attribute__((aligned(2))); _tmp = (uint32 )0ULL; &_tmp; }), ({static conf_class_t **_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }), ({static _dml_attr_parent_obj_proxy_info_t _tmp __attribute__((aligned(2))); _tmp = (_dml_attr_parent_obj_proxy_info_t) { .valid = false }; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL, NULL, ({static int64 _tmp __attribute__((aligned(2))); _tmp = 0LL; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "ia"; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL, NULL, offsetof(test_t, ia.val), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }));
    _tinit_implement(&_tr_io_memory__implement, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "io_memory"; &_tmp; }));
    _tinit_io_memory_access_bank(&_tr_io_memory_access_bank__io_memory_access_bank, offsetof(test_t, io_memory_access_bank._after_read_callbacks), offsetof(test_t, io_memory_access_bank._after_write_callbacks), offsetof(test_t, io_memory_access_bank._before_read_callbacks), offsetof(test_t, io_memory_access_bank._before_write_callbacks), offsetof(test_t, io_memory_access_bank._cached_bank_obj), offsetof(test_t, io_memory_access_bank._connections), (_each_in_param_t){.base_idx = _each__register__in__io_memory_access_bank, .num = 1, .array_idx = 0, .array_size = 1}, NULL, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static struct _memo_bank___reginfo_table _tmp; &_tmp; }), ({static struct _memo_bank___sorted_regs _tmp; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), NULL, io_memory_access_bank__io_memory_access__trampoline_from_bank, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "io_memory_access_bank"; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL, NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }), io_memory_access_bank__transaction_access__trampoline_from_bank, NULL, NULL, NULL, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL);
    _tinit_implement(&_tr_io_memory_access_bank_bank_instrumentation_subscribe__implement, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "bank_instrumentation_subscribe"; &_tmp; }));
    _tinit_implement(&_tr_io_memory_access_bank_instrumentation_order__implement, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "instrumentation_order"; &_tmp; }));
    _tinit_bank_io_memory(&_tr_io_memory_access_bank_io_memory__bank_io_memory, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "io_memory"; &_tmp; }));
    _tinit___implicit__init_val_hard_reset___init_val_soft_reset__register(&_tr_io_memory_access_bank_r____implicit__init_val_hard_reset___init_val_soft_reset__register, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "r"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "i"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "register io_memory_access_bank.r"; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static attr_attr_t _tmp __attribute__((aligned(2))); _tmp = (int32 )0x10001LL; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static uint32 _tmp __attribute__((aligned(2))); _tmp = (uint32 )0ULL; &_tmp; }), ({static conf_class_t **_tmp __attribute__((aligned(2))); _tmp = &_port_class_io_memory_access_bank; &_tmp; }), ({static _dml_attr_parent_obj_proxy_info_t _tmp __attribute__((aligned(2))); _tmp = (_dml_attr_parent_obj_proxy_info_t) { .valid = true,.is_bank = true, .is_array = false, .portname = "io_memory_access_bank" }; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )32ULL; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, NULL, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = 0xc0ffeeULL; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "r"; &_tmp; }), ({static uint64 _tmp __attribute__((aligned(2))); _tmp = 4ULL; &_tmp; }), NULL, NULL, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }), NULL, offsetof(test_t, io_memory_access_bank.r.val), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL, NULL);
    _tinit_implement(&_tr_io_memory_access_bank_register_view__implement, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "register_view"; &_tmp; }));
    _tinit_implement(&_tr_io_memory_access_bank_register_view_catalog__implement, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "register_view_catalog"; &_tmp; }));
    _tinit_implement(&_tr_io_memory_access_bank_register_view_read_only__implement, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "register_view_read_only"; &_tmp; }));
    _tinit_io_memory_access_bank(&_tr_io_memory_access_bank_compat__io_memory_access_bank, offsetof(test_t, io_memory_access_bank_compat._after_read_callbacks), offsetof(test_t, io_memory_access_bank_compat._after_write_callbacks), offsetof(test_t, io_memory_access_bank_compat._before_read_callbacks), offsetof(test_t, io_memory_access_bank_compat._before_write_callbacks), offsetof(test_t, io_memory_access_bank_compat._cached_bank_obj), offsetof(test_t, io_memory_access_bank_compat._connections), (_each_in_param_t){.base_idx = _each__register__in__io_memory_access_bank_compat, .num = 1, .array_idx = 0, .array_size = 1}, NULL, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static struct _memo_bank___reginfo_table _tmp; &_tmp; }), ({static struct _memo_bank___sorted_regs _tmp; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), NULL, io_memory_access_bank_compat__io_memory_access__trampoline_from_bank, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "io_memory_access_bank_compat"; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL, NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }), io_memory_access_bank_compat__transaction_access__trampoline_from_bank, NULL, NULL, NULL, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL);
    _tinit_implement(&_tr_io_memory_access_bank_compat_bank_instrumentation_subscribe__implement, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "bank_instrumentation_subscribe"; &_tmp; }));
    _tinit_implement(&_tr_io_memory_access_bank_compat_instrumentation_order__implement, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "instrumentation_order"; &_tmp; }));
}
static void __attribute__((optimize("O0"))) _initialize_traits2(void)
{
    _tinit_bank_io_memory(&_tr_io_memory_access_bank_compat_io_memory__bank_io_memory, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "io_memory"; &_tmp; }));
    _tinit___implicit__init_val_hard_reset___init_val_soft_reset__register(&_tr_io_memory_access_bank_compat_r____implicit__init_val_hard_reset___init_val_soft_reset__register, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "r"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "i"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "register io_memory_access_bank_compat.r"; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static attr_attr_t _tmp __attribute__((aligned(2))); _tmp = (int32 )0x10001LL; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static uint32 _tmp __attribute__((aligned(2))); _tmp = (uint32 )0ULL; &_tmp; }), ({static conf_class_t **_tmp __attribute__((aligned(2))); _tmp = &_port_class_io_memory_access_bank_compat; &_tmp; }), ({static _dml_attr_parent_obj_proxy_info_t _tmp __attribute__((aligned(2))); _tmp = (_dml_attr_parent_obj_proxy_info_t) { .valid = true,.is_bank = true, .is_array = false, .portname = "io_memory_access_bank_compat" }; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )32ULL; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, NULL, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = 0xc0ffeeULL; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "r"; &_tmp; }), ({static uint64 _tmp __attribute__((aligned(2))); _tmp = 4ULL; &_tmp; }), NULL, NULL, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }), NULL, offsetof(test_t, io_memory_access_bank_compat.r.val), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL, NULL);
    _tinit_implement(&_tr_io_memory_access_bank_compat_register_view__implement, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "register_view"; &_tmp; }));
    _tinit_implement(&_tr_io_memory_access_bank_compat_register_view_catalog__implement, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "register_view_catalog"; &_tmp; }));
    _tinit_implement(&_tr_io_memory_access_bank_compat_register_view_read_only__implement, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "register_view_read_only"; &_tmp; }));
    _tinit_bank(&_tr_len_compat_testbank__bank, offsetof(test_t, len_compat_testbank._after_read_callbacks), offsetof(test_t, len_compat_testbank._after_write_callbacks), offsetof(test_t, len_compat_testbank._before_read_callbacks), offsetof(test_t, len_compat_testbank._before_write_callbacks), offsetof(test_t, len_compat_testbank._cached_bank_obj), offsetof(test_t, len_compat_testbank._connections), (_each_in_param_t){.base_idx = _each__register__in__len_compat_testbank, .num = 3, .array_idx = 0, .array_size = 1}, NULL, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static struct _memo_bank___reginfo_table _tmp; &_tmp; }), ({static struct _memo_bank___sorted_regs _tmp; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), NULL, NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "len_compat_testbank"; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL, NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }), len_compat_testbank__transaction_access__trampoline_from_bank, NULL, NULL, NULL, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL);
    _tinit_implement(&_tr_len_compat_testbank_bank_instrumentation_subscribe__implement, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "bank_instrumentation_subscribe"; &_tmp; }));
    _tinit_group(&_tr_len_compat_testbank_g__group, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "g"; &_tmp; }));
    {
        bool (*_param_mapped)[2LL] = malloc(sizeof(*_param_mapped));
        uint64 (*_param_offset)[2LL] = malloc(sizeof(*_param_offset));
        for (unsigned _i0 = 0; _i0 < 2; ++_i0) {
            (*_param_mapped)[_i0] = !DML_eq(4ULL + (uint64 )(_i0) * 12ULL, 0xffffffffffffffffULL);
            (*_param_offset)[_i0] = 4ULL + (uint64 )(_i0) * 12ULL;
        }
        _tinit___implicit__init_val_hard_reset___init_val_soft_reset__register(&_tr_len_compat_testbank_g_r____implicit__init_val_hard_reset___init_val_soft_reset__register, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "g_r"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "i"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "register len_compat_testbank.g[i].r"; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0xffffffff, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0xffffffff, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0xffffffff, .array_size = 1}, ({static attr_attr_t _tmp __attribute__((aligned(2))); _tmp = (int32 )0x10001LL; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0xffffffff, .array_size = 1}, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static uint32 _tmp __attribute__((aligned(2))); _tmp = (uint32 )1ULL; &_tmp; }), ({static conf_class_t **_tmp __attribute__((aligned(2))); _tmp = &_port_class_len_compat_testbank; &_tmp; }), ({static _dml_attr_parent_obj_proxy_info_t _tmp __attribute__((aligned(2))); _tmp = (_dml_attr_parent_obj_proxy_info_t) { .valid = true,.is_bank = true, .is_array = false, .portname = "len_compat_testbank" }; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0xffffffff, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0xffffffff, .array_size = 1}, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0xffffffff, .array_size = 1}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )32ULL; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0xffffffff, .array_size = 1}, NULL, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = 0ULL; &_tmp; }), (void *)((uintptr_t)_param_mapped + 1), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "r"; &_tmp; }), (void *)((uintptr_t)_param_offset + 1), NULL, NULL, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }), NULL, offsetof(test_t, len_compat_testbank.g.r.val[0ULL]), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL, NULL);
    }
    {
        bool (*_param_mapped)[2LL][2LL] = malloc(sizeof(*_param_mapped));
        uint64 (*_param_offset)[2LL][2LL] = malloc(sizeof(*_param_offset));
        for (unsigned _i0 = 0; _i0 < 2; ++_i0) {
            for (unsigned _i1 = 0; _i1 < 2; ++_i1) {
                (*_param_mapped)[_i0][_i1] = !DML_eq((8ULL + (uint64 )(_i1) * 4ULL) + (uint64 )(_i0) * 12ULL, 0xffffffffffffffffULL);
                (*_param_offset)[_i0][_i1] = (8ULL + (uint64 )(_i1) * 4ULL) + (uint64 )(_i0) * 12ULL;
            }
        }
        _tinit___implicit__init_val_hard_reset___init_val_soft_reset__register(&_tr_len_compat_testbank_g_r2____implicit__init_val_hard_reset___init_val_soft_reset__register, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "g_r2"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "i"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "register len_compat_testbank.g[i].r2[j]"; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0xffffffff, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0xffffffff, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0xffffffff, .array_size = 1}, ({static attr_attr_t _tmp __attribute__((aligned(2))); _tmp = (int32 )0x10001LL; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0xffffffff, .array_size = 1}, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static uint32 _tmp __attribute__((aligned(2))); _tmp = (uint32 )2ULL; &_tmp; }), ({static conf_class_t **_tmp __attribute__((aligned(2))); _tmp = &_port_class_len_compat_testbank; &_tmp; }), ({static _dml_attr_parent_obj_proxy_info_t _tmp __attribute__((aligned(2))); _tmp = (_dml_attr_parent_obj_proxy_info_t) { .valid = true,.is_bank = true, .is_array = false, .portname = "len_compat_testbank" }; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0xffffffff, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0xffffffff, .array_size = 1}, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0xffffffff, .array_size = 1}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )32ULL; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0xffffffff, .array_size = 1}, NULL, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = 0ULL; &_tmp; }), (void *)((uintptr_t)_param_mapped + 1), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "r2"; &_tmp; }), (void *)((uintptr_t)_param_offset + 1), NULL, NULL, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }), NULL, offsetof(test_t, len_compat_testbank.g.r2.val[0ULL][0ULL]), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL, NULL);
    }
    _tinit_implement(&_tr_len_compat_testbank_instrumentation_order__implement, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "instrumentation_order"; &_tmp; }));
    _tinit_bank_io_memory(&_tr_len_compat_testbank_io_memory__bank_io_memory, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "io_memory"; &_tmp; }));
    _tinit___implicit__init_val_hard_reset___init_val_soft_reset__register(&_tr_len_compat_testbank_r____implicit__init_val_hard_reset___init_val_soft_reset__register, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "r"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "i"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "register len_compat_testbank.r"; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static attr_attr_t _tmp __attribute__((aligned(2))); _tmp = (int32 )0x10001LL; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static uint32 _tmp __attribute__((aligned(2))); _tmp = (uint32 )0ULL; &_tmp; }), ({static conf_class_t **_tmp __attribute__((aligned(2))); _tmp = &_port_class_len_compat_testbank; &_tmp; }), ({static _dml_attr_parent_obj_proxy_info_t _tmp __attribute__((aligned(2))); _tmp = (_dml_attr_parent_obj_proxy_info_t) { .valid = true,.is_bank = true, .is_array = false, .portname = "len_compat_testbank" }; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )32ULL; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, NULL, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = 0ULL; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "r"; &_tmp; }), ({static uint64 _tmp __attribute__((aligned(2))); _tmp = 0ULL; &_tmp; }), NULL, NULL, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }), NULL, offsetof(test_t, len_compat_testbank.r.val), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL, NULL);
    _tinit_implement(&_tr_len_compat_testbank_register_view__implement, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "register_view"; &_tmp; }));
    _tinit_implement(&_tr_len_compat_testbank_register_view_catalog__implement, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "register_view_catalog"; &_tmp; }));
    _tinit_implement(&_tr_len_compat_testbank_register_view_read_only__implement, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "register_view_read_only"; &_tmp; }));
    _tinit_bank(&_tr_overridden_bank__bank, offsetof(test_t, overridden_bank._after_read_callbacks), offsetof(test_t, overridden_bank._after_write_callbacks), offsetof(test_t, overridden_bank._before_read_callbacks), offsetof(test_t, overridden_bank._before_write_callbacks), offsetof(test_t, overridden_bank._cached_bank_obj), offsetof(test_t, overridden_bank._connections), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, NULL, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static struct _memo_bank___reginfo_table _tmp; &_tmp; }), ({static struct _memo_bank___sorted_regs _tmp; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), NULL, NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "overridden_bank"; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL, NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }), overridden_bank__transaction_access__trampoline_from_bank, NULL, NULL, NULL, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL);
    _tinit___implicit_unified_hard_reset__unified_soft_reset(&_tr_overridden_bank____implicit_unified_hard_reset__unified_soft_reset, NULL, NULL, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, overridden_bank__hard_reset__trampoline_from_hard_reset, overridden_bank__soft_reset__trampoline_from_soft_reset, offsetof(test_t, overridden_bank.state));
    _tinit_implement(&_tr_overridden_bank_bank_instrumentation_subscribe__implement, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "bank_instrumentation_subscribe"; &_tmp; }));
    _tinit_implement(&_tr_overridden_bank_instrumentation_order__implement, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "instrumentation_order"; &_tmp; }));
    _tinit_bank_io_memory(&_tr_overridden_bank_io_memory__bank_io_memory, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "io_memory"; &_tmp; }));
}
static void __attribute__((optimize("O0"))) _initialize_traits3(void)
{
    _tinit_implement(&_tr_overridden_bank_register_view__implement, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "register_view"; &_tmp; }));
    _tinit_implement(&_tr_overridden_bank_register_view_catalog__implement, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "register_view_catalog"; &_tmp; }));
    _tinit_implement(&_tr_overridden_bank_register_view_read_only__implement, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "register_view_read_only"; &_tmp; }));
    _tinit_port(&_tr_p__port, offsetof(test_t, p._cached_port_obj), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "p"; &_tmp; }));
    _tinit_pseudo_attr(&_tr_pa__pseudo_attr, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "pa"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "n"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "Undocumented"; &_tmp; }), ({static attr_attr_t _tmp __attribute__((aligned(2))); _tmp = (int32 )0x10004LL; &_tmp; }), ({static uint32 _tmp __attribute__((aligned(2))); _tmp = (uint32 )0ULL; &_tmp; }), ({static conf_class_t **_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }), ({static _dml_attr_parent_obj_proxy_info_t _tmp __attribute__((aligned(2))); _tmp = (_dml_attr_parent_obj_proxy_info_t) { .valid = false }; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), pa__get__trampoline_from_attribute, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "pa"; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), pa__set__trampoline_from_attribute, NULL, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }));
    _tinit_bank(&_tr_regs__bank, offsetof(test_t, regs._after_read_callbacks), offsetof(test_t, regs._after_write_callbacks), offsetof(test_t, regs._before_read_callbacks), offsetof(test_t, regs._before_write_callbacks), offsetof(test_t, regs._cached_bank_obj), offsetof(test_t, regs._connections), (_each_in_param_t){.base_idx = _each__register__in__regs, .num = 4, .array_idx = 0, .array_size = 1}, NULL, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static struct _memo_bank___reginfo_table _tmp; &_tmp; }), ({static struct _memo_bank___sorted_regs _tmp; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), NULL, NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "regs"; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), regs__read__trampoline_from_bank, NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }), regs__transaction_access__trampoline_from_bank, NULL, NULL, NULL, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL);
    _tinit_implement(&_tr_regs_bank_instrumentation_subscribe__implement, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "bank_instrumentation_subscribe"; &_tmp; }));
    _tinit_implement(&_tr_regs_instrumentation_order__implement, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "instrumentation_order"; &_tmp; }));
    _tinit_bank_io_memory(&_tr_regs_io_memory__bank_io_memory, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "io_memory"; &_tmp; }));
    _tinit___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read__write(&_tr_regs_r____implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read__write, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "r"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "i"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "register regs.r"; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static attr_attr_t _tmp __attribute__((aligned(2))); _tmp = (int32 )0x10001LL; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static uint32 _tmp __attribute__((aligned(2))); _tmp = (uint32 )0ULL; &_tmp; }), ({static conf_class_t **_tmp __attribute__((aligned(2))); _tmp = &_port_class_regs; &_tmp; }), ({static _dml_attr_parent_obj_proxy_info_t _tmp __attribute__((aligned(2))); _tmp = (_dml_attr_parent_obj_proxy_info_t) { .valid = true,.is_bank = true, .is_array = false, .portname = "regs" }; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )32ULL; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, NULL, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = 0ULL; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "r"; &_tmp; }), ({static uint64 _tmp __attribute__((aligned(2))); _tmp = 4ULL; &_tmp; }), regs__r__read__trampoline_from_read, NULL, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }), NULL, offsetof(test_t, regs.r.val), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), regs__r__write__trampoline_from_write, NULL);
    _tinit___implicit__init_val_hard_reset___init_val_soft_reset__register__unified_get__unified_set(&_tr_regs_r2____implicit__init_val_hard_reset___init_val_soft_reset__register__unified_get__unified_set, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "r2"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "i"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "register regs.r2"; &_tmp; }), (_each_in_param_t){.base_idx = _each__hard_reset__in__regs_r2, .num = 1, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = _each__init__in__regs_r2, .num = 1, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = _each__soft_reset__in__regs_r2, .num = 1, .array_idx = 0, .array_size = 1}, ({static attr_attr_t _tmp __attribute__((aligned(2))); _tmp = (int32 )0x10001LL; &_tmp; }), (_each_in_param_t){.base_idx = _each___get_field__in__regs_r2, .num = 1, .array_idx = 0, .array_size = 1}, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static uint32 _tmp __attribute__((aligned(2))); _tmp = (uint32 )0ULL; &_tmp; }), ({static conf_class_t **_tmp __attribute__((aligned(2))); _tmp = &_port_class_regs; &_tmp; }), ({static _dml_attr_parent_obj_proxy_info_t _tmp __attribute__((aligned(2))); _tmp = (_dml_attr_parent_obj_proxy_info_t) { .valid = true,.is_bank = true, .is_array = false, .portname = "regs" }; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = _each___set_field__in__regs_r2, .num = 1, .array_idx = 0, .array_size = 1}, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )32ULL; &_tmp; }), (_each_in_param_t){.base_idx = _each__field__in__regs_r2, .num = 1, .array_idx = 0, .array_size = 1}, regs__r2__get__trampoline_from__get, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = 0ULL; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "r2"; &_tmp; }), ({static uint64 _tmp __attribute__((aligned(2))); _tmp = 8ULL; &_tmp; }), NULL, NULL, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), regs__r2__set__trampoline_from__set, ({static char const *_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }), NULL, offsetof(test_t, regs.r2.val), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL, NULL);
    _tinit___implicit__get_field___init_val_hard_reset___init_val_soft_reset___set_field__field__unified_get__unified_set(&_tr_regs_r2_f____implicit__get_field___init_val_hard_reset___init_val_soft_reset___set_field__field__unified_get__unified_set, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )1ULL; &_tmp; }), regs__r2__f__get__trampoline_from__get, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = (uint64 )((uint8 )0ULL); &_tmp; }), ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )0ULL; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "f"; &_tmp; }), ({static _register _tmp __attribute__((aligned(2))); _tmp = ((_register) {(&_tr_regs_r2____implicit__init_val_hard_reset___init_val_soft_reset__register__unified_get__unified_set._register), ((_identity_t) {.id = 71, .encoded_index = 0})}); &_tmp; }), regs__r2__f__set__trampoline_from__set, ({static char const *_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }), NULL);
    _tinit___implicit__init_val_hard_reset___init_val_soft_reset__register__unified_hard_reset__unified_soft_reset(&_tr_regs_r3____implicit__init_val_hard_reset___init_val_soft_reset__register__unified_hard_reset__unified_soft_reset, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "r3"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "i"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "register regs.r3"; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static attr_attr_t _tmp __attribute__((aligned(2))); _tmp = (int32 )0x10001LL; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static uint32 _tmp __attribute__((aligned(2))); _tmp = (uint32 )0ULL; &_tmp; }), ({static conf_class_t **_tmp __attribute__((aligned(2))); _tmp = &_port_class_regs; &_tmp; }), ({static _dml_attr_parent_obj_proxy_info_t _tmp __attribute__((aligned(2))); _tmp = (_dml_attr_parent_obj_proxy_info_t) { .valid = true,.is_bank = true, .is_array = false, .portname = "regs" }; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )32ULL; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, NULL, regs__r3__hard_reset__trampoline_from_hard_reset, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = 0ULL; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "r3"; &_tmp; }), ({static uint64 _tmp __attribute__((aligned(2))); _tmp = 12ULL; &_tmp; }), NULL, NULL, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }), regs__r3__soft_reset__trampoline_from_soft_reset, offsetof(test_t, regs.r3.state), offsetof(test_t, regs.r3.val), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL, NULL);
    _tinit___implicit__init_val_hard_reset___init_val_soft_reset__register__soft_reset_val(&_tr_regs_r4____implicit__init_val_hard_reset___init_val_soft_reset__register__soft_reset_val, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "r4"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "i"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "register regs.r4"; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static attr_attr_t _tmp __attribute__((aligned(2))); _tmp = (int32 )0x10001LL; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static uint32 _tmp __attribute__((aligned(2))); _tmp = (uint32 )0ULL; &_tmp; }), ({static conf_class_t **_tmp __attribute__((aligned(2))); _tmp = &_port_class_regs; &_tmp; }), ({static _dml_attr_parent_obj_proxy_info_t _tmp __attribute__((aligned(2))); _tmp = (_dml_attr_parent_obj_proxy_info_t) { .valid = true,.is_bank = true, .is_array = false, .portname = "regs" }; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )32ULL; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, NULL, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = 0ULL; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "r4"; &_tmp; }), ({static uint64 _tmp __attribute__((aligned(2))); _tmp = 16ULL; &_tmp; }), NULL, NULL, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }), ({static uint64 _tmp __attribute__((aligned(2))); _tmp = 4ULL; &_tmp; }), offsetof(test_t, regs.r4.val), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL, NULL);
    _tinit_implement(&_tr_regs_register_view__implement, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "register_view"; &_tmp; }));
    _tinit_implement(&_tr_regs_register_view_catalog__implement, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "register_view_catalog"; &_tmp; }));
    _tinit_implement(&_tr_regs_register_view_read_only__implement, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "register_view_read_only"; &_tmp; }));
    _tinit_bank(&_tr_regs_with_saved__bank, offsetof(test_t, regs_with_saved._after_read_callbacks), offsetof(test_t, regs_with_saved._after_write_callbacks), offsetof(test_t, regs_with_saved._before_read_callbacks), offsetof(test_t, regs_with_saved._before_write_callbacks), offsetof(test_t, regs_with_saved._cached_bank_obj), offsetof(test_t, regs_with_saved._connections), (_each_in_param_t){.base_idx = _each__register__in__regs_with_saved, .num = 2, .array_idx = 0, .array_size = 1}, NULL, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static struct _memo_bank___reginfo_table _tmp; &_tmp; }), ({static struct _memo_bank___sorted_regs _tmp; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), NULL, NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "regs_with_saved"; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL, NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }), regs_with_saved__transaction_access__trampoline_from_bank, NULL, NULL, NULL, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL);
    _tinit_implement(&_tr_regs_with_saved_bank_instrumentation_subscribe__implement, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "bank_instrumentation_subscribe"; &_tmp; }));
    _tinit_implement(&_tr_regs_with_saved_instrumentation_order__implement, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "instrumentation_order"; &_tmp; }));
}
static void __attribute__((optimize("O0"))) _initialize_traits4(void)
{
    _tinit_bank_io_memory(&_tr_regs_with_saved_io_memory__bank_io_memory, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "io_memory"; &_tmp; }));
    _tinit___implicit__init_val_hard_reset___init_val_soft_reset__register(&_tr_regs_with_saved_r1____implicit__init_val_hard_reset___init_val_soft_reset__register, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "r1"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "i"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "register regs_with_saved.r1"; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static attr_attr_t _tmp __attribute__((aligned(2))); _tmp = (int32 )0x10001LL; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static uint32 _tmp __attribute__((aligned(2))); _tmp = (uint32 )0ULL; &_tmp; }), ({static conf_class_t **_tmp __attribute__((aligned(2))); _tmp = &_port_class_regs_with_saved; &_tmp; }), ({static _dml_attr_parent_obj_proxy_info_t _tmp __attribute__((aligned(2))); _tmp = (_dml_attr_parent_obj_proxy_info_t) { .valid = true,.is_bank = true, .is_array = false, .portname = "regs_with_saved" }; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )32ULL; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, NULL, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = 0ULL; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "r1"; &_tmp; }), ({static uint64 _tmp __attribute__((aligned(2))); _tmp = 0ULL; &_tmp; }), NULL, NULL, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }), NULL, offsetof(test_t, regs_with_saved.r1.val), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL, NULL);
    _tinit___implicit__init_val_hard_reset___init_val_soft_reset__register(&_tr_regs_with_saved_r2____implicit__init_val_hard_reset___init_val_soft_reset__register, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "r2"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "i"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "register regs_with_saved.r2"; &_tmp; }), (_each_in_param_t){.base_idx = _each__hard_reset__in__regs_with_saved_r2, .num = 1, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = _each__init__in__regs_with_saved_r2, .num = 1, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = _each__soft_reset__in__regs_with_saved_r2, .num = 1, .array_idx = 0, .array_size = 1}, ({static attr_attr_t _tmp __attribute__((aligned(2))); _tmp = (int32 )0x10001LL; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static uint32 _tmp __attribute__((aligned(2))); _tmp = (uint32 )0ULL; &_tmp; }), ({static conf_class_t **_tmp __attribute__((aligned(2))); _tmp = &_port_class_regs_with_saved; &_tmp; }), ({static _dml_attr_parent_obj_proxy_info_t _tmp __attribute__((aligned(2))); _tmp = (_dml_attr_parent_obj_proxy_info_t) { .valid = true,.is_bank = true, .is_array = false, .portname = "regs_with_saved" }; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )32ULL; &_tmp; }), (_each_in_param_t){.base_idx = _each__field__in__regs_with_saved_r2, .num = 1, .array_idx = 0, .array_size = 1}, NULL, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = 0ULL; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "r2"; &_tmp; }), ({static uint64 _tmp __attribute__((aligned(2))); _tmp = 4ULL; &_tmp; }), NULL, NULL, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }), NULL, offsetof(test_t, regs_with_saved.r2.val), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL, NULL);
    _tinit___implicit__init_val_hard_reset___init_val_soft_reset__field(&_tr_regs_with_saved_r2_f____implicit__init_val_hard_reset___init_val_soft_reset__field, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )1ULL; &_tmp; }), NULL, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = (uint64 )((uint8 )0ULL); &_tmp; }), ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )0ULL; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "f"; &_tmp; }), ({static _register _tmp __attribute__((aligned(2))); _tmp = ((_register) {(&_tr_regs_with_saved_r2____implicit__init_val_hard_reset___init_val_soft_reset__register._register), ((_identity_t) {.id = 83, .encoded_index = 0})}); &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }), NULL);
    _tinit_implement(&_tr_regs_with_saved_register_view__implement, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "register_view"; &_tmp; }));
    _tinit_implement(&_tr_regs_with_saved_register_view_catalog__implement, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "register_view_catalog"; &_tmp; }));
    _tinit_implement(&_tr_regs_with_saved_register_view_read_only__implement, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "register_view_read_only"; &_tmp; }));
    _tinit_read_only_attr(&_tr_roa__read_only_attr, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "roa"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "n"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "Undocumented"; &_tmp; }), ({static attr_attr_t _tmp __attribute__((aligned(2))); _tmp = (int32 )0x10004LL; &_tmp; }), ({static uint32 _tmp __attribute__((aligned(2))); _tmp = (uint32 )0ULL; &_tmp; }), ({static conf_class_t **_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }), ({static _dml_attr_parent_obj_proxy_info_t _tmp __attribute__((aligned(2))); _tmp = (_dml_attr_parent_obj_proxy_info_t) { .valid = false }; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), roa__get__trampoline_from_attribute, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "roa"; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }));
    _tinit_simple_cycle_event(&_tr_simple_cycle_ev__simple_cycle_event, ({static event_class_t *const *_tmp __attribute__((aligned(2))); _tmp = &(_send_now_evclass_89); &_tmp; }), simple_cycle_ev__event__trampoline_from__simple_event, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "simple_cycle_ev"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }));
    _tinit_simple_time_event(&_tr_simple_time_ev__simple_time_event, ({static event_class_t *const *_tmp __attribute__((aligned(2))); _tmp = &(_send_now_evclass_90); &_tmp; }), simple_time_ev__event__trampoline_from__simple_event, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "simple_time_ev"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }));
    _tinit___implicit_function_mapped_bank__miss_pattern_bank(&_tr_testbank____implicit_function_mapped_bank__miss_pattern_bank, offsetof(test_t, testbank._after_read_callbacks), offsetof(test_t, testbank._after_write_callbacks), offsetof(test_t, testbank._before_read_callbacks), offsetof(test_t, testbank._before_write_callbacks), offsetof(test_t, testbank._cached_bank_obj), offsetof(test_t, testbank._connections), (_each_in_param_t){.base_idx = _each__register__in__testbank, .num = 1, .array_idx = 0, .array_size = 1}, NULL, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static struct _memo_bank___reginfo_table _tmp; &_tmp; }), ({static struct _memo_bank___sorted_regs _tmp; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static int _tmp __attribute__((aligned(2))); _tmp = (int32 )14LL; &_tmp; }), NULL, NULL, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )238ULL; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "testbank"; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL, NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }), testbank__transaction_access__trampoline_from_bank, NULL, NULL, NULL, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL);
    _tinit_implement(&_tr_testbank_bank_instrumentation_subscribe__implement, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "bank_instrumentation_subscribe"; &_tmp; }));
    _tinit_implement(&_tr_testbank_instrumentation_order__implement, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "instrumentation_order"; &_tmp; }));
    _tinit_bank_io_memory(&_tr_testbank_io_memory__bank_io_memory, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "io_memory"; &_tmp; }));
    _tinit___implicit__init_val_hard_reset___init_val_soft_reset__register(&_tr_testbank_r____implicit__init_val_hard_reset___init_val_soft_reset__register, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "r"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "i"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "register testbank.r"; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static attr_attr_t _tmp __attribute__((aligned(2))); _tmp = (int32 )0x10001LL; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static uint32 _tmp __attribute__((aligned(2))); _tmp = (uint32 )0ULL; &_tmp; }), ({static conf_class_t **_tmp __attribute__((aligned(2))); _tmp = &_port_class_testbank; &_tmp; }), ({static _dml_attr_parent_obj_proxy_info_t _tmp __attribute__((aligned(2))); _tmp = (_dml_attr_parent_obj_proxy_info_t) { .valid = true,.is_bank = true, .is_array = false, .portname = "testbank" }; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )8ULL; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, NULL, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = 13ULL; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "r"; &_tmp; }), ({static uint64 _tmp __attribute__((aligned(2))); _tmp = 0ULL; &_tmp; }), NULL, NULL, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }), NULL, offsetof(test_t, testbank.r.val), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL, NULL);
    _tinit_implement(&_tr_testbank_register_view__implement, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "register_view"; &_tmp; }));
    _tinit_implement(&_tr_testbank_register_view_catalog__implement, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "register_view_catalog"; &_tmp; }));
    _tinit_implement(&_tr_testbank_register_view_read_only__implement, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "register_view_read_only"; &_tmp; }));
    _tinit_custom_time_event(&_tr_time_ev__custom_time_event, ({static event_class_t *const *_tmp __attribute__((aligned(2))); _tmp = &(_send_now_evclass_99); &_tmp; }), time_ev__destroy__trampoline_from__custom_event, time_ev__event__trampoline_from__custom_event, time_ev__get_event_info__trampoline_from__custom_event, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "time_ev"; &_tmp; }), time_ev__set_event_info__trampoline_from__custom_event, ({static char const *_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }));
    _tinit_implement(&_tr_tmp__implement, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "tmp"; &_tmp; }));
}
static void __attribute__((optimize("O0"))) _initialize_traits5(void)
{
    _tinit_transaction_access_bank(&_tr_transaction_access_bank__transaction_access_bank, offsetof(test_t, transaction_access_bank._after_read_callbacks), offsetof(test_t, transaction_access_bank._after_write_callbacks), offsetof(test_t, transaction_access_bank._before_read_callbacks), offsetof(test_t, transaction_access_bank._before_write_callbacks), offsetof(test_t, transaction_access_bank._cached_bank_obj), offsetof(test_t, transaction_access_bank._connections), (_each_in_param_t){.base_idx = _each__register__in__transaction_access_bank, .num = 1, .array_idx = 0, .array_size = 1}, NULL, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static struct _memo_bank___reginfo_table _tmp; &_tmp; }), ({static struct _memo_bank___sorted_regs _tmp; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), NULL, transaction_access_bank__io_memory_access__trampoline_from_bank, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "transaction_access_bank"; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL, NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }), transaction_access_bank__transaction_access__trampoline_from_bank, NULL, NULL, NULL, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), NULL);
    _tinit_implement(&_tr_transaction_access_bank_bank_instrumentation_subscribe__implement, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "bank_instrumentation_subscribe"; &_tmp; }));
    _tinit_implement(&_tr_transaction_access_bank_instrumentation_order__implement, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "instrumentation_order"; &_tmp; }));
    _tinit___implicit__init_val_hard_reset___init_val_soft_reset__register(&_tr_transaction_access_bank_r____implicit__init_val_hard_reset___init_val_soft_reset__register, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "r"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "i"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "register transaction_access_bank.r"; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static attr_attr_t _tmp __attribute__((aligned(2))); _tmp = (int32 )0x10001LL; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static uint32 _tmp __attribute__((aligned(2))); _tmp = (uint32 )0ULL; &_tmp; }), ({static conf_class_t **_tmp __attribute__((aligned(2))); _tmp = &_port_class_transaction_access_bank; &_tmp; }), ({static _dml_attr_parent_obj_proxy_info_t _tmp __attribute__((aligned(2))); _tmp = (_dml_attr_parent_obj_proxy_info_t) { .valid = true,.is_bank = true, .is_array = false, .portname = "transaction_access_bank" }; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )32ULL; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, NULL, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = 0xc0ffeeULL; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "r"; &_tmp; }), ({static uint64 _tmp __attribute__((aligned(2))); _tmp = 4ULL; &_tmp; }), NULL, NULL, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }), NULL, offsetof(test_t, transaction_access_bank.r.val), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL, NULL);
    _tinit_implement(&_tr_transaction_access_bank_register_view__implement, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "register_view"; &_tmp; }));
    _tinit_implement(&_tr_transaction_access_bank_register_view_catalog__implement, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "register_view_catalog"; &_tmp; }));
    _tinit_implement(&_tr_transaction_access_bank_register_view_read_only__implement, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "register_view_read_only"; &_tmp; }));
    _tinit_bank_transaction(&_tr_transaction_access_bank_transaction__bank_transaction, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "transaction"; &_tmp; }));
    _tinit_transaction_access_bank(&_tr_transaction_access_bank_compat__transaction_access_bank, offsetof(test_t, transaction_access_bank_compat._after_read_callbacks), offsetof(test_t, transaction_access_bank_compat._after_write_callbacks), offsetof(test_t, transaction_access_bank_compat._before_read_callbacks), offsetof(test_t, transaction_access_bank_compat._before_write_callbacks), offsetof(test_t, transaction_access_bank_compat._cached_bank_obj), offsetof(test_t, transaction_access_bank_compat._connections), (_each_in_param_t){.base_idx = _each__register__in__transaction_access_bank_compat, .num = 1, .array_idx = 0, .array_size = 1}, NULL, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static struct _memo_bank___reginfo_table _tmp; &_tmp; }), ({static struct _memo_bank___sorted_regs _tmp; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), NULL, transaction_access_bank_compat__io_memory_access__trampoline_from_bank, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "transaction_access_bank_compat"; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL, NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }), transaction_access_bank_compat__transaction_access__trampoline_from_bank, NULL, NULL, NULL, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), NULL);
    _tinit_implement(&_tr_transaction_access_bank_compat_bank_instrumentation_subscribe__implement, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "bank_instrumentation_subscribe"; &_tmp; }));
    _tinit_implement(&_tr_transaction_access_bank_compat_instrumentation_order__implement, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "instrumentation_order"; &_tmp; }));
    _tinit___implicit__init_val_hard_reset___init_val_soft_reset__register(&_tr_transaction_access_bank_compat_r____implicit__init_val_hard_reset___init_val_soft_reset__register, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "r"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "i"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "register transaction_access_bank_compat.r"; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static attr_attr_t _tmp __attribute__((aligned(2))); _tmp = (int32 )0x10001LL; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static uint32 _tmp __attribute__((aligned(2))); _tmp = (uint32 )0ULL; &_tmp; }), ({static conf_class_t **_tmp __attribute__((aligned(2))); _tmp = &_port_class_transaction_access_bank_compat; &_tmp; }), ({static _dml_attr_parent_obj_proxy_info_t _tmp __attribute__((aligned(2))); _tmp = (_dml_attr_parent_obj_proxy_info_t) { .valid = true,.is_bank = true, .is_array = false, .portname = "transaction_access_bank_compat" }; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )32ULL; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, NULL, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = 0xc0ffeeULL; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "r"; &_tmp; }), ({static uint64 _tmp __attribute__((aligned(2))); _tmp = 4ULL; &_tmp; }), NULL, NULL, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }), NULL, offsetof(test_t, transaction_access_bank_compat.r.val), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL, NULL);
    _tinit_implement(&_tr_transaction_access_bank_compat_register_view__implement, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "register_view"; &_tmp; }));
    _tinit_implement(&_tr_transaction_access_bank_compat_register_view_catalog__implement, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "register_view_catalog"; &_tmp; }));
    _tinit_implement(&_tr_transaction_access_bank_compat_register_view_read_only__implement, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "register_view_read_only"; &_tmp; }));
    _tinit_bank_transaction(&_tr_transaction_access_bank_compat_transaction__bank_transaction, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "transaction"; &_tmp; }));
    _tinit_uint64_attr(&_tr_ua__uint64_attr, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "ua"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "i"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "Undocumented"; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static attr_attr_t _tmp __attribute__((aligned(2))); _tmp = (int32 )0x10001LL; &_tmp; }), ({static uint32 _tmp __attribute__((aligned(2))); _tmp = (uint32 )0ULL; &_tmp; }), ({static conf_class_t **_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }), ({static _dml_attr_parent_obj_proxy_info_t _tmp __attribute__((aligned(2))); _tmp = (_dml_attr_parent_obj_proxy_info_t) { .valid = false }; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = 0ULL; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "ua"; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL, NULL, offsetof(test_t, ua.val), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }));
    _tinit_uint64_cycle_event(&_tr_uint64_cycle_ev__uint64_cycle_event, ({static event_class_t *const *_tmp __attribute__((aligned(2))); _tmp = &(_send_now_evclass_118); &_tmp; }), uint64_cycle_ev__event__trampoline_from__uint64_event, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "uint64_cycle_ev"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }));
    _tinit_uint64_time_event(&_tr_uint64_time_ev__uint64_time_event, ({static event_class_t *const *_tmp __attribute__((aligned(2))); _tmp = &(_send_now_evclass_119); &_tmp; }), uint64_time_ev__event__trampoline_from__uint64_event, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "uint64_time_ev"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }));
    _tinit_write_only_attr(&_tr_woa__write_only_attr, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "woa"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "n"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "Undocumented"; &_tmp; }), ({static attr_attr_t _tmp __attribute__((aligned(2))); _tmp = (int32 )0x10004LL; &_tmp; }), ({static uint32 _tmp __attribute__((aligned(2))); _tmp = (uint32 )0ULL; &_tmp; }), ({static conf_class_t **_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }), ({static _dml_attr_parent_obj_proxy_info_t _tmp __attribute__((aligned(2))); _tmp = (_dml_attr_parent_obj_proxy_info_t) { .valid = false }; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "woa"; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), woa__set__trampoline_from_attribute, NULL, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }));
}
static void __attribute__((optimize("O0"))) _initialize_traits(void)
{
    _initialize_traits0();
    _initialize_traits1();
    _initialize_traits2();
    _initialize_traits3();
    _initialize_traits4();
    _initialize_traits5();
}
static const uint32 _each__init__in__dev UNUSED = 0;
static const uint32 _each__init__in__field_regs_r4 UNUSED = 21;
static const uint32 _each__init__in__field_regs_r5 UNUSED = 22;
static const uint32 _each__init__in__regs_r2 UNUSED = 23;
static const uint32 _each__init__in__regs_with_saved_r2 UNUSED = 24;
static const _vtable_list_t _each__init[25] UNUSED = {
    {&_tr_ba__bool_attr.init, 1, 6},
    {&_tr_fa__double_attr.init, 1, 15},
    {&_tr_field_regs_r4____implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field._init_val_hard_reset.init_val.init, 1, 20},
    {&_tr_field_regs_r5____implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field._init_val_hard_reset.init_val.init, 1, 22},
    {&_tr_field_regs_r6____implicit__init_val_hard_reset___init_val_soft_reset__register._init_val_hard_reset.init_val.init, 1, 23},
    {&_tr_ia__int64_attr.init, 1, 28},
    {&_tr_io_memory_access_bank_r____implicit__init_val_hard_reset___init_val_soft_reset__register._init_val_hard_reset.init_val.init, 1, 33},
    {&_tr_io_memory_access_bank_compat_r____implicit__init_val_hard_reset___init_val_soft_reset__register._init_val_hard_reset.init_val.init, 1, 41},
    {&_tr_len_compat_testbank_g_r____implicit__init_val_hard_reset___init_val_soft_reset__register._init_val_hard_reset.init_val.init, 2, 47},
    {&_tr_len_compat_testbank_g_r2____implicit__init_val_hard_reset___init_val_soft_reset__register._init_val_hard_reset.init_val.init, 4, 48},
    {&_tr_len_compat_testbank_r____implicit__init_val_hard_reset___init_val_soft_reset__register._init_val_hard_reset.init_val.init, 1, 52},
    {&_tr_regs_r____implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read__write._init_val_hard_reset.init_val.init, 1, 69},
    {&_tr_regs_r2____implicit__init_val_hard_reset___init_val_soft_reset__register__unified_get__unified_set._init_val_hard_reset.init_val.init, 1, 71},
    {&_tr_regs_r3____implicit__init_val_hard_reset___init_val_soft_reset__register__unified_hard_reset__unified_soft_reset._init_val_hard_reset.init_val.init, 1, 72},
    {&_tr_regs_r4____implicit__init_val_hard_reset___init_val_soft_reset__register__soft_reset_val._init_val_hard_reset.init_val.init, 1, 73},
    {&_tr_regs_with_saved_r1____implicit__init_val_hard_reset___init_val_soft_reset__register._init_val_hard_reset.init_val.init, 1, 81},
    {&_tr_regs_with_saved_r2____implicit__init_val_hard_reset___init_val_soft_reset__register._init_val_hard_reset.init_val.init, 1, 83},
    {&_tr_testbank_r____implicit__init_val_hard_reset___init_val_soft_reset__register._init_val_hard_reset.init_val.init, 1, 94},
    {&_tr_transaction_access_bank_r____implicit__init_val_hard_reset___init_val_soft_reset__register._init_val_hard_reset.init_val.init, 1, 103},
    {&_tr_transaction_access_bank_compat_r____implicit__init_val_hard_reset___init_val_soft_reset__register._init_val_hard_reset.init_val.init, 1, 111},
    {&_tr_ua__uint64_attr.init, 1, 117},
    {&_tr_field_regs_r4_f____implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read._init_val_hard_reset.init_val.init, 1, 19},
    {&_tr_field_regs_r5_f____implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__write._init_val_hard_reset.init_val.init, 1, 21},
    {&_tr_regs_r2_f____implicit__get_field___init_val_hard_reset___init_val_soft_reset___set_field__field__unified_get__unified_set._init_val_hard_reset.init_val.init, 1, 70},
    {&_tr_regs_with_saved_r2_f____implicit__init_val_hard_reset___init_val_soft_reset__field._init_val_hard_reset.init_val.init, 1, 82}
};
static const _vtable_list_t *const _each__post_init UNUSED = NULL;
static const _vtable_list_t *const _each__destroy UNUSED = NULL;
static const uint32 _each__hard_reset__in__dev UNUSED = 0;
static const uint32 _each__hard_reset__in__field_regs_r4 UNUSED = 18;
static const uint32 _each__hard_reset__in__field_regs_r5 UNUSED = 19;
static const uint32 _each__hard_reset__in__regs_r2 UNUSED = 20;
static const uint32 _each__hard_reset__in__regs_with_saved_r2 UNUSED = 21;
static const _vtable_list_t _each__hard_reset[22] UNUSED = {
    {&_tr_field_regs_r4____implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field._init_val_hard_reset._hard_reset, 1, 20},
    {&_tr_field_regs_r5____implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field._init_val_hard_reset._hard_reset, 1, 22},
    {&_tr_field_regs_r6____implicit__init_val_hard_reset___init_val_soft_reset__register._init_val_hard_reset._hard_reset, 1, 23},
    {&_tr_io_memory_access_bank_r____implicit__init_val_hard_reset___init_val_soft_reset__register._init_val_hard_reset._hard_reset, 1, 33},
    {&_tr_io_memory_access_bank_compat_r____implicit__init_val_hard_reset___init_val_soft_reset__register._init_val_hard_reset._hard_reset, 1, 41},
    {&_tr_len_compat_testbank_g_r____implicit__init_val_hard_reset___init_val_soft_reset__register._init_val_hard_reset._hard_reset, 2, 47},
    {&_tr_len_compat_testbank_g_r2____implicit__init_val_hard_reset___init_val_soft_reset__register._init_val_hard_reset._hard_reset, 4, 48},
    {&_tr_len_compat_testbank_r____implicit__init_val_hard_reset___init_val_soft_reset__register._init_val_hard_reset._hard_reset, 1, 52},
    {&_tr_overridden_bank____implicit_unified_hard_reset__unified_soft_reset.unified_hard_reset._hard_reset, 1, 63},
    {&_tr_regs_r____implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read__write._init_val_hard_reset._hard_reset, 1, 69},
    {&_tr_regs_r2____implicit__init_val_hard_reset___init_val_soft_reset__register__unified_get__unified_set._init_val_hard_reset._hard_reset, 1, 71},
    {&_tr_regs_r3____implicit__init_val_hard_reset___init_val_soft_reset__register__unified_hard_reset__unified_soft_reset._init_val_hard_reset._hard_reset, 1, 72},
    {&_tr_regs_r4____implicit__init_val_hard_reset___init_val_soft_reset__register__soft_reset_val._init_val_hard_reset._hard_reset, 1, 73},
    {&_tr_regs_with_saved_r1____implicit__init_val_hard_reset___init_val_soft_reset__register._init_val_hard_reset._hard_reset, 1, 81},
    {&_tr_regs_with_saved_r2____implicit__init_val_hard_reset___init_val_soft_reset__register._init_val_hard_reset._hard_reset, 1, 83},
    {&_tr_testbank_r____implicit__init_val_hard_reset___init_val_soft_reset__register._init_val_hard_reset._hard_reset, 1, 94},
    {&_tr_transaction_access_bank_r____implicit__init_val_hard_reset___init_val_soft_reset__register._init_val_hard_reset._hard_reset, 1, 103},
    {&_tr_transaction_access_bank_compat_r____implicit__init_val_hard_reset___init_val_soft_reset__register._init_val_hard_reset._hard_reset, 1, 111},
    {&_tr_field_regs_r4_f____implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read._init_val_hard_reset._hard_reset, 1, 19},
    {&_tr_field_regs_r5_f____implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__write._init_val_hard_reset._hard_reset, 1, 21},
    {&_tr_regs_r2_f____implicit__get_field___init_val_hard_reset___init_val_soft_reset___set_field__field__unified_get__unified_set._init_val_hard_reset._hard_reset, 1, 70},
    {&_tr_regs_with_saved_r2_f____implicit__init_val_hard_reset___init_val_soft_reset__field._init_val_hard_reset._hard_reset, 1, 82}
};
static const uint32 _each__soft_reset__in__dev UNUSED = 0;
static const uint32 _each__soft_reset__in__field_regs_r4 UNUSED = 18;
static const uint32 _each__soft_reset__in__field_regs_r5 UNUSED = 19;
static const uint32 _each__soft_reset__in__regs_r2 UNUSED = 20;
static const uint32 _each__soft_reset__in__regs_with_saved_r2 UNUSED = 21;
static const _vtable_list_t _each__soft_reset[22] UNUSED = {
    {&_tr_field_regs_r4____implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field._init_val_soft_reset._soft_reset, 1, 20},
    {&_tr_field_regs_r5____implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field._init_val_soft_reset._soft_reset, 1, 22},
    {&_tr_field_regs_r6____implicit__init_val_hard_reset___init_val_soft_reset__register._init_val_soft_reset._soft_reset, 1, 23},
    {&_tr_io_memory_access_bank_r____implicit__init_val_hard_reset___init_val_soft_reset__register._init_val_soft_reset._soft_reset, 1, 33},
    {&_tr_io_memory_access_bank_compat_r____implicit__init_val_hard_reset___init_val_soft_reset__register._init_val_soft_reset._soft_reset, 1, 41},
    {&_tr_len_compat_testbank_g_r____implicit__init_val_hard_reset___init_val_soft_reset__register._init_val_soft_reset._soft_reset, 2, 47},
    {&_tr_len_compat_testbank_g_r2____implicit__init_val_hard_reset___init_val_soft_reset__register._init_val_soft_reset._soft_reset, 4, 48},
    {&_tr_len_compat_testbank_r____implicit__init_val_hard_reset___init_val_soft_reset__register._init_val_soft_reset._soft_reset, 1, 52},
    {&_tr_overridden_bank____implicit_unified_hard_reset__unified_soft_reset.unified_soft_reset._soft_reset, 1, 63},
    {&_tr_regs_r____implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read__write._init_val_soft_reset._soft_reset, 1, 69},
    {&_tr_regs_r2____implicit__init_val_hard_reset___init_val_soft_reset__register__unified_get__unified_set._init_val_soft_reset._soft_reset, 1, 71},
    {&_tr_regs_r3____implicit__init_val_hard_reset___init_val_soft_reset__register__unified_hard_reset__unified_soft_reset._init_val_soft_reset._soft_reset, 1, 72},
    {&_tr_regs_r4____implicit__init_val_hard_reset___init_val_soft_reset__register__soft_reset_val._init_val_soft_reset._soft_reset, 1, 73},
    {&_tr_regs_with_saved_r1____implicit__init_val_hard_reset___init_val_soft_reset__register._init_val_soft_reset._soft_reset, 1, 81},
    {&_tr_regs_with_saved_r2____implicit__init_val_hard_reset___init_val_soft_reset__register._init_val_soft_reset._soft_reset, 1, 83},
    {&_tr_testbank_r____implicit__init_val_hard_reset___init_val_soft_reset__register._init_val_soft_reset._soft_reset, 1, 94},
    {&_tr_transaction_access_bank_r____implicit__init_val_hard_reset___init_val_soft_reset__register._init_val_soft_reset._soft_reset, 1, 103},
    {&_tr_transaction_access_bank_compat_r____implicit__init_val_hard_reset___init_val_soft_reset__register._init_val_soft_reset._soft_reset, 1, 111},
    {&_tr_field_regs_r4_f____implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read._init_val_soft_reset._soft_reset, 1, 19},
    {&_tr_field_regs_r5_f____implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__write._init_val_soft_reset._soft_reset, 1, 21},
    {&_tr_regs_r2_f____implicit__get_field___init_val_hard_reset___init_val_soft_reset___set_field__field__unified_get__unified_set._init_val_soft_reset._soft_reset, 1, 70},
    {&_tr_regs_with_saved_r2_f____implicit__init_val_hard_reset___init_val_soft_reset__field._init_val_soft_reset._soft_reset, 1, 82}
};
static const uint32 _each__register__in__field_regs UNUSED = 0;
static const uint32 _each__register__in__io_memory_access_bank UNUSED = 3;
static const uint32 _each__register__in__io_memory_access_bank_compat UNUSED = 4;
static const uint32 _each__register__in__len_compat_testbank UNUSED = 5;
static const uint32 _each__register__in__regs UNUSED = 8;
static const uint32 _each__register__in__regs_with_saved UNUSED = 12;
static const uint32 _each__register__in__testbank UNUSED = 14;
static const uint32 _each__register__in__transaction_access_bank UNUSED = 15;
static const uint32 _each__register__in__transaction_access_bank_compat UNUSED = 16;
static const _vtable_list_t _each__register[17] UNUSED = {
    {&_tr_field_regs_r4____implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field._reg_read_as_field._register, 1, 20},
    {&_tr_field_regs_r5____implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field._reg_write_as_field._register, 1, 22},
    {&_tr_field_regs_r6____implicit__init_val_hard_reset___init_val_soft_reset__register._register, 1, 23},
    {&_tr_io_memory_access_bank_r____implicit__init_val_hard_reset___init_val_soft_reset__register._register, 1, 33},
    {&_tr_io_memory_access_bank_compat_r____implicit__init_val_hard_reset___init_val_soft_reset__register._register, 1, 41},
    {&_tr_len_compat_testbank_g_r____implicit__init_val_hard_reset___init_val_soft_reset__register._register, 2, 47},
    {&_tr_len_compat_testbank_g_r2____implicit__init_val_hard_reset___init_val_soft_reset__register._register, 4, 48},
    {&_tr_len_compat_testbank_r____implicit__init_val_hard_reset___init_val_soft_reset__register._register, 1, 52},
    {&_tr_regs_r____implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read__write._reg_read_as_field._register, 1, 69},
    {&_tr_regs_r2____implicit__init_val_hard_reset___init_val_soft_reset__register__unified_get__unified_set._register, 1, 71},
    {&_tr_regs_r3____implicit__init_val_hard_reset___init_val_soft_reset__register__unified_hard_reset__unified_soft_reset._register, 1, 72},
    {&_tr_regs_r4____implicit__init_val_hard_reset___init_val_soft_reset__register__soft_reset_val._register, 1, 73},
    {&_tr_regs_with_saved_r1____implicit__init_val_hard_reset___init_val_soft_reset__register._register, 1, 81},
    {&_tr_regs_with_saved_r2____implicit__init_val_hard_reset___init_val_soft_reset__register._register, 1, 83},
    {&_tr_testbank_r____implicit__init_val_hard_reset___init_val_soft_reset__register._register, 1, 94},
    {&_tr_transaction_access_bank_r____implicit__init_val_hard_reset___init_val_soft_reset__register._register, 1, 103},
    {&_tr_transaction_access_bank_compat_r____implicit__init_val_hard_reset___init_val_soft_reset__register._register, 1, 111}
};
static const uint32 _each__field__in__field_regs_r4 UNUSED = 0;
static const uint32 _each__field__in__field_regs_r5 UNUSED = 1;
static const uint32 _each__field__in__regs_r2 UNUSED = 2;
static const uint32 _each__field__in__regs_with_saved_r2 UNUSED = 3;
static const _vtable_list_t _each__field[4] UNUSED = {
    {&_tr_field_regs_r4_f____implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read.field, 1, 19},
    {&_tr_field_regs_r5_f____implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__write.field, 1, 21},
    {&_tr_regs_r2_f____implicit__get_field___init_val_hard_reset___init_val_soft_reset___set_field__field__unified_get__unified_set.field, 1, 70},
    {&_tr_regs_with_saved_r2_f____implicit__init_val_hard_reset___init_val_soft_reset__field.field, 1, 82}
};
static const uint32 _each___get_field__in__regs_r2 UNUSED = 0;
static const _vtable_list_t _each___get_field[1] UNUSED = {
    {&_tr_regs_r2_f____implicit__get_field___init_val_hard_reset___init_val_soft_reset___set_field__field__unified_get__unified_set._get_field, 1, 70}
};
static const uint32 _each___set_field__in__regs_r2 UNUSED = 0;
static const _vtable_list_t _each___set_field[1] UNUSED = {
    {&_tr_regs_r2_f____implicit__get_field___init_val_hard_reset___init_val_soft_reset___set_field__field__unified_get__unified_set._set_field, 1, 70}
};
static const uint32 _each___read_field__in__field_regs_r4 UNUSED = 0;
static const uint32 _each___read_field__in__field_regs_r5 UNUSED = 1;
static const _vtable_list_t _each___read_field[2] UNUSED = {
    {&_tr_field_regs_r4_f____implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read._read_field, 1, 19},
    {&_tr_field_regs_r5_f____implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__write._read_field, 1, 21}
};
static const uint32 _each___write_field__in__field_regs_r4 UNUSED = 0;
static const uint32 _each___write_field__in__field_regs_r5 UNUSED = 1;
static const _vtable_list_t _each___write_field[2] UNUSED = {
    {&_tr_field_regs_r4_f____implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read._write_field, 1, 19},
    {&_tr_field_regs_r5_f____implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__write._write_field, 1, 21}
};
static const uint32 _each__function_mapped_bank__in__dev UNUSED = 0;
static const _vtable_list_t _each__function_mapped_bank[1] UNUSED = {
    {&_tr_testbank____implicit_function_mapped_bank__miss_pattern_bank.function_mapped_bank, 1, 98}
};
static const uint32 _each___conf_attribute__in__dev UNUSED = 0;
static const _vtable_list_t _each___conf_attribute[24] UNUSED = {
    {&_tr_ba__bool_attr.attribute._conf_attribute, 1, 6},
    {&_tr_fa__double_attr.attribute._conf_attribute, 1, 15},
    {&_tr_field_regs_r4____implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field._reg_read_as_field._register._conf_attribute, 1, 20},
    {&_tr_field_regs_r5____implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field._reg_write_as_field._register._conf_attribute, 1, 22},
    {&_tr_field_regs_r6____implicit__init_val_hard_reset___init_val_soft_reset__register._register._conf_attribute, 1, 23},
    {&_tr_ia__int64_attr.attribute._conf_attribute, 1, 28},
    {&_tr_io_memory_access_bank_r____implicit__init_val_hard_reset___init_val_soft_reset__register._register._conf_attribute, 1, 33},
    {&_tr_io_memory_access_bank_compat_r____implicit__init_val_hard_reset___init_val_soft_reset__register._register._conf_attribute, 1, 41},
    {&_tr_len_compat_testbank_g_r____implicit__init_val_hard_reset___init_val_soft_reset__register._register._conf_attribute, 2, 47},
    {&_tr_len_compat_testbank_g_r2____implicit__init_val_hard_reset___init_val_soft_reset__register._register._conf_attribute, 4, 48},
    {&_tr_len_compat_testbank_r____implicit__init_val_hard_reset___init_val_soft_reset__register._register._conf_attribute, 1, 52},
    {&_tr_pa__pseudo_attr.attribute._conf_attribute, 1, 65},
    {&_tr_regs_r____implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read__write._reg_read_as_field._register._conf_attribute, 1, 69},
    {&_tr_regs_r2____implicit__init_val_hard_reset___init_val_soft_reset__register__unified_get__unified_set._register._conf_attribute, 1, 71},
    {&_tr_regs_r3____implicit__init_val_hard_reset___init_val_soft_reset__register__unified_hard_reset__unified_soft_reset._register._conf_attribute, 1, 72},
    {&_tr_regs_r4____implicit__init_val_hard_reset___init_val_soft_reset__register__soft_reset_val._register._conf_attribute, 1, 73},
    {&_tr_regs_with_saved_r1____implicit__init_val_hard_reset___init_val_soft_reset__register._register._conf_attribute, 1, 81},
    {&_tr_regs_with_saved_r2____implicit__init_val_hard_reset___init_val_soft_reset__register._register._conf_attribute, 1, 83},
    {&_tr_roa__read_only_attr.pseudo_attr.attribute._conf_attribute, 1, 88},
    {&_tr_testbank_r____implicit__init_val_hard_reset___init_val_soft_reset__register._register._conf_attribute, 1, 94},
    {&_tr_transaction_access_bank_r____implicit__init_val_hard_reset___init_val_soft_reset__register._register._conf_attribute, 1, 103},
    {&_tr_transaction_access_bank_compat_r____implicit__init_val_hard_reset___init_val_soft_reset__register._register._conf_attribute, 1, 111},
    {&_tr_ua__uint64_attr.attribute._conf_attribute, 1, 117},
    {&_tr_woa__write_only_attr.pseudo_attr.attribute._conf_attribute, 1, 120}
};
static const _vtable_list_t *const _each__inline_def UNUSED = NULL;
static const _vtable_list_t *const _each__name UNUSED = NULL;
static const _vtable_list_t *const _each___qname UNUSED = NULL;
static const _vtable_list_t *const _each__desc UNUSED = NULL;
static const _vtable_list_t *const _each__documentation UNUSED = NULL;
static const _vtable_list_t *const _each__limitations UNUSED = NULL;
static const _vtable_list_t *const _each__object UNUSED = NULL;
static const _vtable_list_t *const _each__implement UNUSED = NULL;
static const _vtable_list_t *const _each__bank_transaction UNUSED = NULL;
static const _vtable_list_t *const _each__bank_io_memory UNUSED = NULL;
static const _vtable_list_t *const _each__shown_desc UNUSED = NULL;
static const _vtable_list_t *const _each__bank UNUSED = NULL;
static const _vtable_list_t *const _each__bank_obj UNUSED = NULL;
static const _vtable_list_t *const _each__group UNUSED = NULL;
static const _vtable_list_t *const _each__get_val UNUSED = NULL;
static const _vtable_list_t *const _each___get UNUSED = NULL;
static const _vtable_list_t *const _each__get UNUSED = NULL;
static const _vtable_list_t *const _each__set_val UNUSED = NULL;
static const _vtable_list_t *const _each___set UNUSED = NULL;
static const _vtable_list_t *const _each__set UNUSED = NULL;
static const _vtable_list_t *const _each___bitsize UNUSED = NULL;
static const _vtable_list_t *const _each__read_register UNUSED = NULL;
static const _vtable_list_t *const _each__write_register UNUSED = NULL;
static const _vtable_list_t *const _each__init_val UNUSED = NULL;
static const _vtable_list_t *const _each___init_val_soft_reset UNUSED = NULL;
static const _vtable_list_t *const _each__port UNUSED = NULL;
static const _vtable_list_t *const _each__sreset UNUSED = NULL;
static const _vtable_list_t *const _each___init_val_hard_reset UNUSED = NULL;
static const _vtable_list_t *const _each__hreset UNUSED = NULL;
static const _vtable_list_t *const _each__device UNUSED = NULL;
static const _vtable_list_t *const _each__attribute UNUSED = NULL;
static const _vtable_list_t *const _each__pseudo_attr UNUSED = NULL;
static const _vtable_list_t *const _each__write_only_attr UNUSED = NULL;
static const _vtable_list_t *const _each__read_only_attr UNUSED = NULL;
static const _vtable_list_t *const _each__double_attr UNUSED = NULL;
static const _vtable_list_t *const _each__bool_attr UNUSED = NULL;
static const _vtable_list_t *const _each__uint64_attr UNUSED = NULL;
static const _vtable_list_t *const _each__int64_attr UNUSED = NULL;
static const _vtable_list_t *const _each__event UNUSED = NULL;
static const _vtable_list_t *const _each___event UNUSED = NULL;
static const _vtable_list_t *const _each___custom_event UNUSED = NULL;
static const _vtable_list_t *const _each___cycle_event UNUSED = NULL;
static const _vtable_list_t *const _each__custom_cycle_event UNUSED = NULL;
static const _vtable_list_t *const _each___time_event UNUSED = NULL;
static const _vtable_list_t *const _each__custom_time_event UNUSED = NULL;
static const _vtable_list_t *const _each___uint64_event UNUSED = NULL;
static const _vtable_list_t *const _each__uint64_cycle_event UNUSED = NULL;
static const _vtable_list_t *const _each__uint64_time_event UNUSED = NULL;
static const _vtable_list_t *const _each___simple_event UNUSED = NULL;
static const _vtable_list_t *const _each__simple_cycle_event UNUSED = NULL;
static const _vtable_list_t *const _each__simple_time_event UNUSED = NULL;
static const _vtable_list_t *const _each__function_io_memory UNUSED = NULL;
static const _vtable_list_t *const _each__track_state UNUSED = NULL;
static const _vtable_list_t *const _each__unified_hard_reset UNUSED = NULL;
static const _vtable_list_t *const _each__unified_soft_reset UNUSED = NULL;
static const _vtable_list_t *const _each__miss_pattern_bank UNUSED = NULL;
static const _vtable_list_t *const _each___lsb UNUSED = NULL;
static const _vtable_list_t *const _each__transaction_access_bank UNUSED = NULL;
static const _vtable_list_t *const _each__dml12_compat_io_memory_access UNUSED = NULL;
static const _vtable_list_t *const _each__io_memory_access_bank UNUSED = NULL;
static const _vtable_list_t *const _each__dml12_compat_read_register UNUSED = NULL;
static const _vtable_list_t *const _each__dml12_compat_write_register UNUSED = NULL;
static const _vtable_list_t *const _each__dml12_compat_read_field UNUSED = NULL;
static const _vtable_list_t *const _each__read_field UNUSED = NULL;
static const _vtable_list_t *const _each__write_field UNUSED = NULL;
static const _vtable_list_t *const _each__write UNUSED = NULL;
static const _vtable_list_t *const _each__dml12_compat_write_field UNUSED = NULL;
static const _vtable_list_t *const _each__read UNUSED = NULL;
static const _vtable_list_t *const _each__soft_reset_val UNUSED = NULL;
static const _vtable_list_t *const _each__unified_get UNUSED = NULL;
static const _vtable_list_t *const _each__unified_set UNUSED = NULL;
static const _vtable_list_t *const _each__common UNUSED = NULL;
static const _vtable_list_t *const _each___reg_or_field UNUSED = NULL;
static const _vtable_list_t *const _each__read_only UNUSED = NULL;
static const _vtable_list_t *const _each___reg_write_as_field UNUSED = NULL;
static const _vtable_list_t *const _each___reg_read_as_field UNUSED = NULL;
static const _vtable_list_t *const _each__nothrowing UNUSED = NULL;
static const _vtable_list_t *const _each__t UNUSED = NULL;
static const _vtable_list_t *const _each__name_shared UNUSED = NULL;
static const _vtable_list_t *const _each__shown_desc_shared UNUSED = NULL;
static const _vtable_list_t *const _each__miss_pattern_shared UNUSED = NULL;
static const _vtable_list_t *const _each__function_shared UNUSED = NULL;
static const _vtable_list_t *const _each__power_on_reset UNUSED = NULL;
static const _vtable_list_t *const _each___init_val_power_on_reset UNUSED = NULL;
static const _vtable_list_t *const _each__poreset UNUSED = NULL;
static const _vtable_list_t *const _each__ignore_write UNUSED = NULL;
static const _vtable_list_t *const _each__read_zero UNUSED = NULL;
static const _vtable_list_t *const _each__write_only UNUSED = NULL;
static const _vtable_list_t *const _each___simple_write UNUSED = NULL;
static const _vtable_list_t *const _each__write_1_clears UNUSED = NULL;
static const _vtable_list_t *const _each__clear_on_read UNUSED = NULL;
static const _vtable_list_t *const _each__write_1_only UNUSED = NULL;
static const _vtable_list_t *const _each__write_0_only UNUSED = NULL;
static const _vtable_list_t *const _each__read_constant UNUSED = NULL;
static const _vtable_list_t *const _each__no_reset UNUSED = NULL;
static const _vtable_list_t *const _each__constant UNUSED = NULL;
static const _vtable_list_t *const _each__silent_constant UNUSED = NULL;
static const _vtable_list_t *const _each__zeros UNUSED = NULL;
static const _vtable_list_t *const _each__ones UNUSED = NULL;
static const _vtable_list_t *const _each__ignore UNUSED = NULL;
static const _vtable_list_t *const _each__reserved UNUSED = NULL;
static const _vtable_list_t *const _each___log_unimpl_read UNUSED = NULL;
static const _vtable_list_t *const _each___log_unimpl_write UNUSED = NULL;
static const _vtable_list_t *const _each__unimpl UNUSED = NULL;
static const _vtable_list_t *const _each__read_unimpl UNUSED = NULL;
static const _vtable_list_t *const _each__write_unimpl UNUSED = NULL;
static const _vtable_list_t *const _each__silent_unimpl UNUSED = NULL;
static const _vtable_list_t *const _each__undocumented UNUSED = NULL;
static const _vtable_list_t *const _each__unmapped UNUSED = NULL;
static const _vtable_list_t *const _each__sticky UNUSED = NULL;
static const _vtable_list_t *const _each__design_limitation UNUSED = NULL;
static const _vtable_list_t *const _each__interface UNUSED = NULL;
static const _vtable_list_t *const _each__connect UNUSED = NULL;
static const _vtable_list_t *const _each__map_target UNUSED = NULL;
static const _vtable_list_t *const _each__signal_port UNUSED = NULL;
static const _vtable_list_t *const _each__signal_connect UNUSED = NULL;
static const _vtable_list_t *const _each__init_as_subobj UNUSED = NULL;
static const _vtable_list_t *const _each__subdevice UNUSED = NULL;
static const _vtable_list_t *const _each____implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field UNUSED = NULL;
static const _vtable_list_t *const _each____implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read UNUSED = NULL;
static const _vtable_list_t *const _each____implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field UNUSED = NULL;
static const _vtable_list_t *const _each____implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__write UNUSED = NULL;
static const _vtable_list_t *const _each____implicit__init_val_hard_reset___init_val_soft_reset__register UNUSED = NULL;
static const _vtable_list_t *const _each____implicit_unified_hard_reset__unified_soft_reset UNUSED = NULL;
static const _vtable_list_t *const _each____implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read__write UNUSED = NULL;
static const _vtable_list_t *const _each____implicit__init_val_hard_reset___init_val_soft_reset__register__unified_get__unified_set UNUSED = NULL;
static const _vtable_list_t *const _each____implicit__get_field___init_val_hard_reset___init_val_soft_reset___set_field__field__unified_get__unified_set UNUSED = NULL;
static const _vtable_list_t *const _each____implicit__init_val_hard_reset___init_val_soft_reset__register__unified_hard_reset__unified_soft_reset UNUSED = NULL;
static const _vtable_list_t *const _each____implicit__init_val_hard_reset___init_val_soft_reset__register__soft_reset_val UNUSED = NULL;
static const _vtable_list_t *const _each____implicit__init_val_hard_reset___init_val_soft_reset__field UNUSED = NULL;
static const _vtable_list_t *const _each____implicit_function_mapped_bank__miss_pattern_bank UNUSED = NULL;
static void _initialize_typeseq_after_on_hook_hts(void)
{
}
static attr_value_t _DML_get_hook_attr(conf_object_t *obj, lang_void *hook_access)
{
    _dml_hook_aux_info_t *acc = (_dml_hook_aux_info_t *) hook_access;
    _dml_hook_get_set_aux_data_t data = {
        &_typeseq_after_on_hook_hts[acc->typeseq_uniq],
        &_id_info_ht, _id_infos };
    _id_info_t info = _hook_id_infos[acc->hook_id - 1];
    uint32 dimension_strides[info.dimensions];
    _DML_init_dimension_strides_from_dimsizes(
        dimension_strides, info.dimsizes, info.dimensions,
        sizeof(_dml_hook_t));

    attr_value_t val = _get_device_member((char *)obj + acc->device_offset,
                                          info.dimsizes,
                                          dimension_strides,
                                          info.dimensions,
                                          _DML_get_single_hook_attr,
                                          (uintptr_t) &data);
    return val;
}
static set_error_t _DML_set_hook_attr(conf_object_t *obj, attr_value_t *val, lang_void *hook_access)
{
    _dml_hook_aux_info_t *acc = (_dml_hook_aux_info_t *) hook_access;
    _dml_hook_get_set_aux_data_t data = {
        &_typeseq_after_on_hook_hts[acc->typeseq_uniq],
        &_id_info_ht, _id_infos };
    _id_info_t info = _hook_id_infos[acc->hook_id - 1];
    uint32 dimension_strides[info.dimensions];
    _DML_init_dimension_strides_from_dimsizes(
        dimension_strides, info.dimsizes, info.dimensions,
        sizeof(_dml_hook_t));
    set_error_t error = _set_device_member(*val,
                                           (char *)obj + acc->device_offset,
                                           info.dimsizes,
                                           dimension_strides,
                                           info.dimensions,
                                           _DML_set_single_hook_attr,
                                           (uintptr_t) &data);
    return error;
}
static attr_value_t _DML_get_port_hook_attr(conf_object_t *_portobj, lang_void *hook_access)
{
    _port_object_t *portobj = (_port_object_t *)_portobj;
    conf_object_t *obj = portobj->dev;
    _dml_hook_aux_info_t *acc = (_dml_hook_aux_info_t *) hook_access;
    _dml_hook_get_set_aux_data_t data = {
        &_typeseq_after_on_hook_hts[acc->typeseq_uniq],
        &_id_info_ht, _id_infos };
    _id_info_t info = _hook_id_infos[acc->hook_id - 1];
    uint32 dimension_strides[info.dimensions];
    _DML_init_dimension_strides_from_dimsizes(
        dimension_strides, info.dimsizes, info.dimensions,
        sizeof(_dml_hook_t));
    char *ptr = (char *)obj + acc->device_offset;
    for (int i = 0; i < portobj->ndims; ++i) {
            ptr += portobj->indices[i] * dimension_strides[i];
    }


    attr_value_t val = _get_device_member(ptr,
                                          info.dimsizes + portobj->ndims,
                                          dimension_strides + portobj->ndims,
                                          info.dimensions - portobj->ndims,
                                          _DML_get_single_hook_attr,
                                          (uintptr_t) &data);
    return val;
}
static set_error_t _DML_set_port_hook_attr(conf_object_t *_portobj, attr_value_t *val, lang_void *hook_access)
{
    _port_object_t *portobj = (_port_object_t *)_portobj;
    conf_object_t *obj = portobj->dev;
    _dml_hook_aux_info_t *acc = (_dml_hook_aux_info_t *) hook_access;
    _dml_hook_get_set_aux_data_t data = {
        &_typeseq_after_on_hook_hts[acc->typeseq_uniq],
        &_id_info_ht, _id_infos };
    _id_info_t info = _hook_id_infos[acc->hook_id - 1];
    uint32 dimension_strides[info.dimensions];
    _DML_init_dimension_strides_from_dimsizes(
        dimension_strides, info.dimsizes, info.dimensions,
        sizeof(_dml_hook_t));
    char *ptr = (char *)obj + acc->device_offset;
    for (int i = 0; i < portobj->ndims; ++i) {
            ptr += portobj->indices[i] * dimension_strides[i];
    }
    set_error_t error = _set_device_member(*val,
                                           ptr,
                                           info.dimsizes + portobj->ndims,
                                           dimension_strides + portobj->ndims,
                                           info.dimensions - portobj->ndims,
                                           _DML_set_single_hook_attr,
                                           (uintptr_t) &data);
    return error;
}
static attr_value_t _simple_event_only_domains_get_value(conf_object_t *_obj, lang_void *data)
{
    return _serialize_simple_event_data(0, NULL, _id_infos, (_simple_event_data_t *)data);
}

static lang_void *_simple_event_only_domains_set_value(conf_object_t *_obj, attr_value_t val)
{
    _simple_event_data_t *out;
    set_error_t error = _deserialize_simple_event_data(NULL, 0, 0, NULL, &_id_info_ht, val, &out);
    if (error != Sim_Set_Ok) {
        out = NULL;
    }
    return out;
}

static void _cancel_simple_delay_events(conf_object_t *_obj, conf_object_t *_clock, const _identity_t *_domain)
{
    int (*_pred)(lang_void *, lang_void *) UNUSED = _domain ? _simple_event_predicate : NULL;
}
static void _cancel_simple_events(conf_object_t *_obj, _identity_t _domain)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (!SIM_marked_for_deletion(_obj) && SIM_object_clock(_obj)) {
        _cancel_simple_delay_events(_obj, SIM_object_clock(_obj), &_domain);
        _cancel_simple_delay_events(_obj, SIM_picosecond_clock(_obj), &_domain);
    }
    _DML_cancel_afters_in_hook_queue(&_dev->h.queue, _domain, 0);
    _DML_cancel_afters_in_detached_hook_queues(_dev->_detached_hook_queue_stack, _domain);
}

static void _initialize_identity_ht(void)
{
    ht_insert_str(&_id_info_ht, "test", &_id_infos[0]);
    for (uint64 i = 0; i < 120; ++i) {
        ht_insert_str(&_id_info_ht, _id_infos[i].logname, &_id_infos[i]);
    }
    for (uint64 i = 0; i < 1; ++i) {
        ht_insert_str(&_hook_id_info_ht, _hook_id_infos[i].logname, &_hook_id_infos[i]);
    }
}
static void _register_events(conf_class_t *class)
{
    _send_now_evclass_14 = SIM_register_event("cycle_ev", class, 0, _DML_EV_cycle_ev____callback, _DML_EV_cycle_ev____destroy, _DML_EV_cycle_ev____get_event_info, _DML_EV_cycle_ev____set_event_info, _DML_EV_cycle_ev____describe_event);
    _send_now_evclass_89 = SIM_register_event("simple_cycle_ev", class, 0, _DML_EV_simple_cycle_ev____callback, _DML_EV_simple_cycle_ev____destroy, _DML_EV_simple_cycle_ev____get_event_info, _DML_EV_simple_cycle_ev____set_event_info, _DML_EV_simple_cycle_ev____describe_event);
    _send_now_evclass_90 = SIM_register_event("simple_time_ev", class, 0, _DML_EV_simple_time_ev____callback, _DML_EV_simple_time_ev____destroy, _DML_EV_simple_time_ev____get_event_info, _DML_EV_simple_time_ev____set_event_info, _DML_EV_simple_time_ev____describe_event);
    _send_now_evclass_99 = SIM_register_event("time_ev", class, 0, _DML_EV_time_ev____callback, _DML_EV_time_ev____destroy, _DML_EV_time_ev____get_event_info, _DML_EV_time_ev____set_event_info, _DML_EV_time_ev____describe_event);
    _send_now_evclass_118 = SIM_register_event("uint64_cycle_ev", class, 0, _DML_EV_uint64_cycle_ev____callback, _DML_EV_uint64_cycle_ev____destroy, _DML_EV_uint64_cycle_ev____get_event_info, _DML_EV_uint64_cycle_ev____set_event_info, _DML_EV_uint64_cycle_ev____describe_event);
    _send_now_evclass_119 = SIM_register_event("uint64_time_ev", class, 0, _DML_EV_uint64_time_ev____callback, _DML_EV_uint64_time_ev____destroy, _DML_EV_uint64_time_ev____get_event_info, _DML_EV_uint64_time_ev____set_event_info, _DML_EV_uint64_time_ev____describe_event);
}

static void _init_port_objs(test_t *_dev)
{
    _dev->HRESET._obj = _init_port_object(&_dev->obj, "port.HRESET", 0, NULL);
    _dev->SRESET._obj = _init_port_object(&_dev->obj, "port.SRESET", 0, NULL);
    _dev->bank_obj_get._obj = _init_port_object(&_dev->obj, "bank.bank_obj_get", 0, NULL);
    _dev->field_regs._obj = _init_port_object(&_dev->obj, "bank.field_regs", 0, NULL);
    _dev->io_memory_access_bank._obj = _init_port_object(&_dev->obj, "bank.io_memory_access_bank", 0, NULL);
    _dev->io_memory_access_bank_compat._obj = _init_port_object(&_dev->obj, "bank.io_memory_access_bank_compat", 0, NULL);
    _dev->len_compat_testbank._obj = _init_port_object(&_dev->obj, "bank.len_compat_testbank", 0, NULL);
    _dev->overridden_bank._obj = _init_port_object(&_dev->obj, "bank.overridden_bank", 0, NULL);
    _dev->p._obj = _init_port_object(&_dev->obj, "port.p", 0, NULL);
    _dev->regs._obj = _init_port_object(&_dev->obj, "bank.regs", 0, NULL);
    _dev->regs_with_saved._obj = _init_port_object(&_dev->obj, "bank.regs_with_saved", 0, NULL);
    _dev->testbank._obj = _init_port_object(&_dev->obj, "bank.testbank", 0, NULL);
    _dev->transaction_access_bank._obj = _init_port_object(&_dev->obj, "bank.transaction_access_bank", 0, NULL);
    _dev->transaction_access_bank_compat._obj = _init_port_object(&_dev->obj, "bank.transaction_access_bank_compat", 0, NULL);
}
static void _init_static_vars(test_t *_dev)
{
}

// DML serialization functions
attr_value_t DML_serialize_I32hs(void const  *_in) {
    int32 *in = (int32 *)_in;
    attr_value_t out;
    {
        out = SIM_make_attr_int64(*in);
    }
    return out;
}
set_error_t DML_deserialize_I32hs(attr_value_t in, void  *_out) {
    int32 *out = (int32 *)_out;
    set_error_t _success UNUSED = Sim_Set_Ok;
    if (SIM_attr_is_integer(in))
    {
        *out = SIM_attr_integer(in);
    }
    else
    {
        _success = Sim_Set_Illegal_Type;
        SIM_attribute_error("expected integer");
        goto _exit;
    }
    _exit:
    return _success;
}
static int _trampoline_DML_M_ret_one(conf_object_t *_obj)
{
    ASSERT(_obj);
    ASSERT(SIM_object_class(_obj) == _dev_class);
    test_t *_dev = (test_t *)_obj;
    int result = _DML_M_ret_one(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return result;
}
static attr_value_t _trampoline_DML_M__get_attribute_attr_trampoline(conf_object_t *_obj, void  *info)
{
    ASSERT(_obj);
    ASSERT(SIM_object_class(_obj) == _dev_class);
    test_t *_dev = (test_t *)_obj;
    attr_value_t result = _DML_M__get_attribute_attr_trampoline(_dev, info);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return result;
}
static set_error_t _trampoline_DML_M__set_attribute_attr_trampoline(conf_object_t *_obj, attr_value_t *val, void  *info)
{
    ASSERT(_obj);
    ASSERT(SIM_object_class(_obj) == _dev_class);
    test_t *_dev = (test_t *)_obj;
    set_error_t result = _DML_M__set_attribute_attr_trampoline(_dev, val, info);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return result;
}
static set_error_t _trampoline_DML_M__set_attribute_attr(conf_object_t *_obj, _dml_attr_getset_info_t const *_conf_info, uint32 start_dim, uint32 flat_index_offset, attr_value_t *val)
{
    ASSERT(_obj);
    ASSERT(SIM_object_class(_obj) == _dev_class);
    test_t *_dev = (test_t *)_obj;
    set_error_t result = _DML_M__set_attribute_attr(_dev, _conf_info, start_dim, flat_index_offset, val);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return result;
}
static attr_value_t _trampoline_DML_M__get_attribute_attr(conf_object_t *_obj, _dml_attr_getset_info_t const *_conf_info, uint32 start_dim, uint32 flat_index_offset)
{
    ASSERT(_obj);
    ASSERT(SIM_object_class(_obj) == _dev_class);
    test_t *_dev = (test_t *)_obj;
    attr_value_t result = _DML_M__get_attribute_attr(_dev, _conf_info, start_dim, flat_index_offset);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return result;
}
extern int exp_ret_one(conf_object_t *_obj)
{
    return _trampoline_DML_M_ret_one(_obj);
}

