// Seed: 780751541
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  `define pp_5 0
  assign module_1._id_10 = 0;
  wire id_6, id_7, id_8, id_9;
endmodule
module module_1 #(
    parameter id_10 = 32'd62,
    parameter id_13 = 32'd25,
    parameter id_15 = 32'd33
) (
    output supply1 id_0,
    output logic id_1,
    output supply1 id_2,
    output supply1 id_3,
    input wire id_4,
    input wire id_5,
    output tri id_6,
    output wire id_7,
    output wand id_8
    , id_19,
    output tri0 id_9,
    input wor _id_10,
    input supply1 id_11,
    output supply0 id_12,
    input supply0 _id_13,
    input wire id_14,
    inout wor _id_15,
    input tri1 id_16,
    input tri1 id_17
);
  assign id_12 = id_13;
  always @(posedge -1 & 1) begin : LABEL_0
    id_1 <= id_15 == -1;
  end
  module_0 modCall_1 (
      id_19,
      id_19,
      id_19,
      id_19
  );
  wire [id_10  <=  id_13 : id_15  == ""] id_20;
  wire id_21;
endmodule
