<profile>
    <ReportVersion>
        <Version>2021.1</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>virtexuplus</ProductFamily>
        <Part>xcu280-fsvh2892-2L-e</Part>
        <TopModelName>GAT_compute_one_graph</TopModelName>
        <TargetClockPeriod>4.00</TargetClockPeriod>
        <ClockUncertainty>1.08</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>2.920</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>132522</Best-caseLatency>
            <Average-caseLatency>132552</Average-caseLatency>
            <Worst-caseLatency>132582</Worst-caseLatency>
            <Best-caseRealTimeLatency>0.530 ms</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>0.530 ms</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>0.530 ms</Worst-caseRealTimeLatency>
            <Interval-min>132523</Interval-min>
            <Interval-max>132583</Interval-max>
        </SummaryOfOverallLatency>
        <SummaryOfLoopLatency>
            <VITIS_LOOP_500_1>
                <TripCount>4</TripCount>
                <Latency>35048</Latency>
                <AbsoluteTimeLatency>140192</AbsoluteTimeLatency>
                <IterationLatency>8762</IterationLatency>
            </VITIS_LOOP_500_1>
        </SummaryOfLoopLatency>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>728</BRAM_18K>
            <DSP>632</DSP>
            <FF>65421</FF>
            <LUT>111119</LUT>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>4032</BRAM_18K>
            <DSP>9024</DSP>
            <FF>2607360</FF>
            <LUT>1303680</LUT>
            <URAM>960</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>s_axi_control_AWVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWADDR</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WDATA</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WSTRB</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARADDR</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RDATA</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RRESP</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BRESP</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>GAT_compute_one_graph</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst_n</name>
            <Object>GAT_compute_one_graph</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>interrupt</name>
            <Object>GAT_compute_one_graph</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_AWVALID</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_AWREADY</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_AWADDR</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_AWID</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_AWLEN</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_AWSIZE</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_AWBURST</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_AWLOCK</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_AWCACHE</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_AWPROT</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_AWQOS</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_AWREGION</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_AWUSER</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_WVALID</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_WREADY</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_WDATA</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_WSTRB</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_WLAST</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_WID</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_WUSER</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_ARVALID</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_ARREADY</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_ARADDR</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_ARID</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_ARLEN</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_ARSIZE</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_ARBURST</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_ARLOCK</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_ARCACHE</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_ARPROT</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_ARQOS</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_ARREGION</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_ARUSER</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_RVALID</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_RREADY</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_RDATA</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_RLAST</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_RID</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_RUSER</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_RRESP</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_BVALID</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_BREADY</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_BRESP</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_BID</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_BUSER</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="5">
            <ModuleName>GAT_compute_one_graph</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>grp_load_weights_first_layer_fu_4148</InstName>
                    <ModuleName>load_weights_first_layer</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>4148</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_load_weights_first_layer_Pipeline_VITIS_LOOP_315_1_VITIS_LOOP_316_2_fu_404</InstName>
                            <ModuleName>load_weights_first_layer_Pipeline_VITIS_LOOP_315_1_VITIS_LOOP_316_2</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>404</ID>
                            <BindInstances>add_ln315_1_fu_381_p2 add_ln315_fu_408_p2 add_ln316_fu_460_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_load_weights_first_layer_Pipeline_VITIS_LOOP_321_3_VITIS_LOOP_322_4_fu_443</InstName>
                            <ModuleName>load_weights_first_layer_Pipeline_VITIS_LOOP_321_3_VITIS_LOOP_322_4</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>443</ID>
                            <BindInstances>add_ln321_1_fu_381_p2 add_ln321_fu_408_p2 add_ln322_fu_460_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_load_weights_first_layer_Pipeline_VITIS_LOOP_327_5_VITIS_LOOP_328_6_fu_482</InstName>
                            <ModuleName>load_weights_first_layer_Pipeline_VITIS_LOOP_327_5_VITIS_LOOP_328_6</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>482</ID>
                            <BindInstances>add_ln330_fu_1373_p2 add_ln327_2_fu_1295_p2 add_ln327_fu_1379_p2 add_ln330_1_fu_1412_p2 add_ln327_1_fu_1437_p2 add_ln328_fu_1334_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_load_weights_first_layer_Pipeline_VITIS_LOOP_337_7_VITIS_LOOP_338_8_fu_618</InstName>
                            <ModuleName>load_weights_first_layer_Pipeline_VITIS_LOOP_337_7_VITIS_LOOP_338_8</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>618</ID>
                            <BindInstances>add_ln340_fu_1373_p2 add_ln337_2_fu_1295_p2 add_ln337_fu_1379_p2 add_ln340_1_fu_1412_p2 add_ln337_1_fu_1437_p2 add_ln338_fu_1334_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                </Instance>
                <Instance>
                    <InstName>grp_load_weights_one_layer_fu_4478</InstName>
                    <ModuleName>load_weights_one_layer</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>4478</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_load_weights_one_layer_Pipeline_VITIS_LOOP_365_5_VITIS_LOOP_366_6_fu_930</InstName>
                            <ModuleName>load_weights_one_layer_Pipeline_VITIS_LOOP_365_5_VITIS_LOOP_366_6</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>930</ID>
                            <BindInstances>add_ln365_fu_1203_p2 add_ln365_1_fu_1226_p2 add_ln367_fu_1258_p2 add_ln366_fu_1271_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_load_weights_one_layer_Pipeline_VITIS_LOOP_371_7_VITIS_LOOP_372_8_fu_1066</InstName>
                            <ModuleName>load_weights_one_layer_Pipeline_VITIS_LOOP_371_7_VITIS_LOOP_372_8</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1066</ID>
                            <BindInstances>add_ln371_fu_1203_p2 add_ln371_1_fu_1226_p2 add_ln373_fu_1258_p2 add_ln372_fu_1271_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>add_ln353_fu_1214_p2 add_ln355_fu_1266_p2 add_ln353_1_fu_1297_p2 add_ln354_fu_1338_p2 add_ln359_fu_1303_p2 add_ln361_fu_1363_p2 add_ln359_1_fu_1394_p2 add_ln360_fu_1447_p2 add_ln365_fu_1411_p2 add_ln371_fu_1426_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_load_misc_weights_fu_4809</InstName>
                    <ModuleName>load_misc_weights</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>4809</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_load_misc_weights_Pipeline_VITIS_LOOP_387_2_fu_75</InstName>
                            <ModuleName>load_misc_weights_Pipeline_VITIS_LOOP_387_2</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>75</ID>
                            <BindInstances>add_ln387_fu_96_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                </Instance>
                <Instance>
                    <InstName>grp_load_graph_fu_4821</InstName>
                    <ModuleName>load_graph</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>4821</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_load_graph_Pipeline_VITIS_LOOP_397_1_VITIS_LOOP_398_2_fu_204</InstName>
                            <ModuleName>load_graph_Pipeline_VITIS_LOOP_397_1_VITIS_LOOP_398_2</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>204</ID>
                            <BindInstances>add_ln397_1_fu_306_p2 add_ln397_fu_333_p2 add_ln398_fu_390_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_load_graph_Pipeline_VITIS_LOOP_403_3_fu_229</InstName>
                            <ModuleName>load_graph_Pipeline_VITIS_LOOP_403_3</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>229</ID>
                            <BindInstances>add_ln403_fu_108_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                </Instance>
                <Instance>
                    <InstName>grp_compute_connectivity_mask_fu_4849</InstName>
                    <ModuleName>compute_connectivity_mask</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>4849</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_compute_connectivity_mask_Pipeline_1_fu_22</InstName>
                            <ModuleName>compute_connectivity_mask_Pipeline_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>22</ID>
                            <BindInstances>empty_114_fu_68_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_compute_connectivity_mask_Pipeline_VITIS_LOOP_423_1_fu_28</InstName>
                            <ModuleName>compute_connectivity_mask_Pipeline_VITIS_LOOP_423_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>28</ID>
                            <BindInstances>add_ln423_fu_124_p2 mac_muladd_14s_7ns_14ns_14_4_1_U673 mac_muladd_14s_7ns_14ns_14_4_1_U673 add_ln425_fu_195_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_compute_connectivity_mask_Pipeline_VITIS_LOOP_428_2_fu_36</InstName>
                            <ModuleName>compute_connectivity_mask_Pipeline_VITIS_LOOP_428_2</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>36</ID>
                            <BindInstances>add_ln428_fu_92_p2 add_ln429_1_fu_98_p2 connectivity_mask_d1</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_compute_connectivity_mask_Pipeline_VITIS_LOOP_432_3_VITIS_LOOP_433_4_fu_42</InstName>
                            <ModuleName>compute_connectivity_mask_Pipeline_VITIS_LOOP_432_3_VITIS_LOOP_433_4</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>42</ID>
                            <BindInstances>add_ln432_1_fu_117_p2 add_ln432_fu_129_p2 mac_muladd_5ns_7ns_5ns_12_4_1_U678 mac_muladd_5ns_7ns_5ns_12_4_1_U678 add_ln433_fu_161_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>connectivity_mask_U</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_CONV_fu_4859</InstName>
                    <ModuleName>CONV</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>4859</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_compute_nodes_features_proj_fu_1400</InstName>
                            <ModuleName>compute_nodes_features_proj</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1400</ID>
                            <BindInstances>add_ln40_1_fu_10470_p2 add_ln40_fu_10482_p2 add_ln1171_fu_10521_p2 mul_28s_28s_46_1_1_U685 mul_28s_28s_46_1_1_U686 add_ln1245_fu_10631_p2 mul_28s_28s_46_1_1_U687 add_ln1245_92_fu_10654_p2 mul_28s_28s_46_1_1_U688 add_ln1245_93_fu_10712_p2 mul_28s_28s_46_1_1_U689 add_ln1245_94_fu_10735_p2 mul_28s_28s_46_1_1_U690 add_ln1245_95_fu_10758_p2 mul_28s_28s_46_1_1_U691 add_ln1245_96_fu_10816_p2 mul_28s_28s_46_1_1_U692 add_ln1245_97_fu_10839_p2 mul_28s_28s_46_1_1_U693 add_ln1245_98_fu_10862_p2 mul_28s_28s_46_1_1_U694 add_ln1245_99_fu_10920_p2 mul_28s_28s_46_1_1_U695 add_ln1245_100_fu_10943_p2 mul_28s_28s_46_1_1_U696 add_ln1245_101_fu_10966_p2 mul_28s_28s_46_1_1_U697 add_ln1245_102_fu_11024_p2 mul_28s_28s_46_1_1_U698 add_ln1245_103_fu_11047_p2 mul_28s_28s_46_1_1_U699 add_ln1245_104_fu_11070_p2 mul_28s_28s_46_1_1_U700 add_ln1245_105_fu_11128_p2 mul_28s_28s_46_1_1_U701 add_ln1245_106_fu_11151_p2 mul_28s_28s_46_1_1_U702 add_ln1245_107_fu_11174_p2 mul_28s_28s_46_1_1_U703 add_ln1245_108_fu_11232_p2 mul_28s_28s_46_1_1_U704 add_ln1245_109_fu_11255_p2 mul_28s_28s_46_1_1_U705 add_ln1245_110_fu_11278_p2 mul_28s_28s_46_1_1_U706 add_ln1245_111_fu_11336_p2 mul_28s_28s_46_1_1_U707 add_ln1245_112_fu_11359_p2 mul_28s_28s_46_1_1_U708 add_ln1245_113_fu_11382_p2 mul_28s_28s_46_1_1_U709 add_ln1245_114_fu_11440_p2 mul_28s_28s_46_1_1_U710 add_ln1245_115_fu_11463_p2 mul_28s_28s_46_1_1_U711 add_ln1245_116_fu_11486_p2 mul_28s_28s_46_1_1_U712 add_ln1245_117_fu_11544_p2 mul_28s_28s_46_1_1_U713 add_ln1245_118_fu_11567_p2 mul_28s_28s_46_1_1_U714 add_ln1245_119_fu_11590_p2 mul_28s_28s_46_1_1_U715 add_ln1245_120_fu_11648_p2 mul_28s_28s_46_1_1_U716 add_ln1245_121_fu_11671_p2 mul_28s_28s_46_1_1_U717 add_ln1245_122_fu_11694_p2 mul_28s_28s_46_1_1_U718 add_ln1245_123_fu_11752_p2 mul_28s_28s_46_1_1_U719 add_ln1245_124_fu_11775_p2 mul_28s_28s_46_1_1_U720 add_ln1245_125_fu_11798_p2 mul_28s_28s_46_1_1_U721 add_ln1245_126_fu_11856_p2 mul_28s_28s_46_1_1_U722 add_ln1245_127_fu_11879_p2 mul_28s_28s_46_1_1_U723 add_ln1245_128_fu_11902_p2 mul_28s_28s_46_1_1_U724 add_ln1245_129_fu_11960_p2 mul_28s_28s_46_1_1_U725 add_ln1245_130_fu_11983_p2 mul_28s_28s_46_1_1_U726 add_ln1245_131_fu_12006_p2 mul_28s_28s_46_1_1_U727 add_ln1245_132_fu_12064_p2 mul_28s_28s_46_1_1_U728 add_ln1245_133_fu_12087_p2 mul_28s_28s_46_1_1_U729 add_ln1245_134_fu_12110_p2 mul_28s_28s_46_1_1_U730 add_ln1245_135_fu_12168_p2 mul_28s_28s_46_1_1_U731 add_ln1245_136_fu_12191_p2 mul_28s_28s_46_1_1_U732 add_ln1245_137_fu_12214_p2 mul_28s_28s_46_1_1_U733 add_ln1245_138_fu_12272_p2 mul_28s_28s_46_1_1_U734 add_ln1245_139_fu_12295_p2 mul_28s_28s_46_1_1_U735 add_ln1245_140_fu_12318_p2 mul_28s_28s_46_1_1_U736 add_ln1245_141_fu_12376_p2 mul_28s_28s_46_1_1_U737 add_ln1245_142_fu_12399_p2 mul_28s_28s_46_1_1_U738 add_ln1245_143_fu_12422_p2 mul_28s_28s_46_1_1_U739 add_ln1245_144_fu_12480_p2 mul_28s_28s_46_1_1_U740 add_ln1245_145_fu_12503_p2 mul_28s_28s_46_1_1_U741 add_ln1245_146_fu_12526_p2 mul_28s_28s_46_1_1_U742 add_ln1245_147_fu_12584_p2 mul_28s_28s_46_1_1_U743 add_ln1245_148_fu_12607_p2 mul_28s_28s_46_1_1_U744 add_ln1245_149_fu_12630_p2 mul_28s_28s_46_1_1_U745 add_ln1245_150_fu_12682_p2 mul_28s_28s_46_1_1_U746 add_ln1245_151_fu_12705_p2 mul_28s_28s_46_1_1_U747 add_ln1245_152_fu_12728_p2 mul_28s_28s_46_1_1_U748 add_ln1245_153_fu_12759_p2 add_ln41_fu_10548_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_compute_scores_source_fu_2270</InstName>
                            <ModuleName>compute_scores_source</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2270</ID>
                            <BindInstances>add_ln59_1_fu_7604_p2 add_ln59_fu_7616_p2 mac_muladd_3ns_7ns_5ns_9_4_1_U1214 add_ln59_2_fu_7709_p2 mac_muladd_3ns_7ns_5ns_9_4_1_U1214 mul_28s_28s_46_1_1_U1185 mul_28s_28s_46_1_1_U1186 add_ln1245_fu_9116_p2 mul_28s_28s_46_1_1_U1187 add_ln1245_78_fu_9139_p2 mul_28s_28s_46_1_1_U1191 add_ln1245_79_fu_9980_p2 mul_28s_28s_46_1_1_U1192 add_ln1245_80_fu_10003_p2 mul_28s_28s_46_1_1_U1193 add_ln1245_81_fu_10026_p2 mul_28s_28s_46_1_1_U1197 add_ln1245_82_fu_10870_p2 mul_28s_28s_46_1_1_U1198 add_ln1245_83_fu_10893_p2 mul_28s_28s_46_1_1_U1199 add_ln1245_84_fu_10916_p2 mul_28s_28s_46_1_1_U1203 add_ln1245_85_fu_11757_p2 mul_28s_28s_46_1_1_U1204 add_ln1245_86_fu_11780_p2 mul_28s_28s_46_1_1_U1205 add_ln1245_87_fu_11803_p2 mul_28s_28s_46_1_1_U1209 add_ln1245_88_fu_12119_p2 mul_28s_28s_46_1_1_U1210 add_ln1245_89_fu_12142_p2 mul_28s_28s_46_1_1_U1211 add_ln1245_90_fu_12165_p2 mul_28s_28s_46_1_1_U1213 add_ln1245_91_fu_12200_p2 add_ln60_fu_7722_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_compute_scores_target_fu_2917</InstName>
                            <ModuleName>compute_scores_target</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2917</ID>
                            <BindInstances>add_ln76_1_fu_7604_p2 add_ln76_fu_7616_p2 mac_muladd_3ns_7ns_5ns_9_4_1_U1570 add_ln76_2_fu_7709_p2 mac_muladd_3ns_7ns_5ns_9_4_1_U1570 mul_28s_28s_46_1_1_U1541 mul_28s_28s_46_1_1_U1542 add_ln1245_fu_9116_p2 mul_28s_28s_46_1_1_U1543 add_ln1245_64_fu_9139_p2 mul_28s_28s_46_1_1_U1547 add_ln1245_65_fu_9980_p2 mul_28s_28s_46_1_1_U1548 add_ln1245_66_fu_10003_p2 mul_28s_28s_46_1_1_U1549 add_ln1245_67_fu_10026_p2 mul_28s_28s_46_1_1_U1553 add_ln1245_68_fu_10870_p2 mul_28s_28s_46_1_1_U1554 add_ln1245_69_fu_10893_p2 mul_28s_28s_46_1_1_U1555 add_ln1245_70_fu_10916_p2 mul_28s_28s_46_1_1_U1559 add_ln1245_71_fu_11757_p2 mul_28s_28s_46_1_1_U1560 add_ln1245_72_fu_11780_p2 mul_28s_28s_46_1_1_U1561 add_ln1245_73_fu_11803_p2 mul_28s_28s_46_1_1_U1565 add_ln1245_74_fu_12119_p2 mul_28s_28s_46_1_1_U1566 add_ln1245_75_fu_12142_p2 mul_28s_28s_46_1_1_U1567 add_ln1245_76_fu_12165_p2 mul_28s_28s_46_1_1_U1569 add_ln1245_77_fu_12200_p2 add_ln77_fu_7722_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_compute_all_scores_fu_3564</InstName>
                            <ModuleName>compute_all_scores</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>3564</ID>
                            <BindInstances>mac_muladd_3ns_7ns_5ns_9_4_1_U1895 mac_muladd_3ns_7ns_5ns_9_4_1_U1895 add_ln92_1_fu_192_p2 add_ln92_fu_201_p2 mul_3ns_8ns_9_1_1_U1893 mul_3ns_8ns_10_1_1_U1894 add_ln93_fu_330_p2 empty_116_fu_356_p2 ama_addmuladd_10ns_5ns_7ns_5ns_16_4_1_U1896 ama_addmuladd_10ns_5ns_7ns_5ns_16_4_1_U1896 ama_addmuladd_10ns_5ns_7ns_5ns_16_4_1_U1896 add_ln712_fu_379_p2 temp_V_fu_397_p2 add_ln96_fu_403_p2 mul_mul_28s_16ns_45_4_1_U1897 ret_V_fu_463_p2 add_ln94_fu_283_p2 add_ln93_1_fu_221_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_compute_attention_coefficients_sum_fu_3574</InstName>
                            <ModuleName>compute_attention_coefficients_sum</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>3574</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_exp_28_10_s_fu_156</InstName>
                                    <ModuleName>exp_28_10_s</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>156</ID>
                                </Instance>
                            </InstancesList>
                            <BindInstances>add_ln109_1_fu_211_p2 add_ln109_fu_223_p2 mac_muladd_3ns_7ns_5ns_10_4_1_U1917 add_ln110_fu_309_p2 mac_muladd_3ns_7ns_5ns_10_4_1_U1917 mac_muladd_10ns_7ns_5ns_16_4_1_U1919 mac_muladd_5ns_7ns_5ns_12_4_1_U1918 mac_muladd_10ns_7ns_5ns_16_4_1_U1919 mac_muladd_5ns_7ns_5ns_12_4_1_U1918 sum_V_1_fu_402_p2 add_ln112_fu_340_p2 add_ln110_1_fu_250_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_compute_all_attention_coefficients_fu_3594</InstName>
                            <ModuleName>compute_all_attention_coefficients</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>3594</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_exp_28_10_s_fu_160</InstName>
                                    <ModuleName>exp_28_10_s</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>160</ID>
                                </Instance>
                            </InstancesList>
                            <BindInstances>mac_muladd_3ns_7ns_5ns_9_4_1_U1928 mac_muladd_3ns_7ns_5ns_9_4_1_U1928 add_ln131_1_fu_215_p2 add_ln131_fu_227_p2 mul_3ns_8ns_9_1_1_U1926 mul_3ns_8ns_10_1_1_U1925 add_ln132_fu_287_p2 empty_118_fu_369_p2 ama_addmuladd_10ns_5ns_7ns_5ns_16_4_1_U1929 ama_addmuladd_10ns_5ns_7ns_5ns_16_4_1_U1929 ama_addmuladd_10ns_5ns_7ns_5ns_16_4_1_U1929 add_ln133_fu_318_p2 add_ln132_1_fu_324_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_compute_out_nodes_features_fu_3614</InstName>
                            <ModuleName>compute_out_nodes_features</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>3614</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_compute_out_nodes_features_Pipeline_VITIS_LOOP_183_4_fu_7455</InstName>
                                    <ModuleName>compute_out_nodes_features_Pipeline_VITIS_LOOP_183_4</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>7455</ID>
                                    <BindInstances>add_ln183_fu_115_p2 add_ln185_fu_121_p2 ama_addmuladd_10ns_5ns_7ns_5ns_16_4_1_U1934 ama_addmuladd_10ns_5ns_7ns_5ns_16_4_1_U1934 ama_addmuladd_10ns_5ns_7ns_5ns_16_4_1_U1934</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_compute_out_nodes_features_Pipeline_VITIS_LOOP_202_7_VITIS_LOOP_203_8_fu_7467</InstName>
                                    <ModuleName>compute_out_nodes_features_Pipeline_VITIS_LOOP_202_7_VITIS_LOOP_203_8</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>7467</ID>
                                    <BindInstances>add_ln202_2_fu_1682_p2 add_ln202_fu_1756_p2 add_ln202_1_fu_1769_p2 add_ln203_fu_1737_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_compute_out_nodes_features_Pipeline_VITIS_LOOP_189_5_fu_7633</InstName>
                                    <ModuleName>compute_out_nodes_features_Pipeline_VITIS_LOOP_189_5</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>7633</ID>
                                    <BindInstances>add_ln189_fu_3115_p2 mul_28s_28s_46_1_1_U1959 ret_V_fu_3964_p2 mul_28s_28s_46_1_1_U1960 ret_V_5_fu_3995_p2 mul_28s_28s_46_1_1_U1961 ret_V_6_fu_4025_p2 mul_28s_28s_46_1_1_U1962 ret_V_7_fu_4055_p2 mul_28s_28s_46_1_1_U1963 ret_V_8_fu_4085_p2 mul_28s_28s_46_1_1_U1964 ret_V_9_fu_4115_p2 mul_28s_28s_46_1_1_U1965 ret_V_10_fu_4145_p2 mul_28s_28s_46_1_1_U1966 ret_V_11_fu_4175_p2 mul_28s_28s_46_1_1_U1967 ret_V_12_fu_4205_p2 mul_28s_28s_46_1_1_U1968 ret_V_13_fu_4235_p2 mul_28s_28s_46_1_1_U1969 ret_V_14_fu_4265_p2 mul_28s_28s_46_1_1_U1970 ret_V_15_fu_4295_p2 mul_28s_28s_46_1_1_U1971 ret_V_16_fu_4325_p2 mul_28s_28s_46_1_1_U1972 ret_V_17_fu_4355_p2 mul_28s_28s_46_1_1_U1973 ret_V_18_fu_4385_p2 mul_28s_28s_46_1_1_U1974 ret_V_19_fu_4415_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>add_ln178_1_fu_8018_p2 add_ln178_fu_8030_p2 mul_3ns_8ns_10_1_1_U2397 add_ln181_fu_8395_p2 add_ln179_fu_8401_p2 out_nodes_features_sum_V_0_U out_nodes_features_sum_V_1_U out_nodes_features_sum_V_2_U out_nodes_features_sum_V_3_U out_nodes_features_sum_V_4_U out_nodes_features_sum_V_5_U out_nodes_features_sum_V_6_U out_nodes_features_sum_V_7_U out_nodes_features_sum_V_8_U out_nodes_features_sum_V_9_U out_nodes_features_sum_V_10_U out_nodes_features_sum_V_11_U out_nodes_features_sum_V_12_U out_nodes_features_sum_V_13_U out_nodes_features_sum_V_14_U out_nodes_features_sum_V_15_U a_buffer_V_U</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_prepare_out_nodes_features_fu_4390</InstName>
                            <ModuleName>prepare_out_nodes_features</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>4390</ID>
                            <BindInstances>add_ln224_1_fu_4336_p2 add_ln224_fu_4348_p2 add_ln1171_fu_4387_p2 mul_28s_28s_46_1_1_U2770 add_ln1245_fu_4610_p2 mul_28s_28s_46_1_1_U2771 add_ln1245_1_fu_4633_p2 mul_28s_28s_46_1_1_U2772 add_ln1245_2_fu_4656_p2 mul_28s_28s_46_1_1_U2773 add_ln1245_3_fu_4714_p2 mul_28s_28s_46_1_1_U2774 add_ln1245_4_fu_4737_p2 mul_28s_28s_46_1_1_U2775 add_ln1245_5_fu_4760_p2 mul_28s_28s_46_1_1_U2776 add_ln1245_6_fu_4818_p2 mul_28s_28s_46_1_1_U2777 add_ln1245_7_fu_4841_p2 mul_28s_28s_46_1_1_U2778 add_ln1245_8_fu_4864_p2 mul_28s_28s_46_1_1_U2779 add_ln1245_9_fu_4922_p2 mul_28s_28s_46_1_1_U2780 add_ln1245_10_fu_4945_p2 mul_28s_28s_46_1_1_U2781 add_ln1245_11_fu_4968_p2 mul_28s_28s_46_1_1_U2782 add_ln1245_12_fu_5026_p2 mul_28s_28s_46_1_1_U2783 add_ln1245_13_fu_5049_p2 mul_28s_28s_46_1_1_U2784 add_ln1245_14_fu_5072_p2 mul_28s_28s_46_1_1_U2785 add_ln1245_15_fu_5130_p2 mul_28s_28s_46_1_1_U2786 add_ln1245_16_fu_5153_p2 mul_28s_28s_46_1_1_U2787 add_ln1245_17_fu_5176_p2 mul_28s_28s_46_1_1_U2788 add_ln1245_18_fu_5234_p2 mul_28s_28s_46_1_1_U2789 add_ln1245_19_fu_5257_p2 mul_28s_28s_46_1_1_U2790 add_ln1245_20_fu_5280_p2 mul_28s_28s_46_1_1_U2791 add_ln1245_21_fu_5338_p2 mul_28s_28s_46_1_1_U2792 add_ln1245_22_fu_5361_p2 mul_28s_28s_46_1_1_U2793 add_ln1245_23_fu_5384_p2 mul_28s_28s_46_1_1_U2794 add_ln1245_24_fu_5442_p2 mul_28s_28s_46_1_1_U2795 add_ln1245_25_fu_5465_p2 mul_28s_28s_46_1_1_U2796 add_ln1245_26_fu_5488_p2 mul_28s_28s_46_1_1_U2797 add_ln1245_27_fu_5546_p2 mul_28s_28s_46_1_1_U2798 add_ln1245_28_fu_5569_p2 mul_28s_28s_46_1_1_U2799 add_ln1245_29_fu_5592_p2 mul_28s_28s_46_1_1_U2800 add_ln1245_30_fu_5650_p2 mul_28s_28s_46_1_1_U2801 add_ln1245_31_fu_5673_p2 mul_28s_28s_46_1_1_U2802 add_ln1245_32_fu_5696_p2 mul_28s_28s_46_1_1_U2803 add_ln1245_33_fu_5754_p2 mul_28s_28s_46_1_1_U2804 add_ln1245_34_fu_5777_p2 mul_28s_28s_46_1_1_U2805 add_ln1245_35_fu_5800_p2 mul_28s_28s_46_1_1_U2806 add_ln1245_36_fu_5858_p2 mul_28s_28s_46_1_1_U2807 add_ln1245_37_fu_5881_p2 mul_28s_28s_46_1_1_U2808 add_ln1245_38_fu_5904_p2 mul_28s_28s_46_1_1_U2809 add_ln1245_39_fu_5962_p2 mul_28s_28s_46_1_1_U2810 add_ln1245_40_fu_5985_p2 mul_28s_28s_46_1_1_U2811 add_ln1245_41_fu_6008_p2 mul_28s_28s_46_1_1_U2812 add_ln1245_42_fu_6066_p2 mul_28s_28s_46_1_1_U2813 add_ln1245_43_fu_6089_p2 mul_28s_28s_46_1_1_U2814 add_ln1245_44_fu_6112_p2 mul_28s_28s_46_1_1_U2815 add_ln1245_45_fu_6170_p2 mul_28s_28s_46_1_1_U2816 add_ln1245_46_fu_6193_p2 mul_28s_28s_46_1_1_U2817 add_ln1245_47_fu_6216_p2 mul_28s_28s_46_1_1_U2818 add_ln1245_48_fu_6274_p2 mul_28s_28s_46_1_1_U2819 add_ln1245_49_fu_6297_p2 mul_28s_28s_46_1_1_U2820 add_ln1245_50_fu_6320_p2 mul_28s_28s_46_1_1_U2821 add_ln1245_51_fu_6378_p2 mul_28s_28s_46_1_1_U2822 add_ln1245_52_fu_6401_p2 mul_28s_28s_46_1_1_U2823 add_ln1245_53_fu_6424_p2 mul_28s_28s_46_1_1_U2824 add_ln1245_54_fu_6482_p2 mul_28s_28s_46_1_1_U2825 add_ln1245_55_fu_6505_p2 mul_28s_28s_46_1_1_U2826 add_ln1245_56_fu_6528_p2 mul_28s_28s_46_1_1_U2827 add_ln1245_57_fu_6586_p2 mul_28s_28s_46_1_1_U2828 add_ln1245_58_fu_6609_p2 mul_28s_28s_46_1_1_U2829 add_ln1245_59_fu_6632_p2 mul_28s_28s_46_1_1_U2830 add_ln1245_60_fu_6684_p2 mul_28s_28s_46_1_1_U2831 add_ln1245_61_fu_6707_p2 mul_28s_28s_46_1_1_U2832 add_ln1245_62_fu_6730_p2 mul_28s_28s_46_1_1_U2833 add_ln1245_63_fu_6761_p2 add_ln225_fu_4404_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_compute_activation_fu_4907</InstName>
                            <ModuleName>compute_activation</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>4907</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_exp_28_10_s_fu_2956</InstName>
                                    <ModuleName>exp_28_10_s</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>2956</ID>
                                </Instance>
                                <Instance>
                                    <InstName>grp_exp_28_10_s_fu_2972</InstName>
                                    <ModuleName>exp_28_10_s</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>2972</ID>
                                </Instance>
                                <Instance>
                                    <InstName>grp_exp_28_10_s_fu_2987</InstName>
                                    <ModuleName>exp_28_10_s</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>2987</ID>
                                </Instance>
                                <Instance>
                                    <InstName>grp_exp_28_10_s_fu_3002</InstName>
                                    <ModuleName>exp_28_10_s</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>3002</ID>
                                </Instance>
                            </InstancesList>
                            <BindInstances>add_ln254_1_fu_3041_p2 add_ln254_fu_3053_p2 sum_V_fu_3617_p2 sum_V_2_fu_3638_p2 sum_V_3_fu_3659_p2 sum_V_4_fu_3680_p2 add_ln255_fu_3155_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_compute_not_concat_fu_5177</InstName>
                            <ModuleName>compute_not_concat</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>5177</ID>
                            <BindInstances>add_ln239_1_fu_1533_p2 add_ln239_fu_1545_p2 add_ln712_fu_2084_p2 add_ln712_20_fu_2078_p2 add_ln712_19_fu_2089_p2 sub_ln1201_fu_2110_p2 sub_ln1201_1_fu_2144_p2 add_ln240_fu_1645_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>out_nodes_features_skip_concat_bias_V_16_U out_nodes_features_skip_concat_bias_V_17_U out_nodes_features_skip_concat_bias_V_18_U out_nodes_features_skip_concat_bias_V_19_U out_nodes_features_skip_concat_bias_V_20_U out_nodes_features_skip_concat_bias_V_21_U out_nodes_features_skip_concat_bias_V_22_U out_nodes_features_skip_concat_bias_V_23_U out_nodes_features_skip_concat_bias_V_24_U out_nodes_features_skip_concat_bias_V_25_U out_nodes_features_skip_concat_bias_V_26_U out_nodes_features_skip_concat_bias_V_27_U out_nodes_features_skip_concat_bias_V_28_U out_nodes_features_skip_concat_bias_V_29_U out_nodes_features_skip_concat_bias_V_30_U out_nodes_features_skip_concat_bias_V_31_U out_nodes_features_skip_concat_bias_V_32_U out_nodes_features_skip_concat_bias_V_33_U out_nodes_features_skip_concat_bias_V_34_U out_nodes_features_skip_concat_bias_V_35_U out_nodes_features_skip_concat_bias_V_36_U out_nodes_features_skip_concat_bias_V_37_U out_nodes_features_skip_concat_bias_V_38_U out_nodes_features_skip_concat_bias_V_39_U out_nodes_features_skip_concat_bias_V_40_U out_nodes_features_skip_concat_bias_V_41_U out_nodes_features_skip_concat_bias_V_42_U out_nodes_features_skip_concat_bias_V_43_U out_nodes_features_skip_concat_bias_V_44_U out_nodes_features_skip_concat_bias_V_45_U out_nodes_features_skip_concat_bias_V_46_U out_nodes_features_skip_concat_bias_V_47_U out_nodes_features_skip_concat_bias_V_48_U out_nodes_features_skip_concat_bias_V_49_U out_nodes_features_skip_concat_bias_V_50_U out_nodes_features_skip_concat_bias_V_51_U out_nodes_features_skip_concat_bias_V_52_U out_nodes_features_skip_concat_bias_V_53_U out_nodes_features_skip_concat_bias_V_54_U out_nodes_features_skip_concat_bias_V_55_U out_nodes_features_skip_concat_bias_V_56_U out_nodes_features_skip_concat_bias_V_57_U out_nodes_features_skip_concat_bias_V_58_U out_nodes_features_skip_concat_bias_V_59_U out_nodes_features_skip_concat_bias_V_60_U out_nodes_features_skip_concat_bias_V_61_U out_nodes_features_skip_concat_bias_V_62_U out_nodes_features_skip_concat_bias_V_63_U nodes_features_proj_V_0_0_U nodes_features_proj_V_0_1_U nodes_features_proj_V_0_2_U nodes_features_proj_V_0_3_U nodes_features_proj_V_0_4_U nodes_features_proj_V_0_5_U nodes_features_proj_V_0_6_U nodes_features_proj_V_0_7_U nodes_features_proj_V_0_8_U nodes_features_proj_V_0_9_U nodes_features_proj_V_0_10_U nodes_features_proj_V_0_11_U nodes_features_proj_V_0_12_U nodes_features_proj_V_0_13_U nodes_features_proj_V_0_14_U nodes_features_proj_V_0_15_U nodes_features_proj_V_1_0_U nodes_features_proj_V_1_1_U nodes_features_proj_V_1_2_U nodes_features_proj_V_1_3_U nodes_features_proj_V_1_4_U nodes_features_proj_V_1_5_U nodes_features_proj_V_1_6_U nodes_features_proj_V_1_7_U nodes_features_proj_V_1_8_U nodes_features_proj_V_1_9_U nodes_features_proj_V_1_10_U nodes_features_proj_V_1_11_U nodes_features_proj_V_1_12_U nodes_features_proj_V_1_13_U nodes_features_proj_V_1_14_U nodes_features_proj_V_1_15_U nodes_features_proj_V_2_0_U nodes_features_proj_V_2_1_U nodes_features_proj_V_2_2_U nodes_features_proj_V_2_3_U nodes_features_proj_V_2_4_U nodes_features_proj_V_2_5_U nodes_features_proj_V_2_6_U nodes_features_proj_V_2_7_U nodes_features_proj_V_2_8_U nodes_features_proj_V_2_9_U nodes_features_proj_V_2_10_U nodes_features_proj_V_2_11_U nodes_features_proj_V_2_12_U nodes_features_proj_V_2_13_U nodes_features_proj_V_2_14_U nodes_features_proj_V_2_15_U nodes_features_proj_V_3_0_U nodes_features_proj_V_3_1_U nodes_features_proj_V_3_2_U nodes_features_proj_V_3_3_U nodes_features_proj_V_3_4_U nodes_features_proj_V_3_5_U nodes_features_proj_V_3_6_U nodes_features_proj_V_3_7_U nodes_features_proj_V_3_8_U nodes_features_proj_V_3_9_U nodes_features_proj_V_3_10_U nodes_features_proj_V_3_11_U nodes_features_proj_V_3_12_U nodes_features_proj_V_3_13_U nodes_features_proj_V_3_14_U nodes_features_proj_V_3_15_U nodes_features_proj_V_4_0_U nodes_features_proj_V_4_1_U nodes_features_proj_V_4_2_U nodes_features_proj_V_4_3_U nodes_features_proj_V_4_4_U nodes_features_proj_V_4_5_U nodes_features_proj_V_4_6_U nodes_features_proj_V_4_7_U nodes_features_proj_V_4_8_U nodes_features_proj_V_4_9_U nodes_features_proj_V_4_10_U nodes_features_proj_V_4_11_U nodes_features_proj_V_4_12_U nodes_features_proj_V_4_13_U nodes_features_proj_V_4_14_U nodes_features_proj_V_4_15_U nodes_features_proj_V_5_0_U nodes_features_proj_V_5_1_U nodes_features_proj_V_5_2_U nodes_features_proj_V_5_3_U nodes_features_proj_V_5_4_U nodes_features_proj_V_5_5_U nodes_features_proj_V_5_6_U nodes_features_proj_V_5_7_U nodes_features_proj_V_5_8_U nodes_features_proj_V_5_9_U nodes_features_proj_V_5_10_U nodes_features_proj_V_5_11_U nodes_features_proj_V_5_12_U nodes_features_proj_V_5_13_U nodes_features_proj_V_5_14_U nodes_features_proj_V_5_15_U nodes_features_proj_V_6_0_U nodes_features_proj_V_6_1_U nodes_features_proj_V_6_2_U nodes_features_proj_V_6_3_U nodes_features_proj_V_6_4_U nodes_features_proj_V_6_5_U nodes_features_proj_V_6_6_U nodes_features_proj_V_6_7_U nodes_features_proj_V_6_8_U nodes_features_proj_V_6_9_U nodes_features_proj_V_6_10_U nodes_features_proj_V_6_11_U nodes_features_proj_V_6_12_U nodes_features_proj_V_6_13_U nodes_features_proj_V_6_14_U nodes_features_proj_V_6_15_U nodes_features_proj_V_7_0_U nodes_features_proj_V_7_1_U nodes_features_proj_V_7_2_U nodes_features_proj_V_7_3_U nodes_features_proj_V_7_4_U nodes_features_proj_V_7_5_U nodes_features_proj_V_7_6_U nodes_features_proj_V_7_7_U nodes_features_proj_V_7_8_U nodes_features_proj_V_7_9_U nodes_features_proj_V_7_10_U nodes_features_proj_V_7_11_U nodes_features_proj_V_7_12_U nodes_features_proj_V_7_13_U nodes_features_proj_V_7_14_U nodes_features_proj_V_7_15_U nodes_features_proj_V_8_0_U nodes_features_proj_V_8_1_U nodes_features_proj_V_8_2_U nodes_features_proj_V_8_3_U nodes_features_proj_V_8_4_U nodes_features_proj_V_8_5_U nodes_features_proj_V_8_6_U nodes_features_proj_V_8_7_U nodes_features_proj_V_8_8_U nodes_features_proj_V_8_9_U nodes_features_proj_V_8_10_U nodes_features_proj_V_8_11_U nodes_features_proj_V_8_12_U nodes_features_proj_V_8_13_U nodes_features_proj_V_8_14_U nodes_features_proj_V_8_15_U nodes_features_proj_V_9_0_U nodes_features_proj_V_9_1_U nodes_features_proj_V_9_2_U nodes_features_proj_V_9_3_U nodes_features_proj_V_9_4_U nodes_features_proj_V_9_5_U nodes_features_proj_V_9_6_U nodes_features_proj_V_9_7_U nodes_features_proj_V_9_8_U nodes_features_proj_V_9_9_U nodes_features_proj_V_9_10_U nodes_features_proj_V_9_11_U nodes_features_proj_V_9_12_U nodes_features_proj_V_9_13_U nodes_features_proj_V_9_14_U nodes_features_proj_V_9_15_U nodes_features_proj_V_10_0_U nodes_features_proj_V_10_1_U nodes_features_proj_V_10_2_U nodes_features_proj_V_10_3_U nodes_features_proj_V_10_4_U nodes_features_proj_V_10_5_U nodes_features_proj_V_10_6_U nodes_features_proj_V_10_7_U nodes_features_proj_V_10_8_U nodes_features_proj_V_10_9_U nodes_features_proj_V_10_10_U nodes_features_proj_V_10_11_U nodes_features_proj_V_10_12_U nodes_features_proj_V_10_13_U nodes_features_proj_V_10_14_U nodes_features_proj_V_10_15_U nodes_features_proj_V_11_0_U nodes_features_proj_V_11_1_U nodes_features_proj_V_11_2_U nodes_features_proj_V_11_3_U nodes_features_proj_V_11_4_U nodes_features_proj_V_11_5_U nodes_features_proj_V_11_6_U nodes_features_proj_V_11_7_U nodes_features_proj_V_11_8_U nodes_features_proj_V_11_9_U nodes_features_proj_V_11_10_U nodes_features_proj_V_11_11_U nodes_features_proj_V_11_12_U nodes_features_proj_V_11_13_U nodes_features_proj_V_11_14_U nodes_features_proj_V_11_15_U nodes_features_proj_V_12_0_U nodes_features_proj_V_12_1_U nodes_features_proj_V_12_2_U nodes_features_proj_V_12_3_U nodes_features_proj_V_12_4_U nodes_features_proj_V_12_5_U nodes_features_proj_V_12_6_U nodes_features_proj_V_12_7_U nodes_features_proj_V_12_8_U nodes_features_proj_V_12_9_U nodes_features_proj_V_12_10_U nodes_features_proj_V_12_11_U nodes_features_proj_V_12_12_U nodes_features_proj_V_12_13_U nodes_features_proj_V_12_14_U nodes_features_proj_V_12_15_U nodes_features_proj_V_13_0_U nodes_features_proj_V_13_1_U nodes_features_proj_V_13_2_U nodes_features_proj_V_13_3_U nodes_features_proj_V_13_4_U nodes_features_proj_V_13_5_U nodes_features_proj_V_13_6_U nodes_features_proj_V_13_7_U nodes_features_proj_V_13_8_U nodes_features_proj_V_13_9_U nodes_features_proj_V_13_10_U nodes_features_proj_V_13_11_U nodes_features_proj_V_13_12_U nodes_features_proj_V_13_13_U nodes_features_proj_V_13_14_U nodes_features_proj_V_13_15_U nodes_features_proj_V_14_0_U nodes_features_proj_V_14_1_U nodes_features_proj_V_14_2_U nodes_features_proj_V_14_3_U nodes_features_proj_V_14_4_U nodes_features_proj_V_14_5_U nodes_features_proj_V_14_6_U nodes_features_proj_V_14_7_U nodes_features_proj_V_14_8_U nodes_features_proj_V_14_9_U nodes_features_proj_V_14_10_U nodes_features_proj_V_14_11_U nodes_features_proj_V_14_12_U nodes_features_proj_V_14_13_U nodes_features_proj_V_14_14_U nodes_features_proj_V_14_15_U nodes_features_proj_V_15_0_U nodes_features_proj_V_15_1_U nodes_features_proj_V_15_2_U nodes_features_proj_V_15_3_U nodes_features_proj_V_15_4_U nodes_features_proj_V_15_5_U nodes_features_proj_V_15_6_U nodes_features_proj_V_15_7_U nodes_features_proj_V_15_8_U nodes_features_proj_V_15_9_U nodes_features_proj_V_15_10_U nodes_features_proj_V_15_11_U nodes_features_proj_V_15_12_U nodes_features_proj_V_15_13_U nodes_features_proj_V_15_14_U nodes_features_proj_V_15_15_U nodes_features_proj_V_16_0_U nodes_features_proj_V_16_1_U nodes_features_proj_V_16_2_U nodes_features_proj_V_16_3_U nodes_features_proj_V_16_4_U nodes_features_proj_V_16_5_U nodes_features_proj_V_16_6_U nodes_features_proj_V_16_7_U nodes_features_proj_V_16_8_U nodes_features_proj_V_16_9_U nodes_features_proj_V_16_10_U nodes_features_proj_V_16_11_U nodes_features_proj_V_16_12_U nodes_features_proj_V_16_13_U nodes_features_proj_V_16_14_U nodes_features_proj_V_16_15_U nodes_features_proj_V_17_0_U nodes_features_proj_V_17_1_U nodes_features_proj_V_17_2_U nodes_features_proj_V_17_3_U nodes_features_proj_V_17_4_U nodes_features_proj_V_17_5_U nodes_features_proj_V_17_6_U nodes_features_proj_V_17_7_U nodes_features_proj_V_17_8_U nodes_features_proj_V_17_9_U nodes_features_proj_V_17_10_U nodes_features_proj_V_17_11_U nodes_features_proj_V_17_12_U nodes_features_proj_V_17_13_U nodes_features_proj_V_17_14_U nodes_features_proj_V_17_15_U nodes_features_proj_V_18_0_U nodes_features_proj_V_18_1_U nodes_features_proj_V_18_2_U nodes_features_proj_V_18_3_U nodes_features_proj_V_18_4_U nodes_features_proj_V_18_5_U nodes_features_proj_V_18_6_U nodes_features_proj_V_18_7_U nodes_features_proj_V_18_8_U nodes_features_proj_V_18_9_U nodes_features_proj_V_18_10_U nodes_features_proj_V_18_11_U nodes_features_proj_V_18_12_U nodes_features_proj_V_18_13_U nodes_features_proj_V_18_14_U nodes_features_proj_V_18_15_U scores_source_V_U scores_target_V_U all_scores_V_U attention_coefficients_sum_V_U all_attention_coefficients_V_U out_nodes_features_prep_V_0_U out_nodes_features_prep_V_1_U out_nodes_features_prep_V_2_U out_nodes_features_prep_V_3_U out_nodes_features_prep_V_4_U out_nodes_features_prep_V_5_U out_nodes_features_prep_V_6_U out_nodes_features_prep_V_7_U out_nodes_features_prep_V_8_U out_nodes_features_prep_V_9_U out_nodes_features_prep_V_10_U out_nodes_features_prep_V_11_U out_nodes_features_prep_V_12_U out_nodes_features_prep_V_13_U out_nodes_features_prep_V_14_U out_nodes_features_prep_V_15_U out_nodes_features_prep_V_16_U out_nodes_features_prep_V_17_U out_nodes_features_prep_V_18_U out_nodes_features_prep_V_19_U out_nodes_features_prep_V_20_U out_nodes_features_prep_V_21_U out_nodes_features_prep_V_22_U out_nodes_features_prep_V_23_U out_nodes_features_prep_V_24_U out_nodes_features_prep_V_25_U out_nodes_features_prep_V_26_U out_nodes_features_prep_V_27_U out_nodes_features_prep_V_28_U out_nodes_features_prep_V_29_U out_nodes_features_prep_V_30_U out_nodes_features_prep_V_31_U out_nodes_features_prep_V_32_U out_nodes_features_prep_V_33_U out_nodes_features_prep_V_34_U out_nodes_features_prep_V_35_U out_nodes_features_prep_V_36_U out_nodes_features_prep_V_37_U out_nodes_features_prep_V_38_U out_nodes_features_prep_V_39_U out_nodes_features_prep_V_40_U out_nodes_features_prep_V_41_U out_nodes_features_prep_V_42_U out_nodes_features_prep_V_43_U out_nodes_features_prep_V_44_U out_nodes_features_prep_V_45_U out_nodes_features_prep_V_46_U out_nodes_features_prep_V_47_U out_nodes_features_prep_V_48_U out_nodes_features_prep_V_49_U out_nodes_features_prep_V_50_U out_nodes_features_prep_V_51_U out_nodes_features_prep_V_52_U out_nodes_features_prep_V_53_U out_nodes_features_prep_V_54_U out_nodes_features_prep_V_55_U out_nodes_features_prep_V_56_U out_nodes_features_prep_V_57_U out_nodes_features_prep_V_58_U out_nodes_features_prep_V_59_U out_nodes_features_prep_V_60_U out_nodes_features_prep_V_61_U out_nodes_features_prep_V_62_U out_nodes_features_prep_V_63_U out_nodes_features_V_0_U out_nodes_features_V_1_U out_nodes_features_V_2_U out_nodes_features_V_3_U out_nodes_features_V_4_U out_nodes_features_V_5_U out_nodes_features_V_6_U out_nodes_features_V_7_U out_nodes_features_V_8_U out_nodes_features_V_9_U out_nodes_features_V_10_U out_nodes_features_V_11_U out_nodes_features_V_12_U out_nodes_features_V_13_U out_nodes_features_V_14_U out_nodes_features_V_15_U out_nodes_features_V_16_U out_nodes_features_V_17_U out_nodes_features_V_18_U out_nodes_features_V_19_U out_nodes_features_V_20_U out_nodes_features_V_21_U out_nodes_features_V_22_U out_nodes_features_V_23_U out_nodes_features_V_24_U out_nodes_features_V_25_U out_nodes_features_V_26_U out_nodes_features_V_27_U out_nodes_features_V_28_U out_nodes_features_V_29_U out_nodes_features_V_30_U out_nodes_features_V_31_U out_nodes_features_V_32_U out_nodes_features_V_33_U out_nodes_features_V_34_U out_nodes_features_V_35_U out_nodes_features_V_36_U out_nodes_features_V_37_U out_nodes_features_V_38_U out_nodes_features_V_39_U out_nodes_features_V_40_U out_nodes_features_V_41_U out_nodes_features_V_42_U out_nodes_features_V_43_U out_nodes_features_V_44_U out_nodes_features_V_45_U out_nodes_features_V_46_U out_nodes_features_V_47_U out_nodes_features_V_48_U out_nodes_features_V_49_U out_nodes_features_V_50_U out_nodes_features_V_51_U out_nodes_features_V_52_U out_nodes_features_V_53_U out_nodes_features_V_54_U out_nodes_features_V_55_U out_nodes_features_V_56_U out_nodes_features_V_57_U out_nodes_features_V_58_U out_nodes_features_V_59_U out_nodes_features_V_60_U out_nodes_features_V_61_U out_nodes_features_V_62_U out_nodes_features_V_63_U</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_global_mean_pooling_fu_6237</InstName>
                    <ModuleName>global_mean_pooling</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>6237</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_global_mean_pooling_Pipeline_VITIS_LOOP_290_1_fu_1196</InstName>
                            <ModuleName>global_mean_pooling_Pipeline_VITIS_LOOP_290_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1196</ID>
                            <BindInstances>add_ln290_fu_2529_p2 add_ln712_fu_4993_p2 add_ln712_1_fu_4999_p2 add_ln712_2_fu_5005_p2 add_ln712_3_fu_5011_p2 add_ln712_4_fu_5017_p2 add_ln712_5_fu_5023_p2 add_ln712_6_fu_5029_p2 add_ln712_7_fu_5094_p2 add_ln712_8_fu_5035_p2 add_ln712_9_fu_5041_p2 add_ln712_10_fu_5047_p2 add_ln712_11_fu_5053_p2 add_ln712_12_fu_5059_p2 add_ln712_13_fu_5065_p2 add_ln712_14_fu_5071_p2 add_ln712_15_fu_5077_p2 add_ln712_16_fu_5083_p2 add_ln712_17_fu_5098_p2 mul_46s_48ns_93_3_1_U3507 sub_ln1201_fu_5138_p2 sub_ln1201_1_fu_5166_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                </Instance>
                <Instance>
                    <InstName>grp_global_graph_prediction_fu_6275</InstName>
                    <ModuleName>global_graph_prediction</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>6275</ID>
                    <BindInstances>add_ln305_fu_186_p2 mul_28s_28s_46_1_1_U3831 ret_V_fu_223_p2</BindInstances>
                </Instance>
            </InstancesList>
            <BindInstances>layer_3_fu_6303_p2 scoring_fn_target_V_0_U scoring_fn_target_V_1_U scoring_fn_target_V_2_U scoring_fn_target_V_3_U scoring_fn_target_V_4_U scoring_fn_target_V_5_U scoring_fn_target_V_6_U scoring_fn_target_V_7_U scoring_fn_target_V_8_U scoring_fn_target_V_9_U scoring_fn_target_V_10_U scoring_fn_target_V_11_U scoring_fn_target_V_12_U scoring_fn_target_V_13_U scoring_fn_target_V_14_U scoring_fn_target_V_15_U scoring_fn_source_V_0_U scoring_fn_source_V_1_U scoring_fn_source_V_2_U scoring_fn_source_V_3_U scoring_fn_source_V_4_U scoring_fn_source_V_5_U scoring_fn_source_V_6_U scoring_fn_source_V_7_U scoring_fn_source_V_8_U scoring_fn_source_V_9_U scoring_fn_source_V_10_U scoring_fn_source_V_11_U scoring_fn_source_V_12_U scoring_fn_source_V_13_U scoring_fn_source_V_14_U scoring_fn_source_V_15_U linear_proj_weight_V_0_U linear_proj_weight_V_1_U linear_proj_weight_V_2_U linear_proj_weight_V_3_U linear_proj_weight_V_4_U linear_proj_weight_V_5_U linear_proj_weight_V_6_U linear_proj_weight_V_7_U linear_proj_weight_V_8_U linear_proj_weight_V_9_U linear_proj_weight_V_10_U linear_proj_weight_V_11_U linear_proj_weight_V_12_U linear_proj_weight_V_13_U linear_proj_weight_V_14_U linear_proj_weight_V_15_U linear_proj_weight_V_16_U linear_proj_weight_V_17_U linear_proj_weight_V_18_U linear_proj_weight_V_19_U linear_proj_weight_V_20_U linear_proj_weight_V_21_U linear_proj_weight_V_22_U linear_proj_weight_V_23_U linear_proj_weight_V_24_U linear_proj_weight_V_25_U linear_proj_weight_V_26_U linear_proj_weight_V_27_U linear_proj_weight_V_28_U linear_proj_weight_V_29_U linear_proj_weight_V_30_U linear_proj_weight_V_31_U linear_proj_weight_V_32_U linear_proj_weight_V_33_U linear_proj_weight_V_34_U linear_proj_weight_V_35_U linear_proj_weight_V_36_U linear_proj_weight_V_37_U linear_proj_weight_V_38_U linear_proj_weight_V_39_U linear_proj_weight_V_40_U linear_proj_weight_V_41_U linear_proj_weight_V_42_U linear_proj_weight_V_43_U linear_proj_weight_V_44_U linear_proj_weight_V_45_U linear_proj_weight_V_46_U linear_proj_weight_V_47_U linear_proj_weight_V_48_U linear_proj_weight_V_49_U linear_proj_weight_V_50_U linear_proj_weight_V_51_U linear_proj_weight_V_52_U linear_proj_weight_V_53_U linear_proj_weight_V_54_U linear_proj_weight_V_55_U linear_proj_weight_V_56_U linear_proj_weight_V_57_U linear_proj_weight_V_58_U linear_proj_weight_V_59_U linear_proj_weight_V_60_U linear_proj_weight_V_61_U linear_proj_weight_V_62_U linear_proj_weight_V_63_U skip_proj_weight_V_0_U skip_proj_weight_V_1_U skip_proj_weight_V_2_U skip_proj_weight_V_3_U skip_proj_weight_V_4_U skip_proj_weight_V_5_U skip_proj_weight_V_6_U skip_proj_weight_V_7_U skip_proj_weight_V_8_U skip_proj_weight_V_9_U skip_proj_weight_V_10_U skip_proj_weight_V_11_U skip_proj_weight_V_12_U skip_proj_weight_V_13_U skip_proj_weight_V_14_U skip_proj_weight_V_15_U skip_proj_weight_V_16_U skip_proj_weight_V_17_U skip_proj_weight_V_18_U skip_proj_weight_V_19_U skip_proj_weight_V_20_U skip_proj_weight_V_21_U skip_proj_weight_V_22_U skip_proj_weight_V_23_U skip_proj_weight_V_24_U skip_proj_weight_V_25_U skip_proj_weight_V_26_U skip_proj_weight_V_27_U skip_proj_weight_V_28_U skip_proj_weight_V_29_U skip_proj_weight_V_30_U skip_proj_weight_V_31_U skip_proj_weight_V_32_U skip_proj_weight_V_33_U skip_proj_weight_V_34_U skip_proj_weight_V_35_U skip_proj_weight_V_36_U skip_proj_weight_V_37_U skip_proj_weight_V_38_U skip_proj_weight_V_39_U skip_proj_weight_V_40_U skip_proj_weight_V_41_U skip_proj_weight_V_42_U skip_proj_weight_V_43_U skip_proj_weight_V_44_U skip_proj_weight_V_45_U skip_proj_weight_V_46_U skip_proj_weight_V_47_U skip_proj_weight_V_48_U skip_proj_weight_V_49_U skip_proj_weight_V_50_U skip_proj_weight_V_51_U skip_proj_weight_V_52_U skip_proj_weight_V_53_U skip_proj_weight_V_54_U skip_proj_weight_V_55_U skip_proj_weight_V_56_U skip_proj_weight_V_57_U skip_proj_weight_V_58_U skip_proj_weight_V_59_U skip_proj_weight_V_60_U skip_proj_weight_V_61_U skip_proj_weight_V_62_U skip_proj_weight_V_63_U pred_linear_weight_V_U out_nodes_features_skip_concat_bias_V_0_U out_nodes_features_skip_concat_bias_V_1_U out_nodes_features_skip_concat_bias_V_2_U out_nodes_features_skip_concat_bias_V_3_U out_nodes_features_skip_concat_bias_V_4_U out_nodes_features_skip_concat_bias_V_5_U out_nodes_features_skip_concat_bias_V_6_U out_nodes_features_skip_concat_bias_V_7_U out_nodes_features_skip_concat_bias_V_8_U edge_list_U connectivity_mask_final_U out_nodes_features_skip_concat_bias_V_9_U out_nodes_features_skip_concat_bias_V_10_U out_nodes_features_skip_concat_bias_V_11_U out_nodes_features_skip_concat_bias_V_12_U out_nodes_features_skip_concat_bias_V_13_U out_nodes_features_skip_concat_bias_V_14_U out_nodes_features_skip_concat_bias_V_15_U h_graph_V_U</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>load_weights_first_layer_Pipeline_VITIS_LOOP_315_1_VITIS_LOOP_316_2</Name>
            <Loops>
                <VITIS_LOOP_315_1_VITIS_LOOP_316_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.920</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>67</Best-caseLatency>
                    <Average-caseLatency>67</Average-caseLatency>
                    <Worst-caseLatency>67</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.268 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.268 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.268 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>67</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_315_1_VITIS_LOOP_316_2>
                        <Name>VITIS_LOOP_315_1_VITIS_LOOP_316_2</Name>
                        <TripCount>64</TripCount>
                        <Latency>65</Latency>
                        <AbsoluteTimeLatency>0.260 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                    </VITIS_LOOP_315_1_VITIS_LOOP_316_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>49</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>134</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_315_1_VITIS_LOOP_316_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln315_1_fu_381_p2" SOURCE="GAT_compute.cpp:315" URAM="0" VARIABLE="add_ln315_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_315_1_VITIS_LOOP_316_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln315_fu_408_p2" SOURCE="GAT_compute.cpp:315" URAM="0" VARIABLE="add_ln315"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_315_1_VITIS_LOOP_316_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln316_fu_460_p2" SOURCE="GAT_compute.cpp:316" URAM="0" VARIABLE="add_ln316"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>load_weights_first_layer_Pipeline_VITIS_LOOP_321_3_VITIS_LOOP_322_4</Name>
            <Loops>
                <VITIS_LOOP_321_3_VITIS_LOOP_322_4/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.920</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>67</Best-caseLatency>
                    <Average-caseLatency>67</Average-caseLatency>
                    <Worst-caseLatency>67</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.268 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.268 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.268 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>67</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_321_3_VITIS_LOOP_322_4>
                        <Name>VITIS_LOOP_321_3_VITIS_LOOP_322_4</Name>
                        <TripCount>64</TripCount>
                        <Latency>65</Latency>
                        <AbsoluteTimeLatency>0.260 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                    </VITIS_LOOP_321_3_VITIS_LOOP_322_4>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>49</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>134</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_321_3_VITIS_LOOP_322_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln321_1_fu_381_p2" SOURCE="GAT_compute.cpp:321" URAM="0" VARIABLE="add_ln321_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_321_3_VITIS_LOOP_322_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln321_fu_408_p2" SOURCE="GAT_compute.cpp:321" URAM="0" VARIABLE="add_ln321"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_321_3_VITIS_LOOP_322_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln322_fu_460_p2" SOURCE="GAT_compute.cpp:322" URAM="0" VARIABLE="add_ln322"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>load_weights_first_layer_Pipeline_VITIS_LOOP_327_5_VITIS_LOOP_328_6</Name>
            <Loops>
                <VITIS_LOOP_327_5_VITIS_LOOP_328_6/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.920</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>4122</Best-caseLatency>
                    <Average-caseLatency>4122</Average-caseLatency>
                    <Worst-caseLatency>4122</Worst-caseLatency>
                    <Best-caseRealTimeLatency>16.488 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>16.488 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>16.488 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>4122</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_327_5_VITIS_LOOP_328_6>
                        <Name>VITIS_LOOP_327_5_VITIS_LOOP_328_6</Name>
                        <TripCount>4096</TripCount>
                        <Latency>4120</Latency>
                        <AbsoluteTimeLatency>16.480 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>26</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                    </VITIS_LOOP_327_5_VITIS_LOOP_328_6>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>1665</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>820</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_327_5_VITIS_LOOP_328_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln330_fu_1373_p2" SOURCE="GAT_compute.cpp:330" URAM="0" VARIABLE="add_ln330"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_327_5_VITIS_LOOP_328_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln327_2_fu_1295_p2" SOURCE="GAT_compute.cpp:327" URAM="0" VARIABLE="add_ln327_2"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_327_5_VITIS_LOOP_328_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln327_fu_1379_p2" SOURCE="GAT_compute.cpp:327" URAM="0" VARIABLE="add_ln327"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_327_5_VITIS_LOOP_328_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln330_1_fu_1412_p2" SOURCE="GAT_compute.cpp:330" URAM="0" VARIABLE="add_ln330_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_327_5_VITIS_LOOP_328_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln327_1_fu_1437_p2" SOURCE="GAT_compute.cpp:327" URAM="0" VARIABLE="add_ln327_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_327_5_VITIS_LOOP_328_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln328_fu_1334_p2" SOURCE="GAT_compute.cpp:328" URAM="0" VARIABLE="add_ln328"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>load_weights_first_layer_Pipeline_VITIS_LOOP_337_7_VITIS_LOOP_338_8</Name>
            <Loops>
                <VITIS_LOOP_337_7_VITIS_LOOP_338_8/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.920</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>4122</Best-caseLatency>
                    <Average-caseLatency>4122</Average-caseLatency>
                    <Worst-caseLatency>4122</Worst-caseLatency>
                    <Best-caseRealTimeLatency>16.488 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>16.488 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>16.488 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>4122</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_337_7_VITIS_LOOP_338_8>
                        <Name>VITIS_LOOP_337_7_VITIS_LOOP_338_8</Name>
                        <TripCount>4096</TripCount>
                        <Latency>4120</Latency>
                        <AbsoluteTimeLatency>16.480 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>26</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                    </VITIS_LOOP_337_7_VITIS_LOOP_338_8>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>1665</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>820</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_337_7_VITIS_LOOP_338_8" OPTYPE="add" PRAGMA="" RTLNAME="add_ln340_fu_1373_p2" SOURCE="GAT_compute.cpp:340" URAM="0" VARIABLE="add_ln340"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_337_7_VITIS_LOOP_338_8" OPTYPE="add" PRAGMA="" RTLNAME="add_ln337_2_fu_1295_p2" SOURCE="GAT_compute.cpp:337" URAM="0" VARIABLE="add_ln337_2"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_337_7_VITIS_LOOP_338_8" OPTYPE="add" PRAGMA="" RTLNAME="add_ln337_fu_1379_p2" SOURCE="GAT_compute.cpp:337" URAM="0" VARIABLE="add_ln337"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_337_7_VITIS_LOOP_338_8" OPTYPE="add" PRAGMA="" RTLNAME="add_ln340_1_fu_1412_p2" SOURCE="GAT_compute.cpp:340" URAM="0" VARIABLE="add_ln340_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_337_7_VITIS_LOOP_338_8" OPTYPE="add" PRAGMA="" RTLNAME="add_ln337_1_fu_1437_p2" SOURCE="GAT_compute.cpp:337" URAM="0" VARIABLE="add_ln337_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_337_7_VITIS_LOOP_338_8" OPTYPE="add" PRAGMA="" RTLNAME="add_ln338_fu_1334_p2" SOURCE="GAT_compute.cpp:338" URAM="0" VARIABLE="add_ln338"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>load_weights_first_layer</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.920</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>8399</Best-caseLatency>
                    <Average-caseLatency>8399</Average-caseLatency>
                    <Worst-caseLatency>8399</Worst-caseLatency>
                    <Best-caseRealTimeLatency>33.596 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>33.596 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>33.596 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>8399</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>3578</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>2389</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>load_weights_one_layer_Pipeline_VITIS_LOOP_365_5_VITIS_LOOP_366_6</Name>
            <Loops>
                <VITIS_LOOP_365_5_VITIS_LOOP_366_6/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.920</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>4099</Best-caseLatency>
                    <Average-caseLatency>4099</Average-caseLatency>
                    <Worst-caseLatency>4099</Worst-caseLatency>
                    <Best-caseRealTimeLatency>16.396 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>16.396 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>16.396 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>4099</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_365_5_VITIS_LOOP_366_6>
                        <Name>VITIS_LOOP_365_5_VITIS_LOOP_366_6</Name>
                        <TripCount>4096</TripCount>
                        <Latency>4097</Latency>
                        <AbsoluteTimeLatency>16.388 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                    </VITIS_LOOP_365_5_VITIS_LOOP_366_6>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>76</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>170</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_365_5_VITIS_LOOP_366_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln365_fu_1203_p2" SOURCE="GAT_compute.cpp:365" URAM="0" VARIABLE="add_ln365"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_365_5_VITIS_LOOP_366_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln365_1_fu_1226_p2" SOURCE="GAT_compute.cpp:365" URAM="0" VARIABLE="add_ln365_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_365_5_VITIS_LOOP_366_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln367_fu_1258_p2" SOURCE="GAT_compute.cpp:367" URAM="0" VARIABLE="add_ln367"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_365_5_VITIS_LOOP_366_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln366_fu_1271_p2" SOURCE="GAT_compute.cpp:366" URAM="0" VARIABLE="add_ln366"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>load_weights_one_layer_Pipeline_VITIS_LOOP_371_7_VITIS_LOOP_372_8</Name>
            <Loops>
                <VITIS_LOOP_371_7_VITIS_LOOP_372_8/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.920</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>4099</Best-caseLatency>
                    <Average-caseLatency>4099</Average-caseLatency>
                    <Worst-caseLatency>4099</Worst-caseLatency>
                    <Best-caseRealTimeLatency>16.396 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>16.396 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>16.396 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>4099</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_371_7_VITIS_LOOP_372_8>
                        <Name>VITIS_LOOP_371_7_VITIS_LOOP_372_8</Name>
                        <TripCount>4096</TripCount>
                        <Latency>4097</Latency>
                        <AbsoluteTimeLatency>16.388 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                    </VITIS_LOOP_371_7_VITIS_LOOP_372_8>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>76</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>170</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_371_7_VITIS_LOOP_372_8" OPTYPE="add" PRAGMA="" RTLNAME="add_ln371_fu_1203_p2" SOURCE="GAT_compute.cpp:371" URAM="0" VARIABLE="add_ln371"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_371_7_VITIS_LOOP_372_8" OPTYPE="add" PRAGMA="" RTLNAME="add_ln371_1_fu_1226_p2" SOURCE="GAT_compute.cpp:371" URAM="0" VARIABLE="add_ln371_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_371_7_VITIS_LOOP_372_8" OPTYPE="add" PRAGMA="" RTLNAME="add_ln373_fu_1258_p2" SOURCE="GAT_compute.cpp:373" URAM="0" VARIABLE="add_ln373"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_371_7_VITIS_LOOP_372_8" OPTYPE="add" PRAGMA="" RTLNAME="add_ln372_fu_1271_p2" SOURCE="GAT_compute.cpp:372" URAM="0" VARIABLE="add_ln372"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>load_weights_one_layer</Name>
            <Loops>
                <VITIS_LOOP_353_1>
                    <VITIS_LOOP_354_2/>
                </VITIS_LOOP_353_1>
                <VITIS_LOOP_359_3>
                    <VITIS_LOOP_360_4/>
                </VITIS_LOOP_359_3>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.920</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>8760</Best-caseLatency>
                    <Average-caseLatency>8760</Average-caseLatency>
                    <Worst-caseLatency>8760</Worst-caseLatency>
                    <Best-caseRealTimeLatency>35.040 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>35.040 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>35.040 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>8760</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_353_1>
                        <Name>VITIS_LOOP_353_1</Name>
                        <TripCount>4</TripCount>
                        <Latency>264</Latency>
                        <AbsoluteTimeLatency>1.056 us</AbsoluteTimeLatency>
                        <IterationLatency>66</IterationLatency>
                        <PipelineDepth>66</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <VITIS_LOOP_354_2>
                            <Name>VITIS_LOOP_354_2</Name>
                            <TripCount>16</TripCount>
                            <Latency>64</Latency>
                            <AbsoluteTimeLatency>0.256 us</AbsoluteTimeLatency>
                            <IterationLatency>4</IterationLatency>
                            <PipelineDepth>4</PipelineDepth>
                            <PipelineType>no</PipelineType>
                        </VITIS_LOOP_354_2>
                    </VITIS_LOOP_353_1>
                    <VITIS_LOOP_359_3>
                        <Name>VITIS_LOOP_359_3</Name>
                        <TripCount>4</TripCount>
                        <Latency>264</Latency>
                        <AbsoluteTimeLatency>1.056 us</AbsoluteTimeLatency>
                        <IterationLatency>66</IterationLatency>
                        <PipelineDepth>66</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <VITIS_LOOP_360_4>
                            <Name>VITIS_LOOP_360_4</Name>
                            <TripCount>16</TripCount>
                            <Latency>64</Latency>
                            <AbsoluteTimeLatency>0.256 us</AbsoluteTimeLatency>
                            <IterationLatency>4</IterationLatency>
                            <PipelineDepth>4</PipelineDepth>
                            <PipelineType>no</PipelineType>
                        </VITIS_LOOP_360_4>
                    </VITIS_LOOP_359_3>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>714</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1206</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln353_fu_1214_p2" SOURCE="GAT_compute.cpp:353" URAM="0" VARIABLE="add_ln353"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_353_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln355_fu_1266_p2" SOURCE="GAT_compute.cpp:355" URAM="0" VARIABLE="add_ln355"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_353_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln353_1_fu_1297_p2" SOURCE="GAT_compute.cpp:353" URAM="0" VARIABLE="add_ln353_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_353_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln354_fu_1338_p2" SOURCE="GAT_compute.cpp:354" URAM="0" VARIABLE="add_ln354"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln359_fu_1303_p2" SOURCE="GAT_compute.cpp:359" URAM="0" VARIABLE="add_ln359"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_359_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln361_fu_1363_p2" SOURCE="GAT_compute.cpp:361" URAM="0" VARIABLE="add_ln361"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_359_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln359_1_fu_1394_p2" SOURCE="GAT_compute.cpp:359" URAM="0" VARIABLE="add_ln359_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_359_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln360_fu_1447_p2" SOURCE="GAT_compute.cpp:360" URAM="0" VARIABLE="add_ln360"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln365_fu_1411_p2" SOURCE="GAT_compute.cpp:365" URAM="0" VARIABLE="add_ln365"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln371_fu_1426_p2" SOURCE="GAT_compute.cpp:371" URAM="0" VARIABLE="add_ln371"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>load_misc_weights_Pipeline_VITIS_LOOP_387_2</Name>
            <Loops>
                <VITIS_LOOP_387_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.920</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>19</Best-caseLatency>
                    <Average-caseLatency>19</Average-caseLatency>
                    <Worst-caseLatency>19</Worst-caseLatency>
                    <Best-caseRealTimeLatency>76.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>76.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>76.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>19</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_387_2>
                        <Name>VITIS_LOOP_387_2</Name>
                        <TripCount>16</TripCount>
                        <Latency>17</Latency>
                        <AbsoluteTimeLatency>68.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                    </VITIS_LOOP_387_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>49</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>73</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_387_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln387_fu_96_p2" SOURCE="GAT_compute.cpp:387" URAM="0" VARIABLE="add_ln387"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>load_misc_weights</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.920</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>28</Best-caseLatency>
                    <Average-caseLatency>28</Average-caseLatency>
                    <Worst-caseLatency>28</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.112 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.112 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.112 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>28</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>122</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>299</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>load_graph_Pipeline_VITIS_LOOP_397_1_VITIS_LOOP_398_2</Name>
            <Loops>
                <VITIS_LOOP_397_1_VITIS_LOOP_398_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.920</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>174</Best-caseLatency>
                    <Average-caseLatency>174</Average-caseLatency>
                    <Worst-caseLatency>174</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.696 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.696 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.696 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>174</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_397_1_VITIS_LOOP_398_2>
                        <Name>VITIS_LOOP_397_1_VITIS_LOOP_398_2</Name>
                        <TripCount>171</TripCount>
                        <Latency>172</Latency>
                        <AbsoluteTimeLatency>0.688 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                    </VITIS_LOOP_397_1_VITIS_LOOP_398_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>33</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>137</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_397_1_VITIS_LOOP_398_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln397_1_fu_306_p2" SOURCE="GAT_compute.cpp:397" URAM="0" VARIABLE="add_ln397_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_397_1_VITIS_LOOP_398_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln397_fu_333_p2" SOURCE="GAT_compute.cpp:397" URAM="0" VARIABLE="add_ln397"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_397_1_VITIS_LOOP_398_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln398_fu_390_p2" SOURCE="GAT_compute.cpp:398" URAM="0" VARIABLE="add_ln398"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>load_graph_Pipeline_VITIS_LOOP_403_3</Name>
            <Loops>
                <VITIS_LOOP_403_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.920</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>83</Best-caseLatency>
                    <Average-caseLatency>83</Average-caseLatency>
                    <Worst-caseLatency>83</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.332 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.332 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.332 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>83</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_403_3>
                        <Name>VITIS_LOOP_403_3</Name>
                        <TripCount>80</TripCount>
                        <Latency>81</Latency>
                        <AbsoluteTimeLatency>0.324 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                    </VITIS_LOOP_403_3>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>59</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>75</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_403_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln403_fu_108_p2" SOURCE="GAT_compute.cpp:403" URAM="0" VARIABLE="add_ln403"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>load_graph</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.920</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>274</Best-caseLatency>
                    <Average-caseLatency>274</Average-caseLatency>
                    <Worst-caseLatency>274</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.096 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.096 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.096 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>274</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>236</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>524</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>compute_connectivity_mask_Pipeline_1</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>1.841</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>363</Best-caseLatency>
                    <Average-caseLatency>363</Average-caseLatency>
                    <Worst-caseLatency>363</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.452 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.452 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.452 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>363</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <TripCount>361</TripCount>
                        <Latency>361</Latency>
                        <AbsoluteTimeLatency>1.444 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                    </Loop1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>11</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>54</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="empty_114_fu_68_p2" SOURCE="" URAM="0" VARIABLE="empty_114"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>compute_connectivity_mask_Pipeline_VITIS_LOOP_423_1</Name>
            <Loops>
                <VITIS_LOOP_423_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.515</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>125</Best-caseLatency>
                    <Average-caseLatency>125</Average-caseLatency>
                    <Worst-caseLatency>125</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.500 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.500 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.500 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>125</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_423_1>
                        <Name>VITIS_LOOP_423_1</Name>
                        <TripCount>40</TripCount>
                        <Latency>123</Latency>
                        <AbsoluteTimeLatency>0.492 us</AbsoluteTimeLatency>
                        <PipelineII>3</PipelineII>
                        <PipelineDepth>7</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                    </VITIS_LOOP_423_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>1</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>172</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>233</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_423_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln423_fu_124_p2" SOURCE="GAT_compute.cpp:423" URAM="0" VARIABLE="add_ln423"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_423_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_14s_7ns_14ns_14_4_1_U673" SOURCE="GAT_compute.cpp:425" URAM="0" VARIABLE="mul_ln425"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_423_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_14s_7ns_14ns_14_4_1_U673" SOURCE="GAT_compute.cpp:425" URAM="0" VARIABLE="add_ln425_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_423_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln425_fu_195_p2" SOURCE="GAT_compute.cpp:425" URAM="0" VARIABLE="add_ln425"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>compute_connectivity_mask_Pipeline_VITIS_LOOP_428_2</Name>
            <Loops>
                <VITIS_LOOP_428_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.128</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>22</Best-caseLatency>
                    <Average-caseLatency>22</Average-caseLatency>
                    <Worst-caseLatency>22</Worst-caseLatency>
                    <Best-caseRealTimeLatency>88.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>88.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>88.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>22</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_428_2>
                        <Name>VITIS_LOOP_428_2</Name>
                        <TripCount>19</TripCount>
                        <Latency>20</Latency>
                        <AbsoluteTimeLatency>80.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                    </VITIS_LOOP_428_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>75</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>134</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_428_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln428_fu_92_p2" SOURCE="GAT_compute.cpp:428" URAM="0" VARIABLE="add_ln428"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_428_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln429_1_fu_98_p2" SOURCE="GAT_compute.cpp:429" URAM="0" VARIABLE="add_ln429_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_428_2" OPTYPE="add" PRAGMA="" RTLNAME="connectivity_mask_d1" SOURCE="GAT_compute.cpp:429" URAM="0" VARIABLE="add_ln429"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>compute_connectivity_mask_Pipeline_VITIS_LOOP_432_3_VITIS_LOOP_433_4</Name>
            <Loops>
                <VITIS_LOOP_432_3_VITIS_LOOP_433_4/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.107</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>367</Best-caseLatency>
                    <Average-caseLatency>367</Average-caseLatency>
                    <Worst-caseLatency>367</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.468 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.468 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.468 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>367</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_432_3_VITIS_LOOP_433_4>
                        <Name>VITIS_LOOP_432_3_VITIS_LOOP_433_4</Name>
                        <TripCount>361</TripCount>
                        <Latency>365</Latency>
                        <AbsoluteTimeLatency>1.460 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>6</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                    </VITIS_LOOP_432_3_VITIS_LOOP_433_4>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>1</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>66</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>198</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_432_3_VITIS_LOOP_433_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln432_1_fu_117_p2" SOURCE="GAT_compute.cpp:432" URAM="0" VARIABLE="add_ln432_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_432_3_VITIS_LOOP_433_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln432_fu_129_p2" SOURCE="GAT_compute.cpp:432" URAM="0" VARIABLE="add_ln432"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_432_3_VITIS_LOOP_433_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_5ns_7ns_5ns_12_4_1_U678" SOURCE="GAT_compute.cpp:434" URAM="0" VARIABLE="mul_ln434"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_432_3_VITIS_LOOP_433_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_5ns_7ns_5ns_12_4_1_U678" SOURCE="GAT_compute.cpp:434" URAM="0" VARIABLE="add_ln434"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_432_3_VITIS_LOOP_433_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln433_fu_161_p2" SOURCE="GAT_compute.cpp:433" URAM="0" VARIABLE="add_ln433"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>compute_connectivity_mask</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.515</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>884</Best-caseLatency>
                    <Average-caseLatency>884</Average-caseLatency>
                    <Worst-caseLatency>884</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.536 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.536 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.536 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>884</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>16</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>2</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>336</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>788</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="16" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="connectivity_mask_U" SOURCE=":0" URAM="0" VARIABLE="connectivity_mask"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>compute_nodes_features_proj</Name>
            <Loops>
                <VITIS_LOOP_40_1_VITIS_LOOP_41_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.879</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1241</Best-caseLatency>
                    <Average-caseLatency>1241</Average-caseLatency>
                    <Worst-caseLatency>1241</Worst-caseLatency>
                    <Best-caseRealTimeLatency>4.964 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>4.964 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>4.964 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1241</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_40_1_VITIS_LOOP_41_2>
                        <Name>VITIS_LOOP_40_1_VITIS_LOOP_41_2</Name>
                        <TripCount>1216</TripCount>
                        <Latency>1239</Latency>
                        <AbsoluteTimeLatency>4.956 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>25</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                    </VITIS_LOOP_40_1_VITIS_LOOP_41_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>192</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>2</UTIL_DSP>
                    <FF>7515</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>6035</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_40_1_VITIS_LOOP_41_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_1_fu_10470_p2" SOURCE="GAT_compute.cpp:40" URAM="0" VARIABLE="add_ln40_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_40_1_VITIS_LOOP_41_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_fu_10482_p2" SOURCE="GAT_compute.cpp:40" URAM="0" VARIABLE="add_ln40"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_40_1_VITIS_LOOP_41_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1171_fu_10521_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="add_ln1171"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_40_1_VITIS_LOOP_41_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_28s_28s_46_1_1_U685" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="mul_ln1171"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_40_1_VITIS_LOOP_41_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_28s_28s_46_1_1_U686" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="mul_ln1171_94"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_40_1_VITIS_LOOP_41_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_fu_10631_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_40_1_VITIS_LOOP_41_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_28s_28s_46_1_1_U687" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="mul_ln1171_95"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_40_1_VITIS_LOOP_41_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_92_fu_10654_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_92"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_40_1_VITIS_LOOP_41_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_28s_28s_46_1_1_U688" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="mul_ln1171_96"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_40_1_VITIS_LOOP_41_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_93_fu_10712_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_93"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_40_1_VITIS_LOOP_41_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_28s_28s_46_1_1_U689" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="mul_ln1171_97"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_40_1_VITIS_LOOP_41_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_94_fu_10735_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_94"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_40_1_VITIS_LOOP_41_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_28s_28s_46_1_1_U690" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="mul_ln1171_98"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_40_1_VITIS_LOOP_41_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_95_fu_10758_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_95"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_40_1_VITIS_LOOP_41_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_28s_28s_46_1_1_U691" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="mul_ln1171_99"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_40_1_VITIS_LOOP_41_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_96_fu_10816_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_96"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_40_1_VITIS_LOOP_41_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_28s_28s_46_1_1_U692" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="mul_ln1171_100"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_40_1_VITIS_LOOP_41_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_97_fu_10839_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_97"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_40_1_VITIS_LOOP_41_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_28s_28s_46_1_1_U693" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="mul_ln1171_101"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_40_1_VITIS_LOOP_41_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_98_fu_10862_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_98"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_40_1_VITIS_LOOP_41_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_28s_28s_46_1_1_U694" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="mul_ln1171_102"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_40_1_VITIS_LOOP_41_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_99_fu_10920_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_99"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_40_1_VITIS_LOOP_41_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_28s_28s_46_1_1_U695" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="mul_ln1171_103"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_40_1_VITIS_LOOP_41_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_100_fu_10943_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_100"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_40_1_VITIS_LOOP_41_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_28s_28s_46_1_1_U696" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="mul_ln1171_104"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_40_1_VITIS_LOOP_41_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_101_fu_10966_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_101"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_40_1_VITIS_LOOP_41_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_28s_28s_46_1_1_U697" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="mul_ln1171_105"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_40_1_VITIS_LOOP_41_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_102_fu_11024_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_102"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_40_1_VITIS_LOOP_41_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_28s_28s_46_1_1_U698" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="mul_ln1171_106"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_40_1_VITIS_LOOP_41_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_103_fu_11047_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_103"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_40_1_VITIS_LOOP_41_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_28s_28s_46_1_1_U699" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="mul_ln1171_107"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_40_1_VITIS_LOOP_41_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_104_fu_11070_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_104"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_40_1_VITIS_LOOP_41_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_28s_28s_46_1_1_U700" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="mul_ln1171_108"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_40_1_VITIS_LOOP_41_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_105_fu_11128_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_105"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_40_1_VITIS_LOOP_41_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_28s_28s_46_1_1_U701" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="mul_ln1171_109"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_40_1_VITIS_LOOP_41_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_106_fu_11151_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_106"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_40_1_VITIS_LOOP_41_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_28s_28s_46_1_1_U702" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="mul_ln1171_110"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_40_1_VITIS_LOOP_41_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_107_fu_11174_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_107"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_40_1_VITIS_LOOP_41_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_28s_28s_46_1_1_U703" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="mul_ln1171_111"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_40_1_VITIS_LOOP_41_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_108_fu_11232_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_108"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_40_1_VITIS_LOOP_41_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_28s_28s_46_1_1_U704" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="mul_ln1171_112"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_40_1_VITIS_LOOP_41_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_109_fu_11255_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_109"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_40_1_VITIS_LOOP_41_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_28s_28s_46_1_1_U705" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="mul_ln1171_113"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_40_1_VITIS_LOOP_41_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_110_fu_11278_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_110"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_40_1_VITIS_LOOP_41_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_28s_28s_46_1_1_U706" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="mul_ln1171_114"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_40_1_VITIS_LOOP_41_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_111_fu_11336_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_111"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_40_1_VITIS_LOOP_41_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_28s_28s_46_1_1_U707" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="mul_ln1171_115"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_40_1_VITIS_LOOP_41_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_112_fu_11359_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_112"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_40_1_VITIS_LOOP_41_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_28s_28s_46_1_1_U708" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="mul_ln1171_116"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_40_1_VITIS_LOOP_41_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_113_fu_11382_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_113"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_40_1_VITIS_LOOP_41_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_28s_28s_46_1_1_U709" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="mul_ln1171_117"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_40_1_VITIS_LOOP_41_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_114_fu_11440_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_114"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_40_1_VITIS_LOOP_41_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_28s_28s_46_1_1_U710" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="mul_ln1171_118"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_40_1_VITIS_LOOP_41_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_115_fu_11463_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_115"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_40_1_VITIS_LOOP_41_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_28s_28s_46_1_1_U711" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="mul_ln1171_119"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_40_1_VITIS_LOOP_41_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_116_fu_11486_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_116"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_40_1_VITIS_LOOP_41_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_28s_28s_46_1_1_U712" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="mul_ln1171_120"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_40_1_VITIS_LOOP_41_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_117_fu_11544_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_117"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_40_1_VITIS_LOOP_41_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_28s_28s_46_1_1_U713" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="mul_ln1171_121"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_40_1_VITIS_LOOP_41_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_118_fu_11567_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_118"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_40_1_VITIS_LOOP_41_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_28s_28s_46_1_1_U714" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="mul_ln1171_122"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_40_1_VITIS_LOOP_41_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_119_fu_11590_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_119"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_40_1_VITIS_LOOP_41_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_28s_28s_46_1_1_U715" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="mul_ln1171_123"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_40_1_VITIS_LOOP_41_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_120_fu_11648_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_120"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_40_1_VITIS_LOOP_41_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_28s_28s_46_1_1_U716" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="mul_ln1171_124"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_40_1_VITIS_LOOP_41_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_121_fu_11671_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_121"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_40_1_VITIS_LOOP_41_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_28s_28s_46_1_1_U717" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="mul_ln1171_125"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_40_1_VITIS_LOOP_41_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_122_fu_11694_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_122"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_40_1_VITIS_LOOP_41_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_28s_28s_46_1_1_U718" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="mul_ln1171_126"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_40_1_VITIS_LOOP_41_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_123_fu_11752_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_123"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_40_1_VITIS_LOOP_41_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_28s_28s_46_1_1_U719" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="mul_ln1171_127"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_40_1_VITIS_LOOP_41_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_124_fu_11775_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_124"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_40_1_VITIS_LOOP_41_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_28s_28s_46_1_1_U720" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="mul_ln1171_128"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_40_1_VITIS_LOOP_41_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_125_fu_11798_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_125"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_40_1_VITIS_LOOP_41_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_28s_28s_46_1_1_U721" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="mul_ln1171_129"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_40_1_VITIS_LOOP_41_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_126_fu_11856_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_126"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_40_1_VITIS_LOOP_41_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_28s_28s_46_1_1_U722" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="mul_ln1171_130"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_40_1_VITIS_LOOP_41_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_127_fu_11879_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_127"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_40_1_VITIS_LOOP_41_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_28s_28s_46_1_1_U723" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="mul_ln1171_131"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_40_1_VITIS_LOOP_41_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_128_fu_11902_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_128"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_40_1_VITIS_LOOP_41_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_28s_28s_46_1_1_U724" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="mul_ln1171_132"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_40_1_VITIS_LOOP_41_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_129_fu_11960_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_129"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_40_1_VITIS_LOOP_41_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_28s_28s_46_1_1_U725" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="mul_ln1171_133"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_40_1_VITIS_LOOP_41_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_130_fu_11983_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_130"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_40_1_VITIS_LOOP_41_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_28s_28s_46_1_1_U726" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="mul_ln1171_134"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_40_1_VITIS_LOOP_41_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_131_fu_12006_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_131"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_40_1_VITIS_LOOP_41_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_28s_28s_46_1_1_U727" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="mul_ln1171_135"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_40_1_VITIS_LOOP_41_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_132_fu_12064_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_132"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_40_1_VITIS_LOOP_41_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_28s_28s_46_1_1_U728" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="mul_ln1171_136"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_40_1_VITIS_LOOP_41_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_133_fu_12087_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_133"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_40_1_VITIS_LOOP_41_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_28s_28s_46_1_1_U729" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="mul_ln1171_137"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_40_1_VITIS_LOOP_41_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_134_fu_12110_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_134"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_40_1_VITIS_LOOP_41_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_28s_28s_46_1_1_U730" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="mul_ln1171_138"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_40_1_VITIS_LOOP_41_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_135_fu_12168_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_135"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_40_1_VITIS_LOOP_41_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_28s_28s_46_1_1_U731" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="mul_ln1171_139"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_40_1_VITIS_LOOP_41_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_136_fu_12191_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_136"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_40_1_VITIS_LOOP_41_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_28s_28s_46_1_1_U732" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="mul_ln1171_140"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_40_1_VITIS_LOOP_41_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_137_fu_12214_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_137"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_40_1_VITIS_LOOP_41_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_28s_28s_46_1_1_U733" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="mul_ln1171_141"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_40_1_VITIS_LOOP_41_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_138_fu_12272_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_138"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_40_1_VITIS_LOOP_41_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_28s_28s_46_1_1_U734" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="mul_ln1171_142"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_40_1_VITIS_LOOP_41_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_139_fu_12295_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_139"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_40_1_VITIS_LOOP_41_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_28s_28s_46_1_1_U735" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="mul_ln1171_143"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_40_1_VITIS_LOOP_41_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_140_fu_12318_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_140"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_40_1_VITIS_LOOP_41_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_28s_28s_46_1_1_U736" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="mul_ln1171_144"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_40_1_VITIS_LOOP_41_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_141_fu_12376_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_141"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_40_1_VITIS_LOOP_41_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_28s_28s_46_1_1_U737" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="mul_ln1171_145"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_40_1_VITIS_LOOP_41_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_142_fu_12399_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_142"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_40_1_VITIS_LOOP_41_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_28s_28s_46_1_1_U738" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="mul_ln1171_146"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_40_1_VITIS_LOOP_41_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_143_fu_12422_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_143"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_40_1_VITIS_LOOP_41_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_28s_28s_46_1_1_U739" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="mul_ln1171_147"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_40_1_VITIS_LOOP_41_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_144_fu_12480_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_144"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_40_1_VITIS_LOOP_41_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_28s_28s_46_1_1_U740" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="mul_ln1171_148"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_40_1_VITIS_LOOP_41_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_145_fu_12503_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_145"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_40_1_VITIS_LOOP_41_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_28s_28s_46_1_1_U741" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="mul_ln1171_149"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_40_1_VITIS_LOOP_41_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_146_fu_12526_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_146"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_40_1_VITIS_LOOP_41_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_28s_28s_46_1_1_U742" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="mul_ln1171_150"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_40_1_VITIS_LOOP_41_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_147_fu_12584_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_147"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_40_1_VITIS_LOOP_41_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_28s_28s_46_1_1_U743" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="mul_ln1171_151"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_40_1_VITIS_LOOP_41_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_148_fu_12607_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_148"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_40_1_VITIS_LOOP_41_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_28s_28s_46_1_1_U744" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="mul_ln1171_152"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_40_1_VITIS_LOOP_41_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_149_fu_12630_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_149"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_40_1_VITIS_LOOP_41_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_28s_28s_46_1_1_U745" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="mul_ln1171_153"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_40_1_VITIS_LOOP_41_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_150_fu_12682_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_150"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_40_1_VITIS_LOOP_41_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_28s_28s_46_1_1_U746" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="mul_ln1171_154"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_40_1_VITIS_LOOP_41_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_151_fu_12705_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_151"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_40_1_VITIS_LOOP_41_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_28s_28s_46_1_1_U747" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="mul_ln1171_155"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_40_1_VITIS_LOOP_41_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_152_fu_12728_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_152"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_40_1_VITIS_LOOP_41_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_28s_28s_46_1_1_U748" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="mul_ln1171_156"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_40_1_VITIS_LOOP_41_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_153_fu_12759_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_153"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_40_1_VITIS_LOOP_41_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln41_fu_10548_p2" SOURCE="GAT_compute.cpp:41" URAM="0" VARIABLE="add_ln41"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>compute_scores_source</Name>
            <Loops>
                <VITIS_LOOP_59_1_VITIS_LOOP_60_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.879</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>85</Best-caseLatency>
                    <Average-caseLatency>85</Average-caseLatency>
                    <Worst-caseLatency>85</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.340 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.340 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.340 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>85</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_59_1_VITIS_LOOP_60_2>
                        <Name>VITIS_LOOP_59_1_VITIS_LOOP_60_2</Name>
                        <TripCount>76</TripCount>
                        <Latency>83</Latency>
                        <AbsoluteTimeLatency>0.332 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>9</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                    </VITIS_LOOP_59_1_VITIS_LOOP_60_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>49</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>2220</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>11924</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_59_1_VITIS_LOOP_60_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln59_1_fu_7604_p2" SOURCE="GAT_compute.cpp:59" URAM="0" VARIABLE="add_ln59_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_59_1_VITIS_LOOP_60_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln59_fu_7616_p2" SOURCE="GAT_compute.cpp:59" URAM="0" VARIABLE="add_ln59"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_59_1_VITIS_LOOP_60_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_3ns_7ns_5ns_9_4_1_U1214" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1169" URAM="0" VARIABLE="mul_ln1169"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_59_1_VITIS_LOOP_60_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln59_2_fu_7709_p2" SOURCE="GAT_compute.cpp:59" URAM="0" VARIABLE="add_ln59_2"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_59_1_VITIS_LOOP_60_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_3ns_7ns_5ns_9_4_1_U1214" SOURCE="GAT_compute.cpp:65" URAM="0" VARIABLE="add_ln65"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_59_1_VITIS_LOOP_60_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_28s_28s_46_1_1_U1185" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="mul_ln1171"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_59_1_VITIS_LOOP_60_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_28s_28s_46_1_1_U1186" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="mul_ln1171_79"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_59_1_VITIS_LOOP_60_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_fu_9116_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_59_1_VITIS_LOOP_60_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_28s_28s_46_1_1_U1187" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="mul_ln1171_80"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_59_1_VITIS_LOOP_60_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_78_fu_9139_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_78"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_59_1_VITIS_LOOP_60_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_28s_28s_46_1_1_U1191" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="mul_ln1171_81"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_59_1_VITIS_LOOP_60_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_79_fu_9980_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_79"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_59_1_VITIS_LOOP_60_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_28s_28s_46_1_1_U1192" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="mul_ln1171_82"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_59_1_VITIS_LOOP_60_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_80_fu_10003_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_80"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_59_1_VITIS_LOOP_60_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_28s_28s_46_1_1_U1193" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="mul_ln1171_83"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_59_1_VITIS_LOOP_60_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_81_fu_10026_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_81"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_59_1_VITIS_LOOP_60_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_28s_28s_46_1_1_U1197" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="mul_ln1171_84"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_59_1_VITIS_LOOP_60_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_82_fu_10870_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_82"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_59_1_VITIS_LOOP_60_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_28s_28s_46_1_1_U1198" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="mul_ln1171_85"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_59_1_VITIS_LOOP_60_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_83_fu_10893_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_83"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_59_1_VITIS_LOOP_60_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_28s_28s_46_1_1_U1199" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="mul_ln1171_86"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_59_1_VITIS_LOOP_60_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_84_fu_10916_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_84"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_59_1_VITIS_LOOP_60_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_28s_28s_46_1_1_U1203" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="mul_ln1171_87"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_59_1_VITIS_LOOP_60_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_85_fu_11757_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_85"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_59_1_VITIS_LOOP_60_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_28s_28s_46_1_1_U1204" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="mul_ln1171_88"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_59_1_VITIS_LOOP_60_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_86_fu_11780_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_86"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_59_1_VITIS_LOOP_60_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_28s_28s_46_1_1_U1205" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="mul_ln1171_89"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_59_1_VITIS_LOOP_60_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_87_fu_11803_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_87"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_59_1_VITIS_LOOP_60_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_28s_28s_46_1_1_U1209" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="mul_ln1171_90"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_59_1_VITIS_LOOP_60_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_88_fu_12119_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_88"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_59_1_VITIS_LOOP_60_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_28s_28s_46_1_1_U1210" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="mul_ln1171_91"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_59_1_VITIS_LOOP_60_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_89_fu_12142_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_89"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_59_1_VITIS_LOOP_60_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_28s_28s_46_1_1_U1211" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="mul_ln1171_92"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_59_1_VITIS_LOOP_60_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_90_fu_12165_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_90"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_59_1_VITIS_LOOP_60_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_28s_28s_46_1_1_U1213" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="mul_ln1171_93"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_59_1_VITIS_LOOP_60_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_91_fu_12200_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_91"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_59_1_VITIS_LOOP_60_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln60_fu_7722_p2" SOURCE="GAT_compute.cpp:60" URAM="0" VARIABLE="add_ln60"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>compute_scores_target</Name>
            <Loops>
                <VITIS_LOOP_76_1_VITIS_LOOP_77_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.879</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>85</Best-caseLatency>
                    <Average-caseLatency>85</Average-caseLatency>
                    <Worst-caseLatency>85</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.340 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.340 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.340 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>85</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_76_1_VITIS_LOOP_77_2>
                        <Name>VITIS_LOOP_76_1_VITIS_LOOP_77_2</Name>
                        <TripCount>76</TripCount>
                        <Latency>83</Latency>
                        <AbsoluteTimeLatency>0.332 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>9</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                    </VITIS_LOOP_76_1_VITIS_LOOP_77_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>49</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>2220</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>11924</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_76_1_VITIS_LOOP_77_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln76_1_fu_7604_p2" SOURCE="GAT_compute.cpp:76" URAM="0" VARIABLE="add_ln76_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_76_1_VITIS_LOOP_77_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln76_fu_7616_p2" SOURCE="GAT_compute.cpp:76" URAM="0" VARIABLE="add_ln76"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_76_1_VITIS_LOOP_77_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_3ns_7ns_5ns_9_4_1_U1570" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1169" URAM="0" VARIABLE="mul_ln1169"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_76_1_VITIS_LOOP_77_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln76_2_fu_7709_p2" SOURCE="GAT_compute.cpp:76" URAM="0" VARIABLE="add_ln76_2"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_76_1_VITIS_LOOP_77_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_3ns_7ns_5ns_9_4_1_U1570" SOURCE="GAT_compute.cpp:82" URAM="0" VARIABLE="add_ln82"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_76_1_VITIS_LOOP_77_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_28s_28s_46_1_1_U1541" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="mul_ln1171"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_76_1_VITIS_LOOP_77_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_28s_28s_46_1_1_U1542" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="mul_ln1171_64"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_76_1_VITIS_LOOP_77_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_fu_9116_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_76_1_VITIS_LOOP_77_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_28s_28s_46_1_1_U1543" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="mul_ln1171_65"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_76_1_VITIS_LOOP_77_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_64_fu_9139_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_64"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_76_1_VITIS_LOOP_77_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_28s_28s_46_1_1_U1547" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="mul_ln1171_66"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_76_1_VITIS_LOOP_77_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_65_fu_9980_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_65"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_76_1_VITIS_LOOP_77_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_28s_28s_46_1_1_U1548" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="mul_ln1171_67"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_76_1_VITIS_LOOP_77_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_66_fu_10003_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_66"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_76_1_VITIS_LOOP_77_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_28s_28s_46_1_1_U1549" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="mul_ln1171_68"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_76_1_VITIS_LOOP_77_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_67_fu_10026_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_67"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_76_1_VITIS_LOOP_77_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_28s_28s_46_1_1_U1553" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="mul_ln1171_69"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_76_1_VITIS_LOOP_77_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_68_fu_10870_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_68"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_76_1_VITIS_LOOP_77_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_28s_28s_46_1_1_U1554" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="mul_ln1171_70"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_76_1_VITIS_LOOP_77_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_69_fu_10893_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_69"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_76_1_VITIS_LOOP_77_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_28s_28s_46_1_1_U1555" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="mul_ln1171_71"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_76_1_VITIS_LOOP_77_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_70_fu_10916_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_70"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_76_1_VITIS_LOOP_77_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_28s_28s_46_1_1_U1559" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="mul_ln1171_72"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_76_1_VITIS_LOOP_77_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_71_fu_11757_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_71"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_76_1_VITIS_LOOP_77_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_28s_28s_46_1_1_U1560" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="mul_ln1171_73"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_76_1_VITIS_LOOP_77_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_72_fu_11780_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_72"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_76_1_VITIS_LOOP_77_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_28s_28s_46_1_1_U1561" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="mul_ln1171_74"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_76_1_VITIS_LOOP_77_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_73_fu_11803_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_73"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_76_1_VITIS_LOOP_77_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_28s_28s_46_1_1_U1565" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="mul_ln1171_75"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_76_1_VITIS_LOOP_77_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_74_fu_12119_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_74"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_76_1_VITIS_LOOP_77_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_28s_28s_46_1_1_U1566" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="mul_ln1171_76"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_76_1_VITIS_LOOP_77_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_75_fu_12142_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_75"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_76_1_VITIS_LOOP_77_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_28s_28s_46_1_1_U1567" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="mul_ln1171_77"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_76_1_VITIS_LOOP_77_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_76_fu_12165_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_76"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_76_1_VITIS_LOOP_77_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_28s_28s_46_1_1_U1569" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="mul_ln1171_78"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_76_1_VITIS_LOOP_77_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_77_fu_12200_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_77"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_76_1_VITIS_LOOP_77_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln77_fu_7722_p2" SOURCE="GAT_compute.cpp:77" URAM="0" VARIABLE="add_ln77"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>compute_all_scores</Name>
            <Loops>
                <VITIS_LOOP_92_1_VITIS_LOOP_93_2_VITIS_LOOP_94_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.911</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1452</Best-caseLatency>
                    <Average-caseLatency>1452</Average-caseLatency>
                    <Worst-caseLatency>1452</Worst-caseLatency>
                    <Best-caseRealTimeLatency>5.808 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>5.808 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>5.808 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1452</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_92_1_VITIS_LOOP_93_2_VITIS_LOOP_94_3>
                        <Name>VITIS_LOOP_92_1_VITIS_LOOP_93_2_VITIS_LOOP_94_3</Name>
                        <TripCount>1444</TripCount>
                        <Latency>1450</Latency>
                        <AbsoluteTimeLatency>5.800 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>8</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                    </VITIS_LOOP_92_1_VITIS_LOOP_93_2_VITIS_LOOP_94_3>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>3</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>472</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>711</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_92_1_VITIS_LOOP_93_2_VITIS_LOOP_94_3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_3ns_7ns_5ns_9_4_1_U1895" SOURCE="GAT_compute.cpp:92" URAM="0" VARIABLE="mul_ln92"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_92_1_VITIS_LOOP_93_2_VITIS_LOOP_94_3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_3ns_7ns_5ns_9_4_1_U1895" SOURCE="GAT_compute.cpp:92" URAM="0" VARIABLE="empty"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_92_1_VITIS_LOOP_93_2_VITIS_LOOP_94_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln92_1_fu_192_p2" SOURCE="GAT_compute.cpp:92" URAM="0" VARIABLE="add_ln92_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_92_1_VITIS_LOOP_93_2_VITIS_LOOP_94_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln92_fu_201_p2" SOURCE="GAT_compute.cpp:92" URAM="0" VARIABLE="add_ln92"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_92_1_VITIS_LOOP_93_2_VITIS_LOOP_94_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_3ns_8ns_9_1_1_U1893" SOURCE="GAT_compute.cpp:92" URAM="0" VARIABLE="mul_ln92_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_92_1_VITIS_LOOP_93_2_VITIS_LOOP_94_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_3ns_8ns_10_1_1_U1894" SOURCE="GAT_compute.cpp:99" URAM="0" VARIABLE="mul_ln99"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_92_1_VITIS_LOOP_93_2_VITIS_LOOP_94_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln93_fu_330_p2" SOURCE="GAT_compute.cpp:93" URAM="0" VARIABLE="add_ln93"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_92_1_VITIS_LOOP_93_2_VITIS_LOOP_94_3" OPTYPE="add" PRAGMA="" RTLNAME="empty_116_fu_356_p2" SOURCE="GAT_compute.cpp:92" URAM="0" VARIABLE="empty_116"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_92_1_VITIS_LOOP_93_2_VITIS_LOOP_94_3" OPTYPE="add" PRAGMA="" RTLNAME="ama_addmuladd_10ns_5ns_7ns_5ns_16_4_1_U1896" SOURCE="GAT_compute.cpp:99" URAM="0" VARIABLE="add_ln99"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_92_1_VITIS_LOOP_93_2_VITIS_LOOP_94_3" OPTYPE="mul" PRAGMA="" RTLNAME="ama_addmuladd_10ns_5ns_7ns_5ns_16_4_1_U1896" SOURCE="GAT_compute.cpp:93" URAM="0" VARIABLE="mul_ln93"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_92_1_VITIS_LOOP_93_2_VITIS_LOOP_94_3" OPTYPE="add" PRAGMA="" RTLNAME="ama_addmuladd_10ns_5ns_7ns_5ns_16_4_1_U1896" SOURCE="GAT_compute.cpp:99" URAM="0" VARIABLE="add_ln99_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_92_1_VITIS_LOOP_93_2_VITIS_LOOP_94_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln712_fu_379_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:712" URAM="0" VARIABLE="add_ln712"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_92_1_VITIS_LOOP_93_2_VITIS_LOOP_94_3" OPTYPE="add" PRAGMA="" RTLNAME="temp_V_fu_397_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:712" URAM="0" VARIABLE="temp_V"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_92_1_VITIS_LOOP_93_2_VITIS_LOOP_94_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln96_fu_403_p2" SOURCE="GAT_compute.cpp:96" URAM="0" VARIABLE="add_ln96"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_92_1_VITIS_LOOP_93_2_VITIS_LOOP_94_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_28s_16ns_45_4_1_U1897" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="r_V"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_92_1_VITIS_LOOP_93_2_VITIS_LOOP_94_3" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_fu_463_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="ret_V"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_92_1_VITIS_LOOP_93_2_VITIS_LOOP_94_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln94_fu_283_p2" SOURCE="GAT_compute.cpp:94" URAM="0" VARIABLE="add_ln94"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_92_1_VITIS_LOOP_93_2_VITIS_LOOP_94_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln93_1_fu_221_p2" SOURCE="GAT_compute.cpp:93" URAM="0" VARIABLE="add_ln93_1"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>exp_28_10_s</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <TargetInitiationInterval>4294967295</TargetInitiationInterval>
                    <EstimatedClockPeriod>2.754</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>12</Best-caseLatency>
                    <Average-caseLatency>12</Average-caseLatency>
                    <Worst-caseLatency>12</Worst-caseLatency>
                    <Best-caseRealTimeLatency>48.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>48.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>48.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1</PipelineInitiationInterval>
                    <PipelineDepth>13</PipelineDepth>
                    <PipelineType>yes</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>4</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>20</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>1879</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1117</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>compute_attention_coefficients_sum</Name>
            <Loops>
                <VITIS_LOOP_109_1_VITIS_LOOP_110_2_VITIS_LOOP_112_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.754</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1466</Best-caseLatency>
                    <Average-caseLatency>1466</Average-caseLatency>
                    <Worst-caseLatency>1466</Worst-caseLatency>
                    <Best-caseRealTimeLatency>5.864 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>5.864 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>5.864 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1466</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_109_1_VITIS_LOOP_110_2_VITIS_LOOP_112_3>
                        <Name>VITIS_LOOP_109_1_VITIS_LOOP_110_2_VITIS_LOOP_112_3</Name>
                        <TripCount>1444</TripCount>
                        <Latency>1464</Latency>
                        <AbsoluteTimeLatency>5.856 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>22</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                    </VITIS_LOOP_109_1_VITIS_LOOP_110_2_VITIS_LOOP_112_3>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>3</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>477</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>501</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_109_1_VITIS_LOOP_110_2_VITIS_LOOP_112_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln109_1_fu_211_p2" SOURCE="GAT_compute.cpp:109" URAM="0" VARIABLE="add_ln109_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_109_1_VITIS_LOOP_110_2_VITIS_LOOP_112_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln109_fu_223_p2" SOURCE="GAT_compute.cpp:109" URAM="0" VARIABLE="add_ln109"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_109_1_VITIS_LOOP_110_2_VITIS_LOOP_112_3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_3ns_7ns_5ns_10_4_1_U1917" SOURCE="GAT_compute.cpp:117" URAM="0" VARIABLE="mul_ln117"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_109_1_VITIS_LOOP_110_2_VITIS_LOOP_112_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln110_fu_309_p2" SOURCE="GAT_compute.cpp:110" URAM="0" VARIABLE="add_ln110"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_109_1_VITIS_LOOP_110_2_VITIS_LOOP_112_3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_3ns_7ns_5ns_10_4_1_U1917" SOURCE="GAT_compute.cpp:117" URAM="0" VARIABLE="add_ln117"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_109_1_VITIS_LOOP_110_2_VITIS_LOOP_112_3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10ns_7ns_5ns_16_4_1_U1919" SOURCE="GAT_compute.cpp:120" URAM="0" VARIABLE="mul_ln120"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_109_1_VITIS_LOOP_110_2_VITIS_LOOP_112_3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_5ns_7ns_5ns_12_4_1_U1918" SOURCE="GAT_compute.cpp:114" URAM="0" VARIABLE="mul_ln114"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_109_1_VITIS_LOOP_110_2_VITIS_LOOP_112_3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10ns_7ns_5ns_16_4_1_U1919" SOURCE="GAT_compute.cpp:117" URAM="0" VARIABLE="add_ln117_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_109_1_VITIS_LOOP_110_2_VITIS_LOOP_112_3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_5ns_7ns_5ns_12_4_1_U1918" SOURCE="GAT_compute.cpp:114" URAM="0" VARIABLE="add_ln114"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_109_1_VITIS_LOOP_110_2_VITIS_LOOP_112_3" OPTYPE="add" PRAGMA="" RTLNAME="sum_V_1_fu_402_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:712" URAM="0" VARIABLE="sum_V_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_109_1_VITIS_LOOP_110_2_VITIS_LOOP_112_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln112_fu_340_p2" SOURCE="GAT_compute.cpp:112" URAM="0" VARIABLE="add_ln112"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_109_1_VITIS_LOOP_110_2_VITIS_LOOP_112_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln110_1_fu_250_p2" SOURCE="GAT_compute.cpp:110" URAM="0" VARIABLE="add_ln110_1"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>compute_all_attention_coefficients</Name>
            <Loops>
                <VITIS_LOOP_131_1_VITIS_LOOP_132_2_VITIS_LOOP_133_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.845</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1513</Best-caseLatency>
                    <Average-caseLatency>1513</Average-caseLatency>
                    <Worst-caseLatency>1513</Worst-caseLatency>
                    <Best-caseRealTimeLatency>6.052 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>6.052 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>6.052 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1513</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_131_1_VITIS_LOOP_132_2_VITIS_LOOP_133_3>
                        <Name>VITIS_LOOP_131_1_VITIS_LOOP_132_2_VITIS_LOOP_133_3</Name>
                        <TripCount>1444</TripCount>
                        <Latency>1511</Latency>
                        <AbsoluteTimeLatency>6.044 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>69</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                    </VITIS_LOOP_131_1_VITIS_LOOP_132_2_VITIS_LOOP_133_3>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>2</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>7497</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>4205</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_131_1_VITIS_LOOP_132_2_VITIS_LOOP_133_3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_3ns_7ns_5ns_9_4_1_U1928" SOURCE="GAT_compute.cpp:131" URAM="0" VARIABLE="mul_ln131"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_131_1_VITIS_LOOP_132_2_VITIS_LOOP_133_3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_3ns_7ns_5ns_9_4_1_U1928" SOURCE="GAT_compute.cpp:131" URAM="0" VARIABLE="empty"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_131_1_VITIS_LOOP_132_2_VITIS_LOOP_133_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln131_1_fu_215_p2" SOURCE="GAT_compute.cpp:131" URAM="0" VARIABLE="add_ln131_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_131_1_VITIS_LOOP_132_2_VITIS_LOOP_133_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln131_fu_227_p2" SOURCE="GAT_compute.cpp:131" URAM="0" VARIABLE="add_ln131"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_131_1_VITIS_LOOP_132_2_VITIS_LOOP_133_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_3ns_8ns_9_1_1_U1926" SOURCE="GAT_compute.cpp:131" URAM="0" VARIABLE="mul_ln131_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_131_1_VITIS_LOOP_132_2_VITIS_LOOP_133_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_3ns_8ns_10_1_1_U1925" SOURCE="GAT_compute.cpp:136" URAM="0" VARIABLE="mul_ln136"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_131_1_VITIS_LOOP_132_2_VITIS_LOOP_133_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln132_fu_287_p2" SOURCE="GAT_compute.cpp:132" URAM="0" VARIABLE="add_ln132"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_131_1_VITIS_LOOP_132_2_VITIS_LOOP_133_3" OPTYPE="add" PRAGMA="" RTLNAME="empty_118_fu_369_p2" SOURCE="GAT_compute.cpp:131" URAM="0" VARIABLE="empty_118"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_131_1_VITIS_LOOP_132_2_VITIS_LOOP_133_3" OPTYPE="add" PRAGMA="" RTLNAME="ama_addmuladd_10ns_5ns_7ns_5ns_16_4_1_U1929" SOURCE="GAT_compute.cpp:136" URAM="0" VARIABLE="add_ln136"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_131_1_VITIS_LOOP_132_2_VITIS_LOOP_133_3" OPTYPE="mul" PRAGMA="" RTLNAME="ama_addmuladd_10ns_5ns_7ns_5ns_16_4_1_U1929" SOURCE="GAT_compute.cpp:132" URAM="0" VARIABLE="mul_ln132"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_131_1_VITIS_LOOP_132_2_VITIS_LOOP_133_3" OPTYPE="add" PRAGMA="" RTLNAME="ama_addmuladd_10ns_5ns_7ns_5ns_16_4_1_U1929" SOURCE="GAT_compute.cpp:136" URAM="0" VARIABLE="add_ln136_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_131_1_VITIS_LOOP_132_2_VITIS_LOOP_133_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln133_fu_318_p2" SOURCE="GAT_compute.cpp:133" URAM="0" VARIABLE="add_ln133"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_131_1_VITIS_LOOP_132_2_VITIS_LOOP_133_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln132_1_fu_324_p2" SOURCE="GAT_compute.cpp:132" URAM="0" VARIABLE="add_ln132_1"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>compute_out_nodes_features_Pipeline_VITIS_LOOP_183_4</Name>
            <Loops>
                <VITIS_LOOP_183_4/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.692</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>22</Best-caseLatency>
                    <Average-caseLatency>22</Average-caseLatency>
                    <Worst-caseLatency>22</Worst-caseLatency>
                    <Best-caseRealTimeLatency>88.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>88.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>88.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>22</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_183_4>
                        <Name>VITIS_LOOP_183_4</Name>
                        <TripCount>16</TripCount>
                        <Latency>20</Latency>
                        <AbsoluteTimeLatency>80.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>6</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                    </VITIS_LOOP_183_4>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>1</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>95</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>104</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_183_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln183_fu_115_p2" SOURCE="GAT_compute.cpp:183" URAM="0" VARIABLE="add_ln183"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_183_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln185_fu_121_p2" SOURCE="GAT_compute.cpp:185" URAM="0" VARIABLE="add_ln185"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_183_4" OPTYPE="add" PRAGMA="" RTLNAME="ama_addmuladd_10ns_5ns_7ns_5ns_16_4_1_U1934" SOURCE="GAT_compute.cpp:185" URAM="0" VARIABLE="add_ln185_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_183_4" OPTYPE="mul" PRAGMA="" RTLNAME="ama_addmuladd_10ns_5ns_7ns_5ns_16_4_1_U1934" SOURCE="GAT_compute.cpp:185" URAM="0" VARIABLE="mul_ln185_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_183_4" OPTYPE="add" PRAGMA="" RTLNAME="ama_addmuladd_10ns_5ns_7ns_5ns_16_4_1_U1934" SOURCE="GAT_compute.cpp:185" URAM="0" VARIABLE="add_ln185_2"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>compute_out_nodes_features_Pipeline_VITIS_LOOP_189_5</Name>
            <Loops>
                <VITIS_LOOP_189_5/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.879</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>19</Best-caseLatency>
                    <Average-caseLatency>19</Average-caseLatency>
                    <Worst-caseLatency>19</Worst-caseLatency>
                    <Best-caseRealTimeLatency>76.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>76.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>76.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>19</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_189_5>
                        <Name>VITIS_LOOP_189_5</Name>
                        <TripCount>16</TripCount>
                        <Latency>17</Latency>
                        <AbsoluteTimeLatency>68.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                    </VITIS_LOOP_189_5>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>48</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>2117</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>3294</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_189_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln189_fu_3115_p2" SOURCE="GAT_compute.cpp:189" URAM="0" VARIABLE="add_ln189"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_189_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_28s_28s_46_1_1_U1959" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="r_V"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_189_5" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_fu_3964_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="ret_V"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_189_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_28s_28s_46_1_1_U1960" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="r_V_7"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_189_5" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_5_fu_3995_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="ret_V_5"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_189_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_28s_28s_46_1_1_U1961" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="r_V_8"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_189_5" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_6_fu_4025_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="ret_V_6"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_189_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_28s_28s_46_1_1_U1962" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="r_V_9"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_189_5" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_7_fu_4055_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="ret_V_7"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_189_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_28s_28s_46_1_1_U1963" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="r_V_10"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_189_5" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_8_fu_4085_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="ret_V_8"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_189_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_28s_28s_46_1_1_U1964" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="r_V_11"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_189_5" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_9_fu_4115_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="ret_V_9"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_189_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_28s_28s_46_1_1_U1965" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="r_V_12"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_189_5" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_10_fu_4145_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="ret_V_10"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_189_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_28s_28s_46_1_1_U1966" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="r_V_13"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_189_5" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_11_fu_4175_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="ret_V_11"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_189_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_28s_28s_46_1_1_U1967" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="r_V_14"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_189_5" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_12_fu_4205_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="ret_V_12"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_189_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_28s_28s_46_1_1_U1968" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="r_V_15"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_189_5" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_13_fu_4235_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="ret_V_13"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_189_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_28s_28s_46_1_1_U1969" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="r_V_16"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_189_5" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_14_fu_4265_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="ret_V_14"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_189_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_28s_28s_46_1_1_U1970" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="r_V_17"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_189_5" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_15_fu_4295_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="ret_V_15"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_189_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_28s_28s_46_1_1_U1971" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="r_V_18"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_189_5" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_16_fu_4325_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="ret_V_16"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_189_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_28s_28s_46_1_1_U1972" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="r_V_19"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_189_5" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_17_fu_4355_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="ret_V_17"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_189_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_28s_28s_46_1_1_U1973" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="r_V_20"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_189_5" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_18_fu_4385_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="ret_V_18"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_189_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_28s_28s_46_1_1_U1974" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="r_V_21"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_189_5" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_19_fu_4415_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="ret_V_19"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>compute_out_nodes_features_Pipeline_VITIS_LOOP_202_7_VITIS_LOOP_203_8</Name>
            <Loops>
                <VITIS_LOOP_202_7_VITIS_LOOP_203_8/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.888</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>258</Best-caseLatency>
                    <Average-caseLatency>258</Average-caseLatency>
                    <Worst-caseLatency>258</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.032 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.032 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.032 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>258</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_202_7_VITIS_LOOP_203_8>
                        <Name>VITIS_LOOP_202_7_VITIS_LOOP_203_8</Name>
                        <TripCount>256</TripCount>
                        <Latency>256</Latency>
                        <AbsoluteTimeLatency>1.024 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                    </VITIS_LOOP_202_7_VITIS_LOOP_203_8>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>29</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>213</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_202_7_VITIS_LOOP_203_8" OPTYPE="add" PRAGMA="" RTLNAME="add_ln202_2_fu_1682_p2" SOURCE="GAT_compute.cpp:202" URAM="0" VARIABLE="add_ln202_2"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_202_7_VITIS_LOOP_203_8" OPTYPE="add" PRAGMA="" RTLNAME="add_ln202_fu_1756_p2" SOURCE="GAT_compute.cpp:202" URAM="0" VARIABLE="add_ln202"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_202_7_VITIS_LOOP_203_8" OPTYPE="add" PRAGMA="" RTLNAME="add_ln202_1_fu_1769_p2" SOURCE="GAT_compute.cpp:202" URAM="0" VARIABLE="add_ln202_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_202_7_VITIS_LOOP_203_8" OPTYPE="add" PRAGMA="" RTLNAME="add_ln203_fu_1737_p2" SOURCE="GAT_compute.cpp:203" URAM="0" VARIABLE="add_ln203"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>compute_out_nodes_features</Name>
            <Loops>
                <VITIS_LOOP_178_1_VITIS_LOOP_179_2>
                    <VITIS_LOOP_181_3/>
                </VITIS_LOOP_178_1_VITIS_LOOP_179_2>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.888</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>10153</Best-caseLatency>
                    <Average-caseLatency>10153</Average-caseLatency>
                    <Worst-caseLatency>10153</Worst-caseLatency>
                    <Best-caseRealTimeLatency>40.612 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>40.612 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>40.612 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>10153</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_178_1_VITIS_LOOP_179_2>
                        <Name>VITIS_LOOP_178_1_VITIS_LOOP_179_2</Name>
                        <TripCount>8</TripCount>
                        <Latency>10152</Latency>
                        <AbsoluteTimeLatency>40.608 us</AbsoluteTimeLatency>
                        <IterationLatency>1269</IterationLatency>
                        <PipelineDepth>1269</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <VITIS_LOOP_181_3>
                            <Name>VITIS_LOOP_181_3</Name>
                            <TripCount>19</TripCount>
                            <Latency>1007</Latency>
                            <AbsoluteTimeLatency>4.028 us</AbsoluteTimeLatency>
                            <IterationLatency>53</IterationLatency>
                            <PipelineDepth>53</PipelineDepth>
                            <PipelineType>no</PipelineType>
                        </VITIS_LOOP_181_3>
                    </VITIS_LOOP_178_1_VITIS_LOOP_179_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>16</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>49</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>11295</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>4737</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_178_1_VITIS_LOOP_179_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln178_1_fu_8018_p2" SOURCE="GAT_compute.cpp:178" URAM="0" VARIABLE="add_ln178_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_178_1_VITIS_LOOP_179_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln178_fu_8030_p2" SOURCE="GAT_compute.cpp:178" URAM="0" VARIABLE="add_ln178"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_178_1_VITIS_LOOP_179_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_3ns_8ns_10_1_1_U2397" SOURCE="GAT_compute.cpp:185" URAM="0" VARIABLE="mul_ln185"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_178_1_VITIS_LOOP_179_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln181_fu_8395_p2" SOURCE="GAT_compute.cpp:181" URAM="0" VARIABLE="add_ln181"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_178_1_VITIS_LOOP_179_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln179_fu_8401_p2" SOURCE="GAT_compute.cpp:179" URAM="0" VARIABLE="add_ln179"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="out_nodes_features_sum_V_0_U" SOURCE=":0" URAM="0" VARIABLE="out_nodes_features_sum_V_0"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="out_nodes_features_sum_V_1_U" SOURCE=":0" URAM="0" VARIABLE="out_nodes_features_sum_V_1"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="out_nodes_features_sum_V_2_U" SOURCE=":0" URAM="0" VARIABLE="out_nodes_features_sum_V_2"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="out_nodes_features_sum_V_3_U" SOURCE=":0" URAM="0" VARIABLE="out_nodes_features_sum_V_3"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="out_nodes_features_sum_V_4_U" SOURCE=":0" URAM="0" VARIABLE="out_nodes_features_sum_V_4"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="out_nodes_features_sum_V_5_U" SOURCE=":0" URAM="0" VARIABLE="out_nodes_features_sum_V_5"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="out_nodes_features_sum_V_6_U" SOURCE=":0" URAM="0" VARIABLE="out_nodes_features_sum_V_6"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="out_nodes_features_sum_V_7_U" SOURCE=":0" URAM="0" VARIABLE="out_nodes_features_sum_V_7"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="out_nodes_features_sum_V_8_U" SOURCE=":0" URAM="0" VARIABLE="out_nodes_features_sum_V_8"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="out_nodes_features_sum_V_9_U" SOURCE=":0" URAM="0" VARIABLE="out_nodes_features_sum_V_9"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="out_nodes_features_sum_V_10_U" SOURCE=":0" URAM="0" VARIABLE="out_nodes_features_sum_V_10"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="out_nodes_features_sum_V_11_U" SOURCE=":0" URAM="0" VARIABLE="out_nodes_features_sum_V_11"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="out_nodes_features_sum_V_12_U" SOURCE=":0" URAM="0" VARIABLE="out_nodes_features_sum_V_12"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="out_nodes_features_sum_V_13_U" SOURCE=":0" URAM="0" VARIABLE="out_nodes_features_sum_V_13"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="out_nodes_features_sum_V_14_U" SOURCE=":0" URAM="0" VARIABLE="out_nodes_features_sum_V_14"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="out_nodes_features_sum_V_15_U" SOURCE=":0" URAM="0" VARIABLE="out_nodes_features_sum_V_15"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="a_buffer_V_U" SOURCE="" URAM="0" VARIABLE="a_buffer_V"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>prepare_out_nodes_features</Name>
            <Loops>
                <VITIS_LOOP_224_1_VITIS_LOOP_225_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.879</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1241</Best-caseLatency>
                    <Average-caseLatency>1241</Average-caseLatency>
                    <Worst-caseLatency>1241</Worst-caseLatency>
                    <Best-caseRealTimeLatency>4.964 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>4.964 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>4.964 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1241</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_224_1_VITIS_LOOP_225_2>
                        <Name>VITIS_LOOP_224_1_VITIS_LOOP_225_2</Name>
                        <TripCount>1216</TripCount>
                        <Latency>1239</Latency>
                        <AbsoluteTimeLatency>4.956 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>25</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                    </VITIS_LOOP_224_1_VITIS_LOOP_225_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>192</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>2</UTIL_DSP>
                    <FF>7428</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>6297</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_224_1_VITIS_LOOP_225_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln224_1_fu_4336_p2" SOURCE="GAT_compute.cpp:224" URAM="0" VARIABLE="add_ln224_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_224_1_VITIS_LOOP_225_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln224_fu_4348_p2" SOURCE="GAT_compute.cpp:224" URAM="0" VARIABLE="add_ln224"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_224_1_VITIS_LOOP_225_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1171_fu_4387_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="add_ln1171"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_224_1_VITIS_LOOP_225_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_28s_28s_46_1_1_U2770" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="mul_ln1171"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_224_1_VITIS_LOOP_225_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_fu_4610_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_224_1_VITIS_LOOP_225_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_28s_28s_46_1_1_U2771" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="mul_ln1171_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_224_1_VITIS_LOOP_225_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_1_fu_4633_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_224_1_VITIS_LOOP_225_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_28s_28s_46_1_1_U2772" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="mul_ln1171_2"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_224_1_VITIS_LOOP_225_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_2_fu_4656_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_2"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_224_1_VITIS_LOOP_225_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_28s_28s_46_1_1_U2773" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="mul_ln1171_3"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_224_1_VITIS_LOOP_225_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_3_fu_4714_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_3"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_224_1_VITIS_LOOP_225_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_28s_28s_46_1_1_U2774" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="mul_ln1171_4"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_224_1_VITIS_LOOP_225_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_4_fu_4737_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_4"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_224_1_VITIS_LOOP_225_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_28s_28s_46_1_1_U2775" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="mul_ln1171_5"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_224_1_VITIS_LOOP_225_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_5_fu_4760_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_5"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_224_1_VITIS_LOOP_225_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_28s_28s_46_1_1_U2776" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="mul_ln1171_6"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_224_1_VITIS_LOOP_225_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_6_fu_4818_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_6"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_224_1_VITIS_LOOP_225_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_28s_28s_46_1_1_U2777" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="mul_ln1171_7"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_224_1_VITIS_LOOP_225_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_7_fu_4841_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_7"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_224_1_VITIS_LOOP_225_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_28s_28s_46_1_1_U2778" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="mul_ln1171_8"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_224_1_VITIS_LOOP_225_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_8_fu_4864_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_8"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_224_1_VITIS_LOOP_225_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_28s_28s_46_1_1_U2779" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="mul_ln1171_9"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_224_1_VITIS_LOOP_225_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_9_fu_4922_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_9"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_224_1_VITIS_LOOP_225_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_28s_28s_46_1_1_U2780" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="mul_ln1171_10"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_224_1_VITIS_LOOP_225_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_10_fu_4945_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_10"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_224_1_VITIS_LOOP_225_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_28s_28s_46_1_1_U2781" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="mul_ln1171_11"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_224_1_VITIS_LOOP_225_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_11_fu_4968_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_11"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_224_1_VITIS_LOOP_225_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_28s_28s_46_1_1_U2782" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="mul_ln1171_12"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_224_1_VITIS_LOOP_225_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_12_fu_5026_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_12"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_224_1_VITIS_LOOP_225_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_28s_28s_46_1_1_U2783" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="mul_ln1171_13"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_224_1_VITIS_LOOP_225_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_13_fu_5049_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_13"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_224_1_VITIS_LOOP_225_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_28s_28s_46_1_1_U2784" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="mul_ln1171_14"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_224_1_VITIS_LOOP_225_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_14_fu_5072_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_14"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_224_1_VITIS_LOOP_225_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_28s_28s_46_1_1_U2785" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="mul_ln1171_15"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_224_1_VITIS_LOOP_225_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_15_fu_5130_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_15"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_224_1_VITIS_LOOP_225_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_28s_28s_46_1_1_U2786" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="mul_ln1171_16"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_224_1_VITIS_LOOP_225_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_16_fu_5153_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_16"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_224_1_VITIS_LOOP_225_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_28s_28s_46_1_1_U2787" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="mul_ln1171_17"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_224_1_VITIS_LOOP_225_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_17_fu_5176_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_17"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_224_1_VITIS_LOOP_225_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_28s_28s_46_1_1_U2788" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="mul_ln1171_18"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_224_1_VITIS_LOOP_225_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_18_fu_5234_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_18"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_224_1_VITIS_LOOP_225_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_28s_28s_46_1_1_U2789" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="mul_ln1171_19"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_224_1_VITIS_LOOP_225_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_19_fu_5257_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_19"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_224_1_VITIS_LOOP_225_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_28s_28s_46_1_1_U2790" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="mul_ln1171_20"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_224_1_VITIS_LOOP_225_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_20_fu_5280_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_20"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_224_1_VITIS_LOOP_225_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_28s_28s_46_1_1_U2791" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="mul_ln1171_21"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_224_1_VITIS_LOOP_225_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_21_fu_5338_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_21"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_224_1_VITIS_LOOP_225_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_28s_28s_46_1_1_U2792" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="mul_ln1171_22"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_224_1_VITIS_LOOP_225_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_22_fu_5361_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_22"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_224_1_VITIS_LOOP_225_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_28s_28s_46_1_1_U2793" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="mul_ln1171_23"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_224_1_VITIS_LOOP_225_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_23_fu_5384_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_23"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_224_1_VITIS_LOOP_225_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_28s_28s_46_1_1_U2794" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="mul_ln1171_24"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_224_1_VITIS_LOOP_225_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_24_fu_5442_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_24"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_224_1_VITIS_LOOP_225_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_28s_28s_46_1_1_U2795" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="mul_ln1171_25"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_224_1_VITIS_LOOP_225_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_25_fu_5465_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_25"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_224_1_VITIS_LOOP_225_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_28s_28s_46_1_1_U2796" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="mul_ln1171_26"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_224_1_VITIS_LOOP_225_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_26_fu_5488_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_26"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_224_1_VITIS_LOOP_225_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_28s_28s_46_1_1_U2797" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="mul_ln1171_27"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_224_1_VITIS_LOOP_225_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_27_fu_5546_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_27"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_224_1_VITIS_LOOP_225_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_28s_28s_46_1_1_U2798" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="mul_ln1171_28"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_224_1_VITIS_LOOP_225_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_28_fu_5569_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_28"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_224_1_VITIS_LOOP_225_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_28s_28s_46_1_1_U2799" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="mul_ln1171_29"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_224_1_VITIS_LOOP_225_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_29_fu_5592_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_29"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_224_1_VITIS_LOOP_225_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_28s_28s_46_1_1_U2800" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="mul_ln1171_30"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_224_1_VITIS_LOOP_225_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_30_fu_5650_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_30"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_224_1_VITIS_LOOP_225_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_28s_28s_46_1_1_U2801" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="mul_ln1171_31"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_224_1_VITIS_LOOP_225_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_31_fu_5673_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_31"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_224_1_VITIS_LOOP_225_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_28s_28s_46_1_1_U2802" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="mul_ln1171_32"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_224_1_VITIS_LOOP_225_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_32_fu_5696_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_32"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_224_1_VITIS_LOOP_225_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_28s_28s_46_1_1_U2803" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="mul_ln1171_33"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_224_1_VITIS_LOOP_225_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_33_fu_5754_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_33"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_224_1_VITIS_LOOP_225_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_28s_28s_46_1_1_U2804" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="mul_ln1171_34"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_224_1_VITIS_LOOP_225_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_34_fu_5777_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_34"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_224_1_VITIS_LOOP_225_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_28s_28s_46_1_1_U2805" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="mul_ln1171_35"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_224_1_VITIS_LOOP_225_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_35_fu_5800_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_35"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_224_1_VITIS_LOOP_225_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_28s_28s_46_1_1_U2806" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="mul_ln1171_36"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_224_1_VITIS_LOOP_225_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_36_fu_5858_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_36"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_224_1_VITIS_LOOP_225_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_28s_28s_46_1_1_U2807" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="mul_ln1171_37"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_224_1_VITIS_LOOP_225_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_37_fu_5881_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_37"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_224_1_VITIS_LOOP_225_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_28s_28s_46_1_1_U2808" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="mul_ln1171_38"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_224_1_VITIS_LOOP_225_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_38_fu_5904_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_38"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_224_1_VITIS_LOOP_225_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_28s_28s_46_1_1_U2809" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="mul_ln1171_39"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_224_1_VITIS_LOOP_225_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_39_fu_5962_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_39"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_224_1_VITIS_LOOP_225_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_28s_28s_46_1_1_U2810" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="mul_ln1171_40"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_224_1_VITIS_LOOP_225_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_40_fu_5985_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_40"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_224_1_VITIS_LOOP_225_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_28s_28s_46_1_1_U2811" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="mul_ln1171_41"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_224_1_VITIS_LOOP_225_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_41_fu_6008_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_41"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_224_1_VITIS_LOOP_225_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_28s_28s_46_1_1_U2812" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="mul_ln1171_42"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_224_1_VITIS_LOOP_225_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_42_fu_6066_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_42"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_224_1_VITIS_LOOP_225_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_28s_28s_46_1_1_U2813" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="mul_ln1171_43"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_224_1_VITIS_LOOP_225_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_43_fu_6089_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_43"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_224_1_VITIS_LOOP_225_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_28s_28s_46_1_1_U2814" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="mul_ln1171_44"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_224_1_VITIS_LOOP_225_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_44_fu_6112_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_44"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_224_1_VITIS_LOOP_225_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_28s_28s_46_1_1_U2815" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="mul_ln1171_45"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_224_1_VITIS_LOOP_225_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_45_fu_6170_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_45"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_224_1_VITIS_LOOP_225_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_28s_28s_46_1_1_U2816" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="mul_ln1171_46"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_224_1_VITIS_LOOP_225_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_46_fu_6193_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_46"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_224_1_VITIS_LOOP_225_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_28s_28s_46_1_1_U2817" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="mul_ln1171_47"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_224_1_VITIS_LOOP_225_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_47_fu_6216_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_47"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_224_1_VITIS_LOOP_225_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_28s_28s_46_1_1_U2818" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="mul_ln1171_48"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_224_1_VITIS_LOOP_225_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_48_fu_6274_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_48"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_224_1_VITIS_LOOP_225_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_28s_28s_46_1_1_U2819" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="mul_ln1171_49"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_224_1_VITIS_LOOP_225_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_49_fu_6297_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_49"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_224_1_VITIS_LOOP_225_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_28s_28s_46_1_1_U2820" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="mul_ln1171_50"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_224_1_VITIS_LOOP_225_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_50_fu_6320_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_50"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_224_1_VITIS_LOOP_225_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_28s_28s_46_1_1_U2821" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="mul_ln1171_51"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_224_1_VITIS_LOOP_225_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_51_fu_6378_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_51"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_224_1_VITIS_LOOP_225_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_28s_28s_46_1_1_U2822" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="mul_ln1171_52"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_224_1_VITIS_LOOP_225_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_52_fu_6401_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_52"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_224_1_VITIS_LOOP_225_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_28s_28s_46_1_1_U2823" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="mul_ln1171_53"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_224_1_VITIS_LOOP_225_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_53_fu_6424_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_53"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_224_1_VITIS_LOOP_225_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_28s_28s_46_1_1_U2824" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="mul_ln1171_54"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_224_1_VITIS_LOOP_225_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_54_fu_6482_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_54"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_224_1_VITIS_LOOP_225_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_28s_28s_46_1_1_U2825" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="mul_ln1171_55"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_224_1_VITIS_LOOP_225_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_55_fu_6505_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_55"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_224_1_VITIS_LOOP_225_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_28s_28s_46_1_1_U2826" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="mul_ln1171_56"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_224_1_VITIS_LOOP_225_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_56_fu_6528_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_56"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_224_1_VITIS_LOOP_225_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_28s_28s_46_1_1_U2827" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="mul_ln1171_57"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_224_1_VITIS_LOOP_225_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_57_fu_6586_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_57"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_224_1_VITIS_LOOP_225_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_28s_28s_46_1_1_U2828" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="mul_ln1171_58"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_224_1_VITIS_LOOP_225_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_58_fu_6609_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_58"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_224_1_VITIS_LOOP_225_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_28s_28s_46_1_1_U2829" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="mul_ln1171_59"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_224_1_VITIS_LOOP_225_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_59_fu_6632_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_59"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_224_1_VITIS_LOOP_225_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_28s_28s_46_1_1_U2830" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="mul_ln1171_60"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_224_1_VITIS_LOOP_225_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_60_fu_6684_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_60"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_224_1_VITIS_LOOP_225_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_28s_28s_46_1_1_U2831" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="mul_ln1171_61"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_224_1_VITIS_LOOP_225_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_61_fu_6707_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_61"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_224_1_VITIS_LOOP_225_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_28s_28s_46_1_1_U2832" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="mul_ln1171_62"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_224_1_VITIS_LOOP_225_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_62_fu_6730_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_62"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_224_1_VITIS_LOOP_225_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_28s_28s_46_1_1_U2833" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="mul_ln1171_63"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_224_1_VITIS_LOOP_225_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1245_63_fu_6761_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_63"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_224_1_VITIS_LOOP_225_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln225_fu_4404_p2" SOURCE="GAT_compute.cpp:225" URAM="0" VARIABLE="add_ln225"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>compute_activation</Name>
            <Loops>
                <VITIS_LOOP_254_1_VITIS_LOOP_255_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.920</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>320</Best-caseLatency>
                    <Average-caseLatency>320</Average-caseLatency>
                    <Worst-caseLatency>320</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.280 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.280 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.280 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>320</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_254_1_VITIS_LOOP_255_2>
                        <Name>VITIS_LOOP_254_1_VITIS_LOOP_255_2</Name>
                        <TripCount>304</TripCount>
                        <Latency>318</Latency>
                        <AbsoluteTimeLatency>1.272 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>16</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                    </VITIS_LOOP_254_1_VITIS_LOOP_255_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>1142</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>3692</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_254_1_VITIS_LOOP_255_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln254_1_fu_3041_p2" SOURCE="GAT_compute.cpp:254" URAM="0" VARIABLE="add_ln254_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_254_1_VITIS_LOOP_255_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln254_fu_3053_p2" SOURCE="GAT_compute.cpp:254" URAM="0" VARIABLE="add_ln254"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_254_1_VITIS_LOOP_255_2" OPTYPE="add" PRAGMA="" RTLNAME="sum_V_fu_3617_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:712" URAM="0" VARIABLE="sum_V"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_254_1_VITIS_LOOP_255_2" OPTYPE="add" PRAGMA="" RTLNAME="sum_V_2_fu_3638_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:712" URAM="0" VARIABLE="sum_V_2"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_254_1_VITIS_LOOP_255_2" OPTYPE="add" PRAGMA="" RTLNAME="sum_V_3_fu_3659_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:712" URAM="0" VARIABLE="sum_V_3"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_254_1_VITIS_LOOP_255_2" OPTYPE="add" PRAGMA="" RTLNAME="sum_V_4_fu_3680_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:712" URAM="0" VARIABLE="sum_V_4"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_254_1_VITIS_LOOP_255_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln255_fu_3155_p2" SOURCE="GAT_compute.cpp:255" URAM="0" VARIABLE="add_ln255"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>compute_not_concat</Name>
            <Loops>
                <VITIS_LOOP_239_1_VITIS_LOOP_240_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.854</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>308</Best-caseLatency>
                    <Average-caseLatency>308</Average-caseLatency>
                    <Worst-caseLatency>308</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.232 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.232 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.232 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>308</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_239_1_VITIS_LOOP_240_2>
                        <Name>VITIS_LOOP_239_1_VITIS_LOOP_240_2</Name>
                        <TripCount>304</TripCount>
                        <Latency>306</Latency>
                        <AbsoluteTimeLatency>1.224 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                    </VITIS_LOOP_239_1_VITIS_LOOP_240_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>303</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1316</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_239_1_VITIS_LOOP_240_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln239_1_fu_1533_p2" SOURCE="GAT_compute.cpp:239" URAM="0" VARIABLE="add_ln239_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_239_1_VITIS_LOOP_240_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln239_fu_1545_p2" SOURCE="GAT_compute.cpp:239" URAM="0" VARIABLE="add_ln239"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="tadder" LATENCY="0" LOOP="VITIS_LOOP_239_1_VITIS_LOOP_240_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln712_fu_2084_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:712" URAM="0" VARIABLE="add_ln712"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_239_1_VITIS_LOOP_240_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln712_20_fu_2078_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:712" URAM="0" VARIABLE="add_ln712_20"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="tadder" LATENCY="0" LOOP="VITIS_LOOP_239_1_VITIS_LOOP_240_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln712_19_fu_2089_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:712" URAM="0" VARIABLE="add_ln712_19"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_239_1_VITIS_LOOP_240_2" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln1201_fu_2110_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1201" URAM="0" VARIABLE="sub_ln1201"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_239_1_VITIS_LOOP_240_2" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln1201_1_fu_2144_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1201" URAM="0" VARIABLE="sub_ln1201_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_239_1_VITIS_LOOP_240_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln240_fu_1645_p2" SOURCE="GAT_compute.cpp:240" URAM="0" VARIABLE="add_ln240"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>CONV</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.920</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>17561</Best-caseLatency>
                    <Average-caseLatency>17567</Average-caseLatency>
                    <Worst-caseLatency>17573</Worst-caseLatency>
                    <Best-caseRealTimeLatency>70.244 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>70.268 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>70.292 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>17561 ~ 17573</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>547</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>13</UTIL_BRAM>
                    <DSP>619</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>6</UTIL_DSP>
                    <FF>48115</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>1</UTIL_FF>
                    <LUT>82033</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>6</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_skip_concat_bias_V_16_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_skip_concat_bias_V_16"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_skip_concat_bias_V_17_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_skip_concat_bias_V_17"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_skip_concat_bias_V_18_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_skip_concat_bias_V_18"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_skip_concat_bias_V_19_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_skip_concat_bias_V_19"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_skip_concat_bias_V_20_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_skip_concat_bias_V_20"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_skip_concat_bias_V_21_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_skip_concat_bias_V_21"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_skip_concat_bias_V_22_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_skip_concat_bias_V_22"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_skip_concat_bias_V_23_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_skip_concat_bias_V_23"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_skip_concat_bias_V_24_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_skip_concat_bias_V_24"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_skip_concat_bias_V_25_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_skip_concat_bias_V_25"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_skip_concat_bias_V_26_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_skip_concat_bias_V_26"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_skip_concat_bias_V_27_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_skip_concat_bias_V_27"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_skip_concat_bias_V_28_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_skip_concat_bias_V_28"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_skip_concat_bias_V_29_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_skip_concat_bias_V_29"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_skip_concat_bias_V_30_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_skip_concat_bias_V_30"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_skip_concat_bias_V_31_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_skip_concat_bias_V_31"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_skip_concat_bias_V_32_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_skip_concat_bias_V_32"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_skip_concat_bias_V_33_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_skip_concat_bias_V_33"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_skip_concat_bias_V_34_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_skip_concat_bias_V_34"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_skip_concat_bias_V_35_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_skip_concat_bias_V_35"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_skip_concat_bias_V_36_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_skip_concat_bias_V_36"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_skip_concat_bias_V_37_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_skip_concat_bias_V_37"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_skip_concat_bias_V_38_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_skip_concat_bias_V_38"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_skip_concat_bias_V_39_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_skip_concat_bias_V_39"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_skip_concat_bias_V_40_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_skip_concat_bias_V_40"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_skip_concat_bias_V_41_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_skip_concat_bias_V_41"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_skip_concat_bias_V_42_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_skip_concat_bias_V_42"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_skip_concat_bias_V_43_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_skip_concat_bias_V_43"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_skip_concat_bias_V_44_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_skip_concat_bias_V_44"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_skip_concat_bias_V_45_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_skip_concat_bias_V_45"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_skip_concat_bias_V_46_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_skip_concat_bias_V_46"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_skip_concat_bias_V_47_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_skip_concat_bias_V_47"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_skip_concat_bias_V_48_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_skip_concat_bias_V_48"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_skip_concat_bias_V_49_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_skip_concat_bias_V_49"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_skip_concat_bias_V_50_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_skip_concat_bias_V_50"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_skip_concat_bias_V_51_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_skip_concat_bias_V_51"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_skip_concat_bias_V_52_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_skip_concat_bias_V_52"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_skip_concat_bias_V_53_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_skip_concat_bias_V_53"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_skip_concat_bias_V_54_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_skip_concat_bias_V_54"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_skip_concat_bias_V_55_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_skip_concat_bias_V_55"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_skip_concat_bias_V_56_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_skip_concat_bias_V_56"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_skip_concat_bias_V_57_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_skip_concat_bias_V_57"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_skip_concat_bias_V_58_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_skip_concat_bias_V_58"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_skip_concat_bias_V_59_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_skip_concat_bias_V_59"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_skip_concat_bias_V_60_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_skip_concat_bias_V_60"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_skip_concat_bias_V_61_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_skip_concat_bias_V_61"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_skip_concat_bias_V_62_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_skip_concat_bias_V_62"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_skip_concat_bias_V_63_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_skip_concat_bias_V_63"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_0_0_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_0_0"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_0_1_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_0_1"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_0_2_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_0_2"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_0_3_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_0_3"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_0_4_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_0_4"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_0_5_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_0_5"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_0_6_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_0_6"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_0_7_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_0_7"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_0_8_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_0_8"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_0_9_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_0_9"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_0_10_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_0_10"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_0_11_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_0_11"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_0_12_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_0_12"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_0_13_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_0_13"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_0_14_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_0_14"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_0_15_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_0_15"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_1_0_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_1_0"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_1_1_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_1_1"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_1_2_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_1_2"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_1_3_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_1_3"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_1_4_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_1_4"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_1_5_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_1_5"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_1_6_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_1_6"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_1_7_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_1_7"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_1_8_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_1_8"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_1_9_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_1_9"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_1_10_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_1_10"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_1_11_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_1_11"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_1_12_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_1_12"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_1_13_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_1_13"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_1_14_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_1_14"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_1_15_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_1_15"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_2_0_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_2_0"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_2_1_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_2_1"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_2_2_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_2_2"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_2_3_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_2_3"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_2_4_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_2_4"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_2_5_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_2_5"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_2_6_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_2_6"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_2_7_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_2_7"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_2_8_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_2_8"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_2_9_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_2_9"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_2_10_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_2_10"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_2_11_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_2_11"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_2_12_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_2_12"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_2_13_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_2_13"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_2_14_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_2_14"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_2_15_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_2_15"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_3_0_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_3_0"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_3_1_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_3_1"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_3_2_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_3_2"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_3_3_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_3_3"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_3_4_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_3_4"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_3_5_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_3_5"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_3_6_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_3_6"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_3_7_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_3_7"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_3_8_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_3_8"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_3_9_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_3_9"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_3_10_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_3_10"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_3_11_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_3_11"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_3_12_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_3_12"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_3_13_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_3_13"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_3_14_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_3_14"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_3_15_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_3_15"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_4_0_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_4_0"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_4_1_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_4_1"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_4_2_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_4_2"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_4_3_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_4_3"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_4_4_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_4_4"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_4_5_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_4_5"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_4_6_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_4_6"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_4_7_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_4_7"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_4_8_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_4_8"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_4_9_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_4_9"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_4_10_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_4_10"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_4_11_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_4_11"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_4_12_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_4_12"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_4_13_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_4_13"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_4_14_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_4_14"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_4_15_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_4_15"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_5_0_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_5_0"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_5_1_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_5_1"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_5_2_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_5_2"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_5_3_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_5_3"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_5_4_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_5_4"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_5_5_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_5_5"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_5_6_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_5_6"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_5_7_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_5_7"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_5_8_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_5_8"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_5_9_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_5_9"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_5_10_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_5_10"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_5_11_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_5_11"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_5_12_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_5_12"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_5_13_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_5_13"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_5_14_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_5_14"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_5_15_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_5_15"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_6_0_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_6_0"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_6_1_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_6_1"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_6_2_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_6_2"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_6_3_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_6_3"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_6_4_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_6_4"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_6_5_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_6_5"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_6_6_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_6_6"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_6_7_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_6_7"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_6_8_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_6_8"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_6_9_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_6_9"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_6_10_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_6_10"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_6_11_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_6_11"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_6_12_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_6_12"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_6_13_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_6_13"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_6_14_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_6_14"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_6_15_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_6_15"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_7_0_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_7_0"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_7_1_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_7_1"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_7_2_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_7_2"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_7_3_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_7_3"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_7_4_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_7_4"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_7_5_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_7_5"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_7_6_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_7_6"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_7_7_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_7_7"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_7_8_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_7_8"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_7_9_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_7_9"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_7_10_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_7_10"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_7_11_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_7_11"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_7_12_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_7_12"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_7_13_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_7_13"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_7_14_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_7_14"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_7_15_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_7_15"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_8_0_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_8_0"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_8_1_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_8_1"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_8_2_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_8_2"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_8_3_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_8_3"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_8_4_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_8_4"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_8_5_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_8_5"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_8_6_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_8_6"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_8_7_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_8_7"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_8_8_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_8_8"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_8_9_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_8_9"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_8_10_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_8_10"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_8_11_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_8_11"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_8_12_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_8_12"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_8_13_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_8_13"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_8_14_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_8_14"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_8_15_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_8_15"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_9_0_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_9_0"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_9_1_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_9_1"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_9_2_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_9_2"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_9_3_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_9_3"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_9_4_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_9_4"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_9_5_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_9_5"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_9_6_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_9_6"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_9_7_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_9_7"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_9_8_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_9_8"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_9_9_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_9_9"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_9_10_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_9_10"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_9_11_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_9_11"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_9_12_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_9_12"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_9_13_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_9_13"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_9_14_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_9_14"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_9_15_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_9_15"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_10_0_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_10_0"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_10_1_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_10_1"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_10_2_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_10_2"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_10_3_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_10_3"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_10_4_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_10_4"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_10_5_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_10_5"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_10_6_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_10_6"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_10_7_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_10_7"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_10_8_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_10_8"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_10_9_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_10_9"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_10_10_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_10_10"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_10_11_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_10_11"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_10_12_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_10_12"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_10_13_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_10_13"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_10_14_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_10_14"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_10_15_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_10_15"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_11_0_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_11_0"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_11_1_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_11_1"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_11_2_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_11_2"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_11_3_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_11_3"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_11_4_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_11_4"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_11_5_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_11_5"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_11_6_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_11_6"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_11_7_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_11_7"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_11_8_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_11_8"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_11_9_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_11_9"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_11_10_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_11_10"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_11_11_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_11_11"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_11_12_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_11_12"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_11_13_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_11_13"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_11_14_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_11_14"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_11_15_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_11_15"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_12_0_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_12_0"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_12_1_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_12_1"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_12_2_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_12_2"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_12_3_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_12_3"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_12_4_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_12_4"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_12_5_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_12_5"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_12_6_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_12_6"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_12_7_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_12_7"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_12_8_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_12_8"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_12_9_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_12_9"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_12_10_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_12_10"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_12_11_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_12_11"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_12_12_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_12_12"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_12_13_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_12_13"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_12_14_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_12_14"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_12_15_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_12_15"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_13_0_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_13_0"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_13_1_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_13_1"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_13_2_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_13_2"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_13_3_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_13_3"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_13_4_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_13_4"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_13_5_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_13_5"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_13_6_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_13_6"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_13_7_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_13_7"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_13_8_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_13_8"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_13_9_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_13_9"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_13_10_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_13_10"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_13_11_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_13_11"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_13_12_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_13_12"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_13_13_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_13_13"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_13_14_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_13_14"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_13_15_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_13_15"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_14_0_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_14_0"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_14_1_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_14_1"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_14_2_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_14_2"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_14_3_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_14_3"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_14_4_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_14_4"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_14_5_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_14_5"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_14_6_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_14_6"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_14_7_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_14_7"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_14_8_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_14_8"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_14_9_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_14_9"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_14_10_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_14_10"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_14_11_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_14_11"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_14_12_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_14_12"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_14_13_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_14_13"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_14_14_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_14_14"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_14_15_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_14_15"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_15_0_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_15_0"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_15_1_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_15_1"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_15_2_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_15_2"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_15_3_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_15_3"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_15_4_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_15_4"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_15_5_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_15_5"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_15_6_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_15_6"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_15_7_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_15_7"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_15_8_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_15_8"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_15_9_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_15_9"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_15_10_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_15_10"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_15_11_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_15_11"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_15_12_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_15_12"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_15_13_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_15_13"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_15_14_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_15_14"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_15_15_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_15_15"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_16_0_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_16_0"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_16_1_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_16_1"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_16_2_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_16_2"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_16_3_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_16_3"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_16_4_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_16_4"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_16_5_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_16_5"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_16_6_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_16_6"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_16_7_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_16_7"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_16_8_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_16_8"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_16_9_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_16_9"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_16_10_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_16_10"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_16_11_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_16_11"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_16_12_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_16_12"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_16_13_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_16_13"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_16_14_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_16_14"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_16_15_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_16_15"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_17_0_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_17_0"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_17_1_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_17_1"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_17_2_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_17_2"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_17_3_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_17_3"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_17_4_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_17_4"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_17_5_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_17_5"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_17_6_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_17_6"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_17_7_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_17_7"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_17_8_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_17_8"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_17_9_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_17_9"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_17_10_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_17_10"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_17_11_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_17_11"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_17_12_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_17_12"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_17_13_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_17_13"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_17_14_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_17_14"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_17_15_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_17_15"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_18_0_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_18_0"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_18_1_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_18_1"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_18_2_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_18_2"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_18_3_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_18_3"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_18_4_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_18_4"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_18_5_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_18_5"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_18_6_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_18_6"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_18_7_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_18_7"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_18_8_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_18_8"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_18_9_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_18_9"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_18_10_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_18_10"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_18_11_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_18_11"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_18_12_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_18_12"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_18_13_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_18_13"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_18_14_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_18_14"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="nodes_features_proj_V_18_15_U" SOURCE="" URAM="0" VARIABLE="nodes_features_proj_V_18_15"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="scores_source_V_U" SOURCE="" URAM="0" VARIABLE="scores_source_V"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="scores_target_V_U" SOURCE="" URAM="0" VARIABLE="scores_target_V"/>
                <BindNode BINDTYPE="storage" BRAM="16" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="all_scores_V_U" SOURCE="" URAM="0" VARIABLE="all_scores_V"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="attention_coefficients_sum_V_U" SOURCE="" URAM="0" VARIABLE="attention_coefficients_sum_V"/>
                <BindNode BINDTYPE="storage" BRAM="16" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="all_attention_coefficients_V_U" SOURCE="" URAM="0" VARIABLE="all_attention_coefficients_V"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_prep_V_0_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_prep_V_0"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_prep_V_1_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_prep_V_1"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_prep_V_2_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_prep_V_2"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_prep_V_3_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_prep_V_3"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_prep_V_4_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_prep_V_4"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_prep_V_5_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_prep_V_5"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_prep_V_6_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_prep_V_6"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_prep_V_7_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_prep_V_7"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_prep_V_8_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_prep_V_8"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_prep_V_9_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_prep_V_9"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_prep_V_10_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_prep_V_10"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_prep_V_11_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_prep_V_11"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_prep_V_12_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_prep_V_12"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_prep_V_13_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_prep_V_13"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_prep_V_14_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_prep_V_14"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_prep_V_15_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_prep_V_15"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_prep_V_16_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_prep_V_16"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_prep_V_17_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_prep_V_17"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_prep_V_18_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_prep_V_18"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_prep_V_19_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_prep_V_19"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_prep_V_20_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_prep_V_20"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_prep_V_21_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_prep_V_21"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_prep_V_22_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_prep_V_22"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_prep_V_23_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_prep_V_23"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_prep_V_24_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_prep_V_24"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_prep_V_25_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_prep_V_25"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_prep_V_26_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_prep_V_26"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_prep_V_27_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_prep_V_27"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_prep_V_28_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_prep_V_28"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_prep_V_29_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_prep_V_29"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_prep_V_30_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_prep_V_30"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_prep_V_31_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_prep_V_31"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_prep_V_32_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_prep_V_32"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_prep_V_33_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_prep_V_33"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_prep_V_34_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_prep_V_34"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_prep_V_35_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_prep_V_35"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_prep_V_36_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_prep_V_36"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_prep_V_37_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_prep_V_37"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_prep_V_38_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_prep_V_38"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_prep_V_39_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_prep_V_39"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_prep_V_40_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_prep_V_40"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_prep_V_41_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_prep_V_41"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_prep_V_42_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_prep_V_42"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_prep_V_43_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_prep_V_43"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_prep_V_44_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_prep_V_44"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_prep_V_45_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_prep_V_45"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_prep_V_46_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_prep_V_46"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_prep_V_47_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_prep_V_47"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_prep_V_48_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_prep_V_48"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_prep_V_49_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_prep_V_49"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_prep_V_50_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_prep_V_50"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_prep_V_51_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_prep_V_51"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_prep_V_52_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_prep_V_52"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_prep_V_53_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_prep_V_53"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_prep_V_54_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_prep_V_54"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_prep_V_55_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_prep_V_55"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_prep_V_56_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_prep_V_56"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_prep_V_57_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_prep_V_57"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_prep_V_58_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_prep_V_58"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_prep_V_59_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_prep_V_59"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_prep_V_60_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_prep_V_60"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_prep_V_61_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_prep_V_61"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_prep_V_62_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_prep_V_62"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_prep_V_63_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_prep_V_63"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_V_0_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_V_0"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_V_1_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_V_1"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_V_2_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_V_2"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_V_3_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_V_3"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_V_4_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_V_4"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_V_5_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_V_5"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_V_6_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_V_6"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_V_7_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_V_7"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_V_8_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_V_8"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_V_9_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_V_9"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_V_10_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_V_10"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_V_11_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_V_11"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_V_12_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_V_12"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_V_13_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_V_13"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_V_14_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_V_14"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_V_15_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_V_15"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_V_16_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_V_16"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_V_17_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_V_17"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_V_18_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_V_18"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_V_19_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_V_19"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_V_20_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_V_20"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_V_21_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_V_21"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_V_22_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_V_22"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_V_23_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_V_23"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_V_24_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_V_24"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_V_25_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_V_25"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_V_26_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_V_26"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_V_27_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_V_27"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_V_28_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_V_28"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_V_29_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_V_29"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_V_30_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_V_30"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_V_31_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_V_31"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_V_32_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_V_32"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_V_33_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_V_33"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_V_34_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_V_34"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_V_35_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_V_35"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_V_36_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_V_36"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_V_37_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_V_37"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_V_38_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_V_38"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_V_39_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_V_39"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_V_40_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_V_40"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_V_41_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_V_41"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_V_42_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_V_42"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_V_43_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_V_43"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_V_44_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_V_44"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_V_45_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_V_45"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_V_46_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_V_46"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_V_47_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_V_47"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_V_48_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_V_48"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_V_49_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_V_49"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_V_50_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_V_50"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_V_51_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_V_51"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_V_52_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_V_52"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_V_53_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_V_53"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_V_54_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_V_54"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_V_55_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_V_55"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_V_56_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_V_56"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_V_57_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_V_57"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_V_58_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_V_58"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_V_59_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_V_59"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_V_60_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_V_60"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_V_61_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_V_61"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_V_62_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_V_62"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="out_nodes_features_V_63_U" SOURCE="" URAM="0" VARIABLE="out_nodes_features_V_63"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>global_mean_pooling_Pipeline_VITIS_LOOP_290_1</Name>
            <Loops>
                <VITIS_LOOP_290_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.902</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>23</Best-caseLatency>
                    <Average-caseLatency>23</Average-caseLatency>
                    <Worst-caseLatency>23</Worst-caseLatency>
                    <Best-caseRealTimeLatency>92.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>92.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>92.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>23</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_290_1>
                        <Name>VITIS_LOOP_290_1</Name>
                        <TripCount>16</TripCount>
                        <Latency>21</Latency>
                        <AbsoluteTimeLatency>84.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>7</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                    </VITIS_LOOP_290_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>8</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>635</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>5897</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_290_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln290_fu_2529_p2" SOURCE="GAT_compute.cpp:290" URAM="0" VARIABLE="add_ln290"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="tadder" LATENCY="0" LOOP="VITIS_LOOP_290_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln712_fu_4993_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:712" URAM="0" VARIABLE="add_ln712"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_290_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln712_1_fu_4999_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:712" URAM="0" VARIABLE="add_ln712_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="tadder" LATENCY="0" LOOP="VITIS_LOOP_290_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln712_2_fu_5005_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:712" URAM="0" VARIABLE="add_ln712_2"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="tadder" LATENCY="0" LOOP="VITIS_LOOP_290_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln712_3_fu_5011_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:712" URAM="0" VARIABLE="add_ln712_3"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="tadder" LATENCY="0" LOOP="VITIS_LOOP_290_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln712_4_fu_5017_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:712" URAM="0" VARIABLE="add_ln712_4"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="tadder" LATENCY="0" LOOP="VITIS_LOOP_290_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln712_5_fu_5023_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:712" URAM="0" VARIABLE="add_ln712_5"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="tadder" LATENCY="0" LOOP="VITIS_LOOP_290_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln712_6_fu_5029_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:712" URAM="0" VARIABLE="add_ln712_6"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="tadder" LATENCY="0" LOOP="VITIS_LOOP_290_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln712_7_fu_5094_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:712" URAM="0" VARIABLE="add_ln712_7"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_290_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln712_8_fu_5035_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:712" URAM="0" VARIABLE="add_ln712_8"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="tadder" LATENCY="0" LOOP="VITIS_LOOP_290_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln712_9_fu_5041_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:712" URAM="0" VARIABLE="add_ln712_9"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="tadder" LATENCY="0" LOOP="VITIS_LOOP_290_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln712_10_fu_5047_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:712" URAM="0" VARIABLE="add_ln712_10"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="tadder" LATENCY="0" LOOP="VITIS_LOOP_290_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln712_11_fu_5053_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:712" URAM="0" VARIABLE="add_ln712_11"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="tadder" LATENCY="0" LOOP="VITIS_LOOP_290_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln712_12_fu_5059_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:712" URAM="0" VARIABLE="add_ln712_12"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="tadder" LATENCY="0" LOOP="VITIS_LOOP_290_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln712_13_fu_5065_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:712" URAM="0" VARIABLE="add_ln712_13"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="tadder" LATENCY="0" LOOP="VITIS_LOOP_290_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln712_14_fu_5071_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:712" URAM="0" VARIABLE="add_ln712_14"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="tadder" LATENCY="0" LOOP="VITIS_LOOP_290_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln712_15_fu_5077_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:712" URAM="0" VARIABLE="add_ln712_15"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="tadder" LATENCY="0" LOOP="VITIS_LOOP_290_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln712_16_fu_5083_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:712" URAM="0" VARIABLE="add_ln712_16"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="tadder" LATENCY="0" LOOP="VITIS_LOOP_290_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln712_17_fu_5098_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:712" URAM="0" VARIABLE="add_ln712_17"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="8" ID="" IMPL="auto" LATENCY="2" LOOP="VITIS_LOOP_290_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_46s_48ns_93_3_1_U3507" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1201" URAM="0" VARIABLE="mul_ln1201"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_290_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln1201_fu_5138_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1201" URAM="0" VARIABLE="sub_ln1201"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_290_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln1201_1_fu_5166_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1201" URAM="0" VARIABLE="sub_ln1201_1"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>global_mean_pooling</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.902</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>35</Best-caseLatency>
                    <Average-caseLatency>35</Average-caseLatency>
                    <Worst-caseLatency>35</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.140 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.140 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.140 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>35</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>8</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>9161</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>7770</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>global_graph_prediction</Name>
            <Loops>
                <VITIS_LOOP_305_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.920</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>26</Best-caseLatency>
                    <Average-caseLatency>26</Average-caseLatency>
                    <Worst-caseLatency>26</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.104 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.104 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.104 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>26</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_305_2>
                        <Name>VITIS_LOOP_305_2</Name>
                        <TripCount>16</TripCount>
                        <Latency>18</Latency>
                        <AbsoluteTimeLatency>72.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                    </VITIS_LOOP_305_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>3</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>212</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>233</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_305_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln305_fu_186_p2" SOURCE="GAT_compute.cpp:305" URAM="0" VARIABLE="add_ln305"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_305_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_28s_28s_46_1_1_U3831" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="r_V_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_305_2" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_fu_223_p2" SOURCE="C:/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="ret_V"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>GAT_compute_one_graph</Name>
            <Loops>
                <VITIS_LOOP_500_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.920</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>132522</Best-caseLatency>
                    <Average-caseLatency>132552</Average-caseLatency>
                    <Worst-caseLatency>132582</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.530 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.530 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.530 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>132523 ~ 132583</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_500_1>
                        <Name>VITIS_LOOP_500_1</Name>
                        <TripCount>4</TripCount>
                        <Latency>35048</Latency>
                        <AbsoluteTimeLatency>0.140 ms</AbsoluteTimeLatency>
                        <IterationLatency>8762</IterationLatency>
                        <PipelineDepth>8762</PipelineDepth>
                        <PipelineType>no</PipelineType>
                    </VITIS_LOOP_500_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>728</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>18</UTIL_BRAM>
                    <DSP>632</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>7</UTIL_DSP>
                    <FF>65421</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>2</UTIL_FF>
                    <LUT>111119</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>8</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_500_1" OPTYPE="add" PRAGMA="" RTLNAME="layer_3_fu_6303_p2" SOURCE="GAT_compute.cpp:500" URAM="0" VARIABLE="layer_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="scoring_fn_target_V_0_U" SOURCE="" URAM="0" VARIABLE="scoring_fn_target_V_0"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="scoring_fn_target_V_1_U" SOURCE="" URAM="0" VARIABLE="scoring_fn_target_V_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="scoring_fn_target_V_2_U" SOURCE="" URAM="0" VARIABLE="scoring_fn_target_V_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="scoring_fn_target_V_3_U" SOURCE="" URAM="0" VARIABLE="scoring_fn_target_V_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="scoring_fn_target_V_4_U" SOURCE="" URAM="0" VARIABLE="scoring_fn_target_V_4"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="scoring_fn_target_V_5_U" SOURCE="" URAM="0" VARIABLE="scoring_fn_target_V_5"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="scoring_fn_target_V_6_U" SOURCE="" URAM="0" VARIABLE="scoring_fn_target_V_6"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="scoring_fn_target_V_7_U" SOURCE="" URAM="0" VARIABLE="scoring_fn_target_V_7"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="scoring_fn_target_V_8_U" SOURCE="" URAM="0" VARIABLE="scoring_fn_target_V_8"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="scoring_fn_target_V_9_U" SOURCE="" URAM="0" VARIABLE="scoring_fn_target_V_9"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="scoring_fn_target_V_10_U" SOURCE="" URAM="0" VARIABLE="scoring_fn_target_V_10"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="scoring_fn_target_V_11_U" SOURCE="" URAM="0" VARIABLE="scoring_fn_target_V_11"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="scoring_fn_target_V_12_U" SOURCE="" URAM="0" VARIABLE="scoring_fn_target_V_12"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="scoring_fn_target_V_13_U" SOURCE="" URAM="0" VARIABLE="scoring_fn_target_V_13"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="scoring_fn_target_V_14_U" SOURCE="" URAM="0" VARIABLE="scoring_fn_target_V_14"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="scoring_fn_target_V_15_U" SOURCE="" URAM="0" VARIABLE="scoring_fn_target_V_15"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="scoring_fn_source_V_0_U" SOURCE="" URAM="0" VARIABLE="scoring_fn_source_V_0"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="scoring_fn_source_V_1_U" SOURCE="" URAM="0" VARIABLE="scoring_fn_source_V_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="scoring_fn_source_V_2_U" SOURCE="" URAM="0" VARIABLE="scoring_fn_source_V_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="scoring_fn_source_V_3_U" SOURCE="" URAM="0" VARIABLE="scoring_fn_source_V_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="scoring_fn_source_V_4_U" SOURCE="" URAM="0" VARIABLE="scoring_fn_source_V_4"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="scoring_fn_source_V_5_U" SOURCE="" URAM="0" VARIABLE="scoring_fn_source_V_5"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="scoring_fn_source_V_6_U" SOURCE="" URAM="0" VARIABLE="scoring_fn_source_V_6"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="scoring_fn_source_V_7_U" SOURCE="" URAM="0" VARIABLE="scoring_fn_source_V_7"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="scoring_fn_source_V_8_U" SOURCE="" URAM="0" VARIABLE="scoring_fn_source_V_8"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="scoring_fn_source_V_9_U" SOURCE="" URAM="0" VARIABLE="scoring_fn_source_V_9"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="scoring_fn_source_V_10_U" SOURCE="" URAM="0" VARIABLE="scoring_fn_source_V_10"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="scoring_fn_source_V_11_U" SOURCE="" URAM="0" VARIABLE="scoring_fn_source_V_11"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="scoring_fn_source_V_12_U" SOURCE="" URAM="0" VARIABLE="scoring_fn_source_V_12"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="scoring_fn_source_V_13_U" SOURCE="" URAM="0" VARIABLE="scoring_fn_source_V_13"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="scoring_fn_source_V_14_U" SOURCE="" URAM="0" VARIABLE="scoring_fn_source_V_14"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="scoring_fn_source_V_15_U" SOURCE="" URAM="0" VARIABLE="scoring_fn_source_V_15"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="linear_proj_weight_V_0_U" SOURCE="" URAM="0" VARIABLE="linear_proj_weight_V_0"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="linear_proj_weight_V_1_U" SOURCE="" URAM="0" VARIABLE="linear_proj_weight_V_1"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="linear_proj_weight_V_2_U" SOURCE="" URAM="0" VARIABLE="linear_proj_weight_V_2"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="linear_proj_weight_V_3_U" SOURCE="" URAM="0" VARIABLE="linear_proj_weight_V_3"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="linear_proj_weight_V_4_U" SOURCE="" URAM="0" VARIABLE="linear_proj_weight_V_4"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="linear_proj_weight_V_5_U" SOURCE="" URAM="0" VARIABLE="linear_proj_weight_V_5"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="linear_proj_weight_V_6_U" SOURCE="" URAM="0" VARIABLE="linear_proj_weight_V_6"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="linear_proj_weight_V_7_U" SOURCE="" URAM="0" VARIABLE="linear_proj_weight_V_7"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="linear_proj_weight_V_8_U" SOURCE="" URAM="0" VARIABLE="linear_proj_weight_V_8"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="linear_proj_weight_V_9_U" SOURCE="" URAM="0" VARIABLE="linear_proj_weight_V_9"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="linear_proj_weight_V_10_U" SOURCE="" URAM="0" VARIABLE="linear_proj_weight_V_10"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="linear_proj_weight_V_11_U" SOURCE="" URAM="0" VARIABLE="linear_proj_weight_V_11"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="linear_proj_weight_V_12_U" SOURCE="" URAM="0" VARIABLE="linear_proj_weight_V_12"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="linear_proj_weight_V_13_U" SOURCE="" URAM="0" VARIABLE="linear_proj_weight_V_13"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="linear_proj_weight_V_14_U" SOURCE="" URAM="0" VARIABLE="linear_proj_weight_V_14"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="linear_proj_weight_V_15_U" SOURCE="" URAM="0" VARIABLE="linear_proj_weight_V_15"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="linear_proj_weight_V_16_U" SOURCE="" URAM="0" VARIABLE="linear_proj_weight_V_16"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="linear_proj_weight_V_17_U" SOURCE="" URAM="0" VARIABLE="linear_proj_weight_V_17"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="linear_proj_weight_V_18_U" SOURCE="" URAM="0" VARIABLE="linear_proj_weight_V_18"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="linear_proj_weight_V_19_U" SOURCE="" URAM="0" VARIABLE="linear_proj_weight_V_19"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="linear_proj_weight_V_20_U" SOURCE="" URAM="0" VARIABLE="linear_proj_weight_V_20"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="linear_proj_weight_V_21_U" SOURCE="" URAM="0" VARIABLE="linear_proj_weight_V_21"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="linear_proj_weight_V_22_U" SOURCE="" URAM="0" VARIABLE="linear_proj_weight_V_22"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="linear_proj_weight_V_23_U" SOURCE="" URAM="0" VARIABLE="linear_proj_weight_V_23"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="linear_proj_weight_V_24_U" SOURCE="" URAM="0" VARIABLE="linear_proj_weight_V_24"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="linear_proj_weight_V_25_U" SOURCE="" URAM="0" VARIABLE="linear_proj_weight_V_25"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="linear_proj_weight_V_26_U" SOURCE="" URAM="0" VARIABLE="linear_proj_weight_V_26"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="linear_proj_weight_V_27_U" SOURCE="" URAM="0" VARIABLE="linear_proj_weight_V_27"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="linear_proj_weight_V_28_U" SOURCE="" URAM="0" VARIABLE="linear_proj_weight_V_28"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="linear_proj_weight_V_29_U" SOURCE="" URAM="0" VARIABLE="linear_proj_weight_V_29"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="linear_proj_weight_V_30_U" SOURCE="" URAM="0" VARIABLE="linear_proj_weight_V_30"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="linear_proj_weight_V_31_U" SOURCE="" URAM="0" VARIABLE="linear_proj_weight_V_31"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="linear_proj_weight_V_32_U" SOURCE="" URAM="0" VARIABLE="linear_proj_weight_V_32"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="linear_proj_weight_V_33_U" SOURCE="" URAM="0" VARIABLE="linear_proj_weight_V_33"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="linear_proj_weight_V_34_U" SOURCE="" URAM="0" VARIABLE="linear_proj_weight_V_34"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="linear_proj_weight_V_35_U" SOURCE="" URAM="0" VARIABLE="linear_proj_weight_V_35"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="linear_proj_weight_V_36_U" SOURCE="" URAM="0" VARIABLE="linear_proj_weight_V_36"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="linear_proj_weight_V_37_U" SOURCE="" URAM="0" VARIABLE="linear_proj_weight_V_37"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="linear_proj_weight_V_38_U" SOURCE="" URAM="0" VARIABLE="linear_proj_weight_V_38"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="linear_proj_weight_V_39_U" SOURCE="" URAM="0" VARIABLE="linear_proj_weight_V_39"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="linear_proj_weight_V_40_U" SOURCE="" URAM="0" VARIABLE="linear_proj_weight_V_40"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="linear_proj_weight_V_41_U" SOURCE="" URAM="0" VARIABLE="linear_proj_weight_V_41"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="linear_proj_weight_V_42_U" SOURCE="" URAM="0" VARIABLE="linear_proj_weight_V_42"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="linear_proj_weight_V_43_U" SOURCE="" URAM="0" VARIABLE="linear_proj_weight_V_43"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="linear_proj_weight_V_44_U" SOURCE="" URAM="0" VARIABLE="linear_proj_weight_V_44"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="linear_proj_weight_V_45_U" SOURCE="" URAM="0" VARIABLE="linear_proj_weight_V_45"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="linear_proj_weight_V_46_U" SOURCE="" URAM="0" VARIABLE="linear_proj_weight_V_46"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="linear_proj_weight_V_47_U" SOURCE="" URAM="0" VARIABLE="linear_proj_weight_V_47"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="linear_proj_weight_V_48_U" SOURCE="" URAM="0" VARIABLE="linear_proj_weight_V_48"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="linear_proj_weight_V_49_U" SOURCE="" URAM="0" VARIABLE="linear_proj_weight_V_49"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="linear_proj_weight_V_50_U" SOURCE="" URAM="0" VARIABLE="linear_proj_weight_V_50"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="linear_proj_weight_V_51_U" SOURCE="" URAM="0" VARIABLE="linear_proj_weight_V_51"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="linear_proj_weight_V_52_U" SOURCE="" URAM="0" VARIABLE="linear_proj_weight_V_52"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="linear_proj_weight_V_53_U" SOURCE="" URAM="0" VARIABLE="linear_proj_weight_V_53"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="linear_proj_weight_V_54_U" SOURCE="" URAM="0" VARIABLE="linear_proj_weight_V_54"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="linear_proj_weight_V_55_U" SOURCE="" URAM="0" VARIABLE="linear_proj_weight_V_55"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="linear_proj_weight_V_56_U" SOURCE="" URAM="0" VARIABLE="linear_proj_weight_V_56"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="linear_proj_weight_V_57_U" SOURCE="" URAM="0" VARIABLE="linear_proj_weight_V_57"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="linear_proj_weight_V_58_U" SOURCE="" URAM="0" VARIABLE="linear_proj_weight_V_58"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="linear_proj_weight_V_59_U" SOURCE="" URAM="0" VARIABLE="linear_proj_weight_V_59"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="linear_proj_weight_V_60_U" SOURCE="" URAM="0" VARIABLE="linear_proj_weight_V_60"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="linear_proj_weight_V_61_U" SOURCE="" URAM="0" VARIABLE="linear_proj_weight_V_61"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="linear_proj_weight_V_62_U" SOURCE="" URAM="0" VARIABLE="linear_proj_weight_V_62"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="linear_proj_weight_V_63_U" SOURCE="" URAM="0" VARIABLE="linear_proj_weight_V_63"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="skip_proj_weight_V_0_U" SOURCE="" URAM="0" VARIABLE="skip_proj_weight_V_0"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="skip_proj_weight_V_1_U" SOURCE="" URAM="0" VARIABLE="skip_proj_weight_V_1"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="skip_proj_weight_V_2_U" SOURCE="" URAM="0" VARIABLE="skip_proj_weight_V_2"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="skip_proj_weight_V_3_U" SOURCE="" URAM="0" VARIABLE="skip_proj_weight_V_3"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="skip_proj_weight_V_4_U" SOURCE="" URAM="0" VARIABLE="skip_proj_weight_V_4"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="skip_proj_weight_V_5_U" SOURCE="" URAM="0" VARIABLE="skip_proj_weight_V_5"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="skip_proj_weight_V_6_U" SOURCE="" URAM="0" VARIABLE="skip_proj_weight_V_6"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="skip_proj_weight_V_7_U" SOURCE="" URAM="0" VARIABLE="skip_proj_weight_V_7"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="skip_proj_weight_V_8_U" SOURCE="" URAM="0" VARIABLE="skip_proj_weight_V_8"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="skip_proj_weight_V_9_U" SOURCE="" URAM="0" VARIABLE="skip_proj_weight_V_9"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="skip_proj_weight_V_10_U" SOURCE="" URAM="0" VARIABLE="skip_proj_weight_V_10"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="skip_proj_weight_V_11_U" SOURCE="" URAM="0" VARIABLE="skip_proj_weight_V_11"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="skip_proj_weight_V_12_U" SOURCE="" URAM="0" VARIABLE="skip_proj_weight_V_12"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="skip_proj_weight_V_13_U" SOURCE="" URAM="0" VARIABLE="skip_proj_weight_V_13"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="skip_proj_weight_V_14_U" SOURCE="" URAM="0" VARIABLE="skip_proj_weight_V_14"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="skip_proj_weight_V_15_U" SOURCE="" URAM="0" VARIABLE="skip_proj_weight_V_15"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="skip_proj_weight_V_16_U" SOURCE="" URAM="0" VARIABLE="skip_proj_weight_V_16"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="skip_proj_weight_V_17_U" SOURCE="" URAM="0" VARIABLE="skip_proj_weight_V_17"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="skip_proj_weight_V_18_U" SOURCE="" URAM="0" VARIABLE="skip_proj_weight_V_18"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="skip_proj_weight_V_19_U" SOURCE="" URAM="0" VARIABLE="skip_proj_weight_V_19"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="skip_proj_weight_V_20_U" SOURCE="" URAM="0" VARIABLE="skip_proj_weight_V_20"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="skip_proj_weight_V_21_U" SOURCE="" URAM="0" VARIABLE="skip_proj_weight_V_21"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="skip_proj_weight_V_22_U" SOURCE="" URAM="0" VARIABLE="skip_proj_weight_V_22"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="skip_proj_weight_V_23_U" SOURCE="" URAM="0" VARIABLE="skip_proj_weight_V_23"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="skip_proj_weight_V_24_U" SOURCE="" URAM="0" VARIABLE="skip_proj_weight_V_24"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="skip_proj_weight_V_25_U" SOURCE="" URAM="0" VARIABLE="skip_proj_weight_V_25"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="skip_proj_weight_V_26_U" SOURCE="" URAM="0" VARIABLE="skip_proj_weight_V_26"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="skip_proj_weight_V_27_U" SOURCE="" URAM="0" VARIABLE="skip_proj_weight_V_27"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="skip_proj_weight_V_28_U" SOURCE="" URAM="0" VARIABLE="skip_proj_weight_V_28"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="skip_proj_weight_V_29_U" SOURCE="" URAM="0" VARIABLE="skip_proj_weight_V_29"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="skip_proj_weight_V_30_U" SOURCE="" URAM="0" VARIABLE="skip_proj_weight_V_30"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="skip_proj_weight_V_31_U" SOURCE="" URAM="0" VARIABLE="skip_proj_weight_V_31"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="skip_proj_weight_V_32_U" SOURCE="" URAM="0" VARIABLE="skip_proj_weight_V_32"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="skip_proj_weight_V_33_U" SOURCE="" URAM="0" VARIABLE="skip_proj_weight_V_33"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="skip_proj_weight_V_34_U" SOURCE="" URAM="0" VARIABLE="skip_proj_weight_V_34"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="skip_proj_weight_V_35_U" SOURCE="" URAM="0" VARIABLE="skip_proj_weight_V_35"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="skip_proj_weight_V_36_U" SOURCE="" URAM="0" VARIABLE="skip_proj_weight_V_36"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="skip_proj_weight_V_37_U" SOURCE="" URAM="0" VARIABLE="skip_proj_weight_V_37"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="skip_proj_weight_V_38_U" SOURCE="" URAM="0" VARIABLE="skip_proj_weight_V_38"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="skip_proj_weight_V_39_U" SOURCE="" URAM="0" VARIABLE="skip_proj_weight_V_39"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="skip_proj_weight_V_40_U" SOURCE="" URAM="0" VARIABLE="skip_proj_weight_V_40"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="skip_proj_weight_V_41_U" SOURCE="" URAM="0" VARIABLE="skip_proj_weight_V_41"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="skip_proj_weight_V_42_U" SOURCE="" URAM="0" VARIABLE="skip_proj_weight_V_42"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="skip_proj_weight_V_43_U" SOURCE="" URAM="0" VARIABLE="skip_proj_weight_V_43"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="skip_proj_weight_V_44_U" SOURCE="" URAM="0" VARIABLE="skip_proj_weight_V_44"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="skip_proj_weight_V_45_U" SOURCE="" URAM="0" VARIABLE="skip_proj_weight_V_45"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="skip_proj_weight_V_46_U" SOURCE="" URAM="0" VARIABLE="skip_proj_weight_V_46"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="skip_proj_weight_V_47_U" SOURCE="" URAM="0" VARIABLE="skip_proj_weight_V_47"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="skip_proj_weight_V_48_U" SOURCE="" URAM="0" VARIABLE="skip_proj_weight_V_48"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="skip_proj_weight_V_49_U" SOURCE="" URAM="0" VARIABLE="skip_proj_weight_V_49"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="skip_proj_weight_V_50_U" SOURCE="" URAM="0" VARIABLE="skip_proj_weight_V_50"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="skip_proj_weight_V_51_U" SOURCE="" URAM="0" VARIABLE="skip_proj_weight_V_51"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="skip_proj_weight_V_52_U" SOURCE="" URAM="0" VARIABLE="skip_proj_weight_V_52"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="skip_proj_weight_V_53_U" SOURCE="" URAM="0" VARIABLE="skip_proj_weight_V_53"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="skip_proj_weight_V_54_U" SOURCE="" URAM="0" VARIABLE="skip_proj_weight_V_54"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="skip_proj_weight_V_55_U" SOURCE="" URAM="0" VARIABLE="skip_proj_weight_V_55"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="skip_proj_weight_V_56_U" SOURCE="" URAM="0" VARIABLE="skip_proj_weight_V_56"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="skip_proj_weight_V_57_U" SOURCE="" URAM="0" VARIABLE="skip_proj_weight_V_57"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="skip_proj_weight_V_58_U" SOURCE="" URAM="0" VARIABLE="skip_proj_weight_V_58"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="skip_proj_weight_V_59_U" SOURCE="" URAM="0" VARIABLE="skip_proj_weight_V_59"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="skip_proj_weight_V_60_U" SOURCE="" URAM="0" VARIABLE="skip_proj_weight_V_60"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="skip_proj_weight_V_61_U" SOURCE="" URAM="0" VARIABLE="skip_proj_weight_V_61"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="skip_proj_weight_V_62_U" SOURCE="" URAM="0" VARIABLE="skip_proj_weight_V_62"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="skip_proj_weight_V_63_U" SOURCE="" URAM="0" VARIABLE="skip_proj_weight_V_63"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="pred_linear_weight_V_U" SOURCE="" URAM="0" VARIABLE="pred_linear_weight_V"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="out_nodes_features_skip_concat_bias_V_0_U" SOURCE="GAT_compute.cpp:482" URAM="0" VARIABLE="out_nodes_features_skip_concat_bias_V_0"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="out_nodes_features_skip_concat_bias_V_1_U" SOURCE="GAT_compute.cpp:482" URAM="0" VARIABLE="out_nodes_features_skip_concat_bias_V_1"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="out_nodes_features_skip_concat_bias_V_2_U" SOURCE="GAT_compute.cpp:482" URAM="0" VARIABLE="out_nodes_features_skip_concat_bias_V_2"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="out_nodes_features_skip_concat_bias_V_3_U" SOURCE="GAT_compute.cpp:482" URAM="0" VARIABLE="out_nodes_features_skip_concat_bias_V_3"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="out_nodes_features_skip_concat_bias_V_4_U" SOURCE="GAT_compute.cpp:482" URAM="0" VARIABLE="out_nodes_features_skip_concat_bias_V_4"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="out_nodes_features_skip_concat_bias_V_5_U" SOURCE="GAT_compute.cpp:482" URAM="0" VARIABLE="out_nodes_features_skip_concat_bias_V_5"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="out_nodes_features_skip_concat_bias_V_6_U" SOURCE="GAT_compute.cpp:482" URAM="0" VARIABLE="out_nodes_features_skip_concat_bias_V_6"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="out_nodes_features_skip_concat_bias_V_7_U" SOURCE="GAT_compute.cpp:482" URAM="0" VARIABLE="out_nodes_features_skip_concat_bias_V_7"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="out_nodes_features_skip_concat_bias_V_8_U" SOURCE="GAT_compute.cpp:482" URAM="0" VARIABLE="out_nodes_features_skip_concat_bias_V_8"/>
                <BindNode BINDTYPE="storage" BRAM="2" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="edge_list_U" SOURCE="GAT_compute.cpp:467" URAM="0" VARIABLE="edge_list"/>
                <BindNode BINDTYPE="storage" BRAM="16" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="connectivity_mask_final_U" SOURCE="GAT_compute.cpp:472" URAM="0" VARIABLE="connectivity_mask_final"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="out_nodes_features_skip_concat_bias_V_9_U" SOURCE="GAT_compute.cpp:482" URAM="0" VARIABLE="out_nodes_features_skip_concat_bias_V_9"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="out_nodes_features_skip_concat_bias_V_10_U" SOURCE="GAT_compute.cpp:482" URAM="0" VARIABLE="out_nodes_features_skip_concat_bias_V_10"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="out_nodes_features_skip_concat_bias_V_11_U" SOURCE="GAT_compute.cpp:482" URAM="0" VARIABLE="out_nodes_features_skip_concat_bias_V_11"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="out_nodes_features_skip_concat_bias_V_12_U" SOURCE="GAT_compute.cpp:482" URAM="0" VARIABLE="out_nodes_features_skip_concat_bias_V_12"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="out_nodes_features_skip_concat_bias_V_13_U" SOURCE="GAT_compute.cpp:482" URAM="0" VARIABLE="out_nodes_features_skip_concat_bias_V_13"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="out_nodes_features_skip_concat_bias_V_14_U" SOURCE="GAT_compute.cpp:482" URAM="0" VARIABLE="out_nodes_features_skip_concat_bias_V_14"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="out_nodes_features_skip_concat_bias_V_15_U" SOURCE="GAT_compute.cpp:482" URAM="0" VARIABLE="out_nodes_features_skip_concat_bias_V_15"/>
                <BindNode BINDTYPE="storage" BRAM="1" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="h_graph_V_U" SOURCE="GAT_compute.cpp:470" URAM="0" VARIABLE="h_graph_V"/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands/>
    <Args>
        <Arg ArgName="node_feature_in" index="0" direction="inout" srcType="int*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_mem" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="node_feature_in_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="node_feature_in_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="edge_list_in" index="1" direction="inout" srcType="int*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_mem" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="edge_list_in_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="edge_list_in_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="graph_attr" index="2" direction="inout" srcType="int*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_mem" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="graph_attr_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="graph_attr_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="task_tb" index="3" direction="inout" srcType="ap_fixed&lt;28, 10, AP_TRN, AP_WRAP, 0&gt;*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_mem" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="task_tb_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="task_tb_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="graph_pred_linear_weight_fixed" index="4" direction="inout" srcType="ap_fixed&lt;28, 10, AP_TRN, AP_WRAP, 0&gt;*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_mem" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="graph_pred_linear_weight_fixed_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="graph_pred_linear_weight_fixed_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="graph_pred_linear_bias_fixed" index="5" direction="inout" srcType="ap_fixed&lt;28, 10, AP_TRN, AP_WRAP, 0&gt;*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_mem" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="graph_pred_linear_bias_fixed_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="graph_pred_linear_bias_fixed_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="gat_net_scoring_fn_target_fixed" index="6" direction="inout" srcType="ap_fixed&lt;28, 10, AP_TRN, AP_WRAP, 0&gt;*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_mem" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="gat_net_scoring_fn_target_fixed_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="gat_net_scoring_fn_target_fixed_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="gat_net_scoring_fn_source_fixed" index="7" direction="inout" srcType="ap_fixed&lt;28, 10, AP_TRN, AP_WRAP, 0&gt;*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_mem" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="gat_net_scoring_fn_source_fixed_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="gat_net_scoring_fn_source_fixed_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="gat_net_linear_proj_weight_fixed" index="8" direction="inout" srcType="ap_fixed&lt;28, 10, AP_TRN, AP_WRAP, 0&gt;*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_mem" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="gat_net_linear_proj_weight_fixed_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="gat_net_linear_proj_weight_fixed_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="gat_net_skip_proj_weight_fixed" index="9" direction="inout" srcType="ap_fixed&lt;28, 10, AP_TRN, AP_WRAP, 0&gt;*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_mem" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="gat_net_skip_proj_weight_fixed_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="gat_net_skip_proj_weight_fixed_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="s_axi_control" type="axi4lite" busTypeName="aximm" mode="slave" dataWidth="32" addrWidth="8" portPrefix="s_axi_control_" paramPrefix="C_S_AXI_CONTROL_">
            <ports>
                <port>s_axi_control_ARADDR</port>
                <port>s_axi_control_ARREADY</port>
                <port>s_axi_control_ARVALID</port>
                <port>s_axi_control_AWADDR</port>
                <port>s_axi_control_AWREADY</port>
                <port>s_axi_control_AWVALID</port>
                <port>s_axi_control_BREADY</port>
                <port>s_axi_control_BRESP</port>
                <port>s_axi_control_BVALID</port>
                <port>s_axi_control_RDATA</port>
                <port>s_axi_control_RREADY</port>
                <port>s_axi_control_RRESP</port>
                <port>s_axi_control_RVALID</port>
                <port>s_axi_control_WDATA</port>
                <port>s_axi_control_WREADY</port>
                <port>s_axi_control_WSTRB</port>
                <port>s_axi_control_WVALID</port>
            </ports>
            <registers>
                <register offset="0x00" name="CTRL" access="RW" description="Control signals" range="32">
                    <fields>
                        <field offset="0" width="1" name="AP_START" access="RW" description="Control signal Register for 'ap_start'."/>
                        <field offset="1" width="1" name="AP_DONE" access="R" description="Control signal Register for 'ap_done'."/>
                        <field offset="2" width="1" name="AP_IDLE" access="R" description="Control signal Register for 'ap_idle'."/>
                        <field offset="3" width="1" name="AP_READY" access="R" description="Control signal Register for 'ap_ready'."/>
                        <field offset="4" width="3" name="RESERVED_1" access="R" description="Reserved.  0s on read."/>
                        <field offset="7" width="1" name="AUTO_RESTART" access="RW" description="Control signal Register for 'auto_restart'."/>
                        <field offset="8" width="1" name="RESERVED_2" access="R" description="Reserved.  0s on read."/>
                        <field offset="9" width="1" name="RESERVED_3" access="R" description="Reserved.  0s on read."/>
                        <field offset="10" width="22" name="RESERVED_4" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x04" name="GIER" access="RW" description="Global Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="Enable" access="RW" description="Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"/>
                        <field offset="1" width="31" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x08" name="IP_IER" access="RW" description="IP Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_EN" access="RW" description="Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="1" width="1" name="CHAN1_INT_EN" access="RW" description="Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="2" width="30" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                        <field offset="2" width="30" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x0c" name="IP_ISR" access="RW" description="IP Interrupt Status Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_ST" access="RTOW" description="Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 input interrupt, 1 = Channel 0 input interrup"/>
                        <field offset="1" width="1" name="CHAN1_INT_ST" access="RTOW" description="Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 input interrupt, 1 = Channel 1 input interrup"/>
                        <field offset="2" width="30" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x10" name="node_feature_in_1" access="W" description="Data signal of node_feature_in" range="32">
                    <fields>
                        <field offset="0" width="32" name="node_feature_in" access="W" description="Bit 31 to 0 of node_feature_in"/>
                    </fields>
                </register>
                <register offset="0x14" name="node_feature_in_2" access="W" description="Data signal of node_feature_in" range="32">
                    <fields>
                        <field offset="0" width="32" name="node_feature_in" access="W" description="Bit 63 to 32 of node_feature_in"/>
                    </fields>
                </register>
                <register offset="0x1c" name="edge_list_in_1" access="W" description="Data signal of edge_list_in" range="32">
                    <fields>
                        <field offset="0" width="32" name="edge_list_in" access="W" description="Bit 31 to 0 of edge_list_in"/>
                    </fields>
                </register>
                <register offset="0x20" name="edge_list_in_2" access="W" description="Data signal of edge_list_in" range="32">
                    <fields>
                        <field offset="0" width="32" name="edge_list_in" access="W" description="Bit 63 to 32 of edge_list_in"/>
                    </fields>
                </register>
                <register offset="0x28" name="graph_attr_1" access="W" description="Data signal of graph_attr" range="32">
                    <fields>
                        <field offset="0" width="32" name="graph_attr" access="W" description="Bit 31 to 0 of graph_attr"/>
                    </fields>
                </register>
                <register offset="0x2c" name="graph_attr_2" access="W" description="Data signal of graph_attr" range="32">
                    <fields>
                        <field offset="0" width="32" name="graph_attr" access="W" description="Bit 63 to 32 of graph_attr"/>
                    </fields>
                </register>
                <register offset="0x34" name="task_tb_1" access="W" description="Data signal of task_tb" range="32">
                    <fields>
                        <field offset="0" width="32" name="task_tb" access="W" description="Bit 31 to 0 of task_tb"/>
                    </fields>
                </register>
                <register offset="0x38" name="task_tb_2" access="W" description="Data signal of task_tb" range="32">
                    <fields>
                        <field offset="0" width="32" name="task_tb" access="W" description="Bit 63 to 32 of task_tb"/>
                    </fields>
                </register>
                <register offset="0x40" name="graph_pred_linear_weight_fixed_1" access="W" description="Data signal of graph_pred_linear_weight_fixed" range="32">
                    <fields>
                        <field offset="0" width="32" name="graph_pred_linear_weight_fixed" access="W" description="Bit 31 to 0 of graph_pred_linear_weight_fixed"/>
                    </fields>
                </register>
                <register offset="0x44" name="graph_pred_linear_weight_fixed_2" access="W" description="Data signal of graph_pred_linear_weight_fixed" range="32">
                    <fields>
                        <field offset="0" width="32" name="graph_pred_linear_weight_fixed" access="W" description="Bit 63 to 32 of graph_pred_linear_weight_fixed"/>
                    </fields>
                </register>
                <register offset="0x4c" name="graph_pred_linear_bias_fixed_1" access="W" description="Data signal of graph_pred_linear_bias_fixed" range="32">
                    <fields>
                        <field offset="0" width="32" name="graph_pred_linear_bias_fixed" access="W" description="Bit 31 to 0 of graph_pred_linear_bias_fixed"/>
                    </fields>
                </register>
                <register offset="0x50" name="graph_pred_linear_bias_fixed_2" access="W" description="Data signal of graph_pred_linear_bias_fixed" range="32">
                    <fields>
                        <field offset="0" width="32" name="graph_pred_linear_bias_fixed" access="W" description="Bit 63 to 32 of graph_pred_linear_bias_fixed"/>
                    </fields>
                </register>
                <register offset="0x58" name="gat_net_scoring_fn_target_fixed_1" access="W" description="Data signal of gat_net_scoring_fn_target_fixed" range="32">
                    <fields>
                        <field offset="0" width="32" name="gat_net_scoring_fn_target_fixed" access="W" description="Bit 31 to 0 of gat_net_scoring_fn_target_fixed"/>
                    </fields>
                </register>
                <register offset="0x5c" name="gat_net_scoring_fn_target_fixed_2" access="W" description="Data signal of gat_net_scoring_fn_target_fixed" range="32">
                    <fields>
                        <field offset="0" width="32" name="gat_net_scoring_fn_target_fixed" access="W" description="Bit 63 to 32 of gat_net_scoring_fn_target_fixed"/>
                    </fields>
                </register>
                <register offset="0x64" name="gat_net_scoring_fn_source_fixed_1" access="W" description="Data signal of gat_net_scoring_fn_source_fixed" range="32">
                    <fields>
                        <field offset="0" width="32" name="gat_net_scoring_fn_source_fixed" access="W" description="Bit 31 to 0 of gat_net_scoring_fn_source_fixed"/>
                    </fields>
                </register>
                <register offset="0x68" name="gat_net_scoring_fn_source_fixed_2" access="W" description="Data signal of gat_net_scoring_fn_source_fixed" range="32">
                    <fields>
                        <field offset="0" width="32" name="gat_net_scoring_fn_source_fixed" access="W" description="Bit 63 to 32 of gat_net_scoring_fn_source_fixed"/>
                    </fields>
                </register>
                <register offset="0x70" name="gat_net_linear_proj_weight_fixed_1" access="W" description="Data signal of gat_net_linear_proj_weight_fixed" range="32">
                    <fields>
                        <field offset="0" width="32" name="gat_net_linear_proj_weight_fixed" access="W" description="Bit 31 to 0 of gat_net_linear_proj_weight_fixed"/>
                    </fields>
                </register>
                <register offset="0x74" name="gat_net_linear_proj_weight_fixed_2" access="W" description="Data signal of gat_net_linear_proj_weight_fixed" range="32">
                    <fields>
                        <field offset="0" width="32" name="gat_net_linear_proj_weight_fixed" access="W" description="Bit 63 to 32 of gat_net_linear_proj_weight_fixed"/>
                    </fields>
                </register>
                <register offset="0x7c" name="gat_net_skip_proj_weight_fixed_1" access="W" description="Data signal of gat_net_skip_proj_weight_fixed" range="32">
                    <fields>
                        <field offset="0" width="32" name="gat_net_skip_proj_weight_fixed" access="W" description="Bit 31 to 0 of gat_net_skip_proj_weight_fixed"/>
                    </fields>
                </register>
                <register offset="0x80" name="gat_net_skip_proj_weight_fixed_2" access="W" description="Data signal of gat_net_skip_proj_weight_fixed" range="32">
                    <fields>
                        <field offset="0" width="32" name="gat_net_skip_proj_weight_fixed" access="W" description="Bit 63 to 32 of gat_net_skip_proj_weight_fixed"/>
                    </fields>
                </register>
            </registers>
            <constraints>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="16" argName="node_feature_in"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="28" argName="edge_list_in"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="40" argName="graph_attr"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="52" argName="task_tb"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="64" argName="graph_pred_linear_weight_fixed"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="76" argName="graph_pred_linear_bias_fixed"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="88" argName="gat_net_scoring_fn_target_fixed"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="100" argName="gat_net_scoring_fn_source_fixed"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="112" argName="gat_net_linear_proj_weight_fixed"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="124" argName="gat_net_skip_proj_weight_fixed"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_BUSIF">s_axi_control:m_axi_mem</busParam>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst_n</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst_n" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_LOW</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst_n">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst_n</port>
            </ports>
        </Interface>
        <Interface InterfaceName="interrupt" type="interrupt" busTypeName="interrupt" mode="master" dataWidth="1">
            <busParams>
                <busParam busParamName="SENSITIVITY">LEVEL_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="interrupt">INTERRUPT</portMap>
            </portMaps>
            <ports>
                <port>interrupt</port>
            </ports>
        </Interface>
        <Interface InterfaceName="m_axi_mem" type="axi4full" busTypeName="aximm" mode="master" dataWidth="32" addrWidth="64" portPrefix="m_axi_mem_" paramPrefix="C_M_AXI_MEM_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_WRITE</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_mem_ARADDR</port>
                <port>m_axi_mem_ARBURST</port>
                <port>m_axi_mem_ARCACHE</port>
                <port>m_axi_mem_ARID</port>
                <port>m_axi_mem_ARLEN</port>
                <port>m_axi_mem_ARLOCK</port>
                <port>m_axi_mem_ARPROT</port>
                <port>m_axi_mem_ARQOS</port>
                <port>m_axi_mem_ARREADY</port>
                <port>m_axi_mem_ARREGION</port>
                <port>m_axi_mem_ARSIZE</port>
                <port>m_axi_mem_ARUSER</port>
                <port>m_axi_mem_ARVALID</port>
                <port>m_axi_mem_AWADDR</port>
                <port>m_axi_mem_AWBURST</port>
                <port>m_axi_mem_AWCACHE</port>
                <port>m_axi_mem_AWID</port>
                <port>m_axi_mem_AWLEN</port>
                <port>m_axi_mem_AWLOCK</port>
                <port>m_axi_mem_AWPROT</port>
                <port>m_axi_mem_AWQOS</port>
                <port>m_axi_mem_AWREADY</port>
                <port>m_axi_mem_AWREGION</port>
                <port>m_axi_mem_AWSIZE</port>
                <port>m_axi_mem_AWUSER</port>
                <port>m_axi_mem_AWVALID</port>
                <port>m_axi_mem_BID</port>
                <port>m_axi_mem_BREADY</port>
                <port>m_axi_mem_BRESP</port>
                <port>m_axi_mem_BUSER</port>
                <port>m_axi_mem_BVALID</port>
                <port>m_axi_mem_RDATA</port>
                <port>m_axi_mem_RID</port>
                <port>m_axi_mem_RLAST</port>
                <port>m_axi_mem_RREADY</port>
                <port>m_axi_mem_RRESP</port>
                <port>m_axi_mem_RUSER</port>
                <port>m_axi_mem_RVALID</port>
                <port>m_axi_mem_WDATA</port>
                <port>m_axi_mem_WID</port>
                <port>m_axi_mem_WLAST</port>
                <port>m_axi_mem_WREADY</port>
                <port>m_axi_mem_WSTRB</port>
                <port>m_axi_mem_WUSER</port>
                <port>m_axi_mem_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="node_feature_in"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="node_feature_in"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="edge_list_in"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="edge_list_in"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="graph_attr"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="graph_attr"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="task_tb"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="task_tb"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="graph_pred_linear_weight_fixed"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="graph_pred_linear_weight_fixed"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="graph_pred_linear_bias_fixed"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="graph_pred_linear_bias_fixed"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="gat_net_scoring_fn_target_fixed"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="gat_net_scoring_fn_target_fixed"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="gat_net_scoring_fn_source_fixed"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="gat_net_scoring_fn_source_fixed"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="gat_net_linear_proj_weight_fixed"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="gat_net_linear_proj_weight_fixed"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="gat_net_skip_proj_weight_fixed"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="gat_net_skip_proj_weight_fixed"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="M_AXI">
                <table isCollapsed="0">
                    <keys size="11">Interface, Data Width (SW-&gt;HW), Address Width, Latency, Offset, Register, Max Widen Bitwidth, Max Read Burst Length, Max Write Burst Length, Num Read Outstanding, Num Write Outstanding</keys>
                    <column name="m_axi_mem">32 -&gt; 32, 64, 0, slave, 0, 0, 16, 16, 16, 16</column>
                </table>
            </item>
            <item name="S_AXILITE">
                <table isCollapsed="0">
                    <keys size="5">Interface, Data Width, Address Width, Offset, Register</keys>
                    <column name="s_axi_control">32, 8, 16, 0</column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table isCollapsed="0">
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk</column>
                    <column name="ap_rst_n">reset, ap_rst_n</column>
                    <column name="interrupt">interrupt, interrupt</column>
                    <column name="ap_ctrl">ap_ctrl_hs</column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table isCollapsed="1">
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="node_feature_in">inout, int*</column>
                    <column name="edge_list_in">inout, int*</column>
                    <column name="graph_attr">inout, int*</column>
                    <column name="task_tb">inout, ap_fixed&lt;28 10 AP_TRN AP_WRAP 0&gt;*</column>
                    <column name="graph_pred_linear_weight_fixed">inout, ap_fixed&lt;28 10 AP_TRN AP_WRAP 0&gt;*</column>
                    <column name="graph_pred_linear_bias_fixed">inout, ap_fixed&lt;28 10 AP_TRN AP_WRAP 0&gt;*</column>
                    <column name="gat_net_scoring_fn_target_fixed">inout, ap_fixed&lt;28 10 AP_TRN AP_WRAP 0&gt;*</column>
                    <column name="gat_net_scoring_fn_source_fixed">inout, ap_fixed&lt;28 10 AP_TRN AP_WRAP 0&gt;*</column>
                    <column name="gat_net_linear_proj_weight_fixed">inout, ap_fixed&lt;28 10 AP_TRN AP_WRAP 0&gt;*</column>
                    <column name="gat_net_skip_proj_weight_fixed">inout, ap_fixed&lt;28 10 AP_TRN AP_WRAP 0&gt;*</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table isCollapsed="1">
                    <keys size="5">Argument, HW Name, HW Type, HW Usage, HW Info</keys>
                    <column name="node_feature_in">m_axi_mem, interface, , </column>
                    <column name="node_feature_in">s_axi_control node_feature_in_1, register, offset, offset=0x10 range=32</column>
                    <column name="node_feature_in">s_axi_control node_feature_in_2, register, offset, offset=0x14 range=32</column>
                    <column name="edge_list_in">m_axi_mem, interface, , </column>
                    <column name="edge_list_in">s_axi_control edge_list_in_1, register, offset, offset=0x1c range=32</column>
                    <column name="edge_list_in">s_axi_control edge_list_in_2, register, offset, offset=0x20 range=32</column>
                    <column name="graph_attr">m_axi_mem, interface, , </column>
                    <column name="graph_attr">s_axi_control graph_attr_1, register, offset, offset=0x28 range=32</column>
                    <column name="graph_attr">s_axi_control graph_attr_2, register, offset, offset=0x2c range=32</column>
                    <column name="task_tb">m_axi_mem, interface, , </column>
                    <column name="task_tb">s_axi_control task_tb_1, register, offset, offset=0x34 range=32</column>
                    <column name="task_tb">s_axi_control task_tb_2, register, offset, offset=0x38 range=32</column>
                    <column name="graph_pred_linear_weight_fixed">m_axi_mem, interface, , </column>
                    <column name="graph_pred_linear_weight_fixed">s_axi_control graph_pred_linear_weight_fixed_1, register, offset, offset=0x40 range=32</column>
                    <column name="graph_pred_linear_weight_fixed">s_axi_control graph_pred_linear_weight_fixed_2, register, offset, offset=0x44 range=32</column>
                    <column name="graph_pred_linear_bias_fixed">m_axi_mem, interface, , </column>
                    <column name="graph_pred_linear_bias_fixed">s_axi_control graph_pred_linear_bias_fixed_1, register, offset, offset=0x4c range=32</column>
                    <column name="graph_pred_linear_bias_fixed">s_axi_control graph_pred_linear_bias_fixed_2, register, offset, offset=0x50 range=32</column>
                    <column name="gat_net_scoring_fn_target_fixed">m_axi_mem, interface, , </column>
                    <column name="gat_net_scoring_fn_target_fixed">s_axi_control gat_net_scoring_fn_target_fixed_1, register, offset, offset=0x58 range=32</column>
                    <column name="gat_net_scoring_fn_target_fixed">s_axi_control gat_net_scoring_fn_target_fixed_2, register, offset, offset=0x5c range=32</column>
                    <column name="gat_net_scoring_fn_source_fixed">m_axi_mem, interface, , </column>
                    <column name="gat_net_scoring_fn_source_fixed">s_axi_control gat_net_scoring_fn_source_fixed_1, register, offset, offset=0x64 range=32</column>
                    <column name="gat_net_scoring_fn_source_fixed">s_axi_control gat_net_scoring_fn_source_fixed_2, register, offset, offset=0x68 range=32</column>
                    <column name="gat_net_linear_proj_weight_fixed">m_axi_mem, interface, , </column>
                    <column name="gat_net_linear_proj_weight_fixed">s_axi_control gat_net_linear_proj_weight_fixed_1, register, offset, offset=0x70 range=32</column>
                    <column name="gat_net_linear_proj_weight_fixed">s_axi_control gat_net_linear_proj_weight_fixed_2, register, offset, offset=0x74 range=32</column>
                    <column name="gat_net_skip_proj_weight_fixed">m_axi_mem, interface, , </column>
                    <column name="gat_net_skip_proj_weight_fixed">s_axi_control gat_net_skip_proj_weight_fixed_1, register, offset, offset=0x7c range=32</column>
                    <column name="gat_net_skip_proj_weight_fixed">s_axi_control gat_net_skip_proj_weight_fixed_2, register, offset, offset=0x80 range=32</column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ReportBurst>
        <section name="M_AXI Burst Information" level="0">
            <item name="Burst Summary">
                <table>
                    <keys size="4">HW Interface, Loop, Message, Location</keys>
                    <column name="m_axi_mem">VITIS_LOOP_315_1, Multiple burst reads of length 64 and bit width 32. These bursts requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings., GAT_compute.cpp:315:20</column>
                    <column name="m_axi_mem">VITIS_LOOP_321_3, Multiple burst reads of length 64 and bit width 32. These bursts requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings., GAT_compute.cpp:321:23</column>
                    <column name="m_axi_mem">VITIS_LOOP_353_1, Multiple burst reads of length 64 and bit width 32. These bursts requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings., GAT_compute.cpp:353:20</column>
                    <column name="m_axi_mem">VITIS_LOOP_359_3, Multiple burst reads of length 64 and bit width 32. These bursts requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings., GAT_compute.cpp:359:23</column>
                    <column name="m_axi_mem">VITIS_LOOP_365_5, Multiple burst reads of length 4096 and bit width 32. These bursts requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings., GAT_compute.cpp:365:23</column>
                    <column name="m_axi_mem">VITIS_LOOP_371_7, Multiple burst reads of length 4096 and bit width 32. These bursts requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings., GAT_compute.cpp:371:23</column>
                    <column name="m_axi_mem">VITIS_LOOP_387_2, Multiple burst reads of length 16 and bit width 32. These bursts requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings., GAT_compute.cpp:387:21</column>
                    <column name="m_axi_mem">VITIS_LOOP_397_1, Multiple burst reads of length 171 and bit width 32. These bursts requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings., GAT_compute.cpp:397:20</column>
                    <column name="m_axi_mem">VITIS_LOOP_403_3, Multiple burst reads of length 80 and bit width 32. These bursts requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings., GAT_compute.cpp:403:23</column>
                </table>
            </item>
        </section>
    </ReportBurst>
</profile>

