35
1|Proceedings of the Ninth International Symposium on High-Performance Computer Architecture (HPCA'03), Anaheim, California, USA, February 8-12, 2003.|n/a
2|Billion Transistor Chips in Mainstream Enterprise Platforms of the Future.|Dileep Bhandarkar|2|0|0|0
3|Variability in Architectural Simulations of Multi-Threaded Workloads.|Alaa R. Alameldeen,David A. Wood|249|136|1|18
4|Mini-Threads: Increasing TLP on Small-Scale SMT Processors.|Joshua Redstone,Susan J. Eggers,Henry M. Levy|39|9|6|0
5|Front-End Policies for Improved Issue Efficiency in SMT Processors.|Ali El-Moursy,David H. Albonesi|134|34|5|6
6|Reconsidering Complex Branch Predictors.|Daniel A. Jiménez|66|20|2|0
7|Incorporating Predicate Information into Branch Predictors.|Beth Simon,Brad Calder,Jeanne Ferrante|21|9|2|1
8|Dynamic Data Dependence Tracking and its Application to Branch Prediction.|Lei Chen,Steve Dropsho,David H. Albonesi|32|16|3|2
9|Control Techniques to Eliminate Voltage Emergencies in High Performance Processors.|Russ Joseph,David M. Brooks,Margaret Martonosi|126|70|2|15
10|Dynamic Voltage Scaling with Links for Power Optimization of Interconnection Networks.|Li Shang,Li-Shiuan Peh,Niraj K. Jha|428|260|3|16
11|Power-Aware Control Speculation through Selective Throttling.|Juan L. Aragón,José González,Antonio González|64|19|8|0
12|Deterministic Clock Gating for Microprocessor Power Reduction.|Hai Li,Swarup Bhunia,Yiran Chen,T. N. Vijaykumar,Kaushik Roy|91|37|2|5
13|Beyond Performance: Some (Other) Challenges for Systems Design.|Eric Kronstadt|0|0|0|0
14|Runahead Execution: An Alternative to Very Large Instruction Windows for Out-of-Order Processors.|Onur Mutlu,Jared Stark,Chris Wilkerson,Yale N. Patt|330|135|11|33
15|Microarchitecture and Performance Analysis of a SPARC-V9 Microprocessor for Enterprise Server Systems.|Mariko Sakamoto,Akira Katsuno,Aiichiro Inoue,Takeo Asakawa,Haruhiko Ueno,Kuniki Morita,Yasunori Kimura|18|2|0|1
16|Exploring the VLSI Scalability of Stream Processors.|Brucek Khailany,William J. Dally,Scott Rixner,Ujval J. Kapasi,John D. Owens,Brian Towles|66|16|0|13
17|Dynamic Optimization of Micro-Operations.|Brian Slechta,David Crowe,Brian Fahs,Michael Fertig,Gregory A. Muthler,Justin Quek,Francesco Spadini,Sanjay J. Patel,Steven Lumetta|66|38|35|2
18|Slipstream Execution Mode for CMP-Based Multiprocessors.|Khaled Z. Ibrahim,Gregory T. Byrd,Eric Rotenberg|37|12|0|2
19|Tradeoffs in Buffering Memory State for Thread-Level Speculation in Multiprocessors.|María Jesús Garzarán,Milos Prvulovic,José María Llabería,Víctor Viñals,Lawrence Rauchwerger,Josep Torrellas|43|9|0|2
20|Dynamic Data Replication: An Approach to Providing Fault-Tolerant Shared Memory Clusters.|Rosalia Christodoulopoulou,Reza Azimi,Angelos Bilas|15|2|2|1
21|Memory System Behavior of Java-Based Middleware.|Martin Karlsson,Kevin E. Moore,Erik Hagersten,David A. Wood|63|10|1|5
22|Evaluating the Impact of Communication Architecture on the Performability of Cluster-Based Services.|Kiran Nagaraja,Neeraj Krishnan,Ricardo Bianchini,Richard P. Martin,Thu D. Nguyen|13|0|0|4
23|Hierarchical Backoff Locks for Nonuniform Communication Architectures.|Zoran Radovic,Erik Hagersten|39|26|8|0
24|Performance Enhancement Techniques for InfiniBand? Architecture.|Eun Jung Kim,Ki Hwan Yum,Chita R. Das,Mazin S. Yousif,José Duato|n/a
25|The State of State.|Peter M. Kogge|n/a
26|Catching Accurate Profiles in Hardwar.|Satish Narayanasamy,Timothy Sherwood,Suleyman Sair,Brad Calder,George Varghese|n/a
27|A Statistically Rigorous Approach for Improving Simulation Methodology.|Joshua J. Yi,David J. Lilja,Douglas M. Hawkins|139|51|0|15
28|Caches and Hash Trees for Efficient Memory Integrity Verification.|Blaise Gassend,G. Edward Suh,Dwaine E. Clarke,Marten van Dijk,Srinivas Devadas|246|93|4|20
29|Just Say No: Benefits of Early Cache Miss Determinatio.|Gokhan Memik,Glenn Reinman,William H. Mangione-Smith|61|25|11|12
30|TCP: Tag Correlating Prefetchers.|Zhigang Hu,Margaret Martonosi,Stefanos Kaxiras|70|23|2|0
31|Cost-Sensitive Cache Replacement Algorithms.|Jaeheon Jeong,Michel Dubois|62|32|1|2
32|Scalar Operand Networks: On-Chip Interconnect for ILP in Partitioned Architecture.|Michael Bedford Taylor,Walter Lee,Saman P. Amarasinghe,Anant Agarwal|212|97|47|12
33|Inter-Cluster Communication Models for Clustered VLIW Processors.|Andrei Terechko,Erwan Le Thenaff,Manish Garg,Jos T. J. van Eijndhoven,Henk Corporaal|51|17|2|3
34|Active I/O Switches in System Area Networks.|Ming Hao,Mark Heinrich|4|2|0|1
35|A Methodology for Designing Efficient On-Chip Interconnects on Well-Behaved Communication Patterns.|Wai Hong Ho,Timothy Mark Pinkston|115|38|0|4
