# arkhe-axos-instaweb/fpga/kria/instaweb_phy.xdc
set_property PACKAGE_PIN H12 [get_ports clk]
set_property IOSTANDARD LVCMOS33 [get_ports clk]
