set MSIP_PROJ_ROOT $env(MSIP_PROJ_ROOT)
set PROJ_HOME $MSIP_PROJ_ROOT/$projectType/$projectName/$releaseName
set extractNetlistDir $PROJ_HOME/design/$metalStack/netlist/extract/$cellName/rcxt
set defaultP4Dir "$MSIP_PROJ_ROOT/$projectType/$projectName/$releaseName/design/$metalStack"
set tech tsmc5ffp12
## PVT information for technology tsmc5ffp12 and project d820-ddr54-tsmc5ffp12 rel v1.00a_pre2

set cornerData(ffg0p85v105c) {VDD 0.85,TEMP 105,VDDQ 1.32,VAA 1.32,mos mos_ff,mos_lvt moslvt_ff,mos_elvt moselvt_ff,mos_ulvt mosulvt_ff,bjt bip_f,cap cap_f,diode dio_f,moscap_hv nmoscaphv_f,moscap nmoscap_f,mos_hv moshv_ff,res res_f,xType rcc,beol typical,scPvt ffg0p85v105c}
set cornerData(ffgnp0p825vn40c) {VDD 0.825,TEMP -40,VDDQ 1.32,VAA 1.32,mos mos_ffgnp,mos_lvt moslvt_ffgnp,mos_elvt moselvt_ffgnp,mos_ulvt mosulvt_ffgnp,bjt bip_f,cap cap_f,diode dio_f,moscap_hv nmoscaphv_f,moscap nmoscap_f,mos_hv moshv_ff,res res_f,xType rcc,beol typical,scPvt ffgnp0p825vn40c}
set cornerData(ssgnp0p675vn40c) {VDD 0.675,TEMP -40,VDDQ 1.08,VAA 1.08,mos mos_ssgnp,mos_lvt moslvt_ssgnp,mos_elvt moselvt_ssgnp,mos_ulvt mosulvt_ssgnp,bjt bip_s,cap cap_s,diode dio_s,moscap_hv nmoscaphv_s,moscap nmoscap_s,mos_hv moshv_ss,res res_s,xType rcc,beol typical,scPvt ssgnp0p675vn40c}

set cornerData(tt0p85v85c) {VDD 0.85,TEMP 85,VDDQ 1.1,VAA 1.1,mos mos_tt,mos_lvt moslvt_tt,mos_elvt moselvt_tt,mos_ulvt mosulvt_tt,bjt bip_t,cap cap_t,diode dio_t,moscap_hv nmoscaphv_t,moscap nmoscap_t,mos_hv moshv_tt,res res_t,xType rcc,beol typical,scPvt tt0p85v85c}

set cornerData(ffgnp0p825v0c) {VDD 0.825,TEMP 0,VDDQ 1.32,VAA 1.32,mos mos_ffgnp,mos_lvt moslvt_ffgnp,mos_elvt moselvt_ffgnp,mos_ulvt mosulvt_ffgnp,bjt bip_f,cap cap_f,diode dio_f,moscap_hv nmoscaphv_f,moscap nmoscap_f,mos_hv moshv_ff,res res_f,xType rcc,beol typical,scPvt ffgnp0p825v0c}
set cornerData(ffgnp0p825v125c) {VDD 0.825,TEMP 125,VDDQ 1.32,VAA 1.32,mos mos_ffgnp,mos_lvt moslvt_ffgnp,mos_elvt moselvt_ffgnp,mos_ulvt mosulvt_ffgnp,bjt bip_f,cap cap_f,diode dio_f,moscap_hv nmoscaphv_f,moscap nmoscap_f,mos_hv moshv_ff,res res_f,xType rcc,beol typical,scPvt ffgnp0p825v125c}
set cornerData(ffgnp0p935v0c) {VDD 0.935,TEMP 0,VDDQ 1.21,VAA 1.21,mos mos_ffgnp,mos_lvt moslvt_ffgnp,mos_elvt moselvt_ffgnp,mos_ulvt mosulvt_ffgnp,bjt bip_f,cap cap_f,diode dio_f,moscap_hv nmoscaphv_f,moscap nmoscap_f,mos_hv moshv_ff,res res_f,xType rcc,beol typical,scPvt ffgnp0p935v0c}
set cornerData(ffgnp0p935v125c) {VDD 0.935,TEMP 125,VDDQ 1.21,VAA 1.21,mos mos_ffgnp,mos_lvt moslvt_ffgnp,mos_elvt moselvt_ffgnp,mos_ulvt mosulvt_ffgnp,bjt bip_f,cap cap_f,diode dio_f,moscap_hv nmoscaphv_f,moscap nmoscap_f,mos_hv moshv_ff,res res_f,xType rcc,beol typical,scPvt ffgnp0p935v125c}
set cornerData(ffgnp0p935vn40c) {VDD 0.935,TEMP -40,VDDQ 1.21,VAA 1.21,mos mos_ffgnp,mos_lvt moslvt_ffgnp,mos_elvt moselvt_ffgnp,mos_ulvt mosulvt_ffgnp,bjt bip_f,cap cap_f,diode dio_f,moscap_hv nmoscaphv_f,moscap nmoscap_f,mos_hv moshv_ff,res res_f,xType rcc,beol typical,scPvt ffgnp0p935vn40c}

set cornerData(ssgnp0p675v0c) {VDD 0.675,TEMP 0,VDDQ 1.08,VAA 1.08,mos mos_ssgnp,mos_lvt moslvt_ssgnp,mos_elvt moselvt_ssgnp,mos_ulvt mosulvt_ssgnp,bjt bip_s,cap cap_s,diode dio_s,moscap_hv nmoscaphv_s,moscap nmoscap_s,mos_hv moshv_ss,res res_s,xType rcc,beol typical,scPvt ssgnp0p675v0c}
set cornerData(ssgnp0p675v125c) {VDD 0.675,TEMP 125,VDDQ 1.08,VAA 1.08,mos mos_ssgnp,mos_lvt moslvt_ssgnp,mos_elvt moselvt_ssgnp,mos_ulvt mosulvt_ssgnp,bjt bip_s,cap cap_s,diode dio_s,moscap_hv nmoscaphv_s,moscap nmoscap_s,mos_hv moshv_ss,res res_s,xType rcc,beol typical,scPvt ssgnp0p675v125c}
set cornerData(ssgnp0p765v0c) {VDD 0.765,TEMP 0,VDDQ 0.99,VAA 0.99,mos mos_ssgnp,mos_lvt moslvt_ssgnp,mos_elvt moselvt_ssgnp,mos_ulvt mosulvt_ssgnp,bjt bip_s,cap cap_s,diode dio_s,moscap_hv nmoscaphv_s,moscap nmoscap_s,mos_hv moshv_ss,res res_s,xType rcc,beol typical,scPvt ssgnp0p765v0c}
set cornerData(ssgnp0p765v125c) {VDD 0.765,TEMP 125,VDDQ 0.99,VAA 0.99,mos mos_ssgnp,mos_lvt moslvt_ssgnp,mos_elvt moselvt_ssgnp,mos_ulvt mosulvt_ssgnp,bjt bip_s,cap cap_s,diode dio_s,moscap_hv nmoscaphv_s,moscap nmoscap_s,mos_hv moshv_ss,res res_s,xType rcc,beol typical,scPvt ssgnp0p765v125c}
set cornerData(ssgnp0p765vn40c) {VDD 0.765,TEMP -40,VDDQ 0.99,VAA 0.99,mos mos_ssgnp,mos_lvt moslvt_ssgnp,mos_elvt moselvt_ssgnp,mos_ulvt mosulvt_ssgnp,bjt bip_s,cap cap_s,diode dio_s,moscap_hv nmoscaphv_s,moscap nmoscap_s,mos_hv moshv_ss,res res_s,xType rcc,beol typical,scPvt ssgnp0p765vn40c}
set cornerData(tt0p75v25c) {VDD 0.75,TEMP 25,VDDQ 1.2,VAA 1.2,mos mos_tt,mos_lvt moslvt_tt,mos_elvt moselvt_tt,mos_ulvt mosulvt_tt,bjt bip_t,cap cap_t,diode dio_t,moscap_hv nmoscaphv_t,moscap nmoscap_t,mos_hv moshv_tt,res res_t,xType rcc,beol typical,scPvt tt0p75v25c}
set cornerData(tt0p85v25c) {VDD 0.85,TEMP 25,VDDQ 1.1,VAA 1.1,mos mos_tt,mos_lvt moslvt_tt,mos_elvt moselvt_tt,mos_ulvt mosulvt_tt,bjt bip_t,cap cap_t,diode dio_t,moscap_hv nmoscaphv_t,moscap nmoscap_t,mos_hv moshv_tt,res res_t,xType rcc,beol typical,scPvt tt0p85v25c}
#set pvtCorners {ffgnp0p85v105c tt0p85v85c}
set pvtCorners {ffg0p85v105c tt0p85v85c ffgnp0p825v0c ffgnp0p825v125c ffgnp0p825vn40c ffgnp0p935v0c ffgnp0p935v125c ffgnp0p935vn40c ssgnp0p675v0c ssgnp0p675v125c ssgnp0p675vn40c ssgnp0p765v0c ssgnp0p765v125c ssgnp0p765vn40c tt0p75v25c tt0p85v25c}

#set pvtCorners {ffg0p85v105c ffgnp0p825vn40c ssgnp0p675vn40c ffgnp0p935vn40c}


set modelLibs {mos mos_lvt mos_elvt mos_ulvt bjt cap diode moscap_hv moscap mos_hv res}
##############################################
set supplyPins {VDD VDDQ VAA}
set groundPins {VSS}
set pininfoRelatedPowerAuto {^VIO_ VDDQ}
set pininfoRelatedPowerAuto {^VAA_ VAA}
set defaultRelatedPower VDD
set defaultRelatedGround VSS
##  Common nt source files. Probably under p4 control
set ntSourceDir $PROJ_HOME/design/macro/$cellName/nt
set ntConstraintsFile $ntSourceDir/constraints.tcl
set ntExceptionsFile $ntSourceDir/exceptions.tcl
set ntPrecheckFile $ntSourceDir/precheck.tcl
set ntPrecheckTopoFile $ntSourceDir/prechecktopo.tcl
set ntPrematchTopoFile $ntSourceDir/prematchtopo.tcl
set ntUserSettingFile $ntSourceDir/user_setting.tcl
set equivFile $ntSourceDir/$cellName.equiv
set pininfoFile $ntSourceDir/$cellName.pininfoNT
##  Munge config for fixing up non-pg lib.
##  These will default if not provided.
#set ntMungeConfig $ntSourceDir/$cellName.mungeCfg
#set ntMungeConfigPG $ntSourceDir/$cellName.pg.mungeCfg

#NLDM sceipt dir
#set scriptDir $PROJ_HOME/design/timing/nt/ntFiles

#LVF script dir
set scriptDir /remote/proj/alpha/alpha_common/flows/NanoTime/lvf/ntFiles_lvf 

set modelDir  $PROJ_HOME/cad/models/hspice_mc

##  Assumed that for each of these, there will be a PVT.db
## Updated 7/5/2016, jdc
## temporary update until AM04->US01 sync completes--jsf
# Pointing to right location

#NLDM STD CELL PATH
#lappend stdCellLibList /remote/proj/ddr54/d810-ddr54-tsmc5ffp12/stdcell/IRL93793_TSMC05FF_DDR_PHY_Libraries_Release_CQv9p0_Phase3/ts05ncpllogl06hdl051f/liberty/logic_synth_nt/ts05ncpllogl06hdl051f
#lappend stdCellLibList /remote/proj/ddr54/d810-ddr54-tsmc5ffp12/stdcell/IRL93793_TSMC05FF_DDR_PHY_Libraries_Release_CQv9p0_Phase3/ts05ncpslogl06hdl051f/liberty/logic_synth_nt/ts05ncpslogl06hdl051f
#lappend stdCellLibList /remote/proj/ddr54/d810-ddr54-tsmc5ffp12/stdcell/IRL93793_TSMC05FF_DDR_PHY_Libraries_Release_CQv9p0_Phase3/ts05ncpvlogl06hdl051f/liberty/logic_synth_nt/ts05ncpvlogl06hdl051f

#LVF STD CELL PATH
#lappend stdCellLibList /remote/proj/ddr54/d810-ddr54-tsmc5ffp12/stdcell/IRL93793_TSMC05FF_DDR_PHY_Libraries_Release_CQv9p0_Phase3/ts05ncpelogl06hdl051f/liberty/logic_synth_lvf_nt/ts05ncpelogl06hdl051f
#lappend stdCellLibList /remote/proj/ddr54/d810-ddr54-tsmc5ffp12/stdcell/IRL93793_TSMC05FF_DDR_PHY_Libraries_Release_CQv9p0_Phase3/ts05ncpllogl06hdl051f/liberty/logic_synth_lvf_nt/ts05ncpllogl06hdl051f
#lappend stdCellLibList /remote/proj/ddr54/d810-ddr54-tsmc5ffp12/stdcell/IRL93793_TSMC05FF_DDR_PHY_Libraries_Release_CQv9p0_Phase3/ts05ncpslogl06hdl051f/liberty/logic_synth_lvf_nt/ts05ncpslogl06hdl051f
#lappend stdCellLibList /remote/proj/ddr54/d810-ddr54-tsmc5ffp12/stdcell/IRL93793_TSMC05FF_DDR_PHY_Libraries_Release_CQv9p0_Phase3/ts05ncpvlogl06hdl051f/liberty/logic_synth_lvf_nt/ts05ncpvlogl06hdl051f
#lappend stdCellLibList /remote/proj/ddr54/d810-ddr54-tsmc5ffp12/stdcell/IRL93793_TSMC05FF_DDR_PHY_Libraries_Release_CQv9p0_Phase3/ts05ncpwlogl06hdl051f/liberty/logic_synth_lvf_nt/ts05ncpwlogl06hdl051f

#lappend stdCellLibList /remote/proj/ddr54/d820-ddr54v2-tsmc5ffp12/stdcell/IRL97906_TSMC5FF_6T_DDR_PHY_LVT_Base_Library_Release_CQv10p0/ts05ncpllogl06hdl051f/liberty/logic_synth_lvf_nt/ts05ncpllogl06hdl051f
#lappend stdCellLibList /remote/proj/ddr54/d820-ddr54v2-tsmc5ffp12/stdcell/IRL97907_TSMC5FF_6T_DDR_PHY_SVT_Base_Library_Release_CQv10p0/ts05ncpslogl06hdl051f/liberty/logic_synth_lvf_nt/ts05ncpslogl06hdl051f
#lappend stdCellLibList /remote/proj/ddr54/d820-ddr54v2-tsmc5ffp12/stdcell/IRL97908_TSMC5FF_6T_DDR_PHY_ULVT_Base_Library_Release_CQv10p0/ts05ncpvlogl06hdl051f/liberty/logic_synth_lvf_nt/ts05ncpvlogl06hdl051f
#lappend stdCellLibList /remote/proj/ddr54/d820-ddr54v2-tsmc5ffp12/stdcell/IRL97909_TSMC5FF_6T_DDR_PHY_ULTLL_Base_Library_Release_CQv10p0/ts05ncpwlogl06hdl051f/liberty/logic_synth_lvf_nt/ts05ncpwlogl06hdl051f



#lappend stdCellLibList /remote/proj/ddr54/d820-ddr54v2-tsmc5ffp12/stdcell/IRL100636_TSMC5FF_6T_DDR_PHY_SVT_ULVT_ULVT_LL_Phase2_Libraries_Release_CQv11p0/ts05ncpslogl06hdl051f/liberty/ccs_lvf_nt/ts05ncpslogl06hdl051f
#lappend stdCellLibList /remote/proj/ddr54/d820-ddr54v2-tsmc5ffp12/stdcell/IRL100636_TSMC5FF_6T_DDR_PHY_SVT_ULVT_ULVT_LL_Phase2_Libraries_Release_CQv11p0/ts05ncpvlogl06hdl051f/liberty/ccs_lvf_nt/ts05ncpvlogl06hdl051f
#lappend stdCellLibList /remote/proj/ddr54/d820-ddr54v2-tsmc5ffp12/stdcell/IRL100636_TSMC5FF_6T_DDR_PHY_SVT_ULVT_ULVT_LL_Phase2_Libraries_Release_CQv11p0/ts05ncpwlogl06hdl051f/liberty/ccs_lvf_nt/ts05ncpwlogl06hdl051f
#lappend stdCellLibList /remote/proj/ddr54/d820-ddr54v2-tsmc5ffp12/stdcell/IRL100604_TSMC5FF_6T_DDR_PHY_ELVT_LVT_LVT_LL_Phase2_Libraries_Release_CQv11p0/ts05ncpllogl06hdl051f/liberty/ccs_lvf_nt/ts05ncpllogl06hdl051f
#lappend stdCellLibList /remote/proj/ddr54/d820-ddr54v2-tsmc5ffp12/stdcell/IRL100604_TSMC5FF_6T_DDR_PHY_ELVT_LVT_LVT_LL_Phase2_Libraries_Release_CQv11p0/ts05ncpmlogl06hdl051f/liberty/ccs_lvf_nt/ts05ncpmlogl06hdl051f

lappend stdCellLibList /remote/proj/ddr54/d820-ddr54v2-tsmc5ffp12/stdcell/IRL4185334_TSMC5FF_6T_DDR_PHY_Merged_Phase3_LVT_Library_Release_CQv11p0/ts05ncpllogl06hdl051f/liberty/logic_synth_lvf_nt/ts05ncpllogl06hdl051f
lappend stdCellLibList /remote/proj/ddr54/d820-ddr54v2-tsmc5ffp12/stdcell/IRL4185336_TSMC5FF_6T_DDR_PHY_Merged_Phase3_SVT_Library_Release_CQv11p0/ts05ncpslogl06hdl051f/liberty/logic_synth_lvf_nt/ts05ncpslogl06hdl051f
lappend stdCellLibList /remote/proj/ddr54/d820-ddr54v2-tsmc5ffp12/stdcell/IRL4185338_TSMC5FF_6T_DDR_PHY_Merged_Phase3_ULVT_Library_Release_CQv11p0/ts05ncpvlogl06hdl051f/liberty/logic_synth_lvf_nt/ts05ncpvlogl06hdl051f
lappend stdCellLibList /remote/proj/ddr54/d820-ddr54v2-tsmc5ffp12/stdcell/IRL4185344_TSMC5FF_6T_DDR_PHY_Merged_Phase3_ULVTLL_Library_Release_CQv11p0/ts05ncpwlogl06hdl051f/liberty/logic_synth_lvf_nt/ts05ncpwlogl06hdl051f

set mungeScript $MSIP_PROJ_ROOT/alpha/alpha_common/bin/Munge_nanotime.pl
set ntMungeConfigHdr $PROJ_HOME/design/timing/nt/ntFiles/ntMungeConfigHdr.txt
set extraDeviceModels $PROJ_HOME/design/timing/nt/ntFiles/extraDeviceModels.sp
set spiceNetlist $PROJ_HOME/design/$metalStack/netlist/$libName/$cellName/sim/${cellName}_$tech.sp
##  By default, pbsa is on for internal timing, off for etm

set ntEnablePbsa_internal false
set ntEnablePOCV_internal true
set ntEnablePOCV_etm true
set ntEnablePbsa_etm false


##  Used to fix value for oc_global_voltage in NT.  Typically VDD, unless there is no VDD.
set oc_global_supply VDD
## NT version (Updated to NT 2016.12-SP2-1 release onwards to support CERBERUS environment)
set ntVersion nt/2019.03-SP5
set sisVersion siliconsmart/2019.06-3
