Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Wed Jan 24 17:26:02 2024
| Host         : XPS-Tommy running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     331         
DPIR-1     Warning           Asynchronous driver check       32          
LUTAR-1    Warning           LUT drives async reset alert    3           
TIMING-20  Warning           Non-clocked latch               28          
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (396)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (577)
5. checking no_input_delay (12)
6. checking no_output_delay (6)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (396)
--------------------------
 There are 9 register/latch pins with no clock driven by root clock pin: controllers_choice_1[0] (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: controllers_choice_1[1] (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: controllers_choice_2[0] (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: controllers_choice_2[1] (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: enable (HIGH)

 There are 273 register/latch pins with no clock driven by root clock pin: design_1_i/beeld_generator_0/U0/clk25_reg/Q (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: design_1_i/clk_divider_0/U0/clk_out_reg/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: design_1_i/ontvangen_controllers/clk_divider_0/U0/clk_out_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[0]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[1]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (577)
--------------------------------------------------
 There are 577 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (12)
-------------------------------
 There are 12 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (6)
-------------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.176        0.000                      0                  335        0.133        0.000                      0                  335        2.000        0.000                       0                   188  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                              Waveform(ns)         Period(ns)      Frequency(MHz)
-----                              ------------         ----------      --------------
sys_clock                          {0.000 4.000}        8.000           125.000         
  clk_VGA_design_1_clk_wiz_0_0     {0.000 10.000}       20.000          50.000          
  clk_system_design_1_clk_wiz_0_0  {0.000 5.000}        10.000          100.000         
  clkfbout_design_1_clk_wiz_0_0    {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clock                                                                                                                                                                            2.000        0.000                       0                     1  
  clk_VGA_design_1_clk_wiz_0_0          18.822        0.000                      0                    1        0.264        0.000                      0                    1        9.500        0.000                       0                     3  
  clk_system_design_1_clk_wiz_0_0        5.176        0.000                      0                  334        0.133        0.000                      0                  334        4.500        0.000                       0                   181  
  clkfbout_design_1_clk_wiz_0_0                                                                                                                                                      5.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                       From Clock                       To Clock                       
----------                       ----------                       --------                       
(none)                                                                                             
(none)                           clk_system_design_1_clk_wiz_0_0                                   
(none)                           clkfbout_design_1_clk_wiz_0_0                                     
(none)                                                            clk_system_design_1_clk_wiz_0_0  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clock
  To Clock:  sys_clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clock
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { sys_clock }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_VGA_design_1_clk_wiz_0_0
  To Clock:  clk_VGA_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       18.822ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             18.822ns  (required time - arrival time)
  Source:                 design_1_i/beeld_generator_0/U0/clk25_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_VGA_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/beeld_generator_0/U0/clk25_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_VGA_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_VGA_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_VGA_design_1_clk_wiz_0_0 rise@20.000ns - clk_VGA_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.175ns  (logic 0.642ns (54.624%)  route 0.533ns (45.376%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.686ns = ( 18.314 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.060ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_VGA_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_VGA_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.656    -1.060    design_1_i/beeld_generator_0/U0/CLK
    SLICE_X50Y46         FDRE                                         r  design_1_i/beeld_generator_0/U0/clk25_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y46         FDRE (Prop_fdre_C_Q)         0.518    -0.542 f  design_1_i/beeld_generator_0/U0/clk25_reg/Q
                         net (fo=2, routed)           0.533    -0.009    design_1_i/beeld_generator_0/U0/pxlCLK
    SLICE_X50Y46         LUT1 (Prop_lut1_I0_O)        0.124     0.115 r  design_1_i/beeld_generator_0/U0/clk25_i_1/O
                         net (fo=1, routed)           0.000     0.115    design_1_i/beeld_generator_0/U0/p_0_in
    SLICE_X50Y46         FDRE                                         r  design_1_i/beeld_generator_0/U0/clk25_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_VGA_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    14.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    16.740    design_1_i/clk_wiz_0/inst/clk_VGA_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    16.831 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.482    18.314    design_1_i/beeld_generator_0/U0/CLK
    SLICE_X50Y46         FDRE                                         r  design_1_i/beeld_generator_0/U0/clk25_reg/C
                         clock pessimism              0.626    18.940    
                         clock uncertainty           -0.080    18.860    
    SLICE_X50Y46         FDRE (Setup_fdre_C_D)        0.077    18.937    design_1_i/beeld_generator_0/U0/clk25_reg
  -------------------------------------------------------------------
                         required time                         18.937    
                         arrival time                          -0.115    
  -------------------------------------------------------------------
                         slack                                 18.822    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 design_1_i/beeld_generator_0/U0/clk25_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_VGA_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/beeld_generator_0/U0/clk25_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_VGA_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_VGA_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_VGA_design_1_clk_wiz_0_0 rise@0.000ns - clk_VGA_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.384%)  route 0.175ns (45.616%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.915ns
    Source Clock Delay      (SCD):    -0.674ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_VGA_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_VGA_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.558    -0.674    design_1_i/beeld_generator_0/U0/CLK
    SLICE_X50Y46         FDRE                                         r  design_1_i/beeld_generator_0/U0/clk25_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y46         FDRE (Prop_fdre_C_Q)         0.164    -0.510 f  design_1_i/beeld_generator_0/U0/clk25_reg/Q
                         net (fo=2, routed)           0.175    -0.334    design_1_i/beeld_generator_0/U0/pxlCLK
    SLICE_X50Y46         LUT1 (Prop_lut1_I0_O)        0.045    -0.289 r  design_1_i/beeld_generator_0/U0/clk25_i_1/O
                         net (fo=1, routed)           0.000    -0.289    design_1_i/beeld_generator_0/U0/p_0_in
    SLICE_X50Y46         FDRE                                         r  design_1_i/beeld_generator_0/U0/clk25_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_VGA_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_VGA_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.825    -0.915    design_1_i/beeld_generator_0/U0/CLK
    SLICE_X50Y46         FDRE                                         r  design_1_i/beeld_generator_0/U0/clk25_reg/C
                         clock pessimism              0.241    -0.674    
    SLICE_X50Y46         FDRE (Hold_fdre_C_D)         0.120    -0.554    design_1_i/beeld_generator_0/U0/clk25_reg
  -------------------------------------------------------------------
                         required time                          0.554    
                         arrival time                          -0.289    
  -------------------------------------------------------------------
                         slack                                  0.264    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_VGA_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y18   design_1_i/clk_wiz_0/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X50Y46     design_1_i/beeld_generator_0/U0/clk25_reg/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X50Y46     design_1_i/beeld_generator_0/U0/clk25_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X50Y46     design_1_i/beeld_generator_0/U0/clk25_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X50Y46     design_1_i/beeld_generator_0/U0/clk25_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X50Y46     design_1_i/beeld_generator_0/U0/clk25_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_system_design_1_clk_wiz_0_0
  To Clock:  clk_system_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        5.176ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.133ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.176ns  (required time - arrival time)
  Source:                 design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_system_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_system_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_system_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_system_design_1_clk_wiz_0_0 rise@10.000ns - clk_system_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.024ns  (logic 1.047ns (26.018%)  route 2.977ns (73.982%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns = ( 8.518 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.850ns
    Clock Pessimism Removal (CPR):    0.632ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_system_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_system_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.866    -0.850    design_1_i/ontvangen_controllers/controller_inductief_0/U0/clk
    SLICE_X112Y50        FDRE                                         r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y50        FDRE (Prop_fdre_C_Q)         0.478    -0.372 f  design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count_reg[1]/Q
                         net (fo=7, routed)           0.888     0.516    design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count_reg[1]
    SLICE_X112Y51        LUT6 (Prop_lut6_I0_O)        0.295     0.811 f  design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_final[9]_i_3/O
                         net (fo=1, routed)           0.466     1.277    design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_final[9]_i_3_n_0
    SLICE_X112Y51        LUT5 (Prop_lut5_I4_O)        0.124     1.401 r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_final[9]_i_2/O
                         net (fo=3, routed)           0.748     2.149    design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_final[9]_i_2_n_0
    SLICE_X112Y54        LUT3 (Prop_lut3_I0_O)        0.150     2.299 r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count[9]_i_1/O
                         net (fo=10, routed)          0.875     3.174    design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count[9]_i_1_n_0
    SLICE_X112Y50        FDRE                                         r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_system_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    design_1_i/clk_wiz_0/inst/clk_system_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.687     8.518    design_1_i/ontvangen_controllers/controller_inductief_0/U0/clk
    SLICE_X112Y50        FDRE                                         r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count_reg[0]/C
                         clock pessimism              0.632     9.150    
                         clock uncertainty           -0.072     9.078    
    SLICE_X112Y50        FDRE (Setup_fdre_C_R)       -0.728     8.350    design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count_reg[0]
  -------------------------------------------------------------------
                         required time                          8.350    
                         arrival time                          -3.174    
  -------------------------------------------------------------------
                         slack                                  5.176    

Slack (MET) :             5.176ns  (required time - arrival time)
  Source:                 design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_system_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_system_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_system_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_system_design_1_clk_wiz_0_0 rise@10.000ns - clk_system_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.024ns  (logic 1.047ns (26.018%)  route 2.977ns (73.982%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns = ( 8.518 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.850ns
    Clock Pessimism Removal (CPR):    0.632ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_system_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_system_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.866    -0.850    design_1_i/ontvangen_controllers/controller_inductief_0/U0/clk
    SLICE_X112Y50        FDRE                                         r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y50        FDRE (Prop_fdre_C_Q)         0.478    -0.372 f  design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count_reg[1]/Q
                         net (fo=7, routed)           0.888     0.516    design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count_reg[1]
    SLICE_X112Y51        LUT6 (Prop_lut6_I0_O)        0.295     0.811 f  design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_final[9]_i_3/O
                         net (fo=1, routed)           0.466     1.277    design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_final[9]_i_3_n_0
    SLICE_X112Y51        LUT5 (Prop_lut5_I4_O)        0.124     1.401 r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_final[9]_i_2/O
                         net (fo=3, routed)           0.748     2.149    design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_final[9]_i_2_n_0
    SLICE_X112Y54        LUT3 (Prop_lut3_I0_O)        0.150     2.299 r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count[9]_i_1/O
                         net (fo=10, routed)          0.875     3.174    design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count[9]_i_1_n_0
    SLICE_X112Y50        FDRE                                         r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_system_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    design_1_i/clk_wiz_0/inst/clk_system_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.687     8.518    design_1_i/ontvangen_controllers/controller_inductief_0/U0/clk
    SLICE_X112Y50        FDRE                                         r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count_reg[1]/C
                         clock pessimism              0.632     9.150    
                         clock uncertainty           -0.072     9.078    
    SLICE_X112Y50        FDRE (Setup_fdre_C_R)       -0.728     8.350    design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count_reg[1]
  -------------------------------------------------------------------
                         required time                          8.350    
                         arrival time                          -3.174    
  -------------------------------------------------------------------
                         slack                                  5.176    

Slack (MET) :             5.176ns  (required time - arrival time)
  Source:                 design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_system_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_system_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_system_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_system_design_1_clk_wiz_0_0 rise@10.000ns - clk_system_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.024ns  (logic 1.047ns (26.018%)  route 2.977ns (73.982%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns = ( 8.518 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.850ns
    Clock Pessimism Removal (CPR):    0.632ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_system_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_system_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.866    -0.850    design_1_i/ontvangen_controllers/controller_inductief_0/U0/clk
    SLICE_X112Y50        FDRE                                         r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y50        FDRE (Prop_fdre_C_Q)         0.478    -0.372 f  design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count_reg[1]/Q
                         net (fo=7, routed)           0.888     0.516    design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count_reg[1]
    SLICE_X112Y51        LUT6 (Prop_lut6_I0_O)        0.295     0.811 f  design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_final[9]_i_3/O
                         net (fo=1, routed)           0.466     1.277    design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_final[9]_i_3_n_0
    SLICE_X112Y51        LUT5 (Prop_lut5_I4_O)        0.124     1.401 r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_final[9]_i_2/O
                         net (fo=3, routed)           0.748     2.149    design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_final[9]_i_2_n_0
    SLICE_X112Y54        LUT3 (Prop_lut3_I0_O)        0.150     2.299 r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count[9]_i_1/O
                         net (fo=10, routed)          0.875     3.174    design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count[9]_i_1_n_0
    SLICE_X112Y50        FDRE                                         r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_system_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    design_1_i/clk_wiz_0/inst/clk_system_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.687     8.518    design_1_i/ontvangen_controllers/controller_inductief_0/U0/clk
    SLICE_X112Y50        FDRE                                         r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count_reg[2]/C
                         clock pessimism              0.632     9.150    
                         clock uncertainty           -0.072     9.078    
    SLICE_X112Y50        FDRE (Setup_fdre_C_R)       -0.728     8.350    design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count_reg[2]
  -------------------------------------------------------------------
                         required time                          8.350    
                         arrival time                          -3.174    
  -------------------------------------------------------------------
                         slack                                  5.176    

Slack (MET) :             5.176ns  (required time - arrival time)
  Source:                 design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_system_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_system_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_system_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_system_design_1_clk_wiz_0_0 rise@10.000ns - clk_system_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.024ns  (logic 1.047ns (26.018%)  route 2.977ns (73.982%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns = ( 8.518 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.850ns
    Clock Pessimism Removal (CPR):    0.632ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_system_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_system_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.866    -0.850    design_1_i/ontvangen_controllers/controller_inductief_0/U0/clk
    SLICE_X112Y50        FDRE                                         r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y50        FDRE (Prop_fdre_C_Q)         0.478    -0.372 f  design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count_reg[1]/Q
                         net (fo=7, routed)           0.888     0.516    design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count_reg[1]
    SLICE_X112Y51        LUT6 (Prop_lut6_I0_O)        0.295     0.811 f  design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_final[9]_i_3/O
                         net (fo=1, routed)           0.466     1.277    design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_final[9]_i_3_n_0
    SLICE_X112Y51        LUT5 (Prop_lut5_I4_O)        0.124     1.401 r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_final[9]_i_2/O
                         net (fo=3, routed)           0.748     2.149    design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_final[9]_i_2_n_0
    SLICE_X112Y54        LUT3 (Prop_lut3_I0_O)        0.150     2.299 r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count[9]_i_1/O
                         net (fo=10, routed)          0.875     3.174    design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count[9]_i_1_n_0
    SLICE_X112Y50        FDRE                                         r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_system_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    design_1_i/clk_wiz_0/inst/clk_system_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.687     8.518    design_1_i/ontvangen_controllers/controller_inductief_0/U0/clk
    SLICE_X112Y50        FDRE                                         r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count_reg[3]/C
                         clock pessimism              0.632     9.150    
                         clock uncertainty           -0.072     9.078    
    SLICE_X112Y50        FDRE (Setup_fdre_C_R)       -0.728     8.350    design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count_reg[3]
  -------------------------------------------------------------------
                         required time                          8.350    
                         arrival time                          -3.174    
  -------------------------------------------------------------------
                         slack                                  5.176    

Slack (MET) :             5.176ns  (required time - arrival time)
  Source:                 design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_system_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_system_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_system_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_system_design_1_clk_wiz_0_0 rise@10.000ns - clk_system_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.024ns  (logic 1.047ns (26.018%)  route 2.977ns (73.982%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns = ( 8.518 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.850ns
    Clock Pessimism Removal (CPR):    0.632ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_system_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_system_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.866    -0.850    design_1_i/ontvangen_controllers/controller_inductief_0/U0/clk
    SLICE_X112Y50        FDRE                                         r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y50        FDRE (Prop_fdre_C_Q)         0.478    -0.372 f  design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count_reg[1]/Q
                         net (fo=7, routed)           0.888     0.516    design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count_reg[1]
    SLICE_X112Y51        LUT6 (Prop_lut6_I0_O)        0.295     0.811 f  design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_final[9]_i_3/O
                         net (fo=1, routed)           0.466     1.277    design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_final[9]_i_3_n_0
    SLICE_X112Y51        LUT5 (Prop_lut5_I4_O)        0.124     1.401 r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_final[9]_i_2/O
                         net (fo=3, routed)           0.748     2.149    design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_final[9]_i_2_n_0
    SLICE_X112Y54        LUT3 (Prop_lut3_I0_O)        0.150     2.299 r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count[9]_i_1/O
                         net (fo=10, routed)          0.875     3.174    design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count[9]_i_1_n_0
    SLICE_X112Y50        FDRE                                         r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_system_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    design_1_i/clk_wiz_0/inst/clk_system_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.687     8.518    design_1_i/ontvangen_controllers/controller_inductief_0/U0/clk
    SLICE_X112Y50        FDRE                                         r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count_reg[5]/C
                         clock pessimism              0.632     9.150    
                         clock uncertainty           -0.072     9.078    
    SLICE_X112Y50        FDRE (Setup_fdre_C_R)       -0.728     8.350    design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count_reg[5]
  -------------------------------------------------------------------
                         required time                          8.350    
                         arrival time                          -3.174    
  -------------------------------------------------------------------
                         slack                                  5.176    

Slack (MET) :             5.180ns  (required time - arrival time)
  Source:                 design_1_i/ontvangen_controllers/clk_divider_0/U0/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_system_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/clk_divider_0/U0/count_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk_system_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_system_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_system_design_1_clk_wiz_0_0 rise@10.000ns - clk_system_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.291ns  (logic 0.828ns (19.298%)  route 3.463ns (80.702%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 8.509 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_system_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_system_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.861    -0.855    design_1_i/ontvangen_controllers/clk_divider_0/U0/clk_in
    SLICE_X113Y62        FDRE                                         r  design_1_i/ontvangen_controllers/clk_divider_0/U0/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y62        FDRE (Prop_fdre_C_Q)         0.456    -0.399 f  design_1_i/ontvangen_controllers/clk_divider_0/U0/count_reg[1]/Q
                         net (fo=2, routed)           0.952     0.553    design_1_i/ontvangen_controllers/clk_divider_0/U0/count_reg[1]
    SLICE_X112Y66        LUT4 (Prop_lut4_I3_O)        0.124     0.677 f  design_1_i/ontvangen_controllers/clk_divider_0/U0/clk_out_i_6/O
                         net (fo=1, routed)           1.016     1.693    design_1_i/ontvangen_controllers/clk_divider_0/U0/clk_out_i_6_n_0
    SLICE_X112Y64        LUT5 (Prop_lut5_I0_O)        0.124     1.817 r  design_1_i/ontvangen_controllers/clk_divider_0/U0/clk_out_i_3/O
                         net (fo=2, routed)           0.486     2.303    design_1_i/ontvangen_controllers/clk_divider_0/U0/clk_out_i_3_n_0
    SLICE_X112Y64        LUT3 (Prop_lut3_I2_O)        0.124     2.427 r  design_1_i/ontvangen_controllers/clk_divider_0/U0/count[0]_i_1/O
                         net (fo=32, routed)          1.009     3.435    design_1_i/ontvangen_controllers/clk_divider_0/U0/count[0]_i_1_n_0
    SLICE_X113Y67        FDRE                                         r  design_1_i/ontvangen_controllers/clk_divider_0/U0/count_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_system_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    design_1_i/clk_wiz_0/inst/clk_system_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.678     8.509    design_1_i/ontvangen_controllers/clk_divider_0/U0/clk_in
    SLICE_X113Y67        FDRE                                         r  design_1_i/ontvangen_controllers/clk_divider_0/U0/count_reg[20]/C
                         clock pessimism              0.607     9.116    
                         clock uncertainty           -0.072     9.044    
    SLICE_X113Y67        FDRE (Setup_fdre_C_R)       -0.429     8.615    design_1_i/ontvangen_controllers/clk_divider_0/U0/count_reg[20]
  -------------------------------------------------------------------
                         required time                          8.615    
                         arrival time                          -3.435    
  -------------------------------------------------------------------
                         slack                                  5.180    

Slack (MET) :             5.180ns  (required time - arrival time)
  Source:                 design_1_i/ontvangen_controllers/clk_divider_0/U0/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_system_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/clk_divider_0/U0/count_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_system_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_system_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_system_design_1_clk_wiz_0_0 rise@10.000ns - clk_system_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.291ns  (logic 0.828ns (19.298%)  route 3.463ns (80.702%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 8.509 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_system_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_system_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.861    -0.855    design_1_i/ontvangen_controllers/clk_divider_0/U0/clk_in
    SLICE_X113Y62        FDRE                                         r  design_1_i/ontvangen_controllers/clk_divider_0/U0/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y62        FDRE (Prop_fdre_C_Q)         0.456    -0.399 f  design_1_i/ontvangen_controllers/clk_divider_0/U0/count_reg[1]/Q
                         net (fo=2, routed)           0.952     0.553    design_1_i/ontvangen_controllers/clk_divider_0/U0/count_reg[1]
    SLICE_X112Y66        LUT4 (Prop_lut4_I3_O)        0.124     0.677 f  design_1_i/ontvangen_controllers/clk_divider_0/U0/clk_out_i_6/O
                         net (fo=1, routed)           1.016     1.693    design_1_i/ontvangen_controllers/clk_divider_0/U0/clk_out_i_6_n_0
    SLICE_X112Y64        LUT5 (Prop_lut5_I0_O)        0.124     1.817 r  design_1_i/ontvangen_controllers/clk_divider_0/U0/clk_out_i_3/O
                         net (fo=2, routed)           0.486     2.303    design_1_i/ontvangen_controllers/clk_divider_0/U0/clk_out_i_3_n_0
    SLICE_X112Y64        LUT3 (Prop_lut3_I2_O)        0.124     2.427 r  design_1_i/ontvangen_controllers/clk_divider_0/U0/count[0]_i_1/O
                         net (fo=32, routed)          1.009     3.435    design_1_i/ontvangen_controllers/clk_divider_0/U0/count[0]_i_1_n_0
    SLICE_X113Y67        FDRE                                         r  design_1_i/ontvangen_controllers/clk_divider_0/U0/count_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_system_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    design_1_i/clk_wiz_0/inst/clk_system_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.678     8.509    design_1_i/ontvangen_controllers/clk_divider_0/U0/clk_in
    SLICE_X113Y67        FDRE                                         r  design_1_i/ontvangen_controllers/clk_divider_0/U0/count_reg[21]/C
                         clock pessimism              0.607     9.116    
                         clock uncertainty           -0.072     9.044    
    SLICE_X113Y67        FDRE (Setup_fdre_C_R)       -0.429     8.615    design_1_i/ontvangen_controllers/clk_divider_0/U0/count_reg[21]
  -------------------------------------------------------------------
                         required time                          8.615    
                         arrival time                          -3.435    
  -------------------------------------------------------------------
                         slack                                  5.180    

Slack (MET) :             5.180ns  (required time - arrival time)
  Source:                 design_1_i/ontvangen_controllers/clk_divider_0/U0/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_system_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/clk_divider_0/U0/count_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by clk_system_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_system_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_system_design_1_clk_wiz_0_0 rise@10.000ns - clk_system_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.291ns  (logic 0.828ns (19.298%)  route 3.463ns (80.702%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 8.509 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_system_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_system_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.861    -0.855    design_1_i/ontvangen_controllers/clk_divider_0/U0/clk_in
    SLICE_X113Y62        FDRE                                         r  design_1_i/ontvangen_controllers/clk_divider_0/U0/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y62        FDRE (Prop_fdre_C_Q)         0.456    -0.399 f  design_1_i/ontvangen_controllers/clk_divider_0/U0/count_reg[1]/Q
                         net (fo=2, routed)           0.952     0.553    design_1_i/ontvangen_controllers/clk_divider_0/U0/count_reg[1]
    SLICE_X112Y66        LUT4 (Prop_lut4_I3_O)        0.124     0.677 f  design_1_i/ontvangen_controllers/clk_divider_0/U0/clk_out_i_6/O
                         net (fo=1, routed)           1.016     1.693    design_1_i/ontvangen_controllers/clk_divider_0/U0/clk_out_i_6_n_0
    SLICE_X112Y64        LUT5 (Prop_lut5_I0_O)        0.124     1.817 r  design_1_i/ontvangen_controllers/clk_divider_0/U0/clk_out_i_3/O
                         net (fo=2, routed)           0.486     2.303    design_1_i/ontvangen_controllers/clk_divider_0/U0/clk_out_i_3_n_0
    SLICE_X112Y64        LUT3 (Prop_lut3_I2_O)        0.124     2.427 r  design_1_i/ontvangen_controllers/clk_divider_0/U0/count[0]_i_1/O
                         net (fo=32, routed)          1.009     3.435    design_1_i/ontvangen_controllers/clk_divider_0/U0/count[0]_i_1_n_0
    SLICE_X113Y67        FDRE                                         r  design_1_i/ontvangen_controllers/clk_divider_0/U0/count_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_system_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    design_1_i/clk_wiz_0/inst/clk_system_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.678     8.509    design_1_i/ontvangen_controllers/clk_divider_0/U0/clk_in
    SLICE_X113Y67        FDRE                                         r  design_1_i/ontvangen_controllers/clk_divider_0/U0/count_reg[22]/C
                         clock pessimism              0.607     9.116    
                         clock uncertainty           -0.072     9.044    
    SLICE_X113Y67        FDRE (Setup_fdre_C_R)       -0.429     8.615    design_1_i/ontvangen_controllers/clk_divider_0/U0/count_reg[22]
  -------------------------------------------------------------------
                         required time                          8.615    
                         arrival time                          -3.435    
  -------------------------------------------------------------------
                         slack                                  5.180    

Slack (MET) :             5.180ns  (required time - arrival time)
  Source:                 design_1_i/ontvangen_controllers/clk_divider_0/U0/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_system_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/clk_divider_0/U0/count_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by clk_system_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_system_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_system_design_1_clk_wiz_0_0 rise@10.000ns - clk_system_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.291ns  (logic 0.828ns (19.298%)  route 3.463ns (80.702%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 8.509 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_system_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_system_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.861    -0.855    design_1_i/ontvangen_controllers/clk_divider_0/U0/clk_in
    SLICE_X113Y62        FDRE                                         r  design_1_i/ontvangen_controllers/clk_divider_0/U0/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y62        FDRE (Prop_fdre_C_Q)         0.456    -0.399 f  design_1_i/ontvangen_controllers/clk_divider_0/U0/count_reg[1]/Q
                         net (fo=2, routed)           0.952     0.553    design_1_i/ontvangen_controllers/clk_divider_0/U0/count_reg[1]
    SLICE_X112Y66        LUT4 (Prop_lut4_I3_O)        0.124     0.677 f  design_1_i/ontvangen_controllers/clk_divider_0/U0/clk_out_i_6/O
                         net (fo=1, routed)           1.016     1.693    design_1_i/ontvangen_controllers/clk_divider_0/U0/clk_out_i_6_n_0
    SLICE_X112Y64        LUT5 (Prop_lut5_I0_O)        0.124     1.817 r  design_1_i/ontvangen_controllers/clk_divider_0/U0/clk_out_i_3/O
                         net (fo=2, routed)           0.486     2.303    design_1_i/ontvangen_controllers/clk_divider_0/U0/clk_out_i_3_n_0
    SLICE_X112Y64        LUT3 (Prop_lut3_I2_O)        0.124     2.427 r  design_1_i/ontvangen_controllers/clk_divider_0/U0/count[0]_i_1/O
                         net (fo=32, routed)          1.009     3.435    design_1_i/ontvangen_controllers/clk_divider_0/U0/count[0]_i_1_n_0
    SLICE_X113Y67        FDRE                                         r  design_1_i/ontvangen_controllers/clk_divider_0/U0/count_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_system_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    design_1_i/clk_wiz_0/inst/clk_system_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.678     8.509    design_1_i/ontvangen_controllers/clk_divider_0/U0/clk_in
    SLICE_X113Y67        FDRE                                         r  design_1_i/ontvangen_controllers/clk_divider_0/U0/count_reg[23]/C
                         clock pessimism              0.607     9.116    
                         clock uncertainty           -0.072     9.044    
    SLICE_X113Y67        FDRE (Setup_fdre_C_R)       -0.429     8.615    design_1_i/ontvangen_controllers/clk_divider_0/U0/count_reg[23]
  -------------------------------------------------------------------
                         required time                          8.615    
                         arrival time                          -3.435    
  -------------------------------------------------------------------
                         slack                                  5.180    

Slack (MET) :             5.183ns  (required time - arrival time)
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_system_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by clk_system_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_system_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_system_design_1_clk_wiz_0_0 rise@10.000ns - clk_system_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.477ns  (logic 1.145ns (25.576%)  route 3.332ns (74.424%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.575ns = ( 8.425 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_system_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_system_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.771    -0.945    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X92Y69         FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y69         FDCE (Prop_fdce_C_Q)         0.478    -0.467 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[13]/Q
                         net (fo=3, routed)           0.835     0.367    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg_n_0_[13]
    SLICE_X91Y69         LUT4 (Prop_lut4_I2_O)        0.295     0.662 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value[19]_i_11/O
                         net (fo=1, routed)           0.664     1.326    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value[19]_i_11_n_0
    SLICE_X92Y69         LUT6 (Prop_lut6_I0_O)        0.124     1.450 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value[19]_i_8/O
                         net (fo=1, routed)           0.308     1.758    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value[19]_i_8_n_0
    SLICE_X92Y71         LUT6 (Prop_lut6_I1_O)        0.124     1.882 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value[19]_i_4/O
                         net (fo=22, routed)          0.850     2.732    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value2
    SLICE_X91Y69         LUT3 (Prop_lut3_I1_O)        0.124     2.856 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value[19]_i_1/O
                         net (fo=20, routed)          0.675     3.532    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value[19]_i_1_n_0
    SLICE_X91Y69         FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_system_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    design_1_i/clk_wiz_0/inst/clk_system_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.594     8.425    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X91Y69         FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[11]/C
                         clock pessimism              0.567     8.992    
                         clock uncertainty           -0.072     8.920    
    SLICE_X91Y69         FDCE (Setup_fdce_C_CE)      -0.205     8.715    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[11]
  -------------------------------------------------------------------
                         required time                          8.715    
                         arrival time                          -3.532    
  -------------------------------------------------------------------
                         slack                                  5.183    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 design_1_i/clk_divider_0/U0/count_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_system_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clk_divider_0/U0/clk_out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_system_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_system_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_system_design_1_clk_wiz_0_0 rise@0.000ns - clk_system_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.231ns (45.092%)  route 0.281ns (54.908%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.914ns
    Source Clock Delay      (SCD):    -0.670ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_system_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_system_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         0.562    -0.670    design_1_i/clk_divider_0/U0/clk_in
    SLICE_X49Y49         FDRE                                         r  design_1_i/clk_divider_0/U0/count_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.529 f  design_1_i/clk_divider_0/U0/count_reg[30]/Q
                         net (fo=2, routed)           0.123    -0.405    design_1_i/clk_divider_0/U0/count_reg[30]
    SLICE_X48Y48         LUT6 (Prop_lut6_I4_O)        0.045    -0.360 f  design_1_i/clk_divider_0/U0/clk_out_i_2/O
                         net (fo=2, routed)           0.158    -0.202    design_1_i/clk_divider_0/U0/clk_out_i_2_n_0
    SLICE_X50Y48         LUT4 (Prop_lut4_I2_O)        0.045    -0.157 r  design_1_i/clk_divider_0/U0/clk_out_i_1/O
                         net (fo=1, routed)           0.000    -0.157    design_1_i/clk_divider_0/U0/clk_out_i_1_n_0
    SLICE_X50Y48         FDRE                                         r  design_1_i/clk_divider_0/U0/clk_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_system_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_system_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         0.826    -0.914    design_1_i/clk_divider_0/U0/clk_in
    SLICE_X50Y48         FDRE                                         r  design_1_i/clk_divider_0/U0/clk_out_reg/C
                         clock pessimism              0.504    -0.410    
    SLICE_X50Y48         FDRE (Hold_fdre_C_D)         0.120    -0.290    design_1_i/clk_divider_0/U0/clk_out_reg
  -------------------------------------------------------------------
                         required time                          0.290    
                         arrival time                          -0.157    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 design_1_i/ontvangen_controllers/controller_inductief_0/U0/freq_in_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_system_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_detected_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_system_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_system_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_system_design_1_clk_wiz_0_0 rise@0.000ns - clk_system_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.227ns (80.665%)  route 0.054ns (19.335%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_system_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_system_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         0.637    -0.594    design_1_i/ontvangen_controllers/controller_inductief_0/U0/clk
    SLICE_X111Y52        FDRE                                         r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/freq_in_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y52        FDRE (Prop_fdre_C_Q)         0.128    -0.466 f  design_1_i/ontvangen_controllers/controller_inductief_0/U0/freq_in_r_reg/Q
                         net (fo=1, routed)           0.054    -0.412    design_1_i/ontvangen_controllers/controller_inductief_0/U0/freq_in_r
    SLICE_X111Y52        LUT2 (Prop_lut2_I1_O)        0.099    -0.313 r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_detected_i_1/O
                         net (fo=1, routed)           0.000    -0.313    design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_detected0
    SLICE_X111Y52        FDRE                                         r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_detected_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_system_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_system_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         0.909    -0.831    design_1_i/ontvangen_controllers/controller_inductief_0/U0/clk
    SLICE_X111Y52        FDRE                                         r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_detected_reg/C
                         clock pessimism              0.236    -0.594    
    SLICE_X111Y52        FDRE (Hold_fdre_C_D)         0.091    -0.503    design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_detected_reg
  -------------------------------------------------------------------
                         required time                          0.503    
                         arrival time                          -0.313    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_system_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_system_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_system_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_system_design_1_clk_wiz_0_0 rise@0.000ns - clk_system_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.246ns (77.542%)  route 0.071ns (22.458%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_system_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_system_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         0.637    -0.594    design_1_i/ontvangen_controllers/controller_inductief_0/U0/clk
    SLICE_X112Y51        FDRE                                         r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y51        FDRE (Prop_fdre_C_Q)         0.148    -0.446 r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count_reg[8]/Q
                         net (fo=3, routed)           0.071    -0.375    design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count_reg[8]
    SLICE_X112Y51        LUT6 (Prop_lut6_I5_O)        0.098    -0.277 r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.277    design_1_i/ontvangen_controllers/controller_inductief_0/U0/plusOp[9]
    SLICE_X112Y51        FDRE                                         r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_system_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_system_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         0.909    -0.831    design_1_i/ontvangen_controllers/controller_inductief_0/U0/clk
    SLICE_X112Y51        FDRE                                         r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count_reg[9]/C
                         clock pessimism              0.236    -0.594    
    SLICE_X112Y51        FDRE (Hold_fdre_C_D)         0.121    -0.473    design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count_reg[9]
  -------------------------------------------------------------------
                         required time                          0.473    
                         arrival time                          -0.277    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_system_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_final_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_system_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_system_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_system_design_1_clk_wiz_0_0 rise@0.000ns - clk_system_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.141ns (46.815%)  route 0.160ns (53.185%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_system_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_system_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         0.637    -0.594    design_1_i/ontvangen_controllers/controller_inductief_0/U0/clk
    SLICE_X110Y52        FDRE                                         r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y52        FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_reg[0]/Q
                         net (fo=8, routed)           0.160    -0.293    design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_reg[0]
    SLICE_X107Y52        FDRE                                         r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_final_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_system_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_system_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         0.906    -0.834    design_1_i/ontvangen_controllers/controller_inductief_0/U0/clk
    SLICE_X107Y52        FDRE                                         r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_final_reg[0]/C
                         clock pessimism              0.274    -0.559    
    SLICE_X107Y52        FDRE (Hold_fdre_C_D)         0.057    -0.502    design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_final_reg[0]
  -------------------------------------------------------------------
                         required time                          0.502    
                         arrival time                          -0.293    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 design_1_i/ontvangen_controllers/clk_divider_0/U0/count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_system_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/clk_divider_0/U0/clk_out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_system_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_system_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_system_design_1_clk_wiz_0_0 rise@0.000ns - clk_system_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.186ns (53.901%)  route 0.159ns (46.099%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_system_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_system_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         0.632    -0.599    design_1_i/ontvangen_controllers/clk_divider_0/U0/clk_in
    SLICE_X113Y63        FDRE                                         r  design_1_i/ontvangen_controllers/clk_divider_0/U0/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y63        FDRE (Prop_fdre_C_Q)         0.141    -0.458 f  design_1_i/ontvangen_controllers/clk_divider_0/U0/count_reg[5]/Q
                         net (fo=3, routed)           0.159    -0.299    design_1_i/ontvangen_controllers/clk_divider_0/U0/count_reg[5]
    SLICE_X112Y64        LUT5 (Prop_lut5_I2_O)        0.045    -0.254 r  design_1_i/ontvangen_controllers/clk_divider_0/U0/clk_out_i_1/O
                         net (fo=1, routed)           0.000    -0.254    design_1_i/ontvangen_controllers/clk_divider_0/U0/clk_out_i_1_n_0
    SLICE_X112Y64        FDRE                                         r  design_1_i/ontvangen_controllers/clk_divider_0/U0/clk_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_system_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_system_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         0.903    -0.837    design_1_i/ontvangen_controllers/clk_divider_0/U0/clk_in
    SLICE_X112Y64        FDRE                                         r  design_1_i/ontvangen_controllers/clk_divider_0/U0/clk_out_reg/C
                         clock pessimism              0.252    -0.584    
    SLICE_X112Y64        FDRE (Hold_fdre_C_D)         0.120    -0.464    design_1_i/ontvangen_controllers/clk_divider_0/U0/clk_out_reg
  -------------------------------------------------------------------
                         required time                          0.464    
                         arrival time                          -0.254    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_system_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_system_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_system_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_system_design_1_clk_wiz_0_0 rise@0.000ns - clk_system_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.209ns (58.341%)  route 0.149ns (41.659%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_system_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_system_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         0.637    -0.594    design_1_i/ontvangen_controllers/controller_inductief_0/U0/clk
    SLICE_X112Y50        FDRE                                         r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y50        FDRE (Prop_fdre_C_Q)         0.164    -0.430 r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count_reg[5]/Q
                         net (fo=6, routed)           0.149    -0.281    design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count_reg[5]
    SLICE_X112Y50        LUT6 (Prop_lut6_I0_O)        0.045    -0.236 r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.236    design_1_i/ontvangen_controllers/controller_inductief_0/U0/plusOp[5]
    SLICE_X112Y50        FDRE                                         r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_system_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_system_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         0.909    -0.831    design_1_i/ontvangen_controllers/controller_inductief_0/U0/clk
    SLICE_X112Y50        FDRE                                         r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count_reg[5]/C
                         clock pessimism              0.236    -0.594    
    SLICE_X112Y50        FDRE (Hold_fdre_C_D)         0.121    -0.473    design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.473    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_system_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_final_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_system_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_system_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_system_design_1_clk_wiz_0_0 rise@0.000ns - clk_system_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.141ns (39.806%)  route 0.213ns (60.194%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_system_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_system_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         0.636    -0.595    design_1_i/ontvangen_controllers/controller_inductief_0/U0/clk
    SLICE_X110Y53        FDRE                                         r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y53        FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_reg[4]/Q
                         net (fo=4, routed)           0.213    -0.241    design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_reg[4]
    SLICE_X106Y53        FDRE                                         r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_final_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_system_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_system_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         0.905    -0.835    design_1_i/ontvangen_controllers/controller_inductief_0/U0/clk
    SLICE_X106Y53        FDRE                                         r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_final_reg[4]/C
                         clock pessimism              0.274    -0.560    
    SLICE_X106Y53        FDRE (Hold_fdre_C_D)         0.059    -0.501    design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_final_reg[4]
  -------------------------------------------------------------------
                         required time                          0.501    
                         arrival time                          -0.241    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 design_1_i/ontvangen_controllers/clk_divider_0/U0/count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_system_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/clk_divider_0/U0/count_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_system_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_system_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_system_design_1_clk_wiz_0_0 rise@0.000ns - clk_system_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (68.025%)  route 0.117ns (31.975%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_system_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_system_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         0.631    -0.600    design_1_i/ontvangen_controllers/clk_divider_0/U0/clk_in
    SLICE_X113Y66        FDRE                                         r  design_1_i/ontvangen_controllers/clk_divider_0/U0/count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y66        FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  design_1_i/ontvangen_controllers/clk_divider_0/U0/count_reg[19]/Q
                         net (fo=2, routed)           0.117    -0.342    design_1_i/ontvangen_controllers/clk_divider_0/U0/count_reg[19]
    SLICE_X113Y66        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.234 r  design_1_i/ontvangen_controllers/clk_divider_0/U0/count_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.234    design_1_i/ontvangen_controllers/clk_divider_0/U0/count_reg[16]_i_1_n_4
    SLICE_X113Y66        FDRE                                         r  design_1_i/ontvangen_controllers/clk_divider_0/U0/count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_system_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_system_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         0.901    -0.839    design_1_i/ontvangen_controllers/clk_divider_0/U0/clk_in
    SLICE_X113Y66        FDRE                                         r  design_1_i/ontvangen_controllers/clk_divider_0/U0/count_reg[19]/C
                         clock pessimism              0.238    -0.600    
    SLICE_X113Y66        FDRE (Hold_fdre_C_D)         0.105    -0.495    design_1_i/ontvangen_controllers/clk_divider_0/U0/count_reg[19]
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                          -0.234    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 design_1_i/ontvangen_controllers/clk_divider_0/U0/count_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_system_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/clk_divider_0/U0/count_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_system_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_system_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_system_design_1_clk_wiz_0_0 rise@0.000ns - clk_system_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_system_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_system_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         0.629    -0.602    design_1_i/ontvangen_controllers/clk_divider_0/U0/clk_in
    SLICE_X113Y68        FDRE                                         r  design_1_i/ontvangen_controllers/clk_divider_0/U0/count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y68        FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  design_1_i/ontvangen_controllers/clk_divider_0/U0/count_reg[27]/Q
                         net (fo=2, routed)           0.117    -0.344    design_1_i/ontvangen_controllers/clk_divider_0/U0/count_reg[27]
    SLICE_X113Y68        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.236 r  design_1_i/ontvangen_controllers/clk_divider_0/U0/count_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.236    design_1_i/ontvangen_controllers/clk_divider_0/U0/count_reg[24]_i_1_n_4
    SLICE_X113Y68        FDRE                                         r  design_1_i/ontvangen_controllers/clk_divider_0/U0/count_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_system_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_system_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         0.899    -0.841    design_1_i/ontvangen_controllers/clk_divider_0/U0/clk_in
    SLICE_X113Y68        FDRE                                         r  design_1_i/ontvangen_controllers/clk_divider_0/U0/count_reg[27]/C
                         clock pessimism              0.238    -0.602    
    SLICE_X113Y68        FDRE (Hold_fdre_C_D)         0.105    -0.497    design_1_i/ontvangen_controllers/clk_divider_0/U0/count_reg[27]
  -------------------------------------------------------------------
                         required time                          0.497    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 design_1_i/clk_divider_0/U0/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_system_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clk_divider_0/U0/count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_system_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_system_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_system_design_1_clk_wiz_0_0 rise@0.000ns - clk_system_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.911ns
    Source Clock Delay      (SCD):    -0.671ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_system_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_system_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         0.561    -0.671    design_1_i/clk_divider_0/U0/clk_in
    SLICE_X49Y44         FDRE                                         r  design_1_i/clk_divider_0/U0/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y44         FDRE (Prop_fdre_C_Q)         0.141    -0.530 r  design_1_i/clk_divider_0/U0/count_reg[11]/Q
                         net (fo=2, routed)           0.117    -0.412    design_1_i/clk_divider_0/U0/count_reg[11]
    SLICE_X49Y44         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.304 r  design_1_i/clk_divider_0/U0/count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.304    design_1_i/clk_divider_0/U0/count_reg[8]_i_1_n_4
    SLICE_X49Y44         FDRE                                         r  design_1_i/clk_divider_0/U0/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_system_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_system_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         0.829    -0.911    design_1_i/clk_divider_0/U0/clk_in
    SLICE_X49Y44         FDRE                                         r  design_1_i/clk_divider_0/U0/count_reg[11]/C
                         clock pessimism              0.240    -0.671    
    SLICE_X49Y44         FDRE (Hold_fdre_C_D)         0.105    -0.566    design_1_i/clk_divider_0/U0/count_reg[11]
  -------------------------------------------------------------------
                         required time                          0.566    
                         arrival time                          -0.304    
  -------------------------------------------------------------------
                         slack                                  0.261    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_system_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16   design_1_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X50Y48     design_1_i/clk_divider_0/U0/clk_out_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X49Y42     design_1_i/clk_divider_0/U0/count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X49Y44     design_1_i/clk_divider_0/U0/count_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X49Y44     design_1_i/clk_divider_0/U0/count_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X49Y45     design_1_i/clk_divider_0/U0/count_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X49Y45     design_1_i/clk_divider_0/U0/count_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X49Y45     design_1_i/clk_divider_0/U0/count_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X49Y45     design_1_i/clk_divider_0/U0/count_reg[15]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X50Y48     design_1_i/clk_divider_0/U0/clk_out_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X50Y48     design_1_i/clk_divider_0/U0/clk_out_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y42     design_1_i/clk_divider_0/U0/count_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y42     design_1_i/clk_divider_0/U0/count_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y44     design_1_i/clk_divider_0/U0/count_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y44     design_1_i/clk_divider_0/U0/count_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y44     design_1_i/clk_divider_0/U0/count_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y44     design_1_i/clk_divider_0/U0/count_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y45     design_1_i/clk_divider_0/U0/count_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y45     design_1_i/clk_divider_0/U0/count_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X50Y48     design_1_i/clk_divider_0/U0/clk_out_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X50Y48     design_1_i/clk_divider_0/U0/clk_out_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y42     design_1_i/clk_divider_0/U0/count_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y42     design_1_i/clk_divider_0/U0/count_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y44     design_1_i/clk_divider_0/U0/count_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y44     design_1_i/clk_divider_0/U0/count_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y44     design_1_i/clk_divider_0/U0/count_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y44     design_1_i/clk_divider_0/U0/count_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y45     design_1_i/clk_divider_0/U0/count_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y45     design_1_i/clk_divider_0/U0/count_reg[12]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0_0
  To Clock:  clkfbout_design_1_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         8.000       5.845      BUFGCTRL_X0Y17   design_1_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       8.000       205.360    MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           556 Endpoints
Min Delay           556 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/Coor_PixelL_0/U0/CL_velue_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        40.134ns  (logic 16.290ns (40.589%)  route 23.844ns (59.411%))
  Logic Levels:           39  (CARRY4=20 DSP48E1=1 LDCE=1 LUT1=1 LUT3=6 LUT4=3 LUT5=5 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y61        LDCE                         0.000     0.000 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]/G
    SLICE_X102Y61        LDCE (EnToQ_ldce_G_Q)        0.796     0.796 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]/Q
                         net (fo=3, routed)           1.133     1.929    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm[9]
    SLICE_X102Y57        LUT1 (Prop_lut1_I0_O)        0.124     2.053 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_11/O
                         net (fo=1, routed)           0.000     2.053    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_11_n_0
    SLICE_X102Y57        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.566 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.566    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_2_n_0
    SLICE_X102Y58        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.889 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_1/O[1]
                         net (fo=1, routed)           0.571     3.460    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/A[14]
    DSP48_X4Y22          DSP48E1 (Prop_dsp48e1_A[14]_P[10])
                                                      4.023     7.483 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1/P[10]
                         net (fo=26, routed)          2.432     9.915    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_n_95
    SLICE_X109Y61        LUT3 (Prop_lut3_I2_O)        0.150    10.065 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_73/O
                         net (fo=1, routed)           0.879    10.944    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_73_n_0
    SLICE_X107Y55        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.587    11.531 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_38/CO[3]
                         net (fo=1, routed)           0.000    11.531    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_38_n_0
    SLICE_X107Y56        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.645 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_22/CO[3]
                         net (fo=1, routed)           0.000    11.645    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_22_n_0
    SLICE_X107Y57        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.867 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_12/O[0]
                         net (fo=3, routed)           1.812    13.679    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_12_n_7
    SLICE_X109Y65        LUT3 (Prop_lut3_I2_O)        0.299    13.978 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_21/O
                         net (fo=2, routed)           1.107    15.085    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_21_n_0
    SLICE_X109Y65        LUT5 (Prop_lut5_I0_O)        0.153    15.238 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_4/O
                         net (fo=2, routed)           1.136    16.374    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_4_n_0
    SLICE_X107Y65        LUT6 (Prop_lut6_I0_O)        0.327    16.701 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_8/O
                         net (fo=1, routed)           0.000    16.701    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_8_n_0
    SLICE_X107Y65        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    17.099 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.099    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_1_n_0
    SLICE_X107Y66        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.213 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.213    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_1_n_0
    SLICE_X107Y67        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.327 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_4/CO[3]
                         net (fo=1, routed)           0.000    17.327    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_4_n_0
    SLICE_X107Y68        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.661 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_117/O[1]
                         net (fo=9, routed)           0.880    18.540    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_117_n_6
    SLICE_X109Y67        LUT3 (Prop_lut3_I0_O)        0.331    18.871 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_112/O
                         net (fo=1, routed)           1.013    19.884    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_112_n_0
    SLICE_X106Y69        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.728    20.612 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_54/CO[3]
                         net (fo=1, routed)           0.000    20.612    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_54_n_0
    SLICE_X106Y70        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    20.925 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_29/O[3]
                         net (fo=3, routed)           1.126    22.051    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_29_n_4
    SLICE_X106Y66        LUT4 (Prop_lut4_I2_O)        0.306    22.357 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_27/O
                         net (fo=1, routed)           0.000    22.357    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_27_n_0
    SLICE_X106Y66        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.907 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_9/CO[3]
                         net (fo=2, routed)           1.203    24.111    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_9_n_0
    SLICE_X105Y66        LUT5 (Prop_lut5_I1_O)        0.152    24.263 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_5/O
                         net (fo=9, routed)           1.218    25.481    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_5_n_0
    SLICE_X111Y65        LUT5 (Prop_lut5_I4_O)        0.326    25.807 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[5]_INST_0/O
                         net (fo=2, routed)           0.452    26.259    design_1_i/ontvangen_controllers/controller_interconn_0/controller_input_2[5]
    SLICE_X110Y68        LUT6 (Prop_lut6_I4_O)        0.124    26.383 r  design_1_i/ontvangen_controllers/controller_interconn_0/controller_output_1[5]_INST_0/O
                         net (fo=10, routed)          1.077    27.461    design_1_i/Coor_PixelL_0/U0/CL_in[5]
    SLICE_X104Y66        LUT3 (Prop_lut3_I0_O)        0.146    27.607 r  design_1_i/Coor_PixelL_0/U0/CL_velue1__0_carry_i_1/O
                         net (fo=1, routed)           0.546    28.152    design_1_i/Coor_PixelL_0/U0/CL_velue1__0_carry_i_1_n_0
    SLICE_X103Y65        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.589    28.741 r  design_1_i/Coor_PixelL_0/U0/CL_velue1__0_carry/CO[3]
                         net (fo=1, routed)           0.000    28.741    design_1_i/Coor_PixelL_0/U0/CL_velue1__0_carry_n_0
    SLICE_X103Y66        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    28.980 r  design_1_i/Coor_PixelL_0/U0/CL_velue1__0_carry__0/O[2]
                         net (fo=20, routed)          1.604    30.584    design_1_i/Coor_PixelL_0/U0/CL_velue1[11]
    SLICE_X104Y71        LUT3 (Prop_lut3_I0_O)        0.302    30.886 r  design_1_i/Coor_PixelL_0/U0/i___0_carry__0_i_1/O
                         net (fo=12, routed)          1.918    32.804    design_1_i/Coor_PixelL_0/U0/i___0_carry__0_i_1_n_0
    SLICE_X100Y69        LUT4 (Prop_lut4_I0_O)        0.124    32.928 r  design_1_i/Coor_PixelL_0/U0/i___0_carry__0_i_4/O
                         net (fo=1, routed)           0.000    32.928    design_1_i/Coor_PixelL_0/U0/i___0_carry__0_i_4_n_0
    SLICE_X100Y69        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    33.461 r  design_1_i/Coor_PixelL_0/U0/CL_velue0_inferred__0/i___0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    33.461    design_1_i/Coor_PixelL_0/U0/CL_velue0_inferred__0/i___0_carry__0_n_0
    SLICE_X100Y70        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    33.784 r  design_1_i/Coor_PixelL_0/U0/CL_velue0_inferred__0/i___0_carry__1/O[1]
                         net (fo=5, routed)           1.145    34.929    design_1_i/Coor_PixelL_0/U0/CL_velue0_inferred__0/i___0_carry__1_n_6
    SLICE_X104Y69        LUT5 (Prop_lut5_I3_O)        0.328    35.257 r  design_1_i/Coor_PixelL_0/U0/i___56_carry__0_i_1/O
                         net (fo=1, routed)           0.478    35.734    design_1_i/Coor_PixelL_0/U0/i___56_carry__0_i_1_n_0
    SLICE_X103Y69        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.589    36.323 r  design_1_i/Coor_PixelL_0/U0/CL_velue0_inferred__0/i___56_carry__0/CO[3]
                         net (fo=1, routed)           0.000    36.323    design_1_i/Coor_PixelL_0/U0/CL_velue0_inferred__0/i___56_carry__0_n_0
    SLICE_X103Y70        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    36.545 r  design_1_i/Coor_PixelL_0/U0/CL_velue0_inferred__0/i___56_carry__1/O[0]
                         net (fo=3, routed)           0.726    37.271    design_1_i/Coor_PixelL_0/U0/CL_velue0_inferred__0/i___56_carry__1_n_7
    SLICE_X102Y70        LUT4 (Prop_lut4_I2_O)        0.299    37.570 r  design_1_i/Coor_PixelL_0/U0/i___93_carry__1_i_7/O
                         net (fo=1, routed)           0.000    37.570    design_1_i/Coor_PixelL_0/U0/i___93_carry__1_i_7_n_0
    SLICE_X102Y70        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    38.103 r  design_1_i/Coor_PixelL_0/U0/CL_velue0_inferred__0/i___93_carry__1/CO[3]
                         net (fo=1, routed)           0.000    38.103    design_1_i/Coor_PixelL_0/U0/CL_velue0_inferred__0/i___93_carry__1_n_0
    SLICE_X102Y71        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    38.260 r  design_1_i/Coor_PixelL_0/U0/CL_velue0_inferred__0/i___93_carry__2/CO[1]
                         net (fo=6, routed)           0.327    38.588    design_1_i/Coor_PixelL_0/U0/CL_velue0_inferred__0/i___93_carry__2_n_2
    SLICE_X104Y71        LUT3 (Prop_lut3_I2_O)        0.332    38.920 r  design_1_i/Coor_PixelL_0/U0/CL_velue[5]_i_3/O
                         net (fo=3, routed)           0.679    39.599    design_1_i/Coor_PixelL_0/U0/CL_velue[5]_i_3_n_0
    SLICE_X104Y70        LUT5 (Prop_lut5_I3_O)        0.153    39.752 r  design_1_i/Coor_PixelL_0/U0/CL_velue[3]_i_1/O
                         net (fo=1, routed)           0.382    40.134    design_1_i/Coor_PixelL_0/U0/p_1_in[3]
    SLICE_X104Y70        FDRE                                         r  design_1_i/Coor_PixelL_0/U0/CL_velue_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/Coor_PixelL_0/U0/CL_velue_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        39.859ns  (logic 16.261ns (40.797%)  route 23.598ns (59.203%))
  Logic Levels:           39  (CARRY4=20 DSP48E1=1 LDCE=1 LUT1=1 LUT3=6 LUT4=3 LUT5=4 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y61        LDCE                         0.000     0.000 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]/G
    SLICE_X102Y61        LDCE (EnToQ_ldce_G_Q)        0.796     0.796 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]/Q
                         net (fo=3, routed)           1.133     1.929    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm[9]
    SLICE_X102Y57        LUT1 (Prop_lut1_I0_O)        0.124     2.053 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_11/O
                         net (fo=1, routed)           0.000     2.053    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_11_n_0
    SLICE_X102Y57        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.566 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.566    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_2_n_0
    SLICE_X102Y58        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.889 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_1/O[1]
                         net (fo=1, routed)           0.571     3.460    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/A[14]
    DSP48_X4Y22          DSP48E1 (Prop_dsp48e1_A[14]_P[10])
                                                      4.023     7.483 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1/P[10]
                         net (fo=26, routed)          2.432     9.915    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_n_95
    SLICE_X109Y61        LUT3 (Prop_lut3_I2_O)        0.150    10.065 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_73/O
                         net (fo=1, routed)           0.879    10.944    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_73_n_0
    SLICE_X107Y55        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.587    11.531 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_38/CO[3]
                         net (fo=1, routed)           0.000    11.531    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_38_n_0
    SLICE_X107Y56        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.645 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_22/CO[3]
                         net (fo=1, routed)           0.000    11.645    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_22_n_0
    SLICE_X107Y57        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.867 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_12/O[0]
                         net (fo=3, routed)           1.812    13.679    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_12_n_7
    SLICE_X109Y65        LUT3 (Prop_lut3_I2_O)        0.299    13.978 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_21/O
                         net (fo=2, routed)           1.107    15.085    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_21_n_0
    SLICE_X109Y65        LUT5 (Prop_lut5_I0_O)        0.153    15.238 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_4/O
                         net (fo=2, routed)           1.136    16.374    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_4_n_0
    SLICE_X107Y65        LUT6 (Prop_lut6_I0_O)        0.327    16.701 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_8/O
                         net (fo=1, routed)           0.000    16.701    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_8_n_0
    SLICE_X107Y65        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    17.099 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.099    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_1_n_0
    SLICE_X107Y66        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.213 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.213    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_1_n_0
    SLICE_X107Y67        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.327 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_4/CO[3]
                         net (fo=1, routed)           0.000    17.327    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_4_n_0
    SLICE_X107Y68        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.661 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_117/O[1]
                         net (fo=9, routed)           0.880    18.540    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_117_n_6
    SLICE_X109Y67        LUT3 (Prop_lut3_I0_O)        0.331    18.871 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_112/O
                         net (fo=1, routed)           1.013    19.884    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_112_n_0
    SLICE_X106Y69        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.728    20.612 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_54/CO[3]
                         net (fo=1, routed)           0.000    20.612    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_54_n_0
    SLICE_X106Y70        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    20.925 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_29/O[3]
                         net (fo=3, routed)           1.126    22.051    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_29_n_4
    SLICE_X106Y66        LUT4 (Prop_lut4_I2_O)        0.306    22.357 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_27/O
                         net (fo=1, routed)           0.000    22.357    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_27_n_0
    SLICE_X106Y66        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.907 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_9/CO[3]
                         net (fo=2, routed)           1.203    24.111    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_9_n_0
    SLICE_X105Y66        LUT5 (Prop_lut5_I1_O)        0.152    24.263 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_5/O
                         net (fo=9, routed)           1.218    25.481    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_5_n_0
    SLICE_X111Y65        LUT5 (Prop_lut5_I4_O)        0.326    25.807 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[5]_INST_0/O
                         net (fo=2, routed)           0.452    26.259    design_1_i/ontvangen_controllers/controller_interconn_0/controller_input_2[5]
    SLICE_X110Y68        LUT6 (Prop_lut6_I4_O)        0.124    26.383 r  design_1_i/ontvangen_controllers/controller_interconn_0/controller_output_1[5]_INST_0/O
                         net (fo=10, routed)          1.077    27.461    design_1_i/Coor_PixelL_0/U0/CL_in[5]
    SLICE_X104Y66        LUT3 (Prop_lut3_I0_O)        0.146    27.607 r  design_1_i/Coor_PixelL_0/U0/CL_velue1__0_carry_i_1/O
                         net (fo=1, routed)           0.546    28.152    design_1_i/Coor_PixelL_0/U0/CL_velue1__0_carry_i_1_n_0
    SLICE_X103Y65        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.589    28.741 r  design_1_i/Coor_PixelL_0/U0/CL_velue1__0_carry/CO[3]
                         net (fo=1, routed)           0.000    28.741    design_1_i/Coor_PixelL_0/U0/CL_velue1__0_carry_n_0
    SLICE_X103Y66        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    28.980 r  design_1_i/Coor_PixelL_0/U0/CL_velue1__0_carry__0/O[2]
                         net (fo=20, routed)          1.604    30.584    design_1_i/Coor_PixelL_0/U0/CL_velue1[11]
    SLICE_X104Y71        LUT3 (Prop_lut3_I0_O)        0.302    30.886 r  design_1_i/Coor_PixelL_0/U0/i___0_carry__0_i_1/O
                         net (fo=12, routed)          1.918    32.804    design_1_i/Coor_PixelL_0/U0/i___0_carry__0_i_1_n_0
    SLICE_X100Y69        LUT4 (Prop_lut4_I0_O)        0.124    32.928 r  design_1_i/Coor_PixelL_0/U0/i___0_carry__0_i_4/O
                         net (fo=1, routed)           0.000    32.928    design_1_i/Coor_PixelL_0/U0/i___0_carry__0_i_4_n_0
    SLICE_X100Y69        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    33.461 r  design_1_i/Coor_PixelL_0/U0/CL_velue0_inferred__0/i___0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    33.461    design_1_i/Coor_PixelL_0/U0/CL_velue0_inferred__0/i___0_carry__0_n_0
    SLICE_X100Y70        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    33.784 r  design_1_i/Coor_PixelL_0/U0/CL_velue0_inferred__0/i___0_carry__1/O[1]
                         net (fo=5, routed)           1.145    34.929    design_1_i/Coor_PixelL_0/U0/CL_velue0_inferred__0/i___0_carry__1_n_6
    SLICE_X104Y69        LUT5 (Prop_lut5_I3_O)        0.328    35.257 r  design_1_i/Coor_PixelL_0/U0/i___56_carry__0_i_1/O
                         net (fo=1, routed)           0.478    35.734    design_1_i/Coor_PixelL_0/U0/i___56_carry__0_i_1_n_0
    SLICE_X103Y69        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.589    36.323 r  design_1_i/Coor_PixelL_0/U0/CL_velue0_inferred__0/i___56_carry__0/CO[3]
                         net (fo=1, routed)           0.000    36.323    design_1_i/Coor_PixelL_0/U0/CL_velue0_inferred__0/i___56_carry__0_n_0
    SLICE_X103Y70        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    36.545 r  design_1_i/Coor_PixelL_0/U0/CL_velue0_inferred__0/i___56_carry__1/O[0]
                         net (fo=3, routed)           0.726    37.271    design_1_i/Coor_PixelL_0/U0/CL_velue0_inferred__0/i___56_carry__1_n_7
    SLICE_X102Y70        LUT4 (Prop_lut4_I2_O)        0.299    37.570 r  design_1_i/Coor_PixelL_0/U0/i___93_carry__1_i_7/O
                         net (fo=1, routed)           0.000    37.570    design_1_i/Coor_PixelL_0/U0/i___93_carry__1_i_7_n_0
    SLICE_X102Y70        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    38.103 r  design_1_i/Coor_PixelL_0/U0/CL_velue0_inferred__0/i___93_carry__1/CO[3]
                         net (fo=1, routed)           0.000    38.103    design_1_i/Coor_PixelL_0/U0/CL_velue0_inferred__0/i___93_carry__1_n_0
    SLICE_X102Y71        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    38.260 r  design_1_i/Coor_PixelL_0/U0/CL_velue0_inferred__0/i___93_carry__2/CO[1]
                         net (fo=6, routed)           0.327    38.588    design_1_i/Coor_PixelL_0/U0/CL_velue0_inferred__0/i___93_carry__2_n_2
    SLICE_X104Y71        LUT3 (Prop_lut3_I2_O)        0.332    38.920 r  design_1_i/Coor_PixelL_0/U0/CL_velue[5]_i_3/O
                         net (fo=3, routed)           0.815    39.735    design_1_i/Coor_PixelL_0/U0/CL_velue[5]_i_3_n_0
    SLICE_X104Y70        LUT6 (Prop_lut6_I4_O)        0.124    39.859 r  design_1_i/Coor_PixelL_0/U0/CL_velue[5]_i_1/O
                         net (fo=1, routed)           0.000    39.859    design_1_i/Coor_PixelL_0/U0/p_1_in[5]
    SLICE_X104Y70        FDRE                                         r  design_1_i/Coor_PixelL_0/U0/CL_velue_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/Coor_PixelL_0/U0/CL_velue_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        39.658ns  (logic 16.261ns (41.003%)  route 23.397ns (58.997%))
  Logic Levels:           39  (CARRY4=20 DSP48E1=1 LDCE=1 LUT1=1 LUT3=6 LUT4=3 LUT5=4 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y61        LDCE                         0.000     0.000 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]/G
    SLICE_X102Y61        LDCE (EnToQ_ldce_G_Q)        0.796     0.796 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]/Q
                         net (fo=3, routed)           1.133     1.929    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm[9]
    SLICE_X102Y57        LUT1 (Prop_lut1_I0_O)        0.124     2.053 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_11/O
                         net (fo=1, routed)           0.000     2.053    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_11_n_0
    SLICE_X102Y57        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.566 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.566    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_2_n_0
    SLICE_X102Y58        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.889 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_1/O[1]
                         net (fo=1, routed)           0.571     3.460    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/A[14]
    DSP48_X4Y22          DSP48E1 (Prop_dsp48e1_A[14]_P[10])
                                                      4.023     7.483 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1/P[10]
                         net (fo=26, routed)          2.432     9.915    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_n_95
    SLICE_X109Y61        LUT3 (Prop_lut3_I2_O)        0.150    10.065 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_73/O
                         net (fo=1, routed)           0.879    10.944    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_73_n_0
    SLICE_X107Y55        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.587    11.531 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_38/CO[3]
                         net (fo=1, routed)           0.000    11.531    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_38_n_0
    SLICE_X107Y56        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.645 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_22/CO[3]
                         net (fo=1, routed)           0.000    11.645    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_22_n_0
    SLICE_X107Y57        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.867 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_12/O[0]
                         net (fo=3, routed)           1.812    13.679    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_12_n_7
    SLICE_X109Y65        LUT3 (Prop_lut3_I2_O)        0.299    13.978 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_21/O
                         net (fo=2, routed)           1.107    15.085    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_21_n_0
    SLICE_X109Y65        LUT5 (Prop_lut5_I0_O)        0.153    15.238 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_4/O
                         net (fo=2, routed)           1.136    16.374    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_4_n_0
    SLICE_X107Y65        LUT6 (Prop_lut6_I0_O)        0.327    16.701 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_8/O
                         net (fo=1, routed)           0.000    16.701    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_8_n_0
    SLICE_X107Y65        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    17.099 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.099    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_1_n_0
    SLICE_X107Y66        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.213 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.213    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_1_n_0
    SLICE_X107Y67        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.327 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_4/CO[3]
                         net (fo=1, routed)           0.000    17.327    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_4_n_0
    SLICE_X107Y68        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.661 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_117/O[1]
                         net (fo=9, routed)           0.880    18.540    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_117_n_6
    SLICE_X109Y67        LUT3 (Prop_lut3_I0_O)        0.331    18.871 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_112/O
                         net (fo=1, routed)           1.013    19.884    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_112_n_0
    SLICE_X106Y69        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.728    20.612 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_54/CO[3]
                         net (fo=1, routed)           0.000    20.612    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_54_n_0
    SLICE_X106Y70        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    20.925 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_29/O[3]
                         net (fo=3, routed)           1.126    22.051    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_29_n_4
    SLICE_X106Y66        LUT4 (Prop_lut4_I2_O)        0.306    22.357 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_27/O
                         net (fo=1, routed)           0.000    22.357    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_27_n_0
    SLICE_X106Y66        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.907 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_9/CO[3]
                         net (fo=2, routed)           1.203    24.111    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_9_n_0
    SLICE_X105Y66        LUT5 (Prop_lut5_I1_O)        0.152    24.263 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_5/O
                         net (fo=9, routed)           1.218    25.481    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_5_n_0
    SLICE_X111Y65        LUT5 (Prop_lut5_I4_O)        0.326    25.807 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[5]_INST_0/O
                         net (fo=2, routed)           0.452    26.259    design_1_i/ontvangen_controllers/controller_interconn_0/controller_input_2[5]
    SLICE_X110Y68        LUT6 (Prop_lut6_I4_O)        0.124    26.383 r  design_1_i/ontvangen_controllers/controller_interconn_0/controller_output_1[5]_INST_0/O
                         net (fo=10, routed)          1.077    27.461    design_1_i/Coor_PixelL_0/U0/CL_in[5]
    SLICE_X104Y66        LUT3 (Prop_lut3_I0_O)        0.146    27.607 r  design_1_i/Coor_PixelL_0/U0/CL_velue1__0_carry_i_1/O
                         net (fo=1, routed)           0.546    28.152    design_1_i/Coor_PixelL_0/U0/CL_velue1__0_carry_i_1_n_0
    SLICE_X103Y65        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.589    28.741 r  design_1_i/Coor_PixelL_0/U0/CL_velue1__0_carry/CO[3]
                         net (fo=1, routed)           0.000    28.741    design_1_i/Coor_PixelL_0/U0/CL_velue1__0_carry_n_0
    SLICE_X103Y66        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    28.980 r  design_1_i/Coor_PixelL_0/U0/CL_velue1__0_carry__0/O[2]
                         net (fo=20, routed)          1.604    30.584    design_1_i/Coor_PixelL_0/U0/CL_velue1[11]
    SLICE_X104Y71        LUT3 (Prop_lut3_I0_O)        0.302    30.886 r  design_1_i/Coor_PixelL_0/U0/i___0_carry__0_i_1/O
                         net (fo=12, routed)          1.918    32.804    design_1_i/Coor_PixelL_0/U0/i___0_carry__0_i_1_n_0
    SLICE_X100Y69        LUT4 (Prop_lut4_I0_O)        0.124    32.928 r  design_1_i/Coor_PixelL_0/U0/i___0_carry__0_i_4/O
                         net (fo=1, routed)           0.000    32.928    design_1_i/Coor_PixelL_0/U0/i___0_carry__0_i_4_n_0
    SLICE_X100Y69        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    33.461 r  design_1_i/Coor_PixelL_0/U0/CL_velue0_inferred__0/i___0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    33.461    design_1_i/Coor_PixelL_0/U0/CL_velue0_inferred__0/i___0_carry__0_n_0
    SLICE_X100Y70        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    33.784 r  design_1_i/Coor_PixelL_0/U0/CL_velue0_inferred__0/i___0_carry__1/O[1]
                         net (fo=5, routed)           1.145    34.929    design_1_i/Coor_PixelL_0/U0/CL_velue0_inferred__0/i___0_carry__1_n_6
    SLICE_X104Y69        LUT5 (Prop_lut5_I3_O)        0.328    35.257 r  design_1_i/Coor_PixelL_0/U0/i___56_carry__0_i_1/O
                         net (fo=1, routed)           0.478    35.734    design_1_i/Coor_PixelL_0/U0/i___56_carry__0_i_1_n_0
    SLICE_X103Y69        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.589    36.323 r  design_1_i/Coor_PixelL_0/U0/CL_velue0_inferred__0/i___56_carry__0/CO[3]
                         net (fo=1, routed)           0.000    36.323    design_1_i/Coor_PixelL_0/U0/CL_velue0_inferred__0/i___56_carry__0_n_0
    SLICE_X103Y70        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    36.545 r  design_1_i/Coor_PixelL_0/U0/CL_velue0_inferred__0/i___56_carry__1/O[0]
                         net (fo=3, routed)           0.726    37.271    design_1_i/Coor_PixelL_0/U0/CL_velue0_inferred__0/i___56_carry__1_n_7
    SLICE_X102Y70        LUT4 (Prop_lut4_I2_O)        0.299    37.570 r  design_1_i/Coor_PixelL_0/U0/i___93_carry__1_i_7/O
                         net (fo=1, routed)           0.000    37.570    design_1_i/Coor_PixelL_0/U0/i___93_carry__1_i_7_n_0
    SLICE_X102Y70        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    38.103 r  design_1_i/Coor_PixelL_0/U0/CL_velue0_inferred__0/i___93_carry__1/CO[3]
                         net (fo=1, routed)           0.000    38.103    design_1_i/Coor_PixelL_0/U0/CL_velue0_inferred__0/i___93_carry__1_n_0
    SLICE_X102Y71        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    38.260 r  design_1_i/Coor_PixelL_0/U0/CL_velue0_inferred__0/i___93_carry__2/CO[1]
                         net (fo=6, routed)           0.327    38.588    design_1_i/Coor_PixelL_0/U0/CL_velue0_inferred__0/i___93_carry__2_n_2
    SLICE_X104Y71        LUT3 (Prop_lut3_I2_O)        0.332    38.920 r  design_1_i/Coor_PixelL_0/U0/CL_velue[5]_i_3/O
                         net (fo=3, routed)           0.614    39.534    design_1_i/Coor_PixelL_0/U0/CL_velue[5]_i_3_n_0
    SLICE_X104Y70        LUT6 (Prop_lut6_I4_O)        0.124    39.658 r  design_1_i/Coor_PixelL_0/U0/CL_velue[4]_i_1/O
                         net (fo=1, routed)           0.000    39.658    design_1_i/Coor_PixelL_0/U0/p_1_in[4]
    SLICE_X104Y70        FDRE                                         r  design_1_i/Coor_PixelL_0/U0/CL_velue_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/Coor_PixelL_0/U0/CL_velue_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        39.507ns  (logic 16.163ns (40.912%)  route 23.344ns (59.088%))
  Logic Levels:           38  (CARRY4=20 DSP48E1=1 LDCE=1 LUT1=1 LUT3=5 LUT4=3 LUT5=5 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y61        LDCE                         0.000     0.000 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]/G
    SLICE_X102Y61        LDCE (EnToQ_ldce_G_Q)        0.796     0.796 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]/Q
                         net (fo=3, routed)           1.133     1.929    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm[9]
    SLICE_X102Y57        LUT1 (Prop_lut1_I0_O)        0.124     2.053 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_11/O
                         net (fo=1, routed)           0.000     2.053    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_11_n_0
    SLICE_X102Y57        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.566 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.566    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_2_n_0
    SLICE_X102Y58        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.889 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_1/O[1]
                         net (fo=1, routed)           0.571     3.460    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/A[14]
    DSP48_X4Y22          DSP48E1 (Prop_dsp48e1_A[14]_P[10])
                                                      4.023     7.483 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1/P[10]
                         net (fo=26, routed)          2.432     9.915    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_n_95
    SLICE_X109Y61        LUT3 (Prop_lut3_I2_O)        0.150    10.065 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_73/O
                         net (fo=1, routed)           0.879    10.944    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_73_n_0
    SLICE_X107Y55        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.587    11.531 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_38/CO[3]
                         net (fo=1, routed)           0.000    11.531    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_38_n_0
    SLICE_X107Y56        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.645 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_22/CO[3]
                         net (fo=1, routed)           0.000    11.645    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_22_n_0
    SLICE_X107Y57        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.867 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_12/O[0]
                         net (fo=3, routed)           1.812    13.679    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_12_n_7
    SLICE_X109Y65        LUT3 (Prop_lut3_I2_O)        0.299    13.978 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_21/O
                         net (fo=2, routed)           1.107    15.085    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_21_n_0
    SLICE_X109Y65        LUT5 (Prop_lut5_I0_O)        0.153    15.238 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_4/O
                         net (fo=2, routed)           1.136    16.374    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_4_n_0
    SLICE_X107Y65        LUT6 (Prop_lut6_I0_O)        0.327    16.701 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_8/O
                         net (fo=1, routed)           0.000    16.701    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_8_n_0
    SLICE_X107Y65        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    17.099 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.099    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_1_n_0
    SLICE_X107Y66        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.213 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.213    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_1_n_0
    SLICE_X107Y67        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.327 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_4/CO[3]
                         net (fo=1, routed)           0.000    17.327    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_4_n_0
    SLICE_X107Y68        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.661 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_117/O[1]
                         net (fo=9, routed)           0.880    18.540    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_117_n_6
    SLICE_X109Y67        LUT3 (Prop_lut3_I0_O)        0.331    18.871 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_112/O
                         net (fo=1, routed)           1.013    19.884    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_112_n_0
    SLICE_X106Y69        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.728    20.612 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_54/CO[3]
                         net (fo=1, routed)           0.000    20.612    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_54_n_0
    SLICE_X106Y70        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    20.925 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_29/O[3]
                         net (fo=3, routed)           1.126    22.051    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_29_n_4
    SLICE_X106Y66        LUT4 (Prop_lut4_I2_O)        0.306    22.357 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_27/O
                         net (fo=1, routed)           0.000    22.357    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_27_n_0
    SLICE_X106Y66        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.907 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_9/CO[3]
                         net (fo=2, routed)           1.203    24.111    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_9_n_0
    SLICE_X105Y66        LUT5 (Prop_lut5_I1_O)        0.152    24.263 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_5/O
                         net (fo=9, routed)           1.218    25.481    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_5_n_0
    SLICE_X111Y65        LUT5 (Prop_lut5_I4_O)        0.326    25.807 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[5]_INST_0/O
                         net (fo=2, routed)           0.452    26.259    design_1_i/ontvangen_controllers/controller_interconn_0/controller_input_2[5]
    SLICE_X110Y68        LUT6 (Prop_lut6_I4_O)        0.124    26.383 r  design_1_i/ontvangen_controllers/controller_interconn_0/controller_output_1[5]_INST_0/O
                         net (fo=10, routed)          1.077    27.461    design_1_i/Coor_PixelL_0/U0/CL_in[5]
    SLICE_X104Y66        LUT3 (Prop_lut3_I0_O)        0.146    27.607 r  design_1_i/Coor_PixelL_0/U0/CL_velue1__0_carry_i_1/O
                         net (fo=1, routed)           0.546    28.152    design_1_i/Coor_PixelL_0/U0/CL_velue1__0_carry_i_1_n_0
    SLICE_X103Y65        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.589    28.741 r  design_1_i/Coor_PixelL_0/U0/CL_velue1__0_carry/CO[3]
                         net (fo=1, routed)           0.000    28.741    design_1_i/Coor_PixelL_0/U0/CL_velue1__0_carry_n_0
    SLICE_X103Y66        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    28.980 r  design_1_i/Coor_PixelL_0/U0/CL_velue1__0_carry__0/O[2]
                         net (fo=20, routed)          1.604    30.584    design_1_i/Coor_PixelL_0/U0/CL_velue1[11]
    SLICE_X104Y71        LUT3 (Prop_lut3_I0_O)        0.302    30.886 r  design_1_i/Coor_PixelL_0/U0/i___0_carry__0_i_1/O
                         net (fo=12, routed)          1.918    32.804    design_1_i/Coor_PixelL_0/U0/i___0_carry__0_i_1_n_0
    SLICE_X100Y69        LUT4 (Prop_lut4_I0_O)        0.124    32.928 r  design_1_i/Coor_PixelL_0/U0/i___0_carry__0_i_4/O
                         net (fo=1, routed)           0.000    32.928    design_1_i/Coor_PixelL_0/U0/i___0_carry__0_i_4_n_0
    SLICE_X100Y69        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    33.461 r  design_1_i/Coor_PixelL_0/U0/CL_velue0_inferred__0/i___0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    33.461    design_1_i/Coor_PixelL_0/U0/CL_velue0_inferred__0/i___0_carry__0_n_0
    SLICE_X100Y70        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    33.784 r  design_1_i/Coor_PixelL_0/U0/CL_velue0_inferred__0/i___0_carry__1/O[1]
                         net (fo=5, routed)           1.145    34.929    design_1_i/Coor_PixelL_0/U0/CL_velue0_inferred__0/i___0_carry__1_n_6
    SLICE_X104Y69        LUT5 (Prop_lut5_I3_O)        0.328    35.257 r  design_1_i/Coor_PixelL_0/U0/i___56_carry__0_i_1/O
                         net (fo=1, routed)           0.478    35.734    design_1_i/Coor_PixelL_0/U0/i___56_carry__0_i_1_n_0
    SLICE_X103Y69        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.589    36.323 r  design_1_i/Coor_PixelL_0/U0/CL_velue0_inferred__0/i___56_carry__0/CO[3]
                         net (fo=1, routed)           0.000    36.323    design_1_i/Coor_PixelL_0/U0/CL_velue0_inferred__0/i___56_carry__0_n_0
    SLICE_X103Y70        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    36.545 r  design_1_i/Coor_PixelL_0/U0/CL_velue0_inferred__0/i___56_carry__1/O[0]
                         net (fo=3, routed)           0.726    37.271    design_1_i/Coor_PixelL_0/U0/CL_velue0_inferred__0/i___56_carry__1_n_7
    SLICE_X102Y70        LUT4 (Prop_lut4_I2_O)        0.299    37.570 r  design_1_i/Coor_PixelL_0/U0/i___93_carry__1_i_7/O
                         net (fo=1, routed)           0.000    37.570    design_1_i/Coor_PixelL_0/U0/i___93_carry__1_i_7_n_0
    SLICE_X102Y70        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    38.103 r  design_1_i/Coor_PixelL_0/U0/CL_velue0_inferred__0/i___93_carry__1/CO[3]
                         net (fo=1, routed)           0.000    38.103    design_1_i/Coor_PixelL_0/U0/CL_velue0_inferred__0/i___93_carry__1_n_0
    SLICE_X102Y71        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    38.260 r  design_1_i/Coor_PixelL_0/U0/CL_velue0_inferred__0/i___93_carry__2/CO[1]
                         net (fo=6, routed)           0.888    39.149    design_1_i/Coor_PixelL_0/U0/CL_velue0_inferred__0/i___93_carry__2_n_2
    SLICE_X100Y71        LUT5 (Prop_lut5_I2_O)        0.358    39.507 r  design_1_i/Coor_PixelL_0/U0/CL_velue[1]_i_1/O
                         net (fo=1, routed)           0.000    39.507    design_1_i/Coor_PixelL_0/U0/p_1_in[1]
    SLICE_X100Y71        FDRE                                         r  design_1_i/Coor_PixelL_0/U0/CL_velue_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/Coor_PixelL_0/U0/CL_velue_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        39.481ns  (logic 16.137ns (40.873%)  route 23.344ns (59.127%))
  Logic Levels:           38  (CARRY4=20 DSP48E1=1 LDCE=1 LUT1=1 LUT3=5 LUT4=4 LUT5=4 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y61        LDCE                         0.000     0.000 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]/G
    SLICE_X102Y61        LDCE (EnToQ_ldce_G_Q)        0.796     0.796 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]/Q
                         net (fo=3, routed)           1.133     1.929    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm[9]
    SLICE_X102Y57        LUT1 (Prop_lut1_I0_O)        0.124     2.053 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_11/O
                         net (fo=1, routed)           0.000     2.053    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_11_n_0
    SLICE_X102Y57        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.566 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.566    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_2_n_0
    SLICE_X102Y58        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.889 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_1/O[1]
                         net (fo=1, routed)           0.571     3.460    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/A[14]
    DSP48_X4Y22          DSP48E1 (Prop_dsp48e1_A[14]_P[10])
                                                      4.023     7.483 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1/P[10]
                         net (fo=26, routed)          2.432     9.915    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_n_95
    SLICE_X109Y61        LUT3 (Prop_lut3_I2_O)        0.150    10.065 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_73/O
                         net (fo=1, routed)           0.879    10.944    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_73_n_0
    SLICE_X107Y55        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.587    11.531 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_38/CO[3]
                         net (fo=1, routed)           0.000    11.531    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_38_n_0
    SLICE_X107Y56        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.645 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_22/CO[3]
                         net (fo=1, routed)           0.000    11.645    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_22_n_0
    SLICE_X107Y57        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.867 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_12/O[0]
                         net (fo=3, routed)           1.812    13.679    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_12_n_7
    SLICE_X109Y65        LUT3 (Prop_lut3_I2_O)        0.299    13.978 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_21/O
                         net (fo=2, routed)           1.107    15.085    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_21_n_0
    SLICE_X109Y65        LUT5 (Prop_lut5_I0_O)        0.153    15.238 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_4/O
                         net (fo=2, routed)           1.136    16.374    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_4_n_0
    SLICE_X107Y65        LUT6 (Prop_lut6_I0_O)        0.327    16.701 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_8/O
                         net (fo=1, routed)           0.000    16.701    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_8_n_0
    SLICE_X107Y65        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    17.099 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.099    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_1_n_0
    SLICE_X107Y66        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.213 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.213    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_1_n_0
    SLICE_X107Y67        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.327 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_4/CO[3]
                         net (fo=1, routed)           0.000    17.327    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_4_n_0
    SLICE_X107Y68        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.661 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_117/O[1]
                         net (fo=9, routed)           0.880    18.540    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_117_n_6
    SLICE_X109Y67        LUT3 (Prop_lut3_I0_O)        0.331    18.871 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_112/O
                         net (fo=1, routed)           1.013    19.884    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_112_n_0
    SLICE_X106Y69        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.728    20.612 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_54/CO[3]
                         net (fo=1, routed)           0.000    20.612    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_54_n_0
    SLICE_X106Y70        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    20.925 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_29/O[3]
                         net (fo=3, routed)           1.126    22.051    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_29_n_4
    SLICE_X106Y66        LUT4 (Prop_lut4_I2_O)        0.306    22.357 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_27/O
                         net (fo=1, routed)           0.000    22.357    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_27_n_0
    SLICE_X106Y66        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.907 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_9/CO[3]
                         net (fo=2, routed)           1.203    24.111    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_9_n_0
    SLICE_X105Y66        LUT5 (Prop_lut5_I1_O)        0.152    24.263 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_5/O
                         net (fo=9, routed)           1.218    25.481    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_5_n_0
    SLICE_X111Y65        LUT5 (Prop_lut5_I4_O)        0.326    25.807 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[5]_INST_0/O
                         net (fo=2, routed)           0.452    26.259    design_1_i/ontvangen_controllers/controller_interconn_0/controller_input_2[5]
    SLICE_X110Y68        LUT6 (Prop_lut6_I4_O)        0.124    26.383 r  design_1_i/ontvangen_controllers/controller_interconn_0/controller_output_1[5]_INST_0/O
                         net (fo=10, routed)          1.077    27.461    design_1_i/Coor_PixelL_0/U0/CL_in[5]
    SLICE_X104Y66        LUT3 (Prop_lut3_I0_O)        0.146    27.607 r  design_1_i/Coor_PixelL_0/U0/CL_velue1__0_carry_i_1/O
                         net (fo=1, routed)           0.546    28.152    design_1_i/Coor_PixelL_0/U0/CL_velue1__0_carry_i_1_n_0
    SLICE_X103Y65        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.589    28.741 r  design_1_i/Coor_PixelL_0/U0/CL_velue1__0_carry/CO[3]
                         net (fo=1, routed)           0.000    28.741    design_1_i/Coor_PixelL_0/U0/CL_velue1__0_carry_n_0
    SLICE_X103Y66        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    28.980 r  design_1_i/Coor_PixelL_0/U0/CL_velue1__0_carry__0/O[2]
                         net (fo=20, routed)          1.604    30.584    design_1_i/Coor_PixelL_0/U0/CL_velue1[11]
    SLICE_X104Y71        LUT3 (Prop_lut3_I0_O)        0.302    30.886 r  design_1_i/Coor_PixelL_0/U0/i___0_carry__0_i_1/O
                         net (fo=12, routed)          1.918    32.804    design_1_i/Coor_PixelL_0/U0/i___0_carry__0_i_1_n_0
    SLICE_X100Y69        LUT4 (Prop_lut4_I0_O)        0.124    32.928 r  design_1_i/Coor_PixelL_0/U0/i___0_carry__0_i_4/O
                         net (fo=1, routed)           0.000    32.928    design_1_i/Coor_PixelL_0/U0/i___0_carry__0_i_4_n_0
    SLICE_X100Y69        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    33.461 r  design_1_i/Coor_PixelL_0/U0/CL_velue0_inferred__0/i___0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    33.461    design_1_i/Coor_PixelL_0/U0/CL_velue0_inferred__0/i___0_carry__0_n_0
    SLICE_X100Y70        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    33.784 r  design_1_i/Coor_PixelL_0/U0/CL_velue0_inferred__0/i___0_carry__1/O[1]
                         net (fo=5, routed)           1.145    34.929    design_1_i/Coor_PixelL_0/U0/CL_velue0_inferred__0/i___0_carry__1_n_6
    SLICE_X104Y69        LUT5 (Prop_lut5_I3_O)        0.328    35.257 r  design_1_i/Coor_PixelL_0/U0/i___56_carry__0_i_1/O
                         net (fo=1, routed)           0.478    35.734    design_1_i/Coor_PixelL_0/U0/i___56_carry__0_i_1_n_0
    SLICE_X103Y69        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.589    36.323 r  design_1_i/Coor_PixelL_0/U0/CL_velue0_inferred__0/i___56_carry__0/CO[3]
                         net (fo=1, routed)           0.000    36.323    design_1_i/Coor_PixelL_0/U0/CL_velue0_inferred__0/i___56_carry__0_n_0
    SLICE_X103Y70        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    36.545 r  design_1_i/Coor_PixelL_0/U0/CL_velue0_inferred__0/i___56_carry__1/O[0]
                         net (fo=3, routed)           0.726    37.271    design_1_i/Coor_PixelL_0/U0/CL_velue0_inferred__0/i___56_carry__1_n_7
    SLICE_X102Y70        LUT4 (Prop_lut4_I2_O)        0.299    37.570 r  design_1_i/Coor_PixelL_0/U0/i___93_carry__1_i_7/O
                         net (fo=1, routed)           0.000    37.570    design_1_i/Coor_PixelL_0/U0/i___93_carry__1_i_7_n_0
    SLICE_X102Y70        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    38.103 r  design_1_i/Coor_PixelL_0/U0/CL_velue0_inferred__0/i___93_carry__1/CO[3]
                         net (fo=1, routed)           0.000    38.103    design_1_i/Coor_PixelL_0/U0/CL_velue0_inferred__0/i___93_carry__1_n_0
    SLICE_X102Y71        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    38.260 r  design_1_i/Coor_PixelL_0/U0/CL_velue0_inferred__0/i___93_carry__2/CO[1]
                         net (fo=6, routed)           0.888    39.149    design_1_i/Coor_PixelL_0/U0/CL_velue0_inferred__0/i___93_carry__2_n_2
    SLICE_X100Y71        LUT4 (Prop_lut4_I0_O)        0.332    39.481 r  design_1_i/Coor_PixelL_0/U0/CL_velue[0]_i_1/O
                         net (fo=1, routed)           0.000    39.481    design_1_i/Coor_PixelL_0/U0/p_1_in[0]
    SLICE_X100Y71        FDRE                                         r  design_1_i/Coor_PixelL_0/U0/CL_velue_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/Coor_PixelL_0/U0/CL_velue_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        39.471ns  (logic 16.137ns (40.884%)  route 23.334ns (59.116%))
  Logic Levels:           38  (CARRY4=20 DSP48E1=1 LDCE=1 LUT1=1 LUT3=5 LUT4=3 LUT5=4 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y61        LDCE                         0.000     0.000 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]/G
    SLICE_X102Y61        LDCE (EnToQ_ldce_G_Q)        0.796     0.796 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]/Q
                         net (fo=3, routed)           1.133     1.929    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm[9]
    SLICE_X102Y57        LUT1 (Prop_lut1_I0_O)        0.124     2.053 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_11/O
                         net (fo=1, routed)           0.000     2.053    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_11_n_0
    SLICE_X102Y57        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.566 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.566    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_2_n_0
    SLICE_X102Y58        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.889 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_1/O[1]
                         net (fo=1, routed)           0.571     3.460    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/A[14]
    DSP48_X4Y22          DSP48E1 (Prop_dsp48e1_A[14]_P[10])
                                                      4.023     7.483 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1/P[10]
                         net (fo=26, routed)          2.432     9.915    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_n_95
    SLICE_X109Y61        LUT3 (Prop_lut3_I2_O)        0.150    10.065 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_73/O
                         net (fo=1, routed)           0.879    10.944    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_73_n_0
    SLICE_X107Y55        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.587    11.531 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_38/CO[3]
                         net (fo=1, routed)           0.000    11.531    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_38_n_0
    SLICE_X107Y56        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.645 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_22/CO[3]
                         net (fo=1, routed)           0.000    11.645    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_22_n_0
    SLICE_X107Y57        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.867 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_12/O[0]
                         net (fo=3, routed)           1.812    13.679    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_12_n_7
    SLICE_X109Y65        LUT3 (Prop_lut3_I2_O)        0.299    13.978 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_21/O
                         net (fo=2, routed)           1.107    15.085    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_21_n_0
    SLICE_X109Y65        LUT5 (Prop_lut5_I0_O)        0.153    15.238 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_4/O
                         net (fo=2, routed)           1.136    16.374    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_4_n_0
    SLICE_X107Y65        LUT6 (Prop_lut6_I0_O)        0.327    16.701 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_8/O
                         net (fo=1, routed)           0.000    16.701    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_8_n_0
    SLICE_X107Y65        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    17.099 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.099    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_1_n_0
    SLICE_X107Y66        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.213 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.213    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_1_n_0
    SLICE_X107Y67        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.327 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_4/CO[3]
                         net (fo=1, routed)           0.000    17.327    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_4_n_0
    SLICE_X107Y68        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.661 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_117/O[1]
                         net (fo=9, routed)           0.880    18.540    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_117_n_6
    SLICE_X109Y67        LUT3 (Prop_lut3_I0_O)        0.331    18.871 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_112/O
                         net (fo=1, routed)           1.013    19.884    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_112_n_0
    SLICE_X106Y69        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.728    20.612 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_54/CO[3]
                         net (fo=1, routed)           0.000    20.612    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_54_n_0
    SLICE_X106Y70        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    20.925 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_29/O[3]
                         net (fo=3, routed)           1.126    22.051    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_29_n_4
    SLICE_X106Y66        LUT4 (Prop_lut4_I2_O)        0.306    22.357 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_27/O
                         net (fo=1, routed)           0.000    22.357    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_27_n_0
    SLICE_X106Y66        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.907 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_9/CO[3]
                         net (fo=2, routed)           1.203    24.111    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_9_n_0
    SLICE_X105Y66        LUT5 (Prop_lut5_I1_O)        0.152    24.263 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_5/O
                         net (fo=9, routed)           1.218    25.481    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_5_n_0
    SLICE_X111Y65        LUT5 (Prop_lut5_I4_O)        0.326    25.807 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[5]_INST_0/O
                         net (fo=2, routed)           0.452    26.259    design_1_i/ontvangen_controllers/controller_interconn_0/controller_input_2[5]
    SLICE_X110Y68        LUT6 (Prop_lut6_I4_O)        0.124    26.383 r  design_1_i/ontvangen_controllers/controller_interconn_0/controller_output_1[5]_INST_0/O
                         net (fo=10, routed)          1.077    27.461    design_1_i/Coor_PixelL_0/U0/CL_in[5]
    SLICE_X104Y66        LUT3 (Prop_lut3_I0_O)        0.146    27.607 r  design_1_i/Coor_PixelL_0/U0/CL_velue1__0_carry_i_1/O
                         net (fo=1, routed)           0.546    28.152    design_1_i/Coor_PixelL_0/U0/CL_velue1__0_carry_i_1_n_0
    SLICE_X103Y65        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.589    28.741 r  design_1_i/Coor_PixelL_0/U0/CL_velue1__0_carry/CO[3]
                         net (fo=1, routed)           0.000    28.741    design_1_i/Coor_PixelL_0/U0/CL_velue1__0_carry_n_0
    SLICE_X103Y66        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    28.980 r  design_1_i/Coor_PixelL_0/U0/CL_velue1__0_carry__0/O[2]
                         net (fo=20, routed)          1.604    30.584    design_1_i/Coor_PixelL_0/U0/CL_velue1[11]
    SLICE_X104Y71        LUT3 (Prop_lut3_I0_O)        0.302    30.886 r  design_1_i/Coor_PixelL_0/U0/i___0_carry__0_i_1/O
                         net (fo=12, routed)          1.918    32.804    design_1_i/Coor_PixelL_0/U0/i___0_carry__0_i_1_n_0
    SLICE_X100Y69        LUT4 (Prop_lut4_I0_O)        0.124    32.928 r  design_1_i/Coor_PixelL_0/U0/i___0_carry__0_i_4/O
                         net (fo=1, routed)           0.000    32.928    design_1_i/Coor_PixelL_0/U0/i___0_carry__0_i_4_n_0
    SLICE_X100Y69        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    33.461 r  design_1_i/Coor_PixelL_0/U0/CL_velue0_inferred__0/i___0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    33.461    design_1_i/Coor_PixelL_0/U0/CL_velue0_inferred__0/i___0_carry__0_n_0
    SLICE_X100Y70        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    33.784 r  design_1_i/Coor_PixelL_0/U0/CL_velue0_inferred__0/i___0_carry__1/O[1]
                         net (fo=5, routed)           1.145    34.929    design_1_i/Coor_PixelL_0/U0/CL_velue0_inferred__0/i___0_carry__1_n_6
    SLICE_X104Y69        LUT5 (Prop_lut5_I3_O)        0.328    35.257 r  design_1_i/Coor_PixelL_0/U0/i___56_carry__0_i_1/O
                         net (fo=1, routed)           0.478    35.734    design_1_i/Coor_PixelL_0/U0/i___56_carry__0_i_1_n_0
    SLICE_X103Y69        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.589    36.323 r  design_1_i/Coor_PixelL_0/U0/CL_velue0_inferred__0/i___56_carry__0/CO[3]
                         net (fo=1, routed)           0.000    36.323    design_1_i/Coor_PixelL_0/U0/CL_velue0_inferred__0/i___56_carry__0_n_0
    SLICE_X103Y70        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    36.545 r  design_1_i/Coor_PixelL_0/U0/CL_velue0_inferred__0/i___56_carry__1/O[0]
                         net (fo=3, routed)           0.726    37.271    design_1_i/Coor_PixelL_0/U0/CL_velue0_inferred__0/i___56_carry__1_n_7
    SLICE_X102Y70        LUT4 (Prop_lut4_I2_O)        0.299    37.570 r  design_1_i/Coor_PixelL_0/U0/i___93_carry__1_i_7/O
                         net (fo=1, routed)           0.000    37.570    design_1_i/Coor_PixelL_0/U0/i___93_carry__1_i_7_n_0
    SLICE_X102Y70        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    38.103 r  design_1_i/Coor_PixelL_0/U0/CL_velue0_inferred__0/i___93_carry__1/CO[3]
                         net (fo=1, routed)           0.000    38.103    design_1_i/Coor_PixelL_0/U0/CL_velue0_inferred__0/i___93_carry__1_n_0
    SLICE_X102Y71        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    38.260 r  design_1_i/Coor_PixelL_0/U0/CL_velue0_inferred__0/i___93_carry__2/CO[1]
                         net (fo=6, routed)           0.878    39.139    design_1_i/Coor_PixelL_0/U0/CL_velue0_inferred__0/i___93_carry__2_n_2
    SLICE_X100Y71        LUT6 (Prop_lut6_I4_O)        0.332    39.471 r  design_1_i/Coor_PixelL_0/U0/CL_velue[2]_i_1/O
                         net (fo=1, routed)           0.000    39.471    design_1_i/Coor_PixelL_0/U0/p_1_in[2]
    SLICE_X100Y71        FDRE                                         r  design_1_i/Coor_PixelL_0/U0/CL_velue_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/Coor_PixelL_0/U0/CL_velue_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        39.203ns  (logic 16.137ns (41.163%)  route 23.066ns (58.837%))
  Logic Levels:           38  (CARRY4=20 DSP48E1=1 LDCE=1 LUT1=1 LUT3=5 LUT4=3 LUT5=5 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y61        LDCE                         0.000     0.000 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]/G
    SLICE_X102Y61        LDCE (EnToQ_ldce_G_Q)        0.796     0.796 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]/Q
                         net (fo=3, routed)           1.133     1.929    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm[9]
    SLICE_X102Y57        LUT1 (Prop_lut1_I0_O)        0.124     2.053 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_11/O
                         net (fo=1, routed)           0.000     2.053    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_11_n_0
    SLICE_X102Y57        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.566 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.566    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_2_n_0
    SLICE_X102Y58        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.889 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_1/O[1]
                         net (fo=1, routed)           0.571     3.460    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/A[14]
    DSP48_X4Y22          DSP48E1 (Prop_dsp48e1_A[14]_P[10])
                                                      4.023     7.483 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1/P[10]
                         net (fo=26, routed)          2.432     9.915    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_n_95
    SLICE_X109Y61        LUT3 (Prop_lut3_I2_O)        0.150    10.065 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_73/O
                         net (fo=1, routed)           0.879    10.944    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_73_n_0
    SLICE_X107Y55        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.587    11.531 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_38/CO[3]
                         net (fo=1, routed)           0.000    11.531    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_38_n_0
    SLICE_X107Y56        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.645 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_22/CO[3]
                         net (fo=1, routed)           0.000    11.645    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_22_n_0
    SLICE_X107Y57        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.867 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_12/O[0]
                         net (fo=3, routed)           1.812    13.679    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_12_n_7
    SLICE_X109Y65        LUT3 (Prop_lut3_I2_O)        0.299    13.978 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_21/O
                         net (fo=2, routed)           1.107    15.085    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_21_n_0
    SLICE_X109Y65        LUT5 (Prop_lut5_I0_O)        0.153    15.238 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_4/O
                         net (fo=2, routed)           1.136    16.374    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_4_n_0
    SLICE_X107Y65        LUT6 (Prop_lut6_I0_O)        0.327    16.701 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_8/O
                         net (fo=1, routed)           0.000    16.701    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_8_n_0
    SLICE_X107Y65        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    17.099 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.099    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_1_n_0
    SLICE_X107Y66        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.213 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.213    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_1_n_0
    SLICE_X107Y67        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.327 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_4/CO[3]
                         net (fo=1, routed)           0.000    17.327    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_4_n_0
    SLICE_X107Y68        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.661 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_117/O[1]
                         net (fo=9, routed)           0.880    18.540    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_117_n_6
    SLICE_X109Y67        LUT3 (Prop_lut3_I0_O)        0.331    18.871 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_112/O
                         net (fo=1, routed)           1.013    19.884    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_112_n_0
    SLICE_X106Y69        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.728    20.612 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_54/CO[3]
                         net (fo=1, routed)           0.000    20.612    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_54_n_0
    SLICE_X106Y70        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    20.925 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_29/O[3]
                         net (fo=3, routed)           1.126    22.051    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_29_n_4
    SLICE_X106Y66        LUT4 (Prop_lut4_I2_O)        0.306    22.357 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_27/O
                         net (fo=1, routed)           0.000    22.357    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_27_n_0
    SLICE_X106Y66        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.907 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_9/CO[3]
                         net (fo=2, routed)           1.203    24.111    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_9_n_0
    SLICE_X105Y66        LUT5 (Prop_lut5_I1_O)        0.152    24.263 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_5/O
                         net (fo=9, routed)           1.218    25.481    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_5_n_0
    SLICE_X111Y65        LUT5 (Prop_lut5_I4_O)        0.326    25.807 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[5]_INST_0/O
                         net (fo=2, routed)           0.452    26.259    design_1_i/ontvangen_controllers/controller_interconn_0/controller_input_2[5]
    SLICE_X110Y68        LUT6 (Prop_lut6_I4_O)        0.124    26.383 r  design_1_i/ontvangen_controllers/controller_interconn_0/controller_output_1[5]_INST_0/O
                         net (fo=10, routed)          1.077    27.461    design_1_i/Coor_PixelL_0/U0/CL_in[5]
    SLICE_X104Y66        LUT3 (Prop_lut3_I0_O)        0.146    27.607 r  design_1_i/Coor_PixelL_0/U0/CL_velue1__0_carry_i_1/O
                         net (fo=1, routed)           0.546    28.152    design_1_i/Coor_PixelL_0/U0/CL_velue1__0_carry_i_1_n_0
    SLICE_X103Y65        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.589    28.741 r  design_1_i/Coor_PixelL_0/U0/CL_velue1__0_carry/CO[3]
                         net (fo=1, routed)           0.000    28.741    design_1_i/Coor_PixelL_0/U0/CL_velue1__0_carry_n_0
    SLICE_X103Y66        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    28.980 r  design_1_i/Coor_PixelL_0/U0/CL_velue1__0_carry__0/O[2]
                         net (fo=20, routed)          1.604    30.584    design_1_i/Coor_PixelL_0/U0/CL_velue1[11]
    SLICE_X104Y71        LUT3 (Prop_lut3_I0_O)        0.302    30.886 r  design_1_i/Coor_PixelL_0/U0/i___0_carry__0_i_1/O
                         net (fo=12, routed)          1.918    32.804    design_1_i/Coor_PixelL_0/U0/i___0_carry__0_i_1_n_0
    SLICE_X100Y69        LUT4 (Prop_lut4_I0_O)        0.124    32.928 r  design_1_i/Coor_PixelL_0/U0/i___0_carry__0_i_4/O
                         net (fo=1, routed)           0.000    32.928    design_1_i/Coor_PixelL_0/U0/i___0_carry__0_i_4_n_0
    SLICE_X100Y69        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    33.461 r  design_1_i/Coor_PixelL_0/U0/CL_velue0_inferred__0/i___0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    33.461    design_1_i/Coor_PixelL_0/U0/CL_velue0_inferred__0/i___0_carry__0_n_0
    SLICE_X100Y70        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    33.784 r  design_1_i/Coor_PixelL_0/U0/CL_velue0_inferred__0/i___0_carry__1/O[1]
                         net (fo=5, routed)           1.145    34.929    design_1_i/Coor_PixelL_0/U0/CL_velue0_inferred__0/i___0_carry__1_n_6
    SLICE_X104Y69        LUT5 (Prop_lut5_I3_O)        0.328    35.257 r  design_1_i/Coor_PixelL_0/U0/i___56_carry__0_i_1/O
                         net (fo=1, routed)           0.478    35.734    design_1_i/Coor_PixelL_0/U0/i___56_carry__0_i_1_n_0
    SLICE_X103Y69        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.589    36.323 r  design_1_i/Coor_PixelL_0/U0/CL_velue0_inferred__0/i___56_carry__0/CO[3]
                         net (fo=1, routed)           0.000    36.323    design_1_i/Coor_PixelL_0/U0/CL_velue0_inferred__0/i___56_carry__0_n_0
    SLICE_X103Y70        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    36.545 r  design_1_i/Coor_PixelL_0/U0/CL_velue0_inferred__0/i___56_carry__1/O[0]
                         net (fo=3, routed)           0.726    37.271    design_1_i/Coor_PixelL_0/U0/CL_velue0_inferred__0/i___56_carry__1_n_7
    SLICE_X102Y70        LUT4 (Prop_lut4_I2_O)        0.299    37.570 r  design_1_i/Coor_PixelL_0/U0/i___93_carry__1_i_7/O
                         net (fo=1, routed)           0.000    37.570    design_1_i/Coor_PixelL_0/U0/i___93_carry__1_i_7_n_0
    SLICE_X102Y70        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    38.103 r  design_1_i/Coor_PixelL_0/U0/CL_velue0_inferred__0/i___93_carry__1/CO[3]
                         net (fo=1, routed)           0.000    38.103    design_1_i/Coor_PixelL_0/U0/CL_velue0_inferred__0/i___93_carry__1_n_0
    SLICE_X102Y71        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    38.260 r  design_1_i/Coor_PixelL_0/U0/CL_velue0_inferred__0/i___93_carry__2/CO[1]
                         net (fo=6, routed)           0.610    38.871    design_1_i/Coor_PixelL_0/U0/CL_velue0_inferred__0/i___93_carry__2_n_2
    SLICE_X101Y71        LUT5 (Prop_lut5_I3_O)        0.332    39.203 r  design_1_i/Coor_PixelL_0/U0/CL_velue[6]_i_1/O
                         net (fo=1, routed)           0.000    39.203    design_1_i/Coor_PixelL_0/U0/p_1_in[6]
    SLICE_X101Y71        FDRE                                         r  design_1_i/Coor_PixelL_0/U0/CL_velue_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/Coor_PixelL_0/U0/CL_velue_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        39.197ns  (logic 16.131ns (41.154%)  route 23.066ns (58.846%))
  Logic Levels:           38  (CARRY4=20 DSP48E1=1 LDCE=1 LUT1=1 LUT3=5 LUT4=4 LUT5=4 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y61        LDCE                         0.000     0.000 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]/G
    SLICE_X102Y61        LDCE (EnToQ_ldce_G_Q)        0.796     0.796 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]/Q
                         net (fo=3, routed)           1.133     1.929    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm[9]
    SLICE_X102Y57        LUT1 (Prop_lut1_I0_O)        0.124     2.053 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_11/O
                         net (fo=1, routed)           0.000     2.053    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_11_n_0
    SLICE_X102Y57        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.566 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.566    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_2_n_0
    SLICE_X102Y58        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.889 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_1/O[1]
                         net (fo=1, routed)           0.571     3.460    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/A[14]
    DSP48_X4Y22          DSP48E1 (Prop_dsp48e1_A[14]_P[10])
                                                      4.023     7.483 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1/P[10]
                         net (fo=26, routed)          2.432     9.915    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_n_95
    SLICE_X109Y61        LUT3 (Prop_lut3_I2_O)        0.150    10.065 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_73/O
                         net (fo=1, routed)           0.879    10.944    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_73_n_0
    SLICE_X107Y55        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.587    11.531 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_38/CO[3]
                         net (fo=1, routed)           0.000    11.531    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_38_n_0
    SLICE_X107Y56        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.645 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_22/CO[3]
                         net (fo=1, routed)           0.000    11.645    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_22_n_0
    SLICE_X107Y57        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.867 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_12/O[0]
                         net (fo=3, routed)           1.812    13.679    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_12_n_7
    SLICE_X109Y65        LUT3 (Prop_lut3_I2_O)        0.299    13.978 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_21/O
                         net (fo=2, routed)           1.107    15.085    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_21_n_0
    SLICE_X109Y65        LUT5 (Prop_lut5_I0_O)        0.153    15.238 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_4/O
                         net (fo=2, routed)           1.136    16.374    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_4_n_0
    SLICE_X107Y65        LUT6 (Prop_lut6_I0_O)        0.327    16.701 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_8/O
                         net (fo=1, routed)           0.000    16.701    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_8_n_0
    SLICE_X107Y65        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    17.099 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.099    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_1_n_0
    SLICE_X107Y66        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.213 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.213    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_1_n_0
    SLICE_X107Y67        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.327 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_4/CO[3]
                         net (fo=1, routed)           0.000    17.327    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_4_n_0
    SLICE_X107Y68        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.661 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_117/O[1]
                         net (fo=9, routed)           0.880    18.540    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_117_n_6
    SLICE_X109Y67        LUT3 (Prop_lut3_I0_O)        0.331    18.871 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_112/O
                         net (fo=1, routed)           1.013    19.884    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_112_n_0
    SLICE_X106Y69        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.728    20.612 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_54/CO[3]
                         net (fo=1, routed)           0.000    20.612    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_54_n_0
    SLICE_X106Y70        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    20.925 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_29/O[3]
                         net (fo=3, routed)           1.126    22.051    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_29_n_4
    SLICE_X106Y66        LUT4 (Prop_lut4_I2_O)        0.306    22.357 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_27/O
                         net (fo=1, routed)           0.000    22.357    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_27_n_0
    SLICE_X106Y66        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.907 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_9/CO[3]
                         net (fo=2, routed)           1.203    24.111    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_9_n_0
    SLICE_X105Y66        LUT5 (Prop_lut5_I1_O)        0.152    24.263 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_5/O
                         net (fo=9, routed)           1.218    25.481    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_5_n_0
    SLICE_X111Y65        LUT5 (Prop_lut5_I4_O)        0.326    25.807 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[5]_INST_0/O
                         net (fo=2, routed)           0.452    26.259    design_1_i/ontvangen_controllers/controller_interconn_0/controller_input_2[5]
    SLICE_X110Y68        LUT6 (Prop_lut6_I4_O)        0.124    26.383 r  design_1_i/ontvangen_controllers/controller_interconn_0/controller_output_1[5]_INST_0/O
                         net (fo=10, routed)          1.077    27.461    design_1_i/Coor_PixelL_0/U0/CL_in[5]
    SLICE_X104Y66        LUT3 (Prop_lut3_I0_O)        0.146    27.607 r  design_1_i/Coor_PixelL_0/U0/CL_velue1__0_carry_i_1/O
                         net (fo=1, routed)           0.546    28.152    design_1_i/Coor_PixelL_0/U0/CL_velue1__0_carry_i_1_n_0
    SLICE_X103Y65        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.589    28.741 r  design_1_i/Coor_PixelL_0/U0/CL_velue1__0_carry/CO[3]
                         net (fo=1, routed)           0.000    28.741    design_1_i/Coor_PixelL_0/U0/CL_velue1__0_carry_n_0
    SLICE_X103Y66        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    28.980 r  design_1_i/Coor_PixelL_0/U0/CL_velue1__0_carry__0/O[2]
                         net (fo=20, routed)          1.604    30.584    design_1_i/Coor_PixelL_0/U0/CL_velue1[11]
    SLICE_X104Y71        LUT3 (Prop_lut3_I0_O)        0.302    30.886 r  design_1_i/Coor_PixelL_0/U0/i___0_carry__0_i_1/O
                         net (fo=12, routed)          1.918    32.804    design_1_i/Coor_PixelL_0/U0/i___0_carry__0_i_1_n_0
    SLICE_X100Y69        LUT4 (Prop_lut4_I0_O)        0.124    32.928 r  design_1_i/Coor_PixelL_0/U0/i___0_carry__0_i_4/O
                         net (fo=1, routed)           0.000    32.928    design_1_i/Coor_PixelL_0/U0/i___0_carry__0_i_4_n_0
    SLICE_X100Y69        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    33.461 r  design_1_i/Coor_PixelL_0/U0/CL_velue0_inferred__0/i___0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    33.461    design_1_i/Coor_PixelL_0/U0/CL_velue0_inferred__0/i___0_carry__0_n_0
    SLICE_X100Y70        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    33.784 r  design_1_i/Coor_PixelL_0/U0/CL_velue0_inferred__0/i___0_carry__1/O[1]
                         net (fo=5, routed)           1.145    34.929    design_1_i/Coor_PixelL_0/U0/CL_velue0_inferred__0/i___0_carry__1_n_6
    SLICE_X104Y69        LUT5 (Prop_lut5_I3_O)        0.328    35.257 r  design_1_i/Coor_PixelL_0/U0/i___56_carry__0_i_1/O
                         net (fo=1, routed)           0.478    35.734    design_1_i/Coor_PixelL_0/U0/i___56_carry__0_i_1_n_0
    SLICE_X103Y69        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.589    36.323 r  design_1_i/Coor_PixelL_0/U0/CL_velue0_inferred__0/i___56_carry__0/CO[3]
                         net (fo=1, routed)           0.000    36.323    design_1_i/Coor_PixelL_0/U0/CL_velue0_inferred__0/i___56_carry__0_n_0
    SLICE_X103Y70        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    36.545 r  design_1_i/Coor_PixelL_0/U0/CL_velue0_inferred__0/i___56_carry__1/O[0]
                         net (fo=3, routed)           0.726    37.271    design_1_i/Coor_PixelL_0/U0/CL_velue0_inferred__0/i___56_carry__1_n_7
    SLICE_X102Y70        LUT4 (Prop_lut4_I2_O)        0.299    37.570 r  design_1_i/Coor_PixelL_0/U0/i___93_carry__1_i_7/O
                         net (fo=1, routed)           0.000    37.570    design_1_i/Coor_PixelL_0/U0/i___93_carry__1_i_7_n_0
    SLICE_X102Y70        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    38.103 r  design_1_i/Coor_PixelL_0/U0/CL_velue0_inferred__0/i___93_carry__1/CO[3]
                         net (fo=1, routed)           0.000    38.103    design_1_i/Coor_PixelL_0/U0/CL_velue0_inferred__0/i___93_carry__1_n_0
    SLICE_X102Y71        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    38.260 f  design_1_i/Coor_PixelL_0/U0/CL_velue0_inferred__0/i___93_carry__2/CO[1]
                         net (fo=6, routed)           0.610    38.871    design_1_i/Coor_PixelL_0/U0/CL_velue0_inferred__0/i___93_carry__2_n_2
    SLICE_X101Y71        LUT4 (Prop_lut4_I3_O)        0.326    39.197 r  design_1_i/Coor_PixelL_0/U0/CL_velue[7]_i_2/O
                         net (fo=1, routed)           0.000    39.197    design_1_i/Coor_PixelL_0/U0/p_1_in[7]
    SLICE_X101Y71        FDRE                                         r  design_1_i/Coor_PixelL_0/U0/CL_velue_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/Coor_PixelR_0/U0/CR_velue_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        29.276ns  (logic 12.624ns (43.120%)  route 16.652ns (56.880%))
  Logic Levels:           27  (CARRY4=14 DSP48E1=1 LDCE=1 LUT1=1 LUT3=4 LUT4=1 LUT5=3 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y61        LDCE                         0.000     0.000 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]/G
    SLICE_X102Y61        LDCE (EnToQ_ldce_G_Q)        0.796     0.796 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]/Q
                         net (fo=3, routed)           1.133     1.929    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm[9]
    SLICE_X102Y57        LUT1 (Prop_lut1_I0_O)        0.124     2.053 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_11/O
                         net (fo=1, routed)           0.000     2.053    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_11_n_0
    SLICE_X102Y57        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.566 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.566    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_2_n_0
    SLICE_X102Y58        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.889 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_1/O[1]
                         net (fo=1, routed)           0.571     3.460    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/A[14]
    DSP48_X4Y22          DSP48E1 (Prop_dsp48e1_A[14]_P[10])
                                                      4.023     7.483 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1/P[10]
                         net (fo=26, routed)          2.432     9.915    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_n_95
    SLICE_X109Y61        LUT3 (Prop_lut3_I2_O)        0.150    10.065 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_73/O
                         net (fo=1, routed)           0.879    10.944    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_73_n_0
    SLICE_X107Y55        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.587    11.531 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_38/CO[3]
                         net (fo=1, routed)           0.000    11.531    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_38_n_0
    SLICE_X107Y56        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.645 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_22/CO[3]
                         net (fo=1, routed)           0.000    11.645    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_22_n_0
    SLICE_X107Y57        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.867 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_12/O[0]
                         net (fo=3, routed)           1.812    13.679    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_12_n_7
    SLICE_X109Y65        LUT3 (Prop_lut3_I2_O)        0.299    13.978 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_21/O
                         net (fo=2, routed)           1.107    15.085    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_21_n_0
    SLICE_X109Y65        LUT5 (Prop_lut5_I0_O)        0.153    15.238 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_4/O
                         net (fo=2, routed)           1.136    16.374    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_4_n_0
    SLICE_X107Y65        LUT6 (Prop_lut6_I0_O)        0.327    16.701 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_8/O
                         net (fo=1, routed)           0.000    16.701    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_8_n_0
    SLICE_X107Y65        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    17.099 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.099    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_1_n_0
    SLICE_X107Y66        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.213 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.213    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_1_n_0
    SLICE_X107Y67        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.327 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_4/CO[3]
                         net (fo=1, routed)           0.000    17.327    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_4_n_0
    SLICE_X107Y68        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.661 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_117/O[1]
                         net (fo=9, routed)           0.880    18.540    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_117_n_6
    SLICE_X109Y67        LUT3 (Prop_lut3_I0_O)        0.331    18.871 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_112/O
                         net (fo=1, routed)           1.013    19.884    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_112_n_0
    SLICE_X106Y69        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.728    20.612 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_54/CO[3]
                         net (fo=1, routed)           0.000    20.612    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_54_n_0
    SLICE_X106Y70        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    20.925 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_29/O[3]
                         net (fo=3, routed)           1.126    22.051    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_29_n_4
    SLICE_X106Y66        LUT4 (Prop_lut4_I2_O)        0.306    22.357 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_27/O
                         net (fo=1, routed)           0.000    22.357    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_27_n_0
    SLICE_X106Y66        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.907 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_9/CO[3]
                         net (fo=2, routed)           1.203    24.111    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_9_n_0
    SLICE_X105Y66        LUT5 (Prop_lut5_I1_O)        0.152    24.263 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_5/O
                         net (fo=9, routed)           1.220    25.483    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_5_n_0
    SLICE_X111Y65        LUT5 (Prop_lut5_I4_O)        0.326    25.809 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[7]_INST_0/O
                         net (fo=2, routed)           0.562    26.372    design_1_i/ontvangen_controllers/controller_interconn_0/controller_input_2[7]
    SLICE_X109Y66        LUT6 (Prop_lut6_I1_O)        0.124    26.496 r  design_1_i/ontvangen_controllers/controller_interconn_0/controller_output_2[7]_INST_0/O
                         net (fo=8, routed)           0.949    27.445    design_1_i/Coor_PixelR_0/U0/CR_in[7]
    SLICE_X109Y69        LUT3 (Prop_lut3_I2_O)        0.152    27.597 r  design_1_i/Coor_PixelR_0/U0/CR_velue[3]_i_5/O
                         net (fo=1, routed)           0.629    28.225    design_1_i/Coor_PixelR_0/U0/CR_velue[3]_i_5_n_0
    SLICE_X108Y70        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.728    28.953 r  design_1_i/Coor_PixelR_0/U0/CR_velue_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    28.953    design_1_i/Coor_PixelR_0/U0/CR_velue_reg[3]_i_1_n_0
    SLICE_X108Y71        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    29.276 r  design_1_i/Coor_PixelR_0/U0/CR_velue_reg[6]_i_2/O[1]
                         net (fo=1, routed)           0.000    29.276    design_1_i/Coor_PixelR_0/U0/CR_velue1[14]
    SLICE_X108Y71        FDRE                                         r  design_1_i/Coor_PixelR_0/U0/CR_velue_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/Coor_PixelR_0/U0/CR_velue_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        29.192ns  (logic 12.540ns (42.956%)  route 16.652ns (57.044%))
  Logic Levels:           27  (CARRY4=14 DSP48E1=1 LDCE=1 LUT1=1 LUT3=4 LUT4=1 LUT5=3 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y61        LDCE                         0.000     0.000 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]/G
    SLICE_X102Y61        LDCE (EnToQ_ldce_G_Q)        0.796     0.796 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]/Q
                         net (fo=3, routed)           1.133     1.929    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm[9]
    SLICE_X102Y57        LUT1 (Prop_lut1_I0_O)        0.124     2.053 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_11/O
                         net (fo=1, routed)           0.000     2.053    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_11_n_0
    SLICE_X102Y57        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.566 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.566    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_2_n_0
    SLICE_X102Y58        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.889 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_1/O[1]
                         net (fo=1, routed)           0.571     3.460    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/A[14]
    DSP48_X4Y22          DSP48E1 (Prop_dsp48e1_A[14]_P[10])
                                                      4.023     7.483 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1/P[10]
                         net (fo=26, routed)          2.432     9.915    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_n_95
    SLICE_X109Y61        LUT3 (Prop_lut3_I2_O)        0.150    10.065 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_73/O
                         net (fo=1, routed)           0.879    10.944    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_73_n_0
    SLICE_X107Y55        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.587    11.531 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_38/CO[3]
                         net (fo=1, routed)           0.000    11.531    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_38_n_0
    SLICE_X107Y56        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.645 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_22/CO[3]
                         net (fo=1, routed)           0.000    11.645    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_22_n_0
    SLICE_X107Y57        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.867 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_12/O[0]
                         net (fo=3, routed)           1.812    13.679    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_12_n_7
    SLICE_X109Y65        LUT3 (Prop_lut3_I2_O)        0.299    13.978 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_21/O
                         net (fo=2, routed)           1.107    15.085    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_21_n_0
    SLICE_X109Y65        LUT5 (Prop_lut5_I0_O)        0.153    15.238 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_4/O
                         net (fo=2, routed)           1.136    16.374    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_4_n_0
    SLICE_X107Y65        LUT6 (Prop_lut6_I0_O)        0.327    16.701 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_8/O
                         net (fo=1, routed)           0.000    16.701    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_8_n_0
    SLICE_X107Y65        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    17.099 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.099    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_1_n_0
    SLICE_X107Y66        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.213 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.213    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_1_n_0
    SLICE_X107Y67        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.327 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_4/CO[3]
                         net (fo=1, routed)           0.000    17.327    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_4_n_0
    SLICE_X107Y68        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.661 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_117/O[1]
                         net (fo=9, routed)           0.880    18.540    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_117_n_6
    SLICE_X109Y67        LUT3 (Prop_lut3_I0_O)        0.331    18.871 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_112/O
                         net (fo=1, routed)           1.013    19.884    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_112_n_0
    SLICE_X106Y69        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.728    20.612 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_54/CO[3]
                         net (fo=1, routed)           0.000    20.612    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_54_n_0
    SLICE_X106Y70        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    20.925 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_29/O[3]
                         net (fo=3, routed)           1.126    22.051    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_29_n_4
    SLICE_X106Y66        LUT4 (Prop_lut4_I2_O)        0.306    22.357 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_27/O
                         net (fo=1, routed)           0.000    22.357    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_27_n_0
    SLICE_X106Y66        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.907 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_9/CO[3]
                         net (fo=2, routed)           1.203    24.111    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_9_n_0
    SLICE_X105Y66        LUT5 (Prop_lut5_I1_O)        0.152    24.263 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_5/O
                         net (fo=9, routed)           1.220    25.483    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_5_n_0
    SLICE_X111Y65        LUT5 (Prop_lut5_I4_O)        0.326    25.809 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[7]_INST_0/O
                         net (fo=2, routed)           0.562    26.372    design_1_i/ontvangen_controllers/controller_interconn_0/controller_input_2[7]
    SLICE_X109Y66        LUT6 (Prop_lut6_I1_O)        0.124    26.496 r  design_1_i/ontvangen_controllers/controller_interconn_0/controller_output_2[7]_INST_0/O
                         net (fo=8, routed)           0.949    27.445    design_1_i/Coor_PixelR_0/U0/CR_in[7]
    SLICE_X109Y69        LUT3 (Prop_lut3_I2_O)        0.152    27.597 r  design_1_i/Coor_PixelR_0/U0/CR_velue[3]_i_5/O
                         net (fo=1, routed)           0.629    28.225    design_1_i/Coor_PixelR_0/U0/CR_velue[3]_i_5_n_0
    SLICE_X108Y70        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.728    28.953 r  design_1_i/Coor_PixelR_0/U0/CR_velue_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    28.953    design_1_i/Coor_PixelR_0/U0/CR_velue_reg[3]_i_1_n_0
    SLICE_X108Y71        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    29.192 r  design_1_i/Coor_PixelR_0/U0/CR_velue_reg[6]_i_2/O[2]
                         net (fo=1, routed)           0.000    29.192    design_1_i/Coor_PixelR_0/U0/CR_velue1[15]
    SLICE_X108Y71        FDRE                                         r  design_1_i/Coor_PixelR_0/U0/CR_velue_reg[6]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/Coor_PixelL_0/U0/CL_velue_times_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/Coor_PixelL_0/U0/CoorL_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.262ns  (logic 0.186ns (70.964%)  route 0.076ns (29.036%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y70         FDRE                         0.000     0.000 r  design_1_i/Coor_PixelL_0/U0/CL_velue_times_reg[2]/C
    SLICE_X99Y70         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  design_1_i/Coor_PixelL_0/U0/CL_velue_times_reg[2]/Q
                         net (fo=6, routed)           0.076     0.217    design_1_i/Coor_PixelL_0/U0/CL_velue_times[2]
    SLICE_X98Y70         LUT6 (Prop_lut6_I2_O)        0.045     0.262 r  design_1_i/Coor_PixelL_0/U0/CoorL[6]_i_1/O
                         net (fo=1, routed)           0.000     0.262    design_1_i/Coor_PixelL_0/U0/CoorL[6]_i_1_n_0
    SLICE_X98Y70         FDRE                                         r  design_1_i/Coor_PixelL_0/U0/CoorL_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/beeld_generator_0/U0/hs_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/beeld_generator_0/U0/HSYNC_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.263ns  (logic 0.141ns (53.592%)  route 0.122ns (46.408%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y85        FDCE                         0.000     0.000 r  design_1_i/beeld_generator_0/U0/hs_reg/C
    SLICE_X111Y85        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  design_1_i/beeld_generator_0/U0/hs_reg/Q
                         net (fo=1, routed)           0.122     0.263    design_1_i/beeld_generator_0/U0/hs
    SLICE_X110Y87        FDCE                                         r  design_1_i/beeld_generator_0/U0/HSYNC_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/Coor_PixelL_0/U0/CL_velue_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/Coor_PixelL_0/U0/CL_velue_times_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.263ns  (logic 0.164ns (62.300%)  route 0.099ns (37.700%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y71        FDRE                         0.000     0.000 r  design_1_i/Coor_PixelL_0/U0/CL_velue_reg[2]/C
    SLICE_X100Y71        FDRE (Prop_fdre_C_Q)         0.164     0.164 r  design_1_i/Coor_PixelL_0/U0/CL_velue_reg[2]/Q
                         net (fo=1, routed)           0.099     0.263    design_1_i/Coor_PixelL_0/U0/CL_velue[2]
    SLICE_X98Y70         FDRE                                         r  design_1_i/Coor_PixelL_0/U0/CL_velue_times_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/beeld_generator_0/U0/hpxl_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/tekenen_balletje/U0/hpxl_o_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.269ns  (logic 0.141ns (52.401%)  route 0.128ns (47.599%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y80        FDRE                         0.000     0.000 r  design_1_i/beeld_generator_0/U0/hpxl_reg[0]/C
    SLICE_X105Y80        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  design_1_i/beeld_generator_0/U0/hpxl_reg[0]/Q
                         net (fo=5, routed)           0.128     0.269    design_1_i/tekenen_balletje/U0/hpxl_i[0]
    SLICE_X104Y79        FDRE                                         r  design_1_i/tekenen_balletje/U0/hpxl_o_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/beeld_generator_0/U0/vpxl_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/tekenen_balletje/U0/vpxl_o_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.278ns  (logic 0.141ns (50.653%)  route 0.137ns (49.347%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y76         FDRE                         0.000     0.000 r  design_1_i/beeld_generator_0/U0/vpxl_reg[7]/C
    SLICE_X97Y76         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  design_1_i/beeld_generator_0/U0/vpxl_reg[7]/Q
                         net (fo=5, routed)           0.137     0.278    design_1_i/tekenen_balletje/U0/vpxl_i[7]
    SLICE_X98Y75         FDRE                                         r  design_1_i/tekenen_balletje/U0/vpxl_o_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/beeld_generator_0/U0/HSYNC_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/tekenen_balletje/U0/HSYNC_o_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.280ns  (logic 0.128ns (45.761%)  route 0.152ns (54.239%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y87        FDCE                         0.000     0.000 r  design_1_i/beeld_generator_0/U0/HSYNC_reg/C
    SLICE_X110Y87        FDCE (Prop_fdce_C_Q)         0.128     0.128 r  design_1_i/beeld_generator_0/U0/HSYNC_reg/Q
                         net (fo=1, routed)           0.152     0.280    design_1_i/tekenen_balletje/U0/HSYNC_i
    SLICE_X110Y88        FDRE                                         r  design_1_i/tekenen_balletje/U0/HSYNC_o_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/beeld_generator_0/U0/hpxl_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/tekenen_balletje/U0/hpxl_o_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.280ns  (logic 0.141ns (50.402%)  route 0.139ns (49.598%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y79        FDRE                         0.000     0.000 r  design_1_i/beeld_generator_0/U0/hpxl_reg[7]/C
    SLICE_X105Y79        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  design_1_i/beeld_generator_0/U0/hpxl_reg[7]/Q
                         net (fo=5, routed)           0.139     0.280    design_1_i/tekenen_balletje/U0/hpxl_i[7]
    SLICE_X104Y79        FDRE                                         r  design_1_i/tekenen_balletje/U0/hpxl_o_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/beeld_generator_0/U0/vs_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/beeld_generator_0/U0/VSYNC_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.280ns  (logic 0.164ns (58.521%)  route 0.116ns (41.479%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y86        FDCE                         0.000     0.000 r  design_1_i/beeld_generator_0/U0/vs_reg/C
    SLICE_X100Y86        FDCE (Prop_fdce_C_Q)         0.164     0.164 r  design_1_i/beeld_generator_0/U0/vs_reg/Q
                         net (fo=1, routed)           0.116     0.280    design_1_i/beeld_generator_0/U0/vs
    SLICE_X101Y84        FDCE                                         r  design_1_i/beeld_generator_0/U0/VSYNC_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/Coor_PixelR_0/U0/VPixel_out_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/lijn_tekenen_0/U0/vpxl_o_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.286ns  (logic 0.141ns (49.273%)  route 0.145ns (50.727%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y73        FDRE                         0.000     0.000 r  design_1_i/Coor_PixelR_0/U0/VPixel_out_reg[2]/C
    SLICE_X109Y73        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  design_1_i/Coor_PixelR_0/U0/VPixel_out_reg[2]/Q
                         net (fo=15, routed)          0.145     0.286    design_1_i/lijn_tekenen_0/U0/vpxl_i[2]
    SLICE_X111Y73        FDRE                                         r  design_1_i/lijn_tekenen_0/U0/vpxl_o_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/Coor_PixelR_0/U0/HPixel_out_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/lijn_tekenen_0/U0/hpxl_o_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.292ns  (logic 0.141ns (48.297%)  route 0.151ns (51.703%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y74        FDRE                         0.000     0.000 r  design_1_i/Coor_PixelR_0/U0/HPixel_out_reg[8]/C
    SLICE_X107Y74        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  design_1_i/Coor_PixelR_0/U0/HPixel_out_reg[8]/Q
                         net (fo=4, routed)           0.151     0.292    design_1_i/lijn_tekenen_0/U0/hpxl_i[8]
    SLICE_X109Y75        FDRE                                         r  design_1_i/lijn_tekenen_0/U0/hpxl_o_reg[8]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_system_design_1_clk_wiz_0_0
  To Clock:  

Max Delay            29 Endpoints
Min Delay            29 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_system_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        32.183ns  (logic 14.609ns (45.393%)  route 17.574ns (54.607%))
  Logic Levels:           32  (CARRY4=18 DSP48E1=2 LUT2=1 LUT3=4 LUT4=4 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_system_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_system_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.784    -0.932    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X100Y57        FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y57        FDCE (Prop_fdce_C_Q)         0.518    -0.414 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[12]/Q
                         net (fo=2, routed)           0.692     0.278    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[12]
    DSP48_X4Y23          DSP48E1 (Prop_dsp48e1_B[12]_PCOUT[47])
                                                      3.851     4.129 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1/PCOUT[47]
                         net (fo=1, routed)           0.002     4.131    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1_n_106
    DSP48_X4Y24          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     5.649 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1__0/P[0]
                         net (fo=30, routed)          2.510     8.159    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1__0_n_105
    SLICE_X94Y39         LUT2 (Prop_lut2_I1_O)        0.124     8.283 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_421/O
                         net (fo=1, routed)           0.000     8.283    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_421_n_0
    SLICE_X94Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.816 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_388/CO[3]
                         net (fo=1, routed)           0.000     8.816    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_388_n_0
    SLICE_X94Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.035 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_354/O[0]
                         net (fo=2, routed)           1.405    10.440    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_354_n_7
    SLICE_X94Y52         LUT3 (Prop_lut3_I1_O)        0.328    10.768 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_312/O
                         net (fo=2, routed)           0.862    11.630    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_312_n_0
    SLICE_X94Y53         LUT4 (Prop_lut4_I3_O)        0.355    11.985 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_316/O
                         net (fo=1, routed)           0.000    11.985    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_316_n_0
    SLICE_X94Y53         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.498 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_254/CO[3]
                         net (fo=1, routed)           0.000    12.498    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_254_n_0
    SLICE_X94Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.615 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_203/CO[3]
                         net (fo=1, routed)           0.000    12.615    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_203_n_0
    SLICE_X94Y55         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.854 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_152/O[2]
                         net (fo=2, routed)           0.896    13.750    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_152_n_5
    SLICE_X96Y51         LUT3 (Prop_lut3_I0_O)        0.326    14.076 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_95/O
                         net (fo=2, routed)           1.112    15.188    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_95_n_0
    SLICE_X96Y52         LUT4 (Prop_lut4_I3_O)        0.355    15.543 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_99/O
                         net (fo=1, routed)           0.000    15.543    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_99_n_0
    SLICE_X96Y52         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    16.056 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_56/CO[3]
                         net (fo=1, routed)           0.000    16.056    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_56_n_0
    SLICE_X96Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.173 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_24/CO[3]
                         net (fo=1, routed)           0.000    16.173    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_24_n_0
    SLICE_X96Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.290 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_12/CO[3]
                         net (fo=1, routed)           0.000    16.290    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_12_n_0
    SLICE_X96Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.407 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.407    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_3_n_0
    SLICE_X96Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.524 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.524    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_2_n_0
    SLICE_X96Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.641 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.641    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]_i_2_n_0
    SLICE_X96Y58         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.880 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]_i_2/O[2]
                         net (fo=20, routed)          2.410    19.290    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]_i_2_n_5
    SLICE_X89Y65         LUT3 (Prop_lut3_I1_O)        0.329    19.619 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_227/O
                         net (fo=4, routed)           1.152    20.772    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_227_n_0
    SLICE_X89Y65         LUT4 (Prop_lut4_I3_O)        0.326    21.098 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_231/O
                         net (fo=1, routed)           0.000    21.098    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_231_n_0
    SLICE_X89Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.648 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_148/CO[3]
                         net (fo=1, routed)           0.000    21.648    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_148_n_0
    SLICE_X89Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.762 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_61/CO[3]
                         net (fo=1, routed)           0.000    21.762    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_61_n_0
    SLICE_X89Y67         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    21.985 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_32/O[0]
                         net (fo=3, routed)           1.742    23.726    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_32_n_7
    SLICE_X98Y69         LUT3 (Prop_lut3_I0_O)        0.299    24.025 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_62/O
                         net (fo=2, routed)           0.607    24.632    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_62_n_0
    SLICE_X98Y68         LUT5 (Prop_lut5_I4_O)        0.150    24.782 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_25/O
                         net (fo=2, routed)           0.863    25.646    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_25_n_0
    SLICE_X97Y69         LUT6 (Prop_lut6_I0_O)        0.328    25.974 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_29/O
                         net (fo=1, routed)           0.000    25.974    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_29_n_0
    SLICE_X97Y69         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    26.580 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_6/O[3]
                         net (fo=3, routed)           0.823    27.403    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_6_n_4
    SLICE_X95Y69         LUT4 (Prop_lut4_I1_O)        0.306    27.709 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_40/O
                         net (fo=1, routed)           0.000    27.709    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_40_n_0
    SLICE_X95Y69         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    28.110 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    28.110    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_10_n_0
    SLICE_X95Y70         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    28.381 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_4/CO[0]
                         net (fo=16, routed)          1.486    29.867    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_4_n_3
    SLICE_X101Y57        LUT6 (Prop_lut6_I3_O)        0.373    30.240 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[3]_i_1/O
                         net (fo=1, routed)           1.011    31.251    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[3]_i_1_n_0
    SLICE_X102Y57        LDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_system_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        31.881ns  (logic 14.609ns (45.824%)  route 17.272ns (54.176%))
  Logic Levels:           32  (CARRY4=18 DSP48E1=2 LUT2=1 LUT3=4 LUT4=4 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_system_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_system_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.784    -0.932    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X100Y57        FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y57        FDCE (Prop_fdce_C_Q)         0.518    -0.414 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[12]/Q
                         net (fo=2, routed)           0.692     0.278    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[12]
    DSP48_X4Y23          DSP48E1 (Prop_dsp48e1_B[12]_PCOUT[47])
                                                      3.851     4.129 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1/PCOUT[47]
                         net (fo=1, routed)           0.002     4.131    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1_n_106
    DSP48_X4Y24          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     5.649 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1__0/P[0]
                         net (fo=30, routed)          2.510     8.159    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1__0_n_105
    SLICE_X94Y39         LUT2 (Prop_lut2_I1_O)        0.124     8.283 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_421/O
                         net (fo=1, routed)           0.000     8.283    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_421_n_0
    SLICE_X94Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.816 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_388/CO[3]
                         net (fo=1, routed)           0.000     8.816    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_388_n_0
    SLICE_X94Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.035 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_354/O[0]
                         net (fo=2, routed)           1.405    10.440    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_354_n_7
    SLICE_X94Y52         LUT3 (Prop_lut3_I1_O)        0.328    10.768 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_312/O
                         net (fo=2, routed)           0.862    11.630    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_312_n_0
    SLICE_X94Y53         LUT4 (Prop_lut4_I3_O)        0.355    11.985 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_316/O
                         net (fo=1, routed)           0.000    11.985    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_316_n_0
    SLICE_X94Y53         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.498 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_254/CO[3]
                         net (fo=1, routed)           0.000    12.498    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_254_n_0
    SLICE_X94Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.615 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_203/CO[3]
                         net (fo=1, routed)           0.000    12.615    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_203_n_0
    SLICE_X94Y55         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.854 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_152/O[2]
                         net (fo=2, routed)           0.896    13.750    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_152_n_5
    SLICE_X96Y51         LUT3 (Prop_lut3_I0_O)        0.326    14.076 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_95/O
                         net (fo=2, routed)           1.112    15.188    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_95_n_0
    SLICE_X96Y52         LUT4 (Prop_lut4_I3_O)        0.355    15.543 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_99/O
                         net (fo=1, routed)           0.000    15.543    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_99_n_0
    SLICE_X96Y52         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    16.056 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_56/CO[3]
                         net (fo=1, routed)           0.000    16.056    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_56_n_0
    SLICE_X96Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.173 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_24/CO[3]
                         net (fo=1, routed)           0.000    16.173    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_24_n_0
    SLICE_X96Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.290 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_12/CO[3]
                         net (fo=1, routed)           0.000    16.290    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_12_n_0
    SLICE_X96Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.407 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.407    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_3_n_0
    SLICE_X96Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.524 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.524    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_2_n_0
    SLICE_X96Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.641 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.641    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]_i_2_n_0
    SLICE_X96Y58         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.880 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]_i_2/O[2]
                         net (fo=20, routed)          2.410    19.290    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]_i_2_n_5
    SLICE_X89Y65         LUT3 (Prop_lut3_I1_O)        0.329    19.619 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_227/O
                         net (fo=4, routed)           1.152    20.772    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_227_n_0
    SLICE_X89Y65         LUT4 (Prop_lut4_I3_O)        0.326    21.098 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_231/O
                         net (fo=1, routed)           0.000    21.098    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_231_n_0
    SLICE_X89Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.648 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_148/CO[3]
                         net (fo=1, routed)           0.000    21.648    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_148_n_0
    SLICE_X89Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.762 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_61/CO[3]
                         net (fo=1, routed)           0.000    21.762    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_61_n_0
    SLICE_X89Y67         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    21.985 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_32/O[0]
                         net (fo=3, routed)           1.742    23.726    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_32_n_7
    SLICE_X98Y69         LUT3 (Prop_lut3_I0_O)        0.299    24.025 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_62/O
                         net (fo=2, routed)           0.607    24.632    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_62_n_0
    SLICE_X98Y68         LUT5 (Prop_lut5_I4_O)        0.150    24.782 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_25/O
                         net (fo=2, routed)           0.863    25.646    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_25_n_0
    SLICE_X97Y69         LUT6 (Prop_lut6_I0_O)        0.328    25.974 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_29/O
                         net (fo=1, routed)           0.000    25.974    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_29_n_0
    SLICE_X97Y69         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    26.580 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_6/O[3]
                         net (fo=3, routed)           0.823    27.403    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_6_n_4
    SLICE_X95Y69         LUT4 (Prop_lut4_I1_O)        0.306    27.709 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_40/O
                         net (fo=1, routed)           0.000    27.709    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_40_n_0
    SLICE_X95Y69         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    28.110 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    28.110    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_10_n_0
    SLICE_X95Y70         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    28.381 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_4/CO[0]
                         net (fo=16, routed)          1.196    29.577    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_4_n_3
    SLICE_X99Y58         LUT6 (Prop_lut6_I3_O)        0.373    29.950 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[0]_i_1/O
                         net (fo=1, routed)           0.999    30.948    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[0]_i_1_n_0
    SLICE_X101Y58        LDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_system_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        31.867ns  (logic 14.609ns (45.843%)  route 17.258ns (54.157%))
  Logic Levels:           32  (CARRY4=18 DSP48E1=2 LUT2=1 LUT3=4 LUT4=4 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_system_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_system_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.784    -0.932    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X100Y57        FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y57        FDCE (Prop_fdce_C_Q)         0.518    -0.414 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[12]/Q
                         net (fo=2, routed)           0.692     0.278    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[12]
    DSP48_X4Y23          DSP48E1 (Prop_dsp48e1_B[12]_PCOUT[47])
                                                      3.851     4.129 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1/PCOUT[47]
                         net (fo=1, routed)           0.002     4.131    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1_n_106
    DSP48_X4Y24          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     5.649 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1__0/P[0]
                         net (fo=30, routed)          2.510     8.159    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1__0_n_105
    SLICE_X94Y39         LUT2 (Prop_lut2_I1_O)        0.124     8.283 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_421/O
                         net (fo=1, routed)           0.000     8.283    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_421_n_0
    SLICE_X94Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.816 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_388/CO[3]
                         net (fo=1, routed)           0.000     8.816    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_388_n_0
    SLICE_X94Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.035 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_354/O[0]
                         net (fo=2, routed)           1.405    10.440    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_354_n_7
    SLICE_X94Y52         LUT3 (Prop_lut3_I1_O)        0.328    10.768 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_312/O
                         net (fo=2, routed)           0.862    11.630    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_312_n_0
    SLICE_X94Y53         LUT4 (Prop_lut4_I3_O)        0.355    11.985 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_316/O
                         net (fo=1, routed)           0.000    11.985    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_316_n_0
    SLICE_X94Y53         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.498 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_254/CO[3]
                         net (fo=1, routed)           0.000    12.498    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_254_n_0
    SLICE_X94Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.615 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_203/CO[3]
                         net (fo=1, routed)           0.000    12.615    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_203_n_0
    SLICE_X94Y55         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.854 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_152/O[2]
                         net (fo=2, routed)           0.896    13.750    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_152_n_5
    SLICE_X96Y51         LUT3 (Prop_lut3_I0_O)        0.326    14.076 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_95/O
                         net (fo=2, routed)           1.112    15.188    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_95_n_0
    SLICE_X96Y52         LUT4 (Prop_lut4_I3_O)        0.355    15.543 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_99/O
                         net (fo=1, routed)           0.000    15.543    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_99_n_0
    SLICE_X96Y52         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    16.056 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_56/CO[3]
                         net (fo=1, routed)           0.000    16.056    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_56_n_0
    SLICE_X96Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.173 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_24/CO[3]
                         net (fo=1, routed)           0.000    16.173    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_24_n_0
    SLICE_X96Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.290 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_12/CO[3]
                         net (fo=1, routed)           0.000    16.290    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_12_n_0
    SLICE_X96Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.407 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.407    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_3_n_0
    SLICE_X96Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.524 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.524    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_2_n_0
    SLICE_X96Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.641 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.641    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]_i_2_n_0
    SLICE_X96Y58         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.880 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]_i_2/O[2]
                         net (fo=20, routed)          2.410    19.290    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]_i_2_n_5
    SLICE_X89Y65         LUT3 (Prop_lut3_I1_O)        0.329    19.619 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_227/O
                         net (fo=4, routed)           1.152    20.772    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_227_n_0
    SLICE_X89Y65         LUT4 (Prop_lut4_I3_O)        0.326    21.098 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_231/O
                         net (fo=1, routed)           0.000    21.098    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_231_n_0
    SLICE_X89Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.648 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_148/CO[3]
                         net (fo=1, routed)           0.000    21.648    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_148_n_0
    SLICE_X89Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.762 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_61/CO[3]
                         net (fo=1, routed)           0.000    21.762    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_61_n_0
    SLICE_X89Y67         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    21.985 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_32/O[0]
                         net (fo=3, routed)           1.742    23.726    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_32_n_7
    SLICE_X98Y69         LUT3 (Prop_lut3_I0_O)        0.299    24.025 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_62/O
                         net (fo=2, routed)           0.607    24.632    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_62_n_0
    SLICE_X98Y68         LUT5 (Prop_lut5_I4_O)        0.150    24.782 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_25/O
                         net (fo=2, routed)           0.863    25.646    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_25_n_0
    SLICE_X97Y69         LUT6 (Prop_lut6_I0_O)        0.328    25.974 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_29/O
                         net (fo=1, routed)           0.000    25.974    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_29_n_0
    SLICE_X97Y69         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    26.580 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_6/O[3]
                         net (fo=3, routed)           0.823    27.403    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_6_n_4
    SLICE_X95Y69         LUT4 (Prop_lut4_I1_O)        0.306    27.709 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_40/O
                         net (fo=1, routed)           0.000    27.709    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_40_n_0
    SLICE_X95Y69         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    28.110 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    28.110    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_10_n_0
    SLICE_X95Y70         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    28.381 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_4/CO[0]
                         net (fo=16, routed)          1.351    29.732    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_4_n_3
    SLICE_X101Y57        LUT6 (Prop_lut6_I4_O)        0.373    30.105 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[6]_i_1/O
                         net (fo=1, routed)           0.830    30.935    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[6]_i_1_n_0
    SLICE_X102Y57        LDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_system_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[12]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        31.795ns  (logic 14.609ns (45.947%)  route 17.187ns (54.053%))
  Logic Levels:           32  (CARRY4=18 DSP48E1=2 LUT2=1 LUT3=4 LUT4=4 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_system_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_system_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.784    -0.932    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X100Y57        FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y57        FDCE (Prop_fdce_C_Q)         0.518    -0.414 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[12]/Q
                         net (fo=2, routed)           0.692     0.278    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[12]
    DSP48_X4Y23          DSP48E1 (Prop_dsp48e1_B[12]_PCOUT[47])
                                                      3.851     4.129 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1/PCOUT[47]
                         net (fo=1, routed)           0.002     4.131    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1_n_106
    DSP48_X4Y24          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     5.649 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1__0/P[0]
                         net (fo=30, routed)          2.510     8.159    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1__0_n_105
    SLICE_X94Y39         LUT2 (Prop_lut2_I1_O)        0.124     8.283 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_421/O
                         net (fo=1, routed)           0.000     8.283    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_421_n_0
    SLICE_X94Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.816 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_388/CO[3]
                         net (fo=1, routed)           0.000     8.816    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_388_n_0
    SLICE_X94Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.035 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_354/O[0]
                         net (fo=2, routed)           1.405    10.440    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_354_n_7
    SLICE_X94Y52         LUT3 (Prop_lut3_I1_O)        0.328    10.768 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_312/O
                         net (fo=2, routed)           0.862    11.630    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_312_n_0
    SLICE_X94Y53         LUT4 (Prop_lut4_I3_O)        0.355    11.985 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_316/O
                         net (fo=1, routed)           0.000    11.985    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_316_n_0
    SLICE_X94Y53         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.498 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_254/CO[3]
                         net (fo=1, routed)           0.000    12.498    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_254_n_0
    SLICE_X94Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.615 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_203/CO[3]
                         net (fo=1, routed)           0.000    12.615    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_203_n_0
    SLICE_X94Y55         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.854 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_152/O[2]
                         net (fo=2, routed)           0.896    13.750    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_152_n_5
    SLICE_X96Y51         LUT3 (Prop_lut3_I0_O)        0.326    14.076 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_95/O
                         net (fo=2, routed)           1.112    15.188    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_95_n_0
    SLICE_X96Y52         LUT4 (Prop_lut4_I3_O)        0.355    15.543 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_99/O
                         net (fo=1, routed)           0.000    15.543    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_99_n_0
    SLICE_X96Y52         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    16.056 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_56/CO[3]
                         net (fo=1, routed)           0.000    16.056    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_56_n_0
    SLICE_X96Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.173 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_24/CO[3]
                         net (fo=1, routed)           0.000    16.173    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_24_n_0
    SLICE_X96Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.290 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_12/CO[3]
                         net (fo=1, routed)           0.000    16.290    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_12_n_0
    SLICE_X96Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.407 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.407    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_3_n_0
    SLICE_X96Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.524 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.524    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_2_n_0
    SLICE_X96Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.641 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.641    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]_i_2_n_0
    SLICE_X96Y58         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.880 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]_i_2/O[2]
                         net (fo=20, routed)          2.410    19.290    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]_i_2_n_5
    SLICE_X89Y65         LUT3 (Prop_lut3_I1_O)        0.329    19.619 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_227/O
                         net (fo=4, routed)           1.152    20.772    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_227_n_0
    SLICE_X89Y65         LUT4 (Prop_lut4_I3_O)        0.326    21.098 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_231/O
                         net (fo=1, routed)           0.000    21.098    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_231_n_0
    SLICE_X89Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.648 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_148/CO[3]
                         net (fo=1, routed)           0.000    21.648    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_148_n_0
    SLICE_X89Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.762 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_61/CO[3]
                         net (fo=1, routed)           0.000    21.762    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_61_n_0
    SLICE_X89Y67         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    21.985 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_32/O[0]
                         net (fo=3, routed)           1.742    23.726    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_32_n_7
    SLICE_X98Y69         LUT3 (Prop_lut3_I0_O)        0.299    24.025 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_62/O
                         net (fo=2, routed)           0.607    24.632    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_62_n_0
    SLICE_X98Y68         LUT5 (Prop_lut5_I4_O)        0.150    24.782 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_25/O
                         net (fo=2, routed)           0.863    25.646    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_25_n_0
    SLICE_X97Y69         LUT6 (Prop_lut6_I0_O)        0.328    25.974 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_29/O
                         net (fo=1, routed)           0.000    25.974    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_29_n_0
    SLICE_X97Y69         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    26.580 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_6/O[3]
                         net (fo=3, routed)           0.823    27.403    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_6_n_4
    SLICE_X95Y69         LUT4 (Prop_lut4_I1_O)        0.306    27.709 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_40/O
                         net (fo=1, routed)           0.000    27.709    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_40_n_0
    SLICE_X95Y69         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    28.110 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    28.110    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_10_n_0
    SLICE_X95Y70         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    28.381 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_4/CO[0]
                         net (fo=16, routed)          1.614    29.995    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_4_n_3
    SLICE_X101Y62        LUT6 (Prop_lut6_I3_O)        0.373    30.368 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[12]_i_1/O
                         net (fo=1, routed)           0.495    30.863    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[12]_i_1_n_0
    SLICE_X103Y61        LDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_system_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[14]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        31.795ns  (logic 14.609ns (45.947%)  route 17.186ns (54.053%))
  Logic Levels:           32  (CARRY4=18 DSP48E1=2 LUT2=1 LUT3=4 LUT4=4 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_system_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_system_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.784    -0.932    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X100Y57        FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y57        FDCE (Prop_fdce_C_Q)         0.518    -0.414 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[12]/Q
                         net (fo=2, routed)           0.692     0.278    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[12]
    DSP48_X4Y23          DSP48E1 (Prop_dsp48e1_B[12]_PCOUT[47])
                                                      3.851     4.129 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1/PCOUT[47]
                         net (fo=1, routed)           0.002     4.131    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1_n_106
    DSP48_X4Y24          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     5.649 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1__0/P[0]
                         net (fo=30, routed)          2.510     8.159    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1__0_n_105
    SLICE_X94Y39         LUT2 (Prop_lut2_I1_O)        0.124     8.283 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_421/O
                         net (fo=1, routed)           0.000     8.283    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_421_n_0
    SLICE_X94Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.816 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_388/CO[3]
                         net (fo=1, routed)           0.000     8.816    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_388_n_0
    SLICE_X94Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.035 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_354/O[0]
                         net (fo=2, routed)           1.405    10.440    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_354_n_7
    SLICE_X94Y52         LUT3 (Prop_lut3_I1_O)        0.328    10.768 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_312/O
                         net (fo=2, routed)           0.862    11.630    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_312_n_0
    SLICE_X94Y53         LUT4 (Prop_lut4_I3_O)        0.355    11.985 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_316/O
                         net (fo=1, routed)           0.000    11.985    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_316_n_0
    SLICE_X94Y53         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.498 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_254/CO[3]
                         net (fo=1, routed)           0.000    12.498    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_254_n_0
    SLICE_X94Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.615 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_203/CO[3]
                         net (fo=1, routed)           0.000    12.615    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_203_n_0
    SLICE_X94Y55         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.854 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_152/O[2]
                         net (fo=2, routed)           0.896    13.750    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_152_n_5
    SLICE_X96Y51         LUT3 (Prop_lut3_I0_O)        0.326    14.076 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_95/O
                         net (fo=2, routed)           1.112    15.188    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_95_n_0
    SLICE_X96Y52         LUT4 (Prop_lut4_I3_O)        0.355    15.543 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_99/O
                         net (fo=1, routed)           0.000    15.543    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_99_n_0
    SLICE_X96Y52         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    16.056 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_56/CO[3]
                         net (fo=1, routed)           0.000    16.056    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_56_n_0
    SLICE_X96Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.173 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_24/CO[3]
                         net (fo=1, routed)           0.000    16.173    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_24_n_0
    SLICE_X96Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.290 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_12/CO[3]
                         net (fo=1, routed)           0.000    16.290    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_12_n_0
    SLICE_X96Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.407 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.407    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_3_n_0
    SLICE_X96Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.524 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.524    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_2_n_0
    SLICE_X96Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.641 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.641    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]_i_2_n_0
    SLICE_X96Y58         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.880 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]_i_2/O[2]
                         net (fo=20, routed)          2.410    19.290    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]_i_2_n_5
    SLICE_X89Y65         LUT3 (Prop_lut3_I1_O)        0.329    19.619 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_227/O
                         net (fo=4, routed)           1.152    20.772    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_227_n_0
    SLICE_X89Y65         LUT4 (Prop_lut4_I3_O)        0.326    21.098 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_231/O
                         net (fo=1, routed)           0.000    21.098    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_231_n_0
    SLICE_X89Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.648 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_148/CO[3]
                         net (fo=1, routed)           0.000    21.648    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_148_n_0
    SLICE_X89Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.762 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_61/CO[3]
                         net (fo=1, routed)           0.000    21.762    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_61_n_0
    SLICE_X89Y67         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    21.985 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_32/O[0]
                         net (fo=3, routed)           1.742    23.726    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_32_n_7
    SLICE_X98Y69         LUT3 (Prop_lut3_I0_O)        0.299    24.025 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_62/O
                         net (fo=2, routed)           0.607    24.632    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_62_n_0
    SLICE_X98Y68         LUT5 (Prop_lut5_I4_O)        0.150    24.782 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_25/O
                         net (fo=2, routed)           0.863    25.646    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_25_n_0
    SLICE_X97Y69         LUT6 (Prop_lut6_I0_O)        0.328    25.974 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_29/O
                         net (fo=1, routed)           0.000    25.974    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_29_n_0
    SLICE_X97Y69         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    26.580 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_6/O[3]
                         net (fo=3, routed)           0.823    27.403    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_6_n_4
    SLICE_X95Y69         LUT4 (Prop_lut4_I1_O)        0.306    27.709 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_40/O
                         net (fo=1, routed)           0.000    27.709    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_40_n_0
    SLICE_X95Y69         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    28.110 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    28.110    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_10_n_0
    SLICE_X95Y70         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    28.381 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_4/CO[0]
                         net (fo=16, routed)          1.613    29.994    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_4_n_3
    SLICE_X101Y62        LUT6 (Prop_lut6_I3_O)        0.373    30.367 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[14]_i_1/O
                         net (fo=1, routed)           0.496    30.863    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[14]_i_1_n_0
    SLICE_X103Y61        LDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_system_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        31.770ns  (logic 14.609ns (45.983%)  route 17.161ns (54.017%))
  Logic Levels:           32  (CARRY4=18 DSP48E1=2 LUT2=1 LUT3=4 LUT4=4 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_system_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_system_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.784    -0.932    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X100Y57        FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y57        FDCE (Prop_fdce_C_Q)         0.518    -0.414 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[12]/Q
                         net (fo=2, routed)           0.692     0.278    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[12]
    DSP48_X4Y23          DSP48E1 (Prop_dsp48e1_B[12]_PCOUT[47])
                                                      3.851     4.129 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1/PCOUT[47]
                         net (fo=1, routed)           0.002     4.131    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1_n_106
    DSP48_X4Y24          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     5.649 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1__0/P[0]
                         net (fo=30, routed)          2.510     8.159    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1__0_n_105
    SLICE_X94Y39         LUT2 (Prop_lut2_I1_O)        0.124     8.283 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_421/O
                         net (fo=1, routed)           0.000     8.283    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_421_n_0
    SLICE_X94Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.816 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_388/CO[3]
                         net (fo=1, routed)           0.000     8.816    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_388_n_0
    SLICE_X94Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.035 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_354/O[0]
                         net (fo=2, routed)           1.405    10.440    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_354_n_7
    SLICE_X94Y52         LUT3 (Prop_lut3_I1_O)        0.328    10.768 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_312/O
                         net (fo=2, routed)           0.862    11.630    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_312_n_0
    SLICE_X94Y53         LUT4 (Prop_lut4_I3_O)        0.355    11.985 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_316/O
                         net (fo=1, routed)           0.000    11.985    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_316_n_0
    SLICE_X94Y53         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.498 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_254/CO[3]
                         net (fo=1, routed)           0.000    12.498    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_254_n_0
    SLICE_X94Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.615 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_203/CO[3]
                         net (fo=1, routed)           0.000    12.615    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_203_n_0
    SLICE_X94Y55         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.854 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_152/O[2]
                         net (fo=2, routed)           0.896    13.750    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_152_n_5
    SLICE_X96Y51         LUT3 (Prop_lut3_I0_O)        0.326    14.076 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_95/O
                         net (fo=2, routed)           1.112    15.188    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_95_n_0
    SLICE_X96Y52         LUT4 (Prop_lut4_I3_O)        0.355    15.543 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_99/O
                         net (fo=1, routed)           0.000    15.543    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_99_n_0
    SLICE_X96Y52         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    16.056 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_56/CO[3]
                         net (fo=1, routed)           0.000    16.056    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_56_n_0
    SLICE_X96Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.173 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_24/CO[3]
                         net (fo=1, routed)           0.000    16.173    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_24_n_0
    SLICE_X96Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.290 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_12/CO[3]
                         net (fo=1, routed)           0.000    16.290    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_12_n_0
    SLICE_X96Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.407 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.407    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_3_n_0
    SLICE_X96Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.524 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.524    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_2_n_0
    SLICE_X96Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.641 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.641    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]_i_2_n_0
    SLICE_X96Y58         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.880 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]_i_2/O[2]
                         net (fo=20, routed)          2.410    19.290    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]_i_2_n_5
    SLICE_X89Y65         LUT3 (Prop_lut3_I1_O)        0.329    19.619 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_227/O
                         net (fo=4, routed)           1.152    20.772    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_227_n_0
    SLICE_X89Y65         LUT4 (Prop_lut4_I3_O)        0.326    21.098 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_231/O
                         net (fo=1, routed)           0.000    21.098    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_231_n_0
    SLICE_X89Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.648 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_148/CO[3]
                         net (fo=1, routed)           0.000    21.648    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_148_n_0
    SLICE_X89Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.762 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_61/CO[3]
                         net (fo=1, routed)           0.000    21.762    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_61_n_0
    SLICE_X89Y67         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    21.985 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_32/O[0]
                         net (fo=3, routed)           1.742    23.726    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_32_n_7
    SLICE_X98Y69         LUT3 (Prop_lut3_I0_O)        0.299    24.025 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_62/O
                         net (fo=2, routed)           0.607    24.632    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_62_n_0
    SLICE_X98Y68         LUT5 (Prop_lut5_I4_O)        0.150    24.782 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_25/O
                         net (fo=2, routed)           0.863    25.646    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_25_n_0
    SLICE_X97Y69         LUT6 (Prop_lut6_I0_O)        0.328    25.974 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_29/O
                         net (fo=1, routed)           0.000    25.974    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_29_n_0
    SLICE_X97Y69         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    26.580 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_6/O[3]
                         net (fo=3, routed)           0.823    27.403    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_6_n_4
    SLICE_X95Y69         LUT4 (Prop_lut4_I1_O)        0.306    27.709 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_40/O
                         net (fo=1, routed)           0.000    27.709    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_40_n_0
    SLICE_X95Y69         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    28.110 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    28.110    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_10_n_0
    SLICE_X95Y70         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    28.381 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_4/CO[0]
                         net (fo=16, routed)          1.269    29.650    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_4_n_3
    SLICE_X99Y59         LUT6 (Prop_lut6_I4_O)        0.373    30.023 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]_i_1/O
                         net (fo=1, routed)           0.815    30.838    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]_i_1_n_0
    SLICE_X101Y58        LDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_system_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[8]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        31.748ns  (logic 14.609ns (46.016%)  route 17.139ns (53.984%))
  Logic Levels:           32  (CARRY4=18 DSP48E1=2 LUT2=1 LUT3=4 LUT4=4 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_system_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_system_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.784    -0.932    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X100Y57        FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y57        FDCE (Prop_fdce_C_Q)         0.518    -0.414 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[12]/Q
                         net (fo=2, routed)           0.692     0.278    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[12]
    DSP48_X4Y23          DSP48E1 (Prop_dsp48e1_B[12]_PCOUT[47])
                                                      3.851     4.129 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1/PCOUT[47]
                         net (fo=1, routed)           0.002     4.131    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1_n_106
    DSP48_X4Y24          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     5.649 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1__0/P[0]
                         net (fo=30, routed)          2.510     8.159    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1__0_n_105
    SLICE_X94Y39         LUT2 (Prop_lut2_I1_O)        0.124     8.283 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_421/O
                         net (fo=1, routed)           0.000     8.283    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_421_n_0
    SLICE_X94Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.816 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_388/CO[3]
                         net (fo=1, routed)           0.000     8.816    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_388_n_0
    SLICE_X94Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.035 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_354/O[0]
                         net (fo=2, routed)           1.405    10.440    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_354_n_7
    SLICE_X94Y52         LUT3 (Prop_lut3_I1_O)        0.328    10.768 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_312/O
                         net (fo=2, routed)           0.862    11.630    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_312_n_0
    SLICE_X94Y53         LUT4 (Prop_lut4_I3_O)        0.355    11.985 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_316/O
                         net (fo=1, routed)           0.000    11.985    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_316_n_0
    SLICE_X94Y53         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.498 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_254/CO[3]
                         net (fo=1, routed)           0.000    12.498    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_254_n_0
    SLICE_X94Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.615 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_203/CO[3]
                         net (fo=1, routed)           0.000    12.615    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_203_n_0
    SLICE_X94Y55         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.854 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_152/O[2]
                         net (fo=2, routed)           0.896    13.750    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_152_n_5
    SLICE_X96Y51         LUT3 (Prop_lut3_I0_O)        0.326    14.076 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_95/O
                         net (fo=2, routed)           1.112    15.188    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_95_n_0
    SLICE_X96Y52         LUT4 (Prop_lut4_I3_O)        0.355    15.543 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_99/O
                         net (fo=1, routed)           0.000    15.543    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_99_n_0
    SLICE_X96Y52         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    16.056 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_56/CO[3]
                         net (fo=1, routed)           0.000    16.056    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_56_n_0
    SLICE_X96Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.173 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_24/CO[3]
                         net (fo=1, routed)           0.000    16.173    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_24_n_0
    SLICE_X96Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.290 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_12/CO[3]
                         net (fo=1, routed)           0.000    16.290    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_12_n_0
    SLICE_X96Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.407 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.407    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_3_n_0
    SLICE_X96Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.524 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.524    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_2_n_0
    SLICE_X96Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.641 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.641    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]_i_2_n_0
    SLICE_X96Y58         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.880 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]_i_2/O[2]
                         net (fo=20, routed)          2.410    19.290    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]_i_2_n_5
    SLICE_X89Y65         LUT3 (Prop_lut3_I1_O)        0.329    19.619 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_227/O
                         net (fo=4, routed)           1.152    20.772    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_227_n_0
    SLICE_X89Y65         LUT4 (Prop_lut4_I3_O)        0.326    21.098 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_231/O
                         net (fo=1, routed)           0.000    21.098    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_231_n_0
    SLICE_X89Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.648 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_148/CO[3]
                         net (fo=1, routed)           0.000    21.648    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_148_n_0
    SLICE_X89Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.762 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_61/CO[3]
                         net (fo=1, routed)           0.000    21.762    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_61_n_0
    SLICE_X89Y67         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    21.985 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_32/O[0]
                         net (fo=3, routed)           1.742    23.726    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_32_n_7
    SLICE_X98Y69         LUT3 (Prop_lut3_I0_O)        0.299    24.025 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_62/O
                         net (fo=2, routed)           0.607    24.632    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_62_n_0
    SLICE_X98Y68         LUT5 (Prop_lut5_I4_O)        0.150    24.782 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_25/O
                         net (fo=2, routed)           0.863    25.646    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_25_n_0
    SLICE_X97Y69         LUT6 (Prop_lut6_I0_O)        0.328    25.974 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_29/O
                         net (fo=1, routed)           0.000    25.974    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_29_n_0
    SLICE_X97Y69         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    26.580 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_6/O[3]
                         net (fo=3, routed)           0.823    27.403    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_6_n_4
    SLICE_X95Y69         LUT4 (Prop_lut4_I1_O)        0.306    27.709 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_40/O
                         net (fo=1, routed)           0.000    27.709    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_40_n_0
    SLICE_X95Y69         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    28.110 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    28.110    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_10_n_0
    SLICE_X95Y70         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    28.381 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_4/CO[0]
                         net (fo=16, routed)          1.396    29.777    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_4_n_3
    SLICE_X102Y60        LUT6 (Prop_lut6_I4_O)        0.373    30.150 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[8]_i_1/O
                         net (fo=1, routed)           0.666    30.815    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[8]_i_1_n_0
    SLICE_X102Y58        LDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_system_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        31.706ns  (logic 14.609ns (46.076%)  route 17.097ns (53.924%))
  Logic Levels:           32  (CARRY4=18 DSP48E1=2 LUT2=1 LUT3=4 LUT4=4 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_system_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_system_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.784    -0.932    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X100Y57        FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y57        FDCE (Prop_fdce_C_Q)         0.518    -0.414 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[12]/Q
                         net (fo=2, routed)           0.692     0.278    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[12]
    DSP48_X4Y23          DSP48E1 (Prop_dsp48e1_B[12]_PCOUT[47])
                                                      3.851     4.129 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1/PCOUT[47]
                         net (fo=1, routed)           0.002     4.131    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1_n_106
    DSP48_X4Y24          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     5.649 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1__0/P[0]
                         net (fo=30, routed)          2.510     8.159    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1__0_n_105
    SLICE_X94Y39         LUT2 (Prop_lut2_I1_O)        0.124     8.283 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_421/O
                         net (fo=1, routed)           0.000     8.283    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_421_n_0
    SLICE_X94Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.816 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_388/CO[3]
                         net (fo=1, routed)           0.000     8.816    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_388_n_0
    SLICE_X94Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.035 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_354/O[0]
                         net (fo=2, routed)           1.405    10.440    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_354_n_7
    SLICE_X94Y52         LUT3 (Prop_lut3_I1_O)        0.328    10.768 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_312/O
                         net (fo=2, routed)           0.862    11.630    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_312_n_0
    SLICE_X94Y53         LUT4 (Prop_lut4_I3_O)        0.355    11.985 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_316/O
                         net (fo=1, routed)           0.000    11.985    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_316_n_0
    SLICE_X94Y53         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.498 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_254/CO[3]
                         net (fo=1, routed)           0.000    12.498    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_254_n_0
    SLICE_X94Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.615 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_203/CO[3]
                         net (fo=1, routed)           0.000    12.615    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_203_n_0
    SLICE_X94Y55         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.854 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_152/O[2]
                         net (fo=2, routed)           0.896    13.750    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_152_n_5
    SLICE_X96Y51         LUT3 (Prop_lut3_I0_O)        0.326    14.076 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_95/O
                         net (fo=2, routed)           1.112    15.188    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_95_n_0
    SLICE_X96Y52         LUT4 (Prop_lut4_I3_O)        0.355    15.543 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_99/O
                         net (fo=1, routed)           0.000    15.543    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_99_n_0
    SLICE_X96Y52         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    16.056 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_56/CO[3]
                         net (fo=1, routed)           0.000    16.056    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_56_n_0
    SLICE_X96Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.173 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_24/CO[3]
                         net (fo=1, routed)           0.000    16.173    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_24_n_0
    SLICE_X96Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.290 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_12/CO[3]
                         net (fo=1, routed)           0.000    16.290    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_12_n_0
    SLICE_X96Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.407 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.407    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_3_n_0
    SLICE_X96Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.524 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.524    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_2_n_0
    SLICE_X96Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.641 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.641    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]_i_2_n_0
    SLICE_X96Y58         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.880 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]_i_2/O[2]
                         net (fo=20, routed)          2.410    19.290    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]_i_2_n_5
    SLICE_X89Y65         LUT3 (Prop_lut3_I1_O)        0.329    19.619 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_227/O
                         net (fo=4, routed)           1.152    20.772    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_227_n_0
    SLICE_X89Y65         LUT4 (Prop_lut4_I3_O)        0.326    21.098 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_231/O
                         net (fo=1, routed)           0.000    21.098    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_231_n_0
    SLICE_X89Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.648 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_148/CO[3]
                         net (fo=1, routed)           0.000    21.648    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_148_n_0
    SLICE_X89Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.762 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_61/CO[3]
                         net (fo=1, routed)           0.000    21.762    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_61_n_0
    SLICE_X89Y67         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    21.985 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_32/O[0]
                         net (fo=3, routed)           1.742    23.726    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_32_n_7
    SLICE_X98Y69         LUT3 (Prop_lut3_I0_O)        0.299    24.025 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_62/O
                         net (fo=2, routed)           0.607    24.632    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_62_n_0
    SLICE_X98Y68         LUT5 (Prop_lut5_I4_O)        0.150    24.782 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_25/O
                         net (fo=2, routed)           0.863    25.646    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_25_n_0
    SLICE_X97Y69         LUT6 (Prop_lut6_I0_O)        0.328    25.974 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_29/O
                         net (fo=1, routed)           0.000    25.974    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_29_n_0
    SLICE_X97Y69         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    26.580 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_6/O[3]
                         net (fo=3, routed)           0.823    27.403    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_6_n_4
    SLICE_X95Y69         LUT4 (Prop_lut4_I1_O)        0.306    27.709 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_40/O
                         net (fo=1, routed)           0.000    27.709    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_40_n_0
    SLICE_X95Y69         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    28.110 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    28.110    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_10_n_0
    SLICE_X95Y70         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    28.381 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_4/CO[0]
                         net (fo=16, routed)          1.195    29.576    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_4_n_3
    SLICE_X99Y58         LUT6 (Prop_lut6_I4_O)        0.373    29.949 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[7]_i_1/O
                         net (fo=1, routed)           0.825    30.774    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[7]_i_1_n_0
    SLICE_X102Y57        LDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_system_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        31.695ns  (logic 14.609ns (46.092%)  route 17.086ns (53.908%))
  Logic Levels:           32  (CARRY4=18 DSP48E1=2 LUT2=1 LUT3=4 LUT4=4 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_system_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_system_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.784    -0.932    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X100Y57        FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y57        FDCE (Prop_fdce_C_Q)         0.518    -0.414 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[12]/Q
                         net (fo=2, routed)           0.692     0.278    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[12]
    DSP48_X4Y23          DSP48E1 (Prop_dsp48e1_B[12]_PCOUT[47])
                                                      3.851     4.129 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1/PCOUT[47]
                         net (fo=1, routed)           0.002     4.131    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1_n_106
    DSP48_X4Y24          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     5.649 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1__0/P[0]
                         net (fo=30, routed)          2.510     8.159    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1__0_n_105
    SLICE_X94Y39         LUT2 (Prop_lut2_I1_O)        0.124     8.283 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_421/O
                         net (fo=1, routed)           0.000     8.283    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_421_n_0
    SLICE_X94Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.816 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_388/CO[3]
                         net (fo=1, routed)           0.000     8.816    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_388_n_0
    SLICE_X94Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.035 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_354/O[0]
                         net (fo=2, routed)           1.405    10.440    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_354_n_7
    SLICE_X94Y52         LUT3 (Prop_lut3_I1_O)        0.328    10.768 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_312/O
                         net (fo=2, routed)           0.862    11.630    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_312_n_0
    SLICE_X94Y53         LUT4 (Prop_lut4_I3_O)        0.355    11.985 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_316/O
                         net (fo=1, routed)           0.000    11.985    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_316_n_0
    SLICE_X94Y53         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.498 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_254/CO[3]
                         net (fo=1, routed)           0.000    12.498    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_254_n_0
    SLICE_X94Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.615 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_203/CO[3]
                         net (fo=1, routed)           0.000    12.615    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_203_n_0
    SLICE_X94Y55         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.854 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_152/O[2]
                         net (fo=2, routed)           0.896    13.750    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_152_n_5
    SLICE_X96Y51         LUT3 (Prop_lut3_I0_O)        0.326    14.076 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_95/O
                         net (fo=2, routed)           1.112    15.188    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_95_n_0
    SLICE_X96Y52         LUT4 (Prop_lut4_I3_O)        0.355    15.543 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_99/O
                         net (fo=1, routed)           0.000    15.543    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_99_n_0
    SLICE_X96Y52         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    16.056 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_56/CO[3]
                         net (fo=1, routed)           0.000    16.056    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_56_n_0
    SLICE_X96Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.173 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_24/CO[3]
                         net (fo=1, routed)           0.000    16.173    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_24_n_0
    SLICE_X96Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.290 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_12/CO[3]
                         net (fo=1, routed)           0.000    16.290    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_12_n_0
    SLICE_X96Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.407 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.407    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_3_n_0
    SLICE_X96Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.524 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.524    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_2_n_0
    SLICE_X96Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.641 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.641    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]_i_2_n_0
    SLICE_X96Y58         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.880 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]_i_2/O[2]
                         net (fo=20, routed)          2.410    19.290    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]_i_2_n_5
    SLICE_X89Y65         LUT3 (Prop_lut3_I1_O)        0.329    19.619 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_227/O
                         net (fo=4, routed)           1.152    20.772    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_227_n_0
    SLICE_X89Y65         LUT4 (Prop_lut4_I3_O)        0.326    21.098 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_231/O
                         net (fo=1, routed)           0.000    21.098    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_231_n_0
    SLICE_X89Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.648 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_148/CO[3]
                         net (fo=1, routed)           0.000    21.648    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_148_n_0
    SLICE_X89Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.762 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_61/CO[3]
                         net (fo=1, routed)           0.000    21.762    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_61_n_0
    SLICE_X89Y67         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    21.985 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_32/O[0]
                         net (fo=3, routed)           1.742    23.726    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_32_n_7
    SLICE_X98Y69         LUT3 (Prop_lut3_I0_O)        0.299    24.025 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_62/O
                         net (fo=2, routed)           0.607    24.632    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_62_n_0
    SLICE_X98Y68         LUT5 (Prop_lut5_I4_O)        0.150    24.782 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_25/O
                         net (fo=2, routed)           0.863    25.646    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_25_n_0
    SLICE_X97Y69         LUT6 (Prop_lut6_I0_O)        0.328    25.974 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_29/O
                         net (fo=1, routed)           0.000    25.974    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_29_n_0
    SLICE_X97Y69         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    26.580 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_6/O[3]
                         net (fo=3, routed)           0.823    27.403    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_6_n_4
    SLICE_X95Y69         LUT4 (Prop_lut4_I1_O)        0.306    27.709 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_40/O
                         net (fo=1, routed)           0.000    27.709    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_40_n_0
    SLICE_X95Y69         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    28.110 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    28.110    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_10_n_0
    SLICE_X95Y70         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    28.381 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_4/CO[0]
                         net (fo=16, routed)          1.536    29.917    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_4_n_3
    SLICE_X102Y59        LUT6 (Prop_lut6_I4_O)        0.373    30.290 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[4]_i_1/O
                         net (fo=1, routed)           0.473    30.763    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[4]_i_1_n_0
    SLICE_X103Y57        LDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_system_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        31.591ns  (logic 14.609ns (46.245%)  route 16.982ns (53.755%))
  Logic Levels:           32  (CARRY4=18 DSP48E1=2 LUT2=1 LUT3=4 LUT4=4 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_system_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_system_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.784    -0.932    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X100Y57        FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y57        FDCE (Prop_fdce_C_Q)         0.518    -0.414 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[12]/Q
                         net (fo=2, routed)           0.692     0.278    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[12]
    DSP48_X4Y23          DSP48E1 (Prop_dsp48e1_B[12]_PCOUT[47])
                                                      3.851     4.129 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1/PCOUT[47]
                         net (fo=1, routed)           0.002     4.131    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1_n_106
    DSP48_X4Y24          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     5.649 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1__0/P[0]
                         net (fo=30, routed)          2.510     8.159    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1__0_n_105
    SLICE_X94Y39         LUT2 (Prop_lut2_I1_O)        0.124     8.283 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_421/O
                         net (fo=1, routed)           0.000     8.283    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_421_n_0
    SLICE_X94Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.816 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_388/CO[3]
                         net (fo=1, routed)           0.000     8.816    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_388_n_0
    SLICE_X94Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.035 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_354/O[0]
                         net (fo=2, routed)           1.405    10.440    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_354_n_7
    SLICE_X94Y52         LUT3 (Prop_lut3_I1_O)        0.328    10.768 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_312/O
                         net (fo=2, routed)           0.862    11.630    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_312_n_0
    SLICE_X94Y53         LUT4 (Prop_lut4_I3_O)        0.355    11.985 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_316/O
                         net (fo=1, routed)           0.000    11.985    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_316_n_0
    SLICE_X94Y53         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.498 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_254/CO[3]
                         net (fo=1, routed)           0.000    12.498    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_254_n_0
    SLICE_X94Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.615 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_203/CO[3]
                         net (fo=1, routed)           0.000    12.615    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_203_n_0
    SLICE_X94Y55         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.854 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_152/O[2]
                         net (fo=2, routed)           0.896    13.750    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_152_n_5
    SLICE_X96Y51         LUT3 (Prop_lut3_I0_O)        0.326    14.076 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_95/O
                         net (fo=2, routed)           1.112    15.188    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_95_n_0
    SLICE_X96Y52         LUT4 (Prop_lut4_I3_O)        0.355    15.543 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_99/O
                         net (fo=1, routed)           0.000    15.543    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_99_n_0
    SLICE_X96Y52         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    16.056 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_56/CO[3]
                         net (fo=1, routed)           0.000    16.056    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_56_n_0
    SLICE_X96Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.173 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_24/CO[3]
                         net (fo=1, routed)           0.000    16.173    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_24_n_0
    SLICE_X96Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.290 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_12/CO[3]
                         net (fo=1, routed)           0.000    16.290    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_12_n_0
    SLICE_X96Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.407 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.407    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_3_n_0
    SLICE_X96Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.524 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.524    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_2_n_0
    SLICE_X96Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.641 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.641    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]_i_2_n_0
    SLICE_X96Y58         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.880 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]_i_2/O[2]
                         net (fo=20, routed)          2.410    19.290    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]_i_2_n_5
    SLICE_X89Y65         LUT3 (Prop_lut3_I1_O)        0.329    19.619 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_227/O
                         net (fo=4, routed)           1.152    20.772    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_227_n_0
    SLICE_X89Y65         LUT4 (Prop_lut4_I3_O)        0.326    21.098 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_231/O
                         net (fo=1, routed)           0.000    21.098    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_231_n_0
    SLICE_X89Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.648 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_148/CO[3]
                         net (fo=1, routed)           0.000    21.648    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_148_n_0
    SLICE_X89Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.762 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_61/CO[3]
                         net (fo=1, routed)           0.000    21.762    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_61_n_0
    SLICE_X89Y67         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    21.985 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_32/O[0]
                         net (fo=3, routed)           1.742    23.726    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_32_n_7
    SLICE_X98Y69         LUT3 (Prop_lut3_I0_O)        0.299    24.025 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_62/O
                         net (fo=2, routed)           0.607    24.632    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_62_n_0
    SLICE_X98Y68         LUT5 (Prop_lut5_I4_O)        0.150    24.782 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_25/O
                         net (fo=2, routed)           0.863    25.646    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_25_n_0
    SLICE_X97Y69         LUT6 (Prop_lut6_I0_O)        0.328    25.974 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_29/O
                         net (fo=1, routed)           0.000    25.974    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_29_n_0
    SLICE_X97Y69         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    26.580 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_6/O[3]
                         net (fo=3, routed)           0.823    27.403    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_6_n_4
    SLICE_X95Y69         LUT4 (Prop_lut4_I1_O)        0.306    27.709 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_40/O
                         net (fo=1, routed)           0.000    27.709    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_40_n_0
    SLICE_X95Y69         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    28.110 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    28.110    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_10_n_0
    SLICE_X95Y70         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    28.381 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_4/CO[0]
                         net (fo=16, routed)          1.413    29.794    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_4_n_3
    SLICE_X101Y62        LUT6 (Prop_lut6_I3_O)        0.373    30.167 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_1/O
                         net (fo=1, routed)           0.491    30.658    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_1_n_0
    SLICE_X103Y61        LDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_system_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/go_to_next_reg/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.844ns  (logic 0.385ns (45.593%)  route 0.459ns (54.407%))
  Logic Levels:           0  
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_system_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    design_1_i/clk_wiz_0/inst/clk_system_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.602    -1.567    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X102Y66        FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y66        FDCE (Prop_fdce_C_Q)         0.385    -1.182 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[1]/Q
                         net (fo=23, routed)          0.459    -0.723    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm__0
    SLICE_X102Y65        LDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/go_to_next_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_system_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable_reg/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.064ns  (logic 0.418ns (39.273%)  route 0.646ns (60.727%))
  Logic Levels:           0  
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_system_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    design_1_i/clk_wiz_0/inst/clk_system_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.602    -1.567    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X102Y66        FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y66        FDCE (Prop_fdce_C_Q)         0.418    -1.149 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[0]/Q
                         net (fo=22, routed)          0.646    -0.503    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable__0
    SLICE_X99Y66         LDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_system_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reset_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.673ns  (logic 0.207ns (30.739%)  route 0.466ns (69.261%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_system_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_system_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         0.603    -0.628    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X102Y66        FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y66        FDCE (Prop_fdce_C_Q)         0.164    -0.464 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[0]/Q
                         net (fo=22, routed)          0.240    -0.224    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable__0
    SLICE_X102Y65        LUT1 (Prop_lut1_I0_O)        0.043    -0.181 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reset_reg_i_1/O
                         net (fo=1, routed)           0.226     0.045    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reset_reg_i_1_n_0
    SLICE_X102Y63        LDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reset_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_system_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.832ns  (logic 0.209ns (25.127%)  route 0.623ns (74.873%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_system_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_system_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         0.603    -0.628    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X102Y66        FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y66        FDCE (Prop_fdce_C_Q)         0.164    -0.464 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[0]/Q
                         net (fo=22, routed)          0.623     0.158    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable__0
    SLICE_X101Y57        LUT6 (Prop_lut6_I5_O)        0.045     0.203 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     0.203    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_1_n_0
    SLICE_X101Y57        LDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_system_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.001ns  (logic 0.209ns (20.880%)  route 0.792ns (79.120%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_system_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_system_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         0.603    -0.628    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X102Y66        FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y66        FDCE (Prop_fdce_C_Q)         0.164    -0.464 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[0]/Q
                         net (fo=22, routed)          0.528     0.063    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable__0
    SLICE_X99Y59         LUT6 (Prop_lut6_I0_O)        0.045     0.108 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]_i_1/O
                         net (fo=1, routed)           0.264     0.373    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]_i_1_n_0
    SLICE_X101Y58        LDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_system_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.026ns  (logic 0.209ns (20.374%)  route 0.817ns (79.626%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_system_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_system_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         0.603    -0.628    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X102Y66        FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y66        FDCE (Prop_fdce_C_Q)         0.164    -0.464 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[0]/Q
                         net (fo=22, routed)          0.625     0.160    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable__0
    SLICE_X101Y57        LUT6 (Prop_lut6_I0_O)        0.045     0.205 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[2]_i_1/O
                         net (fo=1, routed)           0.192     0.397    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[2]_i_1_n_0
    SLICE_X103Y57        LDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_system_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.091ns  (logic 0.209ns (19.159%)  route 0.882ns (80.841%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_system_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_system_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         0.603    -0.628    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X102Y66        FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y66        FDCE (Prop_fdce_C_Q)         0.164    -0.464 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[0]/Q
                         net (fo=22, routed)          0.600     0.135    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable__0
    SLICE_X99Y58         LUT6 (Prop_lut6_I0_O)        0.045     0.180 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[7]_i_1/O
                         net (fo=1, routed)           0.282     0.462    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[7]_i_1_n_0
    SLICE_X102Y57        LDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_system_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.124ns  (logic 0.209ns (18.587%)  route 0.915ns (81.413%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_system_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_system_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         0.603    -0.628    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X102Y66        FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y66        FDCE (Prop_fdce_C_Q)         0.164    -0.464 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[0]/Q
                         net (fo=22, routed)          0.749     0.285    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable__0
    SLICE_X102Y59        LUT6 (Prop_lut6_I0_O)        0.045     0.330 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[4]_i_1/O
                         net (fo=1, routed)           0.166     0.496    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[4]_i_1_n_0
    SLICE_X103Y57        LDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_system_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.145ns  (logic 0.209ns (18.249%)  route 0.936ns (81.751%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_system_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_system_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         0.603    -0.628    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X102Y66        FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y66        FDCE (Prop_fdce_C_Q)         0.164    -0.464 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[0]/Q
                         net (fo=22, routed)          0.599     0.134    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable__0
    SLICE_X99Y58         LUT6 (Prop_lut6_I5_O)        0.045     0.179 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[0]_i_1/O
                         net (fo=1, routed)           0.338     0.517    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[0]_i_1_n_0
    SLICE_X101Y58        LDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_system_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.155ns  (logic 0.209ns (18.101%)  route 0.946ns (81.899%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_system_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_system_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         0.603    -0.628    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X102Y66        FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y66        FDCE (Prop_fdce_C_Q)         0.164    -0.464 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[0]/Q
                         net (fo=22, routed)          0.832     0.368    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable__0
    SLICE_X99Y60         LUT6 (Prop_lut6_I5_O)        0.045     0.413 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[10]_i_1/O
                         net (fo=1, routed)           0.113     0.526    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[10]_i_1_n_0
    SLICE_X99Y60         LDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[10]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_design_1_clk_wiz_0_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_design_1_clk_wiz_0_0'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.287ns  (logic 0.101ns (2.356%)  route 4.186ns (97.644%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_design_1_clk_wiz_0_0 fall edge)
                                                      4.000     4.000 f  
    H16                                               0.000     4.000 f  sys_clock (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     5.451 f  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     6.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.759    -1.023 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.206     1.183    design_1_i/clk_wiz_0/inst/clkfbout_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.284 f  design_1_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           1.980     3.264    design_1_i/clk_wiz_0/inst/clkfbout_buf_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_design_1_clk_wiz_0_0'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.873ns  (logic 0.091ns (2.349%)  route 3.782ns (97.651%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.814    -5.272 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.012    -3.260    design_1_i/clk_wiz_0/inst/clkfbout_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  design_1_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           1.770    -1.399    design_1_i/clk_wiz_0/inst/clkfbout_buf_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_system_design_1_clk_wiz_0_0

Max Delay           222 Endpoints
Min Delay           222 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 enable
                            (input port)
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/timer_value_reg[18]/CLR
                            (recovery check against rising-edge clock clk_system_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.797ns  (logic 2.003ns (22.765%)  route 6.794ns (77.235%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT5=1)
  Clock Path Skew:        -1.578ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.578ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  enable (IN)
                         net (fo=0)                   0.000     0.000    enable
    M19                  IBUF (Prop_ibuf_I_O)         1.533     1.533 r  enable_IBUF_inst/O
                         net (fo=8, routed)           3.800     5.333    design_1_i/ontvangen_controllers/controller_interconn_0/enable
    SLICE_X112Y67        LUT5 (Prop_lut5_I0_O)        0.150     5.483 r  design_1_i/ontvangen_controllers/controller_interconn_0/controller_enable_2_INST_0/O
                         net (fo=6, routed)           1.209     6.692    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/enable
    SLICE_X102Y63        LUT2 (Prop_lut2_I1_O)        0.320     7.012 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state[1]_i_2/O
                         net (fo=48, routed)          1.785     8.797    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/timer_value0
    SLICE_X97Y75         FDCE                                         f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/timer_value_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_system_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    design_1_i/clk_wiz_0/inst/clk_system_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.591    -1.578    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X97Y75         FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/timer_value_reg[18]/C

Slack:                    inf
  Source:                 enable
                            (input port)
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/timer_value_reg[19]/CLR
                            (recovery check against rising-edge clock clk_system_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.797ns  (logic 2.003ns (22.765%)  route 6.794ns (77.235%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT5=1)
  Clock Path Skew:        -1.578ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.578ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  enable (IN)
                         net (fo=0)                   0.000     0.000    enable
    M19                  IBUF (Prop_ibuf_I_O)         1.533     1.533 r  enable_IBUF_inst/O
                         net (fo=8, routed)           3.800     5.333    design_1_i/ontvangen_controllers/controller_interconn_0/enable
    SLICE_X112Y67        LUT5 (Prop_lut5_I0_O)        0.150     5.483 r  design_1_i/ontvangen_controllers/controller_interconn_0/controller_enable_2_INST_0/O
                         net (fo=6, routed)           1.209     6.692    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/enable
    SLICE_X102Y63        LUT2 (Prop_lut2_I1_O)        0.320     7.012 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state[1]_i_2/O
                         net (fo=48, routed)          1.785     8.797    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/timer_value0
    SLICE_X97Y75         FDCE                                         f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/timer_value_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_system_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    design_1_i/clk_wiz_0/inst/clk_system_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.591    -1.578    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X97Y75         FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/timer_value_reg[19]/C

Slack:                    inf
  Source:                 enable
                            (input port)
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/timer_value_reg[20]/CLR
                            (recovery check against rising-edge clock clk_system_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.797ns  (logic 2.003ns (22.765%)  route 6.794ns (77.235%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT5=1)
  Clock Path Skew:        -1.578ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.578ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  enable (IN)
                         net (fo=0)                   0.000     0.000    enable
    M19                  IBUF (Prop_ibuf_I_O)         1.533     1.533 r  enable_IBUF_inst/O
                         net (fo=8, routed)           3.800     5.333    design_1_i/ontvangen_controllers/controller_interconn_0/enable
    SLICE_X112Y67        LUT5 (Prop_lut5_I0_O)        0.150     5.483 r  design_1_i/ontvangen_controllers/controller_interconn_0/controller_enable_2_INST_0/O
                         net (fo=6, routed)           1.209     6.692    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/enable
    SLICE_X102Y63        LUT2 (Prop_lut2_I1_O)        0.320     7.012 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state[1]_i_2/O
                         net (fo=48, routed)          1.785     8.797    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/timer_value0
    SLICE_X97Y75         FDCE                                         f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/timer_value_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_system_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    design_1_i/clk_wiz_0/inst/clk_system_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.591    -1.578    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X97Y75         FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/timer_value_reg[20]/C

Slack:                    inf
  Source:                 enable
                            (input port)
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/timer_value_reg[21]/CLR
                            (recovery check against rising-edge clock clk_system_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.797ns  (logic 2.003ns (22.765%)  route 6.794ns (77.235%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT5=1)
  Clock Path Skew:        -1.578ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.578ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  enable (IN)
                         net (fo=0)                   0.000     0.000    enable
    M19                  IBUF (Prop_ibuf_I_O)         1.533     1.533 r  enable_IBUF_inst/O
                         net (fo=8, routed)           3.800     5.333    design_1_i/ontvangen_controllers/controller_interconn_0/enable
    SLICE_X112Y67        LUT5 (Prop_lut5_I0_O)        0.150     5.483 r  design_1_i/ontvangen_controllers/controller_interconn_0/controller_enable_2_INST_0/O
                         net (fo=6, routed)           1.209     6.692    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/enable
    SLICE_X102Y63        LUT2 (Prop_lut2_I1_O)        0.320     7.012 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state[1]_i_2/O
                         net (fo=48, routed)          1.785     8.797    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/timer_value0
    SLICE_X97Y75         FDCE                                         f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/timer_value_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_system_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    design_1_i/clk_wiz_0/inst/clk_system_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.591    -1.578    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X97Y75         FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/timer_value_reg[21]/C

Slack:                    inf
  Source:                 enable
                            (input port)
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/timer_value_reg[22]/CLR
                            (recovery check against rising-edge clock clk_system_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.797ns  (logic 2.003ns (22.765%)  route 6.794ns (77.235%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT5=1)
  Clock Path Skew:        -1.578ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.578ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  enable (IN)
                         net (fo=0)                   0.000     0.000    enable
    M19                  IBUF (Prop_ibuf_I_O)         1.533     1.533 r  enable_IBUF_inst/O
                         net (fo=8, routed)           3.800     5.333    design_1_i/ontvangen_controllers/controller_interconn_0/enable
    SLICE_X112Y67        LUT5 (Prop_lut5_I0_O)        0.150     5.483 r  design_1_i/ontvangen_controllers/controller_interconn_0/controller_enable_2_INST_0/O
                         net (fo=6, routed)           1.209     6.692    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/enable
    SLICE_X102Y63        LUT2 (Prop_lut2_I1_O)        0.320     7.012 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state[1]_i_2/O
                         net (fo=48, routed)          1.785     8.797    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/timer_value0
    SLICE_X97Y75         FDCE                                         f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/timer_value_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_system_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    design_1_i/clk_wiz_0/inst/clk_system_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.591    -1.578    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X97Y75         FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/timer_value_reg[22]/C

Slack:                    inf
  Source:                 enable
                            (input port)
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/timer_value_reg[23]/CLR
                            (recovery check against rising-edge clock clk_system_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.797ns  (logic 2.003ns (22.765%)  route 6.794ns (77.235%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT5=1)
  Clock Path Skew:        -1.578ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.578ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  enable (IN)
                         net (fo=0)                   0.000     0.000    enable
    M19                  IBUF (Prop_ibuf_I_O)         1.533     1.533 r  enable_IBUF_inst/O
                         net (fo=8, routed)           3.800     5.333    design_1_i/ontvangen_controllers/controller_interconn_0/enable
    SLICE_X112Y67        LUT5 (Prop_lut5_I0_O)        0.150     5.483 r  design_1_i/ontvangen_controllers/controller_interconn_0/controller_enable_2_INST_0/O
                         net (fo=6, routed)           1.209     6.692    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/enable
    SLICE_X102Y63        LUT2 (Prop_lut2_I1_O)        0.320     7.012 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state[1]_i_2/O
                         net (fo=48, routed)          1.785     8.797    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/timer_value0
    SLICE_X97Y75         FDCE                                         f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/timer_value_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_system_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    design_1_i/clk_wiz_0/inst/clk_system_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.591    -1.578    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X97Y75         FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/timer_value_reg[23]/C

Slack:                    inf
  Source:                 enable
                            (input port)
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[0]/CLR
                            (recovery check against rising-edge clock clk_system_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.735ns  (logic 2.011ns (23.017%)  route 6.725ns (76.983%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -1.561ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  enable (IN)
                         net (fo=0)                   0.000     0.000    enable
    M19                  IBUF (Prop_ibuf_I_O)         1.533     1.533 r  enable_IBUF_inst/O
                         net (fo=8, routed)           3.800     5.333    design_1_i/ontvangen_controllers/controller_interconn_0/enable
    SLICE_X112Y67        LUT5 (Prop_lut5_I0_O)        0.150     5.483 r  design_1_i/ontvangen_controllers/controller_interconn_0/controller_enable_2_INST_0/O
                         net (fo=6, routed)           1.209     6.692    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/enable
    SLICE_X102Y63        LUT3 (Prop_lut3_I0_O)        0.328     7.020 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter[0]_i_3/O
                         net (fo=32, routed)          1.715     8.735    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter0
    SLICE_X100Y54        FDCE                                         f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_system_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    design_1_i/clk_wiz_0/inst/clk_system_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.608    -1.561    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X100Y54        FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[0]/C

Slack:                    inf
  Source:                 enable
                            (input port)
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[1]/CLR
                            (recovery check against rising-edge clock clk_system_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.735ns  (logic 2.011ns (23.017%)  route 6.725ns (76.983%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -1.561ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  enable (IN)
                         net (fo=0)                   0.000     0.000    enable
    M19                  IBUF (Prop_ibuf_I_O)         1.533     1.533 r  enable_IBUF_inst/O
                         net (fo=8, routed)           3.800     5.333    design_1_i/ontvangen_controllers/controller_interconn_0/enable
    SLICE_X112Y67        LUT5 (Prop_lut5_I0_O)        0.150     5.483 r  design_1_i/ontvangen_controllers/controller_interconn_0/controller_enable_2_INST_0/O
                         net (fo=6, routed)           1.209     6.692    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/enable
    SLICE_X102Y63        LUT3 (Prop_lut3_I0_O)        0.328     7.020 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter[0]_i_3/O
                         net (fo=32, routed)          1.715     8.735    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter0
    SLICE_X100Y54        FDCE                                         f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_system_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    design_1_i/clk_wiz_0/inst/clk_system_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.608    -1.561    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X100Y54        FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[1]/C

Slack:                    inf
  Source:                 enable
                            (input port)
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[2]/CLR
                            (recovery check against rising-edge clock clk_system_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.735ns  (logic 2.011ns (23.017%)  route 6.725ns (76.983%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -1.561ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  enable (IN)
                         net (fo=0)                   0.000     0.000    enable
    M19                  IBUF (Prop_ibuf_I_O)         1.533     1.533 r  enable_IBUF_inst/O
                         net (fo=8, routed)           3.800     5.333    design_1_i/ontvangen_controllers/controller_interconn_0/enable
    SLICE_X112Y67        LUT5 (Prop_lut5_I0_O)        0.150     5.483 r  design_1_i/ontvangen_controllers/controller_interconn_0/controller_enable_2_INST_0/O
                         net (fo=6, routed)           1.209     6.692    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/enable
    SLICE_X102Y63        LUT3 (Prop_lut3_I0_O)        0.328     7.020 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter[0]_i_3/O
                         net (fo=32, routed)          1.715     8.735    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter0
    SLICE_X100Y54        FDCE                                         f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_system_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    design_1_i/clk_wiz_0/inst/clk_system_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.608    -1.561    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X100Y54        FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[2]/C

Slack:                    inf
  Source:                 enable
                            (input port)
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[3]/CLR
                            (recovery check against rising-edge clock clk_system_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.735ns  (logic 2.011ns (23.017%)  route 6.725ns (76.983%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -1.561ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  enable (IN)
                         net (fo=0)                   0.000     0.000    enable
    M19                  IBUF (Prop_ibuf_I_O)         1.533     1.533 r  enable_IBUF_inst/O
                         net (fo=8, routed)           3.800     5.333    design_1_i/ontvangen_controllers/controller_interconn_0/enable
    SLICE_X112Y67        LUT5 (Prop_lut5_I0_O)        0.150     5.483 r  design_1_i/ontvangen_controllers/controller_interconn_0/controller_enable_2_INST_0/O
                         net (fo=6, routed)           1.209     6.692    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/enable
    SLICE_X102Y63        LUT3 (Prop_lut3_I0_O)        0.328     7.020 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter[0]_i_3/O
                         net (fo=32, routed)          1.715     8.735    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter0
    SLICE_X100Y54        FDCE                                         f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_system_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    design_1_i/clk_wiz_0/inst/clk_system_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.608    -1.561    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X100Y54        FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[3]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/go_to_next_reg/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_system_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.440ns  (logic 0.221ns (50.208%)  route 0.219ns (49.792%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y65        LDCE                         0.000     0.000 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/go_to_next_reg/G
    SLICE_X102Y65        LDCE (EnToQ_ldce_G_Q)        0.178     0.178 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/go_to_next_reg/Q
                         net (fo=2, routed)           0.219     0.397    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/go_to_next
    SLICE_X102Y66        LUT5 (Prop_lut5_I0_O)        0.043     0.440 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.440    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/next_state[1]
    SLICE_X102Y66        FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_system_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_system_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         0.871    -0.869    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X102Y66        FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/go_to_next_reg/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_system_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.442ns  (logic 0.223ns (50.433%)  route 0.219ns (49.567%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y65        LDCE                         0.000     0.000 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/go_to_next_reg/G
    SLICE_X102Y65        LDCE (EnToQ_ldce_G_Q)        0.178     0.178 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/go_to_next_reg/Q
                         net (fo=2, routed)           0.219     0.397    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/go_to_next
    SLICE_X102Y66        LUT5 (Prop_lut5_I1_O)        0.045     0.442 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.442    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/next_state[0]
    SLICE_X102Y66        FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_system_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_system_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         0.871    -0.869    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X102Y66        FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable_reg/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_system_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.607ns  (logic 0.261ns (42.987%)  route 0.346ns (57.013%))
  Logic Levels:           2  (LDCE=1 LUT4=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y66         LDCE                         0.000     0.000 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable_reg/G
    SLICE_X99Y66         LDCE (EnToQ_ldce_G_Q)        0.216     0.216 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable_reg/Q
                         net (fo=22, routed)          0.346     0.562    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable
    SLICE_X92Y68         LUT4 (Prop_lut4_I2_O)        0.045     0.607 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value[7]_i_1/O
                         net (fo=1, routed)           0.000     0.607    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value[7]_i_1_n_0
    SLICE_X92Y68         FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_system_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_system_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         0.867    -0.873    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X92Y68         FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[7]/C

Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable_reg/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_system_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.609ns  (logic 0.261ns (42.846%)  route 0.348ns (57.154%))
  Logic Levels:           2  (LDCE=1 LUT4=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y66         LDCE                         0.000     0.000 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable_reg/G
    SLICE_X99Y66         LDCE (EnToQ_ldce_G_Q)        0.216     0.216 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable_reg/Q
                         net (fo=22, routed)          0.348     0.564    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable
    SLICE_X92Y67         LUT4 (Prop_lut4_I2_O)        0.045     0.609 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value[4]_i_1/O
                         net (fo=1, routed)           0.000     0.609    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value[4]_i_1_n_0
    SLICE_X92Y67         FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_system_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_system_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         0.868    -0.872    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X92Y67         FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[4]/C

Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable_reg/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_system_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.610ns  (logic 0.264ns (43.268%)  route 0.346ns (56.732%))
  Logic Levels:           2  (LDCE=1 LUT4=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y66         LDCE                         0.000     0.000 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable_reg/G
    SLICE_X99Y66         LDCE (EnToQ_ldce_G_Q)        0.216     0.216 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable_reg/Q
                         net (fo=22, routed)          0.346     0.562    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable
    SLICE_X92Y68         LUT4 (Prop_lut4_I2_O)        0.048     0.610 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value[8]_i_1/O
                         net (fo=1, routed)           0.000     0.610    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value[8]_i_1_n_0
    SLICE_X92Y68         FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_system_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_system_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         0.867    -0.873    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X92Y68         FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[8]/C

Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable_reg/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_system_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.613ns  (logic 0.265ns (43.219%)  route 0.348ns (56.781%))
  Logic Levels:           2  (LDCE=1 LUT4=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y66         LDCE                         0.000     0.000 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable_reg/G
    SLICE_X99Y66         LDCE (EnToQ_ldce_G_Q)        0.216     0.216 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable_reg/Q
                         net (fo=22, routed)          0.348     0.564    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable
    SLICE_X92Y67         LUT4 (Prop_lut4_I2_O)        0.049     0.613 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value[5]_i_1/O
                         net (fo=1, routed)           0.000     0.613    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value[5]_i_1_n_0
    SLICE_X92Y67         FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_system_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_system_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         0.868    -0.872    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X92Y67         FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[5]/C

Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable_reg/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_output_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_system_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.623ns  (logic 0.261ns (41.917%)  route 0.362ns (58.083%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y66         LDCE                         0.000     0.000 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable_reg/G
    SLICE_X99Y66         LDCE (EnToQ_ldce_G_Q)        0.216     0.216 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable_reg/Q
                         net (fo=22, routed)          0.362     0.578    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable
    SLICE_X94Y67         LUT3 (Prop_lut3_I0_O)        0.045     0.623 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_output_i_1/O
                         net (fo=1, routed)           0.000     0.623    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value12_out
    SLICE_X94Y67         FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_output_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_system_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_system_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         0.869    -0.871    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X94Y67         FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_output_reg/C

Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable_reg/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_system_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.666ns  (logic 0.261ns (39.167%)  route 0.405ns (60.833%))
  Logic Levels:           2  (LDCE=1 LUT4=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y66         LDCE                         0.000     0.000 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable_reg/G
    SLICE_X99Y66         LDCE (EnToQ_ldce_G_Q)        0.216     0.216 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable_reg/Q
                         net (fo=22, routed)          0.405     0.621    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable
    SLICE_X92Y70         LUT4 (Prop_lut4_I2_O)        0.045     0.666 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value[14]_i_1/O
                         net (fo=1, routed)           0.000     0.666    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value[14]_i_1_n_0
    SLICE_X92Y70         FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_system_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_system_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         0.865    -0.875    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X92Y70         FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[14]/C

Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable_reg/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_system_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.669ns  (logic 0.264ns (39.440%)  route 0.405ns (60.560%))
  Logic Levels:           2  (LDCE=1 LUT4=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y66         LDCE                         0.000     0.000 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable_reg/G
    SLICE_X99Y66         LDCE (EnToQ_ldce_G_Q)        0.216     0.216 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable_reg/Q
                         net (fo=22, routed)          0.405     0.621    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable
    SLICE_X92Y70         LUT4 (Prop_lut4_I2_O)        0.048     0.669 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value[17]_i_1/O
                         net (fo=1, routed)           0.000     0.669    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value[17]_i_1_n_0
    SLICE_X92Y70         FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_system_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_system_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         0.865    -0.875    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X92Y70         FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[17]/C

Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reset_reg/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[28]/CLR
                            (removal check against rising-edge clock clk_system_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.703ns  (logic 0.279ns (39.711%)  route 0.424ns (60.289%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y63        LDCE                         0.000     0.000 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reset_reg/G
    SLICE_X102Y63        LDCE (EnToQ_ldce_G_Q)        0.234     0.234 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reset_reg/Q
                         net (fo=1, routed)           0.163     0.397    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reset
    SLICE_X102Y63        LUT3 (Prop_lut3_I2_O)        0.045     0.442 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter[0]_i_3/O
                         net (fo=32, routed)          0.260     0.703    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter0
    SLICE_X100Y61        FDCE                                         f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_system_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_system_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         0.876    -0.864    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X100Y61        FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[28]/C





