#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Sun Jun 27 04:20:33 2021
# Process ID: 1040
# Current directory: C:/Users/liang/Desktop/OrgLab/lab4/SOC
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent7544 C:\Users\liang\Desktop\OrgLab\lab4\SOC\SOC.xpr
# Log file: C:/Users/liang/Desktop/OrgLab/lab4/SOC/vivado.log
# Journal file: C:/Users/liang/Desktop/OrgLab/lab4/SOC\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/liang/Desktop/OrgLab/lab4/SOC/SOC.xpr
open_bd_design {C:/Users/liang/Desktop/OrgLab/lab4/SOC/SOC.srcs/sources_1/bd/CSSTE/CSSTE.bd}
delete_bd_objs [get_bd_cells util_vector_logic_1]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:util_vector_logic:2.0 util_vector_logic_1
endgroup
set_property location {4 1301 190} [get_bd_cells util_vector_logic_1]
set_property -dict [list CONFIG.C_SIZE {1} CONFIG.C_OPERATION {not} CONFIG.LOGO_FILE {data/sym_notgate.png}] [get_bd_cells util_vector_logic_1]
delete_bd_objs [get_bd_nets U8_Clk_CPU]
connect_bd_net [get_bd_pins SCPUC_0/clk] [get_bd_pins U8/Clk_CPU]
connect_bd_net [get_bd_pins U8/Clk_CPU] [get_bd_pins util_vector_logic_1/Op1]
connect_bd_net [get_bd_pins U8/Clk_CPU] [get_bd_pins RAM_B_0/clka]
undo
connect_bd_net [get_bd_pins U8/Clk_CPU] [get_bd_pins RAM_B_0/clka]
undo
startgroup
connect_bd_net [get_bd_pins util_vector_logic_1/Res] [get_bd_pins RAM_B_0/clka]
endgroup
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
