/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire [30:0] _02_;
  wire [12:0] _03_;
  wire celloutsig_0_10z;
  wire celloutsig_0_1z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [17:0] celloutsig_0_9z;
  wire [10:0] celloutsig_1_0z;
  wire [9:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_18z;
  wire celloutsig_1_1z;
  wire [2:0] celloutsig_1_2z;
  wire [2:0] celloutsig_1_4z;
  wire [4:0] celloutsig_1_5z;
  wire [25:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  reg [10:0] _04_;
  always_ff @(posedge clkin_data[0], negedge clkin_data[64])
    if (!clkin_data[64]) _04_ <= 11'h000;
    else _04_ <= { celloutsig_1_4z[2:1], celloutsig_1_5z, celloutsig_1_1z, celloutsig_1_4z[2:1], celloutsig_1_7z };
  assign { _03_[12:11], _03_[9], _00_, celloutsig_1_10z[7], _03_[6:5], celloutsig_1_10z[1], _03_[3:2], _03_[0] } = _04_;
  assign celloutsig_0_1z = in_data[92] ? _01_ : in_data[43];
  assign celloutsig_1_15z = celloutsig_1_7z ? celloutsig_1_14z : celloutsig_1_13z;
  assign celloutsig_1_11z = ~(in_data[167] & celloutsig_1_5z[1]);
  assign celloutsig_1_14z = ~celloutsig_1_10z[9];
  assign celloutsig_1_1z = in_data[184] | ~(in_data[178]);
  assign celloutsig_1_13z = celloutsig_1_1z ^ celloutsig_1_2z[1];
  assign celloutsig_0_6z = ~(celloutsig_0_5z ^ in_data[50]);
  assign celloutsig_1_6z[25:1] = { celloutsig_1_2z[2:1], celloutsig_1_2z, celloutsig_1_4z[2:1], 1'h0, celloutsig_1_4z[2:1], 1'h0, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_2z[2:1] } + { in_data[169:147], celloutsig_1_4z[2:1] };
  reg [30:0] _13_;
  always_ff @(negedge celloutsig_1_18z, negedge clkin_data[32])
    if (!clkin_data[32]) _13_ <= 31'h00000000;
    else _13_ <= in_data[38:8];
  assign { _02_[30:25], _01_, _02_[23:0] } = _13_;
  assign celloutsig_0_2z = in_data[49:46] == { _02_[23:21], celloutsig_0_1z };
  assign celloutsig_0_5z = _02_[15:12] == in_data[67:64];
  assign celloutsig_1_9z = { _00_, celloutsig_1_10z[7], _03_[6], celloutsig_1_7z, celloutsig_1_2z } == { celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_4z[2:1], 1'h0 };
  assign celloutsig_1_18z = { celloutsig_1_15z, celloutsig_1_1z, celloutsig_1_10z, celloutsig_1_11z } == { celloutsig_1_10z[2], celloutsig_1_4z[2:1], 1'h0, celloutsig_1_11z, celloutsig_1_11z, celloutsig_1_5z, celloutsig_1_15z, celloutsig_1_9z };
  assign celloutsig_0_3z = { _02_[29:25], _01_, _02_[23:22], celloutsig_0_2z } >= in_data[95:87];
  assign celloutsig_1_7z = { celloutsig_1_6z[24:23], celloutsig_1_4z[2:1], 1'h0 } >= celloutsig_1_5z;
  assign celloutsig_0_4z = in_data[7:5] || { _02_[19:18], celloutsig_0_3z };
  assign celloutsig_0_10z = { celloutsig_0_9z[8:3], celloutsig_0_6z, celloutsig_0_4z, celloutsig_0_4z } < { _02_[20:18], celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_5z, celloutsig_0_7z, celloutsig_0_7z };
  assign celloutsig_1_2z = - in_data[136:134];
  assign celloutsig_1_5z = - { 1'h0, celloutsig_1_1z, celloutsig_1_4z[2:1], 1'h0 };
  assign celloutsig_0_9z = ~ _02_[23:6];
  assign celloutsig_0_7z = ^ { in_data[71:59], celloutsig_0_5z, celloutsig_0_5z };
  assign celloutsig_1_0z = in_data[106:96] ^ in_data[157:147];
  assign { celloutsig_1_10z[8], celloutsig_1_10z[9], celloutsig_1_10z[6:2], celloutsig_1_10z[0] } = { _00_, _03_[9], _03_[6:5], celloutsig_1_10z[1], _03_[3:2], _03_[0] } ^ { _03_[11], _03_[12], _03_[9], _00_, celloutsig_1_10z[7], _03_[6:5], _03_[3] };
  assign celloutsig_1_4z[2:1] = celloutsig_1_0z[10:9] ^ celloutsig_1_2z[2:1];
  assign _02_[24] = _01_;
  assign { _03_[10], _03_[8:7], _03_[4], _03_[1] } = { 1'h0, _00_, celloutsig_1_10z[7], celloutsig_1_10z[1], 1'h0 };
  assign celloutsig_1_4z[0] = 1'h0;
  assign celloutsig_1_6z[0] = celloutsig_1_2z[0];
  assign { out_data[128], out_data[96], out_data[49:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_18z, celloutsig_0_9z, celloutsig_0_10z };
endmodule
