<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/alainmarcel/uhdm-integration" target="_blank">yosys-uhdm</a></h3>
<pre class="test-failed">
description: Tests imported from utd-sv
rc: 1 (means success: 0)
tags: utd-sv
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/utd-sv
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/utd-sv/module-instance.v.html" target="file-frame">third_party/tests/utd-sv/module-instance.v</a>
defines: 
time_elapsed: 1.052s
ram usage: 36116 KB
</pre>
<pre class="log">

sh /tmpfs/tmp/tmpx_ows9qj/scr.sh
+ surelog-uhdm -nopython -nobuiltin -parse -sverilog -I/tmpfs/src/github/sv-tests/third_party/tests/utd-sv <a href="../../../../third_party/tests/utd-sv/module-instance.v.html" target="file-frame">third_party/tests/utd-sv/module-instance.v</a>
[INF:CM0023] Creating log file ./slpp_all/surelog.log.

[WRN:PA0205] <a href="../../../../third_party/tests/utd-sv/module-instance.v.html#l-3" target="file-frame">third_party/tests/utd-sv/module-instance.v:3</a>: No timescale set for &#34;test_top&#34;.

[INF:CP0300] Compilation...

[INF:CP0303] <a href="../../../../third_party/tests/utd-sv/module-instance.v.html#l-3" target="file-frame">third_party/tests/utd-sv/module-instance.v:3</a>: Compile module &#34;work@test_top&#34;.

[INF:EL0526] Design Elaboration...

[NTE:EL0503] <a href="../../../../third_party/tests/utd-sv/module-instance.v.html#l-3" target="file-frame">third_party/tests/utd-sv/module-instance.v:3</a>: Top level module &#34;work@test_top&#34;.

[WRN:EL0500] <a href="../../../../third_party/tests/utd-sv/module-instance.v.html#l-5" target="file-frame">third_party/tests/utd-sv/module-instance.v:5</a>: Cannot find a module definition for &#34;work@test_top::dbl_buf&#34;.

[WRN:EL0500] <a href="../../../../third_party/tests/utd-sv/module-instance.v.html#l-19" target="file-frame">third_party/tests/utd-sv/module-instance.v:19</a>: Cannot find a module definition for &#34;work@test_top::module_being_instanced&#34;.

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 2.

[NTE:EL0510] Nb instances: 3.

[NTE:EL0511] Nb leaf instances: 2.

[WRN:EL0512] Nb undefined modules: 2.

[WRN:EL0513] Nb undefined instances: 2.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 5
[   NOTE] : 5
+ cat /tmpfs/tmp/tmpx_ows9qj/yosys-script
read_uhdm slpp_all/surelog.uhdm
hierarchy -check -top \work_test_top
proc
check
memory_dff
memory_collect
stat
check
write_json
write_verilog
+ yosys-uhdm -s /tmpfs/tmp/tmpx_ows9qj/yosys-script

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Wolf &lt;claire@symbioticeda.com&gt;          |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED &#34;AS IS&#34; AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+2406 (git sha1 410a291f, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1594060930077/work=/usr/local/src/conda/uhdm-integration-0.0_0090_g40649a7 -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)


-- Executing script file `/tmpfs/tmp/tmpx_ows9qj/yosys-script&#39; --

1. Executing UHDM frontend.
design: (work@test_top)
 |vpiName:work@test_top
 |uhdmallPackages:
 \_package: builtin, parent:work@test_top
   |vpiDefName:builtin
   |vpiFullName:builtin
 |uhdmallClasses:
 \_class_defn: (builtin::array)
   |vpiName:builtin::array
   |vpiFullName:builtin.builtin::array
 |uhdmallClasses:
 \_class_defn: (builtin::queue)
   |vpiName:builtin::queue
   |vpiFullName:builtin.builtin::queue
 |uhdmallClasses:
 \_class_defn: (builtin::string)
   |vpiName:builtin::string
   |vpiFullName:builtin.builtin::string
 |uhdmallClasses:
 \_class_defn: (builtin::system)
   |vpiName:builtin::system
   |vpiFullName:builtin.builtin::system
 |uhdmallModules:
 \_module: work@test_top, file:<a href="../../../../third_party/tests/utd-sv/module-instance.v.html" target="file-frame">third_party/tests/utd-sv/module-instance.v</a>, line:3, parent:work@test_top
   |vpiDefName:work@test_top
   |vpiFullName:work@test_top
 |uhdmtopModules:
 \_module: work@test_top (work@test_top), file:<a href="../../../../third_party/tests/utd-sv/module-instance.v.html" target="file-frame">third_party/tests/utd-sv/module-instance.v</a>, line:3
   |vpiDefName:work@test_top
   |vpiName:work@test_top
   |vpiModule:
   \_module: work@test_top::dbl_buf (dbl_buf), file:<a href="../../../../third_party/tests/utd-sv/module-instance.v.html" target="file-frame">third_party/tests/utd-sv/module-instance.v</a>, line:5, parent:work@test_top
     |vpiDefName:work@test_top::dbl_buf
     |vpiName:dbl_buf
     |vpiFullName:work@test_top.dbl_buf
     |vpiPort:
     \_port: (rst_l), parent:dbl_buf
       |vpiName:rst_l
       |vpiHighConn:
       \_ref_obj: (rst_l), line:10
         |vpiName:rst_l
     |vpiPort:
     \_port: (clk), parent:dbl_buf
       |vpiName:clk
       |vpiHighConn:
       \_ref_obj: (clk), line:11
         |vpiName:clk
     |vpiPort:
     \_port: (wr), parent:dbl_buf
       |vpiName:wr
       |vpiHighConn:
       \_ref_obj: (dbl_buf_wr), line:12
         |vpiName:dbl_buf_wr
     |vpiPort:
     \_port: (din), parent:dbl_buf
       |vpiName:din
       |vpiHighConn:
       \_ref_obj: (c2i_packet), line:13
         |vpiName:c2i_packet
     |vpiPort:
     \_port: (rd), parent:dbl_buf
       |vpiName:rd
       |vpiHighConn:
       \_ref_obj: (dbl_buf_rd), line:14
         |vpiName:dbl_buf_rd
     |vpiPort:
     \_port: (dout), parent:dbl_buf
       |vpiName:dout
       |vpiHighConn:
       \_ref_obj: (outdata_buf_in), line:15
         |vpiName:outdata_buf_in
     |vpiPort:
     \_port: (vld), parent:dbl_buf
       |vpiName:vld
       |vpiHighConn:
       \_ref_obj: (dbl_buf_vld), line:16
         |vpiName:dbl_buf_vld
     |vpiPort:
     \_port: (full), parent:dbl_buf
       |vpiName:full
       |vpiHighConn:
       \_ref_obj: (dbl_buf_full), line:17
         |vpiName:dbl_buf_full
     |vpiInstance:
     \_module: work@test_top (work@test_top), file:<a href="../../../../third_party/tests/utd-sv/module-instance.v.html" target="file-frame">third_party/tests/utd-sv/module-instance.v</a>, line:3
   |vpiModule:
   \_module: work@test_top::module_being_instanced (MODULE_NAME), file:<a href="../../../../third_party/tests/utd-sv/module-instance.v.html" target="file-frame">third_party/tests/utd-sv/module-instance.v</a>, line:19, parent:work@test_top
     |vpiDefName:work@test_top::module_being_instanced
     |vpiName:MODULE_NAME
     |vpiFullName:work@test_top.MODULE_NAME
     |vpiPort:
     \_port: (serial_in), parent:MODULE_NAME
       |vpiName:serial_in
       |vpiHighConn:
       \_operation: , line:20
         |vpiOpType:33
         |vpiOperand:
         \_part_select: , line:20, parent:serial_in
           |vpiConstantSelect:1
           |vpiParent:
           \_ref_obj: (serial_in)
           |vpiLeftRange:
           \_constant: , line:20
             |vpiConstType:7
             |vpiDecompile:87
             |vpiSize:32
             |INT:87
           |vpiRightRange:
           \_constant: , line:20
             |vpiConstType:7
             |vpiDecompile:72
             |vpiSize:32
             |INT:72
     |vpiPort:
     \_port: (afo), parent:MODULE_NAME
       |vpiName:afo
       |vpiHighConn:
       \_operation: , line:21
         |vpiOpType:33
         |vpiOperand:
         \_part_select: , line:21, parent:afo
           |vpiConstantSelect:1
           |vpiParent:
           \_ref_obj: (afo)
           |vpiLeftRange:
           \_constant: , line:21
             |vpiConstType:7
             |vpiDecompile:87
             |vpiSize:32
             |INT:87
           |vpiRightRange:
           \_constant: , line:21
             |vpiConstType:7
             |vpiDecompile:72
             |vpiSize:32
             |INT:72
     |vpiPort:
     \_port: (serial_out), parent:MODULE_NAME
       |vpiName:serial_out
       |vpiHighConn:
       \_operation: , line:22
         |vpiOpType:33
         |vpiOperand:
         \_part_select: , line:22, parent:serial_out
           |vpiConstantSelect:1
           |vpiParent:
           \_ref_obj: (serial_out)
           |vpiLeftRange:
           \_constant: , line:22
             |vpiConstType:7
             |vpiDecompile:87
             |vpiSize:32
             |INT:87
           |vpiRightRange:
           \_constant: , line:22
             |vpiConstType:7
             |vpiDecompile:72
             |vpiSize:32
             |INT:72
     |vpiPort:
     \_port: (afi), parent:MODULE_NAME
       |vpiName:afi
       |vpiHighConn:
       \_operation: , line:23
         |vpiOpType:33
         |vpiOperand:
         \_part_select: , line:23, parent:afi
           |vpiConstantSelect:1
           |vpiParent:
           \_ref_obj: (afi)
           |vpiLeftRange:
           \_constant: , line:23
             |vpiConstType:7
             |vpiDecompile:87
             |vpiSize:32
             |INT:87
           |vpiRightRange:
           \_constant: , line:23
             |vpiConstType:7
             |vpiDecompile:72
             |vpiSize:32
             |INT:72
     |vpiPort:
     \_port: (vrefcode_i_l), parent:MODULE_NAME
       |vpiName:vrefcode_i_l
       |vpiHighConn:
       \_operation: , line:24
         |vpiOpType:33
         |vpiOperand:
         \_bit_select: (net0527), line:24
           |vpiName:net0527
           |vpiIndex:
           \_constant: , line:24
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
         |vpiOperand:
         \_bit_select: (net0527), line:24
           |vpiName:net0527
           |vpiIndex:
           \_constant: , line:24
             |vpiConstType:7
             |vpiDecompile:1
             |vpiSize:32
             |INT:1
         |vpiOperand:
         \_bit_select: (net0527), line:24
           |vpiName:net0527
           |vpiIndex:
           \_constant: , line:24
             |vpiConstType:7
             |vpiDecompile:2
             |vpiSize:32
             |INT:2
         |vpiOperand:
         \_bit_select: (net0527), line:24
           |vpiName:net0527
           |vpiIndex:
           \_constant: , line:24
             |vpiConstType:7
             |vpiDecompile:3
             |vpiSize:32
             |INT:3
         |vpiOperand:
         \_bit_select: (net0527), line:25
           |vpiName:net0527
           |vpiIndex:
           \_constant: , line:25
             |vpiConstType:7
             |vpiDecompile:4
             |vpiSize:32
             |INT:4
         |vpiOperand:
         \_bit_select: (net0527), line:25
           |vpiName:net0527
           |vpiIndex:
           \_constant: , line:25
             |vpiConstType:7
             |vpiDecompile:5
             |vpiSize:32
             |INT:5
         |vpiOperand:
         \_bit_select: (net0527), line:25
           |vpiName:net0527
           |vpiIndex:
           \_constant: , line:25
             |vpiConstType:7
             |vpiDecompile:6
             |vpiSize:32
             |INT:6
         |vpiOperand:
         \_bit_select: (net0527), line:25
           |vpiName:net0527
           |vpiIndex:
           \_constant: , line:25
             |vpiConstType:7
             |vpiDecompile:7
             |vpiSize:32
             |INT:7
     |vpiPort:
     \_port: (vrefcode_i_r), parent:MODULE_NAME
       |vpiName:vrefcode_i_r
       |vpiHighConn:
       \_operation: , line:26
         |vpiOpType:33
         |vpiOperand:
         \_bit_select: (net0578), line:26
           |vpiName:net0578
           |vpiIndex:
           \_constant: , line:26
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
         |vpiOperand:
         \_bit_select: (net0578), line:26
           |vpiName:net0578
           |vpiIndex:
           \_constant: , line:26
             |vpiConstType:7
             |vpiDecompile:1
             |vpiSize:32
             |INT:1
         |vpiOperand:
         \_bit_select: (net0578), line:26
           |vpiName:net0578
           |vpiIndex:
           \_constant: , line:26
             |vpiConstType:7
             |vpiDecompile:2
             |vpiSize:32
             |INT:2
         |vpiOperand:
         \_bit_select: (net0578), line:26
           |vpiName:net0578
           |vpiIndex:
           \_constant: , line:26
             |vpiConstType:7
             |vpiDecompile:3
             |vpiSize:32
             |INT:3
         |vpiOperand:
         \_bit_select: (net0578), line:27
           |vpiName:net0578
           |vpiIndex:
           \_constant: , line:27
             |vpiConstType:7
             |vpiDecompile:4
             |vpiSize:32
             |INT:4
         |vpiOperand:
         \_bit_select: (net0578), line:27
           |vpiName:net0578
           |vpiIndex:
           \_constant: , line:27
             |vpiConstType:7
             |vpiDecompile:5
             |vpiSize:32
             |INT:5
         |vpiOperand:
         \_bit_select: (net0578), line:27
           |vpiName:net0578
           |vpiIndex:
           \_constant: , line:27
             |vpiConstType:7
             |vpiDecompile:6
             |vpiSize:32
             |INT:6
         |vpiOperand:
         \_bit_select: (net0578), line:27
           |vpiName:net0578
           |vpiIndex:
           \_constant: , line:27
             |vpiConstType:7
             |vpiDecompile:7
             |vpiSize:32
             |INT:7
     |vpiPort:
     \_port: (data_neg), parent:MODULE_NAME
       |vpiName:data_neg
       |vpiHighConn:
       \_operation: , line:29
         |vpiOpType:33
         |vpiOperand:
         \_ref_obj: (dram_io_data_out[247]), line:29
           |vpiName:dram_io_data_out[247]
         |vpiOperand:
         \_ref_obj: (dram_io_data_out[246]), line:30
           |vpiName:dram_io_data_out[246]
         |vpiOperand:
         \_ref_obj: (dram_io_data_out[245]), line:31
           |vpiName:dram_io_data_out[245]
         |vpiOperand:
         \_ref_obj: (dram_io_data_out[244]), line:32
           |vpiName:dram_io_data_out[244]
         |vpiOperand:
         \_ref_obj: (dram_io_data_out[243]), line:33
           |vpiName:dram_io_data_out[243]
         |vpiOperand:
         \_ref_obj: (dram_io_data_out[242]), line:34
           |vpiName:dram_io_data_out[242]
         |vpiOperand:
         \_ref_obj: (dram_io_data_out[241]), line:35
           |vpiName:dram_io_data_out[241]
         |vpiOperand:
         \_ref_obj: (dram_io_data_out[240]), line:36
           |vpiName:dram_io_data_out[240]
         |vpiOperand:
         \_ref_obj: (dram_io_data_out[183]), line:37
           |vpiName:dram_io_data_out[183]
         |vpiOperand:
         \_ref_obj: (dram_io_data_out[182]), line:38
           |vpiName:dram_io_data_out[182]
         |vpiOperand:
         \_ref_obj: (dram_io_data_out[181]), line:39
           |vpiName:dram_io_data_out[181]
         |vpiOperand:
         \_ref_obj: (dram_io_data_out[180]), line:40
           |vpiName:dram_io_data_out[180]
         |vpiOperand:
         \_ref_obj: (dram_io_data_out[179]), line:41
           |vpiName:dram_io_data_out[179]
         |vpiOperand:
         \_ref_obj: (dram_io_data_out[178]), line:42
           |vpiName:dram_io_data_out[178]
         |vpiOperand:
         \_ref_obj: (dram_io_data_out[177]), line:43
           |vpiName:dram_io_data_out[177]
         |vpiOperand:
         \_ref_obj: (dram_io_data_out[176]), line:44
           |vpiName:dram_io_data_out[176]
     |vpiInstance:
     \_module: work@test_top (work@test_top), file:<a href="../../../../third_party/tests/utd-sv/module-instance.v.html" target="file-frame">third_party/tests/utd-sv/module-instance.v</a>, line:3
Object: \work_test_top of type 3000
Object: \work_test_top of type 32
Object: \dbl_buf of type 32
Object: \rst_l of type 44
Object: \clk of type 44
Object: \wr of type 44
Object: \din of type 44
Object: \rd of type 44
Object: \dout of type 44
Object: \vld of type 44
Object: \full of type 44
Object: \MODULE_NAME of type 32
Object: \serial_in of type 44
Object: \afo of type 44
Object: \serial_out of type 44
Object: \afi of type 44
Object: \vrefcode_i_l of type 44
Object: \vrefcode_i_r of type 44
Object: \data_neg of type 44
Object: \work_test_top of type 32
Object: \builtin of type 600
Generating RTLIL representation for module `\work_test_top&#39;.
Dumping AST before simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x280f620] str=&#39;\work_test_top&#39;
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/module-instance.v.html#l-5" target="file-frame">third_party/tests/utd-sv/module-instance.v:5</a>.0-5.0&gt; [0x280f8a0] str=&#39;\dbl_buf&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x28108c0] str=&#39;\work_test_top::dbl_buf&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/module-instance.v.html#l-5" target="file-frame">third_party/tests/utd-sv/module-instance.v:5</a>.0-5.0&gt; [0x2810a00] str=&#39;\rst_l&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/module-instance.v.html#l-5" target="file-frame">third_party/tests/utd-sv/module-instance.v:5</a>.0-5.0&gt; [0x2810b70] str=&#39;\rst_l&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/module-instance.v.html#l-5" target="file-frame">third_party/tests/utd-sv/module-instance.v:5</a>.0-5.0&gt; [0x2810db0] str=&#39;\clk&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/module-instance.v.html#l-5" target="file-frame">third_party/tests/utd-sv/module-instance.v:5</a>.0-5.0&gt; [0x2810ed0] str=&#39;\clk&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/module-instance.v.html#l-5" target="file-frame">third_party/tests/utd-sv/module-instance.v:5</a>.0-5.0&gt; [0x28110b0] str=&#39;\wr&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/module-instance.v.html#l-5" target="file-frame">third_party/tests/utd-sv/module-instance.v:5</a>.0-5.0&gt; [0x28111d0] str=&#39;\dbl_buf_wr&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/module-instance.v.html#l-5" target="file-frame">third_party/tests/utd-sv/module-instance.v:5</a>.0-5.0&gt; [0x28113d0] str=&#39;\din&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/module-instance.v.html#l-5" target="file-frame">third_party/tests/utd-sv/module-instance.v:5</a>.0-5.0&gt; [0x28114f0] str=&#39;\c2i_packet&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/module-instance.v.html#l-5" target="file-frame">third_party/tests/utd-sv/module-instance.v:5</a>.0-5.0&gt; [0x2811740] str=&#39;\rd&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/module-instance.v.html#l-5" target="file-frame">third_party/tests/utd-sv/module-instance.v:5</a>.0-5.0&gt; [0x2811860] str=&#39;\dbl_buf_rd&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/module-instance.v.html#l-5" target="file-frame">third_party/tests/utd-sv/module-instance.v:5</a>.0-5.0&gt; [0x2811a60] str=&#39;\dout&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/module-instance.v.html#l-5" target="file-frame">third_party/tests/utd-sv/module-instance.v:5</a>.0-5.0&gt; [0x2811b80] str=&#39;\outdata_buf_in&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/module-instance.v.html#l-5" target="file-frame">third_party/tests/utd-sv/module-instance.v:5</a>.0-5.0&gt; [0x2811d80] str=&#39;\vld&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/module-instance.v.html#l-5" target="file-frame">third_party/tests/utd-sv/module-instance.v:5</a>.0-5.0&gt; [0x2811ea0] str=&#39;\dbl_buf_vld&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/module-instance.v.html#l-5" target="file-frame">third_party/tests/utd-sv/module-instance.v:5</a>.0-5.0&gt; [0x28120a0] str=&#39;\full&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/module-instance.v.html#l-5" target="file-frame">third_party/tests/utd-sv/module-instance.v:5</a>.0-5.0&gt; [0x28121c0] str=&#39;\dbl_buf_full&#39;
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/module-instance.v.html#l-19" target="file-frame">third_party/tests/utd-sv/module-instance.v:19</a>.0-19.0&gt; [0x28123e0] str=&#39;\MODULE_NAME&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2812fb0] str=&#39;\work_test_top::module_being_instanced&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/module-instance.v.html#l-19" target="file-frame">third_party/tests/utd-sv/module-instance.v:19</a>.0-19.0&gt; [0x28130d0] str=&#39;\serial_in&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/module-instance.v.html#l-19" target="file-frame">third_party/tests/utd-sv/module-instance.v:19</a>.0-19.0&gt; [0x28131f0]
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/module-instance.v.html#l-19" target="file-frame">third_party/tests/utd-sv/module-instance.v:19</a>.0-19.0&gt; [0x28133f0] str=&#39;\afo&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/module-instance.v.html#l-19" target="file-frame">third_party/tests/utd-sv/module-instance.v:19</a>.0-19.0&gt; [0x2813510]
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/module-instance.v.html#l-19" target="file-frame">third_party/tests/utd-sv/module-instance.v:19</a>.0-19.0&gt; [0x2814d30] str=&#39;\serial_out&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/module-instance.v.html#l-19" target="file-frame">third_party/tests/utd-sv/module-instance.v:19</a>.0-19.0&gt; [0x2814e50]
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/module-instance.v.html#l-19" target="file-frame">third_party/tests/utd-sv/module-instance.v:19</a>.0-19.0&gt; [0x2815030] str=&#39;\afi&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/module-instance.v.html#l-19" target="file-frame">third_party/tests/utd-sv/module-instance.v:19</a>.0-19.0&gt; [0x2815150]
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/module-instance.v.html#l-19" target="file-frame">third_party/tests/utd-sv/module-instance.v:19</a>.0-19.0&gt; [0x28153a0] str=&#39;\vrefcode_i_l&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/module-instance.v.html#l-19" target="file-frame">third_party/tests/utd-sv/module-instance.v:19</a>.0-19.0&gt; [0x28154c0]
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/module-instance.v.html#l-19" target="file-frame">third_party/tests/utd-sv/module-instance.v:19</a>.0-19.0&gt; [0x28156c0] str=&#39;\vrefcode_i_r&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/module-instance.v.html#l-19" target="file-frame">third_party/tests/utd-sv/module-instance.v:19</a>.0-19.0&gt; [0x28157e0]
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/module-instance.v.html#l-19" target="file-frame">third_party/tests/utd-sv/module-instance.v:19</a>.0-19.0&gt; [0x28159e0] str=&#39;\data_neg&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/module-instance.v.html#l-19" target="file-frame">third_party/tests/utd-sv/module-instance.v:19</a>.0-19.0&gt; [0x2815b00]
--- END OF AST DUMP ---
Dumping AST after simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x280f620] str=&#39;\work_test_top&#39; basic_prep
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/module-instance.v.html#l-5" target="file-frame">third_party/tests/utd-sv/module-instance.v:5</a>.0-5.0&gt; [0x280f8a0] str=&#39;\dbl_buf&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x28108c0] str=&#39;\work_test_top::dbl_buf&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/module-instance.v.html#l-5" target="file-frame">third_party/tests/utd-sv/module-instance.v:5</a>.0-5.0&gt; [0x2810a00] str=&#39;\rst_l&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/module-instance.v.html#l-5" target="file-frame">third_party/tests/utd-sv/module-instance.v:5</a>.0-5.0&gt; [0x2810b70 -&gt; 0x281b800] str=&#39;\rst_l&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/module-instance.v.html#l-5" target="file-frame">third_party/tests/utd-sv/module-instance.v:5</a>.0-5.0&gt; [0x2810db0] str=&#39;\clk&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/module-instance.v.html#l-5" target="file-frame">third_party/tests/utd-sv/module-instance.v:5</a>.0-5.0&gt; [0x2810ed0 -&gt; 0x281cba0] str=&#39;\clk&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/module-instance.v.html#l-5" target="file-frame">third_party/tests/utd-sv/module-instance.v:5</a>.0-5.0&gt; [0x28110b0] str=&#39;\wr&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/module-instance.v.html#l-5" target="file-frame">third_party/tests/utd-sv/module-instance.v:5</a>.0-5.0&gt; [0x28111d0 -&gt; 0x281cf20] str=&#39;\dbl_buf_wr&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/module-instance.v.html#l-5" target="file-frame">third_party/tests/utd-sv/module-instance.v:5</a>.0-5.0&gt; [0x28113d0] str=&#39;\din&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/module-instance.v.html#l-5" target="file-frame">third_party/tests/utd-sv/module-instance.v:5</a>.0-5.0&gt; [0x28114f0 -&gt; 0x281afd0] str=&#39;\c2i_packet&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/module-instance.v.html#l-5" target="file-frame">third_party/tests/utd-sv/module-instance.v:5</a>.0-5.0&gt; [0x2811740] str=&#39;\rd&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/module-instance.v.html#l-5" target="file-frame">third_party/tests/utd-sv/module-instance.v:5</a>.0-5.0&gt; [0x2811860 -&gt; 0x2819890] str=&#39;\dbl_buf_rd&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/module-instance.v.html#l-5" target="file-frame">third_party/tests/utd-sv/module-instance.v:5</a>.0-5.0&gt; [0x2811a60] str=&#39;\dout&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/module-instance.v.html#l-5" target="file-frame">third_party/tests/utd-sv/module-instance.v:5</a>.0-5.0&gt; [0x2811b80 -&gt; 0x281df80] str=&#39;\outdata_buf_in&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/module-instance.v.html#l-5" target="file-frame">third_party/tests/utd-sv/module-instance.v:5</a>.0-5.0&gt; [0x2811d80] str=&#39;\vld&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/module-instance.v.html#l-5" target="file-frame">third_party/tests/utd-sv/module-instance.v:5</a>.0-5.0&gt; [0x2811ea0 -&gt; 0x281c840] str=&#39;\dbl_buf_vld&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/module-instance.v.html#l-5" target="file-frame">third_party/tests/utd-sv/module-instance.v:5</a>.0-5.0&gt; [0x28120a0] str=&#39;\full&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/module-instance.v.html#l-5" target="file-frame">third_party/tests/utd-sv/module-instance.v:5</a>.0-5.0&gt; [0x28121c0 -&gt; 0x281ac70] str=&#39;\dbl_buf_full&#39; basic_prep
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/module-instance.v.html#l-19" target="file-frame">third_party/tests/utd-sv/module-instance.v:19</a>.0-19.0&gt; [0x28123e0] str=&#39;\MODULE_NAME&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2812fb0] str=&#39;\work_test_top::module_being_instanced&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/module-instance.v.html#l-19" target="file-frame">third_party/tests/utd-sv/module-instance.v:19</a>.0-19.0&gt; [0x28130d0] str=&#39;\serial_in&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/module-instance.v.html#l-19" target="file-frame">third_party/tests/utd-sv/module-instance.v:19</a>.0-19.0&gt; [0x28131f0 -&gt; 0x281ae30] basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/module-instance.v.html#l-19" target="file-frame">third_party/tests/utd-sv/module-instance.v:19</a>.0-19.0&gt; [0x28133f0] str=&#39;\afo&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/module-instance.v.html#l-19" target="file-frame">third_party/tests/utd-sv/module-instance.v:19</a>.0-19.0&gt; [0x2813510 -&gt; 0x281ae30] basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/module-instance.v.html#l-19" target="file-frame">third_party/tests/utd-sv/module-instance.v:19</a>.0-19.0&gt; [0x2814d30] str=&#39;\serial_out&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/module-instance.v.html#l-19" target="file-frame">third_party/tests/utd-sv/module-instance.v:19</a>.0-19.0&gt; [0x2814e50 -&gt; 0x281ae30] basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/module-instance.v.html#l-19" target="file-frame">third_party/tests/utd-sv/module-instance.v:19</a>.0-19.0&gt; [0x2815030] str=&#39;\afi&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/module-instance.v.html#l-19" target="file-frame">third_party/tests/utd-sv/module-instance.v:19</a>.0-19.0&gt; [0x2815150 -&gt; 0x281ae30] basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/module-instance.v.html#l-19" target="file-frame">third_party/tests/utd-sv/module-instance.v:19</a>.0-19.0&gt; [0x28153a0] str=&#39;\vrefcode_i_l&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/module-instance.v.html#l-19" target="file-frame">third_party/tests/utd-sv/module-instance.v:19</a>.0-19.0&gt; [0x28154c0 -&gt; 0x281ae30] basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/module-instance.v.html#l-19" target="file-frame">third_party/tests/utd-sv/module-instance.v:19</a>.0-19.0&gt; [0x28156c0] str=&#39;\vrefcode_i_r&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/module-instance.v.html#l-19" target="file-frame">third_party/tests/utd-sv/module-instance.v:19</a>.0-19.0&gt; [0x28157e0 -&gt; 0x281ae30] basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/module-instance.v.html#l-19" target="file-frame">third_party/tests/utd-sv/module-instance.v:19</a>.0-19.0&gt; [0x28159e0] str=&#39;\data_neg&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/module-instance.v.html#l-19" target="file-frame">third_party/tests/utd-sv/module-instance.v:19</a>.0-19.0&gt; [0x2815b00 -&gt; 0x281ae30] basic_prep
      AST_AUTOWIRE &lt;<a href="../../../../third_party/tests/utd-sv/module-instance.v.html#l-0" target="file-frame">third_party/tests/utd-sv/module-instance.v:0</a>.0-0.0&gt; [0x281b800] str=&#39;\rst_l&#39; basic_prep
      AST_AUTOWIRE &lt;<a href="../../../../third_party/tests/utd-sv/module-instance.v.html#l-0" target="file-frame">third_party/tests/utd-sv/module-instance.v:0</a>.0-0.0&gt; [0x281cba0] str=&#39;\clk&#39; basic_prep
      AST_AUTOWIRE &lt;<a href="../../../../third_party/tests/utd-sv/module-instance.v.html#l-0" target="file-frame">third_party/tests/utd-sv/module-instance.v:0</a>.0-0.0&gt; [0x281cf20] str=&#39;\dbl_buf_wr&#39; basic_prep
      AST_AUTOWIRE &lt;<a href="../../../../third_party/tests/utd-sv/module-instance.v.html#l-0" target="file-frame">third_party/tests/utd-sv/module-instance.v:0</a>.0-0.0&gt; [0x281afd0] str=&#39;\c2i_packet&#39; basic_prep
      AST_AUTOWIRE &lt;<a href="../../../../third_party/tests/utd-sv/module-instance.v.html#l-0" target="file-frame">third_party/tests/utd-sv/module-instance.v:0</a>.0-0.0&gt; [0x2819890] str=&#39;\dbl_buf_rd&#39; basic_prep
      AST_AUTOWIRE &lt;<a href="../../../../third_party/tests/utd-sv/module-instance.v.html#l-0" target="file-frame">third_party/tests/utd-sv/module-instance.v:0</a>.0-0.0&gt; [0x281df80] str=&#39;\outdata_buf_in&#39; basic_prep
      AST_AUTOWIRE &lt;<a href="../../../../third_party/tests/utd-sv/module-instance.v.html#l-0" target="file-frame">third_party/tests/utd-sv/module-instance.v:0</a>.0-0.0&gt; [0x281c840] str=&#39;\dbl_buf_vld&#39; basic_prep
      AST_AUTOWIRE &lt;<a href="../../../../third_party/tests/utd-sv/module-instance.v.html#l-0" target="file-frame">third_party/tests/utd-sv/module-instance.v:0</a>.0-0.0&gt; [0x281ac70] str=&#39;\dbl_buf_full&#39; basic_prep
      AST_AUTOWIRE &lt;<a href="../../../../third_party/tests/utd-sv/module-instance.v.html#l-0" target="file-frame">third_party/tests/utd-sv/module-instance.v:0</a>.0-0.0&gt; [0x281ae30] basic_prep
--- END OF AST DUMP ---
<a href="../../../../third_party/tests/utd-sv/module-instance.v.html#l-5" target="file-frame">third_party/tests/utd-sv/module-instance.v:5</a>: Warning: Identifier `\rst_l&#39; is implicitly declared.
<a href="../../../../third_party/tests/utd-sv/module-instance.v.html#l-5" target="file-frame">third_party/tests/utd-sv/module-instance.v:5</a>: Warning: Identifier `\clk&#39; is implicitly declared.
<a href="../../../../third_party/tests/utd-sv/module-instance.v.html#l-5" target="file-frame">third_party/tests/utd-sv/module-instance.v:5</a>: Warning: Identifier `\dbl_buf_wr&#39; is implicitly declared.
<a href="../../../../third_party/tests/utd-sv/module-instance.v.html#l-5" target="file-frame">third_party/tests/utd-sv/module-instance.v:5</a>: Warning: Identifier `\c2i_packet&#39; is implicitly declared.
<a href="../../../../third_party/tests/utd-sv/module-instance.v.html#l-5" target="file-frame">third_party/tests/utd-sv/module-instance.v:5</a>: Warning: Identifier `\dbl_buf_rd&#39; is implicitly declared.
<a href="../../../../third_party/tests/utd-sv/module-instance.v.html#l-5" target="file-frame">third_party/tests/utd-sv/module-instance.v:5</a>: Warning: Identifier `\outdata_buf_in&#39; is implicitly declared.
<a href="../../../../third_party/tests/utd-sv/module-instance.v.html#l-5" target="file-frame">third_party/tests/utd-sv/module-instance.v:5</a>: Warning: Identifier `\dbl_buf_vld&#39; is implicitly declared.
<a href="../../../../third_party/tests/utd-sv/module-instance.v.html#l-5" target="file-frame">third_party/tests/utd-sv/module-instance.v:5</a>: Warning: Identifier `\dbl_buf_full&#39; is implicitly declared.
<a href="../../../../third_party/tests/utd-sv/module-instance.v.html#l-19" target="file-frame">third_party/tests/utd-sv/module-instance.v:19</a>: Warning: Identifier `&#39; is implicitly declared.
Generating RTLIL representation for module `\work_test_top::dbl_buf&#39;.
Dumping AST before simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x280faa0] str=&#39;\work_test_top::dbl_buf&#39;
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x280fd90] str=&#39;\rst_l&#39; port=1
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x280ff60] str=&#39;\clk&#39; port=2
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x28100e0] str=&#39;\wr&#39; port=3
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2810200] str=&#39;\din&#39; port=4
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2810350] str=&#39;\rd&#39; port=5
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x28104c0] str=&#39;\dout&#39; port=6
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x28105e0] str=&#39;\vld&#39; port=7
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2810700] str=&#39;\full&#39; port=8
--- END OF AST DUMP ---
Dumping AST after simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x280faa0] str=&#39;\work_test_top::dbl_buf&#39; basic_prep
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x280fd90] str=&#39;\rst_l&#39; basic_prep port=1 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x280ff60] str=&#39;\clk&#39; basic_prep port=2 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x28100e0] str=&#39;\wr&#39; basic_prep port=3 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2810200] str=&#39;\din&#39; basic_prep port=4 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2810350] str=&#39;\rd&#39; basic_prep port=5 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x28104c0] str=&#39;\dout&#39; basic_prep port=6 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x28105e0] str=&#39;\vld&#39; basic_prep port=7 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2810700] str=&#39;\full&#39; basic_prep port=8 range=[0:0]
--- END OF AST DUMP ---
Generating RTLIL representation for module `\work_test_top::module_being_instanced&#39;.
Dumping AST before simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2812560] str=&#39;\work_test_top::module_being_instanced&#39;
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x28126a0] str=&#39;\serial_in&#39; port=9
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x28127e0] str=&#39;\afo&#39; port=10
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2812920] str=&#39;\serial_out&#39; port=11
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2812a40] str=&#39;\afi&#39; port=12
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2812b60] str=&#39;\vrefcode_i_l&#39; port=13
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2812cd0] str=&#39;\vrefcode_i_r&#39; port=14
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2812df0] str=&#39;\data_neg&#39; port=15
--- END OF AST DUMP ---
Dumping AST after simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2812560] str=&#39;\work_test_top::module_being_instanced&#39; basic_prep
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x28126a0] str=&#39;\serial_in&#39; basic_prep port=9 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x28127e0] str=&#39;\afo&#39; basic_prep port=10 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2812920] str=&#39;\serial_out&#39; basic_prep port=11 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2812a40] str=&#39;\afi&#39; basic_prep port=12 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2812b60] str=&#39;\vrefcode_i_l&#39; basic_prep port=13 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2812cd0] str=&#39;\vrefcode_i_r&#39; basic_prep port=14 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2812df0] str=&#39;\data_neg&#39; basic_prep port=15 range=[0:0]
--- END OF AST DUMP ---

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Analyzing design hierarchy..
ERROR: Module `work_test_top::module_being_instanced&#39; referenced in module `work_test_top&#39; in cell `MODULE_NAME&#39; does not have a port named &#39;data_neg&#39;.

</pre>
</body>