ARM GAS  /tmp/cciv3jAJ.s 			page 1


   1              		.cpu cortex-m7
   2              		.eabi_attribute 28, 1
   3              		.eabi_attribute 20, 1
   4              		.eabi_attribute 21, 1
   5              		.eabi_attribute 23, 3
   6              		.eabi_attribute 24, 1
   7              		.eabi_attribute 25, 1
   8              		.eabi_attribute 26, 1
   9              		.eabi_attribute 30, 6
  10              		.eabi_attribute 34, 1
  11              		.eabi_attribute 18, 4
  12              		.file	"stm32h7xx_ll_fmc.c"
  13              		.text
  14              	.Ltext0:
  15              		.cfi_sections	.debug_frame
  16              		.section	.text.FMC_NORSRAM_Init,"ax",%progbits
  17              		.align	1
  18              		.global	FMC_NORSRAM_Init
  19              		.arch armv7e-m
  20              		.syntax unified
  21              		.thumb
  22              		.thumb_func
  23              		.fpu fpv5-d16
  25              	FMC_NORSRAM_Init:
  26              	.LFB331:
  27              		.file 1 "./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c"
   1:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** /**
   2:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   ******************************************************************************
   3:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   * @file    stm32h7xx_ll_fmc.c
   4:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   * @author  MCD Application Team
   5:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   * @brief   FMC Low Layer HAL module driver.
   6:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   *
   7:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   *          This file provides firmware functions to manage the following
   8:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   *          functionalities of the Flexible Memory Controller (FMC) peripheral memories:
   9:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   *           + Initialization/de-initialization functions
  10:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   *           + Peripheral Control functions
  11:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   *           + Peripheral State functions
  12:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   *
  13:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   @verbatim
  14:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   ==============================================================================
  15:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****                         ##### FMC peripheral features #####
  16:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   ==============================================================================
  17:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   [..] The Flexible memory controller (FMC) includes following memory controllers:
  18:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****        (+) The NOR/PSRAM memory controller
  19:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****      (+) The NAND memory controller
  20:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****        (+) The Synchronous DRAM (SDRAM) controller
  21:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** 
  22:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   [..] The FMC functional block makes the interface with synchronous and asynchronous static
  23:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****        memories and SDRAM memories. Its main purposes are:
  24:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****        (+) to translate AHB transactions into the appropriate external device protocol
  25:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****        (+) to meet the access time requirements of the external memory devices
  26:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** 
  27:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   [..] All external memories share the addresses, data and control signals with the controller.
  28:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****        Each external device is accessed by means of a unique Chip Select. The FMC performs
  29:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****        only one access at a time to an external device.
  30:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****        The main features of the FMC controller are the following:
  31:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****         (+) Interface with static-memory mapped devices including:
ARM GAS  /tmp/cciv3jAJ.s 			page 2


  32:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****            (++) Static random access memory (SRAM)
  33:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****            (++) Read-only memory (ROM)
  34:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****            (++) NOR Flash memory/OneNAND Flash memory
  35:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****            (++) PSRAM (4 memory banks)
  36:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****            (++) Two banks of NAND Flash memory with ECC hardware to check up to 8 Kbytes of
  37:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****                 data
  38:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****         (+) Interface with synchronous DRAM (SDRAM) memories
  39:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****         (+) Independent Chip Select control for each memory bank
  40:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****         (+) Independent configuration for each memory bank
  41:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** 
  42:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   @endverbatim
  43:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   ******************************************************************************
  44:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   * @attention
  45:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   *
  46:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   * <h2><center>&copy; Copyright (c) 2017 STMicroelectronics.
  47:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   * All rights reserved.</center></h2>
  48:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   *
  49:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   * This software component is licensed by ST under BSD 3-Clause license,
  50:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   * the "License"; You may not use this file except in compliance with the
  51:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   * License. You may obtain a copy of the License at:
  52:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   *                       opensource.org/licenses/BSD-3-Clause
  53:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   *
  54:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   ******************************************************************************
  55:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   */
  56:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** 
  57:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** /* Includes ------------------------------------------------------------------*/
  58:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** #include "stm32h7xx_hal.h"
  59:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** 
  60:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** /** @addtogroup STM32H7xx_HAL_Driver
  61:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   * @{
  62:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   */
  63:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** #if defined(HAL_NOR_MODULE_ENABLED) || defined(HAL_SRAM_MODULE_ENABLED) || defined(HAL_NAND_MODULE_
  64:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** 
  65:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** /** @defgroup FMC_LL  FMC Low Layer
  66:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   * @brief FMC driver modules
  67:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   * @{
  68:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   */
  69:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** 
  70:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** /* Private typedef -----------------------------------------------------------*/
  71:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** /* Private define ------------------------------------------------------------*/
  72:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** 
  73:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** /** @defgroup FMC_LL_Private_Constants FMC Low Layer Private Constants
  74:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   * @{
  75:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   */
  76:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** 
  77:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** /* ----------------------- FMC registers bit mask --------------------------- */
  78:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** 
  79:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** /* --- BCR Register ---*/
  80:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** /* BCR register clear mask */
  81:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** 
  82:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** /* --- BTR Register ---*/
  83:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** /* BTR register clear mask */
  84:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** #define BTR_CLEAR_MASK    ((uint32_t)(FMC_BTRx_ADDSET | FMC_BTRx_ADDHLD  |\
  85:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****                                       FMC_BTRx_DATAST | FMC_BTRx_BUSTURN |\
  86:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****                                       FMC_BTRx_CLKDIV | FMC_BTRx_DATLAT  |\
  87:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****                                       FMC_BTRx_ACCMOD))
  88:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** 
ARM GAS  /tmp/cciv3jAJ.s 			page 3


  89:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** /* --- BWTR Register ---*/
  90:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** /* BWTR register clear mask */
  91:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** #define BWTR_CLEAR_MASK   ((uint32_t)(FMC_BWTRx_ADDSET | FMC_BWTRx_ADDHLD  |\
  92:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****                                       FMC_BWTRx_DATAST | FMC_BWTRx_BUSTURN |\
  93:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****                                       FMC_BWTRx_ACCMOD))
  94:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** 
  95:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** /* --- PCR Register ---*/
  96:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** /* PCR register clear mask */
  97:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** #define PCR_CLEAR_MASK    ((uint32_t)(FMC_PCR_PWAITEN | FMC_PCR_PBKEN  | \
  98:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****                                       FMC_PCR_PWID    | FMC_PCR_ECCEN  | \
  99:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****                                       FMC_PCR_TCLR    | FMC_PCR_TAR    | \
 100:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****                                       FMC_PCR_ECCPS))
 101:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** /* --- PMEM Register ---*/
 102:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** /* PMEM register clear mask */
 103:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** #define PMEM_CLEAR_MASK   ((uint32_t)(FMC_PMEM_MEMSET  | FMC_PMEM_MEMWAIT |\
 104:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****                                       FMC_PMEM_MEMHOLD | FMC_PMEM_MEMHIZ))
 105:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** 
 106:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** /* --- PATT Register ---*/
 107:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** /* PATT register clear mask */
 108:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** #define PATT_CLEAR_MASK   ((uint32_t)(FMC_PATT_ATTSET  | FMC_PATT_ATTWAIT |\
 109:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****                                       FMC_PATT_ATTHOLD | FMC_PATT_ATTHIZ))
 110:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** 
 111:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** 
 112:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** /* --- SDCR Register ---*/
 113:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** /* SDCR register clear mask */
 114:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** #define SDCR_CLEAR_MASK   ((uint32_t)(FMC_SDCRx_NC    | FMC_SDCRx_NR     | \
 115:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****                                       FMC_SDCRx_MWID  | FMC_SDCRx_NB     | \
 116:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****                                       FMC_SDCRx_CAS   | FMC_SDCRx_WP     | \
 117:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****                                       FMC_SDCRx_SDCLK | FMC_SDCRx_RBURST | \
 118:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****                                       FMC_SDCRx_RPIPE))
 119:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** 
 120:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** /* --- SDTR Register ---*/
 121:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** /* SDTR register clear mask */
 122:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** #define SDTR_CLEAR_MASK   ((uint32_t)(FMC_SDTRx_TMRD  | FMC_SDTRx_TXSR   | \
 123:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****                                       FMC_SDTRx_TRAS  | FMC_SDTRx_TRC    | \
 124:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****                                       FMC_SDTRx_TWR   | FMC_SDTRx_TRP    | \
 125:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****                                       FMC_SDTRx_TRCD))
 126:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** 
 127:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** /**
 128:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   * @}
 129:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   */
 130:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** 
 131:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** /* Private macro -------------------------------------------------------------*/
 132:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** /* Private variables ---------------------------------------------------------*/
 133:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** /* Private function prototypes -----------------------------------------------*/
 134:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** /* Exported functions --------------------------------------------------------*/
 135:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** 
 136:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** /** @defgroup FMC_LL_Exported_Functions FMC Low Layer Exported Functions
 137:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   * @{
 138:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   */
 139:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** 
 140:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** 
 141:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** /** @defgroup FMC_LL_Exported_Functions_NORSRAM FMC Low Layer NOR SRAM Exported Functions
 142:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   * @brief  NORSRAM Controller functions
 143:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   *
 144:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   @verbatim
 145:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   ==============================================================================
ARM GAS  /tmp/cciv3jAJ.s 			page 4


 146:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****                    ##### How to use NORSRAM device driver #####
 147:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   ==============================================================================
 148:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** 
 149:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   [..]
 150:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****     This driver contains a set of APIs to interface with the FMC NORSRAM banks in order
 151:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****     to run the NORSRAM external devices.
 152:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** 
 153:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****     (+) FMC NORSRAM bank reset using the function FMC_NORSRAM_DeInit()
 154:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****     (+) FMC NORSRAM bank control configuration using the function FMC_NORSRAM_Init()
 155:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****     (+) FMC NORSRAM bank timing configuration using the function FMC_NORSRAM_Timing_Init()
 156:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****     (+) FMC NORSRAM bank extended timing configuration using the function
 157:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****         FMC_NORSRAM_Extended_Timing_Init()
 158:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****     (+) FMC NORSRAM bank enable/disable write operation using the functions
 159:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****         FMC_NORSRAM_WriteOperation_Enable()/FMC_NORSRAM_WriteOperation_Disable()
 160:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** 
 161:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** @endverbatim
 162:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   * @{
 163:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   */
 164:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** 
 165:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** /** @defgroup FMC_LL_NORSRAM_Exported_Functions_Group1 Initialization and de-initialization functio
 166:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   * @brief    Initialization and Configuration functions
 167:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   *
 168:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   @verbatim
 169:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   ==============================================================================
 170:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****               ##### Initialization and de_initialization functions #####
 171:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   ==============================================================================
 172:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   [..]
 173:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****     This section provides functions allowing to:
 174:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****     (+) Initialize and configure the FMC NORSRAM interface
 175:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****     (+) De-initialize the FMC NORSRAM interface
 176:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****     (+) Configure the FMC clock and associated GPIOs
 177:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** 
 178:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** @endverbatim
 179:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   * @{
 180:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   */
 181:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** 
 182:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** /**
 183:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   * @brief  Initialize the FMC_NORSRAM device according to the specified
 184:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   *         control parameters in the FMC_NORSRAM_InitTypeDef
 185:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   * @param  Device Pointer to NORSRAM device instance
 186:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   * @param  Init Pointer to NORSRAM Initialization structure
 187:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   * @retval HAL status
 188:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   */
 189:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** HAL_StatusTypeDef  FMC_NORSRAM_Init(FMC_NORSRAM_TypeDef *Device,
 190:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****                                     FMC_NORSRAM_InitTypeDef *Init)
 191:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** {
  28              		.loc 1 191 1
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 24
  31              		@ frame_needed = 1, uses_anonymous_args = 0
  32              		@ link register save eliminated.
  33 0000 80B4     		push	{r7}
  34              	.LCFI0:
  35              		.cfi_def_cfa_offset 4
  36              		.cfi_offset 7, -4
  37 0002 87B0     		sub	sp, sp, #28
  38              	.LCFI1:
ARM GAS  /tmp/cciv3jAJ.s 			page 5


  39              		.cfi_def_cfa_offset 32
  40 0004 00AF     		add	r7, sp, #0
  41              	.LCFI2:
  42              		.cfi_def_cfa_register 7
  43 0006 7860     		str	r0, [r7, #4]
  44 0008 3960     		str	r1, [r7]
 192:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   uint32_t flashaccess;
 193:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   uint32_t btcr_reg;
 194:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   uint32_t mask;
 195:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** 
 196:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   /* Check the parameters */
 197:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   assert_param(IS_FMC_NORSRAM_DEVICE(Device));
 198:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   assert_param(IS_FMC_NORSRAM_BANK(Init->NSBank));
 199:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   assert_param(IS_FMC_MUX(Init->DataAddressMux));
 200:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   assert_param(IS_FMC_MEMORY(Init->MemoryType));
 201:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   assert_param(IS_FMC_NORSRAM_MEMORY_WIDTH(Init->MemoryDataWidth));
 202:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   assert_param(IS_FMC_BURSTMODE(Init->BurstAccessMode));
 203:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   assert_param(IS_FMC_WAIT_POLARITY(Init->WaitSignalPolarity));
 204:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   assert_param(IS_FMC_WAIT_SIGNAL_ACTIVE(Init->WaitSignalActive));
 205:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   assert_param(IS_FMC_WRITE_OPERATION(Init->WriteOperation));
 206:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   assert_param(IS_FMC_WAITE_SIGNAL(Init->WaitSignal));
 207:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   assert_param(IS_FMC_EXTENDED_MODE(Init->ExtendedMode));
 208:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   assert_param(IS_FMC_ASYNWAIT(Init->AsynchronousWait));
 209:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   assert_param(IS_FMC_WRITE_BURST(Init->WriteBurst));
 210:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   assert_param(IS_FMC_CONTINOUS_CLOCK(Init->ContinuousClock));
 211:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   assert_param(IS_FMC_WRITE_FIFO(Init->WriteFifo));
 212:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   assert_param(IS_FMC_PAGESIZE(Init->PageSize));
 213:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** 
 214:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   /* Disable NORSRAM Device */
 215:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   __FMC_NORSRAM_DISABLE(Device, Init->NSBank);
  45              		.loc 1 215 3
  46 000a 3B68     		ldr	r3, [r7]
  47 000c 1A68     		ldr	r2, [r3]
  48 000e 7B68     		ldr	r3, [r7, #4]
  49 0010 53F82230 		ldr	r3, [r3, r2, lsl #2]
  50 0014 3A68     		ldr	r2, [r7]
  51 0016 1268     		ldr	r2, [r2]
  52 0018 23F00101 		bic	r1, r3, #1
  53 001c 7B68     		ldr	r3, [r7, #4]
  54 001e 43F82210 		str	r1, [r3, r2, lsl #2]
 216:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** 
 217:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   /* Set NORSRAM device control parameters */
 218:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   if (Init->MemoryType == FMC_MEMORY_TYPE_NOR)
  55              		.loc 1 218 11
  56 0022 3B68     		ldr	r3, [r7]
  57 0024 9B68     		ldr	r3, [r3, #8]
  58              		.loc 1 218 6
  59 0026 082B     		cmp	r3, #8
  60 0028 02D1     		bne	.L2
 219:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   {
 220:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****     flashaccess = FMC_NORSRAM_FLASH_ACCESS_ENABLE;
  61              		.loc 1 220 17
  62 002a 4023     		movs	r3, #64
  63 002c 7B61     		str	r3, [r7, #20]
  64 002e 01E0     		b	.L3
  65              	.L2:
 221:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   }
ARM GAS  /tmp/cciv3jAJ.s 			page 6


 222:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   else
 223:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   {
 224:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****     flashaccess = FMC_NORSRAM_FLASH_ACCESS_DISABLE;
  66              		.loc 1 224 17
  67 0030 0023     		movs	r3, #0
  68 0032 7B61     		str	r3, [r7, #20]
  69              	.L3:
 225:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   }
 226:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** 
 227:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   btcr_reg = (flashaccess                   | \
 228:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****               Init->DataAddressMux          | \
  70              		.loc 1 228 19
  71 0034 3B68     		ldr	r3, [r7]
  72 0036 5A68     		ldr	r2, [r3, #4]
 227:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****               Init->DataAddressMux          | \
  73              		.loc 1 227 45
  74 0038 7B69     		ldr	r3, [r7, #20]
  75 003a 1A43     		orrs	r2, r2, r3
 229:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****               Init->MemoryType              | \
  76              		.loc 1 229 19
  77 003c 3B68     		ldr	r3, [r7]
  78 003e 9B68     		ldr	r3, [r3, #8]
 228:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****               Init->MemoryType              | \
  79              		.loc 1 228 45
  80 0040 1A43     		orrs	r2, r2, r3
 230:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****               Init->MemoryDataWidth         | \
  81              		.loc 1 230 19
  82 0042 3B68     		ldr	r3, [r7]
  83 0044 DB68     		ldr	r3, [r3, #12]
 229:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****               Init->MemoryType              | \
  84              		.loc 1 229 45
  85 0046 1A43     		orrs	r2, r2, r3
 231:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****               Init->BurstAccessMode         | \
  86              		.loc 1 231 19
  87 0048 3B68     		ldr	r3, [r7]
  88 004a 1B69     		ldr	r3, [r3, #16]
 230:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****               Init->MemoryDataWidth         | \
  89              		.loc 1 230 45
  90 004c 1A43     		orrs	r2, r2, r3
 232:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****               Init->WaitSignalPolarity      | \
  91              		.loc 1 232 19
  92 004e 3B68     		ldr	r3, [r7]
  93 0050 5B69     		ldr	r3, [r3, #20]
 231:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****               Init->BurstAccessMode         | \
  94              		.loc 1 231 45
  95 0052 1A43     		orrs	r2, r2, r3
 233:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****               Init->WaitSignalActive        | \
  96              		.loc 1 233 19
  97 0054 3B68     		ldr	r3, [r7]
  98 0056 9B69     		ldr	r3, [r3, #24]
 232:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****               Init->WaitSignalPolarity      | \
  99              		.loc 1 232 45
 100 0058 1A43     		orrs	r2, r2, r3
 234:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****               Init->WriteOperation          | \
 101              		.loc 1 234 19
 102 005a 3B68     		ldr	r3, [r7]
 103 005c DB69     		ldr	r3, [r3, #28]
ARM GAS  /tmp/cciv3jAJ.s 			page 7


 233:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****               Init->WaitSignalActive        | \
 104              		.loc 1 233 45
 105 005e 1A43     		orrs	r2, r2, r3
 235:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****               Init->WaitSignal              | \
 106              		.loc 1 235 19
 107 0060 3B68     		ldr	r3, [r7]
 108 0062 1B6A     		ldr	r3, [r3, #32]
 234:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****               Init->WriteOperation          | \
 109              		.loc 1 234 45
 110 0064 1A43     		orrs	r2, r2, r3
 236:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****               Init->ExtendedMode            | \
 111              		.loc 1 236 19
 112 0066 3B68     		ldr	r3, [r7]
 113 0068 5B6A     		ldr	r3, [r3, #36]
 235:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****               Init->WaitSignal              | \
 114              		.loc 1 235 45
 115 006a 1A43     		orrs	r2, r2, r3
 237:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****               Init->AsynchronousWait        | \
 116              		.loc 1 237 19
 117 006c 3B68     		ldr	r3, [r7]
 118 006e 9B6A     		ldr	r3, [r3, #40]
 236:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****               Init->ExtendedMode            | \
 119              		.loc 1 236 45
 120 0070 1A43     		orrs	r2, r2, r3
 238:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****               Init->WriteBurst);
 121              		.loc 1 238 19
 122 0072 3B68     		ldr	r3, [r7]
 123 0074 DB6A     		ldr	r3, [r3, #44]
 227:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****               Init->DataAddressMux          | \
 124              		.loc 1 227 12
 125 0076 1343     		orrs	r3, r3, r2
 126 0078 3B61     		str	r3, [r7, #16]
 239:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** 
 240:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   btcr_reg |= Init->ContinuousClock;
 127              		.loc 1 240 19
 128 007a 3B68     		ldr	r3, [r7]
 129 007c 1B6B     		ldr	r3, [r3, #48]
 130              		.loc 1 240 12
 131 007e 3A69     		ldr	r2, [r7, #16]
 132 0080 1343     		orrs	r3, r3, r2
 133 0082 3B61     		str	r3, [r7, #16]
 241:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   btcr_reg |= Init->WriteFifo;
 134              		.loc 1 241 19
 135 0084 3B68     		ldr	r3, [r7]
 136 0086 5B6B     		ldr	r3, [r3, #52]
 137              		.loc 1 241 12
 138 0088 3A69     		ldr	r2, [r7, #16]
 139 008a 1343     		orrs	r3, r3, r2
 140 008c 3B61     		str	r3, [r7, #16]
 242:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   btcr_reg |= Init->PageSize;
 141              		.loc 1 242 19
 142 008e 3B68     		ldr	r3, [r7]
 143 0090 9B6B     		ldr	r3, [r3, #56]
 144              		.loc 1 242 12
 145 0092 3A69     		ldr	r2, [r7, #16]
 146 0094 1343     		orrs	r3, r3, r2
 147 0096 3B61     		str	r3, [r7, #16]
ARM GAS  /tmp/cciv3jAJ.s 			page 8


 243:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** 
 244:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   mask = (FMC_BCRx_MBKEN                |
 148              		.loc 1 244 8
 149 0098 204B     		ldr	r3, .L7
 150 009a FB60     		str	r3, [r7, #12]
 245:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****           FMC_BCRx_MUXEN                |
 246:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****           FMC_BCRx_MTYP                 |
 247:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****           FMC_BCRx_MWID                 |
 248:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****           FMC_BCRx_FACCEN               |
 249:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****           FMC_BCRx_BURSTEN              |
 250:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****           FMC_BCRx_WAITPOL              |
 251:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****           FMC_BCRx_WAITCFG              |
 252:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****           FMC_BCRx_WREN                 |
 253:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****           FMC_BCRx_WAITEN               |
 254:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****           FMC_BCRx_EXTMOD               |
 255:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****           FMC_BCRx_ASYNCWAIT            |
 256:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****           FMC_BCRx_CBURSTRW);
 257:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** 
 258:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   mask |= FMC_BCR1_CCLKEN;
 151              		.loc 1 258 8
 152 009c FB68     		ldr	r3, [r7, #12]
 153 009e 43F48013 		orr	r3, r3, #1048576
 154 00a2 FB60     		str	r3, [r7, #12]
 259:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   mask |= FMC_BCR1_WFDIS;
 155              		.loc 1 259 8
 156 00a4 FB68     		ldr	r3, [r7, #12]
 157 00a6 43F40013 		orr	r3, r3, #2097152
 158 00aa FB60     		str	r3, [r7, #12]
 260:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   mask |= FMC_BCRx_CPSIZE;
 159              		.loc 1 260 8
 160 00ac FB68     		ldr	r3, [r7, #12]
 161 00ae 43F4E023 		orr	r3, r3, #458752
 162 00b2 FB60     		str	r3, [r7, #12]
 261:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** 
 262:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   MODIFY_REG(Device->BTCR[Init->NSBank], mask, btcr_reg);
 163              		.loc 1 262 3
 164 00b4 3B68     		ldr	r3, [r7]
 165 00b6 1A68     		ldr	r2, [r3]
 166 00b8 7B68     		ldr	r3, [r7, #4]
 167 00ba 53F82220 		ldr	r2, [r3, r2, lsl #2]
 168 00be FB68     		ldr	r3, [r7, #12]
 169 00c0 DB43     		mvns	r3, r3
 170 00c2 02EA0301 		and	r1, r2, r3
 171 00c6 3B68     		ldr	r3, [r7]
 172 00c8 1A68     		ldr	r2, [r3]
 173 00ca 3B69     		ldr	r3, [r7, #16]
 174 00cc 1943     		orrs	r1, r1, r3
 175 00ce 7B68     		ldr	r3, [r7, #4]
 176 00d0 43F82210 		str	r1, [r3, r2, lsl #2]
 263:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** 
 264:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   /* Configure synchronous mode when Continuous clock is enabled for bank2..4 */
 265:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   if ((Init->ContinuousClock == FMC_CONTINUOUS_CLOCK_SYNC_ASYNC) && (Init->NSBank != FMC_NORSRAM_BA
 177              		.loc 1 265 12
 178 00d4 3B68     		ldr	r3, [r7]
 179 00d6 1B6B     		ldr	r3, [r3, #48]
 180              		.loc 1 265 6
 181 00d8 B3F5801F 		cmp	r3, #1048576
ARM GAS  /tmp/cciv3jAJ.s 			page 9


 182 00dc 0CD1     		bne	.L4
 183              		.loc 1 265 74 discriminator 1
 184 00de 3B68     		ldr	r3, [r7]
 185 00e0 1B68     		ldr	r3, [r3]
 186              		.loc 1 265 66 discriminator 1
 187 00e2 002B     		cmp	r3, #0
 188 00e4 08D0     		beq	.L4
 266:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   {
 267:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****     MODIFY_REG(Device->BTCR[FMC_NORSRAM_BANK1], FMC_BCR1_CCLKEN, Init->ContinuousClock);
 189              		.loc 1 267 5
 190 00e6 7B68     		ldr	r3, [r7, #4]
 191 00e8 1B68     		ldr	r3, [r3]
 192 00ea 23F48012 		bic	r2, r3, #1048576
 193 00ee 3B68     		ldr	r3, [r7]
 194 00f0 1B6B     		ldr	r3, [r3, #48]
 195 00f2 1A43     		orrs	r2, r2, r3
 196 00f4 7B68     		ldr	r3, [r7, #4]
 197 00f6 1A60     		str	r2, [r3]
 198              	.L4:
 268:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   }
 269:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** 
 270:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   if (Init->NSBank != FMC_NORSRAM_BANK1)
 199              		.loc 1 270 11
 200 00f8 3B68     		ldr	r3, [r7]
 201 00fa 1B68     		ldr	r3, [r3]
 202              		.loc 1 270 6
 203 00fc 002B     		cmp	r3, #0
 204 00fe 06D0     		beq	.L5
 271:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   {
 272:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****     /* Configure Write FIFO mode when Write Fifo is enabled for bank2..4 */
 273:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****     SET_BIT(Device->BTCR[FMC_NORSRAM_BANK1], (uint32_t)(Init->WriteFifo));
 205              		.loc 1 273 5
 206 0100 7B68     		ldr	r3, [r7, #4]
 207 0102 1A68     		ldr	r2, [r3]
 208 0104 3B68     		ldr	r3, [r7]
 209 0106 5B6B     		ldr	r3, [r3, #52]
 210 0108 1A43     		orrs	r2, r2, r3
 211 010a 7B68     		ldr	r3, [r7, #4]
 212 010c 1A60     		str	r2, [r3]
 213              	.L5:
 274:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   }
 275:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** 
 276:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   return HAL_OK;
 214              		.loc 1 276 10
 215 010e 0023     		movs	r3, #0
 277:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** }
 216              		.loc 1 277 1
 217 0110 1846     		mov	r0, r3
 218 0112 1C37     		adds	r7, r7, #28
 219              	.LCFI3:
 220              		.cfi_def_cfa_offset 4
 221 0114 BD46     		mov	sp, r7
 222              	.LCFI4:
 223              		.cfi_def_cfa_register 13
 224              		@ sp needed
 225 0116 5DF8047B 		ldr	r7, [sp], #4
 226              	.LCFI5:
ARM GAS  /tmp/cciv3jAJ.s 			page 10


 227              		.cfi_restore 7
 228              		.cfi_def_cfa_offset 0
 229 011a 7047     		bx	lr
 230              	.L8:
 231              		.align	2
 232              	.L7:
 233 011c 7FFB0800 		.word	588671
 234              		.cfi_endproc
 235              	.LFE331:
 237              		.section	.text.FMC_NORSRAM_DeInit,"ax",%progbits
 238              		.align	1
 239              		.global	FMC_NORSRAM_DeInit
 240              		.syntax unified
 241              		.thumb
 242              		.thumb_func
 243              		.fpu fpv5-d16
 245              	FMC_NORSRAM_DeInit:
 246              	.LFB332:
 278:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** 
 279:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** /**
 280:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   * @brief  DeInitialize the FMC_NORSRAM peripheral
 281:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   * @param  Device Pointer to NORSRAM device instance
 282:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   * @param  ExDevice Pointer to NORSRAM extended mode device instance
 283:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   * @param  Bank NORSRAM bank number
 284:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   * @retval HAL status
 285:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   */
 286:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** HAL_StatusTypeDef FMC_NORSRAM_DeInit(FMC_NORSRAM_TypeDef *Device,
 287:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****                                      FMC_NORSRAM_EXTENDED_TypeDef *ExDevice, uint32_t Bank)
 288:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** {
 247              		.loc 1 288 1
 248              		.cfi_startproc
 249              		@ args = 0, pretend = 0, frame = 16
 250              		@ frame_needed = 1, uses_anonymous_args = 0
 251              		@ link register save eliminated.
 252 0000 80B4     		push	{r7}
 253              	.LCFI6:
 254              		.cfi_def_cfa_offset 4
 255              		.cfi_offset 7, -4
 256 0002 85B0     		sub	sp, sp, #20
 257              	.LCFI7:
 258              		.cfi_def_cfa_offset 24
 259 0004 00AF     		add	r7, sp, #0
 260              	.LCFI8:
 261              		.cfi_def_cfa_register 7
 262 0006 F860     		str	r0, [r7, #12]
 263 0008 B960     		str	r1, [r7, #8]
 264 000a 7A60     		str	r2, [r7, #4]
 289:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   /* Check the parameters */
 290:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   assert_param(IS_FMC_NORSRAM_DEVICE(Device));
 291:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   assert_param(IS_FMC_NORSRAM_EXTENDED_DEVICE(ExDevice));
 292:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   assert_param(IS_FMC_NORSRAM_BANK(Bank));
 293:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** 
 294:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   /* Disable the FMC_NORSRAM device */
 295:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   __FMC_NORSRAM_DISABLE(Device, Bank);
 265              		.loc 1 295 3
 266 000c FB68     		ldr	r3, [r7, #12]
 267 000e 7A68     		ldr	r2, [r7, #4]
ARM GAS  /tmp/cciv3jAJ.s 			page 11


 268 0010 53F82230 		ldr	r3, [r3, r2, lsl #2]
 269 0014 23F00101 		bic	r1, r3, #1
 270 0018 FB68     		ldr	r3, [r7, #12]
 271 001a 7A68     		ldr	r2, [r7, #4]
 272 001c 43F82210 		str	r1, [r3, r2, lsl #2]
 296:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** 
 297:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   /* De-initialize the FMC_NORSRAM device */
 298:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   /* FMC_NORSRAM_BANK1 */
 299:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   if (Bank == FMC_NORSRAM_BANK1)
 273              		.loc 1 299 6
 274 0020 7B68     		ldr	r3, [r7, #4]
 275 0022 002B     		cmp	r3, #0
 276 0024 06D1     		bne	.L10
 300:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   {
 301:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****     Device->BTCR[Bank] = 0x000030DBU;
 277              		.loc 1 301 24
 278 0026 FB68     		ldr	r3, [r7, #12]
 279 0028 7A68     		ldr	r2, [r7, #4]
 280 002a 43F2DB01 		movw	r1, #12507
 281 002e 43F82210 		str	r1, [r3, r2, lsl #2]
 282 0032 05E0     		b	.L11
 283              	.L10:
 302:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   }
 303:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   /* FMC_NORSRAM_BANK2, FMC_NORSRAM_BANK3 or FMC_NORSRAM_BANK4 */
 304:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   else
 305:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   {
 306:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****     Device->BTCR[Bank] = 0x000030D2U;
 284              		.loc 1 306 24
 285 0034 FB68     		ldr	r3, [r7, #12]
 286 0036 7A68     		ldr	r2, [r7, #4]
 287 0038 43F2D201 		movw	r1, #12498
 288 003c 43F82210 		str	r1, [r3, r2, lsl #2]
 289              	.L11:
 307:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   }
 308:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** 
 309:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   Device->BTCR[Bank + 1U] = 0x0FFFFFFFU;
 290              		.loc 1 309 21
 291 0040 7B68     		ldr	r3, [r7, #4]
 292 0042 5A1C     		adds	r2, r3, #1
 293              		.loc 1 309 27
 294 0044 FB68     		ldr	r3, [r7, #12]
 295 0046 6FF07041 		mvn	r1, #-268435456
 296 004a 43F82210 		str	r1, [r3, r2, lsl #2]
 310:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   ExDevice->BWTR[Bank]   = 0x0FFFFFFFU;
 297              		.loc 1 310 26
 298 004e BB68     		ldr	r3, [r7, #8]
 299 0050 7A68     		ldr	r2, [r7, #4]
 300 0052 6FF07041 		mvn	r1, #-268435456
 301 0056 43F82210 		str	r1, [r3, r2, lsl #2]
 311:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** 
 312:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   return HAL_OK;
 302              		.loc 1 312 10
 303 005a 0023     		movs	r3, #0
 313:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** }
 304              		.loc 1 313 1
 305 005c 1846     		mov	r0, r3
 306 005e 1437     		adds	r7, r7, #20
ARM GAS  /tmp/cciv3jAJ.s 			page 12


 307              	.LCFI9:
 308              		.cfi_def_cfa_offset 4
 309 0060 BD46     		mov	sp, r7
 310              	.LCFI10:
 311              		.cfi_def_cfa_register 13
 312              		@ sp needed
 313 0062 5DF8047B 		ldr	r7, [sp], #4
 314              	.LCFI11:
 315              		.cfi_restore 7
 316              		.cfi_def_cfa_offset 0
 317 0066 7047     		bx	lr
 318              		.cfi_endproc
 319              	.LFE332:
 321              		.section	.text.FMC_NORSRAM_Timing_Init,"ax",%progbits
 322              		.align	1
 323              		.global	FMC_NORSRAM_Timing_Init
 324              		.syntax unified
 325              		.thumb
 326              		.thumb_func
 327              		.fpu fpv5-d16
 329              	FMC_NORSRAM_Timing_Init:
 330              	.LFB333:
 314:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** 
 315:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** /**
 316:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   * @brief  Initialize the FMC_NORSRAM Timing according to the specified
 317:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   *         parameters in the FMC_NORSRAM_TimingTypeDef
 318:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   * @param  Device Pointer to NORSRAM device instance
 319:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   * @param  Timing Pointer to NORSRAM Timing structure
 320:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   * @param  Bank NORSRAM bank number
 321:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   * @retval HAL status
 322:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   */
 323:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** HAL_StatusTypeDef FMC_NORSRAM_Timing_Init(FMC_NORSRAM_TypeDef *Device,
 324:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****                                           FMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank)
 325:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** {
 331              		.loc 1 325 1
 332              		.cfi_startproc
 333              		@ args = 0, pretend = 0, frame = 24
 334              		@ frame_needed = 1, uses_anonymous_args = 0
 335              		@ link register save eliminated.
 336 0000 80B4     		push	{r7}
 337              	.LCFI12:
 338              		.cfi_def_cfa_offset 4
 339              		.cfi_offset 7, -4
 340 0002 87B0     		sub	sp, sp, #28
 341              	.LCFI13:
 342              		.cfi_def_cfa_offset 32
 343 0004 00AF     		add	r7, sp, #0
 344              	.LCFI14:
 345              		.cfi_def_cfa_register 7
 346 0006 F860     		str	r0, [r7, #12]
 347 0008 B960     		str	r1, [r7, #8]
 348 000a 7A60     		str	r2, [r7, #4]
 326:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   uint32_t tmpr;
 327:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** 
 328:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   /* Check the parameters */
 329:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   assert_param(IS_FMC_NORSRAM_DEVICE(Device));
 330:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   assert_param(IS_FMC_ADDRESS_SETUP_TIME(Timing->AddressSetupTime));
ARM GAS  /tmp/cciv3jAJ.s 			page 13


 331:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   assert_param(IS_FMC_ADDRESS_HOLD_TIME(Timing->AddressHoldTime));
 332:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   assert_param(IS_FMC_DATASETUP_TIME(Timing->DataSetupTime));
 333:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   assert_param(IS_FMC_TURNAROUND_TIME(Timing->BusTurnAroundDuration));
 334:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   assert_param(IS_FMC_CLK_DIV(Timing->CLKDivision));
 335:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   assert_param(IS_FMC_DATA_LATENCY(Timing->DataLatency));
 336:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   assert_param(IS_FMC_ACCESS_MODE(Timing->AccessMode));
 337:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   assert_param(IS_FMC_NORSRAM_BANK(Bank));
 338:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** 
 339:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   /* Set FMC_NORSRAM device timing parameters */
 340:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   MODIFY_REG(Device->BTCR[Bank + 1U], BTR_CLEAR_MASK, (Timing->AddressSetupTime                    
 349              		.loc 1 340 3
 350 000c 7B68     		ldr	r3, [r7, #4]
 351 000e 5A1C     		adds	r2, r3, #1
 352 0010 FB68     		ldr	r3, [r7, #12]
 353 0012 53F82230 		ldr	r3, [r3, r2, lsl #2]
 354 0016 03F04041 		and	r1, r3, #-1073741824
 355 001a BB68     		ldr	r3, [r7, #8]
 356 001c 1A68     		ldr	r2, [r3]
 357 001e BB68     		ldr	r3, [r7, #8]
 358 0020 5B68     		ldr	r3, [r3, #4]
 359 0022 1B01     		lsls	r3, r3, #4
 360 0024 1A43     		orrs	r2, r2, r3
 361 0026 BB68     		ldr	r3, [r7, #8]
 362 0028 9B68     		ldr	r3, [r3, #8]
 363 002a 1B02     		lsls	r3, r3, #8
 364 002c 1A43     		orrs	r2, r2, r3
 365 002e BB68     		ldr	r3, [r7, #8]
 366 0030 DB68     		ldr	r3, [r3, #12]
 367 0032 1B04     		lsls	r3, r3, #16
 368 0034 1A43     		orrs	r2, r2, r3
 369 0036 BB68     		ldr	r3, [r7, #8]
 370 0038 1B69     		ldr	r3, [r3, #16]
 371 003a 013B     		subs	r3, r3, #1
 372 003c 1B05     		lsls	r3, r3, #20
 373 003e 1A43     		orrs	r2, r2, r3
 374 0040 BB68     		ldr	r3, [r7, #8]
 375 0042 5B69     		ldr	r3, [r3, #20]
 376 0044 023B     		subs	r3, r3, #2
 377 0046 1B06     		lsls	r3, r3, #24
 378 0048 1A43     		orrs	r2, r2, r3
 379 004a BB68     		ldr	r3, [r7, #8]
 380 004c 9B69     		ldr	r3, [r3, #24]
 381 004e 1343     		orrs	r3, r3, r2
 382 0050 7A68     		ldr	r2, [r7, #4]
 383 0052 0132     		adds	r2, r2, #1
 384 0054 1943     		orrs	r1, r1, r3
 385 0056 FB68     		ldr	r3, [r7, #12]
 386 0058 43F82210 		str	r1, [r3, r2, lsl #2]
 341:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****                                                        ((Timing->AddressHoldTime)        << FMC_BTR
 342:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****                                                        ((Timing->DataSetupTime)          << FMC_BTR
 343:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****                                                        ((Timing->BusTurnAroundDuration)  << FMC_BTR
 344:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****                                                        (((Timing->CLKDivision) - 1U)     << FMC_BTR
 345:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****                                                        (((Timing->DataLatency) - 2U)     << FMC_BTR
 346:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****                                                        (Timing->AccessMode)));
 347:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** 
 348:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   /* Configure Clock division value (in NORSRAM bank 1) when continuous clock is enabled */
 349:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   if (HAL_IS_BIT_SET(Device->BTCR[FMC_NORSRAM_BANK1], FMC_BCR1_CCLKEN))
ARM GAS  /tmp/cciv3jAJ.s 			page 14


 387              		.loc 1 349 7
 388 005c FB68     		ldr	r3, [r7, #12]
 389 005e 1B68     		ldr	r3, [r3]
 390 0060 03F48013 		and	r3, r3, #1048576
 391              		.loc 1 349 6
 392 0064 B3F5801F 		cmp	r3, #1048576
 393 0068 13D1     		bne	.L14
 350:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   {
 351:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****     tmpr = (uint32_t)(Device->BTCR[FMC_NORSRAM_BANK1 + 1U] & ~((0x0FU) << FMC_BTRx_CLKDIV_Pos));
 394              		.loc 1 351 35
 395 006a FB68     		ldr	r3, [r7, #12]
 396 006c 5B68     		ldr	r3, [r3, #4]
 397              		.loc 1 351 10
 398 006e 23F47003 		bic	r3, r3, #15728640
 399 0072 7B61     		str	r3, [r7, #20]
 352:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****     tmpr |= (uint32_t)(((Timing->CLKDivision) - 1U) << FMC_BTRx_CLKDIV_Pos);
 400              		.loc 1 352 32
 401 0074 BB68     		ldr	r3, [r7, #8]
 402 0076 1B69     		ldr	r3, [r3, #16]
 403              		.loc 1 352 47
 404 0078 013B     		subs	r3, r3, #1
 405              		.loc 1 352 13
 406 007a 1B05     		lsls	r3, r3, #20
 407              		.loc 1 352 10
 408 007c 7A69     		ldr	r2, [r7, #20]
 409 007e 1343     		orrs	r3, r3, r2
 410 0080 7B61     		str	r3, [r7, #20]
 353:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****     MODIFY_REG(Device->BTCR[FMC_NORSRAM_BANK1 + 1U], FMC_BTRx_CLKDIV, tmpr);
 411              		.loc 1 353 5
 412 0082 FB68     		ldr	r3, [r7, #12]
 413 0084 5B68     		ldr	r3, [r3, #4]
 414 0086 23F47002 		bic	r2, r3, #15728640
 415 008a 7B69     		ldr	r3, [r7, #20]
 416 008c 1A43     		orrs	r2, r2, r3
 417 008e FB68     		ldr	r3, [r7, #12]
 418 0090 5A60     		str	r2, [r3, #4]
 419              	.L14:
 354:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   }
 355:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** 
 356:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   return HAL_OK;
 420              		.loc 1 356 10
 421 0092 0023     		movs	r3, #0
 357:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** }
 422              		.loc 1 357 1
 423 0094 1846     		mov	r0, r3
 424 0096 1C37     		adds	r7, r7, #28
 425              	.LCFI15:
 426              		.cfi_def_cfa_offset 4
 427 0098 BD46     		mov	sp, r7
 428              	.LCFI16:
 429              		.cfi_def_cfa_register 13
 430              		@ sp needed
 431 009a 5DF8047B 		ldr	r7, [sp], #4
 432              	.LCFI17:
 433              		.cfi_restore 7
 434              		.cfi_def_cfa_offset 0
 435 009e 7047     		bx	lr
ARM GAS  /tmp/cciv3jAJ.s 			page 15


 436              		.cfi_endproc
 437              	.LFE333:
 439              		.section	.text.FMC_NORSRAM_Extended_Timing_Init,"ax",%progbits
 440              		.align	1
 441              		.global	FMC_NORSRAM_Extended_Timing_Init
 442              		.syntax unified
 443              		.thumb
 444              		.thumb_func
 445              		.fpu fpv5-d16
 447              	FMC_NORSRAM_Extended_Timing_Init:
 448              	.LFB334:
 358:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** 
 359:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** /**
 360:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   * @brief  Initialize the FMC_NORSRAM Extended mode Timing according to the specified
 361:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   *         parameters in the FMC_NORSRAM_TimingTypeDef
 362:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   * @param  Device Pointer to NORSRAM device instance
 363:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   * @param  Timing Pointer to NORSRAM Timing structure
 364:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   * @param  Bank NORSRAM bank number
 365:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   * @param  ExtendedMode FMC Extended Mode
 366:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   *          This parameter can be one of the following values:
 367:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   *            @arg FMC_EXTENDED_MODE_DISABLE
 368:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   *            @arg FMC_EXTENDED_MODE_ENABLE
 369:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   * @retval HAL status
 370:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   */
 371:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** HAL_StatusTypeDef FMC_NORSRAM_Extended_Timing_Init(FMC_NORSRAM_EXTENDED_TypeDef *Device,
 372:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****                                                    FMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank
 373:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****                                                    uint32_t ExtendedMode)
 374:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** {
 449              		.loc 1 374 1
 450              		.cfi_startproc
 451              		@ args = 0, pretend = 0, frame = 16
 452              		@ frame_needed = 1, uses_anonymous_args = 0
 453              		@ link register save eliminated.
 454 0000 80B4     		push	{r7}
 455              	.LCFI18:
 456              		.cfi_def_cfa_offset 4
 457              		.cfi_offset 7, -4
 458 0002 85B0     		sub	sp, sp, #20
 459              	.LCFI19:
 460              		.cfi_def_cfa_offset 24
 461 0004 00AF     		add	r7, sp, #0
 462              	.LCFI20:
 463              		.cfi_def_cfa_register 7
 464 0006 F860     		str	r0, [r7, #12]
 465 0008 B960     		str	r1, [r7, #8]
 466 000a 7A60     		str	r2, [r7, #4]
 467 000c 3B60     		str	r3, [r7]
 375:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   /* Check the parameters */
 376:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   assert_param(IS_FMC_EXTENDED_MODE(ExtendedMode));
 377:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** 
 378:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   /* Set NORSRAM device timing register for write configuration, if extended mode is used */
 379:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   if (ExtendedMode == FMC_EXTENDED_MODE_ENABLE)
 468              		.loc 1 379 6
 469 000e 3B68     		ldr	r3, [r7]
 470 0010 B3F5804F 		cmp	r3, #16384
 471 0014 1DD1     		bne	.L17
 380:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   {
ARM GAS  /tmp/cciv3jAJ.s 			page 16


 381:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****     /* Check the parameters */
 382:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****     assert_param(IS_FMC_NORSRAM_EXTENDED_DEVICE(Device));
 383:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****     assert_param(IS_FMC_ADDRESS_SETUP_TIME(Timing->AddressSetupTime));
 384:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****     assert_param(IS_FMC_ADDRESS_HOLD_TIME(Timing->AddressHoldTime));
 385:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****     assert_param(IS_FMC_DATASETUP_TIME(Timing->DataSetupTime));
 386:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****     assert_param(IS_FMC_TURNAROUND_TIME(Timing->BusTurnAroundDuration));
 387:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****     assert_param(IS_FMC_ACCESS_MODE(Timing->AccessMode));
 388:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****     assert_param(IS_FMC_NORSRAM_BANK(Bank));
 389:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** 
 390:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****     /* Set NORSRAM device timing register for write configuration, if extended mode is used */
 391:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****     MODIFY_REG(Device->BWTR[Bank], BWTR_CLEAR_MASK, (Timing->AddressSetupTime                      
 472              		.loc 1 391 5
 473 0016 FB68     		ldr	r3, [r7, #12]
 474 0018 7A68     		ldr	r2, [r7, #4]
 475 001a 53F82220 		ldr	r2, [r3, r2, lsl #2]
 476 001e 134B     		ldr	r3, .L20
 477 0020 1340     		ands	r3, r3, r2
 478 0022 BA68     		ldr	r2, [r7, #8]
 479 0024 1168     		ldr	r1, [r2]
 480 0026 BA68     		ldr	r2, [r7, #8]
 481 0028 5268     		ldr	r2, [r2, #4]
 482 002a 1201     		lsls	r2, r2, #4
 483 002c 1143     		orrs	r1, r1, r2
 484 002e BA68     		ldr	r2, [r7, #8]
 485 0030 9268     		ldr	r2, [r2, #8]
 486 0032 1202     		lsls	r2, r2, #8
 487 0034 1143     		orrs	r1, r1, r2
 488 0036 BA68     		ldr	r2, [r7, #8]
 489 0038 9269     		ldr	r2, [r2, #24]
 490 003a 1143     		orrs	r1, r1, r2
 491 003c BA68     		ldr	r2, [r7, #8]
 492 003e D268     		ldr	r2, [r2, #12]
 493 0040 1204     		lsls	r2, r2, #16
 494 0042 0A43     		orrs	r2, r2, r1
 495 0044 43EA0201 		orr	r1, r3, r2
 496 0048 FB68     		ldr	r3, [r7, #12]
 497 004a 7A68     		ldr	r2, [r7, #4]
 498 004c 43F82210 		str	r1, [r3, r2, lsl #2]
 499 0050 05E0     		b	.L18
 500              	.L17:
 392:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****                                                      ((Timing->AddressHoldTime)        << FMC_BWTRx
 393:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****                                                      ((Timing->DataSetupTime)          << FMC_BWTRx
 394:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****                                                      Timing->AccessMode                            
 395:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****                                                      ((Timing->BusTurnAroundDuration)  << FMC_BWTRx
 396:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   }
 397:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   else
 398:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   {
 399:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****     Device->BWTR[Bank] = 0x0FFFFFFFU;
 501              		.loc 1 399 24
 502 0052 FB68     		ldr	r3, [r7, #12]
 503 0054 7A68     		ldr	r2, [r7, #4]
 504 0056 6FF07041 		mvn	r1, #-268435456
 505 005a 43F82210 		str	r1, [r3, r2, lsl #2]
 506              	.L18:
 400:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   }
 401:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** 
 402:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   return HAL_OK;
ARM GAS  /tmp/cciv3jAJ.s 			page 17


 507              		.loc 1 402 10
 508 005e 0023     		movs	r3, #0
 403:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** }
 509              		.loc 1 403 1
 510 0060 1846     		mov	r0, r3
 511 0062 1437     		adds	r7, r7, #20
 512              	.LCFI21:
 513              		.cfi_def_cfa_offset 4
 514 0064 BD46     		mov	sp, r7
 515              	.LCFI22:
 516              		.cfi_def_cfa_register 13
 517              		@ sp needed
 518 0066 5DF8047B 		ldr	r7, [sp], #4
 519              	.LCFI23:
 520              		.cfi_restore 7
 521              		.cfi_def_cfa_offset 0
 522 006a 7047     		bx	lr
 523              	.L21:
 524              		.align	2
 525              	.L20:
 526 006c 0000F0CF 		.word	-806354944
 527              		.cfi_endproc
 528              	.LFE334:
 530              		.section	.text.FMC_NORSRAM_WriteOperation_Enable,"ax",%progbits
 531              		.align	1
 532              		.global	FMC_NORSRAM_WriteOperation_Enable
 533              		.syntax unified
 534              		.thumb
 535              		.thumb_func
 536              		.fpu fpv5-d16
 538              	FMC_NORSRAM_WriteOperation_Enable:
 539              	.LFB335:
 404:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** /**
 405:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   * @}
 406:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   */
 407:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** 
 408:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** /** @addtogroup FMC_LL_NORSRAM_Private_Functions_Group2
 409:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   *  @brief   management functions
 410:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   *
 411:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** @verbatim
 412:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   ==============================================================================
 413:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****                       ##### FMC_NORSRAM Control functions #####
 414:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   ==============================================================================
 415:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   [..]
 416:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****     This subsection provides a set of functions allowing to control dynamically
 417:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****     the FMC NORSRAM interface.
 418:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** 
 419:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** @endverbatim
 420:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   * @{
 421:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   */
 422:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** 
 423:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** /**
 424:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   * @brief  Enables dynamically FMC_NORSRAM write operation.
 425:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   * @param  Device Pointer to NORSRAM device instance
 426:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   * @param  Bank NORSRAM bank number
 427:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   * @retval HAL status
 428:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   */
ARM GAS  /tmp/cciv3jAJ.s 			page 18


 429:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** HAL_StatusTypeDef FMC_NORSRAM_WriteOperation_Enable(FMC_NORSRAM_TypeDef *Device, uint32_t Bank)
 430:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** {
 540              		.loc 1 430 1
 541              		.cfi_startproc
 542              		@ args = 0, pretend = 0, frame = 8
 543              		@ frame_needed = 1, uses_anonymous_args = 0
 544              		@ link register save eliminated.
 545 0000 80B4     		push	{r7}
 546              	.LCFI24:
 547              		.cfi_def_cfa_offset 4
 548              		.cfi_offset 7, -4
 549 0002 83B0     		sub	sp, sp, #12
 550              	.LCFI25:
 551              		.cfi_def_cfa_offset 16
 552 0004 00AF     		add	r7, sp, #0
 553              	.LCFI26:
 554              		.cfi_def_cfa_register 7
 555 0006 7860     		str	r0, [r7, #4]
 556 0008 3960     		str	r1, [r7]
 431:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   /* Check the parameters */
 432:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   assert_param(IS_FMC_NORSRAM_DEVICE(Device));
 433:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   assert_param(IS_FMC_NORSRAM_BANK(Bank));
 434:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** 
 435:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   /* Enable write operation */
 436:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   SET_BIT(Device->BTCR[Bank], FMC_WRITE_OPERATION_ENABLE);
 557              		.loc 1 436 3
 558 000a 7B68     		ldr	r3, [r7, #4]
 559 000c 3A68     		ldr	r2, [r7]
 560 000e 53F82230 		ldr	r3, [r3, r2, lsl #2]
 561 0012 43F48051 		orr	r1, r3, #4096
 562 0016 7B68     		ldr	r3, [r7, #4]
 563 0018 3A68     		ldr	r2, [r7]
 564 001a 43F82210 		str	r1, [r3, r2, lsl #2]
 437:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** 
 438:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   return HAL_OK;
 565              		.loc 1 438 10
 566 001e 0023     		movs	r3, #0
 439:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** }
 567              		.loc 1 439 1
 568 0020 1846     		mov	r0, r3
 569 0022 0C37     		adds	r7, r7, #12
 570              	.LCFI27:
 571              		.cfi_def_cfa_offset 4
 572 0024 BD46     		mov	sp, r7
 573              	.LCFI28:
 574              		.cfi_def_cfa_register 13
 575              		@ sp needed
 576 0026 5DF8047B 		ldr	r7, [sp], #4
 577              	.LCFI29:
 578              		.cfi_restore 7
 579              		.cfi_def_cfa_offset 0
 580 002a 7047     		bx	lr
 581              		.cfi_endproc
 582              	.LFE335:
 584              		.section	.text.FMC_NORSRAM_WriteOperation_Disable,"ax",%progbits
 585              		.align	1
 586              		.global	FMC_NORSRAM_WriteOperation_Disable
ARM GAS  /tmp/cciv3jAJ.s 			page 19


 587              		.syntax unified
 588              		.thumb
 589              		.thumb_func
 590              		.fpu fpv5-d16
 592              	FMC_NORSRAM_WriteOperation_Disable:
 593              	.LFB336:
 440:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** 
 441:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** /**
 442:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   * @brief  Disables dynamically FMC_NORSRAM write operation.
 443:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   * @param  Device Pointer to NORSRAM device instance
 444:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   * @param  Bank NORSRAM bank number
 445:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   * @retval HAL status
 446:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   */
 447:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** HAL_StatusTypeDef FMC_NORSRAM_WriteOperation_Disable(FMC_NORSRAM_TypeDef *Device, uint32_t Bank)
 448:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** {
 594              		.loc 1 448 1
 595              		.cfi_startproc
 596              		@ args = 0, pretend = 0, frame = 8
 597              		@ frame_needed = 1, uses_anonymous_args = 0
 598              		@ link register save eliminated.
 599 0000 80B4     		push	{r7}
 600              	.LCFI30:
 601              		.cfi_def_cfa_offset 4
 602              		.cfi_offset 7, -4
 603 0002 83B0     		sub	sp, sp, #12
 604              	.LCFI31:
 605              		.cfi_def_cfa_offset 16
 606 0004 00AF     		add	r7, sp, #0
 607              	.LCFI32:
 608              		.cfi_def_cfa_register 7
 609 0006 7860     		str	r0, [r7, #4]
 610 0008 3960     		str	r1, [r7]
 449:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   /* Check the parameters */
 450:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   assert_param(IS_FMC_NORSRAM_DEVICE(Device));
 451:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   assert_param(IS_FMC_NORSRAM_BANK(Bank));
 452:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** 
 453:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   /* Disable write operation */
 454:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   CLEAR_BIT(Device->BTCR[Bank], FMC_WRITE_OPERATION_ENABLE);
 611              		.loc 1 454 3
 612 000a 7B68     		ldr	r3, [r7, #4]
 613 000c 3A68     		ldr	r2, [r7]
 614 000e 53F82230 		ldr	r3, [r3, r2, lsl #2]
 615 0012 23F48051 		bic	r1, r3, #4096
 616 0016 7B68     		ldr	r3, [r7, #4]
 617 0018 3A68     		ldr	r2, [r7]
 618 001a 43F82210 		str	r1, [r3, r2, lsl #2]
 455:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** 
 456:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   return HAL_OK;
 619              		.loc 1 456 10
 620 001e 0023     		movs	r3, #0
 457:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** }
 621              		.loc 1 457 1
 622 0020 1846     		mov	r0, r3
 623 0022 0C37     		adds	r7, r7, #12
 624              	.LCFI33:
 625              		.cfi_def_cfa_offset 4
 626 0024 BD46     		mov	sp, r7
ARM GAS  /tmp/cciv3jAJ.s 			page 20


 627              	.LCFI34:
 628              		.cfi_def_cfa_register 13
 629              		@ sp needed
 630 0026 5DF8047B 		ldr	r7, [sp], #4
 631              	.LCFI35:
 632              		.cfi_restore 7
 633              		.cfi_def_cfa_offset 0
 634 002a 7047     		bx	lr
 635              		.cfi_endproc
 636              	.LFE336:
 638              		.section	.text.FMC_NAND_Init,"ax",%progbits
 639              		.align	1
 640              		.global	FMC_NAND_Init
 641              		.syntax unified
 642              		.thumb
 643              		.thumb_func
 644              		.fpu fpv5-d16
 646              	FMC_NAND_Init:
 647              	.LFB337:
 458:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** 
 459:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** /**
 460:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   * @}
 461:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   */
 462:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** 
 463:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** /**
 464:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   * @}
 465:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   */
 466:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** 
 467:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** 
 468:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** /** @defgroup FMC_LL_Exported_Functions_NAND FMC Low Layer NAND Exported Functions
 469:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   * @brief    NAND Controller functions
 470:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   *
 471:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   @verbatim
 472:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   ==============================================================================
 473:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****                     ##### How to use NAND device driver #####
 474:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   ==============================================================================
 475:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   [..]
 476:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****     This driver contains a set of APIs to interface with the FMC NAND banks in order
 477:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****     to run the NAND external devices.
 478:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** 
 479:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****     (+) FMC NAND bank reset using the function FMC_NAND_DeInit()
 480:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****     (+) FMC NAND bank control configuration using the function FMC_NAND_Init()
 481:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****     (+) FMC NAND bank common space timing configuration using the function
 482:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****         FMC_NAND_CommonSpace_Timing_Init()
 483:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****     (+) FMC NAND bank attribute space timing configuration using the function
 484:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****         FMC_NAND_AttributeSpace_Timing_Init()
 485:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****     (+) FMC NAND bank enable/disable ECC correction feature using the functions
 486:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****         FMC_NAND_ECC_Enable()/FMC_NAND_ECC_Disable()
 487:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****     (+) FMC NAND bank get ECC correction code using the function FMC_NAND_GetECC()
 488:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** 
 489:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** @endverbatim
 490:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   * @{
 491:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   */
 492:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** 
 493:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** /** @defgroup FMC_LL_NAND_Exported_Functions_Group1 Initialization and de-initialization functions
 494:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   *  @brief    Initialization and Configuration functions
 495:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   *
ARM GAS  /tmp/cciv3jAJ.s 			page 21


 496:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** @verbatim
 497:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   ==============================================================================
 498:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****               ##### Initialization and de_initialization functions #####
 499:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   ==============================================================================
 500:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   [..]
 501:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****     This section provides functions allowing to:
 502:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****     (+) Initialize and configure the FMC NAND interface
 503:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****     (+) De-initialize the FMC NAND interface
 504:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****     (+) Configure the FMC clock and associated GPIOs
 505:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** 
 506:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** @endverbatim
 507:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   * @{
 508:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   */
 509:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** 
 510:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** /**
 511:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   * @brief  Initializes the FMC_NAND device according to the specified
 512:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   *         control parameters in the FMC_NAND_HandleTypeDef
 513:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   * @param  Device Pointer to NAND device instance
 514:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   * @param  Init Pointer to NAND Initialization structure
 515:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   * @retval HAL status
 516:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   */
 517:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** HAL_StatusTypeDef FMC_NAND_Init(FMC_NAND_TypeDef *Device, FMC_NAND_InitTypeDef *Init)
 518:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** {
 648              		.loc 1 518 1
 649              		.cfi_startproc
 650              		@ args = 0, pretend = 0, frame = 8
 651              		@ frame_needed = 1, uses_anonymous_args = 0
 652              		@ link register save eliminated.
 653 0000 80B4     		push	{r7}
 654              	.LCFI36:
 655              		.cfi_def_cfa_offset 4
 656              		.cfi_offset 7, -4
 657 0002 83B0     		sub	sp, sp, #12
 658              	.LCFI37:
 659              		.cfi_def_cfa_offset 16
 660 0004 00AF     		add	r7, sp, #0
 661              	.LCFI38:
 662              		.cfi_def_cfa_register 7
 663 0006 7860     		str	r0, [r7, #4]
 664 0008 3960     		str	r1, [r7]
 519:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   /* Check the parameters */
 520:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   assert_param(IS_FMC_NAND_DEVICE(Device));
 521:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   assert_param(IS_FMC_NAND_BANK(Init->NandBank));
 522:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   assert_param(IS_FMC_WAIT_FEATURE(Init->Waitfeature));
 523:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   assert_param(IS_FMC_NAND_MEMORY_WIDTH(Init->MemoryDataWidth));
 524:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   assert_param(IS_FMC_ECC_STATE(Init->EccComputation));
 525:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   assert_param(IS_FMC_ECCPAGE_SIZE(Init->ECCPageSize));
 526:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   assert_param(IS_FMC_TCLR_TIME(Init->TCLRSetupTime));
 527:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   assert_param(IS_FMC_TAR_TIME(Init->TARSetupTime));
 528:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** 
 529:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   /* NAND bank 3 registers configuration */
 530:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   MODIFY_REG(Device->PCR, PCR_CLEAR_MASK, (Init->Waitfeature                            |
 665              		.loc 1 530 3
 666 000a 7B68     		ldr	r3, [r7, #4]
 667 000c 1A68     		ldr	r2, [r3]
 668 000e 104B     		ldr	r3, .L28
 669 0010 1340     		ands	r3, r3, r2
ARM GAS  /tmp/cciv3jAJ.s 			page 22


 670 0012 3A68     		ldr	r2, [r7]
 671 0014 5168     		ldr	r1, [r2, #4]
 672 0016 3A68     		ldr	r2, [r7]
 673 0018 9268     		ldr	r2, [r2, #8]
 674 001a 1143     		orrs	r1, r1, r2
 675 001c 3A68     		ldr	r2, [r7]
 676 001e D268     		ldr	r2, [r2, #12]
 677 0020 1143     		orrs	r1, r1, r2
 678 0022 3A68     		ldr	r2, [r7]
 679 0024 1269     		ldr	r2, [r2, #16]
 680 0026 1143     		orrs	r1, r1, r2
 681 0028 3A68     		ldr	r2, [r7]
 682 002a 5269     		ldr	r2, [r2, #20]
 683 002c 5202     		lsls	r2, r2, #9
 684 002e 1143     		orrs	r1, r1, r2
 685 0030 3A68     		ldr	r2, [r7]
 686 0032 9269     		ldr	r2, [r2, #24]
 687 0034 5203     		lsls	r2, r2, #13
 688 0036 0A43     		orrs	r2, r2, r1
 689 0038 1343     		orrs	r3, r3, r2
 690 003a 43F00802 		orr	r2, r3, #8
 691 003e 7B68     		ldr	r3, [r7, #4]
 692 0040 1A60     		str	r2, [r3]
 531:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****                                            FMC_PCR_MEMORY_TYPE_NAND                     |
 532:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****                                            Init->MemoryDataWidth                        |
 533:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****                                            Init->EccComputation                         |
 534:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****                                            Init->ECCPageSize                            |
 535:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****                                            ((Init->TCLRSetupTime) << FMC_PCR_TCLR_Pos)  |
 536:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****                                            ((Init->TARSetupTime)  << FMC_PCR_TAR_Pos)));
 537:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** 
 538:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   return HAL_OK;
 693              		.loc 1 538 10
 694 0042 0023     		movs	r3, #0
 539:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** }
 695              		.loc 1 539 1
 696 0044 1846     		mov	r0, r3
 697 0046 0C37     		adds	r7, r7, #12
 698              	.LCFI39:
 699              		.cfi_def_cfa_offset 4
 700 0048 BD46     		mov	sp, r7
 701              	.LCFI40:
 702              		.cfi_def_cfa_register 13
 703              		@ sp needed
 704 004a 5DF8047B 		ldr	r7, [sp], #4
 705              	.LCFI41:
 706              		.cfi_restore 7
 707              		.cfi_def_cfa_offset 0
 708 004e 7047     		bx	lr
 709              	.L29:
 710              		.align	2
 711              	.L28:
 712 0050 8901F0FF 		.word	-1048183
 713              		.cfi_endproc
 714              	.LFE337:
 716              		.section	.text.FMC_NAND_CommonSpace_Timing_Init,"ax",%progbits
 717              		.align	1
 718              		.global	FMC_NAND_CommonSpace_Timing_Init
ARM GAS  /tmp/cciv3jAJ.s 			page 23


 719              		.syntax unified
 720              		.thumb
 721              		.thumb_func
 722              		.fpu fpv5-d16
 724              	FMC_NAND_CommonSpace_Timing_Init:
 725              	.LFB338:
 540:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** 
 541:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** /**
 542:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   * @brief  Initializes the FMC_NAND Common space Timing according to the specified
 543:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   *         parameters in the FMC_NAND_PCC_TimingTypeDef
 544:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   * @param  Device Pointer to NAND device instance
 545:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   * @param  Timing Pointer to NAND timing structure
 546:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   * @param  Bank NAND bank number
 547:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   * @retval HAL status
 548:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   */
 549:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** HAL_StatusTypeDef FMC_NAND_CommonSpace_Timing_Init(FMC_NAND_TypeDef *Device,
 550:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****                                                    FMC_NAND_PCC_TimingTypeDef *Timing, uint32_t Ban
 551:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** {
 726              		.loc 1 551 1
 727              		.cfi_startproc
 728              		@ args = 0, pretend = 0, frame = 16
 729              		@ frame_needed = 1, uses_anonymous_args = 0
 730              		@ link register save eliminated.
 731 0000 80B4     		push	{r7}
 732              	.LCFI42:
 733              		.cfi_def_cfa_offset 4
 734              		.cfi_offset 7, -4
 735 0002 85B0     		sub	sp, sp, #20
 736              	.LCFI43:
 737              		.cfi_def_cfa_offset 24
 738 0004 00AF     		add	r7, sp, #0
 739              	.LCFI44:
 740              		.cfi_def_cfa_register 7
 741 0006 F860     		str	r0, [r7, #12]
 742 0008 B960     		str	r1, [r7, #8]
 743 000a 7A60     		str	r2, [r7, #4]
 552:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   /* Check the parameters */
 553:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   assert_param(IS_FMC_NAND_DEVICE(Device));
 554:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   assert_param(IS_FMC_SETUP_TIME(Timing->SetupTime));
 555:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   assert_param(IS_FMC_WAIT_TIME(Timing->WaitSetupTime));
 556:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   assert_param(IS_FMC_HOLD_TIME(Timing->HoldSetupTime));
 557:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   assert_param(IS_FMC_HIZ_TIME(Timing->HiZSetupTime));
 558:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   assert_param(IS_FMC_NAND_BANK(Bank));
 559:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** 
 560:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   /* Prevent unused argument(s) compilation warning if no assert_param check */
 561:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   UNUSED(Bank);
 562:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** 
 563:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   /* NAND bank 3 registers configuration */
 564:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   MODIFY_REG(Device->PMEM, PMEM_CLEAR_MASK, (Timing->SetupTime                                 |
 744              		.loc 1 564 3
 745 000c FB68     		ldr	r3, [r7, #12]
 746 000e 9B68     		ldr	r3, [r3, #8]
 747 0010 BB68     		ldr	r3, [r7, #8]
 748 0012 1A68     		ldr	r2, [r3]
 749 0014 BB68     		ldr	r3, [r7, #8]
 750 0016 5B68     		ldr	r3, [r3, #4]
 751 0018 1B02     		lsls	r3, r3, #8
ARM GAS  /tmp/cciv3jAJ.s 			page 24


 752 001a 1A43     		orrs	r2, r2, r3
 753 001c BB68     		ldr	r3, [r7, #8]
 754 001e 9B68     		ldr	r3, [r3, #8]
 755 0020 1B04     		lsls	r3, r3, #16
 756 0022 1A43     		orrs	r2, r2, r3
 757 0024 BB68     		ldr	r3, [r7, #8]
 758 0026 DB68     		ldr	r3, [r3, #12]
 759 0028 1B06     		lsls	r3, r3, #24
 760 002a 1A43     		orrs	r2, r2, r3
 761 002c FB68     		ldr	r3, [r7, #12]
 762 002e 9A60     		str	r2, [r3, #8]
 565:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****                                              ((Timing->WaitSetupTime) << FMC_PMEM_MEMWAIT_Pos) |
 566:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****                                              ((Timing->HoldSetupTime) << FMC_PMEM_MEMHOLD_Pos) |
 567:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****                                              ((Timing->HiZSetupTime)  << FMC_PMEM_MEMHIZ_Pos)));
 568:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** 
 569:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   return HAL_OK;
 763              		.loc 1 569 10
 764 0030 0023     		movs	r3, #0
 570:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** }
 765              		.loc 1 570 1
 766 0032 1846     		mov	r0, r3
 767 0034 1437     		adds	r7, r7, #20
 768              	.LCFI45:
 769              		.cfi_def_cfa_offset 4
 770 0036 BD46     		mov	sp, r7
 771              	.LCFI46:
 772              		.cfi_def_cfa_register 13
 773              		@ sp needed
 774 0038 5DF8047B 		ldr	r7, [sp], #4
 775              	.LCFI47:
 776              		.cfi_restore 7
 777              		.cfi_def_cfa_offset 0
 778 003c 7047     		bx	lr
 779              		.cfi_endproc
 780              	.LFE338:
 782              		.section	.text.FMC_NAND_AttributeSpace_Timing_Init,"ax",%progbits
 783              		.align	1
 784              		.global	FMC_NAND_AttributeSpace_Timing_Init
 785              		.syntax unified
 786              		.thumb
 787              		.thumb_func
 788              		.fpu fpv5-d16
 790              	FMC_NAND_AttributeSpace_Timing_Init:
 791              	.LFB339:
 571:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** 
 572:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** /**
 573:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   * @brief  Initializes the FMC_NAND Attribute space Timing according to the specified
 574:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   *         parameters in the FMC_NAND_PCC_TimingTypeDef
 575:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   * @param  Device Pointer to NAND device instance
 576:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   * @param  Timing Pointer to NAND timing structure
 577:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   * @param  Bank NAND bank number
 578:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   * @retval HAL status
 579:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   */
 580:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** HAL_StatusTypeDef FMC_NAND_AttributeSpace_Timing_Init(FMC_NAND_TypeDef *Device,
 581:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****                                                       FMC_NAND_PCC_TimingTypeDef *Timing, uint32_t 
 582:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** {
 792              		.loc 1 582 1
ARM GAS  /tmp/cciv3jAJ.s 			page 25


 793              		.cfi_startproc
 794              		@ args = 0, pretend = 0, frame = 16
 795              		@ frame_needed = 1, uses_anonymous_args = 0
 796              		@ link register save eliminated.
 797 0000 80B4     		push	{r7}
 798              	.LCFI48:
 799              		.cfi_def_cfa_offset 4
 800              		.cfi_offset 7, -4
 801 0002 85B0     		sub	sp, sp, #20
 802              	.LCFI49:
 803              		.cfi_def_cfa_offset 24
 804 0004 00AF     		add	r7, sp, #0
 805              	.LCFI50:
 806              		.cfi_def_cfa_register 7
 807 0006 F860     		str	r0, [r7, #12]
 808 0008 B960     		str	r1, [r7, #8]
 809 000a 7A60     		str	r2, [r7, #4]
 583:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   /* Check the parameters */
 584:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   assert_param(IS_FMC_NAND_DEVICE(Device));
 585:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   assert_param(IS_FMC_SETUP_TIME(Timing->SetupTime));
 586:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   assert_param(IS_FMC_WAIT_TIME(Timing->WaitSetupTime));
 587:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   assert_param(IS_FMC_HOLD_TIME(Timing->HoldSetupTime));
 588:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   assert_param(IS_FMC_HIZ_TIME(Timing->HiZSetupTime));
 589:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   assert_param(IS_FMC_NAND_BANK(Bank));
 590:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** 
 591:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   /* Prevent unused argument(s) compilation warning if no assert_param check */
 592:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   UNUSED(Bank);
 593:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** 
 594:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   /* NAND bank 3 registers configuration */
 595:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   MODIFY_REG(Device->PATT, PATT_CLEAR_MASK, (Timing->SetupTime                                 |
 810              		.loc 1 595 3
 811 000c FB68     		ldr	r3, [r7, #12]
 812 000e DB68     		ldr	r3, [r3, #12]
 813 0010 BB68     		ldr	r3, [r7, #8]
 814 0012 1A68     		ldr	r2, [r3]
 815 0014 BB68     		ldr	r3, [r7, #8]
 816 0016 5B68     		ldr	r3, [r3, #4]
 817 0018 1B02     		lsls	r3, r3, #8
 818 001a 1A43     		orrs	r2, r2, r3
 819 001c BB68     		ldr	r3, [r7, #8]
 820 001e 9B68     		ldr	r3, [r3, #8]
 821 0020 1B04     		lsls	r3, r3, #16
 822 0022 1A43     		orrs	r2, r2, r3
 823 0024 BB68     		ldr	r3, [r7, #8]
 824 0026 DB68     		ldr	r3, [r3, #12]
 825 0028 1B06     		lsls	r3, r3, #24
 826 002a 1A43     		orrs	r2, r2, r3
 827 002c FB68     		ldr	r3, [r7, #12]
 828 002e DA60     		str	r2, [r3, #12]
 596:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****                                              ((Timing->WaitSetupTime) << FMC_PATT_ATTWAIT_Pos) |
 597:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****                                              ((Timing->HoldSetupTime) << FMC_PATT_ATTHOLD_Pos) |
 598:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****                                              ((Timing->HiZSetupTime)  << FMC_PATT_ATTHIZ_Pos)));
 599:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** 
 600:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   return HAL_OK;
 829              		.loc 1 600 10
 830 0030 0023     		movs	r3, #0
 601:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** }
ARM GAS  /tmp/cciv3jAJ.s 			page 26


 831              		.loc 1 601 1
 832 0032 1846     		mov	r0, r3
 833 0034 1437     		adds	r7, r7, #20
 834              	.LCFI51:
 835              		.cfi_def_cfa_offset 4
 836 0036 BD46     		mov	sp, r7
 837              	.LCFI52:
 838              		.cfi_def_cfa_register 13
 839              		@ sp needed
 840 0038 5DF8047B 		ldr	r7, [sp], #4
 841              	.LCFI53:
 842              		.cfi_restore 7
 843              		.cfi_def_cfa_offset 0
 844 003c 7047     		bx	lr
 845              		.cfi_endproc
 846              	.LFE339:
 848              		.section	.text.FMC_NAND_DeInit,"ax",%progbits
 849              		.align	1
 850              		.global	FMC_NAND_DeInit
 851              		.syntax unified
 852              		.thumb
 853              		.thumb_func
 854              		.fpu fpv5-d16
 856              	FMC_NAND_DeInit:
 857              	.LFB340:
 602:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** 
 603:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** /**
 604:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   * @brief  DeInitializes the FMC_NAND device
 605:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   * @param  Device Pointer to NAND device instance
 606:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   * @param  Bank NAND bank number
 607:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   * @retval HAL status
 608:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   */
 609:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** HAL_StatusTypeDef FMC_NAND_DeInit(FMC_NAND_TypeDef *Device, uint32_t Bank)
 610:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** {
 858              		.loc 1 610 1
 859              		.cfi_startproc
 860              		@ args = 0, pretend = 0, frame = 8
 861              		@ frame_needed = 1, uses_anonymous_args = 0
 862              		@ link register save eliminated.
 863 0000 80B4     		push	{r7}
 864              	.LCFI54:
 865              		.cfi_def_cfa_offset 4
 866              		.cfi_offset 7, -4
 867 0002 83B0     		sub	sp, sp, #12
 868              	.LCFI55:
 869              		.cfi_def_cfa_offset 16
 870 0004 00AF     		add	r7, sp, #0
 871              	.LCFI56:
 872              		.cfi_def_cfa_register 7
 873 0006 7860     		str	r0, [r7, #4]
 874 0008 3960     		str	r1, [r7]
 611:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   /* Check the parameters */
 612:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   assert_param(IS_FMC_NAND_DEVICE(Device));
 613:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   assert_param(IS_FMC_NAND_BANK(Bank));
 614:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** 
 615:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   /* Disable the NAND Bank */
 616:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   __FMC_NAND_DISABLE(Device, Bank);
ARM GAS  /tmp/cciv3jAJ.s 			page 27


 875              		.loc 1 616 3
 876 000a 7B68     		ldr	r3, [r7, #4]
 877 000c 1B68     		ldr	r3, [r3]
 878 000e 23F00402 		bic	r2, r3, #4
 879 0012 7B68     		ldr	r3, [r7, #4]
 880 0014 1A60     		str	r2, [r3]
 617:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** 
 618:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   /* De-initialize the NAND Bank */
 619:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   /* Prevent unused argument(s) compilation warning if no assert_param check */
 620:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   UNUSED(Bank);
 621:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** 
 622:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   /* Set the FMC_NAND_BANK3 registers to their reset values */
 623:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   WRITE_REG(Device->PCR,  0x00000018U);
 881              		.loc 1 623 3
 882 0016 7B68     		ldr	r3, [r7, #4]
 883 0018 1822     		movs	r2, #24
 884 001a 1A60     		str	r2, [r3]
 624:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   WRITE_REG(Device->SR,   0x00000040U);
 885              		.loc 1 624 3
 886 001c 7B68     		ldr	r3, [r7, #4]
 887 001e 4022     		movs	r2, #64
 888 0020 5A60     		str	r2, [r3, #4]
 625:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   WRITE_REG(Device->PMEM, 0xFCFCFCFCU);
 889              		.loc 1 625 3
 890 0022 7B68     		ldr	r3, [r7, #4]
 891 0024 4FF0FC32 		mov	r2, #-50529028
 892 0028 9A60     		str	r2, [r3, #8]
 626:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   WRITE_REG(Device->PATT, 0xFCFCFCFCU);
 893              		.loc 1 626 3
 894 002a 7B68     		ldr	r3, [r7, #4]
 895 002c 4FF0FC32 		mov	r2, #-50529028
 896 0030 DA60     		str	r2, [r3, #12]
 627:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** 
 628:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   return HAL_OK;
 897              		.loc 1 628 10
 898 0032 0023     		movs	r3, #0
 629:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** }
 899              		.loc 1 629 1
 900 0034 1846     		mov	r0, r3
 901 0036 0C37     		adds	r7, r7, #12
 902              	.LCFI57:
 903              		.cfi_def_cfa_offset 4
 904 0038 BD46     		mov	sp, r7
 905              	.LCFI58:
 906              		.cfi_def_cfa_register 13
 907              		@ sp needed
 908 003a 5DF8047B 		ldr	r7, [sp], #4
 909              	.LCFI59:
 910              		.cfi_restore 7
 911              		.cfi_def_cfa_offset 0
 912 003e 7047     		bx	lr
 913              		.cfi_endproc
 914              	.LFE340:
 916              		.section	.text.FMC_NAND_ECC_Enable,"ax",%progbits
 917              		.align	1
 918              		.global	FMC_NAND_ECC_Enable
 919              		.syntax unified
ARM GAS  /tmp/cciv3jAJ.s 			page 28


 920              		.thumb
 921              		.thumb_func
 922              		.fpu fpv5-d16
 924              	FMC_NAND_ECC_Enable:
 925              	.LFB341:
 630:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** 
 631:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** /**
 632:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   * @}
 633:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   */
 634:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** 
 635:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** /** @defgroup HAL_FMC_NAND_Group2 Peripheral Control functions
 636:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   *  @brief   management functions
 637:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   *
 638:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** @verbatim
 639:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   ==============================================================================
 640:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****                        ##### FMC_NAND Control functions #####
 641:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   ==============================================================================
 642:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   [..]
 643:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****     This subsection provides a set of functions allowing to control dynamically
 644:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****     the FMC NAND interface.
 645:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** 
 646:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** @endverbatim
 647:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   * @{
 648:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   */
 649:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** 
 650:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** 
 651:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** /**
 652:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   * @brief  Enables dynamically FMC_NAND ECC feature.
 653:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   * @param  Device Pointer to NAND device instance
 654:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   * @param  Bank NAND bank number
 655:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   * @retval HAL status
 656:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   */
 657:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** HAL_StatusTypeDef FMC_NAND_ECC_Enable(FMC_NAND_TypeDef *Device, uint32_t Bank)
 658:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** {
 926              		.loc 1 658 1
 927              		.cfi_startproc
 928              		@ args = 0, pretend = 0, frame = 8
 929              		@ frame_needed = 1, uses_anonymous_args = 0
 930              		@ link register save eliminated.
 931 0000 80B4     		push	{r7}
 932              	.LCFI60:
 933              		.cfi_def_cfa_offset 4
 934              		.cfi_offset 7, -4
 935 0002 83B0     		sub	sp, sp, #12
 936              	.LCFI61:
 937              		.cfi_def_cfa_offset 16
 938 0004 00AF     		add	r7, sp, #0
 939              	.LCFI62:
 940              		.cfi_def_cfa_register 7
 941 0006 7860     		str	r0, [r7, #4]
 942 0008 3960     		str	r1, [r7]
 659:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   /* Check the parameters */
 660:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   assert_param(IS_FMC_NAND_DEVICE(Device));
 661:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   assert_param(IS_FMC_NAND_BANK(Bank));
 662:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** 
 663:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   /* Enable ECC feature */
 664:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   /* Prevent unused argument(s) compilation warning if no assert_param check */
ARM GAS  /tmp/cciv3jAJ.s 			page 29


 665:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   UNUSED(Bank);
 666:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** 
 667:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   SET_BIT(Device->PCR, FMC_PCR_ECCEN);
 943              		.loc 1 667 3
 944 000a 7B68     		ldr	r3, [r7, #4]
 945 000c 1B68     		ldr	r3, [r3]
 946 000e 43F04002 		orr	r2, r3, #64
 947 0012 7B68     		ldr	r3, [r7, #4]
 948 0014 1A60     		str	r2, [r3]
 668:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** 
 669:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   return HAL_OK;
 949              		.loc 1 669 10
 950 0016 0023     		movs	r3, #0
 670:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** }
 951              		.loc 1 670 1
 952 0018 1846     		mov	r0, r3
 953 001a 0C37     		adds	r7, r7, #12
 954              	.LCFI63:
 955              		.cfi_def_cfa_offset 4
 956 001c BD46     		mov	sp, r7
 957              	.LCFI64:
 958              		.cfi_def_cfa_register 13
 959              		@ sp needed
 960 001e 5DF8047B 		ldr	r7, [sp], #4
 961              	.LCFI65:
 962              		.cfi_restore 7
 963              		.cfi_def_cfa_offset 0
 964 0022 7047     		bx	lr
 965              		.cfi_endproc
 966              	.LFE341:
 968              		.section	.text.FMC_NAND_ECC_Disable,"ax",%progbits
 969              		.align	1
 970              		.global	FMC_NAND_ECC_Disable
 971              		.syntax unified
 972              		.thumb
 973              		.thumb_func
 974              		.fpu fpv5-d16
 976              	FMC_NAND_ECC_Disable:
 977              	.LFB342:
 671:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** 
 672:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** 
 673:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** /**
 674:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   * @brief  Disables dynamically FMC_NAND ECC feature.
 675:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   * @param  Device Pointer to NAND device instance
 676:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   * @param  Bank NAND bank number
 677:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   * @retval HAL status
 678:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   */
 679:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** HAL_StatusTypeDef FMC_NAND_ECC_Disable(FMC_NAND_TypeDef *Device, uint32_t Bank)
 680:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** {
 978              		.loc 1 680 1
 979              		.cfi_startproc
 980              		@ args = 0, pretend = 0, frame = 8
 981              		@ frame_needed = 1, uses_anonymous_args = 0
 982              		@ link register save eliminated.
 983 0000 80B4     		push	{r7}
 984              	.LCFI66:
 985              		.cfi_def_cfa_offset 4
ARM GAS  /tmp/cciv3jAJ.s 			page 30


 986              		.cfi_offset 7, -4
 987 0002 83B0     		sub	sp, sp, #12
 988              	.LCFI67:
 989              		.cfi_def_cfa_offset 16
 990 0004 00AF     		add	r7, sp, #0
 991              	.LCFI68:
 992              		.cfi_def_cfa_register 7
 993 0006 7860     		str	r0, [r7, #4]
 994 0008 3960     		str	r1, [r7]
 681:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   /* Check the parameters */
 682:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   assert_param(IS_FMC_NAND_DEVICE(Device));
 683:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   assert_param(IS_FMC_NAND_BANK(Bank));
 684:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** 
 685:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   /* Disable ECC feature */
 686:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   /* Prevent unused argument(s) compilation warning if no assert_param check */
 687:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   UNUSED(Bank);
 688:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** 
 689:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   CLEAR_BIT(Device->PCR, FMC_PCR_ECCEN);
 995              		.loc 1 689 3
 996 000a 7B68     		ldr	r3, [r7, #4]
 997 000c 1B68     		ldr	r3, [r3]
 998 000e 23F04002 		bic	r2, r3, #64
 999 0012 7B68     		ldr	r3, [r7, #4]
 1000 0014 1A60     		str	r2, [r3]
 690:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** 
 691:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   return HAL_OK;
 1001              		.loc 1 691 10
 1002 0016 0023     		movs	r3, #0
 692:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** }
 1003              		.loc 1 692 1
 1004 0018 1846     		mov	r0, r3
 1005 001a 0C37     		adds	r7, r7, #12
 1006              	.LCFI69:
 1007              		.cfi_def_cfa_offset 4
 1008 001c BD46     		mov	sp, r7
 1009              	.LCFI70:
 1010              		.cfi_def_cfa_register 13
 1011              		@ sp needed
 1012 001e 5DF8047B 		ldr	r7, [sp], #4
 1013              	.LCFI71:
 1014              		.cfi_restore 7
 1015              		.cfi_def_cfa_offset 0
 1016 0022 7047     		bx	lr
 1017              		.cfi_endproc
 1018              	.LFE342:
 1020              		.section	.text.FMC_NAND_GetECC,"ax",%progbits
 1021              		.align	1
 1022              		.global	FMC_NAND_GetECC
 1023              		.syntax unified
 1024              		.thumb
 1025              		.thumb_func
 1026              		.fpu fpv5-d16
 1028              	FMC_NAND_GetECC:
 1029              	.LFB343:
 693:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** 
 694:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** /**
 695:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   * @brief  Disables dynamically FMC_NAND ECC feature.
ARM GAS  /tmp/cciv3jAJ.s 			page 31


 696:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   * @param  Device Pointer to NAND device instance
 697:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   * @param  ECCval Pointer to ECC value
 698:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   * @param  Bank NAND bank number
 699:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   * @param  Timeout Timeout wait value
 700:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   * @retval HAL status
 701:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   */
 702:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** HAL_StatusTypeDef FMC_NAND_GetECC(FMC_NAND_TypeDef *Device, uint32_t *ECCval, uint32_t Bank,
 703:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****                                   uint32_t Timeout)
 704:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** {
 1030              		.loc 1 704 1
 1031              		.cfi_startproc
 1032              		@ args = 0, pretend = 0, frame = 24
 1033              		@ frame_needed = 1, uses_anonymous_args = 0
 1034 0000 80B5     		push	{r7, lr}
 1035              	.LCFI72:
 1036              		.cfi_def_cfa_offset 8
 1037              		.cfi_offset 7, -8
 1038              		.cfi_offset 14, -4
 1039 0002 86B0     		sub	sp, sp, #24
 1040              	.LCFI73:
 1041              		.cfi_def_cfa_offset 32
 1042 0004 00AF     		add	r7, sp, #0
 1043              	.LCFI74:
 1044              		.cfi_def_cfa_register 7
 1045 0006 F860     		str	r0, [r7, #12]
 1046 0008 B960     		str	r1, [r7, #8]
 1047 000a 7A60     		str	r2, [r7, #4]
 1048 000c 3B60     		str	r3, [r7]
 705:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   uint32_t tickstart;
 706:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** 
 707:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   /* Check the parameters */
 708:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   assert_param(IS_FMC_NAND_DEVICE(Device));
 709:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   assert_param(IS_FMC_NAND_BANK(Bank));
 710:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** 
 711:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   /* Get tick */
 712:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   tickstart = HAL_GetTick();
 1049              		.loc 1 712 15
 1050 000e FFF7FEFF 		bl	HAL_GetTick
 1051 0012 7861     		str	r0, [r7, #20]
 713:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** 
 714:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   /* Wait until FIFO is empty */
 715:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   while (__FMC_NAND_GET_FLAG(Device, Bank, FMC_FLAG_FEMPT) == RESET)
 1052              		.loc 1 715 9
 1053 0014 10E0     		b	.L41
 1054              	.L44:
 716:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   {
 717:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****     /* Check for the Timeout */
 718:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****     if (Timeout != HAL_MAX_DELAY)
 1055              		.loc 1 718 8
 1056 0016 3B68     		ldr	r3, [r7]
 1057 0018 B3F1FF3F 		cmp	r3, #-1
 1058 001c 0CD0     		beq	.L41
 719:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****     {
 720:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****       if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 1059              		.loc 1 720 13
 1060 001e FFF7FEFF 		bl	HAL_GetTick
 1061 0022 0246     		mov	r2, r0
ARM GAS  /tmp/cciv3jAJ.s 			page 32


 1062              		.loc 1 720 27
 1063 0024 7B69     		ldr	r3, [r7, #20]
 1064 0026 D31A     		subs	r3, r2, r3
 1065              		.loc 1 720 10
 1066 0028 3A68     		ldr	r2, [r7]
 1067 002a 9A42     		cmp	r2, r3
 1068 002c 02D3     		bcc	.L42
 1069              		.loc 1 720 51 discriminator 1
 1070 002e 3B68     		ldr	r3, [r7]
 1071 0030 002B     		cmp	r3, #0
 1072 0032 01D1     		bne	.L41
 1073              	.L42:
 721:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****       {
 722:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****         return HAL_TIMEOUT;
 1074              		.loc 1 722 16
 1075 0034 0323     		movs	r3, #3
 1076 0036 0AE0     		b	.L43
 1077              	.L41:
 715:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   {
 1078              		.loc 1 715 10
 1079 0038 FB68     		ldr	r3, [r7, #12]
 1080 003a 5B68     		ldr	r3, [r3, #4]
 1081 003c 03F04003 		and	r3, r3, #64
 715:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   {
 1082              		.loc 1 715 9
 1083 0040 402B     		cmp	r3, #64
 1084 0042 E8D1     		bne	.L44
 723:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****       }
 724:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****     }
 725:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   }
 726:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** 
 727:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   /* Prevent unused argument(s) compilation warning if no assert_param check */
 728:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   UNUSED(Bank);
 729:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** 
 730:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   /* Get the ECCR register value */
 731:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   *ECCval = (uint32_t)Device->ECCR;
 1085              		.loc 1 731 29
 1086 0044 FB68     		ldr	r3, [r7, #12]
 1087 0046 5A69     		ldr	r2, [r3, #20]
 1088              		.loc 1 731 11
 1089 0048 BB68     		ldr	r3, [r7, #8]
 1090 004a 1A60     		str	r2, [r3]
 732:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** 
 733:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   return HAL_OK;
 1091              		.loc 1 733 10
 1092 004c 0023     		movs	r3, #0
 1093              	.L43:
 734:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** }
 1094              		.loc 1 734 1
 1095 004e 1846     		mov	r0, r3
 1096 0050 1837     		adds	r7, r7, #24
 1097              	.LCFI75:
 1098              		.cfi_def_cfa_offset 8
 1099 0052 BD46     		mov	sp, r7
 1100              	.LCFI76:
 1101              		.cfi_def_cfa_register 13
 1102              		@ sp needed
ARM GAS  /tmp/cciv3jAJ.s 			page 33


 1103 0054 80BD     		pop	{r7, pc}
 1104              		.cfi_endproc
 1105              	.LFE343:
 1107              		.section	.text.FMC_SDRAM_Init,"ax",%progbits
 1108              		.align	1
 1109              		.global	FMC_SDRAM_Init
 1110              		.syntax unified
 1111              		.thumb
 1112              		.thumb_func
 1113              		.fpu fpv5-d16
 1115              	FMC_SDRAM_Init:
 1116              	.LFB344:
 735:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** 
 736:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** /**
 737:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   * @}
 738:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   */
 739:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** 
 740:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** 
 741:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** 
 742:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** /** @defgroup FMC_LL_SDRAM
 743:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   * @brief    SDRAM Controller functions
 744:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   *
 745:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   @verbatim
 746:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   ==============================================================================
 747:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****                      ##### How to use SDRAM device driver #####
 748:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   ==============================================================================
 749:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   [..]
 750:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****     This driver contains a set of APIs to interface with the FMC SDRAM banks in order
 751:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****     to run the SDRAM external devices.
 752:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** 
 753:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****     (+) FMC SDRAM bank reset using the function FMC_SDRAM_DeInit()
 754:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****     (+) FMC SDRAM bank control configuration using the function FMC_SDRAM_Init()
 755:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****     (+) FMC SDRAM bank timing configuration using the function FMC_SDRAM_Timing_Init()
 756:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****     (+) FMC SDRAM bank enable/disable write operation using the functions
 757:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****         FMC_SDRAM_WriteOperation_Enable()/FMC_SDRAM_WriteOperation_Disable()
 758:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****     (+) FMC SDRAM bank send command using the function FMC_SDRAM_SendCommand()
 759:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** 
 760:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** @endverbatim
 761:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   * @{
 762:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   */
 763:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** 
 764:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** /** @addtogroup FMC_LL_SDRAM_Private_Functions_Group1
 765:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   *  @brief    Initialization and Configuration functions
 766:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   *
 767:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** @verbatim
 768:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   ==============================================================================
 769:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****               ##### Initialization and de_initialization functions #####
 770:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   ==============================================================================
 771:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   [..]
 772:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****     This section provides functions allowing to:
 773:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****     (+) Initialize and configure the FMC SDRAM interface
 774:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****     (+) De-initialize the FMC SDRAM interface
 775:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****     (+) Configure the FMC clock and associated GPIOs
 776:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** 
 777:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** @endverbatim
 778:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   * @{
 779:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   */
ARM GAS  /tmp/cciv3jAJ.s 			page 34


 780:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** 
 781:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** /**
 782:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   * @brief  Initializes the FMC_SDRAM device according to the specified
 783:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   *         control parameters in the FMC_SDRAM_InitTypeDef
 784:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   * @param  Device Pointer to SDRAM device instance
 785:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   * @param  Init Pointer to SDRAM Initialization structure
 786:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   * @retval HAL status
 787:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   */
 788:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** HAL_StatusTypeDef FMC_SDRAM_Init(FMC_SDRAM_TypeDef *Device, FMC_SDRAM_InitTypeDef *Init)
 789:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** {
 1117              		.loc 1 789 1
 1118              		.cfi_startproc
 1119              		@ args = 0, pretend = 0, frame = 8
 1120              		@ frame_needed = 1, uses_anonymous_args = 0
 1121              		@ link register save eliminated.
 1122 0000 80B4     		push	{r7}
 1123              	.LCFI77:
 1124              		.cfi_def_cfa_offset 4
 1125              		.cfi_offset 7, -4
 1126 0002 83B0     		sub	sp, sp, #12
 1127              	.LCFI78:
 1128              		.cfi_def_cfa_offset 16
 1129 0004 00AF     		add	r7, sp, #0
 1130              	.LCFI79:
 1131              		.cfi_def_cfa_register 7
 1132 0006 7860     		str	r0, [r7, #4]
 1133 0008 3960     		str	r1, [r7]
 790:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   /* Check the parameters */
 791:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   assert_param(IS_FMC_SDRAM_DEVICE(Device));
 792:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   assert_param(IS_FMC_SDRAM_BANK(Init->SDBank));
 793:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   assert_param(IS_FMC_COLUMNBITS_NUMBER(Init->ColumnBitsNumber));
 794:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   assert_param(IS_FMC_ROWBITS_NUMBER(Init->RowBitsNumber));
 795:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   assert_param(IS_FMC_SDMEMORY_WIDTH(Init->MemoryDataWidth));
 796:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   assert_param(IS_FMC_INTERNALBANK_NUMBER(Init->InternalBankNumber));
 797:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   assert_param(IS_FMC_CAS_LATENCY(Init->CASLatency));
 798:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   assert_param(IS_FMC_WRITE_PROTECTION(Init->WriteProtection));
 799:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   assert_param(IS_FMC_SDCLOCK_PERIOD(Init->SDClockPeriod));
 800:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   assert_param(IS_FMC_READ_BURST(Init->ReadBurst));
 801:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   assert_param(IS_FMC_READPIPE_DELAY(Init->ReadPipeDelay));
 802:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** 
 803:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   /* Set SDRAM bank configuration parameters */
 804:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   if (Init->SDBank == FMC_SDRAM_BANK1)
 1134              		.loc 1 804 11
 1135 000a 3B68     		ldr	r3, [r7]
 1136 000c 1B68     		ldr	r3, [r3]
 1137              		.loc 1 804 6
 1138 000e 002B     		cmp	r3, #0
 1139 0010 21D1     		bne	.L46
 805:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   {
 806:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****     MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK1],
 1140              		.loc 1 806 5
 1141 0012 7B68     		ldr	r3, [r7, #4]
 1142 0014 1A68     		ldr	r2, [r3]
 1143 0016 274B     		ldr	r3, .L49
 1144 0018 1340     		ands	r3, r3, r2
 1145 001a 3A68     		ldr	r2, [r7]
 1146 001c 5168     		ldr	r1, [r2, #4]
ARM GAS  /tmp/cciv3jAJ.s 			page 35


 1147 001e 3A68     		ldr	r2, [r7]
 1148 0020 9268     		ldr	r2, [r2, #8]
 1149 0022 1143     		orrs	r1, r1, r2
 1150 0024 3A68     		ldr	r2, [r7]
 1151 0026 D268     		ldr	r2, [r2, #12]
 1152 0028 1143     		orrs	r1, r1, r2
 1153 002a 3A68     		ldr	r2, [r7]
 1154 002c 1269     		ldr	r2, [r2, #16]
 1155 002e 1143     		orrs	r1, r1, r2
 1156 0030 3A68     		ldr	r2, [r7]
 1157 0032 5269     		ldr	r2, [r2, #20]
 1158 0034 1143     		orrs	r1, r1, r2
 1159 0036 3A68     		ldr	r2, [r7]
 1160 0038 9269     		ldr	r2, [r2, #24]
 1161 003a 1143     		orrs	r1, r1, r2
 1162 003c 3A68     		ldr	r2, [r7]
 1163 003e D269     		ldr	r2, [r2, #28]
 1164 0040 1143     		orrs	r1, r1, r2
 1165 0042 3A68     		ldr	r2, [r7]
 1166 0044 126A     		ldr	r2, [r2, #32]
 1167 0046 1143     		orrs	r1, r1, r2
 1168 0048 3A68     		ldr	r2, [r7]
 1169 004a 526A     		ldr	r2, [r2, #36]
 1170 004c 0A43     		orrs	r2, r2, r1
 1171 004e 1A43     		orrs	r2, r2, r3
 1172 0050 7B68     		ldr	r3, [r7, #4]
 1173 0052 1A60     		str	r2, [r3]
 1174 0054 26E0     		b	.L47
 1175              	.L46:
 807:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****                SDCR_CLEAR_MASK,
 808:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****                (Init->ColumnBitsNumber   |
 809:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****                 Init->RowBitsNumber      |
 810:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****                 Init->MemoryDataWidth    |
 811:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****                 Init->InternalBankNumber |
 812:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****                 Init->CASLatency         |
 813:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****                 Init->WriteProtection    |
 814:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****                 Init->SDClockPeriod      |
 815:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****                 Init->ReadBurst          |
 816:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****                 Init->ReadPipeDelay));
 817:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   }
 818:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   else /* FMC_Bank2_SDRAM */
 819:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   {
 820:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****     MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK1],
 1176              		.loc 1 820 5
 1177 0056 7B68     		ldr	r3, [r7, #4]
 1178 0058 1B68     		ldr	r3, [r3]
 1179 005a 23F4F842 		bic	r2, r3, #31744
 1180 005e 3B68     		ldr	r3, [r7]
 1181 0060 D969     		ldr	r1, [r3, #28]
 1182 0062 3B68     		ldr	r3, [r7]
 1183 0064 1B6A     		ldr	r3, [r3, #32]
 1184 0066 1943     		orrs	r1, r1, r3
 1185 0068 3B68     		ldr	r3, [r7]
 1186 006a 5B6A     		ldr	r3, [r3, #36]
 1187 006c 0B43     		orrs	r3, r3, r1
 1188 006e 1A43     		orrs	r2, r2, r3
 1189 0070 7B68     		ldr	r3, [r7, #4]
ARM GAS  /tmp/cciv3jAJ.s 			page 36


 1190 0072 1A60     		str	r2, [r3]
 821:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****                FMC_SDCRx_SDCLK           |
 822:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****                FMC_SDCRx_RBURST          |
 823:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****                FMC_SDCRx_RPIPE,
 824:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****                (Init->SDClockPeriod      |
 825:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****                 Init->ReadBurst          |
 826:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****                 Init->ReadPipeDelay));
 827:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** 
 828:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****     MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK2],
 1191              		.loc 1 828 5
 1192 0074 7B68     		ldr	r3, [r7, #4]
 1193 0076 5A68     		ldr	r2, [r3, #4]
 1194 0078 0E4B     		ldr	r3, .L49
 1195 007a 1340     		ands	r3, r3, r2
 1196 007c 3A68     		ldr	r2, [r7]
 1197 007e 5168     		ldr	r1, [r2, #4]
 1198 0080 3A68     		ldr	r2, [r7]
 1199 0082 9268     		ldr	r2, [r2, #8]
 1200 0084 1143     		orrs	r1, r1, r2
 1201 0086 3A68     		ldr	r2, [r7]
 1202 0088 D268     		ldr	r2, [r2, #12]
 1203 008a 1143     		orrs	r1, r1, r2
 1204 008c 3A68     		ldr	r2, [r7]
 1205 008e 1269     		ldr	r2, [r2, #16]
 1206 0090 1143     		orrs	r1, r1, r2
 1207 0092 3A68     		ldr	r2, [r7]
 1208 0094 5269     		ldr	r2, [r2, #20]
 1209 0096 1143     		orrs	r1, r1, r2
 1210 0098 3A68     		ldr	r2, [r7]
 1211 009a 9269     		ldr	r2, [r2, #24]
 1212 009c 0A43     		orrs	r2, r2, r1
 1213 009e 1A43     		orrs	r2, r2, r3
 1214 00a0 7B68     		ldr	r3, [r7, #4]
 1215 00a2 5A60     		str	r2, [r3, #4]
 1216              	.L47:
 829:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****                SDCR_CLEAR_MASK,
 830:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****                (Init->ColumnBitsNumber   |
 831:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****                 Init->RowBitsNumber      |
 832:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****                 Init->MemoryDataWidth    |
 833:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****                 Init->InternalBankNumber |
 834:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****                 Init->CASLatency         |
 835:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****                 Init->WriteProtection));
 836:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   }
 837:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** 
 838:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   return HAL_OK;
 1217              		.loc 1 838 10
 1218 00a4 0023     		movs	r3, #0
 839:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** }
 1219              		.loc 1 839 1
 1220 00a6 1846     		mov	r0, r3
 1221 00a8 0C37     		adds	r7, r7, #12
 1222              	.LCFI80:
 1223              		.cfi_def_cfa_offset 4
 1224 00aa BD46     		mov	sp, r7
 1225              	.LCFI81:
 1226              		.cfi_def_cfa_register 13
 1227              		@ sp needed
ARM GAS  /tmp/cciv3jAJ.s 			page 37


 1228 00ac 5DF8047B 		ldr	r7, [sp], #4
 1229              	.LCFI82:
 1230              		.cfi_restore 7
 1231              		.cfi_def_cfa_offset 0
 1232 00b0 7047     		bx	lr
 1233              	.L50:
 1234 00b2 00BF     		.align	2
 1235              	.L49:
 1236 00b4 0080FFFF 		.word	-32768
 1237              		.cfi_endproc
 1238              	.LFE344:
 1240              		.section	.text.FMC_SDRAM_Timing_Init,"ax",%progbits
 1241              		.align	1
 1242              		.global	FMC_SDRAM_Timing_Init
 1243              		.syntax unified
 1244              		.thumb
 1245              		.thumb_func
 1246              		.fpu fpv5-d16
 1248              	FMC_SDRAM_Timing_Init:
 1249              	.LFB345:
 840:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** 
 841:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** 
 842:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** /**
 843:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   * @brief  Initializes the FMC_SDRAM device timing according to the specified
 844:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   *         parameters in the FMC_SDRAM_TimingTypeDef
 845:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   * @param  Device Pointer to SDRAM device instance
 846:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   * @param  Timing Pointer to SDRAM Timing structure
 847:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   * @param  Bank SDRAM bank number
 848:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   * @retval HAL status
 849:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   */
 850:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** HAL_StatusTypeDef FMC_SDRAM_Timing_Init(FMC_SDRAM_TypeDef *Device,
 851:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****                                         FMC_SDRAM_TimingTypeDef *Timing, uint32_t Bank)
 852:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** {
 1250              		.loc 1 852 1
 1251              		.cfi_startproc
 1252              		@ args = 0, pretend = 0, frame = 16
 1253              		@ frame_needed = 1, uses_anonymous_args = 0
 1254              		@ link register save eliminated.
 1255 0000 80B4     		push	{r7}
 1256              	.LCFI83:
 1257              		.cfi_def_cfa_offset 4
 1258              		.cfi_offset 7, -4
 1259 0002 85B0     		sub	sp, sp, #20
 1260              	.LCFI84:
 1261              		.cfi_def_cfa_offset 24
 1262 0004 00AF     		add	r7, sp, #0
 1263              	.LCFI85:
 1264              		.cfi_def_cfa_register 7
 1265 0006 F860     		str	r0, [r7, #12]
 1266 0008 B960     		str	r1, [r7, #8]
 1267 000a 7A60     		str	r2, [r7, #4]
 853:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   /* Check the parameters */
 854:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   assert_param(IS_FMC_SDRAM_DEVICE(Device));
 855:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   assert_param(IS_FMC_LOADTOACTIVE_DELAY(Timing->LoadToActiveDelay));
 856:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   assert_param(IS_FMC_EXITSELFREFRESH_DELAY(Timing->ExitSelfRefreshDelay));
 857:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   assert_param(IS_FMC_SELFREFRESH_TIME(Timing->SelfRefreshTime));
 858:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   assert_param(IS_FMC_ROWCYCLE_DELAY(Timing->RowCycleDelay));
ARM GAS  /tmp/cciv3jAJ.s 			page 38


 859:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   assert_param(IS_FMC_WRITE_RECOVERY_TIME(Timing->WriteRecoveryTime));
 860:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   assert_param(IS_FMC_RP_DELAY(Timing->RPDelay));
 861:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   assert_param(IS_FMC_RCD_DELAY(Timing->RCDDelay));
 862:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   assert_param(IS_FMC_SDRAM_BANK(Bank));
 863:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** 
 864:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   /* Set SDRAM device timing parameters */
 865:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   if (Bank == FMC_SDRAM_BANK1)
 1268              		.loc 1 865 6
 1269 000c 7B68     		ldr	r3, [r7, #4]
 1270 000e 002B     		cmp	r3, #0
 1271 0010 28D1     		bne	.L52
 866:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   {
 867:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****     MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK1],
 1272              		.loc 1 867 5
 1273 0012 FB68     		ldr	r3, [r7, #12]
 1274 0014 9B68     		ldr	r3, [r3, #8]
 1275 0016 03F07042 		and	r2, r3, #-268435456
 1276 001a BB68     		ldr	r3, [r7, #8]
 1277 001c 1B68     		ldr	r3, [r3]
 1278 001e 591E     		subs	r1, r3, #1
 1279 0020 BB68     		ldr	r3, [r7, #8]
 1280 0022 5B68     		ldr	r3, [r3, #4]
 1281 0024 013B     		subs	r3, r3, #1
 1282 0026 1B01     		lsls	r3, r3, #4
 1283 0028 1943     		orrs	r1, r1, r3
 1284 002a BB68     		ldr	r3, [r7, #8]
 1285 002c 9B68     		ldr	r3, [r3, #8]
 1286 002e 013B     		subs	r3, r3, #1
 1287 0030 1B02     		lsls	r3, r3, #8
 1288 0032 1943     		orrs	r1, r1, r3
 1289 0034 BB68     		ldr	r3, [r7, #8]
 1290 0036 DB68     		ldr	r3, [r3, #12]
 1291 0038 013B     		subs	r3, r3, #1
 1292 003a 1B03     		lsls	r3, r3, #12
 1293 003c 1943     		orrs	r1, r1, r3
 1294 003e BB68     		ldr	r3, [r7, #8]
 1295 0040 1B69     		ldr	r3, [r3, #16]
 1296 0042 013B     		subs	r3, r3, #1
 1297 0044 1B04     		lsls	r3, r3, #16
 1298 0046 1943     		orrs	r1, r1, r3
 1299 0048 BB68     		ldr	r3, [r7, #8]
 1300 004a 5B69     		ldr	r3, [r3, #20]
 1301 004c 013B     		subs	r3, r3, #1
 1302 004e 1B05     		lsls	r3, r3, #20
 1303 0050 1943     		orrs	r1, r1, r3
 1304 0052 BB68     		ldr	r3, [r7, #8]
 1305 0054 9B69     		ldr	r3, [r3, #24]
 1306 0056 013B     		subs	r3, r3, #1
 1307 0058 1B06     		lsls	r3, r3, #24
 1308 005a 0B43     		orrs	r3, r3, r1
 1309 005c 1A43     		orrs	r2, r2, r3
 1310 005e FB68     		ldr	r3, [r7, #12]
 1311 0060 9A60     		str	r2, [r3, #8]
 1312 0062 2DE0     		b	.L53
 1313              	.L52:
 868:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****                SDTR_CLEAR_MASK,
 869:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****                (((Timing->LoadToActiveDelay) - 1U)                                      |
ARM GAS  /tmp/cciv3jAJ.s 			page 39


 870:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****                 (((Timing->ExitSelfRefreshDelay) - 1U) << FMC_SDTRx_TXSR_Pos) |
 871:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****                 (((Timing->SelfRefreshTime) - 1U)      << FMC_SDTRx_TRAS_Pos) |
 872:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****                 (((Timing->RowCycleDelay) - 1U)        << FMC_SDTRx_TRC_Pos)  |
 873:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****                 (((Timing->WriteRecoveryTime) - 1U)    << FMC_SDTRx_TWR_Pos)  |
 874:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****                 (((Timing->RPDelay) - 1U)              << FMC_SDTRx_TRP_Pos)  |
 875:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****                 (((Timing->RCDDelay) - 1U)             << FMC_SDTRx_TRCD_Pos)));
 876:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   }
 877:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   else /* FMC_Bank2_SDRAM */
 878:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   {
 879:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****     MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK1],
 1314              		.loc 1 879 5
 1315 0064 FB68     		ldr	r3, [r7, #12]
 1316 0066 9A68     		ldr	r2, [r3, #8]
 1317 0068 194B     		ldr	r3, .L55
 1318 006a 1340     		ands	r3, r3, r2
 1319 006c BA68     		ldr	r2, [r7, #8]
 1320 006e D268     		ldr	r2, [r2, #12]
 1321 0070 013A     		subs	r2, r2, #1
 1322 0072 1103     		lsls	r1, r2, #12
 1323 0074 BA68     		ldr	r2, [r7, #8]
 1324 0076 5269     		ldr	r2, [r2, #20]
 1325 0078 013A     		subs	r2, r2, #1
 1326 007a 1205     		lsls	r2, r2, #20
 1327 007c 0A43     		orrs	r2, r2, r1
 1328 007e 1A43     		orrs	r2, r2, r3
 1329 0080 FB68     		ldr	r3, [r7, #12]
 1330 0082 9A60     		str	r2, [r3, #8]
 880:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****                FMC_SDTRx_TRC |
 881:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****                FMC_SDTRx_TRP,
 882:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****                (((Timing->RowCycleDelay) - 1U)         << FMC_SDTRx_TRC_Pos)  |
 883:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****                (((Timing->RPDelay) - 1U)               << FMC_SDTRx_TRP_Pos));
 884:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** 
 885:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****     MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK2],
 1331              		.loc 1 885 5
 1332 0084 FB68     		ldr	r3, [r7, #12]
 1333 0086 DB68     		ldr	r3, [r3, #12]
 1334 0088 03F07042 		and	r2, r3, #-268435456
 1335 008c BB68     		ldr	r3, [r7, #8]
 1336 008e 1B68     		ldr	r3, [r3]
 1337 0090 591E     		subs	r1, r3, #1
 1338 0092 BB68     		ldr	r3, [r7, #8]
 1339 0094 5B68     		ldr	r3, [r3, #4]
 1340 0096 013B     		subs	r3, r3, #1
 1341 0098 1B01     		lsls	r3, r3, #4
 1342 009a 1943     		orrs	r1, r1, r3
 1343 009c BB68     		ldr	r3, [r7, #8]
 1344 009e 9B68     		ldr	r3, [r3, #8]
 1345 00a0 013B     		subs	r3, r3, #1
 1346 00a2 1B02     		lsls	r3, r3, #8
 1347 00a4 1943     		orrs	r1, r1, r3
 1348 00a6 BB68     		ldr	r3, [r7, #8]
 1349 00a8 1B69     		ldr	r3, [r3, #16]
 1350 00aa 013B     		subs	r3, r3, #1
 1351 00ac 1B04     		lsls	r3, r3, #16
 1352 00ae 1943     		orrs	r1, r1, r3
 1353 00b0 BB68     		ldr	r3, [r7, #8]
 1354 00b2 9B69     		ldr	r3, [r3, #24]
ARM GAS  /tmp/cciv3jAJ.s 			page 40


 1355 00b4 013B     		subs	r3, r3, #1
 1356 00b6 1B06     		lsls	r3, r3, #24
 1357 00b8 0B43     		orrs	r3, r3, r1
 1358 00ba 1A43     		orrs	r2, r2, r3
 1359 00bc FB68     		ldr	r3, [r7, #12]
 1360 00be DA60     		str	r2, [r3, #12]
 1361              	.L53:
 886:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****                SDTR_CLEAR_MASK,
 887:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****                (((Timing->LoadToActiveDelay) - 1U)                                      |
 888:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****                 (((Timing->ExitSelfRefreshDelay) - 1U) << FMC_SDTRx_TXSR_Pos) |
 889:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****                 (((Timing->SelfRefreshTime) - 1U)      << FMC_SDTRx_TRAS_Pos) |
 890:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****                 (((Timing->WriteRecoveryTime) - 1U)    << FMC_SDTRx_TWR_Pos)  |
 891:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****                 (((Timing->RCDDelay) - 1U)             << FMC_SDTRx_TRCD_Pos)));
 892:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   }
 893:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** 
 894:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   return HAL_OK;
 1362              		.loc 1 894 10
 1363 00c0 0023     		movs	r3, #0
 895:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** }
 1364              		.loc 1 895 1
 1365 00c2 1846     		mov	r0, r3
 1366 00c4 1437     		adds	r7, r7, #20
 1367              	.LCFI86:
 1368              		.cfi_def_cfa_offset 4
 1369 00c6 BD46     		mov	sp, r7
 1370              	.LCFI87:
 1371              		.cfi_def_cfa_register 13
 1372              		@ sp needed
 1373 00c8 5DF8047B 		ldr	r7, [sp], #4
 1374              	.LCFI88:
 1375              		.cfi_restore 7
 1376              		.cfi_def_cfa_offset 0
 1377 00cc 7047     		bx	lr
 1378              	.L56:
 1379 00ce 00BF     		.align	2
 1380              	.L55:
 1381 00d0 FF0F0FFF 		.word	-15790081
 1382              		.cfi_endproc
 1383              	.LFE345:
 1385              		.section	.text.FMC_SDRAM_DeInit,"ax",%progbits
 1386              		.align	1
 1387              		.global	FMC_SDRAM_DeInit
 1388              		.syntax unified
 1389              		.thumb
 1390              		.thumb_func
 1391              		.fpu fpv5-d16
 1393              	FMC_SDRAM_DeInit:
 1394              	.LFB346:
 896:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** 
 897:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** /**
 898:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   * @brief  DeInitializes the FMC_SDRAM peripheral
 899:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   * @param  Device Pointer to SDRAM device instance
 900:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   * @retval HAL status
 901:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   */
 902:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** HAL_StatusTypeDef FMC_SDRAM_DeInit(FMC_SDRAM_TypeDef *Device, uint32_t Bank)
 903:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** {
 1395              		.loc 1 903 1
ARM GAS  /tmp/cciv3jAJ.s 			page 41


 1396              		.cfi_startproc
 1397              		@ args = 0, pretend = 0, frame = 8
 1398              		@ frame_needed = 1, uses_anonymous_args = 0
 1399              		@ link register save eliminated.
 1400 0000 80B4     		push	{r7}
 1401              	.LCFI89:
 1402              		.cfi_def_cfa_offset 4
 1403              		.cfi_offset 7, -4
 1404 0002 83B0     		sub	sp, sp, #12
 1405              	.LCFI90:
 1406              		.cfi_def_cfa_offset 16
 1407 0004 00AF     		add	r7, sp, #0
 1408              	.LCFI91:
 1409              		.cfi_def_cfa_register 7
 1410 0006 7860     		str	r0, [r7, #4]
 1411 0008 3960     		str	r1, [r7]
 904:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   /* Check the parameters */
 905:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   assert_param(IS_FMC_SDRAM_DEVICE(Device));
 906:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   assert_param(IS_FMC_SDRAM_BANK(Bank));
 907:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** 
 908:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   /* De-initialize the SDRAM device */
 909:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   Device->SDCR[Bank] = 0x000002D0U;
 1412              		.loc 1 909 22
 1413 000a 7B68     		ldr	r3, [r7, #4]
 1414 000c 3A68     		ldr	r2, [r7]
 1415 000e 4FF43471 		mov	r1, #720
 1416 0012 43F82210 		str	r1, [r3, r2, lsl #2]
 910:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   Device->SDTR[Bank] = 0x0FFFFFFFU;
 1417              		.loc 1 910 22
 1418 0016 7B68     		ldr	r3, [r7, #4]
 1419 0018 3A68     		ldr	r2, [r7]
 1420 001a 0232     		adds	r2, r2, #2
 1421 001c 6FF07041 		mvn	r1, #-268435456
 1422 0020 43F82210 		str	r1, [r3, r2, lsl #2]
 911:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   Device->SDCMR      = 0x00000000U;
 1423              		.loc 1 911 22
 1424 0024 7B68     		ldr	r3, [r7, #4]
 1425 0026 0022     		movs	r2, #0
 1426 0028 1A61     		str	r2, [r3, #16]
 912:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   Device->SDRTR      = 0x00000000U;
 1427              		.loc 1 912 22
 1428 002a 7B68     		ldr	r3, [r7, #4]
 1429 002c 0022     		movs	r2, #0
 1430 002e 5A61     		str	r2, [r3, #20]
 913:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   Device->SDSR       = 0x00000000U;
 1431              		.loc 1 913 22
 1432 0030 7B68     		ldr	r3, [r7, #4]
 1433 0032 0022     		movs	r2, #0
 1434 0034 9A61     		str	r2, [r3, #24]
 914:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** 
 915:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   return HAL_OK;
 1435              		.loc 1 915 10
 1436 0036 0023     		movs	r3, #0
 916:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** }
 1437              		.loc 1 916 1
 1438 0038 1846     		mov	r0, r3
 1439 003a 0C37     		adds	r7, r7, #12
ARM GAS  /tmp/cciv3jAJ.s 			page 42


 1440              	.LCFI92:
 1441              		.cfi_def_cfa_offset 4
 1442 003c BD46     		mov	sp, r7
 1443              	.LCFI93:
 1444              		.cfi_def_cfa_register 13
 1445              		@ sp needed
 1446 003e 5DF8047B 		ldr	r7, [sp], #4
 1447              	.LCFI94:
 1448              		.cfi_restore 7
 1449              		.cfi_def_cfa_offset 0
 1450 0042 7047     		bx	lr
 1451              		.cfi_endproc
 1452              	.LFE346:
 1454              		.section	.text.FMC_SDRAM_WriteProtection_Enable,"ax",%progbits
 1455              		.align	1
 1456              		.global	FMC_SDRAM_WriteProtection_Enable
 1457              		.syntax unified
 1458              		.thumb
 1459              		.thumb_func
 1460              		.fpu fpv5-d16
 1462              	FMC_SDRAM_WriteProtection_Enable:
 1463              	.LFB347:
 917:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** 
 918:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** /**
 919:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   * @}
 920:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   */
 921:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** 
 922:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** /** @addtogroup FMC_LL_SDRAMPrivate_Functions_Group2
 923:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   *  @brief   management functions
 924:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   *
 925:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** @verbatim
 926:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   ==============================================================================
 927:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****                       ##### FMC_SDRAM Control functions #####
 928:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   ==============================================================================
 929:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   [..]
 930:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****     This subsection provides a set of functions allowing to control dynamically
 931:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****     the FMC SDRAM interface.
 932:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** 
 933:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** @endverbatim
 934:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   * @{
 935:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   */
 936:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** 
 937:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** /**
 938:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   * @brief  Enables dynamically FMC_SDRAM write protection.
 939:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   * @param  Device Pointer to SDRAM device instance
 940:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   * @param  Bank SDRAM bank number
 941:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   * @retval HAL status
 942:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   */
 943:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** HAL_StatusTypeDef FMC_SDRAM_WriteProtection_Enable(FMC_SDRAM_TypeDef *Device, uint32_t Bank)
 944:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** {
 1464              		.loc 1 944 1
 1465              		.cfi_startproc
 1466              		@ args = 0, pretend = 0, frame = 8
 1467              		@ frame_needed = 1, uses_anonymous_args = 0
 1468              		@ link register save eliminated.
 1469 0000 80B4     		push	{r7}
 1470              	.LCFI95:
ARM GAS  /tmp/cciv3jAJ.s 			page 43


 1471              		.cfi_def_cfa_offset 4
 1472              		.cfi_offset 7, -4
 1473 0002 83B0     		sub	sp, sp, #12
 1474              	.LCFI96:
 1475              		.cfi_def_cfa_offset 16
 1476 0004 00AF     		add	r7, sp, #0
 1477              	.LCFI97:
 1478              		.cfi_def_cfa_register 7
 1479 0006 7860     		str	r0, [r7, #4]
 1480 0008 3960     		str	r1, [r7]
 945:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   /* Check the parameters */
 946:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   assert_param(IS_FMC_SDRAM_DEVICE(Device));
 947:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   assert_param(IS_FMC_SDRAM_BANK(Bank));
 948:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** 
 949:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   /* Enable write protection */
 950:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   SET_BIT(Device->SDCR[Bank], FMC_SDRAM_WRITE_PROTECTION_ENABLE);
 1481              		.loc 1 950 3
 1482 000a 7B68     		ldr	r3, [r7, #4]
 1483 000c 3A68     		ldr	r2, [r7]
 1484 000e 53F82230 		ldr	r3, [r3, r2, lsl #2]
 1485 0012 43F40071 		orr	r1, r3, #512
 1486 0016 7B68     		ldr	r3, [r7, #4]
 1487 0018 3A68     		ldr	r2, [r7]
 1488 001a 43F82210 		str	r1, [r3, r2, lsl #2]
 951:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** 
 952:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   return HAL_OK;
 1489              		.loc 1 952 10
 1490 001e 0023     		movs	r3, #0
 953:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** }
 1491              		.loc 1 953 1
 1492 0020 1846     		mov	r0, r3
 1493 0022 0C37     		adds	r7, r7, #12
 1494              	.LCFI98:
 1495              		.cfi_def_cfa_offset 4
 1496 0024 BD46     		mov	sp, r7
 1497              	.LCFI99:
 1498              		.cfi_def_cfa_register 13
 1499              		@ sp needed
 1500 0026 5DF8047B 		ldr	r7, [sp], #4
 1501              	.LCFI100:
 1502              		.cfi_restore 7
 1503              		.cfi_def_cfa_offset 0
 1504 002a 7047     		bx	lr
 1505              		.cfi_endproc
 1506              	.LFE347:
 1508              		.section	.text.FMC_SDRAM_WriteProtection_Disable,"ax",%progbits
 1509              		.align	1
 1510              		.global	FMC_SDRAM_WriteProtection_Disable
 1511              		.syntax unified
 1512              		.thumb
 1513              		.thumb_func
 1514              		.fpu fpv5-d16
 1516              	FMC_SDRAM_WriteProtection_Disable:
 1517              	.LFB348:
 954:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** 
 955:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** /**
 956:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   * @brief  Disables dynamically FMC_SDRAM write protection.
ARM GAS  /tmp/cciv3jAJ.s 			page 44


 957:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   * @param  hsdram FMC_SDRAM handle
 958:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   * @retval HAL status
 959:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   */
 960:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** HAL_StatusTypeDef FMC_SDRAM_WriteProtection_Disable(FMC_SDRAM_TypeDef *Device, uint32_t Bank)
 961:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** {
 1518              		.loc 1 961 1
 1519              		.cfi_startproc
 1520              		@ args = 0, pretend = 0, frame = 8
 1521              		@ frame_needed = 1, uses_anonymous_args = 0
 1522              		@ link register save eliminated.
 1523 0000 80B4     		push	{r7}
 1524              	.LCFI101:
 1525              		.cfi_def_cfa_offset 4
 1526              		.cfi_offset 7, -4
 1527 0002 83B0     		sub	sp, sp, #12
 1528              	.LCFI102:
 1529              		.cfi_def_cfa_offset 16
 1530 0004 00AF     		add	r7, sp, #0
 1531              	.LCFI103:
 1532              		.cfi_def_cfa_register 7
 1533 0006 7860     		str	r0, [r7, #4]
 1534 0008 3960     		str	r1, [r7]
 962:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   /* Check the parameters */
 963:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   assert_param(IS_FMC_SDRAM_DEVICE(Device));
 964:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   assert_param(IS_FMC_SDRAM_BANK(Bank));
 965:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** 
 966:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   /* Disable write protection */
 967:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   CLEAR_BIT(Device->SDCR[Bank], FMC_SDRAM_WRITE_PROTECTION_ENABLE);
 1535              		.loc 1 967 3
 1536 000a 7B68     		ldr	r3, [r7, #4]
 1537 000c 3A68     		ldr	r2, [r7]
 1538 000e 53F82230 		ldr	r3, [r3, r2, lsl #2]
 1539 0012 23F40071 		bic	r1, r3, #512
 1540 0016 7B68     		ldr	r3, [r7, #4]
 1541 0018 3A68     		ldr	r2, [r7]
 1542 001a 43F82210 		str	r1, [r3, r2, lsl #2]
 968:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** 
 969:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   return HAL_OK;
 1543              		.loc 1 969 10
 1544 001e 0023     		movs	r3, #0
 970:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** }
 1545              		.loc 1 970 1
 1546 0020 1846     		mov	r0, r3
 1547 0022 0C37     		adds	r7, r7, #12
 1548              	.LCFI104:
 1549              		.cfi_def_cfa_offset 4
 1550 0024 BD46     		mov	sp, r7
 1551              	.LCFI105:
 1552              		.cfi_def_cfa_register 13
 1553              		@ sp needed
 1554 0026 5DF8047B 		ldr	r7, [sp], #4
 1555              	.LCFI106:
 1556              		.cfi_restore 7
 1557              		.cfi_def_cfa_offset 0
 1558 002a 7047     		bx	lr
 1559              		.cfi_endproc
 1560              	.LFE348:
ARM GAS  /tmp/cciv3jAJ.s 			page 45


 1562              		.section	.text.FMC_SDRAM_SendCommand,"ax",%progbits
 1563              		.align	1
 1564              		.global	FMC_SDRAM_SendCommand
 1565              		.syntax unified
 1566              		.thumb
 1567              		.thumb_func
 1568              		.fpu fpv5-d16
 1570              	FMC_SDRAM_SendCommand:
 1571              	.LFB349:
 971:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** 
 972:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** /**
 973:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   * @brief  Send Command to the FMC SDRAM bank
 974:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   * @param  Device Pointer to SDRAM device instance
 975:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   * @param  Command Pointer to SDRAM command structure
 976:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   * @param  Timing Pointer to SDRAM Timing structure
 977:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   * @param  Timeout Timeout wait value
 978:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   * @retval HAL state
 979:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   */
 980:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** HAL_StatusTypeDef FMC_SDRAM_SendCommand(FMC_SDRAM_TypeDef *Device,
 981:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****                                         FMC_SDRAM_CommandTypeDef *Command, uint32_t Timeout)
 982:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** {
 1572              		.loc 1 982 1
 1573              		.cfi_startproc
 1574              		@ args = 0, pretend = 0, frame = 16
 1575              		@ frame_needed = 1, uses_anonymous_args = 0
 1576              		@ link register save eliminated.
 1577 0000 80B4     		push	{r7}
 1578              	.LCFI107:
 1579              		.cfi_def_cfa_offset 4
 1580              		.cfi_offset 7, -4
 1581 0002 85B0     		sub	sp, sp, #20
 1582              	.LCFI108:
 1583              		.cfi_def_cfa_offset 24
 1584 0004 00AF     		add	r7, sp, #0
 1585              	.LCFI109:
 1586              		.cfi_def_cfa_register 7
 1587 0006 F860     		str	r0, [r7, #12]
 1588 0008 B960     		str	r1, [r7, #8]
 1589 000a 7A60     		str	r2, [r7, #4]
 983:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   /* Check the parameters */
 984:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   assert_param(IS_FMC_SDRAM_DEVICE(Device));
 985:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   assert_param(IS_FMC_COMMAND_MODE(Command->CommandMode));
 986:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   assert_param(IS_FMC_COMMAND_TARGET(Command->CommandTarget));
 987:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   assert_param(IS_FMC_AUTOREFRESH_NUMBER(Command->AutoRefreshNumber));
 988:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   assert_param(IS_FMC_MODE_REGISTER(Command->ModeRegisterDefinition));
 989:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** 
 990:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   /* Set command register */
 991:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   MODIFY_REG(Device->SDCMR, (FMC_SDCMR_MODE | FMC_SDCMR_CTB2 | FMC_SDCMR_CTB1 | 
 1590              		.loc 1 991 3
 1591 000c FB68     		ldr	r3, [r7, #12]
 1592 000e 1A69     		ldr	r2, [r3, #16]
 1593 0010 0C4B     		ldr	r3, .L65
 1594 0012 1340     		ands	r3, r3, r2
 1595 0014 BA68     		ldr	r2, [r7, #8]
 1596 0016 1168     		ldr	r1, [r2]
 1597 0018 BA68     		ldr	r2, [r7, #8]
 1598 001a 5268     		ldr	r2, [r2, #4]
ARM GAS  /tmp/cciv3jAJ.s 			page 46


 1599 001c 1143     		orrs	r1, r1, r2
 1600 001e BA68     		ldr	r2, [r7, #8]
 1601 0020 9268     		ldr	r2, [r2, #8]
 1602 0022 013A     		subs	r2, r2, #1
 1603 0024 5201     		lsls	r2, r2, #5
 1604 0026 1143     		orrs	r1, r1, r2
 1605 0028 BA68     		ldr	r2, [r7, #8]
 1606 002a D268     		ldr	r2, [r2, #12]
 1607 002c 5202     		lsls	r2, r2, #9
 1608 002e 0A43     		orrs	r2, r2, r1
 1609 0030 1A43     		orrs	r2, r2, r3
 1610 0032 FB68     		ldr	r3, [r7, #12]
 1611 0034 1A61     		str	r2, [r3, #16]
 992:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****              FMC_SDCMR_NRFS | FMC_SDCMR_MRD), ((Command->CommandMode) | 
 993:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****              (Command->CommandTarget) | (((Command->AutoRefreshNumber) - 1U) << FMC_SDCMR_NRFS_Pos)
 994:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****              ((Command->ModeRegisterDefinition) << FMC_SDCMR_MRD_Pos)));
 995:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   /* Prevent unused argument(s) compilation warning */
 996:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   UNUSED(Timeout);
 997:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   return HAL_OK;
 1612              		.loc 1 997 10
 1613 0036 0023     		movs	r3, #0
 998:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** }
 1614              		.loc 1 998 1
 1615 0038 1846     		mov	r0, r3
 1616 003a 1437     		adds	r7, r7, #20
 1617              	.LCFI110:
 1618              		.cfi_def_cfa_offset 4
 1619 003c BD46     		mov	sp, r7
 1620              	.LCFI111:
 1621              		.cfi_def_cfa_register 13
 1622              		@ sp needed
 1623 003e 5DF8047B 		ldr	r7, [sp], #4
 1624              	.LCFI112:
 1625              		.cfi_restore 7
 1626              		.cfi_def_cfa_offset 0
 1627 0042 7047     		bx	lr
 1628              	.L66:
 1629              		.align	2
 1630              	.L65:
 1631 0044 0000C0FF 		.word	-4194304
 1632              		.cfi_endproc
 1633              	.LFE349:
 1635              		.section	.text.FMC_SDRAM_ProgramRefreshRate,"ax",%progbits
 1636              		.align	1
 1637              		.global	FMC_SDRAM_ProgramRefreshRate
 1638              		.syntax unified
 1639              		.thumb
 1640              		.thumb_func
 1641              		.fpu fpv5-d16
 1643              	FMC_SDRAM_ProgramRefreshRate:
 1644              	.LFB350:
 999:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** 
1000:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** /**
1001:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   * @brief  Program the SDRAM Memory Refresh rate.
1002:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   * @param  Device Pointer to SDRAM device instance
1003:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   * @param  RefreshRate The SDRAM refresh rate value.
1004:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   * @retval HAL state
ARM GAS  /tmp/cciv3jAJ.s 			page 47


1005:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   */
1006:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** HAL_StatusTypeDef FMC_SDRAM_ProgramRefreshRate(FMC_SDRAM_TypeDef *Device, uint32_t RefreshRate)
1007:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** {
 1645              		.loc 1 1007 1
 1646              		.cfi_startproc
 1647              		@ args = 0, pretend = 0, frame = 8
 1648              		@ frame_needed = 1, uses_anonymous_args = 0
 1649              		@ link register save eliminated.
 1650 0000 80B4     		push	{r7}
 1651              	.LCFI113:
 1652              		.cfi_def_cfa_offset 4
 1653              		.cfi_offset 7, -4
 1654 0002 83B0     		sub	sp, sp, #12
 1655              	.LCFI114:
 1656              		.cfi_def_cfa_offset 16
 1657 0004 00AF     		add	r7, sp, #0
 1658              	.LCFI115:
 1659              		.cfi_def_cfa_register 7
 1660 0006 7860     		str	r0, [r7, #4]
 1661 0008 3960     		str	r1, [r7]
1008:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   /* Check the parameters */
1009:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   assert_param(IS_FMC_SDRAM_DEVICE(Device));
1010:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   assert_param(IS_FMC_REFRESH_RATE(RefreshRate));
1011:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** 
1012:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   /* Set the refresh rate in command register */
1013:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   MODIFY_REG(Device->SDRTR, FMC_SDRTR_COUNT, (RefreshRate << FMC_SDRTR_COUNT_Pos));
 1662              		.loc 1 1013 3
 1663 000a 7B68     		ldr	r3, [r7, #4]
 1664 000c 5A69     		ldr	r2, [r3, #20]
 1665 000e 074B     		ldr	r3, .L69
 1666 0010 1340     		ands	r3, r3, r2
 1667 0012 3A68     		ldr	r2, [r7]
 1668 0014 5200     		lsls	r2, r2, #1
 1669 0016 1A43     		orrs	r2, r2, r3
 1670 0018 7B68     		ldr	r3, [r7, #4]
 1671 001a 5A61     		str	r2, [r3, #20]
1014:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** 
1015:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   return HAL_OK;
 1672              		.loc 1 1015 10
 1673 001c 0023     		movs	r3, #0
1016:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** }
 1674              		.loc 1 1016 1
 1675 001e 1846     		mov	r0, r3
 1676 0020 0C37     		adds	r7, r7, #12
 1677              	.LCFI116:
 1678              		.cfi_def_cfa_offset 4
 1679 0022 BD46     		mov	sp, r7
 1680              	.LCFI117:
 1681              		.cfi_def_cfa_register 13
 1682              		@ sp needed
 1683 0024 5DF8047B 		ldr	r7, [sp], #4
 1684              	.LCFI118:
 1685              		.cfi_restore 7
 1686              		.cfi_def_cfa_offset 0
 1687 0028 7047     		bx	lr
 1688              	.L70:
 1689 002a 00BF     		.align	2
ARM GAS  /tmp/cciv3jAJ.s 			page 48


 1690              	.L69:
 1691 002c 01C0FFFF 		.word	-16383
 1692              		.cfi_endproc
 1693              	.LFE350:
 1695              		.section	.text.FMC_SDRAM_SetAutoRefreshNumber,"ax",%progbits
 1696              		.align	1
 1697              		.global	FMC_SDRAM_SetAutoRefreshNumber
 1698              		.syntax unified
 1699              		.thumb
 1700              		.thumb_func
 1701              		.fpu fpv5-d16
 1703              	FMC_SDRAM_SetAutoRefreshNumber:
 1704              	.LFB351:
1017:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** 
1018:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** /**
1019:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   * @brief  Set the Number of consecutive SDRAM Memory auto Refresh commands.
1020:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   * @param  Device Pointer to SDRAM device instance
1021:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   * @param  AutoRefreshNumber Specifies the auto Refresh number.
1022:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   * @retval None
1023:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   */
1024:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** HAL_StatusTypeDef FMC_SDRAM_SetAutoRefreshNumber(FMC_SDRAM_TypeDef *Device,
1025:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****                                                  uint32_t AutoRefreshNumber)
1026:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** {
 1705              		.loc 1 1026 1
 1706              		.cfi_startproc
 1707              		@ args = 0, pretend = 0, frame = 8
 1708              		@ frame_needed = 1, uses_anonymous_args = 0
 1709              		@ link register save eliminated.
 1710 0000 80B4     		push	{r7}
 1711              	.LCFI119:
 1712              		.cfi_def_cfa_offset 4
 1713              		.cfi_offset 7, -4
 1714 0002 83B0     		sub	sp, sp, #12
 1715              	.LCFI120:
 1716              		.cfi_def_cfa_offset 16
 1717 0004 00AF     		add	r7, sp, #0
 1718              	.LCFI121:
 1719              		.cfi_def_cfa_register 7
 1720 0006 7860     		str	r0, [r7, #4]
 1721 0008 3960     		str	r1, [r7]
1027:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   /* Check the parameters */
1028:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   assert_param(IS_FMC_SDRAM_DEVICE(Device));
1029:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   assert_param(IS_FMC_AUTOREFRESH_NUMBER(AutoRefreshNumber));
1030:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** 
1031:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   /* Set the Auto-refresh number in command register */
1032:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   MODIFY_REG(Device->SDCMR, FMC_SDCMR_NRFS, ((AutoRefreshNumber - 1U) << FMC_SDCMR_NRFS_Pos));
 1722              		.loc 1 1032 3
 1723 000a 7B68     		ldr	r3, [r7, #4]
 1724 000c 1B69     		ldr	r3, [r3, #16]
 1725 000e 23F4F072 		bic	r2, r3, #480
 1726 0012 3B68     		ldr	r3, [r7]
 1727 0014 013B     		subs	r3, r3, #1
 1728 0016 5B01     		lsls	r3, r3, #5
 1729 0018 1A43     		orrs	r2, r2, r3
 1730 001a 7B68     		ldr	r3, [r7, #4]
 1731 001c 1A61     		str	r2, [r3, #16]
1033:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** 
ARM GAS  /tmp/cciv3jAJ.s 			page 49


1034:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   return HAL_OK;
 1732              		.loc 1 1034 10
 1733 001e 0023     		movs	r3, #0
1035:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** }
 1734              		.loc 1 1035 1
 1735 0020 1846     		mov	r0, r3
 1736 0022 0C37     		adds	r7, r7, #12
 1737              	.LCFI122:
 1738              		.cfi_def_cfa_offset 4
 1739 0024 BD46     		mov	sp, r7
 1740              	.LCFI123:
 1741              		.cfi_def_cfa_register 13
 1742              		@ sp needed
 1743 0026 5DF8047B 		ldr	r7, [sp], #4
 1744              	.LCFI124:
 1745              		.cfi_restore 7
 1746              		.cfi_def_cfa_offset 0
 1747 002a 7047     		bx	lr
 1748              		.cfi_endproc
 1749              	.LFE351:
 1751              		.section	.text.FMC_SDRAM_GetModeStatus,"ax",%progbits
 1752              		.align	1
 1753              		.global	FMC_SDRAM_GetModeStatus
 1754              		.syntax unified
 1755              		.thumb
 1756              		.thumb_func
 1757              		.fpu fpv5-d16
 1759              	FMC_SDRAM_GetModeStatus:
 1760              	.LFB352:
1036:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** 
1037:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** /**
1038:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   * @brief  Returns the indicated FMC SDRAM bank mode status.
1039:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   * @param  Device Pointer to SDRAM device instance
1040:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   * @param  Bank Defines the FMC SDRAM bank. This parameter can be
1041:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   *                     FMC_Bank1_SDRAM or FMC_Bank2_SDRAM.
1042:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   * @retval The FMC SDRAM bank mode status, could be on of the following values:
1043:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   *         FMC_SDRAM_NORMAL_MODE, FMC_SDRAM_SELF_REFRESH_MODE or
1044:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   *         FMC_SDRAM_POWER_DOWN_MODE.
1045:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   */
1046:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** uint32_t FMC_SDRAM_GetModeStatus(FMC_SDRAM_TypeDef *Device, uint32_t Bank)
1047:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** {
 1761              		.loc 1 1047 1
 1762              		.cfi_startproc
 1763              		@ args = 0, pretend = 0, frame = 16
 1764              		@ frame_needed = 1, uses_anonymous_args = 0
 1765              		@ link register save eliminated.
 1766 0000 80B4     		push	{r7}
 1767              	.LCFI125:
 1768              		.cfi_def_cfa_offset 4
 1769              		.cfi_offset 7, -4
 1770 0002 85B0     		sub	sp, sp, #20
 1771              	.LCFI126:
 1772              		.cfi_def_cfa_offset 24
 1773 0004 00AF     		add	r7, sp, #0
 1774              	.LCFI127:
 1775              		.cfi_def_cfa_register 7
 1776 0006 7860     		str	r0, [r7, #4]
ARM GAS  /tmp/cciv3jAJ.s 			page 50


 1777 0008 3960     		str	r1, [r7]
1048:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   uint32_t tmpreg;
1049:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** 
1050:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   /* Check the parameters */
1051:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   assert_param(IS_FMC_SDRAM_DEVICE(Device));
1052:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   assert_param(IS_FMC_SDRAM_BANK(Bank));
1053:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** 
1054:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   /* Get the corresponding bank mode */
1055:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   if (Bank == FMC_SDRAM_BANK1)
 1778              		.loc 1 1055 6
 1779 000a 3B68     		ldr	r3, [r7]
 1780 000c 002B     		cmp	r3, #0
 1781 000e 05D1     		bne	.L74
1056:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   {
1057:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****     tmpreg = (uint32_t)(Device->SDSR & FMC_SDSR_MODES1);
 1782              		.loc 1 1057 31
 1783 0010 7B68     		ldr	r3, [r7, #4]
 1784 0012 9B69     		ldr	r3, [r3, #24]
 1785              		.loc 1 1057 12
 1786 0014 03F00603 		and	r3, r3, #6
 1787 0018 FB60     		str	r3, [r7, #12]
 1788 001a 05E0     		b	.L75
 1789              	.L74:
1058:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   }
1059:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   else
1060:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   {
1061:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****     tmpreg = ((uint32_t)(Device->SDSR & FMC_SDSR_MODES2) >> 2U);
 1790              		.loc 1 1061 32
 1791 001c 7B68     		ldr	r3, [r7, #4]
 1792 001e 9B69     		ldr	r3, [r3, #24]
 1793              		.loc 1 1061 58
 1794 0020 9B08     		lsrs	r3, r3, #2
 1795              		.loc 1 1061 12
 1796 0022 03F00603 		and	r3, r3, #6
 1797 0026 FB60     		str	r3, [r7, #12]
 1798              	.L75:
1062:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   }
1063:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** 
1064:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   /* Return the mode status */
1065:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c ****   return tmpreg;
 1799              		.loc 1 1065 10
 1800 0028 FB68     		ldr	r3, [r7, #12]
1066:./Libraries/STM32H7xx_HAL_Driver/Src/stm32h7xx_ll_fmc.c **** }
 1801              		.loc 1 1066 1
 1802 002a 1846     		mov	r0, r3
 1803 002c 1437     		adds	r7, r7, #20
 1804              	.LCFI128:
 1805              		.cfi_def_cfa_offset 4
 1806 002e BD46     		mov	sp, r7
 1807              	.LCFI129:
 1808              		.cfi_def_cfa_register 13
 1809              		@ sp needed
 1810 0030 5DF8047B 		ldr	r7, [sp], #4
 1811              	.LCFI130:
 1812              		.cfi_restore 7
 1813              		.cfi_def_cfa_offset 0
 1814 0034 7047     		bx	lr
ARM GAS  /tmp/cciv3jAJ.s 			page 51


 1815              		.cfi_endproc
 1816              	.LFE352:
 1818              		.text
 1819              	.Letext0:
 1820              		.file 2 "/usr/lib/gcc/arm-none-eabi/9.2.1/include/stdint.h"
 1821              		.file 3 "./Libraries/CMSIS/Core/Include/core_cm7.h"
 1822              		.file 4 "./Libraries/CMSIS/Device/ST/STM32H7xx/Include/system_stm32h7xx.h"
 1823              		.file 5 "./Libraries/CMSIS/Device/ST/STM32H7xx/Include/stm32h747xx.h"
 1824              		.file 6 "/usr/lib/gcc/arm-none-eabi/9.2.1/include/stddef.h"
 1825              		.file 7 "/usr/include/newlib/sys/_types.h"
 1826              		.file 8 "/usr/include/newlib/sys/reent.h"
 1827              		.file 9 "/usr/include/newlib/sys/lock.h"
 1828              		.file 10 "/usr/include/newlib/math.h"
 1829              		.file 11 "./Libraries/CMSIS/Device/ST/STM32H7xx/Include/stm32h7xx.h"
 1830              		.file 12 "./Libraries/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_def.h"
 1831              		.file 13 "./Libraries/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_flash.h"
 1832              		.file 14 "./Libraries/STM32H7xx_HAL_Driver/Inc/stm32h7xx_ll_fmc.h"
 1833              		.file 15 "./Libraries/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_uart.h"
 1834              		.file 16 "./Libraries/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal.h"
ARM GAS  /tmp/cciv3jAJ.s 			page 52


DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32h7xx_ll_fmc.c
     /tmp/cciv3jAJ.s:17     .text.FMC_NORSRAM_Init:0000000000000000 $t
     /tmp/cciv3jAJ.s:25     .text.FMC_NORSRAM_Init:0000000000000000 FMC_NORSRAM_Init
     /tmp/cciv3jAJ.s:233    .text.FMC_NORSRAM_Init:000000000000011c $d
     /tmp/cciv3jAJ.s:238    .text.FMC_NORSRAM_DeInit:0000000000000000 $t
     /tmp/cciv3jAJ.s:245    .text.FMC_NORSRAM_DeInit:0000000000000000 FMC_NORSRAM_DeInit
     /tmp/cciv3jAJ.s:322    .text.FMC_NORSRAM_Timing_Init:0000000000000000 $t
     /tmp/cciv3jAJ.s:329    .text.FMC_NORSRAM_Timing_Init:0000000000000000 FMC_NORSRAM_Timing_Init
     /tmp/cciv3jAJ.s:440    .text.FMC_NORSRAM_Extended_Timing_Init:0000000000000000 $t
     /tmp/cciv3jAJ.s:447    .text.FMC_NORSRAM_Extended_Timing_Init:0000000000000000 FMC_NORSRAM_Extended_Timing_Init
     /tmp/cciv3jAJ.s:526    .text.FMC_NORSRAM_Extended_Timing_Init:000000000000006c $d
     /tmp/cciv3jAJ.s:531    .text.FMC_NORSRAM_WriteOperation_Enable:0000000000000000 $t
     /tmp/cciv3jAJ.s:538    .text.FMC_NORSRAM_WriteOperation_Enable:0000000000000000 FMC_NORSRAM_WriteOperation_Enable
     /tmp/cciv3jAJ.s:585    .text.FMC_NORSRAM_WriteOperation_Disable:0000000000000000 $t
     /tmp/cciv3jAJ.s:592    .text.FMC_NORSRAM_WriteOperation_Disable:0000000000000000 FMC_NORSRAM_WriteOperation_Disable
     /tmp/cciv3jAJ.s:639    .text.FMC_NAND_Init:0000000000000000 $t
     /tmp/cciv3jAJ.s:646    .text.FMC_NAND_Init:0000000000000000 FMC_NAND_Init
     /tmp/cciv3jAJ.s:712    .text.FMC_NAND_Init:0000000000000050 $d
     /tmp/cciv3jAJ.s:717    .text.FMC_NAND_CommonSpace_Timing_Init:0000000000000000 $t
     /tmp/cciv3jAJ.s:724    .text.FMC_NAND_CommonSpace_Timing_Init:0000000000000000 FMC_NAND_CommonSpace_Timing_Init
     /tmp/cciv3jAJ.s:783    .text.FMC_NAND_AttributeSpace_Timing_Init:0000000000000000 $t
     /tmp/cciv3jAJ.s:790    .text.FMC_NAND_AttributeSpace_Timing_Init:0000000000000000 FMC_NAND_AttributeSpace_Timing_Init
     /tmp/cciv3jAJ.s:849    .text.FMC_NAND_DeInit:0000000000000000 $t
     /tmp/cciv3jAJ.s:856    .text.FMC_NAND_DeInit:0000000000000000 FMC_NAND_DeInit
     /tmp/cciv3jAJ.s:917    .text.FMC_NAND_ECC_Enable:0000000000000000 $t
     /tmp/cciv3jAJ.s:924    .text.FMC_NAND_ECC_Enable:0000000000000000 FMC_NAND_ECC_Enable
     /tmp/cciv3jAJ.s:969    .text.FMC_NAND_ECC_Disable:0000000000000000 $t
     /tmp/cciv3jAJ.s:976    .text.FMC_NAND_ECC_Disable:0000000000000000 FMC_NAND_ECC_Disable
     /tmp/cciv3jAJ.s:1021   .text.FMC_NAND_GetECC:0000000000000000 $t
     /tmp/cciv3jAJ.s:1028   .text.FMC_NAND_GetECC:0000000000000000 FMC_NAND_GetECC
     /tmp/cciv3jAJ.s:1108   .text.FMC_SDRAM_Init:0000000000000000 $t
     /tmp/cciv3jAJ.s:1115   .text.FMC_SDRAM_Init:0000000000000000 FMC_SDRAM_Init
     /tmp/cciv3jAJ.s:1236   .text.FMC_SDRAM_Init:00000000000000b4 $d
     /tmp/cciv3jAJ.s:1241   .text.FMC_SDRAM_Timing_Init:0000000000000000 $t
     /tmp/cciv3jAJ.s:1248   .text.FMC_SDRAM_Timing_Init:0000000000000000 FMC_SDRAM_Timing_Init
     /tmp/cciv3jAJ.s:1381   .text.FMC_SDRAM_Timing_Init:00000000000000d0 $d
     /tmp/cciv3jAJ.s:1386   .text.FMC_SDRAM_DeInit:0000000000000000 $t
     /tmp/cciv3jAJ.s:1393   .text.FMC_SDRAM_DeInit:0000000000000000 FMC_SDRAM_DeInit
     /tmp/cciv3jAJ.s:1455   .text.FMC_SDRAM_WriteProtection_Enable:0000000000000000 $t
     /tmp/cciv3jAJ.s:1462   .text.FMC_SDRAM_WriteProtection_Enable:0000000000000000 FMC_SDRAM_WriteProtection_Enable
     /tmp/cciv3jAJ.s:1509   .text.FMC_SDRAM_WriteProtection_Disable:0000000000000000 $t
     /tmp/cciv3jAJ.s:1516   .text.FMC_SDRAM_WriteProtection_Disable:0000000000000000 FMC_SDRAM_WriteProtection_Disable
     /tmp/cciv3jAJ.s:1563   .text.FMC_SDRAM_SendCommand:0000000000000000 $t
     /tmp/cciv3jAJ.s:1570   .text.FMC_SDRAM_SendCommand:0000000000000000 FMC_SDRAM_SendCommand
     /tmp/cciv3jAJ.s:1631   .text.FMC_SDRAM_SendCommand:0000000000000044 $d
     /tmp/cciv3jAJ.s:1636   .text.FMC_SDRAM_ProgramRefreshRate:0000000000000000 $t
     /tmp/cciv3jAJ.s:1643   .text.FMC_SDRAM_ProgramRefreshRate:0000000000000000 FMC_SDRAM_ProgramRefreshRate
     /tmp/cciv3jAJ.s:1691   .text.FMC_SDRAM_ProgramRefreshRate:000000000000002c $d
     /tmp/cciv3jAJ.s:1696   .text.FMC_SDRAM_SetAutoRefreshNumber:0000000000000000 $t
     /tmp/cciv3jAJ.s:1703   .text.FMC_SDRAM_SetAutoRefreshNumber:0000000000000000 FMC_SDRAM_SetAutoRefreshNumber
     /tmp/cciv3jAJ.s:1752   .text.FMC_SDRAM_GetModeStatus:0000000000000000 $t
     /tmp/cciv3jAJ.s:1759   .text.FMC_SDRAM_GetModeStatus:0000000000000000 FMC_SDRAM_GetModeStatus

UNDEFINED SYMBOLS
HAL_GetTick
