$date
	Tue Mar 14 13:12:54 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module TM $end
$scope module fa $end
$var wire 1 ! a $end
$var wire 1 " b $end
$var wire 1 # cin $end
$var wire 1 $ sum $end
$var wire 1 % cout $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
x%
x$
x#
x"
x!
$end
#10000
0$
0%
0#
0"
0!
#20000
1$
1"
#30000
0"
1!
#40000
0$
1%
1"
#50000
1$
0%
1#
0"
0!
#60000
0$
1%
1"
#70000
0"
1!
#80000
1$
1"
#90000
