/*
 * CAUTION: This file is automatically generated by Xilinx.
 * Version:  
 * Today is: Sat Oct 23 10:23:09 2021
 */


/ {
	amba_pl: amba_pl@0 {
		#address-cells = <2>;
		#size-cells = <2>;
		compatible = "simple-bus";
		ranges ;
		ADC_DDR_DMA_axi_dma_0: dma@a0203000 {
			#dma-cells = <1>;
			clock-names = "s_axi_lite_aclk", "m_axi_sg_aclk", "m_axi_s2mm_aclk";
			clocks = <&zynqmp_clk 71>, <&zynqmp_clk 71>, <&misc_clk_0>;
			compatible = "xlnx,axi-dma-7.1", "xlnx,axi-dma-1.00.a";
			interrupt-names = "s2mm_introut";
			interrupt-parent = <&gic>;
			interrupts = <0 91 4>;
			reg = <0x0 0xa0203000 0x0 0x1000>;
			xlnx,addrwidth = <0x40>;
			xlnx,include-sg ;
			xlnx,sg-length-width = <0x1a>;
			dma-channel@a0203030 {
				compatible = "xlnx,axi-dma-s2mm-channel";
				dma-channels = <0x1>;
				interrupts = <0 91 4>;
				xlnx,datawidth = <0x200>;
				xlnx,device-id = <0x0>;
			};
		};
		misc_clk_0: misc_clk_0 {
			#clock-cells = <0>;
			clock-frequency = <333250000>;
			compatible = "fixed-clock";
		};
		ADC_DDR_DMA_axis_inter_adc_xbar: axis_switch@a0204000 {
			clock-names = "aclk", "s_axi_ctrl_aclk";
			clocks = <&misc_clk_0>, <&zynqmp_clk 71>;
			compatible = "xlnx,axis-switch-1.1";
			reg = <0x0 0xa0204000 0x0 0x1000>;
			xlnx,num-mi-slots = <1>;
			xlnx,num-si-slots = <8>;
			xlnx,routing-mode = <1>;
			axis_switch_portsADC_DDR_DMA_axis_inter_adc_xbar: ports {
				#address-cells = <1>;
				#size-cells = <0>;
				axis_switch_port1ADC_DDR_DMA_axis_inter_adc_xbar: port@1 {
					reg = <1>;
				};
			};
		};
		ADC_DDR_DMA_ddr4_adc: ddr4@1000000000 {
			compatible = "xlnx,ddr4-2.2";
			reg = <0x00000010 0x00000000 0x00000001 0x00000000>;
		};
		ADC_DDR_DMA_tlast_gen_v1_0_0: tlast_gen_v1_0@a0310000 {
			clock-names = "aclk", "s00_axi_aclk";
			clocks = <&misc_clk_0>, <&zynqmp_clk 71>;
			compatible = "xlnx,tlast-gen-v1-0-1.0";
			reg = <0x0 0xa0310000 0x0 0x1000>;
			xlnx,s00-axi-addr-width = <0x4>;
			xlnx,s00-axi-data-width = <0x20>;
		};
		DAC_DDR_DMA_axi_dma_0: dma@a0000000 {
			#dma-cells = <1>;
			clock-names = "s_axi_lite_aclk", "m_axi_sg_aclk", "m_axi_mm2s_aclk";
			clocks = <&zynqmp_clk 71>, <&zynqmp_clk 71>, <&misc_clk_0>;
			compatible = "xlnx,axi-dma-7.1", "xlnx,axi-dma-1.00.a";
			interrupt-names = "mm2s_introut";
			interrupt-parent = <&gic>;
			interrupts = <0 90 4>;
			reg = <0x0 0xa0000000 0x0 0x10000>;
			xlnx,addrwidth = <0x40>;
			xlnx,include-sg ;
			xlnx,sg-length-width = <0x1a>;
			dma-channel@a0000000 {
				compatible = "xlnx,axi-dma-mm2s-channel";
				dma-channels = <0x1>;
				interrupts = <0 90 4>;
				xlnx,datawidth = <0x100>;
				xlnx,device-id = <0x1>;
				xlnx,include-dre ;
			};
		};
		DAC_DDR_DMA_ddr4_0: ddr4@400000000 {
			compatible = "xlnx,ddr4-2.2";
			reg = <0x00000004 0x00000000 0x00000001 0x00000000>;
		};
		PS_Subsystem_axi_gpio_adc: gpio@a0240000 {
			#gpio-cells = <3>;
			clock-names = "s_axi_aclk";
			clocks = <&zynqmp_clk 71>;
			compatible = "xlnx,axi-gpio-2.0", "xlnx,xps-gpio-1.00.a";
			gpio-controller ;
			reg = <0x0 0xa0240000 0x0 0x1000>;
			xlnx,all-inputs = <0x0>;
			xlnx,all-inputs-2 = <0x0>;
			xlnx,all-outputs = <0x1>;
			xlnx,all-outputs-2 = <0x0>;
			xlnx,dout-default = <0x0000000f>;
			xlnx,dout-default-2 = <0x00000000>;
			xlnx,gpio-width = <0x1>;
			xlnx,gpio2-width = <0x20>;
			xlnx,interrupt-present = <0x0>;
			xlnx,is-dual = <0x0>;
			xlnx,tri-default = <0xFFFFFFFF>;
			xlnx,tri-default-2 = <0xFFFFFFFF>;
		};
		PS_Subsystem_axi_gpio_dac: gpio@a0202000 {
			#gpio-cells = <3>;
			clock-names = "s_axi_aclk";
			clocks = <&zynqmp_clk 71>;
			compatible = "xlnx,axi-gpio-2.0", "xlnx,xps-gpio-1.00.a";
			gpio-controller ;
			reg = <0x0 0xa0202000 0x0 0x1000>;
			xlnx,all-inputs = <0x0>;
			xlnx,all-inputs-2 = <0x0>;
			xlnx,all-outputs = <0x1>;
			xlnx,all-outputs-2 = <0x0>;
			xlnx,dout-default = <0x00000000>;
			xlnx,dout-default-2 = <0x00000000>;
			xlnx,gpio-width = <0x8>;
			xlnx,gpio2-width = <0x20>;
			xlnx,interrupt-present = <0x0>;
			xlnx,is-dual = <0x0>;
			xlnx,tri-default = <0xFFFFFFFF>;
			xlnx,tri-default-2 = <0xFFFFFFFF>;
		};
		PS_Subsystem_axi_gpio_mts: gpio@a0300000 {
			#gpio-cells = <3>;
			clock-names = "s_axi_aclk";
			clocks = <&zynqmp_clk 71>;
			compatible = "xlnx,axi-gpio-2.0", "xlnx,xps-gpio-1.00.a";
			gpio-controller ;
			reg = <0x0 0xa0300000 0x0 0x10000>;
			xlnx,all-inputs = <0x0>;
			xlnx,all-inputs-2 = <0x0>;
			xlnx,all-outputs = <0x1>;
			xlnx,all-outputs-2 = <0x0>;
			xlnx,dout-default = <0xffffffff>;
			xlnx,dout-default-2 = <0x00000000>;
			xlnx,gpio-width = <0x8>;
			xlnx,gpio2-width = <0x20>;
			xlnx,interrupt-present = <0x0>;
			xlnx,is-dual = <0x0>;
			xlnx,tri-default = <0xFFFFFFFF>;
			xlnx,tri-default-2 = <0xFFFFFFFF>;
		};
		PS_Subsystem_axi_gpio_spi_mux: gpio@a0205000 {
			#gpio-cells = <3>;
			clock-names = "s_axi_aclk";
			clocks = <&zynqmp_clk 71>;
			compatible = "xlnx,axi-gpio-2.0", "xlnx,xps-gpio-1.00.a";
			gpio-controller ;
			reg = <0x0 0xa0205000 0x0 0x1000>;
			xlnx,all-inputs = <0x0>;
			xlnx,all-inputs-2 = <0x0>;
			xlnx,all-outputs = <0x1>;
			xlnx,all-outputs-2 = <0x0>;
			xlnx,dout-default = <0x00000000>;
			xlnx,dout-default-2 = <0x00000000>;
			xlnx,gpio-width = <0x2>;
			xlnx,gpio2-width = <0x20>;
			xlnx,interrupt-present = <0x0>;
			xlnx,is-dual = <0x0>;
			xlnx,tri-default = <0xFFFFFFFF>;
			xlnx,tri-default-2 = <0xFFFFFFFF>;
		};
		clocking_block_clk_wiz_adc0: clk_wiz@b4c40000 {
			#clock-cells = <1>;
			clock-names = "s_axi_aclk", "clk_in1", "clk_in2", "clkfb_in";
			clock-output-names = "0xb4c40000-clk_out1";
			clocks = <&zynqmp_clk 71>, <&misc_clk_1>, <&misc_clk_1>, <&misc_clk_2>;
			compatible = "xlnx,clk-wiz-6.0", "xlnx,clocking-wizard";
			reg = <0x0 0xb4c40000 0x0 0x10000>;
			speed-grade = <2>;
		};
		misc_clk_1: misc_clk_1 {
			#clock-cells = <0>;
			clock-frequency = <276480000>;
			compatible = "fixed-clock";
		};
		misc_clk_2: misc_clk_2 {
			#clock-cells = <0>;
			clock-frequency = <100000000>;
			compatible = "fixed-clock";
		};
		clocking_block_clk_wiz_adc1: clk_wiz@b4c50000 {
			#clock-cells = <1>;
			clock-names = "s_axi_aclk", "clk_in1";
			clock-output-names = "0xb4c50000-clk_out1";
			clocks = <&zynqmp_clk 71>, <&misc_clk_1>;
			compatible = "xlnx,clk-wiz-6.0", "xlnx,clocking-wizard";
			reg = <0x0 0xb4c50000 0x0 0x10000>;
			speed-grade = <2>;
		};
		clocking_block_clk_wiz_adc2: clk_wiz@b4c60000 {
			#clock-cells = <1>;
			clock-names = "s_axi_aclk", "clk_in1";
			clock-output-names = "0xb4c60000-clk_out1";
			clocks = <&zynqmp_clk 71>, <&misc_clk_1>;
			compatible = "xlnx,clk-wiz-6.0", "xlnx,clocking-wizard";
			reg = <0x0 0xb4c60000 0x0 0x10000>;
			speed-grade = <2>;
		};
		clocking_block_clk_wiz_adc3: clk_wiz@b4c70000 {
			#clock-cells = <1>;
			clock-names = "s_axi_aclk", "clk_in1";
			clock-output-names = "0xb4c70000-clk_out1";
			clocks = <&zynqmp_clk 71>, <&misc_clk_1>;
			compatible = "xlnx,clk-wiz-6.0", "xlnx,clocking-wizard";
			reg = <0x0 0xb4c70000 0x0 0x10000>;
			speed-grade = <2>;
		};
		clocking_block_clk_wiz_dac0: clk_wiz@b4c00000 {
			#clock-cells = <1>;
			clock-names = "s_axi_aclk", "clk_in1", "clk_in2";
			clock-output-names = "0xb4c00000-clk_out1";
			clocks = <&zynqmp_clk 71>, <&misc_clk_3>, <&misc_clk_3>;
			compatible = "xlnx,clk-wiz-6.0", "xlnx,clocking-wizard";
			reg = <0x0 0xb4c00000 0x0 0x10000>;
			speed-grade = <2>;
		};
		misc_clk_3: misc_clk_3 {
			#clock-cells = <0>;
			clock-frequency = <491520000>;
			compatible = "fixed-clock";
		};
		clocking_block_clk_wiz_dac1: clk_wiz@b4c10000 {
			#clock-cells = <1>;
			clock-names = "s_axi_aclk", "clk_in1", "clk_in2";
			clock-output-names = "0xb4c10000-clk_out1";
			clocks = <&zynqmp_clk 71>, <&misc_clk_3>, <&misc_clk_3>;
			compatible = "xlnx,clk-wiz-6.0", "xlnx,clocking-wizard";
			reg = <0x0 0xb4c10000 0x0 0x10000>;
			speed-grade = <2>;
		};
		clocking_block_clk_wiz_dac2: clk_wiz@b4c20000 {
			#clock-cells = <1>;
			clock-names = "s_axi_aclk", "clk_in1", "clk_in2";
			clock-output-names = "0xb4c20000-clk_out1";
			clocks = <&zynqmp_clk 71>, <&misc_clk_3>, <&misc_clk_3>;
			compatible = "xlnx,clk-wiz-6.0", "xlnx,clocking-wizard";
			reg = <0x0 0xb4c20000 0x0 0x10000>;
			speed-grade = <2>;
		};
		clocking_block_clk_wiz_dac3: clk_wiz@b4c30000 {
			#clock-cells = <1>;
			clock-names = "s_axi_aclk", "clk_in1", "clk_in2";
			clock-output-names = "0xb4c30000-clk_out1";
			clocks = <&zynqmp_clk 71>, <&misc_clk_3>, <&misc_clk_3>;
			compatible = "xlnx,clk-wiz-6.0", "xlnx,clocking-wizard";
			reg = <0x0 0xb4c30000 0x0 0x10000>;
			speed-grade = <2>;
		};
		ex_design_adc_sink_i: exdes_rfadc_data_bram_capture@b0400000 {
			clock-names = "s0_axis_clock", "s0_div2_axis_clock", "s1_axis_clock", "s1_div2_axis_clock", "s2_axis_clock", "s2_div2_axis_clock", "s3_axis_clock", "s3_div2_axis_clock", "s_axi_aclk";
			clocks = <&misc_clk_2>, <&misc_clk_2>, <&misc_clk_2>, <&misc_clk_2>, <&misc_clk_2>, <&misc_clk_2>, <&misc_clk_2>, <&misc_clk_2>, <&zynqmp_clk 71>;
			compatible = "xlnx,exdes-rfadc-data-bram-capture-1.0";
			reg = <0x0 0xb0400000 0x0 0x200000>;
		};
		ex_design_dac_source_i: exdes_rfdac_data_bram_stim@b0000000 {
			clock-names = "m0_axis_clock", "m0_div2_axis_clock", "m1_axis_clock", "m1_div2_axis_clock", "m2_axis_clock", "m2_div2_axis_clock", "m3_axis_clock", "m3_div2_axis_clock", "s_axi_aclk";
			clocks = <&clocking_block_clk_wiz_dac0 0>, <&clocking_block_clk_wiz_dac0 0>, <&clocking_block_clk_wiz_dac1 0>, <&clocking_block_clk_wiz_dac1 0>, <&clocking_block_clk_wiz_dac2 0>, <&clocking_block_clk_wiz_dac2 0>, <&clocking_block_clk_wiz_dac3 0>, <&clocking_block_clk_wiz_dac3 0>, <&zynqmp_clk 71>;
			compatible = "xlnx,exdes-rfdac-data-bram-stim-1.0";
			reg = <0x0 0xb0000000 0x0 0x200000>;
		};
		ex_design_rfip: usp_rf_data_converter@b4b00000 {
			clock-names = "s_axi_aclk", "m0_axis_aclk", "m1_axis_aclk", "m2_axis_aclk", "m3_axis_aclk", "s0_axis_aclk", "s1_axis_aclk", "s2_axis_aclk", "s3_axis_aclk";
			clocks = <&zynqmp_clk 71>, <&misc_clk_2>, <&misc_clk_2>, <&misc_clk_2>, <&misc_clk_2>, <&clocking_block_clk_wiz_dac0 0>, <&clocking_block_clk_wiz_dac1 0>, <&clocking_block_clk_wiz_dac2 0>, <&clocking_block_clk_wiz_dac3 0>;
			compatible = "xlnx,usp-rf-data-converter-2.6";
			interrupt-names = "irq";
			interrupt-parent = <&gic>;
			interrupts = <0 89 4>;
			num-insts = <0x1>;
			param-list = [ 00 00 00 00 00 00 b0 b4 00 00 00 00 01 00 00 00 00 00 00 00 00 00 00 00 01 00 00 00 01 00 00 00 02 00 00 00 01 00 00 00 01 00 00 00 01 00 00 00 69 1d 55 4d 10 75 1f 40 b8 1e 85 eb 51 b8 6e 40 b8 1e 85 eb 51 b8 6e 40 20 00 00 00 01 00 00 00 01 00 00 00 03 00 00 00 00 00 00 00 00 00 24 40 02 00 00 00 00 00 00 00 01 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 01 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 10 00 00 00 02 00 00 00 00 00 00 00 00 00 00 00 02 00 00 00 00 00 00 00 10 00 00 00 02 00 00 00 00 00 00 00 00 00 00 00 02 00 00 00 00 00 00 00 10 00 00 00 02 00 00 00 00 00 00 00 00 00 00 00 02 00 00 00 00 00 00 00 10 00 00 00 02 00 00 00 00 00 00 00 00 00 00 00 02 00 00 00 01 00 00 00 01 00 00 00 69 1d 55 4d 10 75 1f 40 b8 1e 85 eb 51 b8 6e 40 b8 1e 85 eb 51 b8 6e 40 20 00 00 00 01 00 00 00 01 00 00 00 03 00 00 00 00 00 00 00 00 00 24 40 02 00 00 00 00 00 00 00 01 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 01 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 10 00 00 00 02 00 00 00 00 00 00 00 00 00 00 00 02 00 00 00 00 00 00 00 10 00 00 00 02 00 00 00 00 00 00 00 00 00 00 00 02 00 00 00 00 00 00 00 10 00 00 00 02 00 00 00 00 00 00 00 00 00 00 00 02 00 00 00 00 00 00 00 10 00 00 00 02 00 00 00 00 00 00 00 00 00 00 00 02 00 00 00 01 00 00 00 01 00 00 00 69 1d 55 4d 10 75 1f 40 b8 1e 85 eb 51 b8 6e 40 b8 1e 85 eb 51 b8 6e 40 20 00 00 00 01 00 00 00 01 00 00 00 03 00 00 00 00 00 00 00 00 00 24 40 02 00 00 00 00 00 00 00 01 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 01 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 10 00 00 00 02 00 00 00 00 00 00 00 00 00 00 00 02 00 00 00 00 00 00 00 10 00 00 00 02 00 00 00 00 00 00 00 00 00 00 00 02 00 00 00 00 00 00 00 10 00 00 00 02 00 00 00 00 00 00 00 00 00 00 00 02 00 00 00 00 00 00 00 10 00 00 00 02 00 00 00 00 00 00 00 00 00 00 00 02 00 00 00 01 00 00 00 01 00 00 00 69 1d 55 4d 10 75 1f 40 b8 1e 85 eb 51 b8 6e 40 b8 1e 85 eb 51 b8 6e 40 20 00 00 00 01 00 00 00 01 00 00 00 03 00 00 00 00 00 00 00 00 00 24 40 02 00 00 00 00 00 00 00 01 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 01 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 10 00 00 00 02 00 00 00 00 00 00 00 00 00 00 00 02 00 00 00 00 00 00 00 10 00 00 00 02 00 00 00 00 00 00 00 00 00 00 00 02 00 00 00 00 00 00 00 10 00 00 00 02 00 00 00 00 00 00 00 00 00 00 00 02 00 00 00 00 00 00 00 10 00 00 00 02 00 00 00 00 00 00 00 00 00 00 00 02 00 00 00 01 00 00 00 01 00 00 00 8b e0 7f 2b d9 b1 11 40 b8 1e 85 eb 51 b8 6e 40 0a d7 a3 70 3d 0a 77 40 24 00 00 00 02 00 00 00 01 00 00 00 00 00 00 00 00 00 00 00 00 00 14 40 02 00 00 00 01 00 00 00 00 00 00 00 01 00 00 00 00 00 00 00 01 00 00 00 00 00 00 00 01 00 00 00 00 00 00 00 01 00 00 00 0c 00 00 00 01 00 00 00 00 00 00 00 02 00 00 00 01 00 00 00 0c 00 00 00 01 00 00 00 00 00 00 00 02 00 00 00 01 00 00 00 0c 00 00 00 01 00 00 00 00 00 00 00 02 00 00 00 01 00 00 00 0c 00 00 00 01 00 00 00 00 00 00 00 02 00 00 00 01 00 00 00 01 00 00 00 8b e0 7f 2b d9 b1 11 40 b8 1e 85 eb 51 b8 6e 40 0a d7 a3 70 3d 0a 77 40 24 00 00 00 02 00 00 00 01 00 00 00 00 00 00 00 00 00 00 00 00 00 14 40 02 00 00 00 01 00 00 00 00 00 00 00 01 00 00 00 00 00 00 00 01 00 00 00 00 00 00 00 01 00 00 00 00 00 00 00 01 00 00 00 0c 00 00 00 01 00 00 00 00 00 00 00 02 00 00 00 01 00 00 00 0c 00 00 00 01 00 00 00 00 00 00 00 02 00 00 00 01 00 00 00 0c 00 00 00 01 00 00 00 00 00 00 00 02 00 00 00 01 00 00 00 0c 00 00 00 01 00 00 00 00 00 00 00 02 00 00 00 01 00 00 00 01 00 00 00 8b e0 7f 2b d9 b1 11 40 b8 1e 85 eb 51 b8 6e 40 0a d7 a3 70 3d 0a 77 40 24 00 00 00 02 00 00 00 01 00 00 00 00 00 00 00 00 00 00 00 00 00 14 40 02 00 00 00 01 00 00 00 00 00 00 00 01 00 00 00 00 00 00 00 01 00 00 00 00 00 00 00 01 00 00 00 00 00 00 00 01 00 00 00 0c 00 00 00 01 00 00 00 00 00 00 00 02 00 00 00 01 00 00 00 0c 00 00 00 01 00 00 00 00 00 00 00 02 00 00 00 01 00 00 00 0c 00 00 00 01 00 00 00 00 00 00 00 02 00 00 00 01 00 00 00 0c 00 00 00 01 00 00 00 00 00 00 00 02 00 00 00 01 00 00 00 01 00 00 00 8b e0 7f 2b d9 b1 11 40 b8 1e 85 eb 51 b8 6e 40 0a d7 a3 70 3d 0a 77 40 24 00 00 00 02 00 00 00 01 00 00 00 00 00 00 00 00 00 00 00 00 00 14 40 02 00 00 00 01 00 00 00 00 00 00 00 01 00 00 00 00 00 00 00 01 00 00 00 00 00 00 00 01 00 00 00 00 00 00 00 01 00 00 00 0c 00 00 00 01 00 00 00 00 00 00 00 02 00 00 00 01 00 00 00 0c 00 00 00 01 00 00 00 00 00 00 00 02 00 00 00 01 00 00 00 0c 00 00 00 01 00 00 00 00 00 00 00 02 00 00 00 01 00 00 00 0c 00 00 00 01 00 00 00 00 00 00 00 02 00 00 00];
			reg = <0x0 0xb4b00000 0x0 0x40000>;
		};
		ex_design_tdd_module_i: exdes_tddrtsctrl@b0200000 {
			clock-names = "dac0_clk", "dac1_clk", "dac2_clk", "dac3_clk", "adc0_clk", "adc1_clk", "adc2_clk", "adc3_clk", "s_axi_aclk";
			clocks = <&clocking_block_clk_wiz_dac0 0>, <&clocking_block_clk_wiz_dac1 0>, <&clocking_block_clk_wiz_dac2 0>, <&clocking_block_clk_wiz_dac3 0>, <&misc_clk_2>, <&misc_clk_2>, <&misc_clk_2>, <&misc_clk_2>, <&zynqmp_clk 71>;
			compatible = "xlnx,exdes-tddrtsctrl-1.0";
			reg = <0x0 0xb0200000 0x0 0x10000>;
			xlnx,count-width = <0x13>;
		};
	};
};
