   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 4
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 2
  13              		.file	"bootloader.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.bootloader_jump,"ax",%progbits
  18              		.align	1
  19              		.weak	bootloader_jump
  20              		.arch armv7e-m
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  24              		.fpu fpv4-sp-d16
  26              	bootloader_jump:
  27              	.LFB283:
  28              		.file 1 "tmk_core/common/chibios/bootloader.c"
   1:tmk_core/common/chibios/bootloader.c **** #include "bootloader.h"
   2:tmk_core/common/chibios/bootloader.c **** 
   3:tmk_core/common/chibios/bootloader.c **** #include <ch.h>
   4:tmk_core/common/chibios/bootloader.c **** #include <hal.h>
   5:tmk_core/common/chibios/bootloader.c **** #include "wait.h"
   6:tmk_core/common/chibios/bootloader.c **** 
   7:tmk_core/common/chibios/bootloader.c **** /* This code should be checked whether it runs correctly on platforms */
   8:tmk_core/common/chibios/bootloader.c **** #define SYMVAL(sym) (uint32_t)(((uint8_t *)&(sym)) - ((uint8_t *)0))
   9:tmk_core/common/chibios/bootloader.c **** #define BOOTLOADER_MAGIC 0xDEADBEEF
  10:tmk_core/common/chibios/bootloader.c **** #define MAGIC_ADDR (unsigned long *)(SYMVAL(__ram0_end__) - 4)
  11:tmk_core/common/chibios/bootloader.c **** 
  12:tmk_core/common/chibios/bootloader.c **** #ifndef STM32_BOOTLOADER_DUAL_BANK
  13:tmk_core/common/chibios/bootloader.c **** #    define STM32_BOOTLOADER_DUAL_BANK FALSE
  14:tmk_core/common/chibios/bootloader.c **** #endif
  15:tmk_core/common/chibios/bootloader.c **** 
  16:tmk_core/common/chibios/bootloader.c **** #ifdef BOOTLOADER_TINYUF2
  17:tmk_core/common/chibios/bootloader.c **** 
  18:tmk_core/common/chibios/bootloader.c **** #    define DBL_TAP_MAGIC 0xf01669ef  // From tinyuf2's board_api.h
  19:tmk_core/common/chibios/bootloader.c **** 
  20:tmk_core/common/chibios/bootloader.c **** // defined by linker script
  21:tmk_core/common/chibios/bootloader.c **** extern uint32_t _board_dfu_dbl_tap[];
  22:tmk_core/common/chibios/bootloader.c **** #    define DBL_TAP_REG _board_dfu_dbl_tap[0]
  23:tmk_core/common/chibios/bootloader.c **** 
  24:tmk_core/common/chibios/bootloader.c **** void bootloader_jump(void) {
  25:tmk_core/common/chibios/bootloader.c ****     DBL_TAP_REG = DBL_TAP_MAGIC;
  26:tmk_core/common/chibios/bootloader.c ****     NVIC_SystemReset();
  27:tmk_core/common/chibios/bootloader.c **** }
  28:tmk_core/common/chibios/bootloader.c **** 
  29:tmk_core/common/chibios/bootloader.c **** void enter_bootloader_mode_if_requested(void) { /* not needed, no two-stage reset */
  30:tmk_core/common/chibios/bootloader.c **** }
  31:tmk_core/common/chibios/bootloader.c **** 
  32:tmk_core/common/chibios/bootloader.c **** #elif STM32_BOOTLOADER_DUAL_BANK
  33:tmk_core/common/chibios/bootloader.c **** 
  34:tmk_core/common/chibios/bootloader.c **** // Need pin definitions
  35:tmk_core/common/chibios/bootloader.c **** #    include "config_common.h"
  36:tmk_core/common/chibios/bootloader.c **** 
  37:tmk_core/common/chibios/bootloader.c **** #    ifndef STM32_BOOTLOADER_DUAL_BANK_GPIO
  38:tmk_core/common/chibios/bootloader.c **** #        error "No STM32_BOOTLOADER_DUAL_BANK_GPIO defined, don't know which pin to toggle"
  39:tmk_core/common/chibios/bootloader.c **** #    endif
  40:tmk_core/common/chibios/bootloader.c **** 
  41:tmk_core/common/chibios/bootloader.c **** #    ifndef STM32_BOOTLOADER_DUAL_BANK_POLARITY
  42:tmk_core/common/chibios/bootloader.c **** #        define STM32_BOOTLOADER_DUAL_BANK_POLARITY 0
  43:tmk_core/common/chibios/bootloader.c **** #    endif
  44:tmk_core/common/chibios/bootloader.c **** 
  45:tmk_core/common/chibios/bootloader.c **** #    ifndef STM32_BOOTLOADER_DUAL_BANK_DELAY
  46:tmk_core/common/chibios/bootloader.c **** #        define STM32_BOOTLOADER_DUAL_BANK_DELAY 100000
  47:tmk_core/common/chibios/bootloader.c **** #    endif
  48:tmk_core/common/chibios/bootloader.c **** 
  49:tmk_core/common/chibios/bootloader.c **** extern uint32_t __ram0_end__;
  50:tmk_core/common/chibios/bootloader.c **** 
  51:tmk_core/common/chibios/bootloader.c **** __attribute__((weak)) void bootloader_jump(void) {
  52:tmk_core/common/chibios/bootloader.c ****     // For STM32 MCUs with dual-bank flash, and we're incapable of jumping to the bootloader. The f
  53:tmk_core/common/chibios/bootloader.c ****     // bank is executed unconditionally after a reset, so it doesn't enter DFU unless BOOT0 is high
  54:tmk_core/common/chibios/bootloader.c ****     // it with hardware...in this case, we pull a GPIO high/low depending on the configuration, con
  55:tmk_core/common/chibios/bootloader.c ****     // BOOT0's RC charging circuit, lets it charge the capacitor, and issue a system reset. See the
  56:tmk_core/common/chibios/bootloader.c ****     // #hardware channel pins for an example circuit.
  57:tmk_core/common/chibios/bootloader.c ****     palSetPadMode(PAL_PORT(STM32_BOOTLOADER_DUAL_BANK_GPIO), PAL_PAD(STM32_BOOTLOADER_DUAL_BANK_GPI
  58:tmk_core/common/chibios/bootloader.c **** #    if STM32_BOOTLOADER_DUAL_BANK_POLARITY
  59:tmk_core/common/chibios/bootloader.c ****     palSetPad(PAL_PORT(STM32_BOOTLOADER_DUAL_BANK_GPIO), PAL_PAD(STM32_BOOTLOADER_DUAL_BANK_GPIO));
  60:tmk_core/common/chibios/bootloader.c **** #    else
  61:tmk_core/common/chibios/bootloader.c ****     palClearPad(PAL_PORT(STM32_BOOTLOADER_DUAL_BANK_GPIO), PAL_PAD(STM32_BOOTLOADER_DUAL_BANK_GPIO)
  62:tmk_core/common/chibios/bootloader.c **** #    endif
  63:tmk_core/common/chibios/bootloader.c **** 
  64:tmk_core/common/chibios/bootloader.c ****     // Wait for a while for the capacitor to charge
  65:tmk_core/common/chibios/bootloader.c ****     wait_ms(100);
  66:tmk_core/common/chibios/bootloader.c **** 
  67:tmk_core/common/chibios/bootloader.c ****     // Issue a system reset to get the ROM bootloader to execute, with BOOT0 high
  68:tmk_core/common/chibios/bootloader.c ****     NVIC_SystemReset();
  69:tmk_core/common/chibios/bootloader.c **** }
  70:tmk_core/common/chibios/bootloader.c **** 
  71:tmk_core/common/chibios/bootloader.c **** void enter_bootloader_mode_if_requested(void) {}  // not needed at all, but if anybody attempts to 
  72:tmk_core/common/chibios/bootloader.c **** 
  73:tmk_core/common/chibios/bootloader.c **** #elif defined(STM32_BOOTLOADER_ADDRESS)  // STM32_BOOTLOADER_DUAL_BANK
  74:tmk_core/common/chibios/bootloader.c **** 
  75:tmk_core/common/chibios/bootloader.c **** extern uint32_t __ram0_end__;
  76:tmk_core/common/chibios/bootloader.c **** 
  77:tmk_core/common/chibios/bootloader.c **** __attribute__((weak)) void bootloader_jump(void) {
  29              		.loc 1 77 50 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 0
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33              		@ link register save eliminated.
  78:tmk_core/common/chibios/bootloader.c ****     *MAGIC_ADDR = BOOTLOADER_MAGIC;  // set magic flag => reset handler will jump into boot loader
  34              		.loc 1 78 5 view .LVU1
  35              		.loc 1 78 17 is_stmt 0 view .LVU2
  36 0000 074B     		ldr	r3, .L3
  37 0002 084A     		ldr	r2, .L3+4
  38 0004 1A60     		str	r2, [r3]
  79:tmk_core/common/chibios/bootloader.c ****     NVIC_SystemReset();
  39              		.loc 1 79 5 is_stmt 1 view .LVU3
  40              	.LBB19:
  41              	.LBI19:
  42              		.file 2 "./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h"
   1:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** /**************************************************************************//**
   2:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****  * @file     core_cm4.h
   3:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****  * @brief    CMSIS Cortex-M4 Core Peripheral Access Layer Header File
   4:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****  * @version  V5.0.8
   5:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****  * @date     04. June 2018
   6:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****  ******************************************************************************/
   7:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** /*
   8:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****  * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
   9:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****  *
  10:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****  * SPDX-License-Identifier: Apache-2.0
  11:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****  *
  12:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****  * not use this file except in compliance with the License.
  14:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****  * You may obtain a copy of the License at
  15:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****  *
  16:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****  *
  18:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****  * Unless required by applicable law or agreed to in writing, software
  19:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****  * See the License for the specific language governing permissions and
  22:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****  * limitations under the License.
  23:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****  */
  24:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** 
  25:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #if   defined ( __ICCARM__ )
  26:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****   #pragma system_include         /* treat file as system include file for MISRA check */
  27:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #elif defined (__clang__)
  28:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****   #pragma clang system_header   /* treat file as system include file */
  29:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #endif
  30:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** 
  31:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #ifndef __CORE_CM4_H_GENERIC
  32:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define __CORE_CM4_H_GENERIC
  33:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** 
  34:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #include <stdint.h>
  35:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** 
  36:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #ifdef __cplusplus
  37:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****  extern "C" {
  38:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #endif
  39:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** 
  40:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** /**
  41:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****   \page CMSIS_MISRA_Exceptions  MISRA-C:2004 Compliance Exceptions
  42:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****   CMSIS violates the following MISRA-C:2004 rules:
  43:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** 
  44:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****    \li Required Rule 8.5, object/function definition in header file.<br>
  45:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****      Function definitions in header files are used to allow 'inlining'.
  46:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** 
  47:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****    \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.<br>
  48:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****      Unions are used for effective representation of core registers.
  49:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** 
  50:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****    \li Advisory Rule 19.7, Function-like macro defined.<br>
  51:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****      Function-like macros are used to allow more efficient code.
  52:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****  */
  53:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** 
  54:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** 
  55:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** /*******************************************************************************
  56:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****  *                 CMSIS definitions
  57:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****  ******************************************************************************/
  58:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** /**
  59:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****   \ingroup Cortex_M4
  60:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****   @{
  61:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****  */
  62:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** 
  63:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #include "cmsis_version.h"
  64:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** 
  65:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** /* CMSIS CM4 definitions */
  66:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define __CM4_CMSIS_VERSION_MAIN  (__CM_CMSIS_VERSION_MAIN)              /*!< \deprecated [31:16] C
  67:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define __CM4_CMSIS_VERSION_SUB   (__CM_CMSIS_VERSION_SUB)               /*!< \deprecated [15:0]  C
  68:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define __CM4_CMSIS_VERSION       ((__CM4_CMSIS_VERSION_MAIN << 16U) | \
  69:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****                                     __CM4_CMSIS_VERSION_SUB           )  /*!< \deprecated CMSIS HAL
  70:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** 
  71:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define __CORTEX_M                (4U)                                   /*!< Cortex-M Core */
  72:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** 
  73:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** /** __FPU_USED indicates whether an FPU is used or not.
  74:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****     For this, __FPU_PRESENT has to be checked prior to making use of FPU specific registers and fun
  75:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** */
  76:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #if defined ( __CC_ARM )
  77:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****   #if defined __TARGET_FPU_VFP
  78:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
  79:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****       #define __FPU_USED       1U
  80:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****     #else
  81:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
  82:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****       #define __FPU_USED       0U
  83:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****     #endif
  84:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****   #else
  85:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****     #define __FPU_USED         0U
  86:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****   #endif
  87:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** 
  88:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #elif defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
  89:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****   #if defined __ARM_PCS_VFP
  90:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
  91:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****       #define __FPU_USED       1U
  92:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****     #else
  93:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****       #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESEN
  94:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****       #define __FPU_USED       0U
  95:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****     #endif
  96:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****   #else
  97:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****     #define __FPU_USED         0U
  98:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****   #endif
  99:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** 
 100:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #elif defined ( __GNUC__ )
 101:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****   #if defined (__VFP_FP__) && !defined(__SOFTFP__)
 102:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 103:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****       #define __FPU_USED       1U
 104:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****     #else
 105:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 106:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****       #define __FPU_USED       0U
 107:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****     #endif
 108:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****   #else
 109:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****     #define __FPU_USED         0U
 110:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****   #endif
 111:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** 
 112:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #elif defined ( __ICCARM__ )
 113:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****   #if defined __ARMVFP__
 114:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 115:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****       #define __FPU_USED       1U
 116:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****     #else
 117:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 118:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****       #define __FPU_USED       0U
 119:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****     #endif
 120:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****   #else
 121:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****     #define __FPU_USED         0U
 122:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****   #endif
 123:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** 
 124:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #elif defined ( __TI_ARM__ )
 125:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****   #if defined __TI_VFP_SUPPORT__
 126:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 127:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****       #define __FPU_USED       1U
 128:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****     #else
 129:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 130:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****       #define __FPU_USED       0U
 131:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****     #endif
 132:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****   #else
 133:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****     #define __FPU_USED         0U
 134:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****   #endif
 135:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** 
 136:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #elif defined ( __TASKING__ )
 137:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****   #if defined __FPU_VFP__
 138:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 139:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****       #define __FPU_USED       1U
 140:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****     #else
 141:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 142:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****       #define __FPU_USED       0U
 143:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****     #endif
 144:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****   #else
 145:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****     #define __FPU_USED         0U
 146:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****   #endif
 147:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** 
 148:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #elif defined ( __CSMC__ )
 149:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****   #if ( __CSMC__ & 0x400U)
 150:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 151:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****       #define __FPU_USED       1U
 152:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****     #else
 153:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 154:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****       #define __FPU_USED       0U
 155:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****     #endif
 156:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****   #else
 157:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****     #define __FPU_USED         0U
 158:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****   #endif
 159:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** 
 160:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #endif
 161:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** 
 162:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #include "cmsis_compiler.h"               /* CMSIS compiler specific defines */
 163:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** 
 164:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** 
 165:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #ifdef __cplusplus
 166:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** }
 167:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #endif
 168:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** 
 169:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #endif /* __CORE_CM4_H_GENERIC */
 170:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** 
 171:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #ifndef __CMSIS_GENERIC
 172:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** 
 173:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #ifndef __CORE_CM4_H_DEPENDANT
 174:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define __CORE_CM4_H_DEPENDANT
 175:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** 
 176:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #ifdef __cplusplus
 177:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****  extern "C" {
 178:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #endif
 179:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** 
 180:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** /* check device defines and use defaults */
 181:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #if defined __CHECK_DEVICE_DEFINES
 182:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****   #ifndef __CM4_REV
 183:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****     #define __CM4_REV               0x0000U
 184:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****     #warning "__CM4_REV not defined in device header file; using default!"
 185:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****   #endif
 186:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** 
 187:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****   #ifndef __FPU_PRESENT
 188:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****     #define __FPU_PRESENT             0U
 189:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****     #warning "__FPU_PRESENT not defined in device header file; using default!"
 190:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****   #endif
 191:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** 
 192:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****   #ifndef __MPU_PRESENT
 193:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****     #define __MPU_PRESENT             0U
 194:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****     #warning "__MPU_PRESENT not defined in device header file; using default!"
 195:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****   #endif
 196:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** 
 197:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****   #ifndef __NVIC_PRIO_BITS
 198:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****     #define __NVIC_PRIO_BITS          3U
 199:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****     #warning "__NVIC_PRIO_BITS not defined in device header file; using default!"
 200:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****   #endif
 201:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** 
 202:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****   #ifndef __Vendor_SysTickConfig
 203:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****     #define __Vendor_SysTickConfig    0U
 204:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****     #warning "__Vendor_SysTickConfig not defined in device header file; using default!"
 205:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****   #endif
 206:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #endif
 207:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** 
 208:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** /* IO definitions (access restrictions to peripheral registers) */
 209:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** /**
 210:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****     \defgroup CMSIS_glob_defs CMSIS Global Defines
 211:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** 
 212:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****     <strong>IO Type Qualifiers</strong> are used
 213:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****     \li to specify the access to peripheral variables.
 214:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****     \li for automatic generation of peripheral register debug information.
 215:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** */
 216:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #ifdef __cplusplus
 217:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****   #define   __I     volatile             /*!< Defines 'read only' permissions */
 218:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #else
 219:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****   #define   __I     volatile const       /*!< Defines 'read only' permissions */
 220:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #endif
 221:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define     __O     volatile             /*!< Defines 'write only' permissions */
 222:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define     __IO    volatile             /*!< Defines 'read / write' permissions */
 223:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** 
 224:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** /* following defines should be used for structure members */
 225:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define     __IM     volatile const      /*! Defines 'read only' structure member permissions */
 226:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define     __OM     volatile            /*! Defines 'write only' structure member permissions */
 227:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define     __IOM    volatile            /*! Defines 'read / write' structure member permissions */
 228:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** 
 229:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** /*@} end of group Cortex_M4 */
 230:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** 
 231:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** 
 232:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** 
 233:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** /*******************************************************************************
 234:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****  *                 Register Abstraction
 235:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****   Core Register contain:
 236:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****   - Core Register
 237:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****   - Core NVIC Register
 238:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****   - Core SCB Register
 239:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****   - Core SysTick Register
 240:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****   - Core Debug Register
 241:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****   - Core MPU Register
 242:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****   - Core FPU Register
 243:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****  ******************************************************************************/
 244:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** /**
 245:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****   \defgroup CMSIS_core_register Defines and Type Definitions
 246:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****   \brief Type definitions and defines for Cortex-M processor based devices.
 247:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** */
 248:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** 
 249:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** /**
 250:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****   \ingroup    CMSIS_core_register
 251:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****   \defgroup   CMSIS_CORE  Status and Control Registers
 252:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****   \brief      Core Register type definitions.
 253:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****   @{
 254:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****  */
 255:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** 
 256:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** /**
 257:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****   \brief  Union type to access the Application Program Status Register (APSR).
 258:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****  */
 259:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** typedef union
 260:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** {
 261:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****   struct
 262:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****   {
 263:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****     uint32_t _reserved0:16;              /*!< bit:  0..15  Reserved */
 264:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
 265:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****     uint32_t _reserved1:7;               /*!< bit: 20..26  Reserved */
 266:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 267:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 268:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 269:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 270:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 271:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 272:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 273:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** } APSR_Type;
 274:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** 
 275:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** /* APSR Register Definitions */
 276:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define APSR_N_Pos                         31U                                            /*!< APSR
 277:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define APSR_N_Msk                         (1UL << APSR_N_Pos)                            /*!< APSR
 278:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** 
 279:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define APSR_Z_Pos                         30U                                            /*!< APSR
 280:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define APSR_Z_Msk                         (1UL << APSR_Z_Pos)                            /*!< APSR
 281:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** 
 282:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define APSR_C_Pos                         29U                                            /*!< APSR
 283:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define APSR_C_Msk                         (1UL << APSR_C_Pos)                            /*!< APSR
 284:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** 
 285:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define APSR_V_Pos                         28U                                            /*!< APSR
 286:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define APSR_V_Msk                         (1UL << APSR_V_Pos)                            /*!< APSR
 287:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** 
 288:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define APSR_Q_Pos                         27U                                            /*!< APSR
 289:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define APSR_Q_Msk                         (1UL << APSR_Q_Pos)                            /*!< APSR
 290:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** 
 291:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define APSR_GE_Pos                        16U                                            /*!< APSR
 292:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define APSR_GE_Msk                        (0xFUL << APSR_GE_Pos)                         /*!< APSR
 293:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** 
 294:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** 
 295:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** /**
 296:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****   \brief  Union type to access the Interrupt Program Status Register (IPSR).
 297:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****  */
 298:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** typedef union
 299:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** {
 300:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****   struct
 301:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****   {
 302:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 303:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****     uint32_t _reserved0:23;              /*!< bit:  9..31  Reserved */
 304:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 305:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 306:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** } IPSR_Type;
 307:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** 
 308:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** /* IPSR Register Definitions */
 309:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define IPSR_ISR_Pos                        0U                                            /*!< IPSR
 310:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define IPSR_ISR_Msk                       (0x1FFUL /*<< IPSR_ISR_Pos*/)                  /*!< IPSR
 311:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** 
 312:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** 
 313:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** /**
 314:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****   \brief  Union type to access the Special-Purpose Program Status Registers (xPSR).
 315:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****  */
 316:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** typedef union
 317:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** {
 318:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****   struct
 319:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****   {
 320:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 321:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****     uint32_t _reserved0:1;               /*!< bit:      9  Reserved */
 322:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****     uint32_t ICI_IT_1:6;                 /*!< bit: 10..15  ICI/IT part 1 */
 323:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
 324:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****     uint32_t _reserved1:4;               /*!< bit: 20..23  Reserved */
 325:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****     uint32_t T:1;                        /*!< bit:     24  Thumb bit */
 326:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****     uint32_t ICI_IT_2:2;                 /*!< bit: 25..26  ICI/IT part 2 */
 327:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 328:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 329:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 330:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 331:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 332:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 333:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 334:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** } xPSR_Type;
 335:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** 
 336:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** /* xPSR Register Definitions */
 337:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define xPSR_N_Pos                         31U                                            /*!< xPSR
 338:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define xPSR_N_Msk                         (1UL << xPSR_N_Pos)                            /*!< xPSR
 339:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** 
 340:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define xPSR_Z_Pos                         30U                                            /*!< xPSR
 341:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define xPSR_Z_Msk                         (1UL << xPSR_Z_Pos)                            /*!< xPSR
 342:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** 
 343:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define xPSR_C_Pos                         29U                                            /*!< xPSR
 344:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define xPSR_C_Msk                         (1UL << xPSR_C_Pos)                            /*!< xPSR
 345:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** 
 346:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define xPSR_V_Pos                         28U                                            /*!< xPSR
 347:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define xPSR_V_Msk                         (1UL << xPSR_V_Pos)                            /*!< xPSR
 348:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** 
 349:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define xPSR_Q_Pos                         27U                                            /*!< xPSR
 350:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define xPSR_Q_Msk                         (1UL << xPSR_Q_Pos)                            /*!< xPSR
 351:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** 
 352:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define xPSR_ICI_IT_2_Pos                  25U                                            /*!< xPSR
 353:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define xPSR_ICI_IT_2_Msk                  (3UL << xPSR_ICI_IT_2_Pos)                     /*!< xPSR
 354:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** 
 355:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define xPSR_T_Pos                         24U                                            /*!< xPSR
 356:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define xPSR_T_Msk                         (1UL << xPSR_T_Pos)                            /*!< xPSR
 357:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** 
 358:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define xPSR_GE_Pos                        16U                                            /*!< xPSR
 359:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define xPSR_GE_Msk                        (0xFUL << xPSR_GE_Pos)                         /*!< xPSR
 360:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** 
 361:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define xPSR_ICI_IT_1_Pos                  10U                                            /*!< xPSR
 362:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define xPSR_ICI_IT_1_Msk                  (0x3FUL << xPSR_ICI_IT_1_Pos)                  /*!< xPSR
 363:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** 
 364:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define xPSR_ISR_Pos                        0U                                            /*!< xPSR
 365:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define xPSR_ISR_Msk                       (0x1FFUL /*<< xPSR_ISR_Pos*/)                  /*!< xPSR
 366:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** 
 367:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** 
 368:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** /**
 369:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****   \brief  Union type to access the Control Registers (CONTROL).
 370:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****  */
 371:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** typedef union
 372:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** {
 373:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****   struct
 374:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****   {
 375:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****     uint32_t nPRIV:1;                    /*!< bit:      0  Execution privilege in Thread mode */
 376:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****     uint32_t SPSEL:1;                    /*!< bit:      1  Stack to be used */
 377:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****     uint32_t FPCA:1;                     /*!< bit:      2  FP extension active flag */
 378:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****     uint32_t _reserved0:29;              /*!< bit:  3..31  Reserved */
 379:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 380:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 381:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** } CONTROL_Type;
 382:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** 
 383:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** /* CONTROL Register Definitions */
 384:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define CONTROL_FPCA_Pos                    2U                                            /*!< CONT
 385:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define CONTROL_FPCA_Msk                   (1UL << CONTROL_FPCA_Pos)                      /*!< CONT
 386:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** 
 387:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define CONTROL_SPSEL_Pos                   1U                                            /*!< CONT
 388:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define CONTROL_SPSEL_Msk                  (1UL << CONTROL_SPSEL_Pos)                     /*!< CONT
 389:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** 
 390:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define CONTROL_nPRIV_Pos                   0U                                            /*!< CONT
 391:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define CONTROL_nPRIV_Msk                  (1UL /*<< CONTROL_nPRIV_Pos*/)                 /*!< CONT
 392:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** 
 393:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** /*@} end of group CMSIS_CORE */
 394:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** 
 395:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** 
 396:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** /**
 397:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****   \ingroup    CMSIS_core_register
 398:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****   \defgroup   CMSIS_NVIC  Nested Vectored Interrupt Controller (NVIC)
 399:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****   \brief      Type definitions for the NVIC Registers
 400:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****   @{
 401:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****  */
 402:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** 
 403:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** /**
 404:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****   \brief  Structure type to access the Nested Vectored Interrupt Controller (NVIC).
 405:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****  */
 406:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** typedef struct
 407:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** {
 408:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t ISER[8U];               /*!< Offset: 0x000 (R/W)  Interrupt Set Enable Register */
 409:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****         uint32_t RESERVED0[24U];
 410:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t ICER[8U];               /*!< Offset: 0x080 (R/W)  Interrupt Clear Enable Register 
 411:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****         uint32_t RSERVED1[24U];
 412:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t ISPR[8U];               /*!< Offset: 0x100 (R/W)  Interrupt Set Pending Register *
 413:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****         uint32_t RESERVED2[24U];
 414:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t ICPR[8U];               /*!< Offset: 0x180 (R/W)  Interrupt Clear Pending Register
 415:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****         uint32_t RESERVED3[24U];
 416:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t IABR[8U];               /*!< Offset: 0x200 (R/W)  Interrupt Active bit Register */
 417:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****         uint32_t RESERVED4[56U];
 418:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****   __IOM uint8_t  IP[240U];               /*!< Offset: 0x300 (R/W)  Interrupt Priority Register (8Bi
 419:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****         uint32_t RESERVED5[644U];
 420:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****   __OM  uint32_t STIR;                   /*!< Offset: 0xE00 ( /W)  Software Trigger Interrupt Regis
 421:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** }  NVIC_Type;
 422:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** 
 423:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** /* Software Triggered Interrupt Register Definitions */
 424:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define NVIC_STIR_INTID_Pos                 0U                                         /*!< STIR: I
 425:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define NVIC_STIR_INTID_Msk                (0x1FFUL /*<< NVIC_STIR_INTID_Pos*/)        /*!< STIR: I
 426:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** 
 427:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** /*@} end of group CMSIS_NVIC */
 428:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** 
 429:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** 
 430:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** /**
 431:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
 432:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****   \defgroup CMSIS_SCB     System Control Block (SCB)
 433:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****   \brief    Type definitions for the System Control Block Registers
 434:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****   @{
 435:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****  */
 436:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** 
 437:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** /**
 438:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****   \brief  Structure type to access the System Control Block (SCB).
 439:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****  */
 440:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** typedef struct
 441:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** {
 442:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****   __IM  uint32_t CPUID;                  /*!< Offset: 0x000 (R/ )  CPUID Base Register */
 443:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t ICSR;                   /*!< Offset: 0x004 (R/W)  Interrupt Control and State Regi
 444:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t VTOR;                   /*!< Offset: 0x008 (R/W)  Vector Table Offset Register */
 445:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t AIRCR;                  /*!< Offset: 0x00C (R/W)  Application Interrupt and Reset 
 446:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t SCR;                    /*!< Offset: 0x010 (R/W)  System Control Register */
 447:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t CCR;                    /*!< Offset: 0x014 (R/W)  Configuration Control Register *
 448:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****   __IOM uint8_t  SHP[12U];               /*!< Offset: 0x018 (R/W)  System Handlers Priority Registe
 449:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t SHCSR;                  /*!< Offset: 0x024 (R/W)  System Handler Control and State
 450:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t CFSR;                   /*!< Offset: 0x028 (R/W)  Configurable Fault Status Regist
 451:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t HFSR;                   /*!< Offset: 0x02C (R/W)  HardFault Status Register */
 452:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t DFSR;                   /*!< Offset: 0x030 (R/W)  Debug Fault Status Register */
 453:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t MMFAR;                  /*!< Offset: 0x034 (R/W)  MemManage Fault Address Register
 454:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t BFAR;                   /*!< Offset: 0x038 (R/W)  BusFault Address Register */
 455:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t AFSR;                   /*!< Offset: 0x03C (R/W)  Auxiliary Fault Status Register 
 456:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****   __IM  uint32_t PFR[2U];                /*!< Offset: 0x040 (R/ )  Processor Feature Register */
 457:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****   __IM  uint32_t DFR;                    /*!< Offset: 0x048 (R/ )  Debug Feature Register */
 458:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****   __IM  uint32_t ADR;                    /*!< Offset: 0x04C (R/ )  Auxiliary Feature Register */
 459:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****   __IM  uint32_t MMFR[4U];               /*!< Offset: 0x050 (R/ )  Memory Model Feature Register */
 460:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****   __IM  uint32_t ISAR[5U];               /*!< Offset: 0x060 (R/ )  Instruction Set Attributes Regis
 461:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****         uint32_t RESERVED0[5U];
 462:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t CPACR;                  /*!< Offset: 0x088 (R/W)  Coprocessor Access Control Regis
 463:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** } SCB_Type;
 464:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** 
 465:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** /* SCB CPUID Register Definitions */
 466:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define SCB_CPUID_IMPLEMENTER_Pos          24U                                            /*!< SCB 
 467:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos)          /*!< SCB 
 468:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** 
 469:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define SCB_CPUID_VARIANT_Pos              20U                                            /*!< SCB 
 470:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define SCB_CPUID_VARIANT_Msk              (0xFUL << SCB_CPUID_VARIANT_Pos)               /*!< SCB 
 471:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** 
 472:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define SCB_CPUID_ARCHITECTURE_Pos         16U                                            /*!< SCB 
 473:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define SCB_CPUID_ARCHITECTURE_Msk         (0xFUL << SCB_CPUID_ARCHITECTURE_Pos)          /*!< SCB 
 474:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** 
 475:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define SCB_CPUID_PARTNO_Pos                4U                                            /*!< SCB 
 476:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define SCB_CPUID_PARTNO_Msk               (0xFFFUL << SCB_CPUID_PARTNO_Pos)              /*!< SCB 
 477:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** 
 478:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define SCB_CPUID_REVISION_Pos              0U                                            /*!< SCB 
 479:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define SCB_CPUID_REVISION_Msk             (0xFUL /*<< SCB_CPUID_REVISION_Pos*/)          /*!< SCB 
 480:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** 
 481:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** /* SCB Interrupt Control State Register Definitions */
 482:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define SCB_ICSR_NMIPENDSET_Pos            31U                                            /*!< SCB 
 483:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define SCB_ICSR_NMIPENDSET_Msk            (1UL << SCB_ICSR_NMIPENDSET_Pos)               /*!< SCB 
 484:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** 
 485:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define SCB_ICSR_PENDSVSET_Pos             28U                                            /*!< SCB 
 486:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define SCB_ICSR_PENDSVSET_Msk             (1UL << SCB_ICSR_PENDSVSET_Pos)                /*!< SCB 
 487:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** 
 488:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define SCB_ICSR_PENDSVCLR_Pos             27U                                            /*!< SCB 
 489:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define SCB_ICSR_PENDSVCLR_Msk             (1UL << SCB_ICSR_PENDSVCLR_Pos)                /*!< SCB 
 490:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** 
 491:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define SCB_ICSR_PENDSTSET_Pos             26U                                            /*!< SCB 
 492:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define SCB_ICSR_PENDSTSET_Msk             (1UL << SCB_ICSR_PENDSTSET_Pos)                /*!< SCB 
 493:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** 
 494:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define SCB_ICSR_PENDSTCLR_Pos             25U                                            /*!< SCB 
 495:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define SCB_ICSR_PENDSTCLR_Msk             (1UL << SCB_ICSR_PENDSTCLR_Pos)                /*!< SCB 
 496:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** 
 497:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define SCB_ICSR_ISRPREEMPT_Pos            23U                                            /*!< SCB 
 498:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define SCB_ICSR_ISRPREEMPT_Msk            (1UL << SCB_ICSR_ISRPREEMPT_Pos)               /*!< SCB 
 499:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** 
 500:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define SCB_ICSR_ISRPENDING_Pos            22U                                            /*!< SCB 
 501:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define SCB_ICSR_ISRPENDING_Msk            (1UL << SCB_ICSR_ISRPENDING_Pos)               /*!< SCB 
 502:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** 
 503:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define SCB_ICSR_VECTPENDING_Pos           12U                                            /*!< SCB 
 504:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL << SCB_ICSR_VECTPENDING_Pos)          /*!< SCB 
 505:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** 
 506:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define SCB_ICSR_RETTOBASE_Pos             11U                                            /*!< SCB 
 507:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define SCB_ICSR_RETTOBASE_Msk             (1UL << SCB_ICSR_RETTOBASE_Pos)                /*!< SCB 
 508:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** 
 509:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define SCB_ICSR_VECTACTIVE_Pos             0U                                            /*!< SCB 
 510:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/)       /*!< SCB 
 511:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** 
 512:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** /* SCB Vector Table Offset Register Definitions */
 513:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define SCB_VTOR_TBLOFF_Pos                 7U                                            /*!< SCB 
 514:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define SCB_VTOR_TBLOFF_Msk                (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos)           /*!< SCB 
 515:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** 
 516:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** /* SCB Application Interrupt and Reset Control Register Definitions */
 517:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define SCB_AIRCR_VECTKEY_Pos              16U                                            /*!< SCB 
 518:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos)            /*!< SCB 
 519:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** 
 520:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define SCB_AIRCR_VECTKEYSTAT_Pos          16U                                            /*!< SCB 
 521:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos)        /*!< SCB 
 522:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** 
 523:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define SCB_AIRCR_ENDIANESS_Pos            15U                                            /*!< SCB 
 524:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define SCB_AIRCR_ENDIANESS_Msk            (1UL << SCB_AIRCR_ENDIANESS_Pos)               /*!< SCB 
 525:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** 
 526:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define SCB_AIRCR_PRIGROUP_Pos              8U                                            /*!< SCB 
 527:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define SCB_AIRCR_PRIGROUP_Msk             (7UL << SCB_AIRCR_PRIGROUP_Pos)                /*!< SCB 
 528:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** 
 529:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define SCB_AIRCR_SYSRESETREQ_Pos           2U                                            /*!< SCB 
 530:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define SCB_AIRCR_SYSRESETREQ_Msk          (1UL << SCB_AIRCR_SYSRESETREQ_Pos)             /*!< SCB 
 531:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** 
 532:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define SCB_AIRCR_VECTCLRACTIVE_Pos         1U                                            /*!< SCB 
 533:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos)           /*!< SCB 
 534:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** 
 535:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define SCB_AIRCR_VECTRESET_Pos             0U                                            /*!< SCB 
 536:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define SCB_AIRCR_VECTRESET_Msk            (1UL /*<< SCB_AIRCR_VECTRESET_Pos*/)           /*!< SCB 
 537:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** 
 538:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** /* SCB System Control Register Definitions */
 539:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define SCB_SCR_SEVONPEND_Pos               4U                                            /*!< SCB 
 540:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define SCB_SCR_SEVONPEND_Msk              (1UL << SCB_SCR_SEVONPEND_Pos)                 /*!< SCB 
 541:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** 
 542:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define SCB_SCR_SLEEPDEEP_Pos               2U                                            /*!< SCB 
 543:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define SCB_SCR_SLEEPDEEP_Msk              (1UL << SCB_SCR_SLEEPDEEP_Pos)                 /*!< SCB 
 544:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** 
 545:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define SCB_SCR_SLEEPONEXIT_Pos             1U                                            /*!< SCB 
 546:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define SCB_SCR_SLEEPONEXIT_Msk            (1UL << SCB_SCR_SLEEPONEXIT_Pos)               /*!< SCB 
 547:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** 
 548:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** /* SCB Configuration Control Register Definitions */
 549:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define SCB_CCR_STKALIGN_Pos                9U                                            /*!< SCB 
 550:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define SCB_CCR_STKALIGN_Msk               (1UL << SCB_CCR_STKALIGN_Pos)                  /*!< SCB 
 551:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** 
 552:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define SCB_CCR_BFHFNMIGN_Pos               8U                                            /*!< SCB 
 553:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define SCB_CCR_BFHFNMIGN_Msk              (1UL << SCB_CCR_BFHFNMIGN_Pos)                 /*!< SCB 
 554:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** 
 555:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define SCB_CCR_DIV_0_TRP_Pos               4U                                            /*!< SCB 
 556:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define SCB_CCR_DIV_0_TRP_Msk              (1UL << SCB_CCR_DIV_0_TRP_Pos)                 /*!< SCB 
 557:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** 
 558:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define SCB_CCR_UNALIGN_TRP_Pos             3U                                            /*!< SCB 
 559:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define SCB_CCR_UNALIGN_TRP_Msk            (1UL << SCB_CCR_UNALIGN_TRP_Pos)               /*!< SCB 
 560:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** 
 561:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define SCB_CCR_USERSETMPEND_Pos            1U                                            /*!< SCB 
 562:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define SCB_CCR_USERSETMPEND_Msk           (1UL << SCB_CCR_USERSETMPEND_Pos)              /*!< SCB 
 563:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** 
 564:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define SCB_CCR_NONBASETHRDENA_Pos          0U                                            /*!< SCB 
 565:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define SCB_CCR_NONBASETHRDENA_Msk         (1UL /*<< SCB_CCR_NONBASETHRDENA_Pos*/)        /*!< SCB 
 566:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** 
 567:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** /* SCB System Handler Control and State Register Definitions */
 568:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTENA_Pos          18U                                            /*!< SCB 
 569:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTENA_Msk          (1UL << SCB_SHCSR_USGFAULTENA_Pos)             /*!< SCB 
 570:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** 
 571:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTENA_Pos          17U                                            /*!< SCB 
 572:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTENA_Msk          (1UL << SCB_SHCSR_BUSFAULTENA_Pos)             /*!< SCB 
 573:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** 
 574:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTENA_Pos          16U                                            /*!< SCB 
 575:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTENA_Msk          (1UL << SCB_SHCSR_MEMFAULTENA_Pos)             /*!< SCB 
 576:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** 
 577:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define SCB_SHCSR_SVCALLPENDED_Pos         15U                                            /*!< SCB 
 578:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define SCB_SHCSR_SVCALLPENDED_Msk         (1UL << SCB_SHCSR_SVCALLPENDED_Pos)            /*!< SCB 
 579:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** 
 580:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTPENDED_Pos       14U                                            /*!< SCB 
 581:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTPENDED_Msk       (1UL << SCB_SHCSR_BUSFAULTPENDED_Pos)          /*!< SCB 
 582:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** 
 583:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTPENDED_Pos       13U                                            /*!< SCB 
 584:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTPENDED_Msk       (1UL << SCB_SHCSR_MEMFAULTPENDED_Pos)          /*!< SCB 
 585:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** 
 586:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTPENDED_Pos       12U                                            /*!< SCB 
 587:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTPENDED_Msk       (1UL << SCB_SHCSR_USGFAULTPENDED_Pos)          /*!< SCB 
 588:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** 
 589:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define SCB_SHCSR_SYSTICKACT_Pos           11U                                            /*!< SCB 
 590:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define SCB_SHCSR_SYSTICKACT_Msk           (1UL << SCB_SHCSR_SYSTICKACT_Pos)              /*!< SCB 
 591:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** 
 592:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define SCB_SHCSR_PENDSVACT_Pos            10U                                            /*!< SCB 
 593:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define SCB_SHCSR_PENDSVACT_Msk            (1UL << SCB_SHCSR_PENDSVACT_Pos)               /*!< SCB 
 594:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** 
 595:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define SCB_SHCSR_MONITORACT_Pos            8U                                            /*!< SCB 
 596:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define SCB_SHCSR_MONITORACT_Msk           (1UL << SCB_SHCSR_MONITORACT_Pos)              /*!< SCB 
 597:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** 
 598:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define SCB_SHCSR_SVCALLACT_Pos             7U                                            /*!< SCB 
 599:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define SCB_SHCSR_SVCALLACT_Msk            (1UL << SCB_SHCSR_SVCALLACT_Pos)               /*!< SCB 
 600:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** 
 601:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTACT_Pos           3U                                            /*!< SCB 
 602:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTACT_Msk          (1UL << SCB_SHCSR_USGFAULTACT_Pos)             /*!< SCB 
 603:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** 
 604:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTACT_Pos           1U                                            /*!< SCB 
 605:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTACT_Msk          (1UL << SCB_SHCSR_BUSFAULTACT_Pos)             /*!< SCB 
 606:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** 
 607:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTACT_Pos           0U                                            /*!< SCB 
 608:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTACT_Msk          (1UL /*<< SCB_SHCSR_MEMFAULTACT_Pos*/)         /*!< SCB 
 609:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** 
 610:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** /* SCB Configurable Fault Status Register Definitions */
 611:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define SCB_CFSR_USGFAULTSR_Pos            16U                                            /*!< SCB 
 612:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define SCB_CFSR_USGFAULTSR_Msk            (0xFFFFUL << SCB_CFSR_USGFAULTSR_Pos)          /*!< SCB 
 613:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** 
 614:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define SCB_CFSR_BUSFAULTSR_Pos             8U                                            /*!< SCB 
 615:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define SCB_CFSR_BUSFAULTSR_Msk            (0xFFUL << SCB_CFSR_BUSFAULTSR_Pos)            /*!< SCB 
 616:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** 
 617:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define SCB_CFSR_MEMFAULTSR_Pos             0U                                            /*!< SCB 
 618:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define SCB_CFSR_MEMFAULTSR_Msk            (0xFFUL /*<< SCB_CFSR_MEMFAULTSR_Pos*/)        /*!< SCB 
 619:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** 
 620:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** /* MemManage Fault Status Register (part of SCB Configurable Fault Status Register) */
 621:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define SCB_CFSR_MMARVALID_Pos             (SCB_SHCSR_MEMFAULTACT_Pos + 7U)               /*!< SCB 
 622:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define SCB_CFSR_MMARVALID_Msk             (1UL << SCB_CFSR_MMARVALID_Pos)                /*!< SCB 
 623:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** 
 624:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define SCB_CFSR_MLSPERR_Pos               (SCB_SHCSR_MEMFAULTACT_Pos + 5U)               /*!< SCB 
 625:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define SCB_CFSR_MLSPERR_Msk               (1UL << SCB_CFSR_MLSPERR_Pos)                  /*!< SCB 
 626:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** 
 627:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define SCB_CFSR_MSTKERR_Pos               (SCB_SHCSR_MEMFAULTACT_Pos + 4U)               /*!< SCB 
 628:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define SCB_CFSR_MSTKERR_Msk               (1UL << SCB_CFSR_MSTKERR_Pos)                  /*!< SCB 
 629:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** 
 630:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define SCB_CFSR_MUNSTKERR_Pos             (SCB_SHCSR_MEMFAULTACT_Pos + 3U)               /*!< SCB 
 631:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define SCB_CFSR_MUNSTKERR_Msk             (1UL << SCB_CFSR_MUNSTKERR_Pos)                /*!< SCB 
 632:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** 
 633:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define SCB_CFSR_DACCVIOL_Pos              (SCB_SHCSR_MEMFAULTACT_Pos + 1U)               /*!< SCB 
 634:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define SCB_CFSR_DACCVIOL_Msk              (1UL << SCB_CFSR_DACCVIOL_Pos)                 /*!< SCB 
 635:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** 
 636:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define SCB_CFSR_IACCVIOL_Pos              (SCB_SHCSR_MEMFAULTACT_Pos + 0U)               /*!< SCB 
 637:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define SCB_CFSR_IACCVIOL_Msk              (1UL /*<< SCB_CFSR_IACCVIOL_Pos*/)             /*!< SCB 
 638:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** 
 639:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** /* BusFault Status Register (part of SCB Configurable Fault Status Register) */
 640:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define SCB_CFSR_BFARVALID_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 7U)                  /*!< SCB 
 641:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define SCB_CFSR_BFARVALID_Msk            (1UL << SCB_CFSR_BFARVALID_Pos)                 /*!< SCB 
 642:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** 
 643:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define SCB_CFSR_LSPERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 5U)                  /*!< SCB 
 644:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define SCB_CFSR_LSPERR_Msk               (1UL << SCB_CFSR_LSPERR_Pos)                    /*!< SCB 
 645:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** 
 646:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define SCB_CFSR_STKERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 4U)                  /*!< SCB 
 647:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define SCB_CFSR_STKERR_Msk               (1UL << SCB_CFSR_STKERR_Pos)                    /*!< SCB 
 648:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** 
 649:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define SCB_CFSR_UNSTKERR_Pos             (SCB_CFSR_BUSFAULTSR_Pos + 3U)                  /*!< SCB 
 650:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define SCB_CFSR_UNSTKERR_Msk             (1UL << SCB_CFSR_UNSTKERR_Pos)                  /*!< SCB 
 651:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** 
 652:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define SCB_CFSR_IMPRECISERR_Pos          (SCB_CFSR_BUSFAULTSR_Pos + 2U)                  /*!< SCB 
 653:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define SCB_CFSR_IMPRECISERR_Msk          (1UL << SCB_CFSR_IMPRECISERR_Pos)               /*!< SCB 
 654:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** 
 655:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define SCB_CFSR_PRECISERR_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 1U)                  /*!< SCB 
 656:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define SCB_CFSR_PRECISERR_Msk            (1UL << SCB_CFSR_PRECISERR_Pos)                 /*!< SCB 
 657:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** 
 658:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define SCB_CFSR_IBUSERR_Pos              (SCB_CFSR_BUSFAULTSR_Pos + 0U)                  /*!< SCB 
 659:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define SCB_CFSR_IBUSERR_Msk              (1UL << SCB_CFSR_IBUSERR_Pos)                   /*!< SCB 
 660:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** 
 661:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** /* UsageFault Status Register (part of SCB Configurable Fault Status Register) */
 662:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define SCB_CFSR_DIVBYZERO_Pos            (SCB_CFSR_USGFAULTSR_Pos + 9U)                  /*!< SCB 
 663:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define SCB_CFSR_DIVBYZERO_Msk            (1UL << SCB_CFSR_DIVBYZERO_Pos)                 /*!< SCB 
 664:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** 
 665:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define SCB_CFSR_UNALIGNED_Pos            (SCB_CFSR_USGFAULTSR_Pos + 8U)                  /*!< SCB 
 666:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define SCB_CFSR_UNALIGNED_Msk            (1UL << SCB_CFSR_UNALIGNED_Pos)                 /*!< SCB 
 667:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** 
 668:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define SCB_CFSR_NOCP_Pos                 (SCB_CFSR_USGFAULTSR_Pos + 3U)                  /*!< SCB 
 669:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define SCB_CFSR_NOCP_Msk                 (1UL << SCB_CFSR_NOCP_Pos)                      /*!< SCB 
 670:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** 
 671:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define SCB_CFSR_INVPC_Pos                (SCB_CFSR_USGFAULTSR_Pos + 2U)                  /*!< SCB 
 672:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define SCB_CFSR_INVPC_Msk                (1UL << SCB_CFSR_INVPC_Pos)                     /*!< SCB 
 673:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** 
 674:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define SCB_CFSR_INVSTATE_Pos             (SCB_CFSR_USGFAULTSR_Pos + 1U)                  /*!< SCB 
 675:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define SCB_CFSR_INVSTATE_Msk             (1UL << SCB_CFSR_INVSTATE_Pos)                  /*!< SCB 
 676:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** 
 677:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define SCB_CFSR_UNDEFINSTR_Pos           (SCB_CFSR_USGFAULTSR_Pos + 0U)                  /*!< SCB 
 678:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define SCB_CFSR_UNDEFINSTR_Msk           (1UL << SCB_CFSR_UNDEFINSTR_Pos)                /*!< SCB 
 679:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** 
 680:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** /* SCB Hard Fault Status Register Definitions */
 681:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define SCB_HFSR_DEBUGEVT_Pos              31U                                            /*!< SCB 
 682:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define SCB_HFSR_DEBUGEVT_Msk              (1UL << SCB_HFSR_DEBUGEVT_Pos)                 /*!< SCB 
 683:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** 
 684:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define SCB_HFSR_FORCED_Pos                30U                                            /*!< SCB 
 685:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define SCB_HFSR_FORCED_Msk                (1UL << SCB_HFSR_FORCED_Pos)                   /*!< SCB 
 686:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** 
 687:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define SCB_HFSR_VECTTBL_Pos                1U                                            /*!< SCB 
 688:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define SCB_HFSR_VECTTBL_Msk               (1UL << SCB_HFSR_VECTTBL_Pos)                  /*!< SCB 
 689:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** 
 690:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** /* SCB Debug Fault Status Register Definitions */
 691:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define SCB_DFSR_EXTERNAL_Pos               4U                                            /*!< SCB 
 692:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define SCB_DFSR_EXTERNAL_Msk              (1UL << SCB_DFSR_EXTERNAL_Pos)                 /*!< SCB 
 693:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** 
 694:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define SCB_DFSR_VCATCH_Pos                 3U                                            /*!< SCB 
 695:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define SCB_DFSR_VCATCH_Msk                (1UL << SCB_DFSR_VCATCH_Pos)                   /*!< SCB 
 696:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** 
 697:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define SCB_DFSR_DWTTRAP_Pos                2U                                            /*!< SCB 
 698:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define SCB_DFSR_DWTTRAP_Msk               (1UL << SCB_DFSR_DWTTRAP_Pos)                  /*!< SCB 
 699:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** 
 700:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define SCB_DFSR_BKPT_Pos                   1U                                            /*!< SCB 
 701:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define SCB_DFSR_BKPT_Msk                  (1UL << SCB_DFSR_BKPT_Pos)                     /*!< SCB 
 702:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** 
 703:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define SCB_DFSR_HALTED_Pos                 0U                                            /*!< SCB 
 704:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define SCB_DFSR_HALTED_Msk                (1UL /*<< SCB_DFSR_HALTED_Pos*/)               /*!< SCB 
 705:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** 
 706:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** /*@} end of group CMSIS_SCB */
 707:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** 
 708:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** 
 709:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** /**
 710:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
 711:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****   \defgroup CMSIS_SCnSCB System Controls not in SCB (SCnSCB)
 712:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****   \brief    Type definitions for the System Control and ID Register not in the SCB
 713:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****   @{
 714:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****  */
 715:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** 
 716:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** /**
 717:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****   \brief  Structure type to access the System Control and ID Register not in the SCB.
 718:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****  */
 719:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** typedef struct
 720:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** {
 721:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****         uint32_t RESERVED0[1U];
 722:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****   __IM  uint32_t ICTR;                   /*!< Offset: 0x004 (R/ )  Interrupt Controller Type Regist
 723:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t ACTLR;                  /*!< Offset: 0x008 (R/W)  Auxiliary Control Register */
 724:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** } SCnSCB_Type;
 725:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** 
 726:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** /* Interrupt Controller Type Register Definitions */
 727:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define SCnSCB_ICTR_INTLINESNUM_Pos         0U                                         /*!< ICTR: I
 728:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define SCnSCB_ICTR_INTLINESNUM_Msk        (0xFUL /*<< SCnSCB_ICTR_INTLINESNUM_Pos*/)  /*!< ICTR: I
 729:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** 
 730:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** /* Auxiliary Control Register Definitions */
 731:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISOOFP_Pos            9U                                         /*!< ACTLR: 
 732:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISOOFP_Msk           (1UL << SCnSCB_ACTLR_DISOOFP_Pos)           /*!< ACTLR: 
 733:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** 
 734:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISFPCA_Pos            8U                                         /*!< ACTLR: 
 735:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISFPCA_Msk           (1UL << SCnSCB_ACTLR_DISFPCA_Pos)           /*!< ACTLR: 
 736:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** 
 737:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISFOLD_Pos            2U                                         /*!< ACTLR: 
 738:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISFOLD_Msk           (1UL << SCnSCB_ACTLR_DISFOLD_Pos)           /*!< ACTLR: 
 739:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** 
 740:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Pos         1U                                         /*!< ACTLR: 
 741:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Msk        (1UL << SCnSCB_ACTLR_DISDEFWBUF_Pos)        /*!< ACTLR: 
 742:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** 
 743:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISMCYCINT_Pos         0U                                         /*!< ACTLR: 
 744:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISMCYCINT_Msk        (1UL /*<< SCnSCB_ACTLR_DISMCYCINT_Pos*/)    /*!< ACTLR: 
 745:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** 
 746:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** /*@} end of group CMSIS_SCnotSCB */
 747:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** 
 748:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** 
 749:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** /**
 750:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
 751:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****   \defgroup CMSIS_SysTick     System Tick Timer (SysTick)
 752:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****   \brief    Type definitions for the System Timer Registers.
 753:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****   @{
 754:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****  */
 755:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** 
 756:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** /**
 757:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****   \brief  Structure type to access the System Timer (SysTick).
 758:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****  */
 759:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** typedef struct
 760:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** {
 761:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  SysTick Control and Status Regis
 762:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t LOAD;                   /*!< Offset: 0x004 (R/W)  SysTick Reload Value Register */
 763:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t VAL;                    /*!< Offset: 0x008 (R/W)  SysTick Current Value Register *
 764:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****   __IM  uint32_t CALIB;                  /*!< Offset: 0x00C (R/ )  SysTick Calibration Register */
 765:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** } SysTick_Type;
 766:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** 
 767:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** /* SysTick Control / Status Register Definitions */
 768:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define SysTick_CTRL_COUNTFLAG_Pos         16U                                            /*!< SysT
 769:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define SysTick_CTRL_COUNTFLAG_Msk         (1UL << SysTick_CTRL_COUNTFLAG_Pos)            /*!< SysT
 770:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** 
 771:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define SysTick_CTRL_CLKSOURCE_Pos          2U                                            /*!< SysT
 772:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define SysTick_CTRL_CLKSOURCE_Msk         (1UL << SysTick_CTRL_CLKSOURCE_Pos)            /*!< SysT
 773:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** 
 774:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define SysTick_CTRL_TICKINT_Pos            1U                                            /*!< SysT
 775:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define SysTick_CTRL_TICKINT_Msk           (1UL << SysTick_CTRL_TICKINT_Pos)              /*!< SysT
 776:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** 
 777:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define SysTick_CTRL_ENABLE_Pos             0U                                            /*!< SysT
 778:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define SysTick_CTRL_ENABLE_Msk            (1UL /*<< SysTick_CTRL_ENABLE_Pos*/)           /*!< SysT
 779:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** 
 780:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** /* SysTick Reload Register Definitions */
 781:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define SysTick_LOAD_RELOAD_Pos             0U                                            /*!< SysT
 782:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL /*<< SysTick_LOAD_RELOAD_Pos*/)    /*!< SysT
 783:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** 
 784:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** /* SysTick Current Register Definitions */
 785:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define SysTick_VAL_CURRENT_Pos             0U                                            /*!< SysT
 786:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL /*<< SysTick_VAL_CURRENT_Pos*/)    /*!< SysT
 787:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** 
 788:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** /* SysTick Calibration Register Definitions */
 789:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define SysTick_CALIB_NOREF_Pos            31U                                            /*!< SysT
 790:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define SysTick_CALIB_NOREF_Msk            (1UL << SysTick_CALIB_NOREF_Pos)               /*!< SysT
 791:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** 
 792:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define SysTick_CALIB_SKEW_Pos             30U                                            /*!< SysT
 793:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define SysTick_CALIB_SKEW_Msk             (1UL << SysTick_CALIB_SKEW_Pos)                /*!< SysT
 794:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** 
 795:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define SysTick_CALIB_TENMS_Pos             0U                                            /*!< SysT
 796:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL /*<< SysTick_CALIB_TENMS_Pos*/)    /*!< SysT
 797:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** 
 798:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** /*@} end of group CMSIS_SysTick */
 799:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** 
 800:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** 
 801:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** /**
 802:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
 803:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****   \defgroup CMSIS_ITM     Instrumentation Trace Macrocell (ITM)
 804:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****   \brief    Type definitions for the Instrumentation Trace Macrocell (ITM)
 805:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****   @{
 806:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****  */
 807:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** 
 808:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** /**
 809:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****   \brief  Structure type to access the Instrumentation Trace Macrocell Register (ITM).
 810:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****  */
 811:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** typedef struct
 812:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** {
 813:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****   __OM  union
 814:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****   {
 815:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****     __OM  uint8_t    u8;                 /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 8-bit */
 816:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****     __OM  uint16_t   u16;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 16-bit */
 817:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****     __OM  uint32_t   u32;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 32-bit */
 818:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****   }  PORT [32U];                         /*!< Offset: 0x000 ( /W)  ITM Stimulus Port Registers */
 819:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****         uint32_t RESERVED0[864U];
 820:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t TER;                    /*!< Offset: 0xE00 (R/W)  ITM Trace Enable Register */
 821:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****         uint32_t RESERVED1[15U];
 822:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t TPR;                    /*!< Offset: 0xE40 (R/W)  ITM Trace Privilege Register */
 823:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****         uint32_t RESERVED2[15U];
 824:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t TCR;                    /*!< Offset: 0xE80 (R/W)  ITM Trace Control Register */
 825:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****         uint32_t RESERVED3[29U];
 826:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****   __OM  uint32_t IWR;                    /*!< Offset: 0xEF8 ( /W)  ITM Integration Write Register *
 827:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****   __IM  uint32_t IRR;                    /*!< Offset: 0xEFC (R/ )  ITM Integration Read Register */
 828:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t IMCR;                   /*!< Offset: 0xF00 (R/W)  ITM Integration Mode Control Reg
 829:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****         uint32_t RESERVED4[43U];
 830:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****   __OM  uint32_t LAR;                    /*!< Offset: 0xFB0 ( /W)  ITM Lock Access Register */
 831:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****   __IM  uint32_t LSR;                    /*!< Offset: 0xFB4 (R/ )  ITM Lock Status Register */
 832:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****         uint32_t RESERVED5[6U];
 833:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****   __IM  uint32_t PID4;                   /*!< Offset: 0xFD0 (R/ )  ITM Peripheral Identification Re
 834:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****   __IM  uint32_t PID5;                   /*!< Offset: 0xFD4 (R/ )  ITM Peripheral Identification Re
 835:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****   __IM  uint32_t PID6;                   /*!< Offset: 0xFD8 (R/ )  ITM Peripheral Identification Re
 836:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****   __IM  uint32_t PID7;                   /*!< Offset: 0xFDC (R/ )  ITM Peripheral Identification Re
 837:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****   __IM  uint32_t PID0;                   /*!< Offset: 0xFE0 (R/ )  ITM Peripheral Identification Re
 838:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****   __IM  uint32_t PID1;                   /*!< Offset: 0xFE4 (R/ )  ITM Peripheral Identification Re
 839:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****   __IM  uint32_t PID2;                   /*!< Offset: 0xFE8 (R/ )  ITM Peripheral Identification Re
 840:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****   __IM  uint32_t PID3;                   /*!< Offset: 0xFEC (R/ )  ITM Peripheral Identification Re
 841:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****   __IM  uint32_t CID0;                   /*!< Offset: 0xFF0 (R/ )  ITM Component  Identification Re
 842:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****   __IM  uint32_t CID1;                   /*!< Offset: 0xFF4 (R/ )  ITM Component  Identification Re
 843:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****   __IM  uint32_t CID2;                   /*!< Offset: 0xFF8 (R/ )  ITM Component  Identification Re
 844:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****   __IM  uint32_t CID3;                   /*!< Offset: 0xFFC (R/ )  ITM Component  Identification Re
 845:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** } ITM_Type;
 846:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** 
 847:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** /* ITM Trace Privilege Register Definitions */
 848:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define ITM_TPR_PRIVMASK_Pos                0U                                            /*!< ITM 
 849:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define ITM_TPR_PRIVMASK_Msk               (0xFFFFFFFFUL /*<< ITM_TPR_PRIVMASK_Pos*/)     /*!< ITM 
 850:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** 
 851:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** /* ITM Trace Control Register Definitions */
 852:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define ITM_TCR_BUSY_Pos                   23U                                            /*!< ITM 
 853:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define ITM_TCR_BUSY_Msk                   (1UL << ITM_TCR_BUSY_Pos)                      /*!< ITM 
 854:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** 
 855:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define ITM_TCR_TraceBusID_Pos             16U                                            /*!< ITM 
 856:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define ITM_TCR_TraceBusID_Msk             (0x7FUL << ITM_TCR_TraceBusID_Pos)             /*!< ITM 
 857:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** 
 858:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define ITM_TCR_GTSFREQ_Pos                10U                                            /*!< ITM 
 859:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define ITM_TCR_GTSFREQ_Msk                (3UL << ITM_TCR_GTSFREQ_Pos)                   /*!< ITM 
 860:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** 
 861:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define ITM_TCR_TSPrescale_Pos              8U                                            /*!< ITM 
 862:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define ITM_TCR_TSPrescale_Msk             (3UL << ITM_TCR_TSPrescale_Pos)                /*!< ITM 
 863:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** 
 864:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define ITM_TCR_SWOENA_Pos                  4U                                            /*!< ITM 
 865:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define ITM_TCR_SWOENA_Msk                 (1UL << ITM_TCR_SWOENA_Pos)                    /*!< ITM 
 866:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** 
 867:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define ITM_TCR_DWTENA_Pos                  3U                                            /*!< ITM 
 868:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define ITM_TCR_DWTENA_Msk                 (1UL << ITM_TCR_DWTENA_Pos)                    /*!< ITM 
 869:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** 
 870:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define ITM_TCR_SYNCENA_Pos                 2U                                            /*!< ITM 
 871:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define ITM_TCR_SYNCENA_Msk                (1UL << ITM_TCR_SYNCENA_Pos)                   /*!< ITM 
 872:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** 
 873:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define ITM_TCR_TSENA_Pos                   1U                                            /*!< ITM 
 874:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define ITM_TCR_TSENA_Msk                  (1UL << ITM_TCR_TSENA_Pos)                     /*!< ITM 
 875:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** 
 876:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define ITM_TCR_ITMENA_Pos                  0U                                            /*!< ITM 
 877:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define ITM_TCR_ITMENA_Msk                 (1UL /*<< ITM_TCR_ITMENA_Pos*/)                /*!< ITM 
 878:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** 
 879:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** /* ITM Integration Write Register Definitions */
 880:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define ITM_IWR_ATVALIDM_Pos                0U                                            /*!< ITM 
 881:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define ITM_IWR_ATVALIDM_Msk               (1UL /*<< ITM_IWR_ATVALIDM_Pos*/)              /*!< ITM 
 882:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** 
 883:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** /* ITM Integration Read Register Definitions */
 884:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define ITM_IRR_ATREADYM_Pos                0U                                            /*!< ITM 
 885:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define ITM_IRR_ATREADYM_Msk               (1UL /*<< ITM_IRR_ATREADYM_Pos*/)              /*!< ITM 
 886:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** 
 887:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** /* ITM Integration Mode Control Register Definitions */
 888:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define ITM_IMCR_INTEGRATION_Pos            0U                                            /*!< ITM 
 889:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define ITM_IMCR_INTEGRATION_Msk           (1UL /*<< ITM_IMCR_INTEGRATION_Pos*/)          /*!< ITM 
 890:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** 
 891:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** /* ITM Lock Status Register Definitions */
 892:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define ITM_LSR_ByteAcc_Pos                 2U                                            /*!< ITM 
 893:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define ITM_LSR_ByteAcc_Msk                (1UL << ITM_LSR_ByteAcc_Pos)                   /*!< ITM 
 894:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** 
 895:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define ITM_LSR_Access_Pos                  1U                                            /*!< ITM 
 896:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define ITM_LSR_Access_Msk                 (1UL << ITM_LSR_Access_Pos)                    /*!< ITM 
 897:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** 
 898:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define ITM_LSR_Present_Pos                 0U                                            /*!< ITM 
 899:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define ITM_LSR_Present_Msk                (1UL /*<< ITM_LSR_Present_Pos*/)               /*!< ITM 
 900:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** 
 901:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** /*@}*/ /* end of group CMSIS_ITM */
 902:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** 
 903:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** 
 904:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** /**
 905:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
 906:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****   \defgroup CMSIS_DWT     Data Watchpoint and Trace (DWT)
 907:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****   \brief    Type definitions for the Data Watchpoint and Trace (DWT)
 908:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****   @{
 909:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****  */
 910:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** 
 911:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** /**
 912:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****   \brief  Structure type to access the Data Watchpoint and Trace Register (DWT).
 913:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****  */
 914:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** typedef struct
 915:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** {
 916:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  Control Register */
 917:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t CYCCNT;                 /*!< Offset: 0x004 (R/W)  Cycle Count Register */
 918:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t CPICNT;                 /*!< Offset: 0x008 (R/W)  CPI Count Register */
 919:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t EXCCNT;                 /*!< Offset: 0x00C (R/W)  Exception Overhead Count Registe
 920:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t SLEEPCNT;               /*!< Offset: 0x010 (R/W)  Sleep Count Register */
 921:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t LSUCNT;                 /*!< Offset: 0x014 (R/W)  LSU Count Register */
 922:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t FOLDCNT;                /*!< Offset: 0x018 (R/W)  Folded-instruction Count Registe
 923:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****   __IM  uint32_t PCSR;                   /*!< Offset: 0x01C (R/ )  Program Counter Sample Register 
 924:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t COMP0;                  /*!< Offset: 0x020 (R/W)  Comparator Register 0 */
 925:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t MASK0;                  /*!< Offset: 0x024 (R/W)  Mask Register 0 */
 926:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t FUNCTION0;              /*!< Offset: 0x028 (R/W)  Function Register 0 */
 927:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****         uint32_t RESERVED0[1U];
 928:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t COMP1;                  /*!< Offset: 0x030 (R/W)  Comparator Register 1 */
 929:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t MASK1;                  /*!< Offset: 0x034 (R/W)  Mask Register 1 */
 930:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t FUNCTION1;              /*!< Offset: 0x038 (R/W)  Function Register 1 */
 931:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****         uint32_t RESERVED1[1U];
 932:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t COMP2;                  /*!< Offset: 0x040 (R/W)  Comparator Register 2 */
 933:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t MASK2;                  /*!< Offset: 0x044 (R/W)  Mask Register 2 */
 934:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t FUNCTION2;              /*!< Offset: 0x048 (R/W)  Function Register 2 */
 935:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****         uint32_t RESERVED2[1U];
 936:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t COMP3;                  /*!< Offset: 0x050 (R/W)  Comparator Register 3 */
 937:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t MASK3;                  /*!< Offset: 0x054 (R/W)  Mask Register 3 */
 938:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t FUNCTION3;              /*!< Offset: 0x058 (R/W)  Function Register 3 */
 939:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** } DWT_Type;
 940:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** 
 941:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** /* DWT Control Register Definitions */
 942:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define DWT_CTRL_NUMCOMP_Pos               28U                                         /*!< DWT CTR
 943:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define DWT_CTRL_NUMCOMP_Msk               (0xFUL << DWT_CTRL_NUMCOMP_Pos)             /*!< DWT CTR
 944:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** 
 945:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define DWT_CTRL_NOTRCPKT_Pos              27U                                         /*!< DWT CTR
 946:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define DWT_CTRL_NOTRCPKT_Msk              (0x1UL << DWT_CTRL_NOTRCPKT_Pos)            /*!< DWT CTR
 947:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** 
 948:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define DWT_CTRL_NOEXTTRIG_Pos             26U                                         /*!< DWT CTR
 949:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define DWT_CTRL_NOEXTTRIG_Msk             (0x1UL << DWT_CTRL_NOEXTTRIG_Pos)           /*!< DWT CTR
 950:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** 
 951:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define DWT_CTRL_NOCYCCNT_Pos              25U                                         /*!< DWT CTR
 952:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define DWT_CTRL_NOCYCCNT_Msk              (0x1UL << DWT_CTRL_NOCYCCNT_Pos)            /*!< DWT CTR
 953:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** 
 954:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define DWT_CTRL_NOPRFCNT_Pos              24U                                         /*!< DWT CTR
 955:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define DWT_CTRL_NOPRFCNT_Msk              (0x1UL << DWT_CTRL_NOPRFCNT_Pos)            /*!< DWT CTR
 956:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** 
 957:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define DWT_CTRL_CYCEVTENA_Pos             22U                                         /*!< DWT CTR
 958:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define DWT_CTRL_CYCEVTENA_Msk             (0x1UL << DWT_CTRL_CYCEVTENA_Pos)           /*!< DWT CTR
 959:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** 
 960:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define DWT_CTRL_FOLDEVTENA_Pos            21U                                         /*!< DWT CTR
 961:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define DWT_CTRL_FOLDEVTENA_Msk            (0x1UL << DWT_CTRL_FOLDEVTENA_Pos)          /*!< DWT CTR
 962:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** 
 963:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define DWT_CTRL_LSUEVTENA_Pos             20U                                         /*!< DWT CTR
 964:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define DWT_CTRL_LSUEVTENA_Msk             (0x1UL << DWT_CTRL_LSUEVTENA_Pos)           /*!< DWT CTR
 965:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** 
 966:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define DWT_CTRL_SLEEPEVTENA_Pos           19U                                         /*!< DWT CTR
 967:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define DWT_CTRL_SLEEPEVTENA_Msk           (0x1UL << DWT_CTRL_SLEEPEVTENA_Pos)         /*!< DWT CTR
 968:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** 
 969:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define DWT_CTRL_EXCEVTENA_Pos             18U                                         /*!< DWT CTR
 970:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define DWT_CTRL_EXCEVTENA_Msk             (0x1UL << DWT_CTRL_EXCEVTENA_Pos)           /*!< DWT CTR
 971:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** 
 972:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define DWT_CTRL_CPIEVTENA_Pos             17U                                         /*!< DWT CTR
 973:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define DWT_CTRL_CPIEVTENA_Msk             (0x1UL << DWT_CTRL_CPIEVTENA_Pos)           /*!< DWT CTR
 974:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** 
 975:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define DWT_CTRL_EXCTRCENA_Pos             16U                                         /*!< DWT CTR
 976:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define DWT_CTRL_EXCTRCENA_Msk             (0x1UL << DWT_CTRL_EXCTRCENA_Pos)           /*!< DWT CTR
 977:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** 
 978:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define DWT_CTRL_PCSAMPLENA_Pos            12U                                         /*!< DWT CTR
 979:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define DWT_CTRL_PCSAMPLENA_Msk            (0x1UL << DWT_CTRL_PCSAMPLENA_Pos)          /*!< DWT CTR
 980:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** 
 981:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define DWT_CTRL_SYNCTAP_Pos               10U                                         /*!< DWT CTR
 982:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define DWT_CTRL_SYNCTAP_Msk               (0x3UL << DWT_CTRL_SYNCTAP_Pos)             /*!< DWT CTR
 983:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** 
 984:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define DWT_CTRL_CYCTAP_Pos                 9U                                         /*!< DWT CTR
 985:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define DWT_CTRL_CYCTAP_Msk                (0x1UL << DWT_CTRL_CYCTAP_Pos)              /*!< DWT CTR
 986:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** 
 987:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define DWT_CTRL_POSTINIT_Pos               5U                                         /*!< DWT CTR
 988:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define DWT_CTRL_POSTINIT_Msk              (0xFUL << DWT_CTRL_POSTINIT_Pos)            /*!< DWT CTR
 989:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** 
 990:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define DWT_CTRL_POSTPRESET_Pos             1U                                         /*!< DWT CTR
 991:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define DWT_CTRL_POSTPRESET_Msk            (0xFUL << DWT_CTRL_POSTPRESET_Pos)          /*!< DWT CTR
 992:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** 
 993:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define DWT_CTRL_CYCCNTENA_Pos              0U                                         /*!< DWT CTR
 994:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define DWT_CTRL_CYCCNTENA_Msk             (0x1UL /*<< DWT_CTRL_CYCCNTENA_Pos*/)       /*!< DWT CTR
 995:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** 
 996:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** /* DWT CPI Count Register Definitions */
 997:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define DWT_CPICNT_CPICNT_Pos               0U                                         /*!< DWT CPI
 998:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define DWT_CPICNT_CPICNT_Msk              (0xFFUL /*<< DWT_CPICNT_CPICNT_Pos*/)       /*!< DWT CPI
 999:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** 
1000:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** /* DWT Exception Overhead Count Register Definitions */
1001:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define DWT_EXCCNT_EXCCNT_Pos               0U                                         /*!< DWT EXC
1002:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define DWT_EXCCNT_EXCCNT_Msk              (0xFFUL /*<< DWT_EXCCNT_EXCCNT_Pos*/)       /*!< DWT EXC
1003:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** 
1004:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** /* DWT Sleep Count Register Definitions */
1005:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define DWT_SLEEPCNT_SLEEPCNT_Pos           0U                                         /*!< DWT SLE
1006:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define DWT_SLEEPCNT_SLEEPCNT_Msk          (0xFFUL /*<< DWT_SLEEPCNT_SLEEPCNT_Pos*/)   /*!< DWT SLE
1007:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** 
1008:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** /* DWT LSU Count Register Definitions */
1009:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define DWT_LSUCNT_LSUCNT_Pos               0U                                         /*!< DWT LSU
1010:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define DWT_LSUCNT_LSUCNT_Msk              (0xFFUL /*<< DWT_LSUCNT_LSUCNT_Pos*/)       /*!< DWT LSU
1011:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** 
1012:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** /* DWT Folded-instruction Count Register Definitions */
1013:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define DWT_FOLDCNT_FOLDCNT_Pos             0U                                         /*!< DWT FOL
1014:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define DWT_FOLDCNT_FOLDCNT_Msk            (0xFFUL /*<< DWT_FOLDCNT_FOLDCNT_Pos*/)     /*!< DWT FOL
1015:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** 
1016:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** /* DWT Comparator Mask Register Definitions */
1017:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define DWT_MASK_MASK_Pos                   0U                                         /*!< DWT MAS
1018:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define DWT_MASK_MASK_Msk                  (0x1FUL /*<< DWT_MASK_MASK_Pos*/)           /*!< DWT MAS
1019:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** 
1020:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** /* DWT Comparator Function Register Definitions */
1021:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define DWT_FUNCTION_MATCHED_Pos           24U                                         /*!< DWT FUN
1022:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define DWT_FUNCTION_MATCHED_Msk           (0x1UL << DWT_FUNCTION_MATCHED_Pos)         /*!< DWT FUN
1023:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** 
1024:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR1_Pos        16U                                         /*!< DWT FUN
1025:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR1_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR1_Pos)      /*!< DWT FUN
1026:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** 
1027:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR0_Pos        12U                                         /*!< DWT FUN
1028:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR0_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR0_Pos)      /*!< DWT FUN
1029:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** 
1030:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVSIZE_Pos         10U                                         /*!< DWT FUN
1031:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVSIZE_Msk         (0x3UL << DWT_FUNCTION_DATAVSIZE_Pos)       /*!< DWT FUN
1032:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** 
1033:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define DWT_FUNCTION_LNK1ENA_Pos            9U                                         /*!< DWT FUN
1034:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define DWT_FUNCTION_LNK1ENA_Msk           (0x1UL << DWT_FUNCTION_LNK1ENA_Pos)         /*!< DWT FUN
1035:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** 
1036:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVMATCH_Pos         8U                                         /*!< DWT FUN
1037:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVMATCH_Msk        (0x1UL << DWT_FUNCTION_DATAVMATCH_Pos)      /*!< DWT FUN
1038:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** 
1039:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define DWT_FUNCTION_CYCMATCH_Pos           7U                                         /*!< DWT FUN
1040:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define DWT_FUNCTION_CYCMATCH_Msk          (0x1UL << DWT_FUNCTION_CYCMATCH_Pos)        /*!< DWT FUN
1041:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** 
1042:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define DWT_FUNCTION_EMITRANGE_Pos          5U                                         /*!< DWT FUN
1043:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define DWT_FUNCTION_EMITRANGE_Msk         (0x1UL << DWT_FUNCTION_EMITRANGE_Pos)       /*!< DWT FUN
1044:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** 
1045:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define DWT_FUNCTION_FUNCTION_Pos           0U                                         /*!< DWT FUN
1046:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define DWT_FUNCTION_FUNCTION_Msk          (0xFUL /*<< DWT_FUNCTION_FUNCTION_Pos*/)    /*!< DWT FUN
1047:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** 
1048:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** /*@}*/ /* end of group CMSIS_DWT */
1049:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** 
1050:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** 
1051:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** /**
1052:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
1053:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****   \defgroup CMSIS_TPI     Trace Port Interface (TPI)
1054:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****   \brief    Type definitions for the Trace Port Interface (TPI)
1055:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****   @{
1056:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****  */
1057:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** 
1058:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** /**
1059:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****   \brief  Structure type to access the Trace Port Interface Register (TPI).
1060:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****  */
1061:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** typedef struct
1062:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** {
1063:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****   __IM  uint32_t SSPSR;                  /*!< Offset: 0x000 (R/ )  Supported Parallel Port Size Reg
1064:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t CSPSR;                  /*!< Offset: 0x004 (R/W)  Current Parallel Port Size Regis
1065:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****         uint32_t RESERVED0[2U];
1066:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t ACPR;                   /*!< Offset: 0x010 (R/W)  Asynchronous Clock Prescaler Reg
1067:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****         uint32_t RESERVED1[55U];
1068:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t SPPR;                   /*!< Offset: 0x0F0 (R/W)  Selected Pin Protocol Register *
1069:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****         uint32_t RESERVED2[131U];
1070:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****   __IM  uint32_t FFSR;                   /*!< Offset: 0x300 (R/ )  Formatter and Flush Status Regis
1071:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t FFCR;                   /*!< Offset: 0x304 (R/W)  Formatter and Flush Control Regi
1072:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****   __IM  uint32_t FSCR;                   /*!< Offset: 0x308 (R/ )  Formatter Synchronization Counte
1073:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****         uint32_t RESERVED3[759U];
1074:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****   __IM  uint32_t TRIGGER;                /*!< Offset: 0xEE8 (R/ )  TRIGGER Register */
1075:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****   __IM  uint32_t FIFO0;                  /*!< Offset: 0xEEC (R/ )  Integration ETM Data */
1076:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****   __IM  uint32_t ITATBCTR2;              /*!< Offset: 0xEF0 (R/ )  ITATBCTR2 */
1077:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****         uint32_t RESERVED4[1U];
1078:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****   __IM  uint32_t ITATBCTR0;              /*!< Offset: 0xEF8 (R/ )  ITATBCTR0 */
1079:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****   __IM  uint32_t FIFO1;                  /*!< Offset: 0xEFC (R/ )  Integration ITM Data */
1080:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t ITCTRL;                 /*!< Offset: 0xF00 (R/W)  Integration Mode Control */
1081:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****         uint32_t RESERVED5[39U];
1082:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t CLAIMSET;               /*!< Offset: 0xFA0 (R/W)  Claim tag set */
1083:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t CLAIMCLR;               /*!< Offset: 0xFA4 (R/W)  Claim tag clear */
1084:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****         uint32_t RESERVED7[8U];
1085:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****   __IM  uint32_t DEVID;                  /*!< Offset: 0xFC8 (R/ )  TPIU_DEVID */
1086:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****   __IM  uint32_t DEVTYPE;                /*!< Offset: 0xFCC (R/ )  TPIU_DEVTYPE */
1087:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** } TPI_Type;
1088:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** 
1089:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** /* TPI Asynchronous Clock Prescaler Register Definitions */
1090:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define TPI_ACPR_PRESCALER_Pos              0U                                         /*!< TPI ACP
1091:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define TPI_ACPR_PRESCALER_Msk             (0x1FFFUL /*<< TPI_ACPR_PRESCALER_Pos*/)    /*!< TPI ACP
1092:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** 
1093:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** /* TPI Selected Pin Protocol Register Definitions */
1094:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define TPI_SPPR_TXMODE_Pos                 0U                                         /*!< TPI SPP
1095:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define TPI_SPPR_TXMODE_Msk                (0x3UL /*<< TPI_SPPR_TXMODE_Pos*/)          /*!< TPI SPP
1096:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** 
1097:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** /* TPI Formatter and Flush Status Register Definitions */
1098:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define TPI_FFSR_FtNonStop_Pos              3U                                         /*!< TPI FFS
1099:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define TPI_FFSR_FtNonStop_Msk             (0x1UL << TPI_FFSR_FtNonStop_Pos)           /*!< TPI FFS
1100:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** 
1101:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define TPI_FFSR_TCPresent_Pos              2U                                         /*!< TPI FFS
1102:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define TPI_FFSR_TCPresent_Msk             (0x1UL << TPI_FFSR_TCPresent_Pos)           /*!< TPI FFS
1103:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** 
1104:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define TPI_FFSR_FtStopped_Pos              1U                                         /*!< TPI FFS
1105:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define TPI_FFSR_FtStopped_Msk             (0x1UL << TPI_FFSR_FtStopped_Pos)           /*!< TPI FFS
1106:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** 
1107:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define TPI_FFSR_FlInProg_Pos               0U                                         /*!< TPI FFS
1108:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define TPI_FFSR_FlInProg_Msk              (0x1UL /*<< TPI_FFSR_FlInProg_Pos*/)        /*!< TPI FFS
1109:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** 
1110:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** /* TPI Formatter and Flush Control Register Definitions */
1111:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define TPI_FFCR_TrigIn_Pos                 8U                                         /*!< TPI FFC
1112:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define TPI_FFCR_TrigIn_Msk                (0x1UL << TPI_FFCR_TrigIn_Pos)              /*!< TPI FFC
1113:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** 
1114:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define TPI_FFCR_EnFCont_Pos                1U                                         /*!< TPI FFC
1115:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define TPI_FFCR_EnFCont_Msk               (0x1UL << TPI_FFCR_EnFCont_Pos)             /*!< TPI FFC
1116:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** 
1117:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** /* TPI TRIGGER Register Definitions */
1118:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define TPI_TRIGGER_TRIGGER_Pos             0U                                         /*!< TPI TRI
1119:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define TPI_TRIGGER_TRIGGER_Msk            (0x1UL /*<< TPI_TRIGGER_TRIGGER_Pos*/)      /*!< TPI TRI
1120:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** 
1121:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** /* TPI Integration ETM Data Register Definitions (FIFO0) */
1122:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define TPI_FIFO0_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1123:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define TPI_FIFO0_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ITM_ATVALID_Pos)        /*!< TPI FIF
1124:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** 
1125:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define TPI_FIFO0_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1126:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define TPI_FIFO0_ITM_bytecount_Msk        (0x3UL << TPI_FIFO0_ITM_bytecount_Pos)      /*!< TPI FIF
1127:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** 
1128:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define TPI_FIFO0_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1129:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define TPI_FIFO0_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ETM_ATVALID_Pos)        /*!< TPI FIF
1130:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** 
1131:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define TPI_FIFO0_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1132:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define TPI_FIFO0_ETM_bytecount_Msk        (0x3UL << TPI_FIFO0_ETM_bytecount_Pos)      /*!< TPI FIF
1133:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** 
1134:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define TPI_FIFO0_ETM2_Pos                 16U                                         /*!< TPI FIF
1135:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define TPI_FIFO0_ETM2_Msk                 (0xFFUL << TPI_FIFO0_ETM2_Pos)              /*!< TPI FIF
1136:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** 
1137:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define TPI_FIFO0_ETM1_Pos                  8U                                         /*!< TPI FIF
1138:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define TPI_FIFO0_ETM1_Msk                 (0xFFUL << TPI_FIFO0_ETM1_Pos)              /*!< TPI FIF
1139:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** 
1140:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define TPI_FIFO0_ETM0_Pos                  0U                                         /*!< TPI FIF
1141:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define TPI_FIFO0_ETM0_Msk                 (0xFFUL /*<< TPI_FIFO0_ETM0_Pos*/)          /*!< TPI FIF
1142:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** 
1143:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** /* TPI ITATBCTR2 Register Definitions */
1144:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define TPI_ITATBCTR2_ATREADY2_Pos          0U                                         /*!< TPI ITA
1145:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define TPI_ITATBCTR2_ATREADY2_Msk         (0x1UL /*<< TPI_ITATBCTR2_ATREADY2_Pos*/)   /*!< TPI ITA
1146:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** 
1147:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define TPI_ITATBCTR2_ATREADY1_Pos          0U                                         /*!< TPI ITA
1148:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define TPI_ITATBCTR2_ATREADY1_Msk         (0x1UL /*<< TPI_ITATBCTR2_ATREADY1_Pos*/)   /*!< TPI ITA
1149:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** 
1150:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** /* TPI Integration ITM Data Register Definitions (FIFO1) */
1151:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define TPI_FIFO1_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1152:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define TPI_FIFO1_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ITM_ATVALID_Pos)        /*!< TPI FIF
1153:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** 
1154:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define TPI_FIFO1_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1155:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define TPI_FIFO1_ITM_bytecount_Msk        (0x3UL << TPI_FIFO1_ITM_bytecount_Pos)      /*!< TPI FIF
1156:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** 
1157:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define TPI_FIFO1_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1158:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define TPI_FIFO1_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ETM_ATVALID_Pos)        /*!< TPI FIF
1159:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** 
1160:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define TPI_FIFO1_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1161:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define TPI_FIFO1_ETM_bytecount_Msk        (0x3UL << TPI_FIFO1_ETM_bytecount_Pos)      /*!< TPI FIF
1162:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** 
1163:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define TPI_FIFO1_ITM2_Pos                 16U                                         /*!< TPI FIF
1164:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define TPI_FIFO1_ITM2_Msk                 (0xFFUL << TPI_FIFO1_ITM2_Pos)              /*!< TPI FIF
1165:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** 
1166:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define TPI_FIFO1_ITM1_Pos                  8U                                         /*!< TPI FIF
1167:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define TPI_FIFO1_ITM1_Msk                 (0xFFUL << TPI_FIFO1_ITM1_Pos)              /*!< TPI FIF
1168:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** 
1169:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define TPI_FIFO1_ITM0_Pos                  0U                                         /*!< TPI FIF
1170:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define TPI_FIFO1_ITM0_Msk                 (0xFFUL /*<< TPI_FIFO1_ITM0_Pos*/)          /*!< TPI FIF
1171:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** 
1172:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** /* TPI ITATBCTR0 Register Definitions */
1173:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define TPI_ITATBCTR0_ATREADY2_Pos          0U                                         /*!< TPI ITA
1174:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define TPI_ITATBCTR0_ATREADY2_Msk         (0x1UL /*<< TPI_ITATBCTR0_ATREADY2_Pos*/)   /*!< TPI ITA
1175:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** 
1176:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define TPI_ITATBCTR0_ATREADY1_Pos          0U                                         /*!< TPI ITA
1177:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define TPI_ITATBCTR0_ATREADY1_Msk         (0x1UL /*<< TPI_ITATBCTR0_ATREADY1_Pos*/)   /*!< TPI ITA
1178:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** 
1179:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** /* TPI Integration Mode Control Register Definitions */
1180:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define TPI_ITCTRL_Mode_Pos                 0U                                         /*!< TPI ITC
1181:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define TPI_ITCTRL_Mode_Msk                (0x3UL /*<< TPI_ITCTRL_Mode_Pos*/)          /*!< TPI ITC
1182:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** 
1183:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** /* TPI DEVID Register Definitions */
1184:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define TPI_DEVID_NRZVALID_Pos             11U                                         /*!< TPI DEV
1185:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define TPI_DEVID_NRZVALID_Msk             (0x1UL << TPI_DEVID_NRZVALID_Pos)           /*!< TPI DEV
1186:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** 
1187:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define TPI_DEVID_MANCVALID_Pos            10U                                         /*!< TPI DEV
1188:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define TPI_DEVID_MANCVALID_Msk            (0x1UL << TPI_DEVID_MANCVALID_Pos)          /*!< TPI DEV
1189:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** 
1190:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define TPI_DEVID_PTINVALID_Pos             9U                                         /*!< TPI DEV
1191:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define TPI_DEVID_PTINVALID_Msk            (0x1UL << TPI_DEVID_PTINVALID_Pos)          /*!< TPI DEV
1192:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** 
1193:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define TPI_DEVID_MinBufSz_Pos              6U                                         /*!< TPI DEV
1194:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define TPI_DEVID_MinBufSz_Msk             (0x7UL << TPI_DEVID_MinBufSz_Pos)           /*!< TPI DEV
1195:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** 
1196:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define TPI_DEVID_AsynClkIn_Pos             5U                                         /*!< TPI DEV
1197:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define TPI_DEVID_AsynClkIn_Msk            (0x1UL << TPI_DEVID_AsynClkIn_Pos)          /*!< TPI DEV
1198:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** 
1199:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define TPI_DEVID_NrTraceInput_Pos          0U                                         /*!< TPI DEV
1200:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define TPI_DEVID_NrTraceInput_Msk         (0x1FUL /*<< TPI_DEVID_NrTraceInput_Pos*/)  /*!< TPI DEV
1201:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** 
1202:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** /* TPI DEVTYPE Register Definitions */
1203:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define TPI_DEVTYPE_SubType_Pos             4U                                         /*!< TPI DEV
1204:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define TPI_DEVTYPE_SubType_Msk            (0xFUL /*<< TPI_DEVTYPE_SubType_Pos*/)      /*!< TPI DEV
1205:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** 
1206:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define TPI_DEVTYPE_MajorType_Pos           0U                                         /*!< TPI DEV
1207:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define TPI_DEVTYPE_MajorType_Msk          (0xFUL << TPI_DEVTYPE_MajorType_Pos)        /*!< TPI DEV
1208:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** 
1209:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** /*@}*/ /* end of group CMSIS_TPI */
1210:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** 
1211:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** 
1212:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
1213:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** /**
1214:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
1215:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****   \defgroup CMSIS_MPU     Memory Protection Unit (MPU)
1216:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****   \brief    Type definitions for the Memory Protection Unit (MPU)
1217:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****   @{
1218:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****  */
1219:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** 
1220:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** /**
1221:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****   \brief  Structure type to access the Memory Protection Unit (MPU).
1222:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****  */
1223:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** typedef struct
1224:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** {
1225:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****   __IM  uint32_t TYPE;                   /*!< Offset: 0x000 (R/ )  MPU Type Register */
1226:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x004 (R/W)  MPU Control Register */
1227:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t RNR;                    /*!< Offset: 0x008 (R/W)  MPU Region RNRber Register */
1228:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t RBAR;                   /*!< Offset: 0x00C (R/W)  MPU Region Base Address Register
1229:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t RASR;                   /*!< Offset: 0x010 (R/W)  MPU Region Attribute and Size Re
1230:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t RBAR_A1;                /*!< Offset: 0x014 (R/W)  MPU Alias 1 Region Base Address 
1231:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t RASR_A1;                /*!< Offset: 0x018 (R/W)  MPU Alias 1 Region Attribute and
1232:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t RBAR_A2;                /*!< Offset: 0x01C (R/W)  MPU Alias 2 Region Base Address 
1233:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t RASR_A2;                /*!< Offset: 0x020 (R/W)  MPU Alias 2 Region Attribute and
1234:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t RBAR_A3;                /*!< Offset: 0x024 (R/W)  MPU Alias 3 Region Base Address 
1235:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t RASR_A3;                /*!< Offset: 0x028 (R/W)  MPU Alias 3 Region Attribute and
1236:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** } MPU_Type;
1237:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** 
1238:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define MPU_TYPE_RALIASES                  4U
1239:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** 
1240:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** /* MPU Type Register Definitions */
1241:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define MPU_TYPE_IREGION_Pos               16U                                            /*!< MPU 
1242:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define MPU_TYPE_IREGION_Msk               (0xFFUL << MPU_TYPE_IREGION_Pos)               /*!< MPU 
1243:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** 
1244:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define MPU_TYPE_DREGION_Pos                8U                                            /*!< MPU 
1245:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define MPU_TYPE_DREGION_Msk               (0xFFUL << MPU_TYPE_DREGION_Pos)               /*!< MPU 
1246:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** 
1247:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define MPU_TYPE_SEPARATE_Pos               0U                                            /*!< MPU 
1248:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define MPU_TYPE_SEPARATE_Msk              (1UL /*<< MPU_TYPE_SEPARATE_Pos*/)             /*!< MPU 
1249:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** 
1250:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** /* MPU Control Register Definitions */
1251:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define MPU_CTRL_PRIVDEFENA_Pos             2U                                            /*!< MPU 
1252:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define MPU_CTRL_PRIVDEFENA_Msk            (1UL << MPU_CTRL_PRIVDEFENA_Pos)               /*!< MPU 
1253:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** 
1254:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define MPU_CTRL_HFNMIENA_Pos               1U                                            /*!< MPU 
1255:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define MPU_CTRL_HFNMIENA_Msk              (1UL << MPU_CTRL_HFNMIENA_Pos)                 /*!< MPU 
1256:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** 
1257:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define MPU_CTRL_ENABLE_Pos                 0U                                            /*!< MPU 
1258:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define MPU_CTRL_ENABLE_Msk                (1UL /*<< MPU_CTRL_ENABLE_Pos*/)               /*!< MPU 
1259:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** 
1260:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** /* MPU Region Number Register Definitions */
1261:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define MPU_RNR_REGION_Pos                  0U                                            /*!< MPU 
1262:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define MPU_RNR_REGION_Msk                 (0xFFUL /*<< MPU_RNR_REGION_Pos*/)             /*!< MPU 
1263:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** 
1264:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** /* MPU Region Base Address Register Definitions */
1265:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define MPU_RBAR_ADDR_Pos                   5U                                            /*!< MPU 
1266:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define MPU_RBAR_ADDR_Msk                  (0x7FFFFFFUL << MPU_RBAR_ADDR_Pos)             /*!< MPU 
1267:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** 
1268:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define MPU_RBAR_VALID_Pos                  4U                                            /*!< MPU 
1269:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define MPU_RBAR_VALID_Msk                 (1UL << MPU_RBAR_VALID_Pos)                    /*!< MPU 
1270:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** 
1271:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define MPU_RBAR_REGION_Pos                 0U                                            /*!< MPU 
1272:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define MPU_RBAR_REGION_Msk                (0xFUL /*<< MPU_RBAR_REGION_Pos*/)             /*!< MPU 
1273:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** 
1274:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** /* MPU Region Attribute and Size Register Definitions */
1275:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define MPU_RASR_ATTRS_Pos                 16U                                            /*!< MPU 
1276:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define MPU_RASR_ATTRS_Msk                 (0xFFFFUL << MPU_RASR_ATTRS_Pos)               /*!< MPU 
1277:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** 
1278:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define MPU_RASR_XN_Pos                    28U                                            /*!< MPU 
1279:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define MPU_RASR_XN_Msk                    (1UL << MPU_RASR_XN_Pos)                       /*!< MPU 
1280:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** 
1281:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define MPU_RASR_AP_Pos                    24U                                            /*!< MPU 
1282:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define MPU_RASR_AP_Msk                    (0x7UL << MPU_RASR_AP_Pos)                     /*!< MPU 
1283:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** 
1284:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define MPU_RASR_TEX_Pos                   19U                                            /*!< MPU 
1285:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define MPU_RASR_TEX_Msk                   (0x7UL << MPU_RASR_TEX_Pos)                    /*!< MPU 
1286:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** 
1287:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define MPU_RASR_S_Pos                     18U                                            /*!< MPU 
1288:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define MPU_RASR_S_Msk                     (1UL << MPU_RASR_S_Pos)                        /*!< MPU 
1289:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** 
1290:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define MPU_RASR_C_Pos                     17U                                            /*!< MPU 
1291:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define MPU_RASR_C_Msk                     (1UL << MPU_RASR_C_Pos)                        /*!< MPU 
1292:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** 
1293:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define MPU_RASR_B_Pos                     16U                                            /*!< MPU 
1294:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define MPU_RASR_B_Msk                     (1UL << MPU_RASR_B_Pos)                        /*!< MPU 
1295:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** 
1296:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define MPU_RASR_SRD_Pos                    8U                                            /*!< MPU 
1297:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define MPU_RASR_SRD_Msk                   (0xFFUL << MPU_RASR_SRD_Pos)                   /*!< MPU 
1298:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** 
1299:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define MPU_RASR_SIZE_Pos                   1U                                            /*!< MPU 
1300:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define MPU_RASR_SIZE_Msk                  (0x1FUL << MPU_RASR_SIZE_Pos)                  /*!< MPU 
1301:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** 
1302:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define MPU_RASR_ENABLE_Pos                 0U                                            /*!< MPU 
1303:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define MPU_RASR_ENABLE_Msk                (1UL /*<< MPU_RASR_ENABLE_Pos*/)               /*!< MPU 
1304:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** 
1305:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** /*@} end of group CMSIS_MPU */
1306:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #endif /* defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U) */
1307:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** 
1308:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** 
1309:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** /**
1310:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
1311:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****   \defgroup CMSIS_FPU     Floating Point Unit (FPU)
1312:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****   \brief    Type definitions for the Floating Point Unit (FPU)
1313:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****   @{
1314:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****  */
1315:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** 
1316:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** /**
1317:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****   \brief  Structure type to access the Floating Point Unit (FPU).
1318:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****  */
1319:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** typedef struct
1320:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** {
1321:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****         uint32_t RESERVED0[1U];
1322:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t FPCCR;                  /*!< Offset: 0x004 (R/W)  Floating-Point Context Control R
1323:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t FPCAR;                  /*!< Offset: 0x008 (R/W)  Floating-Point Context Address R
1324:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t FPDSCR;                 /*!< Offset: 0x00C (R/W)  Floating-Point Default Status Co
1325:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****   __IM  uint32_t MVFR0;                  /*!< Offset: 0x010 (R/ )  Media and FP Feature Register 0 
1326:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****   __IM  uint32_t MVFR1;                  /*!< Offset: 0x014 (R/ )  Media and FP Feature Register 1 
1327:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** } FPU_Type;
1328:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** 
1329:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** /* Floating-Point Context Control Register Definitions */
1330:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define FPU_FPCCR_ASPEN_Pos                31U                                            /*!< FPCC
1331:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define FPU_FPCCR_ASPEN_Msk                (1UL << FPU_FPCCR_ASPEN_Pos)                   /*!< FPCC
1332:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** 
1333:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define FPU_FPCCR_LSPEN_Pos                30U                                            /*!< FPCC
1334:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define FPU_FPCCR_LSPEN_Msk                (1UL << FPU_FPCCR_LSPEN_Pos)                   /*!< FPCC
1335:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** 
1336:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define FPU_FPCCR_MONRDY_Pos                8U                                            /*!< FPCC
1337:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define FPU_FPCCR_MONRDY_Msk               (1UL << FPU_FPCCR_MONRDY_Pos)                  /*!< FPCC
1338:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** 
1339:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define FPU_FPCCR_BFRDY_Pos                 6U                                            /*!< FPCC
1340:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define FPU_FPCCR_BFRDY_Msk                (1UL << FPU_FPCCR_BFRDY_Pos)                   /*!< FPCC
1341:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** 
1342:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define FPU_FPCCR_MMRDY_Pos                 5U                                            /*!< FPCC
1343:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define FPU_FPCCR_MMRDY_Msk                (1UL << FPU_FPCCR_MMRDY_Pos)                   /*!< FPCC
1344:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** 
1345:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define FPU_FPCCR_HFRDY_Pos                 4U                                            /*!< FPCC
1346:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define FPU_FPCCR_HFRDY_Msk                (1UL << FPU_FPCCR_HFRDY_Pos)                   /*!< FPCC
1347:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** 
1348:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define FPU_FPCCR_THREAD_Pos                3U                                            /*!< FPCC
1349:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define FPU_FPCCR_THREAD_Msk               (1UL << FPU_FPCCR_THREAD_Pos)                  /*!< FPCC
1350:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** 
1351:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define FPU_FPCCR_USER_Pos                  1U                                            /*!< FPCC
1352:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define FPU_FPCCR_USER_Msk                 (1UL << FPU_FPCCR_USER_Pos)                    /*!< FPCC
1353:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** 
1354:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define FPU_FPCCR_LSPACT_Pos                0U                                            /*!< FPCC
1355:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define FPU_FPCCR_LSPACT_Msk               (1UL /*<< FPU_FPCCR_LSPACT_Pos*/)              /*!< FPCC
1356:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** 
1357:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** /* Floating-Point Context Address Register Definitions */
1358:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define FPU_FPCAR_ADDRESS_Pos               3U                                            /*!< FPCA
1359:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define FPU_FPCAR_ADDRESS_Msk              (0x1FFFFFFFUL << FPU_FPCAR_ADDRESS_Pos)        /*!< FPCA
1360:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** 
1361:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** /* Floating-Point Default Status Control Register Definitions */
1362:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define FPU_FPDSCR_AHP_Pos                 26U                                            /*!< FPDS
1363:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define FPU_FPDSCR_AHP_Msk                 (1UL << FPU_FPDSCR_AHP_Pos)                    /*!< FPDS
1364:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** 
1365:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define FPU_FPDSCR_DN_Pos                  25U                                            /*!< FPDS
1366:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define FPU_FPDSCR_DN_Msk                  (1UL << FPU_FPDSCR_DN_Pos)                     /*!< FPDS
1367:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** 
1368:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define FPU_FPDSCR_FZ_Pos                  24U                                            /*!< FPDS
1369:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define FPU_FPDSCR_FZ_Msk                  (1UL << FPU_FPDSCR_FZ_Pos)                     /*!< FPDS
1370:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** 
1371:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define FPU_FPDSCR_RMode_Pos               22U                                            /*!< FPDS
1372:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define FPU_FPDSCR_RMode_Msk               (3UL << FPU_FPDSCR_RMode_Pos)                  /*!< FPDS
1373:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** 
1374:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** /* Media and FP Feature Register 0 Definitions */
1375:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define FPU_MVFR0_FP_rounding_modes_Pos    28U                                            /*!< MVFR
1376:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define FPU_MVFR0_FP_rounding_modes_Msk    (0xFUL << FPU_MVFR0_FP_rounding_modes_Pos)     /*!< MVFR
1377:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** 
1378:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define FPU_MVFR0_Short_vectors_Pos        24U                                            /*!< MVFR
1379:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define FPU_MVFR0_Short_vectors_Msk        (0xFUL << FPU_MVFR0_Short_vectors_Pos)         /*!< MVFR
1380:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** 
1381:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define FPU_MVFR0_Square_root_Pos          20U                                            /*!< MVFR
1382:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define FPU_MVFR0_Square_root_Msk          (0xFUL << FPU_MVFR0_Square_root_Pos)           /*!< MVFR
1383:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** 
1384:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define FPU_MVFR0_Divide_Pos               16U                                            /*!< MVFR
1385:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define FPU_MVFR0_Divide_Msk               (0xFUL << FPU_MVFR0_Divide_Pos)                /*!< MVFR
1386:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** 
1387:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define FPU_MVFR0_FP_excep_trapping_Pos    12U                                            /*!< MVFR
1388:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define FPU_MVFR0_FP_excep_trapping_Msk    (0xFUL << FPU_MVFR0_FP_excep_trapping_Pos)     /*!< MVFR
1389:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** 
1390:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define FPU_MVFR0_Double_precision_Pos      8U                                            /*!< MVFR
1391:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define FPU_MVFR0_Double_precision_Msk     (0xFUL << FPU_MVFR0_Double_precision_Pos)      /*!< MVFR
1392:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** 
1393:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define FPU_MVFR0_Single_precision_Pos      4U                                            /*!< MVFR
1394:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define FPU_MVFR0_Single_precision_Msk     (0xFUL << FPU_MVFR0_Single_precision_Pos)      /*!< MVFR
1395:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** 
1396:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define FPU_MVFR0_A_SIMD_registers_Pos      0U                                            /*!< MVFR
1397:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define FPU_MVFR0_A_SIMD_registers_Msk     (0xFUL /*<< FPU_MVFR0_A_SIMD_registers_Pos*/)  /*!< MVFR
1398:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** 
1399:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** /* Media and FP Feature Register 1 Definitions */
1400:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define FPU_MVFR1_FP_fused_MAC_Pos         28U                                            /*!< MVFR
1401:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define FPU_MVFR1_FP_fused_MAC_Msk         (0xFUL << FPU_MVFR1_FP_fused_MAC_Pos)          /*!< MVFR
1402:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** 
1403:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define FPU_MVFR1_FP_HPFP_Pos              24U                                            /*!< MVFR
1404:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define FPU_MVFR1_FP_HPFP_Msk              (0xFUL << FPU_MVFR1_FP_HPFP_Pos)               /*!< MVFR
1405:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** 
1406:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define FPU_MVFR1_D_NaN_mode_Pos            4U                                            /*!< MVFR
1407:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define FPU_MVFR1_D_NaN_mode_Msk           (0xFUL << FPU_MVFR1_D_NaN_mode_Pos)            /*!< MVFR
1408:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** 
1409:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define FPU_MVFR1_FtZ_mode_Pos              0U                                            /*!< MVFR
1410:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define FPU_MVFR1_FtZ_mode_Msk             (0xFUL /*<< FPU_MVFR1_FtZ_mode_Pos*/)          /*!< MVFR
1411:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** 
1412:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** /*@} end of group CMSIS_FPU */
1413:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** 
1414:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** 
1415:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** /**
1416:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
1417:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****   \defgroup CMSIS_CoreDebug       Core Debug Registers (CoreDebug)
1418:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****   \brief    Type definitions for the Core Debug Registers
1419:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****   @{
1420:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****  */
1421:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** 
1422:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** /**
1423:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****   \brief  Structure type to access the Core Debug Register (CoreDebug).
1424:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****  */
1425:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** typedef struct
1426:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** {
1427:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t DHCSR;                  /*!< Offset: 0x000 (R/W)  Debug Halting Control and Status
1428:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****   __OM  uint32_t DCRSR;                  /*!< Offset: 0x004 ( /W)  Debug Core Register Selector Reg
1429:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t DCRDR;                  /*!< Offset: 0x008 (R/W)  Debug Core Register Data Registe
1430:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t DEMCR;                  /*!< Offset: 0x00C (R/W)  Debug Exception and Monitor Cont
1431:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** } CoreDebug_Type;
1432:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** 
1433:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** /* Debug Halting Control and Status Register Definitions */
1434:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define CoreDebug_DHCSR_DBGKEY_Pos         16U                                            /*!< Core
1435:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define CoreDebug_DHCSR_DBGKEY_Msk         (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos)       /*!< Core
1436:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** 
1437:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_RESET_ST_Pos     25U                                            /*!< Core
1438:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_RESET_ST_Msk     (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos)        /*!< Core
1439:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** 
1440:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Pos    24U                                            /*!< Core
1441:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Msk    (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos)       /*!< Core
1442:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** 
1443:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_LOCKUP_Pos       19U                                            /*!< Core
1444:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_LOCKUP_Msk       (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos)          /*!< Core
1445:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** 
1446:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_SLEEP_Pos        18U                                            /*!< Core
1447:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_SLEEP_Msk        (1UL << CoreDebug_DHCSR_S_SLEEP_Pos)           /*!< Core
1448:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** 
1449:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_HALT_Pos         17U                                            /*!< Core
1450:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_HALT_Msk         (1UL << CoreDebug_DHCSR_S_HALT_Pos)            /*!< Core
1451:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** 
1452:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_REGRDY_Pos       16U                                            /*!< Core
1453:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_REGRDY_Msk       (1UL << CoreDebug_DHCSR_S_REGRDY_Pos)          /*!< Core
1454:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** 
1455:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Pos     5U                                            /*!< Core
1456:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Msk    (1UL << CoreDebug_DHCSR_C_SNAPSTALL_Pos)       /*!< Core
1457:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** 
1458:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_MASKINTS_Pos      3U                                            /*!< Core
1459:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_MASKINTS_Msk     (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos)        /*!< Core
1460:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** 
1461:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_STEP_Pos          2U                                            /*!< Core
1462:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_STEP_Msk         (1UL << CoreDebug_DHCSR_C_STEP_Pos)            /*!< Core
1463:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** 
1464:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_HALT_Pos          1U                                            /*!< Core
1465:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_HALT_Msk         (1UL << CoreDebug_DHCSR_C_HALT_Pos)            /*!< Core
1466:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** 
1467:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Pos       0U                                            /*!< Core
1468:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Msk      (1UL /*<< CoreDebug_DHCSR_C_DEBUGEN_Pos*/)     /*!< Core
1469:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** 
1470:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** /* Debug Core Register Selector Register Definitions */
1471:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define CoreDebug_DCRSR_REGWnR_Pos         16U                                            /*!< Core
1472:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define CoreDebug_DCRSR_REGWnR_Msk         (1UL << CoreDebug_DCRSR_REGWnR_Pos)            /*!< Core
1473:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** 
1474:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define CoreDebug_DCRSR_REGSEL_Pos          0U                                            /*!< Core
1475:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define CoreDebug_DCRSR_REGSEL_Msk         (0x1FUL /*<< CoreDebug_DCRSR_REGSEL_Pos*/)     /*!< Core
1476:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** 
1477:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** /* Debug Exception and Monitor Control Register Definitions */
1478:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define CoreDebug_DEMCR_TRCENA_Pos         24U                                            /*!< Core
1479:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define CoreDebug_DEMCR_TRCENA_Msk         (1UL << CoreDebug_DEMCR_TRCENA_Pos)            /*!< Core
1480:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** 
1481:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_REQ_Pos        19U                                            /*!< Core
1482:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_REQ_Msk        (1UL << CoreDebug_DEMCR_MON_REQ_Pos)           /*!< Core
1483:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** 
1484:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_STEP_Pos       18U                                            /*!< Core
1485:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_STEP_Msk       (1UL << CoreDebug_DEMCR_MON_STEP_Pos)          /*!< Core
1486:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** 
1487:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_PEND_Pos       17U                                            /*!< Core
1488:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_PEND_Msk       (1UL << CoreDebug_DEMCR_MON_PEND_Pos)          /*!< Core
1489:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** 
1490:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_EN_Pos         16U                                            /*!< Core
1491:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_EN_Msk         (1UL << CoreDebug_DEMCR_MON_EN_Pos)            /*!< Core
1492:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** 
1493:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_HARDERR_Pos     10U                                            /*!< Core
1494:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_HARDERR_Msk     (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos)        /*!< Core
1495:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** 
1496:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_INTERR_Pos       9U                                            /*!< Core
1497:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_INTERR_Msk      (1UL << CoreDebug_DEMCR_VC_INTERR_Pos)         /*!< Core
1498:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** 
1499:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_BUSERR_Pos       8U                                            /*!< Core
1500:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_BUSERR_Msk      (1UL << CoreDebug_DEMCR_VC_BUSERR_Pos)         /*!< Core
1501:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** 
1502:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_STATERR_Pos      7U                                            /*!< Core
1503:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_STATERR_Msk     (1UL << CoreDebug_DEMCR_VC_STATERR_Pos)        /*!< Core
1504:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** 
1505:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CHKERR_Pos       6U                                            /*!< Core
1506:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CHKERR_Msk      (1UL << CoreDebug_DEMCR_VC_CHKERR_Pos)         /*!< Core
1507:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** 
1508:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Pos      5U                                            /*!< Core
1509:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Msk     (1UL << CoreDebug_DEMCR_VC_NOCPERR_Pos)        /*!< Core
1510:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** 
1511:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_MMERR_Pos        4U                                            /*!< Core
1512:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_MMERR_Msk       (1UL << CoreDebug_DEMCR_VC_MMERR_Pos)          /*!< Core
1513:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** 
1514:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CORERESET_Pos    0U                                            /*!< Core
1515:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CORERESET_Msk   (1UL /*<< CoreDebug_DEMCR_VC_CORERESET_Pos*/)  /*!< Core
1516:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** 
1517:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** /*@} end of group CMSIS_CoreDebug */
1518:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** 
1519:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** 
1520:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** /**
1521:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****   \ingroup    CMSIS_core_register
1522:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****   \defgroup   CMSIS_core_bitfield     Core register bit field macros
1523:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****   \brief      Macros for use with bit field definitions (xxx_Pos, xxx_Msk).
1524:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****   @{
1525:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****  */
1526:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** 
1527:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** /**
1528:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****   \brief   Mask and shift a bit field value for use in a register bit range.
1529:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****   \param[in] field  Name of the register bit field.
1530:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****   \param[in] value  Value of the bit field. This parameter is interpreted as an uint32_t type.
1531:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****   \return           Masked and shifted value.
1532:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** */
1533:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define _VAL2FLD(field, value)    (((uint32_t)(value) << field ## _Pos) & field ## _Msk)
1534:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** 
1535:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** /**
1536:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****   \brief     Mask and shift a register value to extract a bit filed value.
1537:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****   \param[in] field  Name of the register bit field.
1538:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****   \param[in] value  Value of register. This parameter is interpreted as an uint32_t type.
1539:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****   \return           Masked and shifted bit field value.
1540:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** */
1541:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define _FLD2VAL(field, value)    (((uint32_t)(value) & field ## _Msk) >> field ## _Pos)
1542:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** 
1543:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** /*@} end of group CMSIS_core_bitfield */
1544:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** 
1545:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** 
1546:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** /**
1547:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****   \ingroup    CMSIS_core_register
1548:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****   \defgroup   CMSIS_core_base     Core Definitions
1549:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****   \brief      Definitions for base addresses, unions, and structures.
1550:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****   @{
1551:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****  */
1552:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** 
1553:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** /* Memory mapping of Core Hardware */
1554:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define SCS_BASE            (0xE000E000UL)                            /*!< System Control Space Bas
1555:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define ITM_BASE            (0xE0000000UL)                            /*!< ITM Base Address */
1556:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define DWT_BASE            (0xE0001000UL)                            /*!< DWT Base Address */
1557:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define TPI_BASE            (0xE0040000UL)                            /*!< TPI Base Address */
1558:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define CoreDebug_BASE      (0xE000EDF0UL)                            /*!< Core Debug Base Address 
1559:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define SysTick_BASE        (SCS_BASE +  0x0010UL)                    /*!< SysTick Base Address */
1560:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define NVIC_BASE           (SCS_BASE +  0x0100UL)                    /*!< NVIC Base Address */
1561:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define SCB_BASE            (SCS_BASE +  0x0D00UL)                    /*!< System Control Block Bas
1562:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** 
1563:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define SCnSCB              ((SCnSCB_Type    *)     SCS_BASE      )   /*!< System control Register 
1564:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define SCB                 ((SCB_Type       *)     SCB_BASE      )   /*!< SCB configuration struct
1565:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define SysTick             ((SysTick_Type   *)     SysTick_BASE  )   /*!< SysTick configuration st
1566:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define NVIC                ((NVIC_Type      *)     NVIC_BASE     )   /*!< NVIC configuration struc
1567:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define ITM                 ((ITM_Type       *)     ITM_BASE      )   /*!< ITM configuration struct
1568:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define DWT                 ((DWT_Type       *)     DWT_BASE      )   /*!< DWT configuration struct
1569:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define TPI                 ((TPI_Type       *)     TPI_BASE      )   /*!< TPI configuration struct
1570:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define CoreDebug           ((CoreDebug_Type *)     CoreDebug_BASE)   /*!< Core Debug configuration
1571:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** 
1572:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
1573:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****   #define MPU_BASE          (SCS_BASE +  0x0D90UL)                    /*!< Memory Protection Unit *
1574:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****   #define MPU               ((MPU_Type       *)     MPU_BASE      )   /*!< Memory Protection Unit *
1575:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #endif
1576:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** 
1577:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define FPU_BASE            (SCS_BASE +  0x0F30UL)                    /*!< Floating Point Unit */
1578:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define FPU                 ((FPU_Type       *)     FPU_BASE      )   /*!< Floating Point Unit */
1579:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** 
1580:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** /*@} */
1581:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** 
1582:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** 
1583:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** 
1584:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** /*******************************************************************************
1585:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****  *                Hardware Abstraction Layer
1586:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****   Core Function Interface contains:
1587:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****   - Core NVIC Functions
1588:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****   - Core SysTick Functions
1589:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****   - Core Debug Functions
1590:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****   - Core Register Access Functions
1591:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****  ******************************************************************************/
1592:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** /**
1593:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****   \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference
1594:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** */
1595:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** 
1596:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** 
1597:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** 
1598:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** /* ##########################   NVIC functions  #################################### */
1599:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** /**
1600:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****   \ingroup  CMSIS_Core_FunctionInterface
1601:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****   \defgroup CMSIS_Core_NVICFunctions NVIC Functions
1602:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****   \brief    Functions that manage interrupts and exceptions via the NVIC.
1603:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****   @{
1604:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****  */
1605:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** 
1606:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #ifdef CMSIS_NVIC_VIRTUAL
1607:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****   #ifndef CMSIS_NVIC_VIRTUAL_HEADER_FILE
1608:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****     #define CMSIS_NVIC_VIRTUAL_HEADER_FILE "cmsis_nvic_virtual.h"
1609:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****   #endif
1610:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****   #include CMSIS_NVIC_VIRTUAL_HEADER_FILE
1611:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #else
1612:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****   #define NVIC_SetPriorityGrouping    __NVIC_SetPriorityGrouping
1613:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****   #define NVIC_GetPriorityGrouping    __NVIC_GetPriorityGrouping
1614:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****   #define NVIC_EnableIRQ              __NVIC_EnableIRQ
1615:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****   #define NVIC_GetEnableIRQ           __NVIC_GetEnableIRQ
1616:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****   #define NVIC_DisableIRQ             __NVIC_DisableIRQ
1617:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****   #define NVIC_GetPendingIRQ          __NVIC_GetPendingIRQ
1618:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****   #define NVIC_SetPendingIRQ          __NVIC_SetPendingIRQ
1619:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****   #define NVIC_ClearPendingIRQ        __NVIC_ClearPendingIRQ
1620:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****   #define NVIC_GetActive              __NVIC_GetActive
1621:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****   #define NVIC_SetPriority            __NVIC_SetPriority
1622:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****   #define NVIC_GetPriority            __NVIC_GetPriority
1623:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****   #define NVIC_SystemReset            __NVIC_SystemReset
1624:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #endif /* CMSIS_NVIC_VIRTUAL */
1625:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** 
1626:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #ifdef CMSIS_VECTAB_VIRTUAL
1627:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****   #ifndef CMSIS_VECTAB_VIRTUAL_HEADER_FILE
1628:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****    #define CMSIS_VECTAB_VIRTUAL_HEADER_FILE "cmsis_vectab_virtual.h"
1629:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****   #endif
1630:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****   #include CMSIS_VECTAB_VIRTUAL_HEADER_FILE
1631:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #else
1632:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****   #define NVIC_SetVector              __NVIC_SetVector
1633:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****   #define NVIC_GetVector              __NVIC_GetVector
1634:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #endif  /* (CMSIS_VECTAB_VIRTUAL) */
1635:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** 
1636:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define NVIC_USER_IRQ_OFFSET          16
1637:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** 
1638:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** 
1639:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** /* The following EXC_RETURN values are saved the LR on exception entry */
1640:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define EXC_RETURN_HANDLER         (0xFFFFFFF1UL)     /* return to Handler mode, uses MSP after ret
1641:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define EXC_RETURN_THREAD_MSP      (0xFFFFFFF9UL)     /* return to Thread mode, uses MSP after retu
1642:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define EXC_RETURN_THREAD_PSP      (0xFFFFFFFDUL)     /* return to Thread mode, uses PSP after retu
1643:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define EXC_RETURN_HANDLER_FPU     (0xFFFFFFE1UL)     /* return to Handler mode, uses MSP after ret
1644:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define EXC_RETURN_THREAD_MSP_FPU  (0xFFFFFFE9UL)     /* return to Thread mode, uses MSP after retu
1645:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** #define EXC_RETURN_THREAD_PSP_FPU  (0xFFFFFFEDUL)     /* return to Thread mode, uses PSP after retu
1646:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** 
1647:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** 
1648:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** /**
1649:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****   \brief   Set Priority Grouping
1650:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****   \details Sets the priority grouping field using the required unlock sequence.
1651:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****            The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field.
1652:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****            Only values from 0..7 are used.
1653:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****            In case of a conflict between priority grouping and available
1654:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****            priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
1655:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****   \param [in]      PriorityGroup  Priority grouping field.
1656:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****  */
1657:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** __STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
1658:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** {
1659:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****   uint32_t reg_value;
1660:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 a
1661:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** 
1662:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****   reg_value  =  SCB->AIRCR;                                                   /* read old register 
1663:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****   reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to chan
1664:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****   reg_value  =  (reg_value                                   |
1665:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****                 ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
1666:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****                 (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key a
1667:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****   SCB->AIRCR =  reg_value;
1668:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** }
1669:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** 
1670:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** 
1671:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** /**
1672:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****   \brief   Get Priority Grouping
1673:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****   \details Reads the priority grouping field from the NVIC Interrupt Controller.
1674:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****   \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
1675:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****  */
1676:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
1677:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** {
1678:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****   return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
1679:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** }
1680:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** 
1681:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** 
1682:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** /**
1683:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****   \brief   Enable Interrupt
1684:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****   \details Enables a device specific interrupt in the NVIC interrupt controller.
1685:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1686:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****   \note    IRQn must not be negative.
1687:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****  */
1688:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** __STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
1689:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** {
1690:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1691:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****   {
1692:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****     NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1693:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****   }
1694:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** }
1695:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** 
1696:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** 
1697:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** /**
1698:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****   \brief   Get Interrupt Enable status
1699:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****   \details Returns a device specific interrupt enable status from the NVIC interrupt controller.
1700:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1701:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****   \return             0  Interrupt is not enabled.
1702:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****   \return             1  Interrupt is enabled.
1703:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****   \note    IRQn must not be negative.
1704:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****  */
1705:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetEnableIRQ(IRQn_Type IRQn)
1706:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** {
1707:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1708:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****   {
1709:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****     return((uint32_t)(((NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL)
1710:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****   }
1711:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****   else
1712:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****   {
1713:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****     return(0U);
1714:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****   }
1715:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** }
1716:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** 
1717:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** 
1718:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** /**
1719:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****   \brief   Disable Interrupt
1720:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****   \details Disables a device specific interrupt in the NVIC interrupt controller.
1721:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1722:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****   \note    IRQn must not be negative.
1723:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****  */
1724:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** __STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
1725:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** {
1726:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1727:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****   {
1728:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****     NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1729:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****     __DSB();
1730:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****     __ISB();
1731:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****   }
1732:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** }
1733:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** 
1734:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** 
1735:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** /**
1736:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****   \brief   Get Pending Interrupt
1737:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****   \details Reads the NVIC pending register and returns the pending bit for the specified device spe
1738:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1739:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****   \return             0  Interrupt status is not pending.
1740:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****   \return             1  Interrupt status is pending.
1741:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****   \note    IRQn must not be negative.
1742:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****  */
1743:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetPendingIRQ(IRQn_Type IRQn)
1744:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** {
1745:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1746:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****   {
1747:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****     return((uint32_t)(((NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL)
1748:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****   }
1749:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****   else
1750:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****   {
1751:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****     return(0U);
1752:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****   }
1753:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** }
1754:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** 
1755:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** 
1756:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** /**
1757:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****   \brief   Set Pending Interrupt
1758:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****   \details Sets the pending bit of a device specific interrupt in the NVIC pending register.
1759:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1760:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****   \note    IRQn must not be negative.
1761:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****  */
1762:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** __STATIC_INLINE void __NVIC_SetPendingIRQ(IRQn_Type IRQn)
1763:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** {
1764:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1765:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****   {
1766:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****     NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1767:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****   }
1768:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** }
1769:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** 
1770:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** 
1771:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** /**
1772:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****   \brief   Clear Pending Interrupt
1773:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****   \details Clears the pending bit of a device specific interrupt in the NVIC pending register.
1774:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1775:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****   \note    IRQn must not be negative.
1776:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****  */
1777:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** __STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
1778:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** {
1779:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1780:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****   {
1781:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****     NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1782:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****   }
1783:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** }
1784:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** 
1785:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** 
1786:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** /**
1787:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****   \brief   Get Active Interrupt
1788:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****   \details Reads the active register in the NVIC and returns the active bit for the device specific
1789:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1790:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****   \return             0  Interrupt status is not active.
1791:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****   \return             1  Interrupt status is active.
1792:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****   \note    IRQn must not be negative.
1793:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****  */
1794:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetActive(IRQn_Type IRQn)
1795:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** {
1796:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1797:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****   {
1798:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****     return((uint32_t)(((NVIC->IABR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL)
1799:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****   }
1800:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****   else
1801:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****   {
1802:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****     return(0U);
1803:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****   }
1804:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** }
1805:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** 
1806:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** 
1807:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** /**
1808:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****   \brief   Set Interrupt Priority
1809:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****   \details Sets the priority of a device specific interrupt or a processor exception.
1810:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****            The interrupt number can be positive to specify a device specific interrupt,
1811:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****            or negative to specify a processor exception.
1812:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****   \param [in]      IRQn  Interrupt number.
1813:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****   \param [in]  priority  Priority to set.
1814:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****   \note    The priority cannot be set for every processor exception.
1815:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****  */
1816:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** __STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
1817:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** {
1818:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1819:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****   {
1820:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****     NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (u
1821:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****   }
1822:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****   else
1823:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****   {
1824:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****     SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (u
1825:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****   }
1826:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** }
1827:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** 
1828:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** 
1829:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** /**
1830:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****   \brief   Get Interrupt Priority
1831:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****   \details Reads the priority of a device specific interrupt or a processor exception.
1832:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****            The interrupt number can be positive to specify a device specific interrupt,
1833:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****            or negative to specify a processor exception.
1834:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****   \param [in]   IRQn  Interrupt number.
1835:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****   \return             Interrupt Priority.
1836:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****                       Value is aligned automatically to the implemented priority bits of the microc
1837:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****  */
1838:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetPriority(IRQn_Type IRQn)
1839:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** {
1840:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** 
1841:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1842:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****   {
1843:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****     return(((uint32_t)NVIC->IP[((uint32_t)IRQn)]               >> (8U - __NVIC_PRIO_BITS)));
1844:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****   }
1845:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****   else
1846:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****   {
1847:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****     return(((uint32_t)SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] >> (8U - __NVIC_PRIO_BITS)));
1848:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****   }
1849:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** }
1850:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** 
1851:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** 
1852:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** /**
1853:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****   \brief   Encode Priority
1854:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****   \details Encodes the priority for an interrupt with the given priority group,
1855:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****            preemptive priority value, and subpriority value.
1856:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****            In case of a conflict between priority grouping and available
1857:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****            priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
1858:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****   \param [in]     PriorityGroup  Used priority group.
1859:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****   \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
1860:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****   \param [in]       SubPriority  Subpriority value (starting from 0).
1861:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****   \return                        Encoded priority. Value can be used in the function \ref NVIC_SetP
1862:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****  */
1863:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** __STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uin
1864:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** {
1865:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used   
1866:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****   uint32_t PreemptPriorityBits;
1867:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****   uint32_t SubPriorityBits;
1868:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** 
1869:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****   PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NV
1870:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****   SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint
1871:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** 
1872:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****   return (
1873:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****            ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits
1874:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****            ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
1875:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****          );
1876:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** }
1877:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** 
1878:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** 
1879:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** /**
1880:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****   \brief   Decode Priority
1881:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****   \details Decodes an interrupt priority value with a given priority group to
1882:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****            preemptive priority value and subpriority value.
1883:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****            In case of a conflict between priority grouping and available
1884:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****            priority bits (__NVIC_PRIO_BITS) the smallest possible priority group is set.
1885:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****   \param [in]         Priority   Priority value, which can be retrieved with the function \ref NVIC
1886:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****   \param [in]     PriorityGroup  Used priority group.
1887:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****   \param [out] pPreemptPriority  Preemptive priority value (starting from 0).
1888:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****   \param [out]     pSubPriority  Subpriority value (starting from 0).
1889:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****  */
1890:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** __STATIC_INLINE void NVIC_DecodePriority (uint32_t Priority, uint32_t PriorityGroup, uint32_t* cons
1891:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** {
1892:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used   
1893:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****   uint32_t PreemptPriorityBits;
1894:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****   uint32_t SubPriorityBits;
1895:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** 
1896:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****   PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NV
1897:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****   SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint
1898:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** 
1899:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****   *pPreemptPriority = (Priority >> SubPriorityBits) & (uint32_t)((1UL << (PreemptPriorityBits)) - 1
1900:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****   *pSubPriority     = (Priority                   ) & (uint32_t)((1UL << (SubPriorityBits    )) - 1
1901:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** }
1902:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** 
1903:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** 
1904:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** /**
1905:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****   \brief   Set Interrupt Vector
1906:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****   \details Sets an interrupt vector in SRAM based interrupt vector table.
1907:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****            The interrupt number can be positive to specify a device specific interrupt,
1908:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****            or negative to specify a processor exception.
1909:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****            VTOR must been relocated to SRAM before.
1910:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****   \param [in]   IRQn      Interrupt number
1911:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****   \param [in]   vector    Address of interrupt handler function
1912:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****  */
1913:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** __STATIC_INLINE void __NVIC_SetVector(IRQn_Type IRQn, uint32_t vector)
1914:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** {
1915:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****   uint32_t *vectors = (uint32_t *)SCB->VTOR;
1916:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****   vectors[(int32_t)IRQn + NVIC_USER_IRQ_OFFSET] = vector;
1917:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** }
1918:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** 
1919:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** 
1920:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** /**
1921:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****   \brief   Get Interrupt Vector
1922:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****   \details Reads an interrupt vector from interrupt vector table.
1923:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****            The interrupt number can be positive to specify a device specific interrupt,
1924:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****            or negative to specify a processor exception.
1925:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****   \param [in]   IRQn      Interrupt number.
1926:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****   \return                 Address of interrupt handler function
1927:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****  */
1928:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetVector(IRQn_Type IRQn)
1929:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** {
1930:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****   uint32_t *vectors = (uint32_t *)SCB->VTOR;
1931:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****   return vectors[(int32_t)IRQn + NVIC_USER_IRQ_OFFSET];
1932:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** }
1933:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** 
1934:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** 
1935:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** /**
1936:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****   \brief   System Reset
1937:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****   \details Initiates a system reset request to reset the MCU.
1938:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****  */
1939:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** __NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
  43              		.loc 2 1939 34 view .LVU4
  44              	.LBB20:
1940:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** {
1941:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****   __DSB();                                                          /* Ensure all outstanding memor
  45              		.loc 2 1941 3 view .LVU5
  46              	.LBB21:
  47              	.LBI21:
  48              		.file 3 "./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h"
   1:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****  * @version  V5.0.4
   5:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****  * @date     09. April 2018
   6:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** /*
   8:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
   9:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****  *
  10:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****  *
  12:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****  *
  16:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****  *
  18:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****  * limitations under the License.
  23:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****  */
  24:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** 
  25:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** 
  28:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** 
  34:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  38:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** 
  39:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  43:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  46:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  49:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** #endif                                           
  52:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  55:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __USED
  56:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  58:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  61:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  64:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  67:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  70:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  78:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  86:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  94:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 102:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 110:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 113:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 116:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** 
 117:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** 
 118:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 119:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 120:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 121:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   @{
 122:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****  */
 123:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** 
 124:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** /**
 125:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 126:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 127:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 128:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****  */
 129:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 130:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** {
 131:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 132:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** }
 133:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** 
 134:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** 
 135:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** /**
 136:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 137:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 138:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 139:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****  */
 140:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 141:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** {
 142:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 143:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** }
 144:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** 
 145:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** 
 146:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** /**
 147:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Control Register
 148:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the content of the Control Register.
 149:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   \return               Control Register value
 150:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****  */
 151:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_CONTROL(void)
 152:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** {
 153:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 154:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** 
 155:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, control" : "=r" (result) );
 156:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 157:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** }
 158:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** 
 159:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** 
 160:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 161:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** /**
 162:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Control Register (non-secure)
 163:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the content of the non-secure Control Register when in secure mode.
 164:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   \return               non-secure Control Register value
 165:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****  */
 166:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_CONTROL_NS(void)
 167:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** {
 168:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 169:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** 
 170:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, control_ns" : "=r" (result) );
 171:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 172:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** }
 173:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 174:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** 
 175:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** 
 176:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** /**
 177:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Control Register
 178:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   \details Writes the given value to the Control Register.
 179:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    control  Control Register value to set
 180:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****  */
 181:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_CONTROL(uint32_t control)
 182:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** {
 183:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR control, %0" : : "r" (control) : "memory");
 184:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** }
 185:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** 
 186:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** 
 187:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 188:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** /**
 189:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Control Register (non-secure)
 190:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   \details Writes the given value to the non-secure Control Register when in secure state.
 191:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    control  Control Register value to set
 192:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****  */
 193:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_CONTROL_NS(uint32_t control)
 194:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** {
 195:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR control_ns, %0" : : "r" (control) : "memory");
 196:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** }
 197:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 198:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** 
 199:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** 
 200:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** /**
 201:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get IPSR Register
 202:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the content of the IPSR Register.
 203:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   \return               IPSR Register value
 204:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****  */
 205:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_IPSR(void)
 206:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** {
 207:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 208:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** 
 209:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 210:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 211:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** }
 212:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** 
 213:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** 
 214:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** /**
 215:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get APSR Register
 216:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the content of the APSR Register.
 217:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   \return               APSR Register value
 218:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****  */
 219:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_APSR(void)
 220:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** {
 221:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 222:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** 
 223:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, apsr" : "=r" (result) );
 224:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 225:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** }
 226:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** 
 227:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** 
 228:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** /**
 229:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get xPSR Register
 230:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the content of the xPSR Register.
 231:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   \return               xPSR Register value
 232:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****  */
 233:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_xPSR(void)
 234:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** {
 235:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 236:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** 
 237:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, xpsr" : "=r" (result) );
 238:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 239:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** }
 240:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** 
 241:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** 
 242:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** /**
 243:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer
 244:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the Process Stack Pointer (PSP).
 245:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   \return               PSP Register value
 246:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****  */
 247:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_PSP(void)
 248:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** {
 249:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 250:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** 
 251:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psp"  : "=r" (result) );
 252:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 253:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** }
 254:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** 
 255:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** 
 256:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 257:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** /**
 258:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer (non-secure)
 259:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Process Stack Pointer (PSP) when in secure s
 260:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   \return               PSP Register value
 261:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****  */
 262:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_PSP_NS(void)
 263:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** {
 264:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 265:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** 
 266:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psp_ns"  : "=r" (result) );
 267:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 268:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** }
 269:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 270:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** 
 271:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** 
 272:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** /**
 273:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer
 274:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the Process Stack Pointer (PSP).
 275:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    topOfProcStack  Process Stack Pointer value to set
 276:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****  */
 277:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_PSP(uint32_t topOfProcStack)
 278:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** {
 279:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR psp, %0" : : "r" (topOfProcStack) : );
 280:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** }
 281:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** 
 282:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** 
 283:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 284:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** /**
 285:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer (non-secure)
 286:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Process Stack Pointer (PSP) when in secure sta
 287:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    topOfProcStack  Process Stack Pointer value to set
 288:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****  */
 289:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_PSP_NS(uint32_t topOfProcStack)
 290:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** {
 291:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR psp_ns, %0" : : "r" (topOfProcStack) : );
 292:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** }
 293:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 294:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** 
 295:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** 
 296:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** /**
 297:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer
 298:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the Main Stack Pointer (MSP).
 299:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   \return               MSP Register value
 300:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****  */
 301:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_MSP(void)
 302:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** {
 303:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 304:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** 
 305:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msp" : "=r" (result) );
 306:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 307:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** }
 308:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** 
 309:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** 
 310:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 311:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** /**
 312:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer (non-secure)
 313:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Main Stack Pointer (MSP) when in secure stat
 314:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   \return               MSP Register value
 315:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****  */
 316:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_MSP_NS(void)
 317:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** {
 318:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 319:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** 
 320:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msp_ns" : "=r" (result) );
 321:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 322:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** }
 323:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 324:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** 
 325:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** 
 326:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** /**
 327:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer
 328:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the Main Stack Pointer (MSP).
 329:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    topOfMainStack  Main Stack Pointer value to set
 330:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****  */
 331:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_MSP(uint32_t topOfMainStack)
 332:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** {
 333:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) : );
 334:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** }
 335:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** 
 336:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** 
 337:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 338:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** /**
 339:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer (non-secure)
 340:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Main Stack Pointer (MSP) when in secure state.
 341:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    topOfMainStack  Main Stack Pointer value to set
 342:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****  */
 343:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_MSP_NS(uint32_t topOfMainStack)
 344:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** {
 345:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR msp_ns, %0" : : "r" (topOfMainStack) : );
 346:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** }
 347:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 348:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** 
 349:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** 
 350:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 351:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** /**
 352:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Stack Pointer (non-secure)
 353:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Stack Pointer (SP) when in secure state.
 354:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   \return               SP Register value
 355:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****  */
 356:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_SP_NS(void)
 357:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** {
 358:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 359:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** 
 360:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, sp_ns" : "=r" (result) );
 361:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 362:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** }
 363:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** 
 364:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** 
 365:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** /**
 366:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Stack Pointer (non-secure)
 367:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Stack Pointer (SP) when in secure state.
 368:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    topOfStack  Stack Pointer value to set
 369:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****  */
 370:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_SP_NS(uint32_t topOfStack)
 371:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** {
 372:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR sp_ns, %0" : : "r" (topOfStack) : );
 373:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** }
 374:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 375:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** 
 376:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** 
 377:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** /**
 378:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Priority Mask
 379:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current state of the priority mask bit from the Priority Mask Register.
 380:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   \return               Priority Mask value
 381:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****  */
 382:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
 383:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** {
 384:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 385:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** 
 386:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 387:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 388:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** }
 389:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** 
 390:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** 
 391:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 392:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** /**
 393:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Priority Mask (non-secure)
 394:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current state of the non-secure priority mask bit from the Priority Mask Reg
 395:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   \return               Priority Mask value
 396:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****  */
 397:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_PRIMASK_NS(void)
 398:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** {
 399:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 400:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** 
 401:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, primask_ns" : "=r" (result) :: "memory");
 402:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 403:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** }
 404:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 405:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** 
 406:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** 
 407:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** /**
 408:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Priority Mask
 409:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the Priority Mask Register.
 410:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    priMask  Priority Mask
 411:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****  */
 412:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
 413:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** {
 414:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 415:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** }
 416:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** 
 417:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** 
 418:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 419:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** /**
 420:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Priority Mask (non-secure)
 421:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Priority Mask Register when in secure state.
 422:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    priMask  Priority Mask
 423:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****  */
 424:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_PRIMASK_NS(uint32_t priMask)
 425:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** {
 426:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR primask_ns, %0" : : "r" (priMask) : "memory");
 427:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** }
 428:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 429:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** 
 430:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** 
 431:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 432:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 433:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
 434:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** /**
 435:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Enable FIQ
 436:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   \details Enables FIQ interrupts by clearing the F-bit in the CPSR.
 437:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 438:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****  */
 439:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_fault_irq(void)
 440:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** {
 441:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie f" : : : "memory");
 442:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** }
 443:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** 
 444:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** 
 445:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** /**
 446:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Disable FIQ
 447:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   \details Disables FIQ interrupts by setting the F-bit in the CPSR.
 448:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 449:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****  */
 450:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_fault_irq(void)
 451:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** {
 452:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid f" : : : "memory");
 453:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** }
 454:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** 
 455:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** 
 456:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** /**
 457:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Base Priority
 458:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the Base Priority register.
 459:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   \return               Base Priority register value
 460:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****  */
 461:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_BASEPRI(void)
 462:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** {
 463:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 464:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** 
 465:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 466:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 467:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** }
 468:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** 
 469:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** 
 470:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 471:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** /**
 472:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Base Priority (non-secure)
 473:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Base Priority register when in secure state.
 474:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   \return               Base Priority register value
 475:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****  */
 476:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_BASEPRI_NS(void)
 477:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** {
 478:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 479:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** 
 480:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, basepri_ns" : "=r" (result) );
 481:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 482:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** }
 483:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 484:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** 
 485:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** 
 486:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** /**
 487:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Base Priority
 488:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the Base Priority register.
 489:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 490:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****  */
 491:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_BASEPRI(uint32_t basePri)
 492:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** {
 493:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 494:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** }
 495:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** 
 496:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** 
 497:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 498:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** /**
 499:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Base Priority (non-secure)
 500:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Base Priority register when in secure state.
 501:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 502:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****  */
 503:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_BASEPRI_NS(uint32_t basePri)
 504:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** {
 505:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR basepri_ns, %0" : : "r" (basePri) : "memory");
 506:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** }
 507:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 508:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** 
 509:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** 
 510:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** /**
 511:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Base Priority with condition
 512:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the Base Priority register only if BASEPRI masking is disable
 513:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****            or the new value increases the BASEPRI priority level.
 514:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 515:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****  */
 516:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_BASEPRI_MAX(uint32_t basePri)
 517:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** {
 518:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR basepri_max, %0" : : "r" (basePri) : "memory");
 519:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** }
 520:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** 
 521:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** 
 522:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** /**
 523:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Fault Mask
 524:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the Fault Mask register.
 525:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   \return               Fault Mask register value
 526:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****  */
 527:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_FAULTMASK(void)
 528:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** {
 529:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 530:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** 
 531:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, faultmask" : "=r" (result) );
 532:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 533:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** }
 534:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** 
 535:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** 
 536:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 537:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** /**
 538:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Fault Mask (non-secure)
 539:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Fault Mask register when in secure state.
 540:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   \return               Fault Mask register value
 541:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****  */
 542:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_FAULTMASK_NS(void)
 543:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** {
 544:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 545:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** 
 546:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, faultmask_ns" : "=r" (result) );
 547:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 548:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** }
 549:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 550:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** 
 551:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** 
 552:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** /**
 553:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Fault Mask
 554:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the Fault Mask register.
 555:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    faultMask  Fault Mask value to set
 556:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****  */
 557:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_FAULTMASK(uint32_t faultMask)
 558:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** {
 559:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR faultmask, %0" : : "r" (faultMask) : "memory");
 560:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** }
 561:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** 
 562:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** 
 563:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 564:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** /**
 565:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Fault Mask (non-secure)
 566:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Fault Mask register when in secure state.
 567:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    faultMask  Fault Mask value to set
 568:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****  */
 569:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_FAULTMASK_NS(uint32_t faultMask)
 570:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** {
 571:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR faultmask_ns, %0" : : "r" (faultMask) : "memory");
 572:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** }
 573:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 574:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** 
 575:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 576:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 577:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    ) */
 578:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** 
 579:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** 
 580:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 581:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    )
 582:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** 
 583:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** /**
 584:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer Limit
 585:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 586:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always in non-secure
 587:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   mode.
 588:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   
 589:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the Process Stack Pointer Limit (PSPLIM).
 590:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   \return               PSPLIM Register value
 591:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****  */
 592:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_PSPLIM(void)
 593:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** {
 594:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 595:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 596:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****     // without main extensions, the non-secure PSPLIM is RAZ/WI
 597:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   return 0U;
 598:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** #else
 599:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 600:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psplim"  : "=r" (result) );
 601:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   return result;
 602:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 603:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** }
 604:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** 
 605:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3))
 606:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** /**
 607:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer Limit (non-secure)
 608:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 609:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always.
 610:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** 
 611:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Process Stack Pointer Limit (PSPLIM) when in
 612:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   \return               PSPLIM Register value
 613:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****  */
 614:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_PSPLIM_NS(void)
 615:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** {
 616:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 617:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   // without main extensions, the non-secure PSPLIM is RAZ/WI
 618:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   return 0U;
 619:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** #else
 620:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 621:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psplim_ns"  : "=r" (result) );
 622:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   return result;
 623:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 624:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** }
 625:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 626:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** 
 627:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** 
 628:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** /**
 629:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer Limit
 630:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 631:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored in non-secure
 632:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   mode.
 633:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   
 634:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the Process Stack Pointer Limit (PSPLIM).
 635:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ProcStackPtrLimit  Process Stack Pointer Limit value to set
 636:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****  */
 637:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_PSPLIM(uint32_t ProcStackPtrLimit)
 638:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** {
 639:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 640:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 641:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   // without main extensions, the non-secure PSPLIM is RAZ/WI
 642:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   (void)ProcStackPtrLimit;
 643:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** #else
 644:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR psplim, %0" : : "r" (ProcStackPtrLimit));
 645:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 646:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** }
 647:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** 
 648:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** 
 649:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3))
 650:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** /**
 651:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer (non-secure)
 652:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 653:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored.
 654:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** 
 655:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Process Stack Pointer Limit (PSPLIM) when in s
 656:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ProcStackPtrLimit  Process Stack Pointer Limit value to set
 657:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****  */
 658:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_PSPLIM_NS(uint32_t ProcStackPtrLimit)
 659:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** {
 660:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 661:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   // without main extensions, the non-secure PSPLIM is RAZ/WI
 662:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   (void)ProcStackPtrLimit;
 663:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** #else
 664:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR psplim_ns, %0\n" : : "r" (ProcStackPtrLimit));
 665:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 666:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** }
 667:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 668:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** 
 669:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** 
 670:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** /**
 671:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer Limit
 672:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 673:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always in non-secure
 674:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   mode.
 675:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** 
 676:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the Main Stack Pointer Limit (MSPLIM).
 677:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   \return               MSPLIM Register value
 678:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****  */
 679:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_MSPLIM(void)
 680:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** {
 681:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 682:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 683:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 684:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   return 0U;
 685:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** #else
 686:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 687:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msplim" : "=r" (result) );
 688:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   return result;
 689:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 690:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** }
 691:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** 
 692:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** 
 693:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3))
 694:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** /**
 695:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer Limit (non-secure)
 696:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 697:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always.
 698:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** 
 699:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Main Stack Pointer Limit(MSPLIM) when in sec
 700:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   \return               MSPLIM Register value
 701:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****  */
 702:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_MSPLIM_NS(void)
 703:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** {
 704:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 705:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 706:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   return 0U;
 707:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** #else
 708:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 709:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msplim_ns" : "=r" (result) );
 710:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   return result;
 711:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 712:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** }
 713:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 714:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** 
 715:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** 
 716:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** /**
 717:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer Limit
 718:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 719:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored in non-secure
 720:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   mode.
 721:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** 
 722:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the Main Stack Pointer Limit (MSPLIM).
 723:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    MainStackPtrLimit  Main Stack Pointer Limit value to set
 724:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****  */
 725:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_MSPLIM(uint32_t MainStackPtrLimit)
 726:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** {
 727:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 728:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 729:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 730:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   (void)MainStackPtrLimit;
 731:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** #else
 732:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR msplim, %0" : : "r" (MainStackPtrLimit));
 733:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 734:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** }
 735:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** 
 736:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** 
 737:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3))
 738:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** /**
 739:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer Limit (non-secure)
 740:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 741:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored.
 742:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** 
 743:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Main Stack Pointer Limit (MSPLIM) when in secu
 744:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    MainStackPtrLimit  Main Stack Pointer value to set
 745:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****  */
 746:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_MSPLIM_NS(uint32_t MainStackPtrLimit)
 747:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** {
 748:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 749:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 750:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   (void)MainStackPtrLimit;
 751:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** #else
 752:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR msplim_ns, %0" : : "r" (MainStackPtrLimit));
 753:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 754:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** }
 755:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 756:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** 
 757:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 758:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    ) */
 759:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** 
 760:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** 
 761:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** /**
 762:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get FPSCR
 763:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the Floating Point Status/Control register.
 764:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   \return               Floating Point Status/Control register value
 765:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****  */
 766:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_FPSCR(void)
 767:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** {
 768:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** #if ((defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)) && \
 769:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****      (defined (__FPU_USED   ) && (__FPU_USED    == 1U))     )
 770:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** #if __has_builtin(__builtin_arm_get_fpscr) 
 771:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** // Re-enable using built-in when GCC has been fixed
 772:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** // || (__GNUC__ > 7) || (__GNUC__ == 7 && __GNUC_MINOR__ >= 2)
 773:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   /* see https://gcc.gnu.org/ml/gcc-patches/2017-04/msg00443.html */
 774:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   return __builtin_arm_get_fpscr();
 775:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** #else
 776:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 777:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** 
 778:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("VMRS %0, fpscr" : "=r" (result) );
 779:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 780:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 781:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** #else
 782:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   return(0U);
 783:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 784:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** }
 785:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** 
 786:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** 
 787:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** /**
 788:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set FPSCR
 789:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the Floating Point Status/Control register.
 790:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    fpscr  Floating Point Status/Control value to set
 791:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****  */
 792:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_FPSCR(uint32_t fpscr)
 793:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** {
 794:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** #if ((defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)) && \
 795:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****      (defined (__FPU_USED   ) && (__FPU_USED    == 1U))     )
 796:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** #if __has_builtin(__builtin_arm_set_fpscr)
 797:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** // Re-enable using built-in when GCC has been fixed
 798:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** // || (__GNUC__ > 7) || (__GNUC__ == 7 && __GNUC_MINOR__ >= 2)
 799:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   /* see https://gcc.gnu.org/ml/gcc-patches/2017-04/msg00443.html */
 800:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   __builtin_arm_set_fpscr(fpscr);
 801:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** #else
 802:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("VMSR fpscr, %0" : : "r" (fpscr) : "vfpcc", "memory");
 803:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 804:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** #else
 805:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   (void)fpscr;
 806:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 807:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** }
 808:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** 
 809:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** 
 810:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** /*@} end of CMSIS_Core_RegAccFunctions */
 811:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** 
 812:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** 
 813:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** /* ##########################  Core Instruction Access  ######################### */
 814:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** /** \defgroup CMSIS_Core_InstructionInterface CMSIS Core Instruction Interface
 815:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   Access to dedicated instructions
 816:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   @{
 817:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** */
 818:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** 
 819:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** /* Define macros for porting to both thumb1 and thumb2.
 820:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****  * For thumb1, use low register (r0-r7), specified by constraint "l"
 821:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****  * Otherwise, use general registers, specified by constraint "r" */
 822:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** #if defined (__thumb__) && !defined (__thumb2__)
 823:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=l" (r)
 824:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** #define __CMSIS_GCC_RW_REG(r) "+l" (r)
 825:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "l" (r)
 826:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** #else
 827:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=r" (r)
 828:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** #define __CMSIS_GCC_RW_REG(r) "+r" (r)
 829:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "r" (r)
 830:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 831:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** 
 832:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** /**
 833:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   No Operation
 834:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   \details No Operation does nothing. This instruction can be used for code alignment purposes.
 835:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****  */
 836:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** #define __NOP()                             __ASM volatile ("nop")
 837:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** 
 838:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** /**
 839:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Wait For Interrupt
 840:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   \details Wait For Interrupt is a hint instruction that suspends execution until one of a number o
 841:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****  */
 842:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** #define __WFI()                             __ASM volatile ("wfi")
 843:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** 
 844:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** 
 845:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** /**
 846:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Wait For Event
 847:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   \details Wait For Event is a hint instruction that permits the processor to enter
 848:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****            a low-power state until one of a number of events occurs.
 849:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****  */
 850:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** #define __WFE()                             __ASM volatile ("wfe")
 851:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** 
 852:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** 
 853:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** /**
 854:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Send Event
 855:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   \details Send Event is a hint instruction. It causes an event to be signaled to the CPU.
 856:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****  */
 857:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** #define __SEV()                             __ASM volatile ("sev")
 858:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** 
 859:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** 
 860:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** /**
 861:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Instruction Synchronization Barrier
 862:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   \details Instruction Synchronization Barrier flushes the pipeline in the processor,
 863:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****            so that all instructions following the ISB are fetched from cache or memory,
 864:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****            after the instruction has been completed.
 865:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****  */
 866:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __ISB(void)
 867:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** {
 868:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("isb 0xF":::"memory");
 869:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** }
 870:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** 
 871:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** 
 872:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** /**
 873:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Data Synchronization Barrier
 874:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   \details Acts as a special kind of Data Memory Barrier.
 875:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****            It completes when all explicit memory accesses before this instruction complete.
 876:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****  */
 877:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __DSB(void)
  49              		.loc 3 877 27 view .LVU6
  50              	.LBB22:
 878:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** {
 879:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("dsb 0xF":::"memory");
  51              		.loc 3 879 3 view .LVU7
  52              		.syntax unified
  53              	@ 879 "./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h" 1
  54 0006 BFF34F8F 		dsb 0xF
  55              	@ 0 "" 2
  56              		.thumb
  57              		.syntax unified
  58              	.LBE22:
  59              	.LBE21:
1942:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****                                                                        buffered write are completed
1943:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****   SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
  60              		.loc 2 1943 3 view .LVU8
1944:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****                            (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
  61              		.loc 2 1944 32 is_stmt 0 view .LVU9
  62 000a 0749     		ldr	r1, .L3+8
1943:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****                            (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
  63              		.loc 2 1943 17 view .LVU10
  64 000c 074B     		ldr	r3, .L3+12
  65              		.loc 2 1944 32 view .LVU11
  66 000e CA68     		ldr	r2, [r1, #12]
  67              		.loc 2 1944 40 view .LVU12
  68 0010 02F4E062 		and	r2, r2, #1792
1943:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****                            (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
  69              		.loc 2 1943 17 view .LVU13
  70 0014 1343     		orrs	r3, r3, r2
1943:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****                            (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
  71              		.loc 2 1943 15 view .LVU14
  72 0016 CB60     		str	r3, [r1, #12]
1945:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****                             SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchange
1946:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****   __DSB();                                                          /* Ensure completion of memory 
  73              		.loc 2 1946 3 is_stmt 1 view .LVU15
  74              	.LBB23:
  75              	.LBI23:
 877:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** {
  76              		.loc 3 877 27 view .LVU16
  77              	.LBB24:
  78              		.loc 3 879 3 view .LVU17
  79              		.syntax unified
  80              	@ 879 "./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h" 1
  81 0018 BFF34F8F 		dsb 0xF
  82              	@ 0 "" 2
  83              		.thumb
  84              		.syntax unified
  85              	.L2:
  86              	.LBE24:
  87              	.LBE23:
1947:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h **** 
1948:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****   for(;;)                                                           /* wait until reset */
  88              		.loc 2 1948 3 view .LVU18
1949:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****   {
1950:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****     __NOP();
  89              		.loc 2 1950 5 view .LVU19
  90              		.syntax unified
  91              	@ 1950 "./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h" 1
  92 001c 00BF     		nop
  93              	@ 0 "" 2
1948:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/core_cm4.h ****   {
  94              		.loc 2 1948 3 view .LVU20
  95              		.thumb
  96              		.syntax unified
  97 001e FDE7     		b	.L2
  98              	.L4:
  99              		.align	2
 100              	.L3:
 101 0020 FCFFFFFF 		.word	__ram0_end__-4
 102 0024 EFBEADDE 		.word	-559038737
 103 0028 00ED00E0 		.word	-536810240
 104 002c 0400FA05 		.word	100270084
 105              	.LBE20:
 106              	.LBE19:
 107              		.cfi_endproc
 108              	.LFE283:
 110              		.section	.text.enter_bootloader_mode_if_requested,"ax",%progbits
 111              		.align	1
 112              		.global	enter_bootloader_mode_if_requested
 113              		.syntax unified
 114              		.thumb
 115              		.thumb_func
 116              		.fpu fpv4-sp-d16
 118              	enter_bootloader_mode_if_requested:
 119              	.LFB284:
  80:tmk_core/common/chibios/bootloader.c **** }
  81:tmk_core/common/chibios/bootloader.c **** 
  82:tmk_core/common/chibios/bootloader.c **** void enter_bootloader_mode_if_requested(void) {
 120              		.loc 1 82 47 view -0
 121              		.cfi_startproc
 122              		@ args = 0, pretend = 0, frame = 0
 123              		@ frame_needed = 0, uses_anonymous_args = 0
  83:tmk_core/common/chibios/bootloader.c ****     unsigned long *check = MAGIC_ADDR;
 124              		.loc 1 83 5 view .LVU22
 125              		.loc 1 83 28 is_stmt 0 view .LVU23
 126 0000 0B4A     		ldr	r2, .L8
 127              	.LVL0:
  84:tmk_core/common/chibios/bootloader.c ****     if (*check == BOOTLOADER_MAGIC) {
 128              		.loc 1 84 5 is_stmt 1 view .LVU24
  82:tmk_core/common/chibios/bootloader.c ****     unsigned long *check = MAGIC_ADDR;
 129              		.loc 1 82 47 is_stmt 0 view .LVU25
 130 0002 08B5     		push	{r3, lr}
 131              		.cfi_def_cfa_offset 8
 132              		.cfi_offset 3, -8
 133              		.cfi_offset 14, -4
 134              		.loc 1 84 8 view .LVU26
 135 0004 52F8041C 		ldr	r1, [r2, #-4]
 136 0008 0A4B     		ldr	r3, .L8+4
 137 000a 9942     		cmp	r1, r3
 138 000c 0ED1     		bne	.L5
 139              	.LBB25:
  85:tmk_core/common/chibios/bootloader.c ****         *check = 0;
 140              		.loc 1 85 9 is_stmt 1 view .LVU27
 141              		.loc 1 85 16 is_stmt 0 view .LVU28
 142 000e 0023     		movs	r3, #0
 143 0010 42F8043C 		str	r3, [r2, #-4]
  86:tmk_core/common/chibios/bootloader.c ****         __set_CONTROL(0);
 144              		.loc 1 86 9 is_stmt 1 view .LVU29
 145              	.LVL1:
 146              	.LBB26:
 147              	.LBI26:
 181:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** {
 148              		.loc 3 181 27 view .LVU30
 149              	.LBB27:
 183:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** }
 150              		.loc 3 183 3 view .LVU31
 151              		.syntax unified
 152              	@ 183 "./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h" 1
 153 0014 83F31488 		MSR control, r3
 154              	@ 0 "" 2
 155              	.LVL2:
 183:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** }
 156              		.loc 3 183 3 is_stmt 0 view .LVU32
 157              		.thumb
 158              		.syntax unified
 159              	.LBE27:
 160              	.LBE26:
  87:tmk_core/common/chibios/bootloader.c ****         __set_MSP(*(__IO uint32_t *)STM32_BOOTLOADER_ADDRESS);
 161              		.loc 1 87 9 is_stmt 1 view .LVU33
 162 0018 074B     		ldr	r3, .L8+8
 163 001a D3F80028 		ldr	r2, [r3, #2048]
 164              	.LVL3:
 165              	.LBB28:
 166              	.LBI28:
 331:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** {
 167              		.loc 3 331 27 view .LVU34
 168              	.LBB29:
 333:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** }
 169              		.loc 3 333 3 view .LVU35
 170              		.syntax unified
 171              	@ 333 "./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h" 1
 172 001e 82F30888 		MSR msp, r2
 173              	@ 0 "" 2
 174              	.LVL4:
 333:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** }
 175              		.loc 3 333 3 is_stmt 0 view .LVU36
 176              		.thumb
 177              		.syntax unified
 178              	.LBE29:
 179              	.LBE28:
  88:tmk_core/common/chibios/bootloader.c ****         __enable_irq();
 180              		.loc 1 88 9 is_stmt 1 view .LVU37
 181              	.LBB30:
 182              	.LBI30:
 129:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** {
 183              		.loc 3 129 27 view .LVU38
 184              	.LBB31:
 131:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** }
 185              		.loc 3 131 3 view .LVU39
 186              		.syntax unified
 187              	@ 131 "./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h" 1
 188 0022 62B6     		cpsie i
 189              	@ 0 "" 2
 190              		.thumb
 191              		.syntax unified
 192              	.LBE31:
 193              	.LBE30:
  89:tmk_core/common/chibios/bootloader.c **** 
  90:tmk_core/common/chibios/bootloader.c ****         typedef void (*BootJump_t)(void);
 194              		.loc 1 90 9 view .LVU40
  91:tmk_core/common/chibios/bootloader.c ****         BootJump_t boot_jump = *(BootJump_t *)(STM32_BOOTLOADER_ADDRESS + 4);
 195              		.loc 1 91 9 view .LVU41
 196              	.LVL5:
  92:tmk_core/common/chibios/bootloader.c ****         boot_jump();
 197              		.loc 1 92 9 view .LVU42
 198 0024 D3F80438 		ldr	r3, [r3, #2052]
 199 0028 9847     		blx	r3
 200              	.LVL6:
 201              	.L7:
  93:tmk_core/common/chibios/bootloader.c ****         while (1)
 202              		.loc 1 93 9 discriminator 1 view .LVU43
 203              		.loc 1 93 15 discriminator 1 view .LVU44
 204 002a FEE7     		b	.L7
 205              	.LVL7:
 206              	.L5:
 207              		.loc 1 93 15 is_stmt 0 discriminator 1 view .LVU45
 208              	.LBE25:
  94:tmk_core/common/chibios/bootloader.c ****             ;
  95:tmk_core/common/chibios/bootloader.c ****     }
  96:tmk_core/common/chibios/bootloader.c **** }
 209              		.loc 1 96 1 view .LVU46
 210 002c 08BD     		pop	{r3, pc}
 211              	.L9:
 212 002e 00BF     		.align	2
 213              	.L8:
 214 0030 00000000 		.word	__ram0_end__
 215 0034 EFBEADDE 		.word	-559038737
 216 0038 00D0FF1F 		.word	536858624
 217              		.cfi_endproc
 218              	.LFE284:
 220              		.text
 221              	.Letext0:
 222              		.file 4 "/usr/arm-none-eabi/include/machine/_default_types.h"
 223              		.file 5 "/usr/arm-none-eabi/include/sys/_stdint.h"
DEFINED SYMBOLS
                            *ABS*:0000000000000000 bootloader.c
     /tmp/ccuxnEXI.s:18     .text.bootloader_jump:0000000000000000 $t
     /tmp/ccuxnEXI.s:26     .text.bootloader_jump:0000000000000000 bootloader_jump
     /tmp/ccuxnEXI.s:101    .text.bootloader_jump:0000000000000020 $d
     /tmp/ccuxnEXI.s:111    .text.enter_bootloader_mode_if_requested:0000000000000000 $t
     /tmp/ccuxnEXI.s:118    .text.enter_bootloader_mode_if_requested:0000000000000000 enter_bootloader_mode_if_requested
     /tmp/ccuxnEXI.s:214    .text.enter_bootloader_mode_if_requested:0000000000000030 $d

UNDEFINED SYMBOLS
__ram0_end__
