# Format: clock  timeReq  slackR/slackF  holdR/holdF  instName/pinName   # cycle(s)
@(R)->UART_CLK(R)	0.028    0.078/*         0.072/*         RST_SYN_UART/\ff_reg[0] /RN    1
@(R)->REF_CLK(R)	0.028    0.079/*         0.072/*         RST_SYN_REF/\ff_reg[0] /RN    1
@(R)->REF_CLK(R)	0.024    0.082/*         0.076/*         RST_SYN_REF/\ff_reg[1] /RN    1
@(R)->UART_CLK(R)	0.024    0.082/*         0.076/*         RST_SYN_UART/\ff_reg[1] /RN    1
scan_clk(R)->scan_clk(R)	0.054    0.083/*         0.046/*         CLK_DIV_RX/odd_edge_tog_reg/SI    1
scan_clk(R)->scan_clk(R)	0.054    0.083/*         0.046/*         CLK_DIV_TX/odd_edge_tog_reg/SI    1
TX_CLK(R)->TX_CLK(R)	0.048    0.092/*         0.052/*         ASYN_FIFO/link_synchronizer_read/\q2_ptr_reg[3] /D    1
TX_CLK(R)->TX_CLK(R)	0.048    0.094/*         0.052/*         ASYN_FIFO/link_synchronizer_read/\q2_ptr_reg[1] /D    1
ALU_CLK(R)->ALU_CLK(R)	0.040    0.095/*         0.060/*         ALU_UNIT/\ALU_OUT_reg[2] /SI    1
ALU_CLK(R)->ALU_CLK(R)	0.040    0.096/*         0.060/*         ALU_UNIT/\ALU_OUT_reg[8] /SI    1
ALU_CLK(R)->ALU_CLK(R)	0.040    0.097/*         0.060/*         ALU_UNIT/\ALU_OUT_reg[10] /SI    1
ALU_CLK(R)->ALU_CLK(R)	0.040    0.097/*         0.060/*         ALU_UNIT/\ALU_OUT_reg[5] /SI    1
TX_CLK(R)->TX_CLK(R)	0.047    0.098/*         0.053/*         ASYN_FIFO/link_synchronizer_read/\q2_ptr_reg[2] /D    1
ALU_CLK(R)->ALU_CLK(R)	0.040    0.098/*         0.060/*         ALU_UNIT/\ALU_OUT_reg[6] /SI    1
ALU_CLK(R)->ALU_CLK(R)	0.040    0.098/*         0.060/*         ALU_UNIT/\ALU_OUT_reg[3] /SI    1
ALU_CLK(R)->ALU_CLK(R)	0.040    0.098/*         0.060/*         ALU_UNIT/\ALU_OUT_reg[11] /SI    1
TX_CLK(R)->TX_CLK(R)	0.047    0.098/*         0.053/*         ASYN_FIFO/link_synchronizer_read/\q2_ptr_reg[0] /D    1
ALU_CLK(R)->ALU_CLK(R)	0.040    0.099/*         0.060/*         ALU_UNIT/\ALU_OUT_reg[4] /SI    1
scan_clk(R)->scan_clk(R)	0.048    0.099/*         0.052/*         DATA_SYNC/\ff_reg[1] /D    1
ALU_CLK(R)->ALU_CLK(R)	0.040    0.100/*         0.060/*         ALU_UNIT/\ALU_OUT_reg[7] /SI    1
ALU_CLK(R)->ALU_CLK(R)	0.040    0.101/*         0.060/*         ALU_UNIT/\ALU_OUT_reg[1] /SI    1
ALU_CLK(R)->ALU_CLK(R)	0.040    0.101/*         0.060/*         ALU_UNIT/\ALU_OUT_reg[15] /SI    1
scan_clk(R)->scan_clk(R)	0.044    0.102/*         0.056/*         RST_SYN_UART/\ff_reg[1] /D    1
scan_clk(R)->scan_clk(R)	0.048    0.102/*         0.052/*         ASYN_FIFO/link_synchronizer_write/\q2_ptr_reg[1] /D    1
scan_clk(R)->scan_clk(R)	0.048    0.103/*         0.052/*         ASYN_FIFO/link_synchronizer_write/\q2_ptr_reg[2] /D    1
scan_clk(R)->scan_clk(R)	0.044    0.103/*         0.056/*         RST_SYN_REF/\ff_reg[1] /D    1
scan_clk(R)->scan_clk(R)	0.041    0.104/*         0.059/*         REGISTER_FILE/\Reg_File_reg[15][4] /SI    1
scan_clk(R)->scan_clk(R)	0.041    0.104/*         0.059/*         ASYN_FIFO/link_Memory/\RAM_reg[5][0] /SI    1
ALU_CLK(R)->ALU_CLK(R)	0.040    0.104/*         0.060/*         ALU_UNIT/\ALU_OUT_reg[9] /SI    1
scan_clk(R)->scan_clk(R)	0.041    0.104/*         0.059/*         ASYN_FIFO/link_Memory/\RAM_reg[2][0] /SI    1
scan_clk(R)->scan_clk(R)	0.041    0.105/*         0.059/*         ASYN_FIFO/link_Memory/\RAM_reg[6][2] /SI    1
scan_clk(R)->scan_clk(R)	0.041    0.105/*         0.059/*         REGISTER_FILE/\Reg_File_reg[15][1] /SI    1
scan_clk(R)->scan_clk(R)	0.041    0.105/*         0.059/*         ASYN_FIFO/link_Memory/\RAM_reg[2][2] /SI    1
scan_clk(R)->scan_clk(R)	0.041    0.105/*         0.059/*         ASYN_FIFO/link_Memory/\RAM_reg[6][4] /SI    1
ALU_CLK(R)->ALU_CLK(R)	0.040    0.105/*         0.060/*         ALU_UNIT/\ALU_OUT_reg[13] /SI    1
scan_clk(R)->scan_clk(R)	0.047    0.106/*         0.053/*         ASYN_FIFO/link_synchronizer_write/\q2_ptr_reg[3] /D    1
ALU_CLK(R)->ALU_CLK(R)	0.040    0.106/*         0.060/*         ALU_UNIT/\ALU_OUT_reg[14] /SI    1
scan_clk(R)->scan_clk(R)	0.047    0.106/*         0.053/*         ASYN_FIFO/link_synchronizer_write/\q2_ptr_reg[0] /D    1
scan_clk(R)->scan_clk(R)	0.041    0.106/*         0.059/*         ASYN_FIFO/link_Memory/\RAM_reg[7][1] /SI    1
scan_clk(R)->scan_clk(R)	0.041    0.106/*         0.059/*         ASYN_FIFO/link_Memory/\RAM_reg[5][3] /SI    1
scan_clk(R)->scan_clk(R)	0.041    0.106/*         0.059/*         ASYN_FIFO/link_Memory/\RAM_reg[2][4] /SI    1
scan_clk(R)->scan_clk(R)	0.041    0.106/*         0.060/*         ASYN_FIFO/link_synchronizer_read/\q2_ptr_reg[0] /SI    1
scan_clk(R)->scan_clk(R)	0.041    0.106/*         0.060/*         DATA_SYNC/\ff_reg[1] /SI    1
scan_clk(R)->scan_clk(R)	0.041    0.107/*         0.059/*         ASYN_FIFO/link_Memory/\RAM_reg[0][2] /SI    1
scan_clk(R)->scan_clk(R)	0.041    0.107/*         0.059/*         ASYN_FIFO/link_Memory/\RAM_reg[0][1] /SI    1
ALU_CLK(R)->ALU_CLK(R)	0.040    0.107/*         0.060/*         ALU_UNIT/\ALU_OUT_reg[12] /SI    1
scan_clk(R)->scan_clk(R)	0.041    0.107/*         0.059/*         ASYN_FIFO/link_Memory/\RAM_reg[5][1] /SI    1
scan_clk(R)->scan_clk(R)	0.041    0.107/*         0.059/*         ASYN_FIFO/link_Memory/\RAM_reg[3][3] /SI    1
scan_clk(R)->scan_clk(R)	0.041    0.107/*         0.059/*         ASYN_FIFO/link_Memory/\RAM_reg[4][7] /SI    1
scan_clk(R)->scan_clk(R)	0.041    0.107/*         0.059/*         ASYN_FIFO/link_Memory/\RAM_reg[2][7] /SI    1
scan_clk(R)->scan_clk(R)	0.041    0.107/*         0.059/*         ASYN_FIFO/link_Memory/\RAM_reg[2][5] /SI    1
scan_clk(R)->scan_clk(R)	0.041    0.108/*         0.059/*         ASYN_FIFO/link_Memory/\RAM_reg[1][1] /SI    1
scan_clk(R)->scan_clk(R)	0.041    0.108/*         0.059/*         ASYN_FIFO/link_Memory/\RAM_reg[6][1] /SI    1
scan_clk(R)->scan_clk(R)	0.041    0.108/*         0.059/*         ASYN_FIFO/link_Memory/\RAM_reg[3][6] /SI    1
scan_clk(R)->scan_clk(R)	0.041    0.108/*         0.059/*         ASYN_FIFO/link_Memory/\RAM_reg[4][4] /SI    1
scan_clk(R)->scan_clk(R)	0.041    0.108/*         0.059/*         ASYN_FIFO/link_Memory/\RAM_reg[5][7] /SI    1
scan_clk(R)->scan_clk(R)	0.041    0.108/*         0.059/*         ASYN_FIFO/link_Memory/\RAM_reg[4][2] /SI    1
scan_clk(R)->scan_clk(R)	0.040    0.108/*         0.060/*         ASYN_FIFO/link_synchronizer_read/\ff1_reg[2] /SI    1
scan_clk(R)->scan_clk(R)	0.041    0.108/*         0.059/*         ASYN_FIFO/link_Memory/\RAM_reg[1][4] /SI    1
scan_clk(R)->scan_clk(R)	0.041    0.108/*         0.059/*         ASYN_FIFO/link_Memory/\RAM_reg[1][5] /SI    1
scan_clk(R)->scan_clk(R)	0.041    0.108/*         0.059/*         ASYN_FIFO/link_Memory/\RAM_reg[1][0] /SI    1
scan_clk(R)->scan_clk(R)	0.041    0.108/*         0.059/*         ASYN_FIFO/link_Memory/\RAM_reg[5][6] /SI    1
scan_clk(R)->scan_clk(R)	0.041    0.108/*         0.059/*         ASYN_FIFO/link_Memory/\RAM_reg[1][3] /SI    1
scan_clk(R)->scan_clk(R)	0.041    0.109/*         0.059/*         ASYN_FIFO/link_Memory/\RAM_reg[3][0] /SI    1
scan_clk(R)->scan_clk(R)	0.041    0.109/*         0.059/*         ASYN_FIFO/link_Memory/\RAM_reg[6][6] /SI    1
scan_clk(R)->scan_clk(R)	0.041    0.109/*         0.059/*         ASYN_FIFO/link_Memory/\RAM_reg[1][6] /SI    1
scan_clk(R)->scan_clk(R)	0.041    0.109/*         0.059/*         ASYN_FIFO/link_Memory/\RAM_reg[4][3] /SI    1
scan_clk(R)->scan_clk(R)	0.041    0.109/*         0.059/*         ASYN_FIFO/link_Memory/\RAM_reg[7][4] /SI    1
scan_clk(R)->scan_clk(R)	0.041    0.109/*         0.059/*         ASYN_FIFO/link_Memory/\RAM_reg[5][4] /SI    1
scan_clk(R)->scan_clk(R)	0.041    0.109/*         0.059/*         ASYN_FIFO/link_Memory/\RAM_reg[6][0] /SI    1
scan_clk(R)->scan_clk(R)	0.041    0.109/*         0.059/*         ASYN_FIFO/link_Memory/\RAM_reg[0][6] /SI    1
scan_clk(R)->scan_clk(R)	0.041    0.110/*         0.059/*         ASYN_FIFO/link_Memory/\RAM_reg[7][3] /SI    1
scan_clk(R)->scan_clk(R)	0.041    0.110/*         0.059/*         ASYN_FIFO/link_Memory/\RAM_reg[7][5] /SI    1
scan_clk(R)->scan_clk(R)	0.041    0.110/*         0.059/*         ASYN_FIFO/link_Memory/\RAM_reg[3][1] /SI    1
scan_clk(R)->scan_clk(R)	0.040    0.110/*         0.060/*         ASYN_FIFO/link_synchronizer_write/\ff1_reg[2] /SI    1
scan_clk(R)->scan_clk(R)	0.037    0.110/*         0.063/*         RST_SYN_UART/\ff_reg[1] /SI    1
scan_clk(R)->scan_clk(R)	0.040    0.110/*         0.060/*         ASYN_FIFO/link_synchronizer_write/\ff1_reg[3] /SI    1
scan_clk(R)->scan_clk(R)	0.037    0.110/*         0.063/*         RST_SYN_REF/\ff_reg[1] /SI    1
scan_clk(R)->scan_clk(R)	0.041    0.110/*         0.059/*         ASYN_FIFO/link_Memory/\RAM_reg[3][4] /SI    1
scan_clk(R)->scan_clk(R)	0.041    0.110/*         0.059/*         REGISTER_FILE/\Reg_File_reg[15][7] /SI    1
scan_clk(R)->scan_clk(R)	0.041    0.110/*         0.059/*         ASYN_FIFO/link_Memory/\RAM_reg[0][4] /SI    1
scan_clk(R)->scan_clk(R)	0.041    0.110/*         0.059/*         ASYN_FIFO/link_Memory/\RAM_reg[7][2] /SI    1
scan_clk(R)->scan_clk(R)	0.041    0.110/*         0.059/*         ASYN_FIFO/link_Memory/\RAM_reg[3][2] /SI    1
scan_clk(R)->scan_clk(R)	0.041    0.110/*         0.059/*         ASYN_FIFO/link_Memory/\RAM_reg[1][7] /SI    1
scan_clk(R)->scan_clk(R)	0.041    0.110/*         0.059/*         ASYN_FIFO/link_Memory/\RAM_reg[7][0] /SI    1
scan_clk(R)->scan_clk(R)	0.041    0.110/*         0.059/*         ASYN_FIFO/link_Memory/\RAM_reg[4][6] /SI    1
scan_clk(R)->scan_clk(R)	0.041    0.111/*         0.059/*         ASYN_FIFO/link_Memory/\RAM_reg[3][5] /SI    1
scan_clk(R)->scan_clk(R)	0.041    0.111/*         0.059/*         REGISTER_FILE/\Reg_File_reg[15][2] /SI    1
scan_clk(R)->scan_clk(R)	0.041    0.111/*         0.059/*         REGISTER_FILE/\Reg_File_reg[15][6] /SI    1
scan_clk(R)->scan_clk(R)	0.041    0.111/*         0.059/*         ASYN_FIFO/link_Memory/\RAM_reg[0][5] /SI    1
@(R)->scan_clk(R)	0.150    0.111/*         -0.050/*        CLK_DIV_RX/odd_edge_tog_reg/SN    1
scan_clk(R)->scan_clk(R)	0.041    0.111/*         0.059/*         REGISTER_FILE/\Reg_File_reg[15][5] /SI    1
scan_clk(R)->scan_clk(R)	0.041    0.111/*         0.059/*         ASYN_FIFO/link_Memory/\RAM_reg[6][5] /SI    1
scan_clk(R)->scan_clk(R)	0.041    0.112/*         0.059/*         ASYN_FIFO/link_Memory/\RAM_reg[2][1] /SI    1
scan_clk(R)->scan_clk(R)	0.041    0.112/*         0.059/*         ASYN_FIFO/link_Memory/\RAM_reg[4][0] /SI    1
ALU_CLK(R)->ALU_CLK(R)	0.037    0.112/*         0.063/*         ALU_UNIT/OUT_VALID_reg/SI    1
scan_clk(R)->scan_clk(R)	0.041    0.112/*         0.059/*         ASYN_FIFO/link_Memory/\RAM_reg[0][3] /SI    1
scan_clk(R)->scan_clk(R)	0.040    0.112/*         0.060/*         ASYN_FIFO/link_synchronizer_read/\ff1_reg[3] /SI    1
scan_clk(R)->scan_clk(R)	0.041    0.112/*         0.059/*         ASYN_FIFO/link_Memory/\RAM_reg[3][7] /SI    1
scan_clk(R)->scan_clk(R)	0.041    0.113/*         0.059/*         ASYN_FIFO/link_Memory/\RAM_reg[5][5] /SI    1
scan_clk(R)->scan_clk(R)	0.041    0.113/*         0.059/*         UART/UART_Rx/data_sampling_block/\saving_reg[1] /SI    1
scan_clk(R)->scan_clk(R)	0.041    0.113/*         0.059/*         ASYN_FIFO/link_Memory/\RAM_reg[4][5] /SI    1
scan_clk(R)->scan_clk(R)	0.040    0.113/*         0.060/*         ASYN_FIFO/link_synchronizer_write/\q2_ptr_reg[0] /SI    1
scan_clk(R)->scan_clk(R)	0.040    0.113/*         0.060/*         ASYN_FIFO/link_synchronizer_read/\ff1_reg[1] /SI    1
scan_clk(R)->scan_clk(R)	0.040    0.113/*         0.060/*         ASYN_FIFO/link_synchronizer_write/\ff1_reg[1] /SI    1
scan_clk(R)->scan_clk(R)	0.041    0.113/*         0.059/*         ASYN_FIFO/link_Memory/\RAM_reg[2][3] /SI    1
scan_clk(R)->scan_clk(R)	0.041    0.114/*         0.059/*         ASYN_FIFO/link_Memory/\RAM_reg[7][7] /SI    1
scan_clk(R)->scan_clk(R)	0.041    0.114/*         0.059/*         UART/UART_Rx/deserializer_block/\P_DATA_reg[4] /SI    1
scan_clk(R)->scan_clk(R)	0.040    0.114/*         0.060/*         ASYN_FIFO/link_synchronizer_write/\ff1_reg[0] /SI    1
scan_clk(R)->scan_clk(R)	0.041    0.115/*         0.059/*         ASYN_FIFO/link_Memory/\RAM_reg[6][3] /SI    1
scan_clk(R)->scan_clk(R)	0.041    0.115/*         0.059/*         ASYN_FIFO/link_Memory/\RAM_reg[7][6] /SI    1
scan_clk(R)->scan_clk(R)	0.040    0.115/*         0.060/*         ASYN_FIFO/link_synchronizer_write/\q2_ptr_reg[2] /SI    1
scan_clk(R)->scan_clk(R)	0.041    0.115/*         0.059/*         UART/UART_Rx/deserializer_block/\P_DATA_reg[1] /SI    1
scan_clk(R)->scan_clk(R)	0.041    0.115/*         0.059/*         ASYN_FIFO/link_Memory/\RAM_reg[5][2] /SI    1
scan_clk(R)->scan_clk(R)	0.041    0.116/*         0.059/*         UART/UART_Rx/deserializer_block/\P_DATA_reg[0] /SI    1
scan_clk(R)->scan_clk(R)	0.046    0.116/*         0.054/*         DATA_SYNC/Pulse_Gen_reg/D    1
scan_clk(R)->scan_clk(R)	0.039    0.116/*         0.061/*         RST_SYN_REF/\ff_reg[0] /SI    1
scan_clk(R)->scan_clk(R)	0.041    0.116/*         0.059/*         ASYN_FIFO/link_Memory/\RAM_reg[0][7] /SI    1
scan_clk(R)->scan_clk(R)	0.041    0.116/*         0.059/*         ASYN_FIFO/link_Memory/\RAM_reg[2][6] /SI    1
scan_clk(R)->scan_clk(R)	0.041    0.116/*         0.059/*         UART/UART_Rx/deserializer_block/\P_DATA_reg[2] /SI    1
scan_clk(R)->scan_clk(R)	0.040    0.117/*         0.060/*         DATA_SYNC/enable_pulse_reg/SI    1
scan_clk(R)->scan_clk(R)	0.041    0.117/*         0.059/*         UART/UART_Rx/deserializer_block/\P_DATA_reg[5] /SI    1
scan_clk(R)->scan_clk(R)	0.041    0.117/*         0.059/*         ASYN_FIFO/link_Memory/\RAM_reg[1][2] /SI    1
scan_clk(R)->scan_clk(R)	0.041    0.118/*         0.059/*         ASYN_FIFO/link_Memory/\RAM_reg[4][1] /SI    1
scan_clk(R)->scan_clk(R)	0.041    0.118/*         0.059/*         UART/UART_Rx/deserializer_block/\P_DATA_reg[3] /SI    1
scan_clk(R)->scan_clk(R)	0.040    0.118/*         0.060/*         ASYN_FIFO/link_synchronizer_write/\q2_ptr_reg[1] /SI    1
scan_clk(R)->scan_clk(R)	0.040    0.119/*         0.060/*         CONTROL_UNIT/EN_reg/SI    1
scan_clk(R)->scan_clk(R)	0.040    0.119/*         0.060/*         ASYN_FIFO/link_synchronizer_read/\q2_ptr_reg[2] /SI    1
scan_clk(R)->scan_clk(R)	0.040    0.119/*         0.060/*         REGISTER_FILE/\Reg_File_reg[14][3] /SI    1
scan_clk(R)->scan_clk(R)	0.041    0.119/*         0.059/*         UART/UART_Rx/deserializer_block/\P_DATA_reg[7] /SI    1
scan_clk(R)->scan_clk(R)	0.040    0.119/*         0.060/*         REGISTER_FILE/\Reg_File_reg[11][6] /SI    1
scan_clk(R)->scan_clk(R)	0.040    0.120/*         0.060/*         REGISTER_FILE/\Reg_File_reg[6][2] /SI    1
scan_clk(R)->scan_clk(R)	0.041    0.120/*         0.059/*         REGISTER_FILE/\RdData_reg[5] /SI    1
scan_clk(R)->scan_clk(R)	0.038    0.120/*         0.062/*         UART/UART_Rx/edge_bit_counter_block/\bit_cnt_reg[0] /SI    1
scan_clk(R)->scan_clk(R)	0.040    0.120/*         0.060/*         ASYN_FIFO/link_synchronizer_read/\q2_ptr_reg[3] /SI    1
scan_clk(R)->scan_clk(R)	0.040    0.120/*         0.060/*         REGISTER_FILE/\Reg_File_reg[8][1] /SI    1
scan_clk(R)->scan_clk(R)	0.051    0.120/*         0.049/*         UART/UART_Tx/linkFSM/\mux_sel_reg[0] /SI    1
scan_clk(R)->scan_clk(R)	0.040    0.120/*         0.060/*         REGISTER_FILE/\Reg_File_reg[10][7] /SI    1
scan_clk(R)->scan_clk(R)	0.041    0.120/*         0.059/*         UART/UART_Rx/deserializer_block/\P_DATA_reg[6] /SI    1
scan_clk(R)->scan_clk(R)	0.040    0.121/*         0.060/*         REGISTER_FILE/\Reg_File_reg[9][2] /SI    1
scan_clk(R)->scan_clk(R)	0.040    0.121/*         0.060/*         REGISTER_FILE/\Reg_File_reg[9][5] /SI    1
scan_clk(R)->scan_clk(R)	0.041    0.121/*         0.059/*         REGISTER_FILE/\RdData_reg[1] /SI    1
scan_clk(R)->scan_clk(R)	0.041    0.121/*         0.059/*         UART/UART_Rx/data_sampling_block/sampled_bit_reg/SI    1
scan_clk(R)->scan_clk(R)	0.040    0.121/*         0.060/*         CONTROL_UNIT/\WrData_reg[2] /SI    1
scan_clk(R)->scan_clk(R)	0.040    0.121/*         0.060/*         REGISTER_FILE/\Reg_File_reg[6][5] /SI    1
scan_clk(R)->scan_clk(R)	0.040    0.121/*         0.060/*         REGISTER_FILE/\Reg_File_reg[9][3] /SI    1
scan_clk(R)->scan_clk(R)	0.040    0.121/*         0.060/*         ASYN_FIFO/link_synchronizer_read/\q2_ptr_reg[1] /SI    1
scan_clk(R)->scan_clk(R)	0.039    0.122/*         0.061/*         REGISTER_FILE/\Reg_File_reg[7][7] /SI    1
scan_clk(R)->scan_clk(R)	0.039    0.122/*         0.061/*         REGISTER_FILE/\Reg_File_reg[13][7] /SI    1
scan_clk(R)->scan_clk(R)	0.039    0.122/*         0.061/*         REGISTER_FILE/\Reg_File_reg[13][2] /SI    1
scan_clk(R)->scan_clk(R)	0.039    0.122/*         0.061/*         REGISTER_FILE/\Reg_File_reg[13][3] /SI    1
scan_clk(R)->scan_clk(R)	0.039    0.122/*         0.061/*         REGISTER_FILE/\Reg_File_reg[10][4] /SI    1
scan_clk(R)->scan_clk(R)	0.039    0.122/*         0.061/*         DATA_SYNC/\sync_bus_reg[0] /SI    1
scan_clk(R)->scan_clk(R)	0.039    0.123/*         0.061/*         REGISTER_FILE/\Reg_File_reg[12][5] /SI    1
scan_clk(R)->scan_clk(R)	0.039    0.123/*         0.061/*         REGISTER_FILE/\Reg_File_reg[5][5] /SI    1
scan_clk(R)->scan_clk(R)	0.039    0.123/*         0.061/*         REGISTER_FILE/\Reg_File_reg[12][6] /SI    1
scan_clk(R)->scan_clk(R)	0.039    0.123/*         0.061/*         REGISTER_FILE/\Reg_File_reg[9][4] /SI    1
scan_clk(R)->scan_clk(R)	0.039    0.123/*         0.061/*         CONTROL_UNIT/\WrData_reg[4] /SI    1
scan_clk(R)->scan_clk(R)	0.041    0.123/*         0.059/*         REGISTER_FILE/\Reg_File_reg[15][3] /SI    1
scan_clk(R)->scan_clk(R)	0.039    0.123/*         0.061/*         REGISTER_FILE/\Reg_File_reg[7][0] /SI    1
scan_clk(R)->scan_clk(R)	0.039    0.123/*         0.061/*         REGISTER_FILE/\Reg_File_reg[4][3] /SI    1
scan_clk(R)->scan_clk(R)	0.039    0.123/*         0.061/*         REGISTER_FILE/\Reg_File_reg[8][3] /SI    1
scan_clk(R)->scan_clk(R)	0.039    0.123/*         0.061/*         REGISTER_FILE/\Reg_File_reg[8][5] /SI    1
scan_clk(R)->scan_clk(R)	0.039    0.124/*         0.061/*         REGISTER_FILE/\Reg_File_reg[9][1] /SI    1
scan_clk(R)->scan_clk(R)	0.039    0.124/*         0.061/*         REGISTER_FILE/\Reg_File_reg[9][7] /SI    1
scan_clk(R)->scan_clk(R)	0.039    0.124/*         0.061/*         REGISTER_FILE/\Reg_File_reg[4][1] /SI    1
scan_clk(R)->scan_clk(R)	0.039    0.124/*         0.061/*         REGISTER_FILE/\Reg_File_reg[5][6] /SI    1
scan_clk(R)->scan_clk(R)	0.039    0.124/*         0.061/*         CONTROL_UNIT/\Address_reg[1] /SI    1
scan_clk(R)->scan_clk(R)	0.039    0.124/*         0.061/*         REGISTER_FILE/\Reg_File_reg[5][3] /SI    1
scan_clk(R)->scan_clk(R)	0.039    0.124/*         0.061/*         CONTROL_UNIT/\WrData_reg[1] /SI    1
scan_clk(R)->scan_clk(R)	0.039    0.124/*         0.061/*         REGISTER_FILE/\Reg_File_reg[8][7] /SI    1
scan_clk(R)->scan_clk(R)	0.039    0.124/*         0.061/*         REGISTER_FILE/\Reg_File_reg[8][4] /SI    1
scan_clk(R)->scan_clk(R)	0.039    0.124/*         0.061/*         REGISTER_FILE/\Reg_File_reg[12][3] /SI    1
scan_clk(R)->scan_clk(R)	0.039    0.124/*         0.061/*         UART/UART_Rx/FSM_block/enable_reg/SI    1
scan_clk(R)->scan_clk(R)	0.039    0.125/*         0.061/*         REGISTER_FILE/\Reg_File_reg[5][7] /SI    1
scan_clk(R)->scan_clk(R)	0.039    0.125/*         0.061/*         REGISTER_FILE/\Reg_File_reg[11][5] /SI    1
scan_clk(R)->scan_clk(R)	0.039    0.125/*         0.061/*         REGISTER_FILE/\Reg_File_reg[14][6] /SI    1
scan_clk(R)->scan_clk(R)	0.039    0.125/*         0.061/*         REGISTER_FILE/\Reg_File_reg[6][1] /SI    1
scan_clk(R)->scan_clk(R)	0.039    0.125/*         0.061/*         ASYN_FIFO/link_FIFO_Read/\rptr_reg[0] /SI    1
scan_clk(R)->scan_clk(R)	0.039    0.125/*         0.061/*         REGISTER_FILE/\Reg_File_reg[7][2] /SI    1
scan_clk(R)->scan_clk(R)	0.039    0.125/*         0.061/*         ASYN_FIFO/link_synchronizer_write/\q2_ptr_reg[3] /SI    1
scan_clk(R)->scan_clk(R)	0.039    0.125/*         0.061/*         REGISTER_FILE/\Reg_File_reg[12][2] /SI    1
scan_clk(R)->scan_clk(R)	0.039    0.125/*         0.061/*         REGISTER_FILE/\Reg_File_reg[10][2] /SI    1
scan_clk(R)->scan_clk(R)	0.039    0.125/*         0.061/*         REGISTER_FILE/\Reg_File_reg[10][3] /SI    1
scan_clk(R)->scan_clk(R)	0.039    0.125/*         0.061/*         REGISTER_FILE/\Reg_File_reg[13][6] /SI    1
scan_clk(R)->scan_clk(R)	0.041    0.125/*         0.059/*         REGISTER_FILE/\Reg_File_reg[15][0] /SI    1
scan_clk(R)->scan_clk(R)	0.038    0.125/*         0.062/*         PULSE_GENERATOR/PULSE_SIG_reg/SI    1
scan_clk(R)->scan_clk(R)	0.039    0.126/*         0.061/*         REGISTER_FILE/\Reg_File_reg[6][6] /SI    1
scan_clk(R)->scan_clk(R)	0.039    0.126/*         0.061/*         REGISTER_FILE/\Reg_File_reg[9][6] /SI    1
scan_clk(R)->scan_clk(R)	0.039    0.126/*         0.061/*         REGISTER_FILE/\Reg_File_reg[7][6] /SI    1
scan_clk(R)->scan_clk(R)	0.039    0.126/*         0.061/*         REGISTER_FILE/\Reg_File_reg[6][7] /SI    1
scan_clk(R)->scan_clk(R)	0.039    0.126/*         0.061/*         REGISTER_FILE/\Reg_File_reg[11][3] /SI    1
scan_clk(R)->scan_clk(R)	0.039    0.126/*         0.061/*         REGISTER_FILE/\Reg_File_reg[4][2] /SI    1
scan_clk(R)->scan_clk(R)	0.039    0.126/*         0.061/*         REGISTER_FILE/\Reg_File_reg[14][0] /SI    1
scan_clk(R)->scan_clk(R)	0.039    0.126/*         0.061/*         CONTROL_UNIT/\WrData_reg[3] /SI    1
scan_clk(R)->scan_clk(R)	0.039    0.126/*         0.061/*         REGISTER_FILE/\Reg_File_reg[7][3] /SI    1
scan_clk(R)->scan_clk(R)	0.039    0.126/*         0.061/*         CONTROL_UNIT/\WrData_reg[6] /SI    1
scan_clk(R)->scan_clk(R)	0.039    0.126/*         0.061/*         REGISTER_FILE/\Reg_File_reg[7][1] /SI    1
scan_clk(R)->scan_clk(R)	0.045    0.126/*         0.055/*         ASYN_FIFO/link_synchronizer_write/\ff1_reg[0] /D    1
scan_clk(R)->scan_clk(R)	0.039    0.127/*         0.061/*         CONTROL_UNIT/\WrData_reg[7] /SI    1
scan_clk(R)->scan_clk(R)	0.039    0.127/*         0.061/*         REGISTER_FILE/\Reg_File_reg[12][7] /SI    1
scan_clk(R)->scan_clk(R)	0.038    0.127/*         0.062/*         REGISTER_FILE/\Reg_File_reg[0][0] /SI    1
scan_clk(R)->scan_clk(R)	0.039    0.127/*         0.061/*         REGISTER_FILE/\Reg_File_reg[14][7] /SI    1
scan_clk(R)->scan_clk(R)	0.039    0.127/*         0.061/*         REGISTER_FILE/\Reg_File_reg[5][0] /SI    1
scan_clk(R)->scan_clk(R)	0.039    0.127/*         0.061/*         REGISTER_FILE/\Reg_File_reg[14][2] /SI    1
scan_clk(R)->scan_clk(R)	0.039    0.127/*         0.061/*         REGISTER_FILE/\Reg_File_reg[12][1] /SI    1
scan_clk(R)->scan_clk(R)	0.039    0.127/*         0.061/*         CONTROL_UNIT/\TX_P_DATA_reg[5] /SI    1
scan_clk(R)->scan_clk(R)	0.038    0.127/*         0.062/*         ASYN_FIFO/link_synchronizer_read/\ff1_reg[0] /SI    1
scan_clk(R)->scan_clk(R)	0.039    0.127/*         0.061/*         REGISTER_FILE/\Reg_File_reg[6][3] /SI    1
scan_clk(R)->scan_clk(R)	0.039    0.127/*         0.061/*         CONTROL_UNIT/\Address_reg[2] /SI    1
scan_clk(R)->scan_clk(R)	0.039    0.127/*         0.061/*         REGISTER_FILE/\Reg_File_reg[4][6] /SI    1
scan_clk(R)->scan_clk(R)	0.045    0.128/*         0.055/*         ASYN_FIFO/link_synchronizer_read/\ff1_reg[2] /D    1
scan_clk(R)->scan_clk(R)	0.045    0.128/*         0.055/*         DATA_SYNC/\ff_reg[0] /D    1
scan_clk(R)->scan_clk(R)	0.039    0.128/*         0.061/*         REGISTER_FILE/\Reg_File_reg[11][2] /SI    1
scan_clk(R)->scan_clk(R)	0.039    0.128/*         0.061/*         UART/UART_Rx/FSM_block/strt_chk_en_reg/SI    1
scan_clk(R)->scan_clk(R)	0.039    0.128/*         0.061/*         REGISTER_FILE/\Reg_File_reg[8][2] /SI    1
scan_clk(R)->scan_clk(R)	0.039    0.128/*         0.061/*         REGISTER_FILE/\Reg_File_reg[10][1] /SI    1
scan_clk(R)->scan_clk(R)	0.039    0.128/*         0.061/*         REGISTER_FILE/\Reg_File_reg[5][1] /SI    1
scan_clk(R)->scan_clk(R)	0.039    0.128/*         0.061/*         ASYN_FIFO/link_FIFO_Read/\rptr_bin_reg[0] /SI    1
scan_clk(R)->scan_clk(R)	0.039    0.128/*         0.061/*         REGISTER_FILE/\Reg_File_reg[13][0] /SI    1
scan_clk(R)->scan_clk(R)	0.039    0.128/*         0.061/*         REGISTER_FILE/\Reg_File_reg[8][0] /SI    1
scan_clk(R)->scan_clk(R)	0.039    0.128/*         0.061/*         CONTROL_UNIT/\WrData_reg[5] /SI    1
scan_clk(R)->scan_clk(R)	0.039    0.128/*         0.061/*         CONTROL_UNIT/\TX_P_DATA_reg[7] /SI    1
scan_clk(R)->scan_clk(R)	0.039    0.128/*         0.061/*         REGISTER_FILE/\Reg_File_reg[5][2] /SI    1
scan_clk(R)->scan_clk(R)	0.039    0.128/*         0.061/*         REGISTER_FILE/\Reg_File_reg[8][6] /SI    1
scan_clk(R)->scan_clk(R)	0.040    0.128/*         0.060/*         REGISTER_FILE/\RdData_reg[4] /SI    1
scan_clk(R)->scan_clk(R)	0.039    0.128/*         0.061/*         REGISTER_FILE/\Reg_File_reg[13][5] /SI    1
scan_clk(R)->scan_clk(R)	0.039    0.129/*         0.061/*         REGISTER_FILE/\Reg_File_reg[7][4] /SI    1
scan_clk(R)->scan_clk(R)	0.045    0.129/*         0.055/*         ASYN_FIFO/link_synchronizer_read/\ff1_reg[3] /D    1
scan_clk(R)->scan_clk(R)	0.039    0.129/*         0.061/*         REGISTER_FILE/\Reg_File_reg[7][5] /SI    1
scan_clk(R)->scan_clk(R)	0.039    0.129/*         0.061/*         REGISTER_FILE/\Reg_File_reg[6][0] /SI    1
scan_clk(R)->scan_clk(R)	0.039    0.129/*         0.061/*         REGISTER_FILE/\Reg_File_reg[10][5] /SI    1
scan_clk(R)->scan_clk(R)	0.039    0.129/*         0.061/*         RST_SYN_UART/\ff_reg[0] /SI    1
scan_clk(R)->scan_clk(R)	0.039    0.129/*         0.061/*         UART/UART_Rx/FSM_block/\state_reg[0] /SI    1
scan_clk(R)->scan_clk(R)	0.039    0.129/*         0.061/*         REGISTER_FILE/\Reg_File_reg[11][7] /SI    1
scan_clk(R)->scan_clk(R)	0.039    0.130/*         0.061/*         ASYN_FIFO/link_FIFO_Read/\rptr_bin_reg[3] /SI    1
scan_clk(R)->scan_clk(R)	0.040    0.130/*         0.060/*         REGISTER_FILE/\RdData_reg[3] /SI    1
scan_clk(R)->scan_clk(R)	0.039    0.130/*         0.061/*         REGISTER_FILE/\Reg_File_reg[4][7] /SI    1
scan_clk(R)->scan_clk(R)	0.039    0.130/*         0.061/*         CONTROL_UNIT/WrEn_reg/SI    1
scan_clk(R)->scan_clk(R)	0.039    0.130/*         0.061/*         CONTROL_UNIT/\TX_P_DATA_reg[2] /SI    1
scan_clk(R)->scan_clk(R)	0.045    0.130/*         0.055/*         ASYN_FIFO/link_synchronizer_read/\ff1_reg[1] /D    1
scan_clk(R)->scan_clk(R)	0.039    0.130/*         0.061/*         ASYN_FIFO/link_FIFO_Write/\wptr_bin_reg[0] /SI    1
scan_clk(R)->scan_clk(R)	0.039    0.130/*         0.061/*         REGISTER_FILE/\Reg_File_reg[13][4] /SI    1
scan_clk(R)->scan_clk(R)	0.039    0.130/*         0.061/*         REGISTER_FILE/\Reg_File_reg[14][5] /SI    1
scan_clk(R)->scan_clk(R)	0.039    0.131/*         0.061/*         CONTROL_UNIT/\TX_P_DATA_reg[3] /SI    1
scan_clk(R)->scan_clk(R)	0.039    0.131/*         0.061/*         REGISTER_FILE/\Reg_File_reg[6][4] /SI    1
scan_clk(R)->scan_clk(R)	0.045    0.131/*         0.056/*         ASYN_FIFO/link_synchronizer_write/\ff1_reg[2] /D    1
scan_clk(R)->scan_clk(R)	0.039    0.131/*         0.061/*         UART/UART_Tx/linkserializer/\P_DATA_save_reg[1] /SI    1
scan_clk(R)->scan_clk(R)	0.045    0.131/*         0.056/*         ASYN_FIFO/link_synchronizer_read/\ff1_reg[0] /D    1
scan_clk(R)->scan_clk(R)	0.039    0.131/*         0.061/*         UART/UART_Tx/linkFSM/\state_reg[0] /SI    1
scan_clk(R)->scan_clk(R)	0.039    0.131/*         0.061/*         REGISTER_FILE/\Reg_File_reg[13][1] /SI    1
scan_clk(R)->scan_clk(R)	0.039    0.132/*         0.061/*         REGISTER_FILE/\Reg_File_reg[11][4] /SI    1
scan_clk(R)->scan_clk(R)	0.039    0.132/*         0.061/*         ASYN_FIFO/link_FIFO_Write/\wptr_reg[0] /SI    1
scan_clk(R)->scan_clk(R)	0.039    0.132/*         0.061/*         ASYN_FIFO/link_FIFO_Write/\wptr_bin_reg[3] /SI    1
scan_clk(R)->scan_clk(R)	0.039    0.132/*         0.061/*         REGISTER_FILE/\Reg_File_reg[4][5] /SI    1
scan_clk(R)->scan_clk(R)	0.039    0.132/*         0.061/*         REGISTER_FILE/\Reg_File_reg[14][4] /SI    1
scan_clk(R)->scan_clk(R)	0.040    0.132/*         0.060/*         REGISTER_FILE/\RdData_reg[6] /SI    1
scan_clk(R)->scan_clk(R)	0.039    0.133/*         0.061/*         UART/UART_Tx/linkserializer/\P_DATA_save_reg[2] /SI    1
scan_clk(R)->scan_clk(R)	0.041    0.133/*         0.059/*         ASYN_FIFO/link_Memory/\RAM_reg[0][0] /SI    1
scan_clk(R)->scan_clk(R)	0.039    0.133/*         0.061/*         ASYN_FIFO/link_FIFO_Read/\rptr_reg[1] /SI    1
scan_clk(R)->scan_clk(R)	0.039    0.133/*         0.061/*         REGISTER_FILE/\Reg_File_reg[5][4] /SI    1
scan_clk(R)->scan_clk(R)	0.038    0.134/*         0.062/*         REGISTER_FILE/\Reg_File_reg[14][1] /SI    1
scan_clk(R)->scan_clk(R)	0.044    0.134/*         0.056/*         ASYN_FIFO/link_synchronizer_write/\ff1_reg[3] /D    1
scan_clk(R)->scan_clk(R)	0.038    0.134/*         0.062/*         UART/UART_Rx/FSM_block/deser_en_reg/SI    1
scan_clk(R)->scan_clk(R)	0.038    0.134/*         0.062/*         ASYN_FIFO/link_FIFO_Write/\wptr_reg[3] /SI    1
REF_CLK(R)->REF_CLK(R)	0.140    */0.134         */-0.040        CLOCK_GATING/U0_TLATNCAX12M/E    1
scan_clk(R)->scan_clk(R)	0.038    0.134/*         0.062/*         REGISTER_FILE/\Reg_File_reg[4][4] /SI    1
scan_clk(R)->scan_clk(R)	0.038    0.134/*         0.062/*         CONTROL_UNIT/\TX_P_DATA_reg[1] /SI    1
scan_clk(R)->scan_clk(R)	0.040    0.134/*         0.060/*         REGISTER_FILE/\RdData_reg[7] /SI    1
scan_clk(R)->scan_clk(R)	0.044    0.135/*         0.056/*         ASYN_FIFO/link_synchronizer_write/\ff1_reg[1] /D    1
scan_clk(R)->scan_clk(R)	0.038    0.135/*         0.062/*         REGISTER_FILE/\Reg_File_reg[11][1] /SI    1
TX_CLK(R)->TX_CLK(R)	0.045    0.135/*         0.055/*         DELAY_ONE_PERIOD/Signal_delayed_reg/D    1
scan_clk(R)->scan_clk(R)	0.038    0.135/*         0.062/*         CONTROL_UNIT/RdEn_reg/SI    1
scan_clk(R)->scan_clk(R)	0.038    0.136/*         0.062/*         REGISTER_FILE/\Reg_File_reg[10][0] /SI    1
scan_clk(R)->scan_clk(R)	0.038    0.136/*         0.062/*         REGISTER_FILE/\Reg_File_reg[10][6] /SI    1
scan_clk(R)->scan_clk(R)	0.038    0.136/*         0.062/*         REGISTER_FILE/\Reg_File_reg[12][4] /SI    1
scan_clk(R)->scan_clk(R)	0.038    0.136/*         0.062/*         UART/UART_Tx/linkserializer/\P_DATA_save_reg[6] /SI    1
scan_clk(R)->scan_clk(R)	0.038    0.136/*         0.062/*         UART/UART_Tx/linkserializer/\P_DATA_save_reg[3] /SI    1
scan_clk(R)->scan_clk(R)	0.038    0.136/*         0.062/*         ASYN_FIFO/link_FIFO_Write/\wptr_reg[2] /SI    1
scan_clk(R)->scan_clk(R)	0.038    0.136/*         0.062/*         REGISTER_FILE/\Reg_File_reg[12][0] /SI    1
scan_clk(R)->scan_clk(R)	0.038    0.137/*         0.062/*         DATA_SYNC/\sync_bus_reg[6] /SI    1
scan_clk(R)->scan_clk(R)	0.038    0.137/*         0.062/*         ASYN_FIFO/link_FIFO_Read/\rptr_reg[3] /SI    1
scan_clk(R)->scan_clk(R)	0.038    0.137/*         0.062/*         ASYN_FIFO/link_FIFO_Write/\wptr_reg[1] /SI    1
scan_clk(R)->scan_clk(R)	0.038    0.138/*         0.062/*         CONTROL_UNIT/\TX_P_DATA_reg[0] /SI    1
scan_clk(R)->scan_clk(R)	0.038    0.138/*         0.062/*         UART/UART_Tx/linkserializer/\P_DATA_save_reg[4] /SI    1
scan_clk(R)->scan_clk(R)	0.038    0.138/*         0.062/*         ASYN_FIFO/link_FIFO_Read/\rptr_bin_reg[2] /SI    1
scan_clk(R)->scan_clk(R)	0.038    0.138/*         0.062/*         UART/UART_Tx/linkserializer/\P_DATA_save_reg[7] /SI    1
scan_clk(R)->scan_clk(R)	0.034    0.138/*         0.067/*         UART/UART_Tx/linkserializer/ser_done_reg/SI    1
scan_clk(R)->scan_clk(R)	0.038    0.138/*         0.062/*         CONTROL_UNIT/\state_reg[0] /SI    1
scan_clk(R)->scan_clk(R)	0.038    0.139/*         0.062/*         ASYN_FIFO/link_FIFO_Read/\raddr_reg[2] /SI    1
scan_clk(R)->scan_clk(R)	0.038    0.139/*         0.062/*         UART/UART_Tx/linkFSM/ser_en_reg/SI    1
scan_clk(R)->scan_clk(R)	0.038    0.139/*         0.062/*         REGISTER_FILE/\Reg_File_reg[9][0] /SI    1
scan_clk(R)->scan_clk(R)	0.038    0.140/*         0.062/*         ASYN_FIFO/link_FIFO_Write/\waddr_reg[0] /SI    1
scan_clk(R)->scan_clk(R)	0.038    0.140/*         0.062/*         CONTROL_UNIT/\TX_P_DATA_reg[4] /SI    1
scan_clk(R)->scan_clk(R)	0.038    0.140/*         0.062/*         REGISTER_FILE/RdData_Valid_reg/SI    1
UART_CLK(R)->UART_CLK(R)	0.048    0.141/*         0.052/*         CLK_DIV_TX/div_clk_reg/D    1
scan_clk(R)->scan_clk(R)	0.038    0.141/*         0.062/*         ASYN_FIFO/link_FIFO_Read/\rptr_reg[2] /SI    1
scan_clk(R)->scan_clk(R)	0.038    0.141/*         0.062/*         DATA_SYNC/\sync_bus_reg[4] /SI    1
scan_clk(R)->scan_clk(R)	0.038    0.141/*         0.062/*         UART/UART_Tx/linkserializer/\P_DATA_save_reg[5] /SI    1
scan_clk(R)->scan_clk(R)	0.038    0.142/*         0.062/*         CONTROL_UNIT/\TX_P_DATA_reg[6] /SI    1
UART_CLK(R)->UART_CLK(R)	0.048    0.142/*         0.052/*         CLK_DIV_RX/div_clk_reg/D    1
scan_clk(R)->scan_clk(R)	0.038    0.143/*         0.062/*         UART/UART_Rx/FSM_block/par_chk_en_reg/SI    1
scan_clk(R)->scan_clk(R)	0.038    0.143/*         0.062/*         DATA_SYNC/\sync_bus_reg[2] /SI    1
scan_clk(R)->scan_clk(R)	0.038    0.144/*         0.062/*         DATA_SYNC/\sync_bus_reg[1] /SI    1
scan_clk(R)->scan_clk(R)	0.038    0.145/*         0.062/*         CLK_DIV_TX/div_clk_reg/SI    1
scan_clk(R)->scan_clk(R)	0.038    0.145/*         0.062/*         CLK_DIV_RX/\count_reg[3] /SI    1
scan_clk(R)->scan_clk(R)	0.038    0.145/*         0.062/*         CLK_DIV_RX/\count_reg[2] /SI    1
scan_clk(R)->scan_clk(R)	0.038    0.146/*         0.062/*         CLK_DIV_TX/\count_reg[4] /SI    1
TX_CLK(R)->TX_CLK(R)	0.044    0.146/*         0.056/*         UART/UART_Tx/linkserializer/ser_done_reg/D    1
scan_clk(R)->scan_clk(R)	0.038    0.146/*         0.062/*         CLK_DIV_TX/\count_reg[6] /SI    1
scan_clk(R)->scan_clk(R)	0.038    0.146/*         0.062/*         CLK_DIV_RX/div_clk_reg/SI    1
scan_clk(R)->scan_clk(R)	0.040    0.146/*         0.060/*         DELAY_ONE_PERIOD/Signal_delayed_reg/SI    1
scan_clk(R)->scan_clk(R)	0.038    0.146/*         0.062/*         CONTROL_UNIT/TX_D_VLD_reg/SI    1
scan_clk(R)->scan_clk(R)	0.037    0.147/*         0.063/*         CLK_DIV_RX/\count_reg[4] /SI    1
scan_clk(R)->scan_clk(R)	0.037    0.148/*         0.063/*         CLK_DIV_TX/\count_reg[3] /SI    1
scan_clk(R)->scan_clk(R)	0.037    0.149/*         0.063/*         CONTROL_UNIT/ALU_Part1_Done_reg/SI    1
scan_clk(R)->scan_clk(R)	0.037    0.149/*         0.063/*         CLK_DIV_RX/\count_reg[6] /SI    1
scan_clk(R)->scan_clk(R)	0.038    0.150/*         0.062/*         CONTROL_UNIT/\ALU_FUN_reg[0] /SI    1
scan_clk(R)->scan_clk(R)	0.040    0.150/*         0.060/*         REGISTER_FILE/\RdData_reg[0] /SI    1
scan_clk(R)->scan_clk(R)	0.037    0.150/*         0.063/*         PULSE_GENERATOR/pulse_done_reg/SI    1
scan_clk(R)->scan_clk(R)	0.037    0.150/*         0.063/*         CLK_DIV_TX/\count_reg[2] /SI    1
scan_clk(R)->scan_clk(R)	0.037    0.152/*         0.063/*         CLK_DIV_TX/\count_reg[5] /SI    1
scan_clk(R)->scan_clk(R)	0.037    0.152/*         0.063/*         UART/UART_Tx/linkFSM/\state_reg[2] /SI    1
scan_clk(R)->scan_clk(R)	0.037    0.152/*         0.063/*         CONTROL_UNIT/\WrData_reg[0] /SI    1
scan_clk(R)->scan_clk(R)	0.037    0.152/*         0.063/*         CLK_DIV_RX/\count_reg[5] /SI    1
scan_clk(R)->scan_clk(R)	0.037    0.153/*         0.063/*         UART/UART_Tx/linkserializer/ser_data_reg/SI    1
scan_clk(R)->scan_clk(R)	0.038    0.153/*         0.062/*         UART/UART_Tx/linkFSM/\mux_sel_reg[1] /SI    1
scan_clk(R)->scan_clk(R)	0.037    0.153/*         0.063/*         CLK_DIV_RX/\count_reg[1] /SI    1
scan_clk(R)->scan_clk(R)	0.037    0.155/*         0.063/*         ASYN_FIFO/link_FIFO_Read/\raddr_reg[1] /SI    1
scan_clk(R)->scan_clk(R)	0.048    0.155/*         0.052/*         REGISTER_FILE/\Reg_File_reg[3][5] /SI    1
scan_clk(R)->scan_clk(R)	0.037    0.155/*         0.063/*         ASYN_FIFO/link_FIFO_Read/\rptr_bin_reg[1] /SI    1
scan_clk(R)->scan_clk(R)	0.037    0.156/*         0.063/*         CLK_DIV_TX/\count_reg[1] /SI    1
scan_clk(R)->scan_clk(R)	0.037    0.156/*         0.063/*         DATA_SYNC/\sync_bus_reg[5] /SI    1
ALU_CLK(R)->REF_CLK(R)	0.048    0.156/*         0.052/*         CONTROL_UNIT/\TX_P_DATA_reg[1] /D    1
ALU_CLK(R)->ALU_CLK(R)	0.047    0.157/*         0.053/*         ALU_UNIT/\ALU_OUT_reg[7] /D    1
scan_clk(R)->scan_clk(R)	0.037    0.157/*         0.063/*         UART/UART_Tx/linkFSM/\state_reg[1] /SI    1
scan_clk(R)->scan_clk(R)	0.049    0.158/*         0.051/*         ASYN_FIFO/link_Memory/\RAM_reg[4][7] /D    1
scan_clk(R)->scan_clk(R)	0.049    0.158/*         0.051/*         ASYN_FIFO/link_Memory/\RAM_reg[6][1] /D    1
scan_clk(R)->scan_clk(R)	0.037    0.158/*         0.063/*         ASYN_FIFO/link_FIFO_Write/\wptr_bin_reg[2] /SI    1
scan_clk(R)->scan_clk(R)	0.049    0.159/*         0.051/*         ASYN_FIFO/link_Memory/\RAM_reg[0][0] /D    1
RX_CLK(R)->RX_CLK(R)	0.040    0.159/*         0.060/*         UART/UART_Rx/edge_bit_counter_block/\bit_cnt_reg[3] /D    1
scan_clk(R)->scan_clk(R)	0.049    0.159/*         0.051/*         REGISTER_FILE/\Reg_File_reg[15][0] /D    1
scan_clk(R)->scan_clk(R)	0.049    0.159/*         0.051/*         ASYN_FIFO/link_Memory/\RAM_reg[4][6] /D    1
scan_clk(R)->scan_clk(R)	0.049    0.159/*         0.051/*         ASYN_FIFO/link_Memory/\RAM_reg[2][1] /D    1
ALU_CLK(R)->ALU_CLK(R)	0.047    0.159/*         0.053/*         ALU_UNIT/\ALU_OUT_reg[4] /D    1
scan_clk(R)->scan_clk(R)	0.049    0.159/*         0.051/*         ASYN_FIFO/link_Memory/\RAM_reg[2][4] /D    1
scan_clk(R)->scan_clk(R)	0.049    0.159/*         0.051/*         ASYN_FIFO/link_Memory/\RAM_reg[2][3] /D    1
scan_clk(R)->scan_clk(R)	0.049    0.160/*         0.051/*         ASYN_FIFO/link_Memory/\RAM_reg[7][0] /D    1
scan_clk(R)->scan_clk(R)	0.049    0.160/*         0.051/*         REGISTER_FILE/\Reg_File_reg[15][3] /D    1
ALU_CLK(R)->ALU_CLK(R)	0.048    0.160/*         0.052/*         ALU_UNIT/\ALU_OUT_reg[8] /D    1
RX_CLK(R)->RX_CLK(R)	0.048    0.160/*         0.052/*         UART/UART_Rx/deserializer_block/\P_DATA_reg[3] /D    1
scan_clk(R)->scan_clk(R)	0.049    0.160/*         0.051/*         ASYN_FIFO/link_Memory/\RAM_reg[4][1] /D    1
ALU_CLK(R)->ALU_CLK(R)	0.047    0.160/*         0.053/*         ALU_UNIT/\ALU_OUT_reg[3] /D    1
scan_clk(R)->scan_clk(R)	0.049    0.160/*         0.051/*         ASYN_FIFO/link_Memory/\RAM_reg[5][2] /D    1
scan_clk(R)->scan_clk(R)	0.036    0.161/*         0.064/*         CLK_DIV_RX/\count_reg[0] /SI    1
scan_clk(R)->scan_clk(R)	0.049    0.161/*         0.051/*         ASYN_FIFO/link_Memory/\RAM_reg[2][6] /D    1
scan_clk(R)->scan_clk(R)	0.037    0.161/*         0.063/*         CLK_DIV_TX/\count_reg[0] /SI    1
scan_clk(R)->scan_clk(R)	0.049    0.161/*         0.051/*         ASYN_FIFO/link_Memory/\RAM_reg[0][1] /D    1
scan_clk(R)->scan_clk(R)	0.039    0.161/*         0.061/*         UART/UART_Rx/data_sampling_block/\saving_reg[0] /SI    1
scan_clk(R)->scan_clk(R)	0.049    0.162/*         0.051/*         ASYN_FIFO/link_Memory/\RAM_reg[0][5] /D    1
scan_clk(R)->scan_clk(R)	0.049    0.162/*         0.051/*         ASYN_FIFO/link_Memory/\RAM_reg[5][5] /D    1
RX_CLK(R)->RX_CLK(R)	0.048    0.162/*         0.052/*         UART/UART_Rx/deserializer_block/\P_DATA_reg[1] /D    1
scan_clk(R)->scan_clk(R)	0.049    0.162/*         0.051/*         ASYN_FIFO/link_Memory/\RAM_reg[5][0] /D    1
scan_clk(R)->scan_clk(R)	0.049    0.162/*         0.051/*         ASYN_FIFO/link_Memory/\RAM_reg[3][3] /D    1
scan_clk(R)->scan_clk(R)	0.049    0.162/*         0.051/*         ASYN_FIFO/link_Memory/\RAM_reg[7][1] /D    1
scan_clk(R)->scan_clk(R)	0.049    0.162/*         0.051/*         REGISTER_FILE/\Reg_File_reg[15][6] /D    1
scan_clk(R)->scan_clk(R)	0.049    0.162/*         0.051/*         ASYN_FIFO/link_Memory/\RAM_reg[3][2] /D    1
scan_clk(R)->scan_clk(R)	0.036    0.162/*         0.064/*         DATA_SYNC/\sync_bus_reg[3] /SI    1
scan_clk(R)->scan_clk(R)	0.049    0.162/*         0.051/*         ASYN_FIFO/link_Memory/\RAM_reg[1][5] /D    1
scan_clk(R)->scan_clk(R)	0.049    0.162/*         0.051/*         ASYN_FIFO/link_Memory/\RAM_reg[1][7] /D    1
scan_clk(R)->scan_clk(R)	0.049    0.162/*         0.051/*         ASYN_FIFO/link_Memory/\RAM_reg[3][0] /D    1
ALU_CLK(R)->REF_CLK(R)	0.048    0.163/*         0.052/*         CONTROL_UNIT/\TX_P_DATA_reg[2] /D    1
scan_clk(R)->scan_clk(R)	0.049    0.163/*         0.051/*         ASYN_FIFO/link_Memory/\RAM_reg[3][4] /D    1
scan_clk(R)->scan_clk(R)	0.049    0.163/*         0.051/*         ASYN_FIFO/link_Memory/\RAM_reg[4][3] /D    1
scan_clk(R)->scan_clk(R)	0.049    0.163/*         0.051/*         ASYN_FIFO/link_Memory/\RAM_reg[5][6] /D    1
scan_clk(R)->scan_clk(R)	0.049    0.163/*         0.051/*         ASYN_FIFO/link_Memory/\RAM_reg[0][3] /D    1
RX_CLK(R)->RX_CLK(R)	0.048    0.163/*         0.052/*         UART/UART_Rx/deserializer_block/\P_DATA_reg[0] /D    1
scan_clk(R)->scan_clk(R)	0.049    0.163/*         0.051/*         ASYN_FIFO/link_Memory/\RAM_reg[1][3] /D    1
scan_clk(R)->scan_clk(R)	0.036    0.163/*         0.064/*         UART/UART_Rx/FSM_block/dat_samp_en_reg/SI    1
ALU_CLK(R)->ALU_CLK(R)	0.047    0.163/*         0.053/*         ALU_UNIT/\ALU_OUT_reg[1] /D    1
ALU_CLK(R)->ALU_CLK(R)	0.047    0.163/*         0.053/*         ALU_UNIT/\ALU_OUT_reg[6] /D    1
scan_clk(R)->scan_clk(R)	0.049    0.163/*         0.051/*         ASYN_FIFO/link_Memory/\RAM_reg[1][4] /D    1
scan_clk(R)->scan_clk(R)	0.049    0.163/*         0.051/*         ASYN_FIFO/link_Memory/\RAM_reg[1][6] /D    1
scan_clk(R)->scan_clk(R)	0.049    0.163/*         0.051/*         ASYN_FIFO/link_Memory/\RAM_reg[6][7] /D    1
scan_clk(R)->scan_clk(R)	0.049    0.163/*         0.051/*         ASYN_FIFO/link_Memory/\RAM_reg[3][5] /D    1
scan_clk(R)->scan_clk(R)	0.049    0.164/*         0.051/*         ASYN_FIFO/link_Memory/\RAM_reg[4][5] /D    1
scan_clk(R)->scan_clk(R)	0.036    0.164/*         0.064/*         DATA_SYNC/\ff_reg[0] /SI    1
RX_CLK(R)->RX_CLK(R)	0.048    0.164/*         0.052/*         UART/UART_Rx/data_sampling_block/\saving_reg[0] /D    1
RX_CLK(R)->RX_CLK(R)	0.048    0.164/*         0.052/*         UART/UART_Rx/data_sampling_block/\saving_reg[1] /D    1
scan_clk(R)->scan_clk(R)	0.049    0.164/*         0.051/*         ASYN_FIFO/link_Memory/\RAM_reg[2][0] /D    1
scan_clk(R)->scan_clk(R)	0.049    0.164/*         0.051/*         REGISTER_FILE/\Reg_File_reg[15][5] /D    1
scan_clk(R)->scan_clk(R)	0.049    0.164/*         0.051/*         ASYN_FIFO/link_Memory/\RAM_reg[2][7] /D    1
scan_clk(R)->scan_clk(R)	0.049    0.164/*         0.051/*         ASYN_FIFO/link_Memory/\RAM_reg[0][7] /D    1
scan_clk(R)->scan_clk(R)	0.049    0.164/*         0.051/*         ASYN_FIFO/link_Memory/\RAM_reg[1][2] /D    1
scan_clk(R)->scan_clk(R)	0.049    0.164/*         0.051/*         ASYN_FIFO/link_Memory/\RAM_reg[6][5] /D    1
scan_clk(R)->scan_clk(R)	0.049    0.164/*         0.051/*         ASYN_FIFO/link_Memory/\RAM_reg[6][0] /D    1
RX_CLK(R)->RX_CLK(R)	0.048    0.165/*         0.052/*         UART/UART_Rx/deserializer_block/\P_DATA_reg[6] /D    1
scan_clk(R)->scan_clk(R)	0.049    0.165/*         0.051/*         ASYN_FIFO/link_Memory/\RAM_reg[0][4] /D    1
scan_clk(R)->scan_clk(R)	0.049    0.165/*         0.051/*         ASYN_FIFO/link_Memory/\RAM_reg[6][3] /D    1
scan_clk(R)->scan_clk(R)	0.049    0.165/*         0.051/*         ASYN_FIFO/link_Memory/\RAM_reg[5][4] /D    1
RX_CLK(R)->RX_CLK(R)	0.048    0.165/*         0.052/*         UART/UART_Rx/deserializer_block/\P_DATA_reg[2] /D    1
scan_clk(R)->scan_clk(R)	0.049    0.165/*         0.051/*         ASYN_FIFO/link_Memory/\RAM_reg[3][6] /D    1
scan_clk(R)->scan_clk(R)	0.049    0.165/*         0.051/*         ASYN_FIFO/link_Memory/\RAM_reg[3][1] /D    1
scan_clk(R)->scan_clk(R)	0.049    0.165/*         0.051/*         ASYN_FIFO/link_Memory/\RAM_reg[6][4] /D    1
scan_clk(R)->scan_clk(R)	0.049    0.165/*         0.051/*         REGISTER_FILE/\Reg_File_reg[15][4] /D    1
scan_clk(R)->scan_clk(R)	0.036    0.165/*         0.064/*         UART/UART_Rx/FSM_block/data_valid_reg/SI    1
scan_clk(R)->scan_clk(R)	0.049    0.165/*         0.051/*         ASYN_FIFO/link_Memory/\RAM_reg[1][0] /D    1
scan_clk(R)->scan_clk(R)	0.049    0.166/*         0.051/*         ASYN_FIFO/link_Memory/\RAM_reg[4][4] /D    1
scan_clk(R)->scan_clk(R)	0.048    0.166/*         0.052/*         DATA_SYNC/\sync_bus_reg[3] /D    1
scan_clk(R)->scan_clk(R)	0.049    0.166/*         0.051/*         REGISTER_FILE/\Reg_File_reg[15][1] /D    1
ALU_CLK(R)->REF_CLK(R)	0.049    0.166/*         0.052/*         CONTROL_UNIT/\TX_P_DATA_reg[3] /D    1
scan_clk(R)->scan_clk(R)	0.048    0.166/*         0.052/*         DATA_SYNC/\sync_bus_reg[0] /D    1
ALU_CLK(R)->REF_CLK(R)	0.048    0.166/*         0.052/*         CONTROL_UNIT/\TX_P_DATA_reg[6] /D    1
scan_clk(R)->scan_clk(R)	0.049    0.166/*         0.051/*         ASYN_FIFO/link_Memory/\RAM_reg[7][2] /D    1
scan_clk(R)->scan_clk(R)	0.049    0.166/*         0.051/*         ASYN_FIFO/link_Memory/\RAM_reg[5][3] /D    1
scan_clk(R)->scan_clk(R)	0.036    0.167/*         0.064/*         REGISTER_FILE/\Reg_File_reg[3][7] /SI    1
ALU_CLK(R)->REF_CLK(R)	0.048    0.167/*         0.052/*         CONTROL_UNIT/\TX_P_DATA_reg[0] /D    1
scan_clk(R)->scan_clk(R)	0.049    0.167/*         0.051/*         ASYN_FIFO/link_Memory/\RAM_reg[4][2] /D    1
ALU_CLK(R)->REF_CLK(R)	0.048    0.167/*         0.052/*         CONTROL_UNIT/\TX_P_DATA_reg[5] /D    1
RX_CLK(R)->RX_CLK(R)	0.048    0.167/*         0.052/*         UART/UART_Rx/deserializer_block/\P_DATA_reg[7] /D    1
scan_clk(R)->scan_clk(R)	0.036    0.167/*         0.064/*         DATA_SYNC/\sync_bus_reg[7] /SI    1
scan_clk(R)->scan_clk(R)	0.048    0.167/*         0.052/*         CONTROL_UNIT/CLK_EN_reg/D    1
scan_clk(R)->scan_clk(R)	0.049    0.167/*         0.051/*         ASYN_FIFO/link_Memory/\RAM_reg[5][7] /D    1
scan_clk(R)->scan_clk(R)	0.049    0.167/*         0.051/*         ASYN_FIFO/link_Memory/\RAM_reg[0][2] /D    1
scan_clk(R)->scan_clk(R)	0.049    0.167/*         0.051/*         ASYN_FIFO/link_Memory/\RAM_reg[7][4] /D    1
scan_clk(R)->scan_clk(R)	0.049    0.167/*         0.051/*         ASYN_FIFO/link_Memory/\RAM_reg[2][2] /D    1
ALU_CLK(R)->ALU_CLK(R)	0.047    0.168/*         0.053/*         ALU_UNIT/\ALU_OUT_reg[2] /D    1
scan_clk(R)->scan_clk(R)	0.036    0.168/*         0.064/*         REGISTER_FILE/\Reg_File_reg[3][1] /SI    1
scan_clk(R)->scan_clk(R)	0.049    0.168/*         0.051/*         ASYN_FIFO/link_Memory/\RAM_reg[0][6] /D    1
scan_clk(R)->scan_clk(R)	0.048    0.169/*         0.052/*         DATA_SYNC/\sync_bus_reg[1] /D    1
scan_clk(R)->scan_clk(R)	0.049    0.169/*         0.051/*         ASYN_FIFO/link_Memory/\RAM_reg[2][5] /D    1
scan_clk(R)->scan_clk(R)	0.049    0.169/*         0.051/*         REGISTER_FILE/\Reg_File_reg[15][7] /D    1
scan_clk(R)->scan_clk(R)	0.036    0.169/*         0.064/*         CONTROL_UNIT/\ALU_FUN_reg[2] /SI    1
RX_CLK(R)->RX_CLK(R)	0.048    0.169/*         0.052/*         UART/UART_Rx/FSM_block/strt_chk_en_reg/D    1
scan_clk(R)->scan_clk(R)	0.049    0.169/*         0.051/*         ASYN_FIFO/link_Memory/\RAM_reg[7][5] /D    1
ALU_CLK(R)->ALU_CLK(R)	0.047    0.169/*         0.053/*         ALU_UNIT/\ALU_OUT_reg[0] /D    1
RX_CLK(R)->RX_CLK(R)	0.048    0.169/*         0.052/*         UART/UART_Rx/FSM_block/deser_en_reg/D    1
RX_CLK(R)->RX_CLK(R)	0.047    0.169/*         0.053/*         UART/UART_Rx/deserializer_block/\P_DATA_reg[4] /D    1
scan_clk(R)->scan_clk(R)	0.049    0.169/*         0.051/*         ASYN_FIFO/link_Memory/\RAM_reg[6][2] /D    1
scan_clk(R)->scan_clk(R)	0.048    0.169/*         0.052/*         DATA_SYNC/\sync_bus_reg[4] /D    1
scan_clk(R)->scan_clk(R)	0.048    0.169/*         0.052/*         DATA_SYNC/\sync_bus_reg[6] /D    1
TX_CLK(R)->TX_CLK(R)	0.048    0.170/*         0.052/*         ASYN_FIFO/link_FIFO_Read/\raddr_reg[2] /D    1
scan_clk(R)->scan_clk(R)	0.048    0.170/*         0.052/*         REGISTER_FILE/\Reg_File_reg[10][6] /D    1
RX_CLK(R)->RX_CLK(R)	0.048    0.170/*         0.052/*         UART/UART_Rx/FSM_block/stp_chk_en_reg/D    1
scan_clk(R)->scan_clk(R)	0.049    0.170/*         0.051/*         ASYN_FIFO/link_Memory/\RAM_reg[7][6] /D    1
scan_clk(R)->scan_clk(R)	0.048    0.171/*         0.052/*         REGISTER_FILE/\Reg_File_reg[9][4] /D    1
scan_clk(R)->scan_clk(R)	0.049    0.171/*         0.051/*         ASYN_FIFO/link_Memory/\RAM_reg[3][7] /D    1
scan_clk(R)->scan_clk(R)	0.049    0.171/*         0.051/*         ASYN_FIFO/link_Memory/\RAM_reg[4][0] /D    1
ALU_CLK(R)->ALU_CLK(R)	0.047    0.171/*         0.054/*         ALU_UNIT/\ALU_OUT_reg[5] /D    1
ALU_CLK(R)->REF_CLK(R)	0.048    0.171/*         0.052/*         CONTROL_UNIT/\TX_P_DATA_reg[7] /D    1
scan_clk(R)->scan_clk(R)	0.048    0.171/*         0.052/*         REGISTER_FILE/\Reg_File_reg[9][0] /D    1
scan_clk(R)->scan_clk(R)	0.048    0.171/*         0.052/*         REGISTER_FILE/\Reg_File_reg[6][4] /D    1
scan_clk(R)->scan_clk(R)	0.048    0.171/*         0.052/*         REGISTER_FILE/\Reg_File_reg[6][7] /D    1
scan_clk(R)->scan_clk(R)	0.049    0.172/*         0.051/*         ASYN_FIFO/link_Memory/\RAM_reg[1][1] /D    1
RX_CLK(R)->RX_CLK(R)	0.048    0.172/*         0.052/*         UART/UART_Rx/deserializer_block/\P_DATA_reg[5] /D    1
scan_clk(R)->scan_clk(R)	0.048    0.172/*         0.052/*         REGISTER_FILE/\Reg_File_reg[7][6] /D    1
scan_clk(R)->scan_clk(R)	0.049    0.172/*         0.051/*         ASYN_FIFO/link_Memory/\RAM_reg[5][1] /D    1
scan_clk(R)->scan_clk(R)	0.048    0.172/*         0.052/*         REGISTER_FILE/\Reg_File_reg[9][3] /D    1
TX_CLK(R)->TX_CLK(R)	0.048    0.172/*         0.052/*         ASYN_FIFO/link_FIFO_Read/\rptr_bin_reg[3] /D    1
scan_clk(R)->scan_clk(R)	0.048    0.172/*         0.052/*         CONTROL_UNIT/\WrData_reg[1] /D    1
scan_clk(R)->scan_clk(R)	0.048    0.172/*         0.052/*         REGISTER_FILE/\Reg_File_reg[11][5] /D    1
scan_clk(R)->scan_clk(R)	0.048    0.172/*         0.052/*         DATA_SYNC/\sync_bus_reg[7] /D    1
ALU_CLK(R)->REF_CLK(R)	0.048    0.173/*         0.052/*         CONTROL_UNIT/\TX_P_DATA_reg[4] /D    1
scan_clk(R)->scan_clk(R)	0.035    0.173/*         0.065/*         UART/UART_Tx/linkserializer/\count_reg[2] /SI    1
scan_clk(R)->scan_clk(R)	0.048    0.173/*         0.052/*         REGISTER_FILE/\Reg_File_reg[12][1] /D    1
scan_clk(R)->scan_clk(R)	0.048    0.173/*         0.052/*         REGISTER_FILE/\Reg_File_reg[5][6] /D    1
scan_clk(R)->scan_clk(R)	0.048    0.173/*         0.052/*         REGISTER_FILE/\Reg_File_reg[8][3] /D    1
scan_clk(R)->scan_clk(R)	0.048    0.173/*         0.052/*         REGISTER_FILE/\Reg_File_reg[10][1] /D    1
scan_clk(R)->scan_clk(R)	0.048    0.173/*         0.052/*         REGISTER_FILE/\Reg_File_reg[13][5] /D    1
scan_clk(R)->scan_clk(R)	0.048    0.173/*         0.052/*         CONTROL_UNIT/\WrData_reg[0] /D    1
RX_CLK(R)->RX_CLK(R)	0.048    0.173/*         0.052/*         UART/UART_Rx/FSM_block/par_chk_en_reg/D    1
scan_clk(R)->scan_clk(R)	0.048    0.174/*         0.052/*         REGISTER_FILE/\Reg_File_reg[6][5] /D    1
scan_clk(R)->scan_clk(R)	0.048    0.174/*         0.052/*         REGISTER_FILE/\Reg_File_reg[8][6] /D    1
scan_clk(R)->scan_clk(R)	0.048    0.174/*         0.052/*         REGISTER_FILE/\Reg_File_reg[12][4] /D    1
scan_clk(R)->scan_clk(R)	0.048    0.174/*         0.052/*         REGISTER_FILE/\Reg_File_reg[6][1] /D    1
ALU_CLK(R)->ALU_CLK(R)	0.048    0.174/*         0.052/*         ALU_UNIT/\ALU_OUT_reg[10] /D    1
scan_clk(R)->scan_clk(R)	0.048    0.174/*         0.052/*         REGISTER_FILE/\Reg_File_reg[13][1] /D    1
scan_clk(R)->scan_clk(R)	0.048    0.174/*         0.052/*         REGISTER_FILE/\Reg_File_reg[12][5] /D    1
scan_clk(R)->scan_clk(R)	0.048    0.174/*         0.052/*         DATA_SYNC/\sync_bus_reg[5] /D    1
scan_clk(R)->scan_clk(R)	0.048    0.174/*         0.052/*         REGISTER_FILE/\Reg_File_reg[7][5] /D    1
scan_clk(R)->scan_clk(R)	0.048    0.174/*         0.052/*         REGISTER_FILE/\Reg_File_reg[9][2] /D    1
scan_clk(R)->scan_clk(R)	0.048    0.174/*         0.052/*         CONTROL_UNIT/\WrData_reg[3] /D    1
scan_clk(R)->scan_clk(R)	0.048    0.174/*         0.052/*         REGISTER_FILE/\Reg_File_reg[11][2] /D    1
TX_CLK(R)->TX_CLK(R)	0.048    0.174/*         0.052/*         UART/UART_Tx/linkserializer/\P_DATA_save_reg[0] /D    1
scan_clk(R)->scan_clk(R)	0.048    0.174/*         0.052/*         REGISTER_FILE/\Reg_File_reg[13][7] /D    1
scan_clk(R)->scan_clk(R)	0.048    0.174/*         0.052/*         REGISTER_FILE/\Reg_File_reg[8][0] /D    1
scan_clk(R)->scan_clk(R)	0.048    0.174/*         0.052/*         REGISTER_FILE/\Reg_File_reg[6][6] /D    1
scan_clk(R)->scan_clk(R)	0.048    0.174/*         0.052/*         REGISTER_FILE/\Reg_File_reg[8][4] /D    1
scan_clk(R)->scan_clk(R)	0.036    0.175/*         0.064/*         REGISTER_FILE/\Reg_File_reg[3][6] /SI    1
scan_clk(R)->scan_clk(R)	0.048    0.175/*         0.052/*         REGISTER_FILE/\Reg_File_reg[4][0] /D    1
scan_clk(R)->scan_clk(R)	0.048    0.175/*         0.052/*         REGISTER_FILE/\Reg_File_reg[10][3] /D    1
scan_clk(R)->scan_clk(R)	0.048    0.175/*         0.052/*         REGISTER_FILE/\Reg_File_reg[5][4] /D    1
scan_clk(R)->scan_clk(R)	0.048    0.175/*         0.052/*         ASYN_FIFO/link_Memory/\RAM_reg[7][3] /D    1
scan_clk(R)->scan_clk(R)	0.048    0.175/*         0.052/*         REGISTER_FILE/\Reg_File_reg[5][5] /D    1
scan_clk(R)->scan_clk(R)	0.048    0.175/*         0.052/*         REGISTER_FILE/\Reg_File_reg[6][0] /D    1
scan_clk(R)->scan_clk(R)	0.048    0.175/*         0.052/*         CONTROL_UNIT/\WrData_reg[5] /D    1
scan_clk(R)->scan_clk(R)	0.048    0.175/*         0.052/*         REGISTER_FILE/\Reg_File_reg[6][2] /D    1
scan_clk(R)->scan_clk(R)	0.047    0.175/*         0.053/*         REGISTER_FILE/\Reg_File_reg[9][1] /D    1
scan_clk(R)->scan_clk(R)	0.048    0.175/*         0.052/*         DATA_SYNC/\sync_bus_reg[2] /D    1
scan_clk(R)->scan_clk(R)	0.048    0.176/*         0.052/*         REGISTER_FILE/\Reg_File_reg[4][1] /D    1
scan_clk(R)->scan_clk(R)	0.048    0.176/*         0.052/*         REGISTER_FILE/\Reg_File_reg[14][5] /D    1
scan_clk(R)->scan_clk(R)	0.048    0.176/*         0.052/*         REGISTER_FILE/\Reg_File_reg[5][2] /D    1
ALU_CLK(R)->ALU_CLK(R)	0.048    0.176/*         0.052/*         ALU_UNIT/\ALU_OUT_reg[14] /D    1
scan_clk(R)->scan_clk(R)	0.048    0.176/*         0.052/*         REGISTER_FILE/\Reg_File_reg[11][4] /D    1
scan_clk(R)->scan_clk(R)	0.048    0.176/*         0.052/*         REGISTER_FILE/\Reg_File_reg[5][0] /D    1
scan_clk(R)->scan_clk(R)	0.048    0.176/*         0.052/*         REGISTER_FILE/\Reg_File_reg[8][2] /D    1
scan_clk(R)->scan_clk(R)	0.049    0.176/*         0.051/*         REGISTER_FILE/\Reg_File_reg[15][2] /D    1
scan_clk(R)->scan_clk(R)	0.048    0.176/*         0.052/*         REGISTER_FILE/\Reg_File_reg[12][7] /D    1
scan_clk(R)->scan_clk(R)	0.048    0.176/*         0.052/*         REGISTER_FILE/\Reg_File_reg[9][5] /D    1
scan_clk(R)->scan_clk(R)	0.048    0.176/*         0.052/*         CONTROL_UNIT/\WrData_reg[6] /D    1
TX_CLK(R)->TX_CLK(R)	0.048    0.176/*         0.052/*         UART/UART_Tx/linkserializer/\P_DATA_save_reg[1] /D    1
scan_clk(R)->scan_clk(R)	0.048    0.176/*         0.052/*         REGISTER_FILE/\Reg_File_reg[13][2] /D    1
TX_CLK(R)->TX_CLK(R)	0.012    */0.176         */0.088         PULSE_GENERATOR/pulse_done_reg/D    1
TX_CLK(R)->TX_CLK(R)	0.048    0.177/*         0.052/*         ASYN_FIFO/link_FIFO_Read/\rptr_reg[0] /D    1
scan_clk(R)->scan_clk(R)	0.048    0.177/*         0.052/*         REGISTER_FILE/\Reg_File_reg[9][6] /D    1
scan_clk(R)->scan_clk(R)	0.047    0.177/*         0.053/*         REGISTER_FILE/\Reg_File_reg[13][6] /D    1
scan_clk(R)->scan_clk(R)	0.048    0.177/*         0.052/*         REGISTER_FILE/\Reg_File_reg[4][7] /D    1
TX_CLK(R)->TX_CLK(R)	0.012    */0.177         */0.088         PULSE_GENERATOR/PULSE_SIG_reg/D    1
scan_clk(R)->scan_clk(R)	0.048    0.177/*         0.052/*         REGISTER_FILE/\Reg_File_reg[7][0] /D    1
scan_clk(R)->scan_clk(R)	0.048    0.177/*         0.052/*         REGISTER_FILE/\Reg_File_reg[10][2] /D    1
scan_clk(R)->scan_clk(R)	0.048    0.178/*         0.052/*         REGISTER_FILE/\Reg_File_reg[7][7] /D    1
scan_clk(R)->scan_clk(R)	0.048    0.178/*         0.052/*         REGISTER_FILE/\Reg_File_reg[10][0] /D    1
TX_CLK(R)->TX_CLK(R)	0.048    0.178/*         0.052/*         UART/UART_Tx/linkserializer/\P_DATA_save_reg[2] /D    1
scan_clk(R)->scan_clk(R)	0.035    0.178/*         0.065/*         ASYN_FIFO/link_FIFO_Write/\waddr_reg[1] /SI    1
RX_CLK(R)->RX_CLK(R)	0.048    0.178/*         0.052/*         UART/UART_Rx/FSM_block/enable_reg/D    1
scan_clk(R)->scan_clk(R)	0.047    0.178/*         0.053/*         REGISTER_FILE/\Reg_File_reg[14][2] /D    1
scan_clk(R)->scan_clk(R)	0.048    0.178/*         0.052/*         CONTROL_UNIT/\Address_reg[1] /D    1
ALU_CLK(R)->ALU_CLK(R)	0.048    0.178/*         0.052/*         ALU_UNIT/\ALU_OUT_reg[9] /D    1
scan_clk(R)->scan_clk(R)	0.047    0.178/*         0.053/*         REGISTER_FILE/\Reg_File_reg[4][2] /D    1
scan_clk(R)->scan_clk(R)	0.048    0.178/*         0.052/*         REGISTER_FILE/\Reg_File_reg[7][3] /D    1
scan_clk(R)->scan_clk(R)	0.048    0.178/*         0.052/*         REGISTER_FILE/\Reg_File_reg[4][5] /D    1
scan_clk(R)->scan_clk(R)	0.048    0.178/*         0.052/*         REGISTER_FILE/\Reg_File_reg[10][4] /D    1
scan_clk(R)->scan_clk(R)	0.048    0.178/*         0.052/*         REGISTER_FILE/\Reg_File_reg[14][4] /D    1
scan_clk(R)->scan_clk(R)	0.048    0.178/*         0.052/*         REGISTER_FILE/\Reg_File_reg[6][3] /D    1
scan_clk(R)->scan_clk(R)	0.048    0.179/*         0.052/*         ASYN_FIFO/link_FIFO_Write/\wptr_reg[2] /D    1
scan_clk(R)->scan_clk(R)	0.035    0.179/*         0.065/*         REGISTER_FILE/\Reg_File_reg[3][4] /SI    1
scan_clk(R)->scan_clk(R)	0.048    0.179/*         0.052/*         CONTROL_UNIT/\WrData_reg[2] /D    1
scan_clk(R)->scan_clk(R)	0.047    0.179/*         0.053/*         REGISTER_FILE/\Reg_File_reg[12][2] /D    1
scan_clk(R)->scan_clk(R)	0.048    0.179/*         0.052/*         REGISTER_FILE/\Reg_File_reg[13][4] /D    1
TX_CLK(R)->TX_CLK(R)	0.048    0.179/*         0.052/*         UART/UART_Tx/linkserializer/\P_DATA_save_reg[6] /D    1
RX_CLK(R)->RX_CLK(R)	0.049    0.179/*         0.051/*         UART/UART_Rx/FSM_block/data_valid_reg/D    1
scan_clk(R)->scan_clk(R)	0.035    0.179/*         0.065/*         ASYN_FIFO/link_FIFO_Write/\waddr_reg[2] /SI    1
scan_clk(R)->scan_clk(R)	0.048    0.179/*         0.052/*         REGISTER_FILE/\Reg_File_reg[13][3] /D    1
TX_CLK(R)->TX_CLK(R)	0.047    0.180/*         0.053/*         ASYN_FIFO/link_FIFO_Read/\rptr_bin_reg[2] /D    1
TX_CLK(R)->TX_CLK(R)	0.048    0.180/*         0.052/*         UART/UART_Tx/linkserializer/\P_DATA_save_reg[5] /D    1
scan_clk(R)->scan_clk(R)	0.048    0.180/*         0.052/*         REGISTER_FILE/\Reg_File_reg[13][0] /D    1
scan_clk(R)->scan_clk(R)	0.048    0.180/*         0.052/*         REGISTER_FILE/\Reg_File_reg[4][6] /D    1
scan_clk(R)->scan_clk(R)	0.048    0.180/*         0.052/*         REGISTER_FILE/\Reg_File_reg[12][6] /D    1
scan_clk(R)->scan_clk(R)	0.048    0.180/*         0.052/*         REGISTER_FILE/\Reg_File_reg[11][6] /D    1
scan_clk(R)->scan_clk(R)	0.048    0.180/*         0.052/*         REGISTER_FILE/\Reg_File_reg[14][7] /D    1
scan_clk(R)->scan_clk(R)	0.048    0.180/*         0.052/*         CONTROL_UNIT/EN_reg/D    1
scan_clk(R)->scan_clk(R)	0.049    0.180/*         0.051/*         REGISTER_FILE/\RdData_reg[4] /D    1
scan_clk(R)->scan_clk(R)	0.047    0.180/*         0.053/*         REGISTER_FILE/\Reg_File_reg[7][1] /D    1
scan_clk(R)->scan_clk(R)	0.035    0.181/*         0.065/*         REGISTER_FILE/\Reg_File_reg[3][3] /SI    1
scan_clk(R)->scan_clk(R)	0.048    0.181/*         0.052/*         ASYN_FIFO/link_FIFO_Write/\wptr_bin_reg[3] /D    1
scan_clk(R)->scan_clk(R)	0.048    0.181/*         0.052/*         REGISTER_FILE/\Reg_File_reg[12][0] /D    1
scan_clk(R)->scan_clk(R)	0.049    0.181/*         0.051/*         REGISTER_FILE/\RdData_reg[0] /D    1
scan_clk(R)->scan_clk(R)	0.048    0.181/*         0.052/*         REGISTER_FILE/\Reg_File_reg[14][6] /D    1
TX_CLK(R)->TX_CLK(R)	0.047    0.181/*         0.053/*         UART/UART_Tx/linkFSM/busy_reg/D    1
TX_CLK(R)->TX_CLK(R)	0.048    0.181/*         0.052/*         ASYN_FIFO/link_FIFO_Read/\rptr_reg[2] /D    1
scan_clk(R)->scan_clk(R)	0.047    0.181/*         0.053/*         REGISTER_FILE/\Reg_File_reg[7][2] /D    1
scan_clk(R)->scan_clk(R)	0.048    0.181/*         0.052/*         REGISTER_FILE/\Reg_File_reg[8][1] /D    1
scan_clk(R)->scan_clk(R)	0.048    0.182/*         0.052/*         REGISTER_FILE/\Reg_File_reg[14][3] /D    1
scan_clk(R)->scan_clk(R)	0.049    0.182/*         0.051/*         ASYN_FIFO/link_Memory/\RAM_reg[7][7] /D    1
TX_CLK(R)->TX_CLK(R)	0.048    0.182/*         0.052/*         ASYN_FIFO/link_FIFO_Read/\rptr_bin_reg[1] /D    1
scan_clk(R)->scan_clk(R)	0.048    0.182/*         0.052/*         REGISTER_FILE/\Reg_File_reg[7][4] /D    1
TX_CLK(R)->TX_CLK(R)	0.048    0.182/*         0.052/*         ASYN_FIFO/link_FIFO_Read/\raddr_reg[1] /D    1
scan_clk(R)->scan_clk(R)	0.048    0.182/*         0.052/*         REGISTER_FILE/\Reg_File_reg[11][3] /D    1
scan_clk(R)->scan_clk(R)	0.048    0.182/*         0.052/*         REGISTER_FILE/\Reg_File_reg[5][3] /D    1
TX_CLK(R)->TX_CLK(R)	0.048    0.182/*         0.052/*         UART/UART_Tx/linkserializer/\P_DATA_save_reg[3] /D    1
scan_clk(R)->scan_clk(R)	0.048    0.182/*         0.052/*         REGISTER_FILE/\Reg_File_reg[4][4] /D    1
scan_clk(R)->scan_clk(R)	0.048    0.183/*         0.052/*         CONTROL_UNIT/\WrData_reg[4] /D    1
scan_clk(R)->scan_clk(R)	0.047    0.183/*         0.053/*         REGISTER_FILE/\Reg_File_reg[11][1] /D    1
TX_CLK(R)->TX_CLK(R)	0.048    0.183/*         0.052/*         UART/UART_Tx/linkserializer/\P_DATA_save_reg[4] /D    1
scan_clk(R)->scan_clk(R)	0.048    0.183/*         0.052/*         REGISTER_FILE/\Reg_File_reg[5][7] /D    1
scan_clk(R)->scan_clk(R)	0.048    0.183/*         0.052/*         ASYN_FIFO/link_FIFO_Write/\wptr_reg[1] /D    1
scan_clk(R)->scan_clk(R)	0.035    0.183/*         0.065/*         REGISTER_FILE/\Reg_File_reg[4][0] /SI    1
TX_CLK(R)->TX_CLK(R)	0.048    0.183/*         0.052/*         ASYN_FIFO/link_FIFO_Read/\rptr_reg[3] /D    1
TX_CLK(R)->TX_CLK(R)	0.048    0.184/*         0.052/*         UART/UART_Tx/linkserializer/ser_data_reg/D    1
scan_clk(R)->scan_clk(R)	0.047    0.184/*         0.053/*         REGISTER_FILE/\Reg_File_reg[8][5] /D    1
scan_clk(R)->scan_clk(R)	0.048    0.184/*         0.052/*         CONTROL_UNIT/\WrData_reg[7] /D    1
scan_clk(R)->scan_clk(R)	0.048    0.184/*         0.052/*         REGISTER_FILE/\Reg_File_reg[4][3] /D    1
scan_clk(R)->scan_clk(R)	0.048    0.185/*         0.052/*         REGISTER_FILE/\Reg_File_reg[14][0] /D    1
TX_CLK(R)->TX_CLK(R)	0.047    0.185/*         0.053/*         ASYN_FIFO/link_FIFO_Read/\rptr_bin_reg[0] /D    1
scan_clk(R)->scan_clk(R)	0.048    0.185/*         0.052/*         CONTROL_UNIT/TX_D_VLD_reg/D    1
RX_CLK(R)->RX_CLK(R)	0.047    0.186/*         0.053/*         UART/UART_Rx/edge_bit_counter_block/\bit_cnt_reg[2] /D    1
scan_clk(R)->scan_clk(R)	0.047    0.186/*         0.053/*         REGISTER_FILE/\Reg_File_reg[5][1] /D    1
scan_clk(R)->scan_clk(R)	0.048    0.186/*         0.052/*         REGISTER_FILE/\Reg_File_reg[11][7] /D    1
scan_clk(R)->scan_clk(R)	0.047    0.186/*         0.053/*         CONTROL_UNIT/\Address_reg[0] /D    1
scan_clk(R)->scan_clk(R)	0.048    0.186/*         0.052/*         REGISTER_FILE/\Reg_File_reg[12][3] /D    1
scan_clk(R)->scan_clk(R)	0.047    0.186/*         0.053/*         REGISTER_FILE/\Reg_File_reg[14][1] /D    1
scan_clk(R)->scan_clk(R)	0.049    0.187/*         0.051/*         REGISTER_FILE/\RdData_reg[7] /D    1
scan_clk(R)->scan_clk(R)	0.048    0.187/*         0.052/*         CLK_DIV_TX/odd_edge_tog_reg/D    1
scan_clk(R)->scan_clk(R)	0.048    0.187/*         0.052/*         REGISTER_FILE/\Reg_File_reg[9][7] /D    1
TX_CLK(R)->TX_CLK(R)	0.048    0.187/*         0.052/*         ASYN_FIFO/link_FIFO_Read/\rptr_reg[1] /D    1
scan_clk(R)->scan_clk(R)	0.048    0.187/*         0.052/*         REGISTER_FILE/\Reg_File_reg[10][5] /D    1
scan_clk(R)->scan_clk(R)	0.048    0.188/*         0.052/*         ASYN_FIFO/link_FIFO_Write/\wptr_reg[3] /D    1
scan_clk(R)->scan_clk(R)	0.034    0.188/*         0.066/*         REGISTER_FILE/\Reg_File_reg[3][2] /SI    1
scan_clk(R)->scan_clk(R)	0.049    0.188/*         0.051/*         REGISTER_FILE/\RdData_reg[3] /D    1
scan_clk(R)->scan_clk(R)	0.048    0.188/*         0.052/*         ASYN_FIFO/link_FIFO_Write/\wptr_reg[0] /D    1
ALU_CLK(R)->ALU_CLK(R)	0.048    0.188/*         0.052/*         ALU_UNIT/\ALU_OUT_reg[12] /D    1
TX_CLK(R)->TX_CLK(R)	0.048    0.189/*         0.052/*         UART/UART_Tx/linkFSM/\mux_sel_reg[1] /D    1
ALU_CLK(R)->ALU_CLK(R)	0.048    0.189/*         0.052/*         ALU_UNIT/\ALU_OUT_reg[13] /D    1
scan_clk(R)->scan_clk(R)	0.047    0.190/*         0.053/*         ASYN_FIFO/link_FIFO_Write/\waddr_reg[2] /D    1
ALU_CLK(R)->ALU_CLK(R)	0.048    0.190/*         0.052/*         ALU_UNIT/\ALU_OUT_reg[11] /D    1
scan_clk(R)->scan_clk(R)	0.049    0.191/*         0.051/*         REGISTER_FILE/\RdData_reg[2] /D    1
scan_clk(R)->scan_clk(R)	0.048    0.191/*         0.052/*         REGISTER_FILE/\Reg_File_reg[8][7] /D    1
scan_clk(R)->scan_clk(R)	0.047    0.191/*         0.053/*         ASYN_FIFO/link_FIFO_Write/\wptr_bin_reg[2] /D    1
UART_CLK(R)->UART_CLK(R)	0.048    0.192/*         0.052/*         CLK_DIV_RX/\count_reg[2] /D    1
ALU_CLK(R)->ALU_CLK(R)	0.048    0.192/*         0.052/*         ALU_UNIT/\ALU_OUT_reg[15] /D    1
TX_CLK(R)->TX_CLK(R)	0.046    0.192/*         0.054/*         UART/UART_Tx/linkFSM/ser_en_reg/D    1
UART_CLK(R)->UART_CLK(R)	0.048    0.192/*         0.052/*         CLK_DIV_RX/\count_reg[1] /D    1
UART_CLK(R)->UART_CLK(R)	0.048    0.193/*         0.052/*         CLK_DIV_TX/\count_reg[6] /D    1
UART_CLK(R)->UART_CLK(R)	0.048    0.193/*         0.052/*         CLK_DIV_RX/\count_reg[3] /D    1
scan_clk(R)->scan_clk(R)	0.049    0.194/*         0.051/*         REGISTER_FILE/\RdData_reg[5] /D    1
UART_CLK(R)->UART_CLK(R)	0.048    0.194/*         0.052/*         CLK_DIV_TX/\count_reg[2] /D    1
scan_clk(R)->scan_clk(R)	0.027    0.194/*         0.073/*         UART/UART_Rx/edge_bit_counter_block/\bit_cnt_reg[3] /SI    1
scan_clk(R)->scan_clk(R)	0.013    */0.195         */0.087         REGISTER_FILE/RdData_Valid_reg/D    1
scan_clk(R)->scan_clk(R)	0.049    0.195/*         0.051/*         REGISTER_FILE/\RdData_reg[6] /D    1
scan_clk(R)->scan_clk(R)	0.048    0.195/*         0.052/*         CONTROL_UNIT/RdEn_reg/D    1
scan_clk(R)->scan_clk(R)	0.034    0.195/*         0.066/*         CONTROL_UNIT/\ALU_FUN_reg[3] /SI    1
UART_CLK(R)->UART_CLK(R)	0.048    0.196/*         0.052/*         CLK_DIV_TX/\count_reg[5] /D    1
scan_clk(R)->scan_clk(R)	0.039    0.197/*         0.061/*         UART/UART_Tx/linkserializer/\P_DATA_save_reg[0] /SI    1
UART_CLK(R)->UART_CLK(R)	0.048    0.198/*         0.052/*         CLK_DIV_TX/\count_reg[3] /D    1
UART_CLK(R)->UART_CLK(R)	0.048    0.198/*         0.052/*         CLK_DIV_RX/\count_reg[6] /D    1
scan_clk(R)->scan_clk(R)	0.048    0.198/*         0.052/*         CONTROL_UNIT/\ALU_FUN_reg[3] /D    1
UART_CLK(R)->UART_CLK(R)	0.048    0.199/*         0.052/*         CLK_DIV_TX/\count_reg[1] /D    1
scan_clk(R)->scan_clk(R)	0.034    0.199/*         0.066/*         REGISTER_FILE/\Reg_File_reg[2][2] /SI    1
UART_CLK(R)->UART_CLK(R)	0.048    0.200/*         0.052/*         CLK_DIV_RX/\count_reg[5] /D    1
UART_CLK(R)->UART_CLK(R)	0.048    0.201/*         0.052/*         CLK_DIV_TX/\count_reg[0] /D    1
RX_CLK(R)->RX_CLK(R)	0.048    0.202/*         0.052/*         UART/UART_Rx/FSM_block/dat_samp_en_reg/D    1
UART_CLK(R)->UART_CLK(R)	0.048    0.202/*         0.052/*         CLK_DIV_RX/\count_reg[4] /D    1
scan_clk(R)->scan_clk(R)	0.046    0.203/*         0.054/*         CONTROL_UNIT/WrEn_reg/D    1
scan_clk(R)->scan_clk(R)	-0.013   */0.203         */0.113         CONTROL_UNIT/\Address_reg[0] /SI    1
scan_clk(R)->scan_clk(R)	0.047    0.204/*         0.053/*         ASYN_FIFO/link_FIFO_Write/\wptr_bin_reg[0] /D    1
scan_clk(R)->scan_clk(R)	0.039    0.204/*         0.061/*         UART/UART_Tx/linkserializer/\count_reg[0] /SI    1
scan_clk(R)->scan_clk(R)	0.047    0.204/*         0.053/*         CLK_DIV_RX/odd_edge_tog_reg/D    1
UART_CLK(R)->UART_CLK(R)	0.048    0.204/*         0.052/*         CLK_DIV_RX/\count_reg[0] /D    1
TX_CLK(R)->TX_CLK(R)	0.047    0.205/*         0.053/*         UART/UART_Tx/linkFSM/\mux_sel_reg[0] /D    1
UART_CLK(R)->UART_CLK(R)	0.047    0.205/*         0.053/*         CLK_DIV_TX/\count_reg[4] /D    1
scan_clk(R)->scan_clk(R)	0.046    0.206/*         0.054/*         REGISTER_FILE/\Reg_File_reg[11][0] /D    1
scan_clk(R)->scan_clk(R)	0.034    0.206/*         0.066/*         CONTROL_UNIT/\ALU_FUN_reg[1] /SI    1
scan_clk(R)->scan_clk(R)	0.048    0.209/*         0.052/*         CONTROL_UNIT/ALU_Part1_Done_reg/D    1
scan_clk(R)->scan_clk(R)	0.048    0.209/*         0.052/*         ASYN_FIFO/link_FIFO_Write/\wptr_bin_reg[1] /D    1
scan_clk(R)->scan_clk(R)	0.035    0.209/*         0.065/*         UART/UART_Tx/linkserializer/\count_reg[1] /SI    1
TX_CLK(R)->TX_CLK(R)	0.048    0.210/*         0.052/*         UART/UART_Tx/linkFSM/\state_reg[0] /D    1
TX_CLK(R)->TX_CLK(R)	0.046    0.212/*         0.054/*         ASYN_FIFO/link_FIFO_Read/\raddr_reg[0] /D    1
scan_clk(R)->scan_clk(R)	0.040    0.215/*         0.060/*         ASYN_FIFO/link_FIFO_Write/\wptr_bin_reg[1] /SI    1
scan_clk(R)->scan_clk(R)	0.048    0.215/*         0.052/*         CONTROL_UNIT/\ALU_FUN_reg[1] /D    1
scan_clk(R)->scan_clk(R)	0.014    */0.215         */0.086         CONTROL_UNIT/\state_reg[1] /D    1
scan_clk(R)->scan_clk(R)	0.035    0.216/*         0.065/*         REGISTER_FILE/\Reg_File_reg[2][3] /SI    1
scan_clk(R)->scan_clk(R)	0.048    0.216/*         0.052/*         REGISTER_FILE/\Reg_File_reg[3][0] /D    1
ALU_CLK(R)->ALU_CLK(R)	-0.002   */0.217         */0.102         ALU_UNIT/OUT_VALID_reg/D    1
RX_CLK(R)->RX_CLK(R)	0.047    0.217/*         0.053/*         UART/UART_Rx/data_sampling_block/sampled_bit_reg/D    1
scan_clk(R)->scan_clk(R)	0.035    0.217/*         0.065/*         UART/UART_Rx/edge_bit_counter_block/\edge_cnt_reg[3] /SI    1
scan_clk(R)->scan_clk(R)	0.048    0.217/*         0.052/*         REGISTER_FILE/\Reg_File_reg[3][6] /D    1
scan_clk(R)->scan_clk(R)	0.048    0.217/*         0.052/*         REGISTER_FILE/\Reg_File_reg[3][4] /D    1
TX_CLK(R)->TX_CLK(R)	0.045    0.220/*         0.055/*         UART/UART_Tx/linkserializer/\count_reg[2] /D    1
scan_clk(R)->scan_clk(R)	0.035    0.221/*         0.065/*         UART/UART_Rx/edge_bit_counter_block/\edge_cnt_reg[4] /SI    1
TX_CLK(R)->TX_CLK(R)	0.048    0.224/*         0.052/*         UART/UART_Tx/linkserializer/\count_reg[0] /D    1
TX_CLK(R)->TX_CLK(R)	0.047    0.225/*         0.053/*         UART/UART_Tx/linkserializer/\P_DATA_save_reg[7] /D    1
scan_clk(R)->scan_clk(R)	0.034    0.225/*         0.066/*         UART/UART_Rx/edge_bit_counter_block/\edge_cnt_reg[0] /SI    1
scan_clk(R)->scan_clk(R)	-0.014   */0.225         */0.114         UART/UART_Rx/FSM_block/\state_reg[2] /SI    1
scan_clk(R)->scan_clk(R)	0.048    0.226/*         0.052/*         REGISTER_FILE/\Reg_File_reg[3][3] /D    1
@(R)->scan_clk(R)	0.033    0.226/*         0.067/*         CLK_DIV_TX/\count_reg[0] /RN    1
scan_clk(R)->scan_clk(R)	0.048    0.226/*         0.052/*         ASYN_FIFO/link_FIFO_Write/\waddr_reg[1] /D    1
@(R)->scan_clk(R)	0.033    0.226/*         0.067/*         CLK_DIV_TX/\count_reg[1] /RN    1
@(R)->scan_clk(R)	0.033    0.227/*         0.067/*         CLK_DIV_RX/\count_reg[0] /RN    1
@(R)->scan_clk(R)	0.033    0.227/*         0.067/*         CLK_DIV_TX/\count_reg[2] /RN    1
scan_clk(R)->scan_clk(R)	0.036    0.227/*         0.064/*         UART/UART_Rx/edge_bit_counter_block/\bit_cnt_reg[2] /SI    1
TX_CLK(R)->TX_CLK(R)	0.011    */0.227         */0.089         UART/UART_Tx/linkserializer/\count_reg[1] /D    1
scan_clk(R)->scan_clk(R)	0.048    0.227/*         0.052/*         REGISTER_FILE/\Reg_File_reg[3][2] /D    1
@(R)->scan_clk(R)	0.033    0.227/*         0.067/*         CLK_DIV_RX/div_clk_reg/RN    1
@(R)->scan_clk(R)	0.033    0.227/*         0.067/*         CLK_DIV_RX/\count_reg[1] /RN    1
@(R)->scan_clk(R)	0.033    0.228/*         0.067/*         CLK_DIV_RX/\count_reg[2] /RN    1
@(R)->scan_clk(R)	0.033    0.228/*         0.067/*         CLK_DIV_RX/\count_reg[5] /RN    1
@(R)->scan_clk(R)	0.033    0.228/*         0.067/*         CLK_DIV_RX/\count_reg[6] /RN    1
@(R)->scan_clk(R)	0.033    0.228/*         0.067/*         CLK_DIV_RX/\count_reg[3] /RN    1
@(R)->scan_clk(R)	0.033    0.228/*         0.067/*         CLK_DIV_RX/\count_reg[4] /RN    1
scan_clk(R)->scan_clk(R)	0.049    0.228/*         0.051/*         REGISTER_FILE/\Reg_File_reg[3][5] /D    1
scan_clk(R)->scan_clk(R)	0.037    0.229/*         0.063/*         UART/UART_Rx/FSM_block/stp_chk_en_reg/SI    1
scan_clk(R)->scan_clk(R)	0.012    */0.229         */0.088         ASYN_FIFO/link_FIFO_Write/\waddr_reg[0] /D    1
scan_clk(R)->scan_clk(R)	0.036    0.231/*         0.064/*         REGISTER_FILE/\Reg_File_reg[1][3] /SI    1
TX_CLK(R)->TX_CLK(R)	0.047    0.231/*         0.053/*         UART/UART_Tx/linkFSM/\state_reg[2] /D    1
scan_clk(R)->scan_clk(R)	0.038    0.232/*         0.062/*         UART/UART_Rx/FSM_block/\state_reg[1] /SI    1
RX_CLK(R)->RX_CLK(R)	0.048    0.233/*         0.052/*         UART/UART_Rx/FSM_block/\state_reg[1] /D    1
scan_clk(R)->scan_clk(R)	0.048    0.234/*         0.052/*         REGISTER_FILE/\Reg_File_reg[3][1] /D    1
scan_clk(R)->scan_clk(R)	0.047    0.235/*         0.053/*         REGISTER_FILE/\Reg_File_reg[3][7] /D    1
scan_clk(R)->scan_clk(R)	0.036    0.236/*         0.064/*         UART/UART_Tx/linkFSM/busy_reg/SI    1
scan_clk(R)->scan_clk(R)	0.036    0.238/*         0.064/*         REGISTER_FILE/\Reg_File_reg[1][4] /SI    1
scan_clk(R)->scan_clk(R)	0.048    0.238/*         0.052/*         CONTROL_UNIT/\Address_reg[3] /D    1
scan_clk(R)->scan_clk(R)	0.036    0.240/*         0.064/*         REGISTER_FILE/\Reg_File_reg[1][2] /SI    1
scan_clk(R)->scan_clk(R)	0.036    0.242/*         0.064/*         REGISTER_FILE/\Reg_File_reg[2][1] /SI    1
scan_clk(R)->scan_clk(R)	0.048    0.245/*         0.052/*         REGISTER_FILE/\Reg_File_reg[2][1] /D    1
scan_clk(R)->scan_clk(R)	0.047    0.246/*         0.053/*         CONTROL_UNIT/\ALU_FUN_reg[2] /D    1
TX_CLK(R)->TX_CLK(R)	0.047    0.247/*         0.053/*         UART/UART_Tx/linkFSM/\state_reg[1] /D    1
@(R)->scan_clk(R)	0.162    0.249/*         -0.062/*        REGISTER_FILE/\Reg_File_reg[2][7] /SN    1
scan_clk(R)->scan_clk(R)	0.037    0.250/*         0.063/*         REGISTER_FILE/\Reg_File_reg[1][1] /SI    1
scan_clk(R)->scan_clk(R)	0.037    0.250/*         0.063/*         UART/UART_Rx/edge_bit_counter_block/\bit_cnt_reg[1] /SI    1
RX_CLK(R)->RX_CLK(R)	0.045    0.251/*         0.055/*         UART/UART_Rx/FSM_block/\state_reg[2] /D    1
scan_clk(R)->scan_clk(R)	0.049    0.254/*         0.051/*         ASYN_FIFO/link_Memory/\RAM_reg[6][6] /D    1
RX_CLK(R)->RX_CLK(R)	0.048    0.254/*         0.052/*         UART/UART_Rx/FSM_block/\state_reg[0] /D    1
scan_clk(R)->scan_clk(R)	0.038    0.256/*         0.062/*         REGISTER_FILE/\Reg_File_reg[1][6] /SI    1
scan_clk(R)->scan_clk(R)	0.037    0.256/*         0.063/*         REGISTER_FILE/\Reg_File_reg[1][5] /SI    1
scan_clk(R)->scan_clk(R)	0.038    0.260/*         0.062/*         REGISTER_FILE/\Reg_File_reg[1][0] /SI    1
scan_clk(R)->scan_clk(R)	0.046    0.260/*         0.054/*         CONTROL_UNIT/\ALU_FUN_reg[0] /D    1
scan_clk(R)->scan_clk(R)	0.038    0.264/*         0.062/*         UART/UART_Rx/edge_bit_counter_block/\edge_cnt_reg[1] /SI    1
scan_clk(R)->scan_clk(R)	0.047    0.266/*         0.053/*         REGISTER_FILE/\Reg_File_reg[2][2] /D    1
scan_clk(R)->scan_clk(R)	0.038    0.267/*         0.062/*         UART/UART_Rx/edge_bit_counter_block/\edge_cnt_reg[2] /SI    1
scan_clk(R)->scan_clk(R)	0.038    0.269/*         0.062/*         REGISTER_FILE/\Reg_File_reg[0][1] /SI    1
scan_clk(R)->scan_clk(R)	0.035    0.269/*         0.065/*         CONTROL_UNIT/\state_reg[2] /SI    1
scan_clk(R)->scan_clk(R)	0.055    0.274/*         0.045/*         REGISTER_FILE/\Reg_File_reg[2][0] /SI    1
scan_clk(R)->scan_clk(R)	0.035    0.276/*         0.065/*         CONTROL_UNIT/\state_reg[1] /SI    1
scan_clk(R)->scan_clk(R)	0.038    0.276/*         0.062/*         REGISTER_FILE/\Reg_File_reg[0][2] /SI    1
scan_clk(R)->scan_clk(R)	0.039    0.277/*         0.061/*         CONTROL_UNIT/\Address_reg[3] /SI    1
scan_clk(R)->scan_clk(R)	0.047    0.277/*         0.053/*         CONTROL_UNIT/\Address_reg[2] /D    1
scan_clk(R)->scan_clk(R)	0.042    0.277/*         0.058/*         DATA_SYNC/enable_pulse_reg/D    1
scan_clk(R)->scan_clk(R)	0.039    0.278/*         0.061/*         REGISTER_FILE/\Reg_File_reg[0][4] /SI    1
RX_CLK(R)->RX_CLK(R)	0.048    0.279/*         0.052/*         UART/UART_Rx/edge_bit_counter_block/\bit_cnt_reg[1] /D    1
scan_clk(R)->scan_clk(R)	0.056    0.280/*         0.044/*         REGISTER_FILE/\Reg_File_reg[2][7] /SI    1
scan_clk(R)->scan_clk(R)	0.039    0.280/*         0.061/*         REGISTER_FILE/\Reg_File_reg[1][7] /SI    1
scan_clk(R)->scan_clk(R)	0.047    0.281/*         0.053/*         REGISTER_FILE/\Reg_File_reg[1][2] /D    1
scan_clk(R)->scan_clk(R)	0.039    0.281/*         0.061/*         REGISTER_FILE/\Reg_File_reg[0][7] /SI    1
RX_CLK(R)->RX_CLK(R)	0.046    0.282/*         0.054/*         UART/UART_Rx/edge_bit_counter_block/\edge_cnt_reg[0] /D    1
scan_clk(R)->scan_clk(R)	0.047    0.282/*         0.053/*         CONTROL_UNIT/\state_reg[2] /D    1
scan_clk(R)->scan_clk(R)	0.039    0.282/*         0.061/*         REGISTER_FILE/\Reg_File_reg[0][3] /SI    1
scan_clk(R)->scan_clk(R)	0.045    0.282/*         0.055/*         CONTROL_UNIT/\state_reg[0] /D    1
scan_clk(R)->scan_clk(R)	0.039    0.283/*         0.061/*         REGISTER_FILE/\Reg_File_reg[2][6] /SI    1
scan_clk(R)->scan_clk(R)	0.039    0.285/*         0.061/*         REGISTER_FILE/\Reg_File_reg[2][4] /SI    1
scan_clk(R)->scan_clk(R)	0.039    0.286/*         0.061/*         REGISTER_FILE/\Reg_File_reg[2][5] /SI    1
scan_clk(R)->scan_clk(R)	0.039    0.286/*         0.061/*         REGISTER_FILE/\Reg_File_reg[0][6] /SI    1
scan_clk(R)->scan_clk(R)	0.039    0.287/*         0.061/*         REGISTER_FILE/\Reg_File_reg[0][5] /SI    1
scan_clk(R)->scan_clk(R)	0.047    0.288/*         0.053/*         REGISTER_FILE/\Reg_File_reg[1][3] /D    1
scan_clk(R)->scan_clk(R)	0.047    0.290/*         0.053/*         REGISTER_FILE/\Reg_File_reg[1][1] /D    1
scan_clk(R)->scan_clk(R)	0.049    0.292/*         0.051/*         REGISTER_FILE/\Reg_File_reg[2][0] /D    1
RX_CLK(R)->RX_CLK(R)	0.011    */0.296         */0.089         UART/UART_Rx/edge_bit_counter_block/\bit_cnt_reg[0] /D    1
scan_clk(R)->scan_clk(R)	0.048    0.299/*         0.052/*         REGISTER_FILE/\Reg_File_reg[1][0] /D    1
scan_clk(R)->scan_clk(R)	0.048    0.305/*         0.052/*         REGISTER_FILE/\Reg_File_reg[1][5] /D    1
scan_clk(R)->scan_clk(R)	0.048    0.306/*         0.052/*         REGISTER_FILE/\Reg_File_reg[0][1] /D    1
scan_clk(R)->scan_clk(R)	0.048    0.306/*         0.052/*         REGISTER_FILE/\Reg_File_reg[0][3] /D    1
scan_clk(R)->scan_clk(R)	0.048    0.306/*         0.052/*         REGISTER_FILE/\Reg_File_reg[1][4] /D    1
scan_clk(R)->scan_clk(R)	0.049    0.312/*         0.051/*         REGISTER_FILE/\RdData_reg[1] /D    1
RX_CLK(R)->RX_CLK(R)	0.047    0.312/*         0.053/*         UART/UART_Rx/edge_bit_counter_block/\edge_cnt_reg[4] /D    1
scan_clk(R)->scan_clk(R)	0.047    0.313/*         0.053/*         REGISTER_FILE/\Reg_File_reg[0][7] /D    1
scan_clk(R)->scan_clk(R)	0.046    0.313/*         0.054/*         REGISTER_FILE/\Reg_File_reg[10][7] /D    1
scan_clk(R)->scan_clk(R)	0.048    0.313/*         0.052/*         REGISTER_FILE/\Reg_File_reg[2][4] /D    1
scan_clk(R)->scan_clk(R)	0.040    0.314/*         0.060/*         REGISTER_FILE/\Reg_File_reg[3][0] /SI    1
scan_clk(R)->scan_clk(R)	0.048    0.320/*         0.052/*         REGISTER_FILE/\Reg_File_reg[0][2] /D    1
scan_clk(R)->scan_clk(R)	0.047    0.322/*         0.053/*         REGISTER_FILE/\Reg_File_reg[2][3] /D    1
scan_clk(R)->scan_clk(R)	0.034    0.324/*         0.066/*         DATA_SYNC/Pulse_Gen_reg/SI    1
RX_CLK(R)->RX_CLK(R)	0.047    0.326/*         0.054/*         UART/UART_Rx/edge_bit_counter_block/\edge_cnt_reg[2] /D    1
scan_clk(R)->scan_clk(R)	0.047    0.326/*         0.053/*         REGISTER_FILE/\Reg_File_reg[0][0] /D    1
scan_clk(R)->scan_clk(R)	0.048    0.327/*         0.052/*         REGISTER_FILE/\Reg_File_reg[1][7] /D    1
scan_clk(R)->scan_clk(R)	0.048    0.327/*         0.052/*         REGISTER_FILE/\Reg_File_reg[2][6] /D    1
scan_clk(R)->scan_clk(R)	0.048    0.327/*         0.052/*         REGISTER_FILE/\Reg_File_reg[1][6] /D    1
scan_clk(R)->scan_clk(R)	0.048    0.328/*         0.052/*         REGISTER_FILE/\Reg_File_reg[0][4] /D    1
scan_clk(R)->scan_clk(R)	0.048    0.329/*         0.052/*         REGISTER_FILE/\Reg_File_reg[0][6] /D    1
scan_clk(R)->scan_clk(R)	0.048    0.330/*         0.052/*         REGISTER_FILE/\Reg_File_reg[2][5] /D    1
scan_clk(R)->scan_clk(R)	0.048    0.331/*         0.052/*         REGISTER_FILE/\Reg_File_reg[0][5] /D    1
RX_CLK(R)->RX_CLK(R)	0.046    0.333/*         0.054/*         UART/UART_Rx/edge_bit_counter_block/\edge_cnt_reg[3] /D    1
scan_clk(R)->scan_clk(R)	0.049    0.338/*         0.051/*         REGISTER_FILE/\Reg_File_reg[2][7] /D    1
@(R)->scan_clk(R)	0.041    0.343/*         0.059/*         REGISTER_FILE/\Reg_File_reg[14][6] /RN    1
@(R)->scan_clk(R)	0.041    0.343/*         0.059/*         REGISTER_FILE/\Reg_File_reg[13][6] /RN    1
@(R)->scan_clk(R)	0.041    0.345/*         0.059/*         REGISTER_FILE/\Reg_File_reg[14][5] /RN    1
@(R)->scan_clk(R)	0.041    0.345/*         0.059/*         REGISTER_FILE/\Reg_File_reg[13][5] /RN    1
@(R)->scan_clk(R)	0.041    0.349/*         0.059/*         REGISTER_FILE/\Reg_File_reg[12][6] /RN    1
@(R)->scan_clk(R)	0.041    0.350/*         0.059/*         REGISTER_FILE/\Reg_File_reg[14][4] /RN    1
@(R)->scan_clk(R)	0.041    0.351/*         0.059/*         REGISTER_FILE/\Reg_File_reg[12][5] /RN    1
@(R)->scan_clk(R)	0.041    0.353/*         0.059/*         REGISTER_FILE/\Reg_File_reg[13][0] /RN    1
RX_CLK(R)->RX_CLK(R)	0.047    0.353/*         0.054/*         UART/UART_Rx/edge_bit_counter_block/\edge_cnt_reg[1] /D    1
@(R)->scan_clk(R)	0.041    0.356/*         0.059/*         REGISTER_FILE/\Reg_File_reg[12][4] /RN    1
@(R)->scan_clk(R)	0.041    0.357/*         0.059/*         REGISTER_FILE/\Reg_File_reg[13][4] /RN    1
@(R)->scan_clk(R)	0.041    0.358/*         0.059/*         REGISTER_FILE/\Reg_File_reg[14][2] /RN    1
@(R)->scan_clk(R)	0.041    0.361/*         0.059/*         REGISTER_FILE/\Reg_File_reg[14][3] /RN    1
@(R)->scan_clk(R)	0.041    0.361/*         0.059/*         REGISTER_FILE/\Reg_File_reg[13][3] /RN    1
@(R)->scan_clk(R)	0.041    0.362/*         0.059/*         REGISTER_FILE/\Reg_File_reg[12][3] /RN    1
@(R)->scan_clk(R)	0.041    0.362/*         0.059/*         REGISTER_FILE/\Reg_File_reg[4][3] /RN    1
@(R)->scan_clk(R)	0.041    0.362/*         0.059/*         REGISTER_FILE/\Reg_File_reg[6][3] /RN    1
@(R)->scan_clk(R)	0.041    0.362/*         0.059/*         REGISTER_FILE/\Reg_File_reg[5][3] /RN    1
@(R)->scan_clk(R)	0.041    0.363/*         0.059/*         REGISTER_FILE/\Reg_File_reg[13][2] /RN    1
@(R)->scan_clk(R)	0.041    0.364/*         0.059/*         REGISTER_FILE/\Reg_File_reg[13][1] /RN    1
@(R)->scan_clk(R)	0.041    0.364/*         0.059/*         REGISTER_FILE/\Reg_File_reg[12][2] /RN    1
@(R)->scan_clk(R)	0.041    0.365/*         0.059/*         REGISTER_FILE/\Reg_File_reg[12][1] /RN    1
@(R)->scan_clk(R)	0.041    0.365/*         0.059/*         REGISTER_FILE/\Reg_File_reg[12][0] /RN    1
@(R)->scan_clk(R)	0.041    0.365/*         0.059/*         REGISTER_FILE/\Reg_File_reg[4][0] /RN    1
@(R)->scan_clk(R)	0.041    0.366/*         0.059/*         REGISTER_FILE/\Reg_File_reg[6][2] /RN    1
@(R)->scan_clk(R)	0.041    0.366/*         0.059/*         REGISTER_FILE/\Reg_File_reg[11][7] /RN    1
@(R)->scan_clk(R)	0.041    0.366/*         0.059/*         REGISTER_FILE/\Reg_File_reg[14][1] /RN    1
@(R)->scan_clk(R)	0.041    0.368/*         0.059/*         REGISTER_FILE/\Reg_File_reg[2][6] /RN    1
@(R)->scan_clk(R)	0.041    0.368/*         0.059/*         REGISTER_FILE/\Reg_File_reg[2][3] /RN    1
@(R)->scan_clk(R)	0.041    0.368/*         0.059/*         REGISTER_FILE/\Reg_File_reg[2][4] /RN    1
@(R)->scan_clk(R)	0.041    0.369/*         0.059/*         REGISTER_FILE/\Reg_File_reg[3][2] /RN    1
@(R)->scan_clk(R)	0.041    0.369/*         0.059/*         REGISTER_FILE/\Reg_File_reg[3][4] /RN    1
@(R)->scan_clk(R)	0.041    0.369/*         0.059/*         REGISTER_FILE/\Reg_File_reg[3][7] /RN    1
@(R)->scan_clk(R)	0.041    0.369/*         0.059/*         REGISTER_FILE/\Reg_File_reg[14][0] /RN    1
@(R)->scan_clk(R)	0.041    0.369/*         0.059/*         REGISTER_FILE/\Reg_File_reg[3][3] /RN    1
@(R)->scan_clk(R)	0.041    0.369/*         0.059/*         REGISTER_FILE/\Reg_File_reg[12][7] /RN    1
@(R)->scan_clk(R)	0.041    0.369/*         0.059/*         REGISTER_FILE/\Reg_File_reg[13][7] /RN    1
@(R)->scan_clk(R)	0.041    0.369/*         0.059/*         REGISTER_FILE/\Reg_File_reg[2][5] /RN    1
@(R)->scan_clk(R)	0.041    0.369/*         0.059/*         REGISTER_FILE/\Reg_File_reg[14][7] /RN    1
scan_clk(R)->scan_clk(R)	-0.048   */0.374         */0.148         CONTROL_UNIT/CLK_EN_reg/SI    1
@(R)->scan_clk(R)	0.159    0.457/*         -0.059/*        CLK_DIV_TX/odd_edge_tog_reg/SN    1
@(R)->scan_clk(R)	0.161    0.525/*         -0.061/*        UART/UART_Tx/linkFSM/\mux_sel_reg[0] /SN    1
@(R)->scan_clk(R)	0.038    0.563/*         0.062/*         CLK_DIV_TX/\count_reg[4] /RN    1
@(R)->scan_clk(R)	0.038    0.565/*         0.062/*         CLK_DIV_TX/\count_reg[3] /RN    1
@(R)->scan_clk(R)	0.039    0.570/*         0.061/*         CLK_DIV_TX/\count_reg[6] /RN    1
@(R)->scan_clk(R)	0.039    0.576/*         0.061/*         CLK_DIV_TX/div_clk_reg/RN    1
@(R)->scan_clk(R)	0.039    0.577/*         0.061/*         CLK_DIV_TX/\count_reg[5] /RN    1
@(R)->scan_clk(R)	0.040    0.588/*         0.060/*         UART/UART_Rx/edge_bit_counter_block/\edge_cnt_reg[4] /RN    1
@(R)->scan_clk(R)	0.040    0.588/*         0.060/*         UART/UART_Rx/edge_bit_counter_block/\edge_cnt_reg[0] /RN    1
@(R)->scan_clk(R)	0.040    0.590/*         0.060/*         UART/UART_Rx/edge_bit_counter_block/\edge_cnt_reg[3] /RN    1
@(R)->scan_clk(R)	0.040    0.595/*         0.060/*         UART/UART_Rx/edge_bit_counter_block/\edge_cnt_reg[1] /RN    1
@(R)->scan_clk(R)	0.040    0.595/*         0.060/*         UART/UART_Rx/edge_bit_counter_block/\edge_cnt_reg[2] /RN    1
@(R)->scan_clk(R)	0.040    0.598/*         0.060/*         UART/UART_Rx/edge_bit_counter_block/\bit_cnt_reg[1] /RN    1
@(R)->scan_clk(R)	0.041    0.602/*         0.060/*         UART/UART_Rx/FSM_block/strt_chk_en_reg/RN    1
@(R)->scan_clk(R)	0.041    0.602/*         0.060/*         UART/UART_Rx/FSM_block/stp_chk_en_reg/RN    1
@(R)->scan_clk(R)	0.041    0.602/*         0.060/*         UART/UART_Rx/FSM_block/\state_reg[2] /RN    1
@(R)->scan_clk(R)	0.036    0.604/*         0.064/*         REGISTER_FILE/\Reg_File_reg[4][2] /RN    1
@(R)->scan_clk(R)	0.041    0.604/*         0.059/*         UART/UART_Rx/edge_bit_counter_block/\bit_cnt_reg[2] /RN    1
@(R)->scan_clk(R)	0.033    0.607/*         0.067/*         UART/UART_Rx/edge_bit_counter_block/\bit_cnt_reg[3] /RN    1
@(R)->scan_clk(R)	0.041    0.610/*         0.059/*         UART/UART_Rx/edge_bit_counter_block/\bit_cnt_reg[0] /RN    1
@(R)->scan_clk(R)	0.037    0.611/*         0.063/*         REGISTER_FILE/\Reg_File_reg[4][1] /RN    1
@(R)->scan_clk(R)	0.037    0.615/*         0.063/*         REGISTER_FILE/\Reg_File_reg[6][1] /RN    1
@(R)->scan_clk(R)	0.041    0.622/*         0.059/*         UART/UART_Rx/FSM_block/dat_samp_en_reg/RN    1
@(R)->scan_clk(R)	0.037    0.623/*         0.063/*         REGISTER_FILE/\Reg_File_reg[5][1] /RN    1
@(R)->scan_clk(R)	0.038    0.627/*         0.062/*         REGISTER_FILE/\Reg_File_reg[6][0] /RN    1
@(R)->scan_clk(R)	0.041    0.628/*         0.059/*         UART/UART_Rx/FSM_block/deser_en_reg/RN    1
@(R)->scan_clk(R)	0.038    0.632/*         0.062/*         REGISTER_FILE/\Reg_File_reg[7][0] /RN    1
@(R)->scan_clk(R)	0.038    0.632/*         0.062/*         REGISTER_FILE/\Reg_File_reg[7][1] /RN    1
@(R)->scan_clk(R)	0.041    0.632/*         0.059/*         UART/UART_Rx/FSM_block/enable_reg/RN    1
@(R)->scan_clk(R)	0.041    0.632/*         0.059/*         PULSE_GENERATOR/pulse_done_reg/RN    1
@(R)->scan_clk(R)	0.041    0.633/*         0.059/*         UART/UART_Rx/FSM_block/data_valid_reg/RN    1
@(R)->scan_clk(R)	0.038    0.635/*         0.062/*         REGISTER_FILE/\Reg_File_reg[8][5] /RN    1
@(R)->scan_clk(R)	0.041    0.636/*         0.059/*         PULSE_GENERATOR/PULSE_SIG_reg/RN    1
@(R)->scan_clk(R)	0.041    0.637/*         0.059/*         ASYN_FIFO/link_FIFO_Read/\rptr_reg[2] /RN    1
@(R)->scan_clk(R)	0.041    0.639/*         0.059/*         UART/UART_Rx/FSM_block/par_chk_en_reg/RN    1
@(R)->scan_clk(R)	0.038    0.640/*         0.062/*         REGISTER_FILE/\Reg_File_reg[5][0] /RN    1
@(R)->scan_clk(R)	0.041    0.642/*         0.059/*         ASYN_FIFO/link_FIFO_Read/\rptr_reg[3] /RN    1
@(R)->scan_clk(R)	0.038    0.643/*         0.062/*         REGISTER_FILE/\Reg_File_reg[11][4] /RN    1
@(R)->scan_clk(R)	0.038    0.643/*         0.062/*         REGISTER_FILE/\Reg_File_reg[8][4] /RN    1
@(R)->scan_clk(R)	0.041    0.645/*         0.059/*         UART/UART_Rx/FSM_block/\state_reg[0] /RN    1
@(R)->scan_clk(R)	0.041    0.646/*         0.059/*         UART/UART_Rx/FSM_block/\state_reg[1] /RN    1
@(R)->scan_clk(R)	0.041    0.646/*         0.059/*         UART/UART_Tx/linkFSM/busy_reg/RN    1
@(R)->scan_clk(R)	0.041    0.646/*         0.059/*         UART/UART_Tx/linkFSM/\state_reg[1] /RN    1
@(R)->scan_clk(R)	0.041    0.646/*         0.059/*         UART/UART_Tx/linkFSM/\state_reg[0] /RN    1
@(R)->scan_clk(R)	0.041    0.646/*         0.059/*         UART/UART_Tx/linkFSM/\state_reg[2] /RN    1
@(R)->scan_clk(R)	0.038    0.648/*         0.062/*         REGISTER_FILE/\Reg_File_reg[11][3] /RN    1
@(R)->scan_clk(R)	0.041    0.648/*         0.059/*         ASYN_FIFO/link_FIFO_Read/\rptr_bin_reg[3] /RN    1
@(R)->scan_clk(R)	0.038    0.649/*         0.062/*         REGISTER_FILE/\Reg_File_reg[5][7] /RN    1
@(R)->scan_clk(R)	0.038    0.651/*         0.062/*         REGISTER_FILE/\Reg_File_reg[11][2] /RN    1
@(R)->scan_clk(R)	0.041    0.651/*         0.059/*         ASYN_FIFO/link_FIFO_Read/\rptr_reg[0] /RN    1
@(R)->scan_clk(R)	0.038    0.652/*         0.062/*         REGISTER_FILE/\Reg_File_reg[8][0] /RN    1
@(R)->scan_clk(R)	0.161    0.654/*         -0.061/*        REGISTER_FILE/\Reg_File_reg[2][0] /SN    1
@(R)->scan_clk(R)	0.041    0.654/*         0.059/*         ASYN_FIFO/link_synchronizer_read/\q2_ptr_reg[0] /RN    1
@(R)->scan_clk(R)	0.041    0.654/*         0.059/*         ASYN_FIFO/link_synchronizer_read/\q2_ptr_reg[3] /RN    1
@(R)->scan_clk(R)	0.038    0.656/*         0.062/*         REGISTER_FILE/\Reg_File_reg[11][1] /RN    1
@(R)->scan_clk(R)	0.038    0.657/*         0.062/*         REGISTER_FILE/\Reg_File_reg[7][7] /RN    1
@(R)->scan_clk(R)	0.041    0.657/*         0.059/*         ASYN_FIFO/link_synchronizer_read/\ff1_reg[2] /RN    1
@(R)->scan_clk(R)	0.041    0.657/*         0.059/*         ASYN_FIFO/link_synchronizer_read/\ff1_reg[3] /RN    1
@(R)->scan_clk(R)	0.041    0.657/*         0.059/*         ASYN_FIFO/link_synchronizer_read/\ff1_reg[1] /RN    1
@(R)->scan_clk(R)	0.041    0.657/*         0.059/*         ASYN_FIFO/link_synchronizer_read/\ff1_reg[0] /RN    1
@(R)->scan_clk(R)	0.038    0.658/*         0.062/*         REGISTER_FILE/\Reg_File_reg[8][1] /RN    1
@(R)->scan_clk(R)	0.038    0.658/*         0.062/*         REGISTER_FILE/\Reg_File_reg[7][6] /RN    1
@(R)->scan_clk(R)	0.161    0.658/*         -0.061/*        REGISTER_FILE/\Reg_File_reg[3][5] /SN    1
@(R)->scan_clk(R)	0.038    0.659/*         0.062/*         REGISTER_FILE/\Reg_File_reg[4][7] /RN    1
@(R)->scan_clk(R)	0.041    0.659/*         0.059/*         ASYN_FIFO/link_synchronizer_read/\q2_ptr_reg[1] /RN    1
@(R)->scan_clk(R)	0.038    0.659/*         0.062/*         REGISTER_FILE/\Reg_File_reg[9][1] /RN    1
@(R)->scan_clk(R)	0.038    0.659/*         0.062/*         REGISTER_FILE/\Reg_File_reg[9][0] /RN    1
@(R)->scan_clk(R)	0.038    0.660/*         0.062/*         REGISTER_FILE/\Reg_File_reg[7][5] /RN    1
@(R)->scan_clk(R)	0.038    0.660/*         0.062/*         REGISTER_FILE/\Reg_File_reg[4][6] /RN    1
@(R)->scan_clk(R)	0.038    0.660/*         0.062/*         REGISTER_FILE/\Reg_File_reg[11][0] /RN    1
@(R)->scan_clk(R)	0.041    0.660/*         0.059/*         ASYN_FIFO/link_synchronizer_read/\q2_ptr_reg[2] /RN    1
@(R)->scan_clk(R)	0.038    0.660/*         0.062/*         REGISTER_FILE/\Reg_File_reg[4][5] /RN    1
@(R)->scan_clk(R)	0.038    0.661/*         0.062/*         REGISTER_FILE/\Reg_File_reg[5][6] /RN    1
@(R)->scan_clk(R)	0.041    0.662/*         0.059/*         ASYN_FIFO/link_FIFO_Read/\rptr_reg[1] /RN    1
@(R)->scan_clk(R)	0.038    0.662/*         0.062/*         REGISTER_FILE/\Reg_File_reg[6][6] /RN    1
@(R)->scan_clk(R)	0.038    0.662/*         0.062/*         REGISTER_FILE/\Reg_File_reg[5][5] /RN    1
@(R)->scan_clk(R)	0.038    0.662/*         0.062/*         REGISTER_FILE/\Reg_File_reg[6][7] /RN    1
@(R)->scan_clk(R)	0.038    0.662/*         0.062/*         REGISTER_FILE/\Reg_File_reg[8][2] /RN    1
@(R)->scan_clk(R)	0.038    0.662/*         0.062/*         REGISTER_FILE/\Reg_File_reg[5][4] /RN    1
@(R)->scan_clk(R)	0.038    0.663/*         0.062/*         REGISTER_FILE/\Reg_File_reg[6][5] /RN    1
@(R)->scan_clk(R)	0.038    0.663/*         0.062/*         REGISTER_FILE/\Reg_File_reg[7][4] /RN    1
@(R)->scan_clk(R)	0.038    0.663/*         0.062/*         REGISTER_FILE/\Reg_File_reg[6][4] /RN    1
@(R)->scan_clk(R)	0.038    0.663/*         0.062/*         REGISTER_FILE/\Reg_File_reg[7][2] /RN    1
@(R)->scan_clk(R)	0.038    0.663/*         0.062/*         REGISTER_FILE/\Reg_File_reg[4][4] /RN    1
@(R)->scan_clk(R)	0.038    0.663/*         0.062/*         REGISTER_FILE/\Reg_File_reg[7][3] /RN    1
@(R)->scan_clk(R)	0.038    0.663/*         0.062/*         REGISTER_FILE/\Reg_File_reg[5][2] /RN    1
@(R)->scan_clk(R)	0.041    0.664/*         0.059/*         ASYN_FIFO/link_FIFO_Read/\raddr_reg[0] /RN    1
@(R)->scan_clk(R)	0.038    0.665/*         0.062/*         REGISTER_FILE/\Reg_File_reg[9][2] /RN    1
@(R)->scan_clk(R)	0.041    0.665/*         0.059/*         ASYN_FIFO/link_FIFO_Read/\raddr_reg[1] /RN    1
@(R)->scan_clk(R)	0.038    0.666/*         0.062/*         REGISTER_FILE/\Reg_File_reg[8][3] /RN    1
@(R)->scan_clk(R)	0.041    0.667/*         0.059/*         ASYN_FIFO/link_FIFO_Read/\rptr_bin_reg[1] /RN    1
@(R)->scan_clk(R)	0.038    0.667/*         0.062/*         REGISTER_FILE/\Reg_File_reg[9][3] /RN    1
@(R)->scan_clk(R)	0.041    0.668/*         0.059/*         ASYN_FIFO/link_FIFO_Read/\rptr_bin_reg[2] /RN    1
@(R)->scan_clk(R)	0.038    0.669/*         0.062/*         REGISTER_FILE/\Reg_File_reg[9][4] /RN    1
@(R)->scan_clk(R)	0.041    0.669/*         0.059/*         UART/UART_Tx/linkFSM/\mux_sel_reg[1] /RN    1
@(R)->scan_clk(R)	0.041    0.671/*         0.059/*         UART/UART_Tx/linkFSM/ser_en_reg/RN    1
@(R)->scan_clk(R)	0.041    0.671/*         0.059/*         UART/UART_Tx/linkserializer/ser_data_reg/RN    1
@(R)->scan_clk(R)	0.041    0.672/*         0.059/*         ASYN_FIFO/link_FIFO_Read/\raddr_reg[2] /RN    1
@(R)->scan_clk(R)	0.041    0.672/*         0.059/*         ASYN_FIFO/link_FIFO_Read/\rptr_bin_reg[0] /RN    1
@(R)->scan_clk(R)	0.038    0.673/*         0.062/*         REGISTER_FILE/\Reg_File_reg[9][5] /RN    1
@(R)->scan_clk(R)	0.041    0.673/*         0.059/*         UART/UART_Tx/linkserializer/\P_DATA_save_reg[0] /RN    1
@(R)->scan_clk(R)	0.041    0.674/*         0.059/*         UART/UART_Tx/linkserializer/\count_reg[2] /RN    1
@(R)->scan_clk(R)	0.038    0.674/*         0.062/*         REGISTER_FILE/\Reg_File_reg[11][5] /RN    1
@(R)->scan_clk(R)	0.038    0.674/*         0.062/*         REGISTER_FILE/\Reg_File_reg[11][6] /RN    1
@(R)->scan_clk(R)	0.038    0.674/*         0.062/*         REGISTER_FILE/\Reg_File_reg[9][6] /RN    1
@(R)->scan_clk(R)	0.041    0.674/*         0.059/*         UART/UART_Tx/linkserializer/\P_DATA_save_reg[1] /RN    1
@(R)->scan_clk(R)	0.041    0.675/*         0.059/*         UART/UART_Tx/linkserializer/\P_DATA_save_reg[2] /RN    1
@(R)->scan_clk(R)	0.041    0.676/*         0.059/*         UART/UART_Tx/linkserializer/\P_DATA_save_reg[3] /RN    1
@(R)->scan_clk(R)	0.038    0.676/*         0.062/*         REGISTER_FILE/\Reg_File_reg[8][6] /RN    1
@(R)->scan_clk(R)	0.038    0.676/*         0.062/*         REGISTER_FILE/\Reg_File_reg[8][7] /RN    1
@(R)->scan_clk(R)	0.041    0.676/*         0.059/*         UART/UART_Tx/linkserializer/\count_reg[0] /RN    1
@(R)->scan_clk(R)	0.041    0.676/*         0.059/*         UART/UART_Tx/linkserializer/\count_reg[1] /RN    1
@(R)->scan_clk(R)	0.041    0.676/*         0.059/*         UART/UART_Tx/linkserializer/\P_DATA_save_reg[7] /RN    1
@(R)->scan_clk(R)	0.041    0.677/*         0.059/*         UART/UART_Tx/linkserializer/\P_DATA_save_reg[5] /RN    1
@(R)->scan_clk(R)	0.041    0.677/*         0.059/*         UART/UART_Tx/linkserializer/\P_DATA_save_reg[4] /RN    1
@(R)->scan_clk(R)	0.041    0.677/*         0.059/*         UART/UART_Tx/linkserializer/\P_DATA_save_reg[6] /RN    1
@(R)->scan_clk(R)	0.038    0.679/*         0.062/*         REGISTER_FILE/\Reg_File_reg[0][3] /RN    1
@(R)->scan_clk(R)	0.038    0.679/*         0.062/*         REGISTER_FILE/\Reg_File_reg[10][6] /RN    1
@(R)->scan_clk(R)	0.034    0.679/*         0.067/*         UART/UART_Tx/linkserializer/ser_done_reg/RN    1
@(R)->scan_clk(R)	0.037    0.680/*         0.063/*         REGISTER_FILE/\Reg_File_reg[10][7] /RN    1
@(R)->scan_clk(R)	0.038    0.680/*         0.062/*         REGISTER_FILE/\Reg_File_reg[9][7] /RN    1
@(R)->scan_clk(R)	0.038    0.682/*         0.062/*         REGISTER_FILE/\Reg_File_reg[0][4] /RN    1
@(R)->scan_clk(R)	0.038    0.683/*         0.062/*         REGISTER_FILE/\Reg_File_reg[10][5] /RN    1
@(R)->scan_clk(R)	0.038    0.684/*         0.062/*         REGISTER_FILE/\Reg_File_reg[1][2] /RN    1
@(R)->scan_clk(R)	0.038    0.684/*         0.062/*         REGISTER_FILE/\Reg_File_reg[1][3] /RN    1
@(R)->scan_clk(R)	0.038    0.684/*         0.062/*         REGISTER_FILE/\Reg_File_reg[10][3] /RN    1
@(R)->scan_clk(R)	0.038    0.684/*         0.062/*         REGISTER_FILE/\Reg_File_reg[10][4] /RN    1
@(R)->scan_clk(R)	0.038    0.684/*         0.062/*         REGISTER_FILE/\Reg_File_reg[10][2] /RN    1
@(R)->scan_clk(R)	0.038    0.684/*         0.062/*         REGISTER_FILE/\Reg_File_reg[1][4] /RN    1
@(R)->scan_clk(R)	0.038    0.684/*         0.062/*         REGISTER_FILE/\Reg_File_reg[1][5] /RN    1
@(R)->scan_clk(R)	0.038    0.685/*         0.062/*         REGISTER_FILE/\Reg_File_reg[10][1] /RN    1
@(R)->scan_clk(R)	0.038    0.685/*         0.062/*         REGISTER_FILE/\Reg_File_reg[1][6] /RN    1
@(R)->scan_clk(R)	0.038    0.685/*         0.062/*         REGISTER_FILE/\Reg_File_reg[10][0] /RN    1
@(R)->scan_clk(R)	0.038    0.685/*         0.062/*         REGISTER_FILE/\Reg_File_reg[1][1] /RN    1
@(R)->scan_clk(R)	0.038    0.685/*         0.062/*         REGISTER_FILE/\Reg_File_reg[1][7] /RN    1
@(R)->scan_clk(R)	0.038    0.685/*         0.062/*         REGISTER_FILE/\Reg_File_reg[0][2] /RN    1
@(R)->scan_clk(R)	0.038    0.685/*         0.062/*         REGISTER_FILE/\Reg_File_reg[0][5] /RN    1
@(R)->scan_clk(R)	0.038    0.685/*         0.062/*         REGISTER_FILE/\Reg_File_reg[0][7] /RN    1
@(R)->scan_clk(R)	0.038    0.686/*         0.062/*         REGISTER_FILE/\Reg_File_reg[0][1] /RN    1
@(R)->scan_clk(R)	0.038    0.686/*         0.062/*         REGISTER_FILE/\Reg_File_reg[1][0] /RN    1
@(R)->scan_clk(R)	0.038    0.686/*         0.062/*         REGISTER_FILE/\Reg_File_reg[0][0] /RN    1
@(R)->scan_clk(R)	0.038    0.686/*         0.062/*         REGISTER_FILE/\Reg_File_reg[0][6] /RN    1
@(R)->scan_clk(R)	0.041    0.771/*         0.059/*         REGISTER_FILE/\Reg_File_reg[3][6] /RN    1
@(R)->scan_clk(R)	0.041    0.774/*         0.059/*         REGISTER_FILE/\Reg_File_reg[2][2] /RN    1
@(R)->scan_clk(R)	0.041    0.774/*         0.059/*         REGISTER_FILE/\Reg_File_reg[3][1] /RN    1
@(R)->scan_clk(R)	0.041    0.781/*         0.059/*         REGISTER_FILE/\Reg_File_reg[3][0] /RN    1
@(R)->scan_clk(R)	0.041    0.784/*         0.059/*         CONTROL_UNIT/\WrData_reg[4] /RN    1
@(R)->scan_clk(R)	0.041    0.784/*         0.059/*         CONTROL_UNIT/\WrData_reg[5] /RN    1
@(R)->scan_clk(R)	0.041    0.784/*         0.059/*         CONTROL_UNIT/\WrData_reg[6] /RN    1
@(R)->scan_clk(R)	0.041    0.785/*         0.059/*         CONTROL_UNIT/\WrData_reg[2] /RN    1
@(R)->scan_clk(R)	0.041    0.785/*         0.059/*         CONTROL_UNIT/\WrData_reg[3] /RN    1
@(R)->scan_clk(R)	0.041    0.785/*         0.059/*         REGISTER_FILE/\Reg_File_reg[2][1] /RN    1
@(R)->scan_clk(R)	0.041    0.792/*         0.059/*         REGISTER_FILE/RdData_Valid_reg/RN    1
@(R)->scan_clk(R)	0.042    0.792/*         0.058/*         CONTROL_UNIT/\state_reg[0] /RN    1
@(R)->scan_clk(R)	0.042    0.793/*         0.058/*         CONTROL_UNIT/\WrData_reg[0] /RN    1
@(R)->scan_clk(R)	0.042    0.793/*         0.058/*         CONTROL_UNIT/\WrData_reg[1] /RN    1
@(R)->scan_clk(R)	0.042    0.793/*         0.058/*         CONTROL_UNIT/\Address_reg[1] /RN    1
@(R)->scan_clk(R)	0.042    0.793/*         0.058/*         CONTROL_UNIT/\ALU_FUN_reg[1] /RN    1
@(R)->scan_clk(R)	0.042    0.793/*         0.058/*         CONTROL_UNIT/\ALU_FUN_reg[0] /RN    1
@(R)->scan_clk(R)	0.042    0.793/*         0.058/*         CONTROL_UNIT/\Address_reg[0] /RN    1
@(R)->scan_clk(R)	0.042    0.793/*         0.058/*         CONTROL_UNIT/\Address_reg[2] /RN    1
@(R)->scan_clk(R)	0.042    0.793/*         0.058/*         CONTROL_UNIT/\Address_reg[3] /RN    1
@(R)->scan_clk(R)	0.042    0.793/*         0.058/*         CONTROL_UNIT/\ALU_FUN_reg[2] /RN    1
@(R)->scan_clk(R)	0.042    0.793/*         0.058/*         CONTROL_UNIT/\ALU_FUN_reg[3] /RN    1
@(R)->scan_clk(R)	0.042    0.794/*         0.058/*         CONTROL_UNIT/WrEn_reg/RN    1
@(R)->scan_clk(R)	0.042    0.794/*         0.058/*         CONTROL_UNIT/CLK_EN_reg/RN    1
@(R)->scan_clk(R)	0.042    0.794/*         0.058/*         CONTROL_UNIT/ALU_Part1_Done_reg/RN    1
@(R)->scan_clk(R)	0.042    0.794/*         0.058/*         CONTROL_UNIT/EN_reg/RN    1
@(R)->scan_clk(R)	0.042    0.795/*         0.058/*         CONTROL_UNIT/\WrData_reg[7] /RN    1
@(R)->scan_clk(R)	0.042    0.800/*         0.058/*         DATA_SYNC/\sync_bus_reg[5] /RN    1
@(R)->scan_clk(R)	0.042    0.800/*         0.058/*         DATA_SYNC/\sync_bus_reg[6] /RN    1
@(R)->scan_clk(R)	0.042    0.800/*         0.058/*         DATA_SYNC/\sync_bus_reg[3] /RN    1
@(R)->scan_clk(R)	0.042    0.800/*         0.058/*         DATA_SYNC/\sync_bus_reg[7] /RN    1
@(R)->scan_clk(R)	0.042    0.804/*         0.058/*         DATA_SYNC/\sync_bus_reg[4] /RN    1
@(R)->scan_clk(R)	0.042    0.805/*         0.058/*         DATA_SYNC/\sync_bus_reg[0] /RN    1
@(R)->scan_clk(R)	0.042    0.807/*         0.058/*         DATA_SYNC/\sync_bus_reg[2] /RN    1
@(R)->scan_clk(R)	0.042    0.807/*         0.058/*         DATA_SYNC/Pulse_Gen_reg/RN    1
@(R)->scan_clk(R)	0.042    0.808/*         0.058/*         DATA_SYNC/\sync_bus_reg[1] /RN    1
@(R)->scan_clk(R)	0.042    0.809/*         0.058/*         DATA_SYNC/enable_pulse_reg/RN    1
@(R)->scan_clk(R)	0.042    0.809/*         0.058/*         DATA_SYNC/\ff_reg[1] /RN    1
@(R)->scan_clk(R)	0.042    0.811/*         0.058/*         DATA_SYNC/\ff_reg[0] /RN    1
@(R)->scan_clk(R)	0.042    0.813/*         0.058/*         CONTROL_UNIT/\state_reg[2] /RN    1
@(R)->scan_clk(R)	0.042    0.814/*         0.058/*         CONTROL_UNIT/\state_reg[1] /RN    1
@(R)->scan_clk(R)	0.042    0.815/*         0.058/*         CONTROL_UNIT/RdEn_reg/RN    1
@(R)->scan_clk(R)	0.042    0.815/*         0.058/*         ASYN_FIFO/link_synchronizer_write/\ff1_reg[3] /RN    1
@(R)->scan_clk(R)	0.042    0.816/*         0.058/*         ASYN_FIFO/link_synchronizer_write/\q2_ptr_reg[1] /RN    1
@(R)->scan_clk(R)	0.042    0.816/*         0.058/*         ASYN_FIFO/link_synchronizer_write/\ff1_reg[2] /RN    1
@(R)->scan_clk(R)	0.042    0.816/*         0.058/*         ASYN_FIFO/link_synchronizer_write/\q2_ptr_reg[0] /RN    1
@(R)->scan_clk(R)	0.042    0.816/*         0.058/*         ASYN_FIFO/link_synchronizer_write/\ff1_reg[0] /RN    1
@(R)->scan_clk(R)	0.042    0.816/*         0.058/*         ASYN_FIFO/link_synchronizer_write/\ff1_reg[1] /RN    1
@(R)->scan_clk(R)	0.042    0.816/*         0.058/*         ASYN_FIFO/link_synchronizer_write/\q2_ptr_reg[2] /RN    1
@(R)->scan_clk(R)	0.042    0.816/*         0.058/*         ASYN_FIFO/link_FIFO_Write/\wptr_reg[1] /RN    1
@(R)->scan_clk(R)	0.042    0.816/*         0.058/*         ASYN_FIFO/link_FIFO_Write/\waddr_reg[0] /RN    1
@(R)->scan_clk(R)	0.042    0.817/*         0.058/*         ASYN_FIFO/link_synchronizer_write/\q2_ptr_reg[3] /RN    1
@(R)->scan_clk(R)	0.042    0.817/*         0.058/*         ASYN_FIFO/link_FIFO_Write/\wptr_reg[0] /RN    1
@(R)->scan_clk(R)	0.042    0.819/*         0.058/*         CONTROL_UNIT/TX_D_VLD_reg/RN    1
@(R)->scan_clk(R)	0.042    0.820/*         0.058/*         ASYN_FIFO/link_FIFO_Write/\wptr_bin_reg[2] /RN    1
@(R)->scan_clk(R)	0.042    0.821/*         0.058/*         ASYN_FIFO/link_FIFO_Write/\wptr_bin_reg[3] /RN    1
@(R)->scan_clk(R)	0.042    0.821/*         0.058/*         ASYN_FIFO/link_FIFO_Write/\wptr_bin_reg[1] /RN    1
@(R)->scan_clk(R)	0.042    0.822/*         0.058/*         CONTROL_UNIT/\TX_P_DATA_reg[0] /RN    1
@(R)->scan_clk(R)	0.042    0.824/*         0.058/*         CONTROL_UNIT/\TX_P_DATA_reg[6] /RN    1
@(R)->scan_clk(R)	0.042    0.824/*         0.058/*         CONTROL_UNIT/\TX_P_DATA_reg[5] /RN    1
@(R)->scan_clk(R)	0.042    0.824/*         0.058/*         CONTROL_UNIT/\TX_P_DATA_reg[7] /RN    1
@(R)->scan_clk(R)	0.042    0.824/*         0.058/*         ASYN_FIFO/link_FIFO_Write/\wptr_bin_reg[0] /RN    1
@(R)->scan_clk(R)	0.042    0.824/*         0.058/*         CONTROL_UNIT/\TX_P_DATA_reg[4] /RN    1
@(R)->scan_clk(R)	0.042    0.824/*         0.058/*         CONTROL_UNIT/\TX_P_DATA_reg[1] /RN    1
@(R)->scan_clk(R)	0.042    0.824/*         0.058/*         CONTROL_UNIT/\TX_P_DATA_reg[2] /RN    1
@(R)->scan_clk(R)	0.042    0.824/*         0.058/*         CONTROL_UNIT/\TX_P_DATA_reg[3] /RN    1
@(R)->scan_clk(R)	0.042    0.825/*         0.058/*         ASYN_FIFO/link_FIFO_Write/\waddr_reg[2] /RN    1
@(R)->scan_clk(R)	0.042    0.825/*         0.058/*         ASYN_FIFO/link_FIFO_Write/\waddr_reg[1] /RN    1
@(R)->scan_clk(R)	0.042    0.825/*         0.058/*         ASYN_FIFO/link_FIFO_Write/\wptr_reg[2] /RN    1
@(R)->scan_clk(R)	0.042    0.825/*         0.058/*         ASYN_FIFO/link_FIFO_Write/\wptr_reg[3] /RN    1
scan_clk(R)->scan_clk(R)	0.041    19.967/*        0.059/*         REGISTER_FILE/\Reg_File_reg[11][0] /SI    1
scan_clk(R)->scan_clk(R)	0.041    20.001/*        0.059/*         REGISTER_FILE/\RdData_reg[2] /SI    1
scan_clk(R)->scan_clk(R)	0.039    20.036/*        0.061/*         ASYN_FIFO/link_Memory/\RAM_reg[6][7] /SI    1
scan_clk(R)->scan_clk(R)	-19.900  */20.198        */20.000        SO[3]    1
scan_clk(R)->scan_clk(R)	-19.900  */20.200        */20.000        SO[1]    1
scan_clk(R)->scan_clk(R)	-19.900  */20.218        */20.000        SO[2]    1
scan_clk(R)->scan_clk(R)	-19.900  */20.368        */20.000        SO[0]    1
RX_CLK(R)->RX_CLK(R)	-54.154  */54.503        */54.254        framing_error    1
RX_CLK(R)->RX_CLK(R)	-54.154  */54.506        */54.254        parity_error    1
TX_CLK(R)->TX_CLK(R)	-1736.010 */1736.339      */1736.110      UART_TX_O    1
