# Samsungpdtraining
PD training 
# Nihar_Pd_training
This github repository summarizes the progress made in the samsung pd training. Quick links:

- [Day-0-Installation](#day-0-Installation)


## Day-0-Installation

	 
 <details>
 <summary> icc2 tool </summary>

     
Below is the screenshot showing the successful launch icc2:
Synopsys ICC2 is an advanced IC design tool automating physical layout generation. It optimizes placement, routing, power, and timing, ensuring efficient and manufacturable chip designs. Hierarchical, multi-domain support enhances its utility.
<img width="1085" alt="snapshot2" src="https://github.com/gohilnihar07/Samsungpdtraining/blob/8553d133af27693fa09b05956ff915839704399f/snapshot2.png">
</details>




<details>

 
 <summary> lc tool </summary>

Below is the screenshot showing the successful launch lc:
Synopsys Library Compiler is an essential EDA tool for semiconductor design. It creates optimized cell libraries, enhancing chip performance, power efficiency, and area utilization. It's pivotal in crafting efficient building blocks for IC designs.
<img width="1085" alt="snapshot1" src="https://github.com/gohilnihar07/Samsungpdtraining/blob/fec3cd79f23c12bd75fbffcdec0799ecf779cb5b/snapshot1.png">

</details>


<details>
 <summary> dc tool </summary>

Below is the screenshot showing the successful launch dc:
Synopsys Design Compiler (DC) is a prominent EDA tool for semiconductor design. It translates Register Transfer Level (RTL) descriptions into gate-level representations, optimizing for power, area, and performance. DC plays a crucial role in efficient chip synthesis and meeting design goals.
<img width="1085" alt="snapshot3" src="https://github.com/gohilnihar07/Samsungpdtraining/blob/e522a90d26319118b401e2a043af682d9953a5f9/snapshot3.png">
</details>



<details>
 <summary> pt tool </summary>

Below is the screenshot showing the successful launch pt:
Synopsys PrimeTime is a leading EDA tool for signoff static timing analysis. It ensures accurate timing predictions in IC designs, verifying performance and meeting critical design requirements. PrimeTime aids in identifying and addressing timing violations, contributing to reliable and high-performance chip development.

<img width="1085" alt="snapshot4" src="https://github.com/gohilnihar07/Samsungpdtraining/blob/c0557b0a5bd5348ceecca3631719d89546d6a5d7/snapshot4.png">
</details>


<details>
 <summary> yosys </summary>

Below is the screenshot showing the successful launch yosys:
Yosys is an open-source framework for RTL synthesis and formal verification of digital circuits. It transforms hardware descriptions written in languages like Verilog and VHDL into optimized netlists or other formats. Yosys is popular for its versatility, enabling various design transformations and analyses in the field of digital design automation.
<img width="1085" alt="snapshot4" src="https://github.com/gohilnihar07/Samsungpdtraining/blob/94c49bedda1760744522b5223449e03c4983c3d8/yosys.png">
</details>



<details>
 <summary> gtkwave </summary>

Below is the screenshot showing the successful launch gtk wave:
GTKWave is an open-source waveform viewer software used in digital design and verification. It allows engineers to visualize and analyze simulation results from hardware description languages like Verilog or VHDL. GTKWave displays signal waveforms, enabling users to debug and understand the behaviour of their digital circuits during simulation.

<img width="1085" alt="snapshot4" src="https://github.com/gohilnihar07/Samsungpdtraining/blob/cbc87d384d246852a8d32167efc9adb7f51a47ed/gtkwave.png">
</details>

<details>
 <summary> Summary </summary>
	
following tools are explored: dc shell, icc2 shell, pt shell, lc shell, yosys, gtkwave.

</details>	

## Day-1-Introduction to Verilog RTL Design and Synthesis
 <details>
 <summary> introduction to Verilog design and testbench </summary>
  Design:-
  The actual Verilog code or set of Verilog codes has the intended functionality to meet the required specifications.
	 
  Testbench:-
  Testbench is the setup to apply the stimulus to the design to check .its functionality.
   <img width="1085" alt="Design and verification" src="https://github.com/gohilnihar07/Samsungpdtraining/blob/9c4ca4c892766e1c6449047a02ca291b3302c1ce/Design%20and%20testbench.jpg">  
  </details>


  <details>
 <summary> Cloning directories </summary>
  The command to clone the files from GitHub is:- git clone link_url.git.  
  The below figure shows the cloning of vsdflow and sky libraries.	  
   <img width="1085" alt="clone sky" src="https://github.com/gohilnihar07/Samsungpdtraining/blob/b396e7227784d6031ced0b062d65fd4119d06d08/clone_sky.jpg">  
    <img width="1085" alt="vsdflow" src="https://github.com/gohilnihar07/Samsungpdtraining/blob/41ef5e4854c4918f41047d7fe10b011a8461af69/clone_vsdflow.jpg">    
  </details>


 <details>
 <summary> iverilog and gtkwave </summary>

  verilog_files consists of all the Verilog design files and testbench for that design.
   <img width="1085" alt="verilog files" src="https://github.com/gohilnihar07/Samsungpdtraining/blob/178397567e2b999cd43c646e5bf08ba328796fee/verilof_files.jpg">  
   we can observe output result in a better way from the gtkwave waveforms. As an example here we can see output waveforms for good_mux design. 
    <img width="1085" alt="gtkwave" src="https://github.com/gohilnihar07/Samsungpdtraining/blob/b03d17fe777d6a32d60cc6d5e6b36d5734b6f994/gtkwave_good_mux.jpg">  	  
  </details>


 <details>
 <summary> Example of one Design and its testbench </summary>
 The below figures are examples of the design and testbench code for the good_mux. And the command used to view is: vim file_nanw.v
 <img width="1085" alt="Design" src="https://github.com/gohilnihar07/Samsungpdtraining/blob/77a26d76b5c7408921b46946aeb61f47ffa7aac6/good_mux.jpg">  
 <img width="1085" alt="Testbench" src="https://github.com/gohilnihar07/Samsungpdtraining/blob/c11432dd91f9d8b3c0b69ad37090ee3b5ebf77c7/tb_new.jpg">  
	 	 
  </details>


 <details>
 <summary> Introduction to Yosys </summary>
   Yosys is an open-source framework for RTL synthesis and formal verification of digital circuits. It transforms hardware descriptions written in languages like Verilog and VHDL into optimized netlists or other formats. Yosys is popular for its versatility, enabling various design transformations and analyses in the field of digital design automation.Basically, it converts RTL code into gate level netlist. As an input it takes DESIGN and .lib file and gives netlist which is nothing but the file which consists the connections of gate.
   
	 	 
  </details>


 <details>
 <summary> Yosys </summary>
   1. To invoke the yosys, command is: yosys <br>
   2. To read the library file inside yosys, command is: read_library -lib ../library_path <br>
   3. To read the verilog file, command is : read_verilog file_name.v <br>
   4. To specify the module for synthesis :  synth -top file_name<br>
   5. To generate the netlist : abc -liberty ../library_path<br> 
   6. For graphical view : show<br>
   <img width="1085" alt="graph" src="https://github.com/gohilnihar07/Samsungpdtraining/blob/e0737761ed09a7cb5ce2025ffeb29826f6205bab/Graphical%20representation.jpg "><br>

   7. For writing netlist : write_verilog netlist_filename.v<br>
   8. To see the generated netlist : !vim filename_netlist.v
  <img width="700" alt="netlist" src="https://github.com/gohilnihar07/Samsungpdtraining/blob/9ff00607aca0b62ecc9c1948ea4cd27dbb9690a3/Netlist.jpg">
	 	 
  </details>




## Day-2-Timing libs, hierarchical Vs flat synthesis and efficient flop coding styles

<details>
	<summary> Timing libs </summary>
	For opening a library,command:-  gvim /library_path <br>
	There are three corners basically which are process, voltage and temperature which can be identified from the library name itself. So basically we want our silicon to work across all the corners because those three corners basically decide, how my silicon is going to work. so we need to factor in these variations while we are designing our circuit, so our library is characterized to model these variations. there are different flavours of different cells and different flavours of the same cell are available.
	<img width="600" alt="lib" src="https://github.com/gohilnihar07/Samsungpdtraining/blob/ba497da455f34a15778288bda42c074152b1dcfb/lib%20file.jpg"><br>
	For going to cell, command: / cell <br>
	<img width="600" alt="lib" src="https://github.com/gohilnihar07/Samsungpdtraining/blob/ff2c84c8133be5cd98e1e9145ee1c6421c051583/info%20of%20leakage%20power%20for%20all%20input%20combi.%20for%20a%20cell.jpg"><br>
       The keyword cell is marked at the beginning of the cell definition. For each cell it will tell you what is the leakage power for all possible input combinations<br>
	<img width="600" alt="lib" src="https://github.com/gohilnihar07/Samsungpdtraining/blob/b966e8ec355ef31b6db07d4a74a964ce34ea0f5e/lib%20it%20gives%20info%20about%20area%20and%20power%20etc...jpg"><br>
      It gives you the number and power information ofthe  cell.<br>
	<img width="600" alt="lib" src="https://github.com/gohilnihar07/Samsungpdtraining/blob/f5374386094a0c7aea0445849005114294307a2a/lib%20pin%20info.jpg"><br>
	For every pin it describes, what's the input capacitance of the pin, what's the power related to the pin, what's the delay associated with the pin, what's the power associated with the pin and timing information about the pin.<br> 
	For closing the cell, command:  :g// 
	In case you want to understand the functionality or behavior of any cell, command: :sp ../my_lib/verilog_model/sky130_fd_sc_hd_cellname. behavioral.v <br>
	For picking any particular cell, command: /cell .*cell_name <br>
	For separating the same screen, command: :vsp <br>
	From the same cell with two or three different flavours of information, we can observe the cell area information and from that, we can say, that the cell with the higher area(wider area cell) is a faster cell and the cell with the lesser area is slower cell and also wider cell consumes more power and having less delay, vice versa.<br>
</details>


<details>
	<summary> Hierarchical Vs Flat synthesis </summary>
To understand the difference between hierarchical synthesis vs flat synthesis, we will take the example of one design named multiple_modules.in the below figure from the design, we can see that there is one OR gate and one AND gate present.  <br>
<img width="600" alt="lib" src="https://github.com/gohilnihar07/Samsungpdtraining/blob/f842bd4e9e471390f5c0069595dbec1ddfae5c24/multiple_modules.jpg"><br>
Now, let's see when we synthesize it how does it make difference, and by default, synthesis will be hierarchical synthesis.<br>
As we can see graphical representation of hierarchical synthesis in below figure from thatb we can say it's not showing the AND and OR gate but it's showing in the form of sub module1 and sub module2, so this is what basically hierarchical synthesis is, which infered the modules.<br>

<img width="600" alt="netlist" src="https://github.com/gohilnihar07/Samsungpdtraining/blob/c8721bed7184c2ad59e8ed67be9277f76e0428ee/hierarcies%20are%20preserved.jpg"><br>
	<img width="600" alt="lib" src="https://github.com/gohilnihar07/Samsungpdtraining/blob/d0422cfa563b5097a6555aa56bd367db5d62a346/hierarcy_synthesis_infered.jpg"><br>
 Here also in the below figure of generated netlist, we can see it preserves hierarchy.<br>
 <img width="600" alt="netlist" src="https://github.com/gohilnihar07/Samsungpdtraining/blob/36f6a31ab857072270000ae0c196a561623ca6d1/even%20in%20the%20generated%20netlist%20also%20we%20can%20see%20that%20the%20hierarcy%20preserves.jpg"><br>
 **flat synthesis**
 Now for flat synthesis after linking the design to the  library write, command : flatten <br>
 Can see the graphical representation for flat synthesis in below figure, <br>
 
<img width="600" alt="netlist" src="https://github.com/gohilnihar07/Samsungpdtraining/blob/10e33b875b7f2307c7e4a487ead123aeca51b57e/so%20in%20flatten%20synthesis%20we%20can%20directly%20see%20the%20structure%20completely.jpg"><br>
So, from the above figure, we can say that in flatten synthesis we can see the whole structure(every gate).<br>
 
<img width="600" alt="netlist" src="https://github.com/gohilnihar07/Samsungpdtraining/blob/84e741ae2c240337fe1a1057912da4482d490863/flat_synthesis_netlist.jpg"><br>
The single netlist will be generated of multiple_module, underneath we can see everything.<br>
**sub-module level synthesis**
We can do synthesis at sub-module level also, command: synth -top sub_module_name <br>
Basically in some cases, it's preferable to do synthesis at sub-module level,<br>
1. It's preferred when we have multiple instances of the same module. so, instead of synthesizing one sub-module many times, it's better to synthesize it once and then replicate it as many times as needed and then stitch it together in top module.<br>
2. Divide and conquer. like when your design is massive that case let's say your tool is not doing a good job, so instead of giving a massive design to the tool, give portion by portion to the tool so that it writes out a very optimize netlist and then you stitch it together at the top module.<br>
Can see the below netlist which is generated for sub-module,<br>
<img width="600" alt="netlist" src="https://github.com/gohilnihar07/Samsungpdtraining/blob/196a5a276c197992349ef29e0ba40ade228e7de5/netlist%20for%20sub_module%20level%20synthesis.jpg"><br>

 </details>





 <details>
 <summary> Flop coding style, simulation and synthesis</summary>
	 We required flop beacause due to the diffferent propagation delay of gates at the output glitches may come, so to overcome glitch problem, in between combinational circuit we keep flipflop to avoid glitches.And to control the flop there is a set and reset which we can design synchronous or asynchronous based on our requirements.<br>
	
 **Below is the code for asynchronous reset D flip flop**,

module dff_asyncres ( input clk ,  input async_reset , input d , output reg q ); <br>
always @ (posedge clk , posedge async_reset) <br>
begin<br>
	if(async_reset)<br>
		q <= 1'b0;<br>
	else	<br>
		q <= d;<br>
end<br>
endmodule<br>

  After simulating we can see the GTK waveforms shown in below figure,<br>
<img width="600" alt="netlist" src="https://github.com/gohilnihar07/Samsungpdtraining/blob/d55b3cbadc3bd2f21be726ee820d50c6f7378d12/dff_asyncres_gtkwave.jpg"><br>
    Graphical representation after the synthesis is shown in below figure,<br>
<img width="600" alt="netlist" src="https://github.com/gohilnihar07/Samsungpdtraining/blob/aafd51c97f0049b9515a5ff34e79354c27880450/netlist%20of%20asyncronous%20reset%20flop.jpg"><br>
        After synthesizing it we can see the netlist shown in below figure<br>
<img width="600" alt="netlist" src="https://github.com/gohilnihar07/Samsungpdtraining/blob/2bc4cd5129339a86ffddfd7386363ad4d1186ab9/netlist%20in%20coding%20way%20of%20asyncronous%20reset%20flop.jpg"><br>  


 **Below is the code for asynchronous set D flip flop**,<br>

 
module dff_async_set ( input clk ,  input async_set , input d , output reg q );<br>
always @ (posedge clk , posedge async_set)<br>
begin<br>
	if(async_set)<br>
		q <= 1'b1;<br>
	else	<br>
		q <= d;<br>
end<br>
endmodule<br>

  After simulating we can see the GTK waveforms shown in below figure,<br>
<img width="600" alt="netlist" src="https://github.com/gohilnihar07/Samsungpdtraining/blob/fe76c34034e6fecb2d18f58b6b0f1a5906684718/dff_async_set_gtkwave.jpg"><br>
    Graphical representation after the synthesis is shown in below figure,<br>
<img width="600" alt="netlist" src="https://github.com/gohilnihar07/Samsungpdtraining/blob/ea21a9363cf71e8e6f749e425d1678af03efaf45/dff_async_set_graphical_repre.jpg"><br>
        After synthesizing it we can see the netlist shown in below figure<br>
<img width="600" alt="netlist" src="https://github.com/gohilnihar07/Samsungpdtraining/blob/af09b0cb2e3a196d73efef7627697f961b61b0dc/dff_async_set_netlist.jpg"><br>  


 **Below code is for synchronous reset D flip flop**,<br>

module dff_syncres ( input clk , input async_reset , input sync_reset , input d , output reg q );<br>
always @ (posedge clk )<br>
begin<br>
	if (sync_reset)<br>
		q <= 1'b0;<br>
	else	<br>
		q <= d;<br>
end<br>
endmodule<br>


  After simulating we can see the GTK waveforms shown in below figure,<br>
<img width="600" alt="netlist" src="https://github.com/gohilnihar07/Samsungpdtraining/blob/06093e21aeb5db2cc41d92ef2aa89d1f910d4ee6/dff_syncres_gtkwave.v.jpg"><br>
    Graphical representation after the synthesis is shown in below figure,<br>
<img width="600" alt="netlist" src="https://github.com/gohilnihar07/Samsungpdtraining/blob/8c05620a170fd4a001105f11391b99a7399df894/dff_syncres_graphical_repre.jpg"><br>
        After synthesizing it we can see the netlist shown in below figure<br>
<img width="600" alt="netlist" src="https://github.com/gohilnihar07/Samsungpdtraining/blob/266e4e7550a818f7b9b065d4ef780871b6bb967e/dff_syncres_netlist.jpg"><br>  

</details>


 
<details>
<summary> Some special cases in optimization </summary>
It's not necessary that every time when you are doing some operations hardware is required but in some cases, just by rewiring signals, we are able to get the logic functionality implemented.<br>
Let's see some examples of special cases,<br>
	
1. y=2*a, where a[2:0] and y[3:0] (here the functionality that we actually need to implement is the multiplication)<br>
when we try to synthesize it, it shows<br>
<img width="600" alt="netlist" src="https://github.com/gohilnihar07/Samsungpdtraining/blob/a56a95bb0978b390b045f5a1c7a937bed9d8db3d/mul_2%20.jpg"><br>
means, not needing any cell.<br>
Now, when we try to map it with a technology file, it says no need because there is actually nothing to map<br>
<img width="600" alt="netlist" src="https://github.com/gohilnihar07/Samsungpdtraining/blob/4f204fbdc94c9d3f9e866904e4fb99ac1844979b/mul_2_nothing%20to%20map.jpg"><br>
We can understand the same thing by graphical representation also after the synthesis,<br>
   <img width="600" alt="netlist" src="https://github.com/gohilnihar07/Samsungpdtraining/blob/0500353abc5f74c891f9eaa34bf391d0e5787d10/mul_2_post_synthesis%20view.jpg"><br>
	Netlist <br>
	<img width="600" alt="netlist" src="https://github.com/gohilnihar07/Samsungpdtraining/blob/faccf7bfb4209ab0a9b6493a6dee561eac98c020/mult_2%20netlist.jpg">
	Similarly, if there is anything power of 2 then just upending with zero can solve. So we don't require any hardware for these cases rewiring signals gives the solution.<br>

       2. Let's suppose a[2:0] and y[5:0] are fixed, now do y=9*a
       When we try to synthesize it, it shows<br>
 <img width="600" alt="netlist" src="https://github.com/gohilnihar07/Samsungpdtraining/blob/f7c9ab6227dcbc91d862d45f4b0c13f0fb9d39f2/mult_8.jpg"><br>
 means, not needing any cell.<br>
	Now, when we try to map it with a technology file, it says no need because there is actually nothing to map<br>
	 <img width="600" alt="netlist" src="https://github.com/gohilnihar07/Samsungpdtraining/blob/3c7ae27a9d6df143b5a8ae2f0ef14183bf24c8a9/mult_8%20nothing%20to%20map.jpg"><br>
	We can understand the same thing by graphical representation also after the synthesis,<br>
   <img width="600" alt="netlist" src="https://github.com/gohilnihar07/Samsungpdtraining/blob/35ed660fb65432f6e4c6e4e0b91552533acd2d6a/mult%208%20after%20synthesis.jpg"><br>
	Netlist <br>
	<img width="600" alt="netlist" src="https://github.com/gohilnihar07/Samsungpdtraining/blob/e3de654333b11c12b2f5fc6b8ac91c0c78f6d098/mult_8%20netlsit.jpg"><br>
        So, there are some special cases like this, in which we can implement the logic functionality just by rewiring the signals.
</details>



## Day-3- Optimization of combinational and sequential circuits

<details>
	<summary> Combinational logic optimization techniques and examples </summary>
	Combinational logic optimization is a process in digital circuit design that aims to improve the performance, efficiency, and/or area utilization of a digital circuit composed of combinational logic gates. Combinational logic refers to a type of digital logic where the output is solely determined by the current input values, without any memory or feedback elements.<br>

The goal of combinational logic optimization is to reduce various metrics such as propagation delay, power consumption, and area occupation while maintaining the functionality of the circuit.Some common techniques used in combinational logic optimization are:<br>
<br>
1. Constant propagation technique:<br>
     It's a direct optimization technique.It identifies and removes redundant logic expressions that appear in multiple places within the circuit.<br>
     Example,<br>
     <img width="600" alt="netlist" src="https://github.com/gohilnihar07/Samsungpdtraining/blob/c1b18ae69547d8ae05426147dce7071d42f424a9/DAY%203/Comb_const_propa_example.jpg"><br>
     If we realise it in the form of CMOS then we can clearly observe that this optimized version takes less area.<br>
     <br>
2. Boolean logic optimization: <br>
     This involves using Boolean algebra rules and laws to simplify logical expressions. Karnaugh maps and Quine-McCluskey methods can be used to find the minimal representation of logic functions.<br>
     Example, assign y=a?(b?c:(c?a:0)):(!c) <br>
     <img width="600" alt="netlist" src="https://github.com/gohilnihar07/Samsungpdtraining/blob/17922903b53a0439a60ec1edd1eafed0444c7b28/DAY%203/Comb_boolean_logic_opt_example.jpg"><br>
     Here also we can say that the optimized version will take less area.<br>
     <br>
It's important to note that optimization can involve trade-offs between different design parameters like area, power, timing, etc. So designers need to consider their specific requirements and constraints to strike the right balance.<br>
Modern digital design tools and software use a combination of these techniques to automatically optimize digital circuits, taking into account the target technology (e.g., CMOS, FPGA), design constraints, and objectives.
</details>


<details>
	<summary> Lab for combinational logic optimization </summary>
	Examples,<br>
	1. opt_chcek<br>
	  --> Verilog code for design opt_check,<br>
	     <img width="600" alt="netlist" src="https://github.com/gohilnihar07/Samsungpdtraining/blob/d61f67c491ea76b8c03e5058d8a4a1c14b4d764e/DAY%203/opt_check_code.jpg"><br><br>
          --> Circuit diagram and expecting result after optimization,<br>
	     <img width="600" alt="netlist" src="https://github.com/gohilnihar07/Samsungpdtraining/blob/4920039f9b096e15ba7a6fa7d817e48320a68a80/DAY%203/Comb_lab_opt_check1_example.jpg"><br>
	      so, we are expecting a AND gate to be generated after optimization. <br><br>															
	  --> statistics,<br>
	     <img width="600" alt="netlist" src="https://github.com/gohilnihar07/Samsungpdtraining/blob/d8da7826348d54b0dcb876643f8027e09de61cfa/DAY%203/opt_check_statistics.jpg"><br>
	      Can see in the above statistics that only one AND will generate.<br><br>
	  --> Graphical representation after mapping,<br>
	     <img width="600" alt="netlist" src="https://github.com/gohilnihar07/Samsungpdtraining/blob/4c5c815820e85961aa1ef2ef5f1ac6706e6013e7/DAY%203/opt_check_graphical_rep.jpg"><br>
	      As can be seen in the above graphical representation it's generating only one AND gate as we expected.<br><br>
	  --> Generated netlist,<br>
	     <img width="600" alt="netlist" src="https://github.com/gohilnihar07/Samsungpdtraining/blob/4c5c815820e85961aa1ef2ef5f1ac6706e6013e7/DAY%203/opt_check_netlist.jpg"><br><br><br>
         2. opt_check<br>
	   --> Verilog code for design opt_check_2,<br>
         
 <img width="600" alt="netlist" src="https://github.com/gohilnihar07/Samsungpdtraining/blob/4c5c815820e85961aa1ef2ef5f1ac6706e6013e7/DAY%203/opt_check2_code.jpg"><br>
          --> Circuit diagram and expecting result after optimization,<br>
	     <img width="600" alt="netlist" src="https://github.com/gohilnihar07/Samsungpdtraining/blob/4c5c815820e85961aa1ef2ef5f1ac6706e6013e7/DAY%203/Comb_lab_opt_check2_example.jpg"><br>
             so, we are expecting an OR gate to be generated after optimization. <br><br>
	  --> statistics,<br>
	     <img width="600" alt="netlist" src="https://github.com/gohilnihar07/Samsungpdtraining/blob/4c5c815820e85961aa1ef2ef5f1ac6706e6013e7/DAY%203/opt_check2_statistics.jpg"><br>
             Can see in the above statistics that only one OR will generate.<br><br>
	  --> Graphical representation after mapping,<br>
	     <img width="600" alt="netlist" src="https://github.com/gohilnihar07/Samsungpdtraining/blob/4c5c815820e85961aa1ef2ef5f1ac6706e6013e7/DAY%203/opt_check2_graphical_rep.jpg"><br>
             As can be seen in the above graphical representation it's generating only one OR gate as we expected.<br><br>
	  --> Generated netlist,<br>
	     <img width="600" alt="netlist" src="https://github.com/gohilnihar07/Samsungpdtraining/blob/4c5c815820e85961aa1ef2ef5f1ac6706e6013e7/DAY%203/opt_check2_netlist.jpg"><br><br><br>
       3. opt_check3<br>
          --> Verilog code for design opt_check3,<br>
 <img width="600" alt="netlist" src="https://github.com/gohilnihar07/Samsungpdtraining/blob/22ff3bb9af11858fa46b206b4dc0f9723d2b4bf0/DAY%203/opt_check3_code.jpg"><br><br>
          --> Circuit diagram and expecting result after optimization,<br>
	     <img width="600" alt="netlist" src="https://github.com/gohilnihar07/Samsungpdtraining/blob/22ff3bb9af11858fa46b206b4dc0f9723d2b4bf0/DAY%203/Comb_lab_opt_check3_example.jpg"><br>
              so, we are expecting three-input AND gate to be generated after optimization. <br><br>
	  --> statistics,<br>
	     <img width="600" alt="netlist" src="https://github.com/gohilnihar07/Samsungpdtraining/blob/22ff3bb9af11858fa46b206b4dc0f9723d2b4bf0/DAY%203/opt_check3_statistics.jpg"><br><br>
	  --> Graphical representation after mapping,<br>
	     <img width="600" alt="netlist" src="https://github.com/gohilnihar07/Samsungpdtraining/blob/22ff3bb9af11858fa46b206b4dc0f9723d2b4bf0/DAY%203/opt_check3_graphical_rep.jpg"><br>
              As can be seen in the above graphical representation it's generating only one OR gate as we expected.<br><br>
	  --> Generated netlist,<br>
	     <img width="600" alt="netlist" src="https://github.com/gohilnihar07/Samsungpdtraining/blob/22ff3bb9af11858fa46b206b4dc0f9723d2b4bf0/DAY%203/opt_check3_netlist.jpg"><br><br><br>
   4. opt_check4<br>
       --> Verilog code for design opt_check,<br>
      
 <img width="600" alt="netlist" src="https://github.com/gohilnihar07/Samsungpdtraining/blob/6e167bbef4831a119aed62c92d3ebaf8018ae6ab/DAY%203/opt_check4_code.jpg"><br><br>
	  --> statistics,<br>
	     <img width="600" alt="netlist" src="https://github.com/gohilnihar07/Samsungpdtraining/blob/6e167bbef4831a119aed62c92d3ebaf8018ae6ab/DAY%203/opt_check4_statistics.jpg"><br><br>
	  --> Graphical representation after mapping,<br>
	     <img width="900" alt="netlist" src="https://github.com/gohilnihar07/Samsungpdtraining/blob/6e167bbef4831a119aed62c92d3ebaf8018ae6ab/DAY%203/opt_check4_graphical_rep.jpg"><br><br>
	  --> Generated netlist,<br>
	     <img width="600" alt="netlist" src="https://github.com/gohilnihar07/Samsungpdtraining/blob/6e167bbef4831a119aed62c92d3ebaf8018ae6ab/DAY%203/opt_check4_netlist.jpg"><br><br><br>
      
  5. multiple_module_opt<br>
       --> Verilog code for design multiple_module_opt,<br>    
       
 <img width="600" alt="netlist" src="https://github.com/gohilnihar07/Samsungpdtraining/blob/6e167bbef4831a119aed62c92d3ebaf8018ae6ab/DAY%203/multiple_module_opt_code.jpg"><br><br>
	  --> statistics,<br>
	     <img width="600" alt="netlist" src="https://github.com/gohilnihar07/Samsungpdtraining/blob/6e167bbef4831a119aed62c92d3ebaf8018ae6ab/DAY%203/multiple_module_opt_statistics.jpg"><br><br>
	  --> Graphical representation after mapping,<br>
	     <img width="1000" alt="netlist" src="https://github.com/gohilnihar07/Samsungpdtraining/blob/6e167bbef4831a119aed62c92d3ebaf8018ae6ab/DAY%203/multiple_module_opt_graphical_rep.jpg"><br><br>
	  --> Generated netlist,<br>
	     <img width="600" alt="netlist" src="https://github.com/gohilnihar07/Samsungpdtraining/blob/6e167bbef4831a119aed62c92d3ebaf8018ae6ab/DAY%203/multiple_module_opt_netlist.jpg"><br><br><br>

 6. multiple_module_opt2<br>
         --> Verilog code for design multiple_module_opt2,<br>
	 
  <img width="600" alt="netlist" src="https://github.com/gohilnihar07/Samsungpdtraining/blob/6e167bbef4831a119aed62c92d3ebaf8018ae6ab/DAY%203/multiple_module_opt2_code.jpg"><br><br>
	  --> statistics,<br>
	     <img width="600" alt="netlist" src="https://github.com/gohilnihar07/Samsungpdtraining/blob/6e167bbef4831a119aed62c92d3ebaf8018ae6ab/DAY%203/multiple_module_opt2_statistics.jpg"><br><br>
	  --> Graphical representation after mapping,<br>
	     <img width="1600" alt="netlist" src="https://github.com/gohilnihar07/Samsungpdtraining/blob/6e167bbef4831a119aed62c92d3ebaf8018ae6ab/DAY%203/multiple_module_opt2_graphical_rep.jpg"><br><br>
	  --> Generated netlist,<br>
	     <img width="600" alt="netlist" src="https://github.com/gohilnihar07/Samsungpdtraining/blob/6e167bbef4831a119aed62c92d3ebaf8018ae6ab/DAY%203/multiple_module_opt2_netlist.jpg"><br><br><br>
</details>




<details>
	<summary> Sequential logic optimization techniques and examples </summary>
	Sequential logic optimization is the process of improving the performance, efficiency, and other characteristics of digital circuits that contain memory elements such as flip-flops, latches, and registers. Unlike combinational logic, where the output depends only on the current inputs, sequential logic circuits have an element of memory and store information about past inputs.<br>
        The goal of sequential logic optimization is to enhance various aspects of the design, such as speed, power efficiency, area utilization, and reliability, while ensuring that the functionality of the circuit is preserved. Some common techniques used in sequential logic optimization are:<br><br>
	1. Sequential constant propagation:<br>
	Sequential Constant Propagation (SCP) is an optimization technique used in compiler design to improve the efficiency of code execution by replacing variables with their constant values wherever possible. This technique falls under the category of data flow analysis and optimization, aiming to identify opportunities for substituting variables with their known constant values throughout the program's execution flow.<br>
	Example,<br>
	 <img width="600" alt="netlist" src="https://github.com/gohilnihar07/Samsungpdtraining/blob/473813b8a20f6fe2fe3c5cbb652cf0d7af3b6afb/DAY%203/Sequ_const_propa_example.jpg"><br><br>
	2. state optimization:<br>
         One of the primary goals is to reduce the number of states in a finite state machine (FSM) while preserving the desired functionality. This helps in reducing the complexity of the circuit and often leads to improved performance.<br><br>
	3. Cloning:<br>
	  Example,<br>
        <img width="600" alt="netlist" src="https://github.com/gohilnihar07/Samsungpdtraining/blob/dd4e26ba8129a04a02b2a3f90e421c10fc6a5b5e/DAY%203/Seque_cloning_opt_example.jpg"><br><br>
        4. Retiming:<br>
	  Moving flip-flops within a circuit while maintaining the same functionality can optimize timing and pipeline stages. This can help balance critical paths and improve the overall speed of the circuit.<br>
       Example,<br>
       <img width="600" alt="netlist" src="https://github.com/gohilnihar07/Samsungpdtraining/blob/8e184d661e07b7a2732d262d6f3391ffa26f6497/DAY%203/Seque_retiming_opt_technique_example.jpg"><br><br>
       5. Clock gating:<br>
       Introducing clock gating to disable portions of the circuit during clock cycles when they are not needed. This reduces power consumption by preventing unnecessary state changes and logic operations.<br><br>
	6. State Assignment:<br>
	Assigning binary codes (state encodings) to different states of an FSM in a way that minimizes transitions between states can improve circuit performance and reduce area.<br><br>


It's important to emphasize that sequential logic optimization involves intricate interactions between the memory elements and the combinational logic. Designers need to carefully balance optimization goals while ensuring that the circuit's behavior and timing requirements are met. Advanced design automation tools play a crucial role in navigating the complexities of sequential logic optimization, as manual optimization can be extremely challenging and time-consuming for complex designs.

</details>


<details>
	<Summary> Lab for sequential logic optimization </Summary>
	Examples,<br>
	 1. dff_const1<br>
          --> Verilog code for design dff_const1,<br>
 <img width="600" alt="netlist" src="https://github.com/gohilnihar07/Samsungpdtraining/blob/0dbed32a773272a3cccf1707246a939de8d2f651/DAY%203/dff_const1_code.png"><br><br>
          --> Circuit diagram and expecting result after simulation,<br>
	     <img width="600" alt="netlist" src="https://github.com/gohilnihar07/Samsungpdtraining/blob/0dbed32a773272a3cccf1707246a939de8d2f651/Seque_lab_dff_check1_example.jpg"><br>
              so, we are expecting these waveforms to be generated after simulation. <br><br>
	--> Gtkwave waveforms,<br>
	     <img width="600" alt="netlist" src="https://github.com/gohilnihar07/Samsungpdtraining/blob/0dbed32a773272a3cccf1707246a939de8d2f651/DAY%203/dff_const1_gtkwave.png"><br><br>
	     As expected waveforms have come.<br><br>
	  --> statistics,<br>
	     <img width="600" alt="netlist" src="https://github.com/gohilnihar07/Samsungpdtraining/blob/0dbed32a773272a3cccf1707246a939de8d2f651/DAY%203/dff_const1_statistics.png"><br><br>
	  --> Graphical representation after mapping,<br>
	     <img width="600" alt="netlist" src="https://github.com/gohilnihar07/Samsungpdtraining/blob/0dbed32a773272a3cccf1707246a939de8d2f651/DAY%203/dff_const1_graphical_rep.png"><br>
              As can be seen in the above graphical representation as we expected.<br><br>
	  --> Generated netlist,<br>
	     <img width="600" alt="netlist" src="https://github.com/gohilnihar07/Samsungpdtraining/blob/0dbed32a773272a3cccf1707246a939de8d2f651/DAY%203/dff_const1_netlist.png"><br><br><br>



  2. dff_const2<br>
          --> Verilog code for design dff_const2,<br>
 <img width="600" alt="netlist" src="https://github.com/gohilnihar07/Samsungpdtraining/blob/0dbed32a773272a3cccf1707246a939de8d2f651/DAY%203/dff_const2_code.png"><br><br>
          --> Circuit diagram and expecting result after simulation,<br>
	     <img width="600" alt="netlist" src="https://github.com/gohilnihar07/Samsungpdtraining/blob/0dbed32a773272a3cccf1707246a939de8d2f651/DAY%203/Seque_lab_dff_check2_example.jpg"><br>
              so, we are expecting these waveforms to be generated after simulation. <br><br>
	--> Gtkwave waveforms,<br>
	     <img width="600" alt="netlist" src="https://github.com/gohilnihar07/Samsungpdtraining/blob/0dbed32a773272a3cccf1707246a939de8d2f651/DAY%203/dff_const2_gtkwave.png"><br><br>
	     As expected waveforms have come.<br><br>
	  --> statistics,<br>
	     <img width="600" alt="netlist" src="https://github.com/gohilnihar07/Samsungpdtraining/blob/0dbed32a773272a3cccf1707246a939de8d2f651/DAY%203/dff_const2_statistics.png"><br><br>
	  --> Graphical representation after mapping,<br>
	     <img width="600" alt="netlist" src="https://github.com/gohilnihar07/Samsungpdtraining/blob/0dbed32a773272a3cccf1707246a939de8d2f651/DAY%203/dff_const2_graphical_rep.png"><br>
              As can be seen in the above graphical representation as we expected.<br><br>
	  --> Generated netlist,<br>
	     <img width="600" alt="netlist" src="https://github.com/gohilnihar07/Samsungpdtraining/blob/0dbed32a773272a3cccf1707246a939de8d2f651/DAY%203/dff_const2_netlist.png"><br><br><br>


 3. dff_const3<br>
          --> Verilog code for design dff_const4,<br>
 <img width="600" alt="netlist" src="https://github.com/gohilnihar07/Samsungpdtraining/blob/0dbed32a773272a3cccf1707246a939de8d2f651/DAY%203/dff_const3_code.png"><br><br>
          --> Circuit diagram and expecting result after simulation,<br>
	     <img width="600" alt="netlist" src="https://github.com/gohilnihar07/Samsungpdtraining/blob/0dbed32a773272a3cccf1707246a939de8d2f651/DAY%203/Seque_lab_dff_check3_example.jpg"><br>
              so, we are expecting these waveforms to be generated after simulation. <br><br>
	--> Gtkwave waveforms,<br>
	     <img width="600" alt="netlist" src="https://github.com/gohilnihar07/Samsungpdtraining/blob/0dbed32a773272a3cccf1707246a939de8d2f651/DAY%203/dff_const3_gtkwave.png"><br><br>
	     As expected waveforms have come.<br><br>
	  --> statistics,<br>
	     <img width="600" alt="netlist" src="https://github.com/gohilnihar07/Samsungpdtraining/blob/0dbed32a773272a3cccf1707246a939de8d2f651/DAY%203/dff_const3_statistics.png"><br><br>
	  --> Graphical representation after mapping,<br>
	     <img width="600" alt="netlist" src="https://github.com/gohilnihar07/Samsungpdtraining/blob/0dbed32a773272a3cccf1707246a939de8d2f651/DAY%203/dff_const3_graphical_rep.png"><br>
              As can be seen in the above graphical representation as what we expected.<br><br>
	  --> Generated netlist,<br>
	     <img width="600" alt="netlist" src="https://github.com/gohilnihar07/Samsungpdtraining/blob/0dbed32a773272a3cccf1707246a939de8d2f651/DAY%203/dff_const3_netlist.png"><br><br><br>


4. dff_const4<br>
          --> Verilog code for design dff_const4,<br>
<img width="600" alt="netlist" src="https://github.com/gohilnihar07/Samsungpdtraining/blob/0dbed32a773272a3cccf1707246a939de8d2f651/DAY%203/dff_const4_code.png"><br><br>
	--> Gtkwave waveforms,<br>
	     <img width="600" alt="netlist" src="https://github.com/gohilnihar07/Samsungpdtraining/blob/0dbed32a773272a3cccf1707246a939de8d2f651/DAY%203/dff_const4_gtkwave.png"><br><br>
	     As expected waveforms have come.<br><br>
	  --> statistics,<br>
	     <img width="600" alt="netlist" src="https://github.com/gohilnihar07/Samsungpdtraining/blob/0dbed32a773272a3cccf1707246a939de8d2f651/DAY%203/dff_const4_statistics.png"><br><br>
	  --> Graphical representation after mapping,<br>
	     <img width="600" alt="netlist" src="https://github.com/gohilnihar07/Samsungpdtraining/blob/0dbed32a773272a3cccf1707246a939de8d2f651/DAY%203/dff_const4_graphical_rep.png"><br>
              As can be seen in the above graphical representation as what we expected.<br><br>
	  --> Generated netlist,<br>
	     <img width="600" alt="netlist" src="https://github.com/gohilnihar07/Samsungpdtraining/blob/0dbed32a773272a3cccf1707246a939de8d2f651/DAY%203/dff_const4_netlist.png"><br><br><br>



 5. dff_const5<br>
          --> Verilog code for design dff_const5,<br>
 <img width="600" alt="netlist" src="https://github.com/gohilnihar07/Samsungpdtraining/blob/0dbed32a773272a3cccf1707246a939de8d2f651/DAY%203/dff_const5_code.png"><br><br>
	--> Gtkwave waveforms,<br>
	     <img width="600" alt="netlist" src="https://github.com/gohilnihar07/Samsungpdtraining/blob/0dbed32a773272a3cccf1707246a939de8d2f651/DAY%203/dff_const5_gtkwave.png"><br><br>
	     As expected waveforms have come.<br><br>
	  --> statistics,<br>
	     <img width="600" alt="netlist" src="https://github.com/gohilnihar07/Samsungpdtraining/blob/0dbed32a773272a3cccf1707246a939de8d2f651/DAY%203/dff_const5_statistics.png"><br><br>
	  --> Graphical representation after mapping,<br>
	     <img width="600" alt="netlist" src="https://github.com/gohilnihar07/Samsungpdtraining/blob/0dbed32a773272a3cccf1707246a939de8d2f651/DAY%203/dff_const5_graphical_rep.png"><br>
              As can be seen in the above graphical representation as what we expected.<br><br>
	  --> Generated netlist,<br>
	     <img width="600" alt="netlist" src="https://github.com/gohilnihar07/Samsungpdtraining/blob/0dbed32a773272a3cccf1707246a939de8d2f651/DAY%203/dff_const5_netlist.png"><br><br><br>
</details>





<details>
	<summary> Optimizing unused outputs in a sequential process  </summary>
        Optimizing unused outputs in a sequential process typically involves improving the efficiency or effectiveness of a system by optimizing the outputs that are not directly used or observed in the process.<br>
	Here listing some things about how we should approach that,<br><br>
        1. Identify Unused Outputs: In any sequential process, there might be outputs that are generated but not actively used or monitored. These could be intermediate results, byproducts, or secondary outcomes. <br><br>
2. Assess Importance: Before optimizing unused outputs, it's crucial to assess whether these outputs have any potential value or significance. Sometimes, seemingly unused outputs might hold hidden insights or could be leveraged in unexpected ways.<br><br>
3. Process Analysis: Understand the sequential process thoroughly. This includes understanding the inputs, steps, transformations, and outputs at each stage. By mapping out the process, you can identify where unused outputs are generated.<br><br>
  The key is to approach the optimization systematically, with a clear understanding of the process and the potential impacts of changes.<br><br>

   Examples,:<br>
       1. Counter_opt<br>
        --> Verilog code for design counter_opt,<br>
         <img width="600" alt="netlist" src="https://github.com/gohilnihar07/Samsungpdtraining/blob/233000f662f57d0d56036369b37c246838ccf42d/DAY%203/counter_opt.png"><br><br>
        --> Circuit diagram,<br>
	     <img width="600" alt="netlist" src="https://github.com/gohilnihar07/Samsungpdtraining/blob/233000f662f57d0d56036369b37c246838ccf42d/DAY%203/Unused_output.jpg"><br>
               Here, I'm not bothered about count[2] and count[1] because the final output only depends on count[0]. So we are expecting that the optimized result will have only one flop. <br><br>
	--> statistics,<br>
	     <img width="600" alt="netlist" src="https://github.com/gohilnihar07/Samsungpdtraining/blob/233000f662f57d0d56036369b37c246838ccf42d/DAY%203/counter_opt_statistics.png"><br>
             As expected it's generating only one flop.<br><br>
	--> Graphical representation after mapping,<br>
	     <img width="1300" alt="netlist" src="https://github.com/gohilnihar07/Samsungpdtraining/blob/233000f662f57d0d56036369b37c246838ccf42d/DAY%203/counterr_opt_graphical_rep.png"><br>
              As can be seen in the above graphical representation it's generating only one flop as we expected.<br><br>
	--> Generated netlist,<br>
<img width="600" alt="netlist"  src="https://github.com/gohilnihar07/Samsungpdtraining/blob/233000f662f57d0d56036369b37c246838ccf42d/DAY%203/counter_opt_netlist.png"> <br><br><br>
  2. Counter_opt2<br>
     --> Verilog code for design counter_opt2,<br>

     
 <img width="600" alt="netlist" src="https://github.com/gohilnihar07/Samsungpdtraining/blob/233000f662f57d0d56036369b37c246838ccf42d/DAY%203/counter_opt2.png"><br><br>
        Here, since the output is dependent on all the three bits. So we are expecting that the output will generate three flops. <br><br>
	--> statistics,<br>
            <img width="600" alt="netlist" src="https://github.com/gohilnihar07/Samsungpdtraining/blob/233000f662f57d0d56036369b37c246838ccf42d/DAY%203/counter_opt2_statistics.png.png"><br>
             As expected it's generating three flops.<br><br>
	--> Graphical representation after mapping,<br>
	     <img width="1600" alt="netlist" src="https://github.com/gohilnihar07/Samsungpdtraining/blob/233000f662f57d0d56036369b37c246838ccf42d/DAY%203/counter2_opt_graphical_rep.png.png"><br>
              As can be seen in the above graphical representation it's generating three flops as we expected.<br><br>
	--> Generated netlist,<br>
  <img width="600" alt="netlist" src="https://github.com/gohilnihar07/Samsungpdtraining/blob/233000f662f57d0d56036369b37c246838ccf42d/DAY%203/counter_opt2_netlist.png"><br><br><br>
      

 </details>



## DAY-4- GLS, blocking  Vs non-blocking and Synthesis-Simulation mismatch

<details>
	<summary> Gate-level simulation</summary>
 Gate-level simulation involves creating a simulation model of the circuit using the gate-level description. This model represents how the gates and flip-flops interact and respond to input signals. Simulation tools then simulate the propagation of signals through the gates, taking into account gate delays, to predict the behavior of the circuit in response to different inputs. This is important for verifying the correctness of the design, identifying potential timing issues, and ensuring that the circuit functions as intended.<br>
 In modern digital design, gate-level simulation is often complemented with higher-level simulations and formal verification techniques to provide a comprehensive validation of the design's correctness and functionality.<br><br>

--> Gate-level simulation using iverilog :-<br>
      <img width="600" alt="netlist" src="https://github.com/gohilnihar07/Samsungpdtraining/blob/5b08dff1d7fcb3f0176aa1dffbd990a516afd290/DAY%204/IMG_20230829_113705.jpg"> <br>
      Here, the design file is nothing but the netlist generated from our sythesis. and since the primary input and primary output remains same for RTL code and netlist file So, we can use the same testbench as what we used for RTL verification.and Gate-level models consists information about all the cell name like what it means and all. if the gate-level models are delay annotated, then we can use GLS for timing validation also along with functional validation.      
	
</details>




<details>
	<summary> Synthesis simulation mismatch</summary>
	A synthesis simulation mismatch refers to discrepancies or differences between the behavior of a digital design as simulated before and after synthesis. This mismatch can occur due to various reasons, and it's important to identify and resolve these issues to ensure the correctness of the synthesized design. Here are some common reasons for synthesis simulation mismatches:<br><br>
 1. Missing sensitivity list:-<br>
 Example, Let's say my aim is to create mux,<br>
```ruby
module bad_mux (input i0 , input i1 , input sel , output reg y);
always @ (sel)
begin
	if(sel)
		y <= i1;
	else 
		y <= i0;
end
endmodule
```
<br>		
Now, if i will write my code like this then, it won't generate mux but it will generate double edge flop.<br><br>


instead if i will write like this<br>
```ruby
module good_mux (input i0 , input i1 , input sel , output reg y);
always @ (*)
begin
	if(sel)
		y <= i1;
	else 
		y <= i0;
end
endmodule
```
If we write always like this, always will evaluated when any signal changes then, it will generate mux.<br>

So,always write sensitivity list carefully.
<br><br>

2.Blocking Vs non-blocking statements <br>
In Verilog, blocking and non-blocking statements are two different ways of assigning values to variables within procedural blocks like always and initial blocks. These statements control the sequencing and timing of assignments, and understanding their differences is crucial for writing correct and predictable RTL code.<br><br>
(I)Blocking Statements:<br>
Blocking assignments (=) are executed sequentially in the order they appear in the code. When a blocking assignment is encountered, the execution of the current procedural block is paused until the assignment is completed.<br><br>
(II)Non-blocking statements:<br>
Non-blocking assignments (<=) are used to model concurrent behavior within procedural blocks. Non-blocking assignments are scheduled to occur at the end of the current time step, allowing all non-blocking assignments within a procedural block to update simultaneously without affecting the rest of the logic in the block.<br><br>

--> Cavets with blocking statements,<br>
Example 1, My aim is to generate like below <br>
 <img width="600" alt="netlist" src="https://github.com/gohilnihar07/Samsungpdtraining/blob/b5edaaf3ece9d1d762432f13bdbdd93d34d946aa/DAY%204/IMG_20230829_113637.jpg"> <br><br>
 If i will write my code like this,<br>
 ```ruby
 module code(input clk, rst, d, output reg q);
 reg q0;
 always @ (posedge clk, posedge rst)
 begin
	if(rst)
        begin
		q0 = 1'b0;
                q = 1'b0;
        end
 else 
        begin
		q0 = d;
                q = q0;
        end
 end	
endmodule<br>
```
It will not generate as we expected and also it will generate only one flop.<br><br>

 But,if i will write my code like this,<br>
 ```ruby
 module code(input clk, rst, d, output reg q);
 reg q0;
 always @ (posedge clk, posedge rst)
 begin
	if(rst)
        begin
		q0 = 1'b0;
                q = 1'b0;
        end
 else 
        begin
		q = q0;
                q0 = d;
        end
 end	
endmodule<br>
```
It will generate as what we expected.<br><br>

Example 2, my aim is to make this,<br>
<img width="600" alt="netlist" src="https://github.com/gohilnihar07/Samsungpdtraining/blob/4addd2303879fa24e83f32ca80c919bc74f72bcd/DAY%204/IMG_20230829_150045.jpg"> <br>
```ruby
module blocking_caveat (input a , input b , input  c, output reg d); 
reg q0;
always @ (*)
begin
	d = q0 & c;
	q0 = a | b;
end
endmodule
```
The problem with the above code is that will take an old value of q0 so it will give false results.<br><br>
```ruby
module blocking_caveat (input a, input b, input  c, output reg d); 
reg q0;
always @ (*)
begin
        q0 = a | b;
	d = q0 & c;
	
end
endmodule
```
here q0 will take the current value, so Ouput will get the correct results.<br>
Use non-blocking statements for writing sequential circuits to avoid such mistakes and if you are using blocking statements then be very careful while writing it.<br><br>


3. Non-standard verilog coding can lead to a synthesis simulation mismatch. So use proper coding guidelines to write the clear RTL code and avoid non-synthesizable constructs.<br><br>
4. Optimization: Synthesis tools perform various optimizations to enhance area, power, and timing characteristics. These optimizations can alter the logic structure of the design, potentially leading to differences in behaviour. Redundant logic might be removed, and signal paths might be altered to achieve better performance.<br><br>

5. Timing and delays: Synthesis tools account for gate delays, interconnect delays, and other physical characteristics of the target technology during the synthesis process. This can lead to timing differences between the original design's simulation and the post-synthesis simulation. Signals that were once perfectly synchronous in simulation might experience timing issues after synthesis.

</details>


<details>
	<summary>Labs on GLS and synthesis simulation mismatch </summary>
       Command for Gate-level simulation:<br>
       iverilog path_gate_level_model.v path_verilogg_file_lib.v netlist_name.v design_name.v<br><br>
       Example 1,<br>
       --> Verilog code for ternary_operator_mux design,<br>
       <img width="600" alt="netlist" src="https://github.com/gohilnihar07/Samsungpdtraining/blob/7a5d7a6d10b5a5afa81fb678b1b3fd628680dd63/DAY%204/Ternary_operator_mux_code.v.jpg"> <br><br>
       --> RTL level simulation result,<br>
        <img width="600" alt="netlist" src="https://github.com/gohilnihar07/Samsungpdtraining/blob/7a5d7a6d10b5a5afa81fb678b1b3fd628680dd63/DAY%204/Ternary_operator_mux_gtkwave.v.jpg"> <br>
	As expected when the value of sel is 1 output follows i1 and when the value of sel is 0 output follows i0.<br><br>
       --> Graphical representation,<br>
        <img width="600" alt="netlist" src="https://github.com/gohilnihar07/Samsungpdtraining/blob/4b31172b2d88320fa615931dba80531ef2953f87/DAY%204/Ternary_operator_mux_graphical_rep_2_v.jpg"> <br>
	As expected it's generating one 2x1 mux,<br><br>
	--> generated netlist,<br>
        <img width="600" alt="netlist" src="https://github.com/gohilnihar07/Samsungpdtraining/blob/7a5d7a6d10b5a5afa81fb678b1b3fd628680dd63/DAY%204/Ternary_operator_mux_netlist.v.jpg"> <br>
	Now, this generated netlist we will use for performing gate-level simulation or functional validation.<br><br>
       --> Gate-level simulation result,<br>
         To perform the gate level simulation we can use the same testbench which we had used for the RTL simulation because the primary input and primary outputs won't change.<br>
        <img width="600" alt="netlist" src="https://github.com/gohilnihar07/Samsungpdtraining/blob/7a5d7a6d10b5a5afa81fb678b1b3fd628680dd63/DAY%204/Ternary_operator_mux_gtkwave_GLS_.v..jpg"> <br><br>
	So as we can see our gate-level simulation result is the same as the RTL simulation, so everything is fine.<br><br><br>
 Example 2,<br>


       
 --> Verilog code for bad_mux design,<br>
       <img width="600" alt="netlist" src="https://github.com/gohilnihar07/Samsungpdtraining/blob/ec8497d1fb7b25ee10d748dbcad0d95c048c8e41/DAY%204/good_mux_code.png"> <br>
       We are writing code for mux but can see in the Verilog code sensitivity list only consists of select.<br><br>
       --> RTL level simulation result,<br>
        <img width="600" alt="netlist" src="https://github.com/gohilnihar07/Samsungpdtraining/blob/ec8497d1fb7b25ee10d748dbcad0d95c048c8e41/DAY%204/bad_mux_gtkwave.jpg"> <br>
	Since the sensitivity list does not consist of all the important parameters it's not working as mux but it's working like a double-edge flipflop in which it will evaluate only when there is a change in sel input.<br><br>
       --> Graphical representation,<br>
        <img width="600" alt="netlist" src="https://github.com/gohilnihar07/Samsungpdtraining/blob/4b31172b2d88320fa615931dba80531ef2953f87/DAY%204/bad_mux_graphical_rep_2_v.jpg"> <br><br>
       --> generated netlist,<br>
        <img width="600" alt="netlist" src="https://github.com/gohilnihar07/Samsungpdtraining/blob/ec8497d1fb7b25ee10d748dbcad0d95c048c8e41/DAY%204/bad_mux_netlist.jpg"> <br>
	This generated netlist we will use for performing gate-level simulation.<br><br>
       --> Gate-level simulation result,<br>
         To perform the gate level simulation we can use the same testbench that we had used for RTL simulation because the primary input and primary outputs won't change.<br>
        <img width="600" alt="netlist" src="https://github.com/gohilnihar07/Samsungpdtraining/blob/ec8497d1fb7b25ee10d748dbcad0d95c048c8e41/DAY%204/bad_mux_gtkwave_GLS.jpg"> <br>
	We can clearly see that it's working like a mux, like when there is a change in a or b and depending on the select input value it's evaluating the output result. So here since the RTL simulation and gate-level simulation results are not the same so we can say it's a case of synthesis simulation mismatch.<br><br><br>

Example 3,<br>
--> Verilog code for good_mux design,<br>

 <img width="600" alt="netlist" src="https://github.com/gohilnihar07/Samsungpdtraining/blob/ff63e66e2fde64acbc82d6191b9ed8611d6c68af/DAY%204/good_mux_code.png"> <br>
  We are writing code for Mux and we can also see that we have  written the Verilog code sensitivity list very carefully.<br><br>
       --> RTL level simulation result,<br>
        <img width="600" alt="netlist" src="https://github.com/gohilnihar07/Samsungpdtraining/blob/ff63e66e2fde64acbc82d6191b9ed8611d6c68af/DAY%204/good_mux_gtkwave.png"> <br>
	Since the sensitivity list includes all the important parameters which are needed to be considered, it's working as a mux.<br><br>
       --> Graphical representation,<br>
        <img width="600" alt="netlist" src="https://github.com/gohilnihar07/Samsungpdtraining/blob/ff63e66e2fde64acbc82d6191b9ed8611d6c68af/DAY%204/good_mux_graphical_rep.png"> <br><br>
       --> generated netlist,<br>
        <img width="600" alt="netlist" src="https://github.com/gohilnihar07/Samsungpdtraining/blob/ff63e66e2fde64acbc82d6191b9ed8611d6c68af/DAY%204/good_mux_netlist.png"> <br>
	This generated netlist we will use for performing gate-level simulation.<br><br>
       --> Gate-level simulation result,<br>
         To perform the gate level simulation we can use the same testbench which we had used while RTL simulation because the primary input and primary outputs won't change.
        <img width="600" alt="netlist" src="https://github.com/gohilnihar07/Samsungpdtraining/blob/ff63e66e2fde64acbc82d6191b9ed8611d6c68af/DAY%204/good_mux_GLS_gtkwave.png"> <br>
	so as we can see our gate-level simulation result is same as the RTL simulation, so everything is fine.<br><br><br>
Example 4,<br>
--> Verilog code for blocking_caveat design,<br>
       
 <img width="600" alt="netlist" src="https://github.com/gohilnihar07/Samsungpdtraining/blob/4041b7cfe699ff0dc49af57eadd78ef42fbc4169/DAY%204/blocking_caveat_code.v.jpg"> <br>
       Here, we have used the blocking statements which say first will be evaluated based on the past x value and current c value, then the x will be evaluated based on a and b values.<br><br>
       --> RTL level simulation result,<br>
        <img width="600" alt="netlist" src="https://github.com/gohilnihar07/Samsungpdtraining/blob/4041b7cfe699ff0dc49af57eadd78ef42fbc4169/DAY%204/blocking_caveat_gtkwave.v.jpg"> <br>
	As we can see in the above waveforms when the value of a and b is zero and c is one it should be supposed to give zero as the output result but it's giving one because x is the past value or it mimics a delay.<br><br>
       -->Graphical representation,<br>
        <img width="600" alt="netlist" src="https://github.com/gohilnihar07/Samsungpdtraining/blob/4b31172b2d88320fa615931dba80531ef2953f87/DAY%204/blocking_caveat_graphical_rep_2_.v.jpg"> <br><br>
       --> generated netlist,<br>
        <img width="600" alt="netlist" src="https://github.com/gohilnihar07/Samsungpdtraining/blob/4041b7cfe699ff0dc49af57eadd78ef42fbc4169/DAY%204/blocking_caveat_netlist.v.jpg"> <br>
	This generated netlist we will use for performing gate-level simulation.<br><br>
       --> Gate-level simulation result,<br>
         To perform the gate-level simulation, we can use the same testbench we used for RTL simulation because the primary input and outputs won't change.<br>
        <img width="600" alt="netlist" src="https://github.com/gohilnihar07/Samsungpdtraining/blob/4041b7cfe699ff0dc49af57eadd78ef42fbc4169/DAY%204/blocking_caveat_gtkwave_GLS.v.jpg"> <br>
	As we can see in the above waveforms when the value of a and b is zero and c is one it should give zero as the output result and it's giving zero. So here there is no delay in the value of x.<br>
        Here due to a  problem in the order of blocking statements inside the RTL code their result does not match the Gate-level simulation result. so it's a case of synthesis simulation mismatch.

</details>


## DAY-5- DFT

     
## DAY-6- Introduction to Logic synthesis

<details> 
	<summary> Basics of digital logic design and logic synthesis </summary>
   
-->  Digital circuit:-<br><br>
 
 A digital circuit is an electronic system designed to process digital signals or binary data, which is characterized by discrete values, usually represented as 0s and 1s. These circuits serve as the foundational elements of digital electronics and find extensive application in various electronic devices and systems, including but not limited to computers, smartphones, televisions, and numerous other electronic appliances. These descriptions are typically formulated within the behavioral model of a design, often implemented in hardware description languages (HDL) like VHDL or Verilog. The specification expressed through these programming languages forms the Register-Transfer Level (RTL) representation of the design.<br>
 Digital circuits are built upon several fundamental concepts that form the basis for understanding and designing digital electronic systems. Here are some essential concepts in digital circuits:<br><br>

- Binary Number System<br>
- Logic Gates<br>
- Truth table<br>
- Combinational Logic<br>
- sequential Logic<br>
- Combinational circuits<br>
- Sequential circuits<br>
- State machines<br>
<br><br><br>


--> Logic synthesis:-<br><br>
ogic synthesis is a crucial step in digital circuit design, where a high-level representation of a digital circuit is transformed into a lower-level implementation using basic logic gates, flip-flops, and other standard components. The goal of logic synthesis is to optimize the design for factors like performance, power consumption, and area (size) while preserving the functionality described in the high-level design.<br><br>

Here is an overview of the key aspects of logic synthesis:<br>

1. High-Level Description: Logic synthesis starts with a high-level description of the digital circuit, often expressed using a hardware description language (HDL) like VHDL or Verilog. This description represents the desired functionality of the circuit in an abstract form.<br>

2. Technology Library: Logic synthesis relies on a technology library that contains information about the available logic gates, flip-flops, and other components that can be used to implement the circuit. The library includes details about gate delays, power consumption, and other characteristics of the components.<br>

3. Mapping: During logic synthesis, the high-level description is mapped to the components available in the technology library. This mapping involves selecting the appropriate gates and flip-flops to implement the desired logic functions and storage elements.<br>

4. Optimization: Logic synthesis tools perform various optimizations to improve the circuit's performance and efficiency.
<br>These optimizations can include:<br>

- Logic Optimization: Reducing the number of logic gates used to implement a function, which can lead to smaller and faster circuits.<br>

- Timing Optimization: Ensuring that signals meet specified timing constraints, such as setup and hold times, to ensure correct operation at a desired clock frequency.<br>

- Power Optimization: Minimizing power consumption, especially in battery-powered devices, by optimizing the design for low power usage.<br>

- Area Optimization: Balancing the trade-off between circuit size (area) and performance. Smaller circuits might be more power-efficient but could be slower.<br>

5. Technology Mapping: Selecting the most appropriate gates and components from the technology library to implement the logic functions efficiently.<br>

6. Timing Analysis: Logic synthesis tools perform timing analysis to ensure that the synthesized design meets the required timing constraints, especially in sequential circuits with clock signals.<br>

7. Output Generation: Logic synthesis tools generate output files that describe the synthesized digital circuit. These files can be used for further simulation, verification, or for programming FPGAs or manufacturing ASICs.<br>

8. Iterative Process: Logic synthesis is often an iterative process where designers make adjustments to the high-level description, technology library, or constraints and rerun the synthesis tool until the desired results are achieved.
<br><br>

Logic synthesis is a critical step in digital circuit design, as it bridges the gap between high-level design concepts and the actual hardware implementation. It enables designers to create efficient, optimized, and manufacturable digital circuits.<br><br><br>


</details>
  

  <details>
	  <summary> Introduction to Design compiler(DC)</summary><br><br>
	--> What is Design compiler?<br>
	  Design Compiler, developed by Synopsys, is a pivotal tool in digital circuit design. It transforms high-level Register-Transfer Level (RTL) descriptions, often coded in VHDL or Verilog, into gate-level representations. Leveraging semiconductor technology libraries, it optimizes designs for performance, area, and power consumption. It conducts vital timing analysis, respecting user-defined constraints, and handles complex sequential logic efficiently. Its support for hierarchical designs and scripting enhances productivity. Design Compiler generates gate-level netlists in various formats and interfaces with physical design tools, streamlining the transition from logic synthesis to physical implementation, making it indispensable in ASIC and FPGA design for achieving efficient and reliable digital circuits.<br><br><br>

   --> Common terminologies associated with design compiler(DC) :-<br><br>
   '- SDC :-<br>
   Synopsys Design Constraints(SDC) are guidelines specifying timing, area, power, and other requirements for digital circuit designs. They ensure that synthesized designs meet desired performance criteria and functional behavior during the synthesis and implementation process, crucial for efficient and reliable chip development using Synopsys tools.<br><br>

   -.lib :-<br>
   This information includes data such as gate delay, power consumption, and functionality. .lib files are essential for synthesizing digital designs and ensuring they meet timing and other constraints during the design process. They are provided by semiconductor manufacturers and used by EDA tools to optimize and implement digital circuits efficiently.<br><br>

   - DB :-<br>
   Same as .lib but in a different format.Basically, DC understand libraries in .db format.<br><br>

   - DDC :-<br>
   Synopsys proprietary format for storing the design information. DC can write out and read in DDC.<br><br><br>



   --> Basic DC setup diagram:-<br>
     <img width="600" alt="netlist" src="https://github.com/gohilnihar07/Samsungpdtraining/blob/674773a15de5a3131a0a0ffbf6db95aae49a61f8/DAY-6/DC_setup.jpg"> <br>

--> DC synthesis flow:-<br>

 <img width="600" alt="netlist" src="https://github.com/gohilnihar07/Samsungpdtraining/blob/674773a15de5a3131a0a0ffbf6db95aae49a61f8/DAY-6/DC%20synthesis%20flow.jpg"> <br>

  </details>







  <details> 
	   <summary> Labs on DC </summary>
	  
  --> First for invoking DC compiler we need to enable C shell and then invoke dC shell with the below commands,<br><br>
	  csh <br>
          dc_shell <br><br>

	 

  --> Then we need to set the target library and link library else it will returns an imaginary pointer library namely your library.<br><br>

  --> Example,<br>

    
  - Verilog code for the design,<br>
  
 ```ruby  
  module lab1_flop_with_en ( input res , input clk , input d , input en , output reg q);
  always @ (posedge clk , posedge res)
  begin
      if(res)
	      q <= 1'b0;
	 else if(en)
	       q <= d;	
  end
  endmodule
 ```
 
 <br><br>
-->  Below is the picture of the output window after compiling. It produces the netlist file, which includes the seqgen library as displayed in the figure. However, it doesn't contain the .db file because we haven't configured the link and target library settings.<br>
   
 
<img width="600" alt="netlist" src="https://github.com/gohilnihar07/Samsungpdtraining/blob/b0a0e0eed5dad950f5e688ea0512f5e4ba0dc8ec/DAY-6/1.jpg"> <br>


-->  Now first we will set the link_library and target_library then link and compile it and then we will write out the netlist by the following commands,<br>

```ruby
    read_verilog <path of design file>
    set target_library <path of .db>
    set link_library { * $path of .db }
    link
    compile
    write -f verilog -out <net_filename>
```

<br><br><br>

--> Below result we can see after compilation,<br>

 <img width="600" alt="netlist" src="https://github.com/gohilnihar07/Samsungpdtraining/blob/b0a0e0eed5dad950f5e688ea0512f5e4ba0dc8ec/DAY-6/compilatio_complete.png"> <br><br>


 --> Generated netlist,<br>

 <img width="600" alt="netlist" src="https://github.com/gohilnihar07/Samsungpdtraining/blob/527beac68a2fc17dda042dade143a2eb9f09c0d5/DAY-6/can%20see%20the%20netlist%20file%20created%20by%20using%20sky130.png"> <br><br>
 Since, we have set the target and link library so we can see in the netlist that it's using cells from the sky130.<br><br>
 

 
 **design vision**

 --> Design Vision, part of Synopsys' EDA suite, is essential for digital circuit design. It analyzes RTL descriptions, performs logic synthesis, manages constraints, and conducts timing analysis. This ensures correctness, optimization, and adherence to constraints before the physical implementation, streamlining and improving the reliability of the design process.<br><br>

 - To launch design vision,<br>
 
   ```ruby
     csh
     design_vision
   ```
 - For writing out the DDC in DC shell command,<br>
      **write -f ddc -out <filename_name>**

  - Next, you can initiate the graphical user interface (GUI) and open the previously generated .ddc file. This .ddc file holds session-specific tool memory information in Synopsys' proprietary format, exclusively accessible by Synopsys tools. When reading the .db file, it automatically includes the linked .db file, as demonstrated in the figure below,<br>
   <img width="600" alt="netlist" src="https://github.com/gohilnihar07/Samsungpdtraining/blob/b0a0e0eed5dad950f5e688ea0512f5e4ba0dc8ec/DAY-6/after%20opening%20design%20vision%20we%20will%20see%20something%20like%20this%20view.png"> <br><br>

  - For viewing the schematic of the design,<br>
     <img width="600" alt="netlist" src="https://github.com/gohilnihar07/Samsungpdtraining/blob/b0a0e0eed5dad950f5e688ea0512f5e4ba0dc8ec/DAY-6/3.jpg"> <br><br>


  - Gate-level implementation,<br>
  <img width="600" alt="netlist" src="https://github.com/gohilnihar07/Samsungpdtraining/blob/527beac68a2fc17dda042dade143a2eb9f09c0d5/DAY-6/lab_1_schematic.png"> <br><br>
     


  **.synopsys_dc.setup**

  - Imagine a scenario with multiple indispensable .db files where manually configuring each one is impractical. To address this, you can create a file named .synopsys_dc.setup in your workspace's home directory. <br>

  -  When invoking dc_shell, it checks for the .synopsys_dc.setup file in the user's home directory. The priority order is as follows: if the file exists in the user's home directory, it takes precedence, and the installed (default) setup is disregarded. If not found, the installed setup is used. This file streamlines tool setup by automatically configuring all necessary .db files, eliminating repetitive tasks during dc_shell invocation.<br>

   
  </details>




  <details>
	  <summary> Tcl scripting </summary>
	  Tcl(Tool Command Language) is a dynamic and interpreted scripting language initially crafted as a simple yet powerful scripting tool. Renowned for its user-friendly syntax, versatility, and expandability, Tcl enjoys broad usage across diverse domains and applications.<br><br>
-Basic tcl commands,<br>
-Variable assign,<br>
	  
   ```ruby
     set a 10
     set b 10
     set a [expr $a + $b]
   ```

- If else,<br>
	  
    ```ruby
    if { condition } {
    <statements>
    } else {
    <statements>
    }
   ```


- for loop,<br>
	  
```ruby 
for {<looping variable>} {condition} {incr/decr} {
<statements>
}
```


- while loop,<br>
	  
   ```ruby
   while {<condition>} {
   <statements>
   }
   ```



- Foreach,<br>

```ruby
 foreach var list{
statement
}
```

- Foreach in collection,<br>

```ruby
foreach_in_collection var collection {
statement
}
```
<br><br><br>

**Examples,** <br>

**1. set variable**<br>
  <img width="600" alt="netlist" src="https://github.com/gohilnihar07/Samsungpdtraining/blob/87397a2368ff49e151c66e70846d0a2c7ec8cd8f/DAY-6/tcl_setting_variable.png"> <br><br>

**2. while loop**<br>
 <img width="600" alt="netlist" src="https://github.com/gohilnihar07/Samsungpdtraining/blob/87397a2368ff49e151c66e70846d0a2c7ec8cd8f/DAY-6/tcl_running_while_loop1.png"> <br><br>

  
**3. for loop**<br>
 <img width="600" alt="netlist" src="https://github.com/gohilnihar07/Samsungpdtraining/blob/87397a2368ff49e151c66e70846d0a2c7ec8cd8f/DAY-6/tcl_running_for_loop.png"> <br><br>


**4. set list**<br>
 <img width="600" alt="netlist" src="https://github.com/gohilnihar07/Samsungpdtraining/blob/87397a2368ff49e151c66e70846d0a2c7ec8cd8f/DAY-6/for_setting_the_list.png"> <br><br>


**5. Foreach for looping through the list**<br>
 <img width="600" alt="netlist" src="https://github.com/gohilnihar07/Samsungpdtraining/blob/87397a2368ff49e151c66e70846d0a2c7ec8cd8f/DAY-6/for_looping_through_the_list.png"> <br><br>


**6. Command for collection of all cells present in .lib for AND cell**<br>

```ruby
  get_lib_cells */*and*
```

**7. collection of AND cells present in library**<br>
 <img width="600" alt="netlist" src="https://github.com/gohilnihar07/Samsungpdtraining/blob/87397a2368ff49e151c66e70846d0a2c7ec8cd8f/DAY-6/collection%20of%20AND%20cells%20present%20in%20library.png"> <br><br>


**8. foreach in collection, looping through**<br>
 <img width="600" alt="netlist" src="https://github.com/gohilnihar07/Samsungpdtraining/blob/87397a2368ff49e151c66e70846d0a2c7ec8cd8f/DAY-6/looping%20through%20my%20collection%20of%20AND%20cells.png"> <br><br>


**Creating a small script**<br>
--> first launch gvim within dc_shell,<br>
    **command: sh gvim &**

**9. Script for printing multiplication**<br>
 <img width="600" alt="netlist" src="https://github.com/gohilnihar07/Samsungpdtraining/blob/42d1492b3aa9a2a53863d7811e1c1b55f124fc92/DAY-6/myscript_for_multiplication.png"> <br><br>
  -Output of script,<br>
 <img width="600" alt="netlist" src="https://github.com/gohilnihar07/Samsungpdtraining/blob/42d1492b3aa9a2a53863d7811e1c1b55f124fc92/DAY-6/printing_multiplication_table_through_script.png"> <br><br>


 **10. script for printing list**<br>
 <img width="600" alt="netlist" src="https://github.com/gohilnihar07/Samsungpdtraining/blob/42d1492b3aa9a2a53863d7811e1c1b55f124fc92/DAY-6/script%20for%20list%20and%20looping%20through%20my%20list.png"> <br><br>
 -Output of script,<br>
 <img width="600" alt="netlist" src="https://github.com/gohilnihar07/Samsungpdtraining/blob/42d1492b3aa9a2a53863d7811e1c1b55f124fc92/DAY-6/by%20script%20looping%20through%20my%20list.png"> <br><br>
 

  </details>




## DAY-7 Basics of STA

<details>
	<summary> Introduction to STA </summary>

-->  Static Timing Analysis (STA) is a fundamental technique in the field of digital integrated circuit design. STA is used to evaluate and ensure that a digital circuit operates correctly with respect to timing requirements. Here's a some key concepts of STA:<br><br>

 1. Timing paths: In a digital circuit, there are paths from input to output that define the maximum and minimum delay paths. These paths include combinational logic gates and interconnects.<br>

     
      2. Clock Domains: Many digital circuits have multiple clock domains with their own clock signals. STA must account for interactions between these domains.<br>


      3. Setup and Hold Time: Setup time is the minimum time data must be stable before the clock edge, while hold time is the minimum time data must remain stable after the clock edge for correct operation.<br>

      4. Clock-to-Q Delay: This represents the time it takes for the output of a flip-flop or latch to respond to a clock edge.<br>

      5. Slack: Slack is the difference between the time available for a signal to propagate and the time it actually takes. Negative slack indicates a violation of timing constraints.<br>

      6. Max Delay and Min Delay: STA calculates the maximum and minimum delay for each path in the circuit to ensure that signals meet their setup and hold time requirements.<br>

      7. Clock Skew: Clock skew refers to the variation in arrival times of the clock signal at different elements of the circuit. Reducing clock skew is crucial to achieving better timing performance.<br>

      8. Propagation Delay: The time it takes for a signal to propagate from one point in the circuit to another. This includes both combinatorial logic delay and interconnect delay.<br><br>

      In summary, Static Timing Analysis is a critical step in ensuring that digital integrated circuits meet their performance requirements. It helps designers verify and optimize the timing behavior of the circuit, allowing for correct and reliable operation.<br><br><br>


**-->Water bucket analogy to understand delay :-**  <br>

In the analogy, the water tap represents the inflow of current in digital circuits, while the bucket symbolizes the load capacitance, which stores electrical charge. Filling the bucket illustrates the process of charging the load capacitance, and the time it takes to fill it depends on both the current flow rate (from the tap) and the capacitance's size (the bucket's capacity). This analogy helps understand how delay in digital circuits is modeled, with delay being analogous to the time it takes to fill the bucket to a certain charge level, where it depends on the flow rate (current) and the capacitance (load) characteristics.<br>


- Increasing Load Capacitance (Bigger Bucket) in a digital circuit leads to longer delay times, as it takes more time to charge the larger capacitance. Conversely, increasing the Inflow of Current (Higher Flow Rate) reduces delay times, analogous to a faster fill rate when the tap flows more water into the bucket.<br>

- Digital circuit optimization balances load capacitance (bucket size) and current inflow (tap flow rate) to meet timing constraints.<br><br>




**Timing arcs:-**

Timing arcs, also known as timing paths or timing arcs, are essential components of static timing analysis (STA) in digital circuit design. They represent the paths through which signals propagate within a digital circuit.Here are some key aspects of timing arcs:<br><br>

    
 Signal Propagation Paths: Timing arcs represent the paths through which digital signals traverse the circuit, including logic gates, interconnects, flip-flops, and latches.<br>
 Signal Delays: Timing arcs account for the delays introduced by logic gates, interconnects, and flip-flops along the signal path. These delays affect the overall performance of the circuit.<br>
 Critical Paths: Some timing arcs are critical paths that have the most significant impact on circuit performance. These paths must be carefully analyzed and optimized to meet timing constraints.<br>
  Setup and Hold Times: Timing arcs assess whether data signals meet setup and hold time requirements at flip-flops. Setup time specifies how early data must be stable before a clock edge, while hold time defines how long data must remain stable after the clock edge.<br>
  Clock-to-Q Delays: Timing arcs calculate the time it takes for data to propagate from the input of a flip-flop to the output (Q) in response to a clock edge, ensuring it occurs within specified limits.<br>
  Clock Domain Crossings: In multi-clock domain designs, timing arcs may involve crossing clock domain boundaries, requiring special consideration and synchronization techniques.<br>
  Max Frequency Constraints: Timing arcs are used to assess whether the circuit can operate at a specified maximum clock frequency while meeting timing requirements.<br><br>

  Understanding and managing these key aspects of timing arcs is crucial for designing digital circuits that operate reliably and meet their timing requirements.<br><br><br>


**--> Timing paths**:-<br><br>



 **1.Reg to reg timing paths**<br>
Reg-to-Reg timing paths encompass the flow of signals between two sequential elements, usually flip-flops or latches, within a digital circuit.<br>

Constraints: These paths are predominantly governed by clock-related parameters, encompassing the clock period (maximum delay), setup time (maximum delay), and hold time (minimum delay).<br>

Objective: Reg-to-Reg paths serve the critical function of guaranteeing the dependable transfer of data between registers within designated clock cycles, all while adhering to the essential setup and hold time prerequisites. This ensures the accuracy and reliability of data propagation through the circuit.<br><br>


**2.Input to reg timing paths**<br>

Description: In2Reg paths encompass the journey of signals originating from external input pins and transitioning into registers within the digital chip.<br>

Constraints: These paths are subject to constraints related to external input delay, input transition time, and clock period. These constraints are essential to ensure that incoming input signals align with the timing requirements when they are captured by the registers.<br>

Objective: The disciplined management of In2Reg paths serves the crucial purpose of ensuring that external input signals are accurately sampled and adhere to the requisite setup time criteria as they enter the chip. This guarantees the integrity and reliability of the input data within the digital system.<br><br>


**3.Reg to output timing paths**<br>

Description: Reg2Out paths encompass the route taken by signals as they journey from a register within a digital chip to an external output pin.<br>

Constraints: These paths are rigorously governed by various factors, including external output delay, output load, and clock period. These constraints are fundamental in guaranteeing that the output signal adheres to the specified timing requirements.<br>

Objective: The precise control of Reg2Out paths serves the essential purpose of ensuring that output signals are launched accurately and consistently meet the necessary timing criteria. This consideration extends to external influences, such as board-level delays and load, to ensure the reliability of the signal as it leaves the digital chip.<br><br>


**4.input to output timing paths**<br>

In Static Timing Analysis (STA), the "Input to Output" timing path refers to the path that traces the journey of a signal from an input pin of a digital chip or circuit to an output pin. This path is crucial to ensuring that the output signal meets the required timing constraints.<br>
Ideally we don't want this paths.<br><br><br>

- In digital design, remember that we must control not just how slow signals can be (setup) but also how fast they can change (hold). Achieving both setup and hold requirements is vital to make sure data is captured and sent accurately in a synchronized digital system.<br>
- Designers rely on these rules and special tools to check if a digital circuit works well and consistently in various situations, making sure it follows the timing rules for signals going in and out.<br><br>


</details>


<details>
	<summary> Timing .lib </summary>
 
-->	A Timing .lib (Library) file, often referred to as a Liberty file, is a vital asset in digital design and static timing analysis (STA). This file serves as an encyclopedia of essential information about the timing properties and functionality of standard cells (like logic gates) and other components within digital integrated circuit designs. Here are the critical aspects of a Timing .lib file:<br><br>

1. Cell Library Information: Within this file, you'll discover details about the available cells in the library. This includes their names, types (e.g., AND, OR, Flip-Flop), and unique attributes. Essentially, it's a catalog of the fundamental building blocks that designers employ to craft digital circuits.<br>

2. Timing Models: Timing .lib files outline precise timing models for each cell. These models provide insights into various aspects, including delay, transition times, power consumption, and more. The primary timing characteristics covered encompass:<br>

Cell Delay: This reflects the time needed for a signal to traverse the cell, accounting for both internal logic and interconnect delays.<br>

Rise and Fall Delays: These factors account for delays associated with signal transitions, be it rising or falling edges.<br>

Slew Rate: It specifies how quickly the voltage of the signal changes at the cell's output.<br>

Setup and Hold Time: These parameters define the stability requirements for input data concerning the clock edge, crucial for proper capture by flip-flops or latches.<br>

Clock-to-Q Delay: For flip-flops, this metric details the delay from the clock edge to the data output.<br>

Power Consumption: Information on power consumption, covering static and dynamic power, is included, facilitating power analysis.<br>

3. Constraints and Corner Cases: Timing .lib files often encompass data for diverse operational conditions or process corners. These variations, spanning typical, worst-case, or best-case scenarios, account for manufacturing process discrepancies and temperature extremes.<br>

4. Library Characterization: Statistical data, such as mean and standard deviation, may be incorporated into the .lib file. This data accounts for manufacturing variations and enables statistical STA (SSTA).<br>

5. Interconnect Models: In addition to cell-specific timing models, .lib files may introduce interconnect models that describe the behavior of wires and routing resources. This encompasses attributes like resistance, capacitance, and propagation delays.<br><br>

In essence, Timing .lib files are the linchpin that bolsters the reliability, efficiency, and success of digital design endeavors, serving as an essential resource for designers and their indispensable companions in the world of EDA tools.<br><br><br>

  <img width="600" alt="netlist" src="https://github.com/gohilnihar07/Samsungpdtraining/blob/3054a6e9a4c03e8dc8ec03194a52ea95be8ced46/DAY%207/.lib%20file.jpg"> <br><br>


--> .lib also contains leakage power , area , timing sense of each different flavours of gate cells.<br>
          <img width="600" alt="netlist" src="https://github.com/gohilnihar07/Samsungpdtraining/blob/3054a6e9a4c03e8dc8ec03194a52ea95be8ced46/DAY%207/.lib%20contains%20area%2C%20leakage%20power.jpg"> <br><br>

   **--> Lookup table :-** <br>
  - A Look-Up Table (LUT) in a Liberty file is like a recipe card for a specific type of digital building block. This recipe explains how this block behaves and how fast it works. These recipes are kept in Liberty files, which are like big libraries of these building blocks used by computer chip designers. These designers use these recipes, found in the Liberty files, to put together their digital creations, making the whole process faster and more efficient.<br><br>
   
   index1 -> input transition <br>

   index2 -> output load capacitance<br>
   Example,
       <img width="600" alt="netlist" src="https://github.com/gohilnihar07/Samsungpdtraining/blob/3054a6e9a4c03e8dc8ec03194a52ea95be8ced46/DAY%207/lookup%20table.jpg"> <br><br>



  **unateness**<br>

 - Unateness is a fundamental concept in digital logic that helps us understand how a specific variable affects the behavior of a Boolean function. It's all about figuring out if changing the value of an input variable will reliably change the function's output in a certain way.<br>

Here are the two main types of unateness:<br><br>

**1. Positive Unate (PU):** <br>

- Think of a variable as positively unate if, no matter what you do with the other variables, increasing its value from 0 to 1 will always make the function's output go up.<br>

**2. Negative Unate (NU):** <br>

- Now, imagine a variable as negatively unate if, regardless of what the other variables are doing, increasing its value from 0 to 1 will always make the function's output go down.<br>

 **3.Binate (BI) or Non Unate:** <br>
- A variable is considered binate with respect to a function if its behavior is not strictly positive unate or negative unate. In other words, there are cases where increasing the variable value may increase the output, and there are cases where increasing the variable value may decrease the output.<br><br>

In summary, unateness is a concept used to characterize the behavior of variables in Boolean functions and is an important consideration in digital logic design and optimization. It helps determine how changes in variables affect the behavior of logical functions and can guide design decisions to improve circuit performance and simplify logic expressions.<br><br>


**--> Example for unateness,** <br>

 **1. AND gate unateness** <br>
     <img width="600" alt="netlist" src="https://github.com/gohilnihar07/Samsungpdtraining/blob/3054a6e9a4c03e8dc8ec03194a52ea95be8ced46/DAY%207/AND%20gate%20unateness.jpg"> <br><br>

 **2. DFF negedge triggered unateness** <br>
   <img width="600" alt="netlist" src="https://github.com/gohilnihar07/Samsungpdtraining/blob/3054a6e9a4c03e8dc8ec03194a52ea95be8ced46/DAY%207/unateness%20of%20Dff%20negative%20edge%20triggered.jpg"> <br><br>

 **3. DLatch Poslevel triggered unateness**<br>
   <img width="600" alt="netlist" src="https://github.com/gohilnihar07/Samsungpdtraining/blob/3054a6e9a4c03e8dc8ec03194a52ea95be8ced46/DAY%207/unateness%20of%20Dlatch%20positive%20level%20triggered.jpg"> <br><br>

</details>

<details>
	<summary>Lab on .lib</summary>

 **Examples,** <br>
  --> Print the list of cells from the collection,<br>
	  <img width="800" alt="netlist" src="https://github.com/gohilnihar07/Samsungpdtraining/blob/a7f6b727946cfa8714ea2ade74d96f7cef87409e/DAY%207/LAB_printing%20the%20list%20of%20and%20gate%20in%20.lib.jpg"> <br><br>

--> Getting functionality of a cell in dc_shell,<br>
 <img width="800" alt="netlist" src="https://github.com/gohilnihar07/Samsungpdtraining/blob/a7f6b727946cfa8714ea2ade74d96f7cef87409e/DAY%207/LAB_getting%20functinality%20of%20cells.jpg"> <br><br>
   --> prints the pins along with the direction of and2_0 gate,<br>
         <img width="800" alt="netlist" src="https://github.com/gohilnihar07/Samsungpdtraining/blob/a7f6b727946cfa8714ea2ade74d96f7cef87409e/DAY%207/LAB_prints%20the%20pins%20along%20with%20direction%20of%20and2_0%20gate.jpg"> <br><br>

  --> A below tcl Script takes the list of cells as input and prints the output pins along with its functionality,<br>

  ```ruby
  set mylist [list sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__nand2_1 \
 sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__nand2_2 \
 sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__nand2_4 \
 sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__nand2_8 \
 sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__nand2b_1 \
 sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__nand2b_2 \
 sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__nand2b_4 \
 sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__nand3_1 \
 sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__nand3_2 \
 sky130_fd_sc_hd__tt_025C_1v80/sky130_fd_sc_hd__nand3_4 ];

 foreach var $mylist {
  foreach_in_collection var_pins [get_lib_pins ${var}/* ] {
      set pin_name [get_object_name $var_pins];
      set pin_dir [get_lib_attribute $pin_name direction];
      if { $pin_dir == 2 } {


          set pin_func [get_lib_attribute $pin_name function];

          echo $pin_name $pin_dir $pin_func ;
       }
     }
   }
   ```

--> Output result of script,<br>
 <img width="800" alt="netlist" src="https://github.com/gohilnihar07/Samsungpdtraining/blob/a7f6b727946cfa8714ea2ade74d96f7cef87409e/DAY%207/LAB_output%20of%20the%20script.jpg"> <br><br>
    
</details>



## DAY-8 Advanced constraints

<details>
	<summary> Clock Terminologies </summary>


 --> Clock generator :-<br>
       
In Very Large Scale Integration (VLSI) design, a clock generator is a crucial component that plays a vital role in ensuring that the digital circuits and components within an integrated circuit (IC) operate synchronously and with precise timing. Here are some key aspects of clock generators in VLSI:<br><br>

Clock Distribution: VLSI chips often contain numerous digital components, such as flip-flops, registers, and logic gates. These components rely on a common clock signal to ensure synchronized operation. The clock generator generates this clock signal and distributes it across the chip.<br>

Clock Tree Synthesis: Clock tree synthesis is the process of designing the distribution network for the clock signal. It involves determining the optimal routing of clock lines and inserting buffer stages as needed to ensure that the clock signal reaches all parts of the chip with minimal skew (timing variation) and delay.<br>

Clock Skew: Clock skew refers to the variation in arrival times of the clock signal at different points on the chip. Excessive clock skew can lead to timing violations, where certain parts of the chip may receive the clock signal too early or too late. Clock generators are designed to minimize clock skew.<br>

Frequency and Duty Cycle Control: In VLSI design, clock generators allow designers to specify the clock frequency and duty cycle to meet the specific requirements of the chip. These parameters are critical for ensuring that the digital circuits within the chip operate at the desired speed and timing.<br>

Phase-Locked Loops (PLLs): PLLs are commonly used in VLSI clock generators to generate stable and precise clock signals. PLLs can lock onto an external reference clock and generate a stable output clock signal with a desired frequency and phase relationship.<br>

Clock Gating: VLSI clock generators may incorporate clock gating logic. Clock gating allows designers to enable or disable the clock signal to specific parts of the chip, conserving power when those parts are not in use.<br>

Clock Domain Crossing (CDC) Management: In complex VLSI designs, there may be multiple clock domains with different clock frequencies. Clock generators ensure that signals crossing between different clock domains are properly synchronized to avoid metastability issues.<br>

Low Jitter: Jitter refers to the variation in the timing of clock edges. Low jitter clock generators are essential in high-performance VLSI designs, especially in applications where precise timing is critical, such as high-speed communication interfaces.<br>

Clock Fail-Safe Mechanisms: In some cases, VLSI clock generators may incorporate fail-safe mechanisms to detect and handle clock-related faults, ensuring the reliable operation of the chip.<br>

Customization: VLSI designers often have the flexibility to customize the clock generator's settings, including the choice of PLL parameters, clock distribution strategies, and clock gating logic, to optimize the chip's performance and power consumption.<br><br>


In summary, clock generators in VLSI play a pivotal role in ensuring the proper operation of digital circuits by generating, distributing, and managing clock signals with precision, low skew, and low jitter. They are a critical component of the overall clocking architecture of VLSI chips, helping to meet the stringent timing requirements of modern integrated circuits.<br><br>


--> Types of clock generator:-<br><br>
- Crystal Oscillator<br>
- Voltage-Controlled Oscillator (VCO)<br>
- Phase-Locked Loop (PLL)<br>
- Delay-Locked Loop (DLL)<br>
- Ring Oscillator<br>
<br>

--> Clock Distribution:-<br>

Once generated, clock signals need to be distributed to various parts of the IC while maintaining their timing integrity. Clock trees are used for this purpose, which involves a hierarchical network of buffers and repeaters to ensure the clock signal reaches all parts of the chip with minimal skew.<br><br>

-> Clock skew:-<br>  is a phenomenon in digital design and VLSI (Very Large Scale Integration) circuits where clock signals, which are supposed to be synchronized and have the same edge (rising or falling), arrive at different parts of the circuit at slightly different times.<br>
       Positive and Negative Skew: Clock skew can be further categorized into positive skew and negative skew based on whether clock signals arrive later or earlier than the ideal clock edge, respectively.
<br>
Positive Skew: Positive skew occurs when clock signals arrive at different destinations later than the ideal clock edge. It can lead to setup time violations.<br>
- Ts + Skew  Tcq + Tcomb + Tst <br>
Negative Skew: Negative skew occurs when clock signals arrive earlier than the ideal clock edge at different destinations. Negative skew can result in hold time violations.<br>
- Tc2q + Tcomb  Thold + Tskew <br><br>

-> Setup and Hold Time Violations:- <br>
Clock skew can lead to setup time violations, where data may not be stable for the required setup time before a clock edge arrives at some elements but is stable for too long at others. Conversely, hold time violations can occur when data remains stable for too long after the clock edge.<br><br>

-> Clock jitter:-<br> 
it refers to the fluctuation or lack of precision in the timing of a clock signal, which leads to deviations of the actual clock signal edges from their expected, evenly spaced positions. Clock jitter can arise from various sources and can exert notable effects on the operational efficiency and dependability of digital systems.<br><br>

-> Clock latency:-<br> 
it denotes the temporal delay or propagation delay encountered by a clock signal as it traverses from its origin to different points within an integrated circuit (IC) or digital system. It denotes the duration required for the clock signal to navigate through various components, interconnections, and buffers before it reaches its intended destination.<br><br>

- Source latency:<br> also recognized as clock source latency, pertains to the delay or latency that arises from the clock generation circuitry at its inception, preceding the distribution of the clock signal to other segments of the integrated circuit (IC) or digital system.<br>
- Network latency:<br> concerning a clock, it typically denotes the delay or temporal discrepancy that arises when transmitting a clock signal through a network or communication medium.<br><br>

</details>





<details>
	<summary> Lab on some useful command for constraining design </summary>
	
--> The Verilog code for the design we will use to perform our lab is,<br>
	 <img width="800" alt="netlist" src="https://github.com/gohilnihar07/Samsungpdtraining/blob/694db1eb2787833f0992cd829838516e2bdf2a9f/DAY8/8.2.1_lab8_circuit.v.png"> <br><br>
--> Going through each collection of ports,<br>
 <img width="800" alt="netlist" src="https://github.com/gohilnihar07/Samsungpdtraining/blob/694db1eb2787833f0992cd829838516e2bdf2a9f/DAY8/2_going_through%20the%20each%20collection%20of%20port.png"> <br><br>
--> it_shows the direction of rst port,<br>
 <img width="800" alt="netlist" src="https://github.com/gohilnihar07/Samsungpdtraining/blob/694db1eb2787833f0992cd829838516e2bdf2a9f/DAY8/2_it_shows%20the%20direction%20of%20rst%20port.png"> <br><br>
--> small script for port name with it's direction,<br>
 <img width="800" alt="netlist" src="https://github.com/gohilnihar07/Samsungpdtraining/blob/694db1eb2787833f0992cd829838516e2bdf2a9f/DAY8/2_port%20name%20with%20it's%20direction.png"> <br><br>
--> For viewing all the cells in design,<br>
 <img width="800" alt="netlist" src="https://github.com/gohilnihar07/Samsungpdtraining/blob/694db1eb2787833f0992cd829838516e2bdf2a9f/DAY8/2_for%20viewing%20all%20the%20cells%20in%20design.png"> <br><br>
--> for viewing a particular cell U9 is hierarchical or not,<br>
 <img width="800" alt="netlist" src="https://github.com/gohilnihar07/Samsungpdtraining/blob/694db1eb2787833f0992cd829838516e2bdf2a9f/DAY8/2_for%20viewing%20a%20particular%20cell%20U9%20is%20hierarchical%20or%20not.png"> <br><br>
--> It will show all the physical cells,<br>
<img width="800" alt="netlist" src="https://github.com/gohilnihar07/Samsungpdtraining/blob/694db1eb2787833f0992cd829838516e2bdf2a9f/DAY8/2_it%20will%20show%20all%20the%20physical%20cells.png"> <br><br>

--> ref name basically shows the name of the cell in .lib,<br>
 <img width="800" alt="netlist" src="https://github.com/gohilnihar07/Samsungpdtraining/blob/e95ffb895ec43535edfe1b888de69a4781930135/DAY8/2_ref_name%20is%20basically%20shows%20the%20name%20of%20the%20cell%20in%20.lib.png"> <br><br>
--> Small script which will show cell name with its ref name,<br>
 <img width="800" alt="netlist" src="https://github.com/gohilnihar07/Samsungpdtraining/blob/e95ffb895ec43535edfe1b888de69a4781930135/DAY8/2_it%20will%20show%20cell%20name%20with%20it's%20ref%20name.png"> <br><br>
--> After writing out the DDC format for it and reading that DDC file in design vision, we can see the schematic view for lab8_circuit,<br>
 <img width="800" alt="netlist" src="https://github.com/gohilnihar07/Samsungpdtraining/blob/e95ffb895ec43535edfe1b888de69a4781930135/DAY8/2_can%20see%20the%20schematic%20view%20for%20lab8_circuit.png"> <br>
 <img width="800" alt="netlist" src="https://github.com/gohilnihar07/Samsungpdtraining/blob/e95ffb895ec43535edfe1b888de69a4781930135/DAY8/2_can%20see%20the%20schematic%20view%20for%20lab_circuit_2.png"> <br><br>
--> small script to see the direction and all the pins connected to net n5 in the design vision,<br>
 <img width="800" alt="netlist" src="https://github.com/gohilnihar07/Samsungpdtraining/blob/e95ffb895ec43535edfe1b888de69a4781930135/DAY8/2_can%20see%20the%20direction%20and%20all%20the%20pins%20connected%20to%20net%20n5%20in%20design%20vision.png"> <br><br>


--> Going through a collection of pins one by one,<br>
 <img width="800" alt="netlist" src="https://github.com/gohilnihar07/Samsungpdtraining/blob/0d16d628a556e469d87635e5a70016715f33fc3d/DAY8/2_2%20going%20through%20collection%20of%20pins%20one%20by%20one.png"> <br><br>
--> Command for viewing the direction of any particular pin,<br>
 <img width="800" alt="netlist" src="https://github.com/gohilnihar07/Samsungpdtraining/blob/0d16d628a556e469d87635e5a70016715f33fc3d/DAY8/2_2%20for%20viwing%20the%20direction%20of%20any%20particular%20pin.png"> <br><br>
--> Command to check for any particular pin whether it's a clock pin or not,<br>
 <img width="800" alt="netlist" src="https://github.com/gohilnihar07/Samsungpdtraining/blob/0d16d628a556e469d87635e5a70016715f33fc3d/DAY8/2_2%20to%20check%20for%20any%20particular%20pin%20whether%20it's%20clock%20pin%20or%20not%20.png"> <br><br>
--> This script will not work because the clock can only for an input port,<br>
 <img width="800" alt="netlist" src="https://github.com/gohilnihar07/Samsungpdtraining/blob/0d16d628a556e469d87635e5a70016715f33fc3d/DAY8/2_2%20this%20script%20will%20not%20work%20because%20clock%20can%20only%20for%20input%20port%20.png"> <br><br>
--> Writing a small script for what all pins in my collection are clock pins considering first that's an input pin actual pin,<br>
 <img width="800" alt="netlist" src="https://github.com/gohilnihar07/Samsungpdtraining/blob/0d16d628a556e469d87635e5a70016715f33fc3d/DAY8/2_2%20writing%20small%20script%20for%20what%20all%20pins%20in%20my%20collection%20are%20clock%20pins%20considering%20first%20that's%20a%20input%20pin%20actual%20pin.png"> <br><br>
 
--> creating a clock,<br>
 <img width="800" alt="netlist" src="https://github.com/gohilnihar07/Samsungpdtraining/blob/df71eeefecff0c5bc08a085f1724c7f95a8ae725/DAY8/2_3%20creating%20a%20clock.png"> <br><br>
--> command to see the period of any particular clock,<br>
 <img width="800" alt="netlist" src="https://github.com/gohilnihar07/Samsungpdtraining/blob/df71eeefecff0c5bc08a085f1724c7f95a8ae725/DAY8/2_3%20command%20to%20see%20the%20period%20of%20any%20particular%20clock.png"> <br><br>
--> command to see, if any particular clock is generated or not,<br>
 <img width="800" alt="netlist" src="https://github.com/gohilnihar07/Samsungpdtraining/blob/df71eeefecff0c5bc08a085f1724c7f95a8ae725/DAY8/2_3%20command%20to%20see%20any%20particular%20clock%20is%20generated%20or%20not.png"> <br><br>
--> command to get the report for clocks,<br>
 <img width="800" alt="netlist" src="https://github.com/gohilnihar07/Samsungpdtraining/blob/df71eeefecff0c5bc08a085f1724c7f95a8ae725/DAY8/2_3%20command%20to%20get%20the%20report%20for%20clocks.%20png"> <br><br>
--> name of clocks,<br>
 <img width="800" alt="netlist" src="https://github.com/gohilnihar07/Samsungpdtraining/blob/df71eeefecff0c5bc08a085f1724c7f95a8ae725/DAY8/2_3%20name%20of%20clocks.png"> <br><br>
--> the script result in which it's showing at each register pin which clock is reaching,<br>
 <img width="800" alt="netlist" src="https://github.com/gohilnihar07/Samsungpdtraining/blob/df71eeefecff0c5bc08a085f1724c7f95a8ae725/DAY8/2_3%20the%20script%20result%20in%20which%20it's%20showing%20at%20each%20register%20pin%20which%20clock%20is%20reaching.%20png"> <br><br>
--> This script will also tell us at each register pin which clock is reaching,<br>
 <img width="800" alt="netlist" src="https://github.com/gohilnihar07/Samsungpdtraining/blob/df71eeefecff0c5bc08a085f1724c7f95a8ae725/DAY8/2_3%20this%20script%20will%20also%20tell%20us%20at%20each%20register%20pin%20which%20clock%20is%20reaching.%20png"> <br><br>
--> clock can also be created on any pin, the tool will accept it but it means less. can see in the below case we have created a clock on the D pin of the register which is not at all meant to receive the clock. *Never create a clock on some pin*,<br>
 <img width="800" alt="netlist" src="https://github.com/gohilnihar07/Samsungpdtraining/blob/df71eeefecff0c5bc08a085f1724c7f95a8ae725/DAY8/2_3%20clock%20can%20also%20be%20created%20on%20any%20pin%2C%20tool%20will%20accept%20it%20but%20it%20meaning%20less.%20can%20see%20in%20below%20case%20we%20have%20created%20a%20clock%20on%20D%20pin%20of%20register%20which%20is%20not%20at%20all%20meant%20to%20receive%20the%20clock.%20*never%20create%20clock%20on%20some%20pin*.%20png"> <br><br>
--> In case you created any wrong clock, the command to remove the clock is,<br>
 <img width="800" alt="netlist" src="https://github.com/gohilnihar07/Samsungpdtraining/blob/df71eeefecff0c5bc08a085f1724c7f95a8ae725/DAY8/2_3%20in%20case%20you%20created%20any%20wrong%20clock%2C%20the%20command%20to%20remove%20the%20clock%20is.%20png"> <br><br>
 -->creating a clock which will have the first 5nsec for low and then from 5 to 10 nsec high,<br>
 <img width="800" alt="netlist" src="https://github.com/gohilnihar07/Samsungpdtraining/blob/88ac16b43f8a8304f7cd22d52ec4abfe93e6980b/DAY8/2_3%20creating%20a%20clock%20which%20will%20have%20first%205nsec%20for%20low%20and%20the%20from%205%20to%2010%20nsec%20high.%20png"> <br><br>
--> report for the created clock which will have the first 5nsec for low and then from 5 to 10 ns high,<br>
 <img width="800" alt="netlist" src="https://github.com/gohilnihar07/Samsungpdtraining/blob/88ac16b43f8a8304f7cd22d52ec4abfe93e6980b/DAY8/2_3%20%20report%20for%20created%20clock%20which%20will%20have%20first%205nsec%20for%20low%20and%20the%20from%205%20to%2010%20nsec%20high.%20png"> <br><br>
--> creating a clock for 25% duty cycle,<br>
   <img width="800" alt="netlist" src="https://github.com/gohilnihar07/Samsungpdtraining/blob/88ac16b43f8a8304f7cd22d52ec4abfe93e6980b/DAY8/2_3%20creating%20a%20clock%20for%2025%25%20duty%20cycle.%20png"> <br><br>
--> This kind of clock can also be useful in some cases like there are some protocol which is in the starting phase and don't want the clock to be high but after some time it is required to be high so in those cases this type of clock is required,<br>
 <img width="800" alt="netlist" src="https://github.com/gohilnihar07/Samsungpdtraining/blob/88ac16b43f8a8304f7cd22d52ec4abfe93e6980b/DAY8/2_3%20this%20kind%20of%20clock%2C%20can%20also%20be%20useful%20in%20some%20cases.%20png"> <br><br>

</details>



<details>
	<summary> Constraining design for Reg to Reg path</summary>

 --> We know the reg-to-reg path is constrained by the clock, so first create a clock else it will show the path is unconstrained. Now if we generate report after creating clock it looks like,<br>
	<img width="800" alt="netlist" src="https://github.com/gohilnihar07/Samsungpdtraining/blob/9131b001f2ccc5a0c0b0759f3b54bc9d44986e2e/DAY8/2_4%20after%20creating%20the%20clock%20the%20path%20is%20constrained%20and%20it's%20showing%20timing%20is%20met.%20png"> <br>
 
 --> Can see after creating a clock, the path is constrained and timing is met.<br>
<img width="800" alt="netlist" src="https://github.com/gohilnihar07/Samsungpdtraining/blob/9131b001f2ccc5a0c0b0759f3b54bc9d44986e2e/DAY8/2_4%20after%20creating%20the%20clock%20the%20path%20is%20constrained%20and%20it's%20showing%20timing%20is%20met.%20png"> <br><br>

 --> Modeling one by one practical effort of the clock,<br>
     <img width="800" alt="netlist" src="https://github.com/gohilnihar07/Samsungpdtraining/blob/9131b001f2ccc5a0c0b0759f3b54bc9d44986e2e/DAY8/2_4%20modeling%20one%20by%20one%20practical%20effort%20of%20clock.%20png"> <br><br>

--> In the report also we can also see that we have modeled clock latency and clock uncertainty,<br>
<img width="800" alt="netlist" src="https://github.com/gohilnihar07/Samsungpdtraining/blob/9131b001f2ccc5a0c0b0759f3b54bc9d44986e2e/DAY8/2_4%20now%20in%20report%20also%20we%20can%20see%20that%20we%20have%20modeled%20clock%20latency%20and%20clock%20uncertainity.%20png"> <br><br>

--> Report for hold analysis,<br>
  <img width="800" alt="netlist" src="https://github.com/gohilnihar07/Samsungpdtraining/blob/9131b001f2ccc5a0c0b0759f3b54bc9d44986e2e/DAY8/2_4%20after%20modeling%20report%20for%20hold%20time%20analysis.%20png"> <br><br>
</details>


<details> 
<summary> Constraining for input and output paths </summary>

--> First, let model for inputs,<br>
--> modeling the input delay for max(setup),<br>
  <img width="800" alt="netlist" src="https://github.com/gohilnihar07/Samsungpdtraining/blob/c580120e431720c350f9049c6695f3aad63e326a/DAY8/2_5%20modeling%20the%20input%20delay%20for%20max(setup).%20png"> <br><br>
--> After modeling input delay we can see now the proper path is reported,<br>
  <img width="800" alt="netlist" src="https://github.com/gohilnihar07/Samsungpdtraining/blob/c580120e431720c350f9049c6695f3aad63e326a/DAY8/2_5%20after%20modelling%20input%20delay%20we%20can%20see%20now%20properly%20path%20is%20reported.%20png"> <br><br>

--> command to see report in a more organized manner,<br>
  <img width="800" alt="netlist" src="https://github.com/gohilnihar07/Samsungpdtraining/blob/c580120e431720c350f9049c6695f3aad63e326a/DAY8/2_5%20command%20to%20see%20report%20in%20more%20organized%20manner.%20png"> <br><br>
--> It will say path unconstrained because we haven't yet constrained for min(hold),<br>
  <img width="800" alt="netlist" src="https://github.com/gohilnihar07/Samsungpdtraining/blob/c580120e431720c350f9049c6695f3aad63e326a/DAY8/2_5%20it%20will%20say%20path%20unconstarined%20because%20we%20haven't%20yet%20constrained%20for%20min(hold).%20png"> <br><br>
--> Constraining for min(hold),<br>
  <img width="800" alt="netlist" src="https://github.com/gohilnihar07/Samsungpdtraining/blob/c580120e431720c350f9049c6695f3aad63e326a/DAY8/2_5%20constraining%20for%20min(hold).%20png"> <br><br>
 --> Can see here in the report, that we haven't yet modeled for input transition,<br>
  <img width="800" alt="netlist" src="https://github.com/gohilnihar07/Samsungpdtraining/blob/c580120e431720c350f9049c6695f3aad63e326a/DAY8/2_5%20can%20see%20here%20we%20havn't%20yet%20modelled%20for%20input%20transition.%20png"> <br><br>

--> modeling for input transition,<br>
  <img width="800" alt="netlist" src="https://github.com/gohilnihar07/Samsungpdtraining/blob/c580120e431720c350f9049c6695f3aad63e326a/DAY8/2_5%20modelling%20for%20input%20transition.%20png"> <br><br>

--> We can see here in the report that, after modeling for input transition we can see available margin is going down,<br>
  <img width="800" alt="netlist" src="https://github.com/gohilnihar07/Samsungpdtraining/blob/c580120e431720c350f9049c6695f3aad63e326a/DAY8/2_5%20after%20modelling%20for%20input%20transition%20we%20can%20see%20available%20margin%20is%20going%20down.%20png"> <br><br>

--> Now, we will model for an output path,<br>
--> Modeling for output delay,<br>
<img width="800" alt="netlist" src="https://github.com/gohilnihar07/Samsungpdtraining/blob/7aaf0a9017f54e9d1305579a4684f7dad6053c29/DAY8/2_5%20modelling%20for%20output%20delay.%20png"> <br><br>

--> Can see the report after modeling output delay,<br>
<img width="800" alt="netlist" src="https://github.com/gohilnihar07/Samsungpdtraining/blob/7aaf0a9017f54e9d1305579a4684f7dad6053c29/DAY8/2_5%20can%20see%20the%20report%20after%20modelling%20output%20delay.%20png"> <br><br>

--> Setting load for output,<br>
<img width="800" alt="netlist" src="https://github.com/gohilnihar07/Samsungpdtraining/blob/7aaf0a9017f54e9d1305579a4684f7dad6053c29/DAY8/2_5%20setting%20load%20for%20output%20.%20png"> <br><br>

--> After setting load for output can see the difference in arrival time in the report,<br>
<img width="800" alt="netlist" src="https://github.com/gohilnihar07/Samsungpdtraining/blob/7aaf0a9017f54e9d1305579a4684f7dad6053c29/DAY8/2_5%20after%20setting%20load%20for%20output%20can%20see%20the%20difference%20in%20arrival%20time%20in%20report.%20png"> <br><br>

--> Can set the load for min also and see the corresponding report for that,<br>
<img width="800" alt="netlist" src="https://github.com/gohilnihar07/Samsungpdtraining/blob/7aaf0a9017f54e9d1305579a4684f7dad6053c29/DAY8/2_5%20can%20set%20the%20load%20for%20min%20also%20and%20see%20the%20corresponding%20report%20for%20that.%20png"> <br><br>

--> After setting load for output can see the difference in arrival time in the report for min,<br>
<img width="800" alt="netlist" src="https://github.com/gohilnihar07/Samsungpdtraining/blob/7aaf0a9017f54e9d1305579a4684f7dad6053c29/DAY8/2_6%20after%20setting%20load%20for%20output%20can%20see%20the%20difference%20in%20arrival%20time%20in%20report%20for%20min.%20png"> <br><br>



-->  The output OUT_Y is constrained with the clock leaving the module. It's logically the same but physically not because there will be a routing delay. For every flop we have modeled the routing delay by using the clock uncertainty and clock latency command but at the output clock there is nothing modeled. So to model this we are going to do something called Generated clocks.<br>
<img width="800" alt="netlist" src="https://github.com/gohilnihar07/Samsungpdtraining/blob/21f4f61704a272da0523d0617053696c7dcc0775/DAY8/IMG_20230913_024934.jpg"> <br>
--> Generated clocks are always created w.r.t master clocks(clocks at clock source or at primary IO pins).<br>
<br>
--> How the clocks are propagated:-<br>
   ->  Once a clock is created on a pin/port, DC will propagate that clock downstream based on the timing arcs. all the timing arcs from the definition point will see the clock propagation by default.<br><br>


--> Now, we will look at how to specify the constraints for generated clocks (because since this out_clk may see further routing delay it's better to annotate this clock separately),<br>
--> Command for creating a generated clock,<br>
<img width="800" alt="netlist" src="https://github.com/gohilnihar07/Samsungpdtraining/blob/7fb9bb75d67e07afe5044d453f34ed2a218f9114/DAY8/3_2%20creating%20generated%20clock.%20png"> <br><br>
--> can see report,<br>
<img width="800" alt="netlist" src="DAY8/3_2 can see report.png"> <br><br>
--> it's showing timing w.r.t MYCLK only but i want the capture to be w.r.t MYGEN_CLK,<br>
<img width="800" alt="netlist" src="https://github.com/gohilnihar07/Samsungpdtraining/blob/7fb9bb75d67e07afe5044d453f34ed2a218f9114/DAY8/3_2%20it's%20showing%20timing%20w.r.t%20MYCLK%20only%20but%20i%20want%20the%20capture%20to%20be%20w.r.t%20MYGEN_CLK%20.png"> <br><br>
--> Modeling for MYGEN_CLK,<br>
<img width="800" alt="netlist" src="https://github.com/gohilnihar07/Samsungpdtraining/blob/7fb9bb75d67e07afe5044d453f34ed2a218f9114/DAY8/3_2%20modeling%20for%20MYGEN_CLK%20.png"> <br><br>
--> lab8_circuit_modified.v,<br>
<img width="800" alt="netlist" src="https://github.com/gohilnihar07/Samsungpdtraining/blob/7fb9bb75d67e07afe5044d453f34ed2a218f9114/DAY8/3_2%20lab8_circuit_modified.png"> <br><br>
--> lab8_cons.tcl script which includes every command so I don't need to give everything explicitly every time,<br>
<img width="800" alt="netlist" src="https://github.com/gohilnihar07/Samsungpdtraining/blob/7fb9bb75d67e07afe5044d453f34ed2a218f9114/DAY8/3_2%20lab8_cons.tcl%20script%20which%20includes%20every%20command%20so%20i%20don't%20need%20to%20give%20everything%20explicitely%20everytime.png"> <br><br>
--> sourcing and linking that script,<br>
<img width="800" alt="netlist" src="https://github.com/gohilnihar07/Samsungpdtraining/blob/7fb9bb75d67e07afe5044d453f34ed2a218f9114/DAY8/3_2%20sourcing%20and%20linking%20that%20script.png"> <br><br>
--> can see, the min and max load for OUT_Y is also modelled because we mentioned that in script,<br>
<img width="800" alt="netlist" src="https://github.com/gohilnihar07/Samsungpdtraining/blob/12e0826d4fb0e6fb8779970d8a03b0a591103806/DAY8/3_2%20can%20see%2C%20the%20min%20and%20max%20load%20for%20OUT_Y%20is%20also%20modelled%20because%20we%20mentioned%20that%20in%20script.png"> <br><br><br>


--> Input delay:- <br>
<img width="800" alt="netlist" src="https://github.com/gohilnihar07/Samsungpdtraining/blob/1d2b47c540ecd92ba26043ec65e3513c865f1945/DAY8/1.jpg"> <br>
negative delay for max is relaxing and positive delay for max is tightening.<br><br>
<img width="800" alt="netlist" src="https://github.com/gohilnihar07/Samsungpdtraining/blob/1d2b47c540ecd92ba26043ec65e3513c865f1945/DAY8/2.jpg"> <br>
positive delay for min is relaxing and negative delay for min is tightening.<br><br>

--> We need to constraint IO for this combo logic case,<br>
<img width="800" alt="netlist" src="https://github.com/gohilnihar07/Samsungpdtraining/blob/1d2b47c540ecd92ba26043ec65e3513c865f1945/DAY8/3.jpg"> <br><br>

The command for constraining combo logic is,<br>

```ruby
 set_max_latency 1.0 -from [get_ports IN_C] -to [gte_ports OUT_Z]
 set_max_latency 1.0 -from [get_ports IN_D] -to [gte_ports OUT_Z]
```

--> Another way to constrain that pure combo logic is, By creating something called a Virtual clock(it is just an imaginary clock for budgeting the timing).<br>
<img width="800" alt="netlist" src="https://github.com/gohilnihar07/Samsungpdtraining/blob/5c1153af3089d15fdafbfa23bfe8ed0fcc7538c4/DAY8/5.jpg"> <br><br>

 ```ruby
  create_clock -name MY_VCLK -period 5
```

( No clock definition point in command inferred virtual clock.)<br>

```ruby
 set_ouput_delay -max 2.5 -clock MY_VCLK [get_ports OUT_Z]
 set_ouput_delay -max 1.5 -clock MY_VCLK [get_ports IN_C]
 set_ouput_delay -max 1.5 -clock MY_VCLK [get_ports IN_D]
```

Can see in this case also available time for optimization of combo logic is 1ns.<br><br>



--> We need to constraint IO for this case,<br>
<img width="800" alt="netlist" src="https://github.com/gohilnihar07/Samsungpdtraining/blob/3c7bcd41a93476d6a5a6e233f81d9fbf4c27b34e/DAY8/6.jpg"> <br>

```ruby
 set_input_delay -max 2 -clock CLK [get_ports IN_A]  #for FF1 to IN_A
 set_input_delay -max 3 -clock CLK -clock_fall -add [get_ports IN_A]   #for FF2 to IN_A
```

<img width="800" alt="netlist" src="https://github.com/gohilnihar07/Samsungpdtraining/blob/3c7bcd41a93476d6a5a6e233f81d9fbf4c27b34e/DAY8/7.jpg"> <br>

```ruby
   set_output_delay -max 2 -clock CLK [get_ports out_y]
   set_output_delay -max 3 -clock CLK -clock_fall -add [get_ports out_y]
```

<br>

--> Lab on the above cases of IO constraints by the design lab14_circuit.v :-<br>
<img width="800" alt="netlist" src="https://github.com/gohilnihar07/Samsungpdtraining/blob/1d2b47c540ecd92ba26043ec65e3513c865f1945/DAY8/4.jpg"> <br>
<img width="800" alt="netlist" src="https://github.com/gohilnihar07/Samsungpdtraining/blob/7278a544e36f8e685a414cae7a9b6202b3179be6/DAY8/4.2%20lab14_circuit.v.png"> <br><br>
--> It says the path is unconstrained because I haven't yet constrained,<br>
<img width="800" alt="netlist" src="https://github.com/gohilnihar07/Samsungpdtraining/blob/7278a544e36f8e685a414cae7a9b6202b3179be6/DAY8/4.2%20says%20path%20is%20unconstrained%20because%20i%20haven't%20yet%20constrained.png"> <br><br>
--> Some basic commands,<br>
<img width="800" alt="netlist" src="https://github.com/gohilnihar07/Samsungpdtraining/blob/7278a544e36f8e685a414cae7a9b6202b3179be6/DAY8/4.2%20some%20basic%20commands.png"> <br><br>
--> Small script for fanout
<img width="800" alt="netlist" src="https://github.com/gohilnihar07/Samsungpdtraining/blob/7278a544e36f8e685a414cae7a9b6202b3179be6/DAY8/4.2%20script%20for%20fanout.png"> <br><br>
--> Fanout,<br>
<img width="800" alt="netlist" src="https://github.com/gohilnihar07/Samsungpdtraining/blob/7278a544e36f8e685a414cae7a9b6202b3179be6/DAY8/4.2%20fanout.png"> <br><br>
--> Fanin,<br>
<img width="800" alt="netlist" src="https://github.com/gohilnihar07/Samsungpdtraining/blob/7278a544e36f8e685a414cae7a9b6202b3179be6/DAY8/4_2%20fanin.png"> <br><br>
--> Timing is violated before compile ultra, <br>
<img width="800" alt="netlist" src="https://github.com/gohilnihar07/Samsungpdtraining/blob/7278a544e36f8e685a414cae7a9b6202b3179be6/DAY8/4_2%20timing%20is%20violated%20before%20compile%20ultra.png"> <br><br>
--> After compile ultra, we can see our timing is met because it is optimized in such a way that there won't be any violations,<br>
<img width="800" alt="netlist" src="https://github.com/gohilnihar07/Samsungpdtraining/blob/7278a544e36f8e685a414cae7a9b6202b3179be6/DAY8/4_2%20after%20compile%20ultra%20timing%20is%20met.png"> <br><br>

--> After writing out in ddc format, we are going to design vision and read that ddc file to see the schematic,<br>
<img width="800" alt="netlist" src="https://github.com/gohilnihar07/Samsungpdtraining/blob/5444e1f81e8bb5a26acc4500d050549d2228665f/DAY8/4_2%20schematic.png"> <br><br>




--> Constraining the same design in another way, which is by the virtual clock,<br>
--> Creating the virtual clock,<br>
 <img width="800" alt="netlist" src="https://github.com/gohilnihar07/Samsungpdtraining/blob/e3d9a883c055d4ab4d348bc93639f31a1440acb5/DAY8/4_3%20virtual%20clock.png"> <br>
--> constraining for virtual clock,<br>
<img width="800" alt="netlist" src="https://github.com/gohilnihar07/Samsungpdtraining/blob/e3d9a883c055d4ab4d348bc93639f31a1440acb5/DAY8/4_3%20constraining%20for%20virtual%20clock.png"> <br>
--> In the report one path is violated, but after compiling ultra that path won't be violated anymore Basically that path has met.

</details>  




## DAY-9 Optimizations

<details>
	<summary> Introduction </summary> <br>


--> VLSI design optimization is vital for efficient integrated circuits. It enhances power efficiency, space usage, timing precision, and manufacturability, ensuring high-performance ICs.<br>
 <br>
 
 **--> Optimization goals:-** <br><br>

**Cost-Based Optimization:** Striving for an optimal balance between performance and cost, ensuring that cost constraints are met without overemphasizing a single goal, which can compromise others.<br><br>

**Performance Optimization:** <br>

- Speed: Enhancing operational speed by minimizing delays, optimizing critical paths, and ensuring compliance with specified timing requirements.<br>

- Throughput: Elevating system throughput through efficient data flow optimization and the elimination of circuit bottlenecks.<br><br>

**Power Optimization:** <br>

- Dynamic Power: Minimizing dynamic power consumption to extend battery life in portable devices and reduce power dissipation in data centers.<br>

- Static Power: Reducing static power (leakage power) to lower overall power consumption during standby or idle IC states.<br><br>

**Synthesis Goals:** <br>

- Meet Timing: Ensuring that the IC design adheres to specified timing constraints.<br>

- Meet Area: Optimizing the utilization of the physical chip area.<br>

- Meet Power: Achieving power efficiency targets within the design.<br><br>
</details>



<details> 
<summary>Combinational Logic optimization </summary> 
	
- It squeezes the logic to get the most optimized design in terms of area and power. There are various techniques for optimizing the circuit.<br>
- The goal of combinational logic optimization is to reduce various metrics such as propagation delay, power consumption, and area occupation while maintaining the functionality of the circuit.<br><br>
	
**--> Common techniques used for combinational logic optimization are:-** <br>

*-> Constant propagation,* <br>
  It's a direct optimization technique. It identifies and removes redundant logic expressions that appear in multiple places within the circuit.<br>
Example,<br>
	 <img width="800" alt="netlist" src="https://github.com/gohilnihar07/Samsungpdtraining/blob/1fb31a2873013a2d80d629724f9a578444e30aab/day9/IMG_20230914_233024.jpg"> <br>
  So, we are saving power and area by boolean logic optimization.<br><br>

*-> Boolean logic optimization,* <br>
 This involves using Boolean algebra rules and laws to simplify logical expressions. Karnaugh maps and Quine-McCluskey methods can be used to find the minimal representation of logic functions.<br>
  <img width="800" alt="netlist" src="https://github.com/gohilnihar07/Samsungpdtraining/blob/063215b65d21844fcaa75543ea55c6a2536542a1/day9/IMG_20230914_232955.jpg"> <br><br>

*-> Resource sharing,* <br>
Resource sharing optimization in digital design minimizes redundancy, efficiently utilizing resources like logic gates to enhance performance and reduce area.<br>
 <img width="800" alt="netlist" src="https://github.com/gohilnihar07/Samsungpdtraining/blob/063215b65d21844fcaa75543ea55c6a2536542a1/day9/IMG_20230914_232941.jpg"> <br>
 we know that compared to mux multiplier is going to take a huge area. so this design is optimized for area and power,<br><br>

*-> Logic sharing,* <br>
Logic-sharing optimization in digital design minimizes duplications, improving resource utilization by consolidating common logic elements to enhance performance and efficiency.<br>
 <img width="800" alt="netlist" src="https://github.com/gohilnihar07/Samsungpdtraining/blob/d3df29e372a69ac91e2a55dc18d97176550fbc67/day9/IMG_20230914_232921.jpg"> <br>
 Here, we can say the optimized one will take less area and power.<br><br>

*-> Balanced vs preferential implementation,* <br>
Consider the below equation<br>

y = a & b & c & d & e <br>

It can be implemented in two ways based on the constraints, as shown in the figure,
 <img width="800" alt="netlist" src="https://github.com/gohilnihar07/Samsungpdtraining/blob/7b51061434854ff8c936c43222cded8e4697ff06/day9/C5.jpg"> <br>

 <img width="800" alt="netlist" src="https://github.com/gohilnihar07/Samsungpdtraining/blob/7b51061434854ff8c936c43222cded8e4697ff06/day9/C6.jpg"> <br>
 Now, the DC will select that totally depends on the delay acceptable from any input to output, how much delay is acceptable. so which implementation is to pick, all this are decided by constraints.<br><br>
	
	
</details>



<details>
	<summary> Sequential logic optimization </summary> 
	Sequential logic optimization is the process of improving the performance, efficiency, and other characteristics of digital circuits that contain memory elements such as flip-flops, latches, and registers. <br>
	The goal of sequential logic optimization is to enhance various aspects of the design, such as speed, power efficiency, area utilization, and reliability, while ensuring that the functionality of the circuit is preserved. <br> <br>

 **--> common techniques used for sequential logic optimization are:-** <br>

 *-> Sequential constant propagation,* <br>
 Sequential Constant Propagation (SCP) is an optimization technique used in compiler design to improve the efficiency of code execution by replacing variables with their constant values wherever possible.<br>
 Examples,<br>
  <img width="800" alt="netlist" src="https://github.com/gohilnihar07/Samsungpdtraining/blob/b95bd568836096dac2b79ae3bc2bc72c3197dc70/day9/S1.jpg"> <br>
 <img width="800" alt="netlist" src="https://github.com/gohilnihar07/Samsungpdtraining/blob/b95bd568836096dac2b79ae3bc2bc72c3197dc70/day9/S2.jpg"> <br>
 <img width="800" alt="netlist" src="https://github.com/gohilnihar07/Samsungpdtraining/blob/b95bd568836096dac2b79ae3bc2bc72c3197dc70/day9/S3.jpg"> <br>
 <img width="800" alt="netlist" src="https://github.com/gohilnihar07/Samsungpdtraining/blob/b95bd568836096dac2b79ae3bc2bc72c3197dc70/day9/S4.jpg"> <br>
 <img width="800" alt="netlist" src="https://github.com/gohilnihar07/Samsungpdtraining/blob/b95bd568836096dac2b79ae3bc2bc72c3197dc70/day9/S5.jpg"> <br>
<br>


*-> Optimization of unloaded outputs,* <br>
  Optimizing unused outputs in a sequential process typically involves improving the efficiency or effectiveness of a system by optimizing the outputs that are not directly used or observed in the process.<br>
  <img width="800" alt="netlist" src="https://github.com/gohilnihar07/Samsungpdtraining/blob/b95bd568836096dac2b79ae3bc2bc72c3197dc70/day9/S6.jpg"> <br>
  Can see the output which are not at all getting used, need not be kept,it can be knocked out.<br><br>


   **--> Controlling sequential optimization in DC:-** <br>

   --> For propagating sequential constant, <br>
   
   ```ruby
    compile_seqmap_propagate_constants
   ```

  If we set it true then only it will propagate sequential constant else it will not.<br>
<br>

  --> For deleting unloaded output cells, <br>
   
   ```ruby
    compile_delete_unloaded_sequential_cells
   ```

  If we set it true then only it will delete unloaded output cells. else it will not delete. <br> <br>
<br>

 --> For cloning registers, <br>
   
   ```ruby
    compile_register_replication
   ```

 It can basically create replica or copy of flop to decrease the routing delay and meet the timing. <br><br>
<br>

    
</details>
         



<details>
	<summary> Lab for combinational logic optimization</summary> 
        Examples,<br>

 1.opt_check<br>
	
--> Verilog code for design,<br>

```ruby
module opt_check (input a , input b , input c , output y1, output y2);
wire a1;
assign y1 = a?b:0;
assign y2 = ~((a1 & b) | c);
assign a1 = 1'b0;
endmodule
```
        

 --> expecting optimization result,<br>
       
 <img width="800" alt="netlist" src="https://github.com/gohilnihar07/Samsungpdtraining/blob/36a1a2713db3a595192575c71c0ec67142d77638/day9/LC1.jpg"> <br><br>


 --> Can see the below timing report, which is showing the path is unconstrained because we haven't yet constrained,<br>
     
<img width="800" alt="netlist" src="https://github.com/gohilnihar07/Samsungpdtraining/blob/36a1a2713db3a595192575c71c0ec67142d77638/day9/1_read_timing.png"> <br><br>

 --> Now, we can see timing is met after compilation,<br>
<img width="800" alt="netlist" src="https://github.com/gohilnihar07/Samsungpdtraining/blob/36a1a2713db3a595192575c71c0ec67142d77638/day9/2_timing_aftercompile.png"> <br><br>


 --> Can see the schematic it has optimized our design as we expected,<br>
    
 <img width="800" alt="netlist" src="https://github.com/gohilnihar07/Samsungpdtraining/blob/2c91064365dcce6b04754499e0f3dd285dcf2f30/day9/4_GUI.png"> <br><br>



2.opt_check2<br>
   
 --> Verilog code for design,<br>
  
```ruby
module opt_check2 (input a , input b , output y);
assign y = a?1:b;
endmodule
```
	
     

 --> expecting optimization result,<br>
       
 <img width="800" alt="netlist" src="https://github.com/gohilnihar07/Samsungpdtraining/blob/36a1a2713db3a595192575c71c0ec67142d77638/day9/LC2.jpg"> <br><br>



--> Now, we can see timing is met after compilation,<br>
     
<img width="800" alt="netlist" src="https://github.com/gohilnihar07/Samsungpdtraining/blob/36a1a2713db3a595192575c71c0ec67142d77638/day9/9_optcheck4_timinng_post_compile.png"> <br><br>

--> Can see the schematic it has optimized our design as we expected,<br>
    
 <img width="800" alt="netlist" src="https://github.com/gohilnihar07/Samsungpdtraining/blob/2c91064365dcce6b04754499e0f3dd285dcf2f30/day9/6_GUI.png"> <br><br>



 3.opt_check3<br>
 
 --> Verilog code for design,<br>


 ```ruby
 module opt_check3 (input a , input b, input c , output y);
 assign y = a?(c?b:0):0;
 endmodule
 ```

 
      
	
--> expecting optimization result,<br>
       
 <img width="800" alt="netlist" src="https://github.com/gohilnihar07/Samsungpdtraining/blob/2c91064365dcce6b04754499e0f3dd285dcf2f30/day9/LC3.jpg"> <br><br>


--> Now, we can see timing is met after compilation,<br>
     
<img width="800" alt="netlist" src="https://github.com/gohilnihar07/Samsungpdtraining/blob/2c91064365dcce6b04754499e0f3dd285dcf2f30/day9/7_optcheck3_timinng_post_compile.png"> <br><br>

--> Can see the schematic it has optimized our design as we expected,<br>
    
 <img width="800" alt="netlist" src="https://github.com/gohilnihar07/Samsungpdtraining/blob/2c91064365dcce6b04754499e0f3dd285dcf2f30/day9/8_GUI.png"> <br><br.>



 
4.opt_check4 <br>
 
 --> Verilog code for design,<br>


 ```ruby
 module opt_check4 (input a , input b , input c , output y);
 assign y = a?(b?(a & c ):c):(!c);
 endmodule
 ```
	
	
      

--> The below is the timing report,<br>
 
<img width="800" alt="netlist" src="https://github.com/gohilnihar07/Samsungpdtraining/blob/2c91064365dcce6b04754499e0f3dd285dcf2f30/day9/9_optcheck4_timinng_post_compile.png"> <br>
we can see it's taking 80ps from A to Y (WITH XNOR)<br> <br>

--> Constraining the path,<br>

 <img width="800" alt="netlist" src="https://github.com/gohilnihar07/Samsungpdtraining/blob/2c91064365dcce6b04754499e0f3dd285dcf2f30/day9/10_set_delay_timing_violate.png"> <br><br>
--> Constraining the path,<br>

 <img width="800" alt="netlist" src="https://github.com/gohilnihar07/Samsungpdtraining/blob/2c91064365dcce6b04754499e0f3dd285dcf2f30/day9/10_set_delay_timing_violate.png"> <br><br>

--> Timing report after constraining path,<br>
 
  <img width="800" alt="netlist" src="https://github.com/gohilnihar07/Samsungpdtraining/blob/2c91064365dcce6b04754499e0f3dd285dcf2f30/day9/11_change_xnor_timing_violate_up.png"> <br>
  can see till there is vilation in path, to solve that we will do compile_ultra.<br><br>

--> Timing report aftering compiling ultra,<br>
  
  <img width="800" alt="netlist" src="https://github.com/gohilnihar07/Samsungpdtraining/blob/2c91064365dcce6b04754499e0f3dd285dcf2f30/day9/12_timing_after_compile.png"> <br><br>
  now we can see vilations are solved. <br><br>

  
--> Can see the schematic ,<br>
    
 <img width="800" alt="netlist" src="https://github.com/gohilnihar07/Samsungpdtraining/blob/2c91064365dcce6b04754499e0f3dd285dcf2f30/day9/13_GUI.png"> <br><br>


5. Resource sharing optimization,<br>
 
--> The verilog code for the design we will use is,<br>


```ruby
 module_resource_sharing_mult_check (input [3:0] a,b,c,d,output [7:0]y, input sel);
 assign y=sel?(a*b) :(c*d);
 endmodule
 ```
    
  
    
--> Expecting optimization,<br>

 <img width="800" alt="netlist" src="https://github.com/gohilnihar07/Samsungpdtraining/blob/2c91064365dcce6b04754499e0f3dd285dcf2f30/day9/IMG_20230914_232941.jpg"> <br><br>

 
-->  After reading file and compiling ultra write it out in ddc format and then seeing it's schematic in design vision,<br>

 <img width="800" alt="netlist" src="https://github.com/gohilnihar07/Samsungpdtraining/blob/2c91064365dcce6b04754499e0f3dd285dcf2f30/day9/15_GUI.png"> <br>
 <img width="800" alt="netlist" src="https://github.com/gohilnihar07/Samsungpdtraining/blob/2c91064365dcce6b04754499e0f3dd285dcf2f30/day9/16_GUI_mux.png"> <br>
 
 can see mux is at the back side. <br><br>
 
 
--> Below is the area report of the design without giving constrains,<br>

  <img width="800" alt="netlist" src="https://github.com/gohilnihar07/Samsungpdtraining/blob/2c91064365dcce6b04754499e0f3dd285dcf2f30/day9/17_report_area.png"> <br><br>


--> Timing report without giving constraints,<br>

 <img width="800" alt="netlist" src="https://github.com/gohilnihar07/Samsungpdtraining/blob/2c91064365dcce6b04754499e0f3dd285dcf2f30/day9/18_timing_pastcompile.png"> <br><br>


--> constraining my design,<br>

 <img width="800" alt="netlist" src="https://github.com/gohilnihar07/Samsungpdtraining/blob/2c91064365dcce6b04754499e0f3dd285dcf2f30/day9/19_set_delay_timing_violate.png"> <br><br>


--> Timing report after optimizing design,<br>
 
   <img width="800" alt="netlist" src="https://github.com/gohilnihar07/Samsungpdtraining/blob/2c91064365dcce6b04754499e0f3dd285dcf2f30/day9/20_timing_post_compile.png"> <br><br>


--> Area report after constraining from input to ouput paths,<br>

   <img width="800" alt="netlist" src="https://github.com/gohilnihar07/Samsungpdtraining/blob/2c91064365dcce6b04754499e0f3dd285dcf2f30/day9/21_area_report_2.png"> <br><br>

--> Area report for sel to out y constrained,<br>

   <img width="800" alt="netlist" src="https://github.com/gohilnihar07/Samsungpdtraining/blob/2c91064365dcce6b04754499e0f3dd285dcf2f30/day9/25_area_report_3.png"> <br>
   Can see, and we can compare are with previous case it's almost 3 timesarea so we can say to met the constraint now it has used two multiplier instead one.<br><br>


--> Same thing can also be noticed in schematic,<br>

 <img width="800" alt="netlist" src="https://github.com/gohilnihar07/Samsungpdtraining/blob/2c91064365dcce6b04754499e0f3dd285dcf2f30/day9/24_GUI.png"> <br><br>

 --> Now we will constraint that max area can't be larger than 800. can see timing report for that,<br>
 <img width="800" alt="netlist" src="https://github.com/gohilnihar07/Samsungpdtraining/blob/2c91064365dcce6b04754499e0f3dd285dcf2f30/day9/26_timing_report_postareaconstraint.png"> <br><br>



--> Area report for this case,<br>
 <img width="800" alt="netlist" src="https://github.com/gohilnihar07/Samsungpdtraining/blob/2c91064365dcce6b04754499e0f3dd285dcf2f30/day9/27_area_report4.png"> <br>
 Can see it has optimized it based on constraints.<br><br>

</details>



<details> 
<summary> Lab for sequential logic optimization </summary> 
	
Examples,<br>

1. dff_const1,<br>

--> verilog code for the design,<br>

  ```ruby
    module dff_const1(input clk, input reset, output reg q);
always @(posedge clk, posedge reset)
begin
	if(reset)
		q <= 1'b0;
	else
		q <= 1'b1;
end

endmodule
```

<br>

--> Expecting after optimization,<br>
 <img width="800" alt="netlist" src="https://github.com/gohilnihar07/Samsungpdtraining/blob/85d2d0620a81670a50fe1d6818dd2cc7930fdeea/day9/LS1.jpg"> <br><br>

--> cells of design,<br>
 <img width="800" alt="netlist" src="https://github.com/gohilnihar07/Samsungpdtraining/blob/85d2d0620a81670a50fe1d6818dd2cc7930fdeea/day9/28_seq_dff_const1_cells.png"> <br><br>

-->schematic for design,<br>
  <img width="800" alt="netlist" src="https://github.com/gohilnihar07/Samsungpdtraining/blob/85d2d0620a81670a50fe1d6818dd2cc7930fdeea/day9/29_dff_c1_GUI.png"> <br><br>




2. dff_const2,<br>

--> verilog code for the design,<br>

  ```ruby
   module dff_const2(input clk, input reset, output reg q);
always @(posedge clk, posedge reset)
begin
	if(reset)
		q <= 1'b1;
	else
		q <= 1'b1;
end

endmodule
```

<br>

--> Expecting after optimization,<br>
 <img width="800" alt="netlist" src="https://github.com/gohilnihar07/Samsungpdtraining/blob/85d2d0620a81670a50fe1d6818dd2cc7930fdeea/day9/LS2.jpg"> <br><br>

--> schematic after optimization,<br>
 <img width="800" alt="netlist" src="https://github.com/gohilnihar07/Samsungpdtraining/blob/85d2d0620a81670a50fe1d6818dd2cc7930fdeea/day9/29_dff_c1_GUI.png"> <br><br>

--> now if we don't want to do optimization then by setting seuential propagation constant as false we can prevent it from optimization, can see in below schematic,<br>
  <img width="800" alt="netlist" src="https://github.com/gohilnihar07/Samsungpdtraining/blob/85d2d0620a81670a50fe1d6818dd2cc7930fdeea/day9/30_dff_c2_GUI.png"> <br><br>




3. dff_const3,<br>

--> verilog code for the design,<br>

  ```ruby
 module dff_const3(input clk, input reset, output reg q);
 reg q1;

 always @(posedge clk, posedge reset)
 begin
	if(reset)
	begin
		q <= 1'b1;
		q1 <= 1'b0;
	end
	else
	begin
		q1 <= 1'b1;
		q <= q1;
	end
 end

 endmodule
```

<br>

--> Expecting after optimization,<br>
 <img width="800" alt="netlist" src="https://github.com/gohilnihar07/Samsungpdtraining/blob/85d2d0620a81670a50fe1d6818dd2cc7930fdeea/day9/LS3.jpg"> <br><br>

--> schematic for the design,<br>
 <img width="800" alt="netlist" src="https://github.com/gohilnihar07/Samsungpdtraining/blob/85d2d0620a81670a50fe1d6818dd2cc7930fdeea/day9/33_dff_c3_GUI.png"> <br><br>




4. dff_const4,<br>

--> verilog code for the design,<br>

  ```ruby
  module dff_const4(input clk, input reset, output reg q);
reg q1;

always @(posedge clk, posedge reset)
begin
	if(reset)
	begin
		q <= 1'b1;
		q1 <= 1'b1;
	end
	else
	begin
		q1 <= 1'b1;
		q <= q1;
	end
end
endmodule
```

<br>

--> Expecting after optimization,<br>
 <img width="800" alt="netlist" src="https://github.com/gohilnihar07/Samsungpdtraining/blob/85d2d0620a81670a50fe1d6818dd2cc7930fdeea/day9/LS4.jpg"> <br><br>

--> restricting optimization,<br>
 <img width="800" alt="netlist" src="https://github.com/gohilnihar07/Samsungpdtraining/blob/85d2d0620a81670a50fe1d6818dd2cc7930fdeea/day9/32_dff_c2_restrict_optimisation.png"> <br><br>
 
--> schematic for restricting optimization,<br>
 <img width="800" alt="netlist" src="https://github.com/gohilnihar07/Samsungpdtraining/blob/85d2d0620a81670a50fe1d6818dd2cc7930fdeea/day9/34_dff_c5_GUI_constrained.png"> <br>
 i have set the constraints as false so that variables will retain in tool memory so it's not removing that flop.<br><br>

--> schematic for optimized one,<br>
  <img width="800" alt="netlist" src="https://github.com/gohilnihar07/Samsungpdtraining/blob/85d2d0620a81670a50fe1d6818dd2cc7930fdeea/day9/34_dff_c4_GUI_unconstrained.png"> <br><br>

</details>





<details>
	<summary>Special optimizations</summary>


 **Register retiming optimization**
  Register retiming is a technique used to optimize the performance of digital circuits by arranging the registers in circuit without chnaging it's functionality.<br>
  The primary goal of register retiming is to minimize the critical path delay, which is the longest parth in the circuit from input to an output.<br>
  
   <img width="800" alt="netlist" src="https://github.com/gohilnihar07/Samsungpdtraining/blob/b38747db50d9cc29f08293a82bb0d61b46a17734/day9/SO_RR_1.jpg"> <br>
   <img width="800" alt="netlist" src="https://github.com/gohilnihar07/Samsungpdtraining/blob/b38747db50d9cc29f08293a82bb0d61b46a17734/day9/SO_RR_2.jpg"> <br>
   <img width="800" alt="netlist" src="https://github.com/gohilnihar07/Samsungpdtraining/blob/b38747db50d9cc29f08293a82bb0d61b46a17734/day9/SO_RR_2.jpg"> <br>
   Basically DC is doing here best possible split. and this is called register retiming.<br>
   the disadvantage of register retiming is we won't be able to understand the value coming t intermediate stage but if we won't do register retiming then we will get sub-optimal logic. SO, be very careful in selecting when to use register retiming and when to not.<br><br>

   *-->Lab example on register retiming*

   --> verilog code for the design,<br>

   ```ruby
  module check_reg_retime (input clk , input [3:0] a, input [3:0] b , output [7:0] c , input reset);

wire [7:0] mult;
assign mult = a * b;
reg [7:0] q1;
reg [7:0] q2;
reg [7:0] q3;




always @ (posedge clk , posedge reset)
begin
	if(reset)
	begin
		q1 <= 8'b0;
		q2 <= 8'b0;
		q3 <= 8'b0;
	end
	else
	begin
		q1 <= mult;
		q2 <= q1;
		q3 <= q2;
	end
end
assign c = q3;

endmodule
 ```
   
  --> view,<br>
   <img width="800" alt="netlist" src="https://github.com/gohilnihar07/Samsungpdtraining/blob/b38747db50d9cc29f08293a82bb0d61b46a17734/day9/SO_RR_L_1.jpg"> <br><br>

  --> Timing report,<br>
   <img width="800" alt="netlist" src="https://github.com/gohilnihar07/Samsungpdtraining/blob/b38747db50d9cc29f08293a82bb0d61b46a17734/day9/44_retime_timing_pastclock.png"> <br><br>

  --> Constraining design for timing,<br>
 <img width="800" alt="netlist" src="https://github.com/gohilnihar07/Samsungpdtraining/blob/b38747db50d9cc29f08293a82bb0d61b46a17734/day9/45_retime_clocks.png"> <br><br>


--> timing report after constraining design,<br>
<img width="800" alt="netlist" src="https://github.com/gohilnihar07/Samsungpdtraining/blob/b38747db50d9cc29f08293a82bb0d61b46a17734/day9/46_retime_timig_report.png"> <br><br>

--> timing report after compiling ultra,<br>
<img width="800" alt="netlist" src="https://github.com/gohilnihar07/Samsungpdtraining/blob/b38747db50d9cc29f08293a82bb0d61b46a17734/day9/49_retime_timing_report_input_post_compile.png"> <br><br><br>



**Boundary optimization**

It refers typically to optimizing boundary7 of a digital design for improvement of power, performance and area.<br>

<img width="800" alt="netlist" src="https://github.com/gohilnihar07/Samsungpdtraining/blob/b38747db50d9cc29f08293a82bb0d61b46a17734/day9/SO_BO_1.jpg"> <br>
the DC may dissolve this boundary to optimize it.so after synthesizing it there will not be hierarchy call sub module in the netlist.<br>

The advantage of boundry optimization is, i will get optimal logic.but there is one drawback too, that this may going to create a problem for us in terms of functional design-verification. <br><br>

So, for preventing from optimization,<br>

```ruby
  set_boundary_optimization <design> <true/false>
```

*-> Lab for boundary optimization*
Example,<br>
check_boundary,<br>

--> verilog code for design,<br>

```ruby
module check_boundary (input clk , input res , input [3:0] val_in , output reg [3:0] val_out);
wire en;
internal_module u_im (.clk(clk) , .res(res) , .cnt_roll(en));

always @ (posedge clk , posedge res)
begin
	if(res)
		val_out <= 4'b0;
	else if(en)
		val_out <= val_in;	
end
endmodule


module internal_module (input clk , input res , output cnt_roll);
reg [2:0] cnt;

always @(posedge clk , posedge res)
begin
	if(res)
		cnt <= 3'b0;
	else
		cnt <= cnt + 1;
end

assign cnt_roll = (cnt == 3'b111);

endmodule
```
<br><br>



--> view of our design,<br>
<img width="800" alt="netlist" src="https://github.com/gohilnihar07/Samsungpdtraining/blob/b38747db50d9cc29f08293a82bb0d61b46a17734/day9/SO_BO_L_1.jpg"> <br><br>

--> cells of the design,<br>
<img width="800" alt="netlist" src="https://github.com/gohilnihar07/Samsungpdtraining/blob/b38747db50d9cc29f08293a82bb0d61b46a17734/day9/37_boundary_cell_nohier.png"> <br><br>

--> GUI with no hierarchy,<br>
<img width="800" alt="netlist" src="https://github.com/gohilnihar07/Samsungpdtraining/blob/b38747db50d9cc29f08293a82bb0d61b46a17734/day9/38_boundary_GUI_nohier.png"> <br><br>


--> preventing from optimization ,<br>
<img width="800" alt="netlist" src="https://github.com/gohilnihar07/Samsungpdtraining/blob/b38747db50d9cc29f08293a82bb0d61b46a17734/day9/41_boundary_GUI_withhier.png"> <br><br>

--> GUI with hierarchy
<img width="800" alt="netlist" src="https://github.com/gohilnihar07/Samsungpdtraining/blob/b38747db50d9cc29f08293a82bb0d61b46a17734/day9/41_boundary_GUI_withhier.png"> <br><br><br>




**Isolating output ports**
Isolating output ports is very important in some cases because exteranal load variations may affect out internal paths and due to that there may be a possiblity also that internal paths may get fail so to prevent internal paths from getting fail we isolate the output port via buffer. so there won't be any affect on internal paths.<br>
<img width="800" alt="netlist" src="https://github.com/gohilnihar07/Samsungpdtraining/blob/b38747db50d9cc29f08293a82bb0d61b46a17734/day9/SO_isolating_output_port_1.jpg"> <br>
<img width="800" alt="netlist" src="https://github.com/gohilnihar07/Samsungpdtraining/blob/b38747db50d9cc29f08293a82bb0d61b46a17734/day9/SO_isolating_output_port_2.jpg"> <br><br>


*Lab on isolating output ports* <br>
Example,<br>
 
--> verilog code for design,<br>

```ruby
module check_boundary (input clk , input res , input [3:0] val_in , output reg [3:0] val_out);
wire en;
internal_module u_im (.clk(clk) , .res(res) , .cnt_roll(en));

always @ (posedge clk , posedge res)
begin
	if(res)
		val_out <= 4'b0;
	else if(en)
		val_out <= val_in;	
end
endmodule


module internal_module (input clk , input res , output cnt_roll);
reg [2:0] cnt;

always @(posedge clk , posedge res)
begin
	if(res)
		cnt <= 3'b0;
	else
		cnt <= cnt + 1;
end

assign cnt_roll = (cnt == 3'b111);

endmodule
```
<br><br>
--> schamatic before isolating the output port,<br>
<img width="800" alt="netlist" src="https://github.com/gohilnihar07/Samsungpdtraining/blob/df3177e8a85ab0cfba6237b5ff0dccf47c97311e/day9/52_isolate_GUI_without_isolate.png"> <br><br>
--> Timing report before isolating the output port,<br>
<img width="800" alt="netlist" src="https://github.com/gohilnihar07/Samsungpdtraining/blob/df3177e8a85ab0cfba6237b5ff0dccf47c97311e/day9/54_isolate_timing_report_past_isolate.png"> <br><br>
--> Timing report after isolating the ouput port,<br>
<img width="800" alt="netlist" src="https://github.com/gohilnihar07/Samsungpdtraining/blob/df3177e8a85ab0cfba6237b5ff0dccf47c97311e/day9/58_isolate_timing_report_post_isolate.png"> <br><br>
--> Can see in schematic also,<br>
<img width="800" alt="netlist" src="https://github.com/gohilnihar07/Samsungpdtraining/blob/df3177e8a85ab0cfba6237b5ff0dccf47c97311e/day9/60_isolate_GUI_post_isolate.png"> <br><br>




**Multi-cycle paths**

--> Muticycle paths are encountered in digital designs when specific timing requirement or constrains permit longer propagation delays.<br>
<img width="800" alt="netlist" src="https://github.com/gohilnihar07/Samsungpdtraining/blob/df3177e8a85ab0cfba6237b5ff0dccf47c97311e/day9/SO_MSP.jpg"> <br><br>


*Lab on multi-cycle paths*
Example,<br>
--> verilog code for design,<br>

```ruby
module check_boundary (input clk , input res , input [3:0] val_in , output reg [3:0] val_out);
wire en;
internal_module u_im (.clk(clk) , .res(res) , .cnt_roll(en));

always @ (posedge clk , posedge res)
begin
	if(res)
		val_out <= 4'b0;
	else if(en)
		val_out <= val_in;	
end
endmodule


module internal_module (input clk , input res , output cnt_roll);
reg [2:0] cnt;

always @(posedge clk , posedge res)
begin
	if(res)
		cnt <= 3'b0;
	else
		cnt <= cnt + 1;
end

assign cnt_roll = (cnt == 3'b111);

endmodule
```
<br><br>

--> compiling the design,<br>
<img width="800" alt="netlist" src="https://github.com/gohilnihar07/Samsungpdtraining/blob/df3177e8a85ab0cfba6237b5ff0dccf47c97311e/day9/61_mcp_compile_link_compile.png"> <br><br>
-->sourcing the script,<br>
<img width="800" alt="netlist" src="https://github.com/gohilnihar07/Samsungpdtraining/blob/df3177e8a85ab0cfba6237b5ff0dccf47c97311e/day9/62_mcp_source_timing_report.png"> <br><br>
-->timing report after optimizing design,<br>
<img width="800" alt="netlist" src="https://github.com/gohilnihar07/Samsungpdtraining/blob/df3177e8a85ab0cfba6237b5ff0dccf47c97311e/day9/64_timing_report_post_-compile.png"> <br><br>
-->setting up multicycle path,<br>
<img width="800" alt="netlist" src="https://github.com/gohilnihar07/Samsungpdtraining/blob/df3177e8a85ab0cfba6237b5ff0dccf47c97311e/day9/65_setmcp_timing_report_post_-compile.png"> <br><br>
-->timing report after setting up ,multicycle path,<br>
<img width="800" alt="netlist" src="https://github.com/gohilnihar07/Samsungpdtraining/blob/df3177e8a85ab0cfba6237b5ff0dccf47c97311e/day9/65_setmcp_timing_report_post_-compile.png"> <br><br>
--> hold timing report,<br><br>
<img width="800" alt="netlist" src="https://github.com/gohilnihar07/Samsungpdtraining/blob/df3177e8a85ab0cfba6237b5ff0dccf47c97311e/day9/73_timing_delay_min_from_inputs.png"> <br><br>
-->timing reports to pro_reg[*]/D from all_inputs,
<img width="800" alt="netlist" src="https://github.com/gohilnihar07/Samsungpdtraining/blob/df3177e8a85ab0cfba6237b5ff0dccf47c97311e/day9/73_timing_delay_min_from_inputs.png"> <br><br>
--> timing report after isolating the output,
<img width="800" alt="netlist" src="https://github.com/gohilnihar07/Samsungpdtraining/blob/df3177e8a85ab0cfba6237b5ff0dccf47c97311e/day9/76_timing_report_last.png"> <br><br>


**False paths**

<img width="800" alt="netlist" src="https://github.com/gohilnihar07/Samsungpdtraining/blob/df3177e8a85ab0cfba6237b5ff0dccf47c97311e/day9/SO_FP_1.jpg"> <br>
<img width="800" alt="netlist" src="https://github.com/gohilnihar07/Samsungpdtraining/blob/df3177e8a85ab0cfba6237b5ff0dccf47c97311e/day9/SO_FP_2.jpg"> <br>
Basically if there will be no relation between two clock then that will be declared as false path.

</details>




## DAY-10 QOR

<details>
	<summary> Intoduction to propagation delay and concepts associated with it</summary>
	 Propagation delay refers to the time it takes for a signal to travel from the input of a logic gate or circuit to its output, after accounting for various delays within the circuit. <br>
	Let's take example of below CMOS inverter gate to understand it in more details,<br>
	<img width="800" alt="netlist" src="https://github.com/gohilnihar07/Samsungpdtraining/blob/8d6d09ac00282153a53f3b73f34db50b57857511/1.jpg"> <br>
        Is A rise to Y fall and A fall to Y rise delay are same ? <br>
	No. <br>
        Because, Rise-to-fall and fall-to-rise propagation delays differ due to the intrinsic characteristics of NMOS and PMOS transistors. NMOS transistors switch faster during falling transitions due to higher electron mobility, while PMOS transistors have faster rising transitions due to lower hole mobility, creating an inherent asymmetry in CMOS circuitry. <br>
	Basically for any circuit, all the different inputs are going to give us different timing arc combinations. <br><br><br>
 

 **--> Timing paths** <br>
*--> Let's understand the timing paths by one example,* <br> 
       <img width="800" alt="netlist" src="https://github.com/gohilnihar07/Samsungpdtraining/blob/8d6d09ac00282153a53f3b73f34db50b57857511/2.jpg"> <br> <br>

       
  1. DFFA(clk-Qr) -> INV(Ar) -> INV(Yf) -> AND (Af) -> AND (Yf) -> DFFC(f) <br>

  -> The above " Max delay from DFFA to C " path is having 1.65ns delay. <br><br>

  2. DFFA(clk-Qf) -> INV(Af) -> INV(Yr) -> AND (Ar) -> AND (Yr) -> DFFC(r) <br>

  -> The above " Min delay from DFFA to C " path is having 1.5ns delay. <br><br>

  3. DFFB(clk-Qr) -> AND (Br) -> AND (Yr) -> DFFC(r) <br>

  -> The above " Max delay from DFFB to C " path is having 1.15ns delay. <br><br>

  4. DFFB(clk-Qf) -> AND (Bf) -> AND (Yf) -> DFFC(f) <br>

  -> The above " Min delay from DFFB to C " path is having 1.0ns delay. <br><br><br>


*--> Now let's understand, For a particular command which path tool will report out of above,* <br><br>

   - report_timing -from DFFA/clk -to DFFC/D -delay_max  <br>
   -> This will report path number 1 which is "Max delay from DFFA to C". <br><br>

   - report_timing -from DFFA/clk -to DFFC/D -delay_min  <br>
   -> This will report path number 2 which is "Min delay from DFFA to C". <br><br>

   - report_timing -delay min -to DFFC/D  <br>
   -> This will report path number 4 which is "Min delay from DFFB to C". <br><br>

   - report_timing -delay max -to DFFC/D  <br>
   -> This will report path number 1 which is "Max delay from DFFA to C". <br><br>

   - report_timing -delay_type max -rise_to DFF_C/D  // basically, it says what is the maximum rise delay to DFF C. <br>
   -> This will report path number 2 which is "Min delay from DFFA to C". <br><br>

   - report_timing -delay_type max -fall_to DFF_C/D  // basically, it says what is the maximum fall delay to DFF C. <br>
   -> This will report path number 1 which is "Max delay from DFFA to C". <br><br>

   - report_timing -delay_type min -rise_to DFF_C/D  // basically, it says what is the minimum rise delay to DFF C. <br>
   -> This will report path number 3 which is "Max delay from DFFB to C". <br><br>

   - report_timing -delay_type min -fall_to DFF_C/D  // basically, it says what is the minimum fall delay to DFF C. <br>
   -> This will report path number 4 which is "Min delay from DFFB to C". <br><br><br>


*--> Continuing the same example by considering that clock period be 5ns,*  <br>   
   
   - report_timing -delay_type max -to DFF_c/D <br>
   -> This will report path number 1 which is "Max delay from DFFA to C". which has 1.65ns arrival time.<br><br>

     Clock period = 5ns , setup of DFFC = 0.5ns <br>
     Data at DFFC needs to be stable by = 5-0.5 => 4.5ns (Required time) <br>
     Setup check = Required time - Arrival time <br>
                 = 4.5ns - 1.65ns <br>
                 = 2.85ns <br> <br>
     
   - report_timing -delay_type min -to DFF_c/D <br>
   -> This will report path number 4 which is "Min delay from DFFB to C". which has 1.0ns arrival time.<br><br>

     Hold of DFFC => 0.1ns (Required time) <br>
     Setup check = Arrival time - Required time <br>
                 = 1.0ns - 0.1ns <br>
                 = 0.9ns <br> <br>
     


   **--> Max_paths and nworst** <br>
   - Let's take one example to understand above two terms, <br>
   <img width="800" alt="netlist" src="https://github.com/gohilnihar07/Samsungpdtraining/blob/8d6d09ac00282153a53f3b73f34db50b57857511/3.jpg"> <br>

   - Now when i say just simply "report_timing" the worse failing path or worst slack path will get reported. in this example that path is, the path with -1.2ns slack. <br><br>
   
   - report_timing -max_paths2 ,<br>
     Basically max_paths means maximum this much path we can select for worst. Per end point it will pick one worst path. Because by default nwrost option is 1. For this example it will select path having slack of -1.0ns and path having of -1.2ns <br><br>

   - report_timing -max_paths2 -nworst2,<br>
     Basically, nworst suggest how many maximum worst path per end point it can select. For this example it will pick path with slack -1.2ns and -1.1ns. <br><br>

   
</details>




<details> 
<summary> Lab on timing report </summary> <br>

 *--> Let's first understand, what are the ways to identify whether it's setup check report or hold check report,* <br>
 
   --> The verilog code of design,<br>
   ```ruby
   
module lab8_circuit (input rst, input clk , input IN_A , input IN_B , output OUT_Y , output out_clk , output reg out_div_clk);
reg REGA , REGB , REGC ; 

always @ (posedge clk , posedge rst)
begin
	if(rst)
	begin
		REGA <= 1'b0;
		REGB <= 1'b0;
		REGC <= 1'b0;
		out_div_clk <= 1'b0;
	end
	else
	begin
		REGA <= IN_A | IN_B;
		REGB <= IN_A ^ IN_B;
		REGC <= !(REGA & REGB);
		out_div_clk <= ~out_div_clk; 
	end
end

assign OUT_Y = ~REGC;

assign out_clk = clk;

endmodule
   ```
   --> Constraint tcl file,<br>
   
```ruby
create_clock -name MYCLK -per 10 [get_ports clk];

set_clock_latency -source 2 [get_clocks MYCLK];
set_clock_latency 1 [get_clocks MYCLK];
set_clock_uncertainty -setup 0.5 [get_clocks MYCLK];
set_clock_uncertainty -hold 0.1 [get_clocks MYCLK];

set_input_delay -max 4 -clock [get_clocks MYCLK] [get_ports IN_A];
set_input_delay -max 4 -clock [get_clocks MYCLK] [get_ports IN_B];
set_input_delay -min 1 -clock [get_clocks MYCLK] [get_ports IN_A];
set_input_delay -min 1 -clock [get_clocks MYCLK] [get_ports IN_B];

set_input_transition -max 0.4 [get_ports IN_A];
set_input_transition -max 0.4 [get_ports IN_B];
set_input_transition -min 0.1 [get_ports IN_A];
set_input_transition -min 0.1 [get_ports IN_B];

create_generated_clock -name MYGEN_CLK -master MYCLK -source [get_ports clk] -div 1 [get_ports out_clk];
create_generated_clock -name MYGEN_DIV_CLK -master MYCLK -source [get_ports clk] -div 2 [get_ports out_div_clk]; 

set_output_delay -max 4 -clock [get_clocks MYGEN_CLK] [get_ports OUT_Y];
set_output_delay -min 1 -clock [get_clocks MYGEN_CLK] [get_ports OUT_Y];

set_load -max 0.4 [get_ports OUT_Y];
set_load -min 0.1 [get_ports OUT_Y];
```


   --> timing report (t1),<br>
   <img width="800" alt="netlist" src="https://github.com/gohilnihar07/Samsungpdtraining/blob/9662a1b76d7bbf1e6e08913ec50c992825acd708/DAY-10/1.%20t1.rpt%20.png"> <br>
     Clues to identify which check it is, are by path type or by launch and edge and capture edge timing difference or by setup time or hold time which one is written in the report, or by whether there is "data required -data arrival" or "data arrival - data required". So, by any on of these clue we can identify whether it's setup check report or it's hold check report. <br><br><br>


*--> To observe, how slack and other delay and all are varying for input fall transition and input rise transition,* <br>

  --> timing report "-from IN_A" (t1),<br>
     <img width="800" alt="netlist" src="https://github.com/gohilnihar07/Samsungpdtraining/blob/9662a1b76d7bbf1e6e08913ec50c992825acd708/DAY-10/2.%20t1.rpt_from%20IN_A%20.png"> <br><br>
  --> timing report "-from IN_A" (t1) Vs timing report "-rise_from IN_A" (t2),<br>
     <img width="800" alt="netlist" src="https://github.com/gohilnihar07/Samsungpdtraining/blob/9662a1b76d7bbf1e6e08913ec50c992825acd708/DAY-10/3.%20t1.rpt%20vs%20t2.rpt_rise_from%20IN_A%20.png"> <br>
      Since, the t1 and t2 report both are not ending at the same point so we can't make a pure comparison. <br><br>

  --> timing report "-from IN_A" (t1) Vs timing report "-rise_from IN_A -to REGA_reg/D" (t3), <br>
    <img width="800" alt="netlist" src="https://github.com/gohilnihar07/Samsungpdtraining/blob/9662a1b76d7bbf1e6e08913ec50c992825acd708/DAY-10/4.%20t1.rpt%20vs%20t3.rpt%20.png"> <br>
     we have generated this t3 timing report because the t1 report is ending at REGA_reg/D pin so to compare purely in t3 report we have set end point same as t1 report. we can clearly observe that how slack and other delays of cells in path and all are changing for the input A rise and input A fall transitions. <br><br><br>
     
  
  --> As i mentioned the clues earlier from that we can say this report is for hold chcek, <br>
   <img width="800" alt="netlist" src="https://github.com/gohilnihar07/Samsungpdtraining/blob/9662a1b76d7bbf1e6e08913ec50c992825acd708/DAY-10/5.%20can%20say%20it's%20for%20hold%20check.png"> <br><br>

  --> To see what is the contribution of this particular U15/Y cell in max path,<br>
    <img width="800" alt="netlist" src="https://github.com/gohilnihar07/Samsungpdtraining/blob/9662a1b76d7bbf1e6e08913ec50c992825acd708/DAY-10/6.png"> <br>
   in max path this particular cell delay can be minimum also because what matters is overall delay of path.<br><br>

   --> To see what is the contribution of this particular U15/Y cell in min path,<br>
    <img width="800" alt="netlist" src="https://github.com/gohilnihar07/Samsungpdtraining/blob/9662a1b76d7bbf1e6e08913ec50c992825acd708/DAY-10/7.for%20min%20.png"> <br>
   simillary here also, in min path this particular cell delay can be maximum also because what matters is overall delay of path.<br><br>
	
</details>



<details>
 <summary> Lab on checking design for HFN and transition </summary> 
	
--> we will check about whether my design is correctly loaded into DC or am i missing something in constraints or something, so is there any utility available in the tool to check whether we loaded the design is constraints correctly all these things we will see. <br>
--> verilog code for the design, <br>
	
  
```ruby
   
module lab8_circuit (input rst, input clk , input IN_A , input IN_B , output OUT_Y , output out_clk , output reg out_div_clk);
reg REGA , REGB , REGC ; 

always @ (posedge clk , posedge rst)
begin
	if(rst)
	begin
		REGA <= 1'b0;
		REGB <= 1'b0;
		REGC <= 1'b0;
		out_div_clk <= 1'b0;
	end
	else
	begin
		REGA <= IN_A | IN_B;
		REGB <= IN_A ^ IN_B;
		REGC <= !(REGA & REGB);
		out_div_clk <= ~out_div_clk; 
	end
end

assign OUT_Y = ~REGC;

assign out_clk = clk;

endmodule
```
--> check_design, <br>
<img width="800" alt="netlist" src="https://github.com/gohilnihar07/Samsungpdtraining/blob/9662a1b76d7bbf1e6e08913ec50c992825acd708/DAY-10/9.%20check_design.png"> <br><br>
--> checking timing,<br>
<img width="800" alt="netlist" src="https://github.com/gohilnihar07/Samsungpdtraining/blob/9662a1b76d7bbf1e6e08913ec50c992825acd708/DAY-10/10.%20check_timing.png"> <br>
 it's going to check whether my design is proper or not , my design is constrained properly or not. <br><br>

 --> reporting constraints, <br>
 <img width="800" alt="netlist" src="https://github.com/gohilnihar07/Samsungpdtraining/blob/9662a1b76d7bbf1e6e08913ec50c992825acd708/DAY-10/11.%20reporting%20constraints%20.png"> <br>
 If we don't source any constraints then defaults constraints which are there in the tool memory that will be loaded.<br><br>

 --> checking timing after sourcing my constraints,<br>
<img width="800" alt="netlist" src="https://github.com/gohilnihar07/Samsungpdtraining/blob/9662a1b76d7bbf1e6e08913ec50c992825acd708/DAY-10/13.%20check%20timing%20.png"> <br>
  it showing that out_clk and out_div_clk are not constrained but that is fine because i can't constrained clock with anything.<br><br>

--> reporting constraints after sourcing my constraints,<br>
<img width="800" alt="netlist" src="https://github.com/gohilnihar07/Samsungpdtraining/blob/9662a1b76d7bbf1e6e08913ec50c992825acd708/DAY-10/14.%20reporting%20constraints.png"> <br>
  since we have sourced our constraints so it's not showing default constraints.<br><br>


**--> Lab on high fanout net(HFN) examples,** <br>

-->  Verilog code for design(mux_generate_128_1.v),<br>
```ruby
 module mux_generate (input [127:0]i , input [6:0] sel  , output reg y);
integer k;
always @ (*)
begin
for(k = 0; k < 128; k=k+1) begin
	if(k == sel)
		y = i[k];
end
end
endmodule
```

--> reading verilog file,<br>
<img width="800" alt="netlist" src="https://github.com/gohilnihar07/Samsungpdtraining/blob/9662a1b76d7bbf1e6e08913ec50c992825acd708/DAY-10/15.%20reading%20%20verilog%20file.png"> <br>
 it's interpriting as latch but when you synthesized it, there won.t be any latch.<br><br>
--> check_design, <br>
<img width="800" alt="netlist" src="https://github.com/gohilnihar07/Samsungpdtraining/blob/9662a1b76d7bbf1e6e08913ec50c992825acd708/DAY-10/16.%20check_design.png"> <br><br>
--> viewing generated netlist,<br>
<img width="800" alt="netlist" src="https://github.com/gohilnihar07/Samsungpdtraining/blob/9662a1b76d7bbf1e6e08913ec50c992825acd708/DAY-10/17.%20can%20see%20all%20the%20cells%20are%20combinational.png"> <br>
 Can see all are combinational cells here there is no any sequential cells.<br><br>

 --> To see wethere there is sequential cells or not,<br>
 <img width="800" alt="netlist" src="https://github.com/gohilnihar07/Samsungpdtraining/blob/9662a1b76d7bbf1e6e08913ec50c992825acd708/DAY-10/18.%20filtering%20sequential%20cells.png"> <br>
  It won't show any cells because there is not any sequential cell.<br><br>
 --> To see whether there is any combinational cells or not,<br>
 <img width="800" alt="netlist" src="https://github.com/gohilnihar07/Samsungpdtraining/blob/9662a1b76d7bbf1e6e08913ec50c992825acd708/DAY-10/19.%20filtering%20combinational%20cells.png"> <br><br>
 --> timing report to see capacitance,<br>
 <img width="800" alt="netlist" src="https://github.com/gohilnihar07/Samsungpdtraining/blob/9662a1b76d7bbf1e6e08913ec50c992825acd708/DAY-10/20.%20report%20timing%20for%20cap.%20png"> <br>
    can see there is so much of fanout so very large capacitance.<br><br>
 --> checking timing,<br>
 <img width="800" alt="netlist" src="https://github.com/gohilnihar07/Samsungpdtraining/blob/9662a1b76d7bbf1e6e08913ec50c992825acd708/DAY-10/21.%20check_timing.%20png"> <br><br>
    can see the end points is not constrained.<br><br>
 --> setting the maximum delay from all inputs to all outputs,<br>
 <img width="800" alt="netlist" src="https://github.com/gohilnihar07/Samsungpdtraining/blob/9662a1b76d7bbf1e6e08913ec50c992825acd708/DAY-10/22.%20setting%20%20max%20delay.%20png"> <br><br>
 --> seeting maximum capacitance for our design,<br>
 <img width="800" alt="netlist" src="https://github.com/gohilnihar07/Samsungpdtraining/blob/9662a1b76d7bbf1e6e08913ec50c992825acd708/DAY-10/23.%20setting%20%20max%20capacitance.%20png"> <br><br>
 --> Below command is to check all violating constraints,<br>
 <img width="800" alt="netlist" src="https://github.com/gohilnihar07/Samsungpdtraining/blob/9662a1b76d7bbf1e6e08913ec50c992825acd708/DAY-10/24.%20reporting%20for%20all%20violations.%20png"> <br>
     we can see path is violating for timing and many nets are violating for capacitance. and we havne't yet modelled any leakage power so by default DC will target default leakage power which is in DC tool memory, that's here saying slack violation for power.<br><br>
 --> after compiling ultra, check_timing,<br>
 <img width="800" alt="netlist" src="https://github.com/gohilnihar07/Samsungpdtraining/blob/9662a1b76d7bbf1e6e08913ec50c992825acd708/DAY-10/25.%20checking%20timing%20after%20seeting%20max%20delay%20and%20max%20capacitance.%20png"> <br>
  Now we can unconstrained end points are not coming because i have set max delay.<br><br>
 --> reporting constraints,<br>
 <img width="800" alt="netlist" src="https://github.com/gohilnihar07/Samsungpdtraining/blob/9662a1b76d7bbf1e6e08913ec50c992825acd708/DAY-10/26.%20reporting%20constraints.%20png"> <br>
  Can see now, max capacitance, max transition, max delay everything has met.<br><br>
  --> reporting for capacitance and nets,<br>
  <img width="800" alt="netlist" src="https://github.com/gohilnihar07/Samsungpdtraining/blob/9662a1b76d7bbf1e6e08913ec50c992825acd708/DAY-10/27.%20reporting%20timing%20after%20setting%20max%20delay%20and%20max%20capacitance.%20png"> <br>
  Can see now, everywhere the max capacitance is less than 0.025, can also see now fanout gets broken and the high fanout nets gets buffered to properly meet that criteria.<br><br><br>
   

 *-->one more lab example on HFN,*
 In below diagram we can see that en will go to 128 pins so load on enable is humungous and so capacitance.<br>
 <img width="800" alt="netlist" src="https://github.com/gohilnihar07/Samsungpdtraining/blob/8d6d09ac00282153a53f3b73f34db50b57857511/4.jpg"> <br><br>
 --> Verilog code for the design "en_128.v",<br>
```ruby
module en_128 (input [127:0] x , output [127:0] y , input en);
	assign y[127:0] = en ?x[127:0]:128'b0;
endmodule
```
<br><br>
 --> report timing,<br>
 <img width="800" alt="netlist" src="https://github.com/gohilnihar07/Samsungpdtraining/blob/9662a1b76d7bbf1e6e08913ec50c992825acd708/DAY-10/28.%20report%20timing%20for%20en_128.%20png"> <br><br>
 --> report timing for capacitance,<br>
 <img width="800" alt="netlist" src="https://github.com/gohilnihar07/Samsungpdtraining/blob/9662a1b76d7bbf1e6e08913ec50c992825acd708/DAY-10/29.%20timing%20report%20for%20cap.%20png"> <br>
   Can see, enable fanout is 128, which is very high, so the capacitance is huge.<br><br>
 --> setting max capacitance limit,<br>
 <img width="800" alt="netlist" src="https://github.com/gohilnihar07/Samsungpdtraining/blob/9662a1b76d7bbf1e6e08913ec50c992825acd708/DAY-10/30.%20setting%20max%20cap.%20png"> <br><br>
 --> reporting constraints,<br>
 <img width="800" alt="netlist" src="https://github.com/gohilnihar07/Samsungpdtraining/blob/9662a1b76d7bbf1e6e08913ec50c992825acd708/DAY-10/31.%20reporting%20constraints.%20png"> <br>
    Capacitance is violating by huge amount because we haven't yet compiled ultra after setting max capacitance,<br><br>
 --> compile ultra,<br>
 <img width="800" alt="netlist" src="https://github.com/gohilnihar07/Samsungpdtraining/blob/9662a1b76d7bbf1e6e08913ec50c992825acd708/DAY-10/32.%20compile%20ultra.%20png"> <br>
    Now the nets will get broken and buffered.<br><br>
 --> report timing for capacitance after optimizing,<br>
 <img width="800" alt="netlist" src="https://github.com/gohilnihar07/Samsungpdtraining/blob/9662a1b76d7bbf1e6e08913ec50c992825acd708/DAY-10/33.%20report%20timing%20for%20cap%20.%20png"> <br>
   Now we can see it has only 17 fanout. earlier it had 128 fanout.<br><br>
 --> writing out ddc file for it,<br>
 <img width="800" alt="netlist" src="https://github.com/gohilnihar07/Samsungpdtraining/blob/9662a1b76d7bbf1e6e08913ec50c992825acd708/DAY-10/34.%20writing%20out%20ddc.%20png"> <br><br>
 --> Can see the schematic,<br>
  <img width="800" alt="netlist" src="https://github.com/gohilnihar07/Samsungpdtraining/blob/9662a1b76d7bbf1e6e08913ec50c992825acd708/DAY-10/35.%20schematic.%20png"> <br><br>
 Can see now, enable is driving only selectively few bits.Basically we are dividing and conquring the problem, so the high fanout net gets split, such that single pin is not having the burden of such a large heavily loaded net.<br><br>
 --> reporting timing,<br>
 <img width="800" alt="netlist" src="https://github.com/gohilnihar07/Samsungpdtraining/blob/9662a1b76d7bbf1e6e08913ec50c992825acd708/DAY-10/36%20timing%20report%20for%20transition.%20png"> <br>
 can see, trans is still bad here. there is something called set_max_transition. <br><br>
 --> setting limit to maximum transition,<br>
 <img width="800" alt="netlist" src="https://github.com/gohilnihar07/Samsungpdtraining/blob/9662a1b76d7bbf1e6e08913ec50c992825acd708/DAY-10/37.%20setting%20max%20transition%20limit.%20png"> <br><br>
 --> reporting constraints,<br>
 <img width="800" alt="netlist" src="https://github.com/gohilnihar07/Samsungpdtraining/blob/9662a1b76d7bbf1e6e08913ec50c992825acd708/DAY-10/37.%20reporting%20constraints.%20png"> <br>
  Can see the transition constraints violated.<br><br>
 --> After compiling ultra reporting constraints,<br>
 <img width="800" alt="netlist" src="https://github.com/gohilnihar07/Samsungpdtraining/blob/9662a1b76d7bbf1e6e08913ec50c992825acd708/DAY-10/39.%20reporting%20constraints%20after%20compile%20ultra.%20png"> <br>
    we can see there is no more violations.<br><br>
 --> reporting timing to see transition values now,<br>
 <img width="800" alt="netlist" src="https://github.com/gohilnihar07/Samsungpdtraining/blob/9662a1b76d7bbf1e6e08913ec50c992825acd708/DAY-10/40.reporting%20timing%20for%20transition.%20png"> <br>
  we can see, transition is limited to 150ns. now it may have use different kind of buffer to limit the transition time or something.<br><br>
 --> reporting timing from en to y[116],<br>
 <img width="800" alt="netlist" src="https://github.com/gohilnihar07/Samsungpdtraining/blob/9662a1b76d7bbf1e6e08913ec50c992825acd708/DAY-10/41.reporting%20timing%20from%20en%20to%20y%5B116%5D.%20png"> <br>
  we can see, transition is only 66ps. it has broken this net and adjusted this net is such a way that transition is not that bad. earlier the data arrival time due to high transition time was 442 ps and but now it has 254 ps. Earlier it was weak buffer so the output transition was very bad and it's strong buffer now(drive strength two) so transition time is less now.
 
</details>


## DAY-11 SOC

<details>
	<summary> Introduction to SoC</summary>
	A System on Chip (SoC) is a compact, integrated electronic circuit that encapsulates multiple essential components of a computer or electronic system onto a single semiconductor chip. It combines a microprocessor or CPU with various peripherals like memory, input/output interfaces, and often specialized hardware for specific functions.<br><br>

SoCs are prevalent in modern electronics, from smartphones and tablets to embedded systems and IoT devices. Their compactness and power efficiency make them ideal for diverse applications. SoC design involves intricate hardware and software integration, ensuring seamless operation and optimized power consumption.<br><br>

SoCs play a crucial role in enabling the proliferation of advanced technologies, offering high-performance computing in a compact form factor while minimizing energy consumption and production costs.<br><br>


</details>



<details>
	<summary> Dimensity 1300 </summary>
 --> The chipset used in Oneplus nord 2T is dimensity 1300. <br><br>
	
**--> CPU Architecture:-** <br>
	The Dimensity 1300s octa-core CPU features four premium Arm Cortex-A78 processors, including an ultra-core operating up to 3GHz. Built using the TSMC N6 (6nm-class) production process, the Dimensity 1300 is an incredibly efficient chip design for extended everyday battery life.<br>
- 1X Ultra Core: Arm Cortex-A78 up to 3GHz <br>
- 3X Super Cores: Arm Cortex-A78 up to 2.6GHz<br>
- 4X Efficiency Cores: Arm Cortex-A55 up to 2GHz<br>
- 9-core Arm Mali <br><br><br>

 **-> Graphics :-** <br>
 - It features a total of 8 high-performing ARM Cortex processors, each capable of reaching a maximum clock speed of 3GHz. Additionally, the chipset is equipped with a robust 9-core ARM Mali-G77 MC9 GPU, which efficiently handles graphics processing and also enhances gaming experiences, and accelerates day-to-day tasks.<br>
 *- GPU Type*<br>
Arm Mali-G77 MC9<br>

 *- Video Encoding*<br>
H.264, H.265 / HEVC<br>

 *- Video Playback*<br>
H.264, H.265 / HEVC, VP-9, AV1<br><br><br>

 **-> Connectivity:-** <br>

*- Cellular Technologies* <br>
2G / 3G / 4G / 5G Multi-Mode, 4G Carrier Aggregation (CA), 5G Carrier Aggregation (CA), CDMA2000 1x/EVDO Rev. A (SRLTE), EDGE, 4G FDD / TDD, 5G FDD / TDD, GSM, TD-SCDMA, WDCDMA<br>

*- Specific Functions* <br>
SA & NSA modes; SA Option2, NSA Option3 / 3a / 3x, NR TDD Band, NR FDD Band, DSS, NR DL 2CC, 200 MHz bandwidth, 4x4 MIMO, 256QAM NR UL 2CC, 2x2 MIMO, 256QAM VoNR / EPS fallback<br>

*- Peak Downlink Speed* <br>
4.7Gbps<br>

*- Peak Uplink Speed*<br>
2.5Gbps<br>

*- GNSS*<br>
GPS L1CA+L5 / BeiDou B1I+ B2a / Glonass L1OF / Galileo E1 + E5a / QZSS L1CA+ L5 / NavIC<br>

*- Wi-Fi Antenna*<br>
2T2R<br>

*- Wi-Fi*<br>
Wi-Fi 6 (a/b/g/n/ac/ax)<br>

*- Bluetooth Version*<br>
5.2<br><br><br>



**--> 5G connectivity:-** <br>
 Built into the chip, the 5G modem offer deeply engrained power saving enhancements, super-fast 5G NR performance and range with mixed-duplex 5G carrier aggregation, and true dual 5G SIM capability. 5G Elevator Mode & 5G HSR Mode specialist enhancements ensure seamless 5G experiences with immediate recovery time and reliably faster speeds, respectively.<br>
- MediaTek 5G UltraSave power saving enhancement suite<br>
- 2CC Carrier Aggregation (200MHz) across FDD+TDD<br>
- True dual 5G SIM (5G SA + 5G SA)<br>
- Dual VoNR<br><br><br>

**--> Display :-** <br>
  The Dimensity 1300 supports super-fast refresh rate displays, giving users impressive, zero-lag visuals in gaming, plus notably improved everyday experiences from smoother scrolling of webpages, social streams, and animations in apps.<br><br>
*- Max Display Resolution* <br>
2520 x 1080 <br>

*- Max Refresh Rate*<br>
168Hz <br><br><br>

**--> Camera :-** <br>
New AI-camera enhancements include improved night shot photography and HDR capabilities for great image clarity. Staggered 4K HDR video recording uses real-time 3-exposure fusion to provide 40% greater dynamic range versus standard 4K HDR video capture. <br><br>
*-Max Camera ISP* <br>
32MP + 16MP, 200MP <br>

*- Max Video Capture Resolution* <br>
3840 x 2160 <br>

*- Camera Features* <br>
HDR-ISP (3+2) / Video HDR / Video NR / Video Bokeh / Video EIS / AI-Shutter / AI-AE / AI-AF / AI-AWB / AI-NR HDR / AI-HDR / AI-FD <br> <br> <br>

**--> AI Performance :-** <br>
The Dimensity 1300 boosts AI benchmark scores from the six-core APU 3.0 by up to 10%, giving greater capacity for AI tasks. The MediaTek APU 3.0 features an advanced multi-tasking scheduler to maximize performance and efficiency while handling a wide range of simultaneous tasks.<br><br><br>

**--> Memory and storage :-** <br>
*- Memory Type*<br>
LPDDR4x<br>

*- Max Memory Frequency*<br>
4266Mbps<br>

*- Max Memory Size*<br>
16GB<br>

*- Storage Type*<br>
UFS 3.1<br><br><br>

</details>


<details>
	<summary> Semiconductor manufacturing process</summary> <br>
	
**- Design and Layout:** Engineers start by planning how the computer chip will look using special computer programs. They decide where all the tiny parts, like transistors, should go.<br>

**- Mask Creation:** They make precise templates called photomasks that show where the chip's patterns should be. These guides are used during the making process.<br>

**- Wafer Preparation:** A special flat piece of super-clean silicon, like a shiny rock, is used. They put a thin layer on it to protect it.<br>

**- Photolithography:** They shine light through the masks onto the silicon to make the patterns.<br>

**- Etching:** Chemicals are used to remove extra stuff from the silicon, leaving only the desired patterns.<br>

**- Ion Implantation:** Tiny bits are added to the silicon to make it work right.<br>

**- Deposition:** They add more layers of materials like metal or insulation in a careful way.<br>

**- Chemical Mechanical Polishing (CMP):** They make sure everything is even and smooth.<br>

**- Lithography and Etching (Repeated):** They repeat the process to build up all the chip's layers.<br>

**- Annealing:** The chip gets heated up to work perfectly.<br>

**- Testing and Inspection:** They check it many times to make sure it's perfect.<br>

**- Dicing:** They cut it into tiny pieces, and each piece becomes a computer chip!<br>

**- Packaging:** The chips are put in special cases and connected to other things so they can do their jobs.<br>
</details>


## DAY-12 VSDBabySoC Modelling
 <details>
	 <summary> Decoder2_4 </summary>

**--> Verilog code for design,** <br>
```ruby
module decoder_2_4 (en,a,b,y);
input en,a,b;
output reg [3:0]y;

always @(en,a,b)
begin
if(en==0)
begin
if(a==1'b0 & b==1'b0) 
   y=4'b0001;
else if(a==1'b0 & b==1'b1)
  y=4'b0010;
else if(a==1'b1 & b==1'b0)
  y=4'b0100;
else if(a==1'b1 & b==1'b1)
 y=4'b1000;
else y=4'bxxxx;

end 
else
y=4'b1111;
end

endmodule
```

**--> Verilog code for testbench,**
<br>
```ruby
module tb_decoder_2_4;

reg a,b,en;

wire [3:0]y;

decoder_2_4 DUT(en,a,b,y);

initial
begin

en=1; a=1'bx; b=1'bx;
#5 en=0; a=0; b=0;
#5 en=0; a=0; b=1;
#5 en=0; a=1; b=0;
#5 en=0; a=1; b=1;
end

initial
begin
$monitor("en=%b a=%b b=%b y=%b", en,a,b,y);
$dumpfile("tb_decoder_2_4.vcd");
$dumpvars;
#50 $finish;
end


endmodule
```

<br><br>

**--> Simulation result,** <br><br>
<img width="800" alt="netlist" src=""> <br>
 </details>


<details>
	<summary> BabySoC modelling</summary>
	
**--> Simulation result of Mythcore module,** <br>
<img width="800" alt="netlist" src=""> <br>
**--> Simulation result of PLL module,** <br>
<img width="800" alt="netlist" src=""> <br>
**--> Simulation result of DAC module,** <br>
<img width="800" alt="netlist" src=""> <br>
**--> Simulation result of Interfacing mythcore and PLL module,** <br>
<img width="800" alt="netlist" src=""> <br>
**--> Simulation result of Interfacing mythcore and DAC module,** <br>
<img width="800" alt="netlist" src=""> <br>
**--> Simulation result of Main core module,** <br>
<img width="800" alt="netlist" src=""> <br>

</details>
