#-----------------------------------------------------------
# Vivado v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Wed Jul 10 00:13:19 2019
# Process ID: 2416
# Current directory: C:/Users/IDEAL-INFO/Desktop/VHDL V2/Update_G
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent3228 C:\Users\IDEAL-INFO\Desktop\VHDL V2\Update_G\Update_G.xpr
# Log file: C:/Users/IDEAL-INFO/Desktop/VHDL V2/Update_G/vivado.log
# Journal file: C:/Users/IDEAL-INFO/Desktop/VHDL V2/Update_G\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/IDEAL-INFO/Desktop/VHDL V2/Update_G/Update_G.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.1/data/ip'.
open_project: Time (s): cpu = 00:00:25 ; elapsed = 00:00:37 . Memory (MB): peak = 783.105 ; gain = 136.805
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open {C:/Users/IDEAL-INFO/Desktop/VHDL V2/Update_G/Update_G_tb.vhd} w ]
add_files -fileset sim_1 {{C:/Users/IDEAL-INFO/Desktop/VHDL V2/Update_G/Update_G_tb.vhd}}
update_compile_order -fileset sim_1
reset_run synth_1
launch_runs synth_1 -jobs 3
[Wed Jul 10 11:45:45 2019] Launched synth_1...
Run output will be captured here: C:/Users/IDEAL-INFO/Desktop/VHDL V2/Update_G/Update_G.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 843.320 ; gain = 11.527
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/IDEAL-INFO/Desktop/VHDL V2/Update_G/Update_G.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_g_best' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/IDEAL-INFO/Desktop/VHDL V2/Update_G/Update_G.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj test_g_best_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/IDEAL-INFO/Desktop/VHDL V2/Update_G/Update_G.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity g_best
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/IDEAL-INFO/Desktop/VHDL V2/Update_G/Update_G_Test.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity test_g_best
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:22 . Memory (MB): peak = 843.320 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '23' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/IDEAL-INFO/Desktop/VHDL V2/Update_G/Update_G.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 986da63292e74289b5e5c054ad0372d5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_g_best_behav xil_defaultlib.test_g_best -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-718] formal port <x1> does not exist in entity <g_best>.  Please compare the definition of block <g_best> to its component declaration and its instantion to detect the mismatch. [C:/Users/IDEAL-INFO/Desktop/VHDL V2/Update_G/Update_G_Test.vhd:12]
ERROR: [VRFC 10-718] formal port <x2> does not exist in entity <g_best>.  Please compare the definition of block <g_best> to its component declaration and its instantion to detect the mismatch. [C:/Users/IDEAL-INFO/Desktop/VHDL V2/Update_G/Update_G_Test.vhd:13]
ERROR: [VRFC 10-718] formal port <f1> does not exist in entity <g_best>.  Please compare the definition of block <g_best> to its component declaration and its instantion to detect the mismatch. [C:/Users/IDEAL-INFO/Desktop/VHDL V2/Update_G/Update_G_Test.vhd:14]
ERROR: [VRFC 10-718] formal port <f2> does not exist in entity <g_best>.  Please compare the definition of block <g_best> to its component declaration and its instantion to detect the mismatch. [C:/Users/IDEAL-INFO/Desktop/VHDL V2/Update_G/Update_G_Test.vhd:15]
ERROR: [VRFC 10-718] formal port <gbest> does not exist in entity <g_best>.  Please compare the definition of block <g_best> to its component declaration and its instantion to detect the mismatch. [C:/Users/IDEAL-INFO/Desktop/VHDL V2/Update_G/Update_G_Test.vhd:16]
ERROR: [VRFC 10-718] formal port <xbest> does not exist in entity <g_best>.  Please compare the definition of block <g_best> to its component declaration and its instantion to detect the mismatch. [C:/Users/IDEAL-INFO/Desktop/VHDL V2/Update_G/Update_G_Test.vhd:17]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit test_g_best in library work failed.
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 843.320 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/IDEAL-INFO/Desktop/VHDL V2/Update_G/Update_G.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/IDEAL-INFO/Desktop/VHDL V2/Update_G/Update_G.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:01:15 . Memory (MB): peak = 843.320 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
reset_run synth_1
launch_runs synth_1 -jobs 3
[Wed Jul 10 15:06:37 2019] Launched synth_1...
Run output will be captured here: C:/Users/IDEAL-INFO/Desktop/VHDL V2/Update_G/Update_G.runs/synth_1/runme.log
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/IDEAL-INFO/Desktop/VHDL V2/Update_G/Update_G.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_g_best' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/IDEAL-INFO/Desktop/VHDL V2/Update_G/Update_G.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj test_g_best_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/IDEAL-INFO/Desktop/VHDL V2/Update_G/Update_G.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity g_best
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/IDEAL-INFO/Desktop/VHDL V2/Update_G/Update_G.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 986da63292e74289b5e5c054ad0372d5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_g_best_behav xil_defaultlib.test_g_best -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-718] formal port <x1> does not exist in entity <g_best>.  Please compare the definition of block <g_best> to its component declaration and its instantion to detect the mismatch. [C:/Users/IDEAL-INFO/Desktop/VHDL V2/Update_G/Update_G_Test.vhd:12]
ERROR: [VRFC 10-718] formal port <x2> does not exist in entity <g_best>.  Please compare the definition of block <g_best> to its component declaration and its instantion to detect the mismatch. [C:/Users/IDEAL-INFO/Desktop/VHDL V2/Update_G/Update_G_Test.vhd:13]
ERROR: [VRFC 10-718] formal port <f1> does not exist in entity <g_best>.  Please compare the definition of block <g_best> to its component declaration and its instantion to detect the mismatch. [C:/Users/IDEAL-INFO/Desktop/VHDL V2/Update_G/Update_G_Test.vhd:14]
ERROR: [VRFC 10-718] formal port <f2> does not exist in entity <g_best>.  Please compare the definition of block <g_best> to its component declaration and its instantion to detect the mismatch. [C:/Users/IDEAL-INFO/Desktop/VHDL V2/Update_G/Update_G_Test.vhd:15]
ERROR: [VRFC 10-718] formal port <gbest> does not exist in entity <g_best>.  Please compare the definition of block <g_best> to its component declaration and its instantion to detect the mismatch. [C:/Users/IDEAL-INFO/Desktop/VHDL V2/Update_G/Update_G_Test.vhd:16]
ERROR: [VRFC 10-718] formal port <xbest> does not exist in entity <g_best>.  Please compare the definition of block <g_best> to its component declaration and its instantion to detect the mismatch. [C:/Users/IDEAL-INFO/Desktop/VHDL V2/Update_G/Update_G_Test.vhd:17]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit test_g_best in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/IDEAL-INFO/Desktop/VHDL V2/Update_G/Update_G.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/IDEAL-INFO/Desktop/VHDL V2/Update_G/Update_G.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 866.734 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/IDEAL-INFO/Desktop/VHDL V2/Update_G/Update_G.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_g_best' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/IDEAL-INFO/Desktop/VHDL V2/Update_G/Update_G.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj test_g_best_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/IDEAL-INFO/Desktop/VHDL V2/Update_G/Update_G.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 986da63292e74289b5e5c054ad0372d5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_g_best_behav xil_defaultlib.test_g_best -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-718] formal port <x1> does not exist in entity <g_best>.  Please compare the definition of block <g_best> to its component declaration and its instantion to detect the mismatch. [C:/Users/IDEAL-INFO/Desktop/VHDL V2/Update_G/Update_G_Test.vhd:12]
ERROR: [VRFC 10-718] formal port <x2> does not exist in entity <g_best>.  Please compare the definition of block <g_best> to its component declaration and its instantion to detect the mismatch. [C:/Users/IDEAL-INFO/Desktop/VHDL V2/Update_G/Update_G_Test.vhd:13]
ERROR: [VRFC 10-718] formal port <f1> does not exist in entity <g_best>.  Please compare the definition of block <g_best> to its component declaration and its instantion to detect the mismatch. [C:/Users/IDEAL-INFO/Desktop/VHDL V2/Update_G/Update_G_Test.vhd:14]
ERROR: [VRFC 10-718] formal port <f2> does not exist in entity <g_best>.  Please compare the definition of block <g_best> to its component declaration and its instantion to detect the mismatch. [C:/Users/IDEAL-INFO/Desktop/VHDL V2/Update_G/Update_G_Test.vhd:15]
ERROR: [VRFC 10-718] formal port <gbest> does not exist in entity <g_best>.  Please compare the definition of block <g_best> to its component declaration and its instantion to detect the mismatch. [C:/Users/IDEAL-INFO/Desktop/VHDL V2/Update_G/Update_G_Test.vhd:16]
ERROR: [VRFC 10-718] formal port <xbest> does not exist in entity <g_best>.  Please compare the definition of block <g_best> to its component declaration and its instantion to detect the mismatch. [C:/Users/IDEAL-INFO/Desktop/VHDL V2/Update_G/Update_G_Test.vhd:17]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit test_g_best in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/IDEAL-INFO/Desktop/VHDL V2/Update_G/Update_G.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/IDEAL-INFO/Desktop/VHDL V2/Update_G/Update_G.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
export_ip_user_files -of_objects  [get_files {{C:/Users/IDEAL-INFO/Desktop/VHDL V2/Update_G/Update_G_Test.vhd}}] -no_script -reset -force -quiet
remove_files  -fileset sim_1 {{C:/Users/IDEAL-INFO/Desktop/VHDL V2/Update_G/Update_G_Test.vhd}}
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/IDEAL-INFO/Desktop/VHDL V2/Update_G/Update_G.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Update_G_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/IDEAL-INFO/Desktop/VHDL V2/Update_G/Update_G.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Update_G_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/IDEAL-INFO/Desktop/VHDL V2/Update_G/Update_G_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Update_G_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/IDEAL-INFO/Desktop/VHDL V2/Update_G/Update_G.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 986da63292e74289b5e5c054ad0372d5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Update_G_tb_behav xil_defaultlib.Update_G_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-1360] signal cannot be unconstrained [C:/Users/IDEAL-INFO/Desktop/VHDL V2/Update_G/Update_G_tb.vhd:26]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit update_g_tb in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/IDEAL-INFO/Desktop/VHDL V2/Update_G/Update_G.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/IDEAL-INFO/Desktop/VHDL V2/Update_G/Update_G.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
reset_run synth_1
launch_runs synth_1 -jobs 3
[Wed Jul 10 15:19:31 2019] Launched synth_1...
Run output will be captured here: C:/Users/IDEAL-INFO/Desktop/VHDL V2/Update_G/Update_G.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 3
[Wed Jul 10 15:30:35 2019] Launched synth_1...
Run output will be captured here: C:/Users/IDEAL-INFO/Desktop/VHDL V2/Update_G/Update_G.runs/synth_1/runme.log
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/IDEAL-INFO/Desktop/VHDL V2/Update_G/Update_G.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Update_G_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/IDEAL-INFO/Desktop/VHDL V2/Update_G/Update_G.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Update_G_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/IDEAL-INFO/Desktop/VHDL V2/Update_G/Update_G_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Update_G_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/IDEAL-INFO/Desktop/VHDL V2/Update_G/Update_G.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 986da63292e74289b5e5c054ad0372d5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Update_G_tb_behav xil_defaultlib.Update_G_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.pkg
Compiling architecture behavioral of entity xil_defaultlib.g_best [g_best_default]
Compiling architecture behavioral of entity xil_defaultlib.update_g_tb
Built simulation snapshot Update_G_tb_behav

****** Webtalk v2018.1 (64-bit)
  **** SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
  **** IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/IDEAL-INFO/Desktop/VHDL -notrace
couldn't read file "C:/Users/IDEAL-INFO/Desktop/VHDL": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Wed Jul 10 15:32:12 2019...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 866.734 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/IDEAL-INFO/Desktop/VHDL V2/Update_G/Update_G.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Update_G_tb_behav -key {Behavioral:sim_1:Functional:Update_G_tb} -tclbatch {Update_G_tb.tcl} -view {{C:/Users/IDEAL-INFO/Desktop/VHDL V2/Update_G/test_g_best_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
open_wave_config {C:/Users/IDEAL-INFO/Desktop/VHDL V2/Update_G/test_g_best_behav.wcfg}
WARNING: Simulation object /test_g_best/x1 was not found in the design.
WARNING: Simulation object /test_g_best/x2 was not found in the design.
WARNING: Simulation object /test_g_best/f1 was not found in the design.
WARNING: Simulation object /test_g_best/f2 was not found in the design.
WARNING: Simulation object /test_g_best/gbest was not found in the design.
WARNING: Simulation object /test_g_best/xbest was not found in the design.
source Update_G_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 866.734 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Update_G_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:19 . Memory (MB): peak = 866.734 ; gain = 0.000
run all
run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 886.758 ; gain = 0.000
add_bp {C:/Users/IDEAL-INFO/Desktop/VHDL V2/Update_G/Update_G.vhd} 41
remove_bps -file {C:/Users/IDEAL-INFO/Desktop/VHDL V2/Update_G/Update_G.vhd} -line 41
run 10 us
run 10 us
run all
run: Time (s): cpu = 00:00:05 ; elapsed = 00:00:57 . Memory (MB): peak = 886.758 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/IDEAL-INFO/Desktop/VHDL V2/Update_G/Update_G.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Update_G_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/IDEAL-INFO/Desktop/VHDL V2/Update_G/Update_G.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Update_G_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/IDEAL-INFO/Desktop/VHDL V2/Update_G/Update_G_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Update_G_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/IDEAL-INFO/Desktop/VHDL V2/Update_G/Update_G.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/IDEAL-INFO/Desktop/VHDL V2/Update_G/Update_G.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 986da63292e74289b5e5c054ad0372d5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Update_G_tb_behav xil_defaultlib.Update_G_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.pkg
Compiling architecture behavioral of entity xil_defaultlib.g_best [g_best_default]
Compiling architecture behavioral of entity xil_defaultlib.update_g_tb
Built simulation snapshot Update_G_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 886.758 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/IDEAL-INFO/Desktop/VHDL V2/Update_G/Update_G.runs/synth_1

launch_runs synth_1 -jobs 3
[Wed Jul 10 15:35:12 2019] Launched synth_1...
Run output will be captured here: C:/Users/IDEAL-INFO/Desktop/VHDL V2/Update_G/Update_G.runs/synth_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/IDEAL-INFO/Desktop/VHDL V2/Update_G/Update_G.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Update_G_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/IDEAL-INFO/Desktop/VHDL V2/Update_G/Update_G.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Update_G_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/IDEAL-INFO/Desktop/VHDL V2/Update_G/Update_G.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 986da63292e74289b5e5c054ad0372d5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Update_G_tb_behav xil_defaultlib.Update_G_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/IDEAL-INFO/Desktop/VHDL V2/Update_G/Update_G.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Update_G_tb_behav -key {Behavioral:sim_1:Functional:Update_G_tb} -tclbatch {Update_G_tb.tcl} -view {{C:/Users/IDEAL-INFO/Desktop/VHDL V2/Update_G/test_g_best_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
open_wave_config {C:/Users/IDEAL-INFO/Desktop/VHDL V2/Update_G/test_g_best_behav.wcfg}
WARNING: Simulation object /test_g_best/x1 was not found in the design.
WARNING: Simulation object /test_g_best/x2 was not found in the design.
WARNING: Simulation object /test_g_best/f1 was not found in the design.
WARNING: Simulation object /test_g_best/f2 was not found in the design.
WARNING: Simulation object /test_g_best/gbest was not found in the design.
WARNING: Simulation object /test_g_best/xbest was not found in the design.
source Update_G_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Update_G_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:12 . Memory (MB): peak = 886.758 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/IDEAL-INFO/Desktop/VHDL V2/Update_G/Update_G.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Update_G_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/IDEAL-INFO/Desktop/VHDL V2/Update_G/Update_G.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Update_G_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/IDEAL-INFO/Desktop/VHDL V2/Update_G/Update_G.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/IDEAL-INFO/Desktop/VHDL V2/Update_G/Update_G.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 986da63292e74289b5e5c054ad0372d5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Update_G_tb_behav xil_defaultlib.Update_G_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.1
Time resolution is 1 ps
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/IDEAL-INFO/Desktop/VHDL V2/Update_G/Update_G.runs/synth_1

launch_runs synth_1 -jobs 3
[Wed Jul 10 15:41:18 2019] Launched synth_1...
Run output will be captured here: C:/Users/IDEAL-INFO/Desktop/VHDL V2/Update_G/Update_G.runs/synth_1/runme.log
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/IDEAL-INFO/Desktop/VHDL V2/Update_G/Update_G.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Update_G_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/IDEAL-INFO/Desktop/VHDL V2/Update_G/Update_G.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Update_G_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/IDEAL-INFO/Desktop/VHDL V2/Update_G/Update_G_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Update_G_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/IDEAL-INFO/Desktop/VHDL V2/Update_G/Update_G.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/IDEAL-INFO/Desktop/VHDL V2/Update_G/Update_G.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 986da63292e74289b5e5c054ad0372d5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Update_G_tb_behav xil_defaultlib.Update_G_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.pkg
Compiling architecture behavioral of entity xil_defaultlib.g_best [g_best_default]
Compiling architecture behavioral of entity xil_defaultlib.update_g_tb
Built simulation snapshot Update_G_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2018.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 886.758 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/IDEAL-INFO/Desktop/VHDL V2/Update_G/Update_G.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Update_G_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/IDEAL-INFO/Desktop/VHDL V2/Update_G/Update_G.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Update_G_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/IDEAL-INFO/Desktop/VHDL V2/Update_G/Update_G.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/IDEAL-INFO/Desktop/VHDL V2/Update_G/Update_G.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 986da63292e74289b5e5c054ad0372d5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Update_G_tb_behav xil_defaultlib.Update_G_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.1
Time resolution is 1 ps
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/IDEAL-INFO/Desktop/VHDL V2/Update_G/Update_G.runs/synth_1

launch_runs synth_1 -jobs 3
[Wed Jul 10 15:48:28 2019] Launched synth_1...
Run output will be captured here: C:/Users/IDEAL-INFO/Desktop/VHDL V2/Update_G/Update_G.runs/synth_1/runme.log
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/IDEAL-INFO/Desktop/VHDL V2/Update_G/Update_G.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Update_G_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/IDEAL-INFO/Desktop/VHDL V2/Update_G/Update_G.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Update_G_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/IDEAL-INFO/Desktop/VHDL V2/Update_G/Update_G_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Update_G_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/IDEAL-INFO/Desktop/VHDL V2/Update_G/Update_G.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/IDEAL-INFO/Desktop/VHDL V2/Update_G/Update_G.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 986da63292e74289b5e5c054ad0372d5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Update_G_tb_behav xil_defaultlib.Update_G_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.pkg
Compiling architecture behavioral of entity xil_defaultlib.g_best [g_best_default]
Compiling architecture behavioral of entity xil_defaultlib.update_g_tb
Built simulation snapshot Update_G_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 886.758 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 886.758 ; gain = 0.000
Vivado Simulator 2018.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 886.758 ; gain = 0.000
save_wave_config {C:/Users/IDEAL-INFO/Desktop/VHDL V2/Update_G/test_g_best_behav.wcfg}
save_wave_config {C:/Users/IDEAL-INFO/Desktop/VHDL V2/Update_G/test_g_best_behav.wcfg}
save_wave_config {C:/Users/IDEAL-INFO/Desktop/VHDL V2/Update_G/test_g_best_behav.wcfg}
save_wave_config {C:/Users/IDEAL-INFO/Desktop/VHDL V2/Update_G/test_g_best_behav.wcfg}
save_wave_config {C:/Users/IDEAL-INFO/Desktop/VHDL V2/Update_G/test_g_best_behav.wcfg}
save_wave_config {C:/Users/IDEAL-INFO/Desktop/VHDL V2/Update_G/test_g_best_behav.wcfg}
save_wave_config {C:/Users/IDEAL-INFO/Desktop/VHDL V2/Update_G/test_g_best_behav.wcfg}
save_wave_config {C:/Users/IDEAL-INFO/Desktop/VHDL V2/Update_G/test_g_best_behav.wcfg}
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/IDEAL-INFO/Desktop/VHDL V2/Update_G/Update_G.runs/synth_1

launch_runs synth_1 -jobs 3
[Wed Jul 10 15:54:23 2019] Launched synth_1...
Run output will be captured here: C:/Users/IDEAL-INFO/Desktop/VHDL V2/Update_G/Update_G.runs/synth_1/runme.log
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/IDEAL-INFO/Desktop/VHDL V2/Update_G/Update_G.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Update_G_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/IDEAL-INFO/Desktop/VHDL V2/Update_G/Update_G.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Update_G_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/IDEAL-INFO/Desktop/VHDL V2/Update_G/Update_G.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity g_best
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/IDEAL-INFO/Desktop/VHDL V2/Update_G/Update_G_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Update_G_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/IDEAL-INFO/Desktop/VHDL V2/Update_G/Update_G.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/IDEAL-INFO/Desktop/VHDL V2/Update_G/Update_G.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 986da63292e74289b5e5c054ad0372d5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Update_G_tb_behav xil_defaultlib.Update_G_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.pkg
Compiling architecture behavioral of entity xil_defaultlib.g_best [g_best_default]
Compiling architecture behavioral of entity xil_defaultlib.update_g_tb
Built simulation snapshot Update_G_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2018.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 886.758 ; gain = 0.000
save_wave_config {C:/Users/IDEAL-INFO/Desktop/VHDL V2/Update_G/test_g_best_behav.wcfg}
save_wave_config {C:/Users/IDEAL-INFO/Desktop/VHDL V2/Update_G/test_g_best_behav.wcfg}
save_wave_config {C:/Users/IDEAL-INFO/Desktop/VHDL V2/Update_G/test_g_best_behav.wcfg}
save_wave_config {C:/Users/IDEAL-INFO/Desktop/VHDL V2/Update_G/test_g_best_behav.wcfg}
save_wave_config {C:/Users/IDEAL-INFO/Desktop/VHDL V2/Update_G/test_g_best_behav.wcfg}
save_wave_config {C:/Users/IDEAL-INFO/Desktop/VHDL V2/Update_G/test_g_best_behav.wcfg}
save_wave_config {C:/Users/IDEAL-INFO/Desktop/VHDL V2/Update_G/test_g_best_behav.wcfg}
save_wave_config {C:/Users/IDEAL-INFO/Desktop/VHDL V2/Update_G/test_g_best_behav.wcfg}
