set_max_delay 4.0 -fall -rise_through and1 -to clk1 -ignore_clock_latency -probe -reset_path
