LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY CLK_SOURCE IS
PORT(
	CLK_50M: IN STD_LOGIC;
   CLK: OUT STD_LOGIC
);
END;

ARCHITECTURE A OF CLK_SOURCE IS
SIGNAL CLK_TEMP: STD_LOGIC;
BEGIN
  CLK <= CLK_TEMP;
  PROCESS(CLK_50M,CLK_TEMP)
  VARIABLE COUNTER: INTEGER RANGE 0 TO 5;  --25000000
  BEGIN 
	IF(COUNTER = 5)THEN --25000000
     COUNTER := 0;
     CLK_TEMP <= NOT CLK_TEMP;
	ELSIF(CLK_50M'EVENT AND CLK_50M='1')THEN
      COUNTER:=COUNTER+1;
	END IF;
  END PROCESS;
END A;
