#ifndefSTM32L4xx_HAL_RCC_EX_H#defineSTM32L4xx_HAL_RCC_EX_H#ifdef__cplusplusextern"C"{#endif#include"stm32l4xx_hal_def.h"#ifdefined(RCC_PLLSAI1_SUPPORT)typedefstruct{uint32_tPLLSAI1Source;#ifdefined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)uint32_tPLLSAI1M;#elseuint32_tPLLSAI1M;#endifuint32_tPLLSAI1N;uint32_tPLLSAI1P;uint32_tPLLSAI1Q;uint32_tPLLSAI1R;uint32_tPLLSAI1ClockOut;}RCC_PLLSAI1InitTypeDef;#endif#ifdefined(RCC_PLLSAI2_SUPPORT)typedefstruct{uint32_tPLLSAI2Source;#ifdefined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)uint32_tPLLSAI2M;#elseuint32_tPLLSAI2M;#endifuint32_tPLLSAI2N;uint32_tPLLSAI2P;#ifdefined(RCC_PLLSAI2Q_DIV_SUPPORT)uint32_tPLLSAI2Q;#endifuint32_tPLLSAI2R;uint32_tPLLSAI2ClockOut;}RCC_PLLSAI2InitTypeDef;#endiftypedefstruct{uint32_tPeriphClockSelection;#ifdefined(RCC_PLLSAI1_SUPPORT)RCC_PLLSAI1InitTypeDefPLLSAI1;#endif#ifdefined(RCC_PLLSAI2_SUPPORT)RCC_PLLSAI2InitTypeDefPLLSAI2;#endifuint32_tUsart1ClockSelection;uint32_tUsart2ClockSelection;#ifdefined(USART3)uint32_tUsart3ClockSelection;#endif#ifdefined(UART4)uint32_tUart4ClockSelection;#endif#ifdefined(UART5)uint32_tUart5ClockSelection;#endifuint32_tLpuart1ClockSelection;uint32_tI2c1ClockSelection;#ifdefined(I2C2)uint32_tI2c2ClockSelection;#endifuint32_tI2c3ClockSelection;#ifdefined(I2C4)uint32_tI2c4ClockSelection;#endifuint32_tLptim1ClockSelection;uint32_tLptim2ClockSelection;#ifdefined(SAI1)uint32_tSai1ClockSelection;#endif#ifdefined(SAI2)uint32_tSai2ClockSelection;#endif#ifdefined(USB_OTG_FS)||defined(USB)uint32_tUsbClockSelection;#endif#ifdefined(SDMMC1)uint32_tSdmmc1ClockSelection;#endifuint32_tRngClockSelection;#if!defined(STM32L412xx)&&!defined(STM32L422xx)uint32_tAdcClockSelection;#endif#ifdefined(SWPMI1)uint32_tSwpmi1ClockSelection;#endif#ifdefined(DFSDM1_Filter0)uint32_tDfsdm1ClockSelection;#ifdefined(STM32L4P5xx)||defined(STM32L4Q5xx)||defined(STM32L4R5xx)||defined(STM32L4R7xx)||defined(STM32L4R9xx)||defined(STM32L4S5xx)||defined(STM32L4S7xx)||defined(STM32L4S9xx)uint32_tDfsdm1AudioClockSelection;#endif#endif#ifdefined(LTDC)uint32_tLtdcClockSelection;#endif#ifdefined(DSI)uint32_tDsiClockSelection;#endif#ifdefined(OCTOSPI1)||defined(OCTOSPI2)uint32_tOspiClockSelection;#endifuint32_tRTCClockSelection;}RCC_PeriphCLKInitTypeDef;#ifdefined(CRS)typedefstruct{uint32_tPrescaler;uint32_tSource;uint32_tPolarity;uint32_tReloadValue;uint32_tErrorLimitValue;uint32_tHSI48CalibrationValue;}RCC_CRSInitTypeDef;typedefstruct{uint32_tReloadValue;uint32_tHSI48CalibrationValue;uint32_tFreqErrorCapture;uint32_tFreqErrorDirection;}RCC_CRSSynchroInfoTypeDef;#endif#defineRCC_LSCOSOURCE_LSI0x00000000U#defineRCC_LSCOSOURCE_LSERCC_BDCR_LSCOSEL#defineRCC_PERIPHCLK_USART10x00000001U#defineRCC_PERIPHCLK_USART20x00000002U#ifdefined(USART3)#defineRCC_PERIPHCLK_USART30x00000004U#endif#ifdefined(UART4)#defineRCC_PERIPHCLK_UART40x00000008U#endif#ifdefined(UART5)#defineRCC_PERIPHCLK_UART50x00000010U#endif#defineRCC_PERIPHCLK_LPUART10x00000020U#defineRCC_PERIPHCLK_I2C10x00000040U#ifdefined(I2C2)#defineRCC_PERIPHCLK_I2C20x00000080U#endif#defineRCC_PERIPHCLK_I2C30x00000100U#defineRCC_PERIPHCLK_LPTIM10x00000200U#defineRCC_PERIPHCLK_LPTIM20x00000400U#ifdefined(SAI1)#defineRCC_PERIPHCLK_SAI10x00000800U#endif#ifdefined(SAI2)#defineRCC_PERIPHCLK_SAI20x00001000U#endif#ifdefined(USB_OTG_FS)||defined(USB)#defineRCC_PERIPHCLK_USB0x00002000U#endif#defineRCC_PERIPHCLK_ADC0x00004000U#ifdefined(SWPMI1)#defineRCC_PERIPHCLK_SWPMI10x00008000U#endif#ifdefined(DFSDM1_Filter0)#defineRCC_PERIPHCLK_DFSDM10x00010000U#ifdefined(STM32L4P5xx)||defined(STM32L4Q5xx)||defined(STM32L4R5xx)||defined(STM32L4R7xx)||defined(STM32L4R9xx)||defined(STM32L4S5xx)||defined(STM32L4S7xx)||defined(STM32L4S9xx)#defineRCC_PERIPHCLK_DFSDM1AUDIO0x00200000U#endif#endif#defineRCC_PERIPHCLK_RTC0x00020000U#defineRCC_PERIPHCLK_RNG0x00040000U#ifdefined(SDMMC1)#defineRCC_PERIPHCLK_SDMMC10x00080000U#endif#ifdefined(I2C4)#defineRCC_PERIPHCLK_I2C40x00100000U#endif#ifdefined(LTDC)#defineRCC_PERIPHCLK_LTDC0x00400000U#endif#ifdefined(DSI)#defineRCC_PERIPHCLK_DSI0x00800000U#endif#ifdefined(OCTOSPI1)||defined(OCTOSPI2)#defineRCC_PERIPHCLK_OSPI0x01000000U#endif#defineRCC_USART1CLKSOURCE_PCLK20x00000000U#defineRCC_USART1CLKSOURCE_SYSCLKRCC_CCIPR_USART1SEL_0#defineRCC_USART1CLKSOURCE_HSIRCC_CCIPR_USART1SEL_1#defineRCC_USART1CLKSOURCE_LSE(RCC_CCIPR_USART1SEL_0|RCC_CCIPR_USART1SEL_1)#defineRCC_USART2CLKSOURCE_PCLK10x00000000U#defineRCC_USART2CLKSOURCE_SYSCLKRCC_CCIPR_USART2SEL_0#defineRCC_USART2CLKSOURCE_HSIRCC_CCIPR_USART2SEL_1#defineRCC_USART2CLKSOURCE_LSE(RCC_CCIPR_USART2SEL_0|RCC_CCIPR_USART2SEL_1)#ifdefined(USART3)#defineRCC_USART3CLKSOURCE_PCLK10x00000000U#defineRCC_USART3CLKSOURCE_SYSCLKRCC_CCIPR_USART3SEL_0#defineRCC_USART3CLKSOURCE_HSIRCC_CCIPR_USART3SEL_1#defineRCC_USART3CLKSOURCE_LSE(RCC_CCIPR_USART3SEL_0|RCC_CCIPR_USART3SEL_1)#endif#ifdefined(UART4)#defineRCC_UART4CLKSOURCE_PCLK10x00000000U#defineRCC_UART4CLKSOURCE_SYSCLKRCC_CCIPR_UART4SEL_0#defineRCC_UART4CLKSOURCE_HSIRCC_CCIPR_UART4SEL_1#defineRCC_UART4CLKSOURCE_LSE(RCC_CCIPR_UART4SEL_0|RCC_CCIPR_UART4SEL_1)#endif#ifdefined(UART5)#defineRCC_UART5CLKSOURCE_PCLK10x00000000U#defineRCC_UART5CLKSOURCE_SYSCLKRCC_CCIPR_UART5SEL_0#defineRCC_UART5CLKSOURCE_HSIRCC_CCIPR_UART5SEL_1#defineRCC_UART5CLKSOURCE_LSE(RCC_CCIPR_UART5SEL_0|RCC_CCIPR_UART5SEL_1)#endif#defineRCC_LPUART1CLKSOURCE_PCLK10x00000000U#defineRCC_LPUART1CLKSOURCE_SYSCLKRCC_CCIPR_LPUART1SEL_0#defineRCC_LPUART1CLKSOURCE_HSIRCC_CCIPR_LPUART1SEL_1#defineRCC_LPUART1CLKSOURCE_LSE(RCC_CCIPR_LPUART1SEL_0|RCC_CCIPR_LPUART1SEL_1)#defineRCC_I2C1CLKSOURCE_PCLK10x00000000U#defineRCC_I2C1CLKSOURCE_SYSCLKRCC_CCIPR_I2C1SEL_0#defineRCC_I2C1CLKSOURCE_HSIRCC_CCIPR_I2C1SEL_1#ifdefined(I2C2)#defineRCC_I2C2CLKSOURCE_PCLK10x00000000U#defineRCC_I2C2CLKSOURCE_SYSCLKRCC_CCIPR_I2C2SEL_0#defineRCC_I2C2CLKSOURCE_HSIRCC_CCIPR_I2C2SEL_1#endif#defineRCC_I2C3CLKSOURCE_PCLK10x00000000U#defineRCC_I2C3CLKSOURCE_SYSCLKRCC_CCIPR_I2C3SEL_0#defineRCC_I2C3CLKSOURCE_HSIRCC_CCIPR_I2C3SEL_1#ifdefined(I2C4)#defineRCC_I2C4CLKSOURCE_PCLK10x00000000U#defineRCC_I2C4CLKSOURCE_SYSCLKRCC_CCIPR2_I2C4SEL_0#defineRCC_I2C4CLKSOURCE_HSIRCC_CCIPR2_I2C4SEL_1#endif#ifdefined(SAI1)#defineRCC_SAI1CLKSOURCE_PLLSAI10x00000000U#ifdefined(RCC_PLLSAI2_SUPPORT)#ifdefined(STM32L4P5xx)||defined(STM32L4Q5xx)||defined(STM32L4R5xx)||defined(STM32L4R7xx)||defined(STM32L4R9xx)||defined(STM32L4S5xx)||defined(STM32L4S7xx)||defined(STM32L4S9xx)#defineRCC_SAI1CLKSOURCE_PLLSAI2RCC_CCIPR2_SAI1SEL_0#else#defineRCC_SAI1CLKSOURCE_PLLSAI2RCC_CCIPR_SAI1SEL_0#endif#endif#ifdefined(STM32L4P5xx)||defined(STM32L4Q5xx)||defined(STM32L4R5xx)||defined(STM32L4R7xx)||defined(STM32L4R9xx)||defined(STM32L4S5xx)||defined(STM32L4S7xx)||defined(STM32L4S9xx)#defineRCC_SAI1CLKSOURCE_PLLRCC_CCIPR2_SAI1SEL_1#defineRCC_SAI1CLKSOURCE_PIN(RCC_CCIPR2_SAI1SEL_1|RCC_CCIPR2_SAI1SEL_0)#defineRCC_SAI1CLKSOURCE_HSIRCC_CCIPR2_SAI1SEL_2#else#defineRCC_SAI1CLKSOURCE_PLLRCC_CCIPR_SAI1SEL_1#defineRCC_SAI1CLKSOURCE_PINRCC_CCIPR_SAI1SEL#endif#endif#ifdefined(SAI2)#defineRCC_SAI2CLKSOURCE_PLLSAI10x00000000U#ifdefined(STM32L4P5xx)||defined(STM32L4Q5xx)||defined(STM32L4R5xx)||defined(STM32L4R7xx)||defined(STM32L4R9xx)||defined(STM32L4S5xx)||defined(STM32L4S7xx)||defined(STM32L4S9xx)#defineRCC_SAI2CLKSOURCE_PLLSAI2RCC_CCIPR2_SAI2SEL_0#defineRCC_SAI2CLKSOURCE_PLLRCC_CCIPR2_SAI2SEL_1#defineRCC_SAI2CLKSOURCE_PIN(RCC_CCIPR2_SAI2SEL_1|RCC_CCIPR2_SAI2SEL_0)#defineRCC_SAI2CLKSOURCE_HSIRCC_CCIPR2_SAI2SEL_2#else#defineRCC_SAI2CLKSOURCE_PLLSAI2RCC_CCIPR_SAI2SEL_0#defineRCC_SAI2CLKSOURCE_PLLRCC_CCIPR_SAI2SEL_1#defineRCC_SAI2CLKSOURCE_PINRCC_CCIPR_SAI2SEL#endif#endif#defineRCC_LPTIM1CLKSOURCE_PCLK10x00000000U#defineRCC_LPTIM1CLKSOURCE_LSIRCC_CCIPR_LPTIM1SEL_0#defineRCC_LPTIM1CLKSOURCE_HSIRCC_CCIPR_LPTIM1SEL_1#defineRCC_LPTIM1CLKSOURCE_LSERCC_CCIPR_LPTIM1SEL#defineRCC_LPTIM2CLKSOURCE_PCLK10x00000000U#defineRCC_LPTIM2CLKSOURCE_LSIRCC_CCIPR_LPTIM2SEL_0#defineRCC_LPTIM2CLKSOURCE_HSIRCC_CCIPR_LPTIM2SEL_1#defineRCC_LPTIM2CLKSOURCE_LSERCC_CCIPR_LPTIM2SEL#ifdefined(SDMMC1)#ifdefined(RCC_HSI48_SUPPORT)#defineRCC_SDMMC1CLKSOURCE_HSI480x00000000U#else#defineRCC_SDMMC1CLKSOURCE_NONE0x00000000U#endif#defineRCC_SDMMC1CLKSOURCE_PLLSAI1RCC_CCIPR_CLK48SEL_0#defineRCC_SDMMC1CLKSOURCE_PLLRCC_CCIPR_CLK48SEL_1#defineRCC_SDMMC1CLKSOURCE_MSIRCC_CCIPR_CLK48SEL#ifdefined(RCC_CCIPR2_SDMMCSEL)#defineRCC_SDMMC1CLKSOURCE_PLLPRCC_CCIPR2_SDMMCSEL#endif#endif#ifdefined(RCC_HSI48_SUPPORT)#defineRCC_RNGCLKSOURCE_HSI480x00000000U#else#defineRCC_RNGCLKSOURCE_NONE0x00000000U#endif#ifdefined(RCC_PLLSAI1_SUPPORT)#defineRCC_RNGCLKSOURCE_PLLSAI1RCC_CCIPR_CLK48SEL_0#endif#defineRCC_RNGCLKSOURCE_PLLRCC_CCIPR_CLK48SEL_1#defineRCC_RNGCLKSOURCE_MSIRCC_CCIPR_CLK48SEL#ifdefined(USB_OTG_FS)||defined(USB)#ifdefined(RCC_HSI48_SUPPORT)#defineRCC_USBCLKSOURCE_HSI480x00000000U#else#defineRCC_USBCLKSOURCE_NONE0x00000000U#endif#ifdefined(RCC_PLLSAI1_SUPPORT)#defineRCC_USBCLKSOURCE_PLLSAI1RCC_CCIPR_CLK48SEL_0#endif#defineRCC_USBCLKSOURCE_PLLRCC_CCIPR_CLK48SEL_1#defineRCC_USBCLKSOURCE_MSIRCC_CCIPR_CLK48SEL#endif#defineRCC_ADCCLKSOURCE_NONE0x00000000U#ifdefined(RCC_PLLSAI1_SUPPORT)#defineRCC_ADCCLKSOURCE_PLLSAI1RCC_CCIPR_ADCSEL_0#endif#ifdefined(STM32L471xx)||defined(STM32L475xx)||defined(STM32L476xx)||defined(STM32L485xx)||defined(STM32L486xx)||defined(STM32L496xx)||defined(STM32L4A6xx)#defineRCC_ADCCLKSOURCE_PLLSAI2RCC_CCIPR_ADCSEL_1#endif#ifdefined(RCC_CCIPR_ADCSEL)#defineRCC_ADCCLKSOURCE_SYSCLKRCC_CCIPR_ADCSEL#else#defineRCC_ADCCLKSOURCE_SYSCLK0x30000000U#endif#ifdefined(SWPMI1)#defineRCC_SWPMI1CLKSOURCE_PCLK10x00000000U#defineRCC_SWPMI1CLKSOURCE_HSIRCC_CCIPR_SWPMI1SEL#endif#ifdefined(DFSDM1_Filter0)#defineRCC_DFSDM1CLKSOURCE_PCLK20x00000000U#ifdefined(STM32L4P5xx)||defined(STM32L4Q5xx)||defined(STM32L4R5xx)||defined(STM32L4R7xx)||defined(STM32L4R9xx)||defined(STM32L4S5xx)||defined(STM32L4S7xx)||defined(STM32L4S9xx)#defineRCC_DFSDM1CLKSOURCE_SYSCLKRCC_CCIPR2_DFSDM1SEL#else#defineRCC_DFSDM1CLKSOURCE_SYSCLKRCC_CCIPR_DFSDM1SEL#endif#ifdefined(STM32L4P5xx)||defined(STM32L4Q5xx)||defined(STM32L4R5xx)||defined(STM32L4R7xx)||defined(STM32L4R9xx)||defined(STM32L4S5xx)||defined(STM32L4S7xx)||defined(STM32L4S9xx)#defineRCC_DFSDM1AUDIOCLKSOURCE_SAI10x00000000U#defineRCC_DFSDM1AUDIOCLKSOURCE_HSIRCC_CCIPR2_ADFSDM1SEL_0#defineRCC_DFSDM1AUDIOCLKSOURCE_MSIRCC_CCIPR2_ADFSDM1SEL_1#endif#endif#ifdefined(LTDC)#defineRCC_LTDCCLKSOURCE_PLLSAI2_DIV20x00000000U#defineRCC_LTDCCLKSOURCE_PLLSAI2_DIV4RCC_CCIPR2_PLLSAI2DIVR_0#defineRCC_LTDCCLKSOURCE_PLLSAI2_DIV8RCC_CCIPR2_PLLSAI2DIVR_1#defineRCC_LTDCCLKSOURCE_PLLSAI2_DIV16RCC_CCIPR2_PLLSAI2DIVR#endif#ifdefined(DSI)#defineRCC_DSICLKSOURCE_DSIPHY0x00000000U#defineRCC_DSICLKSOURCE_PLLSAI2RCC_CCIPR2_DSISEL#endif#ifdefined(OCTOSPI1)||defined(OCTOSPI2)#defineRCC_OSPICLKSOURCE_SYSCLK0x00000000U#defineRCC_OSPICLKSOURCE_MSIRCC_CCIPR2_OSPISEL_0#defineRCC_OSPICLKSOURCE_PLLRCC_CCIPR2_OSPISEL_1#endif#defineRCC_EXTI_LINE_LSECSSEXTI_IMR1_IM19#ifdefined(CRS)#defineRCC_CRS_NONE0x00000000U#defineRCC_CRS_TIMEOUT0x00000001U#defineRCC_CRS_SYNCOK0x00000002U#defineRCC_CRS_SYNCWARN0x00000004U#defineRCC_CRS_SYNCERR0x00000008U#defineRCC_CRS_SYNCMISS0x00000010U#defineRCC_CRS_TRIMOVF0x00000020U#defineRCC_CRS_SYNC_SOURCE_GPIO0x00000000U#defineRCC_CRS_SYNC_SOURCE_LSECRS_CFGR_SYNCSRC_0#defineRCC_CRS_SYNC_SOURCE_USBCRS_CFGR_SYNCSRC_1#defineRCC_CRS_SYNC_DIV10x00000000U#defineRCC_CRS_SYNC_DIV2CRS_CFGR_SYNCDIV_0#defineRCC_CRS_SYNC_DIV4CRS_CFGR_SYNCDIV_1#defineRCC_CRS_SYNC_DIV8(CRS_CFGR_SYNCDIV_1|CRS_CFGR_SYNCDIV_0)#defineRCC_CRS_SYNC_DIV16CRS_CFGR_SYNCDIV_2#defineRCC_CRS_SYNC_DIV32(CRS_CFGR_SYNCDIV_2|CRS_CFGR_SYNCDIV_0)#defineRCC_CRS_SYNC_DIV64(CRS_CFGR_SYNCDIV_2|CRS_CFGR_SYNCDIV_1)#defineRCC_CRS_SYNC_DIV128CRS_CFGR_SYNCDIV#defineRCC_CRS_SYNC_POLARITY_RISING0x00000000U#defineRCC_CRS_SYNC_POLARITY_FALLINGCRS_CFGR_SYNCPOL#defineRCC_CRS_RELOADVALUE_DEFAULT0x0000BB7FU#defineRCC_CRS_ERRORLIMIT_DEFAULT0x00000022U#ifdefined(STM32L412xx)||defined(STM32L422xx)#defineRCC_CRS_HSI48CALIBRATION_DEFAULT0x00000040U#else#defineRCC_CRS_HSI48CALIBRATION_DEFAULT0x00000020U#endif#defineRCC_CRS_FREQERRORDIR_UP0x00000000U#defineRCC_CRS_FREQERRORDIR_DOWNCRS_ISR_FEDIR#defineRCC_CRS_IT_SYNCOKCRS_CR_SYNCOKIE#defineRCC_CRS_IT_SYNCWARNCRS_CR_SYNCWARNIE#defineRCC_CRS_IT_ERRCRS_CR_ERRIE#defineRCC_CRS_IT_ESYNCCRS_CR_ESYNCIE#defineRCC_CRS_IT_SYNCERRCRS_CR_ERRIE#defineRCC_CRS_IT_SYNCMISSCRS_CR_ERRIE#defineRCC_CRS_IT_TRIMOVFCRS_CR_ERRIE#defineRCC_CRS_FLAG_SYNCOKCRS_ISR_SYNCOKF#defineRCC_CRS_FLAG_SYNCWARNCRS_ISR_SYNCWARNF#defineRCC_CRS_FLAG_ERRCRS_ISR_ERRF#defineRCC_CRS_FLAG_ESYNCCRS_ISR_ESYNCF#defineRCC_CRS_FLAG_SYNCERRCRS_ISR_SYNCERR#defineRCC_CRS_FLAG_SYNCMISSCRS_ISR_SYNCMISS#defineRCC_CRS_FLAG_TRIMOVFCRS_ISR_TRIMOVF#endif#ifdefined(RCC_PLLSAI1_SUPPORT)#ifdefined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)#ifdefined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)#define__HAL_RCC_PLLSAI1_CONFIG(__PLLSAI1M__,__PLLSAI1N__,__PLLSAI1P__,__PLLSAI1Q__,__PLLSAI1R__)\MODIFY_REG(RCC->PLLSAI1CFGR,\(RCC_PLLSAI1CFGR_PLLSAI1M|RCC_PLLSAI1CFGR_PLLSAI1N|RCC_PLLSAI1CFGR_PLLSAI1P|\RCC_PLLSAI1CFGR_PLLSAI1Q|RCC_PLLSAI1CFGR_PLLSAI1R|RCC_PLLSAI1CFGR_PLLSAI1PDIV),\((((__PLLSAI1M__)-1U)<<RCC_PLLSAI1CFGR_PLLSAI1M_Pos)|\((__PLLSAI1N__)<<RCC_PLLSAI1CFGR_PLLSAI1N_Pos)|\((((__PLLSAI1Q__)>>1U)-1U)<<RCC_PLLSAI1CFGR_PLLSAI1Q_Pos)|\((((__PLLSAI1R__)>>1U)-1U)<<RCC_PLLSAI1CFGR_PLLSAI1R_Pos)|\((uint32_t)(__PLLSAI1P__)<<RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos)))#else#define__HAL_RCC_PLLSAI1_CONFIG(__PLLSAI1M__,__PLLSAI1N__,__PLLSAI1P__,__PLLSAI1Q__,__PLLSAI1R__)\MODIFY_REG(RCC->PLLSAI1CFGR,\(RCC_PLLSAI1CFGR_PLLSAI1M|RCC_PLLSAI1CFGR_PLLSAI1N|RCC_PLLSAI1CFGR_PLLSAI1P|\RCC_PLLSAI1CFGR_PLLSAI1Q|RCC_PLLSAI1CFGR_PLLSAI1R),\((((__PLLSAI1M__)-1U)<<RCC_PLLSAI1CFGR_PLLSAI1M_Pos)|\((__PLLSAI1N__)<<RCC_PLLSAI1CFGR_PLLSAI1N_Pos)|\((((__PLLSAI1Q__)>>1U)-1U)<<RCC_PLLSAI1CFGR_PLLSAI1Q_Pos)|\((((__PLLSAI1R__)>>1U)-1U)<<RCC_PLLSAI1CFGR_PLLSAI1R_Pos)|\(((__PLLSAI1P__)>>4U)<<RCC_PLLSAI1CFGR_PLLSAI1P_Pos)))#endif#else#ifdefined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)#define__HAL_RCC_PLLSAI1_CONFIG(__PLLSAI1N__,__PLLSAI1P__,__PLLSAI1Q__,__PLLSAI1R__)\MODIFY_REG(RCC->PLLSAI1CFGR,\(RCC_PLLSAI1CFGR_PLLSAI1N|RCC_PLLSAI1CFGR_PLLSAI1P|\RCC_PLLSAI1CFGR_PLLSAI1Q|RCC_PLLSAI1CFGR_PLLSAI1R|RCC_PLLSAI1CFGR_PLLSAI1PDIV),\(((__PLLSAI1N__)<<RCC_PLLSAI1CFGR_PLLSAI1N_Pos)|\((((__PLLSAI1Q__)>>1U)-1U)<<RCC_PLLSAI1CFGR_PLLSAI1Q_Pos)|\((((__PLLSAI1R__)>>1U)-1U)<<RCC_PLLSAI1CFGR_PLLSAI1R_Pos)|\((uint32_t)(__PLLSAI1P__)<<RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos)))#else#define__HAL_RCC_PLLSAI1_CONFIG(__PLLSAI1N__,__PLLSAI1P__,__PLLSAI1Q__,__PLLSAI1R__)\MODIFY_REG(RCC->PLLSAI1CFGR,\(RCC_PLLSAI1CFGR_PLLSAI1N|RCC_PLLSAI1CFGR_PLLSAI1P|\RCC_PLLSAI1CFGR_PLLSAI1Q|RCC_PLLSAI1CFGR_PLLSAI1R),\(((__PLLSAI1N__)<<RCC_PLLSAI1CFGR_PLLSAI1N_Pos)|\((((__PLLSAI1Q__)>>1U)-1U)<<RCC_PLLSAI1CFGR_PLLSAI1Q_Pos)|\((((__PLLSAI1R__)>>1U)-1U)<<RCC_PLLSAI1CFGR_PLLSAI1R_Pos)|\(((__PLLSAI1P__)>>4U)<<RCC_PLLSAI1CFGR_PLLSAI1P_Pos)))#endif#endif#define__HAL_RCC_PLLSAI1_MULN_CONFIG(__PLLSAI1N__)\MODIFY_REG(RCC->PLLSAI1CFGR,RCC_PLLSAI1CFGR_PLLSAI1N,(__PLLSAI1N__)<<RCC_PLLSAI1CFGR_PLLSAI1N_Pos)#ifdefined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)#define__HAL_RCC_PLLSAI1_DIVM_CONFIG(__PLLSAI1M__)\MODIFY_REG(RCC->PLLSAI1CFGR,RCC_PLLSAI1CFGR_PLLSAI1M,((__PLLSAI1M__)-1U)<<RCC_PLLSAI1CFGR_PLLSAI1M_Pos)#endif#ifdefined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)#define__HAL_RCC_PLLSAI1_DIVP_CONFIG(__PLLSAI1P__)\MODIFY_REG(RCC->PLLSAI1CFGR,RCC_PLLSAI1CFGR_PLLSAI1PDIV,(__PLLSAI1P__)<<RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos)#else#define__HAL_RCC_PLLSAI1_DIVP_CONFIG(__PLLSAI1P__)\MODIFY_REG(RCC->PLLSAI1CFGR,RCC_PLLSAI1CFGR_PLLSAI1P,((__PLLSAI1P__)>>4U)<<RCC_PLLSAI1CFGR_PLLSAI1P_Pos)#endif#define__HAL_RCC_PLLSAI1_DIVQ_CONFIG(__PLLSAI1Q__)\MODIFY_REG(RCC->PLLSAI1CFGR,RCC_PLLSAI1CFGR_PLLSAI1Q,(((__PLLSAI1Q__)>>1U)-1U)<<RCC_PLLSAI1CFGR_PLLSAI1Q_Pos)#define__HAL_RCC_PLLSAI1_DIVR_CONFIG(__PLLSAI1R__)\MODIFY_REG(RCC->PLLSAI1CFGR,RCC_PLLSAI1CFGR_PLLSAI1R,(((__PLLSAI1R__)>>1U)-1U)<<RCC_PLLSAI1CFGR_PLLSAI1R_Pos)#define__HAL_RCC_PLLSAI1_ENABLE()SET_BIT(RCC->CR,RCC_CR_PLLSAI1ON)#define__HAL_RCC_PLLSAI1_DISABLE()CLEAR_BIT(RCC->CR,RCC_CR_PLLSAI1ON)#define__HAL_RCC_PLLSAI1CLKOUT_ENABLE(__PLLSAI1_CLOCKOUT__)SET_BIT(RCC->PLLSAI1CFGR,(__PLLSAI1_CLOCKOUT__))#define__HAL_RCC_PLLSAI1CLKOUT_DISABLE(__PLLSAI1_CLOCKOUT__)CLEAR_BIT(RCC->PLLSAI1CFGR,(__PLLSAI1_CLOCKOUT__))#define__HAL_RCC_GET_PLLSAI1CLKOUT_CONFIG(__PLLSAI1_CLOCKOUT__)READ_BIT(RCC->PLLSAI1CFGR,(__PLLSAI1_CLOCKOUT__))#endif#ifdefined(RCC_PLLSAI2_SUPPORT)#ifdefined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)#ifdefined(RCC_PLLSAI2P_DIV_2_31_SUPPORT)&&defined(RCC_PLLSAI2Q_DIV_SUPPORT)#define__HAL_RCC_PLLSAI2_CONFIG(__PLLSAI2M__,__PLLSAI2N__,__PLLSAI2P__,__PLLSAI2Q__,__PLLSAI2R__)\MODIFY_REG(RCC->PLLSAI2CFGR,\(RCC_PLLSAI2CFGR_PLLSAI2M|RCC_PLLSAI2CFGR_PLLSAI2N|RCC_PLLSAI2CFGR_PLLSAI2P|\RCC_PLLSAI2CFGR_PLLSAI2Q|RCC_PLLSAI2CFGR_PLLSAI2R|RCC_PLLSAI2CFGR_PLLSAI2PDIV),\((((__PLLSAI2M__)-1U)<<RCC_PLLSAI2CFGR_PLLSAI2M_Pos)|\((__PLLSAI2N__)<<RCC_PLLSAI2CFGR_PLLSAI2N_Pos)|\((((__PLLSAI2Q__)>>1U)-1U)<<RCC_PLLSAI2CFGR_PLLSAI2Q_Pos)|\((((__PLLSAI2R__)>>1U)-1U)<<RCC_PLLSAI2CFGR_PLLSAI2R_Pos)|\((uint32_t)(__PLLSAI2P__)<<RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos)))#elifdefined(RCC_PLLSAI2P_DIV_2_31_SUPPORT)#define__HAL_RCC_PLLSAI2_CONFIG(__PLLSAI2M__,__PLLSAI2N__,__PLLSAI2P__,__PLLSAI2R__)\MODIFY_REG(RCC->PLLSAI2CFGR,\(RCC_PLLSAI2CFGR_PLLSAI2M|RCC_PLLSAI2CFGR_PLLSAI2N|RCC_PLLSAI2CFGR_PLLSAI2P|\RCC_PLLSAI2CFGR_PLLSAI2R|RCC_PLLSAI2CFGR_PLLSAI2PDIV),\((((__PLLSAI2M__)-1U)<<RCC_PLLSAI2CFGR_PLLSAI2M_Pos)|\((__PLLSAI2N__)<<RCC_PLLSAI2CFGR_PLLSAI2N_Pos)|\((((__PLLSAI2R__)>>1U)-1U)<<RCC_PLLSAI2CFGR_PLLSAI2R_Pos)|\((uint32_t)(__PLLSAI2P__)<<RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos)))#else#define__HAL_RCC_PLLSAI2_CONFIG(__PLLSAI2M__,__PLLSAI2N__,__PLLSAI2P__,__PLLSAI2R__)\MODIFY_REG(RCC->PLLSAI2CFGR,\(RCC_PLLSAI2CFGR_PLLSAI2M|RCC_PLLSAI2CFGR_PLLSAI2N|RCC_PLLSAI2CFGR_PLLSAI2P|\RCC_PLLSAI2CFGR_PLLSAI2R),\((((__PLLSAI2M__)-1U)<<RCC_PLLSAI2CFGR_PLLSAI2M_Pos)|\((__PLLSAI2N__)<<RCC_PLLSAI2CFGR_PLLSAI2N_Pos)|\((((__PLLSAI2R__)>>1U)-1U)<<RCC_PLLSAI2CFGR_PLLSAI2R_Pos)|\(((__PLLSAI2P__)>>4U)<<RCC_PLLSAI2CFGR_PLLSAI2P_Pos)))#endif#else#ifdefined(RCC_PLLSAI2P_DIV_2_31_SUPPORT)&&defined(RCC_PLLSAI2Q_DIV_SUPPORT)#define__HAL_RCC_PLLSAI2_CONFIG(__PLLSAI2N__,__PLLSAI2P__,__PLLSAI2Q__,__PLLSAI2R__)\MODIFY_REG(RCC->PLLSAI2CFGR,\(RCC_PLLSAI2CFGR_PLLSAI2N|RCC_PLLSAI2CFGR_PLLSAI2P|\RCC_PLLSAI2CFGR_PLLSAI2Q|RCC_PLLSAI2CFGR_PLLSAI2R|RCC_PLLSAI2CFGR_PLLSAI2PDIV),\(((__PLLSAI2N__)<<RCC_PLLSAI2CFGR_PLLSAI2N_Pos)|\((((__PLLSAI2Q__)>>1U)-1U)<<RCC_PLLSAI2CFGR_PLLSAI2Q_Pos)|\((((__PLLSAI2R__)>>1U)-1U)<<RCC_PLLSAI2CFGR_PLLSAI2R_Pos)|\((uint32_t)(__PLLSAI2P__)<<RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos)))#elifdefined(RCC_PLLSAI2P_DIV_2_31_SUPPORT)#define__HAL_RCC_PLLSAI2_CONFIG(__PLLSAI2N__,__PLLSAI2P__,__PLLSAI2R__)\MODIFY_REG(RCC->PLLSAI2CFGR,\(RCC_PLLSAI2CFGR_PLLSAI2N|RCC_PLLSAI2CFGR_PLLSAI2P|\RCC_PLLSAI2CFGR_PLLSAI2R|RCC_PLLSAI2CFGR_PLLSAI2PDIV),\(((__PLLSAI2N__)<<RCC_PLLSAI2CFGR_PLLSAI2N_Pos)|\((((__PLLSAI2R__)>>1U)-1U)<<RCC_PLLSAI2CFGR_PLLSAI2R_Pos)|\((uint32_t)(__PLLSAI2P__)<<RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos)))#else#define__HAL_RCC_PLLSAI2_CONFIG(__PLLSAI2N__,__PLLSAI2P__,__PLLSAI2R__)\MODIFY_REG(RCC->PLLSAI2CFGR,\(RCC_PLLSAI2CFGR_PLLSAI2N|RCC_PLLSAI2CFGR_PLLSAI2P|\RCC_PLLSAI2CFGR_PLLSAI2R),\(((__PLLSAI2N__)<<RCC_PLLSAI2CFGR_PLLSAI2N_Pos)|\((((__PLLSAI2R__)>>1U)-1U)<<RCC_PLLSAI2CFGR_PLLSAI2R_Pos)|\(((__PLLSAI2P__)>>4U)<<RCC_PLLSAI2CFGR_PLLSAI2P_Pos)))#endif#endif#define__HAL_RCC_PLLSAI2_MULN_CONFIG(__PLLSAI2N__)\MODIFY_REG(RCC->PLLSAI2CFGR,RCC_PLLSAI2CFGR_PLLSAI2N,(__PLLSAI2N__)<<RCC_PLLSAI2CFGR_PLLSAI2N_Pos)#ifdefined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)#define__HAL_RCC_PLLSAI2_DIVM_CONFIG(__PLLSAI2M__)\MODIFY_REG(RCC->PLLSAI2CFGR,RCC_PLLSAI2CFGR_PLLSAI2M,((__PLLSAI2M__)-1U)<<RCC_PLLSAI2CFGR_PLLSAI2M_Pos)#endif#define__HAL_RCC_PLLSAI2_DIVP_CONFIG(__PLLSAI2P__)\MODIFY_REG(RCC->PLLSAI2CFGR,RCC_PLLSAI2CFGR_PLLSAI2P,((__PLLSAI2P__)>>4U)<<RCC_PLLSAI2CFGR_PLLSAI2P_Pos)#ifdefined(RCC_PLLSAI2Q_DIV_SUPPORT)#define__HAL_RCC_PLLSAI2_DIVQ_CONFIG(__PLLSAI2Q__)\MODIFY_REG(RCC->PLLSAI2CFGR,RCC_PLLSAI2CFGR_PLLSAI2Q,(((__PLLSAI2Q__)>>1U)-1U)<<RCC_PLLSAI2CFGR_PLLSAI2Q_Pos)#endif#define__HAL_RCC_PLLSAI2_DIVR_CONFIG(__PLLSAI2R__)\MODIFY_REG(RCC->PLLSAI2CFGR,RCC_PLLSAI2CFGR_PLLSAI2R,(((__PLLSAI2R__)>>1U)-1U)<<RCC_PLLSAI2CFGR_PLLSAI2R_Pos)#define__HAL_RCC_PLLSAI2_ENABLE()SET_BIT(RCC->CR,RCC_CR_PLLSAI2ON)#define__HAL_RCC_PLLSAI2_DISABLE()CLEAR_BIT(RCC->CR,RCC_CR_PLLSAI2ON)#define__HAL_RCC_PLLSAI2CLKOUT_ENABLE(__PLLSAI2_CLOCKOUT__)SET_BIT(RCC->PLLSAI2CFGR,(__PLLSAI2_CLOCKOUT__))#define__HAL_RCC_PLLSAI2CLKOUT_DISABLE(__PLLSAI2_CLOCKOUT__)CLEAR_BIT(RCC->PLLSAI2CFGR,(__PLLSAI2_CLOCKOUT__))#define__HAL_RCC_GET_PLLSAI2CLKOUT_CONFIG(__PLLSAI2_CLOCKOUT__)READ_BIT(RCC->PLLSAI2CFGR,(__PLLSAI2_CLOCKOUT__))#endif#ifdefined(SAI1)#ifdefined(STM32L4P5xx)||defined(STM32L4Q5xx)||defined(STM32L4R5xx)||defined(STM32L4R7xx)||defined(STM32L4R9xx)||defined(STM32L4S5xx)||defined(STM32L4S7xx)||defined(STM32L4S9xx)#define__HAL_RCC_SAI1_CONFIG(__SAI1_CLKSOURCE__)\MODIFY_REG(RCC->CCIPR2,RCC_CCIPR2_SAI1SEL,(__SAI1_CLKSOURCE__))#else#define__HAL_RCC_SAI1_CONFIG(__SAI1_CLKSOURCE__)\MODIFY_REG(RCC->CCIPR,RCC_CCIPR_SAI1SEL,(__SAI1_CLKSOURCE__))#endif#ifdefined(STM32L4P5xx)||defined(STM32L4Q5xx)||defined(STM32L4R5xx)||defined(STM32L4R7xx)||defined(STM32L4R9xx)||defined(STM32L4S5xx)||defined(STM32L4S7xx)||defined(STM32L4S9xx)#define__HAL_RCC_GET_SAI1_SOURCE()(READ_BIT(RCC->CCIPR2,RCC_CCIPR2_SAI1SEL))#else#define__HAL_RCC_GET_SAI1_SOURCE()(READ_BIT(RCC->CCIPR,RCC_CCIPR_SAI1SEL))#endif#endif#ifdefined(SAI2)#ifdefined(STM32L4P5xx)||defined(STM32L4Q5xx)||defined(STM32L4R5xx)||defined(STM32L4R7xx)||defined(STM32L4R9xx)||defined(STM32L4S5xx)||defined(STM32L4S7xx)||defined(STM32L4S9xx)#define__HAL_RCC_SAI2_CONFIG(__SAI2_CLKSOURCE__)\MODIFY_REG(RCC->CCIPR2,RCC_CCIPR2_SAI2SEL,(__SAI2_CLKSOURCE__))#else#define__HAL_RCC_SAI2_CONFIG(__SAI2_CLKSOURCE__)\MODIFY_REG(RCC->CCIPR,RCC_CCIPR_SAI2SEL,(__SAI2_CLKSOURCE__))#endif#ifdefined(STM32L4P5xx)||defined(STM32L4Q5xx)||defined(STM32L4R5xx)||defined(STM32L4R7xx)||defined(STM32L4R9xx)||defined(STM32L4S5xx)||defined(STM32L4S7xx)||defined(STM32L4S9xx)#define__HAL_RCC_GET_SAI2_SOURCE()(READ_BIT(RCC->CCIPR2,RCC_CCIPR2_SAI2SEL))#else#define__HAL_RCC_GET_SAI2_SOURCE()(READ_BIT(RCC->CCIPR,RCC_CCIPR_SAI2SEL))#endif#endif#define__HAL_RCC_I2C1_CONFIG(__I2C1_CLKSOURCE__)\MODIFY_REG(RCC->CCIPR,RCC_CCIPR_I2C1SEL,(__I2C1_CLKSOURCE__))#define__HAL_RCC_GET_I2C1_SOURCE()(READ_BIT(RCC->CCIPR,RCC_CCIPR_I2C1SEL))#ifdefined(I2C2)#define__HAL_RCC_I2C2_CONFIG(__I2C2_CLKSOURCE__)\MODIFY_REG(RCC->CCIPR,RCC_CCIPR_I2C2SEL,(__I2C2_CLKSOURCE__))#define__HAL_RCC_GET_I2C2_SOURCE()(READ_BIT(RCC->CCIPR,RCC_CCIPR_I2C2SEL))#endif#define__HAL_RCC_I2C3_CONFIG(__I2C3_CLKSOURCE__)\MODIFY_REG(RCC->CCIPR,RCC_CCIPR_I2C3SEL,(__I2C3_CLKSOURCE__))#define__HAL_RCC_GET_I2C3_SOURCE()(READ_BIT(RCC->CCIPR,RCC_CCIPR_I2C3SEL))#ifdefined(I2C4)#define__HAL_RCC_I2C4_CONFIG(__I2C4_CLKSOURCE__)\MODIFY_REG(RCC->CCIPR2,RCC_CCIPR2_I2C4SEL,(__I2C4_CLKSOURCE__))#define__HAL_RCC_GET_I2C4_SOURCE()(READ_BIT(RCC->CCIPR2,RCC_CCIPR2_I2C4SEL))#endif#define__HAL_RCC_USART1_CONFIG(__USART1_CLKSOURCE__)\MODIFY_REG(RCC->CCIPR,RCC_CCIPR_USART1SEL,(__USART1_CLKSOURCE__))#define__HAL_RCC_GET_USART1_SOURCE()(READ_BIT(RCC->CCIPR,RCC_CCIPR_USART1SEL))#define__HAL_RCC_USART2_CONFIG(__USART2_CLKSOURCE__)\MODIFY_REG(RCC->CCIPR,RCC_CCIPR_USART2SEL,(__USART2_CLKSOURCE__))#define__HAL_RCC_GET_USART2_SOURCE()(READ_BIT(RCC->CCIPR,RCC_CCIPR_USART2SEL))#ifdefined(USART3)#define__HAL_RCC_USART3_CONFIG(__USART3_CLKSOURCE__)\MODIFY_REG(RCC->CCIPR,RCC_CCIPR_USART3SEL,(__USART3_CLKSOURCE__))#define__HAL_RCC_GET_USART3_SOURCE()(READ_BIT(RCC->CCIPR,RCC_CCIPR_USART3SEL))#endif#ifdefined(UART4)#define__HAL_RCC_UART4_CONFIG(__UART4_CLKSOURCE__)\MODIFY_REG(RCC->CCIPR,RCC_CCIPR_UART4SEL,(__UART4_CLKSOURCE__))#define__HAL_RCC_GET_UART4_SOURCE()(READ_BIT(RCC->CCIPR,RCC_CCIPR_UART4SEL))#endif#ifdefined(UART5)#define__HAL_RCC_UART5_CONFIG(__UART5_CLKSOURCE__)\MODIFY_REG(RCC->CCIPR,RCC_CCIPR_UART5SEL,(__UART5_CLKSOURCE__))#define__HAL_RCC_GET_UART5_SOURCE()(READ_BIT(RCC->CCIPR,RCC_CCIPR_UART5SEL))#endif#define__HAL_RCC_LPUART1_CONFIG(__LPUART1_CLKSOURCE__)\MODIFY_REG(RCC->CCIPR,RCC_CCIPR_LPUART1SEL,(__LPUART1_CLKSOURCE__))#define__HAL_RCC_GET_LPUART1_SOURCE()(READ_BIT(RCC->CCIPR,RCC_CCIPR_LPUART1SEL))#define__HAL_RCC_LPTIM1_CONFIG(__LPTIM1_CLKSOURCE__)\MODIFY_REG(RCC->CCIPR,RCC_CCIPR_LPTIM1SEL,(__LPTIM1_CLKSOURCE__))#define__HAL_RCC_GET_LPTIM1_SOURCE()(READ_BIT(RCC->CCIPR,RCC_CCIPR_LPTIM1SEL))#define__HAL_RCC_LPTIM2_CONFIG(__LPTIM2_CLKSOURCE__)\MODIFY_REG(RCC->CCIPR,RCC_CCIPR_LPTIM2SEL,(__LPTIM2_CLKSOURCE__))#define__HAL_RCC_GET_LPTIM2_SOURCE()(READ_BIT(RCC->CCIPR,RCC_CCIPR_LPTIM2SEL))#ifdefined(SDMMC1)#ifdefined(RCC_CCIPR2_SDMMCSEL)#define__HAL_RCC_SDMMC1_CONFIG(__SDMMC1_CLKSOURCE__)\do\{\if((__SDMMC1_CLKSOURCE__)==RCC_SDMMC1CLKSOURCE_PLLP)\{\SET_BIT(RCC->CCIPR2,RCC_CCIPR2_SDMMCSEL);\}\else\{\CLEAR_BIT(RCC->CCIPR2,RCC_CCIPR2_SDMMCSEL);\MODIFY_REG(RCC->CCIPR,RCC_CCIPR_CLK48SEL,(__SDMMC1_CLKSOURCE__));\}\}while(0)#else#define__HAL_RCC_SDMMC1_CONFIG(__SDMMC1_CLKSOURCE__)\MODIFY_REG(RCC->CCIPR,RCC_CCIPR_CLK48SEL,(__SDMMC1_CLKSOURCE__))#endif#ifdefined(RCC_CCIPR2_SDMMCSEL)#define__HAL_RCC_GET_SDMMC1_SOURCE()\((READ_BIT(RCC->CCIPR2,RCC_CCIPR2_SDMMCSEL)!=0U)?RCC_SDMMC1CLKSOURCE_PLLP:(READ_BIT(RCC->CCIPR,RCC_CCIPR_CLK48SEL)))#else#define__HAL_RCC_GET_SDMMC1_SOURCE()\(READ_BIT(RCC->CCIPR,RCC_CCIPR_CLK48SEL))#endif#endif#define__HAL_RCC_RNG_CONFIG(__RNG_CLKSOURCE__)\MODIFY_REG(RCC->CCIPR,RCC_CCIPR_CLK48SEL,(__RNG_CLKSOURCE__))#define__HAL_RCC_GET_RNG_SOURCE()(READ_BIT(RCC->CCIPR,RCC_CCIPR_CLK48SEL))#ifdefined(USB_OTG_FS)||defined(USB)#define__HAL_RCC_USB_CONFIG(__USB_CLKSOURCE__)\MODIFY_REG(RCC->CCIPR,RCC_CCIPR_CLK48SEL,(__USB_CLKSOURCE__))#define__HAL_RCC_GET_USB_SOURCE()(READ_BIT(RCC->CCIPR,RCC_CCIPR_CLK48SEL))#endif#ifdefined(RCC_CCIPR_ADCSEL)#define__HAL_RCC_ADC_CONFIG(__ADC_CLKSOURCE__)\MODIFY_REG(RCC->CCIPR,RCC_CCIPR_ADCSEL,(__ADC_CLKSOURCE__))#define__HAL_RCC_GET_ADC_SOURCE()(READ_BIT(RCC->CCIPR,RCC_CCIPR_ADCSEL))#else#define__HAL_RCC_GET_ADC_SOURCE()((__HAL_RCC_ADC_IS_CLK_ENABLED()!=0U)?RCC_ADCCLKSOURCE_SYSCLK:RCC_ADCCLKSOURCE_NONE)#endif#ifdefined(SWPMI1)#define__HAL_RCC_SWPMI1_CONFIG(__SWPMI1_CLKSOURCE__)\MODIFY_REG(RCC->CCIPR,RCC_CCIPR_SWPMI1SEL,(__SWPMI1_CLKSOURCE__))#define__HAL_RCC_GET_SWPMI1_SOURCE()(READ_BIT(RCC->CCIPR,RCC_CCIPR_SWPMI1SEL))#endif#ifdefined(DFSDM1_Filter0)#ifdefined(STM32L4P5xx)||defined(STM32L4Q5xx)||defined(STM32L4R5xx)||defined(STM32L4R7xx)||defined(STM32L4R9xx)||defined(STM32L4S5xx)||defined(STM32L4S7xx)||defined(STM32L4S9xx)#define__HAL_RCC_DFSDM1_CONFIG(__DFSDM1_CLKSOURCE__)\MODIFY_REG(RCC->CCIPR2,RCC_CCIPR2_DFSDM1SEL,(__DFSDM1_CLKSOURCE__))#else#define__HAL_RCC_DFSDM1_CONFIG(__DFSDM1_CLKSOURCE__)\MODIFY_REG(RCC->CCIPR,RCC_CCIPR_DFSDM1SEL,(__DFSDM1_CLKSOURCE__))#endif#ifdefined(STM32L4P5xx)||defined(STM32L4Q5xx)||defined(STM32L4R5xx)||defined(STM32L4R7xx)||defined(STM32L4R9xx)||defined(STM32L4S5xx)||defined(STM32L4S7xx)||defined(STM32L4S9xx)#define__HAL_RCC_GET_DFSDM1_SOURCE()(READ_BIT(RCC->CCIPR2,RCC_CCIPR2_DFSDM1SEL))#else#define__HAL_RCC_GET_DFSDM1_SOURCE()(READ_BIT(RCC->CCIPR,RCC_CCIPR_DFSDM1SEL))#endif#ifdefined(STM32L4P5xx)||defined(STM32L4Q5xx)||defined(STM32L4R5xx)||defined(STM32L4R7xx)||defined(STM32L4R9xx)||defined(STM32L4S5xx)||defined(STM32L4S7xx)||defined(STM32L4S9xx)#define__HAL_RCC_DFSDM1AUDIO_CONFIG(__DFSDM1AUDIO_CLKSOURCE__)\MODIFY_REG(RCC->CCIPR2,RCC_CCIPR2_ADFSDM1SEL,(__DFSDM1AUDIO_CLKSOURCE__))#define__HAL_RCC_GET_DFSDM1AUDIO_SOURCE()(READ_BIT(RCC->CCIPR2,RCC_CCIPR2_ADFSDM1SEL))#endif#endif#ifdefined(LTDC)#define__HAL_RCC_LTDC_CONFIG(__LTDC_CLKSOURCE__)\MODIFY_REG(RCC->CCIPR2,RCC_CCIPR2_PLLSAI2DIVR,(__LTDC_CLKSOURCE__))#define__HAL_RCC_GET_LTDC_SOURCE()(READ_BIT(RCC->CCIPR2,RCC_CCIPR2_PLLSAI2DIVR))#endif#ifdefined(DSI)#define__HAL_RCC_DSI_CONFIG(__DSI_CLKSOURCE__)\MODIFY_REG(RCC->CCIPR2,RCC_CCIPR2_DSISEL,(__DSI_CLKSOURCE__))#define__HAL_RCC_GET_DSI_SOURCE()(READ_BIT(RCC->CCIPR2,RCC_CCIPR2_DSISEL))#endif#ifdefined(OCTOSPI1)||defined(OCTOSPI2)#define__HAL_RCC_OSPI_CONFIG(__OSPI_CLKSOURCE__)\MODIFY_REG(RCC->CCIPR2,RCC_CCIPR2_OSPISEL,(__OSPI_CLKSOURCE__))#define__HAL_RCC_GET_OSPI_SOURCE()(READ_BIT(RCC->CCIPR2,RCC_CCIPR2_OSPISEL))#endif#ifdefined(RCC_PLLSAI1_SUPPORT)#define__HAL_RCC_PLLSAI1_ENABLE_IT()SET_BIT(RCC->CIER,RCC_CIER_PLLSAI1RDYIE)#define__HAL_RCC_PLLSAI1_DISABLE_IT()CLEAR_BIT(RCC->CIER,RCC_CIER_PLLSAI1RDYIE)#define__HAL_RCC_PLLSAI1_CLEAR_IT()WRITE_REG(RCC->CICR,RCC_CICR_PLLSAI1RDYC)#define__HAL_RCC_PLLSAI1_GET_IT_SOURCE()(READ_BIT(RCC->CIFR,RCC_CIFR_PLLSAI1RDYF)==RCC_CIFR_PLLSAI1RDYF)#define__HAL_RCC_PLLSAI1_GET_FLAG()(READ_BIT(RCC->CR,RCC_CR_PLLSAI1RDY)==(RCC_CR_PLLSAI1RDY))#endif#ifdefined(RCC_PLLSAI2_SUPPORT)#define__HAL_RCC_PLLSAI2_ENABLE_IT()SET_BIT(RCC->CIER,RCC_CIER_PLLSAI2RDYIE)#define__HAL_RCC_PLLSAI2_DISABLE_IT()CLEAR_BIT(RCC->CIER,RCC_CIER_PLLSAI2RDYIE)#define__HAL_RCC_PLLSAI2_CLEAR_IT()WRITE_REG(RCC->CICR,RCC_CICR_PLLSAI2RDYC)#define__HAL_RCC_PLLSAI2_GET_IT_SOURCE()(READ_BIT(RCC->CIFR,RCC_CIFR_PLLSAI2RDYF)==RCC_CIFR_PLLSAI2RDYF)#define__HAL_RCC_PLLSAI2_GET_FLAG()(READ_BIT(RCC->CR,RCC_CR_PLLSAI2RDY)==(RCC_CR_PLLSAI2RDY))#endif#define__HAL_RCC_LSECSS_EXTI_ENABLE_IT()SET_BIT(EXTI->IMR1,RCC_EXTI_LINE_LSECSS)#define__HAL_RCC_LSECSS_EXTI_DISABLE_IT()CLEAR_BIT(EXTI->IMR1,RCC_EXTI_LINE_LSECSS)#define__HAL_RCC_LSECSS_EXTI_ENABLE_EVENT()SET_BIT(EXTI->EMR1,RCC_EXTI_LINE_LSECSS)#define__HAL_RCC_LSECSS_EXTI_DISABLE_EVENT()CLEAR_BIT(EXTI->EMR1,RCC_EXTI_LINE_LSECSS)#define__HAL_RCC_LSECSS_EXTI_ENABLE_FALLING_EDGE()SET_BIT(EXTI->FTSR1,RCC_EXTI_LINE_LSECSS)#define__HAL_RCC_LSECSS_EXTI_DISABLE_FALLING_EDGE()CLEAR_BIT(EXTI->FTSR1,RCC_EXTI_LINE_LSECSS)#define__HAL_RCC_LSECSS_EXTI_ENABLE_RISING_EDGE()SET_BIT(EXTI->RTSR1,RCC_EXTI_LINE_LSECSS)#define__HAL_RCC_LSECSS_EXTI_DISABLE_RISING_EDGE()CLEAR_BIT(EXTI->RTSR1,RCC_EXTI_LINE_LSECSS)#define__HAL_RCC_LSECSS_EXTI_ENABLE_RISING_FALLING_EDGE()\do{\__HAL_RCC_LSECSS_EXTI_ENABLE_RISING_EDGE();\__HAL_RCC_LSECSS_EXTI_ENABLE_FALLING_EDGE();\}while(0)#define__HAL_RCC_LSECSS_EXTI_DISABLE_RISING_FALLING_EDGE()\do{\__HAL_RCC_LSECSS_EXTI_DISABLE_RISING_EDGE();\__HAL_RCC_LSECSS_EXTI_DISABLE_FALLING_EDGE();\}while(0)#define__HAL_RCC_LSECSS_EXTI_GET_FLAG()(READ_BIT(EXTI->PR1,RCC_EXTI_LINE_LSECSS)==RCC_EXTI_LINE_LSECSS)#define__HAL_RCC_LSECSS_EXTI_CLEAR_FLAG()WRITE_REG(EXTI->PR1,RCC_EXTI_LINE_LSECSS)#define__HAL_RCC_LSECSS_EXTI_GENERATE_SWIT()SET_BIT(EXTI->SWIER1,RCC_EXTI_LINE_LSECSS)#ifdefined(CRS)#define__HAL_RCC_CRS_ENABLE_IT(__INTERRUPT__)SET_BIT(CRS->CR,(__INTERRUPT__))#define__HAL_RCC_CRS_DISABLE_IT(__INTERRUPT__)CLEAR_BIT(CRS->CR,(__INTERRUPT__))#define__HAL_RCC_CRS_GET_IT_SOURCE(__INTERRUPT__)((READ_BIT(CRS->CR,(__INTERRUPT__))!=0U)?SET:RESET)#defineRCC_CRS_IT_ERROR_MASK(RCC_CRS_IT_TRIMOVF|RCC_CRS_IT_SYNCERR|RCC_CRS_IT_SYNCMISS)#define__HAL_RCC_CRS_CLEAR_IT(__INTERRUPT__)do{\if(((__INTERRUPT__)&RCC_CRS_IT_ERROR_MASK)!=0U)\{\WRITE_REG(CRS->ICR,CRS_ICR_ERRC|((__INTERRUPT__)&~RCC_CRS_IT_ERROR_MASK));\}\else\{\WRITE_REG(CRS->ICR,(__INTERRUPT__));\}\}while(0)#define__HAL_RCC_CRS_GET_FLAG(__FLAG__)(READ_BIT(CRS->ISR,(__FLAG__))==(__FLAG__))#defineRCC_CRS_FLAG_ERROR_MASK(RCC_CRS_FLAG_TRIMOVF|RCC_CRS_FLAG_SYNCERR|RCC_CRS_FLAG_SYNCMISS)#define__HAL_RCC_CRS_CLEAR_FLAG(__FLAG__)do{\if(((__FLAG__)&RCC_CRS_FLAG_ERROR_MASK)!=0U)\{\WRITE_REG(CRS->ICR,CRS_ICR_ERRC|((__FLAG__)&~RCC_CRS_FLAG_ERROR_MASK));\}\else\{\WRITE_REG(CRS->ICR,(__FLAG__));\}\}while(0)#endif#ifdefined(CRS)#define__HAL_RCC_CRS_FREQ_ERROR_COUNTER_ENABLE()SET_BIT(CRS->CR,CRS_CR_CEN)#define__HAL_RCC_CRS_FREQ_ERROR_COUNTER_DISABLE()CLEAR_BIT(CRS->CR,CRS_CR_CEN)#define__HAL_RCC_CRS_AUTOMATIC_CALIB_ENABLE()SET_BIT(CRS->CR,CRS_CR_AUTOTRIMEN)#define__HAL_RCC_CRS_AUTOMATIC_CALIB_DISABLE()CLEAR_BIT(CRS->CR,CRS_CR_AUTOTRIMEN)#define__HAL_RCC_CRS_RELOADVALUE_CALCULATE(__FTARGET__,__FSYNC__)(((__FTARGET__)/(__FSYNC__))-1U)#endif#ifdefined(PSSI)#define__HAL_RCC_PSSI_CLK_ENABLE()__HAL_RCC_DCMI_CLK_ENABLE()#define__HAL_RCC_PSSI_CLK_DISABLE()__HAL_RCC_DCMI_CLK_DISABLE()#define__HAL_RCC_PSSI_IS_CLK_ENABLED()__HAL_RCC_DCMI_IS_CLK_ENABLED()#define__HAL_RCC_PSSI_IS_CLK_DISABLED()__HAL_RCC_DCMI_IS_CLK_DISABLED()#define__HAL_RCC_PSSI_FORCE_RESET()__HAL_RCC_DCMI_FORCE_RESET()#define__HAL_RCC_PSSI_RELEASE_RESET()__HAL_RCC_DCMI_RELEASE_RESET()#define__HAL_RCC_PSSI_CLK_SLEEP_ENABLE()__HAL_RCC_DCMI_CLK_SLEEP_ENABLE()#define__HAL_RCC_PSSI_CLK_SLEEP_DISABLE()__HAL_RCC_DCMI_CLK_SLEEP_DISABLE()#define__HAL_RCC_PSSI_IS_CLK_SLEEP_ENABLED()__HAL_RCC_DCMI_IS_CLK_SLEEP_ENABLED()#define__HAL_RCC_PSSI_IS_CLK_SLEEP_DISABLED()__HAL_RCC_DCMI_IS_CLK_SLEEP_DISABLED()#endifHAL_StatusTypeDefHAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef*PeriphClkInit);voidHAL_RCCEx_GetPeriphCLKConfig(RCC_PeriphCLKInitTypeDef*PeriphClkInit);uint32_tHAL_RCCEx_GetPeriphCLKFreq(uint32_tPeriphClk);#ifdefined(RCC_PLLSAI1_SUPPORT)HAL_StatusTypeDefHAL_RCCEx_EnablePLLSAI1(RCC_PLLSAI1InitTypeDef*PLLSAI1Init);HAL_StatusTypeDefHAL_RCCEx_DisablePLLSAI1(void);#endif#ifdefined(RCC_PLLSAI2_SUPPORT)HAL_StatusTypeDefHAL_RCCEx_EnablePLLSAI2(RCC_PLLSAI2InitTypeDef*PLLSAI2Init);HAL_StatusTypeDefHAL_RCCEx_DisablePLLSAI2(void);#endifvoidHAL_RCCEx_WakeUpStopCLKConfig(uint32_tWakeUpClk);voidHAL_RCCEx_StandbyMSIRangeConfig(uint32_tMSIRange);voidHAL_RCCEx_EnableLSECSS(void);voidHAL_RCCEx_DisableLSECSS(void);voidHAL_RCCEx_EnableLSECSS_IT(void);voidHAL_RCCEx_LSECSS_IRQHandler(void);voidHAL_RCCEx_LSECSS_Callback(void);voidHAL_RCCEx_EnableLSCO(uint32_tLSCOSource);voidHAL_RCCEx_DisableLSCO(void);voidHAL_RCCEx_EnableMSIPLLMode(void);voidHAL_RCCEx_DisableMSIPLLMode(void);#ifdefined(OCTOSPI1)&&defined(OCTOSPI2)voidHAL_RCCEx_OCTOSPIDelayConfig(uint32_tDelay1,uint32_tDelay2);#endif#ifdefined(CRS)voidHAL_RCCEx_CRSConfig(RCC_CRSInitTypeDef*pInit);voidHAL_RCCEx_CRSSoftwareSynchronizationGenerate(void);voidHAL_RCCEx_CRSGetSynchronizationInfo(RCC_CRSSynchroInfoTypeDef*pSynchroInfo);uint32_tHAL_RCCEx_CRSWaitSynchronization(uint32_tTimeout);voidHAL_RCCEx_CRS_IRQHandler(void);voidHAL_RCCEx_CRS_SyncOkCallback(void);voidHAL_RCCEx_CRS_SyncWarnCallback(void);voidHAL_RCCEx_CRS_ExpectedSyncCallback(void);voidHAL_RCCEx_CRS_ErrorCallback(uint32_tError);#endif#ifdefined(STM32L412xx)||defined(STM32L422xx)#defineRCC_PERIPHCLOCK_ALL(RCC_PERIPHCLK_USART1|RCC_PERIPHCLK_USART2|RCC_PERIPHCLK_USART3|\RCC_PERIPHCLK_LPUART1|\RCC_PERIPHCLK_I2C1|RCC_PERIPHCLK_I2C2|RCC_PERIPHCLK_I2C3|\RCC_PERIPHCLK_LPTIM1|RCC_PERIPHCLK_LPTIM2|\RCC_PERIPHCLK_USB|RCC_PERIPHCLK_ADC|RCC_PERIPHCLK_RTC|\RCC_PERIPHCLK_RNG)#elifdefined(STM32L431xx)#defineRCC_PERIPHCLOCK_ALL(RCC_PERIPHCLK_USART1|RCC_PERIPHCLK_USART2|RCC_PERIPHCLK_USART3|\RCC_PERIPHCLK_LPUART1|\RCC_PERIPHCLK_I2C1|RCC_PERIPHCLK_I2C2|RCC_PERIPHCLK_I2C3|\RCC_PERIPHCLK_LPTIM1|RCC_PERIPHCLK_LPTIM2|\RCC_PERIPHCLK_SAI1|\RCC_PERIPHCLK_ADC|RCC_PERIPHCLK_SWPMI1|\RCC_PERIPHCLK_RTC|RCC_PERIPHCLK_RNG|RCC_PERIPHCLK_SDMMC1)#elifdefined(STM32L432xx)||defined(STM32L442xx)#defineRCC_PERIPHCLOCK_ALL(RCC_PERIPHCLK_USART1|RCC_PERIPHCLK_USART2|\RCC_PERIPHCLK_LPUART1|\RCC_PERIPHCLK_I2C1|RCC_PERIPHCLK_I2C3|\RCC_PERIPHCLK_LPTIM1|RCC_PERIPHCLK_LPTIM2|\RCC_PERIPHCLK_SAI1|\RCC_PERIPHCLK_USB|RCC_PERIPHCLK_ADC|\RCC_PERIPHCLK_SWPMI1|RCC_PERIPHCLK_RTC|RCC_PERIPHCLK_RNG)#elifdefined(STM32L433xx)||defined(STM32L443xx)#defineRCC_PERIPHCLOCK_ALL(RCC_PERIPHCLK_USART1|RCC_PERIPHCLK_USART2|RCC_PERIPHCLK_USART3|\RCC_PERIPHCLK_LPUART1|\RCC_PERIPHCLK_I2C1|RCC_PERIPHCLK_I2C2|RCC_PERIPHCLK_I2C3|\RCC_PERIPHCLK_LPTIM1|RCC_PERIPHCLK_LPTIM2|\RCC_PERIPHCLK_SAI1|\RCC_PERIPHCLK_USB|RCC_PERIPHCLK_ADC|RCC_PERIPHCLK_SWPMI1|\RCC_PERIPHCLK_RTC|RCC_PERIPHCLK_RNG|RCC_PERIPHCLK_SDMMC1)#elifdefined(STM32L451xx)#defineRCC_PERIPHCLOCK_ALL(RCC_PERIPHCLK_USART1|RCC_PERIPHCLK_USART2|RCC_PERIPHCLK_USART3|\RCC_PERIPHCLK_UART4|\RCC_PERIPHCLK_LPUART1|\RCC_PERIPHCLK_I2C1|RCC_PERIPHCLK_I2C2|RCC_PERIPHCLK_I2C3|\RCC_PERIPHCLK_I2C4|\RCC_PERIPHCLK_LPTIM1|RCC_PERIPHCLK_LPTIM2|\RCC_PERIPHCLK_SAI1|\RCC_PERIPHCLK_ADC|RCC_PERIPHCLK_DFSDM1|\RCC_PERIPHCLK_RTC|RCC_PERIPHCLK_RNG|RCC_PERIPHCLK_SDMMC1)#elifdefined(STM32L452xx)||defined(STM32L462xx)#defineRCC_PERIPHCLOCK_ALL(RCC_PERIPHCLK_USART1|RCC_PERIPHCLK_USART2|RCC_PERIPHCLK_USART3|\RCC_PERIPHCLK_UART4|\RCC_PERIPHCLK_LPUART1|\RCC_PERIPHCLK_I2C1|RCC_PERIPHCLK_I2C2|RCC_PERIPHCLK_I2C3|\RCC_PERIPHCLK_I2C4|\RCC_PERIPHCLK_LPTIM1|RCC_PERIPHCLK_LPTIM2|\RCC_PERIPHCLK_SAI1|\RCC_PERIPHCLK_USB|RCC_PERIPHCLK_ADC|RCC_PERIPHCLK_DFSDM1|\RCC_PERIPHCLK_RTC|RCC_PERIPHCLK_RNG|RCC_PERIPHCLK_SDMMC1)#elifdefined(STM32L471xx)#defineRCC_PERIPHCLOCK_ALL(RCC_PERIPHCLK_USART1|RCC_PERIPHCLK_USART2|RCC_PERIPHCLK_USART3|\RCC_PERIPHCLK_UART4|RCC_PERIPHCLK_UART5|\RCC_PERIPHCLK_LPUART1|\RCC_PERIPHCLK_I2C1|RCC_PERIPHCLK_I2C2|RCC_PERIPHCLK_I2C3|\RCC_PERIPHCLK_LPTIM1|RCC_PERIPHCLK_LPTIM2|\RCC_PERIPHCLK_SAI1|RCC_PERIPHCLK_SAI2|\RCC_PERIPHCLK_ADC|RCC_PERIPHCLK_SWPMI1|RCC_PERIPHCLK_DFSDM1|\RCC_PERIPHCLK_RTC|RCC_PERIPHCLK_RNG|RCC_PERIPHCLK_SDMMC1)#elifdefined(STM32L496xx)||defined(STM32L4A6xx)#defineRCC_PERIPHCLOCK_ALL(RCC_PERIPHCLK_USART1|RCC_PERIPHCLK_USART2|RCC_PERIPHCLK_USART3|\RCC_PERIPHCLK_UART4|RCC_PERIPHCLK_UART5|\RCC_PERIPHCLK_LPUART1|\RCC_PERIPHCLK_I2C1|RCC_PERIPHCLK_I2C2|RCC_PERIPHCLK_I2C3|\RCC_PERIPHCLK_I2C4|\RCC_PERIPHCLK_LPTIM1|RCC_PERIPHCLK_LPTIM2|\RCC_PERIPHCLK_SAI1|RCC_PERIPHCLK_SAI2|\RCC_PERIPHCLK_USB|\RCC_PERIPHCLK_ADC|RCC_PERIPHCLK_SWPMI1|RCC_PERIPHCLK_DFSDM1|\RCC_PERIPHCLK_RTC|RCC_PERIPHCLK_RNG|RCC_PERIPHCLK_SDMMC1)#elifdefined(STM32L4P5xx)||defined(STM32L4Q5xx)#defineRCC_PERIPHCLOCK_ALL(RCC_PERIPHCLK_USART1|RCC_PERIPHCLK_USART2|RCC_PERIPHCLK_USART3|\RCC_PERIPHCLK_UART4|RCC_PERIPHCLK_UART5|\RCC_PERIPHCLK_LPUART1|\RCC_PERIPHCLK_I2C1|RCC_PERIPHCLK_I2C2|RCC_PERIPHCLK_I2C3|\RCC_PERIPHCLK_I2C4|\RCC_PERIPHCLK_LPTIM1|RCC_PERIPHCLK_LPTIM2|\RCC_PERIPHCLK_SAI1|RCC_PERIPHCLK_SAI2|\RCC_PERIPHCLK_USB|\RCC_PERIPHCLK_ADC|RCC_PERIPHCLK_DFSDM1|RCC_PERIPHCLK_DFSDM1AUDIO|\RCC_PERIPHCLK_RTC|RCC_PERIPHCLK_RNG|RCC_PERIPHCLK_SDMMC1|\RCC_PERIPHCLK_OSPI|RCC_PERIPHCLK_LTDC)#elifdefined(STM32L4R5xx)||defined(STM32L4S5xx)#defineRCC_PERIPHCLOCK_ALL(RCC_PERIPHCLK_USART1|RCC_PERIPHCLK_USART2|RCC_PERIPHCLK_USART3|\RCC_PERIPHCLK_UART4|RCC_PERIPHCLK_UART5|\RCC_PERIPHCLK_LPUART1|\RCC_PERIPHCLK_I2C1|RCC_PERIPHCLK_I2C2|RCC_PERIPHCLK_I2C3|\RCC_PERIPHCLK_I2C4|\RCC_PERIPHCLK_LPTIM1|RCC_PERIPHCLK_LPTIM2|\RCC_PERIPHCLK_SAI1|RCC_PERIPHCLK_SAI2|\RCC_PERIPHCLK_USB|\RCC_PERIPHCLK_ADC|RCC_PERIPHCLK_DFSDM1|RCC_PERIPHCLK_DFSDM1AUDIO|\RCC_PERIPHCLK_RTC|RCC_PERIPHCLK_RNG|RCC_PERIPHCLK_SDMMC1|\RCC_PERIPHCLK_OSPI)#elifdefined(STM32L4R7xx)||defined(STM32L4S7xx)#defineRCC_PERIPHCLOCK_ALL(RCC_PERIPHCLK_USART1|RCC_PERIPHCLK_USART2|RCC_PERIPHCLK_USART3|\RCC_PERIPHCLK_UART4|RCC_PERIPHCLK_UART5|\RCC_PERIPHCLK_LPUART1|\RCC_PERIPHCLK_I2C1|RCC_PERIPHCLK_I2C2|RCC_PERIPHCLK_I2C3|\RCC_PERIPHCLK_I2C4|\RCC_PERIPHCLK_LPTIM1|RCC_PERIPHCLK_LPTIM2|\RCC_PERIPHCLK_SAI1|RCC_PERIPHCLK_SAI2|\RCC_PERIPHCLK_USB|\RCC_PERIPHCLK_ADC|RCC_PERIPHCLK_DFSDM1|RCC_PERIPHCLK_DFSDM1AUDIO|\RCC_PERIPHCLK_RTC|RCC_PERIPHCLK_RNG|RCC_PERIPHCLK_SDMMC1|\RCC_PERIPHCLK_OSPI|RCC_PERIPHCLK_LTDC)#elifdefined(STM32L4R9xx)||defined(STM32L4S9xx)#defineRCC_PERIPHCLOCK_ALL(RCC_PERIPHCLK_USART1|RCC_PERIPHCLK_USART2|RCC_PERIPHCLK_USART3|\RCC_PERIPHCLK_UART4|RCC_PERIPHCLK_UART5|\RCC_PERIPHCLK_LPUART1|\RCC_PERIPHCLK_I2C1|RCC_PERIPHCLK_I2C2|RCC_PERIPHCLK_I2C3|\RCC_PERIPHCLK_I2C4|\RCC_PERIPHCLK_LPTIM1|RCC_PERIPHCLK_LPTIM2|\RCC_PERIPHCLK_SAI1|RCC_PERIPHCLK_SAI2|\RCC_PERIPHCLK_USB|\RCC_PERIPHCLK_ADC|RCC_PERIPHCLK_DFSDM1|RCC_PERIPHCLK_DFSDM1AUDIO|\RCC_PERIPHCLK_RTC|RCC_PERIPHCLK_RNG|RCC_PERIPHCLK_SDMMC1|\RCC_PERIPHCLK_OSPI|RCC_PERIPHCLK_LTDC|RCC_PERIPHCLK_DSI)#else#defineRCC_PERIPHCLOCK_ALL(RCC_PERIPHCLK_USART1|RCC_PERIPHCLK_USART2|RCC_PERIPHCLK_USART3|\RCC_PERIPHCLK_UART4|RCC_PERIPHCLK_UART5|\RCC_PERIPHCLK_LPUART1|\RCC_PERIPHCLK_I2C1|RCC_PERIPHCLK_I2C2|RCC_PERIPHCLK_I2C3|\RCC_PERIPHCLK_LPTIM1|RCC_PERIPHCLK_LPTIM2|\RCC_PERIPHCLK_SAI1|RCC_PERIPHCLK_SAI2|\RCC_PERIPHCLK_USB|\RCC_PERIPHCLK_ADC|RCC_PERIPHCLK_SWPMI1|RCC_PERIPHCLK_DFSDM1|\RCC_PERIPHCLK_RTC|RCC_PERIPHCLK_RNG|RCC_PERIPHCLK_SDMMC1)#endif#defineIS_RCC_LSCOSOURCE(__SOURCE__)(((__SOURCE__)==RCC_LSCOSOURCE_LSI)||\((__SOURCE__)==RCC_LSCOSOURCE_LSE))#defineIS_RCC_PERIPHCLOCK(__SELECTION__)((((__SELECTION__)&RCC_PERIPHCLOCK_ALL)!=0x00u)&&\(((__SELECTION__)&~RCC_PERIPHCLOCK_ALL)==0x00u))#defineIS_RCC_USART1CLKSOURCE(__SOURCE__)\(((__SOURCE__)==RCC_USART1CLKSOURCE_PCLK2)||\((__SOURCE__)==RCC_USART1CLKSOURCE_SYSCLK)||\((__SOURCE__)==RCC_USART1CLKSOURCE_LSE)||\((__SOURCE__)==RCC_USART1CLKSOURCE_HSI))#defineIS_RCC_USART2CLKSOURCE(__SOURCE__)\(((__SOURCE__)==RCC_USART2CLKSOURCE_PCLK1)||\((__SOURCE__)==RCC_USART2CLKSOURCE_SYSCLK)||\((__SOURCE__)==RCC_USART2CLKSOURCE_LSE)||\((__SOURCE__)==RCC_USART2CLKSOURCE_HSI))#ifdefined(USART3)#defineIS_RCC_USART3CLKSOURCE(__SOURCE__)\(((__SOURCE__)==RCC_USART3CLKSOURCE_PCLK1)||\((__SOURCE__)==RCC_USART3CLKSOURCE_SYSCLK)||\((__SOURCE__)==RCC_USART3CLKSOURCE_LSE)||\((__SOURCE__)==RCC_USART3CLKSOURCE_HSI))#endif#ifdefined(UART4)#defineIS_RCC_UART4CLKSOURCE(__SOURCE__)\(((__SOURCE__)==RCC_UART4CLKSOURCE_PCLK1)||\((__SOURCE__)==RCC_UART4CLKSOURCE_SYSCLK)||\((__SOURCE__)==RCC_UART4CLKSOURCE_LSE)||\((__SOURCE__)==RCC_UART4CLKSOURCE_HSI))#endif#ifdefined(UART5)#defineIS_RCC_UART5CLKSOURCE(__SOURCE__)\(((__SOURCE__)==RCC_UART5CLKSOURCE_PCLK1)||\((__SOURCE__)==RCC_UART5CLKSOURCE_SYSCLK)||\((__SOURCE__)==RCC_UART5CLKSOURCE_LSE)||\((__SOURCE__)==RCC_UART5CLKSOURCE_HSI))#endif#defineIS_RCC_LPUART1CLKSOURCE(__SOURCE__)\(((__SOURCE__)==RCC_LPUART1CLKSOURCE_PCLK1)||\((__SOURCE__)==RCC_LPUART1CLKSOURCE_SYSCLK)||\((__SOURCE__)==RCC_LPUART1CLKSOURCE_LSE)||\((__SOURCE__)==RCC_LPUART1CLKSOURCE_HSI))#defineIS_RCC_I2C1CLKSOURCE(__SOURCE__)\(((__SOURCE__)==RCC_I2C1CLKSOURCE_PCLK1)||\((__SOURCE__)==RCC_I2C1CLKSOURCE_SYSCLK)||\((__SOURCE__)==RCC_I2C1CLKSOURCE_HSI))#ifdefined(I2C2)#defineIS_RCC_I2C2CLKSOURCE(__SOURCE__)\(((__SOURCE__)==RCC_I2C2CLKSOURCE_PCLK1)||\((__SOURCE__)==RCC_I2C2CLKSOURCE_SYSCLK)||\((__SOURCE__)==RCC_I2C2CLKSOURCE_HSI))#endif#defineIS_RCC_I2C3CLKSOURCE(__SOURCE__)\(((__SOURCE__)==RCC_I2C3CLKSOURCE_PCLK1)||\((__SOURCE__)==RCC_I2C3CLKSOURCE_SYSCLK)||\((__SOURCE__)==RCC_I2C3CLKSOURCE_HSI))#ifdefined(I2C4)#defineIS_RCC_I2C4CLKSOURCE(__SOURCE__)\(((__SOURCE__)==RCC_I2C4CLKSOURCE_PCLK1)||\((__SOURCE__)==RCC_I2C4CLKSOURCE_SYSCLK)||\((__SOURCE__)==RCC_I2C4CLKSOURCE_HSI))#endif#ifdefined(RCC_PLLSAI2_SUPPORT)#ifdefined(STM32L4P5xx)||defined(STM32L4Q5xx)||defined(STM32L4R5xx)||defined(STM32L4R7xx)||defined(STM32L4R9xx)||defined(STM32L4S5xx)||defined(STM32L4S7xx)||defined(STM32L4S9xx)#defineIS_RCC_SAI1CLK(__SOURCE__)\(((__SOURCE__)==RCC_SAI1CLKSOURCE_PLLSAI1)||\((__SOURCE__)==RCC_SAI1CLKSOURCE_PLLSAI2)||\((__SOURCE__)==RCC_SAI1CLKSOURCE_PLL)||\((__SOURCE__)==RCC_SAI1CLKSOURCE_PIN)||\((__SOURCE__)==RCC_SAI1CLKSOURCE_HSI))#else#defineIS_RCC_SAI1CLK(__SOURCE__)\(((__SOURCE__)==RCC_SAI1CLKSOURCE_PLLSAI1)||\((__SOURCE__)==RCC_SAI1CLKSOURCE_PLLSAI2)||\((__SOURCE__)==RCC_SAI1CLKSOURCE_PLL)||\((__SOURCE__)==RCC_SAI1CLKSOURCE_PIN))#endif#elifdefined(RCC_PLLSAI1_SUPPORT)#defineIS_RCC_SAI1CLK(__SOURCE__)\(((__SOURCE__)==RCC_SAI1CLKSOURCE_PLLSAI1)||\((__SOURCE__)==RCC_SAI1CLKSOURCE_PLL)||\((__SOURCE__)==RCC_SAI1CLKSOURCE_PIN))#endif#ifdefined(RCC_PLLSAI2_SUPPORT)#ifdefined(STM32L4P5xx)||defined(STM32L4Q5xx)||defined(STM32L4R5xx)||defined(STM32L4R7xx)||defined(STM32L4R9xx)||defined(STM32L4S5xx)||defined(STM32L4S7xx)||defined(STM32L4S9xx)#defineIS_RCC_SAI2CLK(__SOURCE__)\(((__SOURCE__)==RCC_SAI2CLKSOURCE_PLLSAI1)||\((__SOURCE__)==RCC_SAI2CLKSOURCE_PLLSAI2)||\((__SOURCE__)==RCC_SAI2CLKSOURCE_PLL)||\((__SOURCE__)==RCC_SAI2CLKSOURCE_PIN)||\((__SOURCE__)==RCC_SAI2CLKSOURCE_HSI))#else#defineIS_RCC_SAI2CLK(__SOURCE__)\(((__SOURCE__)==RCC_SAI2CLKSOURCE_PLLSAI1)||\((__SOURCE__)==RCC_SAI2CLKSOURCE_PLLSAI2)||\((__SOURCE__)==RCC_SAI2CLKSOURCE_PLL)||\((__SOURCE__)==RCC_SAI2CLKSOURCE_PIN))#endif#endif#defineIS_RCC_LPTIM1CLK(__SOURCE__)\(((__SOURCE__)==RCC_LPTIM1CLKSOURCE_PCLK1)||\((__SOURCE__)==RCC_LPTIM1CLKSOURCE_LSI)||\((__SOURCE__)==RCC_LPTIM1CLKSOURCE_HSI)||\((__SOURCE__)==RCC_LPTIM1CLKSOURCE_LSE))#defineIS_RCC_LPTIM2CLK(__SOURCE__)\(((__SOURCE__)==RCC_LPTIM2CLKSOURCE_PCLK1)||\((__SOURCE__)==RCC_LPTIM2CLKSOURCE_LSI)||\((__SOURCE__)==RCC_LPTIM2CLKSOURCE_HSI)||\((__SOURCE__)==RCC_LPTIM2CLKSOURCE_LSE))#ifdefined(SDMMC1)#ifdefined(RCC_HSI48_SUPPORT)&&defined(RCC_CCIPR2_SDMMCSEL)#defineIS_RCC_SDMMC1CLKSOURCE(__SOURCE__)\(((__SOURCE__)==RCC_SDMMC1CLKSOURCE_PLLP)||\((__SOURCE__)==RCC_SDMMC1CLKSOURCE_HSI48)||\((__SOURCE__)==RCC_SDMMC1CLKSOURCE_PLLSAI1)||\((__SOURCE__)==RCC_SDMMC1CLKSOURCE_PLL)||\((__SOURCE__)==RCC_SDMMC1CLKSOURCE_MSI))#elifdefined(RCC_HSI48_SUPPORT)#defineIS_RCC_SDMMC1CLKSOURCE(__SOURCE__)\(((__SOURCE__)==RCC_SDMMC1CLKSOURCE_HSI48)||\((__SOURCE__)==RCC_SDMMC1CLKSOURCE_PLLSAI1)||\((__SOURCE__)==RCC_SDMMC1CLKSOURCE_PLL)||\((__SOURCE__)==RCC_SDMMC1CLKSOURCE_MSI))#else#defineIS_RCC_SDMMC1CLKSOURCE(__SOURCE__)\(((__SOURCE__)==RCC_SDMMC1CLKSOURCE_NONE)||\((__SOURCE__)==RCC_SDMMC1CLKSOURCE_PLLSAI1)||\((__SOURCE__)==RCC_SDMMC1CLKSOURCE_PLL)||\((__SOURCE__)==RCC_SDMMC1CLKSOURCE_MSI))#endif#endif#ifdefined(RCC_HSI48_SUPPORT)#ifdefined(RCC_PLLSAI1_SUPPORT)#defineIS_RCC_RNGCLKSOURCE(__SOURCE__)\(((__SOURCE__)==RCC_RNGCLKSOURCE_HSI48)||\((__SOURCE__)==RCC_RNGCLKSOURCE_PLLSAI1)||\((__SOURCE__)==RCC_RNGCLKSOURCE_PLL)||\((__SOURCE__)==RCC_RNGCLKSOURCE_MSI))#else#defineIS_RCC_RNGCLKSOURCE(__SOURCE__)\(((__SOURCE__)==RCC_RNGCLKSOURCE_HSI48)||\((__SOURCE__)==RCC_RNGCLKSOURCE_PLL)||\((__SOURCE__)==RCC_RNGCLKSOURCE_MSI))#endif#else#defineIS_RCC_RNGCLKSOURCE(__SOURCE__)\(((__SOURCE__)==RCC_RNGCLKSOURCE_NONE)||\((__SOURCE__)==RCC_RNGCLKSOURCE_PLLSAI1)||\((__SOURCE__)==RCC_RNGCLKSOURCE_PLL)||\((__SOURCE__)==RCC_RNGCLKSOURCE_MSI))#endif#ifdefined(USB_OTG_FS)||defined(USB)#ifdefined(RCC_HSI48_SUPPORT)#ifdefined(RCC_PLLSAI1_SUPPORT)#defineIS_RCC_USBCLKSOURCE(__SOURCE__)\(((__SOURCE__)==RCC_USBCLKSOURCE_HSI48)||\((__SOURCE__)==RCC_USBCLKSOURCE_PLLSAI1)||\((__SOURCE__)==RCC_USBCLKSOURCE_PLL)||\((__SOURCE__)==RCC_USBCLKSOURCE_MSI))#else#defineIS_RCC_USBCLKSOURCE(__SOURCE__)\(((__SOURCE__)==RCC_USBCLKSOURCE_HSI48)||\((__SOURCE__)==RCC_USBCLKSOURCE_PLL)||\((__SOURCE__)==RCC_USBCLKSOURCE_MSI))#endif#else#defineIS_RCC_USBCLKSOURCE(__SOURCE__)\(((__SOURCE__)==RCC_USBCLKSOURCE_NONE)||\((__SOURCE__)==RCC_USBCLKSOURCE_PLLSAI1)||\((__SOURCE__)==RCC_USBCLKSOURCE_PLL)||\((__SOURCE__)==RCC_USBCLKSOURCE_MSI))#endif#endif#ifdefined(STM32L471xx)||defined(STM32L475xx)||defined(STM32L476xx)||defined(STM32L485xx)||defined(STM32L486xx)||defined(STM32L496xx)||defined(STM32L4A6xx)#defineIS_RCC_ADCCLKSOURCE(__SOURCE__)\(((__SOURCE__)==RCC_ADCCLKSOURCE_NONE)||\((__SOURCE__)==RCC_ADCCLKSOURCE_PLLSAI1)||\((__SOURCE__)==RCC_ADCCLKSOURCE_PLLSAI2)||\((__SOURCE__)==RCC_ADCCLKSOURCE_SYSCLK))#else#ifdefined(RCC_PLLSAI1_SUPPORT)#defineIS_RCC_ADCCLKSOURCE(__SOURCE__)\(((__SOURCE__)==RCC_ADCCLKSOURCE_NONE)||\((__SOURCE__)==RCC_ADCCLKSOURCE_PLLSAI1)||\((__SOURCE__)==RCC_ADCCLKSOURCE_SYSCLK))#else#defineIS_RCC_ADCCLKSOURCE(__SOURCE__)\(((__SOURCE__)==RCC_ADCCLKSOURCE_NONE)||\((__SOURCE__)==RCC_ADCCLKSOURCE_SYSCLK))#endif#endif#ifdefined(SWPMI1)#defineIS_RCC_SWPMI1CLKSOURCE(__SOURCE__)\(((__SOURCE__)==RCC_SWPMI1CLKSOURCE_PCLK1)||\((__SOURCE__)==RCC_SWPMI1CLKSOURCE_HSI))#endif#ifdefined(DFSDM1_Filter0)#defineIS_RCC_DFSDM1CLKSOURCE(__SOURCE__)\(((__SOURCE__)==RCC_DFSDM1CLKSOURCE_PCLK2)||\((__SOURCE__)==RCC_DFSDM1CLKSOURCE_SYSCLK))#ifdefined(STM32L4P5xx)||defined(STM32L4Q5xx)||defined(STM32L4R5xx)||defined(STM32L4R7xx)||defined(STM32L4R9xx)||defined(STM32L4S5xx)||defined(STM32L4S7xx)||defined(STM32L4S9xx)#defineIS_RCC_DFSDM1AUDIOCLKSOURCE(__SOURCE__)\(((__SOURCE__)==RCC_DFSDM1AUDIOCLKSOURCE_SAI1)||\((__SOURCE__)==RCC_DFSDM1AUDIOCLKSOURCE_HSI)||\((__SOURCE__)==RCC_DFSDM1AUDIOCLKSOURCE_MSI))#endif#endif#ifdefined(LTDC)#defineIS_RCC_LTDCCLKSOURCE(__SOURCE__)\(((__SOURCE__)==RCC_LTDCCLKSOURCE_PLLSAI2_DIV2)||\((__SOURCE__)==RCC_LTDCCLKSOURCE_PLLSAI2_DIV4)||\((__SOURCE__)==RCC_LTDCCLKSOURCE_PLLSAI2_DIV8)||\((__SOURCE__)==RCC_LTDCCLKSOURCE_PLLSAI2_DIV16))#endif#ifdefined(DSI)#defineIS_RCC_DSICLKSOURCE(__SOURCE__)\(((__SOURCE__)==RCC_DSICLKSOURCE_DSIPHY)||\((__SOURCE__)==RCC_DSICLKSOURCE_PLLSAI2))#endif#ifdefined(OCTOSPI1)||defined(OCTOSPI2)#defineIS_RCC_OSPICLKSOURCE(__SOURCE__)\(((__SOURCE__)==RCC_OSPICLKSOURCE_SYSCLK)||\((__SOURCE__)==RCC_OSPICLKSOURCE_MSI)||\((__SOURCE__)==RCC_OSPICLKSOURCE_PLL))#endif#ifdefined(RCC_PLLSAI1_SUPPORT)#defineIS_RCC_PLLSAI1SOURCE(__VALUE__)IS_RCC_PLLSOURCE(__VALUE__)#ifdefined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)#defineIS_RCC_PLLSAI1M_VALUE(__VALUE__)((1U<=(__VALUE__))&&((__VALUE__)<=16U))#else#defineIS_RCC_PLLSAI1M_VALUE(__VALUE__)((1U<=(__VALUE__))&&((__VALUE__)<=8U))#endif#ifdefined(RCC_PLLSAI1N_MUL_8_127_SUPPORT)#defineIS_RCC_PLLSAI1N_VALUE(__VALUE__)((8U<=(__VALUE__))&&((__VALUE__)<=127U))#else#defineIS_RCC_PLLSAI1N_VALUE(__VALUE__)((8U<=(__VALUE__))&&((__VALUE__)<=86U))#endif#ifdefined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)#defineIS_RCC_PLLSAI1P_VALUE(__VALUE__)(((__VALUE__)>=2U)&&((__VALUE__)<=31U))#else#defineIS_RCC_PLLSAI1P_VALUE(__VALUE__)(((__VALUE__)==7U)||((__VALUE__)==17U))#endif#defineIS_RCC_PLLSAI1Q_VALUE(__VALUE__)(((__VALUE__)==2U)||((__VALUE__)==4U)||\((__VALUE__)==6U)||((__VALUE__)==8U))#defineIS_RCC_PLLSAI1R_VALUE(__VALUE__)(((__VALUE__)==2U)||((__VALUE__)==4U)||\((__VALUE__)==6U)||((__VALUE__)==8U))#endif#ifdefined(RCC_PLLSAI2_SUPPORT)#defineIS_RCC_PLLSAI2SOURCE(__VALUE__)IS_RCC_PLLSOURCE(__VALUE__)#ifdefined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)#defineIS_RCC_PLLSAI2M_VALUE(__VALUE__)((1U<=(__VALUE__))&&((__VALUE__)<=16U))#else#defineIS_RCC_PLLSAI2M_VALUE(__VALUE__)((1U<=(__VALUE__))&&((__VALUE__)<=8U))#endif#ifdefined(RCC_PLLSAI2N_MUL_8_127_SUPPORT)#defineIS_RCC_PLLSAI2N_VALUE(__VALUE__)((8U<=(__VALUE__))&&((__VALUE__)<=127U))#else#defineIS_RCC_PLLSAI2N_VALUE(__VALUE__)((8U<=(__VALUE__))&&((__VALUE__)<=86U))#endif#ifdefined(RCC_PLLSAI2P_DIV_2_31_SUPPORT)#defineIS_RCC_PLLSAI2P_VALUE(__VALUE__)(((__VALUE__)>=2U)&&((__VALUE__)<=31U))#else#defineIS_RCC_PLLSAI2P_VALUE(__VALUE__)(((__VALUE__)==7U)||((__VALUE__)==17U))#endif#ifdefined(RCC_PLLSAI2Q_DIV_SUPPORT)#defineIS_RCC_PLLSAI2Q_VALUE(__VALUE__)(((__VALUE__)==2U)||((__VALUE__)==4U)||\((__VALUE__)==6U)||((__VALUE__)==8U))#endif#defineIS_RCC_PLLSAI2R_VALUE(__VALUE__)(((__VALUE__)==2U)||((__VALUE__)==4U)||\((__VALUE__)==6U)||((__VALUE__)==8U))#endif#ifdefined(OCTOSPI1)&&defined(OCTOSPI2)#defineIS_RCC_OCTOSPIDELAY(__DELAY__)(((__DELAY__)<=0xFU))#endif#ifdefined(CRS)#defineIS_RCC_CRS_SYNC_SOURCE(__SOURCE__)(((__SOURCE__)==RCC_CRS_SYNC_SOURCE_GPIO)||\((__SOURCE__)==RCC_CRS_SYNC_SOURCE_LSE)||\((__SOURCE__)==RCC_CRS_SYNC_SOURCE_USB))#defineIS_RCC_CRS_SYNC_DIV(__DIV__)(((__DIV__)==RCC_CRS_SYNC_DIV1)||((__DIV__)==RCC_CRS_SYNC_DIV2)||\((__DIV__)==RCC_CRS_SYNC_DIV4)||((__DIV__)==RCC_CRS_SYNC_DIV8)||\((__DIV__)==RCC_CRS_SYNC_DIV16)||((__DIV__)==RCC_CRS_SYNC_DIV32)||\((__DIV__)==RCC_CRS_SYNC_DIV64)||((__DIV__)==RCC_CRS_SYNC_DIV128))#defineIS_RCC_CRS_SYNC_POLARITY(__POLARITY__)(((__POLARITY__)==RCC_CRS_SYNC_POLARITY_RISING)||\((__POLARITY__)==RCC_CRS_SYNC_POLARITY_FALLING))#defineIS_RCC_CRS_RELOADVALUE(__VALUE__)(((__VALUE__)<=0xFFFFU))#defineIS_RCC_CRS_ERRORLIMIT(__VALUE__)(((__VALUE__)<=0xFFU))#ifdefined(STM32L412xx)||defined(STM32L422xx)#defineIS_RCC_CRS_HSI48CALIBRATION(__VALUE__)(((__VALUE__)<=0x7FU))#else#defineIS_RCC_CRS_HSI48CALIBRATION(__VALUE__)(((__VALUE__)<=0x3FU))#endif#defineIS_RCC_CRS_FREQERRORDIR(__DIR__)(((__DIR__)==RCC_CRS_FREQERRORDIR_UP)||\((__DIR__)==RCC_CRS_FREQERRORDIR_DOWN))#endif#ifdef__cplusplus}#endif#endif