<profile>

<section name = "Vitis HLS Report for 'runge_kutta_45_Pipeline_VITIS_LOOP_160_1'" level="0">
<item name = "Date">Mon May 22 17:32:35 2023
</item>
<item name = "Version">2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)</item>
<item name = "Project">rk45_vitis</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">50.00 ns, 36.500 ns, 13.50 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">16, 16, 0.800 us, 0.800 us, 16, 16, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="ref_tmp1_ap_fixed_base_fu_136">ap_fixed_base, 0, 0, 0 ns, 0 ns, 1, 1, yes</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_160_1">14, 14, 10, 1, 1, 6, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 2287, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 77, -</column>
<column name="Register">-, -, 923, 128, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, 4, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln160_fu_161_p2">+, 0, 0, 11, 3, 1</column>
<column name="add_ln161_1_fu_209_p2">+, 0, 0, 14, 6, 6</column>
<column name="add_ln161_fu_193_p2">+, 0, 0, 71, 64, 64</column>
<column name="ap_block_state2_io">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state9_pp0_stage0_iter8">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op38_readreq_state2">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op45_read_state9">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln160_fu_155_p2">icmp, 0, 0, 8, 3, 3</column>
<column name="lshr_ln161_fu_253_p2">lshr, 0, 0, 2171, 512, 512</column>
<column name="ap_block_pp0_stage0_11001">or, 0, 0, 2, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="X_BUS_blk_n_AR">9, 2, 1, 2</column>
<column name="X_BUS_blk_n_R">9, 2, 1, 2</column>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_phi_mux_empty_phi_fu_130_p4">14, 3, 128, 384</column>
<column name="ap_sig_allocacmp_i_8">9, 2, 3, 6</column>
<column name="i_fu_86">9, 2, 3, 6</column>
<column name="shiftreg3067_fu_82">9, 2, 64, 128</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="X_BUS_addr_read_reg_330">512, 0, 512, 0</column>
<column name="add_ln161_1_reg_319">6, 0, 6, 0</column>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter4">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter5">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter6">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter7">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter8">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter9">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter2_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter3_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter4_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter5_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter6_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter7_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter8_reg">1, 0, 1, 0</column>
<column name="empty_64_reg_310">1, 0, 1, 0</column>
<column name="i_8_reg_301">3, 0, 3, 0</column>
<column name="i_fu_86">3, 0, 3, 0</column>
<column name="icmp_ln160_reg_306">1, 0, 1, 0</column>
<column name="shiftreg3067_fu_82">64, 0, 64, 0</column>
<column name="trunc_ln161_3_reg_314">58, 0, 58, 0</column>
<column name="add_ln161_1_reg_319">64, 32, 6, 0</column>
<column name="empty_64_reg_310">64, 32, 1, 0</column>
<column name="i_8_reg_301">64, 32, 3, 0</column>
<column name="icmp_ln160_reg_306">64, 32, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, runge_kutta_45_Pipeline_VITIS_LOOP_160_1, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, runge_kutta_45_Pipeline_VITIS_LOOP_160_1, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, runge_kutta_45_Pipeline_VITIS_LOOP_160_1, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, runge_kutta_45_Pipeline_VITIS_LOOP_160_1, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, runge_kutta_45_Pipeline_VITIS_LOOP_160_1, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, runge_kutta_45_Pipeline_VITIS_LOOP_160_1, return value</column>
<column name="atol_loc_V_ap_fixed_base_fu_994_p_din1">out, 64, ap_ctrl_hs, runge_kutta_45_Pipeline_VITIS_LOOP_160_1, return value</column>
<column name="atol_loc_V_ap_fixed_base_fu_994_p_dout0">in, 80, ap_ctrl_hs, runge_kutta_45_Pipeline_VITIS_LOOP_160_1, return value</column>
<column name="atol_loc_V_ap_fixed_base_fu_994_p_ready">in, 1, ap_ctrl_hs, runge_kutta_45_Pipeline_VITIS_LOOP_160_1, return value</column>
<column name="m_axi_X_BUS_AWVALID">out, 1, m_axi, X_BUS, pointer</column>
<column name="m_axi_X_BUS_AWREADY">in, 1, m_axi, X_BUS, pointer</column>
<column name="m_axi_X_BUS_AWADDR">out, 64, m_axi, X_BUS, pointer</column>
<column name="m_axi_X_BUS_AWID">out, 1, m_axi, X_BUS, pointer</column>
<column name="m_axi_X_BUS_AWLEN">out, 32, m_axi, X_BUS, pointer</column>
<column name="m_axi_X_BUS_AWSIZE">out, 3, m_axi, X_BUS, pointer</column>
<column name="m_axi_X_BUS_AWBURST">out, 2, m_axi, X_BUS, pointer</column>
<column name="m_axi_X_BUS_AWLOCK">out, 2, m_axi, X_BUS, pointer</column>
<column name="m_axi_X_BUS_AWCACHE">out, 4, m_axi, X_BUS, pointer</column>
<column name="m_axi_X_BUS_AWPROT">out, 3, m_axi, X_BUS, pointer</column>
<column name="m_axi_X_BUS_AWQOS">out, 4, m_axi, X_BUS, pointer</column>
<column name="m_axi_X_BUS_AWREGION">out, 4, m_axi, X_BUS, pointer</column>
<column name="m_axi_X_BUS_AWUSER">out, 1, m_axi, X_BUS, pointer</column>
<column name="m_axi_X_BUS_WVALID">out, 1, m_axi, X_BUS, pointer</column>
<column name="m_axi_X_BUS_WREADY">in, 1, m_axi, X_BUS, pointer</column>
<column name="m_axi_X_BUS_WDATA">out, 512, m_axi, X_BUS, pointer</column>
<column name="m_axi_X_BUS_WSTRB">out, 64, m_axi, X_BUS, pointer</column>
<column name="m_axi_X_BUS_WLAST">out, 1, m_axi, X_BUS, pointer</column>
<column name="m_axi_X_BUS_WID">out, 1, m_axi, X_BUS, pointer</column>
<column name="m_axi_X_BUS_WUSER">out, 1, m_axi, X_BUS, pointer</column>
<column name="m_axi_X_BUS_ARVALID">out, 1, m_axi, X_BUS, pointer</column>
<column name="m_axi_X_BUS_ARREADY">in, 1, m_axi, X_BUS, pointer</column>
<column name="m_axi_X_BUS_ARADDR">out, 64, m_axi, X_BUS, pointer</column>
<column name="m_axi_X_BUS_ARID">out, 1, m_axi, X_BUS, pointer</column>
<column name="m_axi_X_BUS_ARLEN">out, 32, m_axi, X_BUS, pointer</column>
<column name="m_axi_X_BUS_ARSIZE">out, 3, m_axi, X_BUS, pointer</column>
<column name="m_axi_X_BUS_ARBURST">out, 2, m_axi, X_BUS, pointer</column>
<column name="m_axi_X_BUS_ARLOCK">out, 2, m_axi, X_BUS, pointer</column>
<column name="m_axi_X_BUS_ARCACHE">out, 4, m_axi, X_BUS, pointer</column>
<column name="m_axi_X_BUS_ARPROT">out, 3, m_axi, X_BUS, pointer</column>
<column name="m_axi_X_BUS_ARQOS">out, 4, m_axi, X_BUS, pointer</column>
<column name="m_axi_X_BUS_ARREGION">out, 4, m_axi, X_BUS, pointer</column>
<column name="m_axi_X_BUS_ARUSER">out, 1, m_axi, X_BUS, pointer</column>
<column name="m_axi_X_BUS_RVALID">in, 1, m_axi, X_BUS, pointer</column>
<column name="m_axi_X_BUS_RREADY">out, 1, m_axi, X_BUS, pointer</column>
<column name="m_axi_X_BUS_RDATA">in, 512, m_axi, X_BUS, pointer</column>
<column name="m_axi_X_BUS_RLAST">in, 1, m_axi, X_BUS, pointer</column>
<column name="m_axi_X_BUS_RID">in, 1, m_axi, X_BUS, pointer</column>
<column name="m_axi_X_BUS_RFIFONUM">in, 9, m_axi, X_BUS, pointer</column>
<column name="m_axi_X_BUS_RUSER">in, 1, m_axi, X_BUS, pointer</column>
<column name="m_axi_X_BUS_RRESP">in, 2, m_axi, X_BUS, pointer</column>
<column name="m_axi_X_BUS_BVALID">in, 1, m_axi, X_BUS, pointer</column>
<column name="m_axi_X_BUS_BREADY">out, 1, m_axi, X_BUS, pointer</column>
<column name="m_axi_X_BUS_BRESP">in, 2, m_axi, X_BUS, pointer</column>
<column name="m_axi_X_BUS_BID">in, 1, m_axi, X_BUS, pointer</column>
<column name="m_axi_X_BUS_BUSER">in, 1, m_axi, X_BUS, pointer</column>
<column name="yy_loc_V_address0">out, 14, ap_memory, yy_loc_V, array</column>
<column name="yy_loc_V_ce0">out, 1, ap_memory, yy_loc_V, array</column>
<column name="yy_loc_V_we0">out, 1, ap_memory, yy_loc_V, array</column>
<column name="yy_loc_V_d0">out, 80, ap_memory, yy_loc_V, array</column>
<column name="yy">in, 64, ap_none, yy, scalar</column>
<column name="trunc_ln1">in, 6, ap_none, trunc_ln1, scalar</column>
</table>
</item>
</section>
</profile>
