{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1619099188862 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1619099188867 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 22 21:46:28 2021 " "Processing started: Thu Apr 22 21:46:28 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1619099188867 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619099188867 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CPU0_simu -c CPU0_simu " "Command: quartus_map --read_settings_files=on --write_settings_files=off CPU0_simu -c CPU0_simu" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619099188867 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1619099189371 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1619099189371 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu0.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu0.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu0 " "Found entity 1: cpu0" {  } { { "cpu0.v" "" { Text "D:/CHU/chuboy20200402/CPU0/Github Release/CPU0_simu/cpu0.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619099197109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619099197109 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "cpu0 " "Elaborating entity \"cpu0\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1619099197134 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c12 cpu0.v(25) " "Verilog HDL or VHDL warning at cpu0.v(25): object \"c12\" assigned a value but never read" {  } { { "cpu0.v" "" { Text "D:/CHU/chuboy20200402/CPU0/Github Release/CPU0_simu/cpu0.v" 25 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1619099197137 "|cpu0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ipc cpu0.v(25) " "Verilog HDL or VHDL warning at cpu0.v(25): object \"ipc\" assigned a value but never read" {  } { { "cpu0.v" "" { Text "D:/CHU/chuboy20200402/CPU0/Github Release/CPU0_simu/cpu0.v" 25 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1619099197137 "|cpu0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 cpu0.v(96) " "Verilog HDL assignment warning at cpu0.v(96): truncated value with size 32 to match size of target (3)" {  } { { "cpu0.v" "" { Text "D:/CHU/chuboy20200402/CPU0/Github Release/CPU0_simu/cpu0.v" 96 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1619099197143 "|cpu0"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div0\"" {  } { { "cpu0.v" "Div0" { Text "D:/CHU/chuboy20200402/CPU0/Github Release/CPU0_simu/cpu0.v" 135 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1619099214496 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1619099214496 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div0 " "Elaborated megafunction instantiation \"lpm_divide:Div0\"" {  } { { "cpu0.v" "" { Text "D:/CHU/chuboy20200402/CPU0/Github Release/CPU0_simu/cpu0.v" 135 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619099214953 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div0 " "Instantiated megafunction \"lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619099214953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619099214953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619099214953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619099214953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619099214953 ""}  } { { "cpu0.v" "" { Text "D:/CHU/chuboy20200402/CPU0/Github Release/CPU0_simu/cpu0.v" 135 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1619099214953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_rqo.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_rqo.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_rqo " "Found entity 1: lpm_divide_rqo" {  } { { "db/lpm_divide_rqo.tdf" "" { Text "D:/CHU/chuboy20200402/CPU0/Github Release/CPU0_simu/db/lpm_divide_rqo.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619099215006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619099215006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_4dg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_4dg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_4dg " "Found entity 1: abs_divider_4dg" {  } { { "db/abs_divider_4dg.tdf" "" { Text "D:/CHU/chuboy20200402/CPU0/Github Release/CPU0_simu/db/abs_divider_4dg.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619099215024 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619099215024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_o2f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_o2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_o2f " "Found entity 1: alt_u_div_o2f" {  } { { "db/alt_u_div_o2f.tdf" "" { Text "D:/CHU/chuboy20200402/CPU0/Github Release/CPU0_simu/db/alt_u_div_o2f.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619099215091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619099215091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_4p9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_4p9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_4p9 " "Found entity 1: lpm_abs_4p9" {  } { { "db/lpm_abs_4p9.tdf" "" { Text "D:/CHU/chuboy20200402/CPU0/Github Release/CPU0_simu/db/lpm_abs_4p9.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619099215203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619099215203 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "dbus\[0\] " "bidirectional pin \"dbus\[0\]\" has no driver" {  } { { "cpu0.v" "" { Text "D:/CHU/chuboy20200402/CPU0/Github Release/CPU0_simu/cpu0.v" 14 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1619099215546 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "dbus\[1\] " "bidirectional pin \"dbus\[1\]\" has no driver" {  } { { "cpu0.v" "" { Text "D:/CHU/chuboy20200402/CPU0/Github Release/CPU0_simu/cpu0.v" 14 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1619099215546 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "dbus\[2\] " "bidirectional pin \"dbus\[2\]\" has no driver" {  } { { "cpu0.v" "" { Text "D:/CHU/chuboy20200402/CPU0/Github Release/CPU0_simu/cpu0.v" 14 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1619099215546 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "dbus\[3\] " "bidirectional pin \"dbus\[3\]\" has no driver" {  } { { "cpu0.v" "" { Text "D:/CHU/chuboy20200402/CPU0/Github Release/CPU0_simu/cpu0.v" 14 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1619099215546 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "dbus\[4\] " "bidirectional pin \"dbus\[4\]\" has no driver" {  } { { "cpu0.v" "" { Text "D:/CHU/chuboy20200402/CPU0/Github Release/CPU0_simu/cpu0.v" 14 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1619099215546 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "dbus\[5\] " "bidirectional pin \"dbus\[5\]\" has no driver" {  } { { "cpu0.v" "" { Text "D:/CHU/chuboy20200402/CPU0/Github Release/CPU0_simu/cpu0.v" 14 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1619099215546 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "dbus\[6\] " "bidirectional pin \"dbus\[6\]\" has no driver" {  } { { "cpu0.v" "" { Text "D:/CHU/chuboy20200402/CPU0/Github Release/CPU0_simu/cpu0.v" 14 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1619099215546 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "dbus\[7\] " "bidirectional pin \"dbus\[7\]\" has no driver" {  } { { "cpu0.v" "" { Text "D:/CHU/chuboy20200402/CPU0/Github Release/CPU0_simu/cpu0.v" 14 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1619099215546 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "dbus\[8\] " "bidirectional pin \"dbus\[8\]\" has no driver" {  } { { "cpu0.v" "" { Text "D:/CHU/chuboy20200402/CPU0/Github Release/CPU0_simu/cpu0.v" 14 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1619099215546 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "dbus\[9\] " "bidirectional pin \"dbus\[9\]\" has no driver" {  } { { "cpu0.v" "" { Text "D:/CHU/chuboy20200402/CPU0/Github Release/CPU0_simu/cpu0.v" 14 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1619099215546 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "dbus\[10\] " "bidirectional pin \"dbus\[10\]\" has no driver" {  } { { "cpu0.v" "" { Text "D:/CHU/chuboy20200402/CPU0/Github Release/CPU0_simu/cpu0.v" 14 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1619099215546 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "dbus\[11\] " "bidirectional pin \"dbus\[11\]\" has no driver" {  } { { "cpu0.v" "" { Text "D:/CHU/chuboy20200402/CPU0/Github Release/CPU0_simu/cpu0.v" 14 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1619099215546 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "dbus\[12\] " "bidirectional pin \"dbus\[12\]\" has no driver" {  } { { "cpu0.v" "" { Text "D:/CHU/chuboy20200402/CPU0/Github Release/CPU0_simu/cpu0.v" 14 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1619099215546 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "dbus\[13\] " "bidirectional pin \"dbus\[13\]\" has no driver" {  } { { "cpu0.v" "" { Text "D:/CHU/chuboy20200402/CPU0/Github Release/CPU0_simu/cpu0.v" 14 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1619099215546 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "dbus\[14\] " "bidirectional pin \"dbus\[14\]\" has no driver" {  } { { "cpu0.v" "" { Text "D:/CHU/chuboy20200402/CPU0/Github Release/CPU0_simu/cpu0.v" 14 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1619099215546 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "dbus\[15\] " "bidirectional pin \"dbus\[15\]\" has no driver" {  } { { "cpu0.v" "" { Text "D:/CHU/chuboy20200402/CPU0/Github Release/CPU0_simu/cpu0.v" 14 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1619099215546 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "dbus\[16\] " "bidirectional pin \"dbus\[16\]\" has no driver" {  } { { "cpu0.v" "" { Text "D:/CHU/chuboy20200402/CPU0/Github Release/CPU0_simu/cpu0.v" 14 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1619099215546 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "dbus\[17\] " "bidirectional pin \"dbus\[17\]\" has no driver" {  } { { "cpu0.v" "" { Text "D:/CHU/chuboy20200402/CPU0/Github Release/CPU0_simu/cpu0.v" 14 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1619099215546 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "dbus\[18\] " "bidirectional pin \"dbus\[18\]\" has no driver" {  } { { "cpu0.v" "" { Text "D:/CHU/chuboy20200402/CPU0/Github Release/CPU0_simu/cpu0.v" 14 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1619099215546 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "dbus\[19\] " "bidirectional pin \"dbus\[19\]\" has no driver" {  } { { "cpu0.v" "" { Text "D:/CHU/chuboy20200402/CPU0/Github Release/CPU0_simu/cpu0.v" 14 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1619099215546 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "dbus\[20\] " "bidirectional pin \"dbus\[20\]\" has no driver" {  } { { "cpu0.v" "" { Text "D:/CHU/chuboy20200402/CPU0/Github Release/CPU0_simu/cpu0.v" 14 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1619099215546 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "dbus\[21\] " "bidirectional pin \"dbus\[21\]\" has no driver" {  } { { "cpu0.v" "" { Text "D:/CHU/chuboy20200402/CPU0/Github Release/CPU0_simu/cpu0.v" 14 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1619099215546 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "dbus\[22\] " "bidirectional pin \"dbus\[22\]\" has no driver" {  } { { "cpu0.v" "" { Text "D:/CHU/chuboy20200402/CPU0/Github Release/CPU0_simu/cpu0.v" 14 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1619099215546 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "dbus\[23\] " "bidirectional pin \"dbus\[23\]\" has no driver" {  } { { "cpu0.v" "" { Text "D:/CHU/chuboy20200402/CPU0/Github Release/CPU0_simu/cpu0.v" 14 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1619099215546 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "dbus\[24\] " "bidirectional pin \"dbus\[24\]\" has no driver" {  } { { "cpu0.v" "" { Text "D:/CHU/chuboy20200402/CPU0/Github Release/CPU0_simu/cpu0.v" 14 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1619099215546 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "dbus\[25\] " "bidirectional pin \"dbus\[25\]\" has no driver" {  } { { "cpu0.v" "" { Text "D:/CHU/chuboy20200402/CPU0/Github Release/CPU0_simu/cpu0.v" 14 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1619099215546 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "dbus\[26\] " "bidirectional pin \"dbus\[26\]\" has no driver" {  } { { "cpu0.v" "" { Text "D:/CHU/chuboy20200402/CPU0/Github Release/CPU0_simu/cpu0.v" 14 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1619099215546 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "dbus\[27\] " "bidirectional pin \"dbus\[27\]\" has no driver" {  } { { "cpu0.v" "" { Text "D:/CHU/chuboy20200402/CPU0/Github Release/CPU0_simu/cpu0.v" 14 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1619099215546 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "dbus\[28\] " "bidirectional pin \"dbus\[28\]\" has no driver" {  } { { "cpu0.v" "" { Text "D:/CHU/chuboy20200402/CPU0/Github Release/CPU0_simu/cpu0.v" 14 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1619099215546 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "dbus\[29\] " "bidirectional pin \"dbus\[29\]\" has no driver" {  } { { "cpu0.v" "" { Text "D:/CHU/chuboy20200402/CPU0/Github Release/CPU0_simu/cpu0.v" 14 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1619099215546 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "dbus\[30\] " "bidirectional pin \"dbus\[30\]\" has no driver" {  } { { "cpu0.v" "" { Text "D:/CHU/chuboy20200402/CPU0/Github Release/CPU0_simu/cpu0.v" 14 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1619099215546 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "dbus\[31\] " "bidirectional pin \"dbus\[31\]\" has no driver" {  } { { "cpu0.v" "" { Text "D:/CHU/chuboy20200402/CPU0/Github Release/CPU0_simu/cpu0.v" 14 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1619099215546 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1619099215546 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "m_w1\[0\] VCC " "Pin \"m_w1\[0\]\" is stuck at VCC" {  } { { "cpu0.v" "" { Text "D:/CHU/chuboy20200402/CPU0/Github Release/CPU0_simu/cpu0.v" 171 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1619099218126 "|cpu0|m_w1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "m_w1\[1\] VCC " "Pin \"m_w1\[1\]\" is stuck at VCC" {  } { { "cpu0.v" "" { Text "D:/CHU/chuboy20200402/CPU0/Github Release/CPU0_simu/cpu0.v" 171 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1619099218126 "|cpu0|m_w1[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1619099218126 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1619099218282 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1619099220463 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619099220463 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3784 " "Implemented 3784 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1619099220660 ""} { "Info" "ICUT_CUT_TM_OPINS" "167 " "Implemented 167 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1619099220660 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "32 " "Implemented 32 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1619099220660 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3577 " "Implemented 3577 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1619099220660 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "2 " "Implemented 2 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1619099220660 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1619099220660 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 40 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 40 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4922 " "Peak virtual memory: 4922 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1619099220677 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 22 21:47:00 2021 " "Processing ended: Thu Apr 22 21:47:00 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1619099220677 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:32 " "Elapsed time: 00:00:32" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1619099220677 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:41 " "Total CPU time (on all processors): 00:00:41" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1619099220677 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1619099220677 ""}
