/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [6:0] celloutsig_0_0z;
  wire [11:0] celloutsig_0_1z;
  wire celloutsig_0_3z;
  wire celloutsig_0_5z;
  reg [10:0] celloutsig_0_6z;
  wire [32:0] celloutsig_1_0z;
  wire [5:0] celloutsig_1_10z;
  wire celloutsig_1_12z;
  wire [4:0] celloutsig_1_14z;
  wire [34:0] celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [2:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [15:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [2:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_3z = !(in_data[173] ? celloutsig_1_1z : celloutsig_1_1z);
  assign celloutsig_1_2z = { in_data[153:152], celloutsig_1_1z } + in_data[186:184];
  assign celloutsig_1_0z = in_data[152:120] & in_data[169:137];
  assign celloutsig_1_7z = { celloutsig_1_2z[2:1], celloutsig_1_5z } & { celloutsig_1_4z[6], celloutsig_1_6z, celloutsig_1_1z };
  assign celloutsig_1_10z = { celloutsig_1_2z[2], celloutsig_1_3z, celloutsig_1_7z, celloutsig_1_8z } & { celloutsig_1_2z, celloutsig_1_9z, celloutsig_1_3z, celloutsig_1_1z };
  assign celloutsig_0_0z = in_data[21:15] / { 1'h1, in_data[26:21] };
  assign celloutsig_0_5z = { in_data[70:62], celloutsig_0_0z } == { celloutsig_0_1z[7:0], celloutsig_0_0z, celloutsig_0_3z };
  assign celloutsig_1_12z = celloutsig_1_0z[32:15] == { in_data[181], celloutsig_1_5z, celloutsig_1_4z };
  assign celloutsig_1_8z = { celloutsig_1_0z[17:13], celloutsig_1_6z, celloutsig_1_7z, celloutsig_1_6z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_5z, celloutsig_1_3z } === { celloutsig_1_0z[18:17], celloutsig_1_2z, celloutsig_1_7z, celloutsig_1_6z, celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_2z };
  assign celloutsig_1_6z = in_data[153:144] >= { celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_2z };
  assign celloutsig_1_18z = celloutsig_1_4z[13:8] >= { celloutsig_1_10z[5:1], celloutsig_1_12z };
  assign celloutsig_1_9z = { celloutsig_1_4z[11:8], celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_5z } > { in_data[182:175], celloutsig_1_1z };
  assign celloutsig_1_19z = { celloutsig_1_16z[16:15], celloutsig_1_8z } && celloutsig_1_14z[2:0];
  assign celloutsig_0_3z = in_data[69:64] && in_data[54:49];
  assign celloutsig_1_16z = { celloutsig_1_0z, celloutsig_1_5z, celloutsig_1_12z } % { 1'h1, celloutsig_1_2z[0], celloutsig_1_0z };
  assign celloutsig_1_1z = | in_data[114:97];
  assign celloutsig_1_5z = ~^ in_data[142:140];
  assign celloutsig_1_4z = { in_data[132:120], celloutsig_1_2z } >> { in_data[142:132], celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_1z };
  assign celloutsig_1_14z = celloutsig_1_10z[5:1] >> { celloutsig_1_4z[12:10], celloutsig_1_9z, celloutsig_1_6z };
  assign celloutsig_0_1z = in_data[54:43] ~^ in_data[80:69];
  always_latch
    if (celloutsig_1_19z) celloutsig_0_6z = 11'h000;
    else if (!clkin_data[0]) celloutsig_0_6z = celloutsig_0_1z[11:1];
  assign { out_data[128], out_data[96], out_data[32], out_data[10:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_5z, celloutsig_0_6z };
endmodule
