/*******************************************************************************
Copyright (c) 2022-2024 Rapid Silicon
This source code contains proprietary information belonging to Rapid Silicon
(the "licensor") released under license and non-disclosure agreement to the
recipient (the "licensee").

The information shared and protected by the license and non-disclosure agreement
includes but is not limited to the following:
* operational algorithms of the product
* logos, graphics, source code, and visual presentation of the product
* confidential operational information of the licensor

The recipient of this source code is NOT permitted to publicly disclose,
re-use, archive beyond the period of the license agreement, transfer to a
sub-licensee, or re-implement any portion of the content covered by the license
and non-disclosure agreement without the prior written consent of the licensor.
*********************************************************************************/

Version  : 2024.01
Build    : 0.9.28
Hash     : 0207cc3
Date     : Jan 25 2024
Type     : Engineering
Log Time   : Wed Feb  7 14:23:01 2024 GMT
#Timing report of worst 100 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

# Logical Levels: 5
# Timing Graph Levels: 6

#Path 1
Startpoint: $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].RDATA_B1[0] (RS_TDP36K at (7,2) clocked by clock0)
Endpoint  : out:rq_a[0].outpad[0] (.output at (2,8) clocked by clock0)
Path Type : setup

Point                                                                                                            Incr      Path
-------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                            0.000     0.000
clock0.inpad[0] (.input at (6,8))                                                                               0.000     0.000
| (intra 'io' routing)                                                                                          0.894     0.894
| (inter-block routing:global net)                                                                              0.000     0.894
| (intra 'bram' routing)                                                                                        0.000     0.894
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_B1[0] (RS_TDP36K at (7,2))                         0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                               0.345     1.240
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].RDATA_B1[0] (RS_TDP36K at (7,2)) [clock-to-output]     0.000     1.240
| (intra 'bram' routing)                                                                                        0.000     1.240
| (OPIN:33198 side: (TOP,) (7,4,0)0))                                                                           0.000     1.240
| (CHANX:103393 L4 length:4 (7,4,0)-> (4,4,0))                                                                  0.119     1.359
| (CHANY:109287 L4 length:4 (4,4,0)-> (4,1,0))                                                                  0.119     1.478
| (CHANX:102732 L4 length:4 (5,3,0)-> (8,3,0))                                                                  0.119     1.596
| (IPIN:40000 side: (TOP,) (5,3,0)0))                                                                           0.101     1.697
| (intra 'clb' routing)                                                                                         0.085     1.782
rq_a[0].in[2] (.names at (5,3))                                                                                 0.000     1.782
| (primitive '.names' combinational delay)                                                                      0.136     1.918
rq_a[0].out[0] (.names at (5,3))                                                                                0.000     1.918
| (intra 'clb' routing)                                                                                         0.000     1.918
| (OPIN:39979 side: (RIGHT,) (5,3,0)0))                                                                         0.000     1.918
| (CHANY:110052 L4 length:4 (5,3,0)-> (5,6,0))                                                                  0.119     2.037
| (CHANX:103279 L4 length:4 (5,4,0)-> (2,4,0))                                                                  0.119     2.156
| (CHANY:107756 L4 length:4 (1,5,0)-> (1,8,0))                                                                  0.119     2.275
| (CHANY:107912 L1 length:1 (1,8,0)-> (1,8,0))                                                                  0.061     2.335
| (CHANX:106196 L4 length:4 (2,8,0)-> (5,8,0))                                                                  0.119     2.454
| (IPIN:75808 side: (TOP,) (2,8,0)0))                                                                           0.101     2.555
| (intra 'io' routing)                                                                                          0.733     3.288
out:rq_a[0].outpad[0] (.output at (2,8))                                                                        0.000     3.288
data arrival time                                                                                                         3.288

clock clock0 (rise edge)                                                                                        2.500     2.500
clock source latency                                                                                            0.000     2.500
clock uncertainty                                                                                               0.000     2.500
output external delay                                                                                          -1.000     1.500
data required time                                                                                                        1.500
-------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                        1.500
data arrival time                                                                                                        -3.288
-------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                         -1.788


#Path 2
Startpoint: $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].RDATA_B1[5] (RS_TDP36K at (7,2) clocked by clock0)
Endpoint  : out:rq_a[5].outpad[0] (.output at (2,8) clocked by clock0)
Path Type : setup

Point                                                                                                            Incr      Path
-------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                            0.000     0.000
clock0.inpad[0] (.input at (6,8))                                                                               0.000     0.000
| (intra 'io' routing)                                                                                          0.894     0.894
| (inter-block routing:global net)                                                                              0.000     0.894
| (intra 'bram' routing)                                                                                        0.000     0.894
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_B1[0] (RS_TDP36K at (7,2))                         0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                               0.345     1.240
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].RDATA_B1[5] (RS_TDP36K at (7,2)) [clock-to-output]     0.000     1.240
| (intra 'bram' routing)                                                                                        0.000     1.240
| (OPIN:33203 side: (TOP,) (7,4,0)0))                                                                           0.000     1.240
| (CHANX:103403 L4 length:4 (7,4,0)-> (4,4,0))                                                                  0.119     1.359
| (CHANX:103487 L1 length:1 (6,4,0)-> (6,4,0))                                                                  0.061     1.420
| (CHANY:109871 L4 length:4 (5,4,0)-> (5,1,0))                                                                  0.119     1.539
| (IPIN:40017 side: (RIGHT,) (5,3,0)0))                                                                         0.101     1.639
| (intra 'clb' routing)                                                                                         0.085     1.724
rq_a[5].in[1] (.names at (5,3))                                                                                 0.000     1.724
| (primitive '.names' combinational delay)                                                                      0.148     1.872
rq_a[5].out[0] (.names at (5,3))                                                                                0.000     1.872
| (intra 'clb' routing)                                                                                         0.000     1.872
| (OPIN:39964 side: (TOP,) (5,3,0)0))                                                                           0.000     1.872
| (CHANX:102527 L4 length:4 (5,3,0)-> (2,3,0))                                                                  0.119     1.991
| (CHANY:108286 L4 length:4 (2,4,0)-> (2,7,0))                                                                  0.119     2.110
| (CHANY:108478 L4 length:2 (2,7,0)-> (2,8,0))                                                                  0.119     2.229
| (CHANY:108538 L4 length:1 (2,8,0)-> (2,8,0))                                                                  0.119     2.348
| (CHANX:106171 L1 length:1 (2,8,0)-> (2,8,0))                                                                  0.061     2.409
| (IPIN:75813 side: (TOP,) (2,8,0)0))                                                                           0.101     2.509
| (intra 'io' routing)                                                                                          0.733     3.242
out:rq_a[5].outpad[0] (.output at (2,8))                                                                        0.000     3.242
data arrival time                                                                                                         3.242

clock clock0 (rise edge)                                                                                        2.500     2.500
clock source latency                                                                                            0.000     2.500
clock uncertainty                                                                                               0.000     2.500
output external delay                                                                                          -1.000     1.500
data required time                                                                                                        1.500
-------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                        1.500
data arrival time                                                                                                        -3.242
-------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                         -1.742


#Path 3
Startpoint: $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].RDATA_B1[1] (RS_TDP36K at (7,2) clocked by clock0)
Endpoint  : out:rq_a[1].outpad[0] (.output at (2,8) clocked by clock0)
Path Type : setup

Point                                                                                                            Incr      Path
-------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                            0.000     0.000
clock0.inpad[0] (.input at (6,8))                                                                               0.000     0.000
| (intra 'io' routing)                                                                                          0.894     0.894
| (inter-block routing:global net)                                                                              0.000     0.894
| (intra 'bram' routing)                                                                                        0.000     0.894
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_B1[0] (RS_TDP36K at (7,2))                         0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                               0.345     1.240
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].RDATA_B1[1] (RS_TDP36K at (7,2)) [clock-to-output]     0.000     1.240
| (intra 'bram' routing)                                                                                        0.000     1.240
| (OPIN:33199 side: (TOP,) (7,4,0)0))                                                                           0.000     1.240
| (CHANX:103395 L4 length:4 (7,4,0)-> (4,4,0))                                                                  0.119     1.359
| (CHANY:109311 L4 length:4 (4,4,0)-> (4,1,0))                                                                  0.119     1.478
| (CHANX:102686 L1 length:1 (5,3,0)-> (5,3,0))                                                                  0.061     1.539
| (IPIN:39991 side: (TOP,) (5,3,0)0))                                                                           0.101     1.639
| (intra 'clb' routing)                                                                                         0.085     1.724
rq_a[1].in[1] (.names at (5,3))                                                                                 0.000     1.724
| (primitive '.names' combinational delay)                                                                      0.148     1.872
rq_a[1].out[0] (.names at (5,3))                                                                                0.000     1.872
| (intra 'clb' routing)                                                                                         0.000     1.872
| (OPIN:39957 side: (TOP,) (5,3,0)0))                                                                           0.000     1.872
| (CHANX:102529 L4 length:4 (5,3,0)-> (2,3,0))                                                                  0.119     1.991
| (CHANY:109504 L4 length:4 (4,4,0)-> (4,7,0))                                                                  0.119     2.110
| (CHANX:105375 L4 length:4 (4,7,0)-> (1,7,0))                                                                  0.119     2.229
| (CHANY:108552 L4 length:1 (2,8,0)-> (2,8,0))                                                                  0.119     2.348
| (CHANX:106163 L1 length:1 (2,8,0)-> (2,8,0))                                                                  0.061     2.409
| (IPIN:75809 side: (TOP,) (2,8,0)0))                                                                           0.101     2.509
| (intra 'io' routing)                                                                                          0.733     3.242
out:rq_a[1].outpad[0] (.output at (2,8))                                                                        0.000     3.242
data arrival time                                                                                                         3.242

clock clock0 (rise edge)                                                                                        2.500     2.500
clock source latency                                                                                            0.000     2.500
clock uncertainty                                                                                               0.000     2.500
output external delay                                                                                          -1.000     1.500
data required time                                                                                                        1.500
-------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                        1.500
data arrival time                                                                                                        -3.242
-------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                         -1.742


#Path 4
Startpoint: $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].RDATA_B1[3] (RS_TDP36K at (7,2) clocked by clock0)
Endpoint  : out:rq_a[3].outpad[0] (.output at (2,8) clocked by clock0)
Path Type : setup

Point                                                                                                            Incr      Path
-------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                            0.000     0.000
clock0.inpad[0] (.input at (6,8))                                                                               0.000     0.000
| (intra 'io' routing)                                                                                          0.894     0.894
| (inter-block routing:global net)                                                                              0.000     0.894
| (intra 'bram' routing)                                                                                        0.000     0.894
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_B1[0] (RS_TDP36K at (7,2))                         0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                               0.345     1.240
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].RDATA_B1[3] (RS_TDP36K at (7,2)) [clock-to-output]     0.000     1.240
| (intra 'bram' routing)                                                                                        0.000     1.240
| (OPIN:33201 side: (TOP,) (7,4,0)0))                                                                           0.000     1.240
| (CHANX:103399 L4 length:4 (7,4,0)-> (4,4,0))                                                                  0.119     1.359
| (CHANY:110675 L1 length:1 (6,4,0)-> (6,4,0))                                                                  0.061     1.420
| (CHANX:102607 L4 length:4 (6,3,0)-> (3,3,0))                                                                  0.119     1.539
| (IPIN:40005 side: (TOP,) (5,3,0)0))                                                                           0.101     1.639
| (intra 'clb' routing)                                                                                         0.085     1.724
rq_a[3].in[1] (.names at (5,3))                                                                                 0.000     1.724
| (primitive '.names' combinational delay)                                                                      0.135     1.860
rq_a[3].out[0] (.names at (5,3))                                                                                0.000     1.860
| (intra 'clb' routing)                                                                                         0.000     1.860
| (OPIN:39972 side: (RIGHT,) (5,3,0)0))                                                                         0.000     1.860
| (CHANY:110054 L4 length:4 (5,3,0)-> (5,6,0))                                                                  0.119     1.979
| (CHANX:104151 L1 length:1 (5,5,0)-> (5,5,0))                                                                  0.061     2.040
| (CHANY:109588 L1 length:1 (4,6,0)-> (4,6,0))                                                                  0.061     2.101
| (CHANX:104823 L1 length:1 (4,6,0)-> (4,6,0))                                                                  0.061     2.162
| (CHANY:109044 L1 length:1 (3,7,0)-> (3,7,0))                                                                  0.061     2.223
| (CHANX:105495 L1 length:1 (3,7,0)-> (3,7,0))                                                                  0.061     2.284
| (CHANY:108500 L1 length:1 (2,8,0)-> (2,8,0))                                                                  0.061     2.345
| (CHANX:106167 L1 length:1 (2,8,0)-> (2,8,0))                                                                  0.061     2.406
| (IPIN:75811 side: (TOP,) (2,8,0)0))                                                                           0.101     2.506
| (intra 'io' routing)                                                                                          0.733     3.239
out:rq_a[3].outpad[0] (.output at (2,8))                                                                       -0.000     3.239
data arrival time                                                                                                         3.239

clock clock0 (rise edge)                                                                                        2.500     2.500
clock source latency                                                                                            0.000     2.500
clock uncertainty                                                                                               0.000     2.500
output external delay                                                                                          -1.000     1.500
data required time                                                                                                        1.500
-------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                        1.500
data arrival time                                                                                                        -3.239
-------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                         -1.739


#Path 5
Startpoint: $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].RDATA_B1[7] (RS_TDP36K at (7,2) clocked by clock0)
Endpoint  : out:rq_a[7].outpad[0] (.output at (2,8) clocked by clock0)
Path Type : setup

Point                                                                                                            Incr      Path
-------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                            0.000     0.000
clock0.inpad[0] (.input at (6,8))                                                                               0.000     0.000
| (intra 'io' routing)                                                                                          0.894     0.894
| (inter-block routing:global net)                                                                              0.000     0.894
| (intra 'bram' routing)                                                                                        0.000     0.894
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_B1[0] (RS_TDP36K at (7,2))                         0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                               0.345     1.240
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].RDATA_B1[7] (RS_TDP36K at (7,2)) [clock-to-output]     0.000     1.240
| (intra 'bram' routing)                                                                                        0.000     1.240
| (OPIN:33205 side: (TOP,) (7,4,0)0))                                                                           0.000     1.240
| (CHANX:103407 L4 length:4 (7,4,0)-> (4,4,0))                                                                  0.119     1.359
| (CHANY:110699 L1 length:1 (6,4,0)-> (6,4,0))                                                                  0.061     1.420
| (CHANX:102583 L4 length:4 (6,3,0)-> (3,3,0))                                                                  0.119     1.539
| (IPIN:39997 side: (TOP,) (5,3,0)0))                                                                           0.101     1.639
| (intra 'clb' routing)                                                                                         0.085     1.724
rq_a[7].in[1] (.names at (5,3))                                                                                 0.000     1.724
| (primitive '.names' combinational delay)                                                                      0.135     1.860
rq_a[7].out[0] (.names at (5,3))                                                                                0.000     1.860
| (intra 'clb' routing)                                                                                         0.000     1.860
| (OPIN:39960 side: (TOP,) (5,3,0)0))                                                                           0.000     1.860
| (CHANX:102535 L4 length:4 (5,3,0)-> (2,3,0))                                                                  0.119     1.979
| (CHANY:107684 L4 length:4 (1,4,0)-> (1,7,0))                                                                  0.119     2.098
| (CHANY:107824 L1 length:1 (1,7,0)-> (1,7,0))                                                                  0.061     2.159
| (CHANX:105267 L1 length:1 (1,7,0)-> (1,7,0))                                                                  0.061     2.220
| (CHANY:107280 L1 length:1 (0,8,0)-> (0,8,0))                                                                  0.061     2.281
| (CHANX:106156 L4 length:2 (1,8,0)-> (2,8,0))                                                                  0.119     2.399
| (IPIN:75815 side: (TOP,) (2,8,0)0))                                                                           0.101     2.500
| (intra 'io' routing)                                                                                          0.733     3.233
out:rq_a[7].outpad[0] (.output at (2,8))                                                                        0.000     3.233
data arrival time                                                                                                         3.233

clock clock0 (rise edge)                                                                                        2.500     2.500
clock source latency                                                                                            0.000     2.500
clock uncertainty                                                                                               0.000     2.500
output external delay                                                                                          -1.000     1.500
data required time                                                                                                        1.500
-------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                        1.500
data arrival time                                                                                                        -3.233
-------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                         -1.733


#Path 6
Startpoint: $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].RDATA_B1[2] (RS_TDP36K at (7,2) clocked by clock0)
Endpoint  : out:rq_a[2].outpad[0] (.output at (2,8) clocked by clock0)
Path Type : setup

Point                                                                                                            Incr      Path
-------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                            0.000     0.000
clock0.inpad[0] (.input at (6,8))                                                                               0.000     0.000
| (intra 'io' routing)                                                                                          0.894     0.894
| (inter-block routing:global net)                                                                              0.000     0.894
| (intra 'bram' routing)                                                                                        0.000     0.894
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_B1[0] (RS_TDP36K at (7,2))                         0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                               0.345     1.240
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].RDATA_B1[2] (RS_TDP36K at (7,2)) [clock-to-output]     0.000     1.240
| (intra 'bram' routing)                                                                                        0.000     1.240
| (OPIN:33200 side: (TOP,) (7,4,0)0))                                                                           0.000     1.240
| (CHANX:103381 L4 length:4 (7,4,0)-> (4,4,0))                                                                  0.119     1.359
| (CHANY:110685 L1 length:1 (6,4,0)-> (6,4,0))                                                                  0.061     1.420
| (CHANX:102597 L4 length:4 (6,3,0)-> (3,3,0))                                                                  0.119     1.539
| (IPIN:39985 side: (TOP,) (5,3,0)0))                                                                           0.101     1.639
| (intra 'clb' routing)                                                                                         0.085     1.724
rq_a[2].in[1] (.names at (5,3))                                                                                 0.000     1.724
| (primitive '.names' combinational delay)                                                                      0.099     1.824
rq_a[2].out[0] (.names at (5,3))                                                                                0.000     1.824
| (intra 'clb' routing)                                                                                         0.000     1.824
| (OPIN:39970 side: (RIGHT,) (5,3,0)0))                                                                         0.000     1.824
| (CHANY:110050 L4 length:4 (5,3,0)-> (5,6,0))                                                                  0.119     1.942
| (CHANX:104741 L4 length:4 (5,6,0)-> (2,6,0))                                                                  0.119     2.061
| (CHANY:107874 L4 length:2 (1,7,0)-> (1,8,0))                                                                  0.119     2.180
| (CHANY:107942 L4 length:1 (1,8,0)-> (1,8,0))                                                                  0.119     2.299
| (CHANX:106164 L1 length:1 (2,8,0)-> (2,8,0))                                                                  0.061     2.360
| (IPIN:75810 side: (TOP,) (2,8,0)0))                                                                           0.101     2.461
| (intra 'io' routing)                                                                                          0.733     3.194
out:rq_a[2].outpad[0] (.output at (2,8))                                                                       -0.000     3.194
data arrival time                                                                                                         3.194

clock clock0 (rise edge)                                                                                        2.500     2.500
clock source latency                                                                                            0.000     2.500
clock uncertainty                                                                                               0.000     2.500
output external delay                                                                                          -1.000     1.500
data required time                                                                                                        1.500
-------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                        1.500
data arrival time                                                                                                        -3.194
-------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                         -1.694


#Path 7
Startpoint: $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].RDATA_B1[6] (RS_TDP36K at (7,2) clocked by clock0)
Endpoint  : out:rq_a[6].outpad[0] (.output at (2,8) clocked by clock0)
Path Type : setup

Point                                                                                                            Incr      Path
-------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                            0.000     0.000
clock0.inpad[0] (.input at (6,8))                                                                               0.000     0.000
| (intra 'io' routing)                                                                                          0.894     0.894
| (inter-block routing:global net)                                                                              0.000     0.894
| (intra 'bram' routing)                                                                                        0.000     0.894
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_B1[0] (RS_TDP36K at (7,2))                         0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                               0.345     1.240
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].RDATA_B1[6] (RS_TDP36K at (7,2)) [clock-to-output]     0.000     1.240
| (intra 'bram' routing)                                                                                        0.000     1.240
| (OPIN:33204 side: (TOP,) (7,4,0)0))                                                                           0.000     1.240
| (CHANX:103389 L4 length:4 (7,4,0)-> (4,4,0))                                                                  0.119     1.359
| (CHANY:109839 L4 length:4 (5,4,0)-> (5,1,0))                                                                  0.119     1.478
| (CHANY:110019 L1 length:1 (5,3,0)-> (5,3,0))                                                                  0.061     1.539
| (IPIN:40021 side: (RIGHT,) (5,3,0)0))                                                                         0.101     1.639
| (intra 'clb' routing)                                                                                         0.085     1.724
rq_a[6].in[1] (.names at (5,3))                                                                                 0.000     1.724
| (primitive '.names' combinational delay)                                                                      0.148     1.872
rq_a[6].out[0] (.names at (5,3))                                                                                0.000     1.872
| (intra 'clb' routing)                                                                                         0.000     1.872
| (OPIN:39966 side: (TOP,) (5,3,0)0))                                                                           0.000     1.872
| (CHANX:102531 L4 length:4 (5,3,0)-> (2,3,0))                                                                  0.119     1.991
| (CHANY:109510 L4 length:4 (4,4,0)-> (4,7,0))                                                                  0.119     2.110
| (CHANX:105399 L4 length:4 (4,7,0)-> (1,7,0))                                                                  0.119     2.229
| (CHANY:108506 L1 length:1 (2,8,0)-> (2,8,0))                                                                  0.061     2.290
| (CHANX:106173 L1 length:1 (2,8,0)-> (2,8,0))                                                                  0.061     2.351
| (IPIN:75814 side: (TOP,) (2,8,0)0))                                                                           0.101     2.452
| (intra 'io' routing)                                                                                          0.733     3.184
out:rq_a[6].outpad[0] (.output at (2,8))                                                                       -0.000     3.184
data arrival time                                                                                                         3.184

clock clock0 (rise edge)                                                                                        2.500     2.500
clock source latency                                                                                            0.000     2.500
clock uncertainty                                                                                               0.000     2.500
output external delay                                                                                          -1.000     1.500
data required time                                                                                                        1.500
-------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                        1.500
data arrival time                                                                                                        -3.184
-------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                         -1.684


#Path 8
Startpoint: $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].RDATA_A1[7] (RS_TDP36K at (7,2) clocked by clock1)
Endpoint  : out:rq_b[7].outpad[0] (.output at (2,8) clocked by clock0)
Path Type : setup

Point                                                                                                            Incr      Path
-------------------------------------------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                            0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                                               0.000     0.000
| (intra 'io' routing)                                                                                          0.894     0.894
| (inter-block routing:global net)                                                                              0.000     0.894
| (intra 'bram' routing)                                                                                        0.000     0.894
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_A1[0] (RS_TDP36K at (7,2))                         0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                               0.293     1.187
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].RDATA_A1[7] (RS_TDP36K at (7,2)) [clock-to-output]     0.000     1.187
| (intra 'bram' routing)                                                                                        0.000     1.187
| (OPIN:33035 side: (TOP,) (7,2,0)0))                                                                           0.000     1.187
| (CHANX:101919 L4 length:4 (7,2,0)-> (4,2,0))                                                                  0.119     1.306
| (CHANY:109859 L4 length:2 (5,2,0)-> (5,1,0))                                                                  0.119     1.425
| (IPIN:32465 side: (RIGHT,) (5,2,0)0))                                                                         0.101     1.526
| (intra 'clb' routing)                                                                                         0.085     1.611
rq_b[7].in[1] (.names at (5,2))                                                                                 0.000     1.611
| (primitive '.names' combinational delay)                                                                      0.197     1.808
rq_b[7].out[0] (.names at (5,2))                                                                                0.000     1.808
| (intra 'clb' routing)                                                                                         0.000     1.808
| (OPIN:32423 side: (RIGHT,) (5,2,0)0))                                                                         0.000     1.808
| (CHANY:109986 L4 length:4 (5,2,0)-> (5,5,0))                                                                  0.119     1.926
| (CHANX:104005 L4 length:4 (5,5,0)-> (2,5,0))                                                                  0.119     2.045
| (CHANY:108305 L1 length:1 (2,5,0)-> (2,5,0))                                                                  0.061     2.106
| (CHANX:103217 L1 length:1 (2,4,0)-> (2,4,0))                                                                  0.061     2.167
| (CHANY:107758 L4 length:4 (1,5,0)-> (1,8,0))                                                                  0.119     2.286
| (CHANX:106190 L1 length:1 (2,8,0)-> (2,8,0))                                                                  0.061     2.347
| (IPIN:75823 side: (TOP,) (2,8,0)0))                                                                           0.101     2.448
| (intra 'io' routing)                                                                                          0.733     3.181
out:rq_b[7].outpad[0] (.output at (2,8))                                                                       -0.000     3.181
data arrival time                                                                                                         3.181

clock clock0 (rise edge)                                                                                        2.500     2.500
clock source latency                                                                                            0.000     2.500
clock uncertainty                                                                                               0.000     2.500
output external delay                                                                                          -1.000     1.500
data required time                                                                                                        1.500
-------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                        1.500
data arrival time                                                                                                        -3.181
-------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                         -1.681


#Path 9
Startpoint: $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].RDATA_B1[4] (RS_TDP36K at (7,2) clocked by clock0)
Endpoint  : out:rq_a[4].outpad[0] (.output at (2,8) clocked by clock0)
Path Type : setup

Point                                                                                                            Incr      Path
-------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                            0.000     0.000
clock0.inpad[0] (.input at (6,8))                                                                               0.000     0.000
| (intra 'io' routing)                                                                                          0.894     0.894
| (inter-block routing:global net)                                                                              0.000     0.894
| (intra 'bram' routing)                                                                                        0.000     0.894
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_B1[0] (RS_TDP36K at (7,2))                         0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                               0.345     1.240
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].RDATA_B1[4] (RS_TDP36K at (7,2)) [clock-to-output]     0.000     1.240
| (intra 'bram' routing)                                                                                        0.000     1.240
| (OPIN:33202 side: (TOP,) (7,4,0)0))                                                                           0.000     1.240
| (CHANX:103401 L4 length:4 (7,4,0)-> (4,4,0))                                                                  0.119     1.359
| (CHANY:110681 L1 length:1 (6,4,0)-> (6,4,0))                                                                  0.061     1.420
| (CHANX:102601 L4 length:4 (6,3,0)-> (3,3,0))                                                                  0.119     1.539
| (IPIN:40001 side: (TOP,) (5,3,0)0))                                                                           0.101     1.639
| (intra 'clb' routing)                                                                                         0.085     1.724
rq_a[4].in[1] (.names at (5,3))                                                                                 0.000     1.724
| (primitive '.names' combinational delay)                                                                      0.135     1.860
rq_a[4].out[0] (.names at (5,3))                                                                                0.000     1.860
| (intra 'clb' routing)                                                                                         0.000     1.860
| (OPIN:39975 side: (RIGHT,) (5,3,0)0))                                                                         0.000     1.860
| (CHANY:110044 L4 length:4 (5,3,0)-> (5,6,0))                                                                  0.119     1.979
| (CHANX:104735 L4 length:4 (5,6,0)-> (2,6,0))                                                                  0.119     2.098
| (CHANY:107868 L4 length:2 (1,7,0)-> (1,8,0))                                                                  0.119     2.217
| (CHANX:106202 L4 length:4 (2,8,0)-> (5,8,0))                                                                  0.119     2.335
| (IPIN:75812 side: (TOP,) (2,8,0)0))                                                                           0.101     2.436
| (intra 'io' routing)                                                                                          0.733     3.169
out:rq_a[4].outpad[0] (.output at (2,8))                                                                       -0.000     3.169
data arrival time                                                                                                         3.169

clock clock0 (rise edge)                                                                                        2.500     2.500
clock source latency                                                                                            0.000     2.500
clock uncertainty                                                                                               0.000     2.500
output external delay                                                                                          -1.000     1.500
data required time                                                                                                        1.500
-------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                        1.500
data arrival time                                                                                                        -3.169
-------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                         -1.669


#Path 10
Startpoint: $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].RDATA_A1[2] (RS_TDP36K at (7,2) clocked by clock1)
Endpoint  : out:rq_b[2].outpad[0] (.output at (2,8) clocked by clock0)
Path Type : setup

Point                                                                                                            Incr      Path
-------------------------------------------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                            0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                                               0.000     0.000
| (intra 'io' routing)                                                                                          0.894     0.894
| (inter-block routing:global net)                                                                              0.000     0.894
| (intra 'bram' routing)                                                                                        0.000     0.894
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_A1[0] (RS_TDP36K at (7,2))                         0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                               0.293     1.187
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].RDATA_A1[2] (RS_TDP36K at (7,2)) [clock-to-output]     0.000     1.187
| (intra 'bram' routing)                                                                                        0.000     1.187
| (OPIN:33030 side: (TOP,) (7,2,0)0))                                                                           0.000     1.187
| (CHANX:101909 L4 length:4 (7,2,0)-> (4,2,0))                                                                  0.119     1.306
| (CHANY:109951 L1 length:1 (5,2,0)-> (5,2,0))                                                                  0.061     1.367
| (IPIN:32488 side: (RIGHT,) (5,2,0)0))                                                                         0.101     1.468
| (intra 'clb' routing)                                                                                         0.085     1.553
rq_b[2].in[1] (.names at (5,2))                                                                                -0.000     1.553
| (primitive '.names' combinational delay)                                                                      0.218     1.771
rq_b[2].out[0] (.names at (5,2))                                                                                0.000     1.771
| (intra 'clb' routing)                                                                                         0.000     1.771
| (OPIN:32420 side: (TOP,) (5,2,0)0))                                                                           0.000     1.771
| (CHANX:101781 L4 length:4 (5,2,0)-> (2,2,0))                                                                  0.119     1.890
| (CHANY:107602 L4 length:4 (1,3,0)-> (1,6,0))                                                                  0.119     2.009
| (CHANX:104714 L1 length:1 (2,6,0)-> (2,6,0))                                                                  0.061     2.070
| (CHANY:108470 L4 length:2 (2,7,0)-> (2,8,0))                                                                  0.119     2.188
| (CHANY:108514 L1 length:1 (2,8,0)-> (2,8,0))                                                                  0.061     2.249
| (CHANX:106181 L1 length:1 (2,8,0)-> (2,8,0))                                                                  0.061     2.310
| (IPIN:75818 side: (TOP,) (2,8,0)0))                                                                           0.101     2.411
| (intra 'io' routing)                                                                                          0.733     3.144
out:rq_b[2].outpad[0] (.output at (2,8))                                                                        0.000     3.144
data arrival time                                                                                                         3.144

clock clock0 (rise edge)                                                                                        2.500     2.500
clock source latency                                                                                            0.000     2.500
clock uncertainty                                                                                               0.000     2.500
output external delay                                                                                          -1.000     1.500
data required time                                                                                                        1.500
-------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                        1.500
data arrival time                                                                                                        -3.144
-------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                         -1.644


#Path 11
Startpoint: $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].RDATA_A1[3] (RS_TDP36K at (7,2) clocked by clock1)
Endpoint  : out:rq_b[3].outpad[0] (.output at (2,8) clocked by clock0)
Path Type : setup

Point                                                                                                            Incr      Path
-------------------------------------------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                            0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                                               0.000     0.000
| (intra 'io' routing)                                                                                          0.894     0.894
| (inter-block routing:global net)                                                                              0.000     0.894
| (intra 'bram' routing)                                                                                        0.000     0.894
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_A1[0] (RS_TDP36K at (7,2))                         0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                               0.293     1.187
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].RDATA_A1[3] (RS_TDP36K at (7,2)) [clock-to-output]     0.000     1.187
| (intra 'bram' routing)                                                                                        0.000     1.187
| (OPIN:33031 side: (TOP,) (7,2,0)0))                                                                           0.000     1.187
| (CHANX:101911 L4 length:4 (7,2,0)-> (4,2,0))                                                                  0.119     1.306
| (IPIN:32443 side: (TOP,) (5,2,0)0))                                                                           0.101     1.407
| (intra 'clb' routing)                                                                                         0.085     1.492
rq_b[3].in[2] (.names at (5,2))                                                                                 0.000     1.492
| (primitive '.names' combinational delay)                                                                      0.218     1.710
rq_b[3].out[0] (.names at (5,2))                                                                                0.000     1.710
| (intra 'clb' routing)                                                                                         0.000     1.710
| (OPIN:32426 side: (RIGHT,) (5,2,0)0))                                                                         0.000     1.710
| (CHANY:109992 L4 length:4 (5,2,0)-> (5,5,0))                                                                  0.119     1.829
| (CHANX:104011 L4 length:4 (5,5,0)-> (2,5,0))                                                                  0.119     1.948
| (CHANY:107816 L4 length:3 (1,6,0)-> (1,8,0))                                                                  0.119     2.067
| (CHANX:105275 L1 length:1 (1,7,0)-> (1,7,0))                                                                  0.061     2.128
| (CHANY:107288 L1 length:1 (0,8,0)-> (0,8,0))                                                                  0.061     2.188
| (CHANX:106148 L4 length:2 (1,8,0)-> (2,8,0))                                                                  0.119     2.307
| (IPIN:75819 side: (TOP,) (2,8,0)0))                                                                           0.101     2.408
| (intra 'io' routing)                                                                                          0.733     3.141
out:rq_b[3].outpad[0] (.output at (2,8))                                                                       -0.000     3.141
data arrival time                                                                                                         3.141

clock clock0 (rise edge)                                                                                        2.500     2.500
clock source latency                                                                                            0.000     2.500
clock uncertainty                                                                                               0.000     2.500
output external delay                                                                                          -1.000     1.500
data required time                                                                                                        1.500
-------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                        1.500
data arrival time                                                                                                        -3.141
-------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                         -1.641


#Path 12
Startpoint: $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].RDATA_A1[5] (RS_TDP36K at (7,2) clocked by clock1)
Endpoint  : out:rq_b[5].outpad[0] (.output at (2,8) clocked by clock0)
Path Type : setup

Point                                                                                                            Incr      Path
-------------------------------------------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                            0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                                               0.000     0.000
| (intra 'io' routing)                                                                                          0.894     0.894
| (inter-block routing:global net)                                                                              0.000     0.894
| (intra 'bram' routing)                                                                                        0.000     0.894
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_A1[0] (RS_TDP36K at (7,2))                         0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                               0.293     1.187
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].RDATA_A1[5] (RS_TDP36K at (7,2)) [clock-to-output]     0.000     1.187
| (intra 'bram' routing)                                                                                        0.000     1.187
| (OPIN:33033 side: (TOP,) (7,2,0)0))                                                                           0.000     1.187
| (CHANX:101915 L4 length:4 (7,2,0)-> (4,2,0))                                                                  0.119     1.306
| (IPIN:32451 side: (TOP,) (5,2,0)0))                                                                           0.101     1.407
| (intra 'clb' routing)                                                                                         0.085     1.492
rq_b[5].in[1] (.names at (5,2))                                                                                 0.000     1.492
| (primitive '.names' combinational delay)                                                                      0.136     1.627
rq_b[5].out[0] (.names at (5,2))                                                                                0.000     1.627
| (intra 'clb' routing)                                                                                         0.000     1.627
| (OPIN:32411 side: (TOP,) (5,2,0)0))                                                                           0.000     1.627
| (CHANX:101795 L4 length:4 (5,2,0)-> (2,2,0))                                                                  0.119     1.746
| (CHANY:108840 L4 length:4 (3,3,0)-> (3,6,0))                                                                  0.119     1.865
| (CHANX:104669 L4 length:3 (3,6,0)-> (1,6,0))                                                                  0.119     1.984
| (CHANY:107226 L1 length:1 (0,7,0)-> (0,7,0))                                                                  0.061     2.045
| (CHANX:105410 L4 length:3 (1,7,0)-> (3,7,0))                                                                  0.119     2.164
| (CHANY:108520 L1 length:1 (2,8,0)-> (2,8,0))                                                                  0.061     2.225
| (CHANX:106187 L1 length:1 (2,8,0)-> (2,8,0))                                                                  0.061     2.286
| (IPIN:75821 side: (TOP,) (2,8,0)0))                                                                           0.101     2.386
| (intra 'io' routing)                                                                                          0.733     3.119
out:rq_b[5].outpad[0] (.output at (2,8))                                                                        0.000     3.119
data arrival time                                                                                                         3.119

clock clock0 (rise edge)                                                                                        2.500     2.500
clock source latency                                                                                            0.000     2.500
clock uncertainty                                                                                               0.000     2.500
output external delay                                                                                          -1.000     1.500
data required time                                                                                                        1.500
-------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                        1.500
data arrival time                                                                                                        -3.119
-------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                         -1.619


#Path 13
Startpoint: $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].RDATA_A1[6] (RS_TDP36K at (7,2) clocked by clock1)
Endpoint  : out:rq_b[6].outpad[0] (.output at (2,8) clocked by clock0)
Path Type : setup

Point                                                                                                            Incr      Path
-------------------------------------------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                            0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                                               0.000     0.000
| (intra 'io' routing)                                                                                          0.894     0.894
| (inter-block routing:global net)                                                                              0.000     0.894
| (intra 'bram' routing)                                                                                        0.000     0.894
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_A1[0] (RS_TDP36K at (7,2))                         0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                               0.293     1.187
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].RDATA_A1[6] (RS_TDP36K at (7,2)) [clock-to-output]     0.000     1.187
| (intra 'bram' routing)                                                                                        0.000     1.187
| (OPIN:33034 side: (TOP,) (7,2,0)0))                                                                           0.000     1.187
| (CHANX:101917 L4 length:4 (7,2,0)-> (4,2,0))                                                                  0.119     1.306
| (IPIN:32455 side: (TOP,) (5,2,0)0))                                                                           0.101     1.407
| (intra 'clb' routing)                                                                                         0.085     1.492
rq_b[6].in[1] (.names at (5,2))                                                                                 0.000     1.492
| (primitive '.names' combinational delay)                                                                      0.136     1.627
rq_b[6].out[0] (.names at (5,2))                                                                                0.000     1.627
| (intra 'clb' routing)                                                                                         0.000     1.627
| (OPIN:32432 side: (RIGHT,) (5,2,0)0))                                                                         0.000     1.627
| (CHANY:109988 L4 length:4 (5,2,0)-> (5,5,0))                                                                  0.119     1.746
| (CHANX:104007 L4 length:4 (5,5,0)-> (2,5,0))                                                                  0.119     1.865
| (CHANY:107812 L4 length:3 (1,6,0)-> (1,8,0))                                                                  0.119     1.984
| (CHANX:105486 L4 length:4 (2,7,0)-> (5,7,0))                                                                  0.119     2.103
| (CHANY:108522 L1 length:1 (2,8,0)-> (2,8,0))                                                                  0.061     2.164
| (CHANX:106189 L1 length:1 (2,8,0)-> (2,8,0))                                                                  0.061     2.225
| (IPIN:75822 side: (TOP,) (2,8,0)0))                                                                           0.101     2.325
| (intra 'io' routing)                                                                                          0.733     3.058
out:rq_b[6].outpad[0] (.output at (2,8))                                                                        0.000     3.058
data arrival time                                                                                                         3.058

clock clock0 (rise edge)                                                                                        2.500     2.500
clock source latency                                                                                            0.000     2.500
clock uncertainty                                                                                               0.000     2.500
output external delay                                                                                          -1.000     1.500
data required time                                                                                                        1.500
-------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                        1.500
data arrival time                                                                                                        -3.058
-------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                         -1.558


#Path 14
Startpoint: $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].RDATA_A1[4] (RS_TDP36K at (7,2) clocked by clock1)
Endpoint  : out:rq_b[4].outpad[0] (.output at (2,8) clocked by clock0)
Path Type : setup

Point                                                                                                            Incr      Path
-------------------------------------------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                            0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                                               0.000     0.000
| (intra 'io' routing)                                                                                          0.894     0.894
| (inter-block routing:global net)                                                                              0.000     0.894
| (intra 'bram' routing)                                                                                        0.000     0.894
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_A1[0] (RS_TDP36K at (7,2))                         0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                               0.293     1.187
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].RDATA_A1[4] (RS_TDP36K at (7,2)) [clock-to-output]     0.000     1.187
| (intra 'bram' routing)                                                                                        0.000     1.187
| (OPIN:33032 side: (TOP,) (7,2,0)0))                                                                           0.000     1.187
| (CHANX:101929 L4 length:4 (7,2,0)-> (4,2,0))                                                                  0.119     1.306
| (CHANY:109947 L1 length:1 (5,2,0)-> (5,2,0))                                                                  0.061     1.367
| (IPIN:32470 side: (RIGHT,) (5,2,0)0))                                                                         0.101     1.468
| (intra 'clb' routing)                                                                                         0.085     1.553
rq_b[4].in[1] (.names at (5,2))                                                                                -0.000     1.553
| (primitive '.names' combinational delay)                                                                      0.148     1.701
rq_b[4].out[0] (.names at (5,2))                                                                                0.000     1.701
| (intra 'clb' routing)                                                                                         0.000     1.701
| (OPIN:32414 side: (TOP,) (5,2,0)0))                                                                           0.000     1.701
| (CHANX:101785 L4 length:4 (5,2,0)-> (2,2,0))                                                                  0.119     1.819
| (CHANY:107606 L4 length:4 (1,3,0)-> (1,6,0))                                                                  0.119     1.938
| (CHANX:103236 L1 length:1 (2,4,0)-> (2,4,0))                                                                  0.061     1.999
| (CHANY:108348 L4 length:4 (2,5,0)-> (2,8,0))                                                                  0.119     2.118
| (CHANX:106185 L1 length:1 (2,8,0)-> (2,8,0))                                                                  0.061     2.179
| (IPIN:75820 side: (TOP,) (2,8,0)0))                                                                           0.101     2.280
| (intra 'io' routing)                                                                                          0.733     3.013
out:rq_b[4].outpad[0] (.output at (2,8))                                                                       -0.000     3.013
data arrival time                                                                                                         3.013

clock clock0 (rise edge)                                                                                        2.500     2.500
clock source latency                                                                                            0.000     2.500
clock uncertainty                                                                                               0.000     2.500
output external delay                                                                                          -1.000     1.500
data required time                                                                                                        1.500
-------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                        1.500
data arrival time                                                                                                        -3.013
-------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                         -1.513


#Path 15
Startpoint: $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].RDATA_A1[0] (RS_TDP36K at (7,2) clocked by clock1)
Endpoint  : out:rq_b[0].outpad[0] (.output at (2,8) clocked by clock0)
Path Type : setup

Point                                                                                                            Incr      Path
-------------------------------------------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                            0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                                               0.000     0.000
| (intra 'io' routing)                                                                                          0.894     0.894
| (inter-block routing:global net)                                                                              0.000     0.894
| (intra 'bram' routing)                                                                                        0.000     0.894
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_A1[0] (RS_TDP36K at (7,2))                         0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                               0.293     1.187
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].RDATA_A1[0] (RS_TDP36K at (7,2)) [clock-to-output]     0.000     1.187
| (intra 'bram' routing)                                                                                        0.000     1.187
| (OPIN:33028 side: (TOP,) (7,2,0)0))                                                                           0.000     1.187
| (CHANX:101905 L4 length:4 (7,2,0)-> (4,2,0))                                                                  0.119     1.306
| (CHANX:101939 L1 length:1 (5,2,0)-> (5,2,0))                                                                  0.061     1.367
| (IPIN:32454 side: (TOP,) (5,2,0)0))                                                                           0.101     1.468
| (intra 'clb' routing)                                                                                         0.085     1.553
rq_b[0].in[1] (.names at (5,2))                                                                                -0.000     1.553
| (primitive '.names' combinational delay)                                                                      0.136     1.688
rq_b[0].out[0] (.names at (5,2))                                                                                0.000     1.688
| (intra 'clb' routing)                                                                                         0.000     1.688
| (OPIN:32417 side: (TOP,) (5,2,0)0))                                                                           0.000     1.688
| (CHANX:101807 L4 length:4 (5,2,0)-> (2,2,0))                                                                  0.119     1.807
| (CHANY:107628 L4 length:4 (1,3,0)-> (1,6,0))                                                                  0.119     1.926
| (CHANX:103238 L1 length:1 (2,4,0)-> (2,4,0))                                                                  0.061     1.987
| (CHANY:108346 L4 length:4 (2,5,0)-> (2,8,0))                                                                  0.119     2.106
| (CHANX:106177 L1 length:1 (2,8,0)-> (2,8,0))                                                                  0.061     2.167
| (IPIN:75816 side: (TOP,) (2,8,0)0))                                                                           0.101     2.268
| (intra 'io' routing)                                                                                          0.733     3.000
out:rq_b[0].outpad[0] (.output at (2,8))                                                                       -0.000     3.000
data arrival time                                                                                                         3.000

clock clock0 (rise edge)                                                                                        2.500     2.500
clock source latency                                                                                            0.000     2.500
clock uncertainty                                                                                               0.000     2.500
output external delay                                                                                          -1.000     1.500
data required time                                                                                                        1.500
-------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                        1.500
data arrival time                                                                                                        -3.000
-------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                         -1.500


#Path 16
Startpoint: $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].RDATA_A1[1] (RS_TDP36K at (7,2) clocked by clock1)
Endpoint  : out:rq_b[1].outpad[0] (.output at (2,8) clocked by clock0)
Path Type : setup

Point                                                                                                            Incr      Path
-------------------------------------------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                            0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                                               0.000     0.000
| (intra 'io' routing)                                                                                          0.894     0.894
| (inter-block routing:global net)                                                                              0.000     0.894
| (intra 'bram' routing)                                                                                        0.000     0.894
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_A1[0] (RS_TDP36K at (7,2))                         0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                               0.293     1.187
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].RDATA_A1[1] (RS_TDP36K at (7,2)) [clock-to-output]     0.000     1.187
| (intra 'bram' routing)                                                                                        0.000     1.187
| (OPIN:33029 side: (TOP,) (7,2,0)0))                                                                           0.000     1.187
| (CHANX:101907 L4 length:4 (7,2,0)-> (4,2,0))                                                                  0.119     1.306
| (IPIN:32459 side: (TOP,) (5,2,0)0))                                                                           0.101     1.407
| (intra 'clb' routing)                                                                                         0.085     1.492
rq_b[1].in[1] (.names at (5,2))                                                                                 0.000     1.492
| (primitive '.names' combinational delay)                                                                      0.136     1.627
rq_b[1].out[0] (.names at (5,2))                                                                                0.000     1.627
| (intra 'clb' routing)                                                                                         0.000     1.627
| (OPIN:32428 side: (RIGHT,) (5,2,0)0))                                                                         0.000     1.627
| (CHANY:109980 L4 length:4 (5,2,0)-> (5,5,0))                                                                  0.119     1.746
| (CHANX:103999 L4 length:4 (5,5,0)-> (2,5,0))                                                                  0.119     1.865
| (CHANY:108414 L4 length:3 (2,6,0)-> (2,8,0))                                                                  0.119     1.984
| (CHANY:108540 L4 length:1 (2,8,0)-> (2,8,0))                                                                  0.119     2.103
| (CHANX:106179 L1 length:1 (2,8,0)-> (2,8,0))                                                                  0.061     2.164
| (IPIN:75817 side: (TOP,) (2,8,0)0))                                                                           0.101     2.265
| (intra 'io' routing)                                                                                          0.733     2.997
out:rq_b[1].outpad[0] (.output at (2,8))                                                                        0.000     2.997
data arrival time                                                                                                         2.997

clock clock0 (rise edge)                                                                                        2.500     2.500
clock source latency                                                                                            0.000     2.500
clock uncertainty                                                                                               0.000     2.500
output external delay                                                                                          -1.000     1.500
data required time                                                                                                        1.500
-------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                        1.500
data arrival time                                                                                                        -2.997
-------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                         -1.497


#Path 17
Startpoint: rce_b.inpad[0] (.input at (6,8) clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2267:execute$12473.D[0] (dffre at (5,2) clocked by clock1)
Path Type : setup

Point                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                               0.000     0.000
clock source latency                                                                   0.000     0.000
input external delay                                                                   1.000     1.000
rce_b.inpad[0] (.input at (6,8))                                                       0.000     1.000
| (intra 'io' routing)                                                                 0.894     1.894
| (OPIN:87160 side: (TOP,) (6,8,0)0))                                                  0.000     1.894
| (CHANX:106464 L4 length:4 (6,8,0)-> (9,8,0))                                         0.119     2.013
| (CHANY:110773 L4 length:4 (6,8,0)-> (6,5,0))                                         0.119     2.132
| (CHANX:103501 L1 length:1 (6,4,0)-> (6,4,0))                                         0.061     2.193
| (CHANY:109815 L4 length:4 (5,4,0)-> (5,1,0))                                         0.119     2.312
| (CHANX:102736 L1 length:1 (6,3,0)-> (6,3,0))                                         0.061     2.373
| (IPIN:40135 side: (TOP,) (6,3,0)0))                                                  0.101     2.474
| (intra 'clb' routing)                                                                0.085     2.559
genblk1[0].dpram_8x4096_submodule.rce_b.in[0] (.names at (6,3))                        0.000     2.559
| (primitive '.names' combinational delay)                                             0.218     2.777
genblk1[0].dpram_8x4096_submodule.rce_b.out[0] (.names at (6,3))                       0.000     2.777
| (intra 'clb' routing)                                                                0.000     2.777
| (OPIN:40121 side: (RIGHT,) (6,3,0)0))                                                0.000     2.777
| (CHANY:110493 L4 length:3 (6,3,0)-> (6,1,0))                                         0.119     2.896
| (CHANX:101129 L4 length:4 (6,1,0)-> (3,1,0))                                         0.119     3.015
| (CHANY:109944 L1 length:1 (5,2,0)-> (5,2,0))                                         0.061     3.076
| (IPIN:32469 side: (RIGHT,) (5,2,0)0))                                                0.101     3.176
| (intra 'clb' routing)                                                                0.233     3.409
$auto$memory_libmap.cc:2267:execute$12473.D[0] (dffre at (5,2))                        0.000     3.409
data arrival time                                                                                3.409

clock clock1 (rise edge)                                                               2.500     2.500
clock source latency                                                                   0.000     2.500
clock1.inpad[0] (.input at (5,8))                                                      0.000     2.500
| (intra 'io' routing)                                                                 0.894     3.394
| (inter-block routing:global net)                                                     0.000     3.394
| (intra 'clb' routing)                                                                0.000     3.394
$auto$memory_libmap.cc:2267:execute$12473.C[0] (dffre at (5,2))                        0.000     3.394
clock uncertainty                                                                      0.000     3.394
cell setup time                                                                       -0.032     3.363
data required time                                                                               3.363
------------------------------------------------------------------------------------------------------
data required time                                                                               3.363
data arrival time                                                                               -3.409
------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                -0.047


#Path 18
Startpoint: rce_a.inpad[0] (.input at (5,8) clocked by clock0)
Endpoint  : $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].WEN_B1[0] (RS_TDP36K at (7,2) clocked by clock0)
Path Type : setup

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                          0.000     0.000
input external delay                                                                                          1.000     1.000
rce_a.inpad[0] (.input at (5,8))                                                                              0.000     1.000
| (intra 'io' routing)                                                                                        0.894     1.894
| (OPIN:84273 side: (TOP,) (5,8,0)0))                                                                         0.000     1.894
| (CHANX:106355 L1 length:1 (5,8,0)-> (5,8,0))                                                                0.061     1.955
| (CHANY:109647 L4 length:3 (4,8,0)-> (4,6,0))                                                                0.119     2.074
| (CHANY:109615 L1 length:1 (4,6,0)-> (4,6,0))                                                                0.061     2.135
| (CHANX:104176 L4 length:4 (5,5,0)-> (8,5,0))                                                                0.119     2.254
| (CHANX:104208 L1 length:1 (6,5,0)-> (6,5,0))                                                                0.061     2.315
| (CHANY:110607 L4 length:4 (6,5,0)-> (6,2,0))                                                                0.119     2.434
| (IPIN:40169 side: (RIGHT,) (6,3,0)0))                                                                       0.101     2.535
| (intra 'clb' routing)                                                                                       0.085     2.620
$abc$12766$auto$rtlil.cc:2388:ReduceOr$12489.in[1] (.names at (6,3))                                          0.000     2.620
| (primitive '.names' combinational delay)                                                                    0.148     2.768
$abc$12766$auto$rtlil.cc:2388:ReduceOr$12489.out[0] (.names at (6,3))                                         0.000     2.768
| (intra 'clb' routing)                                                                                       0.000     2.768
| (OPIN:40118 side: (TOP,) (6,3,0)0))                                                                         0.000     2.768
| (CHANX:102772 L4 length:4 (6,3,0)-> (9,3,0))                                                                0.119     2.886
| (CHANY:111841 L1 length:1 (8,3,0)-> (8,3,0))                                                                0.061     2.947
| (CHANX:101985 L4 length:4 (8,2,0)-> (5,2,0))                                                                0.119     3.066
| (IPIN:33247 side: (TOP,) (7,2,0)0))                                                                         0.101     3.167
| (intra 'bram' routing)                                                                                      0.000     3.167
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].WEN_B1[0] (RS_TDP36K at (7,2))                       0.000     3.167
data arrival time                                                                                                       3.167

clock clock0 (rise edge)                                                                                      2.500     2.500
clock source latency                                                                                          0.000     2.500
clock0.inpad[0] (.input at (6,8))                                                                             0.000     2.500
| (intra 'io' routing)                                                                                        0.894     3.394
| (inter-block routing:global net)                                                                            0.000     3.394
| (intra 'bram' routing)                                                                                      0.000     3.394
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_B1[0] (RS_TDP36K at (7,2))                       0.000     3.394
clock uncertainty                                                                                             0.000     3.394
cell setup time                                                                                              -0.231     3.164
data required time                                                                                                      3.164
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                      3.164
data arrival time                                                                                                      -3.167
-----------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                       -0.003


#Path 19
Startpoint: rce_a.inpad[0] (.input at (5,8) clocked by clock0)
Endpoint  : $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].WEN_B2[0] (RS_TDP36K at (7,2) clocked by clock0)
Path Type : setup

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                          0.000     0.000
input external delay                                                                                          1.000     1.000
rce_a.inpad[0] (.input at (5,8))                                                                              0.000     1.000
| (intra 'io' routing)                                                                                        0.894     1.894
| (OPIN:84273 side: (TOP,) (5,8,0)0))                                                                         0.000     1.894
| (CHANX:106355 L1 length:1 (5,8,0)-> (5,8,0))                                                                0.061     1.955
| (CHANY:109647 L4 length:3 (4,8,0)-> (4,6,0))                                                                0.119     2.074
| (CHANY:109615 L1 length:1 (4,6,0)-> (4,6,0))                                                                0.061     2.135
| (CHANX:104176 L4 length:4 (5,5,0)-> (8,5,0))                                                                0.119     2.254
| (CHANX:104208 L1 length:1 (6,5,0)-> (6,5,0))                                                                0.061     2.315
| (CHANY:110607 L4 length:4 (6,5,0)-> (6,2,0))                                                                0.119     2.434
| (IPIN:40169 side: (RIGHT,) (6,3,0)0))                                                                       0.101     2.535
| (intra 'clb' routing)                                                                                       0.085     2.620
$abc$12766$auto$rtlil.cc:2388:ReduceOr$12489.in[1] (.names at (6,3))                                          0.000     2.620
| (primitive '.names' combinational delay)                                                                    0.148     2.768
$abc$12766$auto$rtlil.cc:2388:ReduceOr$12489.out[0] (.names at (6,3))                                         0.000     2.768
| (intra 'clb' routing)                                                                                       0.000     2.768
| (OPIN:40118 side: (TOP,) (6,3,0)0))                                                                         0.000     2.768
| (CHANX:102772 L4 length:4 (6,3,0)-> (9,3,0))                                                                0.119     2.886
| (CHANY:111841 L1 length:1 (8,3,0)-> (8,3,0))                                                                0.061     2.947
| (CHANX:101985 L4 length:4 (8,2,0)-> (5,2,0))                                                                0.119     3.066
| (IPIN:33247 side: (TOP,) (7,2,0)0))                                                                         0.101     3.167
| (intra 'bram' routing)                                                                                      0.000     3.167
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].WEN_B2[0] (RS_TDP36K at (7,2))                       0.000     3.167
data arrival time                                                                                                       3.167

clock clock0 (rise edge)                                                                                      2.500     2.500
clock source latency                                                                                          0.000     2.500
clock0.inpad[0] (.input at (6,8))                                                                             0.000     2.500
| (intra 'io' routing)                                                                                        0.894     3.394
| (inter-block routing:global net)                                                                            0.000     3.394
| (intra 'bram' routing)                                                                                      0.000     3.394
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_B2[0] (RS_TDP36K at (7,2))                       0.000     3.394
clock uncertainty                                                                                             0.000     3.394
cell setup time                                                                                              -0.228     3.167
data required time                                                                                                      3.167
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                      3.167
data arrival time                                                                                                      -3.167
-----------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                       -0.000


#Path 20
Startpoint: rce_a.inpad[0] (.input at (5,8) clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$12479[6].E[0] (dffre at (5,3) clocked by clock0)
Path Type : setup

Point                                                                                                                                                                                                                                                                Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                                                                                                                0.000     0.000
input external delay                                                                                                                                                                                                                                                1.000     1.000
rce_a.inpad[0] (.input at (5,8))                                                                                                                                                                                                                                    0.000     1.000
| (intra 'io' routing)                                                                                                                                                                                                                                              0.894     1.894
| (OPIN:84273 side: (TOP,) (5,8,0)0))                                                                                                                                                                                                                               0.000     1.894
| (CHANX:106355 L1 length:1 (5,8,0)-> (5,8,0))                                                                                                                                                                                                                      0.061     1.955
| (CHANY:109647 L4 length:3 (4,8,0)-> (4,6,0))                                                                                                                                                                                                                      0.119     2.074
| (CHANY:109615 L1 length:1 (4,6,0)-> (4,6,0))                                                                                                                                                                                                                      0.061     2.135
| (CHANX:104176 L4 length:4 (5,5,0)-> (8,5,0))                                                                                                                                                                                                                      0.119     2.254
| (CHANX:104208 L1 length:1 (6,5,0)-> (6,5,0))                                                                                                                                                                                                                      0.061     2.315
| (CHANY:110607 L4 length:4 (6,5,0)-> (6,2,0))                                                                                                                                                                                                                      0.119     2.434
| (IPIN:40169 side: (RIGHT,) (6,3,0)0))                                                                                                                                                                                                                             0.101     2.535
| (intra 'clb' routing)                                                                                                                                                                                                                                             0.085     2.620
$abc$14055$techmap$techmap13748$abc$12846$auto$blifparse.cc:362:parse_blif$12851.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$13688_Y.in[0] (.names at (6,3))                        0.000     2.620
| (primitive '.names' combinational delay)                                                                                                                                                                                                                          0.197     2.817
$abc$14055$techmap$techmap13748$abc$12846$auto$blifparse.cc:362:parse_blif$12851.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$13688_Y.out[0] (.names at (6,3))                       0.000     2.817
| (intra 'clb' routing)                                                                                                                                                                                                                                             0.000     2.817
| (OPIN:40120 side: (RIGHT,) (6,3,0)0))                                                                                                                                                                                                                             0.000     2.817
| (CHANY:110640 L4 length:4 (6,3,0)-> (6,6,0))                                                                                                                                                                                                                      0.119     2.936
| (CHANX:104213 L1 length:1 (6,5,0)-> (6,5,0))                                                                                                                                                                                                                      0.061     2.997
| (CHANY:109993 L4 length:4 (5,5,0)-> (5,2,0))                                                                                                                                                                                                                      0.119     3.115
| (IPIN:40038 side: (RIGHT,) (5,3,0)0))                                                                                                                                                                                                                             0.101     3.216
| (intra 'clb' routing)                                                                                                                                                                                                                                             0.085     3.301
$auto$memory_libmap.cc:2266:execute$12479[6].E[0] (dffre at (5,3))                                                                                                                                                                                                  0.000     3.301
data arrival time                                                                                                                                                                                                                                                             3.301

clock clock0 (rise edge)                                                                                                                                                                                                                                            2.500     2.500
clock source latency                                                                                                                                                                                                                                                0.000     2.500
clock0.inpad[0] (.input at (6,8))                                                                                                                                                                                                                                   0.000     2.500
| (intra 'io' routing)                                                                                                                                                                                                                                              0.894     3.394
| (inter-block routing:global net)                                                                                                                                                                                                                                  0.000     3.394
| (intra 'clb' routing)                                                                                                                                                                                                                                             0.000     3.394
$auto$memory_libmap.cc:2266:execute$12479[6].C[0] (dffre at (5,3))                                                                                                                                                                                                  0.000     3.394
clock uncertainty                                                                                                                                                                                                                                                   0.000     3.394
cell setup time                                                                                                                                                                                                                                                    -0.032     3.363
data required time                                                                                                                                                                                                                                                            3.363
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                            3.363
data arrival time                                                                                                                                                                                                                                                            -3.301
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                                                   0.062


#Path 21
Startpoint: rce_a.inpad[0] (.input at (5,8) clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$12479[7].E[0] (dffre at (5,3) clocked by clock0)
Path Type : setup

Point                                                                                                                                                                                                                                                                Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                                                                                                                0.000     0.000
input external delay                                                                                                                                                                                                                                                1.000     1.000
rce_a.inpad[0] (.input at (5,8))                                                                                                                                                                                                                                    0.000     1.000
| (intra 'io' routing)                                                                                                                                                                                                                                              0.894     1.894
| (OPIN:84273 side: (TOP,) (5,8,0)0))                                                                                                                                                                                                                               0.000     1.894
| (CHANX:106355 L1 length:1 (5,8,0)-> (5,8,0))                                                                                                                                                                                                                      0.061     1.955
| (CHANY:109647 L4 length:3 (4,8,0)-> (4,6,0))                                                                                                                                                                                                                      0.119     2.074
| (CHANY:109615 L1 length:1 (4,6,0)-> (4,6,0))                                                                                                                                                                                                                      0.061     2.135
| (CHANX:104176 L4 length:4 (5,5,0)-> (8,5,0))                                                                                                                                                                                                                      0.119     2.254
| (CHANX:104208 L1 length:1 (6,5,0)-> (6,5,0))                                                                                                                                                                                                                      0.061     2.315
| (CHANY:110607 L4 length:4 (6,5,0)-> (6,2,0))                                                                                                                                                                                                                      0.119     2.434
| (IPIN:40169 side: (RIGHT,) (6,3,0)0))                                                                                                                                                                                                                             0.101     2.535
| (intra 'clb' routing)                                                                                                                                                                                                                                             0.085     2.620
$abc$14055$techmap$techmap13748$abc$12846$auto$blifparse.cc:362:parse_blif$12851.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$13688_Y.in[0] (.names at (6,3))                        0.000     2.620
| (primitive '.names' combinational delay)                                                                                                                                                                                                                          0.197     2.817
$abc$14055$techmap$techmap13748$abc$12846$auto$blifparse.cc:362:parse_blif$12851.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$13688_Y.out[0] (.names at (6,3))                       0.000     2.817
| (intra 'clb' routing)                                                                                                                                                                                                                                             0.000     2.817
| (OPIN:40120 side: (RIGHT,) (6,3,0)0))                                                                                                                                                                                                                             0.000     2.817
| (CHANY:110640 L4 length:4 (6,3,0)-> (6,6,0))                                                                                                                                                                                                                      0.119     2.936
| (CHANX:104213 L1 length:1 (6,5,0)-> (6,5,0))                                                                                                                                                                                                                      0.061     2.997
| (CHANY:109993 L4 length:4 (5,5,0)-> (5,2,0))                                                                                                                                                                                                                      0.119     3.115
| (IPIN:40038 side: (RIGHT,) (5,3,0)0))                                                                                                                                                                                                                             0.101     3.216
| (intra 'clb' routing)                                                                                                                                                                                                                                             0.085     3.301
$auto$memory_libmap.cc:2266:execute$12479[7].E[0] (dffre at (5,3))                                                                                                                                                                                                  0.000     3.301
data arrival time                                                                                                                                                                                                                                                             3.301

clock clock0 (rise edge)                                                                                                                                                                                                                                            2.500     2.500
clock source latency                                                                                                                                                                                                                                                0.000     2.500
clock0.inpad[0] (.input at (6,8))                                                                                                                                                                                                                                   0.000     2.500
| (intra 'io' routing)                                                                                                                                                                                                                                              0.894     3.394
| (inter-block routing:global net)                                                                                                                                                                                                                                  0.000     3.394
| (intra 'clb' routing)                                                                                                                                                                                                                                             0.000     3.394
$auto$memory_libmap.cc:2266:execute$12479[7].C[0] (dffre at (5,3))                                                                                                                                                                                                  0.000     3.394
clock uncertainty                                                                                                                                                                                                                                                   0.000     3.394
cell setup time                                                                                                                                                                                                                                                    -0.032     3.363
data required time                                                                                                                                                                                                                                                            3.363
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                            3.363
data arrival time                                                                                                                                                                                                                                                            -3.301
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                                                   0.062


#Path 22
Startpoint: rce_a.inpad[0] (.input at (5,8) clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$12479[0].E[0] (dffre at (5,4) clocked by clock0)
Path Type : setup

Point                                                                                                                                                                                                                                                                Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                                                                                                                0.000     0.000
input external delay                                                                                                                                                                                                                                                1.000     1.000
rce_a.inpad[0] (.input at (5,8))                                                                                                                                                                                                                                    0.000     1.000
| (intra 'io' routing)                                                                                                                                                                                                                                              0.894     1.894
| (OPIN:84273 side: (TOP,) (5,8,0)0))                                                                                                                                                                                                                               0.000     1.894
| (CHANX:106355 L1 length:1 (5,8,0)-> (5,8,0))                                                                                                                                                                                                                      0.061     1.955
| (CHANY:109647 L4 length:3 (4,8,0)-> (4,6,0))                                                                                                                                                                                                                      0.119     2.074
| (CHANY:109615 L1 length:1 (4,6,0)-> (4,6,0))                                                                                                                                                                                                                      0.061     2.135
| (CHANX:104176 L4 length:4 (5,5,0)-> (8,5,0))                                                                                                                                                                                                                      0.119     2.254
| (CHANX:104208 L1 length:1 (6,5,0)-> (6,5,0))                                                                                                                                                                                                                      0.061     2.315
| (CHANY:110607 L4 length:4 (6,5,0)-> (6,2,0))                                                                                                                                                                                                                      0.119     2.434
| (IPIN:40169 side: (RIGHT,) (6,3,0)0))                                                                                                                                                                                                                             0.101     2.535
| (intra 'clb' routing)                                                                                                                                                                                                                                             0.085     2.620
$abc$14055$techmap$techmap13748$abc$12846$auto$blifparse.cc:362:parse_blif$12851.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$13688_Y.in[0] (.names at (6,3))                        0.000     2.620
| (primitive '.names' combinational delay)                                                                                                                                                                                                                          0.197     2.817
$abc$14055$techmap$techmap13748$abc$12846$auto$blifparse.cc:362:parse_blif$12851.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$13688_Y.out[0] (.names at (6,3))                       0.000     2.817
| (intra 'clb' routing)                                                                                                                                                                                                                                             0.000     2.817
| (OPIN:40120 side: (RIGHT,) (6,3,0)0))                                                                                                                                                                                                                             0.000     2.817
| (CHANY:110640 L4 length:4 (6,3,0)-> (6,6,0))                                                                                                                                                                                                                      0.119     2.936
| (CHANX:104213 L1 length:1 (6,5,0)-> (6,5,0))                                                                                                                                                                                                                      0.061     2.997
| (CHANY:109993 L4 length:4 (5,5,0)-> (5,2,0))                                                                                                                                                                                                                      0.119     3.115
| (IPIN:46703 side: (RIGHT,) (5,4,0)0))                                                                                                                                                                                                                             0.101     3.216
| (intra 'clb' routing)                                                                                                                                                                                                                                             0.085     3.301
$auto$memory_libmap.cc:2266:execute$12479[0].E[0] (dffre at (5,4))                                                                                                                                                                                                  0.000     3.301
data arrival time                                                                                                                                                                                                                                                             3.301

clock clock0 (rise edge)                                                                                                                                                                                                                                            2.500     2.500
clock source latency                                                                                                                                                                                                                                                0.000     2.500
clock0.inpad[0] (.input at (6,8))                                                                                                                                                                                                                                   0.000     2.500
| (intra 'io' routing)                                                                                                                                                                                                                                              0.894     3.394
| (inter-block routing:global net)                                                                                                                                                                                                                                  0.000     3.394
| (intra 'clb' routing)                                                                                                                                                                                                                                             0.000     3.394
$auto$memory_libmap.cc:2266:execute$12479[0].C[0] (dffre at (5,4))                                                                                                                                                                                                  0.000     3.394
clock uncertainty                                                                                                                                                                                                                                                   0.000     3.394
cell setup time                                                                                                                                                                                                                                                    -0.032     3.363
data required time                                                                                                                                                                                                                                                            3.363
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                            3.363
data arrival time                                                                                                                                                                                                                                                            -3.301
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                                                   0.062


#Path 23
Startpoint: rce_a.inpad[0] (.input at (5,8) clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$12479[1].E[0] (dffre at (5,3) clocked by clock0)
Path Type : setup

Point                                                                                                                                                                                                                                                                Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                                                                                                                0.000     0.000
input external delay                                                                                                                                                                                                                                                1.000     1.000
rce_a.inpad[0] (.input at (5,8))                                                                                                                                                                                                                                    0.000     1.000
| (intra 'io' routing)                                                                                                                                                                                                                                              0.894     1.894
| (OPIN:84273 side: (TOP,) (5,8,0)0))                                                                                                                                                                                                                               0.000     1.894
| (CHANX:106355 L1 length:1 (5,8,0)-> (5,8,0))                                                                                                                                                                                                                      0.061     1.955
| (CHANY:109647 L4 length:3 (4,8,0)-> (4,6,0))                                                                                                                                                                                                                      0.119     2.074
| (CHANY:109615 L1 length:1 (4,6,0)-> (4,6,0))                                                                                                                                                                                                                      0.061     2.135
| (CHANX:104176 L4 length:4 (5,5,0)-> (8,5,0))                                                                                                                                                                                                                      0.119     2.254
| (CHANX:104208 L1 length:1 (6,5,0)-> (6,5,0))                                                                                                                                                                                                                      0.061     2.315
| (CHANY:110607 L4 length:4 (6,5,0)-> (6,2,0))                                                                                                                                                                                                                      0.119     2.434
| (IPIN:40169 side: (RIGHT,) (6,3,0)0))                                                                                                                                                                                                                             0.101     2.535
| (intra 'clb' routing)                                                                                                                                                                                                                                             0.085     2.620
$abc$14055$techmap$techmap13748$abc$12846$auto$blifparse.cc:362:parse_blif$12851.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$13688_Y.in[0] (.names at (6,3))                        0.000     2.620
| (primitive '.names' combinational delay)                                                                                                                                                                                                                          0.197     2.817
$abc$14055$techmap$techmap13748$abc$12846$auto$blifparse.cc:362:parse_blif$12851.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$13688_Y.out[0] (.names at (6,3))                       0.000     2.817
| (intra 'clb' routing)                                                                                                                                                                                                                                             0.000     2.817
| (OPIN:40120 side: (RIGHT,) (6,3,0)0))                                                                                                                                                                                                                             0.000     2.817
| (CHANY:110640 L4 length:4 (6,3,0)-> (6,6,0))                                                                                                                                                                                                                      0.119     2.936
| (CHANX:104213 L1 length:1 (6,5,0)-> (6,5,0))                                                                                                                                                                                                                      0.061     2.997
| (CHANY:109993 L4 length:4 (5,5,0)-> (5,2,0))                                                                                                                                                                                                                      0.119     3.115
| (IPIN:40038 side: (RIGHT,) (5,3,0)0))                                                                                                                                                                                                                             0.101     3.216
| (intra 'clb' routing)                                                                                                                                                                                                                                             0.085     3.301
$auto$memory_libmap.cc:2266:execute$12479[1].E[0] (dffre at (5,3))                                                                                                                                                                                                  0.000     3.301
data arrival time                                                                                                                                                                                                                                                             3.301

clock clock0 (rise edge)                                                                                                                                                                                                                                            2.500     2.500
clock source latency                                                                                                                                                                                                                                                0.000     2.500
clock0.inpad[0] (.input at (6,8))                                                                                                                                                                                                                                   0.000     2.500
| (intra 'io' routing)                                                                                                                                                                                                                                              0.894     3.394
| (inter-block routing:global net)                                                                                                                                                                                                                                  0.000     3.394
| (intra 'clb' routing)                                                                                                                                                                                                                                             0.000     3.394
$auto$memory_libmap.cc:2266:execute$12479[1].C[0] (dffre at (5,3))                                                                                                                                                                                                  0.000     3.394
clock uncertainty                                                                                                                                                                                                                                                   0.000     3.394
cell setup time                                                                                                                                                                                                                                                    -0.032     3.363
data required time                                                                                                                                                                                                                                                            3.363
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                            3.363
data arrival time                                                                                                                                                                                                                                                            -3.301
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                                                   0.062


#Path 24
Startpoint: rce_a.inpad[0] (.input at (5,8) clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$12479[2].E[0] (dffre at (5,3) clocked by clock0)
Path Type : setup

Point                                                                                                                                                                                                                                                                Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                                                                                                                0.000     0.000
input external delay                                                                                                                                                                                                                                                1.000     1.000
rce_a.inpad[0] (.input at (5,8))                                                                                                                                                                                                                                    0.000     1.000
| (intra 'io' routing)                                                                                                                                                                                                                                              0.894     1.894
| (OPIN:84273 side: (TOP,) (5,8,0)0))                                                                                                                                                                                                                               0.000     1.894
| (CHANX:106355 L1 length:1 (5,8,0)-> (5,8,0))                                                                                                                                                                                                                      0.061     1.955
| (CHANY:109647 L4 length:3 (4,8,0)-> (4,6,0))                                                                                                                                                                                                                      0.119     2.074
| (CHANY:109615 L1 length:1 (4,6,0)-> (4,6,0))                                                                                                                                                                                                                      0.061     2.135
| (CHANX:104176 L4 length:4 (5,5,0)-> (8,5,0))                                                                                                                                                                                                                      0.119     2.254
| (CHANX:104208 L1 length:1 (6,5,0)-> (6,5,0))                                                                                                                                                                                                                      0.061     2.315
| (CHANY:110607 L4 length:4 (6,5,0)-> (6,2,0))                                                                                                                                                                                                                      0.119     2.434
| (IPIN:40169 side: (RIGHT,) (6,3,0)0))                                                                                                                                                                                                                             0.101     2.535
| (intra 'clb' routing)                                                                                                                                                                                                                                             0.085     2.620
$abc$14055$techmap$techmap13748$abc$12846$auto$blifparse.cc:362:parse_blif$12851.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$13688_Y.in[0] (.names at (6,3))                        0.000     2.620
| (primitive '.names' combinational delay)                                                                                                                                                                                                                          0.197     2.817
$abc$14055$techmap$techmap13748$abc$12846$auto$blifparse.cc:362:parse_blif$12851.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$13688_Y.out[0] (.names at (6,3))                       0.000     2.817
| (intra 'clb' routing)                                                                                                                                                                                                                                             0.000     2.817
| (OPIN:40120 side: (RIGHT,) (6,3,0)0))                                                                                                                                                                                                                             0.000     2.817
| (CHANY:110640 L4 length:4 (6,3,0)-> (6,6,0))                                                                                                                                                                                                                      0.119     2.936
| (CHANX:104213 L1 length:1 (6,5,0)-> (6,5,0))                                                                                                                                                                                                                      0.061     2.997
| (CHANY:109993 L4 length:4 (5,5,0)-> (5,2,0))                                                                                                                                                                                                                      0.119     3.115
| (IPIN:40038 side: (RIGHT,) (5,3,0)0))                                                                                                                                                                                                                             0.101     3.216
| (intra 'clb' routing)                                                                                                                                                                                                                                             0.085     3.301
$auto$memory_libmap.cc:2266:execute$12479[2].E[0] (dffre at (5,3))                                                                                                                                                                                                  0.000     3.301
data arrival time                                                                                                                                                                                                                                                             3.301

clock clock0 (rise edge)                                                                                                                                                                                                                                            2.500     2.500
clock source latency                                                                                                                                                                                                                                                0.000     2.500
clock0.inpad[0] (.input at (6,8))                                                                                                                                                                                                                                   0.000     2.500
| (intra 'io' routing)                                                                                                                                                                                                                                              0.894     3.394
| (inter-block routing:global net)                                                                                                                                                                                                                                  0.000     3.394
| (intra 'clb' routing)                                                                                                                                                                                                                                             0.000     3.394
$auto$memory_libmap.cc:2266:execute$12479[2].C[0] (dffre at (5,3))                                                                                                                                                                                                  0.000     3.394
clock uncertainty                                                                                                                                                                                                                                                   0.000     3.394
cell setup time                                                                                                                                                                                                                                                    -0.032     3.363
data required time                                                                                                                                                                                                                                                            3.363
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                            3.363
data arrival time                                                                                                                                                                                                                                                            -3.301
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                                                   0.062


#Path 25
Startpoint: rce_a.inpad[0] (.input at (5,8) clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$12479[3].E[0] (dffre at (5,3) clocked by clock0)
Path Type : setup

Point                                                                                                                                                                                                                                                                Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                                                                                                                0.000     0.000
input external delay                                                                                                                                                                                                                                                1.000     1.000
rce_a.inpad[0] (.input at (5,8))                                                                                                                                                                                                                                    0.000     1.000
| (intra 'io' routing)                                                                                                                                                                                                                                              0.894     1.894
| (OPIN:84273 side: (TOP,) (5,8,0)0))                                                                                                                                                                                                                               0.000     1.894
| (CHANX:106355 L1 length:1 (5,8,0)-> (5,8,0))                                                                                                                                                                                                                      0.061     1.955
| (CHANY:109647 L4 length:3 (4,8,0)-> (4,6,0))                                                                                                                                                                                                                      0.119     2.074
| (CHANY:109615 L1 length:1 (4,6,0)-> (4,6,0))                                                                                                                                                                                                                      0.061     2.135
| (CHANX:104176 L4 length:4 (5,5,0)-> (8,5,0))                                                                                                                                                                                                                      0.119     2.254
| (CHANX:104208 L1 length:1 (6,5,0)-> (6,5,0))                                                                                                                                                                                                                      0.061     2.315
| (CHANY:110607 L4 length:4 (6,5,0)-> (6,2,0))                                                                                                                                                                                                                      0.119     2.434
| (IPIN:40169 side: (RIGHT,) (6,3,0)0))                                                                                                                                                                                                                             0.101     2.535
| (intra 'clb' routing)                                                                                                                                                                                                                                             0.085     2.620
$abc$14055$techmap$techmap13748$abc$12846$auto$blifparse.cc:362:parse_blif$12851.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$13688_Y.in[0] (.names at (6,3))                        0.000     2.620
| (primitive '.names' combinational delay)                                                                                                                                                                                                                          0.197     2.817
$abc$14055$techmap$techmap13748$abc$12846$auto$blifparse.cc:362:parse_blif$12851.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$13688_Y.out[0] (.names at (6,3))                       0.000     2.817
| (intra 'clb' routing)                                                                                                                                                                                                                                             0.000     2.817
| (OPIN:40120 side: (RIGHT,) (6,3,0)0))                                                                                                                                                                                                                             0.000     2.817
| (CHANY:110640 L4 length:4 (6,3,0)-> (6,6,0))                                                                                                                                                                                                                      0.119     2.936
| (CHANX:104213 L1 length:1 (6,5,0)-> (6,5,0))                                                                                                                                                                                                                      0.061     2.997
| (CHANY:109993 L4 length:4 (5,5,0)-> (5,2,0))                                                                                                                                                                                                                      0.119     3.115
| (IPIN:40038 side: (RIGHT,) (5,3,0)0))                                                                                                                                                                                                                             0.101     3.216
| (intra 'clb' routing)                                                                                                                                                                                                                                             0.085     3.301
$auto$memory_libmap.cc:2266:execute$12479[3].E[0] (dffre at (5,3))                                                                                                                                                                                                  0.000     3.301
data arrival time                                                                                                                                                                                                                                                             3.301

clock clock0 (rise edge)                                                                                                                                                                                                                                            2.500     2.500
clock source latency                                                                                                                                                                                                                                                0.000     2.500
clock0.inpad[0] (.input at (6,8))                                                                                                                                                                                                                                   0.000     2.500
| (intra 'io' routing)                                                                                                                                                                                                                                              0.894     3.394
| (inter-block routing:global net)                                                                                                                                                                                                                                  0.000     3.394
| (intra 'clb' routing)                                                                                                                                                                                                                                             0.000     3.394
$auto$memory_libmap.cc:2266:execute$12479[3].C[0] (dffre at (5,3))                                                                                                                                                                                                  0.000     3.394
clock uncertainty                                                                                                                                                                                                                                                   0.000     3.394
cell setup time                                                                                                                                                                                                                                                    -0.032     3.363
data required time                                                                                                                                                                                                                                                            3.363
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                            3.363
data arrival time                                                                                                                                                                                                                                                            -3.301
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                                                   0.062


#Path 26
Startpoint: rce_a.inpad[0] (.input at (5,8) clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$12479[4].E[0] (dffre at (5,3) clocked by clock0)
Path Type : setup

Point                                                                                                                                                                                                                                                                Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                                                                                                                0.000     0.000
input external delay                                                                                                                                                                                                                                                1.000     1.000
rce_a.inpad[0] (.input at (5,8))                                                                                                                                                                                                                                    0.000     1.000
| (intra 'io' routing)                                                                                                                                                                                                                                              0.894     1.894
| (OPIN:84273 side: (TOP,) (5,8,0)0))                                                                                                                                                                                                                               0.000     1.894
| (CHANX:106355 L1 length:1 (5,8,0)-> (5,8,0))                                                                                                                                                                                                                      0.061     1.955
| (CHANY:109647 L4 length:3 (4,8,0)-> (4,6,0))                                                                                                                                                                                                                      0.119     2.074
| (CHANY:109615 L1 length:1 (4,6,0)-> (4,6,0))                                                                                                                                                                                                                      0.061     2.135
| (CHANX:104176 L4 length:4 (5,5,0)-> (8,5,0))                                                                                                                                                                                                                      0.119     2.254
| (CHANX:104208 L1 length:1 (6,5,0)-> (6,5,0))                                                                                                                                                                                                                      0.061     2.315
| (CHANY:110607 L4 length:4 (6,5,0)-> (6,2,0))                                                                                                                                                                                                                      0.119     2.434
| (IPIN:40169 side: (RIGHT,) (6,3,0)0))                                                                                                                                                                                                                             0.101     2.535
| (intra 'clb' routing)                                                                                                                                                                                                                                             0.085     2.620
$abc$14055$techmap$techmap13748$abc$12846$auto$blifparse.cc:362:parse_blif$12851.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$13688_Y.in[0] (.names at (6,3))                        0.000     2.620
| (primitive '.names' combinational delay)                                                                                                                                                                                                                          0.197     2.817
$abc$14055$techmap$techmap13748$abc$12846$auto$blifparse.cc:362:parse_blif$12851.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$13688_Y.out[0] (.names at (6,3))                       0.000     2.817
| (intra 'clb' routing)                                                                                                                                                                                                                                             0.000     2.817
| (OPIN:40120 side: (RIGHT,) (6,3,0)0))                                                                                                                                                                                                                             0.000     2.817
| (CHANY:110640 L4 length:4 (6,3,0)-> (6,6,0))                                                                                                                                                                                                                      0.119     2.936
| (CHANX:104213 L1 length:1 (6,5,0)-> (6,5,0))                                                                                                                                                                                                                      0.061     2.997
| (CHANY:109993 L4 length:4 (5,5,0)-> (5,2,0))                                                                                                                                                                                                                      0.119     3.115
| (IPIN:40038 side: (RIGHT,) (5,3,0)0))                                                                                                                                                                                                                             0.101     3.216
| (intra 'clb' routing)                                                                                                                                                                                                                                             0.085     3.301
$auto$memory_libmap.cc:2266:execute$12479[4].E[0] (dffre at (5,3))                                                                                                                                                                                                  0.000     3.301
data arrival time                                                                                                                                                                                                                                                             3.301

clock clock0 (rise edge)                                                                                                                                                                                                                                            2.500     2.500
clock source latency                                                                                                                                                                                                                                                0.000     2.500
clock0.inpad[0] (.input at (6,8))                                                                                                                                                                                                                                   0.000     2.500
| (intra 'io' routing)                                                                                                                                                                                                                                              0.894     3.394
| (inter-block routing:global net)                                                                                                                                                                                                                                  0.000     3.394
| (intra 'clb' routing)                                                                                                                                                                                                                                             0.000     3.394
$auto$memory_libmap.cc:2266:execute$12479[4].C[0] (dffre at (5,3))                                                                                                                                                                                                  0.000     3.394
clock uncertainty                                                                                                                                                                                                                                                   0.000     3.394
cell setup time                                                                                                                                                                                                                                                    -0.032     3.363
data required time                                                                                                                                                                                                                                                            3.363
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                            3.363
data arrival time                                                                                                                                                                                                                                                            -3.301
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                                                   0.062


#Path 27
Startpoint: rce_a.inpad[0] (.input at (5,8) clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$12479[5].E[0] (dffre at (5,3) clocked by clock0)
Path Type : setup

Point                                                                                                                                                                                                                                                                Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                                                                                                                0.000     0.000
input external delay                                                                                                                                                                                                                                                1.000     1.000
rce_a.inpad[0] (.input at (5,8))                                                                                                                                                                                                                                    0.000     1.000
| (intra 'io' routing)                                                                                                                                                                                                                                              0.894     1.894
| (OPIN:84273 side: (TOP,) (5,8,0)0))                                                                                                                                                                                                                               0.000     1.894
| (CHANX:106355 L1 length:1 (5,8,0)-> (5,8,0))                                                                                                                                                                                                                      0.061     1.955
| (CHANY:109647 L4 length:3 (4,8,0)-> (4,6,0))                                                                                                                                                                                                                      0.119     2.074
| (CHANY:109615 L1 length:1 (4,6,0)-> (4,6,0))                                                                                                                                                                                                                      0.061     2.135
| (CHANX:104176 L4 length:4 (5,5,0)-> (8,5,0))                                                                                                                                                                                                                      0.119     2.254
| (CHANX:104208 L1 length:1 (6,5,0)-> (6,5,0))                                                                                                                                                                                                                      0.061     2.315
| (CHANY:110607 L4 length:4 (6,5,0)-> (6,2,0))                                                                                                                                                                                                                      0.119     2.434
| (IPIN:40169 side: (RIGHT,) (6,3,0)0))                                                                                                                                                                                                                             0.101     2.535
| (intra 'clb' routing)                                                                                                                                                                                                                                             0.085     2.620
$abc$14055$techmap$techmap13748$abc$12846$auto$blifparse.cc:362:parse_blif$12851.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$13688_Y.in[0] (.names at (6,3))                        0.000     2.620
| (primitive '.names' combinational delay)                                                                                                                                                                                                                          0.197     2.817
$abc$14055$techmap$techmap13748$abc$12846$auto$blifparse.cc:362:parse_blif$12851.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$13688_Y.out[0] (.names at (6,3))                       0.000     2.817
| (intra 'clb' routing)                                                                                                                                                                                                                                             0.000     2.817
| (OPIN:40120 side: (RIGHT,) (6,3,0)0))                                                                                                                                                                                                                             0.000     2.817
| (CHANY:110640 L4 length:4 (6,3,0)-> (6,6,0))                                                                                                                                                                                                                      0.119     2.936
| (CHANX:104213 L1 length:1 (6,5,0)-> (6,5,0))                                                                                                                                                                                                                      0.061     2.997
| (CHANY:109993 L4 length:4 (5,5,0)-> (5,2,0))                                                                                                                                                                                                                      0.119     3.115
| (IPIN:40038 side: (RIGHT,) (5,3,0)0))                                                                                                                                                                                                                             0.101     3.216
| (intra 'clb' routing)                                                                                                                                                                                                                                             0.085     3.301
$auto$memory_libmap.cc:2266:execute$12479[5].E[0] (dffre at (5,3))                                                                                                                                                                                                  0.000     3.301
data arrival time                                                                                                                                                                                                                                                             3.301

clock clock0 (rise edge)                                                                                                                                                                                                                                            2.500     2.500
clock source latency                                                                                                                                                                                                                                                0.000     2.500
clock0.inpad[0] (.input at (6,8))                                                                                                                                                                                                                                   0.000     2.500
| (intra 'io' routing)                                                                                                                                                                                                                                              0.894     3.394
| (inter-block routing:global net)                                                                                                                                                                                                                                  0.000     3.394
| (intra 'clb' routing)                                                                                                                                                                                                                                             0.000     3.394
$auto$memory_libmap.cc:2266:execute$12479[5].C[0] (dffre at (5,3))                                                                                                                                                                                                  0.000     3.394
clock uncertainty                                                                                                                                                                                                                                                   0.000     3.394
cell setup time                                                                                                                                                                                                                                                    -0.032     3.363
data required time                                                                                                                                                                                                                                                            3.363
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                            3.363
data arrival time                                                                                                                                                                                                                                                            -3.301
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                                                   0.062


#Path 28
Startpoint: rce_b.inpad[0] (.input at (6,8) clocked by clock0)
Endpoint  : $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].WEN_A2[0] (RS_TDP36K at (7,2) clocked by clock1)
Path Type : setup

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                          0.000     0.000
input external delay                                                                                          1.000     1.000
rce_b.inpad[0] (.input at (6,8))                                                                              0.000     1.000
| (intra 'io' routing)                                                                                        0.894     1.894
| (OPIN:87160 side: (TOP,) (6,8,0)0))                                                                         0.000     1.894
| (CHANX:106464 L4 length:4 (6,8,0)-> (9,8,0))                                                                0.119     2.013
| (CHANY:110773 L4 length:4 (6,8,0)-> (6,5,0))                                                                0.119     2.132
| (CHANX:103501 L1 length:1 (6,4,0)-> (6,4,0))                                                                0.061     2.193
| (CHANY:109815 L4 length:4 (5,4,0)-> (5,1,0))                                                                0.119     2.312
| (CHANX:102736 L1 length:1 (6,3,0)-> (6,3,0))                                                                0.061     2.373
| (IPIN:40135 side: (TOP,) (6,3,0)0))                                                                         0.101     2.474
| (intra 'clb' routing)                                                                                       0.085     2.559
$abc$12766$auto$rtlil.cc:2388:ReduceOr$12486.in[1] (.names at (6,3))                                          0.000     2.559
| (primitive '.names' combinational delay)                                                                    0.218     2.777
$abc$12766$auto$rtlil.cc:2388:ReduceOr$12486.out[0] (.names at (6,3))                                         0.000     2.777
| (intra 'clb' routing)                                                                                       0.000     2.777
| (OPIN:40111 side: (TOP,) (6,3,0)0))                                                                         0.000     2.777
| (CHANX:102774 L4 length:4 (6,3,0)-> (9,3,0))                                                                0.119     2.896
| (CHANY:110627 L1 length:1 (6,3,0)-> (6,3,0))                                                                0.061     2.957
| (CHANX:102084 L1 length:1 (7,2,0)-> (7,2,0))                                                                0.061     3.018
| (IPIN:33248 side: (TOP,) (7,2,0)0))                                                                         0.101     3.118
| (intra 'bram' routing)                                                                                      0.000     3.118
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].WEN_A2[0] (RS_TDP36K at (7,2))                       0.000     3.118
data arrival time                                                                                                       3.118

clock clock1 (rise edge)                                                                                      2.500     2.500
clock source latency                                                                                          0.000     2.500
clock1.inpad[0] (.input at (5,8))                                                                             0.000     2.500
| (intra 'io' routing)                                                                                        0.894     3.394
| (inter-block routing:global net)                                                                            0.000     3.394
| (intra 'bram' routing)                                                                                      0.000     3.394
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_A2[0] (RS_TDP36K at (7,2))                       0.000     3.394
clock uncertainty                                                                                             0.000     3.394
cell setup time                                                                                              -0.199     3.196
data required time                                                                                                      3.196
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                      3.196
data arrival time                                                                                                      -3.118
-----------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                             0.077


#Path 29
Startpoint: rce_a.inpad[0] (.input at (5,8) clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2267:execute$12480.D[0] (dffre at (5,3) clocked by clock0)
Path Type : setup

Point                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                               0.000     0.000
clock source latency                                                                   0.000     0.000
input external delay                                                                   1.000     1.000
rce_a.inpad[0] (.input at (5,8))                                                       0.000     1.000
| (intra 'io' routing)                                                                 0.894     1.894
| (OPIN:84273 side: (TOP,) (5,8,0)0))                                                  0.000     1.894
| (CHANX:106355 L1 length:1 (5,8,0)-> (5,8,0))                                         0.061     1.955
| (CHANY:109647 L4 length:3 (4,8,0)-> (4,6,0))                                         0.119     2.074
| (CHANY:109615 L1 length:1 (4,6,0)-> (4,6,0))                                         0.061     2.135
| (CHANX:104176 L4 length:4 (5,5,0)-> (8,5,0))                                         0.119     2.254
| (CHANX:104208 L1 length:1 (6,5,0)-> (6,5,0))                                         0.061     2.315
| (CHANY:110607 L4 length:4 (6,5,0)-> (6,2,0))                                         0.119     2.434
| (IPIN:40169 side: (RIGHT,) (6,3,0)0))                                                0.101     2.535
| (intra 'clb' routing)                                                                0.085     2.620
genblk1[0].dpram_8x4096_submodule.rce_a.in[0] (.names at (6,3))                        0.000     2.620
| (primitive '.names' combinational delay)                                             0.148     2.768
genblk1[0].dpram_8x4096_submodule.rce_a.out[0] (.names at (6,3))                       0.000     2.768
| (intra 'clb' routing)                                                                0.000     2.768
| (OPIN:40117 side: (TOP,) (6,3,0)0))                                                  0.000     2.768
| (CHANX:102579 L4 length:4 (6,3,0)-> (3,3,0))                                         0.119     2.886
| (CHANX:102679 L1 length:1 (5,3,0)-> (5,3,0))                                         0.061     2.947
| (IPIN:40003 side: (TOP,) (5,3,0)0))                                                  0.101     3.048
| (intra 'clb' routing)                                                                0.221     3.269
$auto$memory_libmap.cc:2267:execute$12480.D[0] (dffre at (5,3))                        0.000     3.269
data arrival time                                                                                3.269

clock clock0 (rise edge)                                                               2.500     2.500
clock source latency                                                                   0.000     2.500
clock0.inpad[0] (.input at (6,8))                                                      0.000     2.500
| (intra 'io' routing)                                                                 0.894     3.394
| (inter-block routing:global net)                                                     0.000     3.394
| (intra 'clb' routing)                                                                0.000     3.394
$auto$memory_libmap.cc:2267:execute$12480.C[0] (dffre at (5,3))                        0.000     3.394
clock uncertainty                                                                      0.000     3.394
cell setup time                                                                       -0.032     3.363
data required time                                                                               3.363
------------------------------------------------------------------------------------------------------
data required time                                                                               3.363
data arrival time                                                                               -3.269
------------------------------------------------------------------------------------------------------
slack (MET)                                                                                      0.094


#Path 30
Startpoint: rce_a.inpad[0] (.input at (5,8) clocked by clock0)
Endpoint  : $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].BE_B1[0] (RS_TDP36K at (7,2) clocked by clock0)
Path Type : setup

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                          0.000     0.000
input external delay                                                                                          1.000     1.000
rce_a.inpad[0] (.input at (5,8))                                                                              0.000     1.000
| (intra 'io' routing)                                                                                        0.894     1.894
| (OPIN:84273 side: (TOP,) (5,8,0)0))                                                                         0.000     1.894
| (CHANX:106355 L1 length:1 (5,8,0)-> (5,8,0))                                                                0.061     1.955
| (CHANY:109647 L4 length:3 (4,8,0)-> (4,6,0))                                                                0.119     2.074
| (CHANY:109615 L1 length:1 (4,6,0)-> (4,6,0))                                                                0.061     2.135
| (CHANX:104176 L4 length:4 (5,5,0)-> (8,5,0))                                                                0.119     2.254
| (CHANX:104208 L1 length:1 (6,5,0)-> (6,5,0))                                                                0.061     2.315
| (CHANY:110607 L4 length:4 (6,5,0)-> (6,2,0))                                                                0.119     2.434
| (IPIN:40169 side: (RIGHT,) (6,3,0)0))                                                                       0.101     2.535
| (intra 'clb' routing)                                                                                       0.085     2.620
$abc$12766$auto$rtlil.cc:2388:ReduceOr$12489.in[1] (.names at (6,3))                                          0.000     2.620
| (primitive '.names' combinational delay)                                                                    0.148     2.768
$abc$12766$auto$rtlil.cc:2388:ReduceOr$12489.out[0] (.names at (6,3))                                         0.000     2.768
| (intra 'clb' routing)                                                                                       0.000     2.768
| (OPIN:40118 side: (TOP,) (6,3,0)0))                                                                         0.000     2.768
| (CHANX:102772 L4 length:4 (6,3,0)-> (9,3,0))                                                                0.119     2.886
| (CHANY:111841 L1 length:1 (8,3,0)-> (8,3,0))                                                                0.061     2.947
| (CHANX:101985 L4 length:4 (8,2,0)-> (5,2,0))                                                                0.119     3.066
| (IPIN:33247 side: (TOP,) (7,2,0)0))                                                                         0.101     3.167
| (intra 'bram' routing)                                                                                      0.000     3.167
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].BE_B1[0] (RS_TDP36K at (7,2))                        0.000     3.167
data arrival time                                                                                                       3.167

clock clock0 (rise edge)                                                                                      2.500     2.500
clock source latency                                                                                          0.000     2.500
clock0.inpad[0] (.input at (6,8))                                                                             0.000     2.500
| (intra 'io' routing)                                                                                        0.894     3.394
| (inter-block routing:global net)                                                                            0.000     3.394
| (intra 'bram' routing)                                                                                      0.000     3.394
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_B1[0] (RS_TDP36K at (7,2))                       0.000     3.394
clock uncertainty                                                                                             0.000     3.394
cell setup time                                                                                              -0.111     3.283
data required time                                                                                                      3.283
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                      3.283
data arrival time                                                                                                      -3.167
-----------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                             0.116


#Path 31
Startpoint: rce_b.inpad[0] (.input at (6,8) clocked by clock0)
Endpoint  : $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].WEN_A1[0] (RS_TDP36K at (7,2) clocked by clock1)
Path Type : setup

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                          0.000     0.000
input external delay                                                                                          1.000     1.000
rce_b.inpad[0] (.input at (6,8))                                                                              0.000     1.000
| (intra 'io' routing)                                                                                        0.894     1.894
| (OPIN:87160 side: (TOP,) (6,8,0)0))                                                                         0.000     1.894
| (CHANX:106464 L4 length:4 (6,8,0)-> (9,8,0))                                                                0.119     2.013
| (CHANY:110773 L4 length:4 (6,8,0)-> (6,5,0))                                                                0.119     2.132
| (CHANX:103501 L1 length:1 (6,4,0)-> (6,4,0))                                                                0.061     2.193
| (CHANY:109815 L4 length:4 (5,4,0)-> (5,1,0))                                                                0.119     2.312
| (CHANX:102736 L1 length:1 (6,3,0)-> (6,3,0))                                                                0.061     2.373
| (IPIN:40135 side: (TOP,) (6,3,0)0))                                                                         0.101     2.474
| (intra 'clb' routing)                                                                                       0.085     2.559
$abc$12766$auto$rtlil.cc:2388:ReduceOr$12486.in[1] (.names at (6,3))                                          0.000     2.559
| (primitive '.names' combinational delay)                                                                    0.218     2.777
$abc$12766$auto$rtlil.cc:2388:ReduceOr$12486.out[0] (.names at (6,3))                                         0.000     2.777
| (intra 'clb' routing)                                                                                       0.000     2.777
| (OPIN:40111 side: (TOP,) (6,3,0)0))                                                                         0.000     2.777
| (CHANX:102774 L4 length:4 (6,3,0)-> (9,3,0))                                                                0.119     2.896
| (CHANY:110627 L1 length:1 (6,3,0)-> (6,3,0))                                                                0.061     2.957
| (CHANX:102084 L1 length:1 (7,2,0)-> (7,2,0))                                                                0.061     3.018
| (IPIN:33248 side: (TOP,) (7,2,0)0))                                                                         0.101     3.118
| (intra 'bram' routing)                                                                                      0.000     3.118
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].WEN_A1[0] (RS_TDP36K at (7,2))                       0.000     3.118
data arrival time                                                                                                       3.118

clock clock1 (rise edge)                                                                                      2.500     2.500
clock source latency                                                                                          0.000     2.500
clock1.inpad[0] (.input at (5,8))                                                                             0.000     2.500
| (intra 'io' routing)                                                                                        0.894     3.394
| (inter-block routing:global net)                                                                            0.000     3.394
| (intra 'bram' routing)                                                                                      0.000     3.394
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_A1[0] (RS_TDP36K at (7,2))                       0.000     3.394
clock uncertainty                                                                                             0.000     3.394
cell setup time                                                                                              -0.159     3.236
data required time                                                                                                      3.236
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                      3.236
data arrival time                                                                                                      -3.118
-----------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                             0.117


#Path 32
Startpoint: rce_b.inpad[0] (.input at (6,8) clocked by clock0)
Endpoint  : $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].REN_A2[0] (RS_TDP36K at (7,2) clocked by clock1)
Path Type : setup

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                          0.000     0.000
input external delay                                                                                          1.000     1.000
rce_b.inpad[0] (.input at (6,8))                                                                              0.000     1.000
| (intra 'io' routing)                                                                                        0.894     1.894
| (OPIN:87160 side: (TOP,) (6,8,0)0))                                                                         0.000     1.894
| (CHANX:106464 L4 length:4 (6,8,0)-> (9,8,0))                                                                0.119     2.013
| (CHANY:110773 L4 length:4 (6,8,0)-> (6,5,0))                                                                0.119     2.132
| (CHANX:103501 L1 length:1 (6,4,0)-> (6,4,0))                                                                0.061     2.193
| (CHANY:109815 L4 length:4 (5,4,0)-> (5,1,0))                                                                0.119     2.312
| (CHANX:102736 L1 length:1 (6,3,0)-> (6,3,0))                                                                0.061     2.373
| (IPIN:40135 side: (TOP,) (6,3,0)0))                                                                         0.101     2.474
| (intra 'clb' routing)                                                                                       0.085     2.559
genblk1[0].dpram_8x4096_submodule.rce_b.in[0] (.names at (6,3))                                               0.000     2.559
| (primitive '.names' combinational delay)                                                                    0.218     2.777
genblk1[0].dpram_8x4096_submodule.rce_b.out[0] (.names at (6,3))                                              0.000     2.777
| (intra 'clb' routing)                                                                                       0.000     2.777
| (OPIN:40121 side: (RIGHT,) (6,3,0)0))                                                                       0.000     2.777
| (CHANY:110429 L4 length:3 (6,3,0)-> (6,1,0))                                                                0.119     2.896
| (CHANX:101336 L1 length:1 (7,1,0)-> (7,1,0))                                                                0.061     2.957
| (CHANY:111208 L4 length:4 (7,2,0)-> (7,5,0))                                                                0.119     3.076
| (IPIN:33273 side: (RIGHT,) (7,2,0)0))                                                                       0.101     3.176
| (intra 'bram' routing)                                                                                      0.000     3.176
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].REN_A2[0] (RS_TDP36K at (7,2))                       0.000     3.176
data arrival time                                                                                                       3.176

clock clock1 (rise edge)                                                                                      2.500     2.500
clock source latency                                                                                          0.000     2.500
clock1.inpad[0] (.input at (5,8))                                                                             0.000     2.500
| (intra 'io' routing)                                                                                        0.894     3.394
| (inter-block routing:global net)                                                                            0.000     3.394
| (intra 'bram' routing)                                                                                      0.000     3.394
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_A2[0] (RS_TDP36K at (7,2))                       0.000     3.394
clock uncertainty                                                                                             0.000     3.394
cell setup time                                                                                              -0.085     3.309
data required time                                                                                                      3.309
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                      3.309
data arrival time                                                                                                      -3.176
-----------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                             0.133


#Path 33
Startpoint: rce_b.inpad[0] (.input at (6,8) clocked by clock0)
Endpoint  : $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].REN_A1[0] (RS_TDP36K at (7,2) clocked by clock1)
Path Type : setup

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                          0.000     0.000
input external delay                                                                                          1.000     1.000
rce_b.inpad[0] (.input at (6,8))                                                                              0.000     1.000
| (intra 'io' routing)                                                                                        0.894     1.894
| (OPIN:87160 side: (TOP,) (6,8,0)0))                                                                         0.000     1.894
| (CHANX:106464 L4 length:4 (6,8,0)-> (9,8,0))                                                                0.119     2.013
| (CHANY:110773 L4 length:4 (6,8,0)-> (6,5,0))                                                                0.119     2.132
| (CHANX:103501 L1 length:1 (6,4,0)-> (6,4,0))                                                                0.061     2.193
| (CHANY:109815 L4 length:4 (5,4,0)-> (5,1,0))                                                                0.119     2.312
| (CHANX:102736 L1 length:1 (6,3,0)-> (6,3,0))                                                                0.061     2.373
| (IPIN:40135 side: (TOP,) (6,3,0)0))                                                                         0.101     2.474
| (intra 'clb' routing)                                                                                       0.085     2.559
genblk1[0].dpram_8x4096_submodule.rce_b.in[0] (.names at (6,3))                                               0.000     2.559
| (primitive '.names' combinational delay)                                                                    0.218     2.777
genblk1[0].dpram_8x4096_submodule.rce_b.out[0] (.names at (6,3))                                              0.000     2.777
| (intra 'clb' routing)                                                                                       0.000     2.777
| (OPIN:40121 side: (RIGHT,) (6,3,0)0))                                                                       0.000     2.777
| (CHANY:110429 L4 length:3 (6,3,0)-> (6,1,0))                                                                0.119     2.896
| (CHANX:101336 L1 length:1 (7,1,0)-> (7,1,0))                                                                0.061     2.957
| (CHANY:111208 L4 length:4 (7,2,0)-> (7,5,0))                                                                0.119     3.076
| (IPIN:33273 side: (RIGHT,) (7,2,0)0))                                                                       0.101     3.176
| (intra 'bram' routing)                                                                                      0.000     3.176
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].REN_A1[0] (RS_TDP36K at (7,2))                       0.000     3.176
data arrival time                                                                                                       3.176

clock clock1 (rise edge)                                                                                      2.500     2.500
clock source latency                                                                                          0.000     2.500
clock1.inpad[0] (.input at (5,8))                                                                             0.000     2.500
| (intra 'io' routing)                                                                                        0.894     3.394
| (inter-block routing:global net)                                                                            0.000     3.394
| (intra 'bram' routing)                                                                                      0.000     3.394
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_A1[0] (RS_TDP36K at (7,2))                       0.000     3.394
clock uncertainty                                                                                             0.000     3.394
cell setup time                                                                                              -0.081     3.313
data required time                                                                                                      3.313
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                      3.313
data arrival time                                                                                                      -3.176
-----------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                             0.137


#Path 34
Startpoint: rce_a.inpad[0] (.input at (5,8) clocked by clock0)
Endpoint  : $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].REN_B1[0] (RS_TDP36K at (7,2) clocked by clock0)
Path Type : setup

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                          0.000     0.000
input external delay                                                                                          1.000     1.000
rce_a.inpad[0] (.input at (5,8))                                                                              0.000     1.000
| (intra 'io' routing)                                                                                        0.894     1.894
| (OPIN:84273 side: (TOP,) (5,8,0)0))                                                                         0.000     1.894
| (CHANX:106355 L1 length:1 (5,8,0)-> (5,8,0))                                                                0.061     1.955
| (CHANY:109647 L4 length:3 (4,8,0)-> (4,6,0))                                                                0.119     2.074
| (CHANY:109615 L1 length:1 (4,6,0)-> (4,6,0))                                                                0.061     2.135
| (CHANX:104176 L4 length:4 (5,5,0)-> (8,5,0))                                                                0.119     2.254
| (CHANX:104208 L1 length:1 (6,5,0)-> (6,5,0))                                                                0.061     2.315
| (CHANY:110607 L4 length:4 (6,5,0)-> (6,2,0))                                                                0.119     2.434
| (IPIN:40169 side: (RIGHT,) (6,3,0)0))                                                                       0.101     2.535
| (intra 'clb' routing)                                                                                       0.085     2.620
genblk1[0].dpram_8x4096_submodule.rce_a.in[0] (.names at (6,3))                                               0.000     2.620
| (primitive '.names' combinational delay)                                                                    0.148     2.768
genblk1[0].dpram_8x4096_submodule.rce_a.out[0] (.names at (6,3))                                              0.000     2.768
| (intra 'clb' routing)                                                                                       0.000     2.768
| (OPIN:40117 side: (TOP,) (6,3,0)0))                                                                         0.000     2.768
| (CHANX:102786 L4 length:4 (6,3,0)-> (9,3,0))                                                                0.119     2.886
| (CHANY:111125 L4 length:3 (7,3,0)-> (7,1,0))                                                                0.119     3.005
| (IPIN:33391 side: (RIGHT,) (7,3,0)0))                                                                       0.101     3.106
| (intra 'bram' routing)                                                                                      0.000     3.106
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].REN_B1[0] (RS_TDP36K at (7,2))                       0.000     3.106
data arrival time                                                                                                       3.106

clock clock0 (rise edge)                                                                                      2.500     2.500
clock source latency                                                                                          0.000     2.500
clock0.inpad[0] (.input at (6,8))                                                                             0.000     2.500
| (intra 'io' routing)                                                                                        0.894     3.394
| (inter-block routing:global net)                                                                            0.000     3.394
| (intra 'bram' routing)                                                                                      0.000     3.394
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_B1[0] (RS_TDP36K at (7,2))                       0.000     3.394
clock uncertainty                                                                                             0.000     3.394
cell setup time                                                                                              -0.140     3.254
data required time                                                                                                      3.254
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                      3.254
data arrival time                                                                                                      -3.106
-----------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                             0.148


#Path 35
Startpoint: rce_b.inpad[0] (.input at (6,8) clocked by clock0)
Endpoint  : $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].BE_A1[0] (RS_TDP36K at (7,2) clocked by clock1)
Path Type : setup

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                          0.000     0.000
input external delay                                                                                          1.000     1.000
rce_b.inpad[0] (.input at (6,8))                                                                              0.000     1.000
| (intra 'io' routing)                                                                                        0.894     1.894
| (OPIN:87160 side: (TOP,) (6,8,0)0))                                                                         0.000     1.894
| (CHANX:106464 L4 length:4 (6,8,0)-> (9,8,0))                                                                0.119     2.013
| (CHANY:110773 L4 length:4 (6,8,0)-> (6,5,0))                                                                0.119     2.132
| (CHANX:103501 L1 length:1 (6,4,0)-> (6,4,0))                                                                0.061     2.193
| (CHANY:109815 L4 length:4 (5,4,0)-> (5,1,0))                                                                0.119     2.312
| (CHANX:102736 L1 length:1 (6,3,0)-> (6,3,0))                                                                0.061     2.373
| (IPIN:40135 side: (TOP,) (6,3,0)0))                                                                         0.101     2.474
| (intra 'clb' routing)                                                                                       0.085     2.559
$abc$12766$auto$rtlil.cc:2388:ReduceOr$12486.in[1] (.names at (6,3))                                          0.000     2.559
| (primitive '.names' combinational delay)                                                                    0.218     2.777
$abc$12766$auto$rtlil.cc:2388:ReduceOr$12486.out[0] (.names at (6,3))                                         0.000     2.777
| (intra 'clb' routing)                                                                                       0.000     2.777
| (OPIN:40111 side: (TOP,) (6,3,0)0))                                                                         0.000     2.777
| (CHANX:102774 L4 length:4 (6,3,0)-> (9,3,0))                                                                0.119     2.896
| (CHANY:110627 L1 length:1 (6,3,0)-> (6,3,0))                                                                0.061     2.957
| (CHANX:102084 L1 length:1 (7,2,0)-> (7,2,0))                                                                0.061     3.018
| (IPIN:33248 side: (TOP,) (7,2,0)0))                                                                         0.101     3.118
| (intra 'bram' routing)                                                                                      0.000     3.118
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].BE_A1[0] (RS_TDP36K at (7,2))                        0.000     3.118
data arrival time                                                                                                       3.118

clock clock1 (rise edge)                                                                                      2.500     2.500
clock source latency                                                                                          0.000     2.500
clock1.inpad[0] (.input at (5,8))                                                                             0.000     2.500
| (intra 'io' routing)                                                                                        0.894     3.394
| (inter-block routing:global net)                                                                            0.000     3.394
| (intra 'bram' routing)                                                                                      0.000     3.394
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_A1[0] (RS_TDP36K at (7,2))                       0.000     3.394
clock uncertainty                                                                                             0.000     3.394
cell setup time                                                                                              -0.112     3.283
data required time                                                                                                      3.283
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                      3.283
data arrival time                                                                                                      -3.118
-----------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                             0.164


#Path 36
Startpoint: rce_a.inpad[0] (.input at (5,8) clocked by clock0)
Endpoint  : $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].REN_B2[0] (RS_TDP36K at (7,2) clocked by clock0)
Path Type : setup

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                          0.000     0.000
input external delay                                                                                          1.000     1.000
rce_a.inpad[0] (.input at (5,8))                                                                              0.000     1.000
| (intra 'io' routing)                                                                                        0.894     1.894
| (OPIN:84273 side: (TOP,) (5,8,0)0))                                                                         0.000     1.894
| (CHANX:106355 L1 length:1 (5,8,0)-> (5,8,0))                                                                0.061     1.955
| (CHANY:109647 L4 length:3 (4,8,0)-> (4,6,0))                                                                0.119     2.074
| (CHANY:109615 L1 length:1 (4,6,0)-> (4,6,0))                                                                0.061     2.135
| (CHANX:104176 L4 length:4 (5,5,0)-> (8,5,0))                                                                0.119     2.254
| (CHANX:104208 L1 length:1 (6,5,0)-> (6,5,0))                                                                0.061     2.315
| (CHANY:110607 L4 length:4 (6,5,0)-> (6,2,0))                                                                0.119     2.434
| (IPIN:40169 side: (RIGHT,) (6,3,0)0))                                                                       0.101     2.535
| (intra 'clb' routing)                                                                                       0.085     2.620
genblk1[0].dpram_8x4096_submodule.rce_a.in[0] (.names at (6,3))                                               0.000     2.620
| (primitive '.names' combinational delay)                                                                    0.148     2.768
genblk1[0].dpram_8x4096_submodule.rce_a.out[0] (.names at (6,3))                                              0.000     2.768
| (intra 'clb' routing)                                                                                       0.000     2.768
| (OPIN:40117 side: (TOP,) (6,3,0)0))                                                                         0.000     2.768
| (CHANX:102786 L4 length:4 (6,3,0)-> (9,3,0))                                                                0.119     2.886
| (CHANY:111125 L4 length:3 (7,3,0)-> (7,1,0))                                                                0.119     3.005
| (IPIN:33391 side: (RIGHT,) (7,3,0)0))                                                                       0.101     3.106
| (intra 'bram' routing)                                                                                      0.000     3.106
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].REN_B2[0] (RS_TDP36K at (7,2))                       0.000     3.106
data arrival time                                                                                                       3.106

clock clock0 (rise edge)                                                                                      2.500     2.500
clock source latency                                                                                          0.000     2.500
clock0.inpad[0] (.input at (6,8))                                                                             0.000     2.500
| (intra 'io' routing)                                                                                        0.894     3.394
| (inter-block routing:global net)                                                                            0.000     3.394
| (intra 'bram' routing)                                                                                      0.000     3.394
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_B2[0] (RS_TDP36K at (7,2))                       0.000     3.394
clock uncertainty                                                                                             0.000     3.394
cell setup time                                                                                              -0.121     3.273
data required time                                                                                                      3.273
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                      3.273
data arrival time                                                                                                      -3.106
-----------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                             0.167


#Path 37
Startpoint: rce_b.inpad[0] (.input at (6,8) clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$12472[7].E[0] (dffre at (5,2) clocked by clock1)
Path Type : setup

Point                                                                                                                                                                                                                                                                Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                                                                                                                0.000     0.000
input external delay                                                                                                                                                                                                                                                1.000     1.000
rce_b.inpad[0] (.input at (6,8))                                                                                                                                                                                                                                    0.000     1.000
| (intra 'io' routing)                                                                                                                                                                                                                                              0.894     1.894
| (OPIN:87160 side: (TOP,) (6,8,0)0))                                                                                                                                                                                                                               0.000     1.894
| (CHANX:106464 L4 length:4 (6,8,0)-> (9,8,0))                                                                                                                                                                                                                      0.119     2.013
| (CHANY:110773 L4 length:4 (6,8,0)-> (6,5,0))                                                                                                                                                                                                                      0.119     2.132
| (CHANX:103501 L1 length:1 (6,4,0)-> (6,4,0))                                                                                                                                                                                                                      0.061     2.193
| (CHANY:109815 L4 length:4 (5,4,0)-> (5,1,0))                                                                                                                                                                                                                      0.119     2.312
| (CHANX:102736 L1 length:1 (6,3,0)-> (6,3,0))                                                                                                                                                                                                                      0.061     2.373
| (IPIN:40135 side: (TOP,) (6,3,0)0))                                                                                                                                                                                                                               0.101     2.474
| (intra 'clb' routing)                                                                                                                                                                                                                                             0.085     2.559
$abc$14055$techmap$techmap13802$abc$12884$auto$blifparse.cc:362:parse_blif$12888.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$13688_Y.in[0] (.names at (6,3))                        0.000     2.559
| (primitive '.names' combinational delay)                                                                                                                                                                                                                          0.218     2.777
$abc$14055$techmap$techmap13802$abc$12884$auto$blifparse.cc:362:parse_blif$12888.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$13688_Y.out[0] (.names at (6,3))                       0.000     2.777
| (intra 'clb' routing)                                                                                                                                                                                                                                             0.000     2.777
| (OPIN:40112 side: (TOP,) (6,3,0)0))                                                                                                                                                                                                                               0.000     2.777
| (CHANX:102745 L1 length:1 (6,3,0)-> (6,3,0))                                                                                                                                                                                                                      0.061     2.838
| (CHANY:109893 L4 length:3 (5,3,0)-> (5,1,0))                                                                                                                                                                                                                      0.119     2.957
| (IPIN:32490 side: (RIGHT,) (5,2,0)0))                                                                                                                                                                                                                             0.101     3.057
| (intra 'clb' routing)                                                                                                                                                                                                                                             0.085     3.143
$auto$memory_libmap.cc:2266:execute$12472[7].E[0] (dffre at (5,2))                                                                                                                                                                                                  0.000     3.143
data arrival time                                                                                                                                                                                                                                                             3.143

clock clock1 (rise edge)                                                                                                                                                                                                                                            2.500     2.500
clock source latency                                                                                                                                                                                                                                                0.000     2.500
clock1.inpad[0] (.input at (5,8))                                                                                                                                                                                                                                   0.000     2.500
| (intra 'io' routing)                                                                                                                                                                                                                                              0.894     3.394
| (inter-block routing:global net)                                                                                                                                                                                                                                  0.000     3.394
| (intra 'clb' routing)                                                                                                                                                                                                                                             0.000     3.394
$auto$memory_libmap.cc:2266:execute$12472[7].C[0] (dffre at (5,2))                                                                                                                                                                                                  0.000     3.394
clock uncertainty                                                                                                                                                                                                                                                   0.000     3.394
cell setup time                                                                                                                                                                                                                                                    -0.032     3.363
data required time                                                                                                                                                                                                                                                            3.363
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                            3.363
data arrival time                                                                                                                                                                                                                                                            -3.143
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                                                   0.220


#Path 38
Startpoint: rce_b.inpad[0] (.input at (6,8) clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$12472[0].E[0] (dffre at (5,2) clocked by clock1)
Path Type : setup

Point                                                                                                                                                                                                                                                                Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                                                                                                                0.000     0.000
input external delay                                                                                                                                                                                                                                                1.000     1.000
rce_b.inpad[0] (.input at (6,8))                                                                                                                                                                                                                                    0.000     1.000
| (intra 'io' routing)                                                                                                                                                                                                                                              0.894     1.894
| (OPIN:87160 side: (TOP,) (6,8,0)0))                                                                                                                                                                                                                               0.000     1.894
| (CHANX:106464 L4 length:4 (6,8,0)-> (9,8,0))                                                                                                                                                                                                                      0.119     2.013
| (CHANY:110773 L4 length:4 (6,8,0)-> (6,5,0))                                                                                                                                                                                                                      0.119     2.132
| (CHANX:103501 L1 length:1 (6,4,0)-> (6,4,0))                                                                                                                                                                                                                      0.061     2.193
| (CHANY:109815 L4 length:4 (5,4,0)-> (5,1,0))                                                                                                                                                                                                                      0.119     2.312
| (CHANX:102736 L1 length:1 (6,3,0)-> (6,3,0))                                                                                                                                                                                                                      0.061     2.373
| (IPIN:40135 side: (TOP,) (6,3,0)0))                                                                                                                                                                                                                               0.101     2.474
| (intra 'clb' routing)                                                                                                                                                                                                                                             0.085     2.559
$abc$14055$techmap$techmap13802$abc$12884$auto$blifparse.cc:362:parse_blif$12888.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$13688_Y.in[0] (.names at (6,3))                        0.000     2.559
| (primitive '.names' combinational delay)                                                                                                                                                                                                                          0.218     2.777
$abc$14055$techmap$techmap13802$abc$12884$auto$blifparse.cc:362:parse_blif$12888.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$13688_Y.out[0] (.names at (6,3))                       0.000     2.777
| (intra 'clb' routing)                                                                                                                                                                                                                                             0.000     2.777
| (OPIN:40112 side: (TOP,) (6,3,0)0))                                                                                                                                                                                                                               0.000     2.777
| (CHANX:102745 L1 length:1 (6,3,0)-> (6,3,0))                                                                                                                                                                                                                      0.061     2.838
| (CHANY:109893 L4 length:3 (5,3,0)-> (5,1,0))                                                                                                                                                                                                                      0.119     2.957
| (IPIN:32490 side: (RIGHT,) (5,2,0)0))                                                                                                                                                                                                                             0.101     3.057
| (intra 'clb' routing)                                                                                                                                                                                                                                             0.085     3.143
$auto$memory_libmap.cc:2266:execute$12472[0].E[0] (dffre at (5,2))                                                                                                                                                                                                  0.000     3.143
data arrival time                                                                                                                                                                                                                                                             3.143

clock clock1 (rise edge)                                                                                                                                                                                                                                            2.500     2.500
clock source latency                                                                                                                                                                                                                                                0.000     2.500
clock1.inpad[0] (.input at (5,8))                                                                                                                                                                                                                                   0.000     2.500
| (intra 'io' routing)                                                                                                                                                                                                                                              0.894     3.394
| (inter-block routing:global net)                                                                                                                                                                                                                                  0.000     3.394
| (intra 'clb' routing)                                                                                                                                                                                                                                             0.000     3.394
$auto$memory_libmap.cc:2266:execute$12472[0].C[0] (dffre at (5,2))                                                                                                                                                                                                  0.000     3.394
clock uncertainty                                                                                                                                                                                                                                                   0.000     3.394
cell setup time                                                                                                                                                                                                                                                    -0.032     3.363
data required time                                                                                                                                                                                                                                                            3.363
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                            3.363
data arrival time                                                                                                                                                                                                                                                            -3.143
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                                                   0.220


#Path 39
Startpoint: rce_b.inpad[0] (.input at (6,8) clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$12472[1].E[0] (dffre at (5,2) clocked by clock1)
Path Type : setup

Point                                                                                                                                                                                                                                                                Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                                                                                                                0.000     0.000
input external delay                                                                                                                                                                                                                                                1.000     1.000
rce_b.inpad[0] (.input at (6,8))                                                                                                                                                                                                                                    0.000     1.000
| (intra 'io' routing)                                                                                                                                                                                                                                              0.894     1.894
| (OPIN:87160 side: (TOP,) (6,8,0)0))                                                                                                                                                                                                                               0.000     1.894
| (CHANX:106464 L4 length:4 (6,8,0)-> (9,8,0))                                                                                                                                                                                                                      0.119     2.013
| (CHANY:110773 L4 length:4 (6,8,0)-> (6,5,0))                                                                                                                                                                                                                      0.119     2.132
| (CHANX:103501 L1 length:1 (6,4,0)-> (6,4,0))                                                                                                                                                                                                                      0.061     2.193
| (CHANY:109815 L4 length:4 (5,4,0)-> (5,1,0))                                                                                                                                                                                                                      0.119     2.312
| (CHANX:102736 L1 length:1 (6,3,0)-> (6,3,0))                                                                                                                                                                                                                      0.061     2.373
| (IPIN:40135 side: (TOP,) (6,3,0)0))                                                                                                                                                                                                                               0.101     2.474
| (intra 'clb' routing)                                                                                                                                                                                                                                             0.085     2.559
$abc$14055$techmap$techmap13802$abc$12884$auto$blifparse.cc:362:parse_blif$12888.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$13688_Y.in[0] (.names at (6,3))                        0.000     2.559
| (primitive '.names' combinational delay)                                                                                                                                                                                                                          0.218     2.777
$abc$14055$techmap$techmap13802$abc$12884$auto$blifparse.cc:362:parse_blif$12888.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$13688_Y.out[0] (.names at (6,3))                       0.000     2.777
| (intra 'clb' routing)                                                                                                                                                                                                                                             0.000     2.777
| (OPIN:40112 side: (TOP,) (6,3,0)0))                                                                                                                                                                                                                               0.000     2.777
| (CHANX:102745 L1 length:1 (6,3,0)-> (6,3,0))                                                                                                                                                                                                                      0.061     2.838
| (CHANY:109893 L4 length:3 (5,3,0)-> (5,1,0))                                                                                                                                                                                                                      0.119     2.957
| (IPIN:32490 side: (RIGHT,) (5,2,0)0))                                                                                                                                                                                                                             0.101     3.057
| (intra 'clb' routing)                                                                                                                                                                                                                                             0.085     3.143
$auto$memory_libmap.cc:2266:execute$12472[1].E[0] (dffre at (5,2))                                                                                                                                                                                                  0.000     3.143
data arrival time                                                                                                                                                                                                                                                             3.143

clock clock1 (rise edge)                                                                                                                                                                                                                                            2.500     2.500
clock source latency                                                                                                                                                                                                                                                0.000     2.500
clock1.inpad[0] (.input at (5,8))                                                                                                                                                                                                                                   0.000     2.500
| (intra 'io' routing)                                                                                                                                                                                                                                              0.894     3.394
| (inter-block routing:global net)                                                                                                                                                                                                                                  0.000     3.394
| (intra 'clb' routing)                                                                                                                                                                                                                                             0.000     3.394
$auto$memory_libmap.cc:2266:execute$12472[1].C[0] (dffre at (5,2))                                                                                                                                                                                                  0.000     3.394
clock uncertainty                                                                                                                                                                                                                                                   0.000     3.394
cell setup time                                                                                                                                                                                                                                                    -0.032     3.363
data required time                                                                                                                                                                                                                                                            3.363
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                            3.363
data arrival time                                                                                                                                                                                                                                                            -3.143
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                                                   0.220


#Path 40
Startpoint: rce_b.inpad[0] (.input at (6,8) clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$12472[2].E[0] (dffre at (5,2) clocked by clock1)
Path Type : setup

Point                                                                                                                                                                                                                                                                Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                                                                                                                0.000     0.000
input external delay                                                                                                                                                                                                                                                1.000     1.000
rce_b.inpad[0] (.input at (6,8))                                                                                                                                                                                                                                    0.000     1.000
| (intra 'io' routing)                                                                                                                                                                                                                                              0.894     1.894
| (OPIN:87160 side: (TOP,) (6,8,0)0))                                                                                                                                                                                                                               0.000     1.894
| (CHANX:106464 L4 length:4 (6,8,0)-> (9,8,0))                                                                                                                                                                                                                      0.119     2.013
| (CHANY:110773 L4 length:4 (6,8,0)-> (6,5,0))                                                                                                                                                                                                                      0.119     2.132
| (CHANX:103501 L1 length:1 (6,4,0)-> (6,4,0))                                                                                                                                                                                                                      0.061     2.193
| (CHANY:109815 L4 length:4 (5,4,0)-> (5,1,0))                                                                                                                                                                                                                      0.119     2.312
| (CHANX:102736 L1 length:1 (6,3,0)-> (6,3,0))                                                                                                                                                                                                                      0.061     2.373
| (IPIN:40135 side: (TOP,) (6,3,0)0))                                                                                                                                                                                                                               0.101     2.474
| (intra 'clb' routing)                                                                                                                                                                                                                                             0.085     2.559
$abc$14055$techmap$techmap13802$abc$12884$auto$blifparse.cc:362:parse_blif$12888.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$13688_Y.in[0] (.names at (6,3))                        0.000     2.559
| (primitive '.names' combinational delay)                                                                                                                                                                                                                          0.218     2.777
$abc$14055$techmap$techmap13802$abc$12884$auto$blifparse.cc:362:parse_blif$12888.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$13688_Y.out[0] (.names at (6,3))                       0.000     2.777
| (intra 'clb' routing)                                                                                                                                                                                                                                             0.000     2.777
| (OPIN:40112 side: (TOP,) (6,3,0)0))                                                                                                                                                                                                                               0.000     2.777
| (CHANX:102745 L1 length:1 (6,3,0)-> (6,3,0))                                                                                                                                                                                                                      0.061     2.838
| (CHANY:109893 L4 length:3 (5,3,0)-> (5,1,0))                                                                                                                                                                                                                      0.119     2.957
| (IPIN:32490 side: (RIGHT,) (5,2,0)0))                                                                                                                                                                                                                             0.101     3.057
| (intra 'clb' routing)                                                                                                                                                                                                                                             0.085     3.143
$auto$memory_libmap.cc:2266:execute$12472[2].E[0] (dffre at (5,2))                                                                                                                                                                                                  0.000     3.143
data arrival time                                                                                                                                                                                                                                                             3.143

clock clock1 (rise edge)                                                                                                                                                                                                                                            2.500     2.500
clock source latency                                                                                                                                                                                                                                                0.000     2.500
clock1.inpad[0] (.input at (5,8))                                                                                                                                                                                                                                   0.000     2.500
| (intra 'io' routing)                                                                                                                                                                                                                                              0.894     3.394
| (inter-block routing:global net)                                                                                                                                                                                                                                  0.000     3.394
| (intra 'clb' routing)                                                                                                                                                                                                                                             0.000     3.394
$auto$memory_libmap.cc:2266:execute$12472[2].C[0] (dffre at (5,2))                                                                                                                                                                                                  0.000     3.394
clock uncertainty                                                                                                                                                                                                                                                   0.000     3.394
cell setup time                                                                                                                                                                                                                                                    -0.032     3.363
data required time                                                                                                                                                                                                                                                            3.363
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                            3.363
data arrival time                                                                                                                                                                                                                                                            -3.143
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                                                   0.220


#Path 41
Startpoint: rce_b.inpad[0] (.input at (6,8) clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$12472[4].E[0] (dffre at (5,2) clocked by clock1)
Path Type : setup

Point                                                                                                                                                                                                                                                                Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                                                                                                                0.000     0.000
input external delay                                                                                                                                                                                                                                                1.000     1.000
rce_b.inpad[0] (.input at (6,8))                                                                                                                                                                                                                                    0.000     1.000
| (intra 'io' routing)                                                                                                                                                                                                                                              0.894     1.894
| (OPIN:87160 side: (TOP,) (6,8,0)0))                                                                                                                                                                                                                               0.000     1.894
| (CHANX:106464 L4 length:4 (6,8,0)-> (9,8,0))                                                                                                                                                                                                                      0.119     2.013
| (CHANY:110773 L4 length:4 (6,8,0)-> (6,5,0))                                                                                                                                                                                                                      0.119     2.132
| (CHANX:103501 L1 length:1 (6,4,0)-> (6,4,0))                                                                                                                                                                                                                      0.061     2.193
| (CHANY:109815 L4 length:4 (5,4,0)-> (5,1,0))                                                                                                                                                                                                                      0.119     2.312
| (CHANX:102736 L1 length:1 (6,3,0)-> (6,3,0))                                                                                                                                                                                                                      0.061     2.373
| (IPIN:40135 side: (TOP,) (6,3,0)0))                                                                                                                                                                                                                               0.101     2.474
| (intra 'clb' routing)                                                                                                                                                                                                                                             0.085     2.559
$abc$14055$techmap$techmap13802$abc$12884$auto$blifparse.cc:362:parse_blif$12888.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$13688_Y.in[0] (.names at (6,3))                        0.000     2.559
| (primitive '.names' combinational delay)                                                                                                                                                                                                                          0.218     2.777
$abc$14055$techmap$techmap13802$abc$12884$auto$blifparse.cc:362:parse_blif$12888.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$13688_Y.out[0] (.names at (6,3))                       0.000     2.777
| (intra 'clb' routing)                                                                                                                                                                                                                                             0.000     2.777
| (OPIN:40112 side: (TOP,) (6,3,0)0))                                                                                                                                                                                                                               0.000     2.777
| (CHANX:102745 L1 length:1 (6,3,0)-> (6,3,0))                                                                                                                                                                                                                      0.061     2.838
| (CHANY:109893 L4 length:3 (5,3,0)-> (5,1,0))                                                                                                                                                                                                                      0.119     2.957
| (IPIN:32490 side: (RIGHT,) (5,2,0)0))                                                                                                                                                                                                                             0.101     3.057
| (intra 'clb' routing)                                                                                                                                                                                                                                             0.085     3.143
$auto$memory_libmap.cc:2266:execute$12472[4].E[0] (dffre at (5,2))                                                                                                                                                                                                  0.000     3.143
data arrival time                                                                                                                                                                                                                                                             3.143

clock clock1 (rise edge)                                                                                                                                                                                                                                            2.500     2.500
clock source latency                                                                                                                                                                                                                                                0.000     2.500
clock1.inpad[0] (.input at (5,8))                                                                                                                                                                                                                                   0.000     2.500
| (intra 'io' routing)                                                                                                                                                                                                                                              0.894     3.394
| (inter-block routing:global net)                                                                                                                                                                                                                                  0.000     3.394
| (intra 'clb' routing)                                                                                                                                                                                                                                             0.000     3.394
$auto$memory_libmap.cc:2266:execute$12472[4].C[0] (dffre at (5,2))                                                                                                                                                                                                  0.000     3.394
clock uncertainty                                                                                                                                                                                                                                                   0.000     3.394
cell setup time                                                                                                                                                                                                                                                    -0.032     3.363
data required time                                                                                                                                                                                                                                                            3.363
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                            3.363
data arrival time                                                                                                                                                                                                                                                            -3.143
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                                                   0.220


#Path 42
Startpoint: rce_b.inpad[0] (.input at (6,8) clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$12472[5].E[0] (dffre at (5,2) clocked by clock1)
Path Type : setup

Point                                                                                                                                                                                                                                                                Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                                                                                                                0.000     0.000
input external delay                                                                                                                                                                                                                                                1.000     1.000
rce_b.inpad[0] (.input at (6,8))                                                                                                                                                                                                                                    0.000     1.000
| (intra 'io' routing)                                                                                                                                                                                                                                              0.894     1.894
| (OPIN:87160 side: (TOP,) (6,8,0)0))                                                                                                                                                                                                                               0.000     1.894
| (CHANX:106464 L4 length:4 (6,8,0)-> (9,8,0))                                                                                                                                                                                                                      0.119     2.013
| (CHANY:110773 L4 length:4 (6,8,0)-> (6,5,0))                                                                                                                                                                                                                      0.119     2.132
| (CHANX:103501 L1 length:1 (6,4,0)-> (6,4,0))                                                                                                                                                                                                                      0.061     2.193
| (CHANY:109815 L4 length:4 (5,4,0)-> (5,1,0))                                                                                                                                                                                                                      0.119     2.312
| (CHANX:102736 L1 length:1 (6,3,0)-> (6,3,0))                                                                                                                                                                                                                      0.061     2.373
| (IPIN:40135 side: (TOP,) (6,3,0)0))                                                                                                                                                                                                                               0.101     2.474
| (intra 'clb' routing)                                                                                                                                                                                                                                             0.085     2.559
$abc$14055$techmap$techmap13802$abc$12884$auto$blifparse.cc:362:parse_blif$12888.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$13688_Y.in[0] (.names at (6,3))                        0.000     2.559
| (primitive '.names' combinational delay)                                                                                                                                                                                                                          0.218     2.777
$abc$14055$techmap$techmap13802$abc$12884$auto$blifparse.cc:362:parse_blif$12888.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$13688_Y.out[0] (.names at (6,3))                       0.000     2.777
| (intra 'clb' routing)                                                                                                                                                                                                                                             0.000     2.777
| (OPIN:40112 side: (TOP,) (6,3,0)0))                                                                                                                                                                                                                               0.000     2.777
| (CHANX:102745 L1 length:1 (6,3,0)-> (6,3,0))                                                                                                                                                                                                                      0.061     2.838
| (CHANY:109893 L4 length:3 (5,3,0)-> (5,1,0))                                                                                                                                                                                                                      0.119     2.957
| (IPIN:32490 side: (RIGHT,) (5,2,0)0))                                                                                                                                                                                                                             0.101     3.057
| (intra 'clb' routing)                                                                                                                                                                                                                                             0.085     3.143
$auto$memory_libmap.cc:2266:execute$12472[5].E[0] (dffre at (5,2))                                                                                                                                                                                                  0.000     3.143
data arrival time                                                                                                                                                                                                                                                             3.143

clock clock1 (rise edge)                                                                                                                                                                                                                                            2.500     2.500
clock source latency                                                                                                                                                                                                                                                0.000     2.500
clock1.inpad[0] (.input at (5,8))                                                                                                                                                                                                                                   0.000     2.500
| (intra 'io' routing)                                                                                                                                                                                                                                              0.894     3.394
| (inter-block routing:global net)                                                                                                                                                                                                                                  0.000     3.394
| (intra 'clb' routing)                                                                                                                                                                                                                                             0.000     3.394
$auto$memory_libmap.cc:2266:execute$12472[5].C[0] (dffre at (5,2))                                                                                                                                                                                                  0.000     3.394
clock uncertainty                                                                                                                                                                                                                                                   0.000     3.394
cell setup time                                                                                                                                                                                                                                                    -0.032     3.363
data required time                                                                                                                                                                                                                                                            3.363
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                            3.363
data arrival time                                                                                                                                                                                                                                                            -3.143
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                                                   0.220


#Path 43
Startpoint: rce_b.inpad[0] (.input at (6,8) clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$12472[6].E[0] (dffre at (5,2) clocked by clock1)
Path Type : setup

Point                                                                                                                                                                                                                                                                Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                                                                                                                0.000     0.000
input external delay                                                                                                                                                                                                                                                1.000     1.000
rce_b.inpad[0] (.input at (6,8))                                                                                                                                                                                                                                    0.000     1.000
| (intra 'io' routing)                                                                                                                                                                                                                                              0.894     1.894
| (OPIN:87160 side: (TOP,) (6,8,0)0))                                                                                                                                                                                                                               0.000     1.894
| (CHANX:106464 L4 length:4 (6,8,0)-> (9,8,0))                                                                                                                                                                                                                      0.119     2.013
| (CHANY:110773 L4 length:4 (6,8,0)-> (6,5,0))                                                                                                                                                                                                                      0.119     2.132
| (CHANX:103501 L1 length:1 (6,4,0)-> (6,4,0))                                                                                                                                                                                                                      0.061     2.193
| (CHANY:109815 L4 length:4 (5,4,0)-> (5,1,0))                                                                                                                                                                                                                      0.119     2.312
| (CHANX:102736 L1 length:1 (6,3,0)-> (6,3,0))                                                                                                                                                                                                                      0.061     2.373
| (IPIN:40135 side: (TOP,) (6,3,0)0))                                                                                                                                                                                                                               0.101     2.474
| (intra 'clb' routing)                                                                                                                                                                                                                                             0.085     2.559
$abc$14055$techmap$techmap13802$abc$12884$auto$blifparse.cc:362:parse_blif$12888.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$13688_Y.in[0] (.names at (6,3))                        0.000     2.559
| (primitive '.names' combinational delay)                                                                                                                                                                                                                          0.218     2.777
$abc$14055$techmap$techmap13802$abc$12884$auto$blifparse.cc:362:parse_blif$12888.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$13688_Y.out[0] (.names at (6,3))                       0.000     2.777
| (intra 'clb' routing)                                                                                                                                                                                                                                             0.000     2.777
| (OPIN:40112 side: (TOP,) (6,3,0)0))                                                                                                                                                                                                                               0.000     2.777
| (CHANX:102745 L1 length:1 (6,3,0)-> (6,3,0))                                                                                                                                                                                                                      0.061     2.838
| (CHANY:109893 L4 length:3 (5,3,0)-> (5,1,0))                                                                                                                                                                                                                      0.119     2.957
| (IPIN:32490 side: (RIGHT,) (5,2,0)0))                                                                                                                                                                                                                             0.101     3.057
| (intra 'clb' routing)                                                                                                                                                                                                                                             0.085     3.143
$auto$memory_libmap.cc:2266:execute$12472[6].E[0] (dffre at (5,2))                                                                                                                                                                                                  0.000     3.143
data arrival time                                                                                                                                                                                                                                                             3.143

clock clock1 (rise edge)                                                                                                                                                                                                                                            2.500     2.500
clock source latency                                                                                                                                                                                                                                                0.000     2.500
clock1.inpad[0] (.input at (5,8))                                                                                                                                                                                                                                   0.000     2.500
| (intra 'io' routing)                                                                                                                                                                                                                                              0.894     3.394
| (inter-block routing:global net)                                                                                                                                                                                                                                  0.000     3.394
| (intra 'clb' routing)                                                                                                                                                                                                                                             0.000     3.394
$auto$memory_libmap.cc:2266:execute$12472[6].C[0] (dffre at (5,2))                                                                                                                                                                                                  0.000     3.394
clock uncertainty                                                                                                                                                                                                                                                   0.000     3.394
cell setup time                                                                                                                                                                                                                                                    -0.032     3.363
data required time                                                                                                                                                                                                                                                            3.363
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                            3.363
data arrival time                                                                                                                                                                                                                                                            -3.143
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                                                   0.220


#Path 44
Startpoint: rce_b.inpad[0] (.input at (6,8) clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$12472[3].E[0] (dffre at (6,3) clocked by clock1)
Path Type : setup

Point                                                                                                                                                                                                                                                                Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                                                                                                                0.000     0.000
input external delay                                                                                                                                                                                                                                                1.000     1.000
rce_b.inpad[0] (.input at (6,8))                                                                                                                                                                                                                                    0.000     1.000
| (intra 'io' routing)                                                                                                                                                                                                                                              0.894     1.894
| (OPIN:87160 side: (TOP,) (6,8,0)0))                                                                                                                                                                                                                               0.000     1.894
| (CHANX:106464 L4 length:4 (6,8,0)-> (9,8,0))                                                                                                                                                                                                                      0.119     2.013
| (CHANY:110773 L4 length:4 (6,8,0)-> (6,5,0))                                                                                                                                                                                                                      0.119     2.132
| (CHANX:103501 L1 length:1 (6,4,0)-> (6,4,0))                                                                                                                                                                                                                      0.061     2.193
| (CHANY:109815 L4 length:4 (5,4,0)-> (5,1,0))                                                                                                                                                                                                                      0.119     2.312
| (CHANX:102736 L1 length:1 (6,3,0)-> (6,3,0))                                                                                                                                                                                                                      0.061     2.373
| (IPIN:40135 side: (TOP,) (6,3,0)0))                                                                                                                                                                                                                               0.101     2.474
| (intra 'clb' routing)                                                                                                                                                                                                                                             0.085     2.559
$abc$14055$techmap$techmap13802$abc$12884$auto$blifparse.cc:362:parse_blif$12888.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$13688_Y.in[0] (.names at (6,3))                        0.000     2.559
| (primitive '.names' combinational delay)                                                                                                                                                                                                                          0.218     2.777
$abc$14055$techmap$techmap13802$abc$12884$auto$blifparse.cc:362:parse_blif$12888.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$13688_Y.out[0] (.names at (6,3))                       0.000     2.777
| (intra 'clb' routing)                                                                                                                                                                                                                                             0.000     2.777
| (OPIN:40112 side: (TOP,) (6,3,0)0))                                                                                                                                                                                                                               0.000     2.777
| (CHANX:102776 L4 length:4 (6,3,0)-> (9,3,0))                                                                                                                                                                                                                      0.119     2.896
| (IPIN:40159 side: (TOP,) (6,3,0)0))                                                                                                                                                                                                                               0.101     2.997
| (intra 'clb' routing)                                                                                                                                                                                                                                             0.085     3.082
$auto$memory_libmap.cc:2266:execute$12472[3].E[0] (dffre at (6,3))                                                                                                                                                                                                  0.000     3.082
data arrival time                                                                                                                                                                                                                                                             3.082

clock clock1 (rise edge)                                                                                                                                                                                                                                            2.500     2.500
clock source latency                                                                                                                                                                                                                                                0.000     2.500
clock1.inpad[0] (.input at (5,8))                                                                                                                                                                                                                                   0.000     2.500
| (intra 'io' routing)                                                                                                                                                                                                                                              0.894     3.394
| (inter-block routing:global net)                                                                                                                                                                                                                                  0.000     3.394
| (intra 'clb' routing)                                                                                                                                                                                                                                             0.000     3.394
$auto$memory_libmap.cc:2266:execute$12472[3].C[0] (dffre at (6,3))                                                                                                                                                                                                  0.000     3.394
clock uncertainty                                                                                                                                                                                                                                                   0.000     3.394
cell setup time                                                                                                                                                                                                                                                    -0.032     3.363
data required time                                                                                                                                                                                                                                                            3.363
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                            3.363
data arrival time                                                                                                                                                                                                                                                            -3.082
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                                                   0.281


#Path 45
Startpoint: wd_a[1].inpad[0] (.input at (6,8) clocked by clock0)
Endpoint  : $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].WDATA_B1[1] (RS_TDP36K at (7,2) clocked by clock0)
Path Type : setup

Point                                                                                                            Incr      Path
-------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                            0.000     0.000
input external delay                                                                                            1.000     1.000
wd_a[1].inpad[0] (.input at (6,8))                                                                              0.000     1.000
| (intra 'io' routing)                                                                                          0.894     1.894
| (OPIN:87152 side: (TOP,) (6,8,0)0))                                                                           0.000     1.894
| (CHANX:106417 L1 length:1 (6,8,0)-> (6,8,0))                                                                  0.061     1.955
| (CHANY:110319 L4 length:2 (5,8,0)-> (5,7,0))                                                                  0.119     2.074
| (CHANX:104883 L1 length:1 (5,6,0)-> (5,6,0))                                                                  0.061     2.135
| (CHANY:109451 L4 length:4 (4,6,0)-> (4,3,0))                                                                  0.119     2.254
| (CHANX:101996 L4 length:4 (5,2,0)-> (8,2,0))                                                                  0.119     2.373
| (CHANX:102086 L1 length:1 (7,2,0)-> (7,2,0))                                                                  0.061     2.434
| (CHANY:111173 L1 length:1 (7,2,0)-> (7,2,0))                                                                  0.061     2.495
| (IPIN:33259 side: (RIGHT,) (7,2,0)0))                                                                         0.101     2.596
| (intra 'bram' routing)                                                                                        0.000     2.596
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].WDATA_B1[1] (RS_TDP36K at (7,2))                       0.000     2.596
data arrival time                                                                                                         2.596

clock clock0 (rise edge)                                                                                        2.500     2.500
clock source latency                                                                                            0.000     2.500
clock0.inpad[0] (.input at (6,8))                                                                               0.000     2.500
| (intra 'io' routing)                                                                                          0.894     3.394
| (inter-block routing:global net)                                                                              0.000     3.394
| (intra 'bram' routing)                                                                                        0.000     3.394
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_B1[0] (RS_TDP36K at (7,2))                         0.000     3.394
clock uncertainty                                                                                               0.000     3.394
cell setup time                                                                                                -0.241     3.154
data required time                                                                                                        3.154
-------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                        3.154
data arrival time                                                                                                        -2.596
-------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                               0.558


#Path 46
Startpoint: addr_a[2].inpad[0] (.input at (5,8) clocked by clock0)
Endpoint  : $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_B2[5] (RS_TDP36K at (7,2) clocked by clock0)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
input external delay                                                                                           1.000     1.000
addr_a[2].inpad[0] (.input at (5,8))                                                                           0.000     1.000
| (intra 'io' routing)                                                                                         0.894     1.894
| (OPIN:84276 side: (TOP,) (5,8,0)0))                                                                          0.000     1.894
| (CHANX:106361 L1 length:1 (5,8,0)-> (5,8,0))                                                                 0.061     1.955
| (CHANY:109709 L4 length:2 (4,8,0)-> (4,7,0))                                                                 0.119     2.074
| (CHANX:104942 L4 length:4 (5,6,0)-> (8,6,0))                                                                 0.119     2.193
| (CHANY:111885 L4 length:4 (8,6,0)-> (8,3,0))                                                                 0.119     2.312
| (CHANX:104357 L1 length:1 (8,5,0)-> (8,5,0))                                                                 0.061     2.373
| (CHANY:111193 L4 length:4 (7,5,0)-> (7,2,0))                                                                 0.119     2.492
| (IPIN:33377 side: (RIGHT,) (7,3,0)0))                                                                        0.101     2.593
| (intra 'bram' routing)                                                                                       0.000     2.593
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_B2[5] (RS_TDP36K at (7,2))                       0.000     2.593
data arrival time                                                                                                        2.593

clock clock0 (rise edge)                                                                                       2.500     2.500
clock source latency                                                                                           0.000     2.500
clock0.inpad[0] (.input at (6,8))                                                                              0.000     2.500
| (intra 'io' routing)                                                                                         0.894     3.394
| (inter-block routing:global net)                                                                             0.000     3.394
| (intra 'bram' routing)                                                                                       0.000     3.394
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_B2[0] (RS_TDP36K at (7,2))                        0.000     3.394
clock uncertainty                                                                                              0.000     3.394
cell setup time                                                                                               -0.134     3.261
data required time                                                                                                       3.261
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       3.261
data arrival time                                                                                                       -2.593
------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                              0.668


#Path 47
Startpoint: addr_a[2].inpad[0] (.input at (5,8) clocked by clock0)
Endpoint  : $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_B1[5] (RS_TDP36K at (7,2) clocked by clock0)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
input external delay                                                                                           1.000     1.000
addr_a[2].inpad[0] (.input at (5,8))                                                                           0.000     1.000
| (intra 'io' routing)                                                                                         0.894     1.894
| (OPIN:84276 side: (TOP,) (5,8,0)0))                                                                          0.000     1.894
| (CHANX:106361 L1 length:1 (5,8,0)-> (5,8,0))                                                                 0.061     1.955
| (CHANY:109709 L4 length:2 (4,8,0)-> (4,7,0))                                                                 0.119     2.074
| (CHANX:104942 L4 length:4 (5,6,0)-> (8,6,0))                                                                 0.119     2.193
| (CHANY:111885 L4 length:4 (8,6,0)-> (8,3,0))                                                                 0.119     2.312
| (CHANX:104357 L1 length:1 (8,5,0)-> (8,5,0))                                                                 0.061     2.373
| (CHANY:111193 L4 length:4 (7,5,0)-> (7,2,0))                                                                 0.119     2.492
| (IPIN:33377 side: (RIGHT,) (7,3,0)0))                                                                        0.101     2.593
| (intra 'bram' routing)                                                                                       0.000     2.593
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_B1[5] (RS_TDP36K at (7,2))                       0.000     2.593
data arrival time                                                                                                        2.593

clock clock0 (rise edge)                                                                                       2.500     2.500
clock source latency                                                                                           0.000     2.500
clock0.inpad[0] (.input at (6,8))                                                                              0.000     2.500
| (intra 'io' routing)                                                                                         0.894     3.394
| (inter-block routing:global net)                                                                             0.000     3.394
| (intra 'bram' routing)                                                                                       0.000     3.394
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_B1[0] (RS_TDP36K at (7,2))                        0.000     3.394
clock uncertainty                                                                                              0.000     3.394
cell setup time                                                                                               -0.130     3.264
data required time                                                                                                       3.264
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       3.264
data arrival time                                                                                                       -2.593
------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                              0.671


#Path 48
Startpoint: wd_a[2].inpad[0] (.input at (6,8) clocked by clock0)
Endpoint  : $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].WDATA_B1[2] (RS_TDP36K at (7,2) clocked by clock0)
Path Type : setup

Point                                                                                                            Incr      Path
-------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                            0.000     0.000
input external delay                                                                                            1.000     1.000
wd_a[2].inpad[0] (.input at (6,8))                                                                              0.000     1.000
| (intra 'io' routing)                                                                                          0.894     1.894
| (OPIN:87153 side: (TOP,) (6,8,0)0))                                                                           0.000     1.894
| (CHANX:106466 L4 length:4 (6,8,0)-> (9,8,0))                                                                  0.119     2.013
| (CHANY:111383 L4 length:4 (7,8,0)-> (7,5,0))                                                                  0.119     2.132
| (CHANX:103563 L1 length:1 (7,4,0)-> (7,4,0))                                                                  0.061     2.193
| (CHANY:110431 L4 length:4 (6,4,0)-> (6,1,0))                                                                  0.119     2.312
| (CHANX:102072 L1 length:1 (7,2,0)-> (7,2,0))                                                                  0.061     2.373
| (IPIN:33226 side: (TOP,) (7,2,0)0))                                                                           0.101     2.474
| (intra 'bram' routing)                                                                                        0.000     2.474
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].WDATA_B1[2] (RS_TDP36K at (7,2))                       0.000     2.474
data arrival time                                                                                                         2.474

clock clock0 (rise edge)                                                                                        2.500     2.500
clock source latency                                                                                            0.000     2.500
clock0.inpad[0] (.input at (6,8))                                                                               0.000     2.500
| (intra 'io' routing)                                                                                          0.894     3.394
| (inter-block routing:global net)                                                                              0.000     3.394
| (intra 'bram' routing)                                                                                        0.000     3.394
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_B1[0] (RS_TDP36K at (7,2))                         0.000     3.394
clock uncertainty                                                                                               0.000     3.394
cell setup time                                                                                                -0.241     3.154
data required time                                                                                                        3.154
-------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                        3.154
data arrival time                                                                                                        -2.474
-------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                               0.680


#Path 49
Startpoint: wd_a[4].inpad[0] (.input at (6,8) clocked by clock0)
Endpoint  : $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].WDATA_B1[4] (RS_TDP36K at (7,2) clocked by clock0)
Path Type : setup

Point                                                                                                            Incr      Path
-------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                            0.000     0.000
input external delay                                                                                            1.000     1.000
wd_a[4].inpad[0] (.input at (6,8))                                                                              0.000     1.000
| (intra 'io' routing)                                                                                          0.894     1.894
| (OPIN:87155 side: (TOP,) (6,8,0)0))                                                                           0.000     1.894
| (CHANX:106470 L4 length:4 (6,8,0)-> (9,8,0))                                                                  0.119     2.013
| (CHANY:111513 L4 length:2 (7,8,0)-> (7,7,0))                                                                  0.119     2.132
| (CHANX:105033 L1 length:1 (7,6,0)-> (7,6,0))                                                                  0.061     2.193
| (CHANY:110645 L4 length:4 (6,6,0)-> (6,3,0))                                                                  0.119     2.312
| (CHANX:102816 L1 length:1 (7,3,0)-> (7,3,0))                                                                  0.061     2.373
| (IPIN:33348 side: (TOP,) (7,3,0)0))                                                                           0.101     2.474
| (intra 'bram' routing)                                                                                        0.000     2.474
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].WDATA_B1[4] (RS_TDP36K at (7,2))                       0.000     2.474
data arrival time                                                                                                         2.474

clock clock0 (rise edge)                                                                                        2.500     2.500
clock source latency                                                                                            0.000     2.500
clock0.inpad[0] (.input at (6,8))                                                                               0.000     2.500
| (intra 'io' routing)                                                                                          0.894     3.394
| (inter-block routing:global net)                                                                              0.000     3.394
| (intra 'bram' routing)                                                                                        0.000     3.394
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_B1[0] (RS_TDP36K at (7,2))                         0.000     3.394
clock uncertainty                                                                                               0.000     3.394
cell setup time                                                                                                -0.241     3.154
data required time                                                                                                        3.154
-------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                        3.154
data arrival time                                                                                                        -2.474
-------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                               0.680


#Path 50
Startpoint: wd_a[5].inpad[0] (.input at (6,8) clocked by clock0)
Endpoint  : $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].WDATA_B1[5] (RS_TDP36K at (7,2) clocked by clock0)
Path Type : setup

Point                                                                                                            Incr      Path
-------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                            0.000     0.000
input external delay                                                                                            1.000     1.000
wd_a[5].inpad[0] (.input at (6,8))                                                                              0.000     1.000
| (intra 'io' routing)                                                                                          0.894     1.894
| (OPIN:87156 side: (TOP,) (6,8,0)0))                                                                           0.000     1.894
| (CHANX:106281 L4 length:4 (6,8,0)-> (3,8,0))                                                                  0.119     2.013
| (CHANY:110171 L4 length:4 (5,8,0)-> (5,5,0))                                                                  0.119     2.132
| (CHANX:103516 L4 length:4 (6,4,0)-> (9,4,0))                                                                  0.119     2.251
| (CHANY:111055 L4 length:4 (7,4,0)-> (7,1,0))                                                                  0.119     2.370
| (IPIN:33372 side: (RIGHT,) (7,3,0)0))                                                                         0.101     2.471
| (intra 'bram' routing)                                                                                        0.000     2.471
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].WDATA_B1[5] (RS_TDP36K at (7,2))                       0.000     2.471
data arrival time                                                                                                         2.471

clock clock0 (rise edge)                                                                                        2.500     2.500
clock source latency                                                                                            0.000     2.500
clock0.inpad[0] (.input at (6,8))                                                                               0.000     2.500
| (intra 'io' routing)                                                                                          0.894     3.394
| (inter-block routing:global net)                                                                              0.000     3.394
| (intra 'bram' routing)                                                                                        0.000     3.394
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_B1[0] (RS_TDP36K at (7,2))                         0.000     3.394
clock uncertainty                                                                                               0.000     3.394
cell setup time                                                                                                -0.241     3.154
data required time                                                                                                        3.154
-------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                        3.154
data arrival time                                                                                                        -2.471
-------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                               0.683


#Path 51
Startpoint: wd_a[0].inpad[0] (.input at (5,8) clocked by clock0)
Endpoint  : $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].WDATA_B1[0] (RS_TDP36K at (7,2) clocked by clock0)
Path Type : setup

Point                                                                                                            Incr      Path
-------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                            0.000     0.000
input external delay                                                                                            1.000     1.000
wd_a[0].inpad[0] (.input at (5,8))                                                                              0.000     1.000
| (intra 'io' routing)                                                                                          0.894     1.894
| (OPIN:84335 side: (RIGHT,) (5,8,0)0))                                                                         0.000     1.894
| (CHANY:110365 L4 length:1 (5,8,0)-> (5,8,0))                                                                  0.119     2.013
| (CHANX:105726 L4 length:4 (6,7,0)-> (9,7,0))                                                                  0.119     2.132
| (CHANY:111325 L4 length:4 (7,7,0)-> (7,4,0))                                                                  0.119     2.251
| (CHANY:111063 L4 length:4 (7,4,0)-> (7,1,0))                                                                  0.119     2.370
| (IPIN:33251 side: (RIGHT,) (7,2,0)0))                                                                         0.101     2.471
| (intra 'bram' routing)                                                                                        0.000     2.471
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].WDATA_B1[0] (RS_TDP36K at (7,2))                       0.000     2.471
data arrival time                                                                                                         2.471

clock clock0 (rise edge)                                                                                        2.500     2.500
clock source latency                                                                                            0.000     2.500
clock0.inpad[0] (.input at (6,8))                                                                               0.000     2.500
| (intra 'io' routing)                                                                                          0.894     3.394
| (inter-block routing:global net)                                                                              0.000     3.394
| (intra 'bram' routing)                                                                                        0.000     3.394
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_B1[0] (RS_TDP36K at (7,2))                         0.000     3.394
clock uncertainty                                                                                               0.000     3.394
cell setup time                                                                                                -0.241     3.154
data required time                                                                                                        3.154
-------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                        3.154
data arrival time                                                                                                        -2.471
-------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                               0.683


#Path 52
Startpoint: wd_b[7].inpad[0] (.input at (1,5) clocked by clock0)
Endpoint  : $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].WDATA_A1[7] (RS_TDP36K at (7,2) clocked by clock1)
Path Type : setup

Point                                                                                                            Incr      Path
-------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                            0.000     0.000
input external delay                                                                                            1.000     1.000
wd_b[7].inpad[0] (.input at (1,5))                                                                              0.000     1.000
| (intra 'io' routing)                                                                                          0.894     1.894
| (OPIN:51507 side: (TOP,) (1,5,0)0))                                                                           0.000     1.894
| (CHANX:103894 L4 length:1 (1,5,0)-> (1,5,0))                                                                  0.119     2.013
| (CHANY:107551 L4 length:4 (1,5,0)-> (1,2,0))                                                                  0.119     2.132
| (CHANX:102524 L4 length:4 (2,3,0)-> (5,3,0))                                                                  0.119     2.251
| (CHANX:102646 L4 length:4 (4,3,0)-> (7,3,0))                                                                  0.119     2.370
| (CHANY:111045 L4 length:3 (7,3,0)-> (7,1,0))                                                                  0.119     2.489
| (IPIN:33383 side: (RIGHT,) (7,3,0)0))                                                                         0.101     2.590
| (intra 'bram' routing)                                                                                        0.000     2.590
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].WDATA_A1[7] (RS_TDP36K at (7,2))                       0.000     2.590
data arrival time                                                                                                         2.590

clock clock1 (rise edge)                                                                                        2.500     2.500
clock source latency                                                                                            0.000     2.500
clock1.inpad[0] (.input at (5,8))                                                                               0.000     2.500
| (intra 'io' routing)                                                                                          0.894     3.394
| (inter-block routing:global net)                                                                              0.000     3.394
| (intra 'bram' routing)                                                                                        0.000     3.394
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_A1[0] (RS_TDP36K at (7,2))                         0.000     3.394
clock uncertainty                                                                                               0.000     3.394
cell setup time                                                                                                -0.099     3.296
data required time                                                                                                        3.296
-------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                        3.296
data arrival time                                                                                                        -2.590
-------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                               0.706


#Path 53
Startpoint: addr_b[1].inpad[0] (.input at (6,8) clocked by clock0)
Endpoint  : $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_A1[4] (RS_TDP36K at (7,2) clocked by clock1)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
input external delay                                                                                           1.000     1.000
addr_b[1].inpad[0] (.input at (6,8))                                                                           0.000     1.000
| (intra 'io' routing)                                                                                         0.894     1.894
| (OPIN:87162 side: (TOP,) (6,8,0)0))                                                                          0.000     1.894
| (CHANX:106468 L4 length:4 (6,8,0)-> (9,8,0))                                                                 0.119     2.013
| (CHANY:111993 L4 length:4 (8,8,0)-> (8,5,0))                                                                 0.119     2.132
| (CHANX:103625 L1 length:1 (8,4,0)-> (8,4,0))                                                                 0.061     2.193
| (CHANY:111047 L4 length:4 (7,4,0)-> (7,1,0))                                                                 0.119     2.312
| (CHANX:102813 L1 length:1 (7,3,0)-> (7,3,0))                                                                 0.061     2.373
| (IPIN:33346 side: (TOP,) (7,3,0)0))                                                                          0.101     2.474
| (intra 'bram' routing)                                                                                       0.000     2.474
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_A1[4] (RS_TDP36K at (7,2))                       0.000     2.474
data arrival time                                                                                                        2.474

clock clock1 (rise edge)                                                                                       2.500     2.500
clock source latency                                                                                           0.000     2.500
clock1.inpad[0] (.input at (5,8))                                                                              0.000     2.500
| (intra 'io' routing)                                                                                         0.894     3.394
| (inter-block routing:global net)                                                                             0.000     3.394
| (intra 'bram' routing)                                                                                       0.000     3.394
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_A1[0] (RS_TDP36K at (7,2))                        0.000     3.394
clock uncertainty                                                                                              0.000     3.394
cell setup time                                                                                               -0.212     3.182
data required time                                                                                                       3.182
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       3.182
data arrival time                                                                                                       -2.474
------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                              0.709


#Path 54
Startpoint: addr_b[0].inpad[0] (.input at (6,8) clocked by clock0)
Endpoint  : $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_A1[3] (RS_TDP36K at (7,2) clocked by clock1)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
input external delay                                                                                           1.000     1.000
addr_b[0].inpad[0] (.input at (6,8))                                                                           0.000     1.000
| (intra 'io' routing)                                                                                         0.894     1.894
| (OPIN:87161 side: (TOP,) (6,8,0)0))                                                                          0.000     1.894
| (CHANX:106435 L1 length:1 (6,8,0)-> (6,8,0))                                                                 0.061     1.955
| (CHANY:110251 L4 length:3 (5,8,0)-> (5,6,0))                                                                 0.119     2.074
| (CHANX:104899 L1 length:1 (5,6,0)-> (5,6,0))                                                                 0.061     2.135
| (CHANY:109435 L4 length:4 (4,6,0)-> (4,3,0))                                                                 0.119     2.254
| (CHANX:101980 L4 length:4 (5,2,0)-> (8,2,0))                                                                 0.119     2.373
| (IPIN:33240 side: (TOP,) (7,2,0)0))                                                                          0.101     2.474
| (intra 'bram' routing)                                                                                       0.000     2.474
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_A1[3] (RS_TDP36K at (7,2))                       0.000     2.474
data arrival time                                                                                                        2.474

clock clock1 (rise edge)                                                                                       2.500     2.500
clock source latency                                                                                           0.000     2.500
clock1.inpad[0] (.input at (5,8))                                                                              0.000     2.500
| (intra 'io' routing)                                                                                         0.894     3.394
| (inter-block routing:global net)                                                                             0.000     3.394
| (intra 'bram' routing)                                                                                       0.000     3.394
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_A1[0] (RS_TDP36K at (7,2))                        0.000     3.394
clock uncertainty                                                                                              0.000     3.394
cell setup time                                                                                               -0.212     3.182
data required time                                                                                                       3.182
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       3.182
data arrival time                                                                                                       -2.474
------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                              0.709


#Path 55
Startpoint: addr_b[2].inpad[0] (.input at (6,8) clocked by clock0)
Endpoint  : $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_A1[5] (RS_TDP36K at (7,2) clocked by clock1)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
input external delay                                                                                           1.000     1.000
addr_b[2].inpad[0] (.input at (6,8))                                                                           0.000     1.000
| (intra 'io' routing)                                                                                         0.894     1.894
| (OPIN:87163 side: (TOP,) (6,8,0)0))                                                                          0.000     1.894
| (CHANX:106279 L4 length:4 (6,8,0)-> (3,8,0))                                                                 0.119     2.013
| (CHANY:110233 L4 length:3 (5,8,0)-> (5,6,0))                                                                 0.119     2.132
| (CHANX:104250 L4 length:4 (6,5,0)-> (9,5,0))                                                                 0.119     2.251
| (CHANY:111185 L4 length:4 (7,5,0)-> (7,2,0))                                                                 0.119     2.370
| (IPIN:33369 side: (RIGHT,) (7,3,0)0))                                                                        0.101     2.471
| (intra 'bram' routing)                                                                                       0.000     2.471
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_A1[5] (RS_TDP36K at (7,2))                       0.000     2.471
data arrival time                                                                                                        2.471

clock clock1 (rise edge)                                                                                       2.500     2.500
clock source latency                                                                                           0.000     2.500
clock1.inpad[0] (.input at (5,8))                                                                              0.000     2.500
| (intra 'io' routing)                                                                                         0.894     3.394
| (inter-block routing:global net)                                                                             0.000     3.394
| (intra 'bram' routing)                                                                                       0.000     3.394
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_A1[0] (RS_TDP36K at (7,2))                        0.000     3.394
clock uncertainty                                                                                              0.000     3.394
cell setup time                                                                                               -0.212     3.182
data required time                                                                                                       3.182
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       3.182
data arrival time                                                                                                       -2.471
------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                              0.712


#Path 56
Startpoint: addr_a[9].inpad[0] (.input at (5,8) clocked by clock0)
Endpoint  : $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_B2[12] (RS_TDP36K at (7,2) clocked by clock0)
Path Type : setup

Point                                                                                                            Incr      Path
-------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                            0.000     0.000
input external delay                                                                                            1.000     1.000
addr_a[9].inpad[0] (.input at (5,8))                                                                            0.000     1.000
| (intra 'io' routing)                                                                                          0.894     1.894
| (OPIN:84283 side: (TOP,) (5,8,0)0))                                                                           0.000     1.894
| (CHANX:106215 L4 length:4 (5,8,0)-> (2,8,0))                                                                  0.119     2.013
| (CHANY:109625 L4 length:3 (4,8,0)-> (4,6,0))                                                                  0.119     2.132
| (CHANX:104186 L4 length:4 (5,5,0)-> (8,5,0))                                                                  0.119     2.251
| (CHANY:111187 L4 length:4 (7,5,0)-> (7,2,0))                                                                  0.119     2.370
| (CHANX:103543 L1 length:1 (7,4,0)-> (7,4,0))                                                                  0.061     2.431
| (IPIN:33417 side: (TOP,) (7,4,0)0))                                                                           0.101     2.532
| (intra 'bram' routing)                                                                                        0.000     2.532
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_B2[12] (RS_TDP36K at (7,2))                       0.000     2.532
data arrival time                                                                                                         2.532

clock clock0 (rise edge)                                                                                        2.500     2.500
clock source latency                                                                                            0.000     2.500
clock0.inpad[0] (.input at (6,8))                                                                               0.000     2.500
| (intra 'io' routing)                                                                                          0.894     3.394
| (inter-block routing:global net)                                                                              0.000     3.394
| (intra 'bram' routing)                                                                                        0.000     3.394
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_B2[0] (RS_TDP36K at (7,2))                         0.000     3.394
clock uncertainty                                                                                               0.000     3.394
cell setup time                                                                                                -0.134     3.261
data required time                                                                                                        3.261
-------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                        3.261
data arrival time                                                                                                        -2.532
-------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                               0.729


#Path 57
Startpoint: wd_a[3].inpad[0] (.input at (6,8) clocked by clock0)
Endpoint  : $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].WDATA_B1[3] (RS_TDP36K at (7,2) clocked by clock0)
Path Type : setup

Point                                                                                                            Incr      Path
-------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                            0.000     0.000
input external delay                                                                                            1.000     1.000
wd_a[3].inpad[0] (.input at (6,8))                                                                              0.000     1.000
| (intra 'io' routing)                                                                                          0.894     1.894
| (OPIN:87154 side: (TOP,) (6,8,0)0))                                                                           0.000     1.894
| (CHANX:106421 L1 length:1 (6,8,0)-> (6,8,0))                                                                  0.061     1.955
| (CHANY:110191 L4 length:4 (5,8,0)-> (5,5,0))                                                                  0.119     2.074
| (CHANX:103472 L1 length:1 (6,4,0)-> (6,4,0))                                                                  0.061     2.135
| (CHANY:110543 L4 length:4 (6,4,0)-> (6,1,0))                                                                  0.119     2.254
| (CHANX:102092 L1 length:1 (7,2,0)-> (7,2,0))                                                                  0.061     2.315
| (IPIN:33236 side: (TOP,) (7,2,0)0))                                                                           0.101     2.416
| (intra 'bram' routing)                                                                                        0.000     2.416
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].WDATA_B1[3] (RS_TDP36K at (7,2))                       0.000     2.416
data arrival time                                                                                                         2.416

clock clock0 (rise edge)                                                                                        2.500     2.500
clock source latency                                                                                            0.000     2.500
clock0.inpad[0] (.input at (6,8))                                                                               0.000     2.500
| (intra 'io' routing)                                                                                          0.894     3.394
| (inter-block routing:global net)                                                                              0.000     3.394
| (intra 'bram' routing)                                                                                        0.000     3.394
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_B1[0] (RS_TDP36K at (7,2))                         0.000     3.394
clock uncertainty                                                                                               0.000     3.394
cell setup time                                                                                                -0.241     3.154
data required time                                                                                                        3.154
-------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                        3.154
data arrival time                                                                                                        -2.416
-------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                               0.738


#Path 58
Startpoint: wd_a[6].inpad[0] (.input at (6,8) clocked by clock0)
Endpoint  : $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].WDATA_B1[6] (RS_TDP36K at (7,2) clocked by clock0)
Path Type : setup

Point                                                                                                            Incr      Path
-------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                            0.000     0.000
input external delay                                                                                            1.000     1.000
wd_a[6].inpad[0] (.input at (6,8))                                                                              0.000     1.000
| (intra 'io' routing)                                                                                          0.894     1.894
| (OPIN:87157 side: (TOP,) (6,8,0)0))                                                                           0.000     1.894
| (CHANX:106474 L4 length:4 (6,8,0)-> (9,8,0))                                                                  0.119     2.013
| (CHANY:111389 L4 length:4 (7,8,0)-> (7,5,0))                                                                  0.119     2.132
| (CHANY:111255 L4 length:4 (7,6,0)-> (7,3,0))                                                                  0.119     2.251
| (CHANX:102823 L1 length:1 (7,3,0)-> (7,3,0))                                                                  0.061     2.312
| (IPIN:33351 side: (TOP,) (7,3,0)0))                                                                           0.101     2.413
| (intra 'bram' routing)                                                                                        0.000     2.413
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].WDATA_B1[6] (RS_TDP36K at (7,2))                       0.000     2.413
data arrival time                                                                                                         2.413

clock clock0 (rise edge)                                                                                        2.500     2.500
clock source latency                                                                                            0.000     2.500
clock0.inpad[0] (.input at (6,8))                                                                               0.000     2.500
| (intra 'io' routing)                                                                                          0.894     3.394
| (inter-block routing:global net)                                                                              0.000     3.394
| (intra 'bram' routing)                                                                                        0.000     3.394
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_B1[0] (RS_TDP36K at (7,2))                         0.000     3.394
clock uncertainty                                                                                               0.000     3.394
cell setup time                                                                                                -0.241     3.154
data required time                                                                                                        3.154
-------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                        3.154
data arrival time                                                                                                        -2.413
-------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                               0.741


#Path 59
Startpoint: wd_a[7].inpad[0] (.input at (6,8) clocked by clock0)
Endpoint  : $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].WDATA_B1[7] (RS_TDP36K at (7,2) clocked by clock0)
Path Type : setup

Point                                                                                                            Incr      Path
-------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                            0.000     0.000
input external delay                                                                                            1.000     1.000
wd_a[7].inpad[0] (.input at (6,8))                                                                              0.000     1.000
| (intra 'io' routing)                                                                                          0.894     1.894
| (OPIN:87158 side: (TOP,) (6,8,0)0))                                                                           0.000     1.894
| (CHANX:106476 L4 length:4 (6,8,0)-> (9,8,0))                                                                  0.119     2.013
| (CHANY:111999 L4 length:4 (8,8,0)-> (8,5,0))                                                                  0.119     2.132
| (CHANX:103619 L1 length:1 (8,4,0)-> (8,4,0))                                                                  0.061     2.193
| (CHANY:111071 L4 length:4 (7,4,0)-> (7,1,0))                                                                  0.119     2.312
| (IPIN:33380 side: (RIGHT,) (7,3,0)0))                                                                         0.101     2.413
| (intra 'bram' routing)                                                                                        0.000     2.413
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].WDATA_B1[7] (RS_TDP36K at (7,2))                       0.000     2.413
data arrival time                                                                                                         2.413

clock clock0 (rise edge)                                                                                        2.500     2.500
clock source latency                                                                                            0.000     2.500
clock0.inpad[0] (.input at (6,8))                                                                               0.000     2.500
| (intra 'io' routing)                                                                                          0.894     3.394
| (inter-block routing:global net)                                                                              0.000     3.394
| (intra 'bram' routing)                                                                                        0.000     3.394
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_B1[0] (RS_TDP36K at (7,2))                         0.000     3.394
clock uncertainty                                                                                               0.000     3.394
cell setup time                                                                                                -0.241     3.154
data required time                                                                                                        3.154
-------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                        3.154
data arrival time                                                                                                        -2.413
-------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                               0.741


#Path 60
Startpoint: wd_b[5].inpad[0] (.input at (1,4) clocked by clock0)
Endpoint  : $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].WDATA_A1[5] (RS_TDP36K at (7,2) clocked by clock1)
Path Type : setup

Point                                                                                                            Incr      Path
-------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                            0.000     0.000
input external delay                                                                                            1.000     1.000
wd_b[5].inpad[0] (.input at (1,4))                                                                              0.000     1.000
| (intra 'io' routing)                                                                                          0.894     1.894
| (OPIN:44836 side: (TOP,) (1,4,0)0))                                                                           0.000     1.894
| (CHANX:103132 L4 length:2 (1,4,0)-> (2,4,0))                                                                  0.119     2.013
| (CHANX:103250 L4 length:4 (2,4,0)-> (5,4,0))                                                                  0.119     2.132
| (CHANY:109530 L1 length:1 (4,5,0)-> (4,5,0))                                                                  0.061     2.193
| (CHANX:104194 L4 length:4 (5,5,0)-> (8,5,0))                                                                  0.119     2.312
| (CHANY:111211 L4 length:4 (7,5,0)-> (7,2,0))                                                                  0.119     2.431
| (IPIN:33373 side: (RIGHT,) (7,3,0)0))                                                                         0.101     2.532
| (intra 'bram' routing)                                                                                        0.000     2.532
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].WDATA_A1[5] (RS_TDP36K at (7,2))                       0.000     2.532
data arrival time                                                                                                         2.532

clock clock1 (rise edge)                                                                                        2.500     2.500
clock source latency                                                                                            0.000     2.500
clock1.inpad[0] (.input at (5,8))                                                                               0.000     2.500
| (intra 'io' routing)                                                                                          0.894     3.394
| (inter-block routing:global net)                                                                              0.000     3.394
| (intra 'bram' routing)                                                                                        0.000     3.394
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_A1[0] (RS_TDP36K at (7,2))                         0.000     3.394
clock uncertainty                                                                                               0.000     3.394
cell setup time                                                                                                -0.099     3.296
data required time                                                                                                        3.296
-------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                        3.296
data arrival time                                                                                                        -2.532
-------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                               0.764


#Path 61
Startpoint: addr_b[9].inpad[0] (.input at (8,8) clocked by clock0)
Endpoint  : $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_A1[12] (RS_TDP36K at (7,2) clocked by clock1)
Path Type : setup

Point                                                                                                            Incr      Path
-------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                            0.000     0.000
input external delay                                                                                            1.000     1.000
addr_b[9].inpad[0] (.input at (8,8))                                                                            0.000     1.000
| (intra 'io' routing)                                                                                          0.894     1.894
| (OPIN:92914 side: (TOP,) (8,8,0)0))                                                                           0.000     1.894
| (CHANX:106549 L1 length:1 (8,8,0)-> (8,8,0))                                                                  0.061     1.955
| (CHANY:111407 L4 length:4 (7,8,0)-> (7,5,0))                                                                  0.119     2.074
| (CHANX:105037 L1 length:1 (7,6,0)-> (7,6,0))                                                                  0.061     2.135
| (CHANY:110641 L4 length:4 (6,6,0)-> (6,3,0))                                                                  0.119     2.254
| (CHANX:102804 L1 length:1 (7,3,0)-> (7,3,0))                                                                  0.061     2.315
| (IPIN:33342 side: (TOP,) (7,3,0)0))                                                                           0.101     2.416
| (intra 'bram' routing)                                                                                        0.000     2.416
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_A1[12] (RS_TDP36K at (7,2))                       0.000     2.416
data arrival time                                                                                                         2.416

clock clock1 (rise edge)                                                                                        2.500     2.500
clock source latency                                                                                            0.000     2.500
clock1.inpad[0] (.input at (5,8))                                                                               0.000     2.500
| (intra 'io' routing)                                                                                          0.894     3.394
| (inter-block routing:global net)                                                                              0.000     3.394
| (intra 'bram' routing)                                                                                        0.000     3.394
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_A1[0] (RS_TDP36K at (7,2))                         0.000     3.394
clock uncertainty                                                                                               0.000     3.394
cell setup time                                                                                                -0.212     3.182
data required time                                                                                                        3.182
-------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                        3.182
data arrival time                                                                                                        -2.416
-------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                               0.767


#Path 62
Startpoint: addr_b[6].inpad[0] (.input at (6,8) clocked by clock0)
Endpoint  : $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_A1[9] (RS_TDP36K at (7,2) clocked by clock1)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
input external delay                                                                                           1.000     1.000
addr_b[6].inpad[0] (.input at (6,8))                                                                           0.000     1.000
| (intra 'io' routing)                                                                                         0.894     1.894
| (OPIN:87215 side: (RIGHT,) (6,8,0)0))                                                                        0.000     1.894
| (CHANY:110981 L4 length:1 (6,8,0)-> (6,8,0))                                                                 0.119     2.013
| (CHANX:105693 L1 length:1 (6,7,0)-> (6,7,0))                                                                 0.061     2.074
| (CHANY:110113 L4 length:4 (5,7,0)-> (5,4,0))                                                                 0.119     2.193
| (CHANX:103524 L4 length:4 (6,4,0)-> (9,4,0))                                                                 0.119     2.312
| (IPIN:33431 side: (TOP,) (7,4,0)0))                                                                          0.101     2.413
| (intra 'bram' routing)                                                                                       0.000     2.413
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_A1[9] (RS_TDP36K at (7,2))                       0.000     2.413
data arrival time                                                                                                        2.413

clock clock1 (rise edge)                                                                                       2.500     2.500
clock source latency                                                                                           0.000     2.500
clock1.inpad[0] (.input at (5,8))                                                                              0.000     2.500
| (intra 'io' routing)                                                                                         0.894     3.394
| (inter-block routing:global net)                                                                             0.000     3.394
| (intra 'bram' routing)                                                                                       0.000     3.394
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_A1[0] (RS_TDP36K at (7,2))                        0.000     3.394
clock uncertainty                                                                                              0.000     3.394
cell setup time                                                                                               -0.212     3.182
data required time                                                                                                       3.182
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       3.182
data arrival time                                                                                                       -2.413
------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                              0.770


#Path 63
Startpoint: addr_b[7].inpad[0] (.input at (8,8) clocked by clock0)
Endpoint  : $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_A1[10] (RS_TDP36K at (7,2) clocked by clock1)
Path Type : setup

Point                                                                                                            Incr      Path
-------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                            0.000     0.000
input external delay                                                                                            1.000     1.000
addr_b[7].inpad[0] (.input at (8,8))                                                                            0.000     1.000
| (intra 'io' routing)                                                                                          0.894     1.894
| (OPIN:92912 side: (TOP,) (8,8,0)0))                                                                           0.000     1.894
| (CHANX:106592 L4 length:3 (8,8,0)-> (10,8,0))                                                                 0.119     2.013
| (CHANY:111989 L4 length:4 (8,8,0)-> (8,5,0))                                                                  0.119     2.132
| (CHANY:111969 L1 length:1 (8,5,0)-> (8,5,0))                                                                  0.061     2.193
| (CHANX:103457 L4 length:4 (8,4,0)-> (5,4,0))                                                                  0.119     2.312
| (IPIN:33415 side: (TOP,) (7,4,0)0))                                                                           0.101     2.413
| (intra 'bram' routing)                                                                                        0.000     2.413
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_A1[10] (RS_TDP36K at (7,2))                       0.000     2.413
data arrival time                                                                                                         2.413

clock clock1 (rise edge)                                                                                        2.500     2.500
clock source latency                                                                                            0.000     2.500
clock1.inpad[0] (.input at (5,8))                                                                               0.000     2.500
| (intra 'io' routing)                                                                                          0.894     3.394
| (inter-block routing:global net)                                                                              0.000     3.394
| (intra 'bram' routing)                                                                                        0.000     3.394
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_A1[0] (RS_TDP36K at (7,2))                         0.000     3.394
clock uncertainty                                                                                               0.000     3.394
cell setup time                                                                                                -0.212     3.182
data required time                                                                                                        3.182
-------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                        3.182
data arrival time                                                                                                        -2.413
-------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                               0.770


#Path 64
Startpoint: addr_b[10].inpad[0] (.input at (8,8) clocked by clock0)
Endpoint  : $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_A1[13] (RS_TDP36K at (7,2) clocked by clock1)
Path Type : setup

Point                                                                                                            Incr      Path
-------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                            0.000     0.000
input external delay                                                                                            1.000     1.000
addr_b[10].inpad[0] (.input at (8,8))                                                                           0.000     1.000
| (intra 'io' routing)                                                                                          0.894     1.894
| (OPIN:92915 side: (TOP,) (8,8,0)0))                                                                           0.000     1.894
| (CHANX:106598 L4 length:3 (8,8,0)-> (10,8,0))                                                                 0.119     2.013
| (CHANY:112057 L4 length:3 (8,8,0)-> (8,6,0))                                                                  0.119     2.132
| (CHANX:104361 L1 length:1 (8,5,0)-> (8,5,0))                                                                  0.061     2.193
| (CHANY:111189 L4 length:4 (7,5,0)-> (7,2,0))                                                                  0.119     2.312
| (IPIN:33385 side: (RIGHT,) (7,3,0)0))                                                                         0.101     2.413
| (intra 'bram' routing)                                                                                        0.000     2.413
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_A1[13] (RS_TDP36K at (7,2))                       0.000     2.413
data arrival time                                                                                                         2.413

clock clock1 (rise edge)                                                                                        2.500     2.500
clock source latency                                                                                            0.000     2.500
clock1.inpad[0] (.input at (5,8))                                                                               0.000     2.500
| (intra 'io' routing)                                                                                          0.894     3.394
| (inter-block routing:global net)                                                                              0.000     3.394
| (intra 'bram' routing)                                                                                        0.000     3.394
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_A1[0] (RS_TDP36K at (7,2))                         0.000     3.394
clock uncertainty                                                                                               0.000     3.394
cell setup time                                                                                                -0.212     3.182
data required time                                                                                                        3.182
-------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                        3.182
data arrival time                                                                                                        -2.413
-------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                               0.770


#Path 65
Startpoint: addr_a[0].inpad[0] (.input at (5,8) clocked by clock0)
Endpoint  : $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_B2[3] (RS_TDP36K at (7,2) clocked by clock0)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
input external delay                                                                                           1.000     1.000
addr_a[0].inpad[0] (.input at (5,8))                                                                           0.000     1.000
| (intra 'io' routing)                                                                                         0.894     1.894
| (OPIN:84274 side: (TOP,) (5,8,0)0))                                                                          0.000     1.894
| (CHANX:106357 L1 length:1 (5,8,0)-> (5,8,0))                                                                 0.061     1.955
| (CHANY:109583 L4 length:4 (4,8,0)-> (4,5,0))                                                                 0.119     2.074
| (CHANX:104845 L1 length:1 (4,6,0)-> (4,6,0))                                                                 0.061     2.135
| (CHANY:108817 L4 length:4 (3,6,0)-> (3,3,0))                                                                 0.119     2.254
| (CHANX:101906 L4 length:4 (4,2,0)-> (7,2,0))                                                                 0.119     2.373
| (IPIN:33237 side: (TOP,) (7,2,0)0))                                                                          0.101     2.474
| (intra 'bram' routing)                                                                                       0.000     2.474
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_B2[3] (RS_TDP36K at (7,2))                       0.000     2.474
data arrival time                                                                                                        2.474

clock clock0 (rise edge)                                                                                       2.500     2.500
clock source latency                                                                                           0.000     2.500
clock0.inpad[0] (.input at (6,8))                                                                              0.000     2.500
| (intra 'io' routing)                                                                                         0.894     3.394
| (inter-block routing:global net)                                                                             0.000     3.394
| (intra 'bram' routing)                                                                                       0.000     3.394
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_B2[0] (RS_TDP36K at (7,2))                        0.000     3.394
clock uncertainty                                                                                              0.000     3.394
cell setup time                                                                                               -0.134     3.261
data required time                                                                                                       3.261
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       3.261
data arrival time                                                                                                       -2.474
------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                              0.787


#Path 66
Startpoint: addr_a[5].inpad[0] (.input at (5,8) clocked by clock0)
Endpoint  : $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_B2[8] (RS_TDP36K at (7,2) clocked by clock0)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
input external delay                                                                                           1.000     1.000
addr_a[5].inpad[0] (.input at (5,8))                                                                           0.000     1.000
| (intra 'io' routing)                                                                                         0.894     1.894
| (OPIN:84279 side: (TOP,) (5,8,0)0))                                                                          0.000     1.894
| (CHANX:106398 L4 length:4 (5,8,0)-> (8,8,0))                                                                 0.119     2.013
| (CHANY:110227 L4 length:3 (5,8,0)-> (5,6,0))                                                                 0.119     2.132
| (CHANX:104175 L1 length:1 (5,5,0)-> (5,5,0))                                                                 0.061     2.193
| (CHANY:109551 L1 length:1 (4,5,0)-> (4,5,0))                                                                 0.061     2.254
| (CHANX:103440 L4 length:4 (5,4,0)-> (8,4,0))                                                                 0.119     2.373
| (IPIN:33416 side: (TOP,) (7,4,0)0))                                                                          0.101     2.474
| (intra 'bram' routing)                                                                                       0.000     2.474
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_B2[8] (RS_TDP36K at (7,2))                       0.000     2.474
data arrival time                                                                                                        2.474

clock clock0 (rise edge)                                                                                       2.500     2.500
clock source latency                                                                                           0.000     2.500
clock0.inpad[0] (.input at (6,8))                                                                              0.000     2.500
| (intra 'io' routing)                                                                                         0.894     3.394
| (inter-block routing:global net)                                                                             0.000     3.394
| (intra 'bram' routing)                                                                                       0.000     3.394
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_B2[0] (RS_TDP36K at (7,2))                        0.000     3.394
clock uncertainty                                                                                              0.000     3.394
cell setup time                                                                                               -0.134     3.261
data required time                                                                                                       3.261
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       3.261
data arrival time                                                                                                       -2.474
------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                              0.787


#Path 67
Startpoint: addr_a[3].inpad[0] (.input at (5,8) clocked by clock0)
Endpoint  : $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_B2[6] (RS_TDP36K at (7,2) clocked by clock0)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
input external delay                                                                                           1.000     1.000
addr_a[3].inpad[0] (.input at (5,8))                                                                           0.000     1.000
| (intra 'io' routing)                                                                                         0.894     1.894
| (OPIN:84277 side: (TOP,) (5,8,0)0))                                                                          0.000     1.894
| (CHANX:106410 L4 length:4 (5,8,0)-> (8,8,0))                                                                 0.119     2.013
| (CHANY:111991 L4 length:4 (8,8,0)-> (8,5,0))                                                                 0.119     2.132
| (CHANX:103627 L1 length:1 (8,4,0)-> (8,4,0))                                                                 0.061     2.193
| (CHANY:111039 L4 length:4 (7,4,0)-> (7,1,0))                                                                 0.119     2.312
| (CHANX:102807 L1 length:1 (7,3,0)-> (7,3,0))                                                                 0.061     2.373
| (IPIN:33343 side: (TOP,) (7,3,0)0))                                                                          0.101     2.474
| (intra 'bram' routing)                                                                                       0.000     2.474
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_B2[6] (RS_TDP36K at (7,2))                       0.000     2.474
data arrival time                                                                                                        2.474

clock clock0 (rise edge)                                                                                       2.500     2.500
clock source latency                                                                                           0.000     2.500
clock0.inpad[0] (.input at (6,8))                                                                              0.000     2.500
| (intra 'io' routing)                                                                                         0.894     3.394
| (inter-block routing:global net)                                                                             0.000     3.394
| (intra 'bram' routing)                                                                                       0.000     3.394
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_B2[0] (RS_TDP36K at (7,2))                        0.000     3.394
clock uncertainty                                                                                              0.000     3.394
cell setup time                                                                                               -0.134     3.261
data required time                                                                                                       3.261
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       3.261
data arrival time                                                                                                       -2.474
------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                              0.787


#Path 68
Startpoint: addr_a[1].inpad[0] (.input at (5,8) clocked by clock0)
Endpoint  : $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_B2[4] (RS_TDP36K at (7,2) clocked by clock0)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
input external delay                                                                                           1.000     1.000
addr_a[1].inpad[0] (.input at (5,8))                                                                           0.000     1.000
| (intra 'io' routing)                                                                                         0.894     1.894
| (OPIN:84275 side: (TOP,) (5,8,0)0))                                                                          0.000     1.894
| (CHANX:106390 L4 length:4 (5,8,0)-> (8,8,0))                                                                 0.119     2.013
| (CHANY:112113 L4 length:2 (8,8,0)-> (8,7,0))                                                                 0.119     2.132
| (CHANX:105813 L1 length:1 (8,7,0)-> (8,7,0))                                                                 0.061     2.193
| (CHANY:111337 L4 length:4 (7,7,0)-> (7,4,0))                                                                 0.119     2.312
| (CHANX:102809 L1 length:1 (7,3,0)-> (7,3,0))                                                                 0.061     2.373
| (IPIN:33344 side: (TOP,) (7,3,0)0))                                                                          0.101     2.474
| (intra 'bram' routing)                                                                                       0.000     2.474
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_B2[4] (RS_TDP36K at (7,2))                       0.000     2.474
data arrival time                                                                                                        2.474

clock clock0 (rise edge)                                                                                       2.500     2.500
clock source latency                                                                                           0.000     2.500
clock0.inpad[0] (.input at (6,8))                                                                              0.000     2.500
| (intra 'io' routing)                                                                                         0.894     3.394
| (inter-block routing:global net)                                                                             0.000     3.394
| (intra 'bram' routing)                                                                                       0.000     3.394
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_B2[0] (RS_TDP36K at (7,2))                        0.000     3.394
clock uncertainty                                                                                              0.000     3.394
cell setup time                                                                                               -0.134     3.261
data required time                                                                                                       3.261
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       3.261
data arrival time                                                                                                       -2.474
------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                              0.787


#Path 69
Startpoint: addr_a[5].inpad[0] (.input at (5,8) clocked by clock0)
Endpoint  : $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_B1[8] (RS_TDP36K at (7,2) clocked by clock0)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
input external delay                                                                                           1.000     1.000
addr_a[5].inpad[0] (.input at (5,8))                                                                           0.000     1.000
| (intra 'io' routing)                                                                                         0.894     1.894
| (OPIN:84279 side: (TOP,) (5,8,0)0))                                                                          0.000     1.894
| (CHANX:106398 L4 length:4 (5,8,0)-> (8,8,0))                                                                 0.119     2.013
| (CHANY:110227 L4 length:3 (5,8,0)-> (5,6,0))                                                                 0.119     2.132
| (CHANX:104175 L1 length:1 (5,5,0)-> (5,5,0))                                                                 0.061     2.193
| (CHANY:109551 L1 length:1 (4,5,0)-> (4,5,0))                                                                 0.061     2.254
| (CHANX:103440 L4 length:4 (5,4,0)-> (8,4,0))                                                                 0.119     2.373
| (IPIN:33416 side: (TOP,) (7,4,0)0))                                                                          0.101     2.474
| (intra 'bram' routing)                                                                                       0.000     2.474
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_B1[8] (RS_TDP36K at (7,2))                       0.000     2.474
data arrival time                                                                                                        2.474

clock clock0 (rise edge)                                                                                       2.500     2.500
clock source latency                                                                                           0.000     2.500
clock0.inpad[0] (.input at (6,8))                                                                              0.000     2.500
| (intra 'io' routing)                                                                                         0.894     3.394
| (inter-block routing:global net)                                                                             0.000     3.394
| (intra 'bram' routing)                                                                                       0.000     3.394
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_B1[0] (RS_TDP36K at (7,2))                        0.000     3.394
clock uncertainty                                                                                              0.000     3.394
cell setup time                                                                                               -0.130     3.264
data required time                                                                                                       3.264
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       3.264
data arrival time                                                                                                       -2.474
------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                              0.790


#Path 70
Startpoint: addr_a[0].inpad[0] (.input at (5,8) clocked by clock0)
Endpoint  : $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_B1[3] (RS_TDP36K at (7,2) clocked by clock0)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
input external delay                                                                                           1.000     1.000
addr_a[0].inpad[0] (.input at (5,8))                                                                           0.000     1.000
| (intra 'io' routing)                                                                                         0.894     1.894
| (OPIN:84274 side: (TOP,) (5,8,0)0))                                                                          0.000     1.894
| (CHANX:106357 L1 length:1 (5,8,0)-> (5,8,0))                                                                 0.061     1.955
| (CHANY:109583 L4 length:4 (4,8,0)-> (4,5,0))                                                                 0.119     2.074
| (CHANX:104845 L1 length:1 (4,6,0)-> (4,6,0))                                                                 0.061     2.135
| (CHANY:108817 L4 length:4 (3,6,0)-> (3,3,0))                                                                 0.119     2.254
| (CHANX:101906 L4 length:4 (4,2,0)-> (7,2,0))                                                                 0.119     2.373
| (IPIN:33237 side: (TOP,) (7,2,0)0))                                                                          0.101     2.474
| (intra 'bram' routing)                                                                                       0.000     2.474
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_B1[3] (RS_TDP36K at (7,2))                       0.000     2.474
data arrival time                                                                                                        2.474

clock clock0 (rise edge)                                                                                       2.500     2.500
clock source latency                                                                                           0.000     2.500
clock0.inpad[0] (.input at (6,8))                                                                              0.000     2.500
| (intra 'io' routing)                                                                                         0.894     3.394
| (inter-block routing:global net)                                                                             0.000     3.394
| (intra 'bram' routing)                                                                                       0.000     3.394
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_B1[0] (RS_TDP36K at (7,2))                        0.000     3.394
clock uncertainty                                                                                              0.000     3.394
cell setup time                                                                                               -0.130     3.264
data required time                                                                                                       3.264
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       3.264
data arrival time                                                                                                       -2.474
------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                              0.790


#Path 71
Startpoint: addr_a[1].inpad[0] (.input at (5,8) clocked by clock0)
Endpoint  : $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_B1[4] (RS_TDP36K at (7,2) clocked by clock0)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
input external delay                                                                                           1.000     1.000
addr_a[1].inpad[0] (.input at (5,8))                                                                           0.000     1.000
| (intra 'io' routing)                                                                                         0.894     1.894
| (OPIN:84275 side: (TOP,) (5,8,0)0))                                                                          0.000     1.894
| (CHANX:106390 L4 length:4 (5,8,0)-> (8,8,0))                                                                 0.119     2.013
| (CHANY:112113 L4 length:2 (8,8,0)-> (8,7,0))                                                                 0.119     2.132
| (CHANX:105813 L1 length:1 (8,7,0)-> (8,7,0))                                                                 0.061     2.193
| (CHANY:111337 L4 length:4 (7,7,0)-> (7,4,0))                                                                 0.119     2.312
| (CHANX:102809 L1 length:1 (7,3,0)-> (7,3,0))                                                                 0.061     2.373
| (IPIN:33344 side: (TOP,) (7,3,0)0))                                                                          0.101     2.474
| (intra 'bram' routing)                                                                                       0.000     2.474
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_B1[4] (RS_TDP36K at (7,2))                       0.000     2.474
data arrival time                                                                                                        2.474

clock clock0 (rise edge)                                                                                       2.500     2.500
clock source latency                                                                                           0.000     2.500
clock0.inpad[0] (.input at (6,8))                                                                              0.000     2.500
| (intra 'io' routing)                                                                                         0.894     3.394
| (inter-block routing:global net)                                                                             0.000     3.394
| (intra 'bram' routing)                                                                                       0.000     3.394
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_B1[0] (RS_TDP36K at (7,2))                        0.000     3.394
clock uncertainty                                                                                              0.000     3.394
cell setup time                                                                                               -0.130     3.264
data required time                                                                                                       3.264
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       3.264
data arrival time                                                                                                       -2.474
------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                              0.790


#Path 72
Startpoint: addr_a[3].inpad[0] (.input at (5,8) clocked by clock0)
Endpoint  : $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_B1[6] (RS_TDP36K at (7,2) clocked by clock0)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
input external delay                                                                                           1.000     1.000
addr_a[3].inpad[0] (.input at (5,8))                                                                           0.000     1.000
| (intra 'io' routing)                                                                                         0.894     1.894
| (OPIN:84277 side: (TOP,) (5,8,0)0))                                                                          0.000     1.894
| (CHANX:106410 L4 length:4 (5,8,0)-> (8,8,0))                                                                 0.119     2.013
| (CHANY:111991 L4 length:4 (8,8,0)-> (8,5,0))                                                                 0.119     2.132
| (CHANX:103627 L1 length:1 (8,4,0)-> (8,4,0))                                                                 0.061     2.193
| (CHANY:111039 L4 length:4 (7,4,0)-> (7,1,0))                                                                 0.119     2.312
| (CHANX:102807 L1 length:1 (7,3,0)-> (7,3,0))                                                                 0.061     2.373
| (IPIN:33343 side: (TOP,) (7,3,0)0))                                                                          0.101     2.474
| (intra 'bram' routing)                                                                                       0.000     2.474
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_B1[6] (RS_TDP36K at (7,2))                       0.000     2.474
data arrival time                                                                                                        2.474

clock clock0 (rise edge)                                                                                       2.500     2.500
clock source latency                                                                                           0.000     2.500
clock0.inpad[0] (.input at (6,8))                                                                              0.000     2.500
| (intra 'io' routing)                                                                                         0.894     3.394
| (inter-block routing:global net)                                                                             0.000     3.394
| (intra 'bram' routing)                                                                                       0.000     3.394
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_B1[0] (RS_TDP36K at (7,2))                        0.000     3.394
clock uncertainty                                                                                              0.000     3.394
cell setup time                                                                                               -0.130     3.264
data required time                                                                                                       3.264
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       3.264
data arrival time                                                                                                       -2.474
------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                              0.790


#Path 73
Startpoint: addr_a[9].inpad[0] (.input at (5,8) clocked by clock0)
Endpoint  : $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_B1[12] (RS_TDP36K at (7,2) clocked by clock0)
Path Type : setup

Point                                                                                                            Incr      Path
-------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                            0.000     0.000
input external delay                                                                                            1.000     1.000
addr_a[9].inpad[0] (.input at (5,8))                                                                            0.000     1.000
| (intra 'io' routing)                                                                                          0.894     1.894
| (OPIN:84283 side: (TOP,) (5,8,0)0))                                                                           0.000     1.894
| (CHANX:106215 L4 length:4 (5,8,0)-> (2,8,0))                                                                  0.119     2.013
| (CHANY:109625 L4 length:3 (4,8,0)-> (4,6,0))                                                                  0.119     2.132
| (CHANX:104186 L4 length:4 (5,5,0)-> (8,5,0))                                                                  0.119     2.251
| (CHANY:111187 L4 length:4 (7,5,0)-> (7,2,0))                                                                  0.119     2.370
| (IPIN:33520 side: (RIGHT,) (7,4,0)0))                                                                         0.101     2.471
| (intra 'bram' routing)                                                                                        0.000     2.471
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_B1[12] (RS_TDP36K at (7,2))                       0.000     2.471
data arrival time                                                                                                         2.471

clock clock0 (rise edge)                                                                                        2.500     2.500
clock source latency                                                                                            0.000     2.500
clock0.inpad[0] (.input at (6,8))                                                                               0.000     2.500
| (intra 'io' routing)                                                                                          0.894     3.394
| (inter-block routing:global net)                                                                              0.000     3.394
| (intra 'bram' routing)                                                                                        0.000     3.394
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_B1[0] (RS_TDP36K at (7,2))                         0.000     3.394
clock uncertainty                                                                                               0.000     3.394
cell setup time                                                                                                -0.130     3.264
data required time                                                                                                        3.264
-------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                        3.264
data arrival time                                                                                                        -2.471
-------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                               0.793


#Path 74
Startpoint: addr_b[1].inpad[0] (.input at (6,8) clocked by clock0)
Endpoint  : $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_A2[4] (RS_TDP36K at (7,2) clocked by clock1)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
input external delay                                                                                           1.000     1.000
addr_b[1].inpad[0] (.input at (6,8))                                                                           0.000     1.000
| (intra 'io' routing)                                                                                         0.894     1.894
| (OPIN:87162 side: (TOP,) (6,8,0)0))                                                                          0.000     1.894
| (CHANX:106468 L4 length:4 (6,8,0)-> (9,8,0))                                                                 0.119     2.013
| (CHANY:111993 L4 length:4 (8,8,0)-> (8,5,0))                                                                 0.119     2.132
| (CHANX:103625 L1 length:1 (8,4,0)-> (8,4,0))                                                                 0.061     2.193
| (CHANY:111047 L4 length:4 (7,4,0)-> (7,1,0))                                                                 0.119     2.312
| (CHANX:102813 L1 length:1 (7,3,0)-> (7,3,0))                                                                 0.061     2.373
| (IPIN:33346 side: (TOP,) (7,3,0)0))                                                                          0.101     2.474
| (intra 'bram' routing)                                                                                       0.000     2.474
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_A2[4] (RS_TDP36K at (7,2))                       0.000     2.474
data arrival time                                                                                                        2.474

clock clock1 (rise edge)                                                                                       2.500     2.500
clock source latency                                                                                           0.000     2.500
clock1.inpad[0] (.input at (5,8))                                                                              0.000     2.500
| (intra 'io' routing)                                                                                         0.894     3.394
| (inter-block routing:global net)                                                                             0.000     3.394
| (intra 'bram' routing)                                                                                       0.000     3.394
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_A2[0] (RS_TDP36K at (7,2))                        0.000     3.394
clock uncertainty                                                                                              0.000     3.394
cell setup time                                                                                               -0.125     3.269
data required time                                                                                                       3.269
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       3.269
data arrival time                                                                                                       -2.474
------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                              0.795


#Path 75
Startpoint: addr_b[0].inpad[0] (.input at (6,8) clocked by clock0)
Endpoint  : $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_A2[3] (RS_TDP36K at (7,2) clocked by clock1)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
input external delay                                                                                           1.000     1.000
addr_b[0].inpad[0] (.input at (6,8))                                                                           0.000     1.000
| (intra 'io' routing)                                                                                         0.894     1.894
| (OPIN:87161 side: (TOP,) (6,8,0)0))                                                                          0.000     1.894
| (CHANX:106435 L1 length:1 (6,8,0)-> (6,8,0))                                                                 0.061     1.955
| (CHANY:110251 L4 length:3 (5,8,0)-> (5,6,0))                                                                 0.119     2.074
| (CHANX:104899 L1 length:1 (5,6,0)-> (5,6,0))                                                                 0.061     2.135
| (CHANY:109435 L4 length:4 (4,6,0)-> (4,3,0))                                                                 0.119     2.254
| (CHANX:101980 L4 length:4 (5,2,0)-> (8,2,0))                                                                 0.119     2.373
| (IPIN:33240 side: (TOP,) (7,2,0)0))                                                                          0.101     2.474
| (intra 'bram' routing)                                                                                       0.000     2.474
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_A2[3] (RS_TDP36K at (7,2))                       0.000     2.474
data arrival time                                                                                                        2.474

clock clock1 (rise edge)                                                                                       2.500     2.500
clock source latency                                                                                           0.000     2.500
clock1.inpad[0] (.input at (5,8))                                                                              0.000     2.500
| (intra 'io' routing)                                                                                         0.894     3.394
| (inter-block routing:global net)                                                                             0.000     3.394
| (intra 'bram' routing)                                                                                       0.000     3.394
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_A2[0] (RS_TDP36K at (7,2))                        0.000     3.394
clock uncertainty                                                                                              0.000     3.394
cell setup time                                                                                               -0.125     3.269
data required time                                                                                                       3.269
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       3.269
data arrival time                                                                                                       -2.474
------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                              0.795


#Path 76
Startpoint: addr_b[2].inpad[0] (.input at (6,8) clocked by clock0)
Endpoint  : $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_A2[5] (RS_TDP36K at (7,2) clocked by clock1)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
input external delay                                                                                           1.000     1.000
addr_b[2].inpad[0] (.input at (6,8))                                                                           0.000     1.000
| (intra 'io' routing)                                                                                         0.894     1.894
| (OPIN:87163 side: (TOP,) (6,8,0)0))                                                                          0.000     1.894
| (CHANX:106279 L4 length:4 (6,8,0)-> (3,8,0))                                                                 0.119     2.013
| (CHANY:110233 L4 length:3 (5,8,0)-> (5,6,0))                                                                 0.119     2.132
| (CHANX:104250 L4 length:4 (6,5,0)-> (9,5,0))                                                                 0.119     2.251
| (CHANY:111185 L4 length:4 (7,5,0)-> (7,2,0))                                                                 0.119     2.370
| (IPIN:33369 side: (RIGHT,) (7,3,0)0))                                                                        0.101     2.471
| (intra 'bram' routing)                                                                                       0.000     2.471
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_A2[5] (RS_TDP36K at (7,2))                       0.000     2.471
data arrival time                                                                                                        2.471

clock clock1 (rise edge)                                                                                       2.500     2.500
clock source latency                                                                                           0.000     2.500
clock1.inpad[0] (.input at (5,8))                                                                              0.000     2.500
| (intra 'io' routing)                                                                                         0.894     3.394
| (inter-block routing:global net)                                                                             0.000     3.394
| (intra 'bram' routing)                                                                                       0.000     3.394
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_A2[0] (RS_TDP36K at (7,2))                        0.000     3.394
clock uncertainty                                                                                              0.000     3.394
cell setup time                                                                                               -0.125     3.269
data required time                                                                                                       3.269
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       3.269
data arrival time                                                                                                       -2.471
------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                              0.798


#Path 77
Startpoint: wd_b[0].inpad[0] (.input at (8,8) clocked by clock0)
Endpoint  : $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].WDATA_A1[0] (RS_TDP36K at (7,2) clocked by clock1)
Path Type : setup

Point                                                                                                            Incr      Path
-------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                            0.000     0.000
input external delay                                                                                            1.000     1.000
wd_b[0].inpad[0] (.input at (8,8))                                                                              0.000     1.000
| (intra 'io' routing)                                                                                          0.894     1.894
| (OPIN:92918 side: (TOP,) (8,8,0)0))                                                                           0.000     1.894
| (CHANX:106557 L1 length:1 (8,8,0)-> (8,8,0))                                                                  0.061     1.955
| (CHANY:111405 L4 length:4 (7,8,0)-> (7,5,0))                                                                  0.119     2.074
| (CHANX:103541 L1 length:1 (7,4,0)-> (7,4,0))                                                                  0.061     2.135
| (CHANY:110519 L4 length:4 (6,4,0)-> (6,1,0))                                                                  0.119     2.254
| (CHANX:102074 L1 length:1 (7,2,0)-> (7,2,0))                                                                  0.061     2.315
| (CHANY:111161 L1 length:1 (7,2,0)-> (7,2,0))                                                                  0.061     2.376
| (IPIN:33253 side: (RIGHT,) (7,2,0)0))                                                                         0.101     2.477
| (intra 'bram' routing)                                                                                        0.000     2.477
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].WDATA_A1[0] (RS_TDP36K at (7,2))                       0.000     2.477
data arrival time                                                                                                         2.477

clock clock1 (rise edge)                                                                                        2.500     2.500
clock source latency                                                                                            0.000     2.500
clock1.inpad[0] (.input at (5,8))                                                                               0.000     2.500
| (intra 'io' routing)                                                                                          0.894     3.394
| (inter-block routing:global net)                                                                              0.000     3.394
| (intra 'bram' routing)                                                                                        0.000     3.394
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_A1[0] (RS_TDP36K at (7,2))                         0.000     3.394
clock uncertainty                                                                                               0.000     3.394
cell setup time                                                                                                -0.099     3.296
data required time                                                                                                        3.296
-------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                        3.296
data arrival time                                                                                                        -2.477
-------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                               0.819


#Path 78
Startpoint: wd_b[4].inpad[0] (.input at (1,3) clocked by clock0)
Endpoint  : $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].WDATA_A1[4] (RS_TDP36K at (7,2) clocked by clock1)
Path Type : setup

Point                                                                                                            Incr      Path
-------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                            0.000     0.000
input external delay                                                                                            1.000     1.000
wd_b[4].inpad[0] (.input at (1,3))                                                                              0.000     1.000
| (intra 'io' routing)                                                                                          0.894     1.894
| (OPIN:38175 side: (TOP,) (1,3,0)0))                                                                           0.000     1.894
| (CHANX:102358 L4 length:1 (1,3,0)-> (1,3,0))                                                                  0.119     2.013
| (CHANY:107599 L1 length:1 (1,3,0)-> (1,3,0))                                                                  0.061     2.074
| (CHANX:101776 L4 length:4 (2,2,0)-> (5,2,0))                                                                  0.119     2.193
| (CHANY:108786 L1 length:1 (3,3,0)-> (3,3,0))                                                                  0.061     2.254
| (CHANX:102666 L4 length:4 (4,3,0)-> (7,3,0))                                                                  0.119     2.373
| (IPIN:33347 side: (TOP,) (7,3,0)0))                                                                           0.101     2.474
| (intra 'bram' routing)                                                                                        0.000     2.474
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].WDATA_A1[4] (RS_TDP36K at (7,2))                       0.000     2.474
data arrival time                                                                                                         2.474

clock clock1 (rise edge)                                                                                        2.500     2.500
clock source latency                                                                                            0.000     2.500
clock1.inpad[0] (.input at (5,8))                                                                               0.000     2.500
| (intra 'io' routing)                                                                                          0.894     3.394
| (inter-block routing:global net)                                                                              0.000     3.394
| (intra 'bram' routing)                                                                                        0.000     3.394
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_A1[0] (RS_TDP36K at (7,2))                         0.000     3.394
clock uncertainty                                                                                               0.000     3.394
cell setup time                                                                                                -0.099     3.296
data required time                                                                                                        3.296
-------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                        3.296
data arrival time                                                                                                        -2.474
-------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                               0.822


#Path 79
Startpoint: addr_b[8].inpad[0] (.input at (8,8) clocked by clock0)
Endpoint  : $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_A1[11] (RS_TDP36K at (7,2) clocked by clock1)
Path Type : setup

Point                                                                                                            Incr      Path
-------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                            0.000     0.000
input external delay                                                                                            1.000     1.000
addr_b[8].inpad[0] (.input at (8,8))                                                                            0.000     1.000
| (intra 'io' routing)                                                                                          0.894     1.894
| (OPIN:92913 side: (TOP,) (8,8,0)0))                                                                           0.000     1.894
| (CHANX:106546 L1 length:1 (8,8,0)-> (8,8,0))                                                                  0.061     1.955
| (CHANY:112145 L1 length:1 (8,8,0)-> (8,8,0))                                                                  0.061     2.016
| (CHANX:105809 L1 length:1 (8,7,0)-> (8,7,0))                                                                  0.061     2.077
| (CHANY:111341 L4 length:4 (7,7,0)-> (7,4,0))                                                                  0.119     2.196
| (CHANX:103561 L1 length:1 (7,4,0)-> (7,4,0))                                                                  0.061     2.257
| (IPIN:33426 side: (TOP,) (7,4,0)0))                                                                           0.101     2.358
| (intra 'bram' routing)                                                                                        0.000     2.358
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_A1[11] (RS_TDP36K at (7,2))                       0.000     2.358
data arrival time                                                                                                         2.358

clock clock1 (rise edge)                                                                                        2.500     2.500
clock source latency                                                                                            0.000     2.500
clock1.inpad[0] (.input at (5,8))                                                                               0.000     2.500
| (intra 'io' routing)                                                                                          0.894     3.394
| (inter-block routing:global net)                                                                              0.000     3.394
| (intra 'bram' routing)                                                                                        0.000     3.394
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_A1[0] (RS_TDP36K at (7,2))                         0.000     3.394
clock uncertainty                                                                                               0.000     3.394
cell setup time                                                                                                -0.212     3.182
data required time                                                                                                        3.182
-------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                        3.182
data arrival time                                                                                                        -2.358
-------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                               0.825


#Path 80
Startpoint: addr_b[3].inpad[0] (.input at (6,8) clocked by clock0)
Endpoint  : $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_A1[6] (RS_TDP36K at (7,2) clocked by clock1)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
input external delay                                                                                           1.000     1.000
addr_b[3].inpad[0] (.input at (6,8))                                                                           0.000     1.000
| (intra 'io' routing)                                                                                         0.894     1.894
| (OPIN:87212 side: (RIGHT,) (6,8,0)0))                                                                        0.000     1.894
| (CHANY:110769 L4 length:4 (6,8,0)-> (6,5,0))                                                                 0.119     2.013
| (CHANX:105744 L1 length:1 (7,7,0)-> (7,7,0))                                                                 0.061     2.074
| (CHANY:111343 L4 length:4 (7,7,0)-> (7,4,0))                                                                 0.119     2.193
| (CHANX:102803 L1 length:1 (7,3,0)-> (7,3,0))                                                                 0.061     2.254
| (IPIN:33341 side: (TOP,) (7,3,0)0))                                                                          0.101     2.355
| (intra 'bram' routing)                                                                                       0.000     2.355
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_A1[6] (RS_TDP36K at (7,2))                       0.000     2.355
data arrival time                                                                                                        2.355

clock clock1 (rise edge)                                                                                       2.500     2.500
clock source latency                                                                                           0.000     2.500
clock1.inpad[0] (.input at (5,8))                                                                              0.000     2.500
| (intra 'io' routing)                                                                                         0.894     3.394
| (inter-block routing:global net)                                                                             0.000     3.394
| (intra 'bram' routing)                                                                                       0.000     3.394
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_A1[0] (RS_TDP36K at (7,2))                        0.000     3.394
clock uncertainty                                                                                              0.000     3.394
cell setup time                                                                                               -0.212     3.182
data required time                                                                                                       3.182
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       3.182
data arrival time                                                                                                       -2.355
------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                              0.828


#Path 81
Startpoint: addr_b[4].inpad[0] (.input at (6,8) clocked by clock0)
Endpoint  : $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_A1[7] (RS_TDP36K at (7,2) clocked by clock1)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
input external delay                                                                                           1.000     1.000
addr_b[4].inpad[0] (.input at (6,8))                                                                           0.000     1.000
| (intra 'io' routing)                                                                                         0.894     1.894
| (OPIN:87213 side: (RIGHT,) (6,8,0)0))                                                                        0.000     1.894
| (CHANY:110849 L4 length:3 (6,8,0)-> (6,6,0))                                                                 0.119     2.013
| (CHANX:104322 L4 length:4 (7,5,0)-> (10,5,0))                                                                0.119     2.132
| (CHANY:111207 L4 length:4 (7,5,0)-> (7,2,0))                                                                 0.119     2.251
| (IPIN:33389 side: (RIGHT,) (7,3,0)0))                                                                        0.101     2.352
| (intra 'bram' routing)                                                                                       0.000     2.352
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_A1[7] (RS_TDP36K at (7,2))                       0.000     2.352
data arrival time                                                                                                        2.352

clock clock1 (rise edge)                                                                                       2.500     2.500
clock source latency                                                                                           0.000     2.500
clock1.inpad[0] (.input at (5,8))                                                                              0.000     2.500
| (intra 'io' routing)                                                                                         0.894     3.394
| (inter-block routing:global net)                                                                             0.000     3.394
| (intra 'bram' routing)                                                                                       0.000     3.394
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_A1[0] (RS_TDP36K at (7,2))                        0.000     3.394
clock uncertainty                                                                                              0.000     3.394
cell setup time                                                                                               -0.212     3.182
data required time                                                                                                       3.182
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       3.182
data arrival time                                                                                                       -2.352
------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                              0.831


#Path 82
Startpoint: addr_b[9].inpad[0] (.input at (8,8) clocked by clock0)
Endpoint  : $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_A2[12] (RS_TDP36K at (7,2) clocked by clock1)
Path Type : setup

Point                                                                                                            Incr      Path
-------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                            0.000     0.000
input external delay                                                                                            1.000     1.000
addr_b[9].inpad[0] (.input at (8,8))                                                                            0.000     1.000
| (intra 'io' routing)                                                                                          0.894     1.894
| (OPIN:92914 side: (TOP,) (8,8,0)0))                                                                           0.000     1.894
| (CHANX:106549 L1 length:1 (8,8,0)-> (8,8,0))                                                                  0.061     1.955
| (CHANY:111407 L4 length:4 (7,8,0)-> (7,5,0))                                                                  0.119     2.074
| (CHANX:105037 L1 length:1 (7,6,0)-> (7,6,0))                                                                  0.061     2.135
| (CHANY:110641 L4 length:4 (6,6,0)-> (6,3,0))                                                                  0.119     2.254
| (CHANX:102804 L1 length:1 (7,3,0)-> (7,3,0))                                                                  0.061     2.315
| (IPIN:33342 side: (TOP,) (7,3,0)0))                                                                           0.101     2.416
| (intra 'bram' routing)                                                                                        0.000     2.416
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_A2[12] (RS_TDP36K at (7,2))                       0.000     2.416
data arrival time                                                                                                         2.416

clock clock1 (rise edge)                                                                                        2.500     2.500
clock source latency                                                                                            0.000     2.500
clock1.inpad[0] (.input at (5,8))                                                                               0.000     2.500
| (intra 'io' routing)                                                                                          0.894     3.394
| (inter-block routing:global net)                                                                              0.000     3.394
| (intra 'bram' routing)                                                                                        0.000     3.394
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_A2[0] (RS_TDP36K at (7,2))                         0.000     3.394
clock uncertainty                                                                                               0.000     3.394
cell setup time                                                                                                -0.125     3.269
data required time                                                                                                        3.269
-------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                        3.269
data arrival time                                                                                                        -2.416
-------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                               0.853


#Path 83
Startpoint: addr_b[10].inpad[0] (.input at (8,8) clocked by clock0)
Endpoint  : $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_A2[13] (RS_TDP36K at (7,2) clocked by clock1)
Path Type : setup

Point                                                                                                            Incr      Path
-------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                            0.000     0.000
input external delay                                                                                            1.000     1.000
addr_b[10].inpad[0] (.input at (8,8))                                                                           0.000     1.000
| (intra 'io' routing)                                                                                          0.894     1.894
| (OPIN:92915 side: (TOP,) (8,8,0)0))                                                                           0.000     1.894
| (CHANX:106598 L4 length:3 (8,8,0)-> (10,8,0))                                                                 0.119     2.013
| (CHANY:112057 L4 length:3 (8,8,0)-> (8,6,0))                                                                  0.119     2.132
| (CHANX:104361 L1 length:1 (8,5,0)-> (8,5,0))                                                                  0.061     2.193
| (CHANY:111189 L4 length:4 (7,5,0)-> (7,2,0))                                                                  0.119     2.312
| (IPIN:33385 side: (RIGHT,) (7,3,0)0))                                                                         0.101     2.413
| (intra 'bram' routing)                                                                                        0.000     2.413
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_A2[13] (RS_TDP36K at (7,2))                       0.000     2.413
data arrival time                                                                                                         2.413

clock clock1 (rise edge)                                                                                        2.500     2.500
clock source latency                                                                                            0.000     2.500
clock1.inpad[0] (.input at (5,8))                                                                               0.000     2.500
| (intra 'io' routing)                                                                                          0.894     3.394
| (inter-block routing:global net)                                                                              0.000     3.394
| (intra 'bram' routing)                                                                                        0.000     3.394
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_A2[0] (RS_TDP36K at (7,2))                         0.000     3.394
clock uncertainty                                                                                               0.000     3.394
cell setup time                                                                                                -0.125     3.269
data required time                                                                                                        3.269
-------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                        3.269
data arrival time                                                                                                        -2.413
-------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                               0.856


#Path 84
Startpoint: addr_b[6].inpad[0] (.input at (6,8) clocked by clock0)
Endpoint  : $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_A2[9] (RS_TDP36K at (7,2) clocked by clock1)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
input external delay                                                                                           1.000     1.000
addr_b[6].inpad[0] (.input at (6,8))                                                                           0.000     1.000
| (intra 'io' routing)                                                                                         0.894     1.894
| (OPIN:87215 side: (RIGHT,) (6,8,0)0))                                                                        0.000     1.894
| (CHANY:110981 L4 length:1 (6,8,0)-> (6,8,0))                                                                 0.119     2.013
| (CHANX:105693 L1 length:1 (6,7,0)-> (6,7,0))                                                                 0.061     2.074
| (CHANY:110113 L4 length:4 (5,7,0)-> (5,4,0))                                                                 0.119     2.193
| (CHANX:103524 L4 length:4 (6,4,0)-> (9,4,0))                                                                 0.119     2.312
| (IPIN:33431 side: (TOP,) (7,4,0)0))                                                                          0.101     2.413
| (intra 'bram' routing)                                                                                       0.000     2.413
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_A2[9] (RS_TDP36K at (7,2))                       0.000     2.413
data arrival time                                                                                                        2.413

clock clock1 (rise edge)                                                                                       2.500     2.500
clock source latency                                                                                           0.000     2.500
clock1.inpad[0] (.input at (5,8))                                                                              0.000     2.500
| (intra 'io' routing)                                                                                         0.894     3.394
| (inter-block routing:global net)                                                                             0.000     3.394
| (intra 'bram' routing)                                                                                       0.000     3.394
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_A2[0] (RS_TDP36K at (7,2))                        0.000     3.394
clock uncertainty                                                                                              0.000     3.394
cell setup time                                                                                               -0.125     3.269
data required time                                                                                                       3.269
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       3.269
data arrival time                                                                                                       -2.413
------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                              0.856


#Path 85
Startpoint: addr_b[7].inpad[0] (.input at (8,8) clocked by clock0)
Endpoint  : $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_A2[10] (RS_TDP36K at (7,2) clocked by clock1)
Path Type : setup

Point                                                                                                            Incr      Path
-------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                            0.000     0.000
input external delay                                                                                            1.000     1.000
addr_b[7].inpad[0] (.input at (8,8))                                                                            0.000     1.000
| (intra 'io' routing)                                                                                          0.894     1.894
| (OPIN:92912 side: (TOP,) (8,8,0)0))                                                                           0.000     1.894
| (CHANX:106592 L4 length:3 (8,8,0)-> (10,8,0))                                                                 0.119     2.013
| (CHANY:111989 L4 length:4 (8,8,0)-> (8,5,0))                                                                  0.119     2.132
| (CHANY:111969 L1 length:1 (8,5,0)-> (8,5,0))                                                                  0.061     2.193
| (CHANX:103457 L4 length:4 (8,4,0)-> (5,4,0))                                                                  0.119     2.312
| (IPIN:33415 side: (TOP,) (7,4,0)0))                                                                           0.101     2.413
| (intra 'bram' routing)                                                                                        0.000     2.413
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_A2[10] (RS_TDP36K at (7,2))                       0.000     2.413
data arrival time                                                                                                         2.413

clock clock1 (rise edge)                                                                                        2.500     2.500
clock source latency                                                                                            0.000     2.500
clock1.inpad[0] (.input at (5,8))                                                                               0.000     2.500
| (intra 'io' routing)                                                                                          0.894     3.394
| (inter-block routing:global net)                                                                              0.000     3.394
| (intra 'bram' routing)                                                                                        0.000     3.394
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_A2[0] (RS_TDP36K at (7,2))                         0.000     3.394
clock uncertainty                                                                                               0.000     3.394
cell setup time                                                                                                -0.125     3.269
data required time                                                                                                        3.269
-------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                        3.269
data arrival time                                                                                                        -2.413
-------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                               0.856


#Path 86
Startpoint: wd_b[1].inpad[0] (.input at (8,8) clocked by clock0)
Endpoint  : $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].WDATA_A1[1] (RS_TDP36K at (7,2) clocked by clock1)
Path Type : setup

Point                                                                                                            Incr      Path
-------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                            0.000     0.000
input external delay                                                                                            1.000     1.000
wd_b[1].inpad[0] (.input at (8,8))                                                                              0.000     1.000
| (intra 'io' routing)                                                                                          0.894     1.894
| (OPIN:92919 side: (TOP,) (8,8,0)0))                                                                           0.000     1.894
| (CHANX:106606 L4 length:3 (8,8,0)-> (10,8,0))                                                                 0.119     2.013
| (CHANY:112063 L4 length:3 (8,8,0)-> (8,6,0))                                                                  0.119     2.132
| (CHANX:104355 L1 length:1 (8,5,0)-> (8,5,0))                                                                  0.061     2.193
| (CHANY:111195 L4 length:4 (7,5,0)-> (7,2,0))                                                                  0.119     2.312
| (IPIN:33256 side: (RIGHT,) (7,2,0)0))                                                                         0.101     2.413
| (intra 'bram' routing)                                                                                        0.000     2.413
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].WDATA_A1[1] (RS_TDP36K at (7,2))                       0.000     2.413
data arrival time                                                                                                         2.413

clock clock1 (rise edge)                                                                                        2.500     2.500
clock source latency                                                                                            0.000     2.500
clock1.inpad[0] (.input at (5,8))                                                                               0.000     2.500
| (intra 'io' routing)                                                                                          0.894     3.394
| (inter-block routing:global net)                                                                              0.000     3.394
| (intra 'bram' routing)                                                                                        0.000     3.394
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_A1[0] (RS_TDP36K at (7,2))                         0.000     3.394
clock uncertainty                                                                                               0.000     3.394
cell setup time                                                                                                -0.099     3.296
data required time                                                                                                        3.296
-------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                        3.296
data arrival time                                                                                                        -2.413
-------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                               0.883


#Path 87
Startpoint: addr_b[11].inpad[0] (.input at (8,8) clocked by clock0)
Endpoint  : $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_A1[14] (RS_TDP36K at (7,2) clocked by clock1)
Path Type : setup

Point                                                                                                            Incr      Path
-------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                            0.000     0.000
input external delay                                                                                            1.000     1.000
addr_b[11].inpad[0] (.input at (8,8))                                                                           0.000     1.000
| (intra 'io' routing)                                                                                          0.894     1.894
| (OPIN:92916 side: (TOP,) (8,8,0)0))                                                                           0.000     1.894
| (CHANX:106409 L4 length:4 (8,8,0)-> (5,8,0))                                                                  0.119     2.013
| (CHANY:111387 L4 length:4 (7,8,0)-> (7,5,0))                                                                  0.119     2.132
| (CHANX:103559 L1 length:1 (7,4,0)-> (7,4,0))                                                                  0.061     2.193
| (IPIN:33425 side: (TOP,) (7,4,0)0))                                                                           0.101     2.294
| (intra 'bram' routing)                                                                                        0.000     2.294
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_A1[14] (RS_TDP36K at (7,2))                       0.000     2.294
data arrival time                                                                                                         2.294

clock clock1 (rise edge)                                                                                        2.500     2.500
clock source latency                                                                                            0.000     2.500
clock1.inpad[0] (.input at (5,8))                                                                               0.000     2.500
| (intra 'io' routing)                                                                                          0.894     3.394
| (inter-block routing:global net)                                                                              0.000     3.394
| (intra 'bram' routing)                                                                                        0.000     3.394
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_A1[0] (RS_TDP36K at (7,2))                         0.000     3.394
clock uncertainty                                                                                               0.000     3.394
cell setup time                                                                                                -0.212     3.182
data required time                                                                                                        3.182
-------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                        3.182
data arrival time                                                                                                        -2.294
-------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                               0.889


#Path 88
Startpoint: addr_b[5].inpad[0] (.input at (6,8) clocked by clock0)
Endpoint  : $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_A1[8] (RS_TDP36K at (7,2) clocked by clock1)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
input external delay                                                                                           1.000     1.000
addr_b[5].inpad[0] (.input at (6,8))                                                                           0.000     1.000
| (intra 'io' routing)                                                                                         0.894     1.894
| (OPIN:87214 side: (RIGHT,) (6,8,0)0))                                                                        0.000     1.894
| (CHANY:110913 L4 length:2 (6,8,0)-> (6,7,0))                                                                 0.119     2.013
| (CHANY:110725 L4 length:4 (6,7,0)-> (6,4,0))                                                                 0.119     2.132
| (CHANX:103536 L1 length:1 (7,4,0)-> (7,4,0))                                                                 0.061     2.193
| (IPIN:33414 side: (TOP,) (7,4,0)0))                                                                          0.101     2.294
| (intra 'bram' routing)                                                                                       0.000     2.294
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_A1[8] (RS_TDP36K at (7,2))                       0.000     2.294
data arrival time                                                                                                        2.294

clock clock1 (rise edge)                                                                                       2.500     2.500
clock source latency                                                                                           0.000     2.500
clock1.inpad[0] (.input at (5,8))                                                                              0.000     2.500
| (intra 'io' routing)                                                                                         0.894     3.394
| (inter-block routing:global net)                                                                             0.000     3.394
| (intra 'bram' routing)                                                                                       0.000     3.394
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_A1[0] (RS_TDP36K at (7,2))                        0.000     3.394
clock uncertainty                                                                                              0.000     3.394
cell setup time                                                                                               -0.212     3.182
data required time                                                                                                       3.182
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       3.182
data arrival time                                                                                                       -2.294
------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                              0.889


#Path 89
Startpoint: addr_a[10].inpad[0] (.input at (5,8) clocked by clock0)
Endpoint  : $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_B2[13] (RS_TDP36K at (7,2) clocked by clock0)
Path Type : setup

Point                                                                                                            Incr      Path
-------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                            0.000     0.000
input external delay                                                                                            1.000     1.000
addr_a[10].inpad[0] (.input at (5,8))                                                                           0.000     1.000
| (intra 'io' routing)                                                                                          0.894     1.894
| (OPIN:84332 side: (RIGHT,) (5,8,0)0))                                                                         0.000     1.894
| (CHANY:110169 L4 length:4 (5,8,0)-> (5,5,0))                                                                  0.119     2.013
| (CHANX:103514 L4 length:4 (6,4,0)-> (9,4,0))                                                                  0.119     2.132
| (CHANY:111031 L4 length:4 (7,4,0)-> (7,1,0))                                                                  0.119     2.251
| (IPIN:33531 side: (RIGHT,) (7,4,0)0))                                                                         0.101     2.352
| (intra 'bram' routing)                                                                                        0.000     2.352
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_B2[13] (RS_TDP36K at (7,2))                       0.000     2.352
data arrival time                                                                                                         2.352

clock clock0 (rise edge)                                                                                        2.500     2.500
clock source latency                                                                                            0.000     2.500
clock0.inpad[0] (.input at (6,8))                                                                               0.000     2.500
| (intra 'io' routing)                                                                                          0.894     3.394
| (inter-block routing:global net)                                                                              0.000     3.394
| (intra 'bram' routing)                                                                                        0.000     3.394
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_B2[0] (RS_TDP36K at (7,2))                         0.000     3.394
clock uncertainty                                                                                               0.000     3.394
cell setup time                                                                                                -0.134     3.261
data required time                                                                                                        3.261
-------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                        3.261
data arrival time                                                                                                        -2.352
-------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                               0.909


#Path 90
Startpoint: addr_a[7].inpad[0] (.input at (5,8) clocked by clock0)
Endpoint  : $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_B2[10] (RS_TDP36K at (7,2) clocked by clock0)
Path Type : setup

Point                                                                                                            Incr      Path
-------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                            0.000     0.000
input external delay                                                                                            1.000     1.000
addr_a[7].inpad[0] (.input at (5,8))                                                                            0.000     1.000
| (intra 'io' routing)                                                                                          0.894     1.894
| (OPIN:84281 side: (TOP,) (5,8,0)0))                                                                           0.000     1.894
| (CHANX:106402 L4 length:4 (5,8,0)-> (8,8,0))                                                                  0.119     2.013
| (CHANY:110775 L4 length:4 (6,8,0)-> (6,5,0))                                                                  0.119     2.132
| (CHANX:103576 L4 length:4 (7,4,0)-> (10,4,0))                                                                 0.119     2.251
| (IPIN:33422 side: (TOP,) (7,4,0)0))                                                                           0.101     2.352
| (intra 'bram' routing)                                                                                        0.000     2.352
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_B2[10] (RS_TDP36K at (7,2))                       0.000     2.352
data arrival time                                                                                                         2.352

clock clock0 (rise edge)                                                                                        2.500     2.500
clock source latency                                                                                            0.000     2.500
clock0.inpad[0] (.input at (6,8))                                                                               0.000     2.500
| (intra 'io' routing)                                                                                          0.894     3.394
| (inter-block routing:global net)                                                                              0.000     3.394
| (intra 'bram' routing)                                                                                        0.000     3.394
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_B2[0] (RS_TDP36K at (7,2))                         0.000     3.394
clock uncertainty                                                                                               0.000     3.394
cell setup time                                                                                                -0.134     3.261
data required time                                                                                                        3.261
-------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                        3.261
data arrival time                                                                                                        -2.352
-------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                               0.909


#Path 91
Startpoint: addr_a[6].inpad[0] (.input at (5,8) clocked by clock0)
Endpoint  : $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_B2[9] (RS_TDP36K at (7,2) clocked by clock0)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
input external delay                                                                                           1.000     1.000
addr_a[6].inpad[0] (.input at (5,8))                                                                           0.000     1.000
| (intra 'io' routing)                                                                                         0.894     1.894
| (OPIN:84280 side: (TOP,) (5,8,0)0))                                                                          0.000     1.894
| (CHANX:106400 L4 length:4 (5,8,0)-> (8,8,0))                                                                 0.119     2.013
| (CHANY:110165 L4 length:4 (5,8,0)-> (5,5,0))                                                                 0.119     2.132
| (CHANX:103510 L4 length:4 (6,4,0)-> (9,4,0))                                                                 0.119     2.251
| (IPIN:33427 side: (TOP,) (7,4,0)0))                                                                          0.101     2.352
| (intra 'bram' routing)                                                                                       0.000     2.352
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_B2[9] (RS_TDP36K at (7,2))                       0.000     2.352
data arrival time                                                                                                        2.352

clock clock0 (rise edge)                                                                                       2.500     2.500
clock source latency                                                                                           0.000     2.500
clock0.inpad[0] (.input at (6,8))                                                                              0.000     2.500
| (intra 'io' routing)                                                                                         0.894     3.394
| (inter-block routing:global net)                                                                             0.000     3.394
| (intra 'bram' routing)                                                                                       0.000     3.394
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_B2[0] (RS_TDP36K at (7,2))                        0.000     3.394
clock uncertainty                                                                                              0.000     3.394
cell setup time                                                                                               -0.134     3.261
data required time                                                                                                       3.261
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       3.261
data arrival time                                                                                                       -2.352
------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                              0.909


#Path 92
Startpoint: addr_a[4].inpad[0] (.input at (5,8) clocked by clock0)
Endpoint  : $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_B2[7] (RS_TDP36K at (7,2) clocked by clock0)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
input external delay                                                                                           1.000     1.000
addr_a[4].inpad[0] (.input at (5,8))                                                                           0.000     1.000
| (intra 'io' routing)                                                                                         0.894     1.894
| (OPIN:84278 side: (TOP,) (5,8,0)0))                                                                          0.000     1.894
| (CHANX:106412 L4 length:4 (5,8,0)-> (8,8,0))                                                                 0.119     2.013
| (CHANY:111391 L4 length:4 (7,8,0)-> (7,5,0))                                                                 0.119     2.132
| (CHANY:111199 L4 length:4 (7,5,0)-> (7,2,0))                                                                 0.119     2.251
| (IPIN:33381 side: (RIGHT,) (7,3,0)0))                                                                        0.101     2.352
| (intra 'bram' routing)                                                                                       0.000     2.352
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_B2[7] (RS_TDP36K at (7,2))                       0.000     2.352
data arrival time                                                                                                        2.352

clock clock0 (rise edge)                                                                                       2.500     2.500
clock source latency                                                                                           0.000     2.500
clock0.inpad[0] (.input at (6,8))                                                                              0.000     2.500
| (intra 'io' routing)                                                                                         0.894     3.394
| (inter-block routing:global net)                                                                             0.000     3.394
| (intra 'bram' routing)                                                                                       0.000     3.394
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_B2[0] (RS_TDP36K at (7,2))                        0.000     3.394
clock uncertainty                                                                                              0.000     3.394
cell setup time                                                                                               -0.134     3.261
data required time                                                                                                       3.261
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       3.261
data arrival time                                                                                                       -2.352
------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                              0.909


#Path 93
Startpoint: addr_a[11].inpad[0] (.input at (5,8) clocked by clock0)
Endpoint  : $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_B1[14] (RS_TDP36K at (7,2) clocked by clock0)
Path Type : setup

Point                                                                                                            Incr      Path
-------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                            0.000     0.000
input external delay                                                                                            1.000     1.000
addr_a[11].inpad[0] (.input at (5,8))                                                                           0.000     1.000
| (intra 'io' routing)                                                                                          0.894     1.894
| (OPIN:84333 side: (RIGHT,) (5,8,0)0))                                                                         0.000     1.894
| (CHANY:110245 L4 length:3 (5,8,0)-> (5,6,0))                                                                  0.119     2.013
| (CHANX:104944 L1 length:1 (6,6,0)-> (6,6,0))                                                                  0.061     2.074
| (CHANY:110671 L4 length:4 (6,6,0)-> (6,3,0))                                                                  0.119     2.193
| (CHANX:103564 L1 length:1 (7,4,0)-> (7,4,0))                                                                  0.061     2.254
| (IPIN:33428 side: (TOP,) (7,4,0)0))                                                                           0.101     2.355
| (intra 'bram' routing)                                                                                        0.000     2.355
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_B1[14] (RS_TDP36K at (7,2))                       0.000     2.355
data arrival time                                                                                                         2.355

clock clock0 (rise edge)                                                                                        2.500     2.500
clock source latency                                                                                            0.000     2.500
clock0.inpad[0] (.input at (6,8))                                                                               0.000     2.500
| (intra 'io' routing)                                                                                          0.894     3.394
| (inter-block routing:global net)                                                                              0.000     3.394
| (intra 'bram' routing)                                                                                        0.000     3.394
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_B1[0] (RS_TDP36K at (7,2))                         0.000     3.394
clock uncertainty                                                                                               0.000     3.394
cell setup time                                                                                                -0.130     3.264
data required time                                                                                                        3.264
-------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                        3.264
data arrival time                                                                                                        -2.355
-------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                               0.909


#Path 94
Startpoint: addr_b[8].inpad[0] (.input at (8,8) clocked by clock0)
Endpoint  : $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_A2[11] (RS_TDP36K at (7,2) clocked by clock1)
Path Type : setup

Point                                                                                                            Incr      Path
-------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                            0.000     0.000
input external delay                                                                                            1.000     1.000
addr_b[8].inpad[0] (.input at (8,8))                                                                            0.000     1.000
| (intra 'io' routing)                                                                                          0.894     1.894
| (OPIN:92913 side: (TOP,) (8,8,0)0))                                                                           0.000     1.894
| (CHANX:106546 L1 length:1 (8,8,0)-> (8,8,0))                                                                  0.061     1.955
| (CHANY:112145 L1 length:1 (8,8,0)-> (8,8,0))                                                                  0.061     2.016
| (CHANX:105809 L1 length:1 (8,7,0)-> (8,7,0))                                                                  0.061     2.077
| (CHANY:111341 L4 length:4 (7,7,0)-> (7,4,0))                                                                  0.119     2.196
| (CHANX:103561 L1 length:1 (7,4,0)-> (7,4,0))                                                                  0.061     2.257
| (IPIN:33426 side: (TOP,) (7,4,0)0))                                                                           0.101     2.358
| (intra 'bram' routing)                                                                                        0.000     2.358
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_A2[11] (RS_TDP36K at (7,2))                       0.000     2.358
data arrival time                                                                                                         2.358

clock clock1 (rise edge)                                                                                        2.500     2.500
clock source latency                                                                                            0.000     2.500
clock1.inpad[0] (.input at (5,8))                                                                               0.000     2.500
| (intra 'io' routing)                                                                                          0.894     3.394
| (inter-block routing:global net)                                                                              0.000     3.394
| (intra 'bram' routing)                                                                                        0.000     3.394
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_A2[0] (RS_TDP36K at (7,2))                         0.000     3.394
clock uncertainty                                                                                               0.000     3.394
cell setup time                                                                                                -0.125     3.269
data required time                                                                                                        3.269
-------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                        3.269
data arrival time                                                                                                        -2.358
-------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                               0.911


#Path 95
Startpoint: addr_a[4].inpad[0] (.input at (5,8) clocked by clock0)
Endpoint  : $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_B1[7] (RS_TDP36K at (7,2) clocked by clock0)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
input external delay                                                                                           1.000     1.000
addr_a[4].inpad[0] (.input at (5,8))                                                                           0.000     1.000
| (intra 'io' routing)                                                                                         0.894     1.894
| (OPIN:84278 side: (TOP,) (5,8,0)0))                                                                          0.000     1.894
| (CHANX:106412 L4 length:4 (5,8,0)-> (8,8,0))                                                                 0.119     2.013
| (CHANY:111391 L4 length:4 (7,8,0)-> (7,5,0))                                                                 0.119     2.132
| (CHANY:111199 L4 length:4 (7,5,0)-> (7,2,0))                                                                 0.119     2.251
| (IPIN:33381 side: (RIGHT,) (7,3,0)0))                                                                        0.101     2.352
| (intra 'bram' routing)                                                                                       0.000     2.352
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_B1[7] (RS_TDP36K at (7,2))                       0.000     2.352
data arrival time                                                                                                        2.352

clock clock0 (rise edge)                                                                                       2.500     2.500
clock source latency                                                                                           0.000     2.500
clock0.inpad[0] (.input at (6,8))                                                                              0.000     2.500
| (intra 'io' routing)                                                                                         0.894     3.394
| (inter-block routing:global net)                                                                             0.000     3.394
| (intra 'bram' routing)                                                                                       0.000     3.394
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_B1[0] (RS_TDP36K at (7,2))                        0.000     3.394
clock uncertainty                                                                                              0.000     3.394
cell setup time                                                                                               -0.130     3.264
data required time                                                                                                       3.264
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       3.264
data arrival time                                                                                                       -2.352
------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                              0.912


#Path 96
Startpoint: addr_a[6].inpad[0] (.input at (5,8) clocked by clock0)
Endpoint  : $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_B1[9] (RS_TDP36K at (7,2) clocked by clock0)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
input external delay                                                                                           1.000     1.000
addr_a[6].inpad[0] (.input at (5,8))                                                                           0.000     1.000
| (intra 'io' routing)                                                                                         0.894     1.894
| (OPIN:84280 side: (TOP,) (5,8,0)0))                                                                          0.000     1.894
| (CHANX:106400 L4 length:4 (5,8,0)-> (8,8,0))                                                                 0.119     2.013
| (CHANY:110165 L4 length:4 (5,8,0)-> (5,5,0))                                                                 0.119     2.132
| (CHANX:103510 L4 length:4 (6,4,0)-> (9,4,0))                                                                 0.119     2.251
| (IPIN:33427 side: (TOP,) (7,4,0)0))                                                                          0.101     2.352
| (intra 'bram' routing)                                                                                       0.000     2.352
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_B1[9] (RS_TDP36K at (7,2))                       0.000     2.352
data arrival time                                                                                                        2.352

clock clock0 (rise edge)                                                                                       2.500     2.500
clock source latency                                                                                           0.000     2.500
clock0.inpad[0] (.input at (6,8))                                                                              0.000     2.500
| (intra 'io' routing)                                                                                         0.894     3.394
| (inter-block routing:global net)                                                                             0.000     3.394
| (intra 'bram' routing)                                                                                       0.000     3.394
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_B1[0] (RS_TDP36K at (7,2))                        0.000     3.394
clock uncertainty                                                                                              0.000     3.394
cell setup time                                                                                               -0.130     3.264
data required time                                                                                                       3.264
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       3.264
data arrival time                                                                                                       -2.352
------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                              0.912


#Path 97
Startpoint: addr_a[7].inpad[0] (.input at (5,8) clocked by clock0)
Endpoint  : $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_B1[10] (RS_TDP36K at (7,2) clocked by clock0)
Path Type : setup

Point                                                                                                            Incr      Path
-------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                            0.000     0.000
input external delay                                                                                            1.000     1.000
addr_a[7].inpad[0] (.input at (5,8))                                                                            0.000     1.000
| (intra 'io' routing)                                                                                          0.894     1.894
| (OPIN:84281 side: (TOP,) (5,8,0)0))                                                                           0.000     1.894
| (CHANX:106402 L4 length:4 (5,8,0)-> (8,8,0))                                                                  0.119     2.013
| (CHANY:110775 L4 length:4 (6,8,0)-> (6,5,0))                                                                  0.119     2.132
| (CHANX:103576 L4 length:4 (7,4,0)-> (10,4,0))                                                                 0.119     2.251
| (IPIN:33422 side: (TOP,) (7,4,0)0))                                                                           0.101     2.352
| (intra 'bram' routing)                                                                                        0.000     2.352
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_B1[10] (RS_TDP36K at (7,2))                       0.000     2.352
data arrival time                                                                                                         2.352

clock clock0 (rise edge)                                                                                        2.500     2.500
clock source latency                                                                                            0.000     2.500
clock0.inpad[0] (.input at (6,8))                                                                               0.000     2.500
| (intra 'io' routing)                                                                                          0.894     3.394
| (inter-block routing:global net)                                                                              0.000     3.394
| (intra 'bram' routing)                                                                                        0.000     3.394
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_B1[0] (RS_TDP36K at (7,2))                         0.000     3.394
clock uncertainty                                                                                               0.000     3.394
cell setup time                                                                                                -0.130     3.264
data required time                                                                                                        3.264
-------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                        3.264
data arrival time                                                                                                        -2.352
-------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                               0.912


#Path 98
Startpoint: addr_b[3].inpad[0] (.input at (6,8) clocked by clock0)
Endpoint  : $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_A2[6] (RS_TDP36K at (7,2) clocked by clock1)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
input external delay                                                                                           1.000     1.000
addr_b[3].inpad[0] (.input at (6,8))                                                                           0.000     1.000
| (intra 'io' routing)                                                                                         0.894     1.894
| (OPIN:87212 side: (RIGHT,) (6,8,0)0))                                                                        0.000     1.894
| (CHANY:110769 L4 length:4 (6,8,0)-> (6,5,0))                                                                 0.119     2.013
| (CHANX:105744 L1 length:1 (7,7,0)-> (7,7,0))                                                                 0.061     2.074
| (CHANY:111343 L4 length:4 (7,7,0)-> (7,4,0))                                                                 0.119     2.193
| (CHANX:102803 L1 length:1 (7,3,0)-> (7,3,0))                                                                 0.061     2.254
| (IPIN:33341 side: (TOP,) (7,3,0)0))                                                                          0.101     2.355
| (intra 'bram' routing)                                                                                       0.000     2.355
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_A2[6] (RS_TDP36K at (7,2))                       0.000     2.355
data arrival time                                                                                                        2.355

clock clock1 (rise edge)                                                                                       2.500     2.500
clock source latency                                                                                           0.000     2.500
clock1.inpad[0] (.input at (5,8))                                                                              0.000     2.500
| (intra 'io' routing)                                                                                         0.894     3.394
| (inter-block routing:global net)                                                                             0.000     3.394
| (intra 'bram' routing)                                                                                       0.000     3.394
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_A2[0] (RS_TDP36K at (7,2))                        0.000     3.394
clock uncertainty                                                                                              0.000     3.394
cell setup time                                                                                               -0.125     3.269
data required time                                                                                                       3.269
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       3.269
data arrival time                                                                                                       -2.355
------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                              0.914


#Path 99
Startpoint: addr_b[4].inpad[0] (.input at (6,8) clocked by clock0)
Endpoint  : $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_A2[7] (RS_TDP36K at (7,2) clocked by clock1)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
input external delay                                                                                           1.000     1.000
addr_b[4].inpad[0] (.input at (6,8))                                                                           0.000     1.000
| (intra 'io' routing)                                                                                         0.894     1.894
| (OPIN:87213 side: (RIGHT,) (6,8,0)0))                                                                        0.000     1.894
| (CHANY:110849 L4 length:3 (6,8,0)-> (6,6,0))                                                                 0.119     2.013
| (CHANX:104322 L4 length:4 (7,5,0)-> (10,5,0))                                                                0.119     2.132
| (CHANY:111207 L4 length:4 (7,5,0)-> (7,2,0))                                                                 0.119     2.251
| (IPIN:33389 side: (RIGHT,) (7,3,0)0))                                                                        0.101     2.352
| (intra 'bram' routing)                                                                                       0.000     2.352
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].ADDR_A2[7] (RS_TDP36K at (7,2))                       0.000     2.352
data arrival time                                                                                                        2.352

clock clock1 (rise edge)                                                                                       2.500     2.500
clock source latency                                                                                           0.000     2.500
clock1.inpad[0] (.input at (5,8))                                                                              0.000     2.500
| (intra 'io' routing)                                                                                         0.894     3.394
| (inter-block routing:global net)                                                                             0.000     3.394
| (intra 'bram' routing)                                                                                       0.000     3.394
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_A2[0] (RS_TDP36K at (7,2))                        0.000     3.394
clock uncertainty                                                                                              0.000     3.394
cell setup time                                                                                               -0.125     3.269
data required time                                                                                                       3.269
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       3.269
data arrival time                                                                                                       -2.352
------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                              0.917


#Path 100
Startpoint: wd_b[3].inpad[0] (.input at (1,3) clocked by clock0)
Endpoint  : $abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].WDATA_A1[3] (RS_TDP36K at (7,2) clocked by clock1)
Path Type : setup

Point                                                                                                            Incr      Path
-------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                            0.000     0.000
input external delay                                                                                            1.000     1.000
wd_b[3].inpad[0] (.input at (1,3))                                                                              0.000     1.000
| (intra 'io' routing)                                                                                          0.894     1.894
| (OPIN:38164 side: (TOP,) (1,3,0)0))                                                                           0.000     1.894
| (CHANX:102352 L4 length:4 (1,3,0)-> (4,3,0))                                                                  0.119     2.013
| (CHANY:109423 L1 length:1 (4,3,0)-> (4,3,0))                                                                  0.061     2.074
| (CHANX:101968 L4 length:4 (5,2,0)-> (8,2,0))                                                                  0.119     2.193
| (CHANY:111157 L1 length:1 (7,2,0)-> (7,2,0))                                                                  0.061     2.254
| (IPIN:33267 side: (RIGHT,) (7,2,0)0))                                                                         0.101     2.355
| (intra 'bram' routing)                                                                                        0.000     2.355
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].WDATA_A1[3] (RS_TDP36K at (7,2))                       0.000     2.355
data arrival time                                                                                                         2.355

clock clock1 (rise edge)                                                                                        2.500     2.500
clock source latency                                                                                            0.000     2.500
clock1.inpad[0] (.input at (5,8))                                                                               0.000     2.500
| (intra 'io' routing)                                                                                          0.894     3.394
| (inter-block routing:global net)                                                                              0.000     3.394
| (intra 'bram' routing)                                                                                        0.000     3.394
$abc$12766$auto$memory_libmap.cc:1859:emit_port$12484[0].CLK_A1[0] (RS_TDP36K at (7,2))                         0.000     3.394
clock uncertainty                                                                                               0.000     3.394
cell setup time                                                                                                -0.099     3.296
data required time                                                                                                        3.296
-------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                        3.296
data arrival time                                                                                                        -2.355
-------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                               0.941


#End of timing report
