// Seed: 845577087
module module_0 (
    output supply0 id_0,
    output tri id_1
);
  wire id_3;
endmodule
module module_0 (
    output wire id_0,
    input supply1 id_1,
    output tri id_2,
    output wire module_1,
    input tri0 id_4,
    input tri0 id_5,
    output supply1 id_6,
    input wand id_7,
    input uwire id_8
);
  xnor (id_6, id_7, id_5, id_8, id_4, id_1);
  module_0(
      id_2, id_6
  );
endmodule
module module_0 (
    input wand id_0,
    output wand id_1,
    input uwire id_2,
    input tri id_3,
    input uwire id_4,
    input supply1 id_5,
    input tri id_6,
    input tri id_7,
    output wor id_8,
    input wand id_9,
    input tri id_10,
    output supply1 id_11,
    input wor id_12,
    input tri id_13,
    output tri0 id_14,
    output tri id_15,
    output wire id_16,
    input wire id_17,
    input uwire module_2,
    input tri0 id_19
    , id_25,
    input supply1 id_20,
    input wire id_21,
    input wire id_22,
    input wor id_23
);
  assign id_15 = !id_20;
  tri0 id_26;
  tri  id_27;
  assign id_27 = 1 ? id_2 : id_10 ? id_27 : 1;
  module_0(
      id_14, id_8
  );
  assign id_26 = 1;
  wire id_28;
  nand (
      id_8,
      id_17,
      id_23,
      id_4,
      id_12,
      id_25,
      id_27,
      id_21,
      id_5,
      id_22,
      id_2,
      id_13,
      id_7,
      id_0,
      id_9,
      id_26,
      id_3
  );
endmodule
