// Seed: 2251947287
module module_0 (
    input uwire id_0,
    output wire id_1,
    input tri0 id_2,
    input wand id_3,
    output uwire id_4,
    output supply1 id_5,
    input tri1 id_6,
    output tri0 id_7,
    input wand id_8,
    input tri0 id_9,
    input uwire id_10,
    input supply1 id_11,
    output tri id_12,
    output wor id_13,
    input supply1 id_14,
    output tri0 id_15,
    input tri id_16,
    input tri id_17,
    input wor id_18,
    input wand id_19,
    input tri id_20,
    output tri1 id_21,
    output supply1 id_22,
    input wire id_23,
    input tri0 id_24
);
  wire [-1 'b0 : !  1 'h0] id_26;
  assign id_7 = -1'd0;
endmodule
module module_1 (
    input tri0 id_0,
    output wand id_1,
    input wire id_2,
    input tri id_3,
    input supply0 id_4,
    output wire id_5,
    output wand id_6,
    input tri1 id_7
);
  assign id_1 = -1'b0;
  module_0 modCall_1 (
      id_2,
      id_5,
      id_4,
      id_0,
      id_6,
      id_6,
      id_7,
      id_6,
      id_3,
      id_3,
      id_0,
      id_7,
      id_5,
      id_6,
      id_2,
      id_5,
      id_0,
      id_7,
      id_3,
      id_7,
      id_4,
      id_6,
      id_1,
      id_4,
      id_7
  );
  assign modCall_1.id_12 = 0;
  logic [1 : ~  -1] id_9, id_10;
endmodule
