# Reading pref.tcl
# do {D:/FPGA/10172025/Safety/Safety_0.1.9/test/test.mdo}
# Loading project test
# Model Technology ModelSim - Lattice FPGA Edition vlog 2023.3 Compiler 2023.07 Jul 18 2023
# Start time: 08:32:46 on Oct 20,2025
# vlog -reportprogress 300 "+incdir+D:/FPGA/10172025/Safety/Safety_0.1.9/src" -work work D:/FPGA/10172025/Safety/Safety_0.1.9/src/adc_current_check.v 
# -- Compiling module adc_current_check
# 
# Top level modules:
# 	adc_current_check
# End time: 08:32:46 on Oct 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Lattice FPGA Edition vlog 2023.3 Compiler 2023.07 Jul 18 2023
# Start time: 08:32:46 on Oct 20,2025
# vlog -reportprogress 300 "+incdir+D:/FPGA/10172025/Safety/Safety_0.1.9/src" -work work D:/FPGA/10172025/Safety/Safety_0.1.9/src/adc_check.v 
# -- Compiling module adc_check
# 
# Top level modules:
# 	adc_check
# End time: 08:32:46 on Oct 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Lattice FPGA Edition vlog 2023.3 Compiler 2023.07 Jul 18 2023
# Start time: 08:32:46 on Oct 20,2025
# vlog -reportprogress 300 "+incdir+D:/FPGA/10172025/Safety/Safety_0.1.9/src" -work work D:/FPGA/10172025/Safety/Safety_0.1.9/src/clock_generator.v 
# -- Compiling module clock_generator
# 
# Top level modules:
# 	clock_generator
# End time: 08:32:46 on Oct 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Lattice FPGA Edition vlog 2023.3 Compiler 2023.07 Jul 18 2023
# Start time: 08:32:46 on Oct 20,2025
# vlog -reportprogress 300 "+incdir+D:/FPGA/10172025/Safety/Safety_0.1.9/src" -work work D:/FPGA/10172025/Safety/Safety_0.1.9/src/power_peak_check.v 
# -- Compiling module power_peak_check
# 
# Top level modules:
# 	power_peak_check
# End time: 08:32:46 on Oct 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Lattice FPGA Edition vlog 2023.3 Compiler 2023.07 Jul 18 2023
# Start time: 08:32:46 on Oct 20,2025
# vlog -reportprogress 300 "+incdir+D:/FPGA/10172025/Safety/Safety_0.1.9/src" -work work D:/FPGA/10172025/Safety/Safety_0.1.9/src/adc_control.v 
# -- Compiling module adc_control
# 
# Top level modules:
# 	adc_control
# End time: 08:32:46 on Oct 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Lattice FPGA Edition vlog 2023.3 Compiler 2023.07 Jul 18 2023
# Start time: 08:32:46 on Oct 20,2025
# vlog -reportprogress 300 "+incdir+D:/FPGA/10172025/Safety/Safety_0.1.9" -work work D:/FPGA/10172025/Safety/Safety_0.1.9/power_peak_check_top.v 
# -- Compiling module power_peak_check_top
# 
# Top level modules:
# 	power_peak_check_top
# End time: 08:32:46 on Oct 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Lattice FPGA Edition vlog 2023.3 Compiler 2023.07 Jul 18 2023
# Start time: 08:32:46 on Oct 20,2025
# vlog -reportprogress 300 "+incdir+D:/FPGA/10172025/Safety/Safety_0.1.9/src" -work work D:/FPGA/10172025/Safety/Safety_0.1.9/src/logic_check.v 
# -- Compiling module logic_check
# 
# Top level modules:
# 	logic_check
# End time: 08:32:46 on Oct 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Lattice FPGA Edition vlog 2023.3 Compiler 2023.07 Jul 18 2023
# Start time: 08:32:46 on Oct 20,2025
# vlog -reportprogress 300 "+incdir+D:/FPGA/10172025/Safety/Safety_0.1.9/src" -work work D:/FPGA/10172025/Safety/Safety_0.1.9/src/limit_check.v 
# -- Compiling module limit_check
# 
# Top level modules:
# 	limit_check
# End time: 08:32:46 on Oct 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Lattice FPGA Edition vlog 2023.3 Compiler 2023.07 Jul 18 2023
# Start time: 08:32:46 on Oct 20,2025
# vlog -reportprogress 300 "+incdir+D:/FPGA/10172025/Safety/Safety_0.1.9/src" -work work D:/FPGA/10172025/Safety/Safety_0.1.9/src/registers.v 
# -- Compiling module registers
# 
# Top level modules:
# 	registers
# End time: 08:32:46 on Oct 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Lattice FPGA Edition vlog 2023.3 Compiler 2023.07 Jul 18 2023
# Start time: 08:32:46 on Oct 20,2025
# vlog -reportprogress 300 "+incdir+D:/FPGA/10172025/Safety/Safety_0.1.9/src" -work work D:/FPGA/10172025/Safety/Safety_0.1.9/src/i2cslave_controller.v 
# -- Compiling module i2cslave_controller
# 
# Top level modules:
# 	i2cslave_controller
# End time: 08:32:46 on Oct 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Lattice FPGA Edition vlog 2023.3 Compiler 2023.07 Jul 18 2023
# Start time: 08:32:46 on Oct 20,2025
# vlog -reportprogress 300 "+incdir+D:/FPGA/10172025/Safety/Safety_0.1.9/src" -work work D:/FPGA/10172025/Safety/Safety_0.1.9/src/filter.v 
# -- Compiling module filter
# 
# Top level modules:
# 	filter
# End time: 08:32:46 on Oct 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Lattice FPGA Edition vlog 2023.3 Compiler 2023.07 Jul 18 2023
# Start time: 08:32:46 on Oct 20,2025
# vlog -reportprogress 300 "+incdir+D:/FPGA/10172025/Safety/Safety_0.1.9/src" -work work D:/FPGA/10172025/Safety/Safety_0.1.9/src/i2cslave_controller_top.v 
# -- Compiling module i2cslave_controller_top
# 
# Top level modules:
# 	i2cslave_controller_top
# End time: 08:32:46 on Oct 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Lattice FPGA Edition vlog 2023.3 Compiler 2023.07 Jul 18 2023
# Start time: 08:32:46 on Oct 20,2025
# vlog -reportprogress 300 "+incdir+D:/FPGA/10172025/Safety/Safety_0.1.9/src" -work work D:/FPGA/10172025/Safety/Safety_0.1.9/src/i2c_slave_top.v 
# -- Compiling module i2c_slave_top
# 
# Top level modules:
# 	i2c_slave_top
# End time: 08:32:47 on Oct 20,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Lattice FPGA Edition vlog 2023.3 Compiler 2023.07 Jul 18 2023
# Start time: 08:32:47 on Oct 20,2025
# vlog -reportprogress 300 "+incdir+D:/FPGA/10172025/Safety/Safety_0.1.9/src" -work work D:/FPGA/10172025/Safety/Safety_0.1.9/src/heart_beat.v 
# -- Compiling module heart_beat
# 
# Top level modules:
# 	heart_beat
# End time: 08:32:47 on Oct 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Lattice FPGA Edition vlog 2023.3 Compiler 2023.07 Jul 18 2023
# Start time: 08:32:47 on Oct 20,2025
# vlog -reportprogress 300 "+incdir+D:/FPGA/10172025/Safety/Safety_0.1.9/src" -work work D:/FPGA/10172025/Safety/Safety_0.1.9/src/synrhonizer.v 
# -- Compiling module synchronizer
# 
# Top level modules:
# 	synchronizer
# End time: 08:32:47 on Oct 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Lattice FPGA Edition vlog 2023.3 Compiler 2023.07 Jul 18 2023
# Start time: 08:32:47 on Oct 20,2025
# vlog -reportprogress 300 "+incdir+D:/FPGA/10172025/Safety/Safety_0.1.9" -work work D:/FPGA/10172025/Safety/Safety_0.1.9/PLL.v 
# -- Compiling module PLL
# 
# Top level modules:
# 	PLL
# End time: 08:32:47 on Oct 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Lattice FPGA Edition vlog 2023.3 Compiler 2023.07 Jul 18 2023
# Start time: 08:32:47 on Oct 20,2025
# vlog -reportprogress 300 "+incdir+D:/FPGA/10172025/Safety/Safety_0.1.9/src" -work work D:/FPGA/10172025/Safety/Safety_0.1.9/src/reset_laser.v 
# -- Compiling module reset_laser
# 
# Top level modules:
# 	reset_laser
# End time: 08:32:47 on Oct 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Lattice FPGA Edition vlog 2023.3 Compiler 2023.07 Jul 18 2023
# Start time: 08:32:47 on Oct 20,2025
# vlog -reportprogress 300 "+incdir+D:/FPGA/10172025/Safety/Safety_0.1.9/src" -work work D:/FPGA/10172025/Safety/Safety_0.1.9/src/reset_generator.v 
# -- Compiling module reset_generator
# 
# Top level modules:
# 	reset_generator
# End time: 08:32:47 on Oct 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Lattice FPGA Edition vlog 2023.3 Compiler 2023.07 Jul 18 2023
# Start time: 08:32:47 on Oct 20,2025
# vlog -reportprogress 300 "+incdir+D:/FPGA/10172025/Safety/Safety_0.1.9/src" -work work D:/FPGA/10172025/Safety/Safety_0.1.9/src/top.v 
# -- Compiling module top
# ** Warning: D:/FPGA/10172025/Safety/Safety_0.1.9/src/top.v(132): (vlog-2121) Illegal concatenation of an unsized constant. Will treat it as a 32-bit value.
# 
# Top level modules:
# 	top
# End time: 08:32:47 on Oct 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Lattice FPGA Edition vlog 2023.3 Compiler 2023.07 Jul 18 2023
# Start time: 08:32:47 on Oct 20,2025
# vlog -reportprogress 300 "+incdir+D:/FPGA/10172025/Safety/Safety_0.1.9/TestBench" -work work D:/FPGA/10172025/Safety/Safety_0.1.9/TestBench/i2c_master.v 
# -- Compiling module i2c_master
# 
# Top level modules:
# 	i2c_master
# End time: 08:32:48 on Oct 20,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Lattice FPGA Edition vlog 2023.3 Compiler 2023.07 Jul 18 2023
# Start time: 08:32:48 on Oct 20,2025
# vlog -reportprogress 300 "+incdir+D:/FPGA/10172025/Safety/Safety_0.1.9/TestBench" -work work D:/FPGA/10172025/Safety/Safety_0.1.9/TestBench/top_tb.v 
# -- Compiling module top_tb
# 
# Top level modules:
# 	top_tb
# End time: 08:32:48 on Oct 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Lattice FPGA Edition vlog 2023.3 Compiler 2023.07 Jul 18 2023
# Start time: 08:32:48 on Oct 20,2025
# vlog -reportprogress 300 "+incdir+D:/FPGA/10172025/Safety/Safety_0.1.9/TestBench" -work work D:/FPGA/10172025/Safety/Safety_0.1.9/TestBench/i2c_slave_tb.v 
# -- Compiling module i2c_slave_tb
# 
# Top level modules:
# 	i2c_slave_tb
# End time: 08:32:48 on Oct 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Lattice FPGA Edition vlog 2023.3 Compiler 2023.07 Jul 18 2023
# Start time: 08:32:48 on Oct 20,2025
# vlog -reportprogress 300 "+incdir+D:/FPGA/10172025/Safety/Safety_0.1.9/TestBench" -work work D:/FPGA/10172025/Safety/Safety_0.1.9/TestBench/i2c_test_bench.v 
# -- Compiling module i2c_test_bench
# 
# Top level modules:
# 	i2c_test_bench
# End time: 08:32:48 on Oct 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Lattice FPGA Edition vlog 2023.3 Compiler 2023.07 Jul 18 2023
# Start time: 08:32:48 on Oct 20,2025
# vlog -reportprogress 300 "+incdir+D:/FPGA/10172025/Safety/Safety_0.1.9/TestBench" -work work D:/FPGA/10172025/Safety/Safety_0.1.9/TestBench/tb_defines.v 
# End time: 08:32:48 on Oct 20,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -L work -L pmi_work -L ovi_machxo2 top_tb 
# Start time: 08:32:48 on Oct 20,2025
# //  ModelSim - Lattice FPGA Edition 2023.3 Jul 18 2023
# //
# //  Copyright 1991-2023 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim - Lattice FPGA Edition and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading work.top_tb
# Loading work.i2c_master
# Loading work.top
# Loading work.reset_generator
# Loading work.reset_laser
# Loading work.PLL
# Loading ovi_machxo2.VLO
# Loading ovi_machxo2.EHXPLLJ
# Loading work.synchronizer
# Loading work.heart_beat
# Loading work.i2c_slave_top
# Loading work.i2cslave_controller_top
# Loading work.filter
# Loading work.i2cslave_controller
# Loading work.registers
# Loading work.limit_check
# Loading work.logic_check
# Loading work.power_peak_check_top
# Loading work.adc_control
# Loading work.power_peak_check
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'pwr_good'. The port definition is at: D:/FPGA/10172025/Safety/Safety_0.1.9/src/top.v(22).
#    Time: 0 fs  Iteration: 0  Instance: /top_tb/top File: D:/FPGA/10172025/Safety/Safety_0.1.9/TestBench/top_tb.v Line: 84
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'select'. The port definition is at: D:/FPGA/10172025/Safety/Safety_0.1.9/src/top.v(23).
#    Time: 0 fs  Iteration: 0  Instance: /top_tb/top File: D:/FPGA/10172025/Safety/Safety_0.1.9/TestBench/top_tb.v Line: 84
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (1) for port 'ID'. The port definition is at: D:/FPGA/10172025/Safety/Safety_0.1.9/src/i2c_slave_top.v(31).
#    Time: 0 fs  Iteration: 0  Instance: /top_tb/top/i2c_slave_top File: D:/FPGA/10172025/Safety/Safety_0.1.9/src/top.v Line: 209
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (1) for port 'monitor_status'. The port definition is at: D:/FPGA/10172025/Safety/Safety_0.1.9/src/i2c_slave_top.v(38).
#    Time: 0 fs  Iteration: 0  Instance: /top_tb/top/i2c_slave_top File: D:/FPGA/10172025/Safety/Safety_0.1.9/src/top.v Line: 209
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'i2cslave_controller_u1'.  Expected 26, found 18.
#    Time: 0 fs  Iteration: 0  Instance: /top_tb/top/i2c_slave_top/i2cslave_controller_top/i2cslave_controller_u1 File: D:/FPGA/10172025/Safety/Safety_0.1.9/src/i2cslave_controller_top.v Line: 124
# ** Warning: (vsim-3722) D:/FPGA/10172025/Safety/Safety_0.1.9/src/i2cslave_controller_top.v(124): [TFMPC] - Missing connection for port 'o_intr'.
# ** Warning: (vsim-3722) D:/FPGA/10172025/Safety/Safety_0.1.9/src/i2cslave_controller_top.v(124): [TFMPC] - Missing connection for port 'o_rx_status'.
# ** Warning: (vsim-3722) D:/FPGA/10172025/Safety/Safety_0.1.9/src/i2cslave_controller_top.v(124): [TFMPC] - Missing connection for port 'o_data_request'.
# ** Warning: (vsim-3722) D:/FPGA/10172025/Safety/Safety_0.1.9/src/i2cslave_controller_top.v(124): [TFMPC] - Missing connection for port 'o_init_done'.
# ** Warning: (vsim-3722) D:/FPGA/10172025/Safety/Safety_0.1.9/src/i2cslave_controller_top.v(124): [TFMPC] - Missing connection for port 'o_rd_done'.
# ** Warning: (vsim-3722) D:/FPGA/10172025/Safety/Safety_0.1.9/src/i2cslave_controller_top.v(124): [TFMPC] - Missing connection for port 'o_timeout_err'.
# ** Warning: (vsim-3722) D:/FPGA/10172025/Safety/Safety_0.1.9/src/i2cslave_controller_top.v(124): [TFMPC] - Missing connection for port 'o_init_intr'.
# ** Warning: (vsim-3722) D:/FPGA/10172025/Safety/Safety_0.1.9/src/i2cslave_controller_top.v(124): [TFMPC] - Missing connection for port 'o_timeout_intr'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'registers'.  Expected 29, found 28.
#    Time: 0 fs  Iteration: 0  Instance: /top_tb/top/i2c_slave_top/registers File: D:/FPGA/10172025/Safety/Safety_0.1.9/src/i2c_slave_top.v Line: 74
# ** Warning: (vsim-3722) D:/FPGA/10172025/Safety/Safety_0.1.9/src/i2c_slave_top.v(74): [TFMPC] - Missing connection for port 'pwm_current_limit'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'adc_control'.  Expected 14, found 13.
#    Time: 0 fs  Iteration: 0  Instance: /top_tb/top/power_peak_check_top/adc_control File: D:/FPGA/10172025/Safety/Safety_0.1.9/power_peak_check_top.v Line: 29
# ** Warning: (vsim-3722) D:/FPGA/10172025/Safety/Safety_0.1.9/power_peak_check_top.v(29): [TFMPC] - Missing connection for port 'clear_peak_power'.
# .main_pane.wave.interior.cs.body.pw.wf
add wave -position end sim:/top_tb/top/reset_generator/*
run -all
#               203002: The I2C Master Has Generated a Start Condition.
#  
#               281502: The I2C Master Sends the 7-bit I2C Address 0x41 (0b1000001)
#  
#               374752: The I2C Master Sends the I2C Register Byte 0x00
#  
#               470502: I2C Master Write Data = 0xb1
#  
#               565002: I2C Master Write Data = 0x05
#  
#               659502: I2C Master Write Data = 0x00
#  
#               754002: I2C Master Write Data = 0x00
#  
#               780052: The I2C Master Has Generated a Stop Condition
#              --------------------------------------------------------
#  
#  
#               890502: The I2C Master Has Generated a Start Condition.
#  
#               969002: The I2C Master Sends the 7-bit I2C Address 0x41 (0b1000001)
#  
#              1062252: The I2C Master Sends the I2C Register Byte 0x04
#  
#              1158002: I2C Master Write Data = 0xf1
#  
#              1252502: I2C Master Write Data = 0x05
#  
#              1347002: I2C Master Write Data = 0x00
#  
#              1441502: I2C Master Write Data = 0x00
#  
#              1467552: The I2C Master Has Generated a Stop Condition
#              --------------------------------------------------------
#  
#  
#              1578002: The I2C Master Has Generated a Start Condition.
#  
#              1656502: The I2C Master Sends the 7-bit I2C Address 0x41 (0b1000001)
#  
#              1749752: The I2C Master Sends the I2C Register Byte 0x08
#  
#              1845502: I2C Master Write Data = 0x01
#  
#              1940002: I2C Master Write Data = 0x1a
#  
#              2034502: I2C Master Write Data = 0x09
#  
#              2129002: I2C Master Write Data = 0x00
#  
#              2155052: The I2C Master Has Generated a Stop Condition
#              --------------------------------------------------------
#  
#  
#              2265502: The I2C Master Has Generated a Start Condition.
#  
#              2344002: The I2C Master Sends the 7-bit I2C Address 0x41 (0b1000001)
#  
#              2437252: The I2C Master Sends the I2C Register Byte 0x0c
#  
#              2533002: I2C Master Write Data = 0x01
#  
#              2627502: I2C Master Write Data = 0x1b
#  
#              2722002: I2C Master Write Data = 0x09
#  
#              2816502: I2C Master Write Data = 0x00
#  
#              2842552: The I2C Master Has Generated a Stop Condition
#              --------------------------------------------------------
#  
#  
#              2953002: The I2C Master Has Generated a Start Condition.
#  
#              3031502: The I2C Master Sends the 7-bit I2C Address 0x41 (0b1000001)
#  
#              3124752: The I2C Master Sends the I2C Register Byte 0x20
#  
#              3220502: I2C Master Write Data = 0x80
#  
#              3246552: The I2C Master Has Generated a Stop Condition
#              --------------------------------------------------------
#  
#  
# ** Note: $stop    : D:/FPGA/10172025/Safety/Safety_0.1.9/TestBench/i2c_master.v(225)
#    Time: 3246558 ns  Iteration: 0  Instance: /top_tb/master_uut
# Break in Module i2c_master at D:/FPGA/10172025/Safety/Safety_0.1.9/TestBench/i2c_master.v line 225
run -all
# Break key hit
# Break at a source-protected location
# End time: 08:33:38 on Oct 20,2025, Elapsed time: 0:00:50
# Errors: 0, Warnings: 45
