{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1671057606264 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1671057606268 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 14 16:40:06 2022 " "Processing started: Wed Dec 14 16:40:06 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1671057606268 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671057606268 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off final_project -c final_project " "Command: quartus_map --read_settings_files=on --write_settings_files=off final_project -c final_project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671057606269 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1671057608020 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1671057608020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "win_2048_pic/win_2048_pic_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file win_2048_pic/win_2048_pic_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 win_2048_pic_rom " "Found entity 1: win_2048_pic_rom" {  } { { "win_2048_pic/win_2048_pic_rom.sv" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/final/win_2048_pic/win_2048_pic_rom.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671057629819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671057629819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "win_2048_pic/win_2048_pic_palette.sv 1 1 " "Found 1 design units, including 1 entities, in source file win_2048_pic/win_2048_pic_palette.sv" { { "Info" "ISGN_ENTITY_NAME" "1 win_2048_pic_palette " "Found entity 1: win_2048_pic_palette" {  } { { "win_2048_pic/win_2048_pic_palette.sv" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/final/win_2048_pic/win_2048_pic_palette.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671057629850 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671057629850 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lose_2048_pic/lose_2048_pic_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file lose_2048_pic/lose_2048_pic_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lose_2048_pic_rom " "Found entity 1: lose_2048_pic_rom" {  } { { "lose_2048_pic/lose_2048_pic_rom.sv" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/final/lose_2048_pic/lose_2048_pic_rom.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671057629877 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671057629877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lose_2048_pic/lose_2048_pic_palette.sv 1 1 " "Found 1 design units, including 1 entities, in source file lose_2048_pic/lose_2048_pic_palette.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lose_2048_pic_palette " "Found entity 1: lose_2048_pic_palette" {  } { { "lose_2048_pic/lose_2048_pic_palette.sv" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/final/lose_2048_pic/lose_2048_pic_palette.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671057629910 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671057629910 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "256 tile drawing/256 tile drawing_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file 256 tile drawing/256 tile drawing_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tile_256_pic_rom " "Found entity 1: tile_256_pic_rom" {  } { { "256 tile drawing/256 tile drawing_rom.sv" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/final/256 tile drawing/256 tile drawing_rom.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671057629937 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671057629937 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "256 tile drawing/256 tile drawing_palette.sv 1 1 " "Found 1 design units, including 1 entities, in source file 256 tile drawing/256 tile drawing_palette.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tile_256_pic_palette " "Found entity 1: tile_256_pic_palette" {  } { { "256 tile drawing/256 tile drawing_palette.sv" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/final/256 tile drawing/256 tile drawing_palette.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671057629970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671057629970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "128 tile drawing/128 tile drawing_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file 128 tile drawing/128 tile drawing_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tile_128_pic_rom " "Found entity 1: tile_128_pic_rom" {  } { { "128 tile drawing/128 tile drawing_rom.sv" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/final/128 tile drawing/128 tile drawing_rom.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671057630000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671057630000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "128 tile drawing/128 tile drawing_palette.sv 1 1 " "Found 1 design units, including 1 entities, in source file 128 tile drawing/128 tile drawing_palette.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tile_128_pic_palette " "Found entity 1: tile_128_pic_palette" {  } { { "128 tile drawing/128 tile drawing_palette.sv" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/final/128 tile drawing/128 tile drawing_palette.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671057630028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671057630028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "64 tile drawing/64 tile drawing_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file 64 tile drawing/64 tile drawing_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tile_64_pic_rom " "Found entity 1: tile_64_pic_rom" {  } { { "64 tile drawing/64 tile drawing_rom.sv" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/final/64 tile drawing/64 tile drawing_rom.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671057630054 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671057630054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "64 tile drawing/64 tile drawing_palette.sv 1 1 " "Found 1 design units, including 1 entities, in source file 64 tile drawing/64 tile drawing_palette.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tile_64_pic_palette " "Found entity 1: tile_64_pic_palette" {  } { { "64 tile drawing/64 tile drawing_palette.sv" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/final/64 tile drawing/64 tile drawing_palette.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671057630085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671057630085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "32 tile drawing/32 tile drawing_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file 32 tile drawing/32 tile drawing_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tile_32_pic_rom " "Found entity 1: tile_32_pic_rom" {  } { { "32 tile drawing/32 tile drawing_rom.sv" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/final/32 tile drawing/32 tile drawing_rom.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671057630113 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671057630113 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "32 tile drawing/32 tile drawing_palette.sv 1 1 " "Found 1 design units, including 1 entities, in source file 32 tile drawing/32 tile drawing_palette.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tile_32_pic_palette " "Found entity 1: tile_32_pic_palette" {  } { { "32 tile drawing/32 tile drawing_palette.sv" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/final/32 tile drawing/32 tile drawing_palette.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671057630143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671057630143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "16 tile drawing/16 tile drawing_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file 16 tile drawing/16 tile drawing_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tile_16_pic_rom " "Found entity 1: tile_16_pic_rom" {  } { { "16 tile drawing/16 tile drawing_rom.sv" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/final/16 tile drawing/16 tile drawing_rom.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671057630167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671057630167 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "16 tile drawing/16 tile drawing_palette.sv 1 1 " "Found 1 design units, including 1 entities, in source file 16 tile drawing/16 tile drawing_palette.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tile_16_pic_palette " "Found entity 1: tile_16_pic_palette" {  } { { "16 tile drawing/16 tile drawing_palette.sv" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/final/16 tile drawing/16 tile drawing_palette.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671057630194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671057630194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "4 tile drawing/4 tile drawing_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file 4 tile drawing/4 tile drawing_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tile_4_pic_rom " "Found entity 1: tile_4_pic_rom" {  } { { "4 tile drawing/4 tile drawing_rom.sv" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/final/4 tile drawing/4 tile drawing_rom.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671057630227 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671057630227 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "4 tile drawing/4 tile drawing_palette.sv 1 1 " "Found 1 design units, including 1 entities, in source file 4 tile drawing/4 tile drawing_palette.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tile_4_pic_palette " "Found entity 1: tile_4_pic_palette" {  } { { "4 tile drawing/4 tile drawing_palette.sv" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/final/4 tile drawing/4 tile drawing_palette.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671057630252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671057630252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "2 tile drawing/2 tile drawing_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file 2 tile drawing/2 tile drawing_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tile_2_pic_rom " "Found entity 1: tile_2_pic_rom" {  } { { "2 tile drawing/2 tile drawing_rom.sv" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/final/2 tile drawing/2 tile drawing_rom.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671057630283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671057630283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "2 tile drawing/2 tile drawing_palette.sv 1 1 " "Found 1 design units, including 1 entities, in source file 2 tile drawing/2 tile drawing_palette.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tile_2_pic_palette " "Found entity 1: tile_2_pic_palette" {  } { { "2 tile drawing/2 tile drawing_palette.sv" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/final/2 tile drawing/2 tile drawing_palette.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671057630302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671057630302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "8 tile drawing/8 tile drawing_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file 8 tile drawing/8 tile drawing_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tile_8_pic_rom " "Found entity 1: tile_8_pic_rom" {  } { { "8 tile drawing/8 tile drawing_rom.sv" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/final/8 tile drawing/8 tile drawing_rom.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671057630334 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671057630334 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "8 tile drawing/8 tile drawing_palette.sv 1 1 " "Found 1 design units, including 1 entities, in source file 8 tile drawing/8 tile drawing_palette.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tile_8_pic_palette " "Found entity 1: tile_8_pic_palette" {  } { { "8 tile drawing/8 tile drawing_palette.sv" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/final/8 tile drawing/8 tile drawing_palette.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671057630365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671057630365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "2048 game image_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file 2048 game image_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 game_image_rom " "Found entity 1: game_image_rom" {  } { { "2048 game image_rom.sv" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/final/2048 game image_rom.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671057630394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671057630394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "2048 game image_palette.sv 1 1 " "Found 1 design units, including 1 entities, in source file 2048 game image_palette.sv" { { "Info" "ISGN_ENTITY_NAME" "1 game_image_palette " "Found entity 1: game_image_palette" {  } { { "2048 game image_palette.sv" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/final/2048 game image_palette.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671057630421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671057630421 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "red Red 2048 game image_mapper.sv(6) " "Verilog HDL Declaration information at 2048 game image_mapper.sv(6): object \"red\" differs only in case from object \"Red\" in the same scope" {  } { { "2048 game image_mapper.sv" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/final/2048 game image_mapper.sv" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1671057630451 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "green Green 2048 game image_mapper.sv(6) " "Verilog HDL Declaration information at 2048 game image_mapper.sv(6): object \"green\" differs only in case from object \"Green\" in the same scope" {  } { { "2048 game image_mapper.sv" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/final/2048 game image_mapper.sv" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1671057630451 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "blue Blue 2048 game image_mapper.sv(7) " "Verilog HDL Declaration information at 2048 game image_mapper.sv(7): object \"blue\" differs only in case from object \"Blue\" in the same scope" {  } { { "2048 game image_mapper.sv" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/final/2048 game image_mapper.sv" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1671057630451 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "2048 game image_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file 2048 game image_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 game_image_mapper " "Found entity 1: game_image_mapper" {  } { { "2048 game image_mapper.sv" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/final/2048 game image_mapper.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671057630456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671057630456 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "2048 4 tile_palette.sv " "Can't analyze file -- file 2048 4 tile_palette.sv is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1671057630466 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "2048 4 tile_rom.sv " "Can't analyze file -- file 2048 4 tile_rom.sv is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1671057630479 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "2048 2 tile pic/2048 2 tile pic_rom.sv " "Can't analyze file -- file 2048 2 tile pic/2048 2 tile pic_rom.sv is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1671057630483 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "2048 2 tile pic/2048 2 tile pic_palette.sv " "Can't analyze file -- file 2048 2 tile pic/2048 2 tile pic_palette.sv is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1671057630486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project/synthesis/final_project.v 1 1 " "Found 1 design units, including 1 entities, in source file final_project/synthesis/final_project.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_project " "Found entity 1: final_project" {  } { { "final_project/synthesis/final_project.v" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/final/final_project/synthesis/final_project.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671057630533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671057630533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file final_project/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "final_project/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/final/final_project/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671057630560 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671057630560 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file final_project/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "final_project/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/final/final_project/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671057630585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671057630585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project/synthesis/submodules/final_project_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_project/synthesis/submodules/final_project_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_irq_mapper " "Found entity 1: final_project_irq_mapper" {  } { { "final_project/synthesis/submodules/final_project_irq_mapper.sv" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/final/final_project/synthesis/submodules/final_project_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671057630603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671057630603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project/synthesis/submodules/final_project_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file final_project/synthesis/submodules/final_project_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_mm_interconnect_0 " "Found entity 1: final_project_mm_interconnect_0" {  } { { "final_project/synthesis/submodules/final_project_mm_interconnect_0.v" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/final/final_project/synthesis/submodules/final_project_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671057630784 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671057630784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project/synthesis/submodules/final_project_mm_interconnect_0_avalon_st_adapter_005.v 1 1 " "Found 1 design units, including 1 entities, in source file final_project/synthesis/submodules/final_project_mm_interconnect_0_avalon_st_adapter_005.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_mm_interconnect_0_avalon_st_adapter_005 " "Found entity 1: final_project_mm_interconnect_0_avalon_st_adapter_005" {  } { { "final_project/synthesis/submodules/final_project_mm_interconnect_0_avalon_st_adapter_005.v" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/final/final_project/synthesis/submodules/final_project_mm_interconnect_0_avalon_st_adapter_005.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671057630817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671057630817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project/synthesis/submodules/final_project_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_project/synthesis/submodules/final_project_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0 " "Found entity 1: final_project_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0" {  } { { "final_project/synthesis/submodules/final_project_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/final/final_project/synthesis/submodules/final_project_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671057630835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671057630835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project/synthesis/submodules/final_project_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file final_project/synthesis/submodules/final_project_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_mm_interconnect_0_avalon_st_adapter " "Found entity 1: final_project_mm_interconnect_0_avalon_st_adapter" {  } { { "final_project/synthesis/submodules/final_project_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/final/final_project/synthesis/submodules/final_project_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671057630866 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671057630866 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project/synthesis/submodules/final_project_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_project/synthesis/submodules/final_project_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: final_project_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "final_project/synthesis/submodules/final_project_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/final/final_project/synthesis/submodules/final_project_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671057630892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671057630892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file final_project/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_handshake_clock_crosser " "Found entity 1: altera_avalon_st_handshake_clock_crosser" {  } { { "final_project/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/final/final_project/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671057630918 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671057630918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project/synthesis/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file final_project/synthesis/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "final_project/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/final/final_project/synthesis/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671057630944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671057630944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file final_project/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "final_project/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/final/final_project/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671057630968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671057630968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project/synthesis/submodules/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file final_project/synthesis/submodules/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "final_project/synthesis/submodules/altera_std_synchronizer_nocut.v" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/final/final_project/synthesis/submodules/altera_std_synchronizer_nocut.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671057630996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671057630996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_project/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "final_project/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/final/final_project/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671057631032 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671057631032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_project/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "final_project/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/final/final_project/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671057631059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671057631059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_project/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "final_project/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/final/final_project/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671057631083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671057631083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project/synthesis/submodules/final_project_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_project/synthesis/submodules/final_project_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_mm_interconnect_0_rsp_mux " "Found entity 1: final_project_mm_interconnect_0_rsp_mux" {  } { { "final_project/synthesis/submodules/final_project_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/final/final_project/synthesis/submodules/final_project_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671057631117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671057631117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file final_project/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "final_project/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/final/final_project/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671057631151 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "final_project/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/final/final_project/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671057631151 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671057631151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project/synthesis/submodules/final_project_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_project/synthesis/submodules/final_project_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_mm_interconnect_0_rsp_demux " "Found entity 1: final_project_mm_interconnect_0_rsp_demux" {  } { { "final_project/synthesis/submodules/final_project_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/final/final_project/synthesis/submodules/final_project_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671057631177 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671057631177 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project/synthesis/submodules/final_project_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_project/synthesis/submodules/final_project_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_mm_interconnect_0_cmd_mux " "Found entity 1: final_project_mm_interconnect_0_cmd_mux" {  } { { "final_project/synthesis/submodules/final_project_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/final/final_project/synthesis/submodules/final_project_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671057631201 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671057631201 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project/synthesis/submodules/final_project_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_project/synthesis/submodules/final_project_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_mm_interconnect_0_cmd_demux " "Found entity 1: final_project_mm_interconnect_0_cmd_demux" {  } { { "final_project/synthesis/submodules/final_project_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/final/final_project/synthesis/submodules/final_project_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671057631231 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671057631231 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_project/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "final_project/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/final/final_project/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671057631252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671057631252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_project/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "final_project/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/final/final_project/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671057631282 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671057631282 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file final_project/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "final_project/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/final/final_project/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671057631333 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "final_project/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/final/final_project/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671057631333 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "final_project/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/final/final_project/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671057631333 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "final_project/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/final/final_project/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671057631333 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "final_project/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/final/final_project/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671057631333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671057631333 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "final_project/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/final/final_project/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1671057631382 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project/synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_project/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "final_project/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/final/final_project/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671057631385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671057631385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_project/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "final_project/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/final/final_project/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671057631415 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671057631415 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "final_project/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/final/final_project/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1671057631432 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_project/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "final_project/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/final/final_project/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671057631441 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671057631441 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_project/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "final_project/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/final/final_project/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671057631467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671057631467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_project/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "final_project/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/final/final_project/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671057631498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671057631498 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel final_project_mm_interconnect_0_router_007.sv(48) " "Verilog HDL Declaration information at final_project_mm_interconnect_0_router_007.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "final_project/synthesis/submodules/final_project_mm_interconnect_0_router_007.sv" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/final/final_project/synthesis/submodules/final_project_mm_interconnect_0_router_007.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1671057631516 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel final_project_mm_interconnect_0_router_007.sv(49) " "Verilog HDL Declaration information at final_project_mm_interconnect_0_router_007.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "final_project/synthesis/submodules/final_project_mm_interconnect_0_router_007.sv" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/final/final_project/synthesis/submodules/final_project_mm_interconnect_0_router_007.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1671057631516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project/synthesis/submodules/final_project_mm_interconnect_0_router_007.sv 2 2 " "Found 2 design units, including 2 entities, in source file final_project/synthesis/submodules/final_project_mm_interconnect_0_router_007.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_mm_interconnect_0_router_007_default_decode " "Found entity 1: final_project_mm_interconnect_0_router_007_default_decode" {  } { { "final_project/synthesis/submodules/final_project_mm_interconnect_0_router_007.sv" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/final/final_project/synthesis/submodules/final_project_mm_interconnect_0_router_007.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671057631531 ""} { "Info" "ISGN_ENTITY_NAME" "2 final_project_mm_interconnect_0_router_007 " "Found entity 2: final_project_mm_interconnect_0_router_007" {  } { { "final_project/synthesis/submodules/final_project_mm_interconnect_0_router_007.sv" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/final/final_project/synthesis/submodules/final_project_mm_interconnect_0_router_007.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671057631531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671057631531 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel final_project_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at final_project_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "final_project/synthesis/submodules/final_project_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/final/final_project/synthesis/submodules/final_project_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1671057631550 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel final_project_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at final_project_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "final_project/synthesis/submodules/final_project_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/final/final_project/synthesis/submodules/final_project_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1671057631550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project/synthesis/submodules/final_project_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file final_project/synthesis/submodules/final_project_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_mm_interconnect_0_router_002_default_decode " "Found entity 1: final_project_mm_interconnect_0_router_002_default_decode" {  } { { "final_project/synthesis/submodules/final_project_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/final/final_project/synthesis/submodules/final_project_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671057631555 ""} { "Info" "ISGN_ENTITY_NAME" "2 final_project_mm_interconnect_0_router_002 " "Found entity 2: final_project_mm_interconnect_0_router_002" {  } { { "final_project/synthesis/submodules/final_project_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/final/final_project/synthesis/submodules/final_project_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671057631555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671057631555 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel final_project_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at final_project_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "final_project/synthesis/submodules/final_project_mm_interconnect_0_router.sv" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/final/final_project/synthesis/submodules/final_project_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1671057631584 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel final_project_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at final_project_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "final_project/synthesis/submodules/final_project_mm_interconnect_0_router.sv" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/final/final_project/synthesis/submodules/final_project_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1671057631584 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project/synthesis/submodules/final_project_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file final_project/synthesis/submodules/final_project_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_mm_interconnect_0_router_default_decode " "Found entity 1: final_project_mm_interconnect_0_router_default_decode" {  } { { "final_project/synthesis/submodules/final_project_mm_interconnect_0_router.sv" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/final/final_project/synthesis/submodules/final_project_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671057631598 ""} { "Info" "ISGN_ENTITY_NAME" "2 final_project_mm_interconnect_0_router " "Found entity 2: final_project_mm_interconnect_0_router" {  } { { "final_project/synthesis/submodules/final_project_mm_interconnect_0_router.sv" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/final/final_project/synthesis/submodules/final_project_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671057631598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671057631598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file final_project/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "final_project/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/final/final_project/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671057631632 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671057631632 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_project/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "final_project/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/final/final_project/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671057631658 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671057631658 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_project/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "final_project/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/final/final_project/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671057631683 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671057631683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_project/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "final_project/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/final/final_project/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671057631718 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671057631718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_project/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "final_project/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/final/final_project/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671057631750 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671057631750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project/synthesis/submodules/final_project_win_lose_pio.v 1 1 " "Found 1 design units, including 1 entities, in source file final_project/synthesis/submodules/final_project_win_lose_pio.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_win_lose_pio " "Found entity 1: final_project_win_lose_pio" {  } { { "final_project/synthesis/submodules/final_project_win_lose_pio.v" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/final/final_project/synthesis/submodules/final_project_win_lose_pio.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671057631775 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671057631775 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project/synthesis/submodules/final_project_usb_rst.v 1 1 " "Found 1 design units, including 1 entities, in source file final_project/synthesis/submodules/final_project_usb_rst.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_usb_rst " "Found entity 1: final_project_usb_rst" {  } { { "final_project/synthesis/submodules/final_project_usb_rst.v" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/final/final_project/synthesis/submodules/final_project_usb_rst.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671057631808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671057631808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project/synthesis/submodules/final_project_timer.v 1 1 " "Found 1 design units, including 1 entities, in source file final_project/synthesis/submodules/final_project_timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_timer " "Found entity 1: final_project_timer" {  } { { "final_project/synthesis/submodules/final_project_timer.v" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/final/final_project/synthesis/submodules/final_project_timer.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671057631832 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671057631832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project/synthesis/submodules/final_project_sysid_qsys_0.v 1 1 " "Found 1 design units, including 1 entities, in source file final_project/synthesis/submodules/final_project_sysid_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_sysid_qsys_0 " "Found entity 1: final_project_sysid_qsys_0" {  } { { "final_project/synthesis/submodules/final_project_sysid_qsys_0.v" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/final/final_project/synthesis/submodules/final_project_sysid_qsys_0.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671057631858 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671057631858 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project/synthesis/submodules/final_project_spi0.v 1 1 " "Found 1 design units, including 1 entities, in source file final_project/synthesis/submodules/final_project_spi0.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_spi0 " "Found entity 1: final_project_spi0" {  } { { "final_project/synthesis/submodules/final_project_spi0.v" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/final/final_project/synthesis/submodules/final_project_spi0.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671057631884 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671057631884 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project/synthesis/submodules/final_project_sdram_pll.v 4 4 " "Found 4 design units, including 4 entities, in source file final_project/synthesis/submodules/final_project_sdram_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_sdram_pll_dffpipe_l2c " "Found entity 1: final_project_sdram_pll_dffpipe_l2c" {  } { { "final_project/synthesis/submodules/final_project_sdram_pll.v" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/final/final_project/synthesis/submodules/final_project_sdram_pll.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671057631934 ""} { "Info" "ISGN_ENTITY_NAME" "2 final_project_sdram_pll_stdsync_sv6 " "Found entity 2: final_project_sdram_pll_stdsync_sv6" {  } { { "final_project/synthesis/submodules/final_project_sdram_pll.v" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/final/final_project/synthesis/submodules/final_project_sdram_pll.v" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671057631934 ""} { "Info" "ISGN_ENTITY_NAME" "3 final_project_sdram_pll_altpll_vg92 " "Found entity 3: final_project_sdram_pll_altpll_vg92" {  } { { "final_project/synthesis/submodules/final_project_sdram_pll.v" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/final/final_project/synthesis/submodules/final_project_sdram_pll.v" 130 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671057631934 ""} { "Info" "ISGN_ENTITY_NAME" "4 final_project_sdram_pll " "Found entity 4: final_project_sdram_pll" {  } { { "final_project/synthesis/submodules/final_project_sdram_pll.v" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/final/final_project/synthesis/submodules/final_project_sdram_pll.v" 217 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671057631934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671057631934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project/synthesis/submodules/final_project_sdram.v 2 2 " "Found 2 design units, including 2 entities, in source file final_project/synthesis/submodules/final_project_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_sdram_input_efifo_module " "Found entity 1: final_project_sdram_input_efifo_module" {  } { { "final_project/synthesis/submodules/final_project_sdram.v" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/final/final_project/synthesis/submodules/final_project_sdram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671057631976 ""} { "Info" "ISGN_ENTITY_NAME" "2 final_project_sdram " "Found entity 2: final_project_sdram" {  } { { "final_project/synthesis/submodules/final_project_sdram.v" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/final/final_project/synthesis/submodules/final_project_sdram.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671057631976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671057631976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project/synthesis/submodules/final_project_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file final_project/synthesis/submodules/final_project_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_onchip_memory2_0 " "Found entity 1: final_project_onchip_memory2_0" {  } { { "final_project/synthesis/submodules/final_project_onchip_memory2_0.v" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/final/final_project/synthesis/submodules/final_project_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671057631999 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671057631999 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project/synthesis/submodules/final_project_nios2_gen2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file final_project/synthesis/submodules/final_project_nios2_gen2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_nios2_gen2_0 " "Found entity 1: final_project_nios2_gen2_0" {  } { { "final_project/synthesis/submodules/final_project_nios2_gen2_0.v" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/final/final_project/synthesis/submodules/final_project_nios2_gen2_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671057632025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671057632025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project/synthesis/submodules/final_project_nios2_gen2_0_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file final_project/synthesis/submodules/final_project_nios2_gen2_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_nios2_gen2_0_cpu_register_bank_a_module " "Found entity 1: final_project_nios2_gen2_0_cpu_register_bank_a_module" {  } { { "final_project/synthesis/submodules/final_project_nios2_gen2_0_cpu.v" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/final/final_project/synthesis/submodules/final_project_nios2_gen2_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671057632109 ""} { "Info" "ISGN_ENTITY_NAME" "2 final_project_nios2_gen2_0_cpu_register_bank_b_module " "Found entity 2: final_project_nios2_gen2_0_cpu_register_bank_b_module" {  } { { "final_project/synthesis/submodules/final_project_nios2_gen2_0_cpu.v" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/final/final_project/synthesis/submodules/final_project_nios2_gen2_0_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671057632109 ""} { "Info" "ISGN_ENTITY_NAME" "3 final_project_nios2_gen2_0_cpu_nios2_oci_debug " "Found entity 3: final_project_nios2_gen2_0_cpu_nios2_oci_debug" {  } { { "final_project/synthesis/submodules/final_project_nios2_gen2_0_cpu.v" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/final/final_project/synthesis/submodules/final_project_nios2_gen2_0_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671057632109 ""} { "Info" "ISGN_ENTITY_NAME" "4 final_project_nios2_gen2_0_cpu_nios2_oci_break " "Found entity 4: final_project_nios2_gen2_0_cpu_nios2_oci_break" {  } { { "final_project/synthesis/submodules/final_project_nios2_gen2_0_cpu.v" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/final/final_project/synthesis/submodules/final_project_nios2_gen2_0_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671057632109 ""} { "Info" "ISGN_ENTITY_NAME" "5 final_project_nios2_gen2_0_cpu_nios2_oci_xbrk " "Found entity 5: final_project_nios2_gen2_0_cpu_nios2_oci_xbrk" {  } { { "final_project/synthesis/submodules/final_project_nios2_gen2_0_cpu.v" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/final/final_project/synthesis/submodules/final_project_nios2_gen2_0_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671057632109 ""} { "Info" "ISGN_ENTITY_NAME" "6 final_project_nios2_gen2_0_cpu_nios2_oci_dbrk " "Found entity 6: final_project_nios2_gen2_0_cpu_nios2_oci_dbrk" {  } { { "final_project/synthesis/submodules/final_project_nios2_gen2_0_cpu.v" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/final/final_project/synthesis/submodules/final_project_nios2_gen2_0_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671057632109 ""} { "Info" "ISGN_ENTITY_NAME" "7 final_project_nios2_gen2_0_cpu_nios2_oci_itrace " "Found entity 7: final_project_nios2_gen2_0_cpu_nios2_oci_itrace" {  } { { "final_project/synthesis/submodules/final_project_nios2_gen2_0_cpu.v" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/final/final_project/synthesis/submodules/final_project_nios2_gen2_0_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671057632109 ""} { "Info" "ISGN_ENTITY_NAME" "8 final_project_nios2_gen2_0_cpu_nios2_oci_td_mode " "Found entity 8: final_project_nios2_gen2_0_cpu_nios2_oci_td_mode" {  } { { "final_project/synthesis/submodules/final_project_nios2_gen2_0_cpu.v" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/final/final_project/synthesis/submodules/final_project_nios2_gen2_0_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671057632109 ""} { "Info" "ISGN_ENTITY_NAME" "9 final_project_nios2_gen2_0_cpu_nios2_oci_dtrace " "Found entity 9: final_project_nios2_gen2_0_cpu_nios2_oci_dtrace" {  } { { "final_project/synthesis/submodules/final_project_nios2_gen2_0_cpu.v" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/final/final_project/synthesis/submodules/final_project_nios2_gen2_0_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671057632109 ""} { "Info" "ISGN_ENTITY_NAME" "10 final_project_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: final_project_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "final_project/synthesis/submodules/final_project_nios2_gen2_0_cpu.v" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/final/final_project/synthesis/submodules/final_project_nios2_gen2_0_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671057632109 ""} { "Info" "ISGN_ENTITY_NAME" "11 final_project_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: final_project_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "final_project/synthesis/submodules/final_project_nios2_gen2_0_cpu.v" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/final/final_project/synthesis/submodules/final_project_nios2_gen2_0_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671057632109 ""} { "Info" "ISGN_ENTITY_NAME" "12 final_project_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: final_project_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "final_project/synthesis/submodules/final_project_nios2_gen2_0_cpu.v" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/final/final_project/synthesis/submodules/final_project_nios2_gen2_0_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671057632109 ""} { "Info" "ISGN_ENTITY_NAME" "13 final_project_nios2_gen2_0_cpu_nios2_oci_fifo " "Found entity 13: final_project_nios2_gen2_0_cpu_nios2_oci_fifo" {  } { { "final_project/synthesis/submodules/final_project_nios2_gen2_0_cpu.v" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/final/final_project/synthesis/submodules/final_project_nios2_gen2_0_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671057632109 ""} { "Info" "ISGN_ENTITY_NAME" "14 final_project_nios2_gen2_0_cpu_nios2_oci_pib " "Found entity 14: final_project_nios2_gen2_0_cpu_nios2_oci_pib" {  } { { "final_project/synthesis/submodules/final_project_nios2_gen2_0_cpu.v" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/final/final_project/synthesis/submodules/final_project_nios2_gen2_0_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671057632109 ""} { "Info" "ISGN_ENTITY_NAME" "15 final_project_nios2_gen2_0_cpu_nios2_oci_im " "Found entity 15: final_project_nios2_gen2_0_cpu_nios2_oci_im" {  } { { "final_project/synthesis/submodules/final_project_nios2_gen2_0_cpu.v" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/final/final_project/synthesis/submodules/final_project_nios2_gen2_0_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671057632109 ""} { "Info" "ISGN_ENTITY_NAME" "16 final_project_nios2_gen2_0_cpu_nios2_performance_monitors " "Found entity 16: final_project_nios2_gen2_0_cpu_nios2_performance_monitors" {  } { { "final_project/synthesis/submodules/final_project_nios2_gen2_0_cpu.v" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/final/final_project/synthesis/submodules/final_project_nios2_gen2_0_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671057632109 ""} { "Info" "ISGN_ENTITY_NAME" "17 final_project_nios2_gen2_0_cpu_nios2_avalon_reg " "Found entity 17: final_project_nios2_gen2_0_cpu_nios2_avalon_reg" {  } { { "final_project/synthesis/submodules/final_project_nios2_gen2_0_cpu.v" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/final/final_project/synthesis/submodules/final_project_nios2_gen2_0_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671057632109 ""} { "Info" "ISGN_ENTITY_NAME" "18 final_project_nios2_gen2_0_cpu_ociram_sp_ram_module " "Found entity 18: final_project_nios2_gen2_0_cpu_ociram_sp_ram_module" {  } { { "final_project/synthesis/submodules/final_project_nios2_gen2_0_cpu.v" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/final/final_project/synthesis/submodules/final_project_nios2_gen2_0_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671057632109 ""} { "Info" "ISGN_ENTITY_NAME" "19 final_project_nios2_gen2_0_cpu_nios2_ocimem " "Found entity 19: final_project_nios2_gen2_0_cpu_nios2_ocimem" {  } { { "final_project/synthesis/submodules/final_project_nios2_gen2_0_cpu.v" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/final/final_project/synthesis/submodules/final_project_nios2_gen2_0_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671057632109 ""} { "Info" "ISGN_ENTITY_NAME" "20 final_project_nios2_gen2_0_cpu_nios2_oci " "Found entity 20: final_project_nios2_gen2_0_cpu_nios2_oci" {  } { { "final_project/synthesis/submodules/final_project_nios2_gen2_0_cpu.v" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/final/final_project/synthesis/submodules/final_project_nios2_gen2_0_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671057632109 ""} { "Info" "ISGN_ENTITY_NAME" "21 final_project_nios2_gen2_0_cpu " "Found entity 21: final_project_nios2_gen2_0_cpu" {  } { { "final_project/synthesis/submodules/final_project_nios2_gen2_0_cpu.v" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/final/final_project/synthesis/submodules/final_project_nios2_gen2_0_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671057632109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671057632109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project/synthesis/submodules/final_project_nios2_gen2_0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file final_project/synthesis/submodules/final_project_nios2_gen2_0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_nios2_gen2_0_cpu_debug_slave_sysclk " "Found entity 1: final_project_nios2_gen2_0_cpu_debug_slave_sysclk" {  } { { "final_project/synthesis/submodules/final_project_nios2_gen2_0_cpu_debug_slave_sysclk.v" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/final/final_project/synthesis/submodules/final_project_nios2_gen2_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671057632132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671057632132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project/synthesis/submodules/final_project_nios2_gen2_0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file final_project/synthesis/submodules/final_project_nios2_gen2_0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_nios2_gen2_0_cpu_debug_slave_tck " "Found entity 1: final_project_nios2_gen2_0_cpu_debug_slave_tck" {  } { { "final_project/synthesis/submodules/final_project_nios2_gen2_0_cpu_debug_slave_tck.v" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/final/final_project/synthesis/submodules/final_project_nios2_gen2_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671057632150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671057632150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project/synthesis/submodules/final_project_nios2_gen2_0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file final_project/synthesis/submodules/final_project_nios2_gen2_0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_nios2_gen2_0_cpu_debug_slave_wrapper " "Found entity 1: final_project_nios2_gen2_0_cpu_debug_slave_wrapper" {  } { { "final_project/synthesis/submodules/final_project_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/final/final_project/synthesis/submodules/final_project_nios2_gen2_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671057632182 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671057632182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project/synthesis/submodules/final_project_nios2_gen2_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file final_project/synthesis/submodules/final_project_nios2_gen2_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_nios2_gen2_0_cpu_test_bench " "Found entity 1: final_project_nios2_gen2_0_cpu_test_bench" {  } { { "final_project/synthesis/submodules/final_project_nios2_gen2_0_cpu_test_bench.v" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/final/final_project/synthesis/submodules/final_project_nios2_gen2_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671057632217 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671057632217 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project/synthesis/submodules/final_project_leds_pio.v 1 1 " "Found 1 design units, including 1 entities, in source file final_project/synthesis/submodules/final_project_leds_pio.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_leds_pio " "Found entity 1: final_project_leds_pio" {  } { { "final_project/synthesis/submodules/final_project_leds_pio.v" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/final/final_project/synthesis/submodules/final_project_leds_pio.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671057632246 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671057632246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project/synthesis/submodules/final_project_keycode.v 1 1 " "Found 1 design units, including 1 entities, in source file final_project/synthesis/submodules/final_project_keycode.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_keycode " "Found entity 1: final_project_keycode" {  } { { "final_project/synthesis/submodules/final_project_keycode.v" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/final/final_project/synthesis/submodules/final_project_keycode.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671057632276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671057632276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project/synthesis/submodules/final_project_key.v 1 1 " "Found 1 design units, including 1 entities, in source file final_project/synthesis/submodules/final_project_key.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_key " "Found entity 1: final_project_key" {  } { { "final_project/synthesis/submodules/final_project_key.v" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/final/final_project/synthesis/submodules/final_project_key.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671057632298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671057632298 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project/synthesis/submodules/final_project_jtag_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file final_project/synthesis/submodules/final_project_jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_jtag_uart_sim_scfifo_w " "Found entity 1: final_project_jtag_uart_sim_scfifo_w" {  } { { "final_project/synthesis/submodules/final_project_jtag_uart.v" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/final/final_project/synthesis/submodules/final_project_jtag_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671057632356 ""} { "Info" "ISGN_ENTITY_NAME" "2 final_project_jtag_uart_scfifo_w " "Found entity 2: final_project_jtag_uart_scfifo_w" {  } { { "final_project/synthesis/submodules/final_project_jtag_uart.v" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/final/final_project/synthesis/submodules/final_project_jtag_uart.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671057632356 ""} { "Info" "ISGN_ENTITY_NAME" "3 final_project_jtag_uart_sim_scfifo_r " "Found entity 3: final_project_jtag_uart_sim_scfifo_r" {  } { { "final_project/synthesis/submodules/final_project_jtag_uart.v" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/final/final_project/synthesis/submodules/final_project_jtag_uart.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671057632356 ""} { "Info" "ISGN_ENTITY_NAME" "4 final_project_jtag_uart_scfifo_r " "Found entity 4: final_project_jtag_uart_scfifo_r" {  } { { "final_project/synthesis/submodules/final_project_jtag_uart.v" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/final/final_project/synthesis/submodules/final_project_jtag_uart.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671057632356 ""} { "Info" "ISGN_ENTITY_NAME" "5 final_project_jtag_uart " "Found entity 5: final_project_jtag_uart" {  } { { "final_project/synthesis/submodules/final_project_jtag_uart.v" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/final/final_project/synthesis/submodules/final_project_jtag_uart.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671057632356 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671057632356 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project/synthesis/submodules/final_project_grid_pio0.v 1 1 " "Found 1 design units, including 1 entities, in source file final_project/synthesis/submodules/final_project_grid_pio0.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_grid_pio0 " "Found entity 1: final_project_grid_pio0" {  } { { "final_project/synthesis/submodules/final_project_grid_pio0.v" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/final/final_project/synthesis/submodules/final_project_grid_pio0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671057632385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671057632385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project/synthesis/submodules/final_project_accumulate.v 1 1 " "Found 1 design units, including 1 entities, in source file final_project/synthesis/submodules/final_project_accumulate.v" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_accumulate " "Found entity 1: final_project_accumulate" {  } { { "final_project/synthesis/submodules/final_project_accumulate.v" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/final/final_project/synthesis/submodules/final_project_accumulate.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671057632415 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671057632415 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_files/vga_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_project_files/vga_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "final_project_files/VGA_controller.sv" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/final/final_project_files/VGA_controller.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671057632449 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671057632449 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "HexDriver.sv(23) " "Verilog HDL warning at HexDriver.sv(23): extended using \"x\" or \"z\"" {  } { { "final_project_files/HexDriver.sv" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/final/final_project_files/HexDriver.sv" 23 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1671057632473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_files/hexdriver.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_project_files/hexdriver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HexDriver " "Found entity 1: HexDriver" {  } { { "final_project_files/HexDriver.sv" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/final/final_project_files/HexDriver.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671057632481 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671057632481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_files/color_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_project_files/color_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 color_mapper " "Found entity 1: color_mapper" {  } { { "final_project_files/Color_Mapper.sv" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/final/final_project_files/Color_Mapper.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671057632498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671057632498 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_files/ball.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_project_files/ball.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ball " "Found entity 1: ball" {  } { { "final_project_files/ball.sv" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/final/final_project_files/ball.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671057632516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671057632516 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "final_project_top.sv(187) " "Verilog HDL Module Instantiation warning at final_project_top.sv(187): ignored dangling comma in List of Port Connections" {  } { { "final_project_files/final_project_top.sv" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/final/final_project_files/final_project_top.sv" 187 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1671057632516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_files/final_project_top.sv 1 1 " "Found 1 design units, including 1 entities, in source file final_project_files/final_project_top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 final_project_top " "Found entity 1: final_project_top" {  } { { "final_project_files/final_project_top.sv" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/final/final_project_files/final_project_top.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671057632526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671057632526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/font_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file output_files/font_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 font_rom " "Found entity 1: font_rom" {  } { { "output_files/font_rom.sv" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/final/output_files/font_rom.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671057632550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671057632550 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "final_project_sdram.v(318) " "Verilog HDL or VHDL warning at final_project_sdram.v(318): conditional expression evaluates to a constant" {  } { { "final_project/synthesis/submodules/final_project_sdram.v" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/final/final_project/synthesis/submodules/final_project_sdram.v" 318 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1671057632575 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "final_project_sdram.v(328) " "Verilog HDL or VHDL warning at final_project_sdram.v(328): conditional expression evaluates to a constant" {  } { { "final_project/synthesis/submodules/final_project_sdram.v" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/final/final_project/synthesis/submodules/final_project_sdram.v" 328 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1671057632575 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "final_project_sdram.v(338) " "Verilog HDL or VHDL warning at final_project_sdram.v(338): conditional expression evaluates to a constant" {  } { { "final_project/synthesis/submodules/final_project_sdram.v" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/final/final_project/synthesis/submodules/final_project_sdram.v" 338 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1671057632575 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "final_project_sdram.v(682) " "Verilog HDL or VHDL warning at final_project_sdram.v(682): conditional expression evaluates to a constant" {  } { { "final_project/synthesis/submodules/final_project_sdram.v" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/final/final_project/synthesis/submodules/final_project_sdram.v" 682 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1671057632579 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "final_project_spi0.v(402) " "Verilog HDL or VHDL warning at final_project_spi0.v(402): conditional expression evaluates to a constant" {  } { { "final_project/synthesis/submodules/final_project_spi0.v" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/final/final_project/synthesis/submodules/final_project_spi0.v" 402 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1671057632581 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "final_project_top " "Elaborating entity \"final_project_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1671057633070 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Run final_project_top.sv(61) " "Verilog HDL or VHDL warning at final_project_top.sv(61): object \"Run\" assigned a value but never read" {  } { { "final_project_files/final_project_top.sv" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/final/final_project_files/final_project_top.sv" 61 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1671057633071 "|final_project_top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HexDriver HexDriver:hex_driver4 " "Elaborating entity \"HexDriver\" for hierarchy \"HexDriver:hex_driver4\"" {  } { { "final_project_files/final_project_top.sv" "hex_driver4" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/final/final_project_files/final_project_top.sv" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671057633097 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project final_project:u0 " "Elaborating entity \"final_project\" for hierarchy \"final_project:u0\"" {  } { { "final_project_files/final_project_top.sv" "u0" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/final/final_project_files/final_project_top.sv" 187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671057633126 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_accumulate final_project:u0\|final_project_accumulate:accumulate " "Elaborating entity \"final_project_accumulate\" for hierarchy \"final_project:u0\|final_project_accumulate:accumulate\"" {  } { { "final_project/synthesis/final_project.v" "accumulate" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/final/final_project/synthesis/final_project.v" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671057633213 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_grid_pio0 final_project:u0\|final_project_grid_pio0:grid_pio0 " "Elaborating entity \"final_project_grid_pio0\" for hierarchy \"final_project:u0\|final_project_grid_pio0:grid_pio0\"" {  } { { "final_project/synthesis/final_project.v" "grid_pio0" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/final/final_project/synthesis/final_project.v" 251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671057633235 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_jtag_uart final_project:u0\|final_project_jtag_uart:jtag_uart " "Elaborating entity \"final_project_jtag_uart\" for hierarchy \"final_project:u0\|final_project_jtag_uart:jtag_uart\"" {  } { { "final_project/synthesis/final_project.v" "jtag_uart" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/final/final_project/synthesis/final_project.v" 440 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671057633447 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_jtag_uart_scfifo_w final_project:u0\|final_project_jtag_uart:jtag_uart\|final_project_jtag_uart_scfifo_w:the_final_project_jtag_uart_scfifo_w " "Elaborating entity \"final_project_jtag_uart_scfifo_w\" for hierarchy \"final_project:u0\|final_project_jtag_uart:jtag_uart\|final_project_jtag_uart_scfifo_w:the_final_project_jtag_uart_scfifo_w\"" {  } { { "final_project/synthesis/submodules/final_project_jtag_uart.v" "the_final_project_jtag_uart_scfifo_w" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/final/final_project/synthesis/submodules/final_project_jtag_uart.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671057633468 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo final_project:u0\|final_project_jtag_uart:jtag_uart\|final_project_jtag_uart_scfifo_w:the_final_project_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"final_project:u0\|final_project_jtag_uart:jtag_uart\|final_project_jtag_uart_scfifo_w:the_final_project_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "final_project/synthesis/submodules/final_project_jtag_uart.v" "wfifo" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/final/final_project/synthesis/submodules/final_project_jtag_uart.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671057633998 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "final_project:u0\|final_project_jtag_uart:jtag_uart\|final_project_jtag_uart_scfifo_w:the_final_project_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"final_project:u0\|final_project_jtag_uart:jtag_uart\|final_project_jtag_uart_scfifo_w:the_final_project_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "final_project/synthesis/submodules/final_project_jtag_uart.v" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/final/final_project/synthesis/submodules/final_project_jtag_uart.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671057634008 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "final_project:u0\|final_project_jtag_uart:jtag_uart\|final_project_jtag_uart_scfifo_w:the_final_project_jtag_uart_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"final_project:u0\|final_project_jtag_uart:jtag_uart\|final_project_jtag_uart_scfifo_w:the_final_project_jtag_uart_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671057634008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671057634008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671057634008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671057634008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671057634008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671057634008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671057634008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671057634008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671057634008 ""}  } { { "final_project/synthesis/submodules/final_project_jtag_uart.v" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/final/final_project/synthesis/submodules/final_project_jtag_uart.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1671057634008 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_9621.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_9621.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_9621 " "Found entity 1: scfifo_9621" {  } { { "db/scfifo_9621.tdf" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/final/db/scfifo_9621.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671057634114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671057634114 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_9621 final_project:u0\|final_project_jtag_uart:jtag_uart\|final_project_jtag_uart_scfifo_w:the_final_project_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated " "Elaborating entity \"scfifo_9621\" for hierarchy \"final_project:u0\|final_project_jtag_uart:jtag_uart\|final_project_jtag_uart_scfifo_w:the_final_project_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671057634118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_bb01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_bb01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_bb01 " "Found entity 1: a_dpfifo_bb01" {  } { { "db/a_dpfifo_bb01.tdf" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/final/db/a_dpfifo_bb01.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671057634158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671057634158 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_bb01 final_project:u0\|final_project_jtag_uart:jtag_uart\|final_project_jtag_uart_scfifo_w:the_final_project_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo " "Elaborating entity \"a_dpfifo_bb01\" for hierarchy \"final_project:u0\|final_project_jtag_uart:jtag_uart\|final_project_jtag_uart_scfifo_w:the_final_project_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\"" {  } { { "db/scfifo_9621.tdf" "dpfifo" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/final/db/scfifo_9621.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671057634166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/final/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671057634212 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671057634212 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf final_project:u0\|final_project_jtag_uart:jtag_uart\|final_project_jtag_uart_scfifo_w:the_final_project_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"final_project:u0\|final_project_jtag_uart:jtag_uart\|final_project_jtag_uart_scfifo_w:the_final_project_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_bb01.tdf" "fifo_state" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/final/db/a_dpfifo_bb01.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671057634229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_337.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_337.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_337 " "Found entity 1: cntr_337" {  } { { "db/cntr_337.tdf" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/final/db/cntr_337.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671057634314 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671057634314 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_337 final_project:u0\|final_project_jtag_uart:jtag_uart\|final_project_jtag_uart_scfifo_w:the_final_project_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_337:count_usedw " "Elaborating entity \"cntr_337\" for hierarchy \"final_project:u0\|final_project_jtag_uart:jtag_uart\|final_project_jtag_uart_scfifo_w:the_final_project_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_337:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/final/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671057634331 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dtn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dtn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dtn1 " "Found entity 1: altsyncram_dtn1" {  } { { "db/altsyncram_dtn1.tdf" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/final/db/altsyncram_dtn1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671057634464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671057634464 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_dtn1 final_project:u0\|final_project_jtag_uart:jtag_uart\|final_project_jtag_uart_scfifo_w:the_final_project_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|altsyncram_dtn1:FIFOram " "Elaborating entity \"altsyncram_dtn1\" for hierarchy \"final_project:u0\|final_project_jtag_uart:jtag_uart\|final_project_jtag_uart_scfifo_w:the_final_project_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|altsyncram_dtn1:FIFOram\"" {  } { { "db/a_dpfifo_bb01.tdf" "FIFOram" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/final/db/a_dpfifo_bb01.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671057634488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_n2b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_n2b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_n2b " "Found entity 1: cntr_n2b" {  } { { "db/cntr_n2b.tdf" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/final/db/cntr_n2b.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671057634610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671057634610 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_n2b final_project:u0\|final_project_jtag_uart:jtag_uart\|final_project_jtag_uart_scfifo_w:the_final_project_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|cntr_n2b:rd_ptr_count " "Elaborating entity \"cntr_n2b\" for hierarchy \"final_project:u0\|final_project_jtag_uart:jtag_uart\|final_project_jtag_uart_scfifo_w:the_final_project_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|cntr_n2b:rd_ptr_count\"" {  } { { "db/a_dpfifo_bb01.tdf" "rd_ptr_count" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/final/db/a_dpfifo_bb01.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671057634629 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_jtag_uart_scfifo_r final_project:u0\|final_project_jtag_uart:jtag_uart\|final_project_jtag_uart_scfifo_r:the_final_project_jtag_uart_scfifo_r " "Elaborating entity \"final_project_jtag_uart_scfifo_r\" for hierarchy \"final_project:u0\|final_project_jtag_uart:jtag_uart\|final_project_jtag_uart_scfifo_r:the_final_project_jtag_uart_scfifo_r\"" {  } { { "final_project/synthesis/submodules/final_project_jtag_uart.v" "the_final_project_jtag_uart_scfifo_r" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/final/final_project/synthesis/submodules/final_project_jtag_uart.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671057634721 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic final_project:u0\|final_project_jtag_uart:jtag_uart\|alt_jtag_atlantic:final_project_jtag_uart_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"final_project:u0\|final_project_jtag_uart:jtag_uart\|alt_jtag_atlantic:final_project_jtag_uart_alt_jtag_atlantic\"" {  } { { "final_project/synthesis/submodules/final_project_jtag_uart.v" "final_project_jtag_uart_alt_jtag_atlantic" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/final/final_project/synthesis/submodules/final_project_jtag_uart.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671057635255 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "final_project:u0\|final_project_jtag_uart:jtag_uart\|alt_jtag_atlantic:final_project_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"final_project:u0\|final_project_jtag_uart:jtag_uart\|alt_jtag_atlantic:final_project_jtag_uart_alt_jtag_atlantic\"" {  } { { "final_project/synthesis/submodules/final_project_jtag_uart.v" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/final/final_project/synthesis/submodules/final_project_jtag_uart.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671057635288 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "final_project:u0\|final_project_jtag_uart:jtag_uart\|alt_jtag_atlantic:final_project_jtag_uart_alt_jtag_atlantic " "Instantiated megafunction \"final_project:u0\|final_project_jtag_uart:jtag_uart\|alt_jtag_atlantic:final_project_jtag_uart_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671057635288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671057635288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671057635288 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671057635288 ""}  } { { "final_project/synthesis/submodules/final_project_jtag_uart.v" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/final/final_project/synthesis/submodules/final_project_jtag_uart.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1671057635288 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter final_project:u0\|final_project_jtag_uart:jtag_uart\|alt_jtag_atlantic:final_project_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"final_project:u0\|final_project_jtag_uart:jtag_uart\|alt_jtag_atlantic:final_project_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671057636539 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl final_project:u0\|final_project_jtag_uart:jtag_uart\|alt_jtag_atlantic:final_project_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"final_project:u0\|final_project_jtag_uart:jtag_uart\|alt_jtag_atlantic:final_project_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671057636704 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_key final_project:u0\|final_project_key:key " "Elaborating entity \"final_project_key\" for hierarchy \"final_project:u0\|final_project_key:key\"" {  } { { "final_project/synthesis/final_project.v" "key" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/final/final_project/synthesis/final_project.v" 448 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671057636761 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_keycode final_project:u0\|final_project_keycode:keycode " "Elaborating entity \"final_project_keycode\" for hierarchy \"final_project:u0\|final_project_keycode:keycode\"" {  } { { "final_project/synthesis/final_project.v" "keycode" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/final/final_project/synthesis/final_project.v" 459 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671057636784 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_leds_pio final_project:u0\|final_project_leds_pio:leds_pio " "Elaborating entity \"final_project_leds_pio\" for hierarchy \"final_project:u0\|final_project_leds_pio:leds_pio\"" {  } { { "final_project/synthesis/final_project.v" "leds_pio" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/final/final_project/synthesis/final_project.v" 470 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671057636806 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_nios2_gen2_0 final_project:u0\|final_project_nios2_gen2_0:nios2_gen2_0 " "Elaborating entity \"final_project_nios2_gen2_0\" for hierarchy \"final_project:u0\|final_project_nios2_gen2_0:nios2_gen2_0\"" {  } { { "final_project/synthesis/final_project.v" "nios2_gen2_0" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/final/final_project/synthesis/final_project.v" 499 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671057636830 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_nios2_gen2_0_cpu final_project:u0\|final_project_nios2_gen2_0:nios2_gen2_0\|final_project_nios2_gen2_0_cpu:cpu " "Elaborating entity \"final_project_nios2_gen2_0_cpu\" for hierarchy \"final_project:u0\|final_project_nios2_gen2_0:nios2_gen2_0\|final_project_nios2_gen2_0_cpu:cpu\"" {  } { { "final_project/synthesis/submodules/final_project_nios2_gen2_0.v" "cpu" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/final/final_project/synthesis/submodules/final_project_nios2_gen2_0.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671057636850 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_nios2_gen2_0_cpu_test_bench final_project:u0\|final_project_nios2_gen2_0:nios2_gen2_0\|final_project_nios2_gen2_0_cpu:cpu\|final_project_nios2_gen2_0_cpu_test_bench:the_final_project_nios2_gen2_0_cpu_test_bench " "Elaborating entity \"final_project_nios2_gen2_0_cpu_test_bench\" for hierarchy \"final_project:u0\|final_project_nios2_gen2_0:nios2_gen2_0\|final_project_nios2_gen2_0_cpu:cpu\|final_project_nios2_gen2_0_cpu_test_bench:the_final_project_nios2_gen2_0_cpu_test_bench\"" {  } { { "final_project/synthesis/submodules/final_project_nios2_gen2_0_cpu.v" "the_final_project_nios2_gen2_0_cpu_test_bench" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/final/final_project/synthesis/submodules/final_project_nios2_gen2_0_cpu.v" 3545 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671057636976 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_nios2_gen2_0_cpu_register_bank_a_module final_project:u0\|final_project_nios2_gen2_0:nios2_gen2_0\|final_project_nios2_gen2_0_cpu:cpu\|final_project_nios2_gen2_0_cpu_register_bank_a_module:final_project_nios2_gen2_0_cpu_register_bank_a " "Elaborating entity \"final_project_nios2_gen2_0_cpu_register_bank_a_module\" for hierarchy \"final_project:u0\|final_project_nios2_gen2_0:nios2_gen2_0\|final_project_nios2_gen2_0_cpu:cpu\|final_project_nios2_gen2_0_cpu_register_bank_a_module:final_project_nios2_gen2_0_cpu_register_bank_a\"" {  } { { "final_project/synthesis/submodules/final_project_nios2_gen2_0_cpu.v" "final_project_nios2_gen2_0_cpu_register_bank_a" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/final/final_project/synthesis/submodules/final_project_nios2_gen2_0_cpu.v" 4061 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671057637004 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram final_project:u0\|final_project_nios2_gen2_0:nios2_gen2_0\|final_project_nios2_gen2_0_cpu:cpu\|final_project_nios2_gen2_0_cpu_register_bank_a_module:final_project_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"final_project:u0\|final_project_nios2_gen2_0:nios2_gen2_0\|final_project_nios2_gen2_0_cpu:cpu\|final_project_nios2_gen2_0_cpu_register_bank_a_module:final_project_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "final_project/synthesis/submodules/final_project_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/final/final_project/synthesis/submodules/final_project_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671057637279 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "final_project:u0\|final_project_nios2_gen2_0:nios2_gen2_0\|final_project_nios2_gen2_0_cpu:cpu\|final_project_nios2_gen2_0_cpu_register_bank_a_module:final_project_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"final_project:u0\|final_project_nios2_gen2_0:nios2_gen2_0\|final_project_nios2_gen2_0_cpu:cpu\|final_project_nios2_gen2_0_cpu_register_bank_a_module:final_project_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "final_project/synthesis/submodules/final_project_nios2_gen2_0_cpu.v" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/final/final_project/synthesis/submodules/final_project_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671057637292 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "final_project:u0\|final_project_nios2_gen2_0:nios2_gen2_0\|final_project_nios2_gen2_0_cpu:cpu\|final_project_nios2_gen2_0_cpu_register_bank_a_module:final_project_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"final_project:u0\|final_project_nios2_gen2_0:nios2_gen2_0\|final_project_nios2_gen2_0_cpu:cpu\|final_project_nios2_gen2_0_cpu_register_bank_a_module:final_project_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671057637292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671057637292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671057637292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671057637292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671057637292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671057637292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671057637292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671057637292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671057637292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671057637292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671057637292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671057637292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671057637292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671057637292 ""}  } { { "final_project/synthesis/submodules/final_project_nios2_gen2_0_cpu.v" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/final/final_project/synthesis/submodules/final_project_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1671057637292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_s0c1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_s0c1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_s0c1 " "Found entity 1: altsyncram_s0c1" {  } { { "db/altsyncram_s0c1.tdf" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/final/db/altsyncram_s0c1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671057637367 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671057637367 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_s0c1 final_project:u0\|final_project_nios2_gen2_0:nios2_gen2_0\|final_project_nios2_gen2_0_cpu:cpu\|final_project_nios2_gen2_0_cpu_register_bank_a_module:final_project_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated " "Elaborating entity \"altsyncram_s0c1\" for hierarchy \"final_project:u0\|final_project_nios2_gen2_0:nios2_gen2_0\|final_project_nios2_gen2_0_cpu:cpu\|final_project_nios2_gen2_0_cpu_register_bank_a_module:final_project_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671057637375 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_nios2_gen2_0_cpu_register_bank_b_module final_project:u0\|final_project_nios2_gen2_0:nios2_gen2_0\|final_project_nios2_gen2_0_cpu:cpu\|final_project_nios2_gen2_0_cpu_register_bank_b_module:final_project_nios2_gen2_0_cpu_register_bank_b " "Elaborating entity \"final_project_nios2_gen2_0_cpu_register_bank_b_module\" for hierarchy \"final_project:u0\|final_project_nios2_gen2_0:nios2_gen2_0\|final_project_nios2_gen2_0_cpu:cpu\|final_project_nios2_gen2_0_cpu_register_bank_b_module:final_project_nios2_gen2_0_cpu_register_bank_b\"" {  } { { "final_project/synthesis/submodules/final_project_nios2_gen2_0_cpu.v" "final_project_nios2_gen2_0_cpu_register_bank_b" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/final/final_project/synthesis/submodules/final_project_nios2_gen2_0_cpu.v" 4079 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671057637422 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_nios2_gen2_0_cpu_nios2_oci final_project:u0\|final_project_nios2_gen2_0:nios2_gen2_0\|final_project_nios2_gen2_0_cpu:cpu\|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci " "Elaborating entity \"final_project_nios2_gen2_0_cpu_nios2_oci\" for hierarchy \"final_project:u0\|final_project_nios2_gen2_0:nios2_gen2_0\|final_project_nios2_gen2_0_cpu:cpu\|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci\"" {  } { { "final_project/synthesis/submodules/final_project_nios2_gen2_0_cpu.v" "the_final_project_nios2_gen2_0_cpu_nios2_oci" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/final/final_project/synthesis/submodules/final_project_nios2_gen2_0_cpu.v" 4575 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671057637485 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_nios2_gen2_0_cpu_nios2_oci_debug final_project:u0\|final_project_nios2_gen2_0:nios2_gen2_0\|final_project_nios2_gen2_0_cpu:cpu\|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci\|final_project_nios2_gen2_0_cpu_nios2_oci_debug:the_final_project_nios2_gen2_0_cpu_nios2_oci_debug " "Elaborating entity \"final_project_nios2_gen2_0_cpu_nios2_oci_debug\" for hierarchy \"final_project:u0\|final_project_nios2_gen2_0:nios2_gen2_0\|final_project_nios2_gen2_0_cpu:cpu\|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci\|final_project_nios2_gen2_0_cpu_nios2_oci_debug:the_final_project_nios2_gen2_0_cpu_nios2_oci_debug\"" {  } { { "final_project/synthesis/submodules/final_project_nios2_gen2_0_cpu.v" "the_final_project_nios2_gen2_0_cpu_nios2_oci_debug" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/final/final_project/synthesis/submodules/final_project_nios2_gen2_0_cpu.v" 2531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671057637518 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer final_project:u0\|final_project_nios2_gen2_0:nios2_gen2_0\|final_project_nios2_gen2_0_cpu:cpu\|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci\|final_project_nios2_gen2_0_cpu_nios2_oci_debug:the_final_project_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"final_project:u0\|final_project_nios2_gen2_0:nios2_gen2_0\|final_project_nios2_gen2_0_cpu:cpu\|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci\|final_project_nios2_gen2_0_cpu_nios2_oci_debug:the_final_project_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "final_project/synthesis/submodules/final_project_nios2_gen2_0_cpu.v" "the_altera_std_synchronizer" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/final/final_project/synthesis/submodules/final_project_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671057637579 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "final_project:u0\|final_project_nios2_gen2_0:nios2_gen2_0\|final_project_nios2_gen2_0_cpu:cpu\|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci\|final_project_nios2_gen2_0_cpu_nios2_oci_debug:the_final_project_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"final_project:u0\|final_project_nios2_gen2_0:nios2_gen2_0\|final_project_nios2_gen2_0_cpu:cpu\|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci\|final_project_nios2_gen2_0_cpu_nios2_oci_debug:the_final_project_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "final_project/synthesis/submodules/final_project_nios2_gen2_0_cpu.v" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/final/final_project/synthesis/submodules/final_project_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671057637586 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "final_project:u0\|final_project_nios2_gen2_0:nios2_gen2_0\|final_project_nios2_gen2_0_cpu:cpu\|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci\|final_project_nios2_gen2_0_cpu_nios2_oci_debug:the_final_project_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"final_project:u0\|final_project_nios2_gen2_0:nios2_gen2_0\|final_project_nios2_gen2_0_cpu:cpu\|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci\|final_project_nios2_gen2_0_cpu_nios2_oci_debug:the_final_project_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671057637586 ""}  } { { "final_project/synthesis/submodules/final_project_nios2_gen2_0_cpu.v" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/final/final_project/synthesis/submodules/final_project_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1671057637586 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_nios2_gen2_0_cpu_nios2_oci_break final_project:u0\|final_project_nios2_gen2_0:nios2_gen2_0\|final_project_nios2_gen2_0_cpu:cpu\|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci\|final_project_nios2_gen2_0_cpu_nios2_oci_break:the_final_project_nios2_gen2_0_cpu_nios2_oci_break " "Elaborating entity \"final_project_nios2_gen2_0_cpu_nios2_oci_break\" for hierarchy \"final_project:u0\|final_project_nios2_gen2_0:nios2_gen2_0\|final_project_nios2_gen2_0_cpu:cpu\|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci\|final_project_nios2_gen2_0_cpu_nios2_oci_break:the_final_project_nios2_gen2_0_cpu_nios2_oci_break\"" {  } { { "final_project/synthesis/submodules/final_project_nios2_gen2_0_cpu.v" "the_final_project_nios2_gen2_0_cpu_nios2_oci_break" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/final/final_project/synthesis/submodules/final_project_nios2_gen2_0_cpu.v" 2561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671057637596 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_nios2_gen2_0_cpu_nios2_oci_xbrk final_project:u0\|final_project_nios2_gen2_0:nios2_gen2_0\|final_project_nios2_gen2_0_cpu:cpu\|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci\|final_project_nios2_gen2_0_cpu_nios2_oci_xbrk:the_final_project_nios2_gen2_0_cpu_nios2_oci_xbrk " "Elaborating entity \"final_project_nios2_gen2_0_cpu_nios2_oci_xbrk\" for hierarchy \"final_project:u0\|final_project_nios2_gen2_0:nios2_gen2_0\|final_project_nios2_gen2_0_cpu:cpu\|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci\|final_project_nios2_gen2_0_cpu_nios2_oci_xbrk:the_final_project_nios2_gen2_0_cpu_nios2_oci_xbrk\"" {  } { { "final_project/synthesis/submodules/final_project_nios2_gen2_0_cpu.v" "the_final_project_nios2_gen2_0_cpu_nios2_oci_xbrk" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/final/final_project/synthesis/submodules/final_project_nios2_gen2_0_cpu.v" 2582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671057637652 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_nios2_gen2_0_cpu_nios2_oci_dbrk final_project:u0\|final_project_nios2_gen2_0:nios2_gen2_0\|final_project_nios2_gen2_0_cpu:cpu\|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci\|final_project_nios2_gen2_0_cpu_nios2_oci_dbrk:the_final_project_nios2_gen2_0_cpu_nios2_oci_dbrk " "Elaborating entity \"final_project_nios2_gen2_0_cpu_nios2_oci_dbrk\" for hierarchy \"final_project:u0\|final_project_nios2_gen2_0:nios2_gen2_0\|final_project_nios2_gen2_0_cpu:cpu\|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci\|final_project_nios2_gen2_0_cpu_nios2_oci_dbrk:the_final_project_nios2_gen2_0_cpu_nios2_oci_dbrk\"" {  } { { "final_project/synthesis/submodules/final_project_nios2_gen2_0_cpu.v" "the_final_project_nios2_gen2_0_cpu_nios2_oci_dbrk" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/final/final_project/synthesis/submodules/final_project_nios2_gen2_0_cpu.v" 2608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671057637678 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_nios2_gen2_0_cpu_nios2_oci_itrace final_project:u0\|final_project_nios2_gen2_0:nios2_gen2_0\|final_project_nios2_gen2_0_cpu:cpu\|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci\|final_project_nios2_gen2_0_cpu_nios2_oci_itrace:the_final_project_nios2_gen2_0_cpu_nios2_oci_itrace " "Elaborating entity \"final_project_nios2_gen2_0_cpu_nios2_oci_itrace\" for hierarchy \"final_project:u0\|final_project_nios2_gen2_0:nios2_gen2_0\|final_project_nios2_gen2_0_cpu:cpu\|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci\|final_project_nios2_gen2_0_cpu_nios2_oci_itrace:the_final_project_nios2_gen2_0_cpu_nios2_oci_itrace\"" {  } { { "final_project/synthesis/submodules/final_project_nios2_gen2_0_cpu.v" "the_final_project_nios2_gen2_0_cpu_nios2_oci_itrace" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/final/final_project/synthesis/submodules/final_project_nios2_gen2_0_cpu.v" 2624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671057637707 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_nios2_gen2_0_cpu_nios2_oci_dtrace final_project:u0\|final_project_nios2_gen2_0:nios2_gen2_0\|final_project_nios2_gen2_0_cpu:cpu\|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci\|final_project_nios2_gen2_0_cpu_nios2_oci_dtrace:the_final_project_nios2_gen2_0_cpu_nios2_oci_dtrace " "Elaborating entity \"final_project_nios2_gen2_0_cpu_nios2_oci_dtrace\" for hierarchy \"final_project:u0\|final_project_nios2_gen2_0:nios2_gen2_0\|final_project_nios2_gen2_0_cpu:cpu\|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci\|final_project_nios2_gen2_0_cpu_nios2_oci_dtrace:the_final_project_nios2_gen2_0_cpu_nios2_oci_dtrace\"" {  } { { "final_project/synthesis/submodules/final_project_nios2_gen2_0_cpu.v" "the_final_project_nios2_gen2_0_cpu_nios2_oci_dtrace" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/final/final_project/synthesis/submodules/final_project_nios2_gen2_0_cpu.v" 2639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671057637728 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_nios2_gen2_0_cpu_nios2_oci_td_mode final_project:u0\|final_project_nios2_gen2_0:nios2_gen2_0\|final_project_nios2_gen2_0_cpu:cpu\|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci\|final_project_nios2_gen2_0_cpu_nios2_oci_dtrace:the_final_project_nios2_gen2_0_cpu_nios2_oci_dtrace\|final_project_nios2_gen2_0_cpu_nios2_oci_td_mode:final_project_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"final_project_nios2_gen2_0_cpu_nios2_oci_td_mode\" for hierarchy \"final_project:u0\|final_project_nios2_gen2_0:nios2_gen2_0\|final_project_nios2_gen2_0_cpu:cpu\|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci\|final_project_nios2_gen2_0_cpu_nios2_oci_dtrace:the_final_project_nios2_gen2_0_cpu_nios2_oci_dtrace\|final_project_nios2_gen2_0_cpu_nios2_oci_td_mode:final_project_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "final_project/synthesis/submodules/final_project_nios2_gen2_0_cpu.v" "final_project_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/final/final_project/synthesis/submodules/final_project_nios2_gen2_0_cpu.v" 1233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671057637786 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_nios2_gen2_0_cpu_nios2_oci_fifo final_project:u0\|final_project_nios2_gen2_0:nios2_gen2_0\|final_project_nios2_gen2_0_cpu:cpu\|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci\|final_project_nios2_gen2_0_cpu_nios2_oci_fifo:the_final_project_nios2_gen2_0_cpu_nios2_oci_fifo " "Elaborating entity \"final_project_nios2_gen2_0_cpu_nios2_oci_fifo\" for hierarchy \"final_project:u0\|final_project_nios2_gen2_0:nios2_gen2_0\|final_project_nios2_gen2_0_cpu:cpu\|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci\|final_project_nios2_gen2_0_cpu_nios2_oci_fifo:the_final_project_nios2_gen2_0_cpu_nios2_oci_fifo\"" {  } { { "final_project/synthesis/submodules/final_project_nios2_gen2_0_cpu.v" "the_final_project_nios2_gen2_0_cpu_nios2_oci_fifo" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/final/final_project/synthesis/submodules/final_project_nios2_gen2_0_cpu.v" 2654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671057637809 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt final_project:u0\|final_project_nios2_gen2_0:nios2_gen2_0\|final_project_nios2_gen2_0_cpu:cpu\|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci\|final_project_nios2_gen2_0_cpu_nios2_oci_fifo:the_final_project_nios2_gen2_0_cpu_nios2_oci_fifo\|final_project_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_final_project_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"final_project_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"final_project:u0\|final_project_nios2_gen2_0:nios2_gen2_0\|final_project_nios2_gen2_0_cpu:cpu\|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci\|final_project_nios2_gen2_0_cpu_nios2_oci_fifo:the_final_project_nios2_gen2_0_cpu_nios2_oci_fifo\|final_project_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_final_project_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "final_project/synthesis/submodules/final_project_nios2_gen2_0_cpu.v" "the_final_project_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/final/final_project/synthesis/submodules/final_project_nios2_gen2_0_cpu.v" 1546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671057637854 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc final_project:u0\|final_project_nios2_gen2_0:nios2_gen2_0\|final_project_nios2_gen2_0_cpu:cpu\|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci\|final_project_nios2_gen2_0_cpu_nios2_oci_fifo:the_final_project_nios2_gen2_0_cpu_nios2_oci_fifo\|final_project_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_final_project_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"final_project_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"final_project:u0\|final_project_nios2_gen2_0:nios2_gen2_0\|final_project_nios2_gen2_0_cpu:cpu\|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci\|final_project_nios2_gen2_0_cpu_nios2_oci_fifo:the_final_project_nios2_gen2_0_cpu_nios2_oci_fifo\|final_project_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_final_project_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "final_project/synthesis/submodules/final_project_nios2_gen2_0_cpu.v" "the_final_project_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/final/final_project/synthesis/submodules/final_project_nios2_gen2_0_cpu.v" 1555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671057637880 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc final_project:u0\|final_project_nios2_gen2_0:nios2_gen2_0\|final_project_nios2_gen2_0_cpu:cpu\|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci\|final_project_nios2_gen2_0_cpu_nios2_oci_fifo:the_final_project_nios2_gen2_0_cpu_nios2_oci_fifo\|final_project_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_final_project_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"final_project_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"final_project:u0\|final_project_nios2_gen2_0:nios2_gen2_0\|final_project_nios2_gen2_0_cpu:cpu\|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci\|final_project_nios2_gen2_0_cpu_nios2_oci_fifo:the_final_project_nios2_gen2_0_cpu_nios2_oci_fifo\|final_project_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_final_project_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "final_project/synthesis/submodules/final_project_nios2_gen2_0_cpu.v" "the_final_project_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/final/final_project/synthesis/submodules/final_project_nios2_gen2_0_cpu.v" 1564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671057637910 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_nios2_gen2_0_cpu_nios2_oci_pib final_project:u0\|final_project_nios2_gen2_0:nios2_gen2_0\|final_project_nios2_gen2_0_cpu:cpu\|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci\|final_project_nios2_gen2_0_cpu_nios2_oci_pib:the_final_project_nios2_gen2_0_cpu_nios2_oci_pib " "Elaborating entity \"final_project_nios2_gen2_0_cpu_nios2_oci_pib\" for hierarchy \"final_project:u0\|final_project_nios2_gen2_0:nios2_gen2_0\|final_project_nios2_gen2_0_cpu:cpu\|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci\|final_project_nios2_gen2_0_cpu_nios2_oci_pib:the_final_project_nios2_gen2_0_cpu_nios2_oci_pib\"" {  } { { "final_project/synthesis/submodules/final_project_nios2_gen2_0_cpu.v" "the_final_project_nios2_gen2_0_cpu_nios2_oci_pib" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/final/final_project/synthesis/submodules/final_project_nios2_gen2_0_cpu.v" 2659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671057637928 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_nios2_gen2_0_cpu_nios2_oci_im final_project:u0\|final_project_nios2_gen2_0:nios2_gen2_0\|final_project_nios2_gen2_0_cpu:cpu\|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci\|final_project_nios2_gen2_0_cpu_nios2_oci_im:the_final_project_nios2_gen2_0_cpu_nios2_oci_im " "Elaborating entity \"final_project_nios2_gen2_0_cpu_nios2_oci_im\" for hierarchy \"final_project:u0\|final_project_nios2_gen2_0:nios2_gen2_0\|final_project_nios2_gen2_0_cpu:cpu\|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci\|final_project_nios2_gen2_0_cpu_nios2_oci_im:the_final_project_nios2_gen2_0_cpu_nios2_oci_im\"" {  } { { "final_project/synthesis/submodules/final_project_nios2_gen2_0_cpu.v" "the_final_project_nios2_gen2_0_cpu_nios2_oci_im" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/final/final_project/synthesis/submodules/final_project_nios2_gen2_0_cpu.v" 2673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671057637956 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_nios2_gen2_0_cpu_nios2_avalon_reg final_project:u0\|final_project_nios2_gen2_0:nios2_gen2_0\|final_project_nios2_gen2_0_cpu:cpu\|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci\|final_project_nios2_gen2_0_cpu_nios2_avalon_reg:the_final_project_nios2_gen2_0_cpu_nios2_avalon_reg " "Elaborating entity \"final_project_nios2_gen2_0_cpu_nios2_avalon_reg\" for hierarchy \"final_project:u0\|final_project_nios2_gen2_0:nios2_gen2_0\|final_project_nios2_gen2_0_cpu:cpu\|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci\|final_project_nios2_gen2_0_cpu_nios2_avalon_reg:the_final_project_nios2_gen2_0_cpu_nios2_avalon_reg\"" {  } { { "final_project/synthesis/submodules/final_project_nios2_gen2_0_cpu.v" "the_final_project_nios2_gen2_0_cpu_nios2_avalon_reg" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/final/final_project/synthesis/submodules/final_project_nios2_gen2_0_cpu.v" 2692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671057637978 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_nios2_gen2_0_cpu_nios2_ocimem final_project:u0\|final_project_nios2_gen2_0:nios2_gen2_0\|final_project_nios2_gen2_0_cpu:cpu\|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci\|final_project_nios2_gen2_0_cpu_nios2_ocimem:the_final_project_nios2_gen2_0_cpu_nios2_ocimem " "Elaborating entity \"final_project_nios2_gen2_0_cpu_nios2_ocimem\" for hierarchy \"final_project:u0\|final_project_nios2_gen2_0:nios2_gen2_0\|final_project_nios2_gen2_0_cpu:cpu\|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci\|final_project_nios2_gen2_0_cpu_nios2_ocimem:the_final_project_nios2_gen2_0_cpu_nios2_ocimem\"" {  } { { "final_project/synthesis/submodules/final_project_nios2_gen2_0_cpu.v" "the_final_project_nios2_gen2_0_cpu_nios2_ocimem" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/final/final_project/synthesis/submodules/final_project_nios2_gen2_0_cpu.v" 2712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671057638009 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_nios2_gen2_0_cpu_ociram_sp_ram_module final_project:u0\|final_project_nios2_gen2_0:nios2_gen2_0\|final_project_nios2_gen2_0_cpu:cpu\|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci\|final_project_nios2_gen2_0_cpu_nios2_ocimem:the_final_project_nios2_gen2_0_cpu_nios2_ocimem\|final_project_nios2_gen2_0_cpu_ociram_sp_ram_module:final_project_nios2_gen2_0_cpu_ociram_sp_ram " "Elaborating entity \"final_project_nios2_gen2_0_cpu_ociram_sp_ram_module\" for hierarchy \"final_project:u0\|final_project_nios2_gen2_0:nios2_gen2_0\|final_project_nios2_gen2_0_cpu:cpu\|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci\|final_project_nios2_gen2_0_cpu_nios2_ocimem:the_final_project_nios2_gen2_0_cpu_nios2_ocimem\|final_project_nios2_gen2_0_cpu_ociram_sp_ram_module:final_project_nios2_gen2_0_cpu_ociram_sp_ram\"" {  } { { "final_project/synthesis/submodules/final_project_nios2_gen2_0_cpu.v" "final_project_nios2_gen2_0_cpu_ociram_sp_ram" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/final/final_project/synthesis/submodules/final_project_nios2_gen2_0_cpu.v" 2332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671057638057 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram final_project:u0\|final_project_nios2_gen2_0:nios2_gen2_0\|final_project_nios2_gen2_0_cpu:cpu\|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci\|final_project_nios2_gen2_0_cpu_nios2_ocimem:the_final_project_nios2_gen2_0_cpu_nios2_ocimem\|final_project_nios2_gen2_0_cpu_ociram_sp_ram_module:final_project_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"final_project:u0\|final_project_nios2_gen2_0:nios2_gen2_0\|final_project_nios2_gen2_0_cpu:cpu\|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci\|final_project_nios2_gen2_0_cpu_nios2_ocimem:the_final_project_nios2_gen2_0_cpu_nios2_ocimem\|final_project_nios2_gen2_0_cpu_ociram_sp_ram_module:final_project_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "final_project/synthesis/submodules/final_project_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/final/final_project/synthesis/submodules/final_project_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671057638093 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "final_project:u0\|final_project_nios2_gen2_0:nios2_gen2_0\|final_project_nios2_gen2_0_cpu:cpu\|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci\|final_project_nios2_gen2_0_cpu_nios2_ocimem:the_final_project_nios2_gen2_0_cpu_nios2_ocimem\|final_project_nios2_gen2_0_cpu_ociram_sp_ram_module:final_project_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"final_project:u0\|final_project_nios2_gen2_0:nios2_gen2_0\|final_project_nios2_gen2_0_cpu:cpu\|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci\|final_project_nios2_gen2_0_cpu_nios2_ocimem:the_final_project_nios2_gen2_0_cpu_nios2_ocimem\|final_project_nios2_gen2_0_cpu_ociram_sp_ram_module:final_project_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "final_project/synthesis/submodules/final_project_nios2_gen2_0_cpu.v" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/final/final_project/synthesis/submodules/final_project_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671057638106 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "final_project:u0\|final_project_nios2_gen2_0:nios2_gen2_0\|final_project_nios2_gen2_0_cpu:cpu\|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci\|final_project_nios2_gen2_0_cpu_nios2_ocimem:the_final_project_nios2_gen2_0_cpu_nios2_ocimem\|final_project_nios2_gen2_0_cpu_ociram_sp_ram_module:final_project_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"final_project:u0\|final_project_nios2_gen2_0:nios2_gen2_0\|final_project_nios2_gen2_0_cpu:cpu\|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci\|final_project_nios2_gen2_0_cpu_nios2_ocimem:the_final_project_nios2_gen2_0_cpu_nios2_ocimem\|final_project_nios2_gen2_0_cpu_ociram_sp_ram_module:final_project_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671057638106 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671057638106 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671057638106 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671057638106 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671057638106 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671057638106 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671057638106 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671057638106 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671057638106 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671057638106 ""}  } { { "final_project/synthesis/submodules/final_project_nios2_gen2_0_cpu.v" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/final/final_project/synthesis/submodules/final_project_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1671057638106 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0n61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0n61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0n61 " "Found entity 1: altsyncram_0n61" {  } { { "db/altsyncram_0n61.tdf" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/final/db/altsyncram_0n61.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671057638182 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671057638182 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0n61 final_project:u0\|final_project_nios2_gen2_0:nios2_gen2_0\|final_project_nios2_gen2_0_cpu:cpu\|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci\|final_project_nios2_gen2_0_cpu_nios2_ocimem:the_final_project_nios2_gen2_0_cpu_nios2_ocimem\|final_project_nios2_gen2_0_cpu_ociram_sp_ram_module:final_project_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated " "Elaborating entity \"altsyncram_0n61\" for hierarchy \"final_project:u0\|final_project_nios2_gen2_0:nios2_gen2_0\|final_project_nios2_gen2_0_cpu:cpu\|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci\|final_project_nios2_gen2_0_cpu_nios2_ocimem:the_final_project_nios2_gen2_0_cpu_nios2_ocimem\|final_project_nios2_gen2_0_cpu_ociram_sp_ram_module:final_project_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671057638189 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_nios2_gen2_0_cpu_debug_slave_wrapper final_project:u0\|final_project_nios2_gen2_0:nios2_gen2_0\|final_project_nios2_gen2_0_cpu:cpu\|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci\|final_project_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_project_nios2_gen2_0_cpu_debug_slave_wrapper " "Elaborating entity \"final_project_nios2_gen2_0_cpu_debug_slave_wrapper\" for hierarchy \"final_project:u0\|final_project_nios2_gen2_0:nios2_gen2_0\|final_project_nios2_gen2_0_cpu:cpu\|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci\|final_project_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_project_nios2_gen2_0_cpu_debug_slave_wrapper\"" {  } { { "final_project/synthesis/submodules/final_project_nios2_gen2_0_cpu.v" "the_final_project_nios2_gen2_0_cpu_debug_slave_wrapper" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/final/final_project/synthesis/submodules/final_project_nios2_gen2_0_cpu.v" 2814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671057638236 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_nios2_gen2_0_cpu_debug_slave_tck final_project:u0\|final_project_nios2_gen2_0:nios2_gen2_0\|final_project_nios2_gen2_0_cpu:cpu\|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci\|final_project_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_project_nios2_gen2_0_cpu_debug_slave_wrapper\|final_project_nios2_gen2_0_cpu_debug_slave_tck:the_final_project_nios2_gen2_0_cpu_debug_slave_tck " "Elaborating entity \"final_project_nios2_gen2_0_cpu_debug_slave_tck\" for hierarchy \"final_project:u0\|final_project_nios2_gen2_0:nios2_gen2_0\|final_project_nios2_gen2_0_cpu:cpu\|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci\|final_project_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_project_nios2_gen2_0_cpu_debug_slave_wrapper\|final_project_nios2_gen2_0_cpu_debug_slave_tck:the_final_project_nios2_gen2_0_cpu_debug_slave_tck\"" {  } { { "final_project/synthesis/submodules/final_project_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_final_project_nios2_gen2_0_cpu_debug_slave_tck" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/final/final_project/synthesis/submodules/final_project_nios2_gen2_0_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671057638252 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_nios2_gen2_0_cpu_debug_slave_sysclk final_project:u0\|final_project_nios2_gen2_0:nios2_gen2_0\|final_project_nios2_gen2_0_cpu:cpu\|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci\|final_project_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_project_nios2_gen2_0_cpu_debug_slave_wrapper\|final_project_nios2_gen2_0_cpu_debug_slave_sysclk:the_final_project_nios2_gen2_0_cpu_debug_slave_sysclk " "Elaborating entity \"final_project_nios2_gen2_0_cpu_debug_slave_sysclk\" for hierarchy \"final_project:u0\|final_project_nios2_gen2_0:nios2_gen2_0\|final_project_nios2_gen2_0_cpu:cpu\|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci\|final_project_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_project_nios2_gen2_0_cpu_debug_slave_wrapper\|final_project_nios2_gen2_0_cpu_debug_slave_sysclk:the_final_project_nios2_gen2_0_cpu_debug_slave_sysclk\"" {  } { { "final_project/synthesis/submodules/final_project_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_final_project_nios2_gen2_0_cpu_debug_slave_sysclk" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/final/final_project/synthesis/submodules/final_project_nios2_gen2_0_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671057638325 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic final_project:u0\|final_project_nios2_gen2_0:nios2_gen2_0\|final_project_nios2_gen2_0_cpu:cpu\|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci\|final_project_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_project_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:final_project_nios2_gen2_0_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"final_project:u0\|final_project_nios2_gen2_0:nios2_gen2_0\|final_project_nios2_gen2_0_cpu:cpu\|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci\|final_project_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_project_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:final_project_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "final_project/synthesis/submodules/final_project_nios2_gen2_0_cpu_debug_slave_wrapper.v" "final_project_nios2_gen2_0_cpu_debug_slave_phy" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/final/final_project/synthesis/submodules/final_project_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671057638428 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "final_project:u0\|final_project_nios2_gen2_0:nios2_gen2_0\|final_project_nios2_gen2_0_cpu:cpu\|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci\|final_project_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_project_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:final_project_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"final_project:u0\|final_project_nios2_gen2_0:nios2_gen2_0\|final_project_nios2_gen2_0_cpu:cpu\|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci\|final_project_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_project_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:final_project_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "final_project/synthesis/submodules/final_project_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/final/final_project/synthesis/submodules/final_project_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671057638435 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "final_project:u0\|final_project_nios2_gen2_0:nios2_gen2_0\|final_project_nios2_gen2_0_cpu:cpu\|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci\|final_project_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_project_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:final_project_nios2_gen2_0_cpu_debug_slave_phy " "Instantiated megafunction \"final_project:u0\|final_project_nios2_gen2_0:nios2_gen2_0\|final_project_nios2_gen2_0_cpu:cpu\|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci\|final_project_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_project_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:final_project_nios2_gen2_0_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671057638435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671057638435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671057638435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671057638435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671057638435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671057638435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671057638435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671057638435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671057638435 ""}  } { { "final_project/synthesis/submodules/final_project_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/final/final_project/synthesis/submodules/final_project_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1671057638435 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl final_project:u0\|final_project_nios2_gen2_0:nios2_gen2_0\|final_project_nios2_gen2_0_cpu:cpu\|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci\|final_project_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_project_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:final_project_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"final_project:u0\|final_project_nios2_gen2_0:nios2_gen2_0\|final_project_nios2_gen2_0_cpu:cpu\|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci\|final_project_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_project_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:final_project_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671057638445 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "final_project:u0\|final_project_nios2_gen2_0:nios2_gen2_0\|final_project_nios2_gen2_0_cpu:cpu\|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci\|final_project_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_project_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:final_project_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst final_project:u0\|final_project_nios2_gen2_0:nios2_gen2_0\|final_project_nios2_gen2_0_cpu:cpu\|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci\|final_project_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_project_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:final_project_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"final_project:u0\|final_project_nios2_gen2_0:nios2_gen2_0\|final_project_nios2_gen2_0_cpu:cpu\|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci\|final_project_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_project_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:final_project_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"final_project:u0\|final_project_nios2_gen2_0:nios2_gen2_0\|final_project_nios2_gen2_0_cpu:cpu\|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci\|final_project_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_project_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:final_project_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "final_project/synthesis/submodules/final_project_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/final/final_project/synthesis/submodules/final_project_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671057638453 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter final_project:u0\|final_project_nios2_gen2_0:nios2_gen2_0\|final_project_nios2_gen2_0_cpu:cpu\|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci\|final_project_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_project_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:final_project_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"final_project:u0\|final_project_nios2_gen2_0:nios2_gen2_0\|final_project_nios2_gen2_0_cpu:cpu\|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci\|final_project_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_project_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:final_project_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671057638464 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl final_project:u0\|final_project_nios2_gen2_0:nios2_gen2_0\|final_project_nios2_gen2_0_cpu:cpu\|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci\|final_project_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_project_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:final_project_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"final_project:u0\|final_project_nios2_gen2_0:nios2_gen2_0\|final_project_nios2_gen2_0_cpu:cpu\|final_project_nios2_gen2_0_cpu_nios2_oci:the_final_project_nios2_gen2_0_cpu_nios2_oci\|final_project_nios2_gen2_0_cpu_debug_slave_wrapper:the_final_project_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:final_project_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671057638482 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_onchip_memory2_0 final_project:u0\|final_project_onchip_memory2_0:onchip_memory2_0 " "Elaborating entity \"final_project_onchip_memory2_0\" for hierarchy \"final_project:u0\|final_project_onchip_memory2_0:onchip_memory2_0\"" {  } { { "final_project/synthesis/final_project.v" "onchip_memory2_0" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/final/final_project/synthesis/final_project.v" 513 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671057638520 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram final_project:u0\|final_project_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"final_project:u0\|final_project_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "final_project/synthesis/submodules/final_project_onchip_memory2_0.v" "the_altsyncram" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/final/final_project/synthesis/submodules/final_project_onchip_memory2_0.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671057638554 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "final_project:u0\|final_project_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"final_project:u0\|final_project_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "final_project/synthesis/submodules/final_project_onchip_memory2_0.v" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/final/final_project/synthesis/submodules/final_project_onchip_memory2_0.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671057638565 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "final_project:u0\|final_project_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Instantiated megafunction \"final_project:u0\|final_project_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671057638565 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file final_project_onchip_memory2_0.hex " "Parameter \"init_file\" = \"final_project_onchip_memory2_0.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671057638565 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671057638565 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 4 " "Parameter \"maximum_depth\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671057638565 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4 " "Parameter \"numwords_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671057638565 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671057638565 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671057638565 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671057638565 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671057638565 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671057638565 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671057638565 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671057638565 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 2 " "Parameter \"widthad_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671057638565 ""}  } { { "final_project/synthesis/submodules/final_project_onchip_memory2_0.v" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/final/final_project/synthesis/submodules/final_project_onchip_memory2_0.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1671057638565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7og1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7og1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7og1 " "Found entity 1: altsyncram_7og1" {  } { { "db/altsyncram_7og1.tdf" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/final/db/altsyncram_7og1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671057638649 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671057638649 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7og1 final_project:u0\|final_project_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_7og1:auto_generated " "Elaborating entity \"altsyncram_7og1\" for hierarchy \"final_project:u0\|final_project_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_7og1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671057638657 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_sdram final_project:u0\|final_project_sdram:sdram " "Elaborating entity \"final_project_sdram\" for hierarchy \"final_project:u0\|final_project_sdram:sdram\"" {  } { { "final_project/synthesis/final_project.v" "sdram" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/final/final_project/synthesis/final_project.v" 536 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671057638961 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_sdram_input_efifo_module final_project:u0\|final_project_sdram:sdram\|final_project_sdram_input_efifo_module:the_final_project_sdram_input_efifo_module " "Elaborating entity \"final_project_sdram_input_efifo_module\" for hierarchy \"final_project:u0\|final_project_sdram:sdram\|final_project_sdram_input_efifo_module:the_final_project_sdram_input_efifo_module\"" {  } { { "final_project/synthesis/submodules/final_project_sdram.v" "the_final_project_sdram_input_efifo_module" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/final/final_project/synthesis/submodules/final_project_sdram.v" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671057639044 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_sdram_pll final_project:u0\|final_project_sdram_pll:sdram_pll " "Elaborating entity \"final_project_sdram_pll\" for hierarchy \"final_project:u0\|final_project_sdram_pll:sdram_pll\"" {  } { { "final_project/synthesis/final_project.v" "sdram_pll" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/final/final_project/synthesis/final_project.v" 563 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671057639077 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_sdram_pll_stdsync_sv6 final_project:u0\|final_project_sdram_pll:sdram_pll\|final_project_sdram_pll_stdsync_sv6:stdsync2 " "Elaborating entity \"final_project_sdram_pll_stdsync_sv6\" for hierarchy \"final_project:u0\|final_project_sdram_pll:sdram_pll\|final_project_sdram_pll_stdsync_sv6:stdsync2\"" {  } { { "final_project/synthesis/submodules/final_project_sdram_pll.v" "stdsync2" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/final/final_project/synthesis/submodules/final_project_sdram_pll.v" 288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671057639102 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_sdram_pll_dffpipe_l2c final_project:u0\|final_project_sdram_pll:sdram_pll\|final_project_sdram_pll_stdsync_sv6:stdsync2\|final_project_sdram_pll_dffpipe_l2c:dffpipe3 " "Elaborating entity \"final_project_sdram_pll_dffpipe_l2c\" for hierarchy \"final_project:u0\|final_project_sdram_pll:sdram_pll\|final_project_sdram_pll_stdsync_sv6:stdsync2\|final_project_sdram_pll_dffpipe_l2c:dffpipe3\"" {  } { { "final_project/synthesis/submodules/final_project_sdram_pll.v" "dffpipe3" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/final/final_project/synthesis/submodules/final_project_sdram_pll.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671057639120 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_sdram_pll_altpll_vg92 final_project:u0\|final_project_sdram_pll:sdram_pll\|final_project_sdram_pll_altpll_vg92:sd1 " "Elaborating entity \"final_project_sdram_pll_altpll_vg92\" for hierarchy \"final_project:u0\|final_project_sdram_pll:sdram_pll\|final_project_sdram_pll_altpll_vg92:sd1\"" {  } { { "final_project/synthesis/submodules/final_project_sdram_pll.v" "sd1" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/final/final_project/synthesis/submodules/final_project_sdram_pll.v" 294 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671057639147 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_spi0 final_project:u0\|final_project_spi0:spi0 " "Elaborating entity \"final_project_spi0\" for hierarchy \"final_project:u0\|final_project_spi0:spi0\"" {  } { { "final_project/synthesis/final_project.v" "spi0" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/final/final_project/synthesis/final_project.v" 579 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671057639171 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_sysid_qsys_0 final_project:u0\|final_project_sysid_qsys_0:sysid_qsys_0 " "Elaborating entity \"final_project_sysid_qsys_0\" for hierarchy \"final_project:u0\|final_project_sysid_qsys_0:sysid_qsys_0\"" {  } { { "final_project/synthesis/final_project.v" "sysid_qsys_0" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/final/final_project/synthesis/final_project.v" 586 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671057639213 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_timer final_project:u0\|final_project_timer:timer " "Elaborating entity \"final_project_timer\" for hierarchy \"final_project:u0\|final_project_timer:timer\"" {  } { { "final_project/synthesis/final_project.v" "timer" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/final/final_project/synthesis/final_project.v" 597 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671057639234 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_usb_rst final_project:u0\|final_project_usb_rst:usb_rst " "Elaborating entity \"final_project_usb_rst\" for hierarchy \"final_project:u0\|final_project_usb_rst:usb_rst\"" {  } { { "final_project/synthesis/final_project.v" "usb_rst" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/final/final_project/synthesis/final_project.v" 624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671057639296 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_win_lose_pio final_project:u0\|final_project_win_lose_pio:win_lose_pio " "Elaborating entity \"final_project_win_lose_pio\" for hierarchy \"final_project:u0\|final_project_win_lose_pio:win_lose_pio\"" {  } { { "final_project/synthesis/final_project.v" "win_lose_pio" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/final/final_project/synthesis/final_project.v" 635 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671057639326 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_mm_interconnect_0 final_project:u0\|final_project_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"final_project_mm_interconnect_0\" for hierarchy \"final_project:u0\|final_project_mm_interconnect_0:mm_interconnect_0\"" {  } { { "final_project/synthesis/final_project.v" "mm_interconnect_0" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/final/final_project/synthesis/final_project.v" 816 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671057639343 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator final_project:u0\|final_project_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"final_project:u0\|final_project_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator\"" {  } { { "final_project/synthesis/submodules/final_project_mm_interconnect_0.v" "nios2_gen2_0_data_master_translator" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/final/final_project/synthesis/submodules/final_project_mm_interconnect_0.v" 2627 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671057640986 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator final_project:u0\|final_project_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"final_project:u0\|final_project_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator\"" {  } { { "final_project/synthesis/submodules/final_project_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_translator" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/final/final_project/synthesis/submodules/final_project_mm_interconnect_0.v" 2687 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671057641009 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator final_project:u0\|final_project_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"final_project:u0\|final_project_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator\"" {  } { { "final_project/synthesis/submodules/final_project_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_translator" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/final/final_project/synthesis/submodules/final_project_mm_interconnect_0.v" 2751 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671057641042 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator final_project:u0\|final_project_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"final_project:u0\|final_project_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator\"" {  } { { "final_project/synthesis/submodules/final_project_mm_interconnect_0.v" "sysid_qsys_0_control_slave_translator" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/final/final_project/synthesis/submodules/final_project_mm_interconnect_0.v" 2815 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671057641091 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator final_project:u0\|final_project_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"final_project:u0\|final_project_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator\"" {  } { { "final_project/synthesis/submodules/final_project_mm_interconnect_0.v" "nios2_gen2_0_debug_mem_slave_translator" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/final/final_project/synthesis/submodules/final_project_mm_interconnect_0.v" 2879 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671057641116 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator final_project:u0\|final_project_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_pll_pll_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"final_project:u0\|final_project_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_pll_pll_slave_translator\"" {  } { { "final_project/synthesis/submodules/final_project_mm_interconnect_0.v" "sdram_pll_pll_slave_translator" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/final/final_project/synthesis/submodules/final_project_mm_interconnect_0.v" 2943 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671057641151 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator final_project:u0\|final_project_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"final_project:u0\|final_project_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\"" {  } { { "final_project/synthesis/submodules/final_project_mm_interconnect_0.v" "onchip_memory2_0_s1_translator" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/final/final_project/synthesis/submodules/final_project_mm_interconnect_0.v" 3007 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671057641177 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator final_project:u0\|final_project_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"final_project:u0\|final_project_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator\"" {  } { { "final_project/synthesis/submodules/final_project_mm_interconnect_0.v" "sdram_s1_translator" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/final/final_project/synthesis/submodules/final_project_mm_interconnect_0.v" 3071 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671057641208 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator final_project:u0\|final_project_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:accumulate_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"final_project:u0\|final_project_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:accumulate_s1_translator\"" {  } { { "final_project/synthesis/submodules/final_project_mm_interconnect_0.v" "accumulate_s1_translator" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/final/final_project/synthesis/submodules/final_project_mm_interconnect_0.v" 3135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671057641234 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator final_project:u0\|final_project_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"final_project:u0\|final_project_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_s1_translator\"" {  } { { "final_project/synthesis/submodules/final_project_mm_interconnect_0.v" "timer_s1_translator" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/final/final_project/synthesis/submodules/final_project_mm_interconnect_0.v" 3647 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671057641344 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator final_project:u0\|final_project_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:spi0_spi_control_port_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"final_project:u0\|final_project_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:spi0_spi_control_port_translator\"" {  } { { "final_project/synthesis/submodules/final_project_mm_interconnect_0.v" "spi0_spi_control_port_translator" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/final/final_project/synthesis/submodules/final_project_mm_interconnect_0.v" 4799 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671057641564 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent final_project:u0\|final_project_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"final_project:u0\|final_project_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent\"" {  } { { "final_project/synthesis/submodules/final_project_mm_interconnect_0.v" "nios2_gen2_0_data_master_agent" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/final/final_project/synthesis/submodules/final_project_mm_interconnect_0.v" 4880 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671057641594 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent final_project:u0\|final_project_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"final_project:u0\|final_project_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent\"" {  } { { "final_project/synthesis/submodules/final_project_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_agent" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/final/final_project/synthesis/submodules/final_project_mm_interconnect_0.v" 4961 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671057641622 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent final_project:u0\|final_project_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"final_project:u0\|final_project_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\"" {  } { { "final_project/synthesis/submodules/final_project_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_agent" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/final/final_project/synthesis/submodules/final_project_mm_interconnect_0.v" 5045 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671057641659 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor final_project:u0\|final_project_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"final_project:u0\|final_project_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "final_project/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/final/final_project/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671057641694 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo final_project:u0\|final_project_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"final_project:u0\|final_project_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "final_project/synthesis/submodules/final_project_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_agent_rsp_fifo" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/final/final_project/synthesis/submodules/final_project_mm_interconnect_0.v" 5086 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671057641733 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent final_project:u0\|final_project_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"final_project:u0\|final_project_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\"" {  } { { "final_project/synthesis/submodules/final_project_mm_interconnect_0.v" "sdram_s1_agent" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/final/final_project/synthesis/submodules/final_project_mm_interconnect_0.v" 5670 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671057641920 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor final_project:u0\|final_project_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"final_project:u0\|final_project_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "final_project/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/final/final_project/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671057641944 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo final_project:u0\|final_project_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"final_project:u0\|final_project_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\"" {  } { { "final_project/synthesis/submodules/final_project_mm_interconnect_0.v" "sdram_s1_agent_rsp_fifo" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/final/final_project/synthesis/submodules/final_project_mm_interconnect_0.v" 5711 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671057641976 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo final_project:u0\|final_project_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"final_project:u0\|final_project_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\"" {  } { { "final_project/synthesis/submodules/final_project_mm_interconnect_0.v" "sdram_s1_agent_rdata_fifo" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/final/final_project/synthesis/submodules/final_project_mm_interconnect_0.v" 5752 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671057642074 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_mm_interconnect_0_router final_project:u0\|final_project_mm_interconnect_0:mm_interconnect_0\|final_project_mm_interconnect_0_router:router " "Elaborating entity \"final_project_mm_interconnect_0_router\" for hierarchy \"final_project:u0\|final_project_mm_interconnect_0:mm_interconnect_0\|final_project_mm_interconnect_0_router:router\"" {  } { { "final_project/synthesis/submodules/final_project_mm_interconnect_0.v" "router" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/final/final_project/synthesis/submodules/final_project_mm_interconnect_0.v" 9143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671057642999 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_mm_interconnect_0_router_default_decode final_project:u0\|final_project_mm_interconnect_0:mm_interconnect_0\|final_project_mm_interconnect_0_router:router\|final_project_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"final_project_mm_interconnect_0_router_default_decode\" for hierarchy \"final_project:u0\|final_project_mm_interconnect_0:mm_interconnect_0\|final_project_mm_interconnect_0_router:router\|final_project_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "final_project/synthesis/submodules/final_project_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/final/final_project/synthesis/submodules/final_project_mm_interconnect_0_router.sv" 216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671057643106 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_mm_interconnect_0_router_002 final_project:u0\|final_project_mm_interconnect_0:mm_interconnect_0\|final_project_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"final_project_mm_interconnect_0_router_002\" for hierarchy \"final_project:u0\|final_project_mm_interconnect_0:mm_interconnect_0\|final_project_mm_interconnect_0_router_002:router_002\"" {  } { { "final_project/synthesis/submodules/final_project_mm_interconnect_0.v" "router_002" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/final/final_project/synthesis/submodules/final_project_mm_interconnect_0.v" 9175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671057643149 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_mm_interconnect_0_router_002_default_decode final_project:u0\|final_project_mm_interconnect_0:mm_interconnect_0\|final_project_mm_interconnect_0_router_002:router_002\|final_project_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"final_project_mm_interconnect_0_router_002_default_decode\" for hierarchy \"final_project:u0\|final_project_mm_interconnect_0:mm_interconnect_0\|final_project_mm_interconnect_0_router_002:router_002\|final_project_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "final_project/synthesis/submodules/final_project_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/final/final_project/synthesis/submodules/final_project_mm_interconnect_0_router_002.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671057643173 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_mm_interconnect_0_router_007 final_project:u0\|final_project_mm_interconnect_0:mm_interconnect_0\|final_project_mm_interconnect_0_router_007:router_007 " "Elaborating entity \"final_project_mm_interconnect_0_router_007\" for hierarchy \"final_project:u0\|final_project_mm_interconnect_0:mm_interconnect_0\|final_project_mm_interconnect_0_router_007:router_007\"" {  } { { "final_project/synthesis/submodules/final_project_mm_interconnect_0.v" "router_007" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/final/final_project/synthesis/submodules/final_project_mm_interconnect_0.v" 9255 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671057643274 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_mm_interconnect_0_router_007_default_decode final_project:u0\|final_project_mm_interconnect_0:mm_interconnect_0\|final_project_mm_interconnect_0_router_007:router_007\|final_project_mm_interconnect_0_router_007_default_decode:the_default_decode " "Elaborating entity \"final_project_mm_interconnect_0_router_007_default_decode\" for hierarchy \"final_project:u0\|final_project_mm_interconnect_0:mm_interconnect_0\|final_project_mm_interconnect_0_router_007:router_007\|final_project_mm_interconnect_0_router_007_default_decode:the_default_decode\"" {  } { { "final_project/synthesis/submodules/final_project_mm_interconnect_0_router_007.sv" "the_default_decode" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/final/final_project/synthesis/submodules/final_project_mm_interconnect_0_router_007.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671057643308 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter final_project:u0\|final_project_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"final_project:u0\|final_project_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\"" {  } { { "final_project/synthesis/submodules/final_project_mm_interconnect_0.v" "sdram_s1_burst_adapter" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/final/final_project/synthesis/submodules/final_project_mm_interconnect_0.v" 9737 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671057643965 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_uncompressed_only final_project:u0\|final_project_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_uncompressed_only\" for hierarchy \"final_project:u0\|final_project_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter\"" {  } { { "final_project/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_uncompressed_only.burst_adapter" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/final/final_project/synthesis/submodules/altera_merlin_burst_adapter.sv" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671057643994 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_mm_interconnect_0_cmd_demux final_project:u0\|final_project_mm_interconnect_0:mm_interconnect_0\|final_project_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"final_project_mm_interconnect_0_cmd_demux\" for hierarchy \"final_project:u0\|final_project_mm_interconnect_0:mm_interconnect_0\|final_project_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "final_project/synthesis/submodules/final_project_mm_interconnect_0.v" "cmd_demux" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/final/final_project/synthesis/submodules/final_project_mm_interconnect_0.v" 9946 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671057644021 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_mm_interconnect_0_cmd_mux final_project:u0\|final_project_mm_interconnect_0:mm_interconnect_0\|final_project_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"final_project_mm_interconnect_0_cmd_mux\" for hierarchy \"final_project:u0\|final_project_mm_interconnect_0:mm_interconnect_0\|final_project_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "final_project/synthesis/submodules/final_project_mm_interconnect_0.v" "cmd_mux" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/final/final_project/synthesis/submodules/final_project_mm_interconnect_0.v" 10178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671057644122 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator final_project:u0\|final_project_mm_interconnect_0:mm_interconnect_0\|final_project_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"final_project:u0\|final_project_mm_interconnect_0:mm_interconnect_0\|final_project_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "final_project/synthesis/submodules/final_project_mm_interconnect_0_cmd_mux.sv" "arb" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/final/final_project/synthesis/submodules/final_project_mm_interconnect_0_cmd_mux.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671057644157 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder final_project:u0\|final_project_mm_interconnect_0:mm_interconnect_0\|final_project_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"final_project:u0\|final_project_mm_interconnect_0:mm_interconnect_0\|final_project_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "final_project/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/final/final_project/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671057644173 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_mm_interconnect_0_rsp_demux final_project:u0\|final_project_mm_interconnect_0:mm_interconnect_0\|final_project_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"final_project_mm_interconnect_0_rsp_demux\" for hierarchy \"final_project:u0\|final_project_mm_interconnect_0:mm_interconnect_0\|final_project_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "final_project/synthesis/submodules/final_project_mm_interconnect_0.v" "rsp_demux" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/final/final_project/synthesis/submodules/final_project_mm_interconnect_0.v" 10937 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671057645197 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_mm_interconnect_0_rsp_mux final_project:u0\|final_project_mm_interconnect_0:mm_interconnect_0\|final_project_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"final_project_mm_interconnect_0_rsp_mux\" for hierarchy \"final_project:u0\|final_project_mm_interconnect_0:mm_interconnect_0\|final_project_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "final_project/synthesis/submodules/final_project_mm_interconnect_0.v" "rsp_mux" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/final/final_project/synthesis/submodules/final_project_mm_interconnect_0.v" 11882 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671057645545 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator final_project:u0\|final_project_mm_interconnect_0:mm_interconnect_0\|final_project_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"final_project:u0\|final_project_mm_interconnect_0:mm_interconnect_0\|final_project_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "final_project/synthesis/submodules/final_project_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/final/final_project/synthesis/submodules/final_project_mm_interconnect_0_rsp_mux.sv" 806 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671057645797 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder final_project:u0\|final_project_mm_interconnect_0:mm_interconnect_0\|final_project_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"final_project:u0\|final_project_mm_interconnect_0:mm_interconnect_0\|final_project_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "final_project/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/final/final_project/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671057645821 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter final_project:u0\|final_project_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"final_project:u0\|final_project_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter\"" {  } { { "final_project/synthesis/submodules/final_project_mm_interconnect_0.v" "sdram_s1_rsp_width_adapter" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/final/final_project/synthesis/submodules/final_project_mm_interconnect_0.v" 12157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671057645889 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "final_project/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/final/final_project/synthesis/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1671057645892 "|final_project_top|final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "final_project/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/final/final_project/synthesis/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1671057645892 "|final_project_top|final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "final_project/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/final/final_project/synthesis/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1671057645892 "|final_project_top|final_project:u0|final_project_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter final_project:u0\|final_project_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"final_project:u0\|final_project_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter\"" {  } { { "final_project/synthesis/submodules/final_project_mm_interconnect_0.v" "sdram_s1_cmd_width_adapter" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/final/final_project/synthesis/submodules/final_project_mm_interconnect_0.v" 12223 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671057645963 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_handshake_clock_crosser final_project:u0\|final_project_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser " "Elaborating entity \"altera_avalon_st_handshake_clock_crosser\" for hierarchy \"final_project:u0\|final_project_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\"" {  } { { "final_project/synthesis/submodules/final_project_mm_interconnect_0.v" "crosser" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/final/final_project/synthesis/submodules/final_project_mm_interconnect_0.v" 12257 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671057646010 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser final_project:u0\|final_project_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"final_project:u0\|final_project_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\"" {  } { { "final_project/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "clock_xer" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/final/final_project/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671057646037 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut final_project:u0\|final_project_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"final_project:u0\|final_project_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer\"" {  } { { "final_project/synthesis/submodules/altera_avalon_st_clock_crosser.v" "in_to_out_synchronizer" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/final/final_project/synthesis/submodules/altera_avalon_st_clock_crosser.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671057646122 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_mm_interconnect_0_avalon_st_adapter final_project:u0\|final_project_mm_interconnect_0:mm_interconnect_0\|final_project_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"final_project_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"final_project:u0\|final_project_mm_interconnect_0:mm_interconnect_0\|final_project_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "final_project/synthesis/submodules/final_project_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/final/final_project/synthesis/submodules/final_project_mm_interconnect_0.v" 12388 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671057646273 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_mm_interconnect_0_avalon_st_adapter_error_adapter_0 final_project:u0\|final_project_mm_interconnect_0:mm_interconnect_0\|final_project_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|final_project_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"final_project_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"final_project:u0\|final_project_mm_interconnect_0:mm_interconnect_0\|final_project_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|final_project_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "final_project/synthesis/submodules/final_project_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/final/final_project/synthesis/submodules/final_project_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671057646287 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_mm_interconnect_0_avalon_st_adapter_005 final_project:u0\|final_project_mm_interconnect_0:mm_interconnect_0\|final_project_mm_interconnect_0_avalon_st_adapter_005:avalon_st_adapter_005 " "Elaborating entity \"final_project_mm_interconnect_0_avalon_st_adapter_005\" for hierarchy \"final_project:u0\|final_project_mm_interconnect_0:mm_interconnect_0\|final_project_mm_interconnect_0_avalon_st_adapter_005:avalon_st_adapter_005\"" {  } { { "final_project/synthesis/submodules/final_project_mm_interconnect_0.v" "avalon_st_adapter_005" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/final/final_project/synthesis/submodules/final_project_mm_interconnect_0.v" 12533 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671057646390 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0 final_project:u0\|final_project_mm_interconnect_0:mm_interconnect_0\|final_project_mm_interconnect_0_avalon_st_adapter_005:avalon_st_adapter_005\|final_project_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0:error_adapter_0 " "Elaborating entity \"final_project_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0\" for hierarchy \"final_project:u0\|final_project_mm_interconnect_0:mm_interconnect_0\|final_project_mm_interconnect_0_avalon_st_adapter_005:avalon_st_adapter_005\|final_project_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0:error_adapter_0\"" {  } { { "final_project/synthesis/submodules/final_project_mm_interconnect_0_avalon_st_adapter_005.v" "error_adapter_0" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/final/final_project/synthesis/submodules/final_project_mm_interconnect_0_avalon_st_adapter_005.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671057646407 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_project_irq_mapper final_project:u0\|final_project_irq_mapper:irq_mapper " "Elaborating entity \"final_project_irq_mapper\" for hierarchy \"final_project:u0\|final_project_irq_mapper:irq_mapper\"" {  } { { "final_project/synthesis/final_project.v" "irq_mapper" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/final/final_project/synthesis/final_project.v" 825 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671057647055 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller final_project:u0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"final_project:u0\|altera_reset_controller:rst_controller\"" {  } { { "final_project/synthesis/final_project.v" "rst_controller" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/final/final_project/synthesis/final_project.v" 888 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671057647071 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer final_project:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"final_project:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "final_project/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/final/final_project/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671057647092 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer final_project:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"final_project:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "final_project/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/final/final_project/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671057647118 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller final_project:u0\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"final_project:u0\|altera_reset_controller:rst_controller_001\"" {  } { { "final_project/synthesis/final_project.v" "rst_controller_001" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/final/final_project/synthesis/final_project.v" 951 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671057647138 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_controller vga_controller:vga " "Elaborating entity \"vga_controller\" for hierarchy \"vga_controller:vga\"" {  } { { "final_project_files/final_project_top.sv" "vga" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/final/final_project_files/final_project_top.sv" 193 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671057647179 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_controller.sv(76) " "Verilog HDL assignment warning at VGA_controller.sv(76): truncated value with size 32 to match size of target (10)" {  } { { "final_project_files/VGA_controller.sv" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/final/final_project_files/VGA_controller.sv" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1671057647180 "|final_project_top|vga_controller:vga"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_controller.sv(79) " "Verilog HDL assignment warning at VGA_controller.sv(79): truncated value with size 32 to match size of target (10)" {  } { { "final_project_files/VGA_controller.sv" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/final/final_project_files/VGA_controller.sv" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1671057647180 "|final_project_top|vga_controller:vga"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "game_image_mapper game_image_mapper:mapper " "Elaborating entity \"game_image_mapper\" for hierarchy \"game_image_mapper:mapper\"" {  } { { "final_project_files/final_project_top.sv" "mapper" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/final/final_project_files/final_project_top.sv" 197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671057647193 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 2048 game image_mapper.sv(34) " "Verilog HDL assignment warning at 2048 game image_mapper.sv(34): truncated value with size 32 to match size of target (9)" {  } { { "2048 game image_mapper.sv" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/final/2048 game image_mapper.sv" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1671057647194 "|final_project_top|game_image_mapper:mapper"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 2048 game image_mapper.sv(36) " "Verilog HDL assignment warning at 2048 game image_mapper.sv(36): truncated value with size 32 to match size of target (9)" {  } { { "2048 game image_mapper.sv" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/final/2048 game image_mapper.sv" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1671057647194 "|final_project_top|game_image_mapper:mapper"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 2048 game image_mapper.sv(70) " "Verilog HDL assignment warning at 2048 game image_mapper.sv(70): truncated value with size 32 to match size of target (20)" {  } { { "2048 game image_mapper.sv" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/final/2048 game image_mapper.sv" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1671057647364 "|final_project_top|game_image_mapper:mapper"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 2048 game image_mapper.sv(88) " "Verilog HDL assignment warning at 2048 game image_mapper.sv(88): truncated value with size 32 to match size of target (12)" {  } { { "2048 game image_mapper.sv" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/final/2048 game image_mapper.sv" 88 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1671057647364 "|final_project_top|game_image_mapper:mapper"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 2048 game image_mapper.sv(121) " "Verilog HDL assignment warning at 2048 game image_mapper.sv(121): truncated value with size 32 to match size of target (15)" {  } { { "2048 game image_mapper.sv" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/final/2048 game image_mapper.sv" 121 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1671057647455 "|final_project_top|game_image_mapper:mapper"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "palette_red\[9..11\] 0 2048 game image_mapper.sv(17) " "Net \"palette_red\[9..11\]\" at 2048 game image_mapper.sv(17) has no driver or initial value, using a default initial value '0'" {  } { { "2048 game image_mapper.sv" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/final/2048 game image_mapper.sv" 17 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1671057647503 "|final_project_top|game_image_mapper:mapper"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "palette_green\[9..11\] 0 2048 game image_mapper.sv(18) " "Net \"palette_green\[9..11\]\" at 2048 game image_mapper.sv(18) has no driver or initial value, using a default initial value '0'" {  } { { "2048 game image_mapper.sv" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/final/2048 game image_mapper.sv" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1671057647503 "|final_project_top|game_image_mapper:mapper"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "palette_blue\[9..11\] 0 2048 game image_mapper.sv(19) " "Net \"palette_blue\[9..11\]\" at 2048 game image_mapper.sv(19) has no driver or initial value, using a default initial value '0'" {  } { { "2048 game image_mapper.sv" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/final/2048 game image_mapper.sv" 19 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1671057647503 "|final_project_top|game_image_mapper:mapper"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "BallX " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"BallX\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1671057647752 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "BallY " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"BallY\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1671057647752 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "game_image_rom game_image_mapper:mapper\|game_image_rom:rom " "Elaborating entity \"game_image_rom\" for hierarchy \"game_image_mapper:mapper\|game_image_rom:rom\"" {  } { { "2048 game image_mapper.sv" "rom" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/final/2048 game image_mapper.sv" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671057647852 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "memory 2048 game image_rom.sv(7) " "Verilog HDL warning at 2048 game image_rom.sv(7): object memory used but never assigned" {  } { { "2048 game image_rom.sv" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/final/2048 game image_rom.sv" 7 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1671057648079 "|final_project_top|game_image_mapper:mapper|game_image_rom:rom"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "game_image_palette game_image_mapper:mapper\|game_image_palette:palette " "Elaborating entity \"game_image_palette\" for hierarchy \"game_image_mapper:mapper\|game_image_palette:palette\"" {  } { { "2048 game image_mapper.sv" "palette" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/final/2048 game image_mapper.sv" 153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671057648651 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "color_mapper game_image_mapper:mapper\|color_mapper:cm " "Elaborating entity \"color_mapper\" for hierarchy \"game_image_mapper:mapper\|color_mapper:cm\"" {  } { { "2048 game image_mapper.sv" "cm" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/final/2048 game image_mapper.sv" 163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671057648661 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "BallX " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"BallX\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1671057648854 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "BallY " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"BallY\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1671057648854 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "BallX " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"BallX\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1671057648861 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "BallY " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"BallY\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1671057648861 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tile_2_pic_palette game_image_mapper:mapper\|tile_2_pic_palette:palette2 " "Elaborating entity \"tile_2_pic_palette\" for hierarchy \"game_image_mapper:mapper\|tile_2_pic_palette:palette2\"" {  } { { "2048 game image_mapper.sv" "palette2" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/final/2048 game image_mapper.sv" 170 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671057648956 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tile_2_pic_rom game_image_mapper:mapper\|tile_2_pic_rom:rom2 " "Elaborating entity \"tile_2_pic_rom\" for hierarchy \"game_image_mapper:mapper\|tile_2_pic_rom:rom2\"" {  } { { "2048 game image_mapper.sv" "rom2" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/final/2048 game image_mapper.sv" 176 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671057648969 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "memory 2 tile drawing_rom.sv(7) " "Verilog HDL warning at 2 tile drawing_rom.sv(7): object memory used but never assigned" {  } { { "2 tile drawing/2 tile drawing_rom.sv" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/final/2 tile drawing/2 tile drawing_rom.sv" 7 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1671057648973 "|final_project_top|game_image_mapper:mapper|tile_2_pic_rom:rom2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tile_4_pic_palette game_image_mapper:mapper\|tile_4_pic_palette:palette4 " "Elaborating entity \"tile_4_pic_palette\" for hierarchy \"game_image_mapper:mapper\|tile_4_pic_palette:palette4\"" {  } { { "2048 game image_mapper.sv" "palette4" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/final/2048 game image_mapper.sv" 185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671057648986 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tile_4_pic_rom game_image_mapper:mapper\|tile_4_pic_rom:rom4 " "Elaborating entity \"tile_4_pic_rom\" for hierarchy \"game_image_mapper:mapper\|tile_4_pic_rom:rom4\"" {  } { { "2048 game image_mapper.sv" "rom4" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/final/2048 game image_mapper.sv" 191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671057648998 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "memory 4 tile drawing_rom.sv(7) " "Verilog HDL warning at 4 tile drawing_rom.sv(7): object memory used but never assigned" {  } { { "4 tile drawing/4 tile drawing_rom.sv" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/final/4 tile drawing/4 tile drawing_rom.sv" 7 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1671057649002 "|final_project_top|game_image_mapper:mapper|tile_4_pic_rom:rom4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tile_8_pic_palette game_image_mapper:mapper\|tile_8_pic_palette:palette8 " "Elaborating entity \"tile_8_pic_palette\" for hierarchy \"game_image_mapper:mapper\|tile_8_pic_palette:palette8\"" {  } { { "2048 game image_mapper.sv" "palette8" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/final/2048 game image_mapper.sv" 201 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671057649017 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tile_8_pic_rom game_image_mapper:mapper\|tile_8_pic_rom:rom8 " "Elaborating entity \"tile_8_pic_rom\" for hierarchy \"game_image_mapper:mapper\|tile_8_pic_rom:rom8\"" {  } { { "2048 game image_mapper.sv" "rom8" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/final/2048 game image_mapper.sv" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671057649028 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "memory 8 tile drawing_rom.sv(7) " "Verilog HDL warning at 8 tile drawing_rom.sv(7): object memory used but never assigned" {  } { { "8 tile drawing/8 tile drawing_rom.sv" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/final/8 tile drawing/8 tile drawing_rom.sv" 7 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1671057649031 "|final_project_top|game_image_mapper:mapper|tile_8_pic_rom:rom8"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tile_16_pic_palette game_image_mapper:mapper\|tile_16_pic_palette:palette16 " "Elaborating entity \"tile_16_pic_palette\" for hierarchy \"game_image_mapper:mapper\|tile_16_pic_palette:palette16\"" {  } { { "2048 game image_mapper.sv" "palette16" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/final/2048 game image_mapper.sv" 214 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671057649046 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tile_16_pic_rom game_image_mapper:mapper\|tile_16_pic_rom:rom16 " "Elaborating entity \"tile_16_pic_rom\" for hierarchy \"game_image_mapper:mapper\|tile_16_pic_rom:rom16\"" {  } { { "2048 game image_mapper.sv" "rom16" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/final/2048 game image_mapper.sv" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671057649056 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "memory 16 tile drawing_rom.sv(7) " "Verilog HDL warning at 16 tile drawing_rom.sv(7): object memory used but never assigned" {  } { { "16 tile drawing/16 tile drawing_rom.sv" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/final/16 tile drawing/16 tile drawing_rom.sv" 7 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1671057649060 "|final_project_top|game_image_mapper:mapper|tile_16_pic_rom:rom16"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tile_32_pic_palette game_image_mapper:mapper\|tile_32_pic_palette:palette32 " "Elaborating entity \"tile_32_pic_palette\" for hierarchy \"game_image_mapper:mapper\|tile_32_pic_palette:palette32\"" {  } { { "2048 game image_mapper.sv" "palette32" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/final/2048 game image_mapper.sv" 227 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671057649077 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tile_32_pic_rom game_image_mapper:mapper\|tile_32_pic_rom:rom32 " "Elaborating entity \"tile_32_pic_rom\" for hierarchy \"game_image_mapper:mapper\|tile_32_pic_rom:rom32\"" {  } { { "2048 game image_mapper.sv" "rom32" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/final/2048 game image_mapper.sv" 233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671057649088 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "memory 32 tile drawing_rom.sv(7) " "Verilog HDL warning at 32 tile drawing_rom.sv(7): object memory used but never assigned" {  } { { "32 tile drawing/32 tile drawing_rom.sv" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/final/32 tile drawing/32 tile drawing_rom.sv" 7 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1671057649090 "|final_project_top|game_image_mapper:mapper|tile_32_pic_rom:rom32"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tile_64_pic_palette game_image_mapper:mapper\|tile_64_pic_palette:palette64 " "Elaborating entity \"tile_64_pic_palette\" for hierarchy \"game_image_mapper:mapper\|tile_64_pic_palette:palette64\"" {  } { { "2048 game image_mapper.sv" "palette64" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/final/2048 game image_mapper.sv" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671057649105 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tile_64_pic_rom game_image_mapper:mapper\|tile_64_pic_rom:rom64 " "Elaborating entity \"tile_64_pic_rom\" for hierarchy \"game_image_mapper:mapper\|tile_64_pic_rom:rom64\"" {  } { { "2048 game image_mapper.sv" "rom64" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/final/2048 game image_mapper.sv" 246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671057649118 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "memory 64 tile drawing_rom.sv(7) " "Verilog HDL warning at 64 tile drawing_rom.sv(7): object memory used but never assigned" {  } { { "64 tile drawing/64 tile drawing_rom.sv" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/final/64 tile drawing/64 tile drawing_rom.sv" 7 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1671057649122 "|final_project_top|game_image_mapper:mapper|tile_64_pic_rom:rom64"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tile_128_pic_palette game_image_mapper:mapper\|tile_128_pic_palette:palette128 " "Elaborating entity \"tile_128_pic_palette\" for hierarchy \"game_image_mapper:mapper\|tile_128_pic_palette:palette128\"" {  } { { "2048 game image_mapper.sv" "palette128" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/final/2048 game image_mapper.sv" 253 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671057649145 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tile_128_pic_rom game_image_mapper:mapper\|tile_128_pic_rom:rom128 " "Elaborating entity \"tile_128_pic_rom\" for hierarchy \"game_image_mapper:mapper\|tile_128_pic_rom:rom128\"" {  } { { "2048 game image_mapper.sv" "rom128" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/final/2048 game image_mapper.sv" 259 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671057649160 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "memory 128 tile drawing_rom.sv(7) " "Verilog HDL warning at 128 tile drawing_rom.sv(7): object memory used but never assigned" {  } { { "128 tile drawing/128 tile drawing_rom.sv" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/final/128 tile drawing/128 tile drawing_rom.sv" 7 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1671057649161 "|final_project_top|game_image_mapper:mapper|tile_128_pic_rom:rom128"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tile_256_pic_palette game_image_mapper:mapper\|tile_256_pic_palette:palette256 " "Elaborating entity \"tile_256_pic_palette\" for hierarchy \"game_image_mapper:mapper\|tile_256_pic_palette:palette256\"" {  } { { "2048 game image_mapper.sv" "palette256" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/final/2048 game image_mapper.sv" 266 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671057649181 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tile_256_pic_rom game_image_mapper:mapper\|tile_256_pic_rom:rom256 " "Elaborating entity \"tile_256_pic_rom\" for hierarchy \"game_image_mapper:mapper\|tile_256_pic_rom:rom256\"" {  } { { "2048 game image_mapper.sv" "rom256" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/final/2048 game image_mapper.sv" 272 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671057649195 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "memory 256 tile drawing_rom.sv(7) " "Verilog HDL warning at 256 tile drawing_rom.sv(7): object memory used but never assigned" {  } { { "256 tile drawing/256 tile drawing_rom.sv" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/final/256 tile drawing/256 tile drawing_rom.sv" 7 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1671057649199 "|final_project_top|game_image_mapper:mapper|tile_256_pic_rom:rom256"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "win_2048_pic_rom game_image_mapper:mapper\|win_2048_pic_rom:win_2048_pic_rom " "Elaborating entity \"win_2048_pic_rom\" for hierarchy \"game_image_mapper:mapper\|win_2048_pic_rom:win_2048_pic_rom\"" {  } { { "2048 game image_mapper.sv" "win_2048_pic_rom" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/final/2048 game image_mapper.sv" 278 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671057649215 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "memory win_2048_pic_rom.sv(7) " "Verilog HDL warning at win_2048_pic_rom.sv(7): object memory used but never assigned" {  } { { "win_2048_pic/win_2048_pic_rom.sv" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/final/win_2048_pic/win_2048_pic_rom.sv" 7 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1671057649234 "|final_project_top|game_image_mapper:mapper|win_2048_pic_rom:win_2048_pic_rom"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "win_2048_pic_palette game_image_mapper:mapper\|win_2048_pic_palette:win_2048_pic_palette " "Elaborating entity \"win_2048_pic_palette\" for hierarchy \"game_image_mapper:mapper\|win_2048_pic_palette:win_2048_pic_palette\"" {  } { { "2048 game image_mapper.sv" "win_2048_pic_palette" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/final/2048 game image_mapper.sv" 285 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671057649321 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lose_2048_pic_rom game_image_mapper:mapper\|lose_2048_pic_rom:lose_2048_pic_rom " "Elaborating entity \"lose_2048_pic_rom\" for hierarchy \"game_image_mapper:mapper\|lose_2048_pic_rom:lose_2048_pic_rom\"" {  } { { "2048 game image_mapper.sv" "lose_2048_pic_rom" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/final/2048 game image_mapper.sv" 291 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671057649334 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "memory lose_2048_pic_rom.sv(7) " "Verilog HDL warning at lose_2048_pic_rom.sv(7): object memory used but never assigned" {  } { { "lose_2048_pic/lose_2048_pic_rom.sv" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/final/lose_2048_pic/lose_2048_pic_rom.sv" 7 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1671057649367 "|final_project_top|game_image_mapper:mapper|lose_2048_pic_rom:lose_2048_pic_rom"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lose_2048_pic_palette game_image_mapper:mapper\|lose_2048_pic_palette:lose_2048_pic_palette " "Elaborating entity \"lose_2048_pic_palette\" for hierarchy \"game_image_mapper:mapper\|lose_2048_pic_palette:lose_2048_pic_palette\"" {  } { { "2048 game image_mapper.sv" "lose_2048_pic_palette" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/final/2048 game image_mapper.sv" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671057649452 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "game_image_mapper:mapper\|rom_q\[3\] " "Net \"game_image_mapper:mapper\|rom_q\[3\]\" is missing source, defaulting to GND" {  } { { "2048 game image_mapper.sv" "rom_q\[3\]" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/final/2048 game image_mapper.sv" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1671057652858 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1671057652858 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1671057655336 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2022.12.14.16:41:00 Progress: Loading slde12e9b63/alt_sld_fab_wrapper_hw.tcl " "2022.12.14.16:41:00 Progress: Loading slde12e9b63/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671057660211 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671057663668 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671057663893 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671057666904 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671057667019 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671057667124 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671057667264 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671057667293 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671057667293 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1671057668051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slde12e9b63/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slde12e9b63/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/slde12e9b63/alt_sld_fab.v" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/final/db/ip/slde12e9b63/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671057668394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671057668394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slde12e9b63/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slde12e9b63/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/slde12e9b63/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/final/db/ip/slde12e9b63/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671057668528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671057668528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slde12e9b63/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slde12e9b63/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/slde12e9b63/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/final/db/ip/slde12e9b63/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671057668570 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671057668570 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slde12e9b63/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slde12e9b63/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/slde12e9b63/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/final/db/ip/slde12e9b63/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671057668670 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671057668670 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slde12e9b63/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/slde12e9b63/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/slde12e9b63/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/final/db/ip/slde12e9b63/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 142 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671057668788 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/slde12e9b63/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/final/db/ip/slde12e9b63/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671057668788 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671057668788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slde12e9b63/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slde12e9b63/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/slde12e9b63/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/final/db/ip/slde12e9b63/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671057668872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671057668872 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "final_project:u0\|final_project_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|mem " "RAM logic \"final_project:u0\|final_project_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|mem\" is uninferred due to inappropriate RAM size" {  } { { "final_project/synthesis/submodules/altera_avalon_sc_fifo.v" "mem" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/final/final_project/synthesis/submodules/altera_avalon_sc_fifo.v" 108 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1671057678538 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1671057678538 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "4096 3072 C:/Users/kayla/OneDrive/Documents/ECE385/final/2 tile drawing/2 tile drawing.mif " "Memory depth (4096) in the design file differs from memory depth (3072) in the Memory Initialization File \"C:/Users/kayla/OneDrive/Documents/ECE385/final/2 tile drawing/2 tile drawing.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1671057678577 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "4096 3072 C:/Users/kayla/OneDrive/Documents/ECE385/final/4 tile drawing/4 tile drawing.mif " "Memory depth (4096) in the design file differs from memory depth (3072) in the Memory Initialization File \"C:/Users/kayla/OneDrive/Documents/ECE385/final/4 tile drawing/4 tile drawing.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1671057678617 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "9 " "Inferred 9 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "game_image_mapper:mapper\|game_image_rom:rom\|memory_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"game_image_mapper:mapper\|game_image_rom:rom\|memory_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1671057698169 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 3 " "Parameter WIDTH_A set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1671057698169 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 19 " "Parameter WIDTHAD_A set to 19" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1671057698169 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 307200 " "Parameter NUMWORDS_A set to 307200" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1671057698169 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1671057698169 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1671057698169 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1671057698169 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1671057698169 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1671057698169 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE ./2048 game image/2048 game image.mif " "Parameter INIT_FILE set to ./2048 game image/2048 game image.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1671057698169 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1671057698169 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "game_image_mapper:mapper\|tile_8_pic_rom:rom8\|memory_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"game_image_mapper:mapper\|tile_8_pic_rom:rom8\|memory_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1671057698169 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 5 " "Parameter WIDTH_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1671057698169 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 12 " "Parameter WIDTHAD_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1671057698169 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 3072 " "Parameter NUMWORDS_A set to 3072" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1671057698169 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1671057698169 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1671057698169 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1671057698169 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1671057698169 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1671057698169 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE ./8 tile drawing/8 tile drawing.mif " "Parameter INIT_FILE set to ./8 tile drawing/8 tile drawing.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1671057698169 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1671057698169 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "game_image_mapper:mapper\|tile_16_pic_rom:rom16\|memory_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"game_image_mapper:mapper\|tile_16_pic_rom:rom16\|memory_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1671057698169 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 5 " "Parameter WIDTH_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1671057698169 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 12 " "Parameter WIDTHAD_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1671057698169 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 3072 " "Parameter NUMWORDS_A set to 3072" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1671057698169 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1671057698169 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1671057698169 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1671057698169 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1671057698169 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1671057698169 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE ./16 tile drawing/16 tile drawing.mif " "Parameter INIT_FILE set to ./16 tile drawing/16 tile drawing.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1671057698169 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1671057698169 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "game_image_mapper:mapper\|tile_32_pic_rom:rom32\|memory_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"game_image_mapper:mapper\|tile_32_pic_rom:rom32\|memory_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1671057698169 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 5 " "Parameter WIDTH_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1671057698169 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 12 " "Parameter WIDTHAD_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1671057698169 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 3072 " "Parameter NUMWORDS_A set to 3072" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1671057698169 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1671057698169 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1671057698169 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1671057698169 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1671057698169 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1671057698169 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE ./32 tile drawing/32 tile drawing.mif " "Parameter INIT_FILE set to ./32 tile drawing/32 tile drawing.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1671057698169 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1671057698169 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "game_image_mapper:mapper\|tile_128_pic_rom:rom128\|memory_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"game_image_mapper:mapper\|tile_128_pic_rom:rom128\|memory_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1671057698169 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 5 " "Parameter WIDTH_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1671057698169 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 12 " "Parameter WIDTHAD_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1671057698169 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 3072 " "Parameter NUMWORDS_A set to 3072" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1671057698169 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1671057698169 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1671057698169 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1671057698169 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1671057698169 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1671057698169 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE ./128 tile drawing/128 tile drawing.mif " "Parameter INIT_FILE set to ./128 tile drawing/128 tile drawing.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1671057698169 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1671057698169 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "game_image_mapper:mapper\|tile_256_pic_rom:rom256\|memory_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"game_image_mapper:mapper\|tile_256_pic_rom:rom256\|memory_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1671057698169 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 5 " "Parameter WIDTH_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1671057698169 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 12 " "Parameter WIDTHAD_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1671057698169 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 3072 " "Parameter NUMWORDS_A set to 3072" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1671057698169 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1671057698169 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1671057698169 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1671057698169 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1671057698169 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1671057698169 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE ./256 tile drawing/256 tile drawing.mif " "Parameter INIT_FILE set to ./256 tile drawing/256 tile drawing.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1671057698169 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1671057698169 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "game_image_mapper:mapper\|win_2048_pic_rom:win_2048_pic_rom\|memory_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"game_image_mapper:mapper\|win_2048_pic_rom:win_2048_pic_rom\|memory_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1671057698169 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 5 " "Parameter WIDTH_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1671057698169 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 15 " "Parameter WIDTHAD_A set to 15" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1671057698169 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 30000 " "Parameter NUMWORDS_A set to 30000" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1671057698169 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1671057698169 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1671057698169 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1671057698169 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1671057698169 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1671057698169 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE ./win_2048_pic/win_2048_pic.mif " "Parameter INIT_FILE set to ./win_2048_pic/win_2048_pic.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1671057698169 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1671057698169 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "game_image_mapper:mapper\|lose_2048_pic_rom:lose_2048_pic_rom\|memory_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"game_image_mapper:mapper\|lose_2048_pic_rom:lose_2048_pic_rom\|memory_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1671057698169 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 5 " "Parameter WIDTH_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1671057698169 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 15 " "Parameter WIDTHAD_A set to 15" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1671057698169 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 30000 " "Parameter NUMWORDS_A set to 30000" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1671057698169 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1671057698169 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1671057698169 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1671057698169 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1671057698169 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1671057698169 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE ./lose_2048_pic/lose_2048_pic.mif " "Parameter INIT_FILE set to ./lose_2048_pic/lose_2048_pic.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1671057698169 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1671057698169 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "game_image_mapper:mapper\|tile_64_pic_rom:rom64\|memory_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"game_image_mapper:mapper\|tile_64_pic_rom:rom64\|memory_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1671057698169 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 5 " "Parameter WIDTH_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1671057698169 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 12 " "Parameter WIDTHAD_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1671057698169 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 3072 " "Parameter NUMWORDS_A set to 3072" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1671057698169 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1671057698169 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1671057698169 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1671057698169 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1671057698169 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1671057698169 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE ./64 tile drawing/64 tile drawing.mif " "Parameter INIT_FILE set to ./64 tile drawing/64 tile drawing.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1671057698169 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1671057698169 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1671057698169 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "game_image_mapper:mapper\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"game_image_mapper:mapper\|Mult0\"" {  } { { "2048 game image_mapper.sv" "Mult0" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/final/2048 game image_mapper.sv" 121 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1671057698177 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "game_image_mapper:mapper\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"game_image_mapper:mapper\|Mult1\"" {  } { { "2048 game image_mapper.sv" "Mult1" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/final/2048 game image_mapper.sv" 121 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1671057698177 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1671057698177 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "game_image_mapper:mapper\|game_image_rom:rom\|altsyncram:memory_rtl_0 " "Elaborated megafunction instantiation \"game_image_mapper:mapper\|game_image_rom:rom\|altsyncram:memory_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671057698226 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "game_image_mapper:mapper\|game_image_rom:rom\|altsyncram:memory_rtl_0 " "Instantiated megafunction \"game_image_mapper:mapper\|game_image_rom:rom\|altsyncram:memory_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671057698227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 3 " "Parameter \"WIDTH_A\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671057698227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 19 " "Parameter \"WIDTHAD_A\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671057698227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 307200 " "Parameter \"NUMWORDS_A\" = \"307200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671057698227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671057698227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671057698227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671057698227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671057698227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671057698227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE ./2048 game image/2048 game image.mif " "Parameter \"INIT_FILE\" = \"./2048 game image/2048 game image.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671057698227 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1671057698227 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_3o51.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_3o51.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_3o51 " "Found entity 1: altsyncram_3o51" {  } { { "db/altsyncram_3o51.tdf" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/final/db/altsyncram_3o51.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671057698313 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671057698313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_0l9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_0l9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_0l9 " "Found entity 1: decode_0l9" {  } { { "db/decode_0l9.tdf" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/final/db/decode_0l9.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671057700208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671057700208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_i3b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_i3b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_i3b " "Found entity 1: mux_i3b" {  } { { "db/mux_i3b.tdf" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/final/db/mux_i3b.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671057700303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671057700303 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "game_image_mapper:mapper\|tile_8_pic_rom:rom8\|altsyncram:memory_rtl_0 " "Elaborated megafunction instantiation \"game_image_mapper:mapper\|tile_8_pic_rom:rom8\|altsyncram:memory_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671057700373 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "game_image_mapper:mapper\|tile_8_pic_rom:rom8\|altsyncram:memory_rtl_0 " "Instantiated megafunction \"game_image_mapper:mapper\|tile_8_pic_rom:rom8\|altsyncram:memory_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671057700373 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 5 " "Parameter \"WIDTH_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671057700373 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 12 " "Parameter \"WIDTHAD_A\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671057700373 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 3072 " "Parameter \"NUMWORDS_A\" = \"3072\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671057700373 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671057700373 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671057700373 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671057700373 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671057700373 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671057700373 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE ./8 tile drawing/8 tile drawing.mif " "Parameter \"INIT_FILE\" = \"./8 tile drawing/8 tile drawing.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671057700373 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1671057700373 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_cr51.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_cr51.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_cr51 " "Found entity 1: altsyncram_cr51" {  } { { "db/altsyncram_cr51.tdf" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/final/db/altsyncram_cr51.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671057700442 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671057700442 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "game_image_mapper:mapper\|tile_16_pic_rom:rom16\|altsyncram:memory_rtl_0 " "Elaborated megafunction instantiation \"game_image_mapper:mapper\|tile_16_pic_rom:rom16\|altsyncram:memory_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671057700537 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "game_image_mapper:mapper\|tile_16_pic_rom:rom16\|altsyncram:memory_rtl_0 " "Instantiated megafunction \"game_image_mapper:mapper\|tile_16_pic_rom:rom16\|altsyncram:memory_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671057700537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 5 " "Parameter \"WIDTH_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671057700537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 12 " "Parameter \"WIDTHAD_A\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671057700537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 3072 " "Parameter \"NUMWORDS_A\" = \"3072\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671057700537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671057700537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671057700537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671057700537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671057700537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671057700537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE ./16 tile drawing/16 tile drawing.mif " "Parameter \"INIT_FILE\" = \"./16 tile drawing/16 tile drawing.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671057700537 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1671057700537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_au51.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_au51.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_au51 " "Found entity 1: altsyncram_au51" {  } { { "db/altsyncram_au51.tdf" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/final/db/altsyncram_au51.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671057700610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671057700610 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "game_image_mapper:mapper\|tile_32_pic_rom:rom32\|altsyncram:memory_rtl_0 " "Elaborated megafunction instantiation \"game_image_mapper:mapper\|tile_32_pic_rom:rom32\|altsyncram:memory_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671057700733 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "game_image_mapper:mapper\|tile_32_pic_rom:rom32\|altsyncram:memory_rtl_0 " "Instantiated megafunction \"game_image_mapper:mapper\|tile_32_pic_rom:rom32\|altsyncram:memory_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671057700733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 5 " "Parameter \"WIDTH_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671057700733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 12 " "Parameter \"WIDTHAD_A\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671057700733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 3072 " "Parameter \"NUMWORDS_A\" = \"3072\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671057700733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671057700733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671057700733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671057700733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671057700733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671057700733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE ./32 tile drawing/32 tile drawing.mif " "Parameter \"INIT_FILE\" = \"./32 tile drawing/32 tile drawing.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671057700733 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1671057700733 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6u51.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6u51.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6u51 " "Found entity 1: altsyncram_6u51" {  } { { "db/altsyncram_6u51.tdf" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/final/db/altsyncram_6u51.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671057700801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671057700801 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "game_image_mapper:mapper\|tile_128_pic_rom:rom128\|altsyncram:memory_rtl_0 " "Elaborated megafunction instantiation \"game_image_mapper:mapper\|tile_128_pic_rom:rom128\|altsyncram:memory_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671057700937 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "game_image_mapper:mapper\|tile_128_pic_rom:rom128\|altsyncram:memory_rtl_0 " "Instantiated megafunction \"game_image_mapper:mapper\|tile_128_pic_rom:rom128\|altsyncram:memory_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671057700937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 5 " "Parameter \"WIDTH_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671057700937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 12 " "Parameter \"WIDTHAD_A\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671057700937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 3072 " "Parameter \"NUMWORDS_A\" = \"3072\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671057700937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671057700937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671057700937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671057700937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671057700937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671057700937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE ./128 tile drawing/128 tile drawing.mif " "Parameter \"INIT_FILE\" = \"./128 tile drawing/128 tile drawing.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671057700937 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1671057700937 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_i161.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_i161.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_i161 " "Found entity 1: altsyncram_i161" {  } { { "db/altsyncram_i161.tdf" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/final/db/altsyncram_i161.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671057701007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671057701007 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "game_image_mapper:mapper\|tile_256_pic_rom:rom256\|altsyncram:memory_rtl_0 " "Elaborated megafunction instantiation \"game_image_mapper:mapper\|tile_256_pic_rom:rom256\|altsyncram:memory_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671057701126 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "game_image_mapper:mapper\|tile_256_pic_rom:rom256\|altsyncram:memory_rtl_0 " "Instantiated megafunction \"game_image_mapper:mapper\|tile_256_pic_rom:rom256\|altsyncram:memory_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671057701126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 5 " "Parameter \"WIDTH_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671057701126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 12 " "Parameter \"WIDTHAD_A\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671057701126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 3072 " "Parameter \"NUMWORDS_A\" = \"3072\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671057701126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671057701126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671057701126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671057701126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671057701126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671057701126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE ./256 tile drawing/256 tile drawing.mif " "Parameter \"INIT_FILE\" = \"./256 tile drawing/256 tile drawing.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671057701126 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1671057701126 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_m161.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_m161.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_m161 " "Found entity 1: altsyncram_m161" {  } { { "db/altsyncram_m161.tdf" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/final/db/altsyncram_m161.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671057701191 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671057701191 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "game_image_mapper:mapper\|win_2048_pic_rom:win_2048_pic_rom\|altsyncram:memory_rtl_0 " "Elaborated megafunction instantiation \"game_image_mapper:mapper\|win_2048_pic_rom:win_2048_pic_rom\|altsyncram:memory_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671057701325 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "game_image_mapper:mapper\|win_2048_pic_rom:win_2048_pic_rom\|altsyncram:memory_rtl_0 " "Instantiated megafunction \"game_image_mapper:mapper\|win_2048_pic_rom:win_2048_pic_rom\|altsyncram:memory_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671057701326 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 5 " "Parameter \"WIDTH_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671057701326 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 15 " "Parameter \"WIDTHAD_A\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671057701326 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 30000 " "Parameter \"NUMWORDS_A\" = \"30000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671057701326 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671057701326 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671057701326 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671057701326 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671057701326 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671057701326 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE ./win_2048_pic/win_2048_pic.mif " "Parameter \"INIT_FILE\" = \"./win_2048_pic/win_2048_pic.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671057701326 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1671057701326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_uc51.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_uc51.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_uc51 " "Found entity 1: altsyncram_uc51" {  } { { "db/altsyncram_uc51.tdf" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/final/db/altsyncram_uc51.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671057701392 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671057701392 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_5j9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_5j9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_5j9 " "Found entity 1: decode_5j9" {  } { { "db/decode_5j9.tdf" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/final/db/decode_5j9.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671057701852 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671057701852 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_p1b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_p1b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_p1b " "Found entity 1: mux_p1b" {  } { { "db/mux_p1b.tdf" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/final/db/mux_p1b.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671057701924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671057701924 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "game_image_mapper:mapper\|lose_2048_pic_rom:lose_2048_pic_rom\|altsyncram:memory_rtl_0 " "Elaborated megafunction instantiation \"game_image_mapper:mapper\|lose_2048_pic_rom:lose_2048_pic_rom\|altsyncram:memory_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671057701981 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "game_image_mapper:mapper\|lose_2048_pic_rom:lose_2048_pic_rom\|altsyncram:memory_rtl_0 " "Instantiated megafunction \"game_image_mapper:mapper\|lose_2048_pic_rom:lose_2048_pic_rom\|altsyncram:memory_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671057701981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 5 " "Parameter \"WIDTH_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671057701981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 15 " "Parameter \"WIDTHAD_A\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671057701981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 30000 " "Parameter \"NUMWORDS_A\" = \"30000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671057701981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671057701981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671057701981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671057701981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671057701981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671057701981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE ./lose_2048_pic/lose_2048_pic.mif " "Parameter \"INIT_FILE\" = \"./lose_2048_pic/lose_2048_pic.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671057701981 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1671057701981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_8j51.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_8j51.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_8j51 " "Found entity 1: altsyncram_8j51" {  } { { "db/altsyncram_8j51.tdf" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/final/db/altsyncram_8j51.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671057702055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671057702055 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "game_image_mapper:mapper\|tile_64_pic_rom:rom64\|altsyncram:memory_rtl_0 " "Elaborated megafunction instantiation \"game_image_mapper:mapper\|tile_64_pic_rom:rom64\|altsyncram:memory_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671057702401 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "game_image_mapper:mapper\|tile_64_pic_rom:rom64\|altsyncram:memory_rtl_0 " "Instantiated megafunction \"game_image_mapper:mapper\|tile_64_pic_rom:rom64\|altsyncram:memory_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671057702401 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 5 " "Parameter \"WIDTH_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671057702401 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 12 " "Parameter \"WIDTHAD_A\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671057702401 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 3072 " "Parameter \"NUMWORDS_A\" = \"3072\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671057702401 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671057702401 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671057702401 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671057702401 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671057702401 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671057702401 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE ./64 tile drawing/64 tile drawing.mif " "Parameter \"INIT_FILE\" = \"./64 tile drawing/64 tile drawing.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671057702401 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1671057702401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_gu51.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_gu51.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_gu51 " "Found entity 1: altsyncram_gu51" {  } { { "db/altsyncram_gu51.tdf" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/final/db/altsyncram_gu51.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671057702510 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671057702510 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "game_image_mapper:mapper\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"game_image_mapper:mapper\|lpm_mult:Mult0\"" {  } { { "2048 game image_mapper.sv" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/final/2048 game image_mapper.sv" 121 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671057702852 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "game_image_mapper:mapper\|lpm_mult:Mult0 " "Instantiated megafunction \"game_image_mapper:mapper\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 15 " "Parameter \"LPM_WIDTHA\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671057702852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 9 " "Parameter \"LPM_WIDTHB\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671057702852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 24 " "Parameter \"LPM_WIDTHP\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671057702852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 24 " "Parameter \"LPM_WIDTHR\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671057702852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671057702852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671057702852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671057702852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671057702852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671057702852 ""}  } { { "2048 game image_mapper.sv" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/final/2048 game image_mapper.sv" 121 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1671057702852 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "game_image_mapper:mapper\|lpm_mult:Mult0\|multcore:mult_core game_image_mapper:mapper\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"game_image_mapper:mapper\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"game_image_mapper:mapper\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 308 5 0 } } { "2048 game image_mapper.sv" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/final/2048 game image_mapper.sv" 121 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671057703112 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "game_image_mapper:mapper\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder game_image_mapper:mapper\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"game_image_mapper:mapper\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"game_image_mapper:mapper\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "2048 game image_mapper.sv" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/final/2048 game image_mapper.sv" 121 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671057703194 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "game_image_mapper:mapper\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[1\] game_image_mapper:mapper\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"game_image_mapper:mapper\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[1\]\", which is child of megafunction instantiation \"game_image_mapper:mapper\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "2048 game image_mapper.sv" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/final/2048 game image_mapper.sv" 121 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671057703327 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_crg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_crg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_crg " "Found entity 1: add_sub_crg" {  } { { "db/add_sub_crg.tdf" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/final/db/add_sub_crg.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671057703424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671057703424 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "game_image_mapper:mapper\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add game_image_mapper:mapper\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"game_image_mapper:mapper\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"game_image_mapper:mapper\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "2048 game image_mapper.sv" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/final/2048 game image_mapper.sv" 121 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671057703528 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "game_image_mapper:mapper\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] game_image_mapper:mapper\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"game_image_mapper:mapper\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"game_image_mapper:mapper\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "2048 game image_mapper.sv" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/final/2048 game image_mapper.sv" 121 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671057703565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_grg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_grg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_grg " "Found entity 1: add_sub_grg" {  } { { "db/add_sub_grg.tdf" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/final/db/add_sub_grg.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671057703635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671057703635 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "game_image_mapper:mapper\|lpm_mult:Mult0\|altshift:external_latency_ffs game_image_mapper:mapper\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"game_image_mapper:mapper\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"game_image_mapper:mapper\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 351 4 0 } } { "2048 game image_mapper.sv" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/final/2048 game image_mapper.sv" 121 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671057703707 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "8 " "8 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1671057709354 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ARDUINO_IO\[7\] " "Inserted always-enabled tri-state buffer between \"ARDUINO_IO\[7\]\" and its non-tri-state driver." {  } { { "final_project_files/final_project_top.sv" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/final/final_project_files/final_project_top.sv" 53 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1671057709752 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ARDUINO_IO\[10\] " "Inserted always-enabled tri-state buffer between \"ARDUINO_IO\[10\]\" and its non-tri-state driver." {  } { { "final_project_files/final_project_top.sv" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/final/final_project_files/final_project_top.sv" 53 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1671057709752 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ARDUINO_IO\[11\] " "Inserted always-enabled tri-state buffer between \"ARDUINO_IO\[11\]\" and its non-tri-state driver." {  } { { "final_project_files/final_project_top.sv" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/final/final_project_files/final_project_top.sv" 53 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1671057709752 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ARDUINO_IO\[13\] " "Inserted always-enabled tri-state buffer between \"ARDUINO_IO\[13\]\" and its non-tri-state driver." {  } { { "final_project_files/final_project_top.sv" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/final/final_project_files/final_project_top.sv" 53 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1671057709752 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ARDUINO_RESET_N " "Inserted always-enabled tri-state buffer between \"ARDUINO_RESET_N\" and its non-tri-state driver." {  } { { "final_project_files/final_project_top.sv" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/final/final_project_files/final_project_top.sv" 56 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1671057709752 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1671057709752 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[0\] " "bidirectional pin \"ARDUINO_IO\[0\]\" has no driver" {  } { { "final_project_files/final_project_top.sv" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/final/final_project_files/final_project_top.sv" 53 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1671057709752 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[1\] " "bidirectional pin \"ARDUINO_IO\[1\]\" has no driver" {  } { { "final_project_files/final_project_top.sv" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/final/final_project_files/final_project_top.sv" 53 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1671057709752 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[2\] " "bidirectional pin \"ARDUINO_IO\[2\]\" has no driver" {  } { { "final_project_files/final_project_top.sv" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/final/final_project_files/final_project_top.sv" 53 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1671057709752 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[3\] " "bidirectional pin \"ARDUINO_IO\[3\]\" has no driver" {  } { { "final_project_files/final_project_top.sv" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/final/final_project_files/final_project_top.sv" 53 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1671057709752 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[4\] " "bidirectional pin \"ARDUINO_IO\[4\]\" has no driver" {  } { { "final_project_files/final_project_top.sv" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/final/final_project_files/final_project_top.sv" 53 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1671057709752 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[5\] " "bidirectional pin \"ARDUINO_IO\[5\]\" has no driver" {  } { { "final_project_files/final_project_top.sv" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/final/final_project_files/final_project_top.sv" 53 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1671057709752 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[14\] " "bidirectional pin \"ARDUINO_IO\[14\]\" has no driver" {  } { { "final_project_files/final_project_top.sv" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/final/final_project_files/final_project_top.sv" 53 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1671057709752 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[15\] " "bidirectional pin \"ARDUINO_IO\[15\]\" has no driver" {  } { { "final_project_files/final_project_top.sv" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/final/final_project_files/final_project_top.sv" 53 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1671057709752 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1671057709752 ""}
{ "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI_HDR" "" "The following tri-state nodes are fed by constants" { { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ARDUINO_IO\[6\] VCC pin " "The pin \"ARDUINO_IO\[6\]\" is fed by VCC" {  } { { "final_project_files/final_project_top.sv" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/final/final_project_files/final_project_top.sv" 53 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1671057709752 ""}  } {  } 0 13032 "The following tri-state nodes are fed by constants" 0 0 "Analysis & Synthesis" 0 -1 1671057709752 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "final_project/synthesis/submodules/final_project_sdram.v" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/final/final_project/synthesis/submodules/final_project_sdram.v" 442 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 210 -1 0 } } { "final_project/synthesis/submodules/final_project_nios2_gen2_0_cpu.v" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/final/final_project/synthesis/submodules/final_project_nios2_gen2_0_cpu.v" 2878 -1 0 } } { "final_project/synthesis/submodules/final_project_nios2_gen2_0_cpu.v" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/final/final_project/synthesis/submodules/final_project_nios2_gen2_0_cpu.v" 3878 -1 0 } } { "final_project/synthesis/submodules/final_project_sdram.v" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/final/final_project/synthesis/submodules/final_project_sdram.v" 356 -1 0 } } { "final_project/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/final/final_project/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "final_project/synthesis/submodules/final_project_jtag_uart.v" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/final/final_project/synthesis/submodules/final_project_jtag_uart.v" 352 -1 0 } } { "final_project/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/final/final_project/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "final_project/synthesis/submodules/final_project_sdram.v" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/final/final_project/synthesis/submodules/final_project_sdram.v" 306 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 321 -1 0 } } { "final_project/synthesis/submodules/final_project_spi0.v" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/final/final_project/synthesis/submodules/final_project_spi0.v" 243 -1 0 } } { "final_project/synthesis/submodules/final_project_spi0.v" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/final/final_project/synthesis/submodules/final_project_spi0.v" 132 -1 0 } } { "final_project/synthesis/submodules/final_project_nios2_gen2_0_cpu.v" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/final/final_project/synthesis/submodules/final_project_nios2_gen2_0_cpu.v" 3500 -1 0 } } { "final_project/synthesis/submodules/final_project_jtag_uart.v" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/final/final_project/synthesis/submodules/final_project_jtag_uart.v" 398 -1 0 } } { "final_project/synthesis/submodules/final_project_spi0.v" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/final/final_project/synthesis/submodules/final_project_spi0.v" 253 -1 0 } } { "final_project/synthesis/submodules/final_project_nios2_gen2_0_cpu.v" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/final/final_project/synthesis/submodules/final_project_nios2_gen2_0_cpu.v" 2099 -1 0 } } { "final_project/synthesis/submodules/final_project_sdram_pll.v" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/final/final_project/synthesis/submodules/final_project_sdram_pll.v" 272 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 211 -1 0 } } { "final_project/synthesis/submodules/final_project_timer.v" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/final/final_project/synthesis/submodules/final_project_timer.v" 181 -1 0 } } { "final_project/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/final/final_project/synthesis/submodules/altera_avalon_sc_fifo.v" 123 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1671057709920 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1671057709922 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "ARDUINO_IO\[6\]~synth " "Node \"ARDUINO_IO\[6\]~synth\"" {  } { { "final_project_files/final_project_top.sv" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/final/final_project_files/final_project_top.sv" 53 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1671057733632 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ARDUINO_IO\[7\]~synth " "Node \"ARDUINO_IO\[7\]~synth\"" {  } { { "final_project_files/final_project_top.sv" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/final/final_project_files/final_project_top.sv" 53 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1671057733632 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ARDUINO_IO\[10\]~synth " "Node \"ARDUINO_IO\[10\]~synth\"" {  } { { "final_project_files/final_project_top.sv" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/final/final_project_files/final_project_top.sv" 53 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1671057733632 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ARDUINO_IO\[11\]~synth " "Node \"ARDUINO_IO\[11\]~synth\"" {  } { { "final_project_files/final_project_top.sv" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/final/final_project_files/final_project_top.sv" 53 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1671057733632 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ARDUINO_IO\[13\]~synth " "Node \"ARDUINO_IO\[13\]~synth\"" {  } { { "final_project_files/final_project_top.sv" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/final/final_project_files/final_project_top.sv" 53 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1671057733632 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ARDUINO_RESET_N~synth " "Node \"ARDUINO_RESET_N~synth\"" {  } { { "final_project_files/final_project_top.sv" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/final/final_project_files/final_project_top.sv" 56 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1671057733632 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1671057733632 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[7\] VCC " "Pin \"HEX0\[7\]\" is stuck at VCC" {  } { { "final_project_files/final_project_top.sv" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/final/final_project_files/final_project_top.sv" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1671057733634 "|final_project_top|HEX0[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[7\] VCC " "Pin \"HEX1\[7\]\" is stuck at VCC" {  } { { "final_project_files/final_project_top.sv" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/final/final_project_files/final_project_top.sv" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1671057733634 "|final_project_top|HEX1[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] VCC " "Pin \"HEX2\[0\]\" is stuck at VCC" {  } { { "final_project_files/final_project_top.sv" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/final/final_project_files/final_project_top.sv" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1671057733634 "|final_project_top|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] VCC " "Pin \"HEX2\[3\]\" is stuck at VCC" {  } { { "final_project_files/final_project_top.sv" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/final/final_project_files/final_project_top.sv" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1671057733634 "|final_project_top|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] VCC " "Pin \"HEX2\[4\]\" is stuck at VCC" {  } { { "final_project_files/final_project_top.sv" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/final/final_project_files/final_project_top.sv" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1671057733634 "|final_project_top|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] VCC " "Pin \"HEX2\[5\]\" is stuck at VCC" {  } { { "final_project_files/final_project_top.sv" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/final/final_project_files/final_project_top.sv" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1671057733634 "|final_project_top|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[7\] VCC " "Pin \"HEX2\[7\]\" is stuck at VCC" {  } { { "final_project_files/final_project_top.sv" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/final/final_project_files/final_project_top.sv" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1671057733634 "|final_project_top|HEX2[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[7\] VCC " "Pin \"HEX3\[7\]\" is stuck at VCC" {  } { { "final_project_files/final_project_top.sv" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/final/final_project_files/final_project_top.sv" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1671057733634 "|final_project_top|HEX3[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[7\] VCC " "Pin \"HEX4\[7\]\" is stuck at VCC" {  } { { "final_project_files/final_project_top.sv" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/final/final_project_files/final_project_top.sv" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1671057733634 "|final_project_top|HEX4[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] VCC " "Pin \"HEX5\[0\]\" is stuck at VCC" {  } { { "final_project_files/final_project_top.sv" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/final/final_project_files/final_project_top.sv" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1671057733634 "|final_project_top|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] VCC " "Pin \"HEX5\[3\]\" is stuck at VCC" {  } { { "final_project_files/final_project_top.sv" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/final/final_project_files/final_project_top.sv" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1671057733634 "|final_project_top|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] VCC " "Pin \"HEX5\[4\]\" is stuck at VCC" {  } { { "final_project_files/final_project_top.sv" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/final/final_project_files/final_project_top.sv" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1671057733634 "|final_project_top|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] VCC " "Pin \"HEX5\[5\]\" is stuck at VCC" {  } { { "final_project_files/final_project_top.sv" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/final/final_project_files/final_project_top.sv" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1671057733634 "|final_project_top|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[7\] VCC " "Pin \"HEX5\[7\]\" is stuck at VCC" {  } { { "final_project_files/final_project_top.sv" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/final/final_project_files/final_project_top.sv" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1671057733634 "|final_project_top|HEX5[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE VCC " "Pin \"DRAM_CKE\" is stuck at VCC" {  } { { "final_project_files/final_project_top.sv" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/final/final_project_files/final_project_top.sv" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1671057733634 "|final_project_top|DRAM_CKE"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1671057733634 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671057734273 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "328 " "328 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1671057757494 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/kayla/OneDrive/Documents/ECE385/final/output_files/final_project.map.smsg " "Generated suppressed messages file C:/Users/kayla/OneDrive/Documents/ECE385/final/output_files/final_project.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671057759789 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1671057764258 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671057764258 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "10 " "Design contains 10 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "final_project_files/final_project_top.sv" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/final/final_project_files/final_project_top.sv" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1671057765358 "|final_project_top|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "final_project_files/final_project_top.sv" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/final/final_project_files/final_project_top.sv" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1671057765358 "|final_project_top|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "final_project_files/final_project_top.sv" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/final/final_project_files/final_project_top.sv" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1671057765358 "|final_project_top|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "final_project_files/final_project_top.sv" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/final/final_project_files/final_project_top.sv" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1671057765358 "|final_project_top|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "final_project_files/final_project_top.sv" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/final/final_project_files/final_project_top.sv" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1671057765358 "|final_project_top|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "final_project_files/final_project_top.sv" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/final/final_project_files/final_project_top.sv" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1671057765358 "|final_project_top|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "final_project_files/final_project_top.sv" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/final/final_project_files/final_project_top.sv" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1671057765358 "|final_project_top|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "final_project_files/final_project_top.sv" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/final/final_project_files/final_project_top.sv" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1671057765358 "|final_project_top|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "final_project_files/final_project_top.sv" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/final/final_project_files/final_project_top.sv" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1671057765358 "|final_project_top|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "final_project_files/final_project_top.sv" "" { Text "C:/Users/kayla/OneDrive/Documents/ECE385/final/final_project_files/final_project_top.sv" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1671057765358 "|final_project_top|SW[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1671057765358 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "15936 " "Implemented 15936 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "16 " "Implemented 16 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1671057765358 ""} { "Info" "ICUT_CUT_TM_OPINS" "96 " "Implemented 96 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1671057765358 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "33 " "Implemented 33 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1671057765358 ""} { "Info" "ICUT_CUT_TM_LCELLS" "15461 " "Implemented 15461 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1671057765358 ""} { "Info" "ICUT_CUT_TM_RAMS" "328 " "Implemented 328 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1671057765358 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1671057765358 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1671057765358 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 92 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 92 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5193 " "Peak virtual memory: 5193 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1671057765523 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 14 16:42:45 2022 " "Processing ended: Wed Dec 14 16:42:45 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1671057765523 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:39 " "Elapsed time: 00:02:39" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1671057765523 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:46 " "Total CPU time (on all processors): 00:02:46" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1671057765523 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1671057765523 ""}
