# Hi ğŸ‘‹ I'm Yash Ganesh Bachhav

ğŸ“ Final Year Electronics & Telecommunication Engineering Student (ENTC)  
ğŸ”¬ Fresher | Aspiring VLSI Design Engineer  

---

## ğŸ‘¨â€ğŸ’» About Me
I am a final year ENTC student with a strong interest in **VLSI design and digital system development**.  
My focus lies in understanding **RTL design, verification, and physical design concepts**, along with
hands-on practice using industry-standard tools.

I enjoy learning how hardware systems are designed, simulated, debugged, and optimized from
RTL to silicon.

---

## ğŸ” Areas of Interest
- VLSI Design & Verification  
- RTL Design using Verilog & VHDL  
- Digital System Debugging  
- Physical Design & SoC Concepts  

---

## ğŸ›  Technical Skills

### Programming & HDL
- C, C++  
- Python  
- Verilog HDL  
- VHDL  

### Communication Protocols
- UART  
- I2C  
- SPI  
- CAN  

### Tools & Technologies
- Xilinx  
- Vivado  
- ModelSim  
- MATLAB  
- MPLAB  
- Physical Design Concepts  
- System on Chip (SoC)  
- RISC-V Architecture  

---

## ğŸ“˜ Current Focus
- Learning and practicing **VLSI Design Flow**
- RTL coding and simulation
- Understanding **physical design fundamentals**
- Preparing for a career in **VLSI & core electronics domain**

---

## ğŸ“‚ Projects
- Speech Recognition System (Academic Project)
- Embedded & Digital Design Mini Projects
- VLSI Design Practice Modules (Ongoing)

---

## ğŸ“« Connect With Me
- GitHub:https://github.com/bachhavyash 
- LinkedIn:https://www.linkedin.com/in/yash-bachhav-4a54b0253/
- ORCID:https://orcid.org/0009-0003-7208-0919

---

â­ *This profile represents my learning journey and continuous growth in VLSI and digital design.*
