Timing Analyzer report for Ozy_Janus
Sun Jul 30 22:05:08 2006
Version 5.1 Build 176 10/26/2005 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Clock Setup: 'FX2_CLK'
  6. Clock Setup: 'BCLK'
  7. Clock Setup: 'CLK_24MHZ'
  8. Clock Hold: 'FX2_CLK'
  9. Clock Hold: 'BCLK'
 10. Clock Hold: 'CLK_24MHZ'
 11. tsu
 12. tco
 13. tpd
 14. th
 15. Ignored Timing Assignments
 16. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2005 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+------------------------------+-----------+----------------------------------+----------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------+--------------+
; Type                         ; Slack     ; Required Time                    ; Actual Time                      ; From                                                                                                                            ; To                                                                                                                                                     ; From Clock ; To Clock  ; Failed Paths ;
+------------------------------+-----------+----------------------------------+----------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------+--------------+
; Worst-case tsu               ; N/A       ; None                             ; 7.635 ns                         ; LRCLK                                                                                                                           ; AD_state[1]                                                                                                                                            ; --         ; BCLK      ; 0            ;
; Worst-case tco               ; N/A       ; None                             ; 17.232 ns                        ; I2SAudioOut:I2SAO|outbit_o                                                                                                      ; CDIN                                                                                                                                                   ; CLK_24MHZ  ; --        ; 0            ;
; Worst-case tpd               ; N/A       ; None                             ; 12.079 ns                        ; FX2_flags[2]                                                                                                                    ; LED[4]                                                                                                                                                 ; --         ; --        ; 0            ;
; Worst-case th                ; N/A       ; None                             ; 4.360 ns                         ; CDOUT                                                                                                                           ; Tx_q[0]                                                                                                                                                ; --         ; CLK_24MHZ ; 0            ;
; Clock Setup: 'CLK_24MHZ'     ; 20.826 ns ; 24.58 MHz ( period = 40.690 ns ) ; N/A                              ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[8]                                               ; I2SAudioOut:I2SAO|local_left_sample[14]                                                                                                                ; CLK_24MHZ  ; CLK_24MHZ ; 0            ;
; Clock Setup: 'BCLK'          ; 33.779 ns ; 12.29 MHz ( period = 81.380 ns ) ; 72.35 MHz ( period = 13.822 ns ) ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[0]   ; state_PWM.00000                                                                                                                                        ; BCLK       ; BCLK      ; 0            ;
; Clock Setup: 'FX2_CLK'       ; 34.551 ns ; 24.00 MHz ( period = 41.666 ns ) ; 140.55 MHz ( period = 7.115 ns ) ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[7] ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[11]                       ; FX2_CLK    ; FX2_CLK   ; 0            ;
; Clock Hold: 'BCLK'           ; 0.499 ns  ; 12.29 MHz ( period = 81.380 ns ) ; N/A                              ; AD_state[3]                                                                                                                     ; AD_state[3]                                                                                                                                            ; BCLK       ; BCLK      ; 0            ;
; Clock Hold: 'CLK_24MHZ'      ; 0.499 ns  ; 24.58 MHz ( period = 40.690 ns ) ; N/A                              ; TX_state[3]                                                                                                                     ; TX_state[3]                                                                                                                                            ; CLK_24MHZ  ; CLK_24MHZ ; 0            ;
; Clock Hold: 'FX2_CLK'        ; 0.668 ns  ; 24.00 MHz ( period = 41.666 ns ) ; N/A                              ; Rx_register[10]                                                                                                                 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|ram_block4a10~portb_datain_reg0 ; FX2_CLK    ; FX2_CLK   ; 0            ;
; Total number of failed paths ;           ;                                  ;                                  ;                                                                                                                                 ;                                                                                                                                                        ;            ;           ; 0            ;
+------------------------------+-----------+----------------------------------+----------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------+--------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                  ;
+-------------------------------------------------------+-----------------------+-----------------+---------------------------+-------------+
; Option                                                ; Setting               ; From            ; To                        ; Entity Name ;
+-------------------------------------------------------+-----------------------+-----------------+---------------------------+-------------+
; Device Name                                           ; EP2C5Q208C8           ;                 ;                           ;             ;
; Timing Models                                         ; Preliminary           ;                 ;                           ;             ;
; Number of source nodes to report per destination node ; 10                    ;                 ;                           ;             ;
; Number of destination nodes to report                 ; 10                    ;                 ;                           ;             ;
; Number of paths to report                             ; 200                   ;                 ;                           ;             ;
; Report Minimum Timing Checks                          ; Off                   ;                 ;                           ;             ;
; Use Fast Timing Models                                ; Off                   ;                 ;                           ;             ;
; Report IO Paths Separately                            ; Off                   ;                 ;                           ;             ;
; Default hold multicycle                               ; Same As Multicycle    ;                 ;                           ;             ;
; Cut paths between unrelated clock domains             ; On                    ;                 ;                           ;             ;
; Cut off read during write signal paths                ; On                    ;                 ;                           ;             ;
; Cut off feedback from I/O pins                        ; On                    ;                 ;                           ;             ;
; Report Combined Fast/Slow Timing                      ; Off                   ;                 ;                           ;             ;
; Ignore Clock Settings                                 ; Off                   ;                 ;                           ;             ;
; Analyze latches as synchronous elements               ; On                    ;                 ;                           ;             ;
; Enable Recovery/Removal analysis                      ; Off                   ;                 ;                           ;             ;
; Enable Clock Latency                                  ; Off                   ;                 ;                           ;             ;
; Clock Settings                                        ; Bclk from Janus       ;                 ; BCLK                      ;             ;
; Clock Settings                                        ; Tlv Bclk              ;                 ; CBCLK                     ;             ;
; Clock Settings                                        ; Janus 24.576MHz clock ;                 ; CLK_24MHZ                 ;             ;
; Clock Settings                                        ; Fx2 Clock             ;                 ; FX2_CLK                   ;             ;
; Cut Timing Path                                       ; On                    ; delayed_wrptr_g ; rs_dgwp|dffpipe6|dffe7a   ; dcfifo_gd41 ;
; Cut Timing Path                                       ; On                    ; rdptr_g         ; ws_dgrp|dffpipe11|dffe12a ; dcfifo_gd41 ;
; Cut Timing Path                                       ; On                    ; delayed_wrptr_g ; rs_dgwp|dffpipe5|dffe6a   ; dcfifo_ts51 ;
; Cut Timing Path                                       ; On                    ; rdptr_g         ; ws_dgrp|dffpipe7|dffe8a   ; dcfifo_ts51 ;
+-------------------------------------------------------+-----------------------+-----------------+---------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                                                  ;
+-----------------+-----------------------+---------------+------------------+---------------+--------------+-----------------------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name    ; Type          ; Fmax Requirement ; Early Latency ; Late Latency ; Based on              ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+-----------------------+---------------+------------------+---------------+--------------+-----------------------+-----------------------+---------------------+--------+--------------+
; FX2_CLK         ; FX2 Clock             ; User Pin      ; 24.0 MHz         ; 0.000 ns      ; 0.000 ns     ; --                    ; N/A                   ; N/A                 ; N/A    ;              ;
; BCLK            ; BCLK from Janus       ; User Pin      ; 12.29 MHz        ; 0.000 ns      ; 0.000 ns     ; --                    ; N/A                   ; N/A                 ; N/A    ;              ;
; CLK_24MHZ       ; Janus 24.576MHz clock ; User Pin      ; 24.58 MHz        ; 0.000 ns      ; 0.000 ns     ; --                    ; N/A                   ; N/A                 ; N/A    ;              ;
; CBCLK           ; TLV BCLK              ; Internal Node ; 3.07 MHz         ; 0.000 ns      ; 0.000 ns     ; Janus 24.576MHz clock ; 1                     ; 8                   ; AUTO   ;              ;
+-----------------+-----------------------+---------------+------------------+---------------+--------------+-----------------------+-----------------------+---------------------+--------+--------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'FX2_CLK'                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                                                             ; To                                                                                                                                                ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; 34.551 ns                               ; 140.55 MHz ( period = 7.115 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[7]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[11]                  ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.402 ns                 ; 6.851 ns                ;
; 34.637 ns                               ; 142.27 MHz ( period = 7.029 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[7]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[10]                  ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.402 ns                 ; 6.765 ns                ;
; 34.723 ns                               ; 144.03 MHz ( period = 6.943 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[7]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[9]                   ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.402 ns                 ; 6.679 ns                ;
; 34.809 ns                               ; 145.84 MHz ( period = 6.857 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[7]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[8]                   ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.402 ns                 ; 6.593 ns                ;
; 34.870 ns                               ; 147.15 MHz ( period = 6.796 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[6]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[11]                  ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.402 ns                 ; 6.532 ns                ;
; 34.883 ns                               ; 147.43 MHz ( period = 6.783 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[8]                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[10]                  ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.415 ns                 ; 6.532 ns                ;
; 34.895 ns                               ; 147.69 MHz ( period = 6.771 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[7]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[7]                   ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.402 ns                 ; 6.507 ns                ;
; 34.956 ns                               ; 149.03 MHz ( period = 6.710 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[6]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[10]                  ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.402 ns                 ; 6.446 ns                ;
; 34.966 ns                               ; 149.25 MHz ( period = 6.700 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[1]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[11]                  ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.402 ns                 ; 6.436 ns                ;
; 34.969 ns                               ; 149.32 MHz ( period = 6.697 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[8]                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[9]                   ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.415 ns                 ; 6.446 ns                ;
; 34.981 ns                               ; 149.59 MHz ( period = 6.685 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[7]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[6]                   ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.402 ns                 ; 6.421 ns                ;
; 34.997 ns                               ; 149.95 MHz ( period = 6.669 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[11] ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[11]                  ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.402 ns                 ; 6.405 ns                ;
; 35.042 ns                               ; 150.97 MHz ( period = 6.624 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[6]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[9]                   ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.402 ns                 ; 6.360 ns                ;
; 35.052 ns                               ; 151.19 MHz ( period = 6.614 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[1]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[10]                  ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.402 ns                 ; 6.350 ns                ;
; 35.055 ns                               ; 151.26 MHz ( period = 6.611 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[8]                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[8]                   ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.415 ns                 ; 6.360 ns                ;
; 35.078 ns                               ; 151.79 MHz ( period = 6.588 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[10]                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[10]                  ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.414 ns                 ; 6.336 ns                ;
; 35.083 ns                               ; 151.91 MHz ( period = 6.583 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[11] ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[10]                  ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.402 ns                 ; 6.319 ns                ;
; 35.097 ns                               ; 152.23 MHz ( period = 6.569 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[5]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[11]                  ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.402 ns                 ; 6.305 ns                ;
; 35.128 ns                               ; 152.95 MHz ( period = 6.538 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[6]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[8]                   ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.402 ns                 ; 6.274 ns                ;
; 35.138 ns                               ; 153.19 MHz ( period = 6.528 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[1]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[9]                   ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.402 ns                 ; 6.264 ns                ;
; 35.141 ns                               ; 153.26 MHz ( period = 6.525 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[8]                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[7]                   ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.415 ns                 ; 6.274 ns                ;
; 35.161 ns                               ; 153.73 MHz ( period = 6.505 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[7]                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[10]                  ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.414 ns                 ; 6.253 ns                ;
; 35.164 ns                               ; 153.80 MHz ( period = 6.502 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[10]                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[9]                   ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.414 ns                 ; 6.250 ns                ;
; 35.169 ns                               ; 153.92 MHz ( period = 6.497 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[11] ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[9]                   ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.402 ns                 ; 6.233 ns                ;
; 35.171 ns                               ; 153.96 MHz ( period = 6.495 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[7]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[5]                   ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.402 ns                 ; 6.231 ns                ;
; 35.176 ns                               ; 154.08 MHz ( period = 6.490 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe6|dffe8a[4]     ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[10]                  ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.415 ns                 ; 6.239 ns                ;
; 35.178 ns                               ; 154.13 MHz ( period = 6.488 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[4]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[11]                  ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.402 ns                 ; 6.224 ns                ;
; 35.179 ns                               ; 154.15 MHz ( period = 6.487 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[6]                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[10]                  ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.414 ns                 ; 6.235 ns                ;
; 35.183 ns                               ; 154.25 MHz ( period = 6.483 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[5]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[10]                  ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.402 ns                 ; 6.219 ns                ;
; 35.214 ns                               ; 154.99 MHz ( period = 6.452 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[6]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[7]                   ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.402 ns                 ; 6.188 ns                ;
; 35.224 ns                               ; 155.23 MHz ( period = 6.442 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[1]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[8]                   ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.402 ns                 ; 6.178 ns                ;
; 35.227 ns                               ; 155.30 MHz ( period = 6.439 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[8]                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[6]                   ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.415 ns                 ; 6.188 ns                ;
; 35.229 ns                               ; 155.35 MHz ( period = 6.437 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[7]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|parity_ff                                          ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.401 ns                 ; 6.172 ns                ;
; 35.240 ns                               ; 155.62 MHz ( period = 6.426 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|alt_synch_pipe_pv7:ws_dgrp|dffpipe_k09:dffpipe7|dffe8a[1]     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[11]                  ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.397 ns                 ; 6.157 ns                ;
; 35.241 ns                               ; 155.64 MHz ( period = 6.425 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|alt_synch_pipe_pv7:ws_dgrp|dffpipe_k09:dffpipe7|dffe8a[4]     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[11]                  ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.403 ns                 ; 6.162 ns                ;
; 35.247 ns                               ; 155.79 MHz ( period = 6.419 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[7]                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[9]                   ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.414 ns                 ; 6.167 ns                ;
; 35.250 ns                               ; 155.86 MHz ( period = 6.416 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[10]                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[8]                   ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.414 ns                 ; 6.164 ns                ;
; 35.252 ns                               ; 155.91 MHz ( period = 6.414 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[3]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[11]                  ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.402 ns                 ; 6.150 ns                ;
; 35.255 ns                               ; 155.98 MHz ( period = 6.411 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[11] ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[8]                   ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.402 ns                 ; 6.147 ns                ;
; 35.255 ns                               ; 155.98 MHz ( period = 6.411 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[7]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|ram_block4a0~portb_we_reg  ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.495 ns                 ; 6.240 ns                ;
; 35.255 ns                               ; 155.98 MHz ( period = 6.411 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[7]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|ram_block4a1~portb_we_reg  ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.492 ns                 ; 6.237 ns                ;
; 35.257 ns                               ; 156.03 MHz ( period = 6.409 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[7]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[4]                   ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.402 ns                 ; 6.145 ns                ;
; 35.258 ns                               ; 156.05 MHz ( period = 6.408 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe6|dffe8a[8]     ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[10]                  ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.415 ns                 ; 6.157 ns                ;
; 35.262 ns                               ; 156.15 MHz ( period = 6.404 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe6|dffe8a[4]     ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[9]                   ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.415 ns                 ; 6.153 ns                ;
; 35.264 ns                               ; 156.20 MHz ( period = 6.402 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[4]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[10]                  ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.402 ns                 ; 6.138 ns                ;
; 35.265 ns                               ; 156.23 MHz ( period = 6.401 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[6]                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[9]                   ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.414 ns                 ; 6.149 ns                ;
; 35.266 ns                               ; 156.25 MHz ( period = 6.400 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|alt_synch_pipe_pv7:ws_dgrp|dffpipe_k09:dffpipe7|dffe8a[11]    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[11]                  ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.403 ns                 ; 6.137 ns                ;
; 35.269 ns                               ; 156.32 MHz ( period = 6.397 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[5]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[9]                   ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.402 ns                 ; 6.133 ns                ;
; 35.300 ns                               ; 157.08 MHz ( period = 6.366 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[6]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[6]                   ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.402 ns                 ; 6.102 ns                ;
; 35.310 ns                               ; 157.33 MHz ( period = 6.356 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[1]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[7]                   ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.402 ns                 ; 6.092 ns                ;
; 35.312 ns                               ; 157.38 MHz ( period = 6.354 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[7]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|ram_block4a7~portb_we_reg  ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.499 ns                 ; 6.187 ns                ;
; 35.313 ns                               ; 157.41 MHz ( period = 6.353 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[8]                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[5]                   ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.415 ns                 ; 6.102 ns                ;
; 35.314 ns                               ; 157.43 MHz ( period = 6.352 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[7]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|ram_block4a6~portb_we_reg  ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.497 ns                 ; 6.183 ns                ;
; 35.326 ns                               ; 157.73 MHz ( period = 6.340 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|alt_synch_pipe_pv7:ws_dgrp|dffpipe_k09:dffpipe7|dffe8a[1]     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[10]                  ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.397 ns                 ; 6.071 ns                ;
; 35.327 ns                               ; 157.75 MHz ( period = 6.339 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|alt_synch_pipe_pv7:ws_dgrp|dffpipe_k09:dffpipe7|dffe8a[4]     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[10]                  ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.403 ns                 ; 6.076 ns                ;
; 35.333 ns                               ; 157.90 MHz ( period = 6.333 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[7]                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[8]                   ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.414 ns                 ; 6.081 ns                ;
; 35.336 ns                               ; 157.98 MHz ( period = 6.330 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[10]                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[7]                   ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.414 ns                 ; 6.078 ns                ;
; 35.336 ns                               ; 157.98 MHz ( period = 6.330 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[7]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|ram_block4a2~portb_we_reg  ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.491 ns                 ; 6.155 ns                ;
; 35.338 ns                               ; 158.03 MHz ( period = 6.328 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[3]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[10]                  ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.402 ns                 ; 6.064 ns                ;
; 35.341 ns                               ; 158.10 MHz ( period = 6.325 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[11] ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[7]                   ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.402 ns                 ; 6.061 ns                ;
; 35.343 ns                               ; 158.15 MHz ( period = 6.323 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[7]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[3]                   ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.402 ns                 ; 6.059 ns                ;
; 35.344 ns                               ; 158.18 MHz ( period = 6.322 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe6|dffe8a[8]     ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[9]                   ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.415 ns                 ; 6.071 ns                ;
; 35.348 ns                               ; 158.28 MHz ( period = 6.318 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe6|dffe8a[4]     ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[8]                   ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.415 ns                 ; 6.067 ns                ;
; 35.350 ns                               ; 158.33 MHz ( period = 6.316 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[4]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[9]                   ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.402 ns                 ; 6.052 ns                ;
; 35.351 ns                               ; 158.35 MHz ( period = 6.315 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[6]                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[8]                   ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.414 ns                 ; 6.063 ns                ;
; 35.352 ns                               ; 158.38 MHz ( period = 6.314 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|alt_synch_pipe_pv7:ws_dgrp|dffpipe_k09:dffpipe7|dffe8a[11]    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[10]                  ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.403 ns                 ; 6.051 ns                ;
; 35.355 ns                               ; 158.45 MHz ( period = 6.311 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[5]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[8]                   ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.402 ns                 ; 6.047 ns                ;
; 35.362 ns                               ; 158.63 MHz ( period = 6.304 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[1]                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[10]                  ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.415 ns                 ; 6.053 ns                ;
; 35.369 ns                               ; 158.81 MHz ( period = 6.297 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|alt_synch_pipe_pv7:ws_dgrp|dffpipe_k09:dffpipe7|dffe8a[5]     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[11]                  ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.400 ns                 ; 6.031 ns                ;
; 35.392 ns                               ; 159.39 MHz ( period = 6.274 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[2]                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[10]                  ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.414 ns                 ; 6.022 ns                ;
; 35.396 ns                               ; 159.49 MHz ( period = 6.270 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[1]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[6]                   ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.402 ns                 ; 6.006 ns                ;
; 35.399 ns                               ; 159.57 MHz ( period = 6.267 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[8]                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[4]                   ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.415 ns                 ; 6.016 ns                ;
; 35.412 ns                               ; 159.90 MHz ( period = 6.254 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|alt_synch_pipe_pv7:ws_dgrp|dffpipe_k09:dffpipe7|dffe8a[1]     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[9]                   ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.397 ns                 ; 5.985 ns                ;
; 35.413 ns                               ; 159.92 MHz ( period = 6.253 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|alt_synch_pipe_pv7:ws_dgrp|dffpipe_k09:dffpipe7|dffe8a[4]     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[9]                   ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.403 ns                 ; 5.990 ns                ;
; 35.419 ns                               ; 160.08 MHz ( period = 6.247 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[7]                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[7]                   ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.414 ns                 ; 5.995 ns                ;
; 35.422 ns                               ; 160.15 MHz ( period = 6.244 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[10]                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[6]                   ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.414 ns                 ; 5.992 ns                ;
; 35.424 ns                               ; 160.21 MHz ( period = 6.242 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[3]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[9]                   ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.402 ns                 ; 5.978 ns                ;
; 35.427 ns                               ; 160.28 MHz ( period = 6.239 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[11] ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[6]                   ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.402 ns                 ; 5.975 ns                ;
; 35.428 ns                               ; 160.31 MHz ( period = 6.238 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe6|dffe8a[1]     ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[10]                  ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.415 ns                 ; 5.987 ns                ;
; 35.429 ns                               ; 160.33 MHz ( period = 6.237 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[7]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[2]                   ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.402 ns                 ; 5.973 ns                ;
; 35.430 ns                               ; 160.36 MHz ( period = 6.236 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe6|dffe8a[8]     ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[8]                   ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.415 ns                 ; 5.985 ns                ;
; 35.434 ns                               ; 160.46 MHz ( period = 6.232 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe6|dffe8a[4]     ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[7]                   ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.415 ns                 ; 5.981 ns                ;
; 35.436 ns                               ; 160.51 MHz ( period = 6.230 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[4]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[8]                   ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.402 ns                 ; 5.966 ns                ;
; 35.437 ns                               ; 160.54 MHz ( period = 6.229 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[6]                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[7]                   ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.414 ns                 ; 5.977 ns                ;
; 35.438 ns                               ; 160.57 MHz ( period = 6.228 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|alt_synch_pipe_pv7:ws_dgrp|dffpipe_k09:dffpipe7|dffe8a[11]    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[9]                   ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.403 ns                 ; 5.965 ns                ;
; 35.441 ns                               ; 160.64 MHz ( period = 6.225 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[5]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[7]                   ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.402 ns                 ; 5.961 ns                ;
; 35.448 ns                               ; 160.82 MHz ( period = 6.218 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[1]                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[9]                   ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.415 ns                 ; 5.967 ns                ;
; 35.455 ns                               ; 161.00 MHz ( period = 6.211 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|alt_synch_pipe_pv7:ws_dgrp|dffpipe_k09:dffpipe7|dffe8a[5]     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[10]                  ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.400 ns                 ; 5.945 ns                ;
; 35.469 ns                               ; 161.37 MHz ( period = 6.197 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[9]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[11]                  ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.402 ns                 ; 5.933 ns                ;
; 35.478 ns                               ; 161.60 MHz ( period = 6.188 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[2]                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[9]                   ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.414 ns                 ; 5.936 ns                ;
; 35.485 ns                               ; 161.79 MHz ( period = 6.181 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[8]                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[3]                   ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.415 ns                 ; 5.930 ns                ;
; 35.490 ns                               ; 161.92 MHz ( period = 6.176 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[6]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[5]                   ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.402 ns                 ; 5.912 ns                ;
; 35.498 ns                               ; 162.13 MHz ( period = 6.168 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|alt_synch_pipe_pv7:ws_dgrp|dffpipe_k09:dffpipe7|dffe8a[1]     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[8]                   ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.397 ns                 ; 5.899 ns                ;
; 35.499 ns                               ; 162.15 MHz ( period = 6.167 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|alt_synch_pipe_pv7:ws_dgrp|dffpipe_k09:dffpipe7|dffe8a[4]     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[8]                   ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.403 ns                 ; 5.904 ns                ;
; 35.505 ns                               ; 162.31 MHz ( period = 6.161 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[7]                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[6]                   ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.414 ns                 ; 5.909 ns                ;
; 35.505 ns                               ; 162.31 MHz ( period = 6.161 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[2]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[11]                  ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.402 ns                 ; 5.897 ns                ;
; 35.508 ns                               ; 162.39 MHz ( period = 6.158 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[10]                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[5]                   ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.414 ns                 ; 5.906 ns                ;
; 35.510 ns                               ; 162.44 MHz ( period = 6.156 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[3]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[8]                   ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.402 ns                 ; 5.892 ns                ;
; 35.514 ns                               ; 162.55 MHz ( period = 6.152 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe6|dffe8a[1]     ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[9]                   ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.415 ns                 ; 5.901 ns                ;
; 35.515 ns                               ; 162.58 MHz ( period = 6.151 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[7]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[1]                   ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.402 ns                 ; 5.887 ns                ;
; 35.516 ns                               ; 162.60 MHz ( period = 6.150 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe6|dffe8a[8]     ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[7]                   ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.415 ns                 ; 5.899 ns                ;
; 35.520 ns                               ; 162.71 MHz ( period = 6.146 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe6|dffe8a[4]     ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[6]                   ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.415 ns                 ; 5.895 ns                ;
; 35.522 ns                               ; 162.76 MHz ( period = 6.144 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[4]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[7]                   ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.402 ns                 ; 5.880 ns                ;
; 35.523 ns                               ; 162.79 MHz ( period = 6.143 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[6]                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[6]                   ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.414 ns                 ; 5.891 ns                ;
; 35.524 ns                               ; 162.81 MHz ( period = 6.142 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|alt_synch_pipe_pv7:ws_dgrp|dffpipe_k09:dffpipe7|dffe8a[11]    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[8]                   ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.403 ns                 ; 5.879 ns                ;
; 35.525 ns                               ; 162.84 MHz ( period = 6.141 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[9]                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[10]                  ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.414 ns                 ; 5.889 ns                ;
; 35.527 ns                               ; 162.89 MHz ( period = 6.139 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[5]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[6]                   ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.402 ns                 ; 5.875 ns                ;
; 35.534 ns                               ; 163.08 MHz ( period = 6.132 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[1]                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[8]                   ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.415 ns                 ; 5.881 ns                ;
; 35.541 ns                               ; 163.27 MHz ( period = 6.125 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|alt_synch_pipe_pv7:ws_dgrp|dffpipe_k09:dffpipe7|dffe8a[5]     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[9]                   ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.400 ns                 ; 5.859 ns                ;
; 35.548 ns                               ; 163.45 MHz ( period = 6.118 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[6]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|parity_ff                                          ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.401 ns                 ; 5.853 ns                ;
; 35.555 ns                               ; 163.64 MHz ( period = 6.111 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[9]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[10]                  ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.402 ns                 ; 5.847 ns                ;
; 35.564 ns                               ; 163.88 MHz ( period = 6.102 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[2]                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[8]                   ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.414 ns                 ; 5.850 ns                ;
; 35.574 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[6]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|ram_block4a0~portb_we_reg  ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.495 ns                 ; 5.921 ns                ;
; 35.574 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[6]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|ram_block4a1~portb_we_reg  ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.492 ns                 ; 5.918 ns                ;
; 35.575 ns                               ; 164.18 MHz ( period = 6.091 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe6|dffe8a[9]     ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[10]                  ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.414 ns                 ; 5.839 ns                ;
; 35.576 ns                               ; 164.20 MHz ( period = 6.090 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[6]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[4]                   ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.402 ns                 ; 5.826 ns                ;
; 35.584 ns                               ; 164.42 MHz ( period = 6.082 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|alt_synch_pipe_pv7:ws_dgrp|dffpipe_k09:dffpipe7|dffe8a[1]     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[7]                   ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.397 ns                 ; 5.813 ns                ;
; 35.585 ns                               ; 164.45 MHz ( period = 6.081 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|alt_synch_pipe_pv7:ws_dgrp|dffpipe_k09:dffpipe7|dffe8a[4]     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[7]                   ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.403 ns                 ; 5.818 ns                ;
; 35.586 ns                               ; 164.47 MHz ( period = 6.080 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[1]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[5]                   ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.402 ns                 ; 5.816 ns                ;
; 35.591 ns                               ; 164.61 MHz ( period = 6.075 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[7]                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[5]                   ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.414 ns                 ; 5.823 ns                ;
; 35.591 ns                               ; 164.61 MHz ( period = 6.075 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[2]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[10]                  ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.402 ns                 ; 5.811 ns                ;
; 35.594 ns                               ; 164.69 MHz ( period = 6.072 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[10]                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[4]                   ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.414 ns                 ; 5.820 ns                ;
; 35.596 ns                               ; 164.74 MHz ( period = 6.070 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[3]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[7]                   ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.402 ns                 ; 5.806 ns                ;
; 35.600 ns                               ; 164.85 MHz ( period = 6.066 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe6|dffe8a[1]     ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[8]                   ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.415 ns                 ; 5.815 ns                ;
; 35.601 ns                               ; 164.88 MHz ( period = 6.065 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[7]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|counter_ffa[0]                                     ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.402 ns                 ; 5.801 ns                ;
; 35.602 ns                               ; 164.91 MHz ( period = 6.064 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe6|dffe8a[8]     ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[6]                   ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.415 ns                 ; 5.813 ns                ;
; 35.606 ns                               ; 165.02 MHz ( period = 6.060 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe6|dffe8a[4]     ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[5]                   ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.415 ns                 ; 5.809 ns                ;
; 35.607 ns                               ; 165.04 MHz ( period = 6.059 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe6|dffe8a[7]     ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[10]                  ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.414 ns                 ; 5.807 ns                ;
; 35.608 ns                               ; 165.07 MHz ( period = 6.058 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[4]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[6]                   ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.402 ns                 ; 5.794 ns                ;
; 35.609 ns                               ; 165.10 MHz ( period = 6.057 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[6]                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[5]                   ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.414 ns                 ; 5.805 ns                ;
; 35.610 ns                               ; 165.13 MHz ( period = 6.056 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|alt_synch_pipe_pv7:ws_dgrp|dffpipe_k09:dffpipe7|dffe8a[11]    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[7]                   ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.403 ns                 ; 5.793 ns                ;
; 35.611 ns                               ; 165.15 MHz ( period = 6.055 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[9]                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[9]                   ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.414 ns                 ; 5.803 ns                ;
; 35.617 ns                               ; 165.32 MHz ( period = 6.049 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[11] ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[5]                   ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.402 ns                 ; 5.785 ns                ;
; 35.620 ns                               ; 165.40 MHz ( period = 6.046 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[1]                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[7]                   ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.415 ns                 ; 5.795 ns                ;
; 35.627 ns                               ; 165.59 MHz ( period = 6.039 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|alt_synch_pipe_pv7:ws_dgrp|dffpipe_k09:dffpipe7|dffe8a[5]     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[8]                   ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.400 ns                 ; 5.773 ns                ;
; 35.631 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[6]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|ram_block4a7~portb_we_reg  ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.499 ns                 ; 5.868 ns                ;
; 35.633 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[6]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|ram_block4a6~portb_we_reg  ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.497 ns                 ; 5.864 ns                ;
; 35.640 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[7]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|ram_block4a3~portb_we_reg  ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.480 ns                 ; 5.840 ns                ;
; 35.641 ns                               ; 165.98 MHz ( period = 6.025 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[9]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[9]                   ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.402 ns                 ; 5.761 ns                ;
; 35.643 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[7]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|ram_block4a5~portb_we_reg  ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.476 ns                 ; 5.833 ns                ;
; 35.644 ns                               ; 166.06 MHz ( period = 6.022 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[1]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|parity_ff                                          ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.401 ns                 ; 5.757 ns                ;
; 35.650 ns                               ; 166.22 MHz ( period = 6.016 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[2]                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[7]                   ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.414 ns                 ; 5.764 ns                ;
; 35.655 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[6]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|ram_block4a2~portb_we_reg  ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.491 ns                 ; 5.836 ns                ;
; 35.661 ns                               ; 166.53 MHz ( period = 6.005 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe6|dffe8a[9]     ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[9]                   ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.414 ns                 ; 5.753 ns                ;
; 35.662 ns                               ; 166.56 MHz ( period = 6.004 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[6]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[3]                   ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.402 ns                 ; 5.740 ns                ;
; 35.670 ns                               ; 166.78 MHz ( period = 5.996 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|alt_synch_pipe_pv7:ws_dgrp|dffpipe_k09:dffpipe7|dffe8a[1]     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[6]                   ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.397 ns                 ; 5.727 ns                ;
; 35.670 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[1]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|ram_block4a0~portb_we_reg  ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.495 ns                 ; 5.825 ns                ;
; 35.670 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[1]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|ram_block4a1~portb_we_reg  ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.492 ns                 ; 5.822 ns                ;
; 35.671 ns                               ; 166.81 MHz ( period = 5.995 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|alt_synch_pipe_pv7:ws_dgrp|dffpipe_k09:dffpipe7|dffe8a[4]     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[6]                   ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.403 ns                 ; 5.732 ns                ;
; 35.672 ns                               ; 166.83 MHz ( period = 5.994 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[1]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[4]                   ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.402 ns                 ; 5.730 ns                ;
; 35.675 ns                               ; 166.92 MHz ( period = 5.991 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[8]                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[2]                   ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.415 ns                 ; 5.740 ns                ;
; 35.675 ns                               ; 166.92 MHz ( period = 5.991 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[11] ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|parity_ff                                          ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.401 ns                 ; 5.726 ns                ;
; 35.677 ns                               ; 166.97 MHz ( period = 5.989 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[7]                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[4]                   ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.414 ns                 ; 5.737 ns                ;
; 35.677 ns                               ; 166.97 MHz ( period = 5.989 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[2]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[9]                   ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.402 ns                 ; 5.725 ns                ;
; 35.680 ns                               ; 167.06 MHz ( period = 5.986 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[10]                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[3]                   ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.414 ns                 ; 5.734 ns                ;
; 35.682 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[7]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|ram_block4a9~portb_we_reg  ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.489 ns                 ; 5.807 ns                ;
; 35.682 ns                               ; 167.11 MHz ( period = 5.984 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[3]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[6]                   ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.402 ns                 ; 5.720 ns                ;
; 35.683 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[7]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|ram_block4a8~portb_we_reg  ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.482 ns                 ; 5.799 ns                ;
; 35.686 ns                               ; 167.22 MHz ( period = 5.980 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe6|dffe8a[1]     ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[7]                   ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.415 ns                 ; 5.729 ns                ;
; 35.686 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[7]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|ram_block4a10~portb_we_reg ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.486 ns                 ; 5.800 ns                ;
; 35.688 ns                               ; 167.28 MHz ( period = 5.978 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe6|dffe8a[8]     ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[5]                   ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.415 ns                 ; 5.727 ns                ;
; 35.692 ns                               ; 167.39 MHz ( period = 5.974 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe6|dffe8a[4]     ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[4]                   ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.415 ns                 ; 5.723 ns                ;
; 35.693 ns                               ; 167.42 MHz ( period = 5.973 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe6|dffe8a[7]     ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[9]                   ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.414 ns                 ; 5.721 ns                ;
; 35.695 ns                               ; 167.48 MHz ( period = 5.971 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[6]                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[4]                   ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.414 ns                 ; 5.719 ns                ;
; 35.696 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[7]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|ram_block4a12~portb_we_reg ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.488 ns                 ; 5.792 ns                ;
; 35.696 ns                               ; 167.50 MHz ( period = 5.970 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|alt_synch_pipe_pv7:ws_dgrp|dffpipe_k09:dffpipe7|dffe8a[11]    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[6]                   ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.403 ns                 ; 5.707 ns                ;
; 35.697 ns                               ; 167.53 MHz ( period = 5.969 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[9]                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[8]                   ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.414 ns                 ; 5.717 ns                ;
; 35.700 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[7]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|ram_block4a13~portb_we_reg ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.482 ns                 ; 5.782 ns                ;
; 35.701 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[11] ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|ram_block4a0~portb_we_reg  ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.495 ns                 ; 5.794 ns                ;
; 35.701 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[11] ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|ram_block4a1~portb_we_reg  ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.492 ns                 ; 5.791 ns                ;
; 35.703 ns                               ; 167.70 MHz ( period = 5.963 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[11] ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[4]                   ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.402 ns                 ; 5.699 ns                ;
; 35.706 ns                               ; 167.79 MHz ( period = 5.960 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[1]                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[6]                   ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.415 ns                 ; 5.709 ns                ;
; 35.709 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[7]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|ram_block4a4~portb_we_reg  ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.468 ns                 ; 5.759 ns                ;
; 35.710 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[7]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|ram_block4a11~portb_we_reg ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.478 ns                 ; 5.768 ns                ;
; 35.713 ns                               ; 167.98 MHz ( period = 5.953 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|alt_synch_pipe_pv7:ws_dgrp|dffpipe_k09:dffpipe7|dffe8a[5]     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[7]                   ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.400 ns                 ; 5.687 ns                ;
; 35.715 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[7]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|ram_block4a15~portb_we_reg ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.493 ns                 ; 5.778 ns                ;
; 35.717 ns                               ; 168.10 MHz ( period = 5.949 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[5]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[5]                   ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.402 ns                 ; 5.685 ns                ;
; 35.727 ns                               ; 168.38 MHz ( period = 5.939 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[9]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[8]                   ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.402 ns                 ; 5.675 ns                ;
; 35.727 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[1]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|ram_block4a7~portb_we_reg  ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.499 ns                 ; 5.772 ns                ;
; 35.729 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[1]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|ram_block4a6~portb_we_reg  ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.497 ns                 ; 5.768 ns                ;
; 35.736 ns                               ; 168.63 MHz ( period = 5.930 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[2]                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[6]                   ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.414 ns                 ; 5.678 ns                ;
; 35.747 ns                               ; 168.95 MHz ( period = 5.919 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe6|dffe8a[9]     ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[8]                   ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.414 ns                 ; 5.667 ns                ;
; 35.748 ns                               ; 168.98 MHz ( period = 5.918 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[6]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[2]                   ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.402 ns                 ; 5.654 ns                ;
; 35.751 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[1]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|ram_block4a2~portb_we_reg  ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.491 ns                 ; 5.740 ns                ;
; 35.755 ns                               ; 169.18 MHz ( period = 5.911 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|counter_ffa[0]                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[11]                  ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.402 ns                 ; 5.647 ns                ;
; 35.758 ns                               ; 169.26 MHz ( period = 5.908 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[1]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[3]                   ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.402 ns                 ; 5.644 ns                ;
; 35.758 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[11] ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|ram_block4a7~portb_we_reg  ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.499 ns                 ; 5.741 ns                ;
; 35.760 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[11] ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|ram_block4a6~portb_we_reg  ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.497 ns                 ; 5.737 ns                ;
; 35.761 ns                               ; 169.35 MHz ( period = 5.905 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[8]                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[1]                   ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.415 ns                 ; 5.654 ns                ;
; 35.763 ns                               ; 169.41 MHz ( period = 5.903 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[7]                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[3]                   ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.414 ns                 ; 5.651 ns                ;
; 35.763 ns                               ; 169.41 MHz ( period = 5.903 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[2]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[8]                   ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.402 ns                 ; 5.639 ns                ;
; 35.772 ns                               ; 169.66 MHz ( period = 5.894 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe6|dffe8a[1]     ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[6]                   ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.415 ns                 ; 5.643 ns                ;
; 35.774 ns                               ; 169.72 MHz ( period = 5.892 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe6|dffe8a[8]     ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[4]                   ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.415 ns                 ; 5.641 ns                ;
; 35.774 ns                               ; 169.72 MHz ( period = 5.892 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|alt_synch_pipe_pv7:ws_dgrp|dffpipe_k09:dffpipe7|dffe8a[2]     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[11]                  ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.403 ns                 ; 5.629 ns                ;
; 35.775 ns                               ; 169.75 MHz ( period = 5.891 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[5]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|parity_ff                                          ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.401 ns                 ; 5.626 ns                ;
; 35.778 ns                               ; 169.84 MHz ( period = 5.888 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe6|dffe8a[4]     ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[3]                   ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.415 ns                 ; 5.637 ns                ;
; 35.779 ns                               ; 169.87 MHz ( period = 5.887 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe6|dffe8a[7]     ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[8]                   ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.414 ns                 ; 5.635 ns                ;
; 35.781 ns                               ; 169.92 MHz ( period = 5.885 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[6]                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[3]                   ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.414 ns                 ; 5.633 ns                ;
; 35.782 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[11] ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|ram_block4a2~portb_we_reg  ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.491 ns                 ; 5.709 ns                ;
; 35.783 ns                               ; 169.98 MHz ( period = 5.883 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[9]                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[7]                   ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.414 ns                 ; 5.631 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                                                                  ;                                                                                                                                                   ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'BCLK'                                                                                                                                                                                                                                                                                                                                          ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+-----------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                                                           ; To              ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+-----------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; 33.779 ns                               ; 72.35 MHz ( period = 13.822 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[0]  ; state_PWM.00000 ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.791 ns                 ; 6.012 ns                ;
; 34.192 ns                               ; 76.95 MHz ( period = 12.996 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[9]  ; Rx_control_0[3] ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.028 ns                 ; 5.836 ns                ;
; 34.192 ns                               ; 76.95 MHz ( period = 12.996 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[9]  ; Rx_control_0[1] ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.028 ns                 ; 5.836 ns                ;
; 34.192 ns                               ; 76.95 MHz ( period = 12.996 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[9]  ; Rx_control_0[2] ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.028 ns                 ; 5.836 ns                ;
; 34.192 ns                               ; 76.95 MHz ( period = 12.996 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[9]  ; Rx_control_0[7] ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.028 ns                 ; 5.836 ns                ;
; 34.192 ns                               ; 76.95 MHz ( period = 12.996 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[9]  ; Rx_control_0[6] ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.028 ns                 ; 5.836 ns                ;
; 34.192 ns                               ; 76.95 MHz ( period = 12.996 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[9]  ; Rx_control_0[5] ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.028 ns                 ; 5.836 ns                ;
; 34.245 ns                               ; 77.58 MHz ( period = 12.890 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[7]  ; state_PWM.00000 ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.543 ns                 ; 5.298 ns                ;
; 34.270 ns                               ; 77.88 MHz ( period = 12.840 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[1]  ; state_PWM.00000 ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.813 ns                 ; 5.543 ns                ;
; 34.317 ns                               ; 78.46 MHz ( period = 12.746 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[0]  ; sync_count[8]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.800 ns                 ; 5.483 ns                ;
; 34.317 ns                               ; 78.46 MHz ( period = 12.746 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[0]  ; sync_count[5]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.800 ns                 ; 5.483 ns                ;
; 34.317 ns                               ; 78.46 MHz ( period = 12.746 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[0]  ; sync_count[4]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.800 ns                 ; 5.483 ns                ;
; 34.317 ns                               ; 78.46 MHz ( period = 12.746 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[0]  ; sync_count[6]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.800 ns                 ; 5.483 ns                ;
; 34.317 ns                               ; 78.46 MHz ( period = 12.746 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[0]  ; sync_count[7]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.800 ns                 ; 5.483 ns                ;
; 34.317 ns                               ; 78.46 MHz ( period = 12.746 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[0]  ; sync_count[3]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.800 ns                 ; 5.483 ns                ;
; 34.317 ns                               ; 78.46 MHz ( period = 12.746 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[0]  ; sync_count[2]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.800 ns                 ; 5.483 ns                ;
; 34.317 ns                               ; 78.46 MHz ( period = 12.746 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[0]  ; sync_count[0]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.800 ns                 ; 5.483 ns                ;
; 34.317 ns                               ; 78.46 MHz ( period = 12.746 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[0]  ; sync_count[1]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.800 ns                 ; 5.483 ns                ;
; 34.343 ns                               ; 78.78 MHz ( period = 12.694 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[9]  ; sync_count[8]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.977 ns                 ; 5.634 ns                ;
; 34.343 ns                               ; 78.78 MHz ( period = 12.694 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[9]  ; sync_count[5]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.977 ns                 ; 5.634 ns                ;
; 34.343 ns                               ; 78.78 MHz ( period = 12.694 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[9]  ; sync_count[4]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.977 ns                 ; 5.634 ns                ;
; 34.343 ns                               ; 78.78 MHz ( period = 12.694 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[9]  ; sync_count[6]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.977 ns                 ; 5.634 ns                ;
; 34.343 ns                               ; 78.78 MHz ( period = 12.694 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[9]  ; sync_count[7]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.977 ns                 ; 5.634 ns                ;
; 34.343 ns                               ; 78.78 MHz ( period = 12.694 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[9]  ; sync_count[3]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.977 ns                 ; 5.634 ns                ;
; 34.343 ns                               ; 78.78 MHz ( period = 12.694 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[9]  ; sync_count[2]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.977 ns                 ; 5.634 ns                ;
; 34.343 ns                               ; 78.78 MHz ( period = 12.694 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[9]  ; sync_count[0]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.977 ns                 ; 5.634 ns                ;
; 34.343 ns                               ; 78.78 MHz ( period = 12.694 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[9]  ; sync_count[1]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.977 ns                 ; 5.634 ns                ;
; 34.349 ns                               ; 78.85 MHz ( period = 12.682 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[0]  ; state_PWM.00001 ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.806 ns                 ; 5.457 ns                ;
; 34.383 ns                               ; 79.28 MHz ( period = 12.614 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[9]  ; state_PWM.00000 ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.968 ns                 ; 5.585 ns                ;
; 34.435 ns                               ; 79.94 MHz ( period = 12.510 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[2]  ; state_PWM.00000 ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.614 ns                 ; 5.179 ns                ;
; 34.471 ns                               ; 80.40 MHz ( period = 12.438 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[3]  ; state_PWM.00000 ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.198 ns                 ; 5.727 ns                ;
; 34.609 ns                               ; 82.22 MHz ( period = 12.162 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[11] ; Rx_control_0[3] ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.057 ns                 ; 5.448 ns                ;
; 34.609 ns                               ; 82.22 MHz ( period = 12.162 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[11] ; Rx_control_0[1] ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.057 ns                 ; 5.448 ns                ;
; 34.609 ns                               ; 82.22 MHz ( period = 12.162 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[11] ; Rx_control_0[2] ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.057 ns                 ; 5.448 ns                ;
; 34.609 ns                               ; 82.22 MHz ( period = 12.162 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[11] ; Rx_control_0[7] ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.057 ns                 ; 5.448 ns                ;
; 34.609 ns                               ; 82.22 MHz ( period = 12.162 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[11] ; Rx_control_0[6] ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.057 ns                 ; 5.448 ns                ;
; 34.609 ns                               ; 82.22 MHz ( period = 12.162 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[11] ; Rx_control_0[5] ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.057 ns                 ; 5.448 ns                ;
; 34.638 ns                               ; 82.62 MHz ( period = 12.104 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[5]  ; state_PWM.00000 ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.222 ns                 ; 5.584 ns                ;
; 34.744 ns                               ; 84.09 MHz ( period = 11.892 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[6]  ; state_PWM.00000 ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.541 ns                 ; 4.797 ns                ;
; 34.760 ns                               ; 84.32 MHz ( period = 11.860 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[11] ; sync_count[8]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.006 ns                 ; 5.246 ns                ;
; 34.760 ns                               ; 84.32 MHz ( period = 11.860 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[11] ; sync_count[5]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.006 ns                 ; 5.246 ns                ;
; 34.760 ns                               ; 84.32 MHz ( period = 11.860 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[11] ; sync_count[4]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.006 ns                 ; 5.246 ns                ;
; 34.760 ns                               ; 84.32 MHz ( period = 11.860 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[11] ; sync_count[6]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.006 ns                 ; 5.246 ns                ;
; 34.760 ns                               ; 84.32 MHz ( period = 11.860 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[11] ; sync_count[7]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.006 ns                 ; 5.246 ns                ;
; 34.760 ns                               ; 84.32 MHz ( period = 11.860 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[11] ; sync_count[3]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.006 ns                 ; 5.246 ns                ;
; 34.760 ns                               ; 84.32 MHz ( period = 11.860 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[11] ; sync_count[2]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.006 ns                 ; 5.246 ns                ;
; 34.760 ns                               ; 84.32 MHz ( period = 11.860 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[11] ; sync_count[0]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.006 ns                 ; 5.246 ns                ;
; 34.760 ns                               ; 84.32 MHz ( period = 11.860 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[11] ; sync_count[1]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.006 ns                 ; 5.246 ns                ;
; 34.776 ns                               ; 84.55 MHz ( period = 11.828 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[9]  ; Rx_control_0[4] ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.983 ns                 ; 5.207 ns                ;
; 34.792 ns                               ; 84.77 MHz ( period = 11.796 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[8]  ; Rx_control_0[3] ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.024 ns                 ; 5.232 ns                ;
; 34.792 ns                               ; 84.77 MHz ( period = 11.796 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[8]  ; Rx_control_0[1] ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.024 ns                 ; 5.232 ns                ;
; 34.792 ns                               ; 84.77 MHz ( period = 11.796 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[8]  ; Rx_control_0[2] ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.024 ns                 ; 5.232 ns                ;
; 34.792 ns                               ; 84.77 MHz ( period = 11.796 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[8]  ; Rx_control_0[7] ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.024 ns                 ; 5.232 ns                ;
; 34.792 ns                               ; 84.77 MHz ( period = 11.796 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[8]  ; Rx_control_0[6] ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.024 ns                 ; 5.232 ns                ;
; 34.792 ns                               ; 84.77 MHz ( period = 11.796 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[8]  ; Rx_control_0[5] ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.024 ns                 ; 5.232 ns                ;
; 34.800 ns                               ; 84.89 MHz ( period = 11.780 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[11] ; state_PWM.00000 ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.997 ns                 ; 5.197 ns                ;
; 34.808 ns                               ; 85.01 MHz ( period = 11.764 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[1]  ; sync_count[8]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.822 ns                 ; 5.014 ns                ;
; 34.808 ns                               ; 85.01 MHz ( period = 11.764 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[1]  ; sync_count[5]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.822 ns                 ; 5.014 ns                ;
; 34.808 ns                               ; 85.01 MHz ( period = 11.764 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[1]  ; sync_count[4]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.822 ns                 ; 5.014 ns                ;
; 34.808 ns                               ; 85.01 MHz ( period = 11.764 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[1]  ; sync_count[6]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.822 ns                 ; 5.014 ns                ;
; 34.808 ns                               ; 85.01 MHz ( period = 11.764 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[1]  ; sync_count[7]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.822 ns                 ; 5.014 ns                ;
; 34.808 ns                               ; 85.01 MHz ( period = 11.764 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[1]  ; sync_count[3]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.822 ns                 ; 5.014 ns                ;
; 34.808 ns                               ; 85.01 MHz ( period = 11.764 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[1]  ; sync_count[2]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.822 ns                 ; 5.014 ns                ;
; 34.808 ns                               ; 85.01 MHz ( period = 11.764 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[1]  ; sync_count[0]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.822 ns                 ; 5.014 ns                ;
; 34.808 ns                               ; 85.01 MHz ( period = 11.764 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[1]  ; sync_count[1]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.822 ns                 ; 5.014 ns                ;
; 34.815 ns                               ; 85.11 MHz ( period = 11.750 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[7]  ; state_PWM.00001 ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.558 ns                 ; 4.743 ns                ;
; 34.840 ns                               ; 85.47 MHz ( period = 11.700 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[1]  ; state_PWM.00001 ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.828 ns                 ; 4.988 ns                ;
; 34.943 ns                               ; 87.00 MHz ( period = 11.494 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[8]  ; sync_count[8]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.973 ns                 ; 5.030 ns                ;
; 34.943 ns                               ; 87.00 MHz ( period = 11.494 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[8]  ; sync_count[5]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.973 ns                 ; 5.030 ns                ;
; 34.943 ns                               ; 87.00 MHz ( period = 11.494 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[8]  ; sync_count[4]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.973 ns                 ; 5.030 ns                ;
; 34.943 ns                               ; 87.00 MHz ( period = 11.494 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[8]  ; sync_count[6]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.973 ns                 ; 5.030 ns                ;
; 34.943 ns                               ; 87.00 MHz ( period = 11.494 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[8]  ; sync_count[7]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.973 ns                 ; 5.030 ns                ;
; 34.943 ns                               ; 87.00 MHz ( period = 11.494 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[8]  ; sync_count[3]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.973 ns                 ; 5.030 ns                ;
; 34.943 ns                               ; 87.00 MHz ( period = 11.494 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[8]  ; sync_count[2]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.973 ns                 ; 5.030 ns                ;
; 34.943 ns                               ; 87.00 MHz ( period = 11.494 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[8]  ; sync_count[0]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.973 ns                 ; 5.030 ns                ;
; 34.943 ns                               ; 87.00 MHz ( period = 11.494 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[8]  ; sync_count[1]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.973 ns                 ; 5.030 ns                ;
; 34.953 ns                               ; 87.15 MHz ( period = 11.474 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[9]  ; state_PWM.00001 ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.983 ns                 ; 5.030 ns                ;
; 34.954 ns                               ; 87.17 MHz ( period = 11.472 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[10] ; Rx_control_0[3] ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.040 ns                 ; 5.086 ns                ;
; 34.954 ns                               ; 87.17 MHz ( period = 11.472 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[10] ; Rx_control_0[1] ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.040 ns                 ; 5.086 ns                ;
; 34.954 ns                               ; 87.17 MHz ( period = 11.472 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[10] ; Rx_control_0[2] ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.040 ns                 ; 5.086 ns                ;
; 34.954 ns                               ; 87.17 MHz ( period = 11.472 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[10] ; Rx_control_0[7] ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.040 ns                 ; 5.086 ns                ;
; 34.954 ns                               ; 87.17 MHz ( period = 11.472 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[10] ; Rx_control_0[6] ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.040 ns                 ; 5.086 ns                ;
; 34.954 ns                               ; 87.17 MHz ( period = 11.472 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[10] ; Rx_control_0[5] ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.040 ns                 ; 5.086 ns                ;
; 34.973 ns                               ; 87.46 MHz ( period = 11.434 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[2]  ; sync_count[8]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.623 ns                 ; 4.650 ns                ;
; 34.973 ns                               ; 87.46 MHz ( period = 11.434 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[2]  ; sync_count[5]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.623 ns                 ; 4.650 ns                ;
; 34.973 ns                               ; 87.46 MHz ( period = 11.434 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[2]  ; sync_count[4]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.623 ns                 ; 4.650 ns                ;
; 34.973 ns                               ; 87.46 MHz ( period = 11.434 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[2]  ; sync_count[6]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.623 ns                 ; 4.650 ns                ;
; 34.973 ns                               ; 87.46 MHz ( period = 11.434 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[2]  ; sync_count[7]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.623 ns                 ; 4.650 ns                ;
; 34.973 ns                               ; 87.46 MHz ( period = 11.434 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[2]  ; sync_count[3]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.623 ns                 ; 4.650 ns                ;
; 34.973 ns                               ; 87.46 MHz ( period = 11.434 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[2]  ; sync_count[2]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.623 ns                 ; 4.650 ns                ;
; 34.973 ns                               ; 87.46 MHz ( period = 11.434 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[2]  ; sync_count[0]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.623 ns                 ; 4.650 ns                ;
; 34.973 ns                               ; 87.46 MHz ( period = 11.434 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[2]  ; sync_count[1]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.623 ns                 ; 4.650 ns                ;
; 34.983 ns                               ; 87.61 MHz ( period = 11.414 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[8]  ; state_PWM.00000 ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.964 ns                 ; 4.981 ns                ;
; 35.005 ns                               ; 87.95 MHz ( period = 11.370 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[2]  ; state_PWM.00001 ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.629 ns                 ; 4.624 ns                ;
; 35.009 ns                               ; 88.01 MHz ( period = 11.362 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[3]  ; sync_count[8]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.207 ns                 ; 5.198 ns                ;
; 35.009 ns                               ; 88.01 MHz ( period = 11.362 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[3]  ; sync_count[5]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.207 ns                 ; 5.198 ns                ;
; 35.009 ns                               ; 88.01 MHz ( period = 11.362 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[3]  ; sync_count[4]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.207 ns                 ; 5.198 ns                ;
; 35.009 ns                               ; 88.01 MHz ( period = 11.362 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[3]  ; sync_count[6]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.207 ns                 ; 5.198 ns                ;
; 35.009 ns                               ; 88.01 MHz ( period = 11.362 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[3]  ; sync_count[7]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.207 ns                 ; 5.198 ns                ;
; 35.009 ns                               ; 88.01 MHz ( period = 11.362 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[3]  ; sync_count[3]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.207 ns                 ; 5.198 ns                ;
; 35.009 ns                               ; 88.01 MHz ( period = 11.362 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[3]  ; sync_count[2]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.207 ns                 ; 5.198 ns                ;
; 35.009 ns                               ; 88.01 MHz ( period = 11.362 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[3]  ; sync_count[0]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.207 ns                 ; 5.198 ns                ;
; 35.009 ns                               ; 88.01 MHz ( period = 11.362 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[3]  ; sync_count[1]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.207 ns                 ; 5.198 ns                ;
; 35.011 ns                               ; 88.04 MHz ( period = 11.358 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[7]  ; sync_count[8]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.552 ns                 ; 4.541 ns                ;
; 35.011 ns                               ; 88.04 MHz ( period = 11.358 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[7]  ; sync_count[5]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.552 ns                 ; 4.541 ns                ;
; 35.011 ns                               ; 88.04 MHz ( period = 11.358 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[7]  ; sync_count[4]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.552 ns                 ; 4.541 ns                ;
; 35.011 ns                               ; 88.04 MHz ( period = 11.358 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[7]  ; sync_count[6]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.552 ns                 ; 4.541 ns                ;
; 35.011 ns                               ; 88.04 MHz ( period = 11.358 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[7]  ; sync_count[7]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.552 ns                 ; 4.541 ns                ;
; 35.011 ns                               ; 88.04 MHz ( period = 11.358 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[7]  ; sync_count[3]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.552 ns                 ; 4.541 ns                ;
; 35.011 ns                               ; 88.04 MHz ( period = 11.358 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[7]  ; sync_count[2]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.552 ns                 ; 4.541 ns                ;
; 35.011 ns                               ; 88.04 MHz ( period = 11.358 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[7]  ; sync_count[0]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.552 ns                 ; 4.541 ns                ;
; 35.011 ns                               ; 88.04 MHz ( period = 11.358 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[7]  ; sync_count[1]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.552 ns                 ; 4.541 ns                ;
; 35.015 ns                               ; 88.11 MHz ( period = 11.350 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[15] ; Rx_control_0[3] ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.045 ns                 ; 5.030 ns                ;
; 35.015 ns                               ; 88.11 MHz ( period = 11.350 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[15] ; Rx_control_0[1] ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.045 ns                 ; 5.030 ns                ;
; 35.015 ns                               ; 88.11 MHz ( period = 11.350 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[15] ; Rx_control_0[2] ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.045 ns                 ; 5.030 ns                ;
; 35.015 ns                               ; 88.11 MHz ( period = 11.350 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[15] ; Rx_control_0[7] ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.045 ns                 ; 5.030 ns                ;
; 35.015 ns                               ; 88.11 MHz ( period = 11.350 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[15] ; Rx_control_0[6] ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.045 ns                 ; 5.030 ns                ;
; 35.015 ns                               ; 88.11 MHz ( period = 11.350 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[15] ; Rx_control_0[5] ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.045 ns                 ; 5.030 ns                ;
; 35.041 ns                               ; 88.51 MHz ( period = 11.298 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[3]  ; state_PWM.00001 ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.213 ns                 ; 5.172 ns                ;
; 35.085 ns                               ; 89.21 MHz ( period = 11.210 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[1]  ; Left_PWM[1]     ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.368 ns                 ; 4.283 ns                ;
; 35.105 ns                               ; 89.53 MHz ( period = 11.170 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[10] ; sync_count[8]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.989 ns                 ; 4.884 ns                ;
; 35.105 ns                               ; 89.53 MHz ( period = 11.170 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[10] ; sync_count[5]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.989 ns                 ; 4.884 ns                ;
; 35.105 ns                               ; 89.53 MHz ( period = 11.170 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[10] ; sync_count[4]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.989 ns                 ; 4.884 ns                ;
; 35.105 ns                               ; 89.53 MHz ( period = 11.170 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[10] ; sync_count[6]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.989 ns                 ; 4.884 ns                ;
; 35.105 ns                               ; 89.53 MHz ( period = 11.170 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[10] ; sync_count[7]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.989 ns                 ; 4.884 ns                ;
; 35.105 ns                               ; 89.53 MHz ( period = 11.170 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[10] ; sync_count[3]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.989 ns                 ; 4.884 ns                ;
; 35.105 ns                               ; 89.53 MHz ( period = 11.170 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[10] ; sync_count[2]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.989 ns                 ; 4.884 ns                ;
; 35.105 ns                               ; 89.53 MHz ( period = 11.170 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[10] ; sync_count[0]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.989 ns                 ; 4.884 ns                ;
; 35.105 ns                               ; 89.53 MHz ( period = 11.170 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[10] ; sync_count[1]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.989 ns                 ; 4.884 ns                ;
; 35.125 ns                               ; 89.85 MHz ( period = 11.130 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[1]  ; Right_PWM[1]    ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.348 ns                 ; 4.223 ns                ;
; 35.145 ns                               ; 90.17 MHz ( period = 11.090 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[10] ; state_PWM.00000 ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.980 ns                 ; 4.835 ns                ;
; 35.164 ns                               ; 90.48 MHz ( period = 11.052 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[0]  ; Q_PWM[0]        ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.346 ns                 ; 4.182 ns                ;
; 35.166 ns                               ; 90.51 MHz ( period = 11.048 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[15] ; sync_count[8]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.994 ns                 ; 4.828 ns                ;
; 35.166 ns                               ; 90.51 MHz ( period = 11.048 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[15] ; sync_count[5]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.994 ns                 ; 4.828 ns                ;
; 35.166 ns                               ; 90.51 MHz ( period = 11.048 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[15] ; sync_count[4]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.994 ns                 ; 4.828 ns                ;
; 35.166 ns                               ; 90.51 MHz ( period = 11.048 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[15] ; sync_count[6]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.994 ns                 ; 4.828 ns                ;
; 35.166 ns                               ; 90.51 MHz ( period = 11.048 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[15] ; sync_count[7]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.994 ns                 ; 4.828 ns                ;
; 35.166 ns                               ; 90.51 MHz ( period = 11.048 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[15] ; sync_count[3]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.994 ns                 ; 4.828 ns                ;
; 35.166 ns                               ; 90.51 MHz ( period = 11.048 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[15] ; sync_count[2]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.994 ns                 ; 4.828 ns                ;
; 35.166 ns                               ; 90.51 MHz ( period = 11.048 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[15] ; sync_count[0]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.994 ns                 ; 4.828 ns                ;
; 35.166 ns                               ; 90.51 MHz ( period = 11.048 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[15] ; sync_count[1]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.994 ns                 ; 4.828 ns                ;
; 35.193 ns                               ; 90.96 MHz ( period = 10.994 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[11] ; Rx_control_0[4] ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.012 ns                 ; 4.819 ns                ;
; 35.206 ns                               ; 91.17 MHz ( period = 10.968 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[15] ; state_PWM.00000 ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.985 ns                 ; 4.779 ns                ;
; 35.208 ns                               ; 91.21 MHz ( period = 10.964 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[5]  ; state_PWM.00001 ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.237 ns                 ; 5.029 ns                ;
; 35.245 ns                               ; 91.83 MHz ( period = 10.890 ns )                    ; Rx_control_4[0]                                                                                                                ; register[0]     ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.444 ns                 ; 5.199 ns                ;
; 35.314 ns                               ; 93.01 MHz ( period = 10.752 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[6]  ; state_PWM.00001 ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.556 ns                 ; 4.242 ns                ;
; 35.320 ns                               ; 93.11 MHz ( period = 10.740 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[1]  ; Q_PWM[1]        ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.688 ns                 ; 4.368 ns                ;
; 35.370 ns                               ; 93.98 MHz ( period = 10.640 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[11] ; state_PWM.00001 ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.012 ns                 ; 4.642 ns                ;
; 35.376 ns                               ; 94.09 MHz ( period = 10.628 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[8]  ; Rx_control_0[4] ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.979 ns                 ; 4.603 ns                ;
; 35.392 ns                               ; 94.38 MHz ( period = 10.596 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[0]  ; state_PWM.00100 ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.806 ns                 ; 4.414 ns                ;
; 35.404 ns                               ; 94.59 MHz ( period = 10.572 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[5]  ; sync_count[8]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.231 ns                 ; 4.827 ns                ;
; 35.404 ns                               ; 94.59 MHz ( period = 10.572 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[5]  ; sync_count[5]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.231 ns                 ; 4.827 ns                ;
; 35.404 ns                               ; 94.59 MHz ( period = 10.572 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[5]  ; sync_count[4]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.231 ns                 ; 4.827 ns                ;
; 35.404 ns                               ; 94.59 MHz ( period = 10.572 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[5]  ; sync_count[6]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.231 ns                 ; 4.827 ns                ;
; 35.404 ns                               ; 94.59 MHz ( period = 10.572 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[5]  ; sync_count[7]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.231 ns                 ; 4.827 ns                ;
; 35.404 ns                               ; 94.59 MHz ( period = 10.572 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[5]  ; sync_count[3]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.231 ns                 ; 4.827 ns                ;
; 35.404 ns                               ; 94.59 MHz ( period = 10.572 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[5]  ; sync_count[2]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.231 ns                 ; 4.827 ns                ;
; 35.404 ns                               ; 94.59 MHz ( period = 10.572 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[5]  ; sync_count[0]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.231 ns                 ; 4.827 ns                ;
; 35.404 ns                               ; 94.59 MHz ( period = 10.572 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[5]  ; sync_count[1]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.231 ns                 ; 4.827 ns                ;
; 35.405 ns                               ; 94.61 MHz ( period = 10.570 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[14] ; Rx_control_0[3] ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.459 ns                 ; 5.054 ns                ;
; 35.405 ns                               ; 94.61 MHz ( period = 10.570 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[14] ; Rx_control_0[1] ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.459 ns                 ; 5.054 ns                ;
; 35.405 ns                               ; 94.61 MHz ( period = 10.570 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[14] ; Rx_control_0[2] ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.459 ns                 ; 5.054 ns                ;
; 35.405 ns                               ; 94.61 MHz ( period = 10.570 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[14] ; Rx_control_0[7] ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.459 ns                 ; 5.054 ns                ;
; 35.405 ns                               ; 94.61 MHz ( period = 10.570 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[14] ; Rx_control_0[6] ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.459 ns                 ; 5.054 ns                ;
; 35.405 ns                               ; 94.61 MHz ( period = 10.570 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[14] ; Rx_control_0[5] ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.459 ns                 ; 5.054 ns                ;
; 35.421 ns                               ; 94.89 MHz ( period = 10.538 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[4]  ; state_PWM.00000 ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.977 ns                 ; 4.556 ns                ;
; 35.440 ns                               ; 95.24 MHz ( period = 10.500 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[9]  ; LED_sync        ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.983 ns                 ; 4.543 ns                ;
; 35.442 ns                               ; 95.27 MHz ( period = 10.496 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[12] ; Rx_control_0[3] ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.020 ns                 ; 4.578 ns                ;
; 35.442 ns                               ; 95.27 MHz ( period = 10.496 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[12] ; Rx_control_0[1] ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.020 ns                 ; 4.578 ns                ;
; 35.442 ns                               ; 95.27 MHz ( period = 10.496 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[12] ; Rx_control_0[2] ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.020 ns                 ; 4.578 ns                ;
; 35.442 ns                               ; 95.27 MHz ( period = 10.496 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[12] ; Rx_control_0[7] ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.020 ns                 ; 4.578 ns                ;
; 35.442 ns                               ; 95.27 MHz ( period = 10.496 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[12] ; Rx_control_0[6] ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.020 ns                 ; 4.578 ns                ;
; 35.442 ns                               ; 95.27 MHz ( period = 10.496 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[12] ; Rx_control_0[5] ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.020 ns                 ; 4.578 ns                ;
; 35.510 ns                               ; 96.53 MHz ( period = 10.360 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[6]  ; sync_count[8]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.550 ns                 ; 4.040 ns                ;
; 35.510 ns                               ; 96.53 MHz ( period = 10.360 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[6]  ; sync_count[5]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.550 ns                 ; 4.040 ns                ;
; 35.510 ns                               ; 96.53 MHz ( period = 10.360 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[6]  ; sync_count[4]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.550 ns                 ; 4.040 ns                ;
; 35.510 ns                               ; 96.53 MHz ( period = 10.360 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[6]  ; sync_count[6]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.550 ns                 ; 4.040 ns                ;
; 35.510 ns                               ; 96.53 MHz ( period = 10.360 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[6]  ; sync_count[7]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.550 ns                 ; 4.040 ns                ;
; 35.510 ns                               ; 96.53 MHz ( period = 10.360 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[6]  ; sync_count[3]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.550 ns                 ; 4.040 ns                ;
; 35.510 ns                               ; 96.53 MHz ( period = 10.360 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[6]  ; sync_count[2]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.550 ns                 ; 4.040 ns                ;
; 35.510 ns                               ; 96.53 MHz ( period = 10.360 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[6]  ; sync_count[0]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.550 ns                 ; 4.040 ns                ;
; 35.510 ns                               ; 96.53 MHz ( period = 10.360 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[6]  ; sync_count[1]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.550 ns                 ; 4.040 ns                ;
; 35.538 ns                               ; 97.05 MHz ( period = 10.304 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[10] ; Rx_control_0[4] ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.995 ns                 ; 4.457 ns                ;
; 35.553 ns                               ; 97.33 MHz ( period = 10.274 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[8]  ; state_PWM.00001 ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.979 ns                 ; 4.426 ns                ;
; 35.556 ns                               ; 97.39 MHz ( period = 10.268 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[14] ; sync_count[8]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.408 ns                 ; 4.852 ns                ;
; 35.556 ns                               ; 97.39 MHz ( period = 10.268 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[14] ; sync_count[5]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.408 ns                 ; 4.852 ns                ;
; 35.556 ns                               ; 97.39 MHz ( period = 10.268 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[14] ; sync_count[4]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.408 ns                 ; 4.852 ns                ;
; 35.556 ns                               ; 97.39 MHz ( period = 10.268 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[14] ; sync_count[6]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.408 ns                 ; 4.852 ns                ;
; 35.556 ns                               ; 97.39 MHz ( period = 10.268 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[14] ; sync_count[7]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.408 ns                 ; 4.852 ns                ;
; 35.556 ns                               ; 97.39 MHz ( period = 10.268 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[14] ; sync_count[3]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.408 ns                 ; 4.852 ns                ;
; 35.556 ns                               ; 97.39 MHz ( period = 10.268 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[14] ; sync_count[2]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.408 ns                 ; 4.852 ns                ;
; 35.556 ns                               ; 97.39 MHz ( period = 10.268 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[14] ; sync_count[0]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.408 ns                 ; 4.852 ns                ;
; 35.556 ns                               ; 97.39 MHz ( period = 10.268 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[14] ; sync_count[1]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.408 ns                 ; 4.852 ns                ;
; 35.593 ns                               ; 98.10 MHz ( period = 10.194 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[12] ; sync_count[8]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.969 ns                 ; 4.376 ns                ;
; 35.593 ns                               ; 98.10 MHz ( period = 10.194 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[12] ; sync_count[5]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.969 ns                 ; 4.376 ns                ;
; 35.593 ns                               ; 98.10 MHz ( period = 10.194 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[12] ; sync_count[4]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.969 ns                 ; 4.376 ns                ;
; 35.593 ns                               ; 98.10 MHz ( period = 10.194 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[12] ; sync_count[6]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.969 ns                 ; 4.376 ns                ;
; 35.593 ns                               ; 98.10 MHz ( period = 10.194 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[12] ; sync_count[7]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.969 ns                 ; 4.376 ns                ;
; 35.593 ns                               ; 98.10 MHz ( period = 10.194 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[12] ; sync_count[3]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.969 ns                 ; 4.376 ns                ;
; 35.593 ns                               ; 98.10 MHz ( period = 10.194 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[12] ; sync_count[2]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.969 ns                 ; 4.376 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                                                                ;                 ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+-----------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'CLK_24MHZ'                                                                                                                                                                                                                                                                                                                  ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------------------------------------------------+------------------------------------------+------------+-----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                              ; To                                       ; From Clock ; To Clock  ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------------------------------------------------+------------------------------------------+------------+-----------+-----------------------------+---------------------------+-------------------------+
; 20.826 ns                               ; None                                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[8] ; I2SAudioOut:I2SAO|local_left_sample[14]  ; CLK_24MHZ  ; CLK_24MHZ ; 20.345 ns                   ; 23.822 ns                 ; 2.996 ns                ;
; 20.826 ns                               ; None                                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[8] ; I2SAudioOut:I2SAO|local_left_sample[5]   ; CLK_24MHZ  ; CLK_24MHZ ; 20.345 ns                   ; 23.822 ns                 ; 2.996 ns                ;
; 20.826 ns                               ; None                                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[8] ; I2SAudioOut:I2SAO|local_left_sample[12]  ; CLK_24MHZ  ; CLK_24MHZ ; 20.345 ns                   ; 23.822 ns                 ; 2.996 ns                ;
; 20.826 ns                               ; None                                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[8] ; I2SAudioOut:I2SAO|local_left_sample[6]   ; CLK_24MHZ  ; CLK_24MHZ ; 20.345 ns                   ; 23.822 ns                 ; 2.996 ns                ;
; 20.826 ns                               ; None                                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[8] ; I2SAudioOut:I2SAO|local_left_sample[11]  ; CLK_24MHZ  ; CLK_24MHZ ; 20.345 ns                   ; 23.822 ns                 ; 2.996 ns                ;
; 20.826 ns                               ; None                                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[8] ; I2SAudioOut:I2SAO|local_right_sample[12] ; CLK_24MHZ  ; CLK_24MHZ ; 20.345 ns                   ; 23.822 ns                 ; 2.996 ns                ;
; 20.826 ns                               ; None                                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[8] ; I2SAudioOut:I2SAO|local_right_sample[13] ; CLK_24MHZ  ; CLK_24MHZ ; 20.345 ns                   ; 23.822 ns                 ; 2.996 ns                ;
; 20.826 ns                               ; None                                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[8] ; I2SAudioOut:I2SAO|local_right_sample[4]  ; CLK_24MHZ  ; CLK_24MHZ ; 20.345 ns                   ; 23.822 ns                 ; 2.996 ns                ;
; 20.826 ns                               ; None                                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[8] ; I2SAudioOut:I2SAO|local_right_sample[1]  ; CLK_24MHZ  ; CLK_24MHZ ; 20.345 ns                   ; 23.822 ns                 ; 2.996 ns                ;
; 20.873 ns                               ; None                                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[8] ; I2SAudioOut:I2SAO|local_left_sample[15]  ; CLK_24MHZ  ; CLK_24MHZ ; 20.345 ns                   ; 23.820 ns                 ; 2.947 ns                ;
; 20.873 ns                               ; None                                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[8] ; I2SAudioOut:I2SAO|local_left_sample[7]   ; CLK_24MHZ  ; CLK_24MHZ ; 20.345 ns                   ; 23.820 ns                 ; 2.947 ns                ;
; 20.873 ns                               ; None                                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[8] ; I2SAudioOut:I2SAO|local_left_sample[13]  ; CLK_24MHZ  ; CLK_24MHZ ; 20.345 ns                   ; 23.820 ns                 ; 2.947 ns                ;
; 20.873 ns                               ; None                                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[8] ; I2SAudioOut:I2SAO|local_left_sample[4]   ; CLK_24MHZ  ; CLK_24MHZ ; 20.345 ns                   ; 23.820 ns                 ; 2.947 ns                ;
; 20.873 ns                               ; None                                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[8] ; I2SAudioOut:I2SAO|local_left_sample[10]  ; CLK_24MHZ  ; CLK_24MHZ ; 20.345 ns                   ; 23.820 ns                 ; 2.947 ns                ;
; 20.873 ns                               ; None                                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[8] ; I2SAudioOut:I2SAO|local_left_sample[1]   ; CLK_24MHZ  ; CLK_24MHZ ; 20.345 ns                   ; 23.820 ns                 ; 2.947 ns                ;
; 20.873 ns                               ; None                                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[8] ; I2SAudioOut:I2SAO|local_left_sample[3]   ; CLK_24MHZ  ; CLK_24MHZ ; 20.345 ns                   ; 23.820 ns                 ; 2.947 ns                ;
; 20.873 ns                               ; None                                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[8] ; I2SAudioOut:I2SAO|local_right_sample[8]  ; CLK_24MHZ  ; CLK_24MHZ ; 20.345 ns                   ; 23.820 ns                 ; 2.947 ns                ;
; 20.873 ns                               ; None                                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[8] ; I2SAudioOut:I2SAO|local_left_sample[8]   ; CLK_24MHZ  ; CLK_24MHZ ; 20.345 ns                   ; 23.820 ns                 ; 2.947 ns                ;
; 20.873 ns                               ; None                                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[8] ; I2SAudioOut:I2SAO|local_left_sample[9]   ; CLK_24MHZ  ; CLK_24MHZ ; 20.345 ns                   ; 23.820 ns                 ; 2.947 ns                ;
; 20.873 ns                               ; None                                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[8] ; I2SAudioOut:I2SAO|local_left_sample[2]   ; CLK_24MHZ  ; CLK_24MHZ ; 20.345 ns                   ; 23.820 ns                 ; 2.947 ns                ;
; 20.873 ns                               ; None                                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[8] ; I2SAudioOut:I2SAO|local_left_sample[0]   ; CLK_24MHZ  ; CLK_24MHZ ; 20.345 ns                   ; 23.820 ns                 ; 2.947 ns                ;
; 20.873 ns                               ; None                                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[8] ; I2SAudioOut:I2SAO|local_right_sample[9]  ; CLK_24MHZ  ; CLK_24MHZ ; 20.345 ns                   ; 23.820 ns                 ; 2.947 ns                ;
; 21.233 ns                               ; None                                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[8] ; I2SAudioOut:I2SAO|local_right_sample[14] ; CLK_24MHZ  ; CLK_24MHZ ; 20.345 ns                   ; 23.823 ns                 ; 2.590 ns                ;
; 21.233 ns                               ; None                                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[8] ; I2SAudioOut:I2SAO|local_right_sample[10] ; CLK_24MHZ  ; CLK_24MHZ ; 20.345 ns                   ; 23.823 ns                 ; 2.590 ns                ;
; 21.233 ns                               ; None                                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[8] ; I2SAudioOut:I2SAO|local_right_sample[15] ; CLK_24MHZ  ; CLK_24MHZ ; 20.345 ns                   ; 23.823 ns                 ; 2.590 ns                ;
; 21.233 ns                               ; None                                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[8] ; I2SAudioOut:I2SAO|local_right_sample[11] ; CLK_24MHZ  ; CLK_24MHZ ; 20.345 ns                   ; 23.823 ns                 ; 2.590 ns                ;
; 21.233 ns                               ; None                                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[8] ; I2SAudioOut:I2SAO|local_right_sample[2]  ; CLK_24MHZ  ; CLK_24MHZ ; 20.345 ns                   ; 23.823 ns                 ; 2.590 ns                ;
; 21.233 ns                               ; None                                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[8] ; I2SAudioOut:I2SAO|local_right_sample[6]  ; CLK_24MHZ  ; CLK_24MHZ ; 20.345 ns                   ; 23.823 ns                 ; 2.590 ns                ;
; 21.233 ns                               ; None                                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[8] ; I2SAudioOut:I2SAO|local_right_sample[7]  ; CLK_24MHZ  ; CLK_24MHZ ; 20.345 ns                   ; 23.823 ns                 ; 2.590 ns                ;
; 21.233 ns                               ; None                                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[8] ; I2SAudioOut:I2SAO|local_right_sample[3]  ; CLK_24MHZ  ; CLK_24MHZ ; 20.345 ns                   ; 23.823 ns                 ; 2.590 ns                ;
; 21.233 ns                               ; None                                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[8] ; I2SAudioOut:I2SAO|local_right_sample[5]  ; CLK_24MHZ  ; CLK_24MHZ ; 20.345 ns                   ; 23.823 ns                 ; 2.590 ns                ;
; 21.233 ns                               ; None                                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[8] ; I2SAudioOut:I2SAO|local_right_sample[0]  ; CLK_24MHZ  ; CLK_24MHZ ; 20.345 ns                   ; 23.823 ns                 ; 2.590 ns                ;
; 21.991 ns                               ; None                                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[8] ; I2SAudioOut:I2SAO|TLV_state.000          ; CLK_24MHZ  ; CLK_24MHZ ; 20.345 ns                   ; 23.824 ns                 ; 1.833 ns                ;
; 22.112 ns                               ; None                                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[8] ; I2SAudioOut:I2SAO|TLV_state.001          ; CLK_24MHZ  ; CLK_24MHZ ; 20.345 ns                   ; 23.820 ns                 ; 1.708 ns                ;
; 22.293 ns                               ; None                                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[8] ; I2SAudioOut:I2SAO|TLV_state.011          ; CLK_24MHZ  ; CLK_24MHZ ; 20.345 ns                   ; 23.824 ns                 ; 1.531 ns                ;
; 22.613 ns                               ; None                                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[8] ; I2SAudioOut:I2SAO|TLV_state.100          ; CLK_24MHZ  ; CLK_24MHZ ; 20.345 ns                   ; 23.824 ns                 ; 1.211 ns                ;
; 22.614 ns                               ; None                                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[8] ; I2SAudioOut:I2SAO|TLV_state.010          ; CLK_24MHZ  ; CLK_24MHZ ; 20.345 ns                   ; 23.824 ns                 ; 1.210 ns                ;
; 35.693 ns                               ; 200.12 MHz ( period = 4.997 ns )                    ; I2SAudioOut:I2SAO|bit_count[0]                                                    ; I2SAudioOut:I2SAO|outbit_o               ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.428 ns                 ; 4.735 ns                ;
; 35.699 ns                               ; 200.36 MHz ( period = 4.991 ns )                    ; I2SAudioOut:I2SAO|local_left_sample[8]                                            ; I2SAudioOut:I2SAO|outbit_o               ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.428 ns                 ; 4.729 ns                ;
; 35.827 ns                               ; 205.63 MHz ( period = 4.863 ns )                    ; I2SAudioOut:I2SAO|bit_count[3]                                                    ; I2SAudioOut:I2SAO|outbit_o               ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.425 ns                 ; 4.598 ns                ;
; 35.905 ns                               ; 208.99 MHz ( period = 4.785 ns )                    ; I2SAudioOut:I2SAO|bit_count[1]                                                    ; I2SAudioOut:I2SAO|outbit_o               ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.426 ns                 ; 4.521 ns                ;
; 35.992 ns                               ; 212.86 MHz ( period = 4.698 ns )                    ; I2SAudioOut:I2SAO|local_right_sample[0]                                           ; I2SAudioOut:I2SAO|outbit_o               ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.425 ns                 ; 4.433 ns                ;
; 36.042 ns                               ; 215.15 MHz ( period = 4.648 ns )                    ; I2SAudioOut:I2SAO|local_left_sample[2]                                            ; I2SAudioOut:I2SAO|outbit_o               ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.428 ns                 ; 4.386 ns                ;
; 36.060 ns                               ; 215.98 MHz ( period = 4.630 ns )                    ; I2SAudioOut:I2SAO|local_left_sample[13]                                           ; I2SAudioOut:I2SAO|outbit_o               ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.428 ns                 ; 4.368 ns                ;
; 36.067 ns                               ; 216.31 MHz ( period = 4.623 ns )                    ; I2SAudioOut:I2SAO|local_right_sample[9]                                           ; I2SAudioOut:I2SAO|outbit_o               ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.428 ns                 ; 4.361 ns                ;
; 36.120 ns                               ; 218.82 MHz ( period = 4.570 ns )                    ; TX_state[3]                                                                       ; TX_state[0]                              ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.426 ns                 ; 4.306 ns                ;
; 36.155 ns                               ; 220.51 MHz ( period = 4.535 ns )                    ; I2SAudioOut:I2SAO|bit_count[2]                                                    ; I2SAudioOut:I2SAO|outbit_o               ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.425 ns                 ; 4.270 ns                ;
; 36.216 ns                               ; 223.51 MHz ( period = 4.474 ns )                    ; TX_state[2]                                                                       ; TX_state[0]                              ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.426 ns                 ; 4.210 ns                ;
; 36.249 ns                               ; 225.17 MHz ( period = 4.441 ns )                    ; I2SAudioOut:I2SAO|local_left_sample[10]                                           ; I2SAudioOut:I2SAO|outbit_o               ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.428 ns                 ; 4.179 ns                ;
; 36.372 ns                               ; 231.59 MHz ( period = 4.318 ns )                    ; TX_state[1]                                                                       ; TX_state[0]                              ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.426 ns                 ; 4.054 ns                ;
; 36.418 ns                               ; 234.08 MHz ( period = 4.272 ns )                    ; I2SAudioOut:I2SAO|local_left_sample[9]                                            ; I2SAudioOut:I2SAO|outbit_o               ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.428 ns                 ; 4.010 ns                ;
; 36.478 ns                               ; 237.42 MHz ( period = 4.212 ns )                    ; I2SAudioOut:I2SAO|local_right_sample[8]                                           ; I2SAudioOut:I2SAO|outbit_o               ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.428 ns                 ; 3.950 ns                ;
; 36.506 ns                               ; 239.01 MHz ( period = 4.184 ns )                    ; I2SAudioOut:I2SAO|local_right_sample[7]                                           ; I2SAudioOut:I2SAO|outbit_o               ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.425 ns                 ; 3.919 ns                ;
; 36.532 ns                               ; 240.50 MHz ( period = 4.158 ns )                    ; I2SAudioOut:I2SAO|local_left_sample[1]                                            ; I2SAudioOut:I2SAO|outbit_o               ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.428 ns                 ; 3.896 ns                ;
; 36.633 ns                               ; 246.49 MHz ( period = 4.057 ns )                    ; I2SAudioOut:I2SAO|local_left_sample[15]                                           ; I2SAudioOut:I2SAO|outbit_o               ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.428 ns                 ; 3.795 ns                ;
; 36.637 ns                               ; 246.73 MHz ( period = 4.053 ns )                    ; I2SAudioOut:I2SAO|local_right_sample[5]                                           ; I2SAudioOut:I2SAO|outbit_o               ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.425 ns                 ; 3.788 ns                ;
; 36.652 ns                               ; 247.65 MHz ( period = 4.038 ns )                    ; TX_state[3]                                                                       ; Tx_data[5]                               ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.400 ns                 ; 3.748 ns                ;
; 36.652 ns                               ; 247.65 MHz ( period = 4.038 ns )                    ; TX_state[3]                                                                       ; Tx_data[1]                               ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.400 ns                 ; 3.748 ns                ;
; 36.652 ns                               ; 247.65 MHz ( period = 4.038 ns )                    ; TX_state[3]                                                                       ; Tx_data[3]                               ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.400 ns                 ; 3.748 ns                ;
; 36.652 ns                               ; 247.65 MHz ( period = 4.038 ns )                    ; TX_state[3]                                                                       ; Tx_data[4]                               ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.400 ns                 ; 3.748 ns                ;
; 36.652 ns                               ; 247.65 MHz ( period = 4.038 ns )                    ; TX_state[3]                                                                       ; Tx_data[6]                               ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.400 ns                 ; 3.748 ns                ;
; 36.652 ns                               ; 247.65 MHz ( period = 4.038 ns )                    ; TX_state[3]                                                                       ; Tx_data[2]                               ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.400 ns                 ; 3.748 ns                ;
; 36.652 ns                               ; 247.65 MHz ( period = 4.038 ns )                    ; TX_state[3]                                                                       ; Tx_data[0]                               ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.400 ns                 ; 3.748 ns                ;
; 36.652 ns                               ; 247.65 MHz ( period = 4.038 ns )                    ; TX_state[3]                                                                       ; Tx_data[7]                               ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.400 ns                 ; 3.748 ns                ;
; 36.670 ns                               ; 248.76 MHz ( period = 4.020 ns )                    ; I2SAudioOut:I2SAO|local_right_sample[6]                                           ; I2SAudioOut:I2SAO|outbit_o               ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.425 ns                 ; 3.755 ns                ;
; 36.694 ns                               ; 250.25 MHz ( period = 3.996 ns )                    ; I2SAudioOut:I2SAO|local_left_sample[0]                                            ; I2SAudioOut:I2SAO|outbit_o               ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.428 ns                 ; 3.734 ns                ;
; 36.743 ns                               ; 253.36 MHz ( period = 3.947 ns )                    ; I2SAudioOut:I2SAO|local_left_sample[4]                                            ; I2SAudioOut:I2SAO|outbit_o               ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.428 ns                 ; 3.685 ns                ;
; 36.744 ns                               ; 253.42 MHz ( period = 3.946 ns )                    ; I2SAudioOut:I2SAO|local_right_sample[14]                                          ; I2SAudioOut:I2SAO|outbit_o               ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.425 ns                 ; 3.681 ns                ;
; 36.844 ns                               ; 260.01 MHz ( period = 3.846 ns )                    ; TX_state[4]                                                                       ; Tx_data[5]                               ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.400 ns                 ; 3.556 ns                ;
; 36.844 ns                               ; 260.01 MHz ( period = 3.846 ns )                    ; TX_state[4]                                                                       ; Tx_data[1]                               ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.400 ns                 ; 3.556 ns                ;
; 36.844 ns                               ; 260.01 MHz ( period = 3.846 ns )                    ; TX_state[4]                                                                       ; Tx_data[3]                               ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.400 ns                 ; 3.556 ns                ;
; 36.844 ns                               ; 260.01 MHz ( period = 3.846 ns )                    ; TX_state[4]                                                                       ; Tx_data[4]                               ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.400 ns                 ; 3.556 ns                ;
; 36.844 ns                               ; 260.01 MHz ( period = 3.846 ns )                    ; TX_state[4]                                                                       ; Tx_data[6]                               ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.400 ns                 ; 3.556 ns                ;
; 36.844 ns                               ; 260.01 MHz ( period = 3.846 ns )                    ; TX_state[4]                                                                       ; Tx_data[2]                               ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.400 ns                 ; 3.556 ns                ;
; 36.844 ns                               ; 260.01 MHz ( period = 3.846 ns )                    ; TX_state[4]                                                                       ; Tx_data[0]                               ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.400 ns                 ; 3.556 ns                ;
; 36.844 ns                               ; 260.01 MHz ( period = 3.846 ns )                    ; TX_state[4]                                                                       ; Tx_data[7]                               ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.400 ns                 ; 3.556 ns                ;
; 36.885 ns                               ; 262.81 MHz ( period = 3.805 ns )                    ; I2SAudioOut:I2SAO|local_right_sample[4]                                           ; I2SAudioOut:I2SAO|outbit_o               ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.426 ns                 ; 3.541 ns                ;
; 36.888 ns                               ; 263.02 MHz ( period = 3.802 ns )                    ; I2SAudioOut:I2SAO|local_left_sample[7]                                            ; I2SAudioOut:I2SAO|outbit_o               ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.428 ns                 ; 3.540 ns                ;
; 36.910 ns                               ; 264.55 MHz ( period = 3.780 ns )                    ; I2SAudioOut:I2SAO|local_right_sample[2]                                           ; I2SAudioOut:I2SAO|outbit_o               ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.425 ns                 ; 3.515 ns                ;
; 36.977 ns                               ; 269.32 MHz ( period = 3.713 ns )                    ; TX_state[1]                                                                       ; TX_state[1]                              ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.426 ns                 ; 3.449 ns                ;
; 36.977 ns                               ; 269.32 MHz ( period = 3.713 ns )                    ; TX_state[4]                                                                       ; TX_state[0]                              ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.426 ns                 ; 3.449 ns                ;
; 37.018 ns                               ; 272.33 MHz ( period = 3.672 ns )                    ; TX_state[0]                                                                       ; TX_state[1]                              ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.426 ns                 ; 3.408 ns                ;
; 37.032 ns                               ; 273.37 MHz ( period = 3.658 ns )                    ; TX_state[2]                                                                       ; Tx_data[5]                               ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.400 ns                 ; 3.368 ns                ;
; 37.032 ns                               ; 273.37 MHz ( period = 3.658 ns )                    ; TX_state[2]                                                                       ; Tx_data[1]                               ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.400 ns                 ; 3.368 ns                ;
; 37.032 ns                               ; 273.37 MHz ( period = 3.658 ns )                    ; TX_state[2]                                                                       ; Tx_data[3]                               ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.400 ns                 ; 3.368 ns                ;
; 37.032 ns                               ; 273.37 MHz ( period = 3.658 ns )                    ; TX_state[2]                                                                       ; Tx_data[4]                               ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.400 ns                 ; 3.368 ns                ;
; 37.032 ns                               ; 273.37 MHz ( period = 3.658 ns )                    ; TX_state[2]                                                                       ; Tx_data[6]                               ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.400 ns                 ; 3.368 ns                ;
; 37.032 ns                               ; 273.37 MHz ( period = 3.658 ns )                    ; TX_state[2]                                                                       ; Tx_data[2]                               ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.400 ns                 ; 3.368 ns                ;
; 37.032 ns                               ; 273.37 MHz ( period = 3.658 ns )                    ; TX_state[2]                                                                       ; Tx_data[0]                               ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.400 ns                 ; 3.368 ns                ;
; 37.032 ns                               ; 273.37 MHz ( period = 3.658 ns )                    ; TX_state[2]                                                                       ; Tx_data[7]                               ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.400 ns                 ; 3.368 ns                ;
; 37.036 ns                               ; 273.67 MHz ( period = 3.654 ns )                    ; I2SAudioOut:I2SAO|local_right_sample[1]                                           ; I2SAudioOut:I2SAO|outbit_o               ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.426 ns                 ; 3.390 ns                ;
; 37.036 ns                               ; 273.67 MHz ( period = 3.654 ns )                    ; I2SAudioOut:I2SAO|local_left_sample[12]                                           ; I2SAudioOut:I2SAO|outbit_o               ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.426 ns                 ; 3.390 ns                ;
; 37.077 ns                               ; 276.78 MHz ( period = 3.613 ns )                    ; I2SAudioOut:I2SAO|local_right_sample[15]                                          ; I2SAudioOut:I2SAO|outbit_o               ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.425 ns                 ; 3.348 ns                ;
; 37.116 ns                               ; 279.80 MHz ( period = 3.574 ns )                    ; TX_state[3]                                                                       ; Tx_data[14]                              ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.428 ns                 ; 3.312 ns                ;
; 37.116 ns                               ; 279.80 MHz ( period = 3.574 ns )                    ; TX_state[3]                                                                       ; Tx_data[15]                              ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.428 ns                 ; 3.312 ns                ;
; 37.116 ns                               ; 279.80 MHz ( period = 3.574 ns )                    ; TX_state[3]                                                                       ; Tx_data[10]                              ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.428 ns                 ; 3.312 ns                ;
; 37.116 ns                               ; 279.80 MHz ( period = 3.574 ns )                    ; TX_state[3]                                                                       ; Tx_data[12]                              ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.428 ns                 ; 3.312 ns                ;
; 37.116 ns                               ; 279.80 MHz ( period = 3.574 ns )                    ; TX_state[3]                                                                       ; Tx_data[11]                              ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.428 ns                 ; 3.312 ns                ;
; 37.116 ns                               ; 279.80 MHz ( period = 3.574 ns )                    ; TX_state[3]                                                                       ; Tx_data[13]                              ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.428 ns                 ; 3.312 ns                ;
; 37.116 ns                               ; 279.80 MHz ( period = 3.574 ns )                    ; TX_state[3]                                                                       ; Tx_data[8]                               ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.428 ns                 ; 3.312 ns                ;
; 37.116 ns                               ; 279.80 MHz ( period = 3.574 ns )                    ; TX_state[3]                                                                       ; Tx_data[9]                               ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.428 ns                 ; 3.312 ns                ;
; 37.198 ns                               ; 286.37 MHz ( period = 3.492 ns )                    ; I_Data_in[3]                                                                      ; I_PWM_accumulator[16]                    ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.415 ns                 ; 3.217 ns                ;
; 37.233 ns                               ; 289.27 MHz ( period = 3.457 ns )                    ; I_PWM_accumulator[0]                                                              ; I_PWM_accumulator[16]                    ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.415 ns                 ; 3.182 ns                ;
; 37.235 ns                               ; 289.44 MHz ( period = 3.455 ns )                    ; I2SAudioOut:I2SAO|local_right_sample[3]                                           ; I2SAudioOut:I2SAO|outbit_o               ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.425 ns                 ; 3.190 ns                ;
; 37.252 ns                               ; 290.87 MHz ( period = 3.438 ns )                    ; I2SAudioOut:I2SAO|local_left_sample[3]                                            ; I2SAudioOut:I2SAO|outbit_o               ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.428 ns                 ; 3.176 ns                ;
; 37.284 ns                               ; 293.60 MHz ( period = 3.406 ns )                    ; I_Data_in[0]                                                                      ; I_PWM_accumulator[16]                    ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.415 ns                 ; 3.131 ns                ;
; 37.287 ns                               ; 293.86 MHz ( period = 3.403 ns )                    ; I2SAudioOut:I2SAO|local_left_sample[11]                                           ; I2SAudioOut:I2SAO|outbit_o               ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.426 ns                 ; 3.139 ns                ;
; 37.287 ns                               ; 293.86 MHz ( period = 3.403 ns )                    ; I2SAudioOut:I2SAO|local_left_sample[6]                                            ; I2SAudioOut:I2SAO|outbit_o               ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.426 ns                 ; 3.139 ns                ;
; 37.302 ns                               ; 295.16 MHz ( period = 3.388 ns )                    ; TX_state[1]                                                                       ; Tx_data[5]                               ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.400 ns                 ; 3.098 ns                ;
; 37.302 ns                               ; 295.16 MHz ( period = 3.388 ns )                    ; TX_state[1]                                                                       ; Tx_data[1]                               ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.400 ns                 ; 3.098 ns                ;
; 37.302 ns                               ; 295.16 MHz ( period = 3.388 ns )                    ; TX_state[1]                                                                       ; Tx_data[3]                               ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.400 ns                 ; 3.098 ns                ;
; 37.302 ns                               ; 295.16 MHz ( period = 3.388 ns )                    ; TX_state[1]                                                                       ; Tx_data[4]                               ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.400 ns                 ; 3.098 ns                ;
; 37.302 ns                               ; 295.16 MHz ( period = 3.388 ns )                    ; TX_state[1]                                                                       ; Tx_data[6]                               ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.400 ns                 ; 3.098 ns                ;
; 37.302 ns                               ; 295.16 MHz ( period = 3.388 ns )                    ; TX_state[1]                                                                       ; Tx_data[2]                               ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.400 ns                 ; 3.098 ns                ;
; 37.302 ns                               ; 295.16 MHz ( period = 3.388 ns )                    ; TX_state[1]                                                                       ; Tx_data[0]                               ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.400 ns                 ; 3.098 ns                ;
; 37.302 ns                               ; 295.16 MHz ( period = 3.388 ns )                    ; TX_state[1]                                                                       ; Tx_data[7]                               ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.400 ns                 ; 3.098 ns                ;
; 37.308 ns                               ; 295.68 MHz ( period = 3.382 ns )                    ; TX_state[4]                                                                       ; Tx_data[14]                              ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.428 ns                 ; 3.120 ns                ;
; 37.308 ns                               ; 295.68 MHz ( period = 3.382 ns )                    ; TX_state[4]                                                                       ; Tx_data[15]                              ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.428 ns                 ; 3.120 ns                ;
; 37.308 ns                               ; 295.68 MHz ( period = 3.382 ns )                    ; TX_state[4]                                                                       ; Tx_data[10]                              ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.428 ns                 ; 3.120 ns                ;
; 37.308 ns                               ; 295.68 MHz ( period = 3.382 ns )                    ; TX_state[4]                                                                       ; Tx_data[12]                              ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.428 ns                 ; 3.120 ns                ;
; 37.308 ns                               ; 295.68 MHz ( period = 3.382 ns )                    ; TX_state[4]                                                                       ; Tx_data[11]                              ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.428 ns                 ; 3.120 ns                ;
; 37.308 ns                               ; 295.68 MHz ( period = 3.382 ns )                    ; TX_state[4]                                                                       ; Tx_data[13]                              ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.428 ns                 ; 3.120 ns                ;
; 37.308 ns                               ; 295.68 MHz ( period = 3.382 ns )                    ; TX_state[4]                                                                       ; Tx_data[8]                               ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.428 ns                 ; 3.120 ns                ;
; 37.308 ns                               ; 295.68 MHz ( period = 3.382 ns )                    ; TX_state[4]                                                                       ; Tx_data[9]                               ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.428 ns                 ; 3.120 ns                ;
; 37.314 ns                               ; 296.21 MHz ( period = 3.376 ns )                    ; I_Data_in[1]                                                                      ; I_PWM_accumulator[16]                    ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.415 ns                 ; 3.101 ns                ;
; 37.369 ns                               ; 301.11 MHz ( period = 3.321 ns )                    ; I_PWM_accumulator[1]                                                              ; I_PWM_accumulator[16]                    ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.415 ns                 ; 3.046 ns                ;
; 37.388 ns                               ; 302.85 MHz ( period = 3.302 ns )                    ; I_Data_in[3]                                                                      ; I_PWM_accumulator[15]                    ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.415 ns                 ; 3.027 ns                ;
; 37.405 ns                               ; 304.41 MHz ( period = 3.285 ns )                    ; I_PWM_accumulator[2]                                                              ; I_PWM_accumulator[16]                    ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.415 ns                 ; 3.010 ns                ;
; 37.423 ns                               ; 306.09 MHz ( period = 3.267 ns )                    ; I_PWM_accumulator[0]                                                              ; I_PWM_accumulator[15]                    ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.415 ns                 ; 2.992 ns                ;
; 37.454 ns                               ; 309.02 MHz ( period = 3.236 ns )                    ; I2SAudioOut:I2SAO|local_right_sample[12]                                          ; I2SAudioOut:I2SAO|outbit_o               ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.426 ns                 ; 2.972 ns                ;
; 37.455 ns                               ; 309.12 MHz ( period = 3.235 ns )                    ; I_Data_in[2]                                                                      ; I_PWM_accumulator[16]                    ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.415 ns                 ; 2.960 ns                ;
; 37.470 ns                               ; 310.56 MHz ( period = 3.220 ns )                    ; I2SAudioOut:I2SAO|local_right_sample[10]                                          ; I2SAudioOut:I2SAO|outbit_o               ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.425 ns                 ; 2.955 ns                ;
; 37.474 ns                               ; 310.95 MHz ( period = 3.216 ns )                    ; I_Data_in[0]                                                                      ; I_PWM_accumulator[15]                    ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.415 ns                 ; 2.941 ns                ;
; 37.474 ns                               ; 310.95 MHz ( period = 3.216 ns )                    ; I_Data_in[3]                                                                      ; I_PWM_accumulator[14]                    ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.415 ns                 ; 2.941 ns                ;
; 37.496 ns                               ; 313.09 MHz ( period = 3.194 ns )                    ; TX_state[2]                                                                       ; Tx_data[14]                              ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.428 ns                 ; 2.932 ns                ;
; 37.496 ns                               ; 313.09 MHz ( period = 3.194 ns )                    ; TX_state[2]                                                                       ; Tx_data[15]                              ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.428 ns                 ; 2.932 ns                ;
; 37.496 ns                               ; 313.09 MHz ( period = 3.194 ns )                    ; TX_state[2]                                                                       ; Tx_data[10]                              ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.428 ns                 ; 2.932 ns                ;
; 37.496 ns                               ; 313.09 MHz ( period = 3.194 ns )                    ; TX_state[2]                                                                       ; Tx_data[12]                              ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.428 ns                 ; 2.932 ns                ;
; 37.496 ns                               ; 313.09 MHz ( period = 3.194 ns )                    ; TX_state[2]                                                                       ; Tx_data[11]                              ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.428 ns                 ; 2.932 ns                ;
; 37.496 ns                               ; 313.09 MHz ( period = 3.194 ns )                    ; TX_state[2]                                                                       ; Tx_data[13]                              ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.428 ns                 ; 2.932 ns                ;
; 37.496 ns                               ; 313.09 MHz ( period = 3.194 ns )                    ; TX_state[2]                                                                       ; Tx_data[8]                               ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.428 ns                 ; 2.932 ns                ;
; 37.496 ns                               ; 313.09 MHz ( period = 3.194 ns )                    ; TX_state[2]                                                                       ; Tx_data[9]                               ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.428 ns                 ; 2.932 ns                ;
; 37.504 ns                               ; 313.87 MHz ( period = 3.186 ns )                    ; I_Data_in[1]                                                                      ; I_PWM_accumulator[15]                    ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.415 ns                 ; 2.911 ns                ;
; 37.509 ns                               ; 314.37 MHz ( period = 3.181 ns )                    ; I_PWM_accumulator[0]                                                              ; I_PWM_accumulator[14]                    ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.415 ns                 ; 2.906 ns                ;
; 37.532 ns                               ; 316.66 MHz ( period = 3.158 ns )                    ; I2SAudioOut:I2SAO|bit_count[0]                                                    ; I2SAudioOut:I2SAO|TLV_state.000          ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.430 ns                 ; 2.898 ns                ;
; 37.534 ns                               ; 316.86 MHz ( period = 3.156 ns )                    ; I2SAudioOut:I2SAO|TLV_state.010                                                   ; I2SAudioOut:I2SAO|bit_count[0]           ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.422 ns                 ; 2.888 ns                ;
; 37.540 ns                               ; 317.46 MHz ( period = 3.150 ns )                    ; I_PWM_accumulator[3]                                                              ; I_PWM_accumulator[16]                    ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.415 ns                 ; 2.875 ns                ;
; 37.559 ns                               ; 319.39 MHz ( period = 3.131 ns )                    ; I_PWM_accumulator[1]                                                              ; I_PWM_accumulator[15]                    ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.415 ns                 ; 2.856 ns                ;
; 37.560 ns                               ; 319.49 MHz ( period = 3.130 ns )                    ; I_Data_in[0]                                                                      ; I_PWM_accumulator[14]                    ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.415 ns                 ; 2.855 ns                ;
; 37.560 ns                               ; 319.49 MHz ( period = 3.130 ns )                    ; I_Data_in[3]                                                                      ; I_PWM_accumulator[13]                    ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.415 ns                 ; 2.855 ns                ;
; 37.576 ns                               ; 321.13 MHz ( period = 3.114 ns )                    ; I_PWM_accumulator[4]                                                              ; I_PWM_accumulator[16]                    ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.415 ns                 ; 2.839 ns                ;
; 37.590 ns                               ; 322.58 MHz ( period = 3.100 ns )                    ; I_Data_in[1]                                                                      ; I_PWM_accumulator[14]                    ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.415 ns                 ; 2.825 ns                ;
; 37.595 ns                               ; 323.10 MHz ( period = 3.095 ns )                    ; I_PWM_accumulator[2]                                                              ; I_PWM_accumulator[15]                    ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.415 ns                 ; 2.820 ns                ;
; 37.595 ns                               ; 323.10 MHz ( period = 3.095 ns )                    ; I_PWM_accumulator[0]                                                              ; I_PWM_accumulator[13]                    ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.415 ns                 ; 2.820 ns                ;
; 37.596 ns                               ; 323.21 MHz ( period = 3.094 ns )                    ; TX_state[1]                                                                       ; TX_state[3]                              ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.426 ns                 ; 2.830 ns                ;
; 37.607 ns                               ; 324.36 MHz ( period = 3.083 ns )                    ; TX_state[2]                                                                       ; TX_state[1]                              ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.426 ns                 ; 2.819 ns                ;
; 37.608 ns                               ; 324.46 MHz ( period = 3.082 ns )                    ; I2SAudioOut:I2SAO|local_left_sample[14]                                           ; I2SAudioOut:I2SAO|outbit_o               ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.426 ns                 ; 2.818 ns                ;
; 37.609 ns                               ; 324.57 MHz ( period = 3.081 ns )                    ; I2SAudioOut:I2SAO|local_right_sample[13]                                          ; I2SAudioOut:I2SAO|outbit_o               ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.426 ns                 ; 2.817 ns                ;
; 37.612 ns                               ; 324.89 MHz ( period = 3.078 ns )                    ; I_PWM_accumulator[7]                                                              ; I_PWM_accumulator[16]                    ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.415 ns                 ; 2.803 ns                ;
; 37.628 ns                               ; 326.58 MHz ( period = 3.062 ns )                    ; I_Data_in[4]                                                                      ; I_PWM_accumulator[16]                    ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.415 ns                 ; 2.787 ns                ;
; 37.634 ns                               ; 327.23 MHz ( period = 3.056 ns )                    ; TX_state[1]                                                                       ; TX_state[2]                              ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.426 ns                 ; 2.792 ns                ;
; 37.636 ns                               ; 327.44 MHz ( period = 3.054 ns )                    ; TX_state[0]                                                                       ; TX_state[3]                              ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.426 ns                 ; 2.790 ns                ;
; 37.645 ns                               ; 328.41 MHz ( period = 3.045 ns )                    ; I_Data_in[2]                                                                      ; I_PWM_accumulator[15]                    ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.415 ns                 ; 2.770 ns                ;
; 37.645 ns                               ; 328.41 MHz ( period = 3.045 ns )                    ; I_PWM_accumulator[1]                                                              ; I_PWM_accumulator[14]                    ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.415 ns                 ; 2.770 ns                ;
; 37.646 ns                               ; 328.52 MHz ( period = 3.044 ns )                    ; I_Data_in[0]                                                                      ; I_PWM_accumulator[13]                    ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.415 ns                 ; 2.769 ns                ;
; 37.646 ns                               ; 328.52 MHz ( period = 3.044 ns )                    ; I_Data_in[3]                                                                      ; I_PWM_accumulator[12]                    ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.415 ns                 ; 2.769 ns                ;
; 37.647 ns                               ; 328.62 MHz ( period = 3.043 ns )                    ; TX_state[1]                                                                       ; TX_state[4]                              ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.426 ns                 ; 2.779 ns                ;
; 37.655 ns                               ; 329.49 MHz ( period = 3.035 ns )                    ; Q_PWM_accumulator[0]                                                              ; Q_PWM_accumulator[16]                    ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.837 ns                 ; 3.182 ns                ;
; 37.661 ns                               ; 330.14 MHz ( period = 3.029 ns )                    ; I_Data_in[5]                                                                      ; I_PWM_accumulator[16]                    ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.415 ns                 ; 2.754 ns                ;
; 37.674 ns                               ; 331.56 MHz ( period = 3.016 ns )                    ; TX_state[0]                                                                       ; TX_state[2]                              ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.426 ns                 ; 2.752 ns                ;
; 37.676 ns                               ; 331.79 MHz ( period = 3.014 ns )                    ; I_Data_in[1]                                                                      ; I_PWM_accumulator[13]                    ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.415 ns                 ; 2.739 ns                ;
; 37.681 ns                               ; 332.34 MHz ( period = 3.009 ns )                    ; I_PWM_accumulator[2]                                                              ; I_PWM_accumulator[14]                    ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.415 ns                 ; 2.734 ns                ;
; 37.681 ns                               ; 332.34 MHz ( period = 3.009 ns )                    ; I_PWM_accumulator[0]                                                              ; I_PWM_accumulator[12]                    ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.415 ns                 ; 2.734 ns                ;
; 37.687 ns                               ; 333.00 MHz ( period = 3.003 ns )                    ; TX_state[0]                                                                       ; TX_state[4]                              ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.426 ns                 ; 2.739 ns                ;
; 37.709 ns                               ; 335.46 MHz ( period = 2.981 ns )                    ; TX_state[2]                                                                       ; TX_state[2]                              ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.426 ns                 ; 2.717 ns                ;
; 37.710 ns                               ; 335.57 MHz ( period = 2.980 ns )                    ; TX_state[2]                                                                       ; TX_state[4]                              ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.426 ns                 ; 2.716 ns                ;
; 37.712 ns                               ; 335.80 MHz ( period = 2.978 ns )                    ; TX_state[2]                                                                       ; TX_state[3]                              ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.426 ns                 ; 2.714 ns                ;
; 37.713 ns                               ; 335.91 MHz ( period = 2.977 ns )                    ; Q_Data_in[0]                                                                      ; Q_PWM_accumulator[16]                    ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.837 ns                 ; 3.124 ns                ;
; 37.717 ns                               ; 336.36 MHz ( period = 2.973 ns )                    ; I_PWM_accumulator[5]                                                              ; I_PWM_accumulator[16]                    ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.415 ns                 ; 2.698 ns                ;
; 37.729 ns                               ; 337.72 MHz ( period = 2.961 ns )                    ; I_Data_in[8]                                                                      ; I_PWM_accumulator[16]                    ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.426 ns                 ; 2.697 ns                ;
; 37.730 ns                               ; 337.84 MHz ( period = 2.960 ns )                    ; I_PWM_accumulator[3]                                                              ; I_PWM_accumulator[15]                    ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.415 ns                 ; 2.685 ns                ;
; 37.731 ns                               ; 337.95 MHz ( period = 2.959 ns )                    ; I_Data_in[2]                                                                      ; I_PWM_accumulator[14]                    ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.415 ns                 ; 2.684 ns                ;
; 37.731 ns                               ; 337.95 MHz ( period = 2.959 ns )                    ; I_PWM_accumulator[1]                                                              ; I_PWM_accumulator[13]                    ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.415 ns                 ; 2.684 ns                ;
; 37.732 ns                               ; 338.07 MHz ( period = 2.958 ns )                    ; I_Data_in[0]                                                                      ; I_PWM_accumulator[12]                    ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.415 ns                 ; 2.683 ns                ;
; 37.732 ns                               ; 338.07 MHz ( period = 2.958 ns )                    ; I_Data_in[3]                                                                      ; I_PWM_accumulator[11]                    ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.415 ns                 ; 2.683 ns                ;
; 37.738 ns                               ; 338.75 MHz ( period = 2.952 ns )                    ; Q_Data_in[1]                                                                      ; Q_PWM_accumulator[16]                    ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.837 ns                 ; 3.099 ns                ;
; 37.744 ns                               ; 339.44 MHz ( period = 2.946 ns )                    ; I2SAudioOut:I2SAO|TLV_state.100                                                   ; I2SAudioOut:I2SAO|bit_count[0]           ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.422 ns                 ; 2.678 ns                ;
; 37.746 ns                               ; 339.67 MHz ( period = 2.944 ns )                    ; I_Data_in[6]                                                                      ; I_PWM_accumulator[16]                    ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.415 ns                 ; 2.669 ns                ;
; 37.762 ns                               ; 341.53 MHz ( period = 2.928 ns )                    ; I_Data_in[1]                                                                      ; I_PWM_accumulator[12]                    ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.415 ns                 ; 2.653 ns                ;
; 37.766 ns                               ; 342.00 MHz ( period = 2.924 ns )                    ; TX_state[1]                                                                       ; Tx_data[14]                              ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.428 ns                 ; 2.662 ns                ;
; 37.766 ns                               ; 342.00 MHz ( period = 2.924 ns )                    ; TX_state[1]                                                                       ; Tx_data[15]                              ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.428 ns                 ; 2.662 ns                ;
; 37.766 ns                               ; 342.00 MHz ( period = 2.924 ns )                    ; TX_state[1]                                                                       ; Tx_data[10]                              ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.428 ns                 ; 2.662 ns                ;
; 37.766 ns                               ; 342.00 MHz ( period = 2.924 ns )                    ; TX_state[1]                                                                       ; Tx_data[12]                              ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.428 ns                 ; 2.662 ns                ;
; 37.766 ns                               ; 342.00 MHz ( period = 2.924 ns )                    ; TX_state[1]                                                                       ; Tx_data[11]                              ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.428 ns                 ; 2.662 ns                ;
; 37.766 ns                               ; 342.00 MHz ( period = 2.924 ns )                    ; TX_state[1]                                                                       ; Tx_data[13]                              ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.428 ns                 ; 2.662 ns                ;
; 37.766 ns                               ; 342.00 MHz ( period = 2.924 ns )                    ; TX_state[1]                                                                       ; Tx_data[8]                               ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.428 ns                 ; 2.662 ns                ;
; 37.766 ns                               ; 342.00 MHz ( period = 2.924 ns )                    ; TX_state[1]                                                                       ; Tx_data[9]                               ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.428 ns                 ; 2.662 ns                ;
; 37.766 ns                               ; 342.00 MHz ( period = 2.924 ns )                    ; I_PWM_accumulator[4]                                                              ; I_PWM_accumulator[15]                    ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.415 ns                 ; 2.649 ns                ;
; 37.767 ns                               ; 342.11 MHz ( period = 2.923 ns )                    ; I_PWM_accumulator[2]                                                              ; I_PWM_accumulator[13]                    ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.415 ns                 ; 2.648 ns                ;
; 37.767 ns                               ; 342.11 MHz ( period = 2.923 ns )                    ; I_PWM_accumulator[0]                                                              ; I_PWM_accumulator[11]                    ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.415 ns                 ; 2.648 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                   ;                                          ;            ;           ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------------------------------------------------+------------------------------------------+------------+-----------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'FX2_CLK'                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-----------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                                                                                             ; To                                                                                                                                                       ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; 0.668 ns                                ; Rx_register[10]                                                                                                                  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|ram_block4a10~portb_datain_reg0   ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 2.716 ns                   ; 3.384 ns                 ;
; 0.723 ns                                ; Rx_register[2]                                                                                                                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|ram_block4a2~portb_datain_reg0    ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 2.708 ns                   ; 3.431 ns                 ;
; 0.755 ns                                ; Rx_register[15]                                                                                                                  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|ram_block4a15~portb_datain_reg0   ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 2.723 ns                   ; 3.478 ns                 ;
; 0.792 ns                                ; Rx_register[3]                                                                                                                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|ram_block4a3~portb_datain_reg0    ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 2.710 ns                   ; 3.502 ns                 ;
; 0.805 ns                                ; Rx_register[13]                                                                                                                  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|ram_block4a13~portb_datain_reg0   ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 2.712 ns                   ; 3.517 ns                 ;
; 0.860 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe6|dffe7a[1]     ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe6|dffe8a[1]                             ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 0.862 ns                 ;
; 0.865 ns                                ; debounce:de_PTT|pb_history[0]                                                                                                    ; debounce:de_PTT|pb_history[1]                                                                                                                            ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 0.867 ns                 ;
; 0.866 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe6|dffe7a[8]     ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe6|dffe8a[8]                             ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 0.868 ns                 ;
; 0.897 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe6|dffe7a[3]     ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe6|dffe8a[3]                             ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 0.899 ns                 ;
; 0.897 ns                                ; debounce:de_PTT|pb_history[1]                                                                                                    ; debounce:de_PTT|pb_history[2]                                                                                                                            ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 0.899 ns                 ;
; 0.915 ns                                ; Rx_register[9]                                                                                                                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|ram_block4a9~portb_datain_reg0    ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 2.719 ns                   ; 3.634 ns                 ;
; 0.916 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|alt_synch_pipe_pv7:ws_dgrp|dffpipe_k09:dffpipe7|dffe8a[4]     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|dffpipe_c09:ws_brp|dffe5a[3]                                                          ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 0.918 ns                 ;
; 0.919 ns                                ; Rx_register[5]                                                                                                                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|ram_block4a5~portb_datain_reg0    ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 2.706 ns                   ; 3.625 ns                 ;
; 0.919 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|wrptr_g[0]                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|dffpipe_c09:ws_bwp|dffe5a[0]                                                          ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 0.921 ns                 ;
; 0.923 ns                                ; Rx_register[1]                                                                                                                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|ram_block4a1~portb_datain_reg0    ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 2.722 ns                   ; 3.645 ns                 ;
; 0.946 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|wrptr_g[6]                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|dffpipe_c09:ws_bwp|dffe5a[6]                                                          ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 0.948 ns                 ;
; 0.963 ns                                ; Rx_register[14]                                                                                                                  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|ram_block4a14~portb_datain_reg0   ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 2.696 ns                   ; 3.659 ns                 ;
; 0.972 ns                                ; Rx_register[7]                                                                                                                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|ram_block4a7~portb_datain_reg0    ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 2.729 ns                   ; 3.701 ns                 ;
; 1.018 ns                                ; Rx_register[11]                                                                                                                  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|ram_block4a11~portb_datain_reg0   ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 2.708 ns                   ; 3.726 ns                 ;
; 1.026 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[0]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a10~porta_address_reg0  ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.062 ns                   ; 1.088 ns                 ;
; 1.031 ns                                ; Rx_register[4]                                                                                                                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|ram_block4a4~portb_datain_reg0    ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 2.698 ns                   ; 3.729 ns                 ;
; 1.034 ns                                ; Rx_register[8]                                                                                                                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|ram_block4a8~portb_datain_reg0    ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 2.712 ns                   ; 3.746 ns                 ;
; 1.036 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[2]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a10~porta_address_reg2  ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.062 ns                   ; 1.098 ns                 ;
; 1.040 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[3]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a10~porta_address_reg3  ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.062 ns                   ; 1.102 ns                 ;
; 1.043 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[1]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a10~porta_address_reg1  ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.062 ns                   ; 1.105 ns                 ;
; 1.084 ns                                ; Rx_register[6]                                                                                                                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|ram_block4a6~portb_datain_reg0    ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 2.727 ns                   ; 3.811 ns                 ;
; 1.130 ns                                ; Rx_register[12]                                                                                                                  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|ram_block4a12~portb_datain_reg0   ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 2.718 ns                   ; 3.848 ns                 ;
; 1.149 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[2]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[3]                          ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.151 ns                 ;
; 1.151 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[4]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[5]                          ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.153 ns                 ;
; 1.151 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[6]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[7]                          ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.153 ns                 ;
; 1.156 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[2]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[3]                          ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.158 ns                 ;
; 1.163 ns                                ; debounce:de_PTT|count[10]                                                                                                        ; debounce:de_PTT|count[10]                                                                                                                                ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.165 ns                 ;
; 1.163 ns                                ; debounce:de_PTT|count[9]                                                                                                         ; debounce:de_PTT|count[9]                                                                                                                                 ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.165 ns                 ;
; 1.164 ns                                ; debounce:de_PTT|count[4]                                                                                                         ; debounce:de_PTT|count[4]                                                                                                                                 ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.166 ns                 ;
; 1.164 ns                                ; debounce:de_PTT|count[2]                                                                                                         ; debounce:de_PTT|count[2]                                                                                                                                 ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.166 ns                 ;
; 1.165 ns                                ; RX_wait[0]                                                                                                                       ; RX_wait[0]                                                                                                                                               ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.167 ns                 ;
; 1.166 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|alt_synch_pipe_pv7:ws_dgrp|dffpipe_k09:dffpipe7|dffe8a[0]     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|dffpipe_c09:ws_brp|dffe5a[0]                                                          ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.168 ns                 ;
; 1.168 ns                                ; debounce:de_PTT|count[11]                                                                                                        ; debounce:de_PTT|count[11]                                                                                                                                ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.170 ns                 ;
; 1.169 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[9]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[9]                          ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.171 ns                 ;
; 1.169 ns                                ; debounce:de_PTT|count[16]                                                                                                        ; debounce:de_PTT|count[16]                                                                                                                                ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.171 ns                 ;
; 1.169 ns                                ; debounce:de_PTT|count[13]                                                                                                        ; debounce:de_PTT|count[13]                                                                                                                                ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.171 ns                 ;
; 1.169 ns                                ; debounce:de_PTT|count[8]                                                                                                         ; debounce:de_PTT|count[8]                                                                                                                                 ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.171 ns                 ;
; 1.169 ns                                ; debounce:de_PTT|count[7]                                                                                                         ; debounce:de_PTT|count[7]                                                                                                                                 ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.171 ns                 ;
; 1.169 ns                                ; debounce:de_PTT|count[6]                                                                                                         ; debounce:de_PTT|count[6]                                                                                                                                 ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.171 ns                 ;
; 1.170 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|parity_ff                         ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|parity_ff                                                 ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.172 ns                 ;
; 1.172 ns                                ; state_FX.010                                                                                                                     ; state_FX.011                                                                                                                                             ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.174 ns                 ;
; 1.172 ns                                ; RX_wait[6]                                                                                                                       ; RX_wait[6]                                                                                                                                               ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.174 ns                 ;
; 1.172 ns                                ; RX_wait[7]                                                                                                                       ; RX_wait[7]                                                                                                                                               ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.174 ns                 ;
; 1.172 ns                                ; RX_wait[2]                                                                                                                       ; RX_wait[2]                                                                                                                                               ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.174 ns                 ;
; 1.172 ns                                ; RX_wait[4]                                                                                                                       ; RX_wait[4]                                                                                                                                               ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.174 ns                 ;
; 1.172 ns                                ; TX_wait[5]                                                                                                                       ; TX_wait[5]                                                                                                                                               ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.174 ns                 ;
; 1.172 ns                                ; TX_wait[3]                                                                                                                       ; TX_wait[3]                                                                                                                                               ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.174 ns                 ;
; 1.172 ns                                ; TX_wait[7]                                                                                                                       ; TX_wait[7]                                                                                                                                               ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.174 ns                 ;
; 1.172 ns                                ; debounce:de_PTT|count[18]                                                                                                        ; debounce:de_PTT|count[18]                                                                                                                                ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.174 ns                 ;
; 1.173 ns                                ; TX_wait[0]                                                                                                                       ; TX_wait[0]                                                                                                                                               ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.175 ns                 ;
; 1.175 ns                                ; Rx_register[0]                                                                                                                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|ram_block4a0~portb_datain_reg0    ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 2.725 ns                   ; 3.900 ns                 ;
; 1.177 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[7]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[7]                          ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.179 ns                 ;
; 1.178 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[8]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[8]                          ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.180 ns                 ;
; 1.179 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|wrptr_g[3]                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|dffpipe_c09:ws_bwp|dffe5a[3]                                                          ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.181 ns                 ;
; 1.181 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[2]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[2]                          ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.183 ns                 ;
; 1.182 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[11] ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[11]                         ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.184 ns                 ;
; 1.183 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|wrptr_g[11]                                                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|delayed_wrptr_g[11]                                                                   ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.185 ns                 ;
; 1.184 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|wrptr_g[1]                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|dffpipe_c09:ws_bwp|dffe5a[0]                                                          ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.186 ns                 ;
; 1.186 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[10] ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[10]                         ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.188 ns                 ;
; 1.186 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[4]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[4]                          ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.188 ns                 ;
; 1.186 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[6]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[6]                          ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.188 ns                 ;
; 1.186 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[7]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[8]                          ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.188 ns                 ;
; 1.186 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[9]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[9]                          ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.188 ns                 ;
; 1.191 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[2]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[2]                          ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.193 ns                 ;
; 1.191 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[5]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[5]                          ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.193 ns                 ;
; 1.195 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[9]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[10]                         ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.197 ns                 ;
; 1.195 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|counter_ffa[0]                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[1]                          ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.197 ns                 ;
; 1.203 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[5]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[6]                          ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.205 ns                 ;
; 1.204 ns                                ; debounce:de_PTT|count[17]                                                                                                        ; debounce:de_PTT|count[17]                                                                                                                                ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.206 ns                 ;
; 1.210 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[4]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[5]                          ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.212 ns                 ;
; 1.214 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[6]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[7]                          ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.216 ns                 ;
; 1.215 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[8]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[9]                          ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.217 ns                 ;
; 1.217 ns                                ; debounce:de_PTT|count[12]                                                                                                        ; debounce:de_PTT|count[12]                                                                                                                                ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.219 ns                 ;
; 1.217 ns                                ; debounce:de_PTT|count[3]                                                                                                         ; debounce:de_PTT|count[3]                                                                                                                                 ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.219 ns                 ;
; 1.217 ns                                ; debounce:de_PTT|count[1]                                                                                                         ; debounce:de_PTT|count[1]                                                                                                                                 ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.219 ns                 ;
; 1.218 ns                                ; debounce:de_PTT|count[15]                                                                                                        ; debounce:de_PTT|count[15]                                                                                                                                ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.220 ns                 ;
; 1.218 ns                                ; debounce:de_PTT|count[14]                                                                                                        ; debounce:de_PTT|count[14]                                                                                                                                ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.220 ns                 ;
; 1.218 ns                                ; debounce:de_PTT|count[5]                                                                                                         ; debounce:de_PTT|count[5]                                                                                                                                 ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.220 ns                 ;
; 1.219 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe6|dffe7a[4]     ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe6|dffe8a[4]                             ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.221 ns                 ;
; 1.220 ns                                ; TX_wait[4]                                                                                                                       ; TX_wait[4]                                                                                                                                               ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.222 ns                 ;
; 1.221 ns                                ; TX_wait[6]                                                                                                                       ; TX_wait[6]                                                                                                                                               ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.223 ns                 ;
; 1.221 ns                                ; TX_wait[2]                                                                                                                       ; TX_wait[2]                                                                                                                                               ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.223 ns                 ;
; 1.221 ns                                ; TX_wait[1]                                                                                                                       ; TX_wait[1]                                                                                                                                               ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.223 ns                 ;
; 1.225 ns                                ; RX_wait[3]                                                                                                                       ; RX_wait[3]                                                                                                                                               ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.227 ns                 ;
; 1.225 ns                                ; RX_wait[1]                                                                                                                       ; RX_wait[1]                                                                                                                                               ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.227 ns                 ;
; 1.226 ns                                ; RX_wait[5]                                                                                                                       ; RX_wait[5]                                                                                                                                               ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.228 ns                 ;
; 1.227 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[4]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|wrptr_g[4]                                                                            ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.001 ns                   ; 1.228 ns                 ;
; 1.231 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|alt_synch_pipe_pv7:ws_dgrp|dffpipe_k09:dffpipe7|dffe8a[3]     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|dffpipe_c09:ws_brp|dffe5a[3]                                                          ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.233 ns                 ;
; 1.232 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|alt_synch_pipe_pv7:ws_dgrp|dffpipe_k09:dffpipe7|dffe8a[6]     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|dffpipe_c09:ws_brp|dffe5a[6]                                                          ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.234 ns                 ;
; 1.232 ns                                ; debounce:de_PTT|pb_history[2]                                                                                                    ; debounce:de_PTT|pb_history[3]                                                                                                                            ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.234 ns                 ;
; 1.234 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[1]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[1]                          ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.236 ns                 ;
; 1.237 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[1]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[1]                          ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.239 ns                 ;
; 1.238 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[1]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[2]                          ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.240 ns                 ;
; 1.238 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[3]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[3]                          ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.240 ns                 ;
; 1.240 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|wrptr_g[7]                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|dffpipe_c09:ws_bwp|dffe5a[6]                                                          ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.242 ns                 ;
; 1.242 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[5]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[5]                          ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.244 ns                 ;
; 1.243 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[7]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[7]                          ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.245 ns                 ;
; 1.243 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[1]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[2]                          ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.245 ns                 ;
; 1.243 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[3]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[4]                          ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.245 ns                 ;
; 1.246 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[10] ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[10]                         ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.248 ns                 ;
; 1.248 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[7]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[8]                          ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.250 ns                 ;
; 1.248 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[5]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[6]                          ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.250 ns                 ;
; 1.249 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[6]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[6]                          ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.251 ns                 ;
; 1.250 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[8]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[8]                          ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.252 ns                 ;
; 1.251 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[3]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[3]                          ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.253 ns                 ;
; 1.256 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[3]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[4]                          ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.258 ns                 ;
; 1.315 ns                                ; debounce:de_PTT|pb_history[2]                                                                                                    ; debounce:de_PTT|clean_pb                                                                                                                                 ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.317 ns                 ;
; 1.322 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|wrptr_g[1]                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|dffpipe_c09:ws_bwp|dffe5a[1]                                                          ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.324 ns                 ;
; 1.327 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|alt_synch_pipe_pv7:ws_dgrp|dffpipe_k09:dffpipe7|dffe8a[8]     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|dffpipe_c09:ws_brp|dffe5a[6]                                                          ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.329 ns                 ;
; 1.344 ns                                ; FX2_SLWR~reg0                                                                                                                    ; FX2_SLWR~reg0                                                                                                                                            ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.346 ns                 ;
; 1.367 ns                                ; state_FX.010                                                                                                                     ; FX2_SLRD~reg0                                                                                                                                            ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.369 ns                 ;
; 1.403 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[1]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|wrptr_g[1]                                                                            ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.014 ns                   ; 1.417 ns                 ;
; 1.415 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|alt_synch_pipe_pv7:ws_dgrp|dffpipe_k09:dffpipe7|dffe8a[11]    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|dffpipe_c09:ws_brp|dffe5a[11]                                                         ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.005 ns                   ; 1.420 ns                 ;
; 1.438 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[4]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a10~porta_address_reg4  ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.062 ns                   ; 1.500 ns                 ;
; 1.442 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[2]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|wrptr_g[2]                                                                            ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.014 ns                   ; 1.456 ns                 ;
; 1.447 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[6]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a10~porta_address_reg6  ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.062 ns                   ; 1.509 ns                 ;
; 1.448 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[7]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|wrptr_g[7]                                                                            ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.013 ns                   ; 1.461 ns                 ;
; 1.448 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[3]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|wrptr_g[3]                                                                            ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.014 ns                   ; 1.462 ns                 ;
; 1.453 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[0]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[1]                          ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.455 ns                 ;
; 1.453 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[3]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a0~porta_address_reg3   ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.067 ns                   ; 1.520 ns                 ;
; 1.455 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[2]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a0~porta_address_reg2   ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.067 ns                   ; 1.522 ns                 ;
; 1.456 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[5]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a10~porta_address_reg5  ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.062 ns                   ; 1.518 ns                 ;
; 1.459 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[10] ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[10]                                                                           ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; -0.010 ns                  ; 1.449 ns                 ;
; 1.465 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[3]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a5~porta_address_reg3   ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.075 ns                   ; 1.540 ns                 ;
; 1.467 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[2]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a11~porta_address_reg2  ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.051 ns                   ; 1.518 ns                 ;
; 1.468 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[10] ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|wrptr_g[10]                                                                           ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.013 ns                   ; 1.481 ns                 ;
; 1.470 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[10] ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a10~porta_address_reg10 ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.062 ns                   ; 1.532 ns                 ;
; 1.472 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[0]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a11~porta_address_reg0  ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.051 ns                   ; 1.523 ns                 ;
; 1.473 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[2]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a2~porta_address_reg2   ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.070 ns                   ; 1.543 ns                 ;
; 1.476 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[4]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[4]                                                                            ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; -0.010 ns                  ; 1.466 ns                 ;
; 1.477 ns                                ; debounce:de_PTT|clean_pb                                                                                                         ; debounce:de_PTT|clean_pb                                                                                                                                 ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.479 ns                 ;
; 1.480 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[2]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a5~porta_address_reg2   ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.075 ns                   ; 1.555 ns                 ;
; 1.481 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|alt_synch_pipe_pv7:ws_dgrp|dffpipe_k09:dffpipe7|dffe8a[9]     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|dffpipe_c09:ws_brp|dffe5a[9]                                                          ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.483 ns                 ;
; 1.482 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[1]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[1]                                                                            ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; -0.011 ns                  ; 1.471 ns                 ;
; 1.482 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[6]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[6]                                                                            ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; -0.010 ns                  ; 1.472 ns                 ;
; 1.482 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[3]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a1~porta_address_reg3   ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.073 ns                   ; 1.555 ns                 ;
; 1.487 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[0]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[0]                          ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.489 ns                 ;
; 1.488 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[4]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[4]                          ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.490 ns                 ;
; 1.490 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[2]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a14~porta_address_reg2  ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.059 ns                   ; 1.549 ns                 ;
; 1.490 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[1]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a1~porta_address_reg1   ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.073 ns                   ; 1.563 ns                 ;
; 1.492 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[2]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a8~porta_address_reg2   ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.046 ns                   ; 1.538 ns                 ;
; 1.493 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[1]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a2~porta_address_reg1   ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.070 ns                   ; 1.563 ns                 ;
; 1.494 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[1]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a11~porta_address_reg1  ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.051 ns                   ; 1.545 ns                 ;
; 1.494 ns                                ; FIFO_DATA_OUTPUT_ENABLE                                                                                                          ; FIFO_DATA_OUTPUT_ENABLE                                                                                                                                  ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.496 ns                 ;
; 1.495 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[0]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a14~porta_address_reg0  ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.059 ns                   ; 1.554 ns                 ;
; 1.496 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|wrptr_g[3]                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|delayed_wrptr_g[3]                                                                    ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.008 ns                   ; 1.504 ns                 ;
; 1.497 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[2]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a1~porta_address_reg2   ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.073 ns                   ; 1.570 ns                 ;
; 1.505 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[3]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[3]                                                                            ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; -0.011 ns                  ; 1.494 ns                 ;
; 1.506 ns                                ; state_FX.010                                                                                                                     ; state_FX.000                                                                                                                                             ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.508 ns                 ;
; 1.506 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[2]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[2]                                                                            ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; -0.010 ns                  ; 1.496 ns                 ;
; 1.507 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[8]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[9]                          ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.509 ns                 ;
; 1.510 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[0]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a8~porta_address_reg0   ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.046 ns                   ; 1.556 ns                 ;
; 1.513 ns                                ; FX2_SLRD~reg0                                                                                                                    ; FX2_SLRD~reg0                                                                                                                                            ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.515 ns                 ;
; 1.513 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[0]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[0]                                                                            ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; -0.010 ns                  ; 1.503 ns                 ;
; 1.514 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|wrptr_g[11]                                                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|dffpipe_c09:ws_bwp|dffe5a[8]                                                          ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.516 ns                 ;
; 1.516 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[1]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a14~porta_address_reg1  ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.059 ns                   ; 1.575 ns                 ;
; 1.519 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[1]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a8~porta_address_reg1   ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.046 ns                   ; 1.565 ns                 ;
; 1.534 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|counter_ffa[0]                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|counter_ffa[0]                                            ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.536 ns                 ;
; 1.596 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe6|dffe8a[5]     ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[10]                                                                           ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.598 ns                 ;
; 1.596 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe6|dffe8a[5]     ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[9]                                                                            ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.598 ns                 ;
; 1.596 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe6|dffe8a[5]     ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[4]                                                                            ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.598 ns                 ;
; 1.596 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe6|dffe8a[5]     ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[2]                                                                            ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.598 ns                 ;
; 1.596 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe6|dffe8a[5]     ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[7]                                                                            ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.598 ns                 ;
; 1.596 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe6|dffe8a[5]     ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[0]                                                                            ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.598 ns                 ;
; 1.596 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe6|dffe8a[5]     ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[6]                                                                            ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.598 ns                 ;
; 1.600 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe6|dffe7a[0]     ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe6|dffe8a[0]                             ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.011 ns                   ; 1.611 ns                 ;
; 1.617 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe6|dffe7a[2]     ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe6|dffe8a[2]                             ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; -0.009 ns                  ; 1.608 ns                 ;
; 1.626 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe6|dffe7a[10]    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe6|dffe8a[10]                            ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; -0.015 ns                  ; 1.611 ns                 ;
; 1.628 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe6|dffe7a[6]     ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe6|dffe8a[6]                             ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; -0.004 ns                  ; 1.624 ns                 ;
; 1.636 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe6|dffe7a[7]     ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe6|dffe8a[7]                             ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; -0.015 ns                  ; 1.621 ns                 ;
; 1.636 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[5]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|wrptr_g[5]                                                                            ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.013 ns                   ; 1.649 ns                 ;
; 1.642 ns                                ; debounce:de_PTT|count[10]                                                                                                        ; debounce:de_PTT|count[11]                                                                                                                                ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.644 ns                 ;
; 1.642 ns                                ; debounce:de_PTT|count[9]                                                                                                         ; debounce:de_PTT|count[10]                                                                                                                                ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.644 ns                 ;
; 1.643 ns                                ; debounce:de_PTT|count[4]                                                                                                         ; debounce:de_PTT|count[5]                                                                                                                                 ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.645 ns                 ;
; 1.643 ns                                ; debounce:de_PTT|count[2]                                                                                                         ; debounce:de_PTT|count[3]                                                                                                                                 ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.645 ns                 ;
; 1.644 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[8]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[8]                                                                            ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; -0.011 ns                  ; 1.633 ns                 ;
; 1.647 ns                                ; debounce:de_PTT|count[11]                                                                                                        ; debounce:de_PTT|count[12]                                                                                                                                ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.649 ns                 ;
; 1.648 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|parity_ff                         ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[0]                          ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.650 ns                 ;
; 1.648 ns                                ; debounce:de_PTT|count[13]                                                                                                        ; debounce:de_PTT|count[14]                                                                                                                                ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.650 ns                 ;
; 1.648 ns                                ; debounce:de_PTT|count[7]                                                                                                         ; debounce:de_PTT|count[8]                                                                                                                                 ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.650 ns                 ;
; 1.648 ns                                ; debounce:de_PTT|count[6]                                                                                                         ; debounce:de_PTT|count[7]                                                                                                                                 ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.650 ns                 ;
; 1.650 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[7]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[7]                                                                            ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; -0.010 ns                  ; 1.640 ns                 ;
; 1.651 ns                                ; RX_wait[6]                                                                                                                       ; RX_wait[7]                                                                                                                                               ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.653 ns                 ;
; 1.651 ns                                ; RX_wait[2]                                                                                                                       ; RX_wait[3]                                                                                                                                               ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.653 ns                 ;
; 1.651 ns                                ; RX_wait[4]                                                                                                                       ; RX_wait[5]                                                                                                                                               ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.653 ns                 ;
; 1.651 ns                                ; TX_wait[5]                                                                                                                       ; TX_wait[6]                                                                                                                                               ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.653 ns                 ;
; 1.651 ns                                ; TX_wait[0]                                                                                                                       ; TX_wait[1]                                                                                                                                               ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.653 ns                 ;
; 1.662 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[2]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[4]                          ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.664 ns                 ;
; 1.664 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[6]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[8]                          ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.666 ns                 ;
; 1.664 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[4]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[6]                          ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.666 ns                 ;
; 1.664 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[7]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[9]                          ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.666 ns                 ;
; 1.669 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[2]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[4]                          ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.671 ns                 ;
; 1.673 ns                                ; state_FX.001                                                                                                                     ; state_FX.010                                                                                                                                             ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.675 ns                 ;
; 1.673 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[9]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[11]                         ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.675 ns                 ;
; 1.674 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|counter_ffa[0]                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[2]                          ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.676 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu)                                                                              ;                                                                                                                                                          ;            ;          ;                            ;                            ;                          ;
+-----------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'BCLK'                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-----------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                                                                                             ; To                                                                                                                                                       ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; 0.499 ns                                ; AD_state[3]                                                                                                                      ; AD_state[3]                                                                                                                                              ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; AD_state[0]                                                                                                                      ; AD_state[0]                                                                                                                                              ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; state_PWM.01011                                                                                                                  ; state_PWM.01011                                                                                                                                          ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; state_PWM.00010                                                                                                                  ; state_PWM.00010                                                                                                                                          ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; state_PWM.01101                                                                                                                  ; state_PWM.01101                                                                                                                                          ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; state_PWM.01100                                                                                                                  ; state_PWM.01100                                                                                                                                          ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; LED_sync                                                                                                                         ; LED_sync                                                                                                                                                 ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.699 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[7]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|rdptr_g[7]                                                                            ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.377 ns                   ; 1.076 ns                 ;
; 0.739 ns                                ; I_PWM[8]                                                                                                                         ; I_Data[8]                                                                                                                                                ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.000 ns                   ; 0.739 ns                 ;
; 0.739 ns                                ; I_PWM[1]                                                                                                                         ; I_Data[1]                                                                                                                                                ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.000 ns                   ; 0.739 ns                 ;
; 0.753 ns                                ; state_PWM.01001                                                                                                                  ; state_PWM.01010                                                                                                                                          ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 0.755 ns                 ;
; 0.757 ns                                ; state_PWM.01011                                                                                                                  ; state_PWM.01100                                                                                                                                          ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 0.759 ns                 ;
; 0.763 ns                                ; state_PWM.01101                                                                                                                  ; state_PWM.00111                                                                                                                                          ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 0.765 ns                 ;
; 0.770 ns                                ; state_PWM.00100                                                                                                                  ; LED_sync                                                                                                                                                 ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 0.772 ns                 ;
; 0.864 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[4]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|rdptr_g[4]                                                                            ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.377 ns                   ; 1.241 ns                 ;
; 0.899 ns                                ; q[5]                                                                                                                             ; q[6]                                                                                                                                                     ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 0.901 ns                 ;
; 0.900 ns                                ; q[13]                                                                                                                            ; q[14]                                                                                                                                                    ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 0.902 ns                 ;
; 0.900 ns                                ; q[11]                                                                                                                            ; q[12]                                                                                                                                                    ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 0.902 ns                 ;
; 0.900 ns                                ; q[12]                                                                                                                            ; q[13]                                                                                                                                                    ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 0.902 ns                 ;
; 0.902 ns                                ; q[10]                                                                                                                            ; q[11]                                                                                                                                                    ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 0.904 ns                 ;
; 0.917 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_nv7:ws_dgrp|dffpipe_i09:dffpipe11|dffe13a[2]   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|dffpipe_a09:ws_brp|dffe7a[2]                                                          ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 0.919 ns                 ;
; 0.924 ns                                ; register[2]                                                                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a2~portb_datain_reg0    ; BCLK       ; BCLK     ; 0.000 ns                   ; 2.152 ns                   ; 3.076 ns                 ;
; 0.927 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|wrptr_g[5]                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|dffpipe_a09:ws_bwp|dffe7a[5]                                                          ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 0.929 ns                 ;
; 0.942 ns                                ; register[14]                                                                                                                     ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a14~portb_datain_reg0   ; BCLK       ; BCLK     ; 0.000 ns                   ; 1.715 ns                   ; 2.657 ns                 ;
; 0.944 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|wrptr_g[3]                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|dffpipe_a09:ws_bwp|dffe7a[2]                                                          ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 0.946 ns                 ;
; 0.960 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_ik6:wrptr_g1p|power_modified_counter_values[6]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|wrptr_g[6]                                                                            ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 0.962 ns                 ;
; 0.973 ns                                ; I_PWM[14]                                                                                                                        ; I_Data[14]                                                                                                                                               ; BCLK       ; BCLK     ; 0.000 ns                   ; -0.010 ns                  ; 0.963 ns                 ;
; 0.975 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_nv7:ws_dgrp|dffpipe_i09:dffpipe11|dffe13a[5]   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|dffpipe_a09:ws_brp|dffe7a[5]                                                          ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.001 ns                   ; 0.976 ns                 ;
; 0.996 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[1]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|rdptr_g[1]                                                                            ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.377 ns                   ; 1.373 ns                 ;
; 0.999 ns                                ; register[8]                                                                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a8~portb_datain_reg0    ; BCLK       ; BCLK     ; 0.000 ns                   ; 1.700 ns                   ; 2.699 ns                 ;
; 1.021 ns                                ; register[12]                                                                                                                     ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a10~portb_datain_reg1   ; BCLK       ; BCLK     ; 0.000 ns                   ; 1.716 ns                   ; 2.737 ns                 ;
; 1.040 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_ik6:wrptr_g1p|power_modified_counter_values[7]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|wrptr_g[7]                                                                            ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.042 ns                 ;
; 1.047 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[11] ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|rdptr_g[11]                                                                           ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.377 ns                   ; 1.424 ns                 ;
; 1.050 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|dffpipe_c09:rs_bwp|dffe5a[11]                                 ; sync_Rx_used[11]                                                                                                                                         ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.006 ns                   ; 1.056 ns                 ;
; 1.053 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_ik6:wrptr_g1p|power_modified_counter_values[10] ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|wrptr_g[10]                                                                           ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.055 ns                 ;
; 1.053 ns                                ; state_PWM.01000                                                                                                                  ; state_PWM.01001                                                                                                                                          ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.055 ns                 ;
; 1.053 ns                                ; state_PWM.00111                                                                                                                  ; state_PWM.01000                                                                                                                                          ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.017 ns                   ; 1.070 ns                 ;
; 1.054 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_ik6:wrptr_g1p|power_modified_counter_values[8]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|wrptr_g[8]                                                                            ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.056 ns                 ;
; 1.054 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_ik6:wrptr_g1p|power_modified_counter_values[4]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|wrptr_g[4]                                                                            ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.056 ns                 ;
; 1.057 ns                                ; I_PWM[6]                                                                                                                         ; I_Data[6]                                                                                                                                                ; BCLK       ; BCLK     ; 0.000 ns                   ; -0.010 ns                  ; 1.047 ns                 ;
; 1.057 ns                                ; I_PWM[3]                                                                                                                         ; I_Data[3]                                                                                                                                                ; BCLK       ; BCLK     ; 0.000 ns                   ; -0.010 ns                  ; 1.047 ns                 ;
; 1.060 ns                                ; q[8]                                                                                                                             ; register[8]                                                                                                                                              ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.000 ns                   ; 1.060 ns                 ;
; 1.064 ns                                ; I_PWM[13]                                                                                                                        ; I_Data[13]                                                                                                                                               ; BCLK       ; BCLK     ; 0.000 ns                   ; -0.010 ns                  ; 1.054 ns                 ;
; 1.065 ns                                ; state_PWM.01010                                                                                                                  ; state_PWM.01011                                                                                                                                          ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.067 ns                 ;
; 1.065 ns                                ; I_PWM[7]                                                                                                                         ; I_Data[7]                                                                                                                                                ; BCLK       ; BCLK     ; 0.000 ns                   ; -0.010 ns                  ; 1.055 ns                 ;
; 1.072 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[6]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|ram_block4a6~porta_address_reg6   ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.856 ns                   ; 1.928 ns                 ;
; 1.076 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[9]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|ram_block4a7~porta_address_reg9   ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.854 ns                   ; 1.930 ns                 ;
; 1.076 ns                                ; register[9]                                                                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a8~portb_datain_reg1    ; BCLK       ; BCLK     ; 0.000 ns                   ; 1.700 ns                   ; 2.776 ns                 ;
; 1.077 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[9]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|ram_block4a6~porta_address_reg9   ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.856 ns                   ; 1.933 ns                 ;
; 1.079 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[6]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|ram_block4a7~porta_address_reg6   ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.854 ns                   ; 1.933 ns                 ;
; 1.082 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[3]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|rdptr_g[3]                                                                            ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.377 ns                   ; 1.459 ns                 ;
; 1.085 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[6]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|ram_block4a13~porta_address_reg6  ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.409 ns                   ; 1.494 ns                 ;
; 1.090 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[0]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|ram_block4a6~porta_address_reg0   ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.856 ns                   ; 1.946 ns                 ;
; 1.092 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[1]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|ram_block4a13~porta_address_reg1  ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.409 ns                   ; 1.501 ns                 ;
; 1.094 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[3]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|ram_block4a13~porta_address_reg3  ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.409 ns                   ; 1.503 ns                 ;
; 1.094 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[5]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|ram_block4a6~porta_address_reg5   ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.856 ns                   ; 1.950 ns                 ;
; 1.096 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[0]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|ram_block4a13~porta_address_reg0  ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.409 ns                   ; 1.505 ns                 ;
; 1.096 ns                                ; state_PWM.01100                                                                                                                  ; state_PWM.01101                                                                                                                                          ; BCLK       ; BCLK     ; 0.000 ns                   ; -0.013 ns                  ; 1.083 ns                 ;
; 1.097 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[0]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|ram_block4a7~porta_address_reg0   ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.854 ns                   ; 1.951 ns                 ;
; 1.102 ns                                ; q[9]                                                                                                                             ; register[9]                                                                                                                                              ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.000 ns                   ; 1.102 ns                 ;
; 1.106 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[2]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|ram_block4a6~porta_address_reg2   ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.856 ns                   ; 1.962 ns                 ;
; 1.109 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[2]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|ram_block4a13~porta_address_reg2  ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.409 ns                   ; 1.518 ns                 ;
; 1.111 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_nv7:ws_dgrp|dffpipe_i09:dffpipe11|dffe12a[0]   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_nv7:ws_dgrp|dffpipe_i09:dffpipe11|dffe13a[0]                           ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.113 ns                 ;
; 1.114 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[5]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|rdptr_g[5]                                                                            ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.377 ns                   ; 1.491 ns                 ;
; 1.114 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[2]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|ram_block4a7~porta_address_reg2   ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.854 ns                   ; 1.968 ns                 ;
; 1.127 ns                                ; I_PWM[9]                                                                                                                         ; I_Data[9]                                                                                                                                                ; BCLK       ; BCLK     ; 0.000 ns                   ; -0.010 ns                  ; 1.117 ns                 ;
; 1.129 ns                                ; register[7]                                                                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a0~portb_datain_reg1    ; BCLK       ; BCLK     ; 0.000 ns                   ; 2.143 ns                   ; 3.272 ns                 ;
; 1.141 ns                                ; register[1]                                                                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a1~portb_datain_reg0    ; BCLK       ; BCLK     ; 0.000 ns                   ; 2.155 ns                   ; 3.296 ns                 ;
; 1.157 ns                                ; register[5]                                                                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a5~portb_datain_reg0    ; BCLK       ; BCLK     ; 0.000 ns                   ; 2.157 ns                   ; 3.314 ns                 ;
; 1.158 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_nv7:ws_dgrp|dffpipe_i09:dffpipe11|dffe12a[3]   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_nv7:ws_dgrp|dffpipe_i09:dffpipe11|dffe13a[3]                           ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.160 ns                 ;
; 1.158 ns                                ; state_PWM.00100                                                                                                                  ; state_PWM.00101                                                                                                                                          ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.160 ns                 ;
; 1.159 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_nv7:ws_dgrp|dffpipe_i09:dffpipe11|dffe12a[9]   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_nv7:ws_dgrp|dffpipe_i09:dffpipe11|dffe13a[9]                           ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.161 ns                 ;
; 1.159 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|dffpipe_c09:rs_bwp|dffe5a[6]                                  ; sync_Rx_used[6]                                                                                                                                          ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.161 ns                 ;
; 1.161 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[0]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[1]                          ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.163 ns                 ;
; 1.165 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_ik6:wrptr_g1p|power_modified_counter_values[8]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_ik6:wrptr_g1p|power_modified_counter_values[9]                          ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.167 ns                 ;
; 1.167 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_nv7:ws_dgrp|dffpipe_i09:dffpipe11|dffe12a[6]   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_nv7:ws_dgrp|dffpipe_i09:dffpipe11|dffe13a[6]                           ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.169 ns                 ;
; 1.167 ns                                ; sync_count[0]                                                                                                                    ; sync_count[0]                                                                                                                                            ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.169 ns                 ;
; 1.167 ns                                ; rx_avail[10]                                                                                                                     ; register[14]                                                                                                                                             ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.000 ns                   ; 1.167 ns                 ;
; 1.167 ns                                ; rx_avail[11]                                                                                                                     ; register[15]                                                                                                                                             ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.000 ns                   ; 1.167 ns                 ;
; 1.169 ns                                ; register[11]                                                                                                                     ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a11~portb_datain_reg0   ; BCLK       ; BCLK     ; 0.000 ns                   ; 1.707 ns                   ; 2.876 ns                 ;
; 1.169 ns                                ; q[2]                                                                                                                             ; q[3]                                                                                                                                                     ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.171 ns                 ;
; 1.172 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_ik6:wrptr_g1p|power_modified_counter_values[6]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_ik6:wrptr_g1p|power_modified_counter_values[7]                          ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.174 ns                 ;
; 1.172 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|wrptr_g[2]                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|dffpipe_a09:ws_bwp|dffe7a[2]                                                          ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.174 ns                 ;
; 1.173 ns                                ; rx_avail[6]                                                                                                                      ; register[10]                                                                                                                                             ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.000 ns                   ; 1.173 ns                 ;
; 1.174 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|dffpipe_c09:rs_bwp|dffe5a[8]                                  ; sync_Rx_used[8]                                                                                                                                          ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.176 ns                 ;
; 1.176 ns                                ; loop_counter[0]                                                                                                                  ; loop_counter[0]                                                                                                                                          ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.178 ns                 ;
; 1.176 ns                                ; sync_count[2]                                                                                                                    ; sync_count[2]                                                                                                                                            ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.178 ns                 ;
; 1.176 ns                                ; sync_count[1]                                                                                                                    ; sync_count[1]                                                                                                                                            ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.178 ns                 ;
; 1.177 ns                                ; byte_count[5]                                                                                                                    ; byte_count[5]                                                                                                                                            ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.179 ns                 ;
; 1.177 ns                                ; sync_count[4]                                                                                                                    ; sync_count[4]                                                                                                                                            ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.179 ns                 ;
; 1.177 ns                                ; sync_count[7]                                                                                                                    ; sync_count[7]                                                                                                                                            ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.179 ns                 ;
; 1.177 ns                                ; byte_count[1]                                                                                                                    ; byte_count[1]                                                                                                                                            ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.179 ns                 ;
; 1.177 ns                                ; byte_count[3]                                                                                                                    ; byte_count[3]                                                                                                                                            ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.179 ns                 ;
; 1.178 ns                                ; loop_counter[6]                                                                                                                  ; loop_counter[6]                                                                                                                                          ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.180 ns                 ;
; 1.178 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[11] ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[11]                         ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.180 ns                 ;
; 1.178 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[9]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[9]                          ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.180 ns                 ;
; 1.178 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[10] ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[10]                         ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.180 ns                 ;
; 1.182 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[3]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[3]                          ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.184 ns                 ;
; 1.182 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[7]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[7]                          ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.184 ns                 ;
; 1.186 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_ik6:wrptr_g1p|power_modified_counter_values[10] ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_ik6:wrptr_g1p|power_modified_counter_values[10]                         ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.188 ns                 ;
; 1.189 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_ik6:wrptr_g1p|counter_ffa[0]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_ik6:wrptr_g1p|counter_ffa[0]                                            ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.191 ns                 ;
; 1.189 ns                                ; loop_counter[2]                                                                                                                  ; loop_counter[2]                                                                                                                                          ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.191 ns                 ;
; 1.190 ns                                ; state_PWM.00101                                                                                                                  ; state_PWM.00110                                                                                                                                          ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.192 ns                 ;
; 1.191 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[7]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[8]                          ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.193 ns                 ;
; 1.191 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[5]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[5]                          ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.193 ns                 ;
; 1.192 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_ik6:wrptr_g1p|power_modified_counter_values[3]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_ik6:wrptr_g1p|power_modified_counter_values[3]                          ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.194 ns                 ;
; 1.193 ns                                ; register[13]                                                                                                                     ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a11~portb_datain_reg1   ; BCLK       ; BCLK     ; 0.000 ns                   ; 1.707 ns                   ; 2.900 ns                 ;
; 1.194 ns                                ; loop_counter[4]                                                                                                                  ; loop_counter[4]                                                                                                                                          ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.196 ns                 ;
; 1.194 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[3]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[4]                          ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.196 ns                 ;
; 1.198 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_nv7:ws_dgrp|dffpipe_i09:dffpipe11|dffe12a[7]   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_nv7:ws_dgrp|dffpipe_i09:dffpipe11|dffe13a[7]                           ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.006 ns                   ; 1.204 ns                 ;
; 1.200 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_ik6:wrptr_g1p|power_modified_counter_values[8]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_ik6:wrptr_g1p|power_modified_counter_values[8]                          ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.202 ns                 ;
; 1.200 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[5]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[6]                          ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.202 ns                 ;
; 1.201 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_ik6:wrptr_g1p|power_modified_counter_values[3]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_ik6:wrptr_g1p|power_modified_counter_values[4]                          ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.203 ns                 ;
; 1.204 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_ik6:wrptr_g1p|power_modified_counter_values[6]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_ik6:wrptr_g1p|power_modified_counter_values[6]                          ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.206 ns                 ;
; 1.205 ns                                ; I_PWM[12]                                                                                                                        ; I_Data[12]                                                                                                                                               ; BCLK       ; BCLK     ; 0.000 ns                   ; -0.010 ns                  ; 1.195 ns                 ;
; 1.206 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[2]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[3]                          ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.208 ns                 ;
; 1.208 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_ik6:wrptr_g1p|power_modified_counter_values[1]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_ik6:wrptr_g1p|power_modified_counter_values[1]                          ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.210 ns                 ;
; 1.208 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_nv7:ws_dgrp|dffpipe_i09:dffpipe11|dffe12a[4]   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_nv7:ws_dgrp|dffpipe_i09:dffpipe11|dffe13a[4]                           ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.006 ns                   ; 1.214 ns                 ;
; 1.208 ns                                ; I_PWM[11]                                                                                                                        ; I_Data[11]                                                                                                                                               ; BCLK       ; BCLK     ; 0.000 ns                   ; -0.010 ns                  ; 1.198 ns                 ;
; 1.209 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_ik6:wrptr_g1p|power_modified_counter_values[1]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_ik6:wrptr_g1p|power_modified_counter_values[2]                          ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.211 ns                 ;
; 1.209 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[6]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|rdptr_g[6]                                                                            ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.377 ns                   ; 1.586 ns                 ;
; 1.209 ns                                ; I_PWM[10]                                                                                                                        ; I_Data[10]                                                                                                                                               ; BCLK       ; BCLK     ; 0.000 ns                   ; -0.010 ns                  ; 1.199 ns                 ;
; 1.210 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_ik6:wrptr_g1p|power_modified_counter_values[2]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_ik6:wrptr_g1p|power_modified_counter_values[3]                          ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.212 ns                 ;
; 1.210 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[4]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[5]                          ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.212 ns                 ;
; 1.211 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[8]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[9]                          ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.213 ns                 ;
; 1.215 ns                                ; rx_avail[5]                                                                                                                      ; register[9]                                                                                                                                              ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.424 ns                   ; 1.639 ns                 ;
; 1.218 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[9]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|rdptr_g[9]                                                                            ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.377 ns                   ; 1.595 ns                 ;
; 1.219 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe5|dffe6a[11]    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|dffpipe_c09:rs_bwp|dffe5a[11]                                                         ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.221 ns                 ;
; 1.220 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[6]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[7]                          ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.222 ns                 ;
; 1.221 ns                                ; q[4]                                                                                                                             ; q[5]                                                                                                                                                     ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.223 ns                 ;
; 1.222 ns                                ; rx_avail[9]                                                                                                                      ; register[13]                                                                                                                                             ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.000 ns                   ; 1.222 ns                 ;
; 1.225 ns                                ; sync_count[3]                                                                                                                    ; sync_count[3]                                                                                                                                            ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.227 ns                 ;
; 1.225 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|parity_ff                         ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|parity_ff                                                 ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.227 ns                 ;
; 1.225 ns                                ; register[4]                                                                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a2~portb_datain_reg1    ; BCLK       ; BCLK     ; 0.000 ns                   ; 2.152 ns                   ; 3.377 ns                 ;
; 1.226 ns                                ; sync_count[5]                                                                                                                    ; sync_count[5]                                                                                                                                            ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.228 ns                 ;
; 1.226 ns                                ; sync_count[6]                                                                                                                    ; sync_count[6]                                                                                                                                            ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.228 ns                 ;
; 1.229 ns                                ; sync_count[8]                                                                                                                    ; sync_count[8]                                                                                                                                            ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.231 ns                 ;
; 1.230 ns                                ; register[6]                                                                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a5~portb_datain_reg1    ; BCLK       ; BCLK     ; 0.000 ns                   ; 2.157 ns                   ; 3.387 ns                 ;
; 1.233 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[1]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[1]                          ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.235 ns                 ;
; 1.234 ns                                ; byte_count[4]                                                                                                                    ; byte_count[4]                                                                                                                                            ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.236 ns                 ;
; 1.234 ns                                ; byte_count[2]                                                                                                                    ; byte_count[2]                                                                                                                                            ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.236 ns                 ;
; 1.234 ns                                ; q[9]                                                                                                                             ; q[10]                                                                                                                                                    ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.236 ns                 ;
; 1.235 ns                                ; state_PWM.00100                                                                                                                  ; state_PWM.00000                                                                                                                                          ; BCLK       ; BCLK     ; 0.000 ns                   ; -0.013 ns                  ; 1.222 ns                 ;
; 1.236 ns                                ; q[8]                                                                                                                             ; q[9]                                                                                                                                                     ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.238 ns                 ;
; 1.238 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[1]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[2]                          ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.240 ns                 ;
; 1.239 ns                                ; byte_count[6]                                                                                                                    ; byte_count[6]                                                                                                                                            ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.241 ns                 ;
; 1.239 ns                                ; byte_count[0]                                                                                                                    ; byte_count[0]                                                                                                                                            ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.241 ns                 ;
; 1.243 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_ik6:wrptr_g1p|power_modified_counter_values[9]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_ik6:wrptr_g1p|power_modified_counter_values[9]                          ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.245 ns                 ;
; 1.243 ns                                ; loop_counter[1]                                                                                                                  ; loop_counter[1]                                                                                                                                          ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.245 ns                 ;
; 1.245 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_ik6:wrptr_g1p|power_modified_counter_values[2]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_ik6:wrptr_g1p|power_modified_counter_values[2]                          ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.247 ns                 ;
; 1.245 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_ik6:wrptr_g1p|power_modified_counter_values[7]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_ik6:wrptr_g1p|power_modified_counter_values[7]                          ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.247 ns                 ;
; 1.245 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[4]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[4]                          ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.247 ns                 ;
; 1.246 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_ik6:wrptr_g1p|power_modified_counter_values[5]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_ik6:wrptr_g1p|power_modified_counter_values[5]                          ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.248 ns                 ;
; 1.246 ns                                ; loop_counter[3]                                                                                                                  ; loop_counter[3]                                                                                                                                          ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.248 ns                 ;
; 1.246 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[8]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[8]                          ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.248 ns                 ;
; 1.248 ns                                ; register[0]                                                                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a0~portb_datain_reg0    ; BCLK       ; BCLK     ; 0.000 ns                   ; 2.143 ns                   ; 3.391 ns                 ;
; 1.250 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_ik6:wrptr_g1p|power_modified_counter_values[5]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_ik6:wrptr_g1p|power_modified_counter_values[6]                          ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.252 ns                 ;
; 1.251 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_ik6:wrptr_g1p|power_modified_counter_values[4]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_ik6:wrptr_g1p|power_modified_counter_values[4]                          ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.253 ns                 ;
; 1.251 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_ik6:wrptr_g1p|power_modified_counter_values[7]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_ik6:wrptr_g1p|power_modified_counter_values[8]                          ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.253 ns                 ;
; 1.251 ns                                ; loop_counter[5]                                                                                                                  ; loop_counter[5]                                                                                                                                          ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.253 ns                 ;
; 1.254 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[6]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[6]                          ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.256 ns                 ;
; 1.281 ns                                ; register[3]                                                                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a1~portb_datain_reg1    ; BCLK       ; BCLK     ; 0.000 ns                   ; 2.155 ns                   ; 3.436 ns                 ;
; 1.282 ns                                ; register[10]                                                                                                                     ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a10~portb_datain_reg0   ; BCLK       ; BCLK     ; 0.000 ns                   ; 1.718 ns                   ; 3.000 ns                 ;
; 1.328 ns                                ; Q_PWM[11]                                                                                                                        ; Q_Data[11]                                                                                                                                               ; BCLK       ; BCLK     ; 0.000 ns                   ; -0.368 ns                  ; 0.960 ns                 ;
; 1.329 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|wrptr_g[9]                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|dffpipe_a09:ws_bwp|dffe7a[9]                                                          ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.331 ns                 ;
; 1.348 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|wrptr_g[9]                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|dffpipe_a09:ws_bwp|dffe7a[8]                                                          ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.350 ns                 ;
; 1.353 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|wrptr_g[0]                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a1~portb_address_reg0   ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.104 ns                   ; 1.457 ns                 ;
; 1.359 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|wrptr_g[1]                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a1~portb_address_reg1   ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.104 ns                   ; 1.463 ns                 ;
; 1.362 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|wrptr_g[9]                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|dffpipe_a09:ws_bwp|dffe7a[7]                                                          ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.364 ns                 ;
; 1.362 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|wrptr_g[9]                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|dffpipe_a09:ws_bwp|dffe7a[5]                                                          ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.364 ns                 ;
; 1.376 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_nv7:ws_dgrp|dffpipe_i09:dffpipe11|dffe13a[8]   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|dffpipe_a09:ws_brp|dffe7a[7]                                                          ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.378 ns                 ;
; 1.380 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|wrptr_g[2]                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a1~portb_address_reg2   ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.104 ns                   ; 1.484 ns                 ;
; 1.388 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|wrptr_g[9]                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a1~portb_address_reg9   ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.105 ns                   ; 1.493 ns                 ;
; 1.391 ns                                ; Q_PWM[9]                                                                                                                         ; Q_Data[9]                                                                                                                                                ; BCLK       ; BCLK     ; 0.000 ns                   ; -0.017 ns                  ; 1.374 ns                 ;
; 1.402 ns                                ; state_PWM.01100                                                                                                                  ; byte_count[4]                                                                                                                                            ; BCLK       ; BCLK     ; 0.000 ns                   ; -0.014 ns                  ; 1.388 ns                 ;
; 1.402 ns                                ; state_PWM.01100                                                                                                                  ; byte_count[6]                                                                                                                                            ; BCLK       ; BCLK     ; 0.000 ns                   ; -0.014 ns                  ; 1.388 ns                 ;
; 1.402 ns                                ; state_PWM.01100                                                                                                                  ; byte_count[5]                                                                                                                                            ; BCLK       ; BCLK     ; 0.000 ns                   ; -0.014 ns                  ; 1.388 ns                 ;
; 1.402 ns                                ; state_PWM.01100                                                                                                                  ; byte_count[0]                                                                                                                                            ; BCLK       ; BCLK     ; 0.000 ns                   ; -0.014 ns                  ; 1.388 ns                 ;
; 1.402 ns                                ; state_PWM.01100                                                                                                                  ; byte_count[1]                                                                                                                                            ; BCLK       ; BCLK     ; 0.000 ns                   ; -0.014 ns                  ; 1.388 ns                 ;
; 1.402 ns                                ; state_PWM.01100                                                                                                                  ; byte_count[2]                                                                                                                                            ; BCLK       ; BCLK     ; 0.000 ns                   ; -0.014 ns                  ; 1.388 ns                 ;
; 1.402 ns                                ; state_PWM.01100                                                                                                                  ; byte_count[3]                                                                                                                                            ; BCLK       ; BCLK     ; 0.000 ns                   ; -0.014 ns                  ; 1.388 ns                 ;
; 1.404 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|wrptr_g[4]                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a2~portb_address_reg4   ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.104 ns                   ; 1.508 ns                 ;
; 1.416 ns                                ; Q_PWM[7]                                                                                                                         ; Q_Data[7]                                                                                                                                                ; BCLK       ; BCLK     ; 0.000 ns                   ; -0.368 ns                  ; 1.048 ns                 ;
; 1.417 ns                                ; state_PWM.00010                                                                                                                  ; state_PWM.00011                                                                                                                                          ; BCLK       ; BCLK     ; 0.000 ns                   ; -0.008 ns                  ; 1.409 ns                 ;
; 1.419 ns                                ; q[12]                                                                                                                            ; register[12]                                                                                                                                             ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.000 ns                   ; 1.419 ns                 ;
; 1.420 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|wrptr_g[4]                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a0~portb_address_reg4   ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.101 ns                   ; 1.521 ns                 ;
; 1.421 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[10] ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|ram_block4a13~porta_address_reg10 ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.409 ns                   ; 1.830 ns                 ;
; 1.421 ns                                ; q[15]                                                                                                                            ; register[15]                                                                                                                                             ; BCLK       ; BCLK     ; 0.000 ns                   ; -0.002 ns                  ; 1.419 ns                 ;
; 1.425 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_ik6:wrptr_g1p|power_modified_counter_values[3]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|wrptr_g[3]                                                                            ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.005 ns                   ; 1.430 ns                 ;
; 1.425 ns                                ; state_PWM.00011                                                                                                                  ; fifo_enable                                                                                                                                              ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.057 ns                   ; 1.482 ns                 ;
; 1.431 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_ik6:wrptr_g1p|power_modified_counter_values[5]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|wrptr_g[5]                                                                            ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.004 ns                   ; 1.435 ns                 ;
; 1.432 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_nv7:ws_dgrp|dffpipe_i09:dffpipe11|dffe13a[10]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|dffpipe_a09:ws_brp|dffe7a[10]                                                         ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.007 ns                   ; 1.439 ns                 ;
; 1.432 ns                                ; state_PWM.00000                                                                                                                  ; state_PWM.00001                                                                                                                                          ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.017 ns                   ; 1.449 ns                 ;
; 1.439 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[6]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|ram_block4a12~porta_address_reg6  ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.437 ns                   ; 1.876 ns                 ;
; 1.442 ns                                ; state_PWM.00001                                                                                                                  ; state_PWM.00010                                                                                                                                          ; BCLK       ; BCLK     ; 0.000 ns                   ; -0.003 ns                  ; 1.439 ns                 ;
; 1.444 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_nv7:ws_dgrp|dffpipe_i09:dffpipe11|dffe12a[2]   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_nv7:ws_dgrp|dffpipe_i09:dffpipe11|dffe13a[2]                           ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.005 ns                   ; 1.449 ns                 ;
; 1.447 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_ik6:wrptr_g1p|power_modified_counter_values[4]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_ik6:wrptr_g1p|power_modified_counter_values[5]                          ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.449 ns                 ;
; 1.451 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_ik6:wrptr_g1p|power_modified_counter_values[2]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|wrptr_g[2]                                                                            ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.005 ns                   ; 1.456 ns                 ;
; 1.452 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_nv7:ws_dgrp|dffpipe_i09:dffpipe11|dffe12a[8]   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_nv7:ws_dgrp|dffpipe_i09:dffpipe11|dffe13a[8]                           ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.011 ns                   ; 1.463 ns                 ;
; 1.464 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|wrptr_g[7]                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|delayed_wrptr_g[7]                                                                    ; BCLK       ; BCLK     ; 0.000 ns                   ; -0.002 ns                  ; 1.462 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu)                                                                              ;                                                                                                                                                          ;            ;          ;                            ;                            ;                          ;
+-----------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'CLK_24MHZ'                                                                                                                                                                                                                                                                                                       ;
+-----------------------------------------+-----------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+------------+-----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                                              ; To                                                                                ; From Clock ; To Clock  ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+-----------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+------------+-----------+----------------------------+----------------------------+--------------------------+
; 0.499 ns                                ; TX_state[3]                                                                       ; TX_state[3]                                                                       ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; I2SAudioOut:I2SAO|TLV_state.010                                                   ; I2SAudioOut:I2SAO|TLV_state.010                                                   ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; I2SAudioOut:I2SAO|TLV_state.100                                                   ; I2SAudioOut:I2SAO|TLV_state.100                                                   ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; I2SAudioOut:I2SAO|TLV_state.011                                                   ; I2SAudioOut:I2SAO|TLV_state.011                                                   ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; I2SAudioOut:I2SAO|bit_count[0]                                                    ; I2SAudioOut:I2SAO|bit_count[0]                                                    ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.909 ns                                ; Tx_q[2]                                                                           ; Tx_data[2]                                                                        ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.911 ns                 ;
; 0.913 ns                                ; Tx_q[6]                                                                           ; Tx_data[6]                                                                        ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.915 ns                 ;
; 0.917 ns                                ; Tx_q[4]                                                                           ; Tx_data[4]                                                                        ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.919 ns                 ;
; 0.920 ns                                ; Tx_q[7]                                                                           ; Tx_data[7]                                                                        ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.922 ns                 ;
; 1.126 ns                                ; Q_Data_in[15]                                                                     ; Q_PWM_accumulator[15]                                                             ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.757 ns                   ; 1.883 ns                 ;
; 1.155 ns                                ; I_PWM_accumulator[9]                                                              ; I_PWM_accumulator[9]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.157 ns                 ;
; 1.156 ns                                ; I_PWM_accumulator[5]                                                              ; I_PWM_accumulator[5]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.158 ns                 ;
; 1.158 ns                                ; I_Data_in[15]                                                                     ; I_PWM_accumulator[15]                                                             ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.767 ns                   ; 1.925 ns                 ;
; 1.158 ns                                ; I_Data_in[11]                                                                     ; I_PWM_accumulator[11]                                                             ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.160 ns                 ;
; 1.159 ns                                ; I_Data_in[13]                                                                     ; I_PWM_accumulator[13]                                                             ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.161 ns                 ;
; 1.159 ns                                ; Q_Data_in[14]                                                                     ; Q_PWM_accumulator[14]                                                             ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.161 ns                 ;
; 1.160 ns                                ; I_PWM_accumulator[1]                                                              ; I_PWM_accumulator[1]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.162 ns                 ;
; 1.160 ns                                ; Q_PWM_accumulator[9]                                                              ; Q_PWM_accumulator[9]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.162 ns                 ;
; 1.160 ns                                ; Q_PWM_accumulator[1]                                                              ; Q_PWM_accumulator[1]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.162 ns                 ;
; 1.161 ns                                ; Tx_q[0]                                                                           ; Tx_data[0]                                                                        ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.163 ns                 ;
; 1.161 ns                                ; I_PWM_accumulator[15]                                                             ; I_PWM_accumulator[15]                                                             ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.163 ns                 ;
; 1.161 ns                                ; I_PWM_accumulator[3]                                                              ; I_PWM_accumulator[3]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.163 ns                 ;
; 1.161 ns                                ; Q_PWM_accumulator[15]                                                             ; Q_PWM_accumulator[15]                                                             ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.163 ns                 ;
; 1.161 ns                                ; Q_PWM_accumulator[7]                                                              ; Q_PWM_accumulator[7]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.163 ns                 ;
; 1.161 ns                                ; Q_PWM_accumulator[5]                                                              ; Q_PWM_accumulator[5]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.163 ns                 ;
; 1.161 ns                                ; Q_PWM_accumulator[3]                                                              ; Q_PWM_accumulator[3]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.163 ns                 ;
; 1.161 ns                                ; Q_Data_in[0]                                                                      ; Q_PWM_accumulator[0]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.163 ns                 ;
; 1.164 ns                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[4] ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[4] ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.166 ns                 ;
; 1.164 ns                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[1] ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[1] ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.166 ns                 ;
; 1.164 ns                                ; I_PWM_accumulator[8]                                                              ; I_PWM_accumulator[8]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.166 ns                 ;
; 1.164 ns                                ; I_Data_in[7]                                                                      ; I_PWM_accumulator[7]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.166 ns                 ;
; 1.164 ns                                ; Q_Data_in[13]                                                                     ; Q_PWM_accumulator[13]                                                             ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.166 ns                 ;
; 1.164 ns                                ; Q_PWM_accumulator[8]                                                              ; Q_PWM_accumulator[8]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.166 ns                 ;
; 1.165 ns                                ; I_PWM_accumulator[6]                                                              ; I_PWM_accumulator[6]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.167 ns                 ;
; 1.165 ns                                ; Q_Data_in[11]                                                                     ; Q_PWM_accumulator[11]                                                             ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.167 ns                 ;
; 1.165 ns                                ; I2SAudioOut:I2SAO|TLV_state.010                                                   ; I2SAudioOut:I2SAO|TLV_state.011                                                   ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.167 ns                 ;
; 1.166 ns                                ; I_Data_in[14]                                                                     ; I_PWM_accumulator[14]                                                             ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.168 ns                 ;
; 1.168 ns                                ; I_Data_in[4]                                                                      ; I_PWM_accumulator[4]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.170 ns                 ;
; 1.168 ns                                ; I_Data_in[0]                                                                      ; I_PWM_accumulator[0]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.170 ns                 ;
; 1.169 ns                                ; I_PWM_accumulator[10]                                                             ; I_PWM_accumulator[10]                                                             ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.171 ns                 ;
; 1.169 ns                                ; I_Data_in[2]                                                                      ; I_PWM_accumulator[2]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.171 ns                 ;
; 1.169 ns                                ; Q_PWM_accumulator[10]                                                             ; Q_PWM_accumulator[10]                                                             ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.171 ns                 ;
; 1.170 ns                                ; Tx_q[3]                                                                           ; Tx_q[4]                                                                           ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.172 ns                 ;
; 1.170 ns                                ; I_PWM_accumulator[12]                                                             ; I_PWM_accumulator[12]                                                             ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.172 ns                 ;
; 1.170 ns                                ; Q_PWM_accumulator[12]                                                             ; Q_PWM_accumulator[12]                                                             ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.172 ns                 ;
; 1.170 ns                                ; Q_PWM_accumulator[6]                                                              ; Q_PWM_accumulator[6]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.172 ns                 ;
; 1.171 ns                                ; Tx_q[8]                                                                           ; Tx_data[8]                                                                        ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.173 ns                 ;
; 1.172 ns                                ; Tx_q[8]                                                                           ; Tx_q[9]                                                                           ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.174 ns                 ;
; 1.173 ns                                ; Tx_q[1]                                                                           ; Tx_data[1]                                                                        ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.175 ns                 ;
; 1.173 ns                                ; Tx_q[3]                                                                           ; Tx_data[3]                                                                        ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.175 ns                 ;
; 1.174 ns                                ; Q_Data_in[4]                                                                      ; Q_PWM_accumulator[4]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.176 ns                 ;
; 1.175 ns                                ; Tx_q[1]                                                                           ; Tx_q[2]                                                                           ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.177 ns                 ;
; 1.175 ns                                ; Q_Data_in[2]                                                                      ; Q_PWM_accumulator[2]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.177 ns                 ;
; 1.177 ns                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[6] ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[6] ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.179 ns                 ;
; 1.177 ns                                ; Tx_q[11]                                                                          ; Tx_data[11]                                                                       ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.179 ns                 ;
; 1.179 ns                                ; Tx_q[0]                                                                           ; Tx_q[1]                                                                           ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.181 ns                 ;
; 1.180 ns                                ; Tx_q[12]                                                                          ; Tx_q[13]                                                                          ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.182 ns                 ;
; 1.182 ns                                ; Tx_q[11]                                                                          ; Tx_q[12]                                                                          ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.184 ns                 ;
; 1.182 ns                                ; Tx_q[5]                                                                           ; Tx_data[5]                                                                        ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.184 ns                 ;
; 1.183 ns                                ; Tx_q[12]                                                                          ; Tx_data[12]                                                                       ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.185 ns                 ;
; 1.184 ns                                ; Tx_q[4]                                                                           ; Tx_q[5]                                                                           ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.186 ns                 ;
; 1.187 ns                                ; Tx_q[5]                                                                           ; Tx_q[6]                                                                           ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.189 ns                 ;
; 1.188 ns                                ; Tx_q[9]                                                                           ; Tx_q[10]                                                                          ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.190 ns                 ;
; 1.189 ns                                ; Tx_q[14]                                                                          ; Tx_data[14]                                                                       ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.191 ns                 ;
; 1.189 ns                                ; Tx_q[10]                                                                          ; Tx_q[11]                                                                          ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.191 ns                 ;
; 1.190 ns                                ; Tx_q[10]                                                                          ; Tx_data[10]                                                                       ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.192 ns                 ;
; 1.190 ns                                ; Tx_q[9]                                                                           ; Tx_data[9]                                                                        ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.192 ns                 ;
; 1.190 ns                                ; Tx_q[14]                                                                          ; Tx_q[15]                                                                          ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.192 ns                 ;
; 1.207 ns                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[8] ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[8] ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.209 ns                 ;
; 1.216 ns                                ; Tx_q[15]                                                                          ; Tx_data[15]                                                                       ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.218 ns                 ;
; 1.217 ns                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[7] ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[7] ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.219 ns                 ;
; 1.217 ns                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[5] ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[5] ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.219 ns                 ;
; 1.217 ns                                ; I_PWM_accumulator[11]                                                             ; I_PWM_accumulator[11]                                                             ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.219 ns                 ;
; 1.217 ns                                ; Q_PWM_accumulator[11]                                                             ; Q_PWM_accumulator[11]                                                             ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.219 ns                 ;
; 1.218 ns                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[3] ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[3] ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.220 ns                 ;
; 1.218 ns                                ; I_PWM_accumulator[13]                                                             ; I_PWM_accumulator[13]                                                             ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.220 ns                 ;
; 1.218 ns                                ; Q_PWM_accumulator[13]                                                             ; Q_PWM_accumulator[13]                                                             ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.220 ns                 ;
; 1.219 ns                                ; I_Data_in[12]                                                                     ; I_PWM_accumulator[12]                                                             ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.221 ns                 ;
; 1.219 ns                                ; I_Data_in[10]                                                                     ; I_PWM_accumulator[10]                                                             ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.221 ns                 ;
; 1.219 ns                                ; I_Data_in[5]                                                                      ; I_PWM_accumulator[5]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.221 ns                 ;
; 1.219 ns                                ; Q_Data_in[12]                                                                     ; Q_PWM_accumulator[12]                                                             ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.221 ns                 ;
; 1.219 ns                                ; Q_Data_in[10]                                                                     ; Q_PWM_accumulator[10]                                                             ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.221 ns                 ;
; 1.220 ns                                ; I_PWM_accumulator[2]                                                              ; I_PWM_accumulator[2]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.222 ns                 ;
; 1.220 ns                                ; I_PWM_accumulator[0]                                                              ; I_PWM_accumulator[0]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.222 ns                 ;
; 1.220 ns                                ; Q_Data_in[5]                                                                      ; Q_PWM_accumulator[5]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.222 ns                 ;
; 1.220 ns                                ; Q_PWM_accumulator[2]                                                              ; Q_PWM_accumulator[2]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.222 ns                 ;
; 1.220 ns                                ; Q_Data_in[1]                                                                      ; Q_PWM_accumulator[1]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.222 ns                 ;
; 1.220 ns                                ; Q_PWM_accumulator[0]                                                              ; Q_PWM_accumulator[0]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.222 ns                 ;
; 1.221 ns                                ; Tx_q[13]                                                                          ; Tx_data[13]                                                                       ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.223 ns                 ;
; 1.221 ns                                ; Tx_q[13]                                                                          ; Tx_q[14]                                                                          ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.223 ns                 ;
; 1.221 ns                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[0] ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[0] ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.223 ns                 ;
; 1.221 ns                                ; I_PWM_accumulator[14]                                                             ; I_PWM_accumulator[14]                                                             ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.223 ns                 ;
; 1.221 ns                                ; I_PWM_accumulator[4]                                                              ; I_PWM_accumulator[4]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.223 ns                 ;
; 1.221 ns                                ; Q_PWM_accumulator[14]                                                             ; Q_PWM_accumulator[14]                                                             ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.223 ns                 ;
; 1.221 ns                                ; Q_PWM_accumulator[4]                                                              ; Q_PWM_accumulator[4]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.223 ns                 ;
; 1.221 ns                                ; Q_Data_in[3]                                                                      ; Q_PWM_accumulator[3]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.223 ns                 ;
; 1.222 ns                                ; TX_state[3]                                                                       ; TX_state[4]                                                                       ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.224 ns                 ;
; 1.222 ns                                ; I_Data_in[1]                                                                      ; I_PWM_accumulator[1]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.224 ns                 ;
; 1.223 ns                                ; TX_state[3]                                                                       ; TX_state[2]                                                                       ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.225 ns                 ;
; 1.223 ns                                ; I_Data_in[6]                                                                      ; I_PWM_accumulator[6]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.225 ns                 ;
; 1.223 ns                                ; I2SAudioOut:I2SAO|TLV_state.011                                                   ; I2SAudioOut:I2SAO|TLV_state.100                                                   ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.225 ns                 ;
; 1.226 ns                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[2] ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[2] ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.228 ns                 ;
; 1.234 ns                                ; Tx_q[6]                                                                           ; Tx_q[7]                                                                           ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.236 ns                 ;
; 1.236 ns                                ; Tx_q[2]                                                                           ; Tx_q[3]                                                                           ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.238 ns                 ;
; 1.302 ns                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[8] ; TX_state[1]                                                                       ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 3.738 ns                   ; 5.040 ns                 ;
; 1.346 ns                                ; Q_PWM_accumulator[7]                                                              ; Q_PWM_accumulator[8]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.413 ns                   ; 1.759 ns                 ;
; 1.412 ns                                ; Q_PWM_accumulator[6]                                                              ; Q_PWM_accumulator[8]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.413 ns                   ; 1.825 ns                 ;
; 1.426 ns                                ; I_PWM_accumulator[7]                                                              ; I_PWM_accumulator[7]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.428 ns                 ;
; 1.426 ns                                ; Q_Data_in[7]                                                                      ; Q_PWM_accumulator[7]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.428 ns                 ;
; 1.432 ns                                ; Q_PWM_accumulator[7]                                                              ; Q_PWM_accumulator[9]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.413 ns                   ; 1.845 ns                 ;
; 1.438 ns                                ; Q_Data_in[8]                                                                      ; Q_PWM_accumulator[8]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.440 ns                 ;
; 1.498 ns                                ; Q_PWM_accumulator[6]                                                              ; Q_PWM_accumulator[9]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.413 ns                   ; 1.911 ns                 ;
; 1.498 ns                                ; Q_PWM_accumulator[5]                                                              ; Q_PWM_accumulator[8]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.413 ns                   ; 1.911 ns                 ;
; 1.510 ns                                ; I_Data_in[3]                                                                      ; I_PWM_accumulator[3]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.512 ns                 ;
; 1.512 ns                                ; I_Data_in[8]                                                                      ; I_PWM_accumulator[8]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.514 ns                 ;
; 1.514 ns                                ; I_Data_in[9]                                                                      ; I_PWM_accumulator[9]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.516 ns                 ;
; 1.514 ns                                ; Q_Data_in[9]                                                                      ; Q_PWM_accumulator[9]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.516 ns                 ;
; 1.517 ns                                ; I2SAudioOut:I2SAO|TLV_state.001                                                   ; I2SAudioOut:I2SAO|TLV_state.010                                                   ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.006 ns                   ; 1.523 ns                 ;
; 1.518 ns                                ; Q_PWM_accumulator[7]                                                              ; Q_PWM_accumulator[10]                                                             ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.413 ns                   ; 1.931 ns                 ;
; 1.528 ns                                ; Q_Data_in[6]                                                                      ; Q_PWM_accumulator[6]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.530 ns                 ;
; 1.550 ns                                ; Q_Data_in[5]                                                                      ; Q_PWM_accumulator[8]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.413 ns                   ; 1.963 ns                 ;
; 1.584 ns                                ; Q_PWM_accumulator[6]                                                              ; Q_PWM_accumulator[10]                                                             ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.413 ns                   ; 1.997 ns                 ;
; 1.584 ns                                ; Q_PWM_accumulator[5]                                                              ; Q_PWM_accumulator[9]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.413 ns                   ; 1.997 ns                 ;
; 1.588 ns                                ; Q_Data_in[4]                                                                      ; Q_PWM_accumulator[8]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.413 ns                   ; 2.001 ns                 ;
; 1.589 ns                                ; I2SAudioOut:I2SAO|TLV_state.001                                                   ; I2SAudioOut:I2SAO|TLV_state.001                                                   ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.591 ns                 ;
; 1.598 ns                                ; Q_Data_in[7]                                                                      ; Q_PWM_accumulator[8]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.413 ns                   ; 2.011 ns                 ;
; 1.604 ns                                ; Q_PWM_accumulator[7]                                                              ; Q_PWM_accumulator[11]                                                             ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.413 ns                   ; 2.017 ns                 ;
; 1.634 ns                                ; Q_PWM_accumulator[4]                                                              ; Q_PWM_accumulator[8]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.413 ns                   ; 2.047 ns                 ;
; 1.636 ns                                ; Q_Data_in[5]                                                                      ; Q_PWM_accumulator[9]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.413 ns                   ; 2.049 ns                 ;
; 1.637 ns                                ; Q_Data_in[14]                                                                     ; Q_PWM_accumulator[15]                                                             ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.639 ns                 ;
; 1.639 ns                                ; Q_Data_in[0]                                                                      ; Q_PWM_accumulator[1]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.641 ns                 ;
; 1.642 ns                                ; I_PWM_accumulator[9]                                                              ; I_PWM_accumulator[10]                                                             ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.644 ns                 ;
; 1.642 ns                                ; I_PWM_accumulator[8]                                                              ; I_PWM_accumulator[9]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.644 ns                 ;
; 1.642 ns                                ; Q_PWM_accumulator[8]                                                              ; Q_PWM_accumulator[9]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.644 ns                 ;
; 1.643 ns                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[1] ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[2] ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.645 ns                 ;
; 1.643 ns                                ; I_PWM_accumulator[6]                                                              ; I_PWM_accumulator[7]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.645 ns                 ;
; 1.643 ns                                ; I_PWM_accumulator[5]                                                              ; I_PWM_accumulator[6]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.645 ns                 ;
; 1.644 ns                                ; I_Data_in[14]                                                                     ; I_PWM_accumulator[15]                                                             ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.646 ns                 ;
; 1.645 ns                                ; I_Data_in[11]                                                                     ; I_PWM_accumulator[12]                                                             ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.647 ns                 ;
; 1.646 ns                                ; I_Data_in[13]                                                                     ; I_PWM_accumulator[14]                                                             ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.648 ns                 ;
; 1.646 ns                                ; I_Data_in[4]                                                                      ; I_PWM_accumulator[5]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.648 ns                 ;
; 1.646 ns                                ; I_Data_in[0]                                                                      ; I_PWM_accumulator[1]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.648 ns                 ;
; 1.647 ns                                ; I_PWM_accumulator[10]                                                             ; I_PWM_accumulator[11]                                                             ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.649 ns                 ;
; 1.647 ns                                ; I_Data_in[2]                                                                      ; I_PWM_accumulator[3]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.649 ns                 ;
; 1.647 ns                                ; I_PWM_accumulator[1]                                                              ; I_PWM_accumulator[2]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.649 ns                 ;
; 1.647 ns                                ; Q_PWM_accumulator[10]                                                             ; Q_PWM_accumulator[11]                                                             ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.649 ns                 ;
; 1.647 ns                                ; Q_PWM_accumulator[9]                                                              ; Q_PWM_accumulator[10]                                                             ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.649 ns                 ;
; 1.647 ns                                ; Q_PWM_accumulator[1]                                                              ; Q_PWM_accumulator[2]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.649 ns                 ;
; 1.648 ns                                ; I_PWM_accumulator[12]                                                             ; I_PWM_accumulator[13]                                                             ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.650 ns                 ;
; 1.648 ns                                ; I_PWM_accumulator[3]                                                              ; I_PWM_accumulator[4]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.650 ns                 ;
; 1.648 ns                                ; Q_PWM_accumulator[12]                                                             ; Q_PWM_accumulator[13]                                                             ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.650 ns                 ;
; 1.648 ns                                ; Q_PWM_accumulator[6]                                                              ; Q_PWM_accumulator[7]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.650 ns                 ;
; 1.648 ns                                ; Q_PWM_accumulator[5]                                                              ; Q_PWM_accumulator[6]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.650 ns                 ;
; 1.648 ns                                ; Q_PWM_accumulator[3]                                                              ; Q_PWM_accumulator[4]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.650 ns                 ;
; 1.650 ns                                ; I2SAudioOut:I2SAO|bit_count[0]                                                    ; I2SAudioOut:I2SAO|bit_count[1]                                                    ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.004 ns                   ; 1.654 ns                 ;
; 1.651 ns                                ; Q_Data_in[13]                                                                     ; Q_PWM_accumulator[14]                                                             ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.653 ns                 ;
; 1.652 ns                                ; Q_Data_in[11]                                                                     ; Q_PWM_accumulator[12]                                                             ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.654 ns                 ;
; 1.652 ns                                ; Q_Data_in[4]                                                                      ; Q_PWM_accumulator[5]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.654 ns                 ;
; 1.653 ns                                ; Q_Data_in[2]                                                                      ; Q_PWM_accumulator[3]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.655 ns                 ;
; 1.656 ns                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[6] ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[7] ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.658 ns                 ;
; 1.670 ns                                ; Q_PWM_accumulator[6]                                                              ; Q_PWM_accumulator[11]                                                             ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.413 ns                   ; 2.083 ns                 ;
; 1.670 ns                                ; Q_PWM_accumulator[5]                                                              ; Q_PWM_accumulator[10]                                                             ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.413 ns                   ; 2.083 ns                 ;
; 1.670 ns                                ; Q_PWM_accumulator[3]                                                              ; Q_PWM_accumulator[8]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.413 ns                   ; 2.083 ns                 ;
; 1.672 ns                                ; Tx_q[7]                                                                           ; Tx_q[8]                                                                           ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.030 ns                   ; 1.702 ns                 ;
; 1.674 ns                                ; Q_Data_in[4]                                                                      ; Q_PWM_accumulator[9]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.413 ns                   ; 2.087 ns                 ;
; 1.684 ns                                ; Q_Data_in[7]                                                                      ; Q_PWM_accumulator[9]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.413 ns                   ; 2.097 ns                 ;
; 1.690 ns                                ; Q_PWM_accumulator[7]                                                              ; Q_PWM_accumulator[12]                                                             ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.413 ns                   ; 2.103 ns                 ;
; 1.696 ns                                ; I_Data_in[12]                                                                     ; I_PWM_accumulator[13]                                                             ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.698 ns                 ;
; 1.696 ns                                ; I_Data_in[10]                                                                     ; I_PWM_accumulator[11]                                                             ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.698 ns                 ;
; 1.696 ns                                ; Q_Data_in[12]                                                                     ; Q_PWM_accumulator[13]                                                             ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.698 ns                 ;
; 1.696 ns                                ; Q_Data_in[10]                                                                     ; Q_PWM_accumulator[11]                                                             ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.698 ns                 ;
; 1.697 ns                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[7] ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[8] ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.699 ns                 ;
; 1.697 ns                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[5] ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[6] ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.699 ns                 ;
; 1.697 ns                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[0] ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[1] ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.699 ns                 ;
; 1.697 ns                                ; I_PWM_accumulator[11]                                                             ; I_PWM_accumulator[12]                                                             ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.699 ns                 ;
; 1.697 ns                                ; I_PWM_accumulator[2]                                                              ; I_PWM_accumulator[3]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.699 ns                 ;
; 1.697 ns                                ; I_PWM_accumulator[0]                                                              ; I_PWM_accumulator[1]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.699 ns                 ;
; 1.697 ns                                ; Q_PWM_accumulator[11]                                                             ; Q_PWM_accumulator[12]                                                             ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.699 ns                 ;
; 1.697 ns                                ; Q_PWM_accumulator[2]                                                              ; Q_PWM_accumulator[3]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.699 ns                 ;
; 1.697 ns                                ; Q_PWM_accumulator[0]                                                              ; Q_PWM_accumulator[1]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.699 ns                 ;
; 1.698 ns                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[3] ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[4] ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.700 ns                 ;
; 1.698 ns                                ; I_PWM_accumulator[14]                                                             ; I_PWM_accumulator[15]                                                             ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.700 ns                 ;
; 1.698 ns                                ; I_PWM_accumulator[13]                                                             ; I_PWM_accumulator[14]                                                             ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.700 ns                 ;
; 1.698 ns                                ; I_PWM_accumulator[4]                                                              ; I_PWM_accumulator[5]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.700 ns                 ;
; 1.698 ns                                ; Q_PWM_accumulator[14]                                                             ; Q_PWM_accumulator[15]                                                             ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.700 ns                 ;
; 1.698 ns                                ; Q_PWM_accumulator[13]                                                             ; Q_PWM_accumulator[14]                                                             ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.700 ns                 ;
; 1.698 ns                                ; Q_PWM_accumulator[4]                                                              ; Q_PWM_accumulator[5]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.700 ns                 ;
; 1.699 ns                                ; I_Data_in[5]                                                                      ; I_PWM_accumulator[6]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.701 ns                 ;
; 1.700 ns                                ; I_Data_in[6]                                                                      ; I_PWM_accumulator[7]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.702 ns                 ;
; 1.700 ns                                ; Q_Data_in[5]                                                                      ; Q_PWM_accumulator[6]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.702 ns                 ;
; 1.700 ns                                ; Q_Data_in[1]                                                                      ; Q_PWM_accumulator[2]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.702 ns                 ;
; 1.701 ns                                ; Q_Data_in[3]                                                                      ; Q_PWM_accumulator[4]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.703 ns                 ;
; 1.702 ns                                ; I_Data_in[1]                                                                      ; I_PWM_accumulator[2]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.704 ns                 ;
; 1.706 ns                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[2] ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[3] ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.708 ns                 ;
; 1.720 ns                                ; Q_Data_in[15]                                                                     ; Q_PWM_accumulator[16]                                                             ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.757 ns                   ; 2.477 ns                 ;
; 1.720 ns                                ; Q_PWM_accumulator[4]                                                              ; Q_PWM_accumulator[9]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.413 ns                   ; 2.133 ns                 ;
; 1.722 ns                                ; Q_Data_in[5]                                                                      ; Q_PWM_accumulator[10]                                                             ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.413 ns                   ; 2.135 ns                 ;
; 1.723 ns                                ; Q_Data_in[3]                                                                      ; Q_PWM_accumulator[8]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.413 ns                   ; 2.136 ns                 ;
; 1.725 ns                                ; Q_Data_in[0]                                                                      ; Q_PWM_accumulator[2]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.727 ns                 ;
; 1.728 ns                                ; I_PWM_accumulator[9]                                                              ; I_PWM_accumulator[11]                                                             ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.730 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu)                               ;                                                                                   ;            ;           ;                            ;                            ;                          ;
+-----------------------------------------+-----------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+------------+-----------+----------------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------+
; tsu                                                                                          ;
+-------+--------------+------------+--------------+-------------------------------+-----------+
; Slack ; Required tsu ; Actual tsu ; From         ; To                            ; To Clock  ;
+-------+--------------+------------+--------------+-------------------------------+-----------+
; N/A   ; None         ; 7.635 ns   ; LRCLK        ; AD_state[1]                   ; BCLK      ;
; N/A   ; None         ; 7.267 ns   ; FX2_flags[2] ; TX_wait[4]                    ; FX2_CLK   ;
; N/A   ; None         ; 7.267 ns   ; FX2_flags[2] ; TX_wait[6]                    ; FX2_CLK   ;
; N/A   ; None         ; 7.267 ns   ; FX2_flags[2] ; TX_wait[2]                    ; FX2_CLK   ;
; N/A   ; None         ; 7.267 ns   ; FX2_flags[2] ; TX_wait[5]                    ; FX2_CLK   ;
; N/A   ; None         ; 7.267 ns   ; FX2_flags[2] ; TX_wait[1]                    ; FX2_CLK   ;
; N/A   ; None         ; 7.267 ns   ; FX2_flags[2] ; TX_wait[3]                    ; FX2_CLK   ;
; N/A   ; None         ; 7.267 ns   ; FX2_flags[2] ; TX_wait[7]                    ; FX2_CLK   ;
; N/A   ; None         ; 7.267 ns   ; FX2_flags[2] ; TX_wait[0]                    ; FX2_CLK   ;
; N/A   ; None         ; 7.081 ns   ; FX2_flags[0] ; RX_wait[6]                    ; FX2_CLK   ;
; N/A   ; None         ; 7.081 ns   ; FX2_flags[0] ; RX_wait[7]                    ; FX2_CLK   ;
; N/A   ; None         ; 7.081 ns   ; FX2_flags[0] ; RX_wait[2]                    ; FX2_CLK   ;
; N/A   ; None         ; 7.081 ns   ; FX2_flags[0] ; RX_wait[4]                    ; FX2_CLK   ;
; N/A   ; None         ; 7.081 ns   ; FX2_flags[0] ; RX_wait[3]                    ; FX2_CLK   ;
; N/A   ; None         ; 7.081 ns   ; FX2_flags[0] ; RX_wait[5]                    ; FX2_CLK   ;
; N/A   ; None         ; 7.081 ns   ; FX2_flags[0] ; RX_wait[0]                    ; FX2_CLK   ;
; N/A   ; None         ; 7.081 ns   ; FX2_flags[0] ; RX_wait[1]                    ; FX2_CLK   ;
; N/A   ; None         ; 6.203 ns   ; FX2_flags[2] ; Tx_read_clock                 ; FX2_CLK   ;
; N/A   ; None         ; 5.819 ns   ; FX2_flags[0] ; FIFO_DATA_OUTPUT_ENABLE       ; FX2_CLK   ;
; N/A   ; None         ; 5.785 ns   ; FX2_flags[0] ; state_FX.010                  ; FX2_CLK   ;
; N/A   ; None         ; 5.733 ns   ; LRCLK        ; AD_state[0]                   ; BCLK      ;
; N/A   ; None         ; 5.484 ns   ; FX2_flags[2] ; FX2_SLWR~reg0                 ; FX2_CLK   ;
; N/A   ; None         ; 5.395 ns   ; FX2_FD[10]   ; Rx_register[10]               ; FX2_CLK   ;
; N/A   ; None         ; 5.393 ns   ; FX2_flags[0] ; state_FX.001                  ; FX2_CLK   ;
; N/A   ; None         ; 5.361 ns   ; FX2_FD[0]    ; Rx_register[0]                ; FX2_CLK   ;
; N/A   ; None         ; 5.356 ns   ; FX2_FD[1]    ; Rx_register[1]                ; FX2_CLK   ;
; N/A   ; None         ; 5.350 ns   ; FX2_FD[11]   ; Rx_register[11]               ; FX2_CLK   ;
; N/A   ; None         ; 5.344 ns   ; FX2_FD[8]    ; Rx_register[8]                ; FX2_CLK   ;
; N/A   ; None         ; 5.342 ns   ; FX2_FD[9]    ; Rx_register[9]                ; FX2_CLK   ;
; N/A   ; None         ; 5.167 ns   ; FX2_FD[3]    ; Rx_register[3]                ; FX2_CLK   ;
; N/A   ; None         ; 5.141 ns   ; FX2_FD[14]   ; Rx_register[14]               ; FX2_CLK   ;
; N/A   ; None         ; 5.019 ns   ; FX2_FD[5]    ; Rx_register[5]                ; FX2_CLK   ;
; N/A   ; None         ; 5.018 ns   ; FX2_FD[4]    ; Rx_register[4]                ; FX2_CLK   ;
; N/A   ; None         ; 5.013 ns   ; FX2_FD[13]   ; Rx_register[13]               ; FX2_CLK   ;
; N/A   ; None         ; 4.998 ns   ; FX2_FD[15]   ; Rx_register[15]               ; FX2_CLK   ;
; N/A   ; None         ; 4.990 ns   ; FX2_FD[12]   ; Rx_register[12]               ; FX2_CLK   ;
; N/A   ; None         ; 4.793 ns   ; FX2_FD[6]    ; Rx_register[6]                ; FX2_CLK   ;
; N/A   ; None         ; 4.742 ns   ; FX2_FD[7]    ; Rx_register[7]                ; FX2_CLK   ;
; N/A   ; None         ; 4.183 ns   ; FX2_FD[2]    ; Rx_register[2]                ; FX2_CLK   ;
; N/A   ; None         ; 4.041 ns   ; PTT          ; debounce:de_PTT|pb_history[0] ; FX2_CLK   ;
; N/A   ; None         ; 3.999 ns   ; DOUT         ; q[0]                          ; BCLK      ;
; N/A   ; None         ; -4.094 ns  ; CDOUT        ; Tx_q[0]                       ; CLK_24MHZ ;
+-------+--------------+------------+--------------+-------------------------------+-----------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                                            ;
+-------+--------------+------------+----------------------------------------------------------------------------------------------------------------------------------+------------+------------+
; Slack ; Required tco ; Actual tco ; From                                                                                                                             ; To         ; From Clock ;
+-------+--------------+------------+----------------------------------------------------------------------------------------------------------------------------------+------------+------------+
; N/A   ; None         ; 17.232 ns  ; I2SAudioOut:I2SAO|outbit_o                                                                                                       ; CDIN       ; CLK_24MHZ  ;
; N/A   ; None         ; 16.232 ns  ; DFS0                                                                                                                             ; S0         ; CLK_24MHZ  ;
; N/A   ; None         ; 16.120 ns  ; DFS1                                                                                                                             ; S1         ; CLK_24MHZ  ;
; N/A   ; None         ; 15.094 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[7]  ; LED[0]     ; FX2_CLK    ;
; N/A   ; None         ; 14.775 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[6]  ; LED[0]     ; FX2_CLK    ;
; N/A   ; None         ; 14.679 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[1]  ; LED[0]     ; FX2_CLK    ;
; N/A   ; None         ; 14.648 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[11] ; LED[0]     ; FX2_CLK    ;
; N/A   ; None         ; 14.548 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[5]  ; LED[0]     ; FX2_CLK    ;
; N/A   ; None         ; 14.467 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[4]  ; LED[0]     ; FX2_CLK    ;
; N/A   ; None         ; 14.405 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|alt_synch_pipe_pv7:ws_dgrp|dffpipe_k09:dffpipe7|dffe8a[1]     ; LED[0]     ; FX2_CLK    ;
; N/A   ; None         ; 14.404 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|alt_synch_pipe_pv7:ws_dgrp|dffpipe_k09:dffpipe7|dffe8a[4]     ; LED[0]     ; FX2_CLK    ;
; N/A   ; None         ; 14.393 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[3]  ; LED[0]     ; FX2_CLK    ;
; N/A   ; None         ; 14.379 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|alt_synch_pipe_pv7:ws_dgrp|dffpipe_k09:dffpipe7|dffe8a[11]    ; LED[0]     ; FX2_CLK    ;
; N/A   ; None         ; 14.276 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|alt_synch_pipe_pv7:ws_dgrp|dffpipe_k09:dffpipe7|dffe8a[5]     ; LED[0]     ; FX2_CLK    ;
; N/A   ; None         ; 14.176 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[9]  ; LED[0]     ; FX2_CLK    ;
; N/A   ; None         ; 14.140 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[2]  ; LED[0]     ; FX2_CLK    ;
; N/A   ; None         ; 13.890 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|counter_ffa[0]                    ; LED[0]     ; FX2_CLK    ;
; N/A   ; None         ; 13.871 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|alt_synch_pipe_pv7:ws_dgrp|dffpipe_k09:dffpipe7|dffe8a[2]     ; LED[0]     ; FX2_CLK    ;
; N/A   ; None         ; 13.843 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|alt_synch_pipe_pv7:ws_dgrp|dffpipe_k09:dffpipe7|dffe8a[10]    ; LED[0]     ; FX2_CLK    ;
; N/A   ; None         ; 13.735 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|alt_synch_pipe_pv7:ws_dgrp|dffpipe_k09:dffpipe7|dffe8a[6]     ; LED[0]     ; FX2_CLK    ;
; N/A   ; None         ; 13.722 ns  ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[8]                                                ; CLRCLK     ; CLK_24MHZ  ;
; N/A   ; None         ; 13.717 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[8]  ; LED[0]     ; FX2_CLK    ;
; N/A   ; None         ; 13.714 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|alt_synch_pipe_pv7:ws_dgrp|dffpipe_k09:dffpipe7|dffe8a[7]     ; LED[0]     ; FX2_CLK    ;
; N/A   ; None         ; 13.608 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|alt_synch_pipe_pv7:ws_dgrp|dffpipe_k09:dffpipe7|dffe8a[9]     ; LED[0]     ; FX2_CLK    ;
; N/A   ; None         ; 13.519 ns  ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[8]                                                ; LED[5]     ; CLK_24MHZ  ;
; N/A   ; None         ; 13.486 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[10] ; LED[0]     ; FX2_CLK    ;
; N/A   ; None         ; 13.469 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|alt_synch_pipe_pv7:ws_dgrp|dffpipe_k09:dffpipe7|dffe8a[3]     ; LED[0]     ; FX2_CLK    ;
; N/A   ; None         ; 13.468 ns  ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[2]                                                ; LED[6]     ; CLK_24MHZ  ;
; N/A   ; None         ; 13.154 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|alt_synch_pipe_pv7:ws_dgrp|dffpipe_k09:dffpipe7|dffe8a[8]     ; LED[0]     ; FX2_CLK    ;
; N/A   ; None         ; 12.908 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|alt_synch_pipe_pv7:ws_dgrp|dffpipe_k09:dffpipe7|dffe8a[0]     ; LED[0]     ; FX2_CLK    ;
; N/A   ; None         ; 12.871 ns  ; I_PWM_accumulator[16]                                                                                                            ; I_PWM_out  ; CLK_24MHZ  ;
; N/A   ; None         ; 12.041 ns  ; Q_PWM_accumulator[16]                                                                                                            ; Q_PWM_out  ; CLK_24MHZ  ;
; N/A   ; None         ; 11.485 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|q_a[8]    ; FX2_FD[8]  ; FX2_CLK    ;
; N/A   ; None         ; 11.464 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|q_a[9]    ; FX2_FD[9]  ; FX2_CLK    ;
; N/A   ; None         ; 11.315 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|q_a[10]   ; FX2_FD[10] ; FX2_CLK    ;
; N/A   ; None         ; 11.298 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|q_a[12]   ; FX2_FD[12] ; FX2_CLK    ;
; N/A   ; None         ; 11.089 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|q_a[14]   ; FX2_FD[14] ; FX2_CLK    ;
; N/A   ; None         ; 11.074 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|q_a[15]   ; FX2_FD[15] ; FX2_CLK    ;
; N/A   ; None         ; 11.068 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|q_a[0]    ; FX2_FD[0]  ; FX2_CLK    ;
; N/A   ; None         ; 11.039 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|q_a[11]   ; FX2_FD[11] ; FX2_CLK    ;
; N/A   ; None         ; 11.027 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|q_a[13]   ; FX2_FD[13] ; FX2_CLK    ;
; N/A   ; None         ; 10.695 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|q_a[2]    ; FX2_FD[2]  ; FX2_CLK    ;
; N/A   ; None         ; 10.689 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|q_a[4]    ; FX2_FD[4]  ; FX2_CLK    ;
; N/A   ; None         ; 10.663 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|q_a[1]    ; FX2_FD[1]  ; FX2_CLK    ;
; N/A   ; None         ; 10.661 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|q_a[3]    ; FX2_FD[3]  ; FX2_CLK    ;
; N/A   ; None         ; 10.629 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|q_a[5]    ; FX2_FD[5]  ; FX2_CLK    ;
; N/A   ; None         ; 10.383 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|q_a[7]    ; FX2_FD[7]  ; FX2_CLK    ;
; N/A   ; None         ; 10.282 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|q_a[6]    ; FX2_FD[6]  ; FX2_CLK    ;
; N/A   ; None         ; 9.578 ns   ; LED_sync                                                                                                                         ; LED[2]     ; BCLK       ;
; N/A   ; None         ; 8.400 ns   ; FX2_SLWR~reg0                                                                                                                    ; FX2_FD[7]  ; FX2_CLK    ;
; N/A   ; None         ; 8.400 ns   ; FX2_SLWR~reg0                                                                                                                    ; FX2_FD[6]  ; FX2_CLK    ;
; N/A   ; None         ; 8.352 ns   ; FX2_SLWR~reg0                                                                                                                    ; FX2_FD[13] ; FX2_CLK    ;
; N/A   ; None         ; 8.352 ns   ; FX2_SLWR~reg0                                                                                                                    ; FX2_FD[12] ; FX2_CLK    ;
; N/A   ; None         ; 8.352 ns   ; FX2_SLWR~reg0                                                                                                                    ; FX2_FD[14] ; FX2_CLK    ;
; N/A   ; None         ; 8.342 ns   ; FX2_SLWR~reg0                                                                                                                    ; FX2_FD[15] ; FX2_CLK    ;
; N/A   ; None         ; 8.073 ns   ; FX2_SLWR~reg0                                                                                                                    ; FX2_FD[4]  ; FX2_CLK    ;
; N/A   ; None         ; 8.073 ns   ; FX2_SLWR~reg0                                                                                                                    ; FX2_FD[5]  ; FX2_CLK    ;
; N/A   ; None         ; 8.073 ns   ; FX2_SLWR~reg0                                                                                                                    ; FX2_FD[3]  ; FX2_CLK    ;
; N/A   ; None         ; 7.933 ns   ; FIFO_DATA_OUTPUT_ENABLE                                                                                                          ; FX2_PA[5]  ; FX2_CLK    ;
; N/A   ; None         ; 7.919 ns   ; FIFO_DATA_OUTPUT_ENABLE                                                                                                          ; FX2_PA[2]  ; FX2_CLK    ;
; N/A   ; None         ; 7.706 ns   ; FX2_SLWR~reg0                                                                                                                    ; FX2_FD[0]  ; FX2_CLK    ;
; N/A   ; None         ; 7.696 ns   ; FX2_SLWR~reg0                                                                                                                    ; FX2_FD[1]  ; FX2_CLK    ;
; N/A   ; None         ; 7.696 ns   ; FX2_SLWR~reg0                                                                                                                    ; FX2_FD[2]  ; FX2_CLK    ;
; N/A   ; None         ; 7.669 ns   ; FX2_SLWR~reg0                                                                                                                    ; FX2_FD[10] ; FX2_CLK    ;
; N/A   ; None         ; 7.669 ns   ; FX2_SLWR~reg0                                                                                                                    ; FX2_FD[8]  ; FX2_CLK    ;
; N/A   ; None         ; 7.669 ns   ; FX2_SLWR~reg0                                                                                                                    ; FX2_FD[11] ; FX2_CLK    ;
; N/A   ; None         ; 7.669 ns   ; FX2_SLWR~reg0                                                                                                                    ; FX2_FD[9]  ; FX2_CLK    ;
; N/A   ; None         ; 7.593 ns   ; FX2_SLWR~reg0                                                                                                                    ; FX2_SLWR   ; FX2_CLK    ;
; N/A   ; None         ; 7.277 ns   ; FX2_SLRD~reg0                                                                                                                    ; FX2_SLRD   ; FX2_CLK    ;
+-------+--------------+------------+----------------------------------------------------------------------------------------------------------------------------------+------------+------------+


+---------------------------------------------------------------------+
; tpd                                                                 ;
+-------+-------------------+-----------------+--------------+--------+
; Slack ; Required P2P Time ; Actual P2P Time ; From         ; To     ;
+-------+-------------------+-----------------+--------------+--------+
; N/A   ; None              ; 12.079 ns       ; FX2_flags[2] ; LED[4] ;
; N/A   ; None              ; 12.075 ns       ; FX2_flags[2] ; LED[1] ;
; N/A   ; None              ; 10.827 ns       ; FX2_flags[0] ; LED[3] ;
; N/A   ; None              ; 10.696 ns       ; CLK_24MHZ    ; LED[7] ;
+-------+-------------------+-----------------+--------------+--------+


+----------------------------------------------------------------------------------------------------+
; th                                                                                                 ;
+---------------+-------------+-----------+--------------+-------------------------------+-----------+
; Minimum Slack ; Required th ; Actual th ; From         ; To                            ; To Clock  ;
+---------------+-------------+-----------+--------------+-------------------------------+-----------+
; N/A           ; None        ; 4.360 ns  ; CDOUT        ; Tx_q[0]                       ; CLK_24MHZ ;
; N/A           ; None        ; -3.733 ns ; DOUT         ; q[0]                          ; BCLK      ;
; N/A           ; None        ; -3.775 ns ; PTT          ; debounce:de_PTT|pb_history[0] ; FX2_CLK   ;
; N/A           ; None        ; -3.917 ns ; FX2_FD[2]    ; Rx_register[2]                ; FX2_CLK   ;
; N/A           ; None        ; -4.476 ns ; FX2_FD[7]    ; Rx_register[7]                ; FX2_CLK   ;
; N/A           ; None        ; -4.527 ns ; FX2_FD[6]    ; Rx_register[6]                ; FX2_CLK   ;
; N/A           ; None        ; -4.724 ns ; FX2_FD[12]   ; Rx_register[12]               ; FX2_CLK   ;
; N/A           ; None        ; -4.732 ns ; FX2_FD[15]   ; Rx_register[15]               ; FX2_CLK   ;
; N/A           ; None        ; -4.747 ns ; FX2_FD[13]   ; Rx_register[13]               ; FX2_CLK   ;
; N/A           ; None        ; -4.752 ns ; FX2_FD[4]    ; Rx_register[4]                ; FX2_CLK   ;
; N/A           ; None        ; -4.753 ns ; FX2_FD[5]    ; Rx_register[5]                ; FX2_CLK   ;
; N/A           ; None        ; -4.875 ns ; FX2_FD[14]   ; Rx_register[14]               ; FX2_CLK   ;
; N/A           ; None        ; -4.901 ns ; FX2_FD[3]    ; Rx_register[3]                ; FX2_CLK   ;
; N/A           ; None        ; -5.076 ns ; FX2_FD[9]    ; Rx_register[9]                ; FX2_CLK   ;
; N/A           ; None        ; -5.078 ns ; FX2_FD[8]    ; Rx_register[8]                ; FX2_CLK   ;
; N/A           ; None        ; -5.084 ns ; FX2_FD[11]   ; Rx_register[11]               ; FX2_CLK   ;
; N/A           ; None        ; -5.090 ns ; FX2_FD[1]    ; Rx_register[1]                ; FX2_CLK   ;
; N/A           ; None        ; -5.095 ns ; FX2_FD[0]    ; Rx_register[0]                ; FX2_CLK   ;
; N/A           ; None        ; -5.127 ns ; FX2_flags[0] ; state_FX.001                  ; FX2_CLK   ;
; N/A           ; None        ; -5.129 ns ; FX2_FD[10]   ; Rx_register[10]               ; FX2_CLK   ;
; N/A           ; None        ; -5.218 ns ; FX2_flags[2] ; FX2_SLWR~reg0                 ; FX2_CLK   ;
; N/A           ; None        ; -5.467 ns ; LRCLK        ; AD_state[0]                   ; BCLK      ;
; N/A           ; None        ; -5.519 ns ; FX2_flags[0] ; state_FX.010                  ; FX2_CLK   ;
; N/A           ; None        ; -5.553 ns ; FX2_flags[0] ; FIFO_DATA_OUTPUT_ENABLE       ; FX2_CLK   ;
; N/A           ; None        ; -5.937 ns ; FX2_flags[2] ; Tx_read_clock                 ; FX2_CLK   ;
; N/A           ; None        ; -6.815 ns ; FX2_flags[0] ; RX_wait[6]                    ; FX2_CLK   ;
; N/A           ; None        ; -6.815 ns ; FX2_flags[0] ; RX_wait[7]                    ; FX2_CLK   ;
; N/A           ; None        ; -6.815 ns ; FX2_flags[0] ; RX_wait[2]                    ; FX2_CLK   ;
; N/A           ; None        ; -6.815 ns ; FX2_flags[0] ; RX_wait[4]                    ; FX2_CLK   ;
; N/A           ; None        ; -6.815 ns ; FX2_flags[0] ; RX_wait[3]                    ; FX2_CLK   ;
; N/A           ; None        ; -6.815 ns ; FX2_flags[0] ; RX_wait[5]                    ; FX2_CLK   ;
; N/A           ; None        ; -6.815 ns ; FX2_flags[0] ; RX_wait[0]                    ; FX2_CLK   ;
; N/A           ; None        ; -6.815 ns ; FX2_flags[0] ; RX_wait[1]                    ; FX2_CLK   ;
; N/A           ; None        ; -7.001 ns ; FX2_flags[2] ; TX_wait[4]                    ; FX2_CLK   ;
; N/A           ; None        ; -7.001 ns ; FX2_flags[2] ; TX_wait[6]                    ; FX2_CLK   ;
; N/A           ; None        ; -7.001 ns ; FX2_flags[2] ; TX_wait[2]                    ; FX2_CLK   ;
; N/A           ; None        ; -7.001 ns ; FX2_flags[2] ; TX_wait[5]                    ; FX2_CLK   ;
; N/A           ; None        ; -7.001 ns ; FX2_flags[2] ; TX_wait[1]                    ; FX2_CLK   ;
; N/A           ; None        ; -7.001 ns ; FX2_flags[2] ; TX_wait[3]                    ; FX2_CLK   ;
; N/A           ; None        ; -7.001 ns ; FX2_flags[2] ; TX_wait[7]                    ; FX2_CLK   ;
; N/A           ; None        ; -7.001 ns ; FX2_flags[2] ; TX_wait[0]                    ; FX2_CLK   ;
; N/A           ; None        ; -7.369 ns ; LRCLK        ; AD_state[1]                   ; BCLK      ;
+---------------+-------------+-----------+--------------+-------------------------------+-----------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Ignored Timing Assignments                                                                                                                       ;
+-----------------+---------+------------------+------------------------------+-------------+------------------------------------------------------+
; Option          ; Setting ; From             ; To                           ; Entity Name ; Help                                                 ;
+-----------------+---------+------------------+------------------------------+-------------+------------------------------------------------------+
; Cut Timing Path ; On      ; previous_rdempty ; wrempty_reg|dffpipe9|dffe10a ; dcfifo_gd41 ; Node named previous_rdempty removed during synthesis ;
+-----------------+---------+------------------+------------------------------+-------------+------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Timing Analyzer
    Info: Version 5.1 Build 176 10/26/2005 SJ Web Edition
    Info: Processing started: Sun Jul 30 22:05:05 2006
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Ozy_Janus -c Ozy_Janus --timing_analysis_only
Warning: Found 5 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[2]" as buffer
    Info: Detected ripple clock "clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[8]" as buffer
    Info: Detected ripple clock "Tx_read_clock" as buffer
    Info: Detected ripple clock "data_flag" as buffer
    Info: Detected ripple clock "FX2_SLRD~reg0" as buffer
Info: Found timing assignments -- calculating delays
Info: Slack time is 34.551 ns for clock "FX2_CLK" between source register "Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[7]" and destination register "Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[11]"
    Info: Fmax is 140.55 MHz (period= 7.115 ns)
    Info: + Largest register to register requirement is 41.402 ns
        Info: + Setup relationship between source and destination is 41.666 ns
            Info: + Latch edge is 41.666 ns
                Info: Clock period of Destination clock "FX2_CLK" is 41.666 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "FX2_CLK" is 41.666 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "FX2_CLK" to destination register is 5.374 ns
                Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 1; CLK Node = 'FX2_CLK'
                Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.283 ns; Loc. = CLKCTRL_G2; Fanout = 65; COMB Node = 'FX2_CLK~clkctrl'
                Info: 3: + IC(0.812 ns) + CELL(0.970 ns) = 3.065 ns; Loc. = LCFF_X1_Y6_N9; Fanout = 3; REG Node = 'FX2_SLRD~reg0'
                Info: 4: + IC(0.827 ns) + CELL(0.000 ns) = 3.892 ns; Loc. = CLKCTRL_G1; Fanout = 312; COMB Node = 'FX2_SLRD~reg0clkctrl'
                Info: 5: + IC(0.816 ns) + CELL(0.666 ns) = 5.374 ns; Loc. = LCFF_X18_Y6_N27; Fanout = 3; REG Node = 'Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[11]'
                Info: Total cell delay = 2.776 ns ( 51.66 % )
                Info: Total interconnect delay = 2.598 ns ( 48.34 % )
            Info: - Longest clock path from clock "FX2_CLK" to source register is 5.374 ns
                Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 1; CLK Node = 'FX2_CLK'
                Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.283 ns; Loc. = CLKCTRL_G2; Fanout = 65; COMB Node = 'FX2_CLK~clkctrl'
                Info: 3: + IC(0.812 ns) + CELL(0.970 ns) = 3.065 ns; Loc. = LCFF_X1_Y6_N9; Fanout = 3; REG Node = 'FX2_SLRD~reg0'
                Info: 4: + IC(0.827 ns) + CELL(0.000 ns) = 3.892 ns; Loc. = CLKCTRL_G1; Fanout = 312; COMB Node = 'FX2_SLRD~reg0clkctrl'
                Info: 5: + IC(0.816 ns) + CELL(0.666 ns) = 5.374 ns; Loc. = LCFF_X18_Y6_N19; Fanout = 5; REG Node = 'Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[7]'
                Info: Total cell delay = 2.776 ns ( 51.66 % )
                Info: Total interconnect delay = 2.598 ns ( 48.34 % )
        Info: - Micro clock to output delay of source is 0.304 ns
        Info: - Micro setup delay of destination is -0.040 ns
    Info: - Longest register to register delay is 6.851 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X18_Y6_N19; Fanout = 5; REG Node = 'Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[7]'
        Info: 2: + IC(1.162 ns) + CELL(0.616 ns) = 1.778 ns; Loc. = LCCOMB_X18_Y7_N10; Fanout = 1; COMB Node = 'Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|wrfull_eq_comp_aeb_int~79'
        Info: 3: + IC(1.067 ns) + CELL(0.206 ns) = 3.051 ns; Loc. = LCCOMB_X18_Y6_N30; Fanout = 1; COMB Node = 'Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|wrfull_eq_comp_aeb_int~81'
        Info: 4: + IC(0.371 ns) + CELL(0.206 ns) = 3.628 ns; Loc. = LCCOMB_X18_Y6_N0; Fanout = 30; COMB Node = 'Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|wrfull_eq_comp_aeb_int~0'
        Info: 5: + IC(0.379 ns) + CELL(0.202 ns) = 4.209 ns; Loc. = LCCOMB_X18_Y6_N28; Fanout = 4; COMB Node = 'Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|wrfull_eq_comp_aeb_int~84'
        Info: 6: + IC(0.382 ns) + CELL(0.596 ns) = 5.187 ns; Loc. = LCCOMB_X18_Y6_N2; Fanout = 2; COMB Node = 'Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|parity~COUT'
        Info: 7: + IC(0.000 ns) + CELL(0.086 ns) = 5.273 ns; Loc. = LCCOMB_X18_Y6_N4; Fanout = 2; COMB Node = 'Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|countera0~COUT'
        Info: 8: + IC(0.000 ns) + CELL(0.086 ns) = 5.359 ns; Loc. = LCCOMB_X18_Y6_N6; Fanout = 2; COMB Node = 'Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|countera1~COUT'
        Info: 9: + IC(0.000 ns) + CELL(0.086 ns) = 5.445 ns; Loc. = LCCOMB_X18_Y6_N8; Fanout = 2; COMB Node = 'Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|countera2~COUT'
        Info: 10: + IC(0.000 ns) + CELL(0.086 ns) = 5.531 ns; Loc. = LCCOMB_X18_Y6_N10; Fanout = 2; COMB Node = 'Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|countera3~COUT'
        Info: 11: + IC(0.000 ns) + CELL(0.086 ns) = 5.617 ns; Loc. = LCCOMB_X18_Y6_N12; Fanout = 2; COMB Node = 'Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|countera4~COUT'
        Info: 12: + IC(0.000 ns) + CELL(0.190 ns) = 5.807 ns; Loc. = LCCOMB_X18_Y6_N14; Fanout = 2; COMB Node = 'Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|countera5~COUT'
        Info: 13: + IC(0.000 ns) + CELL(0.086 ns) = 5.893 ns; Loc. = LCCOMB_X18_Y6_N16; Fanout = 2; COMB Node = 'Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|countera6~COUT'
        Info: 14: + IC(0.000 ns) + CELL(0.086 ns) = 5.979 ns; Loc. = LCCOMB_X18_Y6_N18; Fanout = 2; COMB Node = 'Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|countera7~COUT'
        Info: 15: + IC(0.000 ns) + CELL(0.086 ns) = 6.065 ns; Loc. = LCCOMB_X18_Y6_N20; Fanout = 2; COMB Node = 'Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|countera8~COUT'
        Info: 16: + IC(0.000 ns) + CELL(0.086 ns) = 6.151 ns; Loc. = LCCOMB_X18_Y6_N22; Fanout = 2; COMB Node = 'Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|countera9~COUT'
        Info: 17: + IC(0.000 ns) + CELL(0.086 ns) = 6.237 ns; Loc. = LCCOMB_X18_Y6_N24; Fanout = 1; COMB Node = 'Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|countera10~COUT'
        Info: 18: + IC(0.000 ns) + CELL(0.506 ns) = 6.743 ns; Loc. = LCCOMB_X18_Y6_N26; Fanout = 1; COMB Node = 'Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|countera11'
        Info: 19: + IC(0.000 ns) + CELL(0.108 ns) = 6.851 ns; Loc. = LCFF_X18_Y6_N27; Fanout = 3; REG Node = 'Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[11]'
        Info: Total cell delay = 3.490 ns ( 50.94 % )
        Info: Total interconnect delay = 3.361 ns ( 49.06 % )
Info: Slack time is 33.779 ns for clock "BCLK" between source memory "Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[0]" and destination register "state_PWM.00000"
    Info: Fmax is 72.35 MHz (period= 13.822 ns)
    Info: + Largest memory to register requirement is 39.791 ns
        Info: + Setup relationship between source and destination is 40.690 ns
            Info: + Latch edge is 40.690 ns
                Info: Clock period of Destination clock "BCLK" is 81.380 ns with inverted offset of 40.690 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "BCLK" is 81.380 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is -0.679 ns
            Info: + Shortest clock path from clock "BCLK" to destination register is 3.625 ns
                Info: 1: + IC(0.000 ns) + CELL(0.975 ns) = 0.975 ns; Loc. = PIN_127; Fanout = 488; CLK Node = 'BCLK'
                Info: 2: + IC(1.984 ns) + CELL(0.666 ns) = 3.625 ns; Loc. = LCFF_X20_Y6_N11; Fanout = 8; REG Node = 'state_PWM.00000'
                Info: Total cell delay = 1.641 ns ( 45.27 % )
                Info: Total interconnect delay = 1.984 ns ( 54.73 % )
            Info: - Longest clock path from clock "BCLK" to source memory is 4.304 ns
                Info: 1: + IC(0.000 ns) + CELL(0.975 ns) = 0.975 ns; Loc. = PIN_127; Fanout = 488; CLK Node = 'BCLK'
                Info: 2: + IC(2.514 ns) + CELL(0.815 ns) = 4.304 ns; Loc. = M4K_X11_Y12; Fanout = 6; MEM Node = 'Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[0]'
                Info: Total cell delay = 1.790 ns ( 41.59 % )
                Info: Total interconnect delay = 2.514 ns ( 58.41 % )
        Info: - Micro clock to output delay of source is 0.260 ns
        Info: - Micro setup delay of destination is -0.040 ns
    Info: - Longest memory to register delay is 6.012 ns
        Info: 1: + IC(0.000 ns) + CELL(0.109 ns) = 0.109 ns; Loc. = M4K_X11_Y12; Fanout = 6; MEM Node = 'Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[0]'
        Info: 2: + IC(2.659 ns) + CELL(0.651 ns) = 3.419 ns; Loc. = LCCOMB_X21_Y6_N30; Fanout = 3; COMB Node = 'rtl~361'
        Info: 3: + IC(0.394 ns) + CELL(0.624 ns) = 4.437 ns; Loc. = LCCOMB_X21_Y6_N2; Fanout = 2; COMB Node = 'rtl~362'
        Info: 4: + IC(0.693 ns) + CELL(0.206 ns) = 5.336 ns; Loc. = LCCOMB_X20_Y6_N26; Fanout = 1; COMB Node = 'Select~5613'
        Info: 5: + IC(0.366 ns) + CELL(0.202 ns) = 5.904 ns; Loc. = LCCOMB_X20_Y6_N10; Fanout = 1; COMB Node = 'Select~5614'
        Info: 6: + IC(0.000 ns) + CELL(0.108 ns) = 6.012 ns; Loc. = LCFF_X20_Y6_N11; Fanout = 8; REG Node = 'state_PWM.00000'
        Info: Total cell delay = 1.900 ns ( 31.60 % )
        Info: Total interconnect delay = 4.112 ns ( 68.40 % )
Info: Slack time is 20.826 ns for clock "CLK_24MHZ" between source register "clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[8]" and destination register "I2SAudioOut:I2SAO|local_left_sample[14]"
    Info: + Largest register to register requirement is 23.822 ns
        Info: + Setup relationship between source and destination is 20.345 ns
            Info: + Latch edge is 20.345 ns
                Info: Clock period of Destination clock "CLK_24MHZ" is 40.690 ns with inverted offset of 20.345 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "CLK_24MHZ" is 40.690 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is 3.741 ns
            Info: + Shortest clock path from clock "CLK_24MHZ" to destination register is 11.755 ns
                Info: 1: + IC(0.000 ns) + CELL(0.975 ns) = 0.975 ns; Loc. = PIN_120; Fanout = 76; CLK Node = 'CLK_24MHZ'
                Info: 2: + IC(6.373 ns) + CELL(0.970 ns) = 8.318 ns; Loc. = LCFF_X22_Y3_N11; Fanout = 5; REG Node = 'clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[2]'
                Info: 3: + IC(1.924 ns) + CELL(0.000 ns) = 10.242 ns; Loc. = CLKCTRL_G5; Fanout = 79; COMB Node = 'clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[2]~clkctrl'
                Info: 4: + IC(0.847 ns) + CELL(0.666 ns) = 11.755 ns; Loc. = LCFF_X20_Y3_N15; Fanout = 1; REG Node = 'I2SAudioOut:I2SAO|local_left_sample[14]'
                Info: Total cell delay = 2.611 ns ( 22.21 % )
                Info: Total interconnect delay = 9.144 ns ( 77.79 % )
            Info: - Longest clock path from clock "CLK_24MHZ" to source register is 8.014 ns
                Info: 1: + IC(0.000 ns) + CELL(0.975 ns) = 0.975 ns; Loc. = PIN_120; Fanout = 76; CLK Node = 'CLK_24MHZ'
                Info: 2: + IC(6.373 ns) + CELL(0.666 ns) = 8.014 ns; Loc. = LCFF_X22_Y3_N23; Fanout = 19; REG Node = 'clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[8]'
                Info: Total cell delay = 1.641 ns ( 20.48 % )
                Info: Total interconnect delay = 6.373 ns ( 79.52 % )
        Info: - Micro clock to output delay of source is 0.304 ns
        Info: - Micro setup delay of destination is -0.040 ns
    Info: - Longest register to register delay is 2.996 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X22_Y3_N23; Fanout = 19; REG Node = 'clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[8]'
        Info: 2: + IC(0.481 ns) + CELL(0.624 ns) = 1.105 ns; Loc. = LCCOMB_X22_Y3_N4; Fanout = 32; COMB Node = 'I2SAudioOut:I2SAO|local_left_sample[15]~0'
        Info: 3: + IC(1.036 ns) + CELL(0.855 ns) = 2.996 ns; Loc. = LCFF_X20_Y3_N15; Fanout = 1; REG Node = 'I2SAudioOut:I2SAO|local_left_sample[14]'
        Info: Total cell delay = 1.479 ns ( 49.37 % )
        Info: Total interconnect delay = 1.517 ns ( 50.63 % )
Info: No valid register-to-register data paths exist for clock "CBCLK"
Info: Minimum slack time is 668 ps for clock "FX2_CLK" between source register "Rx_register[10]" and destination memory "Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|ram_block4a10~portb_datain_reg0"
    Info: + Shortest register to memory delay is 3.384 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X7_Y8_N9; Fanout = 1; REG Node = 'Rx_register[10]'
        Info: 2: + IC(3.254 ns) + CELL(0.130 ns) = 3.384 ns; Loc. = M4K_X23_Y3; Fanout = 1; MEM Node = 'Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|ram_block4a10~portb_datain_reg0'
        Info: Total cell delay = 0.130 ns ( 3.84 % )
        Info: Total interconnect delay = 3.254 ns ( 96.16 % )
    Info: - Smallest register to memory requirement is 2.716 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is 0.000 ns
                Info: Clock period of Destination clock "FX2_CLK" is 41.666 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "FX2_CLK" is 41.666 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 2.753 ns
            Info: + Longest clock path from clock "FX2_CLK" to destination memory is 5.524 ns
                Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 1; CLK Node = 'FX2_CLK'
                Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.283 ns; Loc. = CLKCTRL_G2; Fanout = 65; COMB Node = 'FX2_CLK~clkctrl'
                Info: 3: + IC(0.812 ns) + CELL(0.970 ns) = 3.065 ns; Loc. = LCFF_X1_Y6_N9; Fanout = 3; REG Node = 'FX2_SLRD~reg0'
                Info: 4: + IC(0.827 ns) + CELL(0.000 ns) = 3.892 ns; Loc. = CLKCTRL_G1; Fanout = 312; COMB Node = 'FX2_SLRD~reg0clkctrl'
                Info: 5: + IC(0.774 ns) + CELL(0.858 ns) = 5.524 ns; Loc. = M4K_X23_Y3; Fanout = 1; MEM Node = 'Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|ram_block4a10~portb_datain_reg0'
                Info: Total cell delay = 2.968 ns ( 53.73 % )
                Info: Total interconnect delay = 2.556 ns ( 46.27 % )
            Info: - Shortest clock path from clock "FX2_CLK" to source register is 2.771 ns
                Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 1; CLK Node = 'FX2_CLK'
                Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.283 ns; Loc. = CLKCTRL_G2; Fanout = 65; COMB Node = 'FX2_CLK~clkctrl'
                Info: 3: + IC(0.822 ns) + CELL(0.666 ns) = 2.771 ns; Loc. = LCFF_X7_Y8_N9; Fanout = 1; REG Node = 'Rx_register[10]'
                Info: Total cell delay = 1.806 ns ( 65.18 % )
                Info: Total interconnect delay = 0.965 ns ( 34.82 % )
        Info: - Micro clock to output delay of source is 0.304 ns
        Info: + Micro hold delay of destination is 0.267 ns
Info: Minimum slack time is 499 ps for clock "BCLK" between source register "AD_state[3]" and destination register "AD_state[3]"
    Info: + Shortest register to register delay is 0.501 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X15_Y7_N3; Fanout = 20; REG Node = 'AD_state[3]'
        Info: 2: + IC(0.000 ns) + CELL(0.393 ns) = 0.393 ns; Loc. = LCCOMB_X15_Y7_N2; Fanout = 1; COMB Node = 'AD_state[3]~1424'
        Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.501 ns; Loc. = LCFF_X15_Y7_N3; Fanout = 20; REG Node = 'AD_state[3]'
        Info: Total cell delay = 0.501 ns ( 100.00 % )
    Info: - Smallest register to register requirement is 0.002 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is 0.000 ns
                Info: Clock period of Destination clock "BCLK" is 81.380 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "BCLK" is 81.380 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 0.000 ns
            Info: + Longest clock path from clock "BCLK" to destination register is 3.738 ns
                Info: 1: + IC(0.000 ns) + CELL(0.975 ns) = 0.975 ns; Loc. = PIN_127; Fanout = 488; CLK Node = 'BCLK'
                Info: 2: + IC(2.097 ns) + CELL(0.666 ns) = 3.738 ns; Loc. = LCFF_X15_Y7_N3; Fanout = 20; REG Node = 'AD_state[3]'
                Info: Total cell delay = 1.641 ns ( 43.90 % )
                Info: Total interconnect delay = 2.097 ns ( 56.10 % )
            Info: - Shortest clock path from clock "BCLK" to source register is 3.738 ns
                Info: 1: + IC(0.000 ns) + CELL(0.975 ns) = 0.975 ns; Loc. = PIN_127; Fanout = 488; CLK Node = 'BCLK'
                Info: 2: + IC(2.097 ns) + CELL(0.666 ns) = 3.738 ns; Loc. = LCFF_X15_Y7_N3; Fanout = 20; REG Node = 'AD_state[3]'
                Info: Total cell delay = 1.641 ns ( 43.90 % )
                Info: Total interconnect delay = 2.097 ns ( 56.10 % )
        Info: - Micro clock to output delay of source is 0.304 ns
        Info: + Micro hold delay of destination is 0.306 ns
Info: Minimum slack time is 499 ps for clock "CLK_24MHZ" between source register "TX_state[3]" and destination register "TX_state[3]"
    Info: + Shortest register to register delay is 0.501 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X14_Y10_N31; Fanout = 8; REG Node = 'TX_state[3]'
        Info: 2: + IC(0.000 ns) + CELL(0.393 ns) = 0.393 ns; Loc. = LCCOMB_X14_Y10_N30; Fanout = 1; COMB Node = 'TX_state~115'
        Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.501 ns; Loc. = LCFF_X14_Y10_N31; Fanout = 8; REG Node = 'TX_state[3]'
        Info: Total cell delay = 0.501 ns ( 100.00 % )
    Info: - Smallest register to register requirement is 0.002 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is 0.000 ns
                Info: Clock period of Destination clock "CLK_24MHZ" is 40.690 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "CLK_24MHZ" is 40.690 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 0.000 ns
            Info: + Longest clock path from clock "CLK_24MHZ" to destination register is 11.750 ns
                Info: 1: + IC(0.000 ns) + CELL(0.975 ns) = 0.975 ns; Loc. = PIN_120; Fanout = 76; CLK Node = 'CLK_24MHZ'
                Info: 2: + IC(6.373 ns) + CELL(0.970 ns) = 8.318 ns; Loc. = LCFF_X22_Y3_N11; Fanout = 5; REG Node = 'clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[2]'
                Info: 3: + IC(1.924 ns) + CELL(0.000 ns) = 10.242 ns; Loc. = CLKCTRL_G5; Fanout = 79; COMB Node = 'clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[2]~clkctrl'
                Info: 4: + IC(0.842 ns) + CELL(0.666 ns) = 11.750 ns; Loc. = LCFF_X14_Y10_N31; Fanout = 8; REG Node = 'TX_state[3]'
                Info: Total cell delay = 2.611 ns ( 22.22 % )
                Info: Total interconnect delay = 9.139 ns ( 77.78 % )
            Info: - Shortest clock path from clock "CLK_24MHZ" to source register is 11.750 ns
                Info: 1: + IC(0.000 ns) + CELL(0.975 ns) = 0.975 ns; Loc. = PIN_120; Fanout = 76; CLK Node = 'CLK_24MHZ'
                Info: 2: + IC(6.373 ns) + CELL(0.970 ns) = 8.318 ns; Loc. = LCFF_X22_Y3_N11; Fanout = 5; REG Node = 'clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[2]'
                Info: 3: + IC(1.924 ns) + CELL(0.000 ns) = 10.242 ns; Loc. = CLKCTRL_G5; Fanout = 79; COMB Node = 'clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[2]~clkctrl'
                Info: 4: + IC(0.842 ns) + CELL(0.666 ns) = 11.750 ns; Loc. = LCFF_X14_Y10_N31; Fanout = 8; REG Node = 'TX_state[3]'
                Info: Total cell delay = 2.611 ns ( 22.22 % )
                Info: Total interconnect delay = 9.139 ns ( 77.78 % )
        Info: - Micro clock to output delay of source is 0.304 ns
        Info: + Micro hold delay of destination is 0.306 ns
Info: tsu for register "AD_state[1]" (data pin = "LRCLK", clock pin = "BCLK") is 7.635 ns
    Info: + Longest pin to register delay is 11.332 ns
        Info: 1: + IC(0.000 ns) + CELL(0.975 ns) = 0.975 ns; Loc. = PIN_133; Fanout = 2; PIN Node = 'LRCLK'
        Info: 2: + IC(6.249 ns) + CELL(0.206 ns) = 7.430 ns; Loc. = LCCOMB_X15_Y9_N8; Fanout = 1; COMB Node = 'Select~5694'
        Info: 3: + IC(1.084 ns) + CELL(0.206 ns) = 8.720 ns; Loc. = LCCOMB_X15_Y7_N6; Fanout = 1; COMB Node = 'Select~5695'
        Info: 4: + IC(0.399 ns) + CELL(0.651 ns) = 9.770 ns; Loc. = LCCOMB_X15_Y7_N18; Fanout = 1; COMB Node = 'Select~5696'
        Info: 5: + IC(1.102 ns) + CELL(0.460 ns) = 11.332 ns; Loc. = LCFF_X15_Y6_N3; Fanout = 37; REG Node = 'AD_state[1]'
        Info: Total cell delay = 2.498 ns ( 22.04 % )
        Info: Total interconnect delay = 8.834 ns ( 77.96 % )
    Info: + Micro setup delay of destination is -0.040 ns
    Info: - Shortest clock path from clock "BCLK" to destination register is 3.657 ns
        Info: 1: + IC(0.000 ns) + CELL(0.975 ns) = 0.975 ns; Loc. = PIN_127; Fanout = 488; CLK Node = 'BCLK'
        Info: 2: + IC(2.016 ns) + CELL(0.666 ns) = 3.657 ns; Loc. = LCFF_X15_Y6_N3; Fanout = 37; REG Node = 'AD_state[1]'
        Info: Total cell delay = 1.641 ns ( 44.87 % )
        Info: Total interconnect delay = 2.016 ns ( 55.13 % )
Info: tco from clock "CLK_24MHZ" to destination pin "CDIN" through register "I2SAudioOut:I2SAO|outbit_o" is 17.232 ns
    Info: + Longest clock path from clock "CLK_24MHZ" to source register is 11.755 ns
        Info: 1: + IC(0.000 ns) + CELL(0.975 ns) = 0.975 ns; Loc. = PIN_120; Fanout = 76; CLK Node = 'CLK_24MHZ'
        Info: 2: + IC(6.373 ns) + CELL(0.970 ns) = 8.318 ns; Loc. = LCFF_X22_Y3_N11; Fanout = 5; REG Node = 'clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[2]'
        Info: 3: + IC(1.924 ns) + CELL(0.000 ns) = 10.242 ns; Loc. = CLKCTRL_G5; Fanout = 79; COMB Node = 'clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[2]~clkctrl'
        Info: 4: + IC(0.847 ns) + CELL(0.666 ns) = 11.755 ns; Loc. = LCFF_X20_Y3_N17; Fanout = 1; REG Node = 'I2SAudioOut:I2SAO|outbit_o'
        Info: Total cell delay = 2.611 ns ( 22.21 % )
        Info: Total interconnect delay = 9.144 ns ( 77.79 % )
    Info: + Micro clock to output delay of source is 0.304 ns
    Info: + Longest register to pin delay is 5.173 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X20_Y3_N17; Fanout = 1; REG Node = 'I2SAudioOut:I2SAO|outbit_o'
        Info: 2: + IC(2.077 ns) + CELL(3.096 ns) = 5.173 ns; Loc. = PIN_116; Fanout = 0; PIN Node = 'CDIN'
        Info: Total cell delay = 3.096 ns ( 59.85 % )
        Info: Total interconnect delay = 2.077 ns ( 40.15 % )
Info: Longest tpd from source pin "FX2_flags[2]" to destination pin "LED[4]" is 12.079 ns
    Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_5; Fanout = 5; PIN Node = 'FX2_flags[2]'
    Info: 2: + IC(7.818 ns) + CELL(3.266 ns) = 12.079 ns; Loc. = PIN_72; Fanout = 0; PIN Node = 'LED[4]'
    Info: Total cell delay = 4.261 ns ( 35.28 % )
    Info: Total interconnect delay = 7.818 ns ( 64.72 % )
Info: th for register "Tx_q[0]" (data pin = "CDOUT", clock pin = "CLK_24MHZ") is 4.360 ns
    Info: + Longest clock path from clock "CLK_24MHZ" to destination register is 11.724 ns
        Info: 1: + IC(0.000 ns) + CELL(0.975 ns) = 0.975 ns; Loc. = PIN_120; Fanout = 76; CLK Node = 'CLK_24MHZ'
        Info: 2: + IC(6.373 ns) + CELL(0.970 ns) = 8.318 ns; Loc. = LCFF_X22_Y3_N11; Fanout = 5; REG Node = 'clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[2]'
        Info: 3: + IC(1.924 ns) + CELL(0.000 ns) = 10.242 ns; Loc. = CLKCTRL_G5; Fanout = 79; COMB Node = 'clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[2]~clkctrl'
        Info: 4: + IC(0.816 ns) + CELL(0.666 ns) = 11.724 ns; Loc. = LCFF_X14_Y7_N31; Fanout = 2; REG Node = 'Tx_q[0]'
        Info: Total cell delay = 2.611 ns ( 22.27 % )
        Info: Total interconnect delay = 9.113 ns ( 77.73 % )
    Info: + Micro hold delay of destination is 0.306 ns
    Info: - Shortest pin to register delay is 7.670 ns
        Info: 1: + IC(0.000 ns) + CELL(0.985 ns) = 0.985 ns; Loc. = PIN_117; Fanout = 1; PIN Node = 'CDOUT'
        Info: 2: + IC(6.225 ns) + CELL(0.460 ns) = 7.670 ns; Loc. = LCFF_X14_Y7_N31; Fanout = 2; REG Node = 'Tx_q[0]'
        Info: Total cell delay = 1.445 ns ( 18.84 % )
        Info: Total interconnect delay = 6.225 ns ( 81.16 % )
Info: All timing requirements were met. See Report window for more details.
Warning: Found invalid timing assignments -- see Ignored Timing Assignments report for details
Info: Quartus II Timing Analyzer was successful. 0 errors, 2 warnings
    Info: Processing ended: Sun Jul 30 22:05:08 2006
    Info: Elapsed time: 00:00:03


