{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 17 14:46:38 2018 " "Info: Processing started: Thu May 17 14:46:38 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off CPU -c CPU_WITH_MEMORY --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off CPU -c CPU_WITH_MEMORY --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "incs_clock " "Info: Assuming node \"incs_clock\" is an undefined clock" {  } { { "ALU_TEST.bdf" "" { Schematic "D:/University/6th sem/SiFO/kursach/ALU_TEST.bdf" { { 200 128 296 216 "incs_clock" "" } } } } { "d:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "incs_clock" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "sra_clock " "Info: Assuming node \"sra_clock\" is an undefined clock" {  } { { "ALU_TEST.bdf" "" { Schematic "D:/University/6th sem/SiFO/kursach/ALU_TEST.bdf" { { 392 128 296 408 "sra_clock" "" } } } } { "d:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "sra_clock" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "ALU_TEST.bdf" "" { Schematic "D:/University/6th sem/SiFO/kursach/ALU_TEST.bdf" { { 152 128 296 168 "clk" "" } } } } { "d:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "nxor_first_clk " "Info: Assuming node \"nxor_first_clk\" is an undefined clock" {  } { { "ALU_TEST.bdf" "" { Schematic "D:/University/6th sem/SiFO/kursach/ALU_TEST.bdf" { { 296 128 296 312 "nxor_first_clk" "" } } } } { "d:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "nxor_first_clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "nxor_sec_clk " "Info: Assuming node \"nxor_sec_clk\" is an undefined clock" {  } { { "ALU_TEST.bdf" "" { Schematic "D:/University/6th sem/SiFO/kursach/ALU_TEST.bdf" { { 328 128 296 344 "nxor_sec_clk" "" } } } } { "d:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "nxor_sec_clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "notz_clock " "Info: Assuming node \"notz_clock\" is an undefined clock" {  } { { "ALU_TEST.bdf" "" { Schematic "D:/University/6th sem/SiFO/kursach/ALU_TEST.bdf" { { 248 128 296 264 "notz_clock" "" } } } } { "d:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "notz_clock" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "incs_clock register register ALU:inst\|INCS_COUNTER:inst\|lpm_counter:lpm_counter_component\|cntr_6bj:auto_generated\|safe_q\[0\] ALU:inst\|INCS_COUNTER:inst\|lpm_counter:lpm_counter_component\|cntr_6bj:auto_generated\|safe_q\[15\] 500.0 MHz Internal " "Info: Clock \"incs_clock\" Internal fmax is restricted to 500.0 MHz between source register \"ALU:inst\|INCS_COUNTER:inst\|lpm_counter:lpm_counter_component\|cntr_6bj:auto_generated\|safe_q\[0\]\" and destination register \"ALU:inst\|INCS_COUNTER:inst\|lpm_counter:lpm_counter_component\|cntr_6bj:auto_generated\|safe_q\[15\]\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.0 ns " "Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.231 ns + Longest register register " "Info: + Longest register to register delay is 1.231 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ALU:inst\|INCS_COUNTER:inst\|lpm_counter:lpm_counter_component\|cntr_6bj:auto_generated\|safe_q\[0\] 1 REG LCFF_X27_Y19_N1 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X27_Y19_N1; Fanout = 3; REG Node = 'ALU:inst\|INCS_COUNTER:inst\|lpm_counter:lpm_counter_component\|cntr_6bj:auto_generated\|safe_q\[0\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALU:inst|INCS_COUNTER:inst|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_6bj.tdf" "" { Text "D:/University/6th sem/SiFO/kursach/db/cntr_6bj.tdf" 139 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 0.458 ns ALU:inst\|INCS_COUNTER:inst\|lpm_counter:lpm_counter_component\|cntr_6bj:auto_generated\|counter_comb_bita0~COUT 2 COMB LCCOMB_X27_Y19_N0 2 " "Info: 2: + IC(0.000 ns) + CELL(0.458 ns) = 0.458 ns; Loc. = LCCOMB_X27_Y19_N0; Fanout = 2; COMB Node = 'ALU:inst\|INCS_COUNTER:inst\|lpm_counter:lpm_counter_component\|cntr_6bj:auto_generated\|counter_comb_bita0~COUT'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { ALU:inst|INCS_COUNTER:inst|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|safe_q[0] ALU:inst|INCS_COUNTER:inst|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|counter_comb_bita0~COUT } "NODE_NAME" } } { "db/cntr_6bj.tdf" "" { Text "D:/University/6th sem/SiFO/kursach/db/cntr_6bj.tdf" 37 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 0.493 ns ALU:inst\|INCS_COUNTER:inst\|lpm_counter:lpm_counter_component\|cntr_6bj:auto_generated\|counter_comb_bita1~COUT 3 COMB LCCOMB_X27_Y19_N2 2 " "Info: 3: + IC(0.000 ns) + CELL(0.035 ns) = 0.493 ns; Loc. = LCCOMB_X27_Y19_N2; Fanout = 2; COMB Node = 'ALU:inst\|INCS_COUNTER:inst\|lpm_counter:lpm_counter_component\|cntr_6bj:auto_generated\|counter_comb_bita1~COUT'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|INCS_COUNTER:inst|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|counter_comb_bita0~COUT ALU:inst|INCS_COUNTER:inst|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|counter_comb_bita1~COUT } "NODE_NAME" } } { "db/cntr_6bj.tdf" "" { Text "D:/University/6th sem/SiFO/kursach/db/cntr_6bj.tdf" 43 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 0.528 ns ALU:inst\|INCS_COUNTER:inst\|lpm_counter:lpm_counter_component\|cntr_6bj:auto_generated\|counter_comb_bita2~COUT 4 COMB LCCOMB_X27_Y19_N4 2 " "Info: 4: + IC(0.000 ns) + CELL(0.035 ns) = 0.528 ns; Loc. = LCCOMB_X27_Y19_N4; Fanout = 2; COMB Node = 'ALU:inst\|INCS_COUNTER:inst\|lpm_counter:lpm_counter_component\|cntr_6bj:auto_generated\|counter_comb_bita2~COUT'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|INCS_COUNTER:inst|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|counter_comb_bita1~COUT ALU:inst|INCS_COUNTER:inst|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|counter_comb_bita2~COUT } "NODE_NAME" } } { "db/cntr_6bj.tdf" "" { Text "D:/University/6th sem/SiFO/kursach/db/cntr_6bj.tdf" 49 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 0.563 ns ALU:inst\|INCS_COUNTER:inst\|lpm_counter:lpm_counter_component\|cntr_6bj:auto_generated\|counter_comb_bita3~COUT 5 COMB LCCOMB_X27_Y19_N6 2 " "Info: 5: + IC(0.000 ns) + CELL(0.035 ns) = 0.563 ns; Loc. = LCCOMB_X27_Y19_N6; Fanout = 2; COMB Node = 'ALU:inst\|INCS_COUNTER:inst\|lpm_counter:lpm_counter_component\|cntr_6bj:auto_generated\|counter_comb_bita3~COUT'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|INCS_COUNTER:inst|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|counter_comb_bita2~COUT ALU:inst|INCS_COUNTER:inst|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|counter_comb_bita3~COUT } "NODE_NAME" } } { "db/cntr_6bj.tdf" "" { Text "D:/University/6th sem/SiFO/kursach/db/cntr_6bj.tdf" 55 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 0.598 ns ALU:inst\|INCS_COUNTER:inst\|lpm_counter:lpm_counter_component\|cntr_6bj:auto_generated\|counter_comb_bita4~COUT 6 COMB LCCOMB_X27_Y19_N8 2 " "Info: 6: + IC(0.000 ns) + CELL(0.035 ns) = 0.598 ns; Loc. = LCCOMB_X27_Y19_N8; Fanout = 2; COMB Node = 'ALU:inst\|INCS_COUNTER:inst\|lpm_counter:lpm_counter_component\|cntr_6bj:auto_generated\|counter_comb_bita4~COUT'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|INCS_COUNTER:inst|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|counter_comb_bita3~COUT ALU:inst|INCS_COUNTER:inst|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|counter_comb_bita4~COUT } "NODE_NAME" } } { "db/cntr_6bj.tdf" "" { Text "D:/University/6th sem/SiFO/kursach/db/cntr_6bj.tdf" 61 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 0.633 ns ALU:inst\|INCS_COUNTER:inst\|lpm_counter:lpm_counter_component\|cntr_6bj:auto_generated\|counter_comb_bita5~COUT 7 COMB LCCOMB_X27_Y19_N10 2 " "Info: 7: + IC(0.000 ns) + CELL(0.035 ns) = 0.633 ns; Loc. = LCCOMB_X27_Y19_N10; Fanout = 2; COMB Node = 'ALU:inst\|INCS_COUNTER:inst\|lpm_counter:lpm_counter_component\|cntr_6bj:auto_generated\|counter_comb_bita5~COUT'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|INCS_COUNTER:inst|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|counter_comb_bita4~COUT ALU:inst|INCS_COUNTER:inst|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|counter_comb_bita5~COUT } "NODE_NAME" } } { "db/cntr_6bj.tdf" "" { Text "D:/University/6th sem/SiFO/kursach/db/cntr_6bj.tdf" 67 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 0.668 ns ALU:inst\|INCS_COUNTER:inst\|lpm_counter:lpm_counter_component\|cntr_6bj:auto_generated\|counter_comb_bita6~COUT 8 COMB LCCOMB_X27_Y19_N12 2 " "Info: 8: + IC(0.000 ns) + CELL(0.035 ns) = 0.668 ns; Loc. = LCCOMB_X27_Y19_N12; Fanout = 2; COMB Node = 'ALU:inst\|INCS_COUNTER:inst\|lpm_counter:lpm_counter_component\|cntr_6bj:auto_generated\|counter_comb_bita6~COUT'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|INCS_COUNTER:inst|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|counter_comb_bita5~COUT ALU:inst|INCS_COUNTER:inst|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|counter_comb_bita6~COUT } "NODE_NAME" } } { "db/cntr_6bj.tdf" "" { Text "D:/University/6th sem/SiFO/kursach/db/cntr_6bj.tdf" 73 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 0.764 ns ALU:inst\|INCS_COUNTER:inst\|lpm_counter:lpm_counter_component\|cntr_6bj:auto_generated\|counter_comb_bita7~COUT 9 COMB LCCOMB_X27_Y19_N14 2 " "Info: 9: + IC(0.000 ns) + CELL(0.096 ns) = 0.764 ns; Loc. = LCCOMB_X27_Y19_N14; Fanout = 2; COMB Node = 'ALU:inst\|INCS_COUNTER:inst\|lpm_counter:lpm_counter_component\|cntr_6bj:auto_generated\|counter_comb_bita7~COUT'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { ALU:inst|INCS_COUNTER:inst|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|counter_comb_bita6~COUT ALU:inst|INCS_COUNTER:inst|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|counter_comb_bita7~COUT } "NODE_NAME" } } { "db/cntr_6bj.tdf" "" { Text "D:/University/6th sem/SiFO/kursach/db/cntr_6bj.tdf" 79 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 0.799 ns ALU:inst\|INCS_COUNTER:inst\|lpm_counter:lpm_counter_component\|cntr_6bj:auto_generated\|counter_comb_bita8~COUT 10 COMB LCCOMB_X27_Y19_N16 2 " "Info: 10: + IC(0.000 ns) + CELL(0.035 ns) = 0.799 ns; Loc. = LCCOMB_X27_Y19_N16; Fanout = 2; COMB Node = 'ALU:inst\|INCS_COUNTER:inst\|lpm_counter:lpm_counter_component\|cntr_6bj:auto_generated\|counter_comb_bita8~COUT'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|INCS_COUNTER:inst|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|counter_comb_bita7~COUT ALU:inst|INCS_COUNTER:inst|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|counter_comb_bita8~COUT } "NODE_NAME" } } { "db/cntr_6bj.tdf" "" { Text "D:/University/6th sem/SiFO/kursach/db/cntr_6bj.tdf" 85 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 0.834 ns ALU:inst\|INCS_COUNTER:inst\|lpm_counter:lpm_counter_component\|cntr_6bj:auto_generated\|counter_comb_bita9~COUT 11 COMB LCCOMB_X27_Y19_N18 2 " "Info: 11: + IC(0.000 ns) + CELL(0.035 ns) = 0.834 ns; Loc. = LCCOMB_X27_Y19_N18; Fanout = 2; COMB Node = 'ALU:inst\|INCS_COUNTER:inst\|lpm_counter:lpm_counter_component\|cntr_6bj:auto_generated\|counter_comb_bita9~COUT'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|INCS_COUNTER:inst|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|counter_comb_bita8~COUT ALU:inst|INCS_COUNTER:inst|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|counter_comb_bita9~COUT } "NODE_NAME" } } { "db/cntr_6bj.tdf" "" { Text "D:/University/6th sem/SiFO/kursach/db/cntr_6bj.tdf" 91 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 0.869 ns ALU:inst\|INCS_COUNTER:inst\|lpm_counter:lpm_counter_component\|cntr_6bj:auto_generated\|counter_comb_bita10~COUT 12 COMB LCCOMB_X27_Y19_N20 2 " "Info: 12: + IC(0.000 ns) + CELL(0.035 ns) = 0.869 ns; Loc. = LCCOMB_X27_Y19_N20; Fanout = 2; COMB Node = 'ALU:inst\|INCS_COUNTER:inst\|lpm_counter:lpm_counter_component\|cntr_6bj:auto_generated\|counter_comb_bita10~COUT'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|INCS_COUNTER:inst|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|counter_comb_bita9~COUT ALU:inst|INCS_COUNTER:inst|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|counter_comb_bita10~COUT } "NODE_NAME" } } { "db/cntr_6bj.tdf" "" { Text "D:/University/6th sem/SiFO/kursach/db/cntr_6bj.tdf" 97 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 0.904 ns ALU:inst\|INCS_COUNTER:inst\|lpm_counter:lpm_counter_component\|cntr_6bj:auto_generated\|counter_comb_bita11~COUT 13 COMB LCCOMB_X27_Y19_N22 2 " "Info: 13: + IC(0.000 ns) + CELL(0.035 ns) = 0.904 ns; Loc. = LCCOMB_X27_Y19_N22; Fanout = 2; COMB Node = 'ALU:inst\|INCS_COUNTER:inst\|lpm_counter:lpm_counter_component\|cntr_6bj:auto_generated\|counter_comb_bita11~COUT'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|INCS_COUNTER:inst|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|counter_comb_bita10~COUT ALU:inst|INCS_COUNTER:inst|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|counter_comb_bita11~COUT } "NODE_NAME" } } { "db/cntr_6bj.tdf" "" { Text "D:/University/6th sem/SiFO/kursach/db/cntr_6bj.tdf" 103 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 0.939 ns ALU:inst\|INCS_COUNTER:inst\|lpm_counter:lpm_counter_component\|cntr_6bj:auto_generated\|counter_comb_bita12~COUT 14 COMB LCCOMB_X27_Y19_N24 2 " "Info: 14: + IC(0.000 ns) + CELL(0.035 ns) = 0.939 ns; Loc. = LCCOMB_X27_Y19_N24; Fanout = 2; COMB Node = 'ALU:inst\|INCS_COUNTER:inst\|lpm_counter:lpm_counter_component\|cntr_6bj:auto_generated\|counter_comb_bita12~COUT'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|INCS_COUNTER:inst|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|counter_comb_bita11~COUT ALU:inst|INCS_COUNTER:inst|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|counter_comb_bita12~COUT } "NODE_NAME" } } { "db/cntr_6bj.tdf" "" { Text "D:/University/6th sem/SiFO/kursach/db/cntr_6bj.tdf" 109 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 0.974 ns ALU:inst\|INCS_COUNTER:inst\|lpm_counter:lpm_counter_component\|cntr_6bj:auto_generated\|counter_comb_bita13~COUT 15 COMB LCCOMB_X27_Y19_N26 2 " "Info: 15: + IC(0.000 ns) + CELL(0.035 ns) = 0.974 ns; Loc. = LCCOMB_X27_Y19_N26; Fanout = 2; COMB Node = 'ALU:inst\|INCS_COUNTER:inst\|lpm_counter:lpm_counter_component\|cntr_6bj:auto_generated\|counter_comb_bita13~COUT'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|INCS_COUNTER:inst|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|counter_comb_bita12~COUT ALU:inst|INCS_COUNTER:inst|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|counter_comb_bita13~COUT } "NODE_NAME" } } { "db/cntr_6bj.tdf" "" { Text "D:/University/6th sem/SiFO/kursach/db/cntr_6bj.tdf" 115 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 1.009 ns ALU:inst\|INCS_COUNTER:inst\|lpm_counter:lpm_counter_component\|cntr_6bj:auto_generated\|counter_comb_bita14~COUT 16 COMB LCCOMB_X27_Y19_N28 1 " "Info: 16: + IC(0.000 ns) + CELL(0.035 ns) = 1.009 ns; Loc. = LCCOMB_X27_Y19_N28; Fanout = 1; COMB Node = 'ALU:inst\|INCS_COUNTER:inst\|lpm_counter:lpm_counter_component\|cntr_6bj:auto_generated\|counter_comb_bita14~COUT'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ALU:inst|INCS_COUNTER:inst|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|counter_comb_bita13~COUT ALU:inst|INCS_COUNTER:inst|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|counter_comb_bita14~COUT } "NODE_NAME" } } { "db/cntr_6bj.tdf" "" { Text "D:/University/6th sem/SiFO/kursach/db/cntr_6bj.tdf" 121 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 1.134 ns ALU:inst\|INCS_COUNTER:inst\|lpm_counter:lpm_counter_component\|cntr_6bj:auto_generated\|counter_comb_bita15 17 COMB LCCOMB_X27_Y19_N30 1 " "Info: 17: + IC(0.000 ns) + CELL(0.125 ns) = 1.134 ns; Loc. = LCCOMB_X27_Y19_N30; Fanout = 1; COMB Node = 'ALU:inst\|INCS_COUNTER:inst\|lpm_counter:lpm_counter_component\|cntr_6bj:auto_generated\|counter_comb_bita15'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { ALU:inst|INCS_COUNTER:inst|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|counter_comb_bita14~COUT ALU:inst|INCS_COUNTER:inst|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|counter_comb_bita15 } "NODE_NAME" } } { "db/cntr_6bj.tdf" "" { Text "D:/University/6th sem/SiFO/kursach/db/cntr_6bj.tdf" 127 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.097 ns) 1.231 ns ALU:inst\|INCS_COUNTER:inst\|lpm_counter:lpm_counter_component\|cntr_6bj:auto_generated\|safe_q\[15\] 18 REG LCFF_X27_Y19_N31 2 " "Info: 18: + IC(0.000 ns) + CELL(0.097 ns) = 1.231 ns; Loc. = LCFF_X27_Y19_N31; Fanout = 2; REG Node = 'ALU:inst\|INCS_COUNTER:inst\|lpm_counter:lpm_counter_component\|cntr_6bj:auto_generated\|safe_q\[15\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.097 ns" { ALU:inst|INCS_COUNTER:inst|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|counter_comb_bita15 ALU:inst|INCS_COUNTER:inst|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|safe_q[15] } "NODE_NAME" } } { "db/cntr_6bj.tdf" "" { Text "D:/University/6th sem/SiFO/kursach/db/cntr_6bj.tdf" 139 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.231 ns ( 100.00 % ) " "Info: Total cell delay = 1.231 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.231 ns" { ALU:inst|INCS_COUNTER:inst|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|safe_q[0] ALU:inst|INCS_COUNTER:inst|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|counter_comb_bita0~COUT ALU:inst|INCS_COUNTER:inst|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|counter_comb_bita1~COUT ALU:inst|INCS_COUNTER:inst|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|counter_comb_bita2~COUT ALU:inst|INCS_COUNTER:inst|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|counter_comb_bita3~COUT ALU:inst|INCS_COUNTER:inst|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|counter_comb_bita4~COUT ALU:inst|INCS_COUNTER:inst|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|counter_comb_bita5~COUT ALU:inst|INCS_COUNTER:inst|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|counter_comb_bita6~COUT ALU:inst|INCS_COUNTER:inst|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|counter_comb_bita7~COUT ALU:inst|INCS_COUNTER:inst|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|counter_comb_bita8~COUT ALU:inst|INCS_COUNTER:inst|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|counter_comb_bita9~COUT ALU:inst|INCS_COUNTER:inst|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|counter_comb_bita10~COUT ALU:inst|INCS_COUNTER:inst|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|counter_comb_bita11~COUT ALU:inst|INCS_COUNTER:inst|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|counter_comb_bita12~COUT ALU:inst|INCS_COUNTER:inst|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|counter_comb_bita13~COUT ALU:inst|INCS_COUNTER:inst|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|counter_comb_bita14~COUT ALU:inst|INCS_COUNTER:inst|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|counter_comb_bita15 ALU:inst|INCS_COUNTER:inst|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|safe_q[15] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "1.231 ns" { ALU:inst|INCS_COUNTER:inst|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|safe_q[0] {} ALU:inst|INCS_COUNTER:inst|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|counter_comb_bita0~COUT {} ALU:inst|INCS_COUNTER:inst|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|counter_comb_bita1~COUT {} ALU:inst|INCS_COUNTER:inst|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|counter_comb_bita2~COUT {} ALU:inst|INCS_COUNTER:inst|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|counter_comb_bita3~COUT {} ALU:inst|INCS_COUNTER:inst|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|counter_comb_bita4~COUT {} ALU:inst|INCS_COUNTER:inst|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|counter_comb_bita5~COUT {} ALU:inst|INCS_COUNTER:inst|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|counter_comb_bita6~COUT {} ALU:inst|INCS_COUNTER:inst|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|counter_comb_bita7~COUT {} ALU:inst|INCS_COUNTER:inst|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|counter_comb_bita8~COUT {} ALU:inst|INCS_COUNTER:inst|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|counter_comb_bita9~COUT {} ALU:inst|INCS_COUNTER:inst|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|counter_comb_bita10~COUT {} ALU:inst|INCS_COUNTER:inst|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|counter_comb_bita11~COUT {} ALU:inst|INCS_COUNTER:inst|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|counter_comb_bita12~COUT {} ALU:inst|INCS_COUNTER:inst|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|counter_comb_bita13~COUT {} ALU:inst|INCS_COUNTER:inst|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|counter_comb_bita14~COUT {} ALU:inst|INCS_COUNTER:inst|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|counter_comb_bita15 {} ALU:inst|INCS_COUNTER:inst|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|safe_q[15] {} } { 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.458ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.096ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.125ns 0.097ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "incs_clock destination 2.480 ns + Shortest register " "Info: + Shortest clock path from clock \"incs_clock\" to destination register is 2.480 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns incs_clock 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'incs_clock'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { incs_clock } "NODE_NAME" } } { "ALU_TEST.bdf" "" { Schematic "D:/University/6th sem/SiFO/kursach/ALU_TEST.bdf" { { 200 128 296 216 "incs_clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns incs_clock~clkctrl 2 COMB CLKCTRL_G3 16 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 16; COMB Node = 'incs_clock~clkctrl'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { incs_clock incs_clock~clkctrl } "NODE_NAME" } } { "ALU_TEST.bdf" "" { Schematic "D:/University/6th sem/SiFO/kursach/ALU_TEST.bdf" { { 200 128 296 216 "incs_clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.665 ns) + CELL(0.618 ns) 2.480 ns ALU:inst\|INCS_COUNTER:inst\|lpm_counter:lpm_counter_component\|cntr_6bj:auto_generated\|safe_q\[15\] 3 REG LCFF_X27_Y19_N31 2 " "Info: 3: + IC(0.665 ns) + CELL(0.618 ns) = 2.480 ns; Loc. = LCFF_X27_Y19_N31; Fanout = 2; REG Node = 'ALU:inst\|INCS_COUNTER:inst\|lpm_counter:lpm_counter_component\|cntr_6bj:auto_generated\|safe_q\[15\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.283 ns" { incs_clock~clkctrl ALU:inst|INCS_COUNTER:inst|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|safe_q[15] } "NODE_NAME" } } { "db/cntr_6bj.tdf" "" { Text "D:/University/6th sem/SiFO/kursach/db/cntr_6bj.tdf" 139 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.35 % ) " "Info: Total cell delay = 1.472 ns ( 59.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.008 ns ( 40.65 % ) " "Info: Total interconnect delay = 1.008 ns ( 40.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.480 ns" { incs_clock incs_clock~clkctrl ALU:inst|INCS_COUNTER:inst|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|safe_q[15] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "2.480 ns" { incs_clock {} incs_clock~combout {} incs_clock~clkctrl {} ALU:inst|INCS_COUNTER:inst|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|safe_q[15] {} } { 0.000ns 0.000ns 0.343ns 0.665ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "incs_clock source 2.480 ns - Longest register " "Info: - Longest clock path from clock \"incs_clock\" to source register is 2.480 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns incs_clock 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'incs_clock'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { incs_clock } "NODE_NAME" } } { "ALU_TEST.bdf" "" { Schematic "D:/University/6th sem/SiFO/kursach/ALU_TEST.bdf" { { 200 128 296 216 "incs_clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns incs_clock~clkctrl 2 COMB CLKCTRL_G3 16 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 16; COMB Node = 'incs_clock~clkctrl'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { incs_clock incs_clock~clkctrl } "NODE_NAME" } } { "ALU_TEST.bdf" "" { Schematic "D:/University/6th sem/SiFO/kursach/ALU_TEST.bdf" { { 200 128 296 216 "incs_clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.665 ns) + CELL(0.618 ns) 2.480 ns ALU:inst\|INCS_COUNTER:inst\|lpm_counter:lpm_counter_component\|cntr_6bj:auto_generated\|safe_q\[0\] 3 REG LCFF_X27_Y19_N1 3 " "Info: 3: + IC(0.665 ns) + CELL(0.618 ns) = 2.480 ns; Loc. = LCFF_X27_Y19_N1; Fanout = 3; REG Node = 'ALU:inst\|INCS_COUNTER:inst\|lpm_counter:lpm_counter_component\|cntr_6bj:auto_generated\|safe_q\[0\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.283 ns" { incs_clock~clkctrl ALU:inst|INCS_COUNTER:inst|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_6bj.tdf" "" { Text "D:/University/6th sem/SiFO/kursach/db/cntr_6bj.tdf" 139 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.35 % ) " "Info: Total cell delay = 1.472 ns ( 59.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.008 ns ( 40.65 % ) " "Info: Total interconnect delay = 1.008 ns ( 40.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.480 ns" { incs_clock incs_clock~clkctrl ALU:inst|INCS_COUNTER:inst|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|safe_q[0] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "2.480 ns" { incs_clock {} incs_clock~combout {} incs_clock~clkctrl {} ALU:inst|INCS_COUNTER:inst|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 0.343ns 0.665ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.480 ns" { incs_clock incs_clock~clkctrl ALU:inst|INCS_COUNTER:inst|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|safe_q[15] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "2.480 ns" { incs_clock {} incs_clock~combout {} incs_clock~clkctrl {} ALU:inst|INCS_COUNTER:inst|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|safe_q[15] {} } { 0.000ns 0.000ns 0.343ns 0.665ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.480 ns" { incs_clock incs_clock~clkctrl ALU:inst|INCS_COUNTER:inst|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|safe_q[0] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "2.480 ns" { incs_clock {} incs_clock~combout {} incs_clock~clkctrl {} ALU:inst|INCS_COUNTER:inst|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 0.343ns 0.665ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "db/cntr_6bj.tdf" "" { Text "D:/University/6th sem/SiFO/kursach/db/cntr_6bj.tdf" 139 8 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "db/cntr_6bj.tdf" "" { Text "D:/University/6th sem/SiFO/kursach/db/cntr_6bj.tdf" 139 8 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.231 ns" { ALU:inst|INCS_COUNTER:inst|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|safe_q[0] ALU:inst|INCS_COUNTER:inst|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|counter_comb_bita0~COUT ALU:inst|INCS_COUNTER:inst|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|counter_comb_bita1~COUT ALU:inst|INCS_COUNTER:inst|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|counter_comb_bita2~COUT ALU:inst|INCS_COUNTER:inst|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|counter_comb_bita3~COUT ALU:inst|INCS_COUNTER:inst|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|counter_comb_bita4~COUT ALU:inst|INCS_COUNTER:inst|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|counter_comb_bita5~COUT ALU:inst|INCS_COUNTER:inst|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|counter_comb_bita6~COUT ALU:inst|INCS_COUNTER:inst|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|counter_comb_bita7~COUT ALU:inst|INCS_COUNTER:inst|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|counter_comb_bita8~COUT ALU:inst|INCS_COUNTER:inst|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|counter_comb_bita9~COUT ALU:inst|INCS_COUNTER:inst|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|counter_comb_bita10~COUT ALU:inst|INCS_COUNTER:inst|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|counter_comb_bita11~COUT ALU:inst|INCS_COUNTER:inst|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|counter_comb_bita12~COUT ALU:inst|INCS_COUNTER:inst|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|counter_comb_bita13~COUT ALU:inst|INCS_COUNTER:inst|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|counter_comb_bita14~COUT ALU:inst|INCS_COUNTER:inst|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|counter_comb_bita15 ALU:inst|INCS_COUNTER:inst|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|safe_q[15] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "1.231 ns" { ALU:inst|INCS_COUNTER:inst|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|safe_q[0] {} ALU:inst|INCS_COUNTER:inst|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|counter_comb_bita0~COUT {} ALU:inst|INCS_COUNTER:inst|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|counter_comb_bita1~COUT {} ALU:inst|INCS_COUNTER:inst|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|counter_comb_bita2~COUT {} ALU:inst|INCS_COUNTER:inst|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|counter_comb_bita3~COUT {} ALU:inst|INCS_COUNTER:inst|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|counter_comb_bita4~COUT {} ALU:inst|INCS_COUNTER:inst|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|counter_comb_bita5~COUT {} ALU:inst|INCS_COUNTER:inst|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|counter_comb_bita6~COUT {} ALU:inst|INCS_COUNTER:inst|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|counter_comb_bita7~COUT {} ALU:inst|INCS_COUNTER:inst|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|counter_comb_bita8~COUT {} ALU:inst|INCS_COUNTER:inst|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|counter_comb_bita9~COUT {} ALU:inst|INCS_COUNTER:inst|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|counter_comb_bita10~COUT {} ALU:inst|INCS_COUNTER:inst|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|counter_comb_bita11~COUT {} ALU:inst|INCS_COUNTER:inst|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|counter_comb_bita12~COUT {} ALU:inst|INCS_COUNTER:inst|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|counter_comb_bita13~COUT {} ALU:inst|INCS_COUNTER:inst|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|counter_comb_bita14~COUT {} ALU:inst|INCS_COUNTER:inst|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|counter_comb_bita15 {} ALU:inst|INCS_COUNTER:inst|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|safe_q[15] {} } { 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.458ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.096ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.125ns 0.097ns } "" } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.480 ns" { incs_clock incs_clock~clkctrl ALU:inst|INCS_COUNTER:inst|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|safe_q[15] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "2.480 ns" { incs_clock {} incs_clock~combout {} incs_clock~clkctrl {} ALU:inst|INCS_COUNTER:inst|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|safe_q[15] {} } { 0.000ns 0.000ns 0.343ns 0.665ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.480 ns" { incs_clock incs_clock~clkctrl ALU:inst|INCS_COUNTER:inst|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|safe_q[0] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "2.480 ns" { incs_clock {} incs_clock~combout {} incs_clock~clkctrl {} ALU:inst|INCS_COUNTER:inst|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 0.343ns 0.665ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALU:inst|INCS_COUNTER:inst|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|safe_q[15] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { ALU:inst|INCS_COUNTER:inst|lpm_counter:lpm_counter_component|cntr_6bj:auto_generated|safe_q[15] {} } {  } {  } "" } } { "db/cntr_6bj.tdf" "" { Text "D:/University/6th sem/SiFO/kursach/db/cntr_6bj.tdf" 139 8 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "sra_clock " "Info: No valid register-to-register data paths exist for clock \"sra_clock\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register ALU:inst\|Z_FLAG:inst3\|lpm_ff:lpm_ff_component\|dffs\[0\] register ALU:inst\|Z_FLAG:inst3\|lpm_ff:lpm_ff_component\|dffs\[0\] 385.8 MHz 2.592 ns Internal " "Info: Clock \"clk\" has Internal fmax of 385.8 MHz between source register \"ALU:inst\|Z_FLAG:inst3\|lpm_ff:lpm_ff_component\|dffs\[0\]\" and destination register \"ALU:inst\|Z_FLAG:inst3\|lpm_ff:lpm_ff_component\|dffs\[0\]\" (period= 2.592 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.408 ns + Longest register register " "Info: + Longest register to register delay is 2.408 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ALU:inst\|Z_FLAG:inst3\|lpm_ff:lpm_ff_component\|dffs\[0\] 1 REG LCFF_X25_Y19_N17 17 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X25_Y19_N17; Fanout = 17; REG Node = 'ALU:inst\|Z_FLAG:inst3\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALU:inst|Z_FLAG:inst3|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.516 ns) + CELL(0.053 ns) 0.569 ns ALU:inst\|ALU_RESULT_BUSTRI:inst1\|lpm_bustri:lpm_bustri_component\|dout\[10\]~41 2 COMB LCCOMB_X23_Y19_N0 1 " "Info: 2: + IC(0.516 ns) + CELL(0.053 ns) = 0.569 ns; Loc. = LCCOMB_X23_Y19_N0; Fanout = 1; COMB Node = 'ALU:inst\|ALU_RESULT_BUSTRI:inst1\|lpm_bustri:lpm_bustri_component\|dout\[10\]~41'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.569 ns" { ALU:inst|Z_FLAG:inst3|lpm_ff:lpm_ff_component|dffs[0] ALU:inst|ALU_RESULT_BUSTRI:inst1|lpm_bustri:lpm_bustri_component|dout[10]~41 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.217 ns) + CELL(0.053 ns) 0.839 ns ALU:inst\|ALU_RESULT_BUSTRI:inst1\|lpm_bustri:lpm_bustri_component\|dout\[10\]~42 3 COMB LCCOMB_X23_Y19_N16 1 " "Info: 3: + IC(0.217 ns) + CELL(0.053 ns) = 0.839 ns; Loc. = LCCOMB_X23_Y19_N16; Fanout = 1; COMB Node = 'ALU:inst\|ALU_RESULT_BUSTRI:inst1\|lpm_bustri:lpm_bustri_component\|dout\[10\]~42'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.270 ns" { ALU:inst|ALU_RESULT_BUSTRI:inst1|lpm_bustri:lpm_bustri_component|dout[10]~41 ALU:inst|ALU_RESULT_BUSTRI:inst1|lpm_bustri:lpm_bustri_component|dout[10]~42 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.222 ns) + CELL(0.053 ns) 1.114 ns ALU:inst\|ALU_RESULT_BUSTRI:inst1\|lpm_bustri:lpm_bustri_component\|dout\[10\]~43 4 COMB LCCOMB_X23_Y19_N4 2 " "Info: 4: + IC(0.222 ns) + CELL(0.053 ns) = 1.114 ns; Loc. = LCCOMB_X23_Y19_N4; Fanout = 2; COMB Node = 'ALU:inst\|ALU_RESULT_BUSTRI:inst1\|lpm_bustri:lpm_bustri_component\|dout\[10\]~43'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.275 ns" { ALU:inst|ALU_RESULT_BUSTRI:inst1|lpm_bustri:lpm_bustri_component|dout[10]~42 ALU:inst|ALU_RESULT_BUSTRI:inst1|lpm_bustri:lpm_bustri_component|dout[10]~43 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.341 ns) + CELL(0.272 ns) 1.727 ns ALU:inst\|Z_FLAG_OR:inst15\|lpm_or:lpm_or_component\|or_node\[0\]\[15\]~2 5 COMB LCCOMB_X22_Y19_N12 1 " "Info: 5: + IC(0.341 ns) + CELL(0.272 ns) = 1.727 ns; Loc. = LCCOMB_X22_Y19_N12; Fanout = 1; COMB Node = 'ALU:inst\|Z_FLAG_OR:inst15\|lpm_or:lpm_or_component\|or_node\[0\]\[15\]~2'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.613 ns" { ALU:inst|ALU_RESULT_BUSTRI:inst1|lpm_bustri:lpm_bustri_component|dout[10]~43 ALU:inst|Z_FLAG_OR:inst15|lpm_or:lpm_or_component|or_node[0][15]~2 } "NODE_NAME" } } { "lpm_or.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_or.tdf" 66 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.473 ns) + CELL(0.053 ns) 2.253 ns ALU:inst\|Z_FLAG_OR:inst15\|lpm_or:lpm_or_component\|or_node\[0\]\[15\] 6 COMB LCCOMB_X25_Y19_N16 1 " "Info: 6: + IC(0.473 ns) + CELL(0.053 ns) = 2.253 ns; Loc. = LCCOMB_X25_Y19_N16; Fanout = 1; COMB Node = 'ALU:inst\|Z_FLAG_OR:inst15\|lpm_or:lpm_or_component\|or_node\[0\]\[15\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.526 ns" { ALU:inst|Z_FLAG_OR:inst15|lpm_or:lpm_or_component|or_node[0][15]~2 ALU:inst|Z_FLAG_OR:inst15|lpm_or:lpm_or_component|or_node[0][15] } "NODE_NAME" } } { "lpm_or.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_or.tdf" 66 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 2.408 ns ALU:inst\|Z_FLAG:inst3\|lpm_ff:lpm_ff_component\|dffs\[0\] 7 REG LCFF_X25_Y19_N17 17 " "Info: 7: + IC(0.000 ns) + CELL(0.155 ns) = 2.408 ns; Loc. = LCFF_X25_Y19_N17; Fanout = 17; REG Node = 'ALU:inst\|Z_FLAG:inst3\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { ALU:inst|Z_FLAG_OR:inst15|lpm_or:lpm_or_component|or_node[0][15] ALU:inst|Z_FLAG:inst3|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.639 ns ( 26.54 % ) " "Info: Total cell delay = 0.639 ns ( 26.54 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.769 ns ( 73.46 % ) " "Info: Total interconnect delay = 1.769 ns ( 73.46 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.408 ns" { ALU:inst|Z_FLAG:inst3|lpm_ff:lpm_ff_component|dffs[0] ALU:inst|ALU_RESULT_BUSTRI:inst1|lpm_bustri:lpm_bustri_component|dout[10]~41 ALU:inst|ALU_RESULT_BUSTRI:inst1|lpm_bustri:lpm_bustri_component|dout[10]~42 ALU:inst|ALU_RESULT_BUSTRI:inst1|lpm_bustri:lpm_bustri_component|dout[10]~43 ALU:inst|Z_FLAG_OR:inst15|lpm_or:lpm_or_component|or_node[0][15]~2 ALU:inst|Z_FLAG_OR:inst15|lpm_or:lpm_or_component|or_node[0][15] ALU:inst|Z_FLAG:inst3|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "2.408 ns" { ALU:inst|Z_FLAG:inst3|lpm_ff:lpm_ff_component|dffs[0] {} ALU:inst|ALU_RESULT_BUSTRI:inst1|lpm_bustri:lpm_bustri_component|dout[10]~41 {} ALU:inst|ALU_RESULT_BUSTRI:inst1|lpm_bustri:lpm_bustri_component|dout[10]~42 {} ALU:inst|ALU_RESULT_BUSTRI:inst1|lpm_bustri:lpm_bustri_component|dout[10]~43 {} ALU:inst|Z_FLAG_OR:inst15|lpm_or:lpm_or_component|or_node[0][15]~2 {} ALU:inst|Z_FLAG_OR:inst15|lpm_or:lpm_or_component|or_node[0][15] {} ALU:inst|Z_FLAG:inst3|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.516ns 0.217ns 0.222ns 0.341ns 0.473ns 0.000ns } { 0.000ns 0.053ns 0.053ns 0.053ns 0.272ns 0.053ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.493 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.493 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns clk 1 CLK PIN_L21 1 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_L21; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "ALU_TEST.bdf" "" { Schematic "D:/University/6th sem/SiFO/kursach/ALU_TEST.bdf" { { 152 128 296 168 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.354 ns) + CELL(0.000 ns) 1.218 ns clk~clkctrl 2 COMB CLKCTRL_G0 3 " "Info: 2: + IC(0.354 ns) + CELL(0.000 ns) = 1.218 ns; Loc. = CLKCTRL_G0; Fanout = 3; COMB Node = 'clk~clkctrl'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.354 ns" { clk clk~clkctrl } "NODE_NAME" } } { "ALU_TEST.bdf" "" { Schematic "D:/University/6th sem/SiFO/kursach/ALU_TEST.bdf" { { 152 128 296 168 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.657 ns) + CELL(0.618 ns) 2.493 ns ALU:inst\|Z_FLAG:inst3\|lpm_ff:lpm_ff_component\|dffs\[0\] 3 REG LCFF_X25_Y19_N17 17 " "Info: 3: + IC(0.657 ns) + CELL(0.618 ns) = 2.493 ns; Loc. = LCFF_X25_Y19_N17; Fanout = 17; REG Node = 'ALU:inst\|Z_FLAG:inst3\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.275 ns" { clk~clkctrl ALU:inst|Z_FLAG:inst3|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.482 ns ( 59.45 % ) " "Info: Total cell delay = 1.482 ns ( 59.45 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.011 ns ( 40.55 % ) " "Info: Total interconnect delay = 1.011 ns ( 40.55 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.493 ns" { clk clk~clkctrl ALU:inst|Z_FLAG:inst3|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "2.493 ns" { clk {} clk~combout {} clk~clkctrl {} ALU:inst|Z_FLAG:inst3|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 0.354ns 0.657ns } { 0.000ns 0.864ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.493 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 2.493 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns clk 1 CLK PIN_L21 1 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_L21; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "ALU_TEST.bdf" "" { Schematic "D:/University/6th sem/SiFO/kursach/ALU_TEST.bdf" { { 152 128 296 168 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.354 ns) + CELL(0.000 ns) 1.218 ns clk~clkctrl 2 COMB CLKCTRL_G0 3 " "Info: 2: + IC(0.354 ns) + CELL(0.000 ns) = 1.218 ns; Loc. = CLKCTRL_G0; Fanout = 3; COMB Node = 'clk~clkctrl'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.354 ns" { clk clk~clkctrl } "NODE_NAME" } } { "ALU_TEST.bdf" "" { Schematic "D:/University/6th sem/SiFO/kursach/ALU_TEST.bdf" { { 152 128 296 168 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.657 ns) + CELL(0.618 ns) 2.493 ns ALU:inst\|Z_FLAG:inst3\|lpm_ff:lpm_ff_component\|dffs\[0\] 3 REG LCFF_X25_Y19_N17 17 " "Info: 3: + IC(0.657 ns) + CELL(0.618 ns) = 2.493 ns; Loc. = LCFF_X25_Y19_N17; Fanout = 17; REG Node = 'ALU:inst\|Z_FLAG:inst3\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.275 ns" { clk~clkctrl ALU:inst|Z_FLAG:inst3|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.482 ns ( 59.45 % ) " "Info: Total cell delay = 1.482 ns ( 59.45 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.011 ns ( 40.55 % ) " "Info: Total interconnect delay = 1.011 ns ( 40.55 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.493 ns" { clk clk~clkctrl ALU:inst|Z_FLAG:inst3|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "2.493 ns" { clk {} clk~combout {} clk~clkctrl {} ALU:inst|Z_FLAG:inst3|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 0.354ns 0.657ns } { 0.000ns 0.864ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.493 ns" { clk clk~clkctrl ALU:inst|Z_FLAG:inst3|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "2.493 ns" { clk {} clk~combout {} clk~clkctrl {} ALU:inst|Z_FLAG:inst3|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 0.354ns 0.657ns } { 0.000ns 0.864ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "lpm_ff.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "lpm_ff.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.408 ns" { ALU:inst|Z_FLAG:inst3|lpm_ff:lpm_ff_component|dffs[0] ALU:inst|ALU_RESULT_BUSTRI:inst1|lpm_bustri:lpm_bustri_component|dout[10]~41 ALU:inst|ALU_RESULT_BUSTRI:inst1|lpm_bustri:lpm_bustri_component|dout[10]~42 ALU:inst|ALU_RESULT_BUSTRI:inst1|lpm_bustri:lpm_bustri_component|dout[10]~43 ALU:inst|Z_FLAG_OR:inst15|lpm_or:lpm_or_component|or_node[0][15]~2 ALU:inst|Z_FLAG_OR:inst15|lpm_or:lpm_or_component|or_node[0][15] ALU:inst|Z_FLAG:inst3|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "2.408 ns" { ALU:inst|Z_FLAG:inst3|lpm_ff:lpm_ff_component|dffs[0] {} ALU:inst|ALU_RESULT_BUSTRI:inst1|lpm_bustri:lpm_bustri_component|dout[10]~41 {} ALU:inst|ALU_RESULT_BUSTRI:inst1|lpm_bustri:lpm_bustri_component|dout[10]~42 {} ALU:inst|ALU_RESULT_BUSTRI:inst1|lpm_bustri:lpm_bustri_component|dout[10]~43 {} ALU:inst|Z_FLAG_OR:inst15|lpm_or:lpm_or_component|or_node[0][15]~2 {} ALU:inst|Z_FLAG_OR:inst15|lpm_or:lpm_or_component|or_node[0][15] {} ALU:inst|Z_FLAG:inst3|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.516ns 0.217ns 0.222ns 0.341ns 0.473ns 0.000ns } { 0.000ns 0.053ns 0.053ns 0.053ns 0.272ns 0.053ns 0.155ns } "" } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.493 ns" { clk clk~clkctrl ALU:inst|Z_FLAG:inst3|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "2.493 ns" { clk {} clk~combout {} clk~clkctrl {} ALU:inst|Z_FLAG:inst3|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 0.354ns 0.657ns } { 0.000ns 0.864ns 0.000ns 0.618ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "nxor_first_clk " "Info: No valid register-to-register data paths exist for clock \"nxor_first_clk\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "nxor_sec_clk " "Info: No valid register-to-register data paths exist for clock \"nxor_sec_clk\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "notz_clock " "Info: No valid register-to-register data paths exist for clock \"notz_clock\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "ALU:inst\|Z_FLAG:inst3\|lpm_ff:lpm_ff_component\|dffs\[0\] distance\[1\] clk 6.989 ns register " "Info: tsu for register \"ALU:inst\|Z_FLAG:inst3\|lpm_ff:lpm_ff_component\|dffs\[0\]\" (data pin = \"distance\[1\]\", clock pin = \"clk\") is 6.989 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.392 ns + Longest pin register " "Info: + Longest pin to register delay is 9.392 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.809 ns) 0.809 ns distance\[1\] 1 PIN PIN_B12 19 " "Info: 1: + IC(0.000 ns) + CELL(0.809 ns) = 0.809 ns; Loc. = PIN_B12; Fanout = 19; PIN Node = 'distance\[1\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { distance[1] } "NODE_NAME" } } { "ALU_TEST.bdf" "" { Schematic "D:/University/6th sem/SiFO/kursach/ALU_TEST.bdf" { { 376 128 296 392 "distance\[3..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.542 ns) + CELL(0.272 ns) 5.623 ns ALU:inst\|ALU_SRA_SHIFT_REGISTER:inst42\|lpm_clshift:lpm_clshift_component\|lpm_clshift_5ud:auto_generated\|sbit_w\[43\]~15 2 COMB LCCOMB_X23_Y20_N10 5 " "Info: 2: + IC(4.542 ns) + CELL(0.272 ns) = 5.623 ns; Loc. = LCCOMB_X23_Y20_N10; Fanout = 5; COMB Node = 'ALU:inst\|ALU_SRA_SHIFT_REGISTER:inst42\|lpm_clshift:lpm_clshift_component\|lpm_clshift_5ud:auto_generated\|sbit_w\[43\]~15'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.814 ns" { distance[1] ALU:inst|ALU_SRA_SHIFT_REGISTER:inst42|lpm_clshift:lpm_clshift_component|lpm_clshift_5ud:auto_generated|sbit_w[43]~15 } "NODE_NAME" } } { "db/lpm_clshift_5ud.tdf" "" { Text "D:/University/6th sem/SiFO/kursach/db/lpm_clshift_5ud.tdf" 38 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.551 ns) + CELL(0.366 ns) 6.540 ns ALU:inst\|ALU_SRA_SHIFT_REGISTER:inst42\|lpm_clshift:lpm_clshift_component\|lpm_clshift_5ud:auto_generated\|sbit_w\[71\]~16 3 COMB LCCOMB_X22_Y20_N18 1 " "Info: 3: + IC(0.551 ns) + CELL(0.366 ns) = 6.540 ns; Loc. = LCCOMB_X22_Y20_N18; Fanout = 1; COMB Node = 'ALU:inst\|ALU_SRA_SHIFT_REGISTER:inst42\|lpm_clshift:lpm_clshift_component\|lpm_clshift_5ud:auto_generated\|sbit_w\[71\]~16'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.917 ns" { ALU:inst|ALU_SRA_SHIFT_REGISTER:inst42|lpm_clshift:lpm_clshift_component|lpm_clshift_5ud:auto_generated|sbit_w[43]~15 ALU:inst|ALU_SRA_SHIFT_REGISTER:inst42|lpm_clshift:lpm_clshift_component|lpm_clshift_5ud:auto_generated|sbit_w[71]~16 } "NODE_NAME" } } { "db/lpm_clshift_5ud.tdf" "" { Text "D:/University/6th sem/SiFO/kursach/db/lpm_clshift_5ud.tdf" 38 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.844 ns) + CELL(0.378 ns) 7.762 ns ALU:inst\|ALU_RESULT_BUSTRI:inst1\|lpm_bustri:lpm_bustri_component\|dout\[7\]~25 4 COMB LCCOMB_X26_Y19_N8 2 " "Info: 4: + IC(0.844 ns) + CELL(0.378 ns) = 7.762 ns; Loc. = LCCOMB_X26_Y19_N8; Fanout = 2; COMB Node = 'ALU:inst\|ALU_RESULT_BUSTRI:inst1\|lpm_bustri:lpm_bustri_component\|dout\[7\]~25'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.222 ns" { ALU:inst|ALU_SRA_SHIFT_REGISTER:inst42|lpm_clshift:lpm_clshift_component|lpm_clshift_5ud:auto_generated|sbit_w[71]~16 ALU:inst|ALU_RESULT_BUSTRI:inst1|lpm_bustri:lpm_bustri_component|dout[7]~25 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.571 ns) + CELL(0.378 ns) 8.711 ns ALU:inst\|Z_FLAG_OR:inst15\|lpm_or:lpm_or_component\|or_node\[0\]\[15\]~2 5 COMB LCCOMB_X22_Y19_N12 1 " "Info: 5: + IC(0.571 ns) + CELL(0.378 ns) = 8.711 ns; Loc. = LCCOMB_X22_Y19_N12; Fanout = 1; COMB Node = 'ALU:inst\|Z_FLAG_OR:inst15\|lpm_or:lpm_or_component\|or_node\[0\]\[15\]~2'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.949 ns" { ALU:inst|ALU_RESULT_BUSTRI:inst1|lpm_bustri:lpm_bustri_component|dout[7]~25 ALU:inst|Z_FLAG_OR:inst15|lpm_or:lpm_or_component|or_node[0][15]~2 } "NODE_NAME" } } { "lpm_or.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_or.tdf" 66 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.473 ns) + CELL(0.053 ns) 9.237 ns ALU:inst\|Z_FLAG_OR:inst15\|lpm_or:lpm_or_component\|or_node\[0\]\[15\] 6 COMB LCCOMB_X25_Y19_N16 1 " "Info: 6: + IC(0.473 ns) + CELL(0.053 ns) = 9.237 ns; Loc. = LCCOMB_X25_Y19_N16; Fanout = 1; COMB Node = 'ALU:inst\|Z_FLAG_OR:inst15\|lpm_or:lpm_or_component\|or_node\[0\]\[15\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.526 ns" { ALU:inst|Z_FLAG_OR:inst15|lpm_or:lpm_or_component|or_node[0][15]~2 ALU:inst|Z_FLAG_OR:inst15|lpm_or:lpm_or_component|or_node[0][15] } "NODE_NAME" } } { "lpm_or.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_or.tdf" 66 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 9.392 ns ALU:inst\|Z_FLAG:inst3\|lpm_ff:lpm_ff_component\|dffs\[0\] 7 REG LCFF_X25_Y19_N17 17 " "Info: 7: + IC(0.000 ns) + CELL(0.155 ns) = 9.392 ns; Loc. = LCFF_X25_Y19_N17; Fanout = 17; REG Node = 'ALU:inst\|Z_FLAG:inst3\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { ALU:inst|Z_FLAG_OR:inst15|lpm_or:lpm_or_component|or_node[0][15] ALU:inst|Z_FLAG:inst3|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.411 ns ( 25.67 % ) " "Info: Total cell delay = 2.411 ns ( 25.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.981 ns ( 74.33 % ) " "Info: Total interconnect delay = 6.981 ns ( 74.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "9.392 ns" { distance[1] ALU:inst|ALU_SRA_SHIFT_REGISTER:inst42|lpm_clshift:lpm_clshift_component|lpm_clshift_5ud:auto_generated|sbit_w[43]~15 ALU:inst|ALU_SRA_SHIFT_REGISTER:inst42|lpm_clshift:lpm_clshift_component|lpm_clshift_5ud:auto_generated|sbit_w[71]~16 ALU:inst|ALU_RESULT_BUSTRI:inst1|lpm_bustri:lpm_bustri_component|dout[7]~25 ALU:inst|Z_FLAG_OR:inst15|lpm_or:lpm_or_component|or_node[0][15]~2 ALU:inst|Z_FLAG_OR:inst15|lpm_or:lpm_or_component|or_node[0][15] ALU:inst|Z_FLAG:inst3|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "9.392 ns" { distance[1] {} distance[1]~combout {} ALU:inst|ALU_SRA_SHIFT_REGISTER:inst42|lpm_clshift:lpm_clshift_component|lpm_clshift_5ud:auto_generated|sbit_w[43]~15 {} ALU:inst|ALU_SRA_SHIFT_REGISTER:inst42|lpm_clshift:lpm_clshift_component|lpm_clshift_5ud:auto_generated|sbit_w[71]~16 {} ALU:inst|ALU_RESULT_BUSTRI:inst1|lpm_bustri:lpm_bustri_component|dout[7]~25 {} ALU:inst|Z_FLAG_OR:inst15|lpm_or:lpm_or_component|or_node[0][15]~2 {} ALU:inst|Z_FLAG_OR:inst15|lpm_or:lpm_or_component|or_node[0][15] {} ALU:inst|Z_FLAG:inst3|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 4.542ns 0.551ns 0.844ns 0.571ns 0.473ns 0.000ns } { 0.000ns 0.809ns 0.272ns 0.366ns 0.378ns 0.378ns 0.053ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "lpm_ff.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.493 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.493 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns clk 1 CLK PIN_L21 1 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_L21; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "ALU_TEST.bdf" "" { Schematic "D:/University/6th sem/SiFO/kursach/ALU_TEST.bdf" { { 152 128 296 168 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.354 ns) + CELL(0.000 ns) 1.218 ns clk~clkctrl 2 COMB CLKCTRL_G0 3 " "Info: 2: + IC(0.354 ns) + CELL(0.000 ns) = 1.218 ns; Loc. = CLKCTRL_G0; Fanout = 3; COMB Node = 'clk~clkctrl'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.354 ns" { clk clk~clkctrl } "NODE_NAME" } } { "ALU_TEST.bdf" "" { Schematic "D:/University/6th sem/SiFO/kursach/ALU_TEST.bdf" { { 152 128 296 168 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.657 ns) + CELL(0.618 ns) 2.493 ns ALU:inst\|Z_FLAG:inst3\|lpm_ff:lpm_ff_component\|dffs\[0\] 3 REG LCFF_X25_Y19_N17 17 " "Info: 3: + IC(0.657 ns) + CELL(0.618 ns) = 2.493 ns; Loc. = LCFF_X25_Y19_N17; Fanout = 17; REG Node = 'ALU:inst\|Z_FLAG:inst3\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.275 ns" { clk~clkctrl ALU:inst|Z_FLAG:inst3|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.482 ns ( 59.45 % ) " "Info: Total cell delay = 1.482 ns ( 59.45 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.011 ns ( 40.55 % ) " "Info: Total interconnect delay = 1.011 ns ( 40.55 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.493 ns" { clk clk~clkctrl ALU:inst|Z_FLAG:inst3|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "2.493 ns" { clk {} clk~combout {} clk~clkctrl {} ALU:inst|Z_FLAG:inst3|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 0.354ns 0.657ns } { 0.000ns 0.864ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "9.392 ns" { distance[1] ALU:inst|ALU_SRA_SHIFT_REGISTER:inst42|lpm_clshift:lpm_clshift_component|lpm_clshift_5ud:auto_generated|sbit_w[43]~15 ALU:inst|ALU_SRA_SHIFT_REGISTER:inst42|lpm_clshift:lpm_clshift_component|lpm_clshift_5ud:auto_generated|sbit_w[71]~16 ALU:inst|ALU_RESULT_BUSTRI:inst1|lpm_bustri:lpm_bustri_component|dout[7]~25 ALU:inst|Z_FLAG_OR:inst15|lpm_or:lpm_or_component|or_node[0][15]~2 ALU:inst|Z_FLAG_OR:inst15|lpm_or:lpm_or_component|or_node[0][15] ALU:inst|Z_FLAG:inst3|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "9.392 ns" { distance[1] {} distance[1]~combout {} ALU:inst|ALU_SRA_SHIFT_REGISTER:inst42|lpm_clshift:lpm_clshift_component|lpm_clshift_5ud:auto_generated|sbit_w[43]~15 {} ALU:inst|ALU_SRA_SHIFT_REGISTER:inst42|lpm_clshift:lpm_clshift_component|lpm_clshift_5ud:auto_generated|sbit_w[71]~16 {} ALU:inst|ALU_RESULT_BUSTRI:inst1|lpm_bustri:lpm_bustri_component|dout[7]~25 {} ALU:inst|Z_FLAG_OR:inst15|lpm_or:lpm_or_component|or_node[0][15]~2 {} ALU:inst|Z_FLAG_OR:inst15|lpm_or:lpm_or_component|or_node[0][15] {} ALU:inst|Z_FLAG:inst3|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 4.542ns 0.551ns 0.844ns 0.571ns 0.473ns 0.000ns } { 0.000ns 0.809ns 0.272ns 0.366ns 0.378ns 0.378ns 0.053ns 0.155ns } "" } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.493 ns" { clk clk~clkctrl ALU:inst|Z_FLAG:inst3|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "2.493 ns" { clk {} clk~combout {} clk~clkctrl {} ALU:inst|Z_FLAG:inst3|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 0.354ns 0.657ns } { 0.000ns 0.864ns 0.000ns 0.618ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "sra_clock result\[3\] ALU:inst\|ALU_SRA_REGISTER:inst44\|lpm_ff:lpm_ff_component\|dffs\[11\] 9.690 ns register " "Info: tco from clock \"sra_clock\" to destination pin \"result\[3\]\" through register \"ALU:inst\|ALU_SRA_REGISTER:inst44\|lpm_ff:lpm_ff_component\|dffs\[11\]\" is 9.690 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "sra_clock source 2.500 ns + Longest register " "Info: + Longest clock path from clock \"sra_clock\" to source register is 2.500 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns sra_clock 1 CLK PIN_N22 1 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_N22; Fanout = 1; CLK Node = 'sra_clock'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { sra_clock } "NODE_NAME" } } { "ALU_TEST.bdf" "" { Schematic "D:/University/6th sem/SiFO/kursach/ALU_TEST.bdf" { { 392 128 296 408 "sra_clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.354 ns) + CELL(0.000 ns) 1.218 ns sra_clock~clkctrl 2 COMB CLKCTRL_G2 16 " "Info: 2: + IC(0.354 ns) + CELL(0.000 ns) = 1.218 ns; Loc. = CLKCTRL_G2; Fanout = 16; COMB Node = 'sra_clock~clkctrl'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.354 ns" { sra_clock sra_clock~clkctrl } "NODE_NAME" } } { "ALU_TEST.bdf" "" { Schematic "D:/University/6th sem/SiFO/kursach/ALU_TEST.bdf" { { 392 128 296 408 "sra_clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.664 ns) + CELL(0.618 ns) 2.500 ns ALU:inst\|ALU_SRA_REGISTER:inst44\|lpm_ff:lpm_ff_component\|dffs\[11\] 3 REG LCFF_X26_Y20_N19 5 " "Info: 3: + IC(0.664 ns) + CELL(0.618 ns) = 2.500 ns; Loc. = LCFF_X26_Y20_N19; Fanout = 5; REG Node = 'ALU:inst\|ALU_SRA_REGISTER:inst44\|lpm_ff:lpm_ff_component\|dffs\[11\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.282 ns" { sra_clock~clkctrl ALU:inst|ALU_SRA_REGISTER:inst44|lpm_ff:lpm_ff_component|dffs[11] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.482 ns ( 59.28 % ) " "Info: Total cell delay = 1.482 ns ( 59.28 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.018 ns ( 40.72 % ) " "Info: Total interconnect delay = 1.018 ns ( 40.72 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.500 ns" { sra_clock sra_clock~clkctrl ALU:inst|ALU_SRA_REGISTER:inst44|lpm_ff:lpm_ff_component|dffs[11] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "2.500 ns" { sra_clock {} sra_clock~combout {} sra_clock~clkctrl {} ALU:inst|ALU_SRA_REGISTER:inst44|lpm_ff:lpm_ff_component|dffs[11] {} } { 0.000ns 0.000ns 0.354ns 0.664ns } { 0.000ns 0.864ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "lpm_ff.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.096 ns + Longest register pin " "Info: + Longest register to pin delay is 7.096 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ALU:inst\|ALU_SRA_REGISTER:inst44\|lpm_ff:lpm_ff_component\|dffs\[11\] 1 REG LCFF_X26_Y20_N19 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X26_Y20_N19; Fanout = 5; REG Node = 'ALU:inst\|ALU_SRA_REGISTER:inst44\|lpm_ff:lpm_ff_component\|dffs\[11\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALU:inst|ALU_SRA_REGISTER:inst44|lpm_ff:lpm_ff_component|dffs[11] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.533 ns) + CELL(0.272 ns) 0.805 ns ALU:inst\|ALU_SRA_SHIFT_REGISTER:inst42\|lpm_clshift:lpm_clshift_component\|lpm_clshift_5ud:auto_generated\|sbit_w\[43\]~15 2 COMB LCCOMB_X23_Y20_N10 5 " "Info: 2: + IC(0.533 ns) + CELL(0.272 ns) = 0.805 ns; Loc. = LCCOMB_X23_Y20_N10; Fanout = 5; COMB Node = 'ALU:inst\|ALU_SRA_SHIFT_REGISTER:inst42\|lpm_clshift:lpm_clshift_component\|lpm_clshift_5ud:auto_generated\|sbit_w\[43\]~15'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.805 ns" { ALU:inst|ALU_SRA_REGISTER:inst44|lpm_ff:lpm_ff_component|dffs[11] ALU:inst|ALU_SRA_SHIFT_REGISTER:inst42|lpm_clshift:lpm_clshift_component|lpm_clshift_5ud:auto_generated|sbit_w[43]~15 } "NODE_NAME" } } { "db/lpm_clshift_5ud.tdf" "" { Text "D:/University/6th sem/SiFO/kursach/db/lpm_clshift_5ud.tdf" 38 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.551 ns) + CELL(0.366 ns) 1.722 ns ALU:inst\|ALU_SRA_SHIFT_REGISTER:inst42\|lpm_clshift:lpm_clshift_component\|lpm_clshift_5ud:auto_generated\|sbit_w\[59\]~29 3 COMB LCCOMB_X22_Y20_N26 1 " "Info: 3: + IC(0.551 ns) + CELL(0.366 ns) = 1.722 ns; Loc. = LCCOMB_X22_Y20_N26; Fanout = 1; COMB Node = 'ALU:inst\|ALU_SRA_SHIFT_REGISTER:inst42\|lpm_clshift:lpm_clshift_component\|lpm_clshift_5ud:auto_generated\|sbit_w\[59\]~29'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.917 ns" { ALU:inst|ALU_SRA_SHIFT_REGISTER:inst42|lpm_clshift:lpm_clshift_component|lpm_clshift_5ud:auto_generated|sbit_w[43]~15 ALU:inst|ALU_SRA_SHIFT_REGISTER:inst42|lpm_clshift:lpm_clshift_component|lpm_clshift_5ud:auto_generated|sbit_w[59]~29 } "NODE_NAME" } } { "db/lpm_clshift_5ud.tdf" "" { Text "D:/University/6th sem/SiFO/kursach/db/lpm_clshift_5ud.tdf" 38 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.264 ns) + CELL(0.378 ns) 2.364 ns ALU:inst\|ALU_SRA_SHIFT_REGISTER:inst42\|lpm_clshift:lpm_clshift_component\|lpm_clshift_5ud:auto_generated\|sbit_w\[67\]~31 4 COMB LCCOMB_X22_Y20_N22 2 " "Info: 4: + IC(0.264 ns) + CELL(0.378 ns) = 2.364 ns; Loc. = LCCOMB_X22_Y20_N22; Fanout = 2; COMB Node = 'ALU:inst\|ALU_SRA_SHIFT_REGISTER:inst42\|lpm_clshift:lpm_clshift_component\|lpm_clshift_5ud:auto_generated\|sbit_w\[67\]~31'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.642 ns" { ALU:inst|ALU_SRA_SHIFT_REGISTER:inst42|lpm_clshift:lpm_clshift_component|lpm_clshift_5ud:auto_generated|sbit_w[59]~29 ALU:inst|ALU_SRA_SHIFT_REGISTER:inst42|lpm_clshift:lpm_clshift_component|lpm_clshift_5ud:auto_generated|sbit_w[67]~31 } "NODE_NAME" } } { "db/lpm_clshift_5ud.tdf" "" { Text "D:/University/6th sem/SiFO/kursach/db/lpm_clshift_5ud.tdf" 38 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.812 ns) + CELL(0.357 ns) 3.533 ns ALU:inst\|ALU_RESULT_BUSTRI:inst1\|lpm_bustri:lpm_bustri_component\|dout\[3\]~47 5 COMB LCCOMB_X25_Y19_N20 2 " "Info: 5: + IC(0.812 ns) + CELL(0.357 ns) = 3.533 ns; Loc. = LCCOMB_X25_Y19_N20; Fanout = 2; COMB Node = 'ALU:inst\|ALU_RESULT_BUSTRI:inst1\|lpm_bustri:lpm_bustri_component\|dout\[3\]~47'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.169 ns" { ALU:inst|ALU_SRA_SHIFT_REGISTER:inst42|lpm_clshift:lpm_clshift_component|lpm_clshift_5ud:auto_generated|sbit_w[67]~31 ALU:inst|ALU_RESULT_BUSTRI:inst1|lpm_bustri:lpm_bustri_component|dout[3]~47 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.419 ns) + CELL(2.144 ns) 7.096 ns result\[3\] 6 PIN PIN_G3 0 " "Info: 6: + IC(1.419 ns) + CELL(2.144 ns) = 7.096 ns; Loc. = PIN_G3; Fanout = 0; PIN Node = 'result\[3\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.563 ns" { ALU:inst|ALU_RESULT_BUSTRI:inst1|lpm_bustri:lpm_bustri_component|dout[3]~47 result[3] } "NODE_NAME" } } { "ALU_TEST.bdf" "" { Schematic "D:/University/6th sem/SiFO/kursach/ALU_TEST.bdf" { { 120 552 728 136 "result\[15..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.517 ns ( 49.56 % ) " "Info: Total cell delay = 3.517 ns ( 49.56 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.579 ns ( 50.44 % ) " "Info: Total interconnect delay = 3.579 ns ( 50.44 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "7.096 ns" { ALU:inst|ALU_SRA_REGISTER:inst44|lpm_ff:lpm_ff_component|dffs[11] ALU:inst|ALU_SRA_SHIFT_REGISTER:inst42|lpm_clshift:lpm_clshift_component|lpm_clshift_5ud:auto_generated|sbit_w[43]~15 ALU:inst|ALU_SRA_SHIFT_REGISTER:inst42|lpm_clshift:lpm_clshift_component|lpm_clshift_5ud:auto_generated|sbit_w[59]~29 ALU:inst|ALU_SRA_SHIFT_REGISTER:inst42|lpm_clshift:lpm_clshift_component|lpm_clshift_5ud:auto_generated|sbit_w[67]~31 ALU:inst|ALU_RESULT_BUSTRI:inst1|lpm_bustri:lpm_bustri_component|dout[3]~47 result[3] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "7.096 ns" { ALU:inst|ALU_SRA_REGISTER:inst44|lpm_ff:lpm_ff_component|dffs[11] {} ALU:inst|ALU_SRA_SHIFT_REGISTER:inst42|lpm_clshift:lpm_clshift_component|lpm_clshift_5ud:auto_generated|sbit_w[43]~15 {} ALU:inst|ALU_SRA_SHIFT_REGISTER:inst42|lpm_clshift:lpm_clshift_component|lpm_clshift_5ud:auto_generated|sbit_w[59]~29 {} ALU:inst|ALU_SRA_SHIFT_REGISTER:inst42|lpm_clshift:lpm_clshift_component|lpm_clshift_5ud:auto_generated|sbit_w[67]~31 {} ALU:inst|ALU_RESULT_BUSTRI:inst1|lpm_bustri:lpm_bustri_component|dout[3]~47 {} result[3] {} } { 0.000ns 0.533ns 0.551ns 0.264ns 0.812ns 1.419ns } { 0.000ns 0.272ns 0.366ns 0.378ns 0.357ns 2.144ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.500 ns" { sra_clock sra_clock~clkctrl ALU:inst|ALU_SRA_REGISTER:inst44|lpm_ff:lpm_ff_component|dffs[11] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "2.500 ns" { sra_clock {} sra_clock~combout {} sra_clock~clkctrl {} ALU:inst|ALU_SRA_REGISTER:inst44|lpm_ff:lpm_ff_component|dffs[11] {} } { 0.000ns 0.000ns 0.354ns 0.664ns } { 0.000ns 0.864ns 0.000ns 0.618ns } "" } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "7.096 ns" { ALU:inst|ALU_SRA_REGISTER:inst44|lpm_ff:lpm_ff_component|dffs[11] ALU:inst|ALU_SRA_SHIFT_REGISTER:inst42|lpm_clshift:lpm_clshift_component|lpm_clshift_5ud:auto_generated|sbit_w[43]~15 ALU:inst|ALU_SRA_SHIFT_REGISTER:inst42|lpm_clshift:lpm_clshift_component|lpm_clshift_5ud:auto_generated|sbit_w[59]~29 ALU:inst|ALU_SRA_SHIFT_REGISTER:inst42|lpm_clshift:lpm_clshift_component|lpm_clshift_5ud:auto_generated|sbit_w[67]~31 ALU:inst|ALU_RESULT_BUSTRI:inst1|lpm_bustri:lpm_bustri_component|dout[3]~47 result[3] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "7.096 ns" { ALU:inst|ALU_SRA_REGISTER:inst44|lpm_ff:lpm_ff_component|dffs[11] {} ALU:inst|ALU_SRA_SHIFT_REGISTER:inst42|lpm_clshift:lpm_clshift_component|lpm_clshift_5ud:auto_generated|sbit_w[43]~15 {} ALU:inst|ALU_SRA_SHIFT_REGISTER:inst42|lpm_clshift:lpm_clshift_component|lpm_clshift_5ud:auto_generated|sbit_w[59]~29 {} ALU:inst|ALU_SRA_SHIFT_REGISTER:inst42|lpm_clshift:lpm_clshift_component|lpm_clshift_5ud:auto_generated|sbit_w[67]~31 {} ALU:inst|ALU_RESULT_BUSTRI:inst1|lpm_bustri:lpm_bustri_component|dout[3]~47 {} result[3] {} } { 0.000ns 0.533ns 0.551ns 0.264ns 0.812ns 1.419ns } { 0.000ns 0.272ns 0.366ns 0.378ns 0.357ns 2.144ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "distance\[1\] result\[3\] 11.914 ns Longest " "Info: Longest tpd from source pin \"distance\[1\]\" to destination pin \"result\[3\]\" is 11.914 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.809 ns) 0.809 ns distance\[1\] 1 PIN PIN_B12 19 " "Info: 1: + IC(0.000 ns) + CELL(0.809 ns) = 0.809 ns; Loc. = PIN_B12; Fanout = 19; PIN Node = 'distance\[1\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { distance[1] } "NODE_NAME" } } { "ALU_TEST.bdf" "" { Schematic "D:/University/6th sem/SiFO/kursach/ALU_TEST.bdf" { { 376 128 296 392 "distance\[3..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.542 ns) + CELL(0.272 ns) 5.623 ns ALU:inst\|ALU_SRA_SHIFT_REGISTER:inst42\|lpm_clshift:lpm_clshift_component\|lpm_clshift_5ud:auto_generated\|sbit_w\[43\]~15 2 COMB LCCOMB_X23_Y20_N10 5 " "Info: 2: + IC(4.542 ns) + CELL(0.272 ns) = 5.623 ns; Loc. = LCCOMB_X23_Y20_N10; Fanout = 5; COMB Node = 'ALU:inst\|ALU_SRA_SHIFT_REGISTER:inst42\|lpm_clshift:lpm_clshift_component\|lpm_clshift_5ud:auto_generated\|sbit_w\[43\]~15'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.814 ns" { distance[1] ALU:inst|ALU_SRA_SHIFT_REGISTER:inst42|lpm_clshift:lpm_clshift_component|lpm_clshift_5ud:auto_generated|sbit_w[43]~15 } "NODE_NAME" } } { "db/lpm_clshift_5ud.tdf" "" { Text "D:/University/6th sem/SiFO/kursach/db/lpm_clshift_5ud.tdf" 38 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.551 ns) + CELL(0.366 ns) 6.540 ns ALU:inst\|ALU_SRA_SHIFT_REGISTER:inst42\|lpm_clshift:lpm_clshift_component\|lpm_clshift_5ud:auto_generated\|sbit_w\[59\]~29 3 COMB LCCOMB_X22_Y20_N26 1 " "Info: 3: + IC(0.551 ns) + CELL(0.366 ns) = 6.540 ns; Loc. = LCCOMB_X22_Y20_N26; Fanout = 1; COMB Node = 'ALU:inst\|ALU_SRA_SHIFT_REGISTER:inst42\|lpm_clshift:lpm_clshift_component\|lpm_clshift_5ud:auto_generated\|sbit_w\[59\]~29'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.917 ns" { ALU:inst|ALU_SRA_SHIFT_REGISTER:inst42|lpm_clshift:lpm_clshift_component|lpm_clshift_5ud:auto_generated|sbit_w[43]~15 ALU:inst|ALU_SRA_SHIFT_REGISTER:inst42|lpm_clshift:lpm_clshift_component|lpm_clshift_5ud:auto_generated|sbit_w[59]~29 } "NODE_NAME" } } { "db/lpm_clshift_5ud.tdf" "" { Text "D:/University/6th sem/SiFO/kursach/db/lpm_clshift_5ud.tdf" 38 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.264 ns) + CELL(0.378 ns) 7.182 ns ALU:inst\|ALU_SRA_SHIFT_REGISTER:inst42\|lpm_clshift:lpm_clshift_component\|lpm_clshift_5ud:auto_generated\|sbit_w\[67\]~31 4 COMB LCCOMB_X22_Y20_N22 2 " "Info: 4: + IC(0.264 ns) + CELL(0.378 ns) = 7.182 ns; Loc. = LCCOMB_X22_Y20_N22; Fanout = 2; COMB Node = 'ALU:inst\|ALU_SRA_SHIFT_REGISTER:inst42\|lpm_clshift:lpm_clshift_component\|lpm_clshift_5ud:auto_generated\|sbit_w\[67\]~31'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.642 ns" { ALU:inst|ALU_SRA_SHIFT_REGISTER:inst42|lpm_clshift:lpm_clshift_component|lpm_clshift_5ud:auto_generated|sbit_w[59]~29 ALU:inst|ALU_SRA_SHIFT_REGISTER:inst42|lpm_clshift:lpm_clshift_component|lpm_clshift_5ud:auto_generated|sbit_w[67]~31 } "NODE_NAME" } } { "db/lpm_clshift_5ud.tdf" "" { Text "D:/University/6th sem/SiFO/kursach/db/lpm_clshift_5ud.tdf" 38 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.812 ns) + CELL(0.357 ns) 8.351 ns ALU:inst\|ALU_RESULT_BUSTRI:inst1\|lpm_bustri:lpm_bustri_component\|dout\[3\]~47 5 COMB LCCOMB_X25_Y19_N20 2 " "Info: 5: + IC(0.812 ns) + CELL(0.357 ns) = 8.351 ns; Loc. = LCCOMB_X25_Y19_N20; Fanout = 2; COMB Node = 'ALU:inst\|ALU_RESULT_BUSTRI:inst1\|lpm_bustri:lpm_bustri_component\|dout\[3\]~47'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.169 ns" { ALU:inst|ALU_SRA_SHIFT_REGISTER:inst42|lpm_clshift:lpm_clshift_component|lpm_clshift_5ud:auto_generated|sbit_w[67]~31 ALU:inst|ALU_RESULT_BUSTRI:inst1|lpm_bustri:lpm_bustri_component|dout[3]~47 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.419 ns) + CELL(2.144 ns) 11.914 ns result\[3\] 6 PIN PIN_G3 0 " "Info: 6: + IC(1.419 ns) + CELL(2.144 ns) = 11.914 ns; Loc. = PIN_G3; Fanout = 0; PIN Node = 'result\[3\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.563 ns" { ALU:inst|ALU_RESULT_BUSTRI:inst1|lpm_bustri:lpm_bustri_component|dout[3]~47 result[3] } "NODE_NAME" } } { "ALU_TEST.bdf" "" { Schematic "D:/University/6th sem/SiFO/kursach/ALU_TEST.bdf" { { 120 552 728 136 "result\[15..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.326 ns ( 36.31 % ) " "Info: Total cell delay = 4.326 ns ( 36.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.588 ns ( 63.69 % ) " "Info: Total interconnect delay = 7.588 ns ( 63.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "11.914 ns" { distance[1] ALU:inst|ALU_SRA_SHIFT_REGISTER:inst42|lpm_clshift:lpm_clshift_component|lpm_clshift_5ud:auto_generated|sbit_w[43]~15 ALU:inst|ALU_SRA_SHIFT_REGISTER:inst42|lpm_clshift:lpm_clshift_component|lpm_clshift_5ud:auto_generated|sbit_w[59]~29 ALU:inst|ALU_SRA_SHIFT_REGISTER:inst42|lpm_clshift:lpm_clshift_component|lpm_clshift_5ud:auto_generated|sbit_w[67]~31 ALU:inst|ALU_RESULT_BUSTRI:inst1|lpm_bustri:lpm_bustri_component|dout[3]~47 result[3] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "11.914 ns" { distance[1] {} distance[1]~combout {} ALU:inst|ALU_SRA_SHIFT_REGISTER:inst42|lpm_clshift:lpm_clshift_component|lpm_clshift_5ud:auto_generated|sbit_w[43]~15 {} ALU:inst|ALU_SRA_SHIFT_REGISTER:inst42|lpm_clshift:lpm_clshift_component|lpm_clshift_5ud:auto_generated|sbit_w[59]~29 {} ALU:inst|ALU_SRA_SHIFT_REGISTER:inst42|lpm_clshift:lpm_clshift_component|lpm_clshift_5ud:auto_generated|sbit_w[67]~31 {} ALU:inst|ALU_RESULT_BUSTRI:inst1|lpm_bustri:lpm_bustri_component|dout[3]~47 {} result[3] {} } { 0.000ns 0.000ns 4.542ns 0.551ns 0.264ns 0.812ns 1.419ns } { 0.000ns 0.809ns 0.272ns 0.366ns 0.378ns 0.357ns 2.144ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "ALU:inst\|ALU_NXOR_SECOND_REGISTER:inst37\|lpm_ff:lpm_ff_component\|dffs\[2\] sec_operand\[2\] nxor_sec_clk -2.206 ns register " "Info: th for register \"ALU:inst\|ALU_NXOR_SECOND_REGISTER:inst37\|lpm_ff:lpm_ff_component\|dffs\[2\]\" (data pin = \"sec_operand\[2\]\", clock pin = \"nxor_sec_clk\") is -2.206 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "nxor_sec_clk destination 2.504 ns + Longest register " "Info: + Longest clock path from clock \"nxor_sec_clk\" to destination register is 2.504 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns nxor_sec_clk 1 CLK PIN_N3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N3; Fanout = 1; CLK Node = 'nxor_sec_clk'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { nxor_sec_clk } "NODE_NAME" } } { "ALU_TEST.bdf" "" { Schematic "D:/University/6th sem/SiFO/kursach/ALU_TEST.bdf" { { 328 128 296 344 "nxor_sec_clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns nxor_sec_clk~clkctrl 2 COMB CLKCTRL_G11 16 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G11; Fanout = 16; COMB Node = 'nxor_sec_clk~clkctrl'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { nxor_sec_clk nxor_sec_clk~clkctrl } "NODE_NAME" } } { "ALU_TEST.bdf" "" { Schematic "D:/University/6th sem/SiFO/kursach/ALU_TEST.bdf" { { 328 128 296 344 "nxor_sec_clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.689 ns) + CELL(0.618 ns) 2.504 ns ALU:inst\|ALU_NXOR_SECOND_REGISTER:inst37\|lpm_ff:lpm_ff_component\|dffs\[2\] 3 REG LCFF_X26_Y23_N23 1 " "Info: 3: + IC(0.689 ns) + CELL(0.618 ns) = 2.504 ns; Loc. = LCFF_X26_Y23_N23; Fanout = 1; REG Node = 'ALU:inst\|ALU_NXOR_SECOND_REGISTER:inst37\|lpm_ff:lpm_ff_component\|dffs\[2\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.307 ns" { nxor_sec_clk~clkctrl ALU:inst|ALU_NXOR_SECOND_REGISTER:inst37|lpm_ff:lpm_ff_component|dffs[2] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 58.79 % ) " "Info: Total cell delay = 1.472 ns ( 58.79 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.032 ns ( 41.21 % ) " "Info: Total interconnect delay = 1.032 ns ( 41.21 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.504 ns" { nxor_sec_clk nxor_sec_clk~clkctrl ALU:inst|ALU_NXOR_SECOND_REGISTER:inst37|lpm_ff:lpm_ff_component|dffs[2] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "2.504 ns" { nxor_sec_clk {} nxor_sec_clk~combout {} nxor_sec_clk~clkctrl {} ALU:inst|ALU_NXOR_SECOND_REGISTER:inst37|lpm_ff:lpm_ff_component|dffs[2] {} } { 0.000ns 0.000ns 0.343ns 0.689ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "lpm_ff.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.859 ns - Shortest pin register " "Info: - Shortest pin to register delay is 4.859 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.809 ns) 0.809 ns sec_operand\[2\] 1 PIN PIN_C9 1 " "Info: 1: + IC(0.000 ns) + CELL(0.809 ns) = 0.809 ns; Loc. = PIN_C9; Fanout = 1; PIN Node = 'sec_operand\[2\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { sec_operand[2] } "NODE_NAME" } } { "ALU_TEST.bdf" "" { Schematic "D:/University/6th sem/SiFO/kursach/ALU_TEST.bdf" { { 136 112 296 152 "sec_operand\[15..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.741 ns) + CELL(0.309 ns) 4.859 ns ALU:inst\|ALU_NXOR_SECOND_REGISTER:inst37\|lpm_ff:lpm_ff_component\|dffs\[2\] 2 REG LCFF_X26_Y23_N23 1 " "Info: 2: + IC(3.741 ns) + CELL(0.309 ns) = 4.859 ns; Loc. = LCFF_X26_Y23_N23; Fanout = 1; REG Node = 'ALU:inst\|ALU_NXOR_SECOND_REGISTER:inst37\|lpm_ff:lpm_ff_component\|dffs\[2\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.050 ns" { sec_operand[2] ALU:inst|ALU_NXOR_SECOND_REGISTER:inst37|lpm_ff:lpm_ff_component|dffs[2] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.118 ns ( 23.01 % ) " "Info: Total cell delay = 1.118 ns ( 23.01 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.741 ns ( 76.99 % ) " "Info: Total interconnect delay = 3.741 ns ( 76.99 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.859 ns" { sec_operand[2] ALU:inst|ALU_NXOR_SECOND_REGISTER:inst37|lpm_ff:lpm_ff_component|dffs[2] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "4.859 ns" { sec_operand[2] {} sec_operand[2]~combout {} ALU:inst|ALU_NXOR_SECOND_REGISTER:inst37|lpm_ff:lpm_ff_component|dffs[2] {} } { 0.000ns 0.000ns 3.741ns } { 0.000ns 0.809ns 0.309ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.504 ns" { nxor_sec_clk nxor_sec_clk~clkctrl ALU:inst|ALU_NXOR_SECOND_REGISTER:inst37|lpm_ff:lpm_ff_component|dffs[2] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "2.504 ns" { nxor_sec_clk {} nxor_sec_clk~combout {} nxor_sec_clk~clkctrl {} ALU:inst|ALU_NXOR_SECOND_REGISTER:inst37|lpm_ff:lpm_ff_component|dffs[2] {} } { 0.000ns 0.000ns 0.343ns 0.689ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.859 ns" { sec_operand[2] ALU:inst|ALU_NXOR_SECOND_REGISTER:inst37|lpm_ff:lpm_ff_component|dffs[2] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "4.859 ns" { sec_operand[2] {} sec_operand[2]~combout {} ALU:inst|ALU_NXOR_SECOND_REGISTER:inst37|lpm_ff:lpm_ff_component|dffs[2] {} } { 0.000ns 0.000ns 3.741ns } { 0.000ns 0.809ns 0.309ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "245 " "Info: Peak virtual memory: 245 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 17 14:46:39 2018 " "Info: Processing ended: Thu May 17 14:46:39 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
