sim_seconds                                  0.075344                       # Number of seconds simulated
sim_ticks                                 75343920000                       # Number of ticks simulated
final_tick                               4073022013500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                6640967                       # Simulator instruction rate (inst/s)
host_op_rate                                  7410564                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              497839752                       # Simulator tick rate (ticks/s)
host_mem_usage                                1767300                       # Number of bytes of host memory used
host_seconds                                   151.34                       # Real time elapsed on the host
sim_insts                                  1005055156                       # Number of instructions simulated
sim_ops                                    1121527308                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.pim_sys.voltage_domain.voltage               1                       # Voltage in Volts
system.pim_sys.clk_domain.clock                   500                       # Clock period in ticks
system.pim_sys.pim_memory.atomic_fadd_count            0                       # atomic fadd count
system.pim_sys.pim_memory.atomic_min_count            0                       # atomic min count
system.pim_sys.pim_memory.atomic_inc_count            0                       # atomic inc count
system.pim_sys.pim_memory.bytes_written::system.cpu7.data            1                       # Number of bytes written to this memory
system.pim_sys.pim_memory.bytes_written::total            1                       # Number of bytes written to this memory
system.pim_sys.pim_memory.num_writes::system.cpu7.data            1                       # Number of write requests responded to by this memory
system.pim_sys.pim_memory.num_writes::total            1                       # Number of write requests responded to by this memory
system.pim_sys.pim_memory.bw_write::system.cpu7.data           13                       # Write bandwidth from this memory (bytes/s)
system.pim_sys.pim_memory.bw_write::total           13                       # Write bandwidth from this memory (bytes/s)
system.pim_sys.pim_memory.bw_total::system.cpu7.data           13                       # Total bandwidth to/from this memory (bytes/s)
system.pim_sys.pim_memory.bw_total::total           13                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls00.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls00.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls00.atomic_min_count                 0                       # atomic min count
system.mem_ctrls00.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls00.bytes_read::system.cpu0.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu0.inst         1024                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu0.data       168960                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu1.inst         1536                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu1.data       167936                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu2.inst         2048                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu2.data       176128                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu3.inst         4352                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu3.data       162304                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu4.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu4.itb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu4.inst         4352                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu4.data       171520                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu5.itb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu5.inst         2816                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu5.data       165888                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu7.inst         1792                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu7.data         1280                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::total          1032960                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_inst_read::system.cpu0.inst         1024                       # Number of instructions bytes read from this memory
system.mem_ctrls00.bytes_inst_read::system.cpu1.inst         1536                       # Number of instructions bytes read from this memory
system.mem_ctrls00.bytes_inst_read::system.cpu2.inst         2048                       # Number of instructions bytes read from this memory
system.mem_ctrls00.bytes_inst_read::system.cpu3.inst         4352                       # Number of instructions bytes read from this memory
system.mem_ctrls00.bytes_inst_read::system.cpu4.inst         4352                       # Number of instructions bytes read from this memory
system.mem_ctrls00.bytes_inst_read::system.cpu5.inst         2816                       # Number of instructions bytes read from this memory
system.mem_ctrls00.bytes_inst_read::system.cpu7.inst         1792                       # Number of instructions bytes read from this memory
system.mem_ctrls00.bytes_inst_read::total        17920                       # Number of instructions bytes read from this memory
system.mem_ctrls00.bytes_written::writebacks       480256                       # Number of bytes written to this memory
system.mem_ctrls00.bytes_written::total        480256                       # Number of bytes written to this memory
system.mem_ctrls00.num_reads::system.cpu0.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu0.inst            4                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu0.data          660                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu1.inst            6                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu1.data          656                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu2.inst            8                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu2.data          688                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu3.inst           17                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu3.data          634                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu4.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu4.itb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu4.inst           17                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu4.data          670                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu5.itb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu5.inst           11                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu5.data          648                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu7.inst            7                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu7.data            5                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::total              4035                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_writes::writebacks         1876                       # Number of write requests responded to by this memory
system.mem_ctrls00.num_writes::total             1876                       # Number of write requests responded to by this memory
system.mem_ctrls00.bw_read::system.cpu0.dtb.walker         3398                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu0.inst        13591                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu0.data      2242517                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu1.inst        20387                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu1.data      2228926                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu2.inst        27182                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu2.data      2337654                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu3.inst        57762                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu3.data      2154175                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu4.dtb.walker         3398                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu4.itb.walker         3398                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu4.inst        57762                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu4.data      2276494                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu5.itb.walker         3398                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu5.inst        37375                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu5.data      2201744                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu7.inst        23784                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu7.data        16989                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::total            13709932                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_inst_read::system.cpu0.inst        13591                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_inst_read::system.cpu1.inst        20387                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_inst_read::system.cpu2.inst        27182                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_inst_read::system.cpu3.inst        57762                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_inst_read::system.cpu4.inst        57762                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_inst_read::system.cpu5.inst        37375                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_inst_read::system.cpu7.inst        23784                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_inst_read::total         237843                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_write::writebacks       6374184                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_write::total            6374184                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_total::writebacks       6374184                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu0.dtb.walker         3398                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu0.inst        13591                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu0.data      2242517                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu1.inst        20387                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu1.data      2228926                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu2.inst        27182                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu2.data      2337654                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu3.inst        57762                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu3.data      2154175                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu4.dtb.walker         3398                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu4.itb.walker         3398                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu4.inst        57762                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu4.data      2276494                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu5.itb.walker         3398                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu5.inst        37375                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu5.data      2201744                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu7.inst        23784                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu7.data        16989                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::total           20084116                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.readReqs                      4035                       # Number of read requests accepted
system.mem_ctrls00.writeReqs                     1876                       # Number of write requests accepted
system.mem_ctrls00.readBursts                   32280                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls00.writeBursts                  15008                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls00.bytesReadDRAM              1031552                       # Total number of bytes read from DRAM
system.mem_ctrls00.bytesReadWrQ                  1408                       # Total number of bytes read from write queue
system.mem_ctrls00.bytesWritten                480256                       # Total number of bytes written to DRAM
system.mem_ctrls00.bytesReadSys               1032960                       # Total read bytes from the system interface side
system.mem_ctrls00.bytesWrittenSys             480256                       # Total written bytes from the system interface side
system.mem_ctrls00.servicedByWrQ                   44                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls00.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls00.neitherReadNorWriteReqs          394                       # Number of requests that are neither read nor write
system.mem_ctrls00.perBankRdBursts::0            2160                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::1            2016                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::2            2032                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::3            2024                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::4            2128                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::5            2008                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::6            2064                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::7            2072                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::8            1992                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::9            1984                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::10           1963                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::11           1928                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::12           1960                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::13           1888                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::14           1960                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::15           2057                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::0             944                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::1             952                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::2             968                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::3             945                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::4             952                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::5             928                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::6             976                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::7             920                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::8             935                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::9             928                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::10            888                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::11            896                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::12            968                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::13            896                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::14            920                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::15            992                       # Per bank write bursts
system.mem_ctrls00.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls00.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls00.totGap                 76843964000                       # Total gap between requests
system.mem_ctrls00.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls00.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls00.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls00.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls00.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls00.readPktSize::5               32280                       # Read request sizes (log2)
system.mem_ctrls00.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls00.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls00.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls00.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls00.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls00.writePktSize::5              15008                       # Write request sizes (log2)
system.mem_ctrls00.rdQLenPdf::0                  4021                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::1                  4020                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::2                  4021                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::3                  4020                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::4                  4022                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::5                  4022                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::6                  4023                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::7                  4023                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::8                    10                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::9                    10                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::10                    9                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::11                    9                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::12                    7                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::13                    7                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::14                    6                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::15                    6                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::15                  623                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::16                  623                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::17                  624                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::18                  624                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::19                  625                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::20                  625                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::21                  627                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::22                  627                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::23                  627                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::24                  627                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::25                  626                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::26                  626                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::27                  626                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::28                  626                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::29                  624                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::30                  626                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::31                  626                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::32                  626                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::33                  626                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::34                  626                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::35                  625                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::36                  625                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::37                  625                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::38                  623                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.bytesPerActivate::samples         6526                       # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::mean   231.659209                       # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::gmean   207.838222                       # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::stdev    65.096670                       # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::32-63          600      9.19%      9.19% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::64-95           11      0.17%      9.36% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::96-127            8      0.12%      9.49% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::128-159            5      0.08%      9.56% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::160-191            7      0.11%      9.67% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::192-223           11      0.17%      9.84% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::224-255          595      9.12%     18.95% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::256-287         5289     81.05%    100.00% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::total         6526                       # Bytes accessed per row activation
system.mem_ctrls00.rdPerTurnAround::samples          624                       # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::mean    51.660256                       # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::stdev    28.229340                       # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::0-3             2      0.32%      0.32% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::8-11            4      0.64%      0.96% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::16-19           23      3.69%      4.65% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::24-27           99     15.87%     20.51% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::32-35          104     16.67%     37.18% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::40-43           72     11.54%     48.72% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::48-51           68     10.90%     59.62% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::56-59           58      9.29%     68.91% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::64-67           52      8.33%     77.24% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::72-75           32      5.13%     82.37% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::80-83           27      4.33%     86.70% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::88-91           18      2.88%     89.58% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::96-99           14      2.24%     91.83% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::104-107           15      2.40%     94.23% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::112-115           11      1.76%     95.99% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::120-123            6      0.96%     96.96% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::128-131           14      2.24%     99.20% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::136-139            2      0.32%     99.52% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::144-147            2      0.32%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::152-155            1      0.16%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::total          624                       # Reads before turning the bus around for writes
system.mem_ctrls00.wrPerTurnAround::samples          624                       # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::mean    24.051282                       # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::gmean    24.041334                       # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::stdev     0.749916                       # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::20              2      0.32%      0.32% # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::24            617     98.88%     99.20% # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::32              5      0.80%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::total          624                       # Writes before turning the bus around for reads
system.mem_ctrls00.totQLat                  843675600                       # Total ticks spent queuing
system.mem_ctrls00.totMemAccLat            1390075800                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls00.totBusLat                103155200                       # Total ticks spent in databus transfers
system.mem_ctrls00.avgQLat                   26171.85                       # Average queueing delay per DRAM burst
system.mem_ctrls00.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls00.avgMemAccLat              43121.85                       # Average memory access latency per DRAM burst
system.mem_ctrls00.avgRdBW                      13.69                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls00.avgWrBW                       6.37                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls00.avgRdBWSys                   13.71                       # Average system read bandwidth in MiByte/s
system.mem_ctrls00.avgWrBWSys                    6.37                       # Average system write bandwidth in MiByte/s
system.mem_ctrls00.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls00.busUtil                       0.20                       # Data bus utilization in percentage
system.mem_ctrls00.busUtilRead                   0.14                       # Data bus utilization in percentage for reads
system.mem_ctrls00.busUtilWrite                  0.06                       # Data bus utilization in percentage for writes
system.mem_ctrls00.avgRdQLen                     8.02                       # Average read queue length when enqueuing
system.mem_ctrls00.avgWrQLen                    30.76                       # Average write queue length when enqueuing
system.mem_ctrls00.readRowHits                  28191                       # Number of row buffer hits during reads
system.mem_ctrls00.writeRowHits                 12527                       # Number of row buffer hits during writes
system.mem_ctrls00.readRowHitRate               87.45                       # Row buffer hit rate for reads
system.mem_ctrls00.writeRowHitRate              83.47                       # Row buffer hit rate for writes
system.mem_ctrls00.avgGap                 13000163.09                       # Average gap between requests
system.mem_ctrls00.pageHitRate                  86.19                       # Row buffer hit rate, read and write combined
system.mem_ctrls00.memoryStateTime::IDLE  72211383550                       # Time in different power states
system.mem_ctrls00.memoryStateTime::REF    1637517600                       # Time in different power states
system.mem_ctrls00.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls00.memoryStateTime::ACT    1494342600                       # Time in different power states
system.mem_ctrls00.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls00.actEnergy::0          2580076.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls00.actEnergy::1          2547417.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls00.actEnergy::2          2559513.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls00.actEnergy::3               2658096                       # Energy for activate commands per rank (pJ)
system.mem_ctrls00.actEnergy::4          2590358.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls00.actEnergy::5          2520806.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls00.actEnergy::6          2511129.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls00.actEnergy::7          2598220.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls00.preEnergy::0          1740528.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls00.preEnergy::1               1718496                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls00.preEnergy::2               1726656                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls00.preEnergy::3               1793160                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls00.preEnergy::4               1747464                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls00.preEnergy::5               1700544                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls00.preEnergy::6               1694016                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls00.preEnergy::7          1752768.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls00.readEnergy::0         9880665.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls00.readEnergy::1              9664512                       # Energy for read commands per rank (pJ)
system.mem_ctrls00.readEnergy::2              9836736                       # Energy for read commands per rank (pJ)
system.mem_ctrls00.readEnergy::3             10168704                       # Energy for read commands per rank (pJ)
system.mem_ctrls00.readEnergy::4         9733401.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls00.readEnergy::5         9550195.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls00.readEnergy::6              9449856                       # Energy for read commands per rank (pJ)
system.mem_ctrls00.readEnergy::7         9637555.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls00.writeEnergy::0        4571873.280000                       # Energy for write commands per rank (pJ)
system.mem_ctrls00.writeEnergy::1        4482708.480000                       # Energy for write commands per rank (pJ)
system.mem_ctrls00.writeEnergy::2        4485611.520000                       # Energy for write commands per rank (pJ)
system.mem_ctrls00.writeEnergy::3        4624957.440000                       # Energy for write commands per rank (pJ)
system.mem_ctrls00.writeEnergy::4        4542013.440000                       # Energy for write commands per rank (pJ)
system.mem_ctrls00.writeEnergy::5        4449116.160000                       # Energy for write commands per rank (pJ)
system.mem_ctrls00.writeEnergy::6        4419256.320000                       # Energy for write commands per rank (pJ)
system.mem_ctrls00.writeEnergy::7        4598415.360000                       # Energy for write commands per rank (pJ)
system.mem_ctrls00.refreshEnergy::0      4821623560.320001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls00.refreshEnergy::1      4821623560.320001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls00.refreshEnergy::2      4821623560.320001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls00.refreshEnergy::3      4821623560.320001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls00.refreshEnergy::4      4821623560.320001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls00.refreshEnergy::5      4821623560.320001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls00.refreshEnergy::6      4821623560.320001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls00.refreshEnergy::7      4821623560.320001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls00.actBackEnergy::0      1468703131.200000                       # Energy for active background per rank (pJ)
system.mem_ctrls00.actBackEnergy::1      1472849812.800000                       # Energy for active background per rank (pJ)
system.mem_ctrls00.actBackEnergy::2      1469644205.760000                       # Energy for active background per rank (pJ)
system.mem_ctrls00.actBackEnergy::3      1475313252.480000                       # Energy for active background per rank (pJ)
system.mem_ctrls00.actBackEnergy::4      1476737832.960000                       # Energy for active background per rank (pJ)
system.mem_ctrls00.actBackEnergy::5      1473763582.080000                       # Energy for active background per rank (pJ)
system.mem_ctrls00.actBackEnergy::6      1471105175.040000                       # Energy for active background per rank (pJ)
system.mem_ctrls00.actBackEnergy::7      1481280632.640000                       # Energy for active background per rank (pJ)
system.mem_ctrls00.preBackEnergy::0       66602084880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls00.preBackEnergy::1       66598447440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls00.preBackEnergy::2      66601259376.000008                       # Energy for precharge background per rank (pJ)
system.mem_ctrls00.preBackEnergy::3       66596286528                       # Energy for precharge background per rank (pJ)
system.mem_ctrls00.preBackEnergy::4      66595036896.000008                       # Energy for precharge background per rank (pJ)
system.mem_ctrls00.preBackEnergy::5       66597645888                       # Energy for precharge background per rank (pJ)
system.mem_ctrls00.preBackEnergy::6      66599977824.000008                       # Energy for precharge background per rank (pJ)
system.mem_ctrls00.preBackEnergy::7      66591051984.000008                       # Energy for precharge background per rank (pJ)
system.mem_ctrls00.totalEnergy::0        72911184715.199997                       # Total energy per rank (pJ)
system.mem_ctrls00.totalEnergy::1        72911333947.199997                       # Total energy per rank (pJ)
system.mem_ctrls00.totalEnergy::2        72911135659.200012                       # Total energy per rank (pJ)
system.mem_ctrls00.totalEnergy::3        72912468258.240005                       # Total energy per rank (pJ)
system.mem_ctrls00.totalEnergy::4        72912011526.720001                       # Total energy per rank (pJ)
system.mem_ctrls00.totalEnergy::5        72911253692.160004                       # Total energy per rank (pJ)
system.mem_ctrls00.totalEnergy::6        72910780817.280014                       # Total energy per rank (pJ)
system.mem_ctrls00.totalEnergy::7        72912543136.320007                       # Total energy per rank (pJ)
system.mem_ctrls00.averagePower::0          64.437236                       # Core power per rank (mW)
system.mem_ctrls00.averagePower::1          64.437368                       # Core power per rank (mW)
system.mem_ctrls00.averagePower::2          64.437193                       # Core power per rank (mW)
system.mem_ctrls00.averagePower::3          64.438370                       # Core power per rank (mW)
system.mem_ctrls00.averagePower::4          64.437967                       # Core power per rank (mW)
system.mem_ctrls00.averagePower::5          64.437297                       # Core power per rank (mW)
system.mem_ctrls00.averagePower::6          64.436879                       # Core power per rank (mW)
system.mem_ctrls00.averagePower::7          64.438437                       # Core power per rank (mW)
system.mem_ctrls04.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls04.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls04.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls04.atomic_min_count                 0                       # atomic min count
system.mem_ctrls04.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls04.bytes_read::system.cpu0.inst         3072                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu0.data       165632                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu1.inst         2560                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu1.data       164864                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu2.inst         1792                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu2.data       168704                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu3.inst         5120                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu3.data       163840                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu4.inst         3072                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu4.data       168960                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu5.inst         2816                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu5.data       160768                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu7.inst          512                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu7.data          256                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::total          1011968                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_inst_read::system.cpu0.inst         3072                       # Number of instructions bytes read from this memory
system.mem_ctrls04.bytes_inst_read::system.cpu1.inst         2560                       # Number of instructions bytes read from this memory
system.mem_ctrls04.bytes_inst_read::system.cpu2.inst         1792                       # Number of instructions bytes read from this memory
system.mem_ctrls04.bytes_inst_read::system.cpu3.inst         5120                       # Number of instructions bytes read from this memory
system.mem_ctrls04.bytes_inst_read::system.cpu4.inst         3072                       # Number of instructions bytes read from this memory
system.mem_ctrls04.bytes_inst_read::system.cpu5.inst         2816                       # Number of instructions bytes read from this memory
system.mem_ctrls04.bytes_inst_read::system.cpu7.inst          512                       # Number of instructions bytes read from this memory
system.mem_ctrls04.bytes_inst_read::total        18944                       # Number of instructions bytes read from this memory
system.mem_ctrls04.bytes_written::writebacks       473600                       # Number of bytes written to this memory
system.mem_ctrls04.bytes_written::total        473600                       # Number of bytes written to this memory
system.mem_ctrls04.num_reads::system.cpu0.inst           12                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu0.data          647                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu1.inst           10                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu1.data          644                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu2.inst            7                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu2.data          659                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu3.inst           20                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu3.data          640                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu4.inst           12                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu4.data          660                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu5.inst           11                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu5.data          628                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu7.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu7.data            1                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::total              3953                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_writes::writebacks         1850                       # Number of write requests responded to by this memory
system.mem_ctrls04.num_writes::total             1850                       # Number of write requests responded to by this memory
system.mem_ctrls04.bw_read::system.cpu0.inst        40773                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu0.data      2198346                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu1.inst        33978                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu1.data      2188153                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu2.inst        23784                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu2.data      2239119                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu3.inst        67955                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu3.data      2174562                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu4.inst        40773                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu4.data      2242517                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu5.inst        37375                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu5.data      2133789                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu7.inst         6796                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu7.data         3398                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::total            13431316                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_inst_read::system.cpu0.inst        40773                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_inst_read::system.cpu1.inst        33978                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_inst_read::system.cpu2.inst        23784                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_inst_read::system.cpu3.inst        67955                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_inst_read::system.cpu4.inst        40773                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_inst_read::system.cpu5.inst        37375                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_inst_read::system.cpu7.inst         6796                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_inst_read::total         251434                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_write::writebacks       6285842                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_write::total            6285842                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_total::writebacks       6285842                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu0.inst        40773                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu0.data      2198346                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu1.inst        33978                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu1.data      2188153                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu2.inst        23784                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu2.data      2239119                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu3.inst        67955                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu3.data      2174562                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu4.inst        40773                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu4.data      2242517                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu5.inst        37375                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu5.data      2133789                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu7.inst         6796                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu7.data         3398                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::total           19717158                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.readReqs                      3953                       # Number of read requests accepted
system.mem_ctrls04.writeReqs                     1850                       # Number of write requests accepted
system.mem_ctrls04.readBursts                   31624                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls04.writeBursts                  14800                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls04.bytesReadDRAM              1011968                       # Total number of bytes read from DRAM
system.mem_ctrls04.bytesReadWrQ                     0                       # Total number of bytes read from write queue
system.mem_ctrls04.bytesWritten                473088                       # Total number of bytes written to DRAM
system.mem_ctrls04.bytesReadSys               1011968                       # Total read bytes from the system interface side
system.mem_ctrls04.bytesWrittenSys             473600                       # Total written bytes from the system interface side
system.mem_ctrls04.servicedByWrQ                    0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls04.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls04.neitherReadNorWriteReqs          276                       # Number of requests that are neither read nor write
system.mem_ctrls04.perBankRdBursts::0            2000                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::1            2000                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::2            2008                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::3            2000                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::4            2088                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::5            2016                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::6            2040                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::7            1960                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::8            1888                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::9            1968                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::10           1888                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::11           1976                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::12           1928                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::13           1936                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::14           2016                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::15           1912                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::0             905                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::1             920                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::2             912                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::3             896                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::4             944                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::5             960                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::6             960                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::7             944                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::8             920                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::9             976                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::10            895                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::11            888                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::12            944                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::13            880                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::14            920                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::15            920                       # Per bank write bursts
system.mem_ctrls04.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls04.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls04.totGap                 76801868000                       # Total gap between requests
system.mem_ctrls04.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls04.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls04.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls04.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls04.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls04.readPktSize::5               31624                       # Read request sizes (log2)
system.mem_ctrls04.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls04.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls04.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls04.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls04.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls04.writePktSize::5              14800                       # Write request sizes (log2)
system.mem_ctrls04.rdQLenPdf::0                  3945                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::1                  3946                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::2                  3946                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::3                  3946                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::4                  3948                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::5                  3948                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::6                  3949                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::7                  3949                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::8                     8                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::9                     7                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::10                    7                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::11                    7                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::12                    5                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::13                    5                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::14                    4                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::15                    4                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::15                  613                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::16                  613                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::17                  613                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::18                  614                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::19                  614                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::20                  616                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::21                  616                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::22                  616                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::23                  617                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::24                  617                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::25                  617                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::26                  617                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::27                  617                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::28                  616                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::29                  616                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::30                  620                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::31                  619                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::32                  619                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::33                  619                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::34                  618                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::35                  618                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::36                  617                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::37                  617                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::38                  613                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::39                    1                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::40                    1                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::41                    1                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::42                    1                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::43                    1                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::44                    1                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::45                    1                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::46                    1                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.bytesPerActivate::samples         6406                       # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::mean   231.822666                       # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::gmean   207.956002                       # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::stdev    65.032334                       # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::32-63          593      9.26%      9.26% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::64-95            8      0.12%      9.38% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::96-127            3      0.05%      9.43% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::128-159            2      0.03%      9.46% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::160-191            4      0.06%      9.52% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::192-223            8      0.12%      9.65% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::224-255          590      9.21%     18.86% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::256-287         5198     81.14%    100.00% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::total         6406                       # Bytes accessed per row activation
system.mem_ctrls04.rdPerTurnAround::samples          615                       # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::mean    51.278049                       # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::stdev    26.908926                       # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::0-3             1      0.16%      0.16% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::8-11            2      0.33%      0.49% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::16-19           28      4.55%      5.04% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::24-27          108     17.56%     22.60% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::32-35           71     11.54%     34.15% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::40-43           72     11.71%     45.85% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::48-51           76     12.36%     58.21% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::56-59           62     10.08%     68.29% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::64-67           61      9.92%     78.21% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::72-75           33      5.37%     83.58% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::80-83           28      4.55%     88.13% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::88-91           20      3.25%     91.38% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::96-99           14      2.28%     93.66% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::104-107           16      2.60%     96.26% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::112-115            9      1.46%     97.72% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::120-123            5      0.81%     98.54% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::128-131            1      0.16%     98.70% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::136-139            2      0.33%     99.02% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::144-147            3      0.49%     99.51% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::152-155            2      0.33%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::176-179            1      0.16%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::total          615                       # Reads before turning the bus around for writes
system.mem_ctrls04.wrPerTurnAround::samples          615                       # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::mean    24.039024                       # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::gmean    24.024263                       # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::stdev     0.872175                       # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::16              1      0.16%      0.16% # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::19              2      0.33%      0.49% # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::21              1      0.16%      0.65% # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::24            605     98.37%     99.02% # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::29              1      0.16%     99.19% # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::32              5      0.81%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::total          615                       # Writes before turning the bus around for reads
system.mem_ctrls04.totQLat                  817846000                       # Total ticks spent queuing
system.mem_ctrls04.totMemAccLat            1353872800                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls04.totBusLat                101196800                       # Total ticks spent in databus transfers
system.mem_ctrls04.avgQLat                   25861.56                       # Average queueing delay per DRAM burst
system.mem_ctrls04.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls04.avgMemAccLat              42811.56                       # Average memory access latency per DRAM burst
system.mem_ctrls04.avgRdBW                      13.43                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls04.avgWrBW                       6.28                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls04.avgRdBWSys                   13.43                       # Average system read bandwidth in MiByte/s
system.mem_ctrls04.avgWrBWSys                    6.29                       # Average system write bandwidth in MiByte/s
system.mem_ctrls04.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls04.busUtil                       0.20                       # Data bus utilization in percentage
system.mem_ctrls04.busUtilRead                   0.13                       # Data bus utilization in percentage for reads
system.mem_ctrls04.busUtilWrite                  0.06                       # Data bus utilization in percentage for writes
system.mem_ctrls04.avgRdQLen                     8.01                       # Average read queue length when enqueuing
system.mem_ctrls04.avgWrQLen                    31.32                       # Average write queue length when enqueuing
system.mem_ctrls04.readRowHits                  27662                       # Number of row buffer hits during reads
system.mem_ctrls04.writeRowHits                 12340                       # Number of row buffer hits during writes
system.mem_ctrls04.readRowHitRate               87.47                       # Row buffer hit rate for reads
system.mem_ctrls04.writeRowHitRate              83.38                       # Row buffer hit rate for writes
system.mem_ctrls04.avgGap                 13234855.76                       # Average gap between requests
system.mem_ctrls04.pageHitRate                  86.17                       # Row buffer hit rate, read and write combined
system.mem_ctrls04.memoryStateTime::IDLE  72186937300                       # Time in different power states
system.mem_ctrls04.memoryStateTime::REF    1637517600                       # Time in different power states
system.mem_ctrls04.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls04.memoryStateTime::ACT    1518775100                       # Time in different power states
system.mem_ctrls04.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls04.actEnergy::0          2476051.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls04.actEnergy::1          2480889.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls04.actEnergy::2          2536531.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls04.actEnergy::3               2455488                       # Energy for activate commands per rank (pJ)
system.mem_ctrls04.actEnergy::4          2477260.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls04.actEnergy::5          2459721.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls04.actEnergy::6          2478470.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls04.actEnergy::7          2499033.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls04.preEnergy::0               1670352                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls04.preEnergy::1               1673616                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls04.preEnergy::2               1711152                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls04.preEnergy::3               1656480                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls04.preEnergy::4          1671168.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls04.preEnergy::5               1659336                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls04.preEnergy::6               1671984                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls04.preEnergy::7               1685856                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls04.readEnergy::0         9421401.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls04.readEnergy::1         9465830.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls04.readEnergy::2         9688473.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls04.readEnergy::3         9273139.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls04.readEnergy::4         9178790.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls04.readEnergy::5         9277132.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls04.readEnergy::6         9392947.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls04.readEnergy::7         9408921.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls04.writeEnergy::0        4442895.360000                       # Energy for write commands per rank (pJ)
system.mem_ctrls04.writeEnergy::1        4376125.440000                       # Energy for write commands per rank (pJ)
system.mem_ctrls04.writeEnergy::2        4429209.600000                       # Energy for write commands per rank (pJ)
system.mem_ctrls04.writeEnergy::3        4376125.440000                       # Energy for write commands per rank (pJ)
system.mem_ctrls04.writeEnergy::4        4399349.760000                       # Energy for write commands per rank (pJ)
system.mem_ctrls04.writeEnergy::5        4309770.240000                       # Energy for write commands per rank (pJ)
system.mem_ctrls04.writeEnergy::6        4349583.360000                       # Energy for write commands per rank (pJ)
system.mem_ctrls04.writeEnergy::7        4309770.240000                       # Energy for write commands per rank (pJ)
system.mem_ctrls04.refreshEnergy::0      4821623560.320001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls04.refreshEnergy::1      4821623560.320001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls04.refreshEnergy::2      4821623560.320001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls04.refreshEnergy::3      4821623560.320001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls04.refreshEnergy::4      4821623560.320001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls04.refreshEnergy::5      4821623560.320001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls04.refreshEnergy::6      4821623560.320001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls04.refreshEnergy::7      4821623560.320001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls04.actBackEnergy::0      1463182320.960000                       # Energy for active background per rank (pJ)
system.mem_ctrls04.actBackEnergy::1      1470965967.360000                       # Energy for active background per rank (pJ)
system.mem_ctrls04.actBackEnergy::2      1470675130.560000                       # Energy for active background per rank (pJ)
system.mem_ctrls04.actBackEnergy::3      1469678843.520000                       # Energy for active background per rank (pJ)
system.mem_ctrls04.actBackEnergy::4      1476349539.840000                       # Energy for active background per rank (pJ)
system.mem_ctrls04.actBackEnergy::5      1470512940.480000                       # Energy for active background per rank (pJ)
system.mem_ctrls04.actBackEnergy::6      1471474808.640000                       # Energy for active background per rank (pJ)
system.mem_ctrls04.actBackEnergy::7      1480440461.760000                       # Energy for active background per rank (pJ)
system.mem_ctrls04.preBackEnergy::0       66606926880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls04.preBackEnergy::1       66600099120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls04.preBackEnergy::2       66600354240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls04.preBackEnergy::3      66601228176.000008                       # Energy for precharge background per rank (pJ)
system.mem_ctrls04.preBackEnergy::4       66595376688                       # Energy for precharge background per rank (pJ)
system.mem_ctrls04.preBackEnergy::5       66600496512                       # Energy for precharge background per rank (pJ)
system.mem_ctrls04.preBackEnergy::6       66599652768                       # Energy for precharge background per rank (pJ)
system.mem_ctrls04.preBackEnergy::7       66591788160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls04.totalEnergy::0        72909743461.440002                       # Total energy per rank (pJ)
system.mem_ctrls04.totalEnergy::1        72910685109.119995                       # Total energy per rank (pJ)
system.mem_ctrls04.totalEnergy::2        72911018297.279999                       # Total energy per rank (pJ)
system.mem_ctrls04.totalEnergy::3        72910291812.480011                       # Total energy per rank (pJ)
system.mem_ctrls04.totalEnergy::4        72911076357.119995                       # Total energy per rank (pJ)
system.mem_ctrls04.totalEnergy::5        72910338973.440002                       # Total energy per rank (pJ)
system.mem_ctrls04.totalEnergy::6        72910644121.919998                       # Total energy per rank (pJ)
system.mem_ctrls04.totalEnergy::7        72911755763.520004                       # Total energy per rank (pJ)
system.mem_ctrls04.averagePower::0          64.435963                       # Core power per rank (mW)
system.mem_ctrls04.averagePower::1          64.436795                       # Core power per rank (mW)
system.mem_ctrls04.averagePower::2          64.437090                       # Core power per rank (mW)
system.mem_ctrls04.averagePower::3          64.436448                       # Core power per rank (mW)
system.mem_ctrls04.averagePower::4          64.437141                       # Core power per rank (mW)
system.mem_ctrls04.averagePower::5          64.436489                       # Core power per rank (mW)
system.mem_ctrls04.averagePower::6          64.436759                       # Core power per rank (mW)
system.mem_ctrls04.averagePower::7          64.437742                       # Core power per rank (mW)
system.mem_ctrls03.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls03.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls03.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls03.atomic_min_count                 0                       # atomic min count
system.mem_ctrls03.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls03.bytes_read::system.cpu0.inst         3328                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu0.data       165632                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu1.inst         1792                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu1.data       164352                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu2.inst         2304                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu2.data       169984                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu3.inst         2816                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu3.data       170752                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu4.inst         3072                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu4.data       167424                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu5.inst         1792                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu5.data       163584                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu7.inst         2048                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu7.data          256                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::total          1019136                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_inst_read::system.cpu0.inst         3328                       # Number of instructions bytes read from this memory
system.mem_ctrls03.bytes_inst_read::system.cpu1.inst         1792                       # Number of instructions bytes read from this memory
system.mem_ctrls03.bytes_inst_read::system.cpu2.inst         2304                       # Number of instructions bytes read from this memory
system.mem_ctrls03.bytes_inst_read::system.cpu3.inst         2816                       # Number of instructions bytes read from this memory
system.mem_ctrls03.bytes_inst_read::system.cpu4.inst         3072                       # Number of instructions bytes read from this memory
system.mem_ctrls03.bytes_inst_read::system.cpu5.inst         1792                       # Number of instructions bytes read from this memory
system.mem_ctrls03.bytes_inst_read::system.cpu7.inst         2048                       # Number of instructions bytes read from this memory
system.mem_ctrls03.bytes_inst_read::total        17152                       # Number of instructions bytes read from this memory
system.mem_ctrls03.bytes_written::writebacks       478208                       # Number of bytes written to this memory
system.mem_ctrls03.bytes_written::total        478208                       # Number of bytes written to this memory
system.mem_ctrls03.num_reads::system.cpu0.inst           13                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu0.data          647                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu1.inst            7                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu1.data          642                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu2.inst            9                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu2.data          664                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu3.inst           11                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu3.data          667                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu4.inst           12                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu4.data          654                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu5.inst            7                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu5.data          639                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu7.inst            8                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu7.data            1                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::total              3981                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_writes::writebacks         1868                       # Number of write requests responded to by this memory
system.mem_ctrls03.num_writes::total             1868                       # Number of write requests responded to by this memory
system.mem_ctrls03.bw_read::system.cpu0.inst        44171                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu0.data      2198346                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu1.inst        23784                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu1.data      2181357                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu2.inst        30580                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu2.data      2256108                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu3.inst        37375                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu3.data      2266301                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu4.inst        40773                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu4.data      2222130                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu5.inst        23784                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu5.data      2171164                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu7.inst        27182                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu7.data         3398                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::total            13526453                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_inst_read::system.cpu0.inst        44171                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_inst_read::system.cpu1.inst        23784                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_inst_read::system.cpu2.inst        30580                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_inst_read::system.cpu3.inst        37375                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_inst_read::system.cpu4.inst        40773                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_inst_read::system.cpu5.inst        23784                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_inst_read::system.cpu7.inst        27182                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_inst_read::total         227649                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_write::writebacks       6347002                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_write::total            6347002                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_total::writebacks       6347002                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu0.inst        44171                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu0.data      2198346                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu1.inst        23784                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu1.data      2181357                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu2.inst        30580                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu2.data      2256108                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu3.inst        37375                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu3.data      2266301                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu4.inst        40773                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu4.data      2222130                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu5.inst        23784                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu5.data      2171164                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu7.inst        27182                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu7.data         3398                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::total           19873455                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.readReqs                      3981                       # Number of read requests accepted
system.mem_ctrls03.writeReqs                     1868                       # Number of write requests accepted
system.mem_ctrls03.readBursts                   31848                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls03.writeBursts                  14944                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls03.bytesReadDRAM              1018656                       # Total number of bytes read from DRAM
system.mem_ctrls03.bytesReadWrQ                   480                       # Total number of bytes read from write queue
system.mem_ctrls03.bytesWritten                478464                       # Total number of bytes written to DRAM
system.mem_ctrls03.bytesReadSys               1019136                       # Total read bytes from the system interface side
system.mem_ctrls03.bytesWrittenSys             478208                       # Total written bytes from the system interface side
system.mem_ctrls03.servicedByWrQ                   15                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls03.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls03.neitherReadNorWriteReqs          531                       # Number of requests that are neither read nor write
system.mem_ctrls03.perBankRdBursts::0            1968                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::1            1960                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::2            2088                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::3            2008                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::4            2088                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::5            1992                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::6            2024                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::7            1944                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::8            2056                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::9            1968                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::10           2001                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::11           1928                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::12           2008                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::13           1920                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::14           1976                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::15           1904                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::0             912                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::1             920                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::2             984                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::3             928                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::4             960                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::5             936                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::6             976                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::7             912                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::8             960                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::9             929                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::10            952                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::11            896                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::12            928                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::13            888                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::14            951                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::15            920                       # Per bank write bursts
system.mem_ctrls03.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls03.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls03.totGap                 76860806000                       # Total gap between requests
system.mem_ctrls03.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls03.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls03.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls03.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls03.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls03.readPktSize::5               31848                       # Read request sizes (log2)
system.mem_ctrls03.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls03.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls03.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls03.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls03.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls03.writePktSize::5              14944                       # Write request sizes (log2)
system.mem_ctrls03.rdQLenPdf::0                  3964                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::1                  3963                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::2                  3964                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::3                  3966                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::4                  3966                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::5                  3967                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::6                  3968                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::7                  3968                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::8                    13                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::9                    13                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::10                   12                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::11                   10                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::12                   10                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::13                    9                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::14                    8                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::15                    8                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::16                    3                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::17                    3                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::18                    3                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::19                    3                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::20                    3                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::21                    3                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::22                    3                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::23                    3                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::15                  618                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::16                  618                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::17                  618                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::18                  618                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::19                  618                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::20                  618                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::21                  618                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::22                  618                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::23                  621                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::24                  621                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::25                  621                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::26                  621                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::27                  621                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::28                  621                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::29                  625                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::30                  630                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::31                  629                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::32                  629                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::33                  629                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::34                  629                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::35                  629                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::36                  629                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::37                  625                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::38                  620                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.bytesPerActivate::samples         6457                       # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::mean   231.859997                       # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::gmean   208.062197                       # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::stdev    64.964772                       # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::32-63          594      9.20%      9.20% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::64-95           12      0.19%      9.39% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::96-127            2      0.03%      9.42% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::128-159            2      0.03%      9.45% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::160-191            3      0.05%      9.49% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::192-223           11      0.17%      9.66% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::224-255          592      9.17%     18.83% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::256-287         5241     81.17%    100.00% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::total         6457                       # Bytes accessed per row activation
system.mem_ctrls03.rdPerTurnAround::samples          620                       # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::mean    51.317742                       # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::stdev    26.714321                       # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::0-3             1      0.16%      0.16% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::16-19           37      5.97%      6.13% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::24-27           91     14.68%     20.81% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::32-35           87     14.03%     34.84% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::40-43           71     11.45%     46.29% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::48-51           70     11.29%     57.58% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::56-59           61      9.84%     67.42% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::64-67           52      8.39%     75.81% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::72-75           49      7.90%     83.71% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::80-83           33      5.32%     89.03% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::88-91           18      2.90%     91.94% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::96-99           20      3.23%     95.16% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::104-107           10      1.61%     96.77% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::112-115           10      1.61%     98.39% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::120-123            1      0.16%     98.55% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::128-131            1      0.16%     98.71% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::136-139            1      0.16%     98.87% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::144-147            2      0.32%     99.19% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::152-155            2      0.32%     99.52% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::160-163            1      0.16%     99.68% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::168-171            1      0.16%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::176-179            1      0.16%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::total          620                       # Reads before turning the bus around for writes
system.mem_ctrls03.wrPerTurnAround::samples          620                       # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::mean    24.116129                       # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::gmean    24.095856                       # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::stdev     1.060099                       # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::16              1      0.16%      0.16% # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::24            609     98.23%     98.39% # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::32             10      1.61%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::total          620                       # Writes before turning the bus around for reads
system.mem_ctrls03.totQLat                  826602750                       # Total ticks spent queuing
system.mem_ctrls03.totMemAccLat            1366172100                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls03.totBusLat                101865600                       # Total ticks spent in databus transfers
system.mem_ctrls03.avgQLat                   25966.85                       # Average queueing delay per DRAM burst
system.mem_ctrls03.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls03.avgMemAccLat              42916.85                       # Average memory access latency per DRAM burst
system.mem_ctrls03.avgRdBW                      13.52                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls03.avgWrBW                       6.35                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls03.avgRdBWSys                   13.53                       # Average system read bandwidth in MiByte/s
system.mem_ctrls03.avgWrBWSys                    6.35                       # Average system write bandwidth in MiByte/s
system.mem_ctrls03.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls03.busUtil                       0.20                       # Data bus utilization in percentage
system.mem_ctrls03.busUtilRead                   0.14                       # Data bus utilization in percentage for reads
system.mem_ctrls03.busUtilWrite                  0.06                       # Data bus utilization in percentage for writes
system.mem_ctrls03.avgRdQLen                     8.01                       # Average read queue length when enqueuing
system.mem_ctrls03.avgWrQLen                    31.01                       # Average write queue length when enqueuing
system.mem_ctrls03.readRowHits                  27840                       # Number of row buffer hits during reads
system.mem_ctrls03.writeRowHits                 12488                       # Number of row buffer hits during writes
system.mem_ctrls03.readRowHitRate               87.46                       # Row buffer hit rate for reads
system.mem_ctrls03.writeRowHitRate              83.57                       # Row buffer hit rate for writes
system.mem_ctrls03.avgGap                 13140845.61                       # Average gap between requests
system.mem_ctrls03.pageHitRate                  86.21                       # Row buffer hit rate, read and write combined
system.mem_ctrls03.memoryStateTime::IDLE  72196960650                       # Time in different power states
system.mem_ctrls03.memoryStateTime::REF    1637517600                       # Time in different power states
system.mem_ctrls03.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls03.memoryStateTime::ACT    1508751750                       # Time in different power states
system.mem_ctrls03.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls03.actEnergy::0          2448835.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls03.actEnergy::1          2539555.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls03.actEnergy::2          2509315.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls03.actEnergy::3          2521411.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls03.actEnergy::4          2501452.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls03.actEnergy::5          2466979.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls03.actEnergy::6          2502057.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls03.actEnergy::7          2448835.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls03.preEnergy::0               1651992                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls03.preEnergy::1               1713192                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls03.preEnergy::2               1692792                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls03.preEnergy::3               1700952                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls03.preEnergy::4          1687488.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls03.preEnergy::5               1664232                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls03.preEnergy::6               1687896                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls03.preEnergy::7               1651992                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls03.readEnergy::0         9269145.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls03.readEnergy::1              9644544                       # Energy for read commands per rank (pJ)
system.mem_ctrls03.readEnergy::2         9652531.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls03.readEnergy::3         9561177.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls03.readEnergy::4              9449856                       # Energy for read commands per rank (pJ)
system.mem_ctrls03.readEnergy::5              9330048                       # Energy for read commands per rank (pJ)
system.mem_ctrls03.readEnergy::6         9568665.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls03.readEnergy::7         9121382.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls03.writeEnergy::0        4369489.920000                       # Energy for write commands per rank (pJ)
system.mem_ctrls03.writeEnergy::1        4469022.720000                       # Energy for write commands per rank (pJ)
system.mem_ctrls03.writeEnergy::2        4372807.680000                       # Energy for write commands per rank (pJ)
system.mem_ctrls03.writeEnergy::3        4432527.360000                       # Energy for write commands per rank (pJ)
system.mem_ctrls03.writeEnergy::4        4383175.680000                       # Energy for write commands per rank (pJ)
system.mem_ctrls03.writeEnergy::5        4359536.640000                       # Energy for write commands per rank (pJ)
system.mem_ctrls03.writeEnergy::6             4313088                       # Energy for write commands per rank (pJ)
system.mem_ctrls03.writeEnergy::7        4332994.560000                       # Energy for write commands per rank (pJ)
system.mem_ctrls03.refreshEnergy::0      4821623560.320001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls03.refreshEnergy::1      4821623560.320001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls03.refreshEnergy::2      4821623560.320001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls03.refreshEnergy::3      4821623560.320001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls03.refreshEnergy::4      4821623560.320001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls03.refreshEnergy::5      4821623560.320001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls03.refreshEnergy::6      4821623560.320001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls03.refreshEnergy::7      4821623560.320001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls03.actBackEnergy::0      1468018365.120000                       # Energy for active background per rank (pJ)
system.mem_ctrls03.actBackEnergy::1      1471912951.680000                       # Energy for active background per rank (pJ)
system.mem_ctrls03.actBackEnergy::2      1467800087.040000                       # Energy for active background per rank (pJ)
system.mem_ctrls03.actBackEnergy::3      1470640492.800000                       # Energy for active background per rank (pJ)
system.mem_ctrls03.actBackEnergy::4      1473361061.760000                       # Energy for active background per rank (pJ)
system.mem_ctrls03.actBackEnergy::5      1469097115.200000                       # Energy for active background per rank (pJ)
system.mem_ctrls03.actBackEnergy::6      1471545178.560000                       # Energy for active background per rank (pJ)
system.mem_ctrls03.actBackEnergy::7      1473281444.160000                       # Energy for active background per rank (pJ)
system.mem_ctrls03.preBackEnergy::0      66602684736.000008                       # Energy for precharge background per rank (pJ)
system.mem_ctrls03.preBackEnergy::1       66599268432                       # Energy for precharge background per rank (pJ)
system.mem_ctrls03.preBackEnergy::2       66602876208                       # Energy for precharge background per rank (pJ)
system.mem_ctrls03.preBackEnergy::3      66600384624.000008                       # Energy for precharge background per rank (pJ)
system.mem_ctrls03.preBackEnergy::4       66597998160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls03.preBackEnergy::5      66601738464.000008                       # Energy for precharge background per rank (pJ)
system.mem_ctrls03.preBackEnergy::6       66599591040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls03.preBackEnergy::7       66598068000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls03.totalEnergy::0        72910066124.160004                       # Total energy per rank (pJ)
system.mem_ctrls03.totalEnergy::1        72911171257.919998                       # Total energy per rank (pJ)
system.mem_ctrls03.totalEnergy::2        72910527301.440002                       # Total energy per rank (pJ)
system.mem_ctrls03.totalEnergy::3        72910864745.280014                       # Total energy per rank (pJ)
system.mem_ctrls03.totalEnergy::4        72911004754.559998                       # Total energy per rank (pJ)
system.mem_ctrls03.totalEnergy::5        72910279935.360001                       # Total energy per rank (pJ)
system.mem_ctrls03.totalEnergy::6        72910831486.080002                       # Total energy per rank (pJ)
system.mem_ctrls03.totalEnergy::7        72910528208.639999                       # Total energy per rank (pJ)
system.mem_ctrls03.averagePower::0          64.436248                       # Core power per rank (mW)
system.mem_ctrls03.averagePower::1          64.437225                       # Core power per rank (mW)
system.mem_ctrls03.averagePower::2          64.436656                       # Core power per rank (mW)
system.mem_ctrls03.averagePower::3          64.436954                       # Core power per rank (mW)
system.mem_ctrls03.averagePower::4          64.437078                       # Core power per rank (mW)
system.mem_ctrls03.averagePower::5          64.436437                       # Core power per rank (mW)
system.mem_ctrls03.averagePower::6          64.436925                       # Core power per rank (mW)
system.mem_ctrls03.averagePower::7          64.436657                       # Core power per rank (mW)
system.mem_ctrls10.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls10.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls10.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls10.atomic_min_count                 0                       # atomic min count
system.mem_ctrls10.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls10.bytes_read::system.cpu0.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu0.inst         1792                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu0.data       163840                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu1.dtb.walker          512                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu1.inst         1536                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu1.data       164864                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu2.dtb.walker          512                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu2.inst          768                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu2.data       167680                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu3.inst         3072                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu3.data       163072                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu4.dtb.walker          512                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu4.itb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu4.inst         2560                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu4.data       156672                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu5.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu5.inst         1536                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu5.data       169472                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu7.inst          256                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu7.data          768                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::total          1000192                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_inst_read::system.cpu0.inst         1792                       # Number of instructions bytes read from this memory
system.mem_ctrls10.bytes_inst_read::system.cpu1.inst         1536                       # Number of instructions bytes read from this memory
system.mem_ctrls10.bytes_inst_read::system.cpu2.inst          768                       # Number of instructions bytes read from this memory
system.mem_ctrls10.bytes_inst_read::system.cpu3.inst         3072                       # Number of instructions bytes read from this memory
system.mem_ctrls10.bytes_inst_read::system.cpu4.inst         2560                       # Number of instructions bytes read from this memory
system.mem_ctrls10.bytes_inst_read::system.cpu5.inst         1536                       # Number of instructions bytes read from this memory
system.mem_ctrls10.bytes_inst_read::system.cpu7.inst          256                       # Number of instructions bytes read from this memory
system.mem_ctrls10.bytes_inst_read::total        11520                       # Number of instructions bytes read from this memory
system.mem_ctrls10.bytes_written::writebacks       471040                       # Number of bytes written to this memory
system.mem_ctrls10.bytes_written::total        471040                       # Number of bytes written to this memory
system.mem_ctrls10.num_reads::system.cpu0.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu0.inst            7                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu0.data          640                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu1.dtb.walker            2                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu1.inst            6                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu1.data          644                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu2.dtb.walker            2                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu2.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu2.data          655                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu3.inst           12                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu3.data          637                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu4.dtb.walker            2                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu4.itb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu4.inst           10                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu4.data          612                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu5.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu5.inst            6                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu5.data          662                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu7.inst            1                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu7.data            3                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::total              3907                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_writes::writebacks         1840                       # Number of write requests responded to by this memory
system.mem_ctrls10.num_writes::total             1840                       # Number of write requests responded to by this memory
system.mem_ctrls10.bw_read::system.cpu0.dtb.walker         3398                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu0.inst        23784                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu0.data      2174562                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu1.dtb.walker         6796                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu1.inst        20387                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu1.data      2188153                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu2.dtb.walker         6796                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu2.inst        10193                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu2.data      2225528                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu3.inst        40773                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu3.data      2164368                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu4.dtb.walker         6796                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu4.itb.walker         3398                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu4.inst        33978                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu4.data      2079425                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu5.dtb.walker         3398                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu5.inst        20387                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu5.data      2249312                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu7.inst         3398                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu7.data        10193                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::total            13275019                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_inst_read::system.cpu0.inst        23784                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_inst_read::system.cpu1.inst        20387                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_inst_read::system.cpu2.inst        10193                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_inst_read::system.cpu3.inst        40773                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_inst_read::system.cpu4.inst        33978                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_inst_read::system.cpu5.inst        20387                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_inst_read::system.cpu7.inst         3398                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_inst_read::total         152899                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_write::writebacks       6251865                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_write::total            6251865                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_total::writebacks       6251865                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu0.dtb.walker         3398                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu0.inst        23784                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu0.data      2174562                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu1.dtb.walker         6796                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu1.inst        20387                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu1.data      2188153                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu2.dtb.walker         6796                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu2.inst        10193                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu2.data      2225528                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu3.inst        40773                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu3.data      2164368                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu4.dtb.walker         6796                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu4.itb.walker         3398                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu4.inst        33978                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu4.data      2079425                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu5.dtb.walker         3398                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu5.inst        20387                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu5.data      2249312                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu7.inst         3398                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu7.data        10193                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::total           19526884                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.readReqs                      3907                       # Number of read requests accepted
system.mem_ctrls10.writeReqs                     1840                       # Number of write requests accepted
system.mem_ctrls10.readBursts                   31256                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls10.writeBursts                  14720                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls10.bytesReadDRAM               999936                       # Total number of bytes read from DRAM
system.mem_ctrls10.bytesReadWrQ                   256                       # Total number of bytes read from write queue
system.mem_ctrls10.bytesWritten                471040                       # Total number of bytes written to DRAM
system.mem_ctrls10.bytesReadSys               1000192                       # Total read bytes from the system interface side
system.mem_ctrls10.bytesWrittenSys             471040                       # Total written bytes from the system interface side
system.mem_ctrls10.servicedByWrQ                    8                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls10.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls10.neitherReadNorWriteReqs          258                       # Number of requests that are neither read nor write
system.mem_ctrls10.perBankRdBursts::0            1992                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::1            1944                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::2            1952                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::3            2040                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::4            2032                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::5            2000                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::6            1936                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::7            2000                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::8            1936                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::9            1944                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::10           1888                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::11           1920                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::12           1944                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::13           1864                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::14           1936                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::15           1920                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::0             896                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::1             912                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::2             912                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::3             943                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::4             961                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::5             944                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::6             944                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::7             896                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::8             928                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::9             912                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::10            888                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::11            904                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::12            920                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::13            888                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::14            952                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::15            920                       # Per bank write bursts
system.mem_ctrls10.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls10.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls10.totGap                 76835829000                       # Total gap between requests
system.mem_ctrls10.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls10.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls10.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls10.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls10.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls10.readPktSize::5               31256                       # Read request sizes (log2)
system.mem_ctrls10.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls10.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls10.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls10.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls10.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls10.writePktSize::5              14720                       # Write request sizes (log2)
system.mem_ctrls10.rdQLenPdf::0                  3904                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::1                  3904                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::2                  3905                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::3                  3905                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::4                  3905                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::5                  3906                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::6                  3906                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::7                  3906                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::8                     2                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::9                     2                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::10                    1                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::11                    1                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::12                    1                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::13                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::14                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::15                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::15                  610                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::16                  610                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::17                  610                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::18                  610                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::19                  610                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::20                  610                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::21                  610                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::22                  611                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::23                  611                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::24                  611                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::25                  611                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::26                  611                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::27                  611                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::28                  611                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::29                  611                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::30                  619                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::31                  619                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::32                  619                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::33                  619                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::34                  619                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::35                  619                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::36                  619                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::37                  619                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::38                  610                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.bytesPerActivate::samples         6355                       # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::mean   231.467506                       # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::gmean   207.409603                       # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::stdev    65.368963                       # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::32-63          594      9.35%      9.35% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::64-95            6      0.09%      9.44% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::96-127            8      0.13%      9.57% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::128-159            2      0.03%      9.60% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::160-191            9      0.14%      9.74% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::192-223            6      0.09%      9.83% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::224-255          591      9.30%     19.13% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::256-287         5139     80.87%    100.00% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::total         6355                       # Bytes accessed per row activation
system.mem_ctrls10.rdPerTurnAround::samples          610                       # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::mean    51.134426                       # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::stdev    28.990429                       # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::0-3             2      0.33%      0.33% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::8-11            5      0.82%      1.15% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::16-19           36      5.90%      7.05% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::24-27          102     16.72%     23.77% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::32-35           93     15.25%     39.02% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::40-43           64     10.49%     49.51% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::48-51           63     10.33%     59.84% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::56-59           45      7.38%     67.21% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::64-67           49      8.03%     75.25% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::72-75           37      6.07%     81.31% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::80-83           37      6.07%     87.38% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::88-91           17      2.79%     90.16% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::96-99           22      3.61%     93.77% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::104-107           10      1.64%     95.41% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::112-115            7      1.15%     96.56% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::120-123            4      0.66%     97.21% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::128-131            8      1.31%     98.52% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::136-139            5      0.82%     99.34% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::144-147            1      0.16%     99.51% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::168-171            1      0.16%     99.67% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::176-179            1      0.16%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::184-187            1      0.16%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::total          610                       # Reads before turning the bus around for writes
system.mem_ctrls10.wrPerTurnAround::samples          610                       # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::mean    24.131148                       # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::gmean    24.113454                       # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::stdev     1.016698                       # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::24            600     98.36%     98.36% # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::32             10      1.64%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::total          610                       # Writes before turning the bus around for reads
system.mem_ctrls10.totQLat                  810054100                       # Total ticks spent queuing
system.mem_ctrls10.totMemAccLat            1339707700                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls10.totBusLat                 99993600                       # Total ticks spent in databus transfers
system.mem_ctrls10.avgQLat                   25923.39                       # Average queueing delay per DRAM burst
system.mem_ctrls10.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls10.avgMemAccLat              42873.39                       # Average memory access latency per DRAM burst
system.mem_ctrls10.avgRdBW                      13.27                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls10.avgWrBW                       6.25                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls10.avgRdBWSys                   13.28                       # Average system read bandwidth in MiByte/s
system.mem_ctrls10.avgWrBWSys                    6.25                       # Average system write bandwidth in MiByte/s
system.mem_ctrls10.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls10.busUtil                       0.20                       # Data bus utilization in percentage
system.mem_ctrls10.busUtilRead                   0.13                       # Data bus utilization in percentage for reads
system.mem_ctrls10.busUtilWrite                  0.06                       # Data bus utilization in percentage for writes
system.mem_ctrls10.avgRdQLen                     8.00                       # Average read queue length when enqueuing
system.mem_ctrls10.avgWrQLen                    30.97                       # Average write queue length when enqueuing
system.mem_ctrls10.readRowHits                  27332                       # Number of row buffer hits during reads
system.mem_ctrls10.writeRowHits                 12281                       # Number of row buffer hits during writes
system.mem_ctrls10.readRowHitRate               87.47                       # Row buffer hit rate for reads
system.mem_ctrls10.writeRowHitRate              83.43                       # Row buffer hit rate for writes
system.mem_ctrls10.avgGap                 13369728.38                       # Average gap between requests
system.mem_ctrls10.pageHitRate                  86.18                       # Row buffer hit rate, read and write combined
system.mem_ctrls10.memoryStateTime::IDLE  72189287200                       # Time in different power states
system.mem_ctrls10.memoryStateTime::REF    1637517600                       # Time in different power states
system.mem_ctrls10.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls10.memoryStateTime::ACT    1516425200                       # Time in different power states
system.mem_ctrls10.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls10.actEnergy::0               2473632                       # Energy for activate commands per rank (pJ)
system.mem_ctrls10.actEnergy::1          2505686.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls10.actEnergy::2               2512944                       # Energy for activate commands per rank (pJ)
system.mem_ctrls10.actEnergy::3          2489961.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls10.actEnergy::4          2478470.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls10.actEnergy::5          2442787.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls10.actEnergy::6          2480889.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls10.actEnergy::7          2450649.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls10.preEnergy::0               1668720                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls10.preEnergy::1               1690344                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls10.preEnergy::2               1695240                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls10.preEnergy::3               1679736                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls10.preEnergy::4               1671984                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls10.preEnergy::5               1647912                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls10.preEnergy::6               1673616                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls10.preEnergy::7               1653216                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls10.readEnergy::0         9441369.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls10.readEnergy::1         9612595.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls10.readEnergy::2         9436876.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls10.readEnergy::3         9421401.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls10.readEnergy::4              9265152                       # Energy for read commands per rank (pJ)
system.mem_ctrls10.readEnergy::5         9190771.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls10.readEnergy::6         9341529.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls10.readEnergy::7         9149337.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls10.writeEnergy::0        4389396.480000                       # Energy for write commands per rank (pJ)
system.mem_ctrls10.writeEnergy::1        4405985.280000                       # Energy for write commands per rank (pJ)
system.mem_ctrls10.writeEnergy::2        4429624.320000                       # Energy for write commands per rank (pJ)
system.mem_ctrls10.writeEnergy::3        4415938.560000                       # Energy for write commands per rank (pJ)
system.mem_ctrls10.writeEnergy::4        4346265.600000                       # Energy for write commands per rank (pJ)
system.mem_ctrls10.writeEnergy::5        4329676.800000                       # Energy for write commands per rank (pJ)
system.mem_ctrls10.writeEnergy::6        4332994.560000                       # Energy for write commands per rank (pJ)
system.mem_ctrls10.writeEnergy::7        4336312.320000                       # Energy for write commands per rank (pJ)
system.mem_ctrls10.refreshEnergy::0      4821623560.320001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls10.refreshEnergy::1      4821623560.320001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls10.refreshEnergy::2      4821623560.320001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls10.refreshEnergy::3      4821623560.320001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls10.refreshEnergy::4      4821623560.320001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls10.refreshEnergy::5      4821623560.320001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls10.refreshEnergy::6      4821623560.320001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls10.refreshEnergy::7      4821623560.320001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls10.actBackEnergy::0      1467598826.880000                       # Energy for active background per rank (pJ)
system.mem_ctrls10.actBackEnergy::1      1469045021.760000                       # Energy for active background per rank (pJ)
system.mem_ctrls10.actBackEnergy::2      1475079926.400000                       # Energy for active background per rank (pJ)
system.mem_ctrls10.actBackEnergy::3      1473045600.960000                       # Energy for active background per rank (pJ)
system.mem_ctrls10.actBackEnergy::4      1478879026.560000                       # Energy for active background per rank (pJ)
system.mem_ctrls10.actBackEnergy::5      1469954139.840000                       # Energy for active background per rank (pJ)
system.mem_ctrls10.actBackEnergy::6      1472950990.080000                       # Energy for active background per rank (pJ)
system.mem_ctrls10.actBackEnergy::7      1474135185.600000                       # Energy for active background per rank (pJ)
system.mem_ctrls10.preBackEnergy::0       66603052752                       # Energy for precharge background per rank (pJ)
system.mem_ctrls10.preBackEnergy::1       66601784160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls10.preBackEnergy::2      66596490384.000008                       # Energy for precharge background per rank (pJ)
system.mem_ctrls10.preBackEnergy::3       66598274880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls10.preBackEnergy::4       66593157840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls10.preBackEnergy::5       66600986688                       # Energy for precharge background per rank (pJ)
system.mem_ctrls10.preBackEnergy::6       66598357872                       # Energy for precharge background per rank (pJ)
system.mem_ctrls10.preBackEnergy::7      66597319104.000008                       # Energy for precharge background per rank (pJ)
system.mem_ctrls10.totalEnergy::0        72910248257.279999                       # Total energy per rank (pJ)
system.mem_ctrls10.totalEnergy::1        72910667352.960007                       # Total energy per rank (pJ)
system.mem_ctrls10.totalEnergy::2        72911268555.840012                       # Total energy per rank (pJ)
system.mem_ctrls10.totalEnergy::3        72910951079.039993                       # Total energy per rank (pJ)
system.mem_ctrls10.totalEnergy::4        72911422298.880005                       # Total energy per rank (pJ)
system.mem_ctrls10.totalEnergy::5        72910175535.360001                       # Total energy per rank (pJ)
system.mem_ctrls10.totalEnergy::6        72910761452.160004                       # Total energy per rank (pJ)
system.mem_ctrls10.totalEnergy::7        72910667365.440002                       # Total energy per rank (pJ)
system.mem_ctrls10.averagePower::0          64.436409                       # Core power per rank (mW)
system.mem_ctrls10.averagePower::1          64.436780                       # Core power per rank (mW)
system.mem_ctrls10.averagePower::2          64.437311                       # Core power per rank (mW)
system.mem_ctrls10.averagePower::3          64.437030                       # Core power per rank (mW)
system.mem_ctrls10.averagePower::4          64.437447                       # Core power per rank (mW)
system.mem_ctrls10.averagePower::5          64.436345                       # Core power per rank (mW)
system.mem_ctrls10.averagePower::6          64.436863                       # Core power per rank (mW)
system.mem_ctrls10.averagePower::7          64.436780                       # Core power per rank (mW)
system.mem_ctrls12.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls12.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls12.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls12.atomic_min_count                 0                       # atomic min count
system.mem_ctrls12.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls12.bytes_read::system.cpu0.dtb.walker          512                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu0.inst         2560                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu0.data       165376                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu1.inst         1536                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu1.data       168448                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu2.dtb.walker          512                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu2.inst         3328                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu2.data       170240                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu3.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu3.inst         1536                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu3.data       170496                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu4.dtb.walker          512                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu4.inst         3328                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu4.data       157952                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu5.dtb.walker         1024                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu5.inst         1792                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu5.data       156160                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu7.inst         1536                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu7.data          512                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::total          1007616                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_inst_read::system.cpu0.inst         2560                       # Number of instructions bytes read from this memory
system.mem_ctrls12.bytes_inst_read::system.cpu1.inst         1536                       # Number of instructions bytes read from this memory
system.mem_ctrls12.bytes_inst_read::system.cpu2.inst         3328                       # Number of instructions bytes read from this memory
system.mem_ctrls12.bytes_inst_read::system.cpu3.inst         1536                       # Number of instructions bytes read from this memory
system.mem_ctrls12.bytes_inst_read::system.cpu4.inst         3328                       # Number of instructions bytes read from this memory
system.mem_ctrls12.bytes_inst_read::system.cpu5.inst         1792                       # Number of instructions bytes read from this memory
system.mem_ctrls12.bytes_inst_read::system.cpu7.inst         1536                       # Number of instructions bytes read from this memory
system.mem_ctrls12.bytes_inst_read::total        15616                       # Number of instructions bytes read from this memory
system.mem_ctrls12.bytes_written::writebacks       471296                       # Number of bytes written to this memory
system.mem_ctrls12.bytes_written::total        471296                       # Number of bytes written to this memory
system.mem_ctrls12.num_reads::system.cpu0.dtb.walker            2                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu0.inst           10                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu0.data          646                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu1.inst            6                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu1.data          658                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu2.dtb.walker            2                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu2.inst           13                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu2.data          665                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu3.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu3.inst            6                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu3.data          666                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu4.dtb.walker            2                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu4.inst           13                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu4.data          617                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu5.dtb.walker            4                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu5.inst            7                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu5.data          610                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu7.inst            6                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu7.data            2                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::total              3936                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_writes::writebacks         1841                       # Number of write requests responded to by this memory
system.mem_ctrls12.num_writes::total             1841                       # Number of write requests responded to by this memory
system.mem_ctrls12.bw_read::system.cpu0.dtb.walker         6796                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu0.inst        33978                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu0.data      2194948                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu1.inst        20387                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu1.data      2235721                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu2.dtb.walker         6796                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu2.inst        44171                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu2.data      2259505                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu3.dtb.walker         3398                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu3.inst        20387                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu3.data      2262903                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu4.dtb.walker         6796                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu4.inst        44171                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu4.data      2096413                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu5.dtb.walker        13591                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu5.inst        23784                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu5.data      2072629                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu7.inst        20387                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu7.data         6796                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::total            13373554                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_inst_read::system.cpu0.inst        33978                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_inst_read::system.cpu1.inst        20387                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_inst_read::system.cpu2.inst        44171                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_inst_read::system.cpu3.inst        20387                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_inst_read::system.cpu4.inst        44171                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_inst_read::system.cpu5.inst        23784                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_inst_read::system.cpu7.inst        20387                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_inst_read::total         207263                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_write::writebacks       6255263                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_write::total            6255263                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_total::writebacks       6255263                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu0.dtb.walker         6796                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu0.inst        33978                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu0.data      2194948                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu1.inst        20387                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu1.data      2235721                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu2.dtb.walker         6796                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu2.inst        44171                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu2.data      2259505                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu3.dtb.walker         3398                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu3.inst        20387                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu3.data      2262903                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu4.dtb.walker         6796                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu4.inst        44171                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu4.data      2096413                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu5.dtb.walker        13591                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu5.inst        23784                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu5.data      2072629                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu7.inst        20387                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu7.data         6796                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::total           19628817                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.readReqs                      3936                       # Number of read requests accepted
system.mem_ctrls12.writeReqs                     1841                       # Number of write requests accepted
system.mem_ctrls12.readBursts                   31488                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls12.writeBursts                  14728                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls12.bytesReadDRAM              1007616                       # Total number of bytes read from DRAM
system.mem_ctrls12.bytesReadWrQ                     0                       # Total number of bytes read from write queue
system.mem_ctrls12.bytesWritten                471616                       # Total number of bytes written to DRAM
system.mem_ctrls12.bytesReadSys               1007616                       # Total read bytes from the system interface side
system.mem_ctrls12.bytesWrittenSys             471296                       # Total written bytes from the system interface side
system.mem_ctrls12.servicedByWrQ                    0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls12.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls12.neitherReadNorWriteReqs          515                       # Number of requests that are neither read nor write
system.mem_ctrls12.perBankRdBursts::0            2016                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::1            1968                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::2            2000                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::3            2056                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::4            2048                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::5            1984                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::6            1960                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::7            2016                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::8            1880                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::9            2000                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::10           1880                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::11           1952                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::12           1888                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::13           1912                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::14           1992                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::15           1936                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::0             928                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::1             920                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::2             920                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::3             960                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::4             920                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::5             936                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::6             944                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::7             904                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::8             920                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::9             928                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::10            888                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::11            905                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::12            920                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::13            856                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::14            953                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::15            936                       # Per bank write bursts
system.mem_ctrls12.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls12.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls12.totGap                 75334358000                       # Total gap between requests
system.mem_ctrls12.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls12.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls12.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls12.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls12.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls12.readPktSize::5               31488                       # Read request sizes (log2)
system.mem_ctrls12.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls12.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls12.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls12.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls12.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls12.writePktSize::5              14728                       # Write request sizes (log2)
system.mem_ctrls12.rdQLenPdf::0                  3931                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::1                  3932                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::2                  3933                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::3                  3933                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::4                  3933                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::5                  3933                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::6                  3933                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::7                  3933                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::8                     5                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::9                     4                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::10                    3                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::11                    3                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::12                    3                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::13                    3                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::14                    3                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::15                    3                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::15                  611                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::16                  611                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::17                  611                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::18                  611                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::19                  611                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::20                  611                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::21                  611                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::22                  611                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::23                  610                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::24                  610                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::25                  610                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::26                  610                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::27                  610                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::28                  610                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::29                  613                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::30                  620                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::31                  620                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::32                  620                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::33                  620                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::34                  620                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::35                  620                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::36                  620                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::37                  617                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::38                  610                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.bytesPerActivate::samples         6381                       # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::mean   231.848300                       # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::gmean   208.196033                       # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::stdev    64.848506                       # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::32-63          582      9.12%      9.12% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::64-95            9      0.14%      9.26% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::96-127            9      0.14%      9.40% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::128-159            5      0.08%      9.48% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::160-191            8      0.13%      9.61% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::192-223            9      0.14%      9.75% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::224-255          581      9.11%     18.85% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::256-287         5178     81.15%    100.00% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::total         6381                       # Bytes accessed per row activation
system.mem_ctrls12.rdPerTurnAround::samples          610                       # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::mean    51.567213                       # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::stdev    26.929505                       # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::0-3             1      0.16%      0.16% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::8-11            9      1.48%      1.64% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::16-19           40      6.56%      8.20% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::24-27           89     14.59%     22.79% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::32-35           69     11.31%     34.10% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::40-43           62     10.16%     44.26% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::48-51           69     11.31%     55.57% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::56-59           59      9.67%     65.25% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::64-67           67     10.98%     76.23% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::72-75           38      6.23%     82.46% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::80-83           23      3.77%     86.23% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::88-91           30      4.92%     91.15% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::96-99           25      4.10%     95.25% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::104-107            8      1.31%     96.56% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::112-115           11      1.80%     98.36% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::120-123            4      0.66%     99.02% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::128-131            2      0.33%     99.34% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::136-139            2      0.33%     99.67% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::144-147            1      0.16%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::184-187            1      0.16%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::total          610                       # Reads before turning the bus around for writes
system.mem_ctrls12.wrPerTurnAround::samples          611                       # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::mean    24.130933                       # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::gmean    24.113268                       # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::stdev     1.015878                       # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::24            601     98.36%     98.36% # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::32             10      1.64%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::total          611                       # Writes before turning the bus around for reads
system.mem_ctrls12.totQLat                  815862600                       # Total ticks spent queuing
system.mem_ctrls12.totMemAccLat            1349584200                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls12.totBusLat                100761600                       # Total ticks spent in databus transfers
system.mem_ctrls12.avgQLat                   25910.27                       # Average queueing delay per DRAM burst
system.mem_ctrls12.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls12.avgMemAccLat              42860.27                       # Average memory access latency per DRAM burst
system.mem_ctrls12.avgRdBW                      13.37                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls12.avgWrBW                       6.26                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls12.avgRdBWSys                   13.37                       # Average system read bandwidth in MiByte/s
system.mem_ctrls12.avgWrBWSys                    6.26                       # Average system write bandwidth in MiByte/s
system.mem_ctrls12.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls12.busUtil                       0.20                       # Data bus utilization in percentage
system.mem_ctrls12.busUtilRead                   0.13                       # Data bus utilization in percentage for reads
system.mem_ctrls12.busUtilWrite                  0.06                       # Data bus utilization in percentage for writes
system.mem_ctrls12.avgRdQLen                     8.00                       # Average read queue length when enqueuing
system.mem_ctrls12.avgWrQLen                    30.87                       # Average write queue length when enqueuing
system.mem_ctrls12.readRowHits                  27541                       # Number of row buffer hits during reads
system.mem_ctrls12.writeRowHits                 12305                       # Number of row buffer hits during writes
system.mem_ctrls12.readRowHitRate               87.47                       # Row buffer hit rate for reads
system.mem_ctrls12.writeRowHitRate              83.55                       # Row buffer hit rate for writes
system.mem_ctrls12.avgGap                 13040394.32                       # Average gap between requests
system.mem_ctrls12.pageHitRate                  86.22                       # Row buffer hit rate, read and write combined
system.mem_ctrls12.memoryStateTime::IDLE  72241803350                       # Time in different power states
system.mem_ctrls12.memoryStateTime::REF    1637517600                       # Time in different power states
system.mem_ctrls12.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls12.memoryStateTime::ACT    1462686050                       # Time in different power states
system.mem_ctrls12.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls12.actEnergy::0          2487542.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls12.actEnergy::1          2511129.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls12.actEnergy::2          2521411.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls12.actEnergy::3               2503872                       # Energy for activate commands per rank (pJ)
system.mem_ctrls12.actEnergy::4          2457907.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls12.actEnergy::5          2489356.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls12.actEnergy::6          2460326.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls12.actEnergy::7          2494195.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls12.preEnergy::0               1678104                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls12.preEnergy::1               1694016                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls12.preEnergy::2               1700952                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls12.preEnergy::3               1689120                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls12.preEnergy::4               1658112                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls12.preEnergy::5          1679328.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls12.preEnergy::6               1659744                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls12.preEnergy::7               1682592                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls12.readEnergy::0         9480806.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls12.readEnergy::1         9652531.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls12.readEnergy::2         9548697.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls12.readEnergy::3         9533721.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls12.readEnergy::4         9233203.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls12.readEnergy::5         9385459.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls12.readEnergy::6         9293606.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls12.readEnergy::7         9297100.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls12.writeEnergy::0        4449116.160000                       # Energy for write commands per rank (pJ)
system.mem_ctrls12.writeEnergy::1        4376125.440000                       # Energy for write commands per rank (pJ)
system.mem_ctrls12.writeEnergy::2        4419256.320000                       # Energy for write commands per rank (pJ)
system.mem_ctrls12.writeEnergy::3        4429209.600000                       # Energy for write commands per rank (pJ)
system.mem_ctrls12.writeEnergy::4        4356218.880000                       # Energy for write commands per rank (pJ)
system.mem_ctrls12.writeEnergy::5        4366586.880000                       # Energy for write commands per rank (pJ)
system.mem_ctrls12.writeEnergy::6        4346265.600000                       # Energy for write commands per rank (pJ)
system.mem_ctrls12.writeEnergy::7        4342947.840000                       # Energy for write commands per rank (pJ)
system.mem_ctrls12.refreshEnergy::0      4821623560.320001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls12.refreshEnergy::1      4821623560.320001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls12.refreshEnergy::2      4821623560.320001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls12.refreshEnergy::3      4821623560.320001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls12.refreshEnergy::4      4821623560.320001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls12.refreshEnergy::5      4821623560.320001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls12.refreshEnergy::6      4821623560.320001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls12.refreshEnergy::7      4821623560.320001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls12.actBackEnergy::0      1467592752.960000                       # Energy for active background per rank (pJ)
system.mem_ctrls12.actBackEnergy::1      1470876937.920000                       # Energy for active background per rank (pJ)
system.mem_ctrls12.actBackEnergy::2      1473568286.400000                       # Energy for active background per rank (pJ)
system.mem_ctrls12.actBackEnergy::3      1469347732.800000                       # Energy for active background per rank (pJ)
system.mem_ctrls12.actBackEnergy::4      1474245884.160000                       # Energy for active background per rank (pJ)
system.mem_ctrls12.actBackEnergy::5      1473750777.600000                       # Energy for active background per rank (pJ)
system.mem_ctrls12.actBackEnergy::6        1470326400                       # Energy for active background per rank (pJ)
system.mem_ctrls12.actBackEnergy::7      1474896231.360000                       # Energy for active background per rank (pJ)
system.mem_ctrls12.preBackEnergy::0       66603058080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls12.preBackEnergy::1      66600177216.000008                       # Energy for precharge background per rank (pJ)
system.mem_ctrls12.preBackEnergy::2      66597816384.000008                       # Energy for precharge background per rank (pJ)
system.mem_ctrls12.preBackEnergy::3      66601518624.000008                       # Energy for precharge background per rank (pJ)
system.mem_ctrls12.preBackEnergy::4       66597222000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls12.preBackEnergy::5      66597656304.000008                       # Energy for precharge background per rank (pJ)
system.mem_ctrls12.preBackEnergy::6      66600660144.000008                       # Energy for precharge background per rank (pJ)
system.mem_ctrls12.preBackEnergy::7       66596651520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls12.totalEnergy::0        72910369962.240005                       # Total energy per rank (pJ)
system.mem_ctrls12.totalEnergy::1        72910911516.480011                       # Total energy per rank (pJ)
system.mem_ctrls12.totalEnergy::2        72911198547.840012                       # Total energy per rank (pJ)
system.mem_ctrls12.totalEnergy::3        72910645840.320007                       # Total energy per rank (pJ)
system.mem_ctrls12.totalEnergy::4        72910796885.760010                       # Total energy per rank (pJ)
system.mem_ctrls12.totalEnergy::5        72910951372.800003                       # Total energy per rank (pJ)
system.mem_ctrls12.totalEnergy::6        72910370046.720001                       # Total energy per rank (pJ)
system.mem_ctrls12.totalEnergy::7        72910988147.520004                       # Total energy per rank (pJ)
system.mem_ctrls12.averagePower::0          64.436517                       # Core power per rank (mW)
system.mem_ctrls12.averagePower::1          64.436995                       # Core power per rank (mW)
system.mem_ctrls12.averagePower::2          64.437249                       # Core power per rank (mW)
system.mem_ctrls12.averagePower::3          64.436761                       # Core power per rank (mW)
system.mem_ctrls12.averagePower::4          64.436894                       # Core power per rank (mW)
system.mem_ctrls12.averagePower::5          64.437031                       # Core power per rank (mW)
system.mem_ctrls12.averagePower::6          64.436517                       # Core power per rank (mW)
system.mem_ctrls12.averagePower::7          64.437063                       # Core power per rank (mW)
system.mem_ctrls07.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls07.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls07.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls07.atomic_min_count                 0                       # atomic min count
system.mem_ctrls07.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls07.bytes_read::system.cpu0.inst         2816                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu0.data       177408                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu1.inst         2048                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu1.data       165120                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu2.inst         2816                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu2.data       165888                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu3.inst         5888                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu3.data       163584                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu4.inst         4608                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu4.data       163584                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu5.inst         1024                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu5.data       161024                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu7.inst          768                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu7.data          768                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::total          1017344                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_inst_read::system.cpu0.inst         2816                       # Number of instructions bytes read from this memory
system.mem_ctrls07.bytes_inst_read::system.cpu1.inst         2048                       # Number of instructions bytes read from this memory
system.mem_ctrls07.bytes_inst_read::system.cpu2.inst         2816                       # Number of instructions bytes read from this memory
system.mem_ctrls07.bytes_inst_read::system.cpu3.inst         5888                       # Number of instructions bytes read from this memory
system.mem_ctrls07.bytes_inst_read::system.cpu4.inst         4608                       # Number of instructions bytes read from this memory
system.mem_ctrls07.bytes_inst_read::system.cpu5.inst         1024                       # Number of instructions bytes read from this memory
system.mem_ctrls07.bytes_inst_read::system.cpu7.inst          768                       # Number of instructions bytes read from this memory
system.mem_ctrls07.bytes_inst_read::total        19968                       # Number of instructions bytes read from this memory
system.mem_ctrls07.bytes_written::writebacks       474112                       # Number of bytes written to this memory
system.mem_ctrls07.bytes_written::total        474112                       # Number of bytes written to this memory
system.mem_ctrls07.num_reads::system.cpu0.inst           11                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu0.data          693                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu1.inst            8                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu1.data          645                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu2.inst           11                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu2.data          648                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu3.inst           23                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu3.data          639                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu4.inst           18                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu4.data          639                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu5.inst            4                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu5.data          629                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu7.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu7.data            3                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::total              3974                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_writes::writebacks         1852                       # Number of write requests responded to by this memory
system.mem_ctrls07.num_writes::total             1852                       # Number of write requests responded to by this memory
system.mem_ctrls07.bw_read::system.cpu0.inst        37375                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu0.data      2354643                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu1.inst        27182                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu1.data      2191550                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu2.inst        37375                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu2.data      2201744                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu3.inst        78148                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu3.data      2171164                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu4.inst        61160                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu4.data      2171164                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu5.inst        13591                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu5.data      2137186                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu7.inst        10193                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu7.data        10193                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::total            13502669                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_inst_read::system.cpu0.inst        37375                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_inst_read::system.cpu1.inst        27182                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_inst_read::system.cpu2.inst        37375                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_inst_read::system.cpu3.inst        78148                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_inst_read::system.cpu4.inst        61160                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_inst_read::system.cpu5.inst        13591                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_inst_read::system.cpu7.inst        10193                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_inst_read::total         265025                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_write::writebacks       6292638                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_write::total            6292638                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_total::writebacks       6292638                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu0.inst        37375                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu0.data      2354643                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu1.inst        27182                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu1.data      2191550                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu2.inst        37375                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu2.data      2201744                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu3.inst        78148                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu3.data      2171164                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu4.inst        61160                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu4.data      2171164                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu5.inst        13591                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu5.data      2137186                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu7.inst        10193                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu7.data        10193                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::total           19795307                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.readReqs                      3974                       # Number of read requests accepted
system.mem_ctrls07.writeReqs                     1852                       # Number of write requests accepted
system.mem_ctrls07.readBursts                   31792                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls07.writeBursts                  14816                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls07.bytesReadDRAM              1017120                       # Total number of bytes read from DRAM
system.mem_ctrls07.bytesReadWrQ                   224                       # Total number of bytes read from write queue
system.mem_ctrls07.bytesWritten                474368                       # Total number of bytes written to DRAM
system.mem_ctrls07.bytesReadSys               1017344                       # Total read bytes from the system interface side
system.mem_ctrls07.bytesWrittenSys             474112                       # Total written bytes from the system interface side
system.mem_ctrls07.servicedByWrQ                    7                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls07.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls07.neitherReadNorWriteReqs           96                       # Number of requests that are neither read nor write
system.mem_ctrls07.perBankRdBursts::0            2000                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::1            2008                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::2            2073                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::3            1984                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::4            2048                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::5            2032                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::6            1968                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::7            2008                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::8            1960                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::9            1960                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::10           1968                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::11           1928                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::12           2000                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::13           1912                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::14           1928                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::15           2008                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::0             920                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::1             936                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::2             928                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::3             920                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::4             968                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::5             960                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::6             936                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::7             896                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::8             928                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::9             912                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::10            936                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::11            920                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::12            920                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::13            904                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::14            927                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::15            913                       # Per bank write bursts
system.mem_ctrls07.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls07.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls07.totGap                 76863945000                       # Total gap between requests
system.mem_ctrls07.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls07.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls07.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls07.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls07.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls07.readPktSize::5               31792                       # Read request sizes (log2)
system.mem_ctrls07.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls07.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls07.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls07.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls07.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls07.writePktSize::5              14816                       # Write request sizes (log2)
system.mem_ctrls07.rdQLenPdf::0                  3966                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::1                  3965                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::2                  3967                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::3                  3967                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::4                  3968                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::5                  3968                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::6                  3969                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::7                  3969                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::8                     8                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::9                     8                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::10                    6                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::11                    6                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::12                    5                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::13                    5                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::14                    4                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::15                    4                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::15                  611                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::16                  612                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::17                  612                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::18                  612                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::19                  612                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::20                  612                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::21                  613                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::22                  613                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::23                  616                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::24                  616                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::25                  616                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::26                  616                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::27                  617                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::28                  617                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::29                  618                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::30                  624                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::31                  624                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::32                  624                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::33                  624                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::34                  624                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::35                  623                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::36                  623                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::37                  621                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::38                  615                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::39                    1                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.bytesPerActivate::samples         6437                       # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::mean   231.705453                       # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::gmean   207.870622                       # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::stdev    65.070925                       # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::32-63          594      9.23%      9.23% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::64-95            7      0.11%      9.34% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::96-127            8      0.12%      9.46% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::128-159            5      0.08%      9.54% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::160-191            7      0.11%      9.65% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::192-223            8      0.12%      9.77% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::224-255          590      9.17%     18.94% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::256-287         5218     81.06%    100.00% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::total         6437                       # Bytes accessed per row activation
system.mem_ctrls07.rdPerTurnAround::samples          615                       # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::mean    51.695935                       # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::stdev    28.168876                       # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::0-3             1      0.16%      0.16% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::8-11            5      0.81%      0.98% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::16-19           35      5.69%      6.67% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::24-27           94     15.28%     21.95% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::32-35           81     13.17%     35.12% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::40-43           79     12.85%     47.97% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::48-51           61      9.92%     57.89% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::56-59           63     10.24%     68.13% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::64-67           52      8.46%     76.59% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::72-75           30      4.88%     81.46% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::80-83           31      5.04%     86.50% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::88-91           25      4.07%     90.57% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::96-99           14      2.28%     92.85% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::104-107           14      2.28%     95.12% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::112-115           15      2.44%     97.56% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::120-123            2      0.33%     97.89% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::128-131            3      0.49%     98.37% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::136-139            4      0.65%     99.02% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::144-147            1      0.16%     99.19% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::152-155            4      0.65%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::160-163            1      0.16%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::total          615                       # Reads before turning the bus around for writes
system.mem_ctrls07.wrPerTurnAround::samples          615                       # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::mean    24.104065                       # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::gmean    24.080688                       # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::stdev     1.115000                       # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::16              2      0.33%      0.33% # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::23              1      0.16%      0.49% # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::24            601     97.72%     98.21% # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::25              1      0.16%     98.37% # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::32             10      1.63%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::total          615                       # Writes before turning the bus around for reads
system.mem_ctrls07.totQLat                  827692550                       # Total ticks spent queuing
system.mem_ctrls07.totMemAccLat            1366448300                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls07.totBusLat                101712000                       # Total ticks spent in databus transfers
system.mem_ctrls07.avgQLat                   26040.35                       # Average queueing delay per DRAM burst
system.mem_ctrls07.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls07.avgMemAccLat              42990.35                       # Average memory access latency per DRAM burst
system.mem_ctrls07.avgRdBW                      13.50                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls07.avgWrBW                       6.30                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls07.avgRdBWSys                   13.50                       # Average system read bandwidth in MiByte/s
system.mem_ctrls07.avgWrBWSys                    6.29                       # Average system write bandwidth in MiByte/s
system.mem_ctrls07.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls07.busUtil                       0.20                       # Data bus utilization in percentage
system.mem_ctrls07.busUtilRead                   0.13                       # Data bus utilization in percentage for reads
system.mem_ctrls07.busUtilWrite                  0.06                       # Data bus utilization in percentage for writes
system.mem_ctrls07.avgRdQLen                     8.02                       # Average read queue length when enqueuing
system.mem_ctrls07.avgWrQLen                    31.04                       # Average write queue length when enqueuing
system.mem_ctrls07.readRowHits                  27798                       # Number of row buffer hits during reads
system.mem_ctrls07.writeRowHits                 12374                       # Number of row buffer hits during writes
system.mem_ctrls07.readRowHitRate               87.46                       # Row buffer hit rate for reads
system.mem_ctrls07.writeRowHitRate              83.52                       # Row buffer hit rate for writes
system.mem_ctrls07.avgGap                 13193262.10                       # Average gap between requests
system.mem_ctrls07.pageHitRate                  86.20                       # Row buffer hit rate, read and write combined
system.mem_ctrls07.memoryStateTime::IDLE  72182552500                       # Time in different power states
system.mem_ctrls07.memoryStateTime::REF    1637517600                       # Time in different power states
system.mem_ctrls07.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls07.memoryStateTime::ACT    1523173650                       # Time in different power states
system.mem_ctrls07.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls07.actEnergy::0          2494195.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls07.actEnergy::1          2513548.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls07.actEnergy::2               2561328                       # Energy for activate commands per rank (pJ)
system.mem_ctrls07.actEnergy::3          2503267.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls07.actEnergy::4          2498428.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls07.actEnergy::5               2512944                       # Energy for activate commands per rank (pJ)
system.mem_ctrls07.actEnergy::6          2483308.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls07.actEnergy::7          2474841.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls07.preEnergy::0               1682592                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls07.preEnergy::1          1695648.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls07.preEnergy::2               1727880                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls07.preEnergy::3               1688712                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls07.preEnergy::4          1685448.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls07.preEnergy::5               1695240                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls07.preEnergy::6          1675248.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls07.preEnergy::7               1669536                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls07.readEnergy::0              9564672                       # Energy for read commands per rank (pJ)
system.mem_ctrls07.readEnergy::1         9673497.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls07.readEnergy::2         9725414.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls07.readEnergy::3              9477312                       # Energy for read commands per rank (pJ)
system.mem_ctrls07.readEnergy::4         9408921.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls07.readEnergy::5         9445363.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls07.readEnergy::6              9424896                       # Energy for read commands per rank (pJ)
system.mem_ctrls07.readEnergy::7         9309081.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls07.writeEnergy::0        4402667.520000                       # Energy for write commands per rank (pJ)
system.mem_ctrls07.writeEnergy::1        4439162.880000                       # Energy for write commands per rank (pJ)
system.mem_ctrls07.writeEnergy::2        4502200.320000                       # Energy for write commands per rank (pJ)
system.mem_ctrls07.writeEnergy::3        4372807.680000                       # Energy for write commands per rank (pJ)
system.mem_ctrls07.writeEnergy::4        4356218.880000                       # Energy for write commands per rank (pJ)
system.mem_ctrls07.writeEnergy::5        4399349.760000                       # Energy for write commands per rank (pJ)
system.mem_ctrls07.writeEnergy::6        4346265.600000                       # Energy for write commands per rank (pJ)
system.mem_ctrls07.writeEnergy::7        4313502.720000                       # Energy for write commands per rank (pJ)
system.mem_ctrls07.refreshEnergy::0      4821623560.320001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls07.refreshEnergy::1      4821623560.320001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls07.refreshEnergy::2      4821623560.320001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls07.refreshEnergy::3      4821623560.320001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls07.refreshEnergy::4      4821623560.320001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls07.refreshEnergy::5      4821623560.320001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls07.refreshEnergy::6      4821623560.320001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls07.refreshEnergy::7      4821623560.320001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls07.actBackEnergy::0      1469229537.600000                       # Energy for active background per rank (pJ)
system.mem_ctrls07.actBackEnergy::1      1467422902.080000                       # Energy for active background per rank (pJ)
system.mem_ctrls07.actBackEnergy::2      1473788260.800000                       # Energy for active background per rank (pJ)
system.mem_ctrls07.actBackEnergy::3      1472792466.240000                       # Energy for active background per rank (pJ)
system.mem_ctrls07.actBackEnergy::4      1473003138.240000                       # Energy for active background per rank (pJ)
system.mem_ctrls07.actBackEnergy::5      1477286565.120000                       # Energy for active background per rank (pJ)
system.mem_ctrls07.actBackEnergy::6      1473826127.040000                       # Energy for active background per rank (pJ)
system.mem_ctrls07.actBackEnergy::7      1470572694.720000                       # Energy for active background per rank (pJ)
system.mem_ctrls07.preBackEnergy::0       66601623120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls07.preBackEnergy::1       66603207888                       # Energy for precharge background per rank (pJ)
system.mem_ctrls07.preBackEnergy::2       66597624240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls07.preBackEnergy::3      66598497744.000008                       # Energy for precharge background per rank (pJ)
system.mem_ctrls07.preBackEnergy::4      66598312944.000008                       # Energy for precharge background per rank (pJ)
system.mem_ctrls07.preBackEnergy::5       66594555552                       # Energy for precharge background per rank (pJ)
system.mem_ctrls07.preBackEnergy::6      66597591024.000008                       # Energy for precharge background per rank (pJ)
system.mem_ctrls07.preBackEnergy::7       66600444912                       # Energy for precharge background per rank (pJ)
system.mem_ctrls07.totalEnergy::0        72910620344.639999                       # Total energy per rank (pJ)
system.mem_ctrls07.totalEnergy::1        72910576207.680008                       # Total energy per rank (pJ)
system.mem_ctrls07.totalEnergy::2        72911552883.839996                       # Total energy per rank (pJ)
system.mem_ctrls07.totalEnergy::3        72910955869.440002                       # Total energy per rank (pJ)
system.mem_ctrls07.totalEnergy::4        72910888659.840012                       # Total energy per rank (pJ)
system.mem_ctrls07.totalEnergy::5        72911518574.400009                       # Total energy per rank (pJ)
system.mem_ctrls07.totalEnergy::6        72910970429.760010                       # Total energy per rank (pJ)
system.mem_ctrls07.totalEnergy::7        72910408128.960007                       # Total energy per rank (pJ)
system.mem_ctrls07.averagePower::0          64.436737                       # Core power per rank (mW)
system.mem_ctrls07.averagePower::1          64.436698                       # Core power per rank (mW)
system.mem_ctrls07.averagePower::2          64.437561                       # Core power per rank (mW)
system.mem_ctrls07.averagePower::3          64.437034                       # Core power per rank (mW)
system.mem_ctrls07.averagePower::4          64.436974                       # Core power per rank (mW)
system.mem_ctrls07.averagePower::5          64.437531                       # Core power per rank (mW)
system.mem_ctrls07.averagePower::6          64.437047                       # Core power per rank (mW)
system.mem_ctrls07.averagePower::7          64.436550                       # Core power per rank (mW)
system.realview.vram.atomic_fadd_count              0                       # atomic fadd count
system.realview.vram.atomic_min_count               0                       # atomic min count
system.realview.vram.atomic_inc_count               0                       # atomic inc count
system.mem_ctrls11.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls11.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls11.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls11.atomic_min_count                 0                       # atomic min count
system.mem_ctrls11.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls11.bytes_read::system.cpu0.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu0.inst         2048                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu0.data       171264                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu1.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu1.inst         1280                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu1.data       168960                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu2.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu2.inst         2560                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu2.data       165120                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu3.inst         2304                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu3.data       164352                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu4.dtb.walker          768                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu4.inst         3840                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu4.data       158976                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu5.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu5.inst         2048                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu5.data       162048                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu7.inst          768                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu7.data          512                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::total          1007872                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_inst_read::system.cpu0.inst         2048                       # Number of instructions bytes read from this memory
system.mem_ctrls11.bytes_inst_read::system.cpu1.inst         1280                       # Number of instructions bytes read from this memory
system.mem_ctrls11.bytes_inst_read::system.cpu2.inst         2560                       # Number of instructions bytes read from this memory
system.mem_ctrls11.bytes_inst_read::system.cpu3.inst         2304                       # Number of instructions bytes read from this memory
system.mem_ctrls11.bytes_inst_read::system.cpu4.inst         3840                       # Number of instructions bytes read from this memory
system.mem_ctrls11.bytes_inst_read::system.cpu5.inst         2048                       # Number of instructions bytes read from this memory
system.mem_ctrls11.bytes_inst_read::system.cpu7.inst          768                       # Number of instructions bytes read from this memory
system.mem_ctrls11.bytes_inst_read::total        14848                       # Number of instructions bytes read from this memory
system.mem_ctrls11.bytes_written::writebacks       471296                       # Number of bytes written to this memory
system.mem_ctrls11.bytes_written::total        471296                       # Number of bytes written to this memory
system.mem_ctrls11.num_reads::system.cpu0.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu0.inst            8                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu0.data          669                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu1.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu1.inst            5                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu1.data          660                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu2.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu2.inst           10                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu2.data          645                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu3.inst            9                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu3.data          642                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu4.dtb.walker            3                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu4.inst           15                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu4.data          621                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu5.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu5.inst            8                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu5.data          633                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu7.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu7.data            2                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::total              3937                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_writes::writebacks         1841                       # Number of write requests responded to by this memory
system.mem_ctrls11.num_writes::total             1841                       # Number of write requests responded to by this memory
system.mem_ctrls11.bw_read::system.cpu0.dtb.walker         3398                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu0.inst        27182                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu0.data      2273096                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu1.dtb.walker         3398                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu1.inst        16989                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu1.data      2242517                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu2.dtb.walker         3398                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu2.inst        33978                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu2.data      2191550                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu3.inst        30580                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu3.data      2181357                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu4.dtb.walker        10193                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu4.inst        50966                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu4.data      2110004                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu5.dtb.walker         3398                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu5.inst        27182                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu5.data      2150777                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu7.inst        10193                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu7.data         6796                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::total            13376952                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_inst_read::system.cpu0.inst        27182                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_inst_read::system.cpu1.inst        16989                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_inst_read::system.cpu2.inst        33978                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_inst_read::system.cpu3.inst        30580                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_inst_read::system.cpu4.inst        50966                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_inst_read::system.cpu5.inst        27182                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_inst_read::system.cpu7.inst        10193                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_inst_read::total         197070                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_write::writebacks       6255263                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_write::total            6255263                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_total::writebacks       6255263                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu0.dtb.walker         3398                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu0.inst        27182                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu0.data      2273096                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu1.dtb.walker         3398                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu1.inst        16989                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu1.data      2242517                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu2.dtb.walker         3398                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu2.inst        33978                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu2.data      2191550                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu3.inst        30580                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu3.data      2181357                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu4.dtb.walker        10193                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu4.inst        50966                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu4.data      2110004                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu5.dtb.walker         3398                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu5.inst        27182                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu5.data      2150777                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu7.inst        10193                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu7.data         6796                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::total           19632215                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.readReqs                      3937                       # Number of read requests accepted
system.mem_ctrls11.writeReqs                     1841                       # Number of write requests accepted
system.mem_ctrls11.readBursts                   31496                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls11.writeBursts                  14728                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls11.bytesReadDRAM              1007648                       # Total number of bytes read from DRAM
system.mem_ctrls11.bytesReadWrQ                   224                       # Total number of bytes read from write queue
system.mem_ctrls11.bytesWritten                471552                       # Total number of bytes written to DRAM
system.mem_ctrls11.bytesReadSys               1007872                       # Total read bytes from the system interface side
system.mem_ctrls11.bytesWrittenSys             471296                       # Total written bytes from the system interface side
system.mem_ctrls11.servicedByWrQ                    7                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls11.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls11.neitherReadNorWriteReqs          408                       # Number of requests that are neither read nor write
system.mem_ctrls11.perBankRdBursts::0            2048                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::1            1968                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::2            1960                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::3            2032                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::4            2056                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::5            1984                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::6            1976                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::7            2008                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::8            1904                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::9            2000                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::10           1888                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::11           1952                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::12           1921                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::13           1920                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::14           1944                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::15           1928                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::0             928                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::1             880                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::2             912                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::3             944                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::4             952                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::5             952                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::6             936                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::7             951                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::8             913                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::9             896                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::10            888                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::11            920                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::12            904                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::13            896                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::14            952                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::15            912                       # Per bank write bursts
system.mem_ctrls11.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls11.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls11.totGap                 76822267000                       # Total gap between requests
system.mem_ctrls11.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls11.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls11.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls11.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls11.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls11.readPktSize::5               31496                       # Read request sizes (log2)
system.mem_ctrls11.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls11.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls11.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls11.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls11.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls11.writePktSize::5              14728                       # Write request sizes (log2)
system.mem_ctrls11.rdQLenPdf::0                  3932                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::1                  3933                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::2                  3933                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::3                  3933                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::4                  3933                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::5                  3933                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::6                  3934                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::7                  3935                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::8                     5                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::9                     3                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::10                    3                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::11                    3                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::12                    3                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::13                    3                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::14                    2                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::15                    1                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::15                  610                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::16                  610                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::17                  610                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::18                  610                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::19                  610                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::20                  611                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::21                  611                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::22                  611                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::23                  611                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::24                  611                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::25                  611                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::26                  611                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::27                  611                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::28                  610                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::29                  613                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::30                  618                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::31                  619                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::32                  619                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::33                  619                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::34                  620                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::35                  620                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::36                  620                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::37                  617                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::38                  612                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::39                    1                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::40                    1                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::41                    1                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.bytesPerActivate::samples         6380                       # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::mean   231.849530                       # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::gmean   208.097097                       # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::stdev    64.927728                       # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::32-63          587      9.20%      9.20% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::64-95            5      0.08%      9.28% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::96-127            8      0.13%      9.40% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::128-159            5      0.08%      9.48% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::160-191            7      0.11%      9.59% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::192-223            7      0.11%      9.70% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::224-255          581      9.11%     18.81% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::256-287         5180     81.19%    100.00% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::total         6380                       # Bytes accessed per row activation
system.mem_ctrls11.rdPerTurnAround::samples          611                       # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::mean    51.510638                       # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::stdev    27.626273                       # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::0-3             1      0.16%      0.16% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::8-11            7      1.15%      1.31% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::16-19           38      6.22%      7.53% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::24-27           82     13.42%     20.95% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::32-35           85     13.91%     34.86% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::40-43           78     12.77%     47.63% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::48-51           57      9.33%     56.96% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::56-59           59      9.66%     66.61% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::64-67           51      8.35%     74.96% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::72-75           38      6.22%     81.18% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::80-83           40      6.55%     87.73% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::88-91           30      4.91%     92.64% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::96-99           14      2.29%     94.93% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::104-107           11      1.80%     96.73% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::112-115            5      0.82%     97.55% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::120-123            5      0.82%     98.36% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::128-131            4      0.65%     99.02% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::136-139            2      0.33%     99.35% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::144-147            1      0.16%     99.51% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::152-155            1      0.16%     99.67% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::176-179            1      0.16%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::216-219            1      0.16%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::total          611                       # Reads before turning the bus around for writes
system.mem_ctrls11.wrPerTurnAround::samples          611                       # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::mean    24.117840                       # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::gmean    24.097271                       # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::stdev     1.067797                       # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::16              1      0.16%      0.16% # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::24            600     98.20%     98.36% # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::32             10      1.64%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::total          611                       # Writes before turning the bus around for reads
system.mem_ctrls11.totQLat                  821568750                       # Total ticks spent queuing
system.mem_ctrls11.totMemAccLat            1355307300                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls11.totBusLat                100764800                       # Total ticks spent in databus transfers
system.mem_ctrls11.avgQLat                   26090.66                       # Average queueing delay per DRAM burst
system.mem_ctrls11.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls11.avgMemAccLat              43040.66                       # Average memory access latency per DRAM burst
system.mem_ctrls11.avgRdBW                      13.37                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls11.avgWrBW                       6.26                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls11.avgRdBWSys                   13.38                       # Average system read bandwidth in MiByte/s
system.mem_ctrls11.avgWrBWSys                    6.26                       # Average system write bandwidth in MiByte/s
system.mem_ctrls11.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls11.busUtil                       0.20                       # Data bus utilization in percentage
system.mem_ctrls11.busUtilRead                   0.13                       # Data bus utilization in percentage for reads
system.mem_ctrls11.busUtilWrite                  0.06                       # Data bus utilization in percentage for writes
system.mem_ctrls11.avgRdQLen                     8.01                       # Average read queue length when enqueuing
system.mem_ctrls11.avgWrQLen                    31.03                       # Average write queue length when enqueuing
system.mem_ctrls11.readRowHits                  27549                       # Number of row buffer hits during reads
system.mem_ctrls11.writeRowHits                 12296                       # Number of row buffer hits during writes
system.mem_ctrls11.readRowHitRate               87.49                       # Row buffer hit rate for reads
system.mem_ctrls11.writeRowHitRate              83.49                       # Row buffer hit rate for writes
system.mem_ctrls11.avgGap                 13295650.22                       # Average gap between requests
system.mem_ctrls11.pageHitRate                  86.21                       # Row buffer hit rate, read and write combined
system.mem_ctrls11.memoryStateTime::IDLE  72209026750                       # Time in different power states
system.mem_ctrls11.memoryStateTime::REF    1637517600                       # Time in different power states
system.mem_ctrls11.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls11.memoryStateTime::ACT    1496685650                       # Time in different power states
system.mem_ctrls11.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls11.actEnergy::0          2516572.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls11.actEnergy::1          2492985.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls11.actEnergy::2          2497219.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls11.actEnergy::3          2484518.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls11.actEnergy::4          2465769.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls11.actEnergy::5          2447625.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls11.actEnergy::6               2491776                       # Energy for activate commands per rank (pJ)
system.mem_ctrls11.actEnergy::7          2456092.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls11.preEnergy::0          1697688.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls11.preEnergy::1               1681776                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls11.preEnergy::2               1684632                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls11.preEnergy::3               1676064                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls11.preEnergy::4               1663416                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls11.preEnergy::5               1651176                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls11.preEnergy::6               1680960                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls11.preEnergy::7          1656888.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls11.readEnergy::0         9565171.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls11.readEnergy::1         9556684.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls11.readEnergy::2         9488793.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls11.readEnergy::3              9397440                       # Energy for read commands per rank (pJ)
system.mem_ctrls11.readEnergy::4         9289113.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls11.readEnergy::5         9257164.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls11.readEnergy::6              9397440                       # Energy for read commands per rank (pJ)
system.mem_ctrls11.readEnergy::7         9201753.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls11.writeEnergy::0        4439162.880000                       # Energy for write commands per rank (pJ)
system.mem_ctrls11.writeEnergy::1        4405985.280000                       # Energy for write commands per rank (pJ)
system.mem_ctrls11.writeEnergy::2        4409303.040000                       # Energy for write commands per rank (pJ)
system.mem_ctrls11.writeEnergy::3        4359536.640000                       # Energy for write commands per rank (pJ)
system.mem_ctrls11.writeEnergy::4        4326773.760000                       # Energy for write commands per rank (pJ)
system.mem_ctrls11.writeEnergy::5        4296499.200000                       # Energy for write commands per rank (pJ)
system.mem_ctrls11.writeEnergy::6        4352901.120000                       # Energy for write commands per rank (pJ)
system.mem_ctrls11.writeEnergy::7        4316405.760000                       # Energy for write commands per rank (pJ)
system.mem_ctrls11.refreshEnergy::0      4821623560.320001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls11.refreshEnergy::1      4821623560.320001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls11.refreshEnergy::2      4821623560.320001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls11.refreshEnergy::3      4821623560.320001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls11.refreshEnergy::4      4821623560.320001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls11.refreshEnergy::5      4821623560.320001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls11.refreshEnergy::6      4821623560.320001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls11.refreshEnergy::7      4821623560.320001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls11.actBackEnergy::0      1469057552.640000                       # Energy for active background per rank (pJ)
system.mem_ctrls11.actBackEnergy::1      1468433197.440000                       # Energy for active background per rank (pJ)
system.mem_ctrls11.actBackEnergy::2      1470014933.760000                       # Energy for active background per rank (pJ)
system.mem_ctrls11.actBackEnergy::3      1470813681.600000                       # Energy for active background per rank (pJ)
system.mem_ctrls11.actBackEnergy::4      1473007734.720000                       # Energy for active background per rank (pJ)
system.mem_ctrls11.actBackEnergy::5      1471754701.440000                       # Energy for active background per rank (pJ)
system.mem_ctrls11.actBackEnergy::6      1473056326.080000                       # Energy for active background per rank (pJ)
system.mem_ctrls11.actBackEnergy::7      1472621137.920000                       # Energy for active background per rank (pJ)
system.mem_ctrls11.preBackEnergy::0       66601773168                       # Energy for precharge background per rank (pJ)
system.mem_ctrls11.preBackEnergy::1       66602320848                       # Energy for precharge background per rank (pJ)
system.mem_ctrls11.preBackEnergy::2       66600933360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls11.preBackEnergy::3      66600232704.000008                       # Energy for precharge background per rank (pJ)
system.mem_ctrls11.preBackEnergy::4      66598308096.000008                       # Energy for precharge background per rank (pJ)
system.mem_ctrls11.preBackEnergy::5       66599407248                       # Energy for precharge background per rank (pJ)
system.mem_ctrls11.preBackEnergy::6       66598265472                       # Energy for precharge background per rank (pJ)
system.mem_ctrls11.preBackEnergy::7      66598647216.000008                       # Energy for precharge background per rank (pJ)
system.mem_ctrls11.totalEnergy::0        72910672875.839996                       # Total energy per rank (pJ)
system.mem_ctrls11.totalEnergy::1        72910515037.440002                       # Total energy per rank (pJ)
system.mem_ctrls11.totalEnergy::2        72910651801.919998                       # Total energy per rank (pJ)
system.mem_ctrls11.totalEnergy::3        72910587504.960007                       # Total energy per rank (pJ)
system.mem_ctrls11.totalEnergy::4        72910684464.000015                       # Total energy per rank (pJ)
system.mem_ctrls11.totalEnergy::5        72910437975.360001                       # Total energy per rank (pJ)
system.mem_ctrls11.totalEnergy::6        72910868435.520004                       # Total energy per rank (pJ)
system.mem_ctrls11.totalEnergy::7        72910523054.400009                       # Total energy per rank (pJ)
system.mem_ctrls11.averagePower::0          64.436785                       # Core power per rank (mW)
system.mem_ctrls11.averagePower::1          64.436645                       # Core power per rank (mW)
system.mem_ctrls11.averagePower::2          64.436766                       # Core power per rank (mW)
system.mem_ctrls11.averagePower::3          64.436709                       # Core power per rank (mW)
system.mem_ctrls11.averagePower::4          64.436795                       # Core power per rank (mW)
system.mem_ctrls11.averagePower::5          64.436577                       # Core power per rank (mW)
system.mem_ctrls11.averagePower::6          64.436957                       # Core power per rank (mW)
system.mem_ctrls11.averagePower::7          64.436652                       # Core power per rank (mW)
system.mem_ctrls06.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls06.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls06.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls06.atomic_min_count                 0                       # atomic min count
system.mem_ctrls06.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls06.bytes_read::system.cpu0.inst         2304                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu0.data       165888                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu1.inst         2048                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu1.data       168960                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu2.inst         2304                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu2.data       169216                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu3.inst         5888                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu3.data       164352                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu4.inst         4352                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu4.data       162048                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu5.inst         1024                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu5.data       165888                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu7.inst         1536                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu7.data          512                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::total          1016320                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_inst_read::system.cpu0.inst         2304                       # Number of instructions bytes read from this memory
system.mem_ctrls06.bytes_inst_read::system.cpu1.inst         2048                       # Number of instructions bytes read from this memory
system.mem_ctrls06.bytes_inst_read::system.cpu2.inst         2304                       # Number of instructions bytes read from this memory
system.mem_ctrls06.bytes_inst_read::system.cpu3.inst         5888                       # Number of instructions bytes read from this memory
system.mem_ctrls06.bytes_inst_read::system.cpu4.inst         4352                       # Number of instructions bytes read from this memory
system.mem_ctrls06.bytes_inst_read::system.cpu5.inst         1024                       # Number of instructions bytes read from this memory
system.mem_ctrls06.bytes_inst_read::system.cpu7.inst         1536                       # Number of instructions bytes read from this memory
system.mem_ctrls06.bytes_inst_read::total        19456                       # Number of instructions bytes read from this memory
system.mem_ctrls06.bytes_written::writebacks       473856                       # Number of bytes written to this memory
system.mem_ctrls06.bytes_written::total        473856                       # Number of bytes written to this memory
system.mem_ctrls06.num_reads::system.cpu0.inst            9                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu0.data          648                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu1.inst            8                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu1.data          660                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu2.inst            9                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu2.data          661                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu3.inst           23                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu3.data          642                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu4.inst           17                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu4.data          633                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu5.inst            4                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu5.data          648                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu7.inst            6                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu7.data            2                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::total              3970                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_writes::writebacks         1851                       # Number of write requests responded to by this memory
system.mem_ctrls06.num_writes::total             1851                       # Number of write requests responded to by this memory
system.mem_ctrls06.bw_read::system.cpu0.inst        30580                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu0.data      2201744                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu1.inst        27182                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu1.data      2242517                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu2.inst        30580                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu2.data      2245914                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu3.inst        78148                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu3.data      2181357                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu4.inst        57762                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu4.data      2150777                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu5.inst        13591                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu5.data      2201744                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu7.inst        20387                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu7.data         6796                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::total            13489078                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_inst_read::system.cpu0.inst        30580                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_inst_read::system.cpu1.inst        27182                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_inst_read::system.cpu2.inst        30580                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_inst_read::system.cpu3.inst        78148                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_inst_read::system.cpu4.inst        57762                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_inst_read::system.cpu5.inst        13591                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_inst_read::system.cpu7.inst        20387                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_inst_read::total         258229                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_write::writebacks       6289240                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_write::total            6289240                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_total::writebacks       6289240                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu0.inst        30580                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu0.data      2201744                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu1.inst        27182                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu1.data      2242517                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu2.inst        30580                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu2.data      2245914                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu3.inst        78148                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu3.data      2181357                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu4.inst        57762                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu4.data      2150777                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu5.inst        13591                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu5.data      2201744                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu7.inst        20387                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu7.data         6796                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::total           19778318                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.readReqs                      3970                       # Number of read requests accepted
system.mem_ctrls06.writeReqs                     1851                       # Number of write requests accepted
system.mem_ctrls06.readBursts                   31760                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls06.writeBursts                  14808                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls06.bytesReadDRAM              1016320                       # Total number of bytes read from DRAM
system.mem_ctrls06.bytesReadWrQ                     0                       # Total number of bytes read from write queue
system.mem_ctrls06.bytesWritten                473600                       # Total number of bytes written to DRAM
system.mem_ctrls06.bytesReadSys               1016320                       # Total read bytes from the system interface side
system.mem_ctrls06.bytesWrittenSys             473856                       # Total written bytes from the system interface side
system.mem_ctrls06.servicedByWrQ                    0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls06.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls06.neitherReadNorWriteReqs          116                       # Number of requests that are neither read nor write
system.mem_ctrls06.perBankRdBursts::0            1992                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::1            1968                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::2            2032                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::3            1976                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::4            2064                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::5            2008                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::6            1968                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::7            2008                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::8            1976                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::9            1968                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::10           2000                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::11           1904                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::12           2016                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::13           1912                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::14           2000                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::15           1968                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::0             904                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::1             921                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::2             952                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::3             935                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::4             936                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::5             928                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::6             952                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::7             960                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::8             912                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::9             888                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::10            952                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::11            920                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::12            912                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::13            896                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::14            920                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::15            912                       # Per bank write bursts
system.mem_ctrls06.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls06.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls06.totGap                 76848883000                       # Total gap between requests
system.mem_ctrls06.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls06.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls06.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls06.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls06.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls06.readPktSize::5               31760                       # Read request sizes (log2)
system.mem_ctrls06.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls06.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls06.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls06.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls06.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls06.writePktSize::5              14808                       # Write request sizes (log2)
system.mem_ctrls06.rdQLenPdf::0                  3964                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::1                  3965                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::2                  3966                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::3                  3966                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::4                  3966                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::5                  3966                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::6                  3967                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::7                  3967                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::8                     6                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::9                     5                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::10                    4                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::11                    4                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::12                    4                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::13                    4                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::14                    3                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::15                    3                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::15                  614                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::16                  614                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::17                  615                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::18                  615                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::19                  615                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::20                  615                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::21                  615                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::22                  616                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::23                  618                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::24                  618                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::25                  618                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::26                  618                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::27                  618                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::28                  618                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::29                  619                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::30                  620                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::31                  619                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::32                  619                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::33                  618                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::34                  618                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::35                  618                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::36                  618                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::37                  617                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::38                  615                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.bytesPerActivate::samples         6428                       # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::mean   231.785937                       # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::gmean   207.888745                       # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::stdev    65.078160                       # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::32-63          596      9.27%      9.27% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::64-95            8      0.12%      9.40% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::96-127            3      0.05%      9.44% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::128-159            2      0.03%      9.47% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::160-191            3      0.05%      9.52% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::192-223           12      0.19%      9.71% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::224-255          588      9.15%     18.86% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::256-287         5216     81.14%    100.00% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::total         6428                       # Bytes accessed per row activation
system.mem_ctrls06.rdPerTurnAround::samples          616                       # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::mean    51.506494                       # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::gmean    44.571307                       # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::stdev    28.321326                       # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::8-11            6      0.97%      0.97% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::16-19           29      4.71%      5.68% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::24-27           96     15.58%     21.27% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::32-35           96     15.58%     36.85% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::40-43           62     10.06%     46.92% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::48-51           80     12.99%     59.90% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::56-59           51      8.28%     68.18% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::64-67           55      8.93%     77.11% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::72-75           31      5.03%     82.14% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::80-83           34      5.52%     87.66% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::88-91           20      3.25%     90.91% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::96-99           21      3.41%     94.32% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::104-107            7      1.14%     95.45% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::112-115            7      1.14%     96.59% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::120-123            3      0.49%     97.08% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::128-131            8      1.30%     98.38% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::136-139            2      0.32%     98.70% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::144-147            2      0.32%     99.03% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::152-155            4      0.65%     99.68% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::176-179            2      0.32%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::total          616                       # Reads before turning the bus around for writes
system.mem_ctrls06.wrPerTurnAround::samples          616                       # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::mean    24.025974                       # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::gmean    24.014442                       # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::stdev     0.764650                       # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::16              1      0.16%      0.16% # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::18              1      0.16%      0.32% # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::22              1      0.16%      0.49% # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::24            609     98.86%     99.35% # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::32              4      0.65%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::total          616                       # Writes before turning the bus around for reads
system.mem_ctrls06.totQLat                  827280500                       # Total ticks spent queuing
system.mem_ctrls06.totMemAccLat            1365612500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls06.totBusLat                101632000                       # Total ticks spent in databus transfers
system.mem_ctrls06.avgQLat                   26047.87                       # Average queueing delay per DRAM burst
system.mem_ctrls06.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls06.avgMemAccLat              42997.87                       # Average memory access latency per DRAM burst
system.mem_ctrls06.avgRdBW                      13.49                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls06.avgWrBW                       6.29                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls06.avgRdBWSys                   13.49                       # Average system read bandwidth in MiByte/s
system.mem_ctrls06.avgWrBWSys                    6.29                       # Average system write bandwidth in MiByte/s
system.mem_ctrls06.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls06.busUtil                       0.20                       # Data bus utilization in percentage
system.mem_ctrls06.busUtilRead                   0.13                       # Data bus utilization in percentage for reads
system.mem_ctrls06.busUtilWrite                  0.06                       # Data bus utilization in percentage for writes
system.mem_ctrls06.avgRdQLen                     8.00                       # Average read queue length when enqueuing
system.mem_ctrls06.avgWrQLen                    31.31                       # Average write queue length when enqueuing
system.mem_ctrls06.readRowHits                  27782                       # Number of row buffer hits during reads
system.mem_ctrls06.writeRowHits                 12350                       # Number of row buffer hits during writes
system.mem_ctrls06.readRowHitRate               87.47                       # Row buffer hit rate for reads
system.mem_ctrls06.writeRowHitRate              83.40                       # Row buffer hit rate for writes
system.mem_ctrls06.avgGap                 13202007.04                       # Average gap between requests
system.mem_ctrls06.pageHitRate                  86.18                       # Row buffer hit rate, read and write combined
system.mem_ctrls06.memoryStateTime::IDLE  72230744750                       # Time in different power states
system.mem_ctrls06.memoryStateTime::REF    1637517600                       # Time in different power states
system.mem_ctrls06.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls06.memoryStateTime::ACT    1474967650                       # Time in different power states
system.mem_ctrls06.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls06.actEnergy::0          2479075.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls06.actEnergy::1          2432505.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls06.actEnergy::2          2524435.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls06.actEnergy::3          2463350.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls06.actEnergy::4          2516572.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls06.actEnergy::5          2445811.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls06.actEnergy::6          2524435.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls06.actEnergy::7          2514758.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls06.preEnergy::0               1672392                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls06.preEnergy::1               1640976                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls06.preEnergy::2               1702992                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls06.preEnergy::3               1661784                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls06.preEnergy::4          1697688.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls06.preEnergy::5               1649952                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls06.preEnergy::6               1702992                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls06.preEnergy::7               1696464                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls06.readEnergy::0         9396940.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls06.readEnergy::1              9277632                       # Energy for read commands per rank (pJ)
system.mem_ctrls06.readEnergy::2         9632563.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls06.readEnergy::3              9350016                       # Energy for read commands per rank (pJ)
system.mem_ctrls06.readEnergy::4         9461337.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls06.readEnergy::5              9207744                       # Energy for read commands per rank (pJ)
system.mem_ctrls06.readEnergy::6         9616588.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls06.readEnergy::7         9516748.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls06.writeEnergy::0        4430039.040000                       # Energy for write commands per rank (pJ)
system.mem_ctrls06.writeEnergy::1        4349583.360000                       # Energy for write commands per rank (pJ)
system.mem_ctrls06.writeEnergy::2        4386078.720000                       # Energy for write commands per rank (pJ)
system.mem_ctrls06.writeEnergy::3        4379443.200000                       # Energy for write commands per rank (pJ)
system.mem_ctrls06.writeEnergy::4             4396032                       # Energy for write commands per rank (pJ)
system.mem_ctrls06.writeEnergy::5        4332994.560000                       # Energy for write commands per rank (pJ)
system.mem_ctrls06.writeEnergy::6        4363269.120000                       # Energy for write commands per rank (pJ)
system.mem_ctrls06.writeEnergy::7        4323041.280000                       # Energy for write commands per rank (pJ)
system.mem_ctrls06.refreshEnergy::0      4821623560.320001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls06.refreshEnergy::1      4821623560.320001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls06.refreshEnergy::2      4821623560.320001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls06.refreshEnergy::3      4821623560.320001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls06.refreshEnergy::4      4821623560.320001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls06.refreshEnergy::5      4821623560.320001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls06.refreshEnergy::6      4821623560.320001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls06.refreshEnergy::7      4821623560.320001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls06.actBackEnergy::0      1468340282.880000                       # Energy for active background per rank (pJ)
system.mem_ctrls06.actBackEnergy::1        1465044552                       # Energy for active background per rank (pJ)
system.mem_ctrls06.actBackEnergy::2      1470667907.520000                       # Energy for active background per rank (pJ)
system.mem_ctrls06.actBackEnergy::3      1469582153.280000                       # Energy for active background per rank (pJ)
system.mem_ctrls06.actBackEnergy::4      1472693477.760000                       # Energy for active background per rank (pJ)
system.mem_ctrls06.actBackEnergy::5      1470281474.880000                       # Energy for active background per rank (pJ)
system.mem_ctrls06.actBackEnergy::6      1474006703.040000                       # Energy for active background per rank (pJ)
system.mem_ctrls06.actBackEnergy::7      1475400968.640000                       # Energy for active background per rank (pJ)
system.mem_ctrls06.preBackEnergy::0       66602402352                       # Energy for precharge background per rank (pJ)
system.mem_ctrls06.preBackEnergy::1      66605293344.000008                       # Energy for precharge background per rank (pJ)
system.mem_ctrls06.preBackEnergy::2      66600360576.000008                       # Energy for precharge background per rank (pJ)
system.mem_ctrls06.preBackEnergy::3       66601312992                       # Energy for precharge background per rank (pJ)
system.mem_ctrls06.preBackEnergy::4       66598583760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls06.preBackEnergy::5       66600699552                       # Energy for precharge background per rank (pJ)
system.mem_ctrls06.preBackEnergy::6       66597431808                       # Energy for precharge background per rank (pJ)
system.mem_ctrls06.preBackEnergy::7       66596208768                       # Energy for precharge background per rank (pJ)
system.mem_ctrls06.totalEnergy::0        72910344642.239990                       # Total energy per rank (pJ)
system.mem_ctrls06.totalEnergy::1        72909662153.280014                       # Total energy per rank (pJ)
system.mem_ctrls06.totalEnergy::2        72910898112.960007                       # Total energy per rank (pJ)
system.mem_ctrls06.totalEnergy::3        72910373299.199997                       # Total energy per rank (pJ)
system.mem_ctrls06.totalEnergy::4        72910972428.479996                       # Total energy per rank (pJ)
system.mem_ctrls06.totalEnergy::5        72910241088.959991                       # Total energy per rank (pJ)
system.mem_ctrls06.totalEnergy::6        72911269356.479996                       # Total energy per rank (pJ)
system.mem_ctrls06.totalEnergy::7        72911284309.440002                       # Total energy per rank (pJ)
system.mem_ctrls06.averagePower::0          64.436494                       # Core power per rank (mW)
system.mem_ctrls06.averagePower::1          64.435891                       # Core power per rank (mW)
system.mem_ctrls06.averagePower::2          64.436984                       # Core power per rank (mW)
system.mem_ctrls06.averagePower::3          64.436520                       # Core power per rank (mW)
system.mem_ctrls06.averagePower::4          64.437049                       # Core power per rank (mW)
system.mem_ctrls06.averagePower::5          64.436403                       # Core power per rank (mW)
system.mem_ctrls06.averagePower::6          64.437312                       # Core power per rank (mW)
system.mem_ctrls06.averagePower::7          64.437325                       # Core power per rank (mW)
system.mem_ctrls09.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls09.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls09.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls09.atomic_min_count                 0                       # atomic min count
system.mem_ctrls09.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls09.bytes_read::system.cpu0.dtb.walker          512                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu0.inst         2304                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu0.data       168448                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu1.dtb.walker          512                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu1.inst         3072                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu1.data       164352                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu2.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu2.inst         2560                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu2.data       167936                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu3.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu3.inst         5888                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu3.data       158208                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu4.dtb.walker          512                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu4.inst         3584                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu4.data       168704                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu5.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu5.itb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu5.inst         1280                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu5.data       162560                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu7.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu7.inst          512                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu7.data          768                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::total          1012992                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_inst_read::system.cpu0.inst         2304                       # Number of instructions bytes read from this memory
system.mem_ctrls09.bytes_inst_read::system.cpu1.inst         3072                       # Number of instructions bytes read from this memory
system.mem_ctrls09.bytes_inst_read::system.cpu2.inst         2560                       # Number of instructions bytes read from this memory
system.mem_ctrls09.bytes_inst_read::system.cpu3.inst         5888                       # Number of instructions bytes read from this memory
system.mem_ctrls09.bytes_inst_read::system.cpu4.inst         3584                       # Number of instructions bytes read from this memory
system.mem_ctrls09.bytes_inst_read::system.cpu5.inst         1280                       # Number of instructions bytes read from this memory
system.mem_ctrls09.bytes_inst_read::system.cpu7.inst          512                       # Number of instructions bytes read from this memory
system.mem_ctrls09.bytes_inst_read::total        19200                       # Number of instructions bytes read from this memory
system.mem_ctrls09.bytes_written::writebacks       476160                       # Number of bytes written to this memory
system.mem_ctrls09.bytes_written::total        476160                       # Number of bytes written to this memory
system.mem_ctrls09.num_reads::system.cpu0.dtb.walker            2                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu0.inst            9                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu0.data          658                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu1.dtb.walker            2                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu1.inst           12                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu1.data          642                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu2.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu2.inst           10                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu2.data          656                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu3.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu3.inst           23                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu3.data          618                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu4.dtb.walker            2                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu4.inst           14                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu4.data          659                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu5.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu5.itb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu5.inst            5                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu5.data          635                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu7.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu7.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu7.data            3                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::total              3957                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_writes::writebacks         1860                       # Number of write requests responded to by this memory
system.mem_ctrls09.num_writes::total             1860                       # Number of write requests responded to by this memory
system.mem_ctrls09.bw_read::system.cpu0.dtb.walker         6796                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu0.inst        30580                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu0.data      2235721                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu1.dtb.walker         6796                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu1.inst        40773                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu1.data      2181357                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu2.dtb.walker         3398                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu2.inst        33978                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu2.data      2228926                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu3.dtb.walker         3398                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu3.inst        78148                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu3.data      2099811                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu4.dtb.walker         6796                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu4.inst        47569                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu4.data      2239119                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu5.dtb.walker         3398                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu5.itb.walker         3398                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu5.inst        16989                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu5.data      2157573                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu7.dtb.walker         3398                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu7.inst         6796                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu7.data        10193                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::total            13444907                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_inst_read::system.cpu0.inst        30580                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_inst_read::system.cpu1.inst        40773                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_inst_read::system.cpu2.inst        33978                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_inst_read::system.cpu3.inst        78148                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_inst_read::system.cpu4.inst        47569                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_inst_read::system.cpu5.inst        16989                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_inst_read::system.cpu7.inst         6796                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_inst_read::total         254831                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_write::writebacks       6319820                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_write::total            6319820                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_total::writebacks       6319820                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu0.dtb.walker         6796                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu0.inst        30580                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu0.data      2235721                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu1.dtb.walker         6796                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu1.inst        40773                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu1.data      2181357                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu2.dtb.walker         3398                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu2.inst        33978                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu2.data      2228926                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu3.dtb.walker         3398                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu3.inst        78148                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu3.data      2099811                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu4.dtb.walker         6796                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu4.inst        47569                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu4.data      2239119                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu5.dtb.walker         3398                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu5.itb.walker         3398                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu5.inst        16989                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu5.data      2157573                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu7.dtb.walker         3398                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu7.inst         6796                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu7.data        10193                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::total           19764727                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.readReqs                      3957                       # Number of read requests accepted
system.mem_ctrls09.writeReqs                     1860                       # Number of write requests accepted
system.mem_ctrls09.readBursts                   31656                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls09.writeBursts                  14880                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls09.bytesReadDRAM              1012768                       # Total number of bytes read from DRAM
system.mem_ctrls09.bytesReadWrQ                   224                       # Total number of bytes read from write queue
system.mem_ctrls09.bytesWritten                475904                       # Total number of bytes written to DRAM
system.mem_ctrls09.bytesReadSys               1012992                       # Total read bytes from the system interface side
system.mem_ctrls09.bytesWrittenSys             476160                       # Total written bytes from the system interface side
system.mem_ctrls09.servicedByWrQ                    7                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls09.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls09.neitherReadNorWriteReqs          190                       # Number of requests that are neither read nor write
system.mem_ctrls09.perBankRdBursts::0            1952                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::1            1976                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::2            2064                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::3            2120                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::4            2008                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::5            2017                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::6            1936                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::7            2008                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::8            1928                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::9            1960                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::10           1920                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::11           1960                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::12           2008                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::13           1872                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::14           1968                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::15           1952                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::0             912                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::1             912                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::2             952                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::3             992                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::4             928                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::5             968                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::6             952                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::7             920                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::8             920                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::9             936                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::10            896                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::11            936                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::12            889                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::13            912                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::14            936                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::15            911                       # Per bank write bursts
system.mem_ctrls09.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls09.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls09.totGap                 76828702000                       # Total gap between requests
system.mem_ctrls09.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls09.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls09.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls09.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls09.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls09.readPktSize::5               31656                       # Read request sizes (log2)
system.mem_ctrls09.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls09.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls09.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls09.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls09.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls09.writePktSize::5              14880                       # Write request sizes (log2)
system.mem_ctrls09.rdQLenPdf::0                  3951                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::1                  3950                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::2                  3950                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::3                  3950                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::4                  3951                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::5                  3951                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::6                  3952                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::7                  3952                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::8                     5                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::9                     5                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::10                    5                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::11                    5                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::12                    4                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::13                    4                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::14                    3                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::15                    3                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::16                    1                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::17                    1                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::18                    1                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::19                    1                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::20                    1                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::21                    1                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::22                    1                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::23                    1                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::15                  617                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::16                  617                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::17                  617                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::18                  617                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::19                  617                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::20                  617                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::21                  617                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::22                  618                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::23                  617                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::24                  617                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::25                  617                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::26                  617                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::27                  617                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::28                  617                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::29                  620                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::30                  626                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::31                  626                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::32                  626                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::33                  626                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::34                  626                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::35                  626                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::36                  626                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::37                  623                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::38                  616                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.bytesPerActivate::samples         6430                       # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::mean   231.519751                       # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::gmean   207.562860                       # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::stdev    65.264139                       # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::32-63          597      9.28%      9.28% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::64-95            7      0.11%      9.39% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::96-127            9      0.14%      9.53% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::128-159            5      0.08%      9.61% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::160-191            8      0.12%      9.74% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::192-223            7      0.11%      9.84% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::224-255          595      9.25%     19.10% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::256-287         5202     80.90%    100.00% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::total         6430                       # Bytes accessed per row activation
system.mem_ctrls09.rdPerTurnAround::samples          616                       # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::mean    51.339286                       # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::stdev    28.419050                       # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::0-3             1      0.16%      0.16% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::8-11            8      1.30%      1.46% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::16-19           31      5.03%      6.49% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::24-27          108     17.53%     24.03% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::32-35           83     13.47%     37.50% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::40-43           75     12.18%     49.68% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::48-51           56      9.09%     58.77% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::56-59           53      8.60%     67.37% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::64-67           45      7.31%     74.68% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::72-75           37      6.01%     80.68% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::80-83           32      5.19%     85.88% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::88-91           25      4.06%     89.94% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::96-99           18      2.92%     92.86% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::104-107           17      2.76%     95.62% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::112-115           12      1.95%     97.56% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::120-123            6      0.97%     98.54% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::128-131            1      0.16%     98.70% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::136-139            3      0.49%     99.19% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::144-147            3      0.49%     99.68% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::152-155            1      0.16%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::176-179            1      0.16%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::total          616                       # Reads before turning the bus around for writes
system.mem_ctrls09.wrPerTurnAround::samples          616                       # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::mean    24.142857                       # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::gmean    24.123610                       # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::stdev     1.060318                       # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::24            605     98.21%     98.21% # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::32             11      1.79%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::total          616                       # Writes before turning the bus around for reads
system.mem_ctrls09.totQLat                  832513550                       # Total ticks spent queuing
system.mem_ctrls09.totMemAccLat            1368964100                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls09.totBusLat                101276800                       # Total ticks spent in databus transfers
system.mem_ctrls09.avgQLat                   26304.58                       # Average queueing delay per DRAM burst
system.mem_ctrls09.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls09.avgMemAccLat              43254.58                       # Average memory access latency per DRAM burst
system.mem_ctrls09.avgRdBW                      13.44                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls09.avgWrBW                       6.32                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls09.avgRdBWSys                   13.44                       # Average system read bandwidth in MiByte/s
system.mem_ctrls09.avgWrBWSys                    6.32                       # Average system write bandwidth in MiByte/s
system.mem_ctrls09.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls09.busUtil                       0.20                       # Data bus utilization in percentage
system.mem_ctrls09.busUtilRead                   0.13                       # Data bus utilization in percentage for reads
system.mem_ctrls09.busUtilWrite                  0.06                       # Data bus utilization in percentage for writes
system.mem_ctrls09.avgRdQLen                     8.00                       # Average read queue length when enqueuing
system.mem_ctrls09.avgWrQLen                    31.06                       # Average write queue length when enqueuing
system.mem_ctrls09.readRowHits                  27683                       # Number of row buffer hits during reads
system.mem_ctrls09.writeRowHits                 12408                       # Number of row buffer hits during writes
system.mem_ctrls09.readRowHitRate               87.47                       # Row buffer hit rate for reads
system.mem_ctrls09.writeRowHitRate              83.39                       # Row buffer hit rate for writes
system.mem_ctrls09.avgGap                 13207615.95                       # Average gap between requests
system.mem_ctrls09.pageHitRate                  86.16                       # Row buffer hit rate, read and write combined
system.mem_ctrls09.memoryStateTime::IDLE  72238308000                       # Time in different power states
system.mem_ctrls09.memoryStateTime::REF    1637517600                       # Time in different power states
system.mem_ctrls09.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls09.memoryStateTime::ACT    1467404400                       # Time in different power states
system.mem_ctrls09.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls09.actEnergy::0          2443996.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls09.actEnergy::1          2608502.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls09.actEnergy::2               2473632                       # Energy for activate commands per rank (pJ)
system.mem_ctrls09.actEnergy::3          2460326.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls09.actEnergy::4          2436134.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls09.actEnergy::5          2509315.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls09.actEnergy::6          2489961.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls09.actEnergy::7          2474841.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls09.preEnergy::0          1648728.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls09.preEnergy::1               1759704                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls09.preEnergy::2               1668720                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls09.preEnergy::3               1659744                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls09.preEnergy::4               1643424                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls09.preEnergy::5               1692792                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls09.preEnergy::6               1679736                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls09.preEnergy::7               1669536                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls09.readEnergy::0              9277632                       # Energy for read commands per rank (pJ)
system.mem_ctrls09.readEnergy::1         9940070.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls09.readEnergy::2         9445363.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls09.readEnergy::3         9321062.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls09.readEnergy::4         9189273.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls09.readEnergy::5              9417408                       # Energy for read commands per rank (pJ)
system.mem_ctrls09.readEnergy::6              9429888                       # Energy for read commands per rank (pJ)
system.mem_ctrls09.readEnergy::7              9317568                       # Energy for read commands per rank (pJ)
system.mem_ctrls09.writeEnergy::0        4332994.560000                       # Energy for write commands per rank (pJ)
system.mem_ctrls09.writeEnergy::1        4621639.680000                       # Energy for write commands per rank (pJ)
system.mem_ctrls09.writeEnergy::2        4369489.920000                       # Energy for write commands per rank (pJ)
system.mem_ctrls09.writeEnergy::3        4352901.120000                       # Energy for write commands per rank (pJ)
system.mem_ctrls09.writeEnergy::4        4296499.200000                       # Energy for write commands per rank (pJ)
system.mem_ctrls09.writeEnergy::5        4432527.360000                       # Energy for write commands per rank (pJ)
system.mem_ctrls09.writeEnergy::6        4330091.520000                       # Energy for write commands per rank (pJ)
system.mem_ctrls09.writeEnergy::7        4296499.200000                       # Energy for write commands per rank (pJ)
system.mem_ctrls09.refreshEnergy::0      4821623560.320001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls09.refreshEnergy::1      4821623560.320001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls09.refreshEnergy::2      4821623560.320001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls09.refreshEnergy::3      4821623560.320001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls09.refreshEnergy::4      4821623560.320001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls09.refreshEnergy::5      4821623560.320001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls09.refreshEnergy::6      4821623560.320001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls09.refreshEnergy::7      4821623560.320001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls09.actBackEnergy::0      1466388912.960000                       # Energy for active background per rank (pJ)
system.mem_ctrls09.actBackEnergy::1      1475471776.320000                       # Energy for active background per rank (pJ)
system.mem_ctrls09.actBackEnergy::2      1468574648.640000                       # Energy for active background per rank (pJ)
system.mem_ctrls09.actBackEnergy::3      1470938224.320000                       # Energy for active background per rank (pJ)
system.mem_ctrls09.actBackEnergy::4      1471389117.120000                       # Energy for active background per rank (pJ)
system.mem_ctrls09.actBackEnergy::5      1477293131.520000                       # Energy for active background per rank (pJ)
system.mem_ctrls09.actBackEnergy::6      1474236745.920000                       # Energy for active background per rank (pJ)
system.mem_ctrls09.actBackEnergy::7      1471468515.840000                       # Energy for active background per rank (pJ)
system.mem_ctrls09.preBackEnergy::0       66604114080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls09.preBackEnergy::1      66596146656.000008                       # Energy for precharge background per rank (pJ)
system.mem_ctrls09.preBackEnergy::2       66602196768                       # Energy for precharge background per rank (pJ)
system.mem_ctrls09.preBackEnergy::3      66600123456.000008                       # Energy for precharge background per rank (pJ)
system.mem_ctrls09.preBackEnergy::4      66599727936.000008                       # Energy for precharge background per rank (pJ)
system.mem_ctrls09.preBackEnergy::5      66594548976.000008                       # Energy for precharge background per rank (pJ)
system.mem_ctrls09.preBackEnergy::6      66597230016.000008                       # Energy for precharge background per rank (pJ)
system.mem_ctrls09.preBackEnergy::7       66599658288                       # Energy for precharge background per rank (pJ)
system.mem_ctrls09.totalEnergy::0        72909829904.639999                       # Total energy per rank (pJ)
system.mem_ctrls09.totalEnergy::1        72912171909.120010                       # Total energy per rank (pJ)
system.mem_ctrls09.totalEnergy::2        72910352182.080002                       # Total energy per rank (pJ)
system.mem_ctrls09.totalEnergy::3        72910479274.560013                       # Total energy per rank (pJ)
system.mem_ctrls09.totalEnergy::4        72910305944.640015                       # Total energy per rank (pJ)
system.mem_ctrls09.totalEnergy::5        72911517710.400009                       # Total energy per rank (pJ)
system.mem_ctrls09.totalEnergy::6        72911019999.360001                       # Total energy per rank (pJ)
system.mem_ctrls09.totalEnergy::7        72910508808.959991                       # Total energy per rank (pJ)
system.mem_ctrls09.averagePower::0          64.436040                       # Core power per rank (mW)
system.mem_ctrls09.averagePower::1          64.438109                       # Core power per rank (mW)
system.mem_ctrls09.averagePower::2          64.436501                       # Core power per rank (mW)
system.mem_ctrls09.averagePower::3          64.436613                       # Core power per rank (mW)
system.mem_ctrls09.averagePower::4          64.436460                       # Core power per rank (mW)
system.mem_ctrls09.averagePower::5          64.437531                       # Core power per rank (mW)
system.mem_ctrls09.averagePower::6          64.437091                       # Core power per rank (mW)
system.mem_ctrls09.averagePower::7          64.436640                       # Core power per rank (mW)
system.mem_ctrls05.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls05.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls05.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls05.atomic_min_count                 0                       # atomic min count
system.mem_ctrls05.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls05.bytes_read::system.cpu0.inst         1792                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu0.data       167168                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu1.inst         2304                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu1.data       168192                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu2.inst         3328                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu2.data       160512                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu3.inst         6144                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu3.data       169472                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu4.inst         3328                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu4.data       167424                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu5.inst         1024                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu5.data       160256                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu7.inst         1536                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu7.data          512                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::total          1012992                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_inst_read::system.cpu0.inst         1792                       # Number of instructions bytes read from this memory
system.mem_ctrls05.bytes_inst_read::system.cpu1.inst         2304                       # Number of instructions bytes read from this memory
system.mem_ctrls05.bytes_inst_read::system.cpu2.inst         3328                       # Number of instructions bytes read from this memory
system.mem_ctrls05.bytes_inst_read::system.cpu3.inst         6144                       # Number of instructions bytes read from this memory
system.mem_ctrls05.bytes_inst_read::system.cpu4.inst         3328                       # Number of instructions bytes read from this memory
system.mem_ctrls05.bytes_inst_read::system.cpu5.inst         1024                       # Number of instructions bytes read from this memory
system.mem_ctrls05.bytes_inst_read::system.cpu7.inst         1536                       # Number of instructions bytes read from this memory
system.mem_ctrls05.bytes_inst_read::total        19456                       # Number of instructions bytes read from this memory
system.mem_ctrls05.bytes_written::writebacks       476928                       # Number of bytes written to this memory
system.mem_ctrls05.bytes_written::total        476928                       # Number of bytes written to this memory
system.mem_ctrls05.num_reads::system.cpu0.inst            7                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu0.data          653                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu1.inst            9                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu1.data          657                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu2.inst           13                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu2.data          627                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu3.inst           24                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu3.data          662                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu4.inst           13                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu4.data          654                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu5.inst            4                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu5.data          626                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu7.inst            6                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu7.data            2                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::total              3957                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_writes::writebacks         1863                       # Number of write requests responded to by this memory
system.mem_ctrls05.num_writes::total             1863                       # Number of write requests responded to by this memory
system.mem_ctrls05.bw_read::system.cpu0.inst        23784                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu0.data      2218732                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu1.inst        30580                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu1.data      2232323                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu2.inst        44171                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu2.data      2130391                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu3.inst        81546                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu3.data      2249312                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu4.inst        44171                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu4.data      2222130                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu5.inst        13591                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu5.data      2126993                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu7.inst        20387                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu7.data         6796                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::total            13444907                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_inst_read::system.cpu0.inst        23784                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_inst_read::system.cpu1.inst        30580                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_inst_read::system.cpu2.inst        44171                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_inst_read::system.cpu3.inst        81546                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_inst_read::system.cpu4.inst        44171                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_inst_read::system.cpu5.inst        13591                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_inst_read::system.cpu7.inst        20387                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_inst_read::total         258229                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_write::writebacks       6330013                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_write::total            6330013                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_total::writebacks       6330013                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu0.inst        23784                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu0.data      2218732                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu1.inst        30580                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu1.data      2232323                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu2.inst        44171                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu2.data      2130391                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu3.inst        81546                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu3.data      2249312                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu4.inst        44171                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu4.data      2222130                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu5.inst        13591                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu5.data      2126993                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu7.inst        20387                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu7.data         6796                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::total           19774920                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.readReqs                      3957                       # Number of read requests accepted
system.mem_ctrls05.writeReqs                     1863                       # Number of write requests accepted
system.mem_ctrls05.readBursts                   31656                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls05.writeBursts                  14904                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls05.bytesReadDRAM              1012992                       # Total number of bytes read from DRAM
system.mem_ctrls05.bytesReadWrQ                     0                       # Total number of bytes read from write queue
system.mem_ctrls05.bytesWritten                477184                       # Total number of bytes written to DRAM
system.mem_ctrls05.bytesReadSys               1012992                       # Total read bytes from the system interface side
system.mem_ctrls05.bytesWrittenSys             476928                       # Total written bytes from the system interface side
system.mem_ctrls05.servicedByWrQ                    0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls05.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls05.neitherReadNorWriteReqs          213                       # Number of requests that are neither read nor write
system.mem_ctrls05.perBankRdBursts::0            1976                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::1            1984                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::2            1992                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::3            2000                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::4            2048                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::5            2000                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::6            2088                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::7            2000                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::8            1920                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::9            1952                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::10           1928                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::11           1952                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::12           1952                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::13           1944                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::14           1992                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::15           1928                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::0             936                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::1             944                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::2             904                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::3             920                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::4             952                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::5             936                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::6            1000                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::7             961                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::8             912                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::9             912                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::10            904                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::11            904                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::12            944                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::13            904                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::14            935                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::15            944                       # Per bank write bursts
system.mem_ctrls05.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls05.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls05.totGap                 76837945000                       # Total gap between requests
system.mem_ctrls05.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls05.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls05.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls05.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls05.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls05.readPktSize::5               31656                       # Read request sizes (log2)
system.mem_ctrls05.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls05.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls05.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls05.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls05.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls05.writePktSize::5              14904                       # Write request sizes (log2)
system.mem_ctrls05.rdQLenPdf::0                  3950                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::1                  3950                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::2                  3951                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::3                  3953                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::4                  3953                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::5                  3953                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::6                  3953                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::7                  3954                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::8                     7                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::9                     7                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::10                    6                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::11                    4                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::12                    4                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::13                    4                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::14                    4                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::15                    3                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::15                  616                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::16                  618                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::17                  618                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::18                  618                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::19                  618                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::20                  618                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::21                  619                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::22                  620                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::23                  619                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::24                  619                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::25                  619                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::26                  619                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::27                  619                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::28                  619                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::29                  620                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::30                  625                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::31                  626                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::32                  626                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::33                  626                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::34                  626                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::35                  626                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::36                  626                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::37                  624                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::38                  618                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::39                    2                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.bytesPerActivate::samples         6435                       # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::mean   231.573582                       # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::gmean   207.624126                       # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::stdev    65.232210                       # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::32-63          597      9.28%      9.28% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::64-95            9      0.14%      9.42% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::96-127            6      0.09%      9.51% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::128-159            5      0.08%      9.59% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::160-191            5      0.08%      9.67% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::192-223           10      0.16%      9.82% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::224-255          594      9.23%     19.05% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::256-287         5209     80.95%    100.00% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::total         6435                       # Bytes accessed per row activation
system.mem_ctrls05.rdPerTurnAround::samples          618                       # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::mean    51.210356                       # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::stdev    28.309892                       # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::0-3             3      0.49%      0.49% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::8-11            6      0.97%      1.46% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::16-19           19      3.07%      4.53% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::24-27          111     17.96%     22.49% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::32-35           94     15.21%     37.70% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::40-43           61      9.87%     47.57% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::48-51           65     10.52%     58.09% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::56-59           63     10.19%     68.28% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::64-67           58      9.39%     77.67% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::72-75           37      5.99%     83.66% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::80-83           28      4.53%     88.19% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::88-91           21      3.40%     91.59% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::96-99           15      2.43%     94.01% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::104-107           10      1.62%     95.63% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::112-115            3      0.49%     96.12% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::120-123            8      1.29%     97.41% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::128-131            6      0.97%     98.38% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::136-139            3      0.49%     98.87% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::144-147            2      0.32%     99.19% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::152-155            2      0.32%     99.51% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::176-179            3      0.49%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::total          618                       # Reads before turning the bus around for writes
system.mem_ctrls05.wrPerTurnAround::samples          618                       # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::mean    24.129450                       # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::gmean    24.111846                       # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::stdev     1.013398                       # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::23              2      0.32%      0.32% # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::24            604     97.73%     98.06% # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::25              2      0.32%     98.38% # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::32             10      1.62%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::total          618                       # Writes before turning the bus around for reads
system.mem_ctrls05.totQLat                  825257300                       # Total ticks spent queuing
system.mem_ctrls05.totMemAccLat            1361826500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls05.totBusLat                101299200                       # Total ticks spent in databus transfers
system.mem_ctrls05.avgQLat                   26069.54                       # Average queueing delay per DRAM burst
system.mem_ctrls05.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls05.avgMemAccLat              43019.54                       # Average memory access latency per DRAM burst
system.mem_ctrls05.avgRdBW                      13.44                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls05.avgWrBW                       6.33                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls05.avgRdBWSys                   13.44                       # Average system read bandwidth in MiByte/s
system.mem_ctrls05.avgWrBWSys                    6.33                       # Average system write bandwidth in MiByte/s
system.mem_ctrls05.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls05.busUtil                       0.20                       # Data bus utilization in percentage
system.mem_ctrls05.busUtilRead                   0.13                       # Data bus utilization in percentage for reads
system.mem_ctrls05.busUtilWrite                  0.06                       # Data bus utilization in percentage for writes
system.mem_ctrls05.avgRdQLen                     8.01                       # Average read queue length when enqueuing
system.mem_ctrls05.avgWrQLen                    30.77                       # Average write queue length when enqueuing
system.mem_ctrls05.readRowHits                  27689                       # Number of row buffer hits during reads
system.mem_ctrls05.writeRowHits                 12444                       # Number of row buffer hits during writes
system.mem_ctrls05.readRowHitRate               87.47                       # Row buffer hit rate for reads
system.mem_ctrls05.writeRowHitRate              83.49                       # Row buffer hit rate for writes
system.mem_ctrls05.avgGap                 13202396.05                       # Average gap between requests
system.mem_ctrls05.pageHitRate                  86.20                       # Row buffer hit rate, read and write combined
system.mem_ctrls05.memoryStateTime::IDLE  72220960150                       # Time in different power states
system.mem_ctrls05.memoryStateTime::REF    1637517600                       # Time in different power states
system.mem_ctrls05.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls05.memoryStateTime::ACT    1484752250                       # Time in different power states
system.mem_ctrls05.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls05.actEnergy::0          2460931.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls05.actEnergy::1          2465164.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls05.actEnergy::2               2500848                       # Energy for activate commands per rank (pJ)
system.mem_ctrls05.actEnergy::3          2480889.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls05.actEnergy::4               2479680                       # Energy for activate commands per rank (pJ)
system.mem_ctrls05.actEnergy::5          2472422.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls05.actEnergy::6          2480284.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls05.actEnergy::7          2496009.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls05.preEnergy::0               1660152                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls05.preEnergy::1          1663008.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls05.preEnergy::2               1687080                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls05.preEnergy::3               1673616                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls05.preEnergy::4               1672800                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls05.preEnergy::5               1667904                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls05.preEnergy::6          1673208.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls05.preEnergy::7               1683816                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls05.readEnergy::0              9325056                       # Energy for read commands per rank (pJ)
system.mem_ctrls05.readEnergy::1         9420902.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls05.readEnergy::2         9568665.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls05.readEnergy::3         9353011.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls05.readEnergy::4              9369984                       # Energy for read commands per rank (pJ)
system.mem_ctrls05.readEnergy::5         9377971.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls05.readEnergy::6         9416908.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls05.readEnergy::7         9372979.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls05.writeEnergy::0        4425891.840000                       # Energy for write commands per rank (pJ)
system.mem_ctrls05.writeEnergy::1        4346265.600000                       # Energy for write commands per rank (pJ)
system.mem_ctrls05.writeEnergy::2        4359536.640000                       # Energy for write commands per rank (pJ)
system.mem_ctrls05.writeEnergy::3        4386493.440000                       # Energy for write commands per rank (pJ)
system.mem_ctrls05.writeEnergy::4        4389396.480000                       # Energy for write commands per rank (pJ)
system.mem_ctrls05.writeEnergy::5        4299816.960000                       # Energy for write commands per rank (pJ)
system.mem_ctrls05.writeEnergy::6        4342947.840000                       # Energy for write commands per rank (pJ)
system.mem_ctrls05.writeEnergy::7        4316405.760000                       # Energy for write commands per rank (pJ)
system.mem_ctrls05.refreshEnergy::0      4821623560.320001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls05.refreshEnergy::1      4821623560.320001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls05.refreshEnergy::2      4821623560.320001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls05.refreshEnergy::3      4821623560.320001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls05.refreshEnergy::4      4821623560.320001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls05.refreshEnergy::5      4821623560.320001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls05.refreshEnergy::6      4821623560.320001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls05.refreshEnergy::7      4821623560.320001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls05.actBackEnergy::0      1467969937.920000                       # Energy for active background per rank (pJ)
system.mem_ctrls05.actBackEnergy::1      1466545959.360000                       # Energy for active background per rank (pJ)
system.mem_ctrls05.actBackEnergy::2      1471891610.880000                       # Energy for active background per rank (pJ)
system.mem_ctrls05.actBackEnergy::3      1472766310.080000                       # Energy for active background per rank (pJ)
system.mem_ctrls05.actBackEnergy::4      1468940014.080000                       # Energy for active background per rank (pJ)
system.mem_ctrls05.actBackEnergy::5      1473411513.600000                       # Energy for active background per rank (pJ)
system.mem_ctrls05.actBackEnergy::6      1472322859.200000                       # Energy for active background per rank (pJ)
system.mem_ctrls05.actBackEnergy::7      1473821256.960000                       # Energy for active background per rank (pJ)
system.mem_ctrls05.preBackEnergy::0      66602727216.000008                       # Energy for precharge background per rank (pJ)
system.mem_ctrls05.preBackEnergy::1       66603976320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls05.preBackEnergy::2       66599287152                       # Energy for precharge background per rank (pJ)
system.mem_ctrls05.preBackEnergy::3       66598519872                       # Energy for precharge background per rank (pJ)
system.mem_ctrls05.preBackEnergy::4       66601876272                       # Energy for precharge background per rank (pJ)
system.mem_ctrls05.preBackEnergy::5      66597953904.000008                       # Energy for precharge background per rank (pJ)
system.mem_ctrls05.preBackEnergy::6      66598908864.000008                       # Energy for precharge background per rank (pJ)
system.mem_ctrls05.preBackEnergy::7       66597594480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls05.totalEnergy::0        72910192745.279999                       # Total energy per rank (pJ)
system.mem_ctrls05.totalEnergy::1        72910041180.479996                       # Total energy per rank (pJ)
system.mem_ctrls05.totalEnergy::2        72910918453.440002                       # Total energy per rank (pJ)
system.mem_ctrls05.totalEnergy::3        72910803752.639999                       # Total energy per rank (pJ)
system.mem_ctrls05.totalEnergy::4        72910351706.880005                       # Total energy per rank (pJ)
system.mem_ctrls05.totalEnergy::5        72910807092.480011                       # Total energy per rank (pJ)
system.mem_ctrls05.totalEnergy::6        72910768632.960007                       # Total energy per rank (pJ)
system.mem_ctrls05.totalEnergy::7        72910908507.839996                       # Total energy per rank (pJ)
system.mem_ctrls05.averagePower::0          64.436360                       # Core power per rank (mW)
system.mem_ctrls05.averagePower::1          64.436226                       # Core power per rank (mW)
system.mem_ctrls05.averagePower::2          64.437002                       # Core power per rank (mW)
system.mem_ctrls05.averagePower::3          64.436900                       # Core power per rank (mW)
system.mem_ctrls05.averagePower::4          64.436501                       # Core power per rank (mW)
system.mem_ctrls05.averagePower::5          64.436903                       # Core power per rank (mW)
system.mem_ctrls05.averagePower::6          64.436869                       # Core power per rank (mW)
system.mem_ctrls05.averagePower::7          64.436993                       # Core power per rank (mW)
system.mem_ctrls02.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls02.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls02.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls02.atomic_min_count                 0                       # atomic min count
system.mem_ctrls02.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls02.bytes_read::system.cpu0.inst         3584                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu0.data       167424                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu1.inst         1024                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu1.data       167424                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu2.inst         3072                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu2.data       167424                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu3.inst         3328                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu3.data       164096                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu4.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu4.inst         3840                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu4.data       162816                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu5.inst         1536                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu5.data       167168                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu7.inst         2048                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::total          1015040                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_inst_read::system.cpu0.inst         3584                       # Number of instructions bytes read from this memory
system.mem_ctrls02.bytes_inst_read::system.cpu1.inst         1024                       # Number of instructions bytes read from this memory
system.mem_ctrls02.bytes_inst_read::system.cpu2.inst         3072                       # Number of instructions bytes read from this memory
system.mem_ctrls02.bytes_inst_read::system.cpu3.inst         3328                       # Number of instructions bytes read from this memory
system.mem_ctrls02.bytes_inst_read::system.cpu4.inst         3840                       # Number of instructions bytes read from this memory
system.mem_ctrls02.bytes_inst_read::system.cpu5.inst         1536                       # Number of instructions bytes read from this memory
system.mem_ctrls02.bytes_inst_read::system.cpu7.inst         2048                       # Number of instructions bytes read from this memory
system.mem_ctrls02.bytes_inst_read::total        18432                       # Number of instructions bytes read from this memory
system.mem_ctrls02.bytes_written::writebacks       476416                       # Number of bytes written to this memory
system.mem_ctrls02.bytes_written::total        476416                       # Number of bytes written to this memory
system.mem_ctrls02.num_reads::system.cpu0.inst           14                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu0.data          654                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu1.inst            4                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu1.data          654                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu2.inst           12                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu2.data          654                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu3.inst           13                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu3.data          641                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu4.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu4.inst           15                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu4.data          636                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu5.inst            6                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu5.data          653                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu7.inst            8                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::total              3965                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_writes::writebacks         1861                       # Number of write requests responded to by this memory
system.mem_ctrls02.num_writes::total             1861                       # Number of write requests responded to by this memory
system.mem_ctrls02.bw_read::system.cpu0.inst        47569                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu0.data      2222130                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu1.inst        13591                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu1.data      2222130                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu2.inst        40773                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu2.data      2222130                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu3.inst        44171                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu3.data      2177959                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu4.dtb.walker         3398                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu4.inst        50966                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu4.data      2160971                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu5.inst        20387                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu5.data      2218732                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu7.inst        27182                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::total            13472089                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_inst_read::system.cpu0.inst        47569                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_inst_read::system.cpu1.inst        13591                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_inst_read::system.cpu2.inst        40773                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_inst_read::system.cpu3.inst        44171                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_inst_read::system.cpu4.inst        50966                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_inst_read::system.cpu5.inst        20387                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_inst_read::system.cpu7.inst        27182                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_inst_read::total         244638                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_write::writebacks       6323218                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_write::total            6323218                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_total::writebacks       6323218                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu0.inst        47569                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu0.data      2222130                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu1.inst        13591                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu1.data      2222130                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu2.inst        40773                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu2.data      2222130                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu3.inst        44171                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu3.data      2177959                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu4.dtb.walker         3398                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu4.inst        50966                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu4.data      2160971                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu5.inst        20387                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu5.data      2218732                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu7.inst        27182                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::total           19795307                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.readReqs                      3965                       # Number of read requests accepted
system.mem_ctrls02.writeReqs                     1861                       # Number of write requests accepted
system.mem_ctrls02.readBursts                   31720                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls02.writeBursts                  14888                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls02.bytesReadDRAM              1014016                       # Total number of bytes read from DRAM
system.mem_ctrls02.bytesReadWrQ                  1024                       # Total number of bytes read from write queue
system.mem_ctrls02.bytesWritten                476416                       # Total number of bytes written to DRAM
system.mem_ctrls02.bytesReadSys               1015040                       # Total read bytes from the system interface side
system.mem_ctrls02.bytesWrittenSys             476416                       # Total written bytes from the system interface side
system.mem_ctrls02.servicedByWrQ                   32                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls02.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls02.neitherReadNorWriteReqs           93                       # Number of requests that are neither read nor write
system.mem_ctrls02.perBankRdBursts::0            1992                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::1            1976                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::2            2032                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::3            2056                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::4            2048                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::5            1984                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::6            2000                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::7            1976                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::8            1920                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::9            1944                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::10           1976                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::11           1976                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::12           1968                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::13           1936                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::14           1968                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::15           1936                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::0             920                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::1             928                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::2             952                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::3             896                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::4             968                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::5             945                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::6             952                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::7             944                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::8             968                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::9             928                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::10            959                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::11            896                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::12            912                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::13            880                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::14            920                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::15            920                       # Per bank write bursts
system.mem_ctrls02.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls02.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls02.totGap                 76844810000                       # Total gap between requests
system.mem_ctrls02.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls02.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls02.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls02.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls02.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls02.readPktSize::5               31720                       # Read request sizes (log2)
system.mem_ctrls02.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls02.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls02.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls02.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls02.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls02.writePktSize::5              14888                       # Write request sizes (log2)
system.mem_ctrls02.rdQLenPdf::0                  3956                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::1                  3957                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::2                  3957                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::3                  3957                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::4                  3957                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::5                  3957                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::6                  3959                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::7                  3959                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::8                     5                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::9                     4                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::10                    4                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::11                    4                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::12                    4                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::13                    4                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::14                    2                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::15                    2                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::15                  616                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::16                  616                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::17                  616                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::18                  616                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::19                  617                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::20                  617                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::21                  618                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::22                  618                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::23                  620                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::24                  620                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::25                  620                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::26                  620                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::27                  619                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::28                  619                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::29                  622                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::30                  625                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::31                  625                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::32                  625                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::33                  625                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::34                  625                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::35                  625                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::36                  625                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::37                  621                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::38                  618                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.bytesPerActivate::samples         6435                       # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::mean   231.613364                       # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::gmean   207.588281                       # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::stdev    65.269045                       # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::32-63          602      9.36%      9.36% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::64-95            3      0.05%      9.40% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::96-127            6      0.09%      9.49% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::128-159            5      0.08%      9.57% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::160-191            6      0.09%      9.67% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::192-223            5      0.08%      9.74% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::224-255          594      9.23%     18.97% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::256-287         5214     81.03%    100.00% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::total         6435                       # Bytes accessed per row activation
system.mem_ctrls02.rdPerTurnAround::samples          619                       # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::mean    51.192246                       # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::gmean    44.142800                       # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::stdev    28.719267                       # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::8-11            7      1.13%      1.13% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::16-19           30      4.85%      5.98% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::24-27          103     16.64%     22.62% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::32-35           89     14.38%     37.00% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::40-43           63     10.18%     47.17% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::48-51           74     11.95%     59.13% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::56-59           69     11.15%     70.27% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::64-67           46      7.43%     77.71% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::72-75           37      5.98%     83.68% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::80-83           23      3.72%     87.40% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::88-91           18      2.91%     90.31% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::96-99           20      3.23%     93.54% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::104-107            9      1.45%     94.99% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::112-115           13      2.10%     97.09% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::120-123            5      0.81%     97.90% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::128-131            2      0.32%     98.22% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::136-139            2      0.32%     98.55% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::144-147            6      0.97%     99.52% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::152-155            1      0.16%     99.68% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::176-179            1      0.16%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::232-235            1      0.16%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::total          619                       # Reads before turning the bus around for writes
system.mem_ctrls02.wrPerTurnAround::samples          619                       # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::mean    24.051696                       # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::gmean    24.032131                       # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::stdev     0.997039                       # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::16              2      0.32%      0.32% # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::18              1      0.16%      0.48% # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::22              1      0.16%      0.65% # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::24            608     98.22%     98.87% # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::32              7      1.13%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::total          619                       # Writes before turning the bus around for reads
system.mem_ctrls02.totQLat                  818794900                       # Total ticks spent queuing
system.mem_ctrls02.totMemAccLat            1355906500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls02.totBusLat                101401600                       # Total ticks spent in databus transfers
system.mem_ctrls02.avgQLat                   25839.27                       # Average queueing delay per DRAM burst
system.mem_ctrls02.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls02.avgMemAccLat              42789.27                       # Average memory access latency per DRAM burst
system.mem_ctrls02.avgRdBW                      13.46                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls02.avgWrBW                       6.32                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls02.avgRdBWSys                   13.47                       # Average system read bandwidth in MiByte/s
system.mem_ctrls02.avgWrBWSys                    6.32                       # Average system write bandwidth in MiByte/s
system.mem_ctrls02.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls02.busUtil                       0.20                       # Data bus utilization in percentage
system.mem_ctrls02.busUtilRead                   0.13                       # Data bus utilization in percentage for reads
system.mem_ctrls02.busUtilWrite                  0.06                       # Data bus utilization in percentage for writes
system.mem_ctrls02.avgRdQLen                     8.01                       # Average read queue length when enqueuing
system.mem_ctrls02.avgWrQLen                    31.03                       # Average write queue length when enqueuing
system.mem_ctrls02.readRowHits                  27721                       # Number of row buffer hits during reads
system.mem_ctrls02.writeRowHits                 12420                       # Number of row buffer hits during writes
system.mem_ctrls02.readRowHitRate               87.48                       # Row buffer hit rate for reads
system.mem_ctrls02.writeRowHitRate              83.42                       # Row buffer hit rate for writes
system.mem_ctrls02.avgGap                 13189977.69                       # Average gap between requests
system.mem_ctrls02.pageHitRate                  86.18                       # Row buffer hit rate, read and write combined
system.mem_ctrls02.memoryStateTime::IDLE  72170529050                       # Time in different power states
system.mem_ctrls02.memoryStateTime::REF    1637517600                       # Time in different power states
system.mem_ctrls02.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls02.memoryStateTime::ACT    1535183350                       # Time in different power states
system.mem_ctrls02.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls02.actEnergy::0          2468793.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls02.actEnergy::1          2592172.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls02.actEnergy::2          2514758.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls02.actEnergy::3          2556489.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls02.actEnergy::4          2479075.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls02.actEnergy::5          2489961.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls02.actEnergy::6          2520806.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls02.actEnergy::7               2491776                       # Energy for activate commands per rank (pJ)
system.mem_ctrls02.preEnergy::0               1665456                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls02.preEnergy::1          1748688.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls02.preEnergy::2               1696464                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls02.preEnergy::3               1724616                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls02.preEnergy::4               1672392                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls02.preEnergy::5               1679736                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls02.preEnergy::6               1700544                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls02.preEnergy::7               1680960                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls02.readEnergy::0              9357504                       # Energy for read commands per rank (pJ)
system.mem_ctrls02.readEnergy::1              9984000                       # Energy for read commands per rank (pJ)
system.mem_ctrls02.readEnergy::2              9629568                       # Energy for read commands per rank (pJ)
system.mem_ctrls02.readEnergy::3         9682982.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls02.readEnergy::4              9350016                       # Energy for read commands per rank (pJ)
system.mem_ctrls02.readEnergy::5         9360998.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls02.readEnergy::6         9581644.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls02.readEnergy::7         9321062.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls02.writeEnergy::0        4372807.680000                       # Energy for write commands per rank (pJ)
system.mem_ctrls02.writeEnergy::1        4492247.040000                       # Energy for write commands per rank (pJ)
system.mem_ctrls02.writeEnergy::2        4469437.440000                       # Energy for write commands per rank (pJ)
system.mem_ctrls02.writeEnergy::3        4459069.440000                       # Energy for write commands per rank (pJ)
system.mem_ctrls02.writeEnergy::4        4392714.240000                       # Energy for write commands per rank (pJ)
system.mem_ctrls02.writeEnergy::5        4373222.400000                       # Energy for write commands per rank (pJ)
system.mem_ctrls02.writeEnergy::6        4372807.680000                       # Energy for write commands per rank (pJ)
system.mem_ctrls02.writeEnergy::7        4342947.840000                       # Energy for write commands per rank (pJ)
system.mem_ctrls02.refreshEnergy::0      4821623560.320001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls02.refreshEnergy::1      4821623560.320001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls02.refreshEnergy::2      4821623560.320001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls02.refreshEnergy::3      4821623560.320001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls02.refreshEnergy::4      4821623560.320001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls02.refreshEnergy::5      4821623560.320001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls02.refreshEnergy::6      4821623560.320001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls02.refreshEnergy::7      4821623560.320001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls02.actBackEnergy::0      1470518412.480000                       # Energy for active background per rank (pJ)
system.mem_ctrls02.actBackEnergy::1      1469838407.040000                       # Energy for active background per rank (pJ)
system.mem_ctrls02.actBackEnergy::2      1465255114.560000                       # Energy for active background per rank (pJ)
system.mem_ctrls02.actBackEnergy::3      1474360084.800000                       # Energy for active background per rank (pJ)
system.mem_ctrls02.actBackEnergy::4      1469033038.080000                       # Energy for active background per rank (pJ)
system.mem_ctrls02.actBackEnergy::5      1473469407.360000                       # Energy for active background per rank (pJ)
system.mem_ctrls02.actBackEnergy::6      1473733869.120000                       # Energy for active background per rank (pJ)
system.mem_ctrls02.actBackEnergy::7      1477506648.960000                       # Energy for active background per rank (pJ)
system.mem_ctrls02.preBackEnergy::0       66600491712                       # Energy for precharge background per rank (pJ)
system.mem_ctrls02.preBackEnergy::1       66601088208                       # Energy for precharge background per rank (pJ)
system.mem_ctrls02.preBackEnergy::2       66605108640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls02.preBackEnergy::3      66597121824.000008                       # Energy for precharge background per rank (pJ)
system.mem_ctrls02.preBackEnergy::4       66601794672                       # Energy for precharge background per rank (pJ)
system.mem_ctrls02.preBackEnergy::5       66597903120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls02.preBackEnergy::6      66597671136.000008                       # Energy for precharge background per rank (pJ)
system.mem_ctrls02.preBackEnergy::7       66594361680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls02.totalEnergy::0        72910498246.080002                       # Total energy per rank (pJ)
system.mem_ctrls02.totalEnergy::1        72911367283.199997                       # Total energy per rank (pJ)
system.mem_ctrls02.totalEnergy::2        72910297542.720001                       # Total energy per rank (pJ)
system.mem_ctrls02.totalEnergy::3        72911528626.560013                       # Total energy per rank (pJ)
system.mem_ctrls02.totalEnergy::4        72910345467.839996                       # Total energy per rank (pJ)
system.mem_ctrls02.totalEnergy::5        72910900006.080002                       # Total energy per rank (pJ)
system.mem_ctrls02.totalEnergy::6        72911204368.320007                       # Total energy per rank (pJ)
system.mem_ctrls02.totalEnergy::7        72911328635.520004                       # Total energy per rank (pJ)
system.mem_ctrls02.averagePower::0          64.436630                       # Core power per rank (mW)
system.mem_ctrls02.averagePower::1          64.437398                       # Core power per rank (mW)
system.mem_ctrls02.averagePower::2          64.436453                       # Core power per rank (mW)
system.mem_ctrls02.averagePower::3          64.437541                       # Core power per rank (mW)
system.mem_ctrls02.averagePower::4          64.436495                       # Core power per rank (mW)
system.mem_ctrls02.averagePower::5          64.436985                       # Core power per rank (mW)
system.mem_ctrls02.averagePower::6          64.437254                       # Core power per rank (mW)
system.mem_ctrls02.averagePower::7          64.437364                       # Core power per rank (mW)
system.mem_ctrls13.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls13.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls13.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls13.atomic_min_count                 0                       # atomic min count
system.mem_ctrls13.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls13.bytes_read::system.cpu0.dtb.walker          512                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu0.inst         2560                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu0.data       168448                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu1.inst         1280                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu1.data       169728                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu2.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu2.inst         3840                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu2.data       163328                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu3.dtb.walker          768                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu3.inst         2048                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu3.data       165120                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu4.dtb.walker          768                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu4.inst         4608                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu4.data       166656                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu5.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu5.inst         1024                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu5.data       163840                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu7.inst         2048                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu7.data         1024                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::total          1018112                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_inst_read::system.cpu0.inst         2560                       # Number of instructions bytes read from this memory
system.mem_ctrls13.bytes_inst_read::system.cpu1.inst         1280                       # Number of instructions bytes read from this memory
system.mem_ctrls13.bytes_inst_read::system.cpu2.inst         3840                       # Number of instructions bytes read from this memory
system.mem_ctrls13.bytes_inst_read::system.cpu3.inst         2048                       # Number of instructions bytes read from this memory
system.mem_ctrls13.bytes_inst_read::system.cpu4.inst         4608                       # Number of instructions bytes read from this memory
system.mem_ctrls13.bytes_inst_read::system.cpu5.inst         1024                       # Number of instructions bytes read from this memory
system.mem_ctrls13.bytes_inst_read::system.cpu7.inst         2048                       # Number of instructions bytes read from this memory
system.mem_ctrls13.bytes_inst_read::total        17408                       # Number of instructions bytes read from this memory
system.mem_ctrls13.bytes_written::writebacks       476160                       # Number of bytes written to this memory
system.mem_ctrls13.bytes_written::total        476160                       # Number of bytes written to this memory
system.mem_ctrls13.num_reads::system.cpu0.dtb.walker            2                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu0.inst           10                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu0.data          658                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu1.inst            5                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu1.data          663                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu2.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu2.inst           15                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu2.data          638                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu3.dtb.walker            3                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu3.inst            8                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu3.data          645                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu4.dtb.walker            3                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu4.inst           18                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu4.data          651                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu5.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu5.inst            4                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu5.data          640                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu7.inst            8                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu7.data            4                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::total              3977                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_writes::writebacks         1860                       # Number of write requests responded to by this memory
system.mem_ctrls13.num_writes::total             1860                       # Number of write requests responded to by this memory
system.mem_ctrls13.bw_read::system.cpu0.dtb.walker         6796                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu0.inst        33978                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu0.data      2235721                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu1.inst        16989                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu1.data      2252710                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu2.dtb.walker         3398                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu2.inst        50966                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu2.data      2167766                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu3.dtb.walker        10193                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu3.inst        27182                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu3.data      2191550                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu4.dtb.walker        10193                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu4.inst        61160                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu4.data      2211937                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu5.dtb.walker         3398                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu5.inst        13591                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu5.data      2174562                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu7.inst        27182                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu7.data        13591                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::total            13512862                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_inst_read::system.cpu0.inst        33978                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_inst_read::system.cpu1.inst        16989                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_inst_read::system.cpu2.inst        50966                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_inst_read::system.cpu3.inst        27182                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_inst_read::system.cpu4.inst        61160                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_inst_read::system.cpu5.inst        13591                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_inst_read::system.cpu7.inst        27182                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_inst_read::total         231047                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_write::writebacks       6319820                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_write::total            6319820                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_total::writebacks       6319820                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu0.dtb.walker         6796                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu0.inst        33978                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu0.data      2235721                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu1.inst        16989                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu1.data      2252710                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu2.dtb.walker         3398                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu2.inst        50966                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu2.data      2167766                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu3.dtb.walker        10193                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu3.inst        27182                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu3.data      2191550                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu4.dtb.walker        10193                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu4.inst        61160                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu4.data      2211937                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu5.dtb.walker         3398                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu5.inst        13591                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu5.data      2174562                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu7.inst        27182                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu7.data        13591                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::total           19832682                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.readReqs                      3977                       # Number of read requests accepted
system.mem_ctrls13.writeReqs                     1860                       # Number of write requests accepted
system.mem_ctrls13.readBursts                   31816                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls13.writeBursts                  14880                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls13.bytesReadDRAM              1017856                       # Total number of bytes read from DRAM
system.mem_ctrls13.bytesReadWrQ                   256                       # Total number of bytes read from write queue
system.mem_ctrls13.bytesWritten                475648                       # Total number of bytes written to DRAM
system.mem_ctrls13.bytesReadSys               1018112                       # Total read bytes from the system interface side
system.mem_ctrls13.bytesWrittenSys             476160                       # Total written bytes from the system interface side
system.mem_ctrls13.servicedByWrQ                    8                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls13.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls13.neitherReadNorWriteReqs          279                       # Number of requests that are neither read nor write
system.mem_ctrls13.perBankRdBursts::0            2000                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::1            1936                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::2            2024                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::3            2192                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::4            2032                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::5            2000                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::6            1968                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::7            2072                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::8            1880                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::9            2016                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::10           1896                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::11           1936                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::12           1904                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::13           1976                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::14           2016                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::15           1960                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::0             912                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::1             912                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::2             920                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::3            1000                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::4             920                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::5             976                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::6             944                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::7             937                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::8             912                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::9             928                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::10            903                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::11            944                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::12            928                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::13            888                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::14            928                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::15            912                       # Per bank write bursts
system.mem_ctrls13.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls13.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls13.totGap                 76835098000                       # Total gap between requests
system.mem_ctrls13.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls13.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls13.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls13.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls13.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls13.readPktSize::5               31816                       # Read request sizes (log2)
system.mem_ctrls13.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls13.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls13.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls13.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls13.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls13.writePktSize::5              14880                       # Write request sizes (log2)
system.mem_ctrls13.rdQLenPdf::0                  3968                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::1                  3968                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::2                  3969                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::3                  3969                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::4                  3969                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::5                  3969                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::6                  3969                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::7                  3970                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::8                     8                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::9                     8                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::10                    7                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::11                    7                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::12                    7                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::13                    7                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::14                    7                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::15                    6                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::15                  615                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::16                  616                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::17                  616                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::18                  616                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::19                  616                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::20                  616                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::21                  616                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::22                  618                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::23                  620                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::24                  620                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::25                  620                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::26                  620                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::27                  620                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::28                  620                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::29                  621                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::30                  624                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::31                  624                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::32                  624                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::33                  624                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::34                  624                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::35                  624                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::36                  624                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::37                  623                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::38                  618                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::39                    1                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.bytesPerActivate::samples         6430                       # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::mean   232.271229                       # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::gmean   208.653075                       # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::stdev    64.580245                       # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::32-63          590      9.18%      9.18% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::64-95            3      0.05%      9.22% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::96-127            2      0.03%      9.25% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::128-159            2      0.03%      9.28% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::160-191            2      0.03%      9.32% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::192-223            3      0.05%      9.36% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::224-255          590      9.18%     18.54% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::256-287         5238     81.46%    100.00% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::total         6430                       # Bytes accessed per row activation
system.mem_ctrls13.rdPerTurnAround::samples          618                       # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::mean    51.326861                       # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::stdev    28.014582                       # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::0-3             2      0.32%      0.32% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::8-11           11      1.78%      2.10% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::16-19           29      4.69%      6.80% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::24-27           97     15.70%     22.49% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::32-35           82     13.27%     35.76% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::40-43           76     12.30%     48.06% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::48-51           62     10.03%     58.09% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::56-59           57      9.22%     67.31% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::64-67           49      7.93%     75.24% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::72-75           45      7.28%     82.52% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::80-83           29      4.69%     87.22% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::88-91           23      3.72%     90.94% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::96-99           19      3.07%     94.01% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::104-107           10      1.62%     95.63% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::112-115           10      1.62%     97.25% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::120-123            4      0.65%     97.90% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::128-131            4      0.65%     98.54% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::136-139            2      0.32%     98.87% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::144-147            3      0.49%     99.35% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::152-155            4      0.65%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::total          618                       # Reads before turning the bus around for writes
system.mem_ctrls13.wrPerTurnAround::samples          618                       # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::mean    24.051780                       # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::gmean    24.030919                       # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::stdev     1.018741                       # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::16              3      0.49%      0.49% # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::23              1      0.16%      0.65% # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::24            606     98.06%     98.71% # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::25              1      0.16%     98.87% # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::32              7      1.13%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::total          618                       # Writes before turning the bus around for reads
system.mem_ctrls13.totQLat                  827981000                       # Total ticks spent queuing
system.mem_ctrls13.totMemAccLat            1367126600                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls13.totBusLat                101785600                       # Total ticks spent in databus transfers
system.mem_ctrls13.avgQLat                   26030.59                       # Average queueing delay per DRAM burst
system.mem_ctrls13.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls13.avgMemAccLat              42980.59                       # Average memory access latency per DRAM burst
system.mem_ctrls13.avgRdBW                      13.51                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls13.avgWrBW                       6.31                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls13.avgRdBWSys                   13.51                       # Average system read bandwidth in MiByte/s
system.mem_ctrls13.avgWrBWSys                    6.32                       # Average system write bandwidth in MiByte/s
system.mem_ctrls13.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls13.busUtil                       0.20                       # Data bus utilization in percentage
system.mem_ctrls13.busUtilRead                   0.14                       # Data bus utilization in percentage for reads
system.mem_ctrls13.busUtilWrite                  0.06                       # Data bus utilization in percentage for writes
system.mem_ctrls13.avgRdQLen                     8.02                       # Average read queue length when enqueuing
system.mem_ctrls13.avgWrQLen                    31.05                       # Average write queue length when enqueuing
system.mem_ctrls13.readRowHits                  27828                       # Number of row buffer hits during reads
system.mem_ctrls13.writeRowHits                 12414                       # Number of row buffer hits during writes
system.mem_ctrls13.readRowHitRate               87.49                       # Row buffer hit rate for reads
system.mem_ctrls13.writeRowHitRate              83.43                       # Row buffer hit rate for writes
system.mem_ctrls13.avgGap                 13163456.91                       # Average gap between requests
system.mem_ctrls13.pageHitRate                  86.19                       # Row buffer hit rate, read and write combined
system.mem_ctrls13.memoryStateTime::IDLE  72206911200                       # Time in different power states
system.mem_ctrls13.memoryStateTime::REF    1637517600                       # Time in different power states
system.mem_ctrls13.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls13.memoryStateTime::ACT    1498801200                       # Time in different power states
system.mem_ctrls13.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls13.actEnergy::0               2522016                       # Energy for activate commands per rank (pJ)
system.mem_ctrls13.actEnergy::1          2520806.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls13.actEnergy::2          2500243.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls13.actEnergy::3          2553465.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls13.actEnergy::4               2443392                       # Energy for activate commands per rank (pJ)
system.mem_ctrls13.actEnergy::5          2444601.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls13.actEnergy::6          2483913.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls13.actEnergy::7          2499638.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls13.preEnergy::0               1701360                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls13.preEnergy::1               1700544                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls13.preEnergy::2               1686672                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls13.preEnergy::3               1722576                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls13.preEnergy::4               1648320                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls13.preEnergy::5               1649136                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls13.preEnergy::6               1675656                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls13.preEnergy::7               1686264                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls13.readEnergy::0              9617088                       # Energy for read commands per rank (pJ)
system.mem_ctrls13.readEnergy::1         9716428.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls13.readEnergy::2         9508761.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls13.readEnergy::3         9677990.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls13.readEnergy::4         9189772.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls13.readEnergy::5         9173798.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls13.readEnergy::6         9393945.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls13.readEnergy::7              9345024                       # Energy for read commands per rank (pJ)
system.mem_ctrls13.writeEnergy::0        4498882.560000                       # Energy for write commands per rank (pJ)
system.mem_ctrls13.writeEnergy::1        4439162.880000                       # Energy for write commands per rank (pJ)
system.mem_ctrls13.writeEnergy::2        4412620.800000                       # Energy for write commands per rank (pJ)
system.mem_ctrls13.writeEnergy::3        4466119.680000                       # Energy for write commands per rank (pJ)
system.mem_ctrls13.writeEnergy::4        4319723.520000                       # Energy for write commands per rank (pJ)
system.mem_ctrls13.writeEnergy::5        4342947.840000                       # Energy for write commands per rank (pJ)
system.mem_ctrls13.writeEnergy::6        4326359.040000                       # Energy for write commands per rank (pJ)
system.mem_ctrls13.writeEnergy::7        4369489.920000                       # Energy for write commands per rank (pJ)
system.mem_ctrls13.refreshEnergy::0      4821623560.320001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls13.refreshEnergy::1      4821623560.320001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls13.refreshEnergy::2      4821623560.320001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls13.refreshEnergy::3      4821623560.320001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls13.refreshEnergy::4      4821623560.320001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls13.refreshEnergy::5      4821623560.320001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls13.refreshEnergy::6      4821623560.320001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls13.refreshEnergy::7      4821623560.320001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls13.actBackEnergy::0      1471688107.200000                       # Energy for active background per rank (pJ)
system.mem_ctrls13.actBackEnergy::1      1467420056.640000                       # Energy for active background per rank (pJ)
system.mem_ctrls13.actBackEnergy::2      1468553800.320000                       # Energy for active background per rank (pJ)
system.mem_ctrls13.actBackEnergy::3      1473350336.640000                       # Energy for active background per rank (pJ)
system.mem_ctrls13.actBackEnergy::4      1471499159.040000                       # Energy for active background per rank (pJ)
system.mem_ctrls13.actBackEnergy::5      1474394175.360000                       # Energy for active background per rank (pJ)
system.mem_ctrls13.actBackEnergy::6      1471489418.880000                       # Energy for active background per rank (pJ)
system.mem_ctrls13.actBackEnergy::7      1478571390.720000                       # Energy for active background per rank (pJ)
system.mem_ctrls13.preBackEnergy::0      66599465664.000008                       # Energy for precharge background per rank (pJ)
system.mem_ctrls13.preBackEnergy::1       66603209568                       # Energy for precharge background per rank (pJ)
system.mem_ctrls13.preBackEnergy::2      66602215056.000008                       # Energy for precharge background per rank (pJ)
system.mem_ctrls13.preBackEnergy::3       66598007568                       # Energy for precharge background per rank (pJ)
system.mem_ctrls13.preBackEnergy::4       66599631408                       # Energy for precharge background per rank (pJ)
system.mem_ctrls13.preBackEnergy::5       66597091920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls13.preBackEnergy::6       66599639952                       # Energy for precharge background per rank (pJ)
system.mem_ctrls13.preBackEnergy::7      66593427696.000008                       # Energy for precharge background per rank (pJ)
system.mem_ctrls13.totalEnergy::0        72911116678.080002                       # Total energy per rank (pJ)
system.mem_ctrls13.totalEnergy::1        72910630127.039993                       # Total energy per rank (pJ)
system.mem_ctrls13.totalEnergy::2        72910500714.240005                       # Total energy per rank (pJ)
system.mem_ctrls13.totalEnergy::3        72911401616.639999                       # Total energy per rank (pJ)
system.mem_ctrls13.totalEnergy::4        72910355335.680008                       # Total energy per rank (pJ)
system.mem_ctrls13.totalEnergy::5        72910720139.520004                       # Total energy per rank (pJ)
system.mem_ctrls13.totalEnergy::6        72910632805.440002                       # Total energy per rank (pJ)
system.mem_ctrls13.totalEnergy::7        72911523063.360016                       # Total energy per rank (pJ)
system.mem_ctrls13.averagePower::0          64.437177                       # Core power per rank (mW)
system.mem_ctrls13.averagePower::1          64.436747                       # Core power per rank (mW)
system.mem_ctrls13.averagePower::2          64.436632                       # Core power per rank (mW)
system.mem_ctrls13.averagePower::3          64.437429                       # Core power per rank (mW)
system.mem_ctrls13.averagePower::4          64.436504                       # Core power per rank (mW)
system.mem_ctrls13.averagePower::5          64.436826                       # Core power per rank (mW)
system.mem_ctrls13.averagePower::6          64.436749                       # Core power per rank (mW)
system.mem_ctrls13.averagePower::7          64.437536                       # Core power per rank (mW)
system.mem_ctrls15.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls15.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls15.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls15.atomic_min_count                 0                       # atomic min count
system.mem_ctrls15.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls15.bytes_read::system.cpu0.dtb.walker          512                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu0.inst         1792                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu0.data       166144                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu1.dtb.walker          512                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu1.inst         2048                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu1.data       169216                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu2.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu2.inst         2560                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu2.data       166912                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu3.dtb.walker          768                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu3.inst         4864                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu3.data       166656                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu4.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu4.inst         2816                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu4.data       162816                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu5.dtb.walker          512                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu5.inst         2048                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu5.data       157696                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu7.inst         1792                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu7.data          768                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::total          1010944                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_inst_read::system.cpu0.inst         1792                       # Number of instructions bytes read from this memory
system.mem_ctrls15.bytes_inst_read::system.cpu1.inst         2048                       # Number of instructions bytes read from this memory
system.mem_ctrls15.bytes_inst_read::system.cpu2.inst         2560                       # Number of instructions bytes read from this memory
system.mem_ctrls15.bytes_inst_read::system.cpu3.inst         4864                       # Number of instructions bytes read from this memory
system.mem_ctrls15.bytes_inst_read::system.cpu4.inst         2816                       # Number of instructions bytes read from this memory
system.mem_ctrls15.bytes_inst_read::system.cpu5.inst         2048                       # Number of instructions bytes read from this memory
system.mem_ctrls15.bytes_inst_read::system.cpu7.inst         1792                       # Number of instructions bytes read from this memory
system.mem_ctrls15.bytes_inst_read::total        17920                       # Number of instructions bytes read from this memory
system.mem_ctrls15.bytes_written::writebacks       472320                       # Number of bytes written to this memory
system.mem_ctrls15.bytes_written::total        472320                       # Number of bytes written to this memory
system.mem_ctrls15.num_reads::system.cpu0.dtb.walker            2                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu0.inst            7                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu0.data          649                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu1.dtb.walker            2                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu1.inst            8                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu1.data          661                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu2.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu2.inst           10                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu2.data          652                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu3.dtb.walker            3                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu3.inst           19                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu3.data          651                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu4.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu4.inst           11                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu4.data          636                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu5.dtb.walker            2                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu5.inst            8                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu5.data          616                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu7.inst            7                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu7.data            3                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::total              3949                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_writes::writebacks         1845                       # Number of write requests responded to by this memory
system.mem_ctrls15.num_writes::total             1845                       # Number of write requests responded to by this memory
system.mem_ctrls15.bw_read::system.cpu0.dtb.walker         6796                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu0.inst        23784                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu0.data      2205141                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu1.dtb.walker         6796                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu1.inst        27182                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu1.data      2245914                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu2.dtb.walker         3398                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu2.inst        33978                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu2.data      2215335                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu3.dtb.walker        10193                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu3.inst        64557                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu3.data      2211937                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu4.dtb.walker         3398                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu4.inst        37375                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu4.data      2160971                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu5.dtb.walker         6796                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu5.inst        27182                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu5.data      2093016                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu7.inst        23784                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu7.data        10193                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::total            13417725                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_inst_read::system.cpu0.inst        23784                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_inst_read::system.cpu1.inst        27182                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_inst_read::system.cpu2.inst        33978                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_inst_read::system.cpu3.inst        64557                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_inst_read::system.cpu4.inst        37375                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_inst_read::system.cpu5.inst        27182                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_inst_read::system.cpu7.inst        23784                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_inst_read::total         237843                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_write::writebacks       6268854                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_write::total            6268854                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_total::writebacks       6268854                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu0.dtb.walker         6796                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu0.inst        23784                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu0.data      2205141                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu1.dtb.walker         6796                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu1.inst        27182                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu1.data      2245914                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu2.dtb.walker         3398                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu2.inst        33978                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu2.data      2215335                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu3.dtb.walker        10193                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu3.inst        64557                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu3.data      2211937                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu4.dtb.walker         3398                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu4.inst        37375                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu4.data      2160971                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu5.dtb.walker         6796                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu5.inst        27182                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu5.data      2093016                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu7.inst        23784                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu7.data        10193                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::total           19686579                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.readReqs                      3949                       # Number of read requests accepted
system.mem_ctrls15.writeReqs                     1845                       # Number of write requests accepted
system.mem_ctrls15.readBursts                   31592                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls15.writeBursts                  14760                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls15.bytesReadDRAM              1010944                       # Total number of bytes read from DRAM
system.mem_ctrls15.bytesReadWrQ                     0                       # Total number of bytes read from write queue
system.mem_ctrls15.bytesWritten                472320                       # Total number of bytes written to DRAM
system.mem_ctrls15.bytesReadSys               1010944                       # Total read bytes from the system interface side
system.mem_ctrls15.bytesWrittenSys             472320                       # Total written bytes from the system interface side
system.mem_ctrls15.servicedByWrQ                    0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls15.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls15.neitherReadNorWriteReqs          515                       # Number of requests that are neither read nor write
system.mem_ctrls15.perBankRdBursts::0            1968                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::1            2016                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::2            1976                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::3            2096                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::4            2024                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::5            2032                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::6            1944                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::7            2056                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::8            1904                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::9            1992                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::10           1888                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::11           1976                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::12           1904                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::13           1904                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::14           1960                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::15           1952                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::0             904                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::1             936                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::2             927                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::3             928                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::4             928                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::5             960                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::6             936                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::7             920                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::8             912                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::9             920                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::10            864                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::11            913                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::12            936                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::13            904                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::14            936                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::15            936                       # Per bank write bursts
system.mem_ctrls15.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls15.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls15.totGap                 75343969000                       # Total gap between requests
system.mem_ctrls15.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls15.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls15.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls15.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls15.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls15.readPktSize::5               31592                       # Read request sizes (log2)
system.mem_ctrls15.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls15.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls15.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls15.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls15.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls15.writePktSize::5              14760                       # Write request sizes (log2)
system.mem_ctrls15.rdQLenPdf::0                  3943                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::1                  3944                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::2                  3944                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::3                  3944                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::4                  3945                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::5                  3945                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::6                  3946                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::7                  3946                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::8                     6                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::9                     5                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::10                    5                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::11                    5                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::12                    4                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::13                    4                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::14                    3                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::15                    3                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::15                  609                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::16                  609                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::17                  609                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::18                  609                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::19                  609                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::20                  609                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::21                  611                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::22                  611                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::23                  613                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::24                  614                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::25                  614                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::26                  615                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::27                  615                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::28                  615                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::29                  616                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::30                  624                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::31                  623                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::32                  622                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::33                  622                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::34                  621                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::35                  621                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::36                  621                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::37                  618                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::38                  610                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.bytesPerActivate::samples         6405                       # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::mean   231.584075                       # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::gmean   207.742406                       # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::stdev    65.136972                       # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::32-63          590      9.21%      9.21% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::64-95            9      0.14%      9.35% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::96-127           10      0.16%      9.51% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::128-159            4      0.06%      9.57% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::160-191           10      0.16%      9.73% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::192-223            9      0.14%      9.87% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::224-255          589      9.20%     19.06% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::256-287         5184     80.94%    100.00% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::total         6405                       # Bytes accessed per row activation
system.mem_ctrls15.rdPerTurnAround::samples          611                       # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::mean    51.666121                       # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::gmean    43.775293                       # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::stdev    29.932708                       # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::8-11           10      1.64%      1.64% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::16-19           45      7.36%      9.00% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::24-27           88     14.40%     23.40% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::32-35           73     11.95%     35.35% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::40-43           91     14.89%     50.25% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::48-51           56      9.17%     59.41% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::56-59           57      9.33%     68.74% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::64-67           43      7.04%     75.78% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::72-75           38      6.22%     82.00% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::80-83           21      3.44%     85.43% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::88-91           24      3.93%     89.36% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::96-99           14      2.29%     91.65% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::104-107           11      1.80%     93.45% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::112-115           14      2.29%     95.74% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::120-123           11      1.80%     97.55% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::128-131            6      0.98%     98.53% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::136-139            3      0.49%     99.02% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::144-147            1      0.16%     99.18% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::152-155            2      0.33%     99.51% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::160-163            1      0.16%     99.67% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::176-179            1      0.16%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::184-187            1      0.16%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::total          611                       # Reads before turning the bus around for writes
system.mem_ctrls15.wrPerTurnAround::samples          611                       # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::mean    24.157119                       # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::gmean    24.125348                       # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::stdev     1.350723                       # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::16              1      0.16%      0.16% # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::18              1      0.16%      0.33% # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::22              1      0.16%      0.49% # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::24            595     97.38%     97.87% # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::32             12      1.96%     99.84% # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::40              1      0.16%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::total          611                       # Writes before turning the bus around for reads
system.mem_ctrls15.totQLat                  826452700                       # Total ticks spent queuing
system.mem_ctrls15.totMemAccLat            1361937100                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls15.totBusLat                101094400                       # Total ticks spent in databus transfers
system.mem_ctrls15.avgQLat                   26160.19                       # Average queueing delay per DRAM burst
system.mem_ctrls15.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls15.avgMemAccLat              43110.19                       # Average memory access latency per DRAM burst
system.mem_ctrls15.avgRdBW                      13.42                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls15.avgWrBW                       6.27                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls15.avgRdBWSys                   13.42                       # Average system read bandwidth in MiByte/s
system.mem_ctrls15.avgWrBWSys                    6.27                       # Average system write bandwidth in MiByte/s
system.mem_ctrls15.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls15.busUtil                       0.20                       # Data bus utilization in percentage
system.mem_ctrls15.busUtilRead                   0.13                       # Data bus utilization in percentage for reads
system.mem_ctrls15.busUtilWrite                  0.06                       # Data bus utilization in percentage for writes
system.mem_ctrls15.avgRdQLen                     8.01                       # Average read queue length when enqueuing
system.mem_ctrls15.avgWrQLen                    30.95                       # Average write queue length when enqueuing
system.mem_ctrls15.readRowHits                  27634                       # Number of row buffer hits during reads
system.mem_ctrls15.writeRowHits                 12314                       # Number of row buffer hits during writes
system.mem_ctrls15.readRowHitRate               87.47                       # Row buffer hit rate for reads
system.mem_ctrls15.writeRowHitRate              83.43                       # Row buffer hit rate for writes
system.mem_ctrls15.avgGap                 13003791.68                       # Average gap between requests
system.mem_ctrls15.pageHitRate                  86.18                       # Row buffer hit rate, read and write combined
system.mem_ctrls15.memoryStateTime::IDLE  72187189550                       # Time in different power states
system.mem_ctrls15.memoryStateTime::REF    1637517600                       # Time in different power states
system.mem_ctrls15.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls15.memoryStateTime::ACT    1519337350                       # Time in different power states
system.mem_ctrls15.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls15.actEnergy::0          2517782.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls15.actEnergy::1          2443996.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls15.actEnergy::2          2513548.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls15.actEnergy::3          2506291.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls15.actEnergy::4               2485728                       # Energy for activate commands per rank (pJ)
system.mem_ctrls15.actEnergy::5          2477260.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls15.actEnergy::6          2475446.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls15.actEnergy::7          2462745.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls15.preEnergy::0               1698504                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls15.preEnergy::1          1648728.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls15.preEnergy::2          1695648.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls15.preEnergy::3               1690752                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls15.preEnergy::4               1676880                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls15.preEnergy::5          1671168.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls15.preEnergy::6               1669944                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls15.preEnergy::7               1661376                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls15.readEnergy::0         9652531.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls15.readEnergy::1         9396940.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls15.readEnergy::2         9576652.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls15.readEnergy::3         9581145.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls15.readEnergy::4         9376972.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls15.readEnergy::5         9349017.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls15.readEnergy::6         9281126.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls15.readEnergy::7         9169804.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls15.writeEnergy::0        4488929.280000                       # Energy for write commands per rank (pJ)
system.mem_ctrls15.writeEnergy::1        4316405.760000                       # Energy for write commands per rank (pJ)
system.mem_ctrls15.writeEnergy::2        4429209.600000                       # Energy for write commands per rank (pJ)
system.mem_ctrls15.writeEnergy::3        4359536.640000                       # Energy for write commands per rank (pJ)
system.mem_ctrls15.writeEnergy::4        4362854.400000                       # Energy for write commands per rank (pJ)
system.mem_ctrls15.writeEnergy::5        4296913.920000                       # Energy for write commands per rank (pJ)
system.mem_ctrls15.writeEnergy::6        4349583.360000                       # Energy for write commands per rank (pJ)
system.mem_ctrls15.writeEnergy::7             4313088                       # Energy for write commands per rank (pJ)
system.mem_ctrls15.refreshEnergy::0      4821623560.320001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls15.refreshEnergy::1      4821623560.320001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls15.refreshEnergy::2      4821623560.320001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls15.refreshEnergy::3      4821623560.320001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls15.refreshEnergy::4      4821623560.320001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls15.refreshEnergy::5      4821623560.320001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls15.refreshEnergy::6      4821623560.320001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls15.refreshEnergy::7      4821623560.320001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls15.actBackEnergy::0      1467374420.160000                       # Energy for active background per rank (pJ)
system.mem_ctrls15.actBackEnergy::1      1466880353.280000                       # Energy for active background per rank (pJ)
system.mem_ctrls15.actBackEnergy::2      1468625811.840000                       # Energy for active background per rank (pJ)
system.mem_ctrls15.actBackEnergy::3      1470955734.720000                       # Energy for active background per rank (pJ)
system.mem_ctrls15.actBackEnergy::4      1472699551.680000                       # Energy for active background per rank (pJ)
system.mem_ctrls15.actBackEnergy::5      1474403915.520000                       # Energy for active background per rank (pJ)
system.mem_ctrls15.actBackEnergy::6      1477457127.360000                       # Energy for active background per rank (pJ)
system.mem_ctrls15.actBackEnergy::7      1474997736.960000                       # Energy for active background per rank (pJ)
system.mem_ctrls15.preBackEnergy::0       66603249600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls15.preBackEnergy::1       66603682992                       # Energy for precharge background per rank (pJ)
system.mem_ctrls15.preBackEnergy::2       66602151888                       # Energy for precharge background per rank (pJ)
system.mem_ctrls15.preBackEnergy::3      66600108096.000008                       # Energy for precharge background per rank (pJ)
system.mem_ctrls15.preBackEnergy::4       66598578432                       # Energy for precharge background per rank (pJ)
system.mem_ctrls15.preBackEnergy::5      66597083376.000008                       # Energy for precharge background per rank (pJ)
system.mem_ctrls15.preBackEnergy::6       66594405120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls15.preBackEnergy::7       66596562480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls15.totalEnergy::0        72910605327.360001                       # Total energy per rank (pJ)
system.mem_ctrls15.totalEnergy::1        72909992976.959991                       # Total energy per rank (pJ)
system.mem_ctrls15.totalEnergy::2        72910616319.360001                       # Total energy per rank (pJ)
system.mem_ctrls15.totalEnergy::3        72910825116.480011                       # Total energy per rank (pJ)
system.mem_ctrls15.totalEnergy::4        72910803979.199997                       # Total energy per rank (pJ)
system.mem_ctrls15.totalEnergy::5        72910905212.160004                       # Total energy per rank (pJ)
system.mem_ctrls15.totalEnergy::6        72911261907.839996                       # Total energy per rank (pJ)
system.mem_ctrls15.totalEnergy::7        72910790791.679993                       # Total energy per rank (pJ)
system.mem_ctrls15.averagePower::0          64.436725                       # Core power per rank (mW)
system.mem_ctrls15.averagePower::1          64.436184                       # Core power per rank (mW)
system.mem_ctrls15.averagePower::2          64.436735                       # Core power per rank (mW)
system.mem_ctrls15.averagePower::3          64.436919                       # Core power per rank (mW)
system.mem_ctrls15.averagePower::4          64.436900                       # Core power per rank (mW)
system.mem_ctrls15.averagePower::5          64.436990                       # Core power per rank (mW)
system.mem_ctrls15.averagePower::6          64.437305                       # Core power per rank (mW)
system.mem_ctrls15.averagePower::7          64.436889                       # Core power per rank (mW)
system.mem_ctrls08.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls08.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls08.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls08.atomic_min_count                 0                       # atomic min count
system.mem_ctrls08.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls08.bytes_read::system.cpu0.inst         2048                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu0.data       169216                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu1.dtb.walker         1280                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu1.inst         1536                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu1.data       164608                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu2.dtb.walker          512                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu2.inst         2560                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu2.data       169216                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu3.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu3.inst         3584                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu3.data       162816                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu4.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu4.itb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu4.inst         3584                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu4.data       166144                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu5.dtb.walker          512                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu5.inst         1280                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu5.data       158208                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu7.inst         2048                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu7.data          256                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::total          1010176                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_inst_read::system.cpu0.inst         2048                       # Number of instructions bytes read from this memory
system.mem_ctrls08.bytes_inst_read::system.cpu1.inst         1536                       # Number of instructions bytes read from this memory
system.mem_ctrls08.bytes_inst_read::system.cpu2.inst         2560                       # Number of instructions bytes read from this memory
system.mem_ctrls08.bytes_inst_read::system.cpu3.inst         3584                       # Number of instructions bytes read from this memory
system.mem_ctrls08.bytes_inst_read::system.cpu4.inst         3584                       # Number of instructions bytes read from this memory
system.mem_ctrls08.bytes_inst_read::system.cpu5.inst         1280                       # Number of instructions bytes read from this memory
system.mem_ctrls08.bytes_inst_read::system.cpu7.inst         2048                       # Number of instructions bytes read from this memory
system.mem_ctrls08.bytes_inst_read::total        16640                       # Number of instructions bytes read from this memory
system.mem_ctrls08.bytes_written::writebacks       475136                       # Number of bytes written to this memory
system.mem_ctrls08.bytes_written::total        475136                       # Number of bytes written to this memory
system.mem_ctrls08.num_reads::system.cpu0.inst            8                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu0.data          661                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu1.dtb.walker            5                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu1.inst            6                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu1.data          643                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu2.dtb.walker            2                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu2.inst           10                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu2.data          661                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu3.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu3.inst           14                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu3.data          636                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu4.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu4.itb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu4.inst           14                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu4.data          649                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu5.dtb.walker            2                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu5.inst            5                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu5.data          618                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu7.inst            8                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu7.data            1                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::total              3946                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_writes::writebacks         1856                       # Number of write requests responded to by this memory
system.mem_ctrls08.num_writes::total             1856                       # Number of write requests responded to by this memory
system.mem_ctrls08.bw_read::system.cpu0.inst        27182                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu0.data      2245914                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu1.dtb.walker        16989                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu1.inst        20387                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu1.data      2184755                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu2.dtb.walker         6796                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu2.inst        33978                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu2.data      2245914                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu3.dtb.walker         3398                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu3.inst        47569                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu3.data      2160971                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu4.dtb.walker         3398                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu4.itb.walker         3398                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu4.inst        47569                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu4.data      2205141                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu5.dtb.walker         6796                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu5.inst        16989                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu5.data      2099811                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu7.inst        27182                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu7.data         3398                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::total            13407532                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_inst_read::system.cpu0.inst        27182                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_inst_read::system.cpu1.inst        20387                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_inst_read::system.cpu2.inst        33978                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_inst_read::system.cpu3.inst        47569                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_inst_read::system.cpu4.inst        47569                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_inst_read::system.cpu5.inst        16989                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_inst_read::system.cpu7.inst        27182                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_inst_read::total         220854                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_write::writebacks       6306229                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_write::total            6306229                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_total::writebacks       6306229                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu0.inst        27182                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu0.data      2245914                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu1.dtb.walker        16989                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu1.inst        20387                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu1.data      2184755                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu2.dtb.walker         6796                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu2.inst        33978                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu2.data      2245914                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu3.dtb.walker         3398                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu3.inst        47569                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu3.data      2160971                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu4.dtb.walker         3398                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu4.itb.walker         3398                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu4.inst        47569                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu4.data      2205141                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu5.dtb.walker         6796                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu5.inst        16989                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu5.data      2099811                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu7.inst        27182                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu7.data         3398                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::total           19713761                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.readReqs                      3946                       # Number of read requests accepted
system.mem_ctrls08.writeReqs                     1856                       # Number of write requests accepted
system.mem_ctrls08.readBursts                   31568                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls08.writeBursts                  14848                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls08.bytesReadDRAM              1009216                       # Total number of bytes read from DRAM
system.mem_ctrls08.bytesReadWrQ                   960                       # Total number of bytes read from write queue
system.mem_ctrls08.bytesWritten                475392                       # Total number of bytes written to DRAM
system.mem_ctrls08.bytesReadSys               1010176                       # Total read bytes from the system interface side
system.mem_ctrls08.bytesWrittenSys             475136                       # Total written bytes from the system interface side
system.mem_ctrls08.servicedByWrQ                   30                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls08.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls08.neitherReadNorWriteReqs       243240                       # Number of requests that are neither read nor write
system.mem_ctrls08.perBankRdBursts::0            1944                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::1            1960                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::2            2056                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::3            2049                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::4            2016                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::5            2064                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::6            1992                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::7            1961                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::8            1944                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::9            1928                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::10           2024                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::11           1912                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::12           1928                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::13           1896                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::14           1944                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::15           1920                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::0             920                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::1             936                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::2             944                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::3             944                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::4             896                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::5             984                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::6             952                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::7             936                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::8             928                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::9             920                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::10            928                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::11            896                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::12            920                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::13            904                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::14            929                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::15            919                       # Per bank write bursts
system.mem_ctrls08.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls08.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls08.totGap                 75343829000                       # Total gap between requests
system.mem_ctrls08.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls08.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls08.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls08.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls08.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls08.readPktSize::5               31568                       # Read request sizes (log2)
system.mem_ctrls08.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls08.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls08.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls08.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls08.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls08.writePktSize::5              14848                       # Write request sizes (log2)
system.mem_ctrls08.rdQLenPdf::0                  3937                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::1                  3936                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::2                  3936                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::3                  3936                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::4                  3937                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::5                  3937                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::6                  3938                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::7                  3938                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::8                     7                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::9                     6                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::10                    6                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::11                    6                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::12                    5                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::13                    5                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::14                    4                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::15                    4                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::15                  611                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::16                  612                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::17                  612                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::18                  613                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::19                  613                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::20                  613                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::21                  613                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::22                  614                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::23                  618                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::24                  617                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::25                  617                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::26                  617                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::27                  617                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::28                  617                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::29                  619                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::30                  627                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::31                  627                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::32                  627                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::33                  627                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::34                  626                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::35                  626                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::36                  626                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::37                  624                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::38                  615                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.bytesPerActivate::samples         6408                       # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::mean   231.680400                       # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::gmean   207.675174                       # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::stdev    65.225490                       # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::32-63          597      9.32%      9.32% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::64-95           10      0.16%      9.47% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::96-127            2      0.03%      9.50% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::160-191            3      0.05%      9.55% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::192-223            9      0.14%      9.69% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::224-255          594      9.27%     18.96% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::256-287         5193     81.04%    100.00% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::total         6408                       # Bytes accessed per row activation
system.mem_ctrls08.rdPerTurnAround::samples          616                       # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::mean    51.198052                       # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::stdev    29.527384                       # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::0-3             1      0.16%      0.16% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::8-11            8      1.30%      1.46% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::16-19           34      5.52%      6.98% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::24-27          107     17.37%     24.35% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::32-35           86     13.96%     38.31% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::40-43           77     12.50%     50.81% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::48-51           49      7.95%     58.77% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::56-59           52      8.44%     67.21% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::64-67           46      7.47%     74.68% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::72-75           44      7.14%     81.82% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::80-83           29      4.71%     86.53% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::88-91           29      4.71%     91.23% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::96-99           15      2.44%     93.67% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::104-107           12      1.95%     95.62% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::112-115            7      1.14%     96.75% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::120-123            7      1.14%     97.89% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::128-131            3      0.49%     98.38% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::136-139            4      0.65%     99.03% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::144-147            1      0.16%     99.19% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::152-155            1      0.16%     99.35% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::160-163            1      0.16%     99.51% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::168-171            1      0.16%     99.68% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::176-179            1      0.16%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::240-243            1      0.16%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::total          616                       # Reads before turning the bus around for writes
system.mem_ctrls08.wrPerTurnAround::samples          616                       # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::mean    24.116883                       # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::gmean    24.083368                       # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::stdev     1.316305                       # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::16              3      0.49%      0.49% # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::17              1      0.16%      0.65% # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::23              1      0.16%      0.81% # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::24            598     97.08%     97.89% # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::32             13      2.11%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::total          616                       # Writes before turning the bus around for reads
system.mem_ctrls08.totQLat                  813271100                       # Total ticks spent queuing
system.mem_ctrls08.totMemAccLat            1347840200                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls08.totBusLat                100921600                       # Total ticks spent in databus transfers
system.mem_ctrls08.avgQLat                   25787.02                       # Average queueing delay per DRAM burst
system.mem_ctrls08.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls08.avgMemAccLat              42737.02                       # Average memory access latency per DRAM burst
system.mem_ctrls08.avgRdBW                      13.39                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls08.avgWrBW                       6.31                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls08.avgRdBWSys                   13.41                       # Average system read bandwidth in MiByte/s
system.mem_ctrls08.avgWrBWSys                    6.31                       # Average system write bandwidth in MiByte/s
system.mem_ctrls08.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls08.busUtil                       0.20                       # Data bus utilization in percentage
system.mem_ctrls08.busUtilRead                   0.13                       # Data bus utilization in percentage for reads
system.mem_ctrls08.busUtilWrite                  0.06                       # Data bus utilization in percentage for writes
system.mem_ctrls08.avgRdQLen                     8.01                       # Average read queue length when enqueuing
system.mem_ctrls08.avgWrQLen                    30.87                       # Average write queue length when enqueuing
system.mem_ctrls08.readRowHits                  27585                       # Number of row buffer hits during reads
system.mem_ctrls08.writeRowHits                 12401                       # Number of row buffer hits during writes
system.mem_ctrls08.readRowHitRate               87.47                       # Row buffer hit rate for reads
system.mem_ctrls08.writeRowHitRate              83.52                       # Row buffer hit rate for writes
system.mem_ctrls08.avgGap                 12985837.47                       # Average gap between requests
system.mem_ctrls08.pageHitRate                  86.20                       # Row buffer hit rate, read and write combined
system.mem_ctrls08.memoryStateTime::IDLE  72244202150                       # Time in different power states
system.mem_ctrls08.memoryStateTime::REF    1637517600                       # Time in different power states
system.mem_ctrls08.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls08.memoryStateTime::ACT    1462362250                       # Time in different power states
system.mem_ctrls08.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls08.actEnergy::0          2447020.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls08.actEnergy::1          2581891.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls08.actEnergy::2          2505081.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls08.actEnergy::3          2482099.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls08.actEnergy::4          2441577.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls08.actEnergy::5          2536531.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls08.actEnergy::6               2491776                       # Energy for activate commands per rank (pJ)
system.mem_ctrls08.actEnergy::7               2467584                       # Energy for activate commands per rank (pJ)
system.mem_ctrls08.preEnergy::0          1650768.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls08.preEnergy::1               1741752                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls08.preEnergy::2               1689936                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls08.preEnergy::3               1674432                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls08.preEnergy::4               1647096                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls08.preEnergy::5               1711152                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls08.preEnergy::6               1680960                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls08.preEnergy::7               1664640                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls08.readEnergy::0         9301593.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls08.readEnergy::1         10008460.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls08.readEnergy::2         9596620.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls08.readEnergy::3         9365990.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls08.readEnergy::4         9253171.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls08.readEnergy::5         9585638.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls08.readEnergy::6         9373478.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls08.readEnergy::7         9245683.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls08.writeEnergy::0        4332994.560000                       # Energy for write commands per rank (pJ)
system.mem_ctrls08.writeEnergy::1        4508835.840000                       # Energy for write commands per rank (pJ)
system.mem_ctrls08.writeEnergy::2        4356218.880000                       # Energy for write commands per rank (pJ)
system.mem_ctrls08.writeEnergy::3        4369489.920000                       # Energy for write commands per rank (pJ)
system.mem_ctrls08.writeEnergy::4        4332994.560000                       # Energy for write commands per rank (pJ)
system.mem_ctrls08.writeEnergy::5        4432942.080000                       # Energy for write commands per rank (pJ)
system.mem_ctrls08.writeEnergy::6        4356218.880000                       # Energy for write commands per rank (pJ)
system.mem_ctrls08.writeEnergy::7        4349583.360000                       # Energy for write commands per rank (pJ)
system.mem_ctrls08.refreshEnergy::0      4821623560.320001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls08.refreshEnergy::1      4821623560.320001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls08.refreshEnergy::2      4821623560.320001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls08.refreshEnergy::3      4821623560.320001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls08.refreshEnergy::4      4821623560.320001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls08.refreshEnergy::5      4821623560.320001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls08.refreshEnergy::6      4821623560.320001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls08.refreshEnergy::7      4821623560.320001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls08.actBackEnergy::0      1468476207.360000                       # Energy for active background per rank (pJ)
system.mem_ctrls08.actBackEnergy::1      1469932689.600000                       # Energy for active background per rank (pJ)
system.mem_ctrls08.actBackEnergy::2      1470007491.840000                       # Energy for active background per rank (pJ)
system.mem_ctrls08.actBackEnergy::3      1473853651.200000                       # Energy for active background per rank (pJ)
system.mem_ctrls08.actBackEnergy::4      1470677592.960000                       # Energy for active background per rank (pJ)
system.mem_ctrls08.actBackEnergy::5      1474295679.360000                       # Energy for active background per rank (pJ)
system.mem_ctrls08.actBackEnergy::6      1472723847.360000                       # Energy for active background per rank (pJ)
system.mem_ctrls08.actBackEnergy::7      1471884004.800000                       # Energy for active background per rank (pJ)
system.mem_ctrls08.preBackEnergy::0       66602283120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls08.preBackEnergy::1      66601005504.000008                       # Energy for precharge background per rank (pJ)
system.mem_ctrls08.preBackEnergy::2       66600939888                       # Energy for precharge background per rank (pJ)
system.mem_ctrls08.preBackEnergy::3      66597566064.000008                       # Energy for precharge background per rank (pJ)
system.mem_ctrls08.preBackEnergy::4       66600352080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls08.preBackEnergy::5       66597178320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls08.preBackEnergy::6       66598557120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls08.preBackEnergy::7      66599293824.000008                       # Energy for precharge background per rank (pJ)
system.mem_ctrls08.totalEnergy::0        72910115264.639999                       # Total energy per rank (pJ)
system.mem_ctrls08.totalEnergy::1        72911402693.760010                       # Total energy per rank (pJ)
system.mem_ctrls08.totalEnergy::2        72910718797.440002                       # Total energy per rank (pJ)
system.mem_ctrls08.totalEnergy::3        72910935287.040009                       # Total energy per rank (pJ)
system.mem_ctrls08.totalEnergy::4        72910328072.639999                       # Total energy per rank (pJ)
system.mem_ctrls08.totalEnergy::5        72911363823.360001                       # Total energy per rank (pJ)
system.mem_ctrls08.totalEnergy::6        72910806960.960007                       # Total energy per rank (pJ)
system.mem_ctrls08.totalEnergy::7        72910528879.680008                       # Total energy per rank (pJ)
system.mem_ctrls08.averagePower::0          64.436292                       # Core power per rank (mW)
system.mem_ctrls08.averagePower::1          64.437429                       # Core power per rank (mW)
system.mem_ctrls08.averagePower::2          64.436825                       # Core power per rank (mW)
system.mem_ctrls08.averagePower::3          64.437016                       # Core power per rank (mW)
system.mem_ctrls08.averagePower::4          64.436480                       # Core power per rank (mW)
system.mem_ctrls08.averagePower::5          64.437395                       # Core power per rank (mW)
system.mem_ctrls08.averagePower::6          64.436903                       # Core power per rank (mW)
system.mem_ctrls08.averagePower::7          64.436657                       # Core power per rank (mW)
system.mem_ctrls01.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls01.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls01.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls01.atomic_min_count                 0                       # atomic min count
system.mem_ctrls01.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls01.bytes_read::system.cpu0.inst         3328                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu0.data       174336                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu1.inst         1536                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu1.data       167168                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu2.inst         3328                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu2.data       163072                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu3.inst         2816                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu3.data       164096                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu4.inst         2048                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu4.data       162304                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu5.inst         2560                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu5.data       161280                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu7.inst         1792                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu7.data          512                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::total          1010176                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_inst_read::system.cpu0.inst         3328                       # Number of instructions bytes read from this memory
system.mem_ctrls01.bytes_inst_read::system.cpu1.inst         1536                       # Number of instructions bytes read from this memory
system.mem_ctrls01.bytes_inst_read::system.cpu2.inst         3328                       # Number of instructions bytes read from this memory
system.mem_ctrls01.bytes_inst_read::system.cpu3.inst         2816                       # Number of instructions bytes read from this memory
system.mem_ctrls01.bytes_inst_read::system.cpu4.inst         2048                       # Number of instructions bytes read from this memory
system.mem_ctrls01.bytes_inst_read::system.cpu5.inst         2560                       # Number of instructions bytes read from this memory
system.mem_ctrls01.bytes_inst_read::system.cpu7.inst         1792                       # Number of instructions bytes read from this memory
system.mem_ctrls01.bytes_inst_read::total        17408                       # Number of instructions bytes read from this memory
system.mem_ctrls01.bytes_written::writebacks       472064                       # Number of bytes written to this memory
system.mem_ctrls01.bytes_written::total        472064                       # Number of bytes written to this memory
system.mem_ctrls01.num_reads::system.cpu0.inst           13                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu0.data          681                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu1.inst            6                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu1.data          653                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu2.inst           13                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu2.data          637                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu3.inst           11                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu3.data          641                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu4.inst            8                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu4.data          634                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu5.inst           10                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu5.data          630                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu7.inst            7                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu7.data            2                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::total              3946                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_writes::writebacks         1844                       # Number of write requests responded to by this memory
system.mem_ctrls01.num_writes::total             1844                       # Number of write requests responded to by this memory
system.mem_ctrls01.bw_read::system.cpu0.inst        44171                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu0.data      2313870                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu1.inst        20387                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu1.data      2218732                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu2.inst        44171                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu2.data      2164368                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu3.inst        37375                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu3.data      2177959                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu4.inst        27182                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu4.data      2154175                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu5.inst        33978                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu5.data      2140584                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu7.inst        23784                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu7.data         6796                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::total            13407532                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_inst_read::system.cpu0.inst        44171                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_inst_read::system.cpu1.inst        20387                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_inst_read::system.cpu2.inst        44171                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_inst_read::system.cpu3.inst        37375                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_inst_read::system.cpu4.inst        27182                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_inst_read::system.cpu5.inst        33978                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_inst_read::system.cpu7.inst        23784                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_inst_read::total         231047                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_write::writebacks       6265456                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_write::total            6265456                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_total::writebacks       6265456                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu0.inst        44171                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu0.data      2313870                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu1.inst        20387                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu1.data      2218732                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu2.inst        44171                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu2.data      2164368                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu3.inst        37375                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu3.data      2177959                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu4.inst        27182                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu4.data      2154175                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu5.inst        33978                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu5.data      2140584                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu7.inst        23784                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu7.data         6796                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::total           19672988                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.readReqs                      3946                       # Number of read requests accepted
system.mem_ctrls01.writeReqs                     1844                       # Number of write requests accepted
system.mem_ctrls01.readBursts                   31568                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls01.writeBursts                  14752                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls01.bytesReadDRAM              1010176                       # Total number of bytes read from DRAM
system.mem_ctrls01.bytesReadWrQ                     0                       # Total number of bytes read from write queue
system.mem_ctrls01.bytesWritten                472320                       # Total number of bytes written to DRAM
system.mem_ctrls01.bytesReadSys               1010176                       # Total read bytes from the system interface side
system.mem_ctrls01.bytesWrittenSys             472064                       # Total written bytes from the system interface side
system.mem_ctrls01.servicedByWrQ                    0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls01.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls01.neitherReadNorWriteReqs           21                       # Number of requests that are neither read nor write
system.mem_ctrls01.perBankRdBursts::0            2000                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::1            1984                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::2            1976                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::3            2048                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::4            2048                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::5            2024                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::6            2000                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::7            1960                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::8            1920                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::9            1960                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::10           1952                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::11           1944                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::12           1912                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::13           1928                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::14           1984                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::15           1928                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::0             920                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::1             944                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::2             920                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::3             904                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::4             952                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::5             960                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::6             984                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::7             905                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::8             952                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::9             904                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::10            872                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::11            896                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::12            920                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::13            872                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::14            935                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::15            920                       # Per bank write bursts
system.mem_ctrls01.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls01.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls01.totGap                 76854392000                       # Total gap between requests
system.mem_ctrls01.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls01.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls01.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls01.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls01.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls01.readPktSize::5               31568                       # Read request sizes (log2)
system.mem_ctrls01.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls01.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls01.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls01.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls01.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls01.writePktSize::5              14752                       # Write request sizes (log2)
system.mem_ctrls01.rdQLenPdf::0                  3943                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::1                  3944                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::2                  3944                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::3                  3944                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::4                  3944                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::5                  3944                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::6                  3944                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::7                  3944                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::8                     3                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::9                     2                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::10                    2                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::11                    2                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::12                    2                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::13                    2                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::14                    2                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::15                    2                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::15                  611                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::16                  611                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::17                  611                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::18                  611                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::19                  611                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::20                  611                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::21                  612                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::22                  612                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::23                  612                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::24                  612                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::25                  612                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::26                  613                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::27                  613                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::28                  613                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::29                  615                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::30                  620                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::31                  621                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::32                  621                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::33                  621                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::34                  620                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::35                  620                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::36                  620                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::37                  617                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::38                  612                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.bytesPerActivate::samples         6392                       # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::mean   231.929912                       # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::gmean   208.240372                       # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::stdev    64.832599                       # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::32-63          586      9.17%      9.17% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::64-95            6      0.09%      9.26% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::96-127            6      0.09%      9.36% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::128-159            7      0.11%      9.46% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::160-191            6      0.09%      9.56% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::192-223            5      0.08%      9.64% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::224-255          584      9.14%     18.77% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::256-287         5192     81.23%    100.00% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::total         6392                       # Bytes accessed per row activation
system.mem_ctrls01.rdPerTurnAround::samples          612                       # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::mean    51.568627                       # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::stdev    28.746596                       # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::0-3             1      0.16%      0.16% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::8-11            2      0.33%      0.49% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::16-19           23      3.76%      4.25% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::24-27          121     19.77%     24.02% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::32-35           74     12.09%     36.11% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::40-43           81     13.24%     49.35% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::48-51           77     12.58%     61.93% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::56-59           41      6.70%     68.63% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::64-67           39      6.37%     75.00% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::72-75           38      6.21%     81.21% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::80-83           31      5.07%     86.27% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::88-91           21      3.43%     89.71% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::96-99           20      3.27%     92.97% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::104-107           16      2.61%     95.59% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::112-115            9      1.47%     97.06% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::120-123            3      0.49%     97.55% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::128-131            5      0.82%     98.37% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::136-139            1      0.16%     98.53% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::144-147            3      0.49%     99.02% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::152-155            3      0.49%     99.51% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::160-163            2      0.33%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::176-179            1      0.16%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::total          612                       # Reads before turning the bus around for writes
system.mem_ctrls01.wrPerTurnAround::samples          612                       # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::mean    24.117647                       # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::gmean    24.097112                       # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::stdev     1.066933                       # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::16              1      0.16%      0.16% # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::24            601     98.20%     98.37% # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::32             10      1.63%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::total          612                       # Writes before turning the bus around for reads
system.mem_ctrls01.totQLat                  818501600                       # Total ticks spent queuing
system.mem_ctrls01.totMemAccLat            1353579200                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls01.totBusLat                101017600                       # Total ticks spent in databus transfers
system.mem_ctrls01.avgQLat                   25928.21                       # Average queueing delay per DRAM burst
system.mem_ctrls01.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls01.avgMemAccLat              42878.21                       # Average memory access latency per DRAM burst
system.mem_ctrls01.avgRdBW                      13.41                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls01.avgWrBW                       6.27                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls01.avgRdBWSys                   13.41                       # Average system read bandwidth in MiByte/s
system.mem_ctrls01.avgWrBWSys                    6.27                       # Average system write bandwidth in MiByte/s
system.mem_ctrls01.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls01.busUtil                       0.20                       # Data bus utilization in percentage
system.mem_ctrls01.busUtilRead                   0.13                       # Data bus utilization in percentage for reads
system.mem_ctrls01.busUtilWrite                  0.06                       # Data bus utilization in percentage for writes
system.mem_ctrls01.avgRdQLen                     8.00                       # Average read queue length when enqueuing
system.mem_ctrls01.avgWrQLen                    31.04                       # Average write queue length when enqueuing
system.mem_ctrls01.readRowHits                  27615                       # Number of row buffer hits during reads
system.mem_ctrls01.writeRowHits                 12321                       # Number of row buffer hits during writes
system.mem_ctrls01.readRowHitRate               87.48                       # Row buffer hit rate for reads
system.mem_ctrls01.writeRowHitRate              83.52                       # Row buffer hit rate for writes
system.mem_ctrls01.avgGap                 13273642.83                       # Average gap between requests
system.mem_ctrls01.pageHitRate                  86.22                       # Row buffer hit rate, read and write combined
system.mem_ctrls01.memoryStateTime::IDLE  72178369850                       # Time in different power states
system.mem_ctrls01.memoryStateTime::REF    1637517600                       # Time in different power states
system.mem_ctrls01.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls01.memoryStateTime::ACT    1527342550                       # Time in different power states
system.mem_ctrls01.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls01.actEnergy::0          2496614.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls01.actEnergy::1               2500848                       # Energy for activate commands per rank (pJ)
system.mem_ctrls01.actEnergy::2          2511129.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls01.actEnergy::3          2550441.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls01.actEnergy::4          2502057.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls01.actEnergy::5          2489356.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls01.actEnergy::6          2484518.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls01.actEnergy::7          2492985.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls01.preEnergy::0               1684224                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls01.preEnergy::1               1687080                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls01.preEnergy::2               1694016                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls01.preEnergy::3               1720536                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls01.preEnergy::4               1687896                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls01.preEnergy::5          1679328.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls01.preEnergy::6               1676064                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls01.preEnergy::7               1681776                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls01.readEnergy::0         9540710.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls01.readEnergy::1              9644544                       # Energy for read commands per rank (pJ)
system.mem_ctrls01.readEnergy::2         9553190.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls01.readEnergy::3         9721420.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls01.readEnergy::4         9473318.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls01.readEnergy::5         9333542.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls01.readEnergy::6         9428889.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls01.readEnergy::7         9293107.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls01.writeEnergy::0        4429209.600000                       # Energy for write commands per rank (pJ)
system.mem_ctrls01.writeEnergy::1        4389396.480000                       # Energy for write commands per rank (pJ)
system.mem_ctrls01.writeEnergy::2        4422574.080000                       # Energy for write commands per rank (pJ)
system.mem_ctrls01.writeEnergy::3        4469437.440000                       # Energy for write commands per rank (pJ)
system.mem_ctrls01.writeEnergy::4        4415938.560000                       # Energy for write commands per rank (pJ)
system.mem_ctrls01.writeEnergy::5        4356218.880000                       # Energy for write commands per rank (pJ)
system.mem_ctrls01.writeEnergy::6        4316405.760000                       # Energy for write commands per rank (pJ)
system.mem_ctrls01.writeEnergy::7        4372807.680000                       # Energy for write commands per rank (pJ)
system.mem_ctrls01.refreshEnergy::0      4821623560.320001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls01.refreshEnergy::1      4821623560.320001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls01.refreshEnergy::2      4821623560.320001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls01.refreshEnergy::3      4821623560.320001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls01.refreshEnergy::4      4821623560.320001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls01.refreshEnergy::5      4821623560.320001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls01.refreshEnergy::6      4821623560.320001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls01.refreshEnergy::7      4821623560.320001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls01.actBackEnergy::0      1466553565.440000                       # Energy for active background per rank (pJ)
system.mem_ctrls01.actBackEnergy::1      1468071498.240000                       # Energy for active background per rank (pJ)
system.mem_ctrls01.actBackEnergy::2      1469816081.280000                       # Energy for active background per rank (pJ)
system.mem_ctrls01.actBackEnergy::3      1471492373.760000                       # Energy for active background per rank (pJ)
system.mem_ctrls01.actBackEnergy::4      1472297359.680000                       # Energy for active background per rank (pJ)
system.mem_ctrls01.actBackEnergy::5      1471391415.360000                       # Energy for active background per rank (pJ)
system.mem_ctrls01.actBackEnergy::6      1473209104.320000                       # Energy for active background per rank (pJ)
system.mem_ctrls01.actBackEnergy::7      1479706721.280000                       # Energy for active background per rank (pJ)
system.mem_ctrls01.preBackEnergy::0       66603969648                       # Energy for precharge background per rank (pJ)
system.mem_ctrls01.preBackEnergy::1       66602638128                       # Energy for precharge background per rank (pJ)
system.mem_ctrls01.preBackEnergy::2       66601107792                       # Energy for precharge background per rank (pJ)
system.mem_ctrls01.preBackEnergy::3       66599637360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls01.preBackEnergy::4       66598931232                       # Energy for precharge background per rank (pJ)
system.mem_ctrls01.preBackEnergy::5       66599725920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls01.preBackEnergy::6      66598131456.000008                       # Energy for precharge background per rank (pJ)
system.mem_ctrls01.preBackEnergy::7       66592431792                       # Energy for precharge background per rank (pJ)
system.mem_ctrls01.totalEnergy::0        72910297532.160004                       # Total energy per rank (pJ)
system.mem_ctrls01.totalEnergy::1        72910555055.039993                       # Total energy per rank (pJ)
system.mem_ctrls01.totalEnergy::2        72910728343.679993                       # Total energy per rank (pJ)
system.mem_ctrls01.totalEnergy::3        72911215129.919998                       # Total energy per rank (pJ)
system.mem_ctrls01.totalEnergy::4        72910931362.559998                       # Total energy per rank (pJ)
system.mem_ctrls01.totalEnergy::5        72910599341.759995                       # Total energy per rank (pJ)
system.mem_ctrls01.totalEnergy::6        72910869998.400009                       # Total energy per rank (pJ)
system.mem_ctrls01.totalEnergy::7        72911602750.080002                       # Total energy per rank (pJ)
system.mem_ctrls01.averagePower::0          64.436453                       # Core power per rank (mW)
system.mem_ctrls01.averagePower::1          64.436680                       # Core power per rank (mW)
system.mem_ctrls01.averagePower::2          64.436834                       # Core power per rank (mW)
system.mem_ctrls01.averagePower::3          64.437264                       # Core power per rank (mW)
system.mem_ctrls01.averagePower::4          64.437013                       # Core power per rank (mW)
system.mem_ctrls01.averagePower::5          64.436720                       # Core power per rank (mW)
system.mem_ctrls01.averagePower::6          64.436959                       # Core power per rank (mW)
system.mem_ctrls01.averagePower::7          64.437606                       # Core power per rank (mW)
system.mem_ctrls14.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls14.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls14.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls14.atomic_min_count                 0                       # atomic min count
system.mem_ctrls14.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls14.bytes_read::system.cpu0.dtb.walker          512                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu0.inst         3072                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu0.data       173056                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu1.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu1.inst         1280                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu1.data       157184                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu2.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu2.inst         3328                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu2.data       163584                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu3.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu3.inst         2304                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu3.data       164864                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu4.dtb.walker          768                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu4.inst         3328                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu4.data       167424                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu5.dtb.walker          512                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu5.inst         2048                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu5.data       169728                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu7.inst         1536                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu7.data          512                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::total          1015808                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_inst_read::system.cpu0.inst         3072                       # Number of instructions bytes read from this memory
system.mem_ctrls14.bytes_inst_read::system.cpu1.inst         1280                       # Number of instructions bytes read from this memory
system.mem_ctrls14.bytes_inst_read::system.cpu2.inst         3328                       # Number of instructions bytes read from this memory
system.mem_ctrls14.bytes_inst_read::system.cpu3.inst         2304                       # Number of instructions bytes read from this memory
system.mem_ctrls14.bytes_inst_read::system.cpu4.inst         3328                       # Number of instructions bytes read from this memory
system.mem_ctrls14.bytes_inst_read::system.cpu5.inst         2048                       # Number of instructions bytes read from this memory
system.mem_ctrls14.bytes_inst_read::system.cpu7.inst         1536                       # Number of instructions bytes read from this memory
system.mem_ctrls14.bytes_inst_read::total        16896                       # Number of instructions bytes read from this memory
system.mem_ctrls14.bytes_written::writebacks       479488                       # Number of bytes written to this memory
system.mem_ctrls14.bytes_written::total        479488                       # Number of bytes written to this memory
system.mem_ctrls14.num_reads::system.cpu0.dtb.walker            2                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu0.inst           12                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu0.data          676                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu1.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu1.inst            5                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu1.data          614                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu2.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu2.inst           13                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu2.data          639                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu3.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu3.inst            9                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu3.data          644                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu4.dtb.walker            3                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu4.inst           13                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu4.data          654                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu5.dtb.walker            2                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu5.inst            8                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu5.data          663                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu7.inst            6                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu7.data            2                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::total              3968                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_writes::writebacks         1873                       # Number of write requests responded to by this memory
system.mem_ctrls14.num_writes::total             1873                       # Number of write requests responded to by this memory
system.mem_ctrls14.bw_read::system.cpu0.dtb.walker         6796                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu0.inst        40773                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu0.data      2296881                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu1.dtb.walker         3398                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu1.inst        16989                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu1.data      2086220                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu2.dtb.walker         3398                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu2.inst        44171                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu2.data      2171164                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu3.dtb.walker         3398                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu3.inst        30580                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu3.data      2188153                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu4.dtb.walker        10193                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu4.inst        44171                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu4.data      2222130                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu5.dtb.walker         6796                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu5.inst        27182                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu5.data      2252710                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu7.inst        20387                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu7.data         6796                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::total            13482282                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_inst_read::system.cpu0.inst        40773                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_inst_read::system.cpu1.inst        16989                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_inst_read::system.cpu2.inst        44171                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_inst_read::system.cpu3.inst        30580                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_inst_read::system.cpu4.inst        44171                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_inst_read::system.cpu5.inst        27182                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_inst_read::system.cpu7.inst        20387                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_inst_read::total         224252                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_write::writebacks       6363991                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_write::total            6363991                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_total::writebacks       6363991                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu0.dtb.walker         6796                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu0.inst        40773                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu0.data      2296881                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu1.dtb.walker         3398                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu1.inst        16989                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu1.data      2086220                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu2.dtb.walker         3398                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu2.inst        44171                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu2.data      2171164                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu3.dtb.walker         3398                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu3.inst        30580                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu3.data      2188153                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu4.dtb.walker        10193                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu4.inst        44171                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu4.data      2222130                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu5.dtb.walker         6796                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu5.inst        27182                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu5.data      2252710                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu7.inst        20387                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu7.data         6796                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::total           19846273                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.readReqs                      3968                       # Number of read requests accepted
system.mem_ctrls14.writeReqs                     1873                       # Number of write requests accepted
system.mem_ctrls14.readBursts                   31744                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls14.writeBursts                  14984                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls14.bytesReadDRAM              1015328                       # Total number of bytes read from DRAM
system.mem_ctrls14.bytesReadWrQ                   480                       # Total number of bytes read from write queue
system.mem_ctrls14.bytesWritten                478976                       # Total number of bytes written to DRAM
system.mem_ctrls14.bytesReadSys               1015808                       # Total read bytes from the system interface side
system.mem_ctrls14.bytesWrittenSys             479488                       # Total written bytes from the system interface side
system.mem_ctrls14.servicedByWrQ                   15                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls14.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls14.neitherReadNorWriteReqs          273                       # Number of requests that are neither read nor write
system.mem_ctrls14.perBankRdBursts::0            1960                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::1            2024                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::2            1992                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::3            2088                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::4            2040                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::5            2056                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::6            2016                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::7            2056                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::8            1912                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::9            1952                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::10           1888                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::11           1952                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::12           1888                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::13           1928                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::14           2032                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::15           1945                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::0             888                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::1             960                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::2             936                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::3             912                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::4             944                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::5             936                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::6            1040                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::7             912                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::8             904                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::9             921                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::10            879                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::11            912                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::12            928                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::13            920                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::14           1024                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::15            952                       # Per bank write bursts
system.mem_ctrls14.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls14.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls14.totGap                 75343969000                       # Total gap between requests
system.mem_ctrls14.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls14.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls14.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls14.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls14.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls14.readPktSize::5               31744                       # Read request sizes (log2)
system.mem_ctrls14.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls14.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls14.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls14.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls14.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls14.writePktSize::5              14984                       # Write request sizes (log2)
system.mem_ctrls14.rdQLenPdf::0                  3953                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::1                  3952                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::2                  3952                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::3                  3952                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::4                  3952                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::5                  3952                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::6                  3952                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::7                  3952                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::8                     8                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::9                     8                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::10                    8                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::11                    8                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::12                    8                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::13                    8                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::14                    8                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::15                    8                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::16                    4                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::17                    4                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::18                    4                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::19                    4                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::20                    4                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::21                    4                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::22                    4                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::23                    4                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::24                    1                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::25                    1                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::26                    1                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::27                    1                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::28                    1                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::29                    1                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::30                    1                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::31                    1                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::32                    1                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::33                    1                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::34                    1                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::35                    1                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::36                    1                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::37                    1                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::38                    1                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::39                    1                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::15                  619                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::16                  619                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::17                  619                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::18                  619                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::19                  619                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::20                  619                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::21                  619                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::22                  620                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::23                  621                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::24                  621                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::25                  621                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::26                  622                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::27                  622                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::28                  622                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::29                  626                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::30                  632                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::31                  631                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::32                  631                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::33                  631                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::34                  630                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::35                  630                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::36                  630                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::37                  626                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::38                  619                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::39                    2                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::40                    2                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::41                    2                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::42                    2                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::43                    2                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::44                    2                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::45                    2                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::46                    2                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.bytesPerActivate::samples         6453                       # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::mean   231.572292                       # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::gmean   207.804321                       # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::stdev    65.108393                       # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::32-63          589      9.13%      9.13% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::64-95           16      0.25%      9.38% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::96-127           10      0.15%      9.53% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::128-159            2      0.03%      9.56% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::160-191           12      0.19%      9.75% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::192-223           15      0.23%      9.98% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::224-255          583      9.03%     19.01% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::256-287         5226     80.99%    100.00% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::total         6453                       # Bytes accessed per row activation
system.mem_ctrls14.rdPerTurnAround::samples          619                       # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::mean    51.206785                       # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::stdev    29.542891                       # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::0-3             2      0.32%      0.32% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::8-11           13      2.10%      2.42% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::16-19           51      8.24%     10.66% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::24-27           92     14.86%     25.53% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::32-35           79     12.76%     38.29% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::40-43           58      9.37%     47.66% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::48-51           59      9.53%     57.19% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::56-59           58      9.37%     66.56% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::64-67           49      7.92%     74.47% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::72-75           41      6.62%     81.10% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::80-83           30      4.85%     85.95% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::88-91           26      4.20%     90.15% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::96-99           22      3.55%     93.70% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::104-107           11      1.78%     95.48% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::112-115           10      1.62%     97.09% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::120-123            5      0.81%     97.90% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::128-131            4      0.65%     98.55% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::136-139            2      0.32%     98.87% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::144-147            2      0.32%     99.19% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::152-155            2      0.32%     99.52% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::160-163            2      0.32%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::192-195            1      0.16%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::total          619                       # Reads before turning the bus around for writes
system.mem_ctrls14.wrPerTurnAround::samples          619                       # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::mean    24.180937                       # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::gmean    24.142925                       # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::stdev     1.566093                       # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::16              1      0.16%      0.16% # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::24            606     97.90%     98.06% # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::32             10      1.62%     99.68% # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::40              1      0.16%     99.84% # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::48              1      0.16%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::total          619                       # Writes before turning the bus around for reads
system.mem_ctrls14.totQLat                  830927450                       # Total ticks spent queuing
system.mem_ctrls14.totMemAccLat            1368734000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls14.totBusLat                101532800                       # Total ticks spent in databus transfers
system.mem_ctrls14.avgQLat                   26188.26                       # Average queueing delay per DRAM burst
system.mem_ctrls14.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls14.avgMemAccLat              43138.26                       # Average memory access latency per DRAM burst
system.mem_ctrls14.avgRdBW                      13.48                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls14.avgWrBW                       6.36                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls14.avgRdBWSys                   13.48                       # Average system read bandwidth in MiByte/s
system.mem_ctrls14.avgWrBWSys                    6.36                       # Average system write bandwidth in MiByte/s
system.mem_ctrls14.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls14.busUtil                       0.20                       # Data bus utilization in percentage
system.mem_ctrls14.busUtilRead                   0.13                       # Data bus utilization in percentage for reads
system.mem_ctrls14.busUtilWrite                  0.06                       # Data bus utilization in percentage for writes
system.mem_ctrls14.avgRdQLen                     8.00                       # Average read queue length when enqueuing
system.mem_ctrls14.avgWrQLen                    31.27                       # Average write queue length when enqueuing
system.mem_ctrls14.readRowHits                  27752                       # Number of row buffer hits during reads
system.mem_ctrls14.writeRowHits                 12493                       # Number of row buffer hits during writes
system.mem_ctrls14.readRowHitRate               87.47                       # Row buffer hit rate for reads
system.mem_ctrls14.writeRowHitRate              83.38                       # Row buffer hit rate for writes
system.mem_ctrls14.avgGap                 12899155.80                       # Average gap between requests
system.mem_ctrls14.pageHitRate                  86.15                       # Row buffer hit rate, read and write combined
system.mem_ctrls14.memoryStateTime::IDLE  72214038300                       # Time in different power states
system.mem_ctrls14.memoryStateTime::REF    1637517600                       # Time in different power states
system.mem_ctrls14.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls14.memoryStateTime::ACT    1492488600                       # Time in different power states
system.mem_ctrls14.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls14.actEnergy::0          2528668.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls14.actEnergy::1          2450649.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls14.actEnergy::2          2548627.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls14.actEnergy::3          2562537.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls14.actEnergy::4          2439158.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls14.actEnergy::5          2443996.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls14.actEnergy::6          2456092.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls14.actEnergy::7               2479680                       # Energy for activate commands per rank (pJ)
system.mem_ctrls14.preEnergy::0          1705848.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls14.preEnergy::1               1653216                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls14.preEnergy::2               1719312                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls14.preEnergy::3               1728696                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls14.preEnergy::4               1645464                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls14.preEnergy::5          1648728.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls14.preEnergy::6          1656888.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls14.preEnergy::7               1672800                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls14.readEnergy::0              9637056                       # Energy for read commands per rank (pJ)
system.mem_ctrls14.readEnergy::1         9417907.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls14.readEnergy::2              9784320                       # Energy for read commands per rank (pJ)
system.mem_ctrls14.readEnergy::3         9732403.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls14.readEnergy::4         9221222.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls14.readEnergy::5              9170304                       # Energy for read commands per rank (pJ)
system.mem_ctrls14.readEnergy::6              9217728                       # Energy for read commands per rank (pJ)
system.mem_ctrls14.readEnergy::7         9201753.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls14.writeEnergy::0        4455751.680000                       # Energy for write commands per rank (pJ)
system.mem_ctrls14.writeEnergy::1        4323041.280000                       # Energy for write commands per rank (pJ)
system.mem_ctrls14.writeEnergy::2        4455751.680000                       # Energy for write commands per rank (pJ)
system.mem_ctrls14.writeEnergy::3        4469022.720000                       # Energy for write commands per rank (pJ)
system.mem_ctrls14.writeEnergy::4        4313502.720000                       # Energy for write commands per rank (pJ)
system.mem_ctrls14.writeEnergy::5        4293181.440000                       # Energy for write commands per rank (pJ)
system.mem_ctrls14.writeEnergy::6        4339630.080000                       # Energy for write commands per rank (pJ)
system.mem_ctrls14.writeEnergy::7        4389396.480000                       # Energy for write commands per rank (pJ)
system.mem_ctrls14.refreshEnergy::0      4821623560.320001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls14.refreshEnergy::1      4821623560.320001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls14.refreshEnergy::2      4821623560.320001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls14.refreshEnergy::3      4821623560.320001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls14.refreshEnergy::4      4821623560.320001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls14.refreshEnergy::5      4821623560.320001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls14.refreshEnergy::6      4821623560.320001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls14.refreshEnergy::7      4821623560.320001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls14.actBackEnergy::0      1473616221.120000                       # Energy for active background per rank (pJ)
system.mem_ctrls14.actBackEnergy::1      1466323522.560000                       # Energy for active background per rank (pJ)
system.mem_ctrls14.actBackEnergy::2      1471188458.880000                       # Energy for active background per rank (pJ)
system.mem_ctrls14.actBackEnergy::3      1473247244.160000                       # Energy for active background per rank (pJ)
system.mem_ctrls14.actBackEnergy::4      1469660238.720000                       # Energy for active background per rank (pJ)
system.mem_ctrls14.actBackEnergy::5      1474024979.520000                       # Energy for active background per rank (pJ)
system.mem_ctrls14.actBackEnergy::6      1469504396.160000                       # Energy for active background per rank (pJ)
system.mem_ctrls14.actBackEnergy::7      1472514105.600000                       # Energy for active background per rank (pJ)
system.mem_ctrls14.preBackEnergy::0      66597774336.000008                       # Energy for precharge background per rank (pJ)
system.mem_ctrls14.preBackEnergy::1       66604171440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls14.preBackEnergy::2       66599903952                       # Energy for precharge background per rank (pJ)
system.mem_ctrls14.preBackEnergy::3       66598098000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls14.preBackEnergy::4      66601244496.000008                       # Energy for precharge background per rank (pJ)
system.mem_ctrls14.preBackEnergy::5      66597415776.000008                       # Energy for precharge background per rank (pJ)
system.mem_ctrls14.preBackEnergy::6       66601381200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls14.preBackEnergy::7      66598741104.000008                       # Energy for precharge background per rank (pJ)
system.mem_ctrls14.totalEnergy::0        72911341441.920013                       # Total energy per rank (pJ)
system.mem_ctrls14.totalEnergy::1        72909963336.959991                       # Total energy per rank (pJ)
system.mem_ctrls14.totalEnergy::2        72911223982.080002                       # Total energy per rank (pJ)
system.mem_ctrls14.totalEnergy::3         72911461464                       # Total energy per rank (pJ)
system.mem_ctrls14.totalEnergy::4        72910147642.560013                       # Total energy per rank (pJ)
system.mem_ctrls14.totalEnergy::5        72910620526.080002                       # Total energy per rank (pJ)
system.mem_ctrls14.totalEnergy::6        72910179495.360001                       # Total energy per rank (pJ)
system.mem_ctrls14.totalEnergy::7         72910622400                       # Total energy per rank (pJ)
system.mem_ctrls14.averagePower::0          64.437375                       # Core power per rank (mW)
system.mem_ctrls14.averagePower::1          64.436157                       # Core power per rank (mW)
system.mem_ctrls14.averagePower::2          64.437272                       # Core power per rank (mW)
system.mem_ctrls14.averagePower::3          64.437481                       # Core power per rank (mW)
system.mem_ctrls14.averagePower::4          64.436320                       # Core power per rank (mW)
system.mem_ctrls14.averagePower::5          64.436738                       # Core power per rank (mW)
system.mem_ctrls14.averagePower::6          64.436348                       # Core power per rank (mW)
system.mem_ctrls14.averagePower::7          64.436740                       # Core power per rank (mW)
system.realview.nvmem.atomic_fadd_count             0                       # atomic fadd count
system.realview.nvmem.atomic_min_count              0                       # atomic min count
system.realview.nvmem.atomic_inc_count              0                       # atomic inc count
system.membus.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.membus.clk_domain.clock                    500                       # Clock period in ticks
system.membus.trans_dist::ReadReq               38918                       # Transaction distribution
system.membus.trans_dist::ReadResp              38918                       # Transaction distribution
system.membus.trans_dist::WriteReq                521                       # Transaction distribution
system.membus.trans_dist::WriteResp               521                       # Transaction distribution
system.membus.trans_dist::Writeback             29681                       # Transaction distribution
system.membus.trans_dist::UpgradeReq           377782                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq        1182197                       # Transaction distribution
system.membus.trans_dist::UpgradeResp          247418                       # Transaction distribution
system.membus.trans_dist::SCUpgradeFailReq         1307                       # Transaction distribution
system.membus.trans_dist::ReadExReq             25089                       # Transaction distribution
system.membus.trans_dist::ReadExResp            25016                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.realview.gic.pio         2192                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.Hmon-slave      1965176                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      1967368                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1967368                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.realview.gic.pio         4384                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.Hmon-slave     23817985                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     23822369                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                23822369                       # Cumulative packet size per connected master and slave (bytes)
system.membus.total_occupancy_time_trans_dist::InvalidCmd            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::ReadReq     19459000                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::ReadResp    633219000                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::WriteReq       521000                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::WriteResp       260500                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::Writeback    489736500                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::SoftPFReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::HardPFReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::SoftPFResp            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::HardPFResp            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::UpgradeReq    189012755                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::SCUpgradeReq    594591374                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::UpgradeResp    123709000                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::SCUpgradeFailReq      1017610                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::ReadExReq     12545498                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::ReadExResp    412764000                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::LoadLockedReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::StoreCondReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::StoreCondResp            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::SwapReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::SwapResp            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::MessageReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::MessageResp            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::InvalidDestError            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::BadAddressError            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::FunctionalReadError            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::PrintReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::FlushReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::InvalidationReq            0                       # total time the pkt types occupy the xbar
system.membus.delayed_trans_dist::InvalidCmd            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::ReadReq          252                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::ReadResp          286                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::ReadRespWithInvalidate            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::WriteReq           26                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::WriteResp            7                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::Writeback          530                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::SoftPFReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::HardPFReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::SoftPFResp            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::HardPFResp            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::WriteInvalidateReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::WriteInvalidateResp            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::UpgradeReq           62                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::SCUpgradeReq          841                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::UpgradeResp         1800                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::SCUpgradeFailReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::UpgradeFailResp            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::ReadExReq          143                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::ReadExResp          267                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::LoadLockedReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::StoreCondReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::StoreCondFailReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::StoreCondResp            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::SwapReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::SwapResp            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::MessageReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::MessageResp            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::InvalidDestError            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::BadAddressError            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::FunctionalReadError            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::FunctionalWriteError            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::PrintReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::FlushReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::InvalidationReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::InvalidCmd            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::ReadReq      1119495                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::ReadResp      2272999                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::WriteReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::WriteResp        21000                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::Writeback      1926959                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::SoftPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::HardPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::SoftPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::HardPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::UpgradeReq       182499                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::SCUpgradeReq      6036498                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::UpgradeResp     14170500                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::ReadExReq      1170000                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::ReadExResp      2063500                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::LoadLockedReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::StoreCondReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::StoreCondResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::SwapReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::SwapResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::MessageReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::MessageResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::InvalidDestError            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::BadAddressError            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::FunctionalReadError            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::PrintReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::FlushReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::InvalidationReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.failedReq                          1855                       # # of times recvTimingReq fails due to busy xbar
system.membus.failedResp                         2360                       # # of times recvTimingResp fails due to busy xbar
system.membus.reqForwardingFail                     0                       # # of times xbar fails to forward req pkt to next component
system.membus.respForwardingFail                    0                       # # of times xbar fails to forward resp pkt to next component
system.membus.pimReqSuccess                         1                       # # of times xbar successfully sends PIM req pkt through, including forwarding
system.membus.pimReqFail                            0                       # # of times xbar fails to send PIM req pkt through due to layer occupancy
system.membus.pimReqDelayedTime                     0                       # cumulative time PIM req pkts are delayed on this xbar
system.membus.pimRespSuccess                        1                       # # of times xbar successfully sends PIM resp pkt through, including forwarding
system.membus.pimRespFail                           0                       # # of times xbar fails to send PIM resp pkt through due to layer occupancy
system.membus.pimRespDelayedTime                    0                       # cumulative time PIM resp pkts are delayed on this xbar
system.membus.totalReqDelayedTime            10435451                       # cumulative time all req pkts are delayed on this xbar
system.membus.totalRespDelayedTime           18527999                       # cumulative time all resp pkts are delayed on this xbar
system.membus.snoops                          1313941                       # Total snoops (count)
system.membus.snoop_fanout::samples           1654398                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                 1654398    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             1654398                       # Request fanout histogram
system.membus.reqLayer0.succeeded                   0                       # # of times layer succeeds timing
system.membus.reqLayer0.failed                      0                       # # of times layer fails timing
system.membus.snoopLayer0.succeeded                 0                       # # of times layer succeeds timing
system.membus.snoopLayer0.failed                    0                       # # of times layer fails timing
system.membus.reqLayer1.succeeded                   0                       # # of times layer succeeds timing
system.membus.reqLayer1.failed                      0                       # # of times layer fails timing
system.membus.snoopLayer1.succeeded                 0                       # # of times layer succeeds timing
system.membus.snoopLayer1.failed                    0                       # # of times layer fails timing
system.membus.reqLayer2.occupancy              808000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.succeeded                1096                       # # of times layer succeeds timing
system.membus.reqLayer2.failed                      0                       # # of times layer fails timing
system.membus.snoopLayer2.succeeded                 0                       # # of times layer succeeds timing
system.membus.snoopLayer2.failed                    0                       # # of times layer fails timing
system.membus.reqLayer3.succeeded                   0                       # # of times layer succeeds timing
system.membus.reqLayer3.failed                      0                       # # of times layer fails timing
system.membus.snoopLayer3.succeeded                 0                       # # of times layer succeeds timing
system.membus.snoopLayer3.failed                    0                       # # of times layer fails timing
system.membus.reqLayer4.succeeded                   0                       # # of times layer succeeds timing
system.membus.reqLayer4.failed                      0                       # # of times layer fails timing
system.membus.snoopLayer4.succeeded                 0                       # # of times layer succeeds timing
system.membus.snoopLayer4.failed                    0                       # # of times layer fails timing
system.membus.reqLayer5.occupancy           645125500                       # Layer occupancy (ticks)
system.membus.reqLayer5.utilization               0.9                       # Layer utilization (%)
system.membus.reqLayer5.succeeded              340458                       # # of times layer succeeds timing
system.membus.reqLayer5.failed                      0                       # # of times layer fails timing
system.membus.snoopLayer5.succeeded                 0                       # # of times layer succeeds timing
system.membus.snoopLayer5.failed                    0                       # # of times layer fails timing
system.membus.reqLayer6.succeeded                   0                       # # of times layer succeeds timing
system.membus.reqLayer6.failed                      0                       # # of times layer fails timing
system.membus.snoopLayer6.succeeded                 0                       # # of times layer succeeds timing
system.membus.snoopLayer6.failed                    0                       # # of times layer fails timing
system.membus.respLayer0.succeeded                  0                       # # of times layer succeeds timing
system.membus.respLayer0.failed                     0                       # # of times layer fails timing
system.membus.respLayer1.succeeded                  0                       # # of times layer succeeds timing
system.membus.respLayer1.failed                     0                       # # of times layer fails timing
system.membus.respLayer2.succeeded                  0                       # # of times layer succeeds timing
system.membus.respLayer2.failed                     0                       # # of times layer fails timing
system.membus.respLayer3.occupancy         1169952500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              1.6                       # Layer utilization (%)
system.membus.respLayer3.succeeded             311873                       # # of times layer succeeds timing
system.membus.respLayer3.failed                     0                       # # of times layer fails timing
system.smcxbar.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.smcxbar.clk_domain.clock                  1000                       # Clock period in ticks
system.smcxbar.trans_dist::ReadReq              38342                       # Transaction distribution
system.smcxbar.trans_dist::ReadResp             38342                       # Transaction distribution
system.smcxbar.trans_dist::WriteReq                 1                       # Transaction distribution
system.smcxbar.trans_dist::WriteResp                1                       # Transaction distribution
system.smcxbar.trans_dist::Writeback            29681                       # Transaction distribution
system.smcxbar.trans_dist::UpgradeReq            4380                       # Transaction distribution
system.smcxbar.trans_dist::SCUpgradeReq        243038                       # Transaction distribution
system.smcxbar.trans_dist::UpgradeResp         247418                       # Transaction distribution
system.smcxbar.trans_dist::ReadExReq            25016                       # Transaction distribution
system.smcxbar.trans_dist::ReadExResp           25016                       # Transaction distribution
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls00.port         2710                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls01.port         2442                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls02.port         2550                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls03.port         2727                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls04.port         2592                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls05.port         2612                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls06.port         2554                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls07.port         2540                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls08.port       123799                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls09.port         2494                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls10.port         2559                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls11.port         2570                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls12.port         2781                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls13.port         2598                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls14.port         2559                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls15.port         2724                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::total       162811                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls00.port         2675                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls01.port         2482                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls02.port         2417                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls03.port         2810                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls04.port         2513                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls05.port         2479                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls06.port         2481                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls07.port         2447                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls08.port       124208                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls09.port         2553                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls10.port         2617                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls11.port         2666                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls12.port         2596                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls13.port         2539                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls14.port         2663                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls15.port         2659                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.pim_sys.s2p.slave            1                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::total       162806                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls00.port         2651                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls01.port         2485                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls02.port         2527                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls03.port         2731                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls04.port         2645                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls05.port         2513                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls06.port         2509                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls07.port         2458                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls08.port       124155                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls09.port         2477                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls10.port         2487                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls11.port         2583                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls12.port         2706                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls13.port         2635                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls14.port         2572                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls15.port         2703                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::total       162837                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls00.port         2698                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls01.port         2369                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls02.port         2483                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls03.port         2624                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls04.port         2558                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls05.port         2599                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls06.port         2479                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls07.port         2547                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls08.port       124066                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls09.port         2630                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls10.port         2507                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls11.port         2712                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls12.port         2660                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls13.port         2600                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls14.port         2561                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls15.port         2687                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.pim_sys.s2p.slave            1                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::total       162781                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count::total                651235                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls00.port       381952                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls01.port       369408                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls02.port       381696                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls03.port       374528                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls04.port       375808                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls05.port       381952                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls06.port       374528                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls07.port       381952                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls08.port       356096                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls09.port       371456                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls10.port       367360                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls11.port       360192                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls12.port       378880                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls13.port       373248                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls14.port       369920                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls15.port       375296                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::total      5974272                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls00.port       377344                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls01.port       374272                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls02.port       364544                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls03.port       383744                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls04.port       362240                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls05.port       364032                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls06.port       372224                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls07.port       364032                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls08.port       388864                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls09.port       371712                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls10.port       374528                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls11.port       370944                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls12.port       358912                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls13.port       366336                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls14.port       384512                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls15.port       365056                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.pim_sys.s2p.slave            1                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::total      5943297                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls00.port       371968                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls01.port       372224                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls02.port       377600                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls03.port       378112                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls04.port       376320                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls05.port       366336                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls06.port       370688                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls07.port       369408                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls08.port       379904                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls09.port       364800                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls10.port       366848                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls11.port       365056                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls12.port       373760                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls13.port       379136                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls14.port       374272                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls15.port       369664                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::total      5956096                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls00.port       381952                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls01.port       366336                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls02.port       367616                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls03.port       360960                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls04.port       371200                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls05.port       377600                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls06.port       372736                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls07.port       376064                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls08.port       360448                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls09.port       381184                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls10.port       362496                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls11.port       382976                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls12.port       367360                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls13.port       375552                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls14.port       366592                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls15.port       373248                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::total      5944320                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size::total               23817985                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.total_occupancy_time_trans_dist::InvalidCmd            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::ReadReq     53668400                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::ReadResp    379252700                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::WriteReq         2200                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::WriteResp         1500                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::Writeback    278999000                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::SoftPFReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::HardPFReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::SoftPFResp            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::HardPFResp            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::UpgradeReq      6126800                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::SCUpgradeReq    340242000                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::UpgradeResp    346162382                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::ReadExReq     35017600                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::ReadExResp    247443600                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::LoadLockedReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::StoreCondReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::StoreCondResp            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::SwapReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::SwapResp            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::MessageReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::MessageResp            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::InvalidDestError            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::BadAddressError            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::FunctionalReadError            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::PrintReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::FlushReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::InvalidationReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.delayed_trans_dist::InvalidCmd            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::ReadReq           26                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::ReadResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::ReadRespWithInvalidate            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::WriteReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::WriteResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::Writeback            6                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::SoftPFReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::HardPFReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::SoftPFResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::HardPFResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::WriteInvalidateReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::WriteInvalidateResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::UpgradeReq           13                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::SCUpgradeReq           28                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::UpgradeResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::SCUpgradeFailReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::UpgradeFailResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::ReadExReq           12                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::ReadExResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::LoadLockedReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::StoreCondReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::StoreCondFailReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::StoreCondResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::SwapReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::SwapResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::MessageReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::MessageResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::InvalidDestError            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::BadAddressError            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::FunctionalReadError            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::FunctionalWriteError            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::PrintReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::FlushReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::InvalidationReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::InvalidCmd            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::ReadReq        33400                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::ReadResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::WriteReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::WriteResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::Writeback         3400                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::SoftPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::HardPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::SoftPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::HardPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::UpgradeReq        15200                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::SCUpgradeReq        32200                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::UpgradeResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::ReadExReq         8800                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::ReadExResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::LoadLockedReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::StoreCondReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::StoreCondResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::SwapReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::SwapResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::MessageReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::MessageResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::InvalidDestError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::BadAddressError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::FunctionalReadError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::PrintReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::FlushReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::InvalidationReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.failedReq                           85                       # # of times recvTimingReq fails due to busy xbar
system.smcxbar.failedResp                           0                       # # of times recvTimingResp fails due to busy xbar
system.smcxbar.reqForwardingFail                    0                       # # of times xbar fails to forward req pkt to next component
system.smcxbar.respForwardingFail                   0                       # # of times xbar fails to forward resp pkt to next component
system.smcxbar.pimReqSuccess                        1                       # # of times xbar successfully sends PIM req pkt through, including forwarding
system.smcxbar.pimReqFail                           0                       # # of times xbar fails to send PIM req pkt through due to layer occupancy
system.smcxbar.pimReqDelayedTime                    0                       # cumulative time PIM req pkts are delayed on this xbar
system.smcxbar.pimRespSuccess                       1                       # # of times xbar successfully sends PIM resp pkt through, including forwarding
system.smcxbar.pimRespFail                          0                       # # of times xbar fails to send PIM resp pkt through due to layer occupancy
system.smcxbar.pimRespDelayedTime                   0                       # cumulative time PIM resp pkts are delayed on this xbar
system.smcxbar.totalReqDelayedTime              93000                       # cumulative time all req pkts are delayed on this xbar
system.smcxbar.totalRespDelayedTime                 0                       # cumulative time all resp pkts are delayed on this xbar
system.smcxbar.reqLayer0.occupancy           23835000                       # Layer occupancy (ticks)
system.smcxbar.reqLayer0.utilization              0.0                       # Layer utilization (%)
system.smcxbar.reqLayer0.succeeded               6305                       # # of times layer succeeds timing
system.smcxbar.reqLayer0.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer1.occupancy           22887400                       # Layer occupancy (ticks)
system.smcxbar.reqLayer1.utilization              0.0                       # Layer utilization (%)
system.smcxbar.reqLayer1.succeeded               5811                       # # of times layer succeeds timing
system.smcxbar.reqLayer1.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer2.occupancy           23174200                       # Layer occupancy (ticks)
system.smcxbar.reqLayer2.utilization              0.0                       # Layer utilization (%)
system.smcxbar.reqLayer2.succeeded               5919                       # # of times layer succeeds timing
system.smcxbar.reqLayer2.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer3.occupancy           23872000                       # Layer occupancy (ticks)
system.smcxbar.reqLayer3.utilization              0.0                       # Layer utilization (%)
system.smcxbar.reqLayer3.succeeded               6380                       # # of times layer succeeds timing
system.smcxbar.reqLayer3.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer4.occupancy           23309800                       # Layer occupancy (ticks)
system.smcxbar.reqLayer4.utilization              0.0                       # Layer utilization (%)
system.smcxbar.reqLayer4.succeeded               6079                       # # of times layer succeeds timing
system.smcxbar.reqLayer4.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer5.occupancy           23350200                       # Layer occupancy (ticks)
system.smcxbar.reqLayer5.utilization              0.0                       # Layer utilization (%)
system.smcxbar.reqLayer5.succeeded               6033                       # # of times layer succeeds timing
system.smcxbar.reqLayer5.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer6.occupancy           23119400                       # Layer occupancy (ticks)
system.smcxbar.reqLayer6.utilization              0.0                       # Layer utilization (%)
system.smcxbar.reqLayer6.succeeded               5937                       # # of times layer succeeds timing
system.smcxbar.reqLayer6.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer7.occupancy           23106400                       # Layer occupancy (ticks)
system.smcxbar.reqLayer7.utilization              0.0                       # Layer utilization (%)
system.smcxbar.reqLayer7.succeeded               5922                       # # of times layer succeeds timing
system.smcxbar.reqLayer7.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer8.occupancy          363489200                       # Layer occupancy (ticks)
system.smcxbar.reqLayer8.utilization              0.5                       # Layer utilization (%)
system.smcxbar.reqLayer8.succeeded             249042                       # # of times layer succeeds timing
system.smcxbar.reqLayer8.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer9.occupancy           23289400                       # Layer occupancy (ticks)
system.smcxbar.reqLayer9.utilization              0.0                       # Layer utilization (%)
system.smcxbar.reqLayer9.succeeded               6007                       # # of times layer succeeds timing
system.smcxbar.reqLayer9.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer10.occupancy          23127000                       # Layer occupancy (ticks)
system.smcxbar.reqLayer10.utilization             0.0                       # Layer utilization (%)
system.smcxbar.reqLayer10.succeeded              6005                       # # of times layer succeeds timing
system.smcxbar.reqLayer10.failed                    0                       # # of times layer fails timing
system.smcxbar.reqLayer11.occupancy          23385200                       # Layer occupancy (ticks)
system.smcxbar.reqLayer11.utilization             0.0                       # Layer utilization (%)
system.smcxbar.reqLayer11.succeeded              6186                       # # of times layer succeeds timing
system.smcxbar.reqLayer11.failed                    0                       # # of times layer fails timing
system.smcxbar.reqLayer12.occupancy          23536400                       # Layer occupancy (ticks)
system.smcxbar.reqLayer12.utilization             0.0                       # Layer utilization (%)
system.smcxbar.reqLayer12.succeeded              6292                       # # of times layer succeeds timing
system.smcxbar.reqLayer12.failed                    0                       # # of times layer fails timing
system.smcxbar.reqLayer13.occupancy          23442000                       # Layer occupancy (ticks)
system.smcxbar.reqLayer13.utilization             0.0                       # Layer utilization (%)
system.smcxbar.reqLayer13.succeeded              6116                       # # of times layer succeeds timing
system.smcxbar.reqLayer13.failed                    0                       # # of times layer fails timing
system.smcxbar.reqLayer14.occupancy          23538000                       # Layer occupancy (ticks)
system.smcxbar.reqLayer14.utilization             0.0                       # Layer utilization (%)
system.smcxbar.reqLayer14.succeeded              6114                       # # of times layer succeeds timing
system.smcxbar.reqLayer14.failed                    0                       # # of times layer fails timing
system.smcxbar.reqLayer15.occupancy          23592200                       # Layer occupancy (ticks)
system.smcxbar.reqLayer15.utilization             0.0                       # Layer utilization (%)
system.smcxbar.reqLayer15.succeeded              6309                       # # of times layer succeeds timing
system.smcxbar.reqLayer15.failed                    0                       # # of times layer fails timing
system.smcxbar.reqLayer16.occupancy              2200                       # Layer occupancy (ticks)
system.smcxbar.reqLayer16.utilization             0.0                       # Layer utilization (%)
system.smcxbar.reqLayer16.succeeded                 1                       # # of times layer succeeds timing
system.smcxbar.reqLayer16.failed                    0                       # # of times layer fails timing
system.smcxbar.respLayer0.occupancy         243875372                       # Layer occupancy (ticks)
system.smcxbar.respLayer0.utilization             0.3                       # Layer utilization (%)
system.smcxbar.respLayer0.succeeded             77696                       # # of times layer succeeds timing
system.smcxbar.respLayer0.failed                    0                       # # of times layer fails timing
system.smcxbar.respLayer1.occupancy         242813002                       # Layer occupancy (ticks)
system.smcxbar.respLayer1.utilization             0.3                       # Layer utilization (%)
system.smcxbar.respLayer1.succeeded             77691                       # # of times layer succeeds timing
system.smcxbar.respLayer1.failed                    0                       # # of times layer fails timing
system.smcxbar.respLayer2.occupancy         243571552                       # Layer occupancy (ticks)
system.smcxbar.respLayer2.utilization             0.3                       # Layer utilization (%)
system.smcxbar.respLayer2.succeeded             77723                       # # of times layer succeeds timing
system.smcxbar.respLayer2.failed                    0                       # # of times layer fails timing
system.smcxbar.respLayer3.occupancy         242600256                       # Layer occupancy (ticks)
system.smcxbar.respLayer3.utilization             0.3                       # Layer utilization (%)
system.smcxbar.respLayer3.succeeded             77667                       # # of times layer succeeds timing
system.smcxbar.respLayer3.failed                    0                       # # of times layer fails timing
system.smcxbar.respLayer4.succeeded                 0                       # # of times layer succeeds timing
system.smcxbar.respLayer4.failed                    0                       # # of times layer fails timing
system.realview.ethernet.descDMAReads               0                       # Number of descriptors the device read w/ DMA
system.realview.ethernet.descDMAWrites              0                       # Number of descriptors the device wrote w/ DMA
system.realview.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.realview.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.realview.ethernet.postedSwi                  0                       # number of software interrupts posted to CPU
system.realview.ethernet.coalescedSwi             0                       # average number of Swi's coalesced into each post
system.realview.ethernet.totalSwi                   0                       # total number of Swi written to ISR
system.realview.ethernet.postedRxIdle               0                       # number of rxIdle interrupts posted to CPU
system.realview.ethernet.coalescedRxIdle          0                       # average number of RxIdle's coalesced into each post
system.realview.ethernet.totalRxIdle                0                       # total number of RxIdle written to ISR
system.realview.ethernet.postedRxOk                 0                       # number of RxOk interrupts posted to CPU
system.realview.ethernet.coalescedRxOk            0                       # average number of RxOk's coalesced into each post
system.realview.ethernet.totalRxOk                  0                       # total number of RxOk written to ISR
system.realview.ethernet.postedRxDesc               0                       # number of RxDesc interrupts posted to CPU
system.realview.ethernet.coalescedRxDesc          0                       # average number of RxDesc's coalesced into each post
system.realview.ethernet.totalRxDesc                0                       # total number of RxDesc written to ISR
system.realview.ethernet.postedTxOk                 0                       # number of TxOk interrupts posted to CPU
system.realview.ethernet.coalescedTxOk            0                       # average number of TxOk's coalesced into each post
system.realview.ethernet.totalTxOk                  0                       # total number of TxOk written to ISR
system.realview.ethernet.postedTxIdle               0                       # number of TxIdle interrupts posted to CPU
system.realview.ethernet.coalescedTxIdle          0                       # average number of TxIdle's coalesced into each post
system.realview.ethernet.totalTxIdle                0                       # total number of TxIdle written to ISR
system.realview.ethernet.postedTxDesc               0                       # number of TxDesc interrupts posted to CPU
system.realview.ethernet.coalescedTxDesc          0                       # average number of TxDesc's coalesced into each post
system.realview.ethernet.totalTxDesc                0                       # total number of TxDesc written to ISR
system.realview.ethernet.postedRxOrn                0                       # number of RxOrn posted to CPU
system.realview.ethernet.coalescedRxOrn           0                       # average number of RxOrn's coalesced into each post
system.realview.ethernet.totalRxOrn                 0                       # total number of RxOrn written to ISR
system.realview.ethernet.coalescedTotal           0                       # average number of interrupts coalesced into each post
system.realview.ethernet.postedInterrupts            0                       # number of posts to CPU
system.realview.ethernet.droppedPackets             0                       # number of packets dropped
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cf1.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf1.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf1.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf1.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf1.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf1.dma_write_txs                            0                       # Number of DMA write transactions.
system.iocache.tags.replacements                    0                       # number of replacements
system.iocache.tags.tagsinuse                       8                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::system.realview.ide            8                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::system.realview.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023            8                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4            8                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.iocache.waiting_on_retry                     0                       # Number of times sendTimingReq failed
system.smccontroller.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.smccontroller.clk_domain.clock             100                       # Clock period in ticks
system.smccontroller.trans_dist::ReadReq        38342                       # Transaction distribution
system.smccontroller.trans_dist::ReadResp        38342                       # Transaction distribution
system.smccontroller.trans_dist::WriteReq            1                       # Transaction distribution
system.smccontroller.trans_dist::WriteResp            1                       # Transaction distribution
system.smccontroller.trans_dist::Writeback        29681                       # Transaction distribution
system.smccontroller.trans_dist::UpgradeReq         4380                       # Transaction distribution
system.smccontroller.trans_dist::SCUpgradeReq       243038                       # Transaction distribution
system.smccontroller.trans_dist::UpgradeResp       247418                       # Transaction distribution
system.smccontroller.trans_dist::ReadExReq        25016                       # Transaction distribution
system.smccontroller.trans_dist::ReadExResp        25016                       # Transaction distribution
system.smccontroller.pkt_count_system.smccontroller_pipeline.master::system.Lmon0-slave       162811                       # Packet count per connected master and slave (bytes)
system.smccontroller.pkt_count_system.smccontroller_pipeline.master::system.Lmon1-slave       162806                       # Packet count per connected master and slave (bytes)
system.smccontroller.pkt_count_system.smccontroller_pipeline.master::system.Lmon2-slave       162837                       # Packet count per connected master and slave (bytes)
system.smccontroller.pkt_count_system.smccontroller_pipeline.master::system.Lmon3-slave       162781                       # Packet count per connected master and slave (bytes)
system.smccontroller.pkt_count_system.smccontroller_pipeline.master::total       651235                       # Packet count per connected master and slave (bytes)
system.smccontroller.pkt_size_system.smccontroller_pipeline.master::system.Lmon0-slave      5974272                       # Cumulative packet size per connected master and slave (bytes)
system.smccontroller.pkt_size_system.smccontroller_pipeline.master::system.Lmon1-slave      5943297                       # Cumulative packet size per connected master and slave (bytes)
system.smccontroller.pkt_size_system.smccontroller_pipeline.master::system.Lmon2-slave      5956096                       # Cumulative packet size per connected master and slave (bytes)
system.smccontroller.pkt_size_system.smccontroller_pipeline.master::system.Lmon3-slave      5944320                       # Cumulative packet size per connected master and slave (bytes)
system.smccontroller.pkt_size_system.smccontroller_pipeline.master::total     23817985                       # Cumulative packet size per connected master and slave (bytes)
system.smccontroller.total_occupancy_time_trans_dist::InvalidCmd            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::ReadReq     30673600                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::ReadResp    153368000                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::WriteReq          900                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::WriteResp          800                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::Writeback    118724000                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::SoftPFReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::HardPFReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::SoftPFResp            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::HardPFResp            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::UpgradeReq      3504000                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::SCUpgradeReq    194430400                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::UpgradeResp    197934400                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::ReadExReq     20012800                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::ReadExResp    100064000                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::LoadLockedReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::StoreCondReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::StoreCondResp            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::SwapReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::SwapResp            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::MessageReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::MessageResp            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::InvalidDestError            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::BadAddressError            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::FunctionalReadError            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::PrintReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::FlushReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::InvalidationReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.delayed_trans_dist::InvalidCmd            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::ReadReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::ReadResp           99                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::ReadRespWithInvalidate            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::WriteReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::WriteResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::Writeback            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::SoftPFReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::HardPFReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::SoftPFResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::HardPFResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::WriteInvalidateReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::WriteInvalidateResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::UpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::SCUpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::UpgradeResp          482                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::SCUpgradeFailReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::UpgradeFailResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::ReadExReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::ReadExResp          172                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::LoadLockedReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::StoreCondReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::StoreCondFailReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::StoreCondResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::SwapReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::SwapResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::MessageReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::MessageResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::InvalidDestError            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::BadAddressError            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::FunctionalReadError            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::FunctionalWriteError            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::PrintReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::FlushReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::InvalidationReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::InvalidCmd            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::ReadReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::ReadResp       247100                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::WriteReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::WriteResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::Writeback            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::SoftPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::HardPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::SoftPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::HardPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::UpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::SCUpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::UpgradeResp       844000                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::ReadExReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::ReadExResp       264500                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::LoadLockedReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::StoreCondReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::StoreCondResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::SwapReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::SwapResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::MessageReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::MessageResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::InvalidDestError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::BadAddressError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::FunctionalReadError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::PrintReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::FlushReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::InvalidationReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.failedReq                      0                       # # of times recvTimingReq fails due to busy xbar
system.smccontroller.failedResp                   753                       # # of times recvTimingResp fails due to busy xbar
system.smccontroller.reqForwardingFail              0                       # # of times xbar fails to forward req pkt to next component
system.smccontroller.respForwardingFail             0                       # # of times xbar fails to forward resp pkt to next component
system.smccontroller.pimReqSuccess                  1                       # # of times xbar successfully sends PIM req pkt through, including forwarding
system.smccontroller.pimReqFail                     0                       # # of times xbar fails to send PIM req pkt through due to layer occupancy
system.smccontroller.pimReqDelayedTime              0                       # cumulative time PIM req pkts are delayed on this xbar
system.smccontroller.pimRespSuccess                 1                       # # of times xbar successfully sends PIM resp pkt through, including forwarding
system.smccontroller.pimRespFail                    0                       # # of times xbar fails to send PIM resp pkt through due to layer occupancy
system.smccontroller.pimRespDelayedTime             0                       # cumulative time PIM resp pkts are delayed on this xbar
system.smccontroller.totalReqDelayedTime            0                       # cumulative time all req pkts are delayed on this xbar
system.smccontroller.totalRespDelayedTime      1355600                       # cumulative time all resp pkts are delayed on this xbar
system.smccontroller.reqLayer0.occupancy     91832800                       # Layer occupancy (ticks)
system.smccontroller.reqLayer0.utilization          0.1                       # Layer utilization (%)
system.smccontroller.reqLayer0.succeeded        85115                       # # of times layer succeeds timing
system.smccontroller.reqLayer0.failed               0                       # # of times layer fails timing
system.smccontroller.reqLayer1.occupancy     91845700                       # Layer occupancy (ticks)
system.smccontroller.reqLayer1.utilization          0.1                       # Layer utilization (%)
system.smccontroller.reqLayer1.succeeded        85115                       # # of times layer succeeds timing
system.smccontroller.reqLayer1.failed               0                       # # of times layer fails timing
system.smccontroller.reqLayer2.occupancy     91742400                       # Layer occupancy (ticks)
system.smccontroller.reqLayer2.utilization          0.1                       # Layer utilization (%)
system.smccontroller.reqLayer2.succeeded        85114                       # # of times layer succeeds timing
system.smccontroller.reqLayer2.failed               0                       # # of times layer fails timing
system.smccontroller.reqLayer3.occupancy     91924800                       # Layer occupancy (ticks)
system.smccontroller.reqLayer3.utilization          0.1                       # Layer utilization (%)
system.smccontroller.reqLayer3.succeeded        85114                       # # of times layer succeeds timing
system.smccontroller.reqLayer3.failed               0                       # # of times layer fails timing
system.smccontroller.respLayer0.occupancy    451367200                       # Layer occupancy (ticks)
system.smccontroller.respLayer0.utilization          0.6                       # Layer utilization (%)
system.smccontroller.respLayer0.succeeded       310777                       # # of times layer succeeds timing
system.smccontroller.respLayer0.failed              0                       # # of times layer fails timing
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.trans_dist::ReadReq            4386647                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp           4385202                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate         1445                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq               521                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp              521                       # Transaction distribution
system.tol2bus.trans_dist::Writeback            63539                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq          377514                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq       1182347                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp        1559861                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq        71793                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp        71793                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            39137                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           39137                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side        40402                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      1077594                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dtb.walker.dma::system.l2.cpu_side        11883                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        37924                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      1078160                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dtb.walker.dma::system.l2.cpu_side        11900                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side        30860                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      1091665                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dtb.walker.dma::system.l2.cpu_side        11777                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side        38708                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side      1073174                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dtb.walker.dma::system.l2.cpu_side        11865                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.icache.mem_side::system.l2.cpu_side        37402                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.dcache.mem_side::system.l2.cpu_side      1069249                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.itb.walker.dma::system.l2.cpu_side           34                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.dtb.walker.dma::system.l2.cpu_side        11861                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.icache.mem_side::system.l2.cpu_side        35410                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.dcache.mem_side::system.l2.cpu_side      1086769                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.itb.walker.dma::system.l2.cpu_side           34                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.dtb.walker.dma::system.l2.cpu_side        11902                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.icache.mem_side::system.l2.cpu_side          684                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.dcache.mem_side::system.l2.cpu_side          474                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.dtb.walker.dma::system.l2.cpu_side           10                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               6769741                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      5171456                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side     13385080                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dtb.walker.dma::system.l2.cpu_side        18896                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      4854272                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     13655548                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dtb.walker.dma::system.l2.cpu_side        19028                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side      3950080                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side     14984668                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dtb.walker.dma::system.l2.cpu_side        18712                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side      4954624                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side     13081128                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dtb.walker.dma::system.l2.cpu_side        18880                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.icache.mem_side::system.l2.cpu_side      4787456                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.dcache.mem_side::system.l2.cpu_side     13382912                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.itb.walker.dma::system.l2.cpu_side           68                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.dtb.walker.dma::system.l2.cpu_side        18884                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.icache.mem_side::system.l2.cpu_side      4532480                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.dcache.mem_side::system.l2.cpu_side     14481820                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.itb.walker.dma::system.l2.cpu_side           68                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.dtb.walker.dma::system.l2.cpu_side        18996                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.icache.mem_side::system.l2.cpu_side        87552                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.dcache.mem_side::system.l2.cpu_side        54541                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.dtb.walker.dma::system.l2.cpu_side           20                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              111477169                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.total_occupancy_time_trans_dist::InvalidCmd            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::ReadReq   2219266084                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::ReadResp  10898138960                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::WriteReq       526489                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::WriteResp       263993                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::Writeback   2065826059                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::SoftPFReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::HardPFReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::SoftPFResp            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::HardPFResp            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::UpgradeReq    188898216                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::SCUpgradeReq    597629574                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::UpgradeResp    124000254                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::SCUpgradeFailReq     37282592                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::ReadExReq     19697740                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::ReadExResp   1212138818                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::LoadLockedReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::StoreCondReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::StoreCondResp            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::SwapReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::SwapResp            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::MessageReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::MessageResp            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::InvalidDestError            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::BadAddressError            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::FunctionalReadError            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::PrintReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::FlushReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::InvalidationReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.delayed_trans_dist::InvalidCmd            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::ReadReq       184650                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::ReadResp        20138                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::ReadRespWithInvalidate            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::WriteReq           42                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::WriteResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::Writeback         2614                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::SoftPFReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::HardPFReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::SoftPFResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::HardPFResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::WriteInvalidateReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::WriteInvalidateResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::UpgradeReq        55076                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::SCUpgradeReq        69948                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::UpgradeResp           54                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::SCUpgradeFailReq         9777                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::UpgradeFailResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::ReadExReq         1652                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::ReadExResp         1359                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::LoadLockedReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::StoreCondReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::StoreCondFailReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::StoreCondResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::SwapReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::SwapResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::MessageReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::MessageResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::InvalidDestError            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::BadAddressError            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::FunctionalReadError            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::FunctionalWriteError            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::PrintReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::FlushReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::InvalidationReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::InvalidCmd            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::ReadReq   1790629139                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::ReadResp    232379203                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::WriteReq       311500                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::WriteResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::Writeback     41250139                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::SoftPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::HardPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::SoftPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::HardPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::UpgradeReq    199600992                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::SCUpgradeReq    691287711                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::UpgradeResp       698498                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::SCUpgradeFailReq    286157395                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::ReadExReq     22635988                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::ReadExResp     19908990                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::LoadLockedReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::StoreCondReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::StoreCondResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::SwapReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::SwapResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::MessageReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::MessageResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::InvalidDestError            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::BadAddressError            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::FunctionalReadError            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::PrintReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::FlushReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::InvalidationReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.failedReq                       338024                       # # of times recvTimingReq fails due to busy xbar
system.tol2bus.failedResp                       21551                       # # of times recvTimingResp fails due to busy xbar
system.tol2bus.reqForwardingFail                    0                       # # of times xbar fails to forward req pkt to next component
system.tol2bus.respForwardingFail                   0                       # # of times xbar fails to forward resp pkt to next component
system.tol2bus.pimReqSuccess                        1                       # # of times xbar successfully sends PIM req pkt through, including forwarding
system.tol2bus.pimReqFail                           1                       # # of times xbar fails to send PIM req pkt through due to layer occupancy
system.tol2bus.pimReqDelayedTime                24500                       # cumulative time PIM req pkts are delayed on this xbar
system.tol2bus.pimRespSuccess                       1                       # # of times xbar successfully sends PIM resp pkt through, including forwarding
system.tol2bus.pimRespFail                          0                       # # of times xbar fails to send PIM resp pkt through due to layer occupancy
system.tol2bus.pimRespDelayedTime                   0                       # cumulative time PIM resp pkts are delayed on this xbar
system.tol2bus.totalReqDelayedTime         3031872864                       # cumulative time all req pkts are delayed on this xbar
system.tol2bus.totalRespDelayedTime         252986691                       # cumulative time all resp pkts are delayed on this xbar
system.tol2bus.snoops                         5409716                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples          6120401                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                  47                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::9                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::10                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::11                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::12                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::13                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::14                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::15                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::16                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::17                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::18                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::19                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::20                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::21                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::22                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::23                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::24                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::25                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::26                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::27                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::28                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::29                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::30                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::31                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::32                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::33                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::34                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::35                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::36                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::37                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::38                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::39                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::40                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::41                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::42                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::43                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::44                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::45                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::46                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::47               6120401    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::48                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value             47                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value             47                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            6120401                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         5136095254                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              6.8                       # Layer utilization (%)
system.tol2bus.reqLayer0.succeeded            6121498                       # # of times layer succeeds timing
system.tol2bus.reqLayer0.failed                     0                       # # of times layer fails timing
system.tol2bus.snoopLayer0.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.snoopLayer0.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer0.occupancy         656676057                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.9                       # Layer utilization (%)
system.tol2bus.respLayer0.succeeded             20201                       # # of times layer succeeds timing
system.tol2bus.respLayer0.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer1.occupancy       23731666686                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization            31.5                       # Layer utilization (%)
system.tol2bus.respLayer1.succeeded            983760                       # # of times layer succeeds timing
system.tol2bus.respLayer1.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer2.succeeded                 0                       # # of times layer succeeds timing
system.tol2bus.respLayer2.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer3.occupancy           7222364                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer3.succeeded              7159                       # # of times layer succeeds timing
system.tol2bus.respLayer3.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer4.succeeded                 0                       # # of times layer succeeds timing
system.tol2bus.respLayer4.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer5.succeeded                 0                       # # of times layer succeeds timing
system.tol2bus.respLayer5.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer6.occupancy         616456322                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.8                       # Layer utilization (%)
system.tol2bus.respLayer6.succeeded             18962                       # # of times layer succeeds timing
system.tol2bus.respLayer6.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer7.occupancy       23690657650                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization            31.4                       # Layer utilization (%)
system.tol2bus.respLayer7.succeeded            983359                       # # of times layer succeeds timing
system.tol2bus.respLayer7.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer8.succeeded                 0                       # # of times layer succeeds timing
system.tol2bus.respLayer8.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer9.occupancy           7201871                       # Layer occupancy (ticks)
system.tol2bus.respLayer9.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer9.succeeded              7143                       # # of times layer succeeds timing
system.tol2bus.respLayer9.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer10.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer10.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer11.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer11.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer12.occupancy        501622441                       # Layer occupancy (ticks)
system.tol2bus.respLayer12.utilization            0.7                       # Layer utilization (%)
system.tol2bus.respLayer12.succeeded            15430                       # # of times layer succeeds timing
system.tol2bus.respLayer12.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer13.occupancy      24002648167                       # Layer occupancy (ticks)
system.tol2bus.respLayer13.utilization           31.9                       # Layer utilization (%)
system.tol2bus.respLayer13.succeeded           991944                       # # of times layer succeeds timing
system.tol2bus.respLayer13.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer14.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer14.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer15.occupancy          7152885                       # Layer occupancy (ticks)
system.tol2bus.respLayer15.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer15.succeeded             7099                       # # of times layer succeeds timing
system.tol2bus.respLayer15.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer16.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer16.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer17.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer17.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer18.occupancy        629160957                       # Layer occupancy (ticks)
system.tol2bus.respLayer18.utilization            0.8                       # Layer utilization (%)
system.tol2bus.respLayer18.succeeded            19354                       # # of times layer succeeds timing
system.tol2bus.respLayer18.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer19.occupancy      23604652837                       # Layer occupancy (ticks)
system.tol2bus.respLayer19.utilization           31.3                       # Layer utilization (%)
system.tol2bus.respLayer19.succeeded           980655                       # # of times layer succeeds timing
system.tol2bus.respLayer19.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer20.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer20.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer21.occupancy          7207866                       # Layer occupancy (ticks)
system.tol2bus.respLayer21.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer21.succeeded             7145                       # # of times layer succeeds timing
system.tol2bus.respLayer21.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer22.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer22.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer23.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer23.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer24.occupancy        607964349                       # Layer occupancy (ticks)
system.tol2bus.respLayer24.utilization            0.8                       # Layer utilization (%)
system.tol2bus.respLayer24.succeeded            18701                       # # of times layer succeeds timing
system.tol2bus.respLayer24.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer25.occupancy      23438139539                       # Layer occupancy (ticks)
system.tol2bus.respLayer25.utilization           31.1                       # Layer utilization (%)
system.tol2bus.respLayer25.succeeded           975352                       # # of times layer succeeds timing
system.tol2bus.respLayer25.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer26.occupancy            17499                       # Layer occupancy (ticks)
system.tol2bus.respLayer26.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer26.succeeded               17                       # # of times layer succeeds timing
system.tol2bus.respLayer26.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer27.occupancy          7205363                       # Layer occupancy (ticks)
system.tol2bus.respLayer27.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer27.succeeded             7140                       # # of times layer succeeds timing
system.tol2bus.respLayer27.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer28.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer28.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer29.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer29.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer30.occupancy        575575917                       # Layer occupancy (ticks)
system.tol2bus.respLayer30.utilization            0.8                       # Layer utilization (%)
system.tol2bus.respLayer30.succeeded            17705                       # # of times layer succeeds timing
system.tol2bus.respLayer30.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer31.occupancy      23905748939                       # Layer occupancy (ticks)
system.tol2bus.respLayer31.utilization           31.7                       # Layer utilization (%)
system.tol2bus.respLayer31.succeeded           989074                       # # of times layer succeeds timing
system.tol2bus.respLayer31.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer32.occupancy            17000                       # Layer occupancy (ticks)
system.tol2bus.respLayer32.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer32.succeeded               17                       # # of times layer succeeds timing
system.tol2bus.respLayer32.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer33.occupancy          7218856                       # Layer occupancy (ticks)
system.tol2bus.respLayer33.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer33.succeeded             7153                       # # of times layer succeeds timing
system.tol2bus.respLayer33.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer34.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer34.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer35.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer35.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer36.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer36.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer37.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer37.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer38.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer38.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer39.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer39.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer40.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer40.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer41.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer41.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer42.occupancy         11117494                       # Layer occupancy (ticks)
system.tol2bus.respLayer42.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer42.succeeded              342                       # # of times layer succeeds timing
system.tol2bus.respLayer42.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer43.occupancy          6555497                       # Layer occupancy (ticks)
system.tol2bus.respLayer43.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer43.succeeded              242                       # # of times layer succeeds timing
system.tol2bus.respLayer43.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer44.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer44.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer45.occupancy             5000                       # Layer occupancy (ticks)
system.tol2bus.respLayer45.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer45.succeeded                5                       # # of times layer succeeds timing
system.tol2bus.respLayer45.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer46.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer46.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer47.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer47.failed                   0                       # # of times layer fails timing
system.pim_sys.itlb.tlb_access                      0                       # Number of TLB accesses
system.pim_sys.itlb.tlb_dyn_access                  0                       # Number of TLB accesses
system.pim_sys.itlb.tlb_miss                        0                       # Number of TLB misses
system.pim_sys.itlb.tlb_hit_rate                  0                       # TLB hit rate
system.pim_sys.itlb.tlb_dyn_hit_rate              0                       # TLB dynamic hit rate (hit rate for the dynamic rules only
system.pim_sys.stlb.tlb_access                      0                       # Number of TLB accesses
system.pim_sys.stlb.tlb_dyn_access                  0                       # Number of TLB accesses
system.pim_sys.stlb.tlb_miss                        0                       # Number of TLB misses
system.pim_sys.stlb.tlb_hit_rate                  0                       # TLB hit rate
system.pim_sys.stlb.tlb_dyn_hit_rate              0                       # TLB dynamic hit rate (hit rate for the dynamic rules only
system.pim_sys.dtlb.tlb_access                      0                       # Number of TLB accesses
system.pim_sys.dtlb.tlb_dyn_access                  0                       # Number of TLB accesses
system.pim_sys.dtlb.tlb_miss                        0                       # Number of TLB misses
system.pim_sys.dtlb.tlb_hit_rate                  0                       # TLB hit rate
system.pim_sys.dtlb.tlb_dyn_hit_rate              0                       # TLB dynamic hit rate (hit rate for the dynamic rules only
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.pim_sys.cpu.dtb.inst_hits                    0                       # ITB inst hits
system.pim_sys.cpu.dtb.inst_misses                  0                       # ITB inst misses
system.pim_sys.cpu.dtb.read_hits                    0                       # DTB read hits
system.pim_sys.cpu.dtb.read_misses                  0                       # DTB read misses
system.pim_sys.cpu.dtb.write_hits                   0                       # DTB write hits
system.pim_sys.cpu.dtb.write_misses                 0                       # DTB write misses
system.pim_sys.cpu.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.pim_sys.cpu.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.pim_sys.cpu.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.pim_sys.cpu.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.pim_sys.cpu.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.pim_sys.cpu.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.pim_sys.cpu.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.pim_sys.cpu.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.pim_sys.cpu.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.pim_sys.cpu.dtb.read_accesses                0                       # DTB read accesses
system.pim_sys.cpu.dtb.write_accesses               0                       # DTB write accesses
system.pim_sys.cpu.dtb.inst_accesses                0                       # ITB inst accesses
system.pim_sys.cpu.dtb.hits                         0                       # DTB hits
system.pim_sys.cpu.dtb.misses                       0                       # DTB misses
system.pim_sys.cpu.dtb.accesses                     0                       # DTB accesses
system.pim_sys.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.pim_sys.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.pim_sys.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.pim_sys.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.pim_sys.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.pim_sys.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.pim_sys.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.pim_sys.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.pim_sys.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.pim_sys.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.pim_sys.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.pim_sys.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.pim_sys.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.pim_sys.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.pim_sys.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.pim_sys.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.pim_sys.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.pim_sys.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.pim_sys.cpu.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.pim_sys.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.pim_sys.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.pim_sys.cpu.itb.inst_hits                    0                       # ITB inst hits
system.pim_sys.cpu.itb.inst_misses                  0                       # ITB inst misses
system.pim_sys.cpu.itb.read_hits                    0                       # DTB read hits
system.pim_sys.cpu.itb.read_misses                  0                       # DTB read misses
system.pim_sys.cpu.itb.write_hits                   0                       # DTB write hits
system.pim_sys.cpu.itb.write_misses                 0                       # DTB write misses
system.pim_sys.cpu.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.pim_sys.cpu.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.pim_sys.cpu.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.pim_sys.cpu.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.pim_sys.cpu.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.pim_sys.cpu.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.pim_sys.cpu.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.pim_sys.cpu.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.pim_sys.cpu.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.pim_sys.cpu.itb.read_accesses                0                       # DTB read accesses
system.pim_sys.cpu.itb.write_accesses               0                       # DTB write accesses
system.pim_sys.cpu.itb.inst_accesses                0                       # ITB inst accesses
system.pim_sys.cpu.itb.hits                         0                       # DTB hits
system.pim_sys.cpu.itb.misses                       0                       # DTB misses
system.pim_sys.cpu.itb.accesses                     0                       # DTB accesses
system.pim_sys.cpu.numCycles                        0                       # number of cpu cycles simulated
system.pim_sys.cpu.numWorkItemsStarted              0                       # number of work items this cpu started
system.pim_sys.cpu.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.pim_sys.cpu.committedInsts                   0                       # Number of instructions committed
system.pim_sys.cpu.committedOps                     0                       # Number of ops (including micro ops) committed
system.pim_sys.cpu.num_int_alu_accesses             0                       # Number of integer alu accesses
system.pim_sys.cpu.num_fp_alu_accesses              0                       # Number of float alu accesses
system.pim_sys.cpu.num_func_calls                   0                       # number of times a function call or return occured
system.pim_sys.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.pim_sys.cpu.num_int_insts                    0                       # number of integer instructions
system.pim_sys.cpu.num_fp_insts                     0                       # number of float instructions
system.pim_sys.cpu.num_int_register_reads            0                       # number of times the integer registers were read
system.pim_sys.cpu.num_int_register_writes            0                       # number of times the integer registers were written
system.pim_sys.cpu.num_fp_register_reads            0                       # number of times the floating registers were read
system.pim_sys.cpu.num_fp_register_writes            0                       # number of times the floating registers were written
system.pim_sys.cpu.num_mem_refs                     0                       # number of memory refs
system.pim_sys.cpu.num_load_insts                   0                       # Number of load instructions
system.pim_sys.cpu.num_store_insts                  0                       # Number of store instructions
system.pim_sys.cpu.num_idle_cycles                  0                       # Number of idle cycles
system.pim_sys.cpu.num_busy_cycles                  0                       # Number of busy cycles
system.pim_sys.cpu.not_idle_fraction                0                       # Percentage of non-idle cycles
system.pim_sys.cpu.idle_fraction                    1                       # Percentage of idle cycles
system.pim_sys.cpu.op_class::No_OpClass             0                       # Class of executed instruction
system.pim_sys.cpu.op_class::IntAlu                 0                       # Class of executed instruction
system.pim_sys.cpu.op_class::IntMult                0                       # Class of executed instruction
system.pim_sys.cpu.op_class::IntDiv                 0                       # Class of executed instruction
system.pim_sys.cpu.op_class::FloatAdd               0                       # Class of executed instruction
system.pim_sys.cpu.op_class::FloatCmp               0                       # Class of executed instruction
system.pim_sys.cpu.op_class::FloatCvt               0                       # Class of executed instruction
system.pim_sys.cpu.op_class::FloatMult              0                       # Class of executed instruction
system.pim_sys.cpu.op_class::FloatDiv               0                       # Class of executed instruction
system.pim_sys.cpu.op_class::FloatSqrt              0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdAdd                0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdAddAcc             0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdAlu                0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdCmp                0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdCvt                0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdMisc               0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdMult               0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdMultAcc            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdShift              0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdShiftAcc            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdSqrt               0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatAdd            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatAlu            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatCmp            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatCvt            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatDiv            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatMisc            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatMult            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatMultAcc            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatSqrt            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::MemRead                0                       # Class of executed instruction
system.pim_sys.cpu.op_class::MemWrite               0                       # Class of executed instruction
system.pim_sys.cpu.op_class::IprAccess              0                       # Class of executed instruction
system.pim_sys.cpu.op_class::InstPrefetch            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::total                  0                       # Class of executed instruction
system.pim_sys.cpu.kern.inst.arm                    0                       # number of arm instructions executed
system.pim_sys.cpu.kern.inst.quiesce                0                       # number of quiesce instructions executed
system.pim_sys.Smon.readBurstLengthHist::samples            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::mean          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::gmean          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::stdev          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::0            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::1            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::2            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::3            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::4            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::5            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::6            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::7            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::8            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::9            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::10            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::11            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::12            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::13            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::14            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::15            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::16            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::17            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::18            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::19            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::total            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::samples            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::mean          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::gmean          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::stdev          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::0            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::1            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::2            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::3            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::4            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::5            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::6            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::7            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::8            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::9            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::10            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::11            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::12            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::13            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::14            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::15            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::16            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::17            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::18            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::19            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::total            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBandwidthHist::samples         7533                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::mean            0                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::gmean            0                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::stdev            0                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::0         7533    100.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::1            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::2            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::3            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::4            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::5            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::6            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::7            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::8            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::9            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::10            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::11            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::12            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::13            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::14            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::15            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::16            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::17            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::18            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::19            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::total         7533                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.averageReadBandwidth            0                       # Average read bandwidth (bytes/s)
system.pim_sys.Smon.totalReadBytes                  0                       # Number of bytes read
system.pim_sys.Smon.writeBandwidthHist::samples         7533                       # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::mean            0                       # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::gmean            0                       # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::stdev            0                       # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::0         7533    100.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::1            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::2            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::3            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::4            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::5            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::6            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::7            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::8            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::9            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::10            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::11            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::12            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::13            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::14            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::15            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::16            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::17            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::18            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::19            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::total         7533                       # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.averageWriteBandwidth            0                       # Average write bandwidth (bytes/s)
system.pim_sys.Smon.totalWrittenBytes               0                       # Number of bytes written
system.pim_sys.Smon.readLatencyHist::samples            0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::mean          0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::gmean          0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::stdev          0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::0              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::1              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::2              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::3              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::4              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::5              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::6              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::7              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::8              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::9              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::10             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::11             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::12             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::13             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::14             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::15             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::16             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::17             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::18             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::19             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::total            0                       # Read request-response latency
system.pim_sys.Smon.writeLatencyHist::samples            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::mean          0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::gmean          0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::stdev          0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::0             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::1             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::2             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::3             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::4             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::5             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::6             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::7             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::8             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::9             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::10            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::11            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::12            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::13            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::14            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::15            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::16            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::17            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::18            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::19            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::total            0                       # Write request-response latency
system.pim_sys.Smon.ittReadRead::samples            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::mean             0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::stdev            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::underflows            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::1-5000             0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::5001-10000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::10001-15000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::15001-20000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::20001-25000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::25001-30000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::30001-35000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::35001-40000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::40001-45000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::45001-50000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::50001-55000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::55001-60000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::60001-65000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::65001-70000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::70001-75000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::75001-80000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::80001-85000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::85001-90000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::90001-95000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::95001-100000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::overflows            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::min_value            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::max_value            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::total              0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittWriteWrite::samples            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::mean           0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::stdev          0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::underflows            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::1-5000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::5001-10000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::10001-15000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::15001-20000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::20001-25000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::25001-30000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::30001-35000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::35001-40000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::40001-45000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::45001-50000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::50001-55000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::55001-60000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::60001-65000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::65001-70000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::70001-75000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::75001-80000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::80001-85000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::85001-90000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::90001-95000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::95001-100000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::overflows            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::min_value            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::max_value            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::total            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittReqReq::samples              0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::mean               0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::stdev              0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::underflows            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::1-5000               0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::5001-10000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::10001-15000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::15001-20000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::20001-25000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::25001-30000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::30001-35000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::35001-40000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::40001-45000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::45001-50000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::50001-55000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::55001-60000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::60001-65000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::65001-70000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::70001-75000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::75001-80000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::80001-85000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::85001-90000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::90001-95000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::95001-100000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::overflows            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::min_value            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::max_value            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::total                0                       # Request-to-request inter transaction time
system.pim_sys.Smon.outstandingReadsHist::samples         7533                       # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::mean            0                       # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::gmean            0                       # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::stdev            0                       # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::0         7533    100.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::1            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::2            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::3            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::4            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::5            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::6            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::7            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::8            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::9            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::10            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::11            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::12            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::13            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::14            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::15            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::16            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::17            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::18            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::19            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::total         7533                       # Outstanding read transactions
system.pim_sys.Smon.outstandingWritesHist::samples         7533                       # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::mean            0                       # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::gmean            0                       # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::stdev            0                       # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::0         7533    100.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::1            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::2            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::3            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::4            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::5            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::6            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::7            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::8            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::9            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::10            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::11            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::12            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::13            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::14            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::15            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::16            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::17            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::18            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::19            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::total         7533                       # Outstanding write transactions
system.pim_sys.Smon.readTransHist::samples         7533                       # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::mean             0                       # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::gmean            0                       # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::stdev            0                       # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::0             7533    100.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::1                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::2                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::3                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::4                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::5                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::6                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::7                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::8                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::9                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::10               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::11               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::12               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::13               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::14               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::15               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::16               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::17               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::18               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::19               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::total         7533                       # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::samples         7533                       # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::mean            0                       # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::gmean            0                       # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::stdev            0                       # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::0            7533    100.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::1               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::2               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::3               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::4               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::5               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::6               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::7               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::8               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::9               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::10              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::11              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::12              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::13              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::14              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::15              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::16              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::17              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::18              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::19              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::total         7533                       # Histogram of read transactions per sample period
system.pim_sys.cpu_voltage_domain.voltage            1                       # Voltage in Volts
system.pim_sys.pimbus.trans_dist::WriteReq            1                       # Transaction distribution
system.pim_sys.pimbus.trans_dist::WriteResp            1                       # Transaction distribution
system.pim_sys.pimbus.pkt_count_system.pim_sys.s2p.master::system.pim_sys.pim_memory.port            2                       # Packet count per connected master and slave (bytes)
system.pim_sys.pimbus.pkt_count_system.pim_sys.s2p.master::total            2                       # Packet count per connected master and slave (bytes)
system.pim_sys.pimbus.pkt_count::total              2                       # Packet count per connected master and slave (bytes)
system.pim_sys.pimbus.pkt_size_system.pim_sys.s2p.master::system.pim_sys.pim_memory.port            1                       # Cumulative packet size per connected master and slave (bytes)
system.pim_sys.pimbus.pkt_size_system.pim_sys.s2p.master::total            1                       # Cumulative packet size per connected master and slave (bytes)
system.pim_sys.pimbus.pkt_size::total               1                       # Cumulative packet size per connected master and slave (bytes)
system.pim_sys.pimbus.total_occupancy_time_trans_dist::InvalidCmd            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::ReadReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::ReadResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::WriteReq         1000                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::WriteResp          700                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::Writeback            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::SoftPFReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::HardPFReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::SoftPFResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::HardPFResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::UpgradeReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::SCUpgradeReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::UpgradeResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::ReadExReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::ReadExResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::LoadLockedReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::StoreCondReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::StoreCondResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::SwapReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::SwapResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::MessageReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::MessageResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::InvalidDestError            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::BadAddressError            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::FunctionalReadError            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::PrintReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::FlushReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::InvalidationReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.delayed_trans_dist::InvalidCmd            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::ReadReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::ReadResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::ReadRespWithInvalidate            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::WriteReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::WriteResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::Writeback            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::SoftPFReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::HardPFReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::SoftPFResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::HardPFResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::WriteInvalidateReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::WriteInvalidateResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::UpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::SCUpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::UpgradeResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::SCUpgradeFailReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::UpgradeFailResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::ReadExReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::ReadExResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::LoadLockedReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::StoreCondReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::StoreCondFailReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::StoreCondResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::SwapReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::SwapResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::MessageReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::MessageResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::InvalidDestError            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::BadAddressError            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::FunctionalReadError            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::FunctionalWriteError            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::PrintReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::FlushReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::InvalidationReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::InvalidCmd            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::ReadReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::ReadResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::WriteReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::WriteResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::Writeback            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::SoftPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::HardPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::SoftPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::HardPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::UpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::SCUpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::UpgradeResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::ReadExReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::ReadExResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::LoadLockedReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::StoreCondReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::StoreCondResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::SwapReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::SwapResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::MessageReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::MessageResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::InvalidDestError            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::BadAddressError            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::FunctionalReadError            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::PrintReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::FlushReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::InvalidationReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.failedReq                     0                       # # of times recvTimingReq fails due to busy xbar
system.pim_sys.pimbus.failedResp                    0                       # # of times recvTimingResp fails due to busy xbar
system.pim_sys.pimbus.reqForwardingFail             0                       # # of times xbar fails to forward req pkt to next component
system.pim_sys.pimbus.respForwardingFail            0                       # # of times xbar fails to forward resp pkt to next component
system.pim_sys.pimbus.pimReqSuccess                 1                       # # of times xbar successfully sends PIM req pkt through, including forwarding
system.pim_sys.pimbus.pimReqFail                    0                       # # of times xbar fails to send PIM req pkt through due to layer occupancy
system.pim_sys.pimbus.pimReqDelayedTime             0                       # cumulative time PIM req pkts are delayed on this xbar
system.pim_sys.pimbus.pimRespSuccess                1                       # # of times xbar successfully sends PIM resp pkt through, including forwarding
system.pim_sys.pimbus.pimRespFail                   0                       # # of times xbar fails to send PIM resp pkt through due to layer occupancy
system.pim_sys.pimbus.pimRespDelayedTime            0                       # cumulative time PIM resp pkts are delayed on this xbar
system.pim_sys.pimbus.totalReqDelayedTime            0                       # cumulative time all req pkts are delayed on this xbar
system.pim_sys.pimbus.totalRespDelayedTime            0                       # cumulative time all resp pkts are delayed on this xbar
system.pim_sys.pimbus.reqLayer0.succeeded            0                       # # of times layer succeeds timing
system.pim_sys.pimbus.reqLayer0.failed              0                       # # of times layer fails timing
system.pim_sys.pimbus.reqLayer1.succeeded            0                       # # of times layer succeeds timing
system.pim_sys.pimbus.reqLayer1.failed              0                       # # of times layer fails timing
system.pim_sys.pimbus.reqLayer2.occupancy         1000                       # Layer occupancy (ticks)
system.pim_sys.pimbus.reqLayer2.utilization          0.0                       # Layer utilization (%)
system.pim_sys.pimbus.reqLayer2.succeeded            1                       # # of times layer succeeds timing
system.pim_sys.pimbus.reqLayer2.failed              0                       # # of times layer fails timing
system.pim_sys.pimbus.respLayer0.succeeded            0                       # # of times layer succeeds timing
system.pim_sys.pimbus.respLayer0.failed             0                       # # of times layer fails timing
system.pim_sys.pimbus.respLayer1.succeeded            0                       # # of times layer succeeds timing
system.pim_sys.pimbus.respLayer1.failed             0                       # # of times layer fails timing
system.pim_sys.pimbus.respLayer2.succeeded            0                       # # of times layer succeeds timing
system.pim_sys.pimbus.respLayer2.failed             0                       # # of times layer fails timing
system.pim_sys.pimbus.respLayer3.succeeded            0                       # # of times layer succeeds timing
system.pim_sys.pimbus.respLayer3.failed             0                       # # of times layer fails timing
system.pim_sys.pimbus.respLayer4.occupancy          700                       # Layer occupancy (ticks)
system.pim_sys.pimbus.respLayer4.utilization          0.0                       # Layer utilization (%)
system.pim_sys.pimbus.respLayer4.succeeded            1                       # # of times layer succeeds timing
system.pim_sys.pimbus.respLayer4.failed             0                       # # of times layer fails timing
system.seriallink0.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.seriallink0.clk_domain.clock               100                       # Clock period in ticks
system.seriallink1.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.seriallink1.clk_domain.clock               100                       # Clock period in ticks
system.seriallink2.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.seriallink2.clk_domain.clock               100                       # Clock period in ticks
system.seriallink3.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.seriallink3.clk_domain.clock               100                       # Clock period in ticks
system.l2.tags.replacements                     63635                       # number of replacements
system.l2.tags.tagsinuse                  8037.192584                       # Cycle average of tags in use
system.l2.tags.total_refs                      164489                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     63635                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.584883                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     3446.417169                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu0.dtb.walker     2.440665                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu0.inst    67.435648                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu0.data   732.298657                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu1.dtb.walker     3.230007                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu1.inst    69.058572                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu1.data   704.285235                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu2.dtb.walker     1.707254                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu2.itb.walker     0.100118                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu2.inst    86.569501                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu2.data   739.183235                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu3.dtb.walker     4.886339                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu3.inst    60.362829                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu3.data   701.998264                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu4.dtb.walker     3.340571                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu4.itb.walker     0.026574                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu4.inst    12.724546                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu4.data   664.135022                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu5.dtb.walker     2.200676                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu5.itb.walker     0.202959                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu5.inst    22.210353                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu5.data   624.417295                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu7.dtb.walker     1.041307                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu7.inst    62.982549                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu7.data    23.937243                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.420705                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu0.dtb.walker     0.000298                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu0.inst     0.008232                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu0.data     0.089392                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu1.dtb.walker     0.000394                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu1.inst     0.008430                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu1.data     0.085972                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu2.dtb.walker     0.000208                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu2.itb.walker     0.000012                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu2.inst     0.010568                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu2.data     0.090232                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu3.dtb.walker     0.000596                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu3.inst     0.007369                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu3.data     0.085693                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu4.dtb.walker     0.000408                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu4.itb.walker     0.000003                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu4.inst     0.001553                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu4.data     0.081071                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu5.dtb.walker     0.000269                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu5.itb.walker     0.000025                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu5.inst     0.002711                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu5.data     0.076223                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu7.dtb.walker     0.000127                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu7.inst     0.007688                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu7.data     0.002922                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.981103                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1023            21                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024          8028                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::1            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::2            5                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::4           14                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           22                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          117                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1109                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         6028                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          752                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1023     0.002563                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.979980                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   5788983                       # Number of tag accesses
system.l2.tags.data_accesses                  5788983                       # Number of data accesses
system.l2.ReadReq_hits::system.cpu0.dtb.walker         4711                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu0.inst        19929                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu0.data        27336                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu1.dtb.walker         4739                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu1.inst        18654                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu1.data        27846                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu2.dtb.walker         4667                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu2.inst        15111                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu2.data        30549                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu3.dtb.walker         4707                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu3.inst        18957                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu3.data        26769                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu4.dtb.walker         4699                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu4.itb.walker           14                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu4.inst        18314                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu4.data        27927                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu5.dtb.walker         4731                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu5.itb.walker           15                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu5.inst        17435                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu5.data        30968                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu7.dtb.walker            4                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu7.inst          254                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu7.data           87                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  308423                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            63539                       # number of Writeback hits
system.l2.Writeback_hits::total                 63539                       # number of Writeback hits
system.l2.UpgradeReq_hits::system.cpu0.data          167                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::system.cpu1.data           83                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::system.cpu2.data           75                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::system.cpu3.data           78                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::system.cpu4.data          145                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::system.cpu5.data          112                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::system.cpu7.data            4                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  664                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::system.cpu0.data           32                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::system.cpu1.data           38                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::system.cpu2.data           19                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::system.cpu3.data           25                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::system.cpu4.data           16                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::system.cpu5.data           20                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                150                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::system.cpu0.data         1996                       # number of ReadExReq hits
system.l2.ReadExReq_hits::system.cpu1.data         1863                       # number of ReadExReq hits
system.l2.ReadExReq_hits::system.cpu2.data         1963                       # number of ReadExReq hits
system.l2.ReadExReq_hits::system.cpu3.data         2086                       # number of ReadExReq hits
system.l2.ReadExReq_hits::system.cpu4.data         1627                       # number of ReadExReq hits
system.l2.ReadExReq_hits::system.cpu5.data         1802                       # number of ReadExReq hits
system.l2.ReadExReq_hits::system.cpu7.data            9                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 11346                       # number of ReadExReq hits
system.l2.demand_hits::system.cpu0.dtb.walker         4711                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu0.inst         19929                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu0.data         29332                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu1.dtb.walker         4739                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu1.inst         18654                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu1.data         29709                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu2.dtb.walker         4667                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu2.inst         15111                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu2.data         32512                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu3.dtb.walker         4707                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu3.inst         18957                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu3.data         28855                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu4.dtb.walker         4699                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu4.itb.walker           14                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu4.inst         18314                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu4.data         29554                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu5.dtb.walker         4731                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu5.itb.walker           15                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu5.inst         17435                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu5.data         32770                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu7.dtb.walker            4                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu7.inst           254                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu7.data            96                       # number of demand (read+write) hits
system.l2.demand_hits::total                   319769                       # number of demand (read+write) hits
system.l2.overall_hits::system.cpu0.dtb.walker         4711                       # number of overall hits
system.l2.overall_hits::system.cpu0.inst        19929                       # number of overall hits
system.l2.overall_hits::system.cpu0.data        29332                       # number of overall hits
system.l2.overall_hits::system.cpu1.dtb.walker         4739                       # number of overall hits
system.l2.overall_hits::system.cpu1.inst        18654                       # number of overall hits
system.l2.overall_hits::system.cpu1.data        29709                       # number of overall hits
system.l2.overall_hits::system.cpu2.dtb.walker         4667                       # number of overall hits
system.l2.overall_hits::system.cpu2.inst        15111                       # number of overall hits
system.l2.overall_hits::system.cpu2.data        32512                       # number of overall hits
system.l2.overall_hits::system.cpu3.dtb.walker         4707                       # number of overall hits
system.l2.overall_hits::system.cpu3.inst        18957                       # number of overall hits
system.l2.overall_hits::system.cpu3.data        28855                       # number of overall hits
system.l2.overall_hits::system.cpu4.dtb.walker         4699                       # number of overall hits
system.l2.overall_hits::system.cpu4.itb.walker           14                       # number of overall hits
system.l2.overall_hits::system.cpu4.inst        18314                       # number of overall hits
system.l2.overall_hits::system.cpu4.data        29554                       # number of overall hits
system.l2.overall_hits::system.cpu5.dtb.walker         4731                       # number of overall hits
system.l2.overall_hits::system.cpu5.itb.walker           15                       # number of overall hits
system.l2.overall_hits::system.cpu5.inst        17435                       # number of overall hits
system.l2.overall_hits::system.cpu5.data        32770                       # number of overall hits
system.l2.overall_hits::system.cpu7.dtb.walker            4                       # number of overall hits
system.l2.overall_hits::system.cpu7.inst          254                       # number of overall hits
system.l2.overall_hits::system.cpu7.data           96                       # number of overall hits
system.l2.overall_hits::total                  319769                       # number of overall hits
system.l2.ReadReq_misses::system.cpu0.dtb.walker           13                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu0.inst          272                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu0.data         8802                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu1.dtb.walker           18                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu1.inst          308                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu1.data         8795                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu2.dtb.walker           11                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu2.inst          319                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu2.data         8779                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu3.dtb.walker           13                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu3.inst          397                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu3.data         8576                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu4.dtb.walker           22                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu4.itb.walker            3                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu4.inst          387                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu4.data         8582                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu5.dtb.walker           18                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu5.itb.walker            2                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu5.inst          270                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu5.data         8426                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu7.dtb.walker            1                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu7.inst           88                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu7.data           27                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 54129                       # number of ReadReq misses
system.l2.UpgradeReq_misses::system.cpu0.data          649                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::system.cpu1.data          543                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::system.cpu2.data          634                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::system.cpu3.data          559                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::system.cpu4.data          577                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::system.cpu5.data          477                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::system.cpu7.data            9                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total               3448                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::system.cpu0.data        40482                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::system.cpu1.data        40607                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::system.cpu2.data        40342                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::system.cpu3.data        40560                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::system.cpu4.data        40693                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::system.cpu5.data        40352                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::system.cpu7.data            2                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total           243038                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::system.cpu0.data         4347                       # number of ReadExReq misses
system.l2.ReadExReq_misses::system.cpu1.data         4366                       # number of ReadExReq misses
system.l2.ReadExReq_misses::system.cpu2.data         4287                       # number of ReadExReq misses
system.l2.ReadExReq_misses::system.cpu3.data         4309                       # number of ReadExReq misses
system.l2.ReadExReq_misses::system.cpu4.data         4299                       # number of ReadExReq misses
system.l2.ReadExReq_misses::system.cpu5.data         4331                       # number of ReadExReq misses
system.l2.ReadExReq_misses::system.cpu7.data            9                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               25948                       # number of ReadExReq misses
system.l2.demand_misses::system.cpu0.dtb.walker           13                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu0.inst          272                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu0.data        13149                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu1.dtb.walker           18                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu1.inst          308                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu1.data        13161                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu2.dtb.walker           11                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu2.inst          319                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu2.data        13066                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu3.dtb.walker           13                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu3.inst          397                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu3.data        12885                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu4.dtb.walker           22                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu4.itb.walker            3                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu4.inst          387                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu4.data        12881                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu5.dtb.walker           18                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu5.itb.walker            2                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu5.inst          270                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu5.data        12757                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu7.dtb.walker            1                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu7.inst           88                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu7.data           36                       # number of demand (read+write) misses
system.l2.demand_misses::total                  80077                       # number of demand (read+write) misses
system.l2.overall_misses::system.cpu0.dtb.walker           13                       # number of overall misses
system.l2.overall_misses::system.cpu0.inst          272                       # number of overall misses
system.l2.overall_misses::system.cpu0.data        13149                       # number of overall misses
system.l2.overall_misses::system.cpu1.dtb.walker           18                       # number of overall misses
system.l2.overall_misses::system.cpu1.inst          308                       # number of overall misses
system.l2.overall_misses::system.cpu1.data        13161                       # number of overall misses
system.l2.overall_misses::system.cpu2.dtb.walker           11                       # number of overall misses
system.l2.overall_misses::system.cpu2.inst          319                       # number of overall misses
system.l2.overall_misses::system.cpu2.data        13066                       # number of overall misses
system.l2.overall_misses::system.cpu3.dtb.walker           13                       # number of overall misses
system.l2.overall_misses::system.cpu3.inst          397                       # number of overall misses
system.l2.overall_misses::system.cpu3.data        12885                       # number of overall misses
system.l2.overall_misses::system.cpu4.dtb.walker           22                       # number of overall misses
system.l2.overall_misses::system.cpu4.itb.walker            3                       # number of overall misses
system.l2.overall_misses::system.cpu4.inst          387                       # number of overall misses
system.l2.overall_misses::system.cpu4.data        12881                       # number of overall misses
system.l2.overall_misses::system.cpu5.dtb.walker           18                       # number of overall misses
system.l2.overall_misses::system.cpu5.itb.walker            2                       # number of overall misses
system.l2.overall_misses::system.cpu5.inst          270                       # number of overall misses
system.l2.overall_misses::system.cpu5.data        12757                       # number of overall misses
system.l2.overall_misses::system.cpu7.dtb.walker            1                       # number of overall misses
system.l2.overall_misses::system.cpu7.inst           88                       # number of overall misses
system.l2.overall_misses::system.cpu7.data           36                       # number of overall misses
system.l2.overall_misses::total                 80077                       # number of overall misses
system.l2.ReadReq_miss_latency::system.cpu0.dtb.walker      1700500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu0.inst     31718500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu0.data    890481230                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu1.dtb.walker      1733500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu1.inst     35711500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu1.data    882454726                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu2.dtb.walker      1411000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu2.inst     37252500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu2.data    886853267                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu3.dtb.walker      1357500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu3.inst     47479000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu3.data    864169275                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu4.dtb.walker      2596500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu4.itb.walker       400500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu4.inst     45889500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu4.data    868089308                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu5.dtb.walker      1842000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu5.itb.walker       249000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu5.inst     31533000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu5.data    850830286                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu7.dtb.walker       124000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu7.inst     11179000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu7.data      3506999                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      5498562591                       # number of ReadReq miss cycles
system.l2.UpgradeReq_miss_latency::system.cpu0.data     18214000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::system.cpu1.data     18522499                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::system.cpu2.data     20569000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::system.cpu3.data     14670000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::system.cpu4.data     16735000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::system.cpu5.data     10574998                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::system.cpu7.data       262000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total     99547497                       # number of UpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::system.cpu0.data      3337000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::system.cpu1.data      2022500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::system.cpu2.data      1902000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::system.cpu3.data      2546500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::system.cpu4.data      3460999                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::system.cpu5.data      2355000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total     15623999                       # number of SCUpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::system.cpu0.data    538879490                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::system.cpu1.data    537263494                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::system.cpu2.data    531007498                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::system.cpu3.data    534494494                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::system.cpu4.data    532864493                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::system.cpu5.data    533922998                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::system.cpu7.data      1125000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    3209557467                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::system.cpu0.dtb.walker      1700500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu0.inst     31718500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu0.data   1429360720                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu1.dtb.walker      1733500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu1.inst     35711500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu1.data   1419718220                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu2.dtb.walker      1411000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu2.inst     37252500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu2.data   1417860765                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu3.dtb.walker      1357500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu3.inst     47479000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu3.data   1398663769                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu4.dtb.walker      2596500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu4.itb.walker       400500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu4.inst     45889500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu4.data   1400953801                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu5.dtb.walker      1842000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu5.itb.walker       249000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu5.inst     31533000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu5.data   1384753284                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu7.dtb.walker       124000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu7.inst     11179000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu7.data      4631999                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       8708120058                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::system.cpu0.dtb.walker      1700500                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu0.inst     31718500                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu0.data   1429360720                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu1.dtb.walker      1733500                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu1.inst     35711500                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu1.data   1419718220                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu2.dtb.walker      1411000                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu2.inst     37252500                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu2.data   1417860765                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu3.dtb.walker      1357500                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu3.inst     47479000                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu3.data   1398663769                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu4.dtb.walker      2596500                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu4.itb.walker       400500                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu4.inst     45889500                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu4.data   1400953801                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu5.dtb.walker      1842000                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu5.itb.walker       249000                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu5.inst     31533000                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu5.data   1384753284                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu7.dtb.walker       124000                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu7.inst     11179000                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu7.data      4631999                       # number of overall miss cycles
system.l2.overall_miss_latency::total      8708120058                       # number of overall miss cycles
system.l2.ReadReq_accesses::system.cpu0.dtb.walker         4724                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu0.inst        20201                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu0.data        36138                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu1.dtb.walker         4757                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu1.inst        18962                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu1.data        36641                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu2.dtb.walker         4678                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu2.inst        15430                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu2.data        39328                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu3.dtb.walker         4720                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu3.inst        19354                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu3.data        35345                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu4.dtb.walker         4721                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu4.itb.walker           17                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu4.inst        18701                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu4.data        36509                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu5.dtb.walker         4749                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu5.itb.walker           17                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu5.inst        17705                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu5.data        39394                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu7.dtb.walker            5                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu7.inst          342                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu7.data          114                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              362552                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        63539                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             63539                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::system.cpu0.data          816                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::system.cpu1.data          626                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::system.cpu2.data          709                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::system.cpu3.data          637                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::system.cpu4.data          722                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::system.cpu5.data          589                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::system.cpu7.data           13                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             4112                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::system.cpu0.data        40514                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::system.cpu1.data        40645                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::system.cpu2.data        40361                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::system.cpu3.data        40585                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::system.cpu4.data        40709                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::system.cpu5.data        40372                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::system.cpu7.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total         243188                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::system.cpu0.data         6343                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::system.cpu1.data         6229                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::system.cpu2.data         6250                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::system.cpu3.data         6395                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::system.cpu4.data         5926                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::system.cpu5.data         6133                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::system.cpu7.data           18                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             37294                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::system.cpu0.dtb.walker         4724                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu0.inst        20201                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu0.data        42481                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu1.dtb.walker         4757                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu1.inst        18962                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu1.data        42870                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu2.dtb.walker         4678                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu2.inst        15430                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu2.data        45578                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu3.dtb.walker         4720                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu3.inst        19354                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu3.data        41740                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu4.dtb.walker         4721                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu4.itb.walker           17                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu4.inst        18701                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu4.data        42435                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu5.dtb.walker         4749                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu5.itb.walker           17                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu5.inst        17705                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu5.data        45527                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu7.dtb.walker            5                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu7.inst          342                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu7.data          132                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               399846                       # number of demand (read+write) accesses
system.l2.overall_accesses::system.cpu0.dtb.walker         4724                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu0.inst        20201                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu0.data        42481                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu1.dtb.walker         4757                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu1.inst        18962                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu1.data        42870                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu2.dtb.walker         4678                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu2.inst        15430                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu2.data        45578                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu3.dtb.walker         4720                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu3.inst        19354                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu3.data        41740                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu4.dtb.walker         4721                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu4.itb.walker           17                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu4.inst        18701                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu4.data        42435                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu5.dtb.walker         4749                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu5.itb.walker           17                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu5.inst        17705                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu5.data        45527                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu7.dtb.walker            5                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu7.inst          342                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu7.data          132                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              399846                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::system.cpu0.dtb.walker     0.002752                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu0.inst     0.013465                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu0.data     0.243566                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu1.dtb.walker     0.003784                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu1.inst     0.016243                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu1.data     0.240032                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu2.dtb.walker     0.002351                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu2.inst     0.020674                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu2.data     0.223225                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu3.dtb.walker     0.002754                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu3.inst     0.020513                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu3.data     0.242637                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu4.dtb.walker     0.004660                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu4.itb.walker     0.176471                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu4.inst     0.020694                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu4.data     0.235065                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu5.dtb.walker     0.003790                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu5.itb.walker     0.117647                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu5.inst     0.015250                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu5.data     0.213890                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu7.dtb.walker     0.200000                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu7.inst     0.257310                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu7.data     0.236842                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.149300                       # miss rate for ReadReq accesses
system.l2.UpgradeReq_miss_rate::system.cpu0.data     0.795343                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::system.cpu1.data     0.867412                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::system.cpu2.data     0.894217                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::system.cpu3.data     0.877551                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::system.cpu4.data     0.799169                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::system.cpu5.data     0.809847                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::system.cpu7.data     0.692308                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.838521                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::system.cpu0.data     0.999210                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::system.cpu1.data     0.999065                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::system.cpu2.data     0.999529                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::system.cpu3.data     0.999384                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::system.cpu4.data     0.999607                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::system.cpu5.data     0.999505                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::system.cpu7.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.999383                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::system.cpu0.data     0.685322                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::system.cpu1.data     0.700915                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::system.cpu2.data     0.685920                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::system.cpu3.data     0.673808                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::system.cpu4.data     0.725447                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::system.cpu5.data     0.706180                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::system.cpu7.data     0.500000                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.695769                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::system.cpu0.dtb.walker     0.002752                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu0.inst     0.013465                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu0.data     0.309527                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu1.dtb.walker     0.003784                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu1.inst     0.016243                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu1.data     0.306998                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu2.dtb.walker     0.002351                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu2.inst     0.020674                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu2.data     0.286673                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu3.dtb.walker     0.002754                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu3.inst     0.020513                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu3.data     0.308697                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu4.dtb.walker     0.004660                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu4.itb.walker     0.176471                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu4.inst     0.020694                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu4.data     0.303547                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu5.dtb.walker     0.003790                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu5.itb.walker     0.117647                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu5.inst     0.015250                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu5.data     0.280207                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu7.dtb.walker     0.200000                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu7.inst     0.257310                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu7.data     0.272727                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.200270                       # miss rate for demand accesses
system.l2.overall_miss_rate::system.cpu0.dtb.walker     0.002752                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu0.inst     0.013465                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu0.data     0.309527                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu1.dtb.walker     0.003784                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu1.inst     0.016243                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu1.data     0.306998                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu2.dtb.walker     0.002351                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu2.inst     0.020674                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu2.data     0.286673                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu3.dtb.walker     0.002754                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu3.inst     0.020513                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu3.data     0.308697                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu4.dtb.walker     0.004660                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu4.itb.walker     0.176471                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu4.inst     0.020694                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu4.data     0.303547                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu5.dtb.walker     0.003790                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu5.itb.walker     0.117647                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu5.inst     0.015250                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu5.data     0.280207                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu7.dtb.walker     0.200000                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu7.inst     0.257310                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu7.data     0.272727                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.200270                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::system.cpu0.dtb.walker 130807.692308                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu0.inst 116612.132353                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu0.data 101168.056124                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu1.dtb.walker 96305.555556                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu1.inst 115946.428571                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu1.data 100335.955202                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu2.dtb.walker 128272.727273                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu2.inst 116778.996865                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu2.data 101019.850439                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu3.dtb.walker 104423.076923                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu3.inst 119594.458438                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu3.data 100766.006880                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu4.dtb.walker 118022.727273                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu4.itb.walker       133500                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu4.inst 118577.519380                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu4.data 101152.331391                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu5.dtb.walker 102333.333333                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu5.itb.walker       124500                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu5.inst 116788.888889                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu5.data 100976.772609                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu7.dtb.walker       124000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu7.inst 127034.090909                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu7.data 129888.851852                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 101582.563709                       # average ReadReq miss latency
system.l2.UpgradeReq_avg_miss_latency::system.cpu0.data 28064.714946                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::system.cpu1.data 34111.416206                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::system.cpu2.data 32443.217666                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::system.cpu3.data 26243.291592                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::system.cpu4.data 29003.466205                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::system.cpu5.data 22169.807128                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::system.cpu7.data 29111.111111                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 28871.083817                       # average UpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::system.cpu0.data    82.431698                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::system.cpu1.data    49.806684                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::system.cpu2.data    47.146894                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::system.cpu3.data    62.783531                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::system.cpu4.data    85.051458                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::system.cpu5.data    58.361420                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total    64.286239                       # average SCUpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::system.cpu0.data 123965.836209                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::system.cpu1.data 123056.228585                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::system.cpu2.data 123864.590156                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::system.cpu3.data 124041.423532                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::system.cpu4.data 123950.800884                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::system.cpu5.data 123279.380743                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::system.cpu7.data       125000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 123691.901765                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::system.cpu0.dtb.walker 130807.692308                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu0.inst 116612.132353                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu0.data 108704.899232                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu1.dtb.walker 96305.555556                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu1.inst 115946.428571                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu1.data 107873.126662                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu2.dtb.walker 128272.727273                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu2.inst 116778.996865                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu2.data 108515.288918                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu3.dtb.walker 104423.076923                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu3.inst 119594.458438                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu3.data 108549.768646                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu4.dtb.walker 118022.727273                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu4.itb.walker       133500                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu4.inst 118577.519380                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu4.data 108761.260849                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu5.dtb.walker 102333.333333                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu5.itb.walker       124500                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu5.inst 116788.888889                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu5.data 108548.505448                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu7.dtb.walker       124000                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu7.inst 127034.090909                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu7.data 128666.638889                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 108746.831899                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu0.dtb.walker 130807.692308                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu0.inst 116612.132353                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu0.data 108704.899232                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu1.dtb.walker 96305.555556                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu1.inst 115946.428571                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu1.data 107873.126662                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu2.dtb.walker 128272.727273                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu2.inst 116778.996865                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu2.data 108515.288918                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu3.dtb.walker 104423.076923                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu3.inst 119594.458438                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu3.data 108549.768646                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu4.dtb.walker 118022.727273                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu4.itb.walker       133500                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu4.inst 118577.519380                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu4.data 108761.260849                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu5.dtb.walker 102333.333333                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu5.itb.walker       124500                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu5.inst 116788.888889                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu5.data 108548.505448                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu7.dtb.walker       124000                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu7.inst 127034.090909                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu7.data 128666.638889                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 108746.831899                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            0                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                29681                       # number of writebacks
system.l2.writebacks::total                     29681                       # number of writebacks
system.l2.ReadReq_mshr_hits::system.cpu0.inst          118                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu0.data         2455                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu1.dtb.walker            5                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu1.inst          197                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu1.data         2548                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu2.inst          153                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu2.data         2486                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu3.dtb.walker            3                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu3.inst          155                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu3.data         2451                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu4.dtb.walker            3                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu4.inst          167                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu4.data         2468                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu5.dtb.walker            4                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu5.inst          162                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu5.data         2412                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::total              15787                       # number of ReadReq MSHR hits
system.l2.demand_mshr_hits::system.cpu0.inst          118                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu0.data         2455                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu1.dtb.walker            5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu1.inst          197                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu1.data         2548                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu2.inst          153                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu2.data         2486                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu3.dtb.walker            3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu3.inst          155                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu3.data         2451                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu4.dtb.walker            3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu4.inst          167                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu4.data         2468                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu5.dtb.walker            4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu5.inst          162                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu5.data         2412                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total               15787                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::system.cpu0.inst          118                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu0.data         2455                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu1.dtb.walker            5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu1.inst          197                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu1.data         2548                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu2.inst          153                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu2.data         2486                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu3.dtb.walker            3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu3.inst          155                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu3.data         2451                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu4.dtb.walker            3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu4.inst          167                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu4.data         2468                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu5.dtb.walker            4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu5.inst          162                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu5.data         2412                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total              15787                       # number of overall MSHR hits
system.l2.ReadReq_mshr_misses::system.cpu0.dtb.walker           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu0.inst          154                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu0.data         6347                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu1.dtb.walker           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu1.inst          111                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu1.data         6247                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu2.dtb.walker           11                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu2.inst          166                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu2.data         6293                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu3.dtb.walker           10                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu3.inst          242                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu3.data         6125                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu4.dtb.walker           19                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu4.itb.walker            3                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu4.inst          220                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu4.data         6114                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu5.dtb.walker           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu5.itb.walker            2                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu5.inst          108                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu5.data         6014                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu7.dtb.walker            1                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu7.inst           88                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu7.data           27                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            38342                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_mshr_misses::system.cpu0.data          649                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::system.cpu1.data          543                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::system.cpu2.data          634                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::system.cpu3.data          559                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::system.cpu4.data          577                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::system.cpu5.data          477                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::system.cpu7.data            9                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total          3448                       # number of UpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::system.cpu0.data        40482                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::system.cpu1.data        40607                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::system.cpu2.data        40342                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::system.cpu3.data        40560                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::system.cpu4.data        40693                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::system.cpu5.data        40352                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::system.cpu7.data            2                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total       243038                       # number of SCUpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::system.cpu0.data         4347                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::system.cpu1.data         4366                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::system.cpu2.data         4287                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::system.cpu3.data         4309                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::system.cpu4.data         4299                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::system.cpu5.data         4331                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::system.cpu7.data            9                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          25948                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::system.cpu0.dtb.walker           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu0.inst          154                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu0.data        10694                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu1.dtb.walker           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu1.inst          111                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu1.data        10613                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu2.dtb.walker           11                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu2.inst          166                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu2.data        10580                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu3.dtb.walker           10                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu3.inst          242                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu3.data        10434                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu4.dtb.walker           19                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu4.itb.walker            3                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu4.inst          220                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu4.data        10413                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu5.dtb.walker           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu5.itb.walker            2                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu5.inst          108                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu5.data        10345                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu7.dtb.walker            1                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu7.inst           88                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu7.data           36                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             64290                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::system.cpu0.dtb.walker           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu0.inst          154                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu0.data        10694                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu1.dtb.walker           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu1.inst          111                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu1.data        10613                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu2.dtb.walker           11                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu2.inst          166                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu2.data        10580                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu3.dtb.walker           10                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu3.inst          242                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu3.data        10434                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu4.dtb.walker           19                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu4.itb.walker            3                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu4.inst          220                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu4.data        10413                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu5.dtb.walker           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu5.itb.walker            2                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu5.inst          108                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu5.data        10345                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu7.dtb.walker            1                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu7.inst           88                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu7.data           36                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            64290                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::system.cpu0.dtb.walker      1557500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu0.inst     17805000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu0.data    729516258                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu1.dtb.walker      1472000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu1.inst     13015000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu1.data    716463243                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu2.dtb.walker      1290000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu2.inst     19124000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu2.data    719798780                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu3.dtb.walker      1186000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu3.inst     27814500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu3.data    701451297                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu4.dtb.walker      2216000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu4.itb.walker       367500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu4.inst     25320000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu4.data    703503322                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu5.dtb.walker      1592500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu5.itb.walker       227000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu5.inst     12379500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu5.data    690233807                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu7.dtb.walker       113000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu7.inst     10211000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu7.data      3209999                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   4399867206                       # number of ReadReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::system.cpu0.data     35351997                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::system.cpu1.data     29551993                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::system.cpu2.data     34440500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::system.cpu3.data     30424994                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::system.cpu4.data     31394994                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::system.cpu5.data     25949995                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::system.cpu7.data       491500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total    187605973                       # number of UpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::system.cpu0.data   2203447436                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::system.cpu1.data   2210372925                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::system.cpu2.data   2196193476                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::system.cpu3.data   2207780456                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::system.cpu4.data   2215095969                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::system.cpu5.data   2196563442                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::system.cpu7.data       108500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total  13229562204                       # number of SCUpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::system.cpu0.data    491062490                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::system.cpu1.data    489237494                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::system.cpu2.data    483850498                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::system.cpu3.data    487095494                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::system.cpu4.data    485575493                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::system.cpu5.data    486281998                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::system.cpu7.data      1026000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   2924129467                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu0.dtb.walker      1557500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu0.inst     17805000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu0.data   1220578748                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu1.dtb.walker      1472000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu1.inst     13015000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu1.data   1205700737                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu2.dtb.walker      1290000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu2.inst     19124000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu2.data   1203649278                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu3.dtb.walker      1186000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu3.inst     27814500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu3.data   1188546791                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu4.dtb.walker      2216000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu4.itb.walker       367500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu4.inst     25320000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu4.data   1189078815                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu5.dtb.walker      1592500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu5.itb.walker       227000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu5.inst     12379500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu5.data   1176515805                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu7.dtb.walker       113000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu7.inst     10211000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu7.data      4235999                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   7323996673                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu0.dtb.walker      1557500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu0.inst     17805000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu0.data   1220578748                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu1.dtb.walker      1472000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu1.inst     13015000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu1.data   1205700737                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu2.dtb.walker      1290000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu2.inst     19124000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu2.data   1203649278                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu3.dtb.walker      1186000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu3.inst     27814500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu3.data   1188546791                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu4.dtb.walker      2216000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu4.itb.walker       367500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu4.inst     25320000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu4.data   1189078815                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu5.dtb.walker      1592500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu5.itb.walker       227000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu5.inst     12379500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu5.data   1176515805                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu7.dtb.walker       113000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu7.inst     10211000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu7.data      4235999                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   7323996673                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_uncacheable_latency::system.cpu0.data      2341499                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::system.cpu1.data      1981000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::system.cpu2.data      1222498                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::system.cpu3.data      2179499                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::system.cpu4.data      1972000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::system.cpu5.data      1841500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::system.cpu7.data        40000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::total     11577996                       # number of ReadReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::system.cpu0.data      2101499                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::system.cpu1.data      1846500                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::system.cpu2.data      1166499                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::system.cpu3.data      1881996                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::system.cpu4.data      1908997                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::system.cpu5.data      1500998                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::system.cpu7.data        54500                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::total     10460989                       # number of WriteReq MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::system.cpu0.data      4442998                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::system.cpu1.data      3827500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::system.cpu2.data      2388997                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::system.cpu3.data      4061495                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::system.cpu4.data      3880997                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::system.cpu5.data      3342498                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::system.cpu7.data        94500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total     22038985                       # number of overall MSHR uncacheable cycles
system.l2.ReadReq_mshr_miss_rate::system.cpu0.dtb.walker     0.002752                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu0.inst     0.007623                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu0.data     0.175632                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu1.dtb.walker     0.002733                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu1.inst     0.005854                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu1.data     0.170492                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu2.dtb.walker     0.002351                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu2.inst     0.010758                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu2.data     0.160013                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu3.dtb.walker     0.002119                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu3.inst     0.012504                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu3.data     0.173292                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu4.dtb.walker     0.004025                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu4.itb.walker     0.176471                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu4.inst     0.011764                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu4.data     0.167466                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu5.dtb.walker     0.002948                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu5.itb.walker     0.117647                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu5.inst     0.006100                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu5.data     0.152663                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu7.dtb.walker     0.200000                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu7.inst     0.257310                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu7.data     0.236842                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.105756                       # mshr miss rate for ReadReq accesses
system.l2.UpgradeReq_mshr_miss_rate::system.cpu0.data     0.795343                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::system.cpu1.data     0.867412                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::system.cpu2.data     0.894217                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::system.cpu3.data     0.877551                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::system.cpu4.data     0.799169                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::system.cpu5.data     0.809847                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::system.cpu7.data     0.692308                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.838521                       # mshr miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::system.cpu0.data     0.999210                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::system.cpu1.data     0.999065                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::system.cpu2.data     0.999529                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::system.cpu3.data     0.999384                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::system.cpu4.data     0.999607                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::system.cpu5.data     0.999505                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::system.cpu7.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.999383                       # mshr miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::system.cpu0.data     0.685322                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::system.cpu1.data     0.700915                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::system.cpu2.data     0.685920                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::system.cpu3.data     0.673808                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::system.cpu4.data     0.725447                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::system.cpu5.data     0.706180                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::system.cpu7.data     0.500000                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.695769                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::system.cpu0.dtb.walker     0.002752                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu0.inst     0.007623                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu0.data     0.251736                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu1.dtb.walker     0.002733                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu1.inst     0.005854                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu1.data     0.247562                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu2.dtb.walker     0.002351                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu2.inst     0.010758                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu2.data     0.232130                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu3.dtb.walker     0.002119                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu3.inst     0.012504                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu3.data     0.249976                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu4.dtb.walker     0.004025                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu4.itb.walker     0.176471                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu4.inst     0.011764                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu4.data     0.245387                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu5.dtb.walker     0.002948                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu5.itb.walker     0.117647                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu5.inst     0.006100                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu5.data     0.227228                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu7.dtb.walker     0.200000                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu7.inst     0.257310                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu7.data     0.272727                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.160787                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::system.cpu0.dtb.walker     0.002752                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu0.inst     0.007623                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu0.data     0.251736                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu1.dtb.walker     0.002733                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu1.inst     0.005854                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu1.data     0.247562                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu2.dtb.walker     0.002351                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu2.inst     0.010758                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu2.data     0.232130                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu3.dtb.walker     0.002119                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu3.inst     0.012504                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu3.data     0.249976                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu4.dtb.walker     0.004025                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu4.itb.walker     0.176471                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu4.inst     0.011764                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu4.data     0.245387                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu5.dtb.walker     0.002948                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu5.itb.walker     0.117647                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu5.inst     0.006100                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu5.data     0.227228                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu7.dtb.walker     0.200000                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu7.inst     0.257310                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu7.data     0.272727                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.160787                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu0.dtb.walker 119807.692308                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu0.inst 115616.883117                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu0.data 114938.751851                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu1.dtb.walker 113230.769231                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu1.inst 117252.252252                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu1.data 114689.169681                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu2.dtb.walker 117272.727273                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu2.inst 115204.819277                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu2.data 114380.864453                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu3.dtb.walker       118600                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu3.inst 114935.950413                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu3.data 114522.660735                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu4.dtb.walker 116631.578947                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu4.itb.walker       122500                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu4.inst 115090.909091                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu4.data 115064.331371                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu5.dtb.walker       113750                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu5.itb.walker       113500                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu5.inst       114625                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu5.data 114771.168440                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu7.dtb.walker       113000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu7.inst 116034.090909                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu7.data 118888.851852                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 114753.200303                       # average ReadReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::system.cpu0.data 54471.489985                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::system.cpu1.data 54423.559853                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::system.cpu2.data 54322.555205                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::system.cpu3.data 54427.538462                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::system.cpu4.data 54410.734835                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::system.cpu5.data 54402.505241                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::system.cpu7.data 54611.111111                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 54410.084977                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::system.cpu0.data 54430.300776                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::system.cpu1.data 54433.297830                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::system.cpu2.data 54439.380199                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::system.cpu3.data 54432.457002                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::system.cpu4.data 54434.324552                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::system.cpu5.data 54435.057544                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::system.cpu7.data        54250                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 54434.130482                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::system.cpu0.data 112965.836209                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::system.cpu1.data 112056.228585                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::system.cpu2.data 112864.590156                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::system.cpu3.data 113041.423532                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::system.cpu4.data 112950.800884                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::system.cpu5.data 112279.380743                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::system.cpu7.data       114000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 112691.901765                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu0.dtb.walker 119807.692308                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu0.inst 115616.883117                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu0.data 114136.782121                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu1.dtb.walker 113230.769231                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu1.inst 117252.252252                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu1.data 113606.024404                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu2.dtb.walker 117272.727273                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu2.inst 115204.819277                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu2.data 113766.472401                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu3.dtb.walker       118600                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu3.inst 114935.950413                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu3.data 113910.944125                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu4.dtb.walker 116631.578947                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu4.itb.walker       122500                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu4.inst 115090.909091                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu4.data 114191.761740                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu5.dtb.walker       113750                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu5.itb.walker       113500                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu5.inst       114625                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu5.data 113727.965684                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu7.dtb.walker       113000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu7.inst 116034.090909                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu7.data 117666.638889                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 113921.242386                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu0.dtb.walker 119807.692308                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu0.inst 115616.883117                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu0.data 114136.782121                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu1.dtb.walker 113230.769231                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu1.inst 117252.252252                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu1.data 113606.024404                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu2.dtb.walker 117272.727273                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu2.inst 115204.819277                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu2.data 113766.472401                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu3.dtb.walker       118600                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu3.inst 114935.950413                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu3.data 113910.944125                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu4.dtb.walker 116631.578947                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu4.itb.walker       122500                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu4.inst 115090.909091                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu4.data 114191.761740                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu5.dtb.walker       113750                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu5.itb.walker       113500                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu5.inst       114625                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu5.data 113727.965684                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu7.dtb.walker       113000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu7.inst 116034.090909                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu7.data 117666.638889                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 113921.242386                       # average overall mshr miss latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::system.cpu0.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::system.cpu1.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::system.cpu2.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::system.cpu3.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::system.cpu4.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::system.cpu5.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::system.cpu7.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::system.cpu0.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::system.cpu1.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::system.cpu2.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::system.cpu3.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::system.cpu4.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::system.cpu5.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::system.cpu7.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::system.cpu0.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::system.cpu1.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::system.cpu2.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::system.cpu3.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::system.cpu4.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::system.cpu5.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::system.cpu7.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.l2.waiting_on_retry                       1855                       # Number of times sendTimingReq failed
system.Lmon0.readBurstLengthHist::samples        15918                       # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::mean            256                       # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::gmean    256.000000                       # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::stdev             0                       # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::0-15              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::16-31             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::32-47             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::48-63             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::64-79             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::80-95             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::96-111            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::112-127            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::128-143            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::144-159            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::160-175            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::176-191            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::192-207            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::208-223            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::224-239            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::240-255            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::256-271        15918    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::total         15918                       # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::samples         7419                       # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::mean           256                       # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::gmean   256.000000                       # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::stdev            0                       # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::0-15             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::16-31            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::32-47            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::48-63            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::64-79            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::80-95            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::96-111            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::112-127            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::128-143            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::144-159            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::160-175            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::176-191            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::192-207            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::208-223            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::224-239            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::240-255            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::256-271         7419    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::total         7419                       # Histogram of burst lengths of transmitted packets
system.Lmon0.readBandwidthHist::samples          7533                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::mean     54024054.161689                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::gmean               0                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::stdev    50566729.285628                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::0-3.35544e+07         3601     47.80%     47.80% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::3.35544e+07-6.71089e+07         1762     23.39%     71.19% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::6.71089e+07-1.00663e+08          762     10.12%     81.31% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::1.00663e+08-1.34218e+08          837     11.11%     92.42% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::1.34218e+08-1.67772e+08          286      3.80%     96.22% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::1.67772e+08-2.01327e+08          151      2.00%     98.22% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::2.01327e+08-2.34881e+08           97      1.29%     99.51% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::2.34881e+08-2.68435e+08            8      0.11%     99.62% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::2.68435e+08-3.0199e+08            9      0.12%     99.73% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::3.0199e+08-3.35544e+08           15      0.20%     99.93% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::3.35544e+08-3.69099e+08            1      0.01%     99.95% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::3.69099e+08-4.02653e+08            2      0.03%     99.97% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::4.02653e+08-4.36208e+08            1      0.01%     99.99% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::4.36208e+08-4.69762e+08            0      0.00%     99.99% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::4.69762e+08-5.03316e+08            0      0.00%     99.99% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::5.03316e+08-5.36871e+08            0      0.00%     99.99% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::5.36871e+08-5.70425e+08            1      0.01%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::5.70425e+08-6.0398e+08            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::6.0398e+08-6.37534e+08            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::6.37534e+08-6.71089e+08            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::total            7533                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.averageReadBandwidth        54085425.871125      0.00%      0.00% # Average read bandwidth (bytes/s)
system.Lmon0.totalReadBytes                   4075008                       # Number of bytes read
system.Lmon0.writeBandwidthHist::samples         7533                       # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::mean    25144617.018452                       # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::gmean              0                       # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::stdev   34703894.430804                       # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::0-3.35544e+07         5876     78.00%     78.00% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::3.35544e+07-6.71089e+07          903     11.99%     89.99% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::6.71089e+07-1.00663e+08          388      5.15%     95.14% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::1.00663e+08-1.34218e+08          257      3.41%     98.55% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::1.34218e+08-1.67772e+08           46      0.61%     99.16% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::1.67772e+08-2.01327e+08           30      0.40%     99.56% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::2.01327e+08-2.34881e+08           20      0.27%     99.83% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::2.34881e+08-2.68435e+08            3      0.04%     99.87% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::2.68435e+08-3.0199e+08            6      0.08%     99.95% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::3.0199e+08-3.35544e+08            1      0.01%     99.96% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::3.35544e+08-3.69099e+08            1      0.01%     99.97% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::3.69099e+08-4.02653e+08            0      0.00%     99.97% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::4.02653e+08-4.36208e+08            0      0.00%     99.97% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::4.36208e+08-4.69762e+08            1      0.01%     99.99% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::4.69762e+08-5.03316e+08            1      0.01%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::5.03316e+08-5.36871e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::5.36871e+08-5.70425e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::5.70425e+08-6.0398e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::6.0398e+08-6.37534e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::6.37534e+08-6.71089e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::total           7533                       # Histogram of write bandwidth (bytes/s)
system.Lmon0.averageWriteBandwidth       25207926.532094      0.00%      0.00% # Average write bandwidth (bytes/s)
system.Lmon0.totalWrittenBytes                1899264                       # Number of bytes written
system.Lmon0.readLatencyHist::samples           15918                       # Read request-response latency
system.Lmon0.readLatencyHist::mean       96128.150521                       # Read request-response latency
system.Lmon0.readLatencyHist::gmean      95769.244267                       # Read request-response latency
system.Lmon0.readLatencyHist::stdev      10408.770833                       # Read request-response latency
system.Lmon0.readLatencyHist::0-16383               0      0.00%      0.00% # Read request-response latency
system.Lmon0.readLatencyHist::16384-32767            0      0.00%      0.00% # Read request-response latency
system.Lmon0.readLatencyHist::32768-49151            3      0.02%      0.02% # Read request-response latency
system.Lmon0.readLatencyHist::49152-65535            0      0.00%      0.02% # Read request-response latency
system.Lmon0.readLatencyHist::65536-81919            1      0.01%      0.03% # Read request-response latency
system.Lmon0.readLatencyHist::81920-98303        15449     97.05%     97.08% # Read request-response latency
system.Lmon0.readLatencyHist::98304-114687          106      0.67%     97.74% # Read request-response latency
system.Lmon0.readLatencyHist::114688-131071          100      0.63%     98.37% # Read request-response latency
system.Lmon0.readLatencyHist::131072-147455           89      0.56%     98.93% # Read request-response latency
system.Lmon0.readLatencyHist::147456-163839           67      0.42%     99.35% # Read request-response latency
system.Lmon0.readLatencyHist::163840-180223           47      0.30%     99.65% # Read request-response latency
system.Lmon0.readLatencyHist::180224-196607            7      0.04%     99.69% # Read request-response latency
system.Lmon0.readLatencyHist::196608-212991            0      0.00%     99.69% # Read request-response latency
system.Lmon0.readLatencyHist::212992-229375           47      0.30%     99.99% # Read request-response latency
system.Lmon0.readLatencyHist::229376-245759            2      0.01%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::245760-262143            0      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::262144-278527            0      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::278528-294911            0      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::294912-311295            0      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::311296-327679            0      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::total             15918                       # Read request-response latency
system.Lmon0.writeLatencyHist::samples              0                       # Write request-response latency
system.Lmon0.writeLatencyHist::mean               0                       # Write request-response latency
system.Lmon0.writeLatencyHist::gmean              0                       # Write request-response latency
system.Lmon0.writeLatencyHist::stdev              0                       # Write request-response latency
system.Lmon0.writeLatencyHist::0                    0                       # Write request-response latency
system.Lmon0.writeLatencyHist::1                    0                       # Write request-response latency
system.Lmon0.writeLatencyHist::2                    0                       # Write request-response latency
system.Lmon0.writeLatencyHist::3                    0                       # Write request-response latency
system.Lmon0.writeLatencyHist::4                    0                       # Write request-response latency
system.Lmon0.writeLatencyHist::5                    0                       # Write request-response latency
system.Lmon0.writeLatencyHist::6                    0                       # Write request-response latency
system.Lmon0.writeLatencyHist::7                    0                       # Write request-response latency
system.Lmon0.writeLatencyHist::8                    0                       # Write request-response latency
system.Lmon0.writeLatencyHist::9                    0                       # Write request-response latency
system.Lmon0.writeLatencyHist::10                   0                       # Write request-response latency
system.Lmon0.writeLatencyHist::11                   0                       # Write request-response latency
system.Lmon0.writeLatencyHist::12                   0                       # Write request-response latency
system.Lmon0.writeLatencyHist::13                   0                       # Write request-response latency
system.Lmon0.writeLatencyHist::14                   0                       # Write request-response latency
system.Lmon0.writeLatencyHist::15                   0                       # Write request-response latency
system.Lmon0.writeLatencyHist::16                   0                       # Write request-response latency
system.Lmon0.writeLatencyHist::17                   0                       # Write request-response latency
system.Lmon0.writeLatencyHist::18                   0                       # Write request-response latency
system.Lmon0.writeLatencyHist::19                   0                       # Write request-response latency
system.Lmon0.writeLatencyHist::total                0                       # Write request-response latency
system.Lmon0.ittReadRead::samples               15918                       # Read-to-read inter transaction time
system.Lmon0.ittReadRead::mean           4733273.966579                       # Read-to-read inter transaction time
system.Lmon0.ittReadRead::stdev          5522885.464967                       # Read-to-read inter transaction time
system.Lmon0.ittReadRead::underflows                0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::1-5000                    1      0.01%      0.01% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::5001-10000                0      0.00%      0.01% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::10001-15000               0      0.00%      0.01% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::15001-20000               0      0.00%      0.01% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::20001-25000               0      0.00%      0.01% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::25001-30000               0      0.00%      0.01% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::30001-35000               0      0.00%      0.01% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::35001-40000               0      0.00%      0.01% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::40001-45000               1      0.01%      0.01% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::45001-50000               0      0.00%      0.01% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::50001-55000               0      0.00%      0.01% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::55001-60000               0      0.00%      0.01% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::60001-65000               0      0.00%      0.01% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::65001-70000               0      0.00%      0.01% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::70001-75000               0      0.00%      0.01% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::75001-80000               0      0.00%      0.01% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::80001-85000               0      0.00%      0.01% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::85001-90000               0      0.00%      0.01% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::90001-95000               0      0.00%      0.01% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::95001-100000              0      0.00%      0.01% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::overflows             15916     99.99%    100.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::min_value              3000                       # Read-to-read inter transaction time
system.Lmon0.ittReadRead::max_value          53142000                       # Read-to-read inter transaction time
system.Lmon0.ittReadRead::total                 15918                       # Read-to-read inter transaction time
system.Lmon0.ittWriteWrite::samples              7419                       # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::mean         10155018.735679                       # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::stdev        12901775.455883                       # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::underflows              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::1-5000                  0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::5001-10000              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::10001-15000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::15001-20000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::20001-25000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::25001-30000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::30001-35000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::35001-40000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::40001-45000             1      0.01%      0.01% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::45001-50000             1      0.01%      0.03% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::50001-55000             0      0.00%      0.03% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::55001-60000             0      0.00%      0.03% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::60001-65000             0      0.00%      0.03% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::65001-70000             2      0.03%      0.05% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::70001-75000             1      0.01%      0.07% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::75001-80000             0      0.00%      0.07% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::80001-85000             0      0.00%      0.07% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::85001-90000             0      0.00%      0.07% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::90001-95000             1      0.01%      0.08% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::95001-100000            1      0.01%      0.09% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::overflows            7412     99.91%    100.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::min_value           41000                       # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::max_value       145525000                       # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::total                7419                       # Write-to-write inter transaction time
system.Lmon0.ittReqReq::samples                 23337                       # Request-to-request inter transaction time
system.Lmon0.ittReqReq::mean             3228516.475982                       # Request-to-request inter transaction time
system.Lmon0.ittReqReq::stdev            3784371.735309                       # Request-to-request inter transaction time
system.Lmon0.ittReqReq::underflows                  0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::1-5000                      1      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::5001-10000                  0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::10001-15000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::15001-20000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::20001-25000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::25001-30000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::30001-35000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::35001-40000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::40001-45000                 2      0.01%      0.01% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::45001-50000                 1      0.00%      0.02% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::50001-55000                 1      0.00%      0.02% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::55001-60000                 0      0.00%      0.02% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::60001-65000                 1      0.00%      0.03% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::65001-70000                 2      0.01%      0.03% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::70001-75000                 3      0.01%      0.05% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::75001-80000                 0      0.00%      0.05% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::80001-85000                 0      0.00%      0.05% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::85001-90000                 1      0.00%      0.05% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::90001-95000                 1      0.00%      0.06% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::95001-100000                2      0.01%      0.06% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::overflows               23322     99.94%    100.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::min_value                3000                       # Request-to-request inter transaction time
system.Lmon0.ittReqReq::max_value            42825000                       # Request-to-request inter transaction time
system.Lmon0.ittReqReq::total                   23337                       # Request-to-request inter transaction time
system.Lmon0.outstandingReadsHist::samples         7533                       # Outstanding read transactions
system.Lmon0.outstandingReadsHist::mean      0.021107                       # Outstanding read transactions
system.Lmon0.outstandingReadsHist::gmean            0                       # Outstanding read transactions
system.Lmon0.outstandingReadsHist::stdev     0.143751                       # Outstanding read transactions
system.Lmon0.outstandingReadsHist::0             7374     97.89%     97.89% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::1              159      2.11%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::2                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::3                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::4                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::5                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::6                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::7                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::8                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::9                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::10               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::11               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::12               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::13               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::14               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::15               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::16               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::17               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::18               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::19               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::total         7533                       # Outstanding read transactions
system.Lmon0.outstandingWritesHist::samples         7533                       # Outstanding write transactions
system.Lmon0.outstandingWritesHist::mean            0                       # Outstanding write transactions
system.Lmon0.outstandingWritesHist::gmean            0                       # Outstanding write transactions
system.Lmon0.outstandingWritesHist::stdev            0                       # Outstanding write transactions
system.Lmon0.outstandingWritesHist::0            7533    100.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::1               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::2               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::3               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::4               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::5               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::6               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::7               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::8               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::9               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::10              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::11              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::12              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::13              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::14              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::15              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::16              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::17              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::18              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::19              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::total         7533                       # Outstanding write transactions
system.Lmon0.readTransHist::samples              7533                       # Histogram of read transactions per sample period
system.Lmon0.readTransHist::mean             2.110315                       # Histogram of read transactions per sample period
system.Lmon0.readTransHist::gmean                   0                       # Histogram of read transactions per sample period
system.Lmon0.readTransHist::stdev            1.974456                       # Histogram of read transactions per sample period
system.Lmon0.readTransHist::0-1                  3611     47.94%     47.94% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::2-3                  2518     33.43%     81.36% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::4-5                   826     10.97%     92.33% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::6-7                   445      5.91%     98.23% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::8-9                    96      1.27%     99.51% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::10-11                  17      0.23%     99.73% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::12-13                  14      0.19%     99.92% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::14-15                   5      0.07%     99.99% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::16-17                   0      0.00%     99.99% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::18-19                   0      0.00%     99.99% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::20-21                   1      0.01%    100.00% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::22-23                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::24-25                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::26-27                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::28-29                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::30-31                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::32-33                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::34-35                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::36-37                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::38-39                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::total                7533                       # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::samples             7533                       # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::mean            0.982212                       # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::gmean                  0                       # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::stdev           1.355621                       # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::0                   3379     44.86%     44.86% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::1                   2497     33.15%     78.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::2                    903     11.99%     89.99% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::3                    388      5.15%     95.14% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::4                    164      2.18%     97.32% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::5                     93      1.23%     98.55% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::6                     46      0.61%     99.16% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::7                     30      0.40%     99.56% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::8                     14      0.19%     99.75% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::9                      6      0.08%     99.83% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::10                     3      0.04%     99.87% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::11                     6      0.08%     99.95% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::12                     1      0.01%     99.96% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::13                     0      0.00%     99.96% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::14                     1      0.01%     99.97% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::15                     0      0.00%     99.97% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::16                     0      0.00%     99.97% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::17                     0      0.00%     99.97% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::18                     1      0.01%     99.99% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::19                     1      0.01%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::total               7533                       # Histogram of read transactions per sample period
system.Lmon1.readBurstLengthHist::samples        15793                       # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::mean            256                       # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::gmean    256.000000                       # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::stdev             0                       # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::0-15              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::16-31             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::32-47             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::48-63             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::64-79             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::80-95             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::96-111            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::112-127            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::128-143            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::144-159            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::160-175            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::176-191            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::192-207            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::208-223            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::224-239            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::240-255            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::256-271        15793    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::total         15793                       # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::samples         7424                       # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::mean    255.965652                       # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::gmean   255.808858                       # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::stdev     2.959519                       # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::0-15             1      0.01%      0.01% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::16-31            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::32-47            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::48-63            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::64-79            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::80-95            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::96-111            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::112-127            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::128-143            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::144-159            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::160-175            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::176-191            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::192-207            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::208-223            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::224-239            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::240-255            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::256-271         7423     99.99%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::total         7424                       # Histogram of burst lengths of transmitted packets
system.Lmon1.readBandwidthHist::samples          7533                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::mean     53585663.082437                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::gmean               0                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::stdev    51942847.452133                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::0-3.35544e+07         3724     49.44%     49.44% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::3.35544e+07-6.71089e+07         1660     22.04%     71.47% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::6.71089e+07-1.00663e+08          739      9.81%     81.28% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::1.00663e+08-1.34218e+08          813     10.79%     92.07% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::1.34218e+08-1.67772e+08          277      3.68%     95.75% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::1.67772e+08-2.01327e+08          179      2.38%     98.13% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::2.01327e+08-2.34881e+08           99      1.31%     99.44% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::2.34881e+08-2.68435e+08           10      0.13%     99.58% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::2.68435e+08-3.0199e+08            9      0.12%     99.69% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::3.0199e+08-3.35544e+08           15      0.20%     99.89% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::3.35544e+08-3.69099e+08            2      0.03%     99.92% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::3.69099e+08-4.02653e+08            2      0.03%     99.95% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::4.02653e+08-4.36208e+08            3      0.04%     99.99% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::4.36208e+08-4.69762e+08            0      0.00%     99.99% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::4.69762e+08-5.03316e+08            0      0.00%     99.99% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::5.03316e+08-5.36871e+08            0      0.00%     99.99% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::5.36871e+08-5.70425e+08            1      0.01%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::5.70425e+08-6.0398e+08            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::6.0398e+08-6.37534e+08            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::6.37534e+08-6.71089e+08            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::total            7533                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.averageReadBandwidth        53660706.796248      0.00%      0.00% # Average read bandwidth (bytes/s)
system.Lmon1.totalReadBytes                   4043008                       # Number of bytes read
system.Lmon1.writeBandwidthHist::samples         7533                       # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::mean    25171804.062127                       # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::gmean              0                       # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::stdev   33595915.454226                       # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::0-3.35544e+07         5801     77.01%     77.01% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::3.35544e+07-6.71089e+07          987     13.10%     90.11% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::6.71089e+07-1.00663e+08          389      5.16%     95.27% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::1.00663e+08-1.34218e+08          262      3.48%     98.75% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::1.34218e+08-1.67772e+08           47      0.62%     99.38% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::1.67772e+08-2.01327e+08           23      0.31%     99.68% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::2.01327e+08-2.34881e+08           13      0.17%     99.85% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::2.34881e+08-2.68435e+08            4      0.05%     99.91% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::2.68435e+08-3.0199e+08            3      0.04%     99.95% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::3.0199e+08-3.35544e+08            1      0.01%     99.96% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::3.35544e+08-3.69099e+08            0      0.00%     99.96% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::3.69099e+08-4.02653e+08            2      0.03%     99.99% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::4.02653e+08-4.36208e+08            0      0.00%     99.99% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::4.36208e+08-4.69762e+08            1      0.01%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::4.69762e+08-5.03316e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::5.03316e+08-5.36871e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::5.36871e+08-5.70425e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::5.70425e+08-6.0398e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::6.0398e+08-6.37534e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::6.37534e+08-6.71089e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::total           7533                       # Histogram of write bandwidth (bytes/s)
system.Lmon1.averageWriteBandwidth       25221530.814962      0.00%      0.00% # Average write bandwidth (bytes/s)
system.Lmon1.totalWrittenBytes                1900289                       # Number of bytes written
system.Lmon1.readLatencyHist::samples           15793                       # Read request-response latency
system.Lmon1.readLatencyHist::mean       95947.065155                       # Read request-response latency
system.Lmon1.readLatencyHist::gmean      95638.841112                       # Read request-response latency
system.Lmon1.readLatencyHist::stdev       9447.276195                       # Read request-response latency
system.Lmon1.readLatencyHist::0-16383               0      0.00%      0.00% # Read request-response latency
system.Lmon1.readLatencyHist::16384-32767            0      0.00%      0.00% # Read request-response latency
system.Lmon1.readLatencyHist::32768-49151            5      0.03%      0.03% # Read request-response latency
system.Lmon1.readLatencyHist::49152-65535            0      0.00%      0.03% # Read request-response latency
system.Lmon1.readLatencyHist::65536-81919            2      0.01%      0.04% # Read request-response latency
system.Lmon1.readLatencyHist::81920-98303        15369     97.32%     97.36% # Read request-response latency
system.Lmon1.readLatencyHist::98304-114687           96      0.61%     97.97% # Read request-response latency
system.Lmon1.readLatencyHist::114688-131071           84      0.53%     98.50% # Read request-response latency
system.Lmon1.readLatencyHist::131072-147455           64      0.41%     98.90% # Read request-response latency
system.Lmon1.readLatencyHist::147456-163839           72      0.46%     99.36% # Read request-response latency
system.Lmon1.readLatencyHist::163840-180223           72      0.46%     99.82% # Read request-response latency
system.Lmon1.readLatencyHist::180224-196607            0      0.00%     99.82% # Read request-response latency
system.Lmon1.readLatencyHist::196608-212991            1      0.01%     99.82% # Read request-response latency
system.Lmon1.readLatencyHist::212992-229375           27      0.17%     99.99% # Read request-response latency
system.Lmon1.readLatencyHist::229376-245759            0      0.00%     99.99% # Read request-response latency
system.Lmon1.readLatencyHist::245760-262143            0      0.00%     99.99% # Read request-response latency
system.Lmon1.readLatencyHist::262144-278527            1      0.01%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::278528-294911            0      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::294912-311295            0      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::311296-327679            0      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::total             15793                       # Read request-response latency
system.Lmon1.writeLatencyHist::samples              0                       # Write request-response latency
system.Lmon1.writeLatencyHist::mean               0                       # Write request-response latency
system.Lmon1.writeLatencyHist::gmean              0                       # Write request-response latency
system.Lmon1.writeLatencyHist::stdev              0                       # Write request-response latency
system.Lmon1.writeLatencyHist::0                    0                       # Write request-response latency
system.Lmon1.writeLatencyHist::1                    0                       # Write request-response latency
system.Lmon1.writeLatencyHist::2                    0                       # Write request-response latency
system.Lmon1.writeLatencyHist::3                    0                       # Write request-response latency
system.Lmon1.writeLatencyHist::4                    0                       # Write request-response latency
system.Lmon1.writeLatencyHist::5                    0                       # Write request-response latency
system.Lmon1.writeLatencyHist::6                    0                       # Write request-response latency
system.Lmon1.writeLatencyHist::7                    0                       # Write request-response latency
system.Lmon1.writeLatencyHist::8                    0                       # Write request-response latency
system.Lmon1.writeLatencyHist::9                    0                       # Write request-response latency
system.Lmon1.writeLatencyHist::10                   0                       # Write request-response latency
system.Lmon1.writeLatencyHist::11                   0                       # Write request-response latency
system.Lmon1.writeLatencyHist::12                   0                       # Write request-response latency
system.Lmon1.writeLatencyHist::13                   0                       # Write request-response latency
system.Lmon1.writeLatencyHist::14                   0                       # Write request-response latency
system.Lmon1.writeLatencyHist::15                   0                       # Write request-response latency
system.Lmon1.writeLatencyHist::16                   0                       # Write request-response latency
system.Lmon1.writeLatencyHist::17                   0                       # Write request-response latency
system.Lmon1.writeLatencyHist::18                   0                       # Write request-response latency
system.Lmon1.writeLatencyHist::19                   0                       # Write request-response latency
system.Lmon1.writeLatencyHist::total                0                       # Write request-response latency
system.Lmon1.ittReadRead::samples               15793                       # Read-to-read inter transaction time
system.Lmon1.ittReadRead::mean           4770689.292725                       # Read-to-read inter transaction time
system.Lmon1.ittReadRead::stdev          5672408.573734                       # Read-to-read inter transaction time
system.Lmon1.ittReadRead::underflows                0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::1-5000                    1      0.01%      0.01% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::5001-10000                0      0.00%      0.01% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::10001-15000               1      0.01%      0.01% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::15001-20000               0      0.00%      0.01% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::20001-25000               0      0.00%      0.01% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::25001-30000               0      0.00%      0.01% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::30001-35000               0      0.00%      0.01% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::35001-40000               0      0.00%      0.01% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::40001-45000               0      0.00%      0.01% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::45001-50000               0      0.00%      0.01% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::50001-55000               0      0.00%      0.01% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::55001-60000               0      0.00%      0.01% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::60001-65000               0      0.00%      0.01% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::65001-70000               0      0.00%      0.01% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::70001-75000               1      0.01%      0.02% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::75001-80000               0      0.00%      0.02% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::80001-85000               0      0.00%      0.02% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::85001-90000               0      0.00%      0.02% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::90001-95000               0      0.00%      0.02% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::95001-100000              1      0.01%      0.03% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::overflows             15789     99.97%    100.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::min_value              2000                       # Read-to-read inter transaction time
system.Lmon1.ittReadRead::max_value          47897000                       # Read-to-read inter transaction time
system.Lmon1.ittReadRead::total                 15793                       # Read-to-read inter transaction time
system.Lmon1.ittWriteWrite::samples              7424                       # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::mean         10148753.502155                       # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::stdev        13054944.317873                       # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::underflows              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::1-5000                  0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::5001-10000              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::10001-15000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::15001-20000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::20001-25000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::25001-30000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::30001-35000             1      0.01%      0.01% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::35001-40000             0      0.00%      0.01% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::40001-45000             0      0.00%      0.01% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::45001-50000             1      0.01%      0.03% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::50001-55000             0      0.00%      0.03% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::55001-60000             0      0.00%      0.03% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::60001-65000             0      0.00%      0.03% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::65001-70000             0      0.00%      0.03% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::70001-75000             0      0.00%      0.03% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::75001-80000             0      0.00%      0.03% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::80001-85000             0      0.00%      0.03% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::85001-90000             0      0.00%      0.03% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::90001-95000             0      0.00%      0.03% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::95001-100000            0      0.00%      0.03% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::overflows            7422     99.97%    100.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::min_value           34000                       # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::max_value       121853000                       # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::total                7424                       # Write-to-write inter transaction time
system.Lmon1.ittReqReq::samples                 23217                       # Request-to-request inter transaction time
system.Lmon1.ittReqReq::mean             3245210.406168                       # Request-to-request inter transaction time
system.Lmon1.ittReqReq::stdev            3855583.345294                       # Request-to-request inter transaction time
system.Lmon1.ittReqReq::underflows                  0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::1-5000                      1      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::5001-10000                  0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::10001-15000                 1      0.00%      0.01% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::15001-20000                 0      0.00%      0.01% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::20001-25000                 0      0.00%      0.01% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::25001-30000                 0      0.00%      0.01% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::30001-35000                 1      0.00%      0.01% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::35001-40000                 1      0.00%      0.02% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::40001-45000                 0      0.00%      0.02% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::45001-50000                 2      0.01%      0.03% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::50001-55000                 0      0.00%      0.03% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::55001-60000                 1      0.00%      0.03% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::60001-65000                 0      0.00%      0.03% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::65001-70000                 3      0.01%      0.04% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::70001-75000                 2      0.01%      0.05% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::75001-80000                 0      0.00%      0.05% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::80001-85000                 0      0.00%      0.05% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::85001-90000                 0      0.00%      0.05% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::90001-95000                 1      0.00%      0.06% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::95001-100000                3      0.01%      0.07% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::overflows               23201     99.93%    100.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::min_value                2000                       # Request-to-request inter transaction time
system.Lmon1.ittReqReq::max_value            38929000                       # Request-to-request inter transaction time
system.Lmon1.ittReqReq::total                   23217                       # Request-to-request inter transaction time
system.Lmon1.outstandingReadsHist::samples         7533                       # Outstanding read transactions
system.Lmon1.outstandingReadsHist::mean      0.018054                       # Outstanding read transactions
system.Lmon1.outstandingReadsHist::gmean            0                       # Outstanding read transactions
system.Lmon1.outstandingReadsHist::stdev     0.133155                       # Outstanding read transactions
system.Lmon1.outstandingReadsHist::0             7397     98.19%     98.19% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::1              136      1.81%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::2                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::3                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::4                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::5                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::6                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::7                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::8                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::9                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::10               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::11               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::12               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::13               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::14               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::15               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::16               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::17               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::18               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::19               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::total         7533                       # Outstanding read transactions
system.Lmon1.outstandingWritesHist::samples         7533                       # Outstanding write transactions
system.Lmon1.outstandingWritesHist::mean            0                       # Outstanding write transactions
system.Lmon1.outstandingWritesHist::gmean            0                       # Outstanding write transactions
system.Lmon1.outstandingWritesHist::stdev            0                       # Outstanding write transactions
system.Lmon1.outstandingWritesHist::0            7533    100.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::1               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::2               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::3               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::4               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::5               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::6               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::7               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::8               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::9               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::10              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::11              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::12              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::13              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::14              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::15              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::16              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::17              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::18              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::19              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::total         7533                       # Outstanding write transactions
system.Lmon1.readTransHist::samples              7533                       # Histogram of read transactions per sample period
system.Lmon1.readTransHist::mean             2.093190                       # Histogram of read transactions per sample period
system.Lmon1.readTransHist::gmean                   0                       # Histogram of read transactions per sample period
system.Lmon1.readTransHist::stdev            2.029345                       # Histogram of read transactions per sample period
system.Lmon1.readTransHist::0-1                  3716     49.33%     49.33% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::2-3                  2417     32.09%     81.42% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::4-5                   802     10.65%     92.06% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::6-7                   462      6.13%     98.19% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::8-9                    91      1.21%     99.40% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::10-11                  24      0.32%     99.72% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::12-13                  13      0.17%     99.89% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::14-15                   4      0.05%     99.95% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::16-17                   3      0.04%     99.99% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::18-19                   0      0.00%     99.99% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::20-21                   0      0.00%     99.99% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::22-23                   1      0.01%    100.00% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::24-25                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::26-27                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::28-29                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::30-31                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::32-33                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::34-35                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::36-37                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::38-39                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::total                7533                       # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::samples             7533                       # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::mean            0.983274                       # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::gmean                  0                       # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::stdev           1.312340                       # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::0                   3352     44.50%     44.50% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::1                   2449     32.51%     77.01% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::2                    987     13.10%     90.11% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::3                    389      5.16%     95.27% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::4                    177      2.35%     97.62% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::5                     85      1.13%     98.75% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::6                     47      0.62%     99.38% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::7                     23      0.31%     99.68% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::8                      9      0.12%     99.80% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::9                      4      0.05%     99.85% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::10                     4      0.05%     99.91% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::11                     3      0.04%     99.95% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::12                     1      0.01%     99.96% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::13                     0      0.00%     99.96% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::14                     0      0.00%     99.96% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::15                     2      0.03%     99.99% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::16                     0      0.00%     99.99% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::17                     0      0.00%     99.99% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::18                     1      0.01%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::19                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::total               7533                       # Histogram of read transactions per sample period
system.Lmon2.readBurstLengthHist::samples        15875                       # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::mean            256                       # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::gmean    256.000000                       # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::stdev             0                       # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::0-15              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::16-31             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::32-47             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::48-63             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::64-79             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::80-95             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::96-111            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::112-127            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::128-143            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::144-159            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::160-175            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::176-191            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::192-207            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::208-223            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::224-239            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::240-255            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::256-271        15875    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::total         15875                       # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::samples         7391                       # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::mean           256                       # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::gmean   256.000000                       # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::stdev            0                       # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::0-15             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::16-31            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::32-47            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::48-63            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::64-79            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::80-95            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::96-111            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::112-127            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::128-143            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::144-159            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::160-175            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::176-191            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::192-207            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::208-223            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::224-239            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::240-255            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::256-271         7391    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::total         7391                       # Histogram of burst lengths of transmitted packets
system.Lmon2.readBandwidthHist::samples          7533                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::mean     53881322.182397                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::gmean               0                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::stdev    51358108.134101                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::0-3.35544e+07         3709     49.24%     49.24% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::3.35544e+07-6.71089e+07         1650     21.90%     71.14% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::6.71089e+07-1.00663e+08          725      9.62%     80.76% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::1.00663e+08-1.34218e+08          871     11.56%     92.33% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::1.34218e+08-1.67772e+08          255      3.39%     95.71% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::1.67772e+08-2.01327e+08          183      2.43%     98.14% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::2.01327e+08-2.34881e+08           97      1.29%     99.43% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::2.34881e+08-2.68435e+08           16      0.21%     99.64% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::2.68435e+08-3.0199e+08           10      0.13%     99.77% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::3.0199e+08-3.35544e+08            8      0.11%     99.88% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::3.35544e+08-3.69099e+08            5      0.07%     99.95% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::3.69099e+08-4.02653e+08            2      0.03%     99.97% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::4.02653e+08-4.36208e+08            1      0.01%     99.99% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::4.36208e+08-4.69762e+08            1      0.01%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::4.69762e+08-5.03316e+08            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::5.03316e+08-5.36871e+08            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::5.36871e+08-5.70425e+08            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::5.70425e+08-6.0398e+08            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::6.0398e+08-6.37534e+08            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::6.37534e+08-6.71089e+08            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::total            7533                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.averageReadBandwidth        53939322.509368      0.00%      0.00% # Average read bandwidth (bytes/s)
system.Lmon2.totalReadBytes                   4064000                       # Number of bytes read
system.Lmon2.writeBandwidthHist::samples         7533                       # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::mean    25049462.365591                       # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::gmean              0                       # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::stdev   33769796.440941                       # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::0-3.35544e+07         5813     77.17%     77.17% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::3.35544e+07-6.71089e+07          974     12.93%     90.10% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::6.71089e+07-1.00663e+08          388      5.15%     95.25% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::1.00663e+08-1.34218e+08          259      3.44%     98.69% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::1.34218e+08-1.67772e+08           52      0.69%     99.38% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::1.67772e+08-2.01327e+08           24      0.32%     99.69% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::2.01327e+08-2.34881e+08           15      0.20%     99.89% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::2.34881e+08-2.68435e+08            3      0.04%     99.93% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::2.68435e+08-3.0199e+08            1      0.01%     99.95% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::3.0199e+08-3.35544e+08            1      0.01%     99.96% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::3.35544e+08-3.69099e+08            1      0.01%     99.97% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::3.69099e+08-4.02653e+08            0      0.00%     99.97% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::4.02653e+08-4.36208e+08            1      0.01%     99.99% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::4.36208e+08-4.69762e+08            0      0.00%     99.99% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::4.69762e+08-5.03316e+08            0      0.00%     99.99% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::5.03316e+08-5.36871e+08            0      0.00%     99.99% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::5.36871e+08-5.70425e+08            1      0.01%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::5.70425e+08-6.0398e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::6.0398e+08-6.37534e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::6.37534e+08-6.71089e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::total           7533                       # Histogram of write bandwidth (bytes/s)
system.Lmon2.averageWriteBandwidth       25112789.459322      0.00%      0.00% # Average write bandwidth (bytes/s)
system.Lmon2.totalWrittenBytes                1892096                       # Number of bytes written
system.Lmon2.readLatencyHist::samples           15875                       # Read request-response latency
system.Lmon2.readLatencyHist::mean       95872.881890                       # Read request-response latency
system.Lmon2.readLatencyHist::gmean      95588.672686                       # Read request-response latency
system.Lmon2.readLatencyHist::stdev       9163.457947                       # Read request-response latency
system.Lmon2.readLatencyHist::0-16383               0      0.00%      0.00% # Read request-response latency
system.Lmon2.readLatencyHist::16384-32767            0      0.00%      0.00% # Read request-response latency
system.Lmon2.readLatencyHist::32768-49151            2      0.01%      0.01% # Read request-response latency
system.Lmon2.readLatencyHist::49152-65535            0      0.00%      0.01% # Read request-response latency
system.Lmon2.readLatencyHist::65536-81919            2      0.01%      0.03% # Read request-response latency
system.Lmon2.readLatencyHist::81920-98303        15475     97.48%     97.51% # Read request-response latency
system.Lmon2.readLatencyHist::98304-114687           97      0.61%     98.12% # Read request-response latency
system.Lmon2.readLatencyHist::114688-131071           88      0.55%     98.67% # Read request-response latency
system.Lmon2.readLatencyHist::131072-147455           56      0.35%     99.02% # Read request-response latency
system.Lmon2.readLatencyHist::147456-163839           66      0.42%     99.44% # Read request-response latency
system.Lmon2.readLatencyHist::163840-180223           57      0.36%     99.80% # Read request-response latency
system.Lmon2.readLatencyHist::180224-196607            3      0.02%     99.82% # Read request-response latency
system.Lmon2.readLatencyHist::196608-212991            0      0.00%     99.82% # Read request-response latency
system.Lmon2.readLatencyHist::212992-229375           28      0.18%     99.99% # Read request-response latency
system.Lmon2.readLatencyHist::229376-245759            0      0.00%     99.99% # Read request-response latency
system.Lmon2.readLatencyHist::245760-262143            0      0.00%     99.99% # Read request-response latency
system.Lmon2.readLatencyHist::262144-278527            1      0.01%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::278528-294911            0      0.00%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::294912-311295            0      0.00%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::311296-327679            0      0.00%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::total             15875                       # Read request-response latency
system.Lmon2.writeLatencyHist::samples              0                       # Write request-response latency
system.Lmon2.writeLatencyHist::mean               0                       # Write request-response latency
system.Lmon2.writeLatencyHist::gmean              0                       # Write request-response latency
system.Lmon2.writeLatencyHist::stdev              0                       # Write request-response latency
system.Lmon2.writeLatencyHist::0                    0                       # Write request-response latency
system.Lmon2.writeLatencyHist::1                    0                       # Write request-response latency
system.Lmon2.writeLatencyHist::2                    0                       # Write request-response latency
system.Lmon2.writeLatencyHist::3                    0                       # Write request-response latency
system.Lmon2.writeLatencyHist::4                    0                       # Write request-response latency
system.Lmon2.writeLatencyHist::5                    0                       # Write request-response latency
system.Lmon2.writeLatencyHist::6                    0                       # Write request-response latency
system.Lmon2.writeLatencyHist::7                    0                       # Write request-response latency
system.Lmon2.writeLatencyHist::8                    0                       # Write request-response latency
system.Lmon2.writeLatencyHist::9                    0                       # Write request-response latency
system.Lmon2.writeLatencyHist::10                   0                       # Write request-response latency
system.Lmon2.writeLatencyHist::11                   0                       # Write request-response latency
system.Lmon2.writeLatencyHist::12                   0                       # Write request-response latency
system.Lmon2.writeLatencyHist::13                   0                       # Write request-response latency
system.Lmon2.writeLatencyHist::14                   0                       # Write request-response latency
system.Lmon2.writeLatencyHist::15                   0                       # Write request-response latency
system.Lmon2.writeLatencyHist::16                   0                       # Write request-response latency
system.Lmon2.writeLatencyHist::17                   0                       # Write request-response latency
system.Lmon2.writeLatencyHist::18                   0                       # Write request-response latency
system.Lmon2.writeLatencyHist::19                   0                       # Write request-response latency
system.Lmon2.writeLatencyHist::total                0                       # Write request-response latency
system.Lmon2.ittReadRead::samples               15875                       # Read-to-read inter transaction time
system.Lmon2.ittReadRead::mean           4746073.007874                       # Read-to-read inter transaction time
system.Lmon2.ittReadRead::stdev          5540820.545507                       # Read-to-read inter transaction time
system.Lmon2.ittReadRead::underflows                0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::1-5000                    0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::5001-10000                0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::10001-15000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::15001-20000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::20001-25000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::25001-30000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::30001-35000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::35001-40000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::40001-45000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::45001-50000               1      0.01%      0.01% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::50001-55000               0      0.00%      0.01% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::55001-60000               0      0.00%      0.01% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::60001-65000               1      0.01%      0.01% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::65001-70000               0      0.00%      0.01% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::70001-75000               0      0.00%      0.01% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::75001-80000               1      0.01%      0.02% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::80001-85000               1      0.01%      0.03% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::85001-90000               0      0.00%      0.03% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::90001-95000               0      0.00%      0.03% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::95001-100000              0      0.00%      0.03% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::overflows             15871     99.97%    100.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::min_value             48000                       # Read-to-read inter transaction time
system.Lmon2.ittReadRead::max_value          49517000                       # Read-to-read inter transaction time
system.Lmon2.ittReadRead::total                 15875                       # Read-to-read inter transaction time
system.Lmon2.ittWriteWrite::samples              7391                       # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::mean         10193428.629414                       # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::stdev        12616558.050609                       # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::underflows              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::1-5000                  0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::5001-10000              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::10001-15000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::15001-20000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::20001-25000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::25001-30000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::30001-35000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::35001-40000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::40001-45000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::45001-50000             2      0.03%      0.03% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::50001-55000             0      0.00%      0.03% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::55001-60000             0      0.00%      0.03% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::60001-65000             0      0.00%      0.03% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::65001-70000             1      0.01%      0.04% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::70001-75000             0      0.00%      0.04% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::75001-80000             0      0.00%      0.04% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::80001-85000             0      0.00%      0.04% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::85001-90000             0      0.00%      0.04% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::90001-95000             0      0.00%      0.04% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::95001-100000            0      0.00%      0.04% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::overflows            7388     99.96%    100.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::min_value           50000                       # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::max_value       133909000                       # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::total                7391                       # Write-to-write inter transaction time
system.Lmon2.ittReqReq::samples                 23266                       # Request-to-request inter transaction time
system.Lmon2.ittReqReq::mean             3238354.680650                       # Request-to-request inter transaction time
system.Lmon2.ittReqReq::stdev            3792518.495047                       # Request-to-request inter transaction time
system.Lmon2.ittReqReq::underflows                  0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::1-5000                      0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::5001-10000                  0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::10001-15000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::15001-20000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::20001-25000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::25001-30000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::30001-35000                 1      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::35001-40000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::40001-45000                 1      0.00%      0.01% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::45001-50000                 3      0.01%      0.02% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::50001-55000                 0      0.00%      0.02% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::55001-60000                 1      0.00%      0.03% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::60001-65000                 2      0.01%      0.03% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::65001-70000                 1      0.00%      0.04% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::70001-75000                 1      0.00%      0.04% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::75001-80000                 1      0.00%      0.05% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::80001-85000                 3      0.01%      0.06% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::85001-90000                 1      0.00%      0.06% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::90001-95000                 0      0.00%      0.06% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::95001-100000                1      0.00%      0.07% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::overflows               23250     99.93%    100.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::min_value               34000                       # Request-to-request inter transaction time
system.Lmon2.ittReqReq::max_value            40641000                       # Request-to-request inter transaction time
system.Lmon2.ittReqReq::total                   23266                       # Request-to-request inter transaction time
system.Lmon2.outstandingReadsHist::samples         7533                       # Outstanding read transactions
system.Lmon2.outstandingReadsHist::mean      0.020443                       # Outstanding read transactions
system.Lmon2.outstandingReadsHist::gmean            0                       # Outstanding read transactions
system.Lmon2.outstandingReadsHist::stdev     0.141521                       # Outstanding read transactions
system.Lmon2.outstandingReadsHist::0             7379     97.96%     97.96% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::1              154      2.04%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::2                0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::3                0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::4                0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::5                0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::6                0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::7                0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::8                0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::9                0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::10               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::11               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::12               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::13               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::14               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::15               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::16               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::17               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::18               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::19               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::total         7533                       # Outstanding read transactions
system.Lmon2.outstandingWritesHist::samples         7533                       # Outstanding write transactions
system.Lmon2.outstandingWritesHist::mean            0                       # Outstanding write transactions
system.Lmon2.outstandingWritesHist::gmean            0                       # Outstanding write transactions
system.Lmon2.outstandingWritesHist::stdev            0                       # Outstanding write transactions
system.Lmon2.outstandingWritesHist::0            7533    100.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::1               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::2               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::3               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::4               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::5               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::6               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::7               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::8               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::9               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::10              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::11              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::12              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::13              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::14              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::15              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::16              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::17              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::18              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::19              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::total         7533                       # Outstanding write transactions
system.Lmon2.readTransHist::samples              7533                       # Histogram of read transactions per sample period
system.Lmon2.readTransHist::mean             2.104739                       # Histogram of read transactions per sample period
system.Lmon2.readTransHist::gmean                   0                       # Histogram of read transactions per sample period
system.Lmon2.readTransHist::stdev            2.011991                       # Histogram of read transactions per sample period
system.Lmon2.readTransHist::0                    1313     17.43%     17.43% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::1                    2400     31.86%     49.29% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::2                    1645     21.84%     71.13% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::3                     725      9.62%     80.75% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::4                     501      6.65%     87.40% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::5                     369      4.90%     92.30% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::6                     253      3.36%     95.66% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::7                     185      2.46%     98.11% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::8                      68      0.90%     99.02% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::9                      28      0.37%     99.39% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::10                     19      0.25%     99.64% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::11                     10      0.13%     99.77% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::12                      6      0.08%     99.85% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::13                      2      0.03%     99.88% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::14                      5      0.07%     99.95% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::15                      2      0.03%     99.97% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::16                      1      0.01%     99.99% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::17                      0      0.00%     99.99% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::18                      1      0.01%    100.00% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::19                      0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::total                7533                       # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::samples             7533                       # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::mean            0.978495                       # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::gmean                  0                       # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::stdev           1.319133                       # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::0-1                 5813     77.17%     77.17% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::2-3                 1362     18.08%     95.25% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::4-5                  259      3.44%     98.69% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::6-7                   76      1.01%     99.69% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::8-9                   15      0.20%     99.89% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::10-11                  4      0.05%     99.95% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::12-13                  1      0.01%     99.96% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::14-15                  1      0.01%     99.97% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::16-17                  1      0.01%     99.99% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::18-19                  0      0.00%     99.99% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::20-21                  0      0.00%     99.99% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::22-23                  1      0.01%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::24-25                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::26-27                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::28-29                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::30-31                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::32-33                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::34-35                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::36-37                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::38-39                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::total               7533                       # Histogram of read transactions per sample period
system.Lmon3.readBurstLengthHist::samples        15772                       # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::mean            256                       # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::gmean    256.000000                       # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::stdev             0                       # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::0-15              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::16-31             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::32-47             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::48-63             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::64-79             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::80-95             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::96-111            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::112-127            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::128-143            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::144-159            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::160-175            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::176-191            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::192-207            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::208-223            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::224-239            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::240-255            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::256-271        15772    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::total         15772                       # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::samples         7448                       # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::mean           256                       # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::gmean   256.000000                       # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::stdev            0                       # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::0-15             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::16-31            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::32-47            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::48-63            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::64-79            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::80-95            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::96-111            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::112-127            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::128-143            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::144-159            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::160-175            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::176-191            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::192-207            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::208-223            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::224-239            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::240-255            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::256-271         7448    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::total         7448                       # Histogram of burst lengths of transmitted packets
system.Lmon3.readBandwidthHist::samples          7533                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::mean     53544882.516926                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::gmean               0                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::stdev    51613664.525996                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::0-3.35544e+07         3756     49.86%     49.86% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::3.35544e+07-6.71089e+07         1641     21.78%     71.64% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::6.71089e+07-1.00663e+08          732      9.72%     81.36% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::1.00663e+08-1.34218e+08          809     10.74%     92.10% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::1.34218e+08-1.67772e+08          290      3.85%     95.95% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::1.67772e+08-2.01327e+08          164      2.18%     98.13% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::2.01327e+08-2.34881e+08           94      1.25%     99.38% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::2.34881e+08-2.68435e+08           21      0.28%     99.65% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::2.68435e+08-3.0199e+08           10      0.13%     99.79% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::3.0199e+08-3.35544e+08            9      0.12%     99.91% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::3.35544e+08-3.69099e+08            2      0.03%     99.93% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::3.69099e+08-4.02653e+08            3      0.04%     99.97% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::4.02653e+08-4.36208e+08            1      0.01%     99.99% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::4.36208e+08-4.69762e+08            0      0.00%     99.99% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::4.69762e+08-5.03316e+08            0      0.00%     99.99% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::5.03316e+08-5.36871e+08            0      0.00%     99.99% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::5.36871e+08-5.70425e+08            0      0.00%     99.99% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::5.70425e+08-6.0398e+08            0      0.00%     99.99% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::6.0398e+08-6.37534e+08            0      0.00%     99.99% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::6.37534e+08-6.71089e+08            1      0.01%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::total            7533                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.averageReadBandwidth        53589353.991669      0.00%      0.00% # Average read bandwidth (bytes/s)
system.Lmon3.totalReadBytes                   4037632                       # Number of bytes read
system.Lmon3.writeBandwidthHist::samples         7533                       # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::mean    25236373.290854                       # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::gmean              0                       # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::stdev   33353647.214218                       # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::0-3.35544e+07         5779     76.72%     76.72% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::3.35544e+07-6.71089e+07         1011     13.42%     90.14% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::6.71089e+07-1.00663e+08          396      5.26%     95.39% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::1.00663e+08-1.34218e+08          259      3.44%     98.83% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::1.34218e+08-1.67772e+08           45      0.60%     99.43% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::1.67772e+08-2.01327e+08           20      0.27%     99.69% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::2.01327e+08-2.34881e+08           12      0.16%     99.85% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::2.34881e+08-2.68435e+08            4      0.05%     99.91% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::2.68435e+08-3.0199e+08            2      0.03%     99.93% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::3.0199e+08-3.35544e+08            1      0.01%     99.95% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::3.35544e+08-3.69099e+08            1      0.01%     99.96% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::3.69099e+08-4.02653e+08            1      0.01%     99.97% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::4.02653e+08-4.36208e+08            2      0.03%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::4.36208e+08-4.69762e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::4.69762e+08-5.03316e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::5.03316e+08-5.36871e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::5.36871e+08-5.70425e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::5.70425e+08-6.0398e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::6.0398e+08-6.37534e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::6.37534e+08-6.71089e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::total           7533                       # Histogram of write bandwidth (bytes/s)
system.Lmon3.averageWriteBandwidth       25306461.357466      0.00%      0.00% # Average write bandwidth (bytes/s)
system.Lmon3.totalWrittenBytes                1906688                       # Number of bytes written
system.Lmon3.readLatencyHist::samples           15772                       # Read request-response latency
system.Lmon3.readLatencyHist::mean       96038.149886                       # Read request-response latency
system.Lmon3.readLatencyHist::gmean      95693.714718                       # Read request-response latency
system.Lmon3.readLatencyHist::stdev      10148.195467                       # Read request-response latency
system.Lmon3.readLatencyHist::0-16383               0      0.00%      0.00% # Read request-response latency
system.Lmon3.readLatencyHist::16384-32767            0      0.00%      0.00% # Read request-response latency
system.Lmon3.readLatencyHist::32768-49151            4      0.03%      0.03% # Read request-response latency
system.Lmon3.readLatencyHist::49152-65535            0      0.00%      0.03% # Read request-response latency
system.Lmon3.readLatencyHist::65536-81919            4      0.03%      0.05% # Read request-response latency
system.Lmon3.readLatencyHist::81920-98303        15329     97.19%     97.24% # Read request-response latency
system.Lmon3.readLatencyHist::98304-114687          116      0.74%     97.98% # Read request-response latency
system.Lmon3.readLatencyHist::114688-131071           75      0.48%     98.45% # Read request-response latency
system.Lmon3.readLatencyHist::131072-147455           66      0.42%     98.87% # Read request-response latency
system.Lmon3.readLatencyHist::147456-163839           73      0.46%     99.33% # Read request-response latency
system.Lmon3.readLatencyHist::163840-180223           61      0.39%     99.72% # Read request-response latency
system.Lmon3.readLatencyHist::180224-196607            3      0.02%     99.74% # Read request-response latency
system.Lmon3.readLatencyHist::196608-212991            0      0.00%     99.74% # Read request-response latency
system.Lmon3.readLatencyHist::212992-229375           39      0.25%     99.99% # Read request-response latency
system.Lmon3.readLatencyHist::229376-245759            1      0.01%     99.99% # Read request-response latency
system.Lmon3.readLatencyHist::245760-262143            1      0.01%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::262144-278527            0      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::278528-294911            0      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::294912-311295            0      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::311296-327679            0      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::total             15772                       # Read request-response latency
system.Lmon3.writeLatencyHist::samples              1                       # Write request-response latency
system.Lmon3.writeLatencyHist::mean             11300                       # Write request-response latency
system.Lmon3.writeLatencyHist::gmean     11300.000000                       # Write request-response latency
system.Lmon3.writeLatencyHist::stdev              0                       # Write request-response latency
system.Lmon3.writeLatencyHist::0-1023               0      0.00%      0.00% # Write request-response latency
system.Lmon3.writeLatencyHist::1024-2047            0      0.00%      0.00% # Write request-response latency
system.Lmon3.writeLatencyHist::2048-3071            0      0.00%      0.00% # Write request-response latency
system.Lmon3.writeLatencyHist::3072-4095            0      0.00%      0.00% # Write request-response latency
system.Lmon3.writeLatencyHist::4096-5119            0      0.00%      0.00% # Write request-response latency
system.Lmon3.writeLatencyHist::5120-6143            0      0.00%      0.00% # Write request-response latency
system.Lmon3.writeLatencyHist::6144-7167            0      0.00%      0.00% # Write request-response latency
system.Lmon3.writeLatencyHist::7168-8191            0      0.00%      0.00% # Write request-response latency
system.Lmon3.writeLatencyHist::8192-9215            0      0.00%      0.00% # Write request-response latency
system.Lmon3.writeLatencyHist::9216-10239            0      0.00%      0.00% # Write request-response latency
system.Lmon3.writeLatencyHist::10240-11263            0      0.00%      0.00% # Write request-response latency
system.Lmon3.writeLatencyHist::11264-12287            1    100.00%    100.00% # Write request-response latency
system.Lmon3.writeLatencyHist::12288-13311            0      0.00%    100.00% # Write request-response latency
system.Lmon3.writeLatencyHist::13312-14335            0      0.00%    100.00% # Write request-response latency
system.Lmon3.writeLatencyHist::14336-15359            0      0.00%    100.00% # Write request-response latency
system.Lmon3.writeLatencyHist::15360-16383            0      0.00%    100.00% # Write request-response latency
system.Lmon3.writeLatencyHist::16384-17407            0      0.00%    100.00% # Write request-response latency
system.Lmon3.writeLatencyHist::17408-18431            0      0.00%    100.00% # Write request-response latency
system.Lmon3.writeLatencyHist::18432-19455            0      0.00%    100.00% # Write request-response latency
system.Lmon3.writeLatencyHist::19456-20479            0      0.00%    100.00% # Write request-response latency
system.Lmon3.writeLatencyHist::total                1                       # Write request-response latency
system.Lmon3.ittReadRead::samples               15772                       # Read-to-read inter transaction time
system.Lmon3.ittReadRead::mean           4873025.488207                       # Read-to-read inter transaction time
system.Lmon3.ittReadRead::stdev          13288981.526164                       # Read-to-read inter transaction time
system.Lmon3.ittReadRead::underflows                0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::1-5000                    0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::5001-10000                0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::10001-15000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::15001-20000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::20001-25000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::25001-30000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::30001-35000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::35001-40000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::40001-45000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::45001-50000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::50001-55000               1      0.01%      0.01% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::55001-60000               0      0.00%      0.01% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::60001-65000               0      0.00%      0.01% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::65001-70000               0      0.00%      0.01% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::70001-75000               0      0.00%      0.01% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::75001-80000               0      0.00%      0.01% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::80001-85000               0      0.00%      0.01% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::85001-90000               2      0.01%      0.02% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::90001-95000               1      0.01%      0.03% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::95001-100000              1      0.01%      0.03% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::overflows             15767     99.97%    100.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::min_value             52000                       # Read-to-read inter transaction time
system.Lmon3.ittReadRead::max_value        1517724000                       # Read-to-read inter transaction time
system.Lmon3.ittReadRead::total                 15772                       # Read-to-read inter transaction time
system.Lmon3.ittWriteWrite::samples              7448                       # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::mean         10115958.109560                       # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::stdev        12513698.197358                       # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::underflows              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::1-5000                  0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::5001-10000              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::10001-15000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::15001-20000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::20001-25000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::25001-30000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::30001-35000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::35001-40000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::40001-45000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::45001-50000             1      0.01%      0.01% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::50001-55000             0      0.00%      0.01% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::55001-60000             2      0.03%      0.04% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::60001-65000             2      0.03%      0.07% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::65001-70000             0      0.00%      0.07% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::70001-75000             1      0.01%      0.08% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::75001-80000             0      0.00%      0.08% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::80001-85000             0      0.00%      0.08% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::85001-90000             0      0.00%      0.08% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::90001-95000             0      0.00%      0.08% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::95001-100000            0      0.00%      0.08% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::overflows            7442     99.92%    100.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::min_value           50000                       # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::max_value       127301000                       # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::total                7448                       # Write-to-write inter transaction time
system.Lmon3.ittReqReq::samples                 23220                       # Request-to-request inter transaction time
system.Lmon3.ittReqReq::mean             3244774.160207                       # Request-to-request inter transaction time
system.Lmon3.ittReqReq::stdev            3797957.927645                       # Request-to-request inter transaction time
system.Lmon3.ittReqReq::underflows                  0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::1-5000                      0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::5001-10000                  0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::10001-15000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::15001-20000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::20001-25000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::25001-30000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::30001-35000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::35001-40000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::40001-45000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::45001-50000                 2      0.01%      0.01% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::50001-55000                 1      0.00%      0.01% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::55001-60000                 2      0.01%      0.02% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::60001-65000                 2      0.01%      0.03% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::65001-70000                 0      0.00%      0.03% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::70001-75000                 1      0.00%      0.03% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::75001-80000                 0      0.00%      0.03% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::80001-85000                 1      0.00%      0.04% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::85001-90000                 4      0.02%      0.06% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::90001-95000                 3      0.01%      0.07% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::95001-100000                1      0.00%      0.07% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::overflows               23203     99.93%    100.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::min_value               50000                       # Request-to-request inter transaction time
system.Lmon3.ittReqReq::max_value            39486000                       # Request-to-request inter transaction time
system.Lmon3.ittReqReq::total                   23220                       # Request-to-request inter transaction time
system.Lmon3.outstandingReadsHist::samples         7533                       # Outstanding read transactions
system.Lmon3.outstandingReadsHist::mean      0.019116                       # Outstanding read transactions
system.Lmon3.outstandingReadsHist::gmean            0                       # Outstanding read transactions
system.Lmon3.outstandingReadsHist::stdev     0.136941                       # Outstanding read transactions
system.Lmon3.outstandingReadsHist::0             7389     98.09%     98.09% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::1              144      1.91%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::2                0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::3                0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::4                0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::5                0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::6                0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::7                0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::8                0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::9                0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::10               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::11               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::12               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::13               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::14               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::15               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::16               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::17               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::18               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::19               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::total         7533                       # Outstanding read transactions
system.Lmon3.outstandingWritesHist::samples         7533                       # Outstanding write transactions
system.Lmon3.outstandingWritesHist::mean            0                       # Outstanding write transactions
system.Lmon3.outstandingWritesHist::gmean            0                       # Outstanding write transactions
system.Lmon3.outstandingWritesHist::stdev            0                       # Outstanding write transactions
system.Lmon3.outstandingWritesHist::0            7533    100.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::1               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::2               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::3               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::4               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::5               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::6               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::7               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::8               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::9               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::10              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::11              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::12              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::13              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::14              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::15              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::16              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::17              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::18              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::19              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::total         7533                       # Outstanding write transactions
system.Lmon3.readTransHist::samples              7533                       # Histogram of read transactions per sample period
system.Lmon3.readTransHist::mean             2.091597                       # Histogram of read transactions per sample period
system.Lmon3.readTransHist::gmean                   0                       # Histogram of read transactions per sample period
system.Lmon3.readTransHist::stdev            2.014314                       # Histogram of read transactions per sample period
system.Lmon3.readTransHist::0-1                  3751     49.79%     49.79% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::2-3                  2371     31.47%     81.27% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::4-5                   816     10.83%     92.10% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::6-7                   455      6.04%     98.14% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::8-9                    97      1.29%     99.43% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::10-11                  28      0.37%     99.80% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::12-13                   8      0.11%     99.91% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::14-15                   5      0.07%     99.97% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::16-17                   1      0.01%     99.99% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::18-19                   0      0.00%     99.99% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::20-21                   0      0.00%     99.99% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::22-23                   0      0.00%     99.99% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::24-25                   0      0.00%     99.99% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::26-27                   1      0.01%    100.00% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::28-29                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::30-31                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::32-33                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::34-35                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::36-37                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::38-39                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::total                7533                       # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::samples             7533                       # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::mean            0.985796                       # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::gmean                  0                       # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::stdev           1.302877                       # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::0                   3331     44.22%     44.22% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::1                   2448     32.50%     76.72% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::2                   1011     13.42%     90.14% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::3                    396      5.26%     95.39% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::4                    168      2.23%     97.62% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::5                     91      1.21%     98.83% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::6                     45      0.60%     99.43% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::7                     20      0.27%     99.69% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::8                     12      0.16%     99.85% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::9                      0      0.00%     99.85% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::10                     4      0.05%     99.91% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::11                     2      0.03%     99.93% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::12                     1      0.01%     99.95% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::13                     0      0.00%     99.95% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::14                     1      0.01%     99.96% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::15                     1      0.01%     99.97% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::16                     2      0.03%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::17                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::18                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::19                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::total               7533                       # Histogram of read transactions per sample period
system.Hmon.readBurstLengthHist::samples        64738                       # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::mean             256                       # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::gmean     256.000000                       # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::stdev              0                       # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::0-15               0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::16-31              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::32-47              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::48-63              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::64-79              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::80-95              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::96-111             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::112-127            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::128-143            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::144-159            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::160-175            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::176-191            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::192-207            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::208-223            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::224-239            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::240-255            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::256-271        64738    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::total          64738                       # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::samples        29682                       # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::mean     255.991409                       # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::gmean    255.952179                       # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::stdev      1.480109                       # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::0-15              1      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::16-31             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::32-47             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::48-63             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::64-79             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::80-95             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::96-111            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::112-127            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::128-143            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::144-159            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::160-175            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::176-191            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::192-207            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::208-223            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::224-239            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::240-255            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::256-271        29681    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::total         29682                       # Histogram of burst lengths of transmitted packets
system.Hmon.readBandwidthHist::samples           7533                       # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::mean      215035921.943449                       # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::gmean                0                       # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::stdev     175008205.406419                       # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::0-1.34218e+08         3737     49.61%     49.61% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::1.34218e+08-2.68435e+08         2081     27.63%     77.23% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::2.68435e+08-4.02653e+08          374      4.96%     82.20% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::4.02653e+08-5.36871e+08          675      8.96%     91.16% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::5.36871e+08-6.71089e+08          558      7.41%     98.57% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::6.71089e+08-8.05306e+08           40      0.53%     99.10% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::8.05306e+08-9.39524e+08           30      0.40%     99.50% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::9.39524e+08-1.07374e+09           17      0.23%     99.72% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::1.07374e+09-1.20796e+09            7      0.09%     99.81% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::1.20796e+09-1.34218e+09            8      0.11%     99.92% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::1.34218e+09-1.4764e+09            4      0.05%     99.97% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::1.4764e+09-1.61061e+09            0      0.00%     99.97% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::1.61061e+09-1.74483e+09            1      0.01%     99.99% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::1.74483e+09-1.87905e+09            0      0.00%     99.99% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::1.87905e+09-2.01327e+09            0      0.00%     99.99% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::2.01327e+09-2.14748e+09            1      0.01%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::2.14748e+09-2.2817e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::2.2817e+09-2.41592e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::2.41592e+09-2.55014e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::2.55014e+09-2.68435e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::total             7533                       # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.averageReadBandwidth         215274809.168411      0.00%      0.00% # Average read bandwidth (bytes/s)
system.Hmon.totalReadBytes                   16219648                       # Number of bytes read
system.Hmon.writeBandwidthHist::samples          7533                       # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::mean     100602256.737024                       # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::gmean               0                       # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::stdev    108633970.876839                       # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::0-1.34218e+08         6133     81.42%     81.42% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::1.34218e+08-2.68435e+08          858     11.39%     92.80% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::2.68435e+08-4.02653e+08          347      4.61%     97.41% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::4.02653e+08-5.36871e+08          128      1.70%     99.11% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::5.36871e+08-6.71089e+08           43      0.57%     99.68% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::6.71089e+08-8.05306e+08            9      0.12%     99.80% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::8.05306e+08-9.39524e+08            7      0.09%     99.89% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::9.39524e+08-1.07374e+09            4      0.05%     99.95% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::1.07374e+09-1.20796e+09            1      0.01%     99.96% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::1.20796e+09-1.34218e+09            0      0.00%     99.96% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::1.34218e+09-1.4764e+09            0      0.00%     99.96% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::1.4764e+09-1.61061e+09            1      0.01%     99.97% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::1.61061e+09-1.74483e+09            1      0.01%     99.99% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::1.74483e+09-1.87905e+09            0      0.00%     99.99% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::1.87905e+09-2.01327e+09            1      0.01%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::2.01327e+09-2.14748e+09            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::2.14748e+09-2.2817e+09            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::2.2817e+09-2.41592e+09            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::2.41592e+09-2.55014e+09            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::2.55014e+09-2.68435e+09            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::total            7533                       # Histogram of write bandwidth (bytes/s)
system.Hmon.averageWriteBandwidth        100848708.163844      0.00%      0.00% # Average write bandwidth (bytes/s)
system.Hmon.totalWrittenBytes                 7598337                       # Number of bytes written
system.Hmon.readLatencyHist::samples            63358                       # Read request-response latency
system.Hmon.readLatencyHist::mean        104727.919126                       # Read request-response latency
system.Hmon.readLatencyHist::gmean       104414.895811                       # Read request-response latency
system.Hmon.readLatencyHist::stdev        9923.987812                       # Read request-response latency
system.Hmon.readLatencyHist::0-16383                0      0.00%      0.00% # Read request-response latency
system.Hmon.readLatencyHist::16384-32767            0      0.00%      0.00% # Read request-response latency
system.Hmon.readLatencyHist::32768-49151           14      0.02%      0.02% # Read request-response latency
system.Hmon.readLatencyHist::49152-65535            0      0.00%      0.02% # Read request-response latency
system.Hmon.readLatencyHist::65536-81919            8      0.01%      0.03% # Read request-response latency
system.Hmon.readLatencyHist::81920-98303            1      0.00%      0.04% # Read request-response latency
system.Hmon.readLatencyHist::98304-114687        61640     97.29%     97.32% # Read request-response latency
system.Hmon.readLatencyHist::114688-131071          560      0.88%     98.21% # Read request-response latency
system.Hmon.readLatencyHist::131072-147455          305      0.48%     98.69% # Read request-response latency
system.Hmon.readLatencyHist::147456-163839          280      0.44%     99.13% # Read request-response latency
system.Hmon.readLatencyHist::163840-180223          259      0.41%     99.54% # Read request-response latency
system.Hmon.readLatencyHist::180224-196607          134      0.21%     99.75% # Read request-response latency
system.Hmon.readLatencyHist::196608-212991           10      0.02%     99.77% # Read request-response latency
system.Hmon.readLatencyHist::212992-229375            0      0.00%     99.77% # Read request-response latency
system.Hmon.readLatencyHist::229376-245759          141      0.22%     99.99% # Read request-response latency
system.Hmon.readLatencyHist::245760-262143            3      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::262144-278527            1      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::278528-294911            2      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::294912-311295            0      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::311296-327679            0      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::total              63358                       # Read request-response latency
system.Hmon.writeLatencyHist::samples               1                       # Write request-response latency
system.Hmon.writeLatencyHist::mean              20500                       # Write request-response latency
system.Hmon.writeLatencyHist::gmean      20500.000000                       # Write request-response latency
system.Hmon.writeLatencyHist::stdev               0                       # Write request-response latency
system.Hmon.writeLatencyHist::0-2047                0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::2048-4095             0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::4096-6143             0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::6144-8191             0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::8192-10239            0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::10240-12287            0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::12288-14335            0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::14336-16383            0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::16384-18431            0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::18432-20479            0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::20480-22527            1    100.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::22528-24575            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::24576-26623            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::26624-28671            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::28672-30719            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::30720-32767            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::32768-34815            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::34816-36863            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::36864-38911            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::38912-40959            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::total                 1                       # Write request-response latency
system.Hmon.ittReadRead::samples                64738                       # Read-to-read inter transaction time
system.Hmon.ittReadRead::mean            1163827.211221                       # Read-to-read inter transaction time
system.Hmon.ittReadRead::stdev           1476187.469399                       # Read-to-read inter transaction time
system.Hmon.ittReadRead::underflows                 0      0.00%      0.00% # Read-to-read inter transaction time
system.Hmon.ittReadRead::1-5000                   220      0.34%      0.34% # Read-to-read inter transaction time
system.Hmon.ittReadRead::5001-10000               122      0.19%      0.53% # Read-to-read inter transaction time
system.Hmon.ittReadRead::10001-15000              125      0.19%      0.72% # Read-to-read inter transaction time
system.Hmon.ittReadRead::15001-20000              231      0.36%      1.08% # Read-to-read inter transaction time
system.Hmon.ittReadRead::20001-25000              192      0.30%      1.37% # Read-to-read inter transaction time
system.Hmon.ittReadRead::25001-30000              138      0.21%      1.59% # Read-to-read inter transaction time
system.Hmon.ittReadRead::30001-35000              170      0.26%      1.85% # Read-to-read inter transaction time
system.Hmon.ittReadRead::35001-40000              183      0.28%      2.13% # Read-to-read inter transaction time
system.Hmon.ittReadRead::40001-45000              177      0.27%      2.41% # Read-to-read inter transaction time
system.Hmon.ittReadRead::45001-50000              167      0.26%      2.66% # Read-to-read inter transaction time
system.Hmon.ittReadRead::50001-55000              205      0.32%      2.98% # Read-to-read inter transaction time
system.Hmon.ittReadRead::55001-60000              151      0.23%      3.21% # Read-to-read inter transaction time
system.Hmon.ittReadRead::60001-65000              170      0.26%      3.48% # Read-to-read inter transaction time
system.Hmon.ittReadRead::65001-70000              135      0.21%      3.69% # Read-to-read inter transaction time
system.Hmon.ittReadRead::70001-75000              573      0.89%      4.57% # Read-to-read inter transaction time
system.Hmon.ittReadRead::75001-80000              191      0.30%      4.87% # Read-to-read inter transaction time
system.Hmon.ittReadRead::80001-85000              204      0.32%      5.18% # Read-to-read inter transaction time
system.Hmon.ittReadRead::85001-90000              213      0.33%      5.51% # Read-to-read inter transaction time
system.Hmon.ittReadRead::90001-95000              178      0.27%      5.78% # Read-to-read inter transaction time
system.Hmon.ittReadRead::95001-100000             144      0.22%      6.01% # Read-to-read inter transaction time
system.Hmon.ittReadRead::overflows              60849     93.99%    100.00% # Read-to-read inter transaction time
system.Hmon.ittReadRead::min_value                500                       # Read-to-read inter transaction time
system.Hmon.ittReadRead::max_value           19027000                       # Read-to-read inter transaction time
system.Hmon.ittReadRead::total                  64738                       # Read-to-read inter transaction time
system.Hmon.ittWriteWrite::samples              29682                       # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::mean          2538370.746580                       # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::stdev         3448631.941350                       # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::underflows               0      0.00%      0.00% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::1-5000                   0      0.00%      0.00% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::5001-10000               0      0.00%      0.00% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::10001-15000              0      0.00%      0.00% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::15001-20000            541      1.82%      1.82% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::20001-25000             56      0.19%      2.01% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::25001-30000             66      0.22%      2.23% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::30001-35000             61      0.21%      2.44% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::35001-40000             41      0.14%      2.58% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::40001-45000             84      0.28%      2.86% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::45001-50000             69      0.23%      3.09% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::50001-55000             42      0.14%      3.23% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::55001-60000             36      0.12%      3.36% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::60001-65000             42      0.14%      3.50% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::65001-70000             41      0.14%      3.64% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::70001-75000             98      0.33%      3.97% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::75001-80000             64      0.22%      4.18% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::80001-85000             60      0.20%      4.38% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::85001-90000             46      0.15%      4.54% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::90001-95000             47      0.16%      4.70% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::95001-100000            43      0.14%      4.84% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::overflows            28245     95.16%    100.00% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::min_value            16500                       # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::max_value         53750500                       # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::total                29682                       # Write-to-write inter transaction time
system.Hmon.ittReqReq::samples                  94420                       # Request-to-request inter transaction time
system.Hmon.ittReqReq::mean              797965.690532                       # Request-to-request inter transaction time
system.Hmon.ittReqReq::stdev             1273116.813593                       # Request-to-request inter transaction time
system.Hmon.ittReqReq::underflows                   0      0.00%      0.00% # Request-to-request inter transaction time
system.Hmon.ittReqReq::1-5000                     311      0.33%      0.33% # Request-to-request inter transaction time
system.Hmon.ittReqReq::5001-10000                 195      0.21%      0.54% # Request-to-request inter transaction time
system.Hmon.ittReqReq::10001-15000                212      0.22%      0.76% # Request-to-request inter transaction time
system.Hmon.ittReqReq::15001-20000               1154      1.22%      1.98% # Request-to-request inter transaction time
system.Hmon.ittReqReq::20001-25000                417      0.44%      2.42% # Request-to-request inter transaction time
system.Hmon.ittReqReq::25001-30000                402      0.43%      2.85% # Request-to-request inter transaction time
system.Hmon.ittReqReq::30001-35000                774      0.82%      3.67% # Request-to-request inter transaction time
system.Hmon.ittReqReq::35001-40000                472      0.50%      4.17% # Request-to-request inter transaction time
system.Hmon.ittReqReq::40001-45000                574      0.61%      4.78% # Request-to-request inter transaction time
system.Hmon.ittReqReq::45001-50000                472      0.50%      5.28% # Request-to-request inter transaction time
system.Hmon.ittReqReq::50001-55000                458      0.49%      5.76% # Request-to-request inter transaction time
system.Hmon.ittReqReq::55001-60000                359      0.38%      6.14% # Request-to-request inter transaction time
system.Hmon.ittReqReq::60001-65000                368      0.39%      6.53% # Request-to-request inter transaction time
system.Hmon.ittReqReq::65001-70000                360      0.38%      6.91% # Request-to-request inter transaction time
system.Hmon.ittReqReq::70001-75000                826      0.87%      7.79% # Request-to-request inter transaction time
system.Hmon.ittReqReq::75001-80000                431      0.46%      8.25% # Request-to-request inter transaction time
system.Hmon.ittReqReq::80001-85000                429      0.45%      8.70% # Request-to-request inter transaction time
system.Hmon.ittReqReq::85001-90000                403      0.43%      9.13% # Request-to-request inter transaction time
system.Hmon.ittReqReq::90001-95000                436      0.46%      9.59% # Request-to-request inter transaction time
system.Hmon.ittReqReq::95001-100000               384      0.41%      9.99% # Request-to-request inter transaction time
system.Hmon.ittReqReq::overflows                84983     90.01%    100.00% # Request-to-request inter transaction time
system.Hmon.ittReqReq::min_value                  500                       # Request-to-request inter transaction time
system.Hmon.ittReqReq::max_value             19027000                       # Request-to-request inter transaction time
system.Hmon.ittReqReq::total                    94420                       # Request-to-request inter transaction time
system.Hmon.outstandingReadsHist::samples         7533                       # Outstanding read transactions
system.Hmon.outstandingReadsHist::mean       0.085358                       # Outstanding read transactions
system.Hmon.outstandingReadsHist::gmean             0                       # Outstanding read transactions
system.Hmon.outstandingReadsHist::stdev      0.286006                       # Outstanding read transactions
system.Hmon.outstandingReadsHist::0              6904     91.65%     91.65% # Outstanding read transactions
system.Hmon.outstandingReadsHist::1               615      8.16%     99.81% # Outstanding read transactions
system.Hmon.outstandingReadsHist::2                14      0.19%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::3                 0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::4                 0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::5                 0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::6                 0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::7                 0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::8                 0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::9                 0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::10                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::11                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::12                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::13                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::14                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::15                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::16                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::17                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::18                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::19                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::total          7533                       # Outstanding read transactions
system.Hmon.outstandingWritesHist::samples         7533                       # Outstanding write transactions
system.Hmon.outstandingWritesHist::mean             0                       # Outstanding write transactions
system.Hmon.outstandingWritesHist::gmean            0                       # Outstanding write transactions
system.Hmon.outstandingWritesHist::stdev            0                       # Outstanding write transactions
system.Hmon.outstandingWritesHist::0             7533    100.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::1                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::2                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::3                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::4                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::5                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::6                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::7                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::8                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::9                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::10               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::11               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::12               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::13               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::14               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::15               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::16               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::17               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::18               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::19               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::total         7533                       # Outstanding write transactions
system.Hmon.readTransHist::samples               7533                       # Histogram of read transactions per sample period
system.Hmon.readTransHist::mean              8.582902                       # Histogram of read transactions per sample period
system.Hmon.readTransHist::gmean                    0                       # Histogram of read transactions per sample period
system.Hmon.readTransHist::stdev             6.828930                       # Histogram of read transactions per sample period
system.Hmon.readTransHist::0-7                   5312     70.52%     70.52% # Histogram of read transactions per sample period
system.Hmon.readTransHist::8-15                   873     11.59%     82.11% # Histogram of read transactions per sample period
system.Hmon.readTransHist::16-23                 1180     15.66%     97.77% # Histogram of read transactions per sample period
system.Hmon.readTransHist::24-31                  101      1.34%     99.11% # Histogram of read transactions per sample period
system.Hmon.readTransHist::32-39                   46      0.61%     99.72% # Histogram of read transactions per sample period
system.Hmon.readTransHist::40-47                    8      0.11%     99.83% # Histogram of read transactions per sample period
system.Hmon.readTransHist::48-55                    9      0.12%     99.95% # Histogram of read transactions per sample period
system.Hmon.readTransHist::56-63                    3      0.04%     99.99% # Histogram of read transactions per sample period
system.Hmon.readTransHist::64-71                    0      0.00%     99.99% # Histogram of read transactions per sample period
system.Hmon.readTransHist::72-79                    0      0.00%     99.99% # Histogram of read transactions per sample period
system.Hmon.readTransHist::80-87                    1      0.01%    100.00% # Histogram of read transactions per sample period
system.Hmon.readTransHist::88-95                    0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.readTransHist::96-103                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.readTransHist::104-111                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.readTransHist::112-119                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.readTransHist::120-127                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.readTransHist::128-135                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.readTransHist::136-143                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.readTransHist::144-151                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.readTransHist::152-159                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.readTransHist::total                 7533                       # Histogram of read transactions per sample period
system.Hmon.writeTransHist::samples              7533                       # Histogram of read transactions per sample period
system.Hmon.writeTransHist::mean             3.929776                       # Histogram of read transactions per sample period
system.Hmon.writeTransHist::gmean                   0                       # Histogram of read transactions per sample period
system.Hmon.writeTransHist::stdev            4.243514                       # Histogram of read transactions per sample period
system.Hmon.writeTransHist::0-3                  4715     62.59%     62.59% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::4-7                  1904     25.28%     87.87% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::8-11                  474      6.29%     94.16% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::12-15                 245      3.25%     97.41% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::16-19                 105      1.39%     98.81% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::20-23                  60      0.80%     99.60% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::24-27                   8      0.11%     99.71% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::28-31                   7      0.09%     99.80% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::32-35                   5      0.07%     99.87% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::36-39                   6      0.08%     99.95% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::40-43                   1      0.01%     99.96% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::44-47                   0      0.00%     99.96% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::48-51                   0      0.00%     99.96% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::52-55                   0      0.00%     99.96% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::56-59                   1      0.01%     99.97% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::60-63                   0      0.00%     99.97% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::64-67                   1      0.01%     99.99% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::68-71                   0      0.00%     99.99% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::72-75                   1      0.01%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::76-79                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::total                7533                       # Histogram of read transactions per sample period
system.iobus.total_occupancy_time_trans_dist::InvalidCmd            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::ReadReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::ReadResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::WriteReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::WriteResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::Writeback            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::SoftPFReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::HardPFReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::SoftPFResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::HardPFResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::UpgradeReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::SCUpgradeReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::UpgradeResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::ReadExReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::ReadExResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::LoadLockedReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::StoreCondReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::StoreCondResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::SwapReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::SwapResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::MessageReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::MessageResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::InvalidDestError            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::BadAddressError            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::FunctionalReadError            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::PrintReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::FlushReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::InvalidationReq            0                       # total time the pkt types occupy the xbar
system.iobus.delayed_trans_dist::InvalidCmd            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::ReadReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::ReadResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::ReadRespWithInvalidate            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::WriteReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::WriteResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::Writeback            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::SoftPFReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::HardPFReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::SoftPFResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::HardPFResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::WriteInvalidateReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::WriteInvalidateResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::UpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::SCUpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::UpgradeResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::SCUpgradeFailReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::UpgradeFailResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::ReadExReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::ReadExResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::LoadLockedReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::StoreCondReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::StoreCondFailReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::StoreCondResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::SwapReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::SwapResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::MessageReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::MessageResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::InvalidDestError            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::BadAddressError            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::FunctionalReadError            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::FunctionalWriteError            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::PrintReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::FlushReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::InvalidationReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::InvalidCmd            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::ReadReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::ReadResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::WriteReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::WriteResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::Writeback            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::SoftPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::HardPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::SoftPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::HardPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::UpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::SCUpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::UpgradeResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::ReadExReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::ReadExResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::LoadLockedReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::StoreCondReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::StoreCondResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::SwapReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::SwapResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::MessageReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::MessageResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::InvalidDestError            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::BadAddressError            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::FunctionalReadError            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::PrintReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::FlushReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::InvalidationReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.failedReq                              0                       # # of times recvTimingReq fails due to busy xbar
system.iobus.failedResp                             0                       # # of times recvTimingResp fails due to busy xbar
system.iobus.reqForwardingFail                      0                       # # of times xbar fails to forward req pkt to next component
system.iobus.respForwardingFail                     0                       # # of times xbar fails to forward resp pkt to next component
system.iobus.pimReqSuccess                          0                       # # of times xbar successfully sends PIM req pkt through, including forwarding
system.iobus.pimReqFail                             0                       # # of times xbar fails to send PIM req pkt through due to layer occupancy
system.iobus.pimReqDelayedTime                      0                       # cumulative time PIM req pkts are delayed on this xbar
system.iobus.pimRespSuccess                         0                       # # of times xbar successfully sends PIM resp pkt through, including forwarding
system.iobus.pimRespFail                            0                       # # of times xbar fails to send PIM resp pkt through due to layer occupancy
system.iobus.pimRespDelayedTime                     0                       # cumulative time PIM resp pkts are delayed on this xbar
system.iobus.totalReqDelayedTime                    0                       # cumulative time all req pkts are delayed on this xbar
system.iobus.totalRespDelayedTime                   0                       # cumulative time all resp pkts are delayed on this xbar
system.iobus.reqLayer0.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer0.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer1.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer1.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer2.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer2.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer3.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer3.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer4.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer4.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer5.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer5.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer6.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer6.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer7.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer7.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer8.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer8.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer9.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer9.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer10.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer10.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer11.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer11.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer12.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer12.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer13.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer13.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer14.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer14.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer15.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer15.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer16.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer16.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer17.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer17.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer18.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer18.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer19.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer19.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer20.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer20.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer21.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer21.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer22.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer22.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer23.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer23.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer24.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer24.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer25.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer25.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer26.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer26.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer27.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer27.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer28.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer28.failed                      0                       # # of times layer fails timing
system.iobus.respLayer0.succeeded                   0                       # # of times layer succeeds timing
system.iobus.respLayer0.failed                      0                       # # of times layer fails timing
system.iobus.respLayer1.succeeded                   0                       # # of times layer succeeds timing
system.iobus.respLayer1.failed                      0                       # # of times layer fails timing
system.iobus.respLayer2.succeeded                   0                       # # of times layer succeeds timing
system.iobus.respLayer2.failed                      0                       # # of times layer fails timing
system.iobus.respLayer3.succeeded                   0                       # # of times layer succeeds timing
system.iobus.respLayer3.failed                      0                       # # of times layer fails timing
system.iobus.respLayer4.succeeded                   0                       # # of times layer succeeds timing
system.iobus.respLayer4.failed                      0                       # # of times layer fails timing
system.cpu0.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                     8863462                       # DTB read hits
system.cpu0.dtb.read_misses                      3104                       # DTB read misses
system.cpu0.dtb.write_hits                    5410512                       # DTB write hits
system.cpu0.dtb.write_misses                      543                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       6                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       2                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                 8866566                       # DTB read accesses
system.cpu0.dtb.write_accesses                5411055                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                         14273974                       # DTB hits
system.cpu0.dtb.misses                           3647                       # DTB misses
system.cpu0.dtb.accesses                     14277621                       # DTB accesses
system.cpu0.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.itb.inst_hits                    34324260                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       6                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                34324260                       # ITB inst accesses
system.cpu0.itb.hits                         34324260                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                     34324260                       # DTB accesses
system.cpu0.numCycles                       150648971                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                   31118663                       # Number of instructions committed
system.cpu0.committedOps                     34040863                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses             28571777                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                    64                       # Number of float alu accesses
system.cpu0.num_func_calls                     704726                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts      3651516                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                    28571777                       # number of integer instructions
system.cpu0.num_fp_insts                           64                       # number of float instructions
system.cpu0.num_int_register_reads           53229916                       # number of times the integer registers were read
system.cpu0.num_int_register_writes          19056952                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                  64                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_cc_register_reads           129788943                       # number of times the CC registers were read
system.cpu0.num_cc_register_writes           18180038                       # number of times the CC registers were written
system.cpu0.num_mem_refs                     14414406                       # number of memory refs
system.cpu0.num_load_insts                    8868354                       # Number of load instructions
system.cpu0.num_store_insts                   5546052                       # Number of store instructions
system.cpu0.num_idle_cycles              246307.616072                       # Number of idle cycles
system.cpu0.num_busy_cycles              150402663.383928                       # Number of busy cycles
system.cpu0.not_idle_fraction                0.998365                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                    0.001635                       # Percentage of idle cycles
system.cpu0.Branches                          4952219                       # Number of branches fetched
system.cpu0.op_class::No_OpClass                    2      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::IntAlu                 19769238     57.83%     57.83% # Class of executed instruction
system.cpu0.op_class::IntMult                    2014      0.01%     57.83% # Class of executed instruction
system.cpu0.op_class::IntDiv                        0      0.00%     57.83% # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0      0.00%     57.83% # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0      0.00%     57.83% # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0      0.00%     57.83% # Class of executed instruction
system.cpu0.op_class::FloatMult                     0      0.00%     57.83% # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0      0.00%     57.83% # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0      0.00%     57.83% # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0      0.00%     57.83% # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0      0.00%     57.83% # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0      0.00%     57.83% # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0      0.00%     57.83% # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0      0.00%     57.83% # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0      0.00%     57.83% # Class of executed instruction
system.cpu0.op_class::SimdMult                      0      0.00%     57.83% # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0      0.00%     57.83% # Class of executed instruction
system.cpu0.op_class::SimdShift                     0      0.00%     57.83% # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0      0.00%     57.83% # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0      0.00%     57.83% # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0      0.00%     57.83% # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0      0.00%     57.83% # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0      0.00%     57.83% # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0      0.00%     57.83% # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0      0.00%     57.83% # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc               204      0.00%     57.84% # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0      0.00%     57.84% # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0      0.00%     57.84% # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0      0.00%     57.84% # Class of executed instruction
system.cpu0.op_class::MemRead                 8868354     25.94%     83.78% # Class of executed instruction
system.cpu0.op_class::MemWrite                5546052     16.22%    100.00% # Class of executed instruction
system.cpu0.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::total                  34185864                       # Class of executed instruction
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                     181                       # number of quiesce instructions executed
system.cpu0.icache.tags.replacements            20201                       # number of replacements
system.cpu0.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           35721387                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            20201                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs          1768.297956                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::system.cpu0.inst          128                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::system.cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1          121                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2            5                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         68668721                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        68668721                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::system.cpu0.inst     34304059                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       34304059                       # number of ReadReq hits
system.cpu0.icache.demand_hits::system.cpu0.inst     34304059                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        34304059                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::system.cpu0.inst     34304059                       # number of overall hits
system.cpu0.icache.overall_hits::total       34304059                       # number of overall hits
system.cpu0.icache.ReadReq_misses::system.cpu0.inst        20201                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        20201                       # number of ReadReq misses
system.cpu0.icache.demand_misses::system.cpu0.inst        20201                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         20201                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::system.cpu0.inst        20201                       # number of overall misses
system.cpu0.icache.overall_misses::total        20201                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::system.cpu0.inst    334731057                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total    334731057                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::system.cpu0.inst    334731057                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total    334731057                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::system.cpu0.inst    334731057                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total    334731057                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::system.cpu0.inst     34324260                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     34324260                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::system.cpu0.inst     34324260                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     34324260                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::system.cpu0.inst     34324260                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     34324260                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::system.cpu0.inst     0.000589                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000589                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::system.cpu0.inst     0.000589                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000589                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::system.cpu0.inst     0.000589                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000589                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::system.cpu0.inst 16570.024108                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 16570.024108                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::system.cpu0.inst 16570.024108                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 16570.024108                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::system.cpu0.inst 16570.024108                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 16570.024108                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_misses::system.cpu0.inst        20201                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        20201                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::system.cpu0.inst        20201                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        20201                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::system.cpu0.inst        20201                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        20201                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::system.cpu0.inst    294041943                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total    294041943                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::system.cpu0.inst    294041943                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total    294041943                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::system.cpu0.inst    294041943                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total    294041943                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::system.cpu0.inst     0.000589                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000589                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::system.cpu0.inst     0.000589                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000589                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::system.cpu0.inst     0.000589                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000589                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::system.cpu0.inst 14555.811247                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 14555.811247                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::system.cpu0.inst 14555.811247                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 14555.811247                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::system.cpu0.inst 14555.811247                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 14555.811247                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.waiting_on_retry              1558                       # Number of times sendTimingReq failed
system.cpu0.dcache.tags.replacements            49189                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          220.379402                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           13275963                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs            49189                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs           269.896989                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::system.cpu0.data   220.379402                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::system.cpu0.data     0.860857                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.860857                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          240                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          103                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2          130                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         29181316                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        29181316                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::system.cpu0.data      7803730                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        7803730                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::system.cpu0.data      4931444                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       4931444                       # number of WriteReq hits
system.cpu0.dcache.SoftPFReq_hits::system.cpu0.data         3206                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total         3206                       # number of SoftPFReq hits
system.cpu0.dcache.LoadLockedReq_hits::system.cpu0.data       350233                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total       350233                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::system.cpu0.data       135727                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total       135727                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::system.cpu0.data     12735174                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        12735174                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::system.cpu0.data     12738380                       # number of overall hits
system.cpu0.dcache.overall_hits::total       12738380                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::system.cpu0.data       542150                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       542150                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::system.cpu0.data        69760                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total        69760                       # number of WriteReq misses
system.cpu0.dcache.SoftPFReq_misses::system.cpu0.data          932                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::total          932                       # number of SoftPFReq misses
system.cpu0.dcache.LoadLockedReq_misses::system.cpu0.data       163094                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total       163094                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::system.cpu0.data       228401                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total       228401                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::system.cpu0.data       611910                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        611910                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::system.cpu0.data       612842                       # number of overall misses
system.cpu0.dcache.overall_misses::total       612842                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::system.cpu0.data  10873723655                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  10873723655                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::system.cpu0.data   1023612642                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total   1023612642                       # number of WriteReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::system.cpu0.data   3548168665                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total   3548168665                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::system.cpu0.data   4944692520                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total   4944692520                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::system.cpu0.data    267001615                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total    267001615                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.demand_miss_latency::system.cpu0.data  11897336297                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  11897336297                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::system.cpu0.data  11897336297                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  11897336297                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::system.cpu0.data      8345880                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      8345880                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::system.cpu0.data      5001204                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      5001204                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::system.cpu0.data         4138                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total         4138                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::system.cpu0.data       513327                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total       513327                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::system.cpu0.data       364128                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total       364128                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::system.cpu0.data     13347084                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     13347084                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::system.cpu0.data     13351222                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     13351222                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::system.cpu0.data     0.064960                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.064960                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::system.cpu0.data     0.013949                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.013949                       # miss rate for WriteReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::system.cpu0.data     0.225230                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::total     0.225230                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::system.cpu0.data     0.317720                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.317720                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::system.cpu0.data     0.627255                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.627255                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::system.cpu0.data     0.045846                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.045846                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::system.cpu0.data     0.045902                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.045902                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::system.cpu0.data 20056.670027                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 20056.670027                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::system.cpu0.data 14673.346359                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 14673.346359                       # average WriteReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::system.cpu0.data 21755.359884                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 21755.359884                       # average LoadLockedReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::system.cpu0.data 21649.171939                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 21649.171939                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::system.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::system.cpu0.data 19442.951246                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 19442.951246                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::system.cpu0.data 19413.382727                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 19413.382727                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         9802                       # number of writebacks
system.cpu0.dcache.writebacks::total             9802                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::system.cpu0.data            1                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::system.cpu0.data          913                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          913                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::system.cpu0.data            1                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::system.cpu0.data            1                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::system.cpu0.data       542149                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total       542149                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::system.cpu0.data        69760                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        69760                       # number of WriteReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::system.cpu0.data          932                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::total          932                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::system.cpu0.data       162181                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total       162181                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::system.cpu0.data       208516                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total       208516                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::system.cpu0.data       611909                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       611909                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::system.cpu0.data       612841                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       612841                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::system.cpu0.data   9691041659                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   9691041659                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::system.cpu0.data    883311358                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total    883311358                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::system.cpu0.data      8667015                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::total      8667015                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::system.cpu0.data   3171377820                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total   3171377820                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::system.cpu0.data   4549889480                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total   4549889480                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::system.cpu0.data    242517385                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total    242517385                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::system.cpu0.data  10574353017                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  10574353017                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::system.cpu0.data  10583020032                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  10583020032                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::system.cpu0.data      3852503                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total      3852503                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::system.cpu0.data      3337999                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::total      3337999                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::system.cpu0.data      7190502                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::total      7190502                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::system.cpu0.data     0.064960                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.064960                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::system.cpu0.data     0.013949                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.013949                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::system.cpu0.data     0.225230                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::total     0.225230                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::system.cpu0.data     0.315941                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.315941                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::system.cpu0.data     0.572645                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.572645                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::system.cpu0.data     0.045846                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.045846                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::system.cpu0.data     0.045901                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.045901                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::system.cpu0.data 17875.236621                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 17875.236621                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::system.cpu0.data 12662.146760                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 12662.146760                       # average WriteReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::system.cpu0.data  9299.372318                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::total  9299.372318                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::system.cpu0.data 19554.558302                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 19554.558302                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::system.cpu0.data 21820.337432                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total 21820.337432                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::system.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::system.cpu0.data 17280.924152                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 17280.924152                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::system.cpu0.data 17268.785920                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 17268.785920                       # average overall mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::system.cpu0.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::system.cpu0.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::system.cpu0.data          inf                       # average overall mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.waiting_on_retry             54239                       # Number of times sendTimingReq failed
system.cpu1.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                     8836602                       # DTB read hits
system.cpu1.dtb.read_misses                      3101                       # DTB read misses
system.cpu1.dtb.write_hits                    5392054                       # DTB write hits
system.cpu1.dtb.write_misses                      535                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       6                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                 8839703                       # DTB read accesses
system.cpu1.dtb.write_accesses                5392589                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                         14228656                       # DTB hits
system.cpu1.dtb.misses                           3636                       # DTB misses
system.cpu1.dtb.accesses                     14232292                       # DTB accesses
system.cpu1.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.itb.inst_hits                    34246553                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       6                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                34246553                       # ITB inst accesses
system.cpu1.itb.hits                         34246553                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                     34246553                       # DTB accesses
system.cpu1.numCycles                       150215985                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                   31041809                       # Number of instructions committed
system.cpu1.committedOps                     33947563                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses             28485561                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                    64                       # Number of float alu accesses
system.cpu1.num_func_calls                     701252                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts      3648481                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                    28485561                       # number of integer instructions
system.cpu1.num_fp_insts                           64                       # number of float instructions
system.cpu1.num_int_register_reads           53053839                       # number of times the integer registers were read
system.cpu1.num_int_register_writes          18991225                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                  64                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_cc_register_reads           129426388                       # number of times the CC registers were read
system.cpu1.num_cc_register_writes           18158130                       # number of times the CC registers were written
system.cpu1.num_mem_refs                     14368673                       # number of memory refs
system.cpu1.num_load_insts                    8840582                       # Number of load instructions
system.cpu1.num_store_insts                   5528091                       # Number of store instructions
system.cpu1.num_idle_cycles              610493.432053                       # Number of idle cycles
system.cpu1.num_busy_cycles              149605491.567947                       # Number of busy cycles
system.cpu1.not_idle_fraction                0.995936                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                    0.004064                       # Percentage of idle cycles
system.cpu1.Branches                          4943643                       # Number of branches fetched
system.cpu1.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu1.op_class::IntAlu                 19721473     57.85%     57.85% # Class of executed instruction
system.cpu1.op_class::IntMult                    1326      0.00%     57.85% # Class of executed instruction
system.cpu1.op_class::IntDiv                        0      0.00%     57.85% # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0      0.00%     57.85% # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0      0.00%     57.85% # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0      0.00%     57.85% # Class of executed instruction
system.cpu1.op_class::FloatMult                     0      0.00%     57.85% # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0      0.00%     57.85% # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0      0.00%     57.85% # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0      0.00%     57.85% # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0      0.00%     57.85% # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0      0.00%     57.85% # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0      0.00%     57.85% # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0      0.00%     57.85% # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0      0.00%     57.85% # Class of executed instruction
system.cpu1.op_class::SimdMult                      0      0.00%     57.85% # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0      0.00%     57.85% # Class of executed instruction
system.cpu1.op_class::SimdShift                     0      0.00%     57.85% # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0      0.00%     57.85% # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0      0.00%     57.85% # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0      0.00%     57.85% # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0      0.00%     57.85% # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0      0.00%     57.85% # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0      0.00%     57.85% # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0      0.00%     57.85% # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc               176      0.00%     57.85% # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0      0.00%     57.85% # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0      0.00%     57.85% # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0      0.00%     57.85% # Class of executed instruction
system.cpu1.op_class::MemRead                 8840582     25.93%     83.78% # Class of executed instruction
system.cpu1.op_class::MemWrite                5528091     16.22%    100.00% # Class of executed instruction
system.cpu1.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::total                  34091648                       # Class of executed instruction
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                     100                       # number of quiesce instructions executed
system.cpu1.icache.tags.replacements            18962                       # number of replacements
system.cpu1.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           35626520                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            18962                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          1878.837675                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::system.cpu1.inst          128                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::system.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2          123                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         68512068                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        68512068                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::system.cpu1.inst     34227591                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       34227591                       # number of ReadReq hits
system.cpu1.icache.demand_hits::system.cpu1.inst     34227591                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        34227591                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::system.cpu1.inst     34227591                       # number of overall hits
system.cpu1.icache.overall_hits::total       34227591                       # number of overall hits
system.cpu1.icache.ReadReq_misses::system.cpu1.inst        18962                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        18962                       # number of ReadReq misses
system.cpu1.icache.demand_misses::system.cpu1.inst        18962                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         18962                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::system.cpu1.inst        18962                       # number of overall misses
system.cpu1.icache.overall_misses::total        18962                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::system.cpu1.inst    317677822                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    317677822                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::system.cpu1.inst    317677822                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    317677822                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::system.cpu1.inst    317677822                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    317677822                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::system.cpu1.inst     34246553                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     34246553                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::system.cpu1.inst     34246553                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     34246553                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::system.cpu1.inst     34246553                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     34246553                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::system.cpu1.inst     0.000554                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000554                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::system.cpu1.inst     0.000554                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000554                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::system.cpu1.inst     0.000554                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000554                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::system.cpu1.inst 16753.392153                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 16753.392153                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::system.cpu1.inst 16753.392153                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 16753.392153                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::system.cpu1.inst 16753.392153                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 16753.392153                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_misses::system.cpu1.inst        18962                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        18962                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::system.cpu1.inst        18962                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        18962                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::system.cpu1.inst        18962                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        18962                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::system.cpu1.inst    279371178                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    279371178                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::system.cpu1.inst    279371178                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    279371178                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::system.cpu1.inst    279371178                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    279371178                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::system.cpu1.inst     0.000554                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000554                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::system.cpu1.inst     0.000554                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000554                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::system.cpu1.inst     0.000554                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000554                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::system.cpu1.inst 14733.212636                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 14733.212636                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::system.cpu1.inst 14733.212636                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 14733.212636                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::system.cpu1.inst 14733.212636                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 14733.212636                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.waiting_on_retry              1502                       # Number of times sendTimingReq failed
system.cpu1.dcache.tags.replacements            50087                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          221.003657                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           22425681                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs            50087                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs           447.734562                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::system.cpu1.data   221.003657                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::system.cpu1.data     0.863296                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.863296                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          204                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2          191                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.796875                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         29087929                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        29087929                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::system.cpu1.data      7778832                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        7778832                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::system.cpu1.data      4912798                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       4912798                       # number of WriteReq hits
system.cpu1.dcache.SoftPFReq_hits::system.cpu1.data         2800                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total         2800                       # number of SoftPFReq hits
system.cpu1.dcache.LoadLockedReq_hits::system.cpu1.data       349702                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total       349702                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::system.cpu1.data       134650                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total       134650                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::system.cpu1.data     12691630                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        12691630                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::system.cpu1.data     12694430                       # number of overall hits
system.cpu1.dcache.overall_hits::total       12694430                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::system.cpu1.data       540695                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       540695                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::system.cpu1.data        69641                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total        69641                       # number of WriteReq misses
system.cpu1.dcache.SoftPFReq_misses::system.cpu1.data         1157                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total         1157                       # number of SoftPFReq misses
system.cpu1.dcache.LoadLockedReq_misses::system.cpu1.data       163317                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total       163317                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::system.cpu1.data       229031                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total       229031                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::system.cpu1.data       610336                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        610336                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::system.cpu1.data       611493                       # number of overall misses
system.cpu1.dcache.overall_misses::total       611493                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::system.cpu1.data  10789366071                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  10789366071                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::system.cpu1.data   1016357184                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total   1016357184                       # number of WriteReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::system.cpu1.data   3567317747                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total   3567317747                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::system.cpu1.data   4975145440                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total   4975145440                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::system.cpu1.data    272976609                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total    272976609                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.demand_miss_latency::system.cpu1.data  11805723255                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  11805723255                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::system.cpu1.data  11805723255                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  11805723255                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::system.cpu1.data      8319527                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      8319527                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::system.cpu1.data      4982439                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      4982439                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::system.cpu1.data         3957                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total         3957                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::system.cpu1.data       513019                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total       513019                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::system.cpu1.data       363681                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total       363681                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::system.cpu1.data     13301966                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     13301966                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::system.cpu1.data     13305923                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     13305923                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::system.cpu1.data     0.064991                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.064991                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::system.cpu1.data     0.013977                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.013977                       # miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::system.cpu1.data     0.292393                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.292393                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::system.cpu1.data     0.318345                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.318345                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::system.cpu1.data     0.629758                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.629758                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::system.cpu1.data     0.045883                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.045883                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::system.cpu1.data     0.045956                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.045956                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::system.cpu1.data 19954.625197                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 19954.625197                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::system.cpu1.data 14594.235924                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 14594.235924                       # average WriteReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::system.cpu1.data 21842.905191                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 21842.905191                       # average LoadLockedReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::system.cpu1.data 21722.585327                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total 21722.585327                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::system.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::system.cpu1.data 19342.990181                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 19342.990181                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::system.cpu1.data 19306.391496                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 19306.391496                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        10471                       # number of writebacks
system.cpu1.dcache.writebacks::total            10471                       # number of writebacks
system.cpu1.dcache.LoadLockedReq_mshr_hits::system.cpu1.data         1133                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total         1133                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::system.cpu1.data       540695                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       540695                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::system.cpu1.data        69641                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        69641                       # number of WriteReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::system.cpu1.data         1157                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total         1157                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::system.cpu1.data       162184                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total       162184                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::system.cpu1.data       209491                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total       209491                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::system.cpu1.data       610336                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       610336                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::system.cpu1.data       611493                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       611493                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::system.cpu1.data   9609650725                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   9609650725                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::system.cpu1.data    876321816                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total    876321816                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::system.cpu1.data     10507532                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total     10507532                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::system.cpu1.data   3188023221                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total   3188023221                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::system.cpu1.data   4578368560                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total   4578368560                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::system.cpu1.data    248454391                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total    248454391                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::system.cpu1.data  10485972541                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  10485972541                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::system.cpu1.data  10496480073                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  10496480073                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::system.cpu1.data      3278500                       # number of ReadReq MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::total      3278500                       # number of ReadReq MSHR uncacheable cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::system.cpu1.data      2952002                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::total      2952002                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::system.cpu1.data      6230502                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::total      6230502                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::system.cpu1.data     0.064991                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.064991                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::system.cpu1.data     0.013977                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.013977                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::system.cpu1.data     0.292393                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.292393                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::system.cpu1.data     0.316136                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.316136                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::system.cpu1.data     0.576030                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.576030                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::system.cpu1.data     0.045883                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.045883                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::system.cpu1.data     0.045956                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.045956                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::system.cpu1.data 17772.775271                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 17772.775271                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::system.cpu1.data 12583.418044                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 12583.418044                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::system.cpu1.data  9081.704408                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total  9081.704408                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::system.cpu1.data 19656.829410                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 19656.829410                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::system.cpu1.data 21854.726742                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total 21854.726742                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::system.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::system.cpu1.data 17180.655477                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 17180.655477                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::system.cpu1.data 17165.331530                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 17165.331530                       # average overall mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::system.cpu1.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::system.cpu1.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::system.cpu1.data          inf                       # average overall mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.waiting_on_retry             54679                       # Number of times sendTimingReq failed
system.cpu2.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                     8850678                       # DTB read hits
system.cpu2.dtb.read_misses                      3068                       # DTB read misses
system.cpu2.dtb.write_hits                    5382281                       # DTB write hits
system.cpu2.dtb.write_misses                      535                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       6                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     1                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                 8853746                       # DTB read accesses
system.cpu2.dtb.write_accesses                5382816                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                         14232959                       # DTB hits
system.cpu2.dtb.misses                           3603                       # DTB misses
system.cpu2.dtb.accesses                     14236562                       # DTB accesses
system.cpu2.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.itb.inst_hits                    34227129                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       6                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                34227129                       # ITB inst accesses
system.cpu2.itb.hits                         34227129                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                     34227129                       # DTB accesses
system.cpu2.numCycles                       150314178                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                   31021053                       # Number of instructions committed
system.cpu2.committedOps                     33905209                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses             28439321                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                    64                       # Number of float alu accesses
system.cpu2.num_func_calls                     694852                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts      3644060                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                    28439321                       # number of integer instructions
system.cpu2.num_fp_insts                           64                       # number of float instructions
system.cpu2.num_int_register_reads           52999273                       # number of times the integer registers were read
system.cpu2.num_int_register_writes          18954355                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                  64                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_cc_register_reads           129334173                       # number of times the CC registers were read
system.cpu2.num_cc_register_writes           18140028                       # number of times the CC registers were written
system.cpu2.num_mem_refs                     14371874                       # number of memory refs
system.cpu2.num_load_insts                    8853493                       # Number of load instructions
system.cpu2.num_store_insts                   5518381                       # Number of store instructions
system.cpu2.num_idle_cycles              472223.157061                       # Number of idle cycles
system.cpu2.num_busy_cycles              149841954.842939                       # Number of busy cycles
system.cpu2.not_idle_fraction                0.996858                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                    0.003142                       # Percentage of idle cycles
system.cpu2.Branches                          4936514                       # Number of branches fetched
system.cpu2.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu2.op_class::IntAlu                 19674907     57.79%     57.79% # Class of executed instruction
system.cpu2.op_class::IntMult                     724      0.00%     57.79% # Class of executed instruction
system.cpu2.op_class::IntDiv                        0      0.00%     57.79% # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0      0.00%     57.79% # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0      0.00%     57.79% # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0      0.00%     57.79% # Class of executed instruction
system.cpu2.op_class::FloatMult                     0      0.00%     57.79% # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0      0.00%     57.79% # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0      0.00%     57.79% # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0      0.00%     57.79% # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0      0.00%     57.79% # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0      0.00%     57.79% # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0      0.00%     57.79% # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0      0.00%     57.79% # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0      0.00%     57.79% # Class of executed instruction
system.cpu2.op_class::SimdMult                      0      0.00%     57.79% # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0      0.00%     57.79% # Class of executed instruction
system.cpu2.op_class::SimdShift                     0      0.00%     57.79% # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0      0.00%     57.79% # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0      0.00%     57.79% # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0      0.00%     57.79% # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0      0.00%     57.79% # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0      0.00%     57.79% # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0      0.00%     57.79% # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0      0.00%     57.79% # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                96      0.00%     57.79% # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0      0.00%     57.79% # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0      0.00%     57.79% # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0      0.00%     57.79% # Class of executed instruction
system.cpu2.op_class::MemRead                 8853493     26.00%     83.79% # Class of executed instruction
system.cpu2.op_class::MemWrite                5518381     16.21%    100.00% # Class of executed instruction
system.cpu2.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::total                  34047601                       # Class of executed instruction
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                      48                       # number of quiesce instructions executed
system.cpu2.icache.tags.replacements            15430                       # number of replacements
system.cpu2.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           35597146                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            15430                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs          2307.008814                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::system.cpu2.inst          128                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::system.cpu2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2          118                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         68469688                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        68469688                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::system.cpu2.inst     34211699                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       34211699                       # number of ReadReq hits
system.cpu2.icache.demand_hits::system.cpu2.inst     34211699                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        34211699                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::system.cpu2.inst     34211699                       # number of overall hits
system.cpu2.icache.overall_hits::total       34211699                       # number of overall hits
system.cpu2.icache.ReadReq_misses::system.cpu2.inst        15430                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        15430                       # number of ReadReq misses
system.cpu2.icache.demand_misses::system.cpu2.inst        15430                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         15430                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::system.cpu2.inst        15430                       # number of overall misses
system.cpu2.icache.overall_misses::total        15430                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::system.cpu2.inst    270269441                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total    270269441                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::system.cpu2.inst    270269441                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total    270269441                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::system.cpu2.inst    270269441                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total    270269441                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::system.cpu2.inst     34227129                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     34227129                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::system.cpu2.inst     34227129                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     34227129                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::system.cpu2.inst     34227129                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     34227129                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::system.cpu2.inst     0.000451                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000451                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::system.cpu2.inst     0.000451                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000451                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::system.cpu2.inst     0.000451                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000451                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::system.cpu2.inst 17515.841931                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 17515.841931                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::system.cpu2.inst 17515.841931                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 17515.841931                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::system.cpu2.inst 17515.841931                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 17515.841931                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_misses::system.cpu2.inst        15430                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total        15430                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::system.cpu2.inst        15430                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total        15430                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::system.cpu2.inst        15430                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total        15430                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::system.cpu2.inst    239114559                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total    239114559                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::system.cpu2.inst    239114559                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total    239114559                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::system.cpu2.inst    239114559                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total    239114559                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::system.cpu2.inst     0.000451                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000451                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::system.cpu2.inst     0.000451                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000451                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::system.cpu2.inst     0.000451                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000451                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::system.cpu2.inst 15496.730979                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 15496.730979                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::system.cpu2.inst 15496.730979                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 15496.730979                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::system.cpu2.inst 15496.730979                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 15496.730979                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.waiting_on_retry              1271                       # Number of times sendTimingReq failed
system.cpu2.dcache.tags.replacements            52458                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          220.081089                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs            3917190                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs            52458                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            74.672881                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::system.cpu2.data   220.081089                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::system.cpu2.data     0.859692                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.859692                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          213                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2          198                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3           14                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.832031                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         29107189                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        29107189                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::system.cpu2.data      7785109                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        7785109                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::system.cpu2.data      4904249                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       4904249                       # number of WriteReq hits
system.cpu2.dcache.SoftPFReq_hits::system.cpu2.data         2776                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_hits::total         2776                       # number of SoftPFReq hits
system.cpu2.dcache.LoadLockedReq_hits::system.cpu2.data       348078                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total       348078                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::system.cpu2.data       134642                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total       134642                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::system.cpu2.data     12689358                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        12689358                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::system.cpu2.data     12692134                       # number of overall hits
system.cpu2.dcache.overall_hits::total       12692134                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::system.cpu2.data       547924                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       547924                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::system.cpu2.data        69103                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total        69103                       # number of WriteReq misses
system.cpu2.dcache.SoftPFReq_misses::system.cpu2.data          841                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_misses::total          841                       # number of SoftPFReq misses
system.cpu2.dcache.LoadLockedReq_misses::system.cpu2.data       165889                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total       165889                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::system.cpu2.data       228837                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total       228837                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::system.cpu2.data       617027                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        617027                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::system.cpu2.data       617868                       # number of overall misses
system.cpu2.dcache.overall_misses::total       617868                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::system.cpu2.data  10988094820                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  10988094820                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::system.cpu2.data   1010217168                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total   1010217168                       # number of WriteReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::system.cpu2.data   3567396088                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total   3567396088                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::system.cpu2.data   4942952407                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total   4942952407                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::system.cpu2.data    269869100                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total    269869100                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.demand_miss_latency::system.cpu2.data  11998311988                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  11998311988                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::system.cpu2.data  11998311988                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  11998311988                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::system.cpu2.data      8333033                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      8333033                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::system.cpu2.data      4973352                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      4973352                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::system.cpu2.data         3617                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::total         3617                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::system.cpu2.data       513967                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total       513967                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::system.cpu2.data       363479                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total       363479                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::system.cpu2.data     13306385                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     13306385                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::system.cpu2.data     13310002                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     13310002                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::system.cpu2.data     0.065753                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.065753                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::system.cpu2.data     0.013895                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.013895                       # miss rate for WriteReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::system.cpu2.data     0.232513                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::total     0.232513                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::system.cpu2.data     0.322762                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.322762                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::system.cpu2.data     0.629574                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.629574                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::system.cpu2.data     0.046371                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.046371                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::system.cpu2.data     0.046421                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.046421                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::system.cpu2.data 20054.049138                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 20054.049138                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::system.cpu2.data 14619.005948                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 14619.005948                       # average WriteReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::system.cpu2.data 21504.717540                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 21504.717540                       # average LoadLockedReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::system.cpu2.data 21600.319909                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total 21600.319909                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::system.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::system.cpu2.data 19445.359746                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 19445.359746                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::system.cpu2.data 19418.892042                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 19418.892042                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        12955                       # number of writebacks
system.cpu2.dcache.writebacks::total            12955                       # number of writebacks
system.cpu2.dcache.LoadLockedReq_mshr_hits::system.cpu2.data          825                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          825                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::system.cpu2.data       547924                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       547924                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::system.cpu2.data        69103                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total        69103                       # number of WriteReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::system.cpu2.data          841                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::total          841                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::system.cpu2.data       165064                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total       165064                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::system.cpu2.data       208893                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total       208893                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::system.cpu2.data       617027                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total       617027                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::system.cpu2.data       617868                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total       617868                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::system.cpu2.data   9792880012                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   9792880012                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::system.cpu2.data    871258832                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total    871258832                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::system.cpu2.data      7552024                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::total      7552024                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::system.cpu2.data   3186006388                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total   3186006388                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::system.cpu2.data   4547172593                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total   4547172593                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::system.cpu2.data    245497900                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total    245497900                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::system.cpu2.data  10664138844                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  10664138844                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::system.cpu2.data  10671690868                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  10671690868                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::system.cpu2.data      2022000                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::total      2022000                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.WriteReq_mshr_uncacheable_latency::system.cpu2.data      1871500                       # number of WriteReq MSHR uncacheable cycles
system.cpu2.dcache.WriteReq_mshr_uncacheable_latency::total      1871500                       # number of WriteReq MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::system.cpu2.data      3893500                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::total      3893500                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::system.cpu2.data     0.065753                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.065753                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::system.cpu2.data     0.013895                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.013895                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::system.cpu2.data     0.232513                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::total     0.232513                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::system.cpu2.data     0.321157                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.321157                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::system.cpu2.data     0.574704                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.574704                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::system.cpu2.data     0.046371                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.046371                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::system.cpu2.data     0.046421                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.046421                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::system.cpu2.data 17872.697695                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 17872.697695                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::system.cpu2.data 12608.118779                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 12608.118779                       # average WriteReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::system.cpu2.data  8979.814507                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::total  8979.814507                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::system.cpu2.data 19301.642926                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 19301.642926                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::system.cpu2.data 21767.951023                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total 21767.951023                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::system.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::system.cpu2.data 17283.099190                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 17283.099190                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::system.cpu2.data 17271.797322                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 17271.797322                       # average overall mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::system.cpu2.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.WriteReq_avg_mshr_uncacheable_latency::system.cpu2.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu2.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::system.cpu2.data          inf                       # average overall mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.waiting_on_retry             54512                       # Number of times sendTimingReq failed
system.cpu3.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                     8823660                       # DTB read hits
system.cpu3.dtb.read_misses                      3098                       # DTB read misses
system.cpu3.dtb.write_hits                    5391226                       # DTB write hits
system.cpu3.dtb.write_misses                      544                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       6                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                 8826758                       # DTB read accesses
system.cpu3.dtb.write_accesses                5391770                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                         14214886                       # DTB hits
system.cpu3.dtb.misses                           3642                       # DTB misses
system.cpu3.dtb.accesses                     14218528                       # DTB accesses
system.cpu3.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.itb.inst_hits                    34203844                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       6                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                34203844                       # ITB inst accesses
system.cpu3.itb.hits                         34203844                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                     34203844                       # DTB accesses
system.cpu3.numCycles                       150026171                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                   31002857                       # Number of instructions committed
system.cpu3.committedOps                     33910513                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses             28458123                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                    64                       # Number of float alu accesses
system.cpu3.num_func_calls                     700831                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts      3639575                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                    28458123                       # number of integer instructions
system.cpu3.num_fp_insts                           64                       # number of float instructions
system.cpu3.num_int_register_reads           53000296                       # number of times the integer registers were read
system.cpu3.num_int_register_writes          18974726                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                  64                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_cc_register_reads           129270916                       # number of times the CC registers were read
system.cpu3.num_cc_register_writes           18128671                       # number of times the CC registers were written
system.cpu3.num_mem_refs                     14353917                       # number of memory refs
system.cpu3.num_load_insts                    8827531                       # Number of load instructions
system.cpu3.num_store_insts                   5526386                       # Number of store instructions
system.cpu3.num_idle_cycles              935312.065706                       # Number of idle cycles
system.cpu3.num_busy_cycles              149090858.934294                       # Number of busy cycles
system.cpu3.not_idle_fraction                0.993766                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                    0.006234                       # Percentage of idle cycles
system.cpu3.Branches                          4933834                       # Number of branches fetched
system.cpu3.op_class::No_OpClass                    1      0.00%      0.00% # Class of executed instruction
system.cpu3.op_class::IntAlu                 19698373     57.85%     57.85% # Class of executed instruction
system.cpu3.op_class::IntMult                    1086      0.00%     57.85% # Class of executed instruction
system.cpu3.op_class::IntDiv                        0      0.00%     57.85% # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0      0.00%     57.85% # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0      0.00%     57.85% # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0      0.00%     57.85% # Class of executed instruction
system.cpu3.op_class::FloatMult                     0      0.00%     57.85% # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0      0.00%     57.85% # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0      0.00%     57.85% # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0      0.00%     57.85% # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0      0.00%     57.85% # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0      0.00%     57.85% # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0      0.00%     57.85% # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0      0.00%     57.85% # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0      0.00%     57.85% # Class of executed instruction
system.cpu3.op_class::SimdMult                      0      0.00%     57.85% # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0      0.00%     57.85% # Class of executed instruction
system.cpu3.op_class::SimdShift                     0      0.00%     57.85% # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0      0.00%     57.85% # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0      0.00%     57.85% # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0      0.00%     57.85% # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0      0.00%     57.85% # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0      0.00%     57.85% # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0      0.00%     57.85% # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0      0.00%     57.85% # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc               192      0.00%     57.85% # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0      0.00%     57.85% # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0      0.00%     57.85% # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0      0.00%     57.85% # Class of executed instruction
system.cpu3.op_class::MemRead                 8827531     25.92%     83.77% # Class of executed instruction
system.cpu3.op_class::MemWrite                5526386     16.23%    100.00% # Class of executed instruction
system.cpu3.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::total                  34053569                       # Class of executed instruction
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                     139                       # number of quiesce instructions executed
system.cpu3.icache.tags.replacements            19354                       # number of replacements
system.cpu3.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           35562766                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs            19354                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs          1837.489201                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::system.cpu3.inst          128                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::system.cpu3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2          121                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses         68427042                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses        68427042                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::system.cpu3.inst     34184490                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       34184490                       # number of ReadReq hits
system.cpu3.icache.demand_hits::system.cpu3.inst     34184490                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        34184490                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::system.cpu3.inst     34184490                       # number of overall hits
system.cpu3.icache.overall_hits::total       34184490                       # number of overall hits
system.cpu3.icache.ReadReq_misses::system.cpu3.inst        19354                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total        19354                       # number of ReadReq misses
system.cpu3.icache.demand_misses::system.cpu3.inst        19354                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total         19354                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::system.cpu3.inst        19354                       # number of overall misses
system.cpu3.icache.overall_misses::total        19354                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::system.cpu3.inst    332895957                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total    332895957                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::system.cpu3.inst    332895957                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total    332895957                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::system.cpu3.inst    332895957                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total    332895957                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::system.cpu3.inst     34203844                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     34203844                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::system.cpu3.inst     34203844                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     34203844                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::system.cpu3.inst     34203844                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     34203844                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::system.cpu3.inst     0.000566                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000566                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::system.cpu3.inst     0.000566                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000566                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::system.cpu3.inst     0.000566                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000566                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::system.cpu3.inst 17200.369794                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 17200.369794                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::system.cpu3.inst 17200.369794                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 17200.369794                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::system.cpu3.inst 17200.369794                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 17200.369794                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_misses::system.cpu3.inst        19354                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total        19354                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::system.cpu3.inst        19354                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total        19354                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::system.cpu3.inst        19354                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total        19354                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::system.cpu3.inst    293876043                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    293876043                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::system.cpu3.inst    293876043                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    293876043                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::system.cpu3.inst    293876043                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    293876043                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::system.cpu3.inst     0.000566                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000566                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::system.cpu3.inst     0.000566                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000566                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::system.cpu3.inst     0.000566                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000566                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::system.cpu3.inst 15184.253539                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 15184.253539                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::system.cpu3.inst 15184.253539                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 15184.253539                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::system.cpu3.inst 15184.253539                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 15184.253539                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.waiting_on_retry              1386                       # Number of times sendTimingReq failed
system.cpu3.dcache.tags.replacements            48308                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          218.675496                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs           17641704                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs            48308                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs           365.192183                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::system.cpu3.data   218.675496                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::system.cpu3.data     0.854201                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.854201                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          203                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2          192                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3           11                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.792969                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         29058892                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        29058892                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::system.cpu3.data      7768564                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        7768564                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::system.cpu3.data      4912750                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       4912750                       # number of WriteReq hits
system.cpu3.dcache.SoftPFReq_hits::system.cpu3.data         3134                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_hits::total         3134                       # number of SoftPFReq hits
system.cpu3.dcache.LoadLockedReq_hits::system.cpu3.data       349519                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total       349519                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::system.cpu3.data       134742                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total       134742                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::system.cpu3.data     12681314                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        12681314                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::system.cpu3.data     12684448                       # number of overall hits
system.cpu3.dcache.overall_hits::total       12684448                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::system.cpu3.data       539306                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       539306                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::system.cpu3.data        69719                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total        69719                       # number of WriteReq misses
system.cpu3.dcache.SoftPFReq_misses::system.cpu3.data          909                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_misses::total          909                       # number of SoftPFReq misses
system.cpu3.dcache.LoadLockedReq_misses::system.cpu3.data       162120                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total       162120                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::system.cpu3.data       228660                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total       228660                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::system.cpu3.data       609025                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        609025                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::system.cpu3.data       609934                       # number of overall misses
system.cpu3.dcache.overall_misses::total       609934                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::system.cpu3.data  10749580701                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  10749580701                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::system.cpu3.data   1013494672                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total   1013494672                       # number of WriteReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::system.cpu3.data   3547749374                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total   3547749374                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::system.cpu3.data   4967679931                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total   4967679931                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::system.cpu3.data    265236573                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total    265236573                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.demand_miss_latency::system.cpu3.data  11763075373                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total  11763075373                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::system.cpu3.data  11763075373                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total  11763075373                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::system.cpu3.data      8307870                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      8307870                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::system.cpu3.data      4982469                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      4982469                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::system.cpu3.data         4043                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::total         4043                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::system.cpu3.data       511639                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total       511639                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::system.cpu3.data       363402                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total       363402                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::system.cpu3.data     13290339                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     13290339                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::system.cpu3.data     13294382                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     13294382                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::system.cpu3.data     0.064915                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.064915                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::system.cpu3.data     0.013993                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.013993                       # miss rate for WriteReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::system.cpu3.data     0.224833                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::total     0.224833                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::system.cpu3.data     0.316864                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.316864                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::system.cpu3.data     0.629221                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.629221                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::system.cpu3.data     0.045825                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.045825                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::system.cpu3.data     0.045879                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.045879                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::system.cpu3.data 19932.247557                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 19932.247557                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::system.cpu3.data 14536.850385                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 14536.850385                       # average WriteReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::system.cpu3.data 21883.477510                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 21883.477510                       # average LoadLockedReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::system.cpu3.data 21725.181190                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total 21725.181190                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::system.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::system.cpu3.data 19314.601819                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 19314.601819                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::system.cpu3.data 19285.816782                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 19285.816782                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         9355                       # number of writebacks
system.cpu3.dcache.writebacks::total             9355                       # number of writebacks
system.cpu3.dcache.LoadLockedReq_mshr_hits::system.cpu3.data          887                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          887                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::system.cpu3.data       539306                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       539306                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::system.cpu3.data        69719                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total        69719                       # number of WriteReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::system.cpu3.data          909                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::total          909                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::system.cpu3.data       161233                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total       161233                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::system.cpu3.data       209286                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total       209286                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::system.cpu3.data       609025                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total       609025                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::system.cpu3.data       609934                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total       609934                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::system.cpu3.data   9573008119                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   9573008119                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::system.cpu3.data    873314328                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total    873314328                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::system.cpu3.data      7868525                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::total      7868525                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::system.cpu3.data   3173484101                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total   3173484101                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::system.cpu3.data   4570911069                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total   4570911069                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::system.cpu3.data    241045427                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total    241045427                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::system.cpu3.data  10446322447                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total  10446322447                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::system.cpu3.data  10454190972                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total  10454190972                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_uncacheable_latency::system.cpu3.data      3635501                       # number of ReadReq MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_uncacheable_latency::total      3635501                       # number of ReadReq MSHR uncacheable cycles
system.cpu3.dcache.WriteReq_mshr_uncacheable_latency::system.cpu3.data      3088002                       # number of WriteReq MSHR uncacheable cycles
system.cpu3.dcache.WriteReq_mshr_uncacheable_latency::total      3088002                       # number of WriteReq MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::system.cpu3.data      6723503                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::total      6723503                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::system.cpu3.data     0.064915                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.064915                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::system.cpu3.data     0.013993                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.013993                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::system.cpu3.data     0.224833                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::total     0.224833                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::system.cpu3.data     0.315130                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.315130                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::system.cpu3.data     0.575908                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.575908                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::system.cpu3.data     0.045825                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.045825                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::system.cpu3.data     0.045879                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.045879                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::system.cpu3.data 17750.605628                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 17750.605628                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::system.cpu3.data 12526.202728                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 12526.202728                       # average WriteReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::system.cpu3.data  8656.243124                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::total  8656.243124                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::system.cpu3.data 19682.596621                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 19682.596621                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::system.cpu3.data 21840.500889                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total 21840.500889                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::system.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::system.cpu3.data 17152.534702                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 17152.534702                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::system.cpu3.data 17139.872465                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 17139.872465                       # average overall mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_uncacheable_latency::system.cpu3.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu3.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu3.dcache.WriteReq_avg_mshr_uncacheable_latency::system.cpu3.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu3.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::system.cpu3.data          inf                       # average overall mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.waiting_on_retry             54372                       # Number of times sendTimingReq failed
system.cpu4.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu4.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu4.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu4.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu4.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu4.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu4.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu4.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu4.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu4.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu4.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu4.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu4.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu4.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu4.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                     8787144                       # DTB read hits
system.cpu4.dtb.read_misses                      3091                       # DTB read misses
system.cpu4.dtb.write_hits                    5381395                       # DTB write hits
system.cpu4.dtb.write_misses                      545                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       6                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     1                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                 8790235                       # DTB read accesses
system.cpu4.dtb.write_accesses                5381940                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                         14168539                       # DTB hits
system.cpu4.dtb.misses                           3636                       # DTB misses
system.cpu4.dtb.accesses                     14172175                       # DTB accesses
system.cpu4.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu4.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu4.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu4.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu4.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu4.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu4.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu4.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu4.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu4.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu4.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu4.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu4.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu4.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu4.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu4.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu4.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu4.itb.inst_hits                    34124518                       # ITB inst hits
system.cpu4.itb.inst_misses                         9                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       6                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                34124527                       # ITB inst accesses
system.cpu4.itb.hits                         34124518                       # DTB hits
system.cpu4.itb.misses                              9                       # DTB misses
system.cpu4.itb.accesses                     34124527                       # DTB accesses
system.cpu4.numCycles                       149469807                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.committedInsts                   30927967                       # Number of instructions committed
system.cpu4.committedOps                     33832974                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses             28399357                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                    64                       # Number of float alu accesses
system.cpu4.num_func_calls                     700831                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts      3630106                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                    28399357                       # number of integer instructions
system.cpu4.num_fp_insts                           64                       # number of float instructions
system.cpu4.num_int_register_reads           52867465                       # number of times the integer registers were read
system.cpu4.num_int_register_writes          18933350                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                  64                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_cc_register_reads           128930828                       # number of times the CC registers were read
system.cpu4.num_cc_register_writes           18096251                       # number of times the CC registers were written
system.cpu4.num_mem_refs                     14308937                       # number of memory refs
system.cpu4.num_load_insts                    8790996                       # Number of load instructions
system.cpu4.num_store_insts                   5517941                       # Number of store instructions
system.cpu4.num_idle_cycles              1447407.188495                       # Number of idle cycles
system.cpu4.num_busy_cycles              148022399.811505                       # Number of busy cycles
system.cpu4.not_idle_fraction                0.990316                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                    0.009684                       # Percentage of idle cycles
system.cpu4.Branches                          4921155                       # Number of branches fetched
system.cpu4.op_class::No_OpClass                    1      0.00%      0.00% # Class of executed instruction
system.cpu4.op_class::IntAlu                 19667167     57.88%     57.88% # Class of executed instruction
system.cpu4.op_class::IntMult                    1101      0.00%     57.89% # Class of executed instruction
system.cpu4.op_class::IntDiv                        0      0.00%     57.89% # Class of executed instruction
system.cpu4.op_class::FloatAdd                      0      0.00%     57.89% # Class of executed instruction
system.cpu4.op_class::FloatCmp                      0      0.00%     57.89% # Class of executed instruction
system.cpu4.op_class::FloatCvt                      0      0.00%     57.89% # Class of executed instruction
system.cpu4.op_class::FloatMult                     0      0.00%     57.89% # Class of executed instruction
system.cpu4.op_class::FloatDiv                      0      0.00%     57.89% # Class of executed instruction
system.cpu4.op_class::FloatSqrt                     0      0.00%     57.89% # Class of executed instruction
system.cpu4.op_class::SimdAdd                       0      0.00%     57.89% # Class of executed instruction
system.cpu4.op_class::SimdAddAcc                    0      0.00%     57.89% # Class of executed instruction
system.cpu4.op_class::SimdAlu                       0      0.00%     57.89% # Class of executed instruction
system.cpu4.op_class::SimdCmp                       0      0.00%     57.89% # Class of executed instruction
system.cpu4.op_class::SimdCvt                       0      0.00%     57.89% # Class of executed instruction
system.cpu4.op_class::SimdMisc                      0      0.00%     57.89% # Class of executed instruction
system.cpu4.op_class::SimdMult                      0      0.00%     57.89% # Class of executed instruction
system.cpu4.op_class::SimdMultAcc                   0      0.00%     57.89% # Class of executed instruction
system.cpu4.op_class::SimdShift                     0      0.00%     57.89% # Class of executed instruction
system.cpu4.op_class::SimdShiftAcc                  0      0.00%     57.89% # Class of executed instruction
system.cpu4.op_class::SimdSqrt                      0      0.00%     57.89% # Class of executed instruction
system.cpu4.op_class::SimdFloatAdd                  0      0.00%     57.89% # Class of executed instruction
system.cpu4.op_class::SimdFloatAlu                  0      0.00%     57.89% # Class of executed instruction
system.cpu4.op_class::SimdFloatCmp                  0      0.00%     57.89% # Class of executed instruction
system.cpu4.op_class::SimdFloatCvt                  0      0.00%     57.89% # Class of executed instruction
system.cpu4.op_class::SimdFloatDiv                  0      0.00%     57.89% # Class of executed instruction
system.cpu4.op_class::SimdFloatMisc               168      0.00%     57.89% # Class of executed instruction
system.cpu4.op_class::SimdFloatMult                 0      0.00%     57.89% # Class of executed instruction
system.cpu4.op_class::SimdFloatMultAcc              0      0.00%     57.89% # Class of executed instruction
system.cpu4.op_class::SimdFloatSqrt                 0      0.00%     57.89% # Class of executed instruction
system.cpu4.op_class::MemRead                 8790996     25.87%     83.76% # Class of executed instruction
system.cpu4.op_class::MemWrite                5517941     16.24%    100.00% # Class of executed instruction
system.cpu4.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu4.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu4.op_class::total                  33977374                       # Class of executed instruction
system.cpu4.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu4.kern.inst.quiesce                     153                       # number of quiesce instructions executed
system.cpu4.icache.tags.replacements            18701                       # number of replacements
system.cpu4.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu4.icache.tags.total_refs           35411383                       # Total number of references to valid blocks.
system.cpu4.icache.tags.sampled_refs            18701                       # Sample count of references to valid blocks.
system.cpu4.icache.tags.avg_refs          1893.555585                       # Average number of references to valid blocks.
system.cpu4.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.tags.occ_blocks::system.cpu4.inst          128                       # Average occupied blocks per requestor
system.cpu4.icache.tags.occ_percent::system.cpu4.inst            1                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::2          117                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::3            9                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu4.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu4.icache.tags.tag_accesses         68267737                       # Number of tag accesses
system.cpu4.icache.tags.data_accesses        68267737                       # Number of data accesses
system.cpu4.icache.ReadReq_hits::system.cpu4.inst     34105817                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total       34105817                       # number of ReadReq hits
system.cpu4.icache.demand_hits::system.cpu4.inst     34105817                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total        34105817                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::system.cpu4.inst     34105817                       # number of overall hits
system.cpu4.icache.overall_hits::total       34105817                       # number of overall hits
system.cpu4.icache.ReadReq_misses::system.cpu4.inst        18701                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total        18701                       # number of ReadReq misses
system.cpu4.icache.demand_misses::system.cpu4.inst        18701                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total         18701                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::system.cpu4.inst        18701                       # number of overall misses
system.cpu4.icache.overall_misses::total        18701                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::system.cpu4.inst    327945348                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total    327945348                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::system.cpu4.inst    327945348                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total    327945348                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::system.cpu4.inst    327945348                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total    327945348                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::system.cpu4.inst     34124518                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total     34124518                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::system.cpu4.inst     34124518                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total     34124518                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::system.cpu4.inst     34124518                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total     34124518                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::system.cpu4.inst     0.000548                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000548                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::system.cpu4.inst     0.000548                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000548                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::system.cpu4.inst     0.000548                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000548                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::system.cpu4.inst 17536.246618                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 17536.246618                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::system.cpu4.inst 17536.246618                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 17536.246618                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::system.cpu4.inst 17536.246618                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 17536.246618                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.ReadReq_mshr_misses::system.cpu4.inst        18701                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total        18701                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::system.cpu4.inst        18701                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total        18701                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::system.cpu4.inst        18701                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total        18701                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::system.cpu4.inst    290179650                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total    290179650                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::system.cpu4.inst    290179650                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total    290179650                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::system.cpu4.inst    290179650                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total    290179650                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::system.cpu4.inst     0.000548                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.000548                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::system.cpu4.inst     0.000548                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.000548                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::system.cpu4.inst     0.000548                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.000548                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::system.cpu4.inst 15516.798567                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 15516.798567                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::system.cpu4.inst 15516.798567                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 15516.798567                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::system.cpu4.inst 15516.798567                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 15516.798567                       # average overall mshr miss latency
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.icache.waiting_on_retry              1530                       # Number of times sendTimingReq failed
system.cpu4.dcache.tags.replacements            49142                       # number of replacements
system.cpu4.dcache.tags.tagsinuse          220.282434                       # Cycle average of tags in use
system.cpu4.dcache.tags.total_refs           13597617                       # Total number of references to valid blocks.
system.cpu4.dcache.tags.sampled_refs            49142                       # Sample count of references to valid blocks.
system.cpu4.dcache.tags.avg_refs           276.700521                       # Average number of references to valid blocks.
system.cpu4.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.tags.occ_blocks::system.cpu4.data   220.282434                       # Average occupied blocks per requestor
system.cpu4.dcache.tags.occ_percent::system.cpu4.data     0.860478                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_percent::total     0.860478                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_task_id_blocks::1024          195                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::2          164                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::3           30                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu4.dcache.tags.occ_task_id_percent::1024     0.761719                       # Percentage of cache occupancy per task id
system.cpu4.dcache.tags.tag_accesses         28960869                       # Number of tag accesses
system.cpu4.dcache.tags.data_accesses        28960869                       # Number of data accesses
system.cpu4.dcache.ReadReq_hits::system.cpu4.data      7737608                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total        7737608                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::system.cpu4.data      4903968                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total       4903968                       # number of WriteReq hits
system.cpu4.dcache.SoftPFReq_hits::system.cpu4.data         3067                       # number of SoftPFReq hits
system.cpu4.dcache.SoftPFReq_hits::total         3067                       # number of SoftPFReq hits
system.cpu4.dcache.LoadLockedReq_hits::system.cpu4.data       348681                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total       348681                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::system.cpu4.data       134720                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total       134720                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::system.cpu4.data     12641576                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total        12641576                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::system.cpu4.data     12644643                       # number of overall hits
system.cpu4.dcache.overall_hits::total       12644643                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::system.cpu4.data       535823                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total       535823                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::system.cpu4.data        69238                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total        69238                       # number of WriteReq misses
system.cpu4.dcache.SoftPFReq_misses::system.cpu4.data          876                       # number of SoftPFReq misses
system.cpu4.dcache.SoftPFReq_misses::total          876                       # number of SoftPFReq misses
system.cpu4.dcache.LoadLockedReq_misses::system.cpu4.data       160992                       # number of LoadLockedReq misses
system.cpu4.dcache.LoadLockedReq_misses::total       160992                       # number of LoadLockedReq misses
system.cpu4.dcache.StoreCondReq_misses::system.cpu4.data       227994                       # number of StoreCondReq misses
system.cpu4.dcache.StoreCondReq_misses::total       227994                       # number of StoreCondReq misses
system.cpu4.dcache.demand_misses::system.cpu4.data       605061                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total        605061                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::system.cpu4.data       605937                       # number of overall misses
system.cpu4.dcache.overall_misses::total       605937                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::system.cpu4.data  10629997017                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total  10629997017                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::system.cpu4.data   1008382214                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total   1008382214                       # number of WriteReq miss cycles
system.cpu4.dcache.LoadLockedReq_miss_latency::system.cpu4.data   3559806701                       # number of LoadLockedReq miss cycles
system.cpu4.dcache.LoadLockedReq_miss_latency::total   3559806701                       # number of LoadLockedReq miss cycles
system.cpu4.dcache.StoreCondReq_miss_latency::system.cpu4.data   4981090908                       # number of StoreCondReq miss cycles
system.cpu4.dcache.StoreCondReq_miss_latency::total   4981090908                       # number of StoreCondReq miss cycles
system.cpu4.dcache.StoreCondFailReq_miss_latency::system.cpu4.data    268505106                       # number of StoreCondFailReq miss cycles
system.cpu4.dcache.StoreCondFailReq_miss_latency::total    268505106                       # number of StoreCondFailReq miss cycles
system.cpu4.dcache.demand_miss_latency::system.cpu4.data  11638379231                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total  11638379231                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::system.cpu4.data  11638379231                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total  11638379231                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::system.cpu4.data      8273431                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total      8273431                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::system.cpu4.data      4973206                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total      4973206                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.SoftPFReq_accesses::system.cpu4.data         3943                       # number of SoftPFReq accesses(hits+misses)
system.cpu4.dcache.SoftPFReq_accesses::total         3943                       # number of SoftPFReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::system.cpu4.data       509673                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total       509673                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::system.cpu4.data       362714                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total       362714                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::system.cpu4.data     13246637                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total     13246637                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::system.cpu4.data     13250580                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total     13250580                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::system.cpu4.data     0.064764                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.064764                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::system.cpu4.data     0.013922                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.013922                       # miss rate for WriteReq accesses
system.cpu4.dcache.SoftPFReq_miss_rate::system.cpu4.data     0.222166                       # miss rate for SoftPFReq accesses
system.cpu4.dcache.SoftPFReq_miss_rate::total     0.222166                       # miss rate for SoftPFReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::system.cpu4.data     0.315873                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::total     0.315873                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::system.cpu4.data     0.628578                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::total     0.628578                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.demand_miss_rate::system.cpu4.data     0.045677                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.045677                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::system.cpu4.data     0.045729                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.045729                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::system.cpu4.data 19838.635178                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 19838.635178                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::system.cpu4.data 14563.999740                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total 14563.999740                       # average WriteReq miss latency
system.cpu4.dcache.LoadLockedReq_avg_miss_latency::system.cpu4.data 22111.699345                       # average LoadLockedReq miss latency
system.cpu4.dcache.LoadLockedReq_avg_miss_latency::total 22111.699345                       # average LoadLockedReq miss latency
system.cpu4.dcache.StoreCondReq_avg_miss_latency::system.cpu4.data 21847.464881                       # average StoreCondReq miss latency
system.cpu4.dcache.StoreCondReq_avg_miss_latency::total 21847.464881                       # average StoreCondReq miss latency
system.cpu4.dcache.StoreCondFailReq_avg_miss_latency::system.cpu4.data          inf                       # average StoreCondFailReq miss latency
system.cpu4.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::system.cpu4.data 19235.051063                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 19235.051063                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::system.cpu4.data 19207.243048                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 19207.243048                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks         9839                       # number of writebacks
system.cpu4.dcache.writebacks::total             9839                       # number of writebacks
system.cpu4.dcache.LoadLockedReq_mshr_hits::system.cpu4.data          860                       # number of LoadLockedReq MSHR hits
system.cpu4.dcache.LoadLockedReq_mshr_hits::total          860                       # number of LoadLockedReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::system.cpu4.data       535823                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total       535823                       # number of ReadReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::system.cpu4.data        69238                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total        69238                       # number of WriteReq MSHR misses
system.cpu4.dcache.SoftPFReq_mshr_misses::system.cpu4.data          876                       # number of SoftPFReq MSHR misses
system.cpu4.dcache.SoftPFReq_mshr_misses::total          876                       # number of SoftPFReq MSHR misses
system.cpu4.dcache.LoadLockedReq_mshr_misses::system.cpu4.data       160132                       # number of LoadLockedReq MSHR misses
system.cpu4.dcache.LoadLockedReq_mshr_misses::total       160132                       # number of LoadLockedReq MSHR misses
system.cpu4.dcache.StoreCondReq_mshr_misses::system.cpu4.data       209091                       # number of StoreCondReq MSHR misses
system.cpu4.dcache.StoreCondReq_mshr_misses::total       209091                       # number of StoreCondReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::system.cpu4.data       605061                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total       605061                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::system.cpu4.data       605937                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total       605937                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::system.cpu4.data   9461368789                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total   9461368789                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::system.cpu4.data    869175786                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total    869175786                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.SoftPFReq_mshr_miss_latency::system.cpu4.data      9084519                       # number of SoftPFReq MSHR miss cycles
system.cpu4.dcache.SoftPFReq_mshr_miss_latency::total      9084519                       # number of SoftPFReq MSHR miss cycles
system.cpu4.dcache.LoadLockedReq_mshr_miss_latency::system.cpu4.data   3186053780                       # number of LoadLockedReq MSHR miss cycles
system.cpu4.dcache.LoadLockedReq_mshr_miss_latency::total   3186053780                       # number of LoadLockedReq MSHR miss cycles
system.cpu4.dcache.StoreCondReq_mshr_miss_latency::system.cpu4.data   4584595092                       # number of StoreCondReq MSHR miss cycles
system.cpu4.dcache.StoreCondReq_mshr_miss_latency::total   4584595092                       # number of StoreCondReq MSHR miss cycles
system.cpu4.dcache.StoreCondFailReq_mshr_miss_latency::system.cpu4.data    244444894                       # number of StoreCondFailReq MSHR miss cycles
system.cpu4.dcache.StoreCondFailReq_mshr_miss_latency::total    244444894                       # number of StoreCondFailReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::system.cpu4.data  10330544575                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total  10330544575                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::system.cpu4.data  10339629094                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total  10339629094                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_uncacheable_latency::system.cpu4.data      3253500                       # number of ReadReq MSHR uncacheable cycles
system.cpu4.dcache.ReadReq_mshr_uncacheable_latency::total      3253500                       # number of ReadReq MSHR uncacheable cycles
system.cpu4.dcache.WriteReq_mshr_uncacheable_latency::system.cpu4.data      3091001                       # number of WriteReq MSHR uncacheable cycles
system.cpu4.dcache.WriteReq_mshr_uncacheable_latency::total      3091001                       # number of WriteReq MSHR uncacheable cycles
system.cpu4.dcache.overall_mshr_uncacheable_latency::system.cpu4.data      6344501                       # number of overall MSHR uncacheable cycles
system.cpu4.dcache.overall_mshr_uncacheable_latency::total      6344501                       # number of overall MSHR uncacheable cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::system.cpu4.data     0.064764                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.064764                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::system.cpu4.data     0.013922                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.013922                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.SoftPFReq_mshr_miss_rate::system.cpu4.data     0.222166                       # mshr miss rate for SoftPFReq accesses
system.cpu4.dcache.SoftPFReq_mshr_miss_rate::total     0.222166                       # mshr miss rate for SoftPFReq accesses
system.cpu4.dcache.LoadLockedReq_mshr_miss_rate::system.cpu4.data     0.314186                       # mshr miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_mshr_miss_rate::total     0.314186                       # mshr miss rate for LoadLockedReq accesses
system.cpu4.dcache.StoreCondReq_mshr_miss_rate::system.cpu4.data     0.576462                       # mshr miss rate for StoreCondReq accesses
system.cpu4.dcache.StoreCondReq_mshr_miss_rate::total     0.576462                       # mshr miss rate for StoreCondReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::system.cpu4.data     0.045677                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.045677                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::system.cpu4.data     0.045729                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.045729                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::system.cpu4.data 17657.638416                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 17657.638416                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::system.cpu4.data 12553.450215                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total 12553.450215                       # average WriteReq mshr miss latency
system.cpu4.dcache.SoftPFReq_avg_mshr_miss_latency::system.cpu4.data 10370.455479                       # average SoftPFReq mshr miss latency
system.cpu4.dcache.SoftPFReq_avg_mshr_miss_latency::total 10370.455479                       # average SoftPFReq mshr miss latency
system.cpu4.dcache.LoadLockedReq_avg_mshr_miss_latency::system.cpu4.data 19896.421577                       # average LoadLockedReq mshr miss latency
system.cpu4.dcache.LoadLockedReq_avg_mshr_miss_latency::total 19896.421577                       # average LoadLockedReq mshr miss latency
system.cpu4.dcache.StoreCondReq_avg_mshr_miss_latency::system.cpu4.data 21926.314820                       # average StoreCondReq mshr miss latency
system.cpu4.dcache.StoreCondReq_avg_mshr_miss_latency::total 21926.314820                       # average StoreCondReq mshr miss latency
system.cpu4.dcache.StoreCondFailReq_avg_mshr_miss_latency::system.cpu4.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu4.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::system.cpu4.data 17073.558823                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 17073.558823                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::system.cpu4.data 17063.868181                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 17063.868181                       # average overall mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_uncacheable_latency::system.cpu4.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu4.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu4.dcache.WriteReq_avg_mshr_uncacheable_latency::system.cpu4.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu4.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu4.dcache.overall_avg_mshr_uncacheable_latency::system.cpu4.data          inf                       # average overall mshr uncacheable latency
system.cpu4.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dcache.waiting_on_retry             54769                       # Number of times sendTimingReq failed
system.cpu5.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu5.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu5.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu5.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu5.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu5.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu5.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu5.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu5.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu5.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu5.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu5.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu5.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu5.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu5.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                     8851711                       # DTB read hits
system.cpu5.dtb.read_misses                      3095                       # DTB read misses
system.cpu5.dtb.write_hits                    5393604                       # DTB write hits
system.cpu5.dtb.write_misses                      545                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       6                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                 8854806                       # DTB read accesses
system.cpu5.dtb.write_accesses                5394149                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                         14245315                       # DTB hits
system.cpu5.dtb.misses                           3640                       # DTB misses
system.cpu5.dtb.accesses                     14248955                       # DTB accesses
system.cpu5.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu5.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu5.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu5.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu5.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu5.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu5.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu5.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu5.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu5.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu5.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu5.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu5.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu5.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu5.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu5.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu5.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu5.itb.inst_hits                    34251422                       # ITB inst hits
system.cpu5.itb.inst_misses                         9                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       6                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                34251431                       # ITB inst accesses
system.cpu5.itb.hits                         34251422                       # DTB hits
system.cpu5.itb.misses                              9                       # DTB misses
system.cpu5.itb.accesses                     34251431                       # DTB accesses
system.cpu5.numCycles                       150276106                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.committedInsts                   31048023                       # Number of instructions committed
system.cpu5.committedOps                     33948491                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses             28485541                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                    64                       # Number of float alu accesses
system.cpu5.num_func_calls                     699534                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts      3643805                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                    28485541                       # number of integer instructions
system.cpu5.num_fp_insts                           64                       # number of float instructions
system.cpu5.num_int_register_reads           53076877                       # number of times the integer registers were read
system.cpu5.num_int_register_writes          18990944                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                  64                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_cc_register_reads           129469534                       # number of times the CC registers were read
system.cpu5.num_cc_register_writes           18143859                       # number of times the CC registers were written
system.cpu5.num_mem_refs                     14385084                       # number of memory refs
system.cpu5.num_load_insts                    8855382                       # Number of load instructions
system.cpu5.num_store_insts                   5529702                       # Number of store instructions
system.cpu5.num_idle_cycles              536796.342495                       # Number of idle cycles
system.cpu5.num_busy_cycles              149739309.657505                       # Number of busy cycles
system.cpu5.not_idle_fraction                0.996428                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                    0.003572                       # Percentage of idle cycles
system.cpu5.Branches                          4939969                       # Number of branches fetched
system.cpu5.op_class::No_OpClass                    1      0.00%      0.00% # Class of executed instruction
system.cpu5.op_class::IntAlu                 19705676     57.80%     57.80% # Class of executed instruction
system.cpu5.op_class::IntMult                    1206      0.00%     57.80% # Class of executed instruction
system.cpu5.op_class::IntDiv                        0      0.00%     57.80% # Class of executed instruction
system.cpu5.op_class::FloatAdd                      0      0.00%     57.80% # Class of executed instruction
system.cpu5.op_class::FloatCmp                      0      0.00%     57.80% # Class of executed instruction
system.cpu5.op_class::FloatCvt                      0      0.00%     57.80% # Class of executed instruction
system.cpu5.op_class::FloatMult                     0      0.00%     57.80% # Class of executed instruction
system.cpu5.op_class::FloatDiv                      0      0.00%     57.80% # Class of executed instruction
system.cpu5.op_class::FloatSqrt                     0      0.00%     57.80% # Class of executed instruction
system.cpu5.op_class::SimdAdd                       0      0.00%     57.80% # Class of executed instruction
system.cpu5.op_class::SimdAddAcc                    0      0.00%     57.80% # Class of executed instruction
system.cpu5.op_class::SimdAlu                       0      0.00%     57.80% # Class of executed instruction
system.cpu5.op_class::SimdCmp                       0      0.00%     57.80% # Class of executed instruction
system.cpu5.op_class::SimdCvt                       0      0.00%     57.80% # Class of executed instruction
system.cpu5.op_class::SimdMisc                      0      0.00%     57.80% # Class of executed instruction
system.cpu5.op_class::SimdMult                      0      0.00%     57.80% # Class of executed instruction
system.cpu5.op_class::SimdMultAcc                   0      0.00%     57.80% # Class of executed instruction
system.cpu5.op_class::SimdShift                     0      0.00%     57.80% # Class of executed instruction
system.cpu5.op_class::SimdShiftAcc                  0      0.00%     57.80% # Class of executed instruction
system.cpu5.op_class::SimdSqrt                      0      0.00%     57.80% # Class of executed instruction
system.cpu5.op_class::SimdFloatAdd                  0      0.00%     57.80% # Class of executed instruction
system.cpu5.op_class::SimdFloatAlu                  0      0.00%     57.80% # Class of executed instruction
system.cpu5.op_class::SimdFloatCmp                  0      0.00%     57.80% # Class of executed instruction
system.cpu5.op_class::SimdFloatCvt                  0      0.00%     57.80% # Class of executed instruction
system.cpu5.op_class::SimdFloatDiv                  0      0.00%     57.80% # Class of executed instruction
system.cpu5.op_class::SimdFloatMisc               156      0.00%     57.81% # Class of executed instruction
system.cpu5.op_class::SimdFloatMult                 0      0.00%     57.81% # Class of executed instruction
system.cpu5.op_class::SimdFloatMultAcc              0      0.00%     57.81% # Class of executed instruction
system.cpu5.op_class::SimdFloatSqrt                 0      0.00%     57.81% # Class of executed instruction
system.cpu5.op_class::MemRead                 8855382     25.97%     83.78% # Class of executed instruction
system.cpu5.op_class::MemWrite                5529702     16.22%    100.00% # Class of executed instruction
system.cpu5.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu5.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu5.op_class::total                  34092123                       # Class of executed instruction
system.cpu5.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu5.kern.inst.quiesce                      90                       # number of quiesce instructions executed
system.cpu5.icache.tags.replacements            17705                       # number of replacements
system.cpu5.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu5.icache.tags.total_refs           35487898                       # Total number of references to valid blocks.
system.cpu5.icache.tags.sampled_refs            17705                       # Sample count of references to valid blocks.
system.cpu5.icache.tags.avg_refs          2004.399774                       # Average number of references to valid blocks.
system.cpu5.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.tags.occ_blocks::system.cpu5.inst          128                       # Average occupied blocks per requestor
system.cpu5.icache.tags.occ_percent::system.cpu5.inst            1                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::2          121                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu5.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu5.icache.tags.tag_accesses         68520549                       # Number of tag accesses
system.cpu5.icache.tags.data_accesses        68520549                       # Number of data accesses
system.cpu5.icache.ReadReq_hits::system.cpu5.inst     34233717                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total       34233717                       # number of ReadReq hits
system.cpu5.icache.demand_hits::system.cpu5.inst     34233717                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total        34233717                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::system.cpu5.inst     34233717                       # number of overall hits
system.cpu5.icache.overall_hits::total       34233717                       # number of overall hits
system.cpu5.icache.ReadReq_misses::system.cpu5.inst        17705                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total        17705                       # number of ReadReq misses
system.cpu5.icache.demand_misses::system.cpu5.inst        17705                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total         17705                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::system.cpu5.inst        17705                       # number of overall misses
system.cpu5.icache.overall_misses::total        17705                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::system.cpu5.inst    294396917                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total    294396917                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::system.cpu5.inst    294396917                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total    294396917                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::system.cpu5.inst    294396917                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total    294396917                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::system.cpu5.inst     34251422                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total     34251422                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::system.cpu5.inst     34251422                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total     34251422                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::system.cpu5.inst     34251422                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total     34251422                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::system.cpu5.inst     0.000517                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.000517                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::system.cpu5.inst     0.000517                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.000517                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::system.cpu5.inst     0.000517                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.000517                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::system.cpu5.inst 16627.897035                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 16627.897035                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::system.cpu5.inst 16627.897035                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 16627.897035                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::system.cpu5.inst 16627.897035                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 16627.897035                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.ReadReq_mshr_misses::system.cpu5.inst        17705                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total        17705                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::system.cpu5.inst        17705                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total        17705                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::system.cpu5.inst        17705                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total        17705                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::system.cpu5.inst    258660083                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total    258660083                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::system.cpu5.inst    258660083                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total    258660083                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::system.cpu5.inst    258660083                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total    258660083                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::system.cpu5.inst     0.000517                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.000517                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::system.cpu5.inst     0.000517                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.000517                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::system.cpu5.inst     0.000517                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.000517                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::system.cpu5.inst 14609.437052                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 14609.437052                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::system.cpu5.inst 14609.437052                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 14609.437052                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::system.cpu5.inst 14609.437052                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 14609.437052                       # average overall mshr miss latency
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.icache.waiting_on_retry              1263                       # Number of times sendTimingReq failed
system.cpu5.dcache.tags.replacements            52570                       # number of replacements
system.cpu5.dcache.tags.tagsinuse          221.555952                       # Cycle average of tags in use
system.cpu5.dcache.tags.total_refs           13573363                       # Total number of references to valid blocks.
system.cpu5.dcache.tags.sampled_refs            52570                       # Sample count of references to valid blocks.
system.cpu5.dcache.tags.avg_refs           258.195986                       # Average number of references to valid blocks.
system.cpu5.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.tags.occ_blocks::system.cpu5.data   221.555952                       # Average occupied blocks per requestor
system.cpu5.dcache.tags.occ_percent::system.cpu5.data     0.865453                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_percent::total     0.865453                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_task_id_blocks::1024          211                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::2          204                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu5.dcache.tags.occ_task_id_percent::1024     0.824219                       # Percentage of cache occupancy per task id
system.cpu5.dcache.tags.tag_accesses         29130082                       # Number of tag accesses
system.cpu5.dcache.tags.data_accesses        29130082                       # Number of data accesses
system.cpu5.dcache.ReadReq_hits::system.cpu5.data      7787743                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total        7787743                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::system.cpu5.data      4916016                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total       4916016                       # number of WriteReq hits
system.cpu5.dcache.SoftPFReq_hits::system.cpu5.data         3093                       # number of SoftPFReq hits
system.cpu5.dcache.SoftPFReq_hits::total         3093                       # number of SoftPFReq hits
system.cpu5.dcache.LoadLockedReq_hits::system.cpu5.data       349173                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total       349173                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::system.cpu5.data       134894                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total       134894                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::system.cpu5.data     12703759                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total        12703759                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::system.cpu5.data     12706852                       # number of overall hits
system.cpu5.dcache.overall_hits::total       12706852                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::system.cpu5.data       547154                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total       547154                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::system.cpu5.data        69141                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total        69141                       # number of WriteReq misses
system.cpu5.dcache.SoftPFReq_misses::system.cpu5.data          708                       # number of SoftPFReq misses
system.cpu5.dcache.SoftPFReq_misses::total          708                       # number of SoftPFReq misses
system.cpu5.dcache.LoadLockedReq_misses::system.cpu5.data       163748                       # number of LoadLockedReq misses
system.cpu5.dcache.LoadLockedReq_misses::total       163748                       # number of LoadLockedReq misses
system.cpu5.dcache.StoreCondReq_misses::system.cpu5.data       228717                       # number of StoreCondReq misses
system.cpu5.dcache.StoreCondReq_misses::total       228717                       # number of StoreCondReq misses
system.cpu5.dcache.demand_misses::system.cpu5.data       616295                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total        616295                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::system.cpu5.data       617003                       # number of overall misses
system.cpu5.dcache.overall_misses::total       617003                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::system.cpu5.data  10911329366                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total  10911329366                       # number of ReadReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::system.cpu5.data   1004482688                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total   1004482688                       # number of WriteReq miss cycles
system.cpu5.dcache.LoadLockedReq_miss_latency::system.cpu5.data   3558109779                       # number of LoadLockedReq miss cycles
system.cpu5.dcache.LoadLockedReq_miss_latency::total   3558109779                       # number of LoadLockedReq miss cycles
system.cpu5.dcache.StoreCondReq_miss_latency::system.cpu5.data   4950473936                       # number of StoreCondReq miss cycles
system.cpu5.dcache.StoreCondReq_miss_latency::total   4950473936                       # number of StoreCondReq miss cycles
system.cpu5.dcache.StoreCondFailReq_miss_latency::system.cpu5.data    266441065                       # number of StoreCondFailReq miss cycles
system.cpu5.dcache.StoreCondFailReq_miss_latency::total    266441065                       # number of StoreCondFailReq miss cycles
system.cpu5.dcache.demand_miss_latency::system.cpu5.data  11915812054                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total  11915812054                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::system.cpu5.data  11915812054                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total  11915812054                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::system.cpu5.data      8334897                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total      8334897                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::system.cpu5.data      4985157                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total      4985157                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.SoftPFReq_accesses::system.cpu5.data         3801                       # number of SoftPFReq accesses(hits+misses)
system.cpu5.dcache.SoftPFReq_accesses::total         3801                       # number of SoftPFReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::system.cpu5.data       512921                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total       512921                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::system.cpu5.data       363611                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total       363611                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::system.cpu5.data     13320054                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total     13320054                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::system.cpu5.data     13323855                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total     13323855                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::system.cpu5.data     0.065646                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.065646                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::system.cpu5.data     0.013869                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.013869                       # miss rate for WriteReq accesses
system.cpu5.dcache.SoftPFReq_miss_rate::system.cpu5.data     0.186267                       # miss rate for SoftPFReq accesses
system.cpu5.dcache.SoftPFReq_miss_rate::total     0.186267                       # miss rate for SoftPFReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::system.cpu5.data     0.319246                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::total     0.319246                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::system.cpu5.data     0.629016                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::total     0.629016                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.demand_miss_rate::system.cpu5.data     0.046268                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.046268                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::system.cpu5.data     0.046308                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.046308                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::system.cpu5.data 19941.971302                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 19941.971302                       # average ReadReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::system.cpu5.data 14528.032398                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total 14528.032398                       # average WriteReq miss latency
system.cpu5.dcache.LoadLockedReq_avg_miss_latency::system.cpu5.data 21729.180075                       # average LoadLockedReq miss latency
system.cpu5.dcache.LoadLockedReq_avg_miss_latency::total 21729.180075                       # average LoadLockedReq miss latency
system.cpu5.dcache.StoreCondReq_avg_miss_latency::system.cpu5.data 21644.538604                       # average StoreCondReq miss latency
system.cpu5.dcache.StoreCondReq_avg_miss_latency::total 21644.538604                       # average StoreCondReq miss latency
system.cpu5.dcache.StoreCondFailReq_avg_miss_latency::system.cpu5.data          inf                       # average StoreCondFailReq miss latency
system.cpu5.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::system.cpu5.data 19334.591476                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 19334.591476                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::system.cpu5.data 19312.405376                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 19312.405376                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks        11040                       # number of writebacks
system.cpu5.dcache.writebacks::total            11040                       # number of writebacks
system.cpu5.dcache.LoadLockedReq_mshr_hits::system.cpu5.data          693                       # number of LoadLockedReq MSHR hits
system.cpu5.dcache.LoadLockedReq_mshr_hits::total          693                       # number of LoadLockedReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::system.cpu5.data       547154                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total       547154                       # number of ReadReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::system.cpu5.data        69141                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total        69141                       # number of WriteReq MSHR misses
system.cpu5.dcache.SoftPFReq_mshr_misses::system.cpu5.data          708                       # number of SoftPFReq MSHR misses
system.cpu5.dcache.SoftPFReq_mshr_misses::total          708                       # number of SoftPFReq MSHR misses
system.cpu5.dcache.LoadLockedReq_mshr_misses::system.cpu5.data       163055                       # number of LoadLockedReq MSHR misses
system.cpu5.dcache.LoadLockedReq_mshr_misses::total       163055                       # number of LoadLockedReq MSHR misses
system.cpu5.dcache.StoreCondReq_mshr_misses::system.cpu5.data       208849                       # number of StoreCondReq MSHR misses
system.cpu5.dcache.StoreCondReq_mshr_misses::total       208849                       # number of StoreCondReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::system.cpu5.data       616295                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total       616295                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::system.cpu5.data       617003                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total       617003                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::system.cpu5.data   9717829418                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total   9717829418                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::system.cpu5.data    865463312                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total    865463312                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.SoftPFReq_mshr_miss_latency::system.cpu5.data      6880521                       # number of SoftPFReq MSHR miss cycles
system.cpu5.dcache.SoftPFReq_mshr_miss_latency::total      6880521                       # number of SoftPFReq MSHR miss cycles
system.cpu5.dcache.LoadLockedReq_mshr_miss_latency::system.cpu5.data   3180985700                       # number of LoadLockedReq MSHR miss cycles
system.cpu5.dcache.LoadLockedReq_mshr_miss_latency::total   3180985700                       # number of LoadLockedReq MSHR miss cycles
system.cpu5.dcache.StoreCondReq_mshr_miss_latency::system.cpu5.data   4554703064                       # number of StoreCondReq MSHR miss cycles
system.cpu5.dcache.StoreCondReq_mshr_miss_latency::total   4554703064                       # number of StoreCondReq MSHR miss cycles
system.cpu5.dcache.StoreCondFailReq_mshr_miss_latency::system.cpu5.data    242133935                       # number of StoreCondFailReq MSHR miss cycles
system.cpu5.dcache.StoreCondFailReq_mshr_miss_latency::total    242133935                       # number of StoreCondFailReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::system.cpu5.data  10583292730                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total  10583292730                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::system.cpu5.data  10590173251                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total  10590173251                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_uncacheable_latency::system.cpu5.data      3088001                       # number of ReadReq MSHR uncacheable cycles
system.cpu5.dcache.ReadReq_mshr_uncacheable_latency::total      3088001                       # number of ReadReq MSHR uncacheable cycles
system.cpu5.dcache.WriteReq_mshr_uncacheable_latency::system.cpu5.data      2553002                       # number of WriteReq MSHR uncacheable cycles
system.cpu5.dcache.WriteReq_mshr_uncacheable_latency::total      2553002                       # number of WriteReq MSHR uncacheable cycles
system.cpu5.dcache.overall_mshr_uncacheable_latency::system.cpu5.data      5641003                       # number of overall MSHR uncacheable cycles
system.cpu5.dcache.overall_mshr_uncacheable_latency::total      5641003                       # number of overall MSHR uncacheable cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::system.cpu5.data     0.065646                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.065646                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::system.cpu5.data     0.013869                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.013869                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.SoftPFReq_mshr_miss_rate::system.cpu5.data     0.186267                       # mshr miss rate for SoftPFReq accesses
system.cpu5.dcache.SoftPFReq_mshr_miss_rate::total     0.186267                       # mshr miss rate for SoftPFReq accesses
system.cpu5.dcache.LoadLockedReq_mshr_miss_rate::system.cpu5.data     0.317895                       # mshr miss rate for LoadLockedReq accesses
system.cpu5.dcache.LoadLockedReq_mshr_miss_rate::total     0.317895                       # mshr miss rate for LoadLockedReq accesses
system.cpu5.dcache.StoreCondReq_mshr_miss_rate::system.cpu5.data     0.574375                       # mshr miss rate for StoreCondReq accesses
system.cpu5.dcache.StoreCondReq_mshr_miss_rate::total     0.574375                       # mshr miss rate for StoreCondReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::system.cpu5.data     0.046268                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.046268                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::system.cpu5.data     0.046308                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.046308                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::system.cpu5.data 17760.684228                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 17760.684228                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::system.cpu5.data 12517.367582                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total 12517.367582                       # average WriteReq mshr miss latency
system.cpu5.dcache.SoftPFReq_avg_mshr_miss_latency::system.cpu5.data  9718.250000                       # average SoftPFReq mshr miss latency
system.cpu5.dcache.SoftPFReq_avg_mshr_miss_latency::total  9718.250000                       # average SoftPFReq mshr miss latency
system.cpu5.dcache.LoadLockedReq_avg_mshr_miss_latency::system.cpu5.data 19508.667014                       # average LoadLockedReq mshr miss latency
system.cpu5.dcache.LoadLockedReq_avg_mshr_miss_latency::total 19508.667014                       # average LoadLockedReq mshr miss latency
system.cpu5.dcache.StoreCondReq_avg_mshr_miss_latency::system.cpu5.data 21808.594075                       # average StoreCondReq mshr miss latency
system.cpu5.dcache.StoreCondReq_avg_mshr_miss_latency::total 21808.594075                       # average StoreCondReq mshr miss latency
system.cpu5.dcache.StoreCondFailReq_avg_mshr_miss_latency::system.cpu5.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu5.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::system.cpu5.data 17172.446199                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 17172.446199                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::system.cpu5.data 17163.892641                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 17163.892641                       # average overall mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_uncacheable_latency::system.cpu5.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu5.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu5.dcache.WriteReq_avg_mshr_uncacheable_latency::system.cpu5.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu5.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu5.dcache.overall_avg_mshr_uncacheable_latency::system.cpu5.data          inf                       # average overall mshr uncacheable latency
system.cpu5.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dcache.waiting_on_retry             54454                       # Number of times sendTimingReq failed
system.cpu6.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu6.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu6.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu6.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu6.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu6.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu6.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu6.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu6.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu6.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu6.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu6.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu6.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu6.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu6.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       6                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                                0                       # DTB hits
system.cpu6.dtb.misses                              0                       # DTB misses
system.cpu6.dtb.accesses                            0                       # DTB accesses
system.cpu6.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu6.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu6.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu6.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu6.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu6.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu6.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu6.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu6.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu6.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu6.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu6.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu6.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu6.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu6.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu6.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu6.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu6.itb.inst_hits                           0                       # ITB inst hits
system.cpu6.itb.inst_misses                         0                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       6                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.itb.hits                                0                       # DTB hits
system.cpu6.itb.misses                              0                       # DTB misses
system.cpu6.itb.accesses                            0                       # DTB accesses
system.cpu6.numCycles                               0                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.committedInsts                          0                       # Number of instructions committed
system.cpu6.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                           0                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_mem_refs                            0                       # number of memory refs
system.cpu6.num_load_insts                          0                       # Number of load instructions
system.cpu6.num_store_insts                         0                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                         0                       # Number of busy cycles
system.cpu6.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           1                       # Percentage of idle cycles
system.cpu6.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu6.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu6.op_class::IntMult                       0                       # Class of executed instruction
system.cpu6.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu6.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu6.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu6.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu6.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu6.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu6.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu6.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu6.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu6.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu6.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu6.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu6.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu6.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu6.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu6.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu6.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu6.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu6.op_class::MemRead                       0                       # Class of executed instruction
system.cpu6.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu6.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu6.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu6.op_class::total                         0                       # Class of executed instruction
system.cpu6.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu6.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu6.icache.tags.replacements                0                       # number of replacements
system.cpu6.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu6.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu6.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu6.icache.tags.avg_refs                  0                       # Average number of references to valid blocks.
system.cpu6.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.tags.occ_blocks::system.cpu6.inst          128                       # Average occupied blocks per requestor
system.cpu6.icache.tags.occ_percent::system.cpu6.inst            1                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::4          128                       # Occupied blocks per task id
system.cpu6.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu6.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu6.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.icache.waiting_on_retry                 0                       # Number of times sendTimingReq failed
system.cpu6.dcache.tags.replacements                0                       # number of replacements
system.cpu6.dcache.tags.tagsinuse          175.047944                       # Cycle average of tags in use
system.cpu6.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu6.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu6.dcache.tags.avg_refs                  0                       # Average number of references to valid blocks.
system.cpu6.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.tags.occ_blocks::system.cpu6.data   175.047944                       # Average occupied blocks per requestor
system.cpu6.dcache.tags.occ_percent::system.cpu6.data     0.683781                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_percent::total     0.683781                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_task_id_blocks::1024          175                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::4          175                       # Occupied blocks per task id
system.cpu6.dcache.tags.occ_task_id_percent::1024     0.683594                       # Percentage of cache occupancy per task id
system.cpu6.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu6.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dcache.waiting_on_retry                 0                       # Number of times sendTimingReq failed
system.cpu7.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu7.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu7.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu7.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu7.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu7.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu7.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu7.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu7.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu7.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu7.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu7.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu7.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu7.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu7.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                        4526                       # DTB read hits
system.cpu7.dtb.read_misses                         3                       # DTB read misses
system.cpu7.dtb.write_hits                       3295                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       6                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       2                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                    4529                       # DTB read accesses
system.cpu7.dtb.write_accesses                   3295                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                             7821                       # DTB hits
system.cpu7.dtb.misses                              3                       # DTB misses
system.cpu7.dtb.accesses                         7824                       # DTB accesses
system.cpu7.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu7.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu7.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu7.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu7.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu7.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu7.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu7.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu7.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu7.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu7.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu7.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu7.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu7.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu7.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu7.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu7.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu7.itb.inst_hits                       21998                       # ITB inst hits
system.cpu7.itb.inst_misses                         0                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       6                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                   21998                       # ITB inst accesses
system.cpu7.itb.hits                            21998                       # DTB hits
system.cpu7.itb.misses                              0                       # DTB misses
system.cpu7.itb.accesses                        21998                       # DTB accesses
system.cpu7.numCycles                       150688122                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.committedInsts                      21465                       # Number of instructions committed
system.cpu7.committedOps                        25259                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                22453                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                    64                       # Number of float alu accesses
system.cpu7.num_func_calls                       1132                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts         3061                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                       22453                       # number of integer instructions
system.cpu7.num_fp_insts                           64                       # number of float instructions
system.cpu7.num_int_register_reads              38371                       # number of times the integer registers were read
system.cpu7.num_int_register_writes             15369                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                  64                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_cc_register_reads               91116                       # number of times the CC registers were read
system.cpu7.num_cc_register_writes              10581                       # number of times the CC registers were written
system.cpu7.num_mem_refs                         8311                       # number of memory refs
system.cpu7.num_load_insts                       4679                       # Number of load instructions
system.cpu7.num_store_insts                      3632                       # Number of store instructions
system.cpu7.num_idle_cycles              150560292.758780                       # Number of idle cycles
system.cpu7.num_busy_cycles              127829.241220                       # Number of busy cycles
system.cpu7.not_idle_fraction                0.000848                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                    0.999152                       # Percentage of idle cycles
system.cpu7.Branches                             4261                       # Number of branches fetched
system.cpu7.op_class::No_OpClass                    1      0.00%      0.00% # Class of executed instruction
system.cpu7.op_class::IntAlu                    17431     67.56%     67.57% # Class of executed instruction
system.cpu7.op_class::IntMult                      51      0.20%     67.76% # Class of executed instruction
system.cpu7.op_class::IntDiv                        0      0.00%     67.76% # Class of executed instruction
system.cpu7.op_class::FloatAdd                      0      0.00%     67.76% # Class of executed instruction
system.cpu7.op_class::FloatCmp                      0      0.00%     67.76% # Class of executed instruction
system.cpu7.op_class::FloatCvt                      0      0.00%     67.76% # Class of executed instruction
system.cpu7.op_class::FloatMult                     0      0.00%     67.76% # Class of executed instruction
system.cpu7.op_class::FloatDiv                      0      0.00%     67.76% # Class of executed instruction
system.cpu7.op_class::FloatSqrt                     0      0.00%     67.76% # Class of executed instruction
system.cpu7.op_class::SimdAdd                       0      0.00%     67.76% # Class of executed instruction
system.cpu7.op_class::SimdAddAcc                    0      0.00%     67.76% # Class of executed instruction
system.cpu7.op_class::SimdAlu                       0      0.00%     67.76% # Class of executed instruction
system.cpu7.op_class::SimdCmp                       0      0.00%     67.76% # Class of executed instruction
system.cpu7.op_class::SimdCvt                       0      0.00%     67.76% # Class of executed instruction
system.cpu7.op_class::SimdMisc                      0      0.00%     67.76% # Class of executed instruction
system.cpu7.op_class::SimdMult                      0      0.00%     67.76% # Class of executed instruction
system.cpu7.op_class::SimdMultAcc                   0      0.00%     67.76% # Class of executed instruction
system.cpu7.op_class::SimdShift                     0      0.00%     67.76% # Class of executed instruction
system.cpu7.op_class::SimdShiftAcc                  0      0.00%     67.76% # Class of executed instruction
system.cpu7.op_class::SimdSqrt                      0      0.00%     67.76% # Class of executed instruction
system.cpu7.op_class::SimdFloatAdd                  0      0.00%     67.76% # Class of executed instruction
system.cpu7.op_class::SimdFloatAlu                  0      0.00%     67.76% # Class of executed instruction
system.cpu7.op_class::SimdFloatCmp                  0      0.00%     67.76% # Class of executed instruction
system.cpu7.op_class::SimdFloatCvt                  0      0.00%     67.76% # Class of executed instruction
system.cpu7.op_class::SimdFloatDiv                  0      0.00%     67.76% # Class of executed instruction
system.cpu7.op_class::SimdFloatMisc                 6      0.02%     67.79% # Class of executed instruction
system.cpu7.op_class::SimdFloatMult                 0      0.00%     67.79% # Class of executed instruction
system.cpu7.op_class::SimdFloatMultAcc              0      0.00%     67.79% # Class of executed instruction
system.cpu7.op_class::SimdFloatSqrt                 0      0.00%     67.79% # Class of executed instruction
system.cpu7.op_class::MemRead                    4679     18.14%     85.92% # Class of executed instruction
system.cpu7.op_class::MemWrite                   3632     14.08%    100.00% # Class of executed instruction
system.cpu7.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu7.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu7.op_class::total                     25800                       # Class of executed instruction
system.cpu7.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu7.kern.inst.quiesce                       1                       # number of quiesce instructions executed
system.cpu7.icache.tags.replacements              342                       # number of replacements
system.cpu7.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu7.icache.tags.total_refs            1245495                       # Total number of references to valid blocks.
system.cpu7.icache.tags.sampled_refs              342                       # Sample count of references to valid blocks.
system.cpu7.icache.tags.avg_refs          3641.798246                       # Average number of references to valid blocks.
system.cpu7.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.tags.occ_blocks::system.cpu7.inst          128                       # Average occupied blocks per requestor
system.cpu7.icache.tags.occ_percent::system.cpu7.inst            1                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::0           41                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::1           64                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::4           23                       # Occupied blocks per task id
system.cpu7.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu7.icache.tags.tag_accesses            44338                       # Number of tag accesses
system.cpu7.icache.tags.data_accesses           44338                       # Number of data accesses
system.cpu7.icache.ReadReq_hits::system.cpu7.inst        21656                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total          21656                       # number of ReadReq hits
system.cpu7.icache.demand_hits::system.cpu7.inst        21656                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total           21656                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::system.cpu7.inst        21656                       # number of overall hits
system.cpu7.icache.overall_hits::total          21656                       # number of overall hits
system.cpu7.icache.ReadReq_misses::system.cpu7.inst          342                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total          342                       # number of ReadReq misses
system.cpu7.icache.demand_misses::system.cpu7.inst          342                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total           342                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::system.cpu7.inst          342                       # number of overall misses
system.cpu7.icache.overall_misses::total          342                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::system.cpu7.inst     15691994                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total     15691994                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::system.cpu7.inst     15691994                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total     15691994                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::system.cpu7.inst     15691994                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total     15691994                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::system.cpu7.inst        21998                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total        21998                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::system.cpu7.inst        21998                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total        21998                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::system.cpu7.inst        21998                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total        21998                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::system.cpu7.inst     0.015547                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.015547                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::system.cpu7.inst     0.015547                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.015547                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::system.cpu7.inst     0.015547                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.015547                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::system.cpu7.inst 45883.023392                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 45883.023392                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::system.cpu7.inst 45883.023392                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 45883.023392                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::system.cpu7.inst 45883.023392                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 45883.023392                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_misses::system.cpu7.inst          342                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total          342                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::system.cpu7.inst          342                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total          342                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::system.cpu7.inst          342                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total          342                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::system.cpu7.inst     15003006                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total     15003006                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::system.cpu7.inst     15003006                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total     15003006                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::system.cpu7.inst     15003006                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total     15003006                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::system.cpu7.inst     0.015547                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.015547                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::system.cpu7.inst     0.015547                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.015547                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::system.cpu7.inst     0.015547                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.015547                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::system.cpu7.inst 43868.438596                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 43868.438596                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::system.cpu7.inst 43868.438596                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 43868.438596                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::system.cpu7.inst 43868.438596                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 43868.438596                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.icache.waiting_on_retry                39                       # Number of times sendTimingReq failed
system.cpu7.dcache.tags.replacements              141                       # number of replacements
system.cpu7.dcache.tags.tagsinuse          222.258478                       # Cycle average of tags in use
system.cpu7.dcache.tags.total_refs               8023                       # Total number of references to valid blocks.
system.cpu7.dcache.tags.sampled_refs              141                       # Sample count of references to valid blocks.
system.cpu7.dcache.tags.avg_refs            56.900709                       # Average number of references to valid blocks.
system.cpu7.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.tags.occ_blocks::system.cpu7.data   222.258478                       # Average occupied blocks per requestor
system.cpu7.dcache.tags.occ_percent::system.cpu7.data     0.868197                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_percent::total     0.868197                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_task_id_blocks::1024          231                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::0           18                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::1           69                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::4          144                       # Occupied blocks per task id
system.cpu7.dcache.tags.occ_task_id_percent::1024     0.902344                       # Percentage of cache occupancy per task id
system.cpu7.dcache.tags.tag_accesses            15835                       # Number of tag accesses
system.cpu7.dcache.tags.data_accesses           15835                       # Number of data accesses
system.cpu7.dcache.ReadReq_hits::system.cpu7.data         4193                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total           4193                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::system.cpu7.data         3130                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total          3130                       # number of WriteReq hits
system.cpu7.dcache.SoftPFReq_hits::system.cpu7.data           45                       # number of SoftPFReq hits
system.cpu7.dcache.SoftPFReq_hits::total           45                       # number of SoftPFReq hits
system.cpu7.dcache.LoadLockedReq_hits::system.cpu7.data          102                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total          102                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::system.cpu7.data          100                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total          100                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::system.cpu7.data         7323                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total            7323                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::system.cpu7.data         7368                       # number of overall hits
system.cpu7.dcache.overall_hits::total           7368                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::system.cpu7.data          162                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total          162                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::system.cpu7.data           49                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total           49                       # number of WriteReq misses
system.cpu7.dcache.SoftPFReq_misses::system.cpu7.data            9                       # number of SoftPFReq misses
system.cpu7.dcache.SoftPFReq_misses::total            9                       # number of SoftPFReq misses
system.cpu7.dcache.LoadLockedReq_misses::system.cpu7.data           13                       # number of LoadLockedReq misses
system.cpu7.dcache.LoadLockedReq_misses::total           13                       # number of LoadLockedReq misses
system.cpu7.dcache.StoreCondReq_misses::system.cpu7.data           14                       # number of StoreCondReq misses
system.cpu7.dcache.StoreCondReq_misses::total           14                       # number of StoreCondReq misses
system.cpu7.dcache.demand_misses::system.cpu7.data          211                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total           211                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::system.cpu7.data          220                       # number of overall misses
system.cpu7.dcache.overall_misses::total          220                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::system.cpu7.data      5293998                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total      5293998                       # number of ReadReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::system.cpu7.data      2196499                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total      2196499                       # number of WriteReq miss cycles
system.cpu7.dcache.LoadLockedReq_miss_latency::system.cpu7.data       401500                       # number of LoadLockedReq miss cycles
system.cpu7.dcache.LoadLockedReq_miss_latency::total       401500                       # number of LoadLockedReq miss cycles
system.cpu7.dcache.StoreCondReq_miss_latency::system.cpu7.data       351000                       # number of StoreCondReq miss cycles
system.cpu7.dcache.StoreCondReq_miss_latency::total       351000                       # number of StoreCondReq miss cycles
system.cpu7.dcache.demand_miss_latency::system.cpu7.data      7490497                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total      7490497                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::system.cpu7.data      7490497                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total      7490497                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::system.cpu7.data         4355                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total         4355                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::system.cpu7.data         3179                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total         3179                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.SoftPFReq_accesses::system.cpu7.data           54                       # number of SoftPFReq accesses(hits+misses)
system.cpu7.dcache.SoftPFReq_accesses::total           54                       # number of SoftPFReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::system.cpu7.data          115                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total          115                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::system.cpu7.data          114                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total          114                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::system.cpu7.data         7534                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total         7534                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::system.cpu7.data         7588                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total         7588                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::system.cpu7.data     0.037199                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.037199                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::system.cpu7.data     0.015414                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.015414                       # miss rate for WriteReq accesses
system.cpu7.dcache.SoftPFReq_miss_rate::system.cpu7.data     0.166667                       # miss rate for SoftPFReq accesses
system.cpu7.dcache.SoftPFReq_miss_rate::total     0.166667                       # miss rate for SoftPFReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::system.cpu7.data     0.113043                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::total     0.113043                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::system.cpu7.data     0.122807                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::total     0.122807                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.demand_miss_rate::system.cpu7.data     0.028006                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.028006                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::system.cpu7.data     0.028993                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.028993                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::system.cpu7.data        32679                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total        32679                       # average ReadReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::system.cpu7.data 44826.510204                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 44826.510204                       # average WriteReq miss latency
system.cpu7.dcache.LoadLockedReq_avg_miss_latency::system.cpu7.data 30884.615385                       # average LoadLockedReq miss latency
system.cpu7.dcache.LoadLockedReq_avg_miss_latency::total 30884.615385                       # average LoadLockedReq miss latency
system.cpu7.dcache.StoreCondReq_avg_miss_latency::system.cpu7.data 25071.428571                       # average StoreCondReq miss latency
system.cpu7.dcache.StoreCondReq_avg_miss_latency::total 25071.428571                       # average StoreCondReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::system.cpu7.data 35499.985782                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 35499.985782                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::system.cpu7.data 34047.713636                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 34047.713636                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks           81                       # number of writebacks
system.cpu7.dcache.writebacks::total               81                       # number of writebacks
system.cpu7.dcache.LoadLockedReq_mshr_hits::system.cpu7.data            9                       # number of LoadLockedReq MSHR hits
system.cpu7.dcache.LoadLockedReq_mshr_hits::total            9                       # number of LoadLockedReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::system.cpu7.data          162                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total          162                       # number of ReadReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::system.cpu7.data           49                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total           49                       # number of WriteReq MSHR misses
system.cpu7.dcache.SoftPFReq_mshr_misses::system.cpu7.data            9                       # number of SoftPFReq MSHR misses
system.cpu7.dcache.SoftPFReq_mshr_misses::total            9                       # number of SoftPFReq MSHR misses
system.cpu7.dcache.LoadLockedReq_mshr_misses::system.cpu7.data            4                       # number of LoadLockedReq MSHR misses
system.cpu7.dcache.LoadLockedReq_mshr_misses::total            4                       # number of LoadLockedReq MSHR misses
system.cpu7.dcache.StoreCondReq_mshr_misses::system.cpu7.data           14                       # number of StoreCondReq MSHR misses
system.cpu7.dcache.StoreCondReq_mshr_misses::total           14                       # number of StoreCondReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::system.cpu7.data          211                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total          211                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::system.cpu7.data          220                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total          220                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::system.cpu7.data      4968002                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total      4968002                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::system.cpu7.data      2097501                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total      2097501                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.SoftPFReq_mshr_miss_latency::system.cpu7.data       222500                       # number of SoftPFReq MSHR miss cycles
system.cpu7.dcache.SoftPFReq_mshr_miss_latency::total       222500                       # number of SoftPFReq MSHR miss cycles
system.cpu7.dcache.LoadLockedReq_mshr_miss_latency::system.cpu7.data       172000                       # number of LoadLockedReq MSHR miss cycles
system.cpu7.dcache.LoadLockedReq_mshr_miss_latency::total       172000                       # number of LoadLockedReq MSHR miss cycles
system.cpu7.dcache.StoreCondReq_mshr_miss_latency::system.cpu7.data       323000                       # number of StoreCondReq MSHR miss cycles
system.cpu7.dcache.StoreCondReq_mshr_miss_latency::total       323000                       # number of StoreCondReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::system.cpu7.data      7065503                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total      7065503                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::system.cpu7.data      7288003                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total      7288003                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_uncacheable_latency::system.cpu7.data        64000                       # number of ReadReq MSHR uncacheable cycles
system.cpu7.dcache.ReadReq_mshr_uncacheable_latency::total        64000                       # number of ReadReq MSHR uncacheable cycles
system.cpu7.dcache.WriteReq_mshr_uncacheable_latency::system.cpu7.data        77500                       # number of WriteReq MSHR uncacheable cycles
system.cpu7.dcache.WriteReq_mshr_uncacheable_latency::total        77500                       # number of WriteReq MSHR uncacheable cycles
system.cpu7.dcache.overall_mshr_uncacheable_latency::system.cpu7.data       141500                       # number of overall MSHR uncacheable cycles
system.cpu7.dcache.overall_mshr_uncacheable_latency::total       141500                       # number of overall MSHR uncacheable cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::system.cpu7.data     0.037199                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.037199                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::system.cpu7.data     0.015414                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.015414                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.SoftPFReq_mshr_miss_rate::system.cpu7.data     0.166667                       # mshr miss rate for SoftPFReq accesses
system.cpu7.dcache.SoftPFReq_mshr_miss_rate::total     0.166667                       # mshr miss rate for SoftPFReq accesses
system.cpu7.dcache.LoadLockedReq_mshr_miss_rate::system.cpu7.data     0.034783                       # mshr miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_mshr_miss_rate::total     0.034783                       # mshr miss rate for LoadLockedReq accesses
system.cpu7.dcache.StoreCondReq_mshr_miss_rate::system.cpu7.data     0.122807                       # mshr miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_mshr_miss_rate::total     0.122807                       # mshr miss rate for StoreCondReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::system.cpu7.data     0.028006                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.028006                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::system.cpu7.data     0.028993                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.028993                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::system.cpu7.data 30666.679012                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 30666.679012                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::system.cpu7.data 42806.142857                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total 42806.142857                       # average WriteReq mshr miss latency
system.cpu7.dcache.SoftPFReq_avg_mshr_miss_latency::system.cpu7.data 24722.222222                       # average SoftPFReq mshr miss latency
system.cpu7.dcache.SoftPFReq_avg_mshr_miss_latency::total 24722.222222                       # average SoftPFReq mshr miss latency
system.cpu7.dcache.LoadLockedReq_avg_mshr_miss_latency::system.cpu7.data        43000                       # average LoadLockedReq mshr miss latency
system.cpu7.dcache.LoadLockedReq_avg_mshr_miss_latency::total        43000                       # average LoadLockedReq mshr miss latency
system.cpu7.dcache.StoreCondReq_avg_mshr_miss_latency::system.cpu7.data 23071.428571                       # average StoreCondReq mshr miss latency
system.cpu7.dcache.StoreCondReq_avg_mshr_miss_latency::total 23071.428571                       # average StoreCondReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::system.cpu7.data 33485.796209                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 33485.796209                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::system.cpu7.data 33127.286364                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 33127.286364                       # average overall mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_uncacheable_latency::system.cpu7.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu7.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu7.dcache.WriteReq_avg_mshr_uncacheable_latency::system.cpu7.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu7.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu7.dcache.overall_avg_mshr_uncacheable_latency::system.cpu7.data          inf                       # average overall mshr uncacheable latency
system.cpu7.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dcache.waiting_on_retry                31                       # Number of times sendTimingReq failed
sim_ticks.pim 75343920000 # Number of ticks simulated [sim_ticks]
system.all_ctrls.total_actEnergy                       -257359939.200000
system.all_ctrls.total_actEnergy                       319512211.200000
system.all_ctrls.total_preEnergy                       -173615832.000000
system.all_ctrls.total_preEnergy                       215543952.000000
system.all_ctrls.total_readEnergy                       -957528499.200000
system.all_ctrls.total_readEnergy                       1210472640.000000
system.all_ctrls.total_writeEnergy                       -463293250.560000
system.all_ctrls.total_writeEnergy                       561787591.680000
system.all_ctrls.total_refreshEnergy                       -576072692613.119019
system.all_ctrls.total_refreshEnergy                       617167815720.959961
system.all_ctrls.total_actBackEnergy                       -174780062688.959900
system.all_ctrls.total_actBackEnergy                       188378301597.119904
system.all_ctrls.total_preBackEnergy                       -7958021930640.000000
system.all_ctrls.total_preBackEnergy                       8524729667280.000000
total_sim_seconds                       0.075344
system.cpu.totalNumCycles                       1051639340.000000
system.pim.totalNumCycles                       0.000000
system.cpu.totalIdleCycles                       154808832.560662
system.pim.totalIdleCycles                       0.000000
system.cpu.int_instructions                       170862133.000000
system.pim.int_instructions                       0.000000
system.cpu.fp_instructions                       448.000000
system.pim.fp_instructions                       0.000000
system.cpu.branch_instructions                       29631595.000000
system.pim.branch_instructions                       0.000000
system.cpu.load_instructions                       53041017.000000
system.pim.load_instructions                       0.000000
system.cpu.store_instructions                       33170185.000000
system.pim.store_instructions                       0.000000
system.cpu.committed_instructions                       186181837.000000
system.pim.committed_instructions                       0.000000
system.cpu.int_regfile_reads                       318266037.000000
system.pim.int_regfile_reads                       0.000000
system.cpu.int_regfile_writes                       113916921.000000
system.pim.int_regfile_writes                       0.000000
system.cpu.float_regfile_reads                       448.000000
system.pim.float_regfile_reads                       0.000000
system.cpu.float_regfile_writes                       0.000000
system.pim.float_regfile_writes                       0.000000
system.cpu.function_calls                       4203158.000000
system.pim.function_calls                       0.000000
system.cpu.ialu_accesses                       170862133.000000
system.pim.ialu_accesses                       0.000000
system.cpu.fpu_accesses                       448.000000
system.pim.fpu_accesses                       0.000000
system.cpu.itlb.total_accesses                       205399742.000000
system.pim.itlb.total_accesses                       0.000000
system.cpu.itlb.total_misses                       18.000000
system.pim.itlb.total_misses                       0.000000
system.cpu.icache.read_accesses                       205399724.000000
system.pim.icache.read_accesses                       0.000000
system.cpu.icache.read_misses                       110695.000000
system.pim.icache.read_misses                       0.000000
system.cpu.dcache.read_accesses                       49918993.000000
system.pim.dcache.read_accesses                       0.000000
system.cpu.dcache.write_accesses                       29901006.000000
system.pim.dcache.write_accesses                       0.000000
system.cpu.dtlb.total_accesses                       85393957.000000
system.pim.dtlb.total_accesses                       0.000000
system.cpu.dtlb.total_misses                       21807.000000
system.pim.dtlb.total_misses                       0.000000
system.cpu.dcache.read_misses                       3253214.000000
system.pim.dcache.read_misses                       0.000000
system.cpu.dcache.write_misses                       416651.000000
system.pim.dcache.write_misses                       0.000000
total_interconnect_accesses                       7145275
system.all_ctrls.total_reads                       63358.000000
                       0.000000
system.all_ctrls.total_writes                       29681.000000
                       0.000000
system.all_ctrls.activations                       102758.000000
                       0.000000
system.all_ctrls.total_readRowHits                       443202.000000
                       0.000000
system.all_ctrls.total_writeRowHits                       198176.000000
                       0.000000
