#! /usr/bin/vvp
:ivl_version "10.2 (stable)" "(v10_2)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x555717d47ee0 .scope module, "TestBench" "TestBench" 2 3;
 .timescale 0 0;
v0x555717d79580_0 .var "Clk", 0 0;
v0x555717d79620_0 .var "Reset", 0 0;
v0x555717d79730_0 .var "Start", 0 0;
v0x555717d79820_0 .var/i "counter", 31 0;
v0x555717d798c0_0 .var/i "i", 31 0;
v0x555717d799f0_0 .var/i "outfile", 31 0;
S_0x555717d45090 .scope module, "CPU" "CPU" 2 12, 3 1 0, S_0x555717d47ee0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 1 "rst_i"
    .port_info 2 /INPUT 1 "start_i"
v0x555717d78460_0 .net "ALU2", 31 0, L_0x555717d8b640;  1 drivers
v0x555717d78570_0 .net "ALUCtrl", 2 0, v0x555717d739a0_0;  1 drivers
v0x555717d78680_0 .net "ALUData", 31 0, v0x555717d73550_0;  1 drivers
v0x555717d78770_0 .net "ALUOp", 1 0, L_0x555717d8bf40;  1 drivers
v0x555717d78880_0 .net "ALUSrc", 0 0, L_0x555717d8bca0;  1 drivers
v0x555717d789c0_0 .net "RegDst", 0 0, L_0x555717d8bbe0;  1 drivers
L_0x7ff73c114138 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x555717d78ab0_0 .net "RegWrite", 0 0, L_0x7ff73c114138;  1 drivers
v0x555717d78ba0_0 .net "Reg_data1", 31 0, L_0x555717d8a140;  1 drivers
v0x555717d78cb0_0 .net "Reg_data2", 31 0, L_0x555717d8a3e0;  1 drivers
v0x555717d78e00_0 .net "Zero", 0 0, v0x555717d732f0_0;  1 drivers
v0x555717d78ea0_0 .net "clk_i", 0 0, v0x555717d79580_0;  1 drivers
v0x555717d78f90_0 .net "immed", 31 0, L_0x555717d8b920;  1 drivers
v0x555717d79080_0 .net "inst", 31 0, L_0x555717d79b70;  1 drivers
v0x555717d79140_0 .net "inst_addr", 31 0, v0x555717d769c0_0;  1 drivers
v0x555717d791e0_0 .net "inst_addr_new", 31 0, L_0x555717d79ad0;  1 drivers
v0x555717d792f0_0 .net "rst_i", 0 0, v0x555717d79620_0;  1 drivers
v0x555717d79390_0 .net "start_i", 0 0, v0x555717d79730_0;  1 drivers
v0x555717d79430_0 .net "writeReg", 4 0, v0x555717d76310_0;  1 drivers
L_0x555717d8a4a0 .part L_0x555717d79b70, 21, 5;
L_0x555717d8a590 .part L_0x555717d79b70, 16, 5;
L_0x555717d8a710 .part L_0x555717d79b70, 16, 5;
L_0x555717d8a7b0 .part L_0x555717d79b70, 11, 5;
L_0x555717d8b9c0 .part L_0x555717d79b70, 0, 16;
L_0x555717d8ba60 .part L_0x555717d79b70, 0, 6;
L_0x555717d8c0b0 .part L_0x555717d79b70, 26, 6;
S_0x555717d42680 .scope module, "ALU" "ALU" 3 80, 4 1 0, S_0x555717d45090;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i"
    .port_info 1 /INPUT 32 "data2_i"
    .port_info 2 /INPUT 3 "ALUCtrl_i"
    .port_info 3 /OUTPUT 32 "data_o"
    .port_info 4 /OUTPUT 1 "Zero_o"
v0x555717d58150_0 .net "ALUCtrl_i", 2 0, v0x555717d739a0_0;  alias, 1 drivers
v0x555717d732f0_0 .var "Zero_o", 0 0;
v0x555717d733b0_0 .net "data1_i", 31 0, L_0x555717d8a140;  alias, 1 drivers
v0x555717d73470_0 .net "data2_i", 31 0, L_0x555717d8b640;  alias, 1 drivers
v0x555717d73550_0 .var "data_o", 31 0;
E_0x555717d33260 .event edge, v0x555717d58150_0, v0x555717d73470_0, v0x555717d733b0_0;
S_0x555717d73720 .scope module, "ALU_Control" "ALU_Control" 3 90, 5 1 0, S_0x555717d45090;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "funct_i"
    .port_info 1 /INPUT 2 "ALUOp_i"
    .port_info 2 /OUTPUT 3 "ALUCtrl_o"
v0x555717d739a0_0 .var "ALUCtrl_o", 2 0;
v0x555717d73a80_0 .net "ALUOp_i", 1 0, L_0x555717d8bf40;  alias, 1 drivers
v0x555717d73b40_0 .net "funct_i", 5 0, L_0x555717d8ba60;  1 drivers
E_0x555717d329d0 .event edge, v0x555717d73a80_0, v0x555717d73b40_0;
S_0x555717d73c80 .scope module, "Add_PC" "Adder" 3 23, 6 1 0, S_0x555717d45090;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_in"
    .port_info 1 /INPUT 32 "data2_in"
    .port_info 2 /OUTPUT 32 "data_o"
v0x555717d73ea0_0 .net "data1_in", 31 0, v0x555717d769c0_0;  alias, 1 drivers
L_0x7ff73c114018 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x555717d73f80_0 .net "data2_in", 31 0, L_0x7ff73c114018;  1 drivers
v0x555717d74060_0 .net "data_o", 31 0, L_0x555717d79ad0;  alias, 1 drivers
L_0x555717d79ad0 .arith/sum 32, v0x555717d769c0_0, L_0x7ff73c114018;
S_0x555717d741a0 .scope module, "Control" "Control" 3 98, 7 1 0, S_0x555717d45090;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "Op_i"
    .port_info 1 /OUTPUT 1 "RegDst_o"
    .port_info 2 /OUTPUT 2 "ALUOp_o"
    .port_info 3 /OUTPUT 1 "ALUSrc_o"
    .port_info 4 /OUTPUT 1 "RegWrite_o"
L_0x555717d8bbe0 .functor NOT 1, L_0x555717d8bb40, C4<0>, C4<0>, C4<0>;
L_0x555717d8be80 .functor NOT 1, L_0x555717d8bde0, C4<0>, C4<0>, C4<0>;
v0x555717d743f0_0 .net "ALUOp_o", 1 0, L_0x555717d8bf40;  alias, 1 drivers
v0x555717d744b0_0 .net "ALUSrc_o", 0 0, L_0x555717d8bca0;  alias, 1 drivers
v0x555717d74550_0 .net "Op_i", 5 0, L_0x555717d8c0b0;  1 drivers
v0x555717d74640_0 .net "RegDst_o", 0 0, L_0x555717d8bbe0;  alias, 1 drivers
v0x555717d74700_0 .net "RegWrite_o", 0 0, L_0x7ff73c114138;  alias, 1 drivers
v0x555717d74810_0 .net *"_s1", 0 0, L_0x555717d8bb40;  1 drivers
v0x555717d748f0_0 .net *"_s10", 0 0, L_0x555717d8be80;  1 drivers
L_0x7ff73c114180 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555717d749d0_0 .net/2u *"_s12", 0 0, L_0x7ff73c114180;  1 drivers
v0x555717d74ab0_0 .net *"_s9", 0 0, L_0x555717d8bde0;  1 drivers
L_0x555717d8bb40 .part L_0x555717d8c0b0, 3, 1;
L_0x555717d8bca0 .part L_0x555717d8c0b0, 3, 1;
L_0x555717d8bde0 .part L_0x555717d8c0b0, 3, 1;
L_0x555717d8bf40 .concat [ 1 1 0 0], L_0x7ff73c114180, L_0x555717d8be80;
S_0x555717d74c30 .scope module, "Instruction_Memory" "Instruction_Memory" 3 38, 8 1 0, S_0x555717d45090;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr_i"
    .port_info 1 /OUTPUT 32 "instr_o"
L_0x555717d79b70 .functor BUFZ 32, L_0x555717d89bf0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x555717d74e20_0 .net *"_s0", 31 0, L_0x555717d89bf0;  1 drivers
v0x555717d74f20_0 .net *"_s2", 31 0, L_0x555717d89d30;  1 drivers
v0x555717d75000_0 .net *"_s4", 29 0, L_0x555717d89c90;  1 drivers
L_0x7ff73c114060 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x555717d750c0_0 .net *"_s6", 1 0, L_0x7ff73c114060;  1 drivers
v0x555717d751a0_0 .net "addr_i", 31 0, v0x555717d769c0_0;  alias, 1 drivers
v0x555717d752b0_0 .net "instr_o", 31 0, L_0x555717d79b70;  alias, 1 drivers
v0x555717d75370 .array "memory", 255 0, 31 0;
L_0x555717d89bf0 .array/port v0x555717d75370, L_0x555717d89d30;
L_0x555717d89c90 .part v0x555717d769c0_0, 2, 30;
L_0x555717d89d30 .concat [ 30 2 0 0], L_0x555717d89c90, L_0x7ff73c114060;
S_0x555717d75490 .scope module, "MUX_ALUSrc" "MUX32" 3 64, 9 1 0, S_0x555717d45090;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i"
    .port_info 1 /INPUT 32 "data2_i"
    .port_info 2 /INPUT 1 "select_i"
    .port_info 3 /OUTPUT 32 "data_o"
L_0x555717d8a850 .functor NOT 1, L_0x555717d8bca0, C4<0>, C4<0>, C4<0>;
L_0x555717d8af10 .functor AND 32, L_0x555717d8a8c0, L_0x555717d8a3e0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0x555717d8b5d0 .functor AND 32, L_0x555717d8af80, L_0x555717d8b920, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0x555717d8b640 .functor OR 32, L_0x555717d8af10, L_0x555717d8b5d0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x555717d75660_0 .net *"_s0", 0 0, L_0x555717d8a850;  1 drivers
v0x555717d75740_0 .net *"_s2", 31 0, L_0x555717d8a8c0;  1 drivers
v0x555717d75820_0 .net *"_s4", 31 0, L_0x555717d8af10;  1 drivers
v0x555717d75910_0 .net *"_s6", 31 0, L_0x555717d8af80;  1 drivers
v0x555717d759f0_0 .net *"_s8", 31 0, L_0x555717d8b5d0;  1 drivers
v0x555717d75b20_0 .net "data1_i", 31 0, L_0x555717d8a3e0;  alias, 1 drivers
v0x555717d75c00_0 .net "data2_i", 31 0, L_0x555717d8b920;  alias, 1 drivers
v0x555717d75ce0_0 .net "data_o", 31 0, L_0x555717d8b640;  alias, 1 drivers
v0x555717d75da0_0 .net "select_i", 0 0, L_0x555717d8bca0;  alias, 1 drivers
LS_0x555717d8a8c0_0_0 .concat [ 1 1 1 1], L_0x555717d8a850, L_0x555717d8a850, L_0x555717d8a850, L_0x555717d8a850;
LS_0x555717d8a8c0_0_4 .concat [ 1 1 1 1], L_0x555717d8a850, L_0x555717d8a850, L_0x555717d8a850, L_0x555717d8a850;
LS_0x555717d8a8c0_0_8 .concat [ 1 1 1 1], L_0x555717d8a850, L_0x555717d8a850, L_0x555717d8a850, L_0x555717d8a850;
LS_0x555717d8a8c0_0_12 .concat [ 1 1 1 1], L_0x555717d8a850, L_0x555717d8a850, L_0x555717d8a850, L_0x555717d8a850;
LS_0x555717d8a8c0_0_16 .concat [ 1 1 1 1], L_0x555717d8a850, L_0x555717d8a850, L_0x555717d8a850, L_0x555717d8a850;
LS_0x555717d8a8c0_0_20 .concat [ 1 1 1 1], L_0x555717d8a850, L_0x555717d8a850, L_0x555717d8a850, L_0x555717d8a850;
LS_0x555717d8a8c0_0_24 .concat [ 1 1 1 1], L_0x555717d8a850, L_0x555717d8a850, L_0x555717d8a850, L_0x555717d8a850;
LS_0x555717d8a8c0_0_28 .concat [ 1 1 1 1], L_0x555717d8a850, L_0x555717d8a850, L_0x555717d8a850, L_0x555717d8a850;
LS_0x555717d8a8c0_1_0 .concat [ 4 4 4 4], LS_0x555717d8a8c0_0_0, LS_0x555717d8a8c0_0_4, LS_0x555717d8a8c0_0_8, LS_0x555717d8a8c0_0_12;
LS_0x555717d8a8c0_1_4 .concat [ 4 4 4 4], LS_0x555717d8a8c0_0_16, LS_0x555717d8a8c0_0_20, LS_0x555717d8a8c0_0_24, LS_0x555717d8a8c0_0_28;
L_0x555717d8a8c0 .concat [ 16 16 0 0], LS_0x555717d8a8c0_1_0, LS_0x555717d8a8c0_1_4;
LS_0x555717d8af80_0_0 .concat [ 1 1 1 1], L_0x555717d8bca0, L_0x555717d8bca0, L_0x555717d8bca0, L_0x555717d8bca0;
LS_0x555717d8af80_0_4 .concat [ 1 1 1 1], L_0x555717d8bca0, L_0x555717d8bca0, L_0x555717d8bca0, L_0x555717d8bca0;
LS_0x555717d8af80_0_8 .concat [ 1 1 1 1], L_0x555717d8bca0, L_0x555717d8bca0, L_0x555717d8bca0, L_0x555717d8bca0;
LS_0x555717d8af80_0_12 .concat [ 1 1 1 1], L_0x555717d8bca0, L_0x555717d8bca0, L_0x555717d8bca0, L_0x555717d8bca0;
LS_0x555717d8af80_0_16 .concat [ 1 1 1 1], L_0x555717d8bca0, L_0x555717d8bca0, L_0x555717d8bca0, L_0x555717d8bca0;
LS_0x555717d8af80_0_20 .concat [ 1 1 1 1], L_0x555717d8bca0, L_0x555717d8bca0, L_0x555717d8bca0, L_0x555717d8bca0;
LS_0x555717d8af80_0_24 .concat [ 1 1 1 1], L_0x555717d8bca0, L_0x555717d8bca0, L_0x555717d8bca0, L_0x555717d8bca0;
LS_0x555717d8af80_0_28 .concat [ 1 1 1 1], L_0x555717d8bca0, L_0x555717d8bca0, L_0x555717d8bca0, L_0x555717d8bca0;
LS_0x555717d8af80_1_0 .concat [ 4 4 4 4], LS_0x555717d8af80_0_0, LS_0x555717d8af80_0_4, LS_0x555717d8af80_0_8, LS_0x555717d8af80_0_12;
LS_0x555717d8af80_1_4 .concat [ 4 4 4 4], LS_0x555717d8af80_0_16, LS_0x555717d8af80_0_20, LS_0x555717d8af80_0_24, LS_0x555717d8af80_0_28;
L_0x555717d8af80 .concat [ 16 16 0 0], LS_0x555717d8af80_1_0, LS_0x555717d8af80_1_4;
S_0x555717d75f70 .scope module, "MUX_RegDst" "MUX5" 3 55, 10 1 0, S_0x555717d45090;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "data1_i"
    .port_info 1 /INPUT 5 "data2_i"
    .port_info 2 /INPUT 1 "select_i"
    .port_info 3 /OUTPUT 5 "data_o"
v0x555717d76130_0 .net "data1_i", 4 0, L_0x555717d8a710;  1 drivers
v0x555717d76230_0 .net "data2_i", 4 0, L_0x555717d8a7b0;  1 drivers
v0x555717d76310_0 .var "data_o", 4 0;
v0x555717d76400_0 .net "select_i", 0 0, L_0x555717d8bbe0;  alias, 1 drivers
E_0x555717d330f0 .event edge, v0x555717d74640_0, v0x555717d76230_0, v0x555717d76130_0;
S_0x555717d76560 .scope module, "PC" "PC" 3 30, 11 1 0, S_0x555717d45090;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 1 "rst_i"
    .port_info 2 /INPUT 1 "start_i"
    .port_info 3 /INPUT 32 "pc_i"
    .port_info 4 /OUTPUT 32 "pc_o"
v0x555717d767f0_0 .net "clk_i", 0 0, v0x555717d79580_0;  alias, 1 drivers
v0x555717d768d0_0 .net "pc_i", 31 0, L_0x555717d79ad0;  alias, 1 drivers
v0x555717d769c0_0 .var "pc_o", 31 0;
v0x555717d76ae0_0 .net "rst_i", 0 0, v0x555717d79620_0;  alias, 1 drivers
v0x555717d76b80_0 .net "start_i", 0 0, v0x555717d79730_0;  alias, 1 drivers
E_0x555717d57620/0 .event negedge, v0x555717d76ae0_0;
E_0x555717d57620/1 .event posedge, v0x555717d767f0_0;
E_0x555717d57620 .event/or E_0x555717d57620/0, E_0x555717d57620/1;
S_0x555717d76d30 .scope module, "Registers" "Registers" 3 43, 12 1 0, S_0x555717d45090;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 5 "RSaddr_i"
    .port_info 2 /INPUT 5 "RTaddr_i"
    .port_info 3 /INPUT 5 "RDaddr_i"
    .port_info 4 /INPUT 32 "RDdata_i"
    .port_info 5 /INPUT 1 "RegWrite_i"
    .port_info 6 /OUTPUT 32 "RSdata_o"
    .port_info 7 /OUTPUT 32 "RTdata_o"
L_0x555717d8a140 .functor BUFZ 32, L_0x555717d89f60, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x555717d8a3e0 .functor BUFZ 32, L_0x555717d8a200, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x555717d770a0_0 .net "RDaddr_i", 4 0, v0x555717d76310_0;  alias, 1 drivers
v0x555717d77180_0 .net "RDdata_i", 31 0, v0x555717d73550_0;  alias, 1 drivers
v0x555717d77220_0 .net "RSaddr_i", 4 0, L_0x555717d8a4a0;  1 drivers
v0x555717d772f0_0 .net "RSdata_o", 31 0, L_0x555717d8a140;  alias, 1 drivers
v0x555717d773e0_0 .net "RTaddr_i", 4 0, L_0x555717d8a590;  1 drivers
v0x555717d774f0_0 .net "RTdata_o", 31 0, L_0x555717d8a3e0;  alias, 1 drivers
v0x555717d775b0_0 .net "RegWrite_i", 0 0, L_0x7ff73c114138;  alias, 1 drivers
v0x555717d77680_0 .net *"_s0", 31 0, L_0x555717d89f60;  1 drivers
v0x555717d77720_0 .net *"_s10", 6 0, L_0x555717d8a2a0;  1 drivers
L_0x7ff73c1140f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x555717d77890_0 .net *"_s13", 1 0, L_0x7ff73c1140f0;  1 drivers
v0x555717d77970_0 .net *"_s2", 6 0, L_0x555717d8a000;  1 drivers
L_0x7ff73c1140a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x555717d77a50_0 .net *"_s5", 1 0, L_0x7ff73c1140a8;  1 drivers
v0x555717d77b30_0 .net *"_s8", 31 0, L_0x555717d8a200;  1 drivers
v0x555717d77c10_0 .net "clk_i", 0 0, v0x555717d79580_0;  alias, 1 drivers
v0x555717d77ce0 .array "register", 31 0, 31 0;
E_0x555717d57660 .event posedge, v0x555717d767f0_0;
L_0x555717d89f60 .array/port v0x555717d77ce0, L_0x555717d8a000;
L_0x555717d8a000 .concat [ 5 2 0 0], L_0x555717d8a4a0, L_0x7ff73c1140a8;
L_0x555717d8a200 .array/port v0x555717d77ce0, L_0x555717d8a2a0;
L_0x555717d8a2a0 .concat [ 5 2 0 0], L_0x555717d8a590, L_0x7ff73c1140f0;
S_0x555717d77e80 .scope module, "Sign_Extend" "Sign_Extend" 3 73, 13 1 0, S_0x555717d45090;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "data_i"
    .port_info 1 /OUTPUT 32 "data_o"
v0x555717d78060_0 .net *"_s1", 0 0, L_0x555717d8b700;  1 drivers
v0x555717d78160_0 .net *"_s2", 15 0, L_0x555717d8b7a0;  1 drivers
v0x555717d78240_0 .net "data_i", 15 0, L_0x555717d8b9c0;  1 drivers
v0x555717d78330_0 .net "data_o", 31 0, L_0x555717d8b920;  alias, 1 drivers
L_0x555717d8b700 .part L_0x555717d8b9c0, 15, 1;
LS_0x555717d8b7a0_0_0 .concat [ 1 1 1 1], L_0x555717d8b700, L_0x555717d8b700, L_0x555717d8b700, L_0x555717d8b700;
LS_0x555717d8b7a0_0_4 .concat [ 1 1 1 1], L_0x555717d8b700, L_0x555717d8b700, L_0x555717d8b700, L_0x555717d8b700;
LS_0x555717d8b7a0_0_8 .concat [ 1 1 1 1], L_0x555717d8b700, L_0x555717d8b700, L_0x555717d8b700, L_0x555717d8b700;
LS_0x555717d8b7a0_0_12 .concat [ 1 1 1 1], L_0x555717d8b700, L_0x555717d8b700, L_0x555717d8b700, L_0x555717d8b700;
L_0x555717d8b7a0 .concat [ 4 4 4 4], LS_0x555717d8b7a0_0_0, LS_0x555717d8b7a0_0_4, LS_0x555717d8b7a0_0_8, LS_0x555717d8b7a0_0_12;
L_0x555717d8b920 .concat [ 16 16 0 0], L_0x555717d8b9c0, L_0x555717d8b7a0;
    .scope S_0x555717d76560;
T_0 ;
    %wait E_0x555717d57620;
    %load/vec4 v0x555717d76ae0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x555717d769c0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x555717d76b80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x555717d768d0_0;
    %assign/vec4 v0x555717d769c0_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x555717d769c0_0;
    %assign/vec4 v0x555717d769c0_0, 0;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x555717d76d30;
T_1 ;
    %wait E_0x555717d57660;
    %load/vec4 v0x555717d775b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0x555717d77180_0;
    %load/vec4 v0x555717d770a0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555717d77ce0, 0, 4;
T_1.0 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x555717d75f70;
T_2 ;
    %wait E_0x555717d330f0;
    %load/vec4 v0x555717d76400_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_2.0, 4;
    %load/vec4 v0x555717d76130_0;
    %store/vec4 v0x555717d76310_0, 0, 5;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x555717d76230_0;
    %store/vec4 v0x555717d76310_0, 0, 5;
T_2.1 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x555717d42680;
T_3 ;
    %wait E_0x555717d33260;
    %load/vec4 v0x555717d58150_0;
    %cmpi/e 2, 0, 3;
    %jmp/0xz  T_3.0, 4;
    %load/vec4 v0x555717d733b0_0;
    %load/vec4 v0x555717d73470_0;
    %add;
    %store/vec4 v0x555717d73550_0, 0, 32;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x555717d58150_0;
    %cmpi/e 6, 0, 3;
    %jmp/0xz  T_3.2, 4;
    %load/vec4 v0x555717d733b0_0;
    %load/vec4 v0x555717d73470_0;
    %sub;
    %store/vec4 v0x555717d73550_0, 0, 32;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v0x555717d58150_0;
    %cmpi/e 0, 0, 3;
    %jmp/0xz  T_3.4, 4;
    %load/vec4 v0x555717d733b0_0;
    %load/vec4 v0x555717d73470_0;
    %and;
    %store/vec4 v0x555717d73550_0, 0, 32;
    %jmp T_3.5;
T_3.4 ;
    %load/vec4 v0x555717d58150_0;
    %cmpi/e 1, 0, 3;
    %jmp/0xz  T_3.6, 4;
    %load/vec4 v0x555717d733b0_0;
    %load/vec4 v0x555717d73470_0;
    %or;
    %store/vec4 v0x555717d73550_0, 0, 32;
    %jmp T_3.7;
T_3.6 ;
    %load/vec4 v0x555717d58150_0;
    %cmpi/e 3, 0, 3;
    %jmp/0xz  T_3.8, 4;
    %load/vec4 v0x555717d733b0_0;
    %load/vec4 v0x555717d73470_0;
    %mul;
    %store/vec4 v0x555717d73550_0, 0, 32;
T_3.8 ;
T_3.7 ;
T_3.5 ;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x555717d73720;
T_4 ;
    %wait E_0x555717d329d0;
    %load/vec4 v0x555717d73a80_0;
    %parti/s 1, 1, 2;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x555717d739a0_0, 0, 3;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x555717d73b40_0;
    %cmpi/e 32, 0, 6;
    %jmp/0xz  T_4.2, 4;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x555717d739a0_0, 0, 3;
    %jmp T_4.3;
T_4.2 ;
    %load/vec4 v0x555717d73b40_0;
    %cmpi/e 34, 0, 6;
    %jmp/0xz  T_4.4, 4;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x555717d739a0_0, 0, 3;
    %jmp T_4.5;
T_4.4 ;
    %load/vec4 v0x555717d73b40_0;
    %cmpi/e 36, 0, 6;
    %jmp/0xz  T_4.6, 4;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x555717d739a0_0, 0, 3;
    %jmp T_4.7;
T_4.6 ;
    %load/vec4 v0x555717d73b40_0;
    %cmpi/e 37, 0, 6;
    %jmp/0xz  T_4.8, 4;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x555717d739a0_0, 0, 3;
    %jmp T_4.9;
T_4.8 ;
    %load/vec4 v0x555717d73b40_0;
    %cmpi/e 24, 0, 6;
    %jmp/0xz  T_4.10, 4;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x555717d739a0_0, 0, 3;
T_4.10 ;
T_4.9 ;
T_4.7 ;
T_4.5 ;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x555717d47ee0;
T_5 ;
    %delay 25, 0;
    %load/vec4 v0x555717d79580_0;
    %inv;
    %store/vec4 v0x555717d79580_0, 0, 1;
    %jmp T_5;
    .thread T_5;
    .scope S_0x555717d47ee0;
T_6 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555717d79820_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555717d798c0_0, 0, 32;
T_6.0 ;
    %load/vec4 v0x555717d798c0_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_6.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x555717d798c0_0;
    %store/vec4a v0x555717d75370, 4, 0;
    %load/vec4 v0x555717d798c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x555717d798c0_0, 0, 32;
    %jmp T_6.0;
T_6.1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555717d798c0_0, 0, 32;
T_6.2 ;
    %load/vec4 v0x555717d798c0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_6.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x555717d798c0_0;
    %store/vec4a v0x555717d77ce0, 4, 0;
    %load/vec4 v0x555717d798c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x555717d798c0_0, 0, 32;
    %jmp T_6.2;
T_6.3 ;
    %vpi_call 2 33 "$readmemb", "instruction.txt", v0x555717d75370 {0 0 0};
    %vpi_func 2 36 "$fopen" 32, "output.txt" {0 0 0};
    %pushi/vec4 1, 0, 32;
    %or;
    %store/vec4 v0x555717d799f0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555717d79580_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555717d79620_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555717d79730_0, 0, 1;
    %delay 12, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555717d79620_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555717d79730_0, 0, 1;
    %end;
    .thread T_6;
    .scope S_0x555717d47ee0;
T_7 ;
    %wait E_0x555717d57660;
    %load/vec4 v0x555717d79820_0;
    %cmpi/e 30, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %vpi_call 2 51 "$stop" {0 0 0};
T_7.0 ;
    %vpi_call 2 54 "$fdisplay", v0x555717d799f0_0, "PC = %d", v0x555717d769c0_0 {0 0 0};
    %vpi_call 2 57 "$fdisplay", v0x555717d799f0_0, "Registers" {0 0 0};
    %vpi_call 2 58 "$fdisplay", v0x555717d799f0_0, "R0(r0) = %d, R8 (t0) = %d, R16(s0) = %d, R24(t8) = %d", &A<v0x555717d77ce0, 0>, &A<v0x555717d77ce0, 8>, &A<v0x555717d77ce0, 16>, &A<v0x555717d77ce0, 24> {0 0 0};
    %vpi_call 2 59 "$fdisplay", v0x555717d799f0_0, "R1(at) = %d, R9 (t1) = %d, R17(s1) = %d, R25(t9) = %d", &A<v0x555717d77ce0, 1>, &A<v0x555717d77ce0, 9>, &A<v0x555717d77ce0, 17>, &A<v0x555717d77ce0, 25> {0 0 0};
    %vpi_call 2 60 "$fdisplay", v0x555717d799f0_0, "R2(v0) = %d, R10(t2) = %d, R18(s2) = %d, R26(k0) = %d", &A<v0x555717d77ce0, 2>, &A<v0x555717d77ce0, 10>, &A<v0x555717d77ce0, 18>, &A<v0x555717d77ce0, 26> {0 0 0};
    %vpi_call 2 61 "$fdisplay", v0x555717d799f0_0, "R3(v1) = %d, R11(t3) = %d, R19(s3) = %d, R27(k1) = %d", &A<v0x555717d77ce0, 3>, &A<v0x555717d77ce0, 11>, &A<v0x555717d77ce0, 19>, &A<v0x555717d77ce0, 27> {0 0 0};
    %vpi_call 2 62 "$fdisplay", v0x555717d799f0_0, "R4(a0) = %d, R12(t4) = %d, R20(s4) = %d, R28(gp) = %d", &A<v0x555717d77ce0, 4>, &A<v0x555717d77ce0, 12>, &A<v0x555717d77ce0, 20>, &A<v0x555717d77ce0, 28> {0 0 0};
    %vpi_call 2 63 "$fdisplay", v0x555717d799f0_0, "R5(a1) = %d, R13(t5) = %d, R21(s5) = %d, R29(sp) = %d", &A<v0x555717d77ce0, 5>, &A<v0x555717d77ce0, 13>, &A<v0x555717d77ce0, 21>, &A<v0x555717d77ce0, 29> {0 0 0};
    %vpi_call 2 64 "$fdisplay", v0x555717d799f0_0, "R6(a2) = %d, R14(t6) = %d, R22(s6) = %d, R30(s8) = %d", &A<v0x555717d77ce0, 6>, &A<v0x555717d77ce0, 14>, &A<v0x555717d77ce0, 22>, &A<v0x555717d77ce0, 30> {0 0 0};
    %vpi_call 2 65 "$fdisplay", v0x555717d799f0_0, "R7(a3) = %d, R15(t7) = %d, R23(s7) = %d, R31(ra) = %d", &A<v0x555717d77ce0, 7>, &A<v0x555717d77ce0, 15>, &A<v0x555717d77ce0, 23>, &A<v0x555717d77ce0, 31> {0 0 0};
    %vpi_call 2 67 "$fdisplay", v0x555717d799f0_0, "\012" {0 0 0};
    %load/vec4 v0x555717d79820_0;
    %addi 1, 0, 32;
    %store/vec4 v0x555717d79820_0, 0, 32;
    %jmp T_7;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 14;
    "N/A";
    "<interactive>";
    "testbench.v";
    "CPU.v";
    "ALU.v";
    "ALU_Control.v";
    "Adder.v";
    "Control.v";
    "Instruction_Memory.v";
    "MUX32.v";
    "MUX5.v";
    "PC.v";
    "Registers.v";
    "Sign_Extend.v";
