
---------- Begin Simulation Statistics ----------
final_tick                               970425783500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 309225                       # Simulator instruction rate (inst/s)
host_mem_usage                                 697424                       # Number of bytes of host memory used
host_op_rate                                   522492                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  9379.87                       # Real time elapsed on the host
host_tick_rate                              103458288                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  2900493060                       # Number of instructions simulated
sim_ops                                    4900909791                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.970426                       # Number of seconds simulated
sim_ticks                                970425783500                       # Number of ticks simulated
system.cpu.cc_regfile_reads                3025629126                       # number of cc regfile reads
system.cpu.cc_regfile_writes               2700478160                       # number of cc regfile writes
system.cpu.committedInsts                  2900493060                       # Number of Instructions Simulated
system.cpu.committedOps                    4900909791                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.669145                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.669145                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                     39389                       # number of floating regfile reads
system.cpu.fp_regfile_writes                    22633                       # number of floating regfile writes
system.cpu.idleCycles                          142826                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                14416                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                150123632                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     2.525351                       # Inst execution rate
system.cpu.iew.exec_refs                    700214500                       # number of memory reference insts executed
system.cpu.iew.exec_stores                  300049784                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  370498                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts             400204308                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                470                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                 0                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts            300079562                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts          4901779975                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts             400164716                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             27518                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts            4901332151                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                    921                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                 11590                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  16703                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                 15143                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents           3744                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        11871                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect           2545                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                7780045895                       # num instructions consuming a value
system.cpu.iew.wb_count                    4901302576                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.562468                       # average fanout of values written-back
system.cpu.iew.wb_producers                4376029679                       # num instructions producing a value
system.cpu.iew.wb_rate                       2.525336                       # insts written-back per cycle
system.cpu.iew.wb_sent                     4901307693                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads               8101727242                       # number of integer regfile reads
system.cpu.int_regfile_writes              4451105840                       # number of integer regfile writes
system.cpu.ipc                               1.494444                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.494444                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass             14205      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu            4201099540     85.71%     85.71% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   84      0.00%     85.71% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                  3033      0.00%     85.71% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                2463      0.00%     85.71% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     85.71% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                 814      0.00%     85.71% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     85.71% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     85.71% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     85.71% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     85.71% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     85.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 1501      0.00%     85.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     85.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                 4867      0.00%     85.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     85.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                 4252      0.00%     85.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                2604      0.00%     85.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     85.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     85.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                771      0.00%     85.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     85.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     85.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     85.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     85.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     85.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     85.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt              19      0.00%     85.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     85.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     85.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult             10      0.00%     85.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     85.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     85.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     85.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     85.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     85.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     85.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     85.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     85.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     85.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     85.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     85.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     85.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     85.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     85.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     85.71% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead            400162395      8.16%     93.88% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite           300046763      6.12%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead            9990      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite           6358      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total             4901359669                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                   46029                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads               82043                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses        31017                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes              80137                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                   468086368                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.095501                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu               468043748     99.99%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                     18      0.00%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                     822      0.00%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                  2144      0.00%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                   768      0.00%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                     12      0.00%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                   1016      0.00%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                    303      0.00%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                    63      0.00%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                   18      0.00%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 6      0.00%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                6      0.00%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  17258      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 13333      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead              2477      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite             4376      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses             5369385803                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads        12211468232                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses   4901271559                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes        4902573754                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                 4901779373                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                4901359669                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 602                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          870177                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             35827                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved             79                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      1502063                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples    1940708742                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.525551                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.127094                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            12998084      0.67%      0.67% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1           391136432     20.15%     20.82% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2           514041855     26.49%     47.31% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3           726835417     37.45%     84.76% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4           204058996     10.51%     95.28% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5            64430606      3.32%     98.60% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6            27207217      1.40%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                 120      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                  15      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total      1940708742                       # Number of insts issued each cycle
system.cpu.iq.rate                           2.525366                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads          50004191                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores        137619186                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads            400204308                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores           300079562                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads             24803992564                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    376                       # number of misc regfile writes
system.cpu.numCycles                       1940851568                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                            1584                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                    95                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests           11                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        13090                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         27712                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups               150220582                       # Number of BP lookups
system.cpu.branchPred.condPredicted         125176811                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             13656                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             50072792                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                50068917                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.992261                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                    6947                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 17                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups            7731                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits               2248                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses             5483                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          868                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts          814998                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls             523                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             12704                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples   1940591434                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     2.525472                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     2.793016                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0       325825673     16.79%     16.79% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1       825137547     42.52%     59.31% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2       264495837     13.63%     72.94% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3        75074220      3.87%     76.81% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4           11731      0.00%     76.81% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5        39411844      2.03%     78.84% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6        50014757      2.58%     81.42% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7        60595376      3.12%     84.54% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8       300024449     15.46%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total   1940591434                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted           2900493060                       # Number of instructions committed
system.cpu.commit.opsCommitted             4900909791                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                   700134028                       # Number of memory references committed
system.cpu.commit.loads                     400096542                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                          98                       # Number of memory barriers committed
system.cpu.commit.branches                  150097615                       # Number of branches committed
system.cpu.commit.vector                            0                       # Number of committed Vector instructions.
system.cpu.commit.floating                      21629                       # Number of committed floating point instructions.
system.cpu.commit.integer                  4900895210                       # Number of committed integer instructions.
system.cpu.commit.functionCalls                  3289                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass         5616      0.00%      0.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu   4200756347     85.71%     85.71% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult           46      0.00%     85.71% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv         2841      0.00%     85.71% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd          946      0.00%     85.71% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     85.71% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt          560      0.00%     85.71% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     85.71% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     85.71% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     85.71% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     85.71% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     85.71% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd         1274      0.00%     85.71% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     85.71% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu         2406      0.00%     85.71% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     85.71% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt         2786      0.00%     85.71% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc         2280      0.00%     85.71% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     85.71% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     85.71% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift          661      0.00%     85.71% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     85.71% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     85.71% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     85.71% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     85.71% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     85.71% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     85.71% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     85.71% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     85.71% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     85.71% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     85.71% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     85.71% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     85.71% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     85.71% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     85.71% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     85.71% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     85.71% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     85.71% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     85.71% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     85.71% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     85.71% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     85.71% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     85.71% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     85.71% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     85.71% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     85.71% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     85.71% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead    400091625      8.16%     93.88% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite    300032262      6.12%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead         4917      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite         5224      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total   4900909791                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples     300024449                       # number cycles where commit BW limit reached
system.cpu.dcache.demand_hits::.cpu.data    650154247                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        650154247                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    650154247                       # number of overall hits
system.cpu.dcache.overall_hits::total       650154247                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        25293                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          25293                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        25293                       # number of overall misses
system.cpu.dcache.overall_misses::total         25293                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   1286186951                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1286186951                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   1286186951                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1286186951                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    650179540                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    650179540                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    650179540                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    650179540                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.000039                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000039                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.000039                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000039                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 50851.498478                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 50851.498478                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 50851.498478                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 50851.498478                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets       109166                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets            1159                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    94.189819                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        10974                       # number of writebacks
system.cpu.dcache.writebacks::total             10974                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        13291                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        13291                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        13291                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        13291                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        12002                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        12002                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        12002                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        12002                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    526445951                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    526445951                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    526445951                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    526445951                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.000018                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000018                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.000018                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000018                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 43863.185386                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 43863.185386                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 43863.185386                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 43863.185386                       # average overall mshr miss latency
system.cpu.dcache.replacements                  10974                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    350118674                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       350118674                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        23373                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         23373                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1164933500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1164933500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    350142047                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    350142047                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000067                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000067                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 49840.991743                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 49840.991743                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        13285                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        13285                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        10088                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        10088                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    407637500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    407637500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000029                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000029                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 40408.158208                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 40408.158208                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    300035573                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      300035573                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         1920                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         1920                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    121253451                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    121253451                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    300037493                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    300037493                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.000006                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000006                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 63152.839063                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 63152.839063                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            6                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            6                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         1914                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1914                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    118808451                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    118808451                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.000006                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000006                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 62073.380878                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 62073.380878                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 970425783500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1023.933450                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           650166251                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             11998                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs          54189.552509                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            149000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1023.933450                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999935                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999935                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           82                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          173                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          769                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        1300371078                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       1300371078                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 970425783500                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                292939265                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles             667325946                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                 547599236                       # Number of cycles decode is running
system.cpu.decode.unblockCycles             432827592                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                  16703                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved             50060637                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                  1636                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts             4901959252                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts                129407                       # Number of squashed instructions handled by decode
system.cpu.dtb.rdAccesses                   400151812                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                   300049793                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          1295                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           817                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 970425783500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 970425783500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 970425783500                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles             107252                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                     2901357724                       # Number of instructions fetch has processed
system.cpu.fetch.branches                   150220582                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           50078112                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                    1940575642                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                   36538                       # Number of cycles fetch has spent squashing
system.cpu.fetch.miscStallCycles                  972                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles          6323                       # Number of stall cycles due to pending traps
system.cpu.fetch.pendingQuiesceStallCycles           33                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.icacheWaitRetryStallCycles          251                       # Number of stall cycles due to full MSHR
system.cpu.fetch.cacheLines                 625372176                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                  2060                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.nisnDist::samples         1940708742                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              2.526124                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             2.996676                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                873444622     45.01%     45.01% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                205651827     10.60%     55.60% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                117270185      6.04%     61.65% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                 94011915      4.84%     66.49% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                112837148      5.81%     72.30% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                 81230514      4.19%     76.49% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                 82257622      4.24%     80.73% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                162843101      8.39%     89.12% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                211161808     10.88%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total           1940708742                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.077399                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.494889                       # Number of inst fetches per cycle
system.cpu.icache.demand_hits::.cpu.inst    625368612                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        625368612                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst    625368612                       # number of overall hits
system.cpu.icache.overall_hits::total       625368612                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         3561                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3561                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         3561                       # number of overall misses
system.cpu.icache.overall_misses::total          3561                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    218673499                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    218673499                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    218673499                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    218673499                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst    625372173                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    625372173                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst    625372173                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    625372173                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000006                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000006                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000006                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000006                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 61407.890761                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 61407.890761                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 61407.890761                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 61407.890761                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets          909                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets              11                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets    82.636364                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         2110                       # number of writebacks
system.cpu.icache.writebacks::total              2110                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          935                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          935                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          935                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          935                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         2626                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2626                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         2626                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2626                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    170192499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    170192499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    170192499                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    170192499                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000004                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000004                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000004                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000004                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 64810.547982                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 64810.547982                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 64810.547982                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 64810.547982                       # average overall mshr miss latency
system.cpu.icache.replacements                   2110                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst    625368612                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       625368612                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         3561                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3561                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    218673499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    218673499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst    625372173                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    625372173                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000006                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000006                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 61407.890761                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 61407.890761                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          935                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          935                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         2626                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2626                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    170192499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    170192499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 64810.547982                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 64810.547982                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 970425783500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           510.980871                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           625371238                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2626                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          238145.939832                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             77000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   510.980871                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.998010                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.998010                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          510                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          124                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           94                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          292                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.996094                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        1250746972                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       1250746972                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 970425783500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                   625372967                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                          1128                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 970425783500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 970425783500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 970425783500                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                    50008468                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                  107766                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                   26                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                3744                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                  42076                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                    7                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                   1124                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON 970425783500                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                  16703                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                522402377                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                23295018                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           9578                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                 743170228                       # Number of cycles rename is running
system.cpu.rename.unblockCycles             651814838                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts             4901836385                       # Number of instructions processed by rename
system.cpu.rename.squashedInsts                 53517                       # Number of squashed instructions processed by rename
system.cpu.rename.ROBFullEvents                  4550                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents              496055776                       # Number of times rename has blocked due to IQ full
system.cpu.rename.SQFullEvents                 145868                       # Number of times rename has blocked due to SQ full
system.cpu.rename.fullRegistersEvents           23299                       # Number of times there has been no free registers
system.cpu.rename.renamedOperands          7152361880                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                 12129454689                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups               8102693515                       # Number of integer rename lookups
system.cpu.rename.fpLookups                     77361                       # Number of floating rename lookups
system.cpu.rename.committedMaps            7151163294                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                  1198577                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                     446                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                 408                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                1495541806                       # count of insts added to the skid buffer
system.cpu.rob.reads                       6542288251                       # The number of ROB reads
system.cpu.rob.writes                      9803567181                       # The number of ROB writes
system.cpu.thread_0.numInsts               2900493060                       # Number of Instructions committed
system.cpu.thread_0.numOps                 4900909791                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.avgPriority_.writebacks::samples      7081.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      2505.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      5913.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      1.937833266500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          429                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          429                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              277919                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               6649                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       14618                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      13081                       # Number of write requests accepted
system.mem_ctrls.readBursts                     14618                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    13081                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   6200                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  6000                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      31.99                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 14618                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                13081                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    6026                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1635                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     492                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     162                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      48                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      29                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                      12                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     75                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     78                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    299                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    382                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    429                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    437                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    450                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    446                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    448                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    436                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    443                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    480                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    454                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    456                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    445                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    432                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    439                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    429                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples          429                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      19.606061                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     17.453563                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     27.277838                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31            408     95.10%     95.10% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63            16      3.73%     98.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95             2      0.47%     99.30% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127            1      0.23%     99.53% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159            1      0.23%     99.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::544-575            1      0.23%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           429                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          429                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.449883                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.422441                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.990814                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              346     80.65%     80.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                6      1.40%     82.05% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               54     12.59%     94.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               16      3.73%     98.37% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                5      1.17%     99.53% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.23%     99.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.23%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           429                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                  396800                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                  935552                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               837184                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                      0.96                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.86                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  970425778000                       # Total gap between requests
system.mem_ctrls.avgGap                   35034686.38                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst       160320                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data       378432                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks       451648                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 165205.833074405324                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 389964.906574434601                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 465412.201200031326                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         2620                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data        11998                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks        13081                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     88826750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data    202524250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 31038285020250                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     33903.34                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     16879.83                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks 2372776165.45                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst       167680                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data       767872                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total        935552                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst       167680                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       167680                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks       428352                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total       428352                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         2620                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data        11998                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          14618                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks         6693                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total          6693                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       172790                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data       791273                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total           964063                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       172790                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       172790                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks       441406                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total          441406                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks       441406                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       172790                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data       791273                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total         1405470                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                 8418                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                7057                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0          523                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1          378                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2          434                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3          329                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4          562                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5          617                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6          895                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7          646                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8          405                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9          525                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10          649                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11          674                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12          375                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13          362                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14          620                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15          424                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0          472                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1          357                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2          400                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3          283                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4          445                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5          513                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6          763                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7          450                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8          272                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9          395                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10          547                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11          557                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12          337                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13          315                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14          557                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15          394                       # Per bank write bursts
system.mem_ctrls.dram.totQLat               133513500                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat              42090000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat          291351000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                15860.48                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           34610.48                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits                6300                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits               5052                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            74.84                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           71.59                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples         4110                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   240.583942                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   156.975040                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   255.808218                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127         1523     37.06%     37.06% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255         1271     30.92%     67.98% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383          488     11.87%     79.85% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          271      6.59%     86.45% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          148      3.60%     90.05% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767           88      2.14%     92.19% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895           68      1.65%     93.84% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023           49      1.19%     95.04% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151          204      4.96%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total         4110                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead                538752                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten             451648                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW                0.555171                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW                0.465412                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    0.01                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               73.36                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 970425783500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy        16236360                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy         8610855                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy       31301760                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy      19225260                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 76604427120.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  14329176990                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy 360576825600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  451585803945                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   465.348110                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE 937286583500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF  32404580000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT    734620000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy        13201860                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy         6986595                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy       28802760                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy      17612280                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 76604427120.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  14320941630                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy 360583760640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy  451575732885                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   465.337732                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE 937304748000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF  32404580000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT    716455500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 970425783500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              12713                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         6693                       # Transaction distribution
system.membus.trans_dist::WritebackClean         6391                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                4                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1911                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1911                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           2626                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         10087                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side_port::system.mem_ctrls.port         7356                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side_port::total         7356                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side_port::system.mem_ctrls.port        34974                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side_port::total        34974                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                  42330                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side_port::system.mem_ctrls.port       302720                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side_port::total       302720                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side_port::system.mem_ctrls.port      1470208                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side_port::total      1470208                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 1772928                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                6                       # Total snoops (count)
system.membus.snoopTraffic                        384                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             14628                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.001162                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.034072                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   14611     99.88%     99.88% # Request fanout histogram
system.membus.snoop_fanout::1                      17      0.12%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               14628                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 970425783500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy            83439000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy           13980000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy           61870750                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
