{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Sat Mar 28 15:46:41 2020 " "Info: Processing started: Sat Mar 28 15:46:41 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off CPU -c CPU --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off CPU -c CPU --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "CPU.bdf" "" { Schematic "D:/altera/quartus/CPU/CPU/CPU.bdf" { { -16 1552 1720 0 "clk" "" } { 8 56 120 24 "clk" "" } { 264 80 128 280 "clk" "" } { 472 40 136 488 "clk" "" } { 792 56 152 808 "clk" "" } { 608 64 120 624 "clk" "" } { 8 616 664 24 "clk" "" } { 184 616 664 200 "clk" "" } { 776 640 688 792 "clk" "" } { 392 592 672 408 "clk" "" } { 584 592 672 600 "clk" "" } { -24 1720 1752 -8 "clk" "" } { 280 1088 1184 296 "clk" "" } { 496 1096 1192 512 "clk" "" } { 32 1096 1176 48 "clk" "" } } } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register Program_Counter:inst2\|PC_value\[0\] register Program_Counter:inst2\|PC_value\[5\] 219.01 MHz 4.566 ns Internal " "Info: Clock \"clk\" has Internal fmax of 219.01 MHz between source register \"Program_Counter:inst2\|PC_value\[0\]\" and destination register \"Program_Counter:inst2\|PC_value\[5\]\" (period= 4.566 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.303 ns + Longest register register " "Info: + Longest register to register delay is 4.303 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Program_Counter:inst2\|PC_value\[0\] 1 REG LCFF_X22_Y14_N27 20 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X22_Y14_N27; Fanout = 20; REG Node = 'Program_Counter:inst2\|PC_value\[0\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { Program_Counter:inst2|PC_value[0] } "NODE_NAME" } } { "Program_Counter.vhd" "" { Text "D:/altera/quartus/CPU/CPU/Program_Counter.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.466 ns) + CELL(0.596 ns) 1.062 ns Program_Counter:inst2\|Add0~109 2 COMB LCCOMB_X22_Y14_N4 2 " "Info: 2: + IC(0.466 ns) + CELL(0.596 ns) = 1.062 ns; Loc. = LCCOMB_X22_Y14_N4; Fanout = 2; COMB Node = 'Program_Counter:inst2\|Add0~109'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.062 ns" { Program_Counter:inst2|PC_value[0] Program_Counter:inst2|Add0~109 } "NODE_NAME" } } { "d:/altera/quartus/libraries/vhdl/ieee/numeric_std.vhd" "" { Text "d:/altera/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.148 ns Program_Counter:inst2\|Add0~111 3 COMB LCCOMB_X22_Y14_N6 2 " "Info: 3: + IC(0.000 ns) + CELL(0.086 ns) = 1.148 ns; Loc. = LCCOMB_X22_Y14_N6; Fanout = 2; COMB Node = 'Program_Counter:inst2\|Add0~111'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { Program_Counter:inst2|Add0~109 Program_Counter:inst2|Add0~111 } "NODE_NAME" } } { "d:/altera/quartus/libraries/vhdl/ieee/numeric_std.vhd" "" { Text "d:/altera/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.234 ns Program_Counter:inst2\|Add0~113 4 COMB LCCOMB_X22_Y14_N8 2 " "Info: 4: + IC(0.000 ns) + CELL(0.086 ns) = 1.234 ns; Loc. = LCCOMB_X22_Y14_N8; Fanout = 2; COMB Node = 'Program_Counter:inst2\|Add0~113'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { Program_Counter:inst2|Add0~111 Program_Counter:inst2|Add0~113 } "NODE_NAME" } } { "d:/altera/quartus/libraries/vhdl/ieee/numeric_std.vhd" "" { Text "d:/altera/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.320 ns Program_Counter:inst2\|Add0~115 5 COMB LCCOMB_X22_Y14_N10 2 " "Info: 5: + IC(0.000 ns) + CELL(0.086 ns) = 1.320 ns; Loc. = LCCOMB_X22_Y14_N10; Fanout = 2; COMB Node = 'Program_Counter:inst2\|Add0~115'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { Program_Counter:inst2|Add0~113 Program_Counter:inst2|Add0~115 } "NODE_NAME" } } { "d:/altera/quartus/libraries/vhdl/ieee/numeric_std.vhd" "" { Text "d:/altera/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.406 ns Program_Counter:inst2\|Add0~117 6 COMB LCCOMB_X22_Y14_N12 2 " "Info: 6: + IC(0.000 ns) + CELL(0.086 ns) = 1.406 ns; Loc. = LCCOMB_X22_Y14_N12; Fanout = 2; COMB Node = 'Program_Counter:inst2\|Add0~117'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { Program_Counter:inst2|Add0~115 Program_Counter:inst2|Add0~117 } "NODE_NAME" } } { "d:/altera/quartus/libraries/vhdl/ieee/numeric_std.vhd" "" { Text "d:/altera/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 1.912 ns Program_Counter:inst2\|Add0~118 7 COMB LCCOMB_X22_Y14_N14 2 " "Info: 7: + IC(0.000 ns) + CELL(0.506 ns) = 1.912 ns; Loc. = LCCOMB_X22_Y14_N14; Fanout = 2; COMB Node = 'Program_Counter:inst2\|Add0~118'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { Program_Counter:inst2|Add0~117 Program_Counter:inst2|Add0~118 } "NODE_NAME" } } { "d:/altera/quartus/libraries/vhdl/ieee/numeric_std.vhd" "" { Text "d:/altera/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.374 ns) + CELL(0.589 ns) 2.875 ns Program_Counter:inst2\|Equal0~58 8 COMB LCCOMB_X22_Y14_N28 8 " "Info: 8: + IC(0.374 ns) + CELL(0.589 ns) = 2.875 ns; Loc. = LCCOMB_X22_Y14_N28; Fanout = 8; COMB Node = 'Program_Counter:inst2\|Equal0~58'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.963 ns" { Program_Counter:inst2|Add0~118 Program_Counter:inst2|Equal0~58 } "NODE_NAME" } } { "Program_Counter.vhd" "" { Text "D:/altera/quartus/CPU/CPU/Program_Counter.vhd" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.696 ns) + CELL(0.624 ns) 4.195 ns Program_Counter:inst2\|Mux2~24 9 COMB LCCOMB_X23_Y14_N24 1 " "Info: 9: + IC(0.696 ns) + CELL(0.624 ns) = 4.195 ns; Loc. = LCCOMB_X23_Y14_N24; Fanout = 1; COMB Node = 'Program_Counter:inst2\|Mux2~24'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.320 ns" { Program_Counter:inst2|Equal0~58 Program_Counter:inst2|Mux2~24 } "NODE_NAME" } } { "Program_Counter.vhd" "" { Text "D:/altera/quartus/CPU/CPU/Program_Counter.vhd" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 4.303 ns Program_Counter:inst2\|PC_value\[5\] 10 REG LCFF_X23_Y14_N25 4 " "Info: 10: + IC(0.000 ns) + CELL(0.108 ns) = 4.303 ns; Loc. = LCFF_X23_Y14_N25; Fanout = 4; REG Node = 'Program_Counter:inst2\|PC_value\[5\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { Program_Counter:inst2|Mux2~24 Program_Counter:inst2|PC_value[5] } "NODE_NAME" } } { "Program_Counter.vhd" "" { Text "D:/altera/quartus/CPU/CPU/Program_Counter.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.767 ns ( 64.30 % ) " "Info: Total cell delay = 2.767 ns ( 64.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.536 ns ( 35.70 % ) " "Info: Total interconnect delay = 1.536 ns ( 35.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "4.303 ns" { Program_Counter:inst2|PC_value[0] Program_Counter:inst2|Add0~109 Program_Counter:inst2|Add0~111 Program_Counter:inst2|Add0~113 Program_Counter:inst2|Add0~115 Program_Counter:inst2|Add0~117 Program_Counter:inst2|Add0~118 Program_Counter:inst2|Equal0~58 Program_Counter:inst2|Mux2~24 Program_Counter:inst2|PC_value[5] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "4.303 ns" { Program_Counter:inst2|PC_value[0] {} Program_Counter:inst2|Add0~109 {} Program_Counter:inst2|Add0~111 {} Program_Counter:inst2|Add0~113 {} Program_Counter:inst2|Add0~115 {} Program_Counter:inst2|Add0~117 {} Program_Counter:inst2|Add0~118 {} Program_Counter:inst2|Equal0~58 {} Program_Counter:inst2|Mux2~24 {} Program_Counter:inst2|PC_value[5] {} } { 0.000ns 0.466ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.374ns 0.696ns 0.000ns } { 0.000ns 0.596ns 0.086ns 0.086ns 0.086ns 0.086ns 0.506ns 0.589ns 0.624ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.001 ns - Smallest " "Info: - Smallest clock skew is 0.001 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.794 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.794 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.080 ns) 1.080 ns clk 1 CLK PIN_H2 1 " "Info: 1: + IC(0.000 ns) + CELL(1.080 ns) = 1.080 ns; Loc. = PIN_H2; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "CPU.bdf" "" { Schematic "D:/altera/quartus/CPU/CPU/CPU.bdf" { { -16 1552 1720 0 "clk" "" } { 8 56 120 24 "clk" "" } { 264 80 128 280 "clk" "" } { 472 40 136 488 "clk" "" } { 792 56 152 808 "clk" "" } { 608 64 120 624 "clk" "" } { 8 616 664 24 "clk" "" } { 184 616 664 200 "clk" "" } { 776 640 688 792 "clk" "" } { 392 592 672 408 "clk" "" } { 584 592 672 600 "clk" "" } { -24 1720 1752 -8 "clk" "" } { 280 1088 1184 296 "clk" "" } { 496 1096 1192 512 "clk" "" } { 32 1096 1176 48 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.139 ns) + CELL(0.000 ns) 1.219 ns clk~clkctrl 2 COMB CLKCTRL_G2 11 " "Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.219 ns; Loc. = CLKCTRL_G2; Fanout = 11; COMB Node = 'clk~clkctrl'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.139 ns" { clk clk~clkctrl } "NODE_NAME" } } { "CPU.bdf" "" { Schematic "D:/altera/quartus/CPU/CPU/CPU.bdf" { { -16 1552 1720 0 "clk" "" } { 8 56 120 24 "clk" "" } { 264 80 128 280 "clk" "" } { 472 40 136 488 "clk" "" } { 792 56 152 808 "clk" "" } { 608 64 120 624 "clk" "" } { 8 616 664 24 "clk" "" } { 184 616 664 200 "clk" "" } { 776 640 688 792 "clk" "" } { 392 592 672 408 "clk" "" } { 584 592 672 600 "clk" "" } { -24 1720 1752 -8 "clk" "" } { 280 1088 1184 296 "clk" "" } { 496 1096 1192 512 "clk" "" } { 32 1096 1176 48 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.909 ns) + CELL(0.666 ns) 2.794 ns Program_Counter:inst2\|PC_value\[5\] 3 REG LCFF_X23_Y14_N25 4 " "Info: 3: + IC(0.909 ns) + CELL(0.666 ns) = 2.794 ns; Loc. = LCFF_X23_Y14_N25; Fanout = 4; REG Node = 'Program_Counter:inst2\|PC_value\[5\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.575 ns" { clk~clkctrl Program_Counter:inst2|PC_value[5] } "NODE_NAME" } } { "Program_Counter.vhd" "" { Text "D:/altera/quartus/CPU/CPU/Program_Counter.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.746 ns ( 62.49 % ) " "Info: Total cell delay = 1.746 ns ( 62.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.048 ns ( 37.51 % ) " "Info: Total interconnect delay = 1.048 ns ( 37.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.794 ns" { clk clk~clkctrl Program_Counter:inst2|PC_value[5] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "2.794 ns" { clk {} clk~combout {} clk~clkctrl {} Program_Counter:inst2|PC_value[5] {} } { 0.000ns 0.000ns 0.139ns 0.909ns } { 0.000ns 1.080ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.793 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 2.793 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.080 ns) 1.080 ns clk 1 CLK PIN_H2 1 " "Info: 1: + IC(0.000 ns) + CELL(1.080 ns) = 1.080 ns; Loc. = PIN_H2; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "CPU.bdf" "" { Schematic "D:/altera/quartus/CPU/CPU/CPU.bdf" { { -16 1552 1720 0 "clk" "" } { 8 56 120 24 "clk" "" } { 264 80 128 280 "clk" "" } { 472 40 136 488 "clk" "" } { 792 56 152 808 "clk" "" } { 608 64 120 624 "clk" "" } { 8 616 664 24 "clk" "" } { 184 616 664 200 "clk" "" } { 776 640 688 792 "clk" "" } { 392 592 672 408 "clk" "" } { 584 592 672 600 "clk" "" } { -24 1720 1752 -8 "clk" "" } { 280 1088 1184 296 "clk" "" } { 496 1096 1192 512 "clk" "" } { 32 1096 1176 48 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.139 ns) + CELL(0.000 ns) 1.219 ns clk~clkctrl 2 COMB CLKCTRL_G2 11 " "Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.219 ns; Loc. = CLKCTRL_G2; Fanout = 11; COMB Node = 'clk~clkctrl'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.139 ns" { clk clk~clkctrl } "NODE_NAME" } } { "CPU.bdf" "" { Schematic "D:/altera/quartus/CPU/CPU/CPU.bdf" { { -16 1552 1720 0 "clk" "" } { 8 56 120 24 "clk" "" } { 264 80 128 280 "clk" "" } { 472 40 136 488 "clk" "" } { 792 56 152 808 "clk" "" } { 608 64 120 624 "clk" "" } { 8 616 664 24 "clk" "" } { 184 616 664 200 "clk" "" } { 776 640 688 792 "clk" "" } { 392 592 672 408 "clk" "" } { 584 592 672 600 "clk" "" } { -24 1720 1752 -8 "clk" "" } { 280 1088 1184 296 "clk" "" } { 496 1096 1192 512 "clk" "" } { 32 1096 1176 48 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.908 ns) + CELL(0.666 ns) 2.793 ns Program_Counter:inst2\|PC_value\[0\] 3 REG LCFF_X22_Y14_N27 20 " "Info: 3: + IC(0.908 ns) + CELL(0.666 ns) = 2.793 ns; Loc. = LCFF_X22_Y14_N27; Fanout = 20; REG Node = 'Program_Counter:inst2\|PC_value\[0\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.574 ns" { clk~clkctrl Program_Counter:inst2|PC_value[0] } "NODE_NAME" } } { "Program_Counter.vhd" "" { Text "D:/altera/quartus/CPU/CPU/Program_Counter.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.746 ns ( 62.51 % ) " "Info: Total cell delay = 1.746 ns ( 62.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.047 ns ( 37.49 % ) " "Info: Total interconnect delay = 1.047 ns ( 37.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.793 ns" { clk clk~clkctrl Program_Counter:inst2|PC_value[0] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "2.793 ns" { clk {} clk~combout {} clk~clkctrl {} Program_Counter:inst2|PC_value[0] {} } { 0.000ns 0.000ns 0.139ns 0.908ns } { 0.000ns 1.080ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.794 ns" { clk clk~clkctrl Program_Counter:inst2|PC_value[5] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "2.794 ns" { clk {} clk~combout {} clk~clkctrl {} Program_Counter:inst2|PC_value[5] {} } { 0.000ns 0.000ns 0.139ns 0.909ns } { 0.000ns 1.080ns 0.000ns 0.666ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.793 ns" { clk clk~clkctrl Program_Counter:inst2|PC_value[0] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "2.793 ns" { clk {} clk~combout {} clk~clkctrl {} Program_Counter:inst2|PC_value[0] {} } { 0.000ns 0.000ns 0.139ns 0.908ns } { 0.000ns 1.080ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "Program_Counter.vhd" "" { Text "D:/altera/quartus/CPU/CPU/Program_Counter.vhd" 19 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "Program_Counter.vhd" "" { Text "D:/altera/quartus/CPU/CPU/Program_Counter.vhd" 19 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "4.303 ns" { Program_Counter:inst2|PC_value[0] Program_Counter:inst2|Add0~109 Program_Counter:inst2|Add0~111 Program_Counter:inst2|Add0~113 Program_Counter:inst2|Add0~115 Program_Counter:inst2|Add0~117 Program_Counter:inst2|Add0~118 Program_Counter:inst2|Equal0~58 Program_Counter:inst2|Mux2~24 Program_Counter:inst2|PC_value[5] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "4.303 ns" { Program_Counter:inst2|PC_value[0] {} Program_Counter:inst2|Add0~109 {} Program_Counter:inst2|Add0~111 {} Program_Counter:inst2|Add0~113 {} Program_Counter:inst2|Add0~115 {} Program_Counter:inst2|Add0~117 {} Program_Counter:inst2|Add0~118 {} Program_Counter:inst2|Equal0~58 {} Program_Counter:inst2|Mux2~24 {} Program_Counter:inst2|PC_value[5] {} } { 0.000ns 0.466ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.374ns 0.696ns 0.000ns } { 0.000ns 0.596ns 0.086ns 0.086ns 0.086ns 0.086ns 0.506ns 0.589ns 0.624ns 0.108ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.794 ns" { clk clk~clkctrl Program_Counter:inst2|PC_value[5] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "2.794 ns" { clk {} clk~combout {} clk~clkctrl {} Program_Counter:inst2|PC_value[5] {} } { 0.000ns 0.000ns 0.139ns 0.909ns } { 0.000ns 1.080ns 0.000ns 0.666ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.793 ns" { clk clk~clkctrl Program_Counter:inst2|PC_value[0] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "2.793 ns" { clk {} clk~combout {} clk~clkctrl {} Program_Counter:inst2|PC_value[0] {} } { 0.000ns 0.000ns 0.139ns 0.908ns } { 0.000ns 1.080ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_TSU_RESULT" "Program_Counter:inst2\|PC_value\[0\] clk_ena clk 1.931 ns register " "Info: tsu for register \"Program_Counter:inst2\|PC_value\[0\]\" (data pin = \"clk_ena\", clock pin = \"clk\") is 1.931 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.764 ns + Longest pin register " "Info: + Longest pin to register delay is 4.764 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.080 ns) 1.080 ns clk_ena 1 PIN PIN_J15 4 " "Info: 1: + IC(0.000 ns) + CELL(1.080 ns) = 1.080 ns; Loc. = PIN_J15; Fanout = 4; PIN Node = 'clk_ena'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_ena } "NODE_NAME" } } { "CPU.bdf" "" { Schematic "D:/altera/quartus/CPU/CPU/CPU.bdf" { { 16 1552 1720 32 "clk_ena" "" } { 24 56 120 40 "clk_ena" "" } { 280 80 128 296 "clk_ena" "" } { 488 40 136 504 "clk_ena" "" } { 808 56 152 824 "clk_ena" "" } { 624 64 120 640 "clk_ena" "" } { 24 616 664 40 "clk_ena" "" } { 200 616 664 216 "clk_ena" "" } { 792 640 688 808 "clk_ena" "" } { 408 592 672 424 "clk_ena" "" } { 600 592 672 616 "clk_ena" "" } { 8 1720 1765 24 "clk_ena" "" } { 296 1088 1184 312 "clk_ena" "" } { 512 1096 1192 528 "clk_ena" "" } { 48 1096 1176 64 "clk_ena" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.560 ns) + CELL(0.647 ns) 3.287 ns Program_Counter:inst2\|PC_value\[7\]~96 2 COMB LCCOMB_X23_Y14_N26 8 " "Info: 2: + IC(1.560 ns) + CELL(0.647 ns) = 3.287 ns; Loc. = LCCOMB_X23_Y14_N26; Fanout = 8; COMB Node = 'Program_Counter:inst2\|PC_value\[7\]~96'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.207 ns" { clk_ena Program_Counter:inst2|PC_value[7]~96 } "NODE_NAME" } } { "Program_Counter.vhd" "" { Text "D:/altera/quartus/CPU/CPU/Program_Counter.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.622 ns) + CELL(0.855 ns) 4.764 ns Program_Counter:inst2\|PC_value\[0\] 3 REG LCFF_X22_Y14_N27 20 " "Info: 3: + IC(0.622 ns) + CELL(0.855 ns) = 4.764 ns; Loc. = LCFF_X22_Y14_N27; Fanout = 20; REG Node = 'Program_Counter:inst2\|PC_value\[0\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.477 ns" { Program_Counter:inst2|PC_value[7]~96 Program_Counter:inst2|PC_value[0] } "NODE_NAME" } } { "Program_Counter.vhd" "" { Text "D:/altera/quartus/CPU/CPU/Program_Counter.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.582 ns ( 54.20 % ) " "Info: Total cell delay = 2.582 ns ( 54.20 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.182 ns ( 45.80 % ) " "Info: Total interconnect delay = 2.182 ns ( 45.80 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "4.764 ns" { clk_ena Program_Counter:inst2|PC_value[7]~96 Program_Counter:inst2|PC_value[0] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "4.764 ns" { clk_ena {} clk_ena~combout {} Program_Counter:inst2|PC_value[7]~96 {} Program_Counter:inst2|PC_value[0] {} } { 0.000ns 0.000ns 1.560ns 0.622ns } { 0.000ns 1.080ns 0.647ns 0.855ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "Program_Counter.vhd" "" { Text "D:/altera/quartus/CPU/CPU/Program_Counter.vhd" 19 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.793 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.793 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.080 ns) 1.080 ns clk 1 CLK PIN_H2 1 " "Info: 1: + IC(0.000 ns) + CELL(1.080 ns) = 1.080 ns; Loc. = PIN_H2; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "CPU.bdf" "" { Schematic "D:/altera/quartus/CPU/CPU/CPU.bdf" { { -16 1552 1720 0 "clk" "" } { 8 56 120 24 "clk" "" } { 264 80 128 280 "clk" "" } { 472 40 136 488 "clk" "" } { 792 56 152 808 "clk" "" } { 608 64 120 624 "clk" "" } { 8 616 664 24 "clk" "" } { 184 616 664 200 "clk" "" } { 776 640 688 792 "clk" "" } { 392 592 672 408 "clk" "" } { 584 592 672 600 "clk" "" } { -24 1720 1752 -8 "clk" "" } { 280 1088 1184 296 "clk" "" } { 496 1096 1192 512 "clk" "" } { 32 1096 1176 48 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.139 ns) + CELL(0.000 ns) 1.219 ns clk~clkctrl 2 COMB CLKCTRL_G2 11 " "Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.219 ns; Loc. = CLKCTRL_G2; Fanout = 11; COMB Node = 'clk~clkctrl'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.139 ns" { clk clk~clkctrl } "NODE_NAME" } } { "CPU.bdf" "" { Schematic "D:/altera/quartus/CPU/CPU/CPU.bdf" { { -16 1552 1720 0 "clk" "" } { 8 56 120 24 "clk" "" } { 264 80 128 280 "clk" "" } { 472 40 136 488 "clk" "" } { 792 56 152 808 "clk" "" } { 608 64 120 624 "clk" "" } { 8 616 664 24 "clk" "" } { 184 616 664 200 "clk" "" } { 776 640 688 792 "clk" "" } { 392 592 672 408 "clk" "" } { 584 592 672 600 "clk" "" } { -24 1720 1752 -8 "clk" "" } { 280 1088 1184 296 "clk" "" } { 496 1096 1192 512 "clk" "" } { 32 1096 1176 48 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.908 ns) + CELL(0.666 ns) 2.793 ns Program_Counter:inst2\|PC_value\[0\] 3 REG LCFF_X22_Y14_N27 20 " "Info: 3: + IC(0.908 ns) + CELL(0.666 ns) = 2.793 ns; Loc. = LCFF_X22_Y14_N27; Fanout = 20; REG Node = 'Program_Counter:inst2\|PC_value\[0\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.574 ns" { clk~clkctrl Program_Counter:inst2|PC_value[0] } "NODE_NAME" } } { "Program_Counter.vhd" "" { Text "D:/altera/quartus/CPU/CPU/Program_Counter.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.746 ns ( 62.51 % ) " "Info: Total cell delay = 1.746 ns ( 62.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.047 ns ( 37.49 % ) " "Info: Total interconnect delay = 1.047 ns ( 37.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.793 ns" { clk clk~clkctrl Program_Counter:inst2|PC_value[0] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "2.793 ns" { clk {} clk~combout {} clk~clkctrl {} Program_Counter:inst2|PC_value[0] {} } { 0.000ns 0.000ns 0.139ns 0.908ns } { 0.000ns 1.080ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "4.764 ns" { clk_ena Program_Counter:inst2|PC_value[7]~96 Program_Counter:inst2|PC_value[0] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "4.764 ns" { clk_ena {} clk_ena~combout {} Program_Counter:inst2|PC_value[7]~96 {} Program_Counter:inst2|PC_value[0] {} } { 0.000ns 0.000ns 1.560ns 0.622ns } { 0.000ns 1.080ns 0.647ns 0.855ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.793 ns" { clk clk~clkctrl Program_Counter:inst2|PC_value[0] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "2.793 ns" { clk {} clk~combout {} clk~clkctrl {} Program_Counter:inst2|PC_value[0] {} } { 0.000ns 0.000ns 0.139ns 0.908ns } { 0.000ns 1.080ns 0.000ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk instr_rom\[4\] CPU_Controller:inst\|CPU_state\[1\] 11.986 ns register " "Info: tco from clock \"clk\" to destination pin \"instr_rom\[4\]\" through register \"CPU_Controller:inst\|CPU_state\[1\]\" is 11.986 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.794 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 2.794 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.080 ns) 1.080 ns clk 1 CLK PIN_H2 1 " "Info: 1: + IC(0.000 ns) + CELL(1.080 ns) = 1.080 ns; Loc. = PIN_H2; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "CPU.bdf" "" { Schematic "D:/altera/quartus/CPU/CPU/CPU.bdf" { { -16 1552 1720 0 "clk" "" } { 8 56 120 24 "clk" "" } { 264 80 128 280 "clk" "" } { 472 40 136 488 "clk" "" } { 792 56 152 808 "clk" "" } { 608 64 120 624 "clk" "" } { 8 616 664 24 "clk" "" } { 184 616 664 200 "clk" "" } { 776 640 688 792 "clk" "" } { 392 592 672 408 "clk" "" } { 584 592 672 600 "clk" "" } { -24 1720 1752 -8 "clk" "" } { 280 1088 1184 296 "clk" "" } { 496 1096 1192 512 "clk" "" } { 32 1096 1176 48 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.139 ns) + CELL(0.000 ns) 1.219 ns clk~clkctrl 2 COMB CLKCTRL_G2 11 " "Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.219 ns; Loc. = CLKCTRL_G2; Fanout = 11; COMB Node = 'clk~clkctrl'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.139 ns" { clk clk~clkctrl } "NODE_NAME" } } { "CPU.bdf" "" { Schematic "D:/altera/quartus/CPU/CPU/CPU.bdf" { { -16 1552 1720 0 "clk" "" } { 8 56 120 24 "clk" "" } { 264 80 128 280 "clk" "" } { 472 40 136 488 "clk" "" } { 792 56 152 808 "clk" "" } { 608 64 120 624 "clk" "" } { 8 616 664 24 "clk" "" } { 184 616 664 200 "clk" "" } { 776 640 688 792 "clk" "" } { 392 592 672 408 "clk" "" } { 584 592 672 600 "clk" "" } { -24 1720 1752 -8 "clk" "" } { 280 1088 1184 296 "clk" "" } { 496 1096 1192 512 "clk" "" } { 32 1096 1176 48 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.909 ns) + CELL(0.666 ns) 2.794 ns CPU_Controller:inst\|CPU_state\[1\] 3 REG LCFF_X23_Y14_N5 9 " "Info: 3: + IC(0.909 ns) + CELL(0.666 ns) = 2.794 ns; Loc. = LCFF_X23_Y14_N5; Fanout = 9; REG Node = 'CPU_Controller:inst\|CPU_state\[1\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.575 ns" { clk~clkctrl CPU_Controller:inst|CPU_state[1] } "NODE_NAME" } } { "CPU_Controller.vhd" "" { Text "D:/altera/quartus/CPU/CPU/CPU_Controller.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.746 ns ( 62.49 % ) " "Info: Total cell delay = 1.746 ns ( 62.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.048 ns ( 37.51 % ) " "Info: Total interconnect delay = 1.048 ns ( 37.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.794 ns" { clk clk~clkctrl CPU_Controller:inst|CPU_state[1] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "2.794 ns" { clk {} clk~combout {} clk~clkctrl {} CPU_Controller:inst|CPU_state[1] {} } { 0.000ns 0.000ns 0.139ns 0.909ns } { 0.000ns 1.080ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "CPU_Controller.vhd" "" { Text "D:/altera/quartus/CPU/CPU/CPU_Controller.vhd" 26 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.888 ns + Longest register pin " "Info: + Longest register to pin delay is 8.888 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns CPU_Controller:inst\|CPU_state\[1\] 1 REG LCFF_X23_Y14_N5 9 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X23_Y14_N5; Fanout = 9; REG Node = 'CPU_Controller:inst\|CPU_state\[1\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU_Controller:inst|CPU_state[1] } "NODE_NAME" } } { "CPU_Controller.vhd" "" { Text "D:/altera/quartus/CPU/CPU/CPU_Controller.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.839 ns) + CELL(0.535 ns) 1.374 ns CPU_Controller:inst\|Mux83~270 2 COMB LCCOMB_X23_Y14_N22 2 " "Info: 2: + IC(0.839 ns) + CELL(0.535 ns) = 1.374 ns; Loc. = LCCOMB_X23_Y14_N22; Fanout = 2; COMB Node = 'CPU_Controller:inst\|Mux83~270'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.374 ns" { CPU_Controller:inst|CPU_state[1] CPU_Controller:inst|Mux83~270 } "NODE_NAME" } } { "CPU_Controller.vhd" "" { Text "D:/altera/quartus/CPU/CPU/CPU_Controller.vhd" 110 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.405 ns) + CELL(0.206 ns) 1.985 ns Instruction_ROM:inst3\|instr_out\[7\]~672 3 COMB LCCOMB_X23_Y14_N6 11 " "Info: 3: + IC(0.405 ns) + CELL(0.206 ns) = 1.985 ns; Loc. = LCCOMB_X23_Y14_N6; Fanout = 11; COMB Node = 'Instruction_ROM:inst3\|instr_out\[7\]~672'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.611 ns" { CPU_Controller:inst|Mux83~270 Instruction_ROM:inst3|instr_out[7]~672 } "NODE_NAME" } } { "Instruction_ROM.vhd" "" { Text "D:/altera/quartus/CPU/CPU/Instruction_ROM.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.798 ns) + CELL(0.624 ns) 4.407 ns Instruction_ROM:inst3\|instr_out\[4\]~682 4 COMB LCCOMB_X33_Y14_N10 1 " "Info: 4: + IC(1.798 ns) + CELL(0.624 ns) = 4.407 ns; Loc. = LCCOMB_X33_Y14_N10; Fanout = 1; COMB Node = 'Instruction_ROM:inst3\|instr_out\[4\]~682'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.422 ns" { Instruction_ROM:inst3|instr_out[7]~672 Instruction_ROM:inst3|instr_out[4]~682 } "NODE_NAME" } } { "Instruction_ROM.vhd" "" { Text "D:/altera/quartus/CPU/CPU/Instruction_ROM.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.265 ns) + CELL(3.216 ns) 8.888 ns instr_rom\[4\] 5 PIN PIN_A14 0 " "Info: 5: + IC(1.265 ns) + CELL(3.216 ns) = 8.888 ns; Loc. = PIN_A14; Fanout = 0; PIN Node = 'instr_rom\[4\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "4.481 ns" { Instruction_ROM:inst3|instr_out[4]~682 instr_rom[4] } "NODE_NAME" } } { "CPU.bdf" "" { Schematic "D:/altera/quartus/CPU/CPU/CPU.bdf" { { 440 1616 1792 456 "instr_rom\[15..0\]" "" } { 648 592 677 664 "instr_rom\[15..0\]" "" } { 392 848 933 408 "instr_rom\[15..0\]" "" } { 440 1464 1616 452 "instr_rom\[15..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.581 ns ( 51.54 % ) " "Info: Total cell delay = 4.581 ns ( 51.54 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.307 ns ( 48.46 % ) " "Info: Total interconnect delay = 4.307 ns ( 48.46 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "8.888 ns" { CPU_Controller:inst|CPU_state[1] CPU_Controller:inst|Mux83~270 Instruction_ROM:inst3|instr_out[7]~672 Instruction_ROM:inst3|instr_out[4]~682 instr_rom[4] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "8.888 ns" { CPU_Controller:inst|CPU_state[1] {} CPU_Controller:inst|Mux83~270 {} Instruction_ROM:inst3|instr_out[7]~672 {} Instruction_ROM:inst3|instr_out[4]~682 {} instr_rom[4] {} } { 0.000ns 0.839ns 0.405ns 1.798ns 1.265ns } { 0.000ns 0.535ns 0.206ns 0.624ns 3.216ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.794 ns" { clk clk~clkctrl CPU_Controller:inst|CPU_state[1] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "2.794 ns" { clk {} clk~combout {} clk~clkctrl {} CPU_Controller:inst|CPU_state[1] {} } { 0.000ns 0.000ns 0.139ns 0.909ns } { 0.000ns 1.080ns 0.000ns 0.666ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "8.888 ns" { CPU_Controller:inst|CPU_state[1] CPU_Controller:inst|Mux83~270 Instruction_ROM:inst3|instr_out[7]~672 Instruction_ROM:inst3|instr_out[4]~682 instr_rom[4] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "8.888 ns" { CPU_Controller:inst|CPU_state[1] {} CPU_Controller:inst|Mux83~270 {} Instruction_ROM:inst3|instr_out[7]~672 {} Instruction_ROM:inst3|instr_out[4]~682 {} instr_rom[4] {} } { 0.000ns 0.839ns 0.405ns 1.798ns 1.265ns } { 0.000ns 0.535ns 0.206ns 0.624ns 3.216ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "master_res instr_rom\[4\] 10.389 ns Longest " "Info: Longest tpd from source pin \"master_res\" to destination pin \"instr_rom\[4\]\" is 10.389 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.080 ns) 1.080 ns master_res 1 PIN PIN_J16 10 " "Info: 1: + IC(0.000 ns) + CELL(1.080 ns) = 1.080 ns; Loc. = PIN_J16; Fanout = 10; PIN Node = 'master_res'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { master_res } "NODE_NAME" } } { "CPU.bdf" "" { Schematic "D:/altera/quartus/CPU/CPU/CPU.bdf" { { 80 1552 1720 96 "master_res" "" } { 56 56 120 72 "master_res" "" } { 72 1720 1783 88 "master_res" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.593 ns) + CELL(0.202 ns) 2.875 ns CPU_Controller:inst\|Mux83~270 2 COMB LCCOMB_X23_Y14_N22 2 " "Info: 2: + IC(1.593 ns) + CELL(0.202 ns) = 2.875 ns; Loc. = LCCOMB_X23_Y14_N22; Fanout = 2; COMB Node = 'CPU_Controller:inst\|Mux83~270'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.795 ns" { master_res CPU_Controller:inst|Mux83~270 } "NODE_NAME" } } { "CPU_Controller.vhd" "" { Text "D:/altera/quartus/CPU/CPU/CPU_Controller.vhd" 110 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.405 ns) + CELL(0.206 ns) 3.486 ns Instruction_ROM:inst3\|instr_out\[7\]~672 3 COMB LCCOMB_X23_Y14_N6 11 " "Info: 3: + IC(0.405 ns) + CELL(0.206 ns) = 3.486 ns; Loc. = LCCOMB_X23_Y14_N6; Fanout = 11; COMB Node = 'Instruction_ROM:inst3\|instr_out\[7\]~672'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.611 ns" { CPU_Controller:inst|Mux83~270 Instruction_ROM:inst3|instr_out[7]~672 } "NODE_NAME" } } { "Instruction_ROM.vhd" "" { Text "D:/altera/quartus/CPU/CPU/Instruction_ROM.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.798 ns) + CELL(0.624 ns) 5.908 ns Instruction_ROM:inst3\|instr_out\[4\]~682 4 COMB LCCOMB_X33_Y14_N10 1 " "Info: 4: + IC(1.798 ns) + CELL(0.624 ns) = 5.908 ns; Loc. = LCCOMB_X33_Y14_N10; Fanout = 1; COMB Node = 'Instruction_ROM:inst3\|instr_out\[4\]~682'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.422 ns" { Instruction_ROM:inst3|instr_out[7]~672 Instruction_ROM:inst3|instr_out[4]~682 } "NODE_NAME" } } { "Instruction_ROM.vhd" "" { Text "D:/altera/quartus/CPU/CPU/Instruction_ROM.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.265 ns) + CELL(3.216 ns) 10.389 ns instr_rom\[4\] 5 PIN PIN_A14 0 " "Info: 5: + IC(1.265 ns) + CELL(3.216 ns) = 10.389 ns; Loc. = PIN_A14; Fanout = 0; PIN Node = 'instr_rom\[4\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "4.481 ns" { Instruction_ROM:inst3|instr_out[4]~682 instr_rom[4] } "NODE_NAME" } } { "CPU.bdf" "" { Schematic "D:/altera/quartus/CPU/CPU/CPU.bdf" { { 440 1616 1792 456 "instr_rom\[15..0\]" "" } { 648 592 677 664 "instr_rom\[15..0\]" "" } { 392 848 933 408 "instr_rom\[15..0\]" "" } { 440 1464 1616 452 "instr_rom\[15..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.328 ns ( 51.29 % ) " "Info: Total cell delay = 5.328 ns ( 51.29 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.061 ns ( 48.71 % ) " "Info: Total interconnect delay = 5.061 ns ( 48.71 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "10.389 ns" { master_res CPU_Controller:inst|Mux83~270 Instruction_ROM:inst3|instr_out[7]~672 Instruction_ROM:inst3|instr_out[4]~682 instr_rom[4] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "10.389 ns" { master_res {} master_res~combout {} CPU_Controller:inst|Mux83~270 {} Instruction_ROM:inst3|instr_out[7]~672 {} Instruction_ROM:inst3|instr_out[4]~682 {} instr_rom[4] {} } { 0.000ns 0.000ns 1.593ns 0.405ns 1.798ns 1.265ns } { 0.000ns 1.080ns 0.202ns 0.206ns 0.624ns 3.216ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 0}
{ "Info" "ITDB_TH_RESULT" "CPU_Controller:inst\|CPU_state\[1\] master_res clk 0.106 ns register " "Info: th for register \"CPU_Controller:inst\|CPU_state\[1\]\" (data pin = \"master_res\", clock pin = \"clk\") is 0.106 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.794 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 2.794 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.080 ns) 1.080 ns clk 1 CLK PIN_H2 1 " "Info: 1: + IC(0.000 ns) + CELL(1.080 ns) = 1.080 ns; Loc. = PIN_H2; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "CPU.bdf" "" { Schematic "D:/altera/quartus/CPU/CPU/CPU.bdf" { { -16 1552 1720 0 "clk" "" } { 8 56 120 24 "clk" "" } { 264 80 128 280 "clk" "" } { 472 40 136 488 "clk" "" } { 792 56 152 808 "clk" "" } { 608 64 120 624 "clk" "" } { 8 616 664 24 "clk" "" } { 184 616 664 200 "clk" "" } { 776 640 688 792 "clk" "" } { 392 592 672 408 "clk" "" } { 584 592 672 600 "clk" "" } { -24 1720 1752 -8 "clk" "" } { 280 1088 1184 296 "clk" "" } { 496 1096 1192 512 "clk" "" } { 32 1096 1176 48 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.139 ns) + CELL(0.000 ns) 1.219 ns clk~clkctrl 2 COMB CLKCTRL_G2 11 " "Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.219 ns; Loc. = CLKCTRL_G2; Fanout = 11; COMB Node = 'clk~clkctrl'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.139 ns" { clk clk~clkctrl } "NODE_NAME" } } { "CPU.bdf" "" { Schematic "D:/altera/quartus/CPU/CPU/CPU.bdf" { { -16 1552 1720 0 "clk" "" } { 8 56 120 24 "clk" "" } { 264 80 128 280 "clk" "" } { 472 40 136 488 "clk" "" } { 792 56 152 808 "clk" "" } { 608 64 120 624 "clk" "" } { 8 616 664 24 "clk" "" } { 184 616 664 200 "clk" "" } { 776 640 688 792 "clk" "" } { 392 592 672 408 "clk" "" } { 584 592 672 600 "clk" "" } { -24 1720 1752 -8 "clk" "" } { 280 1088 1184 296 "clk" "" } { 496 1096 1192 512 "clk" "" } { 32 1096 1176 48 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.909 ns) + CELL(0.666 ns) 2.794 ns CPU_Controller:inst\|CPU_state\[1\] 3 REG LCFF_X23_Y14_N5 9 " "Info: 3: + IC(0.909 ns) + CELL(0.666 ns) = 2.794 ns; Loc. = LCFF_X23_Y14_N5; Fanout = 9; REG Node = 'CPU_Controller:inst\|CPU_state\[1\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.575 ns" { clk~clkctrl CPU_Controller:inst|CPU_state[1] } "NODE_NAME" } } { "CPU_Controller.vhd" "" { Text "D:/altera/quartus/CPU/CPU/CPU_Controller.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.746 ns ( 62.49 % ) " "Info: Total cell delay = 1.746 ns ( 62.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.048 ns ( 37.51 % ) " "Info: Total interconnect delay = 1.048 ns ( 37.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.794 ns" { clk clk~clkctrl CPU_Controller:inst|CPU_state[1] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "2.794 ns" { clk {} clk~combout {} clk~clkctrl {} CPU_Controller:inst|CPU_state[1] {} } { 0.000ns 0.000ns 0.139ns 0.909ns } { 0.000ns 1.080ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "CPU_Controller.vhd" "" { Text "D:/altera/quartus/CPU/CPU/CPU_Controller.vhd" 26 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.994 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.994 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.080 ns) 1.080 ns master_res 1 PIN PIN_J16 10 " "Info: 1: + IC(0.000 ns) + CELL(1.080 ns) = 1.080 ns; Loc. = PIN_J16; Fanout = 10; PIN Node = 'master_res'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { master_res } "NODE_NAME" } } { "CPU.bdf" "" { Schematic "D:/altera/quartus/CPU/CPU/CPU.bdf" { { 80 1552 1720 96 "master_res" "" } { 56 56 120 72 "master_res" "" } { 72 1720 1783 88 "master_res" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.604 ns) + CELL(0.202 ns) 2.886 ns CPU_Controller:inst\|Mux81~313 2 COMB LCCOMB_X23_Y14_N4 1 " "Info: 2: + IC(1.604 ns) + CELL(0.202 ns) = 2.886 ns; Loc. = LCCOMB_X23_Y14_N4; Fanout = 1; COMB Node = 'CPU_Controller:inst\|Mux81~313'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.806 ns" { master_res CPU_Controller:inst|Mux81~313 } "NODE_NAME" } } { "CPU_Controller.vhd" "" { Text "D:/altera/quartus/CPU/CPU/CPU_Controller.vhd" 110 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 2.994 ns CPU_Controller:inst\|CPU_state\[1\] 3 REG LCFF_X23_Y14_N5 9 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 2.994 ns; Loc. = LCFF_X23_Y14_N5; Fanout = 9; REG Node = 'CPU_Controller:inst\|CPU_state\[1\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { CPU_Controller:inst|Mux81~313 CPU_Controller:inst|CPU_state[1] } "NODE_NAME" } } { "CPU_Controller.vhd" "" { Text "D:/altera/quartus/CPU/CPU/CPU_Controller.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.390 ns ( 46.43 % ) " "Info: Total cell delay = 1.390 ns ( 46.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.604 ns ( 53.57 % ) " "Info: Total interconnect delay = 1.604 ns ( 53.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.994 ns" { master_res CPU_Controller:inst|Mux81~313 CPU_Controller:inst|CPU_state[1] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "2.994 ns" { master_res {} master_res~combout {} CPU_Controller:inst|Mux81~313 {} CPU_Controller:inst|CPU_state[1] {} } { 0.000ns 0.000ns 1.604ns 0.000ns } { 0.000ns 1.080ns 0.202ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.794 ns" { clk clk~clkctrl CPU_Controller:inst|CPU_state[1] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "2.794 ns" { clk {} clk~combout {} clk~clkctrl {} CPU_Controller:inst|CPU_state[1] {} } { 0.000ns 0.000ns 0.139ns 0.909ns } { 0.000ns 1.080ns 0.000ns 0.666ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.994 ns" { master_res CPU_Controller:inst|Mux81~313 CPU_Controller:inst|CPU_state[1] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "2.994 ns" { master_res {} master_res~combout {} CPU_Controller:inst|Mux81~313 {} CPU_Controller:inst|CPU_state[1] {} } { 0.000ns 0.000ns 1.604ns 0.000ns } { 0.000ns 1.080ns 0.202ns 0.108ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "180 " "Info: Peak virtual memory: 180 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Sat Mar 28 15:46:42 2020 " "Info: Processing ended: Sat Mar 28 15:46:42 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
