{
    "0": {
        "slave": "system.Hmon.master"
    },
    "1": {
        "slave": "system.Lmon1.master"
    },
    "2": {
        "slave": "system.Lmon2.master"
    },
    "3": {
        "slave": "system.Lmon3.master"
    },
    "4": {},
    "5": {},
    "6": {},
    "7": {},
    "8": {},
    "9": {},
    "10": {},
    "11": {},
    "12": {},
    "13": {},
    "14": {},
    "15": {},
    "16": {},
    "17": {},
    "18": {},
    "19": {},
    "20": {},
    "21": {},
    "22": {},
    "23": {},
    "24": {},
    "25": {},
    "26": {},
    "27": {},
    "28": {},
    "29": {},
    "30": {},
    "31": {},
    "32": {},
    "33": {},
    "34": {},
    "35": {},
    "36": {},
    "37": {},
    "38": {},
    "39": {},
    "40": {},
    "41": {},
    "42": {},
    "43": {},
    "44": {},
    "45": {},
    "46": {},
    "47": {},
    "root": {
        "type": "Root",
        "children": "system",
        "eventq_index": "0",
        "full_system": "true",
        "sim_quantum": "0",
        "time_sync_enable": "false",
        "time_sync_period": "100000000000",
        "time_sync_spin_threshold": "100000000"
    },
    "system": {
        "type": "LinuxArmSystem",
        "children": "Hmon Lmon0 Lmon1 Lmon2 Lmon3 bridge cf0 cf1 clk_domain cpu0 cpu1 cpu2 cpu3 cpu4 cpu5 cpu6 cpu7 cpu_clk_domain cpu_voltage_domain dvfs_handler intrctrl iobus iocache l2 mem_ctrls0 mem_ctrls1 mem_ctrls2 mem_ctrls3 mem_ctrls4 mem_ctrls5 mem_ctrls6 mem_ctrls7 membus pim_sys0 pim_sys1 pim_sys2 pim_sys3 pim_sys4 pim_sys5 pim_sys6 pim_sys7 pim_vault_ctrls0 pim_vault_ctrls1 pim_vault_ctrls2 pim_vault_ctrls3 pim_vault_ctrls4 pim_vault_ctrls5 pim_vault_ctrls6 pim_vault_ctrls7 realview seriallink0 seriallink1 seriallink2 seriallink3 smccontroller smccontroller_pipeline smcxbar terminal tol2bus vncserver voltage_domain",
        "atags_addr": "134217728",
        "boot_loader": "/home/jiwon/SMC/SMC-WORK//gem5-images/aarch-system-2014-10/binaries/boot_emm.arm",
        "boot_osflags=earlyprintk=pl011,0x1c090000 console=ttyAMA0 lpj=19988480 norandmaps rw loglevel=8 mem=512MB root": "/dev/sda1",
        "boot_release_addr": "65528",
        "cache_line_size": "256",
        "clk_domain": "system.clk_domain",
        "dtb_filename": "/home/jiwon/SMC/SMC-WORK//gem5-images/aarch-system-2014-10//binaries/vexpress.aarch32.ll_20131205.0-gem5.8cpu.dtb",
        "early_kernel_symbols": "false",
        "enable_context_switch_stats_dump": "false",
        "eventq_index": "0",
        "flags_addr": "469827632",
        "gic_cpu_addr": "738205696",
        "have_generic_timer": "false",
        "have_large_asid_64": "false",
        "have_lpae": "false",
        "have_security": "false",
        "have_virtualization": "false",
        "highest_el_is_64": "false",
        "init_param": "0",
        "kernel": "/home/jiwon/SMC/SMC-WORK//gem5-images/aarch-system-2014-10//binaries/vmlinux.aarch32.ll_20131205.0-gem5",
        "kernel_addr_check": "true",
        "load_addr_mask": "268435455",
        "load_offset": "2147483648",
        "machine_type": "VExpress_EMM",
        "mem_mode": "timing",
        "mem_ranges": "2147483648:2684354559",
        "memories": "system.pim_vault_ctrls3 system.mem_ctrls5 system.realview.nvmem system.mem_ctrls3 system.pim_sys6.pim_memory system.mem_ctrls1 system.pim_vault_ctrls0 system.mem_ctrls0 system.pim_vault_ctrls7 system.pim_vault_ctrls4 system.realview.vram system.pim_vault_ctrls6 system.pim_sys4.pim_memory system.pim_sys3.pim_memory system.pim_sys5.pim_memory system.mem_ctrls7 system.pim_sys7.pim_memory system.mem_ctrls2 system.pim_vault_ctrls5 system.pim_sys1.pim_memory system.mem_ctrls4 system.pim_vault_ctrls1 system.pim_vault_ctrls2 system.pim_sys0.pim_memory system.pim_sys2.pim_memory system.mem_ctrls6",
        "multi_proc": "true",
        "num_work_ids": "16",
        "panic_on_oops": "false",
        "panic_on_panic": "false",
        "phys_addr_range_64": "40",
        "readfile": "/home/jiwon/SMC/SMC-WORK//scenarios//41//HOST-multithread_nonstop_pim_skiplist-PIM-clean_skiplist-threads8//m5out/do.rcs",
        "reset_addr_64": "0",
        "work_begin_ckpt_count": "0",
        "work_begin_cpu_id_exit": "-1",
        "work_begin_exit_count": "0",
        "work_cpus_ckpt_count": "0",
        "work_end_ckpt_count": "0",
        "work_end_exit_count": "0",
        "work_item_id": "-1"
    },
    "system.Hmon": {
        "type": "CommMonitor",
        "bandwidth_bins": "20",
        "burst_length_bins": "20",
        "clk_domain": "system.clk_domain",
        "disable_addr_dists": "true",
        "disable_bandwidth_hists": "false",
        "disable_burst_length_hists": "false",
        "disable_itt_dists": "false",
        "disable_latency_hists": "false",
        "disable_outstanding_hists": "false",
        "disable_transaction_hists": "false",
        "dump_addresses": "false",
        "dump_file": "dump.txt",
        "eventq_index": "0",
        "itt_bins": "20",
        "itt_max_bin": "100000",
        "latency_bins": "20",
        "outstanding_bins": "20",
        "read_addr_mask": "18446744073709551615",
        "sample_period": "10000000",
        "system": "system",
        "trace_compress": "true",
        "trace_enable": "false",
        "transaction_bins": "20",
        "write_addr_mask": "18446744073709551615",
        "master": "system.smccontroller_pipeline.slave"
    },
    "system.Lmon0": {
        "type": "CommMonitor",
        "bandwidth_bins": "20",
        "burst_length_bins": "20",
        "clk_domain": "system.clk_domain",
        "disable_addr_dists": "true",
        "disable_bandwidth_hists": "false",
        "disable_burst_length_hists": "false",
        "disable_itt_dists": "false",
        "disable_latency_hists": "false",
        "disable_outstanding_hists": "false",
        "disable_transaction_hists": "false",
        "dump_addresses": "false",
        "dump_file": "dump.txt",
        "eventq_index": "0",
        "itt_bins": "20",
        "itt_max_bin": "100000",
        "latency_bins": "20",
        "outstanding_bins": "20",
        "read_addr_mask": "18446744073709551615",
        "sample_period": "10000000",
        "system": "system",
        "trace_compress": "true",
        "trace_enable": "false",
        "transaction_bins": "20",
        "write_addr_mask": "18446744073709551615",
        "master": "system.seriallink0.slave"
    },
    "system.Lmon1": {
        "type": "CommMonitor",
        "bandwidth_bins": "20",
        "burst_length_bins": "20",
        "clk_domain": "system.clk_domain",
        "disable_addr_dists": "true",
        "disable_bandwidth_hists": "false",
        "disable_burst_length_hists": "false",
        "disable_itt_dists": "false",
        "disable_latency_hists": "false",
        "disable_outstanding_hists": "false",
        "disable_transaction_hists": "false",
        "dump_addresses": "false",
        "dump_file": "dump.txt",
        "eventq_index": "0",
        "itt_bins": "20",
        "itt_max_bin": "100000",
        "latency_bins": "20",
        "outstanding_bins": "20",
        "read_addr_mask": "18446744073709551615",
        "sample_period": "10000000",
        "system": "system",
        "trace_compress": "true",
        "trace_enable": "false",
        "transaction_bins": "20",
        "write_addr_mask": "18446744073709551615",
        "master": "system.seriallink1.slave"
    },
    "system.Lmon2": {
        "type": "CommMonitor",
        "bandwidth_bins": "20",
        "burst_length_bins": "20",
        "clk_domain": "system.clk_domain",
        "disable_addr_dists": "true",
        "disable_bandwidth_hists": "false",
        "disable_burst_length_hists": "false",
        "disable_itt_dists": "false",
        "disable_latency_hists": "false",
        "disable_outstanding_hists": "false",
        "disable_transaction_hists": "false",
        "dump_addresses": "false",
        "dump_file": "dump.txt",
        "eventq_index": "0",
        "itt_bins": "20",
        "itt_max_bin": "100000",
        "latency_bins": "20",
        "outstanding_bins": "20",
        "read_addr_mask": "18446744073709551615",
        "sample_period": "10000000",
        "system": "system",
        "trace_compress": "true",
        "trace_enable": "false",
        "transaction_bins": "20",
        "write_addr_mask": "18446744073709551615",
        "master": "system.seriallink2.slave"
    },
    "system.Lmon3": {
        "type": "CommMonitor",
        "bandwidth_bins": "20",
        "burst_length_bins": "20",
        "clk_domain": "system.clk_domain",
        "disable_addr_dists": "true",
        "disable_bandwidth_hists": "false",
        "disable_burst_length_hists": "false",
        "disable_itt_dists": "false",
        "disable_latency_hists": "false",
        "disable_outstanding_hists": "false",
        "disable_transaction_hists": "false",
        "dump_addresses": "false",
        "dump_file": "dump.txt",
        "eventq_index": "0",
        "itt_bins": "20",
        "itt_max_bin": "100000",
        "latency_bins": "20",
        "outstanding_bins": "20",
        "read_addr_mask": "18446744073709551615",
        "sample_period": "10000000",
        "system": "system",
        "trace_compress": "true",
        "trace_enable": "false",
        "transaction_bins": "20",
        "write_addr_mask": "18446744073709551615",
        "master": "system.seriallink3.slave"
    },
    "system.bridge": {
        "type": "Bridge",
        "clk_domain": "system.clk_domain",
        "delay": "50000",
        "eventq_index": "0",
        "ranges": "788529152:805306367 721420288:725614591 805306368:1073741823 1073741824:1610612735 402653184:469762047 469762048:536870911",
        "req_size": "16",
        "resp_size": "16",
        "serialization_enable": "false",
        "serialization_unit": "0"
    },
    "system.cf0": {
        "type": "IdeDisk",
        "children": "image",
        "delay": "1000000",
        "driveID": "master",
        "eventq_index": "0",
        "image": "system.cf0.image"
    },
    "system.cf0.image": {
        "type": "CowDiskImage",
        "children": "child",
        "child": "system.cf0.image.child",
        "eventq_index": "0",
        "read_only": "false",
        "table_size": "65536"
    },
    "system.cf0.image.child": {
        "type": "RawDiskImage",
        "eventq_index": "0",
        "image_file": "/home/jiwon/SMC/SMC-WORK//gem5-images/aarch-system-2014-10//disks/linux-aarch32-ael.img",
        "read_only": "true"
    },
    "system.cf1": {
        "type": "IdeDisk",
        "children": "image",
        "delay": "1000000",
        "driveID": "master",
        "eventq_index": "0",
        "image": "system.cf1.image"
    },
    "system.cf1.image": {
        "type": "RawDiskImage",
        "eventq_index": "0",
        "image_file": "/home/jiwon/SMC/SMC-WORK//gem5-images/extra.img",
        "read_only": "false"
    },
    "system.clk_domain": {
        "type": "SrcClockDomain",
        "clock": "1000",
        "domain_id": "-1",
        "eventq_index": "0",
        "init_perf_level": "0",
        "voltage_domain": "system.voltage_domain"
    },
    "system.cpu0": {
        "type": "TimingSimpleCPU",
        "children": "dcache dstage2_mmu dtb icache interrupts isa istage2_mmu itb tracer",
        "branchPred": "Null",
        "checker": "Null",
        "clk_domain": "system.cpu_clk_domain",
        "cpu_id": "0",
        "do_checkpoint_insts": "true",
        "do_quiesce": "true",
        "do_statistics_insts": "true",
        "dstage2_mmu": "system.cpu0.dstage2_mmu",
        "dtb": "system.cpu0.dtb",
        "eventq_index": "0",
        "function_trace": "false",
        "function_trace_start": "0",
        "interrupts": "system.cpu0.interrupts",
        "isa": "system.cpu0.isa",
        "istage2_mmu": "system.cpu0.istage2_mmu",
        "itb": "system.cpu0.itb",
        "max_insts_all_threads": "0",
        "max_insts_any_thread": "0",
        "max_loads_all_threads": "0",
        "max_loads_any_thread": "0",
        "numThreads": "1",
        "profile": "0",
        "progress_interval": "0",
        "socket_id": "0",
        "switched_out": "false",
        "system": "system",
        "tracer": "system.cpu0.tracer",
        "dcache_port": "system.cpu0.dcache.cpu_side",
        "icache_port": "system.cpu0.icache.cpu_side"
    },
    "system.cpu0.dcache": {
        "type": "BaseCache",
        "children": "tags",
        "addr_ranges": "0:18446744073709551615",
        "assoc": "2",
        "clk_domain": "system.cpu_clk_domain",
        "eventq_index": "0",
        "forward_snoops": "true",
        "hit_latency": "2",
        "is_top_level": "true",
        "max_miss_count": "0",
        "mshrs": "4",
        "prefetch_on_access": "false",
        "prefetcher": "Null",
        "response_latency": "2",
        "sequential_access": "false",
        "size": "65536",
        "system": "system",
        "tags": "system.cpu0.dcache.tags",
        "tgts_per_mshr": "20",
        "two_queue": "false",
        "write_buffers": "8",
        "cpu_side": "system.cpu0.dcache_port"
    },
    "system.cpu0.dcache.tags": {
        "type": "LRU",
        "assoc": "2",
        "block_size": "256",
        "clk_domain": "system.cpu_clk_domain",
        "eventq_index": "0",
        "hit_latency": "2",
        "sequential_access": "false",
        "size": "65536"
    },
    "system.cpu0.dstage2_mmu": {
        "type": "ArmStage2MMU",
        "children": "stage2_tlb",
        "eventq_index": "0",
        "stage2_tlb": "system.cpu0.dstage2_mmu.stage2_tlb",
        "tlb": "system.cpu0.dtb"
    },
    "system.cpu0.dstage2_mmu.stage2_tlb": {
        "type": "ArmTLB",
        "children": "walker",
        "eventq_index": "0",
        "is_stage2": "true",
        "size": "32",
        "walker": "system.cpu0.dstage2_mmu.stage2_tlb.walker"
    },
    "system.cpu0.dstage2_mmu.stage2_tlb.walker": {
        "type": "ArmTableWalker",
        "clk_domain": "system.cpu_clk_domain",
        "eventq_index": "0",
        "is_stage2": "true",
        "num_squash_per_cycle": "2",
        "sys": "system"
    },
    "system.cpu0.dtb": {
        "type": "ArmTLB",
        "children": "walker",
        "eventq_index": "0",
        "is_stage2": "false",
        "size": "64",
        "walker": "system.cpu0.dtb.walker"
    },
    "system.cpu0.dtb.walker": {
        "type": "ArmTableWalker",
        "clk_domain": "system.cpu_clk_domain",
        "eventq_index": "0",
        "is_stage2": "false",
        "num_squash_per_cycle": "2",
        "sys": "system"
    },
    "system.cpu0.icache": {
        "type": "BaseCache",
        "children": "tags",
        "addr_ranges": "0:18446744073709551615",
        "assoc": "2",
        "clk_domain": "system.cpu_clk_domain",
        "eventq_index": "0",
        "forward_snoops": "true",
        "hit_latency": "2",
        "is_top_level": "true",
        "max_miss_count": "0",
        "mshrs": "4",
        "prefetch_on_access": "false",
        "prefetcher": "Null",
        "response_latency": "2",
        "sequential_access": "false",
        "size": "32768",
        "system": "system",
        "tags": "system.cpu0.icache.tags",
        "tgts_per_mshr": "20",
        "two_queue": "false",
        "write_buffers": "8",
        "cpu_side": "system.cpu0.icache_port"
    },
    "system.cpu0.icache.tags": {
        "type": "LRU",
        "assoc": "2",
        "block_size": "256",
        "clk_domain": "system.cpu_clk_domain",
        "eventq_index": "0",
        "hit_latency": "2",
        "sequential_access": "false",
        "size": "32768"
    },
    "system.cpu0.interrupts": {
        "type": "ArmInterrupts",
        "eventq_index": "0"
    },
    "system.cpu0.isa": {
        "type": "ArmISA",
        "eventq_index": "0",
        "fpsid": "1090793632",
        "id_aa64afr0_el1": "0",
        "id_aa64afr1_el1": "0",
        "id_aa64dfr0_el1": "1052678",
        "id_aa64dfr1_el1": "0",
        "id_aa64isar0_el1": "0",
        "id_aa64isar1_el1": "0",
        "id_aa64mmfr0_el1": "15728642",
        "id_aa64mmfr1_el1": "0",
        "id_aa64pfr0_el1": "17",
        "id_aa64pfr1_el1": "0",
        "id_isar0": "34607377",
        "id_isar1": "34677009",
        "id_isar2": "555950401",
        "id_isar3": "17899825",
        "id_isar4": "268501314",
        "id_isar5": "0",
        "id_mmfr0": "270536963",
        "id_mmfr1": "0",
        "id_mmfr2": "19070976",
        "id_mmfr3": "34611729",
        "id_pfr0": "49",
        "id_pfr1": "4113",
        "midr": "1091551472",
        "pmu": "Null",
        "system": "system"
    },
    "system.cpu0.istage2_mmu": {
        "type": "ArmStage2MMU",
        "children": "stage2_tlb",
        "eventq_index": "0",
        "stage2_tlb": "system.cpu0.istage2_mmu.stage2_tlb",
        "tlb": "system.cpu0.itb"
    },
    "system.cpu0.istage2_mmu.stage2_tlb": {
        "type": "ArmTLB",
        "children": "walker",
        "eventq_index": "0",
        "is_stage2": "true",
        "size": "32",
        "walker": "system.cpu0.istage2_mmu.stage2_tlb.walker"
    },
    "system.cpu0.istage2_mmu.stage2_tlb.walker": {
        "type": "ArmTableWalker",
        "clk_domain": "system.cpu_clk_domain",
        "eventq_index": "0",
        "is_stage2": "true",
        "num_squash_per_cycle": "2",
        "sys": "system"
    },
    "system.cpu0.itb": {
        "type": "ArmTLB",
        "children": "walker",
        "eventq_index": "0",
        "is_stage2": "false",
        "size": "64",
        "walker": "system.cpu0.itb.walker"
    },
    "system.cpu0.itb.walker": {
        "type": "ArmTableWalker",
        "clk_domain": "system.cpu_clk_domain",
        "eventq_index": "0",
        "is_stage2": "false",
        "num_squash_per_cycle": "2",
        "sys": "system"
    },
    "system.cpu0.tracer": {
        "type": "ExeTracer",
        "eventq_index": "0"
    },
    "system.cpu1": {
        "type": "TimingSimpleCPU",
        "children": "dcache dstage2_mmu dtb icache interrupts isa istage2_mmu itb tracer",
        "branchPred": "Null",
        "checker": "Null",
        "clk_domain": "system.cpu_clk_domain",
        "cpu_id": "1",
        "do_checkpoint_insts": "true",
        "do_quiesce": "true",
        "do_statistics_insts": "true",
        "dstage2_mmu": "system.cpu1.dstage2_mmu",
        "dtb": "system.cpu1.dtb",
        "eventq_index": "0",
        "function_trace": "false",
        "function_trace_start": "0",
        "interrupts": "system.cpu1.interrupts",
        "isa": "system.cpu1.isa",
        "istage2_mmu": "system.cpu1.istage2_mmu",
        "itb": "system.cpu1.itb",
        "max_insts_all_threads": "0",
        "max_insts_any_thread": "0",
        "max_loads_all_threads": "0",
        "max_loads_any_thread": "0",
        "numThreads": "1",
        "profile": "0",
        "progress_interval": "0",
        "socket_id": "0",
        "switched_out": "false",
        "system": "system",
        "tracer": "system.cpu1.tracer",
        "dcache_port": "system.cpu1.dcache.cpu_side",
        "icache_port": "system.cpu1.icache.cpu_side"
    },
    "system.cpu1.dcache": {
        "type": "BaseCache",
        "children": "tags",
        "addr_ranges": "0:18446744073709551615",
        "assoc": "2",
        "clk_domain": "system.cpu_clk_domain",
        "eventq_index": "0",
        "forward_snoops": "true",
        "hit_latency": "2",
        "is_top_level": "true",
        "max_miss_count": "0",
        "mshrs": "4",
        "prefetch_on_access": "false",
        "prefetcher": "Null",
        "response_latency": "2",
        "sequential_access": "false",
        "size": "65536",
        "system": "system",
        "tags": "system.cpu1.dcache.tags",
        "tgts_per_mshr": "20",
        "two_queue": "false",
        "write_buffers": "8",
        "cpu_side": "system.cpu1.dcache_port"
    },
    "system.cpu1.dcache.tags": {
        "type": "LRU",
        "assoc": "2",
        "block_size": "256",
        "clk_domain": "system.cpu_clk_domain",
        "eventq_index": "0",
        "hit_latency": "2",
        "sequential_access": "false",
        "size": "65536"
    },
    "system.cpu1.dstage2_mmu": {
        "type": "ArmStage2MMU",
        "children": "stage2_tlb",
        "eventq_index": "0",
        "stage2_tlb": "system.cpu1.dstage2_mmu.stage2_tlb",
        "tlb": "system.cpu1.dtb"
    },
    "system.cpu1.dstage2_mmu.stage2_tlb": {
        "type": "ArmTLB",
        "children": "walker",
        "eventq_index": "0",
        "is_stage2": "true",
        "size": "32",
        "walker": "system.cpu1.dstage2_mmu.stage2_tlb.walker"
    },
    "system.cpu1.dstage2_mmu.stage2_tlb.walker": {
        "type": "ArmTableWalker",
        "clk_domain": "system.cpu_clk_domain",
        "eventq_index": "0",
        "is_stage2": "true",
        "num_squash_per_cycle": "2",
        "sys": "system"
    },
    "system.cpu1.dtb": {
        "type": "ArmTLB",
        "children": "walker",
        "eventq_index": "0",
        "is_stage2": "false",
        "size": "64",
        "walker": "system.cpu1.dtb.walker"
    },
    "system.cpu1.dtb.walker": {
        "type": "ArmTableWalker",
        "clk_domain": "system.cpu_clk_domain",
        "eventq_index": "0",
        "is_stage2": "false",
        "num_squash_per_cycle": "2",
        "sys": "system"
    },
    "system.cpu1.icache": {
        "type": "BaseCache",
        "children": "tags",
        "addr_ranges": "0:18446744073709551615",
        "assoc": "2",
        "clk_domain": "system.cpu_clk_domain",
        "eventq_index": "0",
        "forward_snoops": "true",
        "hit_latency": "2",
        "is_top_level": "true",
        "max_miss_count": "0",
        "mshrs": "4",
        "prefetch_on_access": "false",
        "prefetcher": "Null",
        "response_latency": "2",
        "sequential_access": "false",
        "size": "32768",
        "system": "system",
        "tags": "system.cpu1.icache.tags",
        "tgts_per_mshr": "20",
        "two_queue": "false",
        "write_buffers": "8",
        "cpu_side": "system.cpu1.icache_port"
    },
    "system.cpu1.icache.tags": {
        "type": "LRU",
        "assoc": "2",
        "block_size": "256",
        "clk_domain": "system.cpu_clk_domain",
        "eventq_index": "0",
        "hit_latency": "2",
        "sequential_access": "false",
        "size": "32768"
    },
    "system.cpu1.interrupts": {
        "type": "ArmInterrupts",
        "eventq_index": "0"
    },
    "system.cpu1.isa": {
        "type": "ArmISA",
        "eventq_index": "0",
        "fpsid": "1090793632",
        "id_aa64afr0_el1": "0",
        "id_aa64afr1_el1": "0",
        "id_aa64dfr0_el1": "1052678",
        "id_aa64dfr1_el1": "0",
        "id_aa64isar0_el1": "0",
        "id_aa64isar1_el1": "0",
        "id_aa64mmfr0_el1": "15728642",
        "id_aa64mmfr1_el1": "0",
        "id_aa64pfr0_el1": "17",
        "id_aa64pfr1_el1": "0",
        "id_isar0": "34607377",
        "id_isar1": "34677009",
        "id_isar2": "555950401",
        "id_isar3": "17899825",
        "id_isar4": "268501314",
        "id_isar5": "0",
        "id_mmfr0": "270536963",
        "id_mmfr1": "0",
        "id_mmfr2": "19070976",
        "id_mmfr3": "34611729",
        "id_pfr0": "49",
        "id_pfr1": "4113",
        "midr": "1091551472",
        "pmu": "Null",
        "system": "system"
    },
    "system.cpu1.istage2_mmu": {
        "type": "ArmStage2MMU",
        "children": "stage2_tlb",
        "eventq_index": "0",
        "stage2_tlb": "system.cpu1.istage2_mmu.stage2_tlb",
        "tlb": "system.cpu1.itb"
    },
    "system.cpu1.istage2_mmu.stage2_tlb": {
        "type": "ArmTLB",
        "children": "walker",
        "eventq_index": "0",
        "is_stage2": "true",
        "size": "32",
        "walker": "system.cpu1.istage2_mmu.stage2_tlb.walker"
    },
    "system.cpu1.istage2_mmu.stage2_tlb.walker": {
        "type": "ArmTableWalker",
        "clk_domain": "system.cpu_clk_domain",
        "eventq_index": "0",
        "is_stage2": "true",
        "num_squash_per_cycle": "2",
        "sys": "system"
    },
    "system.cpu1.itb": {
        "type": "ArmTLB",
        "children": "walker",
        "eventq_index": "0",
        "is_stage2": "false",
        "size": "64",
        "walker": "system.cpu1.itb.walker"
    },
    "system.cpu1.itb.walker": {
        "type": "ArmTableWalker",
        "clk_domain": "system.cpu_clk_domain",
        "eventq_index": "0",
        "is_stage2": "false",
        "num_squash_per_cycle": "2",
        "sys": "system"
    },
    "system.cpu1.tracer": {
        "type": "ExeTracer",
        "eventq_index": "0"
    },
    "system.cpu2": {
        "type": "TimingSimpleCPU",
        "children": "dcache dstage2_mmu dtb icache interrupts isa istage2_mmu itb tracer",
        "branchPred": "Null",
        "checker": "Null",
        "clk_domain": "system.cpu_clk_domain",
        "cpu_id": "2",
        "do_checkpoint_insts": "true",
        "do_quiesce": "true",
        "do_statistics_insts": "true",
        "dstage2_mmu": "system.cpu2.dstage2_mmu",
        "dtb": "system.cpu2.dtb",
        "eventq_index": "0",
        "function_trace": "false",
        "function_trace_start": "0",
        "interrupts": "system.cpu2.interrupts",
        "isa": "system.cpu2.isa",
        "istage2_mmu": "system.cpu2.istage2_mmu",
        "itb": "system.cpu2.itb",
        "max_insts_all_threads": "0",
        "max_insts_any_thread": "0",
        "max_loads_all_threads": "0",
        "max_loads_any_thread": "0",
        "numThreads": "1",
        "profile": "0",
        "progress_interval": "0",
        "socket_id": "0",
        "switched_out": "false",
        "system": "system",
        "tracer": "system.cpu2.tracer",
        "dcache_port": "system.cpu2.dcache.cpu_side",
        "icache_port": "system.cpu2.icache.cpu_side"
    },
    "system.cpu2.dcache": {
        "type": "BaseCache",
        "children": "tags",
        "addr_ranges": "0:18446744073709551615",
        "assoc": "2",
        "clk_domain": "system.cpu_clk_domain",
        "eventq_index": "0",
        "forward_snoops": "true",
        "hit_latency": "2",
        "is_top_level": "true",
        "max_miss_count": "0",
        "mshrs": "4",
        "prefetch_on_access": "false",
        "prefetcher": "Null",
        "response_latency": "2",
        "sequential_access": "false",
        "size": "65536",
        "system": "system",
        "tags": "system.cpu2.dcache.tags",
        "tgts_per_mshr": "20",
        "two_queue": "false",
        "write_buffers": "8",
        "cpu_side": "system.cpu2.dcache_port"
    },
    "system.cpu2.dcache.tags": {
        "type": "LRU",
        "assoc": "2",
        "block_size": "256",
        "clk_domain": "system.cpu_clk_domain",
        "eventq_index": "0",
        "hit_latency": "2",
        "sequential_access": "false",
        "size": "65536"
    },
    "system.cpu2.dstage2_mmu": {
        "type": "ArmStage2MMU",
        "children": "stage2_tlb",
        "eventq_index": "0",
        "stage2_tlb": "system.cpu2.dstage2_mmu.stage2_tlb",
        "tlb": "system.cpu2.dtb"
    },
    "system.cpu2.dstage2_mmu.stage2_tlb": {
        "type": "ArmTLB",
        "children": "walker",
        "eventq_index": "0",
        "is_stage2": "true",
        "size": "32",
        "walker": "system.cpu2.dstage2_mmu.stage2_tlb.walker"
    },
    "system.cpu2.dstage2_mmu.stage2_tlb.walker": {
        "type": "ArmTableWalker",
        "clk_domain": "system.cpu_clk_domain",
        "eventq_index": "0",
        "is_stage2": "true",
        "num_squash_per_cycle": "2",
        "sys": "system"
    },
    "system.cpu2.dtb": {
        "type": "ArmTLB",
        "children": "walker",
        "eventq_index": "0",
        "is_stage2": "false",
        "size": "64",
        "walker": "system.cpu2.dtb.walker"
    },
    "system.cpu2.dtb.walker": {
        "type": "ArmTableWalker",
        "clk_domain": "system.cpu_clk_domain",
        "eventq_index": "0",
        "is_stage2": "false",
        "num_squash_per_cycle": "2",
        "sys": "system"
    },
    "system.cpu2.icache": {
        "type": "BaseCache",
        "children": "tags",
        "addr_ranges": "0:18446744073709551615",
        "assoc": "2",
        "clk_domain": "system.cpu_clk_domain",
        "eventq_index": "0",
        "forward_snoops": "true",
        "hit_latency": "2",
        "is_top_level": "true",
        "max_miss_count": "0",
        "mshrs": "4",
        "prefetch_on_access": "false",
        "prefetcher": "Null",
        "response_latency": "2",
        "sequential_access": "false",
        "size": "32768",
        "system": "system",
        "tags": "system.cpu2.icache.tags",
        "tgts_per_mshr": "20",
        "two_queue": "false",
        "write_buffers": "8",
        "cpu_side": "system.cpu2.icache_port"
    },
    "system.cpu2.icache.tags": {
        "type": "LRU",
        "assoc": "2",
        "block_size": "256",
        "clk_domain": "system.cpu_clk_domain",
        "eventq_index": "0",
        "hit_latency": "2",
        "sequential_access": "false",
        "size": "32768"
    },
    "system.cpu2.interrupts": {
        "type": "ArmInterrupts",
        "eventq_index": "0"
    },
    "system.cpu2.isa": {
        "type": "ArmISA",
        "eventq_index": "0",
        "fpsid": "1090793632",
        "id_aa64afr0_el1": "0",
        "id_aa64afr1_el1": "0",
        "id_aa64dfr0_el1": "1052678",
        "id_aa64dfr1_el1": "0",
        "id_aa64isar0_el1": "0",
        "id_aa64isar1_el1": "0",
        "id_aa64mmfr0_el1": "15728642",
        "id_aa64mmfr1_el1": "0",
        "id_aa64pfr0_el1": "17",
        "id_aa64pfr1_el1": "0",
        "id_isar0": "34607377",
        "id_isar1": "34677009",
        "id_isar2": "555950401",
        "id_isar3": "17899825",
        "id_isar4": "268501314",
        "id_isar5": "0",
        "id_mmfr0": "270536963",
        "id_mmfr1": "0",
        "id_mmfr2": "19070976",
        "id_mmfr3": "34611729",
        "id_pfr0": "49",
        "id_pfr1": "4113",
        "midr": "1091551472",
        "pmu": "Null",
        "system": "system"
    },
    "system.cpu2.istage2_mmu": {
        "type": "ArmStage2MMU",
        "children": "stage2_tlb",
        "eventq_index": "0",
        "stage2_tlb": "system.cpu2.istage2_mmu.stage2_tlb",
        "tlb": "system.cpu2.itb"
    },
    "system.cpu2.istage2_mmu.stage2_tlb": {
        "type": "ArmTLB",
        "children": "walker",
        "eventq_index": "0",
        "is_stage2": "true",
        "size": "32",
        "walker": "system.cpu2.istage2_mmu.stage2_tlb.walker"
    },
    "system.cpu2.istage2_mmu.stage2_tlb.walker": {
        "type": "ArmTableWalker",
        "clk_domain": "system.cpu_clk_domain",
        "eventq_index": "0",
        "is_stage2": "true",
        "num_squash_per_cycle": "2",
        "sys": "system"
    },
    "system.cpu2.itb": {
        "type": "ArmTLB",
        "children": "walker",
        "eventq_index": "0",
        "is_stage2": "false",
        "size": "64",
        "walker": "system.cpu2.itb.walker"
    },
    "system.cpu2.itb.walker": {
        "type": "ArmTableWalker",
        "clk_domain": "system.cpu_clk_domain",
        "eventq_index": "0",
        "is_stage2": "false",
        "num_squash_per_cycle": "2",
        "sys": "system"
    },
    "system.cpu2.tracer": {
        "type": "ExeTracer",
        "eventq_index": "0"
    },
    "system.cpu3": {
        "type": "TimingSimpleCPU",
        "children": "dcache dstage2_mmu dtb icache interrupts isa istage2_mmu itb tracer",
        "branchPred": "Null",
        "checker": "Null",
        "clk_domain": "system.cpu_clk_domain",
        "cpu_id": "3",
        "do_checkpoint_insts": "true",
        "do_quiesce": "true",
        "do_statistics_insts": "true",
        "dstage2_mmu": "system.cpu3.dstage2_mmu",
        "dtb": "system.cpu3.dtb",
        "eventq_index": "0",
        "function_trace": "false",
        "function_trace_start": "0",
        "interrupts": "system.cpu3.interrupts",
        "isa": "system.cpu3.isa",
        "istage2_mmu": "system.cpu3.istage2_mmu",
        "itb": "system.cpu3.itb",
        "max_insts_all_threads": "0",
        "max_insts_any_thread": "0",
        "max_loads_all_threads": "0",
        "max_loads_any_thread": "0",
        "numThreads": "1",
        "profile": "0",
        "progress_interval": "0",
        "socket_id": "0",
        "switched_out": "false",
        "system": "system",
        "tracer": "system.cpu3.tracer",
        "dcache_port": "system.cpu3.dcache.cpu_side",
        "icache_port": "system.cpu3.icache.cpu_side"
    },
    "system.cpu3.dcache": {
        "type": "BaseCache",
        "children": "tags",
        "addr_ranges": "0:18446744073709551615",
        "assoc": "2",
        "clk_domain": "system.cpu_clk_domain",
        "eventq_index": "0",
        "forward_snoops": "true",
        "hit_latency": "2",
        "is_top_level": "true",
        "max_miss_count": "0",
        "mshrs": "4",
        "prefetch_on_access": "false",
        "prefetcher": "Null",
        "response_latency": "2",
        "sequential_access": "false",
        "size": "65536",
        "system": "system",
        "tags": "system.cpu3.dcache.tags",
        "tgts_per_mshr": "20",
        "two_queue": "false",
        "write_buffers": "8",
        "cpu_side": "system.cpu3.dcache_port"
    },
    "system.cpu3.dcache.tags": {
        "type": "LRU",
        "assoc": "2",
        "block_size": "256",
        "clk_domain": "system.cpu_clk_domain",
        "eventq_index": "0",
        "hit_latency": "2",
        "sequential_access": "false",
        "size": "65536"
    },
    "system.cpu3.dstage2_mmu": {
        "type": "ArmStage2MMU",
        "children": "stage2_tlb",
        "eventq_index": "0",
        "stage2_tlb": "system.cpu3.dstage2_mmu.stage2_tlb",
        "tlb": "system.cpu3.dtb"
    },
    "system.cpu3.dstage2_mmu.stage2_tlb": {
        "type": "ArmTLB",
        "children": "walker",
        "eventq_index": "0",
        "is_stage2": "true",
        "size": "32",
        "walker": "system.cpu3.dstage2_mmu.stage2_tlb.walker"
    },
    "system.cpu3.dstage2_mmu.stage2_tlb.walker": {
        "type": "ArmTableWalker",
        "clk_domain": "system.cpu_clk_domain",
        "eventq_index": "0",
        "is_stage2": "true",
        "num_squash_per_cycle": "2",
        "sys": "system"
    },
    "system.cpu3.dtb": {
        "type": "ArmTLB",
        "children": "walker",
        "eventq_index": "0",
        "is_stage2": "false",
        "size": "64",
        "walker": "system.cpu3.dtb.walker"
    },
    "system.cpu3.dtb.walker": {
        "type": "ArmTableWalker",
        "clk_domain": "system.cpu_clk_domain",
        "eventq_index": "0",
        "is_stage2": "false",
        "num_squash_per_cycle": "2",
        "sys": "system"
    },
    "system.cpu3.icache": {
        "type": "BaseCache",
        "children": "tags",
        "addr_ranges": "0:18446744073709551615",
        "assoc": "2",
        "clk_domain": "system.cpu_clk_domain",
        "eventq_index": "0",
        "forward_snoops": "true",
        "hit_latency": "2",
        "is_top_level": "true",
        "max_miss_count": "0",
        "mshrs": "4",
        "prefetch_on_access": "false",
        "prefetcher": "Null",
        "response_latency": "2",
        "sequential_access": "false",
        "size": "32768",
        "system": "system",
        "tags": "system.cpu3.icache.tags",
        "tgts_per_mshr": "20",
        "two_queue": "false",
        "write_buffers": "8",
        "cpu_side": "system.cpu3.icache_port"
    },
    "system.cpu3.icache.tags": {
        "type": "LRU",
        "assoc": "2",
        "block_size": "256",
        "clk_domain": "system.cpu_clk_domain",
        "eventq_index": "0",
        "hit_latency": "2",
        "sequential_access": "false",
        "size": "32768"
    },
    "system.cpu3.interrupts": {
        "type": "ArmInterrupts",
        "eventq_index": "0"
    },
    "system.cpu3.isa": {
        "type": "ArmISA",
        "eventq_index": "0",
        "fpsid": "1090793632",
        "id_aa64afr0_el1": "0",
        "id_aa64afr1_el1": "0",
        "id_aa64dfr0_el1": "1052678",
        "id_aa64dfr1_el1": "0",
        "id_aa64isar0_el1": "0",
        "id_aa64isar1_el1": "0",
        "id_aa64mmfr0_el1": "15728642",
        "id_aa64mmfr1_el1": "0",
        "id_aa64pfr0_el1": "17",
        "id_aa64pfr1_el1": "0",
        "id_isar0": "34607377",
        "id_isar1": "34677009",
        "id_isar2": "555950401",
        "id_isar3": "17899825",
        "id_isar4": "268501314",
        "id_isar5": "0",
        "id_mmfr0": "270536963",
        "id_mmfr1": "0",
        "id_mmfr2": "19070976",
        "id_mmfr3": "34611729",
        "id_pfr0": "49",
        "id_pfr1": "4113",
        "midr": "1091551472",
        "pmu": "Null",
        "system": "system"
    },
    "system.cpu3.istage2_mmu": {
        "type": "ArmStage2MMU",
        "children": "stage2_tlb",
        "eventq_index": "0",
        "stage2_tlb": "system.cpu3.istage2_mmu.stage2_tlb",
        "tlb": "system.cpu3.itb"
    },
    "system.cpu3.istage2_mmu.stage2_tlb": {
        "type": "ArmTLB",
        "children": "walker",
        "eventq_index": "0",
        "is_stage2": "true",
        "size": "32",
        "walker": "system.cpu3.istage2_mmu.stage2_tlb.walker"
    },
    "system.cpu3.istage2_mmu.stage2_tlb.walker": {
        "type": "ArmTableWalker",
        "clk_domain": "system.cpu_clk_domain",
        "eventq_index": "0",
        "is_stage2": "true",
        "num_squash_per_cycle": "2",
        "sys": "system"
    },
    "system.cpu3.itb": {
        "type": "ArmTLB",
        "children": "walker",
        "eventq_index": "0",
        "is_stage2": "false",
        "size": "64",
        "walker": "system.cpu3.itb.walker"
    },
    "system.cpu3.itb.walker": {
        "type": "ArmTableWalker",
        "clk_domain": "system.cpu_clk_domain",
        "eventq_index": "0",
        "is_stage2": "false",
        "num_squash_per_cycle": "2",
        "sys": "system"
    },
    "system.cpu3.tracer": {
        "type": "ExeTracer",
        "eventq_index": "0"
    },
    "system.cpu4": {
        "type": "TimingSimpleCPU",
        "children": "dcache dstage2_mmu dtb icache interrupts isa istage2_mmu itb tracer",
        "branchPred": "Null",
        "checker": "Null",
        "clk_domain": "system.cpu_clk_domain",
        "cpu_id": "4",
        "do_checkpoint_insts": "true",
        "do_quiesce": "true",
        "do_statistics_insts": "true",
        "dstage2_mmu": "system.cpu4.dstage2_mmu",
        "dtb": "system.cpu4.dtb",
        "eventq_index": "0",
        "function_trace": "false",
        "function_trace_start": "0",
        "interrupts": "system.cpu4.interrupts",
        "isa": "system.cpu4.isa",
        "istage2_mmu": "system.cpu4.istage2_mmu",
        "itb": "system.cpu4.itb",
        "max_insts_all_threads": "0",
        "max_insts_any_thread": "0",
        "max_loads_all_threads": "0",
        "max_loads_any_thread": "0",
        "numThreads": "1",
        "profile": "0",
        "progress_interval": "0",
        "socket_id": "0",
        "switched_out": "false",
        "system": "system",
        "tracer": "system.cpu4.tracer",
        "dcache_port": "system.cpu4.dcache.cpu_side",
        "icache_port": "system.cpu4.icache.cpu_side"
    },
    "system.cpu4.dcache": {
        "type": "BaseCache",
        "children": "tags",
        "addr_ranges": "0:18446744073709551615",
        "assoc": "2",
        "clk_domain": "system.cpu_clk_domain",
        "eventq_index": "0",
        "forward_snoops": "true",
        "hit_latency": "2",
        "is_top_level": "true",
        "max_miss_count": "0",
        "mshrs": "4",
        "prefetch_on_access": "false",
        "prefetcher": "Null",
        "response_latency": "2",
        "sequential_access": "false",
        "size": "65536",
        "system": "system",
        "tags": "system.cpu4.dcache.tags",
        "tgts_per_mshr": "20",
        "two_queue": "false",
        "write_buffers": "8",
        "cpu_side": "system.cpu4.dcache_port"
    },
    "system.cpu4.dcache.tags": {
        "type": "LRU",
        "assoc": "2",
        "block_size": "256",
        "clk_domain": "system.cpu_clk_domain",
        "eventq_index": "0",
        "hit_latency": "2",
        "sequential_access": "false",
        "size": "65536"
    },
    "system.cpu4.dstage2_mmu": {
        "type": "ArmStage2MMU",
        "children": "stage2_tlb",
        "eventq_index": "0",
        "stage2_tlb": "system.cpu4.dstage2_mmu.stage2_tlb",
        "tlb": "system.cpu4.dtb"
    },
    "system.cpu4.dstage2_mmu.stage2_tlb": {
        "type": "ArmTLB",
        "children": "walker",
        "eventq_index": "0",
        "is_stage2": "true",
        "size": "32",
        "walker": "system.cpu4.dstage2_mmu.stage2_tlb.walker"
    },
    "system.cpu4.dstage2_mmu.stage2_tlb.walker": {
        "type": "ArmTableWalker",
        "clk_domain": "system.cpu_clk_domain",
        "eventq_index": "0",
        "is_stage2": "true",
        "num_squash_per_cycle": "2",
        "sys": "system"
    },
    "system.cpu4.dtb": {
        "type": "ArmTLB",
        "children": "walker",
        "eventq_index": "0",
        "is_stage2": "false",
        "size": "64",
        "walker": "system.cpu4.dtb.walker"
    },
    "system.cpu4.dtb.walker": {
        "type": "ArmTableWalker",
        "clk_domain": "system.cpu_clk_domain",
        "eventq_index": "0",
        "is_stage2": "false",
        "num_squash_per_cycle": "2",
        "sys": "system"
    },
    "system.cpu4.icache": {
        "type": "BaseCache",
        "children": "tags",
        "addr_ranges": "0:18446744073709551615",
        "assoc": "2",
        "clk_domain": "system.cpu_clk_domain",
        "eventq_index": "0",
        "forward_snoops": "true",
        "hit_latency": "2",
        "is_top_level": "true",
        "max_miss_count": "0",
        "mshrs": "4",
        "prefetch_on_access": "false",
        "prefetcher": "Null",
        "response_latency": "2",
        "sequential_access": "false",
        "size": "32768",
        "system": "system",
        "tags": "system.cpu4.icache.tags",
        "tgts_per_mshr": "20",
        "two_queue": "false",
        "write_buffers": "8",
        "cpu_side": "system.cpu4.icache_port"
    },
    "system.cpu4.icache.tags": {
        "type": "LRU",
        "assoc": "2",
        "block_size": "256",
        "clk_domain": "system.cpu_clk_domain",
        "eventq_index": "0",
        "hit_latency": "2",
        "sequential_access": "false",
        "size": "32768"
    },
    "system.cpu4.interrupts": {
        "type": "ArmInterrupts",
        "eventq_index": "0"
    },
    "system.cpu4.isa": {
        "type": "ArmISA",
        "eventq_index": "0",
        "fpsid": "1090793632",
        "id_aa64afr0_el1": "0",
        "id_aa64afr1_el1": "0",
        "id_aa64dfr0_el1": "1052678",
        "id_aa64dfr1_el1": "0",
        "id_aa64isar0_el1": "0",
        "id_aa64isar1_el1": "0",
        "id_aa64mmfr0_el1": "15728642",
        "id_aa64mmfr1_el1": "0",
        "id_aa64pfr0_el1": "17",
        "id_aa64pfr1_el1": "0",
        "id_isar0": "34607377",
        "id_isar1": "34677009",
        "id_isar2": "555950401",
        "id_isar3": "17899825",
        "id_isar4": "268501314",
        "id_isar5": "0",
        "id_mmfr0": "270536963",
        "id_mmfr1": "0",
        "id_mmfr2": "19070976",
        "id_mmfr3": "34611729",
        "id_pfr0": "49",
        "id_pfr1": "4113",
        "midr": "1091551472",
        "pmu": "Null",
        "system": "system"
    },
    "system.cpu4.istage2_mmu": {
        "type": "ArmStage2MMU",
        "children": "stage2_tlb",
        "eventq_index": "0",
        "stage2_tlb": "system.cpu4.istage2_mmu.stage2_tlb",
        "tlb": "system.cpu4.itb"
    },
    "system.cpu4.istage2_mmu.stage2_tlb": {
        "type": "ArmTLB",
        "children": "walker",
        "eventq_index": "0",
        "is_stage2": "true",
        "size": "32",
        "walker": "system.cpu4.istage2_mmu.stage2_tlb.walker"
    },
    "system.cpu4.istage2_mmu.stage2_tlb.walker": {
        "type": "ArmTableWalker",
        "clk_domain": "system.cpu_clk_domain",
        "eventq_index": "0",
        "is_stage2": "true",
        "num_squash_per_cycle": "2",
        "sys": "system"
    },
    "system.cpu4.itb": {
        "type": "ArmTLB",
        "children": "walker",
        "eventq_index": "0",
        "is_stage2": "false",
        "size": "64",
        "walker": "system.cpu4.itb.walker"
    },
    "system.cpu4.itb.walker": {
        "type": "ArmTableWalker",
        "clk_domain": "system.cpu_clk_domain",
        "eventq_index": "0",
        "is_stage2": "false",
        "num_squash_per_cycle": "2",
        "sys": "system"
    },
    "system.cpu4.tracer": {
        "type": "ExeTracer",
        "eventq_index": "0"
    },
    "system.cpu5": {
        "type": "TimingSimpleCPU",
        "children": "dcache dstage2_mmu dtb icache interrupts isa istage2_mmu itb tracer",
        "branchPred": "Null",
        "checker": "Null",
        "clk_domain": "system.cpu_clk_domain",
        "cpu_id": "5",
        "do_checkpoint_insts": "true",
        "do_quiesce": "true",
        "do_statistics_insts": "true",
        "dstage2_mmu": "system.cpu5.dstage2_mmu",
        "dtb": "system.cpu5.dtb",
        "eventq_index": "0",
        "function_trace": "false",
        "function_trace_start": "0",
        "interrupts": "system.cpu5.interrupts",
        "isa": "system.cpu5.isa",
        "istage2_mmu": "system.cpu5.istage2_mmu",
        "itb": "system.cpu5.itb",
        "max_insts_all_threads": "0",
        "max_insts_any_thread": "0",
        "max_loads_all_threads": "0",
        "max_loads_any_thread": "0",
        "numThreads": "1",
        "profile": "0",
        "progress_interval": "0",
        "socket_id": "0",
        "switched_out": "false",
        "system": "system",
        "tracer": "system.cpu5.tracer",
        "dcache_port": "system.cpu5.dcache.cpu_side",
        "icache_port": "system.cpu5.icache.cpu_side"
    },
    "system.cpu5.dcache": {
        "type": "BaseCache",
        "children": "tags",
        "addr_ranges": "0:18446744073709551615",
        "assoc": "2",
        "clk_domain": "system.cpu_clk_domain",
        "eventq_index": "0",
        "forward_snoops": "true",
        "hit_latency": "2",
        "is_top_level": "true",
        "max_miss_count": "0",
        "mshrs": "4",
        "prefetch_on_access": "false",
        "prefetcher": "Null",
        "response_latency": "2",
        "sequential_access": "false",
        "size": "65536",
        "system": "system",
        "tags": "system.cpu5.dcache.tags",
        "tgts_per_mshr": "20",
        "two_queue": "false",
        "write_buffers": "8",
        "cpu_side": "system.cpu5.dcache_port"
    },
    "system.cpu5.dcache.tags": {
        "type": "LRU",
        "assoc": "2",
        "block_size": "256",
        "clk_domain": "system.cpu_clk_domain",
        "eventq_index": "0",
        "hit_latency": "2",
        "sequential_access": "false",
        "size": "65536"
    },
    "system.cpu5.dstage2_mmu": {
        "type": "ArmStage2MMU",
        "children": "stage2_tlb",
        "eventq_index": "0",
        "stage2_tlb": "system.cpu5.dstage2_mmu.stage2_tlb",
        "tlb": "system.cpu5.dtb"
    },
    "system.cpu5.dstage2_mmu.stage2_tlb": {
        "type": "ArmTLB",
        "children": "walker",
        "eventq_index": "0",
        "is_stage2": "true",
        "size": "32",
        "walker": "system.cpu5.dstage2_mmu.stage2_tlb.walker"
    },
    "system.cpu5.dstage2_mmu.stage2_tlb.walker": {
        "type": "ArmTableWalker",
        "clk_domain": "system.cpu_clk_domain",
        "eventq_index": "0",
        "is_stage2": "true",
        "num_squash_per_cycle": "2",
        "sys": "system"
    },
    "system.cpu5.dtb": {
        "type": "ArmTLB",
        "children": "walker",
        "eventq_index": "0",
        "is_stage2": "false",
        "size": "64",
        "walker": "system.cpu5.dtb.walker"
    },
    "system.cpu5.dtb.walker": {
        "type": "ArmTableWalker",
        "clk_domain": "system.cpu_clk_domain",
        "eventq_index": "0",
        "is_stage2": "false",
        "num_squash_per_cycle": "2",
        "sys": "system"
    },
    "system.cpu5.icache": {
        "type": "BaseCache",
        "children": "tags",
        "addr_ranges": "0:18446744073709551615",
        "assoc": "2",
        "clk_domain": "system.cpu_clk_domain",
        "eventq_index": "0",
        "forward_snoops": "true",
        "hit_latency": "2",
        "is_top_level": "true",
        "max_miss_count": "0",
        "mshrs": "4",
        "prefetch_on_access": "false",
        "prefetcher": "Null",
        "response_latency": "2",
        "sequential_access": "false",
        "size": "32768",
        "system": "system",
        "tags": "system.cpu5.icache.tags",
        "tgts_per_mshr": "20",
        "two_queue": "false",
        "write_buffers": "8",
        "cpu_side": "system.cpu5.icache_port"
    },
    "system.cpu5.icache.tags": {
        "type": "LRU",
        "assoc": "2",
        "block_size": "256",
        "clk_domain": "system.cpu_clk_domain",
        "eventq_index": "0",
        "hit_latency": "2",
        "sequential_access": "false",
        "size": "32768"
    },
    "system.cpu5.interrupts": {
        "type": "ArmInterrupts",
        "eventq_index": "0"
    },
    "system.cpu5.isa": {
        "type": "ArmISA",
        "eventq_index": "0",
        "fpsid": "1090793632",
        "id_aa64afr0_el1": "0",
        "id_aa64afr1_el1": "0",
        "id_aa64dfr0_el1": "1052678",
        "id_aa64dfr1_el1": "0",
        "id_aa64isar0_el1": "0",
        "id_aa64isar1_el1": "0",
        "id_aa64mmfr0_el1": "15728642",
        "id_aa64mmfr1_el1": "0",
        "id_aa64pfr0_el1": "17",
        "id_aa64pfr1_el1": "0",
        "id_isar0": "34607377",
        "id_isar1": "34677009",
        "id_isar2": "555950401",
        "id_isar3": "17899825",
        "id_isar4": "268501314",
        "id_isar5": "0",
        "id_mmfr0": "270536963",
        "id_mmfr1": "0",
        "id_mmfr2": "19070976",
        "id_mmfr3": "34611729",
        "id_pfr0": "49",
        "id_pfr1": "4113",
        "midr": "1091551472",
        "pmu": "Null",
        "system": "system"
    },
    "system.cpu5.istage2_mmu": {
        "type": "ArmStage2MMU",
        "children": "stage2_tlb",
        "eventq_index": "0",
        "stage2_tlb": "system.cpu5.istage2_mmu.stage2_tlb",
        "tlb": "system.cpu5.itb"
    },
    "system.cpu5.istage2_mmu.stage2_tlb": {
        "type": "ArmTLB",
        "children": "walker",
        "eventq_index": "0",
        "is_stage2": "true",
        "size": "32",
        "walker": "system.cpu5.istage2_mmu.stage2_tlb.walker"
    },
    "system.cpu5.istage2_mmu.stage2_tlb.walker": {
        "type": "ArmTableWalker",
        "clk_domain": "system.cpu_clk_domain",
        "eventq_index": "0",
        "is_stage2": "true",
        "num_squash_per_cycle": "2",
        "sys": "system"
    },
    "system.cpu5.itb": {
        "type": "ArmTLB",
        "children": "walker",
        "eventq_index": "0",
        "is_stage2": "false",
        "size": "64",
        "walker": "system.cpu5.itb.walker"
    },
    "system.cpu5.itb.walker": {
        "type": "ArmTableWalker",
        "clk_domain": "system.cpu_clk_domain",
        "eventq_index": "0",
        "is_stage2": "false",
        "num_squash_per_cycle": "2",
        "sys": "system"
    },
    "system.cpu5.tracer": {
        "type": "ExeTracer",
        "eventq_index": "0"
    },
    "system.cpu6": {
        "type": "TimingSimpleCPU",
        "children": "dcache dstage2_mmu dtb icache interrupts isa istage2_mmu itb tracer",
        "branchPred": "Null",
        "checker": "Null",
        "clk_domain": "system.cpu_clk_domain",
        "cpu_id": "6",
        "do_checkpoint_insts": "true",
        "do_quiesce": "true",
        "do_statistics_insts": "true",
        "dstage2_mmu": "system.cpu6.dstage2_mmu",
        "dtb": "system.cpu6.dtb",
        "eventq_index": "0",
        "function_trace": "false",
        "function_trace_start": "0",
        "interrupts": "system.cpu6.interrupts",
        "isa": "system.cpu6.isa",
        "istage2_mmu": "system.cpu6.istage2_mmu",
        "itb": "system.cpu6.itb",
        "max_insts_all_threads": "0",
        "max_insts_any_thread": "0",
        "max_loads_all_threads": "0",
        "max_loads_any_thread": "0",
        "numThreads": "1",
        "profile": "0",
        "progress_interval": "0",
        "socket_id": "0",
        "switched_out": "false",
        "system": "system",
        "tracer": "system.cpu6.tracer",
        "dcache_port": "system.cpu6.dcache.cpu_side",
        "icache_port": "system.cpu6.icache.cpu_side"
    },
    "system.cpu6.dcache": {
        "type": "BaseCache",
        "children": "tags",
        "addr_ranges": "0:18446744073709551615",
        "assoc": "2",
        "clk_domain": "system.cpu_clk_domain",
        "eventq_index": "0",
        "forward_snoops": "true",
        "hit_latency": "2",
        "is_top_level": "true",
        "max_miss_count": "0",
        "mshrs": "4",
        "prefetch_on_access": "false",
        "prefetcher": "Null",
        "response_latency": "2",
        "sequential_access": "false",
        "size": "65536",
        "system": "system",
        "tags": "system.cpu6.dcache.tags",
        "tgts_per_mshr": "20",
        "two_queue": "false",
        "write_buffers": "8",
        "cpu_side": "system.cpu6.dcache_port"
    },
    "system.cpu6.dcache.tags": {
        "type": "LRU",
        "assoc": "2",
        "block_size": "256",
        "clk_domain": "system.cpu_clk_domain",
        "eventq_index": "0",
        "hit_latency": "2",
        "sequential_access": "false",
        "size": "65536"
    },
    "system.cpu6.dstage2_mmu": {
        "type": "ArmStage2MMU",
        "children": "stage2_tlb",
        "eventq_index": "0",
        "stage2_tlb": "system.cpu6.dstage2_mmu.stage2_tlb",
        "tlb": "system.cpu6.dtb"
    },
    "system.cpu6.dstage2_mmu.stage2_tlb": {
        "type": "ArmTLB",
        "children": "walker",
        "eventq_index": "0",
        "is_stage2": "true",
        "size": "32",
        "walker": "system.cpu6.dstage2_mmu.stage2_tlb.walker"
    },
    "system.cpu6.dstage2_mmu.stage2_tlb.walker": {
        "type": "ArmTableWalker",
        "clk_domain": "system.cpu_clk_domain",
        "eventq_index": "0",
        "is_stage2": "true",
        "num_squash_per_cycle": "2",
        "sys": "system"
    },
    "system.cpu6.dtb": {
        "type": "ArmTLB",
        "children": "walker",
        "eventq_index": "0",
        "is_stage2": "false",
        "size": "64",
        "walker": "system.cpu6.dtb.walker"
    },
    "system.cpu6.dtb.walker": {
        "type": "ArmTableWalker",
        "clk_domain": "system.cpu_clk_domain",
        "eventq_index": "0",
        "is_stage2": "false",
        "num_squash_per_cycle": "2",
        "sys": "system"
    },
    "system.cpu6.icache": {
        "type": "BaseCache",
        "children": "tags",
        "addr_ranges": "0:18446744073709551615",
        "assoc": "2",
        "clk_domain": "system.cpu_clk_domain",
        "eventq_index": "0",
        "forward_snoops": "true",
        "hit_latency": "2",
        "is_top_level": "true",
        "max_miss_count": "0",
        "mshrs": "4",
        "prefetch_on_access": "false",
        "prefetcher": "Null",
        "response_latency": "2",
        "sequential_access": "false",
        "size": "32768",
        "system": "system",
        "tags": "system.cpu6.icache.tags",
        "tgts_per_mshr": "20",
        "two_queue": "false",
        "write_buffers": "8",
        "cpu_side": "system.cpu6.icache_port"
    },
    "system.cpu6.icache.tags": {
        "type": "LRU",
        "assoc": "2",
        "block_size": "256",
        "clk_domain": "system.cpu_clk_domain",
        "eventq_index": "0",
        "hit_latency": "2",
        "sequential_access": "false",
        "size": "32768"
    },
    "system.cpu6.interrupts": {
        "type": "ArmInterrupts",
        "eventq_index": "0"
    },
    "system.cpu6.isa": {
        "type": "ArmISA",
        "eventq_index": "0",
        "fpsid": "1090793632",
        "id_aa64afr0_el1": "0",
        "id_aa64afr1_el1": "0",
        "id_aa64dfr0_el1": "1052678",
        "id_aa64dfr1_el1": "0",
        "id_aa64isar0_el1": "0",
        "id_aa64isar1_el1": "0",
        "id_aa64mmfr0_el1": "15728642",
        "id_aa64mmfr1_el1": "0",
        "id_aa64pfr0_el1": "17",
        "id_aa64pfr1_el1": "0",
        "id_isar0": "34607377",
        "id_isar1": "34677009",
        "id_isar2": "555950401",
        "id_isar3": "17899825",
        "id_isar4": "268501314",
        "id_isar5": "0",
        "id_mmfr0": "270536963",
        "id_mmfr1": "0",
        "id_mmfr2": "19070976",
        "id_mmfr3": "34611729",
        "id_pfr0": "49",
        "id_pfr1": "4113",
        "midr": "1091551472",
        "pmu": "Null",
        "system": "system"
    },
    "system.cpu6.istage2_mmu": {
        "type": "ArmStage2MMU",
        "children": "stage2_tlb",
        "eventq_index": "0",
        "stage2_tlb": "system.cpu6.istage2_mmu.stage2_tlb",
        "tlb": "system.cpu6.itb"
    },
    "system.cpu6.istage2_mmu.stage2_tlb": {
        "type": "ArmTLB",
        "children": "walker",
        "eventq_index": "0",
        "is_stage2": "true",
        "size": "32",
        "walker": "system.cpu6.istage2_mmu.stage2_tlb.walker"
    },
    "system.cpu6.istage2_mmu.stage2_tlb.walker": {
        "type": "ArmTableWalker",
        "clk_domain": "system.cpu_clk_domain",
        "eventq_index": "0",
        "is_stage2": "true",
        "num_squash_per_cycle": "2",
        "sys": "system"
    },
    "system.cpu6.itb": {
        "type": "ArmTLB",
        "children": "walker",
        "eventq_index": "0",
        "is_stage2": "false",
        "size": "64",
        "walker": "system.cpu6.itb.walker"
    },
    "system.cpu6.itb.walker": {
        "type": "ArmTableWalker",
        "clk_domain": "system.cpu_clk_domain",
        "eventq_index": "0",
        "is_stage2": "false",
        "num_squash_per_cycle": "2",
        "sys": "system"
    },
    "system.cpu6.tracer": {
        "type": "ExeTracer",
        "eventq_index": "0"
    },
    "system.cpu7": {
        "type": "TimingSimpleCPU",
        "children": "dcache dstage2_mmu dtb icache interrupts isa istage2_mmu itb tracer",
        "branchPred": "Null",
        "checker": "Null",
        "clk_domain": "system.cpu_clk_domain",
        "cpu_id": "7",
        "do_checkpoint_insts": "true",
        "do_quiesce": "true",
        "do_statistics_insts": "true",
        "dstage2_mmu": "system.cpu7.dstage2_mmu",
        "dtb": "system.cpu7.dtb",
        "eventq_index": "0",
        "function_trace": "false",
        "function_trace_start": "0",
        "interrupts": "system.cpu7.interrupts",
        "isa": "system.cpu7.isa",
        "istage2_mmu": "system.cpu7.istage2_mmu",
        "itb": "system.cpu7.itb",
        "max_insts_all_threads": "0",
        "max_insts_any_thread": "0",
        "max_loads_all_threads": "0",
        "max_loads_any_thread": "0",
        "numThreads": "1",
        "profile": "0",
        "progress_interval": "0",
        "socket_id": "0",
        "switched_out": "false",
        "system": "system",
        "tracer": "system.cpu7.tracer",
        "dcache_port": "system.cpu7.dcache.cpu_side",
        "icache_port": "system.cpu7.icache.cpu_side"
    },
    "system.cpu7.dcache": {
        "type": "BaseCache",
        "children": "tags",
        "addr_ranges": "0:18446744073709551615",
        "assoc": "2",
        "clk_domain": "system.cpu_clk_domain",
        "eventq_index": "0",
        "forward_snoops": "true",
        "hit_latency": "2",
        "is_top_level": "true",
        "max_miss_count": "0",
        "mshrs": "4",
        "prefetch_on_access": "false",
        "prefetcher": "Null",
        "response_latency": "2",
        "sequential_access": "false",
        "size": "65536",
        "system": "system",
        "tags": "system.cpu7.dcache.tags",
        "tgts_per_mshr": "20",
        "two_queue": "false",
        "write_buffers": "8",
        "cpu_side": "system.cpu7.dcache_port"
    },
    "system.cpu7.dcache.tags": {
        "type": "LRU",
        "assoc": "2",
        "block_size": "256",
        "clk_domain": "system.cpu_clk_domain",
        "eventq_index": "0",
        "hit_latency": "2",
        "sequential_access": "false",
        "size": "65536"
    },
    "system.cpu7.dstage2_mmu": {
        "type": "ArmStage2MMU",
        "children": "stage2_tlb",
        "eventq_index": "0",
        "stage2_tlb": "system.cpu7.dstage2_mmu.stage2_tlb",
        "tlb": "system.cpu7.dtb"
    },
    "system.cpu7.dstage2_mmu.stage2_tlb": {
        "type": "ArmTLB",
        "children": "walker",
        "eventq_index": "0",
        "is_stage2": "true",
        "size": "32",
        "walker": "system.cpu7.dstage2_mmu.stage2_tlb.walker"
    },
    "system.cpu7.dstage2_mmu.stage2_tlb.walker": {
        "type": "ArmTableWalker",
        "clk_domain": "system.cpu_clk_domain",
        "eventq_index": "0",
        "is_stage2": "true",
        "num_squash_per_cycle": "2",
        "sys": "system"
    },
    "system.cpu7.dtb": {
        "type": "ArmTLB",
        "children": "walker",
        "eventq_index": "0",
        "is_stage2": "false",
        "size": "64",
        "walker": "system.cpu7.dtb.walker"
    },
    "system.cpu7.dtb.walker": {
        "type": "ArmTableWalker",
        "clk_domain": "system.cpu_clk_domain",
        "eventq_index": "0",
        "is_stage2": "false",
        "num_squash_per_cycle": "2",
        "sys": "system"
    },
    "system.cpu7.icache": {
        "type": "BaseCache",
        "children": "tags",
        "addr_ranges": "0:18446744073709551615",
        "assoc": "2",
        "clk_domain": "system.cpu_clk_domain",
        "eventq_index": "0",
        "forward_snoops": "true",
        "hit_latency": "2",
        "is_top_level": "true",
        "max_miss_count": "0",
        "mshrs": "4",
        "prefetch_on_access": "false",
        "prefetcher": "Null",
        "response_latency": "2",
        "sequential_access": "false",
        "size": "32768",
        "system": "system",
        "tags": "system.cpu7.icache.tags",
        "tgts_per_mshr": "20",
        "two_queue": "false",
        "write_buffers": "8",
        "cpu_side": "system.cpu7.icache_port"
    },
    "system.cpu7.icache.tags": {
        "type": "LRU",
        "assoc": "2",
        "block_size": "256",
        "clk_domain": "system.cpu_clk_domain",
        "eventq_index": "0",
        "hit_latency": "2",
        "sequential_access": "false",
        "size": "32768"
    },
    "system.cpu7.interrupts": {
        "type": "ArmInterrupts",
        "eventq_index": "0"
    },
    "system.cpu7.isa": {
        "type": "ArmISA",
        "eventq_index": "0",
        "fpsid": "1090793632",
        "id_aa64afr0_el1": "0",
        "id_aa64afr1_el1": "0",
        "id_aa64dfr0_el1": "1052678",
        "id_aa64dfr1_el1": "0",
        "id_aa64isar0_el1": "0",
        "id_aa64isar1_el1": "0",
        "id_aa64mmfr0_el1": "15728642",
        "id_aa64mmfr1_el1": "0",
        "id_aa64pfr0_el1": "17",
        "id_aa64pfr1_el1": "0",
        "id_isar0": "34607377",
        "id_isar1": "34677009",
        "id_isar2": "555950401",
        "id_isar3": "17899825",
        "id_isar4": "268501314",
        "id_isar5": "0",
        "id_mmfr0": "270536963",
        "id_mmfr1": "0",
        "id_mmfr2": "19070976",
        "id_mmfr3": "34611729",
        "id_pfr0": "49",
        "id_pfr1": "4113",
        "midr": "1091551472",
        "pmu": "Null",
        "system": "system"
    },
    "system.cpu7.istage2_mmu": {
        "type": "ArmStage2MMU",
        "children": "stage2_tlb",
        "eventq_index": "0",
        "stage2_tlb": "system.cpu7.istage2_mmu.stage2_tlb",
        "tlb": "system.cpu7.itb"
    },
    "system.cpu7.istage2_mmu.stage2_tlb": {
        "type": "ArmTLB",
        "children": "walker",
        "eventq_index": "0",
        "is_stage2": "true",
        "size": "32",
        "walker": "system.cpu7.istage2_mmu.stage2_tlb.walker"
    },
    "system.cpu7.istage2_mmu.stage2_tlb.walker": {
        "type": "ArmTableWalker",
        "clk_domain": "system.cpu_clk_domain",
        "eventq_index": "0",
        "is_stage2": "true",
        "num_squash_per_cycle": "2",
        "sys": "system"
    },
    "system.cpu7.itb": {
        "type": "ArmTLB",
        "children": "walker",
        "eventq_index": "0",
        "is_stage2": "false",
        "size": "64",
        "walker": "system.cpu7.itb.walker"
    },
    "system.cpu7.itb.walker": {
        "type": "ArmTableWalker",
        "clk_domain": "system.cpu_clk_domain",
        "eventq_index": "0",
        "is_stage2": "false",
        "num_squash_per_cycle": "2",
        "sys": "system"
    },
    "system.cpu7.tracer": {
        "type": "ExeTracer",
        "eventq_index": "0"
    },
    "system.cpu_clk_domain": {
        "type": "SrcClockDomain",
        "clock": "500",
        "domain_id": "-1",
        "eventq_index": "0",
        "init_perf_level": "0",
        "voltage_domain": "system.cpu_voltage_domain"
    },
    "system.cpu_voltage_domain": {
        "type": "VoltageDomain",
        "eventq_index": "0",
        "voltage": "1.000000"
    },
    "system.dvfs_handler": {
        "type": "DVFSHandler",
        "enable": "false",
        "eventq_index": "0",
        "sys_clk_domain": "system.clk_domain",
        "transition_latency": "100000000"
    },
    "system.intrctrl": {
        "type": "IntrControl",
        "eventq_index": "0",
        "sys": "system"
    },
    "system.iobus": {
        "type": "NoncoherentXBar",
        "clk_domain": "system.clk_domain",
        "eventq_index": "0",
        "header_cycles": "1",
        "use_default_range": "true",
        "width": "8",
        "default": "system.realview.pciconfig.pio",
        "master": "system.realview.uart.pio system.realview.realview_io.pio system.realview.timer0.pio system.realview.timer1.pio system.realview.clcd.pio system.realview.hdlcd.pio system.realview.kmi0.pio system.realview.kmi1.pio system.realview.cf_ctrl.pio system.realview.cf_ctrl.config system.realview.rtc.pio system.realview.vram.port system.realview.l2x0_fake.pio system.realview.uart1_fake.pio system.realview.uart2_fake.pio system.realview.uart3_fake.pio system.realview.sp810_fake.pio system.realview.watchdog_fake.pio system.realview.aaci_fake.pio system.realview.lan_fake.pio system.realview.usb_fake.pio system.realview.mmc_fake.pio system.realview.energy_ctrl.pio system.realview.ide.pio system.realview.ide.config system.realview.ethernet.pio system.realview.ethernet.config system.iocache.cpu_side",
        "slave": "system.bridge.master system.realview.clcd.dma system.realview.cf_ctrl.dma system.realview.ide.dma system.realview.ethernet.dma"
    },
    "system.iocache": {
        "type": "BaseCache",
        "children": "tags",
        "addr_ranges": "2147483648:2684354559",
        "assoc": "8",
        "clk_domain": "system.clk_domain",
        "eventq_index": "0",
        "forward_snoops": "false",
        "hit_latency": "50",
        "is_top_level": "true",
        "max_miss_count": "0",
        "mshrs": "20",
        "prefetch_on_access": "false",
        "prefetcher": "Null",
        "response_latency": "50",
        "sequential_access": "false",
        "size": "2048",
        "system": "system",
        "tags": "system.iocache.tags",
        "tgts_per_mshr": "12",
        "two_queue": "false",
        "write_buffers": "8"
    },
    "system.iocache.tags": {
        "type": "LRU",
        "assoc": "8",
        "block_size": "256",
        "clk_domain": "system.clk_domain",
        "eventq_index": "0",
        "hit_latency": "50",
        "sequential_access": "false",
        "size": "2048"
    },
    "system.l2": {
        "type": "BaseCache",
        "children": "tags",
        "addr_ranges": "0:18446744073709551615",
        "assoc": "8",
        "clk_domain": "system.cpu_clk_domain",
        "eventq_index": "0",
        "forward_snoops": "true",
        "hit_latency": "20",
        "is_top_level": "false",
        "max_miss_count": "0",
        "mshrs": "20",
        "prefetch_on_access": "false",
        "prefetcher": "Null",
        "response_latency": "20",
        "sequential_access": "false",
        "size": "2097152",
        "system": "system",
        "tags": "system.l2.tags",
        "tgts_per_mshr": "12",
        "two_queue": "false",
        "write_buffers": "8"
    },
    "system.l2.tags": {
        "type": "LRU",
        "assoc": "8",
        "block_size": "256",
        "clk_domain": "system.cpu_clk_domain",
        "eventq_index": "0",
        "hit_latency": "20",
        "sequential_access": "false",
        "size": "2097152"
    },
    "system.mem_ctrls0": {
        "type": "DRAMCtrl",
        "children": "clk_domain",
        "IDD0": "0.075000",
        "IDD02": "0.000000",
        "IDD2N": "0.050000",
        "IDD2N2": "0.000000",
        "IDD2P0": "0.000000",
        "IDD2P02": "0.000000",
        "IDD2P1": "0.000000",
        "IDD2P12": "0.000000",
        "IDD3N": "0.057000",
        "IDD3N2": "0.000000",
        "IDD3P0": "0.000000",
        "IDD3P02": "0.000000",
        "IDD3P1": "0.000000",
        "IDD3P12": "0.000000",
        "IDD4R": "0.187000",
        "IDD4R2": "0.000000",
        "IDD4W": "0.165000",
        "IDD4W2": "0.000000",
        "IDD5": "0.220000",
        "IDD52": "0.000000",
        "IDD6": "0.000000",
        "IDD62": "0.000000",
        "VDD": "1.200000",
        "VDD2": "0.000000",
        "activation_limit": "0",
        "addr_mapping": "RoCoRaBaCh",
        "bank_groups_per_rank": "0",
        "banks_per_rank": "2",
        "burst_length": "8",
        "channels": "8",
        "clk_domain": "system.mem_ctrls0.clk_domain",
        "conf_table_reported": "true",
        "device_bus_width": "32",
        "device_rowbuffer_size": "256",
        "device_size": "8388608",
        "devices_per_rank": "1",
        "dll": "true",
        "eventq_index": "0",
        "in_addr_map": "true",
        "max_accesses_per_row": "16",
        "mem_sched_policy": "frfcfs",
        "min_writes_per_switch": "16",
        "null": "false",
        "page_policy": "close_adaptive",
        "range": "2147483648:2684354559",
        "ranks_per_channel": "8",
        "read_buffer_size": "64",
        "static_backend_latency": "3200",
        "static_frontend_latency": "3200",
        "tBURST": "3200",
        "tCCD_L": "0",
        "tCK": "800",
        "tCL": "13750",
        "tCS": "2500",
        "tRAS": "27500",
        "tRCD": "13750",
        "tREFI": "3906250",
        "tRFC": "84600",
        "tRP": "13750",
        "tRRD": "2800",
        "tRRD_L": "0",
        "tRTP": "25600",
        "tRTW": "2500",
        "tWR": "15000",
        "tWTR": "7500",
        "tXAW": "30000",
        "tXP": "0",
        "tXPDLL": "0",
        "tXS": "0",
        "tXSDLL": "0",
        "write_buffer_size": "64",
        "write_high_thresh_perc": "85",
        "write_low_thresh_perc": "50"
    },
    "system.mem_ctrls0.clk_domain": {
        "type": "SrcClockDomain",
        "children": "voltage_domain",
        "clock": "800",
        "domain_id": "-1",
        "eventq_index": "0",
        "init_perf_level": "0",
        "voltage_domain": "system.mem_ctrls0.clk_domain.voltage_domain"
    },
    "system.mem_ctrls0.clk_domain.voltage_domain": {
        "type": "VoltageDomain",
        "eventq_index": "0",
        "voltage": "1.000000"
    },
    "system.mem_ctrls1": {
        "type": "DRAMCtrl",
        "children": "clk_domain",
        "IDD0": "0.075000",
        "IDD02": "0.000000",
        "IDD2N": "0.050000",
        "IDD2N2": "0.000000",
        "IDD2P0": "0.000000",
        "IDD2P02": "0.000000",
        "IDD2P1": "0.000000",
        "IDD2P12": "0.000000",
        "IDD3N": "0.057000",
        "IDD3N2": "0.000000",
        "IDD3P0": "0.000000",
        "IDD3P02": "0.000000",
        "IDD3P1": "0.000000",
        "IDD3P12": "0.000000",
        "IDD4R": "0.187000",
        "IDD4R2": "0.000000",
        "IDD4W": "0.165000",
        "IDD4W2": "0.000000",
        "IDD5": "0.220000",
        "IDD52": "0.000000",
        "IDD6": "0.000000",
        "IDD62": "0.000000",
        "VDD": "1.200000",
        "VDD2": "0.000000",
        "activation_limit": "0",
        "addr_mapping": "RoCoRaBaCh",
        "bank_groups_per_rank": "0",
        "banks_per_rank": "2",
        "burst_length": "8",
        "channels": "8",
        "clk_domain": "system.mem_ctrls1.clk_domain",
        "conf_table_reported": "true",
        "device_bus_width": "32",
        "device_rowbuffer_size": "256",
        "device_size": "8388608",
        "devices_per_rank": "1",
        "dll": "true",
        "eventq_index": "0",
        "in_addr_map": "true",
        "max_accesses_per_row": "16",
        "mem_sched_policy": "frfcfs",
        "min_writes_per_switch": "16",
        "null": "false",
        "page_policy": "close_adaptive",
        "range": "2147483648:2684354559",
        "ranks_per_channel": "8",
        "read_buffer_size": "64",
        "static_backend_latency": "3200",
        "static_frontend_latency": "3200",
        "tBURST": "3200",
        "tCCD_L": "0",
        "tCK": "800",
        "tCL": "13750",
        "tCS": "2500",
        "tRAS": "27500",
        "tRCD": "13750",
        "tREFI": "3906250",
        "tRFC": "84600",
        "tRP": "13750",
        "tRRD": "2800",
        "tRRD_L": "0",
        "tRTP": "25600",
        "tRTW": "2500",
        "tWR": "15000",
        "tWTR": "7500",
        "tXAW": "30000",
        "tXP": "0",
        "tXPDLL": "0",
        "tXS": "0",
        "tXSDLL": "0",
        "write_buffer_size": "64",
        "write_high_thresh_perc": "85",
        "write_low_thresh_perc": "50"
    },
    "system.mem_ctrls1.clk_domain": {
        "type": "SrcClockDomain",
        "children": "voltage_domain",
        "clock": "800",
        "domain_id": "-1",
        "eventq_index": "0",
        "init_perf_level": "0",
        "voltage_domain": "system.mem_ctrls1.clk_domain.voltage_domain"
    },
    "system.mem_ctrls1.clk_domain.voltage_domain": {
        "type": "VoltageDomain",
        "eventq_index": "0",
        "voltage": "1.000000"
    },
    "system.mem_ctrls2": {
        "type": "DRAMCtrl",
        "children": "clk_domain",
        "IDD0": "0.075000",
        "IDD02": "0.000000",
        "IDD2N": "0.050000",
        "IDD2N2": "0.000000",
        "IDD2P0": "0.000000",
        "IDD2P02": "0.000000",
        "IDD2P1": "0.000000",
        "IDD2P12": "0.000000",
        "IDD3N": "0.057000",
        "IDD3N2": "0.000000",
        "IDD3P0": "0.000000",
        "IDD3P02": "0.000000",
        "IDD3P1": "0.000000",
        "IDD3P12": "0.000000",
        "IDD4R": "0.187000",
        "IDD4R2": "0.000000",
        "IDD4W": "0.165000",
        "IDD4W2": "0.000000",
        "IDD5": "0.220000",
        "IDD52": "0.000000",
        "IDD6": "0.000000",
        "IDD62": "0.000000",
        "VDD": "1.200000",
        "VDD2": "0.000000",
        "activation_limit": "0",
        "addr_mapping": "RoCoRaBaCh",
        "bank_groups_per_rank": "0",
        "banks_per_rank": "2",
        "burst_length": "8",
        "channels": "8",
        "clk_domain": "system.mem_ctrls2.clk_domain",
        "conf_table_reported": "true",
        "device_bus_width": "32",
        "device_rowbuffer_size": "256",
        "device_size": "8388608",
        "devices_per_rank": "1",
        "dll": "true",
        "eventq_index": "0",
        "in_addr_map": "true",
        "max_accesses_per_row": "16",
        "mem_sched_policy": "frfcfs",
        "min_writes_per_switch": "16",
        "null": "false",
        "page_policy": "close_adaptive",
        "range": "2147483648:2684354559",
        "ranks_per_channel": "8",
        "read_buffer_size": "64",
        "static_backend_latency": "3200",
        "static_frontend_latency": "3200",
        "tBURST": "3200",
        "tCCD_L": "0",
        "tCK": "800",
        "tCL": "13750",
        "tCS": "2500",
        "tRAS": "27500",
        "tRCD": "13750",
        "tREFI": "3906250",
        "tRFC": "84600",
        "tRP": "13750",
        "tRRD": "2800",
        "tRRD_L": "0",
        "tRTP": "25600",
        "tRTW": "2500",
        "tWR": "15000",
        "tWTR": "7500",
        "tXAW": "30000",
        "tXP": "0",
        "tXPDLL": "0",
        "tXS": "0",
        "tXSDLL": "0",
        "write_buffer_size": "64",
        "write_high_thresh_perc": "85",
        "write_low_thresh_perc": "50"
    },
    "system.mem_ctrls2.clk_domain": {
        "type": "SrcClockDomain",
        "children": "voltage_domain",
        "clock": "800",
        "domain_id": "-1",
        "eventq_index": "0",
        "init_perf_level": "0",
        "voltage_domain": "system.mem_ctrls2.clk_domain.voltage_domain"
    },
    "system.mem_ctrls2.clk_domain.voltage_domain": {
        "type": "VoltageDomain",
        "eventq_index": "0",
        "voltage": "1.000000"
    },
    "system.mem_ctrls3": {
        "type": "DRAMCtrl",
        "children": "clk_domain",
        "IDD0": "0.075000",
        "IDD02": "0.000000",
        "IDD2N": "0.050000",
        "IDD2N2": "0.000000",
        "IDD2P0": "0.000000",
        "IDD2P02": "0.000000",
        "IDD2P1": "0.000000",
        "IDD2P12": "0.000000",
        "IDD3N": "0.057000",
        "IDD3N2": "0.000000",
        "IDD3P0": "0.000000",
        "IDD3P02": "0.000000",
        "IDD3P1": "0.000000",
        "IDD3P12": "0.000000",
        "IDD4R": "0.187000",
        "IDD4R2": "0.000000",
        "IDD4W": "0.165000",
        "IDD4W2": "0.000000",
        "IDD5": "0.220000",
        "IDD52": "0.000000",
        "IDD6": "0.000000",
        "IDD62": "0.000000",
        "VDD": "1.200000",
        "VDD2": "0.000000",
        "activation_limit": "0",
        "addr_mapping": "RoCoRaBaCh",
        "bank_groups_per_rank": "0",
        "banks_per_rank": "2",
        "burst_length": "8",
        "channels": "8",
        "clk_domain": "system.mem_ctrls3.clk_domain",
        "conf_table_reported": "true",
        "device_bus_width": "32",
        "device_rowbuffer_size": "256",
        "device_size": "8388608",
        "devices_per_rank": "1",
        "dll": "true",
        "eventq_index": "0",
        "in_addr_map": "true",
        "max_accesses_per_row": "16",
        "mem_sched_policy": "frfcfs",
        "min_writes_per_switch": "16",
        "null": "false",
        "page_policy": "close_adaptive",
        "range": "2147483648:2684354559",
        "ranks_per_channel": "8",
        "read_buffer_size": "64",
        "static_backend_latency": "3200",
        "static_frontend_latency": "3200",
        "tBURST": "3200",
        "tCCD_L": "0",
        "tCK": "800",
        "tCL": "13750",
        "tCS": "2500",
        "tRAS": "27500",
        "tRCD": "13750",
        "tREFI": "3906250",
        "tRFC": "84600",
        "tRP": "13750",
        "tRRD": "2800",
        "tRRD_L": "0",
        "tRTP": "25600",
        "tRTW": "2500",
        "tWR": "15000",
        "tWTR": "7500",
        "tXAW": "30000",
        "tXP": "0",
        "tXPDLL": "0",
        "tXS": "0",
        "tXSDLL": "0",
        "write_buffer_size": "64",
        "write_high_thresh_perc": "85",
        "write_low_thresh_perc": "50"
    },
    "system.mem_ctrls3.clk_domain": {
        "type": "SrcClockDomain",
        "children": "voltage_domain",
        "clock": "800",
        "domain_id": "-1",
        "eventq_index": "0",
        "init_perf_level": "0",
        "voltage_domain": "system.mem_ctrls3.clk_domain.voltage_domain"
    },
    "system.mem_ctrls3.clk_domain.voltage_domain": {
        "type": "VoltageDomain",
        "eventq_index": "0",
        "voltage": "1.000000"
    },
    "system.mem_ctrls4": {
        "type": "DRAMCtrl",
        "children": "clk_domain",
        "IDD0": "0.075000",
        "IDD02": "0.000000",
        "IDD2N": "0.050000",
        "IDD2N2": "0.000000",
        "IDD2P0": "0.000000",
        "IDD2P02": "0.000000",
        "IDD2P1": "0.000000",
        "IDD2P12": "0.000000",
        "IDD3N": "0.057000",
        "IDD3N2": "0.000000",
        "IDD3P0": "0.000000",
        "IDD3P02": "0.000000",
        "IDD3P1": "0.000000",
        "IDD3P12": "0.000000",
        "IDD4R": "0.187000",
        "IDD4R2": "0.000000",
        "IDD4W": "0.165000",
        "IDD4W2": "0.000000",
        "IDD5": "0.220000",
        "IDD52": "0.000000",
        "IDD6": "0.000000",
        "IDD62": "0.000000",
        "VDD": "1.200000",
        "VDD2": "0.000000",
        "activation_limit": "0",
        "addr_mapping": "RoCoRaBaCh",
        "bank_groups_per_rank": "0",
        "banks_per_rank": "2",
        "burst_length": "8",
        "channels": "8",
        "clk_domain": "system.mem_ctrls4.clk_domain",
        "conf_table_reported": "true",
        "device_bus_width": "32",
        "device_rowbuffer_size": "256",
        "device_size": "8388608",
        "devices_per_rank": "1",
        "dll": "true",
        "eventq_index": "0",
        "in_addr_map": "true",
        "max_accesses_per_row": "16",
        "mem_sched_policy": "frfcfs",
        "min_writes_per_switch": "16",
        "null": "false",
        "page_policy": "close_adaptive",
        "range": "2147483648:2684354559",
        "ranks_per_channel": "8",
        "read_buffer_size": "64",
        "static_backend_latency": "3200",
        "static_frontend_latency": "3200",
        "tBURST": "3200",
        "tCCD_L": "0",
        "tCK": "800",
        "tCL": "13750",
        "tCS": "2500",
        "tRAS": "27500",
        "tRCD": "13750",
        "tREFI": "3906250",
        "tRFC": "84600",
        "tRP": "13750",
        "tRRD": "2800",
        "tRRD_L": "0",
        "tRTP": "25600",
        "tRTW": "2500",
        "tWR": "15000",
        "tWTR": "7500",
        "tXAW": "30000",
        "tXP": "0",
        "tXPDLL": "0",
        "tXS": "0",
        "tXSDLL": "0",
        "write_buffer_size": "64",
        "write_high_thresh_perc": "85",
        "write_low_thresh_perc": "50"
    },
    "system.mem_ctrls4.clk_domain": {
        "type": "SrcClockDomain",
        "children": "voltage_domain",
        "clock": "800",
        "domain_id": "-1",
        "eventq_index": "0",
        "init_perf_level": "0",
        "voltage_domain": "system.mem_ctrls4.clk_domain.voltage_domain"
    },
    "system.mem_ctrls4.clk_domain.voltage_domain": {
        "type": "VoltageDomain",
        "eventq_index": "0",
        "voltage": "1.000000"
    },
    "system.mem_ctrls5": {
        "type": "DRAMCtrl",
        "children": "clk_domain",
        "IDD0": "0.075000",
        "IDD02": "0.000000",
        "IDD2N": "0.050000",
        "IDD2N2": "0.000000",
        "IDD2P0": "0.000000",
        "IDD2P02": "0.000000",
        "IDD2P1": "0.000000",
        "IDD2P12": "0.000000",
        "IDD3N": "0.057000",
        "IDD3N2": "0.000000",
        "IDD3P0": "0.000000",
        "IDD3P02": "0.000000",
        "IDD3P1": "0.000000",
        "IDD3P12": "0.000000",
        "IDD4R": "0.187000",
        "IDD4R2": "0.000000",
        "IDD4W": "0.165000",
        "IDD4W2": "0.000000",
        "IDD5": "0.220000",
        "IDD52": "0.000000",
        "IDD6": "0.000000",
        "IDD62": "0.000000",
        "VDD": "1.200000",
        "VDD2": "0.000000",
        "activation_limit": "0",
        "addr_mapping": "RoCoRaBaCh",
        "bank_groups_per_rank": "0",
        "banks_per_rank": "2",
        "burst_length": "8",
        "channels": "8",
        "clk_domain": "system.mem_ctrls5.clk_domain",
        "conf_table_reported": "true",
        "device_bus_width": "32",
        "device_rowbuffer_size": "256",
        "device_size": "8388608",
        "devices_per_rank": "1",
        "dll": "true",
        "eventq_index": "0",
        "in_addr_map": "true",
        "max_accesses_per_row": "16",
        "mem_sched_policy": "frfcfs",
        "min_writes_per_switch": "16",
        "null": "false",
        "page_policy": "close_adaptive",
        "range": "2147483648:2684354559",
        "ranks_per_channel": "8",
        "read_buffer_size": "64",
        "static_backend_latency": "3200",
        "static_frontend_latency": "3200",
        "tBURST": "3200",
        "tCCD_L": "0",
        "tCK": "800",
        "tCL": "13750",
        "tCS": "2500",
        "tRAS": "27500",
        "tRCD": "13750",
        "tREFI": "3906250",
        "tRFC": "84600",
        "tRP": "13750",
        "tRRD": "2800",
        "tRRD_L": "0",
        "tRTP": "25600",
        "tRTW": "2500",
        "tWR": "15000",
        "tWTR": "7500",
        "tXAW": "30000",
        "tXP": "0",
        "tXPDLL": "0",
        "tXS": "0",
        "tXSDLL": "0",
        "write_buffer_size": "64",
        "write_high_thresh_perc": "85",
        "write_low_thresh_perc": "50"
    },
    "system.mem_ctrls5.clk_domain": {
        "type": "SrcClockDomain",
        "children": "voltage_domain",
        "clock": "800",
        "domain_id": "-1",
        "eventq_index": "0",
        "init_perf_level": "0",
        "voltage_domain": "system.mem_ctrls5.clk_domain.voltage_domain"
    },
    "system.mem_ctrls5.clk_domain.voltage_domain": {
        "type": "VoltageDomain",
        "eventq_index": "0",
        "voltage": "1.000000"
    },
    "system.mem_ctrls6": {
        "type": "DRAMCtrl",
        "children": "clk_domain",
        "IDD0": "0.075000",
        "IDD02": "0.000000",
        "IDD2N": "0.050000",
        "IDD2N2": "0.000000",
        "IDD2P0": "0.000000",
        "IDD2P02": "0.000000",
        "IDD2P1": "0.000000",
        "IDD2P12": "0.000000",
        "IDD3N": "0.057000",
        "IDD3N2": "0.000000",
        "IDD3P0": "0.000000",
        "IDD3P02": "0.000000",
        "IDD3P1": "0.000000",
        "IDD3P12": "0.000000",
        "IDD4R": "0.187000",
        "IDD4R2": "0.000000",
        "IDD4W": "0.165000",
        "IDD4W2": "0.000000",
        "IDD5": "0.220000",
        "IDD52": "0.000000",
        "IDD6": "0.000000",
        "IDD62": "0.000000",
        "VDD": "1.200000",
        "VDD2": "0.000000",
        "activation_limit": "0",
        "addr_mapping": "RoCoRaBaCh",
        "bank_groups_per_rank": "0",
        "banks_per_rank": "2",
        "burst_length": "8",
        "channels": "8",
        "clk_domain": "system.mem_ctrls6.clk_domain",
        "conf_table_reported": "true",
        "device_bus_width": "32",
        "device_rowbuffer_size": "256",
        "device_size": "8388608",
        "devices_per_rank": "1",
        "dll": "true",
        "eventq_index": "0",
        "in_addr_map": "true",
        "max_accesses_per_row": "16",
        "mem_sched_policy": "frfcfs",
        "min_writes_per_switch": "16",
        "null": "false",
        "page_policy": "close_adaptive",
        "range": "2147483648:2684354559",
        "ranks_per_channel": "8",
        "read_buffer_size": "64",
        "static_backend_latency": "3200",
        "static_frontend_latency": "3200",
        "tBURST": "3200",
        "tCCD_L": "0",
        "tCK": "800",
        "tCL": "13750",
        "tCS": "2500",
        "tRAS": "27500",
        "tRCD": "13750",
        "tREFI": "3906250",
        "tRFC": "84600",
        "tRP": "13750",
        "tRRD": "2800",
        "tRRD_L": "0",
        "tRTP": "25600",
        "tRTW": "2500",
        "tWR": "15000",
        "tWTR": "7500",
        "tXAW": "30000",
        "tXP": "0",
        "tXPDLL": "0",
        "tXS": "0",
        "tXSDLL": "0",
        "write_buffer_size": "64",
        "write_high_thresh_perc": "85",
        "write_low_thresh_perc": "50"
    },
    "system.mem_ctrls6.clk_domain": {
        "type": "SrcClockDomain",
        "children": "voltage_domain",
        "clock": "800",
        "domain_id": "-1",
        "eventq_index": "0",
        "init_perf_level": "0",
        "voltage_domain": "system.mem_ctrls6.clk_domain.voltage_domain"
    },
    "system.mem_ctrls6.clk_domain.voltage_domain": {
        "type": "VoltageDomain",
        "eventq_index": "0",
        "voltage": "1.000000"
    },
    "system.mem_ctrls7": {
        "type": "DRAMCtrl",
        "children": "clk_domain",
        "IDD0": "0.075000",
        "IDD02": "0.000000",
        "IDD2N": "0.050000",
        "IDD2N2": "0.000000",
        "IDD2P0": "0.000000",
        "IDD2P02": "0.000000",
        "IDD2P1": "0.000000",
        "IDD2P12": "0.000000",
        "IDD3N": "0.057000",
        "IDD3N2": "0.000000",
        "IDD3P0": "0.000000",
        "IDD3P02": "0.000000",
        "IDD3P1": "0.000000",
        "IDD3P12": "0.000000",
        "IDD4R": "0.187000",
        "IDD4R2": "0.000000",
        "IDD4W": "0.165000",
        "IDD4W2": "0.000000",
        "IDD5": "0.220000",
        "IDD52": "0.000000",
        "IDD6": "0.000000",
        "IDD62": "0.000000",
        "VDD": "1.200000",
        "VDD2": "0.000000",
        "activation_limit": "0",
        "addr_mapping": "RoCoRaBaCh",
        "bank_groups_per_rank": "0",
        "banks_per_rank": "2",
        "burst_length": "8",
        "channels": "8",
        "clk_domain": "system.mem_ctrls7.clk_domain",
        "conf_table_reported": "true",
        "device_bus_width": "32",
        "device_rowbuffer_size": "256",
        "device_size": "8388608",
        "devices_per_rank": "1",
        "dll": "true",
        "eventq_index": "0",
        "in_addr_map": "true",
        "max_accesses_per_row": "16",
        "mem_sched_policy": "frfcfs",
        "min_writes_per_switch": "16",
        "null": "false",
        "page_policy": "close_adaptive",
        "range": "2147483648:2684354559",
        "ranks_per_channel": "8",
        "read_buffer_size": "64",
        "static_backend_latency": "3200",
        "static_frontend_latency": "3200",
        "tBURST": "3200",
        "tCCD_L": "0",
        "tCK": "800",
        "tCL": "13750",
        "tCS": "2500",
        "tRAS": "27500",
        "tRCD": "13750",
        "tREFI": "3906250",
        "tRFC": "84600",
        "tRP": "13750",
        "tRRD": "2800",
        "tRRD_L": "0",
        "tRTP": "25600",
        "tRTW": "2500",
        "tWR": "15000",
        "tWTR": "7500",
        "tXAW": "30000",
        "tXP": "0",
        "tXPDLL": "0",
        "tXS": "0",
        "tXSDLL": "0",
        "write_buffer_size": "64",
        "write_high_thresh_perc": "85",
        "write_low_thresh_perc": "50"
    },
    "system.mem_ctrls7.clk_domain": {
        "type": "SrcClockDomain",
        "children": "voltage_domain",
        "clock": "800",
        "domain_id": "-1",
        "eventq_index": "0",
        "init_perf_level": "0",
        "voltage_domain": "system.mem_ctrls7.clk_domain.voltage_domain"
    },
    "system.mem_ctrls7.clk_domain.voltage_domain": {
        "type": "VoltageDomain",
        "eventq_index": "0",
        "voltage": "1.000000"
    },
    "system.membus": {
        "type": "CoherentXBar",
        "children": "badaddr_responder clk_domain",
        "clk_domain": "system.membus.clk_domain",
        "eventq_index": "0",
        "header_cycles": "1",
        "snoop_filter": "Null",
        "system": "system",
        "use_default_range": "false",
        "width": "8",
        "default": "system.membus.badaddr_responder.pio",
        "master": "system.bridge.slave system.realview.nvmem.port system.realview.gic.pio system.realview.local_cpu_timer.pio system.realview.vgic.pio system.Hmon.slave",
        "slave": "system.realview.hdlcd.dma system.system_port system.iocache.mem_side system.l2.mem_side"
    },
    "system.membus.badaddr_responder": {
        "type": "IsaFake",
        "clk_domain": "system.membus.clk_domain",
        "eventq_index": "0",
        "fake_mem": "false",
        "pio_addr": "0",
        "pio_latency": "100000",
        "pio_size": "8",
        "ret_bad_addr": "true",
        "ret_data16": "65535",
        "ret_data32": "4294967295",
        "ret_data64": "18446744073709551615",
        "ret_data8": "255",
        "system": "system",
        "update_data": "false",
        "warn_access": "warn",
        "pio": "system.membus.default"
    },
    "system.membus.clk_domain": {
        "type": "SrcClockDomain",
        "children": "voltage_domain",
        "clock": "500",
        "domain_id": "-1",
        "eventq_index": "0",
        "init_perf_level": "0",
        "voltage_domain": "system.membus.clk_domain.voltage_domain"
    },
    "system.membus.clk_domain.voltage_domain": {
        "type": "VoltageDomain",
        "eventq_index": "0",
        "voltage": "1.000000"
    },
    "system.pim_sys0": {
        "type": "ArmSystem",
        "children": "Smon clk_domain cpu cpu_voltage_domain dma dtlb dvfs_handler intrctrl itlb p2s pim_memory pim_platform pimbus s2p stlb voltage_domain",
        "boot_loader": "/home/jiwon/SMC/SMC-WORK//gem5-images/aarch-system-2014-10/binaries/resident.elf",
        "boot_osflags": "a",
        "cache_line_size": "256",
        "clk_domain": "system.pim_sys0.clk_domain",
        "eventq_index": "0",
        "flags_addr": "1",
        "gic_cpu_addr": "1",
        "have_generic_timer": "false",
        "have_large_asid_64": "false",
        "have_lpae": "false",
        "have_security": "false",
        "have_virtualization": "false",
        "highest_el_is_64": "false",
        "init_param": "0",
        "kernel": "/home/jiwon/SMC/SMC-WORK//gem5-images/aarch-system-2014-10/binaries/resident.elf",
        "kernel_addr_check": "false",
        "load_addr_mask": "4294967295",
        "load_offset": "0",
        "machine_type": "VExpress_EMM",
        "mem_mode": "timing",
        "memories": "system.pim_sys0.pim_memory",
        "multi_proc": "true",
        "num_work_ids": "16",
        "phys_addr_range_64": "40",
        "reset_addr_64": "0",
        "work_begin_ckpt_count": "0",
        "work_begin_cpu_id_exit": "-1",
        "work_begin_exit_count": "0",
        "work_cpus_ckpt_count": "0",
        "work_end_ckpt_count": "0",
        "work_end_exit_count": "0",
        "work_item_id": "-1",
        "system_port": "system.pim_sys0.stlb.slave"
    },
    "system.pim_sys0.Smon": {
        "type": "CommMonitor",
        "bandwidth_bins": "20",
        "burst_length_bins": "20",
        "clk_domain": "system.pim_sys0.clk_domain",
        "disable_addr_dists": "true",
        "disable_bandwidth_hists": "false",
        "disable_burst_length_hists": "false",
        "disable_itt_dists": "false",
        "disable_latency_hists": "false",
        "disable_outstanding_hists": "false",
        "disable_transaction_hists": "false",
        "dump_addresses": "false",
        "dump_file": "dump.txt",
        "eventq_index": "0",
        "itt_bins": "20",
        "itt_max_bin": "100000",
        "latency_bins": "20",
        "outstanding_bins": "20",
        "read_addr_mask": "18446744073709551615",
        "sample_period": "10000000",
        "system": "system.pim_sys0",
        "trace_compress": "true",
        "trace_enable": "false",
        "transaction_bins": "20",
        "write_addr_mask": "18446744073709551615",
        "master": "system.pim_sys0.p2s.slave"
    },
    "system.pim_sys0.clk_domain": {
        "type": "SrcClockDomain",
        "clock": "500",
        "domain_id": "-1",
        "eventq_index": "0",
        "init_perf_level": "0",
        "voltage_domain": "system.pim_sys0.voltage_domain"
    },
    "system.pim_sys0.cpu": {
        "type": "TimingSimpleCPU",
        "children": "dstage2_mmu dtb interrupts isa istage2_mmu itb tracer",
        "branchPred": "Null",
        "checker": "Null",
        "clk_domain": "system.pim_sys0.clk_domain",
        "cpu_id": "0",
        "do_checkpoint_insts": "true",
        "do_quiesce": "true",
        "do_statistics_insts": "true",
        "dstage2_mmu": "system.pim_sys0.cpu.dstage2_mmu",
        "dtb": "system.pim_sys0.cpu.dtb",
        "eventq_index": "0",
        "function_trace": "false",
        "function_trace_start": "0",
        "interrupts": "system.pim_sys0.cpu.interrupts",
        "isa": "system.pim_sys0.cpu.isa",
        "istage2_mmu": "system.pim_sys0.cpu.istage2_mmu",
        "itb": "system.pim_sys0.cpu.itb",
        "max_insts_all_threads": "0",
        "max_insts_any_thread": "0",
        "max_loads_all_threads": "0",
        "max_loads_any_thread": "0",
        "numThreads": "1",
        "profile": "0",
        "progress_interval": "0",
        "socket_id": "0",
        "switched_out": "false",
        "system": "system.pim_sys0",
        "tracer": "system.pim_sys0.cpu.tracer",
        "dcache_port": "system.pim_sys0.dtlb.slave",
        "icache_port": "system.pim_sys0.itlb.slave"
    },
    "system.pim_sys0.cpu.dstage2_mmu": {
        "type": "ArmStage2MMU",
        "children": "stage2_tlb",
        "eventq_index": "0",
        "stage2_tlb": "system.pim_sys0.cpu.dstage2_mmu.stage2_tlb",
        "tlb": "system.pim_sys0.cpu.dtb"
    },
    "system.pim_sys0.cpu.dstage2_mmu.stage2_tlb": {
        "type": "ArmTLB",
        "children": "walker",
        "eventq_index": "0",
        "is_stage2": "true",
        "size": "32",
        "walker": "system.pim_sys0.cpu.dstage2_mmu.stage2_tlb.walker"
    },
    "system.pim_sys0.cpu.dstage2_mmu.stage2_tlb.walker": {
        "type": "ArmTableWalker",
        "clk_domain": "system.pim_sys0.clk_domain",
        "eventq_index": "0",
        "is_stage2": "true",
        "num_squash_per_cycle": "2",
        "sys": "system.pim_sys0"
    },
    "system.pim_sys0.cpu.dtb": {
        "type": "ArmTLB",
        "children": "walker",
        "eventq_index": "0",
        "is_stage2": "false",
        "size": "64",
        "walker": "system.pim_sys0.cpu.dtb.walker"
    },
    "system.pim_sys0.cpu.dtb.walker": {
        "type": "ArmTableWalker",
        "clk_domain": "system.pim_sys0.clk_domain",
        "eventq_index": "0",
        "is_stage2": "false",
        "num_squash_per_cycle": "2",
        "sys": "system.pim_sys0"
    },
    "system.pim_sys0.cpu.interrupts": {
        "type": "ArmInterrupts",
        "eventq_index": "0"
    },
    "system.pim_sys0.cpu.isa": {
        "type": "ArmISA",
        "eventq_index": "0",
        "fpsid": "1090793632",
        "id_aa64afr0_el1": "0",
        "id_aa64afr1_el1": "0",
        "id_aa64dfr0_el1": "1052678",
        "id_aa64dfr1_el1": "0",
        "id_aa64isar0_el1": "0",
        "id_aa64isar1_el1": "0",
        "id_aa64mmfr0_el1": "15728642",
        "id_aa64mmfr1_el1": "0",
        "id_aa64pfr0_el1": "17",
        "id_aa64pfr1_el1": "0",
        "id_isar0": "34607377",
        "id_isar1": "34677009",
        "id_isar2": "555950401",
        "id_isar3": "17899825",
        "id_isar4": "268501314",
        "id_isar5": "0",
        "id_mmfr0": "270536963",
        "id_mmfr1": "0",
        "id_mmfr2": "19070976",
        "id_mmfr3": "34611729",
        "id_pfr0": "49",
        "id_pfr1": "4113",
        "midr": "1091551472",
        "pmu": "Null",
        "system": "system.pim_sys0"
    },
    "system.pim_sys0.cpu.istage2_mmu": {
        "type": "ArmStage2MMU",
        "children": "stage2_tlb",
        "eventq_index": "0",
        "stage2_tlb": "system.pim_sys0.cpu.istage2_mmu.stage2_tlb",
        "tlb": "system.pim_sys0.cpu.itb"
    },
    "system.pim_sys0.cpu.istage2_mmu.stage2_tlb": {
        "type": "ArmTLB",
        "children": "walker",
        "eventq_index": "0",
        "is_stage2": "true",
        "size": "32",
        "walker": "system.pim_sys0.cpu.istage2_mmu.stage2_tlb.walker"
    },
    "system.pim_sys0.cpu.istage2_mmu.stage2_tlb.walker": {
        "type": "ArmTableWalker",
        "clk_domain": "system.pim_sys0.clk_domain",
        "eventq_index": "0",
        "is_stage2": "true",
        "num_squash_per_cycle": "2",
        "sys": "system.pim_sys0"
    },
    "system.pim_sys0.cpu.itb": {
        "type": "ArmTLB",
        "children": "walker",
        "eventq_index": "0",
        "is_stage2": "false",
        "size": "64",
        "walker": "system.pim_sys0.cpu.itb.walker"
    },
    "system.pim_sys0.cpu.itb.walker": {
        "type": "ArmTableWalker",
        "clk_domain": "system.pim_sys0.clk_domain",
        "eventq_index": "0",
        "is_stage2": "false",
        "num_squash_per_cycle": "2",
        "sys": "system.pim_sys0"
    },
    "system.pim_sys0.cpu.tracer": {
        "type": "ExeTracer",
        "eventq_index": "0"
    },
    "system.pim_sys0.cpu_voltage_domain": {
        "type": "VoltageDomain",
        "eventq_index": "0",
        "voltage": "1.000000"
    },
    "system.pim_sys0.dma": {
        "type": "ethz_DMA",
        "PIM_DMA_STATUS_ADDR": "1879085148",
        "clk_domain": "system.pim_sys0.clk_domain",
        "clk_per_ps": "1000",
        "eventq_index": "0",
        "system": "system.pim_sys0"
    },
    "system.pim_sys0.dtlb": {
        "type": "ethz_TLB",
        "DUMP_ADDRESS": "false",
        "HMC_ATOMIC_FADD": "36932",
        "HMC_ATOMIC_IMIN": "36960",
        "HMC_ATOMIC_INCR": "28696",
        "HMC_OPERAND": "28700",
        "IDEAL_REFILL": "true",
        "OS_PAGE_SHIFT": "12",
        "PIM_DTLB_IDEAL_REFILL_REG": "28672",
        "TLB_SIZE": "16",
        "clk_domain": "system.pim_sys0.clk_domain",
        "eventq_index": "0",
        "original_ranges": "0:1048575 2684354560:2751463423",
        "pim_arch": "32",
        "pim_id": "0",
        "remapped_ranges": "1879048192:1880096767 2684354560:2751463423"
    },
    "system.pim_sys0.dvfs_handler": {
        "type": "DVFSHandler",
        "enable": "false",
        "eventq_index": "0",
        "sys_clk_domain": "system.pim_sys0.clk_domain",
        "transition_latency": "100000000"
    },
    "system.pim_sys0.intrctrl": {
        "type": "IntrControl",
        "eventq_index": "0",
        "sys": "system.pim_sys0"
    },
    "system.pim_sys0.itlb": {
        "type": "ethz_TLB",
        "DUMP_ADDRESS": "false",
        "HMC_ATOMIC_FADD": "0",
        "HMC_ATOMIC_IMIN": "0",
        "HMC_ATOMIC_INCR": "0",
        "HMC_OPERAND": "0",
        "IDEAL_REFILL": "false",
        "OS_PAGE_SHIFT": "0",
        "PIM_DTLB_IDEAL_REFILL_REG": "0",
        "TLB_SIZE": "4",
        "clk_domain": "system.pim_sys0.clk_domain",
        "eventq_index": "0",
        "original_ranges": "0:1048575 2684354560:2751463423",
        "pim_arch": "32",
        "pim_id": "0",
        "remapped_ranges": "1879048192:1880096767 2684354560:2751463423"
    },
    "system.pim_sys0.p2s": {
        "type": "Bridge",
        "clk_domain": "system.pim_sys0.clk_domain",
        "delay": "10",
        "eventq_index": "0",
        "ranges": "2684354560:2751463423",
        "req_size": "32",
        "resp_size": "32",
        "serialization_enable": "false",
        "serialization_unit": "0",
        "master": "system.pim_vault_ctrls0.port",
        "slave": "system.pim_sys0.Smon.master"
    },
    "system.pim_sys0.pim_memory": {
        "type": "ethz_PIMMemory",
        "HMC_ATOMIC_INCR_ADDR": "1879076888",
        "PIM_ADDRESS_BASE": "1879048192",
        "PIM_COMMAND_ADDR": "1879085132",
        "PIM_COPROCESSOR_CMD_ADDR": "1879076884",
        "PIM_DEBUG_ADDR": "1879085156",
        "PIM_DMA_CLI_ADDR": "1879085149",
        "PIM_DMA_COMMAND_ADDR": "1879085140",
        "PIM_DMA_MEM_ADDR_ADDR": "1879076876",
        "PIM_DMA_NUMBYTES_ADDR": "1879085128",
        "PIM_DMA_SPM_ADDR_ADDR": "1879076928",
        "PIM_DTLB_IDEAL_REFILL_ADDR": "1879076864",
        "PIM_ERROR_ADDR": "1879076868",
        "PIM_INTR_ADDR": "1879085141",
        "PIM_M5_ADDR": "1879076869",
        "PIM_M5_D1_ADDR": "1879085160",
        "PIM_M5_D2_ADDR": "1879085136",
        "PIM_SLICECOUNT_ADDR": "1879085144",
        "PIM_SLICETABLE_ADDR": "1879076872",
        "PIM_SLICEVSTART_ADDR": "1879076880",
        "PIM_SREG_ADDR": "1879076896",
        "PIM_SREG_COUNT": "8",
        "PIM_STATUS_ADDR": "1879085133",
        "PIM_VREG_ADDR": "1879076932",
        "PIM_VREG_SIZE": "8192",
        "SYSTEM_NUM_CPU": "8",
        "bandwidth": "15.000000",
        "clk_domain": "system.pim_sys0.clk_domain",
        "conf_table_reported": "true",
        "eventq_index": "0",
        "in_addr_map": "true",
        "latency": "300",
        "latency_var": "0",
        "null": "false",
        "pim_arch": "32",
        "pim_id": "0",
        "range": "1879048192:1880096767",
        "port": "system.pim_sys0.pimbus.default"
    },
    "system.pim_sys0.pim_platform": {
        "type": "RealView",
        "eventq_index": "0",
        "intrctrl": "system.pim_sys0.intrctrl",
        "system": "system.pim_sys0"
    },
    "system.pim_sys0.pimbus": {
        "type": "NoncoherentXBar",
        "clk_domain": "system.pim_sys0.clk_domain",
        "eventq_index": "0",
        "header_cycles": "1",
        "use_default_range": "true",
        "width": "4",
        "default": "system.pim_sys0.pim_memory.port",
        "master": "system.pim_sys0.dma.pio system.pim_sys0.Smon.slave",
        "slave": "system.pim_sys0.dma.dma system.pim_sys0.dtlb.master system.pim_sys0.itlb.master system.pim_sys0.stlb.master system.pim_sys0.s2p.master"
    },
    "system.pim_sys0.s2p": {
        "type": "Bridge",
        "clk_domain": "system.pim_sys0.clk_domain",
        "delay": "10",
        "eventq_index": "0",
        "ranges": "1879048192:1880096767",
        "req_size": "32",
        "resp_size": "32",
        "serialization_enable": "false",
        "serialization_unit": "0"
    },
    "system.pim_sys0.stlb": {
        "type": "ethz_TLB",
        "DUMP_ADDRESS": "false",
        "HMC_ATOMIC_FADD": "0",
        "HMC_ATOMIC_IMIN": "0",
        "HMC_ATOMIC_INCR": "0",
        "HMC_OPERAND": "0",
        "IDEAL_REFILL": "false",
        "OS_PAGE_SHIFT": "0",
        "PIM_DTLB_IDEAL_REFILL_REG": "0",
        "TLB_SIZE": "4",
        "clk_domain": "system.pim_sys0.clk_domain",
        "eventq_index": "0",
        "original_ranges": "0:1048575 2684354560:2751463423",
        "pim_arch": "32",
        "pim_id": "0",
        "remapped_ranges": "1879048192:1880096767 2684354560:2751463423"
    },
    "system.pim_sys0.voltage_domain": {
        "type": "VoltageDomain",
        "eventq_index": "0",
        "voltage": "1.000000"
    },
    "system.pim_sys1": {
        "type": "ArmSystem",
        "children": "Smon clk_domain cpu cpu_voltage_domain dma dtlb dvfs_handler intrctrl itlb p2s pim_memory pim_platform pimbus s2p stlb voltage_domain",
        "boot_loader": "/home/jiwon/SMC/SMC-WORK//gem5-images/aarch-system-2014-10/binaries/resident.elf",
        "boot_osflags": "a",
        "cache_line_size": "256",
        "clk_domain": "system.pim_sys1.clk_domain",
        "eventq_index": "0",
        "flags_addr": "1",
        "gic_cpu_addr": "1",
        "have_generic_timer": "false",
        "have_large_asid_64": "false",
        "have_lpae": "false",
        "have_security": "false",
        "have_virtualization": "false",
        "highest_el_is_64": "false",
        "init_param": "0",
        "kernel": "/home/jiwon/SMC/SMC-WORK//gem5-images/aarch-system-2014-10/binaries/resident.elf",
        "kernel_addr_check": "false",
        "load_addr_mask": "4294967295",
        "load_offset": "0",
        "machine_type": "VExpress_EMM",
        "mem_mode": "timing",
        "memories": "system.pim_sys1.pim_memory",
        "multi_proc": "true",
        "num_work_ids": "16",
        "phys_addr_range_64": "40",
        "reset_addr_64": "0",
        "work_begin_ckpt_count": "0",
        "work_begin_cpu_id_exit": "-1",
        "work_begin_exit_count": "0",
        "work_cpus_ckpt_count": "0",
        "work_end_ckpt_count": "0",
        "work_end_exit_count": "0",
        "work_item_id": "-1",
        "system_port": "system.pim_sys1.stlb.slave"
    },
    "system.pim_sys1.Smon": {
        "type": "CommMonitor",
        "bandwidth_bins": "20",
        "burst_length_bins": "20",
        "clk_domain": "system.pim_sys1.clk_domain",
        "disable_addr_dists": "true",
        "disable_bandwidth_hists": "false",
        "disable_burst_length_hists": "false",
        "disable_itt_dists": "false",
        "disable_latency_hists": "false",
        "disable_outstanding_hists": "false",
        "disable_transaction_hists": "false",
        "dump_addresses": "false",
        "dump_file": "dump.txt",
        "eventq_index": "0",
        "itt_bins": "20",
        "itt_max_bin": "100000",
        "latency_bins": "20",
        "outstanding_bins": "20",
        "read_addr_mask": "18446744073709551615",
        "sample_period": "10000000",
        "system": "system.pim_sys1",
        "trace_compress": "true",
        "trace_enable": "false",
        "transaction_bins": "20",
        "write_addr_mask": "18446744073709551615",
        "master": "system.pim_sys1.p2s.slave"
    },
    "system.pim_sys1.clk_domain": {
        "type": "SrcClockDomain",
        "clock": "500",
        "domain_id": "-1",
        "eventq_index": "0",
        "init_perf_level": "0",
        "voltage_domain": "system.pim_sys1.voltage_domain"
    },
    "system.pim_sys1.cpu": {
        "type": "TimingSimpleCPU",
        "children": "dstage2_mmu dtb interrupts isa istage2_mmu itb tracer",
        "branchPred": "Null",
        "checker": "Null",
        "clk_domain": "system.pim_sys1.clk_domain",
        "cpu_id": "0",
        "do_checkpoint_insts": "true",
        "do_quiesce": "true",
        "do_statistics_insts": "true",
        "dstage2_mmu": "system.pim_sys1.cpu.dstage2_mmu",
        "dtb": "system.pim_sys1.cpu.dtb",
        "eventq_index": "0",
        "function_trace": "false",
        "function_trace_start": "0",
        "interrupts": "system.pim_sys1.cpu.interrupts",
        "isa": "system.pim_sys1.cpu.isa",
        "istage2_mmu": "system.pim_sys1.cpu.istage2_mmu",
        "itb": "system.pim_sys1.cpu.itb",
        "max_insts_all_threads": "0",
        "max_insts_any_thread": "0",
        "max_loads_all_threads": "0",
        "max_loads_any_thread": "0",
        "numThreads": "1",
        "profile": "0",
        "progress_interval": "0",
        "socket_id": "0",
        "switched_out": "false",
        "system": "system.pim_sys1",
        "tracer": "system.pim_sys1.cpu.tracer",
        "dcache_port": "system.pim_sys1.dtlb.slave",
        "icache_port": "system.pim_sys1.itlb.slave"
    },
    "system.pim_sys1.cpu.dstage2_mmu": {
        "type": "ArmStage2MMU",
        "children": "stage2_tlb",
        "eventq_index": "0",
        "stage2_tlb": "system.pim_sys1.cpu.dstage2_mmu.stage2_tlb",
        "tlb": "system.pim_sys1.cpu.dtb"
    },
    "system.pim_sys1.cpu.dstage2_mmu.stage2_tlb": {
        "type": "ArmTLB",
        "children": "walker",
        "eventq_index": "0",
        "is_stage2": "true",
        "size": "32",
        "walker": "system.pim_sys1.cpu.dstage2_mmu.stage2_tlb.walker"
    },
    "system.pim_sys1.cpu.dstage2_mmu.stage2_tlb.walker": {
        "type": "ArmTableWalker",
        "clk_domain": "system.pim_sys1.clk_domain",
        "eventq_index": "0",
        "is_stage2": "true",
        "num_squash_per_cycle": "2",
        "sys": "system.pim_sys1"
    },
    "system.pim_sys1.cpu.dtb": {
        "type": "ArmTLB",
        "children": "walker",
        "eventq_index": "0",
        "is_stage2": "false",
        "size": "64",
        "walker": "system.pim_sys1.cpu.dtb.walker"
    },
    "system.pim_sys1.cpu.dtb.walker": {
        "type": "ArmTableWalker",
        "clk_domain": "system.pim_sys1.clk_domain",
        "eventq_index": "0",
        "is_stage2": "false",
        "num_squash_per_cycle": "2",
        "sys": "system.pim_sys1"
    },
    "system.pim_sys1.cpu.interrupts": {
        "type": "ArmInterrupts",
        "eventq_index": "0"
    },
    "system.pim_sys1.cpu.isa": {
        "type": "ArmISA",
        "eventq_index": "0",
        "fpsid": "1090793632",
        "id_aa64afr0_el1": "0",
        "id_aa64afr1_el1": "0",
        "id_aa64dfr0_el1": "1052678",
        "id_aa64dfr1_el1": "0",
        "id_aa64isar0_el1": "0",
        "id_aa64isar1_el1": "0",
        "id_aa64mmfr0_el1": "15728642",
        "id_aa64mmfr1_el1": "0",
        "id_aa64pfr0_el1": "17",
        "id_aa64pfr1_el1": "0",
        "id_isar0": "34607377",
        "id_isar1": "34677009",
        "id_isar2": "555950401",
        "id_isar3": "17899825",
        "id_isar4": "268501314",
        "id_isar5": "0",
        "id_mmfr0": "270536963",
        "id_mmfr1": "0",
        "id_mmfr2": "19070976",
        "id_mmfr3": "34611729",
        "id_pfr0": "49",
        "id_pfr1": "4113",
        "midr": "1091551472",
        "pmu": "Null",
        "system": "system.pim_sys1"
    },
    "system.pim_sys1.cpu.istage2_mmu": {
        "type": "ArmStage2MMU",
        "children": "stage2_tlb",
        "eventq_index": "0",
        "stage2_tlb": "system.pim_sys1.cpu.istage2_mmu.stage2_tlb",
        "tlb": "system.pim_sys1.cpu.itb"
    },
    "system.pim_sys1.cpu.istage2_mmu.stage2_tlb": {
        "type": "ArmTLB",
        "children": "walker",
        "eventq_index": "0",
        "is_stage2": "true",
        "size": "32",
        "walker": "system.pim_sys1.cpu.istage2_mmu.stage2_tlb.walker"
    },
    "system.pim_sys1.cpu.istage2_mmu.stage2_tlb.walker": {
        "type": "ArmTableWalker",
        "clk_domain": "system.pim_sys1.clk_domain",
        "eventq_index": "0",
        "is_stage2": "true",
        "num_squash_per_cycle": "2",
        "sys": "system.pim_sys1"
    },
    "system.pim_sys1.cpu.itb": {
        "type": "ArmTLB",
        "children": "walker",
        "eventq_index": "0",
        "is_stage2": "false",
        "size": "64",
        "walker": "system.pim_sys1.cpu.itb.walker"
    },
    "system.pim_sys1.cpu.itb.walker": {
        "type": "ArmTableWalker",
        "clk_domain": "system.pim_sys1.clk_domain",
        "eventq_index": "0",
        "is_stage2": "false",
        "num_squash_per_cycle": "2",
        "sys": "system.pim_sys1"
    },
    "system.pim_sys1.cpu.tracer": {
        "type": "ExeTracer",
        "eventq_index": "0"
    },
    "system.pim_sys1.cpu_voltage_domain": {
        "type": "VoltageDomain",
        "eventq_index": "0",
        "voltage": "1.000000"
    },
    "system.pim_sys1.dma": {
        "type": "ethz_DMA",
        "PIM_DMA_STATUS_ADDR": "1879085148",
        "clk_domain": "system.pim_sys1.clk_domain",
        "clk_per_ps": "1000",
        "eventq_index": "0",
        "system": "system.pim_sys1"
    },
    "system.pim_sys1.dtlb": {
        "type": "ethz_TLB",
        "DUMP_ADDRESS": "false",
        "HMC_ATOMIC_FADD": "36932",
        "HMC_ATOMIC_IMIN": "36960",
        "HMC_ATOMIC_INCR": "28696",
        "HMC_OPERAND": "28700",
        "IDEAL_REFILL": "true",
        "OS_PAGE_SHIFT": "12",
        "PIM_DTLB_IDEAL_REFILL_REG": "28672",
        "TLB_SIZE": "16",
        "clk_domain": "system.pim_sys1.clk_domain",
        "eventq_index": "0",
        "original_ranges": "0:1048575 2684354560:2751463423",
        "pim_arch": "32",
        "pim_id": "1",
        "remapped_ranges": "1880096768:1881145343 2751463424:2818572287"
    },
    "system.pim_sys1.dvfs_handler": {
        "type": "DVFSHandler",
        "enable": "false",
        "eventq_index": "0",
        "sys_clk_domain": "system.pim_sys1.clk_domain",
        "transition_latency": "100000000"
    },
    "system.pim_sys1.intrctrl": {
        "type": "IntrControl",
        "eventq_index": "0",
        "sys": "system.pim_sys1"
    },
    "system.pim_sys1.itlb": {
        "type": "ethz_TLB",
        "DUMP_ADDRESS": "false",
        "HMC_ATOMIC_FADD": "0",
        "HMC_ATOMIC_IMIN": "0",
        "HMC_ATOMIC_INCR": "0",
        "HMC_OPERAND": "0",
        "IDEAL_REFILL": "false",
        "OS_PAGE_SHIFT": "0",
        "PIM_DTLB_IDEAL_REFILL_REG": "0",
        "TLB_SIZE": "4",
        "clk_domain": "system.pim_sys1.clk_domain",
        "eventq_index": "0",
        "original_ranges": "0:1048575 2684354560:2751463423",
        "pim_arch": "32",
        "pim_id": "1",
        "remapped_ranges": "1880096768:1881145343 2751463424:2818572287"
    },
    "system.pim_sys1.p2s": {
        "type": "Bridge",
        "clk_domain": "system.pim_sys1.clk_domain",
        "delay": "10",
        "eventq_index": "0",
        "ranges": "2751463424:2818572287",
        "req_size": "32",
        "resp_size": "32",
        "serialization_enable": "false",
        "serialization_unit": "0",
        "master": "system.pim_vault_ctrls1.port",
        "slave": "system.pim_sys1.Smon.master"
    },
    "system.pim_sys1.pim_memory": {
        "type": "ethz_PIMMemory",
        "HMC_ATOMIC_INCR_ADDR": "1880125464",
        "PIM_ADDRESS_BASE": "1880096768",
        "PIM_COMMAND_ADDR": "1880133708",
        "PIM_COPROCESSOR_CMD_ADDR": "1880125460",
        "PIM_DEBUG_ADDR": "1880133732",
        "PIM_DMA_CLI_ADDR": "1880133725",
        "PIM_DMA_COMMAND_ADDR": "1880133716",
        "PIM_DMA_MEM_ADDR_ADDR": "1880125452",
        "PIM_DMA_NUMBYTES_ADDR": "1880133704",
        "PIM_DMA_SPM_ADDR_ADDR": "1880125504",
        "PIM_DTLB_IDEAL_REFILL_ADDR": "1880125440",
        "PIM_ERROR_ADDR": "1880125444",
        "PIM_INTR_ADDR": "1880133717",
        "PIM_M5_ADDR": "1880125445",
        "PIM_M5_D1_ADDR": "1880133736",
        "PIM_M5_D2_ADDR": "1880133712",
        "PIM_SLICECOUNT_ADDR": "1880133720",
        "PIM_SLICETABLE_ADDR": "1880125448",
        "PIM_SLICEVSTART_ADDR": "1880125456",
        "PIM_SREG_ADDR": "1880125472",
        "PIM_SREG_COUNT": "8",
        "PIM_STATUS_ADDR": "1880133709",
        "PIM_VREG_ADDR": "1880125508",
        "PIM_VREG_SIZE": "8192",
        "SYSTEM_NUM_CPU": "8",
        "bandwidth": "15.000000",
        "clk_domain": "system.pim_sys1.clk_domain",
        "conf_table_reported": "true",
        "eventq_index": "0",
        "in_addr_map": "true",
        "latency": "300",
        "latency_var": "0",
        "null": "false",
        "pim_arch": "32",
        "pim_id": "1",
        "range": "1880096768:1881145343",
        "port": "system.pim_sys1.pimbus.default"
    },
    "system.pim_sys1.pim_platform": {
        "type": "RealView",
        "eventq_index": "0",
        "intrctrl": "system.pim_sys1.intrctrl",
        "system": "system.pim_sys1"
    },
    "system.pim_sys1.pimbus": {
        "type": "NoncoherentXBar",
        "clk_domain": "system.pim_sys1.clk_domain",
        "eventq_index": "0",
        "header_cycles": "1",
        "use_default_range": "true",
        "width": "4",
        "default": "system.pim_sys1.pim_memory.port",
        "master": "system.pim_sys1.dma.pio system.pim_sys1.Smon.slave",
        "slave": "system.pim_sys1.dma.dma system.pim_sys1.dtlb.master system.pim_sys1.itlb.master system.pim_sys1.stlb.master system.pim_sys1.s2p.master"
    },
    "system.pim_sys1.s2p": {
        "type": "Bridge",
        "clk_domain": "system.pim_sys1.clk_domain",
        "delay": "10",
        "eventq_index": "0",
        "ranges": "1880096768:1881145343",
        "req_size": "32",
        "resp_size": "32",
        "serialization_enable": "false",
        "serialization_unit": "0"
    },
    "system.pim_sys1.stlb": {
        "type": "ethz_TLB",
        "DUMP_ADDRESS": "false",
        "HMC_ATOMIC_FADD": "0",
        "HMC_ATOMIC_IMIN": "0",
        "HMC_ATOMIC_INCR": "0",
        "HMC_OPERAND": "0",
        "IDEAL_REFILL": "false",
        "OS_PAGE_SHIFT": "0",
        "PIM_DTLB_IDEAL_REFILL_REG": "0",
        "TLB_SIZE": "4",
        "clk_domain": "system.pim_sys1.clk_domain",
        "eventq_index": "0",
        "original_ranges": "0:1048575 2684354560:2751463423",
        "pim_arch": "32",
        "pim_id": "1",
        "remapped_ranges": "1880096768:1881145343 2751463424:2818572287"
    },
    "system.pim_sys1.voltage_domain": {
        "type": "VoltageDomain",
        "eventq_index": "0",
        "voltage": "1.000000"
    },
    "system.pim_sys2": {
        "type": "ArmSystem",
        "children": "Smon clk_domain cpu cpu_voltage_domain dma dtlb dvfs_handler intrctrl itlb p2s pim_memory pim_platform pimbus s2p stlb voltage_domain",
        "boot_loader": "/home/jiwon/SMC/SMC-WORK//gem5-images/aarch-system-2014-10/binaries/resident.elf",
        "boot_osflags": "a",
        "cache_line_size": "256",
        "clk_domain": "system.pim_sys2.clk_domain",
        "eventq_index": "0",
        "flags_addr": "1",
        "gic_cpu_addr": "1",
        "have_generic_timer": "false",
        "have_large_asid_64": "false",
        "have_lpae": "false",
        "have_security": "false",
        "have_virtualization": "false",
        "highest_el_is_64": "false",
        "init_param": "0",
        "kernel": "/home/jiwon/SMC/SMC-WORK//gem5-images/aarch-system-2014-10/binaries/resident.elf",
        "kernel_addr_check": "false",
        "load_addr_mask": "4294967295",
        "load_offset": "0",
        "machine_type": "VExpress_EMM",
        "mem_mode": "timing",
        "memories": "system.pim_sys2.pim_memory",
        "multi_proc": "true",
        "num_work_ids": "16",
        "phys_addr_range_64": "40",
        "reset_addr_64": "0",
        "work_begin_ckpt_count": "0",
        "work_begin_cpu_id_exit": "-1",
        "work_begin_exit_count": "0",
        "work_cpus_ckpt_count": "0",
        "work_end_ckpt_count": "0",
        "work_end_exit_count": "0",
        "work_item_id": "-1",
        "system_port": "system.pim_sys2.stlb.slave"
    },
    "system.pim_sys2.Smon": {
        "type": "CommMonitor",
        "bandwidth_bins": "20",
        "burst_length_bins": "20",
        "clk_domain": "system.pim_sys2.clk_domain",
        "disable_addr_dists": "true",
        "disable_bandwidth_hists": "false",
        "disable_burst_length_hists": "false",
        "disable_itt_dists": "false",
        "disable_latency_hists": "false",
        "disable_outstanding_hists": "false",
        "disable_transaction_hists": "false",
        "dump_addresses": "false",
        "dump_file": "dump.txt",
        "eventq_index": "0",
        "itt_bins": "20",
        "itt_max_bin": "100000",
        "latency_bins": "20",
        "outstanding_bins": "20",
        "read_addr_mask": "18446744073709551615",
        "sample_period": "10000000",
        "system": "system.pim_sys2",
        "trace_compress": "true",
        "trace_enable": "false",
        "transaction_bins": "20",
        "write_addr_mask": "18446744073709551615",
        "master": "system.pim_sys2.p2s.slave"
    },
    "system.pim_sys2.clk_domain": {
        "type": "SrcClockDomain",
        "clock": "500",
        "domain_id": "-1",
        "eventq_index": "0",
        "init_perf_level": "0",
        "voltage_domain": "system.pim_sys2.voltage_domain"
    },
    "system.pim_sys2.cpu": {
        "type": "TimingSimpleCPU",
        "children": "dstage2_mmu dtb interrupts isa istage2_mmu itb tracer",
        "branchPred": "Null",
        "checker": "Null",
        "clk_domain": "system.pim_sys2.clk_domain",
        "cpu_id": "0",
        "do_checkpoint_insts": "true",
        "do_quiesce": "true",
        "do_statistics_insts": "true",
        "dstage2_mmu": "system.pim_sys2.cpu.dstage2_mmu",
        "dtb": "system.pim_sys2.cpu.dtb",
        "eventq_index": "0",
        "function_trace": "false",
        "function_trace_start": "0",
        "interrupts": "system.pim_sys2.cpu.interrupts",
        "isa": "system.pim_sys2.cpu.isa",
        "istage2_mmu": "system.pim_sys2.cpu.istage2_mmu",
        "itb": "system.pim_sys2.cpu.itb",
        "max_insts_all_threads": "0",
        "max_insts_any_thread": "0",
        "max_loads_all_threads": "0",
        "max_loads_any_thread": "0",
        "numThreads": "1",
        "profile": "0",
        "progress_interval": "0",
        "socket_id": "0",
        "switched_out": "false",
        "system": "system.pim_sys2",
        "tracer": "system.pim_sys2.cpu.tracer",
        "dcache_port": "system.pim_sys2.dtlb.slave",
        "icache_port": "system.pim_sys2.itlb.slave"
    },
    "system.pim_sys2.cpu.dstage2_mmu": {
        "type": "ArmStage2MMU",
        "children": "stage2_tlb",
        "eventq_index": "0",
        "stage2_tlb": "system.pim_sys2.cpu.dstage2_mmu.stage2_tlb",
        "tlb": "system.pim_sys2.cpu.dtb"
    },
    "system.pim_sys2.cpu.dstage2_mmu.stage2_tlb": {
        "type": "ArmTLB",
        "children": "walker",
        "eventq_index": "0",
        "is_stage2": "true",
        "size": "32",
        "walker": "system.pim_sys2.cpu.dstage2_mmu.stage2_tlb.walker"
    },
    "system.pim_sys2.cpu.dstage2_mmu.stage2_tlb.walker": {
        "type": "ArmTableWalker",
        "clk_domain": "system.pim_sys2.clk_domain",
        "eventq_index": "0",
        "is_stage2": "true",
        "num_squash_per_cycle": "2",
        "sys": "system.pim_sys2"
    },
    "system.pim_sys2.cpu.dtb": {
        "type": "ArmTLB",
        "children": "walker",
        "eventq_index": "0",
        "is_stage2": "false",
        "size": "64",
        "walker": "system.pim_sys2.cpu.dtb.walker"
    },
    "system.pim_sys2.cpu.dtb.walker": {
        "type": "ArmTableWalker",
        "clk_domain": "system.pim_sys2.clk_domain",
        "eventq_index": "0",
        "is_stage2": "false",
        "num_squash_per_cycle": "2",
        "sys": "system.pim_sys2"
    },
    "system.pim_sys2.cpu.interrupts": {
        "type": "ArmInterrupts",
        "eventq_index": "0"
    },
    "system.pim_sys2.cpu.isa": {
        "type": "ArmISA",
        "eventq_index": "0",
        "fpsid": "1090793632",
        "id_aa64afr0_el1": "0",
        "id_aa64afr1_el1": "0",
        "id_aa64dfr0_el1": "1052678",
        "id_aa64dfr1_el1": "0",
        "id_aa64isar0_el1": "0",
        "id_aa64isar1_el1": "0",
        "id_aa64mmfr0_el1": "15728642",
        "id_aa64mmfr1_el1": "0",
        "id_aa64pfr0_el1": "17",
        "id_aa64pfr1_el1": "0",
        "id_isar0": "34607377",
        "id_isar1": "34677009",
        "id_isar2": "555950401",
        "id_isar3": "17899825",
        "id_isar4": "268501314",
        "id_isar5": "0",
        "id_mmfr0": "270536963",
        "id_mmfr1": "0",
        "id_mmfr2": "19070976",
        "id_mmfr3": "34611729",
        "id_pfr0": "49",
        "id_pfr1": "4113",
        "midr": "1091551472",
        "pmu": "Null",
        "system": "system.pim_sys2"
    },
    "system.pim_sys2.cpu.istage2_mmu": {
        "type": "ArmStage2MMU",
        "children": "stage2_tlb",
        "eventq_index": "0",
        "stage2_tlb": "system.pim_sys2.cpu.istage2_mmu.stage2_tlb",
        "tlb": "system.pim_sys2.cpu.itb"
    },
    "system.pim_sys2.cpu.istage2_mmu.stage2_tlb": {
        "type": "ArmTLB",
        "children": "walker",
        "eventq_index": "0",
        "is_stage2": "true",
        "size": "32",
        "walker": "system.pim_sys2.cpu.istage2_mmu.stage2_tlb.walker"
    },
    "system.pim_sys2.cpu.istage2_mmu.stage2_tlb.walker": {
        "type": "ArmTableWalker",
        "clk_domain": "system.pim_sys2.clk_domain",
        "eventq_index": "0",
        "is_stage2": "true",
        "num_squash_per_cycle": "2",
        "sys": "system.pim_sys2"
    },
    "system.pim_sys2.cpu.itb": {
        "type": "ArmTLB",
        "children": "walker",
        "eventq_index": "0",
        "is_stage2": "false",
        "size": "64",
        "walker": "system.pim_sys2.cpu.itb.walker"
    },
    "system.pim_sys2.cpu.itb.walker": {
        "type": "ArmTableWalker",
        "clk_domain": "system.pim_sys2.clk_domain",
        "eventq_index": "0",
        "is_stage2": "false",
        "num_squash_per_cycle": "2",
        "sys": "system.pim_sys2"
    },
    "system.pim_sys2.cpu.tracer": {
        "type": "ExeTracer",
        "eventq_index": "0"
    },
    "system.pim_sys2.cpu_voltage_domain": {
        "type": "VoltageDomain",
        "eventq_index": "0",
        "voltage": "1.000000"
    },
    "system.pim_sys2.dma": {
        "type": "ethz_DMA",
        "PIM_DMA_STATUS_ADDR": "1879085148",
        "clk_domain": "system.pim_sys2.clk_domain",
        "clk_per_ps": "1000",
        "eventq_index": "0",
        "system": "system.pim_sys2"
    },
    "system.pim_sys2.dtlb": {
        "type": "ethz_TLB",
        "DUMP_ADDRESS": "false",
        "HMC_ATOMIC_FADD": "36932",
        "HMC_ATOMIC_IMIN": "36960",
        "HMC_ATOMIC_INCR": "28696",
        "HMC_OPERAND": "28700",
        "IDEAL_REFILL": "true",
        "OS_PAGE_SHIFT": "12",
        "PIM_DTLB_IDEAL_REFILL_REG": "28672",
        "TLB_SIZE": "16",
        "clk_domain": "system.pim_sys2.clk_domain",
        "eventq_index": "0",
        "original_ranges": "0:1048575 2684354560:2751463423",
        "pim_arch": "32",
        "pim_id": "2",
        "remapped_ranges": "1881145344:1882193919 2818572288:2885681151"
    },
    "system.pim_sys2.dvfs_handler": {
        "type": "DVFSHandler",
        "enable": "false",
        "eventq_index": "0",
        "sys_clk_domain": "system.pim_sys2.clk_domain",
        "transition_latency": "100000000"
    },
    "system.pim_sys2.intrctrl": {
        "type": "IntrControl",
        "eventq_index": "0",
        "sys": "system.pim_sys2"
    },
    "system.pim_sys2.itlb": {
        "type": "ethz_TLB",
        "DUMP_ADDRESS": "false",
        "HMC_ATOMIC_FADD": "0",
        "HMC_ATOMIC_IMIN": "0",
        "HMC_ATOMIC_INCR": "0",
        "HMC_OPERAND": "0",
        "IDEAL_REFILL": "false",
        "OS_PAGE_SHIFT": "0",
        "PIM_DTLB_IDEAL_REFILL_REG": "0",
        "TLB_SIZE": "4",
        "clk_domain": "system.pim_sys2.clk_domain",
        "eventq_index": "0",
        "original_ranges": "0:1048575 2684354560:2751463423",
        "pim_arch": "32",
        "pim_id": "2",
        "remapped_ranges": "1881145344:1882193919 2818572288:2885681151"
    },
    "system.pim_sys2.p2s": {
        "type": "Bridge",
        "clk_domain": "system.pim_sys2.clk_domain",
        "delay": "10",
        "eventq_index": "0",
        "ranges": "2818572288:2885681151",
        "req_size": "32",
        "resp_size": "32",
        "serialization_enable": "false",
        "serialization_unit": "0",
        "master": "system.pim_vault_ctrls2.port",
        "slave": "system.pim_sys2.Smon.master"
    },
    "system.pim_sys2.pim_memory": {
        "type": "ethz_PIMMemory",
        "HMC_ATOMIC_INCR_ADDR": "1881174040",
        "PIM_ADDRESS_BASE": "1881145344",
        "PIM_COMMAND_ADDR": "1881182284",
        "PIM_COPROCESSOR_CMD_ADDR": "1881174036",
        "PIM_DEBUG_ADDR": "1881182308",
        "PIM_DMA_CLI_ADDR": "1881182301",
        "PIM_DMA_COMMAND_ADDR": "1881182292",
        "PIM_DMA_MEM_ADDR_ADDR": "1881174028",
        "PIM_DMA_NUMBYTES_ADDR": "1881182280",
        "PIM_DMA_SPM_ADDR_ADDR": "1881174080",
        "PIM_DTLB_IDEAL_REFILL_ADDR": "1881174016",
        "PIM_ERROR_ADDR": "1881174020",
        "PIM_INTR_ADDR": "1881182293",
        "PIM_M5_ADDR": "1881174021",
        "PIM_M5_D1_ADDR": "1881182312",
        "PIM_M5_D2_ADDR": "1881182288",
        "PIM_SLICECOUNT_ADDR": "1881182296",
        "PIM_SLICETABLE_ADDR": "1881174024",
        "PIM_SLICEVSTART_ADDR": "1881174032",
        "PIM_SREG_ADDR": "1881174048",
        "PIM_SREG_COUNT": "8",
        "PIM_STATUS_ADDR": "1881182285",
        "PIM_VREG_ADDR": "1881174084",
        "PIM_VREG_SIZE": "8192",
        "SYSTEM_NUM_CPU": "8",
        "bandwidth": "15.000000",
        "clk_domain": "system.pim_sys2.clk_domain",
        "conf_table_reported": "true",
        "eventq_index": "0",
        "in_addr_map": "true",
        "latency": "300",
        "latency_var": "0",
        "null": "false",
        "pim_arch": "32",
        "pim_id": "2",
        "range": "1881145344:1882193919",
        "port": "system.pim_sys2.pimbus.default"
    },
    "system.pim_sys2.pim_platform": {
        "type": "RealView",
        "eventq_index": "0",
        "intrctrl": "system.pim_sys2.intrctrl",
        "system": "system.pim_sys2"
    },
    "system.pim_sys2.pimbus": {
        "type": "NoncoherentXBar",
        "clk_domain": "system.pim_sys2.clk_domain",
        "eventq_index": "0",
        "header_cycles": "1",
        "use_default_range": "true",
        "width": "4",
        "default": "system.pim_sys2.pim_memory.port",
        "master": "system.pim_sys2.dma.pio system.pim_sys2.Smon.slave",
        "slave": "system.pim_sys2.dma.dma system.pim_sys2.dtlb.master system.pim_sys2.itlb.master system.pim_sys2.stlb.master system.pim_sys2.s2p.master"
    },
    "system.pim_sys2.s2p": {
        "type": "Bridge",
        "clk_domain": "system.pim_sys2.clk_domain",
        "delay": "10",
        "eventq_index": "0",
        "ranges": "1881145344:1882193919",
        "req_size": "32",
        "resp_size": "32",
        "serialization_enable": "false",
        "serialization_unit": "0"
    },
    "system.pim_sys2.stlb": {
        "type": "ethz_TLB",
        "DUMP_ADDRESS": "false",
        "HMC_ATOMIC_FADD": "0",
        "HMC_ATOMIC_IMIN": "0",
        "HMC_ATOMIC_INCR": "0",
        "HMC_OPERAND": "0",
        "IDEAL_REFILL": "false",
        "OS_PAGE_SHIFT": "0",
        "PIM_DTLB_IDEAL_REFILL_REG": "0",
        "TLB_SIZE": "4",
        "clk_domain": "system.pim_sys2.clk_domain",
        "eventq_index": "0",
        "original_ranges": "0:1048575 2684354560:2751463423",
        "pim_arch": "32",
        "pim_id": "2",
        "remapped_ranges": "1881145344:1882193919 2818572288:2885681151"
    },
    "system.pim_sys2.voltage_domain": {
        "type": "VoltageDomain",
        "eventq_index": "0",
        "voltage": "1.000000"
    },
    "system.pim_sys3": {
        "type": "ArmSystem",
        "children": "Smon clk_domain cpu cpu_voltage_domain dma dtlb dvfs_handler intrctrl itlb p2s pim_memory pim_platform pimbus s2p stlb voltage_domain",
        "boot_loader": "/home/jiwon/SMC/SMC-WORK//gem5-images/aarch-system-2014-10/binaries/resident.elf",
        "boot_osflags": "a",
        "cache_line_size": "256",
        "clk_domain": "system.pim_sys3.clk_domain",
        "eventq_index": "0",
        "flags_addr": "1",
        "gic_cpu_addr": "1",
        "have_generic_timer": "false",
        "have_large_asid_64": "false",
        "have_lpae": "false",
        "have_security": "false",
        "have_virtualization": "false",
        "highest_el_is_64": "false",
        "init_param": "0",
        "kernel": "/home/jiwon/SMC/SMC-WORK//gem5-images/aarch-system-2014-10/binaries/resident.elf",
        "kernel_addr_check": "false",
        "load_addr_mask": "4294967295",
        "load_offset": "0",
        "machine_type": "VExpress_EMM",
        "mem_mode": "timing",
        "memories": "system.pim_sys3.pim_memory",
        "multi_proc": "true",
        "num_work_ids": "16",
        "phys_addr_range_64": "40",
        "reset_addr_64": "0",
        "work_begin_ckpt_count": "0",
        "work_begin_cpu_id_exit": "-1",
        "work_begin_exit_count": "0",
        "work_cpus_ckpt_count": "0",
        "work_end_ckpt_count": "0",
        "work_end_exit_count": "0",
        "work_item_id": "-1",
        "system_port": "system.pim_sys3.stlb.slave"
    },
    "system.pim_sys3.Smon": {
        "type": "CommMonitor",
        "bandwidth_bins": "20",
        "burst_length_bins": "20",
        "clk_domain": "system.pim_sys3.clk_domain",
        "disable_addr_dists": "true",
        "disable_bandwidth_hists": "false",
        "disable_burst_length_hists": "false",
        "disable_itt_dists": "false",
        "disable_latency_hists": "false",
        "disable_outstanding_hists": "false",
        "disable_transaction_hists": "false",
        "dump_addresses": "false",
        "dump_file": "dump.txt",
        "eventq_index": "0",
        "itt_bins": "20",
        "itt_max_bin": "100000",
        "latency_bins": "20",
        "outstanding_bins": "20",
        "read_addr_mask": "18446744073709551615",
        "sample_period": "10000000",
        "system": "system.pim_sys3",
        "trace_compress": "true",
        "trace_enable": "false",
        "transaction_bins": "20",
        "write_addr_mask": "18446744073709551615",
        "master": "system.pim_sys3.p2s.slave"
    },
    "system.pim_sys3.clk_domain": {
        "type": "SrcClockDomain",
        "clock": "500",
        "domain_id": "-1",
        "eventq_index": "0",
        "init_perf_level": "0",
        "voltage_domain": "system.pim_sys3.voltage_domain"
    },
    "system.pim_sys3.cpu": {
        "type": "TimingSimpleCPU",
        "children": "dstage2_mmu dtb interrupts isa istage2_mmu itb tracer",
        "branchPred": "Null",
        "checker": "Null",
        "clk_domain": "system.pim_sys3.clk_domain",
        "cpu_id": "0",
        "do_checkpoint_insts": "true",
        "do_quiesce": "true",
        "do_statistics_insts": "true",
        "dstage2_mmu": "system.pim_sys3.cpu.dstage2_mmu",
        "dtb": "system.pim_sys3.cpu.dtb",
        "eventq_index": "0",
        "function_trace": "false",
        "function_trace_start": "0",
        "interrupts": "system.pim_sys3.cpu.interrupts",
        "isa": "system.pim_sys3.cpu.isa",
        "istage2_mmu": "system.pim_sys3.cpu.istage2_mmu",
        "itb": "system.pim_sys3.cpu.itb",
        "max_insts_all_threads": "0",
        "max_insts_any_thread": "0",
        "max_loads_all_threads": "0",
        "max_loads_any_thread": "0",
        "numThreads": "1",
        "profile": "0",
        "progress_interval": "0",
        "socket_id": "0",
        "switched_out": "false",
        "system": "system.pim_sys3",
        "tracer": "system.pim_sys3.cpu.tracer",
        "dcache_port": "system.pim_sys3.dtlb.slave",
        "icache_port": "system.pim_sys3.itlb.slave"
    },
    "system.pim_sys3.cpu.dstage2_mmu": {
        "type": "ArmStage2MMU",
        "children": "stage2_tlb",
        "eventq_index": "0",
        "stage2_tlb": "system.pim_sys3.cpu.dstage2_mmu.stage2_tlb",
        "tlb": "system.pim_sys3.cpu.dtb"
    },
    "system.pim_sys3.cpu.dstage2_mmu.stage2_tlb": {
        "type": "ArmTLB",
        "children": "walker",
        "eventq_index": "0",
        "is_stage2": "true",
        "size": "32",
        "walker": "system.pim_sys3.cpu.dstage2_mmu.stage2_tlb.walker"
    },
    "system.pim_sys3.cpu.dstage2_mmu.stage2_tlb.walker": {
        "type": "ArmTableWalker",
        "clk_domain": "system.pim_sys3.clk_domain",
        "eventq_index": "0",
        "is_stage2": "true",
        "num_squash_per_cycle": "2",
        "sys": "system.pim_sys3"
    },
    "system.pim_sys3.cpu.dtb": {
        "type": "ArmTLB",
        "children": "walker",
        "eventq_index": "0",
        "is_stage2": "false",
        "size": "64",
        "walker": "system.pim_sys3.cpu.dtb.walker"
    },
    "system.pim_sys3.cpu.dtb.walker": {
        "type": "ArmTableWalker",
        "clk_domain": "system.pim_sys3.clk_domain",
        "eventq_index": "0",
        "is_stage2": "false",
        "num_squash_per_cycle": "2",
        "sys": "system.pim_sys3"
    },
    "system.pim_sys3.cpu.interrupts": {
        "type": "ArmInterrupts",
        "eventq_index": "0"
    },
    "system.pim_sys3.cpu.isa": {
        "type": "ArmISA",
        "eventq_index": "0",
        "fpsid": "1090793632",
        "id_aa64afr0_el1": "0",
        "id_aa64afr1_el1": "0",
        "id_aa64dfr0_el1": "1052678",
        "id_aa64dfr1_el1": "0",
        "id_aa64isar0_el1": "0",
        "id_aa64isar1_el1": "0",
        "id_aa64mmfr0_el1": "15728642",
        "id_aa64mmfr1_el1": "0",
        "id_aa64pfr0_el1": "17",
        "id_aa64pfr1_el1": "0",
        "id_isar0": "34607377",
        "id_isar1": "34677009",
        "id_isar2": "555950401",
        "id_isar3": "17899825",
        "id_isar4": "268501314",
        "id_isar5": "0",
        "id_mmfr0": "270536963",
        "id_mmfr1": "0",
        "id_mmfr2": "19070976",
        "id_mmfr3": "34611729",
        "id_pfr0": "49",
        "id_pfr1": "4113",
        "midr": "1091551472",
        "pmu": "Null",
        "system": "system.pim_sys3"
    },
    "system.pim_sys3.cpu.istage2_mmu": {
        "type": "ArmStage2MMU",
        "children": "stage2_tlb",
        "eventq_index": "0",
        "stage2_tlb": "system.pim_sys3.cpu.istage2_mmu.stage2_tlb",
        "tlb": "system.pim_sys3.cpu.itb"
    },
    "system.pim_sys3.cpu.istage2_mmu.stage2_tlb": {
        "type": "ArmTLB",
        "children": "walker",
        "eventq_index": "0",
        "is_stage2": "true",
        "size": "32",
        "walker": "system.pim_sys3.cpu.istage2_mmu.stage2_tlb.walker"
    },
    "system.pim_sys3.cpu.istage2_mmu.stage2_tlb.walker": {
        "type": "ArmTableWalker",
        "clk_domain": "system.pim_sys3.clk_domain",
        "eventq_index": "0",
        "is_stage2": "true",
        "num_squash_per_cycle": "2",
        "sys": "system.pim_sys3"
    },
    "system.pim_sys3.cpu.itb": {
        "type": "ArmTLB",
        "children": "walker",
        "eventq_index": "0",
        "is_stage2": "false",
        "size": "64",
        "walker": "system.pim_sys3.cpu.itb.walker"
    },
    "system.pim_sys3.cpu.itb.walker": {
        "type": "ArmTableWalker",
        "clk_domain": "system.pim_sys3.clk_domain",
        "eventq_index": "0",
        "is_stage2": "false",
        "num_squash_per_cycle": "2",
        "sys": "system.pim_sys3"
    },
    "system.pim_sys3.cpu.tracer": {
        "type": "ExeTracer",
        "eventq_index": "0"
    },
    "system.pim_sys3.cpu_voltage_domain": {
        "type": "VoltageDomain",
        "eventq_index": "0",
        "voltage": "1.000000"
    },
    "system.pim_sys3.dma": {
        "type": "ethz_DMA",
        "PIM_DMA_STATUS_ADDR": "1879085148",
        "clk_domain": "system.pim_sys3.clk_domain",
        "clk_per_ps": "1000",
        "eventq_index": "0",
        "system": "system.pim_sys3"
    },
    "system.pim_sys3.dtlb": {
        "type": "ethz_TLB",
        "DUMP_ADDRESS": "false",
        "HMC_ATOMIC_FADD": "36932",
        "HMC_ATOMIC_IMIN": "36960",
        "HMC_ATOMIC_INCR": "28696",
        "HMC_OPERAND": "28700",
        "IDEAL_REFILL": "true",
        "OS_PAGE_SHIFT": "12",
        "PIM_DTLB_IDEAL_REFILL_REG": "28672",
        "TLB_SIZE": "16",
        "clk_domain": "system.pim_sys3.clk_domain",
        "eventq_index": "0",
        "original_ranges": "0:1048575 2684354560:2751463423",
        "pim_arch": "32",
        "pim_id": "3",
        "remapped_ranges": "1882193920:1883242495 2885681152:2952790015"
    },
    "system.pim_sys3.dvfs_handler": {
        "type": "DVFSHandler",
        "enable": "false",
        "eventq_index": "0",
        "sys_clk_domain": "system.pim_sys3.clk_domain",
        "transition_latency": "100000000"
    },
    "system.pim_sys3.intrctrl": {
        "type": "IntrControl",
        "eventq_index": "0",
        "sys": "system.pim_sys3"
    },
    "system.pim_sys3.itlb": {
        "type": "ethz_TLB",
        "DUMP_ADDRESS": "false",
        "HMC_ATOMIC_FADD": "0",
        "HMC_ATOMIC_IMIN": "0",
        "HMC_ATOMIC_INCR": "0",
        "HMC_OPERAND": "0",
        "IDEAL_REFILL": "false",
        "OS_PAGE_SHIFT": "0",
        "PIM_DTLB_IDEAL_REFILL_REG": "0",
        "TLB_SIZE": "4",
        "clk_domain": "system.pim_sys3.clk_domain",
        "eventq_index": "0",
        "original_ranges": "0:1048575 2684354560:2751463423",
        "pim_arch": "32",
        "pim_id": "3",
        "remapped_ranges": "1882193920:1883242495 2885681152:2952790015"
    },
    "system.pim_sys3.p2s": {
        "type": "Bridge",
        "clk_domain": "system.pim_sys3.clk_domain",
        "delay": "10",
        "eventq_index": "0",
        "ranges": "2885681152:2952790015",
        "req_size": "32",
        "resp_size": "32",
        "serialization_enable": "false",
        "serialization_unit": "0",
        "master": "system.pim_vault_ctrls3.port",
        "slave": "system.pim_sys3.Smon.master"
    },
    "system.pim_sys3.pim_memory": {
        "type": "ethz_PIMMemory",
        "HMC_ATOMIC_INCR_ADDR": "1882222616",
        "PIM_ADDRESS_BASE": "1882193920",
        "PIM_COMMAND_ADDR": "1882230860",
        "PIM_COPROCESSOR_CMD_ADDR": "1882222612",
        "PIM_DEBUG_ADDR": "1882230884",
        "PIM_DMA_CLI_ADDR": "1882230877",
        "PIM_DMA_COMMAND_ADDR": "1882230868",
        "PIM_DMA_MEM_ADDR_ADDR": "1882222604",
        "PIM_DMA_NUMBYTES_ADDR": "1882230856",
        "PIM_DMA_SPM_ADDR_ADDR": "1882222656",
        "PIM_DTLB_IDEAL_REFILL_ADDR": "1882222592",
        "PIM_ERROR_ADDR": "1882222596",
        "PIM_INTR_ADDR": "1882230869",
        "PIM_M5_ADDR": "1882222597",
        "PIM_M5_D1_ADDR": "1882230888",
        "PIM_M5_D2_ADDR": "1882230864",
        "PIM_SLICECOUNT_ADDR": "1882230872",
        "PIM_SLICETABLE_ADDR": "1882222600",
        "PIM_SLICEVSTART_ADDR": "1882222608",
        "PIM_SREG_ADDR": "1882222624",
        "PIM_SREG_COUNT": "8",
        "PIM_STATUS_ADDR": "1882230861",
        "PIM_VREG_ADDR": "1882222660",
        "PIM_VREG_SIZE": "8192",
        "SYSTEM_NUM_CPU": "8",
        "bandwidth": "15.000000",
        "clk_domain": "system.pim_sys3.clk_domain",
        "conf_table_reported": "true",
        "eventq_index": "0",
        "in_addr_map": "true",
        "latency": "300",
        "latency_var": "0",
        "null": "false",
        "pim_arch": "32",
        "pim_id": "3",
        "range": "1882193920:1883242495",
        "port": "system.pim_sys3.pimbus.default"
    },
    "system.pim_sys3.pim_platform": {
        "type": "RealView",
        "eventq_index": "0",
        "intrctrl": "system.pim_sys3.intrctrl",
        "system": "system.pim_sys3"
    },
    "system.pim_sys3.pimbus": {
        "type": "NoncoherentXBar",
        "clk_domain": "system.pim_sys3.clk_domain",
        "eventq_index": "0",
        "header_cycles": "1",
        "use_default_range": "true",
        "width": "4",
        "default": "system.pim_sys3.pim_memory.port",
        "master": "system.pim_sys3.dma.pio system.pim_sys3.Smon.slave",
        "slave": "system.pim_sys3.dma.dma system.pim_sys3.dtlb.master system.pim_sys3.itlb.master system.pim_sys3.stlb.master system.pim_sys3.s2p.master"
    },
    "system.pim_sys3.s2p": {
        "type": "Bridge",
        "clk_domain": "system.pim_sys3.clk_domain",
        "delay": "10",
        "eventq_index": "0",
        "ranges": "1882193920:1883242495",
        "req_size": "32",
        "resp_size": "32",
        "serialization_enable": "false",
        "serialization_unit": "0"
    },
    "system.pim_sys3.stlb": {
        "type": "ethz_TLB",
        "DUMP_ADDRESS": "false",
        "HMC_ATOMIC_FADD": "0",
        "HMC_ATOMIC_IMIN": "0",
        "HMC_ATOMIC_INCR": "0",
        "HMC_OPERAND": "0",
        "IDEAL_REFILL": "false",
        "OS_PAGE_SHIFT": "0",
        "PIM_DTLB_IDEAL_REFILL_REG": "0",
        "TLB_SIZE": "4",
        "clk_domain": "system.pim_sys3.clk_domain",
        "eventq_index": "0",
        "original_ranges": "0:1048575 2684354560:2751463423",
        "pim_arch": "32",
        "pim_id": "3",
        "remapped_ranges": "1882193920:1883242495 2885681152:2952790015"
    },
    "system.pim_sys3.voltage_domain": {
        "type": "VoltageDomain",
        "eventq_index": "0",
        "voltage": "1.000000"
    },
    "system.pim_sys4": {
        "type": "ArmSystem",
        "children": "Smon clk_domain cpu cpu_voltage_domain dma dtlb dvfs_handler intrctrl itlb p2s pim_memory pim_platform pimbus s2p stlb voltage_domain",
        "boot_loader": "/home/jiwon/SMC/SMC-WORK//gem5-images/aarch-system-2014-10/binaries/resident.elf",
        "boot_osflags": "a",
        "cache_line_size": "256",
        "clk_domain": "system.pim_sys4.clk_domain",
        "eventq_index": "0",
        "flags_addr": "1",
        "gic_cpu_addr": "1",
        "have_generic_timer": "false",
        "have_large_asid_64": "false",
        "have_lpae": "false",
        "have_security": "false",
        "have_virtualization": "false",
        "highest_el_is_64": "false",
        "init_param": "0",
        "kernel": "/home/jiwon/SMC/SMC-WORK//gem5-images/aarch-system-2014-10/binaries/resident.elf",
        "kernel_addr_check": "false",
        "load_addr_mask": "4294967295",
        "load_offset": "0",
        "machine_type": "VExpress_EMM",
        "mem_mode": "timing",
        "memories": "system.pim_sys4.pim_memory",
        "multi_proc": "true",
        "num_work_ids": "16",
        "phys_addr_range_64": "40",
        "reset_addr_64": "0",
        "work_begin_ckpt_count": "0",
        "work_begin_cpu_id_exit": "-1",
        "work_begin_exit_count": "0",
        "work_cpus_ckpt_count": "0",
        "work_end_ckpt_count": "0",
        "work_end_exit_count": "0",
        "work_item_id": "-1",
        "system_port": "system.pim_sys4.stlb.slave"
    },
    "system.pim_sys4.Smon": {
        "type": "CommMonitor",
        "bandwidth_bins": "20",
        "burst_length_bins": "20",
        "clk_domain": "system.pim_sys4.clk_domain",
        "disable_addr_dists": "true",
        "disable_bandwidth_hists": "false",
        "disable_burst_length_hists": "false",
        "disable_itt_dists": "false",
        "disable_latency_hists": "false",
        "disable_outstanding_hists": "false",
        "disable_transaction_hists": "false",
        "dump_addresses": "false",
        "dump_file": "dump.txt",
        "eventq_index": "0",
        "itt_bins": "20",
        "itt_max_bin": "100000",
        "latency_bins": "20",
        "outstanding_bins": "20",
        "read_addr_mask": "18446744073709551615",
        "sample_period": "10000000",
        "system": "system.pim_sys4",
        "trace_compress": "true",
        "trace_enable": "false",
        "transaction_bins": "20",
        "write_addr_mask": "18446744073709551615",
        "master": "system.pim_sys4.p2s.slave"
    },
    "system.pim_sys4.clk_domain": {
        "type": "SrcClockDomain",
        "clock": "500",
        "domain_id": "-1",
        "eventq_index": "0",
        "init_perf_level": "0",
        "voltage_domain": "system.pim_sys4.voltage_domain"
    },
    "system.pim_sys4.cpu": {
        "type": "TimingSimpleCPU",
        "children": "dstage2_mmu dtb interrupts isa istage2_mmu itb tracer",
        "branchPred": "Null",
        "checker": "Null",
        "clk_domain": "system.pim_sys4.clk_domain",
        "cpu_id": "0",
        "do_checkpoint_insts": "true",
        "do_quiesce": "true",
        "do_statistics_insts": "true",
        "dstage2_mmu": "system.pim_sys4.cpu.dstage2_mmu",
        "dtb": "system.pim_sys4.cpu.dtb",
        "eventq_index": "0",
        "function_trace": "false",
        "function_trace_start": "0",
        "interrupts": "system.pim_sys4.cpu.interrupts",
        "isa": "system.pim_sys4.cpu.isa",
        "istage2_mmu": "system.pim_sys4.cpu.istage2_mmu",
        "itb": "system.pim_sys4.cpu.itb",
        "max_insts_all_threads": "0",
        "max_insts_any_thread": "0",
        "max_loads_all_threads": "0",
        "max_loads_any_thread": "0",
        "numThreads": "1",
        "profile": "0",
        "progress_interval": "0",
        "socket_id": "0",
        "switched_out": "false",
        "system": "system.pim_sys4",
        "tracer": "system.pim_sys4.cpu.tracer",
        "dcache_port": "system.pim_sys4.dtlb.slave",
        "icache_port": "system.pim_sys4.itlb.slave"
    },
    "system.pim_sys4.cpu.dstage2_mmu": {
        "type": "ArmStage2MMU",
        "children": "stage2_tlb",
        "eventq_index": "0",
        "stage2_tlb": "system.pim_sys4.cpu.dstage2_mmu.stage2_tlb",
        "tlb": "system.pim_sys4.cpu.dtb"
    },
    "system.pim_sys4.cpu.dstage2_mmu.stage2_tlb": {
        "type": "ArmTLB",
        "children": "walker",
        "eventq_index": "0",
        "is_stage2": "true",
        "size": "32",
        "walker": "system.pim_sys4.cpu.dstage2_mmu.stage2_tlb.walker"
    },
    "system.pim_sys4.cpu.dstage2_mmu.stage2_tlb.walker": {
        "type": "ArmTableWalker",
        "clk_domain": "system.pim_sys4.clk_domain",
        "eventq_index": "0",
        "is_stage2": "true",
        "num_squash_per_cycle": "2",
        "sys": "system.pim_sys4"
    },
    "system.pim_sys4.cpu.dtb": {
        "type": "ArmTLB",
        "children": "walker",
        "eventq_index": "0",
        "is_stage2": "false",
        "size": "64",
        "walker": "system.pim_sys4.cpu.dtb.walker"
    },
    "system.pim_sys4.cpu.dtb.walker": {
        "type": "ArmTableWalker",
        "clk_domain": "system.pim_sys4.clk_domain",
        "eventq_index": "0",
        "is_stage2": "false",
        "num_squash_per_cycle": "2",
        "sys": "system.pim_sys4"
    },
    "system.pim_sys4.cpu.interrupts": {
        "type": "ArmInterrupts",
        "eventq_index": "0"
    },
    "system.pim_sys4.cpu.isa": {
        "type": "ArmISA",
        "eventq_index": "0",
        "fpsid": "1090793632",
        "id_aa64afr0_el1": "0",
        "id_aa64afr1_el1": "0",
        "id_aa64dfr0_el1": "1052678",
        "id_aa64dfr1_el1": "0",
        "id_aa64isar0_el1": "0",
        "id_aa64isar1_el1": "0",
        "id_aa64mmfr0_el1": "15728642",
        "id_aa64mmfr1_el1": "0",
        "id_aa64pfr0_el1": "17",
        "id_aa64pfr1_el1": "0",
        "id_isar0": "34607377",
        "id_isar1": "34677009",
        "id_isar2": "555950401",
        "id_isar3": "17899825",
        "id_isar4": "268501314",
        "id_isar5": "0",
        "id_mmfr0": "270536963",
        "id_mmfr1": "0",
        "id_mmfr2": "19070976",
        "id_mmfr3": "34611729",
        "id_pfr0": "49",
        "id_pfr1": "4113",
        "midr": "1091551472",
        "pmu": "Null",
        "system": "system.pim_sys4"
    },
    "system.pim_sys4.cpu.istage2_mmu": {
        "type": "ArmStage2MMU",
        "children": "stage2_tlb",
        "eventq_index": "0",
        "stage2_tlb": "system.pim_sys4.cpu.istage2_mmu.stage2_tlb",
        "tlb": "system.pim_sys4.cpu.itb"
    },
    "system.pim_sys4.cpu.istage2_mmu.stage2_tlb": {
        "type": "ArmTLB",
        "children": "walker",
        "eventq_index": "0",
        "is_stage2": "true",
        "size": "32",
        "walker": "system.pim_sys4.cpu.istage2_mmu.stage2_tlb.walker"
    },
    "system.pim_sys4.cpu.istage2_mmu.stage2_tlb.walker": {
        "type": "ArmTableWalker",
        "clk_domain": "system.pim_sys4.clk_domain",
        "eventq_index": "0",
        "is_stage2": "true",
        "num_squash_per_cycle": "2",
        "sys": "system.pim_sys4"
    },
    "system.pim_sys4.cpu.itb": {
        "type": "ArmTLB",
        "children": "walker",
        "eventq_index": "0",
        "is_stage2": "false",
        "size": "64",
        "walker": "system.pim_sys4.cpu.itb.walker"
    },
    "system.pim_sys4.cpu.itb.walker": {
        "type": "ArmTableWalker",
        "clk_domain": "system.pim_sys4.clk_domain",
        "eventq_index": "0",
        "is_stage2": "false",
        "num_squash_per_cycle": "2",
        "sys": "system.pim_sys4"
    },
    "system.pim_sys4.cpu.tracer": {
        "type": "ExeTracer",
        "eventq_index": "0"
    },
    "system.pim_sys4.cpu_voltage_domain": {
        "type": "VoltageDomain",
        "eventq_index": "0",
        "voltage": "1.000000"
    },
    "system.pim_sys4.dma": {
        "type": "ethz_DMA",
        "PIM_DMA_STATUS_ADDR": "1879085148",
        "clk_domain": "system.pim_sys4.clk_domain",
        "clk_per_ps": "1000",
        "eventq_index": "0",
        "system": "system.pim_sys4"
    },
    "system.pim_sys4.dtlb": {
        "type": "ethz_TLB",
        "DUMP_ADDRESS": "false",
        "HMC_ATOMIC_FADD": "36932",
        "HMC_ATOMIC_IMIN": "36960",
        "HMC_ATOMIC_INCR": "28696",
        "HMC_OPERAND": "28700",
        "IDEAL_REFILL": "true",
        "OS_PAGE_SHIFT": "12",
        "PIM_DTLB_IDEAL_REFILL_REG": "28672",
        "TLB_SIZE": "16",
        "clk_domain": "system.pim_sys4.clk_domain",
        "eventq_index": "0",
        "original_ranges": "0:1048575 2684354560:2751463423",
        "pim_arch": "32",
        "pim_id": "4",
        "remapped_ranges": "1883242496:1884291071 2952790016:3019898879"
    },
    "system.pim_sys4.dvfs_handler": {
        "type": "DVFSHandler",
        "enable": "false",
        "eventq_index": "0",
        "sys_clk_domain": "system.pim_sys4.clk_domain",
        "transition_latency": "100000000"
    },
    "system.pim_sys4.intrctrl": {
        "type": "IntrControl",
        "eventq_index": "0",
        "sys": "system.pim_sys4"
    },
    "system.pim_sys4.itlb": {
        "type": "ethz_TLB",
        "DUMP_ADDRESS": "false",
        "HMC_ATOMIC_FADD": "0",
        "HMC_ATOMIC_IMIN": "0",
        "HMC_ATOMIC_INCR": "0",
        "HMC_OPERAND": "0",
        "IDEAL_REFILL": "false",
        "OS_PAGE_SHIFT": "0",
        "PIM_DTLB_IDEAL_REFILL_REG": "0",
        "TLB_SIZE": "4",
        "clk_domain": "system.pim_sys4.clk_domain",
        "eventq_index": "0",
        "original_ranges": "0:1048575 2684354560:2751463423",
        "pim_arch": "32",
        "pim_id": "4",
        "remapped_ranges": "1883242496:1884291071 2952790016:3019898879"
    },
    "system.pim_sys4.p2s": {
        "type": "Bridge",
        "clk_domain": "system.pim_sys4.clk_domain",
        "delay": "10",
        "eventq_index": "0",
        "ranges": "2952790016:3019898879",
        "req_size": "32",
        "resp_size": "32",
        "serialization_enable": "false",
        "serialization_unit": "0",
        "master": "system.pim_vault_ctrls4.port",
        "slave": "system.pim_sys4.Smon.master"
    },
    "system.pim_sys4.pim_memory": {
        "type": "ethz_PIMMemory",
        "HMC_ATOMIC_INCR_ADDR": "1883271192",
        "PIM_ADDRESS_BASE": "1883242496",
        "PIM_COMMAND_ADDR": "1883279436",
        "PIM_COPROCESSOR_CMD_ADDR": "1883271188",
        "PIM_DEBUG_ADDR": "1883279460",
        "PIM_DMA_CLI_ADDR": "1883279453",
        "PIM_DMA_COMMAND_ADDR": "1883279444",
        "PIM_DMA_MEM_ADDR_ADDR": "1883271180",
        "PIM_DMA_NUMBYTES_ADDR": "1883279432",
        "PIM_DMA_SPM_ADDR_ADDR": "1883271232",
        "PIM_DTLB_IDEAL_REFILL_ADDR": "1883271168",
        "PIM_ERROR_ADDR": "1883271172",
        "PIM_INTR_ADDR": "1883279445",
        "PIM_M5_ADDR": "1883271173",
        "PIM_M5_D1_ADDR": "1883279464",
        "PIM_M5_D2_ADDR": "1883279440",
        "PIM_SLICECOUNT_ADDR": "1883279448",
        "PIM_SLICETABLE_ADDR": "1883271176",
        "PIM_SLICEVSTART_ADDR": "1883271184",
        "PIM_SREG_ADDR": "1883271200",
        "PIM_SREG_COUNT": "8",
        "PIM_STATUS_ADDR": "1883279437",
        "PIM_VREG_ADDR": "1883271236",
        "PIM_VREG_SIZE": "8192",
        "SYSTEM_NUM_CPU": "8",
        "bandwidth": "15.000000",
        "clk_domain": "system.pim_sys4.clk_domain",
        "conf_table_reported": "true",
        "eventq_index": "0",
        "in_addr_map": "true",
        "latency": "300",
        "latency_var": "0",
        "null": "false",
        "pim_arch": "32",
        "pim_id": "4",
        "range": "1883242496:1884291071",
        "port": "system.pim_sys4.pimbus.default"
    },
    "system.pim_sys4.pim_platform": {
        "type": "RealView",
        "eventq_index": "0",
        "intrctrl": "system.pim_sys4.intrctrl",
        "system": "system.pim_sys4"
    },
    "system.pim_sys4.pimbus": {
        "type": "NoncoherentXBar",
        "clk_domain": "system.pim_sys4.clk_domain",
        "eventq_index": "0",
        "header_cycles": "1",
        "use_default_range": "true",
        "width": "4",
        "default": "system.pim_sys4.pim_memory.port",
        "master": "system.pim_sys4.dma.pio system.pim_sys4.Smon.slave",
        "slave": "system.pim_sys4.dma.dma system.pim_sys4.dtlb.master system.pim_sys4.itlb.master system.pim_sys4.stlb.master system.pim_sys4.s2p.master"
    },
    "system.pim_sys4.s2p": {
        "type": "Bridge",
        "clk_domain": "system.pim_sys4.clk_domain",
        "delay": "10",
        "eventq_index": "0",
        "ranges": "1883242496:1884291071",
        "req_size": "32",
        "resp_size": "32",
        "serialization_enable": "false",
        "serialization_unit": "0"
    },
    "system.pim_sys4.stlb": {
        "type": "ethz_TLB",
        "DUMP_ADDRESS": "false",
        "HMC_ATOMIC_FADD": "0",
        "HMC_ATOMIC_IMIN": "0",
        "HMC_ATOMIC_INCR": "0",
        "HMC_OPERAND": "0",
        "IDEAL_REFILL": "false",
        "OS_PAGE_SHIFT": "0",
        "PIM_DTLB_IDEAL_REFILL_REG": "0",
        "TLB_SIZE": "4",
        "clk_domain": "system.pim_sys4.clk_domain",
        "eventq_index": "0",
        "original_ranges": "0:1048575 2684354560:2751463423",
        "pim_arch": "32",
        "pim_id": "4",
        "remapped_ranges": "1883242496:1884291071 2952790016:3019898879"
    },
    "system.pim_sys4.voltage_domain": {
        "type": "VoltageDomain",
        "eventq_index": "0",
        "voltage": "1.000000"
    },
    "system.pim_sys5": {
        "type": "ArmSystem",
        "children": "Smon clk_domain cpu cpu_voltage_domain dma dtlb dvfs_handler intrctrl itlb p2s pim_memory pim_platform pimbus s2p stlb voltage_domain",
        "boot_loader": "/home/jiwon/SMC/SMC-WORK//gem5-images/aarch-system-2014-10/binaries/resident.elf",
        "boot_osflags": "a",
        "cache_line_size": "256",
        "clk_domain": "system.pim_sys5.clk_domain",
        "eventq_index": "0",
        "flags_addr": "1",
        "gic_cpu_addr": "1",
        "have_generic_timer": "false",
        "have_large_asid_64": "false",
        "have_lpae": "false",
        "have_security": "false",
        "have_virtualization": "false",
        "highest_el_is_64": "false",
        "init_param": "0",
        "kernel": "/home/jiwon/SMC/SMC-WORK//gem5-images/aarch-system-2014-10/binaries/resident.elf",
        "kernel_addr_check": "false",
        "load_addr_mask": "4294967295",
        "load_offset": "0",
        "machine_type": "VExpress_EMM",
        "mem_mode": "timing",
        "memories": "system.pim_sys5.pim_memory",
        "multi_proc": "true",
        "num_work_ids": "16",
        "phys_addr_range_64": "40",
        "reset_addr_64": "0",
        "work_begin_ckpt_count": "0",
        "work_begin_cpu_id_exit": "-1",
        "work_begin_exit_count": "0",
        "work_cpus_ckpt_count": "0",
        "work_end_ckpt_count": "0",
        "work_end_exit_count": "0",
        "work_item_id": "-1",
        "system_port": "system.pim_sys5.stlb.slave"
    },
    "system.pim_sys5.Smon": {
        "type": "CommMonitor",
        "bandwidth_bins": "20",
        "burst_length_bins": "20",
        "clk_domain": "system.pim_sys5.clk_domain",
        "disable_addr_dists": "true",
        "disable_bandwidth_hists": "false",
        "disable_burst_length_hists": "false",
        "disable_itt_dists": "false",
        "disable_latency_hists": "false",
        "disable_outstanding_hists": "false",
        "disable_transaction_hists": "false",
        "dump_addresses": "false",
        "dump_file": "dump.txt",
        "eventq_index": "0",
        "itt_bins": "20",
        "itt_max_bin": "100000",
        "latency_bins": "20",
        "outstanding_bins": "20",
        "read_addr_mask": "18446744073709551615",
        "sample_period": "10000000",
        "system": "system.pim_sys5",
        "trace_compress": "true",
        "trace_enable": "false",
        "transaction_bins": "20",
        "write_addr_mask": "18446744073709551615",
        "master": "system.pim_sys5.p2s.slave"
    },
    "system.pim_sys5.clk_domain": {
        "type": "SrcClockDomain",
        "clock": "500",
        "domain_id": "-1",
        "eventq_index": "0",
        "init_perf_level": "0",
        "voltage_domain": "system.pim_sys5.voltage_domain"
    },
    "system.pim_sys5.cpu": {
        "type": "TimingSimpleCPU",
        "children": "dstage2_mmu dtb interrupts isa istage2_mmu itb tracer",
        "branchPred": "Null",
        "checker": "Null",
        "clk_domain": "system.pim_sys5.clk_domain",
        "cpu_id": "0",
        "do_checkpoint_insts": "true",
        "do_quiesce": "true",
        "do_statistics_insts": "true",
        "dstage2_mmu": "system.pim_sys5.cpu.dstage2_mmu",
        "dtb": "system.pim_sys5.cpu.dtb",
        "eventq_index": "0",
        "function_trace": "false",
        "function_trace_start": "0",
        "interrupts": "system.pim_sys5.cpu.interrupts",
        "isa": "system.pim_sys5.cpu.isa",
        "istage2_mmu": "system.pim_sys5.cpu.istage2_mmu",
        "itb": "system.pim_sys5.cpu.itb",
        "max_insts_all_threads": "0",
        "max_insts_any_thread": "0",
        "max_loads_all_threads": "0",
        "max_loads_any_thread": "0",
        "numThreads": "1",
        "profile": "0",
        "progress_interval": "0",
        "socket_id": "0",
        "switched_out": "false",
        "system": "system.pim_sys5",
        "tracer": "system.pim_sys5.cpu.tracer",
        "dcache_port": "system.pim_sys5.dtlb.slave",
        "icache_port": "system.pim_sys5.itlb.slave"
    },
    "system.pim_sys5.cpu.dstage2_mmu": {
        "type": "ArmStage2MMU",
        "children": "stage2_tlb",
        "eventq_index": "0",
        "stage2_tlb": "system.pim_sys5.cpu.dstage2_mmu.stage2_tlb",
        "tlb": "system.pim_sys5.cpu.dtb"
    },
    "system.pim_sys5.cpu.dstage2_mmu.stage2_tlb": {
        "type": "ArmTLB",
        "children": "walker",
        "eventq_index": "0",
        "is_stage2": "true",
        "size": "32",
        "walker": "system.pim_sys5.cpu.dstage2_mmu.stage2_tlb.walker"
    },
    "system.pim_sys5.cpu.dstage2_mmu.stage2_tlb.walker": {
        "type": "ArmTableWalker",
        "clk_domain": "system.pim_sys5.clk_domain",
        "eventq_index": "0",
        "is_stage2": "true",
        "num_squash_per_cycle": "2",
        "sys": "system.pim_sys5"
    },
    "system.pim_sys5.cpu.dtb": {
        "type": "ArmTLB",
        "children": "walker",
        "eventq_index": "0",
        "is_stage2": "false",
        "size": "64",
        "walker": "system.pim_sys5.cpu.dtb.walker"
    },
    "system.pim_sys5.cpu.dtb.walker": {
        "type": "ArmTableWalker",
        "clk_domain": "system.pim_sys5.clk_domain",
        "eventq_index": "0",
        "is_stage2": "false",
        "num_squash_per_cycle": "2",
        "sys": "system.pim_sys5"
    },
    "system.pim_sys5.cpu.interrupts": {
        "type": "ArmInterrupts",
        "eventq_index": "0"
    },
    "system.pim_sys5.cpu.isa": {
        "type": "ArmISA",
        "eventq_index": "0",
        "fpsid": "1090793632",
        "id_aa64afr0_el1": "0",
        "id_aa64afr1_el1": "0",
        "id_aa64dfr0_el1": "1052678",
        "id_aa64dfr1_el1": "0",
        "id_aa64isar0_el1": "0",
        "id_aa64isar1_el1": "0",
        "id_aa64mmfr0_el1": "15728642",
        "id_aa64mmfr1_el1": "0",
        "id_aa64pfr0_el1": "17",
        "id_aa64pfr1_el1": "0",
        "id_isar0": "34607377",
        "id_isar1": "34677009",
        "id_isar2": "555950401",
        "id_isar3": "17899825",
        "id_isar4": "268501314",
        "id_isar5": "0",
        "id_mmfr0": "270536963",
        "id_mmfr1": "0",
        "id_mmfr2": "19070976",
        "id_mmfr3": "34611729",
        "id_pfr0": "49",
        "id_pfr1": "4113",
        "midr": "1091551472",
        "pmu": "Null",
        "system": "system.pim_sys5"
    },
    "system.pim_sys5.cpu.istage2_mmu": {
        "type": "ArmStage2MMU",
        "children": "stage2_tlb",
        "eventq_index": "0",
        "stage2_tlb": "system.pim_sys5.cpu.istage2_mmu.stage2_tlb",
        "tlb": "system.pim_sys5.cpu.itb"
    },
    "system.pim_sys5.cpu.istage2_mmu.stage2_tlb": {
        "type": "ArmTLB",
        "children": "walker",
        "eventq_index": "0",
        "is_stage2": "true",
        "size": "32",
        "walker": "system.pim_sys5.cpu.istage2_mmu.stage2_tlb.walker"
    },
    "system.pim_sys5.cpu.istage2_mmu.stage2_tlb.walker": {
        "type": "ArmTableWalker",
        "clk_domain": "system.pim_sys5.clk_domain",
        "eventq_index": "0",
        "is_stage2": "true",
        "num_squash_per_cycle": "2",
        "sys": "system.pim_sys5"
    },
    "system.pim_sys5.cpu.itb": {
        "type": "ArmTLB",
        "children": "walker",
        "eventq_index": "0",
        "is_stage2": "false",
        "size": "64",
        "walker": "system.pim_sys5.cpu.itb.walker"
    },
    "system.pim_sys5.cpu.itb.walker": {
        "type": "ArmTableWalker",
        "clk_domain": "system.pim_sys5.clk_domain",
        "eventq_index": "0",
        "is_stage2": "false",
        "num_squash_per_cycle": "2",
        "sys": "system.pim_sys5"
    },
    "system.pim_sys5.cpu.tracer": {
        "type": "ExeTracer",
        "eventq_index": "0"
    },
    "system.pim_sys5.cpu_voltage_domain": {
        "type": "VoltageDomain",
        "eventq_index": "0",
        "voltage": "1.000000"
    },
    "system.pim_sys5.dma": {
        "type": "ethz_DMA",
        "PIM_DMA_STATUS_ADDR": "1879085148",
        "clk_domain": "system.pim_sys5.clk_domain",
        "clk_per_ps": "1000",
        "eventq_index": "0",
        "system": "system.pim_sys5"
    },
    "system.pim_sys5.dtlb": {
        "type": "ethz_TLB",
        "DUMP_ADDRESS": "false",
        "HMC_ATOMIC_FADD": "36932",
        "HMC_ATOMIC_IMIN": "36960",
        "HMC_ATOMIC_INCR": "28696",
        "HMC_OPERAND": "28700",
        "IDEAL_REFILL": "true",
        "OS_PAGE_SHIFT": "12",
        "PIM_DTLB_IDEAL_REFILL_REG": "28672",
        "TLB_SIZE": "16",
        "clk_domain": "system.pim_sys5.clk_domain",
        "eventq_index": "0",
        "original_ranges": "0:1048575 2684354560:2751463423",
        "pim_arch": "32",
        "pim_id": "5",
        "remapped_ranges": "1884291072:1885339647 3019898880:3087007743"
    },
    "system.pim_sys5.dvfs_handler": {
        "type": "DVFSHandler",
        "enable": "false",
        "eventq_index": "0",
        "sys_clk_domain": "system.pim_sys5.clk_domain",
        "transition_latency": "100000000"
    },
    "system.pim_sys5.intrctrl": {
        "type": "IntrControl",
        "eventq_index": "0",
        "sys": "system.pim_sys5"
    },
    "system.pim_sys5.itlb": {
        "type": "ethz_TLB",
        "DUMP_ADDRESS": "false",
        "HMC_ATOMIC_FADD": "0",
        "HMC_ATOMIC_IMIN": "0",
        "HMC_ATOMIC_INCR": "0",
        "HMC_OPERAND": "0",
        "IDEAL_REFILL": "false",
        "OS_PAGE_SHIFT": "0",
        "PIM_DTLB_IDEAL_REFILL_REG": "0",
        "TLB_SIZE": "4",
        "clk_domain": "system.pim_sys5.clk_domain",
        "eventq_index": "0",
        "original_ranges": "0:1048575 2684354560:2751463423",
        "pim_arch": "32",
        "pim_id": "5",
        "remapped_ranges": "1884291072:1885339647 3019898880:3087007743"
    },
    "system.pim_sys5.p2s": {
        "type": "Bridge",
        "clk_domain": "system.pim_sys5.clk_domain",
        "delay": "10",
        "eventq_index": "0",
        "ranges": "3019898880:3087007743",
        "req_size": "32",
        "resp_size": "32",
        "serialization_enable": "false",
        "serialization_unit": "0",
        "master": "system.pim_vault_ctrls5.port",
        "slave": "system.pim_sys5.Smon.master"
    },
    "system.pim_sys5.pim_memory": {
        "type": "ethz_PIMMemory",
        "HMC_ATOMIC_INCR_ADDR": "1884319768",
        "PIM_ADDRESS_BASE": "1884291072",
        "PIM_COMMAND_ADDR": "1884328012",
        "PIM_COPROCESSOR_CMD_ADDR": "1884319764",
        "PIM_DEBUG_ADDR": "1884328036",
        "PIM_DMA_CLI_ADDR": "1884328029",
        "PIM_DMA_COMMAND_ADDR": "1884328020",
        "PIM_DMA_MEM_ADDR_ADDR": "1884319756",
        "PIM_DMA_NUMBYTES_ADDR": "1884328008",
        "PIM_DMA_SPM_ADDR_ADDR": "1884319808",
        "PIM_DTLB_IDEAL_REFILL_ADDR": "1884319744",
        "PIM_ERROR_ADDR": "1884319748",
        "PIM_INTR_ADDR": "1884328021",
        "PIM_M5_ADDR": "1884319749",
        "PIM_M5_D1_ADDR": "1884328040",
        "PIM_M5_D2_ADDR": "1884328016",
        "PIM_SLICECOUNT_ADDR": "1884328024",
        "PIM_SLICETABLE_ADDR": "1884319752",
        "PIM_SLICEVSTART_ADDR": "1884319760",
        "PIM_SREG_ADDR": "1884319776",
        "PIM_SREG_COUNT": "8",
        "PIM_STATUS_ADDR": "1884328013",
        "PIM_VREG_ADDR": "1884319812",
        "PIM_VREG_SIZE": "8192",
        "SYSTEM_NUM_CPU": "8",
        "bandwidth": "15.000000",
        "clk_domain": "system.pim_sys5.clk_domain",
        "conf_table_reported": "true",
        "eventq_index": "0",
        "in_addr_map": "true",
        "latency": "300",
        "latency_var": "0",
        "null": "false",
        "pim_arch": "32",
        "pim_id": "5",
        "range": "1884291072:1885339647",
        "port": "system.pim_sys5.pimbus.default"
    },
    "system.pim_sys5.pim_platform": {
        "type": "RealView",
        "eventq_index": "0",
        "intrctrl": "system.pim_sys5.intrctrl",
        "system": "system.pim_sys5"
    },
    "system.pim_sys5.pimbus": {
        "type": "NoncoherentXBar",
        "clk_domain": "system.pim_sys5.clk_domain",
        "eventq_index": "0",
        "header_cycles": "1",
        "use_default_range": "true",
        "width": "4",
        "default": "system.pim_sys5.pim_memory.port",
        "master": "system.pim_sys5.dma.pio system.pim_sys5.Smon.slave",
        "slave": "system.pim_sys5.dma.dma system.pim_sys5.dtlb.master system.pim_sys5.itlb.master system.pim_sys5.stlb.master system.pim_sys5.s2p.master"
    },
    "system.pim_sys5.s2p": {
        "type": "Bridge",
        "clk_domain": "system.pim_sys5.clk_domain",
        "delay": "10",
        "eventq_index": "0",
        "ranges": "1884291072:1885339647",
        "req_size": "32",
        "resp_size": "32",
        "serialization_enable": "false",
        "serialization_unit": "0"
    },
    "system.pim_sys5.stlb": {
        "type": "ethz_TLB",
        "DUMP_ADDRESS": "false",
        "HMC_ATOMIC_FADD": "0",
        "HMC_ATOMIC_IMIN": "0",
        "HMC_ATOMIC_INCR": "0",
        "HMC_OPERAND": "0",
        "IDEAL_REFILL": "false",
        "OS_PAGE_SHIFT": "0",
        "PIM_DTLB_IDEAL_REFILL_REG": "0",
        "TLB_SIZE": "4",
        "clk_domain": "system.pim_sys5.clk_domain",
        "eventq_index": "0",
        "original_ranges": "0:1048575 2684354560:2751463423",
        "pim_arch": "32",
        "pim_id": "5",
        "remapped_ranges": "1884291072:1885339647 3019898880:3087007743"
    },
    "system.pim_sys5.voltage_domain": {
        "type": "VoltageDomain",
        "eventq_index": "0",
        "voltage": "1.000000"
    },
    "system.pim_sys6": {
        "type": "ArmSystem",
        "children": "Smon clk_domain cpu cpu_voltage_domain dma dtlb dvfs_handler intrctrl itlb p2s pim_memory pim_platform pimbus s2p stlb voltage_domain",
        "boot_loader": "/home/jiwon/SMC/SMC-WORK//gem5-images/aarch-system-2014-10/binaries/resident.elf",
        "boot_osflags": "a",
        "cache_line_size": "256",
        "clk_domain": "system.pim_sys6.clk_domain",
        "eventq_index": "0",
        "flags_addr": "1",
        "gic_cpu_addr": "1",
        "have_generic_timer": "false",
        "have_large_asid_64": "false",
        "have_lpae": "false",
        "have_security": "false",
        "have_virtualization": "false",
        "highest_el_is_64": "false",
        "init_param": "0",
        "kernel": "/home/jiwon/SMC/SMC-WORK//gem5-images/aarch-system-2014-10/binaries/resident.elf",
        "kernel_addr_check": "false",
        "load_addr_mask": "4294967295",
        "load_offset": "0",
        "machine_type": "VExpress_EMM",
        "mem_mode": "timing",
        "memories": "system.pim_sys6.pim_memory",
        "multi_proc": "true",
        "num_work_ids": "16",
        "phys_addr_range_64": "40",
        "reset_addr_64": "0",
        "work_begin_ckpt_count": "0",
        "work_begin_cpu_id_exit": "-1",
        "work_begin_exit_count": "0",
        "work_cpus_ckpt_count": "0",
        "work_end_ckpt_count": "0",
        "work_end_exit_count": "0",
        "work_item_id": "-1",
        "system_port": "system.pim_sys6.stlb.slave"
    },
    "system.pim_sys6.Smon": {
        "type": "CommMonitor",
        "bandwidth_bins": "20",
        "burst_length_bins": "20",
        "clk_domain": "system.pim_sys6.clk_domain",
        "disable_addr_dists": "true",
        "disable_bandwidth_hists": "false",
        "disable_burst_length_hists": "false",
        "disable_itt_dists": "false",
        "disable_latency_hists": "false",
        "disable_outstanding_hists": "false",
        "disable_transaction_hists": "false",
        "dump_addresses": "false",
        "dump_file": "dump.txt",
        "eventq_index": "0",
        "itt_bins": "20",
        "itt_max_bin": "100000",
        "latency_bins": "20",
        "outstanding_bins": "20",
        "read_addr_mask": "18446744073709551615",
        "sample_period": "10000000",
        "system": "system.pim_sys6",
        "trace_compress": "true",
        "trace_enable": "false",
        "transaction_bins": "20",
        "write_addr_mask": "18446744073709551615",
        "master": "system.pim_sys6.p2s.slave"
    },
    "system.pim_sys6.clk_domain": {
        "type": "SrcClockDomain",
        "clock": "500",
        "domain_id": "-1",
        "eventq_index": "0",
        "init_perf_level": "0",
        "voltage_domain": "system.pim_sys6.voltage_domain"
    },
    "system.pim_sys6.cpu": {
        "type": "TimingSimpleCPU",
        "children": "dstage2_mmu dtb interrupts isa istage2_mmu itb tracer",
        "branchPred": "Null",
        "checker": "Null",
        "clk_domain": "system.pim_sys6.clk_domain",
        "cpu_id": "0",
        "do_checkpoint_insts": "true",
        "do_quiesce": "true",
        "do_statistics_insts": "true",
        "dstage2_mmu": "system.pim_sys6.cpu.dstage2_mmu",
        "dtb": "system.pim_sys6.cpu.dtb",
        "eventq_index": "0",
        "function_trace": "false",
        "function_trace_start": "0",
        "interrupts": "system.pim_sys6.cpu.interrupts",
        "isa": "system.pim_sys6.cpu.isa",
        "istage2_mmu": "system.pim_sys6.cpu.istage2_mmu",
        "itb": "system.pim_sys6.cpu.itb",
        "max_insts_all_threads": "0",
        "max_insts_any_thread": "0",
        "max_loads_all_threads": "0",
        "max_loads_any_thread": "0",
        "numThreads": "1",
        "profile": "0",
        "progress_interval": "0",
        "socket_id": "0",
        "switched_out": "false",
        "system": "system.pim_sys6",
        "tracer": "system.pim_sys6.cpu.tracer",
        "dcache_port": "system.pim_sys6.dtlb.slave",
        "icache_port": "system.pim_sys6.itlb.slave"
    },
    "system.pim_sys6.cpu.dstage2_mmu": {
        "type": "ArmStage2MMU",
        "children": "stage2_tlb",
        "eventq_index": "0",
        "stage2_tlb": "system.pim_sys6.cpu.dstage2_mmu.stage2_tlb",
        "tlb": "system.pim_sys6.cpu.dtb"
    },
    "system.pim_sys6.cpu.dstage2_mmu.stage2_tlb": {
        "type": "ArmTLB",
        "children": "walker",
        "eventq_index": "0",
        "is_stage2": "true",
        "size": "32",
        "walker": "system.pim_sys6.cpu.dstage2_mmu.stage2_tlb.walker"
    },
    "system.pim_sys6.cpu.dstage2_mmu.stage2_tlb.walker": {
        "type": "ArmTableWalker",
        "clk_domain": "system.pim_sys6.clk_domain",
        "eventq_index": "0",
        "is_stage2": "true",
        "num_squash_per_cycle": "2",
        "sys": "system.pim_sys6"
    },
    "system.pim_sys6.cpu.dtb": {
        "type": "ArmTLB",
        "children": "walker",
        "eventq_index": "0",
        "is_stage2": "false",
        "size": "64",
        "walker": "system.pim_sys6.cpu.dtb.walker"
    },
    "system.pim_sys6.cpu.dtb.walker": {
        "type": "ArmTableWalker",
        "clk_domain": "system.pim_sys6.clk_domain",
        "eventq_index": "0",
        "is_stage2": "false",
        "num_squash_per_cycle": "2",
        "sys": "system.pim_sys6"
    },
    "system.pim_sys6.cpu.interrupts": {
        "type": "ArmInterrupts",
        "eventq_index": "0"
    },
    "system.pim_sys6.cpu.isa": {
        "type": "ArmISA",
        "eventq_index": "0",
        "fpsid": "1090793632",
        "id_aa64afr0_el1": "0",
        "id_aa64afr1_el1": "0",
        "id_aa64dfr0_el1": "1052678",
        "id_aa64dfr1_el1": "0",
        "id_aa64isar0_el1": "0",
        "id_aa64isar1_el1": "0",
        "id_aa64mmfr0_el1": "15728642",
        "id_aa64mmfr1_el1": "0",
        "id_aa64pfr0_el1": "17",
        "id_aa64pfr1_el1": "0",
        "id_isar0": "34607377",
        "id_isar1": "34677009",
        "id_isar2": "555950401",
        "id_isar3": "17899825",
        "id_isar4": "268501314",
        "id_isar5": "0",
        "id_mmfr0": "270536963",
        "id_mmfr1": "0",
        "id_mmfr2": "19070976",
        "id_mmfr3": "34611729",
        "id_pfr0": "49",
        "id_pfr1": "4113",
        "midr": "1091551472",
        "pmu": "Null",
        "system": "system.pim_sys6"
    },
    "system.pim_sys6.cpu.istage2_mmu": {
        "type": "ArmStage2MMU",
        "children": "stage2_tlb",
        "eventq_index": "0",
        "stage2_tlb": "system.pim_sys6.cpu.istage2_mmu.stage2_tlb",
        "tlb": "system.pim_sys6.cpu.itb"
    },
    "system.pim_sys6.cpu.istage2_mmu.stage2_tlb": {
        "type": "ArmTLB",
        "children": "walker",
        "eventq_index": "0",
        "is_stage2": "true",
        "size": "32",
        "walker": "system.pim_sys6.cpu.istage2_mmu.stage2_tlb.walker"
    },
    "system.pim_sys6.cpu.istage2_mmu.stage2_tlb.walker": {
        "type": "ArmTableWalker",
        "clk_domain": "system.pim_sys6.clk_domain",
        "eventq_index": "0",
        "is_stage2": "true",
        "num_squash_per_cycle": "2",
        "sys": "system.pim_sys6"
    },
    "system.pim_sys6.cpu.itb": {
        "type": "ArmTLB",
        "children": "walker",
        "eventq_index": "0",
        "is_stage2": "false",
        "size": "64",
        "walker": "system.pim_sys6.cpu.itb.walker"
    },
    "system.pim_sys6.cpu.itb.walker": {
        "type": "ArmTableWalker",
        "clk_domain": "system.pim_sys6.clk_domain",
        "eventq_index": "0",
        "is_stage2": "false",
        "num_squash_per_cycle": "2",
        "sys": "system.pim_sys6"
    },
    "system.pim_sys6.cpu.tracer": {
        "type": "ExeTracer",
        "eventq_index": "0"
    },
    "system.pim_sys6.cpu_voltage_domain": {
        "type": "VoltageDomain",
        "eventq_index": "0",
        "voltage": "1.000000"
    },
    "system.pim_sys6.dma": {
        "type": "ethz_DMA",
        "PIM_DMA_STATUS_ADDR": "1879085148",
        "clk_domain": "system.pim_sys6.clk_domain",
        "clk_per_ps": "1000",
        "eventq_index": "0",
        "system": "system.pim_sys6"
    },
    "system.pim_sys6.dtlb": {
        "type": "ethz_TLB",
        "DUMP_ADDRESS": "false",
        "HMC_ATOMIC_FADD": "36932",
        "HMC_ATOMIC_IMIN": "36960",
        "HMC_ATOMIC_INCR": "28696",
        "HMC_OPERAND": "28700",
        "IDEAL_REFILL": "true",
        "OS_PAGE_SHIFT": "12",
        "PIM_DTLB_IDEAL_REFILL_REG": "28672",
        "TLB_SIZE": "16",
        "clk_domain": "system.pim_sys6.clk_domain",
        "eventq_index": "0",
        "original_ranges": "0:1048575 2684354560:2751463423",
        "pim_arch": "32",
        "pim_id": "6",
        "remapped_ranges": "1885339648:1886388223 3087007744:3154116607"
    },
    "system.pim_sys6.dvfs_handler": {
        "type": "DVFSHandler",
        "enable": "false",
        "eventq_index": "0",
        "sys_clk_domain": "system.pim_sys6.clk_domain",
        "transition_latency": "100000000"
    },
    "system.pim_sys6.intrctrl": {
        "type": "IntrControl",
        "eventq_index": "0",
        "sys": "system.pim_sys6"
    },
    "system.pim_sys6.itlb": {
        "type": "ethz_TLB",
        "DUMP_ADDRESS": "false",
        "HMC_ATOMIC_FADD": "0",
        "HMC_ATOMIC_IMIN": "0",
        "HMC_ATOMIC_INCR": "0",
        "HMC_OPERAND": "0",
        "IDEAL_REFILL": "false",
        "OS_PAGE_SHIFT": "0",
        "PIM_DTLB_IDEAL_REFILL_REG": "0",
        "TLB_SIZE": "4",
        "clk_domain": "system.pim_sys6.clk_domain",
        "eventq_index": "0",
        "original_ranges": "0:1048575 2684354560:2751463423",
        "pim_arch": "32",
        "pim_id": "6",
        "remapped_ranges": "1885339648:1886388223 3087007744:3154116607"
    },
    "system.pim_sys6.p2s": {
        "type": "Bridge",
        "clk_domain": "system.pim_sys6.clk_domain",
        "delay": "10",
        "eventq_index": "0",
        "ranges": "3087007744:3154116607",
        "req_size": "32",
        "resp_size": "32",
        "serialization_enable": "false",
        "serialization_unit": "0",
        "master": "system.pim_vault_ctrls6.port",
        "slave": "system.pim_sys6.Smon.master"
    },
    "system.pim_sys6.pim_memory": {
        "type": "ethz_PIMMemory",
        "HMC_ATOMIC_INCR_ADDR": "1885368344",
        "PIM_ADDRESS_BASE": "1885339648",
        "PIM_COMMAND_ADDR": "1885376588",
        "PIM_COPROCESSOR_CMD_ADDR": "1885368340",
        "PIM_DEBUG_ADDR": "1885376612",
        "PIM_DMA_CLI_ADDR": "1885376605",
        "PIM_DMA_COMMAND_ADDR": "1885376596",
        "PIM_DMA_MEM_ADDR_ADDR": "1885368332",
        "PIM_DMA_NUMBYTES_ADDR": "1885376584",
        "PIM_DMA_SPM_ADDR_ADDR": "1885368384",
        "PIM_DTLB_IDEAL_REFILL_ADDR": "1885368320",
        "PIM_ERROR_ADDR": "1885368324",
        "PIM_INTR_ADDR": "1885376597",
        "PIM_M5_ADDR": "1885368325",
        "PIM_M5_D1_ADDR": "1885376616",
        "PIM_M5_D2_ADDR": "1885376592",
        "PIM_SLICECOUNT_ADDR": "1885376600",
        "PIM_SLICETABLE_ADDR": "1885368328",
        "PIM_SLICEVSTART_ADDR": "1885368336",
        "PIM_SREG_ADDR": "1885368352",
        "PIM_SREG_COUNT": "8",
        "PIM_STATUS_ADDR": "1885376589",
        "PIM_VREG_ADDR": "1885368388",
        "PIM_VREG_SIZE": "8192",
        "SYSTEM_NUM_CPU": "8",
        "bandwidth": "15.000000",
        "clk_domain": "system.pim_sys6.clk_domain",
        "conf_table_reported": "true",
        "eventq_index": "0",
        "in_addr_map": "true",
        "latency": "300",
        "latency_var": "0",
        "null": "false",
        "pim_arch": "32",
        "pim_id": "6",
        "range": "1885339648:1886388223",
        "port": "system.pim_sys6.pimbus.default"
    },
    "system.pim_sys6.pim_platform": {
        "type": "RealView",
        "eventq_index": "0",
        "intrctrl": "system.pim_sys6.intrctrl",
        "system": "system.pim_sys6"
    },
    "system.pim_sys6.pimbus": {
        "type": "NoncoherentXBar",
        "clk_domain": "system.pim_sys6.clk_domain",
        "eventq_index": "0",
        "header_cycles": "1",
        "use_default_range": "true",
        "width": "4",
        "default": "system.pim_sys6.pim_memory.port",
        "master": "system.pim_sys6.dma.pio system.pim_sys6.Smon.slave",
        "slave": "system.pim_sys6.dma.dma system.pim_sys6.dtlb.master system.pim_sys6.itlb.master system.pim_sys6.stlb.master system.pim_sys6.s2p.master"
    },
    "system.pim_sys6.s2p": {
        "type": "Bridge",
        "clk_domain": "system.pim_sys6.clk_domain",
        "delay": "10",
        "eventq_index": "0",
        "ranges": "1885339648:1886388223",
        "req_size": "32",
        "resp_size": "32",
        "serialization_enable": "false",
        "serialization_unit": "0"
    },
    "system.pim_sys6.stlb": {
        "type": "ethz_TLB",
        "DUMP_ADDRESS": "false",
        "HMC_ATOMIC_FADD": "0",
        "HMC_ATOMIC_IMIN": "0",
        "HMC_ATOMIC_INCR": "0",
        "HMC_OPERAND": "0",
        "IDEAL_REFILL": "false",
        "OS_PAGE_SHIFT": "0",
        "PIM_DTLB_IDEAL_REFILL_REG": "0",
        "TLB_SIZE": "4",
        "clk_domain": "system.pim_sys6.clk_domain",
        "eventq_index": "0",
        "original_ranges": "0:1048575 2684354560:2751463423",
        "pim_arch": "32",
        "pim_id": "6",
        "remapped_ranges": "1885339648:1886388223 3087007744:3154116607"
    },
    "system.pim_sys6.voltage_domain": {
        "type": "VoltageDomain",
        "eventq_index": "0",
        "voltage": "1.000000"
    },
    "system.pim_sys7": {
        "type": "ArmSystem",
        "children": "Smon clk_domain cpu cpu_voltage_domain dma dtlb dvfs_handler intrctrl itlb p2s pim_memory pim_platform pimbus s2p stlb voltage_domain",
        "boot_loader": "/home/jiwon/SMC/SMC-WORK//gem5-images/aarch-system-2014-10/binaries/resident.elf",
        "boot_osflags": "a",
        "cache_line_size": "256",
        "clk_domain": "system.pim_sys7.clk_domain",
        "eventq_index": "0",
        "flags_addr": "1",
        "gic_cpu_addr": "1",
        "have_generic_timer": "false",
        "have_large_asid_64": "false",
        "have_lpae": "false",
        "have_security": "false",
        "have_virtualization": "false",
        "highest_el_is_64": "false",
        "init_param": "0",
        "kernel": "/home/jiwon/SMC/SMC-WORK//gem5-images/aarch-system-2014-10/binaries/resident.elf",
        "kernel_addr_check": "false",
        "load_addr_mask": "4294967295",
        "load_offset": "0",
        "machine_type": "VExpress_EMM",
        "mem_mode": "timing",
        "memories": "system.pim_sys7.pim_memory",
        "multi_proc": "true",
        "num_work_ids": "16",
        "phys_addr_range_64": "40",
        "reset_addr_64": "0",
        "work_begin_ckpt_count": "0",
        "work_begin_cpu_id_exit": "-1",
        "work_begin_exit_count": "0",
        "work_cpus_ckpt_count": "0",
        "work_end_ckpt_count": "0",
        "work_end_exit_count": "0",
        "work_item_id": "-1",
        "system_port": "system.pim_sys7.stlb.slave"
    },
    "system.pim_sys7.Smon": {
        "type": "CommMonitor",
        "bandwidth_bins": "20",
        "burst_length_bins": "20",
        "clk_domain": "system.pim_sys7.clk_domain",
        "disable_addr_dists": "true",
        "disable_bandwidth_hists": "false",
        "disable_burst_length_hists": "false",
        "disable_itt_dists": "false",
        "disable_latency_hists": "false",
        "disable_outstanding_hists": "false",
        "disable_transaction_hists": "false",
        "dump_addresses": "false",
        "dump_file": "dump.txt",
        "eventq_index": "0",
        "itt_bins": "20",
        "itt_max_bin": "100000",
        "latency_bins": "20",
        "outstanding_bins": "20",
        "read_addr_mask": "18446744073709551615",
        "sample_period": "10000000",
        "system": "system.pim_sys7",
        "trace_compress": "true",
        "trace_enable": "false",
        "transaction_bins": "20",
        "write_addr_mask": "18446744073709551615",
        "master": "system.pim_sys7.p2s.slave"
    },
    "system.pim_sys7.clk_domain": {
        "type": "SrcClockDomain",
        "clock": "500",
        "domain_id": "-1",
        "eventq_index": "0",
        "init_perf_level": "0",
        "voltage_domain": "system.pim_sys7.voltage_domain"
    },
    "system.pim_sys7.cpu": {
        "type": "TimingSimpleCPU",
        "children": "dstage2_mmu dtb interrupts isa istage2_mmu itb tracer",
        "branchPred": "Null",
        "checker": "Null",
        "clk_domain": "system.pim_sys7.clk_domain",
        "cpu_id": "0",
        "do_checkpoint_insts": "true",
        "do_quiesce": "true",
        "do_statistics_insts": "true",
        "dstage2_mmu": "system.pim_sys7.cpu.dstage2_mmu",
        "dtb": "system.pim_sys7.cpu.dtb",
        "eventq_index": "0",
        "function_trace": "false",
        "function_trace_start": "0",
        "interrupts": "system.pim_sys7.cpu.interrupts",
        "isa": "system.pim_sys7.cpu.isa",
        "istage2_mmu": "system.pim_sys7.cpu.istage2_mmu",
        "itb": "system.pim_sys7.cpu.itb",
        "max_insts_all_threads": "0",
        "max_insts_any_thread": "0",
        "max_loads_all_threads": "0",
        "max_loads_any_thread": "0",
        "numThreads": "1",
        "profile": "0",
        "progress_interval": "0",
        "socket_id": "0",
        "switched_out": "false",
        "system": "system.pim_sys7",
        "tracer": "system.pim_sys7.cpu.tracer",
        "dcache_port": "system.pim_sys7.dtlb.slave",
        "icache_port": "system.pim_sys7.itlb.slave"
    },
    "system.pim_sys7.cpu.dstage2_mmu": {
        "type": "ArmStage2MMU",
        "children": "stage2_tlb",
        "eventq_index": "0",
        "stage2_tlb": "system.pim_sys7.cpu.dstage2_mmu.stage2_tlb",
        "tlb": "system.pim_sys7.cpu.dtb"
    },
    "system.pim_sys7.cpu.dstage2_mmu.stage2_tlb": {
        "type": "ArmTLB",
        "children": "walker",
        "eventq_index": "0",
        "is_stage2": "true",
        "size": "32",
        "walker": "system.pim_sys7.cpu.dstage2_mmu.stage2_tlb.walker"
    },
    "system.pim_sys7.cpu.dstage2_mmu.stage2_tlb.walker": {
        "type": "ArmTableWalker",
        "clk_domain": "system.pim_sys7.clk_domain",
        "eventq_index": "0",
        "is_stage2": "true",
        "num_squash_per_cycle": "2",
        "sys": "system.pim_sys7"
    },
    "system.pim_sys7.cpu.dtb": {
        "type": "ArmTLB",
        "children": "walker",
        "eventq_index": "0",
        "is_stage2": "false",
        "size": "64",
        "walker": "system.pim_sys7.cpu.dtb.walker"
    },
    "system.pim_sys7.cpu.dtb.walker": {
        "type": "ArmTableWalker",
        "clk_domain": "system.pim_sys7.clk_domain",
        "eventq_index": "0",
        "is_stage2": "false",
        "num_squash_per_cycle": "2",
        "sys": "system.pim_sys7"
    },
    "system.pim_sys7.cpu.interrupts": {
        "type": "ArmInterrupts",
        "eventq_index": "0"
    },
    "system.pim_sys7.cpu.isa": {
        "type": "ArmISA",
        "eventq_index": "0",
        "fpsid": "1090793632",
        "id_aa64afr0_el1": "0",
        "id_aa64afr1_el1": "0",
        "id_aa64dfr0_el1": "1052678",
        "id_aa64dfr1_el1": "0",
        "id_aa64isar0_el1": "0",
        "id_aa64isar1_el1": "0",
        "id_aa64mmfr0_el1": "15728642",
        "id_aa64mmfr1_el1": "0",
        "id_aa64pfr0_el1": "17",
        "id_aa64pfr1_el1": "0",
        "id_isar0": "34607377",
        "id_isar1": "34677009",
        "id_isar2": "555950401",
        "id_isar3": "17899825",
        "id_isar4": "268501314",
        "id_isar5": "0",
        "id_mmfr0": "270536963",
        "id_mmfr1": "0",
        "id_mmfr2": "19070976",
        "id_mmfr3": "34611729",
        "id_pfr0": "49",
        "id_pfr1": "4113",
        "midr": "1091551472",
        "pmu": "Null",
        "system": "system.pim_sys7"
    },
    "system.pim_sys7.cpu.istage2_mmu": {
        "type": "ArmStage2MMU",
        "children": "stage2_tlb",
        "eventq_index": "0",
        "stage2_tlb": "system.pim_sys7.cpu.istage2_mmu.stage2_tlb",
        "tlb": "system.pim_sys7.cpu.itb"
    },
    "system.pim_sys7.cpu.istage2_mmu.stage2_tlb": {
        "type": "ArmTLB",
        "children": "walker",
        "eventq_index": "0",
        "is_stage2": "true",
        "size": "32",
        "walker": "system.pim_sys7.cpu.istage2_mmu.stage2_tlb.walker"
    },
    "system.pim_sys7.cpu.istage2_mmu.stage2_tlb.walker": {
        "type": "ArmTableWalker",
        "clk_domain": "system.pim_sys7.clk_domain",
        "eventq_index": "0",
        "is_stage2": "true",
        "num_squash_per_cycle": "2",
        "sys": "system.pim_sys7"
    },
    "system.pim_sys7.cpu.itb": {
        "type": "ArmTLB",
        "children": "walker",
        "eventq_index": "0",
        "is_stage2": "false",
        "size": "64",
        "walker": "system.pim_sys7.cpu.itb.walker"
    },
    "system.pim_sys7.cpu.itb.walker": {
        "type": "ArmTableWalker",
        "clk_domain": "system.pim_sys7.clk_domain",
        "eventq_index": "0",
        "is_stage2": "false",
        "num_squash_per_cycle": "2",
        "sys": "system.pim_sys7"
    },
    "system.pim_sys7.cpu.tracer": {
        "type": "ExeTracer",
        "eventq_index": "0"
    },
    "system.pim_sys7.cpu_voltage_domain": {
        "type": "VoltageDomain",
        "eventq_index": "0",
        "voltage": "1.000000"
    },
    "system.pim_sys7.dma": {
        "type": "ethz_DMA",
        "PIM_DMA_STATUS_ADDR": "1879085148",
        "clk_domain": "system.pim_sys7.clk_domain",
        "clk_per_ps": "1000",
        "eventq_index": "0",
        "system": "system.pim_sys7"
    },
    "system.pim_sys7.dtlb": {
        "type": "ethz_TLB",
        "DUMP_ADDRESS": "false",
        "HMC_ATOMIC_FADD": "36932",
        "HMC_ATOMIC_IMIN": "36960",
        "HMC_ATOMIC_INCR": "28696",
        "HMC_OPERAND": "28700",
        "IDEAL_REFILL": "true",
        "OS_PAGE_SHIFT": "12",
        "PIM_DTLB_IDEAL_REFILL_REG": "28672",
        "TLB_SIZE": "16",
        "clk_domain": "system.pim_sys7.clk_domain",
        "eventq_index": "0",
        "original_ranges": "0:1048575 2684354560:2751463423",
        "pim_arch": "32",
        "pim_id": "7",
        "remapped_ranges": "1886388224:1887436799 3154116608:3221225471"
    },
    "system.pim_sys7.dvfs_handler": {
        "type": "DVFSHandler",
        "enable": "false",
        "eventq_index": "0",
        "sys_clk_domain": "system.pim_sys7.clk_domain",
        "transition_latency": "100000000"
    },
    "system.pim_sys7.intrctrl": {
        "type": "IntrControl",
        "eventq_index": "0",
        "sys": "system.pim_sys7"
    },
    "system.pim_sys7.itlb": {
        "type": "ethz_TLB",
        "DUMP_ADDRESS": "false",
        "HMC_ATOMIC_FADD": "0",
        "HMC_ATOMIC_IMIN": "0",
        "HMC_ATOMIC_INCR": "0",
        "HMC_OPERAND": "0",
        "IDEAL_REFILL": "false",
        "OS_PAGE_SHIFT": "0",
        "PIM_DTLB_IDEAL_REFILL_REG": "0",
        "TLB_SIZE": "4",
        "clk_domain": "system.pim_sys7.clk_domain",
        "eventq_index": "0",
        "original_ranges": "0:1048575 2684354560:2751463423",
        "pim_arch": "32",
        "pim_id": "7",
        "remapped_ranges": "1886388224:1887436799 3154116608:3221225471"
    },
    "system.pim_sys7.p2s": {
        "type": "Bridge",
        "clk_domain": "system.pim_sys7.clk_domain",
        "delay": "10",
        "eventq_index": "0",
        "ranges": "3154116608:3221225471",
        "req_size": "32",
        "resp_size": "32",
        "serialization_enable": "false",
        "serialization_unit": "0",
        "master": "system.pim_vault_ctrls7.port",
        "slave": "system.pim_sys7.Smon.master"
    },
    "system.pim_sys7.pim_memory": {
        "type": "ethz_PIMMemory",
        "HMC_ATOMIC_INCR_ADDR": "1886416920",
        "PIM_ADDRESS_BASE": "1886388224",
        "PIM_COMMAND_ADDR": "1886425164",
        "PIM_COPROCESSOR_CMD_ADDR": "1886416916",
        "PIM_DEBUG_ADDR": "1886425188",
        "PIM_DMA_CLI_ADDR": "1886425181",
        "PIM_DMA_COMMAND_ADDR": "1886425172",
        "PIM_DMA_MEM_ADDR_ADDR": "1886416908",
        "PIM_DMA_NUMBYTES_ADDR": "1886425160",
        "PIM_DMA_SPM_ADDR_ADDR": "1886416960",
        "PIM_DTLB_IDEAL_REFILL_ADDR": "1886416896",
        "PIM_ERROR_ADDR": "1886416900",
        "PIM_INTR_ADDR": "1886425173",
        "PIM_M5_ADDR": "1886416901",
        "PIM_M5_D1_ADDR": "1886425192",
        "PIM_M5_D2_ADDR": "1886425168",
        "PIM_SLICECOUNT_ADDR": "1886425176",
        "PIM_SLICETABLE_ADDR": "1886416904",
        "PIM_SLICEVSTART_ADDR": "1886416912",
        "PIM_SREG_ADDR": "1886416928",
        "PIM_SREG_COUNT": "8",
        "PIM_STATUS_ADDR": "1886425165",
        "PIM_VREG_ADDR": "1886416964",
        "PIM_VREG_SIZE": "8192",
        "SYSTEM_NUM_CPU": "8",
        "bandwidth": "15.000000",
        "clk_domain": "system.pim_sys7.clk_domain",
        "conf_table_reported": "true",
        "eventq_index": "0",
        "in_addr_map": "true",
        "latency": "300",
        "latency_var": "0",
        "null": "false",
        "pim_arch": "32",
        "pim_id": "7",
        "range": "1886388224:1887436799",
        "port": "system.pim_sys7.pimbus.default"
    },
    "system.pim_sys7.pim_platform": {
        "type": "RealView",
        "eventq_index": "0",
        "intrctrl": "system.pim_sys7.intrctrl",
        "system": "system.pim_sys7"
    },
    "system.pim_sys7.pimbus": {
        "type": "NoncoherentXBar",
        "clk_domain": "system.pim_sys7.clk_domain",
        "eventq_index": "0",
        "header_cycles": "1",
        "use_default_range": "true",
        "width": "4",
        "default": "system.pim_sys7.pim_memory.port",
        "master": "system.pim_sys7.dma.pio system.pim_sys7.Smon.slave",
        "slave": "system.pim_sys7.dma.dma system.pim_sys7.dtlb.master system.pim_sys7.itlb.master system.pim_sys7.stlb.master system.pim_sys7.s2p.master"
    },
    "system.pim_sys7.s2p": {
        "type": "Bridge",
        "clk_domain": "system.pim_sys7.clk_domain",
        "delay": "10",
        "eventq_index": "0",
        "ranges": "1886388224:1887436799",
        "req_size": "32",
        "resp_size": "32",
        "serialization_enable": "false",
        "serialization_unit": "0"
    },
    "system.pim_sys7.stlb": {
        "type": "ethz_TLB",
        "DUMP_ADDRESS": "false",
        "HMC_ATOMIC_FADD": "0",
        "HMC_ATOMIC_IMIN": "0",
        "HMC_ATOMIC_INCR": "0",
        "HMC_OPERAND": "0",
        "IDEAL_REFILL": "false",
        "OS_PAGE_SHIFT": "0",
        "PIM_DTLB_IDEAL_REFILL_REG": "0",
        "TLB_SIZE": "4",
        "clk_domain": "system.pim_sys7.clk_domain",
        "eventq_index": "0",
        "original_ranges": "0:1048575 2684354560:2751463423",
        "pim_arch": "32",
        "pim_id": "7",
        "remapped_ranges": "1886388224:1887436799 3154116608:3221225471"
    },
    "system.pim_sys7.voltage_domain": {
        "type": "VoltageDomain",
        "eventq_index": "0",
        "voltage": "1.000000"
    },
    "system.pim_vault_ctrls0": {
        "type": "DRAMCtrl",
        "children": "clk_domain",
        "IDD0": "0.075000",
        "IDD02": "0.000000",
        "IDD2N": "0.050000",
        "IDD2N2": "0.000000",
        "IDD2P0": "0.000000",
        "IDD2P02": "0.000000",
        "IDD2P1": "0.000000",
        "IDD2P12": "0.000000",
        "IDD3N": "0.057000",
        "IDD3N2": "0.000000",
        "IDD3P0": "0.000000",
        "IDD3P02": "0.000000",
        "IDD3P1": "0.000000",
        "IDD3P12": "0.000000",
        "IDD4R": "0.187000",
        "IDD4R2": "0.000000",
        "IDD4W": "0.165000",
        "IDD4W2": "0.000000",
        "IDD5": "0.220000",
        "IDD52": "0.000000",
        "IDD6": "0.000000",
        "IDD62": "0.000000",
        "VDD": "1.200000",
        "VDD2": "0.000000",
        "activation_limit": "0",
        "addr_mapping": "RoRaBaCoCh",
        "bank_groups_per_rank": "0",
        "banks_per_rank": "2",
        "burst_length": "8",
        "channels": "1",
        "clk_domain": "system.pim_vault_ctrls0.clk_domain",
        "conf_table_reported": "true",
        "device_bus_width": "32",
        "device_rowbuffer_size": "256",
        "device_size": "8388608",
        "devices_per_rank": "1",
        "dll": "true",
        "eventq_index": "0",
        "in_addr_map": "true",
        "max_accesses_per_row": "16",
        "mem_sched_policy": "frfcfs",
        "min_writes_per_switch": "16",
        "null": "false",
        "page_policy": "open_adaptive",
        "range": "2684354560:2751463423",
        "ranks_per_channel": "8",
        "read_buffer_size": "64",
        "static_backend_latency": "3200",
        "static_frontend_latency": "3200",
        "tBURST": "3200",
        "tCCD_L": "0",
        "tCK": "800",
        "tCL": "13750",
        "tCS": "2500",
        "tRAS": "27500",
        "tRCD": "13750",
        "tREFI": "3906250",
        "tRFC": "84600",
        "tRP": "13750",
        "tRRD": "2800",
        "tRRD_L": "0",
        "tRTP": "25600",
        "tRTW": "2500",
        "tWR": "15000",
        "tWTR": "7500",
        "tXAW": "30000",
        "tXP": "0",
        "tXPDLL": "0",
        "tXS": "0",
        "tXSDLL": "0",
        "write_buffer_size": "64",
        "write_high_thresh_perc": "85",
        "write_low_thresh_perc": "50",
        "port": "system.pim_sys0.p2s.master"
    },
    "system.pim_vault_ctrls0.clk_domain": {
        "type": "SrcClockDomain",
        "children": "voltage_domain",
        "clock": "800",
        "domain_id": "-1",
        "eventq_index": "0",
        "init_perf_level": "0",
        "voltage_domain": "system.pim_vault_ctrls0.clk_domain.voltage_domain"
    },
    "system.pim_vault_ctrls0.clk_domain.voltage_domain": {
        "type": "VoltageDomain",
        "eventq_index": "0",
        "voltage": "1.000000"
    },
    "system.pim_vault_ctrls1": {
        "type": "DRAMCtrl",
        "children": "clk_domain",
        "IDD0": "0.075000",
        "IDD02": "0.000000",
        "IDD2N": "0.050000",
        "IDD2N2": "0.000000",
        "IDD2P0": "0.000000",
        "IDD2P02": "0.000000",
        "IDD2P1": "0.000000",
        "IDD2P12": "0.000000",
        "IDD3N": "0.057000",
        "IDD3N2": "0.000000",
        "IDD3P0": "0.000000",
        "IDD3P02": "0.000000",
        "IDD3P1": "0.000000",
        "IDD3P12": "0.000000",
        "IDD4R": "0.187000",
        "IDD4R2": "0.000000",
        "IDD4W": "0.165000",
        "IDD4W2": "0.000000",
        "IDD5": "0.220000",
        "IDD52": "0.000000",
        "IDD6": "0.000000",
        "IDD62": "0.000000",
        "VDD": "1.200000",
        "VDD2": "0.000000",
        "activation_limit": "0",
        "addr_mapping": "RoRaBaCoCh",
        "bank_groups_per_rank": "0",
        "banks_per_rank": "2",
        "burst_length": "8",
        "channels": "1",
        "clk_domain": "system.pim_vault_ctrls1.clk_domain",
        "conf_table_reported": "true",
        "device_bus_width": "32",
        "device_rowbuffer_size": "256",
        "device_size": "8388608",
        "devices_per_rank": "1",
        "dll": "true",
        "eventq_index": "0",
        "in_addr_map": "true",
        "max_accesses_per_row": "16",
        "mem_sched_policy": "frfcfs",
        "min_writes_per_switch": "16",
        "null": "false",
        "page_policy": "open_adaptive",
        "range": "2751463424:2818572287",
        "ranks_per_channel": "8",
        "read_buffer_size": "64",
        "static_backend_latency": "3200",
        "static_frontend_latency": "3200",
        "tBURST": "3200",
        "tCCD_L": "0",
        "tCK": "800",
        "tCL": "13750",
        "tCS": "2500",
        "tRAS": "27500",
        "tRCD": "13750",
        "tREFI": "3906250",
        "tRFC": "84600",
        "tRP": "13750",
        "tRRD": "2800",
        "tRRD_L": "0",
        "tRTP": "25600",
        "tRTW": "2500",
        "tWR": "15000",
        "tWTR": "7500",
        "tXAW": "30000",
        "tXP": "0",
        "tXPDLL": "0",
        "tXS": "0",
        "tXSDLL": "0",
        "write_buffer_size": "64",
        "write_high_thresh_perc": "85",
        "write_low_thresh_perc": "50",
        "port": "system.pim_sys1.p2s.master"
    },
    "system.pim_vault_ctrls1.clk_domain": {
        "type": "SrcClockDomain",
        "children": "voltage_domain",
        "clock": "800",
        "domain_id": "-1",
        "eventq_index": "0",
        "init_perf_level": "0",
        "voltage_domain": "system.pim_vault_ctrls1.clk_domain.voltage_domain"
    },
    "system.pim_vault_ctrls1.clk_domain.voltage_domain": {
        "type": "VoltageDomain",
        "eventq_index": "0",
        "voltage": "1.000000"
    },
    "system.pim_vault_ctrls2": {
        "type": "DRAMCtrl",
        "children": "clk_domain",
        "IDD0": "0.075000",
        "IDD02": "0.000000",
        "IDD2N": "0.050000",
        "IDD2N2": "0.000000",
        "IDD2P0": "0.000000",
        "IDD2P02": "0.000000",
        "IDD2P1": "0.000000",
        "IDD2P12": "0.000000",
        "IDD3N": "0.057000",
        "IDD3N2": "0.000000",
        "IDD3P0": "0.000000",
        "IDD3P02": "0.000000",
        "IDD3P1": "0.000000",
        "IDD3P12": "0.000000",
        "IDD4R": "0.187000",
        "IDD4R2": "0.000000",
        "IDD4W": "0.165000",
        "IDD4W2": "0.000000",
        "IDD5": "0.220000",
        "IDD52": "0.000000",
        "IDD6": "0.000000",
        "IDD62": "0.000000",
        "VDD": "1.200000",
        "VDD2": "0.000000",
        "activation_limit": "0",
        "addr_mapping": "RoRaBaCoCh",
        "bank_groups_per_rank": "0",
        "banks_per_rank": "2",
        "burst_length": "8",
        "channels": "1",
        "clk_domain": "system.pim_vault_ctrls2.clk_domain",
        "conf_table_reported": "true",
        "device_bus_width": "32",
        "device_rowbuffer_size": "256",
        "device_size": "8388608",
        "devices_per_rank": "1",
        "dll": "true",
        "eventq_index": "0",
        "in_addr_map": "true",
        "max_accesses_per_row": "16",
        "mem_sched_policy": "frfcfs",
        "min_writes_per_switch": "16",
        "null": "false",
        "page_policy": "open_adaptive",
        "range": "2818572288:2885681151",
        "ranks_per_channel": "8",
        "read_buffer_size": "64",
        "static_backend_latency": "3200",
        "static_frontend_latency": "3200",
        "tBURST": "3200",
        "tCCD_L": "0",
        "tCK": "800",
        "tCL": "13750",
        "tCS": "2500",
        "tRAS": "27500",
        "tRCD": "13750",
        "tREFI": "3906250",
        "tRFC": "84600",
        "tRP": "13750",
        "tRRD": "2800",
        "tRRD_L": "0",
        "tRTP": "25600",
        "tRTW": "2500",
        "tWR": "15000",
        "tWTR": "7500",
        "tXAW": "30000",
        "tXP": "0",
        "tXPDLL": "0",
        "tXS": "0",
        "tXSDLL": "0",
        "write_buffer_size": "64",
        "write_high_thresh_perc": "85",
        "write_low_thresh_perc": "50",
        "port": "system.pim_sys2.p2s.master"
    },
    "system.pim_vault_ctrls2.clk_domain": {
        "type": "SrcClockDomain",
        "children": "voltage_domain",
        "clock": "800",
        "domain_id": "-1",
        "eventq_index": "0",
        "init_perf_level": "0",
        "voltage_domain": "system.pim_vault_ctrls2.clk_domain.voltage_domain"
    },
    "system.pim_vault_ctrls2.clk_domain.voltage_domain": {
        "type": "VoltageDomain",
        "eventq_index": "0",
        "voltage": "1.000000"
    },
    "system.pim_vault_ctrls3": {
        "type": "DRAMCtrl",
        "children": "clk_domain",
        "IDD0": "0.075000",
        "IDD02": "0.000000",
        "IDD2N": "0.050000",
        "IDD2N2": "0.000000",
        "IDD2P0": "0.000000",
        "IDD2P02": "0.000000",
        "IDD2P1": "0.000000",
        "IDD2P12": "0.000000",
        "IDD3N": "0.057000",
        "IDD3N2": "0.000000",
        "IDD3P0": "0.000000",
        "IDD3P02": "0.000000",
        "IDD3P1": "0.000000",
        "IDD3P12": "0.000000",
        "IDD4R": "0.187000",
        "IDD4R2": "0.000000",
        "IDD4W": "0.165000",
        "IDD4W2": "0.000000",
        "IDD5": "0.220000",
        "IDD52": "0.000000",
        "IDD6": "0.000000",
        "IDD62": "0.000000",
        "VDD": "1.200000",
        "VDD2": "0.000000",
        "activation_limit": "0",
        "addr_mapping": "RoRaBaCoCh",
        "bank_groups_per_rank": "0",
        "banks_per_rank": "2",
        "burst_length": "8",
        "channels": "1",
        "clk_domain": "system.pim_vault_ctrls3.clk_domain",
        "conf_table_reported": "true",
        "device_bus_width": "32",
        "device_rowbuffer_size": "256",
        "device_size": "8388608",
        "devices_per_rank": "1",
        "dll": "true",
        "eventq_index": "0",
        "in_addr_map": "true",
        "max_accesses_per_row": "16",
        "mem_sched_policy": "frfcfs",
        "min_writes_per_switch": "16",
        "null": "false",
        "page_policy": "open_adaptive",
        "range": "2885681152:2952790015",
        "ranks_per_channel": "8",
        "read_buffer_size": "64",
        "static_backend_latency": "3200",
        "static_frontend_latency": "3200",
        "tBURST": "3200",
        "tCCD_L": "0",
        "tCK": "800",
        "tCL": "13750",
        "tCS": "2500",
        "tRAS": "27500",
        "tRCD": "13750",
        "tREFI": "3906250",
        "tRFC": "84600",
        "tRP": "13750",
        "tRRD": "2800",
        "tRRD_L": "0",
        "tRTP": "25600",
        "tRTW": "2500",
        "tWR": "15000",
        "tWTR": "7500",
        "tXAW": "30000",
        "tXP": "0",
        "tXPDLL": "0",
        "tXS": "0",
        "tXSDLL": "0",
        "write_buffer_size": "64",
        "write_high_thresh_perc": "85",
        "write_low_thresh_perc": "50",
        "port": "system.pim_sys3.p2s.master"
    },
    "system.pim_vault_ctrls3.clk_domain": {
        "type": "SrcClockDomain",
        "children": "voltage_domain",
        "clock": "800",
        "domain_id": "-1",
        "eventq_index": "0",
        "init_perf_level": "0",
        "voltage_domain": "system.pim_vault_ctrls3.clk_domain.voltage_domain"
    },
    "system.pim_vault_ctrls3.clk_domain.voltage_domain": {
        "type": "VoltageDomain",
        "eventq_index": "0",
        "voltage": "1.000000"
    },
    "system.pim_vault_ctrls4": {
        "type": "DRAMCtrl",
        "children": "clk_domain",
        "IDD0": "0.075000",
        "IDD02": "0.000000",
        "IDD2N": "0.050000",
        "IDD2N2": "0.000000",
        "IDD2P0": "0.000000",
        "IDD2P02": "0.000000",
        "IDD2P1": "0.000000",
        "IDD2P12": "0.000000",
        "IDD3N": "0.057000",
        "IDD3N2": "0.000000",
        "IDD3P0": "0.000000",
        "IDD3P02": "0.000000",
        "IDD3P1": "0.000000",
        "IDD3P12": "0.000000",
        "IDD4R": "0.187000",
        "IDD4R2": "0.000000",
        "IDD4W": "0.165000",
        "IDD4W2": "0.000000",
        "IDD5": "0.220000",
        "IDD52": "0.000000",
        "IDD6": "0.000000",
        "IDD62": "0.000000",
        "VDD": "1.200000",
        "VDD2": "0.000000",
        "activation_limit": "0",
        "addr_mapping": "RoRaBaCoCh",
        "bank_groups_per_rank": "0",
        "banks_per_rank": "2",
        "burst_length": "8",
        "channels": "1",
        "clk_domain": "system.pim_vault_ctrls4.clk_domain",
        "conf_table_reported": "true",
        "device_bus_width": "32",
        "device_rowbuffer_size": "256",
        "device_size": "8388608",
        "devices_per_rank": "1",
        "dll": "true",
        "eventq_index": "0",
        "in_addr_map": "true",
        "max_accesses_per_row": "16",
        "mem_sched_policy": "frfcfs",
        "min_writes_per_switch": "16",
        "null": "false",
        "page_policy": "open_adaptive",
        "range": "2952790016:3019898879",
        "ranks_per_channel": "8",
        "read_buffer_size": "64",
        "static_backend_latency": "3200",
        "static_frontend_latency": "3200",
        "tBURST": "3200",
        "tCCD_L": "0",
        "tCK": "800",
        "tCL": "13750",
        "tCS": "2500",
        "tRAS": "27500",
        "tRCD": "13750",
        "tREFI": "3906250",
        "tRFC": "84600",
        "tRP": "13750",
        "tRRD": "2800",
        "tRRD_L": "0",
        "tRTP": "25600",
        "tRTW": "2500",
        "tWR": "15000",
        "tWTR": "7500",
        "tXAW": "30000",
        "tXP": "0",
        "tXPDLL": "0",
        "tXS": "0",
        "tXSDLL": "0",
        "write_buffer_size": "64",
        "write_high_thresh_perc": "85",
        "write_low_thresh_perc": "50",
        "port": "system.pim_sys4.p2s.master"
    },
    "system.pim_vault_ctrls4.clk_domain": {
        "type": "SrcClockDomain",
        "children": "voltage_domain",
        "clock": "800",
        "domain_id": "-1",
        "eventq_index": "0",
        "init_perf_level": "0",
        "voltage_domain": "system.pim_vault_ctrls4.clk_domain.voltage_domain"
    },
    "system.pim_vault_ctrls4.clk_domain.voltage_domain": {
        "type": "VoltageDomain",
        "eventq_index": "0",
        "voltage": "1.000000"
    },
    "system.pim_vault_ctrls5": {
        "type": "DRAMCtrl",
        "children": "clk_domain",
        "IDD0": "0.075000",
        "IDD02": "0.000000",
        "IDD2N": "0.050000",
        "IDD2N2": "0.000000",
        "IDD2P0": "0.000000",
        "IDD2P02": "0.000000",
        "IDD2P1": "0.000000",
        "IDD2P12": "0.000000",
        "IDD3N": "0.057000",
        "IDD3N2": "0.000000",
        "IDD3P0": "0.000000",
        "IDD3P02": "0.000000",
        "IDD3P1": "0.000000",
        "IDD3P12": "0.000000",
        "IDD4R": "0.187000",
        "IDD4R2": "0.000000",
        "IDD4W": "0.165000",
        "IDD4W2": "0.000000",
        "IDD5": "0.220000",
        "IDD52": "0.000000",
        "IDD6": "0.000000",
        "IDD62": "0.000000",
        "VDD": "1.200000",
        "VDD2": "0.000000",
        "activation_limit": "0",
        "addr_mapping": "RoRaBaCoCh",
        "bank_groups_per_rank": "0",
        "banks_per_rank": "2",
        "burst_length": "8",
        "channels": "1",
        "clk_domain": "system.pim_vault_ctrls5.clk_domain",
        "conf_table_reported": "true",
        "device_bus_width": "32",
        "device_rowbuffer_size": "256",
        "device_size": "8388608",
        "devices_per_rank": "1",
        "dll": "true",
        "eventq_index": "0",
        "in_addr_map": "true",
        "max_accesses_per_row": "16",
        "mem_sched_policy": "frfcfs",
        "min_writes_per_switch": "16",
        "null": "false",
        "page_policy": "open_adaptive",
        "range": "3019898880:3087007743",
        "ranks_per_channel": "8",
        "read_buffer_size": "64",
        "static_backend_latency": "3200",
        "static_frontend_latency": "3200",
        "tBURST": "3200",
        "tCCD_L": "0",
        "tCK": "800",
        "tCL": "13750",
        "tCS": "2500",
        "tRAS": "27500",
        "tRCD": "13750",
        "tREFI": "3906250",
        "tRFC": "84600",
        "tRP": "13750",
        "tRRD": "2800",
        "tRRD_L": "0",
        "tRTP": "25600",
        "tRTW": "2500",
        "tWR": "15000",
        "tWTR": "7500",
        "tXAW": "30000",
        "tXP": "0",
        "tXPDLL": "0",
        "tXS": "0",
        "tXSDLL": "0",
        "write_buffer_size": "64",
        "write_high_thresh_perc": "85",
        "write_low_thresh_perc": "50",
        "port": "system.pim_sys5.p2s.master"
    },
    "system.pim_vault_ctrls5.clk_domain": {
        "type": "SrcClockDomain",
        "children": "voltage_domain",
        "clock": "800",
        "domain_id": "-1",
        "eventq_index": "0",
        "init_perf_level": "0",
        "voltage_domain": "system.pim_vault_ctrls5.clk_domain.voltage_domain"
    },
    "system.pim_vault_ctrls5.clk_domain.voltage_domain": {
        "type": "VoltageDomain",
        "eventq_index": "0",
        "voltage": "1.000000"
    },
    "system.pim_vault_ctrls6": {
        "type": "DRAMCtrl",
        "children": "clk_domain",
        "IDD0": "0.075000",
        "IDD02": "0.000000",
        "IDD2N": "0.050000",
        "IDD2N2": "0.000000",
        "IDD2P0": "0.000000",
        "IDD2P02": "0.000000",
        "IDD2P1": "0.000000",
        "IDD2P12": "0.000000",
        "IDD3N": "0.057000",
        "IDD3N2": "0.000000",
        "IDD3P0": "0.000000",
        "IDD3P02": "0.000000",
        "IDD3P1": "0.000000",
        "IDD3P12": "0.000000",
        "IDD4R": "0.187000",
        "IDD4R2": "0.000000",
        "IDD4W": "0.165000",
        "IDD4W2": "0.000000",
        "IDD5": "0.220000",
        "IDD52": "0.000000",
        "IDD6": "0.000000",
        "IDD62": "0.000000",
        "VDD": "1.200000",
        "VDD2": "0.000000",
        "activation_limit": "0",
        "addr_mapping": "RoRaBaCoCh",
        "bank_groups_per_rank": "0",
        "banks_per_rank": "2",
        "burst_length": "8",
        "channels": "1",
        "clk_domain": "system.pim_vault_ctrls6.clk_domain",
        "conf_table_reported": "true",
        "device_bus_width": "32",
        "device_rowbuffer_size": "256",
        "device_size": "8388608",
        "devices_per_rank": "1",
        "dll": "true",
        "eventq_index": "0",
        "in_addr_map": "true",
        "max_accesses_per_row": "16",
        "mem_sched_policy": "frfcfs",
        "min_writes_per_switch": "16",
        "null": "false",
        "page_policy": "open_adaptive",
        "range": "3087007744:3154116607",
        "ranks_per_channel": "8",
        "read_buffer_size": "64",
        "static_backend_latency": "3200",
        "static_frontend_latency": "3200",
        "tBURST": "3200",
        "tCCD_L": "0",
        "tCK": "800",
        "tCL": "13750",
        "tCS": "2500",
        "tRAS": "27500",
        "tRCD": "13750",
        "tREFI": "3906250",
        "tRFC": "84600",
        "tRP": "13750",
        "tRRD": "2800",
        "tRRD_L": "0",
        "tRTP": "25600",
        "tRTW": "2500",
        "tWR": "15000",
        "tWTR": "7500",
        "tXAW": "30000",
        "tXP": "0",
        "tXPDLL": "0",
        "tXS": "0",
        "tXSDLL": "0",
        "write_buffer_size": "64",
        "write_high_thresh_perc": "85",
        "write_low_thresh_perc": "50",
        "port": "system.pim_sys6.p2s.master"
    },
    "system.pim_vault_ctrls6.clk_domain": {
        "type": "SrcClockDomain",
        "children": "voltage_domain",
        "clock": "800",
        "domain_id": "-1",
        "eventq_index": "0",
        "init_perf_level": "0",
        "voltage_domain": "system.pim_vault_ctrls6.clk_domain.voltage_domain"
    },
    "system.pim_vault_ctrls6.clk_domain.voltage_domain": {
        "type": "VoltageDomain",
        "eventq_index": "0",
        "voltage": "1.000000"
    },
    "system.pim_vault_ctrls7": {
        "type": "DRAMCtrl",
        "children": "clk_domain",
        "IDD0": "0.075000",
        "IDD02": "0.000000",
        "IDD2N": "0.050000",
        "IDD2N2": "0.000000",
        "IDD2P0": "0.000000",
        "IDD2P02": "0.000000",
        "IDD2P1": "0.000000",
        "IDD2P12": "0.000000",
        "IDD3N": "0.057000",
        "IDD3N2": "0.000000",
        "IDD3P0": "0.000000",
        "IDD3P02": "0.000000",
        "IDD3P1": "0.000000",
        "IDD3P12": "0.000000",
        "IDD4R": "0.187000",
        "IDD4R2": "0.000000",
        "IDD4W": "0.165000",
        "IDD4W2": "0.000000",
        "IDD5": "0.220000",
        "IDD52": "0.000000",
        "IDD6": "0.000000",
        "IDD62": "0.000000",
        "VDD": "1.200000",
        "VDD2": "0.000000",
        "activation_limit": "0",
        "addr_mapping": "RoRaBaCoCh",
        "bank_groups_per_rank": "0",
        "banks_per_rank": "2",
        "burst_length": "8",
        "channels": "1",
        "clk_domain": "system.pim_vault_ctrls7.clk_domain",
        "conf_table_reported": "true",
        "device_bus_width": "32",
        "device_rowbuffer_size": "256",
        "device_size": "8388608",
        "devices_per_rank": "1",
        "dll": "true",
        "eventq_index": "0",
        "in_addr_map": "true",
        "max_accesses_per_row": "16",
        "mem_sched_policy": "frfcfs",
        "min_writes_per_switch": "16",
        "null": "false",
        "page_policy": "open_adaptive",
        "range": "3154116608:3221225471",
        "ranks_per_channel": "8",
        "read_buffer_size": "64",
        "static_backend_latency": "3200",
        "static_frontend_latency": "3200",
        "tBURST": "3200",
        "tCCD_L": "0",
        "tCK": "800",
        "tCL": "13750",
        "tCS": "2500",
        "tRAS": "27500",
        "tRCD": "13750",
        "tREFI": "3906250",
        "tRFC": "84600",
        "tRP": "13750",
        "tRRD": "2800",
        "tRRD_L": "0",
        "tRTP": "25600",
        "tRTW": "2500",
        "tWR": "15000",
        "tWTR": "7500",
        "tXAW": "30000",
        "tXP": "0",
        "tXPDLL": "0",
        "tXS": "0",
        "tXSDLL": "0",
        "write_buffer_size": "64",
        "write_high_thresh_perc": "85",
        "write_low_thresh_perc": "50",
        "port": "system.pim_sys7.p2s.master"
    },
    "system.pim_vault_ctrls7.clk_domain": {
        "type": "SrcClockDomain",
        "children": "voltage_domain",
        "clock": "800",
        "domain_id": "-1",
        "eventq_index": "0",
        "init_perf_level": "0",
        "voltage_domain": "system.pim_vault_ctrls7.clk_domain.voltage_domain"
    },
    "system.pim_vault_ctrls7.clk_domain.voltage_domain": {
        "type": "VoltageDomain",
        "eventq_index": "0",
        "voltage": "1.000000"
    },
    "system.realview": {
        "type": "RealView",
        "children": "aaci_fake cf_ctrl clcd energy_ctrl ethernet generic_timer gic hdlcd ide kmi0 kmi1 l2x0_fake lan_fake local_cpu_timer mmc_fake nvmem pciconfig realview_io rtc sp810_fake timer0 timer1 uart uart1_fake uart2_fake uart3_fake usb_fake vgic vram watchdog_fake",
        "eventq_index": "0",
        "intrctrl": "system.intrctrl",
        "pci_cfg_base": "805306368",
        "pci_cfg_gen_offsets": "false",
        "pci_io_base": "0",
        "system": "system"
    },
    "system.realview.aaci_fake": {
        "type": "AmbaFake",
        "amba_id": "0",
        "clk_domain": "system.clk_domain",
        "eventq_index": "0",
        "ignore_access": "false",
        "pio_addr": "470024192",
        "pio_latency": "100000",
        "system": "system"
    },
    "system.realview.cf_ctrl": {
        "type": "IdeController",
        "BAR0": "471465984",
        "BAR0LegacyIO": "true",
        "BAR0Size": "256",
        "BAR1": "471466240",
        "BAR1LegacyIO": "true",
        "BAR1Size": "4096",
        "BAR2": "1",
        "BAR2LegacyIO": "false",
        "BAR2Size": "8",
        "BAR3": "1",
        "BAR3LegacyIO": "false",
        "BAR3Size": "4",
        "BAR4": "1",
        "BAR4LegacyIO": "false",
        "BAR4Size": "16",
        "BAR5": "1",
        "BAR5LegacyIO": "false",
        "BAR5Size": "0",
        "BIST": "0",
        "CacheLineSize": "0",
        "CapabilityPtr": "0",
        "CardbusCIS": "0",
        "ClassCode": "1",
        "Command": "1",
        "DeviceID": "28945",
        "ExpansionROM": "0",
        "HeaderType": "0",
        "InterruptLine": "31",
        "InterruptPin": "1",
        "LatencyTimer": "0",
        "LegacyIOBase": "0",
        "MSICAPBaseOffset": "0",
        "MSICAPCapId": "0",
        "MSICAPMaskBits": "0",
        "MSICAPMsgAddr": "0",
        "MSICAPMsgCtrl": "0",
        "MSICAPMsgData": "0",
        "MSICAPMsgUpperAddr": "0",
        "MSICAPNextCapability": "0",
        "MSICAPPendingBits": "0",
        "MSIXCAPBaseOffset": "0",
        "MSIXCAPCapId": "0",
        "MSIXCAPNextCapability": "0",
        "MSIXMsgCtrl": "0",
        "MSIXPbaOffset": "0",
        "MSIXTableOffset": "0",
        "MaximumLatency": "0",
        "MinimumGrant": "0",
        "PMCAPBaseOffset": "0",
        "PMCAPCapId": "0",
        "PMCAPCapabilities": "0",
        "PMCAPCtrlStatus": "0",
        "PMCAPNextCapability": "0",
        "PXCAPBaseOffset": "0",
        "PXCAPCapId": "0",
        "PXCAPCapabilities": "0",
        "PXCAPDevCap2": "0",
        "PXCAPDevCapabilities": "0",
        "PXCAPDevCtrl": "0",
        "PXCAPDevCtrl2": "0",
        "PXCAPDevStatus": "0",
        "PXCAPLinkCap": "0",
        "PXCAPLinkCtrl": "0",
        "PXCAPLinkStatus": "0",
        "PXCAPNextCapability": "0",
        "ProgIF": "133",
        "Revision": "0",
        "Status": "640",
        "SubClassCode": "1",
        "SubsystemID": "0",
        "SubsystemVendorID": "0",
        "VendorID": "32902",
        "clk_domain": "system.clk_domain",
        "config_latency": "20000",
        "ctrl_offset": "2",
        "eventq_index": "0",
        "io_shift": "2",
        "pci_bus": "2",
        "pci_dev": "0",
        "pci_func": "0",
        "pio_latency": "30000",
        "platform": "system.realview",
        "system": "system"
    },
    "system.realview.clcd": {
        "type": "Pl111",
        "amba_id": "1315089",
        "clk_domain": "system.clk_domain",
        "enable_capture": "true",
        "eventq_index": "0",
        "gic": "system.realview.gic",
        "int_num": "46",
        "pio_addr": "471793664",
        "pio_latency": "10000",
        "pixel_clock": "41667",
        "system": "system",
        "vnc": "system.vncserver"
    },
    "system.realview.energy_ctrl": {
        "type": "EnergyCtrl",
        "clk_domain": "system.clk_domain",
        "dvfs_handler": "system.dvfs_handler",
        "eventq_index": "0",
        "pio_addr": "470286336",
        "pio_latency": "100000",
        "system": "system"
    },
    "system.realview.ethernet": {
        "type": "IGbE",
        "BAR0": "0",
        "BAR0LegacyIO": "false",
        "BAR0Size": "131072",
        "BAR1": "0",
        "BAR1LegacyIO": "false",
        "BAR1Size": "0",
        "BAR2": "0",
        "BAR2LegacyIO": "false",
        "BAR2Size": "0",
        "BAR3": "0",
        "BAR3LegacyIO": "false",
        "BAR3Size": "0",
        "BAR4": "0",
        "BAR4LegacyIO": "false",
        "BAR4Size": "0",
        "BAR5": "0",
        "BAR5LegacyIO": "false",
        "BAR5Size": "0",
        "BIST": "0",
        "CacheLineSize": "0",
        "CapabilityPtr": "0",
        "CardbusCIS": "0",
        "ClassCode": "2",
        "Command": "0",
        "DeviceID": "4213",
        "ExpansionROM": "0",
        "HeaderType": "0",
        "InterruptLine": "1",
        "InterruptPin": "1",
        "LatencyTimer": "0",
        "LegacyIOBase": "0",
        "MSICAPBaseOffset": "0",
        "MSICAPCapId": "0",
        "MSICAPMaskBits": "0",
        "MSICAPMsgAddr": "0",
        "MSICAPMsgCtrl": "0",
        "MSICAPMsgData": "0",
        "MSICAPMsgUpperAddr": "0",
        "MSICAPNextCapability": "0",
        "MSICAPPendingBits": "0",
        "MSIXCAPBaseOffset": "0",
        "MSIXCAPCapId": "0",
        "MSIXCAPNextCapability": "0",
        "MSIXMsgCtrl": "0",
        "MSIXPbaOffset": "0",
        "MSIXTableOffset": "0",
        "MaximumLatency": "0",
        "MinimumGrant": "255",
        "PMCAPBaseOffset": "0",
        "PMCAPCapId": "0",
        "PMCAPCapabilities": "0",
        "PMCAPCtrlStatus": "0",
        "PMCAPNextCapability": "0",
        "PXCAPBaseOffset": "0",
        "PXCAPCapId": "0",
        "PXCAPCapabilities": "0",
        "PXCAPDevCap2": "0",
        "PXCAPDevCapabilities": "0",
        "PXCAPDevCtrl": "0",
        "PXCAPDevCtrl2": "0",
        "PXCAPDevStatus": "0",
        "PXCAPLinkCap": "0",
        "PXCAPLinkCtrl": "0",
        "PXCAPLinkStatus": "0",
        "PXCAPNextCapability": "0",
        "ProgIF": "0",
        "Revision": "0",
        "Status": "0",
        "SubClassCode": "0",
        "SubsystemID": "4104",
        "SubsystemVendorID": "32902",
        "VendorID": "32902",
        "clk_domain": "system.clk_domain",
        "config_latency": "20000",
        "eventq_index": "0",
        "fetch_comp_delay": "10000",
        "fetch_delay": "10000",
        "hardware_address": "00:90:00:00:00:01",
        "pci_bus": "0",
        "pci_dev": "0",
        "pci_func": "0",
        "phy_epid": "896",
        "phy_pid": "680",
        "pio_latency": "30000",
        "platform": "system.realview",
        "rx_desc_cache_size": "64",
        "rx_fifo_size": "393216",
        "rx_write_delay": "0",
        "system": "system",
        "tx_desc_cache_size": "64",
        "tx_fifo_size": "393216",
        "tx_read_delay": "0",
        "wb_comp_delay": "10000",
        "wb_delay": "10000"
    },
    "system.realview.generic_timer": {
        "type": "GenericTimer",
        "eventq_index": "0",
        "gic": "system.realview.gic",
        "int_num": "29",
        "system": "system"
    },
    "system.realview.gic": {
        "type": "Pl390",
        "clk_domain": "system.clk_domain",
        "cpu_addr": "738205696",
        "cpu_pio_delay": "10000",
        "dist_addr": "738201600",
        "dist_pio_delay": "10000",
        "eventq_index": "0",
        "int_latency": "10000",
        "it_lines": "128",
        "msix_addr": "0",
        "platform": "system.realview",
        "system": "system"
    },
    "system.realview.hdlcd": {
        "type": "HDLcd",
        "amba_id": "1314816",
        "clk_domain": "system.clk_domain",
        "enable_capture": "true",
        "eventq_index": "0",
        "gic": "system.realview.gic",
        "int_num": "117",
        "pio_addr": "721420288",
        "pio_latency": "10000",
        "pixel_clock": "7299",
        "system": "system",
        "vnc": "system.vncserver"
    },
    "system.realview.ide": {
        "type": "IdeController",
        "BAR0": "1",
        "BAR0LegacyIO": "false",
        "BAR0Size": "8",
        "BAR1": "1",
        "BAR1LegacyIO": "false",
        "BAR1Size": "4",
        "BAR2": "1",
        "BAR2LegacyIO": "false",
        "BAR2Size": "8",
        "BAR3": "1",
        "BAR3LegacyIO": "false",
        "BAR3Size": "4",
        "BAR4": "1",
        "BAR4LegacyIO": "false",
        "BAR4Size": "16",
        "BAR5": "1",
        "BAR5LegacyIO": "false",
        "BAR5Size": "0",
        "BIST": "0",
        "CacheLineSize": "0",
        "CapabilityPtr": "0",
        "CardbusCIS": "0",
        "ClassCode": "1",
        "Command": "0",
        "DeviceID": "28945",
        "ExpansionROM": "0",
        "HeaderType": "0",
        "InterruptLine": "2",
        "InterruptPin": "2",
        "LatencyTimer": "0",
        "LegacyIOBase": "0",
        "MSICAPBaseOffset": "0",
        "MSICAPCapId": "0",
        "MSICAPMaskBits": "0",
        "MSICAPMsgAddr": "0",
        "MSICAPMsgCtrl": "0",
        "MSICAPMsgData": "0",
        "MSICAPMsgUpperAddr": "0",
        "MSICAPNextCapability": "0",
        "MSICAPPendingBits": "0",
        "MSIXCAPBaseOffset": "0",
        "MSIXCAPCapId": "0",
        "MSIXCAPNextCapability": "0",
        "MSIXMsgCtrl": "0",
        "MSIXPbaOffset": "0",
        "MSIXTableOffset": "0",
        "MaximumLatency": "0",
        "MinimumGrant": "0",
        "PMCAPBaseOffset": "0",
        "PMCAPCapId": "0",
        "PMCAPCapabilities": "0",
        "PMCAPCtrlStatus": "0",
        "PMCAPNextCapability": "0",
        "PXCAPBaseOffset": "0",
        "PXCAPCapId": "0",
        "PXCAPCapabilities": "0",
        "PXCAPDevCap2": "0",
        "PXCAPDevCapabilities": "0",
        "PXCAPDevCtrl": "0",
        "PXCAPDevCtrl2": "0",
        "PXCAPDevStatus": "0",
        "PXCAPLinkCap": "0",
        "PXCAPLinkCtrl": "0",
        "PXCAPLinkStatus": "0",
        "PXCAPNextCapability": "0",
        "ProgIF": "133",
        "Revision": "0",
        "Status": "640",
        "SubClassCode": "1",
        "SubsystemID": "0",
        "SubsystemVendorID": "0",
        "VendorID": "32902",
        "clk_domain": "system.clk_domain",
        "config_latency": "20000",
        "ctrl_offset": "0",
        "disks": "system.cf0 system.cf1",
        "eventq_index": "0",
        "io_shift": "0",
        "pci_bus": "0",
        "pci_dev": "1",
        "pci_func": "0",
        "pio_latency": "30000",
        "platform": "system.realview",
        "system": "system"
    },
    "system.realview.kmi0": {
        "type": "Pl050",
        "amba_id": "1314896",
        "clk_domain": "system.clk_domain",
        "eventq_index": "0",
        "gic": "system.realview.gic",
        "int_delay": "1000000",
        "int_num": "44",
        "is_mouse": "false",
        "pio_addr": "470155264",
        "pio_latency": "100000",
        "system": "system",
        "vnc": "system.vncserver"
    },
    "system.realview.kmi1": {
        "type": "Pl050",
        "amba_id": "1314896",
        "clk_domain": "system.clk_domain",
        "eventq_index": "0",
        "gic": "system.realview.gic",
        "int_delay": "1000000",
        "int_num": "45",
        "is_mouse": "true",
        "pio_addr": "470220800",
        "pio_latency": "100000",
        "system": "system",
        "vnc": "system.vncserver"
    },
    "system.realview.l2x0_fake": {
        "type": "IsaFake",
        "clk_domain": "system.clk_domain",
        "eventq_index": "0",
        "fake_mem": "false",
        "pio_addr": "739246080",
        "pio_latency": "100000",
        "pio_size": "4095",
        "ret_bad_addr": "false",
        "ret_data16": "65535",
        "ret_data32": "4294967295",
        "ret_data64": "18446744073709551615",
        "ret_data8": "255",
        "system": "system",
        "update_data": "false"
    },
    "system.realview.lan_fake": {
        "type": "IsaFake",
        "clk_domain": "system.clk_domain",
        "eventq_index": "0",
        "fake_mem": "false",
        "pio_addr": "436207616",
        "pio_latency": "100000",
        "pio_size": "65535",
        "ret_bad_addr": "false",
        "ret_data16": "65535",
        "ret_data32": "4294967295",
        "ret_data64": "18446744073709551615",
        "ret_data8": "255",
        "system": "system",
        "update_data": "false"
    },
    "system.realview.local_cpu_timer": {
        "type": "CpuLocalTimer",
        "clk_domain": "system.clk_domain",
        "eventq_index": "0",
        "gic": "system.realview.gic",
        "int_num_timer": "29",
        "int_num_watchdog": "30",
        "pio_addr": "738721792",
        "pio_latency": "100000",
        "system": "system"
    },
    "system.realview.mmc_fake": {
        "type": "AmbaFake",
        "amba_id": "0",
        "clk_domain": "system.clk_domain",
        "eventq_index": "0",
        "ignore_access": "false",
        "pio_addr": "470089728",
        "pio_latency": "100000",
        "system": "system"
    },
    "system.realview.nvmem": {
        "type": "SimpleMemory",
        "bandwidth": "73.000000",
        "clk_domain": "system.clk_domain",
        "conf_table_reported": "false",
        "eventq_index": "0",
        "in_addr_map": "true",
        "latency": "30000",
        "latency_var": "0",
        "null": "false",
        "range": "0:67108863"
    },
    "system.realview.pciconfig": {
        "type": "PciConfigAll",
        "bus": "0",
        "clk_domain": "system.clk_domain",
        "eventq_index": "0",
        "pio_addr": "0",
        "pio_latency": "30000",
        "platform": "system.realview",
        "size": "268435456",
        "system": "system",
        "pio": "system.iobus.default"
    },
    "system.realview.realview_io": {
        "type": "RealViewCtrl",
        "clk_domain": "system.clk_domain",
        "eventq_index": "0",
        "idreg": "35979264",
        "pio_addr": "469827584",
        "pio_latency": "100000",
        "proc_id0": "335544320",
        "proc_id1": "335544320",
        "system": "system"
    },
    "system.realview.rtc": {
        "type": "PL031",
        "amba_id": "3412017",
        "clk_domain": "system.clk_domain",
        "eventq_index": "0",
        "gic": "system.realview.gic",
        "int_delay": "100000",
        "int_num": "36",
        "pio_addr": "471269376",
        "pio_latency": "100000",
        "system": "system",
        "time": "Thu Jan  1 00:00:00 2009"
    },
    "system.realview.sp810_fake": {
        "type": "AmbaFake",
        "amba_id": "0",
        "clk_domain": "system.clk_domain",
        "eventq_index": "0",
        "ignore_access": "true",
        "pio_addr": "469893120",
        "pio_latency": "100000",
        "system": "system"
    },
    "system.realview.timer0": {
        "type": "Sp804",
        "amba_id": "1316868",
        "clk_domain": "system.clk_domain",
        "clock0": "1000000",
        "clock1": "1000000",
        "eventq_index": "0",
        "gic": "system.realview.gic",
        "int_num0": "34",
        "int_num1": "34",
        "pio_addr": "470876160",
        "pio_latency": "100000",
        "system": "system"
    },
    "system.realview.timer1": {
        "type": "Sp804",
        "amba_id": "1316868",
        "clk_domain": "system.clk_domain",
        "clock0": "1000000",
        "clock1": "1000000",
        "eventq_index": "0",
        "gic": "system.realview.gic",
        "int_num0": "35",
        "int_num1": "35",
        "pio_addr": "470941696",
        "pio_latency": "100000",
        "system": "system"
    },
    "system.realview.uart": {
        "type": "Pl011",
        "clk_domain": "system.clk_domain",
        "end_on_eot": "false",
        "eventq_index": "0",
        "gic": "system.realview.gic",
        "int_delay": "100000",
        "int_num": "37",
        "pio_addr": "470351872",
        "pio_latency": "100000",
        "platform": "system.realview",
        "system": "system",
        "terminal": "system.terminal"
    },
    "system.realview.uart1_fake": {
        "type": "AmbaFake",
        "amba_id": "0",
        "clk_domain": "system.clk_domain",
        "eventq_index": "0",
        "ignore_access": "false",
        "pio_addr": "470417408",
        "pio_latency": "100000",
        "system": "system"
    },
    "system.realview.uart2_fake": {
        "type": "AmbaFake",
        "amba_id": "0",
        "clk_domain": "system.clk_domain",
        "eventq_index": "0",
        "ignore_access": "false",
        "pio_addr": "470482944",
        "pio_latency": "100000",
        "system": "system"
    },
    "system.realview.uart3_fake": {
        "type": "AmbaFake",
        "amba_id": "0",
        "clk_domain": "system.clk_domain",
        "eventq_index": "0",
        "ignore_access": "false",
        "pio_addr": "470548480",
        "pio_latency": "100000",
        "system": "system"
    },
    "system.realview.usb_fake": {
        "type": "IsaFake",
        "clk_domain": "system.clk_domain",
        "eventq_index": "0",
        "fake_mem": "false",
        "pio_addr": "452984832",
        "pio_latency": "100000",
        "pio_size": "131071",
        "ret_bad_addr": "false",
        "ret_data16": "65535",
        "ret_data32": "4294967295",
        "ret_data64": "18446744073709551615",
        "ret_data8": "255",
        "system": "system",
        "update_data": "false"
    },
    "system.realview.vgic": {
        "type": "VGic",
        "clk_domain": "system.clk_domain",
        "eventq_index": "0",
        "gic": "system.realview.gic",
        "hv_addr": "738213888",
        "pio_delay": "10000",
        "platform": "system.realview",
        "ppint": "25",
        "system": "system",
        "vcpu_addr": "738222080"
    },
    "system.realview.vram": {
        "type": "SimpleMemory",
        "bandwidth": "73.000000",
        "clk_domain": "system.clk_domain",
        "conf_table_reported": "false",
        "eventq_index": "0",
        "in_addr_map": "true",
        "latency": "30000",
        "latency_var": "0",
        "null": "false",
        "range": "402653184:436207615"
    },
    "system.realview.watchdog_fake": {
        "type": "AmbaFake",
        "amba_id": "0",
        "clk_domain": "system.clk_domain",
        "eventq_index": "0",
        "ignore_access": "false",
        "pio_addr": "470745088",
        "pio_latency": "100000",
        "system": "system"
    },
    "system.seriallink0": {
        "type": "Bridge",
        "children": "clk_domain",
        "clk_domain": "system.seriallink0.clk_domain",
        "delay": "4800",
        "eventq_index": "0",
        "ranges": "2147483648:2684354559 1879048192:1880096767 1880096768:1881145343 1881145344:1882193919 1882193920:1883242495 1883242496:1884291071 1884291072:1885339647 1885339648:1886388223 1886388224:1887436799",
        "req_size": "16",
        "resp_size": "16",
        "serialization_enable": "true",
        "serialization_unit": "16"
    },
    "system.seriallink0.clk_domain": {
        "type": "SrcClockDomain",
        "children": "voltage_domain",
        "clock": "100",
        "domain_id": "-1",
        "eventq_index": "0",
        "init_perf_level": "0",
        "voltage_domain": "system.seriallink0.clk_domain.voltage_domain"
    },
    "system.seriallink0.clk_domain.voltage_domain": {
        "type": "VoltageDomain",
        "eventq_index": "0",
        "voltage": "1.000000"
    },
    "system.seriallink1": {
        "type": "Bridge",
        "children": "clk_domain",
        "clk_domain": "system.seriallink1.clk_domain",
        "delay": "4800",
        "eventq_index": "0",
        "ranges": "2147483648:2684354559 1879048192:1880096767 1880096768:1881145343 1881145344:1882193919 1882193920:1883242495 1883242496:1884291071 1884291072:1885339647 1885339648:1886388223 1886388224:1887436799",
        "req_size": "16",
        "resp_size": "16",
        "serialization_enable": "true",
        "serialization_unit": "16"
    },
    "system.seriallink1.clk_domain": {
        "type": "SrcClockDomain",
        "children": "voltage_domain",
        "clock": "100",
        "domain_id": "-1",
        "eventq_index": "0",
        "init_perf_level": "0",
        "voltage_domain": "system.seriallink1.clk_domain.voltage_domain"
    },
    "system.seriallink1.clk_domain.voltage_domain": {
        "type": "VoltageDomain",
        "eventq_index": "0",
        "voltage": "1.000000"
    },
    "system.seriallink2": {
        "type": "Bridge",
        "children": "clk_domain",
        "clk_domain": "system.seriallink2.clk_domain",
        "delay": "4800",
        "eventq_index": "0",
        "ranges": "2147483648:2684354559 1879048192:1880096767 1880096768:1881145343 1881145344:1882193919 1882193920:1883242495 1883242496:1884291071 1884291072:1885339647 1885339648:1886388223 1886388224:1887436799",
        "req_size": "16",
        "resp_size": "16",
        "serialization_enable": "true",
        "serialization_unit": "16"
    },
    "system.seriallink2.clk_domain": {
        "type": "SrcClockDomain",
        "children": "voltage_domain",
        "clock": "100",
        "domain_id": "-1",
        "eventq_index": "0",
        "init_perf_level": "0",
        "voltage_domain": "system.seriallink2.clk_domain.voltage_domain"
    },
    "system.seriallink2.clk_domain.voltage_domain": {
        "type": "VoltageDomain",
        "eventq_index": "0",
        "voltage": "1.000000"
    },
    "system.seriallink3": {
        "type": "Bridge",
        "children": "clk_domain",
        "clk_domain": "system.seriallink3.clk_domain",
        "delay": "4800",
        "eventq_index": "0",
        "ranges": "2147483648:2684354559 1879048192:1880096767 1880096768:1881145343 1881145344:1882193919 1882193920:1883242495 1883242496:1884291071 1884291072:1885339647 1885339648:1886388223 1886388224:1887436799",
        "req_size": "16",
        "resp_size": "16",
        "serialization_enable": "true",
        "serialization_unit": "16"
    },
    "system.seriallink3.clk_domain": {
        "type": "SrcClockDomain",
        "children": "voltage_domain",
        "clock": "100",
        "domain_id": "-1",
        "eventq_index": "0",
        "init_perf_level": "0",
        "voltage_domain": "system.seriallink3.clk_domain.voltage_domain"
    },
    "system.seriallink3.clk_domain.voltage_domain": {
        "type": "VoltageDomain",
        "eventq_index": "0",
        "voltage": "1.000000"
    },
    "system.smccontroller": {
        "type": "LoadDistributor",
        "children": "clk_domain",
        "clk_domain": "system.smccontroller.clk_domain",
        "eventq_index": "0",
        "header_cycles": "8",
        "use_default_range": "false",
        "width": "8",
        "master": "system.Lmon0.slave system.Lmon1.slave system.Lmon2.slave system.Lmon3.slave",
        "slave": "system.smccontroller_pipeline.master"
    },
    "system.smccontroller.clk_domain": {
        "type": "SrcClockDomain",
        "children": "voltage_domain",
        "clock": "100",
        "domain_id": "-1",
        "eventq_index": "0",
        "init_perf_level": "0",
        "voltage_domain": "system.smccontroller.clk_domain.voltage_domain"
    },
    "system.smccontroller.clk_domain.voltage_domain": {
        "type": "VoltageDomain",
        "eventq_index": "0",
        "voltage": "1.000000"
    },
    "system.smccontroller_pipeline": {
        "type": "Bridge",
        "clk_domain": "system.clk_domain",
        "delay": "4000",
        "eventq_index": "0",
        "ranges": "2147483648:2684354559 1879048192:1880096767 1880096768:1881145343 1881145344:1882193919 1882193920:1883242495 1883242496:1884291071 1884291072:1885339647 1885339648:1886388223 1886388224:1887436799",
        "req_size": "256",
        "resp_size": "256",
        "serialization_enable": "false",
        "serialization_unit": "0"
    },
    "system.smcxbar": {
        "type": "NoncoherentXBar",
        "children": "clk_domain",
        "clk_domain": "system.smcxbar.clk_domain",
        "eventq_index": "0",
        "header_cycles": "1",
        "use_default_range": "false",
        "width": "32",
        "master": "system.mem_ctrls0.port system.mem_ctrls1.port system.mem_ctrls2.port system.mem_ctrls3.port system.mem_ctrls4.port system.mem_ctrls5.port system.mem_ctrls6.port system.mem_ctrls7.port system.pim_sys0.s2p.slave system.pim_sys1.s2p.slave system.pim_sys2.s2p.slave system.pim_sys3.s2p.slave system.pim_sys4.s2p.slave system.pim_sys5.s2p.slave system.pim_sys6.s2p.slave system.pim_sys7.s2p.slave",
        "slave": "system.seriallink0.master system.seriallink1.master system.seriallink2.master system.seriallink3.master"
    },
    "system.smcxbar.clk_domain": {
        "type": "SrcClockDomain",
        "children": "voltage_domain",
        "clock": "1000",
        "domain_id": "-1",
        "eventq_index": "0",
        "init_perf_level": "0",
        "voltage_domain": "system.smcxbar.clk_domain.voltage_domain"
    },
    "system.smcxbar.clk_domain.voltage_domain": {
        "type": "VoltageDomain",
        "eventq_index": "0",
        "voltage": "1.000000"
    },
    "system.terminal": {
        "type": "Terminal",
        "eventq_index": "0",
        "intr_control": "system.intrctrl",
        "number": "0",
        "output": "true",
        "port": "3456"
    },
    "system.tol2bus": {
        "type": "CoherentXBar",
        "clk_domain": "system.cpu_clk_domain",
        "eventq_index": "0",
        "header_cycles": "1",
        "snoop_filter": "Null",
        "system": "system",
        "use_default_range": "false",
        "width": "4",
        "master": "system.l2.cpu_side",
        "slave": "system.cpu0.icache.mem_side system.cpu0.dcache.mem_side system.cpu0.itb.walker.port system.cpu0.dtb.walker.port system.cpu0.istage2_mmu.stage2_tlb.walker.port system.cpu0.dstage2_mmu.stage2_tlb.walker.port system.cpu1.icache.mem_side system.cpu1.dcache.mem_side system.cpu1.itb.walker.port system.cpu1.dtb.walker.port system.cpu1.istage2_mmu.stage2_tlb.walker.port system.cpu1.dstage2_mmu.stage2_tlb.walker.port system.cpu2.icache.mem_side system.cpu2.dcache.mem_side system.cpu2.itb.walker.port system.cpu2.dtb.walker.port system.cpu2.istage2_mmu.stage2_tlb.walker.port system.cpu2.dstage2_mmu.stage2_tlb.walker.port system.cpu3.icache.mem_side system.cpu3.dcache.mem_side system.cpu3.itb.walker.port system.cpu3.dtb.walker.port system.cpu3.istage2_mmu.stage2_tlb.walker.port system.cpu3.dstage2_mmu.stage2_tlb.walker.port system.cpu4.icache.mem_side system.cpu4.dcache.mem_side system.cpu4.itb.walker.port system.cpu4.dtb.walker.port system.cpu4.istage2_mmu.stage2_tlb.walker.port system.cpu4.dstage2_mmu.stage2_tlb.walker.port system.cpu5.icache.mem_side system.cpu5.dcache.mem_side system.cpu5.itb.walker.port system.cpu5.dtb.walker.port system.cpu5.istage2_mmu.stage2_tlb.walker.port system.cpu5.dstage2_mmu.stage2_tlb.walker.port system.cpu6.icache.mem_side system.cpu6.dcache.mem_side system.cpu6.itb.walker.port system.cpu6.dtb.walker.port system.cpu6.istage2_mmu.stage2_tlb.walker.port system.cpu6.dstage2_mmu.stage2_tlb.walker.port system.cpu7.icache.mem_side system.cpu7.dcache.mem_side system.cpu7.itb.walker.port system.cpu7.dtb.walker.port system.cpu7.istage2_mmu.stage2_tlb.walker.port system.cpu7.dstage2_mmu.stage2_tlb.walker.port"
    },
    "system.vncserver": {
        "type": "VncServer",
        "eventq_index": "0",
        "frame_capture": "false",
        "number": "0",
        "port": "5900"
    },
    "system.voltage_domain": {
        "type": "VoltageDomain",
        "eventq_index": "0",
        "voltage": "1.000000"
    }
}