# AXI Interconnect Arbitration Modes

## ğŸ“š 3 Cháº¿ Äá»™ Arbitration

Khi cÃ³ **tranh cháº¥p** (2 masters cÃ¹ng request), interconnect dÃ¹ng **arbiter** Ä‘á»ƒ quyáº¿t Ä‘á»‹nh master nÃ o Ä‘Æ°á»£c phá»¥c vá»¥ trÆ°á»›c.

---

## ğŸ¯ Khi NÃ o DÃ¹ng Mode NÃ o?

### **Mode 0: FIXED_PRIORITY** ğŸ‘‘

**Khi nÃ o dÃ¹ng:**
- âœ… Khi cÃ³ 1 master **QUAN TRá»ŒNG** hÆ¡n master khÃ¡c
- âœ… Real-time system cáº§n Ä‘áº£m báº£o latency cho master Æ°u tiÃªn
- âœ… Master 0 = Critical, Master 1 = Background tasks

**Äáº·c Ä‘iá»ƒm:**
```
Priority: Master 0 > Master 1

Tranh cháº¥p:
  M0 request + M1 request â†’ M0 LUÃ”N LUÃ”N tháº¯ng
  
Example:
  M0 = Video controller (time-critical)
  M1 = DMA transfer (can wait)
  â†’ M0 always gets bus first
```

**Æ¯u Ä‘iá»ƒm:**
- âœ… ÄÆ¡n giáº£n, dá»… hiá»ƒu
- âœ… Latency tháº¥p cho master Æ°u tiÃªn
- âœ… Deterministic (predictable)

**NhÆ°á»£c Ä‘iá»ƒm:**
- âŒ Master 1 cÃ³ thá»ƒ bá»‹ **starvation** (chá» mÃ£i)
- âŒ KhÃ´ng cÃ´ng báº±ng

**Code:**
```verilog
// In dual_riscv_axi_system.v
AXI_Interconnect #(
    .ARBITRATION_MODE(0)  // â† FIXED_PRIORITY
) u_axi_interconnect (
    ...
);
```

---

### **Mode 1: ROUND_ROBIN** ğŸ”„ **(DEFAULT)**

**Khi nÃ o dÃ¹ng:**
- âœ… **Máº¶C Äá»ŠNH** - DÃ¹ng trong háº§u háº¿t trÆ°á»ng há»£p
- âœ… Khi muá»‘n **CÃ”NG Báº°NG** giá»¯a cÃ¡c masters
- âœ… KhÃ´ng cÃ³ master nÃ o quan trá»ng hÆ¡n
- âœ… Muá»‘n trÃ¡nh starvation

**Äáº·c Ä‘iá»ƒm:**
```
Turn-based: Masters take turns

State:
  turn = 0 â†’ M0's turn (M0 has priority)
  turn = 1 â†’ M1's turn (M1 has priority)

Tranh cháº¥p:
  If turn=0: M0 request + M1 request â†’ M0 tháº¯ng, turn â†’ 1
  If turn=1: M0 request + M1 request â†’ M1 tháº¯ng, turn â†’ 0
  
Example sequence:
  Request 1: M0 & M1 â†’ M0 wins (turn was 0) â†’ turn=1
  Request 2: M0 & M1 â†’ M1 wins (turn was 1) â†’ turn=0
  Request 3: M0 & M1 â†’ M0 wins (turn was 0) â†’ turn=1
  â†’ Perfect alternation!
```

**Æ¯u Ä‘iá»ƒm:**
- âœ… **CÃ´ng báº±ng** - Both masters get fair share
- âœ… **No starvation** - M1 won't wait forever
- âœ… Predictable average latency
- âœ… Good for balanced workloads

**NhÆ°á»£c Ä‘iá»ƒm:**
- âš ï¸ Phá»©c táº¡p hÆ¡n Fixed Priority
- âš ï¸ Cáº§n state register (wr_turn, rd_turn)

**Code:**
```verilog
AXI_Interconnect #(
    .ARBITRATION_MODE(1)  // â† ROUND_ROBIN (default)
) u_axi_interconnect (
    ...
);
```

**Implementation trong AXI_Interconnect_Full.v:**
```verilog
// Round-Robin state
reg [1:0] wr_turn;  // Write arbiter turn
reg [1:0] rd_turn;  // Read arbiter turn

// Grant logic
assign grant_m0_write = m0_write_req && 
                       (!m1_write_req || (wr_turn == 2'b00));
assign grant_m1_write = m1_write_req && 
                       (!m0_write_req || (wr_turn == 2'b01));

// Update turn after grant
always @(posedge ACLK) begin
    if (!ARESETN) begin
        wr_turn <= 2'b01;  // Start with M1 priority
    end else begin
        if (grant_m0_write) begin
            wr_turn <= 2'b01;  // Next: M1's turn
        end else if (grant_m1_write) begin
            wr_turn <= 2'b00;  // Next: M0's turn
        end
    end
end
```

---

### **Mode 2: QOS_BASED** â­

**Khi nÃ o dÃ¹ng:**
- âœ… Khi cÃ³ **dynamic priorities**
- âœ… Masters cÃ³ **QoS (Quality of Service) values** khÃ¡c nhau
- âœ… Priority thay Ä‘á»•i theo workload
- âœ… Advanced scheduling requirements

**Äáº·c Ä‘iá»ƒm:**
```
Priority: Depends on QoS value (higher = more priority)

Each master has QoS signals:
  M0_QoS = 4-bit value (0-15)
  M1_QoS = 4-bit value (0-15)

Tranh cháº¥p:
  M0_QoS=5, M1_QoS=3 â†’ M0 wins (higher QoS)
  M0_QoS=2, M1_QoS=8 â†’ M1 wins (higher QoS)
  M0_QoS=5, M1_QoS=5 â†’ Tie-breaker (usually M0)

Example:
  Normal: M0_QoS=3, M1_QoS=3 â†’ Equal priority
  Critical task on M1: M1_QoS â†’ 15 â†’ M1 wins!
```

**Æ¯u Ä‘iá»ƒm:**
- âœ… **Dynamic** - Priorities can change
- âœ… **Flexible** - Adapt to workload
- âœ… Supports QoS differentiation
- âœ… Advanced traffic management

**NhÆ°á»£c Ä‘iá»ƒm:**
- âš ï¸ Phá»©c táº¡p nháº¥t
- âš ï¸ Cáº§n QoS signals tá»« masters
- âš ï¸ Harder to verify

**Code:**
```verilog
AXI_Interconnect #(
    .ARBITRATION_MODE(2)  // â† QOS_BASED
) u_axi_interconnect (
    ...
);
```

**Implementation:**
```verilog
// QoS-based comparison
assign grant_m0_write = m0_write_req && 
                       (!m1_write_req || (M0_QoS >= M1_QoS));
assign grant_m1_write = m1_write_req && 
                       (!m0_write_req || (M1_QoS > M0_QoS));
```

---

## ğŸ“Š So SÃ¡nh 3 Modes

| Feature | Fixed Priority | Round-Robin | QoS-Based |
|---------|---------------|-------------|-----------|
| **Complexity** | â­ Low | â­â­ Medium | â­â­â­ High |
| **Fairness** | âŒ No | âœ… Yes | âš–ï¸ Weighted |
| **Predictable** | âœ… Yes | âœ… Yes | âš ï¸ Depends |
| **Starvation Risk** | âŒ High (M1) | âœ… None | âš ï¸ Low |
| **Use Case** | Critical M0 | Balanced | Dynamic QoS |
| **State Needed** | None | Turn register | QoS compare |
| **Performance** | âš¡ Fast | âš¡ Fast | âš¡ Fast |

---

## ğŸ§ª Test Results

### **Test vá»›i Mode 1 (Round-Robin)**

**Scenario**: 10 simultaneous WRITE requests

```
Expected:
  M0 wins: ~5 times (50%)
  M1 wins: ~5 times (50%)
  Pattern: Alternating

Actual (From testbench):
  M0 wins: X times
  M1 wins: Y times
  
  If |X - Y| â‰¤ 2: âœ… Fair
  If |X - Y| > 2: âš ï¸ Imbalanced
```

---

## ğŸ¯ Khi NÃ o Tranh Cháº¥p Xáº£y Ra?

### **Scenario 1: Cáº£ 2 Masters Request CÃ¹ng LÃºc**

```
Cycle N:
  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”           â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”
  â”‚ Master 0â”‚â”€â”€â”€AWVALID=1â”€â”€â†’â”‚         â”‚
  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜           â”‚  AXI    â”‚
                        â”‚  Inter- â”‚
  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”           â”‚ connect â”‚
  â”‚ Master 1â”‚â”€â”€â”€AWVALID=1â”€â”€â†’â”‚         â”‚
  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜           â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
  
  âš ï¸ CONTENTION! Both requesting!
  
  Arbiter Decision:
    Mode 0: M0 wins
    Mode 1: Depends on turn (M0 or M1)
    Mode 2: Compare QoS
```

### **Scenario 2: Chá»‰ 1 Master Request**

```
Cycle N:
  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”           â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”
  â”‚ Master 0â”‚â”€â”€â”€AWVALID=1â”€â”€â†’â”‚         â”‚
  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜           â”‚  AXI    â”‚
                        â”‚  Inter- â”‚
  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”           â”‚ connect â”‚
  â”‚ Master 1â”‚â”€â”€â”€AWVALID=0â”€â”€â†’â”‚         â”‚
  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜           â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
  
  âœ… NO CONTENTION
  
  Arbiter Decision:
    All modes: M0 wins (only requester)
    No arbitration needed
```

---

## ğŸ“‹ Truth Table: Round-Robin

| Cycle | turn | M0_req | M1_req | Winner | New turn | Why |
|-------|------|--------|--------|--------|----------|-----|
| 1 | 0 | 1 | 0 | M0 | 1 | M0 only requester |
| 2 | 1 | 0 | 1 | M1 | 0 | M1 only requester |
| 3 | 0 | 1 | 1 | **M0** | 1 | M0's turn |
| 4 | 1 | 1 | 1 | **M1** | 0 | M1's turn |
| 5 | 0 | 1 | 1 | **M0** | 1 | M0's turn |
| 6 | 1 | 1 | 1 | **M1** | 0 | M1's turn |

**Pattern**: Perfect alternation when both request! âœ…

---

## ğŸš€ How to Test Different Modes

### **Test Mode 0 (Fixed Priority)**

Edit `dual_riscv_axi_system.v` line ~597:
```verilog
AXI_Interconnect #(
    .ARBITRATION_MODE(0)  // â† Change to 0
) u_axi_interconnect (
```

Recompile vÃ  run `tb_arbitration_test.v`:
```tcl
vlog -work work -sv dual_riscv_axi_system.v
vlog -work work -sv tb_arbitration_test.v
vsim work.tb_arbitration_test
run -all
```

**Expected**: M0 wins ~10/10 (100%)

### **Test Mode 1 (Round-Robin)** âœ… Current

Already set to mode 1. Run testbench:
```tcl
vlog -work work -sv tb_arbitration_test.v
vsim work.tb_arbitration_test
run -all
```

**Expected**: M0 wins ~5/10, M1 wins ~5/10 (50/50)

### **Test Mode 2 (QoS-based)**

Edit to mode 2, recompile, run:

**Expected**: Depends on QoS values from masters

---

## ğŸ“Š Expected Test Output

```
//////////////////////////////////////////////////////////////////
/  ARBITRATION TEST - AXI Interconnect                          /
//////////////////////////////////////////////////////////////////

 Current Arbitration Mode: 1
 Mode Name: ROUND_ROBIN (DEFAULT)

//////////////////////////////////////////////////////////////////
/  TEST: WRITE Contention - Current Mode
//////////////////////////////////////////////////////////////////

  Scenario: Both masters request WRITE simultaneously

  Creating contention: Forcing both masters to request...

  [Request 1] Both masters requesting WRITE:
    M0: Addr=0x00000100 Data=0xAAAA0000
    M1: Addr=0x00000200 Data=0xBBBB0000
[120000] ğŸ† WRITE GRANT â†’ Master 0
[120000] ğŸ”„ WR_TURN changed â†’ 1

  [Request 2] Both masters requesting WRITE:
    M0: Addr=0x00000104 Data=0xAAAA0001
    M1: Addr=0x00000204 Data=0xBBBB0001
[260000] ğŸ† WRITE GRANT â†’ Master 1
[260000] ğŸ”„ WR_TURN changed â†’ 0

  [Request 3] Both masters requesting WRITE:
    M0: Addr=0x00000108 Data=0xAAAA0002
    M1: Addr=0x00000208 Data=0xBBBB0002
[400000] ğŸ† WRITE GRANT â†’ Master 0
[400000] ğŸ”„ WR_TURN changed â†’ 1

  ... (continues alternating)

  â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”
  Results:
    Master 0 Write Grants: 5
    Master 1 Write Grants: 5

  Expected (Round-Robin): ~50/50 split
  âœ… CORRECT: Fair split (M0=5, M1=5)

... (Similar for READ)

//////////////////////////////////////////////////////////////////
/                    ARBITRATION TEST SUMMARY                    /
//////////////////////////////////////////////////////////////////

 Arbitration Mode: 1
 Mode: ROUND_ROBIN

 Total Grants:
  â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”
  Write Channel:
    Master 0: 5 grants
    Master 1: 5 grants
    Total:    10

  Read Channel:
    Master 0: 5 grants
    Master 1: 5 grants
    Total:    10

  Grand Total: 20 grants

 Arbitration Behavior Analysis:
  â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”
  Write difference: 0 (Should be â‰¤2 for fair RR)
  Read difference:  0 (Should be â‰¤2 for fair RR)

  âœ… ROUND_ROBIN: Working correctly!
  Fair arbitration confirmed

//////////////////////////////////////////////////////////////////
/                    TEST COMPLETE                               /
//////////////////////////////////////////////////////////////////

 âœ… Arbitration logic verified
 âœ… Contention scenarios tested
 âœ… Both Write and Read channels tested
```

---

## ğŸ“ Decision Flow

### **When Contention Occurs:**

```
START: 2 masters request
  â†“
Check Arbitration Mode
  â†“
  â”œâ”€ Mode 0: FIXED_PRIORITY
  â”‚    â”œâ”€ M0 request? â†’ Grant M0
  â”‚    â””â”€ M0 no request? â†’ Grant M1
  â”‚
  â”œâ”€ Mode 1: ROUND_ROBIN
  â”‚    â”œâ”€ Check turn register
  â”‚    â”œâ”€ turn=0? â†’ Grant M0, set turn=1
  â”‚    â””â”€ turn=1? â†’ Grant M1, set turn=0
  â”‚
  â””â”€ Mode 2: QOS_BASED
       â”œâ”€ Compare M0_QoS vs M1_QoS
       â”œâ”€ M0_QoS > M1_QoS? â†’ Grant M0
       â”œâ”€ M1_QoS > M0_QoS? â†’ Grant M1
       â””â”€ M0_QoS = M1_QoS? â†’ Grant M0 (tie-breaker)
```

---

## ğŸ’¡ Practical Examples

### **Example 1: Video System**

```
System:
  M0 = Video DMA (time-critical, needs constant bandwidth)
  M1 = CPU (can tolerate delays)
  
Best Mode: 0 (FIXED_PRIORITY)
  
Why?
  â€¢ Video DMA can't afford delays (frame drops)
  â€¢ CPU can wait a few cycles
  â€¢ M0 always gets priority
```

### **Example 2: Dual-Core System** âœ… (Current!)

```
System:
  M0 = SERV Core 0
  M1 = SERV Core 1
  
Best Mode: 1 (ROUND_ROBIN)
  
Why?
  â€¢ Both cores equally important
  â€¢ Fair scheduling
  â€¢ No starvation
  â€¢ Balanced performance
```

### **Example 3: Mixed Workload**

```
System:
  M0 = Real-time controller (variable priority)
  M1 = Background processor (variable priority)
  
Best Mode: 2 (QOS_BASED)
  
Why?
  â€¢ Priorities change dynamically
  â€¢ Sometimes M0 critical (high QoS)
  â€¢ Sometimes M1 critical (high QoS)
  â€¢ Flexible scheduling
```

---

## ğŸ§ª Testing Recommendations

### **Äá»ƒ Test Arbitration Äáº§y Äá»§:**

1. **Compile testbench**:
   ```tcl
   vlog -work work -sv tb_arbitration_test.v
   ```

2. **Run test**:
   ```tcl
   vsim work.tb_arbitration_test
   run -all
   ```

3. **Verify grants**:
   - Mode 1: Check M0 â‰ˆ M1 (fair split)
   - Monitor turn changes
   - Verify alternation pattern

4. **Test all 3 modes**:
   - Change ARBITRATION_MODE in dual_riscv_axi_system.v
   - Recompile & rerun
   - Compare results

---

## âœ… Summary

| Mode | Khi NÃ o DÃ¹ng | Æ¯u Äiá»ƒm | NhÆ°á»£c Äiá»ƒm |
|------|--------------|---------|------------|
| **0: Fixed** | M0 critical | Simple, low latency M0 | M1 starvation |
| **1: RR** â­ | Equal importance | Fair, no starvation | Slightly complex |
| **2: QoS** | Dynamic priorities | Flexible, adaptive | Most complex |

**Current System**: Mode 1 (Round-Robin) âœ… **BEST cho dual SERV!**

---

**Document**: `ARBITRATION_MODES.md`  
**Testbench**: `tb_arbitration_test.v`  
**Status**: ğŸŸ¢ Ready to test! âœ…

