<p> </p><p><u>Executive Summary</u></p><p>Focus shifting for the Ncore SystemC Fast Models from functionality to performance correlation versus the Verilated models.  Intel PSG and MobileEye configs currently under characterization.  Steve Potter was able to release both Piano2.2.1 and Ncore2.5.0-rc2 with support of SuSE 11.4 for Intel PSG.  Great job Steve!  Ncore3 Integrating Event detailed planning for IE1 underway – decided to split into IE1.1 end-March and IE1.2 mid-April to better align Ncore / Legato / SW deliverables.   Significant progress now that Federico is on-board full-time in Campbell on advancing the Physical Optimization flows and integration of iNoCs based capabilities into Maestro.  Reached conclusion that iNoCs code reuse will be possible and will advance development of Maestro.   Oski reported completion of all SOW3 formal verification work.  CodaCache nightly regressions up and running with high pass-rates.  Good progress on attrition backfill plans with Steve Kromer ramping on DMI and other internal rebalancing.  Reached out to several sources for potential candidates.  February timebox results and March timebox objectives were rolled out to the team; scoring improved slightly from January (.66 to .71).  Kicked off engineering response to meet Esperanto system requirements with Ncore3 and Maestro.  Ed Petrus brought in as consultant in Strategic Program Manager role.</p><p> </p><p><u>Results</u></p><ul><li>Released Piano2.2.1 with support for SuSE11.4 for Intel PSG and few internally sourced bug fixes.</li></ul><ul><li>Released Ncore2.5.0-rc2 Ncore 2.5.0-rc.2 with support for  SuSE 11.4 for Intel PSG.</li><li>Oski completed SOW3.</li></ul><p> </p><p> </p><p><u>Highlights</u></p><ul><li>Charles Huang started this week joining the SW team in Campbell.</li><li>Alex Tsifra, Performance Modeling, and Moez Cherif, SW Development, accepted offers to join the SW team.</li></ul><p> </p><p><u>Lowlights</u></p><ul><li>Stephen Henry resigned to pursue other opportunities.</li></ul><p> </p><p><u>Engineering Progress</u></p><ul><li>HW Architecture</li></ul><ul><ul><li>Symphony</li><ul><li>Multiple meetings with Physical optimization to explain the functionality and requirements for different Symphony network elements and to close on the need for hierarchies and their description.</li><li>Refining SMI signal mapping into ATP packet format. Idea is to keep transport oblivious of higher layer protocol and format as much as possible.</li><li>Working through the issues we still face on the memory scheduler performance. This exercise is not only helping us understand and fine tune Symphony 1.0 end to end QoS but also germinating ideas for Symphony 2.0.</li><li>Held design review with Ncore engineers on power/clock domain adapters and test plan review of DW Adapter.</li></ul><li>Ncore</li></ul></ul><ul><li>Advancing Ncore / Concerto RevC (CHI + ACE)</li></ul><ul><ul><ul><li>Oski Formal Verification:</li><ul><li>Oski reported full completion of SOW3 formal verification work.</li><li>We will complete final review of formal architectural models and formal model tables before sign-off.</li></ul><li>Provided Legato requirements for physical optimization / topology synthesis.</li><li>Working through issues related to Legato error messaging requirements.</li><li>Continuing work on Ncore 3 Configuration Architecture. At 0.7+.</li><li>Started Ncore System Architecture document, per change on priorities.</li></ul></ul><li>Software / SW Architecture</li><ul><li>Conductor (Ncore 2.x support)</li><ul><li>Piano 2.2.1 released - works on SuSE 11.4, CentOS 6.6 &amp; CentOS 7.x</li><li>Ncore 2.5.0-rc.2 released - works on SuSE 11.4, CentOS 6.6 &amp; CentOS 7.x</li><li>Resolved multiple Jira issues for Ncore 2.5 filed by QA. This included fixes in csv generation for PA, fix in reports, customer TB  RAL fix through CSR and IP-XACT</li><li>Bitbash test in customer TB is now fixed and running for multiple configurations. This also fixes the IP-XACT for Ncore-2.5</li></ul><li>Project Angelo: Fast SystemC Performance Modeling</li><ul><li>Developed “end-game” plan with Synopsys with final tasks / owners for releasing Ncore2.5.</li><li>Intel-PSG platform model (2 ACE agents, 3 ACE-lite agents, 4 DCEs and 5 DMIs) testing and debugging</li><ul><li>Created ACE-lite stl trace files and was able to feed to Intel-PSG platform</li><li>Identified failing test in ACE-lite agent came from 64-bit data channel that didn't get supported</li><li>Basic read test for 128-bit ACE-lite agents is passing but problem in write</li><li>Extended regression list and flow</li></ul><li>EyeQ6 platform</li><ul><li>For trace acc0_stop_eyq6.stl, the simulation completes after consuming all input</li><li>For acc0_stop_eyq6_simple.stl fails after executing about a half million transactions by FlexNoc nttp</li></ul><li>Maestro/Angelo now builds on Bamboo, exports pa_models for Ncore</li><li>Working on build &amp; export of Ncore/solver branch Alberto (for Ncore).</li><li>Completed DMI model support for MrdFlush which had been causing the verification c++ checker to fail.</li><li>CAE provided additional configurations for internal testing and starting developing additional stimulus.</li><li>Requested on-site support from Synopsys to accelerate our development of ‘stl’ based stimulus.</li></ul><li>SW Architecture</li><ul><li>Magillem technical debrief to feed business side discussions.</li><li>Defined the parameter randomizer and the error system spec.</li><li>Worked on top level RTL definition and aligned on SW Deliverables to support the HW team.</li><li>Working on solution for unit level and top level SW support of RTL connectivity / JSON.</li><li>Significant time spent developing the prototype of a characterization system for building models to be used by physical optimization algorithms. Need to demonstrate concepts next week to get approval/corrections from the stakeholders</li><li>Multiple discussions on the architecture for the integration of iNoCs code within Maestro.  Reached conclusion that code reuse will be possible + will advance development of Maestro.</li></ul><li>Maestro Front-end (Client)</li><ul><li>GUI</li><ul><li>Implementation for Memory Map view</li><li>Refactoring CLI commands</li><li>Prototyping Topology View</li><li>Various bug fixing for GUI</li></ul><li>Maestro Kernel</li><ul><li>Demoed utilities and flow for testing and running C++ custom validation functions outside of Maestro.</li><li>Testing proof-of-concept code-review system (<a class="external-link" href="http://codereview.arteris.com/reviewboard" rel="nofollow">http://codereview.arteris.com/reviewboard</a>)</li><li>Continued design of new error-module.</li></ul></ul><li>Maestro Back-end (Server)</li><ul><li>Serve static page - schema designer on <a class="external-link" href="http://maestro.arteris.com/designer" rel="nofollow">maestro.arteris.com/designer</a></li></ul><li>Physical Design Awareness and Topology Synthesis</li><ul><li>Prototype GUI/tool in a state where it can be shown to the team for feedback &amp; next steps.</li><li>Iterations with HW Architecture on required support for Legato RTL components in tools. As expected, real designs will have lots more components than a basic data NoC would. Brought Maestro team into the discussion because similar support (in fact, deeper) for such components will need to be provided in data model, GUI and TCL scripting. A development plan will need to be laid out.</li><li>Discussions across engineering/CAE on tools/wizards for NoC mesh design and implications for the software flow. Context of Esperanto prospective discussions, but not only. Conclusion: an iNoCs-GUI-based initial prototype (wizard, project auto-filling, schematic view tailored for regular layout, floorplan view similarly tailored) can be developed quickly enough, say 1 week of uninterrupted development time. Priority of this development to be decided.</li></ul><li>Infrastructure</li><ul><li>Functions written for CSR generation in IP-XACT for LLC. Integration pending.</li></ul></ul></ul><p> </p><ul><li>Solutions Architecture / Physical Design Optimization</li><ul><li>Tested new Piano release 2.2.1 . All bugs I filed were fixed. GUI is stable on CentOS 6,7 and SuSE 11</li><li>Performed an exploration of pipeline injection in FlexNoc and how it affects topology exchange format and RTL. The purpose is to help Federico to evaluate whether new topology synthesis can also be used with FlexNoC</li></ul></ul><p> </p><ul><li>Documentation</li><ul><li>Ncore</li><ul><li>Updating block diagrams for Ncore 3.0 reference manual – WIP.</li><li>2.5 – received input for reference manual, fixing minor errors in the reference manual; Integration guide information still pending. Working on preparing online help files in parallel.</li><li>3.0 – Awaiting information from Ty and Alexis’s meeting. Sanjay helping with training/information for Ncore 3.0. Met with Na from software and went over current 2.x documentation to give an idea on the information required for 3.0 in terms of the GUI.</li></ul><li>Symphony/Presto</li><ul><li>No update for documentation</li></ul><li>PIANO 2.5 (No update)</li><li>Technical Publication Process</li><ul><li>Met with marketing and Erin from JAMA to go over importing Word and PDFs into JAMA. Only excel and Word files can be imported into JAMA. PDFs can be linked to in JAMA.</li><li>Working on Ncore 2.5 release and coda cache documentation.</li><li>Attended JAMA training on March 8th.</li><li>Began some work on XML input for customer documentation.</li></ul></ul></ul><p> </p><p><u>Products Summary</u></p><p> </p><ul><li>Ncore v1.6.x</li><ul><li>No changes.  ZTE should be nearing tape-out soon.</li></ul><li>Ncore v2.5</li></ul><ul><ul><li><em>Targeted release to deliver Ncore Performance Modeling, Piano v2.5 support, Extended Victim Cache/Read-allocate CMC policy and deferred errata from v2.2.  Adding support for CentOS 6/7 and SuSE 11/12 since v2.2.1 is unplanned.</em></li><li>RTL in freeze mode. DMI CSR fix and arch doc update.</li><li>Breker Eval: Possibility to use this tool in PA.</li><li>Carbon: Checker trace debugged. DCE directory lookups not being seen in checker trace. Trying to debug why this is not happening in the carbon environment.</li><li>CMC Read allocate:</li><ul><li>DMI: All regressions with read allocate look good.</li><li>System: All regressions looking good.</li></ul><li>Easter Eggs now on Glissando.</li><li>Customer TB IP-Xact: All IP-Xact/xml/RAL test issues have been fixed and are passing 3 separate configurations.</li><li>Customer TB QA bugs: Debugged most issues and fixed them or they are invalid issues.</li></ul></ul><ul><li>CodaCache</li><ul><li>Design</li><ul><li>Coda Cache Sprints: (<a class="external-link" href="https://arterisip.atlassian.net/secure/RapidBoard.jspa?rapidView=24&amp;view=detail&amp;selectedIssue=AR-34" rel="nofollow">https://arterisip.atlassian.net/secure/RapidBoard.jspa?rapidView=24&amp;view=detail&amp;selectedIssue=AR-34</a>)</li><li>RTL in bring up process, multiple bug fixes</li><li>CSRs pending</li></ul><li>Verification</li><ul><li>Nightly regressions set up and pass rates look good.</li><li>Cleared some confusion regarding write address blocking.</li><li>Filing JIRA RTL issues on partial allocate cases. Will start work on scratchpad next week.</li><li>Read hit and write hit in progress.</li></ul><li>SW</li><ul><li>v0.5.0 is on servers (dev version used by hw)</li><li>Reports generation for CodaCache - csv and pdf (in progress)</li><li>Work with Arch/CAE for modifications on CodaCache xlsx file (cli tool will be updated to align)</li><li>Hook up to gitlab ci (lint + unit tests)</li><li>Serve static page - schema designer on <a class="external-link" href="http://maestro.arteris.com/designer" rel="nofollow">maestro.arteris.com/designer</a></li></ul></ul></ul><p><u> </u></p><ul><li>Regression Results</li><ul><li>Ncore release/v2.X and CodaCache 1.0</li></ul></ul><div class="table-wrap"><table class="confluenceTable"><tbody><tr><td class="confluenceTd"><p><strong>Date</strong></p></td><td class="confluenceTd"><p><strong>AIU</strong></p></td><td class="confluenceTd"><p><strong>NCB</strong></p></td><td class="confluenceTd"><p><strong>DCE</strong></p></td><td class="confluenceTd"><p><strong>DMI</strong></p></td><td class="confluenceTd"><p><strong>FLTC</strong></p></td><td class="confluenceTd"><p><strong>FSC</strong></p></td><td class="confluenceTd"><p><strong>PSYS</strong></p></td><td class="confluenceTd"><p><strong>FSYS</strong></p></td><td class="confluenceTd"><p><strong>CodaCache</strong></p></td></tr><tr><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p> </p></td></tr><tr><td class="confluenceTd"><p align="right">4-Mar</p></td><td class="confluenceTd"><p align="right">98</p></td><td class="confluenceTd"><p align="right">100</p></td><td class="confluenceTd"><p align="right">98</p></td><td class="confluenceTd"><p align="right">100</p></td><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p align="right">96</p></td><td class="confluenceTd"><p align="right"> </p></td><td class="confluenceTd"><p align="right">96</p></td></tr><tr><td class="confluenceTd"><p align="right">5-Mar</p></td><td class="confluenceTd"><p align="right">98</p></td><td class="confluenceTd"><p align="right">100</p></td><td class="confluenceTd"><p align="right">99</p></td><td class="confluenceTd"><p align="right">100</p></td><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p align="right">97</p></td><td class="confluenceTd"><p align="right"> </p></td><td class="confluenceTd"><p align="right">98</p></td></tr><tr><td class="confluenceTd"><p align="right">6-Mar</p></td><td class="confluenceTd"><p align="right">98</p></td><td class="confluenceTd"><p align="right">100</p></td><td class="confluenceTd"><p align="right">99</p></td><td class="confluenceTd"><p align="right">100</p></td><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p align="right">87</p></td><td class="confluenceTd"><p align="right"> </p></td><td class="confluenceTd"><p align="right">98</p></td></tr><tr><td class="confluenceTd"><p align="right">7-Mar</p></td><td class="confluenceTd"><p align="right">98</p></td><td class="confluenceTd"><p align="right">100</p></td><td class="confluenceTd"><p align="right">100</p></td><td class="confluenceTd"><p align="right">100</p></td><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p align="right">94</p></td><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p align="right">98</p></td></tr><tr><td class="confluenceTd"><p align="right">8-Mar</p></td><td class="confluenceTd"><p align="right">98</p></td><td class="confluenceTd"><p align="right">100</p></td><td class="confluenceTd"><p align="right">100</p></td><td class="confluenceTd"><p align="right">100</p></td><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p align="right">96</p></td><td class="confluenceTd"><p align="right"> </p></td><td class="confluenceTd"><p align="right"> </p></td></tr></tbody></table></div><p> </p><ul><li>Ncore v3.0</li><ul><li>Design</li><ul><li>Created 3.0 sprints (<a class="external-link" href="https://arterisip.atlassian.net/secure/RapidBoard.jspa?rapidView=27&amp;view=planning&amp;selectedIssue=CONC-3830" rel="nofollow">https://arterisip.atlassian.net/secure/RapidBoard.jspa?rapidView=27&amp;view=planning&amp;selectedIssue=CONC-3830</a>)</li></ul></ul></ul><ul><ul><ul><li>DII à Continued working on lint clean up, JSON and new mux integration  </li><li>IO-AIU à Continued working on JSON and new mux integration. Spent some time on ACE-Lite-E Micro Arch  </li><li>CHI-AIU à Nothing to report this week  </li><li>DMI à Steve coming up to speed on DMI   </li><li>DCE à Nothing to report this week  </li><li>CCP à Nothing to report</li><li>Misc à Started working on CSR JSON and tACHL</li></ul></ul></ul><ul><ul><li>Verification</li></ul></ul><ul><ul><ul><li>SMI agent: Debugged a typo in smi_if that was causing incorrect behavior. Fixed the typo.</li><li>System BFM for AIU/NCB: Fixing issues that were not correctly done and then will work on compiling.</li><li>DMI: Ready for bring-up. Waiting for RTL to be ready.</li><li>DII: Ready for bring-up. Waiting for RTL to be ready.</li><li>IO-AIU: Compiling without System BFM. Waiting for RTL to be ready to run stimulus.</li><li>CHI: CHI BFM link layer support ready. Adding read support and adding monitor support next.</li><li>System: Discussed steps to having env ready. Working on implementing.</li><li>IE1: Worked with Saad to define Legato topology required. Aligned with SW and HW on what the goals are and timelines are for support from both teams. Will have a further discussion next week to formalize what was discussed and what our goals are for IE1-1 and IE1-2.</li><li>CCP + Formal</li><ul><li>Scratchpad assertions coding complete. Will start running formal runs next week.</li></ul></ul></ul></ul><p> </p><ul><li>Presto</li></ul><ul><ul><li>Design: (<a class="external-link" href="https://arterisip.atlassian.net/issues/?filter=12307" rel="nofollow">https://arterisip.atlassian.net/issues/?filter=12307</a>)</li><ul><li>Completed 0.5 uArch for Clock/Power domain adapter and 0.71 uArch for DataWidth adapter</li><li>RTL: updated DW adapter</li><li>RTL: updated how SMI parameter are pulled from JSON files</li><li>RTL: APB target for configuration network</li></ul><li>Performance: Sprint <a class="external-link" href="https://arterisip.atlassian.net/secure/RapidBoard.jspa?rapidView=10&amp;sprint=75" rel="nofollow">https://arterisip.atlassian.net/secure/RapidBoard.jspa?rapidView=10&amp;sprint=75</a></li><ul><li>Experimenting with memory scheduler and priority arbiter</li></ul><li>Verification: Sprint dashboard: <a class="external-link" href="https://arterisip.atlassian.net/secure/RapidBoard.jspa?rapidView=15&amp;selectedIssue=SYM-297" rel="nofollow">https://arterisip.atlassian.net/secure/RapidBoard.jspa?rapidView=15&amp;selectedIssue=SYM-297</a></li><ul><li>Formal: Working on “width adapter” verification</li><li>AXI4 VIP: Working on adding JSON hooks</li><li>APB VIP: Adding sparse array on slave side and working on adding multiple outstanding transactions.</li><li>Top: Working on adding 4 initial configuration as mentioned in packet layer testplan.</li><li>Testplan: Developed Native Layer test plan for target and initiator side</li><li>Infrastructure: Adding TACHL library for DV; support  to merge multiple JSON objects into one.</li></ul><li>Key Deliverables</li><ul><li>March timebox objectives and IE1 enablement.</li></ul><li>Top Issues</li><ul><li>Slow process on getting Jr. RTL candidates</li><li>Running into setup issue while setting up mentor formal tools for model checking</li><li>Parameters synchronization and dependencies are becoming a bigger and bigger issue as we move from bring-up phase to volume phase. We need a tool that checks parameters dependencies across different modules.</li><li>Need SW to help update parameter randomization tool (Glissando) as soon as possible for Legato deliverables.</li></ul></ul></ul><p> </p><p><u>Hiring</u></p><ul><li>Open Positions</li><ul><li>SW Architect – Moez Cherif accepted and starts 3/19!</li><li>SW EDA Developer (1) – 1 offers in progress (Albert Azali); One other candidate for on-site as back-up.</li><li>Performance Modeling – Alex Tsifra accepted and starts 4/02!</li><li>Presto HW RTL Designer – one candidate for on-site.</li><li>Physical Design – one candidate invited for on-site</li><li>Austin Intern – offer in process.</li><li>Adding back-fill positions for Ncore HW Design and Verification</li></ul></ul><p> </p><p> </p><p><u>Individual Progress</u></p><ul><li>Worked with Perf Modeling team and Synopsys to identify and assign final work to enable release of Ncore2.5.</li><li>Requested on-site support from Synopsys AE for ‘stl’ based stimulus development and debug.</li><li>Kicked off engineering scoping of Esperanto on Ncore3 across Arch, HW, SW and Topology Synthesis (Mesh/Torus wizard). </li><li>Driving Ncore v2.5 Jama pilot with Alexis and team.  Continued integration with Jira effort.</li><li>Held 4<sup>th</sup> Ncore v2.5 Release review and completed Errata and Open Bug review.</li><li>Participated in iTUBs business side discussion and communicated engineering value of collaboration.</li><li>Brought Ed Petrus on as consultant in Strategic Program Manager role.</li><li>Debriefed Magillem visit with Ty and Manadher.  Results confirm current approach which is cooperation in 2018 and potential strategic engagement in 2019+.</li><li>Lots of discussion on IE1 plans.  Decided to split into IE1.1 end of March and IE1.2 mid-April to better align Ncore concerto units schedule with Legato and SW readiness.  More detailed planning this coming week.</li><li>Participated in Physical Optimization / Topology Synthesis technical and alignment discussions.</li><li>Arranged with Stephane and Jennifer to get Qt licenses for Federico and Charles.</li></ul><p><u> </u></p><p><u>Top Priorities</u></p><ul><li>Engineering processes, methodologies and culture to deliver sustainable cadence of high quality products across portfolio</li><ul><li>Ncore Fast Performance Models and Ncore2.5 in Q1’18.</li><li>Ncore3.0 Production Release in September, 2018.</li><li>CodaCache1.0 in April, 2018.</li><li>Deliver updated Timing Closure / Physical Optimization roadmap (capabilities and products) based on Piano2.x and new Maestro technology.</li><li>Ncore3.5 Production Release Q4’18.</li><li>Presto Production Release Q1’19.</li></ul></ul><p> </p><p><u>2018 Travel</u>:</p><p>Austin March visit TBD.</p><p> </p><p> </p>