\doxysection{Référence de la structure DMAMUX\+\_\+\+Request\+Gen\+Status\+\_\+\+Type\+Def}
\hypertarget{struct_d_m_a_m_u_x___request_gen_status___type_def}{}\label{struct_d_m_a_m_u_x___request_gen_status___type_def}\index{DMAMUX\_RequestGenStatus\_TypeDef@{DMAMUX\_RequestGenStatus\_TypeDef}}


{\ttfamily \#include $<$stm32g431xx.\+h$>$}

\doxysubsubsection*{Champs de données}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_d_m_a_m_u_x___request_gen_status___type_def_acd15854a6b0590daecbc44dd3e4e0bff}{RGSR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_d_m_a_m_u_x___request_gen_status___type_def_a38d23c49e57da98eddc7e80805a53d01}{RGCFR}}
\end{DoxyCompactItemize}


\doxysubsection{Documentation des champs}
\Hypertarget{struct_d_m_a_m_u_x___request_gen_status___type_def_a38d23c49e57da98eddc7e80805a53d01}\index{DMAMUX\_RequestGenStatus\_TypeDef@{DMAMUX\_RequestGenStatus\_TypeDef}!RGCFR@{RGCFR}}
\index{RGCFR@{RGCFR}!DMAMUX\_RequestGenStatus\_TypeDef@{DMAMUX\_RequestGenStatus\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RGCFR}{RGCFR}}
{\footnotesize\ttfamily \label{struct_d_m_a_m_u_x___request_gen_status___type_def_a38d23c49e57da98eddc7e80805a53d01} 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t RGCFR}

DMA Request Generator Clear Flag Register Address offset\+: 0x0144 \Hypertarget{struct_d_m_a_m_u_x___request_gen_status___type_def_acd15854a6b0590daecbc44dd3e4e0bff}\index{DMAMUX\_RequestGenStatus\_TypeDef@{DMAMUX\_RequestGenStatus\_TypeDef}!RGSR@{RGSR}}
\index{RGSR@{RGSR}!DMAMUX\_RequestGenStatus\_TypeDef@{DMAMUX\_RequestGenStatus\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RGSR}{RGSR}}
{\footnotesize\ttfamily \label{struct_d_m_a_m_u_x___request_gen_status___type_def_acd15854a6b0590daecbc44dd3e4e0bff} 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t RGSR}

DMA Request Generator Status Register Address offset\+: 0x0140 

La documentation de cette structure a été générée à partir du fichier suivant \+:\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{stm32g431xx_8h}{stm32g431xx.\+h}}\end{DoxyCompactItemize}
