{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1716516097789 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1716516097808 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 23 19:01:37 2024 " "Processing started: Thu May 23 19:01:37 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1716516097808 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716516097808 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MNIST_MLP -c MNIST_MLP " "Command: quartus_map --read_settings_files=on --write_settings_files=off MNIST_MLP -c MNIST_MLP" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716516097808 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1716516098629 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1716516098629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "int_weight2_bram.sv 1 1 " "Found 1 design units, including 1 entities, in source file int_weight2_bram.sv" { { "Info" "ISGN_ENTITY_NAME" "1 int_weight2_bram " "Found entity 1: int_weight2_bram" {  } { { "int_weight2_bram.sv" "" { Text "D:/github/MNIST_MLP/int_weight2_bram.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716516106494 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716516106494 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "int_weight1_bram.sv 1 1 " "Found 1 design units, including 1 entities, in source file int_weight1_bram.sv" { { "Info" "ISGN_ENTITY_NAME" "1 int_weight1_bram " "Found entity 1: int_weight1_bram" {  } { { "int_weight1_bram.sv" "" { Text "D:/github/MNIST_MLP/int_weight1_bram.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716516106499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716516106499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "int_bias2_bram.sv 1 1 " "Found 1 design units, including 1 entities, in source file int_bias2_bram.sv" { { "Info" "ISGN_ENTITY_NAME" "1 int_bias2_bram " "Found entity 1: int_bias2_bram" {  } { { "int_bias2_bram.sv" "" { Text "D:/github/MNIST_MLP/int_bias2_bram.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716516106502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716516106502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "int_bias1_bram.sv 1 1 " "Found 1 design units, including 1 entities, in source file int_bias1_bram.sv" { { "Info" "ISGN_ENTITY_NAME" "1 int_bias1_bram " "Found entity 1: int_bias1_bram" {  } { { "int_bias1_bram.sv" "" { Text "D:/github/MNIST_MLP/int_bias1_bram.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716516106503 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716516106503 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "MNIST_MLP.sv(160) " "Verilog HDL information at MNIST_MLP.sv(160): always construct contains both blocking and non-blocking assignments" {  } { { "MNIST_MLP.sv" "" { Text "D:/github/MNIST_MLP/MNIST_MLP.sv" 160 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1716516106506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mnist_mlp.sv 7 7 " "Found 7 design units, including 7 entities, in source file mnist_mlp.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MNIST_MLP " "Found entity 1: MNIST_MLP" {  } { { "MNIST_MLP.sv" "" { Text "D:/github/MNIST_MLP/MNIST_MLP.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716516106507 ""} { "Info" "ISGN_ENTITY_NAME" "2 w1_signed_mult " "Found entity 2: w1_signed_mult" {  } { { "MNIST_MLP.sv" "" { Text "D:/github/MNIST_MLP/MNIST_MLP.sv" 263 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716516106507 ""} { "Info" "ISGN_ENTITY_NAME" "3 weight1_multiplier " "Found entity 3: weight1_multiplier" {  } { { "MNIST_MLP.sv" "" { Text "D:/github/MNIST_MLP/MNIST_MLP.sv" 275 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716516106507 ""} { "Info" "ISGN_ENTITY_NAME" "4 bias1_adder " "Found entity 4: bias1_adder" {  } { { "MNIST_MLP.sv" "" { Text "D:/github/MNIST_MLP/MNIST_MLP.sv" 301 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716516106507 ""} { "Info" "ISGN_ENTITY_NAME" "5 weight2_multiplier " "Found entity 5: weight2_multiplier" {  } { { "MNIST_MLP.sv" "" { Text "D:/github/MNIST_MLP/MNIST_MLP.sv" 326 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716516106507 ""} { "Info" "ISGN_ENTITY_NAME" "6 bias2_adder " "Found entity 6: bias2_adder" {  } { { "MNIST_MLP.sv" "" { Text "D:/github/MNIST_MLP/MNIST_MLP.sv" 347 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716516106507 ""} { "Info" "ISGN_ENTITY_NAME" "7 softmax " "Found entity 7: softmax" {  } { { "MNIST_MLP.sv" "" { Text "D:/github/MNIST_MLP/MNIST_MLP.sv" 364 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716516106507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716516106507 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MNIST_MLP " "Elaborating entity \"MNIST_MLP\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1716516106582 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "b_reg_parsed MNIST_MLP.sv(67) " "Verilog HDL or VHDL warning at MNIST_MLP.sv(67): object \"b_reg_parsed\" assigned a value but never read" {  } { { "MNIST_MLP.sv" "" { Text "D:/github/MNIST_MLP/MNIST_MLP.sv" 67 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1716516106680 "|MNIST_MLP"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "current_state MNIST_MLP.sv(143) " "Verilog HDL or VHDL warning at MNIST_MLP.sv(143): object \"current_state\" assigned a value but never read" {  } { { "MNIST_MLP.sv" "" { Text "D:/github/MNIST_MLP/MNIST_MLP.sv" 143 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1716516106680 "|MNIST_MLP"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 MNIST_MLP.sv(189) " "Verilog HDL assignment warning at MNIST_MLP.sv(189): truncated value with size 32 to match size of target (10)" {  } { { "MNIST_MLP.sv" "" { Text "D:/github/MNIST_MLP/MNIST_MLP.sv" 189 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716516106680 "|MNIST_MLP"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 MNIST_MLP.sv(203) " "Verilog HDL assignment warning at MNIST_MLP.sv(203): truncated value with size 32 to match size of target (10)" {  } { { "MNIST_MLP.sv" "" { Text "D:/github/MNIST_MLP/MNIST_MLP.sv" 203 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716516106680 "|MNIST_MLP"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 MNIST_MLP.sv(221) " "Verilog HDL assignment warning at MNIST_MLP.sv(221): truncated value with size 32 to match size of target (10)" {  } { { "MNIST_MLP.sv" "" { Text "D:/github/MNIST_MLP/MNIST_MLP.sv" 221 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716516106680 "|MNIST_MLP"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 MNIST_MLP.sv(231) " "Verilog HDL assignment warning at MNIST_MLP.sv(231): truncated value with size 32 to match size of target (10)" {  } { { "MNIST_MLP.sv" "" { Text "D:/github/MNIST_MLP/MNIST_MLP.sv" 231 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716516106680 "|MNIST_MLP"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 MNIST_MLP.sv(236) " "Verilog HDL assignment warning at MNIST_MLP.sv(236): truncated value with size 32 to match size of target (10)" {  } { { "MNIST_MLP.sv" "" { Text "D:/github/MNIST_MLP/MNIST_MLP.sv" 236 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716516106680 "|MNIST_MLP"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 MNIST_MLP.sv(251) " "Verilog HDL assignment warning at MNIST_MLP.sv(251): truncated value with size 32 to match size of target (4)" {  } { { "MNIST_MLP.sv" "" { Text "D:/github/MNIST_MLP/MNIST_MLP.sv" 251 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716516106680 "|MNIST_MLP"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "int_weight1_bram int_weight1_bram:w1_bram " "Elaborating entity \"int_weight1_bram\" for hierarchy \"int_weight1_bram:w1_bram\"" {  } { { "MNIST_MLP.sv" "w1_bram" { Text "D:/github/MNIST_MLP/MNIST_MLP.sv" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716516106680 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 int_weight1_bram.sv(8) " "Net \"mem.data_a\" at int_weight1_bram.sv(8) has no driver or initial value, using a default initial value '0'" {  } { { "int_weight1_bram.sv" "" { Text "D:/github/MNIST_MLP/int_weight1_bram.sv" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1716516106695 "|MNIST_MLP|int_weight1_bram:w1_bram"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 int_weight1_bram.sv(8) " "Net \"mem.waddr_a\" at int_weight1_bram.sv(8) has no driver or initial value, using a default initial value '0'" {  } { { "int_weight1_bram.sv" "" { Text "D:/github/MNIST_MLP/int_weight1_bram.sv" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1716516106695 "|MNIST_MLP|int_weight1_bram:w1_bram"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 int_weight1_bram.sv(8) " "Net \"mem.we_a\" at int_weight1_bram.sv(8) has no driver or initial value, using a default initial value '0'" {  } { { "int_weight1_bram.sv" "" { Text "D:/github/MNIST_MLP/int_weight1_bram.sv" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1716516106695 "|MNIST_MLP|int_weight1_bram:w1_bram"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "int_bias1_bram int_bias1_bram:b1_bram " "Elaborating entity \"int_bias1_bram\" for hierarchy \"int_bias1_bram:b1_bram\"" {  } { { "MNIST_MLP.sv" "b1_bram" { Text "D:/github/MNIST_MLP/MNIST_MLP.sv" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716516106695 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 int_bias1_bram.sv(8) " "Net \"mem.data_a\" at int_bias1_bram.sv(8) has no driver or initial value, using a default initial value '0'" {  } { { "int_bias1_bram.sv" "" { Text "D:/github/MNIST_MLP/int_bias1_bram.sv" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1716516106727 "|MNIST_MLP|int_bias1_bram:b1_bram"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a\[0\] 0 int_bias1_bram.sv(8) " "Net \"mem.waddr_a\[0\]\" at int_bias1_bram.sv(8) has no driver or initial value, using a default initial value '0'" {  } { { "int_bias1_bram.sv" "" { Text "D:/github/MNIST_MLP/int_bias1_bram.sv" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1716516106727 "|MNIST_MLP|int_bias1_bram:b1_bram"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 int_bias1_bram.sv(8) " "Net \"mem.we_a\" at int_bias1_bram.sv(8) has no driver or initial value, using a default initial value '0'" {  } { { "int_bias1_bram.sv" "" { Text "D:/github/MNIST_MLP/int_bias1_bram.sv" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1716516106727 "|MNIST_MLP|int_bias1_bram:b1_bram"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "int_weight2_bram int_weight2_bram:w2_bram " "Elaborating entity \"int_weight2_bram\" for hierarchy \"int_weight2_bram:w2_bram\"" {  } { { "MNIST_MLP.sv" "w2_bram" { Text "D:/github/MNIST_MLP/MNIST_MLP.sv" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716516106727 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 int_weight2_bram.sv(8) " "Net \"mem.data_a\" at int_weight2_bram.sv(8) has no driver or initial value, using a default initial value '0'" {  } { { "int_weight2_bram.sv" "" { Text "D:/github/MNIST_MLP/int_weight2_bram.sv" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1716516106727 "|MNIST_MLP|int_weight2_bram:w2_bram"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 int_weight2_bram.sv(8) " "Net \"mem.waddr_a\" at int_weight2_bram.sv(8) has no driver or initial value, using a default initial value '0'" {  } { { "int_weight2_bram.sv" "" { Text "D:/github/MNIST_MLP/int_weight2_bram.sv" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1716516106727 "|MNIST_MLP|int_weight2_bram:w2_bram"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 int_weight2_bram.sv(8) " "Net \"mem.we_a\" at int_weight2_bram.sv(8) has no driver or initial value, using a default initial value '0'" {  } { { "int_weight2_bram.sv" "" { Text "D:/github/MNIST_MLP/int_weight2_bram.sv" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1716516106727 "|MNIST_MLP|int_weight2_bram:w2_bram"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "int_bias2_bram int_bias2_bram:b2_bram " "Elaborating entity \"int_bias2_bram\" for hierarchy \"int_bias2_bram:b2_bram\"" {  } { { "MNIST_MLP.sv" "b2_bram" { Text "D:/github/MNIST_MLP/MNIST_MLP.sv" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716516106727 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 int_bias2_bram.sv(8) " "Net \"mem.data_a\" at int_bias2_bram.sv(8) has no driver or initial value, using a default initial value '0'" {  } { { "int_bias2_bram.sv" "" { Text "D:/github/MNIST_MLP/int_bias2_bram.sv" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1716516106748 "|MNIST_MLP|int_bias2_bram:b2_bram"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a\[0\] 0 int_bias2_bram.sv(8) " "Net \"mem.waddr_a\[0\]\" at int_bias2_bram.sv(8) has no driver or initial value, using a default initial value '0'" {  } { { "int_bias2_bram.sv" "" { Text "D:/github/MNIST_MLP/int_bias2_bram.sv" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1716516106748 "|MNIST_MLP|int_bias2_bram:b2_bram"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 int_bias2_bram.sv(8) " "Net \"mem.we_a\" at int_bias2_bram.sv(8) has no driver or initial value, using a default initial value '0'" {  } { { "int_bias2_bram.sv" "" { Text "D:/github/MNIST_MLP/int_bias2_bram.sv" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1716516106748 "|MNIST_MLP|int_bias2_bram:b2_bram"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "weight1_multiplier weight1_multiplier:w1_mul " "Elaborating entity \"weight1_multiplier\" for hierarchy \"weight1_multiplier:w1_mul\"" {  } { { "MNIST_MLP.sv" "w1_mul" { Text "D:/github/MNIST_MLP/MNIST_MLP.sv" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716516106749 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "b_parsed MNIST_MLP.sv(286) " "Verilog HDL or VHDL warning at MNIST_MLP.sv(286): object \"b_parsed\" assigned a value but never read" {  } { { "MNIST_MLP.sv" "" { Text "D:/github/MNIST_MLP/MNIST_MLP.sv" 286 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1716516106789 "|MNIST_MLP|weight1_multiplier:w1_mul"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "w1_signed_mult weight1_multiplier:w1_mul\|w1_signed_mult:gen_mult\[0\].m0 " "Elaborating entity \"w1_signed_mult\" for hierarchy \"weight1_multiplier:w1_mul\|w1_signed_mult:gen_mult\[0\].m0\"" {  } { { "MNIST_MLP.sv" "gen_mult\[0\].m0" { Text "D:/github/MNIST_MLP/MNIST_MLP.sv" 288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716516106789 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bias1_adder bias1_adder:b1_add " "Elaborating entity \"bias1_adder\" for hierarchy \"bias1_adder:b1_add\"" {  } { { "MNIST_MLP.sv" "b1_add" { Text "D:/github/MNIST_MLP/MNIST_MLP.sv" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716516106805 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "weight2_multiplier weight2_multiplier:w2_mul " "Elaborating entity \"weight2_multiplier\" for hierarchy \"weight2_multiplier:w2_mul\"" {  } { { "MNIST_MLP.sv" "w2_mul" { Text "D:/github/MNIST_MLP/MNIST_MLP.sv" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716516106836 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bias2_adder bias2_adder:b2_add " "Elaborating entity \"bias2_adder\" for hierarchy \"bias2_adder:b2_add\"" {  } { { "MNIST_MLP.sv" "b2_add" { Text "D:/github/MNIST_MLP/MNIST_MLP.sv" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716516106836 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "softmax softmax:softmax_mul " "Elaborating entity \"softmax\" for hierarchy \"softmax:softmax_mul\"" {  } { { "MNIST_MLP.sv" "softmax_mul" { Text "D:/github/MNIST_MLP/MNIST_MLP.sv" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716516106852 ""}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "MNIST_MLP.sv(384) " "Verilog HDL warning at MNIST_MLP.sv(384): converting signed shift amount to unsigned" {  } { { "MNIST_MLP.sv" "" { Text "D:/github/MNIST_MLP/MNIST_MLP.sv" 384 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "Analysis & Synthesis" 0 -1 1716516106880 "|MNIST_MLP|softmax:softmax_mul"}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "4 " "Found 4 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "pixel_buffer " "RAM logic \"pixel_buffer\" is uninferred due to asynchronous read logic" {  } { { "MNIST_MLP.sv" "pixel_buffer" { Text "D:/github/MNIST_MLP/MNIST_MLP.sv" 41 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1716516108662 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "int_bias2_bram:b2_bram\|mem " "RAM logic \"int_bias2_bram:b2_bram\|mem\" is uninferred due to inappropriate RAM size" {  } { { "int_bias2_bram.sv" "mem" { Text "D:/github/MNIST_MLP/int_bias2_bram.sv" 8 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1716516108662 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "int_weight2_bram:w2_bram\|mem " "RAM logic \"int_weight2_bram:w2_bram\|mem\" is uninferred due to inappropriate RAM size" {  } { { "int_weight2_bram.sv" "mem" { Text "D:/github/MNIST_MLP/int_weight2_bram.sv" 8 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1716516108662 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "int_bias1_bram:b1_bram\|mem " "RAM logic \"int_bias1_bram:b1_bram\|mem\" is uninferred due to inappropriate RAM size" {  } { { "int_bias1_bram.sv" "mem" { Text "D:/github/MNIST_MLP/int_bias1_bram.sv" 8 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1716516108662 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1716516108662 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "2 1 D:/github/MNIST_MLP/db/MNIST_MLP.ram0_int_bias2_bram_b140306f.hdl.mif " "Memory depth (2) in the design file differs from memory depth (1) in the Memory Initialization File \"D:/github/MNIST_MLP/db/MNIST_MLP.ram0_int_bias2_bram_b140306f.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1716516108662 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "2 1 D:/github/MNIST_MLP/db/MNIST_MLP.ram0_int_bias1_bram_cc62bf87.hdl.mif " "Memory depth (2) in the design file differs from memory depth (1) in the Memory Initialization File \"D:/github/MNIST_MLP/db/MNIST_MLP.ram0_int_bias1_bram_cc62bf87.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1716516108699 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "int_weight1_bram:w1_bram\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"int_weight1_bram:w1_bram\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1716516112332 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 512 " "Parameter WIDTH_A set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1716516112332 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1716516112332 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 784 " "Parameter NUMWORDS_A set to 784" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1716516112332 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1716516112332 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1716516112332 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1716516112332 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1716516112332 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1716516112332 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/MNIST_MLP.ram0_int_weight1_bram_8eefd786.hdl.mif " "Parameter INIT_FILE set to db/MNIST_MLP.ram0_int_weight1_bram_8eefd786.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1716516112332 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1716516112332 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1716516112332 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "10 " "Inferred 10 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "softmax:softmax_mul\|Div6 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"softmax:softmax_mul\|Div6\"" {  } { { "MNIST_MLP.sv" "Div6" { Text "D:/github/MNIST_MLP/MNIST_MLP.sv" 397 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1716516112335 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "softmax:softmax_mul\|Div7 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"softmax:softmax_mul\|Div7\"" {  } { { "MNIST_MLP.sv" "Div7" { Text "D:/github/MNIST_MLP/MNIST_MLP.sv" 397 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1716516112335 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "softmax:softmax_mul\|Div8 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"softmax:softmax_mul\|Div8\"" {  } { { "MNIST_MLP.sv" "Div8" { Text "D:/github/MNIST_MLP/MNIST_MLP.sv" 397 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1716516112335 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "softmax:softmax_mul\|Div9 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"softmax:softmax_mul\|Div9\"" {  } { { "MNIST_MLP.sv" "Div9" { Text "D:/github/MNIST_MLP/MNIST_MLP.sv" 397 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1716516112335 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "softmax:softmax_mul\|Div4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"softmax:softmax_mul\|Div4\"" {  } { { "MNIST_MLP.sv" "Div4" { Text "D:/github/MNIST_MLP/MNIST_MLP.sv" 397 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1716516112335 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "softmax:softmax_mul\|Div5 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"softmax:softmax_mul\|Div5\"" {  } { { "MNIST_MLP.sv" "Div5" { Text "D:/github/MNIST_MLP/MNIST_MLP.sv" 397 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1716516112335 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "softmax:softmax_mul\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"softmax:softmax_mul\|Div2\"" {  } { { "MNIST_MLP.sv" "Div2" { Text "D:/github/MNIST_MLP/MNIST_MLP.sv" 397 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1716516112335 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "softmax:softmax_mul\|Div3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"softmax:softmax_mul\|Div3\"" {  } { { "MNIST_MLP.sv" "Div3" { Text "D:/github/MNIST_MLP/MNIST_MLP.sv" 397 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1716516112335 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "softmax:softmax_mul\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"softmax:softmax_mul\|Div0\"" {  } { { "MNIST_MLP.sv" "Div0" { Text "D:/github/MNIST_MLP/MNIST_MLP.sv" 397 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1716516112335 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "softmax:softmax_mul\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"softmax:softmax_mul\|Div1\"" {  } { { "MNIST_MLP.sv" "Div1" { Text "D:/github/MNIST_MLP/MNIST_MLP.sv" 397 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1716516112335 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1716516112335 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "int_weight1_bram:w1_bram\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"int_weight1_bram:w1_bram\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716516112517 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "int_weight1_bram:w1_bram\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"int_weight1_bram:w1_bram\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716516112517 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 512 " "Parameter \"WIDTH_A\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716516112517 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716516112517 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 784 " "Parameter \"NUMWORDS_A\" = \"784\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716516112517 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716516112517 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716516112517 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716516112517 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716516112517 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716516112517 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/MNIST_MLP.ram0_int_weight1_bram_8eefd786.hdl.mif " "Parameter \"INIT_FILE\" = \"db/MNIST_MLP.ram0_int_weight1_bram_8eefd786.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716516112517 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1716516112517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dee1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dee1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dee1 " "Found entity 1: altsyncram_dee1" {  } { { "db/altsyncram_dee1.tdf" "" { Text "D:/github/MNIST_MLP/db/altsyncram_dee1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716516112640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716516112640 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "softmax:softmax_mul\|lpm_divide:Div6 " "Elaborated megafunction instantiation \"softmax:softmax_mul\|lpm_divide:Div6\"" {  } { { "MNIST_MLP.sv" "" { Text "D:/github/MNIST_MLP/MNIST_MLP.sv" 397 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716516112739 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "softmax:softmax_mul\|lpm_divide:Div6 " "Instantiated megafunction \"softmax:softmax_mul\|lpm_divide:Div6\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716516112739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716516112739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716516112739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716516112739 ""}  } { { "MNIST_MLP.sv" "" { Text "D:/github/MNIST_MLP/MNIST_MLP.sv" 397 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1716516112739 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_3dm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_3dm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_3dm " "Found entity 1: lpm_divide_3dm" {  } { { "db/lpm_divide_3dm.tdf" "" { Text "D:/github/MNIST_MLP/db/lpm_divide_3dm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716516112773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716516112773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_9nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_9nh " "Found entity 1: sign_div_unsign_9nh" {  } { { "db/sign_div_unsign_9nh.tdf" "" { Text "D:/github/MNIST_MLP/db/sign_div_unsign_9nh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716516112804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716516112804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_o2f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_o2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_o2f " "Found entity 1: alt_u_div_o2f" {  } { { "db/alt_u_div_o2f.tdf" "" { Text "D:/github/MNIST_MLP/db/alt_u_div_o2f.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716516112882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716516112882 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1716516113774 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1716516121966 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "22 " "22 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1716516137031 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/github/MNIST_MLP/output_files/MNIST_MLP.map.smsg " "Generated suppressed messages file D:/github/MNIST_MLP/output_files/MNIST_MLP.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716516137734 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1716516139044 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716516139044 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "27725 " "Implemented 27725 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1716516140549 ""} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Implemented 5 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1716516140549 ""} { "Info" "ICUT_CUT_TM_LCELLS" "27146 " "Implemented 27146 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1716516140549 ""} { "Info" "ICUT_CUT_TM_RAMS" "512 " "Implemented 512 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1716516140549 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "52 " "Implemented 52 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1716516140549 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1716516140549 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 26 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 26 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5098 " "Peak virtual memory: 5098 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1716516140610 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 23 19:02:20 2024 " "Processing ended: Thu May 23 19:02:20 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1716516140610 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:43 " "Elapsed time: 00:00:43" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1716516140610 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:01 " "Total CPU time (on all processors): 00:01:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1716516140610 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1716516140610 ""}
