Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date             : Fri Mar  5 18:12:23 2021
| Host             : LAPTOP-TL0A0HBK running 64-bit major release  (build 9200)
| Command          : report_power -file miz_sys_wrapper_power_routed.rpt -pb miz_sys_wrapper_power_summary_routed.pb -rpx miz_sys_wrapper_power_routed.rpx
| Design           : miz_sys_wrapper
| Device           : xc7z010clg400-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 1.987        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 1.855        |
| Device Static (W)        | 0.132        |
| Effective TJA (C/W)      | 11.5         |
| Max Ambient (C)          | 62.1         |
| Junction Temperature (C) | 47.9         |
| Confidence Level         | Medium       |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.032 |        7 |       --- |             --- |
| Slice Logic              |     0.010 |    25201 |       --- |             --- |
|   LUT as Logic           |     0.008 |     8850 |     17600 |           50.28 |
|   CARRY4                 |    <0.001 |      856 |      4400 |           19.45 |
|   Register               |    <0.001 |    10192 |     35200 |           28.95 |
|   LUT as Shift Register  |    <0.001 |      459 |      6000 |            7.65 |
|   F7/F8 Muxes            |    <0.001 |        3 |     17600 |            0.02 |
|   LUT as Distributed RAM |    <0.001 |       18 |      6000 |            0.30 |
|   Others                 |     0.000 |      883 |       --- |             --- |
| Signals                  |     0.012 |    15823 |       --- |             --- |
| Block RAM                |     0.034 |       36 |        60 |           60.00 |
| MMCM                     |     0.105 |        1 |         2 |           50.00 |
| DSPs                     |     0.002 |        3 |        80 |            3.75 |
| I/O                      |     0.132 |        8 |       100 |            8.00 |
| PS7                      |     1.528 |        1 |       --- |             --- |
| Static Power             |     0.132 |          |           |                 |
| Total                    |     1.987 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.099 |       0.090 |      0.010 |
| Vccaux    |       1.800 |     0.066 |       0.058 |      0.009 |
| Vcco33    |       3.300 |     0.041 |       0.040 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.006 |       0.003 |      0.003 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.756 |       0.722 |      0.034 |
| Vccpaux   |       1.800 |     0.061 |       0.051 |      0.010 |
| Vccpll    |       1.800 |     0.017 |       0.014 |      0.003 |
| Vcco_ddr  |       1.500 |     0.459 |       0.457 |      0.002 |
| Vcco_mio0 |       1.800 |     0.003 |       0.002 |      0.001 |
| Vcco_mio1 |       1.800 |     0.002 |       0.001 |      0.001 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                        | Action                                                                                                     |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                               |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks         |                                                                                                            |
| I/O nodes activity          | High       | User specified more than 95% of inputs         |                                                                                                            |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                   |                                                                                                            |
|                             |            |                                                |                                                                                                            |
| Overall confidence level    | Medium     |                                                |                                                                                                            |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+------------------------------+------------------------------------------------------------+-----------------+
| Clock                        | Domain                                                     | Constraint (ns) |
+------------------------------+------------------------------------------------------------+-----------------+
| clk_fpga_0                   | miz_sys_i/processing_system7_0/inst/FCLK_CLK0              |            10.0 |
| clk_fpga_0                   | miz_sys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0] |            10.0 |
| clk_out1_miz_sys_clk_wiz_0_0 | miz_sys_i/clk_wiz_0/inst/clk_out1_miz_sys_clk_wiz_0_0      |            13.5 |
| clk_out2_miz_sys_clk_wiz_0_0 | miz_sys_i/clk_wiz_0/inst/clk_out2_miz_sys_clk_wiz_0_0      |             2.7 |
| clkfbout_miz_sys_clk_wiz_0_0 | miz_sys_i/clk_wiz_0/inst/clkfbout_miz_sys_clk_wiz_0_0      |            50.0 |
+------------------------------+------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-------------------------------------+-----------+
| Name                                | Power (W) |
+-------------------------------------+-----------+
| miz_sys_wrapper                     |     1.855 |
|   miz_sys_i                         |     1.855 |
|     HDMI_FPGA_ML_0                  |     0.134 |
|       U0                            |     0.134 |
|     axi_mem_intercon                |     0.002 |
|       xbar                          |     0.001 |
|     axi_vdma_0                      |     0.006 |
|       U0                            |     0.006 |
|     axi_vdma_1                      |     0.015 |
|       U0                            |     0.015 |
|     clk_wiz_0                       |     0.105 |
|       inst                          |     0.105 |
|     hls_fast_corner_0               |     0.055 |
|       inst                          |     0.055 |
|     processing_system7_0            |     1.529 |
|       inst                          |     1.529 |
|     processing_system7_0_axi_periph |     0.004 |
|       s00_couplers                  |     0.003 |
|     v_axi4s_vid_out_0               |     0.004 |
|       inst                          |     0.004 |
+-------------------------------------+-----------+


