
Living_Bath_Bed_Rooms.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000b338  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000574  0800b4c8  0800b4c8  0001b4c8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800ba3c  0800ba3c  000201e8  2**0
                  CONTENTS
  4 .ARM          00000000  0800ba3c  0800ba3c  000201e8  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800ba3c  0800ba3c  000201e8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800ba3c  0800ba3c  0001ba3c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800ba40  0800ba40  0001ba40  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e8  20000000  0800ba44  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00002390  200001e8  0800bc2c  000201e8  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20002578  0800bc2c  00022578  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201e8  2**0
                  CONTENTS, READONLY
 12 .debug_info   000233d5  00000000  00000000  00020218  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000439e  00000000  00000000  000435ed  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001898  00000000  00000000  00047990  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000016e0  00000000  00000000  00049228  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00020677  00000000  00000000  0004a908  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001f127  00000000  00000000  0006af7f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000b9e03  00000000  00000000  0008a0a6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  00143ea9  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000076c4  00000000  00000000  00143efc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001e8 	.word	0x200001e8
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800b4b0 	.word	0x0800b4b0

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001ec 	.word	0x200001ec
 80001cc:	0800b4b0 	.word	0x0800b4b0

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <_write>:
 *      Author: kus
 */

#include "LoRa.h"

int _write(int file , char *ptr , int len){
 8000ba8:	b580      	push	{r7, lr}
 8000baa:	b084      	sub	sp, #16
 8000bac:	af00      	add	r7, sp, #0
 8000bae:	60f8      	str	r0, [r7, #12]
 8000bb0:	60b9      	str	r1, [r7, #8]
 8000bb2:	607a      	str	r2, [r7, #4]
  HAL_UART_Transmit(&huart1 , ptr , len , 50);
 8000bb4:	687b      	ldr	r3, [r7, #4]
 8000bb6:	b29a      	uxth	r2, r3
 8000bb8:	2332      	movs	r3, #50	; 0x32
 8000bba:	68b9      	ldr	r1, [r7, #8]
 8000bbc:	4803      	ldr	r0, [pc, #12]	; (8000bcc <_write+0x24>)
 8000bbe:	f004 fd17 	bl	80055f0 <HAL_UART_Transmit>
  return len;
 8000bc2:	687b      	ldr	r3, [r7, #4]
}
 8000bc4:	4618      	mov	r0, r3
 8000bc6:	3710      	adds	r7, #16
 8000bc8:	46bd      	mov	sp, r7
 8000bca:	bd80      	pop	{r7, pc}
 8000bcc:	200024a0 	.word	0x200024a0

08000bd0 <SPI_CS_LOW>:

void SPI_CS_LOW(){
 8000bd0:	b580      	push	{r7, lr}
 8000bd2:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(CS_GPIO_Port, CS_Pin, GPIO_PIN_RESET);
 8000bd4:	2200      	movs	r2, #0
 8000bd6:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000bda:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000bde:	f002 f9ef 	bl	8002fc0 <HAL_GPIO_WritePin>
}
 8000be2:	bf00      	nop
 8000be4:	bd80      	pop	{r7, pc}

08000be6 <SPI_CS_HIGH>:

void SPI_CS_HIGH(){
 8000be6:	b580      	push	{r7, lr}
 8000be8:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(CS_GPIO_Port, CS_Pin, GPIO_PIN_SET);
 8000bea:	2201      	movs	r2, #1
 8000bec:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000bf0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000bf4:	f002 f9e4 	bl	8002fc0 <HAL_GPIO_WritePin>
}
 8000bf8:	bf00      	nop
 8000bfa:	bd80      	pop	{r7, pc}

08000bfc <Read_Reg>:

unsigned char Read_Reg(unsigned char addr){
 8000bfc:	b580      	push	{r7, lr}
 8000bfe:	b084      	sub	sp, #16
 8000c00:	af00      	add	r7, sp, #0
 8000c02:	4603      	mov	r3, r0
 8000c04:	71fb      	strb	r3, [r7, #7]
	uint8_t reg = addr & 0x7F;
 8000c06:	79fb      	ldrb	r3, [r7, #7]
 8000c08:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8000c0c:	b2db      	uxtb	r3, r3
 8000c0e:	73fb      	strb	r3, [r7, #15]
	uint8_t data;

	SPI_CS_LOW();
 8000c10:	f7ff ffde 	bl	8000bd0 <SPI_CS_LOW>
	HAL_SPI_Transmit(&hspi1, &reg, 1 , HAL_MAX_DELAY);
 8000c14:	f107 010f 	add.w	r1, r7, #15
 8000c18:	f04f 33ff 	mov.w	r3, #4294967295
 8000c1c:	2201      	movs	r2, #1
 8000c1e:	4809      	ldr	r0, [pc, #36]	; (8000c44 <Read_Reg+0x48>)
 8000c20:	f003 fced 	bl	80045fe <HAL_SPI_Transmit>
	HAL_SPI_Receive(&hspi1, &data, 1, HAL_MAX_DELAY);
 8000c24:	f107 010e 	add.w	r1, r7, #14
 8000c28:	f04f 33ff 	mov.w	r3, #4294967295
 8000c2c:	2201      	movs	r2, #1
 8000c2e:	4805      	ldr	r0, [pc, #20]	; (8000c44 <Read_Reg+0x48>)
 8000c30:	f003 fe53 	bl	80048da <HAL_SPI_Receive>
	SPI_CS_HIGH();
 8000c34:	f7ff ffd7 	bl	8000be6 <SPI_CS_HIGH>

	return data;
 8000c38:	7bbb      	ldrb	r3, [r7, #14]
}
 8000c3a:	4618      	mov	r0, r3
 8000c3c:	3710      	adds	r7, #16
 8000c3e:	46bd      	mov	sp, r7
 8000c40:	bd80      	pop	{r7, pc}
 8000c42:	bf00      	nop
 8000c44:	200023f0 	.word	0x200023f0

08000c48 <Write_Reg>:

void Write_Reg(unsigned char addr , unsigned char value){
 8000c48:	b580      	push	{r7, lr}
 8000c4a:	b084      	sub	sp, #16
 8000c4c:	af00      	add	r7, sp, #0
 8000c4e:	4603      	mov	r3, r0
 8000c50:	460a      	mov	r2, r1
 8000c52:	71fb      	strb	r3, [r7, #7]
 8000c54:	4613      	mov	r3, r2
 8000c56:	71bb      	strb	r3, [r7, #6]
	uint8_t reg = addr | 0x80;
 8000c58:	79fb      	ldrb	r3, [r7, #7]
 8000c5a:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8000c5e:	b2db      	uxtb	r3, r3
 8000c60:	73fb      	strb	r3, [r7, #15]
	uint8_t Value = value;
 8000c62:	79bb      	ldrb	r3, [r7, #6]
 8000c64:	73bb      	strb	r3, [r7, #14]

	SPI_CS_LOW();
 8000c66:	f7ff ffb3 	bl	8000bd0 <SPI_CS_LOW>
	HAL_SPI_Transmit(&hspi1, &reg,	1 , HAL_MAX_DELAY);
 8000c6a:	f107 010f 	add.w	r1, r7, #15
 8000c6e:	f04f 33ff 	mov.w	r3, #4294967295
 8000c72:	2201      	movs	r2, #1
 8000c74:	4808      	ldr	r0, [pc, #32]	; (8000c98 <Write_Reg+0x50>)
 8000c76:	f003 fcc2 	bl	80045fe <HAL_SPI_Transmit>
	HAL_SPI_Transmit(&hspi1, &Value,1 , HAL_MAX_DELAY);
 8000c7a:	f107 010e 	add.w	r1, r7, #14
 8000c7e:	f04f 33ff 	mov.w	r3, #4294967295
 8000c82:	2201      	movs	r2, #1
 8000c84:	4804      	ldr	r0, [pc, #16]	; (8000c98 <Write_Reg+0x50>)
 8000c86:	f003 fcba 	bl	80045fe <HAL_SPI_Transmit>
	SPI_CS_HIGH();
 8000c8a:	f7ff ffac 	bl	8000be6 <SPI_CS_HIGH>
}
 8000c8e:	bf00      	nop
 8000c90:	3710      	adds	r7, #16
 8000c92:	46bd      	mov	sp, r7
 8000c94:	bd80      	pop	{r7, pc}
 8000c96:	bf00      	nop
 8000c98:	200023f0 	.word	0x200023f0

08000c9c <set_OPMODE>:

void set_OPMODE(uint8_t mode){
 8000c9c:	b580      	push	{r7, lr}
 8000c9e:	b082      	sub	sp, #8
 8000ca0:	af00      	add	r7, sp, #0
 8000ca2:	4603      	mov	r3, r0
 8000ca4:	71fb      	strb	r3, [r7, #7]
	Write_Reg(REG_OPMODE, Read_Reg(REG_OPMODE) & ~OPMODE_MASK | mode );
 8000ca6:	2001      	movs	r0, #1
 8000ca8:	f7ff ffa8 	bl	8000bfc <Read_Reg>
 8000cac:	4603      	mov	r3, r0
 8000cae:	b25b      	sxtb	r3, r3
 8000cb0:	f023 0307 	bic.w	r3, r3, #7
 8000cb4:	b25a      	sxtb	r2, r3
 8000cb6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000cba:	4313      	orrs	r3, r2
 8000cbc:	b25b      	sxtb	r3, r3
 8000cbe:	b2db      	uxtb	r3, r3
 8000cc0:	4619      	mov	r1, r3
 8000cc2:	2001      	movs	r0, #1
 8000cc4:	f7ff ffc0 	bl	8000c48 <Write_Reg>
}
 8000cc8:	bf00      	nop
 8000cca:	3708      	adds	r7, #8
 8000ccc:	46bd      	mov	sp, r7
 8000cce:	bd80      	pop	{r7, pc}

08000cd0 <set_LoRa_mode>:

void set_LoRa_mode(){
 8000cd0:	b580      	push	{r7, lr}
 8000cd2:	b082      	sub	sp, #8
 8000cd4:	af00      	add	r7, sp, #0
	set_OPMODE(OPMODE_SLEEP);
 8000cd6:	2000      	movs	r0, #0
 8000cd8:	f7ff ffe0 	bl	8000c9c <set_OPMODE>
	HAL_Delay(15);
 8000cdc:	200f      	movs	r0, #15
 8000cde:	f001 f8f9 	bl	8001ed4 <HAL_Delay>

	uint8_t data = OPMODE_LORA;
 8000ce2:	2380      	movs	r3, #128	; 0x80
 8000ce4:	71fb      	strb	r3, [r7, #7]
	Write_Reg(REG_OPMODE, data);
 8000ce6:	79fb      	ldrb	r3, [r7, #7]
 8000ce8:	4619      	mov	r1, r3
 8000cea:	2001      	movs	r0, #1
 8000cec:	f7ff ffac 	bl	8000c48 <Write_Reg>
}
 8000cf0:	bf00      	nop
 8000cf2:	3708      	adds	r7, #8
 8000cf4:	46bd      	mov	sp, r7
 8000cf6:	bd80      	pop	{r7, pc}

08000cf8 <set_Freq>:

void set_Freq(uint64_t freq){
 8000cf8:	b580      	push	{r7, lr}
 8000cfa:	b084      	sub	sp, #16
 8000cfc:	af00      	add	r7, sp, #0
 8000cfe:	e9c7 0100 	strd	r0, r1, [r7]
	set_OPMODE(OPMODE_SLEEP);
 8000d02:	2000      	movs	r0, #0
 8000d04:	f7ff ffca 	bl	8000c9c <set_OPMODE>
	HAL_Delay(15);
 8000d08:	200f      	movs	r0, #15
 8000d0a:	f001 f8e3 	bl	8001ed4 <HAL_Delay>

	uint64_t frf = (( uint64_t)freq <<14 );  // freq *  2^19 / 32
 8000d0e:	e9d7 0100 	ldrd	r0, r1, [r7]
 8000d12:	f04f 0200 	mov.w	r2, #0
 8000d16:	f04f 0300 	mov.w	r3, #0
 8000d1a:	038b      	lsls	r3, r1, #14
 8000d1c:	ea43 4390 	orr.w	r3, r3, r0, lsr #18
 8000d20:	0382      	lsls	r2, r0, #14
 8000d22:	e9c7 2302 	strd	r2, r3, [r7, #8]
	Write_Reg(REG_FRF_MSB, (uint8_t)(frf>>16) );
 8000d26:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8000d2a:	f04f 0200 	mov.w	r2, #0
 8000d2e:	f04f 0300 	mov.w	r3, #0
 8000d32:	0c02      	lsrs	r2, r0, #16
 8000d34:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000d38:	0c0b      	lsrs	r3, r1, #16
 8000d3a:	b2d3      	uxtb	r3, r2
 8000d3c:	4619      	mov	r1, r3
 8000d3e:	2006      	movs	r0, #6
 8000d40:	f7ff ff82 	bl	8000c48 <Write_Reg>
	Write_Reg(REG_FRF_MID, (uint8_t)(frf>>8) );
 8000d44:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8000d48:	f04f 0200 	mov.w	r2, #0
 8000d4c:	f04f 0300 	mov.w	r3, #0
 8000d50:	0a02      	lsrs	r2, r0, #8
 8000d52:	ea42 6201 	orr.w	r2, r2, r1, lsl #24
 8000d56:	0a0b      	lsrs	r3, r1, #8
 8000d58:	b2d3      	uxtb	r3, r2
 8000d5a:	4619      	mov	r1, r3
 8000d5c:	2007      	movs	r0, #7
 8000d5e:	f7ff ff73 	bl	8000c48 <Write_Reg>
	Write_Reg(REG_FRF_LSB, (uint8_t)(frf>>0) );
 8000d62:	7a3b      	ldrb	r3, [r7, #8]
 8000d64:	4619      	mov	r1, r3
 8000d66:	2008      	movs	r0, #8
 8000d68:	f7ff ff6e 	bl	8000c48 <Write_Reg>
}
 8000d6c:	bf00      	nop
 8000d6e:	3710      	adds	r7, #16
 8000d70:	46bd      	mov	sp, r7
 8000d72:	bd80      	pop	{r7, pc}

08000d74 <set_config>:

void set_config(){
 8000d74:	b580      	push	{r7, lr}
 8000d76:	b082      	sub	sp, #8
 8000d78:	af00      	add	r7, sp, #0
	set_OPMODE(OPMODE_SLEEP);
 8000d7a:	2000      	movs	r0, #0
 8000d7c:	f7ff ff8e 	bl	8000c9c <set_OPMODE>
	HAL_Delay(15);
 8000d80:	200f      	movs	r0, #15
 8000d82:	f001 f8a7 	bl	8001ed4 <HAL_Delay>

	set_LoRa_mode();
 8000d86:	f7ff ffa3 	bl	8000cd0 <set_LoRa_mode>

	unsigned char version = Read_Reg(REG_VERSION);
 8000d8a:	2042      	movs	r0, #66	; 0x42
 8000d8c:	f7ff ff36 	bl	8000bfc <Read_Reg>
 8000d90:	4603      	mov	r3, r0
 8000d92:	71fb      	strb	r3, [r7, #7]

	printf("%d version \n\r", version);
 8000d94:	79fb      	ldrb	r3, [r7, #7]
 8000d96:	4619      	mov	r1, r3
 8000d98:	4819      	ldr	r0, [pc, #100]	; (8000e00 <set_config+0x8c>)
 8000d9a:	f008 faa1 	bl	80092e0 <iprintf>

	Write_Reg(REG_SYNC_WORD, 0x34);
 8000d9e:	2134      	movs	r1, #52	; 0x34
 8000da0:	2039      	movs	r0, #57	; 0x39
 8000da2:	f7ff ff51 	bl	8000c48 <Write_Reg>


	Write_Reg(REG_MODEM_CONFIG3,0x04);
 8000da6:	2104      	movs	r1, #4
 8000da8:	2026      	movs	r0, #38	; 0x26
 8000daa:	f7ff ff4d 	bl	8000c48 <Write_Reg>
	Write_Reg(REG_MODEM_CONFIG,0x72);
 8000dae:	2172      	movs	r1, #114	; 0x72
 8000db0:	201d      	movs	r0, #29
 8000db2:	f7ff ff49 	bl	8000c48 <Write_Reg>
	Write_Reg(REG_MODEM_CONFIG2, (0x07<<4) | 0x04);
 8000db6:	2174      	movs	r1, #116	; 0x74
 8000db8:	201e      	movs	r0, #30
 8000dba:	f7ff ff45 	bl	8000c48 <Write_Reg>

	Write_Reg(REG_SYMB_TIMEOUT_LSB,0x08);
 8000dbe:	2108      	movs	r1, #8
 8000dc0:	201f      	movs	r0, #31
 8000dc2:	f7ff ff41 	bl	8000c48 <Write_Reg>

	Write_Reg(REG_MAX_PAYLOAD_LENGTH, 0x80);
 8000dc6:	2180      	movs	r1, #128	; 0x80
 8000dc8:	2023      	movs	r0, #35	; 0x23
 8000dca:	f7ff ff3d 	bl	8000c48 <Write_Reg>
	Write_Reg(REG_PAYLOAD_LENGTH, PAYLOAD_LENGTH);
 8000dce:	2140      	movs	r1, #64	; 0x40
 8000dd0:	2022      	movs	r0, #34	; 0x22
 8000dd2:	f7ff ff39 	bl	8000c48 <Write_Reg>
	Write_Reg(REG_HOP_PERIOD, 0xFF);
 8000dd6:	21ff      	movs	r1, #255	; 0xff
 8000dd8:	2024      	movs	r0, #36	; 0x24
 8000dda:	f7ff ff35 	bl	8000c48 <Write_Reg>
	Write_Reg(REG_FIFO_ADDR_PTR, Read_Reg(REG_FIFO_TX_BASE_AD));
 8000dde:	200e      	movs	r0, #14
 8000de0:	f7ff ff0c 	bl	8000bfc <Read_Reg>
 8000de4:	4603      	mov	r3, r0
 8000de6:	4619      	mov	r1, r3
 8000de8:	200d      	movs	r0, #13
 8000dea:	f7ff ff2d 	bl	8000c48 <Write_Reg>

	Write_Reg(REG_LNA, LNA_MAX_GAIN);
 8000dee:	2123      	movs	r1, #35	; 0x23
 8000df0:	200c      	movs	r0, #12
 8000df2:	f7ff ff29 	bl	8000c48 <Write_Reg>
}
 8000df6:	bf00      	nop
 8000df8:	3708      	adds	r7, #8
 8000dfa:	46bd      	mov	sp, r7
 8000dfc:	bd80      	pop	{r7, pc}
 8000dfe:	bf00      	nop
 8000e00:	0800b4c8 	.word	0x0800b4c8

08000e04 <LoRa_init>:

void LoRa_init(uint64_t freq){
 8000e04:	b580      	push	{r7, lr}
 8000e06:	b082      	sub	sp, #8
 8000e08:	af00      	add	r7, sp, #0
 8000e0a:	e9c7 0100 	strd	r0, r1, [r7]
	HAL_GPIO_WritePin(RST_GPIO_Port, RST_Pin, GPIO_PIN_SET);
 8000e0e:	2201      	movs	r2, #1
 8000e10:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000e14:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000e18:	f002 f8d2 	bl	8002fc0 <HAL_GPIO_WritePin>
	HAL_Delay(100);
 8000e1c:	2064      	movs	r0, #100	; 0x64
 8000e1e:	f001 f859 	bl	8001ed4 <HAL_Delay>
	HAL_GPIO_WritePin(RST_GPIO_Port, RST_Pin, GPIO_PIN_RESET);
 8000e22:	2200      	movs	r2, #0
 8000e24:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000e28:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000e2c:	f002 f8c8 	bl	8002fc0 <HAL_GPIO_WritePin>
	HAL_Delay(100);
 8000e30:	2064      	movs	r0, #100	; 0x64
 8000e32:	f001 f84f 	bl	8001ed4 <HAL_Delay>
	HAL_GPIO_WritePin(RST_GPIO_Port, RST_Pin, GPIO_PIN_SET);
 8000e36:	2201      	movs	r2, #1
 8000e38:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000e3c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000e40:	f002 f8be 	bl	8002fc0 <HAL_GPIO_WritePin>
	HAL_Delay(100);
 8000e44:	2064      	movs	r0, #100	; 0x64
 8000e46:	f001 f845 	bl	8001ed4 <HAL_Delay>

	set_Freq(freq);
 8000e4a:	e9d7 0100 	ldrd	r0, r1, [r7]
 8000e4e:	f7ff ff53 	bl	8000cf8 <set_Freq>
	set_config();
 8000e52:	f7ff ff8f 	bl	8000d74 <set_config>
	set_LoRa_mode();
 8000e56:	f7ff ff3b 	bl	8000cd0 <set_LoRa_mode>

	set_OPMODE(OPMODE_STANDBY);
 8000e5a:	2001      	movs	r0, #1
 8000e5c:	f7ff ff1e 	bl	8000c9c <set_OPMODE>
	Write_Reg(RegPaRamp, (Read_Reg(RegPaRamp)& 0xF0) | 0x80 );
 8000e60:	200a      	movs	r0, #10
 8000e62:	f7ff fecb 	bl	8000bfc <Read_Reg>
 8000e66:	4603      	mov	r3, r0
 8000e68:	b25b      	sxtb	r3, r3
 8000e6a:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8000e6e:	b25b      	sxtb	r3, r3
 8000e70:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8000e74:	b25b      	sxtb	r3, r3
 8000e76:	b2db      	uxtb	r3, r3
 8000e78:	4619      	mov	r1, r3
 8000e7a:	200a      	movs	r0, #10
 8000e7c:	f7ff fee4 	bl	8000c48 <Write_Reg>
	set_Power(23);
 8000e80:	2017      	movs	r0, #23
 8000e82:	f000 f8c5 	bl	8001010 <set_Power>
}
 8000e86:	bf00      	nop
 8000e88:	3708      	adds	r7, #8
 8000e8a:	46bd      	mov	sp, r7
 8000e8c:	bd80      	pop	{r7, pc}
	...

08000e90 <Receive>:


uint8_t Receive(char *payload){
 8000e90:	b590      	push	{r4, r7, lr}
 8000e92:	b087      	sub	sp, #28
 8000e94:	af00      	add	r7, sp, #0
 8000e96:	6078      	str	r0, [r7, #4]
	Write_Reg(REG_IRQ_FLAGS, 0x40);
 8000e98:	2140      	movs	r1, #64	; 0x40
 8000e9a:	2012      	movs	r0, #18
 8000e9c:	f7ff fed4 	bl	8000c48 <Write_Reg>

	int IRQ = Read_Reg(REG_IRQ_FLAGS);
 8000ea0:	2012      	movs	r0, #18
 8000ea2:	f7ff feab 	bl	8000bfc <Read_Reg>
 8000ea6:	4603      	mov	r3, r0
 8000ea8:	613b      	str	r3, [r7, #16]

	if(( IRQ & 0x20) == 0x20){
 8000eaa:	693b      	ldr	r3, [r7, #16]
 8000eac:	f003 0320 	and.w	r3, r3, #32
 8000eb0:	2b00      	cmp	r3, #0
 8000eb2:	d008      	beq.n	8000ec6 <Receive+0x36>
		printf("CRC error \n\r");
 8000eb4:	4817      	ldr	r0, [pc, #92]	; (8000f14 <Receive+0x84>)
 8000eb6:	f008 fa13 	bl	80092e0 <iprintf>
		Write_Reg(REG_IRQ_FLAGS, 0x20);
 8000eba:	2120      	movs	r1, #32
 8000ebc:	2012      	movs	r0, #18
 8000ebe:	f7ff fec3 	bl	8000c48 <Write_Reg>
		return 0;
 8000ec2:	2300      	movs	r3, #0
 8000ec4:	e021      	b.n	8000f0a <Receive+0x7a>
	}
	else {
		uint8_t currentAddr = Read_Reg(REG_FIFO_RX_CURRENT_ADDR);
 8000ec6:	2010      	movs	r0, #16
 8000ec8:	f7ff fe98 	bl	8000bfc <Read_Reg>
 8000ecc:	4603      	mov	r3, r0
 8000ece:	73fb      	strb	r3, [r7, #15]
		uint8_t receivedCount = Read_Reg(REG_RX_NB_BYTES);
 8000ed0:	2013      	movs	r0, #19
 8000ed2:	f7ff fe93 	bl	8000bfc <Read_Reg>
 8000ed6:	4603      	mov	r3, r0
 8000ed8:	73bb      	strb	r3, [r7, #14]

		Write_Reg(REG_FIFO_ADDR_PTR, currentAddr);
 8000eda:	7bfb      	ldrb	r3, [r7, #15]
 8000edc:	4619      	mov	r1, r3
 8000ede:	200d      	movs	r0, #13
 8000ee0:	f7ff feb2 	bl	8000c48 <Write_Reg>

		for(int i = 0; i < receivedCount; i++)
 8000ee4:	2300      	movs	r3, #0
 8000ee6:	617b      	str	r3, [r7, #20]
 8000ee8:	e00a      	b.n	8000f00 <Receive+0x70>
			payload[i] = (char)Read_Reg(REG_FIFO);
 8000eea:	697b      	ldr	r3, [r7, #20]
 8000eec:	687a      	ldr	r2, [r7, #4]
 8000eee:	18d4      	adds	r4, r2, r3
 8000ef0:	2000      	movs	r0, #0
 8000ef2:	f7ff fe83 	bl	8000bfc <Read_Reg>
 8000ef6:	4603      	mov	r3, r0
 8000ef8:	7023      	strb	r3, [r4, #0]
		for(int i = 0; i < receivedCount; i++)
 8000efa:	697b      	ldr	r3, [r7, #20]
 8000efc:	3301      	adds	r3, #1
 8000efe:	617b      	str	r3, [r7, #20]
 8000f00:	7bbb      	ldrb	r3, [r7, #14]
 8000f02:	697a      	ldr	r2, [r7, #20]
 8000f04:	429a      	cmp	r2, r3
 8000f06:	dbf0      	blt.n	8000eea <Receive+0x5a>
	}

	return 1;
 8000f08:	2301      	movs	r3, #1
}
 8000f0a:	4618      	mov	r0, r3
 8000f0c:	371c      	adds	r7, #28
 8000f0e:	46bd      	mov	sp, r7
 8000f10:	bd90      	pop	{r4, r7, pc}
 8000f12:	bf00      	nop
 8000f14:	0800b4d8 	.word	0x0800b4d8

08000f18 <Write_Buf>:

void Write_Buf(unsigned char addr, unsigned char *value, unsigned char len) {
 8000f18:	b580      	push	{r7, lr}
 8000f1a:	b0c4      	sub	sp, #272	; 0x110
 8000f1c:	af00      	add	r7, sp, #0
 8000f1e:	463b      	mov	r3, r7
 8000f20:	6019      	str	r1, [r3, #0]
 8000f22:	4611      	mov	r1, r2
 8000f24:	1dfb      	adds	r3, r7, #7
 8000f26:	4602      	mov	r2, r0
 8000f28:	701a      	strb	r2, [r3, #0]
 8000f2a:	1dbb      	adds	r3, r7, #6
 8000f2c:	460a      	mov	r2, r1
 8000f2e:	701a      	strb	r2, [r3, #0]

	uint8_t reg = addr | 0x80;
 8000f30:	1dfb      	adds	r3, r7, #7
 8000f32:	781b      	ldrb	r3, [r3, #0]
 8000f34:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8000f38:	b2db      	uxtb	r3, r3
 8000f3a:	f887 310b 	strb.w	r3, [r7, #267]	; 0x10b
	uint8_t buf[256];
	for (int i = 0; i < len; i++) {
 8000f3e:	2300      	movs	r3, #0
 8000f40:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
 8000f44:	e011      	b.n	8000f6a <Write_Buf+0x52>
		buf[i] = value[i];
 8000f46:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8000f4a:	463a      	mov	r2, r7
 8000f4c:	6812      	ldr	r2, [r2, #0]
 8000f4e:	4413      	add	r3, r2
 8000f50:	7819      	ldrb	r1, [r3, #0]
 8000f52:	f107 0208 	add.w	r2, r7, #8
 8000f56:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8000f5a:	4413      	add	r3, r2
 8000f5c:	460a      	mov	r2, r1
 8000f5e:	701a      	strb	r2, [r3, #0]
	for (int i = 0; i < len; i++) {
 8000f60:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8000f64:	3301      	adds	r3, #1
 8000f66:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
 8000f6a:	1dbb      	adds	r3, r7, #6
 8000f6c:	781b      	ldrb	r3, [r3, #0]
 8000f6e:	f8d7 210c 	ldr.w	r2, [r7, #268]	; 0x10c
 8000f72:	429a      	cmp	r2, r3
 8000f74:	dbe7      	blt.n	8000f46 <Write_Buf+0x2e>
	}

	SPI_CS_LOW();
 8000f76:	f7ff fe2b 	bl	8000bd0 <SPI_CS_LOW>
	HAL_SPI_Transmit(&hspi1, &reg, 1, HAL_MAX_DELAY);
 8000f7a:	f207 110b 	addw	r1, r7, #267	; 0x10b
 8000f7e:	f04f 33ff 	mov.w	r3, #4294967295
 8000f82:	2201      	movs	r2, #1
 8000f84:	4809      	ldr	r0, [pc, #36]	; (8000fac <Write_Buf+0x94>)
 8000f86:	f003 fb3a 	bl	80045fe <HAL_SPI_Transmit>
	HAL_SPI_Transmit(&hspi1, buf, len, HAL_MAX_DELAY);
 8000f8a:	1dbb      	adds	r3, r7, #6
 8000f8c:	781b      	ldrb	r3, [r3, #0]
 8000f8e:	b29a      	uxth	r2, r3
 8000f90:	f107 0108 	add.w	r1, r7, #8
 8000f94:	f04f 33ff 	mov.w	r3, #4294967295
 8000f98:	4804      	ldr	r0, [pc, #16]	; (8000fac <Write_Buf+0x94>)
 8000f9a:	f003 fb30 	bl	80045fe <HAL_SPI_Transmit>
	SPI_CS_HIGH();
 8000f9e:	f7ff fe22 	bl	8000be6 <SPI_CS_HIGH>
}
 8000fa2:	bf00      	nop
 8000fa4:	f507 7788 	add.w	r7, r7, #272	; 0x110
 8000fa8:	46bd      	mov	sp, r7
 8000faa:	bd80      	pop	{r7, pc}
 8000fac:	200023f0 	.word	0x200023f0

08000fb0 <Transmit>:

void Transmit(unsigned char *frame, unsigned char datalen) {
 8000fb0:	b580      	push	{r7, lr}
 8000fb2:	b082      	sub	sp, #8
 8000fb4:	af00      	add	r7, sp, #0
 8000fb6:	6078      	str	r0, [r7, #4]
 8000fb8:	460b      	mov	r3, r1
 8000fba:	70fb      	strb	r3, [r7, #3]

	Write_Reg(REG_HOP_PERIOD,0x00);
 8000fbc:	2100      	movs	r1, #0
 8000fbe:	2024      	movs	r0, #36	; 0x24
 8000fc0:	f7ff fe42 	bl	8000c48 <Write_Reg>
	Write_Reg(RegDioMapping1, MAP_DIO0_LORA_TXDONE|MAP_DIO1_LORA_NOP|MAP_DIO2_LORA_NOP);
 8000fc4:	217c      	movs	r1, #124	; 0x7c
 8000fc6:	2040      	movs	r0, #64	; 0x40
 8000fc8:	f7ff fe3e 	bl	8000c48 <Write_Reg>
	Write_Reg(REG_IRQ_FLAGS, 0xFF);
 8000fcc:	21ff      	movs	r1, #255	; 0xff
 8000fce:	2012      	movs	r0, #18
 8000fd0:	f7ff fe3a 	bl	8000c48 <Write_Reg>
	Write_Reg(REG_IRQ_FLAGS_MASK, ~IRQ_LORA_TXDONE_MASK);
 8000fd4:	21f7      	movs	r1, #247	; 0xf7
 8000fd6:	2011      	movs	r0, #17
 8000fd8:	f7ff fe36 	bl	8000c48 <Write_Reg>

	Write_Reg(REG_FIFO_TX_BASE_AD, 0x00);
 8000fdc:	2100      	movs	r1, #0
 8000fde:	200e      	movs	r0, #14
 8000fe0:	f7ff fe32 	bl	8000c48 <Write_Reg>
	Write_Reg(REG_FIFO_ADDR_PTR, 0x00);
 8000fe4:	2100      	movs	r1, #0
 8000fe6:	200d      	movs	r0, #13
 8000fe8:	f7ff fe2e 	bl	8000c48 <Write_Reg>
	Write_Reg(REG_PAYLOAD_LENGTH, datalen);
 8000fec:	78fb      	ldrb	r3, [r7, #3]
 8000fee:	4619      	mov	r1, r3
 8000ff0:	2022      	movs	r0, #34	; 0x22
 8000ff2:	f7ff fe29 	bl	8000c48 <Write_Reg>

	Write_Buf(REG_FIFO, frame, datalen);
 8000ff6:	78fb      	ldrb	r3, [r7, #3]
 8000ff8:	461a      	mov	r2, r3
 8000ffa:	6879      	ldr	r1, [r7, #4]
 8000ffc:	2000      	movs	r0, #0
 8000ffe:	f7ff ff8b 	bl	8000f18 <Write_Buf>
	set_OPMODE(OPMODE_TX);
 8001002:	2003      	movs	r0, #3
 8001004:	f7ff fe4a 	bl	8000c9c <set_OPMODE>
}
 8001008:	bf00      	nop
 800100a:	3708      	adds	r7, #8
 800100c:	46bd      	mov	sp, r7
 800100e:	bd80      	pop	{r7, pc}

08001010 <set_Power>:

void set_Power(int8_t pw) {
 8001010:	b580      	push	{r7, lr}
 8001012:	b082      	sub	sp, #8
 8001014:	af00      	add	r7, sp, #0
 8001016:	4603      	mov	r3, r0
 8001018:	71fb      	strb	r3, [r7, #7]
	if(pw >= 17) {
 800101a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800101e:	2b10      	cmp	r3, #16
 8001020:	dd02      	ble.n	8001028 <set_Power+0x18>
		pw = 15;
 8001022:	230f      	movs	r3, #15
 8001024:	71fb      	strb	r3, [r7, #7]
 8001026:	e005      	b.n	8001034 <set_Power+0x24>
	} else if(pw < 2) {
 8001028:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800102c:	2b01      	cmp	r3, #1
 800102e:	dc01      	bgt.n	8001034 <set_Power+0x24>
		pw = 2;
 8001030:	2302      	movs	r3, #2
 8001032:	71fb      	strb	r3, [r7, #7]
	}
	Write_Reg(RegPaConfig, (uint8_t)(0x80|(pw&0xf)));
 8001034:	79fb      	ldrb	r3, [r7, #7]
 8001036:	f003 030f 	and.w	r3, r3, #15
 800103a:	b25b      	sxtb	r3, r3
 800103c:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8001040:	b25b      	sxtb	r3, r3
 8001042:	b2db      	uxtb	r3, r3
 8001044:	4619      	mov	r1, r3
 8001046:	2009      	movs	r0, #9
 8001048:	f7ff fdfe 	bl	8000c48 <Write_Reg>
	Write_Reg(RegPaDac, Read_Reg(RegPaDac)|0x4);
 800104c:	205a      	movs	r0, #90	; 0x5a
 800104e:	f7ff fdd5 	bl	8000bfc <Read_Reg>
 8001052:	4603      	mov	r3, r0
 8001054:	f043 0304 	orr.w	r3, r3, #4
 8001058:	b2db      	uxtb	r3, r3
 800105a:	4619      	mov	r1, r3
 800105c:	205a      	movs	r0, #90	; 0x5a
 800105e:	f7ff fdf3 	bl	8000c48 <Write_Reg>

}
 8001062:	bf00      	nop
 8001064:	3708      	adds	r7, #8
 8001066:	46bd      	mov	sp, r7
 8001068:	bd80      	pop	{r7, pc}
	...

0800106c <MX_ADC2_Init>:

ADC_HandleTypeDef hadc2;

/* ADC2 init function */
void MX_ADC2_Init(void)
{
 800106c:	b580      	push	{r7, lr}
 800106e:	b086      	sub	sp, #24
 8001070:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001072:	463b      	mov	r3, r7
 8001074:	2200      	movs	r2, #0
 8001076:	601a      	str	r2, [r3, #0]
 8001078:	605a      	str	r2, [r3, #4]
 800107a:	609a      	str	r2, [r3, #8]
 800107c:	60da      	str	r2, [r3, #12]
 800107e:	611a      	str	r2, [r3, #16]
 8001080:	615a      	str	r2, [r3, #20]
  /* USER CODE BEGIN ADC2_Init 1 */

  /* USER CODE END ADC2_Init 1 */
  /** Common config
  */
  hadc2.Instance = ADC2;
 8001082:	4b27      	ldr	r3, [pc, #156]	; (8001120 <MX_ADC2_Init+0xb4>)
 8001084:	4a27      	ldr	r2, [pc, #156]	; (8001124 <MX_ADC2_Init+0xb8>)
 8001086:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8001088:	4b25      	ldr	r3, [pc, #148]	; (8001120 <MX_ADC2_Init+0xb4>)
 800108a:	2200      	movs	r2, #0
 800108c:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_8B;
 800108e:	4b24      	ldr	r3, [pc, #144]	; (8001120 <MX_ADC2_Init+0xb4>)
 8001090:	2210      	movs	r2, #16
 8001092:	609a      	str	r2, [r3, #8]
  hadc2.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8001094:	4b22      	ldr	r3, [pc, #136]	; (8001120 <MX_ADC2_Init+0xb4>)
 8001096:	2200      	movs	r2, #0
 8001098:	611a      	str	r2, [r3, #16]
  hadc2.Init.ContinuousConvMode = DISABLE;
 800109a:	4b21      	ldr	r3, [pc, #132]	; (8001120 <MX_ADC2_Init+0xb4>)
 800109c:	2200      	movs	r2, #0
 800109e:	765a      	strb	r2, [r3, #25]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 80010a0:	4b1f      	ldr	r3, [pc, #124]	; (8001120 <MX_ADC2_Init+0xb4>)
 80010a2:	2200      	movs	r2, #0
 80010a4:	f883 2020 	strb.w	r2, [r3, #32]
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80010a8:	4b1d      	ldr	r3, [pc, #116]	; (8001120 <MX_ADC2_Init+0xb4>)
 80010aa:	2200      	movs	r2, #0
 80010ac:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80010ae:	4b1c      	ldr	r3, [pc, #112]	; (8001120 <MX_ADC2_Init+0xb4>)
 80010b0:	2201      	movs	r2, #1
 80010b2:	629a      	str	r2, [r3, #40]	; 0x28
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80010b4:	4b1a      	ldr	r3, [pc, #104]	; (8001120 <MX_ADC2_Init+0xb4>)
 80010b6:	2200      	movs	r2, #0
 80010b8:	60da      	str	r2, [r3, #12]
  hadc2.Init.NbrOfConversion = 1;
 80010ba:	4b19      	ldr	r3, [pc, #100]	; (8001120 <MX_ADC2_Init+0xb4>)
 80010bc:	2201      	movs	r2, #1
 80010be:	61da      	str	r2, [r3, #28]
  hadc2.Init.DMAContinuousRequests = DISABLE;
 80010c0:	4b17      	ldr	r3, [pc, #92]	; (8001120 <MX_ADC2_Init+0xb4>)
 80010c2:	2200      	movs	r2, #0
 80010c4:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80010c8:	4b15      	ldr	r3, [pc, #84]	; (8001120 <MX_ADC2_Init+0xb4>)
 80010ca:	2204      	movs	r2, #4
 80010cc:	615a      	str	r2, [r3, #20]
  hadc2.Init.LowPowerAutoWait = DISABLE;
 80010ce:	4b14      	ldr	r3, [pc, #80]	; (8001120 <MX_ADC2_Init+0xb4>)
 80010d0:	2200      	movs	r2, #0
 80010d2:	761a      	strb	r2, [r3, #24]
  hadc2.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 80010d4:	4b12      	ldr	r3, [pc, #72]	; (8001120 <MX_ADC2_Init+0xb4>)
 80010d6:	2200      	movs	r2, #0
 80010d8:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 80010da:	4811      	ldr	r0, [pc, #68]	; (8001120 <MX_ADC2_Init+0xb4>)
 80010dc:	f000 ff1e 	bl	8001f1c <HAL_ADC_Init>
 80010e0:	4603      	mov	r3, r0
 80010e2:	2b00      	cmp	r3, #0
 80010e4:	d001      	beq.n	80010ea <MX_ADC2_Init+0x7e>
  {
    Error_Handler();
 80010e6:	f000 fc0d 	bl	8001904 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 80010ea:	2301      	movs	r3, #1
 80010ec:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80010ee:	2301      	movs	r3, #1
 80010f0:	607b      	str	r3, [r7, #4]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 80010f2:	2300      	movs	r3, #0
 80010f4:	60fb      	str	r3, [r7, #12]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 80010f6:	2301      	movs	r3, #1
 80010f8:	60bb      	str	r3, [r7, #8]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 80010fa:	2300      	movs	r3, #0
 80010fc:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 80010fe:	2300      	movs	r3, #0
 8001100:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8001102:	463b      	mov	r3, r7
 8001104:	4619      	mov	r1, r3
 8001106:	4806      	ldr	r0, [pc, #24]	; (8001120 <MX_ADC2_Init+0xb4>)
 8001108:	f001 f95e 	bl	80023c8 <HAL_ADC_ConfigChannel>
 800110c:	4603      	mov	r3, r0
 800110e:	2b00      	cmp	r3, #0
 8001110:	d001      	beq.n	8001116 <MX_ADC2_Init+0xaa>
  {
    Error_Handler();
 8001112:	f000 fbf7 	bl	8001904 <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 8001116:	bf00      	nop
 8001118:	3718      	adds	r7, #24
 800111a:	46bd      	mov	sp, r7
 800111c:	bd80      	pop	{r7, pc}
 800111e:	bf00      	nop
 8001120:	20002378 	.word	0x20002378
 8001124:	50000100 	.word	0x50000100

08001128 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8001128:	b580      	push	{r7, lr}
 800112a:	b08a      	sub	sp, #40	; 0x28
 800112c:	af00      	add	r7, sp, #0
 800112e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001130:	f107 0314 	add.w	r3, r7, #20
 8001134:	2200      	movs	r2, #0
 8001136:	601a      	str	r2, [r3, #0]
 8001138:	605a      	str	r2, [r3, #4]
 800113a:	609a      	str	r2, [r3, #8]
 800113c:	60da      	str	r2, [r3, #12]
 800113e:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC2)
 8001140:	687b      	ldr	r3, [r7, #4]
 8001142:	681b      	ldr	r3, [r3, #0]
 8001144:	4a15      	ldr	r2, [pc, #84]	; (800119c <HAL_ADC_MspInit+0x74>)
 8001146:	4293      	cmp	r3, r2
 8001148:	d124      	bne.n	8001194 <HAL_ADC_MspInit+0x6c>
  {
  /* USER CODE BEGIN ADC2_MspInit 0 */

  /* USER CODE END ADC2_MspInit 0 */
    /* ADC2 clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 800114a:	4b15      	ldr	r3, [pc, #84]	; (80011a0 <HAL_ADC_MspInit+0x78>)
 800114c:	695b      	ldr	r3, [r3, #20]
 800114e:	4a14      	ldr	r2, [pc, #80]	; (80011a0 <HAL_ADC_MspInit+0x78>)
 8001150:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001154:	6153      	str	r3, [r2, #20]
 8001156:	4b12      	ldr	r3, [pc, #72]	; (80011a0 <HAL_ADC_MspInit+0x78>)
 8001158:	695b      	ldr	r3, [r3, #20]
 800115a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800115e:	613b      	str	r3, [r7, #16]
 8001160:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001162:	4b0f      	ldr	r3, [pc, #60]	; (80011a0 <HAL_ADC_MspInit+0x78>)
 8001164:	695b      	ldr	r3, [r3, #20]
 8001166:	4a0e      	ldr	r2, [pc, #56]	; (80011a0 <HAL_ADC_MspInit+0x78>)
 8001168:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800116c:	6153      	str	r3, [r2, #20]
 800116e:	4b0c      	ldr	r3, [pc, #48]	; (80011a0 <HAL_ADC_MspInit+0x78>)
 8001170:	695b      	ldr	r3, [r3, #20]
 8001172:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001176:	60fb      	str	r3, [r7, #12]
 8001178:	68fb      	ldr	r3, [r7, #12]
    /**ADC2 GPIO Configuration
    PA4     ------> ADC2_IN1
    */
    GPIO_InitStruct.Pin = HUMIDITY_Pin;
 800117a:	2310      	movs	r3, #16
 800117c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800117e:	2303      	movs	r3, #3
 8001180:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001182:	2300      	movs	r3, #0
 8001184:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(HUMIDITY_GPIO_Port, &GPIO_InitStruct);
 8001186:	f107 0314 	add.w	r3, r7, #20
 800118a:	4619      	mov	r1, r3
 800118c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001190:	f001 fd8c 	bl	8002cac <HAL_GPIO_Init>

  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }
}
 8001194:	bf00      	nop
 8001196:	3728      	adds	r7, #40	; 0x28
 8001198:	46bd      	mov	sp, r7
 800119a:	bd80      	pop	{r7, pc}
 800119c:	50000100 	.word	0x50000100
 80011a0:	40021000 	.word	0x40021000

080011a4 <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 80011a4:	b580      	push	{r7, lr}
 80011a6:	af00      	add	r7, sp, #0
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 80011a8:	4a04      	ldr	r2, [pc, #16]	; (80011bc <MX_FREERTOS_Init+0x18>)
 80011aa:	2100      	movs	r1, #0
 80011ac:	4804      	ldr	r0, [pc, #16]	; (80011c0 <MX_FREERTOS_Init+0x1c>)
 80011ae:	f004 fe01 	bl	8005db4 <osThreadNew>
 80011b2:	4603      	mov	r3, r0
 80011b4:	4a03      	ldr	r2, [pc, #12]	; (80011c4 <MX_FREERTOS_Init+0x20>)
 80011b6:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

}
 80011b8:	bf00      	nop
 80011ba:	bd80      	pop	{r7, pc}
 80011bc:	0800b5fc 	.word	0x0800b5fc
 80011c0:	080011c9 	.word	0x080011c9
 80011c4:	200023c8 	.word	0x200023c8

080011c8 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 80011c8:	b580      	push	{r7, lr}
 80011ca:	b082      	sub	sp, #8
 80011cc:	af00      	add	r7, sp, #0
 80011ce:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartDefaultTask */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 80011d0:	2001      	movs	r0, #1
 80011d2:	f004 fe99 	bl	8005f08 <osDelay>
 80011d6:	e7fb      	b.n	80011d0 <StartDefaultTask+0x8>

080011d8 <MX_GPIO_Init>:
/* USER CODE END 1 */

/** Configure pins
*/
void MX_GPIO_Init(void)
{
 80011d8:	b580      	push	{r7, lr}
 80011da:	b088      	sub	sp, #32
 80011dc:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80011de:	f107 030c 	add.w	r3, r7, #12
 80011e2:	2200      	movs	r2, #0
 80011e4:	601a      	str	r2, [r3, #0]
 80011e6:	605a      	str	r2, [r3, #4]
 80011e8:	609a      	str	r2, [r3, #8]
 80011ea:	60da      	str	r2, [r3, #12]
 80011ec:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80011ee:	4b36      	ldr	r3, [pc, #216]	; (80012c8 <MX_GPIO_Init+0xf0>)
 80011f0:	695b      	ldr	r3, [r3, #20]
 80011f2:	4a35      	ldr	r2, [pc, #212]	; (80012c8 <MX_GPIO_Init+0xf0>)
 80011f4:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80011f8:	6153      	str	r3, [r2, #20]
 80011fa:	4b33      	ldr	r3, [pc, #204]	; (80012c8 <MX_GPIO_Init+0xf0>)
 80011fc:	695b      	ldr	r3, [r3, #20]
 80011fe:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001202:	60bb      	str	r3, [r7, #8]
 8001204:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001206:	4b30      	ldr	r3, [pc, #192]	; (80012c8 <MX_GPIO_Init+0xf0>)
 8001208:	695b      	ldr	r3, [r3, #20]
 800120a:	4a2f      	ldr	r2, [pc, #188]	; (80012c8 <MX_GPIO_Init+0xf0>)
 800120c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001210:	6153      	str	r3, [r2, #20]
 8001212:	4b2d      	ldr	r3, [pc, #180]	; (80012c8 <MX_GPIO_Init+0xf0>)
 8001214:	695b      	ldr	r3, [r3, #20]
 8001216:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800121a:	607b      	str	r3, [r7, #4]
 800121c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800121e:	4b2a      	ldr	r3, [pc, #168]	; (80012c8 <MX_GPIO_Init+0xf0>)
 8001220:	695b      	ldr	r3, [r3, #20]
 8001222:	4a29      	ldr	r2, [pc, #164]	; (80012c8 <MX_GPIO_Init+0xf0>)
 8001224:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001228:	6153      	str	r3, [r2, #20]
 800122a:	4b27      	ldr	r3, [pc, #156]	; (80012c8 <MX_GPIO_Init+0xf0>)
 800122c:	695b      	ldr	r3, [r3, #20]
 800122e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001232:	603b      	str	r3, [r7, #0]
 8001234:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, BUZZER_Pin|FAN_Pin|FLOOD_ALARM_Pin|RST_Pin
 8001236:	2200      	movs	r2, #0
 8001238:	f640 110b 	movw	r1, #2315	; 0x90b
 800123c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001240:	f001 febe 	bl	8002fc0 <HAL_GPIO_WritePin>
                          |CS_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LIGHT_LIVING_Pin|LIGHT_BED_Pin|LIGHT_BATH_Pin, GPIO_PIN_RESET);
 8001244:	2200      	movs	r2, #0
 8001246:	21c1      	movs	r1, #193	; 0xc1
 8001248:	4820      	ldr	r0, [pc, #128]	; (80012cc <MX_GPIO_Init+0xf4>)
 800124a:	f001 feb9 	bl	8002fc0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = DIO0_Pin;
 800124e:	2302      	movs	r3, #2
 8001250:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001252:	2300      	movs	r3, #0
 8001254:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001256:	2301      	movs	r3, #1
 8001258:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(DIO0_GPIO_Port, &GPIO_InitStruct);
 800125a:	f107 030c 	add.w	r3, r7, #12
 800125e:	4619      	mov	r1, r3
 8001260:	481b      	ldr	r0, [pc, #108]	; (80012d0 <MX_GPIO_Init+0xf8>)
 8001262:	f001 fd23 	bl	8002cac <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin PAPin PAPin
                           PAPin */
  GPIO_InitStruct.Pin = BUZZER_Pin|FAN_Pin|FLOOD_ALARM_Pin|RST_Pin
 8001266:	f640 130b 	movw	r3, #2315	; 0x90b
 800126a:	60fb      	str	r3, [r7, #12]
                          |CS_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800126c:	2301      	movs	r3, #1
 800126e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001270:	2300      	movs	r3, #0
 8001272:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001274:	2300      	movs	r3, #0
 8001276:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001278:	f107 030c 	add.w	r3, r7, #12
 800127c:	4619      	mov	r1, r3
 800127e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001282:	f001 fd13 	bl	8002cac <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin PAPin PAPin */
  GPIO_InitStruct.Pin = MOTION_LIVING_Pin|MOTION_BATH_Pin|MOTION_BED_Pin|BUZZER_OFF_Pin;
 8001286:	f44f 5387 	mov.w	r3, #4320	; 0x10e0
 800128a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800128c:	2300      	movs	r3, #0
 800128e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001290:	2301      	movs	r3, #1
 8001292:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001294:	f107 030c 	add.w	r3, r7, #12
 8001298:	4619      	mov	r1, r3
 800129a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800129e:	f001 fd05 	bl	8002cac <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = LIGHT_LIVING_Pin|LIGHT_BED_Pin|LIGHT_BATH_Pin;
 80012a2:	23c1      	movs	r3, #193	; 0xc1
 80012a4:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80012a6:	2301      	movs	r3, #1
 80012a8:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012aa:	2300      	movs	r3, #0
 80012ac:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80012ae:	2300      	movs	r3, #0
 80012b0:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80012b2:	f107 030c 	add.w	r3, r7, #12
 80012b6:	4619      	mov	r1, r3
 80012b8:	4804      	ldr	r0, [pc, #16]	; (80012cc <MX_GPIO_Init+0xf4>)
 80012ba:	f001 fcf7 	bl	8002cac <HAL_GPIO_Init>

}
 80012be:	bf00      	nop
 80012c0:	3720      	adds	r7, #32
 80012c2:	46bd      	mov	sp, r7
 80012c4:	bd80      	pop	{r7, pc}
 80012c6:	bf00      	nop
 80012c8:	40021000 	.word	0x40021000
 80012cc:	48000400 	.word	0x48000400
 80012d0:	48001400 	.word	0x48001400

080012d4 <light_livingroom>:
/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */



void light_livingroom   (void *pvParameters){
 80012d4:	b580      	push	{r7, lr}
 80012d6:	b082      	sub	sp, #8
 80012d8:	af00      	add	r7, sp, #0
 80012da:	6078      	str	r0, [r7, #4]
	while(1){

		isLivingroomEmpty = HAL_GPIO_ReadPin(MOTION_LIVING_GPIO_Port, MOTION_LIVING_Pin);
 80012dc:	2120      	movs	r1, #32
 80012de:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80012e2:	f001 fe55 	bl	8002f90 <HAL_GPIO_ReadPin>
 80012e6:	4603      	mov	r3, r0
 80012e8:	461a      	mov	r2, r3
 80012ea:	4b11      	ldr	r3, [pc, #68]	; (8001330 <light_livingroom+0x5c>)
 80012ec:	701a      	strb	r2, [r3, #0]

		if( !isLivingroomEmpty ){
 80012ee:	4b10      	ldr	r3, [pc, #64]	; (8001330 <light_livingroom+0x5c>)
 80012f0:	781b      	ldrb	r3, [r3, #0]
 80012f2:	2b00      	cmp	r3, #0
 80012f4:	d10c      	bne.n	8001310 <light_livingroom+0x3c>
			HAL_GPIO_WritePin(LIGHT_LIVING_GPIO_Port, LIGHT_LIVING_Pin, GPIO_PIN_SET);
 80012f6:	2201      	movs	r2, #1
 80012f8:	2101      	movs	r1, #1
 80012fa:	480e      	ldr	r0, [pc, #56]	; (8001334 <light_livingroom+0x60>)
 80012fc:	f001 fe60 	bl	8002fc0 <HAL_GPIO_WritePin>
			tx_frame[2] = tx_frame[2] | (1<<5);
 8001300:	4b0d      	ldr	r3, [pc, #52]	; (8001338 <light_livingroom+0x64>)
 8001302:	789b      	ldrb	r3, [r3, #2]
 8001304:	f043 0320 	orr.w	r3, r3, #32
 8001308:	b2da      	uxtb	r2, r3
 800130a:	4b0b      	ldr	r3, [pc, #44]	; (8001338 <light_livingroom+0x64>)
 800130c:	709a      	strb	r2, [r3, #2]
 800130e:	e00b      	b.n	8001328 <light_livingroom+0x54>
		}
		else{
			HAL_GPIO_WritePin(LIGHT_LIVING_GPIO_Port, LIGHT_LIVING_Pin, GPIO_PIN_RESET);
 8001310:	2200      	movs	r2, #0
 8001312:	2101      	movs	r1, #1
 8001314:	4807      	ldr	r0, [pc, #28]	; (8001334 <light_livingroom+0x60>)
 8001316:	f001 fe53 	bl	8002fc0 <HAL_GPIO_WritePin>
			tx_frame[2] = tx_frame[2] & ~(1<<5);
 800131a:	4b07      	ldr	r3, [pc, #28]	; (8001338 <light_livingroom+0x64>)
 800131c:	789b      	ldrb	r3, [r3, #2]
 800131e:	f023 0320 	bic.w	r3, r3, #32
 8001322:	b2da      	uxtb	r2, r3
 8001324:	4b04      	ldr	r3, [pc, #16]	; (8001338 <light_livingroom+0x64>)
 8001326:	709a      	strb	r2, [r3, #2]
		}
		vTaskDelay( 10 / portTICK_PERIOD_MS);
 8001328:	200a      	movs	r0, #10
 800132a:	f005 fd81 	bl	8006e30 <vTaskDelay>
		isLivingroomEmpty = HAL_GPIO_ReadPin(MOTION_LIVING_GPIO_Port, MOTION_LIVING_Pin);
 800132e:	e7d5      	b.n	80012dc <light_livingroom+0x8>
 8001330:	20000204 	.word	0x20000204
 8001334:	48000400 	.word	0x48000400
 8001338:	20000004 	.word	0x20000004

0800133c <light_bathroom>:
	}
	vTaskDelete(NULL);
}
int a=0;
void light_bathroom   	(void *pvParameters){
 800133c:	b580      	push	{r7, lr}
 800133e:	b082      	sub	sp, #8
 8001340:	af00      	add	r7, sp, #0
 8001342:	6078      	str	r0, [r7, #4]
	while(1){

		isBathroomEmpty = HAL_GPIO_ReadPin(MOTION_BATH_GPIO_Port, MOTION_BATH_Pin);
 8001344:	2140      	movs	r1, #64	; 0x40
 8001346:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800134a:	f001 fe21 	bl	8002f90 <HAL_GPIO_ReadPin>
 800134e:	4603      	mov	r3, r0
 8001350:	461a      	mov	r2, r3
 8001352:	4b11      	ldr	r3, [pc, #68]	; (8001398 <light_bathroom+0x5c>)
 8001354:	701a      	strb	r2, [r3, #0]

		if( !isBathroomEmpty ){
 8001356:	4b10      	ldr	r3, [pc, #64]	; (8001398 <light_bathroom+0x5c>)
 8001358:	781b      	ldrb	r3, [r3, #0]
 800135a:	2b00      	cmp	r3, #0
 800135c:	d10c      	bne.n	8001378 <light_bathroom+0x3c>
			HAL_GPIO_WritePin(LIGHT_BATH_GPIO_Port, LIGHT_BATH_Pin, GPIO_PIN_SET);
 800135e:	2201      	movs	r2, #1
 8001360:	2180      	movs	r1, #128	; 0x80
 8001362:	480e      	ldr	r0, [pc, #56]	; (800139c <light_bathroom+0x60>)
 8001364:	f001 fe2c 	bl	8002fc0 <HAL_GPIO_WritePin>
			tx_frame[2] = tx_frame[2] | (1<<4);
 8001368:	4b0d      	ldr	r3, [pc, #52]	; (80013a0 <light_bathroom+0x64>)
 800136a:	789b      	ldrb	r3, [r3, #2]
 800136c:	f043 0310 	orr.w	r3, r3, #16
 8001370:	b2da      	uxtb	r2, r3
 8001372:	4b0b      	ldr	r3, [pc, #44]	; (80013a0 <light_bathroom+0x64>)
 8001374:	709a      	strb	r2, [r3, #2]
 8001376:	e00b      	b.n	8001390 <light_bathroom+0x54>
		}
		else{
			HAL_GPIO_WritePin(LIGHT_BATH_GPIO_Port, LIGHT_BATH_Pin, GPIO_PIN_RESET);
 8001378:	2200      	movs	r2, #0
 800137a:	2180      	movs	r1, #128	; 0x80
 800137c:	4807      	ldr	r0, [pc, #28]	; (800139c <light_bathroom+0x60>)
 800137e:	f001 fe1f 	bl	8002fc0 <HAL_GPIO_WritePin>
			tx_frame[2] = tx_frame[2] & ~(1<<4);
 8001382:	4b07      	ldr	r3, [pc, #28]	; (80013a0 <light_bathroom+0x64>)
 8001384:	789b      	ldrb	r3, [r3, #2]
 8001386:	f023 0310 	bic.w	r3, r3, #16
 800138a:	b2da      	uxtb	r2, r3
 800138c:	4b04      	ldr	r3, [pc, #16]	; (80013a0 <light_bathroom+0x64>)
 800138e:	709a      	strb	r2, [r3, #2]
		}
		vTaskDelay( 10 / portTICK_PERIOD_MS);
 8001390:	200a      	movs	r0, #10
 8001392:	f005 fd4d 	bl	8006e30 <vTaskDelay>
		isBathroomEmpty = HAL_GPIO_ReadPin(MOTION_BATH_GPIO_Port, MOTION_BATH_Pin);
 8001396:	e7d5      	b.n	8001344 <light_bathroom+0x8>
 8001398:	20000205 	.word	0x20000205
 800139c:	48000400 	.word	0x48000400
 80013a0:	20000004 	.word	0x20000004

080013a4 <light_bedroom>:
	}
	vTaskDelete(NULL);
}

void light_bedroom   	(void *pvParameters){
 80013a4:	b580      	push	{r7, lr}
 80013a6:	b082      	sub	sp, #8
 80013a8:	af00      	add	r7, sp, #0
 80013aa:	6078      	str	r0, [r7, #4]
	while(1){

		isBedroomEmpty = HAL_GPIO_ReadPin(MOTION_BED_GPIO_Port, MOTION_BED_Pin);
 80013ac:	2180      	movs	r1, #128	; 0x80
 80013ae:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80013b2:	f001 fded 	bl	8002f90 <HAL_GPIO_ReadPin>
 80013b6:	4603      	mov	r3, r0
 80013b8:	461a      	mov	r2, r3
 80013ba:	4b11      	ldr	r3, [pc, #68]	; (8001400 <light_bedroom+0x5c>)
 80013bc:	701a      	strb	r2, [r3, #0]

		if( !isBedroomEmpty ){
 80013be:	4b10      	ldr	r3, [pc, #64]	; (8001400 <light_bedroom+0x5c>)
 80013c0:	781b      	ldrb	r3, [r3, #0]
 80013c2:	2b00      	cmp	r3, #0
 80013c4:	d10c      	bne.n	80013e0 <light_bedroom+0x3c>
			HAL_GPIO_WritePin(LIGHT_BED_GPIO_Port, LIGHT_BED_Pin, GPIO_PIN_SET);
 80013c6:	2201      	movs	r2, #1
 80013c8:	2140      	movs	r1, #64	; 0x40
 80013ca:	480e      	ldr	r0, [pc, #56]	; (8001404 <light_bedroom+0x60>)
 80013cc:	f001 fdf8 	bl	8002fc0 <HAL_GPIO_WritePin>
			tx_frame[2] = tx_frame[2] | (1<<3);
 80013d0:	4b0d      	ldr	r3, [pc, #52]	; (8001408 <light_bedroom+0x64>)
 80013d2:	789b      	ldrb	r3, [r3, #2]
 80013d4:	f043 0308 	orr.w	r3, r3, #8
 80013d8:	b2da      	uxtb	r2, r3
 80013da:	4b0b      	ldr	r3, [pc, #44]	; (8001408 <light_bedroom+0x64>)
 80013dc:	709a      	strb	r2, [r3, #2]
 80013de:	e00b      	b.n	80013f8 <light_bedroom+0x54>
		}
		else{
			HAL_GPIO_WritePin(LIGHT_BED_GPIO_Port, LIGHT_BED_Pin, GPIO_PIN_RESET);
 80013e0:	2200      	movs	r2, #0
 80013e2:	2140      	movs	r1, #64	; 0x40
 80013e4:	4807      	ldr	r0, [pc, #28]	; (8001404 <light_bedroom+0x60>)
 80013e6:	f001 fdeb 	bl	8002fc0 <HAL_GPIO_WritePin>
			tx_frame[2] = tx_frame[2] & ~(1<<3);
 80013ea:	4b07      	ldr	r3, [pc, #28]	; (8001408 <light_bedroom+0x64>)
 80013ec:	789b      	ldrb	r3, [r3, #2]
 80013ee:	f023 0308 	bic.w	r3, r3, #8
 80013f2:	b2da      	uxtb	r2, r3
 80013f4:	4b04      	ldr	r3, [pc, #16]	; (8001408 <light_bedroom+0x64>)
 80013f6:	709a      	strb	r2, [r3, #2]
		}
		vTaskDelay( 10 / portTICK_PERIOD_MS);
 80013f8:	200a      	movs	r0, #10
 80013fa:	f005 fd19 	bl	8006e30 <vTaskDelay>
		isBedroomEmpty = HAL_GPIO_ReadPin(MOTION_BED_GPIO_Port, MOTION_BED_Pin);
 80013fe:	e7d5      	b.n	80013ac <light_bedroom+0x8>
 8001400:	20000206 	.word	0x20000206
 8001404:	48000400 	.word	0x48000400
 8001408:	20000004 	.word	0x20000004

0800140c <ceiling_fan>:
	vTaskDelete(NULL);
}



void ceiling_fan 	 	(void *pvParameters){
 800140c:	b580      	push	{r7, lr}
 800140e:	b082      	sub	sp, #8
 8001410:	af00      	add	r7, sp, #0
 8001412:	6078      	str	r0, [r7, #4]
	while(1){

		if( temperature > TEMP_THRESHOLD ){
 8001414:	4b11      	ldr	r3, [pc, #68]	; (800145c <ceiling_fan+0x50>)
 8001416:	781b      	ldrb	r3, [r3, #0]
 8001418:	2b1b      	cmp	r3, #27
 800141a:	d90d      	bls.n	8001438 <ceiling_fan+0x2c>
			HAL_GPIO_WritePin(FAN_GPIO_Port, FAN_Pin, GPIO_PIN_SET);
 800141c:	2201      	movs	r2, #1
 800141e:	2102      	movs	r1, #2
 8001420:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001424:	f001 fdcc 	bl	8002fc0 <HAL_GPIO_WritePin>
			tx_frame[2] = tx_frame[2] | 1;
 8001428:	4b0d      	ldr	r3, [pc, #52]	; (8001460 <ceiling_fan+0x54>)
 800142a:	789b      	ldrb	r3, [r3, #2]
 800142c:	f043 0301 	orr.w	r3, r3, #1
 8001430:	b2da      	uxtb	r2, r3
 8001432:	4b0b      	ldr	r3, [pc, #44]	; (8001460 <ceiling_fan+0x54>)
 8001434:	709a      	strb	r2, [r3, #2]
 8001436:	e00c      	b.n	8001452 <ceiling_fan+0x46>
		}
		else{
			HAL_GPIO_WritePin(FAN_GPIO_Port, FAN_Pin, GPIO_PIN_RESET);
 8001438:	2200      	movs	r2, #0
 800143a:	2102      	movs	r1, #2
 800143c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001440:	f001 fdbe 	bl	8002fc0 <HAL_GPIO_WritePin>
			tx_frame[2] = tx_frame[2] & ~1;
 8001444:	4b06      	ldr	r3, [pc, #24]	; (8001460 <ceiling_fan+0x54>)
 8001446:	789b      	ldrb	r3, [r3, #2]
 8001448:	f023 0301 	bic.w	r3, r3, #1
 800144c:	b2da      	uxtb	r2, r3
 800144e:	4b04      	ldr	r3, [pc, #16]	; (8001460 <ceiling_fan+0x54>)
 8001450:	709a      	strb	r2, [r3, #2]
		}

		vTaskDelay( 10 / portTICK_PERIOD_MS);
 8001452:	200a      	movs	r0, #10
 8001454:	f005 fcec 	bl	8006e30 <vTaskDelay>
		if( temperature > TEMP_THRESHOLD ){
 8001458:	e7dc      	b.n	8001414 <ceiling_fan+0x8>
 800145a:	bf00      	nop
 800145c:	20000000 	.word	0x20000000
 8001460:	20000004 	.word	0x20000004

08001464 <flood_protection>:
	}
	vTaskDelete(NULL);
}

void flood_protection 	(void *pvParameters){
 8001464:	b580      	push	{r7, lr}
 8001466:	b082      	sub	sp, #8
 8001468:	af00      	add	r7, sp, #0
 800146a:	6078      	str	r0, [r7, #4]
	while(1){
		  HAL_ADC_Start(&hadc2);
 800146c:	4818      	ldr	r0, [pc, #96]	; (80014d0 <flood_protection+0x6c>)
 800146e:	f000 fee7 	bl	8002240 <HAL_ADC_Start>
		  vTaskDelay( 10 / portTICK_PERIOD_MS);
 8001472:	200a      	movs	r0, #10
 8001474:	f005 fcdc 	bl	8006e30 <vTaskDelay>

		  //humidity_measure = HAL_ADC_GetValue(&hadc2);
		  humidity = (HAL_ADC_GetValue(&hadc2) * 70)/113 + 20;
 8001478:	4815      	ldr	r0, [pc, #84]	; (80014d0 <flood_protection+0x6c>)
 800147a:	f000 ff97 	bl	80023ac <HAL_ADC_GetValue>
 800147e:	4603      	mov	r3, r0
 8001480:	2246      	movs	r2, #70	; 0x46
 8001482:	fb02 f203 	mul.w	r2, r2, r3
 8001486:	4b13      	ldr	r3, [pc, #76]	; (80014d4 <flood_protection+0x70>)
 8001488:	fba3 1302 	umull	r1, r3, r3, r2
 800148c:	1ad2      	subs	r2, r2, r3
 800148e:	0852      	lsrs	r2, r2, #1
 8001490:	4413      	add	r3, r2
 8001492:	099b      	lsrs	r3, r3, #6
 8001494:	b2db      	uxtb	r3, r3
 8001496:	3314      	adds	r3, #20
 8001498:	b2da      	uxtb	r2, r3
 800149a:	4b0f      	ldr	r3, [pc, #60]	; (80014d8 <flood_protection+0x74>)
 800149c:	701a      	strb	r2, [r3, #0]

		  if(humidity > 90)
 800149e:	4b0e      	ldr	r3, [pc, #56]	; (80014d8 <flood_protection+0x74>)
 80014a0:	781b      	ldrb	r3, [r3, #0]
 80014a2:	2b5a      	cmp	r3, #90	; 0x5a
 80014a4:	d902      	bls.n	80014ac <flood_protection+0x48>
			  humidity = 90;
 80014a6:	4b0c      	ldr	r3, [pc, #48]	; (80014d8 <flood_protection+0x74>)
 80014a8:	225a      	movs	r2, #90	; 0x5a
 80014aa:	701a      	strb	r2, [r3, #0]

		  if( humidity >= 50)
 80014ac:	4b0a      	ldr	r3, [pc, #40]	; (80014d8 <flood_protection+0x74>)
 80014ae:	781b      	ldrb	r3, [r3, #0]
 80014b0:	2b31      	cmp	r3, #49	; 0x31
 80014b2:	d906      	bls.n	80014c2 <flood_protection+0x5e>
			HAL_GPIO_WritePin(FLOOD_ALARM_GPIO_Port, FLOOD_ALARM_Pin, GPIO_PIN_SET);
 80014b4:	2201      	movs	r2, #1
 80014b6:	2108      	movs	r1, #8
 80014b8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80014bc:	f001 fd80 	bl	8002fc0 <HAL_GPIO_WritePin>
 80014c0:	e7d4      	b.n	800146c <flood_protection+0x8>
		  else
			HAL_GPIO_WritePin(FLOOD_ALARM_GPIO_Port, FLOOD_ALARM_Pin, GPIO_PIN_RESET);
 80014c2:	2200      	movs	r2, #0
 80014c4:	2108      	movs	r1, #8
 80014c6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80014ca:	f001 fd79 	bl	8002fc0 <HAL_GPIO_WritePin>
		  HAL_ADC_Start(&hadc2);
 80014ce:	e7cd      	b.n	800146c <flood_protection+0x8>
 80014d0:	20002378 	.word	0x20002378
 80014d4:	21fb7813 	.word	0x21fb7813
 80014d8:	20000207 	.word	0x20000207

080014dc <alarm_clock>:

	}
	vTaskDelete(NULL);
}

void alarm_clock		(void *pvParameters){
 80014dc:	b580      	push	{r7, lr}
 80014de:	b084      	sub	sp, #16
 80014e0:	af00      	add	r7, sp, #0
 80014e2:	6078      	str	r0, [r7, #4]
	uint8_t alarm_off=0;
 80014e4:	2300      	movs	r3, #0
 80014e6:	73fb      	strb	r3, [r7, #15]
	while(1){
		if( !alarm_off && hours == 10 && HAL_GPIO_ReadPin(BUZZER_OFF_GPIO_Port, BUZZER_OFF_Pin) != GPIO_PIN_RESET){
 80014e8:	7bfb      	ldrb	r3, [r7, #15]
 80014ea:	2b00      	cmp	r3, #0
 80014ec:	d119      	bne.n	8001522 <alarm_clock+0x46>
 80014ee:	4b22      	ldr	r3, [pc, #136]	; (8001578 <alarm_clock+0x9c>)
 80014f0:	781b      	ldrb	r3, [r3, #0]
 80014f2:	2b0a      	cmp	r3, #10
 80014f4:	d115      	bne.n	8001522 <alarm_clock+0x46>
 80014f6:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80014fa:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80014fe:	f001 fd47 	bl	8002f90 <HAL_GPIO_ReadPin>
 8001502:	4603      	mov	r3, r0
 8001504:	2b00      	cmp	r3, #0
 8001506:	d00c      	beq.n	8001522 <alarm_clock+0x46>
			HAL_GPIO_WritePin(BUZZER_GPIO_Port, BUZZER_Pin, GPIO_PIN_SET);
 8001508:	2201      	movs	r2, #1
 800150a:	2101      	movs	r1, #1
 800150c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001510:	f001 fd56 	bl	8002fc0 <HAL_GPIO_WritePin>
			tx_frame[2] = tx_frame[2] | (1<<1);
 8001514:	4b19      	ldr	r3, [pc, #100]	; (800157c <alarm_clock+0xa0>)
 8001516:	789b      	ldrb	r3, [r3, #2]
 8001518:	f043 0302 	orr.w	r3, r3, #2
 800151c:	b2da      	uxtb	r2, r3
 800151e:	4b17      	ldr	r3, [pc, #92]	; (800157c <alarm_clock+0xa0>)
 8001520:	709a      	strb	r2, [r3, #2]
		}

		if( HAL_GPIO_ReadPin(BUZZER_OFF_GPIO_Port, BUZZER_OFF_Pin) == GPIO_PIN_RESET ){
 8001522:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001526:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800152a:	f001 fd31 	bl	8002f90 <HAL_GPIO_ReadPin>
 800152e:	4603      	mov	r3, r0
 8001530:	2b00      	cmp	r3, #0
 8001532:	d116      	bne.n	8001562 <alarm_clock+0x86>
			HAL_GPIO_WritePin(BUZZER_GPIO_Port, BUZZER_Pin, GPIO_PIN_RESET);
 8001534:	2200      	movs	r2, #0
 8001536:	2101      	movs	r1, #1
 8001538:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800153c:	f001 fd40 	bl	8002fc0 <HAL_GPIO_WritePin>
			tx_frame[2] = tx_frame[2] | (1<<2);
 8001540:	4b0e      	ldr	r3, [pc, #56]	; (800157c <alarm_clock+0xa0>)
 8001542:	789b      	ldrb	r3, [r3, #2]
 8001544:	f043 0304 	orr.w	r3, r3, #4
 8001548:	b2da      	uxtb	r2, r3
 800154a:	4b0c      	ldr	r3, [pc, #48]	; (800157c <alarm_clock+0xa0>)
 800154c:	709a      	strb	r2, [r3, #2]
			tx_frame[2] = tx_frame[2] & ~(1<<1);
 800154e:	4b0b      	ldr	r3, [pc, #44]	; (800157c <alarm_clock+0xa0>)
 8001550:	789b      	ldrb	r3, [r3, #2]
 8001552:	f023 0302 	bic.w	r3, r3, #2
 8001556:	b2da      	uxtb	r2, r3
 8001558:	4b08      	ldr	r3, [pc, #32]	; (800157c <alarm_clock+0xa0>)
 800155a:	709a      	strb	r2, [r3, #2]
			alarm_off = 1;
 800155c:	2301      	movs	r3, #1
 800155e:	73fb      	strb	r3, [r7, #15]
 8001560:	e006      	b.n	8001570 <alarm_clock+0x94>
		}
		else
			tx_frame[2] = tx_frame[2] & ~(1<<2);
 8001562:	4b06      	ldr	r3, [pc, #24]	; (800157c <alarm_clock+0xa0>)
 8001564:	789b      	ldrb	r3, [r3, #2]
 8001566:	f023 0304 	bic.w	r3, r3, #4
 800156a:	b2da      	uxtb	r2, r3
 800156c:	4b03      	ldr	r3, [pc, #12]	; (800157c <alarm_clock+0xa0>)
 800156e:	709a      	strb	r2, [r3, #2]

		vTaskDelay( 10 / portTICK_PERIOD_MS);
 8001570:	200a      	movs	r0, #10
 8001572:	f005 fc5d 	bl	8006e30 <vTaskDelay>
		if( !alarm_off && hours == 10 && HAL_GPIO_ReadPin(BUZZER_OFF_GPIO_Port, BUZZER_OFF_Pin) != GPIO_PIN_RESET){
 8001576:	e7b7      	b.n	80014e8 <alarm_clock+0xc>
 8001578:	20000001 	.word	0x20000001
 800157c:	20000004 	.word	0x20000004

08001580 <TX_radio>:
	}
	vTaskDelete(NULL);
}

int cnt=0;
void TX_radio(void *pvParameters){
 8001580:	b580      	push	{r7, lr}
 8001582:	b082      	sub	sp, #8
 8001584:	af00      	add	r7, sp, #0
 8001586:	6078      	str	r0, [r7, #4]
	vTaskDelay(30 / portTICK_PERIOD_MS);
 8001588:	201e      	movs	r0, #30
 800158a:	f005 fc51 	bl	8006e30 <vTaskDelay>
	while(1){
		tx_frame[1] = humidity;
 800158e:	4b0e      	ldr	r3, [pc, #56]	; (80015c8 <TX_radio+0x48>)
 8001590:	781a      	ldrb	r2, [r3, #0]
 8001592:	4b0e      	ldr	r3, [pc, #56]	; (80015cc <TX_radio+0x4c>)
 8001594:	705a      	strb	r2, [r3, #1]
		vTaskDelay( 30 / portTICK_PERIOD_MS);
 8001596:	201e      	movs	r0, #30
 8001598:	f005 fc4a 	bl	8006e30 <vTaskDelay>
		Transmit(tx_frame, sizeof(tx_frame));
 800159c:	2103      	movs	r1, #3
 800159e:	480b      	ldr	r0, [pc, #44]	; (80015cc <TX_radio+0x4c>)
 80015a0:	f7ff fd06 	bl	8000fb0 <Transmit>

		HAL_GPIO_WritePin(LIGHT_BATH_GPIO_Port, LIGHT_BATH_Pin, GPIO_PIN_SET);
 80015a4:	2201      	movs	r2, #1
 80015a6:	2180      	movs	r1, #128	; 0x80
 80015a8:	4809      	ldr	r0, [pc, #36]	; (80015d0 <TX_radio+0x50>)
 80015aa:	f001 fd09 	bl	8002fc0 <HAL_GPIO_WritePin>

		vTaskDelay( 20 / portTICK_PERIOD_MS);
 80015ae:	2014      	movs	r0, #20
 80015b0:	f005 fc3e 	bl	8006e30 <vTaskDelay>
		vTaskResume(rx_handle);
 80015b4:	4b07      	ldr	r3, [pc, #28]	; (80015d4 <TX_radio+0x54>)
 80015b6:	681b      	ldr	r3, [r3, #0]
 80015b8:	4618      	mov	r0, r3
 80015ba:	f005 fd1f 	bl	8006ffc <vTaskResume>
		vTaskSuspend( NULL );
 80015be:	2000      	movs	r0, #0
 80015c0:	f005 fc6a 	bl	8006e98 <vTaskSuspend>
		tx_frame[1] = humidity;
 80015c4:	e7e3      	b.n	800158e <TX_radio+0xe>
 80015c6:	bf00      	nop
 80015c8:	20000207 	.word	0x20000207
 80015cc:	20000004 	.word	0x20000004
 80015d0:	48000400 	.word	0x48000400
 80015d4:	200023dc 	.word	0x200023dc

080015d8 <RX_radio>:
	}
	vTaskDelete(NULL);
}

void RX_radio(void *pvParameters){
 80015d8:	b580      	push	{r7, lr}
 80015da:	b088      	sub	sp, #32
 80015dc:	af02      	add	r7, sp, #8
 80015de:	6078      	str	r0, [r7, #4]
	unsigned char help[11];
	uint32_t time=0;
 80015e0:	2300      	movs	r3, #0
 80015e2:	617b      	str	r3, [r7, #20]
	while(1){
		vTaskSuspend(tx_handle);
 80015e4:	4b3a      	ldr	r3, [pc, #232]	; (80016d0 <RX_radio+0xf8>)
 80015e6:	681b      	ldr	r3, [r3, #0]
 80015e8:	4618      	mov	r0, r3
 80015ea:	f005 fc55 	bl	8006e98 <vTaskSuspend>

		set_OPMODE(OPMODE_RX_SINGLE);
 80015ee:	2006      	movs	r0, #6
 80015f0:	f7ff fb54 	bl	8000c9c <set_OPMODE>
		time = HAL_GetTick();
 80015f4:	f000 fc62 	bl	8001ebc <HAL_GetTick>
 80015f8:	6178      	str	r0, [r7, #20]
		while( (HAL_GetTick()-time < 110) &&
 80015fa:	bf00      	nop
 80015fc:	f000 fc5e 	bl	8001ebc <HAL_GetTick>
 8001600:	4602      	mov	r2, r0
 8001602:	697b      	ldr	r3, [r7, #20]
 8001604:	1ad3      	subs	r3, r2, r3
 8001606:	2b6d      	cmp	r3, #109	; 0x6d
 8001608:	d806      	bhi.n	8001618 <RX_radio+0x40>
				HAL_GPIO_ReadPin(DIO0_GPIO_Port, DIO0_Pin) == GPIO_PIN_RESET ){
 800160a:	2102      	movs	r1, #2
 800160c:	4831      	ldr	r0, [pc, #196]	; (80016d4 <RX_radio+0xfc>)
 800160e:	f001 fcbf 	bl	8002f90 <HAL_GPIO_ReadPin>
 8001612:	4603      	mov	r3, r0
		while( (HAL_GetTick()-time < 110) &&
 8001614:	2b00      	cmp	r3, #0
 8001616:	d0f1      	beq.n	80015fc <RX_radio+0x24>
//				printf("czas --------------------> %d \r\n",HAL_GetTick());
		}
		if( HAL_GPIO_ReadPin(DIO0_GPIO_Port, DIO0_Pin) == GPIO_PIN_SET ){
 8001618:	2102      	movs	r1, #2
 800161a:	482e      	ldr	r0, [pc, #184]	; (80016d4 <RX_radio+0xfc>)
 800161c:	f001 fcb8 	bl	8002f90 <HAL_GPIO_ReadPin>
 8001620:	4603      	mov	r3, r0
 8001622:	2b01      	cmp	r3, #1
 8001624:	d14a      	bne.n	80016bc <RX_radio+0xe4>
			Receive(rx_frame);
 8001626:	482c      	ldr	r0, [pc, #176]	; (80016d8 <RX_radio+0x100>)
 8001628:	f7ff fc32 	bl	8000e90 <Receive>
//			rx_frame[0]=0x01;
//			rx_frame[1]=STM32F303K8_DEVICE;

			if( rx_frame[0] == 0x02 ){
 800162c:	4b2a      	ldr	r3, [pc, #168]	; (80016d8 <RX_radio+0x100>)
 800162e:	781b      	ldrb	r3, [r3, #0]
 8001630:	2b02      	cmp	r3, #2
 8001632:	d10f      	bne.n	8001654 <RX_radio+0x7c>
				printf("dev=%d \t %d:%d:%d \r\n",rx_frame[0] , rx_frame[4], rx_frame[5] , rx_frame[6]);
 8001634:	4b28      	ldr	r3, [pc, #160]	; (80016d8 <RX_radio+0x100>)
 8001636:	781b      	ldrb	r3, [r3, #0]
 8001638:	4619      	mov	r1, r3
 800163a:	4b27      	ldr	r3, [pc, #156]	; (80016d8 <RX_radio+0x100>)
 800163c:	791b      	ldrb	r3, [r3, #4]
 800163e:	461a      	mov	r2, r3
 8001640:	4b25      	ldr	r3, [pc, #148]	; (80016d8 <RX_radio+0x100>)
 8001642:	795b      	ldrb	r3, [r3, #5]
 8001644:	4618      	mov	r0, r3
 8001646:	4b24      	ldr	r3, [pc, #144]	; (80016d8 <RX_radio+0x100>)
 8001648:	799b      	ldrb	r3, [r3, #6]
 800164a:	9300      	str	r3, [sp, #0]
 800164c:	4603      	mov	r3, r0
 800164e:	4823      	ldr	r0, [pc, #140]	; (80016dc <RX_radio+0x104>)
 8001650:	f007 fe46 	bl	80092e0 <iprintf>
			}
			if( rx_frame[0] == 0x01 && rx_frame[1] == STM32F303K8_DEVICE){
 8001654:	4b20      	ldr	r3, [pc, #128]	; (80016d8 <RX_radio+0x100>)
 8001656:	781b      	ldrb	r3, [r3, #0]
 8001658:	2b01      	cmp	r3, #1
 800165a:	d123      	bne.n	80016a4 <RX_radio+0xcc>
 800165c:	4b1e      	ldr	r3, [pc, #120]	; (80016d8 <RX_radio+0x100>)
 800165e:	785b      	ldrb	r3, [r3, #1]
 8001660:	2b03      	cmp	r3, #3
 8001662:	d11f      	bne.n	80016a4 <RX_radio+0xcc>
				vTaskResume(tx_handle);
 8001664:	4b1a      	ldr	r3, [pc, #104]	; (80016d0 <RX_radio+0xf8>)
 8001666:	681b      	ldr	r3, [r3, #0]
 8001668:	4618      	mov	r0, r3
 800166a:	f005 fcc7 	bl	8006ffc <vTaskResume>
				vTaskSuspend( NULL );
 800166e:	2000      	movs	r0, #0
 8001670:	f005 fc12 	bl	8006e98 <vTaskSuspend>

				Write_Reg(REG_HOP_PERIOD,0x00);
 8001674:	2100      	movs	r1, #0
 8001676:	2024      	movs	r0, #36	; 0x24
 8001678:	f7ff fae6 	bl	8000c48 <Write_Reg>
				Write_Reg(RegDioMapping1, MAP_DIO0_LORA_RXDONE|MAP_DIO1_LORA_NOP|MAP_DIO2_LORA_NOP);
 800167c:	213c      	movs	r1, #60	; 0x3c
 800167e:	2040      	movs	r0, #64	; 0x40
 8001680:	f7ff fae2 	bl	8000c48 <Write_Reg>
				Write_Reg(REG_IRQ_FLAGS, 0xFF);
 8001684:	21ff      	movs	r1, #255	; 0xff
 8001686:	2012      	movs	r0, #18
 8001688:	f7ff fade 	bl	8000c48 <Write_Reg>
				Write_Reg(REG_IRQ_FLAGS_MASK, ~IRQ_LORA_RXDONE_MASK);
 800168c:	21bf      	movs	r1, #191	; 0xbf
 800168e:	2011      	movs	r0, #17
 8001690:	f7ff fada 	bl	8000c48 <Write_Reg>
				Write_Reg(REG_FIFO_RX_BASE_AD, 0x00);
 8001694:	2100      	movs	r1, #0
 8001696:	200f      	movs	r0, #15
 8001698:	f7ff fad6 	bl	8000c48 <Write_Reg>
				Write_Reg(REG_FIFO_ADDR_PTR, 0x00);
 800169c:	2100      	movs	r1, #0
 800169e:	200d      	movs	r0, #13
 80016a0:	f7ff fad2 	bl	8000c48 <Write_Reg>
			}
			printf("RPI data = %d - %d - %d \r\n" , rx_frame[0], rx_frame[1], rx_frame[2]);
 80016a4:	4b0c      	ldr	r3, [pc, #48]	; (80016d8 <RX_radio+0x100>)
 80016a6:	781b      	ldrb	r3, [r3, #0]
 80016a8:	4619      	mov	r1, r3
 80016aa:	4b0b      	ldr	r3, [pc, #44]	; (80016d8 <RX_radio+0x100>)
 80016ac:	785b      	ldrb	r3, [r3, #1]
 80016ae:	461a      	mov	r2, r3
 80016b0:	4b09      	ldr	r3, [pc, #36]	; (80016d8 <RX_radio+0x100>)
 80016b2:	789b      	ldrb	r3, [r3, #2]
 80016b4:	480a      	ldr	r0, [pc, #40]	; (80016e0 <RX_radio+0x108>)
 80016b6:	f007 fe13 	bl	80092e0 <iprintf>
 80016ba:	e002      	b.n	80016c2 <RX_radio+0xea>
		}
		else{
			printf("No carrier found. \r\n");
 80016bc:	4809      	ldr	r0, [pc, #36]	; (80016e4 <RX_radio+0x10c>)
 80016be:	f007 fe95 	bl	80093ec <puts>
		}
		rx_frame[0]=0x00;
 80016c2:	4b05      	ldr	r3, [pc, #20]	; (80016d8 <RX_radio+0x100>)
 80016c4:	2200      	movs	r2, #0
 80016c6:	701a      	strb	r2, [r3, #0]
		rx_frame[1]=0x00;
 80016c8:	4b03      	ldr	r3, [pc, #12]	; (80016d8 <RX_radio+0x100>)
 80016ca:	2200      	movs	r2, #0
 80016cc:	705a      	strb	r2, [r3, #1]
		vTaskSuspend(tx_handle);
 80016ce:	e789      	b.n	80015e4 <RX_radio+0xc>
 80016d0:	200023d0 	.word	0x200023d0
 80016d4:	48001400 	.word	0x48001400
 80016d8:	20000208 	.word	0x20000208
 80016dc:	0800b4f4 	.word	0x0800b4f4
 80016e0:	0800b50c 	.word	0x0800b50c
 80016e4:	0800b528 	.word	0x0800b528

080016e8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80016e8:	b580      	push	{r7, lr}
 80016ea:	b082      	sub	sp, #8
 80016ec:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80016ee:	f000 fb8b 	bl	8001e08 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80016f2:	f000 f8ad 	bl	8001850 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80016f6:	f7ff fd6f 	bl	80011d8 <MX_GPIO_Init>
  MX_SPI1_Init();
 80016fa:	f000 f909 	bl	8001910 <MX_SPI1_Init>
  MX_ADC2_Init();
 80016fe:	f7ff fcb5 	bl	800106c <MX_ADC2_Init>
  MX_USART1_UART_Init();
 8001702:	f000 fae3 	bl	8001ccc <MX_USART1_UART_Init>
  MX_TIM6_Init();
 8001706:	f000 fa8b 	bl	8001c20 <MX_TIM6_Init>
  /* USER CODE BEGIN 2 */

  HAL_ADC_Start(&hadc2);
 800170a:	4837      	ldr	r0, [pc, #220]	; (80017e8 <main+0x100>)
 800170c:	f000 fd98 	bl	8002240 <HAL_ADC_Start>
  LoRa_init(868);
 8001710:	f44f 7059 	mov.w	r0, #868	; 0x364
 8001714:	f04f 0100 	mov.w	r1, #0
 8001718:	f7ff fb74 	bl	8000e04 <LoRa_init>
  HAL_GPIO_WritePin(BUZZER_GPIO_Port, BUZZER_Pin, GPIO_PIN_RESET);
 800171c:	2200      	movs	r2, #0
 800171e:	2101      	movs	r1, #1
 8001720:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001724:	f001 fc4c 	bl	8002fc0 <HAL_GPIO_WritePin>
  tx_frame[0] = STM32F303K8_DEVICE;
 8001728:	4b30      	ldr	r3, [pc, #192]	; (80017ec <main+0x104>)
 800172a:	2203      	movs	r2, #3
 800172c:	701a      	strb	r2, [r3, #0]

  xTaskCreate( flood_protection , "FLOOD_PROTECTION_TASK"	, 180, NULL, 1, &light_fl_handle );
 800172e:	4b30      	ldr	r3, [pc, #192]	; (80017f0 <main+0x108>)
 8001730:	9301      	str	r3, [sp, #4]
 8001732:	2301      	movs	r3, #1
 8001734:	9300      	str	r3, [sp, #0]
 8001736:	2300      	movs	r3, #0
 8001738:	22b4      	movs	r2, #180	; 0xb4
 800173a:	492e      	ldr	r1, [pc, #184]	; (80017f4 <main+0x10c>)
 800173c:	482e      	ldr	r0, [pc, #184]	; (80017f8 <main+0x110>)
 800173e:	f005 fa3b 	bl	8006bb8 <xTaskCreate>
  xTaskCreate( TX_radio			, "RADIO_TRANSMIT_TASK"		, 150, NULL, 1, &tx_handle );
 8001742:	4b2e      	ldr	r3, [pc, #184]	; (80017fc <main+0x114>)
 8001744:	9301      	str	r3, [sp, #4]
 8001746:	2301      	movs	r3, #1
 8001748:	9300      	str	r3, [sp, #0]
 800174a:	2300      	movs	r3, #0
 800174c:	2296      	movs	r2, #150	; 0x96
 800174e:	492c      	ldr	r1, [pc, #176]	; (8001800 <main+0x118>)
 8001750:	482c      	ldr	r0, [pc, #176]	; (8001804 <main+0x11c>)
 8001752:	f005 fa31 	bl	8006bb8 <xTaskCreate>
  xTaskCreate( RX_radio			, "RADIO_RECEIVE_TASK"		, 250, NULL, 1, &rx_handle );
 8001756:	4b2c      	ldr	r3, [pc, #176]	; (8001808 <main+0x120>)
 8001758:	9301      	str	r3, [sp, #4]
 800175a:	2301      	movs	r3, #1
 800175c:	9300      	str	r3, [sp, #0]
 800175e:	2300      	movs	r3, #0
 8001760:	22fa      	movs	r2, #250	; 0xfa
 8001762:	492a      	ldr	r1, [pc, #168]	; (800180c <main+0x124>)
 8001764:	482a      	ldr	r0, [pc, #168]	; (8001810 <main+0x128>)
 8001766:	f005 fa27 	bl	8006bb8 <xTaskCreate>

  xTaskCreate( alarm_clock		, "ALARM_CLOCK_TASK"		, 90, NULL, 1, &light_alarm_handle );
 800176a:	4b2a      	ldr	r3, [pc, #168]	; (8001814 <main+0x12c>)
 800176c:	9301      	str	r3, [sp, #4]
 800176e:	2301      	movs	r3, #1
 8001770:	9300      	str	r3, [sp, #0]
 8001772:	2300      	movs	r3, #0
 8001774:	225a      	movs	r2, #90	; 0x5a
 8001776:	4928      	ldr	r1, [pc, #160]	; (8001818 <main+0x130>)
 8001778:	4828      	ldr	r0, [pc, #160]	; (800181c <main+0x134>)
 800177a:	f005 fa1d 	bl	8006bb8 <xTaskCreate>
  xTaskCreate( ceiling_fan		, "CEILING_FAN_TASK" 		, 70, NULL, 1, &fan_handle );
 800177e:	4b28      	ldr	r3, [pc, #160]	; (8001820 <main+0x138>)
 8001780:	9301      	str	r3, [sp, #4]
 8001782:	2301      	movs	r3, #1
 8001784:	9300      	str	r3, [sp, #0]
 8001786:	2300      	movs	r3, #0
 8001788:	2246      	movs	r2, #70	; 0x46
 800178a:	4926      	ldr	r1, [pc, #152]	; (8001824 <main+0x13c>)
 800178c:	4826      	ldr	r0, [pc, #152]	; (8001828 <main+0x140>)
 800178e:	f005 fa13 	bl	8006bb8 <xTaskCreate>

  xTaskCreate( light_livingroom	, "LIGHT_LIVINGROOM_TASK"	, 70, NULL, 1, &light_liv_handle );
 8001792:	4b26      	ldr	r3, [pc, #152]	; (800182c <main+0x144>)
 8001794:	9301      	str	r3, [sp, #4]
 8001796:	2301      	movs	r3, #1
 8001798:	9300      	str	r3, [sp, #0]
 800179a:	2300      	movs	r3, #0
 800179c:	2246      	movs	r2, #70	; 0x46
 800179e:	4924      	ldr	r1, [pc, #144]	; (8001830 <main+0x148>)
 80017a0:	4824      	ldr	r0, [pc, #144]	; (8001834 <main+0x14c>)
 80017a2:	f005 fa09 	bl	8006bb8 <xTaskCreate>
  xTaskCreate( light_bathroom	, "LIGHT_BATHROOM_TASK"		, 70, NULL, 1, &light_bath_handle );
 80017a6:	4b24      	ldr	r3, [pc, #144]	; (8001838 <main+0x150>)
 80017a8:	9301      	str	r3, [sp, #4]
 80017aa:	2301      	movs	r3, #1
 80017ac:	9300      	str	r3, [sp, #0]
 80017ae:	2300      	movs	r3, #0
 80017b0:	2246      	movs	r2, #70	; 0x46
 80017b2:	4922      	ldr	r1, [pc, #136]	; (800183c <main+0x154>)
 80017b4:	4822      	ldr	r0, [pc, #136]	; (8001840 <main+0x158>)
 80017b6:	f005 f9ff 	bl	8006bb8 <xTaskCreate>
  xTaskCreate( light_bedroom	, "LIGHT_BEDROOM_TASK"		, 70, NULL, 1, &light_bed_handle );
 80017ba:	4b22      	ldr	r3, [pc, #136]	; (8001844 <main+0x15c>)
 80017bc:	9301      	str	r3, [sp, #4]
 80017be:	2301      	movs	r3, #1
 80017c0:	9300      	str	r3, [sp, #0]
 80017c2:	2300      	movs	r3, #0
 80017c4:	2246      	movs	r2, #70	; 0x46
 80017c6:	4920      	ldr	r1, [pc, #128]	; (8001848 <main+0x160>)
 80017c8:	4820      	ldr	r0, [pc, #128]	; (800184c <main+0x164>)
 80017ca:	f005 f9f5 	bl	8006bb8 <xTaskCreate>



  vTaskStartScheduler();
 80017ce:	f005 fc73 	bl	80070b8 <vTaskStartScheduler>

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();  /* Call init function for freertos objects (in freertos.c) */
 80017d2:	f004 fa87 	bl	8005ce4 <osKernelInitialize>
  MX_FREERTOS_Init();
 80017d6:	f7ff fce5 	bl	80011a4 <MX_FREERTOS_Init>
  /* Start scheduler */
  osKernelStart();
 80017da:	f004 fab7 	bl	8005d4c <osKernelStart>



  while (1)
  {
	vTaskDelay( 2 / portTICK_PERIOD_MS);
 80017de:	2002      	movs	r0, #2
 80017e0:	f005 fb26 	bl	8006e30 <vTaskDelay>
 80017e4:	e7fb      	b.n	80017de <main+0xf6>
 80017e6:	bf00      	nop
 80017e8:	20002378 	.word	0x20002378
 80017ec:	20000004 	.word	0x20000004
 80017f0:	200023ec 	.word	0x200023ec
 80017f4:	0800b53c 	.word	0x0800b53c
 80017f8:	08001465 	.word	0x08001465
 80017fc:	200023d0 	.word	0x200023d0
 8001800:	0800b554 	.word	0x0800b554
 8001804:	08001581 	.word	0x08001581
 8001808:	200023dc 	.word	0x200023dc
 800180c:	0800b568 	.word	0x0800b568
 8001810:	080015d9 	.word	0x080015d9
 8001814:	200023e8 	.word	0x200023e8
 8001818:	0800b57c 	.word	0x0800b57c
 800181c:	080014dd 	.word	0x080014dd
 8001820:	200023d4 	.word	0x200023d4
 8001824:	0800b590 	.word	0x0800b590
 8001828:	0800140d 	.word	0x0800140d
 800182c:	200023cc 	.word	0x200023cc
 8001830:	0800b5a4 	.word	0x0800b5a4
 8001834:	080012d5 	.word	0x080012d5
 8001838:	200023e4 	.word	0x200023e4
 800183c:	0800b5bc 	.word	0x0800b5bc
 8001840:	0800133d 	.word	0x0800133d
 8001844:	200023e0 	.word	0x200023e0
 8001848:	0800b5d0 	.word	0x0800b5d0
 800184c:	080013a5 	.word	0x080013a5

08001850 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001850:	b580      	push	{r7, lr}
 8001852:	b096      	sub	sp, #88	; 0x58
 8001854:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001856:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800185a:	2228      	movs	r2, #40	; 0x28
 800185c:	2100      	movs	r1, #0
 800185e:	4618      	mov	r0, r3
 8001860:	f007 f8cc 	bl	80089fc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001864:	f107 031c 	add.w	r3, r7, #28
 8001868:	2200      	movs	r2, #0
 800186a:	601a      	str	r2, [r3, #0]
 800186c:	605a      	str	r2, [r3, #4]
 800186e:	609a      	str	r2, [r3, #8]
 8001870:	60da      	str	r2, [r3, #12]
 8001872:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001874:	1d3b      	adds	r3, r7, #4
 8001876:	2200      	movs	r2, #0
 8001878:	601a      	str	r2, [r3, #0]
 800187a:	605a      	str	r2, [r3, #4]
 800187c:	609a      	str	r2, [r3, #8]
 800187e:	60da      	str	r2, [r3, #12]
 8001880:	611a      	str	r2, [r3, #16]
 8001882:	615a      	str	r2, [r3, #20]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001884:	2302      	movs	r3, #2
 8001886:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001888:	2301      	movs	r3, #1
 800188a:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800188c:	2310      	movs	r3, #16
 800188e:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001890:	2302      	movs	r3, #2
 8001892:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001894:	2300      	movs	r3, #0
 8001896:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL4;
 8001898:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 800189c:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800189e:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80018a2:	4618      	mov	r0, r3
 80018a4:	f001 fba4 	bl	8002ff0 <HAL_RCC_OscConfig>
 80018a8:	4603      	mov	r3, r0
 80018aa:	2b00      	cmp	r3, #0
 80018ac:	d001      	beq.n	80018b2 <SystemClock_Config+0x62>
  {
    Error_Handler();
 80018ae:	f000 f829 	bl	8001904 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80018b2:	230f      	movs	r3, #15
 80018b4:	61fb      	str	r3, [r7, #28]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80018b6:	2302      	movs	r3, #2
 80018b8:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80018ba:	2300      	movs	r3, #0
 80018bc:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80018be:	2300      	movs	r3, #0
 80018c0:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80018c2:	2300      	movs	r3, #0
 80018c4:	62fb      	str	r3, [r7, #44]	; 0x2c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80018c6:	f107 031c 	add.w	r3, r7, #28
 80018ca:	2100      	movs	r1, #0
 80018cc:	4618      	mov	r0, r3
 80018ce:	f002 fa97 	bl	8003e00 <HAL_RCC_ClockConfig>
 80018d2:	4603      	mov	r3, r0
 80018d4:	2b00      	cmp	r3, #0
 80018d6:	d001      	beq.n	80018dc <SystemClock_Config+0x8c>
  {
    Error_Handler();
 80018d8:	f000 f814 	bl	8001904 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1|RCC_PERIPHCLK_ADC12;
 80018dc:	2381      	movs	r3, #129	; 0x81
 80018de:	607b      	str	r3, [r7, #4]
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK1;
 80018e0:	2300      	movs	r3, #0
 80018e2:	60fb      	str	r3, [r7, #12]
  PeriphClkInit.Adc12ClockSelection = RCC_ADC12PLLCLK_DIV1;
 80018e4:	f44f 7380 	mov.w	r3, #256	; 0x100
 80018e8:	617b      	str	r3, [r7, #20]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80018ea:	1d3b      	adds	r3, r7, #4
 80018ec:	4618      	mov	r0, r3
 80018ee:	f002 fcbd 	bl	800426c <HAL_RCCEx_PeriphCLKConfig>
 80018f2:	4603      	mov	r3, r0
 80018f4:	2b00      	cmp	r3, #0
 80018f6:	d001      	beq.n	80018fc <SystemClock_Config+0xac>
  {
    Error_Handler();
 80018f8:	f000 f804 	bl	8001904 <Error_Handler>
  }
}
 80018fc:	bf00      	nop
 80018fe:	3758      	adds	r7, #88	; 0x58
 8001900:	46bd      	mov	sp, r7
 8001902:	bd80      	pop	{r7, pc}

08001904 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001904:	b480      	push	{r7}
 8001906:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001908:	b672      	cpsid	i
}
 800190a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800190c:	e7fe      	b.n	800190c <Error_Handler+0x8>
	...

08001910 <MX_SPI1_Init>:

SPI_HandleTypeDef hspi1;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8001910:	b580      	push	{r7, lr}
 8001912:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 8001914:	4b1b      	ldr	r3, [pc, #108]	; (8001984 <MX_SPI1_Init+0x74>)
 8001916:	4a1c      	ldr	r2, [pc, #112]	; (8001988 <MX_SPI1_Init+0x78>)
 8001918:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800191a:	4b1a      	ldr	r3, [pc, #104]	; (8001984 <MX_SPI1_Init+0x74>)
 800191c:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001920:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8001922:	4b18      	ldr	r3, [pc, #96]	; (8001984 <MX_SPI1_Init+0x74>)
 8001924:	2200      	movs	r2, #0
 8001926:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8001928:	4b16      	ldr	r3, [pc, #88]	; (8001984 <MX_SPI1_Init+0x74>)
 800192a:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 800192e:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001930:	4b14      	ldr	r3, [pc, #80]	; (8001984 <MX_SPI1_Init+0x74>)
 8001932:	2200      	movs	r2, #0
 8001934:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001936:	4b13      	ldr	r3, [pc, #76]	; (8001984 <MX_SPI1_Init+0x74>)
 8001938:	2200      	movs	r2, #0
 800193a:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 800193c:	4b11      	ldr	r3, [pc, #68]	; (8001984 <MX_SPI1_Init+0x74>)
 800193e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001942:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 8001944:	4b0f      	ldr	r3, [pc, #60]	; (8001984 <MX_SPI1_Init+0x74>)
 8001946:	2218      	movs	r2, #24
 8001948:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800194a:	4b0e      	ldr	r3, [pc, #56]	; (8001984 <MX_SPI1_Init+0x74>)
 800194c:	2200      	movs	r2, #0
 800194e:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001950:	4b0c      	ldr	r3, [pc, #48]	; (8001984 <MX_SPI1_Init+0x74>)
 8001952:	2200      	movs	r2, #0
 8001954:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001956:	4b0b      	ldr	r3, [pc, #44]	; (8001984 <MX_SPI1_Init+0x74>)
 8001958:	2200      	movs	r2, #0
 800195a:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 800195c:	4b09      	ldr	r3, [pc, #36]	; (8001984 <MX_SPI1_Init+0x74>)
 800195e:	2207      	movs	r2, #7
 8001960:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8001962:	4b08      	ldr	r3, [pc, #32]	; (8001984 <MX_SPI1_Init+0x74>)
 8001964:	2200      	movs	r2, #0
 8001966:	631a      	str	r2, [r3, #48]	; 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8001968:	4b06      	ldr	r3, [pc, #24]	; (8001984 <MX_SPI1_Init+0x74>)
 800196a:	2208      	movs	r2, #8
 800196c:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 800196e:	4805      	ldr	r0, [pc, #20]	; (8001984 <MX_SPI1_Init+0x74>)
 8001970:	f002 fda2 	bl	80044b8 <HAL_SPI_Init>
 8001974:	4603      	mov	r3, r0
 8001976:	2b00      	cmp	r3, #0
 8001978:	d001      	beq.n	800197e <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 800197a:	f7ff ffc3 	bl	8001904 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 800197e:	bf00      	nop
 8001980:	bd80      	pop	{r7, pc}
 8001982:	bf00      	nop
 8001984:	200023f0 	.word	0x200023f0
 8001988:	40013000 	.word	0x40013000

0800198c <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 800198c:	b580      	push	{r7, lr}
 800198e:	b08a      	sub	sp, #40	; 0x28
 8001990:	af00      	add	r7, sp, #0
 8001992:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001994:	f107 0314 	add.w	r3, r7, #20
 8001998:	2200      	movs	r2, #0
 800199a:	601a      	str	r2, [r3, #0]
 800199c:	605a      	str	r2, [r3, #4]
 800199e:	609a      	str	r2, [r3, #8]
 80019a0:	60da      	str	r2, [r3, #12]
 80019a2:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 80019a4:	687b      	ldr	r3, [r7, #4]
 80019a6:	681b      	ldr	r3, [r3, #0]
 80019a8:	4a17      	ldr	r2, [pc, #92]	; (8001a08 <HAL_SPI_MspInit+0x7c>)
 80019aa:	4293      	cmp	r3, r2
 80019ac:	d127      	bne.n	80019fe <HAL_SPI_MspInit+0x72>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80019ae:	4b17      	ldr	r3, [pc, #92]	; (8001a0c <HAL_SPI_MspInit+0x80>)
 80019b0:	699b      	ldr	r3, [r3, #24]
 80019b2:	4a16      	ldr	r2, [pc, #88]	; (8001a0c <HAL_SPI_MspInit+0x80>)
 80019b4:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80019b8:	6193      	str	r3, [r2, #24]
 80019ba:	4b14      	ldr	r3, [pc, #80]	; (8001a0c <HAL_SPI_MspInit+0x80>)
 80019bc:	699b      	ldr	r3, [r3, #24]
 80019be:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80019c2:	613b      	str	r3, [r7, #16]
 80019c4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80019c6:	4b11      	ldr	r3, [pc, #68]	; (8001a0c <HAL_SPI_MspInit+0x80>)
 80019c8:	695b      	ldr	r3, [r3, #20]
 80019ca:	4a10      	ldr	r2, [pc, #64]	; (8001a0c <HAL_SPI_MspInit+0x80>)
 80019cc:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80019d0:	6153      	str	r3, [r2, #20]
 80019d2:	4b0e      	ldr	r3, [pc, #56]	; (8001a0c <HAL_SPI_MspInit+0x80>)
 80019d4:	695b      	ldr	r3, [r3, #20]
 80019d6:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80019da:	60fb      	str	r3, [r7, #12]
 80019dc:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PB3     ------> SPI1_SCK
    PB4     ------> SPI1_MISO
    PB5     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5;
 80019de:	2338      	movs	r3, #56	; 0x38
 80019e0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80019e2:	2302      	movs	r3, #2
 80019e4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019e6:	2300      	movs	r3, #0
 80019e8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80019ea:	2303      	movs	r3, #3
 80019ec:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80019ee:	2305      	movs	r3, #5
 80019f0:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80019f2:	f107 0314 	add.w	r3, r7, #20
 80019f6:	4619      	mov	r1, r3
 80019f8:	4805      	ldr	r0, [pc, #20]	; (8001a10 <HAL_SPI_MspInit+0x84>)
 80019fa:	f001 f957 	bl	8002cac <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 80019fe:	bf00      	nop
 8001a00:	3728      	adds	r7, #40	; 0x28
 8001a02:	46bd      	mov	sp, r7
 8001a04:	bd80      	pop	{r7, pc}
 8001a06:	bf00      	nop
 8001a08:	40013000 	.word	0x40013000
 8001a0c:	40021000 	.word	0x40021000
 8001a10:	48000400 	.word	0x48000400

08001a14 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001a14:	b580      	push	{r7, lr}
 8001a16:	b082      	sub	sp, #8
 8001a18:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001a1a:	4b11      	ldr	r3, [pc, #68]	; (8001a60 <HAL_MspInit+0x4c>)
 8001a1c:	699b      	ldr	r3, [r3, #24]
 8001a1e:	4a10      	ldr	r2, [pc, #64]	; (8001a60 <HAL_MspInit+0x4c>)
 8001a20:	f043 0301 	orr.w	r3, r3, #1
 8001a24:	6193      	str	r3, [r2, #24]
 8001a26:	4b0e      	ldr	r3, [pc, #56]	; (8001a60 <HAL_MspInit+0x4c>)
 8001a28:	699b      	ldr	r3, [r3, #24]
 8001a2a:	f003 0301 	and.w	r3, r3, #1
 8001a2e:	607b      	str	r3, [r7, #4]
 8001a30:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001a32:	4b0b      	ldr	r3, [pc, #44]	; (8001a60 <HAL_MspInit+0x4c>)
 8001a34:	69db      	ldr	r3, [r3, #28]
 8001a36:	4a0a      	ldr	r2, [pc, #40]	; (8001a60 <HAL_MspInit+0x4c>)
 8001a38:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001a3c:	61d3      	str	r3, [r2, #28]
 8001a3e:	4b08      	ldr	r3, [pc, #32]	; (8001a60 <HAL_MspInit+0x4c>)
 8001a40:	69db      	ldr	r3, [r3, #28]
 8001a42:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001a46:	603b      	str	r3, [r7, #0]
 8001a48:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8001a4a:	2200      	movs	r2, #0
 8001a4c:	210f      	movs	r1, #15
 8001a4e:	f06f 0001 	mvn.w	r0, #1
 8001a52:	f001 f902 	bl	8002c5a <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001a56:	bf00      	nop
 8001a58:	3708      	adds	r7, #8
 8001a5a:	46bd      	mov	sp, r7
 8001a5c:	bd80      	pop	{r7, pc}
 8001a5e:	bf00      	nop
 8001a60:	40021000 	.word	0x40021000

08001a64 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001a64:	b480      	push	{r7}
 8001a66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001a68:	e7fe      	b.n	8001a68 <NMI_Handler+0x4>

08001a6a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001a6a:	b480      	push	{r7}
 8001a6c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001a6e:	e7fe      	b.n	8001a6e <HardFault_Handler+0x4>

08001a70 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001a70:	b480      	push	{r7}
 8001a72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001a74:	e7fe      	b.n	8001a74 <MemManage_Handler+0x4>

08001a76 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001a76:	b480      	push	{r7}
 8001a78:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001a7a:	e7fe      	b.n	8001a7a <BusFault_Handler+0x4>

08001a7c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001a7c:	b480      	push	{r7}
 8001a7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001a80:	e7fe      	b.n	8001a80 <UsageFault_Handler+0x4>

08001a82 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001a82:	b480      	push	{r7}
 8001a84:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001a86:	bf00      	nop
 8001a88:	46bd      	mov	sp, r7
 8001a8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a8e:	4770      	bx	lr

08001a90 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001a90:	b580      	push	{r7, lr}
 8001a92:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001a94:	f000 f9fe 	bl	8001e94 <HAL_IncTick>
#if (INCLUDE_xTaskGetSchedulerState == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 8001a98:	f005 ff60 	bl	800795c <xTaskGetSchedulerState>
 8001a9c:	4603      	mov	r3, r0
 8001a9e:	2b01      	cmp	r3, #1
 8001aa0:	d001      	beq.n	8001aa6 <SysTick_Handler+0x16>
  {
#endif /* INCLUDE_xTaskGetSchedulerState */
  xPortSysTickHandler();
 8001aa2:	f006 fd09 	bl	80084b8 <xPortSysTickHandler>
  }
#endif /* INCLUDE_xTaskGetSchedulerState */
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001aa6:	bf00      	nop
 8001aa8:	bd80      	pop	{r7, pc}

08001aaa <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001aaa:	b480      	push	{r7}
 8001aac:	af00      	add	r7, sp, #0
	return 1;
 8001aae:	2301      	movs	r3, #1
}
 8001ab0:	4618      	mov	r0, r3
 8001ab2:	46bd      	mov	sp, r7
 8001ab4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ab8:	4770      	bx	lr

08001aba <_kill>:

int _kill(int pid, int sig)
{
 8001aba:	b580      	push	{r7, lr}
 8001abc:	b082      	sub	sp, #8
 8001abe:	af00      	add	r7, sp, #0
 8001ac0:	6078      	str	r0, [r7, #4]
 8001ac2:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8001ac4:	f006 ff62 	bl	800898c <__errno>
 8001ac8:	4603      	mov	r3, r0
 8001aca:	2216      	movs	r2, #22
 8001acc:	601a      	str	r2, [r3, #0]
	return -1;
 8001ace:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001ad2:	4618      	mov	r0, r3
 8001ad4:	3708      	adds	r7, #8
 8001ad6:	46bd      	mov	sp, r7
 8001ad8:	bd80      	pop	{r7, pc}

08001ada <_exit>:

void _exit (int status)
{
 8001ada:	b580      	push	{r7, lr}
 8001adc:	b082      	sub	sp, #8
 8001ade:	af00      	add	r7, sp, #0
 8001ae0:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8001ae2:	f04f 31ff 	mov.w	r1, #4294967295
 8001ae6:	6878      	ldr	r0, [r7, #4]
 8001ae8:	f7ff ffe7 	bl	8001aba <_kill>
	while (1) {}		/* Make sure we hang here */
 8001aec:	e7fe      	b.n	8001aec <_exit+0x12>

08001aee <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001aee:	b580      	push	{r7, lr}
 8001af0:	b086      	sub	sp, #24
 8001af2:	af00      	add	r7, sp, #0
 8001af4:	60f8      	str	r0, [r7, #12]
 8001af6:	60b9      	str	r1, [r7, #8]
 8001af8:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001afa:	2300      	movs	r3, #0
 8001afc:	617b      	str	r3, [r7, #20]
 8001afe:	e00a      	b.n	8001b16 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8001b00:	f3af 8000 	nop.w
 8001b04:	4601      	mov	r1, r0
 8001b06:	68bb      	ldr	r3, [r7, #8]
 8001b08:	1c5a      	adds	r2, r3, #1
 8001b0a:	60ba      	str	r2, [r7, #8]
 8001b0c:	b2ca      	uxtb	r2, r1
 8001b0e:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001b10:	697b      	ldr	r3, [r7, #20]
 8001b12:	3301      	adds	r3, #1
 8001b14:	617b      	str	r3, [r7, #20]
 8001b16:	697a      	ldr	r2, [r7, #20]
 8001b18:	687b      	ldr	r3, [r7, #4]
 8001b1a:	429a      	cmp	r2, r3
 8001b1c:	dbf0      	blt.n	8001b00 <_read+0x12>
	}

return len;
 8001b1e:	687b      	ldr	r3, [r7, #4]
}
 8001b20:	4618      	mov	r0, r3
 8001b22:	3718      	adds	r7, #24
 8001b24:	46bd      	mov	sp, r7
 8001b26:	bd80      	pop	{r7, pc}

08001b28 <_close>:
	}
	return len;
}

int _close(int file)
{
 8001b28:	b480      	push	{r7}
 8001b2a:	b083      	sub	sp, #12
 8001b2c:	af00      	add	r7, sp, #0
 8001b2e:	6078      	str	r0, [r7, #4]
	return -1;
 8001b30:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001b34:	4618      	mov	r0, r3
 8001b36:	370c      	adds	r7, #12
 8001b38:	46bd      	mov	sp, r7
 8001b3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b3e:	4770      	bx	lr

08001b40 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001b40:	b480      	push	{r7}
 8001b42:	b083      	sub	sp, #12
 8001b44:	af00      	add	r7, sp, #0
 8001b46:	6078      	str	r0, [r7, #4]
 8001b48:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8001b4a:	683b      	ldr	r3, [r7, #0]
 8001b4c:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001b50:	605a      	str	r2, [r3, #4]
	return 0;
 8001b52:	2300      	movs	r3, #0
}
 8001b54:	4618      	mov	r0, r3
 8001b56:	370c      	adds	r7, #12
 8001b58:	46bd      	mov	sp, r7
 8001b5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b5e:	4770      	bx	lr

08001b60 <_isatty>:

int _isatty(int file)
{
 8001b60:	b480      	push	{r7}
 8001b62:	b083      	sub	sp, #12
 8001b64:	af00      	add	r7, sp, #0
 8001b66:	6078      	str	r0, [r7, #4]
	return 1;
 8001b68:	2301      	movs	r3, #1
}
 8001b6a:	4618      	mov	r0, r3
 8001b6c:	370c      	adds	r7, #12
 8001b6e:	46bd      	mov	sp, r7
 8001b70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b74:	4770      	bx	lr

08001b76 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001b76:	b480      	push	{r7}
 8001b78:	b085      	sub	sp, #20
 8001b7a:	af00      	add	r7, sp, #0
 8001b7c:	60f8      	str	r0, [r7, #12]
 8001b7e:	60b9      	str	r1, [r7, #8]
 8001b80:	607a      	str	r2, [r7, #4]
	return 0;
 8001b82:	2300      	movs	r3, #0
}
 8001b84:	4618      	mov	r0, r3
 8001b86:	3714      	adds	r7, #20
 8001b88:	46bd      	mov	sp, r7
 8001b8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b8e:	4770      	bx	lr

08001b90 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001b90:	b580      	push	{r7, lr}
 8001b92:	b086      	sub	sp, #24
 8001b94:	af00      	add	r7, sp, #0
 8001b96:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001b98:	4a14      	ldr	r2, [pc, #80]	; (8001bec <_sbrk+0x5c>)
 8001b9a:	4b15      	ldr	r3, [pc, #84]	; (8001bf0 <_sbrk+0x60>)
 8001b9c:	1ad3      	subs	r3, r2, r3
 8001b9e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001ba0:	697b      	ldr	r3, [r7, #20]
 8001ba2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001ba4:	4b13      	ldr	r3, [pc, #76]	; (8001bf4 <_sbrk+0x64>)
 8001ba6:	681b      	ldr	r3, [r3, #0]
 8001ba8:	2b00      	cmp	r3, #0
 8001baa:	d102      	bne.n	8001bb2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001bac:	4b11      	ldr	r3, [pc, #68]	; (8001bf4 <_sbrk+0x64>)
 8001bae:	4a12      	ldr	r2, [pc, #72]	; (8001bf8 <_sbrk+0x68>)
 8001bb0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001bb2:	4b10      	ldr	r3, [pc, #64]	; (8001bf4 <_sbrk+0x64>)
 8001bb4:	681a      	ldr	r2, [r3, #0]
 8001bb6:	687b      	ldr	r3, [r7, #4]
 8001bb8:	4413      	add	r3, r2
 8001bba:	693a      	ldr	r2, [r7, #16]
 8001bbc:	429a      	cmp	r2, r3
 8001bbe:	d207      	bcs.n	8001bd0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001bc0:	f006 fee4 	bl	800898c <__errno>
 8001bc4:	4603      	mov	r3, r0
 8001bc6:	220c      	movs	r2, #12
 8001bc8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001bca:	f04f 33ff 	mov.w	r3, #4294967295
 8001bce:	e009      	b.n	8001be4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001bd0:	4b08      	ldr	r3, [pc, #32]	; (8001bf4 <_sbrk+0x64>)
 8001bd2:	681b      	ldr	r3, [r3, #0]
 8001bd4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001bd6:	4b07      	ldr	r3, [pc, #28]	; (8001bf4 <_sbrk+0x64>)
 8001bd8:	681a      	ldr	r2, [r3, #0]
 8001bda:	687b      	ldr	r3, [r7, #4]
 8001bdc:	4413      	add	r3, r2
 8001bde:	4a05      	ldr	r2, [pc, #20]	; (8001bf4 <_sbrk+0x64>)
 8001be0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001be2:	68fb      	ldr	r3, [r7, #12]
}
 8001be4:	4618      	mov	r0, r3
 8001be6:	3718      	adds	r7, #24
 8001be8:	46bd      	mov	sp, r7
 8001bea:	bd80      	pop	{r7, pc}
 8001bec:	20003000 	.word	0x20003000
 8001bf0:	00000400 	.word	0x00000400
 8001bf4:	20000214 	.word	0x20000214
 8001bf8:	20002578 	.word	0x20002578

08001bfc <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001bfc:	b480      	push	{r7}
 8001bfe:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001c00:	4b06      	ldr	r3, [pc, #24]	; (8001c1c <SystemInit+0x20>)
 8001c02:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001c06:	4a05      	ldr	r2, [pc, #20]	; (8001c1c <SystemInit+0x20>)
 8001c08:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001c0c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001c10:	bf00      	nop
 8001c12:	46bd      	mov	sp, r7
 8001c14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c18:	4770      	bx	lr
 8001c1a:	bf00      	nop
 8001c1c:	e000ed00 	.word	0xe000ed00

08001c20 <MX_TIM6_Init>:

TIM_HandleTypeDef htim6;

/* TIM6 init function */
void MX_TIM6_Init(void)
{
 8001c20:	b580      	push	{r7, lr}
 8001c22:	b084      	sub	sp, #16
 8001c24:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001c26:	1d3b      	adds	r3, r7, #4
 8001c28:	2200      	movs	r2, #0
 8001c2a:	601a      	str	r2, [r3, #0]
 8001c2c:	605a      	str	r2, [r3, #4]
 8001c2e:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 8001c30:	4b14      	ldr	r3, [pc, #80]	; (8001c84 <MX_TIM6_Init+0x64>)
 8001c32:	4a15      	ldr	r2, [pc, #84]	; (8001c88 <MX_TIM6_Init+0x68>)
 8001c34:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 0;
 8001c36:	4b13      	ldr	r3, [pc, #76]	; (8001c84 <MX_TIM6_Init+0x64>)
 8001c38:	2200      	movs	r2, #0
 8001c3a:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001c3c:	4b11      	ldr	r3, [pc, #68]	; (8001c84 <MX_TIM6_Init+0x64>)
 8001c3e:	2200      	movs	r2, #0
 8001c40:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 65535;
 8001c42:	4b10      	ldr	r3, [pc, #64]	; (8001c84 <MX_TIM6_Init+0x64>)
 8001c44:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001c48:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001c4a:	4b0e      	ldr	r3, [pc, #56]	; (8001c84 <MX_TIM6_Init+0x64>)
 8001c4c:	2200      	movs	r2, #0
 8001c4e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8001c50:	480c      	ldr	r0, [pc, #48]	; (8001c84 <MX_TIM6_Init+0x64>)
 8001c52:	f003 fb41 	bl	80052d8 <HAL_TIM_Base_Init>
 8001c56:	4603      	mov	r3, r0
 8001c58:	2b00      	cmp	r3, #0
 8001c5a:	d001      	beq.n	8001c60 <MX_TIM6_Init+0x40>
  {
    Error_Handler();
 8001c5c:	f7ff fe52 	bl	8001904 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001c60:	2300      	movs	r3, #0
 8001c62:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001c64:	2300      	movs	r3, #0
 8001c66:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8001c68:	1d3b      	adds	r3, r7, #4
 8001c6a:	4619      	mov	r1, r3
 8001c6c:	4805      	ldr	r0, [pc, #20]	; (8001c84 <MX_TIM6_Init+0x64>)
 8001c6e:	f003 fc03 	bl	8005478 <HAL_TIMEx_MasterConfigSynchronization>
 8001c72:	4603      	mov	r3, r0
 8001c74:	2b00      	cmp	r3, #0
 8001c76:	d001      	beq.n	8001c7c <MX_TIM6_Init+0x5c>
  {
    Error_Handler();
 8001c78:	f7ff fe44 	bl	8001904 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 8001c7c:	bf00      	nop
 8001c7e:	3710      	adds	r7, #16
 8001c80:	46bd      	mov	sp, r7
 8001c82:	bd80      	pop	{r7, pc}
 8001c84:	20002454 	.word	0x20002454
 8001c88:	40001000 	.word	0x40001000

08001c8c <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8001c8c:	b480      	push	{r7}
 8001c8e:	b085      	sub	sp, #20
 8001c90:	af00      	add	r7, sp, #0
 8001c92:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM6)
 8001c94:	687b      	ldr	r3, [r7, #4]
 8001c96:	681b      	ldr	r3, [r3, #0]
 8001c98:	4a0a      	ldr	r2, [pc, #40]	; (8001cc4 <HAL_TIM_Base_MspInit+0x38>)
 8001c9a:	4293      	cmp	r3, r2
 8001c9c:	d10b      	bne.n	8001cb6 <HAL_TIM_Base_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM6_MspInit 0 */

  /* USER CODE END TIM6_MspInit 0 */
    /* TIM6 clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 8001c9e:	4b0a      	ldr	r3, [pc, #40]	; (8001cc8 <HAL_TIM_Base_MspInit+0x3c>)
 8001ca0:	69db      	ldr	r3, [r3, #28]
 8001ca2:	4a09      	ldr	r2, [pc, #36]	; (8001cc8 <HAL_TIM_Base_MspInit+0x3c>)
 8001ca4:	f043 0310 	orr.w	r3, r3, #16
 8001ca8:	61d3      	str	r3, [r2, #28]
 8001caa:	4b07      	ldr	r3, [pc, #28]	; (8001cc8 <HAL_TIM_Base_MspInit+0x3c>)
 8001cac:	69db      	ldr	r3, [r3, #28]
 8001cae:	f003 0310 	and.w	r3, r3, #16
 8001cb2:	60fb      	str	r3, [r7, #12]
 8001cb4:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM6_MspInit 1 */

  /* USER CODE END TIM6_MspInit 1 */
  }
}
 8001cb6:	bf00      	nop
 8001cb8:	3714      	adds	r7, #20
 8001cba:	46bd      	mov	sp, r7
 8001cbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cc0:	4770      	bx	lr
 8001cc2:	bf00      	nop
 8001cc4:	40001000 	.word	0x40001000
 8001cc8:	40021000 	.word	0x40021000

08001ccc <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8001ccc:	b580      	push	{r7, lr}
 8001cce:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001cd0:	4b14      	ldr	r3, [pc, #80]	; (8001d24 <MX_USART1_UART_Init+0x58>)
 8001cd2:	4a15      	ldr	r2, [pc, #84]	; (8001d28 <MX_USART1_UART_Init+0x5c>)
 8001cd4:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 38400;
 8001cd6:	4b13      	ldr	r3, [pc, #76]	; (8001d24 <MX_USART1_UART_Init+0x58>)
 8001cd8:	f44f 4216 	mov.w	r2, #38400	; 0x9600
 8001cdc:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001cde:	4b11      	ldr	r3, [pc, #68]	; (8001d24 <MX_USART1_UART_Init+0x58>)
 8001ce0:	2200      	movs	r2, #0
 8001ce2:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001ce4:	4b0f      	ldr	r3, [pc, #60]	; (8001d24 <MX_USART1_UART_Init+0x58>)
 8001ce6:	2200      	movs	r2, #0
 8001ce8:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001cea:	4b0e      	ldr	r3, [pc, #56]	; (8001d24 <MX_USART1_UART_Init+0x58>)
 8001cec:	2200      	movs	r2, #0
 8001cee:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001cf0:	4b0c      	ldr	r3, [pc, #48]	; (8001d24 <MX_USART1_UART_Init+0x58>)
 8001cf2:	220c      	movs	r2, #12
 8001cf4:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001cf6:	4b0b      	ldr	r3, [pc, #44]	; (8001d24 <MX_USART1_UART_Init+0x58>)
 8001cf8:	2200      	movs	r2, #0
 8001cfa:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001cfc:	4b09      	ldr	r3, [pc, #36]	; (8001d24 <MX_USART1_UART_Init+0x58>)
 8001cfe:	2200      	movs	r2, #0
 8001d00:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001d02:	4b08      	ldr	r3, [pc, #32]	; (8001d24 <MX_USART1_UART_Init+0x58>)
 8001d04:	2200      	movs	r2, #0
 8001d06:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001d08:	4b06      	ldr	r3, [pc, #24]	; (8001d24 <MX_USART1_UART_Init+0x58>)
 8001d0a:	2200      	movs	r2, #0
 8001d0c:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001d0e:	4805      	ldr	r0, [pc, #20]	; (8001d24 <MX_USART1_UART_Init+0x58>)
 8001d10:	f003 fc20 	bl	8005554 <HAL_UART_Init>
 8001d14:	4603      	mov	r3, r0
 8001d16:	2b00      	cmp	r3, #0
 8001d18:	d001      	beq.n	8001d1e <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 8001d1a:	f7ff fdf3 	bl	8001904 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001d1e:	bf00      	nop
 8001d20:	bd80      	pop	{r7, pc}
 8001d22:	bf00      	nop
 8001d24:	200024a0 	.word	0x200024a0
 8001d28:	40013800 	.word	0x40013800

08001d2c <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001d2c:	b580      	push	{r7, lr}
 8001d2e:	b08a      	sub	sp, #40	; 0x28
 8001d30:	af00      	add	r7, sp, #0
 8001d32:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d34:	f107 0314 	add.w	r3, r7, #20
 8001d38:	2200      	movs	r2, #0
 8001d3a:	601a      	str	r2, [r3, #0]
 8001d3c:	605a      	str	r2, [r3, #4]
 8001d3e:	609a      	str	r2, [r3, #8]
 8001d40:	60da      	str	r2, [r3, #12]
 8001d42:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART1)
 8001d44:	687b      	ldr	r3, [r7, #4]
 8001d46:	681b      	ldr	r3, [r3, #0]
 8001d48:	4a18      	ldr	r2, [pc, #96]	; (8001dac <HAL_UART_MspInit+0x80>)
 8001d4a:	4293      	cmp	r3, r2
 8001d4c:	d129      	bne.n	8001da2 <HAL_UART_MspInit+0x76>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001d4e:	4b18      	ldr	r3, [pc, #96]	; (8001db0 <HAL_UART_MspInit+0x84>)
 8001d50:	699b      	ldr	r3, [r3, #24]
 8001d52:	4a17      	ldr	r2, [pc, #92]	; (8001db0 <HAL_UART_MspInit+0x84>)
 8001d54:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001d58:	6193      	str	r3, [r2, #24]
 8001d5a:	4b15      	ldr	r3, [pc, #84]	; (8001db0 <HAL_UART_MspInit+0x84>)
 8001d5c:	699b      	ldr	r3, [r3, #24]
 8001d5e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001d62:	613b      	str	r3, [r7, #16]
 8001d64:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001d66:	4b12      	ldr	r3, [pc, #72]	; (8001db0 <HAL_UART_MspInit+0x84>)
 8001d68:	695b      	ldr	r3, [r3, #20]
 8001d6a:	4a11      	ldr	r2, [pc, #68]	; (8001db0 <HAL_UART_MspInit+0x84>)
 8001d6c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001d70:	6153      	str	r3, [r2, #20]
 8001d72:	4b0f      	ldr	r3, [pc, #60]	; (8001db0 <HAL_UART_MspInit+0x84>)
 8001d74:	695b      	ldr	r3, [r3, #20]
 8001d76:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001d7a:	60fb      	str	r3, [r7, #12]
 8001d7c:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8001d7e:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8001d82:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d84:	2302      	movs	r3, #2
 8001d86:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d88:	2300      	movs	r3, #0
 8001d8a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001d8c:	2303      	movs	r3, #3
 8001d8e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001d90:	2307      	movs	r3, #7
 8001d92:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001d94:	f107 0314 	add.w	r3, r7, #20
 8001d98:	4619      	mov	r1, r3
 8001d9a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001d9e:	f000 ff85 	bl	8002cac <HAL_GPIO_Init>

  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 8001da2:	bf00      	nop
 8001da4:	3728      	adds	r7, #40	; 0x28
 8001da6:	46bd      	mov	sp, r7
 8001da8:	bd80      	pop	{r7, pc}
 8001daa:	bf00      	nop
 8001dac:	40013800 	.word	0x40013800
 8001db0:	40021000 	.word	0x40021000

08001db4 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8001db4:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001dec <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001db8:	480d      	ldr	r0, [pc, #52]	; (8001df0 <LoopForever+0x6>)
  ldr r1, =_edata
 8001dba:	490e      	ldr	r1, [pc, #56]	; (8001df4 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001dbc:	4a0e      	ldr	r2, [pc, #56]	; (8001df8 <LoopForever+0xe>)
  movs r3, #0
 8001dbe:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001dc0:	e002      	b.n	8001dc8 <LoopCopyDataInit>

08001dc2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001dc2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001dc4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001dc6:	3304      	adds	r3, #4

08001dc8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001dc8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001dca:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001dcc:	d3f9      	bcc.n	8001dc2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001dce:	4a0b      	ldr	r2, [pc, #44]	; (8001dfc <LoopForever+0x12>)
  ldr r4, =_ebss
 8001dd0:	4c0b      	ldr	r4, [pc, #44]	; (8001e00 <LoopForever+0x16>)
  movs r3, #0
 8001dd2:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001dd4:	e001      	b.n	8001dda <LoopFillZerobss>

08001dd6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001dd6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001dd8:	3204      	adds	r2, #4

08001dda <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001dda:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001ddc:	d3fb      	bcc.n	8001dd6 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8001dde:	f7ff ff0d 	bl	8001bfc <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001de2:	f006 fdd9 	bl	8008998 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001de6:	f7ff fc7f 	bl	80016e8 <main>

08001dea <LoopForever>:

LoopForever:
    b LoopForever
 8001dea:	e7fe      	b.n	8001dea <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8001dec:	20003000 	.word	0x20003000
  ldr r0, =_sdata
 8001df0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001df4:	200001e8 	.word	0x200001e8
  ldr r2, =_sidata
 8001df8:	0800ba44 	.word	0x0800ba44
  ldr r2, =_sbss
 8001dfc:	200001e8 	.word	0x200001e8
  ldr r4, =_ebss
 8001e00:	20002578 	.word	0x20002578

08001e04 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001e04:	e7fe      	b.n	8001e04 <ADC1_2_IRQHandler>
	...

08001e08 <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001e08:	b580      	push	{r7, lr}
 8001e0a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001e0c:	4b08      	ldr	r3, [pc, #32]	; (8001e30 <HAL_Init+0x28>)
 8001e0e:	681b      	ldr	r3, [r3, #0]
 8001e10:	4a07      	ldr	r2, [pc, #28]	; (8001e30 <HAL_Init+0x28>)
 8001e12:	f043 0310 	orr.w	r3, r3, #16
 8001e16:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001e18:	2003      	movs	r0, #3
 8001e1a:	f000 ff13 	bl	8002c44 <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001e1e:	200f      	movs	r0, #15
 8001e20:	f000 f808 	bl	8001e34 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001e24:	f7ff fdf6 	bl	8001a14 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001e28:	2300      	movs	r3, #0
}
 8001e2a:	4618      	mov	r0, r3
 8001e2c:	bd80      	pop	{r7, pc}
 8001e2e:	bf00      	nop
 8001e30:	40022000 	.word	0x40022000

08001e34 <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001e34:	b580      	push	{r7, lr}
 8001e36:	b082      	sub	sp, #8
 8001e38:	af00      	add	r7, sp, #0
 8001e3a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001e3c:	4b12      	ldr	r3, [pc, #72]	; (8001e88 <HAL_InitTick+0x54>)
 8001e3e:	681a      	ldr	r2, [r3, #0]
 8001e40:	4b12      	ldr	r3, [pc, #72]	; (8001e8c <HAL_InitTick+0x58>)
 8001e42:	781b      	ldrb	r3, [r3, #0]
 8001e44:	4619      	mov	r1, r3
 8001e46:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001e4a:	fbb3 f3f1 	udiv	r3, r3, r1
 8001e4e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001e52:	4618      	mov	r0, r3
 8001e54:	f000 ff1d 	bl	8002c92 <HAL_SYSTICK_Config>
 8001e58:	4603      	mov	r3, r0
 8001e5a:	2b00      	cmp	r3, #0
 8001e5c:	d001      	beq.n	8001e62 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001e5e:	2301      	movs	r3, #1
 8001e60:	e00e      	b.n	8001e80 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001e62:	687b      	ldr	r3, [r7, #4]
 8001e64:	2b0f      	cmp	r3, #15
 8001e66:	d80a      	bhi.n	8001e7e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001e68:	2200      	movs	r2, #0
 8001e6a:	6879      	ldr	r1, [r7, #4]
 8001e6c:	f04f 30ff 	mov.w	r0, #4294967295
 8001e70:	f000 fef3 	bl	8002c5a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001e74:	4a06      	ldr	r2, [pc, #24]	; (8001e90 <HAL_InitTick+0x5c>)
 8001e76:	687b      	ldr	r3, [r7, #4]
 8001e78:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
 8001e7a:	2300      	movs	r3, #0
 8001e7c:	e000      	b.n	8001e80 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001e7e:	2301      	movs	r3, #1
}
 8001e80:	4618      	mov	r0, r3
 8001e82:	3708      	adds	r7, #8
 8001e84:	46bd      	mov	sp, r7
 8001e86:	bd80      	pop	{r7, pc}
 8001e88:	20000008 	.word	0x20000008
 8001e8c:	20000010 	.word	0x20000010
 8001e90:	2000000c 	.word	0x2000000c

08001e94 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001e94:	b480      	push	{r7}
 8001e96:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001e98:	4b06      	ldr	r3, [pc, #24]	; (8001eb4 <HAL_IncTick+0x20>)
 8001e9a:	781b      	ldrb	r3, [r3, #0]
 8001e9c:	461a      	mov	r2, r3
 8001e9e:	4b06      	ldr	r3, [pc, #24]	; (8001eb8 <HAL_IncTick+0x24>)
 8001ea0:	681b      	ldr	r3, [r3, #0]
 8001ea2:	4413      	add	r3, r2
 8001ea4:	4a04      	ldr	r2, [pc, #16]	; (8001eb8 <HAL_IncTick+0x24>)
 8001ea6:	6013      	str	r3, [r2, #0]
}
 8001ea8:	bf00      	nop
 8001eaa:	46bd      	mov	sp, r7
 8001eac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eb0:	4770      	bx	lr
 8001eb2:	bf00      	nop
 8001eb4:	20000010 	.word	0x20000010
 8001eb8:	20002524 	.word	0x20002524

08001ebc <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001ebc:	b480      	push	{r7}
 8001ebe:	af00      	add	r7, sp, #0
  return uwTick;  
 8001ec0:	4b03      	ldr	r3, [pc, #12]	; (8001ed0 <HAL_GetTick+0x14>)
 8001ec2:	681b      	ldr	r3, [r3, #0]
}
 8001ec4:	4618      	mov	r0, r3
 8001ec6:	46bd      	mov	sp, r7
 8001ec8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ecc:	4770      	bx	lr
 8001ece:	bf00      	nop
 8001ed0:	20002524 	.word	0x20002524

08001ed4 <HAL_Delay>:
  *         implementations  in user file.
  * @param  Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001ed4:	b580      	push	{r7, lr}
 8001ed6:	b084      	sub	sp, #16
 8001ed8:	af00      	add	r7, sp, #0
 8001eda:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001edc:	f7ff ffee 	bl	8001ebc <HAL_GetTick>
 8001ee0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001ee2:	687b      	ldr	r3, [r7, #4]
 8001ee4:	60fb      	str	r3, [r7, #12]
  
  /* Add freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001ee6:	68fb      	ldr	r3, [r7, #12]
 8001ee8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001eec:	d005      	beq.n	8001efa <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001eee:	4b0a      	ldr	r3, [pc, #40]	; (8001f18 <HAL_Delay+0x44>)
 8001ef0:	781b      	ldrb	r3, [r3, #0]
 8001ef2:	461a      	mov	r2, r3
 8001ef4:	68fb      	ldr	r3, [r7, #12]
 8001ef6:	4413      	add	r3, r2
 8001ef8:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 8001efa:	bf00      	nop
 8001efc:	f7ff ffde 	bl	8001ebc <HAL_GetTick>
 8001f00:	4602      	mov	r2, r0
 8001f02:	68bb      	ldr	r3, [r7, #8]
 8001f04:	1ad3      	subs	r3, r2, r3
 8001f06:	68fa      	ldr	r2, [r7, #12]
 8001f08:	429a      	cmp	r2, r3
 8001f0a:	d8f7      	bhi.n	8001efc <HAL_Delay+0x28>
  {
  }
}
 8001f0c:	bf00      	nop
 8001f0e:	bf00      	nop
 8001f10:	3710      	adds	r7, #16
 8001f12:	46bd      	mov	sp, r7
 8001f14:	bd80      	pop	{r7, pc}
 8001f16:	bf00      	nop
 8001f18:	20000010 	.word	0x20000010

08001f1c <HAL_ADC_Init>:
  *         without  disabling the other ADCs sharing the same common group.
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001f1c:	b580      	push	{r7, lr}
 8001f1e:	b09a      	sub	sp, #104	; 0x68
 8001f20:	af00      	add	r7, sp, #0
 8001f22:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001f24:	2300      	movs	r3, #0
 8001f26:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  ADC_Common_TypeDef *tmpADC_Common;
  ADC_HandleTypeDef tmphadcSharingSameCommonRegister;
  uint32_t tmpCFGR = 0U;
 8001f2a:	2300      	movs	r3, #0
 8001f2c:	663b      	str	r3, [r7, #96]	; 0x60
  __IO uint32_t wait_loop_index = 0U;
 8001f2e:	2300      	movs	r3, #0
 8001f30:	60bb      	str	r3, [r7, #8]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8001f32:	687b      	ldr	r3, [r7, #4]
 8001f34:	2b00      	cmp	r3, #0
 8001f36:	d101      	bne.n	8001f3c <HAL_ADC_Init+0x20>
  {
    return HAL_ERROR;
 8001f38:	2301      	movs	r3, #1
 8001f3a:	e172      	b.n	8002222 <HAL_ADC_Init+0x306>
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.DMAContinuousRequests));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8001f3c:	687b      	ldr	r3, [r7, #4]
 8001f3e:	691b      	ldr	r3, [r3, #16]
 8001f40:	2b00      	cmp	r3, #0
      assert_param(IS_ADC_REGULAR_DISCONT_NUMBER(hadc->Init.NbrOfDiscConversion));
    }
  }
    
  /* Configuration of ADC core parameters and ADC MSP related parameters */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001f42:	687b      	ldr	r3, [r7, #4]
 8001f44:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f46:	f003 0310 	and.w	r3, r3, #16
 8001f4a:	2b00      	cmp	r3, #0
 8001f4c:	d176      	bne.n	800203c <HAL_ADC_Init+0x120>
    /* procedure.                                                             */
    
    /* Actions performed only if ADC is coming from state reset:              */
    /* - Initialization of ADC MSP                                            */
    /* - ADC voltage regulator enable                                         */
    if (hadc->State == HAL_ADC_STATE_RESET)
 8001f4e:	687b      	ldr	r3, [r7, #4]
 8001f50:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f52:	2b00      	cmp	r3, #0
 8001f54:	d152      	bne.n	8001ffc <HAL_ADC_Init+0xe0>
    {
      /* Initialize ADC error code */
      ADC_CLEAR_ERRORCODE(hadc);
 8001f56:	687b      	ldr	r3, [r7, #4]
 8001f58:	2200      	movs	r2, #0
 8001f5a:	645a      	str	r2, [r3, #68]	; 0x44
      
      /* Initialize HAL ADC API internal variables */
      hadc->InjectionConfig.ChannelCount = 0U;
 8001f5c:	687b      	ldr	r3, [r7, #4]
 8001f5e:	2200      	movs	r2, #0
 8001f60:	64da      	str	r2, [r3, #76]	; 0x4c
      hadc->InjectionConfig.ContextQueue = 0U;
 8001f62:	687b      	ldr	r3, [r7, #4]
 8001f64:	2200      	movs	r2, #0
 8001f66:	649a      	str	r2, [r3, #72]	; 0x48
      
      /* Allocate lock resource and initialize it */
      hadc->Lock = HAL_UNLOCKED;
 8001f68:	687b      	ldr	r3, [r7, #4]
 8001f6a:	2200      	movs	r2, #0
 8001f6c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001f70:	6878      	ldr	r0, [r7, #4]
 8001f72:	f7ff f8d9 	bl	8001128 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Enable voltage regulator (if disabled at this step) */
      if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0))
 8001f76:	687b      	ldr	r3, [r7, #4]
 8001f78:	681b      	ldr	r3, [r3, #0]
 8001f7a:	689b      	ldr	r3, [r3, #8]
 8001f7c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001f80:	2b00      	cmp	r3, #0
 8001f82:	d13b      	bne.n	8001ffc <HAL_ADC_Init+0xe0>
        /*       enabling the ADC. This temporization must be implemented by  */ 
        /*       software and is equal to 10 us in the worst case             */
        /*       process/temperature/power supply.                            */
        
        /* Disable the ADC (if not already disabled) */
        tmp_hal_status = ADC_Disable(hadc);
 8001f84:	6878      	ldr	r0, [r7, #4]
 8001f86:	f000 fd45 	bl	8002a14 <ADC_Disable>
 8001f8a:	4603      	mov	r3, r0
 8001f8c:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
        
        /* Check if ADC is effectively disabled */
        /* Configuration of ADC parameters if previous preliminary actions    */ 
        /* are correctly completed.                                           */
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8001f90:	687b      	ldr	r3, [r7, #4]
 8001f92:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f94:	f003 0310 	and.w	r3, r3, #16
 8001f98:	2b00      	cmp	r3, #0
 8001f9a:	d12f      	bne.n	8001ffc <HAL_ADC_Init+0xe0>
 8001f9c:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8001fa0:	2b00      	cmp	r3, #0
 8001fa2:	d12b      	bne.n	8001ffc <HAL_ADC_Init+0xe0>
            (tmp_hal_status == HAL_OK)                                  )
        {
          /* Set ADC state */
          ADC_STATE_CLR_SET(hadc->State,
 8001fa4:	687b      	ldr	r3, [r7, #4]
 8001fa6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001fa8:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8001fac:	f023 0302 	bic.w	r3, r3, #2
 8001fb0:	f043 0202 	orr.w	r2, r3, #2
 8001fb4:	687b      	ldr	r3, [r7, #4]
 8001fb6:	641a      	str	r2, [r3, #64]	; 0x40
                            HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                            HAL_ADC_STATE_BUSY_INTERNAL);
          
          /* Set the intermediate state before moving the ADC voltage         */
          /* regulator to state enable.                                       */
          CLEAR_BIT(hadc->Instance->CR, (ADC_CR_ADVREGEN_1 | ADC_CR_ADVREGEN_0));
 8001fb8:	687b      	ldr	r3, [r7, #4]
 8001fba:	681b      	ldr	r3, [r3, #0]
 8001fbc:	689a      	ldr	r2, [r3, #8]
 8001fbe:	687b      	ldr	r3, [r7, #4]
 8001fc0:	681b      	ldr	r3, [r3, #0]
 8001fc2:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8001fc6:	609a      	str	r2, [r3, #8]
          /* Set ADVREGEN bits to 0x01U */
          SET_BIT(hadc->Instance->CR, ADC_CR_ADVREGEN_0);
 8001fc8:	687b      	ldr	r3, [r7, #4]
 8001fca:	681b      	ldr	r3, [r3, #0]
 8001fcc:	689a      	ldr	r2, [r3, #8]
 8001fce:	687b      	ldr	r3, [r7, #4]
 8001fd0:	681b      	ldr	r3, [r3, #0]
 8001fd2:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8001fd6:	609a      	str	r2, [r3, #8]
          
          /* Delay for ADC stabilization time.                                */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8001fd8:	4b94      	ldr	r3, [pc, #592]	; (800222c <HAL_ADC_Init+0x310>)
 8001fda:	681b      	ldr	r3, [r3, #0]
 8001fdc:	4a94      	ldr	r2, [pc, #592]	; (8002230 <HAL_ADC_Init+0x314>)
 8001fde:	fba2 2303 	umull	r2, r3, r2, r3
 8001fe2:	0c9a      	lsrs	r2, r3, #18
 8001fe4:	4613      	mov	r3, r2
 8001fe6:	009b      	lsls	r3, r3, #2
 8001fe8:	4413      	add	r3, r2
 8001fea:	005b      	lsls	r3, r3, #1
 8001fec:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8001fee:	e002      	b.n	8001ff6 <HAL_ADC_Init+0xda>
          {
            wait_loop_index--;
 8001ff0:	68bb      	ldr	r3, [r7, #8]
 8001ff2:	3b01      	subs	r3, #1
 8001ff4:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8001ff6:	68bb      	ldr	r3, [r7, #8]
 8001ff8:	2b00      	cmp	r3, #0
 8001ffa:	d1f9      	bne.n	8001ff0 <HAL_ADC_Init+0xd4>
    }
    
    /* Verification that ADC voltage regulator is correctly enabled, whether  */
    /* or not ADC is coming from state reset (if any potential problem of     */
    /* clocking, voltage regulator would not be enabled).                     */
    if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0) ||
 8001ffc:	687b      	ldr	r3, [r7, #4]
 8001ffe:	681b      	ldr	r3, [r3, #0]
 8002000:	689b      	ldr	r3, [r3, #8]
 8002002:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002006:	2b00      	cmp	r3, #0
 8002008:	d007      	beq.n	800201a <HAL_ADC_Init+0xfe>
        HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADVREGEN_1)   )
 800200a:	687b      	ldr	r3, [r7, #4]
 800200c:	681b      	ldr	r3, [r3, #0]
 800200e:	689b      	ldr	r3, [r3, #8]
 8002010:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
    if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0) ||
 8002014:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8002018:	d110      	bne.n	800203c <HAL_ADC_Init+0x120>
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 800201a:	687b      	ldr	r3, [r7, #4]
 800201c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800201e:	f023 0312 	bic.w	r3, r3, #18
 8002022:	f043 0210 	orr.w	r2, r3, #16
 8002026:	687b      	ldr	r3, [r7, #4]
 8002028:	641a      	str	r2, [r3, #64]	; 0x40
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800202a:	687b      	ldr	r3, [r7, #4]
 800202c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800202e:	f043 0201 	orr.w	r2, r3, #1
 8002032:	687b      	ldr	r3, [r7, #4]
 8002034:	645a      	str	r2, [r3, #68]	; 0x44
      
      tmp_hal_status = HAL_ERROR;
 8002036:	2301      	movs	r3, #1
 8002038:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 800203c:	687b      	ldr	r3, [r7, #4]
 800203e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002040:	f003 0310 	and.w	r3, r3, #16
 8002044:	2b00      	cmp	r3, #0
 8002046:	f040 80df 	bne.w	8002208 <HAL_ADC_Init+0x2ec>
 800204a:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800204e:	2b00      	cmp	r3, #0
 8002050:	f040 80da 	bne.w	8002208 <HAL_ADC_Init+0x2ec>
      (tmp_hal_status == HAL_OK)                                &&
      (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)          )
 8002054:	687b      	ldr	r3, [r7, #4]
 8002056:	681b      	ldr	r3, [r3, #0]
 8002058:	689b      	ldr	r3, [r3, #8]
 800205a:	f003 0304 	and.w	r3, r3, #4
      (tmp_hal_status == HAL_OK)                                &&
 800205e:	2b00      	cmp	r3, #0
 8002060:	f040 80d2 	bne.w	8002208 <HAL_ADC_Init+0x2ec>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002064:	687b      	ldr	r3, [r7, #4]
 8002066:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002068:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 800206c:	f043 0202 	orr.w	r2, r3, #2
 8002070:	687b      	ldr	r3, [r7, #4]
 8002072:	641a      	str	r2, [r3, #64]	; 0x40
    /* Configuration of common ADC parameters                                 */
    
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may be up to 4 ADC and 2 common   */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002074:	4b6f      	ldr	r3, [pc, #444]	; (8002234 <HAL_ADC_Init+0x318>)
 8002076:	65fb      	str	r3, [r7, #92]	; 0x5c
    
    /* Set handle of the other ADC sharing the same common register           */
    ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 8002078:	687b      	ldr	r3, [r7, #4]
 800207a:	681b      	ldr	r3, [r3, #0]
 800207c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002080:	d102      	bne.n	8002088 <HAL_ADC_Init+0x16c>
 8002082:	4b6d      	ldr	r3, [pc, #436]	; (8002238 <HAL_ADC_Init+0x31c>)
 8002084:	60fb      	str	r3, [r7, #12]
 8002086:	e002      	b.n	800208e <HAL_ADC_Init+0x172>
 8002088:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 800208c:	60fb      	str	r3, [r7, #12]
    
    
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - Multimode clock configuration                                       */
    if ((ADC_IS_ENABLE(hadc) == RESET)                                   &&
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	681b      	ldr	r3, [r3, #0]
 8002092:	689b      	ldr	r3, [r3, #8]
 8002094:	f003 0303 	and.w	r3, r3, #3
 8002098:	2b01      	cmp	r3, #1
 800209a:	d108      	bne.n	80020ae <HAL_ADC_Init+0x192>
 800209c:	687b      	ldr	r3, [r7, #4]
 800209e:	681b      	ldr	r3, [r3, #0]
 80020a0:	681b      	ldr	r3, [r3, #0]
 80020a2:	f003 0301 	and.w	r3, r3, #1
 80020a6:	2b01      	cmp	r3, #1
 80020a8:	d101      	bne.n	80020ae <HAL_ADC_Init+0x192>
 80020aa:	2301      	movs	r3, #1
 80020ac:	e000      	b.n	80020b0 <HAL_ADC_Init+0x194>
 80020ae:	2300      	movs	r3, #0
 80020b0:	2b00      	cmp	r3, #0
 80020b2:	d11c      	bne.n	80020ee <HAL_ADC_Init+0x1d2>
        ((tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 80020b4:	68fb      	ldr	r3, [r7, #12]
    if ((ADC_IS_ENABLE(hadc) == RESET)                                   &&
 80020b6:	2b00      	cmp	r3, #0
 80020b8:	d010      	beq.n	80020dc <HAL_ADC_Init+0x1c0>
         (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )   )
 80020ba:	68fb      	ldr	r3, [r7, #12]
 80020bc:	689b      	ldr	r3, [r3, #8]
 80020be:	f003 0303 	and.w	r3, r3, #3
 80020c2:	2b01      	cmp	r3, #1
 80020c4:	d107      	bne.n	80020d6 <HAL_ADC_Init+0x1ba>
 80020c6:	68fb      	ldr	r3, [r7, #12]
 80020c8:	681b      	ldr	r3, [r3, #0]
 80020ca:	f003 0301 	and.w	r3, r3, #1
 80020ce:	2b01      	cmp	r3, #1
 80020d0:	d101      	bne.n	80020d6 <HAL_ADC_Init+0x1ba>
 80020d2:	2301      	movs	r3, #1
 80020d4:	e000      	b.n	80020d8 <HAL_ADC_Init+0x1bc>
 80020d6:	2300      	movs	r3, #0
        ((tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 80020d8:	2b00      	cmp	r3, #0
 80020da:	d108      	bne.n	80020ee <HAL_ADC_Init+0x1d2>
      /*     into HAL_ADCEx_MultiModeConfigChannel() )                        */
      /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
      /*     (set into HAL_ADC_ConfigChannel() or                             */
      /*     HAL_ADCEx_InjectedConfigChannel() )                              */
     
      MODIFY_REG(tmpADC_Common->CCR       ,
 80020dc:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80020de:	689b      	ldr	r3, [r3, #8]
 80020e0:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80020e4:	687b      	ldr	r3, [r7, #4]
 80020e6:	685b      	ldr	r3, [r3, #4]
 80020e8:	431a      	orrs	r2, r3
 80020ea:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80020ec:	609a      	str	r2, [r3, #8]
    /*  - external trigger to start conversion                                */
    /*  - external trigger polarity                                           */
    /*  - continuous conversion mode                                          */
    /*  - overrun                                                             */
    /*  - discontinuous mode                                                  */
    SET_BIT(tmpCFGR, ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode) |
 80020ee:	687b      	ldr	r3, [r7, #4]
 80020f0:	7e5b      	ldrb	r3, [r3, #25]
 80020f2:	035b      	lsls	r3, r3, #13
 80020f4:	687a      	ldr	r2, [r7, #4]
 80020f6:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80020f8:	2a01      	cmp	r2, #1
 80020fa:	d002      	beq.n	8002102 <HAL_ADC_Init+0x1e6>
 80020fc:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8002100:	e000      	b.n	8002104 <HAL_ADC_Init+0x1e8>
 8002102:	2200      	movs	r2, #0
 8002104:	431a      	orrs	r2, r3
 8002106:	687b      	ldr	r3, [r7, #4]
 8002108:	68db      	ldr	r3, [r3, #12]
 800210a:	431a      	orrs	r2, r3
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	689b      	ldr	r3, [r3, #8]
 8002110:	4313      	orrs	r3, r2
 8002112:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8002114:	4313      	orrs	r3, r2
 8002116:	663b      	str	r3, [r7, #96]	; 0x60
                     ADC_CFGR_OVERRUN(hadc->Init.Overrun)               |
                     hadc->Init.DataAlign                               |
                     hadc->Init.Resolution                               );
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	f893 3020 	ldrb.w	r3, [r3, #32]
 800211e:	2b01      	cmp	r3, #1
 8002120:	d11b      	bne.n	800215a <HAL_ADC_Init+0x23e>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8002122:	687b      	ldr	r3, [r7, #4]
 8002124:	7e5b      	ldrb	r3, [r3, #25]
 8002126:	2b00      	cmp	r3, #0
 8002128:	d109      	bne.n	800213e <HAL_ADC_Init+0x222>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmpCFGR, ADC_CFGR_DISCEN                                            |
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800212e:	3b01      	subs	r3, #1
 8002130:	045a      	lsls	r2, r3, #17
 8002132:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8002134:	4313      	orrs	r3, r2
 8002136:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800213a:	663b      	str	r3, [r7, #96]	; 0x60
 800213c:	e00d      	b.n	800215a <HAL_ADC_Init+0x23e>
        /* ADC regular group discontinuous was intended to be enabled,        */
        /* but ADC regular group modes continuous and sequencer discontinuous */
        /* cannot be enabled simultaneously.                                  */
        
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 800213e:	687b      	ldr	r3, [r7, #4]
 8002140:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002142:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 8002146:	f043 0220 	orr.w	r2, r3, #32
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	641a      	str	r2, [r3, #64]	; 0x40
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_CONFIG);
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800214e:	687b      	ldr	r3, [r7, #4]
 8002150:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002152:	f043 0201 	orr.w	r2, r3, #1
 8002156:	687b      	ldr	r3, [r7, #4]
 8002158:	645a      	str	r2, [r3, #68]	; 0x44
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800215a:	687b      	ldr	r3, [r7, #4]
 800215c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800215e:	2b01      	cmp	r3, #1
 8002160:	d007      	beq.n	8002172 <HAL_ADC_Init+0x256>
    {
      SET_BIT(tmpCFGR, ADC_CFGR_EXTSEL_SET(hadc, hadc->Init.ExternalTrigConv) |
 8002162:	687b      	ldr	r3, [r7, #4]
 8002164:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002166:	687b      	ldr	r3, [r7, #4]
 8002168:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800216a:	4313      	orrs	r3, r2
 800216c:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800216e:	4313      	orrs	r3, r2
 8002170:	663b      	str	r3, [r7, #96]	; 0x60
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request                                              */
    /*  - LowPowerAutoWait feature                                            */
    if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc) == RESET)
 8002172:	687b      	ldr	r3, [r7, #4]
 8002174:	681b      	ldr	r3, [r3, #0]
 8002176:	689b      	ldr	r3, [r3, #8]
 8002178:	f003 030c 	and.w	r3, r3, #12
 800217c:	2b00      	cmp	r3, #0
 800217e:	d114      	bne.n	80021aa <HAL_ADC_Init+0x28e>
    {
      CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_AUTDLY |
 8002180:	687b      	ldr	r3, [r7, #4]
 8002182:	681b      	ldr	r3, [r3, #0]
 8002184:	68db      	ldr	r3, [r3, #12]
 8002186:	687a      	ldr	r2, [r7, #4]
 8002188:	6812      	ldr	r2, [r2, #0]
 800218a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800218e:	f023 0302 	bic.w	r3, r3, #2
 8002192:	60d3      	str	r3, [r2, #12]
                                      ADC_CFGR_DMACFG  );
      
      SET_BIT(tmpCFGR, ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait) |
 8002194:	687b      	ldr	r3, [r7, #4]
 8002196:	7e1b      	ldrb	r3, [r3, #24]
 8002198:	039a      	lsls	r2, r3, #14
 800219a:	687b      	ldr	r3, [r7, #4]
 800219c:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80021a0:	005b      	lsls	r3, r3, #1
 80021a2:	4313      	orrs	r3, r2
 80021a4:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80021a6:	4313      	orrs	r3, r2
 80021a8:	663b      	str	r3, [r7, #96]	; 0x60
                       ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests) );
    }
    
    /* Update ADC configuration register with previous settings */
    MODIFY_REG(hadc->Instance->CFGR,
 80021aa:	687b      	ldr	r3, [r7, #4]
 80021ac:	681b      	ldr	r3, [r3, #0]
 80021ae:	68da      	ldr	r2, [r3, #12]
 80021b0:	4b22      	ldr	r3, [pc, #136]	; (800223c <HAL_ADC_Init+0x320>)
 80021b2:	4013      	ands	r3, r2
 80021b4:	687a      	ldr	r2, [r7, #4]
 80021b6:	6812      	ldr	r2, [r2, #0]
 80021b8:	6e39      	ldr	r1, [r7, #96]	; 0x60
 80021ba:	430b      	orrs	r3, r1
 80021bc:	60d3      	str	r3, [r2, #12]
    /*   Parameter "NbrOfConversion" is discarded.                            */
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */   
    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 80021be:	687b      	ldr	r3, [r7, #4]
 80021c0:	691b      	ldr	r3, [r3, #16]
 80021c2:	2b01      	cmp	r3, #1
 80021c4:	d10c      	bne.n	80021e0 <HAL_ADC_Init+0x2c4>
    {
      /* Set number of ranks in regular group sequencer */     
      MODIFY_REG(hadc->Instance->SQR1                     ,
 80021c6:	687b      	ldr	r3, [r7, #4]
 80021c8:	681b      	ldr	r3, [r3, #0]
 80021ca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021cc:	f023 010f 	bic.w	r1, r3, #15
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	69db      	ldr	r3, [r3, #28]
 80021d4:	1e5a      	subs	r2, r3, #1
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	681b      	ldr	r3, [r3, #0]
 80021da:	430a      	orrs	r2, r1
 80021dc:	631a      	str	r2, [r3, #48]	; 0x30
 80021de:	e007      	b.n	80021f0 <HAL_ADC_Init+0x2d4>
                 ADC_SQR1_L                               ,
                 (hadc->Init.NbrOfConversion - (uint8_t)1U) );  
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 80021e0:	687b      	ldr	r3, [r7, #4]
 80021e2:	681b      	ldr	r3, [r3, #0]
 80021e4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80021e6:	687b      	ldr	r3, [r7, #4]
 80021e8:	681b      	ldr	r3, [r3, #0]
 80021ea:	f022 020f 	bic.w	r2, r2, #15
 80021ee:	631a      	str	r2, [r3, #48]	; 0x30
    }
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	2200      	movs	r2, #0
 80021f4:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80021f6:	687b      	ldr	r3, [r7, #4]
 80021f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80021fa:	f023 0303 	bic.w	r3, r3, #3
 80021fe:	f043 0201 	orr.w	r2, r3, #1
 8002202:	687b      	ldr	r3, [r7, #4]
 8002204:	641a      	str	r2, [r3, #64]	; 0x40
 8002206:	e00a      	b.n	800221e <HAL_ADC_Init+0x302>
                      HAL_ADC_STATE_READY);
  }
  else
  {
    /* Update ADC state machine to error */
    ADC_STATE_CLR_SET(hadc->State,
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800220c:	f023 0312 	bic.w	r3, r3, #18
 8002210:	f043 0210 	orr.w	r2, r3, #16
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_ERROR_INTERNAL);
    
    tmp_hal_status = HAL_ERROR; 
 8002218:	2301      	movs	r3, #1
 800221a:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  }
  
  
  /* Return function status */
  return tmp_hal_status;
 800221e:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
}
 8002222:	4618      	mov	r0, r3
 8002224:	3768      	adds	r7, #104	; 0x68
 8002226:	46bd      	mov	sp, r7
 8002228:	bd80      	pop	{r7, pc}
 800222a:	bf00      	nop
 800222c:	20000008 	.word	0x20000008
 8002230:	431bde83 	.word	0x431bde83
 8002234:	50000300 	.word	0x50000300
 8002238:	50000100 	.word	0x50000100
 800223c:	fff0c007 	.word	0xfff0c007

08002240 <HAL_ADC_Start>:
  *         if ADC is master, ADC is enabled and multimode conversion is started.
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 8002240:	b580      	push	{r7, lr}
 8002242:	b084      	sub	sp, #16
 8002244:	af00      	add	r7, sp, #0
 8002246:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002248:	2300      	movs	r3, #0
 800224a:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Perform ADC enable and conversion start if no conversion is on going */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 800224c:	687b      	ldr	r3, [r7, #4]
 800224e:	681b      	ldr	r3, [r3, #0]
 8002250:	689b      	ldr	r3, [r3, #8]
 8002252:	f003 0304 	and.w	r3, r3, #4
 8002256:	2b00      	cmp	r3, #0
 8002258:	f040 809c 	bne.w	8002394 <HAL_ADC_Start+0x154>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 800225c:	687b      	ldr	r3, [r7, #4]
 800225e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002262:	2b01      	cmp	r3, #1
 8002264:	d101      	bne.n	800226a <HAL_ADC_Start+0x2a>
 8002266:	2302      	movs	r3, #2
 8002268:	e097      	b.n	800239a <HAL_ADC_Start+0x15a>
 800226a:	687b      	ldr	r3, [r7, #4]
 800226c:	2201      	movs	r2, #1
 800226e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8002272:	6878      	ldr	r0, [r7, #4]
 8002274:	f000 fb6a 	bl	800294c <ADC_Enable>
 8002278:	4603      	mov	r3, r0
 800227a:	73fb      	strb	r3, [r7, #15]
    
    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 800227c:	7bfb      	ldrb	r3, [r7, #15]
 800227e:	2b00      	cmp	r3, #0
 8002280:	f040 8083 	bne.w	800238a <HAL_ADC_Start+0x14a>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8002284:	687b      	ldr	r3, [r7, #4]
 8002286:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002288:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 800228c:	f023 0301 	bic.w	r3, r3, #1
 8002290:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	641a      	str	r2, [r3, #64]	; 0x40
                        HAL_ADC_STATE_REG_BUSY);
      
      /* Set group injected state (from auto-injection) and multimode state   */
      /* for all cases of multimode: independent mode, multimode ADC master   */
      /* or multimode ADC slave (for devices with several ADCs):              */
      if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8002298:	4b42      	ldr	r3, [pc, #264]	; (80023a4 <HAL_ADC_Start+0x164>)
 800229a:	689b      	ldr	r3, [r3, #8]
 800229c:	f003 031f 	and.w	r3, r3, #31
 80022a0:	2b00      	cmp	r3, #0
 80022a2:	d004      	beq.n	80022ae <HAL_ADC_Start+0x6e>
 80022a4:	687b      	ldr	r3, [r7, #4]
 80022a6:	681b      	ldr	r3, [r3, #0]
 80022a8:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80022ac:	d115      	bne.n	80022da <HAL_ADC_Start+0x9a>
      {
        /* Set ADC state (ADC independent or master) */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80022ae:	687b      	ldr	r3, [r7, #4]
 80022b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80022b2:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 80022b6:	687b      	ldr	r3, [r7, #4]
 80022b8:	641a      	str	r2, [r3, #64]	; 0x40
        
        /* If conversions on group regular are also triggering group injected,*/
        /* update ADC state.                                                  */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != RESET)
 80022ba:	687b      	ldr	r3, [r7, #4]
 80022bc:	681b      	ldr	r3, [r3, #0]
 80022be:	68db      	ldr	r3, [r3, #12]
 80022c0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80022c4:	2b00      	cmp	r3, #0
 80022c6:	d027      	beq.n	8002318 <HAL_ADC_Start+0xd8>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 80022c8:	687b      	ldr	r3, [r7, #4]
 80022ca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80022cc:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80022d0:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	641a      	str	r2, [r3, #64]	; 0x40
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != RESET)
 80022d8:	e01e      	b.n	8002318 <HAL_ADC_Start+0xd8>
        }
      }
      else
      {
        /* Set ADC state (ADC slave) */
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80022da:	687b      	ldr	r3, [r7, #4]
 80022dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80022de:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	641a      	str	r2, [r3, #64]	; 0x40
        
        /* If conversions on group regular are also triggering group injected,*/
        /* update ADC state.                                                  */
        if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 80022e6:	687b      	ldr	r3, [r7, #4]
 80022e8:	681b      	ldr	r3, [r3, #0]
 80022ea:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80022ee:	d004      	beq.n	80022fa <HAL_ADC_Start+0xba>
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	681b      	ldr	r3, [r3, #0]
 80022f4:	4a2c      	ldr	r2, [pc, #176]	; (80023a8 <HAL_ADC_Start+0x168>)
 80022f6:	4293      	cmp	r3, r2
 80022f8:	d10e      	bne.n	8002318 <HAL_ADC_Start+0xd8>
 80022fa:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 80022fe:	68db      	ldr	r3, [r3, #12]
 8002300:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002304:	2b00      	cmp	r3, #0
 8002306:	d007      	beq.n	8002318 <HAL_ADC_Start+0xd8>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800230c:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8002310:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	641a      	str	r2, [r3, #64]	; 0x40
        }
      }
      
      /* State machine update: Check if an injected conversion is ongoing */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800231c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002320:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002324:	d106      	bne.n	8002334 <HAL_ADC_Start+0xf4>
      {
        /* Reset ADC error code fields related to conversions on group regular*/
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8002326:	687b      	ldr	r3, [r7, #4]
 8002328:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800232a:	f023 0206 	bic.w	r2, r3, #6
 800232e:	687b      	ldr	r3, [r7, #4]
 8002330:	645a      	str	r2, [r3, #68]	; 0x44
 8002332:	e002      	b.n	800233a <HAL_ADC_Start+0xfa>
      }
      else
      {
        /* Reset ADC all error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 8002334:	687b      	ldr	r3, [r7, #4]
 8002336:	2200      	movs	r2, #0
 8002338:	645a      	str	r2, [r3, #68]	; 0x44
      }
      
      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 800233a:	687b      	ldr	r3, [r7, #4]
 800233c:	2200      	movs	r2, #0
 800233e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
      
      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8002342:	687b      	ldr	r3, [r7, #4]
 8002344:	681b      	ldr	r3, [r3, #0]
 8002346:	221c      	movs	r2, #28
 8002348:	601a      	str	r2, [r3, #0]
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      /* Case of multimode enabled (for devices with several ADCs):           */
      /*  - if ADC is slave, ADC is enabled only (conversion is not started). */
      /*  - if ADC is master, ADC is enabled and conversion is started.       */
      if (ADC_NONMULTIMODE_REG_OR_MULTIMODEMASTER(hadc))
 800234a:	4b16      	ldr	r3, [pc, #88]	; (80023a4 <HAL_ADC_Start+0x164>)
 800234c:	689b      	ldr	r3, [r3, #8]
 800234e:	f003 031f 	and.w	r3, r3, #31
 8002352:	2b00      	cmp	r3, #0
 8002354:	d010      	beq.n	8002378 <HAL_ADC_Start+0x138>
 8002356:	4b13      	ldr	r3, [pc, #76]	; (80023a4 <HAL_ADC_Start+0x164>)
 8002358:	689b      	ldr	r3, [r3, #8]
 800235a:	f003 031f 	and.w	r3, r3, #31
 800235e:	2b05      	cmp	r3, #5
 8002360:	d00a      	beq.n	8002378 <HAL_ADC_Start+0x138>
 8002362:	4b10      	ldr	r3, [pc, #64]	; (80023a4 <HAL_ADC_Start+0x164>)
 8002364:	689b      	ldr	r3, [r3, #8]
 8002366:	f003 031f 	and.w	r3, r3, #31
 800236a:	2b09      	cmp	r3, #9
 800236c:	d004      	beq.n	8002378 <HAL_ADC_Start+0x138>
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	681b      	ldr	r3, [r3, #0]
 8002372:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002376:	d10f      	bne.n	8002398 <HAL_ADC_Start+0x158>
      {
        SET_BIT(hadc->Instance->CR, ADC_CR_ADSTART);
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	681b      	ldr	r3, [r3, #0]
 800237c:	689a      	ldr	r2, [r3, #8]
 800237e:	687b      	ldr	r3, [r7, #4]
 8002380:	681b      	ldr	r3, [r3, #0]
 8002382:	f042 0204 	orr.w	r2, r2, #4
 8002386:	609a      	str	r2, [r3, #8]
 8002388:	e006      	b.n	8002398 <HAL_ADC_Start+0x158>
      }
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 800238a:	687b      	ldr	r3, [r7, #4]
 800238c:	2200      	movs	r2, #0
 800238e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 8002392:	e001      	b.n	8002398 <HAL_ADC_Start+0x158>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8002394:	2302      	movs	r3, #2
 8002396:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8002398:	7bfb      	ldrb	r3, [r7, #15]
}
 800239a:	4618      	mov	r0, r3
 800239c:	3710      	adds	r7, #16
 800239e:	46bd      	mov	sp, r7
 80023a0:	bd80      	pop	{r7, pc}
 80023a2:	bf00      	nop
 80023a4:	50000300 	.word	0x50000300
 80023a8:	50000100 	.word	0x50000100

080023ac <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param  hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{
 80023ac:	b480      	push	{r7}
 80023ae:	b083      	sub	sp, #12
 80023b0:	af00      	add	r7, sp, #0
 80023b2:	6078      	str	r0, [r7, #4]

  /* Note: ADC flag EOC is not cleared here by software because               */
  /*       automatically cleared by hardware when reading register DR.        */
  
  /* Return ADC converted value */ 
  return hadc->Instance->DR;
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	681b      	ldr	r3, [r3, #0]
 80023b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
}
 80023ba:	4618      	mov	r0, r3
 80023bc:	370c      	adds	r7, #12
 80023be:	46bd      	mov	sp, r7
 80023c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023c4:	4770      	bx	lr
	...

080023c8 <HAL_ADC_ConfigChannel>:
  * @param  hadc ADC handle
  * @param  sConfig Structure ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 80023c8:	b480      	push	{r7}
 80023ca:	b09b      	sub	sp, #108	; 0x6c
 80023cc:	af00      	add	r7, sp, #0
 80023ce:	6078      	str	r0, [r7, #4]
 80023d0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80023d2:	2300      	movs	r3, #0
 80023d4:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  ADC_Common_TypeDef *tmpADC_Common;
  ADC_HandleTypeDef tmphadcSharingSameCommonRegister;
  uint32_t tmpOffsetShifted;
  __IO uint32_t wait_loop_index = 0U;
 80023d8:	2300      	movs	r3, #0
 80023da:	60bb      	str	r3, [r7, #8]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(sConfig->Channel));
  }
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80023dc:	687b      	ldr	r3, [r7, #4]
 80023de:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80023e2:	2b01      	cmp	r3, #1
 80023e4:	d101      	bne.n	80023ea <HAL_ADC_ConfigChannel+0x22>
 80023e6:	2302      	movs	r3, #2
 80023e8:	e2a5      	b.n	8002936 <HAL_ADC_ConfigChannel+0x56e>
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	2201      	movs	r2, #1
 80023ee:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 80023f2:	687b      	ldr	r3, [r7, #4]
 80023f4:	681b      	ldr	r3, [r3, #0]
 80023f6:	689b      	ldr	r3, [r3, #8]
 80023f8:	f003 0304 	and.w	r3, r3, #4
 80023fc:	2b00      	cmp	r3, #0
 80023fe:	f040 8289 	bne.w	8002914 <HAL_ADC_ConfigChannel+0x54c>
  {
    /* Regular sequence configuration */
    /* For Rank 1 to 4U */
    if (sConfig->Rank < 5U)
 8002402:	683b      	ldr	r3, [r7, #0]
 8002404:	685b      	ldr	r3, [r3, #4]
 8002406:	2b04      	cmp	r3, #4
 8002408:	d81c      	bhi.n	8002444 <HAL_ADC_ConfigChannel+0x7c>
    {
      MODIFY_REG(hadc->Instance->SQR1,
 800240a:	687b      	ldr	r3, [r7, #4]
 800240c:	681b      	ldr	r3, [r3, #0]
 800240e:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002410:	683b      	ldr	r3, [r7, #0]
 8002412:	685a      	ldr	r2, [r3, #4]
 8002414:	4613      	mov	r3, r2
 8002416:	005b      	lsls	r3, r3, #1
 8002418:	4413      	add	r3, r2
 800241a:	005b      	lsls	r3, r3, #1
 800241c:	461a      	mov	r2, r3
 800241e:	231f      	movs	r3, #31
 8002420:	4093      	lsls	r3, r2
 8002422:	43db      	mvns	r3, r3
 8002424:	4019      	ands	r1, r3
 8002426:	683b      	ldr	r3, [r7, #0]
 8002428:	6818      	ldr	r0, [r3, #0]
 800242a:	683b      	ldr	r3, [r7, #0]
 800242c:	685a      	ldr	r2, [r3, #4]
 800242e:	4613      	mov	r3, r2
 8002430:	005b      	lsls	r3, r3, #1
 8002432:	4413      	add	r3, r2
 8002434:	005b      	lsls	r3, r3, #1
 8002436:	fa00 f203 	lsl.w	r2, r0, r3
 800243a:	687b      	ldr	r3, [r7, #4]
 800243c:	681b      	ldr	r3, [r3, #0]
 800243e:	430a      	orrs	r2, r1
 8002440:	631a      	str	r2, [r3, #48]	; 0x30
 8002442:	e063      	b.n	800250c <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR1_RK(ADC_SQR2_SQ5, sConfig->Rank)    ,
                 ADC_SQR1_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 5 to 9U */
    else if (sConfig->Rank < 10U)
 8002444:	683b      	ldr	r3, [r7, #0]
 8002446:	685b      	ldr	r3, [r3, #4]
 8002448:	2b09      	cmp	r3, #9
 800244a:	d81e      	bhi.n	800248a <HAL_ADC_ConfigChannel+0xc2>
    {
      MODIFY_REG(hadc->Instance->SQR2,
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	681b      	ldr	r3, [r3, #0]
 8002450:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8002452:	683b      	ldr	r3, [r7, #0]
 8002454:	685a      	ldr	r2, [r3, #4]
 8002456:	4613      	mov	r3, r2
 8002458:	005b      	lsls	r3, r3, #1
 800245a:	4413      	add	r3, r2
 800245c:	005b      	lsls	r3, r3, #1
 800245e:	3b1e      	subs	r3, #30
 8002460:	221f      	movs	r2, #31
 8002462:	fa02 f303 	lsl.w	r3, r2, r3
 8002466:	43db      	mvns	r3, r3
 8002468:	4019      	ands	r1, r3
 800246a:	683b      	ldr	r3, [r7, #0]
 800246c:	6818      	ldr	r0, [r3, #0]
 800246e:	683b      	ldr	r3, [r7, #0]
 8002470:	685a      	ldr	r2, [r3, #4]
 8002472:	4613      	mov	r3, r2
 8002474:	005b      	lsls	r3, r3, #1
 8002476:	4413      	add	r3, r2
 8002478:	005b      	lsls	r3, r3, #1
 800247a:	3b1e      	subs	r3, #30
 800247c:	fa00 f203 	lsl.w	r2, r0, r3
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	681b      	ldr	r3, [r3, #0]
 8002484:	430a      	orrs	r2, r1
 8002486:	635a      	str	r2, [r3, #52]	; 0x34
 8002488:	e040      	b.n	800250c <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR2_RK(ADC_SQR2_SQ5, sConfig->Rank)    ,
                 ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 10 to 14U */
    else if (sConfig->Rank < 15U)
 800248a:	683b      	ldr	r3, [r7, #0]
 800248c:	685b      	ldr	r3, [r3, #4]
 800248e:	2b0e      	cmp	r3, #14
 8002490:	d81e      	bhi.n	80024d0 <HAL_ADC_ConfigChannel+0x108>
    {
      MODIFY_REG(hadc->Instance->SQR3                        ,
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	681b      	ldr	r3, [r3, #0]
 8002496:	6b99      	ldr	r1, [r3, #56]	; 0x38
 8002498:	683b      	ldr	r3, [r7, #0]
 800249a:	685a      	ldr	r2, [r3, #4]
 800249c:	4613      	mov	r3, r2
 800249e:	005b      	lsls	r3, r3, #1
 80024a0:	4413      	add	r3, r2
 80024a2:	005b      	lsls	r3, r3, #1
 80024a4:	3b3c      	subs	r3, #60	; 0x3c
 80024a6:	221f      	movs	r2, #31
 80024a8:	fa02 f303 	lsl.w	r3, r2, r3
 80024ac:	43db      	mvns	r3, r3
 80024ae:	4019      	ands	r1, r3
 80024b0:	683b      	ldr	r3, [r7, #0]
 80024b2:	6818      	ldr	r0, [r3, #0]
 80024b4:	683b      	ldr	r3, [r7, #0]
 80024b6:	685a      	ldr	r2, [r3, #4]
 80024b8:	4613      	mov	r3, r2
 80024ba:	005b      	lsls	r3, r3, #1
 80024bc:	4413      	add	r3, r2
 80024be:	005b      	lsls	r3, r3, #1
 80024c0:	3b3c      	subs	r3, #60	; 0x3c
 80024c2:	fa00 f203 	lsl.w	r2, r0, r3
 80024c6:	687b      	ldr	r3, [r7, #4]
 80024c8:	681b      	ldr	r3, [r3, #0]
 80024ca:	430a      	orrs	r2, r1
 80024cc:	639a      	str	r2, [r3, #56]	; 0x38
 80024ce:	e01d      	b.n	800250c <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 15 to 16U */
    else
    {   
      MODIFY_REG(hadc->Instance->SQR4                        ,
 80024d0:	687b      	ldr	r3, [r7, #4]
 80024d2:	681b      	ldr	r3, [r3, #0]
 80024d4:	6bd9      	ldr	r1, [r3, #60]	; 0x3c
 80024d6:	683b      	ldr	r3, [r7, #0]
 80024d8:	685a      	ldr	r2, [r3, #4]
 80024da:	4613      	mov	r3, r2
 80024dc:	005b      	lsls	r3, r3, #1
 80024de:	4413      	add	r3, r2
 80024e0:	005b      	lsls	r3, r3, #1
 80024e2:	3b5a      	subs	r3, #90	; 0x5a
 80024e4:	221f      	movs	r2, #31
 80024e6:	fa02 f303 	lsl.w	r3, r2, r3
 80024ea:	43db      	mvns	r3, r3
 80024ec:	4019      	ands	r1, r3
 80024ee:	683b      	ldr	r3, [r7, #0]
 80024f0:	6818      	ldr	r0, [r3, #0]
 80024f2:	683b      	ldr	r3, [r7, #0]
 80024f4:	685a      	ldr	r2, [r3, #4]
 80024f6:	4613      	mov	r3, r2
 80024f8:	005b      	lsls	r3, r3, #1
 80024fa:	4413      	add	r3, r2
 80024fc:	005b      	lsls	r3, r3, #1
 80024fe:	3b5a      	subs	r3, #90	; 0x5a
 8002500:	fa00 f203 	lsl.w	r2, r0, r3
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	681b      	ldr	r3, [r3, #0]
 8002508:	430a      	orrs	r2, r1
 800250a:	63da      	str	r2, [r3, #60]	; 0x3c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel sampling time                                                 */
  /*  - Channel offset                                                        */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc) == RESET)
 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	681b      	ldr	r3, [r3, #0]
 8002510:	689b      	ldr	r3, [r3, #8]
 8002512:	f003 030c 	and.w	r3, r3, #12
 8002516:	2b00      	cmp	r3, #0
 8002518:	f040 80e5 	bne.w	80026e6 <HAL_ADC_ConfigChannel+0x31e>
  {
    /* Channel sampling time configuration */
    /* For channels 10 to 18U */
    if (sConfig->Channel >= ADC_CHANNEL_10)
 800251c:	683b      	ldr	r3, [r7, #0]
 800251e:	681b      	ldr	r3, [r3, #0]
 8002520:	2b09      	cmp	r3, #9
 8002522:	d91c      	bls.n	800255e <HAL_ADC_ConfigChannel+0x196>
    {
      MODIFY_REG(hadc->Instance->SMPR2                             ,
 8002524:	687b      	ldr	r3, [r7, #4]
 8002526:	681b      	ldr	r3, [r3, #0]
 8002528:	6999      	ldr	r1, [r3, #24]
 800252a:	683b      	ldr	r3, [r7, #0]
 800252c:	681a      	ldr	r2, [r3, #0]
 800252e:	4613      	mov	r3, r2
 8002530:	005b      	lsls	r3, r3, #1
 8002532:	4413      	add	r3, r2
 8002534:	3b1e      	subs	r3, #30
 8002536:	2207      	movs	r2, #7
 8002538:	fa02 f303 	lsl.w	r3, r2, r3
 800253c:	43db      	mvns	r3, r3
 800253e:	4019      	ands	r1, r3
 8002540:	683b      	ldr	r3, [r7, #0]
 8002542:	6898      	ldr	r0, [r3, #8]
 8002544:	683b      	ldr	r3, [r7, #0]
 8002546:	681a      	ldr	r2, [r3, #0]
 8002548:	4613      	mov	r3, r2
 800254a:	005b      	lsls	r3, r3, #1
 800254c:	4413      	add	r3, r2
 800254e:	3b1e      	subs	r3, #30
 8002550:	fa00 f203 	lsl.w	r2, r0, r3
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	681b      	ldr	r3, [r3, #0]
 8002558:	430a      	orrs	r2, r1
 800255a:	619a      	str	r2, [r3, #24]
 800255c:	e019      	b.n	8002592 <HAL_ADC_ConfigChannel+0x1ca>
                 ADC_SMPR2(ADC_SMPR2_SMP10, sConfig->Channel)      ,
                 ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
    }
    else /* For channels 1 to 9U */
    {
      MODIFY_REG(hadc->Instance->SMPR1                             ,
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	681b      	ldr	r3, [r3, #0]
 8002562:	6959      	ldr	r1, [r3, #20]
 8002564:	683b      	ldr	r3, [r7, #0]
 8002566:	681a      	ldr	r2, [r3, #0]
 8002568:	4613      	mov	r3, r2
 800256a:	005b      	lsls	r3, r3, #1
 800256c:	4413      	add	r3, r2
 800256e:	2207      	movs	r2, #7
 8002570:	fa02 f303 	lsl.w	r3, r2, r3
 8002574:	43db      	mvns	r3, r3
 8002576:	4019      	ands	r1, r3
 8002578:	683b      	ldr	r3, [r7, #0]
 800257a:	6898      	ldr	r0, [r3, #8]
 800257c:	683b      	ldr	r3, [r7, #0]
 800257e:	681a      	ldr	r2, [r3, #0]
 8002580:	4613      	mov	r3, r2
 8002582:	005b      	lsls	r3, r3, #1
 8002584:	4413      	add	r3, r2
 8002586:	fa00 f203 	lsl.w	r2, r0, r3
 800258a:	687b      	ldr	r3, [r7, #4]
 800258c:	681b      	ldr	r3, [r3, #0]
 800258e:	430a      	orrs	r2, r1
 8002590:	615a      	str	r2, [r3, #20]
    /* Configure the offset: offset enable/disable, channel, offset value */

    /* Shift the offset in function of the selected ADC resolution. */
    /* Offset has to be left-aligned on bit 11U, the LSB (right bits) are set  */
    /* to 0.                                                                  */
    tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, sConfig->Offset);
 8002592:	683b      	ldr	r3, [r7, #0]
 8002594:	695a      	ldr	r2, [r3, #20]
 8002596:	687b      	ldr	r3, [r7, #4]
 8002598:	681b      	ldr	r3, [r3, #0]
 800259a:	68db      	ldr	r3, [r3, #12]
 800259c:	08db      	lsrs	r3, r3, #3
 800259e:	f003 0303 	and.w	r3, r3, #3
 80025a2:	005b      	lsls	r3, r3, #1
 80025a4:	fa02 f303 	lsl.w	r3, r2, r3
 80025a8:	663b      	str	r3, [r7, #96]	; 0x60
    
    /* Configure the selected offset register:                                */
    /* - Enable offset                                                        */
    /* - Set channel number                                                   */
    /* - Set offset value                                                     */
    switch (sConfig->OffsetNumber)
 80025aa:	683b      	ldr	r3, [r7, #0]
 80025ac:	691b      	ldr	r3, [r3, #16]
 80025ae:	3b01      	subs	r3, #1
 80025b0:	2b03      	cmp	r3, #3
 80025b2:	d84f      	bhi.n	8002654 <HAL_ADC_ConfigChannel+0x28c>
 80025b4:	a201      	add	r2, pc, #4	; (adr r2, 80025bc <HAL_ADC_ConfigChannel+0x1f4>)
 80025b6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80025ba:	bf00      	nop
 80025bc:	080025cd 	.word	0x080025cd
 80025c0:	080025ef 	.word	0x080025ef
 80025c4:	08002611 	.word	0x08002611
 80025c8:	08002633 	.word	0x08002633
    {
    case ADC_OFFSET_1:
      /* Configure offset register 1U */
      MODIFY_REG(hadc->Instance->OFR1               ,
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	681b      	ldr	r3, [r3, #0]
 80025d0:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80025d2:	4b9e      	ldr	r3, [pc, #632]	; (800284c <HAL_ADC_ConfigChannel+0x484>)
 80025d4:	4013      	ands	r3, r2
 80025d6:	683a      	ldr	r2, [r7, #0]
 80025d8:	6812      	ldr	r2, [r2, #0]
 80025da:	0691      	lsls	r1, r2, #26
 80025dc:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80025de:	430a      	orrs	r2, r1
 80025e0:	431a      	orrs	r2, r3
 80025e2:	687b      	ldr	r3, [r7, #4]
 80025e4:	681b      	ldr	r3, [r3, #0]
 80025e6:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 80025ea:	661a      	str	r2, [r3, #96]	; 0x60
                 ADC_OFR1_OFFSET1_CH |
                 ADC_OFR1_OFFSET1                   ,
                 ADC_OFR1_OFFSET1_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 80025ec:	e07e      	b.n	80026ec <HAL_ADC_ConfigChannel+0x324>
    
    case ADC_OFFSET_2:
      /* Configure offset register 2U */
      MODIFY_REG(hadc->Instance->OFR2               ,
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	681b      	ldr	r3, [r3, #0]
 80025f2:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 80025f4:	4b95      	ldr	r3, [pc, #596]	; (800284c <HAL_ADC_ConfigChannel+0x484>)
 80025f6:	4013      	ands	r3, r2
 80025f8:	683a      	ldr	r2, [r7, #0]
 80025fa:	6812      	ldr	r2, [r2, #0]
 80025fc:	0691      	lsls	r1, r2, #26
 80025fe:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8002600:	430a      	orrs	r2, r1
 8002602:	431a      	orrs	r2, r3
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	681b      	ldr	r3, [r3, #0]
 8002608:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 800260c:	665a      	str	r2, [r3, #100]	; 0x64
                 ADC_OFR2_OFFSET2_CH |
                 ADC_OFR2_OFFSET2                   ,
                 ADC_OFR2_OFFSET2_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 800260e:	e06d      	b.n	80026ec <HAL_ADC_ConfigChannel+0x324>
        
    case ADC_OFFSET_3:
      /* Configure offset register 3U */
      MODIFY_REG(hadc->Instance->OFR3               ,
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	681b      	ldr	r3, [r3, #0]
 8002614:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 8002616:	4b8d      	ldr	r3, [pc, #564]	; (800284c <HAL_ADC_ConfigChannel+0x484>)
 8002618:	4013      	ands	r3, r2
 800261a:	683a      	ldr	r2, [r7, #0]
 800261c:	6812      	ldr	r2, [r2, #0]
 800261e:	0691      	lsls	r1, r2, #26
 8002620:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8002622:	430a      	orrs	r2, r1
 8002624:	431a      	orrs	r2, r3
 8002626:	687b      	ldr	r3, [r7, #4]
 8002628:	681b      	ldr	r3, [r3, #0]
 800262a:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 800262e:	669a      	str	r2, [r3, #104]	; 0x68
                 ADC_OFR3_OFFSET3_CH |
                 ADC_OFR3_OFFSET3                   ,
                 ADC_OFR3_OFFSET3_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 8002630:	e05c      	b.n	80026ec <HAL_ADC_ConfigChannel+0x324>
    
    case ADC_OFFSET_4:
      /* Configure offset register 4U */
      MODIFY_REG(hadc->Instance->OFR4               ,
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	681b      	ldr	r3, [r3, #0]
 8002636:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 8002638:	4b84      	ldr	r3, [pc, #528]	; (800284c <HAL_ADC_ConfigChannel+0x484>)
 800263a:	4013      	ands	r3, r2
 800263c:	683a      	ldr	r2, [r7, #0]
 800263e:	6812      	ldr	r2, [r2, #0]
 8002640:	0691      	lsls	r1, r2, #26
 8002642:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8002644:	430a      	orrs	r2, r1
 8002646:	431a      	orrs	r2, r3
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	681b      	ldr	r3, [r3, #0]
 800264c:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8002650:	66da      	str	r2, [r3, #108]	; 0x6c
                 ADC_OFR4_OFFSET4_CH |
                 ADC_OFR4_OFFSET4                   ,
                 ADC_OFR4_OFFSET4_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 8002652:	e04b      	b.n	80026ec <HAL_ADC_ConfigChannel+0x324>
    
    /* Case ADC_OFFSET_NONE */
    default :
    /* Scan OFR1, OFR2, OFR3, OFR4 to check if the selected channel is        */
    /* enabled. If this is the case, offset OFRx is disabled.                 */
      if (((hadc->Instance->OFR1) & ADC_OFR1_OFFSET1_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	681b      	ldr	r3, [r3, #0]
 8002658:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800265a:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 800265e:	683b      	ldr	r3, [r7, #0]
 8002660:	681b      	ldr	r3, [r3, #0]
 8002662:	069b      	lsls	r3, r3, #26
 8002664:	429a      	cmp	r2, r3
 8002666:	d107      	bne.n	8002678 <HAL_ADC_ConfigChannel+0x2b0>
      {
        /* Disable offset OFR1*/
        CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_OFFSET1_EN);
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	681b      	ldr	r3, [r3, #0]
 800266c:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 800266e:	687b      	ldr	r3, [r7, #4]
 8002670:	681b      	ldr	r3, [r3, #0]
 8002672:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8002676:	661a      	str	r2, [r3, #96]	; 0x60
      }
      if (((hadc->Instance->OFR2) & ADC_OFR2_OFFSET2_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8002678:	687b      	ldr	r3, [r7, #4]
 800267a:	681b      	ldr	r3, [r3, #0]
 800267c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800267e:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8002682:	683b      	ldr	r3, [r7, #0]
 8002684:	681b      	ldr	r3, [r3, #0]
 8002686:	069b      	lsls	r3, r3, #26
 8002688:	429a      	cmp	r2, r3
 800268a:	d107      	bne.n	800269c <HAL_ADC_ConfigChannel+0x2d4>
      {
        /* Disable offset OFR2*/
        CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_OFFSET2_EN); 
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	681b      	ldr	r3, [r3, #0]
 8002690:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	681b      	ldr	r3, [r3, #0]
 8002696:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 800269a:	665a      	str	r2, [r3, #100]	; 0x64
      }
      if (((hadc->Instance->OFR3) & ADC_OFR3_OFFSET3_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	681b      	ldr	r3, [r3, #0]
 80026a0:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80026a2:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80026a6:	683b      	ldr	r3, [r7, #0]
 80026a8:	681b      	ldr	r3, [r3, #0]
 80026aa:	069b      	lsls	r3, r3, #26
 80026ac:	429a      	cmp	r2, r3
 80026ae:	d107      	bne.n	80026c0 <HAL_ADC_ConfigChannel+0x2f8>
      {
        /* Disable offset OFR3*/
        CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_OFFSET3_EN);
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	681b      	ldr	r3, [r3, #0]
 80026b4:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 80026b6:	687b      	ldr	r3, [r7, #4]
 80026b8:	681b      	ldr	r3, [r3, #0]
 80026ba:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 80026be:	669a      	str	r2, [r3, #104]	; 0x68
      }
      if (((hadc->Instance->OFR4) & ADC_OFR4_OFFSET4_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	681b      	ldr	r3, [r3, #0]
 80026c4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80026c6:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80026ca:	683b      	ldr	r3, [r7, #0]
 80026cc:	681b      	ldr	r3, [r3, #0]
 80026ce:	069b      	lsls	r3, r3, #26
 80026d0:	429a      	cmp	r2, r3
 80026d2:	d10a      	bne.n	80026ea <HAL_ADC_ConfigChannel+0x322>
      {
        /* Disable offset OFR4*/
        CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_OFFSET4_EN);
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	681b      	ldr	r3, [r3, #0]
 80026d8:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 80026da:	687b      	ldr	r3, [r7, #4]
 80026dc:	681b      	ldr	r3, [r3, #0]
 80026de:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 80026e2:	66da      	str	r2, [r3, #108]	; 0x6c
      }
      break;
 80026e4:	e001      	b.n	80026ea <HAL_ADC_ConfigChannel+0x322>
    }

  }
 80026e6:	bf00      	nop
 80026e8:	e000      	b.n	80026ec <HAL_ADC_ConfigChannel+0x324>
      break;
 80026ea:	bf00      	nop

  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated only when ADC is disabled:                */
  /*  - Single or differential mode                                           */
  /*  - Internal measurement channels: Vbat/VrefInt/TempSensor                */
  if (ADC_IS_ENABLE(hadc) == RESET)
 80026ec:	687b      	ldr	r3, [r7, #4]
 80026ee:	681b      	ldr	r3, [r3, #0]
 80026f0:	689b      	ldr	r3, [r3, #8]
 80026f2:	f003 0303 	and.w	r3, r3, #3
 80026f6:	2b01      	cmp	r3, #1
 80026f8:	d108      	bne.n	800270c <HAL_ADC_ConfigChannel+0x344>
 80026fa:	687b      	ldr	r3, [r7, #4]
 80026fc:	681b      	ldr	r3, [r3, #0]
 80026fe:	681b      	ldr	r3, [r3, #0]
 8002700:	f003 0301 	and.w	r3, r3, #1
 8002704:	2b01      	cmp	r3, #1
 8002706:	d101      	bne.n	800270c <HAL_ADC_ConfigChannel+0x344>
 8002708:	2301      	movs	r3, #1
 800270a:	e000      	b.n	800270e <HAL_ADC_ConfigChannel+0x346>
 800270c:	2300      	movs	r3, #0
 800270e:	2b00      	cmp	r3, #0
 8002710:	f040 810b 	bne.w	800292a <HAL_ADC_ConfigChannel+0x562>
  {
    /* Configuration of differential mode */
    if (sConfig->SingleDiff != ADC_DIFFERENTIAL_ENDED)
 8002714:	683b      	ldr	r3, [r7, #0]
 8002716:	68db      	ldr	r3, [r3, #12]
 8002718:	2b01      	cmp	r3, #1
 800271a:	d00f      	beq.n	800273c <HAL_ADC_ConfigChannel+0x374>
    {
      /* Disable differential mode (default mode: single-ended) */
      CLEAR_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	681b      	ldr	r3, [r3, #0]
 8002720:	f8d3 10b0 	ldr.w	r1, [r3, #176]	; 0xb0
 8002724:	683b      	ldr	r3, [r7, #0]
 8002726:	681b      	ldr	r3, [r3, #0]
 8002728:	2201      	movs	r2, #1
 800272a:	fa02 f303 	lsl.w	r3, r2, r3
 800272e:	43da      	mvns	r2, r3
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	681b      	ldr	r3, [r3, #0]
 8002734:	400a      	ands	r2, r1
 8002736:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
 800273a:	e049      	b.n	80027d0 <HAL_ADC_ConfigChannel+0x408>
    }
    else
    {
      /* Enable differential mode */
      SET_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	681b      	ldr	r3, [r3, #0]
 8002740:	f8d3 10b0 	ldr.w	r1, [r3, #176]	; 0xb0
 8002744:	683b      	ldr	r3, [r7, #0]
 8002746:	681b      	ldr	r3, [r3, #0]
 8002748:	2201      	movs	r2, #1
 800274a:	409a      	lsls	r2, r3
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	681b      	ldr	r3, [r3, #0]
 8002750:	430a      	orrs	r2, r1
 8002752:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
      
      /* Channel sampling time configuration (channel ADC_INx +1              */
      /* corresponding to differential negative input).                       */
      /* For channels 10 to 18U */
      if (sConfig->Channel >= ADC_CHANNEL_10)
 8002756:	683b      	ldr	r3, [r7, #0]
 8002758:	681b      	ldr	r3, [r3, #0]
 800275a:	2b09      	cmp	r3, #9
 800275c:	d91c      	bls.n	8002798 <HAL_ADC_ConfigChannel+0x3d0>
      {
        MODIFY_REG(hadc->Instance->SMPR2,
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	681b      	ldr	r3, [r3, #0]
 8002762:	6999      	ldr	r1, [r3, #24]
 8002764:	683b      	ldr	r3, [r7, #0]
 8002766:	681a      	ldr	r2, [r3, #0]
 8002768:	4613      	mov	r3, r2
 800276a:	005b      	lsls	r3, r3, #1
 800276c:	4413      	add	r3, r2
 800276e:	3b1b      	subs	r3, #27
 8002770:	2207      	movs	r2, #7
 8002772:	fa02 f303 	lsl.w	r3, r2, r3
 8002776:	43db      	mvns	r3, r3
 8002778:	4019      	ands	r1, r3
 800277a:	683b      	ldr	r3, [r7, #0]
 800277c:	6898      	ldr	r0, [r3, #8]
 800277e:	683b      	ldr	r3, [r7, #0]
 8002780:	681a      	ldr	r2, [r3, #0]
 8002782:	4613      	mov	r3, r2
 8002784:	005b      	lsls	r3, r3, #1
 8002786:	4413      	add	r3, r2
 8002788:	3b1b      	subs	r3, #27
 800278a:	fa00 f203 	lsl.w	r2, r0, r3
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	681b      	ldr	r3, [r3, #0]
 8002792:	430a      	orrs	r2, r1
 8002794:	619a      	str	r2, [r3, #24]
 8002796:	e01b      	b.n	80027d0 <HAL_ADC_ConfigChannel+0x408>
                   ADC_SMPR2(ADC_SMPR2_SMP10, sConfig->Channel +1U)      ,
                   ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel +1U) );
      }
      else /* For channels 1 to 9U */
      {
        MODIFY_REG(hadc->Instance->SMPR1,
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	681b      	ldr	r3, [r3, #0]
 800279c:	6959      	ldr	r1, [r3, #20]
 800279e:	683b      	ldr	r3, [r7, #0]
 80027a0:	681b      	ldr	r3, [r3, #0]
 80027a2:	1c5a      	adds	r2, r3, #1
 80027a4:	4613      	mov	r3, r2
 80027a6:	005b      	lsls	r3, r3, #1
 80027a8:	4413      	add	r3, r2
 80027aa:	2207      	movs	r2, #7
 80027ac:	fa02 f303 	lsl.w	r3, r2, r3
 80027b0:	43db      	mvns	r3, r3
 80027b2:	4019      	ands	r1, r3
 80027b4:	683b      	ldr	r3, [r7, #0]
 80027b6:	6898      	ldr	r0, [r3, #8]
 80027b8:	683b      	ldr	r3, [r7, #0]
 80027ba:	681b      	ldr	r3, [r3, #0]
 80027bc:	1c5a      	adds	r2, r3, #1
 80027be:	4613      	mov	r3, r2
 80027c0:	005b      	lsls	r3, r3, #1
 80027c2:	4413      	add	r3, r2
 80027c4:	fa00 f203 	lsl.w	r2, r0, r3
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	681b      	ldr	r3, [r3, #0]
 80027cc:	430a      	orrs	r2, r1
 80027ce:	615a      	str	r2, [r3, #20]
       
    /* Configuration of common ADC parameters                                 */
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may be up to 4 ADC and 2 common   */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80027d0:	4b1f      	ldr	r3, [pc, #124]	; (8002850 <HAL_ADC_ConfigChannel+0x488>)
 80027d2:	65fb      	str	r3, [r7, #92]	; 0x5c
  
    /* If the requested internal measurement path has already been enabled,   */
    /* bypass the configuration processing.                                   */
    if (( (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 80027d4:	683b      	ldr	r3, [r7, #0]
 80027d6:	681b      	ldr	r3, [r3, #0]
 80027d8:	2b10      	cmp	r3, #16
 80027da:	d105      	bne.n	80027e8 <HAL_ADC_ConfigChannel+0x420>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_TSEN))            ) ||
 80027dc:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80027de:	689b      	ldr	r3, [r3, #8]
 80027e0:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
    if (( (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 80027e4:	2b00      	cmp	r3, #0
 80027e6:	d015      	beq.n	8002814 <HAL_ADC_ConfigChannel+0x44c>
        ( (sConfig->Channel == ADC_CHANNEL_VBAT)       &&
 80027e8:	683b      	ldr	r3, [r7, #0]
 80027ea:	681b      	ldr	r3, [r3, #0]
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_TSEN))            ) ||
 80027ec:	2b11      	cmp	r3, #17
 80027ee:	d105      	bne.n	80027fc <HAL_ADC_ConfigChannel+0x434>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VBATEN))          ) ||
 80027f0:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80027f2:	689b      	ldr	r3, [r3, #8]
 80027f4:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
        ( (sConfig->Channel == ADC_CHANNEL_VBAT)       &&
 80027f8:	2b00      	cmp	r3, #0
 80027fa:	d00b      	beq.n	8002814 <HAL_ADC_ConfigChannel+0x44c>
        ( (sConfig->Channel == ADC_CHANNEL_VREFINT)    &&
 80027fc:	683b      	ldr	r3, [r7, #0]
 80027fe:	681b      	ldr	r3, [r3, #0]
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VBATEN))          ) ||
 8002800:	2b12      	cmp	r3, #18
 8002802:	f040 8092 	bne.w	800292a <HAL_ADC_ConfigChannel+0x562>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VREFEN)))
 8002806:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002808:	689b      	ldr	r3, [r3, #8]
 800280a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
        ( (sConfig->Channel == ADC_CHANNEL_VREFINT)    &&
 800280e:	2b00      	cmp	r3, #0
 8002810:	f040 808b 	bne.w	800292a <HAL_ADC_ConfigChannel+0x562>
       )
    {
      /* Configuration of common ADC parameters (continuation)                */
      /* Set handle of the other ADC sharing the same common register         */
      ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	681b      	ldr	r3, [r3, #0]
 8002818:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800281c:	d102      	bne.n	8002824 <HAL_ADC_ConfigChannel+0x45c>
 800281e:	4b0d      	ldr	r3, [pc, #52]	; (8002854 <HAL_ADC_ConfigChannel+0x48c>)
 8002820:	60fb      	str	r3, [r7, #12]
 8002822:	e002      	b.n	800282a <HAL_ADC_ConfigChannel+0x462>
 8002824:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8002828:	60fb      	str	r3, [r7, #12]
      
      /* Software is allowed to change common parameters only when all ADCs   */
      /* of the common group are disabled.                                    */
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 800282a:	687b      	ldr	r3, [r7, #4]
 800282c:	681b      	ldr	r3, [r3, #0]
 800282e:	689b      	ldr	r3, [r3, #8]
 8002830:	f003 0303 	and.w	r3, r3, #3
 8002834:	2b01      	cmp	r3, #1
 8002836:	d10f      	bne.n	8002858 <HAL_ADC_ConfigChannel+0x490>
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	681b      	ldr	r3, [r3, #0]
 800283c:	681b      	ldr	r3, [r3, #0]
 800283e:	f003 0301 	and.w	r3, r3, #1
 8002842:	2b01      	cmp	r3, #1
 8002844:	d108      	bne.n	8002858 <HAL_ADC_ConfigChannel+0x490>
 8002846:	2301      	movs	r3, #1
 8002848:	e007      	b.n	800285a <HAL_ADC_ConfigChannel+0x492>
 800284a:	bf00      	nop
 800284c:	83fff000 	.word	0x83fff000
 8002850:	50000300 	.word	0x50000300
 8002854:	50000100 	.word	0x50000100
 8002858:	2300      	movs	r3, #0
 800285a:	2b00      	cmp	r3, #0
 800285c:	d150      	bne.n	8002900 <HAL_ADC_ConfigChannel+0x538>
          ( (tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 800285e:	68fb      	ldr	r3, [r7, #12]
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 8002860:	2b00      	cmp	r3, #0
 8002862:	d010      	beq.n	8002886 <HAL_ADC_ConfigChannel+0x4be>
            (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )   )
 8002864:	68fb      	ldr	r3, [r7, #12]
 8002866:	689b      	ldr	r3, [r3, #8]
 8002868:	f003 0303 	and.w	r3, r3, #3
 800286c:	2b01      	cmp	r3, #1
 800286e:	d107      	bne.n	8002880 <HAL_ADC_ConfigChannel+0x4b8>
 8002870:	68fb      	ldr	r3, [r7, #12]
 8002872:	681b      	ldr	r3, [r3, #0]
 8002874:	f003 0301 	and.w	r3, r3, #1
 8002878:	2b01      	cmp	r3, #1
 800287a:	d101      	bne.n	8002880 <HAL_ADC_ConfigChannel+0x4b8>
 800287c:	2301      	movs	r3, #1
 800287e:	e000      	b.n	8002882 <HAL_ADC_ConfigChannel+0x4ba>
 8002880:	2300      	movs	r3, #0
          ( (tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8002882:	2b00      	cmp	r3, #0
 8002884:	d13c      	bne.n	8002900 <HAL_ADC_ConfigChannel+0x538>
      {
        /* If Channel_16 is selected, enable Temp. sensor measurement path    */
        /* Note: Temp. sensor internal channels available on ADC1 only        */
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8002886:	683b      	ldr	r3, [r7, #0]
 8002888:	681b      	ldr	r3, [r3, #0]
 800288a:	2b10      	cmp	r3, #16
 800288c:	d11d      	bne.n	80028ca <HAL_ADC_ConfigChannel+0x502>
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	681b      	ldr	r3, [r3, #0]
 8002892:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002896:	d118      	bne.n	80028ca <HAL_ADC_ConfigChannel+0x502>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_TSEN);
 8002898:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800289a:	689b      	ldr	r3, [r3, #8]
 800289c:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 80028a0:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80028a2:	609a      	str	r2, [r3, #8]
          
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80028a4:	4b27      	ldr	r3, [pc, #156]	; (8002944 <HAL_ADC_ConfigChannel+0x57c>)
 80028a6:	681b      	ldr	r3, [r3, #0]
 80028a8:	4a27      	ldr	r2, [pc, #156]	; (8002948 <HAL_ADC_ConfigChannel+0x580>)
 80028aa:	fba2 2303 	umull	r2, r3, r2, r3
 80028ae:	0c9a      	lsrs	r2, r3, #18
 80028b0:	4613      	mov	r3, r2
 80028b2:	009b      	lsls	r3, r3, #2
 80028b4:	4413      	add	r3, r2
 80028b6:	005b      	lsls	r3, r3, #1
 80028b8:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80028ba:	e002      	b.n	80028c2 <HAL_ADC_ConfigChannel+0x4fa>
          {
            wait_loop_index--;
 80028bc:	68bb      	ldr	r3, [r7, #8]
 80028be:	3b01      	subs	r3, #1
 80028c0:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80028c2:	68bb      	ldr	r3, [r7, #8]
 80028c4:	2b00      	cmp	r3, #0
 80028c6:	d1f9      	bne.n	80028bc <HAL_ADC_ConfigChannel+0x4f4>
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 80028c8:	e02e      	b.n	8002928 <HAL_ADC_ConfigChannel+0x560>
          }
        }
        /* If Channel_17 is selected, enable VBAT measurement path            */
        /* Note: VBAT internal channels available on ADC1 only                */
        else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && (hadc->Instance == ADC1))
 80028ca:	683b      	ldr	r3, [r7, #0]
 80028cc:	681b      	ldr	r3, [r3, #0]
 80028ce:	2b11      	cmp	r3, #17
 80028d0:	d10b      	bne.n	80028ea <HAL_ADC_ConfigChannel+0x522>
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	681b      	ldr	r3, [r3, #0]
 80028d6:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80028da:	d106      	bne.n	80028ea <HAL_ADC_ConfigChannel+0x522>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VBATEN);
 80028dc:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80028de:	689b      	ldr	r3, [r3, #8]
 80028e0:	f043 7280 	orr.w	r2, r3, #16777216	; 0x1000000
 80028e4:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80028e6:	609a      	str	r2, [r3, #8]
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 80028e8:	e01e      	b.n	8002928 <HAL_ADC_ConfigChannel+0x560>
        }
        /* If Channel_18 is selected, enable VREFINT measurement path         */
        /* Note: VrefInt internal channels available on all ADCs, but only    */
        /*       one ADC is allowed to be connected to VrefInt at the same    */
        /*       time.                                                        */
        else if (sConfig->Channel == ADC_CHANNEL_VREFINT)
 80028ea:	683b      	ldr	r3, [r7, #0]
 80028ec:	681b      	ldr	r3, [r3, #0]
 80028ee:	2b12      	cmp	r3, #18
 80028f0:	d11a      	bne.n	8002928 <HAL_ADC_ConfigChannel+0x560>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VREFEN);
 80028f2:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80028f4:	689b      	ldr	r3, [r3, #8]
 80028f6:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 80028fa:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80028fc:	609a      	str	r2, [r3, #8]
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 80028fe:	e013      	b.n	8002928 <HAL_ADC_ConfigChannel+0x560>
      /* enabled and other ADC of the common group are enabled, internal      */
      /* measurement paths cannot be enabled.                                 */
      else  
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002904:	f043 0220 	orr.w	r2, r3, #32
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	641a      	str	r2, [r3, #64]	; 0x40
        
        tmp_hal_status = HAL_ERROR;
 800290c:	2301      	movs	r3, #1
 800290e:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 8002912:	e00a      	b.n	800292a <HAL_ADC_ConfigChannel+0x562>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002918:	f043 0220 	orr.w	r2, r3, #32
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	641a      	str	r2, [r3, #64]	; 0x40
    
    tmp_hal_status = HAL_ERROR;
 8002920:	2301      	movs	r3, #1
 8002922:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 8002926:	e000      	b.n	800292a <HAL_ADC_ConfigChannel+0x562>
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8002928:	bf00      	nop
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	2200      	movs	r2, #0
 800292e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return tmp_hal_status;
 8002932:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
}
 8002936:	4618      	mov	r0, r3
 8002938:	376c      	adds	r7, #108	; 0x6c
 800293a:	46bd      	mov	sp, r7
 800293c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002940:	4770      	bx	lr
 8002942:	bf00      	nop
 8002944:	20000008 	.word	0x20000008
 8002948:	431bde83 	.word	0x431bde83

0800294c <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 800294c:	b580      	push	{r7, lr}
 800294e:	b084      	sub	sp, #16
 8002950:	af00      	add	r7, sp, #0
 8002952:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002954:	2300      	movs	r3, #0
 8002956:	60fb      	str	r3, [r7, #12]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	681b      	ldr	r3, [r3, #0]
 800295c:	689b      	ldr	r3, [r3, #8]
 800295e:	f003 0303 	and.w	r3, r3, #3
 8002962:	2b01      	cmp	r3, #1
 8002964:	d108      	bne.n	8002978 <ADC_Enable+0x2c>
 8002966:	687b      	ldr	r3, [r7, #4]
 8002968:	681b      	ldr	r3, [r3, #0]
 800296a:	681b      	ldr	r3, [r3, #0]
 800296c:	f003 0301 	and.w	r3, r3, #1
 8002970:	2b01      	cmp	r3, #1
 8002972:	d101      	bne.n	8002978 <ADC_Enable+0x2c>
 8002974:	2301      	movs	r3, #1
 8002976:	e000      	b.n	800297a <ADC_Enable+0x2e>
 8002978:	2300      	movs	r3, #0
 800297a:	2b00      	cmp	r3, #0
 800297c:	d143      	bne.n	8002a06 <ADC_Enable+0xba>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if (ADC_ENABLING_CONDITIONS(hadc) == RESET)
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	681b      	ldr	r3, [r3, #0]
 8002982:	689a      	ldr	r2, [r3, #8]
 8002984:	4b22      	ldr	r3, [pc, #136]	; (8002a10 <ADC_Enable+0xc4>)
 8002986:	4013      	ands	r3, r2
 8002988:	2b00      	cmp	r3, #0
 800298a:	d00d      	beq.n	80029a8 <ADC_Enable+0x5c>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002990:	f043 0210 	orr.w	r2, r3, #16
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	641a      	str	r2, [r3, #64]	; 0x40
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800299c:	f043 0201 	orr.w	r2, r3, #1
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	645a      	str	r2, [r3, #68]	; 0x44
      
      return HAL_ERROR;
 80029a4:	2301      	movs	r3, #1
 80029a6:	e02f      	b.n	8002a08 <ADC_Enable+0xbc>
    }
    
    /* Enable the ADC peripheral */
    __HAL_ADC_ENABLE(hadc);
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	681b      	ldr	r3, [r3, #0]
 80029ac:	689a      	ldr	r2, [r3, #8]
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	681b      	ldr	r3, [r3, #0]
 80029b2:	f042 0201 	orr.w	r2, r2, #1
 80029b6:	609a      	str	r2, [r3, #8]
    
    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();  
 80029b8:	f7ff fa80 	bl	8001ebc <HAL_GetTick>
 80029bc:	60f8      	str	r0, [r7, #12]
    
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 80029be:	e01b      	b.n	80029f8 <ADC_Enable+0xac>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80029c0:	f7ff fa7c 	bl	8001ebc <HAL_GetTick>
 80029c4:	4602      	mov	r2, r0
 80029c6:	68fb      	ldr	r3, [r7, #12]
 80029c8:	1ad3      	subs	r3, r2, r3
 80029ca:	2b02      	cmp	r3, #2
 80029cc:	d914      	bls.n	80029f8 <ADC_Enable+0xac>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	681b      	ldr	r3, [r3, #0]
 80029d2:	681b      	ldr	r3, [r3, #0]
 80029d4:	f003 0301 	and.w	r3, r3, #1
 80029d8:	2b01      	cmp	r3, #1
 80029da:	d00d      	beq.n	80029f8 <ADC_Enable+0xac>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029e0:	f043 0210 	orr.w	r2, r3, #16
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	641a      	str	r2, [r3, #64]	; 0x40

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80029e8:	687b      	ldr	r3, [r7, #4]
 80029ea:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80029ec:	f043 0201 	orr.w	r2, r3, #1
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	645a      	str	r2, [r3, #68]	; 0x44

          return HAL_ERROR;
 80029f4:	2301      	movs	r3, #1
 80029f6:	e007      	b.n	8002a08 <ADC_Enable+0xbc>
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	681b      	ldr	r3, [r3, #0]
 80029fc:	681b      	ldr	r3, [r3, #0]
 80029fe:	f003 0301 	and.w	r3, r3, #1
 8002a02:	2b01      	cmp	r3, #1
 8002a04:	d1dc      	bne.n	80029c0 <ADC_Enable+0x74>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8002a06:	2300      	movs	r3, #0
}
 8002a08:	4618      	mov	r0, r3
 8002a0a:	3710      	adds	r7, #16
 8002a0c:	46bd      	mov	sp, r7
 8002a0e:	bd80      	pop	{r7, pc}
 8002a10:	8000003f 	.word	0x8000003f

08002a14 <ADC_Disable>:
  *         stopped.
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef* hadc)
{
 8002a14:	b580      	push	{r7, lr}
 8002a16:	b084      	sub	sp, #16
 8002a18:	af00      	add	r7, sp, #0
 8002a1a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002a1c:	2300      	movs	r3, #0
 8002a1e:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /* disabled.                                                                */
  if (ADC_IS_ENABLE(hadc) != RESET )
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	681b      	ldr	r3, [r3, #0]
 8002a24:	689b      	ldr	r3, [r3, #8]
 8002a26:	f003 0303 	and.w	r3, r3, #3
 8002a2a:	2b01      	cmp	r3, #1
 8002a2c:	d108      	bne.n	8002a40 <ADC_Disable+0x2c>
 8002a2e:	687b      	ldr	r3, [r7, #4]
 8002a30:	681b      	ldr	r3, [r3, #0]
 8002a32:	681b      	ldr	r3, [r3, #0]
 8002a34:	f003 0301 	and.w	r3, r3, #1
 8002a38:	2b01      	cmp	r3, #1
 8002a3a:	d101      	bne.n	8002a40 <ADC_Disable+0x2c>
 8002a3c:	2301      	movs	r3, #1
 8002a3e:	e000      	b.n	8002a42 <ADC_Disable+0x2e>
 8002a40:	2300      	movs	r3, #0
 8002a42:	2b00      	cmp	r3, #0
 8002a44:	d047      	beq.n	8002ad6 <ADC_Disable+0xc2>
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if (ADC_DISABLING_CONDITIONS(hadc) != RESET)
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	681b      	ldr	r3, [r3, #0]
 8002a4a:	689b      	ldr	r3, [r3, #8]
 8002a4c:	f003 030d 	and.w	r3, r3, #13
 8002a50:	2b01      	cmp	r3, #1
 8002a52:	d10f      	bne.n	8002a74 <ADC_Disable+0x60>
    {
      /* Disable the ADC peripheral */
      __HAL_ADC_DISABLE(hadc);
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	681b      	ldr	r3, [r3, #0]
 8002a58:	689a      	ldr	r2, [r3, #8]
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	681b      	ldr	r3, [r3, #0]
 8002a5e:	f042 0202 	orr.w	r2, r2, #2
 8002a62:	609a      	str	r2, [r3, #8]
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	681b      	ldr	r3, [r3, #0]
 8002a68:	2203      	movs	r2, #3
 8002a6a:	601a      	str	r2, [r3, #0]
      
      return HAL_ERROR;
    }
     
    /* Wait for ADC effectively disabled */
    tickstart = HAL_GetTick();
 8002a6c:	f7ff fa26 	bl	8001ebc <HAL_GetTick>
 8002a70:	60f8      	str	r0, [r7, #12]
    
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 8002a72:	e029      	b.n	8002ac8 <ADC_Disable+0xb4>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a78:	f043 0210 	orr.w	r2, r3, #16
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	641a      	str	r2, [r3, #64]	; 0x40
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002a84:	f043 0201 	orr.w	r2, r3, #1
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	645a      	str	r2, [r3, #68]	; 0x44
      return HAL_ERROR;
 8002a8c:	2301      	movs	r3, #1
 8002a8e:	e023      	b.n	8002ad8 <ADC_Disable+0xc4>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8002a90:	f7ff fa14 	bl	8001ebc <HAL_GetTick>
 8002a94:	4602      	mov	r2, r0
 8002a96:	68fb      	ldr	r3, [r7, #12]
 8002a98:	1ad3      	subs	r3, r2, r3
 8002a9a:	2b02      	cmp	r3, #2
 8002a9c:	d914      	bls.n	8002ac8 <ADC_Disable+0xb4>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	681b      	ldr	r3, [r3, #0]
 8002aa2:	689b      	ldr	r3, [r3, #8]
 8002aa4:	f003 0301 	and.w	r3, r3, #1
 8002aa8:	2b01      	cmp	r3, #1
 8002aaa:	d10d      	bne.n	8002ac8 <ADC_Disable+0xb4>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ab0:	f043 0210 	orr.w	r2, r3, #16
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	641a      	str	r2, [r3, #64]	; 0x40

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002abc:	f043 0201 	orr.w	r2, r3, #1
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	645a      	str	r2, [r3, #68]	; 0x44

          return HAL_ERROR;
 8002ac4:	2301      	movs	r3, #1
 8002ac6:	e007      	b.n	8002ad8 <ADC_Disable+0xc4>
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	681b      	ldr	r3, [r3, #0]
 8002acc:	689b      	ldr	r3, [r3, #8]
 8002ace:	f003 0301 	and.w	r3, r3, #1
 8002ad2:	2b01      	cmp	r3, #1
 8002ad4:	d0dc      	beq.n	8002a90 <ADC_Disable+0x7c>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8002ad6:	2300      	movs	r3, #0
}
 8002ad8:	4618      	mov	r0, r3
 8002ada:	3710      	adds	r7, #16
 8002adc:	46bd      	mov	sp, r7
 8002ade:	bd80      	pop	{r7, pc}

08002ae0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002ae0:	b480      	push	{r7}
 8002ae2:	b085      	sub	sp, #20
 8002ae4:	af00      	add	r7, sp, #0
 8002ae6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	f003 0307 	and.w	r3, r3, #7
 8002aee:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002af0:	4b0c      	ldr	r3, [pc, #48]	; (8002b24 <__NVIC_SetPriorityGrouping+0x44>)
 8002af2:	68db      	ldr	r3, [r3, #12]
 8002af4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002af6:	68ba      	ldr	r2, [r7, #8]
 8002af8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002afc:	4013      	ands	r3, r2
 8002afe:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002b00:	68fb      	ldr	r3, [r7, #12]
 8002b02:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002b04:	68bb      	ldr	r3, [r7, #8]
 8002b06:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002b08:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002b0c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002b10:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002b12:	4a04      	ldr	r2, [pc, #16]	; (8002b24 <__NVIC_SetPriorityGrouping+0x44>)
 8002b14:	68bb      	ldr	r3, [r7, #8]
 8002b16:	60d3      	str	r3, [r2, #12]
}
 8002b18:	bf00      	nop
 8002b1a:	3714      	adds	r7, #20
 8002b1c:	46bd      	mov	sp, r7
 8002b1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b22:	4770      	bx	lr
 8002b24:	e000ed00 	.word	0xe000ed00

08002b28 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002b28:	b480      	push	{r7}
 8002b2a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002b2c:	4b04      	ldr	r3, [pc, #16]	; (8002b40 <__NVIC_GetPriorityGrouping+0x18>)
 8002b2e:	68db      	ldr	r3, [r3, #12]
 8002b30:	0a1b      	lsrs	r3, r3, #8
 8002b32:	f003 0307 	and.w	r3, r3, #7
}
 8002b36:	4618      	mov	r0, r3
 8002b38:	46bd      	mov	sp, r7
 8002b3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b3e:	4770      	bx	lr
 8002b40:	e000ed00 	.word	0xe000ed00

08002b44 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002b44:	b480      	push	{r7}
 8002b46:	b083      	sub	sp, #12
 8002b48:	af00      	add	r7, sp, #0
 8002b4a:	4603      	mov	r3, r0
 8002b4c:	6039      	str	r1, [r7, #0]
 8002b4e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002b50:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002b54:	2b00      	cmp	r3, #0
 8002b56:	db0a      	blt.n	8002b6e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002b58:	683b      	ldr	r3, [r7, #0]
 8002b5a:	b2da      	uxtb	r2, r3
 8002b5c:	490c      	ldr	r1, [pc, #48]	; (8002b90 <__NVIC_SetPriority+0x4c>)
 8002b5e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002b62:	0112      	lsls	r2, r2, #4
 8002b64:	b2d2      	uxtb	r2, r2
 8002b66:	440b      	add	r3, r1
 8002b68:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002b6c:	e00a      	b.n	8002b84 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002b6e:	683b      	ldr	r3, [r7, #0]
 8002b70:	b2da      	uxtb	r2, r3
 8002b72:	4908      	ldr	r1, [pc, #32]	; (8002b94 <__NVIC_SetPriority+0x50>)
 8002b74:	79fb      	ldrb	r3, [r7, #7]
 8002b76:	f003 030f 	and.w	r3, r3, #15
 8002b7a:	3b04      	subs	r3, #4
 8002b7c:	0112      	lsls	r2, r2, #4
 8002b7e:	b2d2      	uxtb	r2, r2
 8002b80:	440b      	add	r3, r1
 8002b82:	761a      	strb	r2, [r3, #24]
}
 8002b84:	bf00      	nop
 8002b86:	370c      	adds	r7, #12
 8002b88:	46bd      	mov	sp, r7
 8002b8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b8e:	4770      	bx	lr
 8002b90:	e000e100 	.word	0xe000e100
 8002b94:	e000ed00 	.word	0xe000ed00

08002b98 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002b98:	b480      	push	{r7}
 8002b9a:	b089      	sub	sp, #36	; 0x24
 8002b9c:	af00      	add	r7, sp, #0
 8002b9e:	60f8      	str	r0, [r7, #12]
 8002ba0:	60b9      	str	r1, [r7, #8]
 8002ba2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002ba4:	68fb      	ldr	r3, [r7, #12]
 8002ba6:	f003 0307 	and.w	r3, r3, #7
 8002baa:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002bac:	69fb      	ldr	r3, [r7, #28]
 8002bae:	f1c3 0307 	rsb	r3, r3, #7
 8002bb2:	2b04      	cmp	r3, #4
 8002bb4:	bf28      	it	cs
 8002bb6:	2304      	movcs	r3, #4
 8002bb8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002bba:	69fb      	ldr	r3, [r7, #28]
 8002bbc:	3304      	adds	r3, #4
 8002bbe:	2b06      	cmp	r3, #6
 8002bc0:	d902      	bls.n	8002bc8 <NVIC_EncodePriority+0x30>
 8002bc2:	69fb      	ldr	r3, [r7, #28]
 8002bc4:	3b03      	subs	r3, #3
 8002bc6:	e000      	b.n	8002bca <NVIC_EncodePriority+0x32>
 8002bc8:	2300      	movs	r3, #0
 8002bca:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002bcc:	f04f 32ff 	mov.w	r2, #4294967295
 8002bd0:	69bb      	ldr	r3, [r7, #24]
 8002bd2:	fa02 f303 	lsl.w	r3, r2, r3
 8002bd6:	43da      	mvns	r2, r3
 8002bd8:	68bb      	ldr	r3, [r7, #8]
 8002bda:	401a      	ands	r2, r3
 8002bdc:	697b      	ldr	r3, [r7, #20]
 8002bde:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002be0:	f04f 31ff 	mov.w	r1, #4294967295
 8002be4:	697b      	ldr	r3, [r7, #20]
 8002be6:	fa01 f303 	lsl.w	r3, r1, r3
 8002bea:	43d9      	mvns	r1, r3
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002bf0:	4313      	orrs	r3, r2
         );
}
 8002bf2:	4618      	mov	r0, r3
 8002bf4:	3724      	adds	r7, #36	; 0x24
 8002bf6:	46bd      	mov	sp, r7
 8002bf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bfc:	4770      	bx	lr
	...

08002c00 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002c00:	b580      	push	{r7, lr}
 8002c02:	b082      	sub	sp, #8
 8002c04:	af00      	add	r7, sp, #0
 8002c06:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	3b01      	subs	r3, #1
 8002c0c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002c10:	d301      	bcc.n	8002c16 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002c12:	2301      	movs	r3, #1
 8002c14:	e00f      	b.n	8002c36 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002c16:	4a0a      	ldr	r2, [pc, #40]	; (8002c40 <SysTick_Config+0x40>)
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	3b01      	subs	r3, #1
 8002c1c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002c1e:	210f      	movs	r1, #15
 8002c20:	f04f 30ff 	mov.w	r0, #4294967295
 8002c24:	f7ff ff8e 	bl	8002b44 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002c28:	4b05      	ldr	r3, [pc, #20]	; (8002c40 <SysTick_Config+0x40>)
 8002c2a:	2200      	movs	r2, #0
 8002c2c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002c2e:	4b04      	ldr	r3, [pc, #16]	; (8002c40 <SysTick_Config+0x40>)
 8002c30:	2207      	movs	r2, #7
 8002c32:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002c34:	2300      	movs	r3, #0
}
 8002c36:	4618      	mov	r0, r3
 8002c38:	3708      	adds	r7, #8
 8002c3a:	46bd      	mov	sp, r7
 8002c3c:	bd80      	pop	{r7, pc}
 8002c3e:	bf00      	nop
 8002c40:	e000e010 	.word	0xe000e010

08002c44 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002c44:	b580      	push	{r7, lr}
 8002c46:	b082      	sub	sp, #8
 8002c48:	af00      	add	r7, sp, #0
 8002c4a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002c4c:	6878      	ldr	r0, [r7, #4]
 8002c4e:	f7ff ff47 	bl	8002ae0 <__NVIC_SetPriorityGrouping>
}
 8002c52:	bf00      	nop
 8002c54:	3708      	adds	r7, #8
 8002c56:	46bd      	mov	sp, r7
 8002c58:	bd80      	pop	{r7, pc}

08002c5a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002c5a:	b580      	push	{r7, lr}
 8002c5c:	b086      	sub	sp, #24
 8002c5e:	af00      	add	r7, sp, #0
 8002c60:	4603      	mov	r3, r0
 8002c62:	60b9      	str	r1, [r7, #8]
 8002c64:	607a      	str	r2, [r7, #4]
 8002c66:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002c68:	2300      	movs	r3, #0
 8002c6a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002c6c:	f7ff ff5c 	bl	8002b28 <__NVIC_GetPriorityGrouping>
 8002c70:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002c72:	687a      	ldr	r2, [r7, #4]
 8002c74:	68b9      	ldr	r1, [r7, #8]
 8002c76:	6978      	ldr	r0, [r7, #20]
 8002c78:	f7ff ff8e 	bl	8002b98 <NVIC_EncodePriority>
 8002c7c:	4602      	mov	r2, r0
 8002c7e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002c82:	4611      	mov	r1, r2
 8002c84:	4618      	mov	r0, r3
 8002c86:	f7ff ff5d 	bl	8002b44 <__NVIC_SetPriority>
}
 8002c8a:	bf00      	nop
 8002c8c:	3718      	adds	r7, #24
 8002c8e:	46bd      	mov	sp, r7
 8002c90:	bd80      	pop	{r7, pc}

08002c92 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002c92:	b580      	push	{r7, lr}
 8002c94:	b082      	sub	sp, #8
 8002c96:	af00      	add	r7, sp, #0
 8002c98:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002c9a:	6878      	ldr	r0, [r7, #4]
 8002c9c:	f7ff ffb0 	bl	8002c00 <SysTick_Config>
 8002ca0:	4603      	mov	r3, r0
}
 8002ca2:	4618      	mov	r0, r3
 8002ca4:	3708      	adds	r7, #8
 8002ca6:	46bd      	mov	sp, r7
 8002ca8:	bd80      	pop	{r7, pc}
	...

08002cac <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002cac:	b480      	push	{r7}
 8002cae:	b087      	sub	sp, #28
 8002cb0:	af00      	add	r7, sp, #0
 8002cb2:	6078      	str	r0, [r7, #4]
 8002cb4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002cb6:	2300      	movs	r3, #0
 8002cb8:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002cba:	e14e      	b.n	8002f5a <HAL_GPIO_Init+0x2ae>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8002cbc:	683b      	ldr	r3, [r7, #0]
 8002cbe:	681a      	ldr	r2, [r3, #0]
 8002cc0:	2101      	movs	r1, #1
 8002cc2:	697b      	ldr	r3, [r7, #20]
 8002cc4:	fa01 f303 	lsl.w	r3, r1, r3
 8002cc8:	4013      	ands	r3, r2
 8002cca:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8002ccc:	68fb      	ldr	r3, [r7, #12]
 8002cce:	2b00      	cmp	r3, #0
 8002cd0:	f000 8140 	beq.w	8002f54 <HAL_GPIO_Init+0x2a8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002cd4:	683b      	ldr	r3, [r7, #0]
 8002cd6:	685b      	ldr	r3, [r3, #4]
 8002cd8:	f003 0303 	and.w	r3, r3, #3
 8002cdc:	2b01      	cmp	r3, #1
 8002cde:	d005      	beq.n	8002cec <HAL_GPIO_Init+0x40>
 8002ce0:	683b      	ldr	r3, [r7, #0]
 8002ce2:	685b      	ldr	r3, [r3, #4]
 8002ce4:	f003 0303 	and.w	r3, r3, #3
 8002ce8:	2b02      	cmp	r3, #2
 8002cea:	d130      	bne.n	8002d4e <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	689b      	ldr	r3, [r3, #8]
 8002cf0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8002cf2:	697b      	ldr	r3, [r7, #20]
 8002cf4:	005b      	lsls	r3, r3, #1
 8002cf6:	2203      	movs	r2, #3
 8002cf8:	fa02 f303 	lsl.w	r3, r2, r3
 8002cfc:	43db      	mvns	r3, r3
 8002cfe:	693a      	ldr	r2, [r7, #16]
 8002d00:	4013      	ands	r3, r2
 8002d02:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8002d04:	683b      	ldr	r3, [r7, #0]
 8002d06:	68da      	ldr	r2, [r3, #12]
 8002d08:	697b      	ldr	r3, [r7, #20]
 8002d0a:	005b      	lsls	r3, r3, #1
 8002d0c:	fa02 f303 	lsl.w	r3, r2, r3
 8002d10:	693a      	ldr	r2, [r7, #16]
 8002d12:	4313      	orrs	r3, r2
 8002d14:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8002d16:	687b      	ldr	r3, [r7, #4]
 8002d18:	693a      	ldr	r2, [r7, #16]
 8002d1a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002d1c:	687b      	ldr	r3, [r7, #4]
 8002d1e:	685b      	ldr	r3, [r3, #4]
 8002d20:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002d22:	2201      	movs	r2, #1
 8002d24:	697b      	ldr	r3, [r7, #20]
 8002d26:	fa02 f303 	lsl.w	r3, r2, r3
 8002d2a:	43db      	mvns	r3, r3
 8002d2c:	693a      	ldr	r2, [r7, #16]
 8002d2e:	4013      	ands	r3, r2
 8002d30:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002d32:	683b      	ldr	r3, [r7, #0]
 8002d34:	685b      	ldr	r3, [r3, #4]
 8002d36:	091b      	lsrs	r3, r3, #4
 8002d38:	f003 0201 	and.w	r2, r3, #1
 8002d3c:	697b      	ldr	r3, [r7, #20]
 8002d3e:	fa02 f303 	lsl.w	r3, r2, r3
 8002d42:	693a      	ldr	r2, [r7, #16]
 8002d44:	4313      	orrs	r3, r2
 8002d46:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	693a      	ldr	r2, [r7, #16]
 8002d4c:	605a      	str	r2, [r3, #4]
      }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002d4e:	683b      	ldr	r3, [r7, #0]
 8002d50:	685b      	ldr	r3, [r3, #4]
 8002d52:	f003 0303 	and.w	r3, r3, #3
 8002d56:	2b03      	cmp	r3, #3
 8002d58:	d017      	beq.n	8002d8a <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	68db      	ldr	r3, [r3, #12]
 8002d5e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8002d60:	697b      	ldr	r3, [r7, #20]
 8002d62:	005b      	lsls	r3, r3, #1
 8002d64:	2203      	movs	r2, #3
 8002d66:	fa02 f303 	lsl.w	r3, r2, r3
 8002d6a:	43db      	mvns	r3, r3
 8002d6c:	693a      	ldr	r2, [r7, #16]
 8002d6e:	4013      	ands	r3, r2
 8002d70:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8002d72:	683b      	ldr	r3, [r7, #0]
 8002d74:	689a      	ldr	r2, [r3, #8]
 8002d76:	697b      	ldr	r3, [r7, #20]
 8002d78:	005b      	lsls	r3, r3, #1
 8002d7a:	fa02 f303 	lsl.w	r3, r2, r3
 8002d7e:	693a      	ldr	r2, [r7, #16]
 8002d80:	4313      	orrs	r3, r2
 8002d82:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	693a      	ldr	r2, [r7, #16]
 8002d88:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002d8a:	683b      	ldr	r3, [r7, #0]
 8002d8c:	685b      	ldr	r3, [r3, #4]
 8002d8e:	f003 0303 	and.w	r3, r3, #3
 8002d92:	2b02      	cmp	r3, #2
 8002d94:	d123      	bne.n	8002dde <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8002d96:	697b      	ldr	r3, [r7, #20]
 8002d98:	08da      	lsrs	r2, r3, #3
 8002d9a:	687b      	ldr	r3, [r7, #4]
 8002d9c:	3208      	adds	r2, #8
 8002d9e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002da2:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8002da4:	697b      	ldr	r3, [r7, #20]
 8002da6:	f003 0307 	and.w	r3, r3, #7
 8002daa:	009b      	lsls	r3, r3, #2
 8002dac:	220f      	movs	r2, #15
 8002dae:	fa02 f303 	lsl.w	r3, r2, r3
 8002db2:	43db      	mvns	r3, r3
 8002db4:	693a      	ldr	r2, [r7, #16]
 8002db6:	4013      	ands	r3, r2
 8002db8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8002dba:	683b      	ldr	r3, [r7, #0]
 8002dbc:	691a      	ldr	r2, [r3, #16]
 8002dbe:	697b      	ldr	r3, [r7, #20]
 8002dc0:	f003 0307 	and.w	r3, r3, #7
 8002dc4:	009b      	lsls	r3, r3, #2
 8002dc6:	fa02 f303 	lsl.w	r3, r2, r3
 8002dca:	693a      	ldr	r2, [r7, #16]
 8002dcc:	4313      	orrs	r3, r2
 8002dce:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8002dd0:	697b      	ldr	r3, [r7, #20]
 8002dd2:	08da      	lsrs	r2, r3, #3
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	3208      	adds	r2, #8
 8002dd8:	6939      	ldr	r1, [r7, #16]
 8002dda:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	681b      	ldr	r3, [r3, #0]
 8002de2:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8002de4:	697b      	ldr	r3, [r7, #20]
 8002de6:	005b      	lsls	r3, r3, #1
 8002de8:	2203      	movs	r2, #3
 8002dea:	fa02 f303 	lsl.w	r3, r2, r3
 8002dee:	43db      	mvns	r3, r3
 8002df0:	693a      	ldr	r2, [r7, #16]
 8002df2:	4013      	ands	r3, r2
 8002df4:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8002df6:	683b      	ldr	r3, [r7, #0]
 8002df8:	685b      	ldr	r3, [r3, #4]
 8002dfa:	f003 0203 	and.w	r2, r3, #3
 8002dfe:	697b      	ldr	r3, [r7, #20]
 8002e00:	005b      	lsls	r3, r3, #1
 8002e02:	fa02 f303 	lsl.w	r3, r2, r3
 8002e06:	693a      	ldr	r2, [r7, #16]
 8002e08:	4313      	orrs	r3, r2
 8002e0a:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	693a      	ldr	r2, [r7, #16]
 8002e10:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8002e12:	683b      	ldr	r3, [r7, #0]
 8002e14:	685b      	ldr	r3, [r3, #4]
 8002e16:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8002e1a:	2b00      	cmp	r3, #0
 8002e1c:	f000 809a 	beq.w	8002f54 <HAL_GPIO_Init+0x2a8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002e20:	4b55      	ldr	r3, [pc, #340]	; (8002f78 <HAL_GPIO_Init+0x2cc>)
 8002e22:	699b      	ldr	r3, [r3, #24]
 8002e24:	4a54      	ldr	r2, [pc, #336]	; (8002f78 <HAL_GPIO_Init+0x2cc>)
 8002e26:	f043 0301 	orr.w	r3, r3, #1
 8002e2a:	6193      	str	r3, [r2, #24]
 8002e2c:	4b52      	ldr	r3, [pc, #328]	; (8002f78 <HAL_GPIO_Init+0x2cc>)
 8002e2e:	699b      	ldr	r3, [r3, #24]
 8002e30:	f003 0301 	and.w	r3, r3, #1
 8002e34:	60bb      	str	r3, [r7, #8]
 8002e36:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8002e38:	4a50      	ldr	r2, [pc, #320]	; (8002f7c <HAL_GPIO_Init+0x2d0>)
 8002e3a:	697b      	ldr	r3, [r7, #20]
 8002e3c:	089b      	lsrs	r3, r3, #2
 8002e3e:	3302      	adds	r3, #2
 8002e40:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002e44:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8002e46:	697b      	ldr	r3, [r7, #20]
 8002e48:	f003 0303 	and.w	r3, r3, #3
 8002e4c:	009b      	lsls	r3, r3, #2
 8002e4e:	220f      	movs	r2, #15
 8002e50:	fa02 f303 	lsl.w	r3, r2, r3
 8002e54:	43db      	mvns	r3, r3
 8002e56:	693a      	ldr	r2, [r7, #16]
 8002e58:	4013      	ands	r3, r2
 8002e5a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8002e62:	d013      	beq.n	8002e8c <HAL_GPIO_Init+0x1e0>
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	4a46      	ldr	r2, [pc, #280]	; (8002f80 <HAL_GPIO_Init+0x2d4>)
 8002e68:	4293      	cmp	r3, r2
 8002e6a:	d00d      	beq.n	8002e88 <HAL_GPIO_Init+0x1dc>
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	4a45      	ldr	r2, [pc, #276]	; (8002f84 <HAL_GPIO_Init+0x2d8>)
 8002e70:	4293      	cmp	r3, r2
 8002e72:	d007      	beq.n	8002e84 <HAL_GPIO_Init+0x1d8>
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	4a44      	ldr	r2, [pc, #272]	; (8002f88 <HAL_GPIO_Init+0x2dc>)
 8002e78:	4293      	cmp	r3, r2
 8002e7a:	d101      	bne.n	8002e80 <HAL_GPIO_Init+0x1d4>
 8002e7c:	2303      	movs	r3, #3
 8002e7e:	e006      	b.n	8002e8e <HAL_GPIO_Init+0x1e2>
 8002e80:	2305      	movs	r3, #5
 8002e82:	e004      	b.n	8002e8e <HAL_GPIO_Init+0x1e2>
 8002e84:	2302      	movs	r3, #2
 8002e86:	e002      	b.n	8002e8e <HAL_GPIO_Init+0x1e2>
 8002e88:	2301      	movs	r3, #1
 8002e8a:	e000      	b.n	8002e8e <HAL_GPIO_Init+0x1e2>
 8002e8c:	2300      	movs	r3, #0
 8002e8e:	697a      	ldr	r2, [r7, #20]
 8002e90:	f002 0203 	and.w	r2, r2, #3
 8002e94:	0092      	lsls	r2, r2, #2
 8002e96:	4093      	lsls	r3, r2
 8002e98:	693a      	ldr	r2, [r7, #16]
 8002e9a:	4313      	orrs	r3, r2
 8002e9c:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8002e9e:	4937      	ldr	r1, [pc, #220]	; (8002f7c <HAL_GPIO_Init+0x2d0>)
 8002ea0:	697b      	ldr	r3, [r7, #20]
 8002ea2:	089b      	lsrs	r3, r3, #2
 8002ea4:	3302      	adds	r3, #2
 8002ea6:	693a      	ldr	r2, [r7, #16]
 8002ea8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002eac:	4b37      	ldr	r3, [pc, #220]	; (8002f8c <HAL_GPIO_Init+0x2e0>)
 8002eae:	681b      	ldr	r3, [r3, #0]
 8002eb0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002eb2:	68fb      	ldr	r3, [r7, #12]
 8002eb4:	43db      	mvns	r3, r3
 8002eb6:	693a      	ldr	r2, [r7, #16]
 8002eb8:	4013      	ands	r3, r2
 8002eba:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8002ebc:	683b      	ldr	r3, [r7, #0]
 8002ebe:	685b      	ldr	r3, [r3, #4]
 8002ec0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002ec4:	2b00      	cmp	r3, #0
 8002ec6:	d003      	beq.n	8002ed0 <HAL_GPIO_Init+0x224>
        {
          temp |= iocurrent;
 8002ec8:	693a      	ldr	r2, [r7, #16]
 8002eca:	68fb      	ldr	r3, [r7, #12]
 8002ecc:	4313      	orrs	r3, r2
 8002ece:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8002ed0:	4a2e      	ldr	r2, [pc, #184]	; (8002f8c <HAL_GPIO_Init+0x2e0>)
 8002ed2:	693b      	ldr	r3, [r7, #16]
 8002ed4:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8002ed6:	4b2d      	ldr	r3, [pc, #180]	; (8002f8c <HAL_GPIO_Init+0x2e0>)
 8002ed8:	685b      	ldr	r3, [r3, #4]
 8002eda:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002edc:	68fb      	ldr	r3, [r7, #12]
 8002ede:	43db      	mvns	r3, r3
 8002ee0:	693a      	ldr	r2, [r7, #16]
 8002ee2:	4013      	ands	r3, r2
 8002ee4:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8002ee6:	683b      	ldr	r3, [r7, #0]
 8002ee8:	685b      	ldr	r3, [r3, #4]
 8002eea:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002eee:	2b00      	cmp	r3, #0
 8002ef0:	d003      	beq.n	8002efa <HAL_GPIO_Init+0x24e>
        {
          temp |= iocurrent;
 8002ef2:	693a      	ldr	r2, [r7, #16]
 8002ef4:	68fb      	ldr	r3, [r7, #12]
 8002ef6:	4313      	orrs	r3, r2
 8002ef8:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8002efa:	4a24      	ldr	r2, [pc, #144]	; (8002f8c <HAL_GPIO_Init+0x2e0>)
 8002efc:	693b      	ldr	r3, [r7, #16]
 8002efe:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002f00:	4b22      	ldr	r3, [pc, #136]	; (8002f8c <HAL_GPIO_Init+0x2e0>)
 8002f02:	689b      	ldr	r3, [r3, #8]
 8002f04:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002f06:	68fb      	ldr	r3, [r7, #12]
 8002f08:	43db      	mvns	r3, r3
 8002f0a:	693a      	ldr	r2, [r7, #16]
 8002f0c:	4013      	ands	r3, r2
 8002f0e:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8002f10:	683b      	ldr	r3, [r7, #0]
 8002f12:	685b      	ldr	r3, [r3, #4]
 8002f14:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002f18:	2b00      	cmp	r3, #0
 8002f1a:	d003      	beq.n	8002f24 <HAL_GPIO_Init+0x278>
        {
          temp |= iocurrent;
 8002f1c:	693a      	ldr	r2, [r7, #16]
 8002f1e:	68fb      	ldr	r3, [r7, #12]
 8002f20:	4313      	orrs	r3, r2
 8002f22:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8002f24:	4a19      	ldr	r2, [pc, #100]	; (8002f8c <HAL_GPIO_Init+0x2e0>)
 8002f26:	693b      	ldr	r3, [r7, #16]
 8002f28:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002f2a:	4b18      	ldr	r3, [pc, #96]	; (8002f8c <HAL_GPIO_Init+0x2e0>)
 8002f2c:	68db      	ldr	r3, [r3, #12]
 8002f2e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002f30:	68fb      	ldr	r3, [r7, #12]
 8002f32:	43db      	mvns	r3, r3
 8002f34:	693a      	ldr	r2, [r7, #16]
 8002f36:	4013      	ands	r3, r2
 8002f38:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8002f3a:	683b      	ldr	r3, [r7, #0]
 8002f3c:	685b      	ldr	r3, [r3, #4]
 8002f3e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002f42:	2b00      	cmp	r3, #0
 8002f44:	d003      	beq.n	8002f4e <HAL_GPIO_Init+0x2a2>
        {
          temp |= iocurrent;
 8002f46:	693a      	ldr	r2, [r7, #16]
 8002f48:	68fb      	ldr	r3, [r7, #12]
 8002f4a:	4313      	orrs	r3, r2
 8002f4c:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8002f4e:	4a0f      	ldr	r2, [pc, #60]	; (8002f8c <HAL_GPIO_Init+0x2e0>)
 8002f50:	693b      	ldr	r3, [r7, #16]
 8002f52:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 8002f54:	697b      	ldr	r3, [r7, #20]
 8002f56:	3301      	adds	r3, #1
 8002f58:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002f5a:	683b      	ldr	r3, [r7, #0]
 8002f5c:	681a      	ldr	r2, [r3, #0]
 8002f5e:	697b      	ldr	r3, [r7, #20]
 8002f60:	fa22 f303 	lsr.w	r3, r2, r3
 8002f64:	2b00      	cmp	r3, #0
 8002f66:	f47f aea9 	bne.w	8002cbc <HAL_GPIO_Init+0x10>
  }
}
 8002f6a:	bf00      	nop
 8002f6c:	bf00      	nop
 8002f6e:	371c      	adds	r7, #28
 8002f70:	46bd      	mov	sp, r7
 8002f72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f76:	4770      	bx	lr
 8002f78:	40021000 	.word	0x40021000
 8002f7c:	40010000 	.word	0x40010000
 8002f80:	48000400 	.word	0x48000400
 8002f84:	48000800 	.word	0x48000800
 8002f88:	48000c00 	.word	0x48000c00
 8002f8c:	40010400 	.word	0x40010400

08002f90 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002f90:	b480      	push	{r7}
 8002f92:	b085      	sub	sp, #20
 8002f94:	af00      	add	r7, sp, #0
 8002f96:	6078      	str	r0, [r7, #4]
 8002f98:	460b      	mov	r3, r1
 8002f9a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	691a      	ldr	r2, [r3, #16]
 8002fa0:	887b      	ldrh	r3, [r7, #2]
 8002fa2:	4013      	ands	r3, r2
 8002fa4:	2b00      	cmp	r3, #0
 8002fa6:	d002      	beq.n	8002fae <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002fa8:	2301      	movs	r3, #1
 8002faa:	73fb      	strb	r3, [r7, #15]
 8002fac:	e001      	b.n	8002fb2 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002fae:	2300      	movs	r3, #0
 8002fb0:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8002fb2:	7bfb      	ldrb	r3, [r7, #15]
}
 8002fb4:	4618      	mov	r0, r3
 8002fb6:	3714      	adds	r7, #20
 8002fb8:	46bd      	mov	sp, r7
 8002fba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fbe:	4770      	bx	lr

08002fc0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002fc0:	b480      	push	{r7}
 8002fc2:	b083      	sub	sp, #12
 8002fc4:	af00      	add	r7, sp, #0
 8002fc6:	6078      	str	r0, [r7, #4]
 8002fc8:	460b      	mov	r3, r1
 8002fca:	807b      	strh	r3, [r7, #2]
 8002fcc:	4613      	mov	r3, r2
 8002fce:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002fd0:	787b      	ldrb	r3, [r7, #1]
 8002fd2:	2b00      	cmp	r3, #0
 8002fd4:	d003      	beq.n	8002fde <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8002fd6:	887a      	ldrh	r2, [r7, #2]
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8002fdc:	e002      	b.n	8002fe4 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8002fde:	887a      	ldrh	r2, [r7, #2]
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	629a      	str	r2, [r3, #40]	; 0x28
}
 8002fe4:	bf00      	nop
 8002fe6:	370c      	adds	r7, #12
 8002fe8:	46bd      	mov	sp, r7
 8002fea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fee:	4770      	bx	lr

08002ff0 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002ff0:	b580      	push	{r7, lr}
 8002ff2:	f5ad 7d00 	sub.w	sp, sp, #512	; 0x200
 8002ff6:	af00      	add	r7, sp, #0
 8002ff8:	1d3b      	adds	r3, r7, #4
 8002ffa:	6018      	str	r0, [r3, #0]
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002ffc:	1d3b      	adds	r3, r7, #4
 8002ffe:	681b      	ldr	r3, [r3, #0]
 8003000:	2b00      	cmp	r3, #0
 8003002:	d102      	bne.n	800300a <HAL_RCC_OscConfig+0x1a>
  {
    return HAL_ERROR;
 8003004:	2301      	movs	r3, #1
 8003006:	f000 bef4 	b.w	8003df2 <HAL_RCC_OscConfig+0xe02>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800300a:	1d3b      	adds	r3, r7, #4
 800300c:	681b      	ldr	r3, [r3, #0]
 800300e:	681b      	ldr	r3, [r3, #0]
 8003010:	f003 0301 	and.w	r3, r3, #1
 8003014:	2b00      	cmp	r3, #0
 8003016:	f000 816a 	beq.w	80032ee <HAL_RCC_OscConfig+0x2fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 800301a:	4bb3      	ldr	r3, [pc, #716]	; (80032e8 <HAL_RCC_OscConfig+0x2f8>)
 800301c:	685b      	ldr	r3, [r3, #4]
 800301e:	f003 030c 	and.w	r3, r3, #12
 8003022:	2b04      	cmp	r3, #4
 8003024:	d00c      	beq.n	8003040 <HAL_RCC_OscConfig+0x50>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8003026:	4bb0      	ldr	r3, [pc, #704]	; (80032e8 <HAL_RCC_OscConfig+0x2f8>)
 8003028:	685b      	ldr	r3, [r3, #4]
 800302a:	f003 030c 	and.w	r3, r3, #12
 800302e:	2b08      	cmp	r3, #8
 8003030:	d159      	bne.n	80030e6 <HAL_RCC_OscConfig+0xf6>
 8003032:	4bad      	ldr	r3, [pc, #692]	; (80032e8 <HAL_RCC_OscConfig+0x2f8>)
 8003034:	685b      	ldr	r3, [r3, #4]
 8003036:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800303a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800303e:	d152      	bne.n	80030e6 <HAL_RCC_OscConfig+0xf6>
 8003040:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8003044:	f8c7 31f0 	str.w	r3, [r7, #496]	; 0x1f0
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003048:	f8d7 31f0 	ldr.w	r3, [r7, #496]	; 0x1f0
 800304c:	fa93 f3a3 	rbit	r3, r3
 8003050:	f8c7 31ec 	str.w	r3, [r7, #492]	; 0x1ec
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8003054:	f8d7 31ec 	ldr.w	r3, [r7, #492]	; 0x1ec
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003058:	fab3 f383 	clz	r3, r3
 800305c:	b2db      	uxtb	r3, r3
 800305e:	095b      	lsrs	r3, r3, #5
 8003060:	b2db      	uxtb	r3, r3
 8003062:	f043 0301 	orr.w	r3, r3, #1
 8003066:	b2db      	uxtb	r3, r3
 8003068:	2b01      	cmp	r3, #1
 800306a:	d102      	bne.n	8003072 <HAL_RCC_OscConfig+0x82>
 800306c:	4b9e      	ldr	r3, [pc, #632]	; (80032e8 <HAL_RCC_OscConfig+0x2f8>)
 800306e:	681b      	ldr	r3, [r3, #0]
 8003070:	e015      	b.n	800309e <HAL_RCC_OscConfig+0xae>
 8003072:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8003076:	f8c7 31e8 	str.w	r3, [r7, #488]	; 0x1e8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800307a:	f8d7 31e8 	ldr.w	r3, [r7, #488]	; 0x1e8
 800307e:	fa93 f3a3 	rbit	r3, r3
 8003082:	f8c7 31e4 	str.w	r3, [r7, #484]	; 0x1e4
 8003086:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800308a:	f8c7 31e0 	str.w	r3, [r7, #480]	; 0x1e0
 800308e:	f8d7 31e0 	ldr.w	r3, [r7, #480]	; 0x1e0
 8003092:	fa93 f3a3 	rbit	r3, r3
 8003096:	f8c7 31dc 	str.w	r3, [r7, #476]	; 0x1dc
 800309a:	4b93      	ldr	r3, [pc, #588]	; (80032e8 <HAL_RCC_OscConfig+0x2f8>)
 800309c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800309e:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80030a2:	f8c7 21d8 	str.w	r2, [r7, #472]	; 0x1d8
 80030a6:	f8d7 21d8 	ldr.w	r2, [r7, #472]	; 0x1d8
 80030aa:	fa92 f2a2 	rbit	r2, r2
 80030ae:	f8c7 21d4 	str.w	r2, [r7, #468]	; 0x1d4
  return result;
 80030b2:	f8d7 21d4 	ldr.w	r2, [r7, #468]	; 0x1d4
 80030b6:	fab2 f282 	clz	r2, r2
 80030ba:	b2d2      	uxtb	r2, r2
 80030bc:	f042 0220 	orr.w	r2, r2, #32
 80030c0:	b2d2      	uxtb	r2, r2
 80030c2:	f002 021f 	and.w	r2, r2, #31
 80030c6:	2101      	movs	r1, #1
 80030c8:	fa01 f202 	lsl.w	r2, r1, r2
 80030cc:	4013      	ands	r3, r2
 80030ce:	2b00      	cmp	r3, #0
 80030d0:	f000 810c 	beq.w	80032ec <HAL_RCC_OscConfig+0x2fc>
 80030d4:	1d3b      	adds	r3, r7, #4
 80030d6:	681b      	ldr	r3, [r3, #0]
 80030d8:	685b      	ldr	r3, [r3, #4]
 80030da:	2b00      	cmp	r3, #0
 80030dc:	f040 8106 	bne.w	80032ec <HAL_RCC_OscConfig+0x2fc>
      {
        return HAL_ERROR;
 80030e0:	2301      	movs	r3, #1
 80030e2:	f000 be86 	b.w	8003df2 <HAL_RCC_OscConfig+0xe02>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80030e6:	1d3b      	adds	r3, r7, #4
 80030e8:	681b      	ldr	r3, [r3, #0]
 80030ea:	685b      	ldr	r3, [r3, #4]
 80030ec:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80030f0:	d106      	bne.n	8003100 <HAL_RCC_OscConfig+0x110>
 80030f2:	4b7d      	ldr	r3, [pc, #500]	; (80032e8 <HAL_RCC_OscConfig+0x2f8>)
 80030f4:	681b      	ldr	r3, [r3, #0]
 80030f6:	4a7c      	ldr	r2, [pc, #496]	; (80032e8 <HAL_RCC_OscConfig+0x2f8>)
 80030f8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80030fc:	6013      	str	r3, [r2, #0]
 80030fe:	e030      	b.n	8003162 <HAL_RCC_OscConfig+0x172>
 8003100:	1d3b      	adds	r3, r7, #4
 8003102:	681b      	ldr	r3, [r3, #0]
 8003104:	685b      	ldr	r3, [r3, #4]
 8003106:	2b00      	cmp	r3, #0
 8003108:	d10c      	bne.n	8003124 <HAL_RCC_OscConfig+0x134>
 800310a:	4b77      	ldr	r3, [pc, #476]	; (80032e8 <HAL_RCC_OscConfig+0x2f8>)
 800310c:	681b      	ldr	r3, [r3, #0]
 800310e:	4a76      	ldr	r2, [pc, #472]	; (80032e8 <HAL_RCC_OscConfig+0x2f8>)
 8003110:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003114:	6013      	str	r3, [r2, #0]
 8003116:	4b74      	ldr	r3, [pc, #464]	; (80032e8 <HAL_RCC_OscConfig+0x2f8>)
 8003118:	681b      	ldr	r3, [r3, #0]
 800311a:	4a73      	ldr	r2, [pc, #460]	; (80032e8 <HAL_RCC_OscConfig+0x2f8>)
 800311c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003120:	6013      	str	r3, [r2, #0]
 8003122:	e01e      	b.n	8003162 <HAL_RCC_OscConfig+0x172>
 8003124:	1d3b      	adds	r3, r7, #4
 8003126:	681b      	ldr	r3, [r3, #0]
 8003128:	685b      	ldr	r3, [r3, #4]
 800312a:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800312e:	d10c      	bne.n	800314a <HAL_RCC_OscConfig+0x15a>
 8003130:	4b6d      	ldr	r3, [pc, #436]	; (80032e8 <HAL_RCC_OscConfig+0x2f8>)
 8003132:	681b      	ldr	r3, [r3, #0]
 8003134:	4a6c      	ldr	r2, [pc, #432]	; (80032e8 <HAL_RCC_OscConfig+0x2f8>)
 8003136:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800313a:	6013      	str	r3, [r2, #0]
 800313c:	4b6a      	ldr	r3, [pc, #424]	; (80032e8 <HAL_RCC_OscConfig+0x2f8>)
 800313e:	681b      	ldr	r3, [r3, #0]
 8003140:	4a69      	ldr	r2, [pc, #420]	; (80032e8 <HAL_RCC_OscConfig+0x2f8>)
 8003142:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003146:	6013      	str	r3, [r2, #0]
 8003148:	e00b      	b.n	8003162 <HAL_RCC_OscConfig+0x172>
 800314a:	4b67      	ldr	r3, [pc, #412]	; (80032e8 <HAL_RCC_OscConfig+0x2f8>)
 800314c:	681b      	ldr	r3, [r3, #0]
 800314e:	4a66      	ldr	r2, [pc, #408]	; (80032e8 <HAL_RCC_OscConfig+0x2f8>)
 8003150:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003154:	6013      	str	r3, [r2, #0]
 8003156:	4b64      	ldr	r3, [pc, #400]	; (80032e8 <HAL_RCC_OscConfig+0x2f8>)
 8003158:	681b      	ldr	r3, [r3, #0]
 800315a:	4a63      	ldr	r2, [pc, #396]	; (80032e8 <HAL_RCC_OscConfig+0x2f8>)
 800315c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003160:	6013      	str	r3, [r2, #0]
      
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8003162:	4b61      	ldr	r3, [pc, #388]	; (80032e8 <HAL_RCC_OscConfig+0x2f8>)
 8003164:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003166:	f023 020f 	bic.w	r2, r3, #15
 800316a:	1d3b      	adds	r3, r7, #4
 800316c:	681b      	ldr	r3, [r3, #0]
 800316e:	689b      	ldr	r3, [r3, #8]
 8003170:	495d      	ldr	r1, [pc, #372]	; (80032e8 <HAL_RCC_OscConfig+0x2f8>)
 8003172:	4313      	orrs	r3, r2
 8003174:	62cb      	str	r3, [r1, #44]	; 0x2c
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003176:	1d3b      	adds	r3, r7, #4
 8003178:	681b      	ldr	r3, [r3, #0]
 800317a:	685b      	ldr	r3, [r3, #4]
 800317c:	2b00      	cmp	r3, #0
 800317e:	d059      	beq.n	8003234 <HAL_RCC_OscConfig+0x244>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003180:	f7fe fe9c 	bl	8001ebc <HAL_GetTick>
 8003184:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003188:	e00a      	b.n	80031a0 <HAL_RCC_OscConfig+0x1b0>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800318a:	f7fe fe97 	bl	8001ebc <HAL_GetTick>
 800318e:	4602      	mov	r2, r0
 8003190:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8003194:	1ad3      	subs	r3, r2, r3
 8003196:	2b64      	cmp	r3, #100	; 0x64
 8003198:	d902      	bls.n	80031a0 <HAL_RCC_OscConfig+0x1b0>
          {
            return HAL_TIMEOUT;
 800319a:	2303      	movs	r3, #3
 800319c:	f000 be29 	b.w	8003df2 <HAL_RCC_OscConfig+0xe02>
 80031a0:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80031a4:	f8c7 31d0 	str.w	r3, [r7, #464]	; 0x1d0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80031a8:	f8d7 31d0 	ldr.w	r3, [r7, #464]	; 0x1d0
 80031ac:	fa93 f3a3 	rbit	r3, r3
 80031b0:	f8c7 31cc 	str.w	r3, [r7, #460]	; 0x1cc
  return result;
 80031b4:	f8d7 31cc 	ldr.w	r3, [r7, #460]	; 0x1cc
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80031b8:	fab3 f383 	clz	r3, r3
 80031bc:	b2db      	uxtb	r3, r3
 80031be:	095b      	lsrs	r3, r3, #5
 80031c0:	b2db      	uxtb	r3, r3
 80031c2:	f043 0301 	orr.w	r3, r3, #1
 80031c6:	b2db      	uxtb	r3, r3
 80031c8:	2b01      	cmp	r3, #1
 80031ca:	d102      	bne.n	80031d2 <HAL_RCC_OscConfig+0x1e2>
 80031cc:	4b46      	ldr	r3, [pc, #280]	; (80032e8 <HAL_RCC_OscConfig+0x2f8>)
 80031ce:	681b      	ldr	r3, [r3, #0]
 80031d0:	e015      	b.n	80031fe <HAL_RCC_OscConfig+0x20e>
 80031d2:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80031d6:	f8c7 31c8 	str.w	r3, [r7, #456]	; 0x1c8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80031da:	f8d7 31c8 	ldr.w	r3, [r7, #456]	; 0x1c8
 80031de:	fa93 f3a3 	rbit	r3, r3
 80031e2:	f8c7 31c4 	str.w	r3, [r7, #452]	; 0x1c4
 80031e6:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80031ea:	f8c7 31c0 	str.w	r3, [r7, #448]	; 0x1c0
 80031ee:	f8d7 31c0 	ldr.w	r3, [r7, #448]	; 0x1c0
 80031f2:	fa93 f3a3 	rbit	r3, r3
 80031f6:	f8c7 31bc 	str.w	r3, [r7, #444]	; 0x1bc
 80031fa:	4b3b      	ldr	r3, [pc, #236]	; (80032e8 <HAL_RCC_OscConfig+0x2f8>)
 80031fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80031fe:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8003202:	f8c7 21b8 	str.w	r2, [r7, #440]	; 0x1b8
 8003206:	f8d7 21b8 	ldr.w	r2, [r7, #440]	; 0x1b8
 800320a:	fa92 f2a2 	rbit	r2, r2
 800320e:	f8c7 21b4 	str.w	r2, [r7, #436]	; 0x1b4
  return result;
 8003212:	f8d7 21b4 	ldr.w	r2, [r7, #436]	; 0x1b4
 8003216:	fab2 f282 	clz	r2, r2
 800321a:	b2d2      	uxtb	r2, r2
 800321c:	f042 0220 	orr.w	r2, r2, #32
 8003220:	b2d2      	uxtb	r2, r2
 8003222:	f002 021f 	and.w	r2, r2, #31
 8003226:	2101      	movs	r1, #1
 8003228:	fa01 f202 	lsl.w	r2, r1, r2
 800322c:	4013      	ands	r3, r2
 800322e:	2b00      	cmp	r3, #0
 8003230:	d0ab      	beq.n	800318a <HAL_RCC_OscConfig+0x19a>
 8003232:	e05c      	b.n	80032ee <HAL_RCC_OscConfig+0x2fe>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003234:	f7fe fe42 	bl	8001ebc <HAL_GetTick>
 8003238:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800323c:	e00a      	b.n	8003254 <HAL_RCC_OscConfig+0x264>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800323e:	f7fe fe3d 	bl	8001ebc <HAL_GetTick>
 8003242:	4602      	mov	r2, r0
 8003244:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8003248:	1ad3      	subs	r3, r2, r3
 800324a:	2b64      	cmp	r3, #100	; 0x64
 800324c:	d902      	bls.n	8003254 <HAL_RCC_OscConfig+0x264>
          {
            return HAL_TIMEOUT;
 800324e:	2303      	movs	r3, #3
 8003250:	f000 bdcf 	b.w	8003df2 <HAL_RCC_OscConfig+0xe02>
 8003254:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8003258:	f8c7 31b0 	str.w	r3, [r7, #432]	; 0x1b0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800325c:	f8d7 31b0 	ldr.w	r3, [r7, #432]	; 0x1b0
 8003260:	fa93 f3a3 	rbit	r3, r3
 8003264:	f8c7 31ac 	str.w	r3, [r7, #428]	; 0x1ac
  return result;
 8003268:	f8d7 31ac 	ldr.w	r3, [r7, #428]	; 0x1ac
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800326c:	fab3 f383 	clz	r3, r3
 8003270:	b2db      	uxtb	r3, r3
 8003272:	095b      	lsrs	r3, r3, #5
 8003274:	b2db      	uxtb	r3, r3
 8003276:	f043 0301 	orr.w	r3, r3, #1
 800327a:	b2db      	uxtb	r3, r3
 800327c:	2b01      	cmp	r3, #1
 800327e:	d102      	bne.n	8003286 <HAL_RCC_OscConfig+0x296>
 8003280:	4b19      	ldr	r3, [pc, #100]	; (80032e8 <HAL_RCC_OscConfig+0x2f8>)
 8003282:	681b      	ldr	r3, [r3, #0]
 8003284:	e015      	b.n	80032b2 <HAL_RCC_OscConfig+0x2c2>
 8003286:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800328a:	f8c7 31a8 	str.w	r3, [r7, #424]	; 0x1a8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800328e:	f8d7 31a8 	ldr.w	r3, [r7, #424]	; 0x1a8
 8003292:	fa93 f3a3 	rbit	r3, r3
 8003296:	f8c7 31a4 	str.w	r3, [r7, #420]	; 0x1a4
 800329a:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800329e:	f8c7 31a0 	str.w	r3, [r7, #416]	; 0x1a0
 80032a2:	f8d7 31a0 	ldr.w	r3, [r7, #416]	; 0x1a0
 80032a6:	fa93 f3a3 	rbit	r3, r3
 80032aa:	f8c7 319c 	str.w	r3, [r7, #412]	; 0x19c
 80032ae:	4b0e      	ldr	r3, [pc, #56]	; (80032e8 <HAL_RCC_OscConfig+0x2f8>)
 80032b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80032b2:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80032b6:	f8c7 2198 	str.w	r2, [r7, #408]	; 0x198
 80032ba:	f8d7 2198 	ldr.w	r2, [r7, #408]	; 0x198
 80032be:	fa92 f2a2 	rbit	r2, r2
 80032c2:	f8c7 2194 	str.w	r2, [r7, #404]	; 0x194
  return result;
 80032c6:	f8d7 2194 	ldr.w	r2, [r7, #404]	; 0x194
 80032ca:	fab2 f282 	clz	r2, r2
 80032ce:	b2d2      	uxtb	r2, r2
 80032d0:	f042 0220 	orr.w	r2, r2, #32
 80032d4:	b2d2      	uxtb	r2, r2
 80032d6:	f002 021f 	and.w	r2, r2, #31
 80032da:	2101      	movs	r1, #1
 80032dc:	fa01 f202 	lsl.w	r2, r1, r2
 80032e0:	4013      	ands	r3, r2
 80032e2:	2b00      	cmp	r3, #0
 80032e4:	d1ab      	bne.n	800323e <HAL_RCC_OscConfig+0x24e>
 80032e6:	e002      	b.n	80032ee <HAL_RCC_OscConfig+0x2fe>
 80032e8:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80032ec:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80032ee:	1d3b      	adds	r3, r7, #4
 80032f0:	681b      	ldr	r3, [r3, #0]
 80032f2:	681b      	ldr	r3, [r3, #0]
 80032f4:	f003 0302 	and.w	r3, r3, #2
 80032f8:	2b00      	cmp	r3, #0
 80032fa:	f000 816f 	beq.w	80035dc <HAL_RCC_OscConfig+0x5ec>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 80032fe:	4bd0      	ldr	r3, [pc, #832]	; (8003640 <HAL_RCC_OscConfig+0x650>)
 8003300:	685b      	ldr	r3, [r3, #4]
 8003302:	f003 030c 	and.w	r3, r3, #12
 8003306:	2b00      	cmp	r3, #0
 8003308:	d00b      	beq.n	8003322 <HAL_RCC_OscConfig+0x332>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 800330a:	4bcd      	ldr	r3, [pc, #820]	; (8003640 <HAL_RCC_OscConfig+0x650>)
 800330c:	685b      	ldr	r3, [r3, #4]
 800330e:	f003 030c 	and.w	r3, r3, #12
 8003312:	2b08      	cmp	r3, #8
 8003314:	d16c      	bne.n	80033f0 <HAL_RCC_OscConfig+0x400>
 8003316:	4bca      	ldr	r3, [pc, #808]	; (8003640 <HAL_RCC_OscConfig+0x650>)
 8003318:	685b      	ldr	r3, [r3, #4]
 800331a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800331e:	2b00      	cmp	r3, #0
 8003320:	d166      	bne.n	80033f0 <HAL_RCC_OscConfig+0x400>
 8003322:	2302      	movs	r3, #2
 8003324:	f8c7 3190 	str.w	r3, [r7, #400]	; 0x190
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003328:	f8d7 3190 	ldr.w	r3, [r7, #400]	; 0x190
 800332c:	fa93 f3a3 	rbit	r3, r3
 8003330:	f8c7 318c 	str.w	r3, [r7, #396]	; 0x18c
  return result;
 8003334:	f8d7 318c 	ldr.w	r3, [r7, #396]	; 0x18c
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003338:	fab3 f383 	clz	r3, r3
 800333c:	b2db      	uxtb	r3, r3
 800333e:	095b      	lsrs	r3, r3, #5
 8003340:	b2db      	uxtb	r3, r3
 8003342:	f043 0301 	orr.w	r3, r3, #1
 8003346:	b2db      	uxtb	r3, r3
 8003348:	2b01      	cmp	r3, #1
 800334a:	d102      	bne.n	8003352 <HAL_RCC_OscConfig+0x362>
 800334c:	4bbc      	ldr	r3, [pc, #752]	; (8003640 <HAL_RCC_OscConfig+0x650>)
 800334e:	681b      	ldr	r3, [r3, #0]
 8003350:	e013      	b.n	800337a <HAL_RCC_OscConfig+0x38a>
 8003352:	2302      	movs	r3, #2
 8003354:	f8c7 3188 	str.w	r3, [r7, #392]	; 0x188
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003358:	f8d7 3188 	ldr.w	r3, [r7, #392]	; 0x188
 800335c:	fa93 f3a3 	rbit	r3, r3
 8003360:	f8c7 3184 	str.w	r3, [r7, #388]	; 0x184
 8003364:	2302      	movs	r3, #2
 8003366:	f8c7 3180 	str.w	r3, [r7, #384]	; 0x180
 800336a:	f8d7 3180 	ldr.w	r3, [r7, #384]	; 0x180
 800336e:	fa93 f3a3 	rbit	r3, r3
 8003372:	f8c7 317c 	str.w	r3, [r7, #380]	; 0x17c
 8003376:	4bb2      	ldr	r3, [pc, #712]	; (8003640 <HAL_RCC_OscConfig+0x650>)
 8003378:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800337a:	2202      	movs	r2, #2
 800337c:	f8c7 2178 	str.w	r2, [r7, #376]	; 0x178
 8003380:	f8d7 2178 	ldr.w	r2, [r7, #376]	; 0x178
 8003384:	fa92 f2a2 	rbit	r2, r2
 8003388:	f8c7 2174 	str.w	r2, [r7, #372]	; 0x174
  return result;
 800338c:	f8d7 2174 	ldr.w	r2, [r7, #372]	; 0x174
 8003390:	fab2 f282 	clz	r2, r2
 8003394:	b2d2      	uxtb	r2, r2
 8003396:	f042 0220 	orr.w	r2, r2, #32
 800339a:	b2d2      	uxtb	r2, r2
 800339c:	f002 021f 	and.w	r2, r2, #31
 80033a0:	2101      	movs	r1, #1
 80033a2:	fa01 f202 	lsl.w	r2, r1, r2
 80033a6:	4013      	ands	r3, r2
 80033a8:	2b00      	cmp	r3, #0
 80033aa:	d007      	beq.n	80033bc <HAL_RCC_OscConfig+0x3cc>
 80033ac:	1d3b      	adds	r3, r7, #4
 80033ae:	681b      	ldr	r3, [r3, #0]
 80033b0:	691b      	ldr	r3, [r3, #16]
 80033b2:	2b01      	cmp	r3, #1
 80033b4:	d002      	beq.n	80033bc <HAL_RCC_OscConfig+0x3cc>
      {
        return HAL_ERROR;
 80033b6:	2301      	movs	r3, #1
 80033b8:	f000 bd1b 	b.w	8003df2 <HAL_RCC_OscConfig+0xe02>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80033bc:	4ba0      	ldr	r3, [pc, #640]	; (8003640 <HAL_RCC_OscConfig+0x650>)
 80033be:	681b      	ldr	r3, [r3, #0]
 80033c0:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80033c4:	1d3b      	adds	r3, r7, #4
 80033c6:	681b      	ldr	r3, [r3, #0]
 80033c8:	695b      	ldr	r3, [r3, #20]
 80033ca:	21f8      	movs	r1, #248	; 0xf8
 80033cc:	f8c7 1170 	str.w	r1, [r7, #368]	; 0x170
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80033d0:	f8d7 1170 	ldr.w	r1, [r7, #368]	; 0x170
 80033d4:	fa91 f1a1 	rbit	r1, r1
 80033d8:	f8c7 116c 	str.w	r1, [r7, #364]	; 0x16c
  return result;
 80033dc:	f8d7 116c 	ldr.w	r1, [r7, #364]	; 0x16c
 80033e0:	fab1 f181 	clz	r1, r1
 80033e4:	b2c9      	uxtb	r1, r1
 80033e6:	408b      	lsls	r3, r1
 80033e8:	4995      	ldr	r1, [pc, #596]	; (8003640 <HAL_RCC_OscConfig+0x650>)
 80033ea:	4313      	orrs	r3, r2
 80033ec:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80033ee:	e0f5      	b.n	80035dc <HAL_RCC_OscConfig+0x5ec>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80033f0:	1d3b      	adds	r3, r7, #4
 80033f2:	681b      	ldr	r3, [r3, #0]
 80033f4:	691b      	ldr	r3, [r3, #16]
 80033f6:	2b00      	cmp	r3, #0
 80033f8:	f000 8085 	beq.w	8003506 <HAL_RCC_OscConfig+0x516>
 80033fc:	2301      	movs	r3, #1
 80033fe:	f8c7 3168 	str.w	r3, [r7, #360]	; 0x168
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003402:	f8d7 3168 	ldr.w	r3, [r7, #360]	; 0x168
 8003406:	fa93 f3a3 	rbit	r3, r3
 800340a:	f8c7 3164 	str.w	r3, [r7, #356]	; 0x164
  return result;
 800340e:	f8d7 3164 	ldr.w	r3, [r7, #356]	; 0x164
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003412:	fab3 f383 	clz	r3, r3
 8003416:	b2db      	uxtb	r3, r3
 8003418:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 800341c:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8003420:	009b      	lsls	r3, r3, #2
 8003422:	461a      	mov	r2, r3
 8003424:	2301      	movs	r3, #1
 8003426:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003428:	f7fe fd48 	bl	8001ebc <HAL_GetTick>
 800342c:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003430:	e00a      	b.n	8003448 <HAL_RCC_OscConfig+0x458>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003432:	f7fe fd43 	bl	8001ebc <HAL_GetTick>
 8003436:	4602      	mov	r2, r0
 8003438:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 800343c:	1ad3      	subs	r3, r2, r3
 800343e:	2b02      	cmp	r3, #2
 8003440:	d902      	bls.n	8003448 <HAL_RCC_OscConfig+0x458>
          {
            return HAL_TIMEOUT;
 8003442:	2303      	movs	r3, #3
 8003444:	f000 bcd5 	b.w	8003df2 <HAL_RCC_OscConfig+0xe02>
 8003448:	2302      	movs	r3, #2
 800344a:	f8c7 3160 	str.w	r3, [r7, #352]	; 0x160
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800344e:	f8d7 3160 	ldr.w	r3, [r7, #352]	; 0x160
 8003452:	fa93 f3a3 	rbit	r3, r3
 8003456:	f8c7 315c 	str.w	r3, [r7, #348]	; 0x15c
  return result;
 800345a:	f8d7 315c 	ldr.w	r3, [r7, #348]	; 0x15c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800345e:	fab3 f383 	clz	r3, r3
 8003462:	b2db      	uxtb	r3, r3
 8003464:	095b      	lsrs	r3, r3, #5
 8003466:	b2db      	uxtb	r3, r3
 8003468:	f043 0301 	orr.w	r3, r3, #1
 800346c:	b2db      	uxtb	r3, r3
 800346e:	2b01      	cmp	r3, #1
 8003470:	d102      	bne.n	8003478 <HAL_RCC_OscConfig+0x488>
 8003472:	4b73      	ldr	r3, [pc, #460]	; (8003640 <HAL_RCC_OscConfig+0x650>)
 8003474:	681b      	ldr	r3, [r3, #0]
 8003476:	e013      	b.n	80034a0 <HAL_RCC_OscConfig+0x4b0>
 8003478:	2302      	movs	r3, #2
 800347a:	f8c7 3158 	str.w	r3, [r7, #344]	; 0x158
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800347e:	f8d7 3158 	ldr.w	r3, [r7, #344]	; 0x158
 8003482:	fa93 f3a3 	rbit	r3, r3
 8003486:	f8c7 3154 	str.w	r3, [r7, #340]	; 0x154
 800348a:	2302      	movs	r3, #2
 800348c:	f8c7 3150 	str.w	r3, [r7, #336]	; 0x150
 8003490:	f8d7 3150 	ldr.w	r3, [r7, #336]	; 0x150
 8003494:	fa93 f3a3 	rbit	r3, r3
 8003498:	f8c7 314c 	str.w	r3, [r7, #332]	; 0x14c
 800349c:	4b68      	ldr	r3, [pc, #416]	; (8003640 <HAL_RCC_OscConfig+0x650>)
 800349e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80034a0:	2202      	movs	r2, #2
 80034a2:	f8c7 2148 	str.w	r2, [r7, #328]	; 0x148
 80034a6:	f8d7 2148 	ldr.w	r2, [r7, #328]	; 0x148
 80034aa:	fa92 f2a2 	rbit	r2, r2
 80034ae:	f8c7 2144 	str.w	r2, [r7, #324]	; 0x144
  return result;
 80034b2:	f8d7 2144 	ldr.w	r2, [r7, #324]	; 0x144
 80034b6:	fab2 f282 	clz	r2, r2
 80034ba:	b2d2      	uxtb	r2, r2
 80034bc:	f042 0220 	orr.w	r2, r2, #32
 80034c0:	b2d2      	uxtb	r2, r2
 80034c2:	f002 021f 	and.w	r2, r2, #31
 80034c6:	2101      	movs	r1, #1
 80034c8:	fa01 f202 	lsl.w	r2, r1, r2
 80034cc:	4013      	ands	r3, r2
 80034ce:	2b00      	cmp	r3, #0
 80034d0:	d0af      	beq.n	8003432 <HAL_RCC_OscConfig+0x442>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80034d2:	4b5b      	ldr	r3, [pc, #364]	; (8003640 <HAL_RCC_OscConfig+0x650>)
 80034d4:	681b      	ldr	r3, [r3, #0]
 80034d6:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80034da:	1d3b      	adds	r3, r7, #4
 80034dc:	681b      	ldr	r3, [r3, #0]
 80034de:	695b      	ldr	r3, [r3, #20]
 80034e0:	21f8      	movs	r1, #248	; 0xf8
 80034e2:	f8c7 1140 	str.w	r1, [r7, #320]	; 0x140
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80034e6:	f8d7 1140 	ldr.w	r1, [r7, #320]	; 0x140
 80034ea:	fa91 f1a1 	rbit	r1, r1
 80034ee:	f8c7 113c 	str.w	r1, [r7, #316]	; 0x13c
  return result;
 80034f2:	f8d7 113c 	ldr.w	r1, [r7, #316]	; 0x13c
 80034f6:	fab1 f181 	clz	r1, r1
 80034fa:	b2c9      	uxtb	r1, r1
 80034fc:	408b      	lsls	r3, r1
 80034fe:	4950      	ldr	r1, [pc, #320]	; (8003640 <HAL_RCC_OscConfig+0x650>)
 8003500:	4313      	orrs	r3, r2
 8003502:	600b      	str	r3, [r1, #0]
 8003504:	e06a      	b.n	80035dc <HAL_RCC_OscConfig+0x5ec>
 8003506:	2301      	movs	r3, #1
 8003508:	f8c7 3138 	str.w	r3, [r7, #312]	; 0x138
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800350c:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
 8003510:	fa93 f3a3 	rbit	r3, r3
 8003514:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
  return result;
 8003518:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800351c:	fab3 f383 	clz	r3, r3
 8003520:	b2db      	uxtb	r3, r3
 8003522:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8003526:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 800352a:	009b      	lsls	r3, r3, #2
 800352c:	461a      	mov	r2, r3
 800352e:	2300      	movs	r3, #0
 8003530:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003532:	f7fe fcc3 	bl	8001ebc <HAL_GetTick>
 8003536:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800353a:	e00a      	b.n	8003552 <HAL_RCC_OscConfig+0x562>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800353c:	f7fe fcbe 	bl	8001ebc <HAL_GetTick>
 8003540:	4602      	mov	r2, r0
 8003542:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8003546:	1ad3      	subs	r3, r2, r3
 8003548:	2b02      	cmp	r3, #2
 800354a:	d902      	bls.n	8003552 <HAL_RCC_OscConfig+0x562>
          {
            return HAL_TIMEOUT;
 800354c:	2303      	movs	r3, #3
 800354e:	f000 bc50 	b.w	8003df2 <HAL_RCC_OscConfig+0xe02>
 8003552:	2302      	movs	r3, #2
 8003554:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003558:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 800355c:	fa93 f3a3 	rbit	r3, r3
 8003560:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  return result;
 8003564:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003568:	fab3 f383 	clz	r3, r3
 800356c:	b2db      	uxtb	r3, r3
 800356e:	095b      	lsrs	r3, r3, #5
 8003570:	b2db      	uxtb	r3, r3
 8003572:	f043 0301 	orr.w	r3, r3, #1
 8003576:	b2db      	uxtb	r3, r3
 8003578:	2b01      	cmp	r3, #1
 800357a:	d102      	bne.n	8003582 <HAL_RCC_OscConfig+0x592>
 800357c:	4b30      	ldr	r3, [pc, #192]	; (8003640 <HAL_RCC_OscConfig+0x650>)
 800357e:	681b      	ldr	r3, [r3, #0]
 8003580:	e013      	b.n	80035aa <HAL_RCC_OscConfig+0x5ba>
 8003582:	2302      	movs	r3, #2
 8003584:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003588:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 800358c:	fa93 f3a3 	rbit	r3, r3
 8003590:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
 8003594:	2302      	movs	r3, #2
 8003596:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
 800359a:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 800359e:	fa93 f3a3 	rbit	r3, r3
 80035a2:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
 80035a6:	4b26      	ldr	r3, [pc, #152]	; (8003640 <HAL_RCC_OscConfig+0x650>)
 80035a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80035aa:	2202      	movs	r2, #2
 80035ac:	f8c7 2118 	str.w	r2, [r7, #280]	; 0x118
 80035b0:	f8d7 2118 	ldr.w	r2, [r7, #280]	; 0x118
 80035b4:	fa92 f2a2 	rbit	r2, r2
 80035b8:	f8c7 2114 	str.w	r2, [r7, #276]	; 0x114
  return result;
 80035bc:	f8d7 2114 	ldr.w	r2, [r7, #276]	; 0x114
 80035c0:	fab2 f282 	clz	r2, r2
 80035c4:	b2d2      	uxtb	r2, r2
 80035c6:	f042 0220 	orr.w	r2, r2, #32
 80035ca:	b2d2      	uxtb	r2, r2
 80035cc:	f002 021f 	and.w	r2, r2, #31
 80035d0:	2101      	movs	r1, #1
 80035d2:	fa01 f202 	lsl.w	r2, r1, r2
 80035d6:	4013      	ands	r3, r2
 80035d8:	2b00      	cmp	r3, #0
 80035da:	d1af      	bne.n	800353c <HAL_RCC_OscConfig+0x54c>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80035dc:	1d3b      	adds	r3, r7, #4
 80035de:	681b      	ldr	r3, [r3, #0]
 80035e0:	681b      	ldr	r3, [r3, #0]
 80035e2:	f003 0308 	and.w	r3, r3, #8
 80035e6:	2b00      	cmp	r3, #0
 80035e8:	f000 80da 	beq.w	80037a0 <HAL_RCC_OscConfig+0x7b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80035ec:	1d3b      	adds	r3, r7, #4
 80035ee:	681b      	ldr	r3, [r3, #0]
 80035f0:	699b      	ldr	r3, [r3, #24]
 80035f2:	2b00      	cmp	r3, #0
 80035f4:	d069      	beq.n	80036ca <HAL_RCC_OscConfig+0x6da>
 80035f6:	2301      	movs	r3, #1
 80035f8:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80035fc:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 8003600:	fa93 f3a3 	rbit	r3, r3
 8003604:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
  return result;
 8003608:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800360c:	fab3 f383 	clz	r3, r3
 8003610:	b2db      	uxtb	r3, r3
 8003612:	461a      	mov	r2, r3
 8003614:	4b0b      	ldr	r3, [pc, #44]	; (8003644 <HAL_RCC_OscConfig+0x654>)
 8003616:	4413      	add	r3, r2
 8003618:	009b      	lsls	r3, r3, #2
 800361a:	461a      	mov	r2, r3
 800361c:	2301      	movs	r3, #1
 800361e:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003620:	f7fe fc4c 	bl	8001ebc <HAL_GetTick>
 8003624:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003628:	e00e      	b.n	8003648 <HAL_RCC_OscConfig+0x658>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800362a:	f7fe fc47 	bl	8001ebc <HAL_GetTick>
 800362e:	4602      	mov	r2, r0
 8003630:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8003634:	1ad3      	subs	r3, r2, r3
 8003636:	2b02      	cmp	r3, #2
 8003638:	d906      	bls.n	8003648 <HAL_RCC_OscConfig+0x658>
        {
          return HAL_TIMEOUT;
 800363a:	2303      	movs	r3, #3
 800363c:	e3d9      	b.n	8003df2 <HAL_RCC_OscConfig+0xe02>
 800363e:	bf00      	nop
 8003640:	40021000 	.word	0x40021000
 8003644:	10908120 	.word	0x10908120
 8003648:	2302      	movs	r3, #2
 800364a:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800364e:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8003652:	fa93 f3a3 	rbit	r3, r3
 8003656:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 800365a:	f507 7380 	add.w	r3, r7, #256	; 0x100
 800365e:	2202      	movs	r2, #2
 8003660:	601a      	str	r2, [r3, #0]
 8003662:	f507 7380 	add.w	r3, r7, #256	; 0x100
 8003666:	681b      	ldr	r3, [r3, #0]
 8003668:	fa93 f2a3 	rbit	r2, r3
 800366c:	f107 03fc 	add.w	r3, r7, #252	; 0xfc
 8003670:	601a      	str	r2, [r3, #0]
 8003672:	f107 03f8 	add.w	r3, r7, #248	; 0xf8
 8003676:	2202      	movs	r2, #2
 8003678:	601a      	str	r2, [r3, #0]
 800367a:	f107 03f8 	add.w	r3, r7, #248	; 0xf8
 800367e:	681b      	ldr	r3, [r3, #0]
 8003680:	fa93 f2a3 	rbit	r2, r3
 8003684:	f107 03f4 	add.w	r3, r7, #244	; 0xf4
 8003688:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800368a:	4ba5      	ldr	r3, [pc, #660]	; (8003920 <HAL_RCC_OscConfig+0x930>)
 800368c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800368e:	f107 03f0 	add.w	r3, r7, #240	; 0xf0
 8003692:	2102      	movs	r1, #2
 8003694:	6019      	str	r1, [r3, #0]
 8003696:	f107 03f0 	add.w	r3, r7, #240	; 0xf0
 800369a:	681b      	ldr	r3, [r3, #0]
 800369c:	fa93 f1a3 	rbit	r1, r3
 80036a0:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 80036a4:	6019      	str	r1, [r3, #0]
  return result;
 80036a6:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 80036aa:	681b      	ldr	r3, [r3, #0]
 80036ac:	fab3 f383 	clz	r3, r3
 80036b0:	b2db      	uxtb	r3, r3
 80036b2:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 80036b6:	b2db      	uxtb	r3, r3
 80036b8:	f003 031f 	and.w	r3, r3, #31
 80036bc:	2101      	movs	r1, #1
 80036be:	fa01 f303 	lsl.w	r3, r1, r3
 80036c2:	4013      	ands	r3, r2
 80036c4:	2b00      	cmp	r3, #0
 80036c6:	d0b0      	beq.n	800362a <HAL_RCC_OscConfig+0x63a>
 80036c8:	e06a      	b.n	80037a0 <HAL_RCC_OscConfig+0x7b0>
 80036ca:	f107 03e8 	add.w	r3, r7, #232	; 0xe8
 80036ce:	2201      	movs	r2, #1
 80036d0:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80036d2:	f107 03e8 	add.w	r3, r7, #232	; 0xe8
 80036d6:	681b      	ldr	r3, [r3, #0]
 80036d8:	fa93 f2a3 	rbit	r2, r3
 80036dc:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 80036e0:	601a      	str	r2, [r3, #0]
  return result;
 80036e2:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 80036e6:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80036e8:	fab3 f383 	clz	r3, r3
 80036ec:	b2db      	uxtb	r3, r3
 80036ee:	461a      	mov	r2, r3
 80036f0:	4b8c      	ldr	r3, [pc, #560]	; (8003924 <HAL_RCC_OscConfig+0x934>)
 80036f2:	4413      	add	r3, r2
 80036f4:	009b      	lsls	r3, r3, #2
 80036f6:	461a      	mov	r2, r3
 80036f8:	2300      	movs	r3, #0
 80036fa:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80036fc:	f7fe fbde 	bl	8001ebc <HAL_GetTick>
 8003700:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003704:	e009      	b.n	800371a <HAL_RCC_OscConfig+0x72a>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003706:	f7fe fbd9 	bl	8001ebc <HAL_GetTick>
 800370a:	4602      	mov	r2, r0
 800370c:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8003710:	1ad3      	subs	r3, r2, r3
 8003712:	2b02      	cmp	r3, #2
 8003714:	d901      	bls.n	800371a <HAL_RCC_OscConfig+0x72a>
        {
          return HAL_TIMEOUT;
 8003716:	2303      	movs	r3, #3
 8003718:	e36b      	b.n	8003df2 <HAL_RCC_OscConfig+0xe02>
 800371a:	f107 03e0 	add.w	r3, r7, #224	; 0xe0
 800371e:	2202      	movs	r2, #2
 8003720:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003722:	f107 03e0 	add.w	r3, r7, #224	; 0xe0
 8003726:	681b      	ldr	r3, [r3, #0]
 8003728:	fa93 f2a3 	rbit	r2, r3
 800372c:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 8003730:	601a      	str	r2, [r3, #0]
 8003732:	f107 03d8 	add.w	r3, r7, #216	; 0xd8
 8003736:	2202      	movs	r2, #2
 8003738:	601a      	str	r2, [r3, #0]
 800373a:	f107 03d8 	add.w	r3, r7, #216	; 0xd8
 800373e:	681b      	ldr	r3, [r3, #0]
 8003740:	fa93 f2a3 	rbit	r2, r3
 8003744:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 8003748:	601a      	str	r2, [r3, #0]
 800374a:	f107 03d0 	add.w	r3, r7, #208	; 0xd0
 800374e:	2202      	movs	r2, #2
 8003750:	601a      	str	r2, [r3, #0]
 8003752:	f107 03d0 	add.w	r3, r7, #208	; 0xd0
 8003756:	681b      	ldr	r3, [r3, #0]
 8003758:	fa93 f2a3 	rbit	r2, r3
 800375c:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8003760:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003762:	4b6f      	ldr	r3, [pc, #444]	; (8003920 <HAL_RCC_OscConfig+0x930>)
 8003764:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003766:	f107 03c8 	add.w	r3, r7, #200	; 0xc8
 800376a:	2102      	movs	r1, #2
 800376c:	6019      	str	r1, [r3, #0]
 800376e:	f107 03c8 	add.w	r3, r7, #200	; 0xc8
 8003772:	681b      	ldr	r3, [r3, #0]
 8003774:	fa93 f1a3 	rbit	r1, r3
 8003778:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 800377c:	6019      	str	r1, [r3, #0]
  return result;
 800377e:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 8003782:	681b      	ldr	r3, [r3, #0]
 8003784:	fab3 f383 	clz	r3, r3
 8003788:	b2db      	uxtb	r3, r3
 800378a:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 800378e:	b2db      	uxtb	r3, r3
 8003790:	f003 031f 	and.w	r3, r3, #31
 8003794:	2101      	movs	r1, #1
 8003796:	fa01 f303 	lsl.w	r3, r1, r3
 800379a:	4013      	ands	r3, r2
 800379c:	2b00      	cmp	r3, #0
 800379e:	d1b2      	bne.n	8003706 <HAL_RCC_OscConfig+0x716>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80037a0:	1d3b      	adds	r3, r7, #4
 80037a2:	681b      	ldr	r3, [r3, #0]
 80037a4:	681b      	ldr	r3, [r3, #0]
 80037a6:	f003 0304 	and.w	r3, r3, #4
 80037aa:	2b00      	cmp	r3, #0
 80037ac:	f000 8158 	beq.w	8003a60 <HAL_RCC_OscConfig+0xa70>
  {
    FlagStatus       pwrclkchanged = RESET;
 80037b0:	2300      	movs	r3, #0
 80037b2:	f887 31ff 	strb.w	r3, [r7, #511]	; 0x1ff
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80037b6:	4b5a      	ldr	r3, [pc, #360]	; (8003920 <HAL_RCC_OscConfig+0x930>)
 80037b8:	69db      	ldr	r3, [r3, #28]
 80037ba:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80037be:	2b00      	cmp	r3, #0
 80037c0:	d112      	bne.n	80037e8 <HAL_RCC_OscConfig+0x7f8>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80037c2:	4b57      	ldr	r3, [pc, #348]	; (8003920 <HAL_RCC_OscConfig+0x930>)
 80037c4:	69db      	ldr	r3, [r3, #28]
 80037c6:	4a56      	ldr	r2, [pc, #344]	; (8003920 <HAL_RCC_OscConfig+0x930>)
 80037c8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80037cc:	61d3      	str	r3, [r2, #28]
 80037ce:	4b54      	ldr	r3, [pc, #336]	; (8003920 <HAL_RCC_OscConfig+0x930>)
 80037d0:	69db      	ldr	r3, [r3, #28]
 80037d2:	f003 5280 	and.w	r2, r3, #268435456	; 0x10000000
 80037d6:	f107 0308 	add.w	r3, r7, #8
 80037da:	601a      	str	r2, [r3, #0]
 80037dc:	f107 0308 	add.w	r3, r7, #8
 80037e0:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 80037e2:	2301      	movs	r3, #1
 80037e4:	f887 31ff 	strb.w	r3, [r7, #511]	; 0x1ff
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80037e8:	4b4f      	ldr	r3, [pc, #316]	; (8003928 <HAL_RCC_OscConfig+0x938>)
 80037ea:	681b      	ldr	r3, [r3, #0]
 80037ec:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80037f0:	2b00      	cmp	r3, #0
 80037f2:	d11a      	bne.n	800382a <HAL_RCC_OscConfig+0x83a>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80037f4:	4b4c      	ldr	r3, [pc, #304]	; (8003928 <HAL_RCC_OscConfig+0x938>)
 80037f6:	681b      	ldr	r3, [r3, #0]
 80037f8:	4a4b      	ldr	r2, [pc, #300]	; (8003928 <HAL_RCC_OscConfig+0x938>)
 80037fa:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80037fe:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003800:	f7fe fb5c 	bl	8001ebc <HAL_GetTick>
 8003804:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003808:	e009      	b.n	800381e <HAL_RCC_OscConfig+0x82e>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800380a:	f7fe fb57 	bl	8001ebc <HAL_GetTick>
 800380e:	4602      	mov	r2, r0
 8003810:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8003814:	1ad3      	subs	r3, r2, r3
 8003816:	2b64      	cmp	r3, #100	; 0x64
 8003818:	d901      	bls.n	800381e <HAL_RCC_OscConfig+0x82e>
        {
          return HAL_TIMEOUT;
 800381a:	2303      	movs	r3, #3
 800381c:	e2e9      	b.n	8003df2 <HAL_RCC_OscConfig+0xe02>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800381e:	4b42      	ldr	r3, [pc, #264]	; (8003928 <HAL_RCC_OscConfig+0x938>)
 8003820:	681b      	ldr	r3, [r3, #0]
 8003822:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003826:	2b00      	cmp	r3, #0
 8003828:	d0ef      	beq.n	800380a <HAL_RCC_OscConfig+0x81a>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800382a:	1d3b      	adds	r3, r7, #4
 800382c:	681b      	ldr	r3, [r3, #0]
 800382e:	68db      	ldr	r3, [r3, #12]
 8003830:	2b01      	cmp	r3, #1
 8003832:	d106      	bne.n	8003842 <HAL_RCC_OscConfig+0x852>
 8003834:	4b3a      	ldr	r3, [pc, #232]	; (8003920 <HAL_RCC_OscConfig+0x930>)
 8003836:	6a1b      	ldr	r3, [r3, #32]
 8003838:	4a39      	ldr	r2, [pc, #228]	; (8003920 <HAL_RCC_OscConfig+0x930>)
 800383a:	f043 0301 	orr.w	r3, r3, #1
 800383e:	6213      	str	r3, [r2, #32]
 8003840:	e02f      	b.n	80038a2 <HAL_RCC_OscConfig+0x8b2>
 8003842:	1d3b      	adds	r3, r7, #4
 8003844:	681b      	ldr	r3, [r3, #0]
 8003846:	68db      	ldr	r3, [r3, #12]
 8003848:	2b00      	cmp	r3, #0
 800384a:	d10c      	bne.n	8003866 <HAL_RCC_OscConfig+0x876>
 800384c:	4b34      	ldr	r3, [pc, #208]	; (8003920 <HAL_RCC_OscConfig+0x930>)
 800384e:	6a1b      	ldr	r3, [r3, #32]
 8003850:	4a33      	ldr	r2, [pc, #204]	; (8003920 <HAL_RCC_OscConfig+0x930>)
 8003852:	f023 0301 	bic.w	r3, r3, #1
 8003856:	6213      	str	r3, [r2, #32]
 8003858:	4b31      	ldr	r3, [pc, #196]	; (8003920 <HAL_RCC_OscConfig+0x930>)
 800385a:	6a1b      	ldr	r3, [r3, #32]
 800385c:	4a30      	ldr	r2, [pc, #192]	; (8003920 <HAL_RCC_OscConfig+0x930>)
 800385e:	f023 0304 	bic.w	r3, r3, #4
 8003862:	6213      	str	r3, [r2, #32]
 8003864:	e01d      	b.n	80038a2 <HAL_RCC_OscConfig+0x8b2>
 8003866:	1d3b      	adds	r3, r7, #4
 8003868:	681b      	ldr	r3, [r3, #0]
 800386a:	68db      	ldr	r3, [r3, #12]
 800386c:	2b05      	cmp	r3, #5
 800386e:	d10c      	bne.n	800388a <HAL_RCC_OscConfig+0x89a>
 8003870:	4b2b      	ldr	r3, [pc, #172]	; (8003920 <HAL_RCC_OscConfig+0x930>)
 8003872:	6a1b      	ldr	r3, [r3, #32]
 8003874:	4a2a      	ldr	r2, [pc, #168]	; (8003920 <HAL_RCC_OscConfig+0x930>)
 8003876:	f043 0304 	orr.w	r3, r3, #4
 800387a:	6213      	str	r3, [r2, #32]
 800387c:	4b28      	ldr	r3, [pc, #160]	; (8003920 <HAL_RCC_OscConfig+0x930>)
 800387e:	6a1b      	ldr	r3, [r3, #32]
 8003880:	4a27      	ldr	r2, [pc, #156]	; (8003920 <HAL_RCC_OscConfig+0x930>)
 8003882:	f043 0301 	orr.w	r3, r3, #1
 8003886:	6213      	str	r3, [r2, #32]
 8003888:	e00b      	b.n	80038a2 <HAL_RCC_OscConfig+0x8b2>
 800388a:	4b25      	ldr	r3, [pc, #148]	; (8003920 <HAL_RCC_OscConfig+0x930>)
 800388c:	6a1b      	ldr	r3, [r3, #32]
 800388e:	4a24      	ldr	r2, [pc, #144]	; (8003920 <HAL_RCC_OscConfig+0x930>)
 8003890:	f023 0301 	bic.w	r3, r3, #1
 8003894:	6213      	str	r3, [r2, #32]
 8003896:	4b22      	ldr	r3, [pc, #136]	; (8003920 <HAL_RCC_OscConfig+0x930>)
 8003898:	6a1b      	ldr	r3, [r3, #32]
 800389a:	4a21      	ldr	r2, [pc, #132]	; (8003920 <HAL_RCC_OscConfig+0x930>)
 800389c:	f023 0304 	bic.w	r3, r3, #4
 80038a0:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80038a2:	1d3b      	adds	r3, r7, #4
 80038a4:	681b      	ldr	r3, [r3, #0]
 80038a6:	68db      	ldr	r3, [r3, #12]
 80038a8:	2b00      	cmp	r3, #0
 80038aa:	d06b      	beq.n	8003984 <HAL_RCC_OscConfig+0x994>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80038ac:	f7fe fb06 	bl	8001ebc <HAL_GetTick>
 80038b0:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80038b4:	e00b      	b.n	80038ce <HAL_RCC_OscConfig+0x8de>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80038b6:	f7fe fb01 	bl	8001ebc <HAL_GetTick>
 80038ba:	4602      	mov	r2, r0
 80038bc:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80038c0:	1ad3      	subs	r3, r2, r3
 80038c2:	f241 3288 	movw	r2, #5000	; 0x1388
 80038c6:	4293      	cmp	r3, r2
 80038c8:	d901      	bls.n	80038ce <HAL_RCC_OscConfig+0x8de>
        {
          return HAL_TIMEOUT;
 80038ca:	2303      	movs	r3, #3
 80038cc:	e291      	b.n	8003df2 <HAL_RCC_OscConfig+0xe02>
 80038ce:	f107 03c0 	add.w	r3, r7, #192	; 0xc0
 80038d2:	2202      	movs	r2, #2
 80038d4:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80038d6:	f107 03c0 	add.w	r3, r7, #192	; 0xc0
 80038da:	681b      	ldr	r3, [r3, #0]
 80038dc:	fa93 f2a3 	rbit	r2, r3
 80038e0:	f107 03bc 	add.w	r3, r7, #188	; 0xbc
 80038e4:	601a      	str	r2, [r3, #0]
 80038e6:	f107 03b8 	add.w	r3, r7, #184	; 0xb8
 80038ea:	2202      	movs	r2, #2
 80038ec:	601a      	str	r2, [r3, #0]
 80038ee:	f107 03b8 	add.w	r3, r7, #184	; 0xb8
 80038f2:	681b      	ldr	r3, [r3, #0]
 80038f4:	fa93 f2a3 	rbit	r2, r3
 80038f8:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 80038fc:	601a      	str	r2, [r3, #0]
  return result;
 80038fe:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 8003902:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003904:	fab3 f383 	clz	r3, r3
 8003908:	b2db      	uxtb	r3, r3
 800390a:	095b      	lsrs	r3, r3, #5
 800390c:	b2db      	uxtb	r3, r3
 800390e:	f043 0302 	orr.w	r3, r3, #2
 8003912:	b2db      	uxtb	r3, r3
 8003914:	2b02      	cmp	r3, #2
 8003916:	d109      	bne.n	800392c <HAL_RCC_OscConfig+0x93c>
 8003918:	4b01      	ldr	r3, [pc, #4]	; (8003920 <HAL_RCC_OscConfig+0x930>)
 800391a:	6a1b      	ldr	r3, [r3, #32]
 800391c:	e014      	b.n	8003948 <HAL_RCC_OscConfig+0x958>
 800391e:	bf00      	nop
 8003920:	40021000 	.word	0x40021000
 8003924:	10908120 	.word	0x10908120
 8003928:	40007000 	.word	0x40007000
 800392c:	f107 03b0 	add.w	r3, r7, #176	; 0xb0
 8003930:	2202      	movs	r2, #2
 8003932:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003934:	f107 03b0 	add.w	r3, r7, #176	; 0xb0
 8003938:	681b      	ldr	r3, [r3, #0]
 800393a:	fa93 f2a3 	rbit	r2, r3
 800393e:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 8003942:	601a      	str	r2, [r3, #0]
 8003944:	4bbb      	ldr	r3, [pc, #748]	; (8003c34 <HAL_RCC_OscConfig+0xc44>)
 8003946:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003948:	f107 02a8 	add.w	r2, r7, #168	; 0xa8
 800394c:	2102      	movs	r1, #2
 800394e:	6011      	str	r1, [r2, #0]
 8003950:	f107 02a8 	add.w	r2, r7, #168	; 0xa8
 8003954:	6812      	ldr	r2, [r2, #0]
 8003956:	fa92 f1a2 	rbit	r1, r2
 800395a:	f107 02a4 	add.w	r2, r7, #164	; 0xa4
 800395e:	6011      	str	r1, [r2, #0]
  return result;
 8003960:	f107 02a4 	add.w	r2, r7, #164	; 0xa4
 8003964:	6812      	ldr	r2, [r2, #0]
 8003966:	fab2 f282 	clz	r2, r2
 800396a:	b2d2      	uxtb	r2, r2
 800396c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003970:	b2d2      	uxtb	r2, r2
 8003972:	f002 021f 	and.w	r2, r2, #31
 8003976:	2101      	movs	r1, #1
 8003978:	fa01 f202 	lsl.w	r2, r1, r2
 800397c:	4013      	ands	r3, r2
 800397e:	2b00      	cmp	r3, #0
 8003980:	d099      	beq.n	80038b6 <HAL_RCC_OscConfig+0x8c6>
 8003982:	e063      	b.n	8003a4c <HAL_RCC_OscConfig+0xa5c>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003984:	f7fe fa9a 	bl	8001ebc <HAL_GetTick>
 8003988:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800398c:	e00b      	b.n	80039a6 <HAL_RCC_OscConfig+0x9b6>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800398e:	f7fe fa95 	bl	8001ebc <HAL_GetTick>
 8003992:	4602      	mov	r2, r0
 8003994:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8003998:	1ad3      	subs	r3, r2, r3
 800399a:	f241 3288 	movw	r2, #5000	; 0x1388
 800399e:	4293      	cmp	r3, r2
 80039a0:	d901      	bls.n	80039a6 <HAL_RCC_OscConfig+0x9b6>
        {
          return HAL_TIMEOUT;
 80039a2:	2303      	movs	r3, #3
 80039a4:	e225      	b.n	8003df2 <HAL_RCC_OscConfig+0xe02>
 80039a6:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
 80039aa:	2202      	movs	r2, #2
 80039ac:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80039ae:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
 80039b2:	681b      	ldr	r3, [r3, #0]
 80039b4:	fa93 f2a3 	rbit	r2, r3
 80039b8:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 80039bc:	601a      	str	r2, [r3, #0]
 80039be:	f107 0398 	add.w	r3, r7, #152	; 0x98
 80039c2:	2202      	movs	r2, #2
 80039c4:	601a      	str	r2, [r3, #0]
 80039c6:	f107 0398 	add.w	r3, r7, #152	; 0x98
 80039ca:	681b      	ldr	r3, [r3, #0]
 80039cc:	fa93 f2a3 	rbit	r2, r3
 80039d0:	f107 0394 	add.w	r3, r7, #148	; 0x94
 80039d4:	601a      	str	r2, [r3, #0]
  return result;
 80039d6:	f107 0394 	add.w	r3, r7, #148	; 0x94
 80039da:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80039dc:	fab3 f383 	clz	r3, r3
 80039e0:	b2db      	uxtb	r3, r3
 80039e2:	095b      	lsrs	r3, r3, #5
 80039e4:	b2db      	uxtb	r3, r3
 80039e6:	f043 0302 	orr.w	r3, r3, #2
 80039ea:	b2db      	uxtb	r3, r3
 80039ec:	2b02      	cmp	r3, #2
 80039ee:	d102      	bne.n	80039f6 <HAL_RCC_OscConfig+0xa06>
 80039f0:	4b90      	ldr	r3, [pc, #576]	; (8003c34 <HAL_RCC_OscConfig+0xc44>)
 80039f2:	6a1b      	ldr	r3, [r3, #32]
 80039f4:	e00d      	b.n	8003a12 <HAL_RCC_OscConfig+0xa22>
 80039f6:	f107 0390 	add.w	r3, r7, #144	; 0x90
 80039fa:	2202      	movs	r2, #2
 80039fc:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80039fe:	f107 0390 	add.w	r3, r7, #144	; 0x90
 8003a02:	681b      	ldr	r3, [r3, #0]
 8003a04:	fa93 f2a3 	rbit	r2, r3
 8003a08:	f107 038c 	add.w	r3, r7, #140	; 0x8c
 8003a0c:	601a      	str	r2, [r3, #0]
 8003a0e:	4b89      	ldr	r3, [pc, #548]	; (8003c34 <HAL_RCC_OscConfig+0xc44>)
 8003a10:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a12:	f107 0288 	add.w	r2, r7, #136	; 0x88
 8003a16:	2102      	movs	r1, #2
 8003a18:	6011      	str	r1, [r2, #0]
 8003a1a:	f107 0288 	add.w	r2, r7, #136	; 0x88
 8003a1e:	6812      	ldr	r2, [r2, #0]
 8003a20:	fa92 f1a2 	rbit	r1, r2
 8003a24:	f107 0284 	add.w	r2, r7, #132	; 0x84
 8003a28:	6011      	str	r1, [r2, #0]
  return result;
 8003a2a:	f107 0284 	add.w	r2, r7, #132	; 0x84
 8003a2e:	6812      	ldr	r2, [r2, #0]
 8003a30:	fab2 f282 	clz	r2, r2
 8003a34:	b2d2      	uxtb	r2, r2
 8003a36:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003a3a:	b2d2      	uxtb	r2, r2
 8003a3c:	f002 021f 	and.w	r2, r2, #31
 8003a40:	2101      	movs	r1, #1
 8003a42:	fa01 f202 	lsl.w	r2, r1, r2
 8003a46:	4013      	ands	r3, r2
 8003a48:	2b00      	cmp	r3, #0
 8003a4a:	d1a0      	bne.n	800398e <HAL_RCC_OscConfig+0x99e>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8003a4c:	f897 31ff 	ldrb.w	r3, [r7, #511]	; 0x1ff
 8003a50:	2b01      	cmp	r3, #1
 8003a52:	d105      	bne.n	8003a60 <HAL_RCC_OscConfig+0xa70>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003a54:	4b77      	ldr	r3, [pc, #476]	; (8003c34 <HAL_RCC_OscConfig+0xc44>)
 8003a56:	69db      	ldr	r3, [r3, #28]
 8003a58:	4a76      	ldr	r2, [pc, #472]	; (8003c34 <HAL_RCC_OscConfig+0xc44>)
 8003a5a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003a5e:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003a60:	1d3b      	adds	r3, r7, #4
 8003a62:	681b      	ldr	r3, [r3, #0]
 8003a64:	69db      	ldr	r3, [r3, #28]
 8003a66:	2b00      	cmp	r3, #0
 8003a68:	f000 81c2 	beq.w	8003df0 <HAL_RCC_OscConfig+0xe00>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003a6c:	4b71      	ldr	r3, [pc, #452]	; (8003c34 <HAL_RCC_OscConfig+0xc44>)
 8003a6e:	685b      	ldr	r3, [r3, #4]
 8003a70:	f003 030c 	and.w	r3, r3, #12
 8003a74:	2b08      	cmp	r3, #8
 8003a76:	f000 819c 	beq.w	8003db2 <HAL_RCC_OscConfig+0xdc2>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003a7a:	1d3b      	adds	r3, r7, #4
 8003a7c:	681b      	ldr	r3, [r3, #0]
 8003a7e:	69db      	ldr	r3, [r3, #28]
 8003a80:	2b02      	cmp	r3, #2
 8003a82:	f040 8114 	bne.w	8003cae <HAL_RCC_OscConfig+0xcbe>
 8003a86:	f107 0380 	add.w	r3, r7, #128	; 0x80
 8003a8a:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8003a8e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003a90:	f107 0380 	add.w	r3, r7, #128	; 0x80
 8003a94:	681b      	ldr	r3, [r3, #0]
 8003a96:	fa93 f2a3 	rbit	r2, r3
 8003a9a:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 8003a9e:	601a      	str	r2, [r3, #0]
  return result;
 8003aa0:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 8003aa4:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003aa6:	fab3 f383 	clz	r3, r3
 8003aaa:	b2db      	uxtb	r3, r3
 8003aac:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8003ab0:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8003ab4:	009b      	lsls	r3, r3, #2
 8003ab6:	461a      	mov	r2, r3
 8003ab8:	2300      	movs	r3, #0
 8003aba:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003abc:	f7fe f9fe 	bl	8001ebc <HAL_GetTick>
 8003ac0:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003ac4:	e009      	b.n	8003ada <HAL_RCC_OscConfig+0xaea>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003ac6:	f7fe f9f9 	bl	8001ebc <HAL_GetTick>
 8003aca:	4602      	mov	r2, r0
 8003acc:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8003ad0:	1ad3      	subs	r3, r2, r3
 8003ad2:	2b02      	cmp	r3, #2
 8003ad4:	d901      	bls.n	8003ada <HAL_RCC_OscConfig+0xaea>
          {
            return HAL_TIMEOUT;
 8003ad6:	2303      	movs	r3, #3
 8003ad8:	e18b      	b.n	8003df2 <HAL_RCC_OscConfig+0xe02>
 8003ada:	f107 0378 	add.w	r3, r7, #120	; 0x78
 8003ade:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8003ae2:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003ae4:	f107 0378 	add.w	r3, r7, #120	; 0x78
 8003ae8:	681b      	ldr	r3, [r3, #0]
 8003aea:	fa93 f2a3 	rbit	r2, r3
 8003aee:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8003af2:	601a      	str	r2, [r3, #0]
  return result;
 8003af4:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8003af8:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003afa:	fab3 f383 	clz	r3, r3
 8003afe:	b2db      	uxtb	r3, r3
 8003b00:	095b      	lsrs	r3, r3, #5
 8003b02:	b2db      	uxtb	r3, r3
 8003b04:	f043 0301 	orr.w	r3, r3, #1
 8003b08:	b2db      	uxtb	r3, r3
 8003b0a:	2b01      	cmp	r3, #1
 8003b0c:	d102      	bne.n	8003b14 <HAL_RCC_OscConfig+0xb24>
 8003b0e:	4b49      	ldr	r3, [pc, #292]	; (8003c34 <HAL_RCC_OscConfig+0xc44>)
 8003b10:	681b      	ldr	r3, [r3, #0]
 8003b12:	e01b      	b.n	8003b4c <HAL_RCC_OscConfig+0xb5c>
 8003b14:	f107 0370 	add.w	r3, r7, #112	; 0x70
 8003b18:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8003b1c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003b1e:	f107 0370 	add.w	r3, r7, #112	; 0x70
 8003b22:	681b      	ldr	r3, [r3, #0]
 8003b24:	fa93 f2a3 	rbit	r2, r3
 8003b28:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8003b2c:	601a      	str	r2, [r3, #0]
 8003b2e:	f107 0368 	add.w	r3, r7, #104	; 0x68
 8003b32:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8003b36:	601a      	str	r2, [r3, #0]
 8003b38:	f107 0368 	add.w	r3, r7, #104	; 0x68
 8003b3c:	681b      	ldr	r3, [r3, #0]
 8003b3e:	fa93 f2a3 	rbit	r2, r3
 8003b42:	f107 0364 	add.w	r3, r7, #100	; 0x64
 8003b46:	601a      	str	r2, [r3, #0]
 8003b48:	4b3a      	ldr	r3, [pc, #232]	; (8003c34 <HAL_RCC_OscConfig+0xc44>)
 8003b4a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b4c:	f107 0260 	add.w	r2, r7, #96	; 0x60
 8003b50:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8003b54:	6011      	str	r1, [r2, #0]
 8003b56:	f107 0260 	add.w	r2, r7, #96	; 0x60
 8003b5a:	6812      	ldr	r2, [r2, #0]
 8003b5c:	fa92 f1a2 	rbit	r1, r2
 8003b60:	f107 025c 	add.w	r2, r7, #92	; 0x5c
 8003b64:	6011      	str	r1, [r2, #0]
  return result;
 8003b66:	f107 025c 	add.w	r2, r7, #92	; 0x5c
 8003b6a:	6812      	ldr	r2, [r2, #0]
 8003b6c:	fab2 f282 	clz	r2, r2
 8003b70:	b2d2      	uxtb	r2, r2
 8003b72:	f042 0220 	orr.w	r2, r2, #32
 8003b76:	b2d2      	uxtb	r2, r2
 8003b78:	f002 021f 	and.w	r2, r2, #31
 8003b7c:	2101      	movs	r1, #1
 8003b7e:	fa01 f202 	lsl.w	r2, r1, r2
 8003b82:	4013      	ands	r3, r2
 8003b84:	2b00      	cmp	r3, #0
 8003b86:	d19e      	bne.n	8003ac6 <HAL_RCC_OscConfig+0xad6>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
#else
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003b88:	4b2a      	ldr	r3, [pc, #168]	; (8003c34 <HAL_RCC_OscConfig+0xc44>)
 8003b8a:	685b      	ldr	r3, [r3, #4]
 8003b8c:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8003b90:	1d3b      	adds	r3, r7, #4
 8003b92:	681b      	ldr	r3, [r3, #0]
 8003b94:	6a59      	ldr	r1, [r3, #36]	; 0x24
 8003b96:	1d3b      	adds	r3, r7, #4
 8003b98:	681b      	ldr	r3, [r3, #0]
 8003b9a:	6a1b      	ldr	r3, [r3, #32]
 8003b9c:	430b      	orrs	r3, r1
 8003b9e:	4925      	ldr	r1, [pc, #148]	; (8003c34 <HAL_RCC_OscConfig+0xc44>)
 8003ba0:	4313      	orrs	r3, r2
 8003ba2:	604b      	str	r3, [r1, #4]
 8003ba4:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8003ba8:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8003bac:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003bae:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8003bb2:	681b      	ldr	r3, [r3, #0]
 8003bb4:	fa93 f2a3 	rbit	r2, r3
 8003bb8:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8003bbc:	601a      	str	r2, [r3, #0]
  return result;
 8003bbe:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8003bc2:	681b      	ldr	r3, [r3, #0]
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003bc4:	fab3 f383 	clz	r3, r3
 8003bc8:	b2db      	uxtb	r3, r3
 8003bca:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8003bce:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8003bd2:	009b      	lsls	r3, r3, #2
 8003bd4:	461a      	mov	r2, r3
 8003bd6:	2301      	movs	r3, #1
 8003bd8:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003bda:	f7fe f96f 	bl	8001ebc <HAL_GetTick>
 8003bde:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003be2:	e009      	b.n	8003bf8 <HAL_RCC_OscConfig+0xc08>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003be4:	f7fe f96a 	bl	8001ebc <HAL_GetTick>
 8003be8:	4602      	mov	r2, r0
 8003bea:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8003bee:	1ad3      	subs	r3, r2, r3
 8003bf0:	2b02      	cmp	r3, #2
 8003bf2:	d901      	bls.n	8003bf8 <HAL_RCC_OscConfig+0xc08>
          {
            return HAL_TIMEOUT;
 8003bf4:	2303      	movs	r3, #3
 8003bf6:	e0fc      	b.n	8003df2 <HAL_RCC_OscConfig+0xe02>
 8003bf8:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8003bfc:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8003c00:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003c02:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8003c06:	681b      	ldr	r3, [r3, #0]
 8003c08:	fa93 f2a3 	rbit	r2, r3
 8003c0c:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8003c10:	601a      	str	r2, [r3, #0]
  return result;
 8003c12:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8003c16:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003c18:	fab3 f383 	clz	r3, r3
 8003c1c:	b2db      	uxtb	r3, r3
 8003c1e:	095b      	lsrs	r3, r3, #5
 8003c20:	b2db      	uxtb	r3, r3
 8003c22:	f043 0301 	orr.w	r3, r3, #1
 8003c26:	b2db      	uxtb	r3, r3
 8003c28:	2b01      	cmp	r3, #1
 8003c2a:	d105      	bne.n	8003c38 <HAL_RCC_OscConfig+0xc48>
 8003c2c:	4b01      	ldr	r3, [pc, #4]	; (8003c34 <HAL_RCC_OscConfig+0xc44>)
 8003c2e:	681b      	ldr	r3, [r3, #0]
 8003c30:	e01e      	b.n	8003c70 <HAL_RCC_OscConfig+0xc80>
 8003c32:	bf00      	nop
 8003c34:	40021000 	.word	0x40021000
 8003c38:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8003c3c:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8003c40:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003c42:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8003c46:	681b      	ldr	r3, [r3, #0]
 8003c48:	fa93 f2a3 	rbit	r2, r3
 8003c4c:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8003c50:	601a      	str	r2, [r3, #0]
 8003c52:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8003c56:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8003c5a:	601a      	str	r2, [r3, #0]
 8003c5c:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8003c60:	681b      	ldr	r3, [r3, #0]
 8003c62:	fa93 f2a3 	rbit	r2, r3
 8003c66:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8003c6a:	601a      	str	r2, [r3, #0]
 8003c6c:	4b63      	ldr	r3, [pc, #396]	; (8003dfc <HAL_RCC_OscConfig+0xe0c>)
 8003c6e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c70:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8003c74:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8003c78:	6011      	str	r1, [r2, #0]
 8003c7a:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8003c7e:	6812      	ldr	r2, [r2, #0]
 8003c80:	fa92 f1a2 	rbit	r1, r2
 8003c84:	f107 0234 	add.w	r2, r7, #52	; 0x34
 8003c88:	6011      	str	r1, [r2, #0]
  return result;
 8003c8a:	f107 0234 	add.w	r2, r7, #52	; 0x34
 8003c8e:	6812      	ldr	r2, [r2, #0]
 8003c90:	fab2 f282 	clz	r2, r2
 8003c94:	b2d2      	uxtb	r2, r2
 8003c96:	f042 0220 	orr.w	r2, r2, #32
 8003c9a:	b2d2      	uxtb	r2, r2
 8003c9c:	f002 021f 	and.w	r2, r2, #31
 8003ca0:	2101      	movs	r1, #1
 8003ca2:	fa01 f202 	lsl.w	r2, r1, r2
 8003ca6:	4013      	ands	r3, r2
 8003ca8:	2b00      	cmp	r3, #0
 8003caa:	d09b      	beq.n	8003be4 <HAL_RCC_OscConfig+0xbf4>
 8003cac:	e0a0      	b.n	8003df0 <HAL_RCC_OscConfig+0xe00>
 8003cae:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8003cb2:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8003cb6:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003cb8:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8003cbc:	681b      	ldr	r3, [r3, #0]
 8003cbe:	fa93 f2a3 	rbit	r2, r3
 8003cc2:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8003cc6:	601a      	str	r2, [r3, #0]
  return result;
 8003cc8:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8003ccc:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003cce:	fab3 f383 	clz	r3, r3
 8003cd2:	b2db      	uxtb	r3, r3
 8003cd4:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8003cd8:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8003cdc:	009b      	lsls	r3, r3, #2
 8003cde:	461a      	mov	r2, r3
 8003ce0:	2300      	movs	r3, #0
 8003ce2:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003ce4:	f7fe f8ea 	bl	8001ebc <HAL_GetTick>
 8003ce8:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003cec:	e009      	b.n	8003d02 <HAL_RCC_OscConfig+0xd12>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003cee:	f7fe f8e5 	bl	8001ebc <HAL_GetTick>
 8003cf2:	4602      	mov	r2, r0
 8003cf4:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8003cf8:	1ad3      	subs	r3, r2, r3
 8003cfa:	2b02      	cmp	r3, #2
 8003cfc:	d901      	bls.n	8003d02 <HAL_RCC_OscConfig+0xd12>
          {
            return HAL_TIMEOUT;
 8003cfe:	2303      	movs	r3, #3
 8003d00:	e077      	b.n	8003df2 <HAL_RCC_OscConfig+0xe02>
 8003d02:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8003d06:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8003d0a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003d0c:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8003d10:	681b      	ldr	r3, [r3, #0]
 8003d12:	fa93 f2a3 	rbit	r2, r3
 8003d16:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003d1a:	601a      	str	r2, [r3, #0]
  return result;
 8003d1c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003d20:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003d22:	fab3 f383 	clz	r3, r3
 8003d26:	b2db      	uxtb	r3, r3
 8003d28:	095b      	lsrs	r3, r3, #5
 8003d2a:	b2db      	uxtb	r3, r3
 8003d2c:	f043 0301 	orr.w	r3, r3, #1
 8003d30:	b2db      	uxtb	r3, r3
 8003d32:	2b01      	cmp	r3, #1
 8003d34:	d102      	bne.n	8003d3c <HAL_RCC_OscConfig+0xd4c>
 8003d36:	4b31      	ldr	r3, [pc, #196]	; (8003dfc <HAL_RCC_OscConfig+0xe0c>)
 8003d38:	681b      	ldr	r3, [r3, #0]
 8003d3a:	e01b      	b.n	8003d74 <HAL_RCC_OscConfig+0xd84>
 8003d3c:	f107 0320 	add.w	r3, r7, #32
 8003d40:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8003d44:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003d46:	f107 0320 	add.w	r3, r7, #32
 8003d4a:	681b      	ldr	r3, [r3, #0]
 8003d4c:	fa93 f2a3 	rbit	r2, r3
 8003d50:	f107 031c 	add.w	r3, r7, #28
 8003d54:	601a      	str	r2, [r3, #0]
 8003d56:	f107 0318 	add.w	r3, r7, #24
 8003d5a:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8003d5e:	601a      	str	r2, [r3, #0]
 8003d60:	f107 0318 	add.w	r3, r7, #24
 8003d64:	681b      	ldr	r3, [r3, #0]
 8003d66:	fa93 f2a3 	rbit	r2, r3
 8003d6a:	f107 0314 	add.w	r3, r7, #20
 8003d6e:	601a      	str	r2, [r3, #0]
 8003d70:	4b22      	ldr	r3, [pc, #136]	; (8003dfc <HAL_RCC_OscConfig+0xe0c>)
 8003d72:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d74:	f107 0210 	add.w	r2, r7, #16
 8003d78:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8003d7c:	6011      	str	r1, [r2, #0]
 8003d7e:	f107 0210 	add.w	r2, r7, #16
 8003d82:	6812      	ldr	r2, [r2, #0]
 8003d84:	fa92 f1a2 	rbit	r1, r2
 8003d88:	f107 020c 	add.w	r2, r7, #12
 8003d8c:	6011      	str	r1, [r2, #0]
  return result;
 8003d8e:	f107 020c 	add.w	r2, r7, #12
 8003d92:	6812      	ldr	r2, [r2, #0]
 8003d94:	fab2 f282 	clz	r2, r2
 8003d98:	b2d2      	uxtb	r2, r2
 8003d9a:	f042 0220 	orr.w	r2, r2, #32
 8003d9e:	b2d2      	uxtb	r2, r2
 8003da0:	f002 021f 	and.w	r2, r2, #31
 8003da4:	2101      	movs	r1, #1
 8003da6:	fa01 f202 	lsl.w	r2, r1, r2
 8003daa:	4013      	ands	r3, r2
 8003dac:	2b00      	cmp	r3, #0
 8003dae:	d19e      	bne.n	8003cee <HAL_RCC_OscConfig+0xcfe>
 8003db0:	e01e      	b.n	8003df0 <HAL_RCC_OscConfig+0xe00>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003db2:	1d3b      	adds	r3, r7, #4
 8003db4:	681b      	ldr	r3, [r3, #0]
 8003db6:	69db      	ldr	r3, [r3, #28]
 8003db8:	2b01      	cmp	r3, #1
 8003dba:	d101      	bne.n	8003dc0 <HAL_RCC_OscConfig+0xdd0>
      {
        return HAL_ERROR;
 8003dbc:	2301      	movs	r3, #1
 8003dbe:	e018      	b.n	8003df2 <HAL_RCC_OscConfig+0xe02>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8003dc0:	4b0e      	ldr	r3, [pc, #56]	; (8003dfc <HAL_RCC_OscConfig+0xe0c>)
 8003dc2:	685b      	ldr	r3, [r3, #4]
 8003dc4:	f8c7 31f4 	str.w	r3, [r7, #500]	; 0x1f4
        pll_config2 = RCC->CFGR2;
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
#else
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8003dc8:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 8003dcc:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8003dd0:	1d3b      	adds	r3, r7, #4
 8003dd2:	681b      	ldr	r3, [r3, #0]
 8003dd4:	6a1b      	ldr	r3, [r3, #32]
 8003dd6:	429a      	cmp	r2, r3
 8003dd8:	d108      	bne.n	8003dec <HAL_RCC_OscConfig+0xdfc>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
 8003dda:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 8003dde:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8003de2:	1d3b      	adds	r3, r7, #4
 8003de4:	681b      	ldr	r3, [r3, #0]
 8003de6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8003de8:	429a      	cmp	r2, r3
 8003dea:	d001      	beq.n	8003df0 <HAL_RCC_OscConfig+0xe00>
#endif
        {
          return HAL_ERROR;
 8003dec:	2301      	movs	r3, #1
 8003dee:	e000      	b.n	8003df2 <HAL_RCC_OscConfig+0xe02>
        }
      }
    }
  }

  return HAL_OK;
 8003df0:	2300      	movs	r3, #0
}
 8003df2:	4618      	mov	r0, r3
 8003df4:	f507 7700 	add.w	r7, r7, #512	; 0x200
 8003df8:	46bd      	mov	sp, r7
 8003dfa:	bd80      	pop	{r7, pc}
 8003dfc:	40021000 	.word	0x40021000

08003e00 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003e00:	b580      	push	{r7, lr}
 8003e02:	b09e      	sub	sp, #120	; 0x78
 8003e04:	af00      	add	r7, sp, #0
 8003e06:	6078      	str	r0, [r7, #4]
 8003e08:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8003e0a:	2300      	movs	r3, #0
 8003e0c:	677b      	str	r3, [r7, #116]	; 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003e0e:	687b      	ldr	r3, [r7, #4]
 8003e10:	2b00      	cmp	r3, #0
 8003e12:	d101      	bne.n	8003e18 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8003e14:	2301      	movs	r3, #1
 8003e16:	e162      	b.n	80040de <HAL_RCC_ClockConfig+0x2de>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003e18:	4b90      	ldr	r3, [pc, #576]	; (800405c <HAL_RCC_ClockConfig+0x25c>)
 8003e1a:	681b      	ldr	r3, [r3, #0]
 8003e1c:	f003 0307 	and.w	r3, r3, #7
 8003e20:	683a      	ldr	r2, [r7, #0]
 8003e22:	429a      	cmp	r2, r3
 8003e24:	d910      	bls.n	8003e48 <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003e26:	4b8d      	ldr	r3, [pc, #564]	; (800405c <HAL_RCC_ClockConfig+0x25c>)
 8003e28:	681b      	ldr	r3, [r3, #0]
 8003e2a:	f023 0207 	bic.w	r2, r3, #7
 8003e2e:	498b      	ldr	r1, [pc, #556]	; (800405c <HAL_RCC_ClockConfig+0x25c>)
 8003e30:	683b      	ldr	r3, [r7, #0]
 8003e32:	4313      	orrs	r3, r2
 8003e34:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003e36:	4b89      	ldr	r3, [pc, #548]	; (800405c <HAL_RCC_ClockConfig+0x25c>)
 8003e38:	681b      	ldr	r3, [r3, #0]
 8003e3a:	f003 0307 	and.w	r3, r3, #7
 8003e3e:	683a      	ldr	r2, [r7, #0]
 8003e40:	429a      	cmp	r2, r3
 8003e42:	d001      	beq.n	8003e48 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8003e44:	2301      	movs	r3, #1
 8003e46:	e14a      	b.n	80040de <HAL_RCC_ClockConfig+0x2de>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003e48:	687b      	ldr	r3, [r7, #4]
 8003e4a:	681b      	ldr	r3, [r3, #0]
 8003e4c:	f003 0302 	and.w	r3, r3, #2
 8003e50:	2b00      	cmp	r3, #0
 8003e52:	d008      	beq.n	8003e66 <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003e54:	4b82      	ldr	r3, [pc, #520]	; (8004060 <HAL_RCC_ClockConfig+0x260>)
 8003e56:	685b      	ldr	r3, [r3, #4]
 8003e58:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	689b      	ldr	r3, [r3, #8]
 8003e60:	497f      	ldr	r1, [pc, #508]	; (8004060 <HAL_RCC_ClockConfig+0x260>)
 8003e62:	4313      	orrs	r3, r2
 8003e64:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003e66:	687b      	ldr	r3, [r7, #4]
 8003e68:	681b      	ldr	r3, [r3, #0]
 8003e6a:	f003 0301 	and.w	r3, r3, #1
 8003e6e:	2b00      	cmp	r3, #0
 8003e70:	f000 80dc 	beq.w	800402c <HAL_RCC_ClockConfig+0x22c>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	685b      	ldr	r3, [r3, #4]
 8003e78:	2b01      	cmp	r3, #1
 8003e7a:	d13c      	bne.n	8003ef6 <HAL_RCC_ClockConfig+0xf6>
 8003e7c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8003e80:	673b      	str	r3, [r7, #112]	; 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003e82:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8003e84:	fa93 f3a3 	rbit	r3, r3
 8003e88:	66fb      	str	r3, [r7, #108]	; 0x6c
  return result;
 8003e8a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003e8c:	fab3 f383 	clz	r3, r3
 8003e90:	b2db      	uxtb	r3, r3
 8003e92:	095b      	lsrs	r3, r3, #5
 8003e94:	b2db      	uxtb	r3, r3
 8003e96:	f043 0301 	orr.w	r3, r3, #1
 8003e9a:	b2db      	uxtb	r3, r3
 8003e9c:	2b01      	cmp	r3, #1
 8003e9e:	d102      	bne.n	8003ea6 <HAL_RCC_ClockConfig+0xa6>
 8003ea0:	4b6f      	ldr	r3, [pc, #444]	; (8004060 <HAL_RCC_ClockConfig+0x260>)
 8003ea2:	681b      	ldr	r3, [r3, #0]
 8003ea4:	e00f      	b.n	8003ec6 <HAL_RCC_ClockConfig+0xc6>
 8003ea6:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8003eaa:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003eac:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8003eae:	fa93 f3a3 	rbit	r3, r3
 8003eb2:	667b      	str	r3, [r7, #100]	; 0x64
 8003eb4:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8003eb8:	663b      	str	r3, [r7, #96]	; 0x60
 8003eba:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8003ebc:	fa93 f3a3 	rbit	r3, r3
 8003ec0:	65fb      	str	r3, [r7, #92]	; 0x5c
 8003ec2:	4b67      	ldr	r3, [pc, #412]	; (8004060 <HAL_RCC_ClockConfig+0x260>)
 8003ec4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ec6:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8003eca:	65ba      	str	r2, [r7, #88]	; 0x58
 8003ecc:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8003ece:	fa92 f2a2 	rbit	r2, r2
 8003ed2:	657a      	str	r2, [r7, #84]	; 0x54
  return result;
 8003ed4:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8003ed6:	fab2 f282 	clz	r2, r2
 8003eda:	b2d2      	uxtb	r2, r2
 8003edc:	f042 0220 	orr.w	r2, r2, #32
 8003ee0:	b2d2      	uxtb	r2, r2
 8003ee2:	f002 021f 	and.w	r2, r2, #31
 8003ee6:	2101      	movs	r1, #1
 8003ee8:	fa01 f202 	lsl.w	r2, r1, r2
 8003eec:	4013      	ands	r3, r2
 8003eee:	2b00      	cmp	r3, #0
 8003ef0:	d17b      	bne.n	8003fea <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8003ef2:	2301      	movs	r3, #1
 8003ef4:	e0f3      	b.n	80040de <HAL_RCC_ClockConfig+0x2de>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003ef6:	687b      	ldr	r3, [r7, #4]
 8003ef8:	685b      	ldr	r3, [r3, #4]
 8003efa:	2b02      	cmp	r3, #2
 8003efc:	d13c      	bne.n	8003f78 <HAL_RCC_ClockConfig+0x178>
 8003efe:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8003f02:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003f04:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003f06:	fa93 f3a3 	rbit	r3, r3
 8003f0a:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 8003f0c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003f0e:	fab3 f383 	clz	r3, r3
 8003f12:	b2db      	uxtb	r3, r3
 8003f14:	095b      	lsrs	r3, r3, #5
 8003f16:	b2db      	uxtb	r3, r3
 8003f18:	f043 0301 	orr.w	r3, r3, #1
 8003f1c:	b2db      	uxtb	r3, r3
 8003f1e:	2b01      	cmp	r3, #1
 8003f20:	d102      	bne.n	8003f28 <HAL_RCC_ClockConfig+0x128>
 8003f22:	4b4f      	ldr	r3, [pc, #316]	; (8004060 <HAL_RCC_ClockConfig+0x260>)
 8003f24:	681b      	ldr	r3, [r3, #0]
 8003f26:	e00f      	b.n	8003f48 <HAL_RCC_ClockConfig+0x148>
 8003f28:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8003f2c:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003f2e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003f30:	fa93 f3a3 	rbit	r3, r3
 8003f34:	647b      	str	r3, [r7, #68]	; 0x44
 8003f36:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8003f3a:	643b      	str	r3, [r7, #64]	; 0x40
 8003f3c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003f3e:	fa93 f3a3 	rbit	r3, r3
 8003f42:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003f44:	4b46      	ldr	r3, [pc, #280]	; (8004060 <HAL_RCC_ClockConfig+0x260>)
 8003f46:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f48:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8003f4c:	63ba      	str	r2, [r7, #56]	; 0x38
 8003f4e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8003f50:	fa92 f2a2 	rbit	r2, r2
 8003f54:	637a      	str	r2, [r7, #52]	; 0x34
  return result;
 8003f56:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8003f58:	fab2 f282 	clz	r2, r2
 8003f5c:	b2d2      	uxtb	r2, r2
 8003f5e:	f042 0220 	orr.w	r2, r2, #32
 8003f62:	b2d2      	uxtb	r2, r2
 8003f64:	f002 021f 	and.w	r2, r2, #31
 8003f68:	2101      	movs	r1, #1
 8003f6a:	fa01 f202 	lsl.w	r2, r1, r2
 8003f6e:	4013      	ands	r3, r2
 8003f70:	2b00      	cmp	r3, #0
 8003f72:	d13a      	bne.n	8003fea <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8003f74:	2301      	movs	r3, #1
 8003f76:	e0b2      	b.n	80040de <HAL_RCC_ClockConfig+0x2de>
 8003f78:	2302      	movs	r3, #2
 8003f7a:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003f7c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003f7e:	fa93 f3a3 	rbit	r3, r3
 8003f82:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 8003f84:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003f86:	fab3 f383 	clz	r3, r3
 8003f8a:	b2db      	uxtb	r3, r3
 8003f8c:	095b      	lsrs	r3, r3, #5
 8003f8e:	b2db      	uxtb	r3, r3
 8003f90:	f043 0301 	orr.w	r3, r3, #1
 8003f94:	b2db      	uxtb	r3, r3
 8003f96:	2b01      	cmp	r3, #1
 8003f98:	d102      	bne.n	8003fa0 <HAL_RCC_ClockConfig+0x1a0>
 8003f9a:	4b31      	ldr	r3, [pc, #196]	; (8004060 <HAL_RCC_ClockConfig+0x260>)
 8003f9c:	681b      	ldr	r3, [r3, #0]
 8003f9e:	e00d      	b.n	8003fbc <HAL_RCC_ClockConfig+0x1bc>
 8003fa0:	2302      	movs	r3, #2
 8003fa2:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003fa4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003fa6:	fa93 f3a3 	rbit	r3, r3
 8003faa:	627b      	str	r3, [r7, #36]	; 0x24
 8003fac:	2302      	movs	r3, #2
 8003fae:	623b      	str	r3, [r7, #32]
 8003fb0:	6a3b      	ldr	r3, [r7, #32]
 8003fb2:	fa93 f3a3 	rbit	r3, r3
 8003fb6:	61fb      	str	r3, [r7, #28]
 8003fb8:	4b29      	ldr	r3, [pc, #164]	; (8004060 <HAL_RCC_ClockConfig+0x260>)
 8003fba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003fbc:	2202      	movs	r2, #2
 8003fbe:	61ba      	str	r2, [r7, #24]
 8003fc0:	69ba      	ldr	r2, [r7, #24]
 8003fc2:	fa92 f2a2 	rbit	r2, r2
 8003fc6:	617a      	str	r2, [r7, #20]
  return result;
 8003fc8:	697a      	ldr	r2, [r7, #20]
 8003fca:	fab2 f282 	clz	r2, r2
 8003fce:	b2d2      	uxtb	r2, r2
 8003fd0:	f042 0220 	orr.w	r2, r2, #32
 8003fd4:	b2d2      	uxtb	r2, r2
 8003fd6:	f002 021f 	and.w	r2, r2, #31
 8003fda:	2101      	movs	r1, #1
 8003fdc:	fa01 f202 	lsl.w	r2, r1, r2
 8003fe0:	4013      	ands	r3, r2
 8003fe2:	2b00      	cmp	r3, #0
 8003fe4:	d101      	bne.n	8003fea <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8003fe6:	2301      	movs	r3, #1
 8003fe8:	e079      	b.n	80040de <HAL_RCC_ClockConfig+0x2de>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003fea:	4b1d      	ldr	r3, [pc, #116]	; (8004060 <HAL_RCC_ClockConfig+0x260>)
 8003fec:	685b      	ldr	r3, [r3, #4]
 8003fee:	f023 0203 	bic.w	r2, r3, #3
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	685b      	ldr	r3, [r3, #4]
 8003ff6:	491a      	ldr	r1, [pc, #104]	; (8004060 <HAL_RCC_ClockConfig+0x260>)
 8003ff8:	4313      	orrs	r3, r2
 8003ffa:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003ffc:	f7fd ff5e 	bl	8001ebc <HAL_GetTick>
 8004000:	6778      	str	r0, [r7, #116]	; 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004002:	e00a      	b.n	800401a <HAL_RCC_ClockConfig+0x21a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004004:	f7fd ff5a 	bl	8001ebc <HAL_GetTick>
 8004008:	4602      	mov	r2, r0
 800400a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800400c:	1ad3      	subs	r3, r2, r3
 800400e:	f241 3288 	movw	r2, #5000	; 0x1388
 8004012:	4293      	cmp	r3, r2
 8004014:	d901      	bls.n	800401a <HAL_RCC_ClockConfig+0x21a>
      {
        return HAL_TIMEOUT;
 8004016:	2303      	movs	r3, #3
 8004018:	e061      	b.n	80040de <HAL_RCC_ClockConfig+0x2de>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800401a:	4b11      	ldr	r3, [pc, #68]	; (8004060 <HAL_RCC_ClockConfig+0x260>)
 800401c:	685b      	ldr	r3, [r3, #4]
 800401e:	f003 020c 	and.w	r2, r3, #12
 8004022:	687b      	ldr	r3, [r7, #4]
 8004024:	685b      	ldr	r3, [r3, #4]
 8004026:	009b      	lsls	r3, r3, #2
 8004028:	429a      	cmp	r2, r3
 800402a:	d1eb      	bne.n	8004004 <HAL_RCC_ClockConfig+0x204>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800402c:	4b0b      	ldr	r3, [pc, #44]	; (800405c <HAL_RCC_ClockConfig+0x25c>)
 800402e:	681b      	ldr	r3, [r3, #0]
 8004030:	f003 0307 	and.w	r3, r3, #7
 8004034:	683a      	ldr	r2, [r7, #0]
 8004036:	429a      	cmp	r2, r3
 8004038:	d214      	bcs.n	8004064 <HAL_RCC_ClockConfig+0x264>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800403a:	4b08      	ldr	r3, [pc, #32]	; (800405c <HAL_RCC_ClockConfig+0x25c>)
 800403c:	681b      	ldr	r3, [r3, #0]
 800403e:	f023 0207 	bic.w	r2, r3, #7
 8004042:	4906      	ldr	r1, [pc, #24]	; (800405c <HAL_RCC_ClockConfig+0x25c>)
 8004044:	683b      	ldr	r3, [r7, #0]
 8004046:	4313      	orrs	r3, r2
 8004048:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800404a:	4b04      	ldr	r3, [pc, #16]	; (800405c <HAL_RCC_ClockConfig+0x25c>)
 800404c:	681b      	ldr	r3, [r3, #0]
 800404e:	f003 0307 	and.w	r3, r3, #7
 8004052:	683a      	ldr	r2, [r7, #0]
 8004054:	429a      	cmp	r2, r3
 8004056:	d005      	beq.n	8004064 <HAL_RCC_ClockConfig+0x264>
    {
      return HAL_ERROR;
 8004058:	2301      	movs	r3, #1
 800405a:	e040      	b.n	80040de <HAL_RCC_ClockConfig+0x2de>
 800405c:	40022000 	.word	0x40022000
 8004060:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	681b      	ldr	r3, [r3, #0]
 8004068:	f003 0304 	and.w	r3, r3, #4
 800406c:	2b00      	cmp	r3, #0
 800406e:	d008      	beq.n	8004082 <HAL_RCC_ClockConfig+0x282>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004070:	4b1d      	ldr	r3, [pc, #116]	; (80040e8 <HAL_RCC_ClockConfig+0x2e8>)
 8004072:	685b      	ldr	r3, [r3, #4]
 8004074:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8004078:	687b      	ldr	r3, [r7, #4]
 800407a:	68db      	ldr	r3, [r3, #12]
 800407c:	491a      	ldr	r1, [pc, #104]	; (80040e8 <HAL_RCC_ClockConfig+0x2e8>)
 800407e:	4313      	orrs	r3, r2
 8004080:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004082:	687b      	ldr	r3, [r7, #4]
 8004084:	681b      	ldr	r3, [r3, #0]
 8004086:	f003 0308 	and.w	r3, r3, #8
 800408a:	2b00      	cmp	r3, #0
 800408c:	d009      	beq.n	80040a2 <HAL_RCC_ClockConfig+0x2a2>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800408e:	4b16      	ldr	r3, [pc, #88]	; (80040e8 <HAL_RCC_ClockConfig+0x2e8>)
 8004090:	685b      	ldr	r3, [r3, #4]
 8004092:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	691b      	ldr	r3, [r3, #16]
 800409a:	00db      	lsls	r3, r3, #3
 800409c:	4912      	ldr	r1, [pc, #72]	; (80040e8 <HAL_RCC_ClockConfig+0x2e8>)
 800409e:	4313      	orrs	r3, r2
 80040a0:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 80040a2:	f000 f829 	bl	80040f8 <HAL_RCC_GetSysClockFreq>
 80040a6:	4601      	mov	r1, r0
 80040a8:	4b0f      	ldr	r3, [pc, #60]	; (80040e8 <HAL_RCC_ClockConfig+0x2e8>)
 80040aa:	685b      	ldr	r3, [r3, #4]
 80040ac:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80040b0:	22f0      	movs	r2, #240	; 0xf0
 80040b2:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80040b4:	693a      	ldr	r2, [r7, #16]
 80040b6:	fa92 f2a2 	rbit	r2, r2
 80040ba:	60fa      	str	r2, [r7, #12]
  return result;
 80040bc:	68fa      	ldr	r2, [r7, #12]
 80040be:	fab2 f282 	clz	r2, r2
 80040c2:	b2d2      	uxtb	r2, r2
 80040c4:	40d3      	lsrs	r3, r2
 80040c6:	4a09      	ldr	r2, [pc, #36]	; (80040ec <HAL_RCC_ClockConfig+0x2ec>)
 80040c8:	5cd3      	ldrb	r3, [r2, r3]
 80040ca:	fa21 f303 	lsr.w	r3, r1, r3
 80040ce:	4a08      	ldr	r2, [pc, #32]	; (80040f0 <HAL_RCC_ClockConfig+0x2f0>)
 80040d0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
 80040d2:	4b08      	ldr	r3, [pc, #32]	; (80040f4 <HAL_RCC_ClockConfig+0x2f4>)
 80040d4:	681b      	ldr	r3, [r3, #0]
 80040d6:	4618      	mov	r0, r3
 80040d8:	f7fd feac 	bl	8001e34 <HAL_InitTick>
  
  return HAL_OK;
 80040dc:	2300      	movs	r3, #0
}
 80040de:	4618      	mov	r0, r3
 80040e0:	3778      	adds	r7, #120	; 0x78
 80040e2:	46bd      	mov	sp, r7
 80040e4:	bd80      	pop	{r7, pc}
 80040e6:	bf00      	nop
 80040e8:	40021000 	.word	0x40021000
 80040ec:	0800b620 	.word	0x0800b620
 80040f0:	20000008 	.word	0x20000008
 80040f4:	2000000c 	.word	0x2000000c

080040f8 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80040f8:	b480      	push	{r7}
 80040fa:	b08b      	sub	sp, #44	; 0x2c
 80040fc:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80040fe:	2300      	movs	r3, #0
 8004100:	61fb      	str	r3, [r7, #28]
 8004102:	2300      	movs	r3, #0
 8004104:	61bb      	str	r3, [r7, #24]
 8004106:	2300      	movs	r3, #0
 8004108:	627b      	str	r3, [r7, #36]	; 0x24
 800410a:	2300      	movs	r3, #0
 800410c:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 800410e:	2300      	movs	r3, #0
 8004110:	623b      	str	r3, [r7, #32]
  
  tmpreg = RCC->CFGR;
 8004112:	4b29      	ldr	r3, [pc, #164]	; (80041b8 <HAL_RCC_GetSysClockFreq+0xc0>)
 8004114:	685b      	ldr	r3, [r3, #4]
 8004116:	61fb      	str	r3, [r7, #28]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8004118:	69fb      	ldr	r3, [r7, #28]
 800411a:	f003 030c 	and.w	r3, r3, #12
 800411e:	2b04      	cmp	r3, #4
 8004120:	d002      	beq.n	8004128 <HAL_RCC_GetSysClockFreq+0x30>
 8004122:	2b08      	cmp	r3, #8
 8004124:	d003      	beq.n	800412e <HAL_RCC_GetSysClockFreq+0x36>
 8004126:	e03c      	b.n	80041a2 <HAL_RCC_GetSysClockFreq+0xaa>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8004128:	4b24      	ldr	r3, [pc, #144]	; (80041bc <HAL_RCC_GetSysClockFreq+0xc4>)
 800412a:	623b      	str	r3, [r7, #32]
      break;
 800412c:	e03c      	b.n	80041a8 <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 800412e:	69fb      	ldr	r3, [r7, #28]
 8004130:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 8004134:	f44f 1270 	mov.w	r2, #3932160	; 0x3c0000
 8004138:	60ba      	str	r2, [r7, #8]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800413a:	68ba      	ldr	r2, [r7, #8]
 800413c:	fa92 f2a2 	rbit	r2, r2
 8004140:	607a      	str	r2, [r7, #4]
  return result;
 8004142:	687a      	ldr	r2, [r7, #4]
 8004144:	fab2 f282 	clz	r2, r2
 8004148:	b2d2      	uxtb	r2, r2
 800414a:	40d3      	lsrs	r3, r2
 800414c:	4a1c      	ldr	r2, [pc, #112]	; (80041c0 <HAL_RCC_GetSysClockFreq+0xc8>)
 800414e:	5cd3      	ldrb	r3, [r2, r3]
 8004150:	617b      	str	r3, [r7, #20]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 8004152:	4b19      	ldr	r3, [pc, #100]	; (80041b8 <HAL_RCC_GetSysClockFreq+0xc0>)
 8004154:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004156:	f003 030f 	and.w	r3, r3, #15
 800415a:	220f      	movs	r2, #15
 800415c:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800415e:	693a      	ldr	r2, [r7, #16]
 8004160:	fa92 f2a2 	rbit	r2, r2
 8004164:	60fa      	str	r2, [r7, #12]
  return result;
 8004166:	68fa      	ldr	r2, [r7, #12]
 8004168:	fab2 f282 	clz	r2, r2
 800416c:	b2d2      	uxtb	r2, r2
 800416e:	40d3      	lsrs	r3, r2
 8004170:	4a14      	ldr	r2, [pc, #80]	; (80041c4 <HAL_RCC_GetSysClockFreq+0xcc>)
 8004172:	5cd3      	ldrb	r3, [r2, r3]
 8004174:	61bb      	str	r3, [r7, #24]
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI)
 8004176:	69fb      	ldr	r3, [r7, #28]
 8004178:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800417c:	2b00      	cmp	r3, #0
 800417e:	d008      	beq.n	8004192 <HAL_RCC_GetSysClockFreq+0x9a>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8004180:	4a0e      	ldr	r2, [pc, #56]	; (80041bc <HAL_RCC_GetSysClockFreq+0xc4>)
 8004182:	69bb      	ldr	r3, [r7, #24]
 8004184:	fbb2 f2f3 	udiv	r2, r2, r3
 8004188:	697b      	ldr	r3, [r7, #20]
 800418a:	fb02 f303 	mul.w	r3, r2, r3
 800418e:	627b      	str	r3, [r7, #36]	; 0x24
 8004190:	e004      	b.n	800419c <HAL_RCC_GetSysClockFreq+0xa4>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 8004192:	697b      	ldr	r3, [r7, #20]
 8004194:	4a0c      	ldr	r2, [pc, #48]	; (80041c8 <HAL_RCC_GetSysClockFreq+0xd0>)
 8004196:	fb02 f303 	mul.w	r3, r2, r3
 800419a:	627b      	str	r3, [r7, #36]	; 0x24
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 800419c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800419e:	623b      	str	r3, [r7, #32]
      break;
 80041a0:	e002      	b.n	80041a8 <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80041a2:	4b06      	ldr	r3, [pc, #24]	; (80041bc <HAL_RCC_GetSysClockFreq+0xc4>)
 80041a4:	623b      	str	r3, [r7, #32]
      break;
 80041a6:	bf00      	nop
    }
  }
  return sysclockfreq;
 80041a8:	6a3b      	ldr	r3, [r7, #32]
}
 80041aa:	4618      	mov	r0, r3
 80041ac:	372c      	adds	r7, #44	; 0x2c
 80041ae:	46bd      	mov	sp, r7
 80041b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041b4:	4770      	bx	lr
 80041b6:	bf00      	nop
 80041b8:	40021000 	.word	0x40021000
 80041bc:	007a1200 	.word	0x007a1200
 80041c0:	0800b638 	.word	0x0800b638
 80041c4:	0800b648 	.word	0x0800b648
 80041c8:	003d0900 	.word	0x003d0900

080041cc <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80041cc:	b480      	push	{r7}
 80041ce:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80041d0:	4b03      	ldr	r3, [pc, #12]	; (80041e0 <HAL_RCC_GetHCLKFreq+0x14>)
 80041d2:	681b      	ldr	r3, [r3, #0]
}
 80041d4:	4618      	mov	r0, r3
 80041d6:	46bd      	mov	sp, r7
 80041d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041dc:	4770      	bx	lr
 80041de:	bf00      	nop
 80041e0:	20000008 	.word	0x20000008

080041e4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80041e4:	b580      	push	{r7, lr}
 80041e6:	b082      	sub	sp, #8
 80041e8:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 80041ea:	f7ff ffef 	bl	80041cc <HAL_RCC_GetHCLKFreq>
 80041ee:	4601      	mov	r1, r0
 80041f0:	4b0b      	ldr	r3, [pc, #44]	; (8004220 <HAL_RCC_GetPCLK1Freq+0x3c>)
 80041f2:	685b      	ldr	r3, [r3, #4]
 80041f4:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80041f8:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 80041fc:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80041fe:	687a      	ldr	r2, [r7, #4]
 8004200:	fa92 f2a2 	rbit	r2, r2
 8004204:	603a      	str	r2, [r7, #0]
  return result;
 8004206:	683a      	ldr	r2, [r7, #0]
 8004208:	fab2 f282 	clz	r2, r2
 800420c:	b2d2      	uxtb	r2, r2
 800420e:	40d3      	lsrs	r3, r2
 8004210:	4a04      	ldr	r2, [pc, #16]	; (8004224 <HAL_RCC_GetPCLK1Freq+0x40>)
 8004212:	5cd3      	ldrb	r3, [r2, r3]
 8004214:	fa21 f303 	lsr.w	r3, r1, r3
}    
 8004218:	4618      	mov	r0, r3
 800421a:	3708      	adds	r7, #8
 800421c:	46bd      	mov	sp, r7
 800421e:	bd80      	pop	{r7, pc}
 8004220:	40021000 	.word	0x40021000
 8004224:	0800b630 	.word	0x0800b630

08004228 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004228:	b580      	push	{r7, lr}
 800422a:	b082      	sub	sp, #8
 800422c:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 800422e:	f7ff ffcd 	bl	80041cc <HAL_RCC_GetHCLKFreq>
 8004232:	4601      	mov	r1, r0
 8004234:	4b0b      	ldr	r3, [pc, #44]	; (8004264 <HAL_RCC_GetPCLK2Freq+0x3c>)
 8004236:	685b      	ldr	r3, [r3, #4]
 8004238:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
 800423c:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 8004240:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004242:	687a      	ldr	r2, [r7, #4]
 8004244:	fa92 f2a2 	rbit	r2, r2
 8004248:	603a      	str	r2, [r7, #0]
  return result;
 800424a:	683a      	ldr	r2, [r7, #0]
 800424c:	fab2 f282 	clz	r2, r2
 8004250:	b2d2      	uxtb	r2, r2
 8004252:	40d3      	lsrs	r3, r2
 8004254:	4a04      	ldr	r2, [pc, #16]	; (8004268 <HAL_RCC_GetPCLK2Freq+0x40>)
 8004256:	5cd3      	ldrb	r3, [r2, r3]
 8004258:	fa21 f303 	lsr.w	r3, r1, r3
} 
 800425c:	4618      	mov	r0, r3
 800425e:	3708      	adds	r7, #8
 8004260:	46bd      	mov	sp, r7
 8004262:	bd80      	pop	{r7, pc}
 8004264:	40021000 	.word	0x40021000
 8004268:	0800b630 	.word	0x0800b630

0800426c <HAL_RCCEx_PeriphCLKConfig>:
  *         When the TIMx clock source is PLL clock, so the TIMx clock is PLL clock x 2.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800426c:	b580      	push	{r7, lr}
 800426e:	b092      	sub	sp, #72	; 0x48
 8004270:	af00      	add	r7, sp, #0
 8004272:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8004274:	2300      	movs	r3, #0
 8004276:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t temp_reg = 0U;
 8004278:	2300      	movs	r3, #0
 800427a:	63fb      	str	r3, [r7, #60]	; 0x3c
  FlagStatus       pwrclkchanged = RESET;
 800427c:	2300      	movs	r3, #0
 800427e:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8004282:	687b      	ldr	r3, [r7, #4]
 8004284:	681b      	ldr	r3, [r3, #0]
 8004286:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800428a:	2b00      	cmp	r3, #0
 800428c:	f000 80cd 	beq.w	800442a <HAL_RCCEx_PeriphCLKConfig+0x1be>


    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004290:	4b86      	ldr	r3, [pc, #536]	; (80044ac <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8004292:	69db      	ldr	r3, [r3, #28]
 8004294:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004298:	2b00      	cmp	r3, #0
 800429a:	d10e      	bne.n	80042ba <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800429c:	4b83      	ldr	r3, [pc, #524]	; (80044ac <HAL_RCCEx_PeriphCLKConfig+0x240>)
 800429e:	69db      	ldr	r3, [r3, #28]
 80042a0:	4a82      	ldr	r2, [pc, #520]	; (80044ac <HAL_RCCEx_PeriphCLKConfig+0x240>)
 80042a2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80042a6:	61d3      	str	r3, [r2, #28]
 80042a8:	4b80      	ldr	r3, [pc, #512]	; (80044ac <HAL_RCCEx_PeriphCLKConfig+0x240>)
 80042aa:	69db      	ldr	r3, [r3, #28]
 80042ac:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80042b0:	60bb      	str	r3, [r7, #8]
 80042b2:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80042b4:	2301      	movs	r3, #1
 80042b6:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80042ba:	4b7d      	ldr	r3, [pc, #500]	; (80044b0 <HAL_RCCEx_PeriphCLKConfig+0x244>)
 80042bc:	681b      	ldr	r3, [r3, #0]
 80042be:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80042c2:	2b00      	cmp	r3, #0
 80042c4:	d118      	bne.n	80042f8 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80042c6:	4b7a      	ldr	r3, [pc, #488]	; (80044b0 <HAL_RCCEx_PeriphCLKConfig+0x244>)
 80042c8:	681b      	ldr	r3, [r3, #0]
 80042ca:	4a79      	ldr	r2, [pc, #484]	; (80044b0 <HAL_RCCEx_PeriphCLKConfig+0x244>)
 80042cc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80042d0:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80042d2:	f7fd fdf3 	bl	8001ebc <HAL_GetTick>
 80042d6:	6438      	str	r0, [r7, #64]	; 0x40
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80042d8:	e008      	b.n	80042ec <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
          if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80042da:	f7fd fdef 	bl	8001ebc <HAL_GetTick>
 80042de:	4602      	mov	r2, r0
 80042e0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80042e2:	1ad3      	subs	r3, r2, r3
 80042e4:	2b64      	cmp	r3, #100	; 0x64
 80042e6:	d901      	bls.n	80042ec <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 80042e8:	2303      	movs	r3, #3
 80042ea:	e0db      	b.n	80044a4 <HAL_RCCEx_PeriphCLKConfig+0x238>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80042ec:	4b70      	ldr	r3, [pc, #448]	; (80044b0 <HAL_RCCEx_PeriphCLKConfig+0x244>)
 80042ee:	681b      	ldr	r3, [r3, #0]
 80042f0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80042f4:	2b00      	cmp	r3, #0
 80042f6:	d0f0      	beq.n	80042da <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80042f8:	4b6c      	ldr	r3, [pc, #432]	; (80044ac <HAL_RCCEx_PeriphCLKConfig+0x240>)
 80042fa:	6a1b      	ldr	r3, [r3, #32]
 80042fc:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004300:	63fb      	str	r3, [r7, #60]	; 0x3c
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8004302:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004304:	2b00      	cmp	r3, #0
 8004306:	d07d      	beq.n	8004404 <HAL_RCCEx_PeriphCLKConfig+0x198>
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	685b      	ldr	r3, [r3, #4]
 800430c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004310:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8004312:	429a      	cmp	r2, r3
 8004314:	d076      	beq.n	8004404 <HAL_RCCEx_PeriphCLKConfig+0x198>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8004316:	4b65      	ldr	r3, [pc, #404]	; (80044ac <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8004318:	6a1b      	ldr	r3, [r3, #32]
 800431a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800431e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004320:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8004324:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004326:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004328:	fa93 f3a3 	rbit	r3, r3
 800432c:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 800432e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8004330:	fab3 f383 	clz	r3, r3
 8004334:	b2db      	uxtb	r3, r3
 8004336:	461a      	mov	r2, r3
 8004338:	4b5e      	ldr	r3, [pc, #376]	; (80044b4 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 800433a:	4413      	add	r3, r2
 800433c:	009b      	lsls	r3, r3, #2
 800433e:	461a      	mov	r2, r3
 8004340:	2301      	movs	r3, #1
 8004342:	6013      	str	r3, [r2, #0]
 8004344:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8004348:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800434a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800434c:	fa93 f3a3 	rbit	r3, r3
 8004350:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 8004352:	6b7b      	ldr	r3, [r7, #52]	; 0x34
      __HAL_RCC_BACKUPRESET_RELEASE();
 8004354:	fab3 f383 	clz	r3, r3
 8004358:	b2db      	uxtb	r3, r3
 800435a:	461a      	mov	r2, r3
 800435c:	4b55      	ldr	r3, [pc, #340]	; (80044b4 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 800435e:	4413      	add	r3, r2
 8004360:	009b      	lsls	r3, r3, #2
 8004362:	461a      	mov	r2, r3
 8004364:	2300      	movs	r3, #0
 8004366:	6013      	str	r3, [r2, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8004368:	4a50      	ldr	r2, [pc, #320]	; (80044ac <HAL_RCCEx_PeriphCLKConfig+0x240>)
 800436a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800436c:	6213      	str	r3, [r2, #32]
    
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 800436e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004370:	f003 0301 	and.w	r3, r3, #1
 8004374:	2b00      	cmp	r3, #0
 8004376:	d045      	beq.n	8004404 <HAL_RCCEx_PeriphCLKConfig+0x198>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004378:	f7fd fda0 	bl	8001ebc <HAL_GetTick>
 800437c:	6438      	str	r0, [r7, #64]	; 0x40
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800437e:	e00a      	b.n	8004396 <HAL_RCCEx_PeriphCLKConfig+0x12a>
        {
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004380:	f7fd fd9c 	bl	8001ebc <HAL_GetTick>
 8004384:	4602      	mov	r2, r0
 8004386:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004388:	1ad3      	subs	r3, r2, r3
 800438a:	f241 3288 	movw	r2, #5000	; 0x1388
 800438e:	4293      	cmp	r3, r2
 8004390:	d901      	bls.n	8004396 <HAL_RCCEx_PeriphCLKConfig+0x12a>
          {
            return HAL_TIMEOUT;
 8004392:	2303      	movs	r3, #3
 8004394:	e086      	b.n	80044a4 <HAL_RCCEx_PeriphCLKConfig+0x238>
 8004396:	2302      	movs	r3, #2
 8004398:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800439a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800439c:	fa93 f3a3 	rbit	r3, r3
 80043a0:	627b      	str	r3, [r7, #36]	; 0x24
 80043a2:	2302      	movs	r3, #2
 80043a4:	623b      	str	r3, [r7, #32]
 80043a6:	6a3b      	ldr	r3, [r7, #32]
 80043a8:	fa93 f3a3 	rbit	r3, r3
 80043ac:	61fb      	str	r3, [r7, #28]
  return result;
 80043ae:	69fb      	ldr	r3, [r7, #28]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80043b0:	fab3 f383 	clz	r3, r3
 80043b4:	b2db      	uxtb	r3, r3
 80043b6:	095b      	lsrs	r3, r3, #5
 80043b8:	b2db      	uxtb	r3, r3
 80043ba:	f043 0302 	orr.w	r3, r3, #2
 80043be:	b2db      	uxtb	r3, r3
 80043c0:	2b02      	cmp	r3, #2
 80043c2:	d102      	bne.n	80043ca <HAL_RCCEx_PeriphCLKConfig+0x15e>
 80043c4:	4b39      	ldr	r3, [pc, #228]	; (80044ac <HAL_RCCEx_PeriphCLKConfig+0x240>)
 80043c6:	6a1b      	ldr	r3, [r3, #32]
 80043c8:	e007      	b.n	80043da <HAL_RCCEx_PeriphCLKConfig+0x16e>
 80043ca:	2302      	movs	r3, #2
 80043cc:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80043ce:	69bb      	ldr	r3, [r7, #24]
 80043d0:	fa93 f3a3 	rbit	r3, r3
 80043d4:	617b      	str	r3, [r7, #20]
 80043d6:	4b35      	ldr	r3, [pc, #212]	; (80044ac <HAL_RCCEx_PeriphCLKConfig+0x240>)
 80043d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80043da:	2202      	movs	r2, #2
 80043dc:	613a      	str	r2, [r7, #16]
 80043de:	693a      	ldr	r2, [r7, #16]
 80043e0:	fa92 f2a2 	rbit	r2, r2
 80043e4:	60fa      	str	r2, [r7, #12]
  return result;
 80043e6:	68fa      	ldr	r2, [r7, #12]
 80043e8:	fab2 f282 	clz	r2, r2
 80043ec:	b2d2      	uxtb	r2, r2
 80043ee:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80043f2:	b2d2      	uxtb	r2, r2
 80043f4:	f002 021f 	and.w	r2, r2, #31
 80043f8:	2101      	movs	r1, #1
 80043fa:	fa01 f202 	lsl.w	r2, r1, r2
 80043fe:	4013      	ands	r3, r2
 8004400:	2b00      	cmp	r3, #0
 8004402:	d0bd      	beq.n	8004380 <HAL_RCCEx_PeriphCLKConfig+0x114>
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 8004404:	4b29      	ldr	r3, [pc, #164]	; (80044ac <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8004406:	6a1b      	ldr	r3, [r3, #32]
 8004408:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800440c:	687b      	ldr	r3, [r7, #4]
 800440e:	685b      	ldr	r3, [r3, #4]
 8004410:	4926      	ldr	r1, [pc, #152]	; (80044ac <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8004412:	4313      	orrs	r3, r2
 8004414:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8004416:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 800441a:	2b01      	cmp	r3, #1
 800441c:	d105      	bne.n	800442a <HAL_RCCEx_PeriphCLKConfig+0x1be>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800441e:	4b23      	ldr	r3, [pc, #140]	; (80044ac <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8004420:	69db      	ldr	r3, [r3, #28]
 8004422:	4a22      	ldr	r2, [pc, #136]	; (80044ac <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8004424:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004428:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800442a:	687b      	ldr	r3, [r7, #4]
 800442c:	681b      	ldr	r3, [r3, #0]
 800442e:	f003 0301 	and.w	r3, r3, #1
 8004432:	2b00      	cmp	r3, #0
 8004434:	d008      	beq.n	8004448 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8004436:	4b1d      	ldr	r3, [pc, #116]	; (80044ac <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8004438:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800443a:	f023 0203 	bic.w	r2, r3, #3
 800443e:	687b      	ldr	r3, [r7, #4]
 8004440:	689b      	ldr	r3, [r3, #8]
 8004442:	491a      	ldr	r1, [pc, #104]	; (80044ac <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8004444:	4313      	orrs	r3, r2
 8004446:	630b      	str	r3, [r1, #48]	; 0x30
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
  }
#endif /* RCC_CFGR3_USART3SW */

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	681b      	ldr	r3, [r3, #0]
 800444c:	f003 0320 	and.w	r3, r3, #32
 8004450:	2b00      	cmp	r3, #0
 8004452:	d008      	beq.n	8004466 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8004454:	4b15      	ldr	r3, [pc, #84]	; (80044ac <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8004456:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004458:	f023 0210 	bic.w	r2, r3, #16
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	68db      	ldr	r3, [r3, #12]
 8004460:	4912      	ldr	r1, [pc, #72]	; (80044ac <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8004462:	4313      	orrs	r3, r2
 8004464:	630b      	str	r3, [r1, #48]	; 0x30
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)
      
  /*------------------------------ ADC1 & ADC2 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	681b      	ldr	r3, [r3, #0]
 800446a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800446e:	2b00      	cmp	r3, #0
 8004470:	d008      	beq.n	8004484 <HAL_RCCEx_PeriphCLKConfig+0x218>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12PLLCLK_DIV(PeriphClkInit->Adc12ClockSelection));
    
    /* Configure the ADC12 clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8004472:	4b0e      	ldr	r3, [pc, #56]	; (80044ac <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8004474:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004476:	f423 72f8 	bic.w	r2, r3, #496	; 0x1f0
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	691b      	ldr	r3, [r3, #16]
 800447e:	490b      	ldr	r1, [pc, #44]	; (80044ac <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8004480:	4313      	orrs	r3, r2
 8004482:	62cb      	str	r3, [r1, #44]	; 0x2c
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 8004484:	687b      	ldr	r3, [r7, #4]
 8004486:	681b      	ldr	r3, [r3, #0]
 8004488:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800448c:	2b00      	cmp	r3, #0
 800448e:	d008      	beq.n	80044a2 <HAL_RCCEx_PeriphCLKConfig+0x236>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
    
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 8004490:	4b06      	ldr	r3, [pc, #24]	; (80044ac <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8004492:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004494:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	695b      	ldr	r3, [r3, #20]
 800449c:	4903      	ldr	r1, [pc, #12]	; (80044ac <HAL_RCCEx_PeriphCLKConfig+0x240>)
 800449e:	4313      	orrs	r3, r2
 80044a0:	630b      	str	r3, [r1, #48]	; 0x30
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
  }
#endif /* STM32F303xE || STM32F398xx */  

  
  return HAL_OK;
 80044a2:	2300      	movs	r3, #0
}
 80044a4:	4618      	mov	r0, r3
 80044a6:	3748      	adds	r7, #72	; 0x48
 80044a8:	46bd      	mov	sp, r7
 80044aa:	bd80      	pop	{r7, pc}
 80044ac:	40021000 	.word	0x40021000
 80044b0:	40007000 	.word	0x40007000
 80044b4:	10908100 	.word	0x10908100

080044b8 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80044b8:	b580      	push	{r7, lr}
 80044ba:	b084      	sub	sp, #16
 80044bc:	af00      	add	r7, sp, #0
 80044be:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80044c0:	687b      	ldr	r3, [r7, #4]
 80044c2:	2b00      	cmp	r3, #0
 80044c4:	d101      	bne.n	80044ca <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80044c6:	2301      	movs	r3, #1
 80044c8:	e095      	b.n	80045f6 <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80044ca:	687b      	ldr	r3, [r7, #4]
 80044cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80044ce:	2b00      	cmp	r3, #0
 80044d0:	d108      	bne.n	80044e4 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80044d2:	687b      	ldr	r3, [r7, #4]
 80044d4:	685b      	ldr	r3, [r3, #4]
 80044d6:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80044da:	d009      	beq.n	80044f0 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80044dc:	687b      	ldr	r3, [r7, #4]
 80044de:	2200      	movs	r2, #0
 80044e0:	61da      	str	r2, [r3, #28]
 80044e2:	e005      	b.n	80044f0 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80044e4:	687b      	ldr	r3, [r7, #4]
 80044e6:	2200      	movs	r2, #0
 80044e8:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80044ea:	687b      	ldr	r3, [r7, #4]
 80044ec:	2200      	movs	r2, #0
 80044ee:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80044f0:	687b      	ldr	r3, [r7, #4]
 80044f2:	2200      	movs	r2, #0
 80044f4:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80044f6:	687b      	ldr	r3, [r7, #4]
 80044f8:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 80044fc:	b2db      	uxtb	r3, r3
 80044fe:	2b00      	cmp	r3, #0
 8004500:	d106      	bne.n	8004510 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8004502:	687b      	ldr	r3, [r7, #4]
 8004504:	2200      	movs	r2, #0
 8004506:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800450a:	6878      	ldr	r0, [r7, #4]
 800450c:	f7fd fa3e 	bl	800198c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8004510:	687b      	ldr	r3, [r7, #4]
 8004512:	2202      	movs	r2, #2
 8004514:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8004518:	687b      	ldr	r3, [r7, #4]
 800451a:	681b      	ldr	r3, [r3, #0]
 800451c:	681a      	ldr	r2, [r3, #0]
 800451e:	687b      	ldr	r3, [r7, #4]
 8004520:	681b      	ldr	r3, [r3, #0]
 8004522:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004526:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	68db      	ldr	r3, [r3, #12]
 800452c:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8004530:	d902      	bls.n	8004538 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8004532:	2300      	movs	r3, #0
 8004534:	60fb      	str	r3, [r7, #12]
 8004536:	e002      	b.n	800453e <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8004538:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800453c:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 800453e:	687b      	ldr	r3, [r7, #4]
 8004540:	68db      	ldr	r3, [r3, #12]
 8004542:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 8004546:	d007      	beq.n	8004558 <HAL_SPI_Init+0xa0>
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	68db      	ldr	r3, [r3, #12]
 800454c:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8004550:	d002      	beq.n	8004558 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004552:	687b      	ldr	r3, [r7, #4]
 8004554:	2200      	movs	r2, #0
 8004556:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8004558:	687b      	ldr	r3, [r7, #4]
 800455a:	685b      	ldr	r3, [r3, #4]
 800455c:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8004560:	687b      	ldr	r3, [r7, #4]
 8004562:	689b      	ldr	r3, [r3, #8]
 8004564:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8004568:	431a      	orrs	r2, r3
 800456a:	687b      	ldr	r3, [r7, #4]
 800456c:	691b      	ldr	r3, [r3, #16]
 800456e:	f003 0302 	and.w	r3, r3, #2
 8004572:	431a      	orrs	r2, r3
 8004574:	687b      	ldr	r3, [r7, #4]
 8004576:	695b      	ldr	r3, [r3, #20]
 8004578:	f003 0301 	and.w	r3, r3, #1
 800457c:	431a      	orrs	r2, r3
 800457e:	687b      	ldr	r3, [r7, #4]
 8004580:	699b      	ldr	r3, [r3, #24]
 8004582:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004586:	431a      	orrs	r2, r3
 8004588:	687b      	ldr	r3, [r7, #4]
 800458a:	69db      	ldr	r3, [r3, #28]
 800458c:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8004590:	431a      	orrs	r2, r3
 8004592:	687b      	ldr	r3, [r7, #4]
 8004594:	6a1b      	ldr	r3, [r3, #32]
 8004596:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800459a:	ea42 0103 	orr.w	r1, r2, r3
 800459e:	687b      	ldr	r3, [r7, #4]
 80045a0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80045a2:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	681b      	ldr	r3, [r3, #0]
 80045aa:	430a      	orrs	r2, r1
 80045ac:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 80045ae:	687b      	ldr	r3, [r7, #4]
 80045b0:	699b      	ldr	r3, [r3, #24]
 80045b2:	0c1b      	lsrs	r3, r3, #16
 80045b4:	f003 0204 	and.w	r2, r3, #4
 80045b8:	687b      	ldr	r3, [r7, #4]
 80045ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80045bc:	f003 0310 	and.w	r3, r3, #16
 80045c0:	431a      	orrs	r2, r3
 80045c2:	687b      	ldr	r3, [r7, #4]
 80045c4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80045c6:	f003 0308 	and.w	r3, r3, #8
 80045ca:	431a      	orrs	r2, r3
 80045cc:	687b      	ldr	r3, [r7, #4]
 80045ce:	68db      	ldr	r3, [r3, #12]
 80045d0:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 80045d4:	ea42 0103 	orr.w	r1, r2, r3
 80045d8:	68fb      	ldr	r3, [r7, #12]
 80045da:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 80045de:	687b      	ldr	r3, [r7, #4]
 80045e0:	681b      	ldr	r3, [r3, #0]
 80045e2:	430a      	orrs	r2, r1
 80045e4:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80045e6:	687b      	ldr	r3, [r7, #4]
 80045e8:	2200      	movs	r2, #0
 80045ea:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	2201      	movs	r2, #1
 80045f0:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 80045f4:	2300      	movs	r3, #0
}
 80045f6:	4618      	mov	r0, r3
 80045f8:	3710      	adds	r7, #16
 80045fa:	46bd      	mov	sp, r7
 80045fc:	bd80      	pop	{r7, pc}

080045fe <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80045fe:	b580      	push	{r7, lr}
 8004600:	b088      	sub	sp, #32
 8004602:	af00      	add	r7, sp, #0
 8004604:	60f8      	str	r0, [r7, #12]
 8004606:	60b9      	str	r1, [r7, #8]
 8004608:	603b      	str	r3, [r7, #0]
 800460a:	4613      	mov	r3, r2
 800460c:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800460e:	2300      	movs	r3, #0
 8004610:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004612:	68fb      	ldr	r3, [r7, #12]
 8004614:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8004618:	2b01      	cmp	r3, #1
 800461a:	d101      	bne.n	8004620 <HAL_SPI_Transmit+0x22>
 800461c:	2302      	movs	r3, #2
 800461e:	e158      	b.n	80048d2 <HAL_SPI_Transmit+0x2d4>
 8004620:	68fb      	ldr	r3, [r7, #12]
 8004622:	2201      	movs	r2, #1
 8004624:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004628:	f7fd fc48 	bl	8001ebc <HAL_GetTick>
 800462c:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 800462e:	88fb      	ldrh	r3, [r7, #6]
 8004630:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8004632:	68fb      	ldr	r3, [r7, #12]
 8004634:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8004638:	b2db      	uxtb	r3, r3
 800463a:	2b01      	cmp	r3, #1
 800463c:	d002      	beq.n	8004644 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 800463e:	2302      	movs	r3, #2
 8004640:	77fb      	strb	r3, [r7, #31]
    goto error;
 8004642:	e13d      	b.n	80048c0 <HAL_SPI_Transmit+0x2c2>
  }

  if ((pData == NULL) || (Size == 0U))
 8004644:	68bb      	ldr	r3, [r7, #8]
 8004646:	2b00      	cmp	r3, #0
 8004648:	d002      	beq.n	8004650 <HAL_SPI_Transmit+0x52>
 800464a:	88fb      	ldrh	r3, [r7, #6]
 800464c:	2b00      	cmp	r3, #0
 800464e:	d102      	bne.n	8004656 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8004650:	2301      	movs	r3, #1
 8004652:	77fb      	strb	r3, [r7, #31]
    goto error;
 8004654:	e134      	b.n	80048c0 <HAL_SPI_Transmit+0x2c2>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8004656:	68fb      	ldr	r3, [r7, #12]
 8004658:	2203      	movs	r2, #3
 800465a:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800465e:	68fb      	ldr	r3, [r7, #12]
 8004660:	2200      	movs	r2, #0
 8004662:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8004664:	68fb      	ldr	r3, [r7, #12]
 8004666:	68ba      	ldr	r2, [r7, #8]
 8004668:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = Size;
 800466a:	68fb      	ldr	r3, [r7, #12]
 800466c:	88fa      	ldrh	r2, [r7, #6]
 800466e:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = Size;
 8004670:	68fb      	ldr	r3, [r7, #12]
 8004672:	88fa      	ldrh	r2, [r7, #6]
 8004674:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8004676:	68fb      	ldr	r3, [r7, #12]
 8004678:	2200      	movs	r2, #0
 800467a:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = 0U;
 800467c:	68fb      	ldr	r3, [r7, #12]
 800467e:	2200      	movs	r2, #0
 8004680:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = 0U;
 8004684:	68fb      	ldr	r3, [r7, #12]
 8004686:	2200      	movs	r2, #0
 8004688:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->TxISR       = NULL;
 800468c:	68fb      	ldr	r3, [r7, #12]
 800468e:	2200      	movs	r2, #0
 8004690:	651a      	str	r2, [r3, #80]	; 0x50
  hspi->RxISR       = NULL;
 8004692:	68fb      	ldr	r3, [r7, #12]
 8004694:	2200      	movs	r2, #0
 8004696:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004698:	68fb      	ldr	r3, [r7, #12]
 800469a:	689b      	ldr	r3, [r3, #8]
 800469c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80046a0:	d10f      	bne.n	80046c2 <HAL_SPI_Transmit+0xc4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80046a2:	68fb      	ldr	r3, [r7, #12]
 80046a4:	681b      	ldr	r3, [r3, #0]
 80046a6:	681a      	ldr	r2, [r3, #0]
 80046a8:	68fb      	ldr	r3, [r7, #12]
 80046aa:	681b      	ldr	r3, [r3, #0]
 80046ac:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80046b0:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 80046b2:	68fb      	ldr	r3, [r7, #12]
 80046b4:	681b      	ldr	r3, [r3, #0]
 80046b6:	681a      	ldr	r2, [r3, #0]
 80046b8:	68fb      	ldr	r3, [r7, #12]
 80046ba:	681b      	ldr	r3, [r3, #0]
 80046bc:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80046c0:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80046c2:	68fb      	ldr	r3, [r7, #12]
 80046c4:	681b      	ldr	r3, [r3, #0]
 80046c6:	681b      	ldr	r3, [r3, #0]
 80046c8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80046cc:	2b40      	cmp	r3, #64	; 0x40
 80046ce:	d007      	beq.n	80046e0 <HAL_SPI_Transmit+0xe2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80046d0:	68fb      	ldr	r3, [r7, #12]
 80046d2:	681b      	ldr	r3, [r3, #0]
 80046d4:	681a      	ldr	r2, [r3, #0]
 80046d6:	68fb      	ldr	r3, [r7, #12]
 80046d8:	681b      	ldr	r3, [r3, #0]
 80046da:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80046de:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80046e0:	68fb      	ldr	r3, [r7, #12]
 80046e2:	68db      	ldr	r3, [r3, #12]
 80046e4:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80046e8:	d94b      	bls.n	8004782 <HAL_SPI_Transmit+0x184>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80046ea:	68fb      	ldr	r3, [r7, #12]
 80046ec:	685b      	ldr	r3, [r3, #4]
 80046ee:	2b00      	cmp	r3, #0
 80046f0:	d002      	beq.n	80046f8 <HAL_SPI_Transmit+0xfa>
 80046f2:	8afb      	ldrh	r3, [r7, #22]
 80046f4:	2b01      	cmp	r3, #1
 80046f6:	d13e      	bne.n	8004776 <HAL_SPI_Transmit+0x178>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80046f8:	68fb      	ldr	r3, [r7, #12]
 80046fa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80046fc:	881a      	ldrh	r2, [r3, #0]
 80046fe:	68fb      	ldr	r3, [r7, #12]
 8004700:	681b      	ldr	r3, [r3, #0]
 8004702:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8004704:	68fb      	ldr	r3, [r7, #12]
 8004706:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004708:	1c9a      	adds	r2, r3, #2
 800470a:	68fb      	ldr	r3, [r7, #12]
 800470c:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 800470e:	68fb      	ldr	r3, [r7, #12]
 8004710:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004712:	b29b      	uxth	r3, r3
 8004714:	3b01      	subs	r3, #1
 8004716:	b29a      	uxth	r2, r3
 8004718:	68fb      	ldr	r3, [r7, #12]
 800471a:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 800471c:	e02b      	b.n	8004776 <HAL_SPI_Transmit+0x178>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800471e:	68fb      	ldr	r3, [r7, #12]
 8004720:	681b      	ldr	r3, [r3, #0]
 8004722:	689b      	ldr	r3, [r3, #8]
 8004724:	f003 0302 	and.w	r3, r3, #2
 8004728:	2b02      	cmp	r3, #2
 800472a:	d112      	bne.n	8004752 <HAL_SPI_Transmit+0x154>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800472c:	68fb      	ldr	r3, [r7, #12]
 800472e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004730:	881a      	ldrh	r2, [r3, #0]
 8004732:	68fb      	ldr	r3, [r7, #12]
 8004734:	681b      	ldr	r3, [r3, #0]
 8004736:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004738:	68fb      	ldr	r3, [r7, #12]
 800473a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800473c:	1c9a      	adds	r2, r3, #2
 800473e:	68fb      	ldr	r3, [r7, #12]
 8004740:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8004742:	68fb      	ldr	r3, [r7, #12]
 8004744:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004746:	b29b      	uxth	r3, r3
 8004748:	3b01      	subs	r3, #1
 800474a:	b29a      	uxth	r2, r3
 800474c:	68fb      	ldr	r3, [r7, #12]
 800474e:	87da      	strh	r2, [r3, #62]	; 0x3e
 8004750:	e011      	b.n	8004776 <HAL_SPI_Transmit+0x178>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004752:	f7fd fbb3 	bl	8001ebc <HAL_GetTick>
 8004756:	4602      	mov	r2, r0
 8004758:	69bb      	ldr	r3, [r7, #24]
 800475a:	1ad3      	subs	r3, r2, r3
 800475c:	683a      	ldr	r2, [r7, #0]
 800475e:	429a      	cmp	r2, r3
 8004760:	d803      	bhi.n	800476a <HAL_SPI_Transmit+0x16c>
 8004762:	683b      	ldr	r3, [r7, #0]
 8004764:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004768:	d102      	bne.n	8004770 <HAL_SPI_Transmit+0x172>
 800476a:	683b      	ldr	r3, [r7, #0]
 800476c:	2b00      	cmp	r3, #0
 800476e:	d102      	bne.n	8004776 <HAL_SPI_Transmit+0x178>
        {
          errorcode = HAL_TIMEOUT;
 8004770:	2303      	movs	r3, #3
 8004772:	77fb      	strb	r3, [r7, #31]
          goto error;
 8004774:	e0a4      	b.n	80048c0 <HAL_SPI_Transmit+0x2c2>
    while (hspi->TxXferCount > 0U)
 8004776:	68fb      	ldr	r3, [r7, #12]
 8004778:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800477a:	b29b      	uxth	r3, r3
 800477c:	2b00      	cmp	r3, #0
 800477e:	d1ce      	bne.n	800471e <HAL_SPI_Transmit+0x120>
 8004780:	e07c      	b.n	800487c <HAL_SPI_Transmit+0x27e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004782:	68fb      	ldr	r3, [r7, #12]
 8004784:	685b      	ldr	r3, [r3, #4]
 8004786:	2b00      	cmp	r3, #0
 8004788:	d002      	beq.n	8004790 <HAL_SPI_Transmit+0x192>
 800478a:	8afb      	ldrh	r3, [r7, #22]
 800478c:	2b01      	cmp	r3, #1
 800478e:	d170      	bne.n	8004872 <HAL_SPI_Transmit+0x274>
    {
      if (hspi->TxXferCount > 1U)
 8004790:	68fb      	ldr	r3, [r7, #12]
 8004792:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004794:	b29b      	uxth	r3, r3
 8004796:	2b01      	cmp	r3, #1
 8004798:	d912      	bls.n	80047c0 <HAL_SPI_Transmit+0x1c2>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800479a:	68fb      	ldr	r3, [r7, #12]
 800479c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800479e:	881a      	ldrh	r2, [r3, #0]
 80047a0:	68fb      	ldr	r3, [r7, #12]
 80047a2:	681b      	ldr	r3, [r3, #0]
 80047a4:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80047a6:	68fb      	ldr	r3, [r7, #12]
 80047a8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80047aa:	1c9a      	adds	r2, r3, #2
 80047ac:	68fb      	ldr	r3, [r7, #12]
 80047ae:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 80047b0:	68fb      	ldr	r3, [r7, #12]
 80047b2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80047b4:	b29b      	uxth	r3, r3
 80047b6:	3b02      	subs	r3, #2
 80047b8:	b29a      	uxth	r2, r3
 80047ba:	68fb      	ldr	r3, [r7, #12]
 80047bc:	87da      	strh	r2, [r3, #62]	; 0x3e
 80047be:	e058      	b.n	8004872 <HAL_SPI_Transmit+0x274>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80047c0:	68fb      	ldr	r3, [r7, #12]
 80047c2:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80047c4:	68fb      	ldr	r3, [r7, #12]
 80047c6:	681b      	ldr	r3, [r3, #0]
 80047c8:	330c      	adds	r3, #12
 80047ca:	7812      	ldrb	r2, [r2, #0]
 80047cc:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 80047ce:	68fb      	ldr	r3, [r7, #12]
 80047d0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80047d2:	1c5a      	adds	r2, r3, #1
 80047d4:	68fb      	ldr	r3, [r7, #12]
 80047d6:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 80047d8:	68fb      	ldr	r3, [r7, #12]
 80047da:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80047dc:	b29b      	uxth	r3, r3
 80047de:	3b01      	subs	r3, #1
 80047e0:	b29a      	uxth	r2, r3
 80047e2:	68fb      	ldr	r3, [r7, #12]
 80047e4:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 80047e6:	e044      	b.n	8004872 <HAL_SPI_Transmit+0x274>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80047e8:	68fb      	ldr	r3, [r7, #12]
 80047ea:	681b      	ldr	r3, [r3, #0]
 80047ec:	689b      	ldr	r3, [r3, #8]
 80047ee:	f003 0302 	and.w	r3, r3, #2
 80047f2:	2b02      	cmp	r3, #2
 80047f4:	d12b      	bne.n	800484e <HAL_SPI_Transmit+0x250>
      {
        if (hspi->TxXferCount > 1U)
 80047f6:	68fb      	ldr	r3, [r7, #12]
 80047f8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80047fa:	b29b      	uxth	r3, r3
 80047fc:	2b01      	cmp	r3, #1
 80047fe:	d912      	bls.n	8004826 <HAL_SPI_Transmit+0x228>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004800:	68fb      	ldr	r3, [r7, #12]
 8004802:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004804:	881a      	ldrh	r2, [r3, #0]
 8004806:	68fb      	ldr	r3, [r7, #12]
 8004808:	681b      	ldr	r3, [r3, #0]
 800480a:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800480c:	68fb      	ldr	r3, [r7, #12]
 800480e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004810:	1c9a      	adds	r2, r3, #2
 8004812:	68fb      	ldr	r3, [r7, #12]
 8004814:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 8004816:	68fb      	ldr	r3, [r7, #12]
 8004818:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800481a:	b29b      	uxth	r3, r3
 800481c:	3b02      	subs	r3, #2
 800481e:	b29a      	uxth	r2, r3
 8004820:	68fb      	ldr	r3, [r7, #12]
 8004822:	87da      	strh	r2, [r3, #62]	; 0x3e
 8004824:	e025      	b.n	8004872 <HAL_SPI_Transmit+0x274>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8004826:	68fb      	ldr	r3, [r7, #12]
 8004828:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800482a:	68fb      	ldr	r3, [r7, #12]
 800482c:	681b      	ldr	r3, [r3, #0]
 800482e:	330c      	adds	r3, #12
 8004830:	7812      	ldrb	r2, [r2, #0]
 8004832:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8004834:	68fb      	ldr	r3, [r7, #12]
 8004836:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004838:	1c5a      	adds	r2, r3, #1
 800483a:	68fb      	ldr	r3, [r7, #12]
 800483c:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 800483e:	68fb      	ldr	r3, [r7, #12]
 8004840:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004842:	b29b      	uxth	r3, r3
 8004844:	3b01      	subs	r3, #1
 8004846:	b29a      	uxth	r2, r3
 8004848:	68fb      	ldr	r3, [r7, #12]
 800484a:	87da      	strh	r2, [r3, #62]	; 0x3e
 800484c:	e011      	b.n	8004872 <HAL_SPI_Transmit+0x274>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800484e:	f7fd fb35 	bl	8001ebc <HAL_GetTick>
 8004852:	4602      	mov	r2, r0
 8004854:	69bb      	ldr	r3, [r7, #24]
 8004856:	1ad3      	subs	r3, r2, r3
 8004858:	683a      	ldr	r2, [r7, #0]
 800485a:	429a      	cmp	r2, r3
 800485c:	d803      	bhi.n	8004866 <HAL_SPI_Transmit+0x268>
 800485e:	683b      	ldr	r3, [r7, #0]
 8004860:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004864:	d102      	bne.n	800486c <HAL_SPI_Transmit+0x26e>
 8004866:	683b      	ldr	r3, [r7, #0]
 8004868:	2b00      	cmp	r3, #0
 800486a:	d102      	bne.n	8004872 <HAL_SPI_Transmit+0x274>
        {
          errorcode = HAL_TIMEOUT;
 800486c:	2303      	movs	r3, #3
 800486e:	77fb      	strb	r3, [r7, #31]
          goto error;
 8004870:	e026      	b.n	80048c0 <HAL_SPI_Transmit+0x2c2>
    while (hspi->TxXferCount > 0U)
 8004872:	68fb      	ldr	r3, [r7, #12]
 8004874:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004876:	b29b      	uxth	r3, r3
 8004878:	2b00      	cmp	r3, #0
 800487a:	d1b5      	bne.n	80047e8 <HAL_SPI_Transmit+0x1ea>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800487c:	69ba      	ldr	r2, [r7, #24]
 800487e:	6839      	ldr	r1, [r7, #0]
 8004880:	68f8      	ldr	r0, [r7, #12]
 8004882:	f000 fce3 	bl	800524c <SPI_EndRxTxTransaction>
 8004886:	4603      	mov	r3, r0
 8004888:	2b00      	cmp	r3, #0
 800488a:	d002      	beq.n	8004892 <HAL_SPI_Transmit+0x294>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800488c:	68fb      	ldr	r3, [r7, #12]
 800488e:	2220      	movs	r2, #32
 8004890:	661a      	str	r2, [r3, #96]	; 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8004892:	68fb      	ldr	r3, [r7, #12]
 8004894:	689b      	ldr	r3, [r3, #8]
 8004896:	2b00      	cmp	r3, #0
 8004898:	d10a      	bne.n	80048b0 <HAL_SPI_Transmit+0x2b2>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800489a:	2300      	movs	r3, #0
 800489c:	613b      	str	r3, [r7, #16]
 800489e:	68fb      	ldr	r3, [r7, #12]
 80048a0:	681b      	ldr	r3, [r3, #0]
 80048a2:	68db      	ldr	r3, [r3, #12]
 80048a4:	613b      	str	r3, [r7, #16]
 80048a6:	68fb      	ldr	r3, [r7, #12]
 80048a8:	681b      	ldr	r3, [r3, #0]
 80048aa:	689b      	ldr	r3, [r3, #8]
 80048ac:	613b      	str	r3, [r7, #16]
 80048ae:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80048b0:	68fb      	ldr	r3, [r7, #12]
 80048b2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80048b4:	2b00      	cmp	r3, #0
 80048b6:	d002      	beq.n	80048be <HAL_SPI_Transmit+0x2c0>
  {
    errorcode = HAL_ERROR;
 80048b8:	2301      	movs	r3, #1
 80048ba:	77fb      	strb	r3, [r7, #31]
 80048bc:	e000      	b.n	80048c0 <HAL_SPI_Transmit+0x2c2>
  }

error:
 80048be:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 80048c0:	68fb      	ldr	r3, [r7, #12]
 80048c2:	2201      	movs	r2, #1
 80048c4:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80048c8:	68fb      	ldr	r3, [r7, #12]
 80048ca:	2200      	movs	r2, #0
 80048cc:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 80048d0:	7ffb      	ldrb	r3, [r7, #31]
}
 80048d2:	4618      	mov	r0, r3
 80048d4:	3720      	adds	r7, #32
 80048d6:	46bd      	mov	sp, r7
 80048d8:	bd80      	pop	{r7, pc}

080048da <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80048da:	b580      	push	{r7, lr}
 80048dc:	b088      	sub	sp, #32
 80048de:	af02      	add	r7, sp, #8
 80048e0:	60f8      	str	r0, [r7, #12]
 80048e2:	60b9      	str	r1, [r7, #8]
 80048e4:	603b      	str	r3, [r7, #0]
 80048e6:	4613      	mov	r3, r2
 80048e8:	80fb      	strh	r3, [r7, #6]
  __IO uint32_t tmpreg = 0U;
  __IO uint8_t  * ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 80048ea:	2300      	movs	r3, #0
 80048ec:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 80048ee:	68fb      	ldr	r3, [r7, #12]
 80048f0:	685b      	ldr	r3, [r3, #4]
 80048f2:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80048f6:	d112      	bne.n	800491e <HAL_SPI_Receive+0x44>
 80048f8:	68fb      	ldr	r3, [r7, #12]
 80048fa:	689b      	ldr	r3, [r3, #8]
 80048fc:	2b00      	cmp	r3, #0
 80048fe:	d10e      	bne.n	800491e <HAL_SPI_Receive+0x44>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8004900:	68fb      	ldr	r3, [r7, #12]
 8004902:	2204      	movs	r2, #4
 8004904:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8004908:	88fa      	ldrh	r2, [r7, #6]
 800490a:	683b      	ldr	r3, [r7, #0]
 800490c:	9300      	str	r3, [sp, #0]
 800490e:	4613      	mov	r3, r2
 8004910:	68ba      	ldr	r2, [r7, #8]
 8004912:	68b9      	ldr	r1, [r7, #8]
 8004914:	68f8      	ldr	r0, [r7, #12]
 8004916:	f000 f910 	bl	8004b3a <HAL_SPI_TransmitReceive>
 800491a:	4603      	mov	r3, r0
 800491c:	e109      	b.n	8004b32 <HAL_SPI_Receive+0x258>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800491e:	68fb      	ldr	r3, [r7, #12]
 8004920:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8004924:	2b01      	cmp	r3, #1
 8004926:	d101      	bne.n	800492c <HAL_SPI_Receive+0x52>
 8004928:	2302      	movs	r3, #2
 800492a:	e102      	b.n	8004b32 <HAL_SPI_Receive+0x258>
 800492c:	68fb      	ldr	r3, [r7, #12]
 800492e:	2201      	movs	r2, #1
 8004930:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004934:	f7fd fac2 	bl	8001ebc <HAL_GetTick>
 8004938:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 800493a:	68fb      	ldr	r3, [r7, #12]
 800493c:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8004940:	b2db      	uxtb	r3, r3
 8004942:	2b01      	cmp	r3, #1
 8004944:	d002      	beq.n	800494c <HAL_SPI_Receive+0x72>
  {
    errorcode = HAL_BUSY;
 8004946:	2302      	movs	r3, #2
 8004948:	75fb      	strb	r3, [r7, #23]
    goto error;
 800494a:	e0e9      	b.n	8004b20 <HAL_SPI_Receive+0x246>
  }

  if ((pData == NULL) || (Size == 0U))
 800494c:	68bb      	ldr	r3, [r7, #8]
 800494e:	2b00      	cmp	r3, #0
 8004950:	d002      	beq.n	8004958 <HAL_SPI_Receive+0x7e>
 8004952:	88fb      	ldrh	r3, [r7, #6]
 8004954:	2b00      	cmp	r3, #0
 8004956:	d102      	bne.n	800495e <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 8004958:	2301      	movs	r3, #1
 800495a:	75fb      	strb	r3, [r7, #23]
    goto error;
 800495c:	e0e0      	b.n	8004b20 <HAL_SPI_Receive+0x246>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 800495e:	68fb      	ldr	r3, [r7, #12]
 8004960:	2204      	movs	r2, #4
 8004962:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004966:	68fb      	ldr	r3, [r7, #12]
 8004968:	2200      	movs	r2, #0
 800496a:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 800496c:	68fb      	ldr	r3, [r7, #12]
 800496e:	68ba      	ldr	r2, [r7, #8]
 8004970:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = Size;
 8004972:	68fb      	ldr	r3, [r7, #12]
 8004974:	88fa      	ldrh	r2, [r7, #6]
 8004976:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = Size;
 800497a:	68fb      	ldr	r3, [r7, #12]
 800497c:	88fa      	ldrh	r2, [r7, #6]
 800497e:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8004982:	68fb      	ldr	r3, [r7, #12]
 8004984:	2200      	movs	r2, #0
 8004986:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = 0U;
 8004988:	68fb      	ldr	r3, [r7, #12]
 800498a:	2200      	movs	r2, #0
 800498c:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = 0U;
 800498e:	68fb      	ldr	r3, [r7, #12]
 8004990:	2200      	movs	r2, #0
 8004992:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxISR       = NULL;
 8004994:	68fb      	ldr	r3, [r7, #12]
 8004996:	2200      	movs	r2, #0
 8004998:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 800499a:	68fb      	ldr	r3, [r7, #12]
 800499c:	2200      	movs	r2, #0
 800499e:	651a      	str	r2, [r3, #80]	; 0x50
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80049a0:	68fb      	ldr	r3, [r7, #12]
 80049a2:	68db      	ldr	r3, [r3, #12]
 80049a4:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80049a8:	d908      	bls.n	80049bc <HAL_SPI_Receive+0xe2>
  {
    /* Set RX Fifo threshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80049aa:	68fb      	ldr	r3, [r7, #12]
 80049ac:	681b      	ldr	r3, [r3, #0]
 80049ae:	685a      	ldr	r2, [r3, #4]
 80049b0:	68fb      	ldr	r3, [r7, #12]
 80049b2:	681b      	ldr	r3, [r3, #0]
 80049b4:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80049b8:	605a      	str	r2, [r3, #4]
 80049ba:	e007      	b.n	80049cc <HAL_SPI_Receive+0xf2>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80049bc:	68fb      	ldr	r3, [r7, #12]
 80049be:	681b      	ldr	r3, [r3, #0]
 80049c0:	685a      	ldr	r2, [r3, #4]
 80049c2:	68fb      	ldr	r3, [r7, #12]
 80049c4:	681b      	ldr	r3, [r3, #0]
 80049c6:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80049ca:	605a      	str	r2, [r3, #4]
  }

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80049cc:	68fb      	ldr	r3, [r7, #12]
 80049ce:	689b      	ldr	r3, [r3, #8]
 80049d0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80049d4:	d10f      	bne.n	80049f6 <HAL_SPI_Receive+0x11c>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80049d6:	68fb      	ldr	r3, [r7, #12]
 80049d8:	681b      	ldr	r3, [r3, #0]
 80049da:	681a      	ldr	r2, [r3, #0]
 80049dc:	68fb      	ldr	r3, [r7, #12]
 80049de:	681b      	ldr	r3, [r3, #0]
 80049e0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80049e4:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 80049e6:	68fb      	ldr	r3, [r7, #12]
 80049e8:	681b      	ldr	r3, [r3, #0]
 80049ea:	681a      	ldr	r2, [r3, #0]
 80049ec:	68fb      	ldr	r3, [r7, #12]
 80049ee:	681b      	ldr	r3, [r3, #0]
 80049f0:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 80049f4:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80049f6:	68fb      	ldr	r3, [r7, #12]
 80049f8:	681b      	ldr	r3, [r3, #0]
 80049fa:	681b      	ldr	r3, [r3, #0]
 80049fc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004a00:	2b40      	cmp	r3, #64	; 0x40
 8004a02:	d007      	beq.n	8004a14 <HAL_SPI_Receive+0x13a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004a04:	68fb      	ldr	r3, [r7, #12]
 8004a06:	681b      	ldr	r3, [r3, #0]
 8004a08:	681a      	ldr	r2, [r3, #0]
 8004a0a:	68fb      	ldr	r3, [r7, #12]
 8004a0c:	681b      	ldr	r3, [r3, #0]
 8004a0e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004a12:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize <= SPI_DATASIZE_8BIT)
 8004a14:	68fb      	ldr	r3, [r7, #12]
 8004a16:	68db      	ldr	r3, [r3, #12]
 8004a18:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8004a1c:	d867      	bhi.n	8004aee <HAL_SPI_Receive+0x214>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8004a1e:	e030      	b.n	8004a82 <HAL_SPI_Receive+0x1a8>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8004a20:	68fb      	ldr	r3, [r7, #12]
 8004a22:	681b      	ldr	r3, [r3, #0]
 8004a24:	689b      	ldr	r3, [r3, #8]
 8004a26:	f003 0301 	and.w	r3, r3, #1
 8004a2a:	2b01      	cmp	r3, #1
 8004a2c:	d117      	bne.n	8004a5e <HAL_SPI_Receive+0x184>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8004a2e:	68fb      	ldr	r3, [r7, #12]
 8004a30:	681b      	ldr	r3, [r3, #0]
 8004a32:	f103 020c 	add.w	r2, r3, #12
 8004a36:	68fb      	ldr	r3, [r7, #12]
 8004a38:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a3a:	7812      	ldrb	r2, [r2, #0]
 8004a3c:	b2d2      	uxtb	r2, r2
 8004a3e:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8004a40:	68fb      	ldr	r3, [r7, #12]
 8004a42:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a44:	1c5a      	adds	r2, r3, #1
 8004a46:	68fb      	ldr	r3, [r7, #12]
 8004a48:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 8004a4a:	68fb      	ldr	r3, [r7, #12]
 8004a4c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8004a50:	b29b      	uxth	r3, r3
 8004a52:	3b01      	subs	r3, #1
 8004a54:	b29a      	uxth	r2, r3
 8004a56:	68fb      	ldr	r3, [r7, #12]
 8004a58:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
 8004a5c:	e011      	b.n	8004a82 <HAL_SPI_Receive+0x1a8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004a5e:	f7fd fa2d 	bl	8001ebc <HAL_GetTick>
 8004a62:	4602      	mov	r2, r0
 8004a64:	693b      	ldr	r3, [r7, #16]
 8004a66:	1ad3      	subs	r3, r2, r3
 8004a68:	683a      	ldr	r2, [r7, #0]
 8004a6a:	429a      	cmp	r2, r3
 8004a6c:	d803      	bhi.n	8004a76 <HAL_SPI_Receive+0x19c>
 8004a6e:	683b      	ldr	r3, [r7, #0]
 8004a70:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004a74:	d102      	bne.n	8004a7c <HAL_SPI_Receive+0x1a2>
 8004a76:	683b      	ldr	r3, [r7, #0]
 8004a78:	2b00      	cmp	r3, #0
 8004a7a:	d102      	bne.n	8004a82 <HAL_SPI_Receive+0x1a8>
        {
          errorcode = HAL_TIMEOUT;
 8004a7c:	2303      	movs	r3, #3
 8004a7e:	75fb      	strb	r3, [r7, #23]
          goto error;
 8004a80:	e04e      	b.n	8004b20 <HAL_SPI_Receive+0x246>
    while (hspi->RxXferCount > 0U)
 8004a82:	68fb      	ldr	r3, [r7, #12]
 8004a84:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8004a88:	b29b      	uxth	r3, r3
 8004a8a:	2b00      	cmp	r3, #0
 8004a8c:	d1c8      	bne.n	8004a20 <HAL_SPI_Receive+0x146>
 8004a8e:	e034      	b.n	8004afa <HAL_SPI_Receive+0x220>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8004a90:	68fb      	ldr	r3, [r7, #12]
 8004a92:	681b      	ldr	r3, [r3, #0]
 8004a94:	689b      	ldr	r3, [r3, #8]
 8004a96:	f003 0301 	and.w	r3, r3, #1
 8004a9a:	2b01      	cmp	r3, #1
 8004a9c:	d115      	bne.n	8004aca <HAL_SPI_Receive+0x1f0>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8004a9e:	68fb      	ldr	r3, [r7, #12]
 8004aa0:	681b      	ldr	r3, [r3, #0]
 8004aa2:	68da      	ldr	r2, [r3, #12]
 8004aa4:	68fb      	ldr	r3, [r7, #12]
 8004aa6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004aa8:	b292      	uxth	r2, r2
 8004aaa:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8004aac:	68fb      	ldr	r3, [r7, #12]
 8004aae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ab0:	1c9a      	adds	r2, r3, #2
 8004ab2:	68fb      	ldr	r3, [r7, #12]
 8004ab4:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 8004ab6:	68fb      	ldr	r3, [r7, #12]
 8004ab8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8004abc:	b29b      	uxth	r3, r3
 8004abe:	3b01      	subs	r3, #1
 8004ac0:	b29a      	uxth	r2, r3
 8004ac2:	68fb      	ldr	r3, [r7, #12]
 8004ac4:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
 8004ac8:	e011      	b.n	8004aee <HAL_SPI_Receive+0x214>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004aca:	f7fd f9f7 	bl	8001ebc <HAL_GetTick>
 8004ace:	4602      	mov	r2, r0
 8004ad0:	693b      	ldr	r3, [r7, #16]
 8004ad2:	1ad3      	subs	r3, r2, r3
 8004ad4:	683a      	ldr	r2, [r7, #0]
 8004ad6:	429a      	cmp	r2, r3
 8004ad8:	d803      	bhi.n	8004ae2 <HAL_SPI_Receive+0x208>
 8004ada:	683b      	ldr	r3, [r7, #0]
 8004adc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004ae0:	d102      	bne.n	8004ae8 <HAL_SPI_Receive+0x20e>
 8004ae2:	683b      	ldr	r3, [r7, #0]
 8004ae4:	2b00      	cmp	r3, #0
 8004ae6:	d102      	bne.n	8004aee <HAL_SPI_Receive+0x214>
        {
          errorcode = HAL_TIMEOUT;
 8004ae8:	2303      	movs	r3, #3
 8004aea:	75fb      	strb	r3, [r7, #23]
          goto error;
 8004aec:	e018      	b.n	8004b20 <HAL_SPI_Receive+0x246>
    while (hspi->RxXferCount > 0U)
 8004aee:	68fb      	ldr	r3, [r7, #12]
 8004af0:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8004af4:	b29b      	uxth	r3, r3
 8004af6:	2b00      	cmp	r3, #0
 8004af8:	d1ca      	bne.n	8004a90 <HAL_SPI_Receive+0x1b6>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004afa:	693a      	ldr	r2, [r7, #16]
 8004afc:	6839      	ldr	r1, [r7, #0]
 8004afe:	68f8      	ldr	r0, [r7, #12]
 8004b00:	f000 fb4c 	bl	800519c <SPI_EndRxTransaction>
 8004b04:	4603      	mov	r3, r0
 8004b06:	2b00      	cmp	r3, #0
 8004b08:	d002      	beq.n	8004b10 <HAL_SPI_Receive+0x236>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004b0a:	68fb      	ldr	r3, [r7, #12]
 8004b0c:	2220      	movs	r2, #32
 8004b0e:	661a      	str	r2, [r3, #96]	; 0x60
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004b10:	68fb      	ldr	r3, [r7, #12]
 8004b12:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004b14:	2b00      	cmp	r3, #0
 8004b16:	d002      	beq.n	8004b1e <HAL_SPI_Receive+0x244>
  {
    errorcode = HAL_ERROR;
 8004b18:	2301      	movs	r3, #1
 8004b1a:	75fb      	strb	r3, [r7, #23]
 8004b1c:	e000      	b.n	8004b20 <HAL_SPI_Receive+0x246>
  }

error :
 8004b1e:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8004b20:	68fb      	ldr	r3, [r7, #12]
 8004b22:	2201      	movs	r2, #1
 8004b24:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  __HAL_UNLOCK(hspi);
 8004b28:	68fb      	ldr	r3, [r7, #12]
 8004b2a:	2200      	movs	r2, #0
 8004b2c:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 8004b30:	7dfb      	ldrb	r3, [r7, #23]
}
 8004b32:	4618      	mov	r0, r3
 8004b34:	3718      	adds	r7, #24
 8004b36:	46bd      	mov	sp, r7
 8004b38:	bd80      	pop	{r7, pc}

08004b3a <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8004b3a:	b580      	push	{r7, lr}
 8004b3c:	b08a      	sub	sp, #40	; 0x28
 8004b3e:	af00      	add	r7, sp, #0
 8004b40:	60f8      	str	r0, [r7, #12]
 8004b42:	60b9      	str	r1, [r7, #8]
 8004b44:	607a      	str	r2, [r7, #4]
 8004b46:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  * ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8004b48:	2301      	movs	r3, #1
 8004b4a:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8004b4c:	2300      	movs	r3, #0
 8004b4e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004b52:	68fb      	ldr	r3, [r7, #12]
 8004b54:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8004b58:	2b01      	cmp	r3, #1
 8004b5a:	d101      	bne.n	8004b60 <HAL_SPI_TransmitReceive+0x26>
 8004b5c:	2302      	movs	r3, #2
 8004b5e:	e1fb      	b.n	8004f58 <HAL_SPI_TransmitReceive+0x41e>
 8004b60:	68fb      	ldr	r3, [r7, #12]
 8004b62:	2201      	movs	r2, #1
 8004b64:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004b68:	f7fd f9a8 	bl	8001ebc <HAL_GetTick>
 8004b6c:	61f8      	str	r0, [r7, #28]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8004b6e:	68fb      	ldr	r3, [r7, #12]
 8004b70:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8004b74:	76fb      	strb	r3, [r7, #27]
  tmp_mode            = hspi->Init.Mode;
 8004b76:	68fb      	ldr	r3, [r7, #12]
 8004b78:	685b      	ldr	r3, [r3, #4]
 8004b7a:	617b      	str	r3, [r7, #20]
  initial_TxXferCount = Size;
 8004b7c:	887b      	ldrh	r3, [r7, #2]
 8004b7e:	827b      	strh	r3, [r7, #18]
  initial_RxXferCount = Size;
 8004b80:	887b      	ldrh	r3, [r7, #2]
 8004b82:	823b      	strh	r3, [r7, #16]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8004b84:	7efb      	ldrb	r3, [r7, #27]
 8004b86:	2b01      	cmp	r3, #1
 8004b88:	d00e      	beq.n	8004ba8 <HAL_SPI_TransmitReceive+0x6e>
 8004b8a:	697b      	ldr	r3, [r7, #20]
 8004b8c:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004b90:	d106      	bne.n	8004ba0 <HAL_SPI_TransmitReceive+0x66>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8004b92:	68fb      	ldr	r3, [r7, #12]
 8004b94:	689b      	ldr	r3, [r3, #8]
 8004b96:	2b00      	cmp	r3, #0
 8004b98:	d102      	bne.n	8004ba0 <HAL_SPI_TransmitReceive+0x66>
 8004b9a:	7efb      	ldrb	r3, [r7, #27]
 8004b9c:	2b04      	cmp	r3, #4
 8004b9e:	d003      	beq.n	8004ba8 <HAL_SPI_TransmitReceive+0x6e>
  {
    errorcode = HAL_BUSY;
 8004ba0:	2302      	movs	r3, #2
 8004ba2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 8004ba6:	e1cd      	b.n	8004f44 <HAL_SPI_TransmitReceive+0x40a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8004ba8:	68bb      	ldr	r3, [r7, #8]
 8004baa:	2b00      	cmp	r3, #0
 8004bac:	d005      	beq.n	8004bba <HAL_SPI_TransmitReceive+0x80>
 8004bae:	687b      	ldr	r3, [r7, #4]
 8004bb0:	2b00      	cmp	r3, #0
 8004bb2:	d002      	beq.n	8004bba <HAL_SPI_TransmitReceive+0x80>
 8004bb4:	887b      	ldrh	r3, [r7, #2]
 8004bb6:	2b00      	cmp	r3, #0
 8004bb8:	d103      	bne.n	8004bc2 <HAL_SPI_TransmitReceive+0x88>
  {
    errorcode = HAL_ERROR;
 8004bba:	2301      	movs	r3, #1
 8004bbc:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 8004bc0:	e1c0      	b.n	8004f44 <HAL_SPI_TransmitReceive+0x40a>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8004bc2:	68fb      	ldr	r3, [r7, #12]
 8004bc4:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8004bc8:	b2db      	uxtb	r3, r3
 8004bca:	2b04      	cmp	r3, #4
 8004bcc:	d003      	beq.n	8004bd6 <HAL_SPI_TransmitReceive+0x9c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8004bce:	68fb      	ldr	r3, [r7, #12]
 8004bd0:	2205      	movs	r2, #5
 8004bd2:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004bd6:	68fb      	ldr	r3, [r7, #12]
 8004bd8:	2200      	movs	r2, #0
 8004bda:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8004bdc:	68fb      	ldr	r3, [r7, #12]
 8004bde:	687a      	ldr	r2, [r7, #4]
 8004be0:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferCount = Size;
 8004be2:	68fb      	ldr	r3, [r7, #12]
 8004be4:	887a      	ldrh	r2, [r7, #2]
 8004be6:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->RxXferSize  = Size;
 8004bea:	68fb      	ldr	r3, [r7, #12]
 8004bec:	887a      	ldrh	r2, [r7, #2]
 8004bee:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8004bf2:	68fb      	ldr	r3, [r7, #12]
 8004bf4:	68ba      	ldr	r2, [r7, #8]
 8004bf6:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferCount = Size;
 8004bf8:	68fb      	ldr	r3, [r7, #12]
 8004bfa:	887a      	ldrh	r2, [r7, #2]
 8004bfc:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferSize  = Size;
 8004bfe:	68fb      	ldr	r3, [r7, #12]
 8004c00:	887a      	ldrh	r2, [r7, #2]
 8004c02:	879a      	strh	r2, [r3, #60]	; 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8004c04:	68fb      	ldr	r3, [r7, #12]
 8004c06:	2200      	movs	r2, #0
 8004c08:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 8004c0a:	68fb      	ldr	r3, [r7, #12]
 8004c0c:	2200      	movs	r2, #0
 8004c0e:	651a      	str	r2, [r3, #80]	; 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 8004c10:	68fb      	ldr	r3, [r7, #12]
 8004c12:	68db      	ldr	r3, [r3, #12]
 8004c14:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8004c18:	d802      	bhi.n	8004c20 <HAL_SPI_TransmitReceive+0xe6>
 8004c1a:	8a3b      	ldrh	r3, [r7, #16]
 8004c1c:	2b01      	cmp	r3, #1
 8004c1e:	d908      	bls.n	8004c32 <HAL_SPI_TransmitReceive+0xf8>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8004c20:	68fb      	ldr	r3, [r7, #12]
 8004c22:	681b      	ldr	r3, [r3, #0]
 8004c24:	685a      	ldr	r2, [r3, #4]
 8004c26:	68fb      	ldr	r3, [r7, #12]
 8004c28:	681b      	ldr	r3, [r3, #0]
 8004c2a:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8004c2e:	605a      	str	r2, [r3, #4]
 8004c30:	e007      	b.n	8004c42 <HAL_SPI_TransmitReceive+0x108>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8004c32:	68fb      	ldr	r3, [r7, #12]
 8004c34:	681b      	ldr	r3, [r3, #0]
 8004c36:	685a      	ldr	r2, [r3, #4]
 8004c38:	68fb      	ldr	r3, [r7, #12]
 8004c3a:	681b      	ldr	r3, [r3, #0]
 8004c3c:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8004c40:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004c42:	68fb      	ldr	r3, [r7, #12]
 8004c44:	681b      	ldr	r3, [r3, #0]
 8004c46:	681b      	ldr	r3, [r3, #0]
 8004c48:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004c4c:	2b40      	cmp	r3, #64	; 0x40
 8004c4e:	d007      	beq.n	8004c60 <HAL_SPI_TransmitReceive+0x126>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004c50:	68fb      	ldr	r3, [r7, #12]
 8004c52:	681b      	ldr	r3, [r3, #0]
 8004c54:	681a      	ldr	r2, [r3, #0]
 8004c56:	68fb      	ldr	r3, [r7, #12]
 8004c58:	681b      	ldr	r3, [r3, #0]
 8004c5a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004c5e:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8004c60:	68fb      	ldr	r3, [r7, #12]
 8004c62:	68db      	ldr	r3, [r3, #12]
 8004c64:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8004c68:	d97c      	bls.n	8004d64 <HAL_SPI_TransmitReceive+0x22a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004c6a:	68fb      	ldr	r3, [r7, #12]
 8004c6c:	685b      	ldr	r3, [r3, #4]
 8004c6e:	2b00      	cmp	r3, #0
 8004c70:	d002      	beq.n	8004c78 <HAL_SPI_TransmitReceive+0x13e>
 8004c72:	8a7b      	ldrh	r3, [r7, #18]
 8004c74:	2b01      	cmp	r3, #1
 8004c76:	d169      	bne.n	8004d4c <HAL_SPI_TransmitReceive+0x212>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004c78:	68fb      	ldr	r3, [r7, #12]
 8004c7a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004c7c:	881a      	ldrh	r2, [r3, #0]
 8004c7e:	68fb      	ldr	r3, [r7, #12]
 8004c80:	681b      	ldr	r3, [r3, #0]
 8004c82:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8004c84:	68fb      	ldr	r3, [r7, #12]
 8004c86:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004c88:	1c9a      	adds	r2, r3, #2
 8004c8a:	68fb      	ldr	r3, [r7, #12]
 8004c8c:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 8004c8e:	68fb      	ldr	r3, [r7, #12]
 8004c90:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004c92:	b29b      	uxth	r3, r3
 8004c94:	3b01      	subs	r3, #1
 8004c96:	b29a      	uxth	r2, r3
 8004c98:	68fb      	ldr	r3, [r7, #12]
 8004c9a:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004c9c:	e056      	b.n	8004d4c <HAL_SPI_TransmitReceive+0x212>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8004c9e:	68fb      	ldr	r3, [r7, #12]
 8004ca0:	681b      	ldr	r3, [r3, #0]
 8004ca2:	689b      	ldr	r3, [r3, #8]
 8004ca4:	f003 0302 	and.w	r3, r3, #2
 8004ca8:	2b02      	cmp	r3, #2
 8004caa:	d11b      	bne.n	8004ce4 <HAL_SPI_TransmitReceive+0x1aa>
 8004cac:	68fb      	ldr	r3, [r7, #12]
 8004cae:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004cb0:	b29b      	uxth	r3, r3
 8004cb2:	2b00      	cmp	r3, #0
 8004cb4:	d016      	beq.n	8004ce4 <HAL_SPI_TransmitReceive+0x1aa>
 8004cb6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004cb8:	2b01      	cmp	r3, #1
 8004cba:	d113      	bne.n	8004ce4 <HAL_SPI_TransmitReceive+0x1aa>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004cbc:	68fb      	ldr	r3, [r7, #12]
 8004cbe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004cc0:	881a      	ldrh	r2, [r3, #0]
 8004cc2:	68fb      	ldr	r3, [r7, #12]
 8004cc4:	681b      	ldr	r3, [r3, #0]
 8004cc6:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004cc8:	68fb      	ldr	r3, [r7, #12]
 8004cca:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004ccc:	1c9a      	adds	r2, r3, #2
 8004cce:	68fb      	ldr	r3, [r7, #12]
 8004cd0:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8004cd2:	68fb      	ldr	r3, [r7, #12]
 8004cd4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004cd6:	b29b      	uxth	r3, r3
 8004cd8:	3b01      	subs	r3, #1
 8004cda:	b29a      	uxth	r2, r3
 8004cdc:	68fb      	ldr	r3, [r7, #12]
 8004cde:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8004ce0:	2300      	movs	r3, #0
 8004ce2:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8004ce4:	68fb      	ldr	r3, [r7, #12]
 8004ce6:	681b      	ldr	r3, [r3, #0]
 8004ce8:	689b      	ldr	r3, [r3, #8]
 8004cea:	f003 0301 	and.w	r3, r3, #1
 8004cee:	2b01      	cmp	r3, #1
 8004cf0:	d11c      	bne.n	8004d2c <HAL_SPI_TransmitReceive+0x1f2>
 8004cf2:	68fb      	ldr	r3, [r7, #12]
 8004cf4:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8004cf8:	b29b      	uxth	r3, r3
 8004cfa:	2b00      	cmp	r3, #0
 8004cfc:	d016      	beq.n	8004d2c <HAL_SPI_TransmitReceive+0x1f2>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8004cfe:	68fb      	ldr	r3, [r7, #12]
 8004d00:	681b      	ldr	r3, [r3, #0]
 8004d02:	68da      	ldr	r2, [r3, #12]
 8004d04:	68fb      	ldr	r3, [r7, #12]
 8004d06:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d08:	b292      	uxth	r2, r2
 8004d0a:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8004d0c:	68fb      	ldr	r3, [r7, #12]
 8004d0e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d10:	1c9a      	adds	r2, r3, #2
 8004d12:	68fb      	ldr	r3, [r7, #12]
 8004d14:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 8004d16:	68fb      	ldr	r3, [r7, #12]
 8004d18:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8004d1c:	b29b      	uxth	r3, r3
 8004d1e:	3b01      	subs	r3, #1
 8004d20:	b29a      	uxth	r2, r3
 8004d22:	68fb      	ldr	r3, [r7, #12]
 8004d24:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8004d28:	2301      	movs	r3, #1
 8004d2a:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8004d2c:	f7fd f8c6 	bl	8001ebc <HAL_GetTick>
 8004d30:	4602      	mov	r2, r0
 8004d32:	69fb      	ldr	r3, [r7, #28]
 8004d34:	1ad3      	subs	r3, r2, r3
 8004d36:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004d38:	429a      	cmp	r2, r3
 8004d3a:	d807      	bhi.n	8004d4c <HAL_SPI_TransmitReceive+0x212>
 8004d3c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004d3e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004d42:	d003      	beq.n	8004d4c <HAL_SPI_TransmitReceive+0x212>
      {
        errorcode = HAL_TIMEOUT;
 8004d44:	2303      	movs	r3, #3
 8004d46:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        goto error;
 8004d4a:	e0fb      	b.n	8004f44 <HAL_SPI_TransmitReceive+0x40a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004d4c:	68fb      	ldr	r3, [r7, #12]
 8004d4e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004d50:	b29b      	uxth	r3, r3
 8004d52:	2b00      	cmp	r3, #0
 8004d54:	d1a3      	bne.n	8004c9e <HAL_SPI_TransmitReceive+0x164>
 8004d56:	68fb      	ldr	r3, [r7, #12]
 8004d58:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8004d5c:	b29b      	uxth	r3, r3
 8004d5e:	2b00      	cmp	r3, #0
 8004d60:	d19d      	bne.n	8004c9e <HAL_SPI_TransmitReceive+0x164>
 8004d62:	e0df      	b.n	8004f24 <HAL_SPI_TransmitReceive+0x3ea>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004d64:	68fb      	ldr	r3, [r7, #12]
 8004d66:	685b      	ldr	r3, [r3, #4]
 8004d68:	2b00      	cmp	r3, #0
 8004d6a:	d003      	beq.n	8004d74 <HAL_SPI_TransmitReceive+0x23a>
 8004d6c:	8a7b      	ldrh	r3, [r7, #18]
 8004d6e:	2b01      	cmp	r3, #1
 8004d70:	f040 80cb 	bne.w	8004f0a <HAL_SPI_TransmitReceive+0x3d0>
    {
      if (hspi->TxXferCount > 1U)
 8004d74:	68fb      	ldr	r3, [r7, #12]
 8004d76:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004d78:	b29b      	uxth	r3, r3
 8004d7a:	2b01      	cmp	r3, #1
 8004d7c:	d912      	bls.n	8004da4 <HAL_SPI_TransmitReceive+0x26a>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004d7e:	68fb      	ldr	r3, [r7, #12]
 8004d80:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004d82:	881a      	ldrh	r2, [r3, #0]
 8004d84:	68fb      	ldr	r3, [r7, #12]
 8004d86:	681b      	ldr	r3, [r3, #0]
 8004d88:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004d8a:	68fb      	ldr	r3, [r7, #12]
 8004d8c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004d8e:	1c9a      	adds	r2, r3, #2
 8004d90:	68fb      	ldr	r3, [r7, #12]
 8004d92:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 8004d94:	68fb      	ldr	r3, [r7, #12]
 8004d96:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004d98:	b29b      	uxth	r3, r3
 8004d9a:	3b02      	subs	r3, #2
 8004d9c:	b29a      	uxth	r2, r3
 8004d9e:	68fb      	ldr	r3, [r7, #12]
 8004da0:	87da      	strh	r2, [r3, #62]	; 0x3e
 8004da2:	e0b2      	b.n	8004f0a <HAL_SPI_TransmitReceive+0x3d0>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8004da4:	68fb      	ldr	r3, [r7, #12]
 8004da6:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004da8:	68fb      	ldr	r3, [r7, #12]
 8004daa:	681b      	ldr	r3, [r3, #0]
 8004dac:	330c      	adds	r3, #12
 8004dae:	7812      	ldrb	r2, [r2, #0]
 8004db0:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8004db2:	68fb      	ldr	r3, [r7, #12]
 8004db4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004db6:	1c5a      	adds	r2, r3, #1
 8004db8:	68fb      	ldr	r3, [r7, #12]
 8004dba:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8004dbc:	68fb      	ldr	r3, [r7, #12]
 8004dbe:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004dc0:	b29b      	uxth	r3, r3
 8004dc2:	3b01      	subs	r3, #1
 8004dc4:	b29a      	uxth	r2, r3
 8004dc6:	68fb      	ldr	r3, [r7, #12]
 8004dc8:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004dca:	e09e      	b.n	8004f0a <HAL_SPI_TransmitReceive+0x3d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8004dcc:	68fb      	ldr	r3, [r7, #12]
 8004dce:	681b      	ldr	r3, [r3, #0]
 8004dd0:	689b      	ldr	r3, [r3, #8]
 8004dd2:	f003 0302 	and.w	r3, r3, #2
 8004dd6:	2b02      	cmp	r3, #2
 8004dd8:	d134      	bne.n	8004e44 <HAL_SPI_TransmitReceive+0x30a>
 8004dda:	68fb      	ldr	r3, [r7, #12]
 8004ddc:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004dde:	b29b      	uxth	r3, r3
 8004de0:	2b00      	cmp	r3, #0
 8004de2:	d02f      	beq.n	8004e44 <HAL_SPI_TransmitReceive+0x30a>
 8004de4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004de6:	2b01      	cmp	r3, #1
 8004de8:	d12c      	bne.n	8004e44 <HAL_SPI_TransmitReceive+0x30a>
      {
        if (hspi->TxXferCount > 1U)
 8004dea:	68fb      	ldr	r3, [r7, #12]
 8004dec:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004dee:	b29b      	uxth	r3, r3
 8004df0:	2b01      	cmp	r3, #1
 8004df2:	d912      	bls.n	8004e1a <HAL_SPI_TransmitReceive+0x2e0>
        {
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004df4:	68fb      	ldr	r3, [r7, #12]
 8004df6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004df8:	881a      	ldrh	r2, [r3, #0]
 8004dfa:	68fb      	ldr	r3, [r7, #12]
 8004dfc:	681b      	ldr	r3, [r3, #0]
 8004dfe:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8004e00:	68fb      	ldr	r3, [r7, #12]
 8004e02:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004e04:	1c9a      	adds	r2, r3, #2
 8004e06:	68fb      	ldr	r3, [r7, #12]
 8004e08:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 8004e0a:	68fb      	ldr	r3, [r7, #12]
 8004e0c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004e0e:	b29b      	uxth	r3, r3
 8004e10:	3b02      	subs	r3, #2
 8004e12:	b29a      	uxth	r2, r3
 8004e14:	68fb      	ldr	r3, [r7, #12]
 8004e16:	87da      	strh	r2, [r3, #62]	; 0x3e
 8004e18:	e012      	b.n	8004e40 <HAL_SPI_TransmitReceive+0x306>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8004e1a:	68fb      	ldr	r3, [r7, #12]
 8004e1c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004e1e:	68fb      	ldr	r3, [r7, #12]
 8004e20:	681b      	ldr	r3, [r3, #0]
 8004e22:	330c      	adds	r3, #12
 8004e24:	7812      	ldrb	r2, [r2, #0]
 8004e26:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8004e28:	68fb      	ldr	r3, [r7, #12]
 8004e2a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004e2c:	1c5a      	adds	r2, r3, #1
 8004e2e:	68fb      	ldr	r3, [r7, #12]
 8004e30:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 8004e32:	68fb      	ldr	r3, [r7, #12]
 8004e34:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004e36:	b29b      	uxth	r3, r3
 8004e38:	3b01      	subs	r3, #1
 8004e3a:	b29a      	uxth	r2, r3
 8004e3c:	68fb      	ldr	r3, [r7, #12]
 8004e3e:	87da      	strh	r2, [r3, #62]	; 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8004e40:	2300      	movs	r3, #0
 8004e42:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8004e44:	68fb      	ldr	r3, [r7, #12]
 8004e46:	681b      	ldr	r3, [r3, #0]
 8004e48:	689b      	ldr	r3, [r3, #8]
 8004e4a:	f003 0301 	and.w	r3, r3, #1
 8004e4e:	2b01      	cmp	r3, #1
 8004e50:	d148      	bne.n	8004ee4 <HAL_SPI_TransmitReceive+0x3aa>
 8004e52:	68fb      	ldr	r3, [r7, #12]
 8004e54:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8004e58:	b29b      	uxth	r3, r3
 8004e5a:	2b00      	cmp	r3, #0
 8004e5c:	d042      	beq.n	8004ee4 <HAL_SPI_TransmitReceive+0x3aa>
      {
        if (hspi->RxXferCount > 1U)
 8004e5e:	68fb      	ldr	r3, [r7, #12]
 8004e60:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8004e64:	b29b      	uxth	r3, r3
 8004e66:	2b01      	cmp	r3, #1
 8004e68:	d923      	bls.n	8004eb2 <HAL_SPI_TransmitReceive+0x378>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8004e6a:	68fb      	ldr	r3, [r7, #12]
 8004e6c:	681b      	ldr	r3, [r3, #0]
 8004e6e:	68da      	ldr	r2, [r3, #12]
 8004e70:	68fb      	ldr	r3, [r7, #12]
 8004e72:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e74:	b292      	uxth	r2, r2
 8004e76:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8004e78:	68fb      	ldr	r3, [r7, #12]
 8004e7a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e7c:	1c9a      	adds	r2, r3, #2
 8004e7e:	68fb      	ldr	r3, [r7, #12]
 8004e80:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount -= 2U;
 8004e82:	68fb      	ldr	r3, [r7, #12]
 8004e84:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8004e88:	b29b      	uxth	r3, r3
 8004e8a:	3b02      	subs	r3, #2
 8004e8c:	b29a      	uxth	r2, r3
 8004e8e:	68fb      	ldr	r3, [r7, #12]
 8004e90:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
          if (hspi->RxXferCount <= 1U)
 8004e94:	68fb      	ldr	r3, [r7, #12]
 8004e96:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8004e9a:	b29b      	uxth	r3, r3
 8004e9c:	2b01      	cmp	r3, #1
 8004e9e:	d81f      	bhi.n	8004ee0 <HAL_SPI_TransmitReceive+0x3a6>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8004ea0:	68fb      	ldr	r3, [r7, #12]
 8004ea2:	681b      	ldr	r3, [r3, #0]
 8004ea4:	685a      	ldr	r2, [r3, #4]
 8004ea6:	68fb      	ldr	r3, [r7, #12]
 8004ea8:	681b      	ldr	r3, [r3, #0]
 8004eaa:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8004eae:	605a      	str	r2, [r3, #4]
 8004eb0:	e016      	b.n	8004ee0 <HAL_SPI_TransmitReceive+0x3a6>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8004eb2:	68fb      	ldr	r3, [r7, #12]
 8004eb4:	681b      	ldr	r3, [r3, #0]
 8004eb6:	f103 020c 	add.w	r2, r3, #12
 8004eba:	68fb      	ldr	r3, [r7, #12]
 8004ebc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ebe:	7812      	ldrb	r2, [r2, #0]
 8004ec0:	b2d2      	uxtb	r2, r2
 8004ec2:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 8004ec4:	68fb      	ldr	r3, [r7, #12]
 8004ec6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ec8:	1c5a      	adds	r2, r3, #1
 8004eca:	68fb      	ldr	r3, [r7, #12]
 8004ecc:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount--;
 8004ece:	68fb      	ldr	r3, [r7, #12]
 8004ed0:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8004ed4:	b29b      	uxth	r3, r3
 8004ed6:	3b01      	subs	r3, #1
 8004ed8:	b29a      	uxth	r2, r3
 8004eda:	68fb      	ldr	r3, [r7, #12]
 8004edc:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8004ee0:	2301      	movs	r3, #1
 8004ee2:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8004ee4:	f7fc ffea 	bl	8001ebc <HAL_GetTick>
 8004ee8:	4602      	mov	r2, r0
 8004eea:	69fb      	ldr	r3, [r7, #28]
 8004eec:	1ad3      	subs	r3, r2, r3
 8004eee:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004ef0:	429a      	cmp	r2, r3
 8004ef2:	d803      	bhi.n	8004efc <HAL_SPI_TransmitReceive+0x3c2>
 8004ef4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004ef6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004efa:	d102      	bne.n	8004f02 <HAL_SPI_TransmitReceive+0x3c8>
 8004efc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004efe:	2b00      	cmp	r3, #0
 8004f00:	d103      	bne.n	8004f0a <HAL_SPI_TransmitReceive+0x3d0>
      {
        errorcode = HAL_TIMEOUT;
 8004f02:	2303      	movs	r3, #3
 8004f04:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        goto error;
 8004f08:	e01c      	b.n	8004f44 <HAL_SPI_TransmitReceive+0x40a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004f0a:	68fb      	ldr	r3, [r7, #12]
 8004f0c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004f0e:	b29b      	uxth	r3, r3
 8004f10:	2b00      	cmp	r3, #0
 8004f12:	f47f af5b 	bne.w	8004dcc <HAL_SPI_TransmitReceive+0x292>
 8004f16:	68fb      	ldr	r3, [r7, #12]
 8004f18:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8004f1c:	b29b      	uxth	r3, r3
 8004f1e:	2b00      	cmp	r3, #0
 8004f20:	f47f af54 	bne.w	8004dcc <HAL_SPI_TransmitReceive+0x292>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004f24:	69fa      	ldr	r2, [r7, #28]
 8004f26:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8004f28:	68f8      	ldr	r0, [r7, #12]
 8004f2a:	f000 f98f 	bl	800524c <SPI_EndRxTxTransaction>
 8004f2e:	4603      	mov	r3, r0
 8004f30:	2b00      	cmp	r3, #0
 8004f32:	d006      	beq.n	8004f42 <HAL_SPI_TransmitReceive+0x408>
  {
    errorcode = HAL_ERROR;
 8004f34:	2301      	movs	r3, #1
 8004f36:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004f3a:	68fb      	ldr	r3, [r7, #12]
 8004f3c:	2220      	movs	r2, #32
 8004f3e:	661a      	str	r2, [r3, #96]	; 0x60
 8004f40:	e000      	b.n	8004f44 <HAL_SPI_TransmitReceive+0x40a>
  }

error :
 8004f42:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8004f44:	68fb      	ldr	r3, [r7, #12]
 8004f46:	2201      	movs	r2, #1
 8004f48:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  __HAL_UNLOCK(hspi);
 8004f4c:	68fb      	ldr	r3, [r7, #12]
 8004f4e:	2200      	movs	r2, #0
 8004f50:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 8004f54:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
}
 8004f58:	4618      	mov	r0, r3
 8004f5a:	3728      	adds	r7, #40	; 0x28
 8004f5c:	46bd      	mov	sp, r7
 8004f5e:	bd80      	pop	{r7, pc}

08004f60 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8004f60:	b580      	push	{r7, lr}
 8004f62:	b088      	sub	sp, #32
 8004f64:	af00      	add	r7, sp, #0
 8004f66:	60f8      	str	r0, [r7, #12]
 8004f68:	60b9      	str	r1, [r7, #8]
 8004f6a:	603b      	str	r3, [r7, #0]
 8004f6c:	4613      	mov	r3, r2
 8004f6e:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8004f70:	f7fc ffa4 	bl	8001ebc <HAL_GetTick>
 8004f74:	4602      	mov	r2, r0
 8004f76:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004f78:	1a9b      	subs	r3, r3, r2
 8004f7a:	683a      	ldr	r2, [r7, #0]
 8004f7c:	4413      	add	r3, r2
 8004f7e:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8004f80:	f7fc ff9c 	bl	8001ebc <HAL_GetTick>
 8004f84:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8004f86:	4b39      	ldr	r3, [pc, #228]	; (800506c <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8004f88:	681b      	ldr	r3, [r3, #0]
 8004f8a:	015b      	lsls	r3, r3, #5
 8004f8c:	0d1b      	lsrs	r3, r3, #20
 8004f8e:	69fa      	ldr	r2, [r7, #28]
 8004f90:	fb02 f303 	mul.w	r3, r2, r3
 8004f94:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004f96:	e054      	b.n	8005042 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8004f98:	683b      	ldr	r3, [r7, #0]
 8004f9a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004f9e:	d050      	beq.n	8005042 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8004fa0:	f7fc ff8c 	bl	8001ebc <HAL_GetTick>
 8004fa4:	4602      	mov	r2, r0
 8004fa6:	69bb      	ldr	r3, [r7, #24]
 8004fa8:	1ad3      	subs	r3, r2, r3
 8004faa:	69fa      	ldr	r2, [r7, #28]
 8004fac:	429a      	cmp	r2, r3
 8004fae:	d902      	bls.n	8004fb6 <SPI_WaitFlagStateUntilTimeout+0x56>
 8004fb0:	69fb      	ldr	r3, [r7, #28]
 8004fb2:	2b00      	cmp	r3, #0
 8004fb4:	d13d      	bne.n	8005032 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8004fb6:	68fb      	ldr	r3, [r7, #12]
 8004fb8:	681b      	ldr	r3, [r3, #0]
 8004fba:	685a      	ldr	r2, [r3, #4]
 8004fbc:	68fb      	ldr	r3, [r7, #12]
 8004fbe:	681b      	ldr	r3, [r3, #0]
 8004fc0:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8004fc4:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004fc6:	68fb      	ldr	r3, [r7, #12]
 8004fc8:	685b      	ldr	r3, [r3, #4]
 8004fca:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004fce:	d111      	bne.n	8004ff4 <SPI_WaitFlagStateUntilTimeout+0x94>
 8004fd0:	68fb      	ldr	r3, [r7, #12]
 8004fd2:	689b      	ldr	r3, [r3, #8]
 8004fd4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004fd8:	d004      	beq.n	8004fe4 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004fda:	68fb      	ldr	r3, [r7, #12]
 8004fdc:	689b      	ldr	r3, [r3, #8]
 8004fde:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004fe2:	d107      	bne.n	8004ff4 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8004fe4:	68fb      	ldr	r3, [r7, #12]
 8004fe6:	681b      	ldr	r3, [r3, #0]
 8004fe8:	681a      	ldr	r2, [r3, #0]
 8004fea:	68fb      	ldr	r3, [r7, #12]
 8004fec:	681b      	ldr	r3, [r3, #0]
 8004fee:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004ff2:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8004ff4:	68fb      	ldr	r3, [r7, #12]
 8004ff6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004ff8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004ffc:	d10f      	bne.n	800501e <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8004ffe:	68fb      	ldr	r3, [r7, #12]
 8005000:	681b      	ldr	r3, [r3, #0]
 8005002:	681a      	ldr	r2, [r3, #0]
 8005004:	68fb      	ldr	r3, [r7, #12]
 8005006:	681b      	ldr	r3, [r3, #0]
 8005008:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800500c:	601a      	str	r2, [r3, #0]
 800500e:	68fb      	ldr	r3, [r7, #12]
 8005010:	681b      	ldr	r3, [r3, #0]
 8005012:	681a      	ldr	r2, [r3, #0]
 8005014:	68fb      	ldr	r3, [r7, #12]
 8005016:	681b      	ldr	r3, [r3, #0]
 8005018:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800501c:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800501e:	68fb      	ldr	r3, [r7, #12]
 8005020:	2201      	movs	r2, #1
 8005022:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8005026:	68fb      	ldr	r3, [r7, #12]
 8005028:	2200      	movs	r2, #0
 800502a:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 800502e:	2303      	movs	r3, #3
 8005030:	e017      	b.n	8005062 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 8005032:	697b      	ldr	r3, [r7, #20]
 8005034:	2b00      	cmp	r3, #0
 8005036:	d101      	bne.n	800503c <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8005038:	2300      	movs	r3, #0
 800503a:	61fb      	str	r3, [r7, #28]
      }
      count--;
 800503c:	697b      	ldr	r3, [r7, #20]
 800503e:	3b01      	subs	r3, #1
 8005040:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005042:	68fb      	ldr	r3, [r7, #12]
 8005044:	681b      	ldr	r3, [r3, #0]
 8005046:	689a      	ldr	r2, [r3, #8]
 8005048:	68bb      	ldr	r3, [r7, #8]
 800504a:	4013      	ands	r3, r2
 800504c:	68ba      	ldr	r2, [r7, #8]
 800504e:	429a      	cmp	r2, r3
 8005050:	bf0c      	ite	eq
 8005052:	2301      	moveq	r3, #1
 8005054:	2300      	movne	r3, #0
 8005056:	b2db      	uxtb	r3, r3
 8005058:	461a      	mov	r2, r3
 800505a:	79fb      	ldrb	r3, [r7, #7]
 800505c:	429a      	cmp	r2, r3
 800505e:	d19b      	bne.n	8004f98 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8005060:	2300      	movs	r3, #0
}
 8005062:	4618      	mov	r0, r3
 8005064:	3720      	adds	r7, #32
 8005066:	46bd      	mov	sp, r7
 8005068:	bd80      	pop	{r7, pc}
 800506a:	bf00      	nop
 800506c:	20000008 	.word	0x20000008

08005070 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8005070:	b580      	push	{r7, lr}
 8005072:	b08a      	sub	sp, #40	; 0x28
 8005074:	af00      	add	r7, sp, #0
 8005076:	60f8      	str	r0, [r7, #12]
 8005078:	60b9      	str	r1, [r7, #8]
 800507a:	607a      	str	r2, [r7, #4]
 800507c:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  * ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 800507e:	2300      	movs	r3, #0
 8005080:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8005082:	f7fc ff1b 	bl	8001ebc <HAL_GetTick>
 8005086:	4602      	mov	r2, r0
 8005088:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800508a:	1a9b      	subs	r3, r3, r2
 800508c:	683a      	ldr	r2, [r7, #0]
 800508e:	4413      	add	r3, r2
 8005090:	627b      	str	r3, [r7, #36]	; 0x24
  tmp_tickstart = HAL_GetTick();
 8005092:	f7fc ff13 	bl	8001ebc <HAL_GetTick>
 8005096:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8005098:	68fb      	ldr	r3, [r7, #12]
 800509a:	681b      	ldr	r3, [r3, #0]
 800509c:	330c      	adds	r3, #12
 800509e:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 80050a0:	4b3d      	ldr	r3, [pc, #244]	; (8005198 <SPI_WaitFifoStateUntilTimeout+0x128>)
 80050a2:	681a      	ldr	r2, [r3, #0]
 80050a4:	4613      	mov	r3, r2
 80050a6:	009b      	lsls	r3, r3, #2
 80050a8:	4413      	add	r3, r2
 80050aa:	00da      	lsls	r2, r3, #3
 80050ac:	1ad3      	subs	r3, r2, r3
 80050ae:	0d1b      	lsrs	r3, r3, #20
 80050b0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80050b2:	fb02 f303 	mul.w	r3, r2, r3
 80050b6:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 80050b8:	e060      	b.n	800517c <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 80050ba:	68bb      	ldr	r3, [r7, #8]
 80050bc:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 80050c0:	d107      	bne.n	80050d2 <SPI_WaitFifoStateUntilTimeout+0x62>
 80050c2:	687b      	ldr	r3, [r7, #4]
 80050c4:	2b00      	cmp	r3, #0
 80050c6:	d104      	bne.n	80050d2 <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 80050c8:	69fb      	ldr	r3, [r7, #28]
 80050ca:	781b      	ldrb	r3, [r3, #0]
 80050cc:	b2db      	uxtb	r3, r3
 80050ce:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 80050d0:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 80050d2:	683b      	ldr	r3, [r7, #0]
 80050d4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80050d8:	d050      	beq.n	800517c <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80050da:	f7fc feef 	bl	8001ebc <HAL_GetTick>
 80050de:	4602      	mov	r2, r0
 80050e0:	6a3b      	ldr	r3, [r7, #32]
 80050e2:	1ad3      	subs	r3, r2, r3
 80050e4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80050e6:	429a      	cmp	r2, r3
 80050e8:	d902      	bls.n	80050f0 <SPI_WaitFifoStateUntilTimeout+0x80>
 80050ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80050ec:	2b00      	cmp	r3, #0
 80050ee:	d13d      	bne.n	800516c <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80050f0:	68fb      	ldr	r3, [r7, #12]
 80050f2:	681b      	ldr	r3, [r3, #0]
 80050f4:	685a      	ldr	r2, [r3, #4]
 80050f6:	68fb      	ldr	r3, [r7, #12]
 80050f8:	681b      	ldr	r3, [r3, #0]
 80050fa:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 80050fe:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005100:	68fb      	ldr	r3, [r7, #12]
 8005102:	685b      	ldr	r3, [r3, #4]
 8005104:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005108:	d111      	bne.n	800512e <SPI_WaitFifoStateUntilTimeout+0xbe>
 800510a:	68fb      	ldr	r3, [r7, #12]
 800510c:	689b      	ldr	r3, [r3, #8]
 800510e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005112:	d004      	beq.n	800511e <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005114:	68fb      	ldr	r3, [r7, #12]
 8005116:	689b      	ldr	r3, [r3, #8]
 8005118:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800511c:	d107      	bne.n	800512e <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800511e:	68fb      	ldr	r3, [r7, #12]
 8005120:	681b      	ldr	r3, [r3, #0]
 8005122:	681a      	ldr	r2, [r3, #0]
 8005124:	68fb      	ldr	r3, [r7, #12]
 8005126:	681b      	ldr	r3, [r3, #0]
 8005128:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800512c:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800512e:	68fb      	ldr	r3, [r7, #12]
 8005130:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005132:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005136:	d10f      	bne.n	8005158 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 8005138:	68fb      	ldr	r3, [r7, #12]
 800513a:	681b      	ldr	r3, [r3, #0]
 800513c:	681a      	ldr	r2, [r3, #0]
 800513e:	68fb      	ldr	r3, [r7, #12]
 8005140:	681b      	ldr	r3, [r3, #0]
 8005142:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8005146:	601a      	str	r2, [r3, #0]
 8005148:	68fb      	ldr	r3, [r7, #12]
 800514a:	681b      	ldr	r3, [r3, #0]
 800514c:	681a      	ldr	r2, [r3, #0]
 800514e:	68fb      	ldr	r3, [r7, #12]
 8005150:	681b      	ldr	r3, [r3, #0]
 8005152:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8005156:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8005158:	68fb      	ldr	r3, [r7, #12]
 800515a:	2201      	movs	r2, #1
 800515c:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8005160:	68fb      	ldr	r3, [r7, #12]
 8005162:	2200      	movs	r2, #0
 8005164:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 8005168:	2303      	movs	r3, #3
 800516a:	e010      	b.n	800518e <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 800516c:	69bb      	ldr	r3, [r7, #24]
 800516e:	2b00      	cmp	r3, #0
 8005170:	d101      	bne.n	8005176 <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 8005172:	2300      	movs	r3, #0
 8005174:	627b      	str	r3, [r7, #36]	; 0x24
      }      
      count--;
 8005176:	69bb      	ldr	r3, [r7, #24]
 8005178:	3b01      	subs	r3, #1
 800517a:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 800517c:	68fb      	ldr	r3, [r7, #12]
 800517e:	681b      	ldr	r3, [r3, #0]
 8005180:	689a      	ldr	r2, [r3, #8]
 8005182:	68bb      	ldr	r3, [r7, #8]
 8005184:	4013      	ands	r3, r2
 8005186:	687a      	ldr	r2, [r7, #4]
 8005188:	429a      	cmp	r2, r3
 800518a:	d196      	bne.n	80050ba <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 800518c:	2300      	movs	r3, #0
}
 800518e:	4618      	mov	r0, r3
 8005190:	3728      	adds	r7, #40	; 0x28
 8005192:	46bd      	mov	sp, r7
 8005194:	bd80      	pop	{r7, pc}
 8005196:	bf00      	nop
 8005198:	20000008 	.word	0x20000008

0800519c <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 800519c:	b580      	push	{r7, lr}
 800519e:	b086      	sub	sp, #24
 80051a0:	af02      	add	r7, sp, #8
 80051a2:	60f8      	str	r0, [r7, #12]
 80051a4:	60b9      	str	r1, [r7, #8]
 80051a6:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80051a8:	68fb      	ldr	r3, [r7, #12]
 80051aa:	685b      	ldr	r3, [r3, #4]
 80051ac:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80051b0:	d111      	bne.n	80051d6 <SPI_EndRxTransaction+0x3a>
 80051b2:	68fb      	ldr	r3, [r7, #12]
 80051b4:	689b      	ldr	r3, [r3, #8]
 80051b6:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80051ba:	d004      	beq.n	80051c6 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80051bc:	68fb      	ldr	r3, [r7, #12]
 80051be:	689b      	ldr	r3, [r3, #8]
 80051c0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80051c4:	d107      	bne.n	80051d6 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 80051c6:	68fb      	ldr	r3, [r7, #12]
 80051c8:	681b      	ldr	r3, [r3, #0]
 80051ca:	681a      	ldr	r2, [r3, #0]
 80051cc:	68fb      	ldr	r3, [r7, #12]
 80051ce:	681b      	ldr	r3, [r3, #0]
 80051d0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80051d4:	601a      	str	r2, [r3, #0]
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80051d6:	687b      	ldr	r3, [r7, #4]
 80051d8:	9300      	str	r3, [sp, #0]
 80051da:	68bb      	ldr	r3, [r7, #8]
 80051dc:	2200      	movs	r2, #0
 80051de:	2180      	movs	r1, #128	; 0x80
 80051e0:	68f8      	ldr	r0, [r7, #12]
 80051e2:	f7ff febd 	bl	8004f60 <SPI_WaitFlagStateUntilTimeout>
 80051e6:	4603      	mov	r3, r0
 80051e8:	2b00      	cmp	r3, #0
 80051ea:	d007      	beq.n	80051fc <SPI_EndRxTransaction+0x60>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80051ec:	68fb      	ldr	r3, [r7, #12]
 80051ee:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80051f0:	f043 0220 	orr.w	r2, r3, #32
 80051f4:	68fb      	ldr	r3, [r7, #12]
 80051f6:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 80051f8:	2303      	movs	r3, #3
 80051fa:	e023      	b.n	8005244 <SPI_EndRxTransaction+0xa8>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80051fc:	68fb      	ldr	r3, [r7, #12]
 80051fe:	685b      	ldr	r3, [r3, #4]
 8005200:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005204:	d11d      	bne.n	8005242 <SPI_EndRxTransaction+0xa6>
 8005206:	68fb      	ldr	r3, [r7, #12]
 8005208:	689b      	ldr	r3, [r3, #8]
 800520a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800520e:	d004      	beq.n	800521a <SPI_EndRxTransaction+0x7e>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005210:	68fb      	ldr	r3, [r7, #12]
 8005212:	689b      	ldr	r3, [r3, #8]
 8005214:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005218:	d113      	bne.n	8005242 <SPI_EndRxTransaction+0xa6>
  {
    /* Empty the FRLVL fifo */
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800521a:	687b      	ldr	r3, [r7, #4]
 800521c:	9300      	str	r3, [sp, #0]
 800521e:	68bb      	ldr	r3, [r7, #8]
 8005220:	2200      	movs	r2, #0
 8005222:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 8005226:	68f8      	ldr	r0, [r7, #12]
 8005228:	f7ff ff22 	bl	8005070 <SPI_WaitFifoStateUntilTimeout>
 800522c:	4603      	mov	r3, r0
 800522e:	2b00      	cmp	r3, #0
 8005230:	d007      	beq.n	8005242 <SPI_EndRxTransaction+0xa6>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005232:	68fb      	ldr	r3, [r7, #12]
 8005234:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005236:	f043 0220 	orr.w	r2, r3, #32
 800523a:	68fb      	ldr	r3, [r7, #12]
 800523c:	661a      	str	r2, [r3, #96]	; 0x60
      return HAL_TIMEOUT;
 800523e:	2303      	movs	r3, #3
 8005240:	e000      	b.n	8005244 <SPI_EndRxTransaction+0xa8>
    }
  }
  return HAL_OK;
 8005242:	2300      	movs	r3, #0
}
 8005244:	4618      	mov	r0, r3
 8005246:	3710      	adds	r7, #16
 8005248:	46bd      	mov	sp, r7
 800524a:	bd80      	pop	{r7, pc}

0800524c <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800524c:	b580      	push	{r7, lr}
 800524e:	b086      	sub	sp, #24
 8005250:	af02      	add	r7, sp, #8
 8005252:	60f8      	str	r0, [r7, #12]
 8005254:	60b9      	str	r1, [r7, #8]
 8005256:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8005258:	687b      	ldr	r3, [r7, #4]
 800525a:	9300      	str	r3, [sp, #0]
 800525c:	68bb      	ldr	r3, [r7, #8]
 800525e:	2200      	movs	r2, #0
 8005260:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
 8005264:	68f8      	ldr	r0, [r7, #12]
 8005266:	f7ff ff03 	bl	8005070 <SPI_WaitFifoStateUntilTimeout>
 800526a:	4603      	mov	r3, r0
 800526c:	2b00      	cmp	r3, #0
 800526e:	d007      	beq.n	8005280 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005270:	68fb      	ldr	r3, [r7, #12]
 8005272:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005274:	f043 0220 	orr.w	r2, r3, #32
 8005278:	68fb      	ldr	r3, [r7, #12]
 800527a:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 800527c:	2303      	movs	r3, #3
 800527e:	e027      	b.n	80052d0 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8005280:	687b      	ldr	r3, [r7, #4]
 8005282:	9300      	str	r3, [sp, #0]
 8005284:	68bb      	ldr	r3, [r7, #8]
 8005286:	2200      	movs	r2, #0
 8005288:	2180      	movs	r1, #128	; 0x80
 800528a:	68f8      	ldr	r0, [r7, #12]
 800528c:	f7ff fe68 	bl	8004f60 <SPI_WaitFlagStateUntilTimeout>
 8005290:	4603      	mov	r3, r0
 8005292:	2b00      	cmp	r3, #0
 8005294:	d007      	beq.n	80052a6 <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005296:	68fb      	ldr	r3, [r7, #12]
 8005298:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800529a:	f043 0220 	orr.w	r2, r3, #32
 800529e:	68fb      	ldr	r3, [r7, #12]
 80052a0:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 80052a2:	2303      	movs	r3, #3
 80052a4:	e014      	b.n	80052d0 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80052a6:	687b      	ldr	r3, [r7, #4]
 80052a8:	9300      	str	r3, [sp, #0]
 80052aa:	68bb      	ldr	r3, [r7, #8]
 80052ac:	2200      	movs	r2, #0
 80052ae:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 80052b2:	68f8      	ldr	r0, [r7, #12]
 80052b4:	f7ff fedc 	bl	8005070 <SPI_WaitFifoStateUntilTimeout>
 80052b8:	4603      	mov	r3, r0
 80052ba:	2b00      	cmp	r3, #0
 80052bc:	d007      	beq.n	80052ce <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80052be:	68fb      	ldr	r3, [r7, #12]
 80052c0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80052c2:	f043 0220 	orr.w	r2, r3, #32
 80052c6:	68fb      	ldr	r3, [r7, #12]
 80052c8:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 80052ca:	2303      	movs	r3, #3
 80052cc:	e000      	b.n	80052d0 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 80052ce:	2300      	movs	r3, #0
}
 80052d0:	4618      	mov	r0, r3
 80052d2:	3710      	adds	r7, #16
 80052d4:	46bd      	mov	sp, r7
 80052d6:	bd80      	pop	{r7, pc}

080052d8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80052d8:	b580      	push	{r7, lr}
 80052da:	b082      	sub	sp, #8
 80052dc:	af00      	add	r7, sp, #0
 80052de:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80052e0:	687b      	ldr	r3, [r7, #4]
 80052e2:	2b00      	cmp	r3, #0
 80052e4:	d101      	bne.n	80052ea <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80052e6:	2301      	movs	r3, #1
 80052e8:	e049      	b.n	800537e <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80052ea:	687b      	ldr	r3, [r7, #4]
 80052ec:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80052f0:	b2db      	uxtb	r3, r3
 80052f2:	2b00      	cmp	r3, #0
 80052f4:	d106      	bne.n	8005304 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80052f6:	687b      	ldr	r3, [r7, #4]
 80052f8:	2200      	movs	r2, #0
 80052fa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80052fe:	6878      	ldr	r0, [r7, #4]
 8005300:	f7fc fcc4 	bl	8001c8c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005304:	687b      	ldr	r3, [r7, #4]
 8005306:	2202      	movs	r2, #2
 8005308:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800530c:	687b      	ldr	r3, [r7, #4]
 800530e:	681a      	ldr	r2, [r3, #0]
 8005310:	687b      	ldr	r3, [r7, #4]
 8005312:	3304      	adds	r3, #4
 8005314:	4619      	mov	r1, r3
 8005316:	4610      	mov	r0, r2
 8005318:	f000 f836 	bl	8005388 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800531c:	687b      	ldr	r3, [r7, #4]
 800531e:	2201      	movs	r2, #1
 8005320:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005324:	687b      	ldr	r3, [r7, #4]
 8005326:	2201      	movs	r2, #1
 8005328:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800532c:	687b      	ldr	r3, [r7, #4]
 800532e:	2201      	movs	r2, #1
 8005330:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005334:	687b      	ldr	r3, [r7, #4]
 8005336:	2201      	movs	r2, #1
 8005338:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800533c:	687b      	ldr	r3, [r7, #4]
 800533e:	2201      	movs	r2, #1
 8005340:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8005344:	687b      	ldr	r3, [r7, #4]
 8005346:	2201      	movs	r2, #1
 8005348:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800534c:	687b      	ldr	r3, [r7, #4]
 800534e:	2201      	movs	r2, #1
 8005350:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005354:	687b      	ldr	r3, [r7, #4]
 8005356:	2201      	movs	r2, #1
 8005358:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800535c:	687b      	ldr	r3, [r7, #4]
 800535e:	2201      	movs	r2, #1
 8005360:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8005364:	687b      	ldr	r3, [r7, #4]
 8005366:	2201      	movs	r2, #1
 8005368:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 800536c:	687b      	ldr	r3, [r7, #4]
 800536e:	2201      	movs	r2, #1
 8005370:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005374:	687b      	ldr	r3, [r7, #4]
 8005376:	2201      	movs	r2, #1
 8005378:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800537c:	2300      	movs	r3, #0
}
 800537e:	4618      	mov	r0, r3
 8005380:	3708      	adds	r7, #8
 8005382:	46bd      	mov	sp, r7
 8005384:	bd80      	pop	{r7, pc}
	...

08005388 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8005388:	b480      	push	{r7}
 800538a:	b085      	sub	sp, #20
 800538c:	af00      	add	r7, sp, #0
 800538e:	6078      	str	r0, [r7, #4]
 8005390:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005392:	687b      	ldr	r3, [r7, #4]
 8005394:	681b      	ldr	r3, [r3, #0]
 8005396:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005398:	687b      	ldr	r3, [r7, #4]
 800539a:	4a32      	ldr	r2, [pc, #200]	; (8005464 <TIM_Base_SetConfig+0xdc>)
 800539c:	4293      	cmp	r3, r2
 800539e:	d007      	beq.n	80053b0 <TIM_Base_SetConfig+0x28>
 80053a0:	687b      	ldr	r3, [r7, #4]
 80053a2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80053a6:	d003      	beq.n	80053b0 <TIM_Base_SetConfig+0x28>
 80053a8:	687b      	ldr	r3, [r7, #4]
 80053aa:	4a2f      	ldr	r2, [pc, #188]	; (8005468 <TIM_Base_SetConfig+0xe0>)
 80053ac:	4293      	cmp	r3, r2
 80053ae:	d108      	bne.n	80053c2 <TIM_Base_SetConfig+0x3a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80053b0:	68fb      	ldr	r3, [r7, #12]
 80053b2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80053b6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80053b8:	683b      	ldr	r3, [r7, #0]
 80053ba:	685b      	ldr	r3, [r3, #4]
 80053bc:	68fa      	ldr	r2, [r7, #12]
 80053be:	4313      	orrs	r3, r2
 80053c0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80053c2:	687b      	ldr	r3, [r7, #4]
 80053c4:	4a27      	ldr	r2, [pc, #156]	; (8005464 <TIM_Base_SetConfig+0xdc>)
 80053c6:	4293      	cmp	r3, r2
 80053c8:	d013      	beq.n	80053f2 <TIM_Base_SetConfig+0x6a>
 80053ca:	687b      	ldr	r3, [r7, #4]
 80053cc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80053d0:	d00f      	beq.n	80053f2 <TIM_Base_SetConfig+0x6a>
 80053d2:	687b      	ldr	r3, [r7, #4]
 80053d4:	4a24      	ldr	r2, [pc, #144]	; (8005468 <TIM_Base_SetConfig+0xe0>)
 80053d6:	4293      	cmp	r3, r2
 80053d8:	d00b      	beq.n	80053f2 <TIM_Base_SetConfig+0x6a>
 80053da:	687b      	ldr	r3, [r7, #4]
 80053dc:	4a23      	ldr	r2, [pc, #140]	; (800546c <TIM_Base_SetConfig+0xe4>)
 80053de:	4293      	cmp	r3, r2
 80053e0:	d007      	beq.n	80053f2 <TIM_Base_SetConfig+0x6a>
 80053e2:	687b      	ldr	r3, [r7, #4]
 80053e4:	4a22      	ldr	r2, [pc, #136]	; (8005470 <TIM_Base_SetConfig+0xe8>)
 80053e6:	4293      	cmp	r3, r2
 80053e8:	d003      	beq.n	80053f2 <TIM_Base_SetConfig+0x6a>
 80053ea:	687b      	ldr	r3, [r7, #4]
 80053ec:	4a21      	ldr	r2, [pc, #132]	; (8005474 <TIM_Base_SetConfig+0xec>)
 80053ee:	4293      	cmp	r3, r2
 80053f0:	d108      	bne.n	8005404 <TIM_Base_SetConfig+0x7c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80053f2:	68fb      	ldr	r3, [r7, #12]
 80053f4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80053f8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80053fa:	683b      	ldr	r3, [r7, #0]
 80053fc:	68db      	ldr	r3, [r3, #12]
 80053fe:	68fa      	ldr	r2, [r7, #12]
 8005400:	4313      	orrs	r3, r2
 8005402:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005404:	68fb      	ldr	r3, [r7, #12]
 8005406:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800540a:	683b      	ldr	r3, [r7, #0]
 800540c:	695b      	ldr	r3, [r3, #20]
 800540e:	4313      	orrs	r3, r2
 8005410:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005412:	687b      	ldr	r3, [r7, #4]
 8005414:	68fa      	ldr	r2, [r7, #12]
 8005416:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005418:	683b      	ldr	r3, [r7, #0]
 800541a:	689a      	ldr	r2, [r3, #8]
 800541c:	687b      	ldr	r3, [r7, #4]
 800541e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005420:	683b      	ldr	r3, [r7, #0]
 8005422:	681a      	ldr	r2, [r3, #0]
 8005424:	687b      	ldr	r3, [r7, #4]
 8005426:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005428:	687b      	ldr	r3, [r7, #4]
 800542a:	4a0e      	ldr	r2, [pc, #56]	; (8005464 <TIM_Base_SetConfig+0xdc>)
 800542c:	4293      	cmp	r3, r2
 800542e:	d00b      	beq.n	8005448 <TIM_Base_SetConfig+0xc0>
 8005430:	687b      	ldr	r3, [r7, #4]
 8005432:	4a0e      	ldr	r2, [pc, #56]	; (800546c <TIM_Base_SetConfig+0xe4>)
 8005434:	4293      	cmp	r3, r2
 8005436:	d007      	beq.n	8005448 <TIM_Base_SetConfig+0xc0>
 8005438:	687b      	ldr	r3, [r7, #4]
 800543a:	4a0d      	ldr	r2, [pc, #52]	; (8005470 <TIM_Base_SetConfig+0xe8>)
 800543c:	4293      	cmp	r3, r2
 800543e:	d003      	beq.n	8005448 <TIM_Base_SetConfig+0xc0>
 8005440:	687b      	ldr	r3, [r7, #4]
 8005442:	4a0c      	ldr	r2, [pc, #48]	; (8005474 <TIM_Base_SetConfig+0xec>)
 8005444:	4293      	cmp	r3, r2
 8005446:	d103      	bne.n	8005450 <TIM_Base_SetConfig+0xc8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005448:	683b      	ldr	r3, [r7, #0]
 800544a:	691a      	ldr	r2, [r3, #16]
 800544c:	687b      	ldr	r3, [r7, #4]
 800544e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005450:	687b      	ldr	r3, [r7, #4]
 8005452:	2201      	movs	r2, #1
 8005454:	615a      	str	r2, [r3, #20]
}
 8005456:	bf00      	nop
 8005458:	3714      	adds	r7, #20
 800545a:	46bd      	mov	sp, r7
 800545c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005460:	4770      	bx	lr
 8005462:	bf00      	nop
 8005464:	40012c00 	.word	0x40012c00
 8005468:	40000400 	.word	0x40000400
 800546c:	40014000 	.word	0x40014000
 8005470:	40014400 	.word	0x40014400
 8005474:	40014800 	.word	0x40014800

08005478 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005478:	b480      	push	{r7}
 800547a:	b085      	sub	sp, #20
 800547c:	af00      	add	r7, sp, #0
 800547e:	6078      	str	r0, [r7, #4]
 8005480:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005482:	687b      	ldr	r3, [r7, #4]
 8005484:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005488:	2b01      	cmp	r3, #1
 800548a:	d101      	bne.n	8005490 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800548c:	2302      	movs	r3, #2
 800548e:	e054      	b.n	800553a <HAL_TIMEx_MasterConfigSynchronization+0xc2>
 8005490:	687b      	ldr	r3, [r7, #4]
 8005492:	2201      	movs	r2, #1
 8005494:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005498:	687b      	ldr	r3, [r7, #4]
 800549a:	2202      	movs	r2, #2
 800549c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80054a0:	687b      	ldr	r3, [r7, #4]
 80054a2:	681b      	ldr	r3, [r3, #0]
 80054a4:	685b      	ldr	r3, [r3, #4]
 80054a6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80054a8:	687b      	ldr	r3, [r7, #4]
 80054aa:	681b      	ldr	r3, [r3, #0]
 80054ac:	689b      	ldr	r3, [r3, #8]
 80054ae:	60bb      	str	r3, [r7, #8]

#if defined(TIM_CR2_MMS2)
  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80054b0:	687b      	ldr	r3, [r7, #4]
 80054b2:	681b      	ldr	r3, [r3, #0]
 80054b4:	4a24      	ldr	r2, [pc, #144]	; (8005548 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 80054b6:	4293      	cmp	r3, r2
 80054b8:	d108      	bne.n	80054cc <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 80054ba:	68fb      	ldr	r3, [r7, #12]
 80054bc:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 80054c0:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80054c2:	683b      	ldr	r3, [r7, #0]
 80054c4:	685b      	ldr	r3, [r3, #4]
 80054c6:	68fa      	ldr	r2, [r7, #12]
 80054c8:	4313      	orrs	r3, r2
 80054ca:	60fb      	str	r3, [r7, #12]
  }
#endif /* TIM_CR2_MMS2 */

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80054cc:	68fb      	ldr	r3, [r7, #12]
 80054ce:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80054d2:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80054d4:	683b      	ldr	r3, [r7, #0]
 80054d6:	681b      	ldr	r3, [r3, #0]
 80054d8:	68fa      	ldr	r2, [r7, #12]
 80054da:	4313      	orrs	r3, r2
 80054dc:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80054de:	687b      	ldr	r3, [r7, #4]
 80054e0:	681b      	ldr	r3, [r3, #0]
 80054e2:	68fa      	ldr	r2, [r7, #12]
 80054e4:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80054e6:	687b      	ldr	r3, [r7, #4]
 80054e8:	681b      	ldr	r3, [r3, #0]
 80054ea:	4a17      	ldr	r2, [pc, #92]	; (8005548 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 80054ec:	4293      	cmp	r3, r2
 80054ee:	d00e      	beq.n	800550e <HAL_TIMEx_MasterConfigSynchronization+0x96>
 80054f0:	687b      	ldr	r3, [r7, #4]
 80054f2:	681b      	ldr	r3, [r3, #0]
 80054f4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80054f8:	d009      	beq.n	800550e <HAL_TIMEx_MasterConfigSynchronization+0x96>
 80054fa:	687b      	ldr	r3, [r7, #4]
 80054fc:	681b      	ldr	r3, [r3, #0]
 80054fe:	4a13      	ldr	r2, [pc, #76]	; (800554c <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8005500:	4293      	cmp	r3, r2
 8005502:	d004      	beq.n	800550e <HAL_TIMEx_MasterConfigSynchronization+0x96>
 8005504:	687b      	ldr	r3, [r7, #4]
 8005506:	681b      	ldr	r3, [r3, #0]
 8005508:	4a11      	ldr	r2, [pc, #68]	; (8005550 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 800550a:	4293      	cmp	r3, r2
 800550c:	d10c      	bne.n	8005528 <HAL_TIMEx_MasterConfigSynchronization+0xb0>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800550e:	68bb      	ldr	r3, [r7, #8]
 8005510:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005514:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005516:	683b      	ldr	r3, [r7, #0]
 8005518:	689b      	ldr	r3, [r3, #8]
 800551a:	68ba      	ldr	r2, [r7, #8]
 800551c:	4313      	orrs	r3, r2
 800551e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005520:	687b      	ldr	r3, [r7, #4]
 8005522:	681b      	ldr	r3, [r3, #0]
 8005524:	68ba      	ldr	r2, [r7, #8]
 8005526:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005528:	687b      	ldr	r3, [r7, #4]
 800552a:	2201      	movs	r2, #1
 800552c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005530:	687b      	ldr	r3, [r7, #4]
 8005532:	2200      	movs	r2, #0
 8005534:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005538:	2300      	movs	r3, #0
}
 800553a:	4618      	mov	r0, r3
 800553c:	3714      	adds	r7, #20
 800553e:	46bd      	mov	sp, r7
 8005540:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005544:	4770      	bx	lr
 8005546:	bf00      	nop
 8005548:	40012c00 	.word	0x40012c00
 800554c:	40000400 	.word	0x40000400
 8005550:	40014000 	.word	0x40014000

08005554 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005554:	b580      	push	{r7, lr}
 8005556:	b082      	sub	sp, #8
 8005558:	af00      	add	r7, sp, #0
 800555a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800555c:	687b      	ldr	r3, [r7, #4]
 800555e:	2b00      	cmp	r3, #0
 8005560:	d101      	bne.n	8005566 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005562:	2301      	movs	r3, #1
 8005564:	e040      	b.n	80055e8 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8005566:	687b      	ldr	r3, [r7, #4]
 8005568:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800556a:	2b00      	cmp	r3, #0
 800556c:	d106      	bne.n	800557c <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800556e:	687b      	ldr	r3, [r7, #4]
 8005570:	2200      	movs	r2, #0
 8005572:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005576:	6878      	ldr	r0, [r7, #4]
 8005578:	f7fc fbd8 	bl	8001d2c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800557c:	687b      	ldr	r3, [r7, #4]
 800557e:	2224      	movs	r2, #36	; 0x24
 8005580:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 8005582:	687b      	ldr	r3, [r7, #4]
 8005584:	681b      	ldr	r3, [r3, #0]
 8005586:	681a      	ldr	r2, [r3, #0]
 8005588:	687b      	ldr	r3, [r7, #4]
 800558a:	681b      	ldr	r3, [r3, #0]
 800558c:	f022 0201 	bic.w	r2, r2, #1
 8005590:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8005592:	6878      	ldr	r0, [r7, #4]
 8005594:	f000 f8c0 	bl	8005718 <UART_SetConfig>
 8005598:	4603      	mov	r3, r0
 800559a:	2b01      	cmp	r3, #1
 800559c:	d101      	bne.n	80055a2 <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 800559e:	2301      	movs	r3, #1
 80055a0:	e022      	b.n	80055e8 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80055a2:	687b      	ldr	r3, [r7, #4]
 80055a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80055a6:	2b00      	cmp	r3, #0
 80055a8:	d002      	beq.n	80055b0 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 80055aa:	6878      	ldr	r0, [r7, #4]
 80055ac:	f000 f9ea 	bl	8005984 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80055b0:	687b      	ldr	r3, [r7, #4]
 80055b2:	681b      	ldr	r3, [r3, #0]
 80055b4:	685a      	ldr	r2, [r3, #4]
 80055b6:	687b      	ldr	r3, [r7, #4]
 80055b8:	681b      	ldr	r3, [r3, #0]
 80055ba:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80055be:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80055c0:	687b      	ldr	r3, [r7, #4]
 80055c2:	681b      	ldr	r3, [r3, #0]
 80055c4:	689a      	ldr	r2, [r3, #8]
 80055c6:	687b      	ldr	r3, [r7, #4]
 80055c8:	681b      	ldr	r3, [r3, #0]
 80055ca:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80055ce:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80055d0:	687b      	ldr	r3, [r7, #4]
 80055d2:	681b      	ldr	r3, [r3, #0]
 80055d4:	681a      	ldr	r2, [r3, #0]
 80055d6:	687b      	ldr	r3, [r7, #4]
 80055d8:	681b      	ldr	r3, [r3, #0]
 80055da:	f042 0201 	orr.w	r2, r2, #1
 80055de:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80055e0:	6878      	ldr	r0, [r7, #4]
 80055e2:	f000 fa71 	bl	8005ac8 <UART_CheckIdleState>
 80055e6:	4603      	mov	r3, r0
}
 80055e8:	4618      	mov	r0, r3
 80055ea:	3708      	adds	r7, #8
 80055ec:	46bd      	mov	sp, r7
 80055ee:	bd80      	pop	{r7, pc}

080055f0 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80055f0:	b580      	push	{r7, lr}
 80055f2:	b08a      	sub	sp, #40	; 0x28
 80055f4:	af02      	add	r7, sp, #8
 80055f6:	60f8      	str	r0, [r7, #12]
 80055f8:	60b9      	str	r1, [r7, #8]
 80055fa:	603b      	str	r3, [r7, #0]
 80055fc:	4613      	mov	r3, r2
 80055fe:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005600:	68fb      	ldr	r3, [r7, #12]
 8005602:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8005604:	2b20      	cmp	r3, #32
 8005606:	f040 8082 	bne.w	800570e <HAL_UART_Transmit+0x11e>
  {
    if ((pData == NULL) || (Size == 0U))
 800560a:	68bb      	ldr	r3, [r7, #8]
 800560c:	2b00      	cmp	r3, #0
 800560e:	d002      	beq.n	8005616 <HAL_UART_Transmit+0x26>
 8005610:	88fb      	ldrh	r3, [r7, #6]
 8005612:	2b00      	cmp	r3, #0
 8005614:	d101      	bne.n	800561a <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8005616:	2301      	movs	r3, #1
 8005618:	e07a      	b.n	8005710 <HAL_UART_Transmit+0x120>
    }

    __HAL_LOCK(huart);
 800561a:	68fb      	ldr	r3, [r7, #12]
 800561c:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 8005620:	2b01      	cmp	r3, #1
 8005622:	d101      	bne.n	8005628 <HAL_UART_Transmit+0x38>
 8005624:	2302      	movs	r3, #2
 8005626:	e073      	b.n	8005710 <HAL_UART_Transmit+0x120>
 8005628:	68fb      	ldr	r3, [r7, #12]
 800562a:	2201      	movs	r2, #1
 800562c:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005630:	68fb      	ldr	r3, [r7, #12]
 8005632:	2200      	movs	r2, #0
 8005634:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005638:	68fb      	ldr	r3, [r7, #12]
 800563a:	2221      	movs	r2, #33	; 0x21
 800563c:	679a      	str	r2, [r3, #120]	; 0x78

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800563e:	f7fc fc3d 	bl	8001ebc <HAL_GetTick>
 8005642:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8005644:	68fb      	ldr	r3, [r7, #12]
 8005646:	88fa      	ldrh	r2, [r7, #6]
 8005648:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 800564c:	68fb      	ldr	r3, [r7, #12]
 800564e:	88fa      	ldrh	r2, [r7, #6]
 8005650:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005654:	68fb      	ldr	r3, [r7, #12]
 8005656:	689b      	ldr	r3, [r3, #8]
 8005658:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800565c:	d108      	bne.n	8005670 <HAL_UART_Transmit+0x80>
 800565e:	68fb      	ldr	r3, [r7, #12]
 8005660:	691b      	ldr	r3, [r3, #16]
 8005662:	2b00      	cmp	r3, #0
 8005664:	d104      	bne.n	8005670 <HAL_UART_Transmit+0x80>
    {
      pdata8bits  = NULL;
 8005666:	2300      	movs	r3, #0
 8005668:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 800566a:	68bb      	ldr	r3, [r7, #8]
 800566c:	61bb      	str	r3, [r7, #24]
 800566e:	e003      	b.n	8005678 <HAL_UART_Transmit+0x88>
    }
    else
    {
      pdata8bits  = pData;
 8005670:	68bb      	ldr	r3, [r7, #8]
 8005672:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005674:	2300      	movs	r3, #0
 8005676:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8005678:	68fb      	ldr	r3, [r7, #12]
 800567a:	2200      	movs	r2, #0
 800567c:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    while (huart->TxXferCount > 0U)
 8005680:	e02d      	b.n	80056de <HAL_UART_Transmit+0xee>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005682:	683b      	ldr	r3, [r7, #0]
 8005684:	9300      	str	r3, [sp, #0]
 8005686:	697b      	ldr	r3, [r7, #20]
 8005688:	2200      	movs	r2, #0
 800568a:	2180      	movs	r1, #128	; 0x80
 800568c:	68f8      	ldr	r0, [r7, #12]
 800568e:	f000 fa64 	bl	8005b5a <UART_WaitOnFlagUntilTimeout>
 8005692:	4603      	mov	r3, r0
 8005694:	2b00      	cmp	r3, #0
 8005696:	d001      	beq.n	800569c <HAL_UART_Transmit+0xac>
      {
        return HAL_TIMEOUT;
 8005698:	2303      	movs	r3, #3
 800569a:	e039      	b.n	8005710 <HAL_UART_Transmit+0x120>
      }
      if (pdata8bits == NULL)
 800569c:	69fb      	ldr	r3, [r7, #28]
 800569e:	2b00      	cmp	r3, #0
 80056a0:	d10b      	bne.n	80056ba <HAL_UART_Transmit+0xca>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80056a2:	69bb      	ldr	r3, [r7, #24]
 80056a4:	881a      	ldrh	r2, [r3, #0]
 80056a6:	68fb      	ldr	r3, [r7, #12]
 80056a8:	681b      	ldr	r3, [r3, #0]
 80056aa:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80056ae:	b292      	uxth	r2, r2
 80056b0:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 80056b2:	69bb      	ldr	r3, [r7, #24]
 80056b4:	3302      	adds	r3, #2
 80056b6:	61bb      	str	r3, [r7, #24]
 80056b8:	e008      	b.n	80056cc <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80056ba:	69fb      	ldr	r3, [r7, #28]
 80056bc:	781a      	ldrb	r2, [r3, #0]
 80056be:	68fb      	ldr	r3, [r7, #12]
 80056c0:	681b      	ldr	r3, [r3, #0]
 80056c2:	b292      	uxth	r2, r2
 80056c4:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 80056c6:	69fb      	ldr	r3, [r7, #28]
 80056c8:	3301      	adds	r3, #1
 80056ca:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80056cc:	68fb      	ldr	r3, [r7, #12]
 80056ce:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 80056d2:	b29b      	uxth	r3, r3
 80056d4:	3b01      	subs	r3, #1
 80056d6:	b29a      	uxth	r2, r3
 80056d8:	68fb      	ldr	r3, [r7, #12]
 80056da:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 80056de:	68fb      	ldr	r3, [r7, #12]
 80056e0:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 80056e4:	b29b      	uxth	r3, r3
 80056e6:	2b00      	cmp	r3, #0
 80056e8:	d1cb      	bne.n	8005682 <HAL_UART_Transmit+0x92>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80056ea:	683b      	ldr	r3, [r7, #0]
 80056ec:	9300      	str	r3, [sp, #0]
 80056ee:	697b      	ldr	r3, [r7, #20]
 80056f0:	2200      	movs	r2, #0
 80056f2:	2140      	movs	r1, #64	; 0x40
 80056f4:	68f8      	ldr	r0, [r7, #12]
 80056f6:	f000 fa30 	bl	8005b5a <UART_WaitOnFlagUntilTimeout>
 80056fa:	4603      	mov	r3, r0
 80056fc:	2b00      	cmp	r3, #0
 80056fe:	d001      	beq.n	8005704 <HAL_UART_Transmit+0x114>
    {
      return HAL_TIMEOUT;
 8005700:	2303      	movs	r3, #3
 8005702:	e005      	b.n	8005710 <HAL_UART_Transmit+0x120>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005704:	68fb      	ldr	r3, [r7, #12]
 8005706:	2220      	movs	r2, #32
 8005708:	679a      	str	r2, [r3, #120]	; 0x78

    return HAL_OK;
 800570a:	2300      	movs	r3, #0
 800570c:	e000      	b.n	8005710 <HAL_UART_Transmit+0x120>
  }
  else
  {
    return HAL_BUSY;
 800570e:	2302      	movs	r3, #2
  }
}
 8005710:	4618      	mov	r0, r3
 8005712:	3720      	adds	r7, #32
 8005714:	46bd      	mov	sp, r7
 8005716:	bd80      	pop	{r7, pc}

08005718 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005718:	b580      	push	{r7, lr}
 800571a:	b088      	sub	sp, #32
 800571c:	af00      	add	r7, sp, #0
 800571e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8005720:	2300      	movs	r3, #0
 8005722:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8005724:	687b      	ldr	r3, [r7, #4]
 8005726:	689a      	ldr	r2, [r3, #8]
 8005728:	687b      	ldr	r3, [r7, #4]
 800572a:	691b      	ldr	r3, [r3, #16]
 800572c:	431a      	orrs	r2, r3
 800572e:	687b      	ldr	r3, [r7, #4]
 8005730:	695b      	ldr	r3, [r3, #20]
 8005732:	431a      	orrs	r2, r3
 8005734:	687b      	ldr	r3, [r7, #4]
 8005736:	69db      	ldr	r3, [r3, #28]
 8005738:	4313      	orrs	r3, r2
 800573a:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800573c:	687b      	ldr	r3, [r7, #4]
 800573e:	681b      	ldr	r3, [r3, #0]
 8005740:	681a      	ldr	r2, [r3, #0]
 8005742:	4b8a      	ldr	r3, [pc, #552]	; (800596c <UART_SetConfig+0x254>)
 8005744:	4013      	ands	r3, r2
 8005746:	687a      	ldr	r2, [r7, #4]
 8005748:	6812      	ldr	r2, [r2, #0]
 800574a:	6979      	ldr	r1, [r7, #20]
 800574c:	430b      	orrs	r3, r1
 800574e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005750:	687b      	ldr	r3, [r7, #4]
 8005752:	681b      	ldr	r3, [r3, #0]
 8005754:	685b      	ldr	r3, [r3, #4]
 8005756:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800575a:	687b      	ldr	r3, [r7, #4]
 800575c:	68da      	ldr	r2, [r3, #12]
 800575e:	687b      	ldr	r3, [r7, #4]
 8005760:	681b      	ldr	r3, [r3, #0]
 8005762:	430a      	orrs	r2, r1
 8005764:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8005766:	687b      	ldr	r3, [r7, #4]
 8005768:	699b      	ldr	r3, [r3, #24]
 800576a:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 800576c:	687b      	ldr	r3, [r7, #4]
 800576e:	6a1b      	ldr	r3, [r3, #32]
 8005770:	697a      	ldr	r2, [r7, #20]
 8005772:	4313      	orrs	r3, r2
 8005774:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8005776:	687b      	ldr	r3, [r7, #4]
 8005778:	681b      	ldr	r3, [r3, #0]
 800577a:	689b      	ldr	r3, [r3, #8]
 800577c:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8005780:	687b      	ldr	r3, [r7, #4]
 8005782:	681b      	ldr	r3, [r3, #0]
 8005784:	697a      	ldr	r2, [r7, #20]
 8005786:	430a      	orrs	r2, r1
 8005788:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800578a:	687b      	ldr	r3, [r7, #4]
 800578c:	681b      	ldr	r3, [r3, #0]
 800578e:	4a78      	ldr	r2, [pc, #480]	; (8005970 <UART_SetConfig+0x258>)
 8005790:	4293      	cmp	r3, r2
 8005792:	d120      	bne.n	80057d6 <UART_SetConfig+0xbe>
 8005794:	4b77      	ldr	r3, [pc, #476]	; (8005974 <UART_SetConfig+0x25c>)
 8005796:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005798:	f003 0303 	and.w	r3, r3, #3
 800579c:	2b03      	cmp	r3, #3
 800579e:	d817      	bhi.n	80057d0 <UART_SetConfig+0xb8>
 80057a0:	a201      	add	r2, pc, #4	; (adr r2, 80057a8 <UART_SetConfig+0x90>)
 80057a2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80057a6:	bf00      	nop
 80057a8:	080057b9 	.word	0x080057b9
 80057ac:	080057c5 	.word	0x080057c5
 80057b0:	080057cb 	.word	0x080057cb
 80057b4:	080057bf 	.word	0x080057bf
 80057b8:	2300      	movs	r3, #0
 80057ba:	77fb      	strb	r3, [r7, #31]
 80057bc:	e01d      	b.n	80057fa <UART_SetConfig+0xe2>
 80057be:	2302      	movs	r3, #2
 80057c0:	77fb      	strb	r3, [r7, #31]
 80057c2:	e01a      	b.n	80057fa <UART_SetConfig+0xe2>
 80057c4:	2304      	movs	r3, #4
 80057c6:	77fb      	strb	r3, [r7, #31]
 80057c8:	e017      	b.n	80057fa <UART_SetConfig+0xe2>
 80057ca:	2308      	movs	r3, #8
 80057cc:	77fb      	strb	r3, [r7, #31]
 80057ce:	e014      	b.n	80057fa <UART_SetConfig+0xe2>
 80057d0:	2310      	movs	r3, #16
 80057d2:	77fb      	strb	r3, [r7, #31]
 80057d4:	e011      	b.n	80057fa <UART_SetConfig+0xe2>
 80057d6:	687b      	ldr	r3, [r7, #4]
 80057d8:	681b      	ldr	r3, [r3, #0]
 80057da:	4a67      	ldr	r2, [pc, #412]	; (8005978 <UART_SetConfig+0x260>)
 80057dc:	4293      	cmp	r3, r2
 80057de:	d102      	bne.n	80057e6 <UART_SetConfig+0xce>
 80057e0:	2300      	movs	r3, #0
 80057e2:	77fb      	strb	r3, [r7, #31]
 80057e4:	e009      	b.n	80057fa <UART_SetConfig+0xe2>
 80057e6:	687b      	ldr	r3, [r7, #4]
 80057e8:	681b      	ldr	r3, [r3, #0]
 80057ea:	4a64      	ldr	r2, [pc, #400]	; (800597c <UART_SetConfig+0x264>)
 80057ec:	4293      	cmp	r3, r2
 80057ee:	d102      	bne.n	80057f6 <UART_SetConfig+0xde>
 80057f0:	2300      	movs	r3, #0
 80057f2:	77fb      	strb	r3, [r7, #31]
 80057f4:	e001      	b.n	80057fa <UART_SetConfig+0xe2>
 80057f6:	2310      	movs	r3, #16
 80057f8:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80057fa:	687b      	ldr	r3, [r7, #4]
 80057fc:	69db      	ldr	r3, [r3, #28]
 80057fe:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005802:	d15b      	bne.n	80058bc <UART_SetConfig+0x1a4>
  {
    switch (clocksource)
 8005804:	7ffb      	ldrb	r3, [r7, #31]
 8005806:	2b08      	cmp	r3, #8
 8005808:	d827      	bhi.n	800585a <UART_SetConfig+0x142>
 800580a:	a201      	add	r2, pc, #4	; (adr r2, 8005810 <UART_SetConfig+0xf8>)
 800580c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005810:	08005835 	.word	0x08005835
 8005814:	0800583d 	.word	0x0800583d
 8005818:	08005845 	.word	0x08005845
 800581c:	0800585b 	.word	0x0800585b
 8005820:	0800584b 	.word	0x0800584b
 8005824:	0800585b 	.word	0x0800585b
 8005828:	0800585b 	.word	0x0800585b
 800582c:	0800585b 	.word	0x0800585b
 8005830:	08005853 	.word	0x08005853
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005834:	f7fe fcd6 	bl	80041e4 <HAL_RCC_GetPCLK1Freq>
 8005838:	61b8      	str	r0, [r7, #24]
        break;
 800583a:	e013      	b.n	8005864 <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800583c:	f7fe fcf4 	bl	8004228 <HAL_RCC_GetPCLK2Freq>
 8005840:	61b8      	str	r0, [r7, #24]
        break;
 8005842:	e00f      	b.n	8005864 <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005844:	4b4e      	ldr	r3, [pc, #312]	; (8005980 <UART_SetConfig+0x268>)
 8005846:	61bb      	str	r3, [r7, #24]
        break;
 8005848:	e00c      	b.n	8005864 <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800584a:	f7fe fc55 	bl	80040f8 <HAL_RCC_GetSysClockFreq>
 800584e:	61b8      	str	r0, [r7, #24]
        break;
 8005850:	e008      	b.n	8005864 <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005852:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005856:	61bb      	str	r3, [r7, #24]
        break;
 8005858:	e004      	b.n	8005864 <UART_SetConfig+0x14c>
      default:
        pclk = 0U;
 800585a:	2300      	movs	r3, #0
 800585c:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800585e:	2301      	movs	r3, #1
 8005860:	77bb      	strb	r3, [r7, #30]
        break;
 8005862:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8005864:	69bb      	ldr	r3, [r7, #24]
 8005866:	2b00      	cmp	r3, #0
 8005868:	d074      	beq.n	8005954 <UART_SetConfig+0x23c>
    {
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800586a:	69bb      	ldr	r3, [r7, #24]
 800586c:	005a      	lsls	r2, r3, #1
 800586e:	687b      	ldr	r3, [r7, #4]
 8005870:	685b      	ldr	r3, [r3, #4]
 8005872:	085b      	lsrs	r3, r3, #1
 8005874:	441a      	add	r2, r3
 8005876:	687b      	ldr	r3, [r7, #4]
 8005878:	685b      	ldr	r3, [r3, #4]
 800587a:	fbb2 f3f3 	udiv	r3, r2, r3
 800587e:	b29b      	uxth	r3, r3
 8005880:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005882:	693b      	ldr	r3, [r7, #16]
 8005884:	2b0f      	cmp	r3, #15
 8005886:	d916      	bls.n	80058b6 <UART_SetConfig+0x19e>
 8005888:	693b      	ldr	r3, [r7, #16]
 800588a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800588e:	d212      	bcs.n	80058b6 <UART_SetConfig+0x19e>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8005890:	693b      	ldr	r3, [r7, #16]
 8005892:	b29b      	uxth	r3, r3
 8005894:	f023 030f 	bic.w	r3, r3, #15
 8005898:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800589a:	693b      	ldr	r3, [r7, #16]
 800589c:	085b      	lsrs	r3, r3, #1
 800589e:	b29b      	uxth	r3, r3
 80058a0:	f003 0307 	and.w	r3, r3, #7
 80058a4:	b29a      	uxth	r2, r3
 80058a6:	89fb      	ldrh	r3, [r7, #14]
 80058a8:	4313      	orrs	r3, r2
 80058aa:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 80058ac:	687b      	ldr	r3, [r7, #4]
 80058ae:	681b      	ldr	r3, [r3, #0]
 80058b0:	89fa      	ldrh	r2, [r7, #14]
 80058b2:	60da      	str	r2, [r3, #12]
 80058b4:	e04e      	b.n	8005954 <UART_SetConfig+0x23c>
      }
      else
      {
        ret = HAL_ERROR;
 80058b6:	2301      	movs	r3, #1
 80058b8:	77bb      	strb	r3, [r7, #30]
 80058ba:	e04b      	b.n	8005954 <UART_SetConfig+0x23c>
      }
    }
  }
  else
  {
    switch (clocksource)
 80058bc:	7ffb      	ldrb	r3, [r7, #31]
 80058be:	2b08      	cmp	r3, #8
 80058c0:	d827      	bhi.n	8005912 <UART_SetConfig+0x1fa>
 80058c2:	a201      	add	r2, pc, #4	; (adr r2, 80058c8 <UART_SetConfig+0x1b0>)
 80058c4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80058c8:	080058ed 	.word	0x080058ed
 80058cc:	080058f5 	.word	0x080058f5
 80058d0:	080058fd 	.word	0x080058fd
 80058d4:	08005913 	.word	0x08005913
 80058d8:	08005903 	.word	0x08005903
 80058dc:	08005913 	.word	0x08005913
 80058e0:	08005913 	.word	0x08005913
 80058e4:	08005913 	.word	0x08005913
 80058e8:	0800590b 	.word	0x0800590b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80058ec:	f7fe fc7a 	bl	80041e4 <HAL_RCC_GetPCLK1Freq>
 80058f0:	61b8      	str	r0, [r7, #24]
        break;
 80058f2:	e013      	b.n	800591c <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80058f4:	f7fe fc98 	bl	8004228 <HAL_RCC_GetPCLK2Freq>
 80058f8:	61b8      	str	r0, [r7, #24]
        break;
 80058fa:	e00f      	b.n	800591c <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80058fc:	4b20      	ldr	r3, [pc, #128]	; (8005980 <UART_SetConfig+0x268>)
 80058fe:	61bb      	str	r3, [r7, #24]
        break;
 8005900:	e00c      	b.n	800591c <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005902:	f7fe fbf9 	bl	80040f8 <HAL_RCC_GetSysClockFreq>
 8005906:	61b8      	str	r0, [r7, #24]
        break;
 8005908:	e008      	b.n	800591c <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800590a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800590e:	61bb      	str	r3, [r7, #24]
        break;
 8005910:	e004      	b.n	800591c <UART_SetConfig+0x204>
      default:
        pclk = 0U;
 8005912:	2300      	movs	r3, #0
 8005914:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8005916:	2301      	movs	r3, #1
 8005918:	77bb      	strb	r3, [r7, #30]
        break;
 800591a:	bf00      	nop
    }

    if (pclk != 0U)
 800591c:	69bb      	ldr	r3, [r7, #24]
 800591e:	2b00      	cmp	r3, #0
 8005920:	d018      	beq.n	8005954 <UART_SetConfig+0x23c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8005922:	687b      	ldr	r3, [r7, #4]
 8005924:	685b      	ldr	r3, [r3, #4]
 8005926:	085a      	lsrs	r2, r3, #1
 8005928:	69bb      	ldr	r3, [r7, #24]
 800592a:	441a      	add	r2, r3
 800592c:	687b      	ldr	r3, [r7, #4]
 800592e:	685b      	ldr	r3, [r3, #4]
 8005930:	fbb2 f3f3 	udiv	r3, r2, r3
 8005934:	b29b      	uxth	r3, r3
 8005936:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005938:	693b      	ldr	r3, [r7, #16]
 800593a:	2b0f      	cmp	r3, #15
 800593c:	d908      	bls.n	8005950 <UART_SetConfig+0x238>
 800593e:	693b      	ldr	r3, [r7, #16]
 8005940:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005944:	d204      	bcs.n	8005950 <UART_SetConfig+0x238>
      {
        huart->Instance->BRR = usartdiv;
 8005946:	687b      	ldr	r3, [r7, #4]
 8005948:	681b      	ldr	r3, [r3, #0]
 800594a:	693a      	ldr	r2, [r7, #16]
 800594c:	60da      	str	r2, [r3, #12]
 800594e:	e001      	b.n	8005954 <UART_SetConfig+0x23c>
      }
      else
      {
        ret = HAL_ERROR;
 8005950:	2301      	movs	r3, #1
 8005952:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8005954:	687b      	ldr	r3, [r7, #4]
 8005956:	2200      	movs	r2, #0
 8005958:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 800595a:	687b      	ldr	r3, [r7, #4]
 800595c:	2200      	movs	r2, #0
 800595e:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 8005960:	7fbb      	ldrb	r3, [r7, #30]
}
 8005962:	4618      	mov	r0, r3
 8005964:	3720      	adds	r7, #32
 8005966:	46bd      	mov	sp, r7
 8005968:	bd80      	pop	{r7, pc}
 800596a:	bf00      	nop
 800596c:	efff69f3 	.word	0xefff69f3
 8005970:	40013800 	.word	0x40013800
 8005974:	40021000 	.word	0x40021000
 8005978:	40004400 	.word	0x40004400
 800597c:	40004800 	.word	0x40004800
 8005980:	007a1200 	.word	0x007a1200

08005984 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8005984:	b480      	push	{r7}
 8005986:	b083      	sub	sp, #12
 8005988:	af00      	add	r7, sp, #0
 800598a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800598c:	687b      	ldr	r3, [r7, #4]
 800598e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005990:	f003 0301 	and.w	r3, r3, #1
 8005994:	2b00      	cmp	r3, #0
 8005996:	d00a      	beq.n	80059ae <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8005998:	687b      	ldr	r3, [r7, #4]
 800599a:	681b      	ldr	r3, [r3, #0]
 800599c:	685b      	ldr	r3, [r3, #4]
 800599e:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 80059a2:	687b      	ldr	r3, [r7, #4]
 80059a4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80059a6:	687b      	ldr	r3, [r7, #4]
 80059a8:	681b      	ldr	r3, [r3, #0]
 80059aa:	430a      	orrs	r2, r1
 80059ac:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80059ae:	687b      	ldr	r3, [r7, #4]
 80059b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80059b2:	f003 0302 	and.w	r3, r3, #2
 80059b6:	2b00      	cmp	r3, #0
 80059b8:	d00a      	beq.n	80059d0 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80059ba:	687b      	ldr	r3, [r7, #4]
 80059bc:	681b      	ldr	r3, [r3, #0]
 80059be:	685b      	ldr	r3, [r3, #4]
 80059c0:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 80059c4:	687b      	ldr	r3, [r7, #4]
 80059c6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80059c8:	687b      	ldr	r3, [r7, #4]
 80059ca:	681b      	ldr	r3, [r3, #0]
 80059cc:	430a      	orrs	r2, r1
 80059ce:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80059d0:	687b      	ldr	r3, [r7, #4]
 80059d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80059d4:	f003 0304 	and.w	r3, r3, #4
 80059d8:	2b00      	cmp	r3, #0
 80059da:	d00a      	beq.n	80059f2 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80059dc:	687b      	ldr	r3, [r7, #4]
 80059de:	681b      	ldr	r3, [r3, #0]
 80059e0:	685b      	ldr	r3, [r3, #4]
 80059e2:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 80059e6:	687b      	ldr	r3, [r7, #4]
 80059e8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80059ea:	687b      	ldr	r3, [r7, #4]
 80059ec:	681b      	ldr	r3, [r3, #0]
 80059ee:	430a      	orrs	r2, r1
 80059f0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80059f2:	687b      	ldr	r3, [r7, #4]
 80059f4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80059f6:	f003 0308 	and.w	r3, r3, #8
 80059fa:	2b00      	cmp	r3, #0
 80059fc:	d00a      	beq.n	8005a14 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80059fe:	687b      	ldr	r3, [r7, #4]
 8005a00:	681b      	ldr	r3, [r3, #0]
 8005a02:	685b      	ldr	r3, [r3, #4]
 8005a04:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8005a08:	687b      	ldr	r3, [r7, #4]
 8005a0a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005a0c:	687b      	ldr	r3, [r7, #4]
 8005a0e:	681b      	ldr	r3, [r3, #0]
 8005a10:	430a      	orrs	r2, r1
 8005a12:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8005a14:	687b      	ldr	r3, [r7, #4]
 8005a16:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005a18:	f003 0310 	and.w	r3, r3, #16
 8005a1c:	2b00      	cmp	r3, #0
 8005a1e:	d00a      	beq.n	8005a36 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8005a20:	687b      	ldr	r3, [r7, #4]
 8005a22:	681b      	ldr	r3, [r3, #0]
 8005a24:	689b      	ldr	r3, [r3, #8]
 8005a26:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8005a2a:	687b      	ldr	r3, [r7, #4]
 8005a2c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005a2e:	687b      	ldr	r3, [r7, #4]
 8005a30:	681b      	ldr	r3, [r3, #0]
 8005a32:	430a      	orrs	r2, r1
 8005a34:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8005a36:	687b      	ldr	r3, [r7, #4]
 8005a38:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005a3a:	f003 0320 	and.w	r3, r3, #32
 8005a3e:	2b00      	cmp	r3, #0
 8005a40:	d00a      	beq.n	8005a58 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8005a42:	687b      	ldr	r3, [r7, #4]
 8005a44:	681b      	ldr	r3, [r3, #0]
 8005a46:	689b      	ldr	r3, [r3, #8]
 8005a48:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8005a4c:	687b      	ldr	r3, [r7, #4]
 8005a4e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8005a50:	687b      	ldr	r3, [r7, #4]
 8005a52:	681b      	ldr	r3, [r3, #0]
 8005a54:	430a      	orrs	r2, r1
 8005a56:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8005a58:	687b      	ldr	r3, [r7, #4]
 8005a5a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005a5c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005a60:	2b00      	cmp	r3, #0
 8005a62:	d01a      	beq.n	8005a9a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8005a64:	687b      	ldr	r3, [r7, #4]
 8005a66:	681b      	ldr	r3, [r3, #0]
 8005a68:	685b      	ldr	r3, [r3, #4]
 8005a6a:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8005a6e:	687b      	ldr	r3, [r7, #4]
 8005a70:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8005a72:	687b      	ldr	r3, [r7, #4]
 8005a74:	681b      	ldr	r3, [r3, #0]
 8005a76:	430a      	orrs	r2, r1
 8005a78:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8005a7a:	687b      	ldr	r3, [r7, #4]
 8005a7c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005a7e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8005a82:	d10a      	bne.n	8005a9a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8005a84:	687b      	ldr	r3, [r7, #4]
 8005a86:	681b      	ldr	r3, [r3, #0]
 8005a88:	685b      	ldr	r3, [r3, #4]
 8005a8a:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8005a8e:	687b      	ldr	r3, [r7, #4]
 8005a90:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005a92:	687b      	ldr	r3, [r7, #4]
 8005a94:	681b      	ldr	r3, [r3, #0]
 8005a96:	430a      	orrs	r2, r1
 8005a98:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8005a9a:	687b      	ldr	r3, [r7, #4]
 8005a9c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005a9e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005aa2:	2b00      	cmp	r3, #0
 8005aa4:	d00a      	beq.n	8005abc <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8005aa6:	687b      	ldr	r3, [r7, #4]
 8005aa8:	681b      	ldr	r3, [r3, #0]
 8005aaa:	685b      	ldr	r3, [r3, #4]
 8005aac:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8005ab0:	687b      	ldr	r3, [r7, #4]
 8005ab2:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8005ab4:	687b      	ldr	r3, [r7, #4]
 8005ab6:	681b      	ldr	r3, [r3, #0]
 8005ab8:	430a      	orrs	r2, r1
 8005aba:	605a      	str	r2, [r3, #4]
  }
}
 8005abc:	bf00      	nop
 8005abe:	370c      	adds	r7, #12
 8005ac0:	46bd      	mov	sp, r7
 8005ac2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ac6:	4770      	bx	lr

08005ac8 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8005ac8:	b580      	push	{r7, lr}
 8005aca:	b086      	sub	sp, #24
 8005acc:	af02      	add	r7, sp, #8
 8005ace:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005ad0:	687b      	ldr	r3, [r7, #4]
 8005ad2:	2200      	movs	r2, #0
 8005ad4:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8005ad8:	f7fc f9f0 	bl	8001ebc <HAL_GetTick>
 8005adc:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8005ade:	687b      	ldr	r3, [r7, #4]
 8005ae0:	681b      	ldr	r3, [r3, #0]
 8005ae2:	681b      	ldr	r3, [r3, #0]
 8005ae4:	f003 0308 	and.w	r3, r3, #8
 8005ae8:	2b08      	cmp	r3, #8
 8005aea:	d10e      	bne.n	8005b0a <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005aec:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8005af0:	9300      	str	r3, [sp, #0]
 8005af2:	68fb      	ldr	r3, [r7, #12]
 8005af4:	2200      	movs	r2, #0
 8005af6:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8005afa:	6878      	ldr	r0, [r7, #4]
 8005afc:	f000 f82d 	bl	8005b5a <UART_WaitOnFlagUntilTimeout>
 8005b00:	4603      	mov	r3, r0
 8005b02:	2b00      	cmp	r3, #0
 8005b04:	d001      	beq.n	8005b0a <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005b06:	2303      	movs	r3, #3
 8005b08:	e023      	b.n	8005b52 <UART_CheckIdleState+0x8a>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8005b0a:	687b      	ldr	r3, [r7, #4]
 8005b0c:	681b      	ldr	r3, [r3, #0]
 8005b0e:	681b      	ldr	r3, [r3, #0]
 8005b10:	f003 0304 	and.w	r3, r3, #4
 8005b14:	2b04      	cmp	r3, #4
 8005b16:	d10e      	bne.n	8005b36 <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005b18:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8005b1c:	9300      	str	r3, [sp, #0]
 8005b1e:	68fb      	ldr	r3, [r7, #12]
 8005b20:	2200      	movs	r2, #0
 8005b22:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8005b26:	6878      	ldr	r0, [r7, #4]
 8005b28:	f000 f817 	bl	8005b5a <UART_WaitOnFlagUntilTimeout>
 8005b2c:	4603      	mov	r3, r0
 8005b2e:	2b00      	cmp	r3, #0
 8005b30:	d001      	beq.n	8005b36 <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005b32:	2303      	movs	r3, #3
 8005b34:	e00d      	b.n	8005b52 <UART_CheckIdleState+0x8a>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8005b36:	687b      	ldr	r3, [r7, #4]
 8005b38:	2220      	movs	r2, #32
 8005b3a:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 8005b3c:	687b      	ldr	r3, [r7, #4]
 8005b3e:	2220      	movs	r2, #32
 8005b40:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005b42:	687b      	ldr	r3, [r7, #4]
 8005b44:	2200      	movs	r2, #0
 8005b46:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 8005b48:	687b      	ldr	r3, [r7, #4]
 8005b4a:	2200      	movs	r2, #0
 8005b4c:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  return HAL_OK;
 8005b50:	2300      	movs	r3, #0
}
 8005b52:	4618      	mov	r0, r3
 8005b54:	3710      	adds	r7, #16
 8005b56:	46bd      	mov	sp, r7
 8005b58:	bd80      	pop	{r7, pc}

08005b5a <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8005b5a:	b580      	push	{r7, lr}
 8005b5c:	b09c      	sub	sp, #112	; 0x70
 8005b5e:	af00      	add	r7, sp, #0
 8005b60:	60f8      	str	r0, [r7, #12]
 8005b62:	60b9      	str	r1, [r7, #8]
 8005b64:	603b      	str	r3, [r7, #0]
 8005b66:	4613      	mov	r3, r2
 8005b68:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005b6a:	e0a5      	b.n	8005cb8 <UART_WaitOnFlagUntilTimeout+0x15e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005b6c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8005b6e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005b72:	f000 80a1 	beq.w	8005cb8 <UART_WaitOnFlagUntilTimeout+0x15e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005b76:	f7fc f9a1 	bl	8001ebc <HAL_GetTick>
 8005b7a:	4602      	mov	r2, r0
 8005b7c:	683b      	ldr	r3, [r7, #0]
 8005b7e:	1ad3      	subs	r3, r2, r3
 8005b80:	6fba      	ldr	r2, [r7, #120]	; 0x78
 8005b82:	429a      	cmp	r2, r3
 8005b84:	d302      	bcc.n	8005b8c <UART_WaitOnFlagUntilTimeout+0x32>
 8005b86:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8005b88:	2b00      	cmp	r3, #0
 8005b8a:	d13e      	bne.n	8005c0a <UART_WaitOnFlagUntilTimeout+0xb0>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8005b8c:	68fb      	ldr	r3, [r7, #12]
 8005b8e:	681b      	ldr	r3, [r3, #0]
 8005b90:	653b      	str	r3, [r7, #80]	; 0x50
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005b92:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005b94:	e853 3f00 	ldrex	r3, [r3]
 8005b98:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 8005b9a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005b9c:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8005ba0:	667b      	str	r3, [r7, #100]	; 0x64
 8005ba2:	68fb      	ldr	r3, [r7, #12]
 8005ba4:	681b      	ldr	r3, [r3, #0]
 8005ba6:	461a      	mov	r2, r3
 8005ba8:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8005baa:	65fb      	str	r3, [r7, #92]	; 0x5c
 8005bac:	65ba      	str	r2, [r7, #88]	; 0x58
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005bae:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8005bb0:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8005bb2:	e841 2300 	strex	r3, r2, [r1]
 8005bb6:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 8005bb8:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8005bba:	2b00      	cmp	r3, #0
 8005bbc:	d1e6      	bne.n	8005b8c <UART_WaitOnFlagUntilTimeout+0x32>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005bbe:	68fb      	ldr	r3, [r7, #12]
 8005bc0:	681b      	ldr	r3, [r3, #0]
 8005bc2:	3308      	adds	r3, #8
 8005bc4:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005bc6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005bc8:	e853 3f00 	ldrex	r3, [r3]
 8005bcc:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8005bce:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005bd0:	f023 0301 	bic.w	r3, r3, #1
 8005bd4:	663b      	str	r3, [r7, #96]	; 0x60
 8005bd6:	68fb      	ldr	r3, [r7, #12]
 8005bd8:	681b      	ldr	r3, [r3, #0]
 8005bda:	3308      	adds	r3, #8
 8005bdc:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8005bde:	64ba      	str	r2, [r7, #72]	; 0x48
 8005be0:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005be2:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8005be4:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8005be6:	e841 2300 	strex	r3, r2, [r1]
 8005bea:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8005bec:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005bee:	2b00      	cmp	r3, #0
 8005bf0:	d1e5      	bne.n	8005bbe <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 8005bf2:	68fb      	ldr	r3, [r7, #12]
 8005bf4:	2220      	movs	r2, #32
 8005bf6:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 8005bf8:	68fb      	ldr	r3, [r7, #12]
 8005bfa:	2220      	movs	r2, #32
 8005bfc:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 8005bfe:	68fb      	ldr	r3, [r7, #12]
 8005c00:	2200      	movs	r2, #0
 8005c02:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

        return HAL_TIMEOUT;
 8005c06:	2303      	movs	r3, #3
 8005c08:	e067      	b.n	8005cda <UART_WaitOnFlagUntilTimeout+0x180>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8005c0a:	68fb      	ldr	r3, [r7, #12]
 8005c0c:	681b      	ldr	r3, [r3, #0]
 8005c0e:	681b      	ldr	r3, [r3, #0]
 8005c10:	f003 0304 	and.w	r3, r3, #4
 8005c14:	2b00      	cmp	r3, #0
 8005c16:	d04f      	beq.n	8005cb8 <UART_WaitOnFlagUntilTimeout+0x15e>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8005c18:	68fb      	ldr	r3, [r7, #12]
 8005c1a:	681b      	ldr	r3, [r3, #0]
 8005c1c:	69db      	ldr	r3, [r3, #28]
 8005c1e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005c22:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005c26:	d147      	bne.n	8005cb8 <UART_WaitOnFlagUntilTimeout+0x15e>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005c28:	68fb      	ldr	r3, [r7, #12]
 8005c2a:	681b      	ldr	r3, [r3, #0]
 8005c2c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8005c30:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8005c32:	68fb      	ldr	r3, [r7, #12]
 8005c34:	681b      	ldr	r3, [r3, #0]
 8005c36:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005c38:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005c3a:	e853 3f00 	ldrex	r3, [r3]
 8005c3e:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8005c40:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005c42:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8005c46:	66fb      	str	r3, [r7, #108]	; 0x6c
 8005c48:	68fb      	ldr	r3, [r7, #12]
 8005c4a:	681b      	ldr	r3, [r3, #0]
 8005c4c:	461a      	mov	r2, r3
 8005c4e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005c50:	637b      	str	r3, [r7, #52]	; 0x34
 8005c52:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005c54:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8005c56:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8005c58:	e841 2300 	strex	r3, r2, [r1]
 8005c5c:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8005c5e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005c60:	2b00      	cmp	r3, #0
 8005c62:	d1e6      	bne.n	8005c32 <UART_WaitOnFlagUntilTimeout+0xd8>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005c64:	68fb      	ldr	r3, [r7, #12]
 8005c66:	681b      	ldr	r3, [r3, #0]
 8005c68:	3308      	adds	r3, #8
 8005c6a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005c6c:	697b      	ldr	r3, [r7, #20]
 8005c6e:	e853 3f00 	ldrex	r3, [r3]
 8005c72:	613b      	str	r3, [r7, #16]
   return(result);
 8005c74:	693b      	ldr	r3, [r7, #16]
 8005c76:	f023 0301 	bic.w	r3, r3, #1
 8005c7a:	66bb      	str	r3, [r7, #104]	; 0x68
 8005c7c:	68fb      	ldr	r3, [r7, #12]
 8005c7e:	681b      	ldr	r3, [r3, #0]
 8005c80:	3308      	adds	r3, #8
 8005c82:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8005c84:	623a      	str	r2, [r7, #32]
 8005c86:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005c88:	69f9      	ldr	r1, [r7, #28]
 8005c8a:	6a3a      	ldr	r2, [r7, #32]
 8005c8c:	e841 2300 	strex	r3, r2, [r1]
 8005c90:	61bb      	str	r3, [r7, #24]
   return(result);
 8005c92:	69bb      	ldr	r3, [r7, #24]
 8005c94:	2b00      	cmp	r3, #0
 8005c96:	d1e5      	bne.n	8005c64 <UART_WaitOnFlagUntilTimeout+0x10a>

          huart->gState = HAL_UART_STATE_READY;
 8005c98:	68fb      	ldr	r3, [r7, #12]
 8005c9a:	2220      	movs	r2, #32
 8005c9c:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 8005c9e:	68fb      	ldr	r3, [r7, #12]
 8005ca0:	2220      	movs	r2, #32
 8005ca2:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8005ca4:	68fb      	ldr	r3, [r7, #12]
 8005ca6:	2220      	movs	r2, #32
 8005ca8:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005cac:	68fb      	ldr	r3, [r7, #12]
 8005cae:	2200      	movs	r2, #0
 8005cb0:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

          return HAL_TIMEOUT;
 8005cb4:	2303      	movs	r3, #3
 8005cb6:	e010      	b.n	8005cda <UART_WaitOnFlagUntilTimeout+0x180>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005cb8:	68fb      	ldr	r3, [r7, #12]
 8005cba:	681b      	ldr	r3, [r3, #0]
 8005cbc:	69da      	ldr	r2, [r3, #28]
 8005cbe:	68bb      	ldr	r3, [r7, #8]
 8005cc0:	4013      	ands	r3, r2
 8005cc2:	68ba      	ldr	r2, [r7, #8]
 8005cc4:	429a      	cmp	r2, r3
 8005cc6:	bf0c      	ite	eq
 8005cc8:	2301      	moveq	r3, #1
 8005cca:	2300      	movne	r3, #0
 8005ccc:	b2db      	uxtb	r3, r3
 8005cce:	461a      	mov	r2, r3
 8005cd0:	79fb      	ldrb	r3, [r7, #7]
 8005cd2:	429a      	cmp	r2, r3
 8005cd4:	f43f af4a 	beq.w	8005b6c <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005cd8:	2300      	movs	r3, #0
}
 8005cda:	4618      	mov	r0, r3
 8005cdc:	3770      	adds	r7, #112	; 0x70
 8005cde:	46bd      	mov	sp, r7
 8005ce0:	bd80      	pop	{r7, pc}
	...

08005ce4 <osKernelInitialize>:
}
#endif /* SysTick */

/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8005ce4:	b480      	push	{r7}
 8005ce6:	b085      	sub	sp, #20
 8005ce8:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005cea:	f3ef 8305 	mrs	r3, IPSR
 8005cee:	60bb      	str	r3, [r7, #8]
  return(result);
 8005cf0:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8005cf2:	2b00      	cmp	r3, #0
 8005cf4:	d10f      	bne.n	8005d16 <osKernelInitialize+0x32>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005cf6:	f3ef 8310 	mrs	r3, PRIMASK
 8005cfa:	607b      	str	r3, [r7, #4]
  return(result);
 8005cfc:	687b      	ldr	r3, [r7, #4]
 8005cfe:	2b00      	cmp	r3, #0
 8005d00:	d109      	bne.n	8005d16 <osKernelInitialize+0x32>
 8005d02:	4b11      	ldr	r3, [pc, #68]	; (8005d48 <osKernelInitialize+0x64>)
 8005d04:	681b      	ldr	r3, [r3, #0]
 8005d06:	2b02      	cmp	r3, #2
 8005d08:	d109      	bne.n	8005d1e <osKernelInitialize+0x3a>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8005d0a:	f3ef 8311 	mrs	r3, BASEPRI
 8005d0e:	603b      	str	r3, [r7, #0]
  return(result);
 8005d10:	683b      	ldr	r3, [r7, #0]
 8005d12:	2b00      	cmp	r3, #0
 8005d14:	d003      	beq.n	8005d1e <osKernelInitialize+0x3a>
    stat = osErrorISR;
 8005d16:	f06f 0305 	mvn.w	r3, #5
 8005d1a:	60fb      	str	r3, [r7, #12]
 8005d1c:	e00c      	b.n	8005d38 <osKernelInitialize+0x54>
  }
  else {
    if (KernelState == osKernelInactive) {
 8005d1e:	4b0a      	ldr	r3, [pc, #40]	; (8005d48 <osKernelInitialize+0x64>)
 8005d20:	681b      	ldr	r3, [r3, #0]
 8005d22:	2b00      	cmp	r3, #0
 8005d24:	d105      	bne.n	8005d32 <osKernelInitialize+0x4e>
      #if defined(USE_FreeRTOS_HEAP_5)
        vPortDefineHeapRegions (xHeapRegions);
      #endif
      KernelState = osKernelReady;
 8005d26:	4b08      	ldr	r3, [pc, #32]	; (8005d48 <osKernelInitialize+0x64>)
 8005d28:	2201      	movs	r2, #1
 8005d2a:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8005d2c:	2300      	movs	r3, #0
 8005d2e:	60fb      	str	r3, [r7, #12]
 8005d30:	e002      	b.n	8005d38 <osKernelInitialize+0x54>
    } else {
      stat = osError;
 8005d32:	f04f 33ff 	mov.w	r3, #4294967295
 8005d36:	60fb      	str	r3, [r7, #12]
    }
  }

  return (stat);
 8005d38:	68fb      	ldr	r3, [r7, #12]
}
 8005d3a:	4618      	mov	r0, r3
 8005d3c:	3714      	adds	r7, #20
 8005d3e:	46bd      	mov	sp, r7
 8005d40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d44:	4770      	bx	lr
 8005d46:	bf00      	nop
 8005d48:	20000218 	.word	0x20000218

08005d4c <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8005d4c:	b580      	push	{r7, lr}
 8005d4e:	b084      	sub	sp, #16
 8005d50:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005d52:	f3ef 8305 	mrs	r3, IPSR
 8005d56:	60bb      	str	r3, [r7, #8]
  return(result);
 8005d58:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8005d5a:	2b00      	cmp	r3, #0
 8005d5c:	d10f      	bne.n	8005d7e <osKernelStart+0x32>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005d5e:	f3ef 8310 	mrs	r3, PRIMASK
 8005d62:	607b      	str	r3, [r7, #4]
  return(result);
 8005d64:	687b      	ldr	r3, [r7, #4]
 8005d66:	2b00      	cmp	r3, #0
 8005d68:	d109      	bne.n	8005d7e <osKernelStart+0x32>
 8005d6a:	4b11      	ldr	r3, [pc, #68]	; (8005db0 <osKernelStart+0x64>)
 8005d6c:	681b      	ldr	r3, [r3, #0]
 8005d6e:	2b02      	cmp	r3, #2
 8005d70:	d109      	bne.n	8005d86 <osKernelStart+0x3a>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8005d72:	f3ef 8311 	mrs	r3, BASEPRI
 8005d76:	603b      	str	r3, [r7, #0]
  return(result);
 8005d78:	683b      	ldr	r3, [r7, #0]
 8005d7a:	2b00      	cmp	r3, #0
 8005d7c:	d003      	beq.n	8005d86 <osKernelStart+0x3a>
    stat = osErrorISR;
 8005d7e:	f06f 0305 	mvn.w	r3, #5
 8005d82:	60fb      	str	r3, [r7, #12]
 8005d84:	e00e      	b.n	8005da4 <osKernelStart+0x58>
  }
  else {
    if (KernelState == osKernelReady) {
 8005d86:	4b0a      	ldr	r3, [pc, #40]	; (8005db0 <osKernelStart+0x64>)
 8005d88:	681b      	ldr	r3, [r3, #0]
 8005d8a:	2b01      	cmp	r3, #1
 8005d8c:	d107      	bne.n	8005d9e <osKernelStart+0x52>
      KernelState = osKernelRunning;
 8005d8e:	4b08      	ldr	r3, [pc, #32]	; (8005db0 <osKernelStart+0x64>)
 8005d90:	2202      	movs	r2, #2
 8005d92:	601a      	str	r2, [r3, #0]
      vTaskStartScheduler();
 8005d94:	f001 f990 	bl	80070b8 <vTaskStartScheduler>
      stat = osOK;
 8005d98:	2300      	movs	r3, #0
 8005d9a:	60fb      	str	r3, [r7, #12]
 8005d9c:	e002      	b.n	8005da4 <osKernelStart+0x58>
    } else {
      stat = osError;
 8005d9e:	f04f 33ff 	mov.w	r3, #4294967295
 8005da2:	60fb      	str	r3, [r7, #12]
    }
  }

  return (stat);
 8005da4:	68fb      	ldr	r3, [r7, #12]
}
 8005da6:	4618      	mov	r0, r3
 8005da8:	3710      	adds	r7, #16
 8005daa:	46bd      	mov	sp, r7
 8005dac:	bd80      	pop	{r7, pc}
 8005dae:	bf00      	nop
 8005db0:	20000218 	.word	0x20000218

08005db4 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8005db4:	b580      	push	{r7, lr}
 8005db6:	b092      	sub	sp, #72	; 0x48
 8005db8:	af04      	add	r7, sp, #16
 8005dba:	60f8      	str	r0, [r7, #12]
 8005dbc:	60b9      	str	r1, [r7, #8]
 8005dbe:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8005dc0:	2300      	movs	r3, #0
 8005dc2:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005dc4:	f3ef 8305 	mrs	r3, IPSR
 8005dc8:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 8005dca:	6a7b      	ldr	r3, [r7, #36]	; 0x24

  if (!IS_IRQ() && (func != NULL)) {
 8005dcc:	2b00      	cmp	r3, #0
 8005dce:	f040 8094 	bne.w	8005efa <osThreadNew+0x146>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005dd2:	f3ef 8310 	mrs	r3, PRIMASK
 8005dd6:	623b      	str	r3, [r7, #32]
  return(result);
 8005dd8:	6a3b      	ldr	r3, [r7, #32]
 8005dda:	2b00      	cmp	r3, #0
 8005ddc:	f040 808d 	bne.w	8005efa <osThreadNew+0x146>
 8005de0:	4b48      	ldr	r3, [pc, #288]	; (8005f04 <osThreadNew+0x150>)
 8005de2:	681b      	ldr	r3, [r3, #0]
 8005de4:	2b02      	cmp	r3, #2
 8005de6:	d106      	bne.n	8005df6 <osThreadNew+0x42>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8005de8:	f3ef 8311 	mrs	r3, BASEPRI
 8005dec:	61fb      	str	r3, [r7, #28]
  return(result);
 8005dee:	69fb      	ldr	r3, [r7, #28]
 8005df0:	2b00      	cmp	r3, #0
 8005df2:	f040 8082 	bne.w	8005efa <osThreadNew+0x146>
 8005df6:	68fb      	ldr	r3, [r7, #12]
 8005df8:	2b00      	cmp	r3, #0
 8005dfa:	d07e      	beq.n	8005efa <osThreadNew+0x146>
    stack = configMINIMAL_STACK_SIZE;
 8005dfc:	2380      	movs	r3, #128	; 0x80
 8005dfe:	633b      	str	r3, [r7, #48]	; 0x30
    prio  = (UBaseType_t)osPriorityNormal;
 8005e00:	2318      	movs	r3, #24
 8005e02:	62fb      	str	r3, [r7, #44]	; 0x2c

    empty = '\0';
 8005e04:	2300      	movs	r3, #0
 8005e06:	76fb      	strb	r3, [r7, #27]
    name  = &empty;
 8005e08:	f107 031b 	add.w	r3, r7, #27
 8005e0c:	637b      	str	r3, [r7, #52]	; 0x34
    mem   = -1;
 8005e0e:	f04f 33ff 	mov.w	r3, #4294967295
 8005e12:	62bb      	str	r3, [r7, #40]	; 0x28

    if (attr != NULL) {
 8005e14:	687b      	ldr	r3, [r7, #4]
 8005e16:	2b00      	cmp	r3, #0
 8005e18:	d045      	beq.n	8005ea6 <osThreadNew+0xf2>
      if (attr->name != NULL) {
 8005e1a:	687b      	ldr	r3, [r7, #4]
 8005e1c:	681b      	ldr	r3, [r3, #0]
 8005e1e:	2b00      	cmp	r3, #0
 8005e20:	d002      	beq.n	8005e28 <osThreadNew+0x74>
        name = attr->name;
 8005e22:	687b      	ldr	r3, [r7, #4]
 8005e24:	681b      	ldr	r3, [r3, #0]
 8005e26:	637b      	str	r3, [r7, #52]	; 0x34
      }
      if (attr->priority != osPriorityNone) {
 8005e28:	687b      	ldr	r3, [r7, #4]
 8005e2a:	699b      	ldr	r3, [r3, #24]
 8005e2c:	2b00      	cmp	r3, #0
 8005e2e:	d002      	beq.n	8005e36 <osThreadNew+0x82>
        prio = (UBaseType_t)attr->priority;
 8005e30:	687b      	ldr	r3, [r7, #4]
 8005e32:	699b      	ldr	r3, [r3, #24]
 8005e34:	62fb      	str	r3, [r7, #44]	; 0x2c
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8005e36:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005e38:	2b00      	cmp	r3, #0
 8005e3a:	d008      	beq.n	8005e4e <osThreadNew+0x9a>
 8005e3c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005e3e:	2b38      	cmp	r3, #56	; 0x38
 8005e40:	d805      	bhi.n	8005e4e <osThreadNew+0x9a>
 8005e42:	687b      	ldr	r3, [r7, #4]
 8005e44:	685b      	ldr	r3, [r3, #4]
 8005e46:	f003 0301 	and.w	r3, r3, #1
 8005e4a:	2b00      	cmp	r3, #0
 8005e4c:	d001      	beq.n	8005e52 <osThreadNew+0x9e>
        return (NULL);
 8005e4e:	2300      	movs	r3, #0
 8005e50:	e054      	b.n	8005efc <osThreadNew+0x148>
      }

      if (attr->stack_size > 0U) {
 8005e52:	687b      	ldr	r3, [r7, #4]
 8005e54:	695b      	ldr	r3, [r3, #20]
 8005e56:	2b00      	cmp	r3, #0
 8005e58:	d003      	beq.n	8005e62 <osThreadNew+0xae>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8005e5a:	687b      	ldr	r3, [r7, #4]
 8005e5c:	695b      	ldr	r3, [r3, #20]
 8005e5e:	089b      	lsrs	r3, r3, #2
 8005e60:	633b      	str	r3, [r7, #48]	; 0x30
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8005e62:	687b      	ldr	r3, [r7, #4]
 8005e64:	689b      	ldr	r3, [r3, #8]
 8005e66:	2b00      	cmp	r3, #0
 8005e68:	d00e      	beq.n	8005e88 <osThreadNew+0xd4>
 8005e6a:	687b      	ldr	r3, [r7, #4]
 8005e6c:	68db      	ldr	r3, [r3, #12]
 8005e6e:	2b5b      	cmp	r3, #91	; 0x5b
 8005e70:	d90a      	bls.n	8005e88 <osThreadNew+0xd4>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8005e72:	687b      	ldr	r3, [r7, #4]
 8005e74:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8005e76:	2b00      	cmp	r3, #0
 8005e78:	d006      	beq.n	8005e88 <osThreadNew+0xd4>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8005e7a:	687b      	ldr	r3, [r7, #4]
 8005e7c:	695b      	ldr	r3, [r3, #20]
 8005e7e:	2b00      	cmp	r3, #0
 8005e80:	d002      	beq.n	8005e88 <osThreadNew+0xd4>
        mem = 1;
 8005e82:	2301      	movs	r3, #1
 8005e84:	62bb      	str	r3, [r7, #40]	; 0x28
 8005e86:	e010      	b.n	8005eaa <osThreadNew+0xf6>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8005e88:	687b      	ldr	r3, [r7, #4]
 8005e8a:	689b      	ldr	r3, [r3, #8]
 8005e8c:	2b00      	cmp	r3, #0
 8005e8e:	d10c      	bne.n	8005eaa <osThreadNew+0xf6>
 8005e90:	687b      	ldr	r3, [r7, #4]
 8005e92:	68db      	ldr	r3, [r3, #12]
 8005e94:	2b00      	cmp	r3, #0
 8005e96:	d108      	bne.n	8005eaa <osThreadNew+0xf6>
 8005e98:	687b      	ldr	r3, [r7, #4]
 8005e9a:	691b      	ldr	r3, [r3, #16]
 8005e9c:	2b00      	cmp	r3, #0
 8005e9e:	d104      	bne.n	8005eaa <osThreadNew+0xf6>
          mem = 0;
 8005ea0:	2300      	movs	r3, #0
 8005ea2:	62bb      	str	r3, [r7, #40]	; 0x28
 8005ea4:	e001      	b.n	8005eaa <osThreadNew+0xf6>
        }
      }
    }
    else {
      mem = 0;
 8005ea6:	2300      	movs	r3, #0
 8005ea8:	62bb      	str	r3, [r7, #40]	; 0x28
    }

    if (mem == 1) {
 8005eaa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005eac:	2b01      	cmp	r3, #1
 8005eae:	d110      	bne.n	8005ed2 <osThreadNew+0x11e>
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8005eb0:	687b      	ldr	r3, [r7, #4]
 8005eb2:	691b      	ldr	r3, [r3, #16]
                                                                                    (StaticTask_t *)attr->cb_mem);
 8005eb4:	687a      	ldr	r2, [r7, #4]
 8005eb6:	6892      	ldr	r2, [r2, #8]
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8005eb8:	9202      	str	r2, [sp, #8]
 8005eba:	9301      	str	r3, [sp, #4]
 8005ebc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005ebe:	9300      	str	r3, [sp, #0]
 8005ec0:	68bb      	ldr	r3, [r7, #8]
 8005ec2:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005ec4:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8005ec6:	68f8      	ldr	r0, [r7, #12]
 8005ec8:	f000 fe1a 	bl	8006b00 <xTaskCreateStatic>
 8005ecc:	4603      	mov	r3, r0
 8005ece:	617b      	str	r3, [r7, #20]
 8005ed0:	e013      	b.n	8005efa <osThreadNew+0x146>
    }
    else {
      if (mem == 0) {
 8005ed2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005ed4:	2b00      	cmp	r3, #0
 8005ed6:	d110      	bne.n	8005efa <osThreadNew+0x146>
        if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8005ed8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005eda:	b29a      	uxth	r2, r3
 8005edc:	f107 0314 	add.w	r3, r7, #20
 8005ee0:	9301      	str	r3, [sp, #4]
 8005ee2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005ee4:	9300      	str	r3, [sp, #0]
 8005ee6:	68bb      	ldr	r3, [r7, #8]
 8005ee8:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8005eea:	68f8      	ldr	r0, [r7, #12]
 8005eec:	f000 fe64 	bl	8006bb8 <xTaskCreate>
 8005ef0:	4603      	mov	r3, r0
 8005ef2:	2b01      	cmp	r3, #1
 8005ef4:	d001      	beq.n	8005efa <osThreadNew+0x146>
          hTask = NULL;
 8005ef6:	2300      	movs	r3, #0
 8005ef8:	617b      	str	r3, [r7, #20]
        }
      }
    }
  }

  return ((osThreadId_t)hTask);
 8005efa:	697b      	ldr	r3, [r7, #20]
}
 8005efc:	4618      	mov	r0, r3
 8005efe:	3738      	adds	r7, #56	; 0x38
 8005f00:	46bd      	mov	sp, r7
 8005f02:	bd80      	pop	{r7, pc}
 8005f04:	20000218 	.word	0x20000218

08005f08 <osDelay>:

  /* Return flags before clearing */
  return (rflags);
}

osStatus_t osDelay (uint32_t ticks) {
 8005f08:	b580      	push	{r7, lr}
 8005f0a:	b086      	sub	sp, #24
 8005f0c:	af00      	add	r7, sp, #0
 8005f0e:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005f10:	f3ef 8305 	mrs	r3, IPSR
 8005f14:	613b      	str	r3, [r7, #16]
  return(result);
 8005f16:	693b      	ldr	r3, [r7, #16]
  osStatus_t stat;

  if (IS_IRQ()) {
 8005f18:	2b00      	cmp	r3, #0
 8005f1a:	d10f      	bne.n	8005f3c <osDelay+0x34>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005f1c:	f3ef 8310 	mrs	r3, PRIMASK
 8005f20:	60fb      	str	r3, [r7, #12]
  return(result);
 8005f22:	68fb      	ldr	r3, [r7, #12]
 8005f24:	2b00      	cmp	r3, #0
 8005f26:	d109      	bne.n	8005f3c <osDelay+0x34>
 8005f28:	4b0d      	ldr	r3, [pc, #52]	; (8005f60 <osDelay+0x58>)
 8005f2a:	681b      	ldr	r3, [r3, #0]
 8005f2c:	2b02      	cmp	r3, #2
 8005f2e:	d109      	bne.n	8005f44 <osDelay+0x3c>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8005f30:	f3ef 8311 	mrs	r3, BASEPRI
 8005f34:	60bb      	str	r3, [r7, #8]
  return(result);
 8005f36:	68bb      	ldr	r3, [r7, #8]
 8005f38:	2b00      	cmp	r3, #0
 8005f3a:	d003      	beq.n	8005f44 <osDelay+0x3c>
    stat = osErrorISR;
 8005f3c:	f06f 0305 	mvn.w	r3, #5
 8005f40:	617b      	str	r3, [r7, #20]
 8005f42:	e007      	b.n	8005f54 <osDelay+0x4c>
  }
  else {
    stat = osOK;
 8005f44:	2300      	movs	r3, #0
 8005f46:	617b      	str	r3, [r7, #20]

    if (ticks != 0U) {
 8005f48:	687b      	ldr	r3, [r7, #4]
 8005f4a:	2b00      	cmp	r3, #0
 8005f4c:	d002      	beq.n	8005f54 <osDelay+0x4c>
      vTaskDelay(ticks);
 8005f4e:	6878      	ldr	r0, [r7, #4]
 8005f50:	f000 ff6e 	bl	8006e30 <vTaskDelay>
    }
  }

  return (stat);
 8005f54:	697b      	ldr	r3, [r7, #20]
}
 8005f56:	4618      	mov	r0, r3
 8005f58:	3718      	adds	r7, #24
 8005f5a:	46bd      	mov	sp, r7
 8005f5c:	bd80      	pop	{r7, pc}
 8005f5e:	bf00      	nop
 8005f60:	20000218 	.word	0x20000218

08005f64 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8005f64:	b480      	push	{r7}
 8005f66:	b085      	sub	sp, #20
 8005f68:	af00      	add	r7, sp, #0
 8005f6a:	60f8      	str	r0, [r7, #12]
 8005f6c:	60b9      	str	r1, [r7, #8]
 8005f6e:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8005f70:	68fb      	ldr	r3, [r7, #12]
 8005f72:	4a07      	ldr	r2, [pc, #28]	; (8005f90 <vApplicationGetIdleTaskMemory+0x2c>)
 8005f74:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8005f76:	68bb      	ldr	r3, [r7, #8]
 8005f78:	4a06      	ldr	r2, [pc, #24]	; (8005f94 <vApplicationGetIdleTaskMemory+0x30>)
 8005f7a:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8005f7c:	687b      	ldr	r3, [r7, #4]
 8005f7e:	2280      	movs	r2, #128	; 0x80
 8005f80:	601a      	str	r2, [r3, #0]
}
 8005f82:	bf00      	nop
 8005f84:	3714      	adds	r7, #20
 8005f86:	46bd      	mov	sp, r7
 8005f88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f8c:	4770      	bx	lr
 8005f8e:	bf00      	nop
 8005f90:	2000021c 	.word	0x2000021c
 8005f94:	20000278 	.word	0x20000278

08005f98 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8005f98:	b480      	push	{r7}
 8005f9a:	b085      	sub	sp, #20
 8005f9c:	af00      	add	r7, sp, #0
 8005f9e:	60f8      	str	r0, [r7, #12]
 8005fa0:	60b9      	str	r1, [r7, #8]
 8005fa2:	607a      	str	r2, [r7, #4]
  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8005fa4:	68fb      	ldr	r3, [r7, #12]
 8005fa6:	4a07      	ldr	r2, [pc, #28]	; (8005fc4 <vApplicationGetTimerTaskMemory+0x2c>)
 8005fa8:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8005faa:	68bb      	ldr	r3, [r7, #8]
 8005fac:	4a06      	ldr	r2, [pc, #24]	; (8005fc8 <vApplicationGetTimerTaskMemory+0x30>)
 8005fae:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8005fb0:	687b      	ldr	r3, [r7, #4]
 8005fb2:	f44f 7280 	mov.w	r2, #256	; 0x100
 8005fb6:	601a      	str	r2, [r3, #0]
}
 8005fb8:	bf00      	nop
 8005fba:	3714      	adds	r7, #20
 8005fbc:	46bd      	mov	sp, r7
 8005fbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fc2:	4770      	bx	lr
 8005fc4:	20000478 	.word	0x20000478
 8005fc8:	200004d4 	.word	0x200004d4

08005fcc <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8005fcc:	b480      	push	{r7}
 8005fce:	b083      	sub	sp, #12
 8005fd0:	af00      	add	r7, sp, #0
 8005fd2:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8005fd4:	687b      	ldr	r3, [r7, #4]
 8005fd6:	f103 0208 	add.w	r2, r3, #8
 8005fda:	687b      	ldr	r3, [r7, #4]
 8005fdc:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8005fde:	687b      	ldr	r3, [r7, #4]
 8005fe0:	f04f 32ff 	mov.w	r2, #4294967295
 8005fe4:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8005fe6:	687b      	ldr	r3, [r7, #4]
 8005fe8:	f103 0208 	add.w	r2, r3, #8
 8005fec:	687b      	ldr	r3, [r7, #4]
 8005fee:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8005ff0:	687b      	ldr	r3, [r7, #4]
 8005ff2:	f103 0208 	add.w	r2, r3, #8
 8005ff6:	687b      	ldr	r3, [r7, #4]
 8005ff8:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8005ffa:	687b      	ldr	r3, [r7, #4]
 8005ffc:	2200      	movs	r2, #0
 8005ffe:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8006000:	bf00      	nop
 8006002:	370c      	adds	r7, #12
 8006004:	46bd      	mov	sp, r7
 8006006:	f85d 7b04 	ldr.w	r7, [sp], #4
 800600a:	4770      	bx	lr

0800600c <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800600c:	b480      	push	{r7}
 800600e:	b083      	sub	sp, #12
 8006010:	af00      	add	r7, sp, #0
 8006012:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
 8006014:	687b      	ldr	r3, [r7, #4]
 8006016:	2200      	movs	r2, #0
 8006018:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800601a:	bf00      	nop
 800601c:	370c      	adds	r7, #12
 800601e:	46bd      	mov	sp, r7
 8006020:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006024:	4770      	bx	lr

08006026 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8006026:	b480      	push	{r7}
 8006028:	b085      	sub	sp, #20
 800602a:	af00      	add	r7, sp, #0
 800602c:	6078      	str	r0, [r7, #4]
 800602e:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8006030:	687b      	ldr	r3, [r7, #4]
 8006032:	685b      	ldr	r3, [r3, #4]
 8006034:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8006036:	683b      	ldr	r3, [r7, #0]
 8006038:	68fa      	ldr	r2, [r7, #12]
 800603a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800603c:	68fb      	ldr	r3, [r7, #12]
 800603e:	689a      	ldr	r2, [r3, #8]
 8006040:	683b      	ldr	r3, [r7, #0]
 8006042:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8006044:	68fb      	ldr	r3, [r7, #12]
 8006046:	689b      	ldr	r3, [r3, #8]
 8006048:	683a      	ldr	r2, [r7, #0]
 800604a:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800604c:	68fb      	ldr	r3, [r7, #12]
 800604e:	683a      	ldr	r2, [r7, #0]
 8006050:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 8006052:	683b      	ldr	r3, [r7, #0]
 8006054:	687a      	ldr	r2, [r7, #4]
 8006056:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8006058:	687b      	ldr	r3, [r7, #4]
 800605a:	681b      	ldr	r3, [r3, #0]
 800605c:	1c5a      	adds	r2, r3, #1
 800605e:	687b      	ldr	r3, [r7, #4]
 8006060:	601a      	str	r2, [r3, #0]
}
 8006062:	bf00      	nop
 8006064:	3714      	adds	r7, #20
 8006066:	46bd      	mov	sp, r7
 8006068:	f85d 7b04 	ldr.w	r7, [sp], #4
 800606c:	4770      	bx	lr

0800606e <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800606e:	b480      	push	{r7}
 8006070:	b085      	sub	sp, #20
 8006072:	af00      	add	r7, sp, #0
 8006074:	6078      	str	r0, [r7, #4]
 8006076:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8006078:	683b      	ldr	r3, [r7, #0]
 800607a:	681b      	ldr	r3, [r3, #0]
 800607c:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCB's which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800607e:	68bb      	ldr	r3, [r7, #8]
 8006080:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006084:	d103      	bne.n	800608e <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8006086:	687b      	ldr	r3, [r7, #4]
 8006088:	691b      	ldr	r3, [r3, #16]
 800608a:	60fb      	str	r3, [r7, #12]
 800608c:	e00c      	b.n	80060a8 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800608e:	687b      	ldr	r3, [r7, #4]
 8006090:	3308      	adds	r3, #8
 8006092:	60fb      	str	r3, [r7, #12]
 8006094:	e002      	b.n	800609c <vListInsert+0x2e>
 8006096:	68fb      	ldr	r3, [r7, #12]
 8006098:	685b      	ldr	r3, [r3, #4]
 800609a:	60fb      	str	r3, [r7, #12]
 800609c:	68fb      	ldr	r3, [r7, #12]
 800609e:	685b      	ldr	r3, [r3, #4]
 80060a0:	681b      	ldr	r3, [r3, #0]
 80060a2:	68ba      	ldr	r2, [r7, #8]
 80060a4:	429a      	cmp	r2, r3
 80060a6:	d2f6      	bcs.n	8006096 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 80060a8:	68fb      	ldr	r3, [r7, #12]
 80060aa:	685a      	ldr	r2, [r3, #4]
 80060ac:	683b      	ldr	r3, [r7, #0]
 80060ae:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 80060b0:	683b      	ldr	r3, [r7, #0]
 80060b2:	685b      	ldr	r3, [r3, #4]
 80060b4:	683a      	ldr	r2, [r7, #0]
 80060b6:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 80060b8:	683b      	ldr	r3, [r7, #0]
 80060ba:	68fa      	ldr	r2, [r7, #12]
 80060bc:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 80060be:	68fb      	ldr	r3, [r7, #12]
 80060c0:	683a      	ldr	r2, [r7, #0]
 80060c2:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 80060c4:	683b      	ldr	r3, [r7, #0]
 80060c6:	687a      	ldr	r2, [r7, #4]
 80060c8:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80060ca:	687b      	ldr	r3, [r7, #4]
 80060cc:	681b      	ldr	r3, [r3, #0]
 80060ce:	1c5a      	adds	r2, r3, #1
 80060d0:	687b      	ldr	r3, [r7, #4]
 80060d2:	601a      	str	r2, [r3, #0]
}
 80060d4:	bf00      	nop
 80060d6:	3714      	adds	r7, #20
 80060d8:	46bd      	mov	sp, r7
 80060da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060de:	4770      	bx	lr

080060e0 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 80060e0:	b480      	push	{r7}
 80060e2:	b085      	sub	sp, #20
 80060e4:	af00      	add	r7, sp, #0
 80060e6:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
 80060e8:	687b      	ldr	r3, [r7, #4]
 80060ea:	691b      	ldr	r3, [r3, #16]
 80060ec:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80060ee:	687b      	ldr	r3, [r7, #4]
 80060f0:	685b      	ldr	r3, [r3, #4]
 80060f2:	687a      	ldr	r2, [r7, #4]
 80060f4:	6892      	ldr	r2, [r2, #8]
 80060f6:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80060f8:	687b      	ldr	r3, [r7, #4]
 80060fa:	689b      	ldr	r3, [r3, #8]
 80060fc:	687a      	ldr	r2, [r7, #4]
 80060fe:	6852      	ldr	r2, [r2, #4]
 8006100:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8006102:	68fb      	ldr	r3, [r7, #12]
 8006104:	685b      	ldr	r3, [r3, #4]
 8006106:	687a      	ldr	r2, [r7, #4]
 8006108:	429a      	cmp	r2, r3
 800610a:	d103      	bne.n	8006114 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800610c:	687b      	ldr	r3, [r7, #4]
 800610e:	689a      	ldr	r2, [r3, #8]
 8006110:	68fb      	ldr	r3, [r7, #12]
 8006112:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
 8006114:	687b      	ldr	r3, [r7, #4]
 8006116:	2200      	movs	r2, #0
 8006118:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800611a:	68fb      	ldr	r3, [r7, #12]
 800611c:	681b      	ldr	r3, [r3, #0]
 800611e:	1e5a      	subs	r2, r3, #1
 8006120:	68fb      	ldr	r3, [r7, #12]
 8006122:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8006124:	68fb      	ldr	r3, [r7, #12]
 8006126:	681b      	ldr	r3, [r3, #0]
}
 8006128:	4618      	mov	r0, r3
 800612a:	3714      	adds	r7, #20
 800612c:	46bd      	mov	sp, r7
 800612e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006132:	4770      	bx	lr

08006134 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8006134:	b580      	push	{r7, lr}
 8006136:	b084      	sub	sp, #16
 8006138:	af00      	add	r7, sp, #0
 800613a:	6078      	str	r0, [r7, #4]
 800613c:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 800613e:	687b      	ldr	r3, [r7, #4]
 8006140:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8006142:	68fb      	ldr	r3, [r7, #12]
 8006144:	2b00      	cmp	r3, #0
 8006146:	d10a      	bne.n	800615e <xQueueGenericReset+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8006148:	f04f 0350 	mov.w	r3, #80	; 0x50
 800614c:	f383 8811 	msr	BASEPRI, r3
 8006150:	f3bf 8f6f 	isb	sy
 8006154:	f3bf 8f4f 	dsb	sy
 8006158:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 800615a:	bf00      	nop
 800615c:	e7fe      	b.n	800615c <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 800615e:	f002 f919 	bl	8008394 <vPortEnterCritical>
	{
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
 8006162:	68fb      	ldr	r3, [r7, #12]
 8006164:	681a      	ldr	r2, [r3, #0]
 8006166:	68fb      	ldr	r3, [r7, #12]
 8006168:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800616a:	68f9      	ldr	r1, [r7, #12]
 800616c:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800616e:	fb01 f303 	mul.w	r3, r1, r3
 8006172:	441a      	add	r2, r3
 8006174:	68fb      	ldr	r3, [r7, #12]
 8006176:	605a      	str	r2, [r3, #4]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8006178:	68fb      	ldr	r3, [r7, #12]
 800617a:	2200      	movs	r2, #0
 800617c:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800617e:	68fb      	ldr	r3, [r7, #12]
 8006180:	681a      	ldr	r2, [r3, #0]
 8006182:	68fb      	ldr	r3, [r7, #12]
 8006184:	609a      	str	r2, [r3, #8]
		pxQueue->u.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( UBaseType_t ) 1U ) * pxQueue->uxItemSize );
 8006186:	68fb      	ldr	r3, [r7, #12]
 8006188:	681a      	ldr	r2, [r3, #0]
 800618a:	68fb      	ldr	r3, [r7, #12]
 800618c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800618e:	3b01      	subs	r3, #1
 8006190:	68f9      	ldr	r1, [r7, #12]
 8006192:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8006194:	fb01 f303 	mul.w	r3, r1, r3
 8006198:	441a      	add	r2, r3
 800619a:	68fb      	ldr	r3, [r7, #12]
 800619c:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800619e:	68fb      	ldr	r3, [r7, #12]
 80061a0:	22ff      	movs	r2, #255	; 0xff
 80061a2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 80061a6:	68fb      	ldr	r3, [r7, #12]
 80061a8:	22ff      	movs	r2, #255	; 0xff
 80061aa:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 80061ae:	683b      	ldr	r3, [r7, #0]
 80061b0:	2b00      	cmp	r3, #0
 80061b2:	d114      	bne.n	80061de <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80061b4:	68fb      	ldr	r3, [r7, #12]
 80061b6:	691b      	ldr	r3, [r3, #16]
 80061b8:	2b00      	cmp	r3, #0
 80061ba:	d01a      	beq.n	80061f2 <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80061bc:	68fb      	ldr	r3, [r7, #12]
 80061be:	3310      	adds	r3, #16
 80061c0:	4618      	mov	r0, r3
 80061c2:	f001 fa07 	bl	80075d4 <xTaskRemoveFromEventList>
 80061c6:	4603      	mov	r3, r0
 80061c8:	2b00      	cmp	r3, #0
 80061ca:	d012      	beq.n	80061f2 <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 80061cc:	4b0c      	ldr	r3, [pc, #48]	; (8006200 <xQueueGenericReset+0xcc>)
 80061ce:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80061d2:	601a      	str	r2, [r3, #0]
 80061d4:	f3bf 8f4f 	dsb	sy
 80061d8:	f3bf 8f6f 	isb	sy
 80061dc:	e009      	b.n	80061f2 <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 80061de:	68fb      	ldr	r3, [r7, #12]
 80061e0:	3310      	adds	r3, #16
 80061e2:	4618      	mov	r0, r3
 80061e4:	f7ff fef2 	bl	8005fcc <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 80061e8:	68fb      	ldr	r3, [r7, #12]
 80061ea:	3324      	adds	r3, #36	; 0x24
 80061ec:	4618      	mov	r0, r3
 80061ee:	f7ff feed 	bl	8005fcc <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 80061f2:	f002 f8ff 	bl	80083f4 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 80061f6:	2301      	movs	r3, #1
}
 80061f8:	4618      	mov	r0, r3
 80061fa:	3710      	adds	r7, #16
 80061fc:	46bd      	mov	sp, r7
 80061fe:	bd80      	pop	{r7, pc}
 8006200:	e000ed04 	.word	0xe000ed04

08006204 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8006204:	b580      	push	{r7, lr}
 8006206:	b08e      	sub	sp, #56	; 0x38
 8006208:	af02      	add	r7, sp, #8
 800620a:	60f8      	str	r0, [r7, #12]
 800620c:	60b9      	str	r1, [r7, #8]
 800620e:	607a      	str	r2, [r7, #4]
 8006210:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8006212:	68fb      	ldr	r3, [r7, #12]
 8006214:	2b00      	cmp	r3, #0
 8006216:	d10a      	bne.n	800622e <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 8006218:	f04f 0350 	mov.w	r3, #80	; 0x50
 800621c:	f383 8811 	msr	BASEPRI, r3
 8006220:	f3bf 8f6f 	isb	sy
 8006224:	f3bf 8f4f 	dsb	sy
 8006228:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800622a:	bf00      	nop
 800622c:	e7fe      	b.n	800622c <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 800622e:	683b      	ldr	r3, [r7, #0]
 8006230:	2b00      	cmp	r3, #0
 8006232:	d10a      	bne.n	800624a <xQueueGenericCreateStatic+0x46>
	__asm volatile
 8006234:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006238:	f383 8811 	msr	BASEPRI, r3
 800623c:	f3bf 8f6f 	isb	sy
 8006240:	f3bf 8f4f 	dsb	sy
 8006244:	627b      	str	r3, [r7, #36]	; 0x24
}
 8006246:	bf00      	nop
 8006248:	e7fe      	b.n	8006248 <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800624a:	687b      	ldr	r3, [r7, #4]
 800624c:	2b00      	cmp	r3, #0
 800624e:	d002      	beq.n	8006256 <xQueueGenericCreateStatic+0x52>
 8006250:	68bb      	ldr	r3, [r7, #8]
 8006252:	2b00      	cmp	r3, #0
 8006254:	d001      	beq.n	800625a <xQueueGenericCreateStatic+0x56>
 8006256:	2301      	movs	r3, #1
 8006258:	e000      	b.n	800625c <xQueueGenericCreateStatic+0x58>
 800625a:	2300      	movs	r3, #0
 800625c:	2b00      	cmp	r3, #0
 800625e:	d10a      	bne.n	8006276 <xQueueGenericCreateStatic+0x72>
	__asm volatile
 8006260:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006264:	f383 8811 	msr	BASEPRI, r3
 8006268:	f3bf 8f6f 	isb	sy
 800626c:	f3bf 8f4f 	dsb	sy
 8006270:	623b      	str	r3, [r7, #32]
}
 8006272:	bf00      	nop
 8006274:	e7fe      	b.n	8006274 <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8006276:	687b      	ldr	r3, [r7, #4]
 8006278:	2b00      	cmp	r3, #0
 800627a:	d102      	bne.n	8006282 <xQueueGenericCreateStatic+0x7e>
 800627c:	68bb      	ldr	r3, [r7, #8]
 800627e:	2b00      	cmp	r3, #0
 8006280:	d101      	bne.n	8006286 <xQueueGenericCreateStatic+0x82>
 8006282:	2301      	movs	r3, #1
 8006284:	e000      	b.n	8006288 <xQueueGenericCreateStatic+0x84>
 8006286:	2300      	movs	r3, #0
 8006288:	2b00      	cmp	r3, #0
 800628a:	d10a      	bne.n	80062a2 <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 800628c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006290:	f383 8811 	msr	BASEPRI, r3
 8006294:	f3bf 8f6f 	isb	sy
 8006298:	f3bf 8f4f 	dsb	sy
 800629c:	61fb      	str	r3, [r7, #28]
}
 800629e:	bf00      	nop
 80062a0:	e7fe      	b.n	80062a0 <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 80062a2:	2350      	movs	r3, #80	; 0x50
 80062a4:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 80062a6:	697b      	ldr	r3, [r7, #20]
 80062a8:	2b50      	cmp	r3, #80	; 0x50
 80062aa:	d00a      	beq.n	80062c2 <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 80062ac:	f04f 0350 	mov.w	r3, #80	; 0x50
 80062b0:	f383 8811 	msr	BASEPRI, r3
 80062b4:	f3bf 8f6f 	isb	sy
 80062b8:	f3bf 8f4f 	dsb	sy
 80062bc:	61bb      	str	r3, [r7, #24]
}
 80062be:	bf00      	nop
 80062c0:	e7fe      	b.n	80062c0 <xQueueGenericCreateStatic+0xbc>
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80062c2:	683b      	ldr	r3, [r7, #0]
 80062c4:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 80062c6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80062c8:	2b00      	cmp	r3, #0
 80062ca:	d00d      	beq.n	80062e8 <xQueueGenericCreateStatic+0xe4>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 80062cc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80062ce:	2201      	movs	r2, #1
 80062d0:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80062d4:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 80062d8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80062da:	9300      	str	r3, [sp, #0]
 80062dc:	4613      	mov	r3, r2
 80062de:	687a      	ldr	r2, [r7, #4]
 80062e0:	68b9      	ldr	r1, [r7, #8]
 80062e2:	68f8      	ldr	r0, [r7, #12]
 80062e4:	f000 f805 	bl	80062f2 <prvInitialiseNewQueue>
		else
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
		}

		return pxNewQueue;
 80062e8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 80062ea:	4618      	mov	r0, r3
 80062ec:	3730      	adds	r7, #48	; 0x30
 80062ee:	46bd      	mov	sp, r7
 80062f0:	bd80      	pop	{r7, pc}

080062f2 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 80062f2:	b580      	push	{r7, lr}
 80062f4:	b084      	sub	sp, #16
 80062f6:	af00      	add	r7, sp, #0
 80062f8:	60f8      	str	r0, [r7, #12]
 80062fa:	60b9      	str	r1, [r7, #8]
 80062fc:	607a      	str	r2, [r7, #4]
 80062fe:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8006300:	68bb      	ldr	r3, [r7, #8]
 8006302:	2b00      	cmp	r3, #0
 8006304:	d103      	bne.n	800630e <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8006306:	69bb      	ldr	r3, [r7, #24]
 8006308:	69ba      	ldr	r2, [r7, #24]
 800630a:	601a      	str	r2, [r3, #0]
 800630c:	e002      	b.n	8006314 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800630e:	69bb      	ldr	r3, [r7, #24]
 8006310:	687a      	ldr	r2, [r7, #4]
 8006312:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8006314:	69bb      	ldr	r3, [r7, #24]
 8006316:	68fa      	ldr	r2, [r7, #12]
 8006318:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800631a:	69bb      	ldr	r3, [r7, #24]
 800631c:	68ba      	ldr	r2, [r7, #8]
 800631e:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8006320:	2101      	movs	r1, #1
 8006322:	69b8      	ldr	r0, [r7, #24]
 8006324:	f7ff ff06 	bl	8006134 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8006328:	69bb      	ldr	r3, [r7, #24]
 800632a:	78fa      	ldrb	r2, [r7, #3]
 800632c:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8006330:	bf00      	nop
 8006332:	3710      	adds	r7, #16
 8006334:	46bd      	mov	sp, r7
 8006336:	bd80      	pop	{r7, pc}

08006338 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8006338:	b580      	push	{r7, lr}
 800633a:	b08e      	sub	sp, #56	; 0x38
 800633c:	af00      	add	r7, sp, #0
 800633e:	60f8      	str	r0, [r7, #12]
 8006340:	60b9      	str	r1, [r7, #8]
 8006342:	607a      	str	r2, [r7, #4]
 8006344:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8006346:	2300      	movs	r3, #0
 8006348:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 800634a:	68fb      	ldr	r3, [r7, #12]
 800634c:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800634e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006350:	2b00      	cmp	r3, #0
 8006352:	d10a      	bne.n	800636a <xQueueGenericSend+0x32>
	__asm volatile
 8006354:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006358:	f383 8811 	msr	BASEPRI, r3
 800635c:	f3bf 8f6f 	isb	sy
 8006360:	f3bf 8f4f 	dsb	sy
 8006364:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8006366:	bf00      	nop
 8006368:	e7fe      	b.n	8006368 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800636a:	68bb      	ldr	r3, [r7, #8]
 800636c:	2b00      	cmp	r3, #0
 800636e:	d103      	bne.n	8006378 <xQueueGenericSend+0x40>
 8006370:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006372:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006374:	2b00      	cmp	r3, #0
 8006376:	d101      	bne.n	800637c <xQueueGenericSend+0x44>
 8006378:	2301      	movs	r3, #1
 800637a:	e000      	b.n	800637e <xQueueGenericSend+0x46>
 800637c:	2300      	movs	r3, #0
 800637e:	2b00      	cmp	r3, #0
 8006380:	d10a      	bne.n	8006398 <xQueueGenericSend+0x60>
	__asm volatile
 8006382:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006386:	f383 8811 	msr	BASEPRI, r3
 800638a:	f3bf 8f6f 	isb	sy
 800638e:	f3bf 8f4f 	dsb	sy
 8006392:	627b      	str	r3, [r7, #36]	; 0x24
}
 8006394:	bf00      	nop
 8006396:	e7fe      	b.n	8006396 <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8006398:	683b      	ldr	r3, [r7, #0]
 800639a:	2b02      	cmp	r3, #2
 800639c:	d103      	bne.n	80063a6 <xQueueGenericSend+0x6e>
 800639e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80063a0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80063a2:	2b01      	cmp	r3, #1
 80063a4:	d101      	bne.n	80063aa <xQueueGenericSend+0x72>
 80063a6:	2301      	movs	r3, #1
 80063a8:	e000      	b.n	80063ac <xQueueGenericSend+0x74>
 80063aa:	2300      	movs	r3, #0
 80063ac:	2b00      	cmp	r3, #0
 80063ae:	d10a      	bne.n	80063c6 <xQueueGenericSend+0x8e>
	__asm volatile
 80063b0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80063b4:	f383 8811 	msr	BASEPRI, r3
 80063b8:	f3bf 8f6f 	isb	sy
 80063bc:	f3bf 8f4f 	dsb	sy
 80063c0:	623b      	str	r3, [r7, #32]
}
 80063c2:	bf00      	nop
 80063c4:	e7fe      	b.n	80063c4 <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80063c6:	f001 fac9 	bl	800795c <xTaskGetSchedulerState>
 80063ca:	4603      	mov	r3, r0
 80063cc:	2b00      	cmp	r3, #0
 80063ce:	d102      	bne.n	80063d6 <xQueueGenericSend+0x9e>
 80063d0:	687b      	ldr	r3, [r7, #4]
 80063d2:	2b00      	cmp	r3, #0
 80063d4:	d101      	bne.n	80063da <xQueueGenericSend+0xa2>
 80063d6:	2301      	movs	r3, #1
 80063d8:	e000      	b.n	80063dc <xQueueGenericSend+0xa4>
 80063da:	2300      	movs	r3, #0
 80063dc:	2b00      	cmp	r3, #0
 80063de:	d10a      	bne.n	80063f6 <xQueueGenericSend+0xbe>
	__asm volatile
 80063e0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80063e4:	f383 8811 	msr	BASEPRI, r3
 80063e8:	f3bf 8f6f 	isb	sy
 80063ec:	f3bf 8f4f 	dsb	sy
 80063f0:	61fb      	str	r3, [r7, #28]
}
 80063f2:	bf00      	nop
 80063f4:	e7fe      	b.n	80063f4 <xQueueGenericSend+0xbc>
	/* This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80063f6:	f001 ffcd 	bl	8008394 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80063fa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80063fc:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80063fe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006400:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006402:	429a      	cmp	r2, r3
 8006404:	d302      	bcc.n	800640c <xQueueGenericSend+0xd4>
 8006406:	683b      	ldr	r3, [r7, #0]
 8006408:	2b02      	cmp	r3, #2
 800640a:	d129      	bne.n	8006460 <xQueueGenericSend+0x128>
			{
				traceQUEUE_SEND( pxQueue );
				xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800640c:	683a      	ldr	r2, [r7, #0]
 800640e:	68b9      	ldr	r1, [r7, #8]
 8006410:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8006412:	f000 fa07 	bl	8006824 <prvCopyDataToQueue>
 8006416:	62f8      	str	r0, [r7, #44]	; 0x2c
				}
				#else /* configUSE_QUEUE_SETS */
				{
					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8006418:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800641a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800641c:	2b00      	cmp	r3, #0
 800641e:	d010      	beq.n	8006442 <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8006420:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006422:	3324      	adds	r3, #36	; 0x24
 8006424:	4618      	mov	r0, r3
 8006426:	f001 f8d5 	bl	80075d4 <xTaskRemoveFromEventList>
 800642a:	4603      	mov	r3, r0
 800642c:	2b00      	cmp	r3, #0
 800642e:	d013      	beq.n	8006458 <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8006430:	4b3f      	ldr	r3, [pc, #252]	; (8006530 <xQueueGenericSend+0x1f8>)
 8006432:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006436:	601a      	str	r2, [r3, #0]
 8006438:	f3bf 8f4f 	dsb	sy
 800643c:	f3bf 8f6f 	isb	sy
 8006440:	e00a      	b.n	8006458 <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8006442:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006444:	2b00      	cmp	r3, #0
 8006446:	d007      	beq.n	8006458 <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8006448:	4b39      	ldr	r3, [pc, #228]	; (8006530 <xQueueGenericSend+0x1f8>)
 800644a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800644e:	601a      	str	r2, [r3, #0]
 8006450:	f3bf 8f4f 	dsb	sy
 8006454:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8006458:	f001 ffcc 	bl	80083f4 <vPortExitCritical>
				return pdPASS;
 800645c:	2301      	movs	r3, #1
 800645e:	e063      	b.n	8006528 <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8006460:	687b      	ldr	r3, [r7, #4]
 8006462:	2b00      	cmp	r3, #0
 8006464:	d103      	bne.n	800646e <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8006466:	f001 ffc5 	bl	80083f4 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800646a:	2300      	movs	r3, #0
 800646c:	e05c      	b.n	8006528 <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 800646e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006470:	2b00      	cmp	r3, #0
 8006472:	d106      	bne.n	8006482 <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8006474:	f107 0314 	add.w	r3, r7, #20
 8006478:	4618      	mov	r0, r3
 800647a:	f001 f90f 	bl	800769c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800647e:	2301      	movs	r3, #1
 8006480:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8006482:	f001 ffb7 	bl	80083f4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8006486:	f000 fe7d 	bl	8007184 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800648a:	f001 ff83 	bl	8008394 <vPortEnterCritical>
 800648e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006490:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8006494:	b25b      	sxtb	r3, r3
 8006496:	f1b3 3fff 	cmp.w	r3, #4294967295
 800649a:	d103      	bne.n	80064a4 <xQueueGenericSend+0x16c>
 800649c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800649e:	2200      	movs	r2, #0
 80064a0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80064a4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80064a6:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80064aa:	b25b      	sxtb	r3, r3
 80064ac:	f1b3 3fff 	cmp.w	r3, #4294967295
 80064b0:	d103      	bne.n	80064ba <xQueueGenericSend+0x182>
 80064b2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80064b4:	2200      	movs	r2, #0
 80064b6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80064ba:	f001 ff9b 	bl	80083f4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80064be:	1d3a      	adds	r2, r7, #4
 80064c0:	f107 0314 	add.w	r3, r7, #20
 80064c4:	4611      	mov	r1, r2
 80064c6:	4618      	mov	r0, r3
 80064c8:	f001 f8fe 	bl	80076c8 <xTaskCheckForTimeOut>
 80064cc:	4603      	mov	r3, r0
 80064ce:	2b00      	cmp	r3, #0
 80064d0:	d124      	bne.n	800651c <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 80064d2:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80064d4:	f000 fa9e 	bl	8006a14 <prvIsQueueFull>
 80064d8:	4603      	mov	r3, r0
 80064da:	2b00      	cmp	r3, #0
 80064dc:	d018      	beq.n	8006510 <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 80064de:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80064e0:	3310      	adds	r3, #16
 80064e2:	687a      	ldr	r2, [r7, #4]
 80064e4:	4611      	mov	r1, r2
 80064e6:	4618      	mov	r0, r3
 80064e8:	f001 f824 	bl	8007534 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 80064ec:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80064ee:	f000 fa29 	bl	8006944 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 80064f2:	f000 fe55 	bl	80071a0 <xTaskResumeAll>
 80064f6:	4603      	mov	r3, r0
 80064f8:	2b00      	cmp	r3, #0
 80064fa:	f47f af7c 	bne.w	80063f6 <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 80064fe:	4b0c      	ldr	r3, [pc, #48]	; (8006530 <xQueueGenericSend+0x1f8>)
 8006500:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006504:	601a      	str	r2, [r3, #0]
 8006506:	f3bf 8f4f 	dsb	sy
 800650a:	f3bf 8f6f 	isb	sy
 800650e:	e772      	b.n	80063f6 <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8006510:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8006512:	f000 fa17 	bl	8006944 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8006516:	f000 fe43 	bl	80071a0 <xTaskResumeAll>
 800651a:	e76c      	b.n	80063f6 <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 800651c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800651e:	f000 fa11 	bl	8006944 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8006522:	f000 fe3d 	bl	80071a0 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8006526:	2300      	movs	r3, #0
		}
	}
}
 8006528:	4618      	mov	r0, r3
 800652a:	3738      	adds	r7, #56	; 0x38
 800652c:	46bd      	mov	sp, r7
 800652e:	bd80      	pop	{r7, pc}
 8006530:	e000ed04 	.word	0xe000ed04

08006534 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8006534:	b580      	push	{r7, lr}
 8006536:	b08e      	sub	sp, #56	; 0x38
 8006538:	af00      	add	r7, sp, #0
 800653a:	60f8      	str	r0, [r7, #12]
 800653c:	60b9      	str	r1, [r7, #8]
 800653e:	607a      	str	r2, [r7, #4]
 8006540:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8006542:	68fb      	ldr	r3, [r7, #12]
 8006544:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8006546:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006548:	2b00      	cmp	r3, #0
 800654a:	d10a      	bne.n	8006562 <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 800654c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006550:	f383 8811 	msr	BASEPRI, r3
 8006554:	f3bf 8f6f 	isb	sy
 8006558:	f3bf 8f4f 	dsb	sy
 800655c:	627b      	str	r3, [r7, #36]	; 0x24
}
 800655e:	bf00      	nop
 8006560:	e7fe      	b.n	8006560 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8006562:	68bb      	ldr	r3, [r7, #8]
 8006564:	2b00      	cmp	r3, #0
 8006566:	d103      	bne.n	8006570 <xQueueGenericSendFromISR+0x3c>
 8006568:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800656a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800656c:	2b00      	cmp	r3, #0
 800656e:	d101      	bne.n	8006574 <xQueueGenericSendFromISR+0x40>
 8006570:	2301      	movs	r3, #1
 8006572:	e000      	b.n	8006576 <xQueueGenericSendFromISR+0x42>
 8006574:	2300      	movs	r3, #0
 8006576:	2b00      	cmp	r3, #0
 8006578:	d10a      	bne.n	8006590 <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 800657a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800657e:	f383 8811 	msr	BASEPRI, r3
 8006582:	f3bf 8f6f 	isb	sy
 8006586:	f3bf 8f4f 	dsb	sy
 800658a:	623b      	str	r3, [r7, #32]
}
 800658c:	bf00      	nop
 800658e:	e7fe      	b.n	800658e <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8006590:	683b      	ldr	r3, [r7, #0]
 8006592:	2b02      	cmp	r3, #2
 8006594:	d103      	bne.n	800659e <xQueueGenericSendFromISR+0x6a>
 8006596:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006598:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800659a:	2b01      	cmp	r3, #1
 800659c:	d101      	bne.n	80065a2 <xQueueGenericSendFromISR+0x6e>
 800659e:	2301      	movs	r3, #1
 80065a0:	e000      	b.n	80065a4 <xQueueGenericSendFromISR+0x70>
 80065a2:	2300      	movs	r3, #0
 80065a4:	2b00      	cmp	r3, #0
 80065a6:	d10a      	bne.n	80065be <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 80065a8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80065ac:	f383 8811 	msr	BASEPRI, r3
 80065b0:	f3bf 8f6f 	isb	sy
 80065b4:	f3bf 8f4f 	dsb	sy
 80065b8:	61fb      	str	r3, [r7, #28]
}
 80065ba:	bf00      	nop
 80065bc:	e7fe      	b.n	80065bc <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80065be:	f001 ffcb 	bl	8008558 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 80065c2:	f3ef 8211 	mrs	r2, BASEPRI
 80065c6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80065ca:	f383 8811 	msr	BASEPRI, r3
 80065ce:	f3bf 8f6f 	isb	sy
 80065d2:	f3bf 8f4f 	dsb	sy
 80065d6:	61ba      	str	r2, [r7, #24]
 80065d8:	617b      	str	r3, [r7, #20]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 80065da:	69bb      	ldr	r3, [r7, #24]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80065dc:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80065de:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80065e0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80065e2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80065e4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80065e6:	429a      	cmp	r2, r3
 80065e8:	d302      	bcc.n	80065f0 <xQueueGenericSendFromISR+0xbc>
 80065ea:	683b      	ldr	r3, [r7, #0]
 80065ec:	2b02      	cmp	r3, #2
 80065ee:	d12c      	bne.n	800664a <xQueueGenericSendFromISR+0x116>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 80065f0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80065f2:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80065f6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80065fa:	683a      	ldr	r2, [r7, #0]
 80065fc:	68b9      	ldr	r1, [r7, #8]
 80065fe:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8006600:	f000 f910 	bl	8006824 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8006604:	f997 302b 	ldrsb.w	r3, [r7, #43]	; 0x2b
 8006608:	f1b3 3fff 	cmp.w	r3, #4294967295
 800660c:	d112      	bne.n	8006634 <xQueueGenericSendFromISR+0x100>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800660e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006610:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006612:	2b00      	cmp	r3, #0
 8006614:	d016      	beq.n	8006644 <xQueueGenericSendFromISR+0x110>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8006616:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006618:	3324      	adds	r3, #36	; 0x24
 800661a:	4618      	mov	r0, r3
 800661c:	f000 ffda 	bl	80075d4 <xTaskRemoveFromEventList>
 8006620:	4603      	mov	r3, r0
 8006622:	2b00      	cmp	r3, #0
 8006624:	d00e      	beq.n	8006644 <xQueueGenericSendFromISR+0x110>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8006626:	687b      	ldr	r3, [r7, #4]
 8006628:	2b00      	cmp	r3, #0
 800662a:	d00b      	beq.n	8006644 <xQueueGenericSendFromISR+0x110>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800662c:	687b      	ldr	r3, [r7, #4]
 800662e:	2201      	movs	r2, #1
 8006630:	601a      	str	r2, [r3, #0]
 8006632:	e007      	b.n	8006644 <xQueueGenericSendFromISR+0x110>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8006634:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8006638:	3301      	adds	r3, #1
 800663a:	b2db      	uxtb	r3, r3
 800663c:	b25a      	sxtb	r2, r3
 800663e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006640:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 8006644:	2301      	movs	r3, #1
 8006646:	637b      	str	r3, [r7, #52]	; 0x34
		{
 8006648:	e001      	b.n	800664e <xQueueGenericSendFromISR+0x11a>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800664a:	2300      	movs	r3, #0
 800664c:	637b      	str	r3, [r7, #52]	; 0x34
 800664e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006650:	613b      	str	r3, [r7, #16]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8006652:	693b      	ldr	r3, [r7, #16]
 8006654:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8006658:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800665a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 800665c:	4618      	mov	r0, r3
 800665e:	3738      	adds	r7, #56	; 0x38
 8006660:	46bd      	mov	sp, r7
 8006662:	bd80      	pop	{r7, pc}

08006664 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8006664:	b580      	push	{r7, lr}
 8006666:	b08c      	sub	sp, #48	; 0x30
 8006668:	af00      	add	r7, sp, #0
 800666a:	60f8      	str	r0, [r7, #12]
 800666c:	60b9      	str	r1, [r7, #8]
 800666e:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8006670:	2300      	movs	r3, #0
 8006672:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8006674:	68fb      	ldr	r3, [r7, #12]
 8006676:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8006678:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800667a:	2b00      	cmp	r3, #0
 800667c:	d10a      	bne.n	8006694 <xQueueReceive+0x30>
	__asm volatile
 800667e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006682:	f383 8811 	msr	BASEPRI, r3
 8006686:	f3bf 8f6f 	isb	sy
 800668a:	f3bf 8f4f 	dsb	sy
 800668e:	623b      	str	r3, [r7, #32]
}
 8006690:	bf00      	nop
 8006692:	e7fe      	b.n	8006692 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8006694:	68bb      	ldr	r3, [r7, #8]
 8006696:	2b00      	cmp	r3, #0
 8006698:	d103      	bne.n	80066a2 <xQueueReceive+0x3e>
 800669a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800669c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800669e:	2b00      	cmp	r3, #0
 80066a0:	d101      	bne.n	80066a6 <xQueueReceive+0x42>
 80066a2:	2301      	movs	r3, #1
 80066a4:	e000      	b.n	80066a8 <xQueueReceive+0x44>
 80066a6:	2300      	movs	r3, #0
 80066a8:	2b00      	cmp	r3, #0
 80066aa:	d10a      	bne.n	80066c2 <xQueueReceive+0x5e>
	__asm volatile
 80066ac:	f04f 0350 	mov.w	r3, #80	; 0x50
 80066b0:	f383 8811 	msr	BASEPRI, r3
 80066b4:	f3bf 8f6f 	isb	sy
 80066b8:	f3bf 8f4f 	dsb	sy
 80066bc:	61fb      	str	r3, [r7, #28]
}
 80066be:	bf00      	nop
 80066c0:	e7fe      	b.n	80066c0 <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80066c2:	f001 f94b 	bl	800795c <xTaskGetSchedulerState>
 80066c6:	4603      	mov	r3, r0
 80066c8:	2b00      	cmp	r3, #0
 80066ca:	d102      	bne.n	80066d2 <xQueueReceive+0x6e>
 80066cc:	687b      	ldr	r3, [r7, #4]
 80066ce:	2b00      	cmp	r3, #0
 80066d0:	d101      	bne.n	80066d6 <xQueueReceive+0x72>
 80066d2:	2301      	movs	r3, #1
 80066d4:	e000      	b.n	80066d8 <xQueueReceive+0x74>
 80066d6:	2300      	movs	r3, #0
 80066d8:	2b00      	cmp	r3, #0
 80066da:	d10a      	bne.n	80066f2 <xQueueReceive+0x8e>
	__asm volatile
 80066dc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80066e0:	f383 8811 	msr	BASEPRI, r3
 80066e4:	f3bf 8f6f 	isb	sy
 80066e8:	f3bf 8f4f 	dsb	sy
 80066ec:	61bb      	str	r3, [r7, #24]
}
 80066ee:	bf00      	nop
 80066f0:	e7fe      	b.n	80066f0 <xQueueReceive+0x8c>
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */

	for( ;; )
	{
		taskENTER_CRITICAL();
 80066f2:	f001 fe4f 	bl	8008394 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80066f6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80066f8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80066fa:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80066fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80066fe:	2b00      	cmp	r3, #0
 8006700:	d01f      	beq.n	8006742 <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8006702:	68b9      	ldr	r1, [r7, #8]
 8006704:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8006706:	f000 f8f7 	bl	80068f8 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800670a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800670c:	1e5a      	subs	r2, r3, #1
 800670e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006710:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8006712:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006714:	691b      	ldr	r3, [r3, #16]
 8006716:	2b00      	cmp	r3, #0
 8006718:	d00f      	beq.n	800673a <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800671a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800671c:	3310      	adds	r3, #16
 800671e:	4618      	mov	r0, r3
 8006720:	f000 ff58 	bl	80075d4 <xTaskRemoveFromEventList>
 8006724:	4603      	mov	r3, r0
 8006726:	2b00      	cmp	r3, #0
 8006728:	d007      	beq.n	800673a <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800672a:	4b3d      	ldr	r3, [pc, #244]	; (8006820 <xQueueReceive+0x1bc>)
 800672c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006730:	601a      	str	r2, [r3, #0]
 8006732:	f3bf 8f4f 	dsb	sy
 8006736:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800673a:	f001 fe5b 	bl	80083f4 <vPortExitCritical>
				return pdPASS;
 800673e:	2301      	movs	r3, #1
 8006740:	e069      	b.n	8006816 <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8006742:	687b      	ldr	r3, [r7, #4]
 8006744:	2b00      	cmp	r3, #0
 8006746:	d103      	bne.n	8006750 <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8006748:	f001 fe54 	bl	80083f4 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800674c:	2300      	movs	r3, #0
 800674e:	e062      	b.n	8006816 <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 8006750:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006752:	2b00      	cmp	r3, #0
 8006754:	d106      	bne.n	8006764 <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8006756:	f107 0310 	add.w	r3, r7, #16
 800675a:	4618      	mov	r0, r3
 800675c:	f000 ff9e 	bl	800769c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8006760:	2301      	movs	r3, #1
 8006762:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8006764:	f001 fe46 	bl	80083f4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8006768:	f000 fd0c 	bl	8007184 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800676c:	f001 fe12 	bl	8008394 <vPortEnterCritical>
 8006770:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006772:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8006776:	b25b      	sxtb	r3, r3
 8006778:	f1b3 3fff 	cmp.w	r3, #4294967295
 800677c:	d103      	bne.n	8006786 <xQueueReceive+0x122>
 800677e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006780:	2200      	movs	r2, #0
 8006782:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006786:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006788:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800678c:	b25b      	sxtb	r3, r3
 800678e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006792:	d103      	bne.n	800679c <xQueueReceive+0x138>
 8006794:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006796:	2200      	movs	r2, #0
 8006798:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800679c:	f001 fe2a 	bl	80083f4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80067a0:	1d3a      	adds	r2, r7, #4
 80067a2:	f107 0310 	add.w	r3, r7, #16
 80067a6:	4611      	mov	r1, r2
 80067a8:	4618      	mov	r0, r3
 80067aa:	f000 ff8d 	bl	80076c8 <xTaskCheckForTimeOut>
 80067ae:	4603      	mov	r3, r0
 80067b0:	2b00      	cmp	r3, #0
 80067b2:	d123      	bne.n	80067fc <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80067b4:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80067b6:	f000 f917 	bl	80069e8 <prvIsQueueEmpty>
 80067ba:	4603      	mov	r3, r0
 80067bc:	2b00      	cmp	r3, #0
 80067be:	d017      	beq.n	80067f0 <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80067c0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80067c2:	3324      	adds	r3, #36	; 0x24
 80067c4:	687a      	ldr	r2, [r7, #4]
 80067c6:	4611      	mov	r1, r2
 80067c8:	4618      	mov	r0, r3
 80067ca:	f000 feb3 	bl	8007534 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 80067ce:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80067d0:	f000 f8b8 	bl	8006944 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 80067d4:	f000 fce4 	bl	80071a0 <xTaskResumeAll>
 80067d8:	4603      	mov	r3, r0
 80067da:	2b00      	cmp	r3, #0
 80067dc:	d189      	bne.n	80066f2 <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 80067de:	4b10      	ldr	r3, [pc, #64]	; (8006820 <xQueueReceive+0x1bc>)
 80067e0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80067e4:	601a      	str	r2, [r3, #0]
 80067e6:	f3bf 8f4f 	dsb	sy
 80067ea:	f3bf 8f6f 	isb	sy
 80067ee:	e780      	b.n	80066f2 <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 80067f0:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80067f2:	f000 f8a7 	bl	8006944 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80067f6:	f000 fcd3 	bl	80071a0 <xTaskResumeAll>
 80067fa:	e77a      	b.n	80066f2 <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 80067fc:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80067fe:	f000 f8a1 	bl	8006944 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8006802:	f000 fccd 	bl	80071a0 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8006806:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8006808:	f000 f8ee 	bl	80069e8 <prvIsQueueEmpty>
 800680c:	4603      	mov	r3, r0
 800680e:	2b00      	cmp	r3, #0
 8006810:	f43f af6f 	beq.w	80066f2 <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8006814:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
}
 8006816:	4618      	mov	r0, r3
 8006818:	3730      	adds	r7, #48	; 0x30
 800681a:	46bd      	mov	sp, r7
 800681c:	bd80      	pop	{r7, pc}
 800681e:	bf00      	nop
 8006820:	e000ed04 	.word	0xe000ed04

08006824 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8006824:	b580      	push	{r7, lr}
 8006826:	b086      	sub	sp, #24
 8006828:	af00      	add	r7, sp, #0
 800682a:	60f8      	str	r0, [r7, #12]
 800682c:	60b9      	str	r1, [r7, #8]
 800682e:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8006830:	2300      	movs	r3, #0
 8006832:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8006834:	68fb      	ldr	r3, [r7, #12]
 8006836:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006838:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800683a:	68fb      	ldr	r3, [r7, #12]
 800683c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800683e:	2b00      	cmp	r3, #0
 8006840:	d10d      	bne.n	800685e <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8006842:	68fb      	ldr	r3, [r7, #12]
 8006844:	681b      	ldr	r3, [r3, #0]
 8006846:	2b00      	cmp	r3, #0
 8006848:	d14d      	bne.n	80068e6 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( ( void * ) pxQueue->pxMutexHolder );
 800684a:	68fb      	ldr	r3, [r7, #12]
 800684c:	685b      	ldr	r3, [r3, #4]
 800684e:	4618      	mov	r0, r3
 8006850:	f001 f8a2 	bl	8007998 <xTaskPriorityDisinherit>
 8006854:	6178      	str	r0, [r7, #20]
				pxQueue->pxMutexHolder = NULL;
 8006856:	68fb      	ldr	r3, [r7, #12]
 8006858:	2200      	movs	r2, #0
 800685a:	605a      	str	r2, [r3, #4]
 800685c:	e043      	b.n	80068e6 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800685e:	687b      	ldr	r3, [r7, #4]
 8006860:	2b00      	cmp	r3, #0
 8006862:	d119      	bne.n	8006898 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0. */
 8006864:	68fb      	ldr	r3, [r7, #12]
 8006866:	6898      	ldr	r0, [r3, #8]
 8006868:	68fb      	ldr	r3, [r7, #12]
 800686a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800686c:	461a      	mov	r2, r3
 800686e:	68b9      	ldr	r1, [r7, #8]
 8006870:	f002 f8b6 	bl	80089e0 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
 8006874:	68fb      	ldr	r3, [r7, #12]
 8006876:	689a      	ldr	r2, [r3, #8]
 8006878:	68fb      	ldr	r3, [r7, #12]
 800687a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800687c:	441a      	add	r2, r3
 800687e:	68fb      	ldr	r3, [r7, #12]
 8006880:	609a      	str	r2, [r3, #8]
		if( pxQueue->pcWriteTo >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8006882:	68fb      	ldr	r3, [r7, #12]
 8006884:	689a      	ldr	r2, [r3, #8]
 8006886:	68fb      	ldr	r3, [r7, #12]
 8006888:	685b      	ldr	r3, [r3, #4]
 800688a:	429a      	cmp	r2, r3
 800688c:	d32b      	bcc.n	80068e6 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800688e:	68fb      	ldr	r3, [r7, #12]
 8006890:	681a      	ldr	r2, [r3, #0]
 8006892:	68fb      	ldr	r3, [r7, #12]
 8006894:	609a      	str	r2, [r3, #8]
 8006896:	e026      	b.n	80068e6 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006898:	68fb      	ldr	r3, [r7, #12]
 800689a:	68d8      	ldr	r0, [r3, #12]
 800689c:	68fb      	ldr	r3, [r7, #12]
 800689e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80068a0:	461a      	mov	r2, r3
 80068a2:	68b9      	ldr	r1, [r7, #8]
 80068a4:	f002 f89c 	bl	80089e0 <memcpy>
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
 80068a8:	68fb      	ldr	r3, [r7, #12]
 80068aa:	68da      	ldr	r2, [r3, #12]
 80068ac:	68fb      	ldr	r3, [r7, #12]
 80068ae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80068b0:	425b      	negs	r3, r3
 80068b2:	441a      	add	r2, r3
 80068b4:	68fb      	ldr	r3, [r7, #12]
 80068b6:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80068b8:	68fb      	ldr	r3, [r7, #12]
 80068ba:	68da      	ldr	r2, [r3, #12]
 80068bc:	68fb      	ldr	r3, [r7, #12]
 80068be:	681b      	ldr	r3, [r3, #0]
 80068c0:	429a      	cmp	r2, r3
 80068c2:	d207      	bcs.n	80068d4 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.pcReadFrom = ( pxQueue->pcTail - pxQueue->uxItemSize );
 80068c4:	68fb      	ldr	r3, [r7, #12]
 80068c6:	685a      	ldr	r2, [r3, #4]
 80068c8:	68fb      	ldr	r3, [r7, #12]
 80068ca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80068cc:	425b      	negs	r3, r3
 80068ce:	441a      	add	r2, r3
 80068d0:	68fb      	ldr	r3, [r7, #12]
 80068d2:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 80068d4:	687b      	ldr	r3, [r7, #4]
 80068d6:	2b02      	cmp	r3, #2
 80068d8:	d105      	bne.n	80068e6 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80068da:	693b      	ldr	r3, [r7, #16]
 80068dc:	2b00      	cmp	r3, #0
 80068de:	d002      	beq.n	80068e6 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 80068e0:	693b      	ldr	r3, [r7, #16]
 80068e2:	3b01      	subs	r3, #1
 80068e4:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80068e6:	693b      	ldr	r3, [r7, #16]
 80068e8:	1c5a      	adds	r2, r3, #1
 80068ea:	68fb      	ldr	r3, [r7, #12]
 80068ec:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 80068ee:	697b      	ldr	r3, [r7, #20]
}
 80068f0:	4618      	mov	r0, r3
 80068f2:	3718      	adds	r7, #24
 80068f4:	46bd      	mov	sp, r7
 80068f6:	bd80      	pop	{r7, pc}

080068f8 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 80068f8:	b580      	push	{r7, lr}
 80068fa:	b082      	sub	sp, #8
 80068fc:	af00      	add	r7, sp, #0
 80068fe:	6078      	str	r0, [r7, #4]
 8006900:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8006902:	687b      	ldr	r3, [r7, #4]
 8006904:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006906:	2b00      	cmp	r3, #0
 8006908:	d018      	beq.n	800693c <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.pcReadFrom += pxQueue->uxItemSize;
 800690a:	687b      	ldr	r3, [r7, #4]
 800690c:	68da      	ldr	r2, [r3, #12]
 800690e:	687b      	ldr	r3, [r7, #4]
 8006910:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006912:	441a      	add	r2, r3
 8006914:	687b      	ldr	r3, [r7, #4]
 8006916:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.pcReadFrom >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8006918:	687b      	ldr	r3, [r7, #4]
 800691a:	68da      	ldr	r2, [r3, #12]
 800691c:	687b      	ldr	r3, [r7, #4]
 800691e:	685b      	ldr	r3, [r3, #4]
 8006920:	429a      	cmp	r2, r3
 8006922:	d303      	bcc.n	800692c <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.pcReadFrom = pxQueue->pcHead;
 8006924:	687b      	ldr	r3, [r7, #4]
 8006926:	681a      	ldr	r2, [r3, #0]
 8006928:	687b      	ldr	r3, [r7, #4]
 800692a:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0. */
 800692c:	687b      	ldr	r3, [r7, #4]
 800692e:	68d9      	ldr	r1, [r3, #12]
 8006930:	687b      	ldr	r3, [r7, #4]
 8006932:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006934:	461a      	mov	r2, r3
 8006936:	6838      	ldr	r0, [r7, #0]
 8006938:	f002 f852 	bl	80089e0 <memcpy>
	}
}
 800693c:	bf00      	nop
 800693e:	3708      	adds	r7, #8
 8006940:	46bd      	mov	sp, r7
 8006942:	bd80      	pop	{r7, pc}

08006944 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8006944:	b580      	push	{r7, lr}
 8006946:	b084      	sub	sp, #16
 8006948:	af00      	add	r7, sp, #0
 800694a:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800694c:	f001 fd22 	bl	8008394 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8006950:	687b      	ldr	r3, [r7, #4]
 8006952:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8006956:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8006958:	e011      	b.n	800697e <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800695a:	687b      	ldr	r3, [r7, #4]
 800695c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800695e:	2b00      	cmp	r3, #0
 8006960:	d012      	beq.n	8006988 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8006962:	687b      	ldr	r3, [r7, #4]
 8006964:	3324      	adds	r3, #36	; 0x24
 8006966:	4618      	mov	r0, r3
 8006968:	f000 fe34 	bl	80075d4 <xTaskRemoveFromEventList>
 800696c:	4603      	mov	r3, r0
 800696e:	2b00      	cmp	r3, #0
 8006970:	d001      	beq.n	8006976 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8006972:	f000 ff0b 	bl	800778c <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8006976:	7bfb      	ldrb	r3, [r7, #15]
 8006978:	3b01      	subs	r3, #1
 800697a:	b2db      	uxtb	r3, r3
 800697c:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800697e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8006982:	2b00      	cmp	r3, #0
 8006984:	dce9      	bgt.n	800695a <prvUnlockQueue+0x16>
 8006986:	e000      	b.n	800698a <prvUnlockQueue+0x46>
					break;
 8006988:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800698a:	687b      	ldr	r3, [r7, #4]
 800698c:	22ff      	movs	r2, #255	; 0xff
 800698e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 8006992:	f001 fd2f 	bl	80083f4 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8006996:	f001 fcfd 	bl	8008394 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800699a:	687b      	ldr	r3, [r7, #4]
 800699c:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80069a0:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 80069a2:	e011      	b.n	80069c8 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80069a4:	687b      	ldr	r3, [r7, #4]
 80069a6:	691b      	ldr	r3, [r3, #16]
 80069a8:	2b00      	cmp	r3, #0
 80069aa:	d012      	beq.n	80069d2 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80069ac:	687b      	ldr	r3, [r7, #4]
 80069ae:	3310      	adds	r3, #16
 80069b0:	4618      	mov	r0, r3
 80069b2:	f000 fe0f 	bl	80075d4 <xTaskRemoveFromEventList>
 80069b6:	4603      	mov	r3, r0
 80069b8:	2b00      	cmp	r3, #0
 80069ba:	d001      	beq.n	80069c0 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 80069bc:	f000 fee6 	bl	800778c <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 80069c0:	7bbb      	ldrb	r3, [r7, #14]
 80069c2:	3b01      	subs	r3, #1
 80069c4:	b2db      	uxtb	r3, r3
 80069c6:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 80069c8:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80069cc:	2b00      	cmp	r3, #0
 80069ce:	dce9      	bgt.n	80069a4 <prvUnlockQueue+0x60>
 80069d0:	e000      	b.n	80069d4 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 80069d2:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 80069d4:	687b      	ldr	r3, [r7, #4]
 80069d6:	22ff      	movs	r2, #255	; 0xff
 80069d8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 80069dc:	f001 fd0a 	bl	80083f4 <vPortExitCritical>
}
 80069e0:	bf00      	nop
 80069e2:	3710      	adds	r7, #16
 80069e4:	46bd      	mov	sp, r7
 80069e6:	bd80      	pop	{r7, pc}

080069e8 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 80069e8:	b580      	push	{r7, lr}
 80069ea:	b084      	sub	sp, #16
 80069ec:	af00      	add	r7, sp, #0
 80069ee:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80069f0:	f001 fcd0 	bl	8008394 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 80069f4:	687b      	ldr	r3, [r7, #4]
 80069f6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80069f8:	2b00      	cmp	r3, #0
 80069fa:	d102      	bne.n	8006a02 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 80069fc:	2301      	movs	r3, #1
 80069fe:	60fb      	str	r3, [r7, #12]
 8006a00:	e001      	b.n	8006a06 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8006a02:	2300      	movs	r3, #0
 8006a04:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8006a06:	f001 fcf5 	bl	80083f4 <vPortExitCritical>

	return xReturn;
 8006a0a:	68fb      	ldr	r3, [r7, #12]
}
 8006a0c:	4618      	mov	r0, r3
 8006a0e:	3710      	adds	r7, #16
 8006a10:	46bd      	mov	sp, r7
 8006a12:	bd80      	pop	{r7, pc}

08006a14 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8006a14:	b580      	push	{r7, lr}
 8006a16:	b084      	sub	sp, #16
 8006a18:	af00      	add	r7, sp, #0
 8006a1a:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8006a1c:	f001 fcba 	bl	8008394 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8006a20:	687b      	ldr	r3, [r7, #4]
 8006a22:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006a24:	687b      	ldr	r3, [r7, #4]
 8006a26:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006a28:	429a      	cmp	r2, r3
 8006a2a:	d102      	bne.n	8006a32 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8006a2c:	2301      	movs	r3, #1
 8006a2e:	60fb      	str	r3, [r7, #12]
 8006a30:	e001      	b.n	8006a36 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8006a32:	2300      	movs	r3, #0
 8006a34:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8006a36:	f001 fcdd 	bl	80083f4 <vPortExitCritical>

	return xReturn;
 8006a3a:	68fb      	ldr	r3, [r7, #12]
}
 8006a3c:	4618      	mov	r0, r3
 8006a3e:	3710      	adds	r7, #16
 8006a40:	46bd      	mov	sp, r7
 8006a42:	bd80      	pop	{r7, pc}

08006a44 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8006a44:	b480      	push	{r7}
 8006a46:	b085      	sub	sp, #20
 8006a48:	af00      	add	r7, sp, #0
 8006a4a:	6078      	str	r0, [r7, #4]
 8006a4c:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8006a4e:	2300      	movs	r3, #0
 8006a50:	60fb      	str	r3, [r7, #12]
 8006a52:	e014      	b.n	8006a7e <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8006a54:	4a0f      	ldr	r2, [pc, #60]	; (8006a94 <vQueueAddToRegistry+0x50>)
 8006a56:	68fb      	ldr	r3, [r7, #12]
 8006a58:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8006a5c:	2b00      	cmp	r3, #0
 8006a5e:	d10b      	bne.n	8006a78 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8006a60:	490c      	ldr	r1, [pc, #48]	; (8006a94 <vQueueAddToRegistry+0x50>)
 8006a62:	68fb      	ldr	r3, [r7, #12]
 8006a64:	683a      	ldr	r2, [r7, #0]
 8006a66:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8006a6a:	4a0a      	ldr	r2, [pc, #40]	; (8006a94 <vQueueAddToRegistry+0x50>)
 8006a6c:	68fb      	ldr	r3, [r7, #12]
 8006a6e:	00db      	lsls	r3, r3, #3
 8006a70:	4413      	add	r3, r2
 8006a72:	687a      	ldr	r2, [r7, #4]
 8006a74:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8006a76:	e006      	b.n	8006a86 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8006a78:	68fb      	ldr	r3, [r7, #12]
 8006a7a:	3301      	adds	r3, #1
 8006a7c:	60fb      	str	r3, [r7, #12]
 8006a7e:	68fb      	ldr	r3, [r7, #12]
 8006a80:	2b07      	cmp	r3, #7
 8006a82:	d9e7      	bls.n	8006a54 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8006a84:	bf00      	nop
 8006a86:	bf00      	nop
 8006a88:	3714      	adds	r7, #20
 8006a8a:	46bd      	mov	sp, r7
 8006a8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a90:	4770      	bx	lr
 8006a92:	bf00      	nop
 8006a94:	20002528 	.word	0x20002528

08006a98 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8006a98:	b580      	push	{r7, lr}
 8006a9a:	b086      	sub	sp, #24
 8006a9c:	af00      	add	r7, sp, #0
 8006a9e:	60f8      	str	r0, [r7, #12]
 8006aa0:	60b9      	str	r1, [r7, #8]
 8006aa2:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8006aa4:	68fb      	ldr	r3, [r7, #12]
 8006aa6:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8006aa8:	f001 fc74 	bl	8008394 <vPortEnterCritical>
 8006aac:	697b      	ldr	r3, [r7, #20]
 8006aae:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8006ab2:	b25b      	sxtb	r3, r3
 8006ab4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006ab8:	d103      	bne.n	8006ac2 <vQueueWaitForMessageRestricted+0x2a>
 8006aba:	697b      	ldr	r3, [r7, #20]
 8006abc:	2200      	movs	r2, #0
 8006abe:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006ac2:	697b      	ldr	r3, [r7, #20]
 8006ac4:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8006ac8:	b25b      	sxtb	r3, r3
 8006aca:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006ace:	d103      	bne.n	8006ad8 <vQueueWaitForMessageRestricted+0x40>
 8006ad0:	697b      	ldr	r3, [r7, #20]
 8006ad2:	2200      	movs	r2, #0
 8006ad4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8006ad8:	f001 fc8c 	bl	80083f4 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8006adc:	697b      	ldr	r3, [r7, #20]
 8006ade:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006ae0:	2b00      	cmp	r3, #0
 8006ae2:	d106      	bne.n	8006af2 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8006ae4:	697b      	ldr	r3, [r7, #20]
 8006ae6:	3324      	adds	r3, #36	; 0x24
 8006ae8:	687a      	ldr	r2, [r7, #4]
 8006aea:	68b9      	ldr	r1, [r7, #8]
 8006aec:	4618      	mov	r0, r3
 8006aee:	f000 fd45 	bl	800757c <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8006af2:	6978      	ldr	r0, [r7, #20]
 8006af4:	f7ff ff26 	bl	8006944 <prvUnlockQueue>
	}
 8006af8:	bf00      	nop
 8006afa:	3718      	adds	r7, #24
 8006afc:	46bd      	mov	sp, r7
 8006afe:	bd80      	pop	{r7, pc}

08006b00 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8006b00:	b580      	push	{r7, lr}
 8006b02:	b08e      	sub	sp, #56	; 0x38
 8006b04:	af04      	add	r7, sp, #16
 8006b06:	60f8      	str	r0, [r7, #12]
 8006b08:	60b9      	str	r1, [r7, #8]
 8006b0a:	607a      	str	r2, [r7, #4]
 8006b0c:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8006b0e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006b10:	2b00      	cmp	r3, #0
 8006b12:	d10a      	bne.n	8006b2a <xTaskCreateStatic+0x2a>
	__asm volatile
 8006b14:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006b18:	f383 8811 	msr	BASEPRI, r3
 8006b1c:	f3bf 8f6f 	isb	sy
 8006b20:	f3bf 8f4f 	dsb	sy
 8006b24:	623b      	str	r3, [r7, #32]
}
 8006b26:	bf00      	nop
 8006b28:	e7fe      	b.n	8006b28 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8006b2a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006b2c:	2b00      	cmp	r3, #0
 8006b2e:	d10a      	bne.n	8006b46 <xTaskCreateStatic+0x46>
	__asm volatile
 8006b30:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006b34:	f383 8811 	msr	BASEPRI, r3
 8006b38:	f3bf 8f6f 	isb	sy
 8006b3c:	f3bf 8f4f 	dsb	sy
 8006b40:	61fb      	str	r3, [r7, #28]
}
 8006b42:	bf00      	nop
 8006b44:	e7fe      	b.n	8006b44 <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8006b46:	235c      	movs	r3, #92	; 0x5c
 8006b48:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8006b4a:	693b      	ldr	r3, [r7, #16]
 8006b4c:	2b5c      	cmp	r3, #92	; 0x5c
 8006b4e:	d00a      	beq.n	8006b66 <xTaskCreateStatic+0x66>
	__asm volatile
 8006b50:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006b54:	f383 8811 	msr	BASEPRI, r3
 8006b58:	f3bf 8f6f 	isb	sy
 8006b5c:	f3bf 8f4f 	dsb	sy
 8006b60:	61bb      	str	r3, [r7, #24]
}
 8006b62:	bf00      	nop
 8006b64:	e7fe      	b.n	8006b64 <xTaskCreateStatic+0x64>
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8006b66:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006b68:	2b00      	cmp	r3, #0
 8006b6a:	d01e      	beq.n	8006baa <xTaskCreateStatic+0xaa>
 8006b6c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006b6e:	2b00      	cmp	r3, #0
 8006b70:	d01b      	beq.n	8006baa <xTaskCreateStatic+0xaa>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8006b72:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006b74:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8006b76:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006b78:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8006b7a:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8006b7c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006b7e:	2202      	movs	r2, #2
 8006b80:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8006b84:	2300      	movs	r3, #0
 8006b86:	9303      	str	r3, [sp, #12]
 8006b88:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006b8a:	9302      	str	r3, [sp, #8]
 8006b8c:	f107 0314 	add.w	r3, r7, #20
 8006b90:	9301      	str	r3, [sp, #4]
 8006b92:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006b94:	9300      	str	r3, [sp, #0]
 8006b96:	683b      	ldr	r3, [r7, #0]
 8006b98:	687a      	ldr	r2, [r7, #4]
 8006b9a:	68b9      	ldr	r1, [r7, #8]
 8006b9c:	68f8      	ldr	r0, [r7, #12]
 8006b9e:	f000 f850 	bl	8006c42 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8006ba2:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8006ba4:	f000 f8d4 	bl	8006d50 <prvAddNewTaskToReadyList>
 8006ba8:	e001      	b.n	8006bae <xTaskCreateStatic+0xae>
		}
		else
		{
			xReturn = NULL;
 8006baa:	2300      	movs	r3, #0
 8006bac:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8006bae:	697b      	ldr	r3, [r7, #20]
	}
 8006bb0:	4618      	mov	r0, r3
 8006bb2:	3728      	adds	r7, #40	; 0x28
 8006bb4:	46bd      	mov	sp, r7
 8006bb6:	bd80      	pop	{r7, pc}

08006bb8 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8006bb8:	b580      	push	{r7, lr}
 8006bba:	b08c      	sub	sp, #48	; 0x30
 8006bbc:	af04      	add	r7, sp, #16
 8006bbe:	60f8      	str	r0, [r7, #12]
 8006bc0:	60b9      	str	r1, [r7, #8]
 8006bc2:	603b      	str	r3, [r7, #0]
 8006bc4:	4613      	mov	r3, r2
 8006bc6:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006bc8:	88fb      	ldrh	r3, [r7, #6]
 8006bca:	009b      	lsls	r3, r3, #2
 8006bcc:	4618      	mov	r0, r3
 8006bce:	f001 fd03 	bl	80085d8 <pvPortMalloc>
 8006bd2:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8006bd4:	697b      	ldr	r3, [r7, #20]
 8006bd6:	2b00      	cmp	r3, #0
 8006bd8:	d00e      	beq.n	8006bf8 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e961 MISRA exception as the casts are only redundant for some paths. */
 8006bda:	205c      	movs	r0, #92	; 0x5c
 8006bdc:	f001 fcfc 	bl	80085d8 <pvPortMalloc>
 8006be0:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8006be2:	69fb      	ldr	r3, [r7, #28]
 8006be4:	2b00      	cmp	r3, #0
 8006be6:	d003      	beq.n	8006bf0 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8006be8:	69fb      	ldr	r3, [r7, #28]
 8006bea:	697a      	ldr	r2, [r7, #20]
 8006bec:	631a      	str	r2, [r3, #48]	; 0x30
 8006bee:	e005      	b.n	8006bfc <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8006bf0:	6978      	ldr	r0, [r7, #20]
 8006bf2:	f001 fdb5 	bl	8008760 <vPortFree>
 8006bf6:	e001      	b.n	8006bfc <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8006bf8:	2300      	movs	r3, #0
 8006bfa:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8006bfc:	69fb      	ldr	r3, [r7, #28]
 8006bfe:	2b00      	cmp	r3, #0
 8006c00:	d017      	beq.n	8006c32 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8006c02:	69fb      	ldr	r3, [r7, #28]
 8006c04:	2200      	movs	r2, #0
 8006c06:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8006c0a:	88fa      	ldrh	r2, [r7, #6]
 8006c0c:	2300      	movs	r3, #0
 8006c0e:	9303      	str	r3, [sp, #12]
 8006c10:	69fb      	ldr	r3, [r7, #28]
 8006c12:	9302      	str	r3, [sp, #8]
 8006c14:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006c16:	9301      	str	r3, [sp, #4]
 8006c18:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006c1a:	9300      	str	r3, [sp, #0]
 8006c1c:	683b      	ldr	r3, [r7, #0]
 8006c1e:	68b9      	ldr	r1, [r7, #8]
 8006c20:	68f8      	ldr	r0, [r7, #12]
 8006c22:	f000 f80e 	bl	8006c42 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8006c26:	69f8      	ldr	r0, [r7, #28]
 8006c28:	f000 f892 	bl	8006d50 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8006c2c:	2301      	movs	r3, #1
 8006c2e:	61bb      	str	r3, [r7, #24]
 8006c30:	e002      	b.n	8006c38 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8006c32:	f04f 33ff 	mov.w	r3, #4294967295
 8006c36:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8006c38:	69bb      	ldr	r3, [r7, #24]
	}
 8006c3a:	4618      	mov	r0, r3
 8006c3c:	3720      	adds	r7, #32
 8006c3e:	46bd      	mov	sp, r7
 8006c40:	bd80      	pop	{r7, pc}

08006c42 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8006c42:	b580      	push	{r7, lr}
 8006c44:	b088      	sub	sp, #32
 8006c46:	af00      	add	r7, sp, #0
 8006c48:	60f8      	str	r0, [r7, #12]
 8006c4a:	60b9      	str	r1, [r7, #8]
 8006c4c:	607a      	str	r2, [r7, #4]
 8006c4e:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8006c50:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006c52:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8006c54:	687b      	ldr	r3, [r7, #4]
 8006c56:	009b      	lsls	r3, r3, #2
 8006c58:	461a      	mov	r2, r3
 8006c5a:	21a5      	movs	r1, #165	; 0xa5
 8006c5c:	f001 fece 	bl	80089fc <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
 8006c60:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006c62:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006c64:	687b      	ldr	r3, [r7, #4]
 8006c66:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8006c6a:	3b01      	subs	r3, #1
 8006c6c:	009b      	lsls	r3, r3, #2
 8006c6e:	4413      	add	r3, r2
 8006c70:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
 8006c72:	69bb      	ldr	r3, [r7, #24]
 8006c74:	f023 0307 	bic.w	r3, r3, #7
 8006c78:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8006c7a:	69bb      	ldr	r3, [r7, #24]
 8006c7c:	f003 0307 	and.w	r3, r3, #7
 8006c80:	2b00      	cmp	r3, #0
 8006c82:	d00a      	beq.n	8006c9a <prvInitialiseNewTask+0x58>
	__asm volatile
 8006c84:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006c88:	f383 8811 	msr	BASEPRI, r3
 8006c8c:	f3bf 8f6f 	isb	sy
 8006c90:	f3bf 8f4f 	dsb	sy
 8006c94:	617b      	str	r3, [r7, #20]
}
 8006c96:	bf00      	nop
 8006c98:	e7fe      	b.n	8006c98 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8006c9a:	2300      	movs	r3, #0
 8006c9c:	61fb      	str	r3, [r7, #28]
 8006c9e:	e012      	b.n	8006cc6 <prvInitialiseNewTask+0x84>
	{
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8006ca0:	68ba      	ldr	r2, [r7, #8]
 8006ca2:	69fb      	ldr	r3, [r7, #28]
 8006ca4:	4413      	add	r3, r2
 8006ca6:	7819      	ldrb	r1, [r3, #0]
 8006ca8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006caa:	69fb      	ldr	r3, [r7, #28]
 8006cac:	4413      	add	r3, r2
 8006cae:	3334      	adds	r3, #52	; 0x34
 8006cb0:	460a      	mov	r2, r1
 8006cb2:	701a      	strb	r2, [r3, #0]

		/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
		configMAX_TASK_NAME_LEN characters just in case the memory after the
		string is not accessible (extremely unlikely). */
		if( pcName[ x ] == 0x00 )
 8006cb4:	68ba      	ldr	r2, [r7, #8]
 8006cb6:	69fb      	ldr	r3, [r7, #28]
 8006cb8:	4413      	add	r3, r2
 8006cba:	781b      	ldrb	r3, [r3, #0]
 8006cbc:	2b00      	cmp	r3, #0
 8006cbe:	d006      	beq.n	8006cce <prvInitialiseNewTask+0x8c>
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8006cc0:	69fb      	ldr	r3, [r7, #28]
 8006cc2:	3301      	adds	r3, #1
 8006cc4:	61fb      	str	r3, [r7, #28]
 8006cc6:	69fb      	ldr	r3, [r7, #28]
 8006cc8:	2b0f      	cmp	r3, #15
 8006cca:	d9e9      	bls.n	8006ca0 <prvInitialiseNewTask+0x5e>
 8006ccc:	e000      	b.n	8006cd0 <prvInitialiseNewTask+0x8e>
		{
			break;
 8006cce:	bf00      	nop
		}
	}

	/* Ensure the name string is terminated in the case that the string length
	was greater or equal to configMAX_TASK_NAME_LEN. */
	pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8006cd0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006cd2:	2200      	movs	r2, #0
 8006cd4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8006cd8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006cda:	2b37      	cmp	r3, #55	; 0x37
 8006cdc:	d901      	bls.n	8006ce2 <prvInitialiseNewTask+0xa0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8006cde:	2337      	movs	r3, #55	; 0x37
 8006ce0:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8006ce2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006ce4:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8006ce6:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8006ce8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006cea:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8006cec:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8006cee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006cf0:	2200      	movs	r2, #0
 8006cf2:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8006cf4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006cf6:	3304      	adds	r3, #4
 8006cf8:	4618      	mov	r0, r3
 8006cfa:	f7ff f987 	bl	800600c <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8006cfe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006d00:	3318      	adds	r3, #24
 8006d02:	4618      	mov	r0, r3
 8006d04:	f7ff f982 	bl	800600c <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8006d08:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006d0a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006d0c:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006d0e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006d10:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8006d14:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006d16:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8006d18:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006d1a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006d1c:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8006d1e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006d20:	2200      	movs	r2, #0
 8006d22:	655a      	str	r2, [r3, #84]	; 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8006d24:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006d26:	2200      	movs	r2, #0
 8006d28:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters, xRunPrivileged );
	}
	#else /* portUSING_MPU_WRAPPERS */
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8006d2c:	683a      	ldr	r2, [r7, #0]
 8006d2e:	68f9      	ldr	r1, [r7, #12]
 8006d30:	69b8      	ldr	r0, [r7, #24]
 8006d32:	f001 fa05 	bl	8008140 <pxPortInitialiseStack>
 8006d36:	4602      	mov	r2, r0
 8006d38:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006d3a:	601a      	str	r2, [r3, #0]
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( ( void * ) pxCreatedTask != NULL )
 8006d3c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006d3e:	2b00      	cmp	r3, #0
 8006d40:	d002      	beq.n	8006d48 <prvInitialiseNewTask+0x106>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8006d42:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006d44:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006d46:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8006d48:	bf00      	nop
 8006d4a:	3720      	adds	r7, #32
 8006d4c:	46bd      	mov	sp, r7
 8006d4e:	bd80      	pop	{r7, pc}

08006d50 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8006d50:	b580      	push	{r7, lr}
 8006d52:	b082      	sub	sp, #8
 8006d54:	af00      	add	r7, sp, #0
 8006d56:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8006d58:	f001 fb1c 	bl	8008394 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8006d5c:	4b2d      	ldr	r3, [pc, #180]	; (8006e14 <prvAddNewTaskToReadyList+0xc4>)
 8006d5e:	681b      	ldr	r3, [r3, #0]
 8006d60:	3301      	adds	r3, #1
 8006d62:	4a2c      	ldr	r2, [pc, #176]	; (8006e14 <prvAddNewTaskToReadyList+0xc4>)
 8006d64:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8006d66:	4b2c      	ldr	r3, [pc, #176]	; (8006e18 <prvAddNewTaskToReadyList+0xc8>)
 8006d68:	681b      	ldr	r3, [r3, #0]
 8006d6a:	2b00      	cmp	r3, #0
 8006d6c:	d109      	bne.n	8006d82 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8006d6e:	4a2a      	ldr	r2, [pc, #168]	; (8006e18 <prvAddNewTaskToReadyList+0xc8>)
 8006d70:	687b      	ldr	r3, [r7, #4]
 8006d72:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8006d74:	4b27      	ldr	r3, [pc, #156]	; (8006e14 <prvAddNewTaskToReadyList+0xc4>)
 8006d76:	681b      	ldr	r3, [r3, #0]
 8006d78:	2b01      	cmp	r3, #1
 8006d7a:	d110      	bne.n	8006d9e <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8006d7c:	f000 fd2a 	bl	80077d4 <prvInitialiseTaskLists>
 8006d80:	e00d      	b.n	8006d9e <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8006d82:	4b26      	ldr	r3, [pc, #152]	; (8006e1c <prvAddNewTaskToReadyList+0xcc>)
 8006d84:	681b      	ldr	r3, [r3, #0]
 8006d86:	2b00      	cmp	r3, #0
 8006d88:	d109      	bne.n	8006d9e <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8006d8a:	4b23      	ldr	r3, [pc, #140]	; (8006e18 <prvAddNewTaskToReadyList+0xc8>)
 8006d8c:	681b      	ldr	r3, [r3, #0]
 8006d8e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006d90:	687b      	ldr	r3, [r7, #4]
 8006d92:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006d94:	429a      	cmp	r2, r3
 8006d96:	d802      	bhi.n	8006d9e <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8006d98:	4a1f      	ldr	r2, [pc, #124]	; (8006e18 <prvAddNewTaskToReadyList+0xc8>)
 8006d9a:	687b      	ldr	r3, [r7, #4]
 8006d9c:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8006d9e:	4b20      	ldr	r3, [pc, #128]	; (8006e20 <prvAddNewTaskToReadyList+0xd0>)
 8006da0:	681b      	ldr	r3, [r3, #0]
 8006da2:	3301      	adds	r3, #1
 8006da4:	4a1e      	ldr	r2, [pc, #120]	; (8006e20 <prvAddNewTaskToReadyList+0xd0>)
 8006da6:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8006da8:	4b1d      	ldr	r3, [pc, #116]	; (8006e20 <prvAddNewTaskToReadyList+0xd0>)
 8006daa:	681a      	ldr	r2, [r3, #0]
 8006dac:	687b      	ldr	r3, [r7, #4]
 8006dae:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8006db0:	687b      	ldr	r3, [r7, #4]
 8006db2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006db4:	4b1b      	ldr	r3, [pc, #108]	; (8006e24 <prvAddNewTaskToReadyList+0xd4>)
 8006db6:	681b      	ldr	r3, [r3, #0]
 8006db8:	429a      	cmp	r2, r3
 8006dba:	d903      	bls.n	8006dc4 <prvAddNewTaskToReadyList+0x74>
 8006dbc:	687b      	ldr	r3, [r7, #4]
 8006dbe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006dc0:	4a18      	ldr	r2, [pc, #96]	; (8006e24 <prvAddNewTaskToReadyList+0xd4>)
 8006dc2:	6013      	str	r3, [r2, #0]
 8006dc4:	687b      	ldr	r3, [r7, #4]
 8006dc6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006dc8:	4613      	mov	r3, r2
 8006dca:	009b      	lsls	r3, r3, #2
 8006dcc:	4413      	add	r3, r2
 8006dce:	009b      	lsls	r3, r3, #2
 8006dd0:	4a15      	ldr	r2, [pc, #84]	; (8006e28 <prvAddNewTaskToReadyList+0xd8>)
 8006dd2:	441a      	add	r2, r3
 8006dd4:	687b      	ldr	r3, [r7, #4]
 8006dd6:	3304      	adds	r3, #4
 8006dd8:	4619      	mov	r1, r3
 8006dda:	4610      	mov	r0, r2
 8006ddc:	f7ff f923 	bl	8006026 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8006de0:	f001 fb08 	bl	80083f4 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8006de4:	4b0d      	ldr	r3, [pc, #52]	; (8006e1c <prvAddNewTaskToReadyList+0xcc>)
 8006de6:	681b      	ldr	r3, [r3, #0]
 8006de8:	2b00      	cmp	r3, #0
 8006dea:	d00e      	beq.n	8006e0a <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8006dec:	4b0a      	ldr	r3, [pc, #40]	; (8006e18 <prvAddNewTaskToReadyList+0xc8>)
 8006dee:	681b      	ldr	r3, [r3, #0]
 8006df0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006df2:	687b      	ldr	r3, [r7, #4]
 8006df4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006df6:	429a      	cmp	r2, r3
 8006df8:	d207      	bcs.n	8006e0a <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8006dfa:	4b0c      	ldr	r3, [pc, #48]	; (8006e2c <prvAddNewTaskToReadyList+0xdc>)
 8006dfc:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006e00:	601a      	str	r2, [r3, #0]
 8006e02:	f3bf 8f4f 	dsb	sy
 8006e06:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8006e0a:	bf00      	nop
 8006e0c:	3708      	adds	r7, #8
 8006e0e:	46bd      	mov	sp, r7
 8006e10:	bd80      	pop	{r7, pc}
 8006e12:	bf00      	nop
 8006e14:	20000da8 	.word	0x20000da8
 8006e18:	200008d4 	.word	0x200008d4
 8006e1c:	20000db4 	.word	0x20000db4
 8006e20:	20000dc4 	.word	0x20000dc4
 8006e24:	20000db0 	.word	0x20000db0
 8006e28:	200008d8 	.word	0x200008d8
 8006e2c:	e000ed04 	.word	0xe000ed04

08006e30 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8006e30:	b580      	push	{r7, lr}
 8006e32:	b084      	sub	sp, #16
 8006e34:	af00      	add	r7, sp, #0
 8006e36:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8006e38:	2300      	movs	r3, #0
 8006e3a:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8006e3c:	687b      	ldr	r3, [r7, #4]
 8006e3e:	2b00      	cmp	r3, #0
 8006e40:	d017      	beq.n	8006e72 <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8006e42:	4b13      	ldr	r3, [pc, #76]	; (8006e90 <vTaskDelay+0x60>)
 8006e44:	681b      	ldr	r3, [r3, #0]
 8006e46:	2b00      	cmp	r3, #0
 8006e48:	d00a      	beq.n	8006e60 <vTaskDelay+0x30>
	__asm volatile
 8006e4a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006e4e:	f383 8811 	msr	BASEPRI, r3
 8006e52:	f3bf 8f6f 	isb	sy
 8006e56:	f3bf 8f4f 	dsb	sy
 8006e5a:	60bb      	str	r3, [r7, #8]
}
 8006e5c:	bf00      	nop
 8006e5e:	e7fe      	b.n	8006e5e <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8006e60:	f000 f990 	bl	8007184 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8006e64:	2100      	movs	r1, #0
 8006e66:	6878      	ldr	r0, [r7, #4]
 8006e68:	f000 fe04 	bl	8007a74 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8006e6c:	f000 f998 	bl	80071a0 <xTaskResumeAll>
 8006e70:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8006e72:	68fb      	ldr	r3, [r7, #12]
 8006e74:	2b00      	cmp	r3, #0
 8006e76:	d107      	bne.n	8006e88 <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 8006e78:	4b06      	ldr	r3, [pc, #24]	; (8006e94 <vTaskDelay+0x64>)
 8006e7a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006e7e:	601a      	str	r2, [r3, #0]
 8006e80:	f3bf 8f4f 	dsb	sy
 8006e84:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8006e88:	bf00      	nop
 8006e8a:	3710      	adds	r7, #16
 8006e8c:	46bd      	mov	sp, r7
 8006e8e:	bd80      	pop	{r7, pc}
 8006e90:	20000dd0 	.word	0x20000dd0
 8006e94:	e000ed04 	.word	0xe000ed04

08006e98 <vTaskSuspend>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskSuspend == 1 )

	void vTaskSuspend( TaskHandle_t xTaskToSuspend )
	{
 8006e98:	b580      	push	{r7, lr}
 8006e9a:	b084      	sub	sp, #16
 8006e9c:	af00      	add	r7, sp, #0
 8006e9e:	6078      	str	r0, [r7, #4]
	TCB_t *pxTCB;

		taskENTER_CRITICAL();
 8006ea0:	f001 fa78 	bl	8008394 <vPortEnterCritical>
		{
			/* If null is passed in here then it is the running task that is
			being suspended. */
			pxTCB = prvGetTCBFromHandle( xTaskToSuspend );
 8006ea4:	687b      	ldr	r3, [r7, #4]
 8006ea6:	2b00      	cmp	r3, #0
 8006ea8:	d102      	bne.n	8006eb0 <vTaskSuspend+0x18>
 8006eaa:	4b30      	ldr	r3, [pc, #192]	; (8006f6c <vTaskSuspend+0xd4>)
 8006eac:	681b      	ldr	r3, [r3, #0]
 8006eae:	e000      	b.n	8006eb2 <vTaskSuspend+0x1a>
 8006eb0:	687b      	ldr	r3, [r7, #4]
 8006eb2:	60fb      	str	r3, [r7, #12]

			traceTASK_SUSPEND( pxTCB );

			/* Remove task from the ready/delayed list and place in the
			suspended list. */
			if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8006eb4:	68fb      	ldr	r3, [r7, #12]
 8006eb6:	3304      	adds	r3, #4
 8006eb8:	4618      	mov	r0, r3
 8006eba:	f7ff f911 	bl	80060e0 <uxListRemove>
			{
				mtCOVERAGE_TEST_MARKER();
			}

			/* Is the task waiting on an event also? */
			if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8006ebe:	68fb      	ldr	r3, [r7, #12]
 8006ec0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006ec2:	2b00      	cmp	r3, #0
 8006ec4:	d004      	beq.n	8006ed0 <vTaskSuspend+0x38>
			{
				( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8006ec6:	68fb      	ldr	r3, [r7, #12]
 8006ec8:	3318      	adds	r3, #24
 8006eca:	4618      	mov	r0, r3
 8006ecc:	f7ff f908 	bl	80060e0 <uxListRemove>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			vListInsertEnd( &xSuspendedTaskList, &( pxTCB->xStateListItem ) );
 8006ed0:	68fb      	ldr	r3, [r7, #12]
 8006ed2:	3304      	adds	r3, #4
 8006ed4:	4619      	mov	r1, r3
 8006ed6:	4826      	ldr	r0, [pc, #152]	; (8006f70 <vTaskSuspend+0xd8>)
 8006ed8:	f7ff f8a5 	bl	8006026 <vListInsertEnd>

			#if( configUSE_TASK_NOTIFICATIONS == 1 )
			{
				if( pxTCB->ucNotifyState == taskWAITING_NOTIFICATION )
 8006edc:	68fb      	ldr	r3, [r7, #12]
 8006ede:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 8006ee2:	b2db      	uxtb	r3, r3
 8006ee4:	2b01      	cmp	r3, #1
 8006ee6:	d103      	bne.n	8006ef0 <vTaskSuspend+0x58>
				{
					/* The task was blocked to wait for a notification, but is
					now suspended, so no notification was received. */
					pxTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8006ee8:	68fb      	ldr	r3, [r7, #12]
 8006eea:	2200      	movs	r2, #0
 8006eec:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
				}
			}
			#endif
		}
		taskEXIT_CRITICAL();
 8006ef0:	f001 fa80 	bl	80083f4 <vPortExitCritical>

		if( xSchedulerRunning != pdFALSE )
 8006ef4:	4b1f      	ldr	r3, [pc, #124]	; (8006f74 <vTaskSuspend+0xdc>)
 8006ef6:	681b      	ldr	r3, [r3, #0]
 8006ef8:	2b00      	cmp	r3, #0
 8006efa:	d005      	beq.n	8006f08 <vTaskSuspend+0x70>
		{
			/* Reset the next expected unblock time in case it referred to the
			task that is now in the Suspended state. */
			taskENTER_CRITICAL();
 8006efc:	f001 fa4a 	bl	8008394 <vPortEnterCritical>
			{
				prvResetNextTaskUnblockTime();
 8006f00:	f000 fd06 	bl	8007910 <prvResetNextTaskUnblockTime>
			}
			taskEXIT_CRITICAL();
 8006f04:	f001 fa76 	bl	80083f4 <vPortExitCritical>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( pxTCB == pxCurrentTCB )
 8006f08:	4b18      	ldr	r3, [pc, #96]	; (8006f6c <vTaskSuspend+0xd4>)
 8006f0a:	681b      	ldr	r3, [r3, #0]
 8006f0c:	68fa      	ldr	r2, [r7, #12]
 8006f0e:	429a      	cmp	r2, r3
 8006f10:	d127      	bne.n	8006f62 <vTaskSuspend+0xca>
		{
			if( xSchedulerRunning != pdFALSE )
 8006f12:	4b18      	ldr	r3, [pc, #96]	; (8006f74 <vTaskSuspend+0xdc>)
 8006f14:	681b      	ldr	r3, [r3, #0]
 8006f16:	2b00      	cmp	r3, #0
 8006f18:	d017      	beq.n	8006f4a <vTaskSuspend+0xb2>
			{
				/* The current task has just been suspended. */
				configASSERT( uxSchedulerSuspended == 0 );
 8006f1a:	4b17      	ldr	r3, [pc, #92]	; (8006f78 <vTaskSuspend+0xe0>)
 8006f1c:	681b      	ldr	r3, [r3, #0]
 8006f1e:	2b00      	cmp	r3, #0
 8006f20:	d00a      	beq.n	8006f38 <vTaskSuspend+0xa0>
	__asm volatile
 8006f22:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006f26:	f383 8811 	msr	BASEPRI, r3
 8006f2a:	f3bf 8f6f 	isb	sy
 8006f2e:	f3bf 8f4f 	dsb	sy
 8006f32:	60bb      	str	r3, [r7, #8]
}
 8006f34:	bf00      	nop
 8006f36:	e7fe      	b.n	8006f36 <vTaskSuspend+0x9e>
				portYIELD_WITHIN_API();
 8006f38:	4b10      	ldr	r3, [pc, #64]	; (8006f7c <vTaskSuspend+0xe4>)
 8006f3a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006f3e:	601a      	str	r2, [r3, #0]
 8006f40:	f3bf 8f4f 	dsb	sy
 8006f44:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8006f48:	e00b      	b.n	8006f62 <vTaskSuspend+0xca>
				if( listCURRENT_LIST_LENGTH( &xSuspendedTaskList ) == uxCurrentNumberOfTasks )
 8006f4a:	4b09      	ldr	r3, [pc, #36]	; (8006f70 <vTaskSuspend+0xd8>)
 8006f4c:	681a      	ldr	r2, [r3, #0]
 8006f4e:	4b0c      	ldr	r3, [pc, #48]	; (8006f80 <vTaskSuspend+0xe8>)
 8006f50:	681b      	ldr	r3, [r3, #0]
 8006f52:	429a      	cmp	r2, r3
 8006f54:	d103      	bne.n	8006f5e <vTaskSuspend+0xc6>
					pxCurrentTCB = NULL;
 8006f56:	4b05      	ldr	r3, [pc, #20]	; (8006f6c <vTaskSuspend+0xd4>)
 8006f58:	2200      	movs	r2, #0
 8006f5a:	601a      	str	r2, [r3, #0]
	}
 8006f5c:	e001      	b.n	8006f62 <vTaskSuspend+0xca>
					vTaskSwitchContext();
 8006f5e:	f000 fa8b 	bl	8007478 <vTaskSwitchContext>
	}
 8006f62:	bf00      	nop
 8006f64:	3710      	adds	r7, #16
 8006f66:	46bd      	mov	sp, r7
 8006f68:	bd80      	pop	{r7, pc}
 8006f6a:	bf00      	nop
 8006f6c:	200008d4 	.word	0x200008d4
 8006f70:	20000d94 	.word	0x20000d94
 8006f74:	20000db4 	.word	0x20000db4
 8006f78:	20000dd0 	.word	0x20000dd0
 8006f7c:	e000ed04 	.word	0xe000ed04
 8006f80:	20000da8 	.word	0x20000da8

08006f84 <prvTaskIsTaskSuspended>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskSuspend == 1 )

	static BaseType_t prvTaskIsTaskSuspended( const TaskHandle_t xTask )
	{
 8006f84:	b480      	push	{r7}
 8006f86:	b087      	sub	sp, #28
 8006f88:	af00      	add	r7, sp, #0
 8006f8a:	6078      	str	r0, [r7, #4]
	BaseType_t xReturn = pdFALSE;
 8006f8c:	2300      	movs	r3, #0
 8006f8e:	617b      	str	r3, [r7, #20]
	const TCB_t * const pxTCB = ( TCB_t * ) xTask;
 8006f90:	687b      	ldr	r3, [r7, #4]
 8006f92:	613b      	str	r3, [r7, #16]

		/* Accesses xPendingReadyList so must be called from a critical
		section. */

		/* It does not make sense to check if the calling task is suspended. */
		configASSERT( xTask );
 8006f94:	687b      	ldr	r3, [r7, #4]
 8006f96:	2b00      	cmp	r3, #0
 8006f98:	d10a      	bne.n	8006fb0 <prvTaskIsTaskSuspended+0x2c>
	__asm volatile
 8006f9a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006f9e:	f383 8811 	msr	BASEPRI, r3
 8006fa2:	f3bf 8f6f 	isb	sy
 8006fa6:	f3bf 8f4f 	dsb	sy
 8006faa:	60fb      	str	r3, [r7, #12]
}
 8006fac:	bf00      	nop
 8006fae:	e7fe      	b.n	8006fae <prvTaskIsTaskSuspended+0x2a>

		/* Is the task being resumed actually in the suspended list? */
		if( listIS_CONTAINED_WITHIN( &xSuspendedTaskList, &( pxTCB->xStateListItem ) ) != pdFALSE )
 8006fb0:	693b      	ldr	r3, [r7, #16]
 8006fb2:	695b      	ldr	r3, [r3, #20]
 8006fb4:	4a0f      	ldr	r2, [pc, #60]	; (8006ff4 <prvTaskIsTaskSuspended+0x70>)
 8006fb6:	4293      	cmp	r3, r2
 8006fb8:	d101      	bne.n	8006fbe <prvTaskIsTaskSuspended+0x3a>
 8006fba:	2301      	movs	r3, #1
 8006fbc:	e000      	b.n	8006fc0 <prvTaskIsTaskSuspended+0x3c>
 8006fbe:	2300      	movs	r3, #0
 8006fc0:	2b00      	cmp	r3, #0
 8006fc2:	d00f      	beq.n	8006fe4 <prvTaskIsTaskSuspended+0x60>
		{
			/* Has the task already been resumed from within an ISR? */
			if( listIS_CONTAINED_WITHIN( &xPendingReadyList, &( pxTCB->xEventListItem ) ) == pdFALSE )
 8006fc4:	693b      	ldr	r3, [r7, #16]
 8006fc6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006fc8:	4a0b      	ldr	r2, [pc, #44]	; (8006ff8 <prvTaskIsTaskSuspended+0x74>)
 8006fca:	4293      	cmp	r3, r2
 8006fcc:	d00a      	beq.n	8006fe4 <prvTaskIsTaskSuspended+0x60>
			{
				/* Is it in the suspended list because it is in the	Suspended
				state, or because is is blocked with no timeout? */
				if( listIS_CONTAINED_WITHIN( NULL, &( pxTCB->xEventListItem ) ) != pdFALSE ) /*lint !e961.  The cast is only redundant when NULL is used. */
 8006fce:	693b      	ldr	r3, [r7, #16]
 8006fd0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006fd2:	2b00      	cmp	r3, #0
 8006fd4:	d101      	bne.n	8006fda <prvTaskIsTaskSuspended+0x56>
 8006fd6:	2301      	movs	r3, #1
 8006fd8:	e000      	b.n	8006fdc <prvTaskIsTaskSuspended+0x58>
 8006fda:	2300      	movs	r3, #0
 8006fdc:	2b00      	cmp	r3, #0
 8006fde:	d001      	beq.n	8006fe4 <prvTaskIsTaskSuspended+0x60>
				{
					xReturn = pdTRUE;
 8006fe0:	2301      	movs	r3, #1
 8006fe2:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8006fe4:	697b      	ldr	r3, [r7, #20]
	} /*lint !e818 xTask cannot be a pointer to const because it is a typedef. */
 8006fe6:	4618      	mov	r0, r3
 8006fe8:	371c      	adds	r7, #28
 8006fea:	46bd      	mov	sp, r7
 8006fec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ff0:	4770      	bx	lr
 8006ff2:	bf00      	nop
 8006ff4:	20000d94 	.word	0x20000d94
 8006ff8:	20000d68 	.word	0x20000d68

08006ffc <vTaskResume>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskSuspend == 1 )

	void vTaskResume( TaskHandle_t xTaskToResume )
	{
 8006ffc:	b580      	push	{r7, lr}
 8006ffe:	b084      	sub	sp, #16
 8007000:	af00      	add	r7, sp, #0
 8007002:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = ( TCB_t * ) xTaskToResume;
 8007004:	687b      	ldr	r3, [r7, #4]
 8007006:	60fb      	str	r3, [r7, #12]

		/* It does not make sense to resume the calling task. */
		configASSERT( xTaskToResume );
 8007008:	687b      	ldr	r3, [r7, #4]
 800700a:	2b00      	cmp	r3, #0
 800700c:	d10a      	bne.n	8007024 <vTaskResume+0x28>
	__asm volatile
 800700e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007012:	f383 8811 	msr	BASEPRI, r3
 8007016:	f3bf 8f6f 	isb	sy
 800701a:	f3bf 8f4f 	dsb	sy
 800701e:	60bb      	str	r3, [r7, #8]
}
 8007020:	bf00      	nop
 8007022:	e7fe      	b.n	8007022 <vTaskResume+0x26>

		/* The parameter cannot be NULL as it is impossible to resume the
		currently executing task. */
		if( ( pxTCB != NULL ) && ( pxTCB != pxCurrentTCB ) )
 8007024:	68fb      	ldr	r3, [r7, #12]
 8007026:	2b00      	cmp	r3, #0
 8007028:	d03a      	beq.n	80070a0 <vTaskResume+0xa4>
 800702a:	4b1f      	ldr	r3, [pc, #124]	; (80070a8 <vTaskResume+0xac>)
 800702c:	681b      	ldr	r3, [r3, #0]
 800702e:	68fa      	ldr	r2, [r7, #12]
 8007030:	429a      	cmp	r2, r3
 8007032:	d035      	beq.n	80070a0 <vTaskResume+0xa4>
		{
			taskENTER_CRITICAL();
 8007034:	f001 f9ae 	bl	8008394 <vPortEnterCritical>
			{
				if( prvTaskIsTaskSuspended( pxTCB ) != pdFALSE )
 8007038:	68f8      	ldr	r0, [r7, #12]
 800703a:	f7ff ffa3 	bl	8006f84 <prvTaskIsTaskSuspended>
 800703e:	4603      	mov	r3, r0
 8007040:	2b00      	cmp	r3, #0
 8007042:	d02b      	beq.n	800709c <vTaskResume+0xa0>
				{
					traceTASK_RESUME( pxTCB );

					/* The ready list can be accessed even if the scheduler is
					suspended because this is inside a critical section. */
					( void ) uxListRemove(  &( pxTCB->xStateListItem ) );
 8007044:	68fb      	ldr	r3, [r7, #12]
 8007046:	3304      	adds	r3, #4
 8007048:	4618      	mov	r0, r3
 800704a:	f7ff f849 	bl	80060e0 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800704e:	68fb      	ldr	r3, [r7, #12]
 8007050:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007052:	4b16      	ldr	r3, [pc, #88]	; (80070ac <vTaskResume+0xb0>)
 8007054:	681b      	ldr	r3, [r3, #0]
 8007056:	429a      	cmp	r2, r3
 8007058:	d903      	bls.n	8007062 <vTaskResume+0x66>
 800705a:	68fb      	ldr	r3, [r7, #12]
 800705c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800705e:	4a13      	ldr	r2, [pc, #76]	; (80070ac <vTaskResume+0xb0>)
 8007060:	6013      	str	r3, [r2, #0]
 8007062:	68fb      	ldr	r3, [r7, #12]
 8007064:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007066:	4613      	mov	r3, r2
 8007068:	009b      	lsls	r3, r3, #2
 800706a:	4413      	add	r3, r2
 800706c:	009b      	lsls	r3, r3, #2
 800706e:	4a10      	ldr	r2, [pc, #64]	; (80070b0 <vTaskResume+0xb4>)
 8007070:	441a      	add	r2, r3
 8007072:	68fb      	ldr	r3, [r7, #12]
 8007074:	3304      	adds	r3, #4
 8007076:	4619      	mov	r1, r3
 8007078:	4610      	mov	r0, r2
 800707a:	f7fe ffd4 	bl	8006026 <vListInsertEnd>

					/* A higher priority task may have just been resumed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800707e:	68fb      	ldr	r3, [r7, #12]
 8007080:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007082:	4b09      	ldr	r3, [pc, #36]	; (80070a8 <vTaskResume+0xac>)
 8007084:	681b      	ldr	r3, [r3, #0]
 8007086:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007088:	429a      	cmp	r2, r3
 800708a:	d307      	bcc.n	800709c <vTaskResume+0xa0>
					{
						/* This yield may not cause the task just resumed to run,
						but will leave the lists in the correct state for the
						next yield. */
						taskYIELD_IF_USING_PREEMPTION();
 800708c:	4b09      	ldr	r3, [pc, #36]	; (80070b4 <vTaskResume+0xb8>)
 800708e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007092:	601a      	str	r2, [r3, #0]
 8007094:	f3bf 8f4f 	dsb	sy
 8007098:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}
			}
			taskEXIT_CRITICAL();
 800709c:	f001 f9aa 	bl	80083f4 <vPortExitCritical>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80070a0:	bf00      	nop
 80070a2:	3710      	adds	r7, #16
 80070a4:	46bd      	mov	sp, r7
 80070a6:	bd80      	pop	{r7, pc}
 80070a8:	200008d4 	.word	0x200008d4
 80070ac:	20000db0 	.word	0x20000db0
 80070b0:	200008d8 	.word	0x200008d8
 80070b4:	e000ed04 	.word	0xe000ed04

080070b8 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 80070b8:	b580      	push	{r7, lr}
 80070ba:	b08a      	sub	sp, #40	; 0x28
 80070bc:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 80070be:	2300      	movs	r3, #0
 80070c0:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 80070c2:	2300      	movs	r3, #0
 80070c4:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 80070c6:	463a      	mov	r2, r7
 80070c8:	1d39      	adds	r1, r7, #4
 80070ca:	f107 0308 	add.w	r3, r7, #8
 80070ce:	4618      	mov	r0, r3
 80070d0:	f7fe ff48 	bl	8005f64 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 80070d4:	6839      	ldr	r1, [r7, #0]
 80070d6:	687b      	ldr	r3, [r7, #4]
 80070d8:	68ba      	ldr	r2, [r7, #8]
 80070da:	9202      	str	r2, [sp, #8]
 80070dc:	9301      	str	r3, [sp, #4]
 80070de:	2300      	movs	r3, #0
 80070e0:	9300      	str	r3, [sp, #0]
 80070e2:	2300      	movs	r3, #0
 80070e4:	460a      	mov	r2, r1
 80070e6:	4921      	ldr	r1, [pc, #132]	; (800716c <vTaskStartScheduler+0xb4>)
 80070e8:	4821      	ldr	r0, [pc, #132]	; (8007170 <vTaskStartScheduler+0xb8>)
 80070ea:	f7ff fd09 	bl	8006b00 <xTaskCreateStatic>
 80070ee:	4603      	mov	r3, r0
 80070f0:	4a20      	ldr	r2, [pc, #128]	; (8007174 <vTaskStartScheduler+0xbc>)
 80070f2:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												( tskIDLE_PRIORITY | portPRIVILEGE_BIT ),
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 80070f4:	4b1f      	ldr	r3, [pc, #124]	; (8007174 <vTaskStartScheduler+0xbc>)
 80070f6:	681b      	ldr	r3, [r3, #0]
 80070f8:	2b00      	cmp	r3, #0
 80070fa:	d002      	beq.n	8007102 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 80070fc:	2301      	movs	r3, #1
 80070fe:	617b      	str	r3, [r7, #20]
 8007100:	e001      	b.n	8007106 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8007102:	2300      	movs	r3, #0
 8007104:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8007106:	697b      	ldr	r3, [r7, #20]
 8007108:	2b01      	cmp	r3, #1
 800710a:	d102      	bne.n	8007112 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 800710c:	f000 fd06 	bl	8007b1c <xTimerCreateTimerTask>
 8007110:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8007112:	697b      	ldr	r3, [r7, #20]
 8007114:	2b01      	cmp	r3, #1
 8007116:	d116      	bne.n	8007146 <vTaskStartScheduler+0x8e>
	__asm volatile
 8007118:	f04f 0350 	mov.w	r3, #80	; 0x50
 800711c:	f383 8811 	msr	BASEPRI, r3
 8007120:	f3bf 8f6f 	isb	sy
 8007124:	f3bf 8f4f 	dsb	sy
 8007128:	613b      	str	r3, [r7, #16]
}
 800712a:	bf00      	nop
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800712c:	4b12      	ldr	r3, [pc, #72]	; (8007178 <vTaskStartScheduler+0xc0>)
 800712e:	f04f 32ff 	mov.w	r2, #4294967295
 8007132:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8007134:	4b11      	ldr	r3, [pc, #68]	; (800717c <vTaskStartScheduler+0xc4>)
 8007136:	2201      	movs	r2, #1
 8007138:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) 0U;
 800713a:	4b11      	ldr	r3, [pc, #68]	; (8007180 <vTaskStartScheduler+0xc8>)
 800713c:	2200      	movs	r2, #0
 800713e:	601a      	str	r2, [r3, #0]
		FreeRTOSConfig.h file. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8007140:	f001 f886 	bl	8008250 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8007144:	e00e      	b.n	8007164 <vTaskStartScheduler+0xac>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8007146:	697b      	ldr	r3, [r7, #20]
 8007148:	f1b3 3fff 	cmp.w	r3, #4294967295
 800714c:	d10a      	bne.n	8007164 <vTaskStartScheduler+0xac>
	__asm volatile
 800714e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007152:	f383 8811 	msr	BASEPRI, r3
 8007156:	f3bf 8f6f 	isb	sy
 800715a:	f3bf 8f4f 	dsb	sy
 800715e:	60fb      	str	r3, [r7, #12]
}
 8007160:	bf00      	nop
 8007162:	e7fe      	b.n	8007162 <vTaskStartScheduler+0xaa>
}
 8007164:	bf00      	nop
 8007166:	3718      	adds	r7, #24
 8007168:	46bd      	mov	sp, r7
 800716a:	bd80      	pop	{r7, pc}
 800716c:	0800b5e4 	.word	0x0800b5e4
 8007170:	080077a5 	.word	0x080077a5
 8007174:	20000dcc 	.word	0x20000dcc
 8007178:	20000dc8 	.word	0x20000dc8
 800717c:	20000db4 	.word	0x20000db4
 8007180:	20000dac 	.word	0x20000dac

08007184 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8007184:	b480      	push	{r7}
 8007186:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 8007188:	4b04      	ldr	r3, [pc, #16]	; (800719c <vTaskSuspendAll+0x18>)
 800718a:	681b      	ldr	r3, [r3, #0]
 800718c:	3301      	adds	r3, #1
 800718e:	4a03      	ldr	r2, [pc, #12]	; (800719c <vTaskSuspendAll+0x18>)
 8007190:	6013      	str	r3, [r2, #0]
}
 8007192:	bf00      	nop
 8007194:	46bd      	mov	sp, r7
 8007196:	f85d 7b04 	ldr.w	r7, [sp], #4
 800719a:	4770      	bx	lr
 800719c:	20000dd0 	.word	0x20000dd0

080071a0 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 80071a0:	b580      	push	{r7, lr}
 80071a2:	b084      	sub	sp, #16
 80071a4:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 80071a6:	2300      	movs	r3, #0
 80071a8:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 80071aa:	2300      	movs	r3, #0
 80071ac:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 80071ae:	4b42      	ldr	r3, [pc, #264]	; (80072b8 <xTaskResumeAll+0x118>)
 80071b0:	681b      	ldr	r3, [r3, #0]
 80071b2:	2b00      	cmp	r3, #0
 80071b4:	d10a      	bne.n	80071cc <xTaskResumeAll+0x2c>
	__asm volatile
 80071b6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80071ba:	f383 8811 	msr	BASEPRI, r3
 80071be:	f3bf 8f6f 	isb	sy
 80071c2:	f3bf 8f4f 	dsb	sy
 80071c6:	603b      	str	r3, [r7, #0]
}
 80071c8:	bf00      	nop
 80071ca:	e7fe      	b.n	80071ca <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 80071cc:	f001 f8e2 	bl	8008394 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 80071d0:	4b39      	ldr	r3, [pc, #228]	; (80072b8 <xTaskResumeAll+0x118>)
 80071d2:	681b      	ldr	r3, [r3, #0]
 80071d4:	3b01      	subs	r3, #1
 80071d6:	4a38      	ldr	r2, [pc, #224]	; (80072b8 <xTaskResumeAll+0x118>)
 80071d8:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80071da:	4b37      	ldr	r3, [pc, #220]	; (80072b8 <xTaskResumeAll+0x118>)
 80071dc:	681b      	ldr	r3, [r3, #0]
 80071de:	2b00      	cmp	r3, #0
 80071e0:	d162      	bne.n	80072a8 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 80071e2:	4b36      	ldr	r3, [pc, #216]	; (80072bc <xTaskResumeAll+0x11c>)
 80071e4:	681b      	ldr	r3, [r3, #0]
 80071e6:	2b00      	cmp	r3, #0
 80071e8:	d05e      	beq.n	80072a8 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80071ea:	e02f      	b.n	800724c <xTaskResumeAll+0xac>
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
 80071ec:	4b34      	ldr	r3, [pc, #208]	; (80072c0 <xTaskResumeAll+0x120>)
 80071ee:	68db      	ldr	r3, [r3, #12]
 80071f0:	68db      	ldr	r3, [r3, #12]
 80071f2:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80071f4:	68fb      	ldr	r3, [r7, #12]
 80071f6:	3318      	adds	r3, #24
 80071f8:	4618      	mov	r0, r3
 80071fa:	f7fe ff71 	bl	80060e0 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80071fe:	68fb      	ldr	r3, [r7, #12]
 8007200:	3304      	adds	r3, #4
 8007202:	4618      	mov	r0, r3
 8007204:	f7fe ff6c 	bl	80060e0 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8007208:	68fb      	ldr	r3, [r7, #12]
 800720a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800720c:	4b2d      	ldr	r3, [pc, #180]	; (80072c4 <xTaskResumeAll+0x124>)
 800720e:	681b      	ldr	r3, [r3, #0]
 8007210:	429a      	cmp	r2, r3
 8007212:	d903      	bls.n	800721c <xTaskResumeAll+0x7c>
 8007214:	68fb      	ldr	r3, [r7, #12]
 8007216:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007218:	4a2a      	ldr	r2, [pc, #168]	; (80072c4 <xTaskResumeAll+0x124>)
 800721a:	6013      	str	r3, [r2, #0]
 800721c:	68fb      	ldr	r3, [r7, #12]
 800721e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007220:	4613      	mov	r3, r2
 8007222:	009b      	lsls	r3, r3, #2
 8007224:	4413      	add	r3, r2
 8007226:	009b      	lsls	r3, r3, #2
 8007228:	4a27      	ldr	r2, [pc, #156]	; (80072c8 <xTaskResumeAll+0x128>)
 800722a:	441a      	add	r2, r3
 800722c:	68fb      	ldr	r3, [r7, #12]
 800722e:	3304      	adds	r3, #4
 8007230:	4619      	mov	r1, r3
 8007232:	4610      	mov	r0, r2
 8007234:	f7fe fef7 	bl	8006026 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8007238:	68fb      	ldr	r3, [r7, #12]
 800723a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800723c:	4b23      	ldr	r3, [pc, #140]	; (80072cc <xTaskResumeAll+0x12c>)
 800723e:	681b      	ldr	r3, [r3, #0]
 8007240:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007242:	429a      	cmp	r2, r3
 8007244:	d302      	bcc.n	800724c <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 8007246:	4b22      	ldr	r3, [pc, #136]	; (80072d0 <xTaskResumeAll+0x130>)
 8007248:	2201      	movs	r2, #1
 800724a:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800724c:	4b1c      	ldr	r3, [pc, #112]	; (80072c0 <xTaskResumeAll+0x120>)
 800724e:	681b      	ldr	r3, [r3, #0]
 8007250:	2b00      	cmp	r3, #0
 8007252:	d1cb      	bne.n	80071ec <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8007254:	68fb      	ldr	r3, [r7, #12]
 8007256:	2b00      	cmp	r3, #0
 8007258:	d001      	beq.n	800725e <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800725a:	f000 fb59 	bl	8007910 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 800725e:	4b1d      	ldr	r3, [pc, #116]	; (80072d4 <xTaskResumeAll+0x134>)
 8007260:	681b      	ldr	r3, [r3, #0]
 8007262:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 8007264:	687b      	ldr	r3, [r7, #4]
 8007266:	2b00      	cmp	r3, #0
 8007268:	d010      	beq.n	800728c <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800726a:	f000 f847 	bl	80072fc <xTaskIncrementTick>
 800726e:	4603      	mov	r3, r0
 8007270:	2b00      	cmp	r3, #0
 8007272:	d002      	beq.n	800727a <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 8007274:	4b16      	ldr	r3, [pc, #88]	; (80072d0 <xTaskResumeAll+0x130>)
 8007276:	2201      	movs	r2, #1
 8007278:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 800727a:	687b      	ldr	r3, [r7, #4]
 800727c:	3b01      	subs	r3, #1
 800727e:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 8007280:	687b      	ldr	r3, [r7, #4]
 8007282:	2b00      	cmp	r3, #0
 8007284:	d1f1      	bne.n	800726a <xTaskResumeAll+0xca>

						uxPendedTicks = 0;
 8007286:	4b13      	ldr	r3, [pc, #76]	; (80072d4 <xTaskResumeAll+0x134>)
 8007288:	2200      	movs	r2, #0
 800728a:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800728c:	4b10      	ldr	r3, [pc, #64]	; (80072d0 <xTaskResumeAll+0x130>)
 800728e:	681b      	ldr	r3, [r3, #0]
 8007290:	2b00      	cmp	r3, #0
 8007292:	d009      	beq.n	80072a8 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8007294:	2301      	movs	r3, #1
 8007296:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8007298:	4b0f      	ldr	r3, [pc, #60]	; (80072d8 <xTaskResumeAll+0x138>)
 800729a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800729e:	601a      	str	r2, [r3, #0]
 80072a0:	f3bf 8f4f 	dsb	sy
 80072a4:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80072a8:	f001 f8a4 	bl	80083f4 <vPortExitCritical>

	return xAlreadyYielded;
 80072ac:	68bb      	ldr	r3, [r7, #8]
}
 80072ae:	4618      	mov	r0, r3
 80072b0:	3710      	adds	r7, #16
 80072b2:	46bd      	mov	sp, r7
 80072b4:	bd80      	pop	{r7, pc}
 80072b6:	bf00      	nop
 80072b8:	20000dd0 	.word	0x20000dd0
 80072bc:	20000da8 	.word	0x20000da8
 80072c0:	20000d68 	.word	0x20000d68
 80072c4:	20000db0 	.word	0x20000db0
 80072c8:	200008d8 	.word	0x200008d8
 80072cc:	200008d4 	.word	0x200008d4
 80072d0:	20000dbc 	.word	0x20000dbc
 80072d4:	20000db8 	.word	0x20000db8
 80072d8:	e000ed04 	.word	0xe000ed04

080072dc <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 80072dc:	b480      	push	{r7}
 80072de:	b083      	sub	sp, #12
 80072e0:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 80072e2:	4b05      	ldr	r3, [pc, #20]	; (80072f8 <xTaskGetTickCount+0x1c>)
 80072e4:	681b      	ldr	r3, [r3, #0]
 80072e6:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 80072e8:	687b      	ldr	r3, [r7, #4]
}
 80072ea:	4618      	mov	r0, r3
 80072ec:	370c      	adds	r7, #12
 80072ee:	46bd      	mov	sp, r7
 80072f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072f4:	4770      	bx	lr
 80072f6:	bf00      	nop
 80072f8:	20000dac 	.word	0x20000dac

080072fc <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 80072fc:	b580      	push	{r7, lr}
 80072fe:	b086      	sub	sp, #24
 8007300:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8007302:	2300      	movs	r3, #0
 8007304:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007306:	4b51      	ldr	r3, [pc, #324]	; (800744c <xTaskIncrementTick+0x150>)
 8007308:	681b      	ldr	r3, [r3, #0]
 800730a:	2b00      	cmp	r3, #0
 800730c:	f040 808e 	bne.w	800742c <xTaskIncrementTick+0x130>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8007310:	4b4f      	ldr	r3, [pc, #316]	; (8007450 <xTaskIncrementTick+0x154>)
 8007312:	681b      	ldr	r3, [r3, #0]
 8007314:	3301      	adds	r3, #1
 8007316:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8007318:	4a4d      	ldr	r2, [pc, #308]	; (8007450 <xTaskIncrementTick+0x154>)
 800731a:	693b      	ldr	r3, [r7, #16]
 800731c:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800731e:	693b      	ldr	r3, [r7, #16]
 8007320:	2b00      	cmp	r3, #0
 8007322:	d120      	bne.n	8007366 <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 8007324:	4b4b      	ldr	r3, [pc, #300]	; (8007454 <xTaskIncrementTick+0x158>)
 8007326:	681b      	ldr	r3, [r3, #0]
 8007328:	681b      	ldr	r3, [r3, #0]
 800732a:	2b00      	cmp	r3, #0
 800732c:	d00a      	beq.n	8007344 <xTaskIncrementTick+0x48>
	__asm volatile
 800732e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007332:	f383 8811 	msr	BASEPRI, r3
 8007336:	f3bf 8f6f 	isb	sy
 800733a:	f3bf 8f4f 	dsb	sy
 800733e:	603b      	str	r3, [r7, #0]
}
 8007340:	bf00      	nop
 8007342:	e7fe      	b.n	8007342 <xTaskIncrementTick+0x46>
 8007344:	4b43      	ldr	r3, [pc, #268]	; (8007454 <xTaskIncrementTick+0x158>)
 8007346:	681b      	ldr	r3, [r3, #0]
 8007348:	60fb      	str	r3, [r7, #12]
 800734a:	4b43      	ldr	r3, [pc, #268]	; (8007458 <xTaskIncrementTick+0x15c>)
 800734c:	681b      	ldr	r3, [r3, #0]
 800734e:	4a41      	ldr	r2, [pc, #260]	; (8007454 <xTaskIncrementTick+0x158>)
 8007350:	6013      	str	r3, [r2, #0]
 8007352:	4a41      	ldr	r2, [pc, #260]	; (8007458 <xTaskIncrementTick+0x15c>)
 8007354:	68fb      	ldr	r3, [r7, #12]
 8007356:	6013      	str	r3, [r2, #0]
 8007358:	4b40      	ldr	r3, [pc, #256]	; (800745c <xTaskIncrementTick+0x160>)
 800735a:	681b      	ldr	r3, [r3, #0]
 800735c:	3301      	adds	r3, #1
 800735e:	4a3f      	ldr	r2, [pc, #252]	; (800745c <xTaskIncrementTick+0x160>)
 8007360:	6013      	str	r3, [r2, #0]
 8007362:	f000 fad5 	bl	8007910 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8007366:	4b3e      	ldr	r3, [pc, #248]	; (8007460 <xTaskIncrementTick+0x164>)
 8007368:	681b      	ldr	r3, [r3, #0]
 800736a:	693a      	ldr	r2, [r7, #16]
 800736c:	429a      	cmp	r2, r3
 800736e:	d34e      	bcc.n	800740e <xTaskIncrementTick+0x112>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8007370:	4b38      	ldr	r3, [pc, #224]	; (8007454 <xTaskIncrementTick+0x158>)
 8007372:	681b      	ldr	r3, [r3, #0]
 8007374:	681b      	ldr	r3, [r3, #0]
 8007376:	2b00      	cmp	r3, #0
 8007378:	d101      	bne.n	800737e <xTaskIncrementTick+0x82>
 800737a:	2301      	movs	r3, #1
 800737c:	e000      	b.n	8007380 <xTaskIncrementTick+0x84>
 800737e:	2300      	movs	r3, #0
 8007380:	2b00      	cmp	r3, #0
 8007382:	d004      	beq.n	800738e <xTaskIncrementTick+0x92>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007384:	4b36      	ldr	r3, [pc, #216]	; (8007460 <xTaskIncrementTick+0x164>)
 8007386:	f04f 32ff 	mov.w	r2, #4294967295
 800738a:	601a      	str	r2, [r3, #0]
					break;
 800738c:	e03f      	b.n	800740e <xTaskIncrementTick+0x112>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 800738e:	4b31      	ldr	r3, [pc, #196]	; (8007454 <xTaskIncrementTick+0x158>)
 8007390:	681b      	ldr	r3, [r3, #0]
 8007392:	68db      	ldr	r3, [r3, #12]
 8007394:	68db      	ldr	r3, [r3, #12]
 8007396:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8007398:	68bb      	ldr	r3, [r7, #8]
 800739a:	685b      	ldr	r3, [r3, #4]
 800739c:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800739e:	693a      	ldr	r2, [r7, #16]
 80073a0:	687b      	ldr	r3, [r7, #4]
 80073a2:	429a      	cmp	r2, r3
 80073a4:	d203      	bcs.n	80073ae <xTaskIncrementTick+0xb2>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 80073a6:	4a2e      	ldr	r2, [pc, #184]	; (8007460 <xTaskIncrementTick+0x164>)
 80073a8:	687b      	ldr	r3, [r7, #4]
 80073aa:	6013      	str	r3, [r2, #0]
						break;
 80073ac:	e02f      	b.n	800740e <xTaskIncrementTick+0x112>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80073ae:	68bb      	ldr	r3, [r7, #8]
 80073b0:	3304      	adds	r3, #4
 80073b2:	4618      	mov	r0, r3
 80073b4:	f7fe fe94 	bl	80060e0 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80073b8:	68bb      	ldr	r3, [r7, #8]
 80073ba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80073bc:	2b00      	cmp	r3, #0
 80073be:	d004      	beq.n	80073ca <xTaskIncrementTick+0xce>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80073c0:	68bb      	ldr	r3, [r7, #8]
 80073c2:	3318      	adds	r3, #24
 80073c4:	4618      	mov	r0, r3
 80073c6:	f7fe fe8b 	bl	80060e0 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 80073ca:	68bb      	ldr	r3, [r7, #8]
 80073cc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80073ce:	4b25      	ldr	r3, [pc, #148]	; (8007464 <xTaskIncrementTick+0x168>)
 80073d0:	681b      	ldr	r3, [r3, #0]
 80073d2:	429a      	cmp	r2, r3
 80073d4:	d903      	bls.n	80073de <xTaskIncrementTick+0xe2>
 80073d6:	68bb      	ldr	r3, [r7, #8]
 80073d8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80073da:	4a22      	ldr	r2, [pc, #136]	; (8007464 <xTaskIncrementTick+0x168>)
 80073dc:	6013      	str	r3, [r2, #0]
 80073de:	68bb      	ldr	r3, [r7, #8]
 80073e0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80073e2:	4613      	mov	r3, r2
 80073e4:	009b      	lsls	r3, r3, #2
 80073e6:	4413      	add	r3, r2
 80073e8:	009b      	lsls	r3, r3, #2
 80073ea:	4a1f      	ldr	r2, [pc, #124]	; (8007468 <xTaskIncrementTick+0x16c>)
 80073ec:	441a      	add	r2, r3
 80073ee:	68bb      	ldr	r3, [r7, #8]
 80073f0:	3304      	adds	r3, #4
 80073f2:	4619      	mov	r1, r3
 80073f4:	4610      	mov	r0, r2
 80073f6:	f7fe fe16 	bl	8006026 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80073fa:	68bb      	ldr	r3, [r7, #8]
 80073fc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80073fe:	4b1b      	ldr	r3, [pc, #108]	; (800746c <xTaskIncrementTick+0x170>)
 8007400:	681b      	ldr	r3, [r3, #0]
 8007402:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007404:	429a      	cmp	r2, r3
 8007406:	d3b3      	bcc.n	8007370 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 8007408:	2301      	movs	r3, #1
 800740a:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800740c:	e7b0      	b.n	8007370 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800740e:	4b17      	ldr	r3, [pc, #92]	; (800746c <xTaskIncrementTick+0x170>)
 8007410:	681b      	ldr	r3, [r3, #0]
 8007412:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007414:	4914      	ldr	r1, [pc, #80]	; (8007468 <xTaskIncrementTick+0x16c>)
 8007416:	4613      	mov	r3, r2
 8007418:	009b      	lsls	r3, r3, #2
 800741a:	4413      	add	r3, r2
 800741c:	009b      	lsls	r3, r3, #2
 800741e:	440b      	add	r3, r1
 8007420:	681b      	ldr	r3, [r3, #0]
 8007422:	2b01      	cmp	r3, #1
 8007424:	d907      	bls.n	8007436 <xTaskIncrementTick+0x13a>
			{
				xSwitchRequired = pdTRUE;
 8007426:	2301      	movs	r3, #1
 8007428:	617b      	str	r3, [r7, #20]
 800742a:	e004      	b.n	8007436 <xTaskIncrementTick+0x13a>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 800742c:	4b10      	ldr	r3, [pc, #64]	; (8007470 <xTaskIncrementTick+0x174>)
 800742e:	681b      	ldr	r3, [r3, #0]
 8007430:	3301      	adds	r3, #1
 8007432:	4a0f      	ldr	r2, [pc, #60]	; (8007470 <xTaskIncrementTick+0x174>)
 8007434:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 8007436:	4b0f      	ldr	r3, [pc, #60]	; (8007474 <xTaskIncrementTick+0x178>)
 8007438:	681b      	ldr	r3, [r3, #0]
 800743a:	2b00      	cmp	r3, #0
 800743c:	d001      	beq.n	8007442 <xTaskIncrementTick+0x146>
		{
			xSwitchRequired = pdTRUE;
 800743e:	2301      	movs	r3, #1
 8007440:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 8007442:	697b      	ldr	r3, [r7, #20]
}
 8007444:	4618      	mov	r0, r3
 8007446:	3718      	adds	r7, #24
 8007448:	46bd      	mov	sp, r7
 800744a:	bd80      	pop	{r7, pc}
 800744c:	20000dd0 	.word	0x20000dd0
 8007450:	20000dac 	.word	0x20000dac
 8007454:	20000d60 	.word	0x20000d60
 8007458:	20000d64 	.word	0x20000d64
 800745c:	20000dc0 	.word	0x20000dc0
 8007460:	20000dc8 	.word	0x20000dc8
 8007464:	20000db0 	.word	0x20000db0
 8007468:	200008d8 	.word	0x200008d8
 800746c:	200008d4 	.word	0x200008d4
 8007470:	20000db8 	.word	0x20000db8
 8007474:	20000dbc 	.word	0x20000dbc

08007478 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8007478:	b480      	push	{r7}
 800747a:	b085      	sub	sp, #20
 800747c:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800747e:	4b28      	ldr	r3, [pc, #160]	; (8007520 <vTaskSwitchContext+0xa8>)
 8007480:	681b      	ldr	r3, [r3, #0]
 8007482:	2b00      	cmp	r3, #0
 8007484:	d003      	beq.n	800748e <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8007486:	4b27      	ldr	r3, [pc, #156]	; (8007524 <vTaskSwitchContext+0xac>)
 8007488:	2201      	movs	r2, #1
 800748a:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800748c:	e041      	b.n	8007512 <vTaskSwitchContext+0x9a>
		xYieldPending = pdFALSE;
 800748e:	4b25      	ldr	r3, [pc, #148]	; (8007524 <vTaskSwitchContext+0xac>)
 8007490:	2200      	movs	r2, #0
 8007492:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK();
 8007494:	4b24      	ldr	r3, [pc, #144]	; (8007528 <vTaskSwitchContext+0xb0>)
 8007496:	681b      	ldr	r3, [r3, #0]
 8007498:	60fb      	str	r3, [r7, #12]
 800749a:	e010      	b.n	80074be <vTaskSwitchContext+0x46>
 800749c:	68fb      	ldr	r3, [r7, #12]
 800749e:	2b00      	cmp	r3, #0
 80074a0:	d10a      	bne.n	80074b8 <vTaskSwitchContext+0x40>
	__asm volatile
 80074a2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80074a6:	f383 8811 	msr	BASEPRI, r3
 80074aa:	f3bf 8f6f 	isb	sy
 80074ae:	f3bf 8f4f 	dsb	sy
 80074b2:	607b      	str	r3, [r7, #4]
}
 80074b4:	bf00      	nop
 80074b6:	e7fe      	b.n	80074b6 <vTaskSwitchContext+0x3e>
 80074b8:	68fb      	ldr	r3, [r7, #12]
 80074ba:	3b01      	subs	r3, #1
 80074bc:	60fb      	str	r3, [r7, #12]
 80074be:	491b      	ldr	r1, [pc, #108]	; (800752c <vTaskSwitchContext+0xb4>)
 80074c0:	68fa      	ldr	r2, [r7, #12]
 80074c2:	4613      	mov	r3, r2
 80074c4:	009b      	lsls	r3, r3, #2
 80074c6:	4413      	add	r3, r2
 80074c8:	009b      	lsls	r3, r3, #2
 80074ca:	440b      	add	r3, r1
 80074cc:	681b      	ldr	r3, [r3, #0]
 80074ce:	2b00      	cmp	r3, #0
 80074d0:	d0e4      	beq.n	800749c <vTaskSwitchContext+0x24>
 80074d2:	68fa      	ldr	r2, [r7, #12]
 80074d4:	4613      	mov	r3, r2
 80074d6:	009b      	lsls	r3, r3, #2
 80074d8:	4413      	add	r3, r2
 80074da:	009b      	lsls	r3, r3, #2
 80074dc:	4a13      	ldr	r2, [pc, #76]	; (800752c <vTaskSwitchContext+0xb4>)
 80074de:	4413      	add	r3, r2
 80074e0:	60bb      	str	r3, [r7, #8]
 80074e2:	68bb      	ldr	r3, [r7, #8]
 80074e4:	685b      	ldr	r3, [r3, #4]
 80074e6:	685a      	ldr	r2, [r3, #4]
 80074e8:	68bb      	ldr	r3, [r7, #8]
 80074ea:	605a      	str	r2, [r3, #4]
 80074ec:	68bb      	ldr	r3, [r7, #8]
 80074ee:	685a      	ldr	r2, [r3, #4]
 80074f0:	68bb      	ldr	r3, [r7, #8]
 80074f2:	3308      	adds	r3, #8
 80074f4:	429a      	cmp	r2, r3
 80074f6:	d104      	bne.n	8007502 <vTaskSwitchContext+0x8a>
 80074f8:	68bb      	ldr	r3, [r7, #8]
 80074fa:	685b      	ldr	r3, [r3, #4]
 80074fc:	685a      	ldr	r2, [r3, #4]
 80074fe:	68bb      	ldr	r3, [r7, #8]
 8007500:	605a      	str	r2, [r3, #4]
 8007502:	68bb      	ldr	r3, [r7, #8]
 8007504:	685b      	ldr	r3, [r3, #4]
 8007506:	68db      	ldr	r3, [r3, #12]
 8007508:	4a09      	ldr	r2, [pc, #36]	; (8007530 <vTaskSwitchContext+0xb8>)
 800750a:	6013      	str	r3, [r2, #0]
 800750c:	4a06      	ldr	r2, [pc, #24]	; (8007528 <vTaskSwitchContext+0xb0>)
 800750e:	68fb      	ldr	r3, [r7, #12]
 8007510:	6013      	str	r3, [r2, #0]
}
 8007512:	bf00      	nop
 8007514:	3714      	adds	r7, #20
 8007516:	46bd      	mov	sp, r7
 8007518:	f85d 7b04 	ldr.w	r7, [sp], #4
 800751c:	4770      	bx	lr
 800751e:	bf00      	nop
 8007520:	20000dd0 	.word	0x20000dd0
 8007524:	20000dbc 	.word	0x20000dbc
 8007528:	20000db0 	.word	0x20000db0
 800752c:	200008d8 	.word	0x200008d8
 8007530:	200008d4 	.word	0x200008d4

08007534 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8007534:	b580      	push	{r7, lr}
 8007536:	b084      	sub	sp, #16
 8007538:	af00      	add	r7, sp, #0
 800753a:	6078      	str	r0, [r7, #4]
 800753c:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800753e:	687b      	ldr	r3, [r7, #4]
 8007540:	2b00      	cmp	r3, #0
 8007542:	d10a      	bne.n	800755a <vTaskPlaceOnEventList+0x26>
	__asm volatile
 8007544:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007548:	f383 8811 	msr	BASEPRI, r3
 800754c:	f3bf 8f6f 	isb	sy
 8007550:	f3bf 8f4f 	dsb	sy
 8007554:	60fb      	str	r3, [r7, #12]
}
 8007556:	bf00      	nop
 8007558:	e7fe      	b.n	8007558 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800755a:	4b07      	ldr	r3, [pc, #28]	; (8007578 <vTaskPlaceOnEventList+0x44>)
 800755c:	681b      	ldr	r3, [r3, #0]
 800755e:	3318      	adds	r3, #24
 8007560:	4619      	mov	r1, r3
 8007562:	6878      	ldr	r0, [r7, #4]
 8007564:	f7fe fd83 	bl	800606e <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8007568:	2101      	movs	r1, #1
 800756a:	6838      	ldr	r0, [r7, #0]
 800756c:	f000 fa82 	bl	8007a74 <prvAddCurrentTaskToDelayedList>
}
 8007570:	bf00      	nop
 8007572:	3710      	adds	r7, #16
 8007574:	46bd      	mov	sp, r7
 8007576:	bd80      	pop	{r7, pc}
 8007578:	200008d4 	.word	0x200008d4

0800757c <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800757c:	b580      	push	{r7, lr}
 800757e:	b086      	sub	sp, #24
 8007580:	af00      	add	r7, sp, #0
 8007582:	60f8      	str	r0, [r7, #12]
 8007584:	60b9      	str	r1, [r7, #8]
 8007586:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8007588:	68fb      	ldr	r3, [r7, #12]
 800758a:	2b00      	cmp	r3, #0
 800758c:	d10a      	bne.n	80075a4 <vTaskPlaceOnEventListRestricted+0x28>
	__asm volatile
 800758e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007592:	f383 8811 	msr	BASEPRI, r3
 8007596:	f3bf 8f6f 	isb	sy
 800759a:	f3bf 8f4f 	dsb	sy
 800759e:	617b      	str	r3, [r7, #20]
}
 80075a0:	bf00      	nop
 80075a2:	e7fe      	b.n	80075a2 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80075a4:	4b0a      	ldr	r3, [pc, #40]	; (80075d0 <vTaskPlaceOnEventListRestricted+0x54>)
 80075a6:	681b      	ldr	r3, [r3, #0]
 80075a8:	3318      	adds	r3, #24
 80075aa:	4619      	mov	r1, r3
 80075ac:	68f8      	ldr	r0, [r7, #12]
 80075ae:	f7fe fd3a 	bl	8006026 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 80075b2:	687b      	ldr	r3, [r7, #4]
 80075b4:	2b00      	cmp	r3, #0
 80075b6:	d002      	beq.n	80075be <vTaskPlaceOnEventListRestricted+0x42>
		{
			xTicksToWait = portMAX_DELAY;
 80075b8:	f04f 33ff 	mov.w	r3, #4294967295
 80075bc:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 80075be:	6879      	ldr	r1, [r7, #4]
 80075c0:	68b8      	ldr	r0, [r7, #8]
 80075c2:	f000 fa57 	bl	8007a74 <prvAddCurrentTaskToDelayedList>
	}
 80075c6:	bf00      	nop
 80075c8:	3718      	adds	r7, #24
 80075ca:	46bd      	mov	sp, r7
 80075cc:	bd80      	pop	{r7, pc}
 80075ce:	bf00      	nop
 80075d0:	200008d4 	.word	0x200008d4

080075d4 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 80075d4:	b580      	push	{r7, lr}
 80075d6:	b086      	sub	sp, #24
 80075d8:	af00      	add	r7, sp, #0
 80075da:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
 80075dc:	687b      	ldr	r3, [r7, #4]
 80075de:	68db      	ldr	r3, [r3, #12]
 80075e0:	68db      	ldr	r3, [r3, #12]
 80075e2:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 80075e4:	693b      	ldr	r3, [r7, #16]
 80075e6:	2b00      	cmp	r3, #0
 80075e8:	d10a      	bne.n	8007600 <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 80075ea:	f04f 0350 	mov.w	r3, #80	; 0x50
 80075ee:	f383 8811 	msr	BASEPRI, r3
 80075f2:	f3bf 8f6f 	isb	sy
 80075f6:	f3bf 8f4f 	dsb	sy
 80075fa:	60fb      	str	r3, [r7, #12]
}
 80075fc:	bf00      	nop
 80075fe:	e7fe      	b.n	80075fe <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8007600:	693b      	ldr	r3, [r7, #16]
 8007602:	3318      	adds	r3, #24
 8007604:	4618      	mov	r0, r3
 8007606:	f7fe fd6b 	bl	80060e0 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800760a:	4b1e      	ldr	r3, [pc, #120]	; (8007684 <xTaskRemoveFromEventList+0xb0>)
 800760c:	681b      	ldr	r3, [r3, #0]
 800760e:	2b00      	cmp	r3, #0
 8007610:	d11d      	bne.n	800764e <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8007612:	693b      	ldr	r3, [r7, #16]
 8007614:	3304      	adds	r3, #4
 8007616:	4618      	mov	r0, r3
 8007618:	f7fe fd62 	bl	80060e0 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800761c:	693b      	ldr	r3, [r7, #16]
 800761e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007620:	4b19      	ldr	r3, [pc, #100]	; (8007688 <xTaskRemoveFromEventList+0xb4>)
 8007622:	681b      	ldr	r3, [r3, #0]
 8007624:	429a      	cmp	r2, r3
 8007626:	d903      	bls.n	8007630 <xTaskRemoveFromEventList+0x5c>
 8007628:	693b      	ldr	r3, [r7, #16]
 800762a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800762c:	4a16      	ldr	r2, [pc, #88]	; (8007688 <xTaskRemoveFromEventList+0xb4>)
 800762e:	6013      	str	r3, [r2, #0]
 8007630:	693b      	ldr	r3, [r7, #16]
 8007632:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007634:	4613      	mov	r3, r2
 8007636:	009b      	lsls	r3, r3, #2
 8007638:	4413      	add	r3, r2
 800763a:	009b      	lsls	r3, r3, #2
 800763c:	4a13      	ldr	r2, [pc, #76]	; (800768c <xTaskRemoveFromEventList+0xb8>)
 800763e:	441a      	add	r2, r3
 8007640:	693b      	ldr	r3, [r7, #16]
 8007642:	3304      	adds	r3, #4
 8007644:	4619      	mov	r1, r3
 8007646:	4610      	mov	r0, r2
 8007648:	f7fe fced 	bl	8006026 <vListInsertEnd>
 800764c:	e005      	b.n	800765a <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800764e:	693b      	ldr	r3, [r7, #16]
 8007650:	3318      	adds	r3, #24
 8007652:	4619      	mov	r1, r3
 8007654:	480e      	ldr	r0, [pc, #56]	; (8007690 <xTaskRemoveFromEventList+0xbc>)
 8007656:	f7fe fce6 	bl	8006026 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800765a:	693b      	ldr	r3, [r7, #16]
 800765c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800765e:	4b0d      	ldr	r3, [pc, #52]	; (8007694 <xTaskRemoveFromEventList+0xc0>)
 8007660:	681b      	ldr	r3, [r3, #0]
 8007662:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007664:	429a      	cmp	r2, r3
 8007666:	d905      	bls.n	8007674 <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8007668:	2301      	movs	r3, #1
 800766a:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800766c:	4b0a      	ldr	r3, [pc, #40]	; (8007698 <xTaskRemoveFromEventList+0xc4>)
 800766e:	2201      	movs	r2, #1
 8007670:	601a      	str	r2, [r3, #0]
 8007672:	e001      	b.n	8007678 <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 8007674:	2300      	movs	r3, #0
 8007676:	617b      	str	r3, [r7, #20]
		ensure it is updated at the earliest possible time. */
		prvResetNextTaskUnblockTime();
	}
	#endif

	return xReturn;
 8007678:	697b      	ldr	r3, [r7, #20]
}
 800767a:	4618      	mov	r0, r3
 800767c:	3718      	adds	r7, #24
 800767e:	46bd      	mov	sp, r7
 8007680:	bd80      	pop	{r7, pc}
 8007682:	bf00      	nop
 8007684:	20000dd0 	.word	0x20000dd0
 8007688:	20000db0 	.word	0x20000db0
 800768c:	200008d8 	.word	0x200008d8
 8007690:	20000d68 	.word	0x20000d68
 8007694:	200008d4 	.word	0x200008d4
 8007698:	20000dbc 	.word	0x20000dbc

0800769c <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800769c:	b480      	push	{r7}
 800769e:	b083      	sub	sp, #12
 80076a0:	af00      	add	r7, sp, #0
 80076a2:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 80076a4:	4b06      	ldr	r3, [pc, #24]	; (80076c0 <vTaskInternalSetTimeOutState+0x24>)
 80076a6:	681a      	ldr	r2, [r3, #0]
 80076a8:	687b      	ldr	r3, [r7, #4]
 80076aa:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 80076ac:	4b05      	ldr	r3, [pc, #20]	; (80076c4 <vTaskInternalSetTimeOutState+0x28>)
 80076ae:	681a      	ldr	r2, [r3, #0]
 80076b0:	687b      	ldr	r3, [r7, #4]
 80076b2:	605a      	str	r2, [r3, #4]
}
 80076b4:	bf00      	nop
 80076b6:	370c      	adds	r7, #12
 80076b8:	46bd      	mov	sp, r7
 80076ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076be:	4770      	bx	lr
 80076c0:	20000dc0 	.word	0x20000dc0
 80076c4:	20000dac 	.word	0x20000dac

080076c8 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 80076c8:	b580      	push	{r7, lr}
 80076ca:	b088      	sub	sp, #32
 80076cc:	af00      	add	r7, sp, #0
 80076ce:	6078      	str	r0, [r7, #4]
 80076d0:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 80076d2:	687b      	ldr	r3, [r7, #4]
 80076d4:	2b00      	cmp	r3, #0
 80076d6:	d10a      	bne.n	80076ee <xTaskCheckForTimeOut+0x26>
	__asm volatile
 80076d8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80076dc:	f383 8811 	msr	BASEPRI, r3
 80076e0:	f3bf 8f6f 	isb	sy
 80076e4:	f3bf 8f4f 	dsb	sy
 80076e8:	613b      	str	r3, [r7, #16]
}
 80076ea:	bf00      	nop
 80076ec:	e7fe      	b.n	80076ec <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 80076ee:	683b      	ldr	r3, [r7, #0]
 80076f0:	2b00      	cmp	r3, #0
 80076f2:	d10a      	bne.n	800770a <xTaskCheckForTimeOut+0x42>
	__asm volatile
 80076f4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80076f8:	f383 8811 	msr	BASEPRI, r3
 80076fc:	f3bf 8f6f 	isb	sy
 8007700:	f3bf 8f4f 	dsb	sy
 8007704:	60fb      	str	r3, [r7, #12]
}
 8007706:	bf00      	nop
 8007708:	e7fe      	b.n	8007708 <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 800770a:	f000 fe43 	bl	8008394 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800770e:	4b1d      	ldr	r3, [pc, #116]	; (8007784 <xTaskCheckForTimeOut+0xbc>)
 8007710:	681b      	ldr	r3, [r3, #0]
 8007712:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8007714:	687b      	ldr	r3, [r7, #4]
 8007716:	685b      	ldr	r3, [r3, #4]
 8007718:	69ba      	ldr	r2, [r7, #24]
 800771a:	1ad3      	subs	r3, r2, r3
 800771c:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800771e:	683b      	ldr	r3, [r7, #0]
 8007720:	681b      	ldr	r3, [r3, #0]
 8007722:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007726:	d102      	bne.n	800772e <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8007728:	2300      	movs	r3, #0
 800772a:	61fb      	str	r3, [r7, #28]
 800772c:	e023      	b.n	8007776 <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800772e:	687b      	ldr	r3, [r7, #4]
 8007730:	681a      	ldr	r2, [r3, #0]
 8007732:	4b15      	ldr	r3, [pc, #84]	; (8007788 <xTaskCheckForTimeOut+0xc0>)
 8007734:	681b      	ldr	r3, [r3, #0]
 8007736:	429a      	cmp	r2, r3
 8007738:	d007      	beq.n	800774a <xTaskCheckForTimeOut+0x82>
 800773a:	687b      	ldr	r3, [r7, #4]
 800773c:	685b      	ldr	r3, [r3, #4]
 800773e:	69ba      	ldr	r2, [r7, #24]
 8007740:	429a      	cmp	r2, r3
 8007742:	d302      	bcc.n	800774a <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8007744:	2301      	movs	r3, #1
 8007746:	61fb      	str	r3, [r7, #28]
 8007748:	e015      	b.n	8007776 <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800774a:	683b      	ldr	r3, [r7, #0]
 800774c:	681b      	ldr	r3, [r3, #0]
 800774e:	697a      	ldr	r2, [r7, #20]
 8007750:	429a      	cmp	r2, r3
 8007752:	d20b      	bcs.n	800776c <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8007754:	683b      	ldr	r3, [r7, #0]
 8007756:	681a      	ldr	r2, [r3, #0]
 8007758:	697b      	ldr	r3, [r7, #20]
 800775a:	1ad2      	subs	r2, r2, r3
 800775c:	683b      	ldr	r3, [r7, #0]
 800775e:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8007760:	6878      	ldr	r0, [r7, #4]
 8007762:	f7ff ff9b 	bl	800769c <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8007766:	2300      	movs	r3, #0
 8007768:	61fb      	str	r3, [r7, #28]
 800776a:	e004      	b.n	8007776 <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 800776c:	683b      	ldr	r3, [r7, #0]
 800776e:	2200      	movs	r2, #0
 8007770:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8007772:	2301      	movs	r3, #1
 8007774:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8007776:	f000 fe3d 	bl	80083f4 <vPortExitCritical>

	return xReturn;
 800777a:	69fb      	ldr	r3, [r7, #28]
}
 800777c:	4618      	mov	r0, r3
 800777e:	3720      	adds	r7, #32
 8007780:	46bd      	mov	sp, r7
 8007782:	bd80      	pop	{r7, pc}
 8007784:	20000dac 	.word	0x20000dac
 8007788:	20000dc0 	.word	0x20000dc0

0800778c <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800778c:	b480      	push	{r7}
 800778e:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8007790:	4b03      	ldr	r3, [pc, #12]	; (80077a0 <vTaskMissedYield+0x14>)
 8007792:	2201      	movs	r2, #1
 8007794:	601a      	str	r2, [r3, #0]
}
 8007796:	bf00      	nop
 8007798:	46bd      	mov	sp, r7
 800779a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800779e:	4770      	bx	lr
 80077a0:	20000dbc 	.word	0x20000dbc

080077a4 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 80077a4:	b580      	push	{r7, lr}
 80077a6:	b082      	sub	sp, #8
 80077a8:	af00      	add	r7, sp, #0
 80077aa:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 80077ac:	f000 f852 	bl	8007854 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 80077b0:	4b06      	ldr	r3, [pc, #24]	; (80077cc <prvIdleTask+0x28>)
 80077b2:	681b      	ldr	r3, [r3, #0]
 80077b4:	2b01      	cmp	r3, #1
 80077b6:	d9f9      	bls.n	80077ac <prvIdleTask+0x8>
			{
				taskYIELD();
 80077b8:	4b05      	ldr	r3, [pc, #20]	; (80077d0 <prvIdleTask+0x2c>)
 80077ba:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80077be:	601a      	str	r2, [r3, #0]
 80077c0:	f3bf 8f4f 	dsb	sy
 80077c4:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 80077c8:	e7f0      	b.n	80077ac <prvIdleTask+0x8>
 80077ca:	bf00      	nop
 80077cc:	200008d8 	.word	0x200008d8
 80077d0:	e000ed04 	.word	0xe000ed04

080077d4 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 80077d4:	b580      	push	{r7, lr}
 80077d6:	b082      	sub	sp, #8
 80077d8:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80077da:	2300      	movs	r3, #0
 80077dc:	607b      	str	r3, [r7, #4]
 80077de:	e00c      	b.n	80077fa <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 80077e0:	687a      	ldr	r2, [r7, #4]
 80077e2:	4613      	mov	r3, r2
 80077e4:	009b      	lsls	r3, r3, #2
 80077e6:	4413      	add	r3, r2
 80077e8:	009b      	lsls	r3, r3, #2
 80077ea:	4a12      	ldr	r2, [pc, #72]	; (8007834 <prvInitialiseTaskLists+0x60>)
 80077ec:	4413      	add	r3, r2
 80077ee:	4618      	mov	r0, r3
 80077f0:	f7fe fbec 	bl	8005fcc <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80077f4:	687b      	ldr	r3, [r7, #4]
 80077f6:	3301      	adds	r3, #1
 80077f8:	607b      	str	r3, [r7, #4]
 80077fa:	687b      	ldr	r3, [r7, #4]
 80077fc:	2b37      	cmp	r3, #55	; 0x37
 80077fe:	d9ef      	bls.n	80077e0 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8007800:	480d      	ldr	r0, [pc, #52]	; (8007838 <prvInitialiseTaskLists+0x64>)
 8007802:	f7fe fbe3 	bl	8005fcc <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8007806:	480d      	ldr	r0, [pc, #52]	; (800783c <prvInitialiseTaskLists+0x68>)
 8007808:	f7fe fbe0 	bl	8005fcc <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800780c:	480c      	ldr	r0, [pc, #48]	; (8007840 <prvInitialiseTaskLists+0x6c>)
 800780e:	f7fe fbdd 	bl	8005fcc <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8007812:	480c      	ldr	r0, [pc, #48]	; (8007844 <prvInitialiseTaskLists+0x70>)
 8007814:	f7fe fbda 	bl	8005fcc <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8007818:	480b      	ldr	r0, [pc, #44]	; (8007848 <prvInitialiseTaskLists+0x74>)
 800781a:	f7fe fbd7 	bl	8005fcc <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800781e:	4b0b      	ldr	r3, [pc, #44]	; (800784c <prvInitialiseTaskLists+0x78>)
 8007820:	4a05      	ldr	r2, [pc, #20]	; (8007838 <prvInitialiseTaskLists+0x64>)
 8007822:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8007824:	4b0a      	ldr	r3, [pc, #40]	; (8007850 <prvInitialiseTaskLists+0x7c>)
 8007826:	4a05      	ldr	r2, [pc, #20]	; (800783c <prvInitialiseTaskLists+0x68>)
 8007828:	601a      	str	r2, [r3, #0]
}
 800782a:	bf00      	nop
 800782c:	3708      	adds	r7, #8
 800782e:	46bd      	mov	sp, r7
 8007830:	bd80      	pop	{r7, pc}
 8007832:	bf00      	nop
 8007834:	200008d8 	.word	0x200008d8
 8007838:	20000d38 	.word	0x20000d38
 800783c:	20000d4c 	.word	0x20000d4c
 8007840:	20000d68 	.word	0x20000d68
 8007844:	20000d7c 	.word	0x20000d7c
 8007848:	20000d94 	.word	0x20000d94
 800784c:	20000d60 	.word	0x20000d60
 8007850:	20000d64 	.word	0x20000d64

08007854 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8007854:	b580      	push	{r7, lr}
 8007856:	b082      	sub	sp, #8
 8007858:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent vTaskSuspendAll()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800785a:	e019      	b.n	8007890 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800785c:	f000 fd9a 	bl	8008394 <vPortEnterCritical>
			{
				pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
 8007860:	4b10      	ldr	r3, [pc, #64]	; (80078a4 <prvCheckTasksWaitingTermination+0x50>)
 8007862:	68db      	ldr	r3, [r3, #12]
 8007864:	68db      	ldr	r3, [r3, #12]
 8007866:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8007868:	687b      	ldr	r3, [r7, #4]
 800786a:	3304      	adds	r3, #4
 800786c:	4618      	mov	r0, r3
 800786e:	f7fe fc37 	bl	80060e0 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8007872:	4b0d      	ldr	r3, [pc, #52]	; (80078a8 <prvCheckTasksWaitingTermination+0x54>)
 8007874:	681b      	ldr	r3, [r3, #0]
 8007876:	3b01      	subs	r3, #1
 8007878:	4a0b      	ldr	r2, [pc, #44]	; (80078a8 <prvCheckTasksWaitingTermination+0x54>)
 800787a:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800787c:	4b0b      	ldr	r3, [pc, #44]	; (80078ac <prvCheckTasksWaitingTermination+0x58>)
 800787e:	681b      	ldr	r3, [r3, #0]
 8007880:	3b01      	subs	r3, #1
 8007882:	4a0a      	ldr	r2, [pc, #40]	; (80078ac <prvCheckTasksWaitingTermination+0x58>)
 8007884:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8007886:	f000 fdb5 	bl	80083f4 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800788a:	6878      	ldr	r0, [r7, #4]
 800788c:	f000 f810 	bl	80078b0 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8007890:	4b06      	ldr	r3, [pc, #24]	; (80078ac <prvCheckTasksWaitingTermination+0x58>)
 8007892:	681b      	ldr	r3, [r3, #0]
 8007894:	2b00      	cmp	r3, #0
 8007896:	d1e1      	bne.n	800785c <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8007898:	bf00      	nop
 800789a:	bf00      	nop
 800789c:	3708      	adds	r7, #8
 800789e:	46bd      	mov	sp, r7
 80078a0:	bd80      	pop	{r7, pc}
 80078a2:	bf00      	nop
 80078a4:	20000d7c 	.word	0x20000d7c
 80078a8:	20000da8 	.word	0x20000da8
 80078ac:	20000d90 	.word	0x20000d90

080078b0 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 80078b0:	b580      	push	{r7, lr}
 80078b2:	b084      	sub	sp, #16
 80078b4:	af00      	add	r7, sp, #0
 80078b6:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 80078b8:	687b      	ldr	r3, [r7, #4]
 80078ba:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 80078be:	2b00      	cmp	r3, #0
 80078c0:	d108      	bne.n	80078d4 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 80078c2:	687b      	ldr	r3, [r7, #4]
 80078c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80078c6:	4618      	mov	r0, r3
 80078c8:	f000 ff4a 	bl	8008760 <vPortFree>
				vPortFree( pxTCB );
 80078cc:	6878      	ldr	r0, [r7, #4]
 80078ce:	f000 ff47 	bl	8008760 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 80078d2:	e018      	b.n	8007906 <prvDeleteTCB+0x56>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 80078d4:	687b      	ldr	r3, [r7, #4]
 80078d6:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 80078da:	2b01      	cmp	r3, #1
 80078dc:	d103      	bne.n	80078e6 <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 80078de:	6878      	ldr	r0, [r7, #4]
 80078e0:	f000 ff3e 	bl	8008760 <vPortFree>
	}
 80078e4:	e00f      	b.n	8007906 <prvDeleteTCB+0x56>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 80078e6:	687b      	ldr	r3, [r7, #4]
 80078e8:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 80078ec:	2b02      	cmp	r3, #2
 80078ee:	d00a      	beq.n	8007906 <prvDeleteTCB+0x56>
	__asm volatile
 80078f0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80078f4:	f383 8811 	msr	BASEPRI, r3
 80078f8:	f3bf 8f6f 	isb	sy
 80078fc:	f3bf 8f4f 	dsb	sy
 8007900:	60fb      	str	r3, [r7, #12]
}
 8007902:	bf00      	nop
 8007904:	e7fe      	b.n	8007904 <prvDeleteTCB+0x54>
	}
 8007906:	bf00      	nop
 8007908:	3710      	adds	r7, #16
 800790a:	46bd      	mov	sp, r7
 800790c:	bd80      	pop	{r7, pc}
	...

08007910 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8007910:	b480      	push	{r7}
 8007912:	b083      	sub	sp, #12
 8007914:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8007916:	4b0f      	ldr	r3, [pc, #60]	; (8007954 <prvResetNextTaskUnblockTime+0x44>)
 8007918:	681b      	ldr	r3, [r3, #0]
 800791a:	681b      	ldr	r3, [r3, #0]
 800791c:	2b00      	cmp	r3, #0
 800791e:	d101      	bne.n	8007924 <prvResetNextTaskUnblockTime+0x14>
 8007920:	2301      	movs	r3, #1
 8007922:	e000      	b.n	8007926 <prvResetNextTaskUnblockTime+0x16>
 8007924:	2300      	movs	r3, #0
 8007926:	2b00      	cmp	r3, #0
 8007928:	d004      	beq.n	8007934 <prvResetNextTaskUnblockTime+0x24>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800792a:	4b0b      	ldr	r3, [pc, #44]	; (8007958 <prvResetNextTaskUnblockTime+0x48>)
 800792c:	f04f 32ff 	mov.w	r2, #4294967295
 8007930:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8007932:	e008      	b.n	8007946 <prvResetNextTaskUnblockTime+0x36>
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 8007934:	4b07      	ldr	r3, [pc, #28]	; (8007954 <prvResetNextTaskUnblockTime+0x44>)
 8007936:	681b      	ldr	r3, [r3, #0]
 8007938:	68db      	ldr	r3, [r3, #12]
 800793a:	68db      	ldr	r3, [r3, #12]
 800793c:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800793e:	687b      	ldr	r3, [r7, #4]
 8007940:	685b      	ldr	r3, [r3, #4]
 8007942:	4a05      	ldr	r2, [pc, #20]	; (8007958 <prvResetNextTaskUnblockTime+0x48>)
 8007944:	6013      	str	r3, [r2, #0]
}
 8007946:	bf00      	nop
 8007948:	370c      	adds	r7, #12
 800794a:	46bd      	mov	sp, r7
 800794c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007950:	4770      	bx	lr
 8007952:	bf00      	nop
 8007954:	20000d60 	.word	0x20000d60
 8007958:	20000dc8 	.word	0x20000dc8

0800795c <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800795c:	b480      	push	{r7}
 800795e:	b083      	sub	sp, #12
 8007960:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8007962:	4b0b      	ldr	r3, [pc, #44]	; (8007990 <xTaskGetSchedulerState+0x34>)
 8007964:	681b      	ldr	r3, [r3, #0]
 8007966:	2b00      	cmp	r3, #0
 8007968:	d102      	bne.n	8007970 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800796a:	2301      	movs	r3, #1
 800796c:	607b      	str	r3, [r7, #4]
 800796e:	e008      	b.n	8007982 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007970:	4b08      	ldr	r3, [pc, #32]	; (8007994 <xTaskGetSchedulerState+0x38>)
 8007972:	681b      	ldr	r3, [r3, #0]
 8007974:	2b00      	cmp	r3, #0
 8007976:	d102      	bne.n	800797e <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8007978:	2302      	movs	r3, #2
 800797a:	607b      	str	r3, [r7, #4]
 800797c:	e001      	b.n	8007982 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800797e:	2300      	movs	r3, #0
 8007980:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8007982:	687b      	ldr	r3, [r7, #4]
	}
 8007984:	4618      	mov	r0, r3
 8007986:	370c      	adds	r7, #12
 8007988:	46bd      	mov	sp, r7
 800798a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800798e:	4770      	bx	lr
 8007990:	20000db4 	.word	0x20000db4
 8007994:	20000dd0 	.word	0x20000dd0

08007998 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8007998:	b580      	push	{r7, lr}
 800799a:	b086      	sub	sp, #24
 800799c:	af00      	add	r7, sp, #0
 800799e:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;
 80079a0:	687b      	ldr	r3, [r7, #4]
 80079a2:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 80079a4:	2300      	movs	r3, #0
 80079a6:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 80079a8:	687b      	ldr	r3, [r7, #4]
 80079aa:	2b00      	cmp	r3, #0
 80079ac:	d056      	beq.n	8007a5c <xTaskPriorityDisinherit+0xc4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 80079ae:	4b2e      	ldr	r3, [pc, #184]	; (8007a68 <xTaskPriorityDisinherit+0xd0>)
 80079b0:	681b      	ldr	r3, [r3, #0]
 80079b2:	693a      	ldr	r2, [r7, #16]
 80079b4:	429a      	cmp	r2, r3
 80079b6:	d00a      	beq.n	80079ce <xTaskPriorityDisinherit+0x36>
	__asm volatile
 80079b8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80079bc:	f383 8811 	msr	BASEPRI, r3
 80079c0:	f3bf 8f6f 	isb	sy
 80079c4:	f3bf 8f4f 	dsb	sy
 80079c8:	60fb      	str	r3, [r7, #12]
}
 80079ca:	bf00      	nop
 80079cc:	e7fe      	b.n	80079cc <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 80079ce:	693b      	ldr	r3, [r7, #16]
 80079d0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80079d2:	2b00      	cmp	r3, #0
 80079d4:	d10a      	bne.n	80079ec <xTaskPriorityDisinherit+0x54>
	__asm volatile
 80079d6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80079da:	f383 8811 	msr	BASEPRI, r3
 80079de:	f3bf 8f6f 	isb	sy
 80079e2:	f3bf 8f4f 	dsb	sy
 80079e6:	60bb      	str	r3, [r7, #8]
}
 80079e8:	bf00      	nop
 80079ea:	e7fe      	b.n	80079ea <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 80079ec:	693b      	ldr	r3, [r7, #16]
 80079ee:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80079f0:	1e5a      	subs	r2, r3, #1
 80079f2:	693b      	ldr	r3, [r7, #16]
 80079f4:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 80079f6:	693b      	ldr	r3, [r7, #16]
 80079f8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80079fa:	693b      	ldr	r3, [r7, #16]
 80079fc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80079fe:	429a      	cmp	r2, r3
 8007a00:	d02c      	beq.n	8007a5c <xTaskPriorityDisinherit+0xc4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8007a02:	693b      	ldr	r3, [r7, #16]
 8007a04:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007a06:	2b00      	cmp	r3, #0
 8007a08:	d128      	bne.n	8007a5c <xTaskPriorityDisinherit+0xc4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8007a0a:	693b      	ldr	r3, [r7, #16]
 8007a0c:	3304      	adds	r3, #4
 8007a0e:	4618      	mov	r0, r3
 8007a10:	f7fe fb66 	bl	80060e0 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8007a14:	693b      	ldr	r3, [r7, #16]
 8007a16:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8007a18:	693b      	ldr	r3, [r7, #16]
 8007a1a:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007a1c:	693b      	ldr	r3, [r7, #16]
 8007a1e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007a20:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8007a24:	693b      	ldr	r3, [r7, #16]
 8007a26:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8007a28:	693b      	ldr	r3, [r7, #16]
 8007a2a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007a2c:	4b0f      	ldr	r3, [pc, #60]	; (8007a6c <xTaskPriorityDisinherit+0xd4>)
 8007a2e:	681b      	ldr	r3, [r3, #0]
 8007a30:	429a      	cmp	r2, r3
 8007a32:	d903      	bls.n	8007a3c <xTaskPriorityDisinherit+0xa4>
 8007a34:	693b      	ldr	r3, [r7, #16]
 8007a36:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007a38:	4a0c      	ldr	r2, [pc, #48]	; (8007a6c <xTaskPriorityDisinherit+0xd4>)
 8007a3a:	6013      	str	r3, [r2, #0]
 8007a3c:	693b      	ldr	r3, [r7, #16]
 8007a3e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007a40:	4613      	mov	r3, r2
 8007a42:	009b      	lsls	r3, r3, #2
 8007a44:	4413      	add	r3, r2
 8007a46:	009b      	lsls	r3, r3, #2
 8007a48:	4a09      	ldr	r2, [pc, #36]	; (8007a70 <xTaskPriorityDisinherit+0xd8>)
 8007a4a:	441a      	add	r2, r3
 8007a4c:	693b      	ldr	r3, [r7, #16]
 8007a4e:	3304      	adds	r3, #4
 8007a50:	4619      	mov	r1, r3
 8007a52:	4610      	mov	r0, r2
 8007a54:	f7fe fae7 	bl	8006026 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8007a58:	2301      	movs	r3, #1
 8007a5a:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8007a5c:	697b      	ldr	r3, [r7, #20]
	}
 8007a5e:	4618      	mov	r0, r3
 8007a60:	3718      	adds	r7, #24
 8007a62:	46bd      	mov	sp, r7
 8007a64:	bd80      	pop	{r7, pc}
 8007a66:	bf00      	nop
 8007a68:	200008d4 	.word	0x200008d4
 8007a6c:	20000db0 	.word	0x20000db0
 8007a70:	200008d8 	.word	0x200008d8

08007a74 <prvAddCurrentTaskToDelayedList>:
#endif /* configUSE_TASK_NOTIFICATIONS */
/*-----------------------------------------------------------*/


static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8007a74:	b580      	push	{r7, lr}
 8007a76:	b084      	sub	sp, #16
 8007a78:	af00      	add	r7, sp, #0
 8007a7a:	6078      	str	r0, [r7, #4]
 8007a7c:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8007a7e:	4b21      	ldr	r3, [pc, #132]	; (8007b04 <prvAddCurrentTaskToDelayedList+0x90>)
 8007a80:	681b      	ldr	r3, [r3, #0]
 8007a82:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8007a84:	4b20      	ldr	r3, [pc, #128]	; (8007b08 <prvAddCurrentTaskToDelayedList+0x94>)
 8007a86:	681b      	ldr	r3, [r3, #0]
 8007a88:	3304      	adds	r3, #4
 8007a8a:	4618      	mov	r0, r3
 8007a8c:	f7fe fb28 	bl	80060e0 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8007a90:	687b      	ldr	r3, [r7, #4]
 8007a92:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007a96:	d10a      	bne.n	8007aae <prvAddCurrentTaskToDelayedList+0x3a>
 8007a98:	683b      	ldr	r3, [r7, #0]
 8007a9a:	2b00      	cmp	r3, #0
 8007a9c:	d007      	beq.n	8007aae <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8007a9e:	4b1a      	ldr	r3, [pc, #104]	; (8007b08 <prvAddCurrentTaskToDelayedList+0x94>)
 8007aa0:	681b      	ldr	r3, [r3, #0]
 8007aa2:	3304      	adds	r3, #4
 8007aa4:	4619      	mov	r1, r3
 8007aa6:	4819      	ldr	r0, [pc, #100]	; (8007b0c <prvAddCurrentTaskToDelayedList+0x98>)
 8007aa8:	f7fe fabd 	bl	8006026 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8007aac:	e026      	b.n	8007afc <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8007aae:	68fa      	ldr	r2, [r7, #12]
 8007ab0:	687b      	ldr	r3, [r7, #4]
 8007ab2:	4413      	add	r3, r2
 8007ab4:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8007ab6:	4b14      	ldr	r3, [pc, #80]	; (8007b08 <prvAddCurrentTaskToDelayedList+0x94>)
 8007ab8:	681b      	ldr	r3, [r3, #0]
 8007aba:	68ba      	ldr	r2, [r7, #8]
 8007abc:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8007abe:	68ba      	ldr	r2, [r7, #8]
 8007ac0:	68fb      	ldr	r3, [r7, #12]
 8007ac2:	429a      	cmp	r2, r3
 8007ac4:	d209      	bcs.n	8007ada <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8007ac6:	4b12      	ldr	r3, [pc, #72]	; (8007b10 <prvAddCurrentTaskToDelayedList+0x9c>)
 8007ac8:	681a      	ldr	r2, [r3, #0]
 8007aca:	4b0f      	ldr	r3, [pc, #60]	; (8007b08 <prvAddCurrentTaskToDelayedList+0x94>)
 8007acc:	681b      	ldr	r3, [r3, #0]
 8007ace:	3304      	adds	r3, #4
 8007ad0:	4619      	mov	r1, r3
 8007ad2:	4610      	mov	r0, r2
 8007ad4:	f7fe facb 	bl	800606e <vListInsert>
}
 8007ad8:	e010      	b.n	8007afc <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8007ada:	4b0e      	ldr	r3, [pc, #56]	; (8007b14 <prvAddCurrentTaskToDelayedList+0xa0>)
 8007adc:	681a      	ldr	r2, [r3, #0]
 8007ade:	4b0a      	ldr	r3, [pc, #40]	; (8007b08 <prvAddCurrentTaskToDelayedList+0x94>)
 8007ae0:	681b      	ldr	r3, [r3, #0]
 8007ae2:	3304      	adds	r3, #4
 8007ae4:	4619      	mov	r1, r3
 8007ae6:	4610      	mov	r0, r2
 8007ae8:	f7fe fac1 	bl	800606e <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8007aec:	4b0a      	ldr	r3, [pc, #40]	; (8007b18 <prvAddCurrentTaskToDelayedList+0xa4>)
 8007aee:	681b      	ldr	r3, [r3, #0]
 8007af0:	68ba      	ldr	r2, [r7, #8]
 8007af2:	429a      	cmp	r2, r3
 8007af4:	d202      	bcs.n	8007afc <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8007af6:	4a08      	ldr	r2, [pc, #32]	; (8007b18 <prvAddCurrentTaskToDelayedList+0xa4>)
 8007af8:	68bb      	ldr	r3, [r7, #8]
 8007afa:	6013      	str	r3, [r2, #0]
}
 8007afc:	bf00      	nop
 8007afe:	3710      	adds	r7, #16
 8007b00:	46bd      	mov	sp, r7
 8007b02:	bd80      	pop	{r7, pc}
 8007b04:	20000dac 	.word	0x20000dac
 8007b08:	200008d4 	.word	0x200008d4
 8007b0c:	20000d94 	.word	0x20000d94
 8007b10:	20000d64 	.word	0x20000d64
 8007b14:	20000d60 	.word	0x20000d60
 8007b18:	20000dc8 	.word	0x20000dc8

08007b1c <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8007b1c:	b580      	push	{r7, lr}
 8007b1e:	b08a      	sub	sp, #40	; 0x28
 8007b20:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8007b22:	2300      	movs	r3, #0
 8007b24:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8007b26:	f000 facb 	bl	80080c0 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8007b2a:	4b1c      	ldr	r3, [pc, #112]	; (8007b9c <xTimerCreateTimerTask+0x80>)
 8007b2c:	681b      	ldr	r3, [r3, #0]
 8007b2e:	2b00      	cmp	r3, #0
 8007b30:	d021      	beq.n	8007b76 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8007b32:	2300      	movs	r3, #0
 8007b34:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8007b36:	2300      	movs	r3, #0
 8007b38:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8007b3a:	1d3a      	adds	r2, r7, #4
 8007b3c:	f107 0108 	add.w	r1, r7, #8
 8007b40:	f107 030c 	add.w	r3, r7, #12
 8007b44:	4618      	mov	r0, r3
 8007b46:	f7fe fa27 	bl	8005f98 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8007b4a:	6879      	ldr	r1, [r7, #4]
 8007b4c:	68bb      	ldr	r3, [r7, #8]
 8007b4e:	68fa      	ldr	r2, [r7, #12]
 8007b50:	9202      	str	r2, [sp, #8]
 8007b52:	9301      	str	r3, [sp, #4]
 8007b54:	2302      	movs	r3, #2
 8007b56:	9300      	str	r3, [sp, #0]
 8007b58:	2300      	movs	r3, #0
 8007b5a:	460a      	mov	r2, r1
 8007b5c:	4910      	ldr	r1, [pc, #64]	; (8007ba0 <xTimerCreateTimerTask+0x84>)
 8007b5e:	4811      	ldr	r0, [pc, #68]	; (8007ba4 <xTimerCreateTimerTask+0x88>)
 8007b60:	f7fe ffce 	bl	8006b00 <xTaskCreateStatic>
 8007b64:	4603      	mov	r3, r0
 8007b66:	4a10      	ldr	r2, [pc, #64]	; (8007ba8 <xTimerCreateTimerTask+0x8c>)
 8007b68:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8007b6a:	4b0f      	ldr	r3, [pc, #60]	; (8007ba8 <xTimerCreateTimerTask+0x8c>)
 8007b6c:	681b      	ldr	r3, [r3, #0]
 8007b6e:	2b00      	cmp	r3, #0
 8007b70:	d001      	beq.n	8007b76 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8007b72:	2301      	movs	r3, #1
 8007b74:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8007b76:	697b      	ldr	r3, [r7, #20]
 8007b78:	2b00      	cmp	r3, #0
 8007b7a:	d10a      	bne.n	8007b92 <xTimerCreateTimerTask+0x76>
	__asm volatile
 8007b7c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007b80:	f383 8811 	msr	BASEPRI, r3
 8007b84:	f3bf 8f6f 	isb	sy
 8007b88:	f3bf 8f4f 	dsb	sy
 8007b8c:	613b      	str	r3, [r7, #16]
}
 8007b8e:	bf00      	nop
 8007b90:	e7fe      	b.n	8007b90 <xTimerCreateTimerTask+0x74>
	return xReturn;
 8007b92:	697b      	ldr	r3, [r7, #20]
}
 8007b94:	4618      	mov	r0, r3
 8007b96:	3718      	adds	r7, #24
 8007b98:	46bd      	mov	sp, r7
 8007b9a:	bd80      	pop	{r7, pc}
 8007b9c:	20000e04 	.word	0x20000e04
 8007ba0:	0800b5ec 	.word	0x0800b5ec
 8007ba4:	08007cc9 	.word	0x08007cc9
 8007ba8:	20000e08 	.word	0x20000e08

08007bac <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8007bac:	b580      	push	{r7, lr}
 8007bae:	b08a      	sub	sp, #40	; 0x28
 8007bb0:	af00      	add	r7, sp, #0
 8007bb2:	60f8      	str	r0, [r7, #12]
 8007bb4:	60b9      	str	r1, [r7, #8]
 8007bb6:	607a      	str	r2, [r7, #4]
 8007bb8:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8007bba:	2300      	movs	r3, #0
 8007bbc:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8007bbe:	68fb      	ldr	r3, [r7, #12]
 8007bc0:	2b00      	cmp	r3, #0
 8007bc2:	d10a      	bne.n	8007bda <xTimerGenericCommand+0x2e>
	__asm volatile
 8007bc4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007bc8:	f383 8811 	msr	BASEPRI, r3
 8007bcc:	f3bf 8f6f 	isb	sy
 8007bd0:	f3bf 8f4f 	dsb	sy
 8007bd4:	623b      	str	r3, [r7, #32]
}
 8007bd6:	bf00      	nop
 8007bd8:	e7fe      	b.n	8007bd8 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8007bda:	4b1a      	ldr	r3, [pc, #104]	; (8007c44 <xTimerGenericCommand+0x98>)
 8007bdc:	681b      	ldr	r3, [r3, #0]
 8007bde:	2b00      	cmp	r3, #0
 8007be0:	d02a      	beq.n	8007c38 <xTimerGenericCommand+0x8c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8007be2:	68bb      	ldr	r3, [r7, #8]
 8007be4:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8007be6:	687b      	ldr	r3, [r7, #4]
 8007be8:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = ( Timer_t * ) xTimer;
 8007bea:	68fb      	ldr	r3, [r7, #12]
 8007bec:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8007bee:	68bb      	ldr	r3, [r7, #8]
 8007bf0:	2b05      	cmp	r3, #5
 8007bf2:	dc18      	bgt.n	8007c26 <xTimerGenericCommand+0x7a>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8007bf4:	f7ff feb2 	bl	800795c <xTaskGetSchedulerState>
 8007bf8:	4603      	mov	r3, r0
 8007bfa:	2b02      	cmp	r3, #2
 8007bfc:	d109      	bne.n	8007c12 <xTimerGenericCommand+0x66>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8007bfe:	4b11      	ldr	r3, [pc, #68]	; (8007c44 <xTimerGenericCommand+0x98>)
 8007c00:	6818      	ldr	r0, [r3, #0]
 8007c02:	f107 0110 	add.w	r1, r7, #16
 8007c06:	2300      	movs	r3, #0
 8007c08:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007c0a:	f7fe fb95 	bl	8006338 <xQueueGenericSend>
 8007c0e:	6278      	str	r0, [r7, #36]	; 0x24
 8007c10:	e012      	b.n	8007c38 <xTimerGenericCommand+0x8c>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8007c12:	4b0c      	ldr	r3, [pc, #48]	; (8007c44 <xTimerGenericCommand+0x98>)
 8007c14:	6818      	ldr	r0, [r3, #0]
 8007c16:	f107 0110 	add.w	r1, r7, #16
 8007c1a:	2300      	movs	r3, #0
 8007c1c:	2200      	movs	r2, #0
 8007c1e:	f7fe fb8b 	bl	8006338 <xQueueGenericSend>
 8007c22:	6278      	str	r0, [r7, #36]	; 0x24
 8007c24:	e008      	b.n	8007c38 <xTimerGenericCommand+0x8c>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8007c26:	4b07      	ldr	r3, [pc, #28]	; (8007c44 <xTimerGenericCommand+0x98>)
 8007c28:	6818      	ldr	r0, [r3, #0]
 8007c2a:	f107 0110 	add.w	r1, r7, #16
 8007c2e:	2300      	movs	r3, #0
 8007c30:	683a      	ldr	r2, [r7, #0]
 8007c32:	f7fe fc7f 	bl	8006534 <xQueueGenericSendFromISR>
 8007c36:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8007c38:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8007c3a:	4618      	mov	r0, r3
 8007c3c:	3728      	adds	r7, #40	; 0x28
 8007c3e:	46bd      	mov	sp, r7
 8007c40:	bd80      	pop	{r7, pc}
 8007c42:	bf00      	nop
 8007c44:	20000e04 	.word	0x20000e04

08007c48 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8007c48:	b580      	push	{r7, lr}
 8007c4a:	b088      	sub	sp, #32
 8007c4c:	af02      	add	r7, sp, #8
 8007c4e:	6078      	str	r0, [r7, #4]
 8007c50:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
 8007c52:	4b1c      	ldr	r3, [pc, #112]	; (8007cc4 <prvProcessExpiredTimer+0x7c>)
 8007c54:	681b      	ldr	r3, [r3, #0]
 8007c56:	68db      	ldr	r3, [r3, #12]
 8007c58:	68db      	ldr	r3, [r3, #12]
 8007c5a:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8007c5c:	697b      	ldr	r3, [r7, #20]
 8007c5e:	3304      	adds	r3, #4
 8007c60:	4618      	mov	r0, r3
 8007c62:	f7fe fa3d 	bl	80060e0 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 8007c66:	697b      	ldr	r3, [r7, #20]
 8007c68:	69db      	ldr	r3, [r3, #28]
 8007c6a:	2b01      	cmp	r3, #1
 8007c6c:	d122      	bne.n	8007cb4 <prvProcessExpiredTimer+0x6c>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8007c6e:	697b      	ldr	r3, [r7, #20]
 8007c70:	699a      	ldr	r2, [r3, #24]
 8007c72:	687b      	ldr	r3, [r7, #4]
 8007c74:	18d1      	adds	r1, r2, r3
 8007c76:	687b      	ldr	r3, [r7, #4]
 8007c78:	683a      	ldr	r2, [r7, #0]
 8007c7a:	6978      	ldr	r0, [r7, #20]
 8007c7c:	f000 f8c8 	bl	8007e10 <prvInsertTimerInActiveList>
 8007c80:	4603      	mov	r3, r0
 8007c82:	2b00      	cmp	r3, #0
 8007c84:	d016      	beq.n	8007cb4 <prvProcessExpiredTimer+0x6c>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8007c86:	2300      	movs	r3, #0
 8007c88:	9300      	str	r3, [sp, #0]
 8007c8a:	2300      	movs	r3, #0
 8007c8c:	687a      	ldr	r2, [r7, #4]
 8007c8e:	2100      	movs	r1, #0
 8007c90:	6978      	ldr	r0, [r7, #20]
 8007c92:	f7ff ff8b 	bl	8007bac <xTimerGenericCommand>
 8007c96:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8007c98:	693b      	ldr	r3, [r7, #16]
 8007c9a:	2b00      	cmp	r3, #0
 8007c9c:	d10a      	bne.n	8007cb4 <prvProcessExpiredTimer+0x6c>
	__asm volatile
 8007c9e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007ca2:	f383 8811 	msr	BASEPRI, r3
 8007ca6:	f3bf 8f6f 	isb	sy
 8007caa:	f3bf 8f4f 	dsb	sy
 8007cae:	60fb      	str	r3, [r7, #12]
}
 8007cb0:	bf00      	nop
 8007cb2:	e7fe      	b.n	8007cb2 <prvProcessExpiredTimer+0x6a>
	{
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8007cb4:	697b      	ldr	r3, [r7, #20]
 8007cb6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007cb8:	6978      	ldr	r0, [r7, #20]
 8007cba:	4798      	blx	r3
}
 8007cbc:	bf00      	nop
 8007cbe:	3718      	adds	r7, #24
 8007cc0:	46bd      	mov	sp, r7
 8007cc2:	bd80      	pop	{r7, pc}
 8007cc4:	20000dfc 	.word	0x20000dfc

08007cc8 <prvTimerTask>:
/*-----------------------------------------------------------*/

static void prvTimerTask( void *pvParameters )
{
 8007cc8:	b580      	push	{r7, lr}
 8007cca:	b084      	sub	sp, #16
 8007ccc:	af00      	add	r7, sp, #0
 8007cce:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8007cd0:	f107 0308 	add.w	r3, r7, #8
 8007cd4:	4618      	mov	r0, r3
 8007cd6:	f000 f857 	bl	8007d88 <prvGetNextExpireTime>
 8007cda:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8007cdc:	68bb      	ldr	r3, [r7, #8]
 8007cde:	4619      	mov	r1, r3
 8007ce0:	68f8      	ldr	r0, [r7, #12]
 8007ce2:	f000 f803 	bl	8007cec <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8007ce6:	f000 f8d5 	bl	8007e94 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8007cea:	e7f1      	b.n	8007cd0 <prvTimerTask+0x8>

08007cec <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8007cec:	b580      	push	{r7, lr}
 8007cee:	b084      	sub	sp, #16
 8007cf0:	af00      	add	r7, sp, #0
 8007cf2:	6078      	str	r0, [r7, #4]
 8007cf4:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8007cf6:	f7ff fa45 	bl	8007184 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8007cfa:	f107 0308 	add.w	r3, r7, #8
 8007cfe:	4618      	mov	r0, r3
 8007d00:	f000 f866 	bl	8007dd0 <prvSampleTimeNow>
 8007d04:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8007d06:	68bb      	ldr	r3, [r7, #8]
 8007d08:	2b00      	cmp	r3, #0
 8007d0a:	d130      	bne.n	8007d6e <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8007d0c:	683b      	ldr	r3, [r7, #0]
 8007d0e:	2b00      	cmp	r3, #0
 8007d10:	d10a      	bne.n	8007d28 <prvProcessTimerOrBlockTask+0x3c>
 8007d12:	687a      	ldr	r2, [r7, #4]
 8007d14:	68fb      	ldr	r3, [r7, #12]
 8007d16:	429a      	cmp	r2, r3
 8007d18:	d806      	bhi.n	8007d28 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8007d1a:	f7ff fa41 	bl	80071a0 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8007d1e:	68f9      	ldr	r1, [r7, #12]
 8007d20:	6878      	ldr	r0, [r7, #4]
 8007d22:	f7ff ff91 	bl	8007c48 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8007d26:	e024      	b.n	8007d72 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8007d28:	683b      	ldr	r3, [r7, #0]
 8007d2a:	2b00      	cmp	r3, #0
 8007d2c:	d008      	beq.n	8007d40 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8007d2e:	4b13      	ldr	r3, [pc, #76]	; (8007d7c <prvProcessTimerOrBlockTask+0x90>)
 8007d30:	681b      	ldr	r3, [r3, #0]
 8007d32:	681b      	ldr	r3, [r3, #0]
 8007d34:	2b00      	cmp	r3, #0
 8007d36:	bf0c      	ite	eq
 8007d38:	2301      	moveq	r3, #1
 8007d3a:	2300      	movne	r3, #0
 8007d3c:	b2db      	uxtb	r3, r3
 8007d3e:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8007d40:	4b0f      	ldr	r3, [pc, #60]	; (8007d80 <prvProcessTimerOrBlockTask+0x94>)
 8007d42:	6818      	ldr	r0, [r3, #0]
 8007d44:	687a      	ldr	r2, [r7, #4]
 8007d46:	68fb      	ldr	r3, [r7, #12]
 8007d48:	1ad3      	subs	r3, r2, r3
 8007d4a:	683a      	ldr	r2, [r7, #0]
 8007d4c:	4619      	mov	r1, r3
 8007d4e:	f7fe fea3 	bl	8006a98 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8007d52:	f7ff fa25 	bl	80071a0 <xTaskResumeAll>
 8007d56:	4603      	mov	r3, r0
 8007d58:	2b00      	cmp	r3, #0
 8007d5a:	d10a      	bne.n	8007d72 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8007d5c:	4b09      	ldr	r3, [pc, #36]	; (8007d84 <prvProcessTimerOrBlockTask+0x98>)
 8007d5e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007d62:	601a      	str	r2, [r3, #0]
 8007d64:	f3bf 8f4f 	dsb	sy
 8007d68:	f3bf 8f6f 	isb	sy
}
 8007d6c:	e001      	b.n	8007d72 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8007d6e:	f7ff fa17 	bl	80071a0 <xTaskResumeAll>
}
 8007d72:	bf00      	nop
 8007d74:	3710      	adds	r7, #16
 8007d76:	46bd      	mov	sp, r7
 8007d78:	bd80      	pop	{r7, pc}
 8007d7a:	bf00      	nop
 8007d7c:	20000e00 	.word	0x20000e00
 8007d80:	20000e04 	.word	0x20000e04
 8007d84:	e000ed04 	.word	0xe000ed04

08007d88 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8007d88:	b480      	push	{r7}
 8007d8a:	b085      	sub	sp, #20
 8007d8c:	af00      	add	r7, sp, #0
 8007d8e:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8007d90:	4b0e      	ldr	r3, [pc, #56]	; (8007dcc <prvGetNextExpireTime+0x44>)
 8007d92:	681b      	ldr	r3, [r3, #0]
 8007d94:	681b      	ldr	r3, [r3, #0]
 8007d96:	2b00      	cmp	r3, #0
 8007d98:	bf0c      	ite	eq
 8007d9a:	2301      	moveq	r3, #1
 8007d9c:	2300      	movne	r3, #0
 8007d9e:	b2db      	uxtb	r3, r3
 8007da0:	461a      	mov	r2, r3
 8007da2:	687b      	ldr	r3, [r7, #4]
 8007da4:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8007da6:	687b      	ldr	r3, [r7, #4]
 8007da8:	681b      	ldr	r3, [r3, #0]
 8007daa:	2b00      	cmp	r3, #0
 8007dac:	d105      	bne.n	8007dba <prvGetNextExpireTime+0x32>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8007dae:	4b07      	ldr	r3, [pc, #28]	; (8007dcc <prvGetNextExpireTime+0x44>)
 8007db0:	681b      	ldr	r3, [r3, #0]
 8007db2:	68db      	ldr	r3, [r3, #12]
 8007db4:	681b      	ldr	r3, [r3, #0]
 8007db6:	60fb      	str	r3, [r7, #12]
 8007db8:	e001      	b.n	8007dbe <prvGetNextExpireTime+0x36>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8007dba:	2300      	movs	r3, #0
 8007dbc:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8007dbe:	68fb      	ldr	r3, [r7, #12]
}
 8007dc0:	4618      	mov	r0, r3
 8007dc2:	3714      	adds	r7, #20
 8007dc4:	46bd      	mov	sp, r7
 8007dc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007dca:	4770      	bx	lr
 8007dcc:	20000dfc 	.word	0x20000dfc

08007dd0 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8007dd0:	b580      	push	{r7, lr}
 8007dd2:	b084      	sub	sp, #16
 8007dd4:	af00      	add	r7, sp, #0
 8007dd6:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8007dd8:	f7ff fa80 	bl	80072dc <xTaskGetTickCount>
 8007ddc:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8007dde:	4b0b      	ldr	r3, [pc, #44]	; (8007e0c <prvSampleTimeNow+0x3c>)
 8007de0:	681b      	ldr	r3, [r3, #0]
 8007de2:	68fa      	ldr	r2, [r7, #12]
 8007de4:	429a      	cmp	r2, r3
 8007de6:	d205      	bcs.n	8007df4 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8007de8:	f000 f908 	bl	8007ffc <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8007dec:	687b      	ldr	r3, [r7, #4]
 8007dee:	2201      	movs	r2, #1
 8007df0:	601a      	str	r2, [r3, #0]
 8007df2:	e002      	b.n	8007dfa <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8007df4:	687b      	ldr	r3, [r7, #4]
 8007df6:	2200      	movs	r2, #0
 8007df8:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8007dfa:	4a04      	ldr	r2, [pc, #16]	; (8007e0c <prvSampleTimeNow+0x3c>)
 8007dfc:	68fb      	ldr	r3, [r7, #12]
 8007dfe:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8007e00:	68fb      	ldr	r3, [r7, #12]
}
 8007e02:	4618      	mov	r0, r3
 8007e04:	3710      	adds	r7, #16
 8007e06:	46bd      	mov	sp, r7
 8007e08:	bd80      	pop	{r7, pc}
 8007e0a:	bf00      	nop
 8007e0c:	20000e0c 	.word	0x20000e0c

08007e10 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8007e10:	b580      	push	{r7, lr}
 8007e12:	b086      	sub	sp, #24
 8007e14:	af00      	add	r7, sp, #0
 8007e16:	60f8      	str	r0, [r7, #12]
 8007e18:	60b9      	str	r1, [r7, #8]
 8007e1a:	607a      	str	r2, [r7, #4]
 8007e1c:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8007e1e:	2300      	movs	r3, #0
 8007e20:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8007e22:	68fb      	ldr	r3, [r7, #12]
 8007e24:	68ba      	ldr	r2, [r7, #8]
 8007e26:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8007e28:	68fb      	ldr	r3, [r7, #12]
 8007e2a:	68fa      	ldr	r2, [r7, #12]
 8007e2c:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8007e2e:	68ba      	ldr	r2, [r7, #8]
 8007e30:	687b      	ldr	r3, [r7, #4]
 8007e32:	429a      	cmp	r2, r3
 8007e34:	d812      	bhi.n	8007e5c <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007e36:	687a      	ldr	r2, [r7, #4]
 8007e38:	683b      	ldr	r3, [r7, #0]
 8007e3a:	1ad2      	subs	r2, r2, r3
 8007e3c:	68fb      	ldr	r3, [r7, #12]
 8007e3e:	699b      	ldr	r3, [r3, #24]
 8007e40:	429a      	cmp	r2, r3
 8007e42:	d302      	bcc.n	8007e4a <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8007e44:	2301      	movs	r3, #1
 8007e46:	617b      	str	r3, [r7, #20]
 8007e48:	e01b      	b.n	8007e82 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8007e4a:	4b10      	ldr	r3, [pc, #64]	; (8007e8c <prvInsertTimerInActiveList+0x7c>)
 8007e4c:	681a      	ldr	r2, [r3, #0]
 8007e4e:	68fb      	ldr	r3, [r7, #12]
 8007e50:	3304      	adds	r3, #4
 8007e52:	4619      	mov	r1, r3
 8007e54:	4610      	mov	r0, r2
 8007e56:	f7fe f90a 	bl	800606e <vListInsert>
 8007e5a:	e012      	b.n	8007e82 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8007e5c:	687a      	ldr	r2, [r7, #4]
 8007e5e:	683b      	ldr	r3, [r7, #0]
 8007e60:	429a      	cmp	r2, r3
 8007e62:	d206      	bcs.n	8007e72 <prvInsertTimerInActiveList+0x62>
 8007e64:	68ba      	ldr	r2, [r7, #8]
 8007e66:	683b      	ldr	r3, [r7, #0]
 8007e68:	429a      	cmp	r2, r3
 8007e6a:	d302      	bcc.n	8007e72 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8007e6c:	2301      	movs	r3, #1
 8007e6e:	617b      	str	r3, [r7, #20]
 8007e70:	e007      	b.n	8007e82 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8007e72:	4b07      	ldr	r3, [pc, #28]	; (8007e90 <prvInsertTimerInActiveList+0x80>)
 8007e74:	681a      	ldr	r2, [r3, #0]
 8007e76:	68fb      	ldr	r3, [r7, #12]
 8007e78:	3304      	adds	r3, #4
 8007e7a:	4619      	mov	r1, r3
 8007e7c:	4610      	mov	r0, r2
 8007e7e:	f7fe f8f6 	bl	800606e <vListInsert>
		}
	}

	return xProcessTimerNow;
 8007e82:	697b      	ldr	r3, [r7, #20]
}
 8007e84:	4618      	mov	r0, r3
 8007e86:	3718      	adds	r7, #24
 8007e88:	46bd      	mov	sp, r7
 8007e8a:	bd80      	pop	{r7, pc}
 8007e8c:	20000e00 	.word	0x20000e00
 8007e90:	20000dfc 	.word	0x20000dfc

08007e94 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8007e94:	b580      	push	{r7, lr}
 8007e96:	b08e      	sub	sp, #56	; 0x38
 8007e98:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8007e9a:	e09d      	b.n	8007fd8 <prvProcessReceivedCommands+0x144>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8007e9c:	687b      	ldr	r3, [r7, #4]
 8007e9e:	2b00      	cmp	r3, #0
 8007ea0:	da18      	bge.n	8007ed4 <prvProcessReceivedCommands+0x40>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8007ea2:	1d3b      	adds	r3, r7, #4
 8007ea4:	3304      	adds	r3, #4
 8007ea6:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8007ea8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007eaa:	2b00      	cmp	r3, #0
 8007eac:	d10a      	bne.n	8007ec4 <prvProcessReceivedCommands+0x30>
	__asm volatile
 8007eae:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007eb2:	f383 8811 	msr	BASEPRI, r3
 8007eb6:	f3bf 8f6f 	isb	sy
 8007eba:	f3bf 8f4f 	dsb	sy
 8007ebe:	61fb      	str	r3, [r7, #28]
}
 8007ec0:	bf00      	nop
 8007ec2:	e7fe      	b.n	8007ec2 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8007ec4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007ec6:	681b      	ldr	r3, [r3, #0]
 8007ec8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8007eca:	6850      	ldr	r0, [r2, #4]
 8007ecc:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8007ece:	6892      	ldr	r2, [r2, #8]
 8007ed0:	4611      	mov	r1, r2
 8007ed2:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8007ed4:	687b      	ldr	r3, [r7, #4]
 8007ed6:	2b00      	cmp	r3, #0
 8007ed8:	db7d      	blt.n	8007fd6 <prvProcessReceivedCommands+0x142>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8007eda:	68fb      	ldr	r3, [r7, #12]
 8007edc:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8007ede:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007ee0:	695b      	ldr	r3, [r3, #20]
 8007ee2:	2b00      	cmp	r3, #0
 8007ee4:	d004      	beq.n	8007ef0 <prvProcessReceivedCommands+0x5c>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8007ee6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007ee8:	3304      	adds	r3, #4
 8007eea:	4618      	mov	r0, r3
 8007eec:	f7fe f8f8 	bl	80060e0 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8007ef0:	463b      	mov	r3, r7
 8007ef2:	4618      	mov	r0, r3
 8007ef4:	f7ff ff6c 	bl	8007dd0 <prvSampleTimeNow>
 8007ef8:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 8007efa:	687b      	ldr	r3, [r7, #4]
 8007efc:	2b09      	cmp	r3, #9
 8007efe:	d86b      	bhi.n	8007fd8 <prvProcessReceivedCommands+0x144>
 8007f00:	a201      	add	r2, pc, #4	; (adr r2, 8007f08 <prvProcessReceivedCommands+0x74>)
 8007f02:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007f06:	bf00      	nop
 8007f08:	08007f31 	.word	0x08007f31
 8007f0c:	08007f31 	.word	0x08007f31
 8007f10:	08007f31 	.word	0x08007f31
 8007f14:	08007fd9 	.word	0x08007fd9
 8007f18:	08007f8d 	.word	0x08007f8d
 8007f1c:	08007fc5 	.word	0x08007fc5
 8007f20:	08007f31 	.word	0x08007f31
 8007f24:	08007f31 	.word	0x08007f31
 8007f28:	08007fd9 	.word	0x08007fd9
 8007f2c:	08007f8d 	.word	0x08007f8d
			    case tmrCOMMAND_START_FROM_ISR :
			    case tmrCOMMAND_RESET :
			    case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8007f30:	68ba      	ldr	r2, [r7, #8]
 8007f32:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007f34:	699b      	ldr	r3, [r3, #24]
 8007f36:	18d1      	adds	r1, r2, r3
 8007f38:	68bb      	ldr	r3, [r7, #8]
 8007f3a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007f3c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8007f3e:	f7ff ff67 	bl	8007e10 <prvInsertTimerInActiveList>
 8007f42:	4603      	mov	r3, r0
 8007f44:	2b00      	cmp	r3, #0
 8007f46:	d047      	beq.n	8007fd8 <prvProcessReceivedCommands+0x144>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8007f48:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007f4a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007f4c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8007f4e:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 8007f50:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007f52:	69db      	ldr	r3, [r3, #28]
 8007f54:	2b01      	cmp	r3, #1
 8007f56:	d13f      	bne.n	8007fd8 <prvProcessReceivedCommands+0x144>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8007f58:	68ba      	ldr	r2, [r7, #8]
 8007f5a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007f5c:	699b      	ldr	r3, [r3, #24]
 8007f5e:	441a      	add	r2, r3
 8007f60:	2300      	movs	r3, #0
 8007f62:	9300      	str	r3, [sp, #0]
 8007f64:	2300      	movs	r3, #0
 8007f66:	2100      	movs	r1, #0
 8007f68:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8007f6a:	f7ff fe1f 	bl	8007bac <xTimerGenericCommand>
 8007f6e:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8007f70:	6a3b      	ldr	r3, [r7, #32]
 8007f72:	2b00      	cmp	r3, #0
 8007f74:	d130      	bne.n	8007fd8 <prvProcessReceivedCommands+0x144>
	__asm volatile
 8007f76:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007f7a:	f383 8811 	msr	BASEPRI, r3
 8007f7e:	f3bf 8f6f 	isb	sy
 8007f82:	f3bf 8f4f 	dsb	sy
 8007f86:	61bb      	str	r3, [r7, #24]
}
 8007f88:	bf00      	nop
 8007f8a:	e7fe      	b.n	8007f8a <prvProcessReceivedCommands+0xf6>
					There is nothing to do here. */
					break;

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8007f8c:	68ba      	ldr	r2, [r7, #8]
 8007f8e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007f90:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8007f92:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007f94:	699b      	ldr	r3, [r3, #24]
 8007f96:	2b00      	cmp	r3, #0
 8007f98:	d10a      	bne.n	8007fb0 <prvProcessReceivedCommands+0x11c>
	__asm volatile
 8007f9a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007f9e:	f383 8811 	msr	BASEPRI, r3
 8007fa2:	f3bf 8f6f 	isb	sy
 8007fa6:	f3bf 8f4f 	dsb	sy
 8007faa:	617b      	str	r3, [r7, #20]
}
 8007fac:	bf00      	nop
 8007fae:	e7fe      	b.n	8007fae <prvProcessReceivedCommands+0x11a>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8007fb0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007fb2:	699a      	ldr	r2, [r3, #24]
 8007fb4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007fb6:	18d1      	adds	r1, r2, r3
 8007fb8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007fba:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007fbc:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8007fbe:	f7ff ff27 	bl	8007e10 <prvInsertTimerInActiveList>
					break;
 8007fc2:	e009      	b.n	8007fd8 <prvProcessReceivedCommands+0x144>
					#elif( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
					{
						/* The timer could have been allocated statically or
						dynamically, so check before attempting to free the
						memory. */
						if( pxTimer->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 8007fc4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007fc6:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 8007fca:	2b00      	cmp	r3, #0
 8007fcc:	d104      	bne.n	8007fd8 <prvProcessReceivedCommands+0x144>
						{
							vPortFree( pxTimer );
 8007fce:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8007fd0:	f000 fbc6 	bl	8008760 <vPortFree>
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8007fd4:	e000      	b.n	8007fd8 <prvProcessReceivedCommands+0x144>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 8007fd6:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8007fd8:	4b07      	ldr	r3, [pc, #28]	; (8007ff8 <prvProcessReceivedCommands+0x164>)
 8007fda:	681b      	ldr	r3, [r3, #0]
 8007fdc:	1d39      	adds	r1, r7, #4
 8007fde:	2200      	movs	r2, #0
 8007fe0:	4618      	mov	r0, r3
 8007fe2:	f7fe fb3f 	bl	8006664 <xQueueReceive>
 8007fe6:	4603      	mov	r3, r0
 8007fe8:	2b00      	cmp	r3, #0
 8007fea:	f47f af57 	bne.w	8007e9c <prvProcessReceivedCommands+0x8>
	}
}
 8007fee:	bf00      	nop
 8007ff0:	bf00      	nop
 8007ff2:	3730      	adds	r7, #48	; 0x30
 8007ff4:	46bd      	mov	sp, r7
 8007ff6:	bd80      	pop	{r7, pc}
 8007ff8:	20000e04 	.word	0x20000e04

08007ffc <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8007ffc:	b580      	push	{r7, lr}
 8007ffe:	b088      	sub	sp, #32
 8008000:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8008002:	e045      	b.n	8008090 <prvSwitchTimerLists+0x94>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8008004:	4b2c      	ldr	r3, [pc, #176]	; (80080b8 <prvSwitchTimerLists+0xbc>)
 8008006:	681b      	ldr	r3, [r3, #0]
 8008008:	68db      	ldr	r3, [r3, #12]
 800800a:	681b      	ldr	r3, [r3, #0]
 800800c:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
 800800e:	4b2a      	ldr	r3, [pc, #168]	; (80080b8 <prvSwitchTimerLists+0xbc>)
 8008010:	681b      	ldr	r3, [r3, #0]
 8008012:	68db      	ldr	r3, [r3, #12]
 8008014:	68db      	ldr	r3, [r3, #12]
 8008016:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8008018:	68fb      	ldr	r3, [r7, #12]
 800801a:	3304      	adds	r3, #4
 800801c:	4618      	mov	r0, r3
 800801e:	f7fe f85f 	bl	80060e0 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8008022:	68fb      	ldr	r3, [r7, #12]
 8008024:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008026:	68f8      	ldr	r0, [r7, #12]
 8008028:	4798      	blx	r3

		if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 800802a:	68fb      	ldr	r3, [r7, #12]
 800802c:	69db      	ldr	r3, [r3, #28]
 800802e:	2b01      	cmp	r3, #1
 8008030:	d12e      	bne.n	8008090 <prvSwitchTimerLists+0x94>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8008032:	68fb      	ldr	r3, [r7, #12]
 8008034:	699b      	ldr	r3, [r3, #24]
 8008036:	693a      	ldr	r2, [r7, #16]
 8008038:	4413      	add	r3, r2
 800803a:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800803c:	68ba      	ldr	r2, [r7, #8]
 800803e:	693b      	ldr	r3, [r7, #16]
 8008040:	429a      	cmp	r2, r3
 8008042:	d90e      	bls.n	8008062 <prvSwitchTimerLists+0x66>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8008044:	68fb      	ldr	r3, [r7, #12]
 8008046:	68ba      	ldr	r2, [r7, #8]
 8008048:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800804a:	68fb      	ldr	r3, [r7, #12]
 800804c:	68fa      	ldr	r2, [r7, #12]
 800804e:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8008050:	4b19      	ldr	r3, [pc, #100]	; (80080b8 <prvSwitchTimerLists+0xbc>)
 8008052:	681a      	ldr	r2, [r3, #0]
 8008054:	68fb      	ldr	r3, [r7, #12]
 8008056:	3304      	adds	r3, #4
 8008058:	4619      	mov	r1, r3
 800805a:	4610      	mov	r0, r2
 800805c:	f7fe f807 	bl	800606e <vListInsert>
 8008060:	e016      	b.n	8008090 <prvSwitchTimerLists+0x94>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8008062:	2300      	movs	r3, #0
 8008064:	9300      	str	r3, [sp, #0]
 8008066:	2300      	movs	r3, #0
 8008068:	693a      	ldr	r2, [r7, #16]
 800806a:	2100      	movs	r1, #0
 800806c:	68f8      	ldr	r0, [r7, #12]
 800806e:	f7ff fd9d 	bl	8007bac <xTimerGenericCommand>
 8008072:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8008074:	687b      	ldr	r3, [r7, #4]
 8008076:	2b00      	cmp	r3, #0
 8008078:	d10a      	bne.n	8008090 <prvSwitchTimerLists+0x94>
	__asm volatile
 800807a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800807e:	f383 8811 	msr	BASEPRI, r3
 8008082:	f3bf 8f6f 	isb	sy
 8008086:	f3bf 8f4f 	dsb	sy
 800808a:	603b      	str	r3, [r7, #0]
}
 800808c:	bf00      	nop
 800808e:	e7fe      	b.n	800808e <prvSwitchTimerLists+0x92>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8008090:	4b09      	ldr	r3, [pc, #36]	; (80080b8 <prvSwitchTimerLists+0xbc>)
 8008092:	681b      	ldr	r3, [r3, #0]
 8008094:	681b      	ldr	r3, [r3, #0]
 8008096:	2b00      	cmp	r3, #0
 8008098:	d1b4      	bne.n	8008004 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800809a:	4b07      	ldr	r3, [pc, #28]	; (80080b8 <prvSwitchTimerLists+0xbc>)
 800809c:	681b      	ldr	r3, [r3, #0]
 800809e:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 80080a0:	4b06      	ldr	r3, [pc, #24]	; (80080bc <prvSwitchTimerLists+0xc0>)
 80080a2:	681b      	ldr	r3, [r3, #0]
 80080a4:	4a04      	ldr	r2, [pc, #16]	; (80080b8 <prvSwitchTimerLists+0xbc>)
 80080a6:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 80080a8:	4a04      	ldr	r2, [pc, #16]	; (80080bc <prvSwitchTimerLists+0xc0>)
 80080aa:	697b      	ldr	r3, [r7, #20]
 80080ac:	6013      	str	r3, [r2, #0]
}
 80080ae:	bf00      	nop
 80080b0:	3718      	adds	r7, #24
 80080b2:	46bd      	mov	sp, r7
 80080b4:	bd80      	pop	{r7, pc}
 80080b6:	bf00      	nop
 80080b8:	20000dfc 	.word	0x20000dfc
 80080bc:	20000e00 	.word	0x20000e00

080080c0 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 80080c0:	b580      	push	{r7, lr}
 80080c2:	b082      	sub	sp, #8
 80080c4:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 80080c6:	f000 f965 	bl	8008394 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 80080ca:	4b15      	ldr	r3, [pc, #84]	; (8008120 <prvCheckForValidListAndQueue+0x60>)
 80080cc:	681b      	ldr	r3, [r3, #0]
 80080ce:	2b00      	cmp	r3, #0
 80080d0:	d120      	bne.n	8008114 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 80080d2:	4814      	ldr	r0, [pc, #80]	; (8008124 <prvCheckForValidListAndQueue+0x64>)
 80080d4:	f7fd ff7a 	bl	8005fcc <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 80080d8:	4813      	ldr	r0, [pc, #76]	; (8008128 <prvCheckForValidListAndQueue+0x68>)
 80080da:	f7fd ff77 	bl	8005fcc <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 80080de:	4b13      	ldr	r3, [pc, #76]	; (800812c <prvCheckForValidListAndQueue+0x6c>)
 80080e0:	4a10      	ldr	r2, [pc, #64]	; (8008124 <prvCheckForValidListAndQueue+0x64>)
 80080e2:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 80080e4:	4b12      	ldr	r3, [pc, #72]	; (8008130 <prvCheckForValidListAndQueue+0x70>)
 80080e6:	4a10      	ldr	r2, [pc, #64]	; (8008128 <prvCheckForValidListAndQueue+0x68>)
 80080e8:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 80080ea:	2300      	movs	r3, #0
 80080ec:	9300      	str	r3, [sp, #0]
 80080ee:	4b11      	ldr	r3, [pc, #68]	; (8008134 <prvCheckForValidListAndQueue+0x74>)
 80080f0:	4a11      	ldr	r2, [pc, #68]	; (8008138 <prvCheckForValidListAndQueue+0x78>)
 80080f2:	2110      	movs	r1, #16
 80080f4:	200a      	movs	r0, #10
 80080f6:	f7fe f885 	bl	8006204 <xQueueGenericCreateStatic>
 80080fa:	4603      	mov	r3, r0
 80080fc:	4a08      	ldr	r2, [pc, #32]	; (8008120 <prvCheckForValidListAndQueue+0x60>)
 80080fe:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8008100:	4b07      	ldr	r3, [pc, #28]	; (8008120 <prvCheckForValidListAndQueue+0x60>)
 8008102:	681b      	ldr	r3, [r3, #0]
 8008104:	2b00      	cmp	r3, #0
 8008106:	d005      	beq.n	8008114 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8008108:	4b05      	ldr	r3, [pc, #20]	; (8008120 <prvCheckForValidListAndQueue+0x60>)
 800810a:	681b      	ldr	r3, [r3, #0]
 800810c:	490b      	ldr	r1, [pc, #44]	; (800813c <prvCheckForValidListAndQueue+0x7c>)
 800810e:	4618      	mov	r0, r3
 8008110:	f7fe fc98 	bl	8006a44 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8008114:	f000 f96e 	bl	80083f4 <vPortExitCritical>
}
 8008118:	bf00      	nop
 800811a:	46bd      	mov	sp, r7
 800811c:	bd80      	pop	{r7, pc}
 800811e:	bf00      	nop
 8008120:	20000e04 	.word	0x20000e04
 8008124:	20000dd4 	.word	0x20000dd4
 8008128:	20000de8 	.word	0x20000de8
 800812c:	20000dfc 	.word	0x20000dfc
 8008130:	20000e00 	.word	0x20000e00
 8008134:	20000eb0 	.word	0x20000eb0
 8008138:	20000e10 	.word	0x20000e10
 800813c:	0800b5f4 	.word	0x0800b5f4

08008140 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8008140:	b480      	push	{r7}
 8008142:	b085      	sub	sp, #20
 8008144:	af00      	add	r7, sp, #0
 8008146:	60f8      	str	r0, [r7, #12]
 8008148:	60b9      	str	r1, [r7, #8]
 800814a:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800814c:	68fb      	ldr	r3, [r7, #12]
 800814e:	3b04      	subs	r3, #4
 8008150:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8008152:	68fb      	ldr	r3, [r7, #12]
 8008154:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8008158:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800815a:	68fb      	ldr	r3, [r7, #12]
 800815c:	3b04      	subs	r3, #4
 800815e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8008160:	68bb      	ldr	r3, [r7, #8]
 8008162:	f023 0201 	bic.w	r2, r3, #1
 8008166:	68fb      	ldr	r3, [r7, #12]
 8008168:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800816a:	68fb      	ldr	r3, [r7, #12]
 800816c:	3b04      	subs	r3, #4
 800816e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8008170:	4a0c      	ldr	r2, [pc, #48]	; (80081a4 <pxPortInitialiseStack+0x64>)
 8008172:	68fb      	ldr	r3, [r7, #12]
 8008174:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8008176:	68fb      	ldr	r3, [r7, #12]
 8008178:	3b14      	subs	r3, #20
 800817a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800817c:	687a      	ldr	r2, [r7, #4]
 800817e:	68fb      	ldr	r3, [r7, #12]
 8008180:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8008182:	68fb      	ldr	r3, [r7, #12]
 8008184:	3b04      	subs	r3, #4
 8008186:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8008188:	68fb      	ldr	r3, [r7, #12]
 800818a:	f06f 0202 	mvn.w	r2, #2
 800818e:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8008190:	68fb      	ldr	r3, [r7, #12]
 8008192:	3b20      	subs	r3, #32
 8008194:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8008196:	68fb      	ldr	r3, [r7, #12]
}
 8008198:	4618      	mov	r0, r3
 800819a:	3714      	adds	r7, #20
 800819c:	46bd      	mov	sp, r7
 800819e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081a2:	4770      	bx	lr
 80081a4:	080081a9 	.word	0x080081a9

080081a8 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 80081a8:	b480      	push	{r7}
 80081aa:	b085      	sub	sp, #20
 80081ac:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 80081ae:	2300      	movs	r3, #0
 80081b0:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 80081b2:	4b12      	ldr	r3, [pc, #72]	; (80081fc <prvTaskExitError+0x54>)
 80081b4:	681b      	ldr	r3, [r3, #0]
 80081b6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80081ba:	d00a      	beq.n	80081d2 <prvTaskExitError+0x2a>
	__asm volatile
 80081bc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80081c0:	f383 8811 	msr	BASEPRI, r3
 80081c4:	f3bf 8f6f 	isb	sy
 80081c8:	f3bf 8f4f 	dsb	sy
 80081cc:	60fb      	str	r3, [r7, #12]
}
 80081ce:	bf00      	nop
 80081d0:	e7fe      	b.n	80081d0 <prvTaskExitError+0x28>
	__asm volatile
 80081d2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80081d6:	f383 8811 	msr	BASEPRI, r3
 80081da:	f3bf 8f6f 	isb	sy
 80081de:	f3bf 8f4f 	dsb	sy
 80081e2:	60bb      	str	r3, [r7, #8]
}
 80081e4:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 80081e6:	bf00      	nop
 80081e8:	687b      	ldr	r3, [r7, #4]
 80081ea:	2b00      	cmp	r3, #0
 80081ec:	d0fc      	beq.n	80081e8 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 80081ee:	bf00      	nop
 80081f0:	bf00      	nop
 80081f2:	3714      	adds	r7, #20
 80081f4:	46bd      	mov	sp, r7
 80081f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081fa:	4770      	bx	lr
 80081fc:	20000014 	.word	0x20000014

08008200 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8008200:	4b07      	ldr	r3, [pc, #28]	; (8008220 <pxCurrentTCBConst2>)
 8008202:	6819      	ldr	r1, [r3, #0]
 8008204:	6808      	ldr	r0, [r1, #0]
 8008206:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800820a:	f380 8809 	msr	PSP, r0
 800820e:	f3bf 8f6f 	isb	sy
 8008212:	f04f 0000 	mov.w	r0, #0
 8008216:	f380 8811 	msr	BASEPRI, r0
 800821a:	4770      	bx	lr
 800821c:	f3af 8000 	nop.w

08008220 <pxCurrentTCBConst2>:
 8008220:	200008d4 	.word	0x200008d4
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8008224:	bf00      	nop
 8008226:	bf00      	nop

08008228 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8008228:	4808      	ldr	r0, [pc, #32]	; (800824c <prvPortStartFirstTask+0x24>)
 800822a:	6800      	ldr	r0, [r0, #0]
 800822c:	6800      	ldr	r0, [r0, #0]
 800822e:	f380 8808 	msr	MSP, r0
 8008232:	f04f 0000 	mov.w	r0, #0
 8008236:	f380 8814 	msr	CONTROL, r0
 800823a:	b662      	cpsie	i
 800823c:	b661      	cpsie	f
 800823e:	f3bf 8f4f 	dsb	sy
 8008242:	f3bf 8f6f 	isb	sy
 8008246:	df00      	svc	0
 8008248:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800824a:	bf00      	nop
 800824c:	e000ed08 	.word	0xe000ed08

08008250 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8008250:	b580      	push	{r7, lr}
 8008252:	b086      	sub	sp, #24
 8008254:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8008256:	4b46      	ldr	r3, [pc, #280]	; (8008370 <xPortStartScheduler+0x120>)
 8008258:	681b      	ldr	r3, [r3, #0]
 800825a:	4a46      	ldr	r2, [pc, #280]	; (8008374 <xPortStartScheduler+0x124>)
 800825c:	4293      	cmp	r3, r2
 800825e:	d10a      	bne.n	8008276 <xPortStartScheduler+0x26>
	__asm volatile
 8008260:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008264:	f383 8811 	msr	BASEPRI, r3
 8008268:	f3bf 8f6f 	isb	sy
 800826c:	f3bf 8f4f 	dsb	sy
 8008270:	613b      	str	r3, [r7, #16]
}
 8008272:	bf00      	nop
 8008274:	e7fe      	b.n	8008274 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8008276:	4b3e      	ldr	r3, [pc, #248]	; (8008370 <xPortStartScheduler+0x120>)
 8008278:	681b      	ldr	r3, [r3, #0]
 800827a:	4a3f      	ldr	r2, [pc, #252]	; (8008378 <xPortStartScheduler+0x128>)
 800827c:	4293      	cmp	r3, r2
 800827e:	d10a      	bne.n	8008296 <xPortStartScheduler+0x46>
	__asm volatile
 8008280:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008284:	f383 8811 	msr	BASEPRI, r3
 8008288:	f3bf 8f6f 	isb	sy
 800828c:	f3bf 8f4f 	dsb	sy
 8008290:	60fb      	str	r3, [r7, #12]
}
 8008292:	bf00      	nop
 8008294:	e7fe      	b.n	8008294 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8008296:	4b39      	ldr	r3, [pc, #228]	; (800837c <xPortStartScheduler+0x12c>)
 8008298:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800829a:	697b      	ldr	r3, [r7, #20]
 800829c:	781b      	ldrb	r3, [r3, #0]
 800829e:	b2db      	uxtb	r3, r3
 80082a0:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 80082a2:	697b      	ldr	r3, [r7, #20]
 80082a4:	22ff      	movs	r2, #255	; 0xff
 80082a6:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 80082a8:	697b      	ldr	r3, [r7, #20]
 80082aa:	781b      	ldrb	r3, [r3, #0]
 80082ac:	b2db      	uxtb	r3, r3
 80082ae:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 80082b0:	78fb      	ldrb	r3, [r7, #3]
 80082b2:	b2db      	uxtb	r3, r3
 80082b4:	f003 0350 	and.w	r3, r3, #80	; 0x50
 80082b8:	b2da      	uxtb	r2, r3
 80082ba:	4b31      	ldr	r3, [pc, #196]	; (8008380 <xPortStartScheduler+0x130>)
 80082bc:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 80082be:	4b31      	ldr	r3, [pc, #196]	; (8008384 <xPortStartScheduler+0x134>)
 80082c0:	2207      	movs	r2, #7
 80082c2:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80082c4:	e009      	b.n	80082da <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 80082c6:	4b2f      	ldr	r3, [pc, #188]	; (8008384 <xPortStartScheduler+0x134>)
 80082c8:	681b      	ldr	r3, [r3, #0]
 80082ca:	3b01      	subs	r3, #1
 80082cc:	4a2d      	ldr	r2, [pc, #180]	; (8008384 <xPortStartScheduler+0x134>)
 80082ce:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 80082d0:	78fb      	ldrb	r3, [r7, #3]
 80082d2:	b2db      	uxtb	r3, r3
 80082d4:	005b      	lsls	r3, r3, #1
 80082d6:	b2db      	uxtb	r3, r3
 80082d8:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80082da:	78fb      	ldrb	r3, [r7, #3]
 80082dc:	b2db      	uxtb	r3, r3
 80082de:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80082e2:	2b80      	cmp	r3, #128	; 0x80
 80082e4:	d0ef      	beq.n	80082c6 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 80082e6:	4b27      	ldr	r3, [pc, #156]	; (8008384 <xPortStartScheduler+0x134>)
 80082e8:	681b      	ldr	r3, [r3, #0]
 80082ea:	f1c3 0307 	rsb	r3, r3, #7
 80082ee:	2b04      	cmp	r3, #4
 80082f0:	d00a      	beq.n	8008308 <xPortStartScheduler+0xb8>
	__asm volatile
 80082f2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80082f6:	f383 8811 	msr	BASEPRI, r3
 80082fa:	f3bf 8f6f 	isb	sy
 80082fe:	f3bf 8f4f 	dsb	sy
 8008302:	60bb      	str	r3, [r7, #8]
}
 8008304:	bf00      	nop
 8008306:	e7fe      	b.n	8008306 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8008308:	4b1e      	ldr	r3, [pc, #120]	; (8008384 <xPortStartScheduler+0x134>)
 800830a:	681b      	ldr	r3, [r3, #0]
 800830c:	021b      	lsls	r3, r3, #8
 800830e:	4a1d      	ldr	r2, [pc, #116]	; (8008384 <xPortStartScheduler+0x134>)
 8008310:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8008312:	4b1c      	ldr	r3, [pc, #112]	; (8008384 <xPortStartScheduler+0x134>)
 8008314:	681b      	ldr	r3, [r3, #0]
 8008316:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800831a:	4a1a      	ldr	r2, [pc, #104]	; (8008384 <xPortStartScheduler+0x134>)
 800831c:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800831e:	687b      	ldr	r3, [r7, #4]
 8008320:	b2da      	uxtb	r2, r3
 8008322:	697b      	ldr	r3, [r7, #20]
 8008324:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8008326:	4b18      	ldr	r3, [pc, #96]	; (8008388 <xPortStartScheduler+0x138>)
 8008328:	681b      	ldr	r3, [r3, #0]
 800832a:	4a17      	ldr	r2, [pc, #92]	; (8008388 <xPortStartScheduler+0x138>)
 800832c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8008330:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8008332:	4b15      	ldr	r3, [pc, #84]	; (8008388 <xPortStartScheduler+0x138>)
 8008334:	681b      	ldr	r3, [r3, #0]
 8008336:	4a14      	ldr	r2, [pc, #80]	; (8008388 <xPortStartScheduler+0x138>)
 8008338:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 800833c:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800833e:	f000 f8dd 	bl	80084fc <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8008342:	4b12      	ldr	r3, [pc, #72]	; (800838c <xPortStartScheduler+0x13c>)
 8008344:	2200      	movs	r2, #0
 8008346:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8008348:	f000 f8fc 	bl	8008544 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800834c:	4b10      	ldr	r3, [pc, #64]	; (8008390 <xPortStartScheduler+0x140>)
 800834e:	681b      	ldr	r3, [r3, #0]
 8008350:	4a0f      	ldr	r2, [pc, #60]	; (8008390 <xPortStartScheduler+0x140>)
 8008352:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8008356:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8008358:	f7ff ff66 	bl	8008228 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800835c:	f7ff f88c 	bl	8007478 <vTaskSwitchContext>
	prvTaskExitError();
 8008360:	f7ff ff22 	bl	80081a8 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8008364:	2300      	movs	r3, #0
}
 8008366:	4618      	mov	r0, r3
 8008368:	3718      	adds	r7, #24
 800836a:	46bd      	mov	sp, r7
 800836c:	bd80      	pop	{r7, pc}
 800836e:	bf00      	nop
 8008370:	e000ed00 	.word	0xe000ed00
 8008374:	410fc271 	.word	0x410fc271
 8008378:	410fc270 	.word	0x410fc270
 800837c:	e000e400 	.word	0xe000e400
 8008380:	20000f00 	.word	0x20000f00
 8008384:	20000f04 	.word	0x20000f04
 8008388:	e000ed20 	.word	0xe000ed20
 800838c:	20000014 	.word	0x20000014
 8008390:	e000ef34 	.word	0xe000ef34

08008394 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8008394:	b480      	push	{r7}
 8008396:	b083      	sub	sp, #12
 8008398:	af00      	add	r7, sp, #0
	__asm volatile
 800839a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800839e:	f383 8811 	msr	BASEPRI, r3
 80083a2:	f3bf 8f6f 	isb	sy
 80083a6:	f3bf 8f4f 	dsb	sy
 80083aa:	607b      	str	r3, [r7, #4]
}
 80083ac:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 80083ae:	4b0f      	ldr	r3, [pc, #60]	; (80083ec <vPortEnterCritical+0x58>)
 80083b0:	681b      	ldr	r3, [r3, #0]
 80083b2:	3301      	adds	r3, #1
 80083b4:	4a0d      	ldr	r2, [pc, #52]	; (80083ec <vPortEnterCritical+0x58>)
 80083b6:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 80083b8:	4b0c      	ldr	r3, [pc, #48]	; (80083ec <vPortEnterCritical+0x58>)
 80083ba:	681b      	ldr	r3, [r3, #0]
 80083bc:	2b01      	cmp	r3, #1
 80083be:	d10f      	bne.n	80083e0 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 80083c0:	4b0b      	ldr	r3, [pc, #44]	; (80083f0 <vPortEnterCritical+0x5c>)
 80083c2:	681b      	ldr	r3, [r3, #0]
 80083c4:	b2db      	uxtb	r3, r3
 80083c6:	2b00      	cmp	r3, #0
 80083c8:	d00a      	beq.n	80083e0 <vPortEnterCritical+0x4c>
	__asm volatile
 80083ca:	f04f 0350 	mov.w	r3, #80	; 0x50
 80083ce:	f383 8811 	msr	BASEPRI, r3
 80083d2:	f3bf 8f6f 	isb	sy
 80083d6:	f3bf 8f4f 	dsb	sy
 80083da:	603b      	str	r3, [r7, #0]
}
 80083dc:	bf00      	nop
 80083de:	e7fe      	b.n	80083de <vPortEnterCritical+0x4a>
	}
}
 80083e0:	bf00      	nop
 80083e2:	370c      	adds	r7, #12
 80083e4:	46bd      	mov	sp, r7
 80083e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083ea:	4770      	bx	lr
 80083ec:	20000014 	.word	0x20000014
 80083f0:	e000ed04 	.word	0xe000ed04

080083f4 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 80083f4:	b480      	push	{r7}
 80083f6:	b083      	sub	sp, #12
 80083f8:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 80083fa:	4b12      	ldr	r3, [pc, #72]	; (8008444 <vPortExitCritical+0x50>)
 80083fc:	681b      	ldr	r3, [r3, #0]
 80083fe:	2b00      	cmp	r3, #0
 8008400:	d10a      	bne.n	8008418 <vPortExitCritical+0x24>
	__asm volatile
 8008402:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008406:	f383 8811 	msr	BASEPRI, r3
 800840a:	f3bf 8f6f 	isb	sy
 800840e:	f3bf 8f4f 	dsb	sy
 8008412:	607b      	str	r3, [r7, #4]
}
 8008414:	bf00      	nop
 8008416:	e7fe      	b.n	8008416 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8008418:	4b0a      	ldr	r3, [pc, #40]	; (8008444 <vPortExitCritical+0x50>)
 800841a:	681b      	ldr	r3, [r3, #0]
 800841c:	3b01      	subs	r3, #1
 800841e:	4a09      	ldr	r2, [pc, #36]	; (8008444 <vPortExitCritical+0x50>)
 8008420:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8008422:	4b08      	ldr	r3, [pc, #32]	; (8008444 <vPortExitCritical+0x50>)
 8008424:	681b      	ldr	r3, [r3, #0]
 8008426:	2b00      	cmp	r3, #0
 8008428:	d105      	bne.n	8008436 <vPortExitCritical+0x42>
 800842a:	2300      	movs	r3, #0
 800842c:	603b      	str	r3, [r7, #0]
	__asm volatile
 800842e:	683b      	ldr	r3, [r7, #0]
 8008430:	f383 8811 	msr	BASEPRI, r3
}
 8008434:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8008436:	bf00      	nop
 8008438:	370c      	adds	r7, #12
 800843a:	46bd      	mov	sp, r7
 800843c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008440:	4770      	bx	lr
 8008442:	bf00      	nop
 8008444:	20000014 	.word	0x20000014
	...

08008450 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8008450:	f3ef 8009 	mrs	r0, PSP
 8008454:	f3bf 8f6f 	isb	sy
 8008458:	4b15      	ldr	r3, [pc, #84]	; (80084b0 <pxCurrentTCBConst>)
 800845a:	681a      	ldr	r2, [r3, #0]
 800845c:	f01e 0f10 	tst.w	lr, #16
 8008460:	bf08      	it	eq
 8008462:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8008466:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800846a:	6010      	str	r0, [r2, #0]
 800846c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8008470:	f04f 0050 	mov.w	r0, #80	; 0x50
 8008474:	f380 8811 	msr	BASEPRI, r0
 8008478:	f3bf 8f4f 	dsb	sy
 800847c:	f3bf 8f6f 	isb	sy
 8008480:	f7fe fffa 	bl	8007478 <vTaskSwitchContext>
 8008484:	f04f 0000 	mov.w	r0, #0
 8008488:	f380 8811 	msr	BASEPRI, r0
 800848c:	bc09      	pop	{r0, r3}
 800848e:	6819      	ldr	r1, [r3, #0]
 8008490:	6808      	ldr	r0, [r1, #0]
 8008492:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008496:	f01e 0f10 	tst.w	lr, #16
 800849a:	bf08      	it	eq
 800849c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 80084a0:	f380 8809 	msr	PSP, r0
 80084a4:	f3bf 8f6f 	isb	sy
 80084a8:	4770      	bx	lr
 80084aa:	bf00      	nop
 80084ac:	f3af 8000 	nop.w

080084b0 <pxCurrentTCBConst>:
 80084b0:	200008d4 	.word	0x200008d4
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 80084b4:	bf00      	nop
 80084b6:	bf00      	nop

080084b8 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 80084b8:	b580      	push	{r7, lr}
 80084ba:	b082      	sub	sp, #8
 80084bc:	af00      	add	r7, sp, #0
	__asm volatile
 80084be:	f04f 0350 	mov.w	r3, #80	; 0x50
 80084c2:	f383 8811 	msr	BASEPRI, r3
 80084c6:	f3bf 8f6f 	isb	sy
 80084ca:	f3bf 8f4f 	dsb	sy
 80084ce:	607b      	str	r3, [r7, #4]
}
 80084d0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 80084d2:	f7fe ff13 	bl	80072fc <xTaskIncrementTick>
 80084d6:	4603      	mov	r3, r0
 80084d8:	2b00      	cmp	r3, #0
 80084da:	d003      	beq.n	80084e4 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 80084dc:	4b06      	ldr	r3, [pc, #24]	; (80084f8 <xPortSysTickHandler+0x40>)
 80084de:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80084e2:	601a      	str	r2, [r3, #0]
 80084e4:	2300      	movs	r3, #0
 80084e6:	603b      	str	r3, [r7, #0]
	__asm volatile
 80084e8:	683b      	ldr	r3, [r7, #0]
 80084ea:	f383 8811 	msr	BASEPRI, r3
}
 80084ee:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 80084f0:	bf00      	nop
 80084f2:	3708      	adds	r7, #8
 80084f4:	46bd      	mov	sp, r7
 80084f6:	bd80      	pop	{r7, pc}
 80084f8:	e000ed04 	.word	0xe000ed04

080084fc <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 80084fc:	b480      	push	{r7}
 80084fe:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8008500:	4b0b      	ldr	r3, [pc, #44]	; (8008530 <vPortSetupTimerInterrupt+0x34>)
 8008502:	2200      	movs	r2, #0
 8008504:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8008506:	4b0b      	ldr	r3, [pc, #44]	; (8008534 <vPortSetupTimerInterrupt+0x38>)
 8008508:	2200      	movs	r2, #0
 800850a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800850c:	4b0a      	ldr	r3, [pc, #40]	; (8008538 <vPortSetupTimerInterrupt+0x3c>)
 800850e:	681b      	ldr	r3, [r3, #0]
 8008510:	4a0a      	ldr	r2, [pc, #40]	; (800853c <vPortSetupTimerInterrupt+0x40>)
 8008512:	fba2 2303 	umull	r2, r3, r2, r3
 8008516:	099b      	lsrs	r3, r3, #6
 8008518:	4a09      	ldr	r2, [pc, #36]	; (8008540 <vPortSetupTimerInterrupt+0x44>)
 800851a:	3b01      	subs	r3, #1
 800851c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800851e:	4b04      	ldr	r3, [pc, #16]	; (8008530 <vPortSetupTimerInterrupt+0x34>)
 8008520:	2207      	movs	r2, #7
 8008522:	601a      	str	r2, [r3, #0]
}
 8008524:	bf00      	nop
 8008526:	46bd      	mov	sp, r7
 8008528:	f85d 7b04 	ldr.w	r7, [sp], #4
 800852c:	4770      	bx	lr
 800852e:	bf00      	nop
 8008530:	e000e010 	.word	0xe000e010
 8008534:	e000e018 	.word	0xe000e018
 8008538:	20000008 	.word	0x20000008
 800853c:	10624dd3 	.word	0x10624dd3
 8008540:	e000e014 	.word	0xe000e014

08008544 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8008544:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8008554 <vPortEnableVFP+0x10>
 8008548:	6801      	ldr	r1, [r0, #0]
 800854a:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800854e:	6001      	str	r1, [r0, #0]
 8008550:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8008552:	bf00      	nop
 8008554:	e000ed88 	.word	0xe000ed88

08008558 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8008558:	b480      	push	{r7}
 800855a:	b085      	sub	sp, #20
 800855c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800855e:	f3ef 8305 	mrs	r3, IPSR
 8008562:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8008564:	68fb      	ldr	r3, [r7, #12]
 8008566:	2b0f      	cmp	r3, #15
 8008568:	d914      	bls.n	8008594 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800856a:	4a17      	ldr	r2, [pc, #92]	; (80085c8 <vPortValidateInterruptPriority+0x70>)
 800856c:	68fb      	ldr	r3, [r7, #12]
 800856e:	4413      	add	r3, r2
 8008570:	781b      	ldrb	r3, [r3, #0]
 8008572:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8008574:	4b15      	ldr	r3, [pc, #84]	; (80085cc <vPortValidateInterruptPriority+0x74>)
 8008576:	781b      	ldrb	r3, [r3, #0]
 8008578:	7afa      	ldrb	r2, [r7, #11]
 800857a:	429a      	cmp	r2, r3
 800857c:	d20a      	bcs.n	8008594 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 800857e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008582:	f383 8811 	msr	BASEPRI, r3
 8008586:	f3bf 8f6f 	isb	sy
 800858a:	f3bf 8f4f 	dsb	sy
 800858e:	607b      	str	r3, [r7, #4]
}
 8008590:	bf00      	nop
 8008592:	e7fe      	b.n	8008592 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8008594:	4b0e      	ldr	r3, [pc, #56]	; (80085d0 <vPortValidateInterruptPriority+0x78>)
 8008596:	681b      	ldr	r3, [r3, #0]
 8008598:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800859c:	4b0d      	ldr	r3, [pc, #52]	; (80085d4 <vPortValidateInterruptPriority+0x7c>)
 800859e:	681b      	ldr	r3, [r3, #0]
 80085a0:	429a      	cmp	r2, r3
 80085a2:	d90a      	bls.n	80085ba <vPortValidateInterruptPriority+0x62>
	__asm volatile
 80085a4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80085a8:	f383 8811 	msr	BASEPRI, r3
 80085ac:	f3bf 8f6f 	isb	sy
 80085b0:	f3bf 8f4f 	dsb	sy
 80085b4:	603b      	str	r3, [r7, #0]
}
 80085b6:	bf00      	nop
 80085b8:	e7fe      	b.n	80085b8 <vPortValidateInterruptPriority+0x60>
	}
 80085ba:	bf00      	nop
 80085bc:	3714      	adds	r7, #20
 80085be:	46bd      	mov	sp, r7
 80085c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085c4:	4770      	bx	lr
 80085c6:	bf00      	nop
 80085c8:	e000e3f0 	.word	0xe000e3f0
 80085cc:	20000f00 	.word	0x20000f00
 80085d0:	e000ed0c 	.word	0xe000ed0c
 80085d4:	20000f04 	.word	0x20000f04

080085d8 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 80085d8:	b580      	push	{r7, lr}
 80085da:	b08a      	sub	sp, #40	; 0x28
 80085dc:	af00      	add	r7, sp, #0
 80085de:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 80085e0:	2300      	movs	r3, #0
 80085e2:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 80085e4:	f7fe fdce 	bl	8007184 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 80085e8:	4b58      	ldr	r3, [pc, #352]	; (800874c <pvPortMalloc+0x174>)
 80085ea:	681b      	ldr	r3, [r3, #0]
 80085ec:	2b00      	cmp	r3, #0
 80085ee:	d101      	bne.n	80085f4 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 80085f0:	f000 f910 	bl	8008814 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 80085f4:	4b56      	ldr	r3, [pc, #344]	; (8008750 <pvPortMalloc+0x178>)
 80085f6:	681a      	ldr	r2, [r3, #0]
 80085f8:	687b      	ldr	r3, [r7, #4]
 80085fa:	4013      	ands	r3, r2
 80085fc:	2b00      	cmp	r3, #0
 80085fe:	f040 808e 	bne.w	800871e <pvPortMalloc+0x146>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8008602:	687b      	ldr	r3, [r7, #4]
 8008604:	2b00      	cmp	r3, #0
 8008606:	d01d      	beq.n	8008644 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 8008608:	2208      	movs	r2, #8
 800860a:	687b      	ldr	r3, [r7, #4]
 800860c:	4413      	add	r3, r2
 800860e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8008610:	687b      	ldr	r3, [r7, #4]
 8008612:	f003 0307 	and.w	r3, r3, #7
 8008616:	2b00      	cmp	r3, #0
 8008618:	d014      	beq.n	8008644 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800861a:	687b      	ldr	r3, [r7, #4]
 800861c:	f023 0307 	bic.w	r3, r3, #7
 8008620:	3308      	adds	r3, #8
 8008622:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8008624:	687b      	ldr	r3, [r7, #4]
 8008626:	f003 0307 	and.w	r3, r3, #7
 800862a:	2b00      	cmp	r3, #0
 800862c:	d00a      	beq.n	8008644 <pvPortMalloc+0x6c>
	__asm volatile
 800862e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008632:	f383 8811 	msr	BASEPRI, r3
 8008636:	f3bf 8f6f 	isb	sy
 800863a:	f3bf 8f4f 	dsb	sy
 800863e:	617b      	str	r3, [r7, #20]
}
 8008640:	bf00      	nop
 8008642:	e7fe      	b.n	8008642 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8008644:	687b      	ldr	r3, [r7, #4]
 8008646:	2b00      	cmp	r3, #0
 8008648:	d069      	beq.n	800871e <pvPortMalloc+0x146>
 800864a:	4b42      	ldr	r3, [pc, #264]	; (8008754 <pvPortMalloc+0x17c>)
 800864c:	681b      	ldr	r3, [r3, #0]
 800864e:	687a      	ldr	r2, [r7, #4]
 8008650:	429a      	cmp	r2, r3
 8008652:	d864      	bhi.n	800871e <pvPortMalloc+0x146>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8008654:	4b40      	ldr	r3, [pc, #256]	; (8008758 <pvPortMalloc+0x180>)
 8008656:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8008658:	4b3f      	ldr	r3, [pc, #252]	; (8008758 <pvPortMalloc+0x180>)
 800865a:	681b      	ldr	r3, [r3, #0]
 800865c:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800865e:	e004      	b.n	800866a <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 8008660:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008662:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8008664:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008666:	681b      	ldr	r3, [r3, #0]
 8008668:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800866a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800866c:	685b      	ldr	r3, [r3, #4]
 800866e:	687a      	ldr	r2, [r7, #4]
 8008670:	429a      	cmp	r2, r3
 8008672:	d903      	bls.n	800867c <pvPortMalloc+0xa4>
 8008674:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008676:	681b      	ldr	r3, [r3, #0]
 8008678:	2b00      	cmp	r3, #0
 800867a:	d1f1      	bne.n	8008660 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800867c:	4b33      	ldr	r3, [pc, #204]	; (800874c <pvPortMalloc+0x174>)
 800867e:	681b      	ldr	r3, [r3, #0]
 8008680:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008682:	429a      	cmp	r2, r3
 8008684:	d04b      	beq.n	800871e <pvPortMalloc+0x146>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8008686:	6a3b      	ldr	r3, [r7, #32]
 8008688:	681b      	ldr	r3, [r3, #0]
 800868a:	2208      	movs	r2, #8
 800868c:	4413      	add	r3, r2
 800868e:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8008690:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008692:	681a      	ldr	r2, [r3, #0]
 8008694:	6a3b      	ldr	r3, [r7, #32]
 8008696:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8008698:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800869a:	685a      	ldr	r2, [r3, #4]
 800869c:	687b      	ldr	r3, [r7, #4]
 800869e:	1ad2      	subs	r2, r2, r3
 80086a0:	2308      	movs	r3, #8
 80086a2:	005b      	lsls	r3, r3, #1
 80086a4:	429a      	cmp	r2, r3
 80086a6:	d91f      	bls.n	80086e8 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 80086a8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80086aa:	687b      	ldr	r3, [r7, #4]
 80086ac:	4413      	add	r3, r2
 80086ae:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 80086b0:	69bb      	ldr	r3, [r7, #24]
 80086b2:	f003 0307 	and.w	r3, r3, #7
 80086b6:	2b00      	cmp	r3, #0
 80086b8:	d00a      	beq.n	80086d0 <pvPortMalloc+0xf8>
	__asm volatile
 80086ba:	f04f 0350 	mov.w	r3, #80	; 0x50
 80086be:	f383 8811 	msr	BASEPRI, r3
 80086c2:	f3bf 8f6f 	isb	sy
 80086c6:	f3bf 8f4f 	dsb	sy
 80086ca:	613b      	str	r3, [r7, #16]
}
 80086cc:	bf00      	nop
 80086ce:	e7fe      	b.n	80086ce <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 80086d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80086d2:	685a      	ldr	r2, [r3, #4]
 80086d4:	687b      	ldr	r3, [r7, #4]
 80086d6:	1ad2      	subs	r2, r2, r3
 80086d8:	69bb      	ldr	r3, [r7, #24]
 80086da:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 80086dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80086de:	687a      	ldr	r2, [r7, #4]
 80086e0:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 80086e2:	69b8      	ldr	r0, [r7, #24]
 80086e4:	f000 f8f8 	bl	80088d8 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 80086e8:	4b1a      	ldr	r3, [pc, #104]	; (8008754 <pvPortMalloc+0x17c>)
 80086ea:	681a      	ldr	r2, [r3, #0]
 80086ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80086ee:	685b      	ldr	r3, [r3, #4]
 80086f0:	1ad3      	subs	r3, r2, r3
 80086f2:	4a18      	ldr	r2, [pc, #96]	; (8008754 <pvPortMalloc+0x17c>)
 80086f4:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 80086f6:	4b17      	ldr	r3, [pc, #92]	; (8008754 <pvPortMalloc+0x17c>)
 80086f8:	681a      	ldr	r2, [r3, #0]
 80086fa:	4b18      	ldr	r3, [pc, #96]	; (800875c <pvPortMalloc+0x184>)
 80086fc:	681b      	ldr	r3, [r3, #0]
 80086fe:	429a      	cmp	r2, r3
 8008700:	d203      	bcs.n	800870a <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8008702:	4b14      	ldr	r3, [pc, #80]	; (8008754 <pvPortMalloc+0x17c>)
 8008704:	681b      	ldr	r3, [r3, #0]
 8008706:	4a15      	ldr	r2, [pc, #84]	; (800875c <pvPortMalloc+0x184>)
 8008708:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800870a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800870c:	685a      	ldr	r2, [r3, #4]
 800870e:	4b10      	ldr	r3, [pc, #64]	; (8008750 <pvPortMalloc+0x178>)
 8008710:	681b      	ldr	r3, [r3, #0]
 8008712:	431a      	orrs	r2, r3
 8008714:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008716:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8008718:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800871a:	2200      	movs	r2, #0
 800871c:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800871e:	f7fe fd3f 	bl	80071a0 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8008722:	69fb      	ldr	r3, [r7, #28]
 8008724:	f003 0307 	and.w	r3, r3, #7
 8008728:	2b00      	cmp	r3, #0
 800872a:	d00a      	beq.n	8008742 <pvPortMalloc+0x16a>
	__asm volatile
 800872c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008730:	f383 8811 	msr	BASEPRI, r3
 8008734:	f3bf 8f6f 	isb	sy
 8008738:	f3bf 8f4f 	dsb	sy
 800873c:	60fb      	str	r3, [r7, #12]
}
 800873e:	bf00      	nop
 8008740:	e7fe      	b.n	8008740 <pvPortMalloc+0x168>
	return pvReturn;
 8008742:	69fb      	ldr	r3, [r7, #28]
}
 8008744:	4618      	mov	r0, r3
 8008746:	3728      	adds	r7, #40	; 0x28
 8008748:	46bd      	mov	sp, r7
 800874a:	bd80      	pop	{r7, pc}
 800874c:	20002360 	.word	0x20002360
 8008750:	2000236c 	.word	0x2000236c
 8008754:	20002364 	.word	0x20002364
 8008758:	20002358 	.word	0x20002358
 800875c:	20002368 	.word	0x20002368

08008760 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8008760:	b580      	push	{r7, lr}
 8008762:	b086      	sub	sp, #24
 8008764:	af00      	add	r7, sp, #0
 8008766:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8008768:	687b      	ldr	r3, [r7, #4]
 800876a:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800876c:	687b      	ldr	r3, [r7, #4]
 800876e:	2b00      	cmp	r3, #0
 8008770:	d048      	beq.n	8008804 <vPortFree+0xa4>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8008772:	2308      	movs	r3, #8
 8008774:	425b      	negs	r3, r3
 8008776:	697a      	ldr	r2, [r7, #20]
 8008778:	4413      	add	r3, r2
 800877a:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800877c:	697b      	ldr	r3, [r7, #20]
 800877e:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8008780:	693b      	ldr	r3, [r7, #16]
 8008782:	685a      	ldr	r2, [r3, #4]
 8008784:	4b21      	ldr	r3, [pc, #132]	; (800880c <vPortFree+0xac>)
 8008786:	681b      	ldr	r3, [r3, #0]
 8008788:	4013      	ands	r3, r2
 800878a:	2b00      	cmp	r3, #0
 800878c:	d10a      	bne.n	80087a4 <vPortFree+0x44>
	__asm volatile
 800878e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008792:	f383 8811 	msr	BASEPRI, r3
 8008796:	f3bf 8f6f 	isb	sy
 800879a:	f3bf 8f4f 	dsb	sy
 800879e:	60fb      	str	r3, [r7, #12]
}
 80087a0:	bf00      	nop
 80087a2:	e7fe      	b.n	80087a2 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 80087a4:	693b      	ldr	r3, [r7, #16]
 80087a6:	681b      	ldr	r3, [r3, #0]
 80087a8:	2b00      	cmp	r3, #0
 80087aa:	d00a      	beq.n	80087c2 <vPortFree+0x62>
	__asm volatile
 80087ac:	f04f 0350 	mov.w	r3, #80	; 0x50
 80087b0:	f383 8811 	msr	BASEPRI, r3
 80087b4:	f3bf 8f6f 	isb	sy
 80087b8:	f3bf 8f4f 	dsb	sy
 80087bc:	60bb      	str	r3, [r7, #8]
}
 80087be:	bf00      	nop
 80087c0:	e7fe      	b.n	80087c0 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 80087c2:	693b      	ldr	r3, [r7, #16]
 80087c4:	685a      	ldr	r2, [r3, #4]
 80087c6:	4b11      	ldr	r3, [pc, #68]	; (800880c <vPortFree+0xac>)
 80087c8:	681b      	ldr	r3, [r3, #0]
 80087ca:	4013      	ands	r3, r2
 80087cc:	2b00      	cmp	r3, #0
 80087ce:	d019      	beq.n	8008804 <vPortFree+0xa4>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 80087d0:	693b      	ldr	r3, [r7, #16]
 80087d2:	681b      	ldr	r3, [r3, #0]
 80087d4:	2b00      	cmp	r3, #0
 80087d6:	d115      	bne.n	8008804 <vPortFree+0xa4>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 80087d8:	693b      	ldr	r3, [r7, #16]
 80087da:	685a      	ldr	r2, [r3, #4]
 80087dc:	4b0b      	ldr	r3, [pc, #44]	; (800880c <vPortFree+0xac>)
 80087de:	681b      	ldr	r3, [r3, #0]
 80087e0:	43db      	mvns	r3, r3
 80087e2:	401a      	ands	r2, r3
 80087e4:	693b      	ldr	r3, [r7, #16]
 80087e6:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 80087e8:	f7fe fccc 	bl	8007184 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 80087ec:	693b      	ldr	r3, [r7, #16]
 80087ee:	685a      	ldr	r2, [r3, #4]
 80087f0:	4b07      	ldr	r3, [pc, #28]	; (8008810 <vPortFree+0xb0>)
 80087f2:	681b      	ldr	r3, [r3, #0]
 80087f4:	4413      	add	r3, r2
 80087f6:	4a06      	ldr	r2, [pc, #24]	; (8008810 <vPortFree+0xb0>)
 80087f8:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 80087fa:	6938      	ldr	r0, [r7, #16]
 80087fc:	f000 f86c 	bl	80088d8 <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 8008800:	f7fe fcce 	bl	80071a0 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8008804:	bf00      	nop
 8008806:	3718      	adds	r7, #24
 8008808:	46bd      	mov	sp, r7
 800880a:	bd80      	pop	{r7, pc}
 800880c:	2000236c 	.word	0x2000236c
 8008810:	20002364 	.word	0x20002364

08008814 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8008814:	b480      	push	{r7}
 8008816:	b085      	sub	sp, #20
 8008818:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800881a:	f241 4350 	movw	r3, #5200	; 0x1450
 800881e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8008820:	4b27      	ldr	r3, [pc, #156]	; (80088c0 <prvHeapInit+0xac>)
 8008822:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8008824:	68fb      	ldr	r3, [r7, #12]
 8008826:	f003 0307 	and.w	r3, r3, #7
 800882a:	2b00      	cmp	r3, #0
 800882c:	d00c      	beq.n	8008848 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800882e:	68fb      	ldr	r3, [r7, #12]
 8008830:	3307      	adds	r3, #7
 8008832:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8008834:	68fb      	ldr	r3, [r7, #12]
 8008836:	f023 0307 	bic.w	r3, r3, #7
 800883a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800883c:	68ba      	ldr	r2, [r7, #8]
 800883e:	68fb      	ldr	r3, [r7, #12]
 8008840:	1ad3      	subs	r3, r2, r3
 8008842:	4a1f      	ldr	r2, [pc, #124]	; (80088c0 <prvHeapInit+0xac>)
 8008844:	4413      	add	r3, r2
 8008846:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8008848:	68fb      	ldr	r3, [r7, #12]
 800884a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800884c:	4a1d      	ldr	r2, [pc, #116]	; (80088c4 <prvHeapInit+0xb0>)
 800884e:	687b      	ldr	r3, [r7, #4]
 8008850:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8008852:	4b1c      	ldr	r3, [pc, #112]	; (80088c4 <prvHeapInit+0xb0>)
 8008854:	2200      	movs	r2, #0
 8008856:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8008858:	687b      	ldr	r3, [r7, #4]
 800885a:	68ba      	ldr	r2, [r7, #8]
 800885c:	4413      	add	r3, r2
 800885e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8008860:	2208      	movs	r2, #8
 8008862:	68fb      	ldr	r3, [r7, #12]
 8008864:	1a9b      	subs	r3, r3, r2
 8008866:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8008868:	68fb      	ldr	r3, [r7, #12]
 800886a:	f023 0307 	bic.w	r3, r3, #7
 800886e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8008870:	68fb      	ldr	r3, [r7, #12]
 8008872:	4a15      	ldr	r2, [pc, #84]	; (80088c8 <prvHeapInit+0xb4>)
 8008874:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8008876:	4b14      	ldr	r3, [pc, #80]	; (80088c8 <prvHeapInit+0xb4>)
 8008878:	681b      	ldr	r3, [r3, #0]
 800887a:	2200      	movs	r2, #0
 800887c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800887e:	4b12      	ldr	r3, [pc, #72]	; (80088c8 <prvHeapInit+0xb4>)
 8008880:	681b      	ldr	r3, [r3, #0]
 8008882:	2200      	movs	r2, #0
 8008884:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8008886:	687b      	ldr	r3, [r7, #4]
 8008888:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800888a:	683b      	ldr	r3, [r7, #0]
 800888c:	68fa      	ldr	r2, [r7, #12]
 800888e:	1ad2      	subs	r2, r2, r3
 8008890:	683b      	ldr	r3, [r7, #0]
 8008892:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8008894:	4b0c      	ldr	r3, [pc, #48]	; (80088c8 <prvHeapInit+0xb4>)
 8008896:	681a      	ldr	r2, [r3, #0]
 8008898:	683b      	ldr	r3, [r7, #0]
 800889a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800889c:	683b      	ldr	r3, [r7, #0]
 800889e:	685b      	ldr	r3, [r3, #4]
 80088a0:	4a0a      	ldr	r2, [pc, #40]	; (80088cc <prvHeapInit+0xb8>)
 80088a2:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80088a4:	683b      	ldr	r3, [r7, #0]
 80088a6:	685b      	ldr	r3, [r3, #4]
 80088a8:	4a09      	ldr	r2, [pc, #36]	; (80088d0 <prvHeapInit+0xbc>)
 80088aa:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 80088ac:	4b09      	ldr	r3, [pc, #36]	; (80088d4 <prvHeapInit+0xc0>)
 80088ae:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 80088b2:	601a      	str	r2, [r3, #0]
}
 80088b4:	bf00      	nop
 80088b6:	3714      	adds	r7, #20
 80088b8:	46bd      	mov	sp, r7
 80088ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088be:	4770      	bx	lr
 80088c0:	20000f08 	.word	0x20000f08
 80088c4:	20002358 	.word	0x20002358
 80088c8:	20002360 	.word	0x20002360
 80088cc:	20002368 	.word	0x20002368
 80088d0:	20002364 	.word	0x20002364
 80088d4:	2000236c 	.word	0x2000236c

080088d8 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 80088d8:	b480      	push	{r7}
 80088da:	b085      	sub	sp, #20
 80088dc:	af00      	add	r7, sp, #0
 80088de:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 80088e0:	4b28      	ldr	r3, [pc, #160]	; (8008984 <prvInsertBlockIntoFreeList+0xac>)
 80088e2:	60fb      	str	r3, [r7, #12]
 80088e4:	e002      	b.n	80088ec <prvInsertBlockIntoFreeList+0x14>
 80088e6:	68fb      	ldr	r3, [r7, #12]
 80088e8:	681b      	ldr	r3, [r3, #0]
 80088ea:	60fb      	str	r3, [r7, #12]
 80088ec:	68fb      	ldr	r3, [r7, #12]
 80088ee:	681b      	ldr	r3, [r3, #0]
 80088f0:	687a      	ldr	r2, [r7, #4]
 80088f2:	429a      	cmp	r2, r3
 80088f4:	d8f7      	bhi.n	80088e6 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 80088f6:	68fb      	ldr	r3, [r7, #12]
 80088f8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 80088fa:	68fb      	ldr	r3, [r7, #12]
 80088fc:	685b      	ldr	r3, [r3, #4]
 80088fe:	68ba      	ldr	r2, [r7, #8]
 8008900:	4413      	add	r3, r2
 8008902:	687a      	ldr	r2, [r7, #4]
 8008904:	429a      	cmp	r2, r3
 8008906:	d108      	bne.n	800891a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8008908:	68fb      	ldr	r3, [r7, #12]
 800890a:	685a      	ldr	r2, [r3, #4]
 800890c:	687b      	ldr	r3, [r7, #4]
 800890e:	685b      	ldr	r3, [r3, #4]
 8008910:	441a      	add	r2, r3
 8008912:	68fb      	ldr	r3, [r7, #12]
 8008914:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8008916:	68fb      	ldr	r3, [r7, #12]
 8008918:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800891a:	687b      	ldr	r3, [r7, #4]
 800891c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800891e:	687b      	ldr	r3, [r7, #4]
 8008920:	685b      	ldr	r3, [r3, #4]
 8008922:	68ba      	ldr	r2, [r7, #8]
 8008924:	441a      	add	r2, r3
 8008926:	68fb      	ldr	r3, [r7, #12]
 8008928:	681b      	ldr	r3, [r3, #0]
 800892a:	429a      	cmp	r2, r3
 800892c:	d118      	bne.n	8008960 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800892e:	68fb      	ldr	r3, [r7, #12]
 8008930:	681a      	ldr	r2, [r3, #0]
 8008932:	4b15      	ldr	r3, [pc, #84]	; (8008988 <prvInsertBlockIntoFreeList+0xb0>)
 8008934:	681b      	ldr	r3, [r3, #0]
 8008936:	429a      	cmp	r2, r3
 8008938:	d00d      	beq.n	8008956 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800893a:	687b      	ldr	r3, [r7, #4]
 800893c:	685a      	ldr	r2, [r3, #4]
 800893e:	68fb      	ldr	r3, [r7, #12]
 8008940:	681b      	ldr	r3, [r3, #0]
 8008942:	685b      	ldr	r3, [r3, #4]
 8008944:	441a      	add	r2, r3
 8008946:	687b      	ldr	r3, [r7, #4]
 8008948:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800894a:	68fb      	ldr	r3, [r7, #12]
 800894c:	681b      	ldr	r3, [r3, #0]
 800894e:	681a      	ldr	r2, [r3, #0]
 8008950:	687b      	ldr	r3, [r7, #4]
 8008952:	601a      	str	r2, [r3, #0]
 8008954:	e008      	b.n	8008968 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8008956:	4b0c      	ldr	r3, [pc, #48]	; (8008988 <prvInsertBlockIntoFreeList+0xb0>)
 8008958:	681a      	ldr	r2, [r3, #0]
 800895a:	687b      	ldr	r3, [r7, #4]
 800895c:	601a      	str	r2, [r3, #0]
 800895e:	e003      	b.n	8008968 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8008960:	68fb      	ldr	r3, [r7, #12]
 8008962:	681a      	ldr	r2, [r3, #0]
 8008964:	687b      	ldr	r3, [r7, #4]
 8008966:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8008968:	68fa      	ldr	r2, [r7, #12]
 800896a:	687b      	ldr	r3, [r7, #4]
 800896c:	429a      	cmp	r2, r3
 800896e:	d002      	beq.n	8008976 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8008970:	68fb      	ldr	r3, [r7, #12]
 8008972:	687a      	ldr	r2, [r7, #4]
 8008974:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8008976:	bf00      	nop
 8008978:	3714      	adds	r7, #20
 800897a:	46bd      	mov	sp, r7
 800897c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008980:	4770      	bx	lr
 8008982:	bf00      	nop
 8008984:	20002358 	.word	0x20002358
 8008988:	20002360 	.word	0x20002360

0800898c <__errno>:
 800898c:	4b01      	ldr	r3, [pc, #4]	; (8008994 <__errno+0x8>)
 800898e:	6818      	ldr	r0, [r3, #0]
 8008990:	4770      	bx	lr
 8008992:	bf00      	nop
 8008994:	20000018 	.word	0x20000018

08008998 <__libc_init_array>:
 8008998:	b570      	push	{r4, r5, r6, lr}
 800899a:	4d0d      	ldr	r5, [pc, #52]	; (80089d0 <__libc_init_array+0x38>)
 800899c:	4c0d      	ldr	r4, [pc, #52]	; (80089d4 <__libc_init_array+0x3c>)
 800899e:	1b64      	subs	r4, r4, r5
 80089a0:	10a4      	asrs	r4, r4, #2
 80089a2:	2600      	movs	r6, #0
 80089a4:	42a6      	cmp	r6, r4
 80089a6:	d109      	bne.n	80089bc <__libc_init_array+0x24>
 80089a8:	4d0b      	ldr	r5, [pc, #44]	; (80089d8 <__libc_init_array+0x40>)
 80089aa:	4c0c      	ldr	r4, [pc, #48]	; (80089dc <__libc_init_array+0x44>)
 80089ac:	f002 fd80 	bl	800b4b0 <_init>
 80089b0:	1b64      	subs	r4, r4, r5
 80089b2:	10a4      	asrs	r4, r4, #2
 80089b4:	2600      	movs	r6, #0
 80089b6:	42a6      	cmp	r6, r4
 80089b8:	d105      	bne.n	80089c6 <__libc_init_array+0x2e>
 80089ba:	bd70      	pop	{r4, r5, r6, pc}
 80089bc:	f855 3b04 	ldr.w	r3, [r5], #4
 80089c0:	4798      	blx	r3
 80089c2:	3601      	adds	r6, #1
 80089c4:	e7ee      	b.n	80089a4 <__libc_init_array+0xc>
 80089c6:	f855 3b04 	ldr.w	r3, [r5], #4
 80089ca:	4798      	blx	r3
 80089cc:	3601      	adds	r6, #1
 80089ce:	e7f2      	b.n	80089b6 <__libc_init_array+0x1e>
 80089d0:	0800ba3c 	.word	0x0800ba3c
 80089d4:	0800ba3c 	.word	0x0800ba3c
 80089d8:	0800ba3c 	.word	0x0800ba3c
 80089dc:	0800ba40 	.word	0x0800ba40

080089e0 <memcpy>:
 80089e0:	440a      	add	r2, r1
 80089e2:	4291      	cmp	r1, r2
 80089e4:	f100 33ff 	add.w	r3, r0, #4294967295
 80089e8:	d100      	bne.n	80089ec <memcpy+0xc>
 80089ea:	4770      	bx	lr
 80089ec:	b510      	push	{r4, lr}
 80089ee:	f811 4b01 	ldrb.w	r4, [r1], #1
 80089f2:	f803 4f01 	strb.w	r4, [r3, #1]!
 80089f6:	4291      	cmp	r1, r2
 80089f8:	d1f9      	bne.n	80089ee <memcpy+0xe>
 80089fa:	bd10      	pop	{r4, pc}

080089fc <memset>:
 80089fc:	4402      	add	r2, r0
 80089fe:	4603      	mov	r3, r0
 8008a00:	4293      	cmp	r3, r2
 8008a02:	d100      	bne.n	8008a06 <memset+0xa>
 8008a04:	4770      	bx	lr
 8008a06:	f803 1b01 	strb.w	r1, [r3], #1
 8008a0a:	e7f9      	b.n	8008a00 <memset+0x4>

08008a0c <__cvt>:
 8008a0c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8008a10:	ec55 4b10 	vmov	r4, r5, d0
 8008a14:	2d00      	cmp	r5, #0
 8008a16:	460e      	mov	r6, r1
 8008a18:	4619      	mov	r1, r3
 8008a1a:	462b      	mov	r3, r5
 8008a1c:	bfbb      	ittet	lt
 8008a1e:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8008a22:	461d      	movlt	r5, r3
 8008a24:	2300      	movge	r3, #0
 8008a26:	232d      	movlt	r3, #45	; 0x2d
 8008a28:	700b      	strb	r3, [r1, #0]
 8008a2a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008a2c:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8008a30:	4691      	mov	r9, r2
 8008a32:	f023 0820 	bic.w	r8, r3, #32
 8008a36:	bfbc      	itt	lt
 8008a38:	4622      	movlt	r2, r4
 8008a3a:	4614      	movlt	r4, r2
 8008a3c:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8008a40:	d005      	beq.n	8008a4e <__cvt+0x42>
 8008a42:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8008a46:	d100      	bne.n	8008a4a <__cvt+0x3e>
 8008a48:	3601      	adds	r6, #1
 8008a4a:	2102      	movs	r1, #2
 8008a4c:	e000      	b.n	8008a50 <__cvt+0x44>
 8008a4e:	2103      	movs	r1, #3
 8008a50:	ab03      	add	r3, sp, #12
 8008a52:	9301      	str	r3, [sp, #4]
 8008a54:	ab02      	add	r3, sp, #8
 8008a56:	9300      	str	r3, [sp, #0]
 8008a58:	ec45 4b10 	vmov	d0, r4, r5
 8008a5c:	4653      	mov	r3, sl
 8008a5e:	4632      	mov	r2, r6
 8008a60:	f000 fe1a 	bl	8009698 <_dtoa_r>
 8008a64:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8008a68:	4607      	mov	r7, r0
 8008a6a:	d102      	bne.n	8008a72 <__cvt+0x66>
 8008a6c:	f019 0f01 	tst.w	r9, #1
 8008a70:	d022      	beq.n	8008ab8 <__cvt+0xac>
 8008a72:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8008a76:	eb07 0906 	add.w	r9, r7, r6
 8008a7a:	d110      	bne.n	8008a9e <__cvt+0x92>
 8008a7c:	783b      	ldrb	r3, [r7, #0]
 8008a7e:	2b30      	cmp	r3, #48	; 0x30
 8008a80:	d10a      	bne.n	8008a98 <__cvt+0x8c>
 8008a82:	2200      	movs	r2, #0
 8008a84:	2300      	movs	r3, #0
 8008a86:	4620      	mov	r0, r4
 8008a88:	4629      	mov	r1, r5
 8008a8a:	f7f8 f81d 	bl	8000ac8 <__aeabi_dcmpeq>
 8008a8e:	b918      	cbnz	r0, 8008a98 <__cvt+0x8c>
 8008a90:	f1c6 0601 	rsb	r6, r6, #1
 8008a94:	f8ca 6000 	str.w	r6, [sl]
 8008a98:	f8da 3000 	ldr.w	r3, [sl]
 8008a9c:	4499      	add	r9, r3
 8008a9e:	2200      	movs	r2, #0
 8008aa0:	2300      	movs	r3, #0
 8008aa2:	4620      	mov	r0, r4
 8008aa4:	4629      	mov	r1, r5
 8008aa6:	f7f8 f80f 	bl	8000ac8 <__aeabi_dcmpeq>
 8008aaa:	b108      	cbz	r0, 8008ab0 <__cvt+0xa4>
 8008aac:	f8cd 900c 	str.w	r9, [sp, #12]
 8008ab0:	2230      	movs	r2, #48	; 0x30
 8008ab2:	9b03      	ldr	r3, [sp, #12]
 8008ab4:	454b      	cmp	r3, r9
 8008ab6:	d307      	bcc.n	8008ac8 <__cvt+0xbc>
 8008ab8:	9b03      	ldr	r3, [sp, #12]
 8008aba:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8008abc:	1bdb      	subs	r3, r3, r7
 8008abe:	4638      	mov	r0, r7
 8008ac0:	6013      	str	r3, [r2, #0]
 8008ac2:	b004      	add	sp, #16
 8008ac4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008ac8:	1c59      	adds	r1, r3, #1
 8008aca:	9103      	str	r1, [sp, #12]
 8008acc:	701a      	strb	r2, [r3, #0]
 8008ace:	e7f0      	b.n	8008ab2 <__cvt+0xa6>

08008ad0 <__exponent>:
 8008ad0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8008ad2:	4603      	mov	r3, r0
 8008ad4:	2900      	cmp	r1, #0
 8008ad6:	bfb8      	it	lt
 8008ad8:	4249      	neglt	r1, r1
 8008ada:	f803 2b02 	strb.w	r2, [r3], #2
 8008ade:	bfb4      	ite	lt
 8008ae0:	222d      	movlt	r2, #45	; 0x2d
 8008ae2:	222b      	movge	r2, #43	; 0x2b
 8008ae4:	2909      	cmp	r1, #9
 8008ae6:	7042      	strb	r2, [r0, #1]
 8008ae8:	dd2a      	ble.n	8008b40 <__exponent+0x70>
 8008aea:	f10d 0407 	add.w	r4, sp, #7
 8008aee:	46a4      	mov	ip, r4
 8008af0:	270a      	movs	r7, #10
 8008af2:	46a6      	mov	lr, r4
 8008af4:	460a      	mov	r2, r1
 8008af6:	fb91 f6f7 	sdiv	r6, r1, r7
 8008afa:	fb07 1516 	mls	r5, r7, r6, r1
 8008afe:	3530      	adds	r5, #48	; 0x30
 8008b00:	2a63      	cmp	r2, #99	; 0x63
 8008b02:	f104 34ff 	add.w	r4, r4, #4294967295
 8008b06:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8008b0a:	4631      	mov	r1, r6
 8008b0c:	dcf1      	bgt.n	8008af2 <__exponent+0x22>
 8008b0e:	3130      	adds	r1, #48	; 0x30
 8008b10:	f1ae 0502 	sub.w	r5, lr, #2
 8008b14:	f804 1c01 	strb.w	r1, [r4, #-1]
 8008b18:	1c44      	adds	r4, r0, #1
 8008b1a:	4629      	mov	r1, r5
 8008b1c:	4561      	cmp	r1, ip
 8008b1e:	d30a      	bcc.n	8008b36 <__exponent+0x66>
 8008b20:	f10d 0209 	add.w	r2, sp, #9
 8008b24:	eba2 020e 	sub.w	r2, r2, lr
 8008b28:	4565      	cmp	r5, ip
 8008b2a:	bf88      	it	hi
 8008b2c:	2200      	movhi	r2, #0
 8008b2e:	4413      	add	r3, r2
 8008b30:	1a18      	subs	r0, r3, r0
 8008b32:	b003      	add	sp, #12
 8008b34:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008b36:	f811 2b01 	ldrb.w	r2, [r1], #1
 8008b3a:	f804 2f01 	strb.w	r2, [r4, #1]!
 8008b3e:	e7ed      	b.n	8008b1c <__exponent+0x4c>
 8008b40:	2330      	movs	r3, #48	; 0x30
 8008b42:	3130      	adds	r1, #48	; 0x30
 8008b44:	7083      	strb	r3, [r0, #2]
 8008b46:	70c1      	strb	r1, [r0, #3]
 8008b48:	1d03      	adds	r3, r0, #4
 8008b4a:	e7f1      	b.n	8008b30 <__exponent+0x60>

08008b4c <_printf_float>:
 8008b4c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008b50:	ed2d 8b02 	vpush	{d8}
 8008b54:	b08d      	sub	sp, #52	; 0x34
 8008b56:	460c      	mov	r4, r1
 8008b58:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8008b5c:	4616      	mov	r6, r2
 8008b5e:	461f      	mov	r7, r3
 8008b60:	4605      	mov	r5, r0
 8008b62:	f001 fd3d 	bl	800a5e0 <_localeconv_r>
 8008b66:	f8d0 a000 	ldr.w	sl, [r0]
 8008b6a:	4650      	mov	r0, sl
 8008b6c:	f7f7 fb30 	bl	80001d0 <strlen>
 8008b70:	2300      	movs	r3, #0
 8008b72:	930a      	str	r3, [sp, #40]	; 0x28
 8008b74:	6823      	ldr	r3, [r4, #0]
 8008b76:	9305      	str	r3, [sp, #20]
 8008b78:	f8d8 3000 	ldr.w	r3, [r8]
 8008b7c:	f894 b018 	ldrb.w	fp, [r4, #24]
 8008b80:	3307      	adds	r3, #7
 8008b82:	f023 0307 	bic.w	r3, r3, #7
 8008b86:	f103 0208 	add.w	r2, r3, #8
 8008b8a:	f8c8 2000 	str.w	r2, [r8]
 8008b8e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008b92:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8008b96:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8008b9a:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8008b9e:	9307      	str	r3, [sp, #28]
 8008ba0:	f8cd 8018 	str.w	r8, [sp, #24]
 8008ba4:	ee08 0a10 	vmov	s16, r0
 8008ba8:	4b9f      	ldr	r3, [pc, #636]	; (8008e28 <_printf_float+0x2dc>)
 8008baa:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8008bae:	f04f 32ff 	mov.w	r2, #4294967295
 8008bb2:	f7f7 ffbb 	bl	8000b2c <__aeabi_dcmpun>
 8008bb6:	bb88      	cbnz	r0, 8008c1c <_printf_float+0xd0>
 8008bb8:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8008bbc:	4b9a      	ldr	r3, [pc, #616]	; (8008e28 <_printf_float+0x2dc>)
 8008bbe:	f04f 32ff 	mov.w	r2, #4294967295
 8008bc2:	f7f7 ff95 	bl	8000af0 <__aeabi_dcmple>
 8008bc6:	bb48      	cbnz	r0, 8008c1c <_printf_float+0xd0>
 8008bc8:	2200      	movs	r2, #0
 8008bca:	2300      	movs	r3, #0
 8008bcc:	4640      	mov	r0, r8
 8008bce:	4649      	mov	r1, r9
 8008bd0:	f7f7 ff84 	bl	8000adc <__aeabi_dcmplt>
 8008bd4:	b110      	cbz	r0, 8008bdc <_printf_float+0x90>
 8008bd6:	232d      	movs	r3, #45	; 0x2d
 8008bd8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008bdc:	4b93      	ldr	r3, [pc, #588]	; (8008e2c <_printf_float+0x2e0>)
 8008bde:	4894      	ldr	r0, [pc, #592]	; (8008e30 <_printf_float+0x2e4>)
 8008be0:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8008be4:	bf94      	ite	ls
 8008be6:	4698      	movls	r8, r3
 8008be8:	4680      	movhi	r8, r0
 8008bea:	2303      	movs	r3, #3
 8008bec:	6123      	str	r3, [r4, #16]
 8008bee:	9b05      	ldr	r3, [sp, #20]
 8008bf0:	f023 0204 	bic.w	r2, r3, #4
 8008bf4:	6022      	str	r2, [r4, #0]
 8008bf6:	f04f 0900 	mov.w	r9, #0
 8008bfa:	9700      	str	r7, [sp, #0]
 8008bfc:	4633      	mov	r3, r6
 8008bfe:	aa0b      	add	r2, sp, #44	; 0x2c
 8008c00:	4621      	mov	r1, r4
 8008c02:	4628      	mov	r0, r5
 8008c04:	f000 f9d8 	bl	8008fb8 <_printf_common>
 8008c08:	3001      	adds	r0, #1
 8008c0a:	f040 8090 	bne.w	8008d2e <_printf_float+0x1e2>
 8008c0e:	f04f 30ff 	mov.w	r0, #4294967295
 8008c12:	b00d      	add	sp, #52	; 0x34
 8008c14:	ecbd 8b02 	vpop	{d8}
 8008c18:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008c1c:	4642      	mov	r2, r8
 8008c1e:	464b      	mov	r3, r9
 8008c20:	4640      	mov	r0, r8
 8008c22:	4649      	mov	r1, r9
 8008c24:	f7f7 ff82 	bl	8000b2c <__aeabi_dcmpun>
 8008c28:	b140      	cbz	r0, 8008c3c <_printf_float+0xf0>
 8008c2a:	464b      	mov	r3, r9
 8008c2c:	2b00      	cmp	r3, #0
 8008c2e:	bfbc      	itt	lt
 8008c30:	232d      	movlt	r3, #45	; 0x2d
 8008c32:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8008c36:	487f      	ldr	r0, [pc, #508]	; (8008e34 <_printf_float+0x2e8>)
 8008c38:	4b7f      	ldr	r3, [pc, #508]	; (8008e38 <_printf_float+0x2ec>)
 8008c3a:	e7d1      	b.n	8008be0 <_printf_float+0x94>
 8008c3c:	6863      	ldr	r3, [r4, #4]
 8008c3e:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 8008c42:	9206      	str	r2, [sp, #24]
 8008c44:	1c5a      	adds	r2, r3, #1
 8008c46:	d13f      	bne.n	8008cc8 <_printf_float+0x17c>
 8008c48:	2306      	movs	r3, #6
 8008c4a:	6063      	str	r3, [r4, #4]
 8008c4c:	9b05      	ldr	r3, [sp, #20]
 8008c4e:	6861      	ldr	r1, [r4, #4]
 8008c50:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8008c54:	2300      	movs	r3, #0
 8008c56:	9303      	str	r3, [sp, #12]
 8008c58:	ab0a      	add	r3, sp, #40	; 0x28
 8008c5a:	e9cd b301 	strd	fp, r3, [sp, #4]
 8008c5e:	ab09      	add	r3, sp, #36	; 0x24
 8008c60:	ec49 8b10 	vmov	d0, r8, r9
 8008c64:	9300      	str	r3, [sp, #0]
 8008c66:	6022      	str	r2, [r4, #0]
 8008c68:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8008c6c:	4628      	mov	r0, r5
 8008c6e:	f7ff fecd 	bl	8008a0c <__cvt>
 8008c72:	9b06      	ldr	r3, [sp, #24]
 8008c74:	9909      	ldr	r1, [sp, #36]	; 0x24
 8008c76:	2b47      	cmp	r3, #71	; 0x47
 8008c78:	4680      	mov	r8, r0
 8008c7a:	d108      	bne.n	8008c8e <_printf_float+0x142>
 8008c7c:	1cc8      	adds	r0, r1, #3
 8008c7e:	db02      	blt.n	8008c86 <_printf_float+0x13a>
 8008c80:	6863      	ldr	r3, [r4, #4]
 8008c82:	4299      	cmp	r1, r3
 8008c84:	dd41      	ble.n	8008d0a <_printf_float+0x1be>
 8008c86:	f1ab 0b02 	sub.w	fp, fp, #2
 8008c8a:	fa5f fb8b 	uxtb.w	fp, fp
 8008c8e:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8008c92:	d820      	bhi.n	8008cd6 <_printf_float+0x18a>
 8008c94:	3901      	subs	r1, #1
 8008c96:	465a      	mov	r2, fp
 8008c98:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8008c9c:	9109      	str	r1, [sp, #36]	; 0x24
 8008c9e:	f7ff ff17 	bl	8008ad0 <__exponent>
 8008ca2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8008ca4:	1813      	adds	r3, r2, r0
 8008ca6:	2a01      	cmp	r2, #1
 8008ca8:	4681      	mov	r9, r0
 8008caa:	6123      	str	r3, [r4, #16]
 8008cac:	dc02      	bgt.n	8008cb4 <_printf_float+0x168>
 8008cae:	6822      	ldr	r2, [r4, #0]
 8008cb0:	07d2      	lsls	r2, r2, #31
 8008cb2:	d501      	bpl.n	8008cb8 <_printf_float+0x16c>
 8008cb4:	3301      	adds	r3, #1
 8008cb6:	6123      	str	r3, [r4, #16]
 8008cb8:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8008cbc:	2b00      	cmp	r3, #0
 8008cbe:	d09c      	beq.n	8008bfa <_printf_float+0xae>
 8008cc0:	232d      	movs	r3, #45	; 0x2d
 8008cc2:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008cc6:	e798      	b.n	8008bfa <_printf_float+0xae>
 8008cc8:	9a06      	ldr	r2, [sp, #24]
 8008cca:	2a47      	cmp	r2, #71	; 0x47
 8008ccc:	d1be      	bne.n	8008c4c <_printf_float+0x100>
 8008cce:	2b00      	cmp	r3, #0
 8008cd0:	d1bc      	bne.n	8008c4c <_printf_float+0x100>
 8008cd2:	2301      	movs	r3, #1
 8008cd4:	e7b9      	b.n	8008c4a <_printf_float+0xfe>
 8008cd6:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8008cda:	d118      	bne.n	8008d0e <_printf_float+0x1c2>
 8008cdc:	2900      	cmp	r1, #0
 8008cde:	6863      	ldr	r3, [r4, #4]
 8008ce0:	dd0b      	ble.n	8008cfa <_printf_float+0x1ae>
 8008ce2:	6121      	str	r1, [r4, #16]
 8008ce4:	b913      	cbnz	r3, 8008cec <_printf_float+0x1a0>
 8008ce6:	6822      	ldr	r2, [r4, #0]
 8008ce8:	07d0      	lsls	r0, r2, #31
 8008cea:	d502      	bpl.n	8008cf2 <_printf_float+0x1a6>
 8008cec:	3301      	adds	r3, #1
 8008cee:	440b      	add	r3, r1
 8008cf0:	6123      	str	r3, [r4, #16]
 8008cf2:	65a1      	str	r1, [r4, #88]	; 0x58
 8008cf4:	f04f 0900 	mov.w	r9, #0
 8008cf8:	e7de      	b.n	8008cb8 <_printf_float+0x16c>
 8008cfa:	b913      	cbnz	r3, 8008d02 <_printf_float+0x1b6>
 8008cfc:	6822      	ldr	r2, [r4, #0]
 8008cfe:	07d2      	lsls	r2, r2, #31
 8008d00:	d501      	bpl.n	8008d06 <_printf_float+0x1ba>
 8008d02:	3302      	adds	r3, #2
 8008d04:	e7f4      	b.n	8008cf0 <_printf_float+0x1a4>
 8008d06:	2301      	movs	r3, #1
 8008d08:	e7f2      	b.n	8008cf0 <_printf_float+0x1a4>
 8008d0a:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8008d0e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008d10:	4299      	cmp	r1, r3
 8008d12:	db05      	blt.n	8008d20 <_printf_float+0x1d4>
 8008d14:	6823      	ldr	r3, [r4, #0]
 8008d16:	6121      	str	r1, [r4, #16]
 8008d18:	07d8      	lsls	r0, r3, #31
 8008d1a:	d5ea      	bpl.n	8008cf2 <_printf_float+0x1a6>
 8008d1c:	1c4b      	adds	r3, r1, #1
 8008d1e:	e7e7      	b.n	8008cf0 <_printf_float+0x1a4>
 8008d20:	2900      	cmp	r1, #0
 8008d22:	bfd4      	ite	le
 8008d24:	f1c1 0202 	rsble	r2, r1, #2
 8008d28:	2201      	movgt	r2, #1
 8008d2a:	4413      	add	r3, r2
 8008d2c:	e7e0      	b.n	8008cf0 <_printf_float+0x1a4>
 8008d2e:	6823      	ldr	r3, [r4, #0]
 8008d30:	055a      	lsls	r2, r3, #21
 8008d32:	d407      	bmi.n	8008d44 <_printf_float+0x1f8>
 8008d34:	6923      	ldr	r3, [r4, #16]
 8008d36:	4642      	mov	r2, r8
 8008d38:	4631      	mov	r1, r6
 8008d3a:	4628      	mov	r0, r5
 8008d3c:	47b8      	blx	r7
 8008d3e:	3001      	adds	r0, #1
 8008d40:	d12c      	bne.n	8008d9c <_printf_float+0x250>
 8008d42:	e764      	b.n	8008c0e <_printf_float+0xc2>
 8008d44:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8008d48:	f240 80e0 	bls.w	8008f0c <_printf_float+0x3c0>
 8008d4c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8008d50:	2200      	movs	r2, #0
 8008d52:	2300      	movs	r3, #0
 8008d54:	f7f7 feb8 	bl	8000ac8 <__aeabi_dcmpeq>
 8008d58:	2800      	cmp	r0, #0
 8008d5a:	d034      	beq.n	8008dc6 <_printf_float+0x27a>
 8008d5c:	4a37      	ldr	r2, [pc, #220]	; (8008e3c <_printf_float+0x2f0>)
 8008d5e:	2301      	movs	r3, #1
 8008d60:	4631      	mov	r1, r6
 8008d62:	4628      	mov	r0, r5
 8008d64:	47b8      	blx	r7
 8008d66:	3001      	adds	r0, #1
 8008d68:	f43f af51 	beq.w	8008c0e <_printf_float+0xc2>
 8008d6c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8008d70:	429a      	cmp	r2, r3
 8008d72:	db02      	blt.n	8008d7a <_printf_float+0x22e>
 8008d74:	6823      	ldr	r3, [r4, #0]
 8008d76:	07d8      	lsls	r0, r3, #31
 8008d78:	d510      	bpl.n	8008d9c <_printf_float+0x250>
 8008d7a:	ee18 3a10 	vmov	r3, s16
 8008d7e:	4652      	mov	r2, sl
 8008d80:	4631      	mov	r1, r6
 8008d82:	4628      	mov	r0, r5
 8008d84:	47b8      	blx	r7
 8008d86:	3001      	adds	r0, #1
 8008d88:	f43f af41 	beq.w	8008c0e <_printf_float+0xc2>
 8008d8c:	f04f 0800 	mov.w	r8, #0
 8008d90:	f104 091a 	add.w	r9, r4, #26
 8008d94:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008d96:	3b01      	subs	r3, #1
 8008d98:	4543      	cmp	r3, r8
 8008d9a:	dc09      	bgt.n	8008db0 <_printf_float+0x264>
 8008d9c:	6823      	ldr	r3, [r4, #0]
 8008d9e:	079b      	lsls	r3, r3, #30
 8008da0:	f100 8105 	bmi.w	8008fae <_printf_float+0x462>
 8008da4:	68e0      	ldr	r0, [r4, #12]
 8008da6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008da8:	4298      	cmp	r0, r3
 8008daa:	bfb8      	it	lt
 8008dac:	4618      	movlt	r0, r3
 8008dae:	e730      	b.n	8008c12 <_printf_float+0xc6>
 8008db0:	2301      	movs	r3, #1
 8008db2:	464a      	mov	r2, r9
 8008db4:	4631      	mov	r1, r6
 8008db6:	4628      	mov	r0, r5
 8008db8:	47b8      	blx	r7
 8008dba:	3001      	adds	r0, #1
 8008dbc:	f43f af27 	beq.w	8008c0e <_printf_float+0xc2>
 8008dc0:	f108 0801 	add.w	r8, r8, #1
 8008dc4:	e7e6      	b.n	8008d94 <_printf_float+0x248>
 8008dc6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008dc8:	2b00      	cmp	r3, #0
 8008dca:	dc39      	bgt.n	8008e40 <_printf_float+0x2f4>
 8008dcc:	4a1b      	ldr	r2, [pc, #108]	; (8008e3c <_printf_float+0x2f0>)
 8008dce:	2301      	movs	r3, #1
 8008dd0:	4631      	mov	r1, r6
 8008dd2:	4628      	mov	r0, r5
 8008dd4:	47b8      	blx	r7
 8008dd6:	3001      	adds	r0, #1
 8008dd8:	f43f af19 	beq.w	8008c0e <_printf_float+0xc2>
 8008ddc:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8008de0:	4313      	orrs	r3, r2
 8008de2:	d102      	bne.n	8008dea <_printf_float+0x29e>
 8008de4:	6823      	ldr	r3, [r4, #0]
 8008de6:	07d9      	lsls	r1, r3, #31
 8008de8:	d5d8      	bpl.n	8008d9c <_printf_float+0x250>
 8008dea:	ee18 3a10 	vmov	r3, s16
 8008dee:	4652      	mov	r2, sl
 8008df0:	4631      	mov	r1, r6
 8008df2:	4628      	mov	r0, r5
 8008df4:	47b8      	blx	r7
 8008df6:	3001      	adds	r0, #1
 8008df8:	f43f af09 	beq.w	8008c0e <_printf_float+0xc2>
 8008dfc:	f04f 0900 	mov.w	r9, #0
 8008e00:	f104 0a1a 	add.w	sl, r4, #26
 8008e04:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008e06:	425b      	negs	r3, r3
 8008e08:	454b      	cmp	r3, r9
 8008e0a:	dc01      	bgt.n	8008e10 <_printf_float+0x2c4>
 8008e0c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008e0e:	e792      	b.n	8008d36 <_printf_float+0x1ea>
 8008e10:	2301      	movs	r3, #1
 8008e12:	4652      	mov	r2, sl
 8008e14:	4631      	mov	r1, r6
 8008e16:	4628      	mov	r0, r5
 8008e18:	47b8      	blx	r7
 8008e1a:	3001      	adds	r0, #1
 8008e1c:	f43f aef7 	beq.w	8008c0e <_printf_float+0xc2>
 8008e20:	f109 0901 	add.w	r9, r9, #1
 8008e24:	e7ee      	b.n	8008e04 <_printf_float+0x2b8>
 8008e26:	bf00      	nop
 8008e28:	7fefffff 	.word	0x7fefffff
 8008e2c:	0800b65c 	.word	0x0800b65c
 8008e30:	0800b660 	.word	0x0800b660
 8008e34:	0800b668 	.word	0x0800b668
 8008e38:	0800b664 	.word	0x0800b664
 8008e3c:	0800b66c 	.word	0x0800b66c
 8008e40:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8008e42:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8008e44:	429a      	cmp	r2, r3
 8008e46:	bfa8      	it	ge
 8008e48:	461a      	movge	r2, r3
 8008e4a:	2a00      	cmp	r2, #0
 8008e4c:	4691      	mov	r9, r2
 8008e4e:	dc37      	bgt.n	8008ec0 <_printf_float+0x374>
 8008e50:	f04f 0b00 	mov.w	fp, #0
 8008e54:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8008e58:	f104 021a 	add.w	r2, r4, #26
 8008e5c:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8008e5e:	9305      	str	r3, [sp, #20]
 8008e60:	eba3 0309 	sub.w	r3, r3, r9
 8008e64:	455b      	cmp	r3, fp
 8008e66:	dc33      	bgt.n	8008ed0 <_printf_float+0x384>
 8008e68:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8008e6c:	429a      	cmp	r2, r3
 8008e6e:	db3b      	blt.n	8008ee8 <_printf_float+0x39c>
 8008e70:	6823      	ldr	r3, [r4, #0]
 8008e72:	07da      	lsls	r2, r3, #31
 8008e74:	d438      	bmi.n	8008ee8 <_printf_float+0x39c>
 8008e76:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8008e78:	9b05      	ldr	r3, [sp, #20]
 8008e7a:	9909      	ldr	r1, [sp, #36]	; 0x24
 8008e7c:	1ad3      	subs	r3, r2, r3
 8008e7e:	eba2 0901 	sub.w	r9, r2, r1
 8008e82:	4599      	cmp	r9, r3
 8008e84:	bfa8      	it	ge
 8008e86:	4699      	movge	r9, r3
 8008e88:	f1b9 0f00 	cmp.w	r9, #0
 8008e8c:	dc35      	bgt.n	8008efa <_printf_float+0x3ae>
 8008e8e:	f04f 0800 	mov.w	r8, #0
 8008e92:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8008e96:	f104 0a1a 	add.w	sl, r4, #26
 8008e9a:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8008e9e:	1a9b      	subs	r3, r3, r2
 8008ea0:	eba3 0309 	sub.w	r3, r3, r9
 8008ea4:	4543      	cmp	r3, r8
 8008ea6:	f77f af79 	ble.w	8008d9c <_printf_float+0x250>
 8008eaa:	2301      	movs	r3, #1
 8008eac:	4652      	mov	r2, sl
 8008eae:	4631      	mov	r1, r6
 8008eb0:	4628      	mov	r0, r5
 8008eb2:	47b8      	blx	r7
 8008eb4:	3001      	adds	r0, #1
 8008eb6:	f43f aeaa 	beq.w	8008c0e <_printf_float+0xc2>
 8008eba:	f108 0801 	add.w	r8, r8, #1
 8008ebe:	e7ec      	b.n	8008e9a <_printf_float+0x34e>
 8008ec0:	4613      	mov	r3, r2
 8008ec2:	4631      	mov	r1, r6
 8008ec4:	4642      	mov	r2, r8
 8008ec6:	4628      	mov	r0, r5
 8008ec8:	47b8      	blx	r7
 8008eca:	3001      	adds	r0, #1
 8008ecc:	d1c0      	bne.n	8008e50 <_printf_float+0x304>
 8008ece:	e69e      	b.n	8008c0e <_printf_float+0xc2>
 8008ed0:	2301      	movs	r3, #1
 8008ed2:	4631      	mov	r1, r6
 8008ed4:	4628      	mov	r0, r5
 8008ed6:	9205      	str	r2, [sp, #20]
 8008ed8:	47b8      	blx	r7
 8008eda:	3001      	adds	r0, #1
 8008edc:	f43f ae97 	beq.w	8008c0e <_printf_float+0xc2>
 8008ee0:	9a05      	ldr	r2, [sp, #20]
 8008ee2:	f10b 0b01 	add.w	fp, fp, #1
 8008ee6:	e7b9      	b.n	8008e5c <_printf_float+0x310>
 8008ee8:	ee18 3a10 	vmov	r3, s16
 8008eec:	4652      	mov	r2, sl
 8008eee:	4631      	mov	r1, r6
 8008ef0:	4628      	mov	r0, r5
 8008ef2:	47b8      	blx	r7
 8008ef4:	3001      	adds	r0, #1
 8008ef6:	d1be      	bne.n	8008e76 <_printf_float+0x32a>
 8008ef8:	e689      	b.n	8008c0e <_printf_float+0xc2>
 8008efa:	9a05      	ldr	r2, [sp, #20]
 8008efc:	464b      	mov	r3, r9
 8008efe:	4442      	add	r2, r8
 8008f00:	4631      	mov	r1, r6
 8008f02:	4628      	mov	r0, r5
 8008f04:	47b8      	blx	r7
 8008f06:	3001      	adds	r0, #1
 8008f08:	d1c1      	bne.n	8008e8e <_printf_float+0x342>
 8008f0a:	e680      	b.n	8008c0e <_printf_float+0xc2>
 8008f0c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8008f0e:	2a01      	cmp	r2, #1
 8008f10:	dc01      	bgt.n	8008f16 <_printf_float+0x3ca>
 8008f12:	07db      	lsls	r3, r3, #31
 8008f14:	d538      	bpl.n	8008f88 <_printf_float+0x43c>
 8008f16:	2301      	movs	r3, #1
 8008f18:	4642      	mov	r2, r8
 8008f1a:	4631      	mov	r1, r6
 8008f1c:	4628      	mov	r0, r5
 8008f1e:	47b8      	blx	r7
 8008f20:	3001      	adds	r0, #1
 8008f22:	f43f ae74 	beq.w	8008c0e <_printf_float+0xc2>
 8008f26:	ee18 3a10 	vmov	r3, s16
 8008f2a:	4652      	mov	r2, sl
 8008f2c:	4631      	mov	r1, r6
 8008f2e:	4628      	mov	r0, r5
 8008f30:	47b8      	blx	r7
 8008f32:	3001      	adds	r0, #1
 8008f34:	f43f ae6b 	beq.w	8008c0e <_printf_float+0xc2>
 8008f38:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8008f3c:	2200      	movs	r2, #0
 8008f3e:	2300      	movs	r3, #0
 8008f40:	f7f7 fdc2 	bl	8000ac8 <__aeabi_dcmpeq>
 8008f44:	b9d8      	cbnz	r0, 8008f7e <_printf_float+0x432>
 8008f46:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008f48:	f108 0201 	add.w	r2, r8, #1
 8008f4c:	3b01      	subs	r3, #1
 8008f4e:	4631      	mov	r1, r6
 8008f50:	4628      	mov	r0, r5
 8008f52:	47b8      	blx	r7
 8008f54:	3001      	adds	r0, #1
 8008f56:	d10e      	bne.n	8008f76 <_printf_float+0x42a>
 8008f58:	e659      	b.n	8008c0e <_printf_float+0xc2>
 8008f5a:	2301      	movs	r3, #1
 8008f5c:	4652      	mov	r2, sl
 8008f5e:	4631      	mov	r1, r6
 8008f60:	4628      	mov	r0, r5
 8008f62:	47b8      	blx	r7
 8008f64:	3001      	adds	r0, #1
 8008f66:	f43f ae52 	beq.w	8008c0e <_printf_float+0xc2>
 8008f6a:	f108 0801 	add.w	r8, r8, #1
 8008f6e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008f70:	3b01      	subs	r3, #1
 8008f72:	4543      	cmp	r3, r8
 8008f74:	dcf1      	bgt.n	8008f5a <_printf_float+0x40e>
 8008f76:	464b      	mov	r3, r9
 8008f78:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8008f7c:	e6dc      	b.n	8008d38 <_printf_float+0x1ec>
 8008f7e:	f04f 0800 	mov.w	r8, #0
 8008f82:	f104 0a1a 	add.w	sl, r4, #26
 8008f86:	e7f2      	b.n	8008f6e <_printf_float+0x422>
 8008f88:	2301      	movs	r3, #1
 8008f8a:	4642      	mov	r2, r8
 8008f8c:	e7df      	b.n	8008f4e <_printf_float+0x402>
 8008f8e:	2301      	movs	r3, #1
 8008f90:	464a      	mov	r2, r9
 8008f92:	4631      	mov	r1, r6
 8008f94:	4628      	mov	r0, r5
 8008f96:	47b8      	blx	r7
 8008f98:	3001      	adds	r0, #1
 8008f9a:	f43f ae38 	beq.w	8008c0e <_printf_float+0xc2>
 8008f9e:	f108 0801 	add.w	r8, r8, #1
 8008fa2:	68e3      	ldr	r3, [r4, #12]
 8008fa4:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8008fa6:	1a5b      	subs	r3, r3, r1
 8008fa8:	4543      	cmp	r3, r8
 8008faa:	dcf0      	bgt.n	8008f8e <_printf_float+0x442>
 8008fac:	e6fa      	b.n	8008da4 <_printf_float+0x258>
 8008fae:	f04f 0800 	mov.w	r8, #0
 8008fb2:	f104 0919 	add.w	r9, r4, #25
 8008fb6:	e7f4      	b.n	8008fa2 <_printf_float+0x456>

08008fb8 <_printf_common>:
 8008fb8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008fbc:	4616      	mov	r6, r2
 8008fbe:	4699      	mov	r9, r3
 8008fc0:	688a      	ldr	r2, [r1, #8]
 8008fc2:	690b      	ldr	r3, [r1, #16]
 8008fc4:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8008fc8:	4293      	cmp	r3, r2
 8008fca:	bfb8      	it	lt
 8008fcc:	4613      	movlt	r3, r2
 8008fce:	6033      	str	r3, [r6, #0]
 8008fd0:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8008fd4:	4607      	mov	r7, r0
 8008fd6:	460c      	mov	r4, r1
 8008fd8:	b10a      	cbz	r2, 8008fde <_printf_common+0x26>
 8008fda:	3301      	adds	r3, #1
 8008fdc:	6033      	str	r3, [r6, #0]
 8008fde:	6823      	ldr	r3, [r4, #0]
 8008fe0:	0699      	lsls	r1, r3, #26
 8008fe2:	bf42      	ittt	mi
 8008fe4:	6833      	ldrmi	r3, [r6, #0]
 8008fe6:	3302      	addmi	r3, #2
 8008fe8:	6033      	strmi	r3, [r6, #0]
 8008fea:	6825      	ldr	r5, [r4, #0]
 8008fec:	f015 0506 	ands.w	r5, r5, #6
 8008ff0:	d106      	bne.n	8009000 <_printf_common+0x48>
 8008ff2:	f104 0a19 	add.w	sl, r4, #25
 8008ff6:	68e3      	ldr	r3, [r4, #12]
 8008ff8:	6832      	ldr	r2, [r6, #0]
 8008ffa:	1a9b      	subs	r3, r3, r2
 8008ffc:	42ab      	cmp	r3, r5
 8008ffe:	dc26      	bgt.n	800904e <_printf_common+0x96>
 8009000:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8009004:	1e13      	subs	r3, r2, #0
 8009006:	6822      	ldr	r2, [r4, #0]
 8009008:	bf18      	it	ne
 800900a:	2301      	movne	r3, #1
 800900c:	0692      	lsls	r2, r2, #26
 800900e:	d42b      	bmi.n	8009068 <_printf_common+0xb0>
 8009010:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8009014:	4649      	mov	r1, r9
 8009016:	4638      	mov	r0, r7
 8009018:	47c0      	blx	r8
 800901a:	3001      	adds	r0, #1
 800901c:	d01e      	beq.n	800905c <_printf_common+0xa4>
 800901e:	6823      	ldr	r3, [r4, #0]
 8009020:	68e5      	ldr	r5, [r4, #12]
 8009022:	6832      	ldr	r2, [r6, #0]
 8009024:	f003 0306 	and.w	r3, r3, #6
 8009028:	2b04      	cmp	r3, #4
 800902a:	bf08      	it	eq
 800902c:	1aad      	subeq	r5, r5, r2
 800902e:	68a3      	ldr	r3, [r4, #8]
 8009030:	6922      	ldr	r2, [r4, #16]
 8009032:	bf0c      	ite	eq
 8009034:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8009038:	2500      	movne	r5, #0
 800903a:	4293      	cmp	r3, r2
 800903c:	bfc4      	itt	gt
 800903e:	1a9b      	subgt	r3, r3, r2
 8009040:	18ed      	addgt	r5, r5, r3
 8009042:	2600      	movs	r6, #0
 8009044:	341a      	adds	r4, #26
 8009046:	42b5      	cmp	r5, r6
 8009048:	d11a      	bne.n	8009080 <_printf_common+0xc8>
 800904a:	2000      	movs	r0, #0
 800904c:	e008      	b.n	8009060 <_printf_common+0xa8>
 800904e:	2301      	movs	r3, #1
 8009050:	4652      	mov	r2, sl
 8009052:	4649      	mov	r1, r9
 8009054:	4638      	mov	r0, r7
 8009056:	47c0      	blx	r8
 8009058:	3001      	adds	r0, #1
 800905a:	d103      	bne.n	8009064 <_printf_common+0xac>
 800905c:	f04f 30ff 	mov.w	r0, #4294967295
 8009060:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009064:	3501      	adds	r5, #1
 8009066:	e7c6      	b.n	8008ff6 <_printf_common+0x3e>
 8009068:	18e1      	adds	r1, r4, r3
 800906a:	1c5a      	adds	r2, r3, #1
 800906c:	2030      	movs	r0, #48	; 0x30
 800906e:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8009072:	4422      	add	r2, r4
 8009074:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8009078:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800907c:	3302      	adds	r3, #2
 800907e:	e7c7      	b.n	8009010 <_printf_common+0x58>
 8009080:	2301      	movs	r3, #1
 8009082:	4622      	mov	r2, r4
 8009084:	4649      	mov	r1, r9
 8009086:	4638      	mov	r0, r7
 8009088:	47c0      	blx	r8
 800908a:	3001      	adds	r0, #1
 800908c:	d0e6      	beq.n	800905c <_printf_common+0xa4>
 800908e:	3601      	adds	r6, #1
 8009090:	e7d9      	b.n	8009046 <_printf_common+0x8e>
	...

08009094 <_printf_i>:
 8009094:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8009098:	460c      	mov	r4, r1
 800909a:	4691      	mov	r9, r2
 800909c:	7e27      	ldrb	r7, [r4, #24]
 800909e:	990c      	ldr	r1, [sp, #48]	; 0x30
 80090a0:	2f78      	cmp	r7, #120	; 0x78
 80090a2:	4680      	mov	r8, r0
 80090a4:	469a      	mov	sl, r3
 80090a6:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80090aa:	d807      	bhi.n	80090bc <_printf_i+0x28>
 80090ac:	2f62      	cmp	r7, #98	; 0x62
 80090ae:	d80a      	bhi.n	80090c6 <_printf_i+0x32>
 80090b0:	2f00      	cmp	r7, #0
 80090b2:	f000 80d8 	beq.w	8009266 <_printf_i+0x1d2>
 80090b6:	2f58      	cmp	r7, #88	; 0x58
 80090b8:	f000 80a3 	beq.w	8009202 <_printf_i+0x16e>
 80090bc:	f104 0642 	add.w	r6, r4, #66	; 0x42
 80090c0:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80090c4:	e03a      	b.n	800913c <_printf_i+0xa8>
 80090c6:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80090ca:	2b15      	cmp	r3, #21
 80090cc:	d8f6      	bhi.n	80090bc <_printf_i+0x28>
 80090ce:	a001      	add	r0, pc, #4	; (adr r0, 80090d4 <_printf_i+0x40>)
 80090d0:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 80090d4:	0800912d 	.word	0x0800912d
 80090d8:	08009141 	.word	0x08009141
 80090dc:	080090bd 	.word	0x080090bd
 80090e0:	080090bd 	.word	0x080090bd
 80090e4:	080090bd 	.word	0x080090bd
 80090e8:	080090bd 	.word	0x080090bd
 80090ec:	08009141 	.word	0x08009141
 80090f0:	080090bd 	.word	0x080090bd
 80090f4:	080090bd 	.word	0x080090bd
 80090f8:	080090bd 	.word	0x080090bd
 80090fc:	080090bd 	.word	0x080090bd
 8009100:	0800924d 	.word	0x0800924d
 8009104:	08009171 	.word	0x08009171
 8009108:	0800922f 	.word	0x0800922f
 800910c:	080090bd 	.word	0x080090bd
 8009110:	080090bd 	.word	0x080090bd
 8009114:	0800926f 	.word	0x0800926f
 8009118:	080090bd 	.word	0x080090bd
 800911c:	08009171 	.word	0x08009171
 8009120:	080090bd 	.word	0x080090bd
 8009124:	080090bd 	.word	0x080090bd
 8009128:	08009237 	.word	0x08009237
 800912c:	680b      	ldr	r3, [r1, #0]
 800912e:	1d1a      	adds	r2, r3, #4
 8009130:	681b      	ldr	r3, [r3, #0]
 8009132:	600a      	str	r2, [r1, #0]
 8009134:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8009138:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800913c:	2301      	movs	r3, #1
 800913e:	e0a3      	b.n	8009288 <_printf_i+0x1f4>
 8009140:	6825      	ldr	r5, [r4, #0]
 8009142:	6808      	ldr	r0, [r1, #0]
 8009144:	062e      	lsls	r6, r5, #24
 8009146:	f100 0304 	add.w	r3, r0, #4
 800914a:	d50a      	bpl.n	8009162 <_printf_i+0xce>
 800914c:	6805      	ldr	r5, [r0, #0]
 800914e:	600b      	str	r3, [r1, #0]
 8009150:	2d00      	cmp	r5, #0
 8009152:	da03      	bge.n	800915c <_printf_i+0xc8>
 8009154:	232d      	movs	r3, #45	; 0x2d
 8009156:	426d      	negs	r5, r5
 8009158:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800915c:	485e      	ldr	r0, [pc, #376]	; (80092d8 <_printf_i+0x244>)
 800915e:	230a      	movs	r3, #10
 8009160:	e019      	b.n	8009196 <_printf_i+0x102>
 8009162:	f015 0f40 	tst.w	r5, #64	; 0x40
 8009166:	6805      	ldr	r5, [r0, #0]
 8009168:	600b      	str	r3, [r1, #0]
 800916a:	bf18      	it	ne
 800916c:	b22d      	sxthne	r5, r5
 800916e:	e7ef      	b.n	8009150 <_printf_i+0xbc>
 8009170:	680b      	ldr	r3, [r1, #0]
 8009172:	6825      	ldr	r5, [r4, #0]
 8009174:	1d18      	adds	r0, r3, #4
 8009176:	6008      	str	r0, [r1, #0]
 8009178:	0628      	lsls	r0, r5, #24
 800917a:	d501      	bpl.n	8009180 <_printf_i+0xec>
 800917c:	681d      	ldr	r5, [r3, #0]
 800917e:	e002      	b.n	8009186 <_printf_i+0xf2>
 8009180:	0669      	lsls	r1, r5, #25
 8009182:	d5fb      	bpl.n	800917c <_printf_i+0xe8>
 8009184:	881d      	ldrh	r5, [r3, #0]
 8009186:	4854      	ldr	r0, [pc, #336]	; (80092d8 <_printf_i+0x244>)
 8009188:	2f6f      	cmp	r7, #111	; 0x6f
 800918a:	bf0c      	ite	eq
 800918c:	2308      	moveq	r3, #8
 800918e:	230a      	movne	r3, #10
 8009190:	2100      	movs	r1, #0
 8009192:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8009196:	6866      	ldr	r6, [r4, #4]
 8009198:	60a6      	str	r6, [r4, #8]
 800919a:	2e00      	cmp	r6, #0
 800919c:	bfa2      	ittt	ge
 800919e:	6821      	ldrge	r1, [r4, #0]
 80091a0:	f021 0104 	bicge.w	r1, r1, #4
 80091a4:	6021      	strge	r1, [r4, #0]
 80091a6:	b90d      	cbnz	r5, 80091ac <_printf_i+0x118>
 80091a8:	2e00      	cmp	r6, #0
 80091aa:	d04d      	beq.n	8009248 <_printf_i+0x1b4>
 80091ac:	4616      	mov	r6, r2
 80091ae:	fbb5 f1f3 	udiv	r1, r5, r3
 80091b2:	fb03 5711 	mls	r7, r3, r1, r5
 80091b6:	5dc7      	ldrb	r7, [r0, r7]
 80091b8:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80091bc:	462f      	mov	r7, r5
 80091be:	42bb      	cmp	r3, r7
 80091c0:	460d      	mov	r5, r1
 80091c2:	d9f4      	bls.n	80091ae <_printf_i+0x11a>
 80091c4:	2b08      	cmp	r3, #8
 80091c6:	d10b      	bne.n	80091e0 <_printf_i+0x14c>
 80091c8:	6823      	ldr	r3, [r4, #0]
 80091ca:	07df      	lsls	r7, r3, #31
 80091cc:	d508      	bpl.n	80091e0 <_printf_i+0x14c>
 80091ce:	6923      	ldr	r3, [r4, #16]
 80091d0:	6861      	ldr	r1, [r4, #4]
 80091d2:	4299      	cmp	r1, r3
 80091d4:	bfde      	ittt	le
 80091d6:	2330      	movle	r3, #48	; 0x30
 80091d8:	f806 3c01 	strble.w	r3, [r6, #-1]
 80091dc:	f106 36ff 	addle.w	r6, r6, #4294967295
 80091e0:	1b92      	subs	r2, r2, r6
 80091e2:	6122      	str	r2, [r4, #16]
 80091e4:	f8cd a000 	str.w	sl, [sp]
 80091e8:	464b      	mov	r3, r9
 80091ea:	aa03      	add	r2, sp, #12
 80091ec:	4621      	mov	r1, r4
 80091ee:	4640      	mov	r0, r8
 80091f0:	f7ff fee2 	bl	8008fb8 <_printf_common>
 80091f4:	3001      	adds	r0, #1
 80091f6:	d14c      	bne.n	8009292 <_printf_i+0x1fe>
 80091f8:	f04f 30ff 	mov.w	r0, #4294967295
 80091fc:	b004      	add	sp, #16
 80091fe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009202:	4835      	ldr	r0, [pc, #212]	; (80092d8 <_printf_i+0x244>)
 8009204:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8009208:	6823      	ldr	r3, [r4, #0]
 800920a:	680e      	ldr	r6, [r1, #0]
 800920c:	061f      	lsls	r7, r3, #24
 800920e:	f856 5b04 	ldr.w	r5, [r6], #4
 8009212:	600e      	str	r6, [r1, #0]
 8009214:	d514      	bpl.n	8009240 <_printf_i+0x1ac>
 8009216:	07d9      	lsls	r1, r3, #31
 8009218:	bf44      	itt	mi
 800921a:	f043 0320 	orrmi.w	r3, r3, #32
 800921e:	6023      	strmi	r3, [r4, #0]
 8009220:	b91d      	cbnz	r5, 800922a <_printf_i+0x196>
 8009222:	6823      	ldr	r3, [r4, #0]
 8009224:	f023 0320 	bic.w	r3, r3, #32
 8009228:	6023      	str	r3, [r4, #0]
 800922a:	2310      	movs	r3, #16
 800922c:	e7b0      	b.n	8009190 <_printf_i+0xfc>
 800922e:	6823      	ldr	r3, [r4, #0]
 8009230:	f043 0320 	orr.w	r3, r3, #32
 8009234:	6023      	str	r3, [r4, #0]
 8009236:	2378      	movs	r3, #120	; 0x78
 8009238:	4828      	ldr	r0, [pc, #160]	; (80092dc <_printf_i+0x248>)
 800923a:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800923e:	e7e3      	b.n	8009208 <_printf_i+0x174>
 8009240:	065e      	lsls	r6, r3, #25
 8009242:	bf48      	it	mi
 8009244:	b2ad      	uxthmi	r5, r5
 8009246:	e7e6      	b.n	8009216 <_printf_i+0x182>
 8009248:	4616      	mov	r6, r2
 800924a:	e7bb      	b.n	80091c4 <_printf_i+0x130>
 800924c:	680b      	ldr	r3, [r1, #0]
 800924e:	6826      	ldr	r6, [r4, #0]
 8009250:	6960      	ldr	r0, [r4, #20]
 8009252:	1d1d      	adds	r5, r3, #4
 8009254:	600d      	str	r5, [r1, #0]
 8009256:	0635      	lsls	r5, r6, #24
 8009258:	681b      	ldr	r3, [r3, #0]
 800925a:	d501      	bpl.n	8009260 <_printf_i+0x1cc>
 800925c:	6018      	str	r0, [r3, #0]
 800925e:	e002      	b.n	8009266 <_printf_i+0x1d2>
 8009260:	0671      	lsls	r1, r6, #25
 8009262:	d5fb      	bpl.n	800925c <_printf_i+0x1c8>
 8009264:	8018      	strh	r0, [r3, #0]
 8009266:	2300      	movs	r3, #0
 8009268:	6123      	str	r3, [r4, #16]
 800926a:	4616      	mov	r6, r2
 800926c:	e7ba      	b.n	80091e4 <_printf_i+0x150>
 800926e:	680b      	ldr	r3, [r1, #0]
 8009270:	1d1a      	adds	r2, r3, #4
 8009272:	600a      	str	r2, [r1, #0]
 8009274:	681e      	ldr	r6, [r3, #0]
 8009276:	6862      	ldr	r2, [r4, #4]
 8009278:	2100      	movs	r1, #0
 800927a:	4630      	mov	r0, r6
 800927c:	f7f6 ffb0 	bl	80001e0 <memchr>
 8009280:	b108      	cbz	r0, 8009286 <_printf_i+0x1f2>
 8009282:	1b80      	subs	r0, r0, r6
 8009284:	6060      	str	r0, [r4, #4]
 8009286:	6863      	ldr	r3, [r4, #4]
 8009288:	6123      	str	r3, [r4, #16]
 800928a:	2300      	movs	r3, #0
 800928c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8009290:	e7a8      	b.n	80091e4 <_printf_i+0x150>
 8009292:	6923      	ldr	r3, [r4, #16]
 8009294:	4632      	mov	r2, r6
 8009296:	4649      	mov	r1, r9
 8009298:	4640      	mov	r0, r8
 800929a:	47d0      	blx	sl
 800929c:	3001      	adds	r0, #1
 800929e:	d0ab      	beq.n	80091f8 <_printf_i+0x164>
 80092a0:	6823      	ldr	r3, [r4, #0]
 80092a2:	079b      	lsls	r3, r3, #30
 80092a4:	d413      	bmi.n	80092ce <_printf_i+0x23a>
 80092a6:	68e0      	ldr	r0, [r4, #12]
 80092a8:	9b03      	ldr	r3, [sp, #12]
 80092aa:	4298      	cmp	r0, r3
 80092ac:	bfb8      	it	lt
 80092ae:	4618      	movlt	r0, r3
 80092b0:	e7a4      	b.n	80091fc <_printf_i+0x168>
 80092b2:	2301      	movs	r3, #1
 80092b4:	4632      	mov	r2, r6
 80092b6:	4649      	mov	r1, r9
 80092b8:	4640      	mov	r0, r8
 80092ba:	47d0      	blx	sl
 80092bc:	3001      	adds	r0, #1
 80092be:	d09b      	beq.n	80091f8 <_printf_i+0x164>
 80092c0:	3501      	adds	r5, #1
 80092c2:	68e3      	ldr	r3, [r4, #12]
 80092c4:	9903      	ldr	r1, [sp, #12]
 80092c6:	1a5b      	subs	r3, r3, r1
 80092c8:	42ab      	cmp	r3, r5
 80092ca:	dcf2      	bgt.n	80092b2 <_printf_i+0x21e>
 80092cc:	e7eb      	b.n	80092a6 <_printf_i+0x212>
 80092ce:	2500      	movs	r5, #0
 80092d0:	f104 0619 	add.w	r6, r4, #25
 80092d4:	e7f5      	b.n	80092c2 <_printf_i+0x22e>
 80092d6:	bf00      	nop
 80092d8:	0800b66e 	.word	0x0800b66e
 80092dc:	0800b67f 	.word	0x0800b67f

080092e0 <iprintf>:
 80092e0:	b40f      	push	{r0, r1, r2, r3}
 80092e2:	4b0a      	ldr	r3, [pc, #40]	; (800930c <iprintf+0x2c>)
 80092e4:	b513      	push	{r0, r1, r4, lr}
 80092e6:	681c      	ldr	r4, [r3, #0]
 80092e8:	b124      	cbz	r4, 80092f4 <iprintf+0x14>
 80092ea:	69a3      	ldr	r3, [r4, #24]
 80092ec:	b913      	cbnz	r3, 80092f4 <iprintf+0x14>
 80092ee:	4620      	mov	r0, r4
 80092f0:	f001 f8d8 	bl	800a4a4 <__sinit>
 80092f4:	ab05      	add	r3, sp, #20
 80092f6:	9a04      	ldr	r2, [sp, #16]
 80092f8:	68a1      	ldr	r1, [r4, #8]
 80092fa:	9301      	str	r3, [sp, #4]
 80092fc:	4620      	mov	r0, r4
 80092fe:	f001 fe45 	bl	800af8c <_vfiprintf_r>
 8009302:	b002      	add	sp, #8
 8009304:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009308:	b004      	add	sp, #16
 800930a:	4770      	bx	lr
 800930c:	20000018 	.word	0x20000018

08009310 <_puts_r>:
 8009310:	b570      	push	{r4, r5, r6, lr}
 8009312:	460e      	mov	r6, r1
 8009314:	4605      	mov	r5, r0
 8009316:	b118      	cbz	r0, 8009320 <_puts_r+0x10>
 8009318:	6983      	ldr	r3, [r0, #24]
 800931a:	b90b      	cbnz	r3, 8009320 <_puts_r+0x10>
 800931c:	f001 f8c2 	bl	800a4a4 <__sinit>
 8009320:	69ab      	ldr	r3, [r5, #24]
 8009322:	68ac      	ldr	r4, [r5, #8]
 8009324:	b913      	cbnz	r3, 800932c <_puts_r+0x1c>
 8009326:	4628      	mov	r0, r5
 8009328:	f001 f8bc 	bl	800a4a4 <__sinit>
 800932c:	4b2c      	ldr	r3, [pc, #176]	; (80093e0 <_puts_r+0xd0>)
 800932e:	429c      	cmp	r4, r3
 8009330:	d120      	bne.n	8009374 <_puts_r+0x64>
 8009332:	686c      	ldr	r4, [r5, #4]
 8009334:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8009336:	07db      	lsls	r3, r3, #31
 8009338:	d405      	bmi.n	8009346 <_puts_r+0x36>
 800933a:	89a3      	ldrh	r3, [r4, #12]
 800933c:	0598      	lsls	r0, r3, #22
 800933e:	d402      	bmi.n	8009346 <_puts_r+0x36>
 8009340:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8009342:	f001 f952 	bl	800a5ea <__retarget_lock_acquire_recursive>
 8009346:	89a3      	ldrh	r3, [r4, #12]
 8009348:	0719      	lsls	r1, r3, #28
 800934a:	d51d      	bpl.n	8009388 <_puts_r+0x78>
 800934c:	6923      	ldr	r3, [r4, #16]
 800934e:	b1db      	cbz	r3, 8009388 <_puts_r+0x78>
 8009350:	3e01      	subs	r6, #1
 8009352:	68a3      	ldr	r3, [r4, #8]
 8009354:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8009358:	3b01      	subs	r3, #1
 800935a:	60a3      	str	r3, [r4, #8]
 800935c:	bb39      	cbnz	r1, 80093ae <_puts_r+0x9e>
 800935e:	2b00      	cmp	r3, #0
 8009360:	da38      	bge.n	80093d4 <_puts_r+0xc4>
 8009362:	4622      	mov	r2, r4
 8009364:	210a      	movs	r1, #10
 8009366:	4628      	mov	r0, r5
 8009368:	f000 f848 	bl	80093fc <__swbuf_r>
 800936c:	3001      	adds	r0, #1
 800936e:	d011      	beq.n	8009394 <_puts_r+0x84>
 8009370:	250a      	movs	r5, #10
 8009372:	e011      	b.n	8009398 <_puts_r+0x88>
 8009374:	4b1b      	ldr	r3, [pc, #108]	; (80093e4 <_puts_r+0xd4>)
 8009376:	429c      	cmp	r4, r3
 8009378:	d101      	bne.n	800937e <_puts_r+0x6e>
 800937a:	68ac      	ldr	r4, [r5, #8]
 800937c:	e7da      	b.n	8009334 <_puts_r+0x24>
 800937e:	4b1a      	ldr	r3, [pc, #104]	; (80093e8 <_puts_r+0xd8>)
 8009380:	429c      	cmp	r4, r3
 8009382:	bf08      	it	eq
 8009384:	68ec      	ldreq	r4, [r5, #12]
 8009386:	e7d5      	b.n	8009334 <_puts_r+0x24>
 8009388:	4621      	mov	r1, r4
 800938a:	4628      	mov	r0, r5
 800938c:	f000 f888 	bl	80094a0 <__swsetup_r>
 8009390:	2800      	cmp	r0, #0
 8009392:	d0dd      	beq.n	8009350 <_puts_r+0x40>
 8009394:	f04f 35ff 	mov.w	r5, #4294967295
 8009398:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800939a:	07da      	lsls	r2, r3, #31
 800939c:	d405      	bmi.n	80093aa <_puts_r+0x9a>
 800939e:	89a3      	ldrh	r3, [r4, #12]
 80093a0:	059b      	lsls	r3, r3, #22
 80093a2:	d402      	bmi.n	80093aa <_puts_r+0x9a>
 80093a4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80093a6:	f001 f921 	bl	800a5ec <__retarget_lock_release_recursive>
 80093aa:	4628      	mov	r0, r5
 80093ac:	bd70      	pop	{r4, r5, r6, pc}
 80093ae:	2b00      	cmp	r3, #0
 80093b0:	da04      	bge.n	80093bc <_puts_r+0xac>
 80093b2:	69a2      	ldr	r2, [r4, #24]
 80093b4:	429a      	cmp	r2, r3
 80093b6:	dc06      	bgt.n	80093c6 <_puts_r+0xb6>
 80093b8:	290a      	cmp	r1, #10
 80093ba:	d004      	beq.n	80093c6 <_puts_r+0xb6>
 80093bc:	6823      	ldr	r3, [r4, #0]
 80093be:	1c5a      	adds	r2, r3, #1
 80093c0:	6022      	str	r2, [r4, #0]
 80093c2:	7019      	strb	r1, [r3, #0]
 80093c4:	e7c5      	b.n	8009352 <_puts_r+0x42>
 80093c6:	4622      	mov	r2, r4
 80093c8:	4628      	mov	r0, r5
 80093ca:	f000 f817 	bl	80093fc <__swbuf_r>
 80093ce:	3001      	adds	r0, #1
 80093d0:	d1bf      	bne.n	8009352 <_puts_r+0x42>
 80093d2:	e7df      	b.n	8009394 <_puts_r+0x84>
 80093d4:	6823      	ldr	r3, [r4, #0]
 80093d6:	250a      	movs	r5, #10
 80093d8:	1c5a      	adds	r2, r3, #1
 80093da:	6022      	str	r2, [r4, #0]
 80093dc:	701d      	strb	r5, [r3, #0]
 80093de:	e7db      	b.n	8009398 <_puts_r+0x88>
 80093e0:	0800b744 	.word	0x0800b744
 80093e4:	0800b764 	.word	0x0800b764
 80093e8:	0800b724 	.word	0x0800b724

080093ec <puts>:
 80093ec:	4b02      	ldr	r3, [pc, #8]	; (80093f8 <puts+0xc>)
 80093ee:	4601      	mov	r1, r0
 80093f0:	6818      	ldr	r0, [r3, #0]
 80093f2:	f7ff bf8d 	b.w	8009310 <_puts_r>
 80093f6:	bf00      	nop
 80093f8:	20000018 	.word	0x20000018

080093fc <__swbuf_r>:
 80093fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80093fe:	460e      	mov	r6, r1
 8009400:	4614      	mov	r4, r2
 8009402:	4605      	mov	r5, r0
 8009404:	b118      	cbz	r0, 800940e <__swbuf_r+0x12>
 8009406:	6983      	ldr	r3, [r0, #24]
 8009408:	b90b      	cbnz	r3, 800940e <__swbuf_r+0x12>
 800940a:	f001 f84b 	bl	800a4a4 <__sinit>
 800940e:	4b21      	ldr	r3, [pc, #132]	; (8009494 <__swbuf_r+0x98>)
 8009410:	429c      	cmp	r4, r3
 8009412:	d12b      	bne.n	800946c <__swbuf_r+0x70>
 8009414:	686c      	ldr	r4, [r5, #4]
 8009416:	69a3      	ldr	r3, [r4, #24]
 8009418:	60a3      	str	r3, [r4, #8]
 800941a:	89a3      	ldrh	r3, [r4, #12]
 800941c:	071a      	lsls	r2, r3, #28
 800941e:	d52f      	bpl.n	8009480 <__swbuf_r+0x84>
 8009420:	6923      	ldr	r3, [r4, #16]
 8009422:	b36b      	cbz	r3, 8009480 <__swbuf_r+0x84>
 8009424:	6923      	ldr	r3, [r4, #16]
 8009426:	6820      	ldr	r0, [r4, #0]
 8009428:	1ac0      	subs	r0, r0, r3
 800942a:	6963      	ldr	r3, [r4, #20]
 800942c:	b2f6      	uxtb	r6, r6
 800942e:	4283      	cmp	r3, r0
 8009430:	4637      	mov	r7, r6
 8009432:	dc04      	bgt.n	800943e <__swbuf_r+0x42>
 8009434:	4621      	mov	r1, r4
 8009436:	4628      	mov	r0, r5
 8009438:	f000 ffa0 	bl	800a37c <_fflush_r>
 800943c:	bb30      	cbnz	r0, 800948c <__swbuf_r+0x90>
 800943e:	68a3      	ldr	r3, [r4, #8]
 8009440:	3b01      	subs	r3, #1
 8009442:	60a3      	str	r3, [r4, #8]
 8009444:	6823      	ldr	r3, [r4, #0]
 8009446:	1c5a      	adds	r2, r3, #1
 8009448:	6022      	str	r2, [r4, #0]
 800944a:	701e      	strb	r6, [r3, #0]
 800944c:	6963      	ldr	r3, [r4, #20]
 800944e:	3001      	adds	r0, #1
 8009450:	4283      	cmp	r3, r0
 8009452:	d004      	beq.n	800945e <__swbuf_r+0x62>
 8009454:	89a3      	ldrh	r3, [r4, #12]
 8009456:	07db      	lsls	r3, r3, #31
 8009458:	d506      	bpl.n	8009468 <__swbuf_r+0x6c>
 800945a:	2e0a      	cmp	r6, #10
 800945c:	d104      	bne.n	8009468 <__swbuf_r+0x6c>
 800945e:	4621      	mov	r1, r4
 8009460:	4628      	mov	r0, r5
 8009462:	f000 ff8b 	bl	800a37c <_fflush_r>
 8009466:	b988      	cbnz	r0, 800948c <__swbuf_r+0x90>
 8009468:	4638      	mov	r0, r7
 800946a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800946c:	4b0a      	ldr	r3, [pc, #40]	; (8009498 <__swbuf_r+0x9c>)
 800946e:	429c      	cmp	r4, r3
 8009470:	d101      	bne.n	8009476 <__swbuf_r+0x7a>
 8009472:	68ac      	ldr	r4, [r5, #8]
 8009474:	e7cf      	b.n	8009416 <__swbuf_r+0x1a>
 8009476:	4b09      	ldr	r3, [pc, #36]	; (800949c <__swbuf_r+0xa0>)
 8009478:	429c      	cmp	r4, r3
 800947a:	bf08      	it	eq
 800947c:	68ec      	ldreq	r4, [r5, #12]
 800947e:	e7ca      	b.n	8009416 <__swbuf_r+0x1a>
 8009480:	4621      	mov	r1, r4
 8009482:	4628      	mov	r0, r5
 8009484:	f000 f80c 	bl	80094a0 <__swsetup_r>
 8009488:	2800      	cmp	r0, #0
 800948a:	d0cb      	beq.n	8009424 <__swbuf_r+0x28>
 800948c:	f04f 37ff 	mov.w	r7, #4294967295
 8009490:	e7ea      	b.n	8009468 <__swbuf_r+0x6c>
 8009492:	bf00      	nop
 8009494:	0800b744 	.word	0x0800b744
 8009498:	0800b764 	.word	0x0800b764
 800949c:	0800b724 	.word	0x0800b724

080094a0 <__swsetup_r>:
 80094a0:	4b32      	ldr	r3, [pc, #200]	; (800956c <__swsetup_r+0xcc>)
 80094a2:	b570      	push	{r4, r5, r6, lr}
 80094a4:	681d      	ldr	r5, [r3, #0]
 80094a6:	4606      	mov	r6, r0
 80094a8:	460c      	mov	r4, r1
 80094aa:	b125      	cbz	r5, 80094b6 <__swsetup_r+0x16>
 80094ac:	69ab      	ldr	r3, [r5, #24]
 80094ae:	b913      	cbnz	r3, 80094b6 <__swsetup_r+0x16>
 80094b0:	4628      	mov	r0, r5
 80094b2:	f000 fff7 	bl	800a4a4 <__sinit>
 80094b6:	4b2e      	ldr	r3, [pc, #184]	; (8009570 <__swsetup_r+0xd0>)
 80094b8:	429c      	cmp	r4, r3
 80094ba:	d10f      	bne.n	80094dc <__swsetup_r+0x3c>
 80094bc:	686c      	ldr	r4, [r5, #4]
 80094be:	89a3      	ldrh	r3, [r4, #12]
 80094c0:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80094c4:	0719      	lsls	r1, r3, #28
 80094c6:	d42c      	bmi.n	8009522 <__swsetup_r+0x82>
 80094c8:	06dd      	lsls	r5, r3, #27
 80094ca:	d411      	bmi.n	80094f0 <__swsetup_r+0x50>
 80094cc:	2309      	movs	r3, #9
 80094ce:	6033      	str	r3, [r6, #0]
 80094d0:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 80094d4:	81a3      	strh	r3, [r4, #12]
 80094d6:	f04f 30ff 	mov.w	r0, #4294967295
 80094da:	e03e      	b.n	800955a <__swsetup_r+0xba>
 80094dc:	4b25      	ldr	r3, [pc, #148]	; (8009574 <__swsetup_r+0xd4>)
 80094de:	429c      	cmp	r4, r3
 80094e0:	d101      	bne.n	80094e6 <__swsetup_r+0x46>
 80094e2:	68ac      	ldr	r4, [r5, #8]
 80094e4:	e7eb      	b.n	80094be <__swsetup_r+0x1e>
 80094e6:	4b24      	ldr	r3, [pc, #144]	; (8009578 <__swsetup_r+0xd8>)
 80094e8:	429c      	cmp	r4, r3
 80094ea:	bf08      	it	eq
 80094ec:	68ec      	ldreq	r4, [r5, #12]
 80094ee:	e7e6      	b.n	80094be <__swsetup_r+0x1e>
 80094f0:	0758      	lsls	r0, r3, #29
 80094f2:	d512      	bpl.n	800951a <__swsetup_r+0x7a>
 80094f4:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80094f6:	b141      	cbz	r1, 800950a <__swsetup_r+0x6a>
 80094f8:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80094fc:	4299      	cmp	r1, r3
 80094fe:	d002      	beq.n	8009506 <__swsetup_r+0x66>
 8009500:	4630      	mov	r0, r6
 8009502:	f001 fc6f 	bl	800ade4 <_free_r>
 8009506:	2300      	movs	r3, #0
 8009508:	6363      	str	r3, [r4, #52]	; 0x34
 800950a:	89a3      	ldrh	r3, [r4, #12]
 800950c:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8009510:	81a3      	strh	r3, [r4, #12]
 8009512:	2300      	movs	r3, #0
 8009514:	6063      	str	r3, [r4, #4]
 8009516:	6923      	ldr	r3, [r4, #16]
 8009518:	6023      	str	r3, [r4, #0]
 800951a:	89a3      	ldrh	r3, [r4, #12]
 800951c:	f043 0308 	orr.w	r3, r3, #8
 8009520:	81a3      	strh	r3, [r4, #12]
 8009522:	6923      	ldr	r3, [r4, #16]
 8009524:	b94b      	cbnz	r3, 800953a <__swsetup_r+0x9a>
 8009526:	89a3      	ldrh	r3, [r4, #12]
 8009528:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800952c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8009530:	d003      	beq.n	800953a <__swsetup_r+0x9a>
 8009532:	4621      	mov	r1, r4
 8009534:	4630      	mov	r0, r6
 8009536:	f001 f87f 	bl	800a638 <__smakebuf_r>
 800953a:	89a0      	ldrh	r0, [r4, #12]
 800953c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8009540:	f010 0301 	ands.w	r3, r0, #1
 8009544:	d00a      	beq.n	800955c <__swsetup_r+0xbc>
 8009546:	2300      	movs	r3, #0
 8009548:	60a3      	str	r3, [r4, #8]
 800954a:	6963      	ldr	r3, [r4, #20]
 800954c:	425b      	negs	r3, r3
 800954e:	61a3      	str	r3, [r4, #24]
 8009550:	6923      	ldr	r3, [r4, #16]
 8009552:	b943      	cbnz	r3, 8009566 <__swsetup_r+0xc6>
 8009554:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8009558:	d1ba      	bne.n	80094d0 <__swsetup_r+0x30>
 800955a:	bd70      	pop	{r4, r5, r6, pc}
 800955c:	0781      	lsls	r1, r0, #30
 800955e:	bf58      	it	pl
 8009560:	6963      	ldrpl	r3, [r4, #20]
 8009562:	60a3      	str	r3, [r4, #8]
 8009564:	e7f4      	b.n	8009550 <__swsetup_r+0xb0>
 8009566:	2000      	movs	r0, #0
 8009568:	e7f7      	b.n	800955a <__swsetup_r+0xba>
 800956a:	bf00      	nop
 800956c:	20000018 	.word	0x20000018
 8009570:	0800b744 	.word	0x0800b744
 8009574:	0800b764 	.word	0x0800b764
 8009578:	0800b724 	.word	0x0800b724

0800957c <quorem>:
 800957c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009580:	6903      	ldr	r3, [r0, #16]
 8009582:	690c      	ldr	r4, [r1, #16]
 8009584:	42a3      	cmp	r3, r4
 8009586:	4607      	mov	r7, r0
 8009588:	f2c0 8081 	blt.w	800968e <quorem+0x112>
 800958c:	3c01      	subs	r4, #1
 800958e:	f101 0814 	add.w	r8, r1, #20
 8009592:	f100 0514 	add.w	r5, r0, #20
 8009596:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800959a:	9301      	str	r3, [sp, #4]
 800959c:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80095a0:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80095a4:	3301      	adds	r3, #1
 80095a6:	429a      	cmp	r2, r3
 80095a8:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 80095ac:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80095b0:	fbb2 f6f3 	udiv	r6, r2, r3
 80095b4:	d331      	bcc.n	800961a <quorem+0x9e>
 80095b6:	f04f 0e00 	mov.w	lr, #0
 80095ba:	4640      	mov	r0, r8
 80095bc:	46ac      	mov	ip, r5
 80095be:	46f2      	mov	sl, lr
 80095c0:	f850 2b04 	ldr.w	r2, [r0], #4
 80095c4:	b293      	uxth	r3, r2
 80095c6:	fb06 e303 	mla	r3, r6, r3, lr
 80095ca:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 80095ce:	b29b      	uxth	r3, r3
 80095d0:	ebaa 0303 	sub.w	r3, sl, r3
 80095d4:	0c12      	lsrs	r2, r2, #16
 80095d6:	f8dc a000 	ldr.w	sl, [ip]
 80095da:	fb06 e202 	mla	r2, r6, r2, lr
 80095de:	fa13 f38a 	uxtah	r3, r3, sl
 80095e2:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 80095e6:	fa1f fa82 	uxth.w	sl, r2
 80095ea:	f8dc 2000 	ldr.w	r2, [ip]
 80095ee:	ebca 4212 	rsb	r2, sl, r2, lsr #16
 80095f2:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80095f6:	b29b      	uxth	r3, r3
 80095f8:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80095fc:	4581      	cmp	r9, r0
 80095fe:	f84c 3b04 	str.w	r3, [ip], #4
 8009602:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8009606:	d2db      	bcs.n	80095c0 <quorem+0x44>
 8009608:	f855 300b 	ldr.w	r3, [r5, fp]
 800960c:	b92b      	cbnz	r3, 800961a <quorem+0x9e>
 800960e:	9b01      	ldr	r3, [sp, #4]
 8009610:	3b04      	subs	r3, #4
 8009612:	429d      	cmp	r5, r3
 8009614:	461a      	mov	r2, r3
 8009616:	d32e      	bcc.n	8009676 <quorem+0xfa>
 8009618:	613c      	str	r4, [r7, #16]
 800961a:	4638      	mov	r0, r7
 800961c:	f001 fad2 	bl	800abc4 <__mcmp>
 8009620:	2800      	cmp	r0, #0
 8009622:	db24      	blt.n	800966e <quorem+0xf2>
 8009624:	3601      	adds	r6, #1
 8009626:	4628      	mov	r0, r5
 8009628:	f04f 0c00 	mov.w	ip, #0
 800962c:	f858 2b04 	ldr.w	r2, [r8], #4
 8009630:	f8d0 e000 	ldr.w	lr, [r0]
 8009634:	b293      	uxth	r3, r2
 8009636:	ebac 0303 	sub.w	r3, ip, r3
 800963a:	0c12      	lsrs	r2, r2, #16
 800963c:	fa13 f38e 	uxtah	r3, r3, lr
 8009640:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8009644:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8009648:	b29b      	uxth	r3, r3
 800964a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800964e:	45c1      	cmp	r9, r8
 8009650:	f840 3b04 	str.w	r3, [r0], #4
 8009654:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8009658:	d2e8      	bcs.n	800962c <quorem+0xb0>
 800965a:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800965e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8009662:	b922      	cbnz	r2, 800966e <quorem+0xf2>
 8009664:	3b04      	subs	r3, #4
 8009666:	429d      	cmp	r5, r3
 8009668:	461a      	mov	r2, r3
 800966a:	d30a      	bcc.n	8009682 <quorem+0x106>
 800966c:	613c      	str	r4, [r7, #16]
 800966e:	4630      	mov	r0, r6
 8009670:	b003      	add	sp, #12
 8009672:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009676:	6812      	ldr	r2, [r2, #0]
 8009678:	3b04      	subs	r3, #4
 800967a:	2a00      	cmp	r2, #0
 800967c:	d1cc      	bne.n	8009618 <quorem+0x9c>
 800967e:	3c01      	subs	r4, #1
 8009680:	e7c7      	b.n	8009612 <quorem+0x96>
 8009682:	6812      	ldr	r2, [r2, #0]
 8009684:	3b04      	subs	r3, #4
 8009686:	2a00      	cmp	r2, #0
 8009688:	d1f0      	bne.n	800966c <quorem+0xf0>
 800968a:	3c01      	subs	r4, #1
 800968c:	e7eb      	b.n	8009666 <quorem+0xea>
 800968e:	2000      	movs	r0, #0
 8009690:	e7ee      	b.n	8009670 <quorem+0xf4>
 8009692:	0000      	movs	r0, r0
 8009694:	0000      	movs	r0, r0
	...

08009698 <_dtoa_r>:
 8009698:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800969c:	ed2d 8b02 	vpush	{d8}
 80096a0:	ec57 6b10 	vmov	r6, r7, d0
 80096a4:	b095      	sub	sp, #84	; 0x54
 80096a6:	6a45      	ldr	r5, [r0, #36]	; 0x24
 80096a8:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 80096ac:	9105      	str	r1, [sp, #20]
 80096ae:	e9cd 6702 	strd	r6, r7, [sp, #8]
 80096b2:	4604      	mov	r4, r0
 80096b4:	9209      	str	r2, [sp, #36]	; 0x24
 80096b6:	930f      	str	r3, [sp, #60]	; 0x3c
 80096b8:	b975      	cbnz	r5, 80096d8 <_dtoa_r+0x40>
 80096ba:	2010      	movs	r0, #16
 80096bc:	f000 fffc 	bl	800a6b8 <malloc>
 80096c0:	4602      	mov	r2, r0
 80096c2:	6260      	str	r0, [r4, #36]	; 0x24
 80096c4:	b920      	cbnz	r0, 80096d0 <_dtoa_r+0x38>
 80096c6:	4bb2      	ldr	r3, [pc, #712]	; (8009990 <_dtoa_r+0x2f8>)
 80096c8:	21ea      	movs	r1, #234	; 0xea
 80096ca:	48b2      	ldr	r0, [pc, #712]	; (8009994 <_dtoa_r+0x2fc>)
 80096cc:	f001 fdf4 	bl	800b2b8 <__assert_func>
 80096d0:	e9c0 5501 	strd	r5, r5, [r0, #4]
 80096d4:	6005      	str	r5, [r0, #0]
 80096d6:	60c5      	str	r5, [r0, #12]
 80096d8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80096da:	6819      	ldr	r1, [r3, #0]
 80096dc:	b151      	cbz	r1, 80096f4 <_dtoa_r+0x5c>
 80096de:	685a      	ldr	r2, [r3, #4]
 80096e0:	604a      	str	r2, [r1, #4]
 80096e2:	2301      	movs	r3, #1
 80096e4:	4093      	lsls	r3, r2
 80096e6:	608b      	str	r3, [r1, #8]
 80096e8:	4620      	mov	r0, r4
 80096ea:	f001 f82d 	bl	800a748 <_Bfree>
 80096ee:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80096f0:	2200      	movs	r2, #0
 80096f2:	601a      	str	r2, [r3, #0]
 80096f4:	1e3b      	subs	r3, r7, #0
 80096f6:	bfb9      	ittee	lt
 80096f8:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 80096fc:	9303      	strlt	r3, [sp, #12]
 80096fe:	2300      	movge	r3, #0
 8009700:	f8c8 3000 	strge.w	r3, [r8]
 8009704:	f8dd 900c 	ldr.w	r9, [sp, #12]
 8009708:	4ba3      	ldr	r3, [pc, #652]	; (8009998 <_dtoa_r+0x300>)
 800970a:	bfbc      	itt	lt
 800970c:	2201      	movlt	r2, #1
 800970e:	f8c8 2000 	strlt.w	r2, [r8]
 8009712:	ea33 0309 	bics.w	r3, r3, r9
 8009716:	d11b      	bne.n	8009750 <_dtoa_r+0xb8>
 8009718:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800971a:	f242 730f 	movw	r3, #9999	; 0x270f
 800971e:	6013      	str	r3, [r2, #0]
 8009720:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8009724:	4333      	orrs	r3, r6
 8009726:	f000 857a 	beq.w	800a21e <_dtoa_r+0xb86>
 800972a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800972c:	b963      	cbnz	r3, 8009748 <_dtoa_r+0xb0>
 800972e:	4b9b      	ldr	r3, [pc, #620]	; (800999c <_dtoa_r+0x304>)
 8009730:	e024      	b.n	800977c <_dtoa_r+0xe4>
 8009732:	4b9b      	ldr	r3, [pc, #620]	; (80099a0 <_dtoa_r+0x308>)
 8009734:	9300      	str	r3, [sp, #0]
 8009736:	3308      	adds	r3, #8
 8009738:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800973a:	6013      	str	r3, [r2, #0]
 800973c:	9800      	ldr	r0, [sp, #0]
 800973e:	b015      	add	sp, #84	; 0x54
 8009740:	ecbd 8b02 	vpop	{d8}
 8009744:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009748:	4b94      	ldr	r3, [pc, #592]	; (800999c <_dtoa_r+0x304>)
 800974a:	9300      	str	r3, [sp, #0]
 800974c:	3303      	adds	r3, #3
 800974e:	e7f3      	b.n	8009738 <_dtoa_r+0xa0>
 8009750:	ed9d 7b02 	vldr	d7, [sp, #8]
 8009754:	2200      	movs	r2, #0
 8009756:	ec51 0b17 	vmov	r0, r1, d7
 800975a:	2300      	movs	r3, #0
 800975c:	ed8d 7b0a 	vstr	d7, [sp, #40]	; 0x28
 8009760:	f7f7 f9b2 	bl	8000ac8 <__aeabi_dcmpeq>
 8009764:	4680      	mov	r8, r0
 8009766:	b158      	cbz	r0, 8009780 <_dtoa_r+0xe8>
 8009768:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800976a:	2301      	movs	r3, #1
 800976c:	6013      	str	r3, [r2, #0]
 800976e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8009770:	2b00      	cmp	r3, #0
 8009772:	f000 8551 	beq.w	800a218 <_dtoa_r+0xb80>
 8009776:	488b      	ldr	r0, [pc, #556]	; (80099a4 <_dtoa_r+0x30c>)
 8009778:	6018      	str	r0, [r3, #0]
 800977a:	1e43      	subs	r3, r0, #1
 800977c:	9300      	str	r3, [sp, #0]
 800977e:	e7dd      	b.n	800973c <_dtoa_r+0xa4>
 8009780:	ed9d 0b0a 	vldr	d0, [sp, #40]	; 0x28
 8009784:	aa12      	add	r2, sp, #72	; 0x48
 8009786:	a913      	add	r1, sp, #76	; 0x4c
 8009788:	4620      	mov	r0, r4
 800978a:	f001 fabf 	bl	800ad0c <__d2b>
 800978e:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8009792:	4683      	mov	fp, r0
 8009794:	2d00      	cmp	r5, #0
 8009796:	d07c      	beq.n	8009892 <_dtoa_r+0x1fa>
 8009798:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800979a:	f8cd 8040 	str.w	r8, [sp, #64]	; 0x40
 800979e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80097a2:	e9dd 670a 	ldrd	r6, r7, [sp, #40]	; 0x28
 80097a6:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 80097aa:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 80097ae:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 80097b2:	4b7d      	ldr	r3, [pc, #500]	; (80099a8 <_dtoa_r+0x310>)
 80097b4:	2200      	movs	r2, #0
 80097b6:	4630      	mov	r0, r6
 80097b8:	4639      	mov	r1, r7
 80097ba:	f7f6 fd65 	bl	8000288 <__aeabi_dsub>
 80097be:	a36e      	add	r3, pc, #440	; (adr r3, 8009978 <_dtoa_r+0x2e0>)
 80097c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80097c4:	f7f6 ff18 	bl	80005f8 <__aeabi_dmul>
 80097c8:	a36d      	add	r3, pc, #436	; (adr r3, 8009980 <_dtoa_r+0x2e8>)
 80097ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80097ce:	f7f6 fd5d 	bl	800028c <__adddf3>
 80097d2:	4606      	mov	r6, r0
 80097d4:	4628      	mov	r0, r5
 80097d6:	460f      	mov	r7, r1
 80097d8:	f7f6 fea4 	bl	8000524 <__aeabi_i2d>
 80097dc:	a36a      	add	r3, pc, #424	; (adr r3, 8009988 <_dtoa_r+0x2f0>)
 80097de:	e9d3 2300 	ldrd	r2, r3, [r3]
 80097e2:	f7f6 ff09 	bl	80005f8 <__aeabi_dmul>
 80097e6:	4602      	mov	r2, r0
 80097e8:	460b      	mov	r3, r1
 80097ea:	4630      	mov	r0, r6
 80097ec:	4639      	mov	r1, r7
 80097ee:	f7f6 fd4d 	bl	800028c <__adddf3>
 80097f2:	4606      	mov	r6, r0
 80097f4:	460f      	mov	r7, r1
 80097f6:	f7f7 f9af 	bl	8000b58 <__aeabi_d2iz>
 80097fa:	2200      	movs	r2, #0
 80097fc:	4682      	mov	sl, r0
 80097fe:	2300      	movs	r3, #0
 8009800:	4630      	mov	r0, r6
 8009802:	4639      	mov	r1, r7
 8009804:	f7f7 f96a 	bl	8000adc <__aeabi_dcmplt>
 8009808:	b148      	cbz	r0, 800981e <_dtoa_r+0x186>
 800980a:	4650      	mov	r0, sl
 800980c:	f7f6 fe8a 	bl	8000524 <__aeabi_i2d>
 8009810:	4632      	mov	r2, r6
 8009812:	463b      	mov	r3, r7
 8009814:	f7f7 f958 	bl	8000ac8 <__aeabi_dcmpeq>
 8009818:	b908      	cbnz	r0, 800981e <_dtoa_r+0x186>
 800981a:	f10a 3aff 	add.w	sl, sl, #4294967295
 800981e:	f1ba 0f16 	cmp.w	sl, #22
 8009822:	d854      	bhi.n	80098ce <_dtoa_r+0x236>
 8009824:	4b61      	ldr	r3, [pc, #388]	; (80099ac <_dtoa_r+0x314>)
 8009826:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800982a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800982e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8009832:	f7f7 f953 	bl	8000adc <__aeabi_dcmplt>
 8009836:	2800      	cmp	r0, #0
 8009838:	d04b      	beq.n	80098d2 <_dtoa_r+0x23a>
 800983a:	f10a 3aff 	add.w	sl, sl, #4294967295
 800983e:	2300      	movs	r3, #0
 8009840:	930e      	str	r3, [sp, #56]	; 0x38
 8009842:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8009844:	1b5d      	subs	r5, r3, r5
 8009846:	1e6b      	subs	r3, r5, #1
 8009848:	9304      	str	r3, [sp, #16]
 800984a:	bf43      	ittte	mi
 800984c:	2300      	movmi	r3, #0
 800984e:	f1c5 0801 	rsbmi	r8, r5, #1
 8009852:	9304      	strmi	r3, [sp, #16]
 8009854:	f04f 0800 	movpl.w	r8, #0
 8009858:	f1ba 0f00 	cmp.w	sl, #0
 800985c:	db3b      	blt.n	80098d6 <_dtoa_r+0x23e>
 800985e:	9b04      	ldr	r3, [sp, #16]
 8009860:	f8cd a034 	str.w	sl, [sp, #52]	; 0x34
 8009864:	4453      	add	r3, sl
 8009866:	9304      	str	r3, [sp, #16]
 8009868:	2300      	movs	r3, #0
 800986a:	9306      	str	r3, [sp, #24]
 800986c:	9b05      	ldr	r3, [sp, #20]
 800986e:	2b09      	cmp	r3, #9
 8009870:	d869      	bhi.n	8009946 <_dtoa_r+0x2ae>
 8009872:	2b05      	cmp	r3, #5
 8009874:	bfc4      	itt	gt
 8009876:	3b04      	subgt	r3, #4
 8009878:	9305      	strgt	r3, [sp, #20]
 800987a:	9b05      	ldr	r3, [sp, #20]
 800987c:	f1a3 0302 	sub.w	r3, r3, #2
 8009880:	bfcc      	ite	gt
 8009882:	2500      	movgt	r5, #0
 8009884:	2501      	movle	r5, #1
 8009886:	2b03      	cmp	r3, #3
 8009888:	d869      	bhi.n	800995e <_dtoa_r+0x2c6>
 800988a:	e8df f003 	tbb	[pc, r3]
 800988e:	4e2c      	.short	0x4e2c
 8009890:	5a4c      	.short	0x5a4c
 8009892:	e9dd 5312 	ldrd	r5, r3, [sp, #72]	; 0x48
 8009896:	441d      	add	r5, r3
 8009898:	f205 4332 	addw	r3, r5, #1074	; 0x432
 800989c:	2b20      	cmp	r3, #32
 800989e:	bfc1      	itttt	gt
 80098a0:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 80098a4:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 80098a8:	fa09 f303 	lslgt.w	r3, r9, r3
 80098ac:	fa26 f000 	lsrgt.w	r0, r6, r0
 80098b0:	bfda      	itte	le
 80098b2:	f1c3 0320 	rsble	r3, r3, #32
 80098b6:	fa06 f003 	lslle.w	r0, r6, r3
 80098ba:	4318      	orrgt	r0, r3
 80098bc:	f7f6 fe22 	bl	8000504 <__aeabi_ui2d>
 80098c0:	2301      	movs	r3, #1
 80098c2:	4606      	mov	r6, r0
 80098c4:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 80098c8:	3d01      	subs	r5, #1
 80098ca:	9310      	str	r3, [sp, #64]	; 0x40
 80098cc:	e771      	b.n	80097b2 <_dtoa_r+0x11a>
 80098ce:	2301      	movs	r3, #1
 80098d0:	e7b6      	b.n	8009840 <_dtoa_r+0x1a8>
 80098d2:	900e      	str	r0, [sp, #56]	; 0x38
 80098d4:	e7b5      	b.n	8009842 <_dtoa_r+0x1aa>
 80098d6:	f1ca 0300 	rsb	r3, sl, #0
 80098da:	9306      	str	r3, [sp, #24]
 80098dc:	2300      	movs	r3, #0
 80098de:	eba8 080a 	sub.w	r8, r8, sl
 80098e2:	930d      	str	r3, [sp, #52]	; 0x34
 80098e4:	e7c2      	b.n	800986c <_dtoa_r+0x1d4>
 80098e6:	2300      	movs	r3, #0
 80098e8:	9308      	str	r3, [sp, #32]
 80098ea:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80098ec:	2b00      	cmp	r3, #0
 80098ee:	dc39      	bgt.n	8009964 <_dtoa_r+0x2cc>
 80098f0:	f04f 0901 	mov.w	r9, #1
 80098f4:	f8cd 9004 	str.w	r9, [sp, #4]
 80098f8:	464b      	mov	r3, r9
 80098fa:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 80098fe:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8009900:	2200      	movs	r2, #0
 8009902:	6042      	str	r2, [r0, #4]
 8009904:	2204      	movs	r2, #4
 8009906:	f102 0614 	add.w	r6, r2, #20
 800990a:	429e      	cmp	r6, r3
 800990c:	6841      	ldr	r1, [r0, #4]
 800990e:	d92f      	bls.n	8009970 <_dtoa_r+0x2d8>
 8009910:	4620      	mov	r0, r4
 8009912:	f000 fed9 	bl	800a6c8 <_Balloc>
 8009916:	9000      	str	r0, [sp, #0]
 8009918:	2800      	cmp	r0, #0
 800991a:	d14b      	bne.n	80099b4 <_dtoa_r+0x31c>
 800991c:	4b24      	ldr	r3, [pc, #144]	; (80099b0 <_dtoa_r+0x318>)
 800991e:	4602      	mov	r2, r0
 8009920:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8009924:	e6d1      	b.n	80096ca <_dtoa_r+0x32>
 8009926:	2301      	movs	r3, #1
 8009928:	e7de      	b.n	80098e8 <_dtoa_r+0x250>
 800992a:	2300      	movs	r3, #0
 800992c:	9308      	str	r3, [sp, #32]
 800992e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009930:	eb0a 0903 	add.w	r9, sl, r3
 8009934:	f109 0301 	add.w	r3, r9, #1
 8009938:	2b01      	cmp	r3, #1
 800993a:	9301      	str	r3, [sp, #4]
 800993c:	bfb8      	it	lt
 800993e:	2301      	movlt	r3, #1
 8009940:	e7dd      	b.n	80098fe <_dtoa_r+0x266>
 8009942:	2301      	movs	r3, #1
 8009944:	e7f2      	b.n	800992c <_dtoa_r+0x294>
 8009946:	2501      	movs	r5, #1
 8009948:	2300      	movs	r3, #0
 800994a:	9305      	str	r3, [sp, #20]
 800994c:	9508      	str	r5, [sp, #32]
 800994e:	f04f 39ff 	mov.w	r9, #4294967295
 8009952:	2200      	movs	r2, #0
 8009954:	f8cd 9004 	str.w	r9, [sp, #4]
 8009958:	2312      	movs	r3, #18
 800995a:	9209      	str	r2, [sp, #36]	; 0x24
 800995c:	e7cf      	b.n	80098fe <_dtoa_r+0x266>
 800995e:	2301      	movs	r3, #1
 8009960:	9308      	str	r3, [sp, #32]
 8009962:	e7f4      	b.n	800994e <_dtoa_r+0x2b6>
 8009964:	f8dd 9024 	ldr.w	r9, [sp, #36]	; 0x24
 8009968:	f8cd 9004 	str.w	r9, [sp, #4]
 800996c:	464b      	mov	r3, r9
 800996e:	e7c6      	b.n	80098fe <_dtoa_r+0x266>
 8009970:	3101      	adds	r1, #1
 8009972:	6041      	str	r1, [r0, #4]
 8009974:	0052      	lsls	r2, r2, #1
 8009976:	e7c6      	b.n	8009906 <_dtoa_r+0x26e>
 8009978:	636f4361 	.word	0x636f4361
 800997c:	3fd287a7 	.word	0x3fd287a7
 8009980:	8b60c8b3 	.word	0x8b60c8b3
 8009984:	3fc68a28 	.word	0x3fc68a28
 8009988:	509f79fb 	.word	0x509f79fb
 800998c:	3fd34413 	.word	0x3fd34413
 8009990:	0800b69d 	.word	0x0800b69d
 8009994:	0800b6b4 	.word	0x0800b6b4
 8009998:	7ff00000 	.word	0x7ff00000
 800999c:	0800b699 	.word	0x0800b699
 80099a0:	0800b690 	.word	0x0800b690
 80099a4:	0800b66d 	.word	0x0800b66d
 80099a8:	3ff80000 	.word	0x3ff80000
 80099ac:	0800b810 	.word	0x0800b810
 80099b0:	0800b713 	.word	0x0800b713
 80099b4:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80099b6:	9a00      	ldr	r2, [sp, #0]
 80099b8:	601a      	str	r2, [r3, #0]
 80099ba:	9b01      	ldr	r3, [sp, #4]
 80099bc:	2b0e      	cmp	r3, #14
 80099be:	f200 80ad 	bhi.w	8009b1c <_dtoa_r+0x484>
 80099c2:	2d00      	cmp	r5, #0
 80099c4:	f000 80aa 	beq.w	8009b1c <_dtoa_r+0x484>
 80099c8:	f1ba 0f00 	cmp.w	sl, #0
 80099cc:	dd36      	ble.n	8009a3c <_dtoa_r+0x3a4>
 80099ce:	4ac3      	ldr	r2, [pc, #780]	; (8009cdc <_dtoa_r+0x644>)
 80099d0:	f00a 030f 	and.w	r3, sl, #15
 80099d4:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 80099d8:	ed93 7b00 	vldr	d7, [r3]
 80099dc:	f41a 7f80 	tst.w	sl, #256	; 0x100
 80099e0:	ea4f 172a 	mov.w	r7, sl, asr #4
 80099e4:	eeb0 8a47 	vmov.f32	s16, s14
 80099e8:	eef0 8a67 	vmov.f32	s17, s15
 80099ec:	d016      	beq.n	8009a1c <_dtoa_r+0x384>
 80099ee:	4bbc      	ldr	r3, [pc, #752]	; (8009ce0 <_dtoa_r+0x648>)
 80099f0:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 80099f4:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80099f8:	f7f6 ff28 	bl	800084c <__aeabi_ddiv>
 80099fc:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8009a00:	f007 070f 	and.w	r7, r7, #15
 8009a04:	2503      	movs	r5, #3
 8009a06:	4eb6      	ldr	r6, [pc, #728]	; (8009ce0 <_dtoa_r+0x648>)
 8009a08:	b957      	cbnz	r7, 8009a20 <_dtoa_r+0x388>
 8009a0a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009a0e:	ec53 2b18 	vmov	r2, r3, d8
 8009a12:	f7f6 ff1b 	bl	800084c <__aeabi_ddiv>
 8009a16:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8009a1a:	e029      	b.n	8009a70 <_dtoa_r+0x3d8>
 8009a1c:	2502      	movs	r5, #2
 8009a1e:	e7f2      	b.n	8009a06 <_dtoa_r+0x36e>
 8009a20:	07f9      	lsls	r1, r7, #31
 8009a22:	d508      	bpl.n	8009a36 <_dtoa_r+0x39e>
 8009a24:	ec51 0b18 	vmov	r0, r1, d8
 8009a28:	e9d6 2300 	ldrd	r2, r3, [r6]
 8009a2c:	f7f6 fde4 	bl	80005f8 <__aeabi_dmul>
 8009a30:	ec41 0b18 	vmov	d8, r0, r1
 8009a34:	3501      	adds	r5, #1
 8009a36:	107f      	asrs	r7, r7, #1
 8009a38:	3608      	adds	r6, #8
 8009a3a:	e7e5      	b.n	8009a08 <_dtoa_r+0x370>
 8009a3c:	f000 80a6 	beq.w	8009b8c <_dtoa_r+0x4f4>
 8009a40:	f1ca 0600 	rsb	r6, sl, #0
 8009a44:	4ba5      	ldr	r3, [pc, #660]	; (8009cdc <_dtoa_r+0x644>)
 8009a46:	4fa6      	ldr	r7, [pc, #664]	; (8009ce0 <_dtoa_r+0x648>)
 8009a48:	f006 020f 	and.w	r2, r6, #15
 8009a4c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8009a50:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009a54:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8009a58:	f7f6 fdce 	bl	80005f8 <__aeabi_dmul>
 8009a5c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8009a60:	1136      	asrs	r6, r6, #4
 8009a62:	2300      	movs	r3, #0
 8009a64:	2502      	movs	r5, #2
 8009a66:	2e00      	cmp	r6, #0
 8009a68:	f040 8085 	bne.w	8009b76 <_dtoa_r+0x4de>
 8009a6c:	2b00      	cmp	r3, #0
 8009a6e:	d1d2      	bne.n	8009a16 <_dtoa_r+0x37e>
 8009a70:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8009a72:	2b00      	cmp	r3, #0
 8009a74:	f000 808c 	beq.w	8009b90 <_dtoa_r+0x4f8>
 8009a78:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8009a7c:	4b99      	ldr	r3, [pc, #612]	; (8009ce4 <_dtoa_r+0x64c>)
 8009a7e:	2200      	movs	r2, #0
 8009a80:	4630      	mov	r0, r6
 8009a82:	4639      	mov	r1, r7
 8009a84:	f7f7 f82a 	bl	8000adc <__aeabi_dcmplt>
 8009a88:	2800      	cmp	r0, #0
 8009a8a:	f000 8081 	beq.w	8009b90 <_dtoa_r+0x4f8>
 8009a8e:	9b01      	ldr	r3, [sp, #4]
 8009a90:	2b00      	cmp	r3, #0
 8009a92:	d07d      	beq.n	8009b90 <_dtoa_r+0x4f8>
 8009a94:	f1b9 0f00 	cmp.w	r9, #0
 8009a98:	dd3c      	ble.n	8009b14 <_dtoa_r+0x47c>
 8009a9a:	f10a 33ff 	add.w	r3, sl, #4294967295
 8009a9e:	9307      	str	r3, [sp, #28]
 8009aa0:	2200      	movs	r2, #0
 8009aa2:	4b91      	ldr	r3, [pc, #580]	; (8009ce8 <_dtoa_r+0x650>)
 8009aa4:	4630      	mov	r0, r6
 8009aa6:	4639      	mov	r1, r7
 8009aa8:	f7f6 fda6 	bl	80005f8 <__aeabi_dmul>
 8009aac:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8009ab0:	3501      	adds	r5, #1
 8009ab2:	f8cd 9030 	str.w	r9, [sp, #48]	; 0x30
 8009ab6:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8009aba:	4628      	mov	r0, r5
 8009abc:	f7f6 fd32 	bl	8000524 <__aeabi_i2d>
 8009ac0:	4632      	mov	r2, r6
 8009ac2:	463b      	mov	r3, r7
 8009ac4:	f7f6 fd98 	bl	80005f8 <__aeabi_dmul>
 8009ac8:	4b88      	ldr	r3, [pc, #544]	; (8009cec <_dtoa_r+0x654>)
 8009aca:	2200      	movs	r2, #0
 8009acc:	f7f6 fbde 	bl	800028c <__adddf3>
 8009ad0:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 8009ad4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8009ad8:	9303      	str	r3, [sp, #12]
 8009ada:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8009adc:	2b00      	cmp	r3, #0
 8009ade:	d15c      	bne.n	8009b9a <_dtoa_r+0x502>
 8009ae0:	4b83      	ldr	r3, [pc, #524]	; (8009cf0 <_dtoa_r+0x658>)
 8009ae2:	2200      	movs	r2, #0
 8009ae4:	4630      	mov	r0, r6
 8009ae6:	4639      	mov	r1, r7
 8009ae8:	f7f6 fbce 	bl	8000288 <__aeabi_dsub>
 8009aec:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8009af0:	4606      	mov	r6, r0
 8009af2:	460f      	mov	r7, r1
 8009af4:	f7f7 f810 	bl	8000b18 <__aeabi_dcmpgt>
 8009af8:	2800      	cmp	r0, #0
 8009afa:	f040 8296 	bne.w	800a02a <_dtoa_r+0x992>
 8009afe:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 8009b02:	4630      	mov	r0, r6
 8009b04:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8009b08:	4639      	mov	r1, r7
 8009b0a:	f7f6 ffe7 	bl	8000adc <__aeabi_dcmplt>
 8009b0e:	2800      	cmp	r0, #0
 8009b10:	f040 8288 	bne.w	800a024 <_dtoa_r+0x98c>
 8009b14:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8009b18:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8009b1c:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8009b1e:	2b00      	cmp	r3, #0
 8009b20:	f2c0 8158 	blt.w	8009dd4 <_dtoa_r+0x73c>
 8009b24:	f1ba 0f0e 	cmp.w	sl, #14
 8009b28:	f300 8154 	bgt.w	8009dd4 <_dtoa_r+0x73c>
 8009b2c:	4b6b      	ldr	r3, [pc, #428]	; (8009cdc <_dtoa_r+0x644>)
 8009b2e:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8009b32:	e9d3 8900 	ldrd	r8, r9, [r3]
 8009b36:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009b38:	2b00      	cmp	r3, #0
 8009b3a:	f280 80e3 	bge.w	8009d04 <_dtoa_r+0x66c>
 8009b3e:	9b01      	ldr	r3, [sp, #4]
 8009b40:	2b00      	cmp	r3, #0
 8009b42:	f300 80df 	bgt.w	8009d04 <_dtoa_r+0x66c>
 8009b46:	f040 826d 	bne.w	800a024 <_dtoa_r+0x98c>
 8009b4a:	4b69      	ldr	r3, [pc, #420]	; (8009cf0 <_dtoa_r+0x658>)
 8009b4c:	2200      	movs	r2, #0
 8009b4e:	4640      	mov	r0, r8
 8009b50:	4649      	mov	r1, r9
 8009b52:	f7f6 fd51 	bl	80005f8 <__aeabi_dmul>
 8009b56:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8009b5a:	f7f6 ffd3 	bl	8000b04 <__aeabi_dcmpge>
 8009b5e:	9e01      	ldr	r6, [sp, #4]
 8009b60:	4637      	mov	r7, r6
 8009b62:	2800      	cmp	r0, #0
 8009b64:	f040 8243 	bne.w	8009fee <_dtoa_r+0x956>
 8009b68:	9d00      	ldr	r5, [sp, #0]
 8009b6a:	2331      	movs	r3, #49	; 0x31
 8009b6c:	f805 3b01 	strb.w	r3, [r5], #1
 8009b70:	f10a 0a01 	add.w	sl, sl, #1
 8009b74:	e23f      	b.n	8009ff6 <_dtoa_r+0x95e>
 8009b76:	07f2      	lsls	r2, r6, #31
 8009b78:	d505      	bpl.n	8009b86 <_dtoa_r+0x4ee>
 8009b7a:	e9d7 2300 	ldrd	r2, r3, [r7]
 8009b7e:	f7f6 fd3b 	bl	80005f8 <__aeabi_dmul>
 8009b82:	3501      	adds	r5, #1
 8009b84:	2301      	movs	r3, #1
 8009b86:	1076      	asrs	r6, r6, #1
 8009b88:	3708      	adds	r7, #8
 8009b8a:	e76c      	b.n	8009a66 <_dtoa_r+0x3ce>
 8009b8c:	2502      	movs	r5, #2
 8009b8e:	e76f      	b.n	8009a70 <_dtoa_r+0x3d8>
 8009b90:	9b01      	ldr	r3, [sp, #4]
 8009b92:	f8cd a01c 	str.w	sl, [sp, #28]
 8009b96:	930c      	str	r3, [sp, #48]	; 0x30
 8009b98:	e78d      	b.n	8009ab6 <_dtoa_r+0x41e>
 8009b9a:	9900      	ldr	r1, [sp, #0]
 8009b9c:	980c      	ldr	r0, [sp, #48]	; 0x30
 8009b9e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8009ba0:	4b4e      	ldr	r3, [pc, #312]	; (8009cdc <_dtoa_r+0x644>)
 8009ba2:	ed9d 7b02 	vldr	d7, [sp, #8]
 8009ba6:	4401      	add	r1, r0
 8009ba8:	9102      	str	r1, [sp, #8]
 8009baa:	9908      	ldr	r1, [sp, #32]
 8009bac:	eeb0 8a47 	vmov.f32	s16, s14
 8009bb0:	eef0 8a67 	vmov.f32	s17, s15
 8009bb4:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8009bb8:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8009bbc:	2900      	cmp	r1, #0
 8009bbe:	d045      	beq.n	8009c4c <_dtoa_r+0x5b4>
 8009bc0:	494c      	ldr	r1, [pc, #304]	; (8009cf4 <_dtoa_r+0x65c>)
 8009bc2:	2000      	movs	r0, #0
 8009bc4:	f7f6 fe42 	bl	800084c <__aeabi_ddiv>
 8009bc8:	ec53 2b18 	vmov	r2, r3, d8
 8009bcc:	f7f6 fb5c 	bl	8000288 <__aeabi_dsub>
 8009bd0:	9d00      	ldr	r5, [sp, #0]
 8009bd2:	ec41 0b18 	vmov	d8, r0, r1
 8009bd6:	4639      	mov	r1, r7
 8009bd8:	4630      	mov	r0, r6
 8009bda:	f7f6 ffbd 	bl	8000b58 <__aeabi_d2iz>
 8009bde:	900c      	str	r0, [sp, #48]	; 0x30
 8009be0:	f7f6 fca0 	bl	8000524 <__aeabi_i2d>
 8009be4:	4602      	mov	r2, r0
 8009be6:	460b      	mov	r3, r1
 8009be8:	4630      	mov	r0, r6
 8009bea:	4639      	mov	r1, r7
 8009bec:	f7f6 fb4c 	bl	8000288 <__aeabi_dsub>
 8009bf0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8009bf2:	3330      	adds	r3, #48	; 0x30
 8009bf4:	f805 3b01 	strb.w	r3, [r5], #1
 8009bf8:	ec53 2b18 	vmov	r2, r3, d8
 8009bfc:	4606      	mov	r6, r0
 8009bfe:	460f      	mov	r7, r1
 8009c00:	f7f6 ff6c 	bl	8000adc <__aeabi_dcmplt>
 8009c04:	2800      	cmp	r0, #0
 8009c06:	d165      	bne.n	8009cd4 <_dtoa_r+0x63c>
 8009c08:	4632      	mov	r2, r6
 8009c0a:	463b      	mov	r3, r7
 8009c0c:	4935      	ldr	r1, [pc, #212]	; (8009ce4 <_dtoa_r+0x64c>)
 8009c0e:	2000      	movs	r0, #0
 8009c10:	f7f6 fb3a 	bl	8000288 <__aeabi_dsub>
 8009c14:	ec53 2b18 	vmov	r2, r3, d8
 8009c18:	f7f6 ff60 	bl	8000adc <__aeabi_dcmplt>
 8009c1c:	2800      	cmp	r0, #0
 8009c1e:	f040 80b9 	bne.w	8009d94 <_dtoa_r+0x6fc>
 8009c22:	9b02      	ldr	r3, [sp, #8]
 8009c24:	429d      	cmp	r5, r3
 8009c26:	f43f af75 	beq.w	8009b14 <_dtoa_r+0x47c>
 8009c2a:	4b2f      	ldr	r3, [pc, #188]	; (8009ce8 <_dtoa_r+0x650>)
 8009c2c:	ec51 0b18 	vmov	r0, r1, d8
 8009c30:	2200      	movs	r2, #0
 8009c32:	f7f6 fce1 	bl	80005f8 <__aeabi_dmul>
 8009c36:	4b2c      	ldr	r3, [pc, #176]	; (8009ce8 <_dtoa_r+0x650>)
 8009c38:	ec41 0b18 	vmov	d8, r0, r1
 8009c3c:	2200      	movs	r2, #0
 8009c3e:	4630      	mov	r0, r6
 8009c40:	4639      	mov	r1, r7
 8009c42:	f7f6 fcd9 	bl	80005f8 <__aeabi_dmul>
 8009c46:	4606      	mov	r6, r0
 8009c48:	460f      	mov	r7, r1
 8009c4a:	e7c4      	b.n	8009bd6 <_dtoa_r+0x53e>
 8009c4c:	ec51 0b17 	vmov	r0, r1, d7
 8009c50:	f7f6 fcd2 	bl	80005f8 <__aeabi_dmul>
 8009c54:	9b02      	ldr	r3, [sp, #8]
 8009c56:	9d00      	ldr	r5, [sp, #0]
 8009c58:	930c      	str	r3, [sp, #48]	; 0x30
 8009c5a:	ec41 0b18 	vmov	d8, r0, r1
 8009c5e:	4639      	mov	r1, r7
 8009c60:	4630      	mov	r0, r6
 8009c62:	f7f6 ff79 	bl	8000b58 <__aeabi_d2iz>
 8009c66:	9011      	str	r0, [sp, #68]	; 0x44
 8009c68:	f7f6 fc5c 	bl	8000524 <__aeabi_i2d>
 8009c6c:	4602      	mov	r2, r0
 8009c6e:	460b      	mov	r3, r1
 8009c70:	4630      	mov	r0, r6
 8009c72:	4639      	mov	r1, r7
 8009c74:	f7f6 fb08 	bl	8000288 <__aeabi_dsub>
 8009c78:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8009c7a:	3330      	adds	r3, #48	; 0x30
 8009c7c:	f805 3b01 	strb.w	r3, [r5], #1
 8009c80:	9b02      	ldr	r3, [sp, #8]
 8009c82:	429d      	cmp	r5, r3
 8009c84:	4606      	mov	r6, r0
 8009c86:	460f      	mov	r7, r1
 8009c88:	f04f 0200 	mov.w	r2, #0
 8009c8c:	d134      	bne.n	8009cf8 <_dtoa_r+0x660>
 8009c8e:	4b19      	ldr	r3, [pc, #100]	; (8009cf4 <_dtoa_r+0x65c>)
 8009c90:	ec51 0b18 	vmov	r0, r1, d8
 8009c94:	f7f6 fafa 	bl	800028c <__adddf3>
 8009c98:	4602      	mov	r2, r0
 8009c9a:	460b      	mov	r3, r1
 8009c9c:	4630      	mov	r0, r6
 8009c9e:	4639      	mov	r1, r7
 8009ca0:	f7f6 ff3a 	bl	8000b18 <__aeabi_dcmpgt>
 8009ca4:	2800      	cmp	r0, #0
 8009ca6:	d175      	bne.n	8009d94 <_dtoa_r+0x6fc>
 8009ca8:	ec53 2b18 	vmov	r2, r3, d8
 8009cac:	4911      	ldr	r1, [pc, #68]	; (8009cf4 <_dtoa_r+0x65c>)
 8009cae:	2000      	movs	r0, #0
 8009cb0:	f7f6 faea 	bl	8000288 <__aeabi_dsub>
 8009cb4:	4602      	mov	r2, r0
 8009cb6:	460b      	mov	r3, r1
 8009cb8:	4630      	mov	r0, r6
 8009cba:	4639      	mov	r1, r7
 8009cbc:	f7f6 ff0e 	bl	8000adc <__aeabi_dcmplt>
 8009cc0:	2800      	cmp	r0, #0
 8009cc2:	f43f af27 	beq.w	8009b14 <_dtoa_r+0x47c>
 8009cc6:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8009cc8:	1e6b      	subs	r3, r5, #1
 8009cca:	930c      	str	r3, [sp, #48]	; 0x30
 8009ccc:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8009cd0:	2b30      	cmp	r3, #48	; 0x30
 8009cd2:	d0f8      	beq.n	8009cc6 <_dtoa_r+0x62e>
 8009cd4:	f8dd a01c 	ldr.w	sl, [sp, #28]
 8009cd8:	e04a      	b.n	8009d70 <_dtoa_r+0x6d8>
 8009cda:	bf00      	nop
 8009cdc:	0800b810 	.word	0x0800b810
 8009ce0:	0800b7e8 	.word	0x0800b7e8
 8009ce4:	3ff00000 	.word	0x3ff00000
 8009ce8:	40240000 	.word	0x40240000
 8009cec:	401c0000 	.word	0x401c0000
 8009cf0:	40140000 	.word	0x40140000
 8009cf4:	3fe00000 	.word	0x3fe00000
 8009cf8:	4baf      	ldr	r3, [pc, #700]	; (8009fb8 <_dtoa_r+0x920>)
 8009cfa:	f7f6 fc7d 	bl	80005f8 <__aeabi_dmul>
 8009cfe:	4606      	mov	r6, r0
 8009d00:	460f      	mov	r7, r1
 8009d02:	e7ac      	b.n	8009c5e <_dtoa_r+0x5c6>
 8009d04:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8009d08:	9d00      	ldr	r5, [sp, #0]
 8009d0a:	4642      	mov	r2, r8
 8009d0c:	464b      	mov	r3, r9
 8009d0e:	4630      	mov	r0, r6
 8009d10:	4639      	mov	r1, r7
 8009d12:	f7f6 fd9b 	bl	800084c <__aeabi_ddiv>
 8009d16:	f7f6 ff1f 	bl	8000b58 <__aeabi_d2iz>
 8009d1a:	9002      	str	r0, [sp, #8]
 8009d1c:	f7f6 fc02 	bl	8000524 <__aeabi_i2d>
 8009d20:	4642      	mov	r2, r8
 8009d22:	464b      	mov	r3, r9
 8009d24:	f7f6 fc68 	bl	80005f8 <__aeabi_dmul>
 8009d28:	4602      	mov	r2, r0
 8009d2a:	460b      	mov	r3, r1
 8009d2c:	4630      	mov	r0, r6
 8009d2e:	4639      	mov	r1, r7
 8009d30:	f7f6 faaa 	bl	8000288 <__aeabi_dsub>
 8009d34:	9e02      	ldr	r6, [sp, #8]
 8009d36:	9f01      	ldr	r7, [sp, #4]
 8009d38:	3630      	adds	r6, #48	; 0x30
 8009d3a:	f805 6b01 	strb.w	r6, [r5], #1
 8009d3e:	9e00      	ldr	r6, [sp, #0]
 8009d40:	1bae      	subs	r6, r5, r6
 8009d42:	42b7      	cmp	r7, r6
 8009d44:	4602      	mov	r2, r0
 8009d46:	460b      	mov	r3, r1
 8009d48:	d137      	bne.n	8009dba <_dtoa_r+0x722>
 8009d4a:	f7f6 fa9f 	bl	800028c <__adddf3>
 8009d4e:	4642      	mov	r2, r8
 8009d50:	464b      	mov	r3, r9
 8009d52:	4606      	mov	r6, r0
 8009d54:	460f      	mov	r7, r1
 8009d56:	f7f6 fedf 	bl	8000b18 <__aeabi_dcmpgt>
 8009d5a:	b9c8      	cbnz	r0, 8009d90 <_dtoa_r+0x6f8>
 8009d5c:	4642      	mov	r2, r8
 8009d5e:	464b      	mov	r3, r9
 8009d60:	4630      	mov	r0, r6
 8009d62:	4639      	mov	r1, r7
 8009d64:	f7f6 feb0 	bl	8000ac8 <__aeabi_dcmpeq>
 8009d68:	b110      	cbz	r0, 8009d70 <_dtoa_r+0x6d8>
 8009d6a:	9b02      	ldr	r3, [sp, #8]
 8009d6c:	07d9      	lsls	r1, r3, #31
 8009d6e:	d40f      	bmi.n	8009d90 <_dtoa_r+0x6f8>
 8009d70:	4620      	mov	r0, r4
 8009d72:	4659      	mov	r1, fp
 8009d74:	f000 fce8 	bl	800a748 <_Bfree>
 8009d78:	2300      	movs	r3, #0
 8009d7a:	702b      	strb	r3, [r5, #0]
 8009d7c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8009d7e:	f10a 0001 	add.w	r0, sl, #1
 8009d82:	6018      	str	r0, [r3, #0]
 8009d84:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8009d86:	2b00      	cmp	r3, #0
 8009d88:	f43f acd8 	beq.w	800973c <_dtoa_r+0xa4>
 8009d8c:	601d      	str	r5, [r3, #0]
 8009d8e:	e4d5      	b.n	800973c <_dtoa_r+0xa4>
 8009d90:	f8cd a01c 	str.w	sl, [sp, #28]
 8009d94:	462b      	mov	r3, r5
 8009d96:	461d      	mov	r5, r3
 8009d98:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8009d9c:	2a39      	cmp	r2, #57	; 0x39
 8009d9e:	d108      	bne.n	8009db2 <_dtoa_r+0x71a>
 8009da0:	9a00      	ldr	r2, [sp, #0]
 8009da2:	429a      	cmp	r2, r3
 8009da4:	d1f7      	bne.n	8009d96 <_dtoa_r+0x6fe>
 8009da6:	9a07      	ldr	r2, [sp, #28]
 8009da8:	9900      	ldr	r1, [sp, #0]
 8009daa:	3201      	adds	r2, #1
 8009dac:	9207      	str	r2, [sp, #28]
 8009dae:	2230      	movs	r2, #48	; 0x30
 8009db0:	700a      	strb	r2, [r1, #0]
 8009db2:	781a      	ldrb	r2, [r3, #0]
 8009db4:	3201      	adds	r2, #1
 8009db6:	701a      	strb	r2, [r3, #0]
 8009db8:	e78c      	b.n	8009cd4 <_dtoa_r+0x63c>
 8009dba:	4b7f      	ldr	r3, [pc, #508]	; (8009fb8 <_dtoa_r+0x920>)
 8009dbc:	2200      	movs	r2, #0
 8009dbe:	f7f6 fc1b 	bl	80005f8 <__aeabi_dmul>
 8009dc2:	2200      	movs	r2, #0
 8009dc4:	2300      	movs	r3, #0
 8009dc6:	4606      	mov	r6, r0
 8009dc8:	460f      	mov	r7, r1
 8009dca:	f7f6 fe7d 	bl	8000ac8 <__aeabi_dcmpeq>
 8009dce:	2800      	cmp	r0, #0
 8009dd0:	d09b      	beq.n	8009d0a <_dtoa_r+0x672>
 8009dd2:	e7cd      	b.n	8009d70 <_dtoa_r+0x6d8>
 8009dd4:	9a08      	ldr	r2, [sp, #32]
 8009dd6:	2a00      	cmp	r2, #0
 8009dd8:	f000 80c4 	beq.w	8009f64 <_dtoa_r+0x8cc>
 8009ddc:	9a05      	ldr	r2, [sp, #20]
 8009dde:	2a01      	cmp	r2, #1
 8009de0:	f300 80a8 	bgt.w	8009f34 <_dtoa_r+0x89c>
 8009de4:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8009de6:	2a00      	cmp	r2, #0
 8009de8:	f000 80a0 	beq.w	8009f2c <_dtoa_r+0x894>
 8009dec:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8009df0:	9e06      	ldr	r6, [sp, #24]
 8009df2:	4645      	mov	r5, r8
 8009df4:	9a04      	ldr	r2, [sp, #16]
 8009df6:	2101      	movs	r1, #1
 8009df8:	441a      	add	r2, r3
 8009dfa:	4620      	mov	r0, r4
 8009dfc:	4498      	add	r8, r3
 8009dfe:	9204      	str	r2, [sp, #16]
 8009e00:	f000 fd5e 	bl	800a8c0 <__i2b>
 8009e04:	4607      	mov	r7, r0
 8009e06:	2d00      	cmp	r5, #0
 8009e08:	dd0b      	ble.n	8009e22 <_dtoa_r+0x78a>
 8009e0a:	9b04      	ldr	r3, [sp, #16]
 8009e0c:	2b00      	cmp	r3, #0
 8009e0e:	dd08      	ble.n	8009e22 <_dtoa_r+0x78a>
 8009e10:	42ab      	cmp	r3, r5
 8009e12:	9a04      	ldr	r2, [sp, #16]
 8009e14:	bfa8      	it	ge
 8009e16:	462b      	movge	r3, r5
 8009e18:	eba8 0803 	sub.w	r8, r8, r3
 8009e1c:	1aed      	subs	r5, r5, r3
 8009e1e:	1ad3      	subs	r3, r2, r3
 8009e20:	9304      	str	r3, [sp, #16]
 8009e22:	9b06      	ldr	r3, [sp, #24]
 8009e24:	b1fb      	cbz	r3, 8009e66 <_dtoa_r+0x7ce>
 8009e26:	9b08      	ldr	r3, [sp, #32]
 8009e28:	2b00      	cmp	r3, #0
 8009e2a:	f000 809f 	beq.w	8009f6c <_dtoa_r+0x8d4>
 8009e2e:	2e00      	cmp	r6, #0
 8009e30:	dd11      	ble.n	8009e56 <_dtoa_r+0x7be>
 8009e32:	4639      	mov	r1, r7
 8009e34:	4632      	mov	r2, r6
 8009e36:	4620      	mov	r0, r4
 8009e38:	f000 fdfe 	bl	800aa38 <__pow5mult>
 8009e3c:	465a      	mov	r2, fp
 8009e3e:	4601      	mov	r1, r0
 8009e40:	4607      	mov	r7, r0
 8009e42:	4620      	mov	r0, r4
 8009e44:	f000 fd52 	bl	800a8ec <__multiply>
 8009e48:	4659      	mov	r1, fp
 8009e4a:	9007      	str	r0, [sp, #28]
 8009e4c:	4620      	mov	r0, r4
 8009e4e:	f000 fc7b 	bl	800a748 <_Bfree>
 8009e52:	9b07      	ldr	r3, [sp, #28]
 8009e54:	469b      	mov	fp, r3
 8009e56:	9b06      	ldr	r3, [sp, #24]
 8009e58:	1b9a      	subs	r2, r3, r6
 8009e5a:	d004      	beq.n	8009e66 <_dtoa_r+0x7ce>
 8009e5c:	4659      	mov	r1, fp
 8009e5e:	4620      	mov	r0, r4
 8009e60:	f000 fdea 	bl	800aa38 <__pow5mult>
 8009e64:	4683      	mov	fp, r0
 8009e66:	2101      	movs	r1, #1
 8009e68:	4620      	mov	r0, r4
 8009e6a:	f000 fd29 	bl	800a8c0 <__i2b>
 8009e6e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8009e70:	2b00      	cmp	r3, #0
 8009e72:	4606      	mov	r6, r0
 8009e74:	dd7c      	ble.n	8009f70 <_dtoa_r+0x8d8>
 8009e76:	461a      	mov	r2, r3
 8009e78:	4601      	mov	r1, r0
 8009e7a:	4620      	mov	r0, r4
 8009e7c:	f000 fddc 	bl	800aa38 <__pow5mult>
 8009e80:	9b05      	ldr	r3, [sp, #20]
 8009e82:	2b01      	cmp	r3, #1
 8009e84:	4606      	mov	r6, r0
 8009e86:	dd76      	ble.n	8009f76 <_dtoa_r+0x8de>
 8009e88:	2300      	movs	r3, #0
 8009e8a:	9306      	str	r3, [sp, #24]
 8009e8c:	6933      	ldr	r3, [r6, #16]
 8009e8e:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8009e92:	6918      	ldr	r0, [r3, #16]
 8009e94:	f000 fcc4 	bl	800a820 <__hi0bits>
 8009e98:	f1c0 0020 	rsb	r0, r0, #32
 8009e9c:	9b04      	ldr	r3, [sp, #16]
 8009e9e:	4418      	add	r0, r3
 8009ea0:	f010 001f 	ands.w	r0, r0, #31
 8009ea4:	f000 8086 	beq.w	8009fb4 <_dtoa_r+0x91c>
 8009ea8:	f1c0 0320 	rsb	r3, r0, #32
 8009eac:	2b04      	cmp	r3, #4
 8009eae:	dd7f      	ble.n	8009fb0 <_dtoa_r+0x918>
 8009eb0:	f1c0 001c 	rsb	r0, r0, #28
 8009eb4:	9b04      	ldr	r3, [sp, #16]
 8009eb6:	4403      	add	r3, r0
 8009eb8:	4480      	add	r8, r0
 8009eba:	4405      	add	r5, r0
 8009ebc:	9304      	str	r3, [sp, #16]
 8009ebe:	f1b8 0f00 	cmp.w	r8, #0
 8009ec2:	dd05      	ble.n	8009ed0 <_dtoa_r+0x838>
 8009ec4:	4659      	mov	r1, fp
 8009ec6:	4642      	mov	r2, r8
 8009ec8:	4620      	mov	r0, r4
 8009eca:	f000 fe0f 	bl	800aaec <__lshift>
 8009ece:	4683      	mov	fp, r0
 8009ed0:	9b04      	ldr	r3, [sp, #16]
 8009ed2:	2b00      	cmp	r3, #0
 8009ed4:	dd05      	ble.n	8009ee2 <_dtoa_r+0x84a>
 8009ed6:	4631      	mov	r1, r6
 8009ed8:	461a      	mov	r2, r3
 8009eda:	4620      	mov	r0, r4
 8009edc:	f000 fe06 	bl	800aaec <__lshift>
 8009ee0:	4606      	mov	r6, r0
 8009ee2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8009ee4:	2b00      	cmp	r3, #0
 8009ee6:	d069      	beq.n	8009fbc <_dtoa_r+0x924>
 8009ee8:	4631      	mov	r1, r6
 8009eea:	4658      	mov	r0, fp
 8009eec:	f000 fe6a 	bl	800abc4 <__mcmp>
 8009ef0:	2800      	cmp	r0, #0
 8009ef2:	da63      	bge.n	8009fbc <_dtoa_r+0x924>
 8009ef4:	2300      	movs	r3, #0
 8009ef6:	4659      	mov	r1, fp
 8009ef8:	220a      	movs	r2, #10
 8009efa:	4620      	mov	r0, r4
 8009efc:	f000 fc46 	bl	800a78c <__multadd>
 8009f00:	9b08      	ldr	r3, [sp, #32]
 8009f02:	f10a 3aff 	add.w	sl, sl, #4294967295
 8009f06:	4683      	mov	fp, r0
 8009f08:	2b00      	cmp	r3, #0
 8009f0a:	f000 818f 	beq.w	800a22c <_dtoa_r+0xb94>
 8009f0e:	4639      	mov	r1, r7
 8009f10:	2300      	movs	r3, #0
 8009f12:	220a      	movs	r2, #10
 8009f14:	4620      	mov	r0, r4
 8009f16:	f000 fc39 	bl	800a78c <__multadd>
 8009f1a:	f1b9 0f00 	cmp.w	r9, #0
 8009f1e:	4607      	mov	r7, r0
 8009f20:	f300 808e 	bgt.w	800a040 <_dtoa_r+0x9a8>
 8009f24:	9b05      	ldr	r3, [sp, #20]
 8009f26:	2b02      	cmp	r3, #2
 8009f28:	dc50      	bgt.n	8009fcc <_dtoa_r+0x934>
 8009f2a:	e089      	b.n	800a040 <_dtoa_r+0x9a8>
 8009f2c:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8009f2e:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8009f32:	e75d      	b.n	8009df0 <_dtoa_r+0x758>
 8009f34:	9b01      	ldr	r3, [sp, #4]
 8009f36:	1e5e      	subs	r6, r3, #1
 8009f38:	9b06      	ldr	r3, [sp, #24]
 8009f3a:	42b3      	cmp	r3, r6
 8009f3c:	bfbf      	itttt	lt
 8009f3e:	9b06      	ldrlt	r3, [sp, #24]
 8009f40:	9606      	strlt	r6, [sp, #24]
 8009f42:	1af2      	sublt	r2, r6, r3
 8009f44:	9b0d      	ldrlt	r3, [sp, #52]	; 0x34
 8009f46:	bfb6      	itet	lt
 8009f48:	189b      	addlt	r3, r3, r2
 8009f4a:	1b9e      	subge	r6, r3, r6
 8009f4c:	930d      	strlt	r3, [sp, #52]	; 0x34
 8009f4e:	9b01      	ldr	r3, [sp, #4]
 8009f50:	bfb8      	it	lt
 8009f52:	2600      	movlt	r6, #0
 8009f54:	2b00      	cmp	r3, #0
 8009f56:	bfb5      	itete	lt
 8009f58:	eba8 0503 	sublt.w	r5, r8, r3
 8009f5c:	9b01      	ldrge	r3, [sp, #4]
 8009f5e:	2300      	movlt	r3, #0
 8009f60:	4645      	movge	r5, r8
 8009f62:	e747      	b.n	8009df4 <_dtoa_r+0x75c>
 8009f64:	9e06      	ldr	r6, [sp, #24]
 8009f66:	9f08      	ldr	r7, [sp, #32]
 8009f68:	4645      	mov	r5, r8
 8009f6a:	e74c      	b.n	8009e06 <_dtoa_r+0x76e>
 8009f6c:	9a06      	ldr	r2, [sp, #24]
 8009f6e:	e775      	b.n	8009e5c <_dtoa_r+0x7c4>
 8009f70:	9b05      	ldr	r3, [sp, #20]
 8009f72:	2b01      	cmp	r3, #1
 8009f74:	dc18      	bgt.n	8009fa8 <_dtoa_r+0x910>
 8009f76:	9b02      	ldr	r3, [sp, #8]
 8009f78:	b9b3      	cbnz	r3, 8009fa8 <_dtoa_r+0x910>
 8009f7a:	9b03      	ldr	r3, [sp, #12]
 8009f7c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8009f80:	b9a3      	cbnz	r3, 8009fac <_dtoa_r+0x914>
 8009f82:	9b03      	ldr	r3, [sp, #12]
 8009f84:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8009f88:	0d1b      	lsrs	r3, r3, #20
 8009f8a:	051b      	lsls	r3, r3, #20
 8009f8c:	b12b      	cbz	r3, 8009f9a <_dtoa_r+0x902>
 8009f8e:	9b04      	ldr	r3, [sp, #16]
 8009f90:	3301      	adds	r3, #1
 8009f92:	9304      	str	r3, [sp, #16]
 8009f94:	f108 0801 	add.w	r8, r8, #1
 8009f98:	2301      	movs	r3, #1
 8009f9a:	9306      	str	r3, [sp, #24]
 8009f9c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8009f9e:	2b00      	cmp	r3, #0
 8009fa0:	f47f af74 	bne.w	8009e8c <_dtoa_r+0x7f4>
 8009fa4:	2001      	movs	r0, #1
 8009fa6:	e779      	b.n	8009e9c <_dtoa_r+0x804>
 8009fa8:	2300      	movs	r3, #0
 8009faa:	e7f6      	b.n	8009f9a <_dtoa_r+0x902>
 8009fac:	9b02      	ldr	r3, [sp, #8]
 8009fae:	e7f4      	b.n	8009f9a <_dtoa_r+0x902>
 8009fb0:	d085      	beq.n	8009ebe <_dtoa_r+0x826>
 8009fb2:	4618      	mov	r0, r3
 8009fb4:	301c      	adds	r0, #28
 8009fb6:	e77d      	b.n	8009eb4 <_dtoa_r+0x81c>
 8009fb8:	40240000 	.word	0x40240000
 8009fbc:	9b01      	ldr	r3, [sp, #4]
 8009fbe:	2b00      	cmp	r3, #0
 8009fc0:	dc38      	bgt.n	800a034 <_dtoa_r+0x99c>
 8009fc2:	9b05      	ldr	r3, [sp, #20]
 8009fc4:	2b02      	cmp	r3, #2
 8009fc6:	dd35      	ble.n	800a034 <_dtoa_r+0x99c>
 8009fc8:	f8dd 9004 	ldr.w	r9, [sp, #4]
 8009fcc:	f1b9 0f00 	cmp.w	r9, #0
 8009fd0:	d10d      	bne.n	8009fee <_dtoa_r+0x956>
 8009fd2:	4631      	mov	r1, r6
 8009fd4:	464b      	mov	r3, r9
 8009fd6:	2205      	movs	r2, #5
 8009fd8:	4620      	mov	r0, r4
 8009fda:	f000 fbd7 	bl	800a78c <__multadd>
 8009fde:	4601      	mov	r1, r0
 8009fe0:	4606      	mov	r6, r0
 8009fe2:	4658      	mov	r0, fp
 8009fe4:	f000 fdee 	bl	800abc4 <__mcmp>
 8009fe8:	2800      	cmp	r0, #0
 8009fea:	f73f adbd 	bgt.w	8009b68 <_dtoa_r+0x4d0>
 8009fee:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009ff0:	9d00      	ldr	r5, [sp, #0]
 8009ff2:	ea6f 0a03 	mvn.w	sl, r3
 8009ff6:	f04f 0800 	mov.w	r8, #0
 8009ffa:	4631      	mov	r1, r6
 8009ffc:	4620      	mov	r0, r4
 8009ffe:	f000 fba3 	bl	800a748 <_Bfree>
 800a002:	2f00      	cmp	r7, #0
 800a004:	f43f aeb4 	beq.w	8009d70 <_dtoa_r+0x6d8>
 800a008:	f1b8 0f00 	cmp.w	r8, #0
 800a00c:	d005      	beq.n	800a01a <_dtoa_r+0x982>
 800a00e:	45b8      	cmp	r8, r7
 800a010:	d003      	beq.n	800a01a <_dtoa_r+0x982>
 800a012:	4641      	mov	r1, r8
 800a014:	4620      	mov	r0, r4
 800a016:	f000 fb97 	bl	800a748 <_Bfree>
 800a01a:	4639      	mov	r1, r7
 800a01c:	4620      	mov	r0, r4
 800a01e:	f000 fb93 	bl	800a748 <_Bfree>
 800a022:	e6a5      	b.n	8009d70 <_dtoa_r+0x6d8>
 800a024:	2600      	movs	r6, #0
 800a026:	4637      	mov	r7, r6
 800a028:	e7e1      	b.n	8009fee <_dtoa_r+0x956>
 800a02a:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 800a02c:	f8dd a01c 	ldr.w	sl, [sp, #28]
 800a030:	4637      	mov	r7, r6
 800a032:	e599      	b.n	8009b68 <_dtoa_r+0x4d0>
 800a034:	9b08      	ldr	r3, [sp, #32]
 800a036:	f8dd 9004 	ldr.w	r9, [sp, #4]
 800a03a:	2b00      	cmp	r3, #0
 800a03c:	f000 80fd 	beq.w	800a23a <_dtoa_r+0xba2>
 800a040:	2d00      	cmp	r5, #0
 800a042:	dd05      	ble.n	800a050 <_dtoa_r+0x9b8>
 800a044:	4639      	mov	r1, r7
 800a046:	462a      	mov	r2, r5
 800a048:	4620      	mov	r0, r4
 800a04a:	f000 fd4f 	bl	800aaec <__lshift>
 800a04e:	4607      	mov	r7, r0
 800a050:	9b06      	ldr	r3, [sp, #24]
 800a052:	2b00      	cmp	r3, #0
 800a054:	d05c      	beq.n	800a110 <_dtoa_r+0xa78>
 800a056:	6879      	ldr	r1, [r7, #4]
 800a058:	4620      	mov	r0, r4
 800a05a:	f000 fb35 	bl	800a6c8 <_Balloc>
 800a05e:	4605      	mov	r5, r0
 800a060:	b928      	cbnz	r0, 800a06e <_dtoa_r+0x9d6>
 800a062:	4b80      	ldr	r3, [pc, #512]	; (800a264 <_dtoa_r+0xbcc>)
 800a064:	4602      	mov	r2, r0
 800a066:	f240 21ea 	movw	r1, #746	; 0x2ea
 800a06a:	f7ff bb2e 	b.w	80096ca <_dtoa_r+0x32>
 800a06e:	693a      	ldr	r2, [r7, #16]
 800a070:	3202      	adds	r2, #2
 800a072:	0092      	lsls	r2, r2, #2
 800a074:	f107 010c 	add.w	r1, r7, #12
 800a078:	300c      	adds	r0, #12
 800a07a:	f7fe fcb1 	bl	80089e0 <memcpy>
 800a07e:	2201      	movs	r2, #1
 800a080:	4629      	mov	r1, r5
 800a082:	4620      	mov	r0, r4
 800a084:	f000 fd32 	bl	800aaec <__lshift>
 800a088:	9b00      	ldr	r3, [sp, #0]
 800a08a:	3301      	adds	r3, #1
 800a08c:	9301      	str	r3, [sp, #4]
 800a08e:	9b00      	ldr	r3, [sp, #0]
 800a090:	444b      	add	r3, r9
 800a092:	9307      	str	r3, [sp, #28]
 800a094:	9b02      	ldr	r3, [sp, #8]
 800a096:	f003 0301 	and.w	r3, r3, #1
 800a09a:	46b8      	mov	r8, r7
 800a09c:	9306      	str	r3, [sp, #24]
 800a09e:	4607      	mov	r7, r0
 800a0a0:	9b01      	ldr	r3, [sp, #4]
 800a0a2:	4631      	mov	r1, r6
 800a0a4:	3b01      	subs	r3, #1
 800a0a6:	4658      	mov	r0, fp
 800a0a8:	9302      	str	r3, [sp, #8]
 800a0aa:	f7ff fa67 	bl	800957c <quorem>
 800a0ae:	4603      	mov	r3, r0
 800a0b0:	3330      	adds	r3, #48	; 0x30
 800a0b2:	9004      	str	r0, [sp, #16]
 800a0b4:	4641      	mov	r1, r8
 800a0b6:	4658      	mov	r0, fp
 800a0b8:	9308      	str	r3, [sp, #32]
 800a0ba:	f000 fd83 	bl	800abc4 <__mcmp>
 800a0be:	463a      	mov	r2, r7
 800a0c0:	4681      	mov	r9, r0
 800a0c2:	4631      	mov	r1, r6
 800a0c4:	4620      	mov	r0, r4
 800a0c6:	f000 fd99 	bl	800abfc <__mdiff>
 800a0ca:	68c2      	ldr	r2, [r0, #12]
 800a0cc:	9b08      	ldr	r3, [sp, #32]
 800a0ce:	4605      	mov	r5, r0
 800a0d0:	bb02      	cbnz	r2, 800a114 <_dtoa_r+0xa7c>
 800a0d2:	4601      	mov	r1, r0
 800a0d4:	4658      	mov	r0, fp
 800a0d6:	f000 fd75 	bl	800abc4 <__mcmp>
 800a0da:	9b08      	ldr	r3, [sp, #32]
 800a0dc:	4602      	mov	r2, r0
 800a0de:	4629      	mov	r1, r5
 800a0e0:	4620      	mov	r0, r4
 800a0e2:	e9cd 3208 	strd	r3, r2, [sp, #32]
 800a0e6:	f000 fb2f 	bl	800a748 <_Bfree>
 800a0ea:	9b05      	ldr	r3, [sp, #20]
 800a0ec:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800a0ee:	9d01      	ldr	r5, [sp, #4]
 800a0f0:	ea43 0102 	orr.w	r1, r3, r2
 800a0f4:	9b06      	ldr	r3, [sp, #24]
 800a0f6:	430b      	orrs	r3, r1
 800a0f8:	9b08      	ldr	r3, [sp, #32]
 800a0fa:	d10d      	bne.n	800a118 <_dtoa_r+0xa80>
 800a0fc:	2b39      	cmp	r3, #57	; 0x39
 800a0fe:	d029      	beq.n	800a154 <_dtoa_r+0xabc>
 800a100:	f1b9 0f00 	cmp.w	r9, #0
 800a104:	dd01      	ble.n	800a10a <_dtoa_r+0xa72>
 800a106:	9b04      	ldr	r3, [sp, #16]
 800a108:	3331      	adds	r3, #49	; 0x31
 800a10a:	9a02      	ldr	r2, [sp, #8]
 800a10c:	7013      	strb	r3, [r2, #0]
 800a10e:	e774      	b.n	8009ffa <_dtoa_r+0x962>
 800a110:	4638      	mov	r0, r7
 800a112:	e7b9      	b.n	800a088 <_dtoa_r+0x9f0>
 800a114:	2201      	movs	r2, #1
 800a116:	e7e2      	b.n	800a0de <_dtoa_r+0xa46>
 800a118:	f1b9 0f00 	cmp.w	r9, #0
 800a11c:	db06      	blt.n	800a12c <_dtoa_r+0xa94>
 800a11e:	9905      	ldr	r1, [sp, #20]
 800a120:	ea41 0909 	orr.w	r9, r1, r9
 800a124:	9906      	ldr	r1, [sp, #24]
 800a126:	ea59 0101 	orrs.w	r1, r9, r1
 800a12a:	d120      	bne.n	800a16e <_dtoa_r+0xad6>
 800a12c:	2a00      	cmp	r2, #0
 800a12e:	ddec      	ble.n	800a10a <_dtoa_r+0xa72>
 800a130:	4659      	mov	r1, fp
 800a132:	2201      	movs	r2, #1
 800a134:	4620      	mov	r0, r4
 800a136:	9301      	str	r3, [sp, #4]
 800a138:	f000 fcd8 	bl	800aaec <__lshift>
 800a13c:	4631      	mov	r1, r6
 800a13e:	4683      	mov	fp, r0
 800a140:	f000 fd40 	bl	800abc4 <__mcmp>
 800a144:	2800      	cmp	r0, #0
 800a146:	9b01      	ldr	r3, [sp, #4]
 800a148:	dc02      	bgt.n	800a150 <_dtoa_r+0xab8>
 800a14a:	d1de      	bne.n	800a10a <_dtoa_r+0xa72>
 800a14c:	07da      	lsls	r2, r3, #31
 800a14e:	d5dc      	bpl.n	800a10a <_dtoa_r+0xa72>
 800a150:	2b39      	cmp	r3, #57	; 0x39
 800a152:	d1d8      	bne.n	800a106 <_dtoa_r+0xa6e>
 800a154:	9a02      	ldr	r2, [sp, #8]
 800a156:	2339      	movs	r3, #57	; 0x39
 800a158:	7013      	strb	r3, [r2, #0]
 800a15a:	462b      	mov	r3, r5
 800a15c:	461d      	mov	r5, r3
 800a15e:	3b01      	subs	r3, #1
 800a160:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800a164:	2a39      	cmp	r2, #57	; 0x39
 800a166:	d050      	beq.n	800a20a <_dtoa_r+0xb72>
 800a168:	3201      	adds	r2, #1
 800a16a:	701a      	strb	r2, [r3, #0]
 800a16c:	e745      	b.n	8009ffa <_dtoa_r+0x962>
 800a16e:	2a00      	cmp	r2, #0
 800a170:	dd03      	ble.n	800a17a <_dtoa_r+0xae2>
 800a172:	2b39      	cmp	r3, #57	; 0x39
 800a174:	d0ee      	beq.n	800a154 <_dtoa_r+0xabc>
 800a176:	3301      	adds	r3, #1
 800a178:	e7c7      	b.n	800a10a <_dtoa_r+0xa72>
 800a17a:	9a01      	ldr	r2, [sp, #4]
 800a17c:	9907      	ldr	r1, [sp, #28]
 800a17e:	f802 3c01 	strb.w	r3, [r2, #-1]
 800a182:	428a      	cmp	r2, r1
 800a184:	d02a      	beq.n	800a1dc <_dtoa_r+0xb44>
 800a186:	4659      	mov	r1, fp
 800a188:	2300      	movs	r3, #0
 800a18a:	220a      	movs	r2, #10
 800a18c:	4620      	mov	r0, r4
 800a18e:	f000 fafd 	bl	800a78c <__multadd>
 800a192:	45b8      	cmp	r8, r7
 800a194:	4683      	mov	fp, r0
 800a196:	f04f 0300 	mov.w	r3, #0
 800a19a:	f04f 020a 	mov.w	r2, #10
 800a19e:	4641      	mov	r1, r8
 800a1a0:	4620      	mov	r0, r4
 800a1a2:	d107      	bne.n	800a1b4 <_dtoa_r+0xb1c>
 800a1a4:	f000 faf2 	bl	800a78c <__multadd>
 800a1a8:	4680      	mov	r8, r0
 800a1aa:	4607      	mov	r7, r0
 800a1ac:	9b01      	ldr	r3, [sp, #4]
 800a1ae:	3301      	adds	r3, #1
 800a1b0:	9301      	str	r3, [sp, #4]
 800a1b2:	e775      	b.n	800a0a0 <_dtoa_r+0xa08>
 800a1b4:	f000 faea 	bl	800a78c <__multadd>
 800a1b8:	4639      	mov	r1, r7
 800a1ba:	4680      	mov	r8, r0
 800a1bc:	2300      	movs	r3, #0
 800a1be:	220a      	movs	r2, #10
 800a1c0:	4620      	mov	r0, r4
 800a1c2:	f000 fae3 	bl	800a78c <__multadd>
 800a1c6:	4607      	mov	r7, r0
 800a1c8:	e7f0      	b.n	800a1ac <_dtoa_r+0xb14>
 800a1ca:	f1b9 0f00 	cmp.w	r9, #0
 800a1ce:	9a00      	ldr	r2, [sp, #0]
 800a1d0:	bfcc      	ite	gt
 800a1d2:	464d      	movgt	r5, r9
 800a1d4:	2501      	movle	r5, #1
 800a1d6:	4415      	add	r5, r2
 800a1d8:	f04f 0800 	mov.w	r8, #0
 800a1dc:	4659      	mov	r1, fp
 800a1de:	2201      	movs	r2, #1
 800a1e0:	4620      	mov	r0, r4
 800a1e2:	9301      	str	r3, [sp, #4]
 800a1e4:	f000 fc82 	bl	800aaec <__lshift>
 800a1e8:	4631      	mov	r1, r6
 800a1ea:	4683      	mov	fp, r0
 800a1ec:	f000 fcea 	bl	800abc4 <__mcmp>
 800a1f0:	2800      	cmp	r0, #0
 800a1f2:	dcb2      	bgt.n	800a15a <_dtoa_r+0xac2>
 800a1f4:	d102      	bne.n	800a1fc <_dtoa_r+0xb64>
 800a1f6:	9b01      	ldr	r3, [sp, #4]
 800a1f8:	07db      	lsls	r3, r3, #31
 800a1fa:	d4ae      	bmi.n	800a15a <_dtoa_r+0xac2>
 800a1fc:	462b      	mov	r3, r5
 800a1fe:	461d      	mov	r5, r3
 800a200:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800a204:	2a30      	cmp	r2, #48	; 0x30
 800a206:	d0fa      	beq.n	800a1fe <_dtoa_r+0xb66>
 800a208:	e6f7      	b.n	8009ffa <_dtoa_r+0x962>
 800a20a:	9a00      	ldr	r2, [sp, #0]
 800a20c:	429a      	cmp	r2, r3
 800a20e:	d1a5      	bne.n	800a15c <_dtoa_r+0xac4>
 800a210:	f10a 0a01 	add.w	sl, sl, #1
 800a214:	2331      	movs	r3, #49	; 0x31
 800a216:	e779      	b.n	800a10c <_dtoa_r+0xa74>
 800a218:	4b13      	ldr	r3, [pc, #76]	; (800a268 <_dtoa_r+0xbd0>)
 800a21a:	f7ff baaf 	b.w	800977c <_dtoa_r+0xe4>
 800a21e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800a220:	2b00      	cmp	r3, #0
 800a222:	f47f aa86 	bne.w	8009732 <_dtoa_r+0x9a>
 800a226:	4b11      	ldr	r3, [pc, #68]	; (800a26c <_dtoa_r+0xbd4>)
 800a228:	f7ff baa8 	b.w	800977c <_dtoa_r+0xe4>
 800a22c:	f1b9 0f00 	cmp.w	r9, #0
 800a230:	dc03      	bgt.n	800a23a <_dtoa_r+0xba2>
 800a232:	9b05      	ldr	r3, [sp, #20]
 800a234:	2b02      	cmp	r3, #2
 800a236:	f73f aec9 	bgt.w	8009fcc <_dtoa_r+0x934>
 800a23a:	9d00      	ldr	r5, [sp, #0]
 800a23c:	4631      	mov	r1, r6
 800a23e:	4658      	mov	r0, fp
 800a240:	f7ff f99c 	bl	800957c <quorem>
 800a244:	f100 0330 	add.w	r3, r0, #48	; 0x30
 800a248:	f805 3b01 	strb.w	r3, [r5], #1
 800a24c:	9a00      	ldr	r2, [sp, #0]
 800a24e:	1aaa      	subs	r2, r5, r2
 800a250:	4591      	cmp	r9, r2
 800a252:	ddba      	ble.n	800a1ca <_dtoa_r+0xb32>
 800a254:	4659      	mov	r1, fp
 800a256:	2300      	movs	r3, #0
 800a258:	220a      	movs	r2, #10
 800a25a:	4620      	mov	r0, r4
 800a25c:	f000 fa96 	bl	800a78c <__multadd>
 800a260:	4683      	mov	fp, r0
 800a262:	e7eb      	b.n	800a23c <_dtoa_r+0xba4>
 800a264:	0800b713 	.word	0x0800b713
 800a268:	0800b66c 	.word	0x0800b66c
 800a26c:	0800b690 	.word	0x0800b690

0800a270 <__sflush_r>:
 800a270:	898a      	ldrh	r2, [r1, #12]
 800a272:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a276:	4605      	mov	r5, r0
 800a278:	0710      	lsls	r0, r2, #28
 800a27a:	460c      	mov	r4, r1
 800a27c:	d458      	bmi.n	800a330 <__sflush_r+0xc0>
 800a27e:	684b      	ldr	r3, [r1, #4]
 800a280:	2b00      	cmp	r3, #0
 800a282:	dc05      	bgt.n	800a290 <__sflush_r+0x20>
 800a284:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800a286:	2b00      	cmp	r3, #0
 800a288:	dc02      	bgt.n	800a290 <__sflush_r+0x20>
 800a28a:	2000      	movs	r0, #0
 800a28c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a290:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800a292:	2e00      	cmp	r6, #0
 800a294:	d0f9      	beq.n	800a28a <__sflush_r+0x1a>
 800a296:	2300      	movs	r3, #0
 800a298:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800a29c:	682f      	ldr	r7, [r5, #0]
 800a29e:	602b      	str	r3, [r5, #0]
 800a2a0:	d032      	beq.n	800a308 <__sflush_r+0x98>
 800a2a2:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800a2a4:	89a3      	ldrh	r3, [r4, #12]
 800a2a6:	075a      	lsls	r2, r3, #29
 800a2a8:	d505      	bpl.n	800a2b6 <__sflush_r+0x46>
 800a2aa:	6863      	ldr	r3, [r4, #4]
 800a2ac:	1ac0      	subs	r0, r0, r3
 800a2ae:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800a2b0:	b10b      	cbz	r3, 800a2b6 <__sflush_r+0x46>
 800a2b2:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800a2b4:	1ac0      	subs	r0, r0, r3
 800a2b6:	2300      	movs	r3, #0
 800a2b8:	4602      	mov	r2, r0
 800a2ba:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800a2bc:	6a21      	ldr	r1, [r4, #32]
 800a2be:	4628      	mov	r0, r5
 800a2c0:	47b0      	blx	r6
 800a2c2:	1c43      	adds	r3, r0, #1
 800a2c4:	89a3      	ldrh	r3, [r4, #12]
 800a2c6:	d106      	bne.n	800a2d6 <__sflush_r+0x66>
 800a2c8:	6829      	ldr	r1, [r5, #0]
 800a2ca:	291d      	cmp	r1, #29
 800a2cc:	d82c      	bhi.n	800a328 <__sflush_r+0xb8>
 800a2ce:	4a2a      	ldr	r2, [pc, #168]	; (800a378 <__sflush_r+0x108>)
 800a2d0:	40ca      	lsrs	r2, r1
 800a2d2:	07d6      	lsls	r6, r2, #31
 800a2d4:	d528      	bpl.n	800a328 <__sflush_r+0xb8>
 800a2d6:	2200      	movs	r2, #0
 800a2d8:	6062      	str	r2, [r4, #4]
 800a2da:	04d9      	lsls	r1, r3, #19
 800a2dc:	6922      	ldr	r2, [r4, #16]
 800a2de:	6022      	str	r2, [r4, #0]
 800a2e0:	d504      	bpl.n	800a2ec <__sflush_r+0x7c>
 800a2e2:	1c42      	adds	r2, r0, #1
 800a2e4:	d101      	bne.n	800a2ea <__sflush_r+0x7a>
 800a2e6:	682b      	ldr	r3, [r5, #0]
 800a2e8:	b903      	cbnz	r3, 800a2ec <__sflush_r+0x7c>
 800a2ea:	6560      	str	r0, [r4, #84]	; 0x54
 800a2ec:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800a2ee:	602f      	str	r7, [r5, #0]
 800a2f0:	2900      	cmp	r1, #0
 800a2f2:	d0ca      	beq.n	800a28a <__sflush_r+0x1a>
 800a2f4:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800a2f8:	4299      	cmp	r1, r3
 800a2fa:	d002      	beq.n	800a302 <__sflush_r+0x92>
 800a2fc:	4628      	mov	r0, r5
 800a2fe:	f000 fd71 	bl	800ade4 <_free_r>
 800a302:	2000      	movs	r0, #0
 800a304:	6360      	str	r0, [r4, #52]	; 0x34
 800a306:	e7c1      	b.n	800a28c <__sflush_r+0x1c>
 800a308:	6a21      	ldr	r1, [r4, #32]
 800a30a:	2301      	movs	r3, #1
 800a30c:	4628      	mov	r0, r5
 800a30e:	47b0      	blx	r6
 800a310:	1c41      	adds	r1, r0, #1
 800a312:	d1c7      	bne.n	800a2a4 <__sflush_r+0x34>
 800a314:	682b      	ldr	r3, [r5, #0]
 800a316:	2b00      	cmp	r3, #0
 800a318:	d0c4      	beq.n	800a2a4 <__sflush_r+0x34>
 800a31a:	2b1d      	cmp	r3, #29
 800a31c:	d001      	beq.n	800a322 <__sflush_r+0xb2>
 800a31e:	2b16      	cmp	r3, #22
 800a320:	d101      	bne.n	800a326 <__sflush_r+0xb6>
 800a322:	602f      	str	r7, [r5, #0]
 800a324:	e7b1      	b.n	800a28a <__sflush_r+0x1a>
 800a326:	89a3      	ldrh	r3, [r4, #12]
 800a328:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a32c:	81a3      	strh	r3, [r4, #12]
 800a32e:	e7ad      	b.n	800a28c <__sflush_r+0x1c>
 800a330:	690f      	ldr	r7, [r1, #16]
 800a332:	2f00      	cmp	r7, #0
 800a334:	d0a9      	beq.n	800a28a <__sflush_r+0x1a>
 800a336:	0793      	lsls	r3, r2, #30
 800a338:	680e      	ldr	r6, [r1, #0]
 800a33a:	bf08      	it	eq
 800a33c:	694b      	ldreq	r3, [r1, #20]
 800a33e:	600f      	str	r7, [r1, #0]
 800a340:	bf18      	it	ne
 800a342:	2300      	movne	r3, #0
 800a344:	eba6 0807 	sub.w	r8, r6, r7
 800a348:	608b      	str	r3, [r1, #8]
 800a34a:	f1b8 0f00 	cmp.w	r8, #0
 800a34e:	dd9c      	ble.n	800a28a <__sflush_r+0x1a>
 800a350:	6a21      	ldr	r1, [r4, #32]
 800a352:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800a354:	4643      	mov	r3, r8
 800a356:	463a      	mov	r2, r7
 800a358:	4628      	mov	r0, r5
 800a35a:	47b0      	blx	r6
 800a35c:	2800      	cmp	r0, #0
 800a35e:	dc06      	bgt.n	800a36e <__sflush_r+0xfe>
 800a360:	89a3      	ldrh	r3, [r4, #12]
 800a362:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a366:	81a3      	strh	r3, [r4, #12]
 800a368:	f04f 30ff 	mov.w	r0, #4294967295
 800a36c:	e78e      	b.n	800a28c <__sflush_r+0x1c>
 800a36e:	4407      	add	r7, r0
 800a370:	eba8 0800 	sub.w	r8, r8, r0
 800a374:	e7e9      	b.n	800a34a <__sflush_r+0xda>
 800a376:	bf00      	nop
 800a378:	20400001 	.word	0x20400001

0800a37c <_fflush_r>:
 800a37c:	b538      	push	{r3, r4, r5, lr}
 800a37e:	690b      	ldr	r3, [r1, #16]
 800a380:	4605      	mov	r5, r0
 800a382:	460c      	mov	r4, r1
 800a384:	b913      	cbnz	r3, 800a38c <_fflush_r+0x10>
 800a386:	2500      	movs	r5, #0
 800a388:	4628      	mov	r0, r5
 800a38a:	bd38      	pop	{r3, r4, r5, pc}
 800a38c:	b118      	cbz	r0, 800a396 <_fflush_r+0x1a>
 800a38e:	6983      	ldr	r3, [r0, #24]
 800a390:	b90b      	cbnz	r3, 800a396 <_fflush_r+0x1a>
 800a392:	f000 f887 	bl	800a4a4 <__sinit>
 800a396:	4b14      	ldr	r3, [pc, #80]	; (800a3e8 <_fflush_r+0x6c>)
 800a398:	429c      	cmp	r4, r3
 800a39a:	d11b      	bne.n	800a3d4 <_fflush_r+0x58>
 800a39c:	686c      	ldr	r4, [r5, #4]
 800a39e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a3a2:	2b00      	cmp	r3, #0
 800a3a4:	d0ef      	beq.n	800a386 <_fflush_r+0xa>
 800a3a6:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800a3a8:	07d0      	lsls	r0, r2, #31
 800a3aa:	d404      	bmi.n	800a3b6 <_fflush_r+0x3a>
 800a3ac:	0599      	lsls	r1, r3, #22
 800a3ae:	d402      	bmi.n	800a3b6 <_fflush_r+0x3a>
 800a3b0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800a3b2:	f000 f91a 	bl	800a5ea <__retarget_lock_acquire_recursive>
 800a3b6:	4628      	mov	r0, r5
 800a3b8:	4621      	mov	r1, r4
 800a3ba:	f7ff ff59 	bl	800a270 <__sflush_r>
 800a3be:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800a3c0:	07da      	lsls	r2, r3, #31
 800a3c2:	4605      	mov	r5, r0
 800a3c4:	d4e0      	bmi.n	800a388 <_fflush_r+0xc>
 800a3c6:	89a3      	ldrh	r3, [r4, #12]
 800a3c8:	059b      	lsls	r3, r3, #22
 800a3ca:	d4dd      	bmi.n	800a388 <_fflush_r+0xc>
 800a3cc:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800a3ce:	f000 f90d 	bl	800a5ec <__retarget_lock_release_recursive>
 800a3d2:	e7d9      	b.n	800a388 <_fflush_r+0xc>
 800a3d4:	4b05      	ldr	r3, [pc, #20]	; (800a3ec <_fflush_r+0x70>)
 800a3d6:	429c      	cmp	r4, r3
 800a3d8:	d101      	bne.n	800a3de <_fflush_r+0x62>
 800a3da:	68ac      	ldr	r4, [r5, #8]
 800a3dc:	e7df      	b.n	800a39e <_fflush_r+0x22>
 800a3de:	4b04      	ldr	r3, [pc, #16]	; (800a3f0 <_fflush_r+0x74>)
 800a3e0:	429c      	cmp	r4, r3
 800a3e2:	bf08      	it	eq
 800a3e4:	68ec      	ldreq	r4, [r5, #12]
 800a3e6:	e7da      	b.n	800a39e <_fflush_r+0x22>
 800a3e8:	0800b744 	.word	0x0800b744
 800a3ec:	0800b764 	.word	0x0800b764
 800a3f0:	0800b724 	.word	0x0800b724

0800a3f4 <std>:
 800a3f4:	2300      	movs	r3, #0
 800a3f6:	b510      	push	{r4, lr}
 800a3f8:	4604      	mov	r4, r0
 800a3fa:	e9c0 3300 	strd	r3, r3, [r0]
 800a3fe:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800a402:	6083      	str	r3, [r0, #8]
 800a404:	8181      	strh	r1, [r0, #12]
 800a406:	6643      	str	r3, [r0, #100]	; 0x64
 800a408:	81c2      	strh	r2, [r0, #14]
 800a40a:	6183      	str	r3, [r0, #24]
 800a40c:	4619      	mov	r1, r3
 800a40e:	2208      	movs	r2, #8
 800a410:	305c      	adds	r0, #92	; 0x5c
 800a412:	f7fe faf3 	bl	80089fc <memset>
 800a416:	4b05      	ldr	r3, [pc, #20]	; (800a42c <std+0x38>)
 800a418:	6263      	str	r3, [r4, #36]	; 0x24
 800a41a:	4b05      	ldr	r3, [pc, #20]	; (800a430 <std+0x3c>)
 800a41c:	62a3      	str	r3, [r4, #40]	; 0x28
 800a41e:	4b05      	ldr	r3, [pc, #20]	; (800a434 <std+0x40>)
 800a420:	62e3      	str	r3, [r4, #44]	; 0x2c
 800a422:	4b05      	ldr	r3, [pc, #20]	; (800a438 <std+0x44>)
 800a424:	6224      	str	r4, [r4, #32]
 800a426:	6323      	str	r3, [r4, #48]	; 0x30
 800a428:	bd10      	pop	{r4, pc}
 800a42a:	bf00      	nop
 800a42c:	0800b20d 	.word	0x0800b20d
 800a430:	0800b22f 	.word	0x0800b22f
 800a434:	0800b267 	.word	0x0800b267
 800a438:	0800b28b 	.word	0x0800b28b

0800a43c <_cleanup_r>:
 800a43c:	4901      	ldr	r1, [pc, #4]	; (800a444 <_cleanup_r+0x8>)
 800a43e:	f000 b8af 	b.w	800a5a0 <_fwalk_reent>
 800a442:	bf00      	nop
 800a444:	0800a37d 	.word	0x0800a37d

0800a448 <__sfmoreglue>:
 800a448:	b570      	push	{r4, r5, r6, lr}
 800a44a:	1e4a      	subs	r2, r1, #1
 800a44c:	2568      	movs	r5, #104	; 0x68
 800a44e:	4355      	muls	r5, r2
 800a450:	460e      	mov	r6, r1
 800a452:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800a456:	f000 fd15 	bl	800ae84 <_malloc_r>
 800a45a:	4604      	mov	r4, r0
 800a45c:	b140      	cbz	r0, 800a470 <__sfmoreglue+0x28>
 800a45e:	2100      	movs	r1, #0
 800a460:	e9c0 1600 	strd	r1, r6, [r0]
 800a464:	300c      	adds	r0, #12
 800a466:	60a0      	str	r0, [r4, #8]
 800a468:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800a46c:	f7fe fac6 	bl	80089fc <memset>
 800a470:	4620      	mov	r0, r4
 800a472:	bd70      	pop	{r4, r5, r6, pc}

0800a474 <__sfp_lock_acquire>:
 800a474:	4801      	ldr	r0, [pc, #4]	; (800a47c <__sfp_lock_acquire+0x8>)
 800a476:	f000 b8b8 	b.w	800a5ea <__retarget_lock_acquire_recursive>
 800a47a:	bf00      	nop
 800a47c:	20002570 	.word	0x20002570

0800a480 <__sfp_lock_release>:
 800a480:	4801      	ldr	r0, [pc, #4]	; (800a488 <__sfp_lock_release+0x8>)
 800a482:	f000 b8b3 	b.w	800a5ec <__retarget_lock_release_recursive>
 800a486:	bf00      	nop
 800a488:	20002570 	.word	0x20002570

0800a48c <__sinit_lock_acquire>:
 800a48c:	4801      	ldr	r0, [pc, #4]	; (800a494 <__sinit_lock_acquire+0x8>)
 800a48e:	f000 b8ac 	b.w	800a5ea <__retarget_lock_acquire_recursive>
 800a492:	bf00      	nop
 800a494:	2000256b 	.word	0x2000256b

0800a498 <__sinit_lock_release>:
 800a498:	4801      	ldr	r0, [pc, #4]	; (800a4a0 <__sinit_lock_release+0x8>)
 800a49a:	f000 b8a7 	b.w	800a5ec <__retarget_lock_release_recursive>
 800a49e:	bf00      	nop
 800a4a0:	2000256b 	.word	0x2000256b

0800a4a4 <__sinit>:
 800a4a4:	b510      	push	{r4, lr}
 800a4a6:	4604      	mov	r4, r0
 800a4a8:	f7ff fff0 	bl	800a48c <__sinit_lock_acquire>
 800a4ac:	69a3      	ldr	r3, [r4, #24]
 800a4ae:	b11b      	cbz	r3, 800a4b8 <__sinit+0x14>
 800a4b0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a4b4:	f7ff bff0 	b.w	800a498 <__sinit_lock_release>
 800a4b8:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800a4bc:	6523      	str	r3, [r4, #80]	; 0x50
 800a4be:	4b13      	ldr	r3, [pc, #76]	; (800a50c <__sinit+0x68>)
 800a4c0:	4a13      	ldr	r2, [pc, #76]	; (800a510 <__sinit+0x6c>)
 800a4c2:	681b      	ldr	r3, [r3, #0]
 800a4c4:	62a2      	str	r2, [r4, #40]	; 0x28
 800a4c6:	42a3      	cmp	r3, r4
 800a4c8:	bf04      	itt	eq
 800a4ca:	2301      	moveq	r3, #1
 800a4cc:	61a3      	streq	r3, [r4, #24]
 800a4ce:	4620      	mov	r0, r4
 800a4d0:	f000 f820 	bl	800a514 <__sfp>
 800a4d4:	6060      	str	r0, [r4, #4]
 800a4d6:	4620      	mov	r0, r4
 800a4d8:	f000 f81c 	bl	800a514 <__sfp>
 800a4dc:	60a0      	str	r0, [r4, #8]
 800a4de:	4620      	mov	r0, r4
 800a4e0:	f000 f818 	bl	800a514 <__sfp>
 800a4e4:	2200      	movs	r2, #0
 800a4e6:	60e0      	str	r0, [r4, #12]
 800a4e8:	2104      	movs	r1, #4
 800a4ea:	6860      	ldr	r0, [r4, #4]
 800a4ec:	f7ff ff82 	bl	800a3f4 <std>
 800a4f0:	68a0      	ldr	r0, [r4, #8]
 800a4f2:	2201      	movs	r2, #1
 800a4f4:	2109      	movs	r1, #9
 800a4f6:	f7ff ff7d 	bl	800a3f4 <std>
 800a4fa:	68e0      	ldr	r0, [r4, #12]
 800a4fc:	2202      	movs	r2, #2
 800a4fe:	2112      	movs	r1, #18
 800a500:	f7ff ff78 	bl	800a3f4 <std>
 800a504:	2301      	movs	r3, #1
 800a506:	61a3      	str	r3, [r4, #24]
 800a508:	e7d2      	b.n	800a4b0 <__sinit+0xc>
 800a50a:	bf00      	nop
 800a50c:	0800b658 	.word	0x0800b658
 800a510:	0800a43d 	.word	0x0800a43d

0800a514 <__sfp>:
 800a514:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a516:	4607      	mov	r7, r0
 800a518:	f7ff ffac 	bl	800a474 <__sfp_lock_acquire>
 800a51c:	4b1e      	ldr	r3, [pc, #120]	; (800a598 <__sfp+0x84>)
 800a51e:	681e      	ldr	r6, [r3, #0]
 800a520:	69b3      	ldr	r3, [r6, #24]
 800a522:	b913      	cbnz	r3, 800a52a <__sfp+0x16>
 800a524:	4630      	mov	r0, r6
 800a526:	f7ff ffbd 	bl	800a4a4 <__sinit>
 800a52a:	3648      	adds	r6, #72	; 0x48
 800a52c:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800a530:	3b01      	subs	r3, #1
 800a532:	d503      	bpl.n	800a53c <__sfp+0x28>
 800a534:	6833      	ldr	r3, [r6, #0]
 800a536:	b30b      	cbz	r3, 800a57c <__sfp+0x68>
 800a538:	6836      	ldr	r6, [r6, #0]
 800a53a:	e7f7      	b.n	800a52c <__sfp+0x18>
 800a53c:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800a540:	b9d5      	cbnz	r5, 800a578 <__sfp+0x64>
 800a542:	4b16      	ldr	r3, [pc, #88]	; (800a59c <__sfp+0x88>)
 800a544:	60e3      	str	r3, [r4, #12]
 800a546:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800a54a:	6665      	str	r5, [r4, #100]	; 0x64
 800a54c:	f000 f84c 	bl	800a5e8 <__retarget_lock_init_recursive>
 800a550:	f7ff ff96 	bl	800a480 <__sfp_lock_release>
 800a554:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800a558:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800a55c:	6025      	str	r5, [r4, #0]
 800a55e:	61a5      	str	r5, [r4, #24]
 800a560:	2208      	movs	r2, #8
 800a562:	4629      	mov	r1, r5
 800a564:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800a568:	f7fe fa48 	bl	80089fc <memset>
 800a56c:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800a570:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800a574:	4620      	mov	r0, r4
 800a576:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a578:	3468      	adds	r4, #104	; 0x68
 800a57a:	e7d9      	b.n	800a530 <__sfp+0x1c>
 800a57c:	2104      	movs	r1, #4
 800a57e:	4638      	mov	r0, r7
 800a580:	f7ff ff62 	bl	800a448 <__sfmoreglue>
 800a584:	4604      	mov	r4, r0
 800a586:	6030      	str	r0, [r6, #0]
 800a588:	2800      	cmp	r0, #0
 800a58a:	d1d5      	bne.n	800a538 <__sfp+0x24>
 800a58c:	f7ff ff78 	bl	800a480 <__sfp_lock_release>
 800a590:	230c      	movs	r3, #12
 800a592:	603b      	str	r3, [r7, #0]
 800a594:	e7ee      	b.n	800a574 <__sfp+0x60>
 800a596:	bf00      	nop
 800a598:	0800b658 	.word	0x0800b658
 800a59c:	ffff0001 	.word	0xffff0001

0800a5a0 <_fwalk_reent>:
 800a5a0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a5a4:	4606      	mov	r6, r0
 800a5a6:	4688      	mov	r8, r1
 800a5a8:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800a5ac:	2700      	movs	r7, #0
 800a5ae:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800a5b2:	f1b9 0901 	subs.w	r9, r9, #1
 800a5b6:	d505      	bpl.n	800a5c4 <_fwalk_reent+0x24>
 800a5b8:	6824      	ldr	r4, [r4, #0]
 800a5ba:	2c00      	cmp	r4, #0
 800a5bc:	d1f7      	bne.n	800a5ae <_fwalk_reent+0xe>
 800a5be:	4638      	mov	r0, r7
 800a5c0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a5c4:	89ab      	ldrh	r3, [r5, #12]
 800a5c6:	2b01      	cmp	r3, #1
 800a5c8:	d907      	bls.n	800a5da <_fwalk_reent+0x3a>
 800a5ca:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800a5ce:	3301      	adds	r3, #1
 800a5d0:	d003      	beq.n	800a5da <_fwalk_reent+0x3a>
 800a5d2:	4629      	mov	r1, r5
 800a5d4:	4630      	mov	r0, r6
 800a5d6:	47c0      	blx	r8
 800a5d8:	4307      	orrs	r7, r0
 800a5da:	3568      	adds	r5, #104	; 0x68
 800a5dc:	e7e9      	b.n	800a5b2 <_fwalk_reent+0x12>
	...

0800a5e0 <_localeconv_r>:
 800a5e0:	4800      	ldr	r0, [pc, #0]	; (800a5e4 <_localeconv_r+0x4>)
 800a5e2:	4770      	bx	lr
 800a5e4:	2000016c 	.word	0x2000016c

0800a5e8 <__retarget_lock_init_recursive>:
 800a5e8:	4770      	bx	lr

0800a5ea <__retarget_lock_acquire_recursive>:
 800a5ea:	4770      	bx	lr

0800a5ec <__retarget_lock_release_recursive>:
 800a5ec:	4770      	bx	lr

0800a5ee <__swhatbuf_r>:
 800a5ee:	b570      	push	{r4, r5, r6, lr}
 800a5f0:	460e      	mov	r6, r1
 800a5f2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a5f6:	2900      	cmp	r1, #0
 800a5f8:	b096      	sub	sp, #88	; 0x58
 800a5fa:	4614      	mov	r4, r2
 800a5fc:	461d      	mov	r5, r3
 800a5fe:	da07      	bge.n	800a610 <__swhatbuf_r+0x22>
 800a600:	2300      	movs	r3, #0
 800a602:	602b      	str	r3, [r5, #0]
 800a604:	89b3      	ldrh	r3, [r6, #12]
 800a606:	061a      	lsls	r2, r3, #24
 800a608:	d410      	bmi.n	800a62c <__swhatbuf_r+0x3e>
 800a60a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800a60e:	e00e      	b.n	800a62e <__swhatbuf_r+0x40>
 800a610:	466a      	mov	r2, sp
 800a612:	f000 fe91 	bl	800b338 <_fstat_r>
 800a616:	2800      	cmp	r0, #0
 800a618:	dbf2      	blt.n	800a600 <__swhatbuf_r+0x12>
 800a61a:	9a01      	ldr	r2, [sp, #4]
 800a61c:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800a620:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800a624:	425a      	negs	r2, r3
 800a626:	415a      	adcs	r2, r3
 800a628:	602a      	str	r2, [r5, #0]
 800a62a:	e7ee      	b.n	800a60a <__swhatbuf_r+0x1c>
 800a62c:	2340      	movs	r3, #64	; 0x40
 800a62e:	2000      	movs	r0, #0
 800a630:	6023      	str	r3, [r4, #0]
 800a632:	b016      	add	sp, #88	; 0x58
 800a634:	bd70      	pop	{r4, r5, r6, pc}
	...

0800a638 <__smakebuf_r>:
 800a638:	898b      	ldrh	r3, [r1, #12]
 800a63a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800a63c:	079d      	lsls	r5, r3, #30
 800a63e:	4606      	mov	r6, r0
 800a640:	460c      	mov	r4, r1
 800a642:	d507      	bpl.n	800a654 <__smakebuf_r+0x1c>
 800a644:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800a648:	6023      	str	r3, [r4, #0]
 800a64a:	6123      	str	r3, [r4, #16]
 800a64c:	2301      	movs	r3, #1
 800a64e:	6163      	str	r3, [r4, #20]
 800a650:	b002      	add	sp, #8
 800a652:	bd70      	pop	{r4, r5, r6, pc}
 800a654:	ab01      	add	r3, sp, #4
 800a656:	466a      	mov	r2, sp
 800a658:	f7ff ffc9 	bl	800a5ee <__swhatbuf_r>
 800a65c:	9900      	ldr	r1, [sp, #0]
 800a65e:	4605      	mov	r5, r0
 800a660:	4630      	mov	r0, r6
 800a662:	f000 fc0f 	bl	800ae84 <_malloc_r>
 800a666:	b948      	cbnz	r0, 800a67c <__smakebuf_r+0x44>
 800a668:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a66c:	059a      	lsls	r2, r3, #22
 800a66e:	d4ef      	bmi.n	800a650 <__smakebuf_r+0x18>
 800a670:	f023 0303 	bic.w	r3, r3, #3
 800a674:	f043 0302 	orr.w	r3, r3, #2
 800a678:	81a3      	strh	r3, [r4, #12]
 800a67a:	e7e3      	b.n	800a644 <__smakebuf_r+0xc>
 800a67c:	4b0d      	ldr	r3, [pc, #52]	; (800a6b4 <__smakebuf_r+0x7c>)
 800a67e:	62b3      	str	r3, [r6, #40]	; 0x28
 800a680:	89a3      	ldrh	r3, [r4, #12]
 800a682:	6020      	str	r0, [r4, #0]
 800a684:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a688:	81a3      	strh	r3, [r4, #12]
 800a68a:	9b00      	ldr	r3, [sp, #0]
 800a68c:	6163      	str	r3, [r4, #20]
 800a68e:	9b01      	ldr	r3, [sp, #4]
 800a690:	6120      	str	r0, [r4, #16]
 800a692:	b15b      	cbz	r3, 800a6ac <__smakebuf_r+0x74>
 800a694:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a698:	4630      	mov	r0, r6
 800a69a:	f000 fe5f 	bl	800b35c <_isatty_r>
 800a69e:	b128      	cbz	r0, 800a6ac <__smakebuf_r+0x74>
 800a6a0:	89a3      	ldrh	r3, [r4, #12]
 800a6a2:	f023 0303 	bic.w	r3, r3, #3
 800a6a6:	f043 0301 	orr.w	r3, r3, #1
 800a6aa:	81a3      	strh	r3, [r4, #12]
 800a6ac:	89a0      	ldrh	r0, [r4, #12]
 800a6ae:	4305      	orrs	r5, r0
 800a6b0:	81a5      	strh	r5, [r4, #12]
 800a6b2:	e7cd      	b.n	800a650 <__smakebuf_r+0x18>
 800a6b4:	0800a43d 	.word	0x0800a43d

0800a6b8 <malloc>:
 800a6b8:	4b02      	ldr	r3, [pc, #8]	; (800a6c4 <malloc+0xc>)
 800a6ba:	4601      	mov	r1, r0
 800a6bc:	6818      	ldr	r0, [r3, #0]
 800a6be:	f000 bbe1 	b.w	800ae84 <_malloc_r>
 800a6c2:	bf00      	nop
 800a6c4:	20000018 	.word	0x20000018

0800a6c8 <_Balloc>:
 800a6c8:	b570      	push	{r4, r5, r6, lr}
 800a6ca:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800a6cc:	4604      	mov	r4, r0
 800a6ce:	460d      	mov	r5, r1
 800a6d0:	b976      	cbnz	r6, 800a6f0 <_Balloc+0x28>
 800a6d2:	2010      	movs	r0, #16
 800a6d4:	f7ff fff0 	bl	800a6b8 <malloc>
 800a6d8:	4602      	mov	r2, r0
 800a6da:	6260      	str	r0, [r4, #36]	; 0x24
 800a6dc:	b920      	cbnz	r0, 800a6e8 <_Balloc+0x20>
 800a6de:	4b18      	ldr	r3, [pc, #96]	; (800a740 <_Balloc+0x78>)
 800a6e0:	4818      	ldr	r0, [pc, #96]	; (800a744 <_Balloc+0x7c>)
 800a6e2:	2166      	movs	r1, #102	; 0x66
 800a6e4:	f000 fde8 	bl	800b2b8 <__assert_func>
 800a6e8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800a6ec:	6006      	str	r6, [r0, #0]
 800a6ee:	60c6      	str	r6, [r0, #12]
 800a6f0:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800a6f2:	68f3      	ldr	r3, [r6, #12]
 800a6f4:	b183      	cbz	r3, 800a718 <_Balloc+0x50>
 800a6f6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800a6f8:	68db      	ldr	r3, [r3, #12]
 800a6fa:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800a6fe:	b9b8      	cbnz	r0, 800a730 <_Balloc+0x68>
 800a700:	2101      	movs	r1, #1
 800a702:	fa01 f605 	lsl.w	r6, r1, r5
 800a706:	1d72      	adds	r2, r6, #5
 800a708:	0092      	lsls	r2, r2, #2
 800a70a:	4620      	mov	r0, r4
 800a70c:	f000 fb5a 	bl	800adc4 <_calloc_r>
 800a710:	b160      	cbz	r0, 800a72c <_Balloc+0x64>
 800a712:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800a716:	e00e      	b.n	800a736 <_Balloc+0x6e>
 800a718:	2221      	movs	r2, #33	; 0x21
 800a71a:	2104      	movs	r1, #4
 800a71c:	4620      	mov	r0, r4
 800a71e:	f000 fb51 	bl	800adc4 <_calloc_r>
 800a722:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800a724:	60f0      	str	r0, [r6, #12]
 800a726:	68db      	ldr	r3, [r3, #12]
 800a728:	2b00      	cmp	r3, #0
 800a72a:	d1e4      	bne.n	800a6f6 <_Balloc+0x2e>
 800a72c:	2000      	movs	r0, #0
 800a72e:	bd70      	pop	{r4, r5, r6, pc}
 800a730:	6802      	ldr	r2, [r0, #0]
 800a732:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800a736:	2300      	movs	r3, #0
 800a738:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800a73c:	e7f7      	b.n	800a72e <_Balloc+0x66>
 800a73e:	bf00      	nop
 800a740:	0800b69d 	.word	0x0800b69d
 800a744:	0800b784 	.word	0x0800b784

0800a748 <_Bfree>:
 800a748:	b570      	push	{r4, r5, r6, lr}
 800a74a:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800a74c:	4605      	mov	r5, r0
 800a74e:	460c      	mov	r4, r1
 800a750:	b976      	cbnz	r6, 800a770 <_Bfree+0x28>
 800a752:	2010      	movs	r0, #16
 800a754:	f7ff ffb0 	bl	800a6b8 <malloc>
 800a758:	4602      	mov	r2, r0
 800a75a:	6268      	str	r0, [r5, #36]	; 0x24
 800a75c:	b920      	cbnz	r0, 800a768 <_Bfree+0x20>
 800a75e:	4b09      	ldr	r3, [pc, #36]	; (800a784 <_Bfree+0x3c>)
 800a760:	4809      	ldr	r0, [pc, #36]	; (800a788 <_Bfree+0x40>)
 800a762:	218a      	movs	r1, #138	; 0x8a
 800a764:	f000 fda8 	bl	800b2b8 <__assert_func>
 800a768:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800a76c:	6006      	str	r6, [r0, #0]
 800a76e:	60c6      	str	r6, [r0, #12]
 800a770:	b13c      	cbz	r4, 800a782 <_Bfree+0x3a>
 800a772:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800a774:	6862      	ldr	r2, [r4, #4]
 800a776:	68db      	ldr	r3, [r3, #12]
 800a778:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800a77c:	6021      	str	r1, [r4, #0]
 800a77e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800a782:	bd70      	pop	{r4, r5, r6, pc}
 800a784:	0800b69d 	.word	0x0800b69d
 800a788:	0800b784 	.word	0x0800b784

0800a78c <__multadd>:
 800a78c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a790:	690e      	ldr	r6, [r1, #16]
 800a792:	4607      	mov	r7, r0
 800a794:	4698      	mov	r8, r3
 800a796:	460c      	mov	r4, r1
 800a798:	f101 0014 	add.w	r0, r1, #20
 800a79c:	2300      	movs	r3, #0
 800a79e:	6805      	ldr	r5, [r0, #0]
 800a7a0:	b2a9      	uxth	r1, r5
 800a7a2:	fb02 8101 	mla	r1, r2, r1, r8
 800a7a6:	ea4f 4c11 	mov.w	ip, r1, lsr #16
 800a7aa:	0c2d      	lsrs	r5, r5, #16
 800a7ac:	fb02 c505 	mla	r5, r2, r5, ip
 800a7b0:	b289      	uxth	r1, r1
 800a7b2:	3301      	adds	r3, #1
 800a7b4:	eb01 4105 	add.w	r1, r1, r5, lsl #16
 800a7b8:	429e      	cmp	r6, r3
 800a7ba:	f840 1b04 	str.w	r1, [r0], #4
 800a7be:	ea4f 4815 	mov.w	r8, r5, lsr #16
 800a7c2:	dcec      	bgt.n	800a79e <__multadd+0x12>
 800a7c4:	f1b8 0f00 	cmp.w	r8, #0
 800a7c8:	d022      	beq.n	800a810 <__multadd+0x84>
 800a7ca:	68a3      	ldr	r3, [r4, #8]
 800a7cc:	42b3      	cmp	r3, r6
 800a7ce:	dc19      	bgt.n	800a804 <__multadd+0x78>
 800a7d0:	6861      	ldr	r1, [r4, #4]
 800a7d2:	4638      	mov	r0, r7
 800a7d4:	3101      	adds	r1, #1
 800a7d6:	f7ff ff77 	bl	800a6c8 <_Balloc>
 800a7da:	4605      	mov	r5, r0
 800a7dc:	b928      	cbnz	r0, 800a7ea <__multadd+0x5e>
 800a7de:	4602      	mov	r2, r0
 800a7e0:	4b0d      	ldr	r3, [pc, #52]	; (800a818 <__multadd+0x8c>)
 800a7e2:	480e      	ldr	r0, [pc, #56]	; (800a81c <__multadd+0x90>)
 800a7e4:	21b5      	movs	r1, #181	; 0xb5
 800a7e6:	f000 fd67 	bl	800b2b8 <__assert_func>
 800a7ea:	6922      	ldr	r2, [r4, #16]
 800a7ec:	3202      	adds	r2, #2
 800a7ee:	f104 010c 	add.w	r1, r4, #12
 800a7f2:	0092      	lsls	r2, r2, #2
 800a7f4:	300c      	adds	r0, #12
 800a7f6:	f7fe f8f3 	bl	80089e0 <memcpy>
 800a7fa:	4621      	mov	r1, r4
 800a7fc:	4638      	mov	r0, r7
 800a7fe:	f7ff ffa3 	bl	800a748 <_Bfree>
 800a802:	462c      	mov	r4, r5
 800a804:	eb04 0386 	add.w	r3, r4, r6, lsl #2
 800a808:	3601      	adds	r6, #1
 800a80a:	f8c3 8014 	str.w	r8, [r3, #20]
 800a80e:	6126      	str	r6, [r4, #16]
 800a810:	4620      	mov	r0, r4
 800a812:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a816:	bf00      	nop
 800a818:	0800b713 	.word	0x0800b713
 800a81c:	0800b784 	.word	0x0800b784

0800a820 <__hi0bits>:
 800a820:	0c03      	lsrs	r3, r0, #16
 800a822:	041b      	lsls	r3, r3, #16
 800a824:	b9d3      	cbnz	r3, 800a85c <__hi0bits+0x3c>
 800a826:	0400      	lsls	r0, r0, #16
 800a828:	2310      	movs	r3, #16
 800a82a:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800a82e:	bf04      	itt	eq
 800a830:	0200      	lsleq	r0, r0, #8
 800a832:	3308      	addeq	r3, #8
 800a834:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800a838:	bf04      	itt	eq
 800a83a:	0100      	lsleq	r0, r0, #4
 800a83c:	3304      	addeq	r3, #4
 800a83e:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800a842:	bf04      	itt	eq
 800a844:	0080      	lsleq	r0, r0, #2
 800a846:	3302      	addeq	r3, #2
 800a848:	2800      	cmp	r0, #0
 800a84a:	db05      	blt.n	800a858 <__hi0bits+0x38>
 800a84c:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800a850:	f103 0301 	add.w	r3, r3, #1
 800a854:	bf08      	it	eq
 800a856:	2320      	moveq	r3, #32
 800a858:	4618      	mov	r0, r3
 800a85a:	4770      	bx	lr
 800a85c:	2300      	movs	r3, #0
 800a85e:	e7e4      	b.n	800a82a <__hi0bits+0xa>

0800a860 <__lo0bits>:
 800a860:	6803      	ldr	r3, [r0, #0]
 800a862:	f013 0207 	ands.w	r2, r3, #7
 800a866:	4601      	mov	r1, r0
 800a868:	d00b      	beq.n	800a882 <__lo0bits+0x22>
 800a86a:	07da      	lsls	r2, r3, #31
 800a86c:	d424      	bmi.n	800a8b8 <__lo0bits+0x58>
 800a86e:	0798      	lsls	r0, r3, #30
 800a870:	bf49      	itett	mi
 800a872:	085b      	lsrmi	r3, r3, #1
 800a874:	089b      	lsrpl	r3, r3, #2
 800a876:	2001      	movmi	r0, #1
 800a878:	600b      	strmi	r3, [r1, #0]
 800a87a:	bf5c      	itt	pl
 800a87c:	600b      	strpl	r3, [r1, #0]
 800a87e:	2002      	movpl	r0, #2
 800a880:	4770      	bx	lr
 800a882:	b298      	uxth	r0, r3
 800a884:	b9b0      	cbnz	r0, 800a8b4 <__lo0bits+0x54>
 800a886:	0c1b      	lsrs	r3, r3, #16
 800a888:	2010      	movs	r0, #16
 800a88a:	f013 0fff 	tst.w	r3, #255	; 0xff
 800a88e:	bf04      	itt	eq
 800a890:	0a1b      	lsreq	r3, r3, #8
 800a892:	3008      	addeq	r0, #8
 800a894:	071a      	lsls	r2, r3, #28
 800a896:	bf04      	itt	eq
 800a898:	091b      	lsreq	r3, r3, #4
 800a89a:	3004      	addeq	r0, #4
 800a89c:	079a      	lsls	r2, r3, #30
 800a89e:	bf04      	itt	eq
 800a8a0:	089b      	lsreq	r3, r3, #2
 800a8a2:	3002      	addeq	r0, #2
 800a8a4:	07da      	lsls	r2, r3, #31
 800a8a6:	d403      	bmi.n	800a8b0 <__lo0bits+0x50>
 800a8a8:	085b      	lsrs	r3, r3, #1
 800a8aa:	f100 0001 	add.w	r0, r0, #1
 800a8ae:	d005      	beq.n	800a8bc <__lo0bits+0x5c>
 800a8b0:	600b      	str	r3, [r1, #0]
 800a8b2:	4770      	bx	lr
 800a8b4:	4610      	mov	r0, r2
 800a8b6:	e7e8      	b.n	800a88a <__lo0bits+0x2a>
 800a8b8:	2000      	movs	r0, #0
 800a8ba:	4770      	bx	lr
 800a8bc:	2020      	movs	r0, #32
 800a8be:	4770      	bx	lr

0800a8c0 <__i2b>:
 800a8c0:	b510      	push	{r4, lr}
 800a8c2:	460c      	mov	r4, r1
 800a8c4:	2101      	movs	r1, #1
 800a8c6:	f7ff feff 	bl	800a6c8 <_Balloc>
 800a8ca:	4602      	mov	r2, r0
 800a8cc:	b928      	cbnz	r0, 800a8da <__i2b+0x1a>
 800a8ce:	4b05      	ldr	r3, [pc, #20]	; (800a8e4 <__i2b+0x24>)
 800a8d0:	4805      	ldr	r0, [pc, #20]	; (800a8e8 <__i2b+0x28>)
 800a8d2:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800a8d6:	f000 fcef 	bl	800b2b8 <__assert_func>
 800a8da:	2301      	movs	r3, #1
 800a8dc:	6144      	str	r4, [r0, #20]
 800a8de:	6103      	str	r3, [r0, #16]
 800a8e0:	bd10      	pop	{r4, pc}
 800a8e2:	bf00      	nop
 800a8e4:	0800b713 	.word	0x0800b713
 800a8e8:	0800b784 	.word	0x0800b784

0800a8ec <__multiply>:
 800a8ec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a8f0:	4614      	mov	r4, r2
 800a8f2:	690a      	ldr	r2, [r1, #16]
 800a8f4:	6923      	ldr	r3, [r4, #16]
 800a8f6:	429a      	cmp	r2, r3
 800a8f8:	bfb8      	it	lt
 800a8fa:	460b      	movlt	r3, r1
 800a8fc:	460d      	mov	r5, r1
 800a8fe:	bfbc      	itt	lt
 800a900:	4625      	movlt	r5, r4
 800a902:	461c      	movlt	r4, r3
 800a904:	f8d5 a010 	ldr.w	sl, [r5, #16]
 800a908:	f8d4 9010 	ldr.w	r9, [r4, #16]
 800a90c:	68ab      	ldr	r3, [r5, #8]
 800a90e:	6869      	ldr	r1, [r5, #4]
 800a910:	eb0a 0709 	add.w	r7, sl, r9
 800a914:	42bb      	cmp	r3, r7
 800a916:	b085      	sub	sp, #20
 800a918:	bfb8      	it	lt
 800a91a:	3101      	addlt	r1, #1
 800a91c:	f7ff fed4 	bl	800a6c8 <_Balloc>
 800a920:	b930      	cbnz	r0, 800a930 <__multiply+0x44>
 800a922:	4602      	mov	r2, r0
 800a924:	4b42      	ldr	r3, [pc, #264]	; (800aa30 <__multiply+0x144>)
 800a926:	4843      	ldr	r0, [pc, #268]	; (800aa34 <__multiply+0x148>)
 800a928:	f240 115d 	movw	r1, #349	; 0x15d
 800a92c:	f000 fcc4 	bl	800b2b8 <__assert_func>
 800a930:	f100 0614 	add.w	r6, r0, #20
 800a934:	eb06 0887 	add.w	r8, r6, r7, lsl #2
 800a938:	4633      	mov	r3, r6
 800a93a:	2200      	movs	r2, #0
 800a93c:	4543      	cmp	r3, r8
 800a93e:	d31e      	bcc.n	800a97e <__multiply+0x92>
 800a940:	f105 0c14 	add.w	ip, r5, #20
 800a944:	f104 0314 	add.w	r3, r4, #20
 800a948:	eb0c 0c8a 	add.w	ip, ip, sl, lsl #2
 800a94c:	eb03 0289 	add.w	r2, r3, r9, lsl #2
 800a950:	9202      	str	r2, [sp, #8]
 800a952:	ebac 0205 	sub.w	r2, ip, r5
 800a956:	3a15      	subs	r2, #21
 800a958:	f022 0203 	bic.w	r2, r2, #3
 800a95c:	3204      	adds	r2, #4
 800a95e:	f105 0115 	add.w	r1, r5, #21
 800a962:	458c      	cmp	ip, r1
 800a964:	bf38      	it	cc
 800a966:	2204      	movcc	r2, #4
 800a968:	9201      	str	r2, [sp, #4]
 800a96a:	9a02      	ldr	r2, [sp, #8]
 800a96c:	9303      	str	r3, [sp, #12]
 800a96e:	429a      	cmp	r2, r3
 800a970:	d808      	bhi.n	800a984 <__multiply+0x98>
 800a972:	2f00      	cmp	r7, #0
 800a974:	dc55      	bgt.n	800aa22 <__multiply+0x136>
 800a976:	6107      	str	r7, [r0, #16]
 800a978:	b005      	add	sp, #20
 800a97a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a97e:	f843 2b04 	str.w	r2, [r3], #4
 800a982:	e7db      	b.n	800a93c <__multiply+0x50>
 800a984:	f8b3 a000 	ldrh.w	sl, [r3]
 800a988:	f1ba 0f00 	cmp.w	sl, #0
 800a98c:	d020      	beq.n	800a9d0 <__multiply+0xe4>
 800a98e:	f105 0e14 	add.w	lr, r5, #20
 800a992:	46b1      	mov	r9, r6
 800a994:	2200      	movs	r2, #0
 800a996:	f85e 4b04 	ldr.w	r4, [lr], #4
 800a99a:	f8d9 b000 	ldr.w	fp, [r9]
 800a99e:	b2a1      	uxth	r1, r4
 800a9a0:	fa1f fb8b 	uxth.w	fp, fp
 800a9a4:	fb0a b101 	mla	r1, sl, r1, fp
 800a9a8:	4411      	add	r1, r2
 800a9aa:	f8d9 2000 	ldr.w	r2, [r9]
 800a9ae:	0c24      	lsrs	r4, r4, #16
 800a9b0:	0c12      	lsrs	r2, r2, #16
 800a9b2:	fb0a 2404 	mla	r4, sl, r4, r2
 800a9b6:	eb04 4411 	add.w	r4, r4, r1, lsr #16
 800a9ba:	b289      	uxth	r1, r1
 800a9bc:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 800a9c0:	45f4      	cmp	ip, lr
 800a9c2:	f849 1b04 	str.w	r1, [r9], #4
 800a9c6:	ea4f 4214 	mov.w	r2, r4, lsr #16
 800a9ca:	d8e4      	bhi.n	800a996 <__multiply+0xaa>
 800a9cc:	9901      	ldr	r1, [sp, #4]
 800a9ce:	5072      	str	r2, [r6, r1]
 800a9d0:	9a03      	ldr	r2, [sp, #12]
 800a9d2:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800a9d6:	3304      	adds	r3, #4
 800a9d8:	f1b9 0f00 	cmp.w	r9, #0
 800a9dc:	d01f      	beq.n	800aa1e <__multiply+0x132>
 800a9de:	6834      	ldr	r4, [r6, #0]
 800a9e0:	f105 0114 	add.w	r1, r5, #20
 800a9e4:	46b6      	mov	lr, r6
 800a9e6:	f04f 0a00 	mov.w	sl, #0
 800a9ea:	880a      	ldrh	r2, [r1, #0]
 800a9ec:	f8be b002 	ldrh.w	fp, [lr, #2]
 800a9f0:	fb09 b202 	mla	r2, r9, r2, fp
 800a9f4:	4492      	add	sl, r2
 800a9f6:	b2a4      	uxth	r4, r4
 800a9f8:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 800a9fc:	f84e 4b04 	str.w	r4, [lr], #4
 800aa00:	f851 4b04 	ldr.w	r4, [r1], #4
 800aa04:	f8be 2000 	ldrh.w	r2, [lr]
 800aa08:	0c24      	lsrs	r4, r4, #16
 800aa0a:	fb09 2404 	mla	r4, r9, r4, r2
 800aa0e:	eb04 441a 	add.w	r4, r4, sl, lsr #16
 800aa12:	458c      	cmp	ip, r1
 800aa14:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 800aa18:	d8e7      	bhi.n	800a9ea <__multiply+0xfe>
 800aa1a:	9a01      	ldr	r2, [sp, #4]
 800aa1c:	50b4      	str	r4, [r6, r2]
 800aa1e:	3604      	adds	r6, #4
 800aa20:	e7a3      	b.n	800a96a <__multiply+0x7e>
 800aa22:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800aa26:	2b00      	cmp	r3, #0
 800aa28:	d1a5      	bne.n	800a976 <__multiply+0x8a>
 800aa2a:	3f01      	subs	r7, #1
 800aa2c:	e7a1      	b.n	800a972 <__multiply+0x86>
 800aa2e:	bf00      	nop
 800aa30:	0800b713 	.word	0x0800b713
 800aa34:	0800b784 	.word	0x0800b784

0800aa38 <__pow5mult>:
 800aa38:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800aa3c:	4615      	mov	r5, r2
 800aa3e:	f012 0203 	ands.w	r2, r2, #3
 800aa42:	4606      	mov	r6, r0
 800aa44:	460f      	mov	r7, r1
 800aa46:	d007      	beq.n	800aa58 <__pow5mult+0x20>
 800aa48:	4c25      	ldr	r4, [pc, #148]	; (800aae0 <__pow5mult+0xa8>)
 800aa4a:	3a01      	subs	r2, #1
 800aa4c:	2300      	movs	r3, #0
 800aa4e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800aa52:	f7ff fe9b 	bl	800a78c <__multadd>
 800aa56:	4607      	mov	r7, r0
 800aa58:	10ad      	asrs	r5, r5, #2
 800aa5a:	d03d      	beq.n	800aad8 <__pow5mult+0xa0>
 800aa5c:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800aa5e:	b97c      	cbnz	r4, 800aa80 <__pow5mult+0x48>
 800aa60:	2010      	movs	r0, #16
 800aa62:	f7ff fe29 	bl	800a6b8 <malloc>
 800aa66:	4602      	mov	r2, r0
 800aa68:	6270      	str	r0, [r6, #36]	; 0x24
 800aa6a:	b928      	cbnz	r0, 800aa78 <__pow5mult+0x40>
 800aa6c:	4b1d      	ldr	r3, [pc, #116]	; (800aae4 <__pow5mult+0xac>)
 800aa6e:	481e      	ldr	r0, [pc, #120]	; (800aae8 <__pow5mult+0xb0>)
 800aa70:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 800aa74:	f000 fc20 	bl	800b2b8 <__assert_func>
 800aa78:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800aa7c:	6004      	str	r4, [r0, #0]
 800aa7e:	60c4      	str	r4, [r0, #12]
 800aa80:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800aa84:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800aa88:	b94c      	cbnz	r4, 800aa9e <__pow5mult+0x66>
 800aa8a:	f240 2171 	movw	r1, #625	; 0x271
 800aa8e:	4630      	mov	r0, r6
 800aa90:	f7ff ff16 	bl	800a8c0 <__i2b>
 800aa94:	2300      	movs	r3, #0
 800aa96:	f8c8 0008 	str.w	r0, [r8, #8]
 800aa9a:	4604      	mov	r4, r0
 800aa9c:	6003      	str	r3, [r0, #0]
 800aa9e:	f04f 0900 	mov.w	r9, #0
 800aaa2:	07eb      	lsls	r3, r5, #31
 800aaa4:	d50a      	bpl.n	800aabc <__pow5mult+0x84>
 800aaa6:	4639      	mov	r1, r7
 800aaa8:	4622      	mov	r2, r4
 800aaaa:	4630      	mov	r0, r6
 800aaac:	f7ff ff1e 	bl	800a8ec <__multiply>
 800aab0:	4639      	mov	r1, r7
 800aab2:	4680      	mov	r8, r0
 800aab4:	4630      	mov	r0, r6
 800aab6:	f7ff fe47 	bl	800a748 <_Bfree>
 800aaba:	4647      	mov	r7, r8
 800aabc:	106d      	asrs	r5, r5, #1
 800aabe:	d00b      	beq.n	800aad8 <__pow5mult+0xa0>
 800aac0:	6820      	ldr	r0, [r4, #0]
 800aac2:	b938      	cbnz	r0, 800aad4 <__pow5mult+0x9c>
 800aac4:	4622      	mov	r2, r4
 800aac6:	4621      	mov	r1, r4
 800aac8:	4630      	mov	r0, r6
 800aaca:	f7ff ff0f 	bl	800a8ec <__multiply>
 800aace:	6020      	str	r0, [r4, #0]
 800aad0:	f8c0 9000 	str.w	r9, [r0]
 800aad4:	4604      	mov	r4, r0
 800aad6:	e7e4      	b.n	800aaa2 <__pow5mult+0x6a>
 800aad8:	4638      	mov	r0, r7
 800aada:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800aade:	bf00      	nop
 800aae0:	0800b8d8 	.word	0x0800b8d8
 800aae4:	0800b69d 	.word	0x0800b69d
 800aae8:	0800b784 	.word	0x0800b784

0800aaec <__lshift>:
 800aaec:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800aaf0:	460c      	mov	r4, r1
 800aaf2:	6849      	ldr	r1, [r1, #4]
 800aaf4:	6923      	ldr	r3, [r4, #16]
 800aaf6:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800aafa:	68a3      	ldr	r3, [r4, #8]
 800aafc:	4607      	mov	r7, r0
 800aafe:	4691      	mov	r9, r2
 800ab00:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800ab04:	f108 0601 	add.w	r6, r8, #1
 800ab08:	42b3      	cmp	r3, r6
 800ab0a:	db0b      	blt.n	800ab24 <__lshift+0x38>
 800ab0c:	4638      	mov	r0, r7
 800ab0e:	f7ff fddb 	bl	800a6c8 <_Balloc>
 800ab12:	4605      	mov	r5, r0
 800ab14:	b948      	cbnz	r0, 800ab2a <__lshift+0x3e>
 800ab16:	4602      	mov	r2, r0
 800ab18:	4b28      	ldr	r3, [pc, #160]	; (800abbc <__lshift+0xd0>)
 800ab1a:	4829      	ldr	r0, [pc, #164]	; (800abc0 <__lshift+0xd4>)
 800ab1c:	f240 11d9 	movw	r1, #473	; 0x1d9
 800ab20:	f000 fbca 	bl	800b2b8 <__assert_func>
 800ab24:	3101      	adds	r1, #1
 800ab26:	005b      	lsls	r3, r3, #1
 800ab28:	e7ee      	b.n	800ab08 <__lshift+0x1c>
 800ab2a:	2300      	movs	r3, #0
 800ab2c:	f100 0114 	add.w	r1, r0, #20
 800ab30:	f100 0210 	add.w	r2, r0, #16
 800ab34:	4618      	mov	r0, r3
 800ab36:	4553      	cmp	r3, sl
 800ab38:	db33      	blt.n	800aba2 <__lshift+0xb6>
 800ab3a:	6920      	ldr	r0, [r4, #16]
 800ab3c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800ab40:	f104 0314 	add.w	r3, r4, #20
 800ab44:	f019 091f 	ands.w	r9, r9, #31
 800ab48:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800ab4c:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800ab50:	d02b      	beq.n	800abaa <__lshift+0xbe>
 800ab52:	f1c9 0e20 	rsb	lr, r9, #32
 800ab56:	468a      	mov	sl, r1
 800ab58:	2200      	movs	r2, #0
 800ab5a:	6818      	ldr	r0, [r3, #0]
 800ab5c:	fa00 f009 	lsl.w	r0, r0, r9
 800ab60:	4302      	orrs	r2, r0
 800ab62:	f84a 2b04 	str.w	r2, [sl], #4
 800ab66:	f853 2b04 	ldr.w	r2, [r3], #4
 800ab6a:	459c      	cmp	ip, r3
 800ab6c:	fa22 f20e 	lsr.w	r2, r2, lr
 800ab70:	d8f3      	bhi.n	800ab5a <__lshift+0x6e>
 800ab72:	ebac 0304 	sub.w	r3, ip, r4
 800ab76:	3b15      	subs	r3, #21
 800ab78:	f023 0303 	bic.w	r3, r3, #3
 800ab7c:	3304      	adds	r3, #4
 800ab7e:	f104 0015 	add.w	r0, r4, #21
 800ab82:	4584      	cmp	ip, r0
 800ab84:	bf38      	it	cc
 800ab86:	2304      	movcc	r3, #4
 800ab88:	50ca      	str	r2, [r1, r3]
 800ab8a:	b10a      	cbz	r2, 800ab90 <__lshift+0xa4>
 800ab8c:	f108 0602 	add.w	r6, r8, #2
 800ab90:	3e01      	subs	r6, #1
 800ab92:	4638      	mov	r0, r7
 800ab94:	612e      	str	r6, [r5, #16]
 800ab96:	4621      	mov	r1, r4
 800ab98:	f7ff fdd6 	bl	800a748 <_Bfree>
 800ab9c:	4628      	mov	r0, r5
 800ab9e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800aba2:	f842 0f04 	str.w	r0, [r2, #4]!
 800aba6:	3301      	adds	r3, #1
 800aba8:	e7c5      	b.n	800ab36 <__lshift+0x4a>
 800abaa:	3904      	subs	r1, #4
 800abac:	f853 2b04 	ldr.w	r2, [r3], #4
 800abb0:	f841 2f04 	str.w	r2, [r1, #4]!
 800abb4:	459c      	cmp	ip, r3
 800abb6:	d8f9      	bhi.n	800abac <__lshift+0xc0>
 800abb8:	e7ea      	b.n	800ab90 <__lshift+0xa4>
 800abba:	bf00      	nop
 800abbc:	0800b713 	.word	0x0800b713
 800abc0:	0800b784 	.word	0x0800b784

0800abc4 <__mcmp>:
 800abc4:	b530      	push	{r4, r5, lr}
 800abc6:	6902      	ldr	r2, [r0, #16]
 800abc8:	690c      	ldr	r4, [r1, #16]
 800abca:	1b12      	subs	r2, r2, r4
 800abcc:	d10e      	bne.n	800abec <__mcmp+0x28>
 800abce:	f100 0314 	add.w	r3, r0, #20
 800abd2:	3114      	adds	r1, #20
 800abd4:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800abd8:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800abdc:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800abe0:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800abe4:	42a5      	cmp	r5, r4
 800abe6:	d003      	beq.n	800abf0 <__mcmp+0x2c>
 800abe8:	d305      	bcc.n	800abf6 <__mcmp+0x32>
 800abea:	2201      	movs	r2, #1
 800abec:	4610      	mov	r0, r2
 800abee:	bd30      	pop	{r4, r5, pc}
 800abf0:	4283      	cmp	r3, r0
 800abf2:	d3f3      	bcc.n	800abdc <__mcmp+0x18>
 800abf4:	e7fa      	b.n	800abec <__mcmp+0x28>
 800abf6:	f04f 32ff 	mov.w	r2, #4294967295
 800abfa:	e7f7      	b.n	800abec <__mcmp+0x28>

0800abfc <__mdiff>:
 800abfc:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ac00:	460c      	mov	r4, r1
 800ac02:	4606      	mov	r6, r0
 800ac04:	4611      	mov	r1, r2
 800ac06:	4620      	mov	r0, r4
 800ac08:	4617      	mov	r7, r2
 800ac0a:	f7ff ffdb 	bl	800abc4 <__mcmp>
 800ac0e:	1e05      	subs	r5, r0, #0
 800ac10:	d110      	bne.n	800ac34 <__mdiff+0x38>
 800ac12:	4629      	mov	r1, r5
 800ac14:	4630      	mov	r0, r6
 800ac16:	f7ff fd57 	bl	800a6c8 <_Balloc>
 800ac1a:	b930      	cbnz	r0, 800ac2a <__mdiff+0x2e>
 800ac1c:	4b39      	ldr	r3, [pc, #228]	; (800ad04 <__mdiff+0x108>)
 800ac1e:	4602      	mov	r2, r0
 800ac20:	f240 2132 	movw	r1, #562	; 0x232
 800ac24:	4838      	ldr	r0, [pc, #224]	; (800ad08 <__mdiff+0x10c>)
 800ac26:	f000 fb47 	bl	800b2b8 <__assert_func>
 800ac2a:	2301      	movs	r3, #1
 800ac2c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800ac30:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ac34:	bfa4      	itt	ge
 800ac36:	463b      	movge	r3, r7
 800ac38:	4627      	movge	r7, r4
 800ac3a:	4630      	mov	r0, r6
 800ac3c:	6879      	ldr	r1, [r7, #4]
 800ac3e:	bfa6      	itte	ge
 800ac40:	461c      	movge	r4, r3
 800ac42:	2500      	movge	r5, #0
 800ac44:	2501      	movlt	r5, #1
 800ac46:	f7ff fd3f 	bl	800a6c8 <_Balloc>
 800ac4a:	b920      	cbnz	r0, 800ac56 <__mdiff+0x5a>
 800ac4c:	4b2d      	ldr	r3, [pc, #180]	; (800ad04 <__mdiff+0x108>)
 800ac4e:	4602      	mov	r2, r0
 800ac50:	f44f 7110 	mov.w	r1, #576	; 0x240
 800ac54:	e7e6      	b.n	800ac24 <__mdiff+0x28>
 800ac56:	693e      	ldr	r6, [r7, #16]
 800ac58:	60c5      	str	r5, [r0, #12]
 800ac5a:	6925      	ldr	r5, [r4, #16]
 800ac5c:	f107 0114 	add.w	r1, r7, #20
 800ac60:	f104 0914 	add.w	r9, r4, #20
 800ac64:	f100 0e14 	add.w	lr, r0, #20
 800ac68:	f107 0210 	add.w	r2, r7, #16
 800ac6c:	eb01 0c86 	add.w	ip, r1, r6, lsl #2
 800ac70:	eb09 0585 	add.w	r5, r9, r5, lsl #2
 800ac74:	46f2      	mov	sl, lr
 800ac76:	2700      	movs	r7, #0
 800ac78:	f859 3b04 	ldr.w	r3, [r9], #4
 800ac7c:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800ac80:	fa1f f883 	uxth.w	r8, r3
 800ac84:	fa17 f78b 	uxtah	r7, r7, fp
 800ac88:	0c1b      	lsrs	r3, r3, #16
 800ac8a:	eba7 0808 	sub.w	r8, r7, r8
 800ac8e:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800ac92:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800ac96:	fa1f f888 	uxth.w	r8, r8
 800ac9a:	141f      	asrs	r7, r3, #16
 800ac9c:	454d      	cmp	r5, r9
 800ac9e:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800aca2:	f84a 3b04 	str.w	r3, [sl], #4
 800aca6:	d8e7      	bhi.n	800ac78 <__mdiff+0x7c>
 800aca8:	1b2b      	subs	r3, r5, r4
 800acaa:	3b15      	subs	r3, #21
 800acac:	f023 0303 	bic.w	r3, r3, #3
 800acb0:	3304      	adds	r3, #4
 800acb2:	3415      	adds	r4, #21
 800acb4:	42a5      	cmp	r5, r4
 800acb6:	bf38      	it	cc
 800acb8:	2304      	movcc	r3, #4
 800acba:	4419      	add	r1, r3
 800acbc:	4473      	add	r3, lr
 800acbe:	469e      	mov	lr, r3
 800acc0:	460d      	mov	r5, r1
 800acc2:	4565      	cmp	r5, ip
 800acc4:	d30e      	bcc.n	800ace4 <__mdiff+0xe8>
 800acc6:	f10c 0203 	add.w	r2, ip, #3
 800acca:	1a52      	subs	r2, r2, r1
 800accc:	f022 0203 	bic.w	r2, r2, #3
 800acd0:	3903      	subs	r1, #3
 800acd2:	458c      	cmp	ip, r1
 800acd4:	bf38      	it	cc
 800acd6:	2200      	movcc	r2, #0
 800acd8:	441a      	add	r2, r3
 800acda:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 800acde:	b17b      	cbz	r3, 800ad00 <__mdiff+0x104>
 800ace0:	6106      	str	r6, [r0, #16]
 800ace2:	e7a5      	b.n	800ac30 <__mdiff+0x34>
 800ace4:	f855 8b04 	ldr.w	r8, [r5], #4
 800ace8:	fa17 f488 	uxtah	r4, r7, r8
 800acec:	1422      	asrs	r2, r4, #16
 800acee:	eb02 4218 	add.w	r2, r2, r8, lsr #16
 800acf2:	b2a4      	uxth	r4, r4
 800acf4:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 800acf8:	f84e 4b04 	str.w	r4, [lr], #4
 800acfc:	1417      	asrs	r7, r2, #16
 800acfe:	e7e0      	b.n	800acc2 <__mdiff+0xc6>
 800ad00:	3e01      	subs	r6, #1
 800ad02:	e7ea      	b.n	800acda <__mdiff+0xde>
 800ad04:	0800b713 	.word	0x0800b713
 800ad08:	0800b784 	.word	0x0800b784

0800ad0c <__d2b>:
 800ad0c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800ad10:	4689      	mov	r9, r1
 800ad12:	2101      	movs	r1, #1
 800ad14:	ec57 6b10 	vmov	r6, r7, d0
 800ad18:	4690      	mov	r8, r2
 800ad1a:	f7ff fcd5 	bl	800a6c8 <_Balloc>
 800ad1e:	4604      	mov	r4, r0
 800ad20:	b930      	cbnz	r0, 800ad30 <__d2b+0x24>
 800ad22:	4602      	mov	r2, r0
 800ad24:	4b25      	ldr	r3, [pc, #148]	; (800adbc <__d2b+0xb0>)
 800ad26:	4826      	ldr	r0, [pc, #152]	; (800adc0 <__d2b+0xb4>)
 800ad28:	f240 310a 	movw	r1, #778	; 0x30a
 800ad2c:	f000 fac4 	bl	800b2b8 <__assert_func>
 800ad30:	f3c7 550a 	ubfx	r5, r7, #20, #11
 800ad34:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800ad38:	bb35      	cbnz	r5, 800ad88 <__d2b+0x7c>
 800ad3a:	2e00      	cmp	r6, #0
 800ad3c:	9301      	str	r3, [sp, #4]
 800ad3e:	d028      	beq.n	800ad92 <__d2b+0x86>
 800ad40:	4668      	mov	r0, sp
 800ad42:	9600      	str	r6, [sp, #0]
 800ad44:	f7ff fd8c 	bl	800a860 <__lo0bits>
 800ad48:	9900      	ldr	r1, [sp, #0]
 800ad4a:	b300      	cbz	r0, 800ad8e <__d2b+0x82>
 800ad4c:	9a01      	ldr	r2, [sp, #4]
 800ad4e:	f1c0 0320 	rsb	r3, r0, #32
 800ad52:	fa02 f303 	lsl.w	r3, r2, r3
 800ad56:	430b      	orrs	r3, r1
 800ad58:	40c2      	lsrs	r2, r0
 800ad5a:	6163      	str	r3, [r4, #20]
 800ad5c:	9201      	str	r2, [sp, #4]
 800ad5e:	9b01      	ldr	r3, [sp, #4]
 800ad60:	61a3      	str	r3, [r4, #24]
 800ad62:	2b00      	cmp	r3, #0
 800ad64:	bf14      	ite	ne
 800ad66:	2202      	movne	r2, #2
 800ad68:	2201      	moveq	r2, #1
 800ad6a:	6122      	str	r2, [r4, #16]
 800ad6c:	b1d5      	cbz	r5, 800ada4 <__d2b+0x98>
 800ad6e:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800ad72:	4405      	add	r5, r0
 800ad74:	f8c9 5000 	str.w	r5, [r9]
 800ad78:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800ad7c:	f8c8 0000 	str.w	r0, [r8]
 800ad80:	4620      	mov	r0, r4
 800ad82:	b003      	add	sp, #12
 800ad84:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800ad88:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800ad8c:	e7d5      	b.n	800ad3a <__d2b+0x2e>
 800ad8e:	6161      	str	r1, [r4, #20]
 800ad90:	e7e5      	b.n	800ad5e <__d2b+0x52>
 800ad92:	a801      	add	r0, sp, #4
 800ad94:	f7ff fd64 	bl	800a860 <__lo0bits>
 800ad98:	9b01      	ldr	r3, [sp, #4]
 800ad9a:	6163      	str	r3, [r4, #20]
 800ad9c:	2201      	movs	r2, #1
 800ad9e:	6122      	str	r2, [r4, #16]
 800ada0:	3020      	adds	r0, #32
 800ada2:	e7e3      	b.n	800ad6c <__d2b+0x60>
 800ada4:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800ada8:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800adac:	f8c9 0000 	str.w	r0, [r9]
 800adb0:	6918      	ldr	r0, [r3, #16]
 800adb2:	f7ff fd35 	bl	800a820 <__hi0bits>
 800adb6:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800adba:	e7df      	b.n	800ad7c <__d2b+0x70>
 800adbc:	0800b713 	.word	0x0800b713
 800adc0:	0800b784 	.word	0x0800b784

0800adc4 <_calloc_r>:
 800adc4:	b513      	push	{r0, r1, r4, lr}
 800adc6:	434a      	muls	r2, r1
 800adc8:	4611      	mov	r1, r2
 800adca:	9201      	str	r2, [sp, #4]
 800adcc:	f000 f85a 	bl	800ae84 <_malloc_r>
 800add0:	4604      	mov	r4, r0
 800add2:	b118      	cbz	r0, 800addc <_calloc_r+0x18>
 800add4:	9a01      	ldr	r2, [sp, #4]
 800add6:	2100      	movs	r1, #0
 800add8:	f7fd fe10 	bl	80089fc <memset>
 800addc:	4620      	mov	r0, r4
 800adde:	b002      	add	sp, #8
 800ade0:	bd10      	pop	{r4, pc}
	...

0800ade4 <_free_r>:
 800ade4:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800ade6:	2900      	cmp	r1, #0
 800ade8:	d048      	beq.n	800ae7c <_free_r+0x98>
 800adea:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800adee:	9001      	str	r0, [sp, #4]
 800adf0:	2b00      	cmp	r3, #0
 800adf2:	f1a1 0404 	sub.w	r4, r1, #4
 800adf6:	bfb8      	it	lt
 800adf8:	18e4      	addlt	r4, r4, r3
 800adfa:	f000 fae3 	bl	800b3c4 <__malloc_lock>
 800adfe:	4a20      	ldr	r2, [pc, #128]	; (800ae80 <_free_r+0x9c>)
 800ae00:	9801      	ldr	r0, [sp, #4]
 800ae02:	6813      	ldr	r3, [r2, #0]
 800ae04:	4615      	mov	r5, r2
 800ae06:	b933      	cbnz	r3, 800ae16 <_free_r+0x32>
 800ae08:	6063      	str	r3, [r4, #4]
 800ae0a:	6014      	str	r4, [r2, #0]
 800ae0c:	b003      	add	sp, #12
 800ae0e:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800ae12:	f000 badd 	b.w	800b3d0 <__malloc_unlock>
 800ae16:	42a3      	cmp	r3, r4
 800ae18:	d90b      	bls.n	800ae32 <_free_r+0x4e>
 800ae1a:	6821      	ldr	r1, [r4, #0]
 800ae1c:	1862      	adds	r2, r4, r1
 800ae1e:	4293      	cmp	r3, r2
 800ae20:	bf04      	itt	eq
 800ae22:	681a      	ldreq	r2, [r3, #0]
 800ae24:	685b      	ldreq	r3, [r3, #4]
 800ae26:	6063      	str	r3, [r4, #4]
 800ae28:	bf04      	itt	eq
 800ae2a:	1852      	addeq	r2, r2, r1
 800ae2c:	6022      	streq	r2, [r4, #0]
 800ae2e:	602c      	str	r4, [r5, #0]
 800ae30:	e7ec      	b.n	800ae0c <_free_r+0x28>
 800ae32:	461a      	mov	r2, r3
 800ae34:	685b      	ldr	r3, [r3, #4]
 800ae36:	b10b      	cbz	r3, 800ae3c <_free_r+0x58>
 800ae38:	42a3      	cmp	r3, r4
 800ae3a:	d9fa      	bls.n	800ae32 <_free_r+0x4e>
 800ae3c:	6811      	ldr	r1, [r2, #0]
 800ae3e:	1855      	adds	r5, r2, r1
 800ae40:	42a5      	cmp	r5, r4
 800ae42:	d10b      	bne.n	800ae5c <_free_r+0x78>
 800ae44:	6824      	ldr	r4, [r4, #0]
 800ae46:	4421      	add	r1, r4
 800ae48:	1854      	adds	r4, r2, r1
 800ae4a:	42a3      	cmp	r3, r4
 800ae4c:	6011      	str	r1, [r2, #0]
 800ae4e:	d1dd      	bne.n	800ae0c <_free_r+0x28>
 800ae50:	681c      	ldr	r4, [r3, #0]
 800ae52:	685b      	ldr	r3, [r3, #4]
 800ae54:	6053      	str	r3, [r2, #4]
 800ae56:	4421      	add	r1, r4
 800ae58:	6011      	str	r1, [r2, #0]
 800ae5a:	e7d7      	b.n	800ae0c <_free_r+0x28>
 800ae5c:	d902      	bls.n	800ae64 <_free_r+0x80>
 800ae5e:	230c      	movs	r3, #12
 800ae60:	6003      	str	r3, [r0, #0]
 800ae62:	e7d3      	b.n	800ae0c <_free_r+0x28>
 800ae64:	6825      	ldr	r5, [r4, #0]
 800ae66:	1961      	adds	r1, r4, r5
 800ae68:	428b      	cmp	r3, r1
 800ae6a:	bf04      	itt	eq
 800ae6c:	6819      	ldreq	r1, [r3, #0]
 800ae6e:	685b      	ldreq	r3, [r3, #4]
 800ae70:	6063      	str	r3, [r4, #4]
 800ae72:	bf04      	itt	eq
 800ae74:	1949      	addeq	r1, r1, r5
 800ae76:	6021      	streq	r1, [r4, #0]
 800ae78:	6054      	str	r4, [r2, #4]
 800ae7a:	e7c7      	b.n	800ae0c <_free_r+0x28>
 800ae7c:	b003      	add	sp, #12
 800ae7e:	bd30      	pop	{r4, r5, pc}
 800ae80:	20002370 	.word	0x20002370

0800ae84 <_malloc_r>:
 800ae84:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ae86:	1ccd      	adds	r5, r1, #3
 800ae88:	f025 0503 	bic.w	r5, r5, #3
 800ae8c:	3508      	adds	r5, #8
 800ae8e:	2d0c      	cmp	r5, #12
 800ae90:	bf38      	it	cc
 800ae92:	250c      	movcc	r5, #12
 800ae94:	2d00      	cmp	r5, #0
 800ae96:	4606      	mov	r6, r0
 800ae98:	db01      	blt.n	800ae9e <_malloc_r+0x1a>
 800ae9a:	42a9      	cmp	r1, r5
 800ae9c:	d903      	bls.n	800aea6 <_malloc_r+0x22>
 800ae9e:	230c      	movs	r3, #12
 800aea0:	6033      	str	r3, [r6, #0]
 800aea2:	2000      	movs	r0, #0
 800aea4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800aea6:	f000 fa8d 	bl	800b3c4 <__malloc_lock>
 800aeaa:	4921      	ldr	r1, [pc, #132]	; (800af30 <_malloc_r+0xac>)
 800aeac:	680a      	ldr	r2, [r1, #0]
 800aeae:	4614      	mov	r4, r2
 800aeb0:	b99c      	cbnz	r4, 800aeda <_malloc_r+0x56>
 800aeb2:	4f20      	ldr	r7, [pc, #128]	; (800af34 <_malloc_r+0xb0>)
 800aeb4:	683b      	ldr	r3, [r7, #0]
 800aeb6:	b923      	cbnz	r3, 800aec2 <_malloc_r+0x3e>
 800aeb8:	4621      	mov	r1, r4
 800aeba:	4630      	mov	r0, r6
 800aebc:	f000 f996 	bl	800b1ec <_sbrk_r>
 800aec0:	6038      	str	r0, [r7, #0]
 800aec2:	4629      	mov	r1, r5
 800aec4:	4630      	mov	r0, r6
 800aec6:	f000 f991 	bl	800b1ec <_sbrk_r>
 800aeca:	1c43      	adds	r3, r0, #1
 800aecc:	d123      	bne.n	800af16 <_malloc_r+0x92>
 800aece:	230c      	movs	r3, #12
 800aed0:	6033      	str	r3, [r6, #0]
 800aed2:	4630      	mov	r0, r6
 800aed4:	f000 fa7c 	bl	800b3d0 <__malloc_unlock>
 800aed8:	e7e3      	b.n	800aea2 <_malloc_r+0x1e>
 800aeda:	6823      	ldr	r3, [r4, #0]
 800aedc:	1b5b      	subs	r3, r3, r5
 800aede:	d417      	bmi.n	800af10 <_malloc_r+0x8c>
 800aee0:	2b0b      	cmp	r3, #11
 800aee2:	d903      	bls.n	800aeec <_malloc_r+0x68>
 800aee4:	6023      	str	r3, [r4, #0]
 800aee6:	441c      	add	r4, r3
 800aee8:	6025      	str	r5, [r4, #0]
 800aeea:	e004      	b.n	800aef6 <_malloc_r+0x72>
 800aeec:	6863      	ldr	r3, [r4, #4]
 800aeee:	42a2      	cmp	r2, r4
 800aef0:	bf0c      	ite	eq
 800aef2:	600b      	streq	r3, [r1, #0]
 800aef4:	6053      	strne	r3, [r2, #4]
 800aef6:	4630      	mov	r0, r6
 800aef8:	f000 fa6a 	bl	800b3d0 <__malloc_unlock>
 800aefc:	f104 000b 	add.w	r0, r4, #11
 800af00:	1d23      	adds	r3, r4, #4
 800af02:	f020 0007 	bic.w	r0, r0, #7
 800af06:	1ac2      	subs	r2, r0, r3
 800af08:	d0cc      	beq.n	800aea4 <_malloc_r+0x20>
 800af0a:	1a1b      	subs	r3, r3, r0
 800af0c:	50a3      	str	r3, [r4, r2]
 800af0e:	e7c9      	b.n	800aea4 <_malloc_r+0x20>
 800af10:	4622      	mov	r2, r4
 800af12:	6864      	ldr	r4, [r4, #4]
 800af14:	e7cc      	b.n	800aeb0 <_malloc_r+0x2c>
 800af16:	1cc4      	adds	r4, r0, #3
 800af18:	f024 0403 	bic.w	r4, r4, #3
 800af1c:	42a0      	cmp	r0, r4
 800af1e:	d0e3      	beq.n	800aee8 <_malloc_r+0x64>
 800af20:	1a21      	subs	r1, r4, r0
 800af22:	4630      	mov	r0, r6
 800af24:	f000 f962 	bl	800b1ec <_sbrk_r>
 800af28:	3001      	adds	r0, #1
 800af2a:	d1dd      	bne.n	800aee8 <_malloc_r+0x64>
 800af2c:	e7cf      	b.n	800aece <_malloc_r+0x4a>
 800af2e:	bf00      	nop
 800af30:	20002370 	.word	0x20002370
 800af34:	20002374 	.word	0x20002374

0800af38 <__sfputc_r>:
 800af38:	6893      	ldr	r3, [r2, #8]
 800af3a:	3b01      	subs	r3, #1
 800af3c:	2b00      	cmp	r3, #0
 800af3e:	b410      	push	{r4}
 800af40:	6093      	str	r3, [r2, #8]
 800af42:	da08      	bge.n	800af56 <__sfputc_r+0x1e>
 800af44:	6994      	ldr	r4, [r2, #24]
 800af46:	42a3      	cmp	r3, r4
 800af48:	db01      	blt.n	800af4e <__sfputc_r+0x16>
 800af4a:	290a      	cmp	r1, #10
 800af4c:	d103      	bne.n	800af56 <__sfputc_r+0x1e>
 800af4e:	f85d 4b04 	ldr.w	r4, [sp], #4
 800af52:	f7fe ba53 	b.w	80093fc <__swbuf_r>
 800af56:	6813      	ldr	r3, [r2, #0]
 800af58:	1c58      	adds	r0, r3, #1
 800af5a:	6010      	str	r0, [r2, #0]
 800af5c:	7019      	strb	r1, [r3, #0]
 800af5e:	4608      	mov	r0, r1
 800af60:	f85d 4b04 	ldr.w	r4, [sp], #4
 800af64:	4770      	bx	lr

0800af66 <__sfputs_r>:
 800af66:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800af68:	4606      	mov	r6, r0
 800af6a:	460f      	mov	r7, r1
 800af6c:	4614      	mov	r4, r2
 800af6e:	18d5      	adds	r5, r2, r3
 800af70:	42ac      	cmp	r4, r5
 800af72:	d101      	bne.n	800af78 <__sfputs_r+0x12>
 800af74:	2000      	movs	r0, #0
 800af76:	e007      	b.n	800af88 <__sfputs_r+0x22>
 800af78:	f814 1b01 	ldrb.w	r1, [r4], #1
 800af7c:	463a      	mov	r2, r7
 800af7e:	4630      	mov	r0, r6
 800af80:	f7ff ffda 	bl	800af38 <__sfputc_r>
 800af84:	1c43      	adds	r3, r0, #1
 800af86:	d1f3      	bne.n	800af70 <__sfputs_r+0xa>
 800af88:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800af8c <_vfiprintf_r>:
 800af8c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800af90:	460d      	mov	r5, r1
 800af92:	b09d      	sub	sp, #116	; 0x74
 800af94:	4614      	mov	r4, r2
 800af96:	4698      	mov	r8, r3
 800af98:	4606      	mov	r6, r0
 800af9a:	b118      	cbz	r0, 800afa4 <_vfiprintf_r+0x18>
 800af9c:	6983      	ldr	r3, [r0, #24]
 800af9e:	b90b      	cbnz	r3, 800afa4 <_vfiprintf_r+0x18>
 800afa0:	f7ff fa80 	bl	800a4a4 <__sinit>
 800afa4:	4b89      	ldr	r3, [pc, #548]	; (800b1cc <_vfiprintf_r+0x240>)
 800afa6:	429d      	cmp	r5, r3
 800afa8:	d11b      	bne.n	800afe2 <_vfiprintf_r+0x56>
 800afaa:	6875      	ldr	r5, [r6, #4]
 800afac:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800afae:	07d9      	lsls	r1, r3, #31
 800afb0:	d405      	bmi.n	800afbe <_vfiprintf_r+0x32>
 800afb2:	89ab      	ldrh	r3, [r5, #12]
 800afb4:	059a      	lsls	r2, r3, #22
 800afb6:	d402      	bmi.n	800afbe <_vfiprintf_r+0x32>
 800afb8:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800afba:	f7ff fb16 	bl	800a5ea <__retarget_lock_acquire_recursive>
 800afbe:	89ab      	ldrh	r3, [r5, #12]
 800afc0:	071b      	lsls	r3, r3, #28
 800afc2:	d501      	bpl.n	800afc8 <_vfiprintf_r+0x3c>
 800afc4:	692b      	ldr	r3, [r5, #16]
 800afc6:	b9eb      	cbnz	r3, 800b004 <_vfiprintf_r+0x78>
 800afc8:	4629      	mov	r1, r5
 800afca:	4630      	mov	r0, r6
 800afcc:	f7fe fa68 	bl	80094a0 <__swsetup_r>
 800afd0:	b1c0      	cbz	r0, 800b004 <_vfiprintf_r+0x78>
 800afd2:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800afd4:	07dc      	lsls	r4, r3, #31
 800afd6:	d50e      	bpl.n	800aff6 <_vfiprintf_r+0x6a>
 800afd8:	f04f 30ff 	mov.w	r0, #4294967295
 800afdc:	b01d      	add	sp, #116	; 0x74
 800afde:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800afe2:	4b7b      	ldr	r3, [pc, #492]	; (800b1d0 <_vfiprintf_r+0x244>)
 800afe4:	429d      	cmp	r5, r3
 800afe6:	d101      	bne.n	800afec <_vfiprintf_r+0x60>
 800afe8:	68b5      	ldr	r5, [r6, #8]
 800afea:	e7df      	b.n	800afac <_vfiprintf_r+0x20>
 800afec:	4b79      	ldr	r3, [pc, #484]	; (800b1d4 <_vfiprintf_r+0x248>)
 800afee:	429d      	cmp	r5, r3
 800aff0:	bf08      	it	eq
 800aff2:	68f5      	ldreq	r5, [r6, #12]
 800aff4:	e7da      	b.n	800afac <_vfiprintf_r+0x20>
 800aff6:	89ab      	ldrh	r3, [r5, #12]
 800aff8:	0598      	lsls	r0, r3, #22
 800affa:	d4ed      	bmi.n	800afd8 <_vfiprintf_r+0x4c>
 800affc:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800affe:	f7ff faf5 	bl	800a5ec <__retarget_lock_release_recursive>
 800b002:	e7e9      	b.n	800afd8 <_vfiprintf_r+0x4c>
 800b004:	2300      	movs	r3, #0
 800b006:	9309      	str	r3, [sp, #36]	; 0x24
 800b008:	2320      	movs	r3, #32
 800b00a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800b00e:	f8cd 800c 	str.w	r8, [sp, #12]
 800b012:	2330      	movs	r3, #48	; 0x30
 800b014:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800b1d8 <_vfiprintf_r+0x24c>
 800b018:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800b01c:	f04f 0901 	mov.w	r9, #1
 800b020:	4623      	mov	r3, r4
 800b022:	469a      	mov	sl, r3
 800b024:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b028:	b10a      	cbz	r2, 800b02e <_vfiprintf_r+0xa2>
 800b02a:	2a25      	cmp	r2, #37	; 0x25
 800b02c:	d1f9      	bne.n	800b022 <_vfiprintf_r+0x96>
 800b02e:	ebba 0b04 	subs.w	fp, sl, r4
 800b032:	d00b      	beq.n	800b04c <_vfiprintf_r+0xc0>
 800b034:	465b      	mov	r3, fp
 800b036:	4622      	mov	r2, r4
 800b038:	4629      	mov	r1, r5
 800b03a:	4630      	mov	r0, r6
 800b03c:	f7ff ff93 	bl	800af66 <__sfputs_r>
 800b040:	3001      	adds	r0, #1
 800b042:	f000 80aa 	beq.w	800b19a <_vfiprintf_r+0x20e>
 800b046:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800b048:	445a      	add	r2, fp
 800b04a:	9209      	str	r2, [sp, #36]	; 0x24
 800b04c:	f89a 3000 	ldrb.w	r3, [sl]
 800b050:	2b00      	cmp	r3, #0
 800b052:	f000 80a2 	beq.w	800b19a <_vfiprintf_r+0x20e>
 800b056:	2300      	movs	r3, #0
 800b058:	f04f 32ff 	mov.w	r2, #4294967295
 800b05c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800b060:	f10a 0a01 	add.w	sl, sl, #1
 800b064:	9304      	str	r3, [sp, #16]
 800b066:	9307      	str	r3, [sp, #28]
 800b068:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800b06c:	931a      	str	r3, [sp, #104]	; 0x68
 800b06e:	4654      	mov	r4, sl
 800b070:	2205      	movs	r2, #5
 800b072:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b076:	4858      	ldr	r0, [pc, #352]	; (800b1d8 <_vfiprintf_r+0x24c>)
 800b078:	f7f5 f8b2 	bl	80001e0 <memchr>
 800b07c:	9a04      	ldr	r2, [sp, #16]
 800b07e:	b9d8      	cbnz	r0, 800b0b8 <_vfiprintf_r+0x12c>
 800b080:	06d1      	lsls	r1, r2, #27
 800b082:	bf44      	itt	mi
 800b084:	2320      	movmi	r3, #32
 800b086:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800b08a:	0713      	lsls	r3, r2, #28
 800b08c:	bf44      	itt	mi
 800b08e:	232b      	movmi	r3, #43	; 0x2b
 800b090:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800b094:	f89a 3000 	ldrb.w	r3, [sl]
 800b098:	2b2a      	cmp	r3, #42	; 0x2a
 800b09a:	d015      	beq.n	800b0c8 <_vfiprintf_r+0x13c>
 800b09c:	9a07      	ldr	r2, [sp, #28]
 800b09e:	4654      	mov	r4, sl
 800b0a0:	2000      	movs	r0, #0
 800b0a2:	f04f 0c0a 	mov.w	ip, #10
 800b0a6:	4621      	mov	r1, r4
 800b0a8:	f811 3b01 	ldrb.w	r3, [r1], #1
 800b0ac:	3b30      	subs	r3, #48	; 0x30
 800b0ae:	2b09      	cmp	r3, #9
 800b0b0:	d94e      	bls.n	800b150 <_vfiprintf_r+0x1c4>
 800b0b2:	b1b0      	cbz	r0, 800b0e2 <_vfiprintf_r+0x156>
 800b0b4:	9207      	str	r2, [sp, #28]
 800b0b6:	e014      	b.n	800b0e2 <_vfiprintf_r+0x156>
 800b0b8:	eba0 0308 	sub.w	r3, r0, r8
 800b0bc:	fa09 f303 	lsl.w	r3, r9, r3
 800b0c0:	4313      	orrs	r3, r2
 800b0c2:	9304      	str	r3, [sp, #16]
 800b0c4:	46a2      	mov	sl, r4
 800b0c6:	e7d2      	b.n	800b06e <_vfiprintf_r+0xe2>
 800b0c8:	9b03      	ldr	r3, [sp, #12]
 800b0ca:	1d19      	adds	r1, r3, #4
 800b0cc:	681b      	ldr	r3, [r3, #0]
 800b0ce:	9103      	str	r1, [sp, #12]
 800b0d0:	2b00      	cmp	r3, #0
 800b0d2:	bfbb      	ittet	lt
 800b0d4:	425b      	neglt	r3, r3
 800b0d6:	f042 0202 	orrlt.w	r2, r2, #2
 800b0da:	9307      	strge	r3, [sp, #28]
 800b0dc:	9307      	strlt	r3, [sp, #28]
 800b0de:	bfb8      	it	lt
 800b0e0:	9204      	strlt	r2, [sp, #16]
 800b0e2:	7823      	ldrb	r3, [r4, #0]
 800b0e4:	2b2e      	cmp	r3, #46	; 0x2e
 800b0e6:	d10c      	bne.n	800b102 <_vfiprintf_r+0x176>
 800b0e8:	7863      	ldrb	r3, [r4, #1]
 800b0ea:	2b2a      	cmp	r3, #42	; 0x2a
 800b0ec:	d135      	bne.n	800b15a <_vfiprintf_r+0x1ce>
 800b0ee:	9b03      	ldr	r3, [sp, #12]
 800b0f0:	1d1a      	adds	r2, r3, #4
 800b0f2:	681b      	ldr	r3, [r3, #0]
 800b0f4:	9203      	str	r2, [sp, #12]
 800b0f6:	2b00      	cmp	r3, #0
 800b0f8:	bfb8      	it	lt
 800b0fa:	f04f 33ff 	movlt.w	r3, #4294967295
 800b0fe:	3402      	adds	r4, #2
 800b100:	9305      	str	r3, [sp, #20]
 800b102:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800b1e8 <_vfiprintf_r+0x25c>
 800b106:	7821      	ldrb	r1, [r4, #0]
 800b108:	2203      	movs	r2, #3
 800b10a:	4650      	mov	r0, sl
 800b10c:	f7f5 f868 	bl	80001e0 <memchr>
 800b110:	b140      	cbz	r0, 800b124 <_vfiprintf_r+0x198>
 800b112:	2340      	movs	r3, #64	; 0x40
 800b114:	eba0 000a 	sub.w	r0, r0, sl
 800b118:	fa03 f000 	lsl.w	r0, r3, r0
 800b11c:	9b04      	ldr	r3, [sp, #16]
 800b11e:	4303      	orrs	r3, r0
 800b120:	3401      	adds	r4, #1
 800b122:	9304      	str	r3, [sp, #16]
 800b124:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b128:	482c      	ldr	r0, [pc, #176]	; (800b1dc <_vfiprintf_r+0x250>)
 800b12a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800b12e:	2206      	movs	r2, #6
 800b130:	f7f5 f856 	bl	80001e0 <memchr>
 800b134:	2800      	cmp	r0, #0
 800b136:	d03f      	beq.n	800b1b8 <_vfiprintf_r+0x22c>
 800b138:	4b29      	ldr	r3, [pc, #164]	; (800b1e0 <_vfiprintf_r+0x254>)
 800b13a:	bb1b      	cbnz	r3, 800b184 <_vfiprintf_r+0x1f8>
 800b13c:	9b03      	ldr	r3, [sp, #12]
 800b13e:	3307      	adds	r3, #7
 800b140:	f023 0307 	bic.w	r3, r3, #7
 800b144:	3308      	adds	r3, #8
 800b146:	9303      	str	r3, [sp, #12]
 800b148:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b14a:	443b      	add	r3, r7
 800b14c:	9309      	str	r3, [sp, #36]	; 0x24
 800b14e:	e767      	b.n	800b020 <_vfiprintf_r+0x94>
 800b150:	fb0c 3202 	mla	r2, ip, r2, r3
 800b154:	460c      	mov	r4, r1
 800b156:	2001      	movs	r0, #1
 800b158:	e7a5      	b.n	800b0a6 <_vfiprintf_r+0x11a>
 800b15a:	2300      	movs	r3, #0
 800b15c:	3401      	adds	r4, #1
 800b15e:	9305      	str	r3, [sp, #20]
 800b160:	4619      	mov	r1, r3
 800b162:	f04f 0c0a 	mov.w	ip, #10
 800b166:	4620      	mov	r0, r4
 800b168:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b16c:	3a30      	subs	r2, #48	; 0x30
 800b16e:	2a09      	cmp	r2, #9
 800b170:	d903      	bls.n	800b17a <_vfiprintf_r+0x1ee>
 800b172:	2b00      	cmp	r3, #0
 800b174:	d0c5      	beq.n	800b102 <_vfiprintf_r+0x176>
 800b176:	9105      	str	r1, [sp, #20]
 800b178:	e7c3      	b.n	800b102 <_vfiprintf_r+0x176>
 800b17a:	fb0c 2101 	mla	r1, ip, r1, r2
 800b17e:	4604      	mov	r4, r0
 800b180:	2301      	movs	r3, #1
 800b182:	e7f0      	b.n	800b166 <_vfiprintf_r+0x1da>
 800b184:	ab03      	add	r3, sp, #12
 800b186:	9300      	str	r3, [sp, #0]
 800b188:	462a      	mov	r2, r5
 800b18a:	4b16      	ldr	r3, [pc, #88]	; (800b1e4 <_vfiprintf_r+0x258>)
 800b18c:	a904      	add	r1, sp, #16
 800b18e:	4630      	mov	r0, r6
 800b190:	f7fd fcdc 	bl	8008b4c <_printf_float>
 800b194:	4607      	mov	r7, r0
 800b196:	1c78      	adds	r0, r7, #1
 800b198:	d1d6      	bne.n	800b148 <_vfiprintf_r+0x1bc>
 800b19a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800b19c:	07d9      	lsls	r1, r3, #31
 800b19e:	d405      	bmi.n	800b1ac <_vfiprintf_r+0x220>
 800b1a0:	89ab      	ldrh	r3, [r5, #12]
 800b1a2:	059a      	lsls	r2, r3, #22
 800b1a4:	d402      	bmi.n	800b1ac <_vfiprintf_r+0x220>
 800b1a6:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800b1a8:	f7ff fa20 	bl	800a5ec <__retarget_lock_release_recursive>
 800b1ac:	89ab      	ldrh	r3, [r5, #12]
 800b1ae:	065b      	lsls	r3, r3, #25
 800b1b0:	f53f af12 	bmi.w	800afd8 <_vfiprintf_r+0x4c>
 800b1b4:	9809      	ldr	r0, [sp, #36]	; 0x24
 800b1b6:	e711      	b.n	800afdc <_vfiprintf_r+0x50>
 800b1b8:	ab03      	add	r3, sp, #12
 800b1ba:	9300      	str	r3, [sp, #0]
 800b1bc:	462a      	mov	r2, r5
 800b1be:	4b09      	ldr	r3, [pc, #36]	; (800b1e4 <_vfiprintf_r+0x258>)
 800b1c0:	a904      	add	r1, sp, #16
 800b1c2:	4630      	mov	r0, r6
 800b1c4:	f7fd ff66 	bl	8009094 <_printf_i>
 800b1c8:	e7e4      	b.n	800b194 <_vfiprintf_r+0x208>
 800b1ca:	bf00      	nop
 800b1cc:	0800b744 	.word	0x0800b744
 800b1d0:	0800b764 	.word	0x0800b764
 800b1d4:	0800b724 	.word	0x0800b724
 800b1d8:	0800b8e4 	.word	0x0800b8e4
 800b1dc:	0800b8ee 	.word	0x0800b8ee
 800b1e0:	08008b4d 	.word	0x08008b4d
 800b1e4:	0800af67 	.word	0x0800af67
 800b1e8:	0800b8ea 	.word	0x0800b8ea

0800b1ec <_sbrk_r>:
 800b1ec:	b538      	push	{r3, r4, r5, lr}
 800b1ee:	4d06      	ldr	r5, [pc, #24]	; (800b208 <_sbrk_r+0x1c>)
 800b1f0:	2300      	movs	r3, #0
 800b1f2:	4604      	mov	r4, r0
 800b1f4:	4608      	mov	r0, r1
 800b1f6:	602b      	str	r3, [r5, #0]
 800b1f8:	f7f6 fcca 	bl	8001b90 <_sbrk>
 800b1fc:	1c43      	adds	r3, r0, #1
 800b1fe:	d102      	bne.n	800b206 <_sbrk_r+0x1a>
 800b200:	682b      	ldr	r3, [r5, #0]
 800b202:	b103      	cbz	r3, 800b206 <_sbrk_r+0x1a>
 800b204:	6023      	str	r3, [r4, #0]
 800b206:	bd38      	pop	{r3, r4, r5, pc}
 800b208:	20002574 	.word	0x20002574

0800b20c <__sread>:
 800b20c:	b510      	push	{r4, lr}
 800b20e:	460c      	mov	r4, r1
 800b210:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b214:	f000 f8e2 	bl	800b3dc <_read_r>
 800b218:	2800      	cmp	r0, #0
 800b21a:	bfab      	itete	ge
 800b21c:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800b21e:	89a3      	ldrhlt	r3, [r4, #12]
 800b220:	181b      	addge	r3, r3, r0
 800b222:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800b226:	bfac      	ite	ge
 800b228:	6563      	strge	r3, [r4, #84]	; 0x54
 800b22a:	81a3      	strhlt	r3, [r4, #12]
 800b22c:	bd10      	pop	{r4, pc}

0800b22e <__swrite>:
 800b22e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b232:	461f      	mov	r7, r3
 800b234:	898b      	ldrh	r3, [r1, #12]
 800b236:	05db      	lsls	r3, r3, #23
 800b238:	4605      	mov	r5, r0
 800b23a:	460c      	mov	r4, r1
 800b23c:	4616      	mov	r6, r2
 800b23e:	d505      	bpl.n	800b24c <__swrite+0x1e>
 800b240:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b244:	2302      	movs	r3, #2
 800b246:	2200      	movs	r2, #0
 800b248:	f000 f898 	bl	800b37c <_lseek_r>
 800b24c:	89a3      	ldrh	r3, [r4, #12]
 800b24e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800b252:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800b256:	81a3      	strh	r3, [r4, #12]
 800b258:	4632      	mov	r2, r6
 800b25a:	463b      	mov	r3, r7
 800b25c:	4628      	mov	r0, r5
 800b25e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800b262:	f000 b817 	b.w	800b294 <_write_r>

0800b266 <__sseek>:
 800b266:	b510      	push	{r4, lr}
 800b268:	460c      	mov	r4, r1
 800b26a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b26e:	f000 f885 	bl	800b37c <_lseek_r>
 800b272:	1c43      	adds	r3, r0, #1
 800b274:	89a3      	ldrh	r3, [r4, #12]
 800b276:	bf15      	itete	ne
 800b278:	6560      	strne	r0, [r4, #84]	; 0x54
 800b27a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800b27e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800b282:	81a3      	strheq	r3, [r4, #12]
 800b284:	bf18      	it	ne
 800b286:	81a3      	strhne	r3, [r4, #12]
 800b288:	bd10      	pop	{r4, pc}

0800b28a <__sclose>:
 800b28a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b28e:	f000 b831 	b.w	800b2f4 <_close_r>
	...

0800b294 <_write_r>:
 800b294:	b538      	push	{r3, r4, r5, lr}
 800b296:	4d07      	ldr	r5, [pc, #28]	; (800b2b4 <_write_r+0x20>)
 800b298:	4604      	mov	r4, r0
 800b29a:	4608      	mov	r0, r1
 800b29c:	4611      	mov	r1, r2
 800b29e:	2200      	movs	r2, #0
 800b2a0:	602a      	str	r2, [r5, #0]
 800b2a2:	461a      	mov	r2, r3
 800b2a4:	f7f5 fc80 	bl	8000ba8 <_write>
 800b2a8:	1c43      	adds	r3, r0, #1
 800b2aa:	d102      	bne.n	800b2b2 <_write_r+0x1e>
 800b2ac:	682b      	ldr	r3, [r5, #0]
 800b2ae:	b103      	cbz	r3, 800b2b2 <_write_r+0x1e>
 800b2b0:	6023      	str	r3, [r4, #0]
 800b2b2:	bd38      	pop	{r3, r4, r5, pc}
 800b2b4:	20002574 	.word	0x20002574

0800b2b8 <__assert_func>:
 800b2b8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800b2ba:	4614      	mov	r4, r2
 800b2bc:	461a      	mov	r2, r3
 800b2be:	4b09      	ldr	r3, [pc, #36]	; (800b2e4 <__assert_func+0x2c>)
 800b2c0:	681b      	ldr	r3, [r3, #0]
 800b2c2:	4605      	mov	r5, r0
 800b2c4:	68d8      	ldr	r0, [r3, #12]
 800b2c6:	b14c      	cbz	r4, 800b2dc <__assert_func+0x24>
 800b2c8:	4b07      	ldr	r3, [pc, #28]	; (800b2e8 <__assert_func+0x30>)
 800b2ca:	9100      	str	r1, [sp, #0]
 800b2cc:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800b2d0:	4906      	ldr	r1, [pc, #24]	; (800b2ec <__assert_func+0x34>)
 800b2d2:	462b      	mov	r3, r5
 800b2d4:	f000 f81e 	bl	800b314 <fiprintf>
 800b2d8:	f000 f89f 	bl	800b41a <abort>
 800b2dc:	4b04      	ldr	r3, [pc, #16]	; (800b2f0 <__assert_func+0x38>)
 800b2de:	461c      	mov	r4, r3
 800b2e0:	e7f3      	b.n	800b2ca <__assert_func+0x12>
 800b2e2:	bf00      	nop
 800b2e4:	20000018 	.word	0x20000018
 800b2e8:	0800b8f5 	.word	0x0800b8f5
 800b2ec:	0800b902 	.word	0x0800b902
 800b2f0:	0800b930 	.word	0x0800b930

0800b2f4 <_close_r>:
 800b2f4:	b538      	push	{r3, r4, r5, lr}
 800b2f6:	4d06      	ldr	r5, [pc, #24]	; (800b310 <_close_r+0x1c>)
 800b2f8:	2300      	movs	r3, #0
 800b2fa:	4604      	mov	r4, r0
 800b2fc:	4608      	mov	r0, r1
 800b2fe:	602b      	str	r3, [r5, #0]
 800b300:	f7f6 fc12 	bl	8001b28 <_close>
 800b304:	1c43      	adds	r3, r0, #1
 800b306:	d102      	bne.n	800b30e <_close_r+0x1a>
 800b308:	682b      	ldr	r3, [r5, #0]
 800b30a:	b103      	cbz	r3, 800b30e <_close_r+0x1a>
 800b30c:	6023      	str	r3, [r4, #0]
 800b30e:	bd38      	pop	{r3, r4, r5, pc}
 800b310:	20002574 	.word	0x20002574

0800b314 <fiprintf>:
 800b314:	b40e      	push	{r1, r2, r3}
 800b316:	b503      	push	{r0, r1, lr}
 800b318:	4601      	mov	r1, r0
 800b31a:	ab03      	add	r3, sp, #12
 800b31c:	4805      	ldr	r0, [pc, #20]	; (800b334 <fiprintf+0x20>)
 800b31e:	f853 2b04 	ldr.w	r2, [r3], #4
 800b322:	6800      	ldr	r0, [r0, #0]
 800b324:	9301      	str	r3, [sp, #4]
 800b326:	f7ff fe31 	bl	800af8c <_vfiprintf_r>
 800b32a:	b002      	add	sp, #8
 800b32c:	f85d eb04 	ldr.w	lr, [sp], #4
 800b330:	b003      	add	sp, #12
 800b332:	4770      	bx	lr
 800b334:	20000018 	.word	0x20000018

0800b338 <_fstat_r>:
 800b338:	b538      	push	{r3, r4, r5, lr}
 800b33a:	4d07      	ldr	r5, [pc, #28]	; (800b358 <_fstat_r+0x20>)
 800b33c:	2300      	movs	r3, #0
 800b33e:	4604      	mov	r4, r0
 800b340:	4608      	mov	r0, r1
 800b342:	4611      	mov	r1, r2
 800b344:	602b      	str	r3, [r5, #0]
 800b346:	f7f6 fbfb 	bl	8001b40 <_fstat>
 800b34a:	1c43      	adds	r3, r0, #1
 800b34c:	d102      	bne.n	800b354 <_fstat_r+0x1c>
 800b34e:	682b      	ldr	r3, [r5, #0]
 800b350:	b103      	cbz	r3, 800b354 <_fstat_r+0x1c>
 800b352:	6023      	str	r3, [r4, #0]
 800b354:	bd38      	pop	{r3, r4, r5, pc}
 800b356:	bf00      	nop
 800b358:	20002574 	.word	0x20002574

0800b35c <_isatty_r>:
 800b35c:	b538      	push	{r3, r4, r5, lr}
 800b35e:	4d06      	ldr	r5, [pc, #24]	; (800b378 <_isatty_r+0x1c>)
 800b360:	2300      	movs	r3, #0
 800b362:	4604      	mov	r4, r0
 800b364:	4608      	mov	r0, r1
 800b366:	602b      	str	r3, [r5, #0]
 800b368:	f7f6 fbfa 	bl	8001b60 <_isatty>
 800b36c:	1c43      	adds	r3, r0, #1
 800b36e:	d102      	bne.n	800b376 <_isatty_r+0x1a>
 800b370:	682b      	ldr	r3, [r5, #0]
 800b372:	b103      	cbz	r3, 800b376 <_isatty_r+0x1a>
 800b374:	6023      	str	r3, [r4, #0]
 800b376:	bd38      	pop	{r3, r4, r5, pc}
 800b378:	20002574 	.word	0x20002574

0800b37c <_lseek_r>:
 800b37c:	b538      	push	{r3, r4, r5, lr}
 800b37e:	4d07      	ldr	r5, [pc, #28]	; (800b39c <_lseek_r+0x20>)
 800b380:	4604      	mov	r4, r0
 800b382:	4608      	mov	r0, r1
 800b384:	4611      	mov	r1, r2
 800b386:	2200      	movs	r2, #0
 800b388:	602a      	str	r2, [r5, #0]
 800b38a:	461a      	mov	r2, r3
 800b38c:	f7f6 fbf3 	bl	8001b76 <_lseek>
 800b390:	1c43      	adds	r3, r0, #1
 800b392:	d102      	bne.n	800b39a <_lseek_r+0x1e>
 800b394:	682b      	ldr	r3, [r5, #0]
 800b396:	b103      	cbz	r3, 800b39a <_lseek_r+0x1e>
 800b398:	6023      	str	r3, [r4, #0]
 800b39a:	bd38      	pop	{r3, r4, r5, pc}
 800b39c:	20002574 	.word	0x20002574

0800b3a0 <__ascii_mbtowc>:
 800b3a0:	b082      	sub	sp, #8
 800b3a2:	b901      	cbnz	r1, 800b3a6 <__ascii_mbtowc+0x6>
 800b3a4:	a901      	add	r1, sp, #4
 800b3a6:	b142      	cbz	r2, 800b3ba <__ascii_mbtowc+0x1a>
 800b3a8:	b14b      	cbz	r3, 800b3be <__ascii_mbtowc+0x1e>
 800b3aa:	7813      	ldrb	r3, [r2, #0]
 800b3ac:	600b      	str	r3, [r1, #0]
 800b3ae:	7812      	ldrb	r2, [r2, #0]
 800b3b0:	1e10      	subs	r0, r2, #0
 800b3b2:	bf18      	it	ne
 800b3b4:	2001      	movne	r0, #1
 800b3b6:	b002      	add	sp, #8
 800b3b8:	4770      	bx	lr
 800b3ba:	4610      	mov	r0, r2
 800b3bc:	e7fb      	b.n	800b3b6 <__ascii_mbtowc+0x16>
 800b3be:	f06f 0001 	mvn.w	r0, #1
 800b3c2:	e7f8      	b.n	800b3b6 <__ascii_mbtowc+0x16>

0800b3c4 <__malloc_lock>:
 800b3c4:	4801      	ldr	r0, [pc, #4]	; (800b3cc <__malloc_lock+0x8>)
 800b3c6:	f7ff b910 	b.w	800a5ea <__retarget_lock_acquire_recursive>
 800b3ca:	bf00      	nop
 800b3cc:	2000256c 	.word	0x2000256c

0800b3d0 <__malloc_unlock>:
 800b3d0:	4801      	ldr	r0, [pc, #4]	; (800b3d8 <__malloc_unlock+0x8>)
 800b3d2:	f7ff b90b 	b.w	800a5ec <__retarget_lock_release_recursive>
 800b3d6:	bf00      	nop
 800b3d8:	2000256c 	.word	0x2000256c

0800b3dc <_read_r>:
 800b3dc:	b538      	push	{r3, r4, r5, lr}
 800b3de:	4d07      	ldr	r5, [pc, #28]	; (800b3fc <_read_r+0x20>)
 800b3e0:	4604      	mov	r4, r0
 800b3e2:	4608      	mov	r0, r1
 800b3e4:	4611      	mov	r1, r2
 800b3e6:	2200      	movs	r2, #0
 800b3e8:	602a      	str	r2, [r5, #0]
 800b3ea:	461a      	mov	r2, r3
 800b3ec:	f7f6 fb7f 	bl	8001aee <_read>
 800b3f0:	1c43      	adds	r3, r0, #1
 800b3f2:	d102      	bne.n	800b3fa <_read_r+0x1e>
 800b3f4:	682b      	ldr	r3, [r5, #0]
 800b3f6:	b103      	cbz	r3, 800b3fa <_read_r+0x1e>
 800b3f8:	6023      	str	r3, [r4, #0]
 800b3fa:	bd38      	pop	{r3, r4, r5, pc}
 800b3fc:	20002574 	.word	0x20002574

0800b400 <__ascii_wctomb>:
 800b400:	b149      	cbz	r1, 800b416 <__ascii_wctomb+0x16>
 800b402:	2aff      	cmp	r2, #255	; 0xff
 800b404:	bf85      	ittet	hi
 800b406:	238a      	movhi	r3, #138	; 0x8a
 800b408:	6003      	strhi	r3, [r0, #0]
 800b40a:	700a      	strbls	r2, [r1, #0]
 800b40c:	f04f 30ff 	movhi.w	r0, #4294967295
 800b410:	bf98      	it	ls
 800b412:	2001      	movls	r0, #1
 800b414:	4770      	bx	lr
 800b416:	4608      	mov	r0, r1
 800b418:	4770      	bx	lr

0800b41a <abort>:
 800b41a:	b508      	push	{r3, lr}
 800b41c:	2006      	movs	r0, #6
 800b41e:	f000 f82b 	bl	800b478 <raise>
 800b422:	2001      	movs	r0, #1
 800b424:	f7f6 fb59 	bl	8001ada <_exit>

0800b428 <_raise_r>:
 800b428:	291f      	cmp	r1, #31
 800b42a:	b538      	push	{r3, r4, r5, lr}
 800b42c:	4604      	mov	r4, r0
 800b42e:	460d      	mov	r5, r1
 800b430:	d904      	bls.n	800b43c <_raise_r+0x14>
 800b432:	2316      	movs	r3, #22
 800b434:	6003      	str	r3, [r0, #0]
 800b436:	f04f 30ff 	mov.w	r0, #4294967295
 800b43a:	bd38      	pop	{r3, r4, r5, pc}
 800b43c:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800b43e:	b112      	cbz	r2, 800b446 <_raise_r+0x1e>
 800b440:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800b444:	b94b      	cbnz	r3, 800b45a <_raise_r+0x32>
 800b446:	4620      	mov	r0, r4
 800b448:	f000 f830 	bl	800b4ac <_getpid_r>
 800b44c:	462a      	mov	r2, r5
 800b44e:	4601      	mov	r1, r0
 800b450:	4620      	mov	r0, r4
 800b452:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800b456:	f000 b817 	b.w	800b488 <_kill_r>
 800b45a:	2b01      	cmp	r3, #1
 800b45c:	d00a      	beq.n	800b474 <_raise_r+0x4c>
 800b45e:	1c59      	adds	r1, r3, #1
 800b460:	d103      	bne.n	800b46a <_raise_r+0x42>
 800b462:	2316      	movs	r3, #22
 800b464:	6003      	str	r3, [r0, #0]
 800b466:	2001      	movs	r0, #1
 800b468:	e7e7      	b.n	800b43a <_raise_r+0x12>
 800b46a:	2400      	movs	r4, #0
 800b46c:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800b470:	4628      	mov	r0, r5
 800b472:	4798      	blx	r3
 800b474:	2000      	movs	r0, #0
 800b476:	e7e0      	b.n	800b43a <_raise_r+0x12>

0800b478 <raise>:
 800b478:	4b02      	ldr	r3, [pc, #8]	; (800b484 <raise+0xc>)
 800b47a:	4601      	mov	r1, r0
 800b47c:	6818      	ldr	r0, [r3, #0]
 800b47e:	f7ff bfd3 	b.w	800b428 <_raise_r>
 800b482:	bf00      	nop
 800b484:	20000018 	.word	0x20000018

0800b488 <_kill_r>:
 800b488:	b538      	push	{r3, r4, r5, lr}
 800b48a:	4d07      	ldr	r5, [pc, #28]	; (800b4a8 <_kill_r+0x20>)
 800b48c:	2300      	movs	r3, #0
 800b48e:	4604      	mov	r4, r0
 800b490:	4608      	mov	r0, r1
 800b492:	4611      	mov	r1, r2
 800b494:	602b      	str	r3, [r5, #0]
 800b496:	f7f6 fb10 	bl	8001aba <_kill>
 800b49a:	1c43      	adds	r3, r0, #1
 800b49c:	d102      	bne.n	800b4a4 <_kill_r+0x1c>
 800b49e:	682b      	ldr	r3, [r5, #0]
 800b4a0:	b103      	cbz	r3, 800b4a4 <_kill_r+0x1c>
 800b4a2:	6023      	str	r3, [r4, #0]
 800b4a4:	bd38      	pop	{r3, r4, r5, pc}
 800b4a6:	bf00      	nop
 800b4a8:	20002574 	.word	0x20002574

0800b4ac <_getpid_r>:
 800b4ac:	f7f6 bafd 	b.w	8001aaa <_getpid>

0800b4b0 <_init>:
 800b4b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b4b2:	bf00      	nop
 800b4b4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b4b6:	bc08      	pop	{r3}
 800b4b8:	469e      	mov	lr, r3
 800b4ba:	4770      	bx	lr

0800b4bc <_fini>:
 800b4bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b4be:	bf00      	nop
 800b4c0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b4c2:	bc08      	pop	{r3}
 800b4c4:	469e      	mov	lr, r3
 800b4c6:	4770      	bx	lr
