<stg><name>DiagMatMul</name>


<trans_list>

<trans id="710" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1441" from="2" to="42">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1442" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1402" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1403" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1404" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1405" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1406" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1407" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1408" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1409" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1410" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1411" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1412" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1413" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1414" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1415" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1416" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1417" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1418" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1419" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1420" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1421" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1422" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1423" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1424" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1425" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1426" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1427" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1428" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1429" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1430" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1431" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1432" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1433" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1434" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1435" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1436" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1437" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1438" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1439" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1440" from="41" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32">
<![CDATA[
:0  %C_M_imag1224_032 = alloca float

]]></Node>
<StgValue><ssdm name="C_M_imag1224_032"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="1" op_0_bw="32">
<![CDATA[
:1  %write_flag_0 = alloca i1

]]></Node>
<StgValue><ssdm name="write_flag_0"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="1" op_0_bw="32">
<![CDATA[
:2  %write_flag95_0 = alloca i1

]]></Node>
<StgValue><ssdm name="write_flag95_0"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32">
<![CDATA[
:3  %C_M_imag1223_033 = alloca float

]]></Node>
<StgValue><ssdm name="C_M_imag1223_033"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32">
<![CDATA[
:4  %C_M_real_034 = alloca float

]]></Node>
<StgValue><ssdm name="C_M_real_034"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="1" op_0_bw="32">
<![CDATA[
:5  %write_flag92_0 = alloca i1

]]></Node>
<StgValue><ssdm name="write_flag92_0"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="32">
<![CDATA[
:6  %C_M_imag1222_035 = alloca float

]]></Node>
<StgValue><ssdm name="C_M_imag1222_035"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="1" op_0_bw="32">
<![CDATA[
:7  %write_flag4_0 = alloca i1

]]></Node>
<StgValue><ssdm name="write_flag4_0"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="1" op_0_bw="32">
<![CDATA[
:8  %write_flag89_0 = alloca i1

]]></Node>
<StgValue><ssdm name="write_flag89_0"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="32">
<![CDATA[
:9  %C_M_imag12_036 = alloca float

]]></Node>
<StgValue><ssdm name="C_M_imag12_036"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="32">
<![CDATA[
:10  %C_M_real16_037 = alloca float

]]></Node>
<StgValue><ssdm name="C_M_real16_037"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="1" op_0_bw="32">
<![CDATA[
:11  %write_flag86_0 = alloca i1

]]></Node>
<StgValue><ssdm name="write_flag86_0"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="32">
<![CDATA[
:12  %C_M_imag1121_038 = alloca float

]]></Node>
<StgValue><ssdm name="C_M_imag1121_038"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="1" op_0_bw="32">
<![CDATA[
:13  %write_flag8_0 = alloca i1

]]></Node>
<StgValue><ssdm name="write_flag8_0"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="1" op_0_bw="32">
<![CDATA[
:14  %write_flag83_0 = alloca i1

]]></Node>
<StgValue><ssdm name="write_flag83_0"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="32">
<![CDATA[
:15  %C_M_imag1120_039 = alloca float

]]></Node>
<StgValue><ssdm name="C_M_imag1120_039"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="32">
<![CDATA[
:16  %C_M_real2_040 = alloca float

]]></Node>
<StgValue><ssdm name="C_M_real2_040"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="1" op_0_bw="32">
<![CDATA[
:17  %write_flag80_0 = alloca i1

]]></Node>
<StgValue><ssdm name="write_flag80_0"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="32">
<![CDATA[
:18  %C_M_imag1119_041 = alloca float

]]></Node>
<StgValue><ssdm name="C_M_imag1119_041"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="1" op_0_bw="32">
<![CDATA[
:19  %write_flag11_0 = alloca i1

]]></Node>
<StgValue><ssdm name="write_flag11_0"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="1" op_0_bw="32">
<![CDATA[
:20  %write_flag77_0 = alloca i1

]]></Node>
<StgValue><ssdm name="write_flag77_0"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="32">
<![CDATA[
:21  %C_M_imag11_042 = alloca float

]]></Node>
<StgValue><ssdm name="C_M_imag11_042"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="32">
<![CDATA[
:22  %C_M_real3_043 = alloca float

]]></Node>
<StgValue><ssdm name="C_M_real3_043"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="1" op_0_bw="32">
<![CDATA[
:23  %write_flag74_0 = alloca i1

]]></Node>
<StgValue><ssdm name="write_flag74_0"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32">
<![CDATA[
:24  %C_M_imag1018_044 = alloca float

]]></Node>
<StgValue><ssdm name="C_M_imag1018_044"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="1" op_0_bw="32">
<![CDATA[
:25  %write_flag14_0 = alloca i1

]]></Node>
<StgValue><ssdm name="write_flag14_0"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="1" op_0_bw="32">
<![CDATA[
:26  %write_flag71_0 = alloca i1

]]></Node>
<StgValue><ssdm name="write_flag71_0"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="32">
<![CDATA[
:27  %C_M_imag1017_045 = alloca float

]]></Node>
<StgValue><ssdm name="C_M_imag1017_045"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="32">
<![CDATA[
:28  %C_M_real7_046 = alloca float

]]></Node>
<StgValue><ssdm name="C_M_real7_046"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="1" op_0_bw="32">
<![CDATA[
:29  %write_flag68_0 = alloca i1

]]></Node>
<StgValue><ssdm name="write_flag68_0"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="32">
<![CDATA[
:30  %C_M_imag1016_047 = alloca float

]]></Node>
<StgValue><ssdm name="C_M_imag1016_047"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="1" op_0_bw="32">
<![CDATA[
:31  %write_flag17_0 = alloca i1

]]></Node>
<StgValue><ssdm name="write_flag17_0"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="1" op_0_bw="32">
<![CDATA[
:32  %write_flag65_0 = alloca i1

]]></Node>
<StgValue><ssdm name="write_flag65_0"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="32">
<![CDATA[
:33  %C_M_imag10_048 = alloca float

]]></Node>
<StgValue><ssdm name="C_M_imag10_048"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="32">
<![CDATA[
:34  %C_M_real74_049 = alloca float

]]></Node>
<StgValue><ssdm name="C_M_real74_049"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="1" op_0_bw="32">
<![CDATA[
:35  %write_flag62_0 = alloca i1

]]></Node>
<StgValue><ssdm name="write_flag62_0"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="32">
<![CDATA[
:36  %C_M_imag15_050 = alloca float

]]></Node>
<StgValue><ssdm name="C_M_imag15_050"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="1" op_0_bw="32">
<![CDATA[
:37  %write_flag20_0 = alloca i1

]]></Node>
<StgValue><ssdm name="write_flag20_0"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="1" op_0_bw="32">
<![CDATA[
:38  %write_flag59_0 = alloca i1

]]></Node>
<StgValue><ssdm name="write_flag59_0"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="32">
<![CDATA[
:39  %C_M_imag14_051 = alloca float

]]></Node>
<StgValue><ssdm name="C_M_imag14_051"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="32">
<![CDATA[
:40  %C_M_real75_052 = alloca float

]]></Node>
<StgValue><ssdm name="C_M_real75_052"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="1" op_0_bw="32">
<![CDATA[
:41  %write_flag56_0 = alloca i1

]]></Node>
<StgValue><ssdm name="write_flag56_0"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="32">
<![CDATA[
:42  %C_M_imag13_053 = alloca float

]]></Node>
<StgValue><ssdm name="C_M_imag13_053"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="1" op_0_bw="32">
<![CDATA[
:43  %write_flag23_0 = alloca i1

]]></Node>
<StgValue><ssdm name="write_flag23_0"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="1" op_0_bw="32">
<![CDATA[
:44  %write_flag53_0 = alloca i1

]]></Node>
<StgValue><ssdm name="write_flag53_0"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32">
<![CDATA[
:45  %C_M_imag_054 = alloca float

]]></Node>
<StgValue><ssdm name="C_M_imag_054"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="32">
<![CDATA[
:46  %C_M_real76_055 = alloca float

]]></Node>
<StgValue><ssdm name="C_M_real76_055"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="1" op_0_bw="32">
<![CDATA[
:47  %write_flag50_0 = alloca i1

]]></Node>
<StgValue><ssdm name="write_flag50_0"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="32">
<![CDATA[
:48  %C_M_real912_056 = alloca float

]]></Node>
<StgValue><ssdm name="C_M_real912_056"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="1" op_0_bw="32">
<![CDATA[
:49  %write_flag26_0 = alloca i1

]]></Node>
<StgValue><ssdm name="write_flag26_0"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="1" op_0_bw="32">
<![CDATA[
:50  %write_flag47_0 = alloca i1

]]></Node>
<StgValue><ssdm name="write_flag47_0"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="32">
<![CDATA[
:51  %C_M_real911_057 = alloca float

]]></Node>
<StgValue><ssdm name="C_M_real911_057"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="32">
<![CDATA[
:52  %C_M_real8_058 = alloca float

]]></Node>
<StgValue><ssdm name="C_M_real8_058"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="1" op_0_bw="32">
<![CDATA[
:53  %write_flag44_0 = alloca i1

]]></Node>
<StgValue><ssdm name="write_flag44_0"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="32">
<![CDATA[
:54  %C_M_real910_059 = alloca float

]]></Node>
<StgValue><ssdm name="C_M_real910_059"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="1" op_0_bw="32">
<![CDATA[
:55  %write_flag29_0 = alloca i1

]]></Node>
<StgValue><ssdm name="write_flag29_0"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="1" op_0_bw="32">
<![CDATA[
:56  %write_flag41_0 = alloca i1

]]></Node>
<StgValue><ssdm name="write_flag41_0"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="32">
<![CDATA[
:57  %C_M_real9_060 = alloca float

]]></Node>
<StgValue><ssdm name="C_M_real9_060"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="32">
<![CDATA[
:58  %C_M_real87_061 = alloca float

]]></Node>
<StgValue><ssdm name="C_M_real87_061"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="1" op_0_bw="32">
<![CDATA[
:59  %write_flag38_0 = alloca i1

]]></Node>
<StgValue><ssdm name="write_flag38_0"/></StgValue>
</operation>

<operation id="103" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="32">
<![CDATA[
:60  %C_M_real89_062 = alloca float

]]></Node>
<StgValue><ssdm name="C_M_real89_062"/></StgValue>
</operation>

<operation id="104" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="1" op_0_bw="32">
<![CDATA[
:61  %write_flag32_0 = alloca i1

]]></Node>
<StgValue><ssdm name="write_flag32_0"/></StgValue>
</operation>

<operation id="105" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="1" op_0_bw="32">
<![CDATA[
:62  %write_flag35_0 = alloca i1

]]></Node>
<StgValue><ssdm name="write_flag35_0"/></StgValue>
</operation>

<operation id="106" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="32">
<![CDATA[
:63  %C_M_real88_063 = alloca float

]]></Node>
<StgValue><ssdm name="C_M_real88_063"/></StgValue>
</operation>

<operation id="107" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:64  %C_M_imag_3_3_read_1 = call float @_ssdm_op_Read.ap_auto.float(float %C_M_imag_3_3_read)

]]></Node>
<StgValue><ssdm name="C_M_imag_3_3_read_1"/></StgValue>
</operation>

<operation id="108" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:65  %C_M_imag_3_2_read_1 = call float @_ssdm_op_Read.ap_auto.float(float %C_M_imag_3_2_read)

]]></Node>
<StgValue><ssdm name="C_M_imag_3_2_read_1"/></StgValue>
</operation>

<operation id="109" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:66  %C_M_imag_3_1_read_1 = call float @_ssdm_op_Read.ap_auto.float(float %C_M_imag_3_1_read)

]]></Node>
<StgValue><ssdm name="C_M_imag_3_1_read_1"/></StgValue>
</operation>

<operation id="110" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:67  %C_M_imag_3_0_read_1 = call float @_ssdm_op_Read.ap_auto.float(float %C_M_imag_3_0_read)

]]></Node>
<StgValue><ssdm name="C_M_imag_3_0_read_1"/></StgValue>
</operation>

<operation id="111" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:68  %C_M_imag_2_3_read_1 = call float @_ssdm_op_Read.ap_auto.float(float %C_M_imag_2_3_read)

]]></Node>
<StgValue><ssdm name="C_M_imag_2_3_read_1"/></StgValue>
</operation>

<operation id="112" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:69  %C_M_imag_2_2_read_1 = call float @_ssdm_op_Read.ap_auto.float(float %C_M_imag_2_2_read)

]]></Node>
<StgValue><ssdm name="C_M_imag_2_2_read_1"/></StgValue>
</operation>

<operation id="113" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:70  %C_M_imag_2_1_read_1 = call float @_ssdm_op_Read.ap_auto.float(float %C_M_imag_2_1_read)

]]></Node>
<StgValue><ssdm name="C_M_imag_2_1_read_1"/></StgValue>
</operation>

<operation id="114" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:71  %C_M_imag_2_0_read_1 = call float @_ssdm_op_Read.ap_auto.float(float %C_M_imag_2_0_read)

]]></Node>
<StgValue><ssdm name="C_M_imag_2_0_read_1"/></StgValue>
</operation>

<operation id="115" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:72  %C_M_imag_1_3_read_1 = call float @_ssdm_op_Read.ap_auto.float(float %C_M_imag_1_3_read)

]]></Node>
<StgValue><ssdm name="C_M_imag_1_3_read_1"/></StgValue>
</operation>

<operation id="116" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:73  %C_M_imag_1_2_read_1 = call float @_ssdm_op_Read.ap_auto.float(float %C_M_imag_1_2_read)

]]></Node>
<StgValue><ssdm name="C_M_imag_1_2_read_1"/></StgValue>
</operation>

<operation id="117" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:74  %C_M_imag_1_1_read_1 = call float @_ssdm_op_Read.ap_auto.float(float %C_M_imag_1_1_read)

]]></Node>
<StgValue><ssdm name="C_M_imag_1_1_read_1"/></StgValue>
</operation>

<operation id="118" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:75  %C_M_imag_1_0_read_1 = call float @_ssdm_op_Read.ap_auto.float(float %C_M_imag_1_0_read)

]]></Node>
<StgValue><ssdm name="C_M_imag_1_0_read_1"/></StgValue>
</operation>

<operation id="119" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:76  %C_M_imag_0_3_read_1 = call float @_ssdm_op_Read.ap_auto.float(float %C_M_imag_0_3_read)

]]></Node>
<StgValue><ssdm name="C_M_imag_0_3_read_1"/></StgValue>
</operation>

<operation id="120" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:77  %C_M_imag_0_2_read_1 = call float @_ssdm_op_Read.ap_auto.float(float %C_M_imag_0_2_read)

]]></Node>
<StgValue><ssdm name="C_M_imag_0_2_read_1"/></StgValue>
</operation>

<operation id="121" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:78  %C_M_imag_0_1_read_1 = call float @_ssdm_op_Read.ap_auto.float(float %C_M_imag_0_1_read)

]]></Node>
<StgValue><ssdm name="C_M_imag_0_1_read_1"/></StgValue>
</operation>

<operation id="122" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:79  %C_M_imag_0_0_read_1 = call float @_ssdm_op_Read.ap_auto.float(float %C_M_imag_0_0_read)

]]></Node>
<StgValue><ssdm name="C_M_imag_0_0_read_1"/></StgValue>
</operation>

<operation id="123" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:80  %C_M_real_3_3_read_1 = call float @_ssdm_op_Read.ap_auto.float(float %C_M_real_3_3_read)

]]></Node>
<StgValue><ssdm name="C_M_real_3_3_read_1"/></StgValue>
</operation>

<operation id="124" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:81  %C_M_real_3_2_read_1 = call float @_ssdm_op_Read.ap_auto.float(float %C_M_real_3_2_read)

]]></Node>
<StgValue><ssdm name="C_M_real_3_2_read_1"/></StgValue>
</operation>

<operation id="125" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:82  %C_M_real_3_1_read_1 = call float @_ssdm_op_Read.ap_auto.float(float %C_M_real_3_1_read)

]]></Node>
<StgValue><ssdm name="C_M_real_3_1_read_1"/></StgValue>
</operation>

<operation id="126" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:83  %C_M_real_3_0_read_1 = call float @_ssdm_op_Read.ap_auto.float(float %C_M_real_3_0_read)

]]></Node>
<StgValue><ssdm name="C_M_real_3_0_read_1"/></StgValue>
</operation>

<operation id="127" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:84  %C_M_real_2_3_read_1 = call float @_ssdm_op_Read.ap_auto.float(float %C_M_real_2_3_read)

]]></Node>
<StgValue><ssdm name="C_M_real_2_3_read_1"/></StgValue>
</operation>

<operation id="128" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:85  %C_M_real_2_2_read_1 = call float @_ssdm_op_Read.ap_auto.float(float %C_M_real_2_2_read)

]]></Node>
<StgValue><ssdm name="C_M_real_2_2_read_1"/></StgValue>
</operation>

<operation id="129" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:86  %C_M_real_2_1_read_1 = call float @_ssdm_op_Read.ap_auto.float(float %C_M_real_2_1_read)

]]></Node>
<StgValue><ssdm name="C_M_real_2_1_read_1"/></StgValue>
</operation>

<operation id="130" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:87  %C_M_real_2_0_read_1 = call float @_ssdm_op_Read.ap_auto.float(float %C_M_real_2_0_read)

]]></Node>
<StgValue><ssdm name="C_M_real_2_0_read_1"/></StgValue>
</operation>

<operation id="131" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:88  %C_M_real_1_3_read_1 = call float @_ssdm_op_Read.ap_auto.float(float %C_M_real_1_3_read)

]]></Node>
<StgValue><ssdm name="C_M_real_1_3_read_1"/></StgValue>
</operation>

<operation id="132" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:89  %C_M_real_1_2_read_1 = call float @_ssdm_op_Read.ap_auto.float(float %C_M_real_1_2_read)

]]></Node>
<StgValue><ssdm name="C_M_real_1_2_read_1"/></StgValue>
</operation>

<operation id="133" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:90  %C_M_real_1_1_read_1 = call float @_ssdm_op_Read.ap_auto.float(float %C_M_real_1_1_read)

]]></Node>
<StgValue><ssdm name="C_M_real_1_1_read_1"/></StgValue>
</operation>

<operation id="134" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:91  %C_M_real_1_0_read_1 = call float @_ssdm_op_Read.ap_auto.float(float %C_M_real_1_0_read)

]]></Node>
<StgValue><ssdm name="C_M_real_1_0_read_1"/></StgValue>
</operation>

<operation id="135" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:92  %C_M_real_0_3_read_1 = call float @_ssdm_op_Read.ap_auto.float(float %C_M_real_0_3_read)

]]></Node>
<StgValue><ssdm name="C_M_real_0_3_read_1"/></StgValue>
</operation>

<operation id="136" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:93  %C_M_real_0_2_read_1 = call float @_ssdm_op_Read.ap_auto.float(float %C_M_real_0_2_read)

]]></Node>
<StgValue><ssdm name="C_M_real_0_2_read_1"/></StgValue>
</operation>

<operation id="137" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:94  %C_M_real_0_1_read_1 = call float @_ssdm_op_Read.ap_auto.float(float %C_M_real_0_1_read)

]]></Node>
<StgValue><ssdm name="C_M_real_0_1_read_1"/></StgValue>
</operation>

<operation id="138" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:95  %C_M_real_0_0_read_1 = call float @_ssdm_op_Read.ap_auto.float(float %C_M_real_0_0_read)

]]></Node>
<StgValue><ssdm name="C_M_real_0_0_read_1"/></StgValue>
</operation>

<operation id="139" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
:96  store i1 false, i1* %write_flag35_0

]]></Node>
<StgValue><ssdm name="store_ln5"/></StgValue>
</operation>

<operation id="140" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
:97  store i1 false, i1* %write_flag32_0

]]></Node>
<StgValue><ssdm name="store_ln5"/></StgValue>
</operation>

<operation id="141" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
:98  store i1 false, i1* %write_flag38_0

]]></Node>
<StgValue><ssdm name="store_ln5"/></StgValue>
</operation>

<operation id="142" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
:99  store i1 false, i1* %write_flag41_0

]]></Node>
<StgValue><ssdm name="store_ln5"/></StgValue>
</operation>

<operation id="143" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
:100  store i1 false, i1* %write_flag29_0

]]></Node>
<StgValue><ssdm name="store_ln5"/></StgValue>
</operation>

<operation id="144" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
:101  store i1 false, i1* %write_flag44_0

]]></Node>
<StgValue><ssdm name="store_ln5"/></StgValue>
</operation>

<operation id="145" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
:102  store i1 false, i1* %write_flag47_0

]]></Node>
<StgValue><ssdm name="store_ln5"/></StgValue>
</operation>

<operation id="146" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
:103  store i1 false, i1* %write_flag26_0

]]></Node>
<StgValue><ssdm name="store_ln5"/></StgValue>
</operation>

<operation id="147" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
:104  store i1 false, i1* %write_flag50_0

]]></Node>
<StgValue><ssdm name="store_ln5"/></StgValue>
</operation>

<operation id="148" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
:105  store i1 false, i1* %write_flag53_0

]]></Node>
<StgValue><ssdm name="store_ln5"/></StgValue>
</operation>

<operation id="149" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
:106  store i1 false, i1* %write_flag23_0

]]></Node>
<StgValue><ssdm name="store_ln5"/></StgValue>
</operation>

<operation id="150" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
:107  store i1 false, i1* %write_flag56_0

]]></Node>
<StgValue><ssdm name="store_ln5"/></StgValue>
</operation>

<operation id="151" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
:108  store i1 false, i1* %write_flag59_0

]]></Node>
<StgValue><ssdm name="store_ln5"/></StgValue>
</operation>

<operation id="152" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
:109  store i1 false, i1* %write_flag20_0

]]></Node>
<StgValue><ssdm name="store_ln5"/></StgValue>
</operation>

<operation id="153" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
:110  store i1 false, i1* %write_flag62_0

]]></Node>
<StgValue><ssdm name="store_ln5"/></StgValue>
</operation>

<operation id="154" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
:111  store i1 false, i1* %write_flag65_0

]]></Node>
<StgValue><ssdm name="store_ln5"/></StgValue>
</operation>

<operation id="155" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
:112  store i1 false, i1* %write_flag17_0

]]></Node>
<StgValue><ssdm name="store_ln5"/></StgValue>
</operation>

<operation id="156" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
:113  store i1 false, i1* %write_flag68_0

]]></Node>
<StgValue><ssdm name="store_ln5"/></StgValue>
</operation>

<operation id="157" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
:114  store i1 false, i1* %write_flag71_0

]]></Node>
<StgValue><ssdm name="store_ln5"/></StgValue>
</operation>

<operation id="158" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
:115  store i1 false, i1* %write_flag14_0

]]></Node>
<StgValue><ssdm name="store_ln5"/></StgValue>
</operation>

<operation id="159" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
:116  store i1 false, i1* %write_flag74_0

]]></Node>
<StgValue><ssdm name="store_ln5"/></StgValue>
</operation>

<operation id="160" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
:117  store i1 false, i1* %write_flag77_0

]]></Node>
<StgValue><ssdm name="store_ln5"/></StgValue>
</operation>

<operation id="161" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
:118  store i1 false, i1* %write_flag11_0

]]></Node>
<StgValue><ssdm name="store_ln5"/></StgValue>
</operation>

<operation id="162" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
:119  store i1 false, i1* %write_flag80_0

]]></Node>
<StgValue><ssdm name="store_ln5"/></StgValue>
</operation>

<operation id="163" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
:120  store i1 false, i1* %write_flag83_0

]]></Node>
<StgValue><ssdm name="store_ln5"/></StgValue>
</operation>

<operation id="164" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
:121  store i1 false, i1* %write_flag8_0

]]></Node>
<StgValue><ssdm name="store_ln5"/></StgValue>
</operation>

<operation id="165" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
:122  store i1 false, i1* %write_flag86_0

]]></Node>
<StgValue><ssdm name="store_ln5"/></StgValue>
</operation>

<operation id="166" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
:123  store i1 false, i1* %write_flag89_0

]]></Node>
<StgValue><ssdm name="store_ln5"/></StgValue>
</operation>

<operation id="167" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
:124  store i1 false, i1* %write_flag4_0

]]></Node>
<StgValue><ssdm name="store_ln5"/></StgValue>
</operation>

<operation id="168" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
:125  store i1 false, i1* %write_flag92_0

]]></Node>
<StgValue><ssdm name="store_ln5"/></StgValue>
</operation>

<operation id="169" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
:126  store i1 false, i1* %write_flag95_0

]]></Node>
<StgValue><ssdm name="store_ln5"/></StgValue>
</operation>

<operation id="170" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
:127  store i1 false, i1* %write_flag_0

]]></Node>
<StgValue><ssdm name="store_ln5"/></StgValue>
</operation>

<operation id="171" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="0" op_0_bw="0">
<![CDATA[
:128  br label %1

]]></Node>
<StgValue><ssdm name="br_ln5"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="172" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
:0  %i_0 = phi i5 [ 0, %0 ], [ %i, %matmul_loop_1_end ]

]]></Node>
<StgValue><ssdm name="i_0"/></StgValue>
</operation>

<operation id="173" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:1  %icmp_ln5 = icmp eq i5 %i_0, -16

]]></Node>
<StgValue><ssdm name="icmp_ln5"/></StgValue>
</operation>

<operation id="174" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="175" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:3  %i = add i5 %i_0, 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="176" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln5, label %2, label %matmul_loop_1_begin

]]></Node>
<StgValue><ssdm name="br_ln5"/></StgValue>
</operation>

<operation id="177" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="64" op_0_bw="5">
<![CDATA[
matmul_loop_1_begin:3  %zext_ln9 = zext i5 %i_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln9"/></StgValue>
</operation>

<operation id="178" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
matmul_loop_1_begin:4  %B_M_real_0_addr = getelementptr [32 x float]* %B_M_real_0, i64 0, i64 %zext_ln9

]]></Node>
<StgValue><ssdm name="B_M_real_0_addr"/></StgValue>
</operation>

<operation id="179" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
matmul_loop_1_begin:5  %xor_ln9 = xor i5 %i_0, -16

]]></Node>
<StgValue><ssdm name="xor_ln9"/></StgValue>
</operation>

<operation id="180" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
matmul_loop_1_begin:14  %B_M_imag_0_addr = getelementptr [32 x float]* %B_M_imag_0, i64 0, i64 %zext_ln9

]]></Node>
<StgValue><ssdm name="B_M_imag_0_addr"/></StgValue>
</operation>

<operation id="181" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
matmul_loop_1_begin:22  %A_M_real_0_addr = getelementptr [16 x float]* %A_M_real_0, i64 0, i64 %zext_ln9

]]></Node>
<StgValue><ssdm name="A_M_real_0_addr"/></StgValue>
</operation>

<operation id="182" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
matmul_loop_1_begin:23  %A_M_imag_0_addr = getelementptr [16 x float]* %A_M_imag_0, i64 0, i64 %zext_ln9

]]></Node>
<StgValue><ssdm name="A_M_imag_0_addr"/></StgValue>
</operation>

<operation id="183" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="32" op_0_bw="4">
<![CDATA[
matmul_loop_1_begin:24  %p_r_M_real = load float* %A_M_real_0_addr, align 4

]]></Node>
<StgValue><ssdm name="p_r_M_real"/></StgValue>
</operation>

<operation id="184" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="32" op_0_bw="4">
<![CDATA[
matmul_loop_1_begin:25  %p_r_M_imag = load float* %A_M_imag_0_addr, align 4

]]></Node>
<StgValue><ssdm name="p_r_M_imag"/></StgValue>
</operation>

<operation id="185" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="32" op_0_bw="5">
<![CDATA[
matmul_loop_1_begin:26  %p_t_real = load float* %B_M_real_0_addr, align 4

]]></Node>
<StgValue><ssdm name="p_t_real"/></StgValue>
</operation>

<operation id="186" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="32" op_0_bw="5">
<![CDATA[
matmul_loop_1_begin:27  %p_t_imag = load float* %B_M_imag_0_addr, align 4

]]></Node>
<StgValue><ssdm name="p_t_imag"/></StgValue>
</operation>

<operation id="187" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="3" op_0_bw="3" op_1_bw="5" op_2_bw="32" op_3_bw="32">
<![CDATA[
matmul_loop_1_begin:134  %trunc_ln11_1 = call i3 @_ssdm_op_PartSelect.i3.i5.i32.i32(i5 %i_0, i32 2, i32 4)

]]></Node>
<StgValue><ssdm name="trunc_ln11_1"/></StgValue>
</operation>

<operation id="188" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="2" op_0_bw="5">
<![CDATA[
matmul_loop_1_begin:135  %trunc_ln11 = trunc i5 %i_0 to i2

]]></Node>
<StgValue><ssdm name="trunc_ln11"/></StgValue>
</operation>

<operation id="189" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
<literal name="trunc_ln11_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
branch2:0  switch i2 %trunc_ln11, label %branch11 [
    i2 0, label %branch2.branch0100_crit_edge
    i2 1, label %branch9
    i2 -2, label %branch10
  ]

]]></Node>
<StgValue><ssdm name="switch_ln11"/></StgValue>
</operation>

<operation id="190" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
<literal name="trunc_ln11_1" val="2"/>
<literal name="trunc_ln11" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
branch10:1  store i1 true, i1* %write_flag32_0

]]></Node>
<StgValue><ssdm name="store_ln11"/></StgValue>
</operation>

<operation id="191" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
<literal name="trunc_ln11_1" val="2"/>
<literal name="trunc_ln11" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="0" op_0_bw="0">
<![CDATA[
branch10:2  br label %branch0100

]]></Node>
<StgValue><ssdm name="br_ln11"/></StgValue>
</operation>

<operation id="192" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
<literal name="trunc_ln11_1" val="2"/>
<literal name="trunc_ln11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
branch9:1  store i1 true, i1* %write_flag29_0

]]></Node>
<StgValue><ssdm name="store_ln11"/></StgValue>
</operation>

<operation id="193" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
<literal name="trunc_ln11_1" val="2"/>
<literal name="trunc_ln11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="0" op_0_bw="0">
<![CDATA[
branch9:2  br label %branch0100

]]></Node>
<StgValue><ssdm name="br_ln11"/></StgValue>
</operation>

<operation id="194" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
<literal name="trunc_ln11_1" val="2"/>
<literal name="trunc_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
branch2.branch0100_crit_edge:1  store i1 true, i1* %write_flag26_0

]]></Node>
<StgValue><ssdm name="store_ln11"/></StgValue>
</operation>

<operation id="195" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
<literal name="trunc_ln11_1" val="2"/>
<literal name="trunc_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="0" op_0_bw="0">
<![CDATA[
branch2.branch0100_crit_edge:2  br label %branch0100

]]></Node>
<StgValue><ssdm name="br_ln11"/></StgValue>
</operation>

<operation id="196" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
<literal name="trunc_ln11_1" val="2"/>
<literal name="trunc_ln11" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
branch11:0  store i1 true, i1* %write_flag35_0

]]></Node>
<StgValue><ssdm name="store_ln11"/></StgValue>
</operation>

<operation id="197" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
<literal name="trunc_ln11_1" val="2"/>
<literal name="trunc_ln11" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="0" op_0_bw="0">
<![CDATA[
branch11:2  br label %branch0100

]]></Node>
<StgValue><ssdm name="br_ln11"/></StgValue>
</operation>

<operation id="198" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
<literal name="trunc_ln11_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
branch1:0  switch i2 %trunc_ln11, label %branch7114 [
    i2 0, label %branch1.branch0100_crit_edge
    i2 1, label %branch5112
    i2 -2, label %branch6113
  ]

]]></Node>
<StgValue><ssdm name="switch_ln11"/></StgValue>
</operation>

<operation id="199" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
<literal name="trunc_ln11_1" val="1"/>
<literal name="trunc_ln11" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
branch6113:1  store i1 true, i1* %write_flag20_0

]]></Node>
<StgValue><ssdm name="store_ln11"/></StgValue>
</operation>

<operation id="200" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
<literal name="trunc_ln11_1" val="1"/>
<literal name="trunc_ln11" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="0" op_0_bw="0">
<![CDATA[
branch6113:2  br label %branch0100

]]></Node>
<StgValue><ssdm name="br_ln11"/></StgValue>
</operation>

<operation id="201" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
<literal name="trunc_ln11_1" val="1"/>
<literal name="trunc_ln11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
branch5112:1  store i1 true, i1* %write_flag17_0

]]></Node>
<StgValue><ssdm name="store_ln11"/></StgValue>
</operation>

<operation id="202" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
<literal name="trunc_ln11_1" val="1"/>
<literal name="trunc_ln11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="0" op_0_bw="0">
<![CDATA[
branch5112:2  br label %branch0100

]]></Node>
<StgValue><ssdm name="br_ln11"/></StgValue>
</operation>

<operation id="203" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
<literal name="trunc_ln11_1" val="1"/>
<literal name="trunc_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
branch1.branch0100_crit_edge:1  store i1 true, i1* %write_flag14_0

]]></Node>
<StgValue><ssdm name="store_ln11"/></StgValue>
</operation>

<operation id="204" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
<literal name="trunc_ln11_1" val="1"/>
<literal name="trunc_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="0" op_0_bw="0">
<![CDATA[
branch1.branch0100_crit_edge:2  br label %branch0100

]]></Node>
<StgValue><ssdm name="br_ln11"/></StgValue>
</operation>

<operation id="205" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
<literal name="trunc_ln11_1" val="1"/>
<literal name="trunc_ln11" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
branch7114:1  store i1 true, i1* %write_flag23_0

]]></Node>
<StgValue><ssdm name="store_ln11"/></StgValue>
</operation>

<operation id="206" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
<literal name="trunc_ln11_1" val="1"/>
<literal name="trunc_ln11" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="0" op_0_bw="0">
<![CDATA[
branch7114:2  br label %branch0100

]]></Node>
<StgValue><ssdm name="br_ln11"/></StgValue>
</operation>

<operation id="207" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
<literal name="trunc_ln11_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
branch0:0  switch i2 %trunc_ln11, label %branch3104 [
    i2 0, label %branch0.branch0100_crit_edge
    i2 1, label %branch1102
    i2 -2, label %branch2103
  ]

]]></Node>
<StgValue><ssdm name="switch_ln11"/></StgValue>
</operation>

<operation id="208" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
<literal name="trunc_ln11_1" val="0"/>
<literal name="trunc_ln11" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
branch2103:1  store i1 true, i1* %write_flag8_0

]]></Node>
<StgValue><ssdm name="store_ln11"/></StgValue>
</operation>

<operation id="209" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
<literal name="trunc_ln11_1" val="0"/>
<literal name="trunc_ln11" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="0" op_0_bw="0">
<![CDATA[
branch2103:2  br label %branch0100

]]></Node>
<StgValue><ssdm name="br_ln11"/></StgValue>
</operation>

<operation id="210" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
<literal name="trunc_ln11_1" val="0"/>
<literal name="trunc_ln11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
branch1102:1  store i1 true, i1* %write_flag4_0

]]></Node>
<StgValue><ssdm name="store_ln11"/></StgValue>
</operation>

<operation id="211" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
<literal name="trunc_ln11_1" val="0"/>
<literal name="trunc_ln11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="0" op_0_bw="0">
<![CDATA[
branch1102:2  br label %branch0100

]]></Node>
<StgValue><ssdm name="br_ln11"/></StgValue>
</operation>

<operation id="212" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
<literal name="trunc_ln11_1" val="0"/>
<literal name="trunc_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
branch0.branch0100_crit_edge:1  store i1 true, i1* %write_flag_0

]]></Node>
<StgValue><ssdm name="store_ln11"/></StgValue>
</operation>

<operation id="213" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
<literal name="trunc_ln11_1" val="0"/>
<literal name="trunc_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="0" op_0_bw="0">
<![CDATA[
branch0.branch0100_crit_edge:2  br label %branch0100

]]></Node>
<StgValue><ssdm name="br_ln11"/></StgValue>
</operation>

<operation id="214" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
<literal name="trunc_ln11_1" val="0"/>
<literal name="trunc_ln11" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
branch3104:1  store i1 true, i1* %write_flag11_0

]]></Node>
<StgValue><ssdm name="store_ln11"/></StgValue>
</operation>

<operation id="215" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
<literal name="trunc_ln11_1" val="0"/>
<literal name="trunc_ln11" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="0" op_0_bw="0">
<![CDATA[
branch3104:2  br label %branch0100

]]></Node>
<StgValue><ssdm name="br_ln11"/></StgValue>
</operation>

<operation id="216" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
<literal name="trunc_ln11_1" val="!0"/>
<literal name="trunc_ln11_1" val="!1"/>
<literal name="trunc_ln11_1" val="!2"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
branch3:0  switch i2 %trunc_ln11, label %branch15 [
    i2 0, label %branch3.branch0100_crit_edge
    i2 1, label %branch13
    i2 -2, label %branch14
  ]

]]></Node>
<StgValue><ssdm name="switch_ln11"/></StgValue>
</operation>

<operation id="217" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
<literal name="trunc_ln11_1" val="!0"/>
<literal name="trunc_ln11_1" val="!1"/>
<literal name="trunc_ln11_1" val="!2"/>
<literal name="trunc_ln11" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
branch14:0  store i1 true, i1* %write_flag44_0

]]></Node>
<StgValue><ssdm name="store_ln11"/></StgValue>
</operation>

<operation id="218" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
<literal name="trunc_ln11_1" val="!0"/>
<literal name="trunc_ln11_1" val="!1"/>
<literal name="trunc_ln11_1" val="!2"/>
<literal name="trunc_ln11" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="0" op_0_bw="0">
<![CDATA[
branch14:2  br label %branch0100

]]></Node>
<StgValue><ssdm name="br_ln11"/></StgValue>
</operation>

<operation id="219" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
<literal name="trunc_ln11_1" val="!0"/>
<literal name="trunc_ln11_1" val="!1"/>
<literal name="trunc_ln11_1" val="!2"/>
<literal name="trunc_ln11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
branch13:0  store i1 true, i1* %write_flag41_0

]]></Node>
<StgValue><ssdm name="store_ln11"/></StgValue>
</operation>

<operation id="220" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
<literal name="trunc_ln11_1" val="!0"/>
<literal name="trunc_ln11_1" val="!1"/>
<literal name="trunc_ln11_1" val="!2"/>
<literal name="trunc_ln11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="0" op_0_bw="0">
<![CDATA[
branch13:2  br label %branch0100

]]></Node>
<StgValue><ssdm name="br_ln11"/></StgValue>
</operation>

<operation id="221" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
<literal name="trunc_ln11_1" val="!0"/>
<literal name="trunc_ln11_1" val="!1"/>
<literal name="trunc_ln11_1" val="!2"/>
<literal name="trunc_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
branch3.branch0100_crit_edge:0  store i1 true, i1* %write_flag38_0

]]></Node>
<StgValue><ssdm name="store_ln11"/></StgValue>
</operation>

<operation id="222" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
<literal name="trunc_ln11_1" val="!0"/>
<literal name="trunc_ln11_1" val="!1"/>
<literal name="trunc_ln11_1" val="!2"/>
<literal name="trunc_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="0" op_0_bw="0">
<![CDATA[
branch3.branch0100_crit_edge:2  br label %branch0100

]]></Node>
<StgValue><ssdm name="br_ln11"/></StgValue>
</operation>

<operation id="223" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
<literal name="trunc_ln11_1" val="!0"/>
<literal name="trunc_ln11_1" val="!1"/>
<literal name="trunc_ln11_1" val="!2"/>
<literal name="trunc_ln11" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
branch15:0  store i1 true, i1* %write_flag47_0

]]></Node>
<StgValue><ssdm name="store_ln11"/></StgValue>
</operation>

<operation id="224" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
<literal name="trunc_ln11_1" val="!0"/>
<literal name="trunc_ln11_1" val="!1"/>
<literal name="trunc_ln11_1" val="!2"/>
<literal name="trunc_ln11" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="0" op_0_bw="0">
<![CDATA[
branch15:2  br label %branch0100

]]></Node>
<StgValue><ssdm name="br_ln11"/></StgValue>
</operation>

<operation id="225" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
<literal name="trunc_ln11_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
branch6:0  switch i2 %trunc_ln11, label %branch27 [
    i2 0, label %branch6.matmul_loop_1_end_crit_edge
    i2 1, label %branch25
    i2 -2, label %branch26
  ]

]]></Node>
<StgValue><ssdm name="switch_ln11"/></StgValue>
</operation>

<operation id="226" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
<literal name="trunc_ln11_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
branch5:0  switch i2 %trunc_ln11, label %branch23 [
    i2 0, label %branch5.matmul_loop_1_end_crit_edge
    i2 1, label %branch21
    i2 -2, label %branch22
  ]

]]></Node>
<StgValue><ssdm name="switch_ln11"/></StgValue>
</operation>

<operation id="227" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
<literal name="trunc_ln11_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
branch4:0  switch i2 %trunc_ln11, label %branch19 [
    i2 0, label %branch4.matmul_loop_1_end_crit_edge
    i2 1, label %branch17
    i2 -2, label %branch18
  ]

]]></Node>
<StgValue><ssdm name="switch_ln11"/></StgValue>
</operation>

<operation id="228" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
<literal name="trunc_ln11_1" val="!0"/>
<literal name="trunc_ln11_1" val="!1"/>
<literal name="trunc_ln11_1" val="!2"/>
</and_exp></or_exp>
</condition>

<Node id="459" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
branch7:0  switch i2 %trunc_ln11, label %branch31 [
    i2 0, label %branch7.matmul_loop_1_end_crit_edge
    i2 1, label %branch29
    i2 -2, label %branch30
  ]

]]></Node>
<StgValue><ssdm name="switch_ln11"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="229" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="32" op_0_bw="4">
<![CDATA[
matmul_loop_1_begin:24  %p_r_M_real = load float* %A_M_real_0_addr, align 4

]]></Node>
<StgValue><ssdm name="p_r_M_real"/></StgValue>
</operation>

<operation id="230" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="32" op_0_bw="4">
<![CDATA[
matmul_loop_1_begin:25  %p_r_M_imag = load float* %A_M_imag_0_addr, align 4

]]></Node>
<StgValue><ssdm name="p_r_M_imag"/></StgValue>
</operation>

<operation id="231" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="32" op_0_bw="5">
<![CDATA[
matmul_loop_1_begin:26  %p_t_real = load float* %B_M_real_0_addr, align 4

]]></Node>
<StgValue><ssdm name="p_t_real"/></StgValue>
</operation>

<operation id="232" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="32" op_0_bw="5">
<![CDATA[
matmul_loop_1_begin:27  %p_t_imag = load float* %B_M_imag_0_addr, align 4

]]></Node>
<StgValue><ssdm name="p_t_imag"/></StgValue>
</operation>

<operation id="233" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0">
<![CDATA[
matmul_loop_1_begin:136  switch i3 %trunc_ln11_1, label %branch3 [
    i3 0, label %branch0
    i3 1, label %branch1
    i3 2, label %branch2
  ]

]]></Node>
<StgValue><ssdm name="switch_ln11"/></StgValue>
</operation>

<operation id="234" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0">
<![CDATA[
branch0100:0  switch i3 %trunc_ln11_1, label %branch7 [
    i3 0, label %branch4
    i3 1, label %branch5
    i3 2, label %branch6
  ]

]]></Node>
<StgValue><ssdm name="switch_ln11"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="235" st_id="4" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
matmul_loop_1_begin:28  %tmp_i_i = fmul float %p_r_M_real, %p_t_real

]]></Node>
<StgValue><ssdm name="tmp_i_i"/></StgValue>
</operation>

<operation id="236" st_id="4" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
matmul_loop_1_begin:29  %tmp_2_i_i = fmul float %p_r_M_imag, %p_t_imag

]]></Node>
<StgValue><ssdm name="tmp_2_i_i"/></StgValue>
</operation>

<operation id="237" st_id="4" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
matmul_loop_1_begin:31  %tmp_4_i_i = fmul float %p_r_M_imag, %p_t_real

]]></Node>
<StgValue><ssdm name="tmp_4_i_i"/></StgValue>
</operation>

<operation id="238" st_id="4" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
matmul_loop_1_begin:32  %tmp_5_i_i = fmul float %p_r_M_real, %p_t_imag

]]></Node>
<StgValue><ssdm name="tmp_5_i_i"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="239" st_id="5" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
matmul_loop_1_begin:28  %tmp_i_i = fmul float %p_r_M_real, %p_t_real

]]></Node>
<StgValue><ssdm name="tmp_i_i"/></StgValue>
</operation>

<operation id="240" st_id="5" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
matmul_loop_1_begin:29  %tmp_2_i_i = fmul float %p_r_M_imag, %p_t_imag

]]></Node>
<StgValue><ssdm name="tmp_2_i_i"/></StgValue>
</operation>

<operation id="241" st_id="5" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
matmul_loop_1_begin:31  %tmp_4_i_i = fmul float %p_r_M_imag, %p_t_real

]]></Node>
<StgValue><ssdm name="tmp_4_i_i"/></StgValue>
</operation>

<operation id="242" st_id="5" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
matmul_loop_1_begin:32  %tmp_5_i_i = fmul float %p_r_M_real, %p_t_imag

]]></Node>
<StgValue><ssdm name="tmp_5_i_i"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="243" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
matmul_loop_1_begin:8  %B_M_real_1_addr = getelementptr [32 x float]* %B_M_real_1, i64 0, i64 %zext_ln9

]]></Node>
<StgValue><ssdm name="B_M_real_1_addr"/></StgValue>
</operation>

<operation id="244" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
matmul_loop_1_begin:16  %B_M_imag_1_addr = getelementptr [32 x float]* %B_M_imag_1, i64 0, i64 %zext_ln9

]]></Node>
<StgValue><ssdm name="B_M_imag_1_addr"/></StgValue>
</operation>

<operation id="245" st_id="6" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
matmul_loop_1_begin:30  %complex_M_real_writ = fsub float %tmp_i_i, %tmp_2_i_i

]]></Node>
<StgValue><ssdm name="complex_M_real_writ"/></StgValue>
</operation>

<operation id="246" st_id="6" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
matmul_loop_1_begin:33  %complex_M_imag_writ = fadd float %tmp_4_i_i, %tmp_5_i_i

]]></Node>
<StgValue><ssdm name="complex_M_imag_writ"/></StgValue>
</operation>

<operation id="247" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
matmul_loop_1_begin:36  %A_M_real_1_addr = getelementptr [16 x float]* %A_M_real_1, i64 0, i64 %zext_ln9

]]></Node>
<StgValue><ssdm name="A_M_real_1_addr"/></StgValue>
</operation>

<operation id="248" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
matmul_loop_1_begin:37  %A_M_imag_1_addr = getelementptr [16 x float]* %A_M_imag_1, i64 0, i64 %zext_ln9

]]></Node>
<StgValue><ssdm name="A_M_imag_1_addr"/></StgValue>
</operation>

<operation id="249" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="32" op_0_bw="4">
<![CDATA[
matmul_loop_1_begin:38  %p_r_M_real_8 = load float* %A_M_real_1_addr, align 4

]]></Node>
<StgValue><ssdm name="p_r_M_real_8"/></StgValue>
</operation>

<operation id="250" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="32" op_0_bw="4">
<![CDATA[
matmul_loop_1_begin:39  %p_r_M_imag_8 = load float* %A_M_imag_1_addr, align 4

]]></Node>
<StgValue><ssdm name="p_r_M_imag_8"/></StgValue>
</operation>

<operation id="251" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="32" op_0_bw="5">
<![CDATA[
matmul_loop_1_begin:40  %p_t_real_1 = load float* %B_M_real_1_addr, align 4

]]></Node>
<StgValue><ssdm name="p_t_real_1"/></StgValue>
</operation>

<operation id="252" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="32" op_0_bw="5">
<![CDATA[
matmul_loop_1_begin:41  %p_t_imag_1 = load float* %B_M_imag_1_addr, align 4

]]></Node>
<StgValue><ssdm name="p_t_imag_1"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="253" st_id="7" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
matmul_loop_1_begin:30  %complex_M_real_writ = fsub float %tmp_i_i, %tmp_2_i_i

]]></Node>
<StgValue><ssdm name="complex_M_real_writ"/></StgValue>
</operation>

<operation id="254" st_id="7" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
matmul_loop_1_begin:33  %complex_M_imag_writ = fadd float %tmp_4_i_i, %tmp_5_i_i

]]></Node>
<StgValue><ssdm name="complex_M_imag_writ"/></StgValue>
</operation>

<operation id="255" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="32" op_0_bw="4">
<![CDATA[
matmul_loop_1_begin:38  %p_r_M_real_8 = load float* %A_M_real_1_addr, align 4

]]></Node>
<StgValue><ssdm name="p_r_M_real_8"/></StgValue>
</operation>

<operation id="256" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="32" op_0_bw="4">
<![CDATA[
matmul_loop_1_begin:39  %p_r_M_imag_8 = load float* %A_M_imag_1_addr, align 4

]]></Node>
<StgValue><ssdm name="p_r_M_imag_8"/></StgValue>
</operation>

<operation id="257" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="32" op_0_bw="5">
<![CDATA[
matmul_loop_1_begin:40  %p_t_real_1 = load float* %B_M_real_1_addr, align 4

]]></Node>
<StgValue><ssdm name="p_t_real_1"/></StgValue>
</operation>

<operation id="258" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="32" op_0_bw="5">
<![CDATA[
matmul_loop_1_begin:41  %p_t_imag_1 = load float* %B_M_imag_1_addr, align 4

]]></Node>
<StgValue><ssdm name="p_t_imag_1"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="259" st_id="8" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
matmul_loop_1_begin:30  %complex_M_real_writ = fsub float %tmp_i_i, %tmp_2_i_i

]]></Node>
<StgValue><ssdm name="complex_M_real_writ"/></StgValue>
</operation>

<operation id="260" st_id="8" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
matmul_loop_1_begin:33  %complex_M_imag_writ = fadd float %tmp_4_i_i, %tmp_5_i_i

]]></Node>
<StgValue><ssdm name="complex_M_imag_writ"/></StgValue>
</operation>

<operation id="261" st_id="8" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
matmul_loop_1_begin:42  %tmp_i_i7 = fmul float %p_r_M_real_8, %p_t_real_1

]]></Node>
<StgValue><ssdm name="tmp_i_i7"/></StgValue>
</operation>

<operation id="262" st_id="8" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
matmul_loop_1_begin:43  %tmp_2_i_i1 = fmul float %p_r_M_imag_8, %p_t_imag_1

]]></Node>
<StgValue><ssdm name="tmp_2_i_i1"/></StgValue>
</operation>

<operation id="263" st_id="8" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
matmul_loop_1_begin:45  %tmp_4_i_i1 = fmul float %p_r_M_imag_8, %p_t_real_1

]]></Node>
<StgValue><ssdm name="tmp_4_i_i1"/></StgValue>
</operation>

<operation id="264" st_id="8" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
matmul_loop_1_begin:46  %tmp_5_i_i1 = fmul float %p_r_M_real_8, %p_t_imag_1

]]></Node>
<StgValue><ssdm name="tmp_5_i_i1"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="265" st_id="9" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
matmul_loop_1_begin:30  %complex_M_real_writ = fsub float %tmp_i_i, %tmp_2_i_i

]]></Node>
<StgValue><ssdm name="complex_M_real_writ"/></StgValue>
</operation>

<operation id="266" st_id="9" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
matmul_loop_1_begin:33  %complex_M_imag_writ = fadd float %tmp_4_i_i, %tmp_5_i_i

]]></Node>
<StgValue><ssdm name="complex_M_imag_writ"/></StgValue>
</operation>

<operation id="267" st_id="9" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
matmul_loop_1_begin:42  %tmp_i_i7 = fmul float %p_r_M_real_8, %p_t_real_1

]]></Node>
<StgValue><ssdm name="tmp_i_i7"/></StgValue>
</operation>

<operation id="268" st_id="9" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
matmul_loop_1_begin:43  %tmp_2_i_i1 = fmul float %p_r_M_imag_8, %p_t_imag_1

]]></Node>
<StgValue><ssdm name="tmp_2_i_i1"/></StgValue>
</operation>

<operation id="269" st_id="9" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
matmul_loop_1_begin:45  %tmp_4_i_i1 = fmul float %p_r_M_imag_8, %p_t_real_1

]]></Node>
<StgValue><ssdm name="tmp_4_i_i1"/></StgValue>
</operation>

<operation id="270" st_id="9" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
matmul_loop_1_begin:46  %tmp_5_i_i1 = fmul float %p_r_M_real_8, %p_t_imag_1

]]></Node>
<StgValue><ssdm name="tmp_5_i_i1"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="271" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
matmul_loop_1_begin:10  %B_M_real_2_addr = getelementptr [32 x float]* %B_M_real_2, i64 0, i64 %zext_ln9

]]></Node>
<StgValue><ssdm name="B_M_real_2_addr"/></StgValue>
</operation>

<operation id="272" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
matmul_loop_1_begin:18  %B_M_imag_2_addr = getelementptr [32 x float]* %B_M_imag_2, i64 0, i64 %zext_ln9

]]></Node>
<StgValue><ssdm name="B_M_imag_2_addr"/></StgValue>
</operation>

<operation id="273" st_id="10" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
matmul_loop_1_begin:34  %complex_M_real_writ_8 = fadd float %complex_M_real_writ, 0.000000e+00

]]></Node>
<StgValue><ssdm name="complex_M_real_writ_8"/></StgValue>
</operation>

<operation id="274" st_id="10" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
matmul_loop_1_begin:35  %complex_M_imag_writ_8 = fadd float %complex_M_imag_writ, 0.000000e+00

]]></Node>
<StgValue><ssdm name="complex_M_imag_writ_8"/></StgValue>
</operation>

<operation id="275" st_id="10" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
matmul_loop_1_begin:44  %complex_M_real_writ_9 = fsub float %tmp_i_i7, %tmp_2_i_i1

]]></Node>
<StgValue><ssdm name="complex_M_real_writ_9"/></StgValue>
</operation>

<operation id="276" st_id="10" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
matmul_loop_1_begin:47  %complex_M_imag_writ_9 = fadd float %tmp_4_i_i1, %tmp_5_i_i1

]]></Node>
<StgValue><ssdm name="complex_M_imag_writ_9"/></StgValue>
</operation>

<operation id="277" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
matmul_loop_1_begin:50  %A_M_real_2_addr = getelementptr [16 x float]* %A_M_real_2, i64 0, i64 %zext_ln9

]]></Node>
<StgValue><ssdm name="A_M_real_2_addr"/></StgValue>
</operation>

<operation id="278" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
matmul_loop_1_begin:51  %A_M_imag_2_addr = getelementptr [16 x float]* %A_M_imag_2, i64 0, i64 %zext_ln9

]]></Node>
<StgValue><ssdm name="A_M_imag_2_addr"/></StgValue>
</operation>

<operation id="279" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="32" op_0_bw="4">
<![CDATA[
matmul_loop_1_begin:52  %p_r_M_real_9 = load float* %A_M_real_2_addr, align 4

]]></Node>
<StgValue><ssdm name="p_r_M_real_9"/></StgValue>
</operation>

<operation id="280" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="32" op_0_bw="4">
<![CDATA[
matmul_loop_1_begin:53  %p_r_M_imag_9 = load float* %A_M_imag_2_addr, align 4

]]></Node>
<StgValue><ssdm name="p_r_M_imag_9"/></StgValue>
</operation>

<operation id="281" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="32" op_0_bw="5">
<![CDATA[
matmul_loop_1_begin:54  %p_t_real_2 = load float* %B_M_real_2_addr, align 4

]]></Node>
<StgValue><ssdm name="p_t_real_2"/></StgValue>
</operation>

<operation id="282" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="32" op_0_bw="5">
<![CDATA[
matmul_loop_1_begin:55  %p_t_imag_2 = load float* %B_M_imag_2_addr, align 4

]]></Node>
<StgValue><ssdm name="p_t_imag_2"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="283" st_id="11" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
matmul_loop_1_begin:34  %complex_M_real_writ_8 = fadd float %complex_M_real_writ, 0.000000e+00

]]></Node>
<StgValue><ssdm name="complex_M_real_writ_8"/></StgValue>
</operation>

<operation id="284" st_id="11" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
matmul_loop_1_begin:35  %complex_M_imag_writ_8 = fadd float %complex_M_imag_writ, 0.000000e+00

]]></Node>
<StgValue><ssdm name="complex_M_imag_writ_8"/></StgValue>
</operation>

<operation id="285" st_id="11" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
matmul_loop_1_begin:44  %complex_M_real_writ_9 = fsub float %tmp_i_i7, %tmp_2_i_i1

]]></Node>
<StgValue><ssdm name="complex_M_real_writ_9"/></StgValue>
</operation>

<operation id="286" st_id="11" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
matmul_loop_1_begin:47  %complex_M_imag_writ_9 = fadd float %tmp_4_i_i1, %tmp_5_i_i1

]]></Node>
<StgValue><ssdm name="complex_M_imag_writ_9"/></StgValue>
</operation>

<operation id="287" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="32" op_0_bw="4">
<![CDATA[
matmul_loop_1_begin:52  %p_r_M_real_9 = load float* %A_M_real_2_addr, align 4

]]></Node>
<StgValue><ssdm name="p_r_M_real_9"/></StgValue>
</operation>

<operation id="288" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="32" op_0_bw="4">
<![CDATA[
matmul_loop_1_begin:53  %p_r_M_imag_9 = load float* %A_M_imag_2_addr, align 4

]]></Node>
<StgValue><ssdm name="p_r_M_imag_9"/></StgValue>
</operation>

<operation id="289" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="32" op_0_bw="5">
<![CDATA[
matmul_loop_1_begin:54  %p_t_real_2 = load float* %B_M_real_2_addr, align 4

]]></Node>
<StgValue><ssdm name="p_t_real_2"/></StgValue>
</operation>

<operation id="290" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="32" op_0_bw="5">
<![CDATA[
matmul_loop_1_begin:55  %p_t_imag_2 = load float* %B_M_imag_2_addr, align 4

]]></Node>
<StgValue><ssdm name="p_t_imag_2"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="291" st_id="12" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
matmul_loop_1_begin:34  %complex_M_real_writ_8 = fadd float %complex_M_real_writ, 0.000000e+00

]]></Node>
<StgValue><ssdm name="complex_M_real_writ_8"/></StgValue>
</operation>

<operation id="292" st_id="12" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
matmul_loop_1_begin:35  %complex_M_imag_writ_8 = fadd float %complex_M_imag_writ, 0.000000e+00

]]></Node>
<StgValue><ssdm name="complex_M_imag_writ_8"/></StgValue>
</operation>

<operation id="293" st_id="12" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
matmul_loop_1_begin:44  %complex_M_real_writ_9 = fsub float %tmp_i_i7, %tmp_2_i_i1

]]></Node>
<StgValue><ssdm name="complex_M_real_writ_9"/></StgValue>
</operation>

<operation id="294" st_id="12" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
matmul_loop_1_begin:47  %complex_M_imag_writ_9 = fadd float %tmp_4_i_i1, %tmp_5_i_i1

]]></Node>
<StgValue><ssdm name="complex_M_imag_writ_9"/></StgValue>
</operation>

<operation id="295" st_id="12" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
matmul_loop_1_begin:56  %tmp_i_i8 = fmul float %p_r_M_real_9, %p_t_real_2

]]></Node>
<StgValue><ssdm name="tmp_i_i8"/></StgValue>
</operation>

<operation id="296" st_id="12" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
matmul_loop_1_begin:57  %tmp_2_i_i2 = fmul float %p_r_M_imag_9, %p_t_imag_2

]]></Node>
<StgValue><ssdm name="tmp_2_i_i2"/></StgValue>
</operation>

<operation id="297" st_id="12" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
matmul_loop_1_begin:59  %tmp_4_i_i2 = fmul float %p_r_M_imag_9, %p_t_real_2

]]></Node>
<StgValue><ssdm name="tmp_4_i_i2"/></StgValue>
</operation>

<operation id="298" st_id="12" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
matmul_loop_1_begin:60  %tmp_5_i_i2 = fmul float %p_r_M_real_9, %p_t_imag_2

]]></Node>
<StgValue><ssdm name="tmp_5_i_i2"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="299" st_id="13" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
matmul_loop_1_begin:34  %complex_M_real_writ_8 = fadd float %complex_M_real_writ, 0.000000e+00

]]></Node>
<StgValue><ssdm name="complex_M_real_writ_8"/></StgValue>
</operation>

<operation id="300" st_id="13" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
matmul_loop_1_begin:35  %complex_M_imag_writ_8 = fadd float %complex_M_imag_writ, 0.000000e+00

]]></Node>
<StgValue><ssdm name="complex_M_imag_writ_8"/></StgValue>
</operation>

<operation id="301" st_id="13" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
matmul_loop_1_begin:44  %complex_M_real_writ_9 = fsub float %tmp_i_i7, %tmp_2_i_i1

]]></Node>
<StgValue><ssdm name="complex_M_real_writ_9"/></StgValue>
</operation>

<operation id="302" st_id="13" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
matmul_loop_1_begin:47  %complex_M_imag_writ_9 = fadd float %tmp_4_i_i1, %tmp_5_i_i1

]]></Node>
<StgValue><ssdm name="complex_M_imag_writ_9"/></StgValue>
</operation>

<operation id="303" st_id="13" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
matmul_loop_1_begin:56  %tmp_i_i8 = fmul float %p_r_M_real_9, %p_t_real_2

]]></Node>
<StgValue><ssdm name="tmp_i_i8"/></StgValue>
</operation>

<operation id="304" st_id="13" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
matmul_loop_1_begin:57  %tmp_2_i_i2 = fmul float %p_r_M_imag_9, %p_t_imag_2

]]></Node>
<StgValue><ssdm name="tmp_2_i_i2"/></StgValue>
</operation>

<operation id="305" st_id="13" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
matmul_loop_1_begin:59  %tmp_4_i_i2 = fmul float %p_r_M_imag_9, %p_t_real_2

]]></Node>
<StgValue><ssdm name="tmp_4_i_i2"/></StgValue>
</operation>

<operation id="306" st_id="13" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
matmul_loop_1_begin:60  %tmp_5_i_i2 = fmul float %p_r_M_real_9, %p_t_imag_2

]]></Node>
<StgValue><ssdm name="tmp_5_i_i2"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="307" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
matmul_loop_1_begin:12  %B_M_real_3_addr = getelementptr [32 x float]* %B_M_real_3, i64 0, i64 %zext_ln9

]]></Node>
<StgValue><ssdm name="B_M_real_3_addr"/></StgValue>
</operation>

<operation id="308" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
matmul_loop_1_begin:20  %B_M_imag_3_addr = getelementptr [32 x float]* %B_M_imag_3, i64 0, i64 %zext_ln9

]]></Node>
<StgValue><ssdm name="B_M_imag_3_addr"/></StgValue>
</operation>

<operation id="309" st_id="14" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
matmul_loop_1_begin:48  %complex_M_real_writ_15 = fadd float %complex_M_real_writ_8, %complex_M_real_writ_9

]]></Node>
<StgValue><ssdm name="complex_M_real_writ_15"/></StgValue>
</operation>

<operation id="310" st_id="14" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
matmul_loop_1_begin:49  %complex_M_imag_writ_15 = fadd float %complex_M_imag_writ_8, %complex_M_imag_writ_9

]]></Node>
<StgValue><ssdm name="complex_M_imag_writ_15"/></StgValue>
</operation>

<operation id="311" st_id="14" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
matmul_loop_1_begin:58  %complex_M_real_writ_1 = fsub float %tmp_i_i8, %tmp_2_i_i2

]]></Node>
<StgValue><ssdm name="complex_M_real_writ_1"/></StgValue>
</operation>

<operation id="312" st_id="14" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
matmul_loop_1_begin:61  %complex_M_imag_writ_1 = fadd float %tmp_4_i_i2, %tmp_5_i_i2

]]></Node>
<StgValue><ssdm name="complex_M_imag_writ_1"/></StgValue>
</operation>

<operation id="313" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
matmul_loop_1_begin:64  %A_M_real_3_addr = getelementptr [16 x float]* %A_M_real_3, i64 0, i64 %zext_ln9

]]></Node>
<StgValue><ssdm name="A_M_real_3_addr"/></StgValue>
</operation>

<operation id="314" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
matmul_loop_1_begin:65  %A_M_imag_3_addr = getelementptr [16 x float]* %A_M_imag_3, i64 0, i64 %zext_ln9

]]></Node>
<StgValue><ssdm name="A_M_imag_3_addr"/></StgValue>
</operation>

<operation id="315" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="32" op_0_bw="4">
<![CDATA[
matmul_loop_1_begin:66  %p_r_M_real_10 = load float* %A_M_real_3_addr, align 4

]]></Node>
<StgValue><ssdm name="p_r_M_real_10"/></StgValue>
</operation>

<operation id="316" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="32" op_0_bw="4">
<![CDATA[
matmul_loop_1_begin:67  %p_r_M_imag_10 = load float* %A_M_imag_3_addr, align 4

]]></Node>
<StgValue><ssdm name="p_r_M_imag_10"/></StgValue>
</operation>

<operation id="317" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="32" op_0_bw="5">
<![CDATA[
matmul_loop_1_begin:68  %p_t_real_3 = load float* %B_M_real_3_addr, align 4

]]></Node>
<StgValue><ssdm name="p_t_real_3"/></StgValue>
</operation>

<operation id="318" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="32" op_0_bw="5">
<![CDATA[
matmul_loop_1_begin:69  %p_t_imag_3 = load float* %B_M_imag_3_addr, align 4

]]></Node>
<StgValue><ssdm name="p_t_imag_3"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="319" st_id="15" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
matmul_loop_1_begin:48  %complex_M_real_writ_15 = fadd float %complex_M_real_writ_8, %complex_M_real_writ_9

]]></Node>
<StgValue><ssdm name="complex_M_real_writ_15"/></StgValue>
</operation>

<operation id="320" st_id="15" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
matmul_loop_1_begin:49  %complex_M_imag_writ_15 = fadd float %complex_M_imag_writ_8, %complex_M_imag_writ_9

]]></Node>
<StgValue><ssdm name="complex_M_imag_writ_15"/></StgValue>
</operation>

<operation id="321" st_id="15" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
matmul_loop_1_begin:58  %complex_M_real_writ_1 = fsub float %tmp_i_i8, %tmp_2_i_i2

]]></Node>
<StgValue><ssdm name="complex_M_real_writ_1"/></StgValue>
</operation>

<operation id="322" st_id="15" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
matmul_loop_1_begin:61  %complex_M_imag_writ_1 = fadd float %tmp_4_i_i2, %tmp_5_i_i2

]]></Node>
<StgValue><ssdm name="complex_M_imag_writ_1"/></StgValue>
</operation>

<operation id="323" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="32" op_0_bw="4">
<![CDATA[
matmul_loop_1_begin:66  %p_r_M_real_10 = load float* %A_M_real_3_addr, align 4

]]></Node>
<StgValue><ssdm name="p_r_M_real_10"/></StgValue>
</operation>

<operation id="324" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="32" op_0_bw="4">
<![CDATA[
matmul_loop_1_begin:67  %p_r_M_imag_10 = load float* %A_M_imag_3_addr, align 4

]]></Node>
<StgValue><ssdm name="p_r_M_imag_10"/></StgValue>
</operation>

<operation id="325" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="32" op_0_bw="5">
<![CDATA[
matmul_loop_1_begin:68  %p_t_real_3 = load float* %B_M_real_3_addr, align 4

]]></Node>
<StgValue><ssdm name="p_t_real_3"/></StgValue>
</operation>

<operation id="326" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="32" op_0_bw="5">
<![CDATA[
matmul_loop_1_begin:69  %p_t_imag_3 = load float* %B_M_imag_3_addr, align 4

]]></Node>
<StgValue><ssdm name="p_t_imag_3"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="327" st_id="16" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
matmul_loop_1_begin:48  %complex_M_real_writ_15 = fadd float %complex_M_real_writ_8, %complex_M_real_writ_9

]]></Node>
<StgValue><ssdm name="complex_M_real_writ_15"/></StgValue>
</operation>

<operation id="328" st_id="16" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
matmul_loop_1_begin:49  %complex_M_imag_writ_15 = fadd float %complex_M_imag_writ_8, %complex_M_imag_writ_9

]]></Node>
<StgValue><ssdm name="complex_M_imag_writ_15"/></StgValue>
</operation>

<operation id="329" st_id="16" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
matmul_loop_1_begin:58  %complex_M_real_writ_1 = fsub float %tmp_i_i8, %tmp_2_i_i2

]]></Node>
<StgValue><ssdm name="complex_M_real_writ_1"/></StgValue>
</operation>

<operation id="330" st_id="16" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
matmul_loop_1_begin:61  %complex_M_imag_writ_1 = fadd float %tmp_4_i_i2, %tmp_5_i_i2

]]></Node>
<StgValue><ssdm name="complex_M_imag_writ_1"/></StgValue>
</operation>

<operation id="331" st_id="16" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
matmul_loop_1_begin:70  %tmp_i_i9 = fmul float %p_r_M_real_10, %p_t_real_3

]]></Node>
<StgValue><ssdm name="tmp_i_i9"/></StgValue>
</operation>

<operation id="332" st_id="16" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
matmul_loop_1_begin:71  %tmp_2_i_i3 = fmul float %p_r_M_imag_10, %p_t_imag_3

]]></Node>
<StgValue><ssdm name="tmp_2_i_i3"/></StgValue>
</operation>

<operation id="333" st_id="16" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
matmul_loop_1_begin:73  %tmp_4_i_i3 = fmul float %p_r_M_imag_10, %p_t_real_3

]]></Node>
<StgValue><ssdm name="tmp_4_i_i3"/></StgValue>
</operation>

<operation id="334" st_id="16" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
matmul_loop_1_begin:74  %tmp_5_i_i3 = fmul float %p_r_M_real_10, %p_t_imag_3

]]></Node>
<StgValue><ssdm name="tmp_5_i_i3"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="335" st_id="17" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
matmul_loop_1_begin:48  %complex_M_real_writ_15 = fadd float %complex_M_real_writ_8, %complex_M_real_writ_9

]]></Node>
<StgValue><ssdm name="complex_M_real_writ_15"/></StgValue>
</operation>

<operation id="336" st_id="17" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
matmul_loop_1_begin:49  %complex_M_imag_writ_15 = fadd float %complex_M_imag_writ_8, %complex_M_imag_writ_9

]]></Node>
<StgValue><ssdm name="complex_M_imag_writ_15"/></StgValue>
</operation>

<operation id="337" st_id="17" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
matmul_loop_1_begin:58  %complex_M_real_writ_1 = fsub float %tmp_i_i8, %tmp_2_i_i2

]]></Node>
<StgValue><ssdm name="complex_M_real_writ_1"/></StgValue>
</operation>

<operation id="338" st_id="17" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
matmul_loop_1_begin:61  %complex_M_imag_writ_1 = fadd float %tmp_4_i_i2, %tmp_5_i_i2

]]></Node>
<StgValue><ssdm name="complex_M_imag_writ_1"/></StgValue>
</operation>

<operation id="339" st_id="17" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
matmul_loop_1_begin:70  %tmp_i_i9 = fmul float %p_r_M_real_10, %p_t_real_3

]]></Node>
<StgValue><ssdm name="tmp_i_i9"/></StgValue>
</operation>

<operation id="340" st_id="17" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
matmul_loop_1_begin:71  %tmp_2_i_i3 = fmul float %p_r_M_imag_10, %p_t_imag_3

]]></Node>
<StgValue><ssdm name="tmp_2_i_i3"/></StgValue>
</operation>

<operation id="341" st_id="17" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
matmul_loop_1_begin:73  %tmp_4_i_i3 = fmul float %p_r_M_imag_10, %p_t_real_3

]]></Node>
<StgValue><ssdm name="tmp_4_i_i3"/></StgValue>
</operation>

<operation id="342" st_id="17" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
matmul_loop_1_begin:74  %tmp_5_i_i3 = fmul float %p_r_M_real_10, %p_t_imag_3

]]></Node>
<StgValue><ssdm name="tmp_5_i_i3"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="343" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="64" op_0_bw="5">
<![CDATA[
matmul_loop_1_begin:6  %zext_ln9_1 = zext i5 %xor_ln9 to i64

]]></Node>
<StgValue><ssdm name="zext_ln9_1"/></StgValue>
</operation>

<operation id="344" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
matmul_loop_1_begin:7  %B_M_real_0_addr_1 = getelementptr [32 x float]* %B_M_real_0, i64 0, i64 %zext_ln9_1

]]></Node>
<StgValue><ssdm name="B_M_real_0_addr_1"/></StgValue>
</operation>

<operation id="345" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
matmul_loop_1_begin:15  %B_M_imag_0_addr_1 = getelementptr [32 x float]* %B_M_imag_0, i64 0, i64 %zext_ln9_1

]]></Node>
<StgValue><ssdm name="B_M_imag_0_addr_1"/></StgValue>
</operation>

<operation id="346" st_id="18" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
matmul_loop_1_begin:62  %complex_M_real_writ_2 = fadd float %complex_M_real_writ_15, %complex_M_real_writ_1

]]></Node>
<StgValue><ssdm name="complex_M_real_writ_2"/></StgValue>
</operation>

<operation id="347" st_id="18" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
matmul_loop_1_begin:63  %complex_M_imag_writ_2 = fadd float %complex_M_imag_writ_15, %complex_M_imag_writ_1

]]></Node>
<StgValue><ssdm name="complex_M_imag_writ_2"/></StgValue>
</operation>

<operation id="348" st_id="18" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
matmul_loop_1_begin:72  %complex_M_real_writ_3 = fsub float %tmp_i_i9, %tmp_2_i_i3

]]></Node>
<StgValue><ssdm name="complex_M_real_writ_3"/></StgValue>
</operation>

<operation id="349" st_id="18" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
matmul_loop_1_begin:75  %complex_M_imag_writ_3 = fadd float %tmp_4_i_i3, %tmp_5_i_i3

]]></Node>
<StgValue><ssdm name="complex_M_imag_writ_3"/></StgValue>
</operation>

<operation id="350" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
matmul_loop_1_begin:78  %A_M_real_4_addr = getelementptr [16 x float]* %A_M_real_4, i64 0, i64 %zext_ln9

]]></Node>
<StgValue><ssdm name="A_M_real_4_addr"/></StgValue>
</operation>

<operation id="351" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
matmul_loop_1_begin:79  %A_M_imag_4_addr = getelementptr [16 x float]* %A_M_imag_4, i64 0, i64 %zext_ln9

]]></Node>
<StgValue><ssdm name="A_M_imag_4_addr"/></StgValue>
</operation>

<operation id="352" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="32" op_0_bw="4">
<![CDATA[
matmul_loop_1_begin:80  %p_r_M_real_11 = load float* %A_M_real_4_addr, align 4

]]></Node>
<StgValue><ssdm name="p_r_M_real_11"/></StgValue>
</operation>

<operation id="353" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="32" op_0_bw="4">
<![CDATA[
matmul_loop_1_begin:81  %p_r_M_imag_11 = load float* %A_M_imag_4_addr, align 4

]]></Node>
<StgValue><ssdm name="p_r_M_imag_11"/></StgValue>
</operation>

<operation id="354" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="32" op_0_bw="5">
<![CDATA[
matmul_loop_1_begin:82  %p_t_real_4 = load float* %B_M_real_0_addr_1, align 4

]]></Node>
<StgValue><ssdm name="p_t_real_4"/></StgValue>
</operation>

<operation id="355" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="32" op_0_bw="5">
<![CDATA[
matmul_loop_1_begin:83  %p_t_imag_4 = load float* %B_M_imag_0_addr_1, align 4

]]></Node>
<StgValue><ssdm name="p_t_imag_4"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="356" st_id="19" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
matmul_loop_1_begin:62  %complex_M_real_writ_2 = fadd float %complex_M_real_writ_15, %complex_M_real_writ_1

]]></Node>
<StgValue><ssdm name="complex_M_real_writ_2"/></StgValue>
</operation>

<operation id="357" st_id="19" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
matmul_loop_1_begin:63  %complex_M_imag_writ_2 = fadd float %complex_M_imag_writ_15, %complex_M_imag_writ_1

]]></Node>
<StgValue><ssdm name="complex_M_imag_writ_2"/></StgValue>
</operation>

<operation id="358" st_id="19" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
matmul_loop_1_begin:72  %complex_M_real_writ_3 = fsub float %tmp_i_i9, %tmp_2_i_i3

]]></Node>
<StgValue><ssdm name="complex_M_real_writ_3"/></StgValue>
</operation>

<operation id="359" st_id="19" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
matmul_loop_1_begin:75  %complex_M_imag_writ_3 = fadd float %tmp_4_i_i3, %tmp_5_i_i3

]]></Node>
<StgValue><ssdm name="complex_M_imag_writ_3"/></StgValue>
</operation>

<operation id="360" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="32" op_0_bw="4">
<![CDATA[
matmul_loop_1_begin:80  %p_r_M_real_11 = load float* %A_M_real_4_addr, align 4

]]></Node>
<StgValue><ssdm name="p_r_M_real_11"/></StgValue>
</operation>

<operation id="361" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="32" op_0_bw="4">
<![CDATA[
matmul_loop_1_begin:81  %p_r_M_imag_11 = load float* %A_M_imag_4_addr, align 4

]]></Node>
<StgValue><ssdm name="p_r_M_imag_11"/></StgValue>
</operation>

<operation id="362" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="32" op_0_bw="5">
<![CDATA[
matmul_loop_1_begin:82  %p_t_real_4 = load float* %B_M_real_0_addr_1, align 4

]]></Node>
<StgValue><ssdm name="p_t_real_4"/></StgValue>
</operation>

<operation id="363" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="32" op_0_bw="5">
<![CDATA[
matmul_loop_1_begin:83  %p_t_imag_4 = load float* %B_M_imag_0_addr_1, align 4

]]></Node>
<StgValue><ssdm name="p_t_imag_4"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="364" st_id="20" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
matmul_loop_1_begin:62  %complex_M_real_writ_2 = fadd float %complex_M_real_writ_15, %complex_M_real_writ_1

]]></Node>
<StgValue><ssdm name="complex_M_real_writ_2"/></StgValue>
</operation>

<operation id="365" st_id="20" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
matmul_loop_1_begin:63  %complex_M_imag_writ_2 = fadd float %complex_M_imag_writ_15, %complex_M_imag_writ_1

]]></Node>
<StgValue><ssdm name="complex_M_imag_writ_2"/></StgValue>
</operation>

<operation id="366" st_id="20" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
matmul_loop_1_begin:72  %complex_M_real_writ_3 = fsub float %tmp_i_i9, %tmp_2_i_i3

]]></Node>
<StgValue><ssdm name="complex_M_real_writ_3"/></StgValue>
</operation>

<operation id="367" st_id="20" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
matmul_loop_1_begin:75  %complex_M_imag_writ_3 = fadd float %tmp_4_i_i3, %tmp_5_i_i3

]]></Node>
<StgValue><ssdm name="complex_M_imag_writ_3"/></StgValue>
</operation>

<operation id="368" st_id="20" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
matmul_loop_1_begin:84  %tmp_i_i1 = fmul float %p_r_M_real_11, %p_t_real_4

]]></Node>
<StgValue><ssdm name="tmp_i_i1"/></StgValue>
</operation>

<operation id="369" st_id="20" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
matmul_loop_1_begin:85  %tmp_2_i_i4 = fmul float %p_r_M_imag_11, %p_t_imag_4

]]></Node>
<StgValue><ssdm name="tmp_2_i_i4"/></StgValue>
</operation>

<operation id="370" st_id="20" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
matmul_loop_1_begin:87  %tmp_4_i_i4 = fmul float %p_r_M_imag_11, %p_t_real_4

]]></Node>
<StgValue><ssdm name="tmp_4_i_i4"/></StgValue>
</operation>

<operation id="371" st_id="20" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
matmul_loop_1_begin:88  %tmp_5_i_i4 = fmul float %p_r_M_real_11, %p_t_imag_4

]]></Node>
<StgValue><ssdm name="tmp_5_i_i4"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="372" st_id="21" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
matmul_loop_1_begin:62  %complex_M_real_writ_2 = fadd float %complex_M_real_writ_15, %complex_M_real_writ_1

]]></Node>
<StgValue><ssdm name="complex_M_real_writ_2"/></StgValue>
</operation>

<operation id="373" st_id="21" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
matmul_loop_1_begin:63  %complex_M_imag_writ_2 = fadd float %complex_M_imag_writ_15, %complex_M_imag_writ_1

]]></Node>
<StgValue><ssdm name="complex_M_imag_writ_2"/></StgValue>
</operation>

<operation id="374" st_id="21" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
matmul_loop_1_begin:72  %complex_M_real_writ_3 = fsub float %tmp_i_i9, %tmp_2_i_i3

]]></Node>
<StgValue><ssdm name="complex_M_real_writ_3"/></StgValue>
</operation>

<operation id="375" st_id="21" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
matmul_loop_1_begin:75  %complex_M_imag_writ_3 = fadd float %tmp_4_i_i3, %tmp_5_i_i3

]]></Node>
<StgValue><ssdm name="complex_M_imag_writ_3"/></StgValue>
</operation>

<operation id="376" st_id="21" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
matmul_loop_1_begin:84  %tmp_i_i1 = fmul float %p_r_M_real_11, %p_t_real_4

]]></Node>
<StgValue><ssdm name="tmp_i_i1"/></StgValue>
</operation>

<operation id="377" st_id="21" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
matmul_loop_1_begin:85  %tmp_2_i_i4 = fmul float %p_r_M_imag_11, %p_t_imag_4

]]></Node>
<StgValue><ssdm name="tmp_2_i_i4"/></StgValue>
</operation>

<operation id="378" st_id="21" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
matmul_loop_1_begin:87  %tmp_4_i_i4 = fmul float %p_r_M_imag_11, %p_t_real_4

]]></Node>
<StgValue><ssdm name="tmp_4_i_i4"/></StgValue>
</operation>

<operation id="379" st_id="21" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
matmul_loop_1_begin:88  %tmp_5_i_i4 = fmul float %p_r_M_real_11, %p_t_imag_4

]]></Node>
<StgValue><ssdm name="tmp_5_i_i4"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="380" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
matmul_loop_1_begin:9  %B_M_real_1_addr_1 = getelementptr [32 x float]* %B_M_real_1, i64 0, i64 %zext_ln9_1

]]></Node>
<StgValue><ssdm name="B_M_real_1_addr_1"/></StgValue>
</operation>

<operation id="381" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
matmul_loop_1_begin:17  %B_M_imag_1_addr_1 = getelementptr [32 x float]* %B_M_imag_1, i64 0, i64 %zext_ln9_1

]]></Node>
<StgValue><ssdm name="B_M_imag_1_addr_1"/></StgValue>
</operation>

<operation id="382" st_id="22" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
matmul_loop_1_begin:76  %complex_M_real_writ_4 = fadd float %complex_M_real_writ_2, %complex_M_real_writ_3

]]></Node>
<StgValue><ssdm name="complex_M_real_writ_4"/></StgValue>
</operation>

<operation id="383" st_id="22" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
matmul_loop_1_begin:77  %complex_M_imag_writ_4 = fadd float %complex_M_imag_writ_2, %complex_M_imag_writ_3

]]></Node>
<StgValue><ssdm name="complex_M_imag_writ_4"/></StgValue>
</operation>

<operation id="384" st_id="22" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
matmul_loop_1_begin:86  %complex_M_real_writ_5 = fsub float %tmp_i_i1, %tmp_2_i_i4

]]></Node>
<StgValue><ssdm name="complex_M_real_writ_5"/></StgValue>
</operation>

<operation id="385" st_id="22" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
matmul_loop_1_begin:89  %complex_M_imag_writ_5 = fadd float %tmp_4_i_i4, %tmp_5_i_i4

]]></Node>
<StgValue><ssdm name="complex_M_imag_writ_5"/></StgValue>
</operation>

<operation id="386" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
matmul_loop_1_begin:92  %A_M_real_5_addr = getelementptr [16 x float]* %A_M_real_5, i64 0, i64 %zext_ln9

]]></Node>
<StgValue><ssdm name="A_M_real_5_addr"/></StgValue>
</operation>

<operation id="387" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
matmul_loop_1_begin:93  %A_M_imag_5_addr = getelementptr [16 x float]* %A_M_imag_5, i64 0, i64 %zext_ln9

]]></Node>
<StgValue><ssdm name="A_M_imag_5_addr"/></StgValue>
</operation>

<operation id="388" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="32" op_0_bw="4">
<![CDATA[
matmul_loop_1_begin:94  %p_r_M_real_12 = load float* %A_M_real_5_addr, align 4

]]></Node>
<StgValue><ssdm name="p_r_M_real_12"/></StgValue>
</operation>

<operation id="389" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="32" op_0_bw="4">
<![CDATA[
matmul_loop_1_begin:95  %p_r_M_imag_12 = load float* %A_M_imag_5_addr, align 4

]]></Node>
<StgValue><ssdm name="p_r_M_imag_12"/></StgValue>
</operation>

<operation id="390" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="32" op_0_bw="5">
<![CDATA[
matmul_loop_1_begin:96  %p_t_real_5 = load float* %B_M_real_1_addr_1, align 4

]]></Node>
<StgValue><ssdm name="p_t_real_5"/></StgValue>
</operation>

<operation id="391" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="32" op_0_bw="5">
<![CDATA[
matmul_loop_1_begin:97  %p_t_imag_5 = load float* %B_M_imag_1_addr_1, align 4

]]></Node>
<StgValue><ssdm name="p_t_imag_5"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="392" st_id="23" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
matmul_loop_1_begin:76  %complex_M_real_writ_4 = fadd float %complex_M_real_writ_2, %complex_M_real_writ_3

]]></Node>
<StgValue><ssdm name="complex_M_real_writ_4"/></StgValue>
</operation>

<operation id="393" st_id="23" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
matmul_loop_1_begin:77  %complex_M_imag_writ_4 = fadd float %complex_M_imag_writ_2, %complex_M_imag_writ_3

]]></Node>
<StgValue><ssdm name="complex_M_imag_writ_4"/></StgValue>
</operation>

<operation id="394" st_id="23" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
matmul_loop_1_begin:86  %complex_M_real_writ_5 = fsub float %tmp_i_i1, %tmp_2_i_i4

]]></Node>
<StgValue><ssdm name="complex_M_real_writ_5"/></StgValue>
</operation>

<operation id="395" st_id="23" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
matmul_loop_1_begin:89  %complex_M_imag_writ_5 = fadd float %tmp_4_i_i4, %tmp_5_i_i4

]]></Node>
<StgValue><ssdm name="complex_M_imag_writ_5"/></StgValue>
</operation>

<operation id="396" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="32" op_0_bw="4">
<![CDATA[
matmul_loop_1_begin:94  %p_r_M_real_12 = load float* %A_M_real_5_addr, align 4

]]></Node>
<StgValue><ssdm name="p_r_M_real_12"/></StgValue>
</operation>

<operation id="397" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="32" op_0_bw="4">
<![CDATA[
matmul_loop_1_begin:95  %p_r_M_imag_12 = load float* %A_M_imag_5_addr, align 4

]]></Node>
<StgValue><ssdm name="p_r_M_imag_12"/></StgValue>
</operation>

<operation id="398" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="32" op_0_bw="5">
<![CDATA[
matmul_loop_1_begin:96  %p_t_real_5 = load float* %B_M_real_1_addr_1, align 4

]]></Node>
<StgValue><ssdm name="p_t_real_5"/></StgValue>
</operation>

<operation id="399" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="32" op_0_bw="5">
<![CDATA[
matmul_loop_1_begin:97  %p_t_imag_5 = load float* %B_M_imag_1_addr_1, align 4

]]></Node>
<StgValue><ssdm name="p_t_imag_5"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="400" st_id="24" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
matmul_loop_1_begin:76  %complex_M_real_writ_4 = fadd float %complex_M_real_writ_2, %complex_M_real_writ_3

]]></Node>
<StgValue><ssdm name="complex_M_real_writ_4"/></StgValue>
</operation>

<operation id="401" st_id="24" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
matmul_loop_1_begin:77  %complex_M_imag_writ_4 = fadd float %complex_M_imag_writ_2, %complex_M_imag_writ_3

]]></Node>
<StgValue><ssdm name="complex_M_imag_writ_4"/></StgValue>
</operation>

<operation id="402" st_id="24" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
matmul_loop_1_begin:86  %complex_M_real_writ_5 = fsub float %tmp_i_i1, %tmp_2_i_i4

]]></Node>
<StgValue><ssdm name="complex_M_real_writ_5"/></StgValue>
</operation>

<operation id="403" st_id="24" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
matmul_loop_1_begin:89  %complex_M_imag_writ_5 = fadd float %tmp_4_i_i4, %tmp_5_i_i4

]]></Node>
<StgValue><ssdm name="complex_M_imag_writ_5"/></StgValue>
</operation>

<operation id="404" st_id="24" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
matmul_loop_1_begin:98  %tmp_i_i2 = fmul float %p_r_M_real_12, %p_t_real_5

]]></Node>
<StgValue><ssdm name="tmp_i_i2"/></StgValue>
</operation>

<operation id="405" st_id="24" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
matmul_loop_1_begin:99  %tmp_2_i_i5 = fmul float %p_r_M_imag_12, %p_t_imag_5

]]></Node>
<StgValue><ssdm name="tmp_2_i_i5"/></StgValue>
</operation>

<operation id="406" st_id="24" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
matmul_loop_1_begin:101  %tmp_4_i_i5 = fmul float %p_r_M_imag_12, %p_t_real_5

]]></Node>
<StgValue><ssdm name="tmp_4_i_i5"/></StgValue>
</operation>

<operation id="407" st_id="24" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
matmul_loop_1_begin:102  %tmp_5_i_i5 = fmul float %p_r_M_real_12, %p_t_imag_5

]]></Node>
<StgValue><ssdm name="tmp_5_i_i5"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="408" st_id="25" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
matmul_loop_1_begin:76  %complex_M_real_writ_4 = fadd float %complex_M_real_writ_2, %complex_M_real_writ_3

]]></Node>
<StgValue><ssdm name="complex_M_real_writ_4"/></StgValue>
</operation>

<operation id="409" st_id="25" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
matmul_loop_1_begin:77  %complex_M_imag_writ_4 = fadd float %complex_M_imag_writ_2, %complex_M_imag_writ_3

]]></Node>
<StgValue><ssdm name="complex_M_imag_writ_4"/></StgValue>
</operation>

<operation id="410" st_id="25" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
matmul_loop_1_begin:86  %complex_M_real_writ_5 = fsub float %tmp_i_i1, %tmp_2_i_i4

]]></Node>
<StgValue><ssdm name="complex_M_real_writ_5"/></StgValue>
</operation>

<operation id="411" st_id="25" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
matmul_loop_1_begin:89  %complex_M_imag_writ_5 = fadd float %tmp_4_i_i4, %tmp_5_i_i4

]]></Node>
<StgValue><ssdm name="complex_M_imag_writ_5"/></StgValue>
</operation>

<operation id="412" st_id="25" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
matmul_loop_1_begin:98  %tmp_i_i2 = fmul float %p_r_M_real_12, %p_t_real_5

]]></Node>
<StgValue><ssdm name="tmp_i_i2"/></StgValue>
</operation>

<operation id="413" st_id="25" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
matmul_loop_1_begin:99  %tmp_2_i_i5 = fmul float %p_r_M_imag_12, %p_t_imag_5

]]></Node>
<StgValue><ssdm name="tmp_2_i_i5"/></StgValue>
</operation>

<operation id="414" st_id="25" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
matmul_loop_1_begin:101  %tmp_4_i_i5 = fmul float %p_r_M_imag_12, %p_t_real_5

]]></Node>
<StgValue><ssdm name="tmp_4_i_i5"/></StgValue>
</operation>

<operation id="415" st_id="25" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
matmul_loop_1_begin:102  %tmp_5_i_i5 = fmul float %p_r_M_real_12, %p_t_imag_5

]]></Node>
<StgValue><ssdm name="tmp_5_i_i5"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="416" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
matmul_loop_1_begin:11  %B_M_real_2_addr_1 = getelementptr [32 x float]* %B_M_real_2, i64 0, i64 %zext_ln9_1

]]></Node>
<StgValue><ssdm name="B_M_real_2_addr_1"/></StgValue>
</operation>

<operation id="417" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
matmul_loop_1_begin:19  %B_M_imag_2_addr_1 = getelementptr [32 x float]* %B_M_imag_2, i64 0, i64 %zext_ln9_1

]]></Node>
<StgValue><ssdm name="B_M_imag_2_addr_1"/></StgValue>
</operation>

<operation id="418" st_id="26" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
matmul_loop_1_begin:90  %complex_M_real_writ_6 = fadd float %complex_M_real_writ_4, %complex_M_real_writ_5

]]></Node>
<StgValue><ssdm name="complex_M_real_writ_6"/></StgValue>
</operation>

<operation id="419" st_id="26" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
matmul_loop_1_begin:91  %complex_M_imag_writ_6 = fadd float %complex_M_imag_writ_4, %complex_M_imag_writ_5

]]></Node>
<StgValue><ssdm name="complex_M_imag_writ_6"/></StgValue>
</operation>

<operation id="420" st_id="26" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
matmul_loop_1_begin:100  %complex_M_real_writ_7 = fsub float %tmp_i_i2, %tmp_2_i_i5

]]></Node>
<StgValue><ssdm name="complex_M_real_writ_7"/></StgValue>
</operation>

<operation id="421" st_id="26" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
matmul_loop_1_begin:103  %complex_M_imag_writ_7 = fadd float %tmp_4_i_i5, %tmp_5_i_i5

]]></Node>
<StgValue><ssdm name="complex_M_imag_writ_7"/></StgValue>
</operation>

<operation id="422" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
matmul_loop_1_begin:106  %A_M_real_6_addr = getelementptr [16 x float]* %A_M_real_6, i64 0, i64 %zext_ln9

]]></Node>
<StgValue><ssdm name="A_M_real_6_addr"/></StgValue>
</operation>

<operation id="423" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
matmul_loop_1_begin:107  %A_M_imag_6_addr = getelementptr [16 x float]* %A_M_imag_6, i64 0, i64 %zext_ln9

]]></Node>
<StgValue><ssdm name="A_M_imag_6_addr"/></StgValue>
</operation>

<operation id="424" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="32" op_0_bw="4">
<![CDATA[
matmul_loop_1_begin:108  %p_r_M_real_13 = load float* %A_M_real_6_addr, align 4

]]></Node>
<StgValue><ssdm name="p_r_M_real_13"/></StgValue>
</operation>

<operation id="425" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="32" op_0_bw="4">
<![CDATA[
matmul_loop_1_begin:109  %p_r_M_imag_13 = load float* %A_M_imag_6_addr, align 4

]]></Node>
<StgValue><ssdm name="p_r_M_imag_13"/></StgValue>
</operation>

<operation id="426" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="32" op_0_bw="5">
<![CDATA[
matmul_loop_1_begin:110  %p_t_real_6 = load float* %B_M_real_2_addr_1, align 4

]]></Node>
<StgValue><ssdm name="p_t_real_6"/></StgValue>
</operation>

<operation id="427" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="32" op_0_bw="5">
<![CDATA[
matmul_loop_1_begin:111  %p_t_imag_6 = load float* %B_M_imag_2_addr_1, align 4

]]></Node>
<StgValue><ssdm name="p_t_imag_6"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="428" st_id="27" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
matmul_loop_1_begin:90  %complex_M_real_writ_6 = fadd float %complex_M_real_writ_4, %complex_M_real_writ_5

]]></Node>
<StgValue><ssdm name="complex_M_real_writ_6"/></StgValue>
</operation>

<operation id="429" st_id="27" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
matmul_loop_1_begin:91  %complex_M_imag_writ_6 = fadd float %complex_M_imag_writ_4, %complex_M_imag_writ_5

]]></Node>
<StgValue><ssdm name="complex_M_imag_writ_6"/></StgValue>
</operation>

<operation id="430" st_id="27" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
matmul_loop_1_begin:100  %complex_M_real_writ_7 = fsub float %tmp_i_i2, %tmp_2_i_i5

]]></Node>
<StgValue><ssdm name="complex_M_real_writ_7"/></StgValue>
</operation>

<operation id="431" st_id="27" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
matmul_loop_1_begin:103  %complex_M_imag_writ_7 = fadd float %tmp_4_i_i5, %tmp_5_i_i5

]]></Node>
<StgValue><ssdm name="complex_M_imag_writ_7"/></StgValue>
</operation>

<operation id="432" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="32" op_0_bw="4">
<![CDATA[
matmul_loop_1_begin:108  %p_r_M_real_13 = load float* %A_M_real_6_addr, align 4

]]></Node>
<StgValue><ssdm name="p_r_M_real_13"/></StgValue>
</operation>

<operation id="433" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="32" op_0_bw="4">
<![CDATA[
matmul_loop_1_begin:109  %p_r_M_imag_13 = load float* %A_M_imag_6_addr, align 4

]]></Node>
<StgValue><ssdm name="p_r_M_imag_13"/></StgValue>
</operation>

<operation id="434" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="32" op_0_bw="5">
<![CDATA[
matmul_loop_1_begin:110  %p_t_real_6 = load float* %B_M_real_2_addr_1, align 4

]]></Node>
<StgValue><ssdm name="p_t_real_6"/></StgValue>
</operation>

<operation id="435" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="32" op_0_bw="5">
<![CDATA[
matmul_loop_1_begin:111  %p_t_imag_6 = load float* %B_M_imag_2_addr_1, align 4

]]></Node>
<StgValue><ssdm name="p_t_imag_6"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="436" st_id="28" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
matmul_loop_1_begin:90  %complex_M_real_writ_6 = fadd float %complex_M_real_writ_4, %complex_M_real_writ_5

]]></Node>
<StgValue><ssdm name="complex_M_real_writ_6"/></StgValue>
</operation>

<operation id="437" st_id="28" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
matmul_loop_1_begin:91  %complex_M_imag_writ_6 = fadd float %complex_M_imag_writ_4, %complex_M_imag_writ_5

]]></Node>
<StgValue><ssdm name="complex_M_imag_writ_6"/></StgValue>
</operation>

<operation id="438" st_id="28" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
matmul_loop_1_begin:100  %complex_M_real_writ_7 = fsub float %tmp_i_i2, %tmp_2_i_i5

]]></Node>
<StgValue><ssdm name="complex_M_real_writ_7"/></StgValue>
</operation>

<operation id="439" st_id="28" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
matmul_loop_1_begin:103  %complex_M_imag_writ_7 = fadd float %tmp_4_i_i5, %tmp_5_i_i5

]]></Node>
<StgValue><ssdm name="complex_M_imag_writ_7"/></StgValue>
</operation>

<operation id="440" st_id="28" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
matmul_loop_1_begin:112  %tmp_i_i3 = fmul float %p_r_M_real_13, %p_t_real_6

]]></Node>
<StgValue><ssdm name="tmp_i_i3"/></StgValue>
</operation>

<operation id="441" st_id="28" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
matmul_loop_1_begin:113  %tmp_2_i_i6 = fmul float %p_r_M_imag_13, %p_t_imag_6

]]></Node>
<StgValue><ssdm name="tmp_2_i_i6"/></StgValue>
</operation>

<operation id="442" st_id="28" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
matmul_loop_1_begin:115  %tmp_4_i_i6 = fmul float %p_r_M_imag_13, %p_t_real_6

]]></Node>
<StgValue><ssdm name="tmp_4_i_i6"/></StgValue>
</operation>

<operation id="443" st_id="28" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
matmul_loop_1_begin:116  %tmp_5_i_i6 = fmul float %p_r_M_real_13, %p_t_imag_6

]]></Node>
<StgValue><ssdm name="tmp_5_i_i6"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="444" st_id="29" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
matmul_loop_1_begin:90  %complex_M_real_writ_6 = fadd float %complex_M_real_writ_4, %complex_M_real_writ_5

]]></Node>
<StgValue><ssdm name="complex_M_real_writ_6"/></StgValue>
</operation>

<operation id="445" st_id="29" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
matmul_loop_1_begin:91  %complex_M_imag_writ_6 = fadd float %complex_M_imag_writ_4, %complex_M_imag_writ_5

]]></Node>
<StgValue><ssdm name="complex_M_imag_writ_6"/></StgValue>
</operation>

<operation id="446" st_id="29" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
matmul_loop_1_begin:100  %complex_M_real_writ_7 = fsub float %tmp_i_i2, %tmp_2_i_i5

]]></Node>
<StgValue><ssdm name="complex_M_real_writ_7"/></StgValue>
</operation>

<operation id="447" st_id="29" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
matmul_loop_1_begin:103  %complex_M_imag_writ_7 = fadd float %tmp_4_i_i5, %tmp_5_i_i5

]]></Node>
<StgValue><ssdm name="complex_M_imag_writ_7"/></StgValue>
</operation>

<operation id="448" st_id="29" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
matmul_loop_1_begin:112  %tmp_i_i3 = fmul float %p_r_M_real_13, %p_t_real_6

]]></Node>
<StgValue><ssdm name="tmp_i_i3"/></StgValue>
</operation>

<operation id="449" st_id="29" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
matmul_loop_1_begin:113  %tmp_2_i_i6 = fmul float %p_r_M_imag_13, %p_t_imag_6

]]></Node>
<StgValue><ssdm name="tmp_2_i_i6"/></StgValue>
</operation>

<operation id="450" st_id="29" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
matmul_loop_1_begin:115  %tmp_4_i_i6 = fmul float %p_r_M_imag_13, %p_t_real_6

]]></Node>
<StgValue><ssdm name="tmp_4_i_i6"/></StgValue>
</operation>

<operation id="451" st_id="29" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
matmul_loop_1_begin:116  %tmp_5_i_i6 = fmul float %p_r_M_real_13, %p_t_imag_6

]]></Node>
<StgValue><ssdm name="tmp_5_i_i6"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="452" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
matmul_loop_1_begin:13  %B_M_real_3_addr_1 = getelementptr [32 x float]* %B_M_real_3, i64 0, i64 %zext_ln9_1

]]></Node>
<StgValue><ssdm name="B_M_real_3_addr_1"/></StgValue>
</operation>

<operation id="453" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
matmul_loop_1_begin:21  %B_M_imag_3_addr_1 = getelementptr [32 x float]* %B_M_imag_3, i64 0, i64 %zext_ln9_1

]]></Node>
<StgValue><ssdm name="B_M_imag_3_addr_1"/></StgValue>
</operation>

<operation id="454" st_id="30" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
matmul_loop_1_begin:104  %complex_M_real_writ_10 = fadd float %complex_M_real_writ_6, %complex_M_real_writ_7

]]></Node>
<StgValue><ssdm name="complex_M_real_writ_10"/></StgValue>
</operation>

<operation id="455" st_id="30" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
matmul_loop_1_begin:105  %complex_M_imag_writ_10 = fadd float %complex_M_imag_writ_6, %complex_M_imag_writ_7

]]></Node>
<StgValue><ssdm name="complex_M_imag_writ_10"/></StgValue>
</operation>

<operation id="456" st_id="30" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
matmul_loop_1_begin:114  %complex_M_real_writ_11 = fsub float %tmp_i_i3, %tmp_2_i_i6

]]></Node>
<StgValue><ssdm name="complex_M_real_writ_11"/></StgValue>
</operation>

<operation id="457" st_id="30" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
matmul_loop_1_begin:117  %complex_M_imag_writ_11 = fadd float %tmp_4_i_i6, %tmp_5_i_i6

]]></Node>
<StgValue><ssdm name="complex_M_imag_writ_11"/></StgValue>
</operation>

<operation id="458" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
matmul_loop_1_begin:120  %A_M_real_7_addr = getelementptr [16 x float]* %A_M_real_7, i64 0, i64 %zext_ln9

]]></Node>
<StgValue><ssdm name="A_M_real_7_addr"/></StgValue>
</operation>

<operation id="459" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
matmul_loop_1_begin:121  %A_M_imag_7_addr = getelementptr [16 x float]* %A_M_imag_7, i64 0, i64 %zext_ln9

]]></Node>
<StgValue><ssdm name="A_M_imag_7_addr"/></StgValue>
</operation>

<operation id="460" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="32" op_0_bw="4">
<![CDATA[
matmul_loop_1_begin:122  %p_r_M_real_14 = load float* %A_M_real_7_addr, align 4

]]></Node>
<StgValue><ssdm name="p_r_M_real_14"/></StgValue>
</operation>

<operation id="461" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="32" op_0_bw="4">
<![CDATA[
matmul_loop_1_begin:123  %p_r_M_imag_14 = load float* %A_M_imag_7_addr, align 4

]]></Node>
<StgValue><ssdm name="p_r_M_imag_14"/></StgValue>
</operation>

<operation id="462" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="32" op_0_bw="5">
<![CDATA[
matmul_loop_1_begin:124  %p_t_real_7 = load float* %B_M_real_3_addr_1, align 4

]]></Node>
<StgValue><ssdm name="p_t_real_7"/></StgValue>
</operation>

<operation id="463" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="32" op_0_bw="5">
<![CDATA[
matmul_loop_1_begin:125  %p_t_imag_7 = load float* %B_M_imag_3_addr_1, align 4

]]></Node>
<StgValue><ssdm name="p_t_imag_7"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="464" st_id="31" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
matmul_loop_1_begin:104  %complex_M_real_writ_10 = fadd float %complex_M_real_writ_6, %complex_M_real_writ_7

]]></Node>
<StgValue><ssdm name="complex_M_real_writ_10"/></StgValue>
</operation>

<operation id="465" st_id="31" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
matmul_loop_1_begin:105  %complex_M_imag_writ_10 = fadd float %complex_M_imag_writ_6, %complex_M_imag_writ_7

]]></Node>
<StgValue><ssdm name="complex_M_imag_writ_10"/></StgValue>
</operation>

<operation id="466" st_id="31" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
matmul_loop_1_begin:114  %complex_M_real_writ_11 = fsub float %tmp_i_i3, %tmp_2_i_i6

]]></Node>
<StgValue><ssdm name="complex_M_real_writ_11"/></StgValue>
</operation>

<operation id="467" st_id="31" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
matmul_loop_1_begin:117  %complex_M_imag_writ_11 = fadd float %tmp_4_i_i6, %tmp_5_i_i6

]]></Node>
<StgValue><ssdm name="complex_M_imag_writ_11"/></StgValue>
</operation>

<operation id="468" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="32" op_0_bw="4">
<![CDATA[
matmul_loop_1_begin:122  %p_r_M_real_14 = load float* %A_M_real_7_addr, align 4

]]></Node>
<StgValue><ssdm name="p_r_M_real_14"/></StgValue>
</operation>

<operation id="469" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="32" op_0_bw="4">
<![CDATA[
matmul_loop_1_begin:123  %p_r_M_imag_14 = load float* %A_M_imag_7_addr, align 4

]]></Node>
<StgValue><ssdm name="p_r_M_imag_14"/></StgValue>
</operation>

<operation id="470" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="32" op_0_bw="5">
<![CDATA[
matmul_loop_1_begin:124  %p_t_real_7 = load float* %B_M_real_3_addr_1, align 4

]]></Node>
<StgValue><ssdm name="p_t_real_7"/></StgValue>
</operation>

<operation id="471" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="32" op_0_bw="5">
<![CDATA[
matmul_loop_1_begin:125  %p_t_imag_7 = load float* %B_M_imag_3_addr_1, align 4

]]></Node>
<StgValue><ssdm name="p_t_imag_7"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="472" st_id="32" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
matmul_loop_1_begin:104  %complex_M_real_writ_10 = fadd float %complex_M_real_writ_6, %complex_M_real_writ_7

]]></Node>
<StgValue><ssdm name="complex_M_real_writ_10"/></StgValue>
</operation>

<operation id="473" st_id="32" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
matmul_loop_1_begin:105  %complex_M_imag_writ_10 = fadd float %complex_M_imag_writ_6, %complex_M_imag_writ_7

]]></Node>
<StgValue><ssdm name="complex_M_imag_writ_10"/></StgValue>
</operation>

<operation id="474" st_id="32" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
matmul_loop_1_begin:114  %complex_M_real_writ_11 = fsub float %tmp_i_i3, %tmp_2_i_i6

]]></Node>
<StgValue><ssdm name="complex_M_real_writ_11"/></StgValue>
</operation>

<operation id="475" st_id="32" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
matmul_loop_1_begin:117  %complex_M_imag_writ_11 = fadd float %tmp_4_i_i6, %tmp_5_i_i6

]]></Node>
<StgValue><ssdm name="complex_M_imag_writ_11"/></StgValue>
</operation>

<operation id="476" st_id="32" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
matmul_loop_1_begin:126  %tmp_i_i4 = fmul float %p_r_M_real_14, %p_t_real_7

]]></Node>
<StgValue><ssdm name="tmp_i_i4"/></StgValue>
</operation>

<operation id="477" st_id="32" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
matmul_loop_1_begin:127  %tmp_2_i_i7 = fmul float %p_r_M_imag_14, %p_t_imag_7

]]></Node>
<StgValue><ssdm name="tmp_2_i_i7"/></StgValue>
</operation>

<operation id="478" st_id="32" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
matmul_loop_1_begin:129  %tmp_4_i_i7 = fmul float %p_r_M_imag_14, %p_t_real_7

]]></Node>
<StgValue><ssdm name="tmp_4_i_i7"/></StgValue>
</operation>

<operation id="479" st_id="32" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
matmul_loop_1_begin:130  %tmp_5_i_i7 = fmul float %p_r_M_real_14, %p_t_imag_7

]]></Node>
<StgValue><ssdm name="tmp_5_i_i7"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="480" st_id="33" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
matmul_loop_1_begin:104  %complex_M_real_writ_10 = fadd float %complex_M_real_writ_6, %complex_M_real_writ_7

]]></Node>
<StgValue><ssdm name="complex_M_real_writ_10"/></StgValue>
</operation>

<operation id="481" st_id="33" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
matmul_loop_1_begin:105  %complex_M_imag_writ_10 = fadd float %complex_M_imag_writ_6, %complex_M_imag_writ_7

]]></Node>
<StgValue><ssdm name="complex_M_imag_writ_10"/></StgValue>
</operation>

<operation id="482" st_id="33" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
matmul_loop_1_begin:114  %complex_M_real_writ_11 = fsub float %tmp_i_i3, %tmp_2_i_i6

]]></Node>
<StgValue><ssdm name="complex_M_real_writ_11"/></StgValue>
</operation>

<operation id="483" st_id="33" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
matmul_loop_1_begin:117  %complex_M_imag_writ_11 = fadd float %tmp_4_i_i6, %tmp_5_i_i6

]]></Node>
<StgValue><ssdm name="complex_M_imag_writ_11"/></StgValue>
</operation>

<operation id="484" st_id="33" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
matmul_loop_1_begin:126  %tmp_i_i4 = fmul float %p_r_M_real_14, %p_t_real_7

]]></Node>
<StgValue><ssdm name="tmp_i_i4"/></StgValue>
</operation>

<operation id="485" st_id="33" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
matmul_loop_1_begin:127  %tmp_2_i_i7 = fmul float %p_r_M_imag_14, %p_t_imag_7

]]></Node>
<StgValue><ssdm name="tmp_2_i_i7"/></StgValue>
</operation>

<operation id="486" st_id="33" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
matmul_loop_1_begin:129  %tmp_4_i_i7 = fmul float %p_r_M_imag_14, %p_t_real_7

]]></Node>
<StgValue><ssdm name="tmp_4_i_i7"/></StgValue>
</operation>

<operation id="487" st_id="33" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
matmul_loop_1_begin:130  %tmp_5_i_i7 = fmul float %p_r_M_real_14, %p_t_imag_7

]]></Node>
<StgValue><ssdm name="tmp_5_i_i7"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="488" st_id="34" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
matmul_loop_1_begin:118  %complex_M_real_writ_12 = fadd float %complex_M_real_writ_10, %complex_M_real_writ_11

]]></Node>
<StgValue><ssdm name="complex_M_real_writ_12"/></StgValue>
</operation>

<operation id="489" st_id="34" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
matmul_loop_1_begin:119  %complex_M_imag_writ_12 = fadd float %complex_M_imag_writ_10, %complex_M_imag_writ_11

]]></Node>
<StgValue><ssdm name="complex_M_imag_writ_12"/></StgValue>
</operation>

<operation id="490" st_id="34" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
matmul_loop_1_begin:128  %complex_M_real_writ_13 = fsub float %tmp_i_i4, %tmp_2_i_i7

]]></Node>
<StgValue><ssdm name="complex_M_real_writ_13"/></StgValue>
</operation>

<operation id="491" st_id="34" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
matmul_loop_1_begin:131  %complex_M_imag_writ_13 = fadd float %tmp_4_i_i7, %tmp_5_i_i7

]]></Node>
<StgValue><ssdm name="complex_M_imag_writ_13"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="492" st_id="35" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
matmul_loop_1_begin:118  %complex_M_real_writ_12 = fadd float %complex_M_real_writ_10, %complex_M_real_writ_11

]]></Node>
<StgValue><ssdm name="complex_M_real_writ_12"/></StgValue>
</operation>

<operation id="493" st_id="35" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
matmul_loop_1_begin:119  %complex_M_imag_writ_12 = fadd float %complex_M_imag_writ_10, %complex_M_imag_writ_11

]]></Node>
<StgValue><ssdm name="complex_M_imag_writ_12"/></StgValue>
</operation>

<operation id="494" st_id="35" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
matmul_loop_1_begin:128  %complex_M_real_writ_13 = fsub float %tmp_i_i4, %tmp_2_i_i7

]]></Node>
<StgValue><ssdm name="complex_M_real_writ_13"/></StgValue>
</operation>

<operation id="495" st_id="35" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
matmul_loop_1_begin:131  %complex_M_imag_writ_13 = fadd float %tmp_4_i_i7, %tmp_5_i_i7

]]></Node>
<StgValue><ssdm name="complex_M_imag_writ_13"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="496" st_id="36" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
matmul_loop_1_begin:118  %complex_M_real_writ_12 = fadd float %complex_M_real_writ_10, %complex_M_real_writ_11

]]></Node>
<StgValue><ssdm name="complex_M_real_writ_12"/></StgValue>
</operation>

<operation id="497" st_id="36" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
matmul_loop_1_begin:119  %complex_M_imag_writ_12 = fadd float %complex_M_imag_writ_10, %complex_M_imag_writ_11

]]></Node>
<StgValue><ssdm name="complex_M_imag_writ_12"/></StgValue>
</operation>

<operation id="498" st_id="36" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
matmul_loop_1_begin:128  %complex_M_real_writ_13 = fsub float %tmp_i_i4, %tmp_2_i_i7

]]></Node>
<StgValue><ssdm name="complex_M_real_writ_13"/></StgValue>
</operation>

<operation id="499" st_id="36" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
matmul_loop_1_begin:131  %complex_M_imag_writ_13 = fadd float %tmp_4_i_i7, %tmp_5_i_i7

]]></Node>
<StgValue><ssdm name="complex_M_imag_writ_13"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="500" st_id="37" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
matmul_loop_1_begin:118  %complex_M_real_writ_12 = fadd float %complex_M_real_writ_10, %complex_M_real_writ_11

]]></Node>
<StgValue><ssdm name="complex_M_real_writ_12"/></StgValue>
</operation>

<operation id="501" st_id="37" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
matmul_loop_1_begin:119  %complex_M_imag_writ_12 = fadd float %complex_M_imag_writ_10, %complex_M_imag_writ_11

]]></Node>
<StgValue><ssdm name="complex_M_imag_writ_12"/></StgValue>
</operation>

<operation id="502" st_id="37" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
matmul_loop_1_begin:128  %complex_M_real_writ_13 = fsub float %tmp_i_i4, %tmp_2_i_i7

]]></Node>
<StgValue><ssdm name="complex_M_real_writ_13"/></StgValue>
</operation>

<operation id="503" st_id="37" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
matmul_loop_1_begin:131  %complex_M_imag_writ_13 = fadd float %tmp_4_i_i7, %tmp_5_i_i7

]]></Node>
<StgValue><ssdm name="complex_M_imag_writ_13"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="504" st_id="38" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
matmul_loop_1_begin:132  %complex_M_real_writ_14 = fadd float %complex_M_real_writ_12, %complex_M_real_writ_13

]]></Node>
<StgValue><ssdm name="complex_M_real_writ_14"/></StgValue>
</operation>

<operation id="505" st_id="38" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
matmul_loop_1_begin:133  %complex_M_imag_writ_14 = fadd float %complex_M_imag_writ_12, %complex_M_imag_writ_13

]]></Node>
<StgValue><ssdm name="complex_M_imag_writ_14"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="506" st_id="39" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
matmul_loop_1_begin:132  %complex_M_real_writ_14 = fadd float %complex_M_real_writ_12, %complex_M_real_writ_13

]]></Node>
<StgValue><ssdm name="complex_M_real_writ_14"/></StgValue>
</operation>

<operation id="507" st_id="39" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
matmul_loop_1_begin:133  %complex_M_imag_writ_14 = fadd float %complex_M_imag_writ_12, %complex_M_imag_writ_13

]]></Node>
<StgValue><ssdm name="complex_M_imag_writ_14"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="508" st_id="40" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
matmul_loop_1_begin:132  %complex_M_real_writ_14 = fadd float %complex_M_real_writ_12, %complex_M_real_writ_13

]]></Node>
<StgValue><ssdm name="complex_M_real_writ_14"/></StgValue>
</operation>

<operation id="509" st_id="40" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
matmul_loop_1_begin:133  %complex_M_imag_writ_14 = fadd float %complex_M_imag_writ_12, %complex_M_imag_writ_13

]]></Node>
<StgValue><ssdm name="complex_M_imag_writ_14"/></StgValue>
</operation>

<operation id="510" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln11_1" val="2"/>
<literal name="trunc_ln11" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
branch26:0  store i1 true, i1* %write_flag80_0

]]></Node>
<StgValue><ssdm name="store_ln11"/></StgValue>
</operation>

<operation id="511" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln11_1" val="2"/>
<literal name="trunc_ln11" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="0" op_0_bw="0">
<![CDATA[
branch26:2  br label %matmul_loop_1_end

]]></Node>
<StgValue><ssdm name="br_ln11"/></StgValue>
</operation>

<operation id="512" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln11_1" val="2"/>
<literal name="trunc_ln11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
branch25:0  store i1 true, i1* %write_flag77_0

]]></Node>
<StgValue><ssdm name="store_ln11"/></StgValue>
</operation>

<operation id="513" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln11_1" val="2"/>
<literal name="trunc_ln11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="0" op_0_bw="0">
<![CDATA[
branch25:2  br label %matmul_loop_1_end

]]></Node>
<StgValue><ssdm name="br_ln11"/></StgValue>
</operation>

<operation id="514" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln11_1" val="2"/>
<literal name="trunc_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
branch6.matmul_loop_1_end_crit_edge:0  store i1 true, i1* %write_flag74_0

]]></Node>
<StgValue><ssdm name="store_ln11"/></StgValue>
</operation>

<operation id="515" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln11_1" val="2"/>
<literal name="trunc_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="0" op_0_bw="0">
<![CDATA[
branch6.matmul_loop_1_end_crit_edge:2  br label %matmul_loop_1_end

]]></Node>
<StgValue><ssdm name="br_ln11"/></StgValue>
</operation>

<operation id="516" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln11_1" val="2"/>
<literal name="trunc_ln11" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
branch27:0  store i1 true, i1* %write_flag83_0

]]></Node>
<StgValue><ssdm name="store_ln11"/></StgValue>
</operation>

<operation id="517" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln11_1" val="2"/>
<literal name="trunc_ln11" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="0" op_0_bw="0">
<![CDATA[
branch27:2  br label %matmul_loop_1_end

]]></Node>
<StgValue><ssdm name="br_ln11"/></StgValue>
</operation>

<operation id="518" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln11_1" val="1"/>
<literal name="trunc_ln11" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
branch22:0  store i1 true, i1* %write_flag68_0

]]></Node>
<StgValue><ssdm name="store_ln11"/></StgValue>
</operation>

<operation id="519" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln11_1" val="1"/>
<literal name="trunc_ln11" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="0" op_0_bw="0">
<![CDATA[
branch22:2  br label %matmul_loop_1_end

]]></Node>
<StgValue><ssdm name="br_ln11"/></StgValue>
</operation>

<operation id="520" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln11_1" val="1"/>
<literal name="trunc_ln11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
branch21:0  store i1 true, i1* %write_flag65_0

]]></Node>
<StgValue><ssdm name="store_ln11"/></StgValue>
</operation>

<operation id="521" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln11_1" val="1"/>
<literal name="trunc_ln11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="0" op_0_bw="0">
<![CDATA[
branch21:2  br label %matmul_loop_1_end

]]></Node>
<StgValue><ssdm name="br_ln11"/></StgValue>
</operation>

<operation id="522" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln11_1" val="1"/>
<literal name="trunc_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
branch5.matmul_loop_1_end_crit_edge:0  store i1 true, i1* %write_flag62_0

]]></Node>
<StgValue><ssdm name="store_ln11"/></StgValue>
</operation>

<operation id="523" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln11_1" val="1"/>
<literal name="trunc_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="0" op_0_bw="0">
<![CDATA[
branch5.matmul_loop_1_end_crit_edge:2  br label %matmul_loop_1_end

]]></Node>
<StgValue><ssdm name="br_ln11"/></StgValue>
</operation>

<operation id="524" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln11_1" val="1"/>
<literal name="trunc_ln11" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="437" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
branch23:0  store i1 true, i1* %write_flag71_0

]]></Node>
<StgValue><ssdm name="store_ln11"/></StgValue>
</operation>

<operation id="525" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln11_1" val="1"/>
<literal name="trunc_ln11" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="0" op_0_bw="0">
<![CDATA[
branch23:2  br label %matmul_loop_1_end

]]></Node>
<StgValue><ssdm name="br_ln11"/></StgValue>
</operation>

<operation id="526" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln11_1" val="0"/>
<literal name="trunc_ln11" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
branch18:0  store i1 true, i1* %write_flag56_0

]]></Node>
<StgValue><ssdm name="store_ln11"/></StgValue>
</operation>

<operation id="527" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln11_1" val="0"/>
<literal name="trunc_ln11" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="0" op_0_bw="0">
<![CDATA[
branch18:2  br label %matmul_loop_1_end

]]></Node>
<StgValue><ssdm name="br_ln11"/></StgValue>
</operation>

<operation id="528" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln11_1" val="0"/>
<literal name="trunc_ln11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
branch17:0  store i1 true, i1* %write_flag53_0

]]></Node>
<StgValue><ssdm name="store_ln11"/></StgValue>
</operation>

<operation id="529" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln11_1" val="0"/>
<literal name="trunc_ln11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="0" op_0_bw="0">
<![CDATA[
branch17:2  br label %matmul_loop_1_end

]]></Node>
<StgValue><ssdm name="br_ln11"/></StgValue>
</operation>

<operation id="530" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln11_1" val="0"/>
<literal name="trunc_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
branch4.matmul_loop_1_end_crit_edge:0  store i1 true, i1* %write_flag50_0

]]></Node>
<StgValue><ssdm name="store_ln11"/></StgValue>
</operation>

<operation id="531" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln11_1" val="0"/>
<literal name="trunc_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="0" op_0_bw="0">
<![CDATA[
branch4.matmul_loop_1_end_crit_edge:2  br label %matmul_loop_1_end

]]></Node>
<StgValue><ssdm name="br_ln11"/></StgValue>
</operation>

<operation id="532" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln11_1" val="0"/>
<literal name="trunc_ln11" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
branch19:0  store i1 true, i1* %write_flag59_0

]]></Node>
<StgValue><ssdm name="store_ln11"/></StgValue>
</operation>

<operation id="533" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln11_1" val="0"/>
<literal name="trunc_ln11" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="0" op_0_bw="0">
<![CDATA[
branch19:2  br label %matmul_loop_1_end

]]></Node>
<StgValue><ssdm name="br_ln11"/></StgValue>
</operation>

<operation id="534" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln11_1" val="!0"/>
<literal name="trunc_ln11_1" val="!1"/>
<literal name="trunc_ln11_1" val="!2"/>
<literal name="trunc_ln11" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="461" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
branch30:0  store i1 true, i1* %write_flag92_0

]]></Node>
<StgValue><ssdm name="store_ln11"/></StgValue>
</operation>

<operation id="535" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln11_1" val="!0"/>
<literal name="trunc_ln11_1" val="!1"/>
<literal name="trunc_ln11_1" val="!2"/>
<literal name="trunc_ln11" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="0" op_0_bw="0">
<![CDATA[
branch30:2  br label %matmul_loop_1_end

]]></Node>
<StgValue><ssdm name="br_ln11"/></StgValue>
</operation>

<operation id="536" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln11_1" val="!0"/>
<literal name="trunc_ln11_1" val="!1"/>
<literal name="trunc_ln11_1" val="!2"/>
<literal name="trunc_ln11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
branch29:0  store i1 true, i1* %write_flag89_0

]]></Node>
<StgValue><ssdm name="store_ln11"/></StgValue>
</operation>

<operation id="537" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln11_1" val="!0"/>
<literal name="trunc_ln11_1" val="!1"/>
<literal name="trunc_ln11_1" val="!2"/>
<literal name="trunc_ln11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="0" op_0_bw="0">
<![CDATA[
branch29:2  br label %matmul_loop_1_end

]]></Node>
<StgValue><ssdm name="br_ln11"/></StgValue>
</operation>

<operation id="538" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln11_1" val="!0"/>
<literal name="trunc_ln11_1" val="!1"/>
<literal name="trunc_ln11_1" val="!2"/>
<literal name="trunc_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="469" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
branch7.matmul_loop_1_end_crit_edge:0  store i1 true, i1* %write_flag86_0

]]></Node>
<StgValue><ssdm name="store_ln11"/></StgValue>
</operation>

<operation id="539" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln11_1" val="!0"/>
<literal name="trunc_ln11_1" val="!1"/>
<literal name="trunc_ln11_1" val="!2"/>
<literal name="trunc_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="471" bw="0" op_0_bw="0">
<![CDATA[
branch7.matmul_loop_1_end_crit_edge:2  br label %matmul_loop_1_end

]]></Node>
<StgValue><ssdm name="br_ln11"/></StgValue>
</operation>

<operation id="540" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln11_1" val="!0"/>
<literal name="trunc_ln11_1" val="!1"/>
<literal name="trunc_ln11_1" val="!2"/>
<literal name="trunc_ln11" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="473" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
branch31:0  store i1 true, i1* %write_flag95_0

]]></Node>
<StgValue><ssdm name="store_ln11"/></StgValue>
</operation>

<operation id="541" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln11_1" val="!0"/>
<literal name="trunc_ln11_1" val="!1"/>
<literal name="trunc_ln11_1" val="!2"/>
<literal name="trunc_ln11" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="475" bw="0" op_0_bw="0">
<![CDATA[
branch31:2  br label %matmul_loop_1_end

]]></Node>
<StgValue><ssdm name="br_ln11"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="542" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
matmul_loop_1_begin:0  call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln5"/></StgValue>
</operation>

<operation id="543" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
matmul_loop_1_begin:1  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([14 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="544" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
matmul_loop_1_begin:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln6"/></StgValue>
</operation>

<operation id="545" st_id="41" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
matmul_loop_1_begin:132  %complex_M_real_writ_14 = fadd float %complex_M_real_writ_12, %complex_M_real_writ_13

]]></Node>
<StgValue><ssdm name="complex_M_real_writ_14"/></StgValue>
</operation>

<operation id="546" st_id="41" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
matmul_loop_1_begin:133  %complex_M_imag_writ_14 = fadd float %complex_M_imag_writ_12, %complex_M_imag_writ_13

]]></Node>
<StgValue><ssdm name="complex_M_imag_writ_14"/></StgValue>
</operation>

<operation id="547" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln11_1" val="2"/>
<literal name="trunc_ln11" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch10:0  store float %complex_M_real_writ_14, float* %C_M_real88_063

]]></Node>
<StgValue><ssdm name="store_ln11"/></StgValue>
</operation>

<operation id="548" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln11_1" val="2"/>
<literal name="trunc_ln11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch9:0  store float %complex_M_real_writ_14, float* %C_M_real87_061

]]></Node>
<StgValue><ssdm name="store_ln11"/></StgValue>
</operation>

<operation id="549" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln11_1" val="2"/>
<literal name="trunc_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch2.branch0100_crit_edge:0  store float %complex_M_real_writ_14, float* %C_M_real8_058

]]></Node>
<StgValue><ssdm name="store_ln11"/></StgValue>
</operation>

<operation id="550" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln11_1" val="2"/>
<literal name="trunc_ln11" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch11:1  store float %complex_M_real_writ_14, float* %C_M_real89_062

]]></Node>
<StgValue><ssdm name="store_ln11"/></StgValue>
</operation>

<operation id="551" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln11_1" val="1"/>
<literal name="trunc_ln11" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch6113:0  store float %complex_M_real_writ_14, float* %C_M_real75_052

]]></Node>
<StgValue><ssdm name="store_ln11"/></StgValue>
</operation>

<operation id="552" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln11_1" val="1"/>
<literal name="trunc_ln11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch5112:0  store float %complex_M_real_writ_14, float* %C_M_real74_049

]]></Node>
<StgValue><ssdm name="store_ln11"/></StgValue>
</operation>

<operation id="553" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln11_1" val="1"/>
<literal name="trunc_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch1.branch0100_crit_edge:0  store float %complex_M_real_writ_14, float* %C_M_real7_046

]]></Node>
<StgValue><ssdm name="store_ln11"/></StgValue>
</operation>

<operation id="554" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln11_1" val="1"/>
<literal name="trunc_ln11" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch7114:0  store float %complex_M_real_writ_14, float* %C_M_real76_055

]]></Node>
<StgValue><ssdm name="store_ln11"/></StgValue>
</operation>

<operation id="555" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln11_1" val="0"/>
<literal name="trunc_ln11" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch2103:0  store float %complex_M_real_writ_14, float* %C_M_real2_040

]]></Node>
<StgValue><ssdm name="store_ln11"/></StgValue>
</operation>

<operation id="556" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln11_1" val="0"/>
<literal name="trunc_ln11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch1102:0  store float %complex_M_real_writ_14, float* %C_M_real16_037

]]></Node>
<StgValue><ssdm name="store_ln11"/></StgValue>
</operation>

<operation id="557" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln11_1" val="0"/>
<literal name="trunc_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch0.branch0100_crit_edge:0  store float %complex_M_real_writ_14, float* %C_M_real_034

]]></Node>
<StgValue><ssdm name="store_ln11"/></StgValue>
</operation>

<operation id="558" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln11_1" val="0"/>
<literal name="trunc_ln11" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch3104:0  store float %complex_M_real_writ_14, float* %C_M_real3_043

]]></Node>
<StgValue><ssdm name="store_ln11"/></StgValue>
</operation>

<operation id="559" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln11_1" val="!0"/>
<literal name="trunc_ln11_1" val="!1"/>
<literal name="trunc_ln11_1" val="!2"/>
<literal name="trunc_ln11" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch14:1  store float %complex_M_real_writ_14, float* %C_M_real911_057

]]></Node>
<StgValue><ssdm name="store_ln11"/></StgValue>
</operation>

<operation id="560" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln11_1" val="!0"/>
<literal name="trunc_ln11_1" val="!1"/>
<literal name="trunc_ln11_1" val="!2"/>
<literal name="trunc_ln11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch13:1  store float %complex_M_real_writ_14, float* %C_M_real910_059

]]></Node>
<StgValue><ssdm name="store_ln11"/></StgValue>
</operation>

<operation id="561" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln11_1" val="!0"/>
<literal name="trunc_ln11_1" val="!1"/>
<literal name="trunc_ln11_1" val="!2"/>
<literal name="trunc_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch3.branch0100_crit_edge:1  store float %complex_M_real_writ_14, float* %C_M_real9_060

]]></Node>
<StgValue><ssdm name="store_ln11"/></StgValue>
</operation>

<operation id="562" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln11_1" val="!0"/>
<literal name="trunc_ln11_1" val="!1"/>
<literal name="trunc_ln11_1" val="!2"/>
<literal name="trunc_ln11" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch15:1  store float %complex_M_real_writ_14, float* %C_M_real912_056

]]></Node>
<StgValue><ssdm name="store_ln11"/></StgValue>
</operation>

<operation id="563" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln11_1" val="2"/>
<literal name="trunc_ln11" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch26:1  store float %complex_M_imag_writ_14, float* %C_M_imag1120_039

]]></Node>
<StgValue><ssdm name="store_ln11"/></StgValue>
</operation>

<operation id="564" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln11_1" val="2"/>
<literal name="trunc_ln11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch25:1  store float %complex_M_imag_writ_14, float* %C_M_imag1119_041

]]></Node>
<StgValue><ssdm name="store_ln11"/></StgValue>
</operation>

<operation id="565" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln11_1" val="2"/>
<literal name="trunc_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch6.matmul_loop_1_end_crit_edge:1  store float %complex_M_imag_writ_14, float* %C_M_imag11_042

]]></Node>
<StgValue><ssdm name="store_ln11"/></StgValue>
</operation>

<operation id="566" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln11_1" val="2"/>
<literal name="trunc_ln11" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch27:1  store float %complex_M_imag_writ_14, float* %C_M_imag1121_038

]]></Node>
<StgValue><ssdm name="store_ln11"/></StgValue>
</operation>

<operation id="567" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln11_1" val="1"/>
<literal name="trunc_ln11" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch22:1  store float %complex_M_imag_writ_14, float* %C_M_imag1017_045

]]></Node>
<StgValue><ssdm name="store_ln11"/></StgValue>
</operation>

<operation id="568" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln11_1" val="1"/>
<literal name="trunc_ln11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch21:1  store float %complex_M_imag_writ_14, float* %C_M_imag1016_047

]]></Node>
<StgValue><ssdm name="store_ln11"/></StgValue>
</operation>

<operation id="569" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln11_1" val="1"/>
<literal name="trunc_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch5.matmul_loop_1_end_crit_edge:1  store float %complex_M_imag_writ_14, float* %C_M_imag10_048

]]></Node>
<StgValue><ssdm name="store_ln11"/></StgValue>
</operation>

<operation id="570" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln11_1" val="1"/>
<literal name="trunc_ln11" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch23:1  store float %complex_M_imag_writ_14, float* %C_M_imag1018_044

]]></Node>
<StgValue><ssdm name="store_ln11"/></StgValue>
</operation>

<operation id="571" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln11_1" val="0"/>
<literal name="trunc_ln11" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch18:1  store float %complex_M_imag_writ_14, float* %C_M_imag14_051

]]></Node>
<StgValue><ssdm name="store_ln11"/></StgValue>
</operation>

<operation id="572" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln11_1" val="0"/>
<literal name="trunc_ln11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch17:1  store float %complex_M_imag_writ_14, float* %C_M_imag13_053

]]></Node>
<StgValue><ssdm name="store_ln11"/></StgValue>
</operation>

<operation id="573" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln11_1" val="0"/>
<literal name="trunc_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch4.matmul_loop_1_end_crit_edge:1  store float %complex_M_imag_writ_14, float* %C_M_imag_054

]]></Node>
<StgValue><ssdm name="store_ln11"/></StgValue>
</operation>

<operation id="574" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln11_1" val="0"/>
<literal name="trunc_ln11" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch19:1  store float %complex_M_imag_writ_14, float* %C_M_imag15_050

]]></Node>
<StgValue><ssdm name="store_ln11"/></StgValue>
</operation>

<operation id="575" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln11_1" val="!0"/>
<literal name="trunc_ln11_1" val="!1"/>
<literal name="trunc_ln11_1" val="!2"/>
<literal name="trunc_ln11" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch30:1  store float %complex_M_imag_writ_14, float* %C_M_imag1223_033

]]></Node>
<StgValue><ssdm name="store_ln11"/></StgValue>
</operation>

<operation id="576" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln11_1" val="!0"/>
<literal name="trunc_ln11_1" val="!1"/>
<literal name="trunc_ln11_1" val="!2"/>
<literal name="trunc_ln11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch29:1  store float %complex_M_imag_writ_14, float* %C_M_imag1222_035

]]></Node>
<StgValue><ssdm name="store_ln11"/></StgValue>
</operation>

<operation id="577" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln11_1" val="!0"/>
<literal name="trunc_ln11_1" val="!1"/>
<literal name="trunc_ln11_1" val="!2"/>
<literal name="trunc_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="470" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch7.matmul_loop_1_end_crit_edge:1  store float %complex_M_imag_writ_14, float* %C_M_imag12_036

]]></Node>
<StgValue><ssdm name="store_ln11"/></StgValue>
</operation>

<operation id="578" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln11_1" val="!0"/>
<literal name="trunc_ln11_1" val="!1"/>
<literal name="trunc_ln11_1" val="!2"/>
<literal name="trunc_ln11" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="474" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch31:1  store float %complex_M_imag_writ_14, float* %C_M_imag1224_032

]]></Node>
<StgValue><ssdm name="store_ln11"/></StgValue>
</operation>

<operation id="579" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="477" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
matmul_loop_1_end:0  %empty_46 = call i32 (...)* @_ssdm_op_SpecRegionEnd([14 x i8]* @p_str, i32 %tmp)

]]></Node>
<StgValue><ssdm name="empty_46"/></StgValue>
</operation>

<operation id="580" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="0" op_0_bw="0">
<![CDATA[
matmul_loop_1_end:1  br label %1

]]></Node>
<StgValue><ssdm name="br_ln5"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="581" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="480" bw="32" op_0_bw="32">
<![CDATA[
:0  %C_M_imag1224_032_lo = load float* %C_M_imag1224_032

]]></Node>
<StgValue><ssdm name="C_M_imag1224_032_lo"/></StgValue>
</operation>

<operation id="582" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="481" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
:1  %write_flag_0_load = load i1* %write_flag_0

]]></Node>
<StgValue><ssdm name="write_flag_0_load"/></StgValue>
</operation>

<operation id="583" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
:2  %write_flag95_0_load = load i1* %write_flag95_0

]]></Node>
<StgValue><ssdm name="write_flag95_0_load"/></StgValue>
</operation>

<operation id="584" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="483" bw="32" op_0_bw="32">
<![CDATA[
:3  %C_M_imag1223_033_lo = load float* %C_M_imag1223_033

]]></Node>
<StgValue><ssdm name="C_M_imag1223_033_lo"/></StgValue>
</operation>

<operation id="585" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="32" op_0_bw="32">
<![CDATA[
:4  %C_M_real_034_load = load float* %C_M_real_034

]]></Node>
<StgValue><ssdm name="C_M_real_034_load"/></StgValue>
</operation>

<operation id="586" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="485" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
:5  %write_flag92_0_load = load i1* %write_flag92_0

]]></Node>
<StgValue><ssdm name="write_flag92_0_load"/></StgValue>
</operation>

<operation id="587" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="32" op_0_bw="32">
<![CDATA[
:6  %C_M_imag1222_035_lo = load float* %C_M_imag1222_035

]]></Node>
<StgValue><ssdm name="C_M_imag1222_035_lo"/></StgValue>
</operation>

<operation id="588" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="487" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
:7  %write_flag4_0_load = load i1* %write_flag4_0

]]></Node>
<StgValue><ssdm name="write_flag4_0_load"/></StgValue>
</operation>

<operation id="589" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
:8  %write_flag89_0_load = load i1* %write_flag89_0

]]></Node>
<StgValue><ssdm name="write_flag89_0_load"/></StgValue>
</operation>

<operation id="590" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="489" bw="32" op_0_bw="32">
<![CDATA[
:9  %C_M_imag12_036_load = load float* %C_M_imag12_036

]]></Node>
<StgValue><ssdm name="C_M_imag12_036_load"/></StgValue>
</operation>

<operation id="591" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="490" bw="32" op_0_bw="32">
<![CDATA[
:10  %C_M_real16_037_load = load float* %C_M_real16_037

]]></Node>
<StgValue><ssdm name="C_M_real16_037_load"/></StgValue>
</operation>

<operation id="592" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="491" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
:11  %write_flag86_0_load = load i1* %write_flag86_0

]]></Node>
<StgValue><ssdm name="write_flag86_0_load"/></StgValue>
</operation>

<operation id="593" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="492" bw="32" op_0_bw="32">
<![CDATA[
:12  %C_M_imag1121_038_lo = load float* %C_M_imag1121_038

]]></Node>
<StgValue><ssdm name="C_M_imag1121_038_lo"/></StgValue>
</operation>

<operation id="594" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="493" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
:13  %write_flag8_0_load = load i1* %write_flag8_0

]]></Node>
<StgValue><ssdm name="write_flag8_0_load"/></StgValue>
</operation>

<operation id="595" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="494" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
:14  %write_flag83_0_load = load i1* %write_flag83_0

]]></Node>
<StgValue><ssdm name="write_flag83_0_load"/></StgValue>
</operation>

<operation id="596" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="495" bw="32" op_0_bw="32">
<![CDATA[
:15  %C_M_imag1120_039_lo = load float* %C_M_imag1120_039

]]></Node>
<StgValue><ssdm name="C_M_imag1120_039_lo"/></StgValue>
</operation>

<operation id="597" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="496" bw="32" op_0_bw="32">
<![CDATA[
:16  %C_M_real2_040_load = load float* %C_M_real2_040

]]></Node>
<StgValue><ssdm name="C_M_real2_040_load"/></StgValue>
</operation>

<operation id="598" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
:17  %write_flag80_0_load = load i1* %write_flag80_0

]]></Node>
<StgValue><ssdm name="write_flag80_0_load"/></StgValue>
</operation>

<operation id="599" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="498" bw="32" op_0_bw="32">
<![CDATA[
:18  %C_M_imag1119_041_lo = load float* %C_M_imag1119_041

]]></Node>
<StgValue><ssdm name="C_M_imag1119_041_lo"/></StgValue>
</operation>

<operation id="600" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="499" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
:19  %write_flag11_0_load = load i1* %write_flag11_0

]]></Node>
<StgValue><ssdm name="write_flag11_0_load"/></StgValue>
</operation>

<operation id="601" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="500" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
:20  %write_flag77_0_load = load i1* %write_flag77_0

]]></Node>
<StgValue><ssdm name="write_flag77_0_load"/></StgValue>
</operation>

<operation id="602" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="32" op_0_bw="32">
<![CDATA[
:21  %C_M_imag11_042_load = load float* %C_M_imag11_042

]]></Node>
<StgValue><ssdm name="C_M_imag11_042_load"/></StgValue>
</operation>

<operation id="603" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="502" bw="32" op_0_bw="32">
<![CDATA[
:22  %C_M_real3_043_load = load float* %C_M_real3_043

]]></Node>
<StgValue><ssdm name="C_M_real3_043_load"/></StgValue>
</operation>

<operation id="604" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="503" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
:23  %write_flag74_0_load = load i1* %write_flag74_0

]]></Node>
<StgValue><ssdm name="write_flag74_0_load"/></StgValue>
</operation>

<operation id="605" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="32" op_0_bw="32">
<![CDATA[
:24  %C_M_imag1018_044_lo = load float* %C_M_imag1018_044

]]></Node>
<StgValue><ssdm name="C_M_imag1018_044_lo"/></StgValue>
</operation>

<operation id="606" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
:25  %write_flag14_0_load = load i1* %write_flag14_0

]]></Node>
<StgValue><ssdm name="write_flag14_0_load"/></StgValue>
</operation>

<operation id="607" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
:26  %write_flag71_0_load = load i1* %write_flag71_0

]]></Node>
<StgValue><ssdm name="write_flag71_0_load"/></StgValue>
</operation>

<operation id="608" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="32" op_0_bw="32">
<![CDATA[
:27  %C_M_imag1017_045_lo = load float* %C_M_imag1017_045

]]></Node>
<StgValue><ssdm name="C_M_imag1017_045_lo"/></StgValue>
</operation>

<operation id="609" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="32" op_0_bw="32">
<![CDATA[
:28  %C_M_real7_046_load = load float* %C_M_real7_046

]]></Node>
<StgValue><ssdm name="C_M_real7_046_load"/></StgValue>
</operation>

<operation id="610" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="509" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
:29  %write_flag68_0_load = load i1* %write_flag68_0

]]></Node>
<StgValue><ssdm name="write_flag68_0_load"/></StgValue>
</operation>

<operation id="611" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="510" bw="32" op_0_bw="32">
<![CDATA[
:30  %C_M_imag1016_047_lo = load float* %C_M_imag1016_047

]]></Node>
<StgValue><ssdm name="C_M_imag1016_047_lo"/></StgValue>
</operation>

<operation id="612" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="511" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
:31  %write_flag17_0_load = load i1* %write_flag17_0

]]></Node>
<StgValue><ssdm name="write_flag17_0_load"/></StgValue>
</operation>

<operation id="613" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="512" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
:32  %write_flag65_0_load = load i1* %write_flag65_0

]]></Node>
<StgValue><ssdm name="write_flag65_0_load"/></StgValue>
</operation>

<operation id="614" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="513" bw="32" op_0_bw="32">
<![CDATA[
:33  %C_M_imag10_048_load = load float* %C_M_imag10_048

]]></Node>
<StgValue><ssdm name="C_M_imag10_048_load"/></StgValue>
</operation>

<operation id="615" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="514" bw="32" op_0_bw="32">
<![CDATA[
:34  %C_M_real74_049_load = load float* %C_M_real74_049

]]></Node>
<StgValue><ssdm name="C_M_real74_049_load"/></StgValue>
</operation>

<operation id="616" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="515" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
:35  %write_flag62_0_load = load i1* %write_flag62_0

]]></Node>
<StgValue><ssdm name="write_flag62_0_load"/></StgValue>
</operation>

<operation id="617" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="516" bw="32" op_0_bw="32">
<![CDATA[
:36  %C_M_imag15_050_load = load float* %C_M_imag15_050

]]></Node>
<StgValue><ssdm name="C_M_imag15_050_load"/></StgValue>
</operation>

<operation id="618" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="517" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
:37  %write_flag20_0_load = load i1* %write_flag20_0

]]></Node>
<StgValue><ssdm name="write_flag20_0_load"/></StgValue>
</operation>

<operation id="619" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="518" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
:38  %write_flag59_0_load = load i1* %write_flag59_0

]]></Node>
<StgValue><ssdm name="write_flag59_0_load"/></StgValue>
</operation>

<operation id="620" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="519" bw="32" op_0_bw="32">
<![CDATA[
:39  %C_M_imag14_051_load = load float* %C_M_imag14_051

]]></Node>
<StgValue><ssdm name="C_M_imag14_051_load"/></StgValue>
</operation>

<operation id="621" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="520" bw="32" op_0_bw="32">
<![CDATA[
:40  %C_M_real75_052_load = load float* %C_M_real75_052

]]></Node>
<StgValue><ssdm name="C_M_real75_052_load"/></StgValue>
</operation>

<operation id="622" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="521" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
:41  %write_flag56_0_load = load i1* %write_flag56_0

]]></Node>
<StgValue><ssdm name="write_flag56_0_load"/></StgValue>
</operation>

<operation id="623" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="522" bw="32" op_0_bw="32">
<![CDATA[
:42  %C_M_imag13_053_load = load float* %C_M_imag13_053

]]></Node>
<StgValue><ssdm name="C_M_imag13_053_load"/></StgValue>
</operation>

<operation id="624" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="523" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
:43  %write_flag23_0_load = load i1* %write_flag23_0

]]></Node>
<StgValue><ssdm name="write_flag23_0_load"/></StgValue>
</operation>

<operation id="625" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
:44  %write_flag53_0_load = load i1* %write_flag53_0

]]></Node>
<StgValue><ssdm name="write_flag53_0_load"/></StgValue>
</operation>

<operation id="626" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="525" bw="32" op_0_bw="32">
<![CDATA[
:45  %C_M_imag_054_load = load float* %C_M_imag_054

]]></Node>
<StgValue><ssdm name="C_M_imag_054_load"/></StgValue>
</operation>

<operation id="627" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="526" bw="32" op_0_bw="32">
<![CDATA[
:46  %C_M_real76_055_load = load float* %C_M_real76_055

]]></Node>
<StgValue><ssdm name="C_M_real76_055_load"/></StgValue>
</operation>

<operation id="628" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="527" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
:47  %write_flag50_0_load = load i1* %write_flag50_0

]]></Node>
<StgValue><ssdm name="write_flag50_0_load"/></StgValue>
</operation>

<operation id="629" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="528" bw="32" op_0_bw="32">
<![CDATA[
:48  %C_M_real912_056_loa = load float* %C_M_real912_056

]]></Node>
<StgValue><ssdm name="C_M_real912_056_loa"/></StgValue>
</operation>

<operation id="630" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="529" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
:49  %write_flag26_0_load = load i1* %write_flag26_0

]]></Node>
<StgValue><ssdm name="write_flag26_0_load"/></StgValue>
</operation>

<operation id="631" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="530" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
:50  %write_flag47_0_load = load i1* %write_flag47_0

]]></Node>
<StgValue><ssdm name="write_flag47_0_load"/></StgValue>
</operation>

<operation id="632" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="531" bw="32" op_0_bw="32">
<![CDATA[
:51  %C_M_real911_057_loa = load float* %C_M_real911_057

]]></Node>
<StgValue><ssdm name="C_M_real911_057_loa"/></StgValue>
</operation>

<operation id="633" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="532" bw="32" op_0_bw="32">
<![CDATA[
:52  %C_M_real8_058_load = load float* %C_M_real8_058

]]></Node>
<StgValue><ssdm name="C_M_real8_058_load"/></StgValue>
</operation>

<operation id="634" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="533" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
:53  %write_flag44_0_load = load i1* %write_flag44_0

]]></Node>
<StgValue><ssdm name="write_flag44_0_load"/></StgValue>
</operation>

<operation id="635" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="534" bw="32" op_0_bw="32">
<![CDATA[
:54  %C_M_real910_059_loa = load float* %C_M_real910_059

]]></Node>
<StgValue><ssdm name="C_M_real910_059_loa"/></StgValue>
</operation>

<operation id="636" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="535" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
:55  %write_flag29_0_load = load i1* %write_flag29_0

]]></Node>
<StgValue><ssdm name="write_flag29_0_load"/></StgValue>
</operation>

<operation id="637" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="536" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
:56  %write_flag41_0_load = load i1* %write_flag41_0

]]></Node>
<StgValue><ssdm name="write_flag41_0_load"/></StgValue>
</operation>

<operation id="638" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="537" bw="32" op_0_bw="32">
<![CDATA[
:57  %C_M_real9_060_load = load float* %C_M_real9_060

]]></Node>
<StgValue><ssdm name="C_M_real9_060_load"/></StgValue>
</operation>

<operation id="639" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="538" bw="32" op_0_bw="32">
<![CDATA[
:58  %C_M_real87_061_load = load float* %C_M_real87_061

]]></Node>
<StgValue><ssdm name="C_M_real87_061_load"/></StgValue>
</operation>

<operation id="640" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="539" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
:59  %write_flag38_0_load = load i1* %write_flag38_0

]]></Node>
<StgValue><ssdm name="write_flag38_0_load"/></StgValue>
</operation>

<operation id="641" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="540" bw="32" op_0_bw="32">
<![CDATA[
:60  %C_M_real89_062_load = load float* %C_M_real89_062

]]></Node>
<StgValue><ssdm name="C_M_real89_062_load"/></StgValue>
</operation>

<operation id="642" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="541" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
:61  %write_flag32_0_load = load i1* %write_flag32_0

]]></Node>
<StgValue><ssdm name="write_flag32_0_load"/></StgValue>
</operation>

<operation id="643" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="542" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
:62  %write_flag35_0_load = load i1* %write_flag35_0

]]></Node>
<StgValue><ssdm name="write_flag35_0_load"/></StgValue>
</operation>

<operation id="644" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="543" bw="32" op_0_bw="32">
<![CDATA[
:63  %C_M_real88_063_load = load float* %C_M_real88_063

]]></Node>
<StgValue><ssdm name="C_M_real88_063_load"/></StgValue>
</operation>

<operation id="645" st_id="42" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:64  %select_ln13 = select i1 %write_flag_0_load, float %C_M_real_034_load, float %C_M_real_0_0_read_1

]]></Node>
<StgValue><ssdm name="select_ln13"/></StgValue>
</operation>

<operation id="646" st_id="42" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="545" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:65  %select_ln13_1 = select i1 %write_flag4_0_load, float %C_M_real16_037_load, float %C_M_real_0_1_read_1

]]></Node>
<StgValue><ssdm name="select_ln13_1"/></StgValue>
</operation>

<operation id="647" st_id="42" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="546" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:66  %select_ln13_2 = select i1 %write_flag8_0_load, float %C_M_real2_040_load, float %C_M_real_0_2_read_1

]]></Node>
<StgValue><ssdm name="select_ln13_2"/></StgValue>
</operation>

<operation id="648" st_id="42" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="547" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:67  %select_ln13_3 = select i1 %write_flag11_0_load, float %C_M_real3_043_load, float %C_M_real_0_3_read_1

]]></Node>
<StgValue><ssdm name="select_ln13_3"/></StgValue>
</operation>

<operation id="649" st_id="42" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="548" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:68  %select_ln13_4 = select i1 %write_flag14_0_load, float %C_M_real7_046_load, float %C_M_real_1_0_read_1

]]></Node>
<StgValue><ssdm name="select_ln13_4"/></StgValue>
</operation>

<operation id="650" st_id="42" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="549" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:69  %select_ln13_5 = select i1 %write_flag17_0_load, float %C_M_real74_049_load, float %C_M_real_1_1_read_1

]]></Node>
<StgValue><ssdm name="select_ln13_5"/></StgValue>
</operation>

<operation id="651" st_id="42" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="550" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:70  %select_ln13_6 = select i1 %write_flag20_0_load, float %C_M_real75_052_load, float %C_M_real_1_2_read_1

]]></Node>
<StgValue><ssdm name="select_ln13_6"/></StgValue>
</operation>

<operation id="652" st_id="42" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="551" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:71  %select_ln13_7 = select i1 %write_flag23_0_load, float %C_M_real76_055_load, float %C_M_real_1_3_read_1

]]></Node>
<StgValue><ssdm name="select_ln13_7"/></StgValue>
</operation>

<operation id="653" st_id="42" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="552" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:72  %select_ln13_8 = select i1 %write_flag26_0_load, float %C_M_real8_058_load, float %C_M_real_2_0_read_1

]]></Node>
<StgValue><ssdm name="select_ln13_8"/></StgValue>
</operation>

<operation id="654" st_id="42" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="553" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:73  %select_ln13_9 = select i1 %write_flag29_0_load, float %C_M_real87_061_load, float %C_M_real_2_1_read_1

]]></Node>
<StgValue><ssdm name="select_ln13_9"/></StgValue>
</operation>

<operation id="655" st_id="42" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="554" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:74  %select_ln13_10 = select i1 %write_flag32_0_load, float %C_M_real88_063_load, float %C_M_real_2_2_read_1

]]></Node>
<StgValue><ssdm name="select_ln13_10"/></StgValue>
</operation>

<operation id="656" st_id="42" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="555" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:75  %select_ln13_11 = select i1 %write_flag35_0_load, float %C_M_real89_062_load, float %C_M_real_2_3_read_1

]]></Node>
<StgValue><ssdm name="select_ln13_11"/></StgValue>
</operation>

<operation id="657" st_id="42" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="556" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:76  %select_ln13_12 = select i1 %write_flag38_0_load, float %C_M_real9_060_load, float %C_M_real_3_0_read_1

]]></Node>
<StgValue><ssdm name="select_ln13_12"/></StgValue>
</operation>

<operation id="658" st_id="42" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="557" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:77  %select_ln13_13 = select i1 %write_flag41_0_load, float %C_M_real910_059_loa, float %C_M_real_3_1_read_1

]]></Node>
<StgValue><ssdm name="select_ln13_13"/></StgValue>
</operation>

<operation id="659" st_id="42" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="558" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:78  %select_ln13_14 = select i1 %write_flag44_0_load, float %C_M_real911_057_loa, float %C_M_real_3_2_read_1

]]></Node>
<StgValue><ssdm name="select_ln13_14"/></StgValue>
</operation>

<operation id="660" st_id="42" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="559" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:79  %select_ln13_15 = select i1 %write_flag47_0_load, float %C_M_real912_056_loa, float %C_M_real_3_3_read_1

]]></Node>
<StgValue><ssdm name="select_ln13_15"/></StgValue>
</operation>

<operation id="661" st_id="42" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="560" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:80  %select_ln13_16 = select i1 %write_flag50_0_load, float %C_M_imag_054_load, float %C_M_imag_0_0_read_1

]]></Node>
<StgValue><ssdm name="select_ln13_16"/></StgValue>
</operation>

<operation id="662" st_id="42" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="561" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:81  %select_ln13_17 = select i1 %write_flag53_0_load, float %C_M_imag13_053_load, float %C_M_imag_0_1_read_1

]]></Node>
<StgValue><ssdm name="select_ln13_17"/></StgValue>
</operation>

<operation id="663" st_id="42" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="562" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:82  %select_ln13_18 = select i1 %write_flag56_0_load, float %C_M_imag14_051_load, float %C_M_imag_0_2_read_1

]]></Node>
<StgValue><ssdm name="select_ln13_18"/></StgValue>
</operation>

<operation id="664" st_id="42" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="563" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:83  %select_ln13_19 = select i1 %write_flag59_0_load, float %C_M_imag15_050_load, float %C_M_imag_0_3_read_1

]]></Node>
<StgValue><ssdm name="select_ln13_19"/></StgValue>
</operation>

<operation id="665" st_id="42" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="564" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:84  %select_ln13_20 = select i1 %write_flag62_0_load, float %C_M_imag10_048_load, float %C_M_imag_1_0_read_1

]]></Node>
<StgValue><ssdm name="select_ln13_20"/></StgValue>
</operation>

<operation id="666" st_id="42" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="565" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:85  %select_ln13_21 = select i1 %write_flag65_0_load, float %C_M_imag1016_047_lo, float %C_M_imag_1_1_read_1

]]></Node>
<StgValue><ssdm name="select_ln13_21"/></StgValue>
</operation>

<operation id="667" st_id="42" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="566" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:86  %select_ln13_22 = select i1 %write_flag68_0_load, float %C_M_imag1017_045_lo, float %C_M_imag_1_2_read_1

]]></Node>
<StgValue><ssdm name="select_ln13_22"/></StgValue>
</operation>

<operation id="668" st_id="42" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="567" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:87  %select_ln13_23 = select i1 %write_flag71_0_load, float %C_M_imag1018_044_lo, float %C_M_imag_1_3_read_1

]]></Node>
<StgValue><ssdm name="select_ln13_23"/></StgValue>
</operation>

<operation id="669" st_id="42" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="568" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:88  %select_ln13_24 = select i1 %write_flag74_0_load, float %C_M_imag11_042_load, float %C_M_imag_2_0_read_1

]]></Node>
<StgValue><ssdm name="select_ln13_24"/></StgValue>
</operation>

<operation id="670" st_id="42" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="569" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:89  %select_ln13_25 = select i1 %write_flag77_0_load, float %C_M_imag1119_041_lo, float %C_M_imag_2_1_read_1

]]></Node>
<StgValue><ssdm name="select_ln13_25"/></StgValue>
</operation>

<operation id="671" st_id="42" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="570" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:90  %select_ln13_26 = select i1 %write_flag80_0_load, float %C_M_imag1120_039_lo, float %C_M_imag_2_2_read_1

]]></Node>
<StgValue><ssdm name="select_ln13_26"/></StgValue>
</operation>

<operation id="672" st_id="42" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="571" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:91  %select_ln13_27 = select i1 %write_flag83_0_load, float %C_M_imag1121_038_lo, float %C_M_imag_2_3_read_1

]]></Node>
<StgValue><ssdm name="select_ln13_27"/></StgValue>
</operation>

<operation id="673" st_id="42" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="572" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:92  %select_ln13_28 = select i1 %write_flag86_0_load, float %C_M_imag12_036_load, float %C_M_imag_3_0_read_1

]]></Node>
<StgValue><ssdm name="select_ln13_28"/></StgValue>
</operation>

<operation id="674" st_id="42" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="573" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:93  %select_ln13_29 = select i1 %write_flag89_0_load, float %C_M_imag1222_035_lo, float %C_M_imag_3_1_read_1

]]></Node>
<StgValue><ssdm name="select_ln13_29"/></StgValue>
</operation>

<operation id="675" st_id="42" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="574" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:94  %select_ln13_30 = select i1 %write_flag92_0_load, float %C_M_imag1223_033_lo, float %C_M_imag_3_2_read_1

]]></Node>
<StgValue><ssdm name="select_ln13_30"/></StgValue>
</operation>

<operation id="676" st_id="42" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="575" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:95  %select_ln13_31 = select i1 %write_flag95_0_load, float %C_M_imag1224_032_lo, float %C_M_imag_3_3_read_1

]]></Node>
<StgValue><ssdm name="select_ln13_31"/></StgValue>
</operation>

<operation id="677" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="576" bw="1024" op_0_bw="1024" op_1_bw="32">
<![CDATA[
:96  %mrv = insertvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } undef, float %select_ln13, 0

]]></Node>
<StgValue><ssdm name="mrv"/></StgValue>
</operation>

<operation id="678" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="577" bw="1024" op_0_bw="1024" op_1_bw="32">
<![CDATA[
:97  %mrv_1 = insertvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %mrv, float %select_ln13_1, 1

]]></Node>
<StgValue><ssdm name="mrv_1"/></StgValue>
</operation>

<operation id="679" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="578" bw="1024" op_0_bw="1024" op_1_bw="32">
<![CDATA[
:98  %mrv_2 = insertvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %mrv_1, float %select_ln13_2, 2

]]></Node>
<StgValue><ssdm name="mrv_2"/></StgValue>
</operation>

<operation id="680" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="579" bw="1024" op_0_bw="1024" op_1_bw="32">
<![CDATA[
:99  %mrv_3 = insertvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %mrv_2, float %select_ln13_3, 3

]]></Node>
<StgValue><ssdm name="mrv_3"/></StgValue>
</operation>

<operation id="681" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="580" bw="1024" op_0_bw="1024" op_1_bw="32">
<![CDATA[
:100  %mrv_4 = insertvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %mrv_3, float %select_ln13_4, 4

]]></Node>
<StgValue><ssdm name="mrv_4"/></StgValue>
</operation>

<operation id="682" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="581" bw="1024" op_0_bw="1024" op_1_bw="32">
<![CDATA[
:101  %mrv_5 = insertvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %mrv_4, float %select_ln13_5, 5

]]></Node>
<StgValue><ssdm name="mrv_5"/></StgValue>
</operation>

<operation id="683" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="582" bw="1024" op_0_bw="1024" op_1_bw="32">
<![CDATA[
:102  %mrv_6 = insertvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %mrv_5, float %select_ln13_6, 6

]]></Node>
<StgValue><ssdm name="mrv_6"/></StgValue>
</operation>

<operation id="684" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="583" bw="1024" op_0_bw="1024" op_1_bw="32">
<![CDATA[
:103  %mrv_7 = insertvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %mrv_6, float %select_ln13_7, 7

]]></Node>
<StgValue><ssdm name="mrv_7"/></StgValue>
</operation>

<operation id="685" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="584" bw="1024" op_0_bw="1024" op_1_bw="32">
<![CDATA[
:104  %mrv_8 = insertvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %mrv_7, float %select_ln13_8, 8

]]></Node>
<StgValue><ssdm name="mrv_8"/></StgValue>
</operation>

<operation id="686" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="585" bw="1024" op_0_bw="1024" op_1_bw="32">
<![CDATA[
:105  %mrv_9 = insertvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %mrv_8, float %select_ln13_9, 9

]]></Node>
<StgValue><ssdm name="mrv_9"/></StgValue>
</operation>

<operation id="687" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="586" bw="1024" op_0_bw="1024" op_1_bw="32">
<![CDATA[
:106  %mrv_s = insertvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %mrv_9, float %select_ln13_10, 10

]]></Node>
<StgValue><ssdm name="mrv_s"/></StgValue>
</operation>

<operation id="688" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="587" bw="1024" op_0_bw="1024" op_1_bw="32">
<![CDATA[
:107  %mrv_10 = insertvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %mrv_s, float %select_ln13_11, 11

]]></Node>
<StgValue><ssdm name="mrv_10"/></StgValue>
</operation>

<operation id="689" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="588" bw="1024" op_0_bw="1024" op_1_bw="32">
<![CDATA[
:108  %mrv_11 = insertvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %mrv_10, float %select_ln13_12, 12

]]></Node>
<StgValue><ssdm name="mrv_11"/></StgValue>
</operation>

<operation id="690" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="589" bw="1024" op_0_bw="1024" op_1_bw="32">
<![CDATA[
:109  %mrv_12 = insertvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %mrv_11, float %select_ln13_13, 13

]]></Node>
<StgValue><ssdm name="mrv_12"/></StgValue>
</operation>

<operation id="691" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="590" bw="1024" op_0_bw="1024" op_1_bw="32">
<![CDATA[
:110  %mrv_13 = insertvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %mrv_12, float %select_ln13_14, 14

]]></Node>
<StgValue><ssdm name="mrv_13"/></StgValue>
</operation>

<operation id="692" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="591" bw="1024" op_0_bw="1024" op_1_bw="32">
<![CDATA[
:111  %mrv_14 = insertvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %mrv_13, float %select_ln13_15, 15

]]></Node>
<StgValue><ssdm name="mrv_14"/></StgValue>
</operation>

<operation id="693" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="592" bw="1024" op_0_bw="1024" op_1_bw="32">
<![CDATA[
:112  %mrv_15 = insertvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %mrv_14, float %select_ln13_16, 16

]]></Node>
<StgValue><ssdm name="mrv_15"/></StgValue>
</operation>

<operation id="694" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="593" bw="1024" op_0_bw="1024" op_1_bw="32">
<![CDATA[
:113  %mrv_16 = insertvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %mrv_15, float %select_ln13_17, 17

]]></Node>
<StgValue><ssdm name="mrv_16"/></StgValue>
</operation>

<operation id="695" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="594" bw="1024" op_0_bw="1024" op_1_bw="32">
<![CDATA[
:114  %mrv_17 = insertvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %mrv_16, float %select_ln13_18, 18

]]></Node>
<StgValue><ssdm name="mrv_17"/></StgValue>
</operation>

<operation id="696" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="595" bw="1024" op_0_bw="1024" op_1_bw="32">
<![CDATA[
:115  %mrv_18 = insertvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %mrv_17, float %select_ln13_19, 19

]]></Node>
<StgValue><ssdm name="mrv_18"/></StgValue>
</operation>

<operation id="697" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="596" bw="1024" op_0_bw="1024" op_1_bw="32">
<![CDATA[
:116  %mrv_19 = insertvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %mrv_18, float %select_ln13_20, 20

]]></Node>
<StgValue><ssdm name="mrv_19"/></StgValue>
</operation>

<operation id="698" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="597" bw="1024" op_0_bw="1024" op_1_bw="32">
<![CDATA[
:117  %mrv_20 = insertvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %mrv_19, float %select_ln13_21, 21

]]></Node>
<StgValue><ssdm name="mrv_20"/></StgValue>
</operation>

<operation id="699" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="598" bw="1024" op_0_bw="1024" op_1_bw="32">
<![CDATA[
:118  %mrv_21 = insertvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %mrv_20, float %select_ln13_22, 22

]]></Node>
<StgValue><ssdm name="mrv_21"/></StgValue>
</operation>

<operation id="700" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="599" bw="1024" op_0_bw="1024" op_1_bw="32">
<![CDATA[
:119  %mrv_22 = insertvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %mrv_21, float %select_ln13_23, 23

]]></Node>
<StgValue><ssdm name="mrv_22"/></StgValue>
</operation>

<operation id="701" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="600" bw="1024" op_0_bw="1024" op_1_bw="32">
<![CDATA[
:120  %mrv_23 = insertvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %mrv_22, float %select_ln13_24, 24

]]></Node>
<StgValue><ssdm name="mrv_23"/></StgValue>
</operation>

<operation id="702" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="601" bw="1024" op_0_bw="1024" op_1_bw="32">
<![CDATA[
:121  %mrv_24 = insertvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %mrv_23, float %select_ln13_25, 25

]]></Node>
<StgValue><ssdm name="mrv_24"/></StgValue>
</operation>

<operation id="703" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="602" bw="1024" op_0_bw="1024" op_1_bw="32">
<![CDATA[
:122  %mrv_25 = insertvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %mrv_24, float %select_ln13_26, 26

]]></Node>
<StgValue><ssdm name="mrv_25"/></StgValue>
</operation>

<operation id="704" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="603" bw="1024" op_0_bw="1024" op_1_bw="32">
<![CDATA[
:123  %mrv_26 = insertvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %mrv_25, float %select_ln13_27, 27

]]></Node>
<StgValue><ssdm name="mrv_26"/></StgValue>
</operation>

<operation id="705" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="604" bw="1024" op_0_bw="1024" op_1_bw="32">
<![CDATA[
:124  %mrv_27 = insertvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %mrv_26, float %select_ln13_28, 28

]]></Node>
<StgValue><ssdm name="mrv_27"/></StgValue>
</operation>

<operation id="706" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="605" bw="1024" op_0_bw="1024" op_1_bw="32">
<![CDATA[
:125  %mrv_28 = insertvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %mrv_27, float %select_ln13_29, 29

]]></Node>
<StgValue><ssdm name="mrv_28"/></StgValue>
</operation>

<operation id="707" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="606" bw="1024" op_0_bw="1024" op_1_bw="32">
<![CDATA[
:126  %mrv_29 = insertvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %mrv_28, float %select_ln13_30, 30

]]></Node>
<StgValue><ssdm name="mrv_29"/></StgValue>
</operation>

<operation id="708" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="607" bw="1024" op_0_bw="1024" op_1_bw="32">
<![CDATA[
:127  %mrv_30 = insertvalue { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %mrv_29, float %select_ln13_31, 31

]]></Node>
<StgValue><ssdm name="mrv_30"/></StgValue>
</operation>

<operation id="709" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="608" bw="0" op_0_bw="1024">
<![CDATA[
:128  ret { float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float, float } %mrv_30

]]></Node>
<StgValue><ssdm name="ret_ln13"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
