git clone --depth 1 --no-tags https://github.com/SUTHARSAN-2808/SiliconCraft.git f:/verilog_sva_gh_scraper/data/full_repos/761575186
git clone --depth 1 --no-tags https://github.com/sams2211/AES-using-verilog.git f:/verilog_sva_gh_scraper/data/full_repos/758135706
git clone --depth 1 --no-tags https://github.com/RamyBadras/Pipelined-RISC-V-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/758524872
git clone --depth 1 --no-tags https://github.com/WUPANGer/vivado_study_box.git f:/verilog_sva_gh_scraper/data/full_repos/759241188
git clone --depth 1 --no-tags https://github.com/Yeison-Rojas/lab_01_yerojasm.git f:/verilog_sva_gh_scraper/data/full_repos/758915950
git clone --depth 1 --no-tags https://github.com/humanHardDrive/Verilog-Parts.git f:/verilog_sva_gh_scraper/data/full_repos/760205979
git clone --depth 1 --no-tags https://github.com/minsusun/m3500.001500.git f:/verilog_sva_gh_scraper/data/full_repos/760225970
git clone --depth 1 --no-tags https://github.com/duyhuynh01/Design_MIPS_32bit.git f:/verilog_sva_gh_scraper/data/full_repos/761654102
git clone --depth 1 --no-tags https://github.com/Sukhvirr/Whac-A-Mole.git f:/verilog_sva_gh_scraper/data/full_repos/762107474
git clone --depth 1 --no-tags https://github.com/Rahul-Cheruku/Verilog-FIR-Filter.git f:/verilog_sva_gh_scraper/data/full_repos/760333915
git clone --depth 1 --no-tags https://github.com/Tcheui/ASD-LAB3.git f:/verilog_sva_gh_scraper/data/full_repos/762295723
git clone --depth 1 --no-tags https://github.com/yuxuan55/Computer-Architechture-lecture.git f:/verilog_sva_gh_scraper/data/full_repos/762738166
git clone --depth 1 --no-tags https://github.com/udaykiran1809/AES-Advance-Encryption-Standard-on-FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/763218507
git clone --depth 1 --no-tags https://github.com/MarwanMohamed12/multiplier_8_8.git f:/verilog_sva_gh_scraper/data/full_repos/763195546
git clone --depth 1 --no-tags https://github.com/FractionalIntuition/BEE271_3_JT.git f:/verilog_sva_gh_scraper/data/full_repos/763720258
git clone --depth 1 --no-tags https://github.com/thejoeloy/rv32i_multi_cycle_cpu.git f:/verilog_sva_gh_scraper/data/full_repos/763854841
git clone --depth 1 --no-tags https://github.com/Milkz03/CSARCH1-BooleanFunction.git f:/verilog_sva_gh_scraper/data/full_repos/763882261
git clone --depth 1 --no-tags https://github.com/muthuraman0508/half_subractor.git f:/verilog_sva_gh_scraper/data/full_repos/764056116
git clone --depth 1 --no-tags https://github.com/devin-macy/tt06-riscv32i-spi-wrapper.git f:/verilog_sva_gh_scraper/data/full_repos/760675938
git clone --depth 1 --no-tags https://github.com/yukinagata3184/de0_blinkL.git f:/verilog_sva_gh_scraper/data/full_repos/767459190
git clone --depth 1 --no-tags https://github.com/suman1406/iVerilog_MIPS-Amrita.git f:/verilog_sva_gh_scraper/data/full_repos/763926591
git clone --depth 1 --no-tags https://github.com/CroosJJSE/riscV-pipelined-processor.git f:/verilog_sva_gh_scraper/data/full_repos/767302321
git clone --depth 1 --no-tags https://github.com/Mithun-Chakravarthi/VERILOG_PROJECT.git f:/verilog_sva_gh_scraper/data/full_repos/763135328
git clone --depth 1 --no-tags https://github.com/shihjimmy/Computer-aided_VLSI_System_Design.git f:/verilog_sva_gh_scraper/data/full_repos/762270984
git clone --depth 1 --no-tags https://github.com/pipermintwala/divisionDummy.git f:/verilog_sva_gh_scraper/data/full_repos/764995593
git clone --depth 1 --no-tags https://github.com/PoshCat/digitaltechnisches_praktikum.git f:/verilog_sva_gh_scraper/data/full_repos/765606293
git clone --depth 1 --no-tags https://github.com/Awesama-T/WS2812-ADDRESSABLE-LED.git f:/verilog_sva_gh_scraper/data/full_repos/759099066
git clone --depth 1 --no-tags https://github.com/wrs225/workshop-os3.git f:/verilog_sva_gh_scraper/data/full_repos/765974161
git clone --depth 1 --no-tags https://github.com/abhishekpat321/Implementation-of-integer-multiplication-in-time-O-nlogn-using-Verilog-HDL.git f:/verilog_sva_gh_scraper/data/full_repos/766167941
git clone --depth 1 --no-tags https://github.com/debashis1320/Traffic_Light_Controller.git f:/verilog_sva_gh_scraper/data/full_repos/766485508
git clone --depth 1 --no-tags https://github.com/AliKeramatipour/async-FIFO.git f:/verilog_sva_gh_scraper/data/full_repos/766548568
git clone --depth 1 --no-tags https://github.com/ShreyaNahta/Single-Cycle-Risc-V-processor.git f:/verilog_sva_gh_scraper/data/full_repos/766377272
git clone --depth 1 --no-tags https://github.com/YangpaRingg/ECE310.git f:/verilog_sva_gh_scraper/data/full_repos/766657494
git clone --depth 1 --no-tags https://github.com/wallahi/demo1.git f:/verilog_sva_gh_scraper/data/full_repos/766805784
git clone --depth 1 --no-tags https://github.com/MacJetson/tt-fpga-hdl-demo.git f:/verilog_sva_gh_scraper/data/full_repos/763748506
git clone --depth 1 --no-tags https://github.com/Snehas-7/Repo-for-VSD.git f:/verilog_sva_gh_scraper/data/full_repos/760365981
git clone --depth 1 --no-tags https://github.com/chinmayah/spi_protocol.git f:/verilog_sva_gh_scraper/data/full_repos/767651646
git clone --depth 1 --no-tags https://github.com/WyattGahm/RV32I.git f:/verilog_sva_gh_scraper/data/full_repos/767664957
git clone --depth 1 --no-tags https://github.com/ExplorerRay/2022-CO-summer.git f:/verilog_sva_gh_scraper/data/full_repos/766934090
git clone --depth 1 --no-tags https://github.com/LuisRosado/Sumas_Comportamental.git f:/verilog_sva_gh_scraper/data/full_repos/767033362
git clone --depth 1 --no-tags https://github.com/GabrielaSelaru/Image-Processing-HDL-3rd-year.git f:/verilog_sva_gh_scraper/data/full_repos/767122324
git clone --depth 1 --no-tags https://github.com/openhardwaresimulator/ohs_comm.git f:/verilog_sva_gh_scraper/data/full_repos/765807105
git clone --depth 1 --no-tags https://github.com/lx071/pyverilator_example.git f:/verilog_sva_gh_scraper/data/full_repos/766811509
git clone --depth 1 --no-tags https://github.com/InsikYoon/icsl.github.io.git f:/verilog_sva_gh_scraper/data/full_repos/760271617
git clone --depth 1 --no-tags https://github.com/Snow-Kim-pro/ComputerArchitecture.git f:/verilog_sva_gh_scraper/data/full_repos/765619095
git clone --depth 1 --no-tags https://github.com/DouglasWWolf/xuppl4_packet_capture.git f:/verilog_sva_gh_scraper/data/full_repos/766476500
git clone --depth 1 --no-tags https://github.com/Ameenafz248/mips-multi-cycle.git f:/verilog_sva_gh_scraper/data/full_repos/758427230
git clone --depth 1 --no-tags https://github.com/cian-omahoney/trv32p3_cnn_Vivado.git f:/verilog_sva_gh_scraper/data/full_repos/758158943
git clone --depth 1 --no-tags https://github.com/MelikaRajabi/Multiplier.git f:/verilog_sva_gh_scraper/data/full_repos/758415550
git clone --depth 1 --no-tags https://github.com/ASIFASSU/Lock-System.git f:/verilog_sva_gh_scraper/data/full_repos/758786498
git clone --depth 1 --no-tags https://github.com/humna2531/ram.git f:/verilog_sva_gh_scraper/data/full_repos/757927235
git clone --depth 1 --no-tags https://github.com/Nehara831/RISC-Processor-Desgin-for-Convolution-Operation.git f:/verilog_sva_gh_scraper/data/full_repos/757846839
git clone --depth 1 --no-tags https://github.com/davenardella/SBC6502.git f:/verilog_sva_gh_scraper/data/full_repos/758428833
git clone --depth 1 --no-tags https://github.com/aycademir/Digital-Hockey-Game.git f:/verilog_sva_gh_scraper/data/full_repos/760068168
git clone --depth 1 --no-tags https://github.com/Lena-2023/dds_check.git f:/verilog_sva_gh_scraper/data/full_repos/761586512
git clone --depth 1 --no-tags https://github.com/shpatmjeku/Single-Cycle-Processor-Project.git f:/verilog_sva_gh_scraper/data/full_repos/761947138
git clone --depth 1 --no-tags https://github.com/KirraKotsenburg/ECE-5960-HW2.git f:/verilog_sva_gh_scraper/data/full_repos/762408095
git clone --depth 1 --no-tags https://github.com/Chonghao0109/2022-IC-Design-Contest-Cell-Based-IC-Design-Category-for-Undergraduate-Level.git f:/verilog_sva_gh_scraper/data/full_repos/761059638
git clone --depth 1 --no-tags https://github.com/4n3m4i1/Communications_Systems.git f:/verilog_sva_gh_scraper/data/full_repos/760085768
git clone --depth 1 --no-tags https://github.com/arunkpv/riscv_with_sram_imem.git f:/verilog_sva_gh_scraper/data/full_repos/762791971
git clone --depth 1 --no-tags https://github.com/thejoeloy/rv32i_single_cycle_cpu.git f:/verilog_sva_gh_scraper/data/full_repos/763854777
git clone --depth 1 --no-tags https://github.com/MariaOtiliaDamian/lab-1-pc.git f:/verilog_sva_gh_scraper/data/full_repos/763991759
git clone --depth 1 --no-tags https://github.com/navaneethans/vlsi_lab_exp1.git f:/verilog_sva_gh_scraper/data/full_repos/763956788
git clone --depth 1 --no-tags https://github.com/omiralles03/Practica1_EstructuraComputadors.git f:/verilog_sva_gh_scraper/data/full_repos/760126856
git clone --depth 1 --no-tags https://github.com/DienKiku/Design-a-8-bit-CPU.git f:/verilog_sva_gh_scraper/data/full_repos/758567274
git clone --depth 1 --no-tags https://github.com/vignesh2350250/VERILOG-BASICS-AND-CODE.git f:/verilog_sva_gh_scraper/data/full_repos/761576943
git clone --depth 1 --no-tags https://github.com/cy0802/Computer-Organization-Labs.git f:/verilog_sva_gh_scraper/data/full_repos/763570350
git clone --depth 1 --no-tags https://github.com/tenglin0724/Principles-of-Computer-Composition2.git f:/verilog_sva_gh_scraper/data/full_repos/765177413
git clone --depth 1 --no-tags https://github.com/mboola/EC_p1.git f:/verilog_sva_gh_scraper/data/full_repos/758133190
git clone --depth 1 --no-tags https://github.com/akashkatir/CSEN-122-Final-Project.git f:/verilog_sva_gh_scraper/data/full_repos/765443750
git clone --depth 1 --no-tags https://github.com/stephlovesfries/T02-Stopwatch-on-Basys3.git f:/verilog_sva_gh_scraper/data/full_repos/763840336
git clone --depth 1 --no-tags https://github.com/harshu10432/UART_Transmitter.git f:/verilog_sva_gh_scraper/data/full_repos/765081097
git clone --depth 1 --no-tags https://github.com/hallba18/tt-fpga-hdl-demo.git f:/verilog_sva_gh_scraper/data/full_repos/763744725
git clone --depth 1 --no-tags https://github.com/99hhernandez/ECEN248.git f:/verilog_sva_gh_scraper/data/full_repos/764931351
git clone --depth 1 --no-tags https://github.com/souvik2108222222/Finite-State-Machine.git f:/verilog_sva_gh_scraper/data/full_repos/765260091
git clone --depth 1 --no-tags https://github.com/mralavi20/Computer-Architecture-Projects-2-to-4-RISC-V.git f:/verilog_sva_gh_scraper/data/full_repos/765369836
git clone --depth 1 --no-tags https://github.com/JaeHWg/HandsOn2-InClassActivity.git f:/verilog_sva_gh_scraper/data/full_repos/761733890
git clone --depth 1 --no-tags https://github.com/Muhammadussain/RTL-Designs.git f:/verilog_sva_gh_scraper/data/full_repos/764722324
git clone --depth 1 --no-tags https://github.com/juanma-rm/kv260_rpicamera_to_dp.git f:/verilog_sva_gh_scraper/data/full_repos/762376164
git clone --depth 1 --no-tags https://github.com/bustedwing1/serv-auto-setup.git f:/verilog_sva_gh_scraper/data/full_repos/757774729
git clone --depth 1 --no-tags https://github.com/wrs225/demo_of_demo.git f:/verilog_sva_gh_scraper/data/full_repos/765948082
git clone --depth 1 --no-tags https://github.com/anandkvinu/single-cycle-risc-v-core.git f:/verilog_sva_gh_scraper/data/full_repos/759974395
git clone --depth 1 --no-tags https://github.com/BMMADHUMITHA/RISC_V_Single_cycle_processor.git f:/verilog_sva_gh_scraper/data/full_repos/766662499
git clone --depth 1 --no-tags https://github.com/kylekim00/DE1_VGA_verilog_implementation.git f:/verilog_sva_gh_scraper/data/full_repos/758813482
git clone --depth 1 --no-tags https://github.com/open4research/FlattenRTL.git f:/verilog_sva_gh_scraper/data/full_repos/766756777
git clone --depth 1 --no-tags https://github.com/FractionalIntuition/BEE271_4_JT.git f:/verilog_sva_gh_scraper/data/full_repos/766692607
git clone --depth 1 --no-tags https://github.com/howru0321/CSED311.git f:/verilog_sva_gh_scraper/data/full_repos/766908122
git clone --depth 1 --no-tags https://github.com/phutuan123vn/RISCV.git f:/verilog_sva_gh_scraper/data/full_repos/763394175
git clone --depth 1 --no-tags https://github.com/jlsm2/mod10-counter-reverse.git f:/verilog_sva_gh_scraper/data/full_repos/767094283
git clone --depth 1 --no-tags https://github.com/TwingleMora/Intermediate-Projects1.git f:/verilog_sva_gh_scraper/data/full_repos/766950683
git clone --depth 1 --no-tags https://github.com/JiangShitong/UART.git f:/verilog_sva_gh_scraper/data/full_repos/767184113
git clone --depth 1 --no-tags https://github.com/ramondon1/EC441_Prelab4.git f:/verilog_sva_gh_scraper/data/full_repos/767237006
git clone --depth 1 --no-tags https://github.com/swati2026/Dual-Port-RAM.git f:/verilog_sva_gh_scraper/data/full_repos/767547675
git clone --depth 1 --no-tags https://github.com/andsteffey/tt06-verilog-template.git f:/verilog_sva_gh_scraper/data/full_repos/763747818
git clone --depth 1 --no-tags https://github.com/openhardwaresimulator/ohs_boost.git f:/verilog_sva_gh_scraper/data/full_repos/765809185
git clone --depth 1 --no-tags https://github.com/crsumiran/vidor_experiments.git f:/verilog_sva_gh_scraper/data/full_repos/761133363
git clone --depth 1 --no-tags https://github.com/balajirai/floating-point-multiplier.git f:/verilog_sva_gh_scraper/data/full_repos/763144490
git clone --depth 1 --no-tags https://github.com/hcyang1106/CS552-WISC-S24.git f:/verilog_sva_gh_scraper/data/full_repos/761988486
git clone --depth 1 --no-tags https://github.com/jy3736/digi2024spring-pub.git f:/verilog_sva_gh_scraper/data/full_repos/767354660
git clone --depth 1 --no-tags https://github.com/MoonbaseOtago/vc32.git f:/verilog_sva_gh_scraper/data/full_repos/760308039
