-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
-- Version: 2019.2
-- Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity aes_main is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    state_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    state_ce0 : OUT STD_LOGIC;
    state_we0 : OUT STD_LOGIC;
    state_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    state_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    expandedKey_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    expandedKey_ce0 : OUT STD_LOGIC;
    expandedKey_q0 : IN STD_LOGIC_VECTOR (7 downto 0) );
end;


architecture behav of aes_main is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (20 downto 0) := "000000000000000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (20 downto 0) := "000000000000000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (20 downto 0) := "000000000000000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (20 downto 0) := "000000000000000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (20 downto 0) := "000000000000000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (20 downto 0) := "000000000000000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (20 downto 0) := "000000000000001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (20 downto 0) := "000000000000010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (20 downto 0) := "000000000000100000000";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (20 downto 0) := "000000000001000000000";
    constant ap_ST_fsm_state11 : STD_LOGIC_VECTOR (20 downto 0) := "000000000010000000000";
    constant ap_ST_fsm_state12 : STD_LOGIC_VECTOR (20 downto 0) := "000000000100000000000";
    constant ap_ST_fsm_state13 : STD_LOGIC_VECTOR (20 downto 0) := "000000001000000000000";
    constant ap_ST_fsm_state14 : STD_LOGIC_VECTOR (20 downto 0) := "000000010000000000000";
    constant ap_ST_fsm_state15 : STD_LOGIC_VECTOR (20 downto 0) := "000000100000000000000";
    constant ap_ST_fsm_state16 : STD_LOGIC_VECTOR (20 downto 0) := "000001000000000000000";
    constant ap_ST_fsm_state17 : STD_LOGIC_VECTOR (20 downto 0) := "000010000000000000000";
    constant ap_ST_fsm_state18 : STD_LOGIC_VECTOR (20 downto 0) := "000100000000000000000";
    constant ap_ST_fsm_state19 : STD_LOGIC_VECTOR (20 downto 0) := "001000000000000000000";
    constant ap_ST_fsm_state20 : STD_LOGIC_VECTOR (20 downto 0) := "010000000000000000000";
    constant ap_ST_fsm_state21 : STD_LOGIC_VECTOR (20 downto 0) := "100000000000000000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_13 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010011";
    constant ap_const_lv5_0 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv4_1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv32_11 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010001";
    constant ap_const_lv32_12 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010010";
    constant ap_const_lv32_14 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010100";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv10_0 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    constant ap_const_lv10_A0 : STD_LOGIC_VECTOR (9 downto 0) := "0010100000";
    constant ap_const_lv5_10 : STD_LOGIC_VECTOR (4 downto 0) := "10000";
    constant ap_const_lv5_1 : STD_LOGIC_VECTOR (4 downto 0) := "00001";
    constant ap_const_lv4_A : STD_LOGIC_VECTOR (3 downto 0) := "1010";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_boolean_1 : BOOLEAN := true;

    signal ap_CS_fsm : STD_LOGIC_VECTOR (20 downto 0) := "000000000000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal sbox_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal sbox_ce0 : STD_LOGIC;
    signal sbox_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal i_6_fu_240_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal i_6_reg_360 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal state_addr_reg_365 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln200_fu_234_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln26_fu_266_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln26_reg_378 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal icmp_ln24_fu_252_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal i_8_fu_277_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal i_8_reg_386 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal state_addr_6_reg_391 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln170_1_fu_271_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state8 : signal is "none";
    signal i_10_fu_299_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal i_10_reg_404 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_CS_fsm_state13 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state13 : signal is "none";
    signal state_addr_8_reg_409 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln200_2_fu_293_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal i_fu_311_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal i_7_fu_323_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal i_7_reg_427 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_CS_fsm_state16 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state16 : signal is "none";
    signal state_addr_5_reg_432 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln170_fu_317_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state17 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state17 : signal is "none";
    signal i_9_fu_345_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal i_9_reg_445 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_CS_fsm_state20 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state20 : signal is "none";
    signal state_addr_7_reg_450 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln200_1_fu_339_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal roundKey_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal roundKey_ce0 : STD_LOGIC;
    signal roundKey_we0 : STD_LOGIC;
    signal roundKey_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_mixColumns_fu_204_ap_start : STD_LOGIC;
    signal grp_mixColumns_fu_204_ap_done : STD_LOGIC;
    signal grp_mixColumns_fu_204_ap_idle : STD_LOGIC;
    signal grp_mixColumns_fu_204_ap_ready : STD_LOGIC;
    signal grp_mixColumns_fu_204_state_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_mixColumns_fu_204_state_ce0 : STD_LOGIC;
    signal grp_mixColumns_fu_204_state_we0 : STD_LOGIC;
    signal grp_mixColumns_fu_204_state_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_shiftRows_fu_210_ap_start : STD_LOGIC;
    signal grp_shiftRows_fu_210_ap_done : STD_LOGIC;
    signal grp_shiftRows_fu_210_ap_idle : STD_LOGIC;
    signal grp_shiftRows_fu_210_ap_ready : STD_LOGIC;
    signal grp_shiftRows_fu_210_state_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_shiftRows_fu_210_state_ce0 : STD_LOGIC;
    signal grp_shiftRows_fu_210_state_we0 : STD_LOGIC;
    signal grp_shiftRows_fu_210_state_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_createRoundKey_fu_216_ap_start : STD_LOGIC;
    signal grp_createRoundKey_fu_216_ap_done : STD_LOGIC;
    signal grp_createRoundKey_fu_216_ap_idle : STD_LOGIC;
    signal grp_createRoundKey_fu_216_ap_ready : STD_LOGIC;
    signal grp_createRoundKey_fu_216_expandedKey_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_createRoundKey_fu_216_expandedKey_ce0 : STD_LOGIC;
    signal grp_createRoundKey_fu_216_roundKey_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_createRoundKey_fu_216_roundKey_ce0 : STD_LOGIC;
    signal grp_createRoundKey_fu_216_roundKey_we0 : STD_LOGIC;
    signal grp_createRoundKey_fu_216_roundKey_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_createRoundKey_fu_216_ptr : STD_LOGIC_VECTOR (9 downto 0);
    signal i_0_i_reg_137 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal i_0_reg_148 : STD_LOGIC_VECTOR (3 downto 0);
    signal i_0_i_i_reg_160 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal ap_CS_fsm_state9 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state9 : signal is "none";
    signal i_0_i2_i_reg_171 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_CS_fsm_state12 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state12 : signal is "none";
    signal ap_CS_fsm_state14 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state14 : signal is "none";
    signal i_0_i2_reg_182 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_CS_fsm_state15 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state15 : signal is "none";
    signal ap_CS_fsm_state18 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state18 : signal is "none";
    signal i_0_i6_reg_193 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_CS_fsm_state19 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state19 : signal is "none";
    signal ap_CS_fsm_state21 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state21 : signal is "none";
    signal grp_mixColumns_fu_204_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state11 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state11 : signal is "none";
    signal grp_shiftRows_fu_210_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state10 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state10 : signal is "none";
    signal grp_createRoundKey_fu_216_ap_start_reg : STD_LOGIC := '0';
    signal zext_ln201_fu_246_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln171_1_fu_283_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln43_1_fu_288_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln201_2_fu_305_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln171_fu_329_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln43_fu_334_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln201_1_fu_351_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_227_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal shl_ln_fu_258_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (20 downto 0);

    component mixColumns IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        state_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        state_ce0 : OUT STD_LOGIC;
        state_we0 : OUT STD_LOGIC;
        state_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        state_q0 : IN STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component shiftRows IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        state_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        state_ce0 : OUT STD_LOGIC;
        state_we0 : OUT STD_LOGIC;
        state_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        state_q0 : IN STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component createRoundKey IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        expandedKey_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        expandedKey_ce0 : OUT STD_LOGIC;
        expandedKey_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        roundKey_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        roundKey_ce0 : OUT STD_LOGIC;
        roundKey_we0 : OUT STD_LOGIC;
        roundKey_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        ptr : IN STD_LOGIC_VECTOR (9 downto 0) );
    end component;


    component core_sbox IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (7 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component aes_main_roundKey IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (7 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;



begin
    sbox_U : component core_sbox
    generic map (
        DataWidth => 8,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => sbox_address0,
        ce0 => sbox_ce0,
        q0 => sbox_q0);

    roundKey_U : component aes_main_roundKey
    generic map (
        DataWidth => 8,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => roundKey_address0,
        ce0 => roundKey_ce0,
        we0 => roundKey_we0,
        d0 => grp_createRoundKey_fu_216_roundKey_d0,
        q0 => roundKey_q0);

    grp_mixColumns_fu_204 : component mixColumns
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_mixColumns_fu_204_ap_start,
        ap_done => grp_mixColumns_fu_204_ap_done,
        ap_idle => grp_mixColumns_fu_204_ap_idle,
        ap_ready => grp_mixColumns_fu_204_ap_ready,
        state_address0 => grp_mixColumns_fu_204_state_address0,
        state_ce0 => grp_mixColumns_fu_204_state_ce0,
        state_we0 => grp_mixColumns_fu_204_state_we0,
        state_d0 => grp_mixColumns_fu_204_state_d0,
        state_q0 => state_q0);

    grp_shiftRows_fu_210 : component shiftRows
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_shiftRows_fu_210_ap_start,
        ap_done => grp_shiftRows_fu_210_ap_done,
        ap_idle => grp_shiftRows_fu_210_ap_idle,
        ap_ready => grp_shiftRows_fu_210_ap_ready,
        state_address0 => grp_shiftRows_fu_210_state_address0,
        state_ce0 => grp_shiftRows_fu_210_state_ce0,
        state_we0 => grp_shiftRows_fu_210_state_we0,
        state_d0 => grp_shiftRows_fu_210_state_d0,
        state_q0 => state_q0);

    grp_createRoundKey_fu_216 : component createRoundKey
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_createRoundKey_fu_216_ap_start,
        ap_done => grp_createRoundKey_fu_216_ap_done,
        ap_idle => grp_createRoundKey_fu_216_ap_idle,
        ap_ready => grp_createRoundKey_fu_216_ap_ready,
        expandedKey_address0 => grp_createRoundKey_fu_216_expandedKey_address0,
        expandedKey_ce0 => grp_createRoundKey_fu_216_expandedKey_ce0,
        expandedKey_q0 => expandedKey_q0,
        roundKey_address0 => grp_createRoundKey_fu_216_roundKey_address0,
        roundKey_ce0 => grp_createRoundKey_fu_216_roundKey_ce0,
        roundKey_we0 => grp_createRoundKey_fu_216_roundKey_we0,
        roundKey_d0 => grp_createRoundKey_fu_216_roundKey_d0,
        ptr => grp_createRoundKey_fu_216_ptr);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    grp_createRoundKey_fu_216_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_createRoundKey_fu_216_ap_start_reg <= ap_const_logic_0;
            else
                if ((((icmp_ln24_fu_252_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state5)) or ((icmp_ln24_fu_252_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state5)) or ((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
                    grp_createRoundKey_fu_216_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_createRoundKey_fu_216_ap_ready = ap_const_logic_1)) then 
                    grp_createRoundKey_fu_216_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_mixColumns_fu_204_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_mixColumns_fu_204_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
                    grp_mixColumns_fu_204_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_mixColumns_fu_204_ap_ready = ap_const_logic_1)) then 
                    grp_mixColumns_fu_204_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_shiftRows_fu_210_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_shiftRows_fu_210_ap_start_reg <= ap_const_logic_0;
            else
                if ((((icmp_ln170_1_fu_271_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state7)) or ((ap_const_logic_1 = ap_CS_fsm_state16) and (icmp_ln170_fu_317_p2 = ap_const_lv1_1)))) then 
                    grp_shiftRows_fu_210_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_shiftRows_fu_210_ap_ready = ap_const_logic_1)) then 
                    grp_shiftRows_fu_210_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    i_0_i2_i_reg_171_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
                i_0_i2_i_reg_171 <= i_10_reg_404;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state12) and (grp_mixColumns_fu_204_ap_done = ap_const_logic_1))) then 
                i_0_i2_i_reg_171 <= ap_const_lv5_0;
            end if; 
        end if;
    end process;

    i_0_i2_reg_182_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
                i_0_i2_reg_182 <= i_7_reg_427;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state15) and (grp_createRoundKey_fu_216_ap_done = ap_const_logic_1))) then 
                i_0_i2_reg_182 <= ap_const_lv5_0;
            end if; 
        end if;
    end process;

    i_0_i6_reg_193_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
                i_0_i6_reg_193 <= i_9_reg_445;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state19) and (grp_shiftRows_fu_210_ap_done = ap_const_logic_1))) then 
                i_0_i6_reg_193 <= ap_const_lv5_0;
            end if; 
        end if;
    end process;

    i_0_i_i_reg_160_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
                i_0_i_i_reg_160 <= i_8_reg_386;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state6) and (grp_createRoundKey_fu_216_ap_done = ap_const_logic_1))) then 
                i_0_i_i_reg_160 <= ap_const_lv5_0;
            end if; 
        end if;
    end process;

    i_0_i_reg_137_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
                i_0_i_reg_137 <= i_6_reg_360;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state2) and (grp_createRoundKey_fu_216_ap_done = ap_const_logic_1))) then 
                i_0_i_reg_137 <= ap_const_lv5_0;
            end if; 
        end if;
    end process;

    i_0_reg_148_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln200_fu_234_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                i_0_reg_148 <= ap_const_lv4_1;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state13) and (icmp_ln200_2_fu_293_p2 = ap_const_lv1_1))) then 
                i_0_reg_148 <= i_fu_311_p2;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state13)) then
                i_10_reg_404 <= i_10_fu_299_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state3)) then
                i_6_reg_360 <= i_6_fu_240_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state16)) then
                i_7_reg_427 <= i_7_fu_323_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state7)) then
                i_8_reg_386 <= i_8_fu_277_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state20)) then
                i_9_reg_445 <= i_9_fu_345_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln170_fu_317_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state16))) then
                state_addr_5_reg_432 <= zext_ln171_fu_329_p1(4 - 1 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln170_1_fu_271_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7))) then
                state_addr_6_reg_391 <= zext_ln171_1_fu_283_p1(4 - 1 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln200_1_fu_339_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state20))) then
                state_addr_7_reg_450 <= zext_ln201_1_fu_351_p1(4 - 1 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln200_2_fu_293_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state13))) then
                state_addr_8_reg_409 <= zext_ln201_2_fu_305_p1(4 - 1 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln200_fu_234_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then
                state_addr_reg_365 <= zext_ln201_fu_246_p1(4 - 1 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln24_fu_252_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                    zext_ln26_reg_378(7 downto 4) <= zext_ln26_fu_266_p1(7 downto 4);
            end if;
        end if;
    end process;
    zext_ln26_reg_378(3 downto 0) <= "0000";
    zext_ln26_reg_378(9 downto 8) <= "00";

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, ap_CS_fsm_state3, icmp_ln200_fu_234_p2, ap_CS_fsm_state5, icmp_ln24_fu_252_p2, ap_CS_fsm_state7, icmp_ln170_1_fu_271_p2, ap_CS_fsm_state13, icmp_ln200_2_fu_293_p2, ap_CS_fsm_state16, icmp_ln170_fu_317_p2, ap_CS_fsm_state20, icmp_ln200_1_fu_339_p2, grp_mixColumns_fu_204_ap_done, grp_shiftRows_fu_210_ap_done, grp_createRoundKey_fu_216_ap_done, ap_CS_fsm_state2, ap_CS_fsm_state6, ap_CS_fsm_state12, ap_CS_fsm_state15, ap_CS_fsm_state19, ap_CS_fsm_state10)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state2) and (grp_createRoundKey_fu_216_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                else
                    ap_NS_fsm <= ap_ST_fsm_state2;
                end if;
            when ap_ST_fsm_state3 => 
                if (((icmp_ln200_fu_234_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then
                    ap_NS_fsm <= ap_ST_fsm_state5;
                else
                    ap_NS_fsm <= ap_ST_fsm_state4;
                end if;
            when ap_ST_fsm_state4 => 
                ap_NS_fsm <= ap_ST_fsm_state3;
            when ap_ST_fsm_state5 => 
                if (((icmp_ln24_fu_252_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                    ap_NS_fsm <= ap_ST_fsm_state15;
                else
                    ap_NS_fsm <= ap_ST_fsm_state6;
                end if;
            when ap_ST_fsm_state6 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state6) and (grp_createRoundKey_fu_216_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state7;
                else
                    ap_NS_fsm <= ap_ST_fsm_state6;
                end if;
            when ap_ST_fsm_state7 => 
                if (((icmp_ln170_1_fu_271_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state7))) then
                    ap_NS_fsm <= ap_ST_fsm_state10;
                else
                    ap_NS_fsm <= ap_ST_fsm_state8;
                end if;
            when ap_ST_fsm_state8 => 
                ap_NS_fsm <= ap_ST_fsm_state9;
            when ap_ST_fsm_state9 => 
                ap_NS_fsm <= ap_ST_fsm_state7;
            when ap_ST_fsm_state10 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state10) and (grp_shiftRows_fu_210_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state11;
                else
                    ap_NS_fsm <= ap_ST_fsm_state10;
                end if;
            when ap_ST_fsm_state11 => 
                ap_NS_fsm <= ap_ST_fsm_state12;
            when ap_ST_fsm_state12 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state12) and (grp_mixColumns_fu_204_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state13;
                else
                    ap_NS_fsm <= ap_ST_fsm_state12;
                end if;
            when ap_ST_fsm_state13 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state13) and (icmp_ln200_2_fu_293_p2 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state5;
                else
                    ap_NS_fsm <= ap_ST_fsm_state14;
                end if;
            when ap_ST_fsm_state14 => 
                ap_NS_fsm <= ap_ST_fsm_state13;
            when ap_ST_fsm_state15 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state15) and (grp_createRoundKey_fu_216_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state16;
                else
                    ap_NS_fsm <= ap_ST_fsm_state15;
                end if;
            when ap_ST_fsm_state16 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state16) and (icmp_ln170_fu_317_p2 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state19;
                else
                    ap_NS_fsm <= ap_ST_fsm_state17;
                end if;
            when ap_ST_fsm_state17 => 
                ap_NS_fsm <= ap_ST_fsm_state18;
            when ap_ST_fsm_state18 => 
                ap_NS_fsm <= ap_ST_fsm_state16;
            when ap_ST_fsm_state19 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state19) and (grp_shiftRows_fu_210_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state20;
                else
                    ap_NS_fsm <= ap_ST_fsm_state19;
                end if;
            when ap_ST_fsm_state20 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state20) and (icmp_ln200_1_fu_339_p2 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state21;
                end if;
            when ap_ST_fsm_state21 => 
                ap_NS_fsm <= ap_ST_fsm_state20;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXXXXXXXXXX";
        end case;
    end process;
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state10 <= ap_CS_fsm(9);
    ap_CS_fsm_state11 <= ap_CS_fsm(10);
    ap_CS_fsm_state12 <= ap_CS_fsm(11);
    ap_CS_fsm_state13 <= ap_CS_fsm(12);
    ap_CS_fsm_state14 <= ap_CS_fsm(13);
    ap_CS_fsm_state15 <= ap_CS_fsm(14);
    ap_CS_fsm_state16 <= ap_CS_fsm(15);
    ap_CS_fsm_state17 <= ap_CS_fsm(16);
    ap_CS_fsm_state18 <= ap_CS_fsm(17);
    ap_CS_fsm_state19 <= ap_CS_fsm(18);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state20 <= ap_CS_fsm(19);
    ap_CS_fsm_state21 <= ap_CS_fsm(20);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
    ap_CS_fsm_state7 <= ap_CS_fsm(6);
    ap_CS_fsm_state8 <= ap_CS_fsm(7);
    ap_CS_fsm_state9 <= ap_CS_fsm(8);

    ap_done_assign_proc : process(ap_start, ap_CS_fsm_state1, ap_CS_fsm_state20, icmp_ln200_1_fu_339_p2)
    begin
        if ((((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1)) or ((ap_const_logic_1 = ap_CS_fsm_state20) and (icmp_ln200_1_fu_339_p2 = ap_const_lv1_1)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state20, icmp_ln200_1_fu_339_p2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state20) and (icmp_ln200_1_fu_339_p2 = ap_const_lv1_1))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    expandedKey_address0 <= grp_createRoundKey_fu_216_expandedKey_address0;

    expandedKey_ce0_assign_proc : process(grp_createRoundKey_fu_216_expandedKey_ce0, ap_CS_fsm_state2, ap_CS_fsm_state6, ap_CS_fsm_state15)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            expandedKey_ce0 <= grp_createRoundKey_fu_216_expandedKey_ce0;
        else 
            expandedKey_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    grp_createRoundKey_fu_216_ap_start <= grp_createRoundKey_fu_216_ap_start_reg;

    grp_createRoundKey_fu_216_ptr_assign_proc : process(zext_ln26_reg_378, ap_CS_fsm_state2, ap_CS_fsm_state6, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            grp_createRoundKey_fu_216_ptr <= ap_const_lv10_A0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_createRoundKey_fu_216_ptr <= zext_ln26_reg_378;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_createRoundKey_fu_216_ptr <= ap_const_lv10_0;
        else 
            grp_createRoundKey_fu_216_ptr <= "XXXXXXXXXX";
        end if; 
    end process;

    grp_fu_227_p2 <= (state_q0 xor roundKey_q0);
    grp_mixColumns_fu_204_ap_start <= grp_mixColumns_fu_204_ap_start_reg;
    grp_shiftRows_fu_210_ap_start <= grp_shiftRows_fu_210_ap_start_reg;
    i_10_fu_299_p2 <= std_logic_vector(unsigned(i_0_i2_i_reg_171) + unsigned(ap_const_lv5_1));
    i_6_fu_240_p2 <= std_logic_vector(unsigned(i_0_i_reg_137) + unsigned(ap_const_lv5_1));
    i_7_fu_323_p2 <= std_logic_vector(unsigned(i_0_i2_reg_182) + unsigned(ap_const_lv5_1));
    i_8_fu_277_p2 <= std_logic_vector(unsigned(i_0_i_i_reg_160) + unsigned(ap_const_lv5_1));
    i_9_fu_345_p2 <= std_logic_vector(unsigned(i_0_i6_reg_193) + unsigned(ap_const_lv5_1));
    i_fu_311_p2 <= std_logic_vector(unsigned(i_0_reg_148) + unsigned(ap_const_lv4_1));
    icmp_ln170_1_fu_271_p2 <= "1" when (i_0_i_i_reg_160 = ap_const_lv5_10) else "0";
    icmp_ln170_fu_317_p2 <= "1" when (i_0_i2_reg_182 = ap_const_lv5_10) else "0";
    icmp_ln200_1_fu_339_p2 <= "1" when (i_0_i6_reg_193 = ap_const_lv5_10) else "0";
    icmp_ln200_2_fu_293_p2 <= "1" when (i_0_i2_i_reg_171 = ap_const_lv5_10) else "0";
    icmp_ln200_fu_234_p2 <= "1" when (i_0_i_reg_137 = ap_const_lv5_10) else "0";
    icmp_ln24_fu_252_p2 <= "1" when (i_0_reg_148 = ap_const_lv4_A) else "0";

    roundKey_address0_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state13, ap_CS_fsm_state20, grp_createRoundKey_fu_216_roundKey_address0, ap_CS_fsm_state2, ap_CS_fsm_state6, ap_CS_fsm_state15, zext_ln201_fu_246_p1, zext_ln201_2_fu_305_p1, zext_ln201_1_fu_351_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            roundKey_address0 <= zext_ln201_1_fu_351_p1(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            roundKey_address0 <= zext_ln201_2_fu_305_p1(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            roundKey_address0 <= zext_ln201_fu_246_p1(4 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            roundKey_address0 <= grp_createRoundKey_fu_216_roundKey_address0;
        else 
            roundKey_address0 <= "XXXX";
        end if; 
    end process;


    roundKey_ce0_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state13, ap_CS_fsm_state20, grp_createRoundKey_fu_216_roundKey_ce0, ap_CS_fsm_state2, ap_CS_fsm_state6, ap_CS_fsm_state15)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state20) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            roundKey_ce0 <= ap_const_logic_1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            roundKey_ce0 <= grp_createRoundKey_fu_216_roundKey_ce0;
        else 
            roundKey_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    roundKey_we0_assign_proc : process(grp_createRoundKey_fu_216_roundKey_we0, ap_CS_fsm_state2, ap_CS_fsm_state6, ap_CS_fsm_state15)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            roundKey_we0 <= grp_createRoundKey_fu_216_roundKey_we0;
        else 
            roundKey_we0 <= ap_const_logic_0;
        end if; 
    end process;


    sbox_address0_assign_proc : process(ap_CS_fsm_state8, ap_CS_fsm_state17, zext_ln43_1_fu_288_p1, zext_ln43_fu_334_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            sbox_address0 <= zext_ln43_fu_334_p1(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            sbox_address0 <= zext_ln43_1_fu_288_p1(8 - 1 downto 0);
        else 
            sbox_address0 <= "XXXXXXXX";
        end if; 
    end process;


    sbox_ce0_assign_proc : process(ap_CS_fsm_state8, ap_CS_fsm_state17)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state8))) then 
            sbox_ce0 <= ap_const_logic_1;
        else 
            sbox_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    shl_ln_fu_258_p3 <= (i_0_reg_148 & ap_const_lv4_0);

    state_address0_assign_proc : process(ap_CS_fsm_state3, state_addr_reg_365, ap_CS_fsm_state7, state_addr_6_reg_391, icmp_ln170_1_fu_271_p2, ap_CS_fsm_state13, state_addr_8_reg_409, ap_CS_fsm_state16, state_addr_5_reg_432, icmp_ln170_fu_317_p2, ap_CS_fsm_state20, state_addr_7_reg_450, grp_mixColumns_fu_204_state_address0, grp_shiftRows_fu_210_state_address0, ap_CS_fsm_state4, ap_CS_fsm_state9, ap_CS_fsm_state12, ap_CS_fsm_state14, ap_CS_fsm_state18, ap_CS_fsm_state19, ap_CS_fsm_state21, ap_CS_fsm_state10, zext_ln201_fu_246_p1, zext_ln171_1_fu_283_p1, zext_ln201_2_fu_305_p1, zext_ln171_fu_329_p1, zext_ln201_1_fu_351_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            state_address0 <= state_addr_7_reg_450;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            state_address0 <= zext_ln201_1_fu_351_p1(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            state_address0 <= state_addr_5_reg_432;
        elsif (((icmp_ln170_fu_317_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state16))) then 
            state_address0 <= zext_ln171_fu_329_p1(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            state_address0 <= state_addr_8_reg_409;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            state_address0 <= zext_ln201_2_fu_305_p1(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            state_address0 <= state_addr_6_reg_391;
        elsif (((icmp_ln170_1_fu_271_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7))) then 
            state_address0 <= zext_ln171_1_fu_283_p1(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            state_address0 <= state_addr_reg_365;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            state_address0 <= zext_ln201_fu_246_p1(4 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state19))) then 
            state_address0 <= grp_shiftRows_fu_210_state_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            state_address0 <= grp_mixColumns_fu_204_state_address0;
        else 
            state_address0 <= "XXXX";
        end if; 
    end process;


    state_ce0_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state7, icmp_ln170_1_fu_271_p2, ap_CS_fsm_state13, ap_CS_fsm_state16, icmp_ln170_fu_317_p2, ap_CS_fsm_state20, grp_mixColumns_fu_204_state_ce0, grp_shiftRows_fu_210_state_ce0, ap_CS_fsm_state4, ap_CS_fsm_state9, ap_CS_fsm_state12, ap_CS_fsm_state14, ap_CS_fsm_state18, ap_CS_fsm_state19, ap_CS_fsm_state21, ap_CS_fsm_state10)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state20) or (ap_const_logic_1 = ap_CS_fsm_state13) or ((icmp_ln170_1_fu_271_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7)) or ((icmp_ln170_fu_317_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state16)))) then 
            state_ce0 <= ap_const_logic_1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state19))) then 
            state_ce0 <= grp_shiftRows_fu_210_state_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            state_ce0 <= grp_mixColumns_fu_204_state_ce0;
        else 
            state_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    state_d0_assign_proc : process(sbox_q0, grp_mixColumns_fu_204_state_d0, grp_shiftRows_fu_210_state_d0, ap_CS_fsm_state4, ap_CS_fsm_state9, ap_CS_fsm_state12, ap_CS_fsm_state14, ap_CS_fsm_state18, ap_CS_fsm_state19, ap_CS_fsm_state21, ap_CS_fsm_state10, grp_fu_227_p2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state9))) then 
            state_d0 <= sbox_q0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            state_d0 <= grp_fu_227_p2;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state19))) then 
            state_d0 <= grp_shiftRows_fu_210_state_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            state_d0 <= grp_mixColumns_fu_204_state_d0;
        else 
            state_d0 <= "XXXXXXXX";
        end if; 
    end process;


    state_we0_assign_proc : process(grp_mixColumns_fu_204_state_we0, grp_shiftRows_fu_210_state_we0, ap_CS_fsm_state4, ap_CS_fsm_state9, ap_CS_fsm_state12, ap_CS_fsm_state14, ap_CS_fsm_state18, ap_CS_fsm_state19, ap_CS_fsm_state21, ap_CS_fsm_state10)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            state_we0 <= ap_const_logic_1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state19))) then 
            state_we0 <= grp_shiftRows_fu_210_state_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            state_we0 <= grp_mixColumns_fu_204_state_we0;
        else 
            state_we0 <= ap_const_logic_0;
        end if; 
    end process;

    zext_ln171_1_fu_283_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(i_0_i_i_reg_160),64));
    zext_ln171_fu_329_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(i_0_i2_reg_182),64));
    zext_ln201_1_fu_351_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(i_0_i6_reg_193),64));
    zext_ln201_2_fu_305_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(i_0_i2_i_reg_171),64));
    zext_ln201_fu_246_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(i_0_i_reg_137),64));
    zext_ln26_fu_266_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln_fu_258_p3),10));
    zext_ln43_1_fu_288_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(state_q0),64));
    zext_ln43_fu_334_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(state_q0),64));
end behav;
