

================================================================
== Vitis HLS Report for 'dataflow_parent_loop_proc15'
================================================================
* Date:           Sat Jan 29 01:57:39 2022

* Version:        2020.1 (Build 2902540 on Wed May 27 20:16:15 MDT 2020)
* Project:        Systolic_Array_PCNN_based
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 5.508 ns |   2.70 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      924|      924| 9.240 us | 9.240 us |  924|  924|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +------------------------------------------+-------------------------------+---------+---------+----------+----------+-----+-----+----------+
        |                                          |                               |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
        |                 Instance                 |             Module            |   min   |   max   |    min   |    max   | min | max |   Type   |
        +------------------------------------------+-------------------------------+---------+---------+----------+----------+-----+-----+----------+
        |grp_dataflow_in_loop_LOOP_S_OUTER_fu_176  |dataflow_in_loop_LOOP_S_OUTER  |      386|      386| 3.860 us | 3.860 us |  268|  268| dataflow |
        +------------------------------------------+-------------------------------+---------+---------+----------+----------+-----+-----+----------+

        * Loop: 
        +----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- LOOP_S_OUTER  |      923|      923|       388|          -|          -|     3|    no    |
        +----------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 2, States = { 2 3 }

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.60>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%wo_read = read i11 @_ssdm_op_Read.ap_auto.i11, i11 %wo"   --->   Operation 4 'read' 'wo_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%ho_read = read i11 @_ssdm_op_Read.ap_auto.i11, i11 %ho"   --->   Operation 5 'read' 'ho_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%ro_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %ro"   --->   Operation 6 'read' 'ro_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%co_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %co"   --->   Operation 7 'read' 'co_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%ko_1_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %ko_1"   --->   Operation 8 'read' 'ko_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%param_read = read i1184 @_ssdm_op_Read.ap_auto.i1184, i1184 %param"   --->   Operation 9 'read' 'param_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%param_L1_TILENUM_S_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %param_L1_TILENUM_S"   --->   Operation 10 'read' 'param_L1_TILENUM_S_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.60ns)   --->   "%br_ln0 = br void"   --->   Operation 11 'br' 'br_ln0' <Predicate = true> <Delay = 0.60>

State 2 <SV = 1> <Delay = 1.06>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%so = phi i32, void %entry, i32 %so_1, void %.split97.i"   --->   Operation 12 'phi' 'so' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.85ns)   --->   "%icmp_ln365 = icmp_eq  i32 %so, i32 %param_L1_TILENUM_S_read" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:365]   --->   Operation 13 'icmp' 'icmp_ln365' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%specdataflowpipeline_ln365 = specdataflowpipeline void @_ssdm_op_SpecDataflowPipeline, i32, i32, void @dataflow_parent_loop_str, i32 %so, i32 %param_L1_TILENUM_S" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:365]   --->   Operation 14 'specdataflowpipeline' 'specdataflowpipeline_ln365' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.88ns)   --->   "%so_1 = add i32 %so, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:365]   --->   Operation 15 'add' 'so_1' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln365 = br i1 %icmp_ln365, void %.split97.i, void %dataflow_parent_loop_proc15.exit" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:365]   --->   Operation 16 'br' 'br_ln365' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [2/2] (0.00ns)   --->   "%call_ln394 = call void @dataflow_in_loop_LOOP_S_OUTER, i1184 %param_read, i12 %ko_1_read, i32 %co_read, i32 %ro_read, i32 %so, i11 %ho_read, i11 %wo_read, i8 %data_l2_0, i8 %data_l2_1, i8 %data_l2_2, i8 %data_l2_3, i32 %output_l2_0, i32 %output_l2_1, i32 %output_l2_2, i32 %output_l2_3, i8 %weight_l2_0, i8 %weight_l2_1, i8 %weight_l2_2, i8 %weight_l2_3, i32 %output_l2_reduction_0, i32 %output_l2_reduction_1, i32 %output_l2_reduction_2, i32 %output_l2_reduction_3, i32 %output_l2_reduction_4, i32 %output_l2_4, i32 %output_l2_reduction_5, i32 %output_l2_5, i32 %output_l2_reduction_6, i32 %output_l2_6, i32 %output_l2_reduction_7, i32 %output_l2_7, i32 %output_l2_reduction_8, i32 %output_l2_8, i32 %output_l2_reduction_9, i32 %output_l2_9, i32 %output_l2_reduction_10, i32 %output_l2_10, i32 %output_l2_reduction_11, i32 %output_l2_11, i32 %output_l2_reduction_12, i32 %output_l2_12, i32 %output_l2_reduction_13, i32 %output_l2_13, i32 %output_l2_reduction_14, i32 %output_l2_14, i32 %output_l2_reduction_15, i32 %output_l2_15" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 17 'call' 'call_ln394' <Predicate = (!icmp_ln365)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 18 'ret' 'ret_ln0' <Predicate = (icmp_ln365)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 19 [1/1] (0.00ns)   --->   "%speclooptripcount_ln365 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64, i64, i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:365]   --->   Operation 19 'speclooptripcount' 'speclooptripcount_ln365' <Predicate = (!icmp_ln365)> <Delay = 0.00>
ST_3 : Operation 20 [1/1] (0.00ns)   --->   "%specloopname_ln365 = specloopname void @_ssdm_op_SpecLoopName, void @empty_14" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:365]   --->   Operation 20 'specloopname' 'specloopname_ln365' <Predicate = (!icmp_ln365)> <Delay = 0.00>
ST_3 : Operation 21 [1/2] (0.00ns)   --->   "%call_ln394 = call void @dataflow_in_loop_LOOP_S_OUTER, i1184 %param_read, i12 %ko_1_read, i32 %co_read, i32 %ro_read, i32 %so, i11 %ho_read, i11 %wo_read, i8 %data_l2_0, i8 %data_l2_1, i8 %data_l2_2, i8 %data_l2_3, i32 %output_l2_0, i32 %output_l2_1, i32 %output_l2_2, i32 %output_l2_3, i8 %weight_l2_0, i8 %weight_l2_1, i8 %weight_l2_2, i8 %weight_l2_3, i32 %output_l2_reduction_0, i32 %output_l2_reduction_1, i32 %output_l2_reduction_2, i32 %output_l2_reduction_3, i32 %output_l2_reduction_4, i32 %output_l2_4, i32 %output_l2_reduction_5, i32 %output_l2_5, i32 %output_l2_reduction_6, i32 %output_l2_6, i32 %output_l2_reduction_7, i32 %output_l2_7, i32 %output_l2_reduction_8, i32 %output_l2_8, i32 %output_l2_reduction_9, i32 %output_l2_9, i32 %output_l2_reduction_10, i32 %output_l2_10, i32 %output_l2_reduction_11, i32 %output_l2_11, i32 %output_l2_reduction_12, i32 %output_l2_12, i32 %output_l2_reduction_13, i32 %output_l2_13, i32 %output_l2_reduction_14, i32 %output_l2_14, i32 %output_l2_reduction_15, i32 %output_l2_15" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 21 'call' 'call_ln394' <Predicate = (!icmp_ln365)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln365 = br void" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:365]   --->   Operation 22 'br' 'br_ln365' <Predicate = (!icmp_ln365)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ param_L1_TILENUM_S]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ param]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ ko_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ co]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ ro]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ ho]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ wo]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_l2_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ data_l2_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ data_l2_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ data_l2_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ output_l2_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ output_l2_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ output_l2_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ output_l2_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ weight_l2_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ weight_l2_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ weight_l2_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ weight_l2_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ output_l2_reduction_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ output_l2_reduction_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ output_l2_reduction_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ output_l2_reduction_3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ output_l2_reduction_4]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ output_l2_4]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ output_l2_reduction_5]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ output_l2_5]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ output_l2_reduction_6]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ output_l2_6]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ output_l2_reduction_7]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ output_l2_7]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ output_l2_reduction_8]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ output_l2_8]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ output_l2_reduction_9]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ output_l2_9]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ output_l2_reduction_10]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ output_l2_10]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ output_l2_reduction_11]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ output_l2_11]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ output_l2_reduction_12]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ output_l2_12]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ output_l2_reduction_13]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ output_l2_13]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ output_l2_reduction_14]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ output_l2_14]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ output_l2_reduction_15]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ output_l2_15]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
wo_read                    (read                ) [ 0011]
ho_read                    (read                ) [ 0011]
ro_read                    (read                ) [ 0011]
co_read                    (read                ) [ 0011]
ko_1_read                  (read                ) [ 0011]
param_read                 (read                ) [ 0011]
param_L1_TILENUM_S_read    (read                ) [ 0011]
br_ln0                     (br                  ) [ 0111]
so                         (phi                 ) [ 0011]
icmp_ln365                 (icmp                ) [ 0011]
specdataflowpipeline_ln365 (specdataflowpipeline) [ 0000]
so_1                       (add                 ) [ 0111]
br_ln365                   (br                  ) [ 0000]
ret_ln0                    (ret                 ) [ 0000]
speclooptripcount_ln365    (speclooptripcount   ) [ 0000]
specloopname_ln365         (specloopname        ) [ 0000]
call_ln394                 (call                ) [ 0000]
br_ln365                   (br                  ) [ 0111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="param_L1_TILENUM_S">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="param_L1_TILENUM_S"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="param">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="param"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="ko_1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ko_1"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="co">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="co"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="ro">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ro"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="ho">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ho"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="wo">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="wo"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="data_l2_0">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_l2_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="data_l2_1">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_l2_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="data_l2_2">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_l2_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="data_l2_3">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_l2_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="output_l2_0">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_l2_0"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="output_l2_1">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_l2_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="output_l2_2">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_l2_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="output_l2_3">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_l2_3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="weight_l2_0">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_l2_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="weight_l2_1">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_l2_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="weight_l2_2">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_l2_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="weight_l2_3">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_l2_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="output_l2_reduction_0">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_l2_reduction_0"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="output_l2_reduction_1">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_l2_reduction_1"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="output_l2_reduction_2">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_l2_reduction_2"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="output_l2_reduction_3">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_l2_reduction_3"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="output_l2_reduction_4">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_l2_reduction_4"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="output_l2_4">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_l2_4"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="output_l2_reduction_5">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_l2_reduction_5"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="output_l2_5">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_l2_5"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="output_l2_reduction_6">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_l2_reduction_6"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="output_l2_6">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_l2_6"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="output_l2_reduction_7">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_l2_reduction_7"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="output_l2_7">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_l2_7"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="62" class="1000" name="output_l2_reduction_8">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_l2_reduction_8"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="64" class="1000" name="output_l2_8">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_l2_8"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="66" class="1000" name="output_l2_reduction_9">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_l2_reduction_9"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="68" class="1000" name="output_l2_9">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_l2_9"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="70" class="1000" name="output_l2_reduction_10">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_l2_reduction_10"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="72" class="1000" name="output_l2_10">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_l2_10"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="74" class="1000" name="output_l2_reduction_11">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_l2_reduction_11"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="76" class="1000" name="output_l2_11">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_l2_11"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="78" class="1000" name="output_l2_reduction_12">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_l2_reduction_12"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="80" class="1000" name="output_l2_12">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_l2_12"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="82" class="1000" name="output_l2_reduction_13">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_l2_reduction_13"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="84" class="1000" name="output_l2_13">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_l2_13"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="86" class="1000" name="output_l2_reduction_14">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_l2_reduction_14"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="88" class="1000" name="output_l2_14">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_l2_14"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="90" class="1000" name="output_l2_reduction_15">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_l2_reduction_15"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="92" class="1000" name="output_l2_15">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_l2_15"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i11"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i12"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1184"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecDataflowPipeline"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="dataflow_parent_loop_str"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dataflow_in_loop_LOOP_S_OUTER"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="122" class="1004" name="wo_read_read_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="11" slack="0"/>
<pin id="124" dir="0" index="1" bw="11" slack="0"/>
<pin id="125" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="wo_read/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="ho_read_read_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="11" slack="0"/>
<pin id="130" dir="0" index="1" bw="11" slack="0"/>
<pin id="131" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ho_read/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="ro_read_read_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="32" slack="0"/>
<pin id="136" dir="0" index="1" bw="32" slack="0"/>
<pin id="137" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ro_read/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="co_read_read_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="32" slack="0"/>
<pin id="142" dir="0" index="1" bw="32" slack="0"/>
<pin id="143" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="co_read/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="ko_1_read_read_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="12" slack="0"/>
<pin id="148" dir="0" index="1" bw="12" slack="0"/>
<pin id="149" dir="1" index="2" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ko_1_read/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="param_read_read_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="1184" slack="0"/>
<pin id="154" dir="0" index="1" bw="1184" slack="0"/>
<pin id="155" dir="1" index="2" bw="1184" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="param_read/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="param_L1_TILENUM_S_read_read_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="32" slack="0"/>
<pin id="160" dir="0" index="1" bw="32" slack="0"/>
<pin id="161" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="param_L1_TILENUM_S_read/1 "/>
</bind>
</comp>

<comp id="164" class="1005" name="so_reg_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="32" slack="1"/>
<pin id="166" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="so (phireg) "/>
</bind>
</comp>

<comp id="168" class="1004" name="so_phi_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="1" slack="1"/>
<pin id="170" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="171" dir="0" index="2" bw="32" slack="0"/>
<pin id="172" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="173" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="so/2 "/>
</bind>
</comp>

<comp id="176" class="1004" name="grp_dataflow_in_loop_LOOP_S_OUTER_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="0" slack="0"/>
<pin id="178" dir="0" index="1" bw="1184" slack="1"/>
<pin id="179" dir="0" index="2" bw="12" slack="1"/>
<pin id="180" dir="0" index="3" bw="32" slack="1"/>
<pin id="181" dir="0" index="4" bw="32" slack="1"/>
<pin id="182" dir="0" index="5" bw="32" slack="0"/>
<pin id="183" dir="0" index="6" bw="11" slack="1"/>
<pin id="184" dir="0" index="7" bw="11" slack="1"/>
<pin id="185" dir="0" index="8" bw="8" slack="0"/>
<pin id="186" dir="0" index="9" bw="8" slack="0"/>
<pin id="187" dir="0" index="10" bw="8" slack="0"/>
<pin id="188" dir="0" index="11" bw="8" slack="0"/>
<pin id="189" dir="0" index="12" bw="32" slack="0"/>
<pin id="190" dir="0" index="13" bw="32" slack="0"/>
<pin id="191" dir="0" index="14" bw="32" slack="0"/>
<pin id="192" dir="0" index="15" bw="32" slack="0"/>
<pin id="193" dir="0" index="16" bw="8" slack="0"/>
<pin id="194" dir="0" index="17" bw="8" slack="0"/>
<pin id="195" dir="0" index="18" bw="8" slack="0"/>
<pin id="196" dir="0" index="19" bw="8" slack="0"/>
<pin id="197" dir="0" index="20" bw="32" slack="0"/>
<pin id="198" dir="0" index="21" bw="32" slack="0"/>
<pin id="199" dir="0" index="22" bw="32" slack="0"/>
<pin id="200" dir="0" index="23" bw="32" slack="0"/>
<pin id="201" dir="0" index="24" bw="32" slack="0"/>
<pin id="202" dir="0" index="25" bw="32" slack="0"/>
<pin id="203" dir="0" index="26" bw="32" slack="0"/>
<pin id="204" dir="0" index="27" bw="32" slack="0"/>
<pin id="205" dir="0" index="28" bw="32" slack="0"/>
<pin id="206" dir="0" index="29" bw="32" slack="0"/>
<pin id="207" dir="0" index="30" bw="32" slack="0"/>
<pin id="208" dir="0" index="31" bw="32" slack="0"/>
<pin id="209" dir="0" index="32" bw="32" slack="0"/>
<pin id="210" dir="0" index="33" bw="32" slack="0"/>
<pin id="211" dir="0" index="34" bw="32" slack="0"/>
<pin id="212" dir="0" index="35" bw="32" slack="0"/>
<pin id="213" dir="0" index="36" bw="32" slack="0"/>
<pin id="214" dir="0" index="37" bw="32" slack="0"/>
<pin id="215" dir="0" index="38" bw="32" slack="0"/>
<pin id="216" dir="0" index="39" bw="32" slack="0"/>
<pin id="217" dir="0" index="40" bw="32" slack="0"/>
<pin id="218" dir="0" index="41" bw="32" slack="0"/>
<pin id="219" dir="0" index="42" bw="32" slack="0"/>
<pin id="220" dir="0" index="43" bw="32" slack="0"/>
<pin id="221" dir="0" index="44" bw="32" slack="0"/>
<pin id="222" dir="0" index="45" bw="32" slack="0"/>
<pin id="223" dir="0" index="46" bw="32" slack="0"/>
<pin id="224" dir="0" index="47" bw="32" slack="0"/>
<pin id="225" dir="1" index="48" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln394/2 "/>
</bind>
</comp>

<comp id="268" class="1004" name="icmp_ln365_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="32" slack="0"/>
<pin id="270" dir="0" index="1" bw="32" slack="1"/>
<pin id="271" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln365/2 "/>
</bind>
</comp>

<comp id="273" class="1004" name="so_1_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="32" slack="0"/>
<pin id="275" dir="0" index="1" bw="1" slack="0"/>
<pin id="276" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="so_1/2 "/>
</bind>
</comp>

<comp id="279" class="1005" name="wo_read_reg_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="11" slack="1"/>
<pin id="281" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="wo_read "/>
</bind>
</comp>

<comp id="284" class="1005" name="ho_read_reg_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="11" slack="1"/>
<pin id="286" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="ho_read "/>
</bind>
</comp>

<comp id="289" class="1005" name="ro_read_reg_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="32" slack="1"/>
<pin id="291" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="ro_read "/>
</bind>
</comp>

<comp id="294" class="1005" name="co_read_reg_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="32" slack="1"/>
<pin id="296" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="co_read "/>
</bind>
</comp>

<comp id="299" class="1005" name="ko_1_read_reg_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="12" slack="1"/>
<pin id="301" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="ko_1_read "/>
</bind>
</comp>

<comp id="304" class="1005" name="param_read_reg_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="1184" slack="1"/>
<pin id="306" dir="1" index="1" bw="1184" slack="1"/>
</pin_list>
<bind>
<opset="param_read "/>
</bind>
</comp>

<comp id="309" class="1005" name="param_L1_TILENUM_S_read_reg_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="32" slack="1"/>
<pin id="311" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="param_L1_TILENUM_S_read "/>
</bind>
</comp>

<comp id="314" class="1005" name="icmp_ln365_reg_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="1" slack="1"/>
<pin id="316" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln365 "/>
</bind>
</comp>

<comp id="318" class="1005" name="so_1_reg_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="32" slack="0"/>
<pin id="320" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="so_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="126"><net_src comp="94" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="127"><net_src comp="12" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="132"><net_src comp="94" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="133"><net_src comp="10" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="138"><net_src comp="96" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="139"><net_src comp="8" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="144"><net_src comp="96" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="145"><net_src comp="6" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="150"><net_src comp="98" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="151"><net_src comp="4" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="156"><net_src comp="100" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="157"><net_src comp="2" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="162"><net_src comp="96" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="163"><net_src comp="0" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="167"><net_src comp="102" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="174"><net_src comp="164" pin="1"/><net_sink comp="168" pin=0"/></net>

<net id="175"><net_src comp="168" pin="4"/><net_sink comp="164" pin=0"/></net>

<net id="226"><net_src comp="112" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="227"><net_src comp="168" pin="4"/><net_sink comp="176" pin=5"/></net>

<net id="228"><net_src comp="14" pin="0"/><net_sink comp="176" pin=8"/></net>

<net id="229"><net_src comp="16" pin="0"/><net_sink comp="176" pin=9"/></net>

<net id="230"><net_src comp="18" pin="0"/><net_sink comp="176" pin=10"/></net>

<net id="231"><net_src comp="20" pin="0"/><net_sink comp="176" pin=11"/></net>

<net id="232"><net_src comp="22" pin="0"/><net_sink comp="176" pin=12"/></net>

<net id="233"><net_src comp="24" pin="0"/><net_sink comp="176" pin=13"/></net>

<net id="234"><net_src comp="26" pin="0"/><net_sink comp="176" pin=14"/></net>

<net id="235"><net_src comp="28" pin="0"/><net_sink comp="176" pin=15"/></net>

<net id="236"><net_src comp="30" pin="0"/><net_sink comp="176" pin=16"/></net>

<net id="237"><net_src comp="32" pin="0"/><net_sink comp="176" pin=17"/></net>

<net id="238"><net_src comp="34" pin="0"/><net_sink comp="176" pin=18"/></net>

<net id="239"><net_src comp="36" pin="0"/><net_sink comp="176" pin=19"/></net>

<net id="240"><net_src comp="38" pin="0"/><net_sink comp="176" pin=20"/></net>

<net id="241"><net_src comp="40" pin="0"/><net_sink comp="176" pin=21"/></net>

<net id="242"><net_src comp="42" pin="0"/><net_sink comp="176" pin=22"/></net>

<net id="243"><net_src comp="44" pin="0"/><net_sink comp="176" pin=23"/></net>

<net id="244"><net_src comp="46" pin="0"/><net_sink comp="176" pin=24"/></net>

<net id="245"><net_src comp="48" pin="0"/><net_sink comp="176" pin=25"/></net>

<net id="246"><net_src comp="50" pin="0"/><net_sink comp="176" pin=26"/></net>

<net id="247"><net_src comp="52" pin="0"/><net_sink comp="176" pin=27"/></net>

<net id="248"><net_src comp="54" pin="0"/><net_sink comp="176" pin=28"/></net>

<net id="249"><net_src comp="56" pin="0"/><net_sink comp="176" pin=29"/></net>

<net id="250"><net_src comp="58" pin="0"/><net_sink comp="176" pin=30"/></net>

<net id="251"><net_src comp="60" pin="0"/><net_sink comp="176" pin=31"/></net>

<net id="252"><net_src comp="62" pin="0"/><net_sink comp="176" pin=32"/></net>

<net id="253"><net_src comp="64" pin="0"/><net_sink comp="176" pin=33"/></net>

<net id="254"><net_src comp="66" pin="0"/><net_sink comp="176" pin=34"/></net>

<net id="255"><net_src comp="68" pin="0"/><net_sink comp="176" pin=35"/></net>

<net id="256"><net_src comp="70" pin="0"/><net_sink comp="176" pin=36"/></net>

<net id="257"><net_src comp="72" pin="0"/><net_sink comp="176" pin=37"/></net>

<net id="258"><net_src comp="74" pin="0"/><net_sink comp="176" pin=38"/></net>

<net id="259"><net_src comp="76" pin="0"/><net_sink comp="176" pin=39"/></net>

<net id="260"><net_src comp="78" pin="0"/><net_sink comp="176" pin=40"/></net>

<net id="261"><net_src comp="80" pin="0"/><net_sink comp="176" pin=41"/></net>

<net id="262"><net_src comp="82" pin="0"/><net_sink comp="176" pin=42"/></net>

<net id="263"><net_src comp="84" pin="0"/><net_sink comp="176" pin=43"/></net>

<net id="264"><net_src comp="86" pin="0"/><net_sink comp="176" pin=44"/></net>

<net id="265"><net_src comp="88" pin="0"/><net_sink comp="176" pin=45"/></net>

<net id="266"><net_src comp="90" pin="0"/><net_sink comp="176" pin=46"/></net>

<net id="267"><net_src comp="92" pin="0"/><net_sink comp="176" pin=47"/></net>

<net id="272"><net_src comp="168" pin="4"/><net_sink comp="268" pin=0"/></net>

<net id="277"><net_src comp="168" pin="4"/><net_sink comp="273" pin=0"/></net>

<net id="278"><net_src comp="110" pin="0"/><net_sink comp="273" pin=1"/></net>

<net id="282"><net_src comp="122" pin="2"/><net_sink comp="279" pin=0"/></net>

<net id="283"><net_src comp="279" pin="1"/><net_sink comp="176" pin=7"/></net>

<net id="287"><net_src comp="128" pin="2"/><net_sink comp="284" pin=0"/></net>

<net id="288"><net_src comp="284" pin="1"/><net_sink comp="176" pin=6"/></net>

<net id="292"><net_src comp="134" pin="2"/><net_sink comp="289" pin=0"/></net>

<net id="293"><net_src comp="289" pin="1"/><net_sink comp="176" pin=4"/></net>

<net id="297"><net_src comp="140" pin="2"/><net_sink comp="294" pin=0"/></net>

<net id="298"><net_src comp="294" pin="1"/><net_sink comp="176" pin=3"/></net>

<net id="302"><net_src comp="146" pin="2"/><net_sink comp="299" pin=0"/></net>

<net id="303"><net_src comp="299" pin="1"/><net_sink comp="176" pin=2"/></net>

<net id="307"><net_src comp="152" pin="2"/><net_sink comp="304" pin=0"/></net>

<net id="308"><net_src comp="304" pin="1"/><net_sink comp="176" pin=1"/></net>

<net id="312"><net_src comp="158" pin="2"/><net_sink comp="309" pin=0"/></net>

<net id="313"><net_src comp="309" pin="1"/><net_sink comp="268" pin=1"/></net>

<net id="317"><net_src comp="268" pin="2"/><net_sink comp="314" pin=0"/></net>

<net id="321"><net_src comp="273" pin="2"/><net_sink comp="318" pin=0"/></net>

<net id="322"><net_src comp="318" pin="1"/><net_sink comp="168" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_l2_0 | {2 3 }
	Port: output_l2_1 | {2 3 }
	Port: output_l2_2 | {2 3 }
	Port: output_l2_3 | {2 3 }
	Port: output_l2_reduction_0 | {2 3 }
	Port: output_l2_reduction_1 | {2 3 }
	Port: output_l2_reduction_2 | {2 3 }
	Port: output_l2_reduction_3 | {2 3 }
	Port: output_l2_reduction_4 | {2 3 }
	Port: output_l2_4 | {2 3 }
	Port: output_l2_reduction_5 | {2 3 }
	Port: output_l2_5 | {2 3 }
	Port: output_l2_reduction_6 | {2 3 }
	Port: output_l2_6 | {2 3 }
	Port: output_l2_reduction_7 | {2 3 }
	Port: output_l2_7 | {2 3 }
	Port: output_l2_reduction_8 | {2 3 }
	Port: output_l2_8 | {2 3 }
	Port: output_l2_reduction_9 | {2 3 }
	Port: output_l2_9 | {2 3 }
	Port: output_l2_reduction_10 | {2 3 }
	Port: output_l2_10 | {2 3 }
	Port: output_l2_reduction_11 | {2 3 }
	Port: output_l2_11 | {2 3 }
	Port: output_l2_reduction_12 | {2 3 }
	Port: output_l2_12 | {2 3 }
	Port: output_l2_reduction_13 | {2 3 }
	Port: output_l2_13 | {2 3 }
	Port: output_l2_reduction_14 | {2 3 }
	Port: output_l2_14 | {2 3 }
	Port: output_l2_reduction_15 | {2 3 }
	Port: output_l2_15 | {2 3 }
 - Input state : 
	Port: dataflow_parent_loop_proc15 : param_L1_TILENUM_S | {1 }
	Port: dataflow_parent_loop_proc15 : param | {1 }
	Port: dataflow_parent_loop_proc15 : ko_1 | {1 }
	Port: dataflow_parent_loop_proc15 : co | {1 }
	Port: dataflow_parent_loop_proc15 : ro | {1 }
	Port: dataflow_parent_loop_proc15 : ho | {1 }
	Port: dataflow_parent_loop_proc15 : wo | {1 }
	Port: dataflow_parent_loop_proc15 : data_l2_0 | {2 3 }
	Port: dataflow_parent_loop_proc15 : data_l2_1 | {2 3 }
	Port: dataflow_parent_loop_proc15 : data_l2_2 | {2 3 }
	Port: dataflow_parent_loop_proc15 : data_l2_3 | {2 3 }
	Port: dataflow_parent_loop_proc15 : weight_l2_0 | {2 3 }
	Port: dataflow_parent_loop_proc15 : weight_l2_1 | {2 3 }
	Port: dataflow_parent_loop_proc15 : weight_l2_2 | {2 3 }
	Port: dataflow_parent_loop_proc15 : weight_l2_3 | {2 3 }
	Port: dataflow_parent_loop_proc15 : output_l2_reduction_0 | {2 3 }
	Port: dataflow_parent_loop_proc15 : output_l2_reduction_1 | {2 3 }
	Port: dataflow_parent_loop_proc15 : output_l2_reduction_2 | {2 3 }
	Port: dataflow_parent_loop_proc15 : output_l2_reduction_3 | {2 3 }
	Port: dataflow_parent_loop_proc15 : output_l2_reduction_4 | {2 3 }
	Port: dataflow_parent_loop_proc15 : output_l2_reduction_5 | {2 3 }
	Port: dataflow_parent_loop_proc15 : output_l2_reduction_6 | {2 3 }
	Port: dataflow_parent_loop_proc15 : output_l2_reduction_7 | {2 3 }
	Port: dataflow_parent_loop_proc15 : output_l2_reduction_8 | {2 3 }
	Port: dataflow_parent_loop_proc15 : output_l2_reduction_9 | {2 3 }
	Port: dataflow_parent_loop_proc15 : output_l2_reduction_10 | {2 3 }
	Port: dataflow_parent_loop_proc15 : output_l2_reduction_11 | {2 3 }
	Port: dataflow_parent_loop_proc15 : output_l2_reduction_12 | {2 3 }
	Port: dataflow_parent_loop_proc15 : output_l2_reduction_13 | {2 3 }
	Port: dataflow_parent_loop_proc15 : output_l2_reduction_14 | {2 3 }
	Port: dataflow_parent_loop_proc15 : output_l2_reduction_15 | {2 3 }
  - Chain level:
	State 1
	State 2
		icmp_ln365 : 1
		specdataflowpipeline_ln365 : 1
		so_1 : 1
		br_ln365 : 2
		call_ln394 : 1
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------------------|---------|---------|---------|---------|---------|
| Operation|              Functional Unit             |   BRAM  |   DSP   |  Delay  |    FF   |   LUT   |
|----------|------------------------------------------|---------|---------|---------|---------|---------|
|   call   | grp_dataflow_in_loop_LOOP_S_OUTER_fu_176 |    32   |    76   |  112.04 |  23809  |  48638  |
|----------|------------------------------------------|---------|---------|---------|---------|---------|
|    add   |                so_1_fu_273               |    0    |    0    |    0    |    0    |    39   |
|----------|------------------------------------------|---------|---------|---------|---------|---------|
|   icmp   |             icmp_ln365_fu_268            |    0    |    0    |    0    |    0    |    20   |
|----------|------------------------------------------|---------|---------|---------|---------|---------|
|          |            wo_read_read_fu_122           |    0    |    0    |    0    |    0    |    0    |
|          |            ho_read_read_fu_128           |    0    |    0    |    0    |    0    |    0    |
|          |            ro_read_read_fu_134           |    0    |    0    |    0    |    0    |    0    |
|   read   |            co_read_read_fu_140           |    0    |    0    |    0    |    0    |    0    |
|          |           ko_1_read_read_fu_146          |    0    |    0    |    0    |    0    |    0    |
|          |          param_read_read_fu_152          |    0    |    0    |    0    |    0    |    0    |
|          |    param_L1_TILENUM_S_read_read_fu_158   |    0    |    0    |    0    |    0    |    0    |
|----------|------------------------------------------|---------|---------|---------|---------|---------|
|   Total  |                                          |    32   |    76   |  112.04 |  23809  |  48697  |
|----------|------------------------------------------|---------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------------+--------+
|                               |   FF   |
+-------------------------------+--------+
|        co_read_reg_294        |   32   |
|        ho_read_reg_284        |   11   |
|       icmp_ln365_reg_314      |    1   |
|       ko_1_read_reg_299       |   12   |
|param_L1_TILENUM_S_read_reg_309|   32   |
|       param_read_reg_304      |  1184  |
|        ro_read_reg_289        |   32   |
|          so_1_reg_318         |   32   |
|           so_reg_164          |   32   |
|        wo_read_reg_279        |   11   |
+-------------------------------+--------+
|             Total             |  1379  |
+-------------------------------+--------+

* Multiplexer (MUX) list: 
|------------|------|------|------|--------||---------||---------|
|    Comp    |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------|------|------|------|--------||---------||---------|
| so_reg_164 |  p0  |   2  |  32  |   64   ||    9    |
|------------|------|------|------|--------||---------||---------|
|    Total   |      |      |      |   64   ||  0.603  ||    9    |
|------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |   32   |   76   |   112  |  23809 |  48697 |
|   Memory  |    -   |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    0   |    -   |    9   |
|  Register |    -   |    -   |    -   |  1379  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |   32   |   76   |   112  |  25188 |  48706 |
+-----------+--------+--------+--------+--------+--------+
