<profile>
    <ReportVersion>
        <Version>2022.1</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>virtexuplus</ProductFamily>
        <Part>xcu55c-fsvh2892-2L-e</Part>
        <TopModelName>krnl_helm</TopModelName>
        <TargetClockPeriod>4.44</TargetClockPeriod>
        <ClockUncertainty>1.20</ClockUncertainty>
        <FlowTarget>vitis</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>3.244</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>undef</Best-caseLatency>
            <Average-caseLatency>undef</Average-caseLatency>
            <Worst-caseLatency>undef</Worst-caseLatency>
            <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
            <Interval-min>undef</Interval-min>
            <Interval-max>undef</Interval-max>
        </SummaryOfOverallLatency>
        <SummaryOfLoopLatency>
            <VITIS_LOOP_112_1>
                <TripCount>undef</TripCount>
                <Latency>undef</Latency>
                <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                <DataflowPipelineThroughput>80377</DataflowPipelineThroughput>
                <InstanceList/>
            </VITIS_LOOP_112_1>
        </SummaryOfLoopLatency>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>28</BRAM_18K>
            <DSP>138</DSP>
            <FF>34716</FF>
            <LUT>26915</LUT>
            <URAM>18</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>4032</BRAM_18K>
            <DSP>9024</DSP>
            <FF>2607360</FF>
            <LUT>1303680</LUT>
            <URAM>960</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>s_axi_control_AWVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWADDR</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>6</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WDATA</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WSTRB</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARADDR</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>6</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RDATA</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RRESP</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BRESP</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>krnl_helm</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_chain</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst_n</name>
            <Object>krnl_helm</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_chain</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>event_done</name>
            <Object>krnl_helm</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_chain</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>interrupt</name>
            <Object>krnl_helm</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_chain</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>event_start</name>
            <Object>krnl_helm</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_chain</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>stall_start_ext</name>
            <Object>krnl_helm</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_chain</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>stall_done_ext</name>
            <Object>krnl_helm</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_chain</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>stall_start_str</name>
            <Object>krnl_helm</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_chain</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>stall_done_str</name>
            <Object>krnl_helm</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_chain</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>stall_start_int</name>
            <Object>krnl_helm</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_chain</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>stall_done_int</name>
            <Object>krnl_helm</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_chain</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWVALID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWREADY</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWADDR</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWLEN</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWSIZE</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWBURST</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWLOCK</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWCACHE</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWPROT</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWQOS</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWREGION</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWUSER</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_WVALID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_WREADY</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_WDATA</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_WSTRB</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_WLAST</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_WID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_WUSER</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARVALID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARREADY</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARADDR</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARLEN</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARSIZE</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARBURST</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARLOCK</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARCACHE</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARPROT</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARQOS</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARREGION</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARUSER</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_RVALID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_RREADY</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_RDATA</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_RLAST</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_RID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_RUSER</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_RRESP</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_BVALID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_BREADY</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_BRESP</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_BID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_BUSER</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWVALID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWREADY</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWADDR</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWLEN</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWSIZE</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWBURST</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWLOCK</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWCACHE</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWPROT</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWQOS</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWREGION</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWUSER</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_WVALID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_WREADY</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_WDATA</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_WSTRB</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_WLAST</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_WID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_WUSER</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARVALID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARREADY</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARADDR</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARLEN</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARSIZE</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARBURST</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARLOCK</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARCACHE</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARPROT</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARQOS</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARREGION</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARUSER</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_RVALID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_RREADY</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_RDATA</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_RLAST</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_RID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_RUSER</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_RRESP</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_BVALID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_BREADY</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_BRESP</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_BID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_BUSER</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="5">
            <ModuleName>krnl_helm</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>dataflow_in_loop_VITIS_LOOP_112_1_U0</InstName>
                    <ModuleName>dataflow_in_loop_VITIS_LOOP_112_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>104</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>read_data_1_U0</InstName>
                            <ModuleName>read_data_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>120</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_read_data_1_Pipeline_VITIS_LOOP_17_1_fu_117</InstName>
                                    <ModuleName>read_data_1_Pipeline_VITIS_LOOP_17_1</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>117</ID>
                                    <BindInstances>add_ln17_fu_90_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_read_data_1_Pipeline_VITIS_LOOP_24_2_fu_126</InstName>
                                    <ModuleName>read_data_1_Pipeline_VITIS_LOOP_24_2</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>126</ID>
                                    <BindInstances>add_ln24_fu_90_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_read_data_1_Pipeline_VITIS_LOOP_31_3_fu_135</InstName>
                                    <ModuleName>read_data_1_Pipeline_VITIS_LOOP_31_3</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>135</ID>
                                    <BindInstances>add_ln31_fu_90_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>mul_32s_13ns_32_1_1_U12 add_ln17_fu_161_p2 add8_fu_187_p2 add_ln24_fu_204_p2 add25_fu_219_p2 add_ln31_fu_236_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>compute_1_U0</InstName>
                            <ModuleName>compute_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>134</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_compute_1_Pipeline_VITIS_LOOP_74_1_fu_92</InstName>
                                    <ModuleName>compute_1_Pipeline_VITIS_LOOP_74_1</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>92</ID>
                                    <BindInstances>add_ln74_fu_73_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_compute_1_Pipeline_VITIS_LOOP_79_2_fu_100</InstName>
                                    <ModuleName>compute_1_Pipeline_VITIS_LOOP_79_2</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>100</ID>
                                    <BindInstances>add_ln79_fu_73_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_compute_1_Pipeline_VITIS_LOOP_84_3_fu_107</InstName>
                                    <ModuleName>compute_1_Pipeline_VITIS_LOOP_84_3</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>107</ID>
                                    <BindInstances>add_ln84_fu_73_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_compute_1_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3_fu_114</InstName>
                                    <ModuleName>compute_1_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>114</ID>
                                    <BindInstances>mul_4ns_5ns_7_1_1_U50 mul_4ns_8ns_11_1_1_U51 add_ln7_fu_528_p2 add_ln7_11_fu_549_p2 mac_muladd_4ns_7ns_7ns_11_4_1_U54 mul_4ns_5ns_7_1_1_U49 add_ln7_1_fu_696_p2 add_ln7_2_fu_706_p2 add_ln7_3_fu_716_p2 add_ln7_4_fu_726_p2 add_ln7_5_fu_736_p2 add_ln7_6_fu_746_p2 add_ln7_7_fu_756_p2 add_ln7_8_fu_766_p2 add_ln7_9_fu_776_p2 add_ln7_10_fu_786_p2 add_ln8_fu_810_p2 mul_4ns_5ns_7_1_1_U52 mul_4ns_8ns_11_1_1_U53 add_ln11_1_fu_860_p2 mac_muladd_4ns_7ns_7ns_11_4_1_U54 mac_muladd_4ns_4ns_11ns_11_4_1_U55 mac_muladd_4ns_4ns_11ns_11_4_1_U55 add_ln14_1_fu_878_p2 dmul_64ns_64ns_64_6_max_dsp_1_U39 dadd_64ns_64ns_64_5_full_dsp_1_U28 add_ln14_2_fu_888_p2 dmul_64ns_64ns_64_6_max_dsp_1_U40 dadd_64ns_64ns_64_5_full_dsp_1_U29 add_ln14_3_fu_898_p2 dmul_64ns_64ns_64_6_max_dsp_1_U41 dadd_64ns_64ns_64_5_full_dsp_1_U30 add_ln14_4_fu_908_p2 dmul_64ns_64ns_64_6_max_dsp_1_U42 dadd_64ns_64ns_64_5_full_dsp_1_U31 add_ln14_5_fu_918_p2 dmul_64ns_64ns_64_6_max_dsp_1_U43 dadd_64ns_64ns_64_5_full_dsp_1_U32 add_ln14_6_fu_928_p2 dmul_64ns_64ns_64_6_max_dsp_1_U44 dadd_64ns_64ns_64_5_full_dsp_1_U33 add_ln14_7_fu_938_p2 dmul_64ns_64ns_64_6_max_dsp_1_U45 dadd_64ns_64ns_64_5_full_dsp_1_U34 add_ln14_8_fu_948_p2 dmul_64ns_64ns_64_6_max_dsp_1_U46 dadd_64ns_64ns_64_5_full_dsp_1_U35 add_ln14_9_fu_958_p2 dmul_64ns_64ns_64_6_max_dsp_1_U47 dadd_64ns_64ns_64_5_full_dsp_1_U36 add_ln14_10_fu_968_p2 dmul_64ns_64ns_64_6_max_dsp_1_U48 dadd_64ns_64ns_64_5_full_dsp_1_U37 add_ln9_fu_626_p2 add_ln8_1_fu_632_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_compute_1_Pipeline_VITIS_LOOP_16_5_VITIS_LOOP_17_6_VITIS_LOOP_18_7_fu_121</InstName>
                                    <ModuleName>compute_1_Pipeline_VITIS_LOOP_16_5_VITIS_LOOP_17_6_VITIS_LOOP_18_7</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>121</ID>
                                    <BindInstances>mul_4ns_5ns_7_1_1_U70 mul_4ns_8ns_11_1_1_U67 add_ln16_fu_569_p2 add_ln16_11_fu_516_p2 mac_muladd_4ns_7ns_7ns_11_4_1_U73 mul_4ns_5ns_7_1_1_U69 add_ln16_1_fu_574_p2 add_ln16_2_fu_593_p2 add_ln16_3_fu_648_p2 add_ln16_4_fu_668_p2 add_ln16_5_fu_688_p2 add_ln16_6_fu_708_p2 add_ln16_7_fu_728_p2 add_ln16_8_fu_748_p2 add_ln16_9_fu_758_p2 add_ln16_10_fu_763_p2 add_ln17_fu_478_p2 mul_4ns_5ns_7_1_1_U71 mul_4ns_8ns_11_1_1_U68 add_ln20_1_fu_628_p2 mac_muladd_4ns_7ns_7ns_11_4_1_U73 mac_muladd_4ns_4ns_11ns_11_4_1_U72 mac_muladd_4ns_4ns_11ns_11_4_1_U72 add_ln23_1_fu_638_p2 add_ln23_2_fu_658_p2 add_ln23_3_fu_678_p2 add_ln23_4_fu_698_p2 add_ln23_5_fu_718_p2 add_ln23_6_fu_738_p2 add_ln23_7_fu_768_p2 add_ln23_8_fu_799_p2 add_ln23_9_fu_813_p2 add_ln23_10_fu_823_p2 add_ln18_fu_455_p2 add_ln17_1_fu_778_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_compute_1_Pipeline_VITIS_LOOP_25_9_VITIS_LOOP_26_10_VITIS_LOOP_27_11_fu_128</InstName>
                                    <ModuleName>compute_1_Pipeline_VITIS_LOOP_25_9_VITIS_LOOP_26_10_VITIS_LOOP_27_11</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>128</ID>
                                    <BindInstances>mul_4ns_5ns_7_1_1_U82 mul_4ns_8ns_11_1_1_U79 add_ln25_fu_569_p2 add_ln25_11_fu_516_p2 mac_muladd_4ns_7ns_7ns_11_4_1_U85 mul_4ns_5ns_7_1_1_U81 add_ln25_1_fu_574_p2 add_ln25_2_fu_593_p2 add_ln25_3_fu_648_p2 add_ln25_4_fu_668_p2 add_ln25_5_fu_688_p2 add_ln25_6_fu_708_p2 add_ln25_7_fu_728_p2 add_ln25_8_fu_748_p2 add_ln25_9_fu_758_p2 add_ln25_10_fu_763_p2 add_ln26_fu_478_p2 mul_4ns_5ns_7_1_1_U83 mul_4ns_8ns_11_1_1_U80 add_ln29_1_fu_628_p2 mac_muladd_4ns_7ns_7ns_11_4_1_U85 mac_muladd_4ns_4ns_11ns_11_4_1_U84 mac_muladd_4ns_4ns_11ns_11_4_1_U84 add_ln32_1_fu_638_p2 add_ln32_2_fu_658_p2 add_ln32_3_fu_678_p2 add_ln32_4_fu_698_p2 add_ln32_5_fu_718_p2 add_ln32_6_fu_738_p2 add_ln32_7_fu_768_p2 add_ln32_8_fu_799_p2 add_ln32_9_fu_813_p2 add_ln32_10_fu_823_p2 add_ln27_fu_455_p2 add_ln26_1_fu_778_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_compute_1_Pipeline_VITIS_LOOP_34_13_VITIS_LOOP_35_14_VITIS_LOOP_36_15_fu_135</InstName>
                                    <ModuleName>compute_1_Pipeline_VITIS_LOOP_34_13_VITIS_LOOP_35_14_VITIS_LOOP_36_15</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>135</ID>
                                    <BindInstances>mul_4ns_5ns_7_1_1_U90 add_ln34_fu_161_p2 add_ln34_1_fu_182_p2 mac_muladd_4ns_7ns_7ns_11_4_1_U92 add_ln35_fu_299_p2 mul_4ns_5ns_7_1_1_U91 add_ln38_1_fu_332_p2 mac_muladd_4ns_7ns_7ns_11_4_1_U92 add_ln36_fu_232_p2 add_ln35_1_fu_238_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_compute_1_Pipeline_VITIS_LOOP_39_16_VITIS_LOOP_40_17_VITIS_LOOP_41_18_fu_142</InstName>
                                    <ModuleName>compute_1_Pipeline_VITIS_LOOP_39_16_VITIS_LOOP_40_17_VITIS_LOOP_41_18</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>142</ID>
                                    <BindInstances>mul_4ns_5ns_7_1_1_U100 mul_4ns_8ns_11_1_1_U98 add_ln39_fu_566_p2 add_ln39_11_fu_422_p2 mac_muladd_4ns_7ns_7ns_11_4_1_U103 add_ln39_1_fu_505_p2 add_ln39_2_fu_574_p2 add_ln39_3_fu_590_p2 add_ln39_4_fu_639_p2 add_ln39_5_fu_662_p2 add_ln39_6_fu_683_p2 add_ln39_7_fu_703_p2 add_ln39_8_fu_723_p2 add_ln39_9_fu_743_p2 add_ln39_10_fu_767_p2 add_ln40_fu_522_p2 mul_4ns_5ns_7_1_1_U101 mul_4ns_8ns_11_1_1_U99 add_ln43_1_fu_625_p2 mac_muladd_4ns_7ns_7ns_11_4_1_U103 mac_muladd_4ns_4ns_11ns_11_4_1_U102 mac_muladd_4ns_4ns_11ns_11_4_1_U102 add_ln46_1_fu_649_p2 add_ln46_2_fu_673_p2 add_ln46_3_fu_693_p2 add_ln46_4_fu_713_p2 add_ln46_5_fu_733_p2 add_ln46_6_fu_757_p2 add_ln46_7_fu_781_p2 add_ln46_8_fu_808_p2 add_ln46_9_fu_818_p2 add_ln46_10_fu_828_p2 add_ln41_fu_477_p2 add_ln40_1_fu_791_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_compute_1_Pipeline_VITIS_LOOP_48_20_VITIS_LOOP_49_21_VITIS_LOOP_50_22_fu_149</InstName>
                                    <ModuleName>compute_1_Pipeline_VITIS_LOOP_48_20_VITIS_LOOP_49_21_VITIS_LOOP_50_22</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>149</ID>
                                    <BindInstances>mul_4ns_5ns_7_1_1_U111 mul_4ns_8ns_11_1_1_U109 add_ln48_fu_566_p2 add_ln48_11_fu_422_p2 mac_muladd_4ns_7ns_7ns_11_4_1_U114 add_ln48_1_fu_505_p2 add_ln48_2_fu_574_p2 add_ln48_3_fu_590_p2 add_ln48_4_fu_639_p2 add_ln48_5_fu_662_p2 add_ln48_6_fu_683_p2 add_ln48_7_fu_703_p2 add_ln48_8_fu_723_p2 add_ln48_9_fu_743_p2 add_ln48_10_fu_767_p2 add_ln49_fu_522_p2 mul_4ns_5ns_7_1_1_U112 mul_4ns_8ns_11_1_1_U110 add_ln52_1_fu_625_p2 mac_muladd_4ns_7ns_7ns_11_4_1_U114 mac_muladd_4ns_4ns_11ns_11_4_1_U113 mac_muladd_4ns_4ns_11ns_11_4_1_U113 add_ln55_1_fu_649_p2 add_ln55_2_fu_673_p2 add_ln55_3_fu_693_p2 add_ln55_4_fu_713_p2 add_ln55_5_fu_733_p2 add_ln55_6_fu_757_p2 add_ln55_7_fu_781_p2 add_ln55_8_fu_808_p2 add_ln55_9_fu_818_p2 add_ln55_10_fu_828_p2 add_ln50_fu_477_p2 add_ln49_1_fu_791_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_compute_1_Pipeline_VITIS_LOOP_57_24_VITIS_LOOP_58_25_VITIS_LOOP_59_26_fu_156</InstName>
                                    <ModuleName>compute_1_Pipeline_VITIS_LOOP_57_24_VITIS_LOOP_58_25_VITIS_LOOP_59_26</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>156</ID>
                                    <BindInstances>mul_4ns_5ns_7_1_1_U122 mul_4ns_8ns_11_1_1_U120 add_ln57_fu_566_p2 add_ln57_11_fu_422_p2 mac_muladd_4ns_7ns_7ns_11_4_1_U125 add_ln57_1_fu_505_p2 add_ln57_2_fu_574_p2 add_ln57_3_fu_590_p2 add_ln57_4_fu_639_p2 add_ln57_5_fu_662_p2 add_ln57_6_fu_683_p2 add_ln57_7_fu_703_p2 add_ln57_8_fu_723_p2 add_ln57_9_fu_743_p2 add_ln57_10_fu_767_p2 add_ln58_fu_522_p2 mul_4ns_5ns_7_1_1_U123 mul_4ns_8ns_11_1_1_U121 add_ln61_1_fu_625_p2 mac_muladd_4ns_7ns_7ns_11_4_1_U125 mac_muladd_4ns_4ns_11ns_11_4_1_U124 mac_muladd_4ns_4ns_11ns_11_4_1_U124 add_ln64_1_fu_649_p2 add_ln64_2_fu_673_p2 add_ln64_3_fu_693_p2 add_ln64_4_fu_713_p2 add_ln64_5_fu_733_p2 add_ln64_6_fu_757_p2 add_ln64_7_fu_781_p2 add_ln64_8_fu_808_p2 add_ln64_9_fu_818_p2 add_ln64_10_fu_828_p2 add_ln59_fu_477_p2 add_ln58_1_fu_791_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_compute_1_Pipeline_VITIS_LOOP_90_4_fu_163</InstName>
                                    <ModuleName>compute_1_Pipeline_VITIS_LOOP_90_4</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>163</ID>
                                    <BindInstances>add_ln90_fu_74_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>S_buf_U D_buf_U u_buf_U v_buf_U t_U r_U t1_U t3_U t0_U t2_U</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>entry_proc_U0</InstName>
                            <ModuleName>entry_proc</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>142</ID>
                        </Instance>
                        <Instance>
                            <InstName>write_data_1_U0</InstName>
                            <ModuleName>write_data_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>149</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_write_data_1_Pipeline_VITIS_LOOP_47_1_fu_80</InstName>
                                    <ModuleName>write_data_1_Pipeline_VITIS_LOOP_47_1</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>80</ID>
                                    <BindInstances>add_ln47_fu_94_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>mul_32s_12ns_32_1_1_U146 add_ln47_fu_105_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>out_r_c_U count_c_U S0_buf_U D0_buf_U u0_buf_U v0_buf_U</BindInstances>
                </Instance>
            </InstancesList>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>entry_proc</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.44</TargetClockPeriod>
                    <ClockUncertainty>1.20</ClockUncertainty>
                    <EstimatedClockPeriod>1.410</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>3</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>37</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>read_data_1_Pipeline_VITIS_LOOP_17_1</Name>
            <Loops>
                <VITIS_LOOP_17_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.44</TargetClockPeriod>
                    <ClockUncertainty>1.20</ClockUncertainty>
                    <EstimatedClockPeriod>3.244</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>124</Best-caseLatency>
                    <Average-caseLatency>124</Average-caseLatency>
                    <Worst-caseLatency>124</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.551 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.551 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.551 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>124</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_17_1>
                        <Name>VITIS_LOOP_17_1</Name>
                        <TripCount>121</TripCount>
                        <Latency>122</Latency>
                        <AbsoluteTimeLatency>0.542 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_17_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>77</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>94</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_17_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln17_fu_90_p2" SOURCE="/opt/alveo_tests/olympus_tests/helmholtz_u55c/RB1_BW64_S1-soldavini/krnl_helm/CLEAN/src/CU.cpp:17" URAM="0" VARIABLE="add_ln17"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>read_data_1_Pipeline_VITIS_LOOP_24_2</Name>
            <Loops>
                <VITIS_LOOP_24_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.44</TargetClockPeriod>
                    <ClockUncertainty>1.20</ClockUncertainty>
                    <EstimatedClockPeriod>3.244</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1334</Best-caseLatency>
                    <Average-caseLatency>1334</Average-caseLatency>
                    <Worst-caseLatency>1334</Worst-caseLatency>
                    <Best-caseRealTimeLatency>5.928 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>5.928 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>5.928 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1334</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_24_2>
                        <Name>VITIS_LOOP_24_2</Name>
                        <TripCount>1331</TripCount>
                        <Latency>1332</Latency>
                        <AbsoluteTimeLatency>5.919 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_24_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>81</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>99</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_24_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln24_fu_90_p2" SOURCE="/opt/alveo_tests/olympus_tests/helmholtz_u55c/RB1_BW64_S1-soldavini/krnl_helm/CLEAN/src/CU.cpp:24" URAM="0" VARIABLE="add_ln24"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>read_data_1_Pipeline_VITIS_LOOP_31_3</Name>
            <Loops>
                <VITIS_LOOP_31_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.44</TargetClockPeriod>
                    <ClockUncertainty>1.20</ClockUncertainty>
                    <EstimatedClockPeriod>3.244</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1334</Best-caseLatency>
                    <Average-caseLatency>1334</Average-caseLatency>
                    <Worst-caseLatency>1334</Worst-caseLatency>
                    <Best-caseRealTimeLatency>5.928 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>5.928 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>5.928 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1334</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_31_3>
                        <Name>VITIS_LOOP_31_3</Name>
                        <TripCount>1331</TripCount>
                        <Latency>1332</Latency>
                        <AbsoluteTimeLatency>5.919 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_31_3>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>81</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>99</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_31_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln31_fu_90_p2" SOURCE="/opt/alveo_tests/olympus_tests/helmholtz_u55c/RB1_BW64_S1-soldavini/krnl_helm/CLEAN/src/CU.cpp:31" URAM="0" VARIABLE="add_ln31"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>read_data_1</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.44</TargetClockPeriod>
                    <ClockUncertainty>1.20</ClockUncertainty>
                    <EstimatedClockPeriod>3.244</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>3009</Best-caseLatency>
                    <Average-caseLatency>3009</Average-caseLatency>
                    <Worst-caseLatency>3009</Worst-caseLatency>
                    <Best-caseRealTimeLatency>13.372 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>13.372 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>13.372 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>3009</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>2</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>677</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>2134</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_13ns_32_1_1_U12" SOURCE="" URAM="0" VARIABLE="mul"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln17_fu_161_p2" SOURCE="/opt/alveo_tests/olympus_tests/helmholtz_u55c/RB1_BW64_S1-soldavini/krnl_helm/CLEAN/src/CU.cpp:17" URAM="0" VARIABLE="add_ln17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add8_fu_187_p2" SOURCE="" URAM="0" VARIABLE="add8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln24_fu_204_p2" SOURCE="/opt/alveo_tests/olympus_tests/helmholtz_u55c/RB1_BW64_S1-soldavini/krnl_helm/CLEAN/src/CU.cpp:24" URAM="0" VARIABLE="add_ln24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add25_fu_219_p2" SOURCE="" URAM="0" VARIABLE="add25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln31_fu_236_p2" SOURCE="/opt/alveo_tests/olympus_tests/helmholtz_u55c/RB1_BW64_S1-soldavini/krnl_helm/CLEAN/src/CU.cpp:31" URAM="0" VARIABLE="add_ln31"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>compute_1_Pipeline_VITIS_LOOP_74_1</Name>
            <Loops>
                <VITIS_LOOP_74_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.44</TargetClockPeriod>
                    <ClockUncertainty>1.20</ClockUncertainty>
                    <EstimatedClockPeriod>2.468</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>123</Best-caseLatency>
                    <Average-caseLatency>123</Average-caseLatency>
                    <Worst-caseLatency>123</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.547 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.547 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.547 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>123</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_74_1>
                        <Name>VITIS_LOOP_74_1</Name>
                        <TripCount>121</TripCount>
                        <Latency>121</Latency>
                        <AbsoluteTimeLatency>0.538 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_74_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>17</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>81</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_74_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln74_fu_73_p2" SOURCE="/opt/alveo_tests/olympus_tests/helmholtz_u55c/RB1_BW64_S1-soldavini/krnl_helm/CLEAN/src/CU.cpp:74" URAM="0" VARIABLE="add_ln74"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>compute_1_Pipeline_VITIS_LOOP_79_2</Name>
            <Loops>
                <VITIS_LOOP_79_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.44</TargetClockPeriod>
                    <ClockUncertainty>1.20</ClockUncertainty>
                    <EstimatedClockPeriod>2.852</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1333</Best-caseLatency>
                    <Average-caseLatency>1333</Average-caseLatency>
                    <Worst-caseLatency>1333</Worst-caseLatency>
                    <Best-caseRealTimeLatency>5.924 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>5.924 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>5.924 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1333</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_79_2>
                        <Name>VITIS_LOOP_79_2</Name>
                        <TripCount>1331</TripCount>
                        <Latency>1331</Latency>
                        <AbsoluteTimeLatency>5.915 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_79_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>25</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>86</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_79_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln79_fu_73_p2" SOURCE="/opt/alveo_tests/olympus_tests/helmholtz_u55c/RB1_BW64_S1-soldavini/krnl_helm/CLEAN/src/CU.cpp:79" URAM="0" VARIABLE="add_ln79"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>compute_1_Pipeline_VITIS_LOOP_84_3</Name>
            <Loops>
                <VITIS_LOOP_84_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.44</TargetClockPeriod>
                    <ClockUncertainty>1.20</ClockUncertainty>
                    <EstimatedClockPeriod>2.852</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1333</Best-caseLatency>
                    <Average-caseLatency>1333</Average-caseLatency>
                    <Worst-caseLatency>1333</Worst-caseLatency>
                    <Best-caseRealTimeLatency>5.924 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>5.924 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>5.924 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1333</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_84_3>
                        <Name>VITIS_LOOP_84_3</Name>
                        <TripCount>1331</TripCount>
                        <Latency>1331</Latency>
                        <AbsoluteTimeLatency>5.915 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_84_3>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>25</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>86</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_84_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln84_fu_73_p2" SOURCE="/opt/alveo_tests/olympus_tests/helmholtz_u55c/RB1_BW64_S1-soldavini/krnl_helm/CLEAN/src/CU.cpp:84" URAM="0" VARIABLE="add_ln84"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>compute_1_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3</Name>
            <Loops>
                <VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.44</TargetClockPeriod>
                    <ClockUncertainty>1.20</ClockUncertainty>
                    <EstimatedClockPeriod>3.169</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1398</Best-caseLatency>
                    <Average-caseLatency>1398</Average-caseLatency>
                    <Worst-caseLatency>1398</Worst-caseLatency>
                    <Best-caseRealTimeLatency>6.213 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>6.213 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>6.213 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1398</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3>
                        <Name>VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3</Name>
                        <TripCount>1331</TripCount>
                        <Latency>1396</Latency>
                        <AbsoluteTimeLatency>6.204 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>67</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>112</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>1</UTIL_DSP>
                    <FF>12731</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>9616</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_4ns_5ns_7_1_1_U50" SOURCE="" URAM="0" VARIABLE="empty"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_4ns_8ns_11_1_1_U51" SOURCE="/opt/alveo_tests/olympus_tests/helmholtz_u55c/RB1_BW64_S1-soldavini/krnl_helm/CLEAN/src/kernel_body.cpp:8" URAM="0" VARIABLE="empty_56"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln7_fu_528_p2" SOURCE="/opt/alveo_tests/olympus_tests/helmholtz_u55c/RB1_BW64_S1-soldavini/krnl_helm/CLEAN/src/kernel_body.cpp:7" URAM="0" VARIABLE="add_ln7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln7_11_fu_549_p2" SOURCE="/opt/alveo_tests/olympus_tests/helmholtz_u55c/RB1_BW64_S1-soldavini/krnl_helm/CLEAN/src/kernel_body.cpp:7" URAM="0" VARIABLE="add_ln7_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_4ns_7ns_7ns_11_4_1_U54" SOURCE="/opt/alveo_tests/olympus_tests/helmholtz_u55c/RB1_BW64_S1-soldavini/krnl_helm/CLEAN/src/kernel_body.cpp:7" URAM="0" VARIABLE="mul_ln7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_4ns_5ns_7_1_1_U49" SOURCE="/opt/alveo_tests/olympus_tests/helmholtz_u55c/RB1_BW64_S1-soldavini/krnl_helm/CLEAN/src/kernel_body.cpp:7" URAM="0" VARIABLE="mul_ln7_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln7_1_fu_696_p2" SOURCE="/opt/alveo_tests/olympus_tests/helmholtz_u55c/RB1_BW64_S1-soldavini/krnl_helm/CLEAN/src/kernel_body.cpp:7" URAM="0" VARIABLE="add_ln7_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln7_2_fu_706_p2" SOURCE="/opt/alveo_tests/olympus_tests/helmholtz_u55c/RB1_BW64_S1-soldavini/krnl_helm/CLEAN/src/kernel_body.cpp:7" URAM="0" VARIABLE="add_ln7_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln7_3_fu_716_p2" SOURCE="/opt/alveo_tests/olympus_tests/helmholtz_u55c/RB1_BW64_S1-soldavini/krnl_helm/CLEAN/src/kernel_body.cpp:7" URAM="0" VARIABLE="add_ln7_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln7_4_fu_726_p2" SOURCE="/opt/alveo_tests/olympus_tests/helmholtz_u55c/RB1_BW64_S1-soldavini/krnl_helm/CLEAN/src/kernel_body.cpp:7" URAM="0" VARIABLE="add_ln7_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln7_5_fu_736_p2" SOURCE="/opt/alveo_tests/olympus_tests/helmholtz_u55c/RB1_BW64_S1-soldavini/krnl_helm/CLEAN/src/kernel_body.cpp:7" URAM="0" VARIABLE="add_ln7_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln7_6_fu_746_p2" SOURCE="/opt/alveo_tests/olympus_tests/helmholtz_u55c/RB1_BW64_S1-soldavini/krnl_helm/CLEAN/src/kernel_body.cpp:7" URAM="0" VARIABLE="add_ln7_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln7_7_fu_756_p2" SOURCE="/opt/alveo_tests/olympus_tests/helmholtz_u55c/RB1_BW64_S1-soldavini/krnl_helm/CLEAN/src/kernel_body.cpp:7" URAM="0" VARIABLE="add_ln7_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln7_8_fu_766_p2" SOURCE="/opt/alveo_tests/olympus_tests/helmholtz_u55c/RB1_BW64_S1-soldavini/krnl_helm/CLEAN/src/kernel_body.cpp:7" URAM="0" VARIABLE="add_ln7_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln7_9_fu_776_p2" SOURCE="/opt/alveo_tests/olympus_tests/helmholtz_u55c/RB1_BW64_S1-soldavini/krnl_helm/CLEAN/src/kernel_body.cpp:7" URAM="0" VARIABLE="add_ln7_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln7_10_fu_786_p2" SOURCE="/opt/alveo_tests/olympus_tests/helmholtz_u55c/RB1_BW64_S1-soldavini/krnl_helm/CLEAN/src/kernel_body.cpp:7" URAM="0" VARIABLE="add_ln7_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln8_fu_810_p2" SOURCE="/opt/alveo_tests/olympus_tests/helmholtz_u55c/RB1_BW64_S1-soldavini/krnl_helm/CLEAN/src/kernel_body.cpp:8" URAM="0" VARIABLE="add_ln8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_4ns_5ns_7_1_1_U52" SOURCE="/opt/alveo_tests/olympus_tests/helmholtz_u55c/RB1_BW64_S1-soldavini/krnl_helm/CLEAN/src/kernel_body.cpp:8" URAM="0" VARIABLE="p_mid1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_4ns_8ns_11_1_1_U53" SOURCE="/opt/alveo_tests/olympus_tests/helmholtz_u55c/RB1_BW64_S1-soldavini/krnl_helm/CLEAN/src/kernel_body.cpp:8" URAM="0" VARIABLE="p_mid13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln11_1_fu_860_p2" SOURCE="/opt/alveo_tests/olympus_tests/helmholtz_u55c/RB1_BW64_S1-soldavini/krnl_helm/CLEAN/src/kernel_body.cpp:11" URAM="0" VARIABLE="add_ln11_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_4ns_7ns_7ns_11_4_1_U54" SOURCE="/opt/alveo_tests/olympus_tests/helmholtz_u55c/RB1_BW64_S1-soldavini/krnl_helm/CLEAN/src/kernel_body.cpp:11" URAM="0" VARIABLE="add_ln11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_4ns_4ns_11ns_11_4_1_U55" SOURCE="/opt/alveo_tests/olympus_tests/helmholtz_u55c/RB1_BW64_S1-soldavini/krnl_helm/CLEAN/src/kernel_body.cpp:8" URAM="0" VARIABLE="empty_58"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_4ns_4ns_11ns_11_4_1_U55" SOURCE="/opt/alveo_tests/olympus_tests/helmholtz_u55c/RB1_BW64_S1-soldavini/krnl_helm/CLEAN/src/kernel_body.cpp:14" URAM="0" VARIABLE="add_ln14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln14_1_fu_878_p2" SOURCE="/opt/alveo_tests/olympus_tests/helmholtz_u55c/RB1_BW64_S1-soldavini/krnl_helm/CLEAN/src/kernel_body.cpp:14" URAM="0" VARIABLE="add_ln14_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="8" ID="" IMPL="maxdsp" LATENCY="5" LOOP="VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U39" SOURCE="/opt/alveo_tests/olympus_tests/helmholtz_u55c/RB1_BW64_S1-soldavini/krnl_helm/CLEAN/src/kernel_body.cpp:14" URAM="0" VARIABLE="mul31_i_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_5_full_dsp_1_U28" SOURCE="/opt/alveo_tests/olympus_tests/helmholtz_u55c/RB1_BW64_S1-soldavini/krnl_helm/CLEAN/src/kernel_body.cpp:14" URAM="0" VARIABLE="add32_i_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln14_2_fu_888_p2" SOURCE="/opt/alveo_tests/olympus_tests/helmholtz_u55c/RB1_BW64_S1-soldavini/krnl_helm/CLEAN/src/kernel_body.cpp:14" URAM="0" VARIABLE="add_ln14_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="8" ID="" IMPL="maxdsp" LATENCY="5" LOOP="VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U40" SOURCE="/opt/alveo_tests/olympus_tests/helmholtz_u55c/RB1_BW64_S1-soldavini/krnl_helm/CLEAN/src/kernel_body.cpp:14" URAM="0" VARIABLE="mul31_i_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_5_full_dsp_1_U29" SOURCE="/opt/alveo_tests/olympus_tests/helmholtz_u55c/RB1_BW64_S1-soldavini/krnl_helm/CLEAN/src/kernel_body.cpp:14" URAM="0" VARIABLE="add32_i_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln14_3_fu_898_p2" SOURCE="/opt/alveo_tests/olympus_tests/helmholtz_u55c/RB1_BW64_S1-soldavini/krnl_helm/CLEAN/src/kernel_body.cpp:14" URAM="0" VARIABLE="add_ln14_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="8" ID="" IMPL="maxdsp" LATENCY="5" LOOP="VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U41" SOURCE="/opt/alveo_tests/olympus_tests/helmholtz_u55c/RB1_BW64_S1-soldavini/krnl_helm/CLEAN/src/kernel_body.cpp:14" URAM="0" VARIABLE="mul31_i_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_5_full_dsp_1_U30" SOURCE="/opt/alveo_tests/olympus_tests/helmholtz_u55c/RB1_BW64_S1-soldavini/krnl_helm/CLEAN/src/kernel_body.cpp:14" URAM="0" VARIABLE="add32_i_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln14_4_fu_908_p2" SOURCE="/opt/alveo_tests/olympus_tests/helmholtz_u55c/RB1_BW64_S1-soldavini/krnl_helm/CLEAN/src/kernel_body.cpp:14" URAM="0" VARIABLE="add_ln14_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="8" ID="" IMPL="maxdsp" LATENCY="5" LOOP="VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U42" SOURCE="/opt/alveo_tests/olympus_tests/helmholtz_u55c/RB1_BW64_S1-soldavini/krnl_helm/CLEAN/src/kernel_body.cpp:14" URAM="0" VARIABLE="mul31_i_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_5_full_dsp_1_U31" SOURCE="/opt/alveo_tests/olympus_tests/helmholtz_u55c/RB1_BW64_S1-soldavini/krnl_helm/CLEAN/src/kernel_body.cpp:14" URAM="0" VARIABLE="add32_i_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln14_5_fu_918_p2" SOURCE="/opt/alveo_tests/olympus_tests/helmholtz_u55c/RB1_BW64_S1-soldavini/krnl_helm/CLEAN/src/kernel_body.cpp:14" URAM="0" VARIABLE="add_ln14_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="8" ID="" IMPL="maxdsp" LATENCY="5" LOOP="VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U43" SOURCE="/opt/alveo_tests/olympus_tests/helmholtz_u55c/RB1_BW64_S1-soldavini/krnl_helm/CLEAN/src/kernel_body.cpp:14" URAM="0" VARIABLE="mul31_i_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_5_full_dsp_1_U32" SOURCE="/opt/alveo_tests/olympus_tests/helmholtz_u55c/RB1_BW64_S1-soldavini/krnl_helm/CLEAN/src/kernel_body.cpp:14" URAM="0" VARIABLE="add32_i_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln14_6_fu_928_p2" SOURCE="/opt/alveo_tests/olympus_tests/helmholtz_u55c/RB1_BW64_S1-soldavini/krnl_helm/CLEAN/src/kernel_body.cpp:14" URAM="0" VARIABLE="add_ln14_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="8" ID="" IMPL="maxdsp" LATENCY="5" LOOP="VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U44" SOURCE="/opt/alveo_tests/olympus_tests/helmholtz_u55c/RB1_BW64_S1-soldavini/krnl_helm/CLEAN/src/kernel_body.cpp:14" URAM="0" VARIABLE="mul31_i_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_5_full_dsp_1_U33" SOURCE="/opt/alveo_tests/olympus_tests/helmholtz_u55c/RB1_BW64_S1-soldavini/krnl_helm/CLEAN/src/kernel_body.cpp:14" URAM="0" VARIABLE="add32_i_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln14_7_fu_938_p2" SOURCE="/opt/alveo_tests/olympus_tests/helmholtz_u55c/RB1_BW64_S1-soldavini/krnl_helm/CLEAN/src/kernel_body.cpp:14" URAM="0" VARIABLE="add_ln14_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="8" ID="" IMPL="maxdsp" LATENCY="5" LOOP="VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U45" SOURCE="/opt/alveo_tests/olympus_tests/helmholtz_u55c/RB1_BW64_S1-soldavini/krnl_helm/CLEAN/src/kernel_body.cpp:14" URAM="0" VARIABLE="mul31_i_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_5_full_dsp_1_U34" SOURCE="/opt/alveo_tests/olympus_tests/helmholtz_u55c/RB1_BW64_S1-soldavini/krnl_helm/CLEAN/src/kernel_body.cpp:14" URAM="0" VARIABLE="add32_i_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln14_8_fu_948_p2" SOURCE="/opt/alveo_tests/olympus_tests/helmholtz_u55c/RB1_BW64_S1-soldavini/krnl_helm/CLEAN/src/kernel_body.cpp:14" URAM="0" VARIABLE="add_ln14_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="8" ID="" IMPL="maxdsp" LATENCY="5" LOOP="VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U46" SOURCE="/opt/alveo_tests/olympus_tests/helmholtz_u55c/RB1_BW64_S1-soldavini/krnl_helm/CLEAN/src/kernel_body.cpp:14" URAM="0" VARIABLE="mul31_i_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_5_full_dsp_1_U35" SOURCE="/opt/alveo_tests/olympus_tests/helmholtz_u55c/RB1_BW64_S1-soldavini/krnl_helm/CLEAN/src/kernel_body.cpp:14" URAM="0" VARIABLE="add32_i_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln14_9_fu_958_p2" SOURCE="/opt/alveo_tests/olympus_tests/helmholtz_u55c/RB1_BW64_S1-soldavini/krnl_helm/CLEAN/src/kernel_body.cpp:14" URAM="0" VARIABLE="add_ln14_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="8" ID="" IMPL="maxdsp" LATENCY="5" LOOP="VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U47" SOURCE="/opt/alveo_tests/olympus_tests/helmholtz_u55c/RB1_BW64_S1-soldavini/krnl_helm/CLEAN/src/kernel_body.cpp:14" URAM="0" VARIABLE="mul31_i_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_5_full_dsp_1_U36" SOURCE="/opt/alveo_tests/olympus_tests/helmholtz_u55c/RB1_BW64_S1-soldavini/krnl_helm/CLEAN/src/kernel_body.cpp:14" URAM="0" VARIABLE="add32_i_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln14_10_fu_968_p2" SOURCE="/opt/alveo_tests/olympus_tests/helmholtz_u55c/RB1_BW64_S1-soldavini/krnl_helm/CLEAN/src/kernel_body.cpp:14" URAM="0" VARIABLE="add_ln14_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="8" ID="" IMPL="maxdsp" LATENCY="5" LOOP="VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_6_max_dsp_1_U48" SOURCE="/opt/alveo_tests/olympus_tests/helmholtz_u55c/RB1_BW64_S1-soldavini/krnl_helm/CLEAN/src/kernel_body.cpp:14" URAM="0" VARIABLE="mul31_i_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_5_full_dsp_1_U37" SOURCE="/opt/alveo_tests/olympus_tests/helmholtz_u55c/RB1_BW64_S1-soldavini/krnl_helm/CLEAN/src/kernel_body.cpp:14" URAM="0" VARIABLE="add32_i_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln9_fu_626_p2" SOURCE="/opt/alveo_tests/olympus_tests/helmholtz_u55c/RB1_BW64_S1-soldavini/krnl_helm/CLEAN/src/kernel_body.cpp:9" URAM="0" VARIABLE="add_ln9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_7_1_VITIS_LOOP_8_2_VITIS_LOOP_9_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln8_1_fu_632_p2" SOURCE="/opt/alveo_tests/olympus_tests/helmholtz_u55c/RB1_BW64_S1-soldavini/krnl_helm/CLEAN/src/kernel_body.cpp:8" URAM="0" VARIABLE="add_ln8_1"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>compute_1_Pipeline_VITIS_LOOP_16_5_VITIS_LOOP_17_6_VITIS_LOOP_18_7</Name>
            <Loops>
                <VITIS_LOOP_16_5_VITIS_LOOP_17_6_VITIS_LOOP_18_7/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.44</TargetClockPeriod>
                    <ClockUncertainty>1.20</ClockUncertainty>
                    <EstimatedClockPeriod>3.169</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>14698</Best-caseLatency>
                    <Average-caseLatency>14698</Average-caseLatency>
                    <Worst-caseLatency>14698</Worst-caseLatency>
                    <Best-caseRealTimeLatency>65.318 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>65.318 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>65.318 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>14698</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_16_5_VITIS_LOOP_17_6_VITIS_LOOP_18_7>
                        <Name>VITIS_LOOP_16_5_VITIS_LOOP_17_6_VITIS_LOOP_18_7</Name>
                        <TripCount>1331</TripCount>
                        <Latency>14696</Latency>
                        <AbsoluteTimeLatency>65.309 us</AbsoluteTimeLatency>
                        <PipelineII>11</PipelineII>
                        <PipelineDepth>67</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_16_5_VITIS_LOOP_17_6_VITIS_LOOP_18_7>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>2</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>3233</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1488</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_16_5_VITIS_LOOP_17_6_VITIS_LOOP_18_7" OPTYPE="mul" PRAGMA="" RTLNAME="mul_4ns_5ns_7_1_1_U70" SOURCE="" URAM="0" VARIABLE="empty"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_16_5_VITIS_LOOP_17_6_VITIS_LOOP_18_7" OPTYPE="mul" PRAGMA="" RTLNAME="mul_4ns_8ns_11_1_1_U67" SOURCE="/opt/alveo_tests/olympus_tests/helmholtz_u55c/RB1_BW64_S1-soldavini/krnl_helm/CLEAN/src/kernel_body.cpp:17" URAM="0" VARIABLE="empty_71"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_16_5_VITIS_LOOP_17_6_VITIS_LOOP_18_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln16_fu_569_p2" SOURCE="/opt/alveo_tests/olympus_tests/helmholtz_u55c/RB1_BW64_S1-soldavini/krnl_helm/CLEAN/src/kernel_body.cpp:16" URAM="0" VARIABLE="add_ln16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_16_5_VITIS_LOOP_17_6_VITIS_LOOP_18_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln16_11_fu_516_p2" SOURCE="/opt/alveo_tests/olympus_tests/helmholtz_u55c/RB1_BW64_S1-soldavini/krnl_helm/CLEAN/src/kernel_body.cpp:16" URAM="0" VARIABLE="add_ln16_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_16_5_VITIS_LOOP_17_6_VITIS_LOOP_18_7" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_4ns_7ns_7ns_11_4_1_U73" SOURCE="/opt/alveo_tests/olympus_tests/helmholtz_u55c/RB1_BW64_S1-soldavini/krnl_helm/CLEAN/src/kernel_body.cpp:16" URAM="0" VARIABLE="mul_ln16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_16_5_VITIS_LOOP_17_6_VITIS_LOOP_18_7" OPTYPE="mul" PRAGMA="" RTLNAME="mul_4ns_5ns_7_1_1_U69" SOURCE="/opt/alveo_tests/olympus_tests/helmholtz_u55c/RB1_BW64_S1-soldavini/krnl_helm/CLEAN/src/kernel_body.cpp:16" URAM="0" VARIABLE="mul_ln16_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_16_5_VITIS_LOOP_17_6_VITIS_LOOP_18_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln16_1_fu_574_p2" SOURCE="/opt/alveo_tests/olympus_tests/helmholtz_u55c/RB1_BW64_S1-soldavini/krnl_helm/CLEAN/src/kernel_body.cpp:16" URAM="0" VARIABLE="add_ln16_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_16_5_VITIS_LOOP_17_6_VITIS_LOOP_18_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln16_2_fu_593_p2" SOURCE="/opt/alveo_tests/olympus_tests/helmholtz_u55c/RB1_BW64_S1-soldavini/krnl_helm/CLEAN/src/kernel_body.cpp:16" URAM="0" VARIABLE="add_ln16_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_16_5_VITIS_LOOP_17_6_VITIS_LOOP_18_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln16_3_fu_648_p2" SOURCE="/opt/alveo_tests/olympus_tests/helmholtz_u55c/RB1_BW64_S1-soldavini/krnl_helm/CLEAN/src/kernel_body.cpp:16" URAM="0" VARIABLE="add_ln16_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_16_5_VITIS_LOOP_17_6_VITIS_LOOP_18_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln16_4_fu_668_p2" SOURCE="/opt/alveo_tests/olympus_tests/helmholtz_u55c/RB1_BW64_S1-soldavini/krnl_helm/CLEAN/src/kernel_body.cpp:16" URAM="0" VARIABLE="add_ln16_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_16_5_VITIS_LOOP_17_6_VITIS_LOOP_18_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln16_5_fu_688_p2" SOURCE="/opt/alveo_tests/olympus_tests/helmholtz_u55c/RB1_BW64_S1-soldavini/krnl_helm/CLEAN/src/kernel_body.cpp:16" URAM="0" VARIABLE="add_ln16_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_16_5_VITIS_LOOP_17_6_VITIS_LOOP_18_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln16_6_fu_708_p2" SOURCE="/opt/alveo_tests/olympus_tests/helmholtz_u55c/RB1_BW64_S1-soldavini/krnl_helm/CLEAN/src/kernel_body.cpp:16" URAM="0" VARIABLE="add_ln16_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_16_5_VITIS_LOOP_17_6_VITIS_LOOP_18_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln16_7_fu_728_p2" SOURCE="/opt/alveo_tests/olympus_tests/helmholtz_u55c/RB1_BW64_S1-soldavini/krnl_helm/CLEAN/src/kernel_body.cpp:16" URAM="0" VARIABLE="add_ln16_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_16_5_VITIS_LOOP_17_6_VITIS_LOOP_18_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln16_8_fu_748_p2" SOURCE="/opt/alveo_tests/olympus_tests/helmholtz_u55c/RB1_BW64_S1-soldavini/krnl_helm/CLEAN/src/kernel_body.cpp:16" URAM="0" VARIABLE="add_ln16_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_16_5_VITIS_LOOP_17_6_VITIS_LOOP_18_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln16_9_fu_758_p2" SOURCE="/opt/alveo_tests/olympus_tests/helmholtz_u55c/RB1_BW64_S1-soldavini/krnl_helm/CLEAN/src/kernel_body.cpp:16" URAM="0" VARIABLE="add_ln16_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_16_5_VITIS_LOOP_17_6_VITIS_LOOP_18_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln16_10_fu_763_p2" SOURCE="/opt/alveo_tests/olympus_tests/helmholtz_u55c/RB1_BW64_S1-soldavini/krnl_helm/CLEAN/src/kernel_body.cpp:16" URAM="0" VARIABLE="add_ln16_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_16_5_VITIS_LOOP_17_6_VITIS_LOOP_18_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln17_fu_478_p2" SOURCE="/opt/alveo_tests/olympus_tests/helmholtz_u55c/RB1_BW64_S1-soldavini/krnl_helm/CLEAN/src/kernel_body.cpp:17" URAM="0" VARIABLE="add_ln17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_16_5_VITIS_LOOP_17_6_VITIS_LOOP_18_7" OPTYPE="mul" PRAGMA="" RTLNAME="mul_4ns_5ns_7_1_1_U71" SOURCE="/opt/alveo_tests/olympus_tests/helmholtz_u55c/RB1_BW64_S1-soldavini/krnl_helm/CLEAN/src/kernel_body.cpp:17" URAM="0" VARIABLE="p_mid152"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_16_5_VITIS_LOOP_17_6_VITIS_LOOP_18_7" OPTYPE="mul" PRAGMA="" RTLNAME="mul_4ns_8ns_11_1_1_U68" SOURCE="/opt/alveo_tests/olympus_tests/helmholtz_u55c/RB1_BW64_S1-soldavini/krnl_helm/CLEAN/src/kernel_body.cpp:17" URAM="0" VARIABLE="p_mid154"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_16_5_VITIS_LOOP_17_6_VITIS_LOOP_18_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln20_1_fu_628_p2" SOURCE="/opt/alveo_tests/olympus_tests/helmholtz_u55c/RB1_BW64_S1-soldavini/krnl_helm/CLEAN/src/kernel_body.cpp:20" URAM="0" VARIABLE="add_ln20_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_16_5_VITIS_LOOP_17_6_VITIS_LOOP_18_7" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_4ns_7ns_7ns_11_4_1_U73" SOURCE="/opt/alveo_tests/olympus_tests/helmholtz_u55c/RB1_BW64_S1-soldavini/krnl_helm/CLEAN/src/kernel_body.cpp:20" URAM="0" VARIABLE="add_ln20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_16_5_VITIS_LOOP_17_6_VITIS_LOOP_18_7" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_4ns_4ns_11ns_11_4_1_U72" SOURCE="/opt/alveo_tests/olympus_tests/helmholtz_u55c/RB1_BW64_S1-soldavini/krnl_helm/CLEAN/src/kernel_body.cpp:17" URAM="0" VARIABLE="empty_73"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_16_5_VITIS_LOOP_17_6_VITIS_LOOP_18_7" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_4ns_4ns_11ns_11_4_1_U72" SOURCE="/opt/alveo_tests/olympus_tests/helmholtz_u55c/RB1_BW64_S1-soldavini/krnl_helm/CLEAN/src/kernel_body.cpp:23" URAM="0" VARIABLE="add_ln23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_16_5_VITIS_LOOP_17_6_VITIS_LOOP_18_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln23_1_fu_638_p2" SOURCE="/opt/alveo_tests/olympus_tests/helmholtz_u55c/RB1_BW64_S1-soldavini/krnl_helm/CLEAN/src/kernel_body.cpp:23" URAM="0" VARIABLE="add_ln23_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_16_5_VITIS_LOOP_17_6_VITIS_LOOP_18_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln23_2_fu_658_p2" SOURCE="/opt/alveo_tests/olympus_tests/helmholtz_u55c/RB1_BW64_S1-soldavini/krnl_helm/CLEAN/src/kernel_body.cpp:23" URAM="0" VARIABLE="add_ln23_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_16_5_VITIS_LOOP_17_6_VITIS_LOOP_18_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln23_3_fu_678_p2" SOURCE="/opt/alveo_tests/olympus_tests/helmholtz_u55c/RB1_BW64_S1-soldavini/krnl_helm/CLEAN/src/kernel_body.cpp:23" URAM="0" VARIABLE="add_ln23_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_16_5_VITIS_LOOP_17_6_VITIS_LOOP_18_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln23_4_fu_698_p2" SOURCE="/opt/alveo_tests/olympus_tests/helmholtz_u55c/RB1_BW64_S1-soldavini/krnl_helm/CLEAN/src/kernel_body.cpp:23" URAM="0" VARIABLE="add_ln23_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_16_5_VITIS_LOOP_17_6_VITIS_LOOP_18_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln23_5_fu_718_p2" SOURCE="/opt/alveo_tests/olympus_tests/helmholtz_u55c/RB1_BW64_S1-soldavini/krnl_helm/CLEAN/src/kernel_body.cpp:23" URAM="0" VARIABLE="add_ln23_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_16_5_VITIS_LOOP_17_6_VITIS_LOOP_18_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln23_6_fu_738_p2" SOURCE="/opt/alveo_tests/olympus_tests/helmholtz_u55c/RB1_BW64_S1-soldavini/krnl_helm/CLEAN/src/kernel_body.cpp:23" URAM="0" VARIABLE="add_ln23_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_16_5_VITIS_LOOP_17_6_VITIS_LOOP_18_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln23_7_fu_768_p2" SOURCE="/opt/alveo_tests/olympus_tests/helmholtz_u55c/RB1_BW64_S1-soldavini/krnl_helm/CLEAN/src/kernel_body.cpp:23" URAM="0" VARIABLE="add_ln23_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_16_5_VITIS_LOOP_17_6_VITIS_LOOP_18_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln23_8_fu_799_p2" SOURCE="/opt/alveo_tests/olympus_tests/helmholtz_u55c/RB1_BW64_S1-soldavini/krnl_helm/CLEAN/src/kernel_body.cpp:23" URAM="0" VARIABLE="add_ln23_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_16_5_VITIS_LOOP_17_6_VITIS_LOOP_18_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln23_9_fu_813_p2" SOURCE="/opt/alveo_tests/olympus_tests/helmholtz_u55c/RB1_BW64_S1-soldavini/krnl_helm/CLEAN/src/kernel_body.cpp:23" URAM="0" VARIABLE="add_ln23_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_16_5_VITIS_LOOP_17_6_VITIS_LOOP_18_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln23_10_fu_823_p2" SOURCE="/opt/alveo_tests/olympus_tests/helmholtz_u55c/RB1_BW64_S1-soldavini/krnl_helm/CLEAN/src/kernel_body.cpp:23" URAM="0" VARIABLE="add_ln23_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_16_5_VITIS_LOOP_17_6_VITIS_LOOP_18_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln18_fu_455_p2" SOURCE="/opt/alveo_tests/olympus_tests/helmholtz_u55c/RB1_BW64_S1-soldavini/krnl_helm/CLEAN/src/kernel_body.cpp:18" URAM="0" VARIABLE="add_ln18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_16_5_VITIS_LOOP_17_6_VITIS_LOOP_18_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln17_1_fu_778_p2" SOURCE="/opt/alveo_tests/olympus_tests/helmholtz_u55c/RB1_BW64_S1-soldavini/krnl_helm/CLEAN/src/kernel_body.cpp:17" URAM="0" VARIABLE="add_ln17_1"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>compute_1_Pipeline_VITIS_LOOP_25_9_VITIS_LOOP_26_10_VITIS_LOOP_27_11</Name>
            <Loops>
                <VITIS_LOOP_25_9_VITIS_LOOP_26_10_VITIS_LOOP_27_11/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.44</TargetClockPeriod>
                    <ClockUncertainty>1.20</ClockUncertainty>
                    <EstimatedClockPeriod>3.169</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>14698</Best-caseLatency>
                    <Average-caseLatency>14698</Average-caseLatency>
                    <Worst-caseLatency>14698</Worst-caseLatency>
                    <Best-caseRealTimeLatency>65.318 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>65.318 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>65.318 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>14698</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_25_9_VITIS_LOOP_26_10_VITIS_LOOP_27_11>
                        <Name>VITIS_LOOP_25_9_VITIS_LOOP_26_10_VITIS_LOOP_27_11</Name>
                        <TripCount>1331</TripCount>
                        <Latency>14696</Latency>
                        <AbsoluteTimeLatency>65.309 us</AbsoluteTimeLatency>
                        <PipelineII>11</PipelineII>
                        <PipelineDepth>67</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_25_9_VITIS_LOOP_26_10_VITIS_LOOP_27_11>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>2</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>3233</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1488</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_25_9_VITIS_LOOP_26_10_VITIS_LOOP_27_11" OPTYPE="mul" PRAGMA="" RTLNAME="mul_4ns_5ns_7_1_1_U82" SOURCE="" URAM="0" VARIABLE="empty"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_25_9_VITIS_LOOP_26_10_VITIS_LOOP_27_11" OPTYPE="mul" PRAGMA="" RTLNAME="mul_4ns_8ns_11_1_1_U79" SOURCE="/opt/alveo_tests/olympus_tests/helmholtz_u55c/RB1_BW64_S1-soldavini/krnl_helm/CLEAN/src/kernel_body.cpp:26" URAM="0" VARIABLE="empty_68"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_9_VITIS_LOOP_26_10_VITIS_LOOP_27_11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln25_fu_569_p2" SOURCE="/opt/alveo_tests/olympus_tests/helmholtz_u55c/RB1_BW64_S1-soldavini/krnl_helm/CLEAN/src/kernel_body.cpp:25" URAM="0" VARIABLE="add_ln25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_9_VITIS_LOOP_26_10_VITIS_LOOP_27_11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln25_11_fu_516_p2" SOURCE="/opt/alveo_tests/olympus_tests/helmholtz_u55c/RB1_BW64_S1-soldavini/krnl_helm/CLEAN/src/kernel_body.cpp:25" URAM="0" VARIABLE="add_ln25_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_25_9_VITIS_LOOP_26_10_VITIS_LOOP_27_11" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_4ns_7ns_7ns_11_4_1_U85" SOURCE="/opt/alveo_tests/olympus_tests/helmholtz_u55c/RB1_BW64_S1-soldavini/krnl_helm/CLEAN/src/kernel_body.cpp:25" URAM="0" VARIABLE="mul_ln25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_25_9_VITIS_LOOP_26_10_VITIS_LOOP_27_11" OPTYPE="mul" PRAGMA="" RTLNAME="mul_4ns_5ns_7_1_1_U81" SOURCE="/opt/alveo_tests/olympus_tests/helmholtz_u55c/RB1_BW64_S1-soldavini/krnl_helm/CLEAN/src/kernel_body.cpp:25" URAM="0" VARIABLE="mul_ln25_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_9_VITIS_LOOP_26_10_VITIS_LOOP_27_11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln25_1_fu_574_p2" SOURCE="/opt/alveo_tests/olympus_tests/helmholtz_u55c/RB1_BW64_S1-soldavini/krnl_helm/CLEAN/src/kernel_body.cpp:25" URAM="0" VARIABLE="add_ln25_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_9_VITIS_LOOP_26_10_VITIS_LOOP_27_11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln25_2_fu_593_p2" SOURCE="/opt/alveo_tests/olympus_tests/helmholtz_u55c/RB1_BW64_S1-soldavini/krnl_helm/CLEAN/src/kernel_body.cpp:25" URAM="0" VARIABLE="add_ln25_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_9_VITIS_LOOP_26_10_VITIS_LOOP_27_11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln25_3_fu_648_p2" SOURCE="/opt/alveo_tests/olympus_tests/helmholtz_u55c/RB1_BW64_S1-soldavini/krnl_helm/CLEAN/src/kernel_body.cpp:25" URAM="0" VARIABLE="add_ln25_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_9_VITIS_LOOP_26_10_VITIS_LOOP_27_11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln25_4_fu_668_p2" SOURCE="/opt/alveo_tests/olympus_tests/helmholtz_u55c/RB1_BW64_S1-soldavini/krnl_helm/CLEAN/src/kernel_body.cpp:25" URAM="0" VARIABLE="add_ln25_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_9_VITIS_LOOP_26_10_VITIS_LOOP_27_11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln25_5_fu_688_p2" SOURCE="/opt/alveo_tests/olympus_tests/helmholtz_u55c/RB1_BW64_S1-soldavini/krnl_helm/CLEAN/src/kernel_body.cpp:25" URAM="0" VARIABLE="add_ln25_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_9_VITIS_LOOP_26_10_VITIS_LOOP_27_11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln25_6_fu_708_p2" SOURCE="/opt/alveo_tests/olympus_tests/helmholtz_u55c/RB1_BW64_S1-soldavini/krnl_helm/CLEAN/src/kernel_body.cpp:25" URAM="0" VARIABLE="add_ln25_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_9_VITIS_LOOP_26_10_VITIS_LOOP_27_11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln25_7_fu_728_p2" SOURCE="/opt/alveo_tests/olympus_tests/helmholtz_u55c/RB1_BW64_S1-soldavini/krnl_helm/CLEAN/src/kernel_body.cpp:25" URAM="0" VARIABLE="add_ln25_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_9_VITIS_LOOP_26_10_VITIS_LOOP_27_11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln25_8_fu_748_p2" SOURCE="/opt/alveo_tests/olympus_tests/helmholtz_u55c/RB1_BW64_S1-soldavini/krnl_helm/CLEAN/src/kernel_body.cpp:25" URAM="0" VARIABLE="add_ln25_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_9_VITIS_LOOP_26_10_VITIS_LOOP_27_11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln25_9_fu_758_p2" SOURCE="/opt/alveo_tests/olympus_tests/helmholtz_u55c/RB1_BW64_S1-soldavini/krnl_helm/CLEAN/src/kernel_body.cpp:25" URAM="0" VARIABLE="add_ln25_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_9_VITIS_LOOP_26_10_VITIS_LOOP_27_11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln25_10_fu_763_p2" SOURCE="/opt/alveo_tests/olympus_tests/helmholtz_u55c/RB1_BW64_S1-soldavini/krnl_helm/CLEAN/src/kernel_body.cpp:25" URAM="0" VARIABLE="add_ln25_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_9_VITIS_LOOP_26_10_VITIS_LOOP_27_11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln26_fu_478_p2" SOURCE="/opt/alveo_tests/olympus_tests/helmholtz_u55c/RB1_BW64_S1-soldavini/krnl_helm/CLEAN/src/kernel_body.cpp:26" URAM="0" VARIABLE="add_ln26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_25_9_VITIS_LOOP_26_10_VITIS_LOOP_27_11" OPTYPE="mul" PRAGMA="" RTLNAME="mul_4ns_5ns_7_1_1_U83" SOURCE="/opt/alveo_tests/olympus_tests/helmholtz_u55c/RB1_BW64_S1-soldavini/krnl_helm/CLEAN/src/kernel_body.cpp:26" URAM="0" VARIABLE="p_mid1102"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_25_9_VITIS_LOOP_26_10_VITIS_LOOP_27_11" OPTYPE="mul" PRAGMA="" RTLNAME="mul_4ns_8ns_11_1_1_U80" SOURCE="/opt/alveo_tests/olympus_tests/helmholtz_u55c/RB1_BW64_S1-soldavini/krnl_helm/CLEAN/src/kernel_body.cpp:26" URAM="0" VARIABLE="p_mid1104"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_9_VITIS_LOOP_26_10_VITIS_LOOP_27_11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln29_1_fu_628_p2" SOURCE="/opt/alveo_tests/olympus_tests/helmholtz_u55c/RB1_BW64_S1-soldavini/krnl_helm/CLEAN/src/kernel_body.cpp:29" URAM="0" VARIABLE="add_ln29_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_25_9_VITIS_LOOP_26_10_VITIS_LOOP_27_11" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_4ns_7ns_7ns_11_4_1_U85" SOURCE="/opt/alveo_tests/olympus_tests/helmholtz_u55c/RB1_BW64_S1-soldavini/krnl_helm/CLEAN/src/kernel_body.cpp:29" URAM="0" VARIABLE="add_ln29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_25_9_VITIS_LOOP_26_10_VITIS_LOOP_27_11" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_4ns_4ns_11ns_11_4_1_U84" SOURCE="/opt/alveo_tests/olympus_tests/helmholtz_u55c/RB1_BW64_S1-soldavini/krnl_helm/CLEAN/src/kernel_body.cpp:26" URAM="0" VARIABLE="empty_70"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_25_9_VITIS_LOOP_26_10_VITIS_LOOP_27_11" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_4ns_4ns_11ns_11_4_1_U84" SOURCE="/opt/alveo_tests/olympus_tests/helmholtz_u55c/RB1_BW64_S1-soldavini/krnl_helm/CLEAN/src/kernel_body.cpp:32" URAM="0" VARIABLE="add_ln32"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_9_VITIS_LOOP_26_10_VITIS_LOOP_27_11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln32_1_fu_638_p2" SOURCE="/opt/alveo_tests/olympus_tests/helmholtz_u55c/RB1_BW64_S1-soldavini/krnl_helm/CLEAN/src/kernel_body.cpp:32" URAM="0" VARIABLE="add_ln32_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_9_VITIS_LOOP_26_10_VITIS_LOOP_27_11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln32_2_fu_658_p2" SOURCE="/opt/alveo_tests/olympus_tests/helmholtz_u55c/RB1_BW64_S1-soldavini/krnl_helm/CLEAN/src/kernel_body.cpp:32" URAM="0" VARIABLE="add_ln32_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_9_VITIS_LOOP_26_10_VITIS_LOOP_27_11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln32_3_fu_678_p2" SOURCE="/opt/alveo_tests/olympus_tests/helmholtz_u55c/RB1_BW64_S1-soldavini/krnl_helm/CLEAN/src/kernel_body.cpp:32" URAM="0" VARIABLE="add_ln32_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_9_VITIS_LOOP_26_10_VITIS_LOOP_27_11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln32_4_fu_698_p2" SOURCE="/opt/alveo_tests/olympus_tests/helmholtz_u55c/RB1_BW64_S1-soldavini/krnl_helm/CLEAN/src/kernel_body.cpp:32" URAM="0" VARIABLE="add_ln32_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_9_VITIS_LOOP_26_10_VITIS_LOOP_27_11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln32_5_fu_718_p2" SOURCE="/opt/alveo_tests/olympus_tests/helmholtz_u55c/RB1_BW64_S1-soldavini/krnl_helm/CLEAN/src/kernel_body.cpp:32" URAM="0" VARIABLE="add_ln32_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_9_VITIS_LOOP_26_10_VITIS_LOOP_27_11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln32_6_fu_738_p2" SOURCE="/opt/alveo_tests/olympus_tests/helmholtz_u55c/RB1_BW64_S1-soldavini/krnl_helm/CLEAN/src/kernel_body.cpp:32" URAM="0" VARIABLE="add_ln32_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_9_VITIS_LOOP_26_10_VITIS_LOOP_27_11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln32_7_fu_768_p2" SOURCE="/opt/alveo_tests/olympus_tests/helmholtz_u55c/RB1_BW64_S1-soldavini/krnl_helm/CLEAN/src/kernel_body.cpp:32" URAM="0" VARIABLE="add_ln32_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_9_VITIS_LOOP_26_10_VITIS_LOOP_27_11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln32_8_fu_799_p2" SOURCE="/opt/alveo_tests/olympus_tests/helmholtz_u55c/RB1_BW64_S1-soldavini/krnl_helm/CLEAN/src/kernel_body.cpp:32" URAM="0" VARIABLE="add_ln32_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_9_VITIS_LOOP_26_10_VITIS_LOOP_27_11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln32_9_fu_813_p2" SOURCE="/opt/alveo_tests/olympus_tests/helmholtz_u55c/RB1_BW64_S1-soldavini/krnl_helm/CLEAN/src/kernel_body.cpp:32" URAM="0" VARIABLE="add_ln32_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_9_VITIS_LOOP_26_10_VITIS_LOOP_27_11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln32_10_fu_823_p2" SOURCE="/opt/alveo_tests/olympus_tests/helmholtz_u55c/RB1_BW64_S1-soldavini/krnl_helm/CLEAN/src/kernel_body.cpp:32" URAM="0" VARIABLE="add_ln32_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_9_VITIS_LOOP_26_10_VITIS_LOOP_27_11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln27_fu_455_p2" SOURCE="/opt/alveo_tests/olympus_tests/helmholtz_u55c/RB1_BW64_S1-soldavini/krnl_helm/CLEAN/src/kernel_body.cpp:27" URAM="0" VARIABLE="add_ln27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_9_VITIS_LOOP_26_10_VITIS_LOOP_27_11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln26_1_fu_778_p2" SOURCE="/opt/alveo_tests/olympus_tests/helmholtz_u55c/RB1_BW64_S1-soldavini/krnl_helm/CLEAN/src/kernel_body.cpp:26" URAM="0" VARIABLE="add_ln26_1"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>compute_1_Pipeline_VITIS_LOOP_34_13_VITIS_LOOP_35_14_VITIS_LOOP_36_15</Name>
            <Loops>
                <VITIS_LOOP_34_13_VITIS_LOOP_35_14_VITIS_LOOP_36_15/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.44</TargetClockPeriod>
                    <ClockUncertainty>1.20</ClockUncertainty>
                    <EstimatedClockPeriod>2.757</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1343</Best-caseLatency>
                    <Average-caseLatency>1343</Average-caseLatency>
                    <Worst-caseLatency>1343</Worst-caseLatency>
                    <Best-caseRealTimeLatency>5.968 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>5.968 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>5.968 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1343</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_34_13_VITIS_LOOP_35_14_VITIS_LOOP_36_15>
                        <Name>VITIS_LOOP_34_13_VITIS_LOOP_35_14_VITIS_LOOP_36_15</Name>
                        <TripCount>1331</TripCount>
                        <Latency>1341</Latency>
                        <AbsoluteTimeLatency>5.959 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>12</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_34_13_VITIS_LOOP_35_14_VITIS_LOOP_36_15>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>1</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>335</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>331</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_34_13_VITIS_LOOP_35_14_VITIS_LOOP_36_15" OPTYPE="mul" PRAGMA="" RTLNAME="mul_4ns_5ns_7_1_1_U90" SOURCE="/opt/alveo_tests/olympus_tests/helmholtz_u55c/RB1_BW64_S1-soldavini/krnl_helm/CLEAN/src/kernel_body.cpp:36" URAM="0" VARIABLE="mul_ln36"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_34_13_VITIS_LOOP_35_14_VITIS_LOOP_36_15" OPTYPE="add" PRAGMA="" RTLNAME="add_ln34_fu_161_p2" SOURCE="/opt/alveo_tests/olympus_tests/helmholtz_u55c/RB1_BW64_S1-soldavini/krnl_helm/CLEAN/src/kernel_body.cpp:34" URAM="0" VARIABLE="add_ln34"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_34_13_VITIS_LOOP_35_14_VITIS_LOOP_36_15" OPTYPE="add" PRAGMA="" RTLNAME="add_ln34_1_fu_182_p2" SOURCE="/opt/alveo_tests/olympus_tests/helmholtz_u55c/RB1_BW64_S1-soldavini/krnl_helm/CLEAN/src/kernel_body.cpp:34" URAM="0" VARIABLE="add_ln34_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_34_13_VITIS_LOOP_35_14_VITIS_LOOP_36_15" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_4ns_7ns_7ns_11_4_1_U92" SOURCE="/opt/alveo_tests/olympus_tests/helmholtz_u55c/RB1_BW64_S1-soldavini/krnl_helm/CLEAN/src/kernel_body.cpp:34" URAM="0" VARIABLE="mul_ln34"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_34_13_VITIS_LOOP_35_14_VITIS_LOOP_36_15" OPTYPE="add" PRAGMA="" RTLNAME="add_ln35_fu_299_p2" SOURCE="/opt/alveo_tests/olympus_tests/helmholtz_u55c/RB1_BW64_S1-soldavini/krnl_helm/CLEAN/src/kernel_body.cpp:35" URAM="0" VARIABLE="add_ln35"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_34_13_VITIS_LOOP_35_14_VITIS_LOOP_36_15" OPTYPE="mul" PRAGMA="" RTLNAME="mul_4ns_5ns_7_1_1_U91" SOURCE="/opt/alveo_tests/olympus_tests/helmholtz_u55c/RB1_BW64_S1-soldavini/krnl_helm/CLEAN/src/kernel_body.cpp:36" URAM="0" VARIABLE="mul_ln36_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_34_13_VITIS_LOOP_35_14_VITIS_LOOP_36_15" OPTYPE="add" PRAGMA="" RTLNAME="add_ln38_1_fu_332_p2" SOURCE="/opt/alveo_tests/olympus_tests/helmholtz_u55c/RB1_BW64_S1-soldavini/krnl_helm/CLEAN/src/kernel_body.cpp:38" URAM="0" VARIABLE="add_ln38_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_34_13_VITIS_LOOP_35_14_VITIS_LOOP_36_15" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_4ns_7ns_7ns_11_4_1_U92" SOURCE="/opt/alveo_tests/olympus_tests/helmholtz_u55c/RB1_BW64_S1-soldavini/krnl_helm/CLEAN/src/kernel_body.cpp:38" URAM="0" VARIABLE="add_ln38"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_34_13_VITIS_LOOP_35_14_VITIS_LOOP_36_15" OPTYPE="add" PRAGMA="" RTLNAME="add_ln36_fu_232_p2" SOURCE="/opt/alveo_tests/olympus_tests/helmholtz_u55c/RB1_BW64_S1-soldavini/krnl_helm/CLEAN/src/kernel_body.cpp:36" URAM="0" VARIABLE="add_ln36"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_34_13_VITIS_LOOP_35_14_VITIS_LOOP_36_15" OPTYPE="add" PRAGMA="" RTLNAME="add_ln35_1_fu_238_p2" SOURCE="/opt/alveo_tests/olympus_tests/helmholtz_u55c/RB1_BW64_S1-soldavini/krnl_helm/CLEAN/src/kernel_body.cpp:35" URAM="0" VARIABLE="add_ln35_1"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>compute_1_Pipeline_VITIS_LOOP_39_16_VITIS_LOOP_40_17_VITIS_LOOP_41_18</Name>
            <Loops>
                <VITIS_LOOP_39_16_VITIS_LOOP_40_17_VITIS_LOOP_41_18/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.44</TargetClockPeriod>
                    <ClockUncertainty>1.20</ClockUncertainty>
                    <EstimatedClockPeriod>3.148</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>14698</Best-caseLatency>
                    <Average-caseLatency>14698</Average-caseLatency>
                    <Worst-caseLatency>14698</Worst-caseLatency>
                    <Best-caseRealTimeLatency>65.318 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>65.318 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>65.318 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>14698</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_39_16_VITIS_LOOP_40_17_VITIS_LOOP_41_18>
                        <Name>VITIS_LOOP_39_16_VITIS_LOOP_40_17_VITIS_LOOP_41_18</Name>
                        <TripCount>1331</TripCount>
                        <Latency>14696</Latency>
                        <AbsoluteTimeLatency>65.309 us</AbsoluteTimeLatency>
                        <PipelineII>11</PipelineII>
                        <PipelineDepth>67</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_39_16_VITIS_LOOP_40_17_VITIS_LOOP_41_18>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>2</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>3224</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1469</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_39_16_VITIS_LOOP_40_17_VITIS_LOOP_41_18" OPTYPE="mul" PRAGMA="" RTLNAME="mul_4ns_5ns_7_1_1_U100" SOURCE="" URAM="0" VARIABLE="empty"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_39_16_VITIS_LOOP_40_17_VITIS_LOOP_41_18" OPTYPE="mul" PRAGMA="" RTLNAME="mul_4ns_8ns_11_1_1_U98" SOURCE="/opt/alveo_tests/olympus_tests/helmholtz_u55c/RB1_BW64_S1-soldavini/krnl_helm/CLEAN/src/kernel_body.cpp:40" URAM="0" VARIABLE="empty_65"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_39_16_VITIS_LOOP_40_17_VITIS_LOOP_41_18" OPTYPE="add" PRAGMA="" RTLNAME="add_ln39_fu_566_p2" SOURCE="/opt/alveo_tests/olympus_tests/helmholtz_u55c/RB1_BW64_S1-soldavini/krnl_helm/CLEAN/src/kernel_body.cpp:39" URAM="0" VARIABLE="add_ln39"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_39_16_VITIS_LOOP_40_17_VITIS_LOOP_41_18" OPTYPE="add" PRAGMA="" RTLNAME="add_ln39_11_fu_422_p2" SOURCE="/opt/alveo_tests/olympus_tests/helmholtz_u55c/RB1_BW64_S1-soldavini/krnl_helm/CLEAN/src/kernel_body.cpp:39" URAM="0" VARIABLE="add_ln39_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_39_16_VITIS_LOOP_40_17_VITIS_LOOP_41_18" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_4ns_7ns_7ns_11_4_1_U103" SOURCE="/opt/alveo_tests/olympus_tests/helmholtz_u55c/RB1_BW64_S1-soldavini/krnl_helm/CLEAN/src/kernel_body.cpp:39" URAM="0" VARIABLE="mul_ln39"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_39_16_VITIS_LOOP_40_17_VITIS_LOOP_41_18" OPTYPE="add" PRAGMA="" RTLNAME="add_ln39_1_fu_505_p2" SOURCE="/opt/alveo_tests/olympus_tests/helmholtz_u55c/RB1_BW64_S1-soldavini/krnl_helm/CLEAN/src/kernel_body.cpp:39" URAM="0" VARIABLE="add_ln39_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_39_16_VITIS_LOOP_40_17_VITIS_LOOP_41_18" OPTYPE="add" PRAGMA="" RTLNAME="add_ln39_2_fu_574_p2" SOURCE="/opt/alveo_tests/olympus_tests/helmholtz_u55c/RB1_BW64_S1-soldavini/krnl_helm/CLEAN/src/kernel_body.cpp:39" URAM="0" VARIABLE="add_ln39_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_39_16_VITIS_LOOP_40_17_VITIS_LOOP_41_18" OPTYPE="add" PRAGMA="" RTLNAME="add_ln39_3_fu_590_p2" SOURCE="/opt/alveo_tests/olympus_tests/helmholtz_u55c/RB1_BW64_S1-soldavini/krnl_helm/CLEAN/src/kernel_body.cpp:39" URAM="0" VARIABLE="add_ln39_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_39_16_VITIS_LOOP_40_17_VITIS_LOOP_41_18" OPTYPE="add" PRAGMA="" RTLNAME="add_ln39_4_fu_639_p2" SOURCE="/opt/alveo_tests/olympus_tests/helmholtz_u55c/RB1_BW64_S1-soldavini/krnl_helm/CLEAN/src/kernel_body.cpp:39" URAM="0" VARIABLE="add_ln39_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_39_16_VITIS_LOOP_40_17_VITIS_LOOP_41_18" OPTYPE="add" PRAGMA="" RTLNAME="add_ln39_5_fu_662_p2" SOURCE="/opt/alveo_tests/olympus_tests/helmholtz_u55c/RB1_BW64_S1-soldavini/krnl_helm/CLEAN/src/kernel_body.cpp:39" URAM="0" VARIABLE="add_ln39_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_39_16_VITIS_LOOP_40_17_VITIS_LOOP_41_18" OPTYPE="add" PRAGMA="" RTLNAME="add_ln39_6_fu_683_p2" SOURCE="/opt/alveo_tests/olympus_tests/helmholtz_u55c/RB1_BW64_S1-soldavini/krnl_helm/CLEAN/src/kernel_body.cpp:39" URAM="0" VARIABLE="add_ln39_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_39_16_VITIS_LOOP_40_17_VITIS_LOOP_41_18" OPTYPE="add" PRAGMA="" RTLNAME="add_ln39_7_fu_703_p2" SOURCE="/opt/alveo_tests/olympus_tests/helmholtz_u55c/RB1_BW64_S1-soldavini/krnl_helm/CLEAN/src/kernel_body.cpp:39" URAM="0" VARIABLE="add_ln39_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_39_16_VITIS_LOOP_40_17_VITIS_LOOP_41_18" OPTYPE="add" PRAGMA="" RTLNAME="add_ln39_8_fu_723_p2" SOURCE="/opt/alveo_tests/olympus_tests/helmholtz_u55c/RB1_BW64_S1-soldavini/krnl_helm/CLEAN/src/kernel_body.cpp:39" URAM="0" VARIABLE="add_ln39_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_39_16_VITIS_LOOP_40_17_VITIS_LOOP_41_18" OPTYPE="add" PRAGMA="" RTLNAME="add_ln39_9_fu_743_p2" SOURCE="/opt/alveo_tests/olympus_tests/helmholtz_u55c/RB1_BW64_S1-soldavini/krnl_helm/CLEAN/src/kernel_body.cpp:39" URAM="0" VARIABLE="add_ln39_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_39_16_VITIS_LOOP_40_17_VITIS_LOOP_41_18" OPTYPE="add" PRAGMA="" RTLNAME="add_ln39_10_fu_767_p2" SOURCE="/opt/alveo_tests/olympus_tests/helmholtz_u55c/RB1_BW64_S1-soldavini/krnl_helm/CLEAN/src/kernel_body.cpp:39" URAM="0" VARIABLE="add_ln39_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_39_16_VITIS_LOOP_40_17_VITIS_LOOP_41_18" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_fu_522_p2" SOURCE="/opt/alveo_tests/olympus_tests/helmholtz_u55c/RB1_BW64_S1-soldavini/krnl_helm/CLEAN/src/kernel_body.cpp:40" URAM="0" VARIABLE="add_ln40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_39_16_VITIS_LOOP_40_17_VITIS_LOOP_41_18" OPTYPE="mul" PRAGMA="" RTLNAME="mul_4ns_5ns_7_1_1_U101" SOURCE="/opt/alveo_tests/olympus_tests/helmholtz_u55c/RB1_BW64_S1-soldavini/krnl_helm/CLEAN/src/kernel_body.cpp:40" URAM="0" VARIABLE="p_mid1178"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_39_16_VITIS_LOOP_40_17_VITIS_LOOP_41_18" OPTYPE="mul" PRAGMA="" RTLNAME="mul_4ns_8ns_11_1_1_U99" SOURCE="/opt/alveo_tests/olympus_tests/helmholtz_u55c/RB1_BW64_S1-soldavini/krnl_helm/CLEAN/src/kernel_body.cpp:40" URAM="0" VARIABLE="p_mid1180"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_39_16_VITIS_LOOP_40_17_VITIS_LOOP_41_18" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_1_fu_625_p2" SOURCE="/opt/alveo_tests/olympus_tests/helmholtz_u55c/RB1_BW64_S1-soldavini/krnl_helm/CLEAN/src/kernel_body.cpp:43" URAM="0" VARIABLE="add_ln43_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_39_16_VITIS_LOOP_40_17_VITIS_LOOP_41_18" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_4ns_7ns_7ns_11_4_1_U103" SOURCE="/opt/alveo_tests/olympus_tests/helmholtz_u55c/RB1_BW64_S1-soldavini/krnl_helm/CLEAN/src/kernel_body.cpp:43" URAM="0" VARIABLE="add_ln43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_39_16_VITIS_LOOP_40_17_VITIS_LOOP_41_18" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_4ns_4ns_11ns_11_4_1_U102" SOURCE="/opt/alveo_tests/olympus_tests/helmholtz_u55c/RB1_BW64_S1-soldavini/krnl_helm/CLEAN/src/kernel_body.cpp:40" URAM="0" VARIABLE="empty_67"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_39_16_VITIS_LOOP_40_17_VITIS_LOOP_41_18" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_4ns_4ns_11ns_11_4_1_U102" SOURCE="/opt/alveo_tests/olympus_tests/helmholtz_u55c/RB1_BW64_S1-soldavini/krnl_helm/CLEAN/src/kernel_body.cpp:46" URAM="0" VARIABLE="add_ln46"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_39_16_VITIS_LOOP_40_17_VITIS_LOOP_41_18" OPTYPE="add" PRAGMA="" RTLNAME="add_ln46_1_fu_649_p2" SOURCE="/opt/alveo_tests/olympus_tests/helmholtz_u55c/RB1_BW64_S1-soldavini/krnl_helm/CLEAN/src/kernel_body.cpp:46" URAM="0" VARIABLE="add_ln46_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_39_16_VITIS_LOOP_40_17_VITIS_LOOP_41_18" OPTYPE="add" PRAGMA="" RTLNAME="add_ln46_2_fu_673_p2" SOURCE="/opt/alveo_tests/olympus_tests/helmholtz_u55c/RB1_BW64_S1-soldavini/krnl_helm/CLEAN/src/kernel_body.cpp:46" URAM="0" VARIABLE="add_ln46_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_39_16_VITIS_LOOP_40_17_VITIS_LOOP_41_18" OPTYPE="add" PRAGMA="" RTLNAME="add_ln46_3_fu_693_p2" SOURCE="/opt/alveo_tests/olympus_tests/helmholtz_u55c/RB1_BW64_S1-soldavini/krnl_helm/CLEAN/src/kernel_body.cpp:46" URAM="0" VARIABLE="add_ln46_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_39_16_VITIS_LOOP_40_17_VITIS_LOOP_41_18" OPTYPE="add" PRAGMA="" RTLNAME="add_ln46_4_fu_713_p2" SOURCE="/opt/alveo_tests/olympus_tests/helmholtz_u55c/RB1_BW64_S1-soldavini/krnl_helm/CLEAN/src/kernel_body.cpp:46" URAM="0" VARIABLE="add_ln46_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_39_16_VITIS_LOOP_40_17_VITIS_LOOP_41_18" OPTYPE="add" PRAGMA="" RTLNAME="add_ln46_5_fu_733_p2" SOURCE="/opt/alveo_tests/olympus_tests/helmholtz_u55c/RB1_BW64_S1-soldavini/krnl_helm/CLEAN/src/kernel_body.cpp:46" URAM="0" VARIABLE="add_ln46_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_39_16_VITIS_LOOP_40_17_VITIS_LOOP_41_18" OPTYPE="add" PRAGMA="" RTLNAME="add_ln46_6_fu_757_p2" SOURCE="/opt/alveo_tests/olympus_tests/helmholtz_u55c/RB1_BW64_S1-soldavini/krnl_helm/CLEAN/src/kernel_body.cpp:46" URAM="0" VARIABLE="add_ln46_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_39_16_VITIS_LOOP_40_17_VITIS_LOOP_41_18" OPTYPE="add" PRAGMA="" RTLNAME="add_ln46_7_fu_781_p2" SOURCE="/opt/alveo_tests/olympus_tests/helmholtz_u55c/RB1_BW64_S1-soldavini/krnl_helm/CLEAN/src/kernel_body.cpp:46" URAM="0" VARIABLE="add_ln46_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_39_16_VITIS_LOOP_40_17_VITIS_LOOP_41_18" OPTYPE="add" PRAGMA="" RTLNAME="add_ln46_8_fu_808_p2" SOURCE="/opt/alveo_tests/olympus_tests/helmholtz_u55c/RB1_BW64_S1-soldavini/krnl_helm/CLEAN/src/kernel_body.cpp:46" URAM="0" VARIABLE="add_ln46_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_39_16_VITIS_LOOP_40_17_VITIS_LOOP_41_18" OPTYPE="add" PRAGMA="" RTLNAME="add_ln46_9_fu_818_p2" SOURCE="/opt/alveo_tests/olympus_tests/helmholtz_u55c/RB1_BW64_S1-soldavini/krnl_helm/CLEAN/src/kernel_body.cpp:46" URAM="0" VARIABLE="add_ln46_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_39_16_VITIS_LOOP_40_17_VITIS_LOOP_41_18" OPTYPE="add" PRAGMA="" RTLNAME="add_ln46_10_fu_828_p2" SOURCE="/opt/alveo_tests/olympus_tests/helmholtz_u55c/RB1_BW64_S1-soldavini/krnl_helm/CLEAN/src/kernel_body.cpp:46" URAM="0" VARIABLE="add_ln46_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_39_16_VITIS_LOOP_40_17_VITIS_LOOP_41_18" OPTYPE="add" PRAGMA="" RTLNAME="add_ln41_fu_477_p2" SOURCE="/opt/alveo_tests/olympus_tests/helmholtz_u55c/RB1_BW64_S1-soldavini/krnl_helm/CLEAN/src/kernel_body.cpp:41" URAM="0" VARIABLE="add_ln41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_39_16_VITIS_LOOP_40_17_VITIS_LOOP_41_18" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_1_fu_791_p2" SOURCE="/opt/alveo_tests/olympus_tests/helmholtz_u55c/RB1_BW64_S1-soldavini/krnl_helm/CLEAN/src/kernel_body.cpp:40" URAM="0" VARIABLE="add_ln40_1"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>compute_1_Pipeline_VITIS_LOOP_48_20_VITIS_LOOP_49_21_VITIS_LOOP_50_22</Name>
            <Loops>
                <VITIS_LOOP_48_20_VITIS_LOOP_49_21_VITIS_LOOP_50_22/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.44</TargetClockPeriod>
                    <ClockUncertainty>1.20</ClockUncertainty>
                    <EstimatedClockPeriod>3.148</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>14698</Best-caseLatency>
                    <Average-caseLatency>14698</Average-caseLatency>
                    <Worst-caseLatency>14698</Worst-caseLatency>
                    <Best-caseRealTimeLatency>65.318 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>65.318 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>65.318 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>14698</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_48_20_VITIS_LOOP_49_21_VITIS_LOOP_50_22>
                        <Name>VITIS_LOOP_48_20_VITIS_LOOP_49_21_VITIS_LOOP_50_22</Name>
                        <TripCount>1331</TripCount>
                        <Latency>14696</Latency>
                        <AbsoluteTimeLatency>65.309 us</AbsoluteTimeLatency>
                        <PipelineII>11</PipelineII>
                        <PipelineDepth>67</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_48_20_VITIS_LOOP_49_21_VITIS_LOOP_50_22>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>2</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>3224</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1469</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_20_VITIS_LOOP_49_21_VITIS_LOOP_50_22" OPTYPE="mul" PRAGMA="" RTLNAME="mul_4ns_5ns_7_1_1_U111" SOURCE="" URAM="0" VARIABLE="empty"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_20_VITIS_LOOP_49_21_VITIS_LOOP_50_22" OPTYPE="mul" PRAGMA="" RTLNAME="mul_4ns_8ns_11_1_1_U109" SOURCE="/opt/alveo_tests/olympus_tests/helmholtz_u55c/RB1_BW64_S1-soldavini/krnl_helm/CLEAN/src/kernel_body.cpp:49" URAM="0" VARIABLE="empty_62"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_20_VITIS_LOOP_49_21_VITIS_LOOP_50_22" OPTYPE="add" PRAGMA="" RTLNAME="add_ln48_fu_566_p2" SOURCE="/opt/alveo_tests/olympus_tests/helmholtz_u55c/RB1_BW64_S1-soldavini/krnl_helm/CLEAN/src/kernel_body.cpp:48" URAM="0" VARIABLE="add_ln48"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_20_VITIS_LOOP_49_21_VITIS_LOOP_50_22" OPTYPE="add" PRAGMA="" RTLNAME="add_ln48_11_fu_422_p2" SOURCE="/opt/alveo_tests/olympus_tests/helmholtz_u55c/RB1_BW64_S1-soldavini/krnl_helm/CLEAN/src/kernel_body.cpp:48" URAM="0" VARIABLE="add_ln48_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_48_20_VITIS_LOOP_49_21_VITIS_LOOP_50_22" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_4ns_7ns_7ns_11_4_1_U114" SOURCE="/opt/alveo_tests/olympus_tests/helmholtz_u55c/RB1_BW64_S1-soldavini/krnl_helm/CLEAN/src/kernel_body.cpp:48" URAM="0" VARIABLE="mul_ln48"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_20_VITIS_LOOP_49_21_VITIS_LOOP_50_22" OPTYPE="add" PRAGMA="" RTLNAME="add_ln48_1_fu_505_p2" SOURCE="/opt/alveo_tests/olympus_tests/helmholtz_u55c/RB1_BW64_S1-soldavini/krnl_helm/CLEAN/src/kernel_body.cpp:48" URAM="0" VARIABLE="add_ln48_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_20_VITIS_LOOP_49_21_VITIS_LOOP_50_22" OPTYPE="add" PRAGMA="" RTLNAME="add_ln48_2_fu_574_p2" SOURCE="/opt/alveo_tests/olympus_tests/helmholtz_u55c/RB1_BW64_S1-soldavini/krnl_helm/CLEAN/src/kernel_body.cpp:48" URAM="0" VARIABLE="add_ln48_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_20_VITIS_LOOP_49_21_VITIS_LOOP_50_22" OPTYPE="add" PRAGMA="" RTLNAME="add_ln48_3_fu_590_p2" SOURCE="/opt/alveo_tests/olympus_tests/helmholtz_u55c/RB1_BW64_S1-soldavini/krnl_helm/CLEAN/src/kernel_body.cpp:48" URAM="0" VARIABLE="add_ln48_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_20_VITIS_LOOP_49_21_VITIS_LOOP_50_22" OPTYPE="add" PRAGMA="" RTLNAME="add_ln48_4_fu_639_p2" SOURCE="/opt/alveo_tests/olympus_tests/helmholtz_u55c/RB1_BW64_S1-soldavini/krnl_helm/CLEAN/src/kernel_body.cpp:48" URAM="0" VARIABLE="add_ln48_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_20_VITIS_LOOP_49_21_VITIS_LOOP_50_22" OPTYPE="add" PRAGMA="" RTLNAME="add_ln48_5_fu_662_p2" SOURCE="/opt/alveo_tests/olympus_tests/helmholtz_u55c/RB1_BW64_S1-soldavini/krnl_helm/CLEAN/src/kernel_body.cpp:48" URAM="0" VARIABLE="add_ln48_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_20_VITIS_LOOP_49_21_VITIS_LOOP_50_22" OPTYPE="add" PRAGMA="" RTLNAME="add_ln48_6_fu_683_p2" SOURCE="/opt/alveo_tests/olympus_tests/helmholtz_u55c/RB1_BW64_S1-soldavini/krnl_helm/CLEAN/src/kernel_body.cpp:48" URAM="0" VARIABLE="add_ln48_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_20_VITIS_LOOP_49_21_VITIS_LOOP_50_22" OPTYPE="add" PRAGMA="" RTLNAME="add_ln48_7_fu_703_p2" SOURCE="/opt/alveo_tests/olympus_tests/helmholtz_u55c/RB1_BW64_S1-soldavini/krnl_helm/CLEAN/src/kernel_body.cpp:48" URAM="0" VARIABLE="add_ln48_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_20_VITIS_LOOP_49_21_VITIS_LOOP_50_22" OPTYPE="add" PRAGMA="" RTLNAME="add_ln48_8_fu_723_p2" SOURCE="/opt/alveo_tests/olympus_tests/helmholtz_u55c/RB1_BW64_S1-soldavini/krnl_helm/CLEAN/src/kernel_body.cpp:48" URAM="0" VARIABLE="add_ln48_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_20_VITIS_LOOP_49_21_VITIS_LOOP_50_22" OPTYPE="add" PRAGMA="" RTLNAME="add_ln48_9_fu_743_p2" SOURCE="/opt/alveo_tests/olympus_tests/helmholtz_u55c/RB1_BW64_S1-soldavini/krnl_helm/CLEAN/src/kernel_body.cpp:48" URAM="0" VARIABLE="add_ln48_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_20_VITIS_LOOP_49_21_VITIS_LOOP_50_22" OPTYPE="add" PRAGMA="" RTLNAME="add_ln48_10_fu_767_p2" SOURCE="/opt/alveo_tests/olympus_tests/helmholtz_u55c/RB1_BW64_S1-soldavini/krnl_helm/CLEAN/src/kernel_body.cpp:48" URAM="0" VARIABLE="add_ln48_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_20_VITIS_LOOP_49_21_VITIS_LOOP_50_22" OPTYPE="add" PRAGMA="" RTLNAME="add_ln49_fu_522_p2" SOURCE="/opt/alveo_tests/olympus_tests/helmholtz_u55c/RB1_BW64_S1-soldavini/krnl_helm/CLEAN/src/kernel_body.cpp:49" URAM="0" VARIABLE="add_ln49"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_20_VITIS_LOOP_49_21_VITIS_LOOP_50_22" OPTYPE="mul" PRAGMA="" RTLNAME="mul_4ns_5ns_7_1_1_U112" SOURCE="/opt/alveo_tests/olympus_tests/helmholtz_u55c/RB1_BW64_S1-soldavini/krnl_helm/CLEAN/src/kernel_body.cpp:49" URAM="0" VARIABLE="p_mid1225"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_48_20_VITIS_LOOP_49_21_VITIS_LOOP_50_22" OPTYPE="mul" PRAGMA="" RTLNAME="mul_4ns_8ns_11_1_1_U110" SOURCE="/opt/alveo_tests/olympus_tests/helmholtz_u55c/RB1_BW64_S1-soldavini/krnl_helm/CLEAN/src/kernel_body.cpp:49" URAM="0" VARIABLE="p_mid1227"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_20_VITIS_LOOP_49_21_VITIS_LOOP_50_22" OPTYPE="add" PRAGMA="" RTLNAME="add_ln52_1_fu_625_p2" SOURCE="/opt/alveo_tests/olympus_tests/helmholtz_u55c/RB1_BW64_S1-soldavini/krnl_helm/CLEAN/src/kernel_body.cpp:52" URAM="0" VARIABLE="add_ln52_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_48_20_VITIS_LOOP_49_21_VITIS_LOOP_50_22" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_4ns_7ns_7ns_11_4_1_U114" SOURCE="/opt/alveo_tests/olympus_tests/helmholtz_u55c/RB1_BW64_S1-soldavini/krnl_helm/CLEAN/src/kernel_body.cpp:52" URAM="0" VARIABLE="add_ln52"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_48_20_VITIS_LOOP_49_21_VITIS_LOOP_50_22" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_4ns_4ns_11ns_11_4_1_U113" SOURCE="/opt/alveo_tests/olympus_tests/helmholtz_u55c/RB1_BW64_S1-soldavini/krnl_helm/CLEAN/src/kernel_body.cpp:49" URAM="0" VARIABLE="empty_64"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_48_20_VITIS_LOOP_49_21_VITIS_LOOP_50_22" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_4ns_4ns_11ns_11_4_1_U113" SOURCE="/opt/alveo_tests/olympus_tests/helmholtz_u55c/RB1_BW64_S1-soldavini/krnl_helm/CLEAN/src/kernel_body.cpp:55" URAM="0" VARIABLE="add_ln55"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_20_VITIS_LOOP_49_21_VITIS_LOOP_50_22" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_1_fu_649_p2" SOURCE="/opt/alveo_tests/olympus_tests/helmholtz_u55c/RB1_BW64_S1-soldavini/krnl_helm/CLEAN/src/kernel_body.cpp:55" URAM="0" VARIABLE="add_ln55_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_20_VITIS_LOOP_49_21_VITIS_LOOP_50_22" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_2_fu_673_p2" SOURCE="/opt/alveo_tests/olympus_tests/helmholtz_u55c/RB1_BW64_S1-soldavini/krnl_helm/CLEAN/src/kernel_body.cpp:55" URAM="0" VARIABLE="add_ln55_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_20_VITIS_LOOP_49_21_VITIS_LOOP_50_22" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_3_fu_693_p2" SOURCE="/opt/alveo_tests/olympus_tests/helmholtz_u55c/RB1_BW64_S1-soldavini/krnl_helm/CLEAN/src/kernel_body.cpp:55" URAM="0" VARIABLE="add_ln55_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_20_VITIS_LOOP_49_21_VITIS_LOOP_50_22" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_4_fu_713_p2" SOURCE="/opt/alveo_tests/olympus_tests/helmholtz_u55c/RB1_BW64_S1-soldavini/krnl_helm/CLEAN/src/kernel_body.cpp:55" URAM="0" VARIABLE="add_ln55_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_20_VITIS_LOOP_49_21_VITIS_LOOP_50_22" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_5_fu_733_p2" SOURCE="/opt/alveo_tests/olympus_tests/helmholtz_u55c/RB1_BW64_S1-soldavini/krnl_helm/CLEAN/src/kernel_body.cpp:55" URAM="0" VARIABLE="add_ln55_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_20_VITIS_LOOP_49_21_VITIS_LOOP_50_22" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_6_fu_757_p2" SOURCE="/opt/alveo_tests/olympus_tests/helmholtz_u55c/RB1_BW64_S1-soldavini/krnl_helm/CLEAN/src/kernel_body.cpp:55" URAM="0" VARIABLE="add_ln55_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_20_VITIS_LOOP_49_21_VITIS_LOOP_50_22" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_7_fu_781_p2" SOURCE="/opt/alveo_tests/olympus_tests/helmholtz_u55c/RB1_BW64_S1-soldavini/krnl_helm/CLEAN/src/kernel_body.cpp:55" URAM="0" VARIABLE="add_ln55_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_20_VITIS_LOOP_49_21_VITIS_LOOP_50_22" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_8_fu_808_p2" SOURCE="/opt/alveo_tests/olympus_tests/helmholtz_u55c/RB1_BW64_S1-soldavini/krnl_helm/CLEAN/src/kernel_body.cpp:55" URAM="0" VARIABLE="add_ln55_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_20_VITIS_LOOP_49_21_VITIS_LOOP_50_22" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_9_fu_818_p2" SOURCE="/opt/alveo_tests/olympus_tests/helmholtz_u55c/RB1_BW64_S1-soldavini/krnl_helm/CLEAN/src/kernel_body.cpp:55" URAM="0" VARIABLE="add_ln55_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_20_VITIS_LOOP_49_21_VITIS_LOOP_50_22" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_10_fu_828_p2" SOURCE="/opt/alveo_tests/olympus_tests/helmholtz_u55c/RB1_BW64_S1-soldavini/krnl_helm/CLEAN/src/kernel_body.cpp:55" URAM="0" VARIABLE="add_ln55_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_20_VITIS_LOOP_49_21_VITIS_LOOP_50_22" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_fu_477_p2" SOURCE="/opt/alveo_tests/olympus_tests/helmholtz_u55c/RB1_BW64_S1-soldavini/krnl_helm/CLEAN/src/kernel_body.cpp:50" URAM="0" VARIABLE="add_ln50"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_20_VITIS_LOOP_49_21_VITIS_LOOP_50_22" OPTYPE="add" PRAGMA="" RTLNAME="add_ln49_1_fu_791_p2" SOURCE="/opt/alveo_tests/olympus_tests/helmholtz_u55c/RB1_BW64_S1-soldavini/krnl_helm/CLEAN/src/kernel_body.cpp:49" URAM="0" VARIABLE="add_ln49_1"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>compute_1_Pipeline_VITIS_LOOP_57_24_VITIS_LOOP_58_25_VITIS_LOOP_59_26</Name>
            <Loops>
                <VITIS_LOOP_57_24_VITIS_LOOP_58_25_VITIS_LOOP_59_26/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.44</TargetClockPeriod>
                    <ClockUncertainty>1.20</ClockUncertainty>
                    <EstimatedClockPeriod>3.148</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>14698</Best-caseLatency>
                    <Average-caseLatency>14698</Average-caseLatency>
                    <Worst-caseLatency>14698</Worst-caseLatency>
                    <Best-caseRealTimeLatency>65.318 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>65.318 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>65.318 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>14698</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_57_24_VITIS_LOOP_58_25_VITIS_LOOP_59_26>
                        <Name>VITIS_LOOP_57_24_VITIS_LOOP_58_25_VITIS_LOOP_59_26</Name>
                        <TripCount>1331</TripCount>
                        <Latency>14696</Latency>
                        <AbsoluteTimeLatency>65.309 us</AbsoluteTimeLatency>
                        <PipelineII>11</PipelineII>
                        <PipelineDepth>67</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_57_24_VITIS_LOOP_58_25_VITIS_LOOP_59_26>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>2</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>3224</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1469</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_57_24_VITIS_LOOP_58_25_VITIS_LOOP_59_26" OPTYPE="mul" PRAGMA="" RTLNAME="mul_4ns_5ns_7_1_1_U122" SOURCE="" URAM="0" VARIABLE="empty"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_57_24_VITIS_LOOP_58_25_VITIS_LOOP_59_26" OPTYPE="mul" PRAGMA="" RTLNAME="mul_4ns_8ns_11_1_1_U120" SOURCE="/opt/alveo_tests/olympus_tests/helmholtz_u55c/RB1_BW64_S1-soldavini/krnl_helm/CLEAN/src/kernel_body.cpp:58" URAM="0" VARIABLE="empty_59"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_57_24_VITIS_LOOP_58_25_VITIS_LOOP_59_26" OPTYPE="add" PRAGMA="" RTLNAME="add_ln57_fu_566_p2" SOURCE="/opt/alveo_tests/olympus_tests/helmholtz_u55c/RB1_BW64_S1-soldavini/krnl_helm/CLEAN/src/kernel_body.cpp:57" URAM="0" VARIABLE="add_ln57"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_57_24_VITIS_LOOP_58_25_VITIS_LOOP_59_26" OPTYPE="add" PRAGMA="" RTLNAME="add_ln57_11_fu_422_p2" SOURCE="/opt/alveo_tests/olympus_tests/helmholtz_u55c/RB1_BW64_S1-soldavini/krnl_helm/CLEAN/src/kernel_body.cpp:57" URAM="0" VARIABLE="add_ln57_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_57_24_VITIS_LOOP_58_25_VITIS_LOOP_59_26" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_4ns_7ns_7ns_11_4_1_U125" SOURCE="/opt/alveo_tests/olympus_tests/helmholtz_u55c/RB1_BW64_S1-soldavini/krnl_helm/CLEAN/src/kernel_body.cpp:57" URAM="0" VARIABLE="mul_ln57"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_57_24_VITIS_LOOP_58_25_VITIS_LOOP_59_26" OPTYPE="add" PRAGMA="" RTLNAME="add_ln57_1_fu_505_p2" SOURCE="/opt/alveo_tests/olympus_tests/helmholtz_u55c/RB1_BW64_S1-soldavini/krnl_helm/CLEAN/src/kernel_body.cpp:57" URAM="0" VARIABLE="add_ln57_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_57_24_VITIS_LOOP_58_25_VITIS_LOOP_59_26" OPTYPE="add" PRAGMA="" RTLNAME="add_ln57_2_fu_574_p2" SOURCE="/opt/alveo_tests/olympus_tests/helmholtz_u55c/RB1_BW64_S1-soldavini/krnl_helm/CLEAN/src/kernel_body.cpp:57" URAM="0" VARIABLE="add_ln57_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_57_24_VITIS_LOOP_58_25_VITIS_LOOP_59_26" OPTYPE="add" PRAGMA="" RTLNAME="add_ln57_3_fu_590_p2" SOURCE="/opt/alveo_tests/olympus_tests/helmholtz_u55c/RB1_BW64_S1-soldavini/krnl_helm/CLEAN/src/kernel_body.cpp:57" URAM="0" VARIABLE="add_ln57_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_57_24_VITIS_LOOP_58_25_VITIS_LOOP_59_26" OPTYPE="add" PRAGMA="" RTLNAME="add_ln57_4_fu_639_p2" SOURCE="/opt/alveo_tests/olympus_tests/helmholtz_u55c/RB1_BW64_S1-soldavini/krnl_helm/CLEAN/src/kernel_body.cpp:57" URAM="0" VARIABLE="add_ln57_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_57_24_VITIS_LOOP_58_25_VITIS_LOOP_59_26" OPTYPE="add" PRAGMA="" RTLNAME="add_ln57_5_fu_662_p2" SOURCE="/opt/alveo_tests/olympus_tests/helmholtz_u55c/RB1_BW64_S1-soldavini/krnl_helm/CLEAN/src/kernel_body.cpp:57" URAM="0" VARIABLE="add_ln57_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_57_24_VITIS_LOOP_58_25_VITIS_LOOP_59_26" OPTYPE="add" PRAGMA="" RTLNAME="add_ln57_6_fu_683_p2" SOURCE="/opt/alveo_tests/olympus_tests/helmholtz_u55c/RB1_BW64_S1-soldavini/krnl_helm/CLEAN/src/kernel_body.cpp:57" URAM="0" VARIABLE="add_ln57_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_57_24_VITIS_LOOP_58_25_VITIS_LOOP_59_26" OPTYPE="add" PRAGMA="" RTLNAME="add_ln57_7_fu_703_p2" SOURCE="/opt/alveo_tests/olympus_tests/helmholtz_u55c/RB1_BW64_S1-soldavini/krnl_helm/CLEAN/src/kernel_body.cpp:57" URAM="0" VARIABLE="add_ln57_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_57_24_VITIS_LOOP_58_25_VITIS_LOOP_59_26" OPTYPE="add" PRAGMA="" RTLNAME="add_ln57_8_fu_723_p2" SOURCE="/opt/alveo_tests/olympus_tests/helmholtz_u55c/RB1_BW64_S1-soldavini/krnl_helm/CLEAN/src/kernel_body.cpp:57" URAM="0" VARIABLE="add_ln57_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_57_24_VITIS_LOOP_58_25_VITIS_LOOP_59_26" OPTYPE="add" PRAGMA="" RTLNAME="add_ln57_9_fu_743_p2" SOURCE="/opt/alveo_tests/olympus_tests/helmholtz_u55c/RB1_BW64_S1-soldavini/krnl_helm/CLEAN/src/kernel_body.cpp:57" URAM="0" VARIABLE="add_ln57_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_57_24_VITIS_LOOP_58_25_VITIS_LOOP_59_26" OPTYPE="add" PRAGMA="" RTLNAME="add_ln57_10_fu_767_p2" SOURCE="/opt/alveo_tests/olympus_tests/helmholtz_u55c/RB1_BW64_S1-soldavini/krnl_helm/CLEAN/src/kernel_body.cpp:57" URAM="0" VARIABLE="add_ln57_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_57_24_VITIS_LOOP_58_25_VITIS_LOOP_59_26" OPTYPE="add" PRAGMA="" RTLNAME="add_ln58_fu_522_p2" SOURCE="/opt/alveo_tests/olympus_tests/helmholtz_u55c/RB1_BW64_S1-soldavini/krnl_helm/CLEAN/src/kernel_body.cpp:58" URAM="0" VARIABLE="add_ln58"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_57_24_VITIS_LOOP_58_25_VITIS_LOOP_59_26" OPTYPE="mul" PRAGMA="" RTLNAME="mul_4ns_5ns_7_1_1_U123" SOURCE="/opt/alveo_tests/olympus_tests/helmholtz_u55c/RB1_BW64_S1-soldavini/krnl_helm/CLEAN/src/kernel_body.cpp:58" URAM="0" VARIABLE="p_mid1272"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_57_24_VITIS_LOOP_58_25_VITIS_LOOP_59_26" OPTYPE="mul" PRAGMA="" RTLNAME="mul_4ns_8ns_11_1_1_U121" SOURCE="/opt/alveo_tests/olympus_tests/helmholtz_u55c/RB1_BW64_S1-soldavini/krnl_helm/CLEAN/src/kernel_body.cpp:58" URAM="0" VARIABLE="p_mid1274"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_57_24_VITIS_LOOP_58_25_VITIS_LOOP_59_26" OPTYPE="add" PRAGMA="" RTLNAME="add_ln61_1_fu_625_p2" SOURCE="/opt/alveo_tests/olympus_tests/helmholtz_u55c/RB1_BW64_S1-soldavini/krnl_helm/CLEAN/src/kernel_body.cpp:61" URAM="0" VARIABLE="add_ln61_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_57_24_VITIS_LOOP_58_25_VITIS_LOOP_59_26" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_4ns_7ns_7ns_11_4_1_U125" SOURCE="/opt/alveo_tests/olympus_tests/helmholtz_u55c/RB1_BW64_S1-soldavini/krnl_helm/CLEAN/src/kernel_body.cpp:61" URAM="0" VARIABLE="add_ln61"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_57_24_VITIS_LOOP_58_25_VITIS_LOOP_59_26" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_4ns_4ns_11ns_11_4_1_U124" SOURCE="/opt/alveo_tests/olympus_tests/helmholtz_u55c/RB1_BW64_S1-soldavini/krnl_helm/CLEAN/src/kernel_body.cpp:58" URAM="0" VARIABLE="empty_61"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_57_24_VITIS_LOOP_58_25_VITIS_LOOP_59_26" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_4ns_4ns_11ns_11_4_1_U124" SOURCE="/opt/alveo_tests/olympus_tests/helmholtz_u55c/RB1_BW64_S1-soldavini/krnl_helm/CLEAN/src/kernel_body.cpp:64" URAM="0" VARIABLE="add_ln64"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_57_24_VITIS_LOOP_58_25_VITIS_LOOP_59_26" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_1_fu_649_p2" SOURCE="/opt/alveo_tests/olympus_tests/helmholtz_u55c/RB1_BW64_S1-soldavini/krnl_helm/CLEAN/src/kernel_body.cpp:64" URAM="0" VARIABLE="add_ln64_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_57_24_VITIS_LOOP_58_25_VITIS_LOOP_59_26" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_2_fu_673_p2" SOURCE="/opt/alveo_tests/olympus_tests/helmholtz_u55c/RB1_BW64_S1-soldavini/krnl_helm/CLEAN/src/kernel_body.cpp:64" URAM="0" VARIABLE="add_ln64_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_57_24_VITIS_LOOP_58_25_VITIS_LOOP_59_26" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_3_fu_693_p2" SOURCE="/opt/alveo_tests/olympus_tests/helmholtz_u55c/RB1_BW64_S1-soldavini/krnl_helm/CLEAN/src/kernel_body.cpp:64" URAM="0" VARIABLE="add_ln64_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_57_24_VITIS_LOOP_58_25_VITIS_LOOP_59_26" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_4_fu_713_p2" SOURCE="/opt/alveo_tests/olympus_tests/helmholtz_u55c/RB1_BW64_S1-soldavini/krnl_helm/CLEAN/src/kernel_body.cpp:64" URAM="0" VARIABLE="add_ln64_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_57_24_VITIS_LOOP_58_25_VITIS_LOOP_59_26" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_5_fu_733_p2" SOURCE="/opt/alveo_tests/olympus_tests/helmholtz_u55c/RB1_BW64_S1-soldavini/krnl_helm/CLEAN/src/kernel_body.cpp:64" URAM="0" VARIABLE="add_ln64_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_57_24_VITIS_LOOP_58_25_VITIS_LOOP_59_26" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_6_fu_757_p2" SOURCE="/opt/alveo_tests/olympus_tests/helmholtz_u55c/RB1_BW64_S1-soldavini/krnl_helm/CLEAN/src/kernel_body.cpp:64" URAM="0" VARIABLE="add_ln64_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_57_24_VITIS_LOOP_58_25_VITIS_LOOP_59_26" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_7_fu_781_p2" SOURCE="/opt/alveo_tests/olympus_tests/helmholtz_u55c/RB1_BW64_S1-soldavini/krnl_helm/CLEAN/src/kernel_body.cpp:64" URAM="0" VARIABLE="add_ln64_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_57_24_VITIS_LOOP_58_25_VITIS_LOOP_59_26" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_8_fu_808_p2" SOURCE="/opt/alveo_tests/olympus_tests/helmholtz_u55c/RB1_BW64_S1-soldavini/krnl_helm/CLEAN/src/kernel_body.cpp:64" URAM="0" VARIABLE="add_ln64_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_57_24_VITIS_LOOP_58_25_VITIS_LOOP_59_26" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_9_fu_818_p2" SOURCE="/opt/alveo_tests/olympus_tests/helmholtz_u55c/RB1_BW64_S1-soldavini/krnl_helm/CLEAN/src/kernel_body.cpp:64" URAM="0" VARIABLE="add_ln64_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_57_24_VITIS_LOOP_58_25_VITIS_LOOP_59_26" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_10_fu_828_p2" SOURCE="/opt/alveo_tests/olympus_tests/helmholtz_u55c/RB1_BW64_S1-soldavini/krnl_helm/CLEAN/src/kernel_body.cpp:64" URAM="0" VARIABLE="add_ln64_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_57_24_VITIS_LOOP_58_25_VITIS_LOOP_59_26" OPTYPE="add" PRAGMA="" RTLNAME="add_ln59_fu_477_p2" SOURCE="/opt/alveo_tests/olympus_tests/helmholtz_u55c/RB1_BW64_S1-soldavini/krnl_helm/CLEAN/src/kernel_body.cpp:59" URAM="0" VARIABLE="add_ln59"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_57_24_VITIS_LOOP_58_25_VITIS_LOOP_59_26" OPTYPE="add" PRAGMA="" RTLNAME="add_ln58_1_fu_791_p2" SOURCE="/opt/alveo_tests/olympus_tests/helmholtz_u55c/RB1_BW64_S1-soldavini/krnl_helm/CLEAN/src/kernel_body.cpp:58" URAM="0" VARIABLE="add_ln58_1"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>compute_1_Pipeline_VITIS_LOOP_90_4</Name>
            <Loops>
                <VITIS_LOOP_90_4/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.44</TargetClockPeriod>
                    <ClockUncertainty>1.20</ClockUncertainty>
                    <EstimatedClockPeriod>2.852</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1333</Best-caseLatency>
                    <Average-caseLatency>1333</Average-caseLatency>
                    <Worst-caseLatency>1333</Worst-caseLatency>
                    <Best-caseRealTimeLatency>5.924 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>5.924 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>5.924 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1333</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_90_4>
                        <Name>VITIS_LOOP_90_4</Name>
                        <TripCount>1331</TripCount>
                        <Latency>1331</Latency>
                        <AbsoluteTimeLatency>5.915 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_90_4>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>14</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>86</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_90_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln90_fu_74_p2" SOURCE="/opt/alveo_tests/olympus_tests/helmholtz_u55c/RB1_BW64_S1-soldavini/krnl_helm/CLEAN/src/CU.cpp:90" URAM="0" VARIABLE="add_ln90"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>compute_1</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.44</TargetClockPeriod>
                    <ClockUncertainty>1.20</ClockUncertainty>
                    <EstimatedClockPeriod>3.169</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>80376</Best-caseLatency>
                    <Average-caseLatency>80376</Average-caseLatency>
                    <Worst-caseLatency>80376</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.357 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.357 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.357 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>80376</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>20</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>134</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>1</UTIL_DSP>
                    <FF>30151</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>1</UTIL_FF>
                    <LUT>19510</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <URAM>18</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>1</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="S_buf_U" SOURCE="/opt/alveo_tests/olympus_tests/helmholtz_u55c/RB1_BW64_S1-soldavini/krnl_helm/CLEAN/src/CU.cpp:58" URAM="0" VARIABLE="S_buf"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="D_buf_U" SOURCE="/opt/alveo_tests/olympus_tests/helmholtz_u55c/RB1_BW64_S1-soldavini/krnl_helm/CLEAN/src/CU.cpp:59" URAM="1" VARIABLE="D_buf"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="u_buf_U" SOURCE="/opt/alveo_tests/olympus_tests/helmholtz_u55c/RB1_BW64_S1-soldavini/krnl_helm/CLEAN/src/CU.cpp:60" URAM="1" VARIABLE="u_buf"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="v_buf_U" SOURCE="" URAM="1" VARIABLE="v_buf"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="t_U" SOURCE="" URAM="1" VARIABLE="t"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="r_U" SOURCE="" URAM="1" VARIABLE="r"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="t1_U" SOURCE="" URAM="1" VARIABLE="t1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="t3_U" SOURCE="" URAM="1" VARIABLE="t3"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="t0_U" SOURCE="" URAM="1" VARIABLE="t0"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="yes" RTLNAME="t2_U" SOURCE="" URAM="1" VARIABLE="t2"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>write_data_1_Pipeline_VITIS_LOOP_47_1</Name>
            <Loops>
                <VITIS_LOOP_47_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.44</TargetClockPeriod>
                    <ClockUncertainty>1.20</ClockUncertainty>
                    <EstimatedClockPeriod>3.244</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1334</Best-caseLatency>
                    <Average-caseLatency>1334</Average-caseLatency>
                    <Worst-caseLatency>1334</Worst-caseLatency>
                    <Best-caseRealTimeLatency>5.928 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>5.928 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>5.928 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1334</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_47_1>
                        <Name>VITIS_LOOP_47_1</Name>
                        <TripCount>1331</TripCount>
                        <Latency>1332</Latency>
                        <AbsoluteTimeLatency>5.919 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_47_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>81</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>101</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_47_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln47_fu_94_p2" SOURCE="/opt/alveo_tests/olympus_tests/helmholtz_u55c/RB1_BW64_S1-soldavini/krnl_helm/CLEAN/src/CU.cpp:47" URAM="0" VARIABLE="add_ln47"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>write_data_1</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.44</TargetClockPeriod>
                    <ClockUncertainty>1.20</ClockUncertainty>
                    <EstimatedClockPeriod>3.244</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1407</Best-caseLatency>
                    <Average-caseLatency>1407</Average-caseLatency>
                    <Worst-caseLatency>1407</Worst-caseLatency>
                    <Best-caseRealTimeLatency>6.253 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>6.253 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>6.253 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1407</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>2</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>346</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>748</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_12ns_32_1_1_U146" SOURCE="" URAM="0" VARIABLE="mul"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln47_fu_105_p2" SOURCE="/opt/alveo_tests/olympus_tests/helmholtz_u55c/RB1_BW64_S1-soldavini/krnl_helm/CLEAN/src/CU.cpp:47" URAM="0" VARIABLE="add_ln47"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>dataflow_in_loop_VITIS_LOOP_112_1</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.44</TargetClockPeriod>
                    <ClockUncertainty>1.20</ClockUncertainty>
                    <EstimatedClockPeriod>3.244</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>80588</Best-caseLatency>
                    <Average-caseLatency>80588</Average-caseLatency>
                    <Worst-caseLatency>80588</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.358 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.358 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.358 ms</Worst-caseRealTimeLatency>
                    <DataflowPipelineThroughput>80377</DataflowPipelineThroughput>
                    <PipelineInitiationInterval>80377</PipelineInitiationInterval>
                    <PipelineType>dataflow</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>28</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>138</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>1</UTIL_DSP>
                    <FF>31819</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>1</UTIL_FF>
                    <LUT>22960</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <URAM>18</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>1</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="out_r_c_U" SOURCE="" URAM="0" VARIABLE="out_r_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="count_c_U" SOURCE="" URAM="0" VARIABLE="count_c"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="S0_buf_U" SOURCE="/opt/alveo_tests/olympus_tests/helmholtz_u55c/RB1_BW64_S1-soldavini/krnl_helm/CLEAN/src/CU.cpp:104" URAM="0" VARIABLE="S0_buf"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="D0_buf_U" SOURCE="/opt/alveo_tests/olympus_tests/helmholtz_u55c/RB1_BW64_S1-soldavini/krnl_helm/CLEAN/src/CU.cpp:106" URAM="0" VARIABLE="D0_buf"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="u0_buf_U" SOURCE="/opt/alveo_tests/olympus_tests/helmholtz_u55c/RB1_BW64_S1-soldavini/krnl_helm/CLEAN/src/CU.cpp:108" URAM="0" VARIABLE="u0_buf"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="v0_buf_U" SOURCE="/opt/alveo_tests/olympus_tests/helmholtz_u55c/RB1_BW64_S1-soldavini/krnl_helm/CLEAN/src/CU.cpp:110" URAM="0" VARIABLE="v0_buf"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>krnl_helm</Name>
            <Loops>
                <VITIS_LOOP_112_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.44</TargetClockPeriod>
                    <ClockUncertainty>1.20</ClockUncertainty>
                    <EstimatedClockPeriod>3.244</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_112_1>
                        <Name>VITIS_LOOP_112_1</Name>
                        <TripCount>undef</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <DataflowPipelineThroughput>80377</DataflowPipelineThroughput>
                        <PipelineDepth>undef</PipelineDepth>
                        <PipelineType>dataflow</PipelineType>
                        <InstanceList>
                            <Instance>dataflow_in_loop_VITIS_LOOP_112_1_U0</Instance>
                        </InstanceList>
                    </VITIS_LOOP_112_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>28</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>138</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>1</UTIL_DSP>
                    <FF>34716</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>1</UTIL_FF>
                    <LUT>26915</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>2</UTIL_LUT>
                    <URAM>18</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>1</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
    </ModuleInformation>
    <FIFOInformation>
        <FIFOInst>
            <Name>S0_buf_U</Name>
            <ParentInst>dataflow_in_loop_VITIS_LOOP_112_1_U0</ParentInst>
            <StaticDepth>121</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>D0_buf_U</Name>
            <ParentInst>dataflow_in_loop_VITIS_LOOP_112_1_U0</ParentInst>
            <StaticDepth>1331</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>u0_buf_U</Name>
            <ParentInst>dataflow_in_loop_VITIS_LOOP_112_1_U0</ParentInst>
            <StaticDepth>1331</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>v0_buf_U</Name>
            <ParentInst>dataflow_in_loop_VITIS_LOOP_112_1_U0</ParentInst>
            <StaticDepth>1331</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
    </FIFOInformation>
    <UserConfigCommands>
        <config_op>
            <ENTRY impl="all mul" latency="-1 mul" op="mul" precision="mul standard"/>
            <ENTRY impl="all add" latency="-1 add" op="add" precision="add standard"/>
            <ENTRY impl="all sub" latency="-1 sub" op="sub" precision="sub standard"/>
            <ENTRY impl="all fadd" latency="-1 fadd" op="fadd" precision="fadd standard"/>
            <ENTRY impl="all fsub" latency="-1 fsub" op="fsub" precision="fsub standard"/>
            <ENTRY impl="all fdiv" latency="-1 fdiv" op="fdiv" precision="fdiv standard"/>
            <ENTRY impl="all fexp" latency="-1 fexp" op="fexp" precision="fexp standard"/>
            <ENTRY impl="all flog" latency="-1 flog" op="flog" precision="flog standard"/>
            <ENTRY impl="all fmul" latency="-1 fmul" op="fmul" precision="fmul standard"/>
            <ENTRY impl="all frsqrt" latency="-1 frsqrt" op="frsqrt" precision="frsqrt standard"/>
            <ENTRY impl="all frecip" latency="-1 frecip" op="frecip" precision="frecip standard"/>
            <ENTRY impl="all fsqrt" latency="-1 fsqrt" op="fsqrt" precision="fsqrt standard"/>
            <ENTRY impl="all dadd" latency="-1 dadd" op="dadd" precision="dadd standard"/>
            <ENTRY impl="all dsub" latency="-1 dsub" op="dsub" precision="dsub standard"/>
            <ENTRY impl="all ddiv" latency="-1 ddiv" op="ddiv" precision="ddiv standard"/>
            <ENTRY impl="all dexp" latency="-1 dexp" op="dexp" precision="dexp standard"/>
            <ENTRY impl="all dlog" latency="-1 dlog" op="dlog" precision="dlog standard"/>
            <ENTRY impl="all dmul" latency="-1 dmul" op="dmul" precision="dmul standard"/>
            <ENTRY impl="all drsqrt" latency="-1 drsqrt" op="drsqrt" precision="drsqrt standard"/>
            <ENTRY impl="all drecip" latency="-1 drecip" op="drecip" precision="drecip standard"/>
            <ENTRY impl="all dsqrt" latency="-1 dsqrt" op="dsqrt" precision="dsqrt standard"/>
            <ENTRY impl="all hadd" latency="-1 hadd" op="hadd" precision="hadd standard"/>
            <ENTRY impl="all hsub" latency="-1 hsub" op="hsub" precision="hsub standard"/>
            <ENTRY impl="all hdiv" latency="-1 hdiv" op="hdiv" precision="hdiv standard"/>
            <ENTRY impl="all hmul" latency="-1 hmul" op="hmul" precision="hmul standard"/>
            <ENTRY impl="all hsqrt" latency="-1 hsqrt" op="hsqrt" precision="hsqrt standard"/>
            <ENTRY impl="all facc" latency="-1 facc" op="facc" precision="facc standard"/>
            <ENTRY impl="all fmacc" latency="-1 fmacc" op="fmacc" precision="fmacc standard"/>
            <ENTRY impl="all fmadd" latency="-1 fmadd" op="fmadd" precision="fmadd standard"/>
        </config_op>
        <config_storage>
            <ENTRY auto_srl_max_bits="1024 fifo" auto_srl_max_depth="2 fifo" impl="autosrl fifo" type="fifo"/>
        </config_storage>
        <config_debug enable="1"/>
        <config_export format="xo" ipname="krnl_helm"/>
        <config_rtl kernel_profile="1"/>
    </UserConfigCommands>
    <Args>
        <Arg ArgName="in" index="0" direction="in" srcType="ap_uint&lt;64&gt;*" srcSize="64">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem0" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="s_axi_control" name="" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="out" index="1" direction="out" srcType="ap_uint&lt;64&gt;*" srcSize="64">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem1" name="" usage="data" direction="out"/>
                <hwRef type="interface" interface="s_axi_control" name="" usage="address" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="num_times" index="2" direction="in" srcType="unsigned int const " srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_control" name="num_times" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="s_axi_control" type="axi4lite" busTypeName="aximm" mode="slave" dataWidth="32" addrWidth="6" portPrefix="s_axi_control_" paramPrefix="C_S_AXI_CONTROL_">
            <ports>
                <port>s_axi_control_ARADDR</port>
                <port>s_axi_control_ARREADY</port>
                <port>s_axi_control_ARVALID</port>
                <port>s_axi_control_AWADDR</port>
                <port>s_axi_control_AWREADY</port>
                <port>s_axi_control_AWVALID</port>
                <port>s_axi_control_BREADY</port>
                <port>s_axi_control_BRESP</port>
                <port>s_axi_control_BVALID</port>
                <port>s_axi_control_RDATA</port>
                <port>s_axi_control_RREADY</port>
                <port>s_axi_control_RRESP</port>
                <port>s_axi_control_RVALID</port>
                <port>s_axi_control_WDATA</port>
                <port>s_axi_control_WREADY</port>
                <port>s_axi_control_WSTRB</port>
                <port>s_axi_control_WVALID</port>
            </ports>
            <registers>
                <register offset="0x00" name="CTRL" access="RW" description="Control signals" range="32">
                    <fields>
                        <field offset="0" width="1" name="AP_START" access="RW" description="Control signal Register for 'ap_start'."/>
                        <field offset="1" width="1" name="AP_DONE" access="R" description="Control signal Register for 'ap_done'."/>
                        <field offset="2" width="1" name="AP_IDLE" access="R" description="Control signal Register for 'ap_idle'."/>
                        <field offset="3" width="1" name="AP_READY" access="R" description="Control signal Register for 'ap_ready'."/>
                        <field offset="4" width="1" name="AP_CONTINUE" access="R" description="Control signal Register for 'ap_continue'."/>
                        <field offset="5" width="2" name="RESERVED_1" access="R" description="Reserved.  0s on read."/>
                        <field offset="7" width="1" name="AUTO_RESTART" access="RW" description="Control signal Register for 'auto_restart'."/>
                        <field offset="8" width="1" name="RESERVED_2" access="R" description="Reserved.  0s on read."/>
                        <field offset="9" width="1" name="INTERRUPT" access="R" description="Control signal Register for 'interrupt'."/>
                        <field offset="10" width="22" name="RESERVED_3" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x04" name="GIER" access="RW" description="Global Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="Enable" access="RW" description="Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"/>
                        <field offset="1" width="31" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x08" name="IP_IER" access="RW" description="IP Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_EN" access="RW" description="Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="1" width="1" name="CHAN1_INT_EN" access="RW" description="Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="2" width="30" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x0c" name="IP_ISR" access="RW" description="IP Interrupt Status Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_ST" access="R" description="Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 interrupt, 1 = Channel 0 interrupt."/>
                        <field offset="1" width="1" name="CHAN1_INT_ST" access="R" description="Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 interrupt, 1 = Channel 1 interrupt."/>
                        <field offset="2" width="30" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x10" name="in_r_1" access="W" description="Data signal of in_r" range="32">
                    <fields>
                        <field offset="0" width="32" name="in_r" access="W" description="Bit 31 to 0 of in_r"/>
                    </fields>
                </register>
                <register offset="0x14" name="in_r_2" access="W" description="Data signal of in_r" range="32">
                    <fields>
                        <field offset="0" width="32" name="in_r" access="W" description="Bit 63 to 32 of in_r"/>
                    </fields>
                </register>
                <register offset="0x1c" name="out_r_1" access="W" description="Data signal of out_r" range="32">
                    <fields>
                        <field offset="0" width="32" name="out_r" access="W" description="Bit 31 to 0 of out_r"/>
                    </fields>
                </register>
                <register offset="0x20" name="out_r_2" access="W" description="Data signal of out_r" range="32">
                    <fields>
                        <field offset="0" width="32" name="out_r" access="W" description="Bit 63 to 32 of out_r"/>
                    </fields>
                </register>
                <register offset="0x28" name="num_times" access="W" description="Data signal of num_times" range="32">
                    <fields>
                        <field offset="0" width="32" name="num_times" access="W" description="Bit 31 to 0 of num_times"/>
                    </fields>
                </register>
            </registers>
            <constraints>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="16" argName="in"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="28" argName="out"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="40" argName="num_times"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_BUSIF">s_axi_control:m_axi_gmem0:m_axi_gmem1</busParam>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst_n</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst_n" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_LOW</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst_n">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst_n</port>
            </ports>
        </Interface>
        <Interface InterfaceName="event_done" type="data" busTypeName="data" protocol="ap_ctrl_chain" mode="master" dataWidth="1">
            <portMaps>
                <portMap portMapName="event_done">DATA</portMap>
            </portMaps>
            <ports>
                <port>event_done</port>
            </ports>
        </Interface>
        <Interface InterfaceName="interrupt" type="interrupt" busTypeName="interrupt" mode="master" dataWidth="1">
            <busParams>
                <busParam busParamName="SENSITIVITY">LEVEL_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="interrupt">INTERRUPT</portMap>
            </portMaps>
            <ports>
                <port>interrupt</port>
            </ports>
        </Interface>
        <Interface InterfaceName="event_start" type="data" busTypeName="data" protocol="ap_ctrl_chain" mode="master" dataWidth="1">
            <portMaps>
                <portMap portMapName="event_start">DATA</portMap>
            </portMaps>
            <ports>
                <port>event_start</port>
            </ports>
        </Interface>
        <Interface InterfaceName="m_axi_gmem0" type="axi4full" busTypeName="aximm" mode="master" dataWidth="64" addrWidth="64" portPrefix="m_axi_gmem0_" paramPrefix="C_M_AXI_GMEM0_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_ONLY</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_gmem0_ARADDR</port>
                <port>m_axi_gmem0_ARBURST</port>
                <port>m_axi_gmem0_ARCACHE</port>
                <port>m_axi_gmem0_ARID</port>
                <port>m_axi_gmem0_ARLEN</port>
                <port>m_axi_gmem0_ARLOCK</port>
                <port>m_axi_gmem0_ARPROT</port>
                <port>m_axi_gmem0_ARQOS</port>
                <port>m_axi_gmem0_ARREADY</port>
                <port>m_axi_gmem0_ARREGION</port>
                <port>m_axi_gmem0_ARSIZE</port>
                <port>m_axi_gmem0_ARUSER</port>
                <port>m_axi_gmem0_ARVALID</port>
                <port>m_axi_gmem0_AWADDR</port>
                <port>m_axi_gmem0_AWBURST</port>
                <port>m_axi_gmem0_AWCACHE</port>
                <port>m_axi_gmem0_AWID</port>
                <port>m_axi_gmem0_AWLEN</port>
                <port>m_axi_gmem0_AWLOCK</port>
                <port>m_axi_gmem0_AWPROT</port>
                <port>m_axi_gmem0_AWQOS</port>
                <port>m_axi_gmem0_AWREADY</port>
                <port>m_axi_gmem0_AWREGION</port>
                <port>m_axi_gmem0_AWSIZE</port>
                <port>m_axi_gmem0_AWUSER</port>
                <port>m_axi_gmem0_AWVALID</port>
                <port>m_axi_gmem0_BID</port>
                <port>m_axi_gmem0_BREADY</port>
                <port>m_axi_gmem0_BRESP</port>
                <port>m_axi_gmem0_BUSER</port>
                <port>m_axi_gmem0_BVALID</port>
                <port>m_axi_gmem0_RDATA</port>
                <port>m_axi_gmem0_RID</port>
                <port>m_axi_gmem0_RLAST</port>
                <port>m_axi_gmem0_RREADY</port>
                <port>m_axi_gmem0_RRESP</port>
                <port>m_axi_gmem0_RUSER</port>
                <port>m_axi_gmem0_RVALID</port>
                <port>m_axi_gmem0_WDATA</port>
                <port>m_axi_gmem0_WID</port>
                <port>m_axi_gmem0_WLAST</port>
                <port>m_axi_gmem0_WREADY</port>
                <port>m_axi_gmem0_WSTRB</port>
                <port>m_axi_gmem0_WUSER</port>
                <port>m_axi_gmem0_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="64" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="512" argName="in"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="64" final_bitwidth="64" argName="in"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="m_axi_gmem1" type="axi4full" busTypeName="aximm" mode="master" dataWidth="64" addrWidth="64" portPrefix="m_axi_gmem1_" paramPrefix="C_M_AXI_GMEM1_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">WRITE_ONLY</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_gmem1_ARADDR</port>
                <port>m_axi_gmem1_ARBURST</port>
                <port>m_axi_gmem1_ARCACHE</port>
                <port>m_axi_gmem1_ARID</port>
                <port>m_axi_gmem1_ARLEN</port>
                <port>m_axi_gmem1_ARLOCK</port>
                <port>m_axi_gmem1_ARPROT</port>
                <port>m_axi_gmem1_ARQOS</port>
                <port>m_axi_gmem1_ARREADY</port>
                <port>m_axi_gmem1_ARREGION</port>
                <port>m_axi_gmem1_ARSIZE</port>
                <port>m_axi_gmem1_ARUSER</port>
                <port>m_axi_gmem1_ARVALID</port>
                <port>m_axi_gmem1_AWADDR</port>
                <port>m_axi_gmem1_AWBURST</port>
                <port>m_axi_gmem1_AWCACHE</port>
                <port>m_axi_gmem1_AWID</port>
                <port>m_axi_gmem1_AWLEN</port>
                <port>m_axi_gmem1_AWLOCK</port>
                <port>m_axi_gmem1_AWPROT</port>
                <port>m_axi_gmem1_AWQOS</port>
                <port>m_axi_gmem1_AWREADY</port>
                <port>m_axi_gmem1_AWREGION</port>
                <port>m_axi_gmem1_AWSIZE</port>
                <port>m_axi_gmem1_AWUSER</port>
                <port>m_axi_gmem1_AWVALID</port>
                <port>m_axi_gmem1_BID</port>
                <port>m_axi_gmem1_BREADY</port>
                <port>m_axi_gmem1_BRESP</port>
                <port>m_axi_gmem1_BUSER</port>
                <port>m_axi_gmem1_BVALID</port>
                <port>m_axi_gmem1_RDATA</port>
                <port>m_axi_gmem1_RID</port>
                <port>m_axi_gmem1_RLAST</port>
                <port>m_axi_gmem1_RREADY</port>
                <port>m_axi_gmem1_RRESP</port>
                <port>m_axi_gmem1_RUSER</port>
                <port>m_axi_gmem1_RVALID</port>
                <port>m_axi_gmem1_WDATA</port>
                <port>m_axi_gmem1_WID</port>
                <port>m_axi_gmem1_WLAST</port>
                <port>m_axi_gmem1_WREADY</port>
                <port>m_axi_gmem1_WSTRB</port>
                <port>m_axi_gmem1_WUSER</port>
                <port>m_axi_gmem1_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="64" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="512" argName="out"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="64" final_bitwidth="64" argName="out"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="M_AXI">
                <table isCollapsed="0">
                    <keys size="11">Interface, Data Width (SW-&gt;HW), Address Width, Latency, Offset, Register, Max Widen Bitwidth, Max Read Burst Length, Max Write Burst Length, Num Read Outstanding, Num Write Outstanding</keys>
                    <column name="m_axi_gmem0">64 -&gt; 64, 64, 64, slave, 0, 512, 16, 16, 16, 16, , , , </column>
                    <column name="m_axi_gmem1">64 -&gt; 64, 64, 64, slave, 0, 512, 16, 16, 16, 16, , , , </column>
                </table>
            </item>
            <item name="S_AXILITE Interfaces">
                <table isCollapsed="0">
                    <keys size="5">Interface, Data Width, Address Width, Offset, Register</keys>
                    <column name="s_axi_control">32, 6, 16, 0, , , , , </column>
                </table>
            </item>
            <item name="S_AXILITE Registers">
                <table isCollapsed="0">
                    <keys size="7">Interface, Register, Offset, Width, Access, Description, Bit Fields</keys>
                    <column name="s_axi_control">CTRL, 0x00, 32, RW, Control signals, 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 4=AP_CONTINUE 7=AUTO_RESTART 9=INTERRUPT</column>
                    <column name="s_axi_control">GIER, 0x04, 32, RW, Global Interrupt Enable Register, 0=Enable</column>
                    <column name="s_axi_control">IP_IER, 0x08, 32, RW, IP Interrupt Enable Register, 0=CHAN0_INT_EN 1=CHAN1_INT_EN</column>
                    <column name="s_axi_control">IP_ISR, 0x0c, 32, RW, IP Interrupt Status Register, 0=CHAN0_INT_ST 1=CHAN1_INT_ST</column>
                    <column name="s_axi_control">in_r_1, 0x10, 32, W, Data signal of in_r, </column>
                    <column name="s_axi_control">in_r_2, 0x14, 32, W, Data signal of in_r, </column>
                    <column name="s_axi_control">out_r_1, 0x1c, 32, W, Data signal of out_r, </column>
                    <column name="s_axi_control">out_r_2, 0x20, 32, W, Data signal of out_r, </column>
                    <column name="s_axi_control">num_times, 0x28, 32, W, Data signal of num_times, </column>
                </table>
            </item>
            <item name="REGISTER">
                <table isCollapsed="0">
                    <keys size="2">Interface, Bitwidth</keys>
                    <column name="event_done">1, , , </column>
                    <column name="event_start">1, , , </column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table isCollapsed="0">
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk, </column>
                    <column name="ap_rst_n">reset, ap_rst_n, </column>
                    <column name="interrupt">interrupt, interrupt, </column>
                    <column name="ap_ctrl">ap_ctrl_chain, , </column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table isCollapsed="1">
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="in">in, ap_uint&lt;64&gt;*</column>
                    <column name="out">out, ap_uint&lt;64&gt;*</column>
                    <column name="num_times">in, unsigned int const </column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table isCollapsed="1">
                    <keys size="5">Argument, HW Interface, HW Type, HW Usage, HW Info</keys>
                    <column name="in">m_axi_gmem0, interface, , </column>
                    <column name="in">s_axi_control, interface, offset, </column>
                    <column name="out">m_axi_gmem1, interface, , </column>
                    <column name="out">s_axi_control, interface, offset, </column>
                    <column name="num_times">s_axi_control, register, , name=num_times offset=0x28 range=32</column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ReportBurst>
        <section name="M_AXI Burst Information" level="0" HEADER_NOTE="Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.">
            <item name="Inferred Burst Summary">
                <table>
                    <keys size="6">HW Interface, Loop, Direction, Length, Width, Location</keys>
                    <column name="m_axi_gmem0">VITIS_LOOP_17_1, read, 121, 64, /opt/alveo_tests/olympus_tests/helmholtz_u55c/RB1_BW64_S1-soldavini/krnl_helm/CLEAN/src/CU.cpp:17:22</column>
                    <column name="m_axi_gmem0">VITIS_LOOP_24_2, read, 1331, 64, /opt/alveo_tests/olympus_tests/helmholtz_u55c/RB1_BW64_S1-soldavini/krnl_helm/CLEAN/src/CU.cpp:24:22</column>
                    <column name="m_axi_gmem0">VITIS_LOOP_31_3, read, 1331, 64, /opt/alveo_tests/olympus_tests/helmholtz_u55c/RB1_BW64_S1-soldavini/krnl_helm/CLEAN/src/CU.cpp:31:22</column>
                    <column name="m_axi_gmem1">VITIS_LOOP_47_1, write, 1331, 64, /opt/alveo_tests/olympus_tests/helmholtz_u55c/RB1_BW64_S1-soldavini/krnl_helm/CLEAN/src/CU.cpp:47:22</column>
                </table>
            </item>
            <item name="Inferred Bursts and Widening Missed">
                <table>
                    <keys size="6">HW Interface, Variable, Loop, Problem, Resolution, Location</keys>
                    <column name="m_axi_gmem0">in, VITIS_LOOP_31_3, Could not widen since type i64 size is greater than or equal to alignment 8(bytes), 214-307, /opt/alveo_tests/olympus_tests/helmholtz_u55c/RB1_BW64_S1-soldavini/krnl_helm/CLEAN/src/CU.cpp:31:22</column>
                    <column name="m_axi_gmem0">in, VITIS_LOOP_24_2, Could not widen since type i64 size is greater than or equal to alignment 8(bytes), 214-307, /opt/alveo_tests/olympus_tests/helmholtz_u55c/RB1_BW64_S1-soldavini/krnl_helm/CLEAN/src/CU.cpp:24:22</column>
                    <column name="m_axi_gmem0">in, VITIS_LOOP_17_1, Could not widen since type i64 size is greater than or equal to alignment 8(bytes), 214-307, /opt/alveo_tests/olympus_tests/helmholtz_u55c/RB1_BW64_S1-soldavini/krnl_helm/CLEAN/src/CU.cpp:17:22</column>
                    <column name="m_axi_gmem1">out, VITIS_LOOP_47_1, Could not widen since type i64 size is greater than or equal to alignment 8(bytes), 214-307, /opt/alveo_tests/olympus_tests/helmholtz_u55c/RB1_BW64_S1-soldavini/krnl_helm/CLEAN/src/CU.cpp:47:22</column>
                </table>
            </item>
        </section>
    </ReportBurst>
    <PragmaReport>
        <Pragma type="pipeline" location="../../../../../../../../../../../../alveo_tests/olympus_tests/helmholtz_u55c/RB1_BW64_S1-soldavini/krnl_helm/CLEAN/src/CU.cpp:19" status="valid" parentFunction="read_data" variable="" isDirective="0" options="II=1"/>
        <Pragma type="pipeline" location="../../../../../../../../../../../../alveo_tests/olympus_tests/helmholtz_u55c/RB1_BW64_S1-soldavini/krnl_helm/CLEAN/src/CU.cpp:26" status="valid" parentFunction="read_data" variable="" isDirective="0" options="II=1"/>
        <Pragma type="pipeline" location="../../../../../../../../../../../../alveo_tests/olympus_tests/helmholtz_u55c/RB1_BW64_S1-soldavini/krnl_helm/CLEAN/src/CU.cpp:33" status="valid" parentFunction="read_data" variable="" isDirective="0" options="II=1"/>
        <Pragma type="pipeline" location="../../../../../../../../../../../../alveo_tests/olympus_tests/helmholtz_u55c/RB1_BW64_S1-soldavini/krnl_helm/CLEAN/src/CU.cpp:49" status="valid" parentFunction="write_data" variable="" isDirective="0" options="II=1"/>
        <Pragma type="inline" location="../../../../../../../../../../../../alveo_tests/olympus_tests/helmholtz_u55c/RB1_BW64_S1-soldavini/krnl_helm/CLEAN/src/CU.cpp:57" status="valid" parentFunction="compute" variable="" isDirective="0" options="recursive"/>
        <Pragma type="bind_storage" location="../../../../../../../../../../../../alveo_tests/olympus_tests/helmholtz_u55c/RB1_BW64_S1-soldavini/krnl_helm/CLEAN/src/CU.cpp:68" status="valid" parentFunction="compute" variable="t" isDirective="0" options="variable=t type=ram_1p"/>
        <Pragma type="bind_storage" location="../../../../../../../../../../../../alveo_tests/olympus_tests/helmholtz_u55c/RB1_BW64_S1-soldavini/krnl_helm/CLEAN/src/CU.cpp:69" status="valid" parentFunction="compute" variable="r" isDirective="0" options="variable=r type=ram_1p"/>
        <Pragma type="bind_storage" location="../../../../../../../../../../../../alveo_tests/olympus_tests/helmholtz_u55c/RB1_BW64_S1-soldavini/krnl_helm/CLEAN/src/CU.cpp:70" status="valid" parentFunction="compute" variable="t1" isDirective="0" options="variable=t1 type=ram_1p"/>
        <Pragma type="bind_storage" location="../../../../../../../../../../../../alveo_tests/olympus_tests/helmholtz_u55c/RB1_BW64_S1-soldavini/krnl_helm/CLEAN/src/CU.cpp:71" status="valid" parentFunction="compute" variable="t3" isDirective="0" options="variable=t3 type=ram_1p"/>
        <Pragma type="bind_storage" location="../../../../../../../../../../../../alveo_tests/olympus_tests/helmholtz_u55c/RB1_BW64_S1-soldavini/krnl_helm/CLEAN/src/CU.cpp:72" status="valid" parentFunction="compute" variable="t0" isDirective="0" options="variable=t0 type=ram_1p"/>
        <Pragma type="bind_storage" location="../../../../../../../../../../../../alveo_tests/olympus_tests/helmholtz_u55c/RB1_BW64_S1-soldavini/krnl_helm/CLEAN/src/CU.cpp:73" status="valid" parentFunction="compute" variable="t2" isDirective="0" options="variable=t2 type=ram_1p"/>
        <Pragma type="pipeline" location="../../../../../../../../../../../../alveo_tests/olympus_tests/helmholtz_u55c/RB1_BW64_S1-soldavini/krnl_helm/CLEAN/src/CU.cpp:76" status="valid" parentFunction="compute" variable="" isDirective="0" options="II=1"/>
        <Pragma type="pipeline" location="../../../../../../../../../../../../alveo_tests/olympus_tests/helmholtz_u55c/RB1_BW64_S1-soldavini/krnl_helm/CLEAN/src/CU.cpp:81" status="valid" parentFunction="compute" variable="" isDirective="0" options="II=1"/>
        <Pragma type="pipeline" location="../../../../../../../../../../../../alveo_tests/olympus_tests/helmholtz_u55c/RB1_BW64_S1-soldavini/krnl_helm/CLEAN/src/CU.cpp:86" status="valid" parentFunction="compute" variable="" isDirective="0" options="II=1"/>
        <Pragma type="pipeline" location="../../../../../../../../../../../../alveo_tests/olympus_tests/helmholtz_u55c/RB1_BW64_S1-soldavini/krnl_helm/CLEAN/src/CU.cpp:92" status="valid" parentFunction="compute" variable="" isDirective="0" options="II=1"/>
        <Pragma type="interface" location="../../../../../../../../../../../../alveo_tests/olympus_tests/helmholtz_u55c/RB1_BW64_S1-soldavini/krnl_helm/CLEAN/src/CU.cpp:98" status="valid" parentFunction="krnl_helm" variable="in" isDirective="0" options="m_axi port=in offset=slave bundle=gmem0"/>
        <Pragma type="interface" location="../../../../../../../../../../../../alveo_tests/olympus_tests/helmholtz_u55c/RB1_BW64_S1-soldavini/krnl_helm/CLEAN/src/CU.cpp:99" status="valid" parentFunction="krnl_helm" variable="in" isDirective="0" options="s_axilite port=in bundle=control"/>
        <Pragma type="interface" location="../../../../../../../../../../../../alveo_tests/olympus_tests/helmholtz_u55c/RB1_BW64_S1-soldavini/krnl_helm/CLEAN/src/CU.cpp:100" status="valid" parentFunction="krnl_helm" variable="out" isDirective="0" options="m_axi port=out offset=slave bundle=gmem1"/>
        <Pragma type="interface" location="../../../../../../../../../../../../alveo_tests/olympus_tests/helmholtz_u55c/RB1_BW64_S1-soldavini/krnl_helm/CLEAN/src/CU.cpp:101" status="valid" parentFunction="krnl_helm" variable="out" isDirective="0" options="s_axilite port=out bundle=control"/>
        <Pragma type="interface" location="../../../../../../../../../../../../alveo_tests/olympus_tests/helmholtz_u55c/RB1_BW64_S1-soldavini/krnl_helm/CLEAN/src/CU.cpp:102" status="valid" parentFunction="krnl_helm" variable="num_times" isDirective="0" options="s_axilite port=num_times bundle=control"/>
        <Pragma type="interface" location="../../../../../../../../../../../../alveo_tests/olympus_tests/helmholtz_u55c/RB1_BW64_S1-soldavini/krnl_helm/CLEAN/src/CU.cpp:103" status="valid" parentFunction="krnl_helm" variable="return" isDirective="0" options="s_axilite port=return bundle=control"/>
        <Pragma type="stream" location="../../../../../../../../../../../../alveo_tests/olympus_tests/helmholtz_u55c/RB1_BW64_S1-soldavini/krnl_helm/CLEAN/src/CU.cpp:105" status="valid" parentFunction="krnl_helm" variable="S0_buf" isDirective="0" options="variable=S0_buf depth=121"/>
        <Pragma type="stream" location="../../../../../../../../../../../../alveo_tests/olympus_tests/helmholtz_u55c/RB1_BW64_S1-soldavini/krnl_helm/CLEAN/src/CU.cpp:107" status="valid" parentFunction="krnl_helm" variable="D0_buf" isDirective="0" options="variable=D0_buf depth=1331"/>
        <Pragma type="stream" location="../../../../../../../../../../../../alveo_tests/olympus_tests/helmholtz_u55c/RB1_BW64_S1-soldavini/krnl_helm/CLEAN/src/CU.cpp:109" status="valid" parentFunction="krnl_helm" variable="u0_buf" isDirective="0" options="variable=u0_buf depth=1331"/>
        <Pragma type="stream" location="../../../../../../../../../../../../alveo_tests/olympus_tests/helmholtz_u55c/RB1_BW64_S1-soldavini/krnl_helm/CLEAN/src/CU.cpp:111" status="valid" parentFunction="krnl_helm" variable="v0_buf" isDirective="0" options="variable=v0_buf depth=1331"/>
        <Pragma type="dataflow" location="../../../../../../../../../../../../alveo_tests/olympus_tests/helmholtz_u55c/RB1_BW64_S1-soldavini/krnl_helm/CLEAN/src/CU.cpp:114" status="valid" parentFunction="krnl_helm" variable="" isDirective="0" options=""/>
    </PragmaReport>
</profile>

