// Seed: 3192227067
`timescale 1ps / 1ps
module module_0 (
    output logic id_0
    , id_2,
    output wor   id_1
);
  logic id_3;
  assign id_1[1] = 1;
  logic id_4;
endmodule
