

================================================================
== Vitis HLS Report for 'node2'
================================================================
* Date:           Tue Oct  1 18:29:48 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        hls_k7mmseq_unbalanced
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  4.664 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    49163|    49163|  0.229 ms|  0.229 ms|  49163|  49163|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                        |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |        Loop Name       |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- loop10_loop11_loop12  |    49161|    49161|        22|         12|          1|  4096|       yes|
        +------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      546|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|    22|     1980|     1540|    -|
|Memory               |       24|     -|        0|        0|    0|
|Multiplexer          |        -|     -|        -|     1536|    -|
|Register             |        -|     -|     2343|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |       24|    22|     4323|     3622|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        1|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |       ~0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |               Instance              |             Module             | BRAM_18K| DSP|  FF | LUT | URAM|
    +-------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |fadd_32ns_32ns_32_5_no_dsp_1_U413    |fadd_32ns_32ns_32_5_no_dsp_1    |        0|   0|  243|  338|    0|
    |fadd_32ns_32ns_32_5_no_dsp_1_U414    |fadd_32ns_32ns_32_5_no_dsp_1    |        0|   0|  243|  338|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U415  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U416  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U417   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U418   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U419   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U420   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U421   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U422   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    +-------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |Total                                |                                |        0|  22| 1980| 1540|    0|
    +-------------------------------------+--------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +----------+--------------------------+---------+---+----+-----+------+-----+------+-------------+
    |  Memory  |          Module          | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +----------+--------------------------+---------+---+----+-----+------+-----+------+-------------+
    |v30_U     |node7_v125_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |v30_1_U   |node7_v125_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |v30_2_U   |node7_v125_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |v30_3_U   |node7_v125_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |v30_4_U   |node7_v125_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |v30_5_U   |node7_v125_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |v30_6_U   |node7_v125_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |v30_7_U   |node7_v125_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |v31_U     |node7_v125_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |v31_1_U   |node7_v125_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |v31_2_U   |node7_v125_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |v31_3_U   |node7_v125_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |v31_4_U   |node7_v125_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |v31_5_U   |node7_v125_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |v31_6_U   |node7_v125_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |v31_7_U   |node7_v125_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |v31_8_U   |node7_v125_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |v31_9_U   |node7_v125_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |v31_10_U  |node7_v125_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |v31_11_U  |node7_v125_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |v31_12_U  |node7_v125_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |v31_13_U  |node7_v125_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |v31_14_U  |node7_v125_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |v31_15_U  |node7_v125_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    +----------+--------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total     |                          |       24|  0|   0|    0|  6144|  768|    24|       196608|
    +----------+--------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |add_ln104_1_fu_993_p2              |         +|   0|  0|  20|          13|           1|
    |add_ln104_fu_1008_p2               |         +|   0|  0|  12|           5|           1|
    |add_ln105_1_fu_1170_p2             |         +|   0|  0|  17|          10|           1|
    |add_ln105_fu_1064_p2               |         +|   0|  0|  12|           5|           1|
    |add_ln106_fu_1349_p2               |         +|   0|  0|  12|           5|           1|
    |add_ln116_fu_1207_p2               |         +|   0|  0|  15|           8|           8|
    |add_ln117_fu_1146_p2               |         +|   0|  0|  15|           8|           8|
    |empty_fu_1114_p2                   |         +|   0|  0|  15|           8|           8|
    |and_ln104_fu_1046_p2               |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage1_11001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage7_01001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage8_01001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage9_01001          |       and|   0|  0|   2|           1|           1|
    |ap_condition_1045                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_1655                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_1659                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_1675                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_1678                  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op217_read_state2     |       and|   0|  0|   2|           1|           1|
    |cmp21_fu_1132_p2                   |      icmp|   0|  0|  12|           5|           1|
    |icmp_ln104_fu_987_p2               |      icmp|   0|  0|  21|          13|          14|
    |icmp_ln105_fu_1014_p2              |      icmp|   0|  0|  17|          10|           9|
    |icmp_ln106_1_fu_1354_p2            |      icmp|   0|  0|  13|           5|           6|
    |icmp_ln106_fu_1040_p2              |      icmp|   0|  0|  13|           5|           6|
    |icmp_ln118_fu_1236_p2              |      icmp|   0|  0|  12|           5|           1|
    |icmp_ln125_fu_1164_p2              |      icmp|   0|  0|  12|           4|           2|
    |ap_block_state20_pp0_stage7_iter1  |        or|   0|  0|   2|           1|           1|
    |ap_block_state21_pp0_stage8_iter1  |        or|   0|  0|   2|           1|           1|
    |ap_block_state22_pp0_stage9_iter1  |        or|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage1_iter0   |        or|   0|  0|   2|           1|           1|
    |or_ln104_fu_1028_p2                |        or|   0|  0|   2|           1|           1|
    |or_ln105_1_fu_1076_p2              |        or|   0|  0|   2|           1|           1|
    |or_ln105_fu_1070_p2                |        or|   0|  0|   2|           1|           1|
    |select_ln104_1_fu_1052_p3          |    select|   0|  0|   5|           1|           5|
    |select_ln104_fu_1020_p3            |    select|   0|  0|   5|           1|           1|
    |select_ln105_1_fu_1094_p3          |    select|   0|  0|   5|           1|           5|
    |select_ln105_2_fu_1176_p3          |    select|   0|  0|  10|           1|           1|
    |select_ln105_fu_1082_p3            |    select|   0|  0|   5|           1|           1|
    |v41_1_fu_1387_p3                   |    select|   0|  0|  32|           1|           1|
    |v41_2_fu_1406_p3                   |    select|   0|  0|  32|           1|           1|
    |v41_3_fu_1417_p3                   |    select|   0|  0|  32|           1|           1|
    |v41_4_fu_1466_p3                   |    select|   0|  0|  32|           1|           1|
    |v41_5_fu_1436_p3                   |    select|   0|  0|  32|           1|           1|
    |v41_6_fu_1447_p3                   |    select|   0|  0|  32|           1|           1|
    |v41_7_fu_1477_p3                   |    select|   0|  0|  32|           1|           1|
    |v41_fu_1376_p3                     |    select|   0|  0|  32|           1|           1|
    |ap_enable_pp0                      |       xor|   0|  0|   2|           1|           2|
    |xor_ln104_fu_1034_p2               |       xor|   0|  0|   2|           1|           2|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |Total                              |          |   0|  0| 546|         143|         112|
    +-----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |add70_186_33_fu_150                     |   9|          2|   32|         64|
    |add70_1_1_37_fu_158                     |   9|          2|   32|         64|
    |add70_1_35_fu_154                       |   9|          2|   32|         64|
    |add70_2_1_311_fu_166                    |   9|          2|   32|         64|
    |add70_2_39_fu_162                       |   9|          2|   32|         64|
    |add70_31561_fu_146                      |   9|          2|   32|         64|
    |add70_3_1_315_fu_174                    |   9|          2|   32|         64|
    |add70_3_313_fu_170                      |   9|          2|   32|         64|
    |ap_NS_fsm                               |  65|         13|    1|         13|
    |ap_done_int                             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0                 |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0_reg             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                 |   9|          2|    1|          2|
    |ap_sig_allocacmp_add70_186_33_load      |  14|          3|   32|         96|
    |ap_sig_allocacmp_add70_1_1_37_load      |  14|          3|   32|         96|
    |ap_sig_allocacmp_add70_1_35_load        |  14|          3|   32|         96|
    |ap_sig_allocacmp_add70_2_1_311_load     |  14|          3|   32|         96|
    |ap_sig_allocacmp_add70_2_39_load        |  14|          3|   32|         96|
    |ap_sig_allocacmp_add70_31561_load       |  14|          3|   32|         96|
    |ap_sig_allocacmp_add70_3_1_315_load     |  14|          3|   32|         96|
    |ap_sig_allocacmp_add70_3_313_load       |  14|          3|   32|         96|
    |ap_sig_allocacmp_indvar_flatten28_load  |   9|          2|   13|         26|
    |ap_sig_allocacmp_indvar_flatten_load    |   9|          2|   10|         20|
    |ap_sig_allocacmp_v32_load               |   9|          2|    5|         10|
    |ap_sig_allocacmp_v33_load               |   9|          2|    5|         10|
    |ap_sig_allocacmp_v34_load               |   9|          2|    5|         10|
    |grp_fu_837_p0                           |  37|          7|   32|        224|
    |grp_fu_837_p1                           |  65|         12|   32|        384|
    |grp_fu_841_p0                           |  31|          6|   32|        192|
    |grp_fu_841_p1                           |  54|         10|   32|        320|
    |grp_fu_845_p0                           |  26|          5|   32|        160|
    |grp_fu_845_p1                           |  26|          5|   32|        160|
    |grp_fu_849_p0                           |  20|          4|   32|        128|
    |grp_fu_849_p1                           |  20|          4|   32|        128|
    |grp_fu_865_p0                           |  31|          6|   32|        192|
    |grp_fu_865_p1                           |  26|          5|   32|        160|
    |grp_fu_871_p0                           |  31|          6|   32|        192|
    |grp_fu_871_p1                           |  26|          5|   32|        160|
    |grp_fu_877_p0                           |  31|          6|   32|        192|
    |grp_fu_877_p1                           |  20|          4|   32|        128|
    |grp_fu_882_p0                           |  31|          6|   32|        192|
    |grp_fu_882_p1                           |  20|          4|   32|        128|
    |grp_fu_887_p0                           |  31|          6|   32|        192|
    |grp_fu_887_p1                           |  26|          5|   32|        160|
    |grp_fu_893_p0                           |  31|          6|   32|        192|
    |grp_fu_893_p1                           |  26|          5|   32|        160|
    |indvar_flatten28_fu_142                 |   9|          2|   13|         26|
    |indvar_flatten_fu_134                   |   9|          2|   10|         20|
    |v148_0_0_blk_n                          |   9|          2|    1|          2|
    |v148_0_1_blk_n                          |   9|          2|    1|          2|
    |v148_1_0_blk_n                          |   9|          2|    1|          2|
    |v148_1_1_blk_n                          |   9|          2|    1|          2|
    |v148_2_0_blk_n                          |   9|          2|    1|          2|
    |v148_2_1_blk_n                          |   9|          2|    1|          2|
    |v148_3_0_blk_n                          |   9|          2|    1|          2|
    |v148_3_1_blk_n                          |   9|          2|    1|          2|
    |v149_0_0_blk_n                          |   9|          2|    1|          2|
    |v149_0_1_blk_n                          |   9|          2|    1|          2|
    |v149_0_2_blk_n                          |   9|          2|    1|          2|
    |v149_0_3_blk_n                          |   9|          2|    1|          2|
    |v149_1_0_blk_n                          |   9|          2|    1|          2|
    |v149_1_1_blk_n                          |   9|          2|    1|          2|
    |v149_1_2_blk_n                          |   9|          2|    1|          2|
    |v149_1_3_blk_n                          |   9|          2|    1|          2|
    |v149_2_0_blk_n                          |   9|          2|    1|          2|
    |v149_2_1_blk_n                          |   9|          2|    1|          2|
    |v149_2_2_blk_n                          |   9|          2|    1|          2|
    |v149_2_3_blk_n                          |   9|          2|    1|          2|
    |v149_3_0_blk_n                          |   9|          2|    1|          2|
    |v149_3_1_blk_n                          |   9|          2|    1|          2|
    |v149_3_2_blk_n                          |   9|          2|    1|          2|
    |v149_3_3_blk_n                          |   9|          2|    1|          2|
    |v30_1_address0                          |  14|          3|    8|         24|
    |v30_2_address0                          |  14|          3|    8|         24|
    |v30_3_address0                          |  14|          3|    8|         24|
    |v30_4_address0                          |  14|          3|    8|         24|
    |v30_5_address0                          |  14|          3|    8|         24|
    |v30_6_address0                          |  14|          3|    8|         24|
    |v30_7_address0                          |  14|          3|    8|         24|
    |v30_address0                            |  14|          3|    8|         24|
    |v31_10_address0                         |  14|          3|    8|         24|
    |v31_11_address0                         |  14|          3|    8|         24|
    |v31_12_address0                         |  14|          3|    8|         24|
    |v31_13_address0                         |  14|          3|    8|         24|
    |v31_14_address0                         |  14|          3|    8|         24|
    |v31_15_address0                         |  14|          3|    8|         24|
    |v31_1_address0                          |  14|          3|    8|         24|
    |v31_2_address0                          |  14|          3|    8|         24|
    |v31_3_address0                          |  14|          3|    8|         24|
    |v31_4_address0                          |  14|          3|    8|         24|
    |v31_5_address0                          |  14|          3|    8|         24|
    |v31_6_address0                          |  14|          3|    8|         24|
    |v31_7_address0                          |  14|          3|    8|         24|
    |v31_8_address0                          |  14|          3|    8|         24|
    |v31_9_address0                          |  14|          3|    8|         24|
    |v31_address0                            |  14|          3|    8|         24|
    |v32_fu_138                              |   9|          2|    5|         10|
    |v33_fu_130                              |   9|          2|    5|         10|
    |v34_fu_126                              |   9|          2|    5|         10|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   |1536|        318| 1449|       5821|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------+----+----+-----+-----------+
    |                 Name                | FF | LUT| Bits| Const Bits|
    +-------------------------------------+----+----+-----+-----------+
    |add70_186_33_fu_150                  |  32|   0|   32|          0|
    |add70_1_1_37_fu_158                  |  32|   0|   32|          0|
    |add70_1_35_fu_154                    |  32|   0|   32|          0|
    |add70_2_1_311_fu_166                 |  32|   0|   32|          0|
    |add70_2_39_fu_162                    |  32|   0|   32|          0|
    |add70_31561_fu_146                   |  32|   0|   32|          0|
    |add70_3_1_315_fu_174                 |  32|   0|   32|          0|
    |add70_3_313_fu_170                   |  32|   0|   32|          0|
    |ap_CS_fsm                            |  12|   0|   12|          0|
    |ap_done_reg                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1              |   1|   0|    1|          0|
    |cmp21_reg_1716                       |   1|   0|    1|          0|
    |icmp_ln104_reg_1656                  |   1|   0|    1|          0|
    |icmp_ln104_reg_1656_pp0_iter1_reg    |   1|   0|    1|          0|
    |icmp_ln106_1_reg_1950                |   1|   0|    1|          0|
    |icmp_ln106_1_reg_1950_pp0_iter1_reg  |   1|   0|    1|          0|
    |icmp_ln118_reg_1891                  |   1|   0|    1|          0|
    |icmp_ln125_reg_1760                  |   1|   0|    1|          0|
    |icmp_ln125_reg_1760_pp0_iter1_reg    |   1|   0|    1|          0|
    |indvar_flatten28_fu_142              |  13|   0|   13|          0|
    |indvar_flatten_fu_134                |  10|   0|   10|          0|
    |or_ln105_reg_1660                    |   1|   0|    1|          0|
    |reg_915                              |  32|   0|   32|          0|
    |reg_920                              |  32|   0|   32|          0|
    |select_ln105_reg_1664                |   5|   0|    5|          0|
    |tmp12_reg_2228                       |  32|   0|   32|          0|
    |tmp17_reg_2253                       |  32|   0|   32|          0|
    |tmp22_reg_2243                       |  32|   0|   32|          0|
    |tmp32_reg_2233                       |  32|   0|   32|          0|
    |tmp7_reg_2263                        |  32|   0|   32|          0|
    |tmp_reg_1671                         |   4|   0|    8|          4|
    |v30_1_addr_reg_1681                  |   8|   0|    8|          0|
    |v30_1_addr_reg_1681_pp0_iter1_reg    |   8|   0|    8|          0|
    |v30_1_load_reg_1769                  |  32|   0|   32|          0|
    |v30_2_addr_reg_1686                  |   8|   0|    8|          0|
    |v30_2_addr_reg_1686_pp0_iter1_reg    |   8|   0|    8|          0|
    |v30_2_load_reg_1774                  |  32|   0|   32|          0|
    |v30_3_addr_reg_1691                  |   8|   0|    8|          0|
    |v30_3_addr_reg_1691_pp0_iter1_reg    |   8|   0|    8|          0|
    |v30_3_load_reg_1779                  |  32|   0|   32|          0|
    |v30_4_addr_reg_1696                  |   8|   0|    8|          0|
    |v30_4_addr_reg_1696_pp0_iter1_reg    |   8|   0|    8|          0|
    |v30_4_load_reg_1784                  |  32|   0|   32|          0|
    |v30_5_addr_reg_1701                  |   8|   0|    8|          0|
    |v30_5_addr_reg_1701_pp0_iter1_reg    |   8|   0|    8|          0|
    |v30_5_load_reg_1789                  |  32|   0|   32|          0|
    |v30_6_addr_reg_1706                  |   8|   0|    8|          0|
    |v30_6_addr_reg_1706_pp0_iter1_reg    |   8|   0|    8|          0|
    |v30_6_load_reg_1794                  |  32|   0|   32|          0|
    |v30_7_addr_reg_1711                  |   8|   0|    8|          0|
    |v30_7_addr_reg_1711_pp0_iter1_reg    |   8|   0|    8|          0|
    |v30_7_load_reg_1799                  |  32|   0|   32|          0|
    |v30_addr_reg_1676                    |   8|   0|    8|          0|
    |v30_addr_reg_1676_pp0_iter1_reg      |   8|   0|    8|          0|
    |v30_load_reg_1764                    |  32|   0|   32|          0|
    |v31_10_addr_reg_1854                 |   8|   0|    8|          0|
    |v31_11_addr_reg_1859                 |   8|   0|    8|          0|
    |v31_12_addr_reg_1864                 |   8|   0|    8|          0|
    |v31_13_addr_reg_1869                 |   8|   0|    8|          0|
    |v31_14_addr_reg_1874                 |   8|   0|    8|          0|
    |v31_15_addr_reg_1879                 |   8|   0|    8|          0|
    |v31_1_addr_reg_1809                  |   8|   0|    8|          0|
    |v31_2_addr_reg_1814                  |   8|   0|    8|          0|
    |v31_3_addr_reg_1819                  |   8|   0|    8|          0|
    |v31_4_addr_reg_1824                  |   8|   0|    8|          0|
    |v31_5_addr_reg_1829                  |   8|   0|    8|          0|
    |v31_6_addr_reg_1834                  |   8|   0|    8|          0|
    |v31_7_addr_reg_1839                  |   8|   0|    8|          0|
    |v31_8_addr_reg_1844                  |   8|   0|    8|          0|
    |v31_9_addr_reg_1849                  |   8|   0|    8|          0|
    |v31_addr_reg_1804                    |   8|   0|    8|          0|
    |v32_fu_138                           |   5|   0|    5|          0|
    |v33_fu_130                           |   5|   0|    5|          0|
    |v34_fu_126                           |   5|   0|    5|          0|
    |v39_11_reg_1976                      |  32|   0|   32|          0|
    |v39_12_reg_1982                      |  32|   0|   32|          0|
    |v39_13_reg_1988                      |  32|   0|   32|          0|
    |v39_17_reg_2018                      |  32|   0|   32|          0|
    |v39_18_reg_2000                      |  32|   0|   32|          0|
    |v39_19_reg_2006                      |  32|   0|   32|          0|
    |v39_20_reg_2012                      |  32|   0|   32|          0|
    |v39_24_reg_2042                      |  32|   0|   32|          0|
    |v39_25_reg_2024                      |  32|   0|   32|          0|
    |v39_26_reg_2030                      |  32|   0|   32|          0|
    |v39_27_reg_2036                      |  32|   0|   32|          0|
    |v39_4_reg_1954                       |  32|   0|   32|          0|
    |v39_5_reg_1960                       |  32|   0|   32|          0|
    |v39_6_reg_1965                       |  32|   0|   32|          0|
    |v40_1_reg_1903                       |  32|   0|   32|          0|
    |v40_2_reg_1910                       |  32|   0|   32|          0|
    |v40_3_reg_1917                       |  32|   0|   32|          0|
    |v40_4_reg_1924                       |  32|   0|   32|          0|
    |v40_5_reg_1931                       |  32|   0|   32|          0|
    |v40_6_reg_1937                       |  32|   0|   32|          0|
    |v40_7_reg_1943                       |  32|   0|   32|          0|
    |v40_reg_1884                         |  32|   0|   32|          0|
    |v42_10_reg_2058                      |  32|   0|   32|          0|
    |v42_11_reg_2203                      |  32|   0|   32|          0|
    |v42_12_reg_2138                      |  32|   0|   32|          0|
    |v42_13_reg_2143                      |  32|   0|   32|          0|
    |v42_14_reg_2063                      |  32|   0|   32|          0|
    |v42_17_reg_2213                      |  32|   0|   32|          0|
    |v42_18_reg_2218                      |  32|   0|   32|          0|
    |v42_19_reg_2208                      |  32|   0|   32|          0|
    |v42_22_reg_2103                      |  32|   0|   32|          0|
    |v42_23_reg_2173                      |  32|   0|   32|          0|
    |v42_24_reg_2178                      |  32|   0|   32|          0|
    |v42_25_reg_2098                      |  32|   0|   32|          0|
    |v42_26_reg_2108                      |  32|   0|   32|          0|
    |v42_27_reg_2223                      |  32|   0|   32|          0|
    |v42_28_reg_2188                      |  32|   0|   32|          0|
    |v42_29_reg_2193                      |  32|   0|   32|          0|
    |v42_30_reg_2113                      |  32|   0|   32|          0|
    |v42_7_reg_2198                       |  32|   0|   32|          0|
    +-------------------------------------+----+----+-----+-----------+
    |Total                                |2343|   0| 2347|          4|
    +-------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+--------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------------+-----+-----+------------+--------------+--------------+
|ap_clk                   |   in|    1|  ap_ctrl_hs|         node2|  return value|
|ap_rst                   |   in|    1|  ap_ctrl_hs|         node2|  return value|
|ap_start                 |   in|    1|  ap_ctrl_hs|         node2|  return value|
|ap_done                  |  out|    1|  ap_ctrl_hs|         node2|  return value|
|ap_continue              |   in|    1|  ap_ctrl_hs|         node2|  return value|
|ap_idle                  |  out|    1|  ap_ctrl_hs|         node2|  return value|
|ap_ready                 |  out|    1|  ap_ctrl_hs|         node2|  return value|
|v148_2_0_din             |  out|   32|     ap_fifo|      v148_2_0|       pointer|
|v148_2_0_num_data_valid  |   in|    9|     ap_fifo|      v148_2_0|       pointer|
|v148_2_0_fifo_cap        |   in|    9|     ap_fifo|      v148_2_0|       pointer|
|v148_2_0_full_n          |   in|    1|     ap_fifo|      v148_2_0|       pointer|
|v148_2_0_write           |  out|    1|     ap_fifo|      v148_2_0|       pointer|
|v148_2_1_din             |  out|   32|     ap_fifo|      v148_2_1|       pointer|
|v148_2_1_num_data_valid  |   in|    9|     ap_fifo|      v148_2_1|       pointer|
|v148_2_1_fifo_cap        |   in|    9|     ap_fifo|      v148_2_1|       pointer|
|v148_2_1_full_n          |   in|    1|     ap_fifo|      v148_2_1|       pointer|
|v148_2_1_write           |  out|    1|     ap_fifo|      v148_2_1|       pointer|
|v148_3_0_din             |  out|   32|     ap_fifo|      v148_3_0|       pointer|
|v148_3_0_num_data_valid  |   in|    9|     ap_fifo|      v148_3_0|       pointer|
|v148_3_0_fifo_cap        |   in|    9|     ap_fifo|      v148_3_0|       pointer|
|v148_3_0_full_n          |   in|    1|     ap_fifo|      v148_3_0|       pointer|
|v148_3_0_write           |  out|    1|     ap_fifo|      v148_3_0|       pointer|
|v148_3_1_din             |  out|   32|     ap_fifo|      v148_3_1|       pointer|
|v148_3_1_num_data_valid  |   in|    9|     ap_fifo|      v148_3_1|       pointer|
|v148_3_1_fifo_cap        |   in|    9|     ap_fifo|      v148_3_1|       pointer|
|v148_3_1_full_n          |   in|    1|     ap_fifo|      v148_3_1|       pointer|
|v148_3_1_write           |  out|    1|     ap_fifo|      v148_3_1|       pointer|
|v149_0_0_dout            |   in|   32|     ap_fifo|      v149_0_0|       pointer|
|v149_0_0_num_data_valid  |   in|    9|     ap_fifo|      v149_0_0|       pointer|
|v149_0_0_fifo_cap        |   in|    9|     ap_fifo|      v149_0_0|       pointer|
|v149_0_0_empty_n         |   in|    1|     ap_fifo|      v149_0_0|       pointer|
|v149_0_0_read            |  out|    1|     ap_fifo|      v149_0_0|       pointer|
|v149_0_1_dout            |   in|   32|     ap_fifo|      v149_0_1|       pointer|
|v149_0_1_num_data_valid  |   in|    9|     ap_fifo|      v149_0_1|       pointer|
|v149_0_1_fifo_cap        |   in|    9|     ap_fifo|      v149_0_1|       pointer|
|v149_0_1_empty_n         |   in|    1|     ap_fifo|      v149_0_1|       pointer|
|v149_0_1_read            |  out|    1|     ap_fifo|      v149_0_1|       pointer|
|v149_0_2_dout            |   in|   32|     ap_fifo|      v149_0_2|       pointer|
|v149_0_2_num_data_valid  |   in|    9|     ap_fifo|      v149_0_2|       pointer|
|v149_0_2_fifo_cap        |   in|    9|     ap_fifo|      v149_0_2|       pointer|
|v149_0_2_empty_n         |   in|    1|     ap_fifo|      v149_0_2|       pointer|
|v149_0_2_read            |  out|    1|     ap_fifo|      v149_0_2|       pointer|
|v149_0_3_dout            |   in|   32|     ap_fifo|      v149_0_3|       pointer|
|v149_0_3_num_data_valid  |   in|    9|     ap_fifo|      v149_0_3|       pointer|
|v149_0_3_fifo_cap        |   in|    9|     ap_fifo|      v149_0_3|       pointer|
|v149_0_3_empty_n         |   in|    1|     ap_fifo|      v149_0_3|       pointer|
|v149_0_3_read            |  out|    1|     ap_fifo|      v149_0_3|       pointer|
|v149_1_0_dout            |   in|   32|     ap_fifo|      v149_1_0|       pointer|
|v149_1_0_num_data_valid  |   in|    9|     ap_fifo|      v149_1_0|       pointer|
|v149_1_0_fifo_cap        |   in|    9|     ap_fifo|      v149_1_0|       pointer|
|v149_1_0_empty_n         |   in|    1|     ap_fifo|      v149_1_0|       pointer|
|v149_1_0_read            |  out|    1|     ap_fifo|      v149_1_0|       pointer|
|v149_1_1_dout            |   in|   32|     ap_fifo|      v149_1_1|       pointer|
|v149_1_1_num_data_valid  |   in|    9|     ap_fifo|      v149_1_1|       pointer|
|v149_1_1_fifo_cap        |   in|    9|     ap_fifo|      v149_1_1|       pointer|
|v149_1_1_empty_n         |   in|    1|     ap_fifo|      v149_1_1|       pointer|
|v149_1_1_read            |  out|    1|     ap_fifo|      v149_1_1|       pointer|
|v149_1_2_dout            |   in|   32|     ap_fifo|      v149_1_2|       pointer|
|v149_1_2_num_data_valid  |   in|    9|     ap_fifo|      v149_1_2|       pointer|
|v149_1_2_fifo_cap        |   in|    9|     ap_fifo|      v149_1_2|       pointer|
|v149_1_2_empty_n         |   in|    1|     ap_fifo|      v149_1_2|       pointer|
|v149_1_2_read            |  out|    1|     ap_fifo|      v149_1_2|       pointer|
|v149_1_3_dout            |   in|   32|     ap_fifo|      v149_1_3|       pointer|
|v149_1_3_num_data_valid  |   in|    9|     ap_fifo|      v149_1_3|       pointer|
|v149_1_3_fifo_cap        |   in|    9|     ap_fifo|      v149_1_3|       pointer|
|v149_1_3_empty_n         |   in|    1|     ap_fifo|      v149_1_3|       pointer|
|v149_1_3_read            |  out|    1|     ap_fifo|      v149_1_3|       pointer|
|v149_2_0_dout            |   in|   32|     ap_fifo|      v149_2_0|       pointer|
|v149_2_0_num_data_valid  |   in|    9|     ap_fifo|      v149_2_0|       pointer|
|v149_2_0_fifo_cap        |   in|    9|     ap_fifo|      v149_2_0|       pointer|
|v149_2_0_empty_n         |   in|    1|     ap_fifo|      v149_2_0|       pointer|
|v149_2_0_read            |  out|    1|     ap_fifo|      v149_2_0|       pointer|
|v149_2_1_dout            |   in|   32|     ap_fifo|      v149_2_1|       pointer|
|v149_2_1_num_data_valid  |   in|    9|     ap_fifo|      v149_2_1|       pointer|
|v149_2_1_fifo_cap        |   in|    9|     ap_fifo|      v149_2_1|       pointer|
|v149_2_1_empty_n         |   in|    1|     ap_fifo|      v149_2_1|       pointer|
|v149_2_1_read            |  out|    1|     ap_fifo|      v149_2_1|       pointer|
|v149_2_2_dout            |   in|   32|     ap_fifo|      v149_2_2|       pointer|
|v149_2_2_num_data_valid  |   in|    9|     ap_fifo|      v149_2_2|       pointer|
|v149_2_2_fifo_cap        |   in|    9|     ap_fifo|      v149_2_2|       pointer|
|v149_2_2_empty_n         |   in|    1|     ap_fifo|      v149_2_2|       pointer|
|v149_2_2_read            |  out|    1|     ap_fifo|      v149_2_2|       pointer|
|v149_2_3_dout            |   in|   32|     ap_fifo|      v149_2_3|       pointer|
|v149_2_3_num_data_valid  |   in|    9|     ap_fifo|      v149_2_3|       pointer|
|v149_2_3_fifo_cap        |   in|    9|     ap_fifo|      v149_2_3|       pointer|
|v149_2_3_empty_n         |   in|    1|     ap_fifo|      v149_2_3|       pointer|
|v149_2_3_read            |  out|    1|     ap_fifo|      v149_2_3|       pointer|
|v149_3_0_dout            |   in|   32|     ap_fifo|      v149_3_0|       pointer|
|v149_3_0_num_data_valid  |   in|    9|     ap_fifo|      v149_3_0|       pointer|
|v149_3_0_fifo_cap        |   in|    9|     ap_fifo|      v149_3_0|       pointer|
|v149_3_0_empty_n         |   in|    1|     ap_fifo|      v149_3_0|       pointer|
|v149_3_0_read            |  out|    1|     ap_fifo|      v149_3_0|       pointer|
|v149_3_1_dout            |   in|   32|     ap_fifo|      v149_3_1|       pointer|
|v149_3_1_num_data_valid  |   in|    9|     ap_fifo|      v149_3_1|       pointer|
|v149_3_1_fifo_cap        |   in|    9|     ap_fifo|      v149_3_1|       pointer|
|v149_3_1_empty_n         |   in|    1|     ap_fifo|      v149_3_1|       pointer|
|v149_3_1_read            |  out|    1|     ap_fifo|      v149_3_1|       pointer|
|v149_3_2_dout            |   in|   32|     ap_fifo|      v149_3_2|       pointer|
|v149_3_2_num_data_valid  |   in|    9|     ap_fifo|      v149_3_2|       pointer|
|v149_3_2_fifo_cap        |   in|    9|     ap_fifo|      v149_3_2|       pointer|
|v149_3_2_empty_n         |   in|    1|     ap_fifo|      v149_3_2|       pointer|
|v149_3_2_read            |  out|    1|     ap_fifo|      v149_3_2|       pointer|
|v149_3_3_dout            |   in|   32|     ap_fifo|      v149_3_3|       pointer|
|v149_3_3_num_data_valid  |   in|    9|     ap_fifo|      v149_3_3|       pointer|
|v149_3_3_fifo_cap        |   in|    9|     ap_fifo|      v149_3_3|       pointer|
|v149_3_3_empty_n         |   in|    1|     ap_fifo|      v149_3_3|       pointer|
|v149_3_3_read            |  out|    1|     ap_fifo|      v149_3_3|       pointer|
|v144_0_0_address0        |  out|    8|   ap_memory|      v144_0_0|         array|
|v144_0_0_ce0             |  out|    1|   ap_memory|      v144_0_0|         array|
|v144_0_0_q0              |   in|   32|   ap_memory|      v144_0_0|         array|
|v144_0_1_address0        |  out|    8|   ap_memory|      v144_0_1|         array|
|v144_0_1_ce0             |  out|    1|   ap_memory|      v144_0_1|         array|
|v144_0_1_q0              |   in|   32|   ap_memory|      v144_0_1|         array|
|v144_1_0_address0        |  out|    8|   ap_memory|      v144_1_0|         array|
|v144_1_0_ce0             |  out|    1|   ap_memory|      v144_1_0|         array|
|v144_1_0_q0              |   in|   32|   ap_memory|      v144_1_0|         array|
|v144_1_1_address0        |  out|    8|   ap_memory|      v144_1_1|         array|
|v144_1_1_ce0             |  out|    1|   ap_memory|      v144_1_1|         array|
|v144_1_1_q0              |   in|   32|   ap_memory|      v144_1_1|         array|
|v144_2_0_address0        |  out|    8|   ap_memory|      v144_2_0|         array|
|v144_2_0_ce0             |  out|    1|   ap_memory|      v144_2_0|         array|
|v144_2_0_q0              |   in|   32|   ap_memory|      v144_2_0|         array|
|v144_2_1_address0        |  out|    8|   ap_memory|      v144_2_1|         array|
|v144_2_1_ce0             |  out|    1|   ap_memory|      v144_2_1|         array|
|v144_2_1_q0              |   in|   32|   ap_memory|      v144_2_1|         array|
|v144_3_0_address0        |  out|    8|   ap_memory|      v144_3_0|         array|
|v144_3_0_ce0             |  out|    1|   ap_memory|      v144_3_0|         array|
|v144_3_0_q0              |   in|   32|   ap_memory|      v144_3_0|         array|
|v144_3_1_address0        |  out|    8|   ap_memory|      v144_3_1|         array|
|v144_3_1_ce0             |  out|    1|   ap_memory|      v144_3_1|         array|
|v144_3_1_q0              |   in|   32|   ap_memory|      v144_3_1|         array|
|v148_0_0_din             |  out|   32|     ap_fifo|      v148_0_0|       pointer|
|v148_0_0_num_data_valid  |   in|    9|     ap_fifo|      v148_0_0|       pointer|
|v148_0_0_fifo_cap        |   in|    9|     ap_fifo|      v148_0_0|       pointer|
|v148_0_0_full_n          |   in|    1|     ap_fifo|      v148_0_0|       pointer|
|v148_0_0_write           |  out|    1|     ap_fifo|      v148_0_0|       pointer|
|v148_0_1_din             |  out|   32|     ap_fifo|      v148_0_1|       pointer|
|v148_0_1_num_data_valid  |   in|    9|     ap_fifo|      v148_0_1|       pointer|
|v148_0_1_fifo_cap        |   in|    9|     ap_fifo|      v148_0_1|       pointer|
|v148_0_1_full_n          |   in|    1|     ap_fifo|      v148_0_1|       pointer|
|v148_0_1_write           |  out|    1|     ap_fifo|      v148_0_1|       pointer|
|v148_1_0_din             |  out|   32|     ap_fifo|      v148_1_0|       pointer|
|v148_1_0_num_data_valid  |   in|    9|     ap_fifo|      v148_1_0|       pointer|
|v148_1_0_fifo_cap        |   in|    9|     ap_fifo|      v148_1_0|       pointer|
|v148_1_0_full_n          |   in|    1|     ap_fifo|      v148_1_0|       pointer|
|v148_1_0_write           |  out|    1|     ap_fifo|      v148_1_0|       pointer|
|v148_1_1_din             |  out|   32|     ap_fifo|      v148_1_1|       pointer|
|v148_1_1_num_data_valid  |   in|    9|     ap_fifo|      v148_1_1|       pointer|
|v148_1_1_fifo_cap        |   in|    9|     ap_fifo|      v148_1_1|       pointer|
|v148_1_1_full_n          |   in|    1|     ap_fifo|      v148_1_1|       pointer|
|v148_1_1_write           |  out|    1|     ap_fifo|      v148_1_1|       pointer|
+-------------------------+-----+-----+------------+--------------+--------------+

