
---------- Begin Simulation Statistics ----------
final_tick                                 2958393500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 107439                       # Simulator instruction rate (inst/s)
host_mem_usage                                 705956                       # Number of bytes of host memory used
host_op_rate                                   192441                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    93.08                       # Real time elapsed on the host
host_tick_rate                               31784629                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000000                       # Number of instructions simulated
sim_ops                                      17911679                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.002958                       # Number of seconds simulated
sim_ticks                                  2958393500                       # Number of ticks simulated
system.cpu.cc_regfile_reads                   4885159                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  4254555                       # number of cc regfile writes
system.cpu.committedInsts                    10000000                       # Number of Instructions Simulated
system.cpu.committedOps                      17911679                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.591679                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.591679                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                  12296012                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  6923421                       # number of floating regfile writes
system.cpu.idleCycles                          142737                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                19093                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  1115718                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     3.096439                       # Inst execution rate
system.cpu.iew.exec_refs                      2789524                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     485141                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  188856                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               2322835                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 22                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts              1893                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               496528                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            18750223                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               2304383                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             24470                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              18320971                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   1304                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                 42214                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  16850                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                 44080                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents            161                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        11899                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect           7194                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  25210444                       # num instructions consuming a value
system.cpu.iew.wb_count                      18305767                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.570260                       # average fanout of values written-back
system.cpu.iew.wb_producers                  14376504                       # num instructions producing a value
system.cpu.iew.wb_rate                       3.093869                       # insts written-back per cycle
system.cpu.iew.wb_sent                       18311794                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 18755698                       # number of integer regfile reads
system.cpu.int_regfile_writes                 9703766                       # number of integer regfile writes
system.cpu.ipc                               1.690106                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.690106                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass            318001      1.73%      1.73% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               9892162     53.92%     55.66% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 2063      0.01%     55.67% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                105865      0.58%     56.24% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd              424601      2.31%     58.56% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     58.56% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  32      0.00%     58.56% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     58.56% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     58.56% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     58.56% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     58.56% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     58.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 3003      0.02%     58.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     58.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu               851257      4.64%     63.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   18      0.00%     63.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                 7142      0.04%     63.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc              848313      4.62%     67.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                  64      0.00%     67.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     67.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               2667      0.01%     67.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     67.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     67.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     67.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd         1405572      7.66%     75.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     75.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     75.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt          702996      3.83%     79.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               2      0.00%     79.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     79.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult         984238      5.37%     84.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     84.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     84.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     84.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     84.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     84.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     84.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     84.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     84.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     84.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     84.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     84.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     84.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     84.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     84.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     84.75% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               753491      4.11%     88.86% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              478744      2.61%     91.47% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead         1557559      8.49%     99.96% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite           7653      0.04%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               18345443                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                 7359115                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads            14718090                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses      7355275                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes            7408213                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                      160218                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.008733                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                  157661     98.40%     98.40% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     98.40% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     98.40% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     98.40% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     98.40% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     98.40% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     98.40% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     98.40% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     98.40% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     98.40% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     98.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     98.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     98.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                     72      0.04%     98.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     98.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                     30      0.02%     98.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     7      0.00%     98.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     98.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     98.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                   59      0.04%     98.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     98.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     98.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     98.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     98.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     98.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     98.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     98.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     98.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     98.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     98.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     98.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     98.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     98.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     98.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     98.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     98.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     98.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     98.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     98.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     98.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     98.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     98.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     98.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     98.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     98.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     98.51% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                   1380      0.86%     99.37% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                   766      0.48%     99.85% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead               100      0.06%     99.91% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite              143      0.09%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               10828545                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           27909892                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     10950492                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          12180575                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   18750199                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  18345443                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                  24                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          838426                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued              2829                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved              6                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      1808038                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       5774051                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         3.177222                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.116710                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              620883     10.75%     10.75% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              758890     13.14%     23.90% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             1101918     19.08%     42.98% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              902868     15.64%     58.62% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              877058     15.19%     73.81% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              481556      8.34%     82.15% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              575707      9.97%     92.12% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              337509      5.85%     97.96% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              117662      2.04%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         5774051                       # Number of insts issued each cycle
system.cpu.iq.rate                           3.100575                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads              4111                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             1428                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              2322835                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              496528                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 6131539                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     18                       # number of misc regfile writes
system.cpu.numCycles                          5916788                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                            1558                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                    57                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         6494                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         21688                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            7                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        16339                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          512                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests        33701                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            512                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                           250                       # Clock period in ticks
system.cpu.branchPred.lookups                 1226069                       # Number of BP lookups
system.cpu.branchPred.condPredicted            773429                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             17563                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               403251                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                  392174                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             97.253076                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                  145206                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                  5                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          149344                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             141839                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses             7505                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted         1190                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts          828839                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              18                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             16368                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples      5658838                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     3.165257                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     2.892375                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0          859138     15.18%     15.18% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1         1626764     28.75%     43.93% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2          750197     13.26%     57.19% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3          466677      8.25%     65.43% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4          156963      2.77%     68.21% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5          297154      5.25%     73.46% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6          156978      2.77%     76.23% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7          430736      7.61%     83.84% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8          914231     16.16%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total      5658838                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted             10000000                       # Number of instructions committed
system.cpu.commit.opsCommitted               17911679                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                     2712967                       # Number of memory references committed
system.cpu.commit.loads                       2242684                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                    1090188                       # Number of branches committed
system.cpu.commit.vector                            0                       # Number of committed Vector instructions.
system.cpu.commit.floating                    7334339                       # Number of committed floating point instructions.
system.cpu.commit.integer                    12675584                       # Number of committed integer instructions.
system.cpu.commit.functionCalls                142859                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass       304874      1.70%      1.70% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu      9580380     53.49%     55.19% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult         1379      0.01%     55.20% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv        97485      0.54%     55.74% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd       422338      2.36%     58.10% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     58.10% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt           32      0.00%     58.10% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     58.10% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     58.10% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     58.10% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     58.10% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     58.10% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd         2262      0.01%     58.11% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     58.11% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu       846514      4.73%     62.84% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp           12      0.00%     62.84% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt         4818      0.03%     62.86% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc       846633      4.73%     67.59% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult           64      0.00%     67.59% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     67.59% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift          884      0.00%     67.60% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     67.60% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     67.60% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     67.60% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd      1405003      7.84%     75.44% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     75.44% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     75.44% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt       702543      3.92%     79.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv            2      0.00%     79.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     79.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult       983489      5.49%     84.85% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     84.85% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     84.85% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     84.85% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     84.85% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     84.85% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     84.85% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     84.85% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     84.85% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     84.85% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     84.85% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     84.85% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     84.85% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     84.85% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     84.85% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     84.85% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     84.85% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead       692034      3.86%     88.72% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite       463876      2.59%     91.31% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead      1550650      8.66%     99.96% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite         6407      0.04%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total     17911679                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples        914231                       # number cycles where commit BW limit reached
system.cpu.dcache.demand_hits::.cpu.data      2598548                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          2598548                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      2598548                       # number of overall hits
system.cpu.dcache.overall_hits::total         2598548                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        26541                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          26541                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        26541                       # number of overall misses
system.cpu.dcache.overall_misses::total         26541                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   1544328495                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1544328495                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   1544328495                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1544328495                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      2625089                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      2625089                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      2625089                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      2625089                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.010111                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.010111                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.010111                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.010111                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 58186.522550                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 58186.522550                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 58186.522550                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 58186.522550                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        17577                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            4                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               485                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    36.241237                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets            4                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        11011                       # number of writebacks
system.cpu.dcache.writebacks::total             11011                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        11824                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        11824                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        11824                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        11824                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        14717                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        14717                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        14717                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        14717                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    944263995                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    944263995                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    944263995                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    944263995                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.005606                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.005606                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.005606                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.005606                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 64161.445607                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 64161.445607                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 64161.445607                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 64161.445607                       # average overall mshr miss latency
system.cpu.dcache.replacements                  14205                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      2138953                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2138953                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        15831                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         15831                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    791678000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    791678000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      2154784                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2154784                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.007347                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.007347                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 50008.085402                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 50008.085402                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        11818                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        11818                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         4013                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         4013                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    202589000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    202589000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.001862                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001862                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 50483.179666                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 50483.179666                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       459595                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         459595                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        10710                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        10710                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    752650495                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    752650495                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       470305                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       470305                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.022772                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.022772                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 70275.489729                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 70275.489729                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            6                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            6                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        10704                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        10704                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    741674995                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    741674995                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.022760                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.022760                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 69289.517470                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 69289.517470                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   2958393500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           506.503653                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             2613265                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             14717                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            177.567779                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            163000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   506.503653                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.989265                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.989265                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           38                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          326                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          140                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           5264895                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          5264895                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2958393500                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                   711617                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles               2640436                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                   1100485                       # Number of cycles decode is running
system.cpu.decode.unblockCycles               1304663                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                  16850                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved               375850                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                  1610                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts               18948759                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts                  7833                       # Number of squashed instructions handled by decode
system.cpu.dtb.rdAccesses                     2303539                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                      485169                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                           597                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           673                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2958393500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   2958393500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2958393500                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles            1329631                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                       10518598                       # Number of instructions fetch has processed
system.cpu.fetch.branches                     1226069                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             679219                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                       4422366                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                   36838                       # Number of cycles fetch has spent squashing
system.cpu.fetch.miscStallCycles                  434                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles          3181                       # Number of stall cycles due to pending traps
system.cpu.fetch.pendingQuiesceStallCycles            9                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.icacheWaitRetryStallCycles           11                       # Number of stall cycles due to full MSHR
system.cpu.fetch.cacheLines                   1255721                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                  4688                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.nisnDist::samples            5774051                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              3.335188                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             3.563278                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                  2563008     44.39%     44.39% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                   267543      4.63%     49.02% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                   376640      6.52%     55.54% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                   116645      2.02%     57.57% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                   225997      3.91%     61.48% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                   122485      2.12%     63.60% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                    89913      1.56%     65.16% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                   263664      4.57%     69.72% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                  1748156     30.28%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total              5774051                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.207219                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.777755                       # Number of inst fetches per cycle
system.cpu.icache.demand_hits::.cpu.inst      1252306                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1252306                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1252306                       # number of overall hits
system.cpu.icache.overall_hits::total         1252306                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         3415                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3415                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         3415                       # number of overall misses
system.cpu.icache.overall_misses::total          3415                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    202103000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    202103000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    202103000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    202103000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1255721                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1255721                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1255721                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1255721                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.002720                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.002720                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.002720                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.002720                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 59180.966325                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 59180.966325                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 59180.966325                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 59180.966325                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          646                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                15                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    43.066667                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         2134                       # number of writebacks
system.cpu.icache.writebacks::total              2134                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          770                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          770                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          770                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          770                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         2645                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2645                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         2645                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2645                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    159029500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    159029500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    159029500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    159029500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.002106                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.002106                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.002106                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.002106                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 60124.574669                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 60124.574669                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 60124.574669                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 60124.574669                       # average overall mshr miss latency
system.cpu.icache.replacements                   2134                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1252306                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1252306                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         3415                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3415                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    202103000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    202103000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1255721                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1255721                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.002720                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.002720                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 59180.966325                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 59180.966325                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          770                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          770                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         2645                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2645                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    159029500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    159029500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.002106                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.002106                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 60124.574669                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 60124.574669                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   2958393500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           505.317004                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1254951                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2645                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            474.461626                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             79500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   505.317004                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.986947                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.986947                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            6                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          505                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2514087                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2514087                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2958393500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                     1256201                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           699                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2958393500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   2958393500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2958393500                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                      148251                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                   80136                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                  101                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                 161                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                  26242                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                   32                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                    365                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON   2958393500                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                  16850                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                  1098925                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                  304077                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           3120                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                   2009974                       # Number of cycles rename is running
system.cpu.rename.unblockCycles               2341105                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts               18866674                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                  2977                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                1875400                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                   1339                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                 162952                       # Number of times rename has blocked due to SQ full
system.cpu.rename.fullRegistersEvents              19                       # Number of times there has been no free registers
system.cpu.rename.renamedOperands            21817947                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                    44207570                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                 20152864                       # Number of integer rename lookups
system.cpu.rename.fpLookups                  12334140                       # Number of floating rename lookups
system.cpu.rename.committedMaps              20388214                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                  1429585                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                      42                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                  23                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   5322216                       # count of insts added to the skid buffer
system.cpu.rob.reads                         23480393                       # The number of ROB reads
system.cpu.rob.writes                        37596774                       # The number of ROB writes
system.cpu.thread_0.numInsts                 10000000                       # Number of Instructions committed
system.cpu.thread_0.numOps                   17911679                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                  491                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                 1675                       # number of demand (read+write) hits
system.l2.demand_hits::total                     2166                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 491                       # number of overall hits
system.l2.overall_hits::.cpu.data                1675                       # number of overall hits
system.l2.overall_hits::total                    2166                       # number of overall hits
system.l2.demand_misses::.cpu.inst               2152                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              13042                       # number of demand (read+write) misses
system.l2.demand_misses::total                  15194                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              2152                       # number of overall misses
system.l2.overall_misses::.cpu.data             13042                       # number of overall misses
system.l2.overall_misses::total                 15194                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    149800500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    904239000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1054039500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    149800500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    904239000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1054039500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             2643                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            14717                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                17360                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            2643                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           14717                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               17360                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.814226                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.886186                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.875230                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.814226                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.886186                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.875230                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 69609.897770                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 69332.847723                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 69372.087666                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 69609.897770                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 69332.847723                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 69372.087666                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                2380                       # number of writebacks
system.l2.writebacks::total                      2380                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst          2152                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         13042                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             15194                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         2152                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        13042                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            15194                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    127809000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    770862250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    898671250                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    127809000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    770862250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    898671250                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.814226                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.886186                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.875230                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.814226                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.886186                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.875230                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 59390.799257                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 59106.137862                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 59146.455838                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 59390.799257                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 59106.137862                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 59146.455838                       # average overall mshr miss latency
system.l2.replacements                           7006                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        11011                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            11011                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        11011                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        11011                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         2131                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             2131                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         2131                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         2131                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data               253                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   253                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           10451                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               10451                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data    722867000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     722867000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         10704                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             10704                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.976364                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.976364                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 69167.256722                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 69167.256722                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        10451                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          10451                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    615952500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    615952500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.976364                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.976364                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 58937.183045                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 58937.183045                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            491                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                491                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         2152                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             2152                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    149800500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    149800500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         2643                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           2643                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.814226                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.814226                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 69609.897770                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 69609.897770                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         2152                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         2152                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    127809000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    127809000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.814226                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.814226                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 59390.799257                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 59390.799257                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data          1422                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              1422                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         2591                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            2591                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    181372000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    181372000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data         4013                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          4013                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.645652                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.645652                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 70000.771903                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 70000.771903                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data         2591                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         2591                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    154909750                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    154909750                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.645652                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.645652                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 59787.630259                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 59787.630259                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   2958393500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  7067.173806                       # Cycle average of tags in use
system.l2.tags.total_refs                       33694                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     15198                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.217002                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     68750                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       1.017611                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst      1240.407284                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      5825.748912                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000124                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.151417                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.711151                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.862692                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           38                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          335                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         3364                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         4455                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    284750                       # Number of tag accesses
system.l2.tags.data_accesses                   284750                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2958393500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples      2380.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      2152.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     13036.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001031435500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          135                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          135                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               33411                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               2237                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       15194                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       2380                       # Number of write requests accepted
system.mem_ctrls.readBursts                     15194                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     2380                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      6                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.05                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      21.07                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 15194                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 2380                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   13462                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1243                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     382                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      95                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    102                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    102                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    136                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    135                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    135                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    135                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    135                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    135                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    135                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    135                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    135                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    135                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    135                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    135                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    135                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    135                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    135                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    135                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples          135                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     112.481481                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     40.389276                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    541.193524                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255           127     94.07%     94.07% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511            6      4.44%     98.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767            1      0.74%     99.26% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6399            1      0.74%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           135                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          135                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.496296                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.473892                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.871387                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               34     25.19%     25.19% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              101     74.81%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           135                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                     384                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                  972416                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               152320                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    328.70                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     51.49                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                    2958317000                       # Total gap between requests
system.mem_ctrls.avgGap                     168334.87                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst       137728                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data       834304                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks       151168                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 46554996.825134992599                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 282012517.942592859268                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 51098003.020896308124                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         2152                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data        13042                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks         2380                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     56793000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data    340536250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks  60113213500                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     26390.80                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     26110.74                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  25257652.73                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst       137728                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data       834688                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total        972416                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst       137728                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       137728                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks       152320                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total       152320                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         2152                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data        13042                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          15194                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks         2380                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total          2380                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst     46554997                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    282142318                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        328697315                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst     46554997                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total     46554997                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     51487404                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        51487404                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     51487404                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst     46554997                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    282142318                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       380184718                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                15188                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                2362                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         1141                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1          954                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2          820                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3          866                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4          973                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5          962                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         1011                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7          953                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8          958                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9          909                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10          791                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         1020                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12          850                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13          877                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         1057                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         1046                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0          189                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1           64                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2           77                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3          110                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4          112                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5          230                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6          249                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7          181                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8          141                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9           66                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10          111                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11          152                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12           21                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13          138                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14          330                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15          191                       # Per bank write bursts
system.mem_ctrls.dram.totQLat               112554250                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat              75940000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat          397329250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                 7410.74                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           26160.74                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               13209                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits               1960                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            86.97                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           82.98                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples         2379                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   471.969735                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   306.626734                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   365.507740                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127          470     19.76%     19.76% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255          453     19.04%     38.80% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383          240     10.09%     48.89% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          198      8.32%     57.21% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          161      6.77%     63.98% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          111      4.67%     68.64% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895           87      3.66%     72.30% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          348     14.63%     86.93% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151          311     13.07%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total         2379                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead                972032                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten             151168                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              328.567515                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               51.098003                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    2.97                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                2.57                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.40                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               86.43                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED   2958393500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy         8732220                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy         4633695                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy       54835200                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy       6326640                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 232948560.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy    925986090                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy    356245440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy    1589707845                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   537.355103                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE    917228750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF     98540000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   1942624750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy         8268120                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy         4394610                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy       53607120                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy       6003000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 232948560.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy    960305790                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy    327344640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy    1592871840                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   538.424601                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE    842175750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF     98540000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   2017677750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   2958393500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               4743                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         2380                       # Transaction distribution
system.membus.trans_dist::CleanEvict             4114                       # Transaction distribution
system.membus.trans_dist::ReadExReq             10451                       # Transaction distribution
system.membus.trans_dist::ReadExResp            10451                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          4743                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port        36882                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total        36882                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                  36882                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port      1124736                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total      1124736                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 1124736                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             15194                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   15194    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               15194                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   2958393500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy             7802000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy           18992500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.6                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp              6658                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        13391                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         2134                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            7820                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            10704                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           10704                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          2645                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         4013                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         7422                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port        43639                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                 51061                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       305728                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      1646592                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total                1952320                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                            7008                       # Total snoops (count)
system.tol2bus.snoopTraffic                    152448                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            24368                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.021298                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.144380                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  23849     97.87%     97.87% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    519      2.13%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              24368                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   2958393500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy           29995500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           3967999                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          22075500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.7                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
