loadCdf -file "C:/Users/fjsda/Studying/FPGA/HalfAdder/HalfAdder.ipf"
setMode -pff
generate
exit
