=====
SETUP
13.735
8.238
21.972
clk_ibuf
0.000
2.088
clkdiv_inst1/count_0_s0
2.269
2.608
clkdiv_inst1/n57_s3
3.228
3.838
clkdiv_inst1/n53_s3
4.211
5.026
clkdiv_inst1/n46_s3
5.760
6.574
clkdiv_inst1/n46_s2
7.423
8.238
clkdiv_inst1/count_15_s0
8.238
=====
SETUP
14.492
7.481
21.972
clk_ibuf
0.000
2.088
clkdiv_inst1/count_5_s0
2.269
2.608
clkdiv_inst1/n61_s7
3.221
4.036
clkdiv_inst1/n61_s4
4.285
5.099
clkdiv_inst1/n61_s10
5.103
5.868
clkdiv_inst1/n61_s2
6.872
7.481
clkdiv_inst1/count_0_s0
7.481
=====
SETUP
14.504
7.468
21.972
clk_ibuf
0.000
2.088
clkdiv_inst1/count_0_s0
2.269
2.608
clkdiv_inst1/n57_s3
3.228
3.838
clkdiv_inst1/n53_s3
4.211
5.026
clkdiv_inst1/n46_s3
5.760
6.546
clkdiv_inst1/n45_s2
6.859
7.468
clkdiv_inst1/count_16_s0
7.468
=====
SETUP
14.536
7.436
21.972
clk_ibuf
0.000
2.088
clkdiv_inst1/count_0_s0
2.269
2.608
clkdiv_inst1/n57_s3
3.228
3.838
clkdiv_inst1/n53_s3
4.211
5.026
clkdiv_inst1/n48_s3
6.005
6.819
clkdiv_inst1/n48_s2
6.827
7.436
clkdiv_inst1/count_13_s0
7.436
=====
SETUP
14.536
7.436
21.972
clk_ibuf
0.000
2.088
clkdiv_inst1/count_0_s0
2.269
2.608
clkdiv_inst1/n57_s3
3.228
3.838
clkdiv_inst1/n53_s3
4.211
5.026
clkdiv_inst1/n48_s3
6.005
6.819
clkdiv_inst1/n47_s2
6.827
7.436
clkdiv_inst1/count_14_s0
7.436
=====
SETUP
14.847
7.125
21.972
clk_ibuf
0.000
2.088
clkdiv_inst1/count_5_s0
2.269
2.608
clkdiv_inst1/n61_s7
3.221
4.036
clkdiv_inst1/n61_s4
4.285
5.099
clkdiv_inst1/n61_s10
5.103
5.868
clkdiv_inst1/n56_s2
6.516
7.125
clkdiv_inst1/count_5_s0
7.125
=====
SETUP
14.847
7.125
21.972
clk_ibuf
0.000
2.088
clkdiv_inst1/count_5_s0
2.269
2.608
clkdiv_inst1/n61_s7
3.221
4.036
clkdiv_inst1/n61_s4
4.285
5.099
clkdiv_inst1/n61_s10
5.103
5.868
clkdiv_inst1/n50_s2
6.516
7.125
clkdiv_inst1/count_11_s0
7.125
=====
SETUP
14.847
7.125
21.972
clk_ibuf
0.000
2.088
clkdiv_inst1/count_5_s0
2.269
2.608
clkdiv_inst1/n61_s7
3.221
4.036
clkdiv_inst1/n61_s4
4.285
5.099
clkdiv_inst1/n61_s10
5.103
5.868
clkdiv_inst1/n49_s2
6.516
7.125
clkdiv_inst1/count_12_s0
7.125
=====
SETUP
14.854
7.118
21.972
clk_ibuf
0.000
2.088
clkdiv_inst1/count_5_s0
2.269
2.608
clkdiv_inst1/n61_s7
3.221
4.036
clkdiv_inst1/n61_s4
4.285
5.099
clkdiv_inst1/n61_s10
5.103
5.868
clkdiv_inst1/n51_s2
6.509
7.118
clkdiv_inst1/count_10_s0
7.118
=====
SETUP
14.871
7.101
21.972
clk_ibuf
0.000
2.088
clkdiv_inst1/count_5_s0
2.269
2.608
clkdiv_inst1/n61_s7
3.221
4.036
clkdiv_inst1/n61_s4
4.285
5.099
clkdiv_inst1/n61_s10
5.103
5.868
clkdiv_inst1/n54_s2
6.492
7.101
clkdiv_inst1/count_7_s0
7.101
=====
SETUP
14.968
7.004
21.972
clk_ibuf
0.000
2.088
clkdiv_inst1/count_5_s0
2.269
2.608
clkdiv_inst1/n61_s7
3.221
4.036
clkdiv_inst1/n61_s4
4.285
5.099
clkdiv_inst1/n61_s10
5.103
5.863
clkdiv_inst1/n58_s2
6.190
7.004
clkdiv_inst1/count_3_s0
7.004
=====
SETUP
14.968
7.004
21.972
clk_ibuf
0.000
2.088
clkdiv_inst1/count_5_s0
2.269
2.608
clkdiv_inst1/n61_s7
3.221
4.036
clkdiv_inst1/n61_s4
4.285
5.099
clkdiv_inst1/n61_s10
5.103
5.863
clkdiv_inst1/n53_s2
6.190
7.004
clkdiv_inst1/count_8_s0
7.004
=====
SETUP
15.024
6.949
21.972
clk_ibuf
0.000
2.088
clkdiv_inst1/count_5_s0
2.269
2.608
clkdiv_inst1/n61_s7
3.221
4.036
clkdiv_inst1/n61_s4
4.285
5.099
clkdiv_inst1/n61_s10
5.103
5.863
clkdiv_inst1/n52_s2
6.184
6.949
clkdiv_inst1/count_9_s0
6.949
=====
SETUP
15.296
6.676
21.972
clk_ibuf
0.000
2.088
clkdiv_inst1/count_6_s0
2.269
2.608
clkdiv_inst1/n51_s4
3.222
4.036
clkdiv_inst1/n63_s80
4.635
5.244
clkdiv_inst1/n63_s78
5.248
6.063
clkdiv_inst1/n63_s85
6.067
6.676
clkdiv_inst1/clk_out_s0
6.676
=====
SETUP
15.307
6.665
21.972
clk_ibuf
0.000
2.088
clkdiv_inst1/count_5_s0
2.269
2.608
clkdiv_inst1/n61_s7
3.221
4.036
clkdiv_inst1/n61_s4
4.285
5.099
clkdiv_inst1/n61_s10
5.103
5.868
clkdiv_inst1/n60_s2
5.900
6.665
clkdiv_inst1/count_1_s0
6.665
=====
SETUP
15.307
6.665
21.972
clk_ibuf
0.000
2.088
clkdiv_inst1/count_5_s0
2.269
2.608
clkdiv_inst1/n61_s7
3.221
4.036
clkdiv_inst1/n61_s4
4.285
5.099
clkdiv_inst1/n61_s10
5.103
5.868
clkdiv_inst1/n59_s2
5.900
6.665
clkdiv_inst1/count_2_s0
6.665
=====
SETUP
15.322
6.651
21.972
clk_ibuf
0.000
2.088
clkdiv_inst1/count_5_s0
2.269
2.608
clkdiv_inst1/n61_s7
3.221
4.036
clkdiv_inst1/n61_s4
4.285
5.099
clkdiv_inst1/n61_s10
5.103
5.863
clkdiv_inst1/n57_s2
6.187
6.651
clkdiv_inst1/count_4_s0
6.651
=====
SETUP
15.322
6.651
21.972
clk_ibuf
0.000
2.088
clkdiv_inst1/count_5_s0
2.269
2.608
clkdiv_inst1/n61_s7
3.221
4.036
clkdiv_inst1/n61_s4
4.285
5.099
clkdiv_inst1/n61_s10
5.103
5.863
clkdiv_inst1/n55_s2
6.187
6.651
clkdiv_inst1/count_6_s0
6.651
=====
SETUP
18.236
12.266
30.502
counter4bit_1/dff4_inst1/q_0_s0
10.799
11.138
counter4bit_1/d_3_s0
11.452
12.266
counter4bit_1/dff4_inst1/q_3_s0
12.266
=====
SETUP
18.278
12.224
30.502
counter4bit_1/dff4_inst1/q_0_s0
10.799
11.138
counter4bit_1/d_1_s0
11.410
12.224
counter4bit_1/dff4_inst1/q_1_s0
12.224
=====
SETUP
18.327
12.175
30.502
counter4bit_1/dff4_inst1/q_0_s0
10.799
11.138
counter4bit_1/d_2_s0
11.410
12.175
counter4bit_1/dff4_inst1/q_2_s0
12.175
=====
SETUP
18.888
11.614
30.502
counter4bit_1/dff4_inst1/q_0_s0
10.799
11.138
counter4bit_1/d_0_s2
11.150
11.614
counter4bit_1/dff4_inst1/q_0_s0
11.614
=====
HOLD
0.524
2.053
1.529
clk_ibuf
0.000
1.392
clkdiv_inst1/count_7_s0
1.529
1.776
clkdiv_inst1/n54_s2
1.778
2.053
clkdiv_inst1/count_7_s0
2.053
=====
HOLD
0.524
2.053
1.529
clk_ibuf
0.000
1.392
clkdiv_inst1/count_8_s0
1.529
1.776
clkdiv_inst1/n53_s2
1.778
2.053
clkdiv_inst1/count_8_s0
2.053
=====
HOLD
0.524
2.053
1.529
clk_ibuf
0.000
1.392
clkdiv_inst1/count_14_s0
1.529
1.776
clkdiv_inst1/n47_s2
1.778
2.053
clkdiv_inst1/count_14_s0
2.053
=====
HOLD
0.525
11.119
10.594
counter4bit_1/dff4_inst1/q_3_s0
10.594
10.841
counter4bit_1/d_3_s0
10.843
11.119
counter4bit_1/dff4_inst1/q_3_s0
11.119
=====
HOLD
0.525
11.119
10.594
counter4bit_1/dff4_inst1/q_1_s0
10.594
10.841
counter4bit_1/d_1_s0
10.843
11.119
counter4bit_1/dff4_inst1/q_1_s0
11.119
=====
HOLD
0.525
2.054
1.529
clk_ibuf
0.000
1.392
clkdiv_inst1/count_1_s0
1.529
1.776
clkdiv_inst1/n60_s2
1.778
2.054
clkdiv_inst1/count_1_s0
2.054
=====
HOLD
0.525
2.054
1.529
clk_ibuf
0.000
1.392
clkdiv_inst1/count_10_s0
1.529
1.776
clkdiv_inst1/n51_s2
1.778
2.054
clkdiv_inst1/count_10_s0
2.054
=====
HOLD
0.525
2.054
1.529
clk_ibuf
0.000
1.392
clkdiv_inst1/count_11_s0
1.529
1.776
clkdiv_inst1/n50_s2
1.778
2.054
clkdiv_inst1/count_11_s0
2.054
=====
HOLD
0.525
2.054
1.529
clk_ibuf
0.000
1.392
clkdiv_inst1/count_15_s0
1.529
1.776
clkdiv_inst1/n46_s2
1.778
2.054
clkdiv_inst1/count_15_s0
2.054
=====
HOLD
0.525
2.054
1.529
clk_ibuf
0.000
1.392
clkdiv_inst1/count_16_s0
1.529
1.776
clkdiv_inst1/n45_s2
1.778
2.054
clkdiv_inst1/count_16_s0
2.054
=====
HOLD
0.526
11.120
10.594
counter4bit_1/dff4_inst1/q_0_s0
10.594
10.841
counter4bit_1/d_0_s2
10.844
11.120
counter4bit_1/dff4_inst1/q_0_s0
11.120
=====
HOLD
0.712
2.240
1.529
clk_ibuf
0.000
1.392
clkdiv_inst1/count_9_s0
1.529
1.776
clkdiv_inst1/n52_s2
1.965
2.240
clkdiv_inst1/count_9_s0
2.240
=====
HOLD
0.785
2.314
1.529
clk_ibuf
0.000
1.392
clkdiv_inst1/count_6_s0
1.529
1.776
clkdiv_inst1/n55_s2
1.778
2.314
clkdiv_inst1/count_6_s0
2.314
=====
HOLD
0.785
2.314
1.529
clk_ibuf
0.000
1.392
clkdiv_inst1/count_12_s0
1.529
1.776
clkdiv_inst1/n49_s2
1.778
2.314
clkdiv_inst1/count_12_s0
2.314
=====
HOLD
0.785
2.314
1.529
clk_ibuf
0.000
1.392
clkdiv_inst1/count_13_s0
1.529
1.776
clkdiv_inst1/n48_s2
1.778
2.314
clkdiv_inst1/count_13_s0
2.314
=====
HOLD
0.786
11.380
10.594
counter4bit_1/dff4_inst1/q_2_s0
10.594
10.841
counter4bit_1/d_2_s0
10.843
11.380
counter4bit_1/dff4_inst1/q_2_s0
11.380
=====
HOLD
0.786
2.315
1.529
clk_ibuf
0.000
1.392
clkdiv_inst1/count_0_s0
1.529
1.776
clkdiv_inst1/n61_s2
1.778
2.315
clkdiv_inst1/count_0_s0
2.315
=====
HOLD
0.786
2.315
1.529
clk_ibuf
0.000
1.392
clkdiv_inst1/count_2_s0
1.529
1.776
clkdiv_inst1/n59_s2
1.778
2.315
clkdiv_inst1/count_2_s0
2.315
=====
HOLD
0.786
2.315
1.529
clk_ibuf
0.000
1.392
clkdiv_inst1/count_5_s0
1.529
1.776
clkdiv_inst1/n56_s2
1.778
2.315
clkdiv_inst1/count_5_s0
2.315
=====
HOLD
0.788
2.316
1.529
clk_ibuf
0.000
1.392
clkdiv_inst1/count_4_s0
1.529
1.776
clkdiv_inst1/n57_s2
1.778
2.316
clkdiv_inst1/count_4_s0
2.316
=====
HOLD
0.966
2.495
1.529
clk_ibuf
0.000
1.392
clkdiv_inst1/count_3_s0
1.529
1.776
clkdiv_inst1/n58_s2
1.957
2.495
clkdiv_inst1/count_3_s0
2.495
=====
HOLD
1.208
2.737
1.529
clk_ibuf
0.000
1.392
clkdiv_inst1/count_16_s0
1.529
1.776
clkdiv_inst1/n63_s85
2.200
2.737
clkdiv_inst1/clk_out_s0
2.737
