# 2a.10 è¨­è¨ˆãƒ•ãƒ­ãƒ¼ã«åŸºã¥ãSystemDKæ§‹æˆ  
**2a.10 SystemDK Architecture Based on Design Flow**

---

## âœ… è¨­è¨ˆãƒ•ãƒ­ãƒ¼å…¨ä½“åƒ | **Full Design Flow Overview**

```text
â‘  å…¨ä½“ã‚¢ãƒ¼ã‚­è¨­è¨ˆï¼ˆåˆ¶å¾¡ãƒ»æ¼”ç®—ãƒ»é€šä¿¡ãƒ»è¨˜æ†¶ï¼‰
ã€€â†’ â‘¡ ãƒ¢ã‚¸ãƒ¥ãƒ¼ãƒ«é¸å®šï¼ˆSoC / AMS / IF / MRAMï¼‰
ã€€â†’ â‘¢ RTLè¨­è¨ˆãƒ»ç‰©ç†è¨­è¨ˆï¼ˆGDSç”Ÿæˆã¾ã§ï¼‰
ã€€â†’ â‘£ å¤šç‰©ç†å ´è§£æï¼ˆSI/PIãƒ»ç†±ãƒ»å¿œåŠ›ãƒ»EMI/EMCï¼‰
ã€€â†’ â‘¤ BRDK / IPDK / PKGDK åˆ¶ç´„åæ˜ ã¨æ•´åˆ
ã€€â†’ â‘¥ SystemDKæ§‹æˆã«ã‚ˆã‚‹çµ±åˆè¨­è¨ˆ
ã€€â†’ â‘¦ ãƒ•ã‚£ãƒ¼ãƒ‰ãƒãƒƒã‚¯ã¨è¨­è¨ˆå†æ§‹ç¯‰
```

---

## ğŸ”§ è¨­è¨ˆæ®µéšåˆ¥è¦ç´ ã¨åˆ¶ç´„é …ç›®ä¸€è¦§  
**Design Phase Breakdown and Constraint Mapping**

| **è¨­è¨ˆãƒ•ã‚§ãƒ¼ã‚º** | **ä¸»ãªå¯¾è±¡é ˜åŸŸ** | **é©ç”¨ã•ã‚Œã‚‹åˆ¶ç´„è¦ç´ ** |
|------------------|------------------|--------------------------|
| **å…¨ä½“ã‚¢ãƒ¼ã‚­è¨­è¨ˆ**<br>*System Architecture* | æ©Ÿèƒ½ãƒ–ãƒ­ãƒƒã‚¯å®šç¾©<br>*Functional Partitioning* | I/Oæ§‹æˆã€æ¼”ç®—è² è·ã€åˆ¶å¾¡æ§‹é€ <br>*I/O, Processing Load, Control Logic* |
| **ãƒ¢ã‚¸ãƒ¥ãƒ¼ãƒ«é¸å®š**<br>*Module Selection* | SoC / AMS / MRAM / IF | ãƒ”ãƒ³æ•°ã€é€Ÿåº¦ã€é›»åœ§äº’æ›æ€§<br>*Pin Count, Speed, Voltage Matching* |
| **RTLãƒ»ç‰©ç†è¨­è¨ˆ**<br>*RTL & Physical Design* | Verilog / Layout | ãƒ•ãƒ­ã‚¢ãƒ—ãƒ©ãƒ³ã€é…ç·šé•·ã€PDNæ§‹æˆ<br>*Floorplan, Routing, PDN Design* |
| **å¤šç‰©ç†å ´è§£æ**<br>*Multi-Physics Analysis* | ç†± / SI/PI / EMI/å¿œåŠ› | IR drop, ç†±ä¼å°, æ©Ÿæ¢°å¿œåŠ›<br>*IR Drop, Thermal, Mechanical Stress* |
| **BRDK / IPDK / PKGDK** | åŸºæ¿ / IP / ãƒ‘ãƒƒã‚±ãƒ¼ã‚¸ | EMI, é›»æºæ•´åˆã€ç†±è¨­è¨ˆ<br>*EMI, Power Integrity, Thermal* |
| **SystemDKçµ±åˆ**<br>*SystemDK Integration* | å…¨ãƒ¬ã‚¤ãƒ¤æ§‹é€ çµ±åˆ | åˆ¶ç´„ç›¸äº’ä¾å­˜ã®æ•´ç†ã¨å¯è¦–åŒ–<br>*Constraint Coherence & Reusability* |

---

## ğŸ”„ çµ±åˆè¨­è¨ˆã¨ã—ã¦ã®SystemDKã®å½¹å‰²  
**SystemDK as a Unified Constraint-Aware Design Framework**

**SystemDK** ã¯ã€å„è¨­è¨ˆãƒ•ã‚§ãƒ¼ã‚ºã«ãŠã‘ã‚‹ **ç‰©ç†åˆ¶ç´„ã¨è¨­è¨ˆæ„å›³** ã‚’çµ±åˆã—ã€**æ§‹é€ çš„ãƒ»å†åˆ©ç”¨å¯èƒ½**ãªå½¢ã§æ•´ç†ã™ã‚‹ãŸã‚ã®ã‚¢ãƒ¼ã‚­ãƒ†ã‚¯ãƒãƒ£ã§ã™ã€‚  
This framework enables constraint-driven consistency across SoC layers, improving visibility, reusability, and adaptability of designs.

---

## ğŸ“˜ è£œè¶³ï¼šé–¢é€£è¨­è¨ˆã‚­ãƒƒãƒˆï¼ˆDesignKitï¼‰ã®å®šç¾©  
**Glossary: Definitions of DesignKit Components in SystemDK**

| **ç•¥ç§°** | **åç§°ï¼ˆæ—¥æœ¬èªï¼‰** | **å®šç¾©ï¼ˆæ—¥æœ¬èªï¼‰** | **Definition (English)** |
|----------|---------------------|----------------------|----------------------------|
| **BRDK** | Board Design Kit | åŸºæ¿è¨­è¨ˆç”¨ã®åˆ¶ç´„ã‚»ãƒƒãƒˆã€‚<br>é›»æºãƒ»ä¿¡å·ãƒ»EMIãƒ»ç†±ç‰¹æ€§ã«åŸºã¥ãè¨­è¨ˆæŒ‡é‡ã‚’æä¾›ã€‚ | Constraint kit for board-level design. Includes power/EMI/thermal/layout guidance. |
| **IPDK** | Intellectual Property Design Kit | IPãƒ–ãƒ­ãƒƒã‚¯ã‚„IFå›è·¯ã«å¯¾ã—ã€ãƒ”ãƒ³é…ç½®ãƒ»ãƒã‚¤ã‚ºãƒ»å¿œåŠ›ãªã©ã‚’åˆ¶ç´„ã¨ã—ã¦è¦å®šã€‚ | Constraint kit for reusable IPs and interface blocks, with pinout, EMI, and stress specs. |
| **PKGDK** | Package Design Kit | è¤‡æ•°ãƒ€ã‚¤ã®çµ±åˆã«å¿…è¦ãªãƒ‘ãƒƒã‚±ãƒ¼ã‚¸å±¤åˆ¶ç´„ã‚’æä¾›ã€‚<br>ç†±è¨­è¨ˆãƒ»ãƒãƒ³ãƒ—é…ç½®ãƒ»ã‚¹ãƒˆãƒ¬ã‚¹åˆ¶å¾¡ãªã©ã‚’å«ã‚€ã€‚ | Constraint set for package-level integration including thermal, bump layout, and stress analysis. |
| **SystemDK** | System Design Knowledge Kit | å„DesignKitã‚’çµ±åˆçš„ã«é‹ç”¨ã™ã‚‹è¨­è¨ˆæ€æƒ³ãƒ•ãƒ¬ãƒ¼ãƒ ãƒ¯ãƒ¼ã‚¯ã€‚<br>åˆ¶ç´„é–“ã®æ•´åˆæ€§ãƒ»å†åˆ©ç”¨æ€§ã‚’é‡è¦–ã€‚ | A design philosophy to unify and manage all constraint layers, enabling cross-kit consistency and reuse. |

---
