\t (00:00:00) allegro 17.2 P028 Windows SPB 64-bit Edition
\t (00:00:00)     Journal start - Fri Jun 02 14:29:04 2017
\t (00:00:00)         Host=QUANGTHANH-PC User=Thanh Pid=9540 CPUs=4
\t (00:00:00) CmdLine= C:\Cadence\Cadence_SPB_17.2-2016\tools\bin\allegro.exe
\t (00:00:00) 
   (00:00:00) Loading axlcore.cxt 
\t (00:00:02) Opening existing design...
\d (00:00:02) Design opened: C:/DATA/git/Cadence/modules/Zwave_switch/allegro/ZWAVE_SWITCH.brd
\i (00:00:02) trapsize 3264
\i (00:00:03) trapsize 3338
\i (00:00:03) trapsize 3338
\i (00:00:03) trapsize 3276
\i (00:00:03) generaledit 
\i (00:00:05) open 
\i (00:00:14) fillin "C:\DATA\git\Cadence\modules\Wifi_Switch\allegro\ESP8266_SWITCH.brd"
\i (00:00:14) cd "C:\DATA\git\Cadence\modules\Wifi_Switch\allegro"
\t (00:00:14) Opening existing design...
\t (00:00:14) Grids are drawn 0.4000, 0.4000 apart for enhanced viewability.
\i (00:00:14) trapsize 3320
\t (00:00:14)     Journal end - Fri Jun 02 14:29:18 2017
