#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Tue May 15 16:55:05 2018
# Process ID: 13824
# Current directory: C:/Users/Lemps/L_CPU_project/L-CPU-final
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent7284 C:\Users\Lemps\L_CPU_project\L-CPU-final\L-CPU.xpr
# Log file: C:/Users/Lemps/L_CPU_project/L-CPU-final/vivado.log
# Journal file: C:/Users/Lemps/L_CPU_project/L-CPU-final\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Lemps/L_CPU_project/L-CPU-final/L-CPU.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.4/data/ip'.
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Lemps/L_CPU_project/L-CPU-final/L-CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'L_CPU_tester2' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Lemps/L_CPU_project/L-CPU-final/L-CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L xil_defaultlib -prj L_CPU_tester2_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Lemps/L_CPU_project/L-CPU-final/L-CPU.srcs/sim_1/new/L_CPU_tester2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module L_CPU_tester2
"xvhdl --incr --relax -prj L_CPU_tester2_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Lemps/L_CPU_project/L-CPU-final/L-CPU.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 54bfd1901e08409fa20876b350ea7eb1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot L_CPU_tester2_behav xil_defaultlib.L_CPU_tester2 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture beh of entity xil_defaultlib.Mem [\Mem(bitwidth=8)\]
Compiling architecture beh of entity xil_defaultlib.L_CPU [l_cpu_default]
Compiling module xil_defaultlib.L_CPU_tester2
Compiling module xil_defaultlib.glbl
Built simulation snapshot L_CPU_tester2_behav

****** Webtalk v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/Lemps/L_CPU_project/L-CPU-final/L-CPU.sim/sim_1/behav/xsim/xsim.dir/L_CPU_tester2_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/Lemps/L_CPU_project/L-CPU-final/L-CPU.sim/sim_1/behav/xsim/xsim.dir/L_CPU_tester2_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Tue May 15 17:02:02 2018. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2017.4/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Tue May 15 17:02:02 2018...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 781.148 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Lemps/L_CPU_project/L-CPU-final/L-CPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "L_CPU_tester2_behav -key {Behavioral:sim_1:Functional:L_CPU_tester2} -tclbatch {L_CPU_tester2.tcl} -view {C:/Users/Lemps/L_CPU_project/L-CPU-final/L_CPU_tester1_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
open_wave_config C:/Users/Lemps/L_CPU_project/L-CPU-final/L_CPU_tester1_behav.wcfg
source L_CPU_tester2.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
@20 Inserted data  17 into register   0
@30 Inserted data   3 into register   1
@40 Inserted data  18 into register   2
@50 Inserted data   5 into register   3
@60 Inserted data 163 into register   4
@70 Inserted data  40 into register   5
Reading result from cell           6
Result value is           8
Addition testing completed successfully
@380 Inserted data  17 into register   6
@390 Inserted data  45 into register   7
@400 Inserted data  18 into register   8
@410 Inserted data  55 into register   9
@420 Inserted data 163 into register  10
@430 Inserted data  40 into register  11
Reading result from cell          12
Result value is           0
Fault in addition testing
$finish called at time : 725 ns : File "C:/Users/Lemps/L_CPU_project/L-CPU-final/L-CPU.srcs/sim_1/new/L_CPU_tester2.sv" Line 128
INFO: [USF-XSim-96] XSim completed. Design snapshot 'L_CPU_tester2_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:18 . Memory (MB): peak = 781.242 ; gain = 0.094
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Lemps/L_CPU_project/L-CPU-final/L-CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'L_CPU_tester2' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Lemps/L_CPU_project/L-CPU-final/L-CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L xil_defaultlib -prj L_CPU_tester2_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Lemps/L_CPU_project/L-CPU-final/L-CPU.srcs/sim_1/new/L_CPU_tester2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module L_CPU_tester2
"xvhdl --incr --relax -prj L_CPU_tester2_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Lemps/L_CPU_project/L-CPU-final/L-CPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Lemps/L_CPU_project/L-CPU-final/L-CPU.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 54bfd1901e08409fa20876b350ea7eb1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot L_CPU_tester2_behav xil_defaultlib.L_CPU_tester2 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture beh of entity xil_defaultlib.Mem [\Mem(bitwidth=8)\]
Compiling architecture beh of entity xil_defaultlib.L_CPU [l_cpu_default]
Compiling module xil_defaultlib.L_CPU_tester2
Compiling module xil_defaultlib.glbl
Built simulation snapshot L_CPU_tester2_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2017.4
Time resolution is 1 ps
@20 Inserted data  17 into register   0
@30 Inserted data   3 into register   1
@40 Inserted data  18 into register   2
@50 Inserted data   5 into register   3
@60 Inserted data 163 into register   4
@70 Inserted data  40 into register   5
Reading result from cell           6
Result value is           8
Addition testing completed successfully
@380 Inserted data  17 into register   0
@390 Inserted data  45 into register   1
@400 Inserted data  18 into register   2
@410 Inserted data  55 into register   3
@420 Inserted data 163 into register   4
@430 Inserted data  40 into register   5
Reading result from cell           6
Result value is           0
Fault in addition testing
$finish called at time : 725 ns : File "C:/Users/Lemps/L_CPU_project/L-CPU-final/L-CPU.srcs/sim_1/new/L_CPU_tester2.sv" Line 129
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 796.512 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100ticsg324-1L
Top: L_CPU
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 914.793 ; gain = 106.918
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'L_CPU' [C:/Users/Lemps/L_CPU_project/L-CPU-final/L-CPU.srcs/sources_1/new/L_CPU_beh.vhd:22]
WARNING: [Synth 8-613] shared variable will be implemented as local to architecture [C:/Users/Lemps/L_CPU_project/L-CPU-final/L-CPU.srcs/sources_1/new/L_CPU_beh.vhd:67]
	Parameter BitWidth bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'Mem' declared at 'C:/Users/Lemps/L_CPU_project/L-CPU-final/L-CPU.srcs/sources_1/new/Mem.vhd:5' bound to instance 'Memory' of component 'Mem' [C:/Users/Lemps/L_CPU_project/L-CPU-final/L-CPU.srcs/sources_1/new/L_CPU_beh.vhd:76]
INFO: [Synth 8-638] synthesizing module 'Mem' [C:/Users/Lemps/L_CPU_project/L-CPU-final/L-CPU.srcs/sources_1/new/Mem.vhd:21]
	Parameter BitWidth bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Mem' (1#1) [C:/Users/Lemps/L_CPU_project/L-CPU-final/L-CPU.srcs/sources_1/new/Mem.vhd:21]
WARNING: [Synth 8-614] signal 'inputs' is read in the process but is not in the sensitivity list [C:/Users/Lemps/L_CPU_project/L-CPU-final/L-CPU.srcs/sources_1/new/L_CPU_beh.vhd:92]
WARNING: [Synth 8-614] signal 'PC' is read in the process but is not in the sensitivity list [C:/Users/Lemps/L_CPU_project/L-CPU-final/L-CPU.srcs/sources_1/new/L_CPU_beh.vhd:92]
WARNING: [Synth 8-614] signal 'data_from_ram' is read in the process but is not in the sensitivity list [C:/Users/Lemps/L_CPU_project/L-CPU-final/L-CPU.srcs/sources_1/new/L_CPU_beh.vhd:92]
WARNING: [Synth 8-614] signal 'MDR' is read in the process but is not in the sensitivity list [C:/Users/Lemps/L_CPU_project/L-CPU-final/L-CPU.srcs/sources_1/new/L_CPU_beh.vhd:92]
WARNING: [Synth 8-614] signal 'operators' is read in the process but is not in the sensitivity list [C:/Users/Lemps/L_CPU_project/L-CPU-final/L-CPU.srcs/sources_1/new/L_CPU_beh.vhd:92]
WARNING: [Synth 8-614] signal 'RegA' is read in the process but is not in the sensitivity list [C:/Users/Lemps/L_CPU_project/L-CPU-final/L-CPU.srcs/sources_1/new/L_CPU_beh.vhd:92]
WARNING: [Synth 8-614] signal 'RegB' is read in the process but is not in the sensitivity list [C:/Users/Lemps/L_CPU_project/L-CPU-final/L-CPU.srcs/sources_1/new/L_CPU_beh.vhd:92]
WARNING: [Synth 8-614] signal 'inner_flags' is read in the process but is not in the sensitivity list [C:/Users/Lemps/L_CPU_project/L-CPU-final/L-CPU.srcs/sources_1/new/L_CPU_beh.vhd:92]
WARNING: [Synth 8-614] signal 'RegM' is read in the process but is not in the sensitivity list [C:/Users/Lemps/L_CPU_project/L-CPU-final/L-CPU.srcs/sources_1/new/L_CPU_beh.vhd:92]
WARNING: [Synth 8-614] signal 'RegC' is read in the process but is not in the sensitivity list [C:/Users/Lemps/L_CPU_project/L-CPU-final/L-CPU.srcs/sources_1/new/L_CPU_beh.vhd:92]
INFO: [Synth 8-256] done synthesizing module 'L_CPU' (2#1) [C:/Users/Lemps/L_CPU_project/L-CPU-final/L-CPU.srcs/sources_1/new/L_CPU_beh.vhd:22]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 994.066 ; gain = 186.191
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 994.066 ; gain = 186.191
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100ticsg324-1L
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:25 ; elapsed = 00:00:20 . Memory (MB): peak = 1332.094 ; gain = 524.219
9 Infos, 11 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:20 . Memory (MB): peak = 1332.094 ; gain = 524.219
close_design
