CAPI=2:
name: "u337mg136:ece337:tb_adder_32bit"
description: "Testbench for the 32-bit adders"

filesets:
    tb:
        files:
            - "testbench/tb_adder_32bit.sv"
        file_type: systemVerilogSource

targets:
    default:
        filesets:
            - tb

