{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1549647075016 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Create Instantiation File Quartus Prime " "Running Quartus Prime Create Instantiation File" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1549647075017 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb 08 15:31:14 2019 " "Processing started: Fri Feb 08 15:31:14 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1549647075017 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1549647075017 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off niosII -c niosII --generate_inst_file=C:/Users/lsjsa/Desktop/Trabalho/SD/PBLSistemasDigitais/Project/clock_Counter.v " "Command: quartus_map --read_settings_files=on --write_settings_files=off niosII -c niosII --generate_inst_file=C:/Users/lsjsa/Desktop/Trabalho/SD/PBLSistemasDigitais/Project/clock_Counter.v" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1549647075017 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "ACTIVE clock_counter.v(21) " "Verilog HDL error at clock_counter.v(21): object \"ACTIVE\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "clock_counter.v" "" { Text "C:/Users/lsjsa/Desktop/Trabalho/SD/PBLSistemasDigitais/Project/clock_counter.v" 21 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Design Software" 0 -1 1549647076739 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "ACTIVE clock_counter.v(49) " "Verilog HDL error at clock_counter.v(49): object \"ACTIVE\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "clock_counter.v" "" { Text "C:/Users/lsjsa/Desktop/Trabalho/SD/PBLSistemasDigitais/Project/clock_counter.v" 49 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Design Software" 0 -1 1549647076739 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Create Instantiation File 2 s 0 s Quartus Prime " "Quartus Prime Create Instantiation File was unsuccessful. 2 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4685 " "Peak virtual memory: 4685 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1549647076743 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Feb 08 15:31:16 2019 " "Processing ended: Fri Feb 08 15:31:16 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1549647076743 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1549647076743 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1549647076743 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1549647076743 ""}
