# awesome-riscv [![Awesome](https://awesome.re/badge.svg)](https://awesome.re)

A curated list of awesome RISC-V implementations

## Open Source implementations

|Repository|Language|arch|microarch|Target|License|:star:|
|-|-|-|-|-|-|-|
|[cva6](https://github.com/openhwgroup/cva6)|SystemVerilog|rv64gc|6 stage|FPGA,ASIC|Solderpad | ![](https://img.shields.io/github/stars/openhwgroup/cva6?label=★)
|[CV32E40P](https://github.com/openhwgroup/cv32e40p)|SystemVerilog|rv32imcf|4 stage|FPGA,ASIC|Solderpad| ![](https://img.shields.io/github/stars/openhwgroup/cv32e40p?label=★)
|[FWRISC-S](https://github.com/mballance/fwrisc-s)|SystemVerilog|rv32i[mc]||FPGA|Apache2| ![](https://img.shields.io/github/stars/mballance/fwrisc-s?label=★)
|[Ibex](https://github.com/lowRISC/ibex)|SystemVerilog|rv32imc|2 stage|ASIC|Apache2| ![](https://img.shields.io/github/stars/lowRISC/ibex?label=★)
|[Minerva](https://github.com/lambdaconcept/minerva)|Python,nMigen|rv32im|6 stage|FPGA|BSD| ![](https://img.shields.io/github/stars/lambdaconcept/minerva?label=★)
|[PicoRV32](https://github.com/cliffordwolf/picorv32)|Verilog|rv32{i,e}[m][c]|?|FPGA,ASIC|ISC| ![](https://img.shields.io/github/stars/cliffordwolf/picorv32?label=★)
|[riscv-mini](https://github.com/ucb-bar/riscv-mini)|Scala,Chisel|rv32i|3 stage|ASIC|BSD| ![](https://img.shields.io/github/stars/ucb-bar/riscv-mini?label=★)
|[Rocket](https://github.com/chipsalliance/rocket-chip)|Scala,Chisel|rv32ima|5? stage|ASIC|BSD| ![](https://img.shields.io/github/stars/chipsalliance/rocket-chip?label=★)
|[SERV](https://github.com/olofk/serv)|Verilog|rv32|0-calories|FPGA|ISC| ![](https://img.shields.io/github/stars/olofk/serv?label=★)
|[SweRV](https://github.com/chipsalliance/Cores-SweRV)|SystemVerilog|rv32imc|9-stage, dual-issue, superscalar|ASIC|Apache2| ![](https://img.shields.io/github/stars/chipsalliance/Cores-SweRV?label=★)
|[VexRiscv](https://github.com/SpinalHDL/VexRiscv)|Scala,SpinalHDL|rv32i[m][c][a]|2-5 stage|FPGA|MIT| ![](https://img.shields.io/github/stars/SpinalHDL/VexRiscv?label=★)
|[wyvernSemi](https://github.com/wyvernSemi/riscV)|Verilog|rv32imafdc|5 stage|FPGA|GPL3| ![](https://img.shields.io/github/stars/wyvernSemi/riscV?label=★)
|[NEORV32](https://github.com/stnolting/neorv32)|VHDL|rv32[i/e][a][c][m][u]x[Zbb]... |2 stage|FPGA | BSD3 | ![](https://img.shields.io/github/stars/stnolting/neorv32?label=★)
|[vroom](https://github.com/MoonbaseOtago/vroom)|Verilog|rv64imafdchb[v]|OOO, 9? stage, SMT-2|ASIC|GPL3| ![](https://img.shields.io/github/stars/MoonbaseOtago/vroom?label=★)
## License

[![CC0](http://mirrors.creativecommons.org/presskit/buttons/88x31/svg/cc-zero.svg)](https://creativecommons.org/publicdomain/zero/1.0/)

To the extent possible under law, Aliaksei Chapyzhenka has waived all copyright and related or neighboring rights to this work.
