#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Fri Mar 28 16:29:19 2025
# Process ID: 12012
# Current directory: D:/Programs/Workspace/Xilinx_Prj/ZYNQ_CNN
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11268 D:\Programs\Workspace\Xilinx_Prj\ZYNQ_CNN\ZYNQ_CNN.xpr
# Log file: D:/Programs/Workspace/Xilinx_Prj/ZYNQ_CNN/vivado.log
# Journal file: D:/Programs/Workspace/Xilinx_Prj/ZYNQ_CNN\vivado.jou
# Running On: LAPTOP-DUUNQKAE, OS: Windows, CPU Frequency: 2918 MHz, CPU Physical cores: 14, Host memory: 16890 MB
#-----------------------------------------------------------
start_gui
open_project D:/Programs/Workspace/Xilinx_Prj/ZYNQ_CNN/ZYNQ_CNN.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.3 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.3/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.1 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.1 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Programs/Workspace/SmartZYNQ_SP2/VDMA_OV5640_HDMI/rgb2dvi'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Programs/Workspace/Xilinx_Prj/ZYNQ_CNN/ip_repo/cycle_num_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Programs/Workspace/SmartZYNQ_SP2/VDMA_OV5640_HDMI/ov5640_cap_data'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2023.1/data/ip'.
open_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:12 . Memory (MB): peak = 3091.199 ; gain = 533.906
update_compile_order -fileset sources_1
open_bd_design {D:/Programs/Workspace/Xilinx_Prj/ZYNQ_CNN/ZYNQ_CNN.srcs/sources_1/bd/ZYNQ_CORE/ZYNQ_CORE.bd}
Reading block design file <D:/Programs/Workspace/Xilinx_Prj/ZYNQ_CNN/ZYNQ_CNN.srcs/sources_1/bd/ZYNQ_CORE/ZYNQ_CORE.bd>...
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:axi_vdma:6.3 - axi_vdma_0
Adding component instance block -- xilinx.com:ip:v_axi4s_vid_out:4.0 - v_axi4s_vid_out_0
Adding component instance block -- xilinx.com:ip:v_tc:6.2 - v_tc_0
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_50M
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_mem_intercon
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_150M
Adding component instance block -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_0
Adding component instance block -- digilentinc.com:ip:rgb2dvi:1.4 - rgb2dvi_0
CRITICAL WARNING: [BD 41-51] Could not find bus definition for the interface: TMDS 
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: TMDS 
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: TMDS 
Adding component instance block -- xilinx.com:ip:v_vid_in_axi4s:5.0 - v_vid_in_axi4s_0
Adding component instance block -- alientek.com:user:ov5640_capture_data:1.0 - ov5640_capture_data_0
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - blk_mem_gen_0
Adding component instance block -- xilinx.com:module_ref:show_num:1.0 - show_num_0
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - xlslice_0
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_0
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_1
Adding component instance block -- xilinx.com:user:cycle_num:1.0 - cycle_num_0
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Adding component instance block -- xilinx.com:ip:vio:3.0 - vio_0
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - blk_mem_gen_1
Adding component instance block -- xilinx.com:ip:axi_bram_ctrl:4.1 - axi_bram_ctrl_0
Adding component instance block -- xilinx.com:module_ref:border_adder:1.0 - border_adder_0
Adding component instance block -- xilinx.com:module_ref:binarizer:1.0 - binarizer_0
Adding component instance block -- xilinx.com:module_ref:img_buffer_controller:1.0 - img_buffer_controller_0
Successfully read diagram <ZYNQ_CORE> from block design file <D:/Programs/Workspace/Xilinx_Prj/ZYNQ_CNN/ZYNQ_CNN.srcs/sources_1/bd/ZYNQ_CORE/ZYNQ_CORE.bd>
save_project_as PL_CNN D:/Programs/Workspace/Xilinx_Prj/PL_CNN -exclude_run_results -force
INFO: [IP_Flow 19-7005] Skipping external file d:/Programs/Workspace/Xilinx_Prj/ZYNQ_CNN/coe/number.coe
Wrote  : <D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/bd/ZYNQ_CORE/ui/bd_ea28465c.ui> 
INFO: [IP_Flow 19-5107] Inferred bus interface 'rstn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'rstn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:module_ref:binarizer:1.0'. The one found in IP location 'd:/Programs/Workspace/Xilinx_Prj/ZYNQ_CNN/ZYNQ_CNN.gen/sources_1/bd/mref/binarizer' will take precedence over the same IP in location d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/bd/mref/binarizer
INFO: [IP_Flow 19-5107] Inferred bus interface 'rstn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'rstn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:module_ref:binarizer:1.0'. The one found in IP location 'd:/Programs/Workspace/Xilinx_Prj/ZYNQ_CNN/ZYNQ_CNN.gen/sources_1/bd/mref/binarizer' will take precedence over the same IP in location d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/bd/mref/binarizer
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:module_ref:border_adder:1.0'. The one found in IP location 'd:/Programs/Workspace/Xilinx_Prj/ZYNQ_CNN/ZYNQ_CNN.gen/sources_1/bd/mref/border_adder' will take precedence over the same IP in location d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/bd/mref/border_adder
INFO: [IP_Flow 19-5107] Inferred bus interface 'rstn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'rstn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:module_ref:binarizer:1.0'. The one found in IP location 'd:/Programs/Workspace/Xilinx_Prj/ZYNQ_CNN/ZYNQ_CNN.gen/sources_1/bd/mref/binarizer' will take precedence over the same IP in location d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/bd/mref/binarizer
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:module_ref:border_adder:1.0'. The one found in IP location 'd:/Programs/Workspace/Xilinx_Prj/ZYNQ_CNN/ZYNQ_CNN.gen/sources_1/bd/mref/border_adder' will take precedence over the same IP in location d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/bd/mref/border_adder
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:module_ref:img_buffer_controller:1.0'. The one found in IP location 'd:/Programs/Workspace/Xilinx_Prj/ZYNQ_CNN/ZYNQ_CNN.gen/sources_1/bd/mref/img_buffer_controller' will take precedence over the same IP in location d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/bd/mref/img_buffer_controller
INFO: [IP_Flow 19-5107] Inferred bus interface 'rstn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'rstn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:module_ref:binarizer:1.0'. The one found in IP location 'd:/Programs/Workspace/Xilinx_Prj/ZYNQ_CNN/ZYNQ_CNN.gen/sources_1/bd/mref/binarizer' will take precedence over the same IP in location d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/bd/mref/binarizer
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:module_ref:border_adder:1.0'. The one found in IP location 'd:/Programs/Workspace/Xilinx_Prj/ZYNQ_CNN/ZYNQ_CNN.gen/sources_1/bd/mref/border_adder' will take precedence over the same IP in location d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/bd/mref/border_adder
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:module_ref:img_buffer_controller:1.0'. The one found in IP location 'd:/Programs/Workspace/Xilinx_Prj/ZYNQ_CNN/ZYNQ_CNN.gen/sources_1/bd/mref/img_buffer_controller' will take precedence over the same IP in location d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/bd/mref/img_buffer_controller
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:module_ref:show_num:1.0'. The one found in IP location 'd:/Programs/Workspace/Xilinx_Prj/ZYNQ_CNN/ZYNQ_CNN.gen/sources_1/bd/mref/show_num' will take precedence over the same IP in location d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/bd/mref/show_num
INFO: [Coretcl 2-133] re-setting run 'synth_1'...
INFO: [Project 1-1161] Replacing file D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/utils_1/imports/synth_1/ZYNQ_CORE_wrapper.dcp with file D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.runs/synth_1/ZYNQ_CORE_wrapper.dcp
WARNING: [Coretcl 2-98] Problems encountered while resetting run:
1. Failed to delete one or more files in run directory D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.runs/synth_1

INFO: [Coretcl 2-133] re-setting run 'ZYNQ_CORE_processing_system7_0_0_synth_1'...
WARNING: [Coretcl 2-98] Problems encountered while resetting run:
1. Failed to delete one or more files in run directory D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.runs/ZYNQ_CORE_processing_system7_0_0_synth_1

INFO: [Coretcl 2-133] re-setting run 'ZYNQ_CORE_border_adder_0_0_synth_1'...
WARNING: [Coretcl 2-98] Problems encountered while resetting run:
1. Failed to delete one or more files in run directory D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.runs/ZYNQ_CORE_border_adder_0_0_synth_1

INFO: [Coretcl 2-133] re-setting run 'ZYNQ_CORE_binarizer_0_0_synth_1'...
WARNING: [Coretcl 2-98] Problems encountered while resetting run:
1. Failed to delete one or more files in run directory D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.runs/ZYNQ_CORE_binarizer_0_0_synth_1

INFO: [Coretcl 2-133] re-setting run 'ZYNQ_CORE_img_buffer_controller_0_0_synth_1'...
WARNING: [Coretcl 2-98] Problems encountered while resetting run:
1. Failed to delete one or more files in run directory D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.runs/ZYNQ_CORE_img_buffer_controller_0_0_synth_1

INFO: [Coretcl 2-133] re-setting run 'impl_1'...
INFO: [Coretcl 2-133] re-setting run 'ZYNQ_CORE_processing_system7_0_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'ZYNQ_CORE_border_adder_0_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'ZYNQ_CORE_binarizer_0_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'ZYNQ_CORE_img_buffer_controller_0_0_impl_1'...
export_ip_user_files -of_objects  [get_files D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/new/img_buffer_controller.v] -no_script -reset -force -quiet
remove_files  D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/new/img_buffer_controller.v
file delete -force D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/new/img_buffer_controller.v
update_module_reference ZYNQ_CORE_img_buffer_controller_0_0
ERROR: [filemgmt 56-587] Failed to resolve reference. Nothing was found in the project to match the name img_buffer_controller Try changing the compile order from manual to automatic. 
ERROR: [Common 17-39] 'update_module_reference' failed due to earlier errors.
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
delete_bd_objs [get_bd_nets binarizer_0_bin_data_flag] [get_bd_nets vio_0_probe_out0] [get_bd_nets img_buffer_controller_0_bram_din] [get_bd_nets xlslice_0_Dout] [get_bd_nets img_buffer_controller_0_ps_data_ready] [get_bd_nets img_buffer_controller_0_bram_we] [get_bd_nets img_buffer_controller_0_bram_addr] [get_bd_cells img_buffer_controller_0]
delete_bd_objs [get_bd_cells vio_0]
delete_bd_objs [get_bd_cells xlslice_0]
delete_bd_objs [get_bd_nets xlconstant_0_dout] [get_bd_cells xlconstant_0]
delete_bd_objs [get_bd_intf_nets axi_bram_ctrl_0_BRAM_PORTA] [get_bd_cells blk_mem_gen_1]
delete_bd_objs [get_bd_intf_nets ps7_0_axi_periph_M02_AXI] [get_bd_cells axi_bram_ctrl_0]
delete_bd_objs [get_bd_intf_nets ps7_0_axi_periph_M03_AXI] [get_bd_cells axi_gpio_0]
startgroup
set_property CONFIG.NUM_MI {2} [get_bd_cells ps7_0_axi_periph]
endgroup
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout
delete_bd_objs [get_bd_nets xlconstant_1_dout] [get_bd_cells xlconstant_1]
undo
INFO: [Common 17-17] undo 'delete_bd_objs [get_bd_nets xlconstant_1_dout] [get_bd_cells xlconstant_1]'
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout
validate_bd_design
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: TMDS 
save_bd_design
Wrote  : <D:\Programs\Workspace\Xilinx_Prj\PL_CNN\PL_CNN.srcs\sources_1\bd\ZYNQ_CORE\ZYNQ_CORE.bd> 
Wrote  : <D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/bd/ZYNQ_CORE/ui/bd_ea28465c.ui> 
regenerate_bd_layout
make_wrapper -files [get_files D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/bd/ZYNQ_CORE/ZYNQ_CORE.bd] -top
INFO: [BD 41-1662] The design 'ZYNQ_CORE.bd' is already validated. Therefore parameter propagation will not be re-run.
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: TMDS 
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: TMDS 
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: TMDS 
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: TMDS 
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: TMDS 
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: TMDS 
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: TMDS 
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: TMDS 
Wrote  : <D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/bd/ZYNQ_CORE/ui/bd_ea28465c.ui> 
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(1) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(1) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to pin: '/axi_mem_intercon/M00_AXI_awid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to pin: '/axi_mem_intercon/M00_AXI_arid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to pin: '/axi_mem_intercon/M00_AXI_wid'(1) - Only lower order bits will be connected.
Verilog Output written to : D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/bd/ZYNQ_CORE/synth/ZYNQ_CORE.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(1) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(1) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to pin: '/axi_mem_intercon/M00_AXI_awid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to pin: '/axi_mem_intercon/M00_AXI_arid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to pin: '/axi_mem_intercon/M00_AXI_wid'(1) - Only lower order bits will be connected.
Verilog Output written to : D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/bd/ZYNQ_CORE/sim/ZYNQ_CORE.v
Verilog Output written to : D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/bd/ZYNQ_CORE/hdl/ZYNQ_CORE_wrapper.v
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Programs/Workspace/SmartZYNQ_SP2/VDMA_OV5640_HDMI/rgb2dvi'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Programs/Workspace/Xilinx_Prj/ZYNQ_CNN/ip_repo/cycle_num_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Programs/Workspace/SmartZYNQ_SP2/VDMA_OV5640_HDMI/ov5640_cap_data'.
launch_runs synth_1 -jobs 5
INFO: [BD 41-1662] The design 'ZYNQ_CORE.bd' is already validated. Therefore parameter propagation will not be re-run.
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: TMDS 
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: TMDS 
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: TMDS 
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: TMDS 
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: TMDS 
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: TMDS 
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: TMDS 
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: TMDS 
Wrote  : <D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/bd/ZYNQ_CORE/ui/bd_ea28465c.ui> 
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(1) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(1) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to pin: '/axi_mem_intercon/M00_AXI_awid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to pin: '/axi_mem_intercon/M00_AXI_arid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to pin: '/axi_mem_intercon/M00_AXI_wid'(1) - Only lower order bits will be connected.
Verilog Output written to : D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/bd/ZYNQ_CORE/synth/ZYNQ_CORE.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(1) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(1) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to pin: '/axi_mem_intercon/M00_AXI_awid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to pin: '/axi_mem_intercon/M00_AXI_arid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to pin: '/axi_mem_intercon/M00_AXI_wid'(1) - Only lower order bits will be connected.
Verilog Output written to : D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/bd/ZYNQ_CORE/sim/ZYNQ_CORE.v
Verilog Output written to : D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/bd/ZYNQ_CORE/hdl/ZYNQ_CORE_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_auto_pc_0/ZYNQ_CORE_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_auto_pc_1/ZYNQ_CORE_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/m00_couplers/auto_pc .
Exporting to file D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/bd/ZYNQ_CORE/hw_handoff/ZYNQ_CORE.hwh
Generated Hardware Definition File D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/bd/ZYNQ_CORE/synth/ZYNQ_CORE.hwdef
INFO: [IP_Flow 19-6930] IPCACHE: runCacheChecks() number of threads = 8
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ZYNQ_CORE_auto_pc_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ZYNQ_CORE_auto_pc_1
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ZYNQ_CORE_xbar_1
INFO: [IP_Flow 19-8020] IPCACHE: runCacheChecks() calling threadPool finishWork()
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ZYNQ_CORE_auto_pc_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ZYNQ_CORE_auto_pc_1
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ZYNQ_CORE_xbar_1
[Fri Mar 28 16:33:48 2025] Launched ZYNQ_CORE_processing_system7_0_0_synth_1, ZYNQ_CORE_border_adder_0_0_synth_1, ZYNQ_CORE_binarizer_0_0_synth_1, ZYNQ_CORE_xbar_1_synth_1, ZYNQ_CORE_auto_pc_1_synth_1, ZYNQ_CORE_auto_pc_0_synth_1...
Run output will be captured here:
ZYNQ_CORE_processing_system7_0_0_synth_1: D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.runs/ZYNQ_CORE_processing_system7_0_0_synth_1/runme.log
ZYNQ_CORE_border_adder_0_0_synth_1: D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.runs/ZYNQ_CORE_border_adder_0_0_synth_1/runme.log
ZYNQ_CORE_binarizer_0_0_synth_1: D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.runs/ZYNQ_CORE_binarizer_0_0_synth_1/runme.log
ZYNQ_CORE_xbar_1_synth_1: D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.runs/ZYNQ_CORE_xbar_1_synth_1/runme.log
ZYNQ_CORE_auto_pc_1_synth_1: D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.runs/ZYNQ_CORE_auto_pc_1_synth_1/runme.log
ZYNQ_CORE_auto_pc_0_synth_1: D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.runs/ZYNQ_CORE_auto_pc_0_synth_1/runme.log
[Fri Mar 28 16:33:48 2025] Launched synth_1...
Run output will be captured here: D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.runs/synth_1/runme.log
launch_runs impl_1 -jobs 20
[Fri Mar 28 16:36:23 2025] Launched impl_1...
Run output will be captured here: D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 20
[Fri Mar 28 16:38:30 2025] Launched impl_1...
Run output will be captured here: D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.runs/impl_1/runme.log
INFO: [Vivado 12-8231] Launching Vitis
INFO: [Vivado 12-417] Running vitis
INFO: [Vivado 12-8232] Vitis launch initiated. Please check console for any further messages.
write_hw_platform -fixed -include_bit -force -file D:/Programs/Workspace/Xilinx_Prj/PL_CNN/ZYNQ_CORE_wrapper.xsa
INFO: [Project 1-1918] Creating Hardware Platform: D:/Programs/Workspace/Xilinx_Prj/PL_CNN/ZYNQ_CORE_wrapper.xsa ...
INFO: [Project 1-1943] The Hardware Platform can be used for Hardware
INFO: [Project 1-1941] Successfully created Hardware Platform: D:/Programs/Workspace/Xilinx_Prj/PL_CNN/ZYNQ_CORE_wrapper.xsa
INFO: [Hsi 55-2053] elapsed time for repository (D:/Xilinx/Vivado/2023.1/data/embeddedsw) loading 0 seconds
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name blk_mem_gen_0
set_property -dict [list \
  CONFIG.Enable_A {Always_Enabled} \
  CONFIG.Memory_Type {Simple_Dual_Port_RAM} \
  CONFIG.Register_PortB_Output_of_Memory_Primitives {false} \
  CONFIG.Write_Depth_A {28} \
  CONFIG.Write_Width_A {1} \
] [get_ips blk_mem_gen_0]
generate_target {instantiation_template} [get_files d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'blk_mem_gen_0'...
update_compile_order -fileset sources_1
set_property generate_synth_checkpoint false [get_files  d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci]
generate_target all [get_files  d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'blk_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'blk_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'blk_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'blk_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'blk_mem_gen_0'...
export_ip_user_files -of_objects [get_files d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci] -directory D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.ip_user_files/sim_scripts -ip_user_files_dir D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.ip_user_files -ipstatic_source_dir D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.cache/compile_simlib/modelsim} {questa=D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.cache/compile_simlib/questa} {riviera=D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.cache/compile_simlib/riviera} {activehdl=D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
export_ip_user_files -of_objects  [get_files d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci] -no_script -reset -force -quiet
remove_files  d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci
file delete -force d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/ip/blk_mem_gen_0
file delete -force d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/ip/blk_mem_gen_0
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name blk_mem_gen_0
set_property -dict [list \
  CONFIG.Enable_A {Always_Enabled} \
  CONFIG.Memory_Type {Simple_Dual_Port_RAM} \
  CONFIG.Register_PortB_Output_of_Memory_Primitives {false} \
  CONFIG.Write_Depth_A {28} \
  CONFIG.Write_Width_A {1} \
] [get_ips blk_mem_gen_0]
generate_target {instantiation_template} [get_files d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'blk_mem_gen_0'...
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci] -no_script -reset -force -quiet
remove_files  d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci
file delete -force d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/ip/blk_mem_gen_0
file delete -force d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/ip/blk_mem_gen_0
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name data_ram_ip
set_property -dict [list \
  CONFIG.Enable_A {Always_Enabled} \
  CONFIG.Enable_B {Use_ENB_Pin} \
  CONFIG.Memory_Type {Simple_Dual_Port_RAM} \
  CONFIG.Register_PortB_Output_of_Memory_Primitives {false} \
  CONFIG.Write_Depth_A {28} \
  CONFIG.Write_Width_A {1} \
] [get_ips data_ram_ip]
generate_target {instantiation_template} [get_files d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/ip/data_ram_ip/data_ram_ip.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'data_ram_ip'...
update_compile_order -fileset sources_1
set_property generate_synth_checkpoint false [get_files  d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/ip/data_ram_ip/data_ram_ip.xci]
generate_target all [get_files  d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/ip/data_ram_ip/data_ram_ip.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'data_ram_ip'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'data_ram_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'data_ram_ip'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'data_ram_ip'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'data_ram_ip'...
export_ip_user_files -of_objects [get_files d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/ip/data_ram_ip/data_ram_ip.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/ip/data_ram_ip/data_ram_ip.xci] -directory D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.ip_user_files/sim_scripts -ip_user_files_dir D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.ip_user_files -ipstatic_source_dir D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.cache/compile_simlib/modelsim} {questa=D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.cache/compile_simlib/questa} {riviera=D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.cache/compile_simlib/riviera} {activehdl=D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
create_ip -name fifo_generator -vendor xilinx.com -library ip -version 13.2 -module_name fifo_generator_0
set_property -dict [list \
  CONFIG.Input_Data_Width {32} \
  CONFIG.Input_Depth {32} \
  CONFIG.Performance_Options {First_Word_Fall_Through} \
] [get_ips fifo_generator_0]
generate_target {instantiation_template} [get_files d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'fifo_generator_0'...
update_compile_order -fileset sources_1
set_property generate_synth_checkpoint false [get_files  d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xci]
generate_target all [get_files  d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'fifo_generator_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'fifo_generator_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'fifo_generator_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'fifo_generator_0'...
export_ip_user_files -of_objects [get_files d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xci] -directory D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.ip_user_files/sim_scripts -ip_user_files_dir D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.ip_user_files -ipstatic_source_dir D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.cache/compile_simlib/modelsim} {questa=D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.cache/compile_simlib/questa} {riviera=D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.cache/compile_simlib/riviera} {activehdl=D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
create_ip -name mult_gen -vendor xilinx.com -library ip -version 12.0 -module_name mult_gen_0
set_property -dict [list \
  CONFIG.PortAType {Unsigned} \
  CONFIG.PortAWidth {8} \
  CONFIG.PortBWidth {16} \
] [get_ips mult_gen_0]
generate_target {instantiation_template} [get_files d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/ip/mult_gen_0/mult_gen_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'mult_gen_0'...
set_property generate_synth_checkpoint false [get_files  d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/ip/mult_gen_0/mult_gen_0.xci]
generate_target all [get_files  d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/ip/mult_gen_0/mult_gen_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'mult_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'mult_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'mult_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'mult_gen_0'...
export_ip_user_files -of_objects [get_files d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/ip/mult_gen_0/mult_gen_0.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/ip/mult_gen_0/mult_gen_0.xci] -directory D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.ip_user_files/sim_scripts -ip_user_files_dir D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.ip_user_files -ipstatic_source_dir D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.cache/compile_simlib/modelsim} {questa=D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.cache/compile_simlib/questa} {riviera=D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.cache/compile_simlib/riviera} {activehdl=D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file 'd:/Programs/Workspace/Xilinx_Prj/PL_CNN/coe/param_conv_b.coe' provided. It will be converted relative to IP Instance files '../../../../../PL_CNN/coe/param_conv_b.coe'
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name rom_b_ip
set_property -dict [list \
  CONFIG.Coe_File {D:/Programs/Workspace/Xilinx_Prj/PL_CNN/coe/param_conv_b.coe} \
  CONFIG.Enable_A {Always_Enabled} \
  CONFIG.Load_Init_File {true} \
  CONFIG.Memory_Type {Single_Port_ROM} \
  CONFIG.Register_PortA_Output_of_Memory_Primitives {false} \
  CONFIG.Write_Depth_A {30} \
] [get_ips rom_b_ip]
INFO: [IP_Flow 19-3484] Absolute path of file 'd:/Programs/Workspace/Xilinx_Prj/PL_CNN/coe/param_conv_b.coe' provided. It will be converted relative to IP Instance files '../../../../coe/param_conv_b.coe'
generate_target {instantiation_template} [get_files d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/ip/rom_b_ip/rom_b_ip.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'rom_b_ip'...
update_compile_order -fileset sources_1
set_property generate_synth_checkpoint false [get_files  d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/ip/rom_b_ip/rom_b_ip.xci]
generate_target all [get_files  d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/ip/rom_b_ip/rom_b_ip.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'rom_b_ip'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'rom_b_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'rom_b_ip'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'rom_b_ip'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'rom_b_ip'...
export_ip_user_files -of_objects [get_files d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/ip/rom_b_ip/rom_b_ip.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/ip/rom_b_ip/rom_b_ip.xci] -directory D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.ip_user_files/sim_scripts -ip_user_files_dir D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.ip_user_files -ipstatic_source_dir D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.cache/compile_simlib/modelsim} {questa=D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.cache/compile_simlib/questa} {riviera=D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.cache/compile_simlib/riviera} {activehdl=D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file 'd:/Programs/Workspace/Xilinx_Prj/PL_CNN/coe/param_conv_h0.coe' provided. It will be converted relative to IP Instance files '../../../../../PL_CNN/coe/param_conv_h0.coe'
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name rom_w0_ip
set_property -dict [list \
  CONFIG.Coe_File {D:/Programs/Workspace/Xilinx_Prj/PL_CNN/coe/param_conv_h0.coe} \
  CONFIG.Enable_A {Always_Enabled} \
  CONFIG.Load_Init_File {true} \
  CONFIG.Memory_Type {Single_Port_ROM} \
  CONFIG.Register_PortA_Output_of_Memory_Primitives {false} \
  CONFIG.Write_Depth_A {150} \
] [get_ips rom_w0_ip]
INFO: [IP_Flow 19-3484] Absolute path of file 'd:/Programs/Workspace/Xilinx_Prj/PL_CNN/coe/param_conv_h0.coe' provided. It will be converted relative to IP Instance files '../../../../coe/param_conv_h0.coe'
generate_target {instantiation_template} [get_files d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/ip/rom_w0_ip/rom_w0_ip.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'rom_w0_ip'...
set_property generate_synth_checkpoint false [get_files  d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/ip/rom_w0_ip/rom_w0_ip.xci]
generate_target all [get_files  d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/ip/rom_w0_ip/rom_w0_ip.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'rom_w0_ip'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'rom_w0_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'rom_w0_ip'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'rom_w0_ip'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'rom_w0_ip'...
export_ip_user_files -of_objects [get_files d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/ip/rom_w0_ip/rom_w0_ip.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/ip/rom_w0_ip/rom_w0_ip.xci] -directory D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.ip_user_files/sim_scripts -ip_user_files_dir D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.ip_user_files -ipstatic_source_dir D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.cache/compile_simlib/modelsim} {questa=D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.cache/compile_simlib/questa} {riviera=D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.cache/compile_simlib/riviera} {activehdl=D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file 'd:/Programs/Workspace/Xilinx_Prj/PL_CNN/coe/param_conv_h1.coe' provided. It will be converted relative to IP Instance files '../../../../../PL_CNN/coe/param_conv_h1.coe'
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name rom_w1_ip
set_property -dict [list \
  CONFIG.Coe_File {D:/Programs/Workspace/Xilinx_Prj/PL_CNN/coe/param_conv_h1.coe} \
  CONFIG.Enable_A {Always_Enabled} \
  CONFIG.Load_Init_File {true} \
  CONFIG.Memory_Type {Single_Port_ROM} \
  CONFIG.Register_PortA_Output_of_Memory_Primitives {false} \
  CONFIG.Write_Depth_A {150} \
] [get_ips rom_w1_ip]
INFO: [IP_Flow 19-3484] Absolute path of file 'd:/Programs/Workspace/Xilinx_Prj/PL_CNN/coe/param_conv_h1.coe' provided. It will be converted relative to IP Instance files '../../../../coe/param_conv_h1.coe'
generate_target {instantiation_template} [get_files d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/ip/rom_w1_ip/rom_w1_ip.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'rom_w1_ip'...
update_compile_order -fileset sources_1
set_property generate_synth_checkpoint false [get_files  d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/ip/rom_w1_ip/rom_w1_ip.xci]
generate_target all [get_files  d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/ip/rom_w1_ip/rom_w1_ip.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'rom_w1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'rom_w1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'rom_w1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'rom_w1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'rom_w1_ip'...
export_ip_user_files -of_objects [get_files d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/ip/rom_w1_ip/rom_w1_ip.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/ip/rom_w1_ip/rom_w1_ip.xci] -directory D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.ip_user_files/sim_scripts -ip_user_files_dir D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.ip_user_files -ipstatic_source_dir D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.cache/compile_simlib/modelsim} {questa=D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.cache/compile_simlib/questa} {riviera=D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.cache/compile_simlib/riviera} {activehdl=D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file 'd:/Programs/Workspace/Xilinx_Prj/PL_CNN/coe/param_conv_h2.coe' provided. It will be converted relative to IP Instance files '../../../../../PL_CNN/coe/param_conv_h2.coe'
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name rom_w2_ip
set_property -dict [list \
  CONFIG.Coe_File {D:/Programs/Workspace/Xilinx_Prj/PL_CNN/coe/param_conv_h2.coe} \
  CONFIG.Enable_A {Always_Enabled} \
  CONFIG.Load_Init_File {true} \
  CONFIG.Memory_Type {Single_Port_ROM} \
  CONFIG.Register_PortA_Output_of_Memory_Primitives {false} \
  CONFIG.Write_Depth_A {150} \
] [get_ips rom_w2_ip]
INFO: [IP_Flow 19-3484] Absolute path of file 'd:/Programs/Workspace/Xilinx_Prj/PL_CNN/coe/param_conv_h2.coe' provided. It will be converted relative to IP Instance files '../../../../coe/param_conv_h2.coe'
generate_target {instantiation_template} [get_files d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/ip/rom_w2_ip/rom_w2_ip.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'rom_w2_ip'...
set_property generate_synth_checkpoint false [get_files  d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/ip/rom_w2_ip/rom_w2_ip.xci]
generate_target all [get_files  d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/ip/rom_w2_ip/rom_w2_ip.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'rom_w2_ip'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'rom_w2_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'rom_w2_ip'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'rom_w2_ip'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'rom_w2_ip'...
export_ip_user_files -of_objects [get_files d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/ip/rom_w2_ip/rom_w2_ip.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/ip/rom_w2_ip/rom_w2_ip.xci] -directory D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.ip_user_files/sim_scripts -ip_user_files_dir D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.ip_user_files -ipstatic_source_dir D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.cache/compile_simlib/modelsim} {questa=D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.cache/compile_simlib/questa} {riviera=D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.cache/compile_simlib/riviera} {activehdl=D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file 'd:/Programs/Workspace/Xilinx_Prj/PL_CNN/coe/param_conv_h3.coe' provided. It will be converted relative to IP Instance files '../../../../../PL_CNN/coe/param_conv_h3.coe'
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name blk_mem_gen_0
set_property -dict [list \
  CONFIG.Coe_File {D:/Programs/Workspace/Xilinx_Prj/PL_CNN/coe/param_conv_h3.coe} \
  CONFIG.Enable_A {Always_Enabled} \
  CONFIG.Load_Init_File {true} \
  CONFIG.Memory_Type {Single_Port_ROM} \
  CONFIG.Register_PortA_Output_of_Memory_Primitives {false} \
  CONFIG.Write_Depth_A {150} \
] [get_ips blk_mem_gen_0]
INFO: [IP_Flow 19-3484] Absolute path of file 'd:/Programs/Workspace/Xilinx_Prj/PL_CNN/coe/param_conv_h3.coe' provided. It will be converted relative to IP Instance files '../../../../coe/param_conv_h3.coe'
generate_target {instantiation_template} [get_files d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'blk_mem_gen_0'...
update_compile_order -fileset sources_1
set_property generate_synth_checkpoint false [get_files  d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci]
generate_target all [get_files  d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'blk_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'blk_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'blk_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'blk_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'blk_mem_gen_0'...
export_ip_user_files -of_objects [get_files d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci] -directory D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.ip_user_files/sim_scripts -ip_user_files_dir D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.ip_user_files -ipstatic_source_dir D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.cache/compile_simlib/modelsim} {questa=D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.cache/compile_simlib/questa} {riviera=D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.cache/compile_simlib/riviera} {activehdl=D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file 'd:/Programs/Workspace/Xilinx_Prj/PL_CNN/coe/param_conv_h4.coe' provided. It will be converted relative to IP Instance files '../../../../../PL_CNN/coe/param_conv_h4.coe'
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name rom_w4_ip
set_property -dict [list \
  CONFIG.Coe_File {D:/Programs/Workspace/Xilinx_Prj/PL_CNN/coe/param_conv_h4.coe} \
  CONFIG.Enable_A {Always_Enabled} \
  CONFIG.Load_Init_File {true} \
  CONFIG.Memory_Type {Single_Port_ROM} \
  CONFIG.Register_PortA_Output_of_Memory_Primitives {false} \
  CONFIG.Write_Depth_A {150} \
] [get_ips rom_w4_ip]
INFO: [IP_Flow 19-3484] Absolute path of file 'd:/Programs/Workspace/Xilinx_Prj/PL_CNN/coe/param_conv_h4.coe' provided. It will be converted relative to IP Instance files '../../../../coe/param_conv_h4.coe'
generate_target {instantiation_template} [get_files d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/ip/rom_w4_ip/rom_w4_ip.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'rom_w4_ip'...
set_property generate_synth_checkpoint false [get_files  d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/ip/rom_w4_ip/rom_w4_ip.xci]
generate_target all [get_files  d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/ip/rom_w4_ip/rom_w4_ip.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'rom_w4_ip'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'rom_w4_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'rom_w4_ip'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'rom_w4_ip'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'rom_w4_ip'...
export_ip_user_files -of_objects [get_files d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/ip/rom_w4_ip/rom_w4_ip.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/ip/rom_w4_ip/rom_w4_ip.xci] -directory D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.ip_user_files/sim_scripts -ip_user_files_dir D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.ip_user_files -ipstatic_source_dir D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.cache/compile_simlib/modelsim} {questa=D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.cache/compile_simlib/questa} {riviera=D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.cache/compile_simlib/riviera} {activehdl=D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci] -no_script -reset -force -quiet
remove_files  d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci
file delete -force d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/ip/blk_mem_gen_0
file delete -force d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.gen/sources_1/ip/blk_mem_gen_0
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file 'd:/Programs/Workspace/Xilinx_Prj/PL_CNN/coe/param_conv_h3.coe' provided. It will be converted relative to IP Instance files '../../../../../PL_CNN/coe/param_conv_h3.coe'
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name rom_w3_ip
set_property -dict [list \
  CONFIG.Coe_File {D:/Programs/Workspace/Xilinx_Prj/PL_CNN/coe/param_conv_h3.coe} \
  CONFIG.Enable_A {Always_Enabled} \
  CONFIG.Load_Init_File {true} \
  CONFIG.Memory_Type {Single_Port_ROM} \
  CONFIG.Register_PortA_Output_of_Memory_Primitives {false} \
  CONFIG.Write_Depth_A {150} \
] [get_ips rom_w3_ip]
INFO: [IP_Flow 19-3484] Absolute path of file 'd:/Programs/Workspace/Xilinx_Prj/PL_CNN/coe/param_conv_h3.coe' provided. It will be converted relative to IP Instance files '../../../../coe/param_conv_h3.coe'
generate_target {instantiation_template} [get_files d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/ip/rom_w3_ip/rom_w3_ip.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'rom_w3_ip'...
set_property generate_synth_checkpoint false [get_files  d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/ip/rom_w3_ip/rom_w3_ip.xci]
generate_target all [get_files  d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/ip/rom_w3_ip/rom_w3_ip.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'rom_w3_ip'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'rom_w3_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'rom_w3_ip'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'rom_w3_ip'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'rom_w3_ip'...
export_ip_user_files -of_objects [get_files d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/ip/rom_w3_ip/rom_w3_ip.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files d:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/ip/rom_w3_ip/rom_w3_ip.xci] -directory D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.ip_user_files/sim_scripts -ip_user_files_dir D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.ip_user_files -ipstatic_source_dir D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.cache/compile_simlib/modelsim} {questa=D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.cache/compile_simlib/questa} {riviera=D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.cache/compile_simlib/riviera} {activehdl=D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
close [ open D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/new/cnn_top.v w ]
add_files D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/new/cnn_top.v
update_compile_order -fileset sources_1
close [ open D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/new/downsample.v w ]
add_files D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/new/downsample.v
close [ open D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/new/data_ram.v w ]
add_files D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/new/data_ram.v
close [ open D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/new/param_rom.v w ]
add_files D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/new/param_rom.v
close [ open D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/new/conv_cal.v w ]
add_files D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/new/conv_cal.v
close [ open D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/new/pool_layer.v w ]
add_files D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/new/pool_layer.v
update_compile_order -fileset sources_1
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sim_1/new/tb_conv_cal.v w ]
add_files -fileset sim_1 D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sim_1/new/tb_conv_cal.v
update_compile_order -fileset sim_1
export_ip_user_files -of_objects  [get_files D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sim_1/new/tb_img_buffer_controller.v] -no_script -reset -force -quiet
remove_files  -fileset sim_1 D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sim_1/new/tb_img_buffer_controller.v
file delete -force D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sim_1/new/tb_img_buffer_controller.v
update_compile_order -fileset sim_1
export_ip_user_files -of_objects  [get_files D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sim_1/new/tb_conv_cal.v] -no_script -reset -force -quiet
remove_files  -fileset sim_1 D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sim_1/new/tb_conv_cal.v
file delete -force D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sim_1/new/tb_conv_cal.v
update_module_reference ZYNQ_CORE_border_adder_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'rstn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'rstn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-5107] Inferred bus interface 'rstn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'rstn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
Upgrading 'D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/bd/ZYNQ_CORE/ZYNQ_CORE.bd'
WARNING: [Vivado 12-3647] The given sub-design is not contained in the block fileset 'ZYNQ_CORE_border_adder_0_0'. Sub-design: 'D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_border_adder_0_0/ZYNQ_CORE_border_adder_0_0.xci'.
INFO: [IP_Flow 19-3420] Updated ZYNQ_CORE_border_adder_0_0 to use current project options
Wrote  : <D:\Programs\Workspace\Xilinx_Prj\PL_CNN\PL_CNN.srcs\sources_1\bd\ZYNQ_CORE\ZYNQ_CORE.bd> 
Wrote  : <D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/bd/ZYNQ_CORE/ui/bd_ea28465c.ui> 
update_module_reference ZYNQ_CORE_binarizer_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'rstn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'rstn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-5107] Inferred bus interface 'rstn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'rstn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
Upgrading 'D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/bd/ZYNQ_CORE/ZYNQ_CORE.bd'
WARNING: [Vivado 12-3647] The given sub-design is not contained in the block fileset 'ZYNQ_CORE_binarizer_0_0'. Sub-design: 'D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_binarizer_0_0/ZYNQ_CORE_binarizer_0_0.xci'.
INFO: [IP_Flow 19-3420] Updated ZYNQ_CORE_binarizer_0_0 to use current project options
Wrote  : <D:\Programs\Workspace\Xilinx_Prj\PL_CNN\PL_CNN.srcs\sources_1\bd\ZYNQ_CORE\ZYNQ_CORE.bd> 
Wrote  : <D:/Programs/Workspace/Xilinx_Prj/PL_CNN/PL_CNN.srcs/sources_1/bd/ZYNQ_CORE/ui/bd_ea28465c.ui> 
exit
INFO: [Common 17-206] Exiting Vivado at Fri Mar 28 22:59:56 2025...
