v 20130925 2
C 40000 40000 0 0 0 title-B.sym
C 41500 46000 1 0 0 MCX-1.sym
{
T 41500 47350 5 10 0 0 0 0 1
device=MCX
T 41500 46800 5 10 1 1 0 0 1
refdes=J?
}
C 48600 46000 1 90 0 resistor-1.sym
{
T 48200 46300 5 10 0 0 90 0 1
device=RESISTOR
T 48300 46200 5 10 1 1 90 0 1
refdes=R?
}
C 50800 47800 1 0 0 coil-1.sym
{
T 51000 48200 5 10 0 0 0 0 1
device=COIL
T 51000 48000 5 10 1 1 0 0 1
refdes=L?
T 51000 48400 5 10 0 0 0 0 1
symversion=0.1
}
C 43800 45500 1 90 0 coil-1.sym
{
T 43400 45700 5 10 0 0 90 0 1
device=COIL
T 43600 45700 5 10 1 1 90 0 1
refdes=L?
T 43200 45700 5 10 0 0 90 0 1
symversion=0.1
}
C 44700 45500 1 90 0 coil-1.sym
{
T 44300 45700 5 10 0 0 90 0 1
device=COIL
T 44500 45700 5 10 1 1 90 0 1
refdes=L?
T 44100 45700 5 10 0 0 90 0 1
symversion=0.1
}
C 42900 46300 1 0 0 capacitor-1.sym
{
T 43100 47000 5 10 0 0 0 0 1
device=CAPACITOR
T 43100 46800 5 10 1 1 0 0 1
refdes=C?
T 43100 47200 5 10 0 0 0 0 1
symversion=0.1
}
C 42000 46300 1 0 0 capacitor-1.sym
{
T 42200 47000 5 10 0 0 0 0 1
device=CAPACITOR
T 42200 46800 5 10 1 1 0 0 1
refdes=C?
T 42200 47200 5 10 0 0 0 0 1
symversion=0.1
}
C 42000 45500 1 0 0 capacitor-1.sym
{
T 42200 46200 5 10 0 0 0 0 1
device=CAPACITOR
T 42200 46000 5 10 1 1 0 0 1
refdes=C?
T 42200 46400 5 10 0 0 0 0 1
symversion=0.1
}
C 43800 46300 1 0 0 capacitor-1.sym
{
T 44000 47000 5 10 0 0 0 0 1
device=CAPACITOR
T 44000 46800 5 10 1 1 0 0 1
refdes=C?
T 44000 47200 5 10 0 0 0 0 1
symversion=0.1
}
N 41600 45400 41600 46000 4
N 41600 45700 42000 45700 4
C 42800 45100 1 0 0 gnd-1.sym
C 41500 45100 1 0 0 fgnd-1.sym
C 44700 46300 1 0 0 capacitor-1.sym
{
T 44900 47000 5 10 0 0 0 0 1
device=CAPACITOR
T 44900 46800 5 10 1 1 0 0 1
refdes=C?
T 44900 47200 5 10 0 0 0 0 1
symversion=0.1
}
C 46300 45800 1 0 0 BGA416.sym
C 51800 47800 1 0 0 coil-1.sym
{
T 52000 48200 5 10 0 0 0 0 1
device=COIL
T 52000 48000 5 10 1 1 0 0 1
refdes=L?
T 52000 48400 5 10 0 0 0 0 1
symversion=0.1
}
C 49400 46900 1 90 0 capacitor-1.sym
{
T 48700 47100 5 10 0 0 90 0 1
device=CAPACITOR
T 48900 47100 5 10 1 1 90 0 1
refdes=C?
T 48500 47100 5 10 0 0 90 0 1
symversion=0.1
}
C 50200 46900 1 90 0 capacitor-1.sym
{
T 49500 47100 5 10 0 0 90 0 1
device=CAPACITOR
T 49700 47100 5 10 1 1 90 0 1
refdes=C?
T 49300 47100 5 10 0 0 90 0 1
symversion=0.1
}
C 50900 46900 1 90 0 capacitor-1.sym
{
T 50200 47100 5 10 0 0 90 0 1
device=CAPACITOR
T 50400 47100 5 10 1 1 90 0 1
refdes=C?
T 50000 47100 5 10 0 0 90 0 1
symversion=0.1
}
C 49600 45800 1 0 0 capacitor-1.sym
{
T 49800 46500 5 10 0 0 0 0 1
device=CAPACITOR
T 49800 46300 5 10 1 1 0 0 1
refdes=C?
T 49800 46700 5 10 0 0 0 0 1
symversion=0.1
}
C 43700 45100 1 0 0 gnd-1.sym
C 44600 45100 1 0 0 gnd-1.sym
C 45900 45100 1 0 0 gnd-1.sym
C 52200 45900 1 0 0 output-1.sym
{
T 52300 46200 5 10 0 0 0 0 1
device=OUTPUT
}
C 52700 48300 1 0 0 vcc_2.sym
N 43800 45500 43800 45400 4
N 44700 45500 44700 45400 4
N 46300 46500 45600 46500 4
N 46300 46000 46000 46000 4
N 46000 46000 46000 45400 4
N 42900 45700 42900 45400 4
N 46000 45400 42900 45400 4
N 46000 45500 47800 45500 4
N 47800 45500 47800 46500 4
N 47800 46500 47500 46500 4
N 48500 46900 48500 47800 4
N 48500 47800 50800 47800 4
N 49200 46900 50700 46900 4
C 49200 46600 1 0 0 gnd-1.sym
N 47500 46000 49600 46000 4
N 50500 46000 52200 46000 4
N 52800 47800 52900 47800 4
N 52900 47800 52900 48300 4
