{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1384037852735 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1384037852736 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 09 14:57:32 2013 " "Processing started: Sat Nov 09 14:57:32 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1384037852736 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1384037852736 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off I2C_MyNano -c I2C_MyNano " "Command: quartus_map --read_settings_files=on --write_settings_files=off I2C_MyNano -c I2C_MyNano" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1384037852736 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1384037853333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source code/uart.v 1 1 " "Found 1 design units, including 1 entities, in source file source code/uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart " "Found entity 1: uart" {  } { { "Source Code/UART.v" "" { Text "C:/Users/devin/Documents/GitHub/De0-Nano/Source Code/UART.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1384037853383 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1384037853383 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source code/accelsettingtreadback_bb.v 1 1 " "Found 1 design units, including 1 entities, in source file source code/accelsettingtreadback_bb.v" { { "Info" "ISGN_ENTITY_NAME" "1 AccelSettingtReadback " "Found entity 1: AccelSettingtReadback" {  } { { "Source Code/AccelSettingtReadback_bb.v" "" { Text "C:/Users/devin/Documents/GitHub/De0-Nano/Source Code/AccelSettingtReadback_bb.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1384037853386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1384037853386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source code/wireless.v 1 1 " "Found 1 design units, including 1 entities, in source file source code/wireless.v" { { "Info" "ISGN_ENTITY_NAME" "1 wireless " "Found entity 1: wireless" {  } { { "Source Code/wireless.v" "" { Text "C:/Users/devin/Documents/GitHub/De0-Nano/Source Code/wireless.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1384037853390 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1384037853390 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Gyro gyro SensorFusion.sv(20) " "Verilog HDL Declaration information at SensorFusion.sv(20): object \"Gyro\" differs only in case from object \"gyro\" in the same scope" {  } { { "Source Code/SensorFusion.sv" "" { Text "C:/Users/devin/Documents/GitHub/De0-Nano/Source Code/SensorFusion.sv" 20 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1384037853393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source code/sensorfusion.sv 1 1 " "Found 1 design units, including 1 entities, in source file source code/sensorfusion.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SensorFusion " "Found entity 1: SensorFusion" {  } { { "Source Code/SensorFusion.sv" "" { Text "C:/Users/devin/Documents/GitHub/De0-Nano/Source Code/SensorFusion.sv" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1384037853393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1384037853393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source code/rpm.sv 1 1 " "Found 1 design units, including 1 entities, in source file source code/rpm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RPM " "Found entity 1: RPM" {  } { { "Source Code/RPM.sv" "" { Text "C:/Users/devin/Documents/GitHub/De0-Nano/Source Code/RPM.sv" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1384037853396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1384037853396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source code/pwm.v 1 1 " "Found 1 design units, including 1 entities, in source file source code/pwm.v" { { "Info" "ISGN_ENTITY_NAME" "1 PWMGenerator " "Found entity 1: PWMGenerator" {  } { { "Source Code/PWM.v" "" { Text "C:/Users/devin/Documents/GitHub/De0-Nano/Source Code/PWM.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1384037853399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1384037853399 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "LowPassFilterAverage.sv(59) " "Verilog HDL information at LowPassFilterAverage.sv(59): always construct contains both blocking and non-blocking assignments" {  } { { "Source Code/LowPassFilterAverage.sv" "" { Text "C:/Users/devin/Documents/GitHub/De0-Nano/Source Code/LowPassFilterAverage.sv" 59 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1384037853402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source code/lowpassfilteraverage.sv 1 1 " "Found 1 design units, including 1 entities, in source file source code/lowpassfilteraverage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LowPassFilter " "Found entity 1: LowPassFilter" {  } { { "Source Code/LowPassFilterAverage.sv" "" { Text "C:/Users/devin/Documents/GitHub/De0-Nano/Source Code/LowPassFilterAverage.sv" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1384037853402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1384037853402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source code/imuinterface.sv 1 1 " "Found 1 design units, including 1 entities, in source file source code/imuinterface.sv" { { "Info" "ISGN_ENTITY_NAME" "1 IMUInterface " "Found entity 1: IMUInterface" {  } { { "Source Code/IMUInterface.sv" "" { Text "C:/Users/devin/Documents/GitHub/De0-Nano/Source Code/IMUInterface.sv" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1384037853406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1384037853406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source code/i2c_mynano.v 1 1 " "Found 1 design units, including 1 entities, in source file source code/i2c_mynano.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_MyNano " "Found entity 1: I2C_MyNano" {  } { { "Source Code/I2C_MyNano.v" "" { Text "C:/Users/devin/Documents/GitHub/De0-Nano/Source Code/I2C_MyNano.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1384037853410 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1384037853410 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "PWMOut pwmout AssistanceAlgorithm.sv(24) " "Verilog HDL Declaration information at AssistanceAlgorithm.sv(24): object \"PWMOut\" differs only in case from object \"pwmout\" in the same scope" {  } { { "Source Code/AssistanceAlgorithm.sv" "" { Text "C:/Users/devin/Documents/GitHub/De0-Nano/Source Code/AssistanceAlgorithm.sv" 24 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1384037853413 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source code/assistancealgorithm.sv 1 1 " "Found 1 design units, including 1 entities, in source file source code/assistancealgorithm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 AssistanceAlgorithm " "Found entity 1: AssistanceAlgorithm" {  } { { "Source Code/AssistanceAlgorithm.sv" "" { Text "C:/Users/devin/Documents/GitHub/De0-Nano/Source Code/AssistanceAlgorithm.sv" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1384037853413 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1384037853413 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source code/debug.sv 0 0 " "Found 0 design units, including 0 entities, in source file source code/debug.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1384037853416 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source code/accelprobey.sv 1 1 " "Found 1 design units, including 1 entities, in source file source code/accelprobey.sv" { { "Info" "ISGN_ENTITY_NAME" "1 AccelProbeY " "Found entity 1: AccelProbeY" {  } { { "Source Code/AccelProbeY.sv" "" { Text "C:/Users/devin/Documents/GitHub/De0-Nano/Source Code/AccelProbeY.sv" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1384037853418 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1384037853418 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source code/accelprobex.sv 1 1 " "Found 1 design units, including 1 entities, in source file source code/accelprobex.sv" { { "Info" "ISGN_ENTITY_NAME" "1 AccelProbeX " "Found entity 1: AccelProbeX" {  } { { "Source Code/AccelProbeX.sv" "" { Text "C:/Users/devin/Documents/GitHub/De0-Nano/Source Code/AccelProbeX.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1384037853421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1384037853421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source code/accelprobez.sv 1 1 " "Found 1 design units, including 1 entities, in source file source code/accelprobez.sv" { { "Info" "ISGN_ENTITY_NAME" "1 AccelProbeZ " "Found entity 1: AccelProbeZ" {  } { { "Source Code/AccelProbeZ.sv" "" { Text "C:/Users/devin/Documents/GitHub/De0-Nano/Source Code/AccelProbeZ.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1384037853424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1384037853424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source code/gyroprobex.sv 1 1 " "Found 1 design units, including 1 entities, in source file source code/gyroprobex.sv" { { "Info" "ISGN_ENTITY_NAME" "1 GyroProbeX " "Found entity 1: GyroProbeX" {  } { { "Source Code/GyroProbeX.sv" "" { Text "C:/Users/devin/Documents/GitHub/De0-Nano/Source Code/GyroProbeX.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1384037853427 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1384037853427 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source code/gyroprobey.sv 1 1 " "Found 1 design units, including 1 entities, in source file source code/gyroprobey.sv" { { "Info" "ISGN_ENTITY_NAME" "1 GyroProbeY " "Found entity 1: GyroProbeY" {  } { { "Source Code/GyroProbeY.sv" "" { Text "C:/Users/devin/Documents/GitHub/De0-Nano/Source Code/GyroProbeY.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1384037853430 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1384037853430 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source code/gyroprobez.sv 1 1 " "Found 1 design units, including 1 entities, in source file source code/gyroprobez.sv" { { "Info" "ISGN_ENTITY_NAME" "1 GyroProbeZ " "Found entity 1: GyroProbeZ" {  } { { "Source Code/GyroProbeZ.sv" "" { Text "C:/Users/devin/Documents/GitHub/De0-Nano/Source Code/GyroProbeZ.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1384037853433 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1384037853433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source code/timescale.sv 0 0 " "Found 0 design units, including 0 entities, in source file source code/timescale.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1384037853435 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source code/motorpwmgenerator.sv 1 1 " "Found 1 design units, including 1 entities, in source file source code/motorpwmgenerator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 motorPWMGenerator " "Found entity 1: motorPWMGenerator" {  } { { "Source Code/motorPWMgenerator.sv" "" { Text "C:/Users/devin/Documents/GitHub/De0-Nano/Source Code/motorPWMgenerator.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1384037853439 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1384037853439 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "I2C_MyNano " "Elaborating entity \"I2C_MyNano\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1384037856053 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LED\[6\] I2C_MyNano.v(18) " "Output port \"LED\[6\]\" at I2C_MyNano.v(18) has no driver" {  } { { "Source Code/I2C_MyNano.v" "" { Text "C:/Users/devin/Documents/GitHub/De0-Nano/Source Code/I2C_MyNano.v" 18 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1384037856057 "|I2C_MyNano"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IMUInterface IMUInterface:IMU " "Elaborating entity \"IMUInterface\" for hierarchy \"IMUInterface:IMU\"" {  } { { "Source Code/I2C_MyNano.v" "IMU" { Text "C:/Users/devin/Documents/GitHub/De0-Nano/Source Code/I2C_MyNano.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1384037856141 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "RW_RATE IMUInterface.sv(46) " "Verilog HDL or VHDL warning at IMUInterface.sv(46): object \"RW_RATE\" assigned a value but never read" {  } { { "Source Code/IMUInterface.sv" "" { Text "C:/Users/devin/Documents/GitHub/De0-Nano/Source Code/IMUInterface.sv" 46 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1384037856145 "|I2C_MyNano|IMUInterface:IMU"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "POWER_CTL IMUInterface.sv(47) " "Verilog HDL or VHDL warning at IMUInterface.sv(47): object \"POWER_CTL\" assigned a value but never read" {  } { { "Source Code/IMUInterface.sv" "" { Text "C:/Users/devin/Documents/GitHub/De0-Nano/Source Code/IMUInterface.sv" 47 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1384037856145 "|I2C_MyNano|IMUInterface:IMU"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "DataFormat IMUInterface.sv(48) " "Verilog HDL or VHDL warning at IMUInterface.sv(48): object \"DataFormat\" assigned a value but never read" {  } { { "Source Code/IMUInterface.sv" "" { Text "C:/Users/devin/Documents/GitHub/De0-Nano/Source Code/IMUInterface.sv" 48 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1384037856145 "|I2C_MyNano|IMUInterface:IMU"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "G_Sensor_CS_N IMUInterface.sv(21) " "Output port \"G_Sensor_CS_N\" at IMUInterface.sv(21) has no driver" {  } { { "Source Code/IMUInterface.sv" "" { Text "C:/Users/devin/Documents/GitHub/De0-Nano/Source Code/IMUInterface.sv" 21 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1384037856145 "|I2C_MyNano|IMUInterface:IMU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AccelProbeY IMUInterface:IMU\|AccelProbeY:IMUGyroXProbe " "Elaborating entity \"AccelProbeY\" for hierarchy \"IMUInterface:IMU\|AccelProbeY:IMUGyroXProbe\"" {  } { { "Source Code/IMUInterface.sv" "IMUGyroXProbe" { Text "C:/Users/devin/Documents/GitHub/De0-Nano/Source Code/IMUInterface.sv" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1384037856149 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsource_probe IMUInterface:IMU\|AccelProbeY:IMUGyroXProbe\|altsource_probe:altsource_probe_component " "Elaborating entity \"altsource_probe\" for hierarchy \"IMUInterface:IMU\|AccelProbeY:IMUGyroXProbe\|altsource_probe:altsource_probe_component\"" {  } { { "Source Code/AccelProbeY.sv" "altsource_probe_component" { Text "C:/Users/devin/Documents/GitHub/De0-Nano/Source Code/AccelProbeY.sv" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1384037856163 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "IMUInterface:IMU\|AccelProbeY:IMUGyroXProbe\|altsource_probe:altsource_probe_component " "Elaborated megafunction instantiation \"IMUInterface:IMU\|AccelProbeY:IMUGyroXProbe\|altsource_probe:altsource_probe_component\"" {  } { { "Source Code/AccelProbeY.sv" "" { Text "C:/Users/devin/Documents/GitHub/De0-Nano/Source Code/AccelProbeY.sv" 77 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1384037856165 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "IMUInterface:IMU\|AccelProbeY:IMUGyroXProbe\|altsource_probe:altsource_probe_component " "Instantiated megafunction \"IMUInterface:IMU\|AccelProbeY:IMUGyroXProbe\|altsource_probe:altsource_probe_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_metastability NO " "Parameter \"enable_metastability\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1384037856165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "instance_id ACLY " "Parameter \"instance_id\" = \"ACLY\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1384037856165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "probe_width 10 " "Parameter \"probe_width\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1384037856165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1384037856165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1384037856165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "source_initial_value  0 " "Parameter \"source_initial_value\" = \" 0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1384037856165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "source_width 10 " "Parameter \"source_width\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1384037856165 ""}  } { { "Source Code/AccelProbeY.sv" "" { Text "C:/Users/devin/Documents/GitHub/De0-Nano/Source Code/AccelProbeY.sv" 77 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1384037856165 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsource_probe_body IMUInterface:IMU\|AccelProbeY:IMUGyroXProbe\|altsource_probe:altsource_probe_component\|altsource_probe_body:altsource_probe_body_inst " "Elaborating entity \"altsource_probe_body\" for hierarchy \"IMUInterface:IMU\|AccelProbeY:IMUGyroXProbe\|altsource_probe:altsource_probe_component\|altsource_probe_body:altsource_probe_body_inst\"" {  } { { "altsource_probe.v" "altsource_probe_body_inst" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsource_probe.v" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1384037856645 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsource_probe_impl IMUInterface:IMU\|AccelProbeY:IMUGyroXProbe\|altsource_probe:altsource_probe_component\|altsource_probe_body:altsource_probe_body_inst\|altsource_probe_impl:\\equal_width_gen:equal_width_inst " "Elaborating entity \"altsource_probe_impl\" for hierarchy \"IMUInterface:IMU\|AccelProbeY:IMUGyroXProbe\|altsource_probe:altsource_probe_component\|altsource_probe_body:altsource_probe_body_inst\|altsource_probe_impl:\\equal_width_gen:equal_width_inst\"" {  } { { "altsource_probe_body.vhd" "\\equal_width_gen:equal_width_inst" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsource_probe_body.vhd" 295 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1384037856648 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_rom_sr IMUInterface:IMU\|AccelProbeY:IMUGyroXProbe\|altsource_probe:altsource_probe_component\|altsource_probe_body:altsource_probe_body_inst\|altsource_probe_impl:\\equal_width_gen:equal_width_inst\|sld_rom_sr:\\instance_id_gen:rom_info_inst " "Elaborating entity \"sld_rom_sr\" for hierarchy \"IMUInterface:IMU\|AccelProbeY:IMUGyroXProbe\|altsource_probe:altsource_probe_component\|altsource_probe_body:altsource_probe_body_inst\|altsource_probe_impl:\\equal_width_gen:equal_width_inst\|sld_rom_sr:\\instance_id_gen:rom_info_inst\"" {  } { { "altsource_probe_body.vhd" "\\instance_id_gen:rom_info_inst" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsource_probe_body.vhd" 487 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1384037856675 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LowPassFilter LowPassFilter:AccelerometerFilter " "Elaborating entity \"LowPassFilter\" for hierarchy \"LowPassFilter:AccelerometerFilter\"" {  } { { "Source Code/I2C_MyNano.v" "AccelerometerFilter" { Text "C:/Users/devin/Documents/GitHub/De0-Nano/Source Code/I2C_MyNano.v" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1384037856730 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AccelSettingtReadback LowPassFilter:AccelerometerFilter\|AccelSettingtReadback:xaxis " "Elaborating entity \"AccelSettingtReadback\" for hierarchy \"LowPassFilter:AccelerometerFilter\|AccelSettingtReadback:xaxis\"" {  } { { "Source Code/LowPassFilterAverage.sv" "xaxis" { Text "C:/Users/devin/Documents/GitHub/De0-Nano/Source Code/LowPassFilterAverage.sv" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1384037856778 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsource_probe LowPassFilter:AccelerometerFilter\|AccelSettingtReadback:xaxis\|altsource_probe:altsource_probe_component " "Elaborating entity \"altsource_probe\" for hierarchy \"LowPassFilter:AccelerometerFilter\|AccelSettingtReadback:xaxis\|altsource_probe:altsource_probe_component\"" {  } { { "Source Code/AccelSettingtReadback_bb.v" "altsource_probe_component" { Text "C:/Users/devin/Documents/GitHub/De0-Nano/Source Code/AccelSettingtReadback_bb.v" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1384037856780 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LowPassFilter:AccelerometerFilter\|AccelSettingtReadback:xaxis\|altsource_probe:altsource_probe_component " "Elaborated megafunction instantiation \"LowPassFilter:AccelerometerFilter\|AccelSettingtReadback:xaxis\|altsource_probe:altsource_probe_component\"" {  } { { "Source Code/AccelSettingtReadback_bb.v" "" { Text "C:/Users/devin/Documents/GitHub/De0-Nano/Source Code/AccelSettingtReadback_bb.v" 77 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1384037856781 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LowPassFilter:AccelerometerFilter\|AccelSettingtReadback:xaxis\|altsource_probe:altsource_probe_component " "Instantiated megafunction \"LowPassFilter:AccelerometerFilter\|AccelSettingtReadback:xaxis\|altsource_probe:altsource_probe_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_metastability NO " "Parameter \"enable_metastability\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1384037856781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "instance_id ACSE " "Parameter \"instance_id\" = \"ACSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1384037856781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "probe_width 10 " "Parameter \"probe_width\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1384037856781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1384037856781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1384037856781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "source_initial_value  0 " "Parameter \"source_initial_value\" = \" 0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1384037856781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "source_width 10 " "Parameter \"source_width\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1384037856781 ""}  } { { "Source Code/AccelSettingtReadback_bb.v" "" { Text "C:/Users/devin/Documents/GitHub/De0-Nano/Source Code/AccelSettingtReadback_bb.v" 77 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1384037856781 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsource_probe_body LowPassFilter:AccelerometerFilter\|AccelSettingtReadback:xaxis\|altsource_probe:altsource_probe_component\|altsource_probe_body:altsource_probe_body_inst " "Elaborating entity \"altsource_probe_body\" for hierarchy \"LowPassFilter:AccelerometerFilter\|AccelSettingtReadback:xaxis\|altsource_probe:altsource_probe_component\|altsource_probe_body:altsource_probe_body_inst\"" {  } { { "altsource_probe.v" "altsource_probe_body_inst" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsource_probe.v" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1384037856782 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsource_probe_impl LowPassFilter:AccelerometerFilter\|AccelSettingtReadback:xaxis\|altsource_probe:altsource_probe_component\|altsource_probe_body:altsource_probe_body_inst\|altsource_probe_impl:\\equal_width_gen:equal_width_inst " "Elaborating entity \"altsource_probe_impl\" for hierarchy \"LowPassFilter:AccelerometerFilter\|AccelSettingtReadback:xaxis\|altsource_probe:altsource_probe_component\|altsource_probe_body:altsource_probe_body_inst\|altsource_probe_impl:\\equal_width_gen:equal_width_inst\"" {  } { { "altsource_probe_body.vhd" "\\equal_width_gen:equal_width_inst" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsource_probe_body.vhd" 295 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1384037856784 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SensorFusion SensorFusion:InclanationCalculator " "Elaborating entity \"SensorFusion\" for hierarchy \"SensorFusion:InclanationCalculator\"" {  } { { "Source Code/I2C_MyNano.v" "InclanationCalculator" { Text "C:/Users/devin/Documents/GitHub/De0-Nano/Source Code/I2C_MyNano.v" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1384037856799 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AssistanceAlgorithm AssistanceAlgorithm:Assist " "Elaborating entity \"AssistanceAlgorithm\" for hierarchy \"AssistanceAlgorithm:Assist\"" {  } { { "Source Code/I2C_MyNano.v" "Assist" { Text "C:/Users/devin/Documents/GitHub/De0-Nano/Source Code/I2C_MyNano.v" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1384037856831 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "motorPWMGenerator motorPWMGenerator:motorController " "Elaborating entity \"motorPWMGenerator\" for hierarchy \"motorPWMGenerator:motorController\"" {  } { { "Source Code/I2C_MyNano.v" "motorController" { Text "C:/Users/devin/Documents/GitHub/De0-Nano/Source Code/I2C_MyNano.v" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1384037856843 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RPM RPM:rpmCalc " "Elaborating entity \"RPM\" for hierarchy \"RPM:rpmCalc\"" {  } { { "Source Code/I2C_MyNano.v" "rpmCalc" { Text "C:/Users/devin/Documents/GitHub/De0-Nano/Source Code/I2C_MyNano.v" 148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1384037856846 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 10 RPM.sv(53) " "Verilog HDL assignment warning at RPM.sv(53): truncated value with size 33 to match size of target (10)" {  } { { "Source Code/RPM.sv" "" { Text "C:/Users/devin/Documents/GitHub/De0-Nano/Source Code/RPM.sv" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1384037856847 "|I2C_MyNano|RPM:rpmCalc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PWMGenerator PWMGenerator:AccelAngleLED " "Elaborating entity \"PWMGenerator\" for hierarchy \"PWMGenerator:AccelAngleLED\"" {  } { { "Source Code/I2C_MyNano.v" "AccelAngleLED" { Text "C:/Users/devin/Documents/GitHub/De0-Nano/Source Code/I2C_MyNano.v" 161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1384037856848 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wireless wireless:CellPhoneProtocol " "Elaborating entity \"wireless\" for hierarchy \"wireless:CellPhoneProtocol\"" {  } { { "Source Code/I2C_MyNano.v" "CellPhoneProtocol" { Text "C:/Users/devin/Documents/GitHub/De0-Nano/Source Code/I2C_MyNano.v" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1384037856858 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart uart:Bluetooth " "Elaborating entity \"uart\" for hierarchy \"uart:Bluetooth\"" {  } { { "Source Code/I2C_MyNano.v" "Bluetooth" { Text "C:/Users/devin/Documents/GitHub/De0-Nano/Source Code/I2C_MyNano.v" 244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1384037856891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_h124.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_h124.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_h124 " "Found entity 1: altsyncram_h124" {  } { { "db/altsyncram_h124.tdf" "" { Text "C:/Users/devin/Documents/GitHub/De0-Nano/db/altsyncram_h124.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1384037858191 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1384037858191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_vsc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_vsc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_vsc " "Found entity 1: mux_vsc" {  } { { "db/mux_vsc.tdf" "" { Text "C:/Users/devin/Documents/GitHub/De0-Nano/db/mux_vsc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1384037858357 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1384037858357 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dvf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dvf " "Found entity 1: decode_dvf" {  } { { "db/decode_dvf.tdf" "" { Text "C:/Users/devin/Documents/GitHub/De0-Nano/db/decode_dvf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1384037858447 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1384037858447 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_kgi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_kgi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_kgi " "Found entity 1: cntr_kgi" {  } { { "db/cntr_kgi.tdf" "" { Text "C:/Users/devin/Documents/GitHub/De0-Nano/db/cntr_kgi.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1384037858601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1384037858601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_rgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_rgc " "Found entity 1: cmpr_rgc" {  } { { "db/cmpr_rgc.tdf" "" { Text "C:/Users/devin/Documents/GitHub/De0-Nano/db/cmpr_rgc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1384037858669 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1384037858669 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_o9j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_o9j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_o9j " "Found entity 1: cntr_o9j" {  } { { "db/cntr_o9j.tdf" "" { Text "C:/Users/devin/Documents/GitHub/De0-Nano/db/cntr_o9j.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1384037858795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1384037858795 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_igi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_igi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_igi " "Found entity 1: cntr_igi" {  } { { "db/cntr_igi.tdf" "" { Text "C:/Users/devin/Documents/GitHub/De0-Nano/db/cntr_igi.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1384037858921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1384037858921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_23j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_23j " "Found entity 1: cntr_23j" {  } { { "db/cntr_23j.tdf" "" { Text "C:/Users/devin/Documents/GitHub/De0-Nano/db/cntr_23j.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1384037859046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1384037859046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ngc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ngc " "Found entity 1: cmpr_ngc" {  } { { "db/cmpr_ngc.tdf" "" { Text "C:/Users/devin/Documents/GitHub/De0-Nano/db/cmpr_ngc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1384037859112 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1384037859112 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated SignalTap II or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "Quartus II" 0 -1 1384037859173 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "IMUInterface:IMU\|SDI~0 " "Converted tri-state buffer \"IMUInterface:IMU\|SDI~0\" feeding internal logic into a wire" {  } { { "Source Code/IMUInterface.sv" "" { Text "C:/Users/devin/Documents/GitHub/De0-Nano/Source Code/IMUInterface.sv" 108 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1384037860282 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "IMUInterface:IMU\|SCL~0 " "Converted tri-state buffer \"IMUInterface:IMU\|SCL~0\" feeding internal logic into a wire" {  } { { "Source Code/IMUInterface.sv" "" { Text "C:/Users/devin/Documents/GitHub/De0-Nano/Source Code/IMUInterface.sv" 109 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1384037860282 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1384037860282 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "6 " "Inferred 6 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "SensorFusion:InclanationCalculator\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"SensorFusion:InclanationCalculator\|Div0\"" {  } { { "Source Code/SensorFusion.sv" "Div0" { Text "C:/Users/devin/Documents/GitHub/De0-Nano/Source Code/SensorFusion.sv" 51 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1384037864574 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "SensorFusion:InclanationCalculator\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"SensorFusion:InclanationCalculator\|Div1\"" {  } { { "Source Code/SensorFusion.sv" "Div1" { Text "C:/Users/devin/Documents/GitHub/De0-Nano/Source Code/SensorFusion.sv" 51 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1384037864574 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "SensorFusion:InclanationCalculator\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"SensorFusion:InclanationCalculator\|Mult1\"" {  } { { "Source Code/SensorFusion.sv" "Mult1" { Text "C:/Users/devin/Documents/GitHub/De0-Nano/Source Code/SensorFusion.sv" 51 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1384037864574 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "SensorFusion:InclanationCalculator\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"SensorFusion:InclanationCalculator\|Div2\"" {  } { { "Source Code/SensorFusion.sv" "Div2" { Text "C:/Users/devin/Documents/GitHub/De0-Nano/Source Code/SensorFusion.sv" 51 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1384037864574 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "LowPassFilter:AccelerometerFilter\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"LowPassFilter:AccelerometerFilter\|Div0\"" {  } { { "Source Code/LowPassFilterAverage.sv" "Div0" { Text "C:/Users/devin/Documents/GitHub/De0-Nano/Source Code/LowPassFilterAverage.sv" 79 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1384037864574 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "SensorFusion:InclanationCalculator\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"SensorFusion:InclanationCalculator\|Mult0\"" {  } { { "Source Code/SensorFusion.sv" "Mult0" { Text "C:/Users/devin/Documents/GitHub/De0-Nano/Source Code/SensorFusion.sv" 51 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1384037864574 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1384037864574 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SensorFusion:InclanationCalculator\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"SensorFusion:InclanationCalculator\|lpm_divide:Div0\"" {  } { { "Source Code/SensorFusion.sv" "" { Text "C:/Users/devin/Documents/GitHub/De0-Nano/Source Code/SensorFusion.sv" 51 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1384037864630 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SensorFusion:InclanationCalculator\|lpm_divide:Div0 " "Instantiated megafunction \"SensorFusion:InclanationCalculator\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 33 " "Parameter \"LPM_WIDTHN\" = \"33\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1384037864630 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 3 " "Parameter \"LPM_WIDTHD\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1384037864630 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1384037864630 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1384037864630 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1384037864630 ""}  } { { "Source Code/SensorFusion.sv" "" { Text "C:/Users/devin/Documents/GitHub/De0-Nano/Source Code/SensorFusion.sv" 51 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1384037864630 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_o0p.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_o0p.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_o0p " "Found entity 1: lpm_divide_o0p" {  } { { "db/lpm_divide_o0p.tdf" "" { Text "C:/Users/devin/Documents/GitHub/De0-Nano/db/lpm_divide_o0p.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1384037864695 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1384037864695 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_jbg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_jbg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_jbg " "Found entity 1: abs_divider_jbg" {  } { { "db/abs_divider_jbg.tdf" "" { Text "C:/Users/devin/Documents/GitHub/De0-Nano/db/abs_divider_jbg.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1384037864710 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1384037864710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_47f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_47f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_47f " "Found entity 1: alt_u_div_47f" {  } { { "db/alt_u_div_47f.tdf" "" { Text "C:/Users/devin/Documents/GitHub/De0-Nano/db/alt_u_div_47f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1384037864753 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1384037864753 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "C:/Users/devin/Documents/GitHub/De0-Nano/db/add_sub_7pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1384037864829 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1384037864829 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "C:/Users/devin/Documents/GitHub/De0-Nano/db/add_sub_8pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1384037864896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1384037864896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_0v9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_0v9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_0v9 " "Found entity 1: lpm_abs_0v9" {  } { { "db/lpm_abs_0v9.tdf" "" { Text "C:/Users/devin/Documents/GitHub/De0-Nano/db/lpm_abs_0v9.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1384037864910 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1384037864910 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_j0a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_j0a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_j0a " "Found entity 1: lpm_abs_j0a" {  } { { "db/lpm_abs_j0a.tdf" "" { Text "C:/Users/devin/Documents/GitHub/De0-Nano/db/lpm_abs_j0a.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1384037864925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1384037864925 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SensorFusion:InclanationCalculator\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"SensorFusion:InclanationCalculator\|lpm_divide:Div1\"" {  } { { "Source Code/SensorFusion.sv" "" { Text "C:/Users/devin/Documents/GitHub/De0-Nano/Source Code/SensorFusion.sv" 51 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1384037864936 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SensorFusion:InclanationCalculator\|lpm_divide:Div1 " "Instantiated megafunction \"SensorFusion:InclanationCalculator\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 33 " "Parameter \"LPM_WIDTHN\" = \"33\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1384037864936 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 8 " "Parameter \"LPM_WIDTHD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1384037864936 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1384037864936 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1384037864936 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1384037864936 ""}  } { { "Source Code/SensorFusion.sv" "" { Text "C:/Users/devin/Documents/GitHub/De0-Nano/Source Code/SensorFusion.sv" 51 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1384037864936 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_v0p.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_v0p.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_v0p " "Found entity 1: lpm_divide_v0p" {  } { { "db/lpm_divide_v0p.tdf" "" { Text "C:/Users/devin/Documents/GitHub/De0-Nano/db/lpm_divide_v0p.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1384037865001 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1384037865001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_qbg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_qbg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_qbg " "Found entity 1: abs_divider_qbg" {  } { { "db/abs_divider_qbg.tdf" "" { Text "C:/Users/devin/Documents/GitHub/De0-Nano/db/abs_divider_qbg.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1384037865017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1384037865017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_f7f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_f7f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_f7f " "Found entity 1: alt_u_div_f7f" {  } { { "db/alt_u_div_f7f.tdf" "" { Text "C:/Users/devin/Documents/GitHub/De0-Nano/db/alt_u_div_f7f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1384037865070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1384037865070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_5v9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_5v9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_5v9 " "Found entity 1: lpm_abs_5v9" {  } { { "db/lpm_abs_5v9.tdf" "" { Text "C:/Users/devin/Documents/GitHub/De0-Nano/db/lpm_abs_5v9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1384037865100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1384037865100 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SensorFusion:InclanationCalculator\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"SensorFusion:InclanationCalculator\|lpm_mult:Mult1\"" {  } { { "Source Code/SensorFusion.sv" "" { Text "C:/Users/devin/Documents/GitHub/De0-Nano/Source Code/SensorFusion.sv" 51 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1384037865145 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SensorFusion:InclanationCalculator\|lpm_mult:Mult1 " "Instantiated megafunction \"SensorFusion:InclanationCalculator\|lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1384037865146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 33 " "Parameter \"LPM_WIDTHB\" = \"33\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1384037865146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 41 " "Parameter \"LPM_WIDTHP\" = \"41\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1384037865146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 41 " "Parameter \"LPM_WIDTHR\" = \"41\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1384037865146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1384037865146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1384037865146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1384037865146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1384037865146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1384037865146 ""}  } { { "Source Code/SensorFusion.sv" "" { Text "C:/Users/devin/Documents/GitHub/De0-Nano/Source Code/SensorFusion.sv" 51 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1384037865146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_78t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_78t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_78t " "Found entity 1: mult_78t" {  } { { "db/mult_78t.tdf" "" { Text "C:/Users/devin/Documents/GitHub/De0-Nano/db/mult_78t.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1384037865214 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1384037865214 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LowPassFilter:AccelerometerFilter\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"LowPassFilter:AccelerometerFilter\|lpm_divide:Div0\"" {  } { { "Source Code/LowPassFilterAverage.sv" "" { Text "C:/Users/devin/Documents/GitHub/De0-Nano/Source Code/LowPassFilterAverage.sv" 79 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1384037865245 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LowPassFilter:AccelerometerFilter\|lpm_divide:Div0 " "Instantiated megafunction \"LowPassFilter:AccelerometerFilter\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 33 " "Parameter \"LPM_WIDTHN\" = \"33\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1384037865245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 9 " "Parameter \"LPM_WIDTHD\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1384037865245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1384037865245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1384037865245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1384037865245 ""}  } { { "Source Code/LowPassFilterAverage.sv" "" { Text "C:/Users/devin/Documents/GitHub/De0-Nano/Source Code/LowPassFilterAverage.sv" 79 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1384037865245 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_u0p.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_u0p.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_u0p " "Found entity 1: lpm_divide_u0p" {  } { { "db/lpm_divide_u0p.tdf" "" { Text "C:/Users/devin/Documents/GitHub/De0-Nano/db/lpm_divide_u0p.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1384037865309 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1384037865309 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_pbg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_pbg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_pbg " "Found entity 1: abs_divider_pbg" {  } { { "db/abs_divider_pbg.tdf" "" { Text "C:/Users/devin/Documents/GitHub/De0-Nano/db/abs_divider_pbg.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1384037865324 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1384037865324 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_g7f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_g7f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_g7f " "Found entity 1: alt_u_div_g7f" {  } { { "db/alt_u_div_g7f.tdf" "" { Text "C:/Users/devin/Documents/GitHub/De0-Nano/db/alt_u_div_g7f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1384037865379 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1384037865379 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_6v9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_6v9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_6v9 " "Found entity 1: lpm_abs_6v9" {  } { { "db/lpm_abs_6v9.tdf" "" { Text "C:/Users/devin/Documents/GitHub/De0-Nano/db/lpm_abs_6v9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1384037865410 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1384037865410 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SensorFusion:InclanationCalculator\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"SensorFusion:InclanationCalculator\|lpm_mult:Mult0\"" {  } { { "Source Code/SensorFusion.sv" "" { Text "C:/Users/devin/Documents/GitHub/De0-Nano/Source Code/SensorFusion.sv" 51 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1384037865423 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SensorFusion:InclanationCalculator\|lpm_mult:Mult0 " "Instantiated megafunction \"SensorFusion:InclanationCalculator\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 33 " "Parameter \"LPM_WIDTHA\" = \"33\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1384037865423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 8 " "Parameter \"LPM_WIDTHB\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1384037865423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 41 " "Parameter \"LPM_WIDTHP\" = \"41\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1384037865423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 41 " "Parameter \"LPM_WIDTHR\" = \"41\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1384037865423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1384037865423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1384037865423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1384037865423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1384037865423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1384037865423 ""}  } { { "Source Code/SensorFusion.sv" "" { Text "C:/Users/devin/Documents/GitHub/De0-Nano/Source Code/SensorFusion.sv" 51 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1384037865423 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_88t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_88t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_88t " "Found entity 1: mult_88t" {  } { { "db/mult_88t.tdf" "" { Text "C:/Users/devin/Documents/GitHub/De0-Nano/db/mult_88t.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1384037865490 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1384037865490 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "19 " "19 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1384037868078 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "214 " "Ignored 214 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_CARRY_SUM" "106 " "Ignored 106 CARRY_SUM buffer(s)" {  } {  } 0 13016 "Ignored %1!d! CARRY_SUM buffer(s)" 0 0 "Quartus II" 0 -1 1384037868281 ""} { "Info" "IMLS_MLS_IGNORED_SOFT" "108 " "Ignored 108 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Quartus II" 0 -1 1384037868281 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Quartus II" 0 -1 1384037868281 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_10 " "Inserted always-enabled tri-state buffer between \"GPIO_10\" and its non-tri-state driver." {  } { { "Source Code/I2C_MyNano.v" "" { Text "C:/Users/devin/Documents/GitHub/De0-Nano/Source Code/I2C_MyNano.v" 20 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1384037868369 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Quartus II" 0 -1 1384037868369 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_10~synth " "Node \"GPIO_10~synth\"" {  } { { "Source Code/I2C_MyNano.v" "" { Text "C:/Users/devin/Documents/GitHub/De0-Nano/Source Code/I2C_MyNano.v" 20 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1384037874781 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Quartus II" 0 -1 1384037874781 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[6\] GND " "Pin \"LED\[6\]\" is stuck at GND" {  } { { "Source Code/I2C_MyNano.v" "" { Text "C:/Users/devin/Documents/GitHub/De0-Nano/Source Code/I2C_MyNano.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1384037874781 "|I2C_MyNano|LED[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "G_Sensor_CS_N GND " "Pin \"G_Sensor_CS_N\" is stuck at GND" {  } { { "Source Code/I2C_MyNano.v" "" { Text "C:/Users/devin/Documents/GitHub/De0-Nano/Source Code/I2C_MyNano.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1384037874781 "|I2C_MyNano|G_Sensor_CS_N"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1384037874781 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1384037875266 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "23 " "23 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1384037878249 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 384 -1 0 } } { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 521 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1384037878428 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1384037878428 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sld_hub:auto_hub\|receive\[0\]\[0\] GND " "Pin \"sld_hub:auto_hub\|receive\[0\]\[0\]\" is stuck at GND" {  } { { "sld_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_hub.vhd" 181 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1384037878677 "|I2C_MyNano|sld_hub:auto_hub|receive[0][0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1384037878677 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1384037878844 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/devin/Documents/GitHub/De0-Nano/output_files/I2C_MyNano.map.smsg " "Generated suppressed messages file C:/Users/devin/Documents/GitHub/De0-Nano/output_files/I2C_MyNano.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1384037879567 ""}
{ "Critical Warning" "WAMERGE_SLD_INSTANCE_WITH_INVALID_CONNECTIONS" "auto_signaltap_0 1 85 0 0 84 " "Partially connected in-system debug instance \"auto_signaltap_0\" to 1 of its 85 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 84 missing sources or connections." {  } {  } 1 35025 "Partially connected in-system debug instance \"%1!s!\" to %2!d! of its %3!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were %4!d! illegal, %5!d! inaccessible, and %6!d! missing sources or connections." 0 0 "Quartus II" 0 -1 1384037880664 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1384037880853 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1384037880853 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "9 " "Design contains 9 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "heartRate\[0\] " "No output dependent on input pin \"heartRate\[0\]\"" {  } { { "Source Code/I2C_MyNano.v" "" { Text "C:/Users/devin/Documents/GitHub/De0-Nano/Source Code/I2C_MyNano.v" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1384037881848 "|I2C_MyNano|heartRate[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "heartRate\[1\] " "No output dependent on input pin \"heartRate\[1\]\"" {  } { { "Source Code/I2C_MyNano.v" "" { Text "C:/Users/devin/Documents/GitHub/De0-Nano/Source Code/I2C_MyNano.v" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1384037881848 "|I2C_MyNano|heartRate[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "heartRate\[2\] " "No output dependent on input pin \"heartRate\[2\]\"" {  } { { "Source Code/I2C_MyNano.v" "" { Text "C:/Users/devin/Documents/GitHub/De0-Nano/Source Code/I2C_MyNano.v" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1384037881848 "|I2C_MyNano|heartRate[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "heartRate\[3\] " "No output dependent on input pin \"heartRate\[3\]\"" {  } { { "Source Code/I2C_MyNano.v" "" { Text "C:/Users/devin/Documents/GitHub/De0-Nano/Source Code/I2C_MyNano.v" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1384037881848 "|I2C_MyNano|heartRate[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "heartRate\[4\] " "No output dependent on input pin \"heartRate\[4\]\"" {  } { { "Source Code/I2C_MyNano.v" "" { Text "C:/Users/devin/Documents/GitHub/De0-Nano/Source Code/I2C_MyNano.v" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1384037881848 "|I2C_MyNano|heartRate[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "heartRate\[5\] " "No output dependent on input pin \"heartRate\[5\]\"" {  } { { "Source Code/I2C_MyNano.v" "" { Text "C:/Users/devin/Documents/GitHub/De0-Nano/Source Code/I2C_MyNano.v" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1384037881848 "|I2C_MyNano|heartRate[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "heartRate\[6\] " "No output dependent on input pin \"heartRate\[6\]\"" {  } { { "Source Code/I2C_MyNano.v" "" { Text "C:/Users/devin/Documents/GitHub/De0-Nano/Source Code/I2C_MyNano.v" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1384037881848 "|I2C_MyNano|heartRate[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "heartRate\[7\] " "No output dependent on input pin \"heartRate\[7\]\"" {  } { { "Source Code/I2C_MyNano.v" "" { Text "C:/Users/devin/Documents/GitHub/De0-Nano/Source Code/I2C_MyNano.v" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1384037881848 "|I2C_MyNano|heartRate[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "blips " "No output dependent on input pin \"blips\"" {  } { { "Source Code/I2C_MyNano.v" "" { Text "C:/Users/devin/Documents/GitHub/De0-Nano/Source Code/I2C_MyNano.v" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1384037881848 "|I2C_MyNano|blips"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1384037881848 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "10488 " "Implemented 10488 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Implemented 14 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1384037881849 ""} { "Info" "ICUT_CUT_TM_OPINS" "13 " "Implemented 13 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1384037881849 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "2 " "Implemented 2 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1384037881849 ""} { "Info" "ICUT_CUT_TM_LCELLS" "10421 " "Implemented 10421 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1384037881849 ""} { "Info" "ICUT_CUT_TM_RAMS" "29 " "Implemented 29 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1384037881849 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "8 " "Implemented 8 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Quartus II" 0 -1 1384037881849 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1384037881849 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 30 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 30 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "635 " "Peak virtual memory: 635 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1384037881904 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 09 14:58:01 2013 " "Processing ended: Sat Nov 09 14:58:01 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1384037881904 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:29 " "Elapsed time: 00:00:29" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1384037881904 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1384037881904 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1384037881904 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1384037883143 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1384037883144 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 09 14:58:02 2013 " "Processing started: Sat Nov 09 14:58:02 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1384037883144 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1384037883144 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off I2C_MyNano -c I2C_MyNano " "Command: quartus_fit --read_settings_files=off --write_settings_files=off I2C_MyNano -c I2C_MyNano" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1384037883144 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1384037883242 ""}
{ "Info" "0" "" "Project  = I2C_MyNano" {  } {  } 0 0 "Project  = I2C_MyNano" 0 0 "Fitter" 0 0 1384037883242 ""}
{ "Info" "0" "" "Revision = I2C_MyNano" {  } {  } 0 0 "Revision = I2C_MyNano" 0 0 "Fitter" 0 0 1384037883242 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1384037883566 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "I2C_MyNano EP4CE22F17C6 " "Selected device EP4CE22F17C6 for design \"I2C_MyNano\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1384037883656 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1384037883701 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1384037883701 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1384037883701 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1384037884097 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1384037884109 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C6 " "Device EP4CE10F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1384037884477 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C6 " "Device EP4CE6F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1384037884477 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C6 " "Device EP4CE15F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1384037884477 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1384037884477 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/devin/Documents/GitHub/De0-Nano/" { { 0 { 0 ""} 0 20983 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1384037884498 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/devin/Documents/GitHub/De0-Nano/" { { 0 { 0 ""} 0 20985 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1384037884498 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/devin/Documents/GitHub/De0-Nano/" { { 0 { 0 ""} 0 20987 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1384037884498 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/devin/Documents/GitHub/De0-Nano/" { { 0 { 0 ""} 0 20989 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1384037884498 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/devin/Documents/GitHub/De0-Nano/" { { 0 { 0 ""} 0 20991 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1384037884498 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1384037884498 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1384037884502 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1384037884547 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "8 25 " "No exact pin location assignment(s) for 8 pins of 25 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "heartRate\[0\] " "Pin heartRate\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { heartRate[0] } } } { "Source Code/I2C_MyNano.v" "" { Text "C:/Users/devin/Documents/GitHub/De0-Nano/Source Code/I2C_MyNano.v" 27 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { heartRate[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/devin/Documents/GitHub/De0-Nano/" { { 0 { 0 ""} 0 109 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1384037885256 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "heartRate\[1\] " "Pin heartRate\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { heartRate[1] } } } { "Source Code/I2C_MyNano.v" "" { Text "C:/Users/devin/Documents/GitHub/De0-Nano/Source Code/I2C_MyNano.v" 27 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { heartRate[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/devin/Documents/GitHub/De0-Nano/" { { 0 { 0 ""} 0 110 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1384037885256 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "heartRate\[2\] " "Pin heartRate\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { heartRate[2] } } } { "Source Code/I2C_MyNano.v" "" { Text "C:/Users/devin/Documents/GitHub/De0-Nano/Source Code/I2C_MyNano.v" 27 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { heartRate[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/devin/Documents/GitHub/De0-Nano/" { { 0 { 0 ""} 0 111 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1384037885256 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "heartRate\[3\] " "Pin heartRate\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { heartRate[3] } } } { "Source Code/I2C_MyNano.v" "" { Text "C:/Users/devin/Documents/GitHub/De0-Nano/Source Code/I2C_MyNano.v" 27 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { heartRate[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/devin/Documents/GitHub/De0-Nano/" { { 0 { 0 ""} 0 112 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1384037885256 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "heartRate\[4\] " "Pin heartRate\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { heartRate[4] } } } { "Source Code/I2C_MyNano.v" "" { Text "C:/Users/devin/Documents/GitHub/De0-Nano/Source Code/I2C_MyNano.v" 27 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { heartRate[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/devin/Documents/GitHub/De0-Nano/" { { 0 { 0 ""} 0 113 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1384037885256 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "heartRate\[5\] " "Pin heartRate\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { heartRate[5] } } } { "Source Code/I2C_MyNano.v" "" { Text "C:/Users/devin/Documents/GitHub/De0-Nano/Source Code/I2C_MyNano.v" 27 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { heartRate[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/devin/Documents/GitHub/De0-Nano/" { { 0 { 0 ""} 0 114 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1384037885256 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "heartRate\[6\] " "Pin heartRate\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { heartRate[6] } } } { "Source Code/I2C_MyNano.v" "" { Text "C:/Users/devin/Documents/GitHub/De0-Nano/Source Code/I2C_MyNano.v" 27 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { heartRate[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/devin/Documents/GitHub/De0-Nano/" { { 0 { 0 ""} 0 115 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1384037885256 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "heartRate\[7\] " "Pin heartRate\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { heartRate[7] } } } { "Source Code/I2C_MyNano.v" "" { Text "C:/Users/devin/Documents/GitHub/De0-Nano/Source Code/I2C_MyNano.v" 27 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { heartRate[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/devin/Documents/GitHub/De0-Nano/" { { 0 { 0 ""} 0 116 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1384037885256 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1384037885256 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1384037886446 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1384037886446 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1384037886446 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1384037886446 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "I2C_MyNano.sdc " "Synopsys Design Constraints File file not found: 'I2C_MyNano.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1384037886487 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50 " "Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1384037886506 "|I2C_MyNano|CLOCK_50"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "IMUInterface:IMU\|DataValid " "Node: IMUInterface:IMU\|DataValid was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1384037886506 "|I2C_MyNano|IMUInterface:IMU|DataValid"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "IMUInterface:IMU\|COUNT\[6\] " "Node: IMUInterface:IMU\|COUNT\[6\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1384037886506 "|I2C_MyNano|IMUInterface:IMU|COUNT[6]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "PWMGenerator:AccelXLED\|CLOCKslow\[6\] " "Node: PWMGenerator:AccelXLED\|CLOCKslow\[6\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1384037886506 "|I2C_MyNano|PWMGenerator:AccelXLED|CLOCKslow[6]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "PWMGenerator:AccelYLED\|CLOCKslow\[6\] " "Node: PWMGenerator:AccelYLED\|CLOCKslow\[6\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1384037886506 "|I2C_MyNano|PWMGenerator:AccelYLED|CLOCKslow[6]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "PWMGenerator:AccelZLED\|CLOCKslow\[6\] " "Node: PWMGenerator:AccelZLED\|CLOCKslow\[6\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1384037886506 "|I2C_MyNano|PWMGenerator:AccelZLED|CLOCKslow[6]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "PWMGenerator:GyroXLED\|CLOCKslow\[6\] " "Node: PWMGenerator:GyroXLED\|CLOCKslow\[6\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1384037886506 "|I2C_MyNano|PWMGenerator:GyroXLED|CLOCKslow[6]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "PWMGenerator:GyroYLED\|CLOCKslow\[6\] " "Node: PWMGenerator:GyroYLED\|CLOCKslow\[6\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1384037886506 "|I2C_MyNano|PWMGenerator:GyroYLED|CLOCKslow[6]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "PWMGenerator:GyroZLED\|CLOCKslow\[6\] " "Node: PWMGenerator:GyroZLED\|CLOCKslow\[6\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1384037886506 "|I2C_MyNano|PWMGenerator:GyroZLED|CLOCKslow[6]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "PWMGenerator:AccelAngleLED\|CLOCKslow\[6\] " "Node: PWMGenerator:AccelAngleLED\|CLOCKslow\[6\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1384037886506 "|I2C_MyNano|PWMGenerator:AccelAngleLED|CLOCKslow[6]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "motorPWMGenerator:motorController\|CLOCKslow\[3\] " "Node: motorPWMGenerator:motorController\|CLOCKslow\[3\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1384037886506 "|I2C_MyNano|motorPWMGenerator:motorController|CLOCKslow[3]"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1384037886552 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1384037886552 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1384037886552 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1384037886553 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1384037886553 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1384037886553 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1384037886553 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1384037886553 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_50~input (placed in PIN R8 (CLK15, DIFFCLK_6p)) " "Automatically promoted node CLOCK_50~input (placed in PIN R8 (CLK15, DIFFCLK_6p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1384037887156 ""}  } { { "Source Code/I2C_MyNano.v" "" { Text "C:/Users/devin/Documents/GitHub/De0-Nano/Source Code/I2C_MyNano.v" 16 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLOCK_50~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/devin/Documents/GitHub/De0-Nano/" { { 0 { 0 ""} 0 20971 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1384037887156 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "IMUInterface:IMU\|DataValid  " "Automatically promoted node IMUInterface:IMU\|DataValid " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1384037887156 ""}  } { { "Source Code/IMUInterface.sv" "" { Text "C:/Users/devin/Documents/GitHub/De0-Nano/Source Code/IMUInterface.sv" 32 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IMUInterface:IMU|DataValid } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/devin/Documents/GitHub/De0-Nano/" { { 0 { 0 ""} 0 3394 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1384037887156 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1384037887156 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/devin/Documents/GitHub/De0-Nano/" { { 0 { 0 ""} 0 4156 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1384037887156 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "IMUInterface:IMU\|COUNT\[6\]  " "Automatically promoted node IMUInterface:IMU\|COUNT\[6\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1384037887156 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "IMUInterface:IMU\|COUNT\[6\]~11 " "Destination node IMUInterface:IMU\|COUNT\[6\]~11" {  } { { "Source Code/IMUInterface.sv" "" { Text "C:/Users/devin/Documents/GitHub/De0-Nano/Source Code/IMUInterface.sv" 161 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IMUInterface:IMU|COUNT[6]~11 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/devin/Documents/GitHub/De0-Nano/" { { 0 { 0 ""} 0 14753 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1384037887156 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "IMUInterface:IMU\|I2C_SCL~0 " "Destination node IMUInterface:IMU\|I2C_SCL~0" {  } { { "Source Code/IMUInterface.sv" "" { Text "C:/Users/devin/Documents/GitHub/De0-Nano/Source Code/IMUInterface.sv" 18 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IMUInterface:IMU|I2C_SCL~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/devin/Documents/GitHub/De0-Nano/" { { 0 { 0 ""} 0 14711 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1384037887156 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1384037887156 ""}  } { { "Source Code/IMUInterface.sv" "" { Text "C:/Users/devin/Documents/GitHub/De0-Nano/Source Code/IMUInterface.sv" 161 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IMUInterface:IMU|COUNT[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/devin/Documents/GitHub/De0-Nano/" { { 0 { 0 ""} 0 3289 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1384037887156 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "motorPWMGenerator:motorController\|CLOCKslow\[3\]  " "Automatically promoted node motorPWMGenerator:motorController\|CLOCKslow\[3\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1384037887157 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "motorPWMGenerator:motorController\|CLOCKslow\[3\]~0 " "Destination node motorPWMGenerator:motorController\|CLOCKslow\[3\]~0" {  } { { "Source Code/motorPWMgenerator.sv" "" { Text "C:/Users/devin/Documents/GitHub/De0-Nano/Source Code/motorPWMgenerator.sv" 32 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { motorPWMGenerator:motorController|CLOCKslow[3]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/devin/Documents/GitHub/De0-Nano/" { { 0 { 0 ""} 0 8300 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1384037887157 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1384037887157 ""}  } { { "Source Code/motorPWMgenerator.sv" "" { Text "C:/Users/devin/Documents/GitHub/De0-Nano/Source Code/motorPWMgenerator.sv" 32 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { motorPWMGenerator:motorController|CLOCKslow[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/devin/Documents/GitHub/De0-Nano/" { { 0 { 0 ""} 0 741 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1384037887157 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PWMGenerator:AccelAngleLED\|CLOCKslow\[6\]  " "Automatically promoted node PWMGenerator:AccelAngleLED\|CLOCKslow\[6\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1384037887157 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "PWMGenerator:AccelAngleLED\|CLOCKslow\[6\]~11 " "Destination node PWMGenerator:AccelAngleLED\|CLOCKslow\[6\]~11" {  } { { "Source Code/PWM.v" "" { Text "C:/Users/devin/Documents/GitHub/De0-Nano/Source Code/PWM.v" 33 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PWMGenerator:AccelAngleLED|CLOCKslow[6]~11 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/devin/Documents/GitHub/De0-Nano/" { { 0 { 0 ""} 0 8235 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1384037887157 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1384037887157 ""}  } { { "Source Code/PWM.v" "" { Text "C:/Users/devin/Documents/GitHub/De0-Nano/Source Code/PWM.v" 33 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PWMGenerator:AccelAngleLED|CLOCKslow[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/devin/Documents/GitHub/De0-Nano/" { { 0 { 0 ""} 0 722 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1384037887157 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PWMGenerator:AccelXLED\|CLOCKslow\[6\]  " "Automatically promoted node PWMGenerator:AccelXLED\|CLOCKslow\[6\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1384037887158 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "PWMGenerator:AccelXLED\|CLOCKslow\[6\]~11 " "Destination node PWMGenerator:AccelXLED\|CLOCKslow\[6\]~11" {  } { { "Source Code/PWM.v" "" { Text "C:/Users/devin/Documents/GitHub/De0-Nano/Source Code/PWM.v" 33 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PWMGenerator:AccelXLED|CLOCKslow[6]~11 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/devin/Documents/GitHub/De0-Nano/" { { 0 { 0 ""} 0 7126 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1384037887158 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1384037887158 ""}  } { { "Source Code/PWM.v" "" { Text "C:/Users/devin/Documents/GitHub/De0-Nano/Source Code/PWM.v" 33 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PWMGenerator:AccelXLED|CLOCKslow[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/devin/Documents/GitHub/De0-Nano/" { { 0 { 0 ""} 0 3688 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1384037887158 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PWMGenerator:AccelYLED\|CLOCKslow\[6\]  " "Automatically promoted node PWMGenerator:AccelYLED\|CLOCKslow\[6\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1384037887158 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "PWMGenerator:AccelYLED\|CLOCKslow\[6\]~11 " "Destination node PWMGenerator:AccelYLED\|CLOCKslow\[6\]~11" {  } { { "Source Code/PWM.v" "" { Text "C:/Users/devin/Documents/GitHub/De0-Nano/Source Code/PWM.v" 33 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PWMGenerator:AccelYLED|CLOCKslow[6]~11 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/devin/Documents/GitHub/De0-Nano/" { { 0 { 0 ""} 0 7153 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1384037887158 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1384037887158 ""}  } { { "Source Code/PWM.v" "" { Text "C:/Users/devin/Documents/GitHub/De0-Nano/Source Code/PWM.v" 33 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PWMGenerator:AccelYLED|CLOCKslow[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/devin/Documents/GitHub/De0-Nano/" { { 0 { 0 ""} 0 3669 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1384037887158 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PWMGenerator:AccelZLED\|CLOCKslow\[6\]  " "Automatically promoted node PWMGenerator:AccelZLED\|CLOCKslow\[6\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1384037887158 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "PWMGenerator:AccelZLED\|CLOCKslow\[6\]~11 " "Destination node PWMGenerator:AccelZLED\|CLOCKslow\[6\]~11" {  } { { "Source Code/PWM.v" "" { Text "C:/Users/devin/Documents/GitHub/De0-Nano/Source Code/PWM.v" 33 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PWMGenerator:AccelZLED|CLOCKslow[6]~11 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/devin/Documents/GitHub/De0-Nano/" { { 0 { 0 ""} 0 7180 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1384037887158 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1384037887158 ""}  } { { "Source Code/PWM.v" "" { Text "C:/Users/devin/Documents/GitHub/De0-Nano/Source Code/PWM.v" 33 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PWMGenerator:AccelZLED|CLOCKslow[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/devin/Documents/GitHub/De0-Nano/" { { 0 { 0 ""} 0 3650 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1384037887158 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PWMGenerator:GyroXLED\|CLOCKslow\[6\]  " "Automatically promoted node PWMGenerator:GyroXLED\|CLOCKslow\[6\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1384037887158 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "PWMGenerator:GyroXLED\|CLOCKslow\[6\]~11 " "Destination node PWMGenerator:GyroXLED\|CLOCKslow\[6\]~11" {  } { { "Source Code/PWM.v" "" { Text "C:/Users/devin/Documents/GitHub/De0-Nano/Source Code/PWM.v" 33 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PWMGenerator:GyroXLED|CLOCKslow[6]~11 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/devin/Documents/GitHub/De0-Nano/" { { 0 { 0 ""} 0 7207 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1384037887158 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1384037887158 ""}  } { { "Source Code/PWM.v" "" { Text "C:/Users/devin/Documents/GitHub/De0-Nano/Source Code/PWM.v" 33 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PWMGenerator:GyroXLED|CLOCKslow[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/devin/Documents/GitHub/De0-Nano/" { { 0 { 0 ""} 0 3631 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1384037887158 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PWMGenerator:GyroYLED\|CLOCKslow\[6\]  " "Automatically promoted node PWMGenerator:GyroYLED\|CLOCKslow\[6\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1384037887159 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "PWMGenerator:GyroYLED\|CLOCKslow\[6\]~11 " "Destination node PWMGenerator:GyroYLED\|CLOCKslow\[6\]~11" {  } { { "Source Code/PWM.v" "" { Text "C:/Users/devin/Documents/GitHub/De0-Nano/Source Code/PWM.v" 33 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PWMGenerator:GyroYLED|CLOCKslow[6]~11 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/devin/Documents/GitHub/De0-Nano/" { { 0 { 0 ""} 0 7234 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1384037887159 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1384037887159 ""}  } { { "Source Code/PWM.v" "" { Text "C:/Users/devin/Documents/GitHub/De0-Nano/Source Code/PWM.v" 33 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PWMGenerator:GyroYLED|CLOCKslow[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/devin/Documents/GitHub/De0-Nano/" { { 0 { 0 ""} 0 3612 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1384037887159 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PWMGenerator:GyroZLED\|CLOCKslow\[6\]  " "Automatically promoted node PWMGenerator:GyroZLED\|CLOCKslow\[6\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1384037887159 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "PWMGenerator:GyroZLED\|CLOCKslow\[6\]~16 " "Destination node PWMGenerator:GyroZLED\|CLOCKslow\[6\]~16" {  } { { "Source Code/PWM.v" "" { Text "C:/Users/devin/Documents/GitHub/De0-Nano/Source Code/PWM.v" 33 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PWMGenerator:GyroZLED|CLOCKslow[6]~16 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/devin/Documents/GitHub/De0-Nano/" { { 0 { 0 ""} 0 7261 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1384037887159 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1384037887159 ""}  } { { "Source Code/PWM.v" "" { Text "C:/Users/devin/Documents/GitHub/De0-Nano/Source Code/PWM.v" 33 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PWMGenerator:GyroZLED|CLOCKslow[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/devin/Documents/GitHub/De0-Nano/" { { 0 { 0 ""} 0 3593 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1384037887159 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all  " "Automatically promoted node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1384037887159 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0 " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0" {  } { { "sld_buffer_manager.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 627 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/devin/Documents/GitHub/De0-Nano/" { { 0 { 0 ""} 0 19766 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1384037887159 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset" {  } { { "sld_buffer_manager.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 627 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/devin/Documents/GitHub/De0-Nano/" { { 0 { 0 ""} 0 18623 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1384037887159 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1384037887159 ""}  } { { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 842 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/devin/Documents/GitHub/De0-Nano/" { { 0 { 0 ""} 0 19213 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1384037887159 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg  " "Automatically promoted node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1384037887161 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg~_wirecell " "Destination node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg~_wirecell" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 373 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg~_wirecell } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/devin/Documents/GitHub/De0-Nano/" { { 0 { 0 ""} 0 18422 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1384037887161 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all~0 " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all~0" {  } { { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 842 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/devin/Documents/GitHub/De0-Nano/" { { 0 { 0 ""} 0 19672 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1384037887161 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1384037887161 ""}  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 373 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/devin/Documents/GitHub/De0-Nano/" { { 0 { 0 ""} 0 17443 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1384037887161 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\]~_wirecell  " "Automatically promoted node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\]~_wirecell " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1384037887162 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "IMUInterface:IMU\|AccelProbeY:IMUGyroXProbe\|altsource_probe:altsource_probe_component\|altsource_probe_body:altsource_probe_body_inst\|altsource_probe_impl:\\equal_width_gen:equal_width_inst\|hold_reg\[0\]~0 " "Destination node IMUInterface:IMU\|AccelProbeY:IMUGyroXProbe\|altsource_probe:altsource_probe_component\|altsource_probe_body:altsource_probe_body_inst\|altsource_probe_impl:\\equal_width_gen:equal_width_inst\|hold_reg\[0\]~0" {  } { { "altsource_probe_body.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsource_probe_body.vhd" 535 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IMUInterface:IMU|AccelProbeY:IMUGyroXProbe|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|hold_reg[0]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/devin/Documents/GitHub/De0-Nano/" { { 0 { 0 ""} 0 8317 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1384037887162 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "IMUInterface:IMU\|AccelProbeY:IMUGyroYProbe\|altsource_probe:altsource_probe_component\|altsource_probe_body:altsource_probe_body_inst\|altsource_probe_impl:\\equal_width_gen:equal_width_inst\|hold_reg\[0\]~0 " "Destination node IMUInterface:IMU\|AccelProbeY:IMUGyroYProbe\|altsource_probe:altsource_probe_component\|altsource_probe_body:altsource_probe_body_inst\|altsource_probe_impl:\\equal_width_gen:equal_width_inst\|hold_reg\[0\]~0" {  } { { "altsource_probe_body.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsource_probe_body.vhd" 535 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IMUInterface:IMU|AccelProbeY:IMUGyroYProbe|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|hold_reg[0]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/devin/Documents/GitHub/De0-Nano/" { { 0 { 0 ""} 0 8329 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1384037887162 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "IMUInterface:IMU\|AccelProbeY:IMUGyroZProbe\|altsource_probe:altsource_probe_component\|altsource_probe_body:altsource_probe_body_inst\|altsource_probe_impl:\\equal_width_gen:equal_width_inst\|hold_reg\[0\]~0 " "Destination node IMUInterface:IMU\|AccelProbeY:IMUGyroZProbe\|altsource_probe:altsource_probe_component\|altsource_probe_body:altsource_probe_body_inst\|altsource_probe_impl:\\equal_width_gen:equal_width_inst\|hold_reg\[0\]~0" {  } { { "altsource_probe_body.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsource_probe_body.vhd" 535 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IMUInterface:IMU|AccelProbeY:IMUGyroZProbe|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|hold_reg[0]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/devin/Documents/GitHub/De0-Nano/" { { 0 { 0 ""} 0 8341 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1384037887162 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "IMUInterface:IMU\|AccelProbeY:IMUAccelXProbe\|altsource_probe:altsource_probe_component\|altsource_probe_body:altsource_probe_body_inst\|altsource_probe_impl:\\equal_width_gen:equal_width_inst\|hold_reg\[0\]~0 " "Destination node IMUInterface:IMU\|AccelProbeY:IMUAccelXProbe\|altsource_probe:altsource_probe_component\|altsource_probe_body:altsource_probe_body_inst\|altsource_probe_impl:\\equal_width_gen:equal_width_inst\|hold_reg\[0\]~0" {  } { { "altsource_probe_body.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsource_probe_body.vhd" 535 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IMUInterface:IMU|AccelProbeY:IMUAccelXProbe|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|hold_reg[0]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/devin/Documents/GitHub/De0-Nano/" { { 0 { 0 ""} 0 8353 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1384037887162 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "IMUInterface:IMU\|AccelProbeY:IMUAccelYProbe\|altsource_probe:altsource_probe_component\|altsource_probe_body:altsource_probe_body_inst\|altsource_probe_impl:\\equal_width_gen:equal_width_inst\|hold_reg\[0\]~0 " "Destination node IMUInterface:IMU\|AccelProbeY:IMUAccelYProbe\|altsource_probe:altsource_probe_component\|altsource_probe_body:altsource_probe_body_inst\|altsource_probe_impl:\\equal_width_gen:equal_width_inst\|hold_reg\[0\]~0" {  } { { "altsource_probe_body.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsource_probe_body.vhd" 535 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IMUInterface:IMU|AccelProbeY:IMUAccelYProbe|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|hold_reg[0]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/devin/Documents/GitHub/De0-Nano/" { { 0 { 0 ""} 0 8365 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1384037887162 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "IMUInterface:IMU\|AccelProbeY:IMUAccelZProbe\|altsource_probe:altsource_probe_component\|altsource_probe_body:altsource_probe_body_inst\|altsource_probe_impl:\\equal_width_gen:equal_width_inst\|hold_reg\[0\]~0 " "Destination node IMUInterface:IMU\|AccelProbeY:IMUAccelZProbe\|altsource_probe:altsource_probe_component\|altsource_probe_body:altsource_probe_body_inst\|altsource_probe_impl:\\equal_width_gen:equal_width_inst\|hold_reg\[0\]~0" {  } { { "altsource_probe_body.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsource_probe_body.vhd" 535 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IMUInterface:IMU|AccelProbeY:IMUAccelZProbe|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|hold_reg[0]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/devin/Documents/GitHub/De0-Nano/" { { 0 { 0 ""} 0 8377 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1384037887162 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LowPassFilter:AccelerometerFilter\|AccelSettingtReadback:xaxis\|altsource_probe:altsource_probe_component\|altsource_probe_body:altsource_probe_body_inst\|altsource_probe_impl:\\equal_width_gen:equal_width_inst\|hold_reg\[0\]~0 " "Destination node LowPassFilter:AccelerometerFilter\|AccelSettingtReadback:xaxis\|altsource_probe:altsource_probe_component\|altsource_probe_body:altsource_probe_body_inst\|altsource_probe_impl:\\equal_width_gen:equal_width_inst\|hold_reg\[0\]~0" {  } { { "altsource_probe_body.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsource_probe_body.vhd" 535 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LowPassFilter:AccelerometerFilter|AccelSettingtReadback:xaxis|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|hold_reg[0]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/devin/Documents/GitHub/De0-Nano/" { { 0 { 0 ""} 0 8389 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1384037887162 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LowPassFilter:AccelerometerFilter\|AccelSettingtReadback:fxaxis\|altsource_probe:altsource_probe_component\|altsource_probe_body:altsource_probe_body_inst\|altsource_probe_impl:\\equal_width_gen:equal_width_inst\|hold_reg\[0\]~0 " "Destination node LowPassFilter:AccelerometerFilter\|AccelSettingtReadback:fxaxis\|altsource_probe:altsource_probe_component\|altsource_probe_body:altsource_probe_body_inst\|altsource_probe_impl:\\equal_width_gen:equal_width_inst\|hold_reg\[0\]~0" {  } { { "altsource_probe_body.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsource_probe_body.vhd" 535 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LowPassFilter:AccelerometerFilter|AccelSettingtReadback:fxaxis|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|hold_reg[0]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/devin/Documents/GitHub/De0-Nano/" { { 0 { 0 ""} 0 14613 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1384037887162 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SensorFusion:InclanationCalculator\|AccelSettingtReadback:angle1\|altsource_probe:altsource_probe_component\|altsource_probe_body:altsource_probe_body_inst\|altsource_probe_impl:\\equal_width_gen:equal_width_inst\|hold_reg\[0\]~0 " "Destination node SensorFusion:InclanationCalculator\|AccelSettingtReadback:angle1\|altsource_probe:altsource_probe_component\|altsource_probe_body:altsource_probe_body_inst\|altsource_probe_impl:\\equal_width_gen:equal_width_inst\|hold_reg\[0\]~0" {  } { { "altsource_probe_body.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsource_probe_body.vhd" 535 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SensorFusion:InclanationCalculator|AccelSettingtReadback:angle1|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|hold_reg[0]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/devin/Documents/GitHub/De0-Nano/" { { 0 { 0 ""} 0 14625 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1384037887162 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SensorFusion:InclanationCalculator\|AccelSettingtReadback:gyro\|altsource_probe:altsource_probe_component\|altsource_probe_body:altsource_probe_body_inst\|altsource_probe_impl:\\equal_width_gen:equal_width_inst\|hold_reg\[0\]~0 " "Destination node SensorFusion:InclanationCalculator\|AccelSettingtReadback:gyro\|altsource_probe:altsource_probe_component\|altsource_probe_body:altsource_probe_body_inst\|altsource_probe_impl:\\equal_width_gen:equal_width_inst\|hold_reg\[0\]~0" {  } { { "altsource_probe_body.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsource_probe_body.vhd" 535 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SensorFusion:InclanationCalculator|AccelSettingtReadback:gyro|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\equal_width_gen:equal_width_inst|hold_reg[0]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/devin/Documents/GitHub/De0-Nano/" { { 0 { 0 ""} 0 14637 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1384037887162 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1384037887162 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1384037887162 ""}  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 1141 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]~_wirecell } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/devin/Documents/GitHub/De0-Nano/" { { 0 { 0 ""} 0 18423 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1384037887162 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1384037888559 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1384037888574 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1384037888575 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1384037888591 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1384037888612 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1384037888626 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1384037888831 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "33 Embedded multiplier block " "Packed 33 registers into blocks of type Embedded multiplier block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Quartus II" 0 -1 1384037888845 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "14 " "Created 14 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Quartus II" 0 -1 1384037888845 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1384037888845 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "8 unused 2.5V 8 0 0 " "Number of I/O pins in group: 8 (unused VREF, 2.5V VCCIO, 8 input, 0 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1384037888890 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1384037888890 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1384037888890 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 2.5V 12 6 " "I/O bank number 1 does not use VREF pins and has 2.5V VCCIO pins. 12 total pin(s) used --  6 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1384037888891 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 2.5V 1 15 " "I/O bank number 2 does not use VREF pins and has 2.5V VCCIO pins. 1 total pin(s) used --  15 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1384037888891 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 24 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  24 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1384037888891 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 2.5V 1 19 " "I/O bank number 4 does not use VREF pins and has 2.5V VCCIO pins. 1 total pin(s) used --  19 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1384037888891 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 18 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  18 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1384037888891 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 2.5V 2 11 " "I/O bank number 6 does not use VREF pins and has 2.5V VCCIO pins. 2 total pin(s) used --  11 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1384037888891 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 2.5V 5 19 " "I/O bank number 7 does not use VREF pins and has 2.5V VCCIO pins. 5 total pin(s) used --  19 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1384037888891 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use 2.5V 4 20 " "I/O bank number 8 does not use VREF pins and has 2.5V VCCIO pins. 4 total pin(s) used --  20 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1384037888891 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1384037888891 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1384037888891 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "I2C_SCL " "Node \"I2C_SCL\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "I2C_SCL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1384037889073 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "I2C_SDA " "Node \"I2C_SDA\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "I2C_SDA" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1384037889073 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY\[0\] " "Node \"KEY\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1384037889073 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY\[1\] " "Node \"KEY\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1384037889073 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1384037889073 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:05 " "Fitter preparation operations ending: elapsed time is 00:00:05" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1384037889073 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1384037890793 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:03 " "Fitter placement preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1384037893428 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1384037893508 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1384037895910 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1384037895910 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1384037897652 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "9 " "Router estimated average interconnect usage is 9% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "24 X21_Y11 X31_Y22 " "Router estimated peak interconnect usage is 24% of the available device resources in the region that extends from location X21_Y11 to location X31_Y22" {  } { { "loc" "" { Generic "C:/Users/devin/Documents/GitHub/De0-Nano/" { { 1 { 0 "Router estimated peak interconnect usage is 24% of the available device resources in the region that extends from location X21_Y11 to location X31_Y22"} { { 11 { 0 "Router estimated peak interconnect usage is 24% of the available device resources in the region that extends from location X21_Y11 to location X31_Y22"} 21 11 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1384037901504 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1384037901504 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:04 " "Fitter routing operations ending: elapsed time is 00:00:04" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1384037902355 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1384037902359 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1384037902359 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1384037902359 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "2.67 " "Total time spent on timing analysis during the Fitter is 2.67 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1384037902617 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1384037902686 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1384037903744 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1384037903808 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1384037904954 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:04 " "Fitter post-fit operations ending: elapsed time is 00:00:04" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1384037906877 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1384037907661 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "1 " "Following 1 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_10 a permanently enabled " "Pin GPIO_10 has a permanently enabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GPIO_10 } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_10" } } } } { "Source Code/I2C_MyNano.v" "" { Text "C:/Users/devin/Documents/GitHub/De0-Nano/Source Code/I2C_MyNano.v" 20 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_10 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/devin/Documents/GitHub/De0-Nano/" { { 0 { 0 ""} 0 118 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1384037907697 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1384037907697 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/devin/Documents/GitHub/De0-Nano/output_files/I2C_MyNano.fit.smsg " "Generated suppressed messages file C:/Users/devin/Documents/GitHub/De0-Nano/output_files/I2C_MyNano.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1384037908560 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 25 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 25 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1246 " "Peak virtual memory: 1246 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1384037910621 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 09 14:58:30 2013 " "Processing ended: Sat Nov 09 14:58:30 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1384037910621 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:28 " "Elapsed time: 00:00:28" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1384037910621 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:37 " "Total CPU time (on all processors): 00:00:37" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1384037910621 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1384037910621 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1384037911707 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1384037911708 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 09 14:58:31 2013 " "Processing started: Sat Nov 09 14:58:31 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1384037911708 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1384037911708 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off I2C_MyNano -c I2C_MyNano " "Command: quartus_asm --read_settings_files=off --write_settings_files=off I2C_MyNano -c I2C_MyNano" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1384037911708 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1384037913455 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1384037913492 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "458 " "Peak virtual memory: 458 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1384037914038 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 09 14:58:34 2013 " "Processing ended: Sat Nov 09 14:58:34 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1384037914038 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1384037914038 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1384037914038 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1384037914038 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1384037914697 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1384037915307 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1384037915307 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 09 14:58:34 2013 " "Processing started: Sat Nov 09 14:58:34 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1384037915307 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1384037915307 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta I2C_MyNano -c I2C_MyNano " "Command: quartus_sta I2C_MyNano -c I2C_MyNano" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1384037915307 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1384037915416 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1384037915944 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1384037915944 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1384037915995 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1384037915995 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1384037916849 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1384037916849 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1384037916849 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Quartus II" 0 -1 1384037916849 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "I2C_MyNano.sdc " "Synopsys Design Constraints File file not found: 'I2C_MyNano.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1384037916899 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "IMUInterface:IMU\|COUNT\[6\] " "Node: IMUInterface:IMU\|COUNT\[6\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1384037916918 "|I2C_MyNano|IMUInterface:IMU|COUNT[6]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50 " "Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1384037916919 "|I2C_MyNano|CLOCK_50"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "IMUInterface:IMU\|DataValid " "Node: IMUInterface:IMU\|DataValid was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1384037916919 "|I2C_MyNano|IMUInterface:IMU|DataValid"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "PWMGenerator:AccelXLED\|CLOCKslow\[6\] " "Node: PWMGenerator:AccelXLED\|CLOCKslow\[6\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1384037916919 "|I2C_MyNano|PWMGenerator:AccelXLED|CLOCKslow[6]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "PWMGenerator:AccelYLED\|CLOCKslow\[6\] " "Node: PWMGenerator:AccelYLED\|CLOCKslow\[6\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1384037916919 "|I2C_MyNano|PWMGenerator:AccelYLED|CLOCKslow[6]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "PWMGenerator:AccelZLED\|CLOCKslow\[6\] " "Node: PWMGenerator:AccelZLED\|CLOCKslow\[6\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1384037916919 "|I2C_MyNano|PWMGenerator:AccelZLED|CLOCKslow[6]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "PWMGenerator:GyroXLED\|CLOCKslow\[6\] " "Node: PWMGenerator:GyroXLED\|CLOCKslow\[6\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1384037916919 "|I2C_MyNano|PWMGenerator:GyroXLED|CLOCKslow[6]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "PWMGenerator:GyroYLED\|CLOCKslow\[6\] " "Node: PWMGenerator:GyroYLED\|CLOCKslow\[6\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1384037916919 "|I2C_MyNano|PWMGenerator:GyroYLED|CLOCKslow[6]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "PWMGenerator:GyroZLED\|CLOCKslow\[6\] " "Node: PWMGenerator:GyroZLED\|CLOCKslow\[6\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1384037916919 "|I2C_MyNano|PWMGenerator:GyroZLED|CLOCKslow[6]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "PWMGenerator:AccelAngleLED\|CLOCKslow\[6\] " "Node: PWMGenerator:AccelAngleLED\|CLOCKslow\[6\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1384037916919 "|I2C_MyNano|PWMGenerator:AccelAngleLED|CLOCKslow[6]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "motorPWMGenerator:motorController\|CLOCKslow\[3\] " "Node: motorPWMGenerator:motorController\|CLOCKslow\[3\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1384037916919 "|I2C_MyNano|motorPWMGenerator:motorController|CLOCKslow[3]"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1384037917106 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1384037917106 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Quartus II" 0 -1 1384037917106 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1384037917106 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1384037917118 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 39.150 " "Worst-case setup slack is 39.150" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1384037917165 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1384037917165 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   39.150         0.000 altera_reserved_tck  " "   39.150         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1384037917165 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1384037917165 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.358 " "Worst-case hold slack is 0.358" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1384037917174 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1384037917174 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.358         0.000 altera_reserved_tck  " "    0.358         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1384037917174 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1384037917174 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 48.087 " "Worst-case recovery slack is 48.087" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1384037917183 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1384037917183 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.087         0.000 altera_reserved_tck  " "   48.087         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1384037917183 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1384037917183 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.349 " "Worst-case removal slack is 1.349" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1384037917189 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1384037917189 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.349         0.000 altera_reserved_tck  " "    1.349         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1384037917189 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1384037917189 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.579 " "Worst-case minimum pulse width slack is 49.579" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1384037917192 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1384037917192 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.579         0.000 altera_reserved_tck  " "   49.579         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1384037917192 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1384037917192 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1384037917398 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1384037917443 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1384037918733 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "IMUInterface:IMU\|COUNT\[6\] " "Node: IMUInterface:IMU\|COUNT\[6\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1384037919174 "|I2C_MyNano|IMUInterface:IMU|COUNT[6]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50 " "Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1384037919174 "|I2C_MyNano|CLOCK_50"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "IMUInterface:IMU\|DataValid " "Node: IMUInterface:IMU\|DataValid was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1384037919174 "|I2C_MyNano|IMUInterface:IMU|DataValid"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "PWMGenerator:AccelXLED\|CLOCKslow\[6\] " "Node: PWMGenerator:AccelXLED\|CLOCKslow\[6\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1384037919174 "|I2C_MyNano|PWMGenerator:AccelXLED|CLOCKslow[6]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "PWMGenerator:AccelYLED\|CLOCKslow\[6\] " "Node: PWMGenerator:AccelYLED\|CLOCKslow\[6\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1384037919174 "|I2C_MyNano|PWMGenerator:AccelYLED|CLOCKslow[6]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "PWMGenerator:AccelZLED\|CLOCKslow\[6\] " "Node: PWMGenerator:AccelZLED\|CLOCKslow\[6\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1384037919174 "|I2C_MyNano|PWMGenerator:AccelZLED|CLOCKslow[6]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "PWMGenerator:GyroXLED\|CLOCKslow\[6\] " "Node: PWMGenerator:GyroXLED\|CLOCKslow\[6\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1384037919175 "|I2C_MyNano|PWMGenerator:GyroXLED|CLOCKslow[6]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "PWMGenerator:GyroYLED\|CLOCKslow\[6\] " "Node: PWMGenerator:GyroYLED\|CLOCKslow\[6\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1384037919175 "|I2C_MyNano|PWMGenerator:GyroYLED|CLOCKslow[6]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "PWMGenerator:GyroZLED\|CLOCKslow\[6\] " "Node: PWMGenerator:GyroZLED\|CLOCKslow\[6\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1384037919175 "|I2C_MyNano|PWMGenerator:GyroZLED|CLOCKslow[6]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "PWMGenerator:AccelAngleLED\|CLOCKslow\[6\] " "Node: PWMGenerator:AccelAngleLED\|CLOCKslow\[6\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1384037919175 "|I2C_MyNano|PWMGenerator:AccelAngleLED|CLOCKslow[6]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "motorPWMGenerator:motorController\|CLOCKslow\[3\] " "Node: motorPWMGenerator:motorController\|CLOCKslow\[3\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1384037919175 "|I2C_MyNano|motorPWMGenerator:motorController|CLOCKslow[3]"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1384037919191 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1384037919191 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Quartus II" 0 -1 1384037919191 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 40.331 " "Worst-case setup slack is 40.331" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1384037919221 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1384037919221 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   40.331         0.000 altera_reserved_tck  " "   40.331         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1384037919221 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1384037919221 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.311 " "Worst-case hold slack is 0.311" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1384037919234 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1384037919234 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.311         0.000 altera_reserved_tck  " "    0.311         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1384037919234 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1384037919234 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 48.342 " "Worst-case recovery slack is 48.342" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1384037919241 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1384037919241 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.342         0.000 altera_reserved_tck  " "   48.342         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1384037919241 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1384037919241 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.229 " "Worst-case removal slack is 1.229" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1384037919249 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1384037919249 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.229         0.000 altera_reserved_tck  " "    1.229         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1384037919249 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1384037919249 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.547 " "Worst-case minimum pulse width slack is 49.547" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1384037919253 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1384037919253 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.547         0.000 altera_reserved_tck  " "   49.547         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1384037919253 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1384037919253 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1384037919402 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "IMUInterface:IMU\|COUNT\[6\] " "Node: IMUInterface:IMU\|COUNT\[6\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1384037919811 "|I2C_MyNano|IMUInterface:IMU|COUNT[6]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50 " "Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1384037919812 "|I2C_MyNano|CLOCK_50"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "IMUInterface:IMU\|DataValid " "Node: IMUInterface:IMU\|DataValid was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1384037919812 "|I2C_MyNano|IMUInterface:IMU|DataValid"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "PWMGenerator:AccelXLED\|CLOCKslow\[6\] " "Node: PWMGenerator:AccelXLED\|CLOCKslow\[6\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1384037919812 "|I2C_MyNano|PWMGenerator:AccelXLED|CLOCKslow[6]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "PWMGenerator:AccelYLED\|CLOCKslow\[6\] " "Node: PWMGenerator:AccelYLED\|CLOCKslow\[6\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1384037919812 "|I2C_MyNano|PWMGenerator:AccelYLED|CLOCKslow[6]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "PWMGenerator:AccelZLED\|CLOCKslow\[6\] " "Node: PWMGenerator:AccelZLED\|CLOCKslow\[6\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1384037919812 "|I2C_MyNano|PWMGenerator:AccelZLED|CLOCKslow[6]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "PWMGenerator:GyroXLED\|CLOCKslow\[6\] " "Node: PWMGenerator:GyroXLED\|CLOCKslow\[6\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1384037919812 "|I2C_MyNano|PWMGenerator:GyroXLED|CLOCKslow[6]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "PWMGenerator:GyroYLED\|CLOCKslow\[6\] " "Node: PWMGenerator:GyroYLED\|CLOCKslow\[6\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1384037919812 "|I2C_MyNano|PWMGenerator:GyroYLED|CLOCKslow[6]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "PWMGenerator:GyroZLED\|CLOCKslow\[6\] " "Node: PWMGenerator:GyroZLED\|CLOCKslow\[6\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1384037919812 "|I2C_MyNano|PWMGenerator:GyroZLED|CLOCKslow[6]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "PWMGenerator:AccelAngleLED\|CLOCKslow\[6\] " "Node: PWMGenerator:AccelAngleLED\|CLOCKslow\[6\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1384037919812 "|I2C_MyNano|PWMGenerator:AccelAngleLED|CLOCKslow[6]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "motorPWMGenerator:motorController\|CLOCKslow\[3\] " "Node: motorPWMGenerator:motorController\|CLOCKslow\[3\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1384037919812 "|I2C_MyNano|motorPWMGenerator:motorController|CLOCKslow[3]"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1384037919829 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1384037919829 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Quartus II" 0 -1 1384037919829 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 43.776 " "Worst-case setup slack is 43.776" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1384037919844 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1384037919844 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   43.776         0.000 altera_reserved_tck  " "   43.776         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1384037919844 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1384037919844 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.186 " "Worst-case hold slack is 0.186" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1384037919856 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1384037919856 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186         0.000 altera_reserved_tck  " "    0.186         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1384037919856 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1384037919856 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 49.093 " "Worst-case recovery slack is 49.093" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1384037919866 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1384037919866 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.093         0.000 altera_reserved_tck  " "   49.093         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1384037919866 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1384037919866 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.743 " "Worst-case removal slack is 0.743" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1384037919874 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1384037919874 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.743         0.000 altera_reserved_tck  " "    0.743         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1384037919874 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1384037919874 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.466 " "Worst-case minimum pulse width slack is 49.466" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1384037919880 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1384037919880 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.466         0.000 altera_reserved_tck  " "   49.466         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1384037919880 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1384037919880 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1384037920446 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1384037920447 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 43 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 43 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "621 " "Peak virtual memory: 621 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1384037920670 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 09 14:58:40 2013 " "Processing ended: Sat Nov 09 14:58:40 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1384037920670 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1384037920670 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1384037920670 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1384037920670 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1384037921755 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1384037921755 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 09 14:58:41 2013 " "Processing started: Sat Nov 09 14:58:41 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1384037921755 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1384037921755 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off I2C_MyNano -c I2C_MyNano " "Command: quartus_eda --read_settings_files=off --write_settings_files=off I2C_MyNano -c I2C_MyNano" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1384037921755 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "I2C_MyNano_6_1200mv_85c_slow.vo C:/Users/devin/Documents/GitHub/De0-Nano/simulation/modelsim/ simulation " "Generated file I2C_MyNano_6_1200mv_85c_slow.vo in folder \"C:/Users/devin/Documents/GitHub/De0-Nano/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1384037924508 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "I2C_MyNano_6_1200mv_0c_slow.vo C:/Users/devin/Documents/GitHub/De0-Nano/simulation/modelsim/ simulation " "Generated file I2C_MyNano_6_1200mv_0c_slow.vo in folder \"C:/Users/devin/Documents/GitHub/De0-Nano/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1384037925929 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "I2C_MyNano_min_1200mv_0c_fast.vo C:/Users/devin/Documents/GitHub/De0-Nano/simulation/modelsim/ simulation " "Generated file I2C_MyNano_min_1200mv_0c_fast.vo in folder \"C:/Users/devin/Documents/GitHub/De0-Nano/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1384037927350 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "I2C_MyNano.vo C:/Users/devin/Documents/GitHub/De0-Nano/simulation/modelsim/ simulation " "Generated file I2C_MyNano.vo in folder \"C:/Users/devin/Documents/GitHub/De0-Nano/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1384037928765 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "I2C_MyNano_6_1200mv_85c_v_slow.sdo C:/Users/devin/Documents/GitHub/De0-Nano/simulation/modelsim/ simulation " "Generated file I2C_MyNano_6_1200mv_85c_v_slow.sdo in folder \"C:/Users/devin/Documents/GitHub/De0-Nano/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1384037929959 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "I2C_MyNano_6_1200mv_0c_v_slow.sdo C:/Users/devin/Documents/GitHub/De0-Nano/simulation/modelsim/ simulation " "Generated file I2C_MyNano_6_1200mv_0c_v_slow.sdo in folder \"C:/Users/devin/Documents/GitHub/De0-Nano/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1384037931022 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "I2C_MyNano_min_1200mv_0c_v_fast.sdo C:/Users/devin/Documents/GitHub/De0-Nano/simulation/modelsim/ simulation " "Generated file I2C_MyNano_min_1200mv_0c_v_fast.sdo in folder \"C:/Users/devin/Documents/GitHub/De0-Nano/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1384037932094 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "I2C_MyNano_v.sdo C:/Users/devin/Documents/GitHub/De0-Nano/simulation/modelsim/ simulation " "Generated file I2C_MyNano_v.sdo in folder \"C:/Users/devin/Documents/GitHub/De0-Nano/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1384037933143 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "517 " "Peak virtual memory: 517 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1384037933419 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 09 14:58:53 2013 " "Processing ended: Sat Nov 09 14:58:53 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1384037933419 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1384037933419 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1384037933419 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1384037933419 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 98 s " "Quartus II Full Compilation was successful. 0 errors, 98 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1384037934085 ""}
