// Seed: 4158317010
module module_0 (
    input uwire id_0,
    output wand id_1,
    input tri1 id_2,
    input tri0 id_3
    , id_23,
    output wor id_4,
    input supply1 id_5,
    input wire id_6,
    input wor id_7,
    input supply0 id_8,
    input tri0 id_9,
    input wire id_10,
    input wire id_11,
    input wire id_12,
    output wire id_13
    , id_24,
    input tri0 id_14,
    input wor id_15,
    output tri0 id_16,
    output supply1 id_17,
    input supply0 id_18,
    input supply0 id_19,
    output supply1 id_20,
    input supply1 id_21
);
  wire id_25;
endmodule
module module_1 (
    input wand id_0,
    output tri1 id_1,
    input supply0 id_2,
    input supply1 id_3,
    output tri1 id_4
    , id_12,
    input wor id_5,
    input supply1 id_6,
    input supply0 id_7,
    output wire id_8,
    output tri0 id_9,
    input tri1 id_10
);
  wire id_13;
  xor (id_1, id_12, id_2, id_6, id_5, id_10, id_0, id_3, id_13, id_7);
  module_0(
      id_0,
      id_9,
      id_6,
      id_5,
      id_8,
      id_7,
      id_7,
      id_10,
      id_10,
      id_5,
      id_5,
      id_0,
      id_6,
      id_8,
      id_5,
      id_7,
      id_1,
      id_8,
      id_7,
      id_2,
      id_9,
      id_2
  );
endmodule
