#Start recording tcl command: 5/5/2025 13:01:24
#Project Location: E:/repositories/RTL_FPGA/VERILOG/aula15_mux; Project name: aula15_mux
prj_project open "E:/repositories/RTL_FPGA/VERILOG/aula15_mux/aula15_mux.ldf"
prj_src exclude "E:/repositories/RTL_FPGA/VERILOG/aula15_mux/half_adder_topmodle.vhd" "E:/repositories/RTL_FPGA/VERILOG/aula15_mux/half_adder_behavioral.vhd" "E:/repositories/RTL_FPGA/VERILOG/aula15_mux/half_adder_flux.vhd"
prj_src exclude "E:/repositories/RTL_FPGA/VERILOG/aula15_mux/func_2bits_tb.vhd"
prj_src exclude "E:/repositories/RTL_FPGA/VERILOG/aula15_mux/half_adder_tb.vhd"
prj_src add "E:/repositories/RTL_FPGA/VERILOG/aula15_mux/somador_completo.vhd"
prj_src add "E:/repositories/RTL_FPGA/VERILOG/aula15_mux/somador_1bit.vhd"
prj_run Synthesis -impl impl1 -task Lattice_Synthesis
prj_src exclude "E:/repositories/RTL_FPGA/VERILOG/aula15_mux/somador_completo.vhd"
prj_run Synthesis -impl impl1 -task Lattice_Synthesis
prj_run Synthesis -impl impl1 -task Lattice_Synthesis
prj_run Synthesis -impl impl1 -task Lattice_Synthesis
prj_run Synthesis -impl impl1 -task Lattice_Synthesis
prj_run Synthesis -impl impl1 -task Lattice_Synthesis
prj_run Synthesis -impl impl1
prj_run Synthesis -impl impl1 -task Lattice_Synthesis
prj_run Synthesis -impl impl1 -task Lattice_Synthesis
prj_run Synthesis -impl impl1 -task Lattice_Synthesis
prj_run Synthesis -impl impl1 -task Lattice_Synthesis
prj_run Synthesis -impl impl1 -task Lattice_Synthesis
prj_src enable "E:/repositories/RTL_FPGA/VERILOG/aula15_mux/somador_completo.vhd"
prj_run Synthesis -impl impl1 -task Lattice_Synthesis
prj_run Map -impl impl1
prj_run Synthesis -impl impl1 -task Lattice_Synthesis
prj_run Synthesis -impl impl1 -task Lattice_Synthesis
prj_run Synthesis -impl impl1 -task Lattice_Synthesis
prj_run Synthesis -impl impl1 -task Lattice_Synthesis
prj_run Synthesis -impl impl1 -task Lattice_Synthesis
prj_run Synthesis -impl impl1 -task Lattice_Synthesis
prj_run Synthesis -impl impl1 -task Lattice_Synthesis
source "E:/repositories/RTL_FPGA/VERILOG/aula15_mux/hdle_generate_tbtemplate.tcl"
prj_src add -simulate_only "somador_completo_Nbits_tb.vhd"
prj_run Synthesis -impl impl1 -task Lattice_Synthesis
prj_src add "E:/repositories/RTL_FPGA/VERILOG/aula15_mux/sim_fulladder/sim_fulladder.spf"
prj_run Synthesis -impl impl1 -task Lattice_Synthesis
prj_project save
prj_project close
#Stop recording: 5/5/2025 16:12:25
