0.6
2018.3
Dec  7 2018
00:33:28
D:/HDL_PRAC/RAM_Try_by_Pratik/RAM_Try_by_Pratik.sim/sim_1/behav/xsim/glbl.v,1544155481,verilog,,,,glbl,,,,,,,,
D:/HDL_PRAC/RAM_Try_by_Pratik/RAM_Try_by_Pratik.srcs/sim_1/new/tb_Ram.v,1669553691,verilog,,,,tb_Ram,,,,,,,,
D:/HDL_PRAC/RAM_Try_by_Pratik/RAM_Try_by_Pratik.srcs/sources_1/new/RAM_code.v,1669553414,verilog,,D:/HDL_PRAC/RAM_Try_by_Pratik/RAM_Try_by_Pratik.srcs/sim_1/new/tb_Ram.v,,RAM_code,,,,,,,,
