--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/home/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml TOP.twx TOP.ncd -o TOP.twr TOP.pcf -ucf top.ucf

Design file:              TOP.ncd
Physical constraint file: TOP.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
btnr        |    8.810(R)|      SLOW  |   -0.644(R)|      SLOW  |clk_BUFGP         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
Hsync       |         9.103(R)|      SLOW  |         5.163(R)|      FAST  |clk_BUFGP         |   0.000|
JD_OUT<0>   |         8.413(R)|      SLOW  |         4.725(R)|      FAST  |clk_BUFGP         |   0.000|
JD_OUT<1>   |         8.395(R)|      SLOW  |         4.717(R)|      FAST  |clk_BUFGP         |   0.000|
Led<0>      |         8.661(R)|      SLOW  |         4.899(R)|      FAST  |clk_BUFGP         |   0.000|
Led<1>      |         8.716(R)|      SLOW  |         4.941(R)|      FAST  |clk_BUFGP         |   0.000|
Vsync       |         9.016(R)|      SLOW  |         5.104(R)|      FAST  |clk_BUFGP         |   0.000|
an<0>       |         8.256(R)|      SLOW  |         4.510(R)|      FAST  |clk_BUFGP         |   0.000|
an<1>       |         8.470(R)|      SLOW  |         4.655(R)|      FAST  |clk_BUFGP         |   0.000|
an<2>       |         8.447(R)|      SLOW  |         4.644(R)|      FAST  |clk_BUFGP         |   0.000|
an<3>       |         8.460(R)|      SLOW  |         4.658(R)|      FAST  |clk_BUFGP         |   0.000|
seg<0>      |         9.671(R)|      SLOW  |         4.777(R)|      FAST  |clk_BUFGP         |   0.000|
seg<1>      |         9.720(R)|      SLOW  |         4.800(R)|      FAST  |clk_BUFGP         |   0.000|
seg<2>      |         9.953(R)|      SLOW  |         5.041(R)|      FAST  |clk_BUFGP         |   0.000|
seg<3>      |        10.151(R)|      SLOW  |         5.057(R)|      FAST  |clk_BUFGP         |   0.000|
seg<4>      |         9.781(R)|      SLOW  |         4.989(R)|      FAST  |clk_BUFGP         |   0.000|
seg<5>      |         9.922(R)|      SLOW  |         5.018(R)|      FAST  |clk_BUFGP         |   0.000|
seg<6>      |        10.088(R)|      SLOW  |         4.999(R)|      FAST  |clk_BUFGP         |   0.000|
vgaBlue<0>  |         8.633(R)|      SLOW  |         4.845(R)|      FAST  |clk_BUFGP         |   0.000|
vgaBlue<1>  |         8.685(R)|      SLOW  |         4.869(R)|      FAST  |clk_BUFGP         |   0.000|
vgaGreen<0> |         8.185(R)|      SLOW  |         4.579(R)|      FAST  |clk_BUFGP         |   0.000|
vgaGreen<1> |         8.287(R)|      SLOW  |         4.653(R)|      FAST  |clk_BUFGP         |   0.000|
vgaGreen<2> |         8.206(R)|      SLOW  |         4.597(R)|      FAST  |clk_BUFGP         |   0.000|
vgaRed<0>   |         8.393(R)|      SLOW  |         4.702(R)|      FAST  |clk_BUFGP         |   0.000|
vgaRed<1>   |         8.342(R)|      SLOW  |         4.681(R)|      FAST  |clk_BUFGP         |   0.000|
vgaRed<2>   |         8.295(R)|      SLOW  |         4.640(R)|      FAST  |clk_BUFGP         |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    4.248|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Thu Sep 23 17:08:09 2021 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 379 MB



