### Reference
- *Essentials of Computer Organization & Architecture* (Null & Lobur, 4th Ed.)
  - Section 4.9.1 (p. 239): The Fetch–Decode–Execute Cycle  
  - Section 4.9.2 (p. 241 – 245): Pipelining and instruction overlap
- Each line of output = one CPU clock cycle.
- Each instruction (I1–I6) moves through five pipeline stages over time.
- Empty spaces represent pipeline bubbles or idle cycles.
