[1] K. Angstadt, W. Weimer, and K. Skadron, “Rapid programming of
pattern-recognition processors,” in the ACM Int’l Conf. on Arch. Support
for Programming Languages and Operating Systems, ser. ASPLOS ’16.
[2] P. Dlugosch et al., “An efficient and scalable semiconductor architecture
for parallel automata processing,” IEEE Transactions on Parallel and
Distributed Systems, vol. 25, no. 12, pp. 3088–3098, 2014.
[3] M. Nourian et al., “Demystifying automata processing: Gpus, fpgas or
micron’s ap?” in the ACM Int’l Conf. on Supercomputing, ser. ICS ’17.
[4] T. Tracy et al., “Nondeterministic finite automata in hardware : the
case of the levenshtein automaton,” in 5th International Workshop on
Architectures and Systems for Big Data (ASBD), 2015.
[5] X. Yu and M. Becchi, “Gpu acceleration of regular expression matching
for large datasets: Exploring the implementation space,” in Proceedings
of the ACM Int’l Conf. on Computing Frontiers, ser. CF ’13.
[6] X. Yu et al., “O3fa: A scalable finite automata-based pattern-matching
engine for out-of-order deep packet inspection,” in the ACM Symp. on
Arch. for Networking and Communications Systems, ser. ANCS ’16.
[7] X. Yu, B. Lin, and M. Becchi, “Revisiting state blow-up: Automatically
building augmented-fa while preserving functional equivalence,” IEEE
Journal on Selected Areas in Communications, 2014.
[8] X. Yu and M. Becchi, “Exploring different automata representations for
efficient regular expression matching on gpus,” SIGPLAN Not., 2013.
