// Seed: 2903637023
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  assign id_3 = id_1;
  assign id_2 = 1'd0 ? 1 : 1;
endmodule
module module_1 #(
    parameter id_23 = 32'd46,
    parameter id_24 = 32'd12
) (
    output tri0 id_0,
    input wire id_1,
    input tri1 id_2,
    input wire id_3,
    output tri id_4,
    output uwire id_5,
    input uwire id_6,
    input tri0 id_7,
    output wire id_8,
    input wor id_9,
    input supply1 id_10,
    input tri0 id_11,
    input uwire id_12,
    input supply0 id_13,
    input supply1 id_14,
    input tri1 id_15,
    output uwire id_16,
    inout wire id_17,
    input supply1 id_18,
    output uwire id_19
);
  wire id_21;
  module_0 modCall_1 (
      id_21,
      id_21,
      id_21,
      id_21
  );
  wire id_22;
  defparam id_23.id_24 = 1;
endmodule
