{
  "cell_name": "ICGx2_ASAP7_75t_SRAM",
  "devices": [
    {
      "W_norm": 1.0,
      "poly_parity": 0,
      "net_src": "VDD",
      "net_drn": "nos1",
      "gate_net": "SE"
    },
    {
      "W_norm": 1.0,
      "poly_parity": 1,
      "net_src": "VDD",
      "net_drn": "gclkn",
      "gate_net": "CLK"
    },
    {
      "W_norm": 1.0,
      "poly_parity": 0,
      "net_src": "VDD",
      "net_drn": "MS",
      "gate_net": "MH"
    },
    {
      "W_norm": 1.0,
      "poly_parity": 1,
      "net_src": "VDD",
      "net_drn": "pd2",
      "gate_net": "MS"
    },
    {
      "W_norm": 1.0,
      "poly_parity": 0,
      "net_src": "pd2",
      "net_drn": "MH",
      "gate_net": "clkn"
    },
    {
      "W_norm": 1.0,
      "poly_parity": 1,
      "net_src": "VDD",
      "net_drn": "GCLK",
      "gate_net": "gclkn"
    },
    {
      "W_norm": 1.0,
      "poly_parity": 0,
      "net_src": "pu1",
      "net_drn": "MH",
      "gate_net": "CLK"
    },
    {
      "W_norm": 1.0,
      "poly_parity": 1,
      "net_src": "VDD",
      "net_drn": "pu1",
      "gate_net": "net0121"
    },
    {
      "W_norm": 1.0,
      "poly_parity": 0,
      "net_src": "VDD",
      "net_drn": "clkn",
      "gate_net": "CLK"
    },
    {
      "W_norm": 1.0,
      "poly_parity": 1,
      "net_src": "nos1",
      "net_drn": "net0121",
      "gate_net": "ENA"
    },
    {
      "W_norm": 1.0,
      "poly_parity": 0,
      "net_src": "VDD",
      "net_drn": "gclkn",
      "gate_net": "MH"
    },
    {
      "W_norm": 1.0,
      "poly_parity": 1,
      "net_src": "VSS",
      "net_drn": "net0121",
      "gate_net": "SE"
    },
    {
      "W_norm": 1.0,
      "poly_parity": 0,
      "net_src": "net0141",
      "net_drn": "gclkn",
      "gate_net": "CLK"
    },
    {
      "W_norm": 1.0,
      "poly_parity": 1,
      "net_src": "VSS",
      "net_drn": "MS",
      "gate_net": "MH"
    },
    {
      "W_norm": 1.0,
      "poly_parity": 0,
      "net_src": "VSS",
      "net_drn": "net0141",
      "gate_net": "MH"
    },
    {
      "W_norm": 1.0,
      "poly_parity": 1,
      "net_src": "VSS",
      "net_drn": "net0140",
      "gate_net": "MH"
    },
    {
      "W_norm": 1.0,
      "poly_parity": 0,
      "net_src": "net0140",
      "net_drn": "gclkn",
      "gate_net": "CLK"
    },
    {
      "W_norm": 1.0,
      "poly_parity": 1,
      "net_src": "VSS",
      "net_drn": "net0121",
      "gate_net": "ENA"
    },
    {
      "W_norm": 1.0,
      "poly_parity": 0,
      "net_src": "pd3",
      "net_drn": "MH",
      "gate_net": "CLK"
    },
    {
      "W_norm": 1.0,
      "poly_parity": 1,
      "net_src": "VSS",
      "net_drn": "pd3",
      "gate_net": "MS"
    },
    {
      "W_norm": 1.0,
      "poly_parity": 0,
      "net_src": "VSS",
      "net_drn": "pd1",
      "gate_net": "net0121"
    },
    {
      "W_norm": 1.0,
      "poly_parity": 1,
      "net_src": "pd1",
      "net_drn": "MH",
      "gate_net": "clkn"
    },
    {
      "W_norm": 1.0,
      "poly_parity": 0,
      "net_src": "VSS",
      "net_drn": "clkn",
      "gate_net": "CLK"
    },
    {
      "W_norm": 1.0,
      "poly_parity": 1,
      "net_src": "VSS",
      "net_drn": "GCLK",
      "gate_net": "gclkn"
    }
  ],
  "nets": [],
  "constraints": {
    "pair_map": {},
    "row_pitch": 0.27,
    "poly_pitch": 0.054,
    "y_pmos": 1.0,
    "y_nmos": 0.0
  }
}