Design Assistant report for RESDMAC
Sun Feb 19 19:15:53 2023
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Design Assistant Summary
  3. Design Assistant Settings
  4. Critical Violations
  5. High Violations
  6. Medium Violations
  7. Information only Violations
  8. Design Assistant Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------+
; Design Assistant Summary                                                ;
+-----------------------------------+-------------------------------------+
; Design Assistant Status           ; Analyzed - Sun Feb 19 19:15:53 2023 ;
; Revision Name                     ; RESDMAC                             ;
; Top-level Entity Name             ; RESDMAC                             ;
; Family                            ; Cyclone II                          ;
; Total Critical Violations         ; 17                                  ;
; - Rule A102                       ; 3                                   ;
; - Rule C101                       ; 14                                  ;
; Total High Violations             ; 79                                  ;
; - Rule A108                       ; 9                                   ;
; - Rule C105                       ; 1                                   ;
; - Rule R101                       ; 9                                   ;
; - Rule S102                       ; 19                                  ;
; - Rule S104                       ; 4                                   ;
; - Rule D101                       ; 37                                  ;
; Total Medium Violations           ; 19                                  ;
; - Rule C103                       ; 10                                  ;
; - Rule C104                       ; 7                                   ;
; - Rule R102                       ; 1                                   ;
; - Rule R105                       ; 1                                   ;
; Total Information only Violations ; 78                                  ;
; - Rule T101                       ; 28                                  ;
; - Rule T102                       ; 50                                  ;
+-----------------------------------+-------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Design Assistant Settings                                                                                                                                                                                                                                                                                ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+----+
; Option                                                                                                                                                                                                                                                                               ; Setting      ; To ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+----+
; Design Assistant mode                                                                                                                                                                                                                                                                ; Post-Fitting ;    ;
; Threshold value for clock net not mapped to clock spines rule                                                                                                                                                                                                                        ; 25           ;    ;
; Minimum number of clock port feed by gated clocks                                                                                                                                                                                                                                    ; 30           ;    ;
; Minimum number of node fan-out                                                                                                                                                                                                                                                       ; 30           ;    ;
; Maximum number of nodes to report                                                                                                                                                                                                                                                    ; 50           ;    ;
; Rule C101: Gated clock should be implemented according to the Altera standard scheme                                                                                                                                                                                                 ; On           ;    ;
; Rule C102: Logic cell should not be used to generate an inverted clock signal                                                                                                                                                                                                        ; On           ;    ;
; Rule C103: Gated clock does not feed at least a pre-defined number of clock ports to effectively save power                                                                                                                                                                          ; On           ;    ;
; Rule C104: Clock signal source should drive only clock input ports                                                                                                                                                                                                                   ; On           ;    ;
; Rule C105: Clock signal should be a global signal (Rule applies during post-fitting analysis. This rule applies during both post-fitting analysis and post-synthesis analysis if the design targets a MAX 3000 or MAX 7000 device. For more information, see the Help for the rule.) ; On           ;    ;
; Rule C106: Clock signal source should not drive registers triggered by different clock edges                                                                                                                                                                                         ; On           ;    ;
; Rule R101: Combinational logic used as a reset signal should be synchronized                                                                                                                                                                                                         ; On           ;    ;
; Rule R102: External reset signals should be synchronized using two cascaded registers                                                                                                                                                                                                ; On           ;    ;
; Rule R103: External reset signal should be correctly synchronized                                                                                                                                                                                                                    ; On           ;    ;
; Rule R104: The reset signal that is generated in one clock domain and used in another clock domain should be correctly synchronized                                                                                                                                                  ; On           ;    ;
; Rule R105: The reset signal that is generated in one clock domain and used in another clock domain should be synchronized                                                                                                                                                            ; On           ;    ;
; Rule T101: Nodes with more than the specified number of fan-outs                                                                                                                                                                                                                     ; On           ;    ;
; Rule T102: Top nodes with the highest number of fan-outs                                                                                                                                                                                                                             ; On           ;    ;
; Rule A101: Design should not contain combinational loops                                                                                                                                                                                                                             ; On           ;    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic                                                                                                                                                                           ; On           ;    ;
; Rule A103: Design should not contain delay chains                                                                                                                                                                                                                                    ; On           ;    ;
; Rule A104: Design should not contain ripple clock structures                                                                                                                                                                                                                         ; On           ;    ;
; Rule A105: Pulses should not be implemented asynchronously                                                                                                                                                                                                                           ; On           ;    ;
; Rule A106: Multiple pulses should not be generated in design                                                                                                                                                                                                                         ; On           ;    ;
; Rule A107: Design should not contain SR latches                                                                                                                                                                                                                                      ; On           ;    ;
; Rule A108: Design should not contain latches                                                                                                                                                                                                                                         ; On           ;    ;
; Rule S101: Output enable and input of the same tri-state node should not be driven by same signal source                                                                                                                                                                             ; On           ;    ;
; Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source                                                                                                                                                                ; On           ;    ;
; Rule S103: More than one asynchronous port of a register should not be driven by the same signal source                                                                                                                                                                              ; On           ;    ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                                                                ; On           ;    ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains                                                                                                                                                                                        ; On           ;    ;
; Rule D102: Multiple data bits that are transferred across asynchronous clock domains are synchronized, but not all bits may be aligned in the receiving clock domain                                                                                                                 ; On           ;    ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains                                                                                                                                                                              ; On           ;    ;
; Rule M101: Data bits are not synchronized when transferred to the state machine of asynchronous clock domains                                                                                                                                                                        ; Off          ;    ;
; Rule M102: No reset signal defined to initialize the state machine                                                                                                                                                                                                                   ; Off          ;    ;
; Rule M103: State machine should not contain an unreachable state                                                                                                                                                                                                                     ; Off          ;    ;
; Rule M104: State machine should not contain a deadlock state                                                                                                                                                                                                                         ; Off          ;    ;
; Rule M105: State machine should not contain a dead transition                                                                                                                                                                                                                        ; Off          ;    ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+----+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Critical Violations                                                                                                                                                                                ;
+--------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------+
; Rule name                                                                                                                ; Name                                                                    ;
+--------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------+
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 1 ;                                                                         ;
;  Structure 1                                                                                                             ; fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|FIFOEMPTY~2         ;
;  Structure 1                                                                                                             ; fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|FIFOEMPTY~_emulated ;
;  Structure 1                                                                                                             ; fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|FIFOEMPTY~1         ;
;  Structure 1                                                                                                             ; fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|FIFOEMPTY_RST~0     ;
;  Structure 1                                                                                                             ; fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|FIFOEMPTY~0         ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 2 ;                                                                         ;
;  Structure 2                                                                                                             ; fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP[7]               ;
;  Structure 2                                                                                                             ; fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP_RST              ;
;  Structure 2                                                                                                             ; fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP_RST~1            ;
;  Structure 2                                                                                                             ; fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP[0]               ;
;  Structure 2                                                                                                             ; fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP[3]               ;
;  Structure 2                                                                                                             ; fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP[4]               ;
;  Structure 2                                                                                                             ; fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP[2]               ;
;  Structure 2                                                                                                             ; fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP[1]               ;
;  Structure 2                                                                                                             ; fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP_RST~0            ;
;  Structure 2                                                                                                             ; fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP[6]               ;
;  Structure 2                                                                                                             ; fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP[5]               ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic - Structure 3 ;                                                                         ;
;  Structure 3                                                                                                             ; fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|FIFOFULL            ;
;  Structure 3                                                                                                             ; fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|FIFOFULL_RST~0      ;
; Rule C101: Gated clock should be implemented according to the Altera standard scheme                                     ; rtl~0                                                                   ;
;  Gated clock destination node(s) list                                                                                    ; registers:u_registers|registers_term:u_registers_term|REG_DSK_          ;
; Rule C101: Gated clock should be implemented according to the Altera standard scheme                                     ; SCSI_SM:u_SCSI_SM|scsi_sm_outputs:u_scsi_sm_outputs|SET_DSACK           ;
;  Gated clock destination node(s) list                                                                                    ; SCSI_SM:u_SCSI_SM|nLS2CPU                                               ;
; Rule C101: Gated clock should be implemented according to the Altera standard scheme                                     ; registers:u_registers|addr_decoder:u_addr_decoder|ACR_WR                ;
;  Gated clock destination node(s) list                                                                                    ; registers:u_registers|A1                                                ;
; Rule C101: Gated clock should be implemented according to the Altera standard scheme                                     ; registers:u_registers|addr_decoder:u_addr_decoder|ST_DMA                ;
;  Gated clock destination node(s) list                                                                                    ; registers:u_registers|registers_cntr:u_registers_cntr|CNTR_O[8]         ;
; Rule C101: Gated clock should be implemented according to the Altera standard scheme                                     ; registers:u_registers|addr_decoder:u_addr_decoder|FLUSH_                ;
;  Gated clock destination node(s) list                                                                                    ; registers:u_registers|FLUSHFIFO                                         ;
; Rule C101: Gated clock should be implemented according to the Altera standard scheme                                     ; registers:u_registers|addr_decoder:u_addr_decoder|ISTR_RD_              ;
;  Gated clock destination node(s) list                                                                                    ; registers:u_registers|registers_istr:u_registers_istr|FF                ;
;  Gated clock destination node(s) list                                                                                    ; registers:u_registers|registers_istr:u_registers_istr|INT_P             ;
;  Gated clock destination node(s) list                                                                                    ; registers:u_registers|registers_istr:u_registers_istr|FE                ;
;  Gated clock destination node(s) list                                                                                    ; registers:u_registers|registers_istr:u_registers_istr|INT_F             ;
; Rule C101: Gated clock should be implemented according to the Altera standard scheme                                     ; INCNO                                                                   ;
;  Gated clock destination node(s) list                                                                                    ; fifo:int_fifo|fifo_3bit_cntr:u_next_out_cntr|COUNT[2]                   ;
;  Gated clock destination node(s) list                                                                                    ; fifo:int_fifo|fifo_3bit_cntr:u_next_out_cntr|COUNT[1]                   ;
;  Gated clock destination node(s) list                                                                                    ; fifo:int_fifo|fifo_3bit_cntr:u_next_out_cntr|COUNT[0]                   ;
; Rule C101: Gated clock should be implemented according to the Altera standard scheme                                     ; INCNI                                                                   ;
;  Gated clock destination node(s) list                                                                                    ; fifo:int_fifo|fifo_3bit_cntr:u_next_in_cntr|COUNT[2]                    ;
;  Gated clock destination node(s) list                                                                                    ; fifo:int_fifo|fifo_3bit_cntr:u_next_in_cntr|COUNT[1]                    ;
;  Gated clock destination node(s) list                                                                                    ; fifo:int_fifo|fifo_3bit_cntr:u_next_in_cntr|COUNT[0]                    ;
; Rule C101: Gated clock should be implemented according to the Altera standard scheme                                     ; fifo:int_fifo|fifo_write_strobes:u_write_strobes|UUWS                   ;
;  Gated clock destination node(s) list                                                                                    ; fifo:int_fifo|BUFFER[1][25]                                             ;
;  Gated clock destination node(s) list                                                                                    ; fifo:int_fifo|BUFFER[3][25]                                             ;
;  Gated clock destination node(s) list                                                                                    ; fifo:int_fifo|BUFFER[2][25]                                             ;
;  Gated clock destination node(s) list                                                                                    ; fifo:int_fifo|BUFFER[0][25]                                             ;
;  Gated clock destination node(s) list                                                                                    ; fifo:int_fifo|BUFFER[6][25]                                             ;
;  Gated clock destination node(s) list                                                                                    ; fifo:int_fifo|BUFFER[7][25]                                             ;
;  Gated clock destination node(s) list                                                                                    ; fifo:int_fifo|BUFFER[5][25]                                             ;
;  Gated clock destination node(s) list                                                                                    ; fifo:int_fifo|BUFFER[4][25]                                             ;
;  Gated clock destination node(s) list                                                                                    ; fifo:int_fifo|BUFFER[6][26]                                             ;
;  Gated clock destination node(s) list                                                                                    ; fifo:int_fifo|BUFFER[5][26]                                             ;
; Rule C101: Gated clock should be implemented according to the Altera standard scheme                                     ; fifo:int_fifo|fifo_write_strobes:u_write_strobes|UMWS                   ;
;  Gated clock destination node(s) list                                                                                    ; fifo:int_fifo|BUFFER[2][17]                                             ;
;  Gated clock destination node(s) list                                                                                    ; fifo:int_fifo|BUFFER[0][17]                                             ;
;  Gated clock destination node(s) list                                                                                    ; fifo:int_fifo|BUFFER[1][17]                                             ;
;  Gated clock destination node(s) list                                                                                    ; fifo:int_fifo|BUFFER[3][17]                                             ;
;  Gated clock destination node(s) list                                                                                    ; fifo:int_fifo|BUFFER[6][17]                                             ;
;  Gated clock destination node(s) list                                                                                    ; fifo:int_fifo|BUFFER[5][17]                                             ;
;  Gated clock destination node(s) list                                                                                    ; fifo:int_fifo|BUFFER[4][17]                                             ;
;  Gated clock destination node(s) list                                                                                    ; fifo:int_fifo|BUFFER[7][17]                                             ;
;  Gated clock destination node(s) list                                                                                    ; fifo:int_fifo|BUFFER[0][18]                                             ;
;  Gated clock destination node(s) list                                                                                    ; fifo:int_fifo|BUFFER[2][18]                                             ;
; Rule C101: Gated clock should be implemented according to the Altera standard scheme                                     ; fifo:int_fifo|fifo_write_strobes:u_write_strobes|LMWS                   ;
;  Gated clock destination node(s) list                                                                                    ; fifo:int_fifo|BUFFER[6][9]                                              ;
;  Gated clock destination node(s) list                                                                                    ; fifo:int_fifo|BUFFER[7][9]                                              ;
;  Gated clock destination node(s) list                                                                                    ; fifo:int_fifo|BUFFER[5][9]                                              ;
;  Gated clock destination node(s) list                                                                                    ; fifo:int_fifo|BUFFER[4][9]                                              ;
;  Gated clock destination node(s) list                                                                                    ; fifo:int_fifo|BUFFER[3][9]                                              ;
;  Gated clock destination node(s) list                                                                                    ; fifo:int_fifo|BUFFER[1][9]                                              ;
;  Gated clock destination node(s) list                                                                                    ; fifo:int_fifo|BUFFER[2][9]                                              ;
;  Gated clock destination node(s) list                                                                                    ; fifo:int_fifo|BUFFER[0][9]                                              ;
;  Gated clock destination node(s) list                                                                                    ; fifo:int_fifo|BUFFER[1][10]                                             ;
;  Gated clock destination node(s) list                                                                                    ; fifo:int_fifo|BUFFER[2][10]                                             ;
; Rule C101: Gated clock should be implemented according to the Altera standard scheme                                     ; fifo:int_fifo|fifo_write_strobes:u_write_strobes|LLWS                   ;
;  Gated clock destination node(s) list                                                                                    ; fifo:int_fifo|BUFFER[1][1]                                              ;
;  Gated clock destination node(s) list                                                                                    ; fifo:int_fifo|BUFFER[3][1]                                              ;
;  Gated clock destination node(s) list                                                                                    ; fifo:int_fifo|BUFFER[2][1]                                              ;
;  Gated clock destination node(s) list                                                                                    ; fifo:int_fifo|BUFFER[0][1]                                              ;
;  Gated clock destination node(s) list                                                                                    ; fifo:int_fifo|BUFFER[6][1]                                              ;
;  Gated clock destination node(s) list                                                                                    ; fifo:int_fifo|BUFFER[7][1]                                              ;
;  Gated clock destination node(s) list                                                                                    ; fifo:int_fifo|BUFFER[5][1]                                              ;
;  Gated clock destination node(s) list                                                                                    ; fifo:int_fifo|BUFFER[4][1]                                              ;
;  Gated clock destination node(s) list                                                                                    ; fifo:int_fifo|BUFFER[6][2]                                              ;
;  Gated clock destination node(s) list                                                                                    ; fifo:int_fifo|BUFFER[5][2]                                              ;
; Rule C101: Gated clock should be implemented according to the Altera standard scheme                                     ; registers:u_registers|addr_decoder:u_addr_decoder|CONTR_WR              ;
;  Gated clock destination node(s) list                                                                                    ; registers:u_registers|registers_cntr:u_registers_cntr|CNTR_O[1]         ;
;  Gated clock destination node(s) list                                                                                    ; registers:u_registers|registers_cntr:u_registers_cntr|CNTR_O[4]         ;
;  Gated clock destination node(s) list                                                                                    ; registers:u_registers|registers_cntr:u_registers_cntr|CNTR_O[2]         ;
; Rule C101: Gated clock should be implemented according to the Altera standard scheme                                     ; fifo:int_fifo|fifo_byte_ptr:u_byte_ptr|BO1_CLK                          ;
;  Gated clock destination node(s) list                                                                                    ; fifo:int_fifo|fifo_byte_ptr:u_byte_ptr|BO1                              ;
+--------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; High Violations                                                                                                                                                                                          ;
+-----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+
; Rule name                                                                                                             ; Name                                                                             ;
+-----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+
; Rule A108: Design should not contain latches - Latch 1                                                                ;                                                                                  ;
;  Latch 1                                                                                                              ; fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|FIFOEMPTY~1                  ;
; Rule A108: Design should not contain latches - Latch 2                                                                ;                                                                                  ;
;  Latch 2                                                                                                              ; datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_LATCHED[2]~9         ;
; Rule A108: Design should not contain latches - Latch 3                                                                ;                                                                                  ;
;  Latch 3                                                                                                              ; datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_LATCHED[4]~17        ;
; Rule A108: Design should not contain latches - Latch 4                                                                ;                                                                                  ;
;  Latch 4                                                                                                              ; datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_LATCHED[0]~1         ;
; Rule A108: Design should not contain latches - Latch 5                                                                ;                                                                                  ;
;  Latch 5                                                                                                              ; datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_LATCHED[3]~13        ;
; Rule A108: Design should not contain latches - Latch 6                                                                ;                                                                                  ;
;  Latch 6                                                                                                              ; datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_LATCHED[5]~21        ;
; Rule A108: Design should not contain latches - Latch 7                                                                ;                                                                                  ;
;  Latch 7                                                                                                              ; datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_LATCHED[6]~25        ;
; Rule A108: Design should not contain latches - Latch 8                                                                ;                                                                                  ;
;  Latch 8                                                                                                              ; datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_LATCHED[7]~29        ;
; Rule A108: Design should not contain latches - Latch 9                                                                ;                                                                                  ;
;  Latch 9                                                                                                              ; datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_LATCHED[1]~5         ;
; Rule C105: Clock signal should be a global signal                                                                     ; SCSI_SM:u_SCSI_SM|S2CPU_o                                                        ;
; Rule R101: Combinational logic used as a reset signal should be synchronized                                          ; registers:u_registers|registers_term:u_registers_term|CYCLE_END~0                ;
;  Reset signal destination node(s) list                                                                                ; registers:u_registers|registers_term:u_registers_term|REG_DSK_                   ;
; Rule R101: Combinational logic used as a reset signal should be synchronized                                          ; fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP_RST                       ;
;  Reset signal destination node(s) list                                                                                ; fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP[5]                        ;
; Rule R101: Combinational logic used as a reset signal should be synchronized                                          ; SCSI_SM:u_SCSI_SM|RDRST_~0                                                       ;
;  Reset signal destination node(s) list                                                                                ; SCSI_SM:u_SCSI_SM|RDFIFO_o                                                       ;
; Rule R101: Combinational logic used as a reset signal should be synchronized                                          ; fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|FIFOFULL_RST~0               ;
;  Reset signal destination node(s) list                                                                                ; fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|FIFOFULL                     ;
; Rule R101: Combinational logic used as a reset signal should be synchronized                                          ; SCSI_SM:u_SCSI_SM|RIRST_~0                                                       ;
;  Reset signal destination node(s) list                                                                                ; SCSI_SM:u_SCSI_SM|RIFIFO_o                                                       ;
; Rule R101: Combinational logic used as a reset signal should be synchronized                                          ; registers:u_registers|CLR_FLUSHFIFO~0                                            ;
;  Reset signal destination node(s) list                                                                                ; registers:u_registers|FLUSHFIFO                                                  ;
; Rule R101: Combinational logic used as a reset signal should be synchronized                                          ; registers:u_registers|registers_cntr:u_registers_cntr|CLR_DMAENA~0               ;
;  Reset signal destination node(s) list                                                                                ; registers:u_registers|registers_cntr:u_registers_cntr|CNTR_O[8]                  ;
; Rule R101: Combinational logic used as a reset signal should be synchronized                                          ; fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|FIFOEMPTY~0                  ;
;  Reset signal destination node(s) list                                                                                ; fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|FIFOEMPTY~_emulated          ;
; Rule R101: Combinational logic used as a reset signal should be synchronized                                          ; registers:u_registers|registers_istr:u_registers_istr|CLR_INT_~0                 ;
;  Reset signal destination node(s) list                                                                                ; registers:u_registers|registers_istr:u_registers_istr|INT_F                      ;
; Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source ; registers:u_registers|registers_term:u_registers_term|TERM_COUNTER[2]            ;
;  Synchronous and reset port source node(s) list (tri-state)                                                           ; _AS_IO~0                                                                         ;
; Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source ; registers:u_registers|registers_term:u_registers_term|TERM_COUNTER[0]            ;
;  Synchronous and reset port source node(s) list (tri-state)                                                           ; _AS_IO~0                                                                         ;
; Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source ; registers:u_registers|registers_term:u_registers_term|TERM_COUNTER[1]            ;
;  Synchronous and reset port source node(s) list (tri-state)                                                           ; _AS_IO~0                                                                         ;
; Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source ; fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP[7]                        ;
;  Synchronous and reset port source node(s) list                                                                       ; fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP[6]                        ;
; Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source ; datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_LATCHED[1]~_emulated ;
;  Synchronous and reset port source node(s) list                                                                       ; SCSI_SM:u_SCSI_SM|nLS2CPU                                                        ;
; Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source ; fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP[3]                        ;
;  Synchronous and reset port source node(s) list                                                                       ; fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP[2]                        ;
; Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source ; fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP[4]                        ;
;  Synchronous and reset port source node(s) list                                                                       ; fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP[3]                        ;
; Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source ; fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP[2]                        ;
;  Synchronous and reset port source node(s) list                                                                       ; fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP[1]                        ;
; Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source ; fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP[1]                        ;
;  Synchronous and reset port source node(s) list                                                                       ; fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP[0]                        ;
; Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source ; fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP[6]                        ;
;  Synchronous and reset port source node(s) list                                                                       ; fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP[5]                        ;
; Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source ; fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP[5]                        ;
;  Synchronous and reset port source node(s) list                                                                       ; fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP[4]                        ;
; Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source ; datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_LATCHED[2]~_emulated ;
;  Synchronous and reset port source node(s) list                                                                       ; SCSI_SM:u_SCSI_SM|nLS2CPU                                                        ;
; Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source ; datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_LATCHED[4]~_emulated ;
;  Synchronous and reset port source node(s) list                                                                       ; SCSI_SM:u_SCSI_SM|nLS2CPU                                                        ;
; Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source ; registers:u_registers|registers_istr:u_registers_istr|FE                         ;
;  Synchronous and reset port source node(s) list                                                                       ; _RST                                                                             ;
; Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source ; datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_LATCHED[0]~_emulated ;
;  Synchronous and reset port source node(s) list                                                                       ; SCSI_SM:u_SCSI_SM|nLS2CPU                                                        ;
; Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source ; datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_LATCHED[3]~_emulated ;
;  Synchronous and reset port source node(s) list                                                                       ; SCSI_SM:u_SCSI_SM|nLS2CPU                                                        ;
; Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source ; datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_LATCHED[5]~_emulated ;
;  Synchronous and reset port source node(s) list                                                                       ; SCSI_SM:u_SCSI_SM|nLS2CPU                                                        ;
; Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source ; datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_LATCHED[6]~_emulated ;
;  Synchronous and reset port source node(s) list                                                                       ; SCSI_SM:u_SCSI_SM|nLS2CPU                                                        ;
; Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source ; datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_LATCHED[7]~_emulated ;
;  Synchronous and reset port source node(s) list                                                                       ; SCSI_SM:u_SCSI_SM|nLS2CPU                                                        ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                 ; fifo:int_fifo|fifo_byte_ptr:u_byte_ptr|BO1                                       ;
;  Violated clock and other port source node(s) list                                                                    ; ADDR[2]                                                                          ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                 ; registers:u_registers|registers_cntr:u_registers_cntr|CNTR_O[8]                  ;
;  Violated clock and other port source node(s) list                                                                    ; ADDR[2]                                                                          ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                 ; registers:u_registers|registers_istr:u_registers_istr|INT_P                      ;
;  Violated clock and other port source node(s) list                                                                    ; ADDR[2]                                                                          ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                 ; registers:u_registers|registers_istr:u_registers_istr|INT_F                      ;
;  Violated clock and other port source node(s) list                                                                    ; ADDR[2]                                                                          ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 1           ;                                                                                  ;
;  Source node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk2"                                  ; SCSI_SM:u_SCSI_SM|CCPUREQ                                                        ;
;  Destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"                             ; SCSI_SM:u_SCSI_SM|STATE[4]                                                       ;
;  Destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"                             ; SCSI_SM:u_SCSI_SM|DACK_o                                                         ;
;  Destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"                             ; SCSI_SM:u_SCSI_SM|STATE[2]                                                       ;
;  Destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"                             ; SCSI_SM:u_SCSI_SM|STATE[3]                                                       ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 2           ;                                                                                  ;
;  Source node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"                                  ; CPU_SM:u_CPU_SM|PAS                                                              ;
;  Destination node(s) from clock "SCLK"                                                                                ; AS_O_                                                                            ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 3           ;                                                                                  ;
;  Source node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"                                  ; SCSI_SM:u_SCSI_SM|nLS2CPU                                                        ;
;  Destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk2"                             ; SCSI_SM:u_SCSI_SM|CDSACK_                                                        ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 4           ;                                                                                  ;
;  Source node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk2"                                  ; SCSI_SM:u_SCSI_SM|CDSACK_                                                        ;
;  Destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"                             ; SCSI_SM:u_SCSI_SM|STATE[4]                                                       ;
;  Destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"                             ; SCSI_SM:u_SCSI_SM|S2CPU_o                                                        ;
;  Destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"                             ; SCSI_SM:u_SCSI_SM|STATE[2]                                                       ;
;  Destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"                             ; SCSI_SM:u_SCSI_SM|STATE[1]                                                       ;
;  Destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"                             ; SCSI_SM:u_SCSI_SM|STATE[3]                                                       ;
;  Destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"                             ; SCSI_SM:u_SCSI_SM|STATE[0]                                                       ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 5           ;                                                                                  ;
;  Source node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"                                  ; fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|FIFOEMPTY~_emulated          ;
;  Destination node(s) from clock "R_W_IO"                                                                              ; registers:u_registers|registers_istr:u_registers_istr|FE                         ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 6           ;                                                                                  ;
;  Source node(s) from clock "R_W_IO"                                                                                   ; registers:u_registers|registers_cntr:u_registers_cntr|CNTR_O[1]                  ;
;  Destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"                             ; CPU_SM:u_CPU_SM|STATE[4]                                                         ;
;  Destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"                             ; SCSI_SM:u_SCSI_SM|STATE[4]                                                       ;
;  Destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"                             ; SCSI_SM:u_SCSI_SM|DACK_o                                                         ;
;  Destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"                             ; CPU_SM:u_CPU_SM|STATE[1]                                                         ;
;  Destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"                             ; CPU_SM:u_CPU_SM|STOPFLUSH                                                        ;
;  Destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"                             ; CPU_SM:u_CPU_SM|STATE[3]                                                         ;
;  Destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"                             ; CPU_SM:u_CPU_SM|BREQ                                                             ;
;  Destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"                             ; SCSI_SM:u_SCSI_SM|STATE[2]                                                       ;
;  Destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"                             ; SCSI_SM:u_SCSI_SM|STATE[3]                                                       ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 7           ;                                                                                  ;
;  Source node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk2"                                  ; CPU_SM:u_CPU_SM|BGRANT_                                                          ;
;  Destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"                             ; CPU_SM:u_CPU_SM|STATE[4]                                                         ;
;  Destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"                             ; CPU_SM:u_CPU_SM|STATE[0]                                                         ;
;  Destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"                             ; CPU_SM:u_CPU_SM|STATE[1]                                                         ;
;  Destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"                             ; CPU_SM:u_CPU_SM|STOPFLUSH                                                        ;
;  Destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"                             ; CPU_SM:u_CPU_SM|BGACK                                                            ;
;  Destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"                             ; CPU_SM:u_CPU_SM|STATE[3]                                                         ;
;  Destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"                             ; CPU_SM:u_CPU_SM|STATE[2]                                                         ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 8           ;                                                                                  ;
;  Source node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk2"                                  ; CPU_SM:u_CPU_SM|nCYCLEDONE                                                       ;
;  Destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"                             ; CPU_SM:u_CPU_SM|STATE[4]                                                         ;
;  Destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"                             ; CPU_SM:u_CPU_SM|STATE[0]                                                         ;
;  Destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"                             ; CPU_SM:u_CPU_SM|STATE[1]                                                         ;
;  Destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"                             ; CPU_SM:u_CPU_SM|STOPFLUSH                                                        ;
;  Destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"                             ; CPU_SM:u_CPU_SM|BGACK                                                            ;
;  Destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"                             ; CPU_SM:u_CPU_SM|STATE[3]                                                         ;
;  Destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"                             ; CPU_SM:u_CPU_SM|STATE[2]                                                         ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 9           ;                                                                                  ;
;  Source node(s) from clock "R_W_IO"                                                                                   ; registers:u_registers|A1                                                         ;
;  Destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"                             ; CPU_SM:u_CPU_SM|STATE[4]                                                         ;
;  Destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"                             ; CPU_SM:u_CPU_SM|STATE[0]                                                         ;
;  Destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"                             ; CPU_SM:u_CPU_SM|STATE[1]                                                         ;
;  Destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"                             ; CPU_SM:u_CPU_SM|STOPFLUSH                                                        ;
;  Destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"                             ; CPU_SM:u_CPU_SM|STATE[3]                                                         ;
;  Destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"                             ; CPU_SM:u_CPU_SM|STATE[2]                                                         ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 10          ;                                                                                  ;
;  Source node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk0"                                  ; CPU_SM:u_CPU_SM|DSACK_LATCHED_[1]                                                ;
;  Destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"                             ; CPU_SM:u_CPU_SM|STATE[4]                                                         ;
;  Destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"                             ; CPU_SM:u_CPU_SM|STATE[0]                                                         ;
;  Destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"                             ; CPU_SM:u_CPU_SM|PAS                                                              ;
;  Destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"                             ; CPU_SM:u_CPU_SM|PDS                                                              ;
;  Destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"                             ; CPU_SM:u_CPU_SM|PLHW                                                             ;
;  Destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"                             ; CPU_SM:u_CPU_SM|DIEH                                                             ;
;  Destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"                             ; CPU_SM:u_CPU_SM|STATE[1]                                                         ;
;  Destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"                             ; CPU_SM:u_CPU_SM|INCFIFO                                                          ;
;  Destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"                             ; CPU_SM:u_CPU_SM|INCNO                                                            ;
;  Destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"                             ; CPU_SM:u_CPU_SM|BRIDGEOUT                                                        ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 11          ;                                                                                  ;
;  Source node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk0"                                  ; CPU_SM:u_CPU_SM|DSACK_LATCHED_[0]                                                ;
;  Destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"                             ; CPU_SM:u_CPU_SM|STATE[4]                                                         ;
;  Destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"                             ; CPU_SM:u_CPU_SM|STATE[0]                                                         ;
;  Destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"                             ; CPU_SM:u_CPU_SM|PAS                                                              ;
;  Destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"                             ; CPU_SM:u_CPU_SM|PDS                                                              ;
;  Destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"                             ; CPU_SM:u_CPU_SM|PLHW                                                             ;
;  Destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"                             ; CPU_SM:u_CPU_SM|DIEH                                                             ;
;  Destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"                             ; CPU_SM:u_CPU_SM|STATE[1]                                                         ;
;  Destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"                             ; CPU_SM:u_CPU_SM|INCFIFO                                                          ;
;  Destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"                             ; CPU_SM:u_CPU_SM|INCNO                                                            ;
;  Destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"                             ; CPU_SM:u_CPU_SM|BRIDGEOUT                                                        ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 12          ;                                                                                  ;
;  Source node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"                                  ; fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|FIFOFULL                     ;
;  Destination node(s) from clock "R_W_IO"                                                                              ; registers:u_registers|registers_istr:u_registers_istr|FF                         ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 13          ;                                                                                  ;
;  Source node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"                                  ; CPU_SM:u_CPU_SM|INCFIFO                                                          ;
;  Destination node(s) from clock "R_W_IO"                                                                              ; registers:u_registers|registers_istr:u_registers_istr|FE                         ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 14          ;                                                                                  ;
;  Source node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk2"                                  ; CPU_SM:u_CPU_SM|FLUSHFIFO                                                        ;
;  Destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"                             ; CPU_SM:u_CPU_SM|STOPFLUSH                                                        ;
;  Destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"                             ; CPU_SM:u_CPU_SM|STATE[3]                                                         ;
;  Destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"                             ; CPU_SM:u_CPU_SM|BREQ                                                             ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 15          ;                                                                                  ;
;  Source node(s) from clock "R_W_IO"                                                                                   ; registers:u_registers|FLUSHFIFO                                                  ;
;  Destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"                             ; CPU_SM:u_CPU_SM|STATE[4]                                                         ;
;  Destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"                             ; CPU_SM:u_CPU_SM|STATE[0]                                                         ;
;  Destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"                             ; CPU_SM:u_CPU_SM|PAS                                                              ;
;  Destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"                             ; CPU_SM:u_CPU_SM|STATE[1]                                                         ;
;  Destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"                             ; CPU_SM:u_CPU_SM|STOPFLUSH                                                        ;
;  Destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"                             ; CPU_SM:u_CPU_SM|F2CPUH                                                           ;
;  Destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"                             ; CPU_SM:u_CPU_SM|STATE[3]                                                         ;
;  Destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"                             ; CPU_SM:u_CPU_SM|STATE[2]                                                         ;
;  Destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"                             ; CPU_SM:u_CPU_SM|F2CPUL                                                           ;
;  Destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"                             ; CPU_SM:u_CPU_SM|SIZE1                                                            ;
;  Destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk2"                             ; CPU_SM:u_CPU_SM|FLUSHFIFO                                                        ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 16          ;                                                                                  ;
;  Source node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk2"                                  ; CPU_SM:u_CPU_SM|DMAENA                                                           ;
;  Destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"                             ; CPU_SM:u_CPU_SM|STATE[4]                                                         ;
;  Destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"                             ; CPU_SM:u_CPU_SM|STATE[1]                                                         ;
;  Destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"                             ; CPU_SM:u_CPU_SM|STOPFLUSH                                                        ;
;  Destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"                             ; CPU_SM:u_CPU_SM|STATE[3]                                                         ;
;  Destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"                             ; CPU_SM:u_CPU_SM|BREQ                                                             ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 17          ;                                                                                  ;
;  Source node(s) from clock "ADDR[2]"                                                                                  ; registers:u_registers|registers_cntr:u_registers_cntr|CNTR_O[8]                  ;
;  Destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk2"                             ; CPU_SM:u_CPU_SM|DMAENA                                                           ;
;  Destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk2"                             ; SCSI_SM:u_SCSI_SM|CDREQ_                                                         ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 18          ;                                                                                  ;
;  Source node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"                                  ; CPU_SM:u_CPU_SM|PLHW                                                             ;
;  Destination node(s) from clock "SCLK"                                                                                ; LHW                                                                              ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 19          ;                                                                                  ;
;  Source node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk2"                                  ; SCSI_SM:u_SCSI_SM|CDREQ_                                                         ;
;  Destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"                             ; CPU_SM:u_CPU_SM|STATE[4]                                                         ;
;  Destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"                             ; SCSI_SM:u_SCSI_SM|STATE[4]                                                       ;
;  Destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"                             ; SCSI_SM:u_SCSI_SM|DACK_o                                                         ;
;  Destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"                             ; CPU_SM:u_CPU_SM|STATE[1]                                                         ;
;  Destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"                             ; SCSI_SM:u_SCSI_SM|STATE[2]                                                       ;
;  Destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"                             ; SCSI_SM:u_SCSI_SM|STATE[3]                                                       ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 20          ;                                                                                  ;
;  Source node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"                                  ; CPU_SM:u_CPU_SM|PDS                                                              ;
;  Destination node(s) from clock "SCLK"                                                                                ; DS_O_                                                                            ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 21          ;                                                                                  ;
;  Source node(s) from clock "SCLK"                                                                                     ; datapath:u_datapath|datapath_input:u_datapath_input|UD_LATCH[9]                  ;
;  Destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"                             ; fifo:int_fifo|BUFFER[6][9]                                                       ;
;  Destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"                             ; fifo:int_fifo|BUFFER[5][9]                                                       ;
;  Destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"                             ; fifo:int_fifo|BUFFER[7][9]                                                       ;
;  Destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"                             ; fifo:int_fifo|BUFFER[0][9]                                                       ;
;  Destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"                             ; fifo:int_fifo|BUFFER[2][9]                                                       ;
;  Destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"                             ; fifo:int_fifo|BUFFER[1][9]                                                       ;
;  Destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"                             ; fifo:int_fifo|BUFFER[3][9]                                                       ;
;  Destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"                             ; fifo:int_fifo|BUFFER[4][9]                                                       ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 22          ;                                                                                  ;
;  Source node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"                                  ; CPU_SM:u_CPU_SM|PLLW                                                             ;
;  Destination node(s) from clock "SCLK"                                                                                ; LLW                                                                              ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 23          ;                                                                                  ;
;  Source node(s) from clock "SCLK"                                                                                     ; datapath:u_datapath|datapath_input:u_datapath_input|UD_LATCH[1]                  ;
;  Destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"                             ; fifo:int_fifo|BUFFER[1][1]                                                       ;
;  Destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"                             ; fifo:int_fifo|BUFFER[4][1]                                                       ;
;  Destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"                             ; fifo:int_fifo|BUFFER[5][1]                                                       ;
;  Destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"                             ; fifo:int_fifo|BUFFER[7][1]                                                       ;
;  Destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"                             ; fifo:int_fifo|BUFFER[6][1]                                                       ;
;  Destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"                             ; fifo:int_fifo|BUFFER[0][1]                                                       ;
;  Destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"                             ; fifo:int_fifo|BUFFER[2][1]                                                       ;
;  Destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"                             ; fifo:int_fifo|BUFFER[3][1]                                                       ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 24          ;                                                                                  ;
;  Source node(s) from clock "SCLK"                                                                                     ; datapath:u_datapath|datapath_input:u_datapath_input|UD_LATCH[10]                 ;
;  Destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"                             ; fifo:int_fifo|BUFFER[4][10]                                                      ;
;  Destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"                             ; fifo:int_fifo|BUFFER[5][10]                                                      ;
;  Destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"                             ; fifo:int_fifo|BUFFER[7][10]                                                      ;
;  Destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"                             ; fifo:int_fifo|BUFFER[6][10]                                                      ;
;  Destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"                             ; fifo:int_fifo|BUFFER[3][10]                                                      ;
;  Destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"                             ; fifo:int_fifo|BUFFER[0][10]                                                      ;
;  Destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"                             ; fifo:int_fifo|BUFFER[2][10]                                                      ;
;  Destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"                             ; fifo:int_fifo|BUFFER[1][10]                                                      ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 25          ;                                                                                  ;
;  Source node(s) from clock "SCLK"                                                                                     ; datapath:u_datapath|datapath_input:u_datapath_input|UD_LATCH[2]                  ;
;  Destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"                             ; fifo:int_fifo|BUFFER[6][2]                                                       ;
;  Destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"                             ; fifo:int_fifo|BUFFER[2][2]                                                       ;
;  Destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"                             ; fifo:int_fifo|BUFFER[0][2]                                                       ;
;  Destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"                             ; fifo:int_fifo|BUFFER[1][2]                                                       ;
;  Destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"                             ; fifo:int_fifo|BUFFER[3][2]                                                       ;
;  Destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"                             ; fifo:int_fifo|BUFFER[7][2]                                                       ;
;  Destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"                             ; fifo:int_fifo|BUFFER[4][2]                                                       ;
;  Destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"                             ; fifo:int_fifo|BUFFER[5][2]                                                       ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 26          ;                                                                                  ;
;  Source node(s) from clock "SCLK"                                                                                     ; datapath:u_datapath|datapath_input:u_datapath_input|UD_LATCH[12]                 ;
;  Destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"                             ; fifo:int_fifo|BUFFER[4][12]                                                      ;
;  Destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"                             ; fifo:int_fifo|BUFFER[5][12]                                                      ;
;  Destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"                             ; fifo:int_fifo|BUFFER[7][12]                                                      ;
;  Destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"                             ; fifo:int_fifo|BUFFER[6][12]                                                      ;
;  Destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"                             ; fifo:int_fifo|BUFFER[0][12]                                                      ;
;  Destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"                             ; fifo:int_fifo|BUFFER[2][12]                                                      ;
;  Destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"                             ; fifo:int_fifo|BUFFER[3][12]                                                      ;
;  Destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"                             ; fifo:int_fifo|BUFFER[1][12]                                                      ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 27          ;                                                                                  ;
;  Source node(s) from clock "SCLK"                                                                                     ; datapath:u_datapath|datapath_input:u_datapath_input|UD_LATCH[4]                  ;
;  Destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"                             ; fifo:int_fifo|BUFFER[3][4]                                                       ;
;  Destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"                             ; fifo:int_fifo|BUFFER[0][4]                                                       ;
;  Destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"                             ; fifo:int_fifo|BUFFER[2][4]                                                       ;
;  Destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"                             ; fifo:int_fifo|BUFFER[1][4]                                                       ;
;  Destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"                             ; fifo:int_fifo|BUFFER[5][4]                                                       ;
;  Destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"                             ; fifo:int_fifo|BUFFER[4][4]                                                       ;
;  Destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"                             ; fifo:int_fifo|BUFFER[7][4]                                                       ;
;  Destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"                             ; fifo:int_fifo|BUFFER[6][4]                                                       ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 28          ;                                                                                  ;
;  Source node(s) from clock "SCLK"                                                                                     ; datapath:u_datapath|datapath_input:u_datapath_input|UD_LATCH[0]                  ;
;  Destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"                             ; fifo:int_fifo|BUFFER[6][0]                                                       ;
;  Destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"                             ; fifo:int_fifo|BUFFER[3][0]                                                       ;
;  Destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"                             ; fifo:int_fifo|BUFFER[2][0]                                                       ;
;  Destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"                             ; fifo:int_fifo|BUFFER[0][0]                                                       ;
;  Destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"                             ; fifo:int_fifo|BUFFER[1][0]                                                       ;
;  Destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"                             ; fifo:int_fifo|BUFFER[5][0]                                                       ;
;  Destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"                             ; fifo:int_fifo|BUFFER[4][0]                                                       ;
;  Destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"                             ; fifo:int_fifo|BUFFER[7][0]                                                       ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 29          ;                                                                                  ;
;  Source node(s) from clock "SCLK"                                                                                     ; datapath:u_datapath|datapath_input:u_datapath_input|UD_LATCH[8]                  ;
;  Destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"                             ; fifo:int_fifo|BUFFER[1][8]                                                       ;
;  Destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"                             ; fifo:int_fifo|BUFFER[7][8]                                                       ;
;  Destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"                             ; fifo:int_fifo|BUFFER[4][8]                                                       ;
;  Destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"                             ; fifo:int_fifo|BUFFER[5][8]                                                       ;
;  Destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"                             ; fifo:int_fifo|BUFFER[6][8]                                                       ;
;  Destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"                             ; fifo:int_fifo|BUFFER[3][8]                                                       ;
;  Destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"                             ; fifo:int_fifo|BUFFER[0][8]                                                       ;
;  Destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"                             ; fifo:int_fifo|BUFFER[2][8]                                                       ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 30          ;                                                                                  ;
;  Source node(s) from clock "SCLK"                                                                                     ; datapath:u_datapath|datapath_input:u_datapath_input|UD_LATCH[3]                  ;
;  Destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"                             ; fifo:int_fifo|BUFFER[0][3]                                                       ;
;  Destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"                             ; fifo:int_fifo|BUFFER[2][3]                                                       ;
;  Destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"                             ; fifo:int_fifo|BUFFER[3][3]                                                       ;
;  Destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"                             ; fifo:int_fifo|BUFFER[1][3]                                                       ;
;  Destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"                             ; fifo:int_fifo|BUFFER[7][3]                                                       ;
;  Destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"                             ; fifo:int_fifo|BUFFER[6][3]                                                       ;
;  Destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"                             ; fifo:int_fifo|BUFFER[4][3]                                                       ;
;  Destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"                             ; fifo:int_fifo|BUFFER[5][3]                                                       ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 31          ;                                                                                  ;
;  Structure 31                                                                                                         ; datapath:u_datapath|datapath_input:u_datapath_input|UD_LATCH[11]                 ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 32          ;                                                                                  ;
;  Structure 32                                                                                                         ; datapath:u_datapath|datapath_input:u_datapath_input|UD_LATCH[13]                 ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 33          ;                                                                                  ;
;  Structure 33                                                                                                         ; datapath:u_datapath|datapath_input:u_datapath_input|UD_LATCH[5]                  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 34          ;                                                                                  ;
;  Structure 34                                                                                                         ; datapath:u_datapath|datapath_input:u_datapath_input|UD_LATCH[6]                  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 35          ;                                                                                  ;
;  Structure 35                                                                                                         ; datapath:u_datapath|datapath_input:u_datapath_input|UD_LATCH[14]                 ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 36          ;                                                                                  ;
;  Structure 36                                                                                                         ; datapath:u_datapath|datapath_input:u_datapath_input|UD_LATCH[7]                  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 37          ;                                                                                  ;
;  Structure 37                                                                                                         ; datapath:u_datapath|datapath_input:u_datapath_input|UD_LATCH[15]                 ;
+-----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Medium Violations                                                                                                                                                                                            ;
+---------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+
; Rule name                                                                                                                 ; Name                                                                             ;
+---------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+
; Rule C103: Gated clock does not feed at least a pre-defined number of clock ports to effectively save power               ; rtl~0                                                                            ;
;  Gated clock destination node(s) list                                                                                     ; registers:u_registers|registers_term:u_registers_term|REG_DSK_                   ;
; Rule C103: Gated clock does not feed at least a pre-defined number of clock ports to effectively save power               ; SCSI_SM:u_SCSI_SM|scsi_sm_outputs:u_scsi_sm_outputs|SET_DSACK                    ;
;  Gated clock destination node(s) list                                                                                     ; SCSI_SM:u_SCSI_SM|nLS2CPU                                                        ;
; Rule C103: Gated clock does not feed at least a pre-defined number of clock ports to effectively save power               ; registers:u_registers|addr_decoder:u_addr_decoder|ACR_WR                         ;
;  Gated clock destination node(s) list                                                                                     ; registers:u_registers|A1                                                         ;
; Rule C103: Gated clock does not feed at least a pre-defined number of clock ports to effectively save power               ; registers:u_registers|addr_decoder:u_addr_decoder|ST_DMA                         ;
;  Gated clock destination node(s) list                                                                                     ; registers:u_registers|registers_cntr:u_registers_cntr|CNTR_O[8]                  ;
; Rule C103: Gated clock does not feed at least a pre-defined number of clock ports to effectively save power               ; registers:u_registers|addr_decoder:u_addr_decoder|FLUSH_                         ;
;  Gated clock destination node(s) list                                                                                     ; registers:u_registers|FLUSHFIFO                                                  ;
; Rule C103: Gated clock does not feed at least a pre-defined number of clock ports to effectively save power               ; registers:u_registers|addr_decoder:u_addr_decoder|ISTR_RD_                       ;
;  Gated clock destination node(s) list                                                                                     ; registers:u_registers|registers_istr:u_registers_istr|FF                         ;
;  Gated clock destination node(s) list                                                                                     ; registers:u_registers|registers_istr:u_registers_istr|INT_P                      ;
;  Gated clock destination node(s) list                                                                                     ; registers:u_registers|registers_istr:u_registers_istr|FE                         ;
;  Gated clock destination node(s) list                                                                                     ; registers:u_registers|registers_istr:u_registers_istr|INT_F                      ;
; Rule C103: Gated clock does not feed at least a pre-defined number of clock ports to effectively save power               ; INCNO                                                                            ;
;  Gated clock destination node(s) list                                                                                     ; fifo:int_fifo|fifo_3bit_cntr:u_next_out_cntr|COUNT[2]                            ;
;  Gated clock destination node(s) list                                                                                     ; fifo:int_fifo|fifo_3bit_cntr:u_next_out_cntr|COUNT[1]                            ;
;  Gated clock destination node(s) list                                                                                     ; fifo:int_fifo|fifo_3bit_cntr:u_next_out_cntr|COUNT[0]                            ;
; Rule C103: Gated clock does not feed at least a pre-defined number of clock ports to effectively save power               ; INCNI                                                                            ;
;  Gated clock destination node(s) list                                                                                     ; fifo:int_fifo|fifo_3bit_cntr:u_next_in_cntr|COUNT[2]                             ;
;  Gated clock destination node(s) list                                                                                     ; fifo:int_fifo|fifo_3bit_cntr:u_next_in_cntr|COUNT[1]                             ;
;  Gated clock destination node(s) list                                                                                     ; fifo:int_fifo|fifo_3bit_cntr:u_next_in_cntr|COUNT[0]                             ;
; Rule C103: Gated clock does not feed at least a pre-defined number of clock ports to effectively save power               ; registers:u_registers|addr_decoder:u_addr_decoder|CONTR_WR                       ;
;  Gated clock destination node(s) list                                                                                     ; registers:u_registers|registers_cntr:u_registers_cntr|CNTR_O[1]                  ;
;  Gated clock destination node(s) list                                                                                     ; registers:u_registers|registers_cntr:u_registers_cntr|CNTR_O[4]                  ;
;  Gated clock destination node(s) list                                                                                     ; registers:u_registers|registers_cntr:u_registers_cntr|CNTR_O[2]                  ;
; Rule C103: Gated clock does not feed at least a pre-defined number of clock ports to effectively save power               ; fifo:int_fifo|fifo_byte_ptr:u_byte_ptr|BO1_CLK                                   ;
;  Gated clock destination node(s) list                                                                                     ; fifo:int_fifo|fifo_byte_ptr:u_byte_ptr|BO1                                       ;
; Rule C104: Clock signal source should drive only clock input ports                                                        ; SCSI_SM:u_SCSI_SM|INCBO_o                                                        ;
;  Clock ports destination node(s) list                                                                                     ; fifo:int_fifo|fifo_byte_ptr:u_byte_ptr|BO0                                       ;
;  Non-clock ports destination node(s) list                                                                                 ; fifo:int_fifo|fifo_byte_ptr:u_byte_ptr|BO1_CLK                                   ;
; Rule C104: Clock signal source should drive only clock input ports                                                        ; CPU_SM:u_CPU_SM|PAS                                                              ;
;  Clock ports destination node(s) list                                                                                     ; datapath:u_datapath|datapath_output:u_datapath_output|LD_LATCH[1]                ;
;  Clock ports destination node(s) list                                                                                     ; datapath:u_datapath|datapath_output:u_datapath_output|UD_LATCH[1]                ;
;  Clock ports destination node(s) list                                                                                     ; datapath:u_datapath|datapath_output:u_datapath_output|LD_LATCH[9]                ;
;  Clock ports destination node(s) list                                                                                     ; datapath:u_datapath|datapath_output:u_datapath_output|UD_LATCH[9]                ;
;  Clock ports destination node(s) list                                                                                     ; datapath:u_datapath|datapath_output:u_datapath_output|LD_LATCH[2]                ;
;  Clock ports destination node(s) list                                                                                     ; datapath:u_datapath|datapath_output:u_datapath_output|UD_LATCH[2]                ;
;  Clock ports destination node(s) list                                                                                     ; datapath:u_datapath|datapath_output:u_datapath_output|UD_LATCH[10]               ;
;  Clock ports destination node(s) list                                                                                     ; datapath:u_datapath|datapath_output:u_datapath_output|LD_LATCH[10]               ;
;  Clock ports destination node(s) list                                                                                     ; datapath:u_datapath|datapath_output:u_datapath_output|LD_LATCH[4]                ;
;  Clock ports destination node(s) list                                                                                     ; datapath:u_datapath|datapath_output:u_datapath_output|UD_LATCH[4]                ;
;  Non-clock ports destination node(s) list                                                                                 ; AS_O_                                                                            ;
; Rule C104: Clock signal source should drive only clock input ports                                                        ; CPU_SM:u_CPU_SM|DECFIFO                                                          ;
;  Clock ports destination node(s) list                                                                                     ; fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|FIFOEMPTY~_emulated          ;
;  Clock ports destination node(s) list                                                                                     ; fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|DOWN[1]                      ;
;  Clock ports destination node(s) list                                                                                     ; fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|DOWN[0]                      ;
;  Clock ports destination node(s) list                                                                                     ; fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|DOWN[4]                      ;
;  Clock ports destination node(s) list                                                                                     ; fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|DOWN[3]                      ;
;  Clock ports destination node(s) list                                                                                     ; fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|DOWN[2]                      ;
;  Clock ports destination node(s) list                                                                                     ; fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|DOWN[6]                      ;
;  Clock ports destination node(s) list                                                                                     ; fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|DOWN[5]                      ;
;  Non-clock ports destination node(s) list                                                                                 ; fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP_RST                       ;
;  Non-clock ports destination node(s) list                                                                                 ; SCSI_SM:u_SCSI_SM|RDRST_~0                                                       ;
;  Non-clock ports destination node(s) list                                                                                 ; fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|FIFOFULL_RST~0               ;
; Rule C104: Clock signal source should drive only clock input ports                                                        ; SCSI_SM:u_SCSI_SM|S2CPU_o                                                        ;
;  Clock ports destination node(s) list                                                                                     ; datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_LATCHED[1]~_emulated ;
;  Clock ports destination node(s) list                                                                                     ; datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_LATCHED[2]~_emulated ;
;  Clock ports destination node(s) list                                                                                     ; datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_LATCHED[4]~_emulated ;
;  Clock ports destination node(s) list                                                                                     ; datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_LATCHED[0]~_emulated ;
;  Clock ports destination node(s) list                                                                                     ; datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_LATCHED[3]~_emulated ;
;  Clock ports destination node(s) list                                                                                     ; datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_LATCHED[5]~_emulated ;
;  Clock ports destination node(s) list                                                                                     ; datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_LATCHED[6]~_emulated ;
;  Clock ports destination node(s) list                                                                                     ; datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_LATCHED[7]~_emulated ;
;  Non-clock ports destination node(s) list                                                                                 ; datapath:u_datapath|datapath_output:u_datapath_output|DATA[25]~43                ;
;  Non-clock ports destination node(s) list                                                                                 ; datapath:u_datapath|datapath_output:u_datapath_output|DATA[1]~1                  ;
;  Non-clock ports destination node(s) list                                                                                 ; datapath:u_datapath|datapath_output:u_datapath_output|DATA[3]~0                  ;
;  Non-clock ports destination node(s) list                                                                                 ; datapath:u_datapath|datapath_output:u_datapath_output|DATA[17]~27                ;
;  Non-clock ports destination node(s) list                                                                                 ; datapath:u_datapath|datapath_output:u_datapath_output|DATA[15]~3                 ;
;  Non-clock ports destination node(s) list                                                                                 ; datapath:u_datapath|datapath_output:u_datapath_output|DATA[9]~17                 ;
;  Non-clock ports destination node(s) list                                                                                 ; datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_RX[1]~1              ;
;  Non-clock ports destination node(s) list                                                                                 ; datapath:u_datapath|datapath_output:u_datapath_output|DATA[1]~4                  ;
;  Non-clock ports destination node(s) list                                                                                 ; datapath:u_datapath|datapath_output:u_datapath_output|DATA[2]~8                  ;
;  Non-clock ports destination node(s) list                                                                                 ; datapath:u_datapath|datapath_output:u_datapath_output|DATA[18]~29                ;
; Rule C104: Clock signal source should drive only clock input ports                                                        ; registers:u_registers|addr_decoder:u_addr_decoder|ACR_WR                         ;
;  Clock ports destination node(s) list                                                                                     ; registers:u_registers|A1                                                         ;
;  Non-clock ports destination node(s) list                                                                                 ; fifo:int_fifo|fifo_byte_ptr:u_byte_ptr|BO1_CLK                                   ;
; Rule C104: Clock signal source should drive only clock input ports                                                        ; CPU_SM:u_CPU_SM|INCFIFO                                                          ;
;  Clock ports destination node(s) list                                                                                     ; fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP[7]                        ;
;  Clock ports destination node(s) list                                                                                     ; fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|FIFOFULL                     ;
;  Clock ports destination node(s) list                                                                                     ; fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP[0]                        ;
;  Clock ports destination node(s) list                                                                                     ; fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP[3]                        ;
;  Clock ports destination node(s) list                                                                                     ; fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP[4]                        ;
;  Clock ports destination node(s) list                                                                                     ; fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP[2]                        ;
;  Clock ports destination node(s) list                                                                                     ; fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP[1]                        ;
;  Clock ports destination node(s) list                                                                                     ; fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP[6]                        ;
;  Clock ports destination node(s) list                                                                                     ; fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP[5]                        ;
;  Non-clock ports destination node(s) list                                                                                 ; SCSI_SM:u_SCSI_SM|RIRST_~0                                                       ;
;  Non-clock ports destination node(s) list                                                                                 ; fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|FIFOEMPTY_RST~0              ;
; Rule C104: Clock signal source should drive only clock input ports                                                        ; registers:u_registers|addr_decoder:u_addr_decoder|ISTR_RD_                       ;
;  Clock ports destination node(s) list                                                                                     ; registers:u_registers|registers_istr:u_registers_istr|FF                         ;
;  Clock ports destination node(s) list                                                                                     ; registers:u_registers|registers_istr:u_registers_istr|INT_P                      ;
;  Clock ports destination node(s) list                                                                                     ; registers:u_registers|registers_istr:u_registers_istr|FE                         ;
;  Clock ports destination node(s) list                                                                                     ; registers:u_registers|registers_istr:u_registers_istr|INT_F                      ;
;  Non-clock ports destination node(s) list                                                                                 ; datapath:u_datapath|datapath_output:u_datapath_output|DATA[1]~1                  ;
;  Non-clock ports destination node(s) list                                                                                 ; datapath:u_datapath|datapath_output:u_datapath_output|DATA[2]~7                  ;
; Rule R102: External reset signals should be synchronized using two cascaded registers                                     ; _RST                                                                             ;
;  Reset signal destination node(s) list                                                                                    ; fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|DOWN[1]                      ;
;  Reset signal destination node(s) list                                                                                    ; fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|DOWN[0]                      ;
;  Reset signal destination node(s) list                                                                                    ; fifo:int_fifo|fifo_byte_ptr:u_byte_ptr|BO0                                       ;
;  Reset signal destination node(s) list                                                                                    ; fifo:int_fifo|fifo_byte_ptr:u_byte_ptr|BO1                                       ;
;  Reset signal destination node(s) list                                                                                    ; registers:u_registers|registers_cntr:u_registers_cntr|CNTR_O[1]                  ;
;  Reset signal destination node(s) list                                                                                    ; registers:u_registers|A1                                                         ;
;  Reset signal destination node(s) list                                                                                    ; registers:u_registers|registers_istr:u_registers_istr|FF                         ;
;  Reset signal destination node(s) list                                                                                    ; fifo:int_fifo|fifo_3bit_cntr:u_next_out_cntr|COUNT[2]                            ;
;  Reset signal destination node(s) list                                                                                    ; fifo:int_fifo|fifo_3bit_cntr:u_next_out_cntr|COUNT[1]                            ;
;  Reset signal destination node(s) list                                                                                    ; fifo:int_fifo|fifo_3bit_cntr:u_next_out_cntr|COUNT[0]                            ;
; Rule R105: The reset signal that is generated in one clock domain and used in another clock domain should be synchronized ; SCSI_SM:u_SCSI_SM|CRESET_                                                        ;
;  Reset signal destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"                    ; SCSI_SM:u_SCSI_SM|STATE[4]                                                       ;
;  Reset signal destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"                    ; CPU_SM:u_CPU_SM|PAS                                                              ;
;  Reset signal destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"                    ; CPU_SM:u_CPU_SM|STATE[0]                                                         ;
;  Reset signal destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"                    ; CPU_SM:u_CPU_SM|STATE[4]                                                         ;
;  Reset signal destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"                    ; CPU_SM:u_CPU_SM|STATE[1]                                                         ;
;  Reset signal destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"                    ; SCSI_SM:u_SCSI_SM|STATE[0]                                                       ;
;  Reset signal destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"                    ; SCSI_SM:u_SCSI_SM|STATE[3]                                                       ;
;  Reset signal destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"                    ; SCSI_SM:u_SCSI_SM|STATE[1]                                                       ;
;  Reset signal destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"                    ; SCSI_SM:u_SCSI_SM|STATE[2]                                                       ;
;  Reset signal destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1"                    ; CPU_SM:u_CPU_SM|DECFIFO                                                          ;
;  Reset signal destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk2"                    ; SCSI_SM:u_SCSI_SM|CCPUREQ                                                        ;
;  Reset signal destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk2"                    ; SCSI_SM:u_SCSI_SM|CDSACK_                                                        ;
;  Reset signal destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk2"                    ; CPU_SM:u_CPU_SM|BGRANT_                                                          ;
;  Reset signal destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk2"                    ; CPU_SM:u_CPU_SM|nCYCLEDONE                                                       ;
;  Reset signal destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk2"                    ; CPU_SM:u_CPU_SM|FLUSHFIFO                                                        ;
;  Reset signal destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk2"                    ; CPU_SM:u_CPU_SM|DMAENA                                                           ;
;  Reset signal destination node(s) from clock "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk2"                    ; SCSI_SM:u_SCSI_SM|CDREQ_                                                         ;
+---------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Information only Violations                                                                                                                       ;
+----------------------------------------------------------------------+------------------------------------------------------------------+---------+
; Rule name                                                            ; Name                                                             ; Fan-Out ;
+----------------------------------------------------------------------+------------------------------------------------------------------+---------+
; Rule T101: Nodes with more than the specified number of fan-outs     ; CPU_SM:u_CPU_SM|STATE[0]                                         ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs     ; CPU_SM:u_CPU_SM|STATE[4]                                         ; 36      ;
; Rule T101: Nodes with more than the specified number of fan-outs     ; CPU_SM:u_CPU_SM|STATE[1]                                         ; 39      ;
; Rule T101: Nodes with more than the specified number of fan-outs     ; SCSI_SM:u_SCSI_SM|STATE[3]                                       ; 31      ;
; Rule T101: Nodes with more than the specified number of fan-outs     ; SCSI_SM:u_SCSI_SM|CRESET_                                        ; 35      ;
; Rule T101: Nodes with more than the specified number of fan-outs     ; _RST                                                             ; 34      ;
; Rule T101: Nodes with more than the specified number of fan-outs     ; SCSI_SM:u_SCSI_SM|S2CPU_o                                        ; 46      ;
; Rule T101: Nodes with more than the specified number of fan-outs     ; CPU_SM:u_CPU_SM|STATE[2]                                         ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs     ; CPU_SM:u_CPU_SM|STATE[3]                                         ; 41      ;
; Rule T101: Nodes with more than the specified number of fan-outs     ; PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1~clkctrl  ; 41      ;
; Rule T101: Nodes with more than the specified number of fan-outs     ; fifo:int_fifo|fifo_3bit_cntr:u_next_out_cntr|COUNT[2]            ; 33      ;
; Rule T101: Nodes with more than the specified number of fan-outs     ; fifo:int_fifo|fifo_3bit_cntr:u_next_out_cntr|COUNT[1]            ; 99      ;
; Rule T101: Nodes with more than the specified number of fan-outs     ; fifo:int_fifo|fifo_3bit_cntr:u_next_out_cntr|COUNT[0]            ; 98      ;
; Rule T101: Nodes with more than the specified number of fan-outs     ; fifo:int_fifo|Decoder0~4                                         ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs     ; SCSI_SM:u_SCSI_SM|S2F_o                                          ; 41      ;
; Rule T101: Nodes with more than the specified number of fan-outs     ; fifo:int_fifo|fifo_write_strobes:u_write_strobes|UUWS~clkctrl    ; 64      ;
; Rule T101: Nodes with more than the specified number of fan-outs     ; fifo:int_fifo|Decoder0~7                                         ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs     ; fifo:int_fifo|Decoder0~5                                         ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs     ; fifo:int_fifo|Decoder0~6                                         ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs     ; fifo:int_fifo|Decoder0~0                                         ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs     ; fifo:int_fifo|Decoder0~3                                         ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs     ; fifo:int_fifo|Decoder0~1                                         ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs     ; fifo:int_fifo|Decoder0~2                                         ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs     ; CPU_SM:u_CPU_SM|PAS~clkctrl                                      ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs     ; datapath:u_datapath|datapath_output:u_datapath_output|DATA[15]~3 ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs     ; fifo:int_fifo|fifo_write_strobes:u_write_strobes|UMWS~clkctrl    ; 64      ;
; Rule T101: Nodes with more than the specified number of fan-outs     ; fifo:int_fifo|fifo_write_strobes:u_write_strobes|LMWS~clkctrl    ; 64      ;
; Rule T101: Nodes with more than the specified number of fan-outs     ; fifo:int_fifo|fifo_write_strobes:u_write_strobes|LLWS~clkctrl    ; 64      ;
; Rule T102: Top nodes with the highest number of fan-outs             ; fifo:int_fifo|fifo_3bit_cntr:u_next_out_cntr|COUNT[1]            ; 99      ;
; Rule T102: Top nodes with the highest number of fan-outs             ; fifo:int_fifo|fifo_3bit_cntr:u_next_out_cntr|COUNT[0]            ; 98      ;
; Rule T102: Top nodes with the highest number of fan-outs             ; fifo:int_fifo|fifo_write_strobes:u_write_strobes|LLWS~clkctrl    ; 64      ;
; Rule T102: Top nodes with the highest number of fan-outs             ; fifo:int_fifo|fifo_write_strobes:u_write_strobes|UUWS~clkctrl    ; 64      ;
; Rule T102: Top nodes with the highest number of fan-outs             ; fifo:int_fifo|fifo_write_strobes:u_write_strobes|UMWS~clkctrl    ; 64      ;
; Rule T102: Top nodes with the highest number of fan-outs             ; fifo:int_fifo|fifo_write_strobes:u_write_strobes|LMWS~clkctrl    ; 64      ;
; Rule T102: Top nodes with the highest number of fan-outs             ; SCSI_SM:u_SCSI_SM|S2CPU_o                                        ; 46      ;
; Rule T102: Top nodes with the highest number of fan-outs             ; CPU_SM:u_CPU_SM|STATE[3]                                         ; 41      ;
; Rule T102: Top nodes with the highest number of fan-outs             ; SCSI_SM:u_SCSI_SM|S2F_o                                          ; 41      ;
; Rule T102: Top nodes with the highest number of fan-outs             ; PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1~clkctrl  ; 41      ;
; Rule T102: Top nodes with the highest number of fan-outs             ; CPU_SM:u_CPU_SM|STATE[1]                                         ; 39      ;
; Rule T102: Top nodes with the highest number of fan-outs             ; CPU_SM:u_CPU_SM|STATE[4]                                         ; 36      ;
; Rule T102: Top nodes with the highest number of fan-outs             ; SCSI_SM:u_SCSI_SM|CRESET_                                        ; 35      ;
; Rule T102: Top nodes with the highest number of fan-outs             ; _RST                                                             ; 34      ;
; Rule T102: Top nodes with the highest number of fan-outs             ; fifo:int_fifo|fifo_3bit_cntr:u_next_out_cntr|COUNT[2]            ; 33      ;
; Rule T102: Top nodes with the highest number of fan-outs             ; fifo:int_fifo|Decoder0~2                                         ; 32      ;
; Rule T102: Top nodes with the highest number of fan-outs             ; datapath:u_datapath|datapath_output:u_datapath_output|DATA[15]~3 ; 32      ;
; Rule T102: Top nodes with the highest number of fan-outs             ; CPU_SM:u_CPU_SM|STATE[0]                                         ; 32      ;
; Rule T102: Top nodes with the highest number of fan-outs             ; fifo:int_fifo|Decoder0~1                                         ; 32      ;
; Rule T102: Top nodes with the highest number of fan-outs             ; CPU_SM:u_CPU_SM|STATE[2]                                         ; 32      ;
; Rule T102: Top nodes with the highest number of fan-outs             ; fifo:int_fifo|Decoder0~3                                         ; 32      ;
; Rule T102: Top nodes with the highest number of fan-outs             ; fifo:int_fifo|Decoder0~4                                         ; 32      ;
; Rule T102: Top nodes with the highest number of fan-outs             ; fifo:int_fifo|Decoder0~7                                         ; 32      ;
; Rule T102: Top nodes with the highest number of fan-outs             ; CPU_SM:u_CPU_SM|PAS~clkctrl                                      ; 32      ;
; Rule T102: Top nodes with the highest number of fan-outs             ; fifo:int_fifo|Decoder0~0                                         ; 32      ;
; Rule T102: Top nodes with the highest number of fan-outs             ; fifo:int_fifo|Decoder0~5                                         ; 32      ;
; Rule T102: Top nodes with the highest number of fan-outs             ; fifo:int_fifo|Decoder0~6                                         ; 32      ;
; Rule T102: Top nodes with the highest number of fan-outs             ; SCSI_SM:u_SCSI_SM|STATE[3]                                       ; 31      ;
; Rule T102: Top nodes with the highest number of fan-outs             ; SCSI_SM:u_SCSI_SM|STATE[1]                                       ; 30      ;
; Rule T102: Top nodes with the highest number of fan-outs             ; SCSI_SM:u_SCSI_SM|STATE[4]                                       ; 30      ;
; Rule T102: Top nodes with the highest number of fan-outs             ; SCSI_SM:u_SCSI_SM|nLS2CPU                                        ; 26      ;
; Rule T102: Top nodes with the highest number of fan-outs             ; SCSI_SM:u_SCSI_SM|STATE[2]                                       ; 25      ;
; Rule T102: Top nodes with the highest number of fan-outs             ; _STERM                                                           ; 23      ;
; Rule T102: Top nodes with the highest number of fan-outs             ; SCSI_SM:u_SCSI_SM|CPU2S_o                                        ; 22      ;
; Rule T102: Top nodes with the highest number of fan-outs             ; SCSI_SM:u_SCSI_SM|STATE[0]                                       ; 18      ;
; Rule T102: Top nodes with the highest number of fan-outs             ; DS_O_                                                            ; 17      ;
; Rule T102: Top nodes with the highest number of fan-outs             ; CPU_SM:u_CPU_SM|BRIDGEIN                                         ; 17      ;
; Rule T102: Top nodes with the highest number of fan-outs             ; datapath:u_datapath|bDIEL                                        ; 16      ;
; Rule T102: Top nodes with the highest number of fan-outs             ; CPU_SM:u_CPU_SM|BRIDGEOUT                                        ; 16      ;
; Rule T102: Top nodes with the highest number of fan-outs (tri-state) ; _AS_IO~0                                                         ; 16      ;
; Rule T102: Top nodes with the highest number of fan-outs             ; datapath:u_datapath|datapath_input:u_datapath_input|ID[0]~1      ; 16      ;
; Rule T102: Top nodes with the highest number of fan-outs             ; CPU_SM:u_CPU_SM|DIEH                                             ; 16      ;
; Rule T102: Top nodes with the highest number of fan-outs             ; CPU_SM:u_CPU_SM|F2CPUH                                           ; 16      ;
; Rule T102: Top nodes with the highest number of fan-outs             ; fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|FIFOEMPTY~2  ; 15      ;
; Rule T102: Top nodes with the highest number of fan-outs (tri-state) ; R_W_IO~0                                                         ; 14      ;
; Rule T102: Top nodes with the highest number of fan-outs             ; fifo:int_fifo|fifo_byte_ptr:u_byte_ptr|BO0                       ; 14      ;
; Rule T102: Top nodes with the highest number of fan-outs             ; CPU_SM:u_CPU_SM|F2CPUL                                           ; 13      ;
; Rule T102: Top nodes with the highest number of fan-outs             ; SCSI_SM:u_SCSI_SM|F2S_o                                          ; 13      ;
; Rule T102: Top nodes with the highest number of fan-outs             ; fifo:int_fifo|fifo_byte_ptr:u_byte_ptr|BO1                       ; 12      ;
; Rule T102: Top nodes with the highest number of fan-outs             ; fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|FIFOFULL     ; 12      ;
+----------------------------------------------------------------------+------------------------------------------------------------------+---------+


+---------------------------+
; Design Assistant Messages ;
+---------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Design Assistant
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Sun Feb 19 19:15:52 2023
Info: Command: quartus_drc --read_settings_files=off --write_settings_files=off RESDMAC -c RESDMAC
Warning (335093): TimeQuest Timing Analyzer is analyzing 9 combinational loops as latches.
Info (332104): Reading SDC File: 'RESDMAC.sdc'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {u_PLL|APLL_inst|altpll_component|pll|inclk[0]} -phase 22.50 -duty_cycle 50.00 -name {u_PLL|APLL_inst|altpll_component|pll|clk[0]} {u_PLL|APLL_inst|altpll_component|pll|clk[0]}
    Info (332110): create_generated_clock -source {u_PLL|APLL_inst|altpll_component|pll|inclk[0]} -phase 90.00 -duty_cycle 50.00 -name {u_PLL|APLL_inst|altpll_component|pll|clk[1]} {u_PLL|APLL_inst|altpll_component|pll|clk[1]}
    Info (332110): create_generated_clock -source {u_PLL|APLL_inst|altpll_component|pll|inclk[0]} -phase 135.00 -duty_cycle 50.00 -name {u_PLL|APLL_inst|altpll_component|pll|clk[2]} {u_PLL|APLL_inst|altpll_component|pll|clk[2]}
Warning (332125): Found combinational loop of 4 nodes
    Warning (332126): Node "int_fifo|u_full_empty_ctr|FIFOEMPTY~2|combout"
    Warning (332126): Node "int_fifo|u_full_empty_ctr|FIFOEMPTY_RST~0|datac"
    Warning (332126): Node "int_fifo|u_full_empty_ctr|FIFOEMPTY_RST~0|combout"
    Warning (332126): Node "int_fifo|u_full_empty_ctr|FIFOEMPTY~2|dataa"
Warning (332060): Node: registers:u_registers|registers_term:u_registers_term|TERM_COUNTER[0] was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: SCSI_SM:u_SCSI_SM|STATE[0] was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: CPU_SM:u_CPU_SM|DECFIFO was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: CPU_SM:u_CPU_SM|INCFIFO was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: SCSI_SM:u_SCSI_SM|RDFIFO_d was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: SCSI_SM:u_SCSI_SM|INCBO_o was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: ADDR[2] was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: SCSI_SM:u_SCSI_SM|RIFIFO_d was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: CPU_SM:u_CPU_SM|PAS was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: CPU_SM:u_CPU_SM|INCNO was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: LLW was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: CPU_SM:u_CPU_SM|INCNI was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: LHW was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: SCSI_SM:u_SCSI_SM|S2CPU_o was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: SCSI_SM:u_SCSI_SM|nLS2CPU was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: DS_O_ was determined to be a clock but was found without an associated clock assignment.
Critical Warning (308033): (Critical) Rule A102: Register output should not drive its own control signal directly or through combinational logic. Found 3 combinational loops related to this rule.
    Critical Warning (308012): Node  "fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|FIFOEMPTY~2"
    Critical Warning (308012): Node  "fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP[7]"
    Critical Warning (308012): Node  "fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|FIFOFULL"
Critical Warning (308019): (Critical) Rule C101: Gated clock should be implemented according to the Altera standard scheme. Found 14 node(s) related to this rule.
    Critical Warning (308012): Node  "rtl~0"
    Critical Warning (308012): Node  "SCSI_SM:u_SCSI_SM|scsi_sm_outputs:u_scsi_sm_outputs|SET_DSACK"
    Critical Warning (308012): Node  "registers:u_registers|addr_decoder:u_addr_decoder|ACR_WR"
    Critical Warning (308012): Node  "registers:u_registers|addr_decoder:u_addr_decoder|ST_DMA"
    Critical Warning (308012): Node  "registers:u_registers|addr_decoder:u_addr_decoder|FLUSH_"
    Critical Warning (308012): Node  "registers:u_registers|addr_decoder:u_addr_decoder|ISTR_RD_"
    Critical Warning (308012): Node  "INCNO"
    Critical Warning (308012): Node  "INCNI"
    Critical Warning (308012): Node  "fifo:int_fifo|fifo_write_strobes:u_write_strobes|UUWS"
    Critical Warning (308012): Node  "fifo:int_fifo|fifo_write_strobes:u_write_strobes|UMWS"
    Critical Warning (308012): Node  "fifo:int_fifo|fifo_write_strobes:u_write_strobes|LMWS"
    Critical Warning (308012): Node  "fifo:int_fifo|fifo_write_strobes:u_write_strobes|LLWS"
    Critical Warning (308012): Node  "registers:u_registers|addr_decoder:u_addr_decoder|CONTR_WR"
    Critical Warning (308012): Node  "fifo:int_fifo|fifo_byte_ptr:u_byte_ptr|BO1_CLK"
Critical Warning (308055): (High) Rule A108: Design should not contain latches. Found 9 latch(es) related to this rule.
    Critical Warning (308012): Node  "fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|FIFOEMPTY~1"
    Critical Warning (308012): Node  "datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_LATCHED[2]~9"
    Critical Warning (308012): Node  "datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_LATCHED[4]~17"
    Critical Warning (308012): Node  "datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_LATCHED[0]~1"
    Critical Warning (308012): Node  "datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_LATCHED[3]~13"
    Critical Warning (308012): Node  "datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_LATCHED[5]~21"
    Critical Warning (308012): Node  "datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_LATCHED[6]~25"
    Critical Warning (308012): Node  "datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_LATCHED[7]~29"
    Critical Warning (308012): Node  "datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_LATCHED[1]~5"
Critical Warning (308042): (High) Rule C105: Clock signal should be a global signal. (Value defined:25). Found 1 node(s) related to this rule.
    Critical Warning (308012): Node  "SCSI_SM:u_SCSI_SM|S2CPU_o"
Critical Warning (308024): (High) Rule R101: Combinational logic used as a reset signal should be synchronized. Found 9 node(s) related to this rule.
    Critical Warning (308012): Node  "registers:u_registers|registers_term:u_registers_term|CYCLE_END~0"
    Critical Warning (308012): Node  "fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP_RST"
    Critical Warning (308012): Node  "SCSI_SM:u_SCSI_SM|RDRST_~0"
    Critical Warning (308012): Node  "fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|FIFOFULL_RST~0"
    Critical Warning (308012): Node  "SCSI_SM:u_SCSI_SM|RIRST_~0"
    Critical Warning (308012): Node  "registers:u_registers|CLR_FLUSHFIFO~0"
    Critical Warning (308012): Node  "registers:u_registers|registers_cntr:u_registers_cntr|CLR_DMAENA~0"
    Critical Warning (308012): Node  "fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|FIFOEMPTY~0"
    Critical Warning (308012): Node  "registers:u_registers|registers_istr:u_registers_istr|CLR_INT_~0"
Critical Warning (308074): (High) Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source. Found 19 node(s) related to this rule.
    Critical Warning (308012): Node  "registers:u_registers|registers_term:u_registers_term|TERM_COUNTER[2]"
    Critical Warning (308012): Node  "registers:u_registers|registers_term:u_registers_term|TERM_COUNTER[0]"
    Critical Warning (308012): Node  "registers:u_registers|registers_term:u_registers_term|TERM_COUNTER[1]"
    Critical Warning (308012): Node  "fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP[7]"
    Critical Warning (308012): Node  "datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_LATCHED[1]~_emulated"
    Critical Warning (308012): Node  "fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP[3]"
    Critical Warning (308012): Node  "fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP[4]"
    Critical Warning (308012): Node  "fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP[2]"
    Critical Warning (308012): Node  "fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP[1]"
    Critical Warning (308012): Node  "fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP[6]"
    Critical Warning (308012): Node  "fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP[5]"
    Critical Warning (308012): Node  "datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_LATCHED[2]~_emulated"
    Critical Warning (308012): Node  "datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_LATCHED[4]~_emulated"
    Critical Warning (308012): Node  "registers:u_registers|registers_istr:u_registers_istr|FE"
    Critical Warning (308012): Node  "datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_LATCHED[0]~_emulated"
    Critical Warning (308012): Node  "datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_LATCHED[3]~_emulated"
    Critical Warning (308012): Node  "datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_LATCHED[5]~_emulated"
    Critical Warning (308012): Node  "datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_LATCHED[6]~_emulated"
    Critical Warning (308012): Node  "datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_LATCHED[7]~_emulated"
Critical Warning (308018): (High) Rule S104: Clock port and any other port of a register should not be driven by the same signal source. Found 4 node(s) related to this rule.
    Critical Warning (308012): Node  "fifo:int_fifo|fifo_byte_ptr:u_byte_ptr|BO1"
    Critical Warning (308012): Node  "registers:u_registers|registers_cntr:u_registers_cntr|CNTR_O[8]"
    Critical Warning (308012): Node  "registers:u_registers|registers_istr:u_registers_istr|INT_P"
    Critical Warning (308012): Node  "registers:u_registers|registers_istr:u_registers_istr|INT_F"
Critical Warning (308060): (High) Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains. (Value defined:2). Found 37 asynchronous clock domain interface structure(s) related to this rule.
    Critical Warning (308012): Node  "SCSI_SM:u_SCSI_SM|CCPUREQ"
    Critical Warning (308012): Node  "CPU_SM:u_CPU_SM|PAS"
    Critical Warning (308012): Node  "SCSI_SM:u_SCSI_SM|nLS2CPU"
    Critical Warning (308012): Node  "SCSI_SM:u_SCSI_SM|CDSACK_"
    Critical Warning (308012): Node  "fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|FIFOEMPTY~_emulated"
    Critical Warning (308012): Node  "registers:u_registers|registers_cntr:u_registers_cntr|CNTR_O[1]"
    Critical Warning (308012): Node  "CPU_SM:u_CPU_SM|BGRANT_"
    Critical Warning (308012): Node  "CPU_SM:u_CPU_SM|nCYCLEDONE"
    Critical Warning (308012): Node  "registers:u_registers|A1"
    Critical Warning (308012): Node  "CPU_SM:u_CPU_SM|DSACK_LATCHED_[1]"
    Critical Warning (308012): Node  "CPU_SM:u_CPU_SM|DSACK_LATCHED_[0]"
    Critical Warning (308012): Node  "fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|FIFOFULL"
    Critical Warning (308012): Node  "CPU_SM:u_CPU_SM|INCFIFO"
    Critical Warning (308012): Node  "CPU_SM:u_CPU_SM|FLUSHFIFO"
    Critical Warning (308012): Node  "registers:u_registers|FLUSHFIFO"
    Critical Warning (308012): Node  "CPU_SM:u_CPU_SM|DMAENA"
    Critical Warning (308012): Node  "registers:u_registers|registers_cntr:u_registers_cntr|CNTR_O[8]"
    Critical Warning (308012): Node  "CPU_SM:u_CPU_SM|PLHW"
    Critical Warning (308012): Node  "SCSI_SM:u_SCSI_SM|CDREQ_"
    Critical Warning (308012): Node  "CPU_SM:u_CPU_SM|PDS"
    Critical Warning (308012): Node  "datapath:u_datapath|datapath_input:u_datapath_input|UD_LATCH[9]"
    Critical Warning (308012): Node  "CPU_SM:u_CPU_SM|PLLW"
    Critical Warning (308012): Node  "datapath:u_datapath|datapath_input:u_datapath_input|UD_LATCH[1]"
    Critical Warning (308012): Node  "datapath:u_datapath|datapath_input:u_datapath_input|UD_LATCH[10]"
    Critical Warning (308012): Node  "datapath:u_datapath|datapath_input:u_datapath_input|UD_LATCH[2]"
    Critical Warning (308012): Node  "datapath:u_datapath|datapath_input:u_datapath_input|UD_LATCH[12]"
    Critical Warning (308012): Node  "datapath:u_datapath|datapath_input:u_datapath_input|UD_LATCH[4]"
    Critical Warning (308012): Node  "datapath:u_datapath|datapath_input:u_datapath_input|UD_LATCH[0]"
    Critical Warning (308012): Node  "datapath:u_datapath|datapath_input:u_datapath_input|UD_LATCH[8]"
    Critical Warning (308012): Node  "datapath:u_datapath|datapath_input:u_datapath_input|UD_LATCH[3]"
    Info (308002): Truncated list of Design Assistant messages to 30 messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated.
Warning (308017): (Medium) Rule C103: Gated clock does not feed at least a pre-defined number of clock ports to effectively save power. (Value defined:30). Found 10 node(s) related to this rule.
    Warning (308010): Node  "rtl~0"
    Warning (308010): Node  "SCSI_SM:u_SCSI_SM|scsi_sm_outputs:u_scsi_sm_outputs|SET_DSACK"
    Warning (308010): Node  "registers:u_registers|addr_decoder:u_addr_decoder|ACR_WR"
    Warning (308010): Node  "registers:u_registers|addr_decoder:u_addr_decoder|ST_DMA"
    Warning (308010): Node  "registers:u_registers|addr_decoder:u_addr_decoder|FLUSH_"
    Warning (308010): Node  "registers:u_registers|addr_decoder:u_addr_decoder|ISTR_RD_"
    Warning (308010): Node  "INCNO"
    Warning (308010): Node  "INCNI"
    Warning (308010): Node  "registers:u_registers|addr_decoder:u_addr_decoder|CONTR_WR"
    Warning (308010): Node  "fifo:int_fifo|fifo_byte_ptr:u_byte_ptr|BO1_CLK"
Warning (308040): (Medium) Rule C104: Clock signal source should drive only clock input ports. Found 7 nodes related to this rule.
    Warning (308010): Node  "SCSI_SM:u_SCSI_SM|INCBO_o"
    Warning (308010): Node  "CPU_SM:u_CPU_SM|PAS"
    Warning (308010): Node  "CPU_SM:u_CPU_SM|DECFIFO"
    Warning (308010): Node  "SCSI_SM:u_SCSI_SM|S2CPU_o"
    Warning (308010): Node  "registers:u_registers|addr_decoder:u_addr_decoder|ACR_WR"
    Warning (308010): Node  "CPU_SM:u_CPU_SM|INCFIFO"
    Warning (308010): Node  "registers:u_registers|addr_decoder:u_addr_decoder|ISTR_RD_"
Warning (308023): (Medium) Rule R102: External reset signals should be synchronized using two cascaded registers. Found 1 node(s) related to this rule.
    Warning (308010): Node  "_RST"
Warning (308027): (Medium) Rule R105: The reset signal that is generated in one clock domain and used in another clock domain should be synchronized. Found 1 node(s) related to this rule.
    Warning (308010): Node  "SCSI_SM:u_SCSI_SM|CRESET_"
Info (308046): (Information) Rule T101: Nodes with more than the specified number of fan-outs. (Value defined:30). Found 28 node(s) with highest fan-out.
    Info (308011): Node  "CPU_SM:u_CPU_SM|STATE[0]"
    Info (308011): Node  "CPU_SM:u_CPU_SM|STATE[4]"
    Info (308011): Node  "CPU_SM:u_CPU_SM|STATE[1]"
    Info (308011): Node  "SCSI_SM:u_SCSI_SM|STATE[3]"
    Info (308011): Node  "SCSI_SM:u_SCSI_SM|CRESET_"
    Info (308011): Node  "_RST"
    Info (308011): Node  "SCSI_SM:u_SCSI_SM|S2CPU_o"
    Info (308011): Node  "CPU_SM:u_CPU_SM|STATE[2]"
    Info (308011): Node  "CPU_SM:u_CPU_SM|STATE[3]"
    Info (308011): Node  "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1~clkctrl"
    Info (308011): Node  "fifo:int_fifo|fifo_3bit_cntr:u_next_out_cntr|COUNT[2]"
    Info (308011): Node  "fifo:int_fifo|fifo_3bit_cntr:u_next_out_cntr|COUNT[1]"
    Info (308011): Node  "fifo:int_fifo|fifo_3bit_cntr:u_next_out_cntr|COUNT[0]"
    Info (308011): Node  "fifo:int_fifo|Decoder0~4"
    Info (308011): Node  "SCSI_SM:u_SCSI_SM|S2F_o"
    Info (308011): Node  "fifo:int_fifo|fifo_write_strobes:u_write_strobes|UUWS~clkctrl"
    Info (308011): Node  "fifo:int_fifo|Decoder0~7"
    Info (308011): Node  "fifo:int_fifo|Decoder0~5"
    Info (308011): Node  "fifo:int_fifo|Decoder0~6"
    Info (308011): Node  "fifo:int_fifo|Decoder0~0"
    Info (308011): Node  "fifo:int_fifo|Decoder0~3"
    Info (308011): Node  "fifo:int_fifo|Decoder0~1"
    Info (308011): Node  "fifo:int_fifo|Decoder0~2"
    Info (308011): Node  "CPU_SM:u_CPU_SM|PAS~clkctrl"
    Info (308011): Node  "datapath:u_datapath|datapath_output:u_datapath_output|DATA[15]~3"
    Info (308011): Node  "fifo:int_fifo|fifo_write_strobes:u_write_strobes|UMWS~clkctrl"
    Info (308011): Node  "fifo:int_fifo|fifo_write_strobes:u_write_strobes|LMWS~clkctrl"
    Info (308011): Node  "fifo:int_fifo|fifo_write_strobes:u_write_strobes|LLWS~clkctrl"
Info (308044): (Information) Rule T102: Top nodes with the highest number of fan-outs. (Value defined:50). Found 50 node(s) with highest fan-out.
    Info (308011): Node  "fifo:int_fifo|fifo_3bit_cntr:u_next_out_cntr|COUNT[1]"
    Info (308011): Node  "fifo:int_fifo|fifo_3bit_cntr:u_next_out_cntr|COUNT[0]"
    Info (308011): Node  "fifo:int_fifo|fifo_write_strobes:u_write_strobes|LLWS~clkctrl"
    Info (308011): Node  "fifo:int_fifo|fifo_write_strobes:u_write_strobes|UUWS~clkctrl"
    Info (308011): Node  "fifo:int_fifo|fifo_write_strobes:u_write_strobes|UMWS~clkctrl"
    Info (308011): Node  "fifo:int_fifo|fifo_write_strobes:u_write_strobes|LMWS~clkctrl"
    Info (308011): Node  "SCSI_SM:u_SCSI_SM|S2CPU_o"
    Info (308011): Node  "CPU_SM:u_CPU_SM|STATE[3]"
    Info (308011): Node  "SCSI_SM:u_SCSI_SM|S2F_o"
    Info (308011): Node  "PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1~clkctrl"
    Info (308011): Node  "CPU_SM:u_CPU_SM|STATE[1]"
    Info (308011): Node  "CPU_SM:u_CPU_SM|STATE[4]"
    Info (308011): Node  "SCSI_SM:u_SCSI_SM|CRESET_"
    Info (308011): Node  "_RST"
    Info (308011): Node  "fifo:int_fifo|fifo_3bit_cntr:u_next_out_cntr|COUNT[2]"
    Info (308011): Node  "fifo:int_fifo|Decoder0~2"
    Info (308011): Node  "datapath:u_datapath|datapath_output:u_datapath_output|DATA[15]~3"
    Info (308011): Node  "CPU_SM:u_CPU_SM|STATE[0]"
    Info (308011): Node  "fifo:int_fifo|Decoder0~1"
    Info (308011): Node  "CPU_SM:u_CPU_SM|STATE[2]"
    Info (308011): Node  "fifo:int_fifo|Decoder0~3"
    Info (308011): Node  "fifo:int_fifo|Decoder0~4"
    Info (308011): Node  "fifo:int_fifo|Decoder0~7"
    Info (308011): Node  "CPU_SM:u_CPU_SM|PAS~clkctrl"
    Info (308011): Node  "fifo:int_fifo|Decoder0~0"
    Info (308011): Node  "fifo:int_fifo|Decoder0~5"
    Info (308011): Node  "fifo:int_fifo|Decoder0~6"
    Info (308011): Node  "SCSI_SM:u_SCSI_SM|STATE[3]"
    Info (308011): Node  "SCSI_SM:u_SCSI_SM|STATE[1]"
    Info (308011): Node  "SCSI_SM:u_SCSI_SM|STATE[4]"
    Info (308002): Truncated list of Design Assistant messages to 30 messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated.
Info (308007): Design Assistant information: finished post-fitting analysis of current design -- generated 78 information messages and 115 warning messages
Info: Quartus II 64-Bit Design Assistant was successful. 0 errors, 142 warnings
    Info: Peak virtual memory: 4546 megabytes
    Info: Processing ended: Sun Feb 19 19:15:53 2023
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:00


