<profile>
<RunData>
  <RUN_TYPE>impl</RUN_TYPE>
  <VIVADO_VERSION>v.2023.2</VIVADO_VERSION>
  <ROOT_MODULE_CELL>bd_0_i/hls_inst</ROOT_MODULE_CELL>
</RunData>
<TimingReport>
  <TargetClockPeriod>10.000</TargetClockPeriod>
  <AchievedClockPeriod>9.803</AchievedClockPeriod>
  <CLOCK_NAME>ap_clk</CLOCK_NAME>
  <CP_FINAL>9.803</CP_FINAL>
  <CP_ROUTE>9.803</CP_ROUTE>
  <CP_SYNTH>7.443</CP_SYNTH>
  <CP_TARGET>10.000</CP_TARGET>
  <SLACK_FINAL>0.197</SLACK_FINAL>
  <SLACK_ROUTE>0.197</SLACK_ROUTE>
  <SLACK_SYNTH>2.557</SLACK_SYNTH>
  <TIMING_MET>TRUE</TIMING_MET>
  <TNS_FINAL>0.000</TNS_FINAL>
  <TNS_ROUTE>0.000</TNS_ROUTE>
  <TNS_SYNTH>0.000</TNS_SYNTH>
  <WNS_FINAL>0.197</WNS_FINAL>
  <WNS_ROUTE>0.197</WNS_ROUTE>
  <WNS_SYNTH>2.557</WNS_SYNTH>
</TimingReport>
<AreaReport>
  <Resources>
    <BRAM>256</BRAM>
    <CLB>0</CLB>
    <DSP>0</DSP>
    <FF>2961</FF>
    <LATCH>0</LATCH>
    <LUT>4824</LUT>
    <SLICE>2065</SLICE>
    <SRL>0</SRL>
    <URAM>0</URAM>
  </Resources>
  <AvailableResources>
    <BRAM>280</BRAM>
    <CLB>0</CLB>
    <DSP>220</DSP>
    <FF>106400</FF>
    <LUT>53200</LUT>
    <SLICE>13300</SLICE>
    <URAM>0</URAM>
  </AvailableResources>
</AreaReport>
<RtlModules>
  <RtlModule CELL="inst" DEPTH="0" FILE_NAME="bd_0_hls_inst_0.v" ORIG_REF_NAME="rv32i_npp_ip" TOP_CELL="bd_0_i/hls_inst/inst">
    <SubModules count="1">control_s_axi_U</SubModules>
    <Resources BRAM="256" FF="2961" LUT="4824" LogicLUT="4824" RAMB36="128"/>
    <LocalResources FF="2756" LUT="127" LogicLUT="127"/>
  </RtlModule>
  <RtlModule CELL="inst/control_s_axi_U" BINDMODULE="rv32i_npp_ip_control_s_axi" DEPTH="1" FILE_NAME="rv32i_npp_ip.v" ORIG_REF_NAME="rv32i_npp_ip_control_s_axi">
    <Resources BRAM="256" FF="205" LUT="4699" LogicLUT="4699" RAMB36="128"/>
    <LocalResources FF="138" LUT="137" LogicLUT="137"/>
  </RtlModule>
</RtlModules>
<TimingPaths>
  <TPATH DATAPATH_DELAY="9.796" DATAPATH_LOGIC_DELAY="0.718" DATAPATH_NET_DELAY="9.078" ENDPOINT_PIN="bd_0_i/hls_inst/inst/ap_CS_fsm_reg[1]_rep__20/D" LOGIC_LEVELS="1" MAX_FANOUT="1112" SLACK="0.197" STARTPOINT_PIN="bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C">
    <CELL  NAME="bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDSE" LINE_NUMBER="722"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/control_s_axi_U/ap_CS_fsm[1]_rep_i_1__20" PRIMITIVE_TYPE="LUT.others.LUT4" LINE_NUMBER="1388"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/ap_CS_fsm_reg[1]_rep__20" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" LINE_NUMBER="722"/>
  </TPATH>
  <TPATH DATAPATH_DELAY="9.074" DATAPATH_LOGIC_DELAY="1.534" DATAPATH_NET_DELAY="7.540" ENDPOINT_PIN="bd_0_i/hls_inst/inst/control_s_axi_U/int_data_ram/mem_reg_1_0_2/WEBWE[0]" LOGIC_LEVELS="5" MAX_FANOUT="226" SLACK="0.310" STARTPOINT_PIN="bd_0_i/hls_inst/inst/ap_CS_fsm_reg[4]/C">
    <CELL  NAME="bd_0_i/hls_inst/inst/ap_CS_fsm_reg[4]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" LINE_NUMBER="722"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/control_s_axi_U/int_data_ram/result_29_reg_527[15]_i_9" PRIMITIVE_TYPE="LUT.others.LUT2" LINE_NUMBER="1061"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/control_s_axi_U/int_data_ram/shl_ln131_reg_2891[3]_i_2" PRIMITIVE_TYPE="LUT.others.LUT6" LINE_NUMBER="1270"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/control_s_axi_U/int_data_ram/shl_ln131_reg_2891[3]_i_1" PRIMITIVE_TYPE="LUT.others.LUT6" LINE_NUMBER="1270"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_1_0_0_i_21" PRIMITIVE_TYPE="LUT.others.LUT5" LINE_NUMBER="1367"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_1_0_2_i_19" PRIMITIVE_TYPE="LUT.others.LUT6" LINE_NUMBER="494"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/control_s_axi_U/int_data_ram/mem_reg_1_0_2" PRIMITIVE_TYPE="BMEM.bram.RAMB36E1" LINE_NUMBER="622"/>
  </TPATH>
  <TPATH DATAPATH_DELAY="9.646" DATAPATH_LOGIC_DELAY="0.718" DATAPATH_NET_DELAY="8.928" ENDPOINT_PIN="bd_0_i/hls_inst/inst/pc_fu_270_reg[8]_rep__25/D" LOGIC_LEVELS="1" MAX_FANOUT="1112" SLACK="0.351" STARTPOINT_PIN="bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C">
    <CELL  NAME="bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDSE" LINE_NUMBER="722"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/pc_fu_270[8]_rep__25_i_1" PRIMITIVE_TYPE="LUT.others.LUT6" LINE_NUMBER="771"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/pc_fu_270_reg[8]_rep__25" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" LINE_NUMBER="772"/>
  </TPATH>
  <TPATH DATAPATH_DELAY="9.551" DATAPATH_LOGIC_DELAY="3.927" DATAPATH_NET_DELAY="5.624" ENDPOINT_PIN="bd_0_i/hls_inst/inst/rv2_reg_2746_reg[25]/D" LOGIC_LEVELS="4" MAX_FANOUT="257" SLACK="0.397" STARTPOINT_PIN="bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_2_0_4/CLKBWRCLK">
    <CELL  NAME="bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_2_0_4" PRIMITIVE_TYPE="BMEM.bram.RAMB36E1" LINE_NUMBER="658"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_2_1_4" PRIMITIVE_TYPE="BMEM.bram.RAMB36E1" LINE_NUMBER="658"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/rv2_reg_2746[25]_i_10" PRIMITIVE_TYPE="LUT.others.LUT6" LINE_NUMBER="222"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/rv2_reg_2746_reg[25]_i_4" PRIMITIVE_TYPE="MUXFX.others.MUXF7" LINE_NUMBER="222"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/rv2_reg_2746[25]_i_1" PRIMITIVE_TYPE="LUT.others.LUT6" LINE_NUMBER="222"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/rv2_reg_2746_reg[25]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" LINE_NUMBER="1157"/>
  </TPATH>
  <TPATH DATAPATH_DELAY="9.542" DATAPATH_LOGIC_DELAY="3.909" DATAPATH_NET_DELAY="5.633" ENDPOINT_PIN="bd_0_i/hls_inst/inst/rv2_reg_2746_reg[12]/D" LOGIC_LEVELS="3" MAX_FANOUT="129" SLACK="0.405" STARTPOINT_PIN="bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_2_0_6/CLKBWRCLK">
    <CELL  NAME="bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_2_0_6" PRIMITIVE_TYPE="BMEM.bram.RAMB36E1" LINE_NUMBER="658"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_2_1_6" PRIMITIVE_TYPE="BMEM.bram.RAMB36E1" LINE_NUMBER="658"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/rv2_reg_2746_reg[12]_i_3" PRIMITIVE_TYPE="MUXFX.others.MUXF7" LINE_NUMBER="222"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/rv2_reg_2746[12]_i_1" PRIMITIVE_TYPE="LUT.others.LUT6" LINE_NUMBER="222"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/rv2_reg_2746_reg[12]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" LINE_NUMBER="1157"/>
  </TPATH>
</TimingPaths>
<VivadoReportFiles>
  <ReportFile TYPE="design_analysis" PATH="verilog/report/rv32i_npp_ip_design_analysis_routed.rpt"/>
  <ReportFile TYPE="failfast" PATH="verilog/report/rv32i_npp_ip_failfast_routed.rpt"/>
  <ReportFile TYPE="status" PATH="verilog/report/rv32i_npp_ip_status_routed.rpt"/>
  <ReportFile TYPE="timing" PATH="verilog/report/rv32i_npp_ip_timing_routed.rpt"/>
  <ReportFile TYPE="timing_paths" PATH="verilog/report/rv32i_npp_ip_timing_paths_routed.rpt"/>
  <ReportFile TYPE="utilization" PATH="verilog/report/rv32i_npp_ip_utilization_routed.rpt"/>
  <ReportFile TYPE="utilization_hierarchical" PATH="verilog/report/rv32i_npp_ip_utilization_hierarchical_routed.rpt"/>
</VivadoReportFiles>
</profile>
