$date
	Tue Sep 13 21:08:11 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module glitch_free_tb $end
$var wire 1 ! clkout $end
$var reg 1 " clk0 $end
$var reg 1 # clk1 $end
$var reg 1 $ rst_n $end
$var reg 1 % select $end
$scope module inst_glitch_free $end
$var wire 1 " clk0 $end
$var wire 1 # clk1 $end
$var wire 1 ! clkout $end
$var wire 1 & mid_clk0 $end
$var wire 1 ' mid_clk00 $end
$var wire 1 ( mid_clk1 $end
$var wire 1 ) mid_clk11 $end
$var wire 1 $ rst_n $end
$var wire 1 % select $end
$var reg 1 * mid_clk0_r1 $end
$var reg 1 + mid_clk0_r2 $end
$var reg 1 , mid_clk0_r2n $end
$var reg 1 - mid_clk1_r1 $end
$var reg 1 . mid_clk1_r2 $end
$var reg 1 / mid_clk1_r2n $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1/
0.
0-
1,
0+
0*
0)
0(
0'
1&
0%
0$
0#
0"
0!
$end
#2000
1"
#4000
0"
#5000
1$
1#
#6000
1*
1"
#8000
0,
1+
0"
#10000
1!
1'
1"
0#
#12000
0!
0'
0"
#14000
1!
1'
1"
#15000
1#
#16000
0!
0'
0"
#18000
1!
1'
1"
#20000
0!
0'
0"
0#
#22000
1!
1'
1"
#24000
0!
0'
0"
#25000
1#
#26000
1!
1'
1"
#28000
0!
0'
0"
#30000
1!
1'
1"
0#
#32000
0!
0'
0"
#34000
1!
1'
1"
#35000
0&
1#
1%
#36000
0!
0'
0"
#38000
0*
1!
1'
1"
#40000
1(
1,
0+
0!
0'
0"
0#
#42000
1"
#44000
0"
#45000
1-
1#
#46000
1"
#48000
0"
#50000
0/
1.
1"
0#
#52000
0"
#54000
1"
#55000
1!
1)
1#
#56000
0"
#58000
1"
#60000
0!
0)
0"
0#
#62000
1"
#64000
0"
#65000
1!
1)
1#
#66000
1"
#68000
0"
#70000
0!
0)
1"
0#
#72000
0"
#74000
1"
#75000
0-
1!
1)
0(
1#
0%
#76000
0"
#78000
1"
#80000
1&
1/
0.
0!
0)
0"
0#
#82000
1*
1"
#84000
0,
1+
0"
#85000
1#
