

Implementation tool: Xilinx Vivado v.2024.1.2
Project:             axil_conv2D
Solution:            hls
Device target:       xc7z010-clg400-1
Report date:         Fri May 16 13:41:03 WEST 2025

#=== Post-Implementation Resource usage ===
SLICE:          135
LUT:            379
FF:             340
DSP:              5
BRAM:             8
URAM:             0
LATCH:            0
SRL:             12
CLB:              0

#=== Final timing ===
CP required:                     10.000
CP achieved post-synthesis:      6.594
CP achieved post-implementation: 7.195
Timing met
