-- Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
-- Date        : Fri Mar 17 17:26:44 2023
-- Host        : DESKTOP-R8BVPM7 running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode funcsim
--               C:/Users/george/Documents/Workspace/Xilinx/XC7K325/vga_term/vga_term.srcs/sources_1/bd/design_1/ip/design_1_dpram_t2_0_0/design_1_dpram_t2_0_0_sim_netlist.vhdl
-- Design      : design_1_dpram_t2_0_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7k325tffg676-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_dpram_t2_0_0_dpram_t2 is
  port (
    dob : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    wea : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 9 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 9 downto 0 );
    dia : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_dpram_t2_0_0_dpram_t2 : entity is "dpram_t2";
end design_1_dpram_t2_0_0_dpram_t2;

architecture STRUCTURE of design_1_dpram_t2_0_0_dpram_t2 is
  signal NLW_RAM_reg_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_RAM_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_RAM_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_RAM_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of RAM_reg : label is "p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of RAM_reg : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of RAM_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of RAM_reg : label is 6912;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of RAM_reg : label is "RAM";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of RAM_reg : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of RAM_reg : label is 1023;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of RAM_reg : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of RAM_reg : label is 7;
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of RAM_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of RAM_reg : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of RAM_reg : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of RAM_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of RAM_reg : label is 7;
begin
RAM_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0050004F004E004D004C004B004A004900480047004600450044004300420030",
      INIT_01 => X"0037003600350034003300320031003100580057005600550054005300520051",
      INIT_02 => X"0033003200310030003900380037003600350034003300320031003000390038",
      INIT_03 => X"0050004F004E004D004C004B004A004900480047004600450044004300420031",
      INIT_04 => X"0037003600350034003300320031003100580057005600550054005300520051",
      INIT_05 => X"0033003200310030003900380037003600350034003300320031003000390038",
      INIT_06 => X"0050004F004E004D004C004B004A004900480047004600450044004300420032",
      INIT_07 => X"0037003600350034003300320031003100580057005600550054005300520051",
      INIT_08 => X"0033003200310030003900380037003600350034003300320031003000390038",
      INIT_09 => X"0050004F004E004D004C004B004A004900480047004600450044004300420033",
      INIT_0A => X"0037003600350034003300320031003100580057005600550054005300520051",
      INIT_0B => X"0033003200310030003900380037003600350034003300320031003000390038",
      INIT_0C => X"0050004F004E004D004C004B004A004900480047004600450044004300420034",
      INIT_0D => X"0037003600350034003300320031003100580057005600550054005300520051",
      INIT_0E => X"0033003200310030003900380037003600350034003300320031003000390038",
      INIT_0F => X"0050004F004E004D004C004B004A004900480047004600450044004300420035",
      INIT_10 => X"0037003600350034003300320031003100580057005600550054005300520051",
      INIT_11 => X"0033003200310030003900380037003600350034003300320031003000390038",
      INIT_12 => X"0050004F004E004D004C004B004A004900480047004600450044004300420036",
      INIT_13 => X"0037003600350034003300320031003100580057005600550054005300520051",
      INIT_14 => X"0033003200310030003900380037003600350034003300320031003000390038",
      INIT_15 => X"0050004F004E004D004C004B004A004900480047004600450044004300420037",
      INIT_16 => X"0037003600350034003300320031003100580057005600550054005300520051",
      INIT_17 => X"0033003200310030003900380037003600350034003300320031003000390038",
      INIT_18 => X"0050004F004E004D004C004B004A004900480047004600450044004300420038",
      INIT_19 => X"0037003600350034003300320031003100580057005600550054005300520051",
      INIT_1A => X"0033003200310030003900380037003600350034003300320031003000390038",
      INIT_1B => X"0050004F004E004D004C004B004A004900480047004600450044004300420039",
      INIT_1C => X"0037003600350034003300320031003100580057005600550054005300520051",
      INIT_1D => X"0033003200310030003900380037003600350034003300320031003000390038",
      INIT_1E => X"0050004F004E004D004C004B004A004900480047004600450044004300420030",
      INIT_1F => X"0037003600350034003300320031003100580057005600550054005300520051",
      INIT_20 => X"0033003200310030003900380037003600350034003300320031003000390038",
      INIT_21 => X"0050004F004E004D004C004B004A004900480047004600450044004300420031",
      INIT_22 => X"0037003600350034003300320031003100580057005600550054005300520051",
      INIT_23 => X"0033003200310030003900380037003600350034003300320031003000390038",
      INIT_24 => X"0050004F004E004D004C004B004A004900480047004600450044004300420032",
      INIT_25 => X"0037003600350034003300320031003100580057005600550054005300520051",
      INIT_26 => X"0033003200310030003900380037003600350034003300320031003000390038",
      INIT_27 => X"0050004F004E004D004C004B004A004900480047004600450044004300420033",
      INIT_28 => X"0037003600350034003300320031003100580057005600550054005300520051",
      INIT_29 => X"0033003200310030003900380037003600350034003300320031003000390038",
      INIT_2A => X"0050004F004E004D004C004B004A004900480047004600450044004300420034",
      INIT_2B => X"0037003600350034003300320031003100580057005600550054005300520051",
      INIT_2C => X"0033003200310030003900380037003600350034003300320031003000390038",
      INIT_2D => X"0050004F004E004D004C004B004A004900480047004600450044004300420035",
      INIT_2E => X"0037003600350034003300320031003100580057005600550054005300520051",
      INIT_2F => X"0033003200310030003900380037003600350034003300320031003000390038",
      INIT_30 => X"0050004F004E004D004C004B004A004900480047004600450044004300420036",
      INIT_31 => X"0037003600350034003300320031003100580057005600550054005300520051",
      INIT_32 => X"0033003200310030003900380037003600350034003300320031003000390038",
      INIT_33 => X"0050004F004E004D004C004B004A004900480047004600450044004300420037",
      INIT_34 => X"0037003600350034003300320031003100580057005600550054005300520051",
      INIT_35 => X"0033003200310030003900380037003600350034003300320031003000390038",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(13 downto 4) => addra(9 downto 0),
      ADDRARDADDR(3 downto 0) => B"0000",
      ADDRBWRADDR(13 downto 4) => addrb(9 downto 0),
      ADDRBWRADDR(3 downto 0) => B"0000",
      CLKARDCLK => clka,
      CLKBWRCLK => clkb,
      DIADI(15 downto 8) => B"00000000",
      DIADI(7 downto 0) => dia(7 downto 0),
      DIBDI(15 downto 0) => B"0000000011111111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 0) => NLW_RAM_reg_DOADO_UNCONNECTED(15 downto 0),
      DOBDO(15 downto 8) => NLW_RAM_reg_DOBDO_UNCONNECTED(15 downto 8),
      DOBDO(7 downto 0) => dob(7 downto 0),
      DOPADOP(1 downto 0) => NLW_RAM_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_RAM_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => wea,
      ENBWREN => '1',
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"11",
      WEBWE(3 downto 0) => B"0000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_dpram_t2_0_0 is
  port (
    clka : in STD_LOGIC;
    clkb : in STD_LOGIC;
    wea : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 9 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 9 downto 0 );
    dia : in STD_LOGIC_VECTOR ( 7 downto 0 );
    dob : out STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of design_1_dpram_t2_0_0 : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of design_1_dpram_t2_0_0 : entity is "design_1_dpram_t2_0_0,dpram_t2,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of design_1_dpram_t2_0_0 : entity is "yes";
  attribute ip_definition_source : string;
  attribute ip_definition_source of design_1_dpram_t2_0_0 : entity is "module_ref";
  attribute x_core_info : string;
  attribute x_core_info of design_1_dpram_t2_0_0 : entity is "dpram_t2,Vivado 2019.1";
end design_1_dpram_t2_0_0;

architecture STRUCTURE of design_1_dpram_t2_0_0 is
begin
U0: entity work.design_1_dpram_t2_0_0_dpram_t2
     port map (
      addra(9 downto 0) => addra(9 downto 0),
      addrb(9 downto 0) => addrb(9 downto 0),
      clka => clka,
      clkb => clkb,
      dia(7 downto 0) => dia(7 downto 0),
      dob(7 downto 0) => dob(7 downto 0),
      wea => wea
    );
end STRUCTURE;
