module DRAM {
    input memory (0 bits 40) GDDR0
    output memory (0 bits 40) RAMOUT
    GDDR0 accepts [(0x000000000 to 0x0fedfffff)]

    memory (0 bits 40) DRAMMAP
    DRAMMAP maps [
        (0x000000000 to 0x0fedfffff) to RAMOUT at (0x000000000 to 0x0fedfffff)
    ]
}

module SOCKET {
    instance RAM[1 to 4] of DRAM

    memory (0 bits 40) LOCAL
    LOCAL accepts [(0x000000000 to 0x0fedfffff)]

    memory (0 bits 40) LOCAL_SRC

    forall x in (1 to 4) {  
        RAM[x] instantiates DRAM
        RAM[x] binds [
            RAMOUT to LOCAL
        ]

        LOCAL_SRC maps [
            (x*0x2000 bits 12) to RAM[x].GDDR0 at (0 bits 12)
        ]
    } 
   
}
