
OCTO.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00006754  00000000  00000000  00010000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .relocate     00000070  20000000  00006754  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000218  20000070  000067c4  00020070  2**2
                  ALLOC
  3 .stack        00002000  20000288  000069dc  00020070  2**0
                  ALLOC
  4 .ARM.attributes 00000028  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
  5 .comment      00000059  00000000  00000000  00020098  2**0
                  CONTENTS, READONLY
  6 .debug_info   0003dc10  00000000  00000000  000200f1  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00005cab  00000000  00000000  0005dd01  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_loc    00008ad6  00000000  00000000  000639ac  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_aranges 000009d8  00000000  00000000  0006c482  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_ranges 00000a18  00000000  00000000  0006ce5a  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_macro  0001e3d4  00000000  00000000  0006d872  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_line   00017399  00000000  00000000  0008bc46  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_str    00088292  00000000  00000000  000a2fdf  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_frame  0000218c  00000000  00000000  0012b274  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <_sfixed>:
       0:	20002288 	.word	0x20002288
       4:	00002e71 	.word	0x00002e71
       8:	00002e6d 	.word	0x00002e6d
       c:	00002e6d 	.word	0x00002e6d
	...
      2c:	00002e6d 	.word	0x00002e6d
	...
      38:	00002e6d 	.word	0x00002e6d
      3c:	00002e6d 	.word	0x00002e6d
      40:	00002e6d 	.word	0x00002e6d
      44:	00002e6d 	.word	0x00002e6d
      48:	00002e6d 	.word	0x00002e6d
      4c:	00000885 	.word	0x00000885
      50:	00000115 	.word	0x00000115
      54:	00002e6d 	.word	0x00002e6d
      58:	00002e6d 	.word	0x00002e6d
      5c:	00002e6d 	.word	0x00002e6d
      60:	00002e6d 	.word	0x00002e6d
      64:	000026e1 	.word	0x000026e1
      68:	000026f1 	.word	0x000026f1
      6c:	00002701 	.word	0x00002701
      70:	00002711 	.word	0x00002711
	...
      7c:	00002e6d 	.word	0x00002e6d
      80:	00002e6d 	.word	0x00002e6d
      84:	00002e6d 	.word	0x00002e6d
      88:	00002e6d 	.word	0x00002e6d
      8c:	00002e6d 	.word	0x00002e6d
      90:	00002e6d 	.word	0x00002e6d
	...
      9c:	00001205 	.word	0x00001205
      a0:	00002e6d 	.word	0x00002e6d
      a4:	00001419 	.word	0x00001419
      a8:	00002e6d 	.word	0x00002e6d
      ac:	00002e6d 	.word	0x00002e6d
      b0:	00000000 	.word	0x00000000

000000b4 <__do_global_dtors_aux>:
      b4:	b510      	push	{r4, lr}
      b6:	4c06      	ldr	r4, [pc, #24]	; (d0 <__do_global_dtors_aux+0x1c>)
      b8:	7823      	ldrb	r3, [r4, #0]
      ba:	2b00      	cmp	r3, #0
      bc:	d107      	bne.n	ce <__do_global_dtors_aux+0x1a>
      be:	4b05      	ldr	r3, [pc, #20]	; (d4 <__do_global_dtors_aux+0x20>)
      c0:	2b00      	cmp	r3, #0
      c2:	d002      	beq.n	ca <__do_global_dtors_aux+0x16>
      c4:	4804      	ldr	r0, [pc, #16]	; (d8 <__do_global_dtors_aux+0x24>)
      c6:	e000      	b.n	ca <__do_global_dtors_aux+0x16>
      c8:	bf00      	nop
      ca:	2301      	movs	r3, #1
      cc:	7023      	strb	r3, [r4, #0]
      ce:	bd10      	pop	{r4, pc}
      d0:	20000070 	.word	0x20000070
      d4:	00000000 	.word	0x00000000
      d8:	00006754 	.word	0x00006754

000000dc <frame_dummy>:
      dc:	4b08      	ldr	r3, [pc, #32]	; (100 <frame_dummy+0x24>)
      de:	b510      	push	{r4, lr}
      e0:	2b00      	cmp	r3, #0
      e2:	d003      	beq.n	ec <frame_dummy+0x10>
      e4:	4907      	ldr	r1, [pc, #28]	; (104 <frame_dummy+0x28>)
      e6:	4808      	ldr	r0, [pc, #32]	; (108 <frame_dummy+0x2c>)
      e8:	e000      	b.n	ec <frame_dummy+0x10>
      ea:	bf00      	nop
      ec:	4807      	ldr	r0, [pc, #28]	; (10c <frame_dummy+0x30>)
      ee:	6803      	ldr	r3, [r0, #0]
      f0:	2b00      	cmp	r3, #0
      f2:	d100      	bne.n	f6 <frame_dummy+0x1a>
      f4:	bd10      	pop	{r4, pc}
      f6:	4b06      	ldr	r3, [pc, #24]	; (110 <frame_dummy+0x34>)
      f8:	2b00      	cmp	r3, #0
      fa:	d0fb      	beq.n	f4 <frame_dummy+0x18>
      fc:	4798      	blx	r3
      fe:	e7f9      	b.n	f4 <frame_dummy+0x18>
     100:	00000000 	.word	0x00000000
     104:	20000074 	.word	0x20000074
     108:	00006754 	.word	0x00006754
     10c:	00006754 	.word	0x00006754
     110:	00000000 	.word	0x00000000

00000114 <EIC_Handler>:
	return _current_channel;
}

/** Handler for the EXTINT hardware module interrupt. */
void EIC_Handler(void)
{
     114:	b570      	push	{r4, r5, r6, lr}
	/* Find any triggered channels, run associated callback handlers */
	for (_current_channel = 0; _current_channel < EIC_NUMBER_OF_INTERRUPTS ; _current_channel++) {
     116:	2200      	movs	r2, #0
     118:	4b15      	ldr	r3, [pc, #84]	; (170 <EIC_Handler+0x5c>)
     11a:	701a      	strb	r2, [r3, #0]
     11c:	2300      	movs	r3, #0
 */
static inline bool extint_chan_is_detected(
		const uint8_t channel)
{
	Eic *const eic_module = _extint_get_eic_from_channel(channel);
	uint32_t eic_mask   = (1UL << (channel % 32));
     11e:	251f      	movs	r5, #31
		if (extint_chan_is_detected(_current_channel)) {
			/* Clear flag */
			extint_chan_clear_detected(_current_channel);
			/* Find any associated callback entries in the callback table */
			if (_extint_dev.callbacks[_current_channel] != NULL) {
     120:	4e14      	ldr	r6, [pc, #80]	; (174 <EIC_Handler+0x60>)

/** Handler for the EXTINT hardware module interrupt. */
void EIC_Handler(void)
{
	/* Find any triggered channels, run associated callback handlers */
	for (_current_channel = 0; _current_channel < EIC_NUMBER_OF_INTERRUPTS ; _current_channel++) {
     122:	4c13      	ldr	r4, [pc, #76]	; (170 <EIC_Handler+0x5c>)
static inline Eic * _extint_get_eic_from_channel(
		const uint8_t channel)
{
	uint8_t eic_index = (channel / 32);

	if (eic_index < EIC_INST_NUM) {
     124:	2b1f      	cmp	r3, #31
     126:	d919      	bls.n	15c <EIC_Handler+0x48>
     128:	e00f      	b.n	14a <EIC_Handler+0x36>
		Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

		return eics[eic_index];
	} else {
		Assert(false);
		return NULL;
     12a:	2100      	movs	r1, #0
     12c:	e000      	b.n	130 <EIC_Handler+0x1c>

	if (eic_index < EIC_INST_NUM) {
		/* Array of available EICs */
		Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

		return eics[eic_index];
     12e:	4912      	ldr	r1, [pc, #72]	; (178 <EIC_Handler+0x64>)
		const uint8_t channel)
{
	Eic *const eic_module = _extint_get_eic_from_channel(channel);
	uint32_t eic_mask   = (1UL << (channel % 32));

	eic_module->INTFLAG.reg = eic_mask;
     130:	610a      	str	r2, [r1, #16]
		if (extint_chan_is_detected(_current_channel)) {
			/* Clear flag */
			extint_chan_clear_detected(_current_channel);
			/* Find any associated callback entries in the callback table */
			if (_extint_dev.callbacks[_current_channel] != NULL) {
     132:	009b      	lsls	r3, r3, #2
     134:	599b      	ldr	r3, [r3, r6]
     136:	2b00      	cmp	r3, #0
     138:	d000      	beq.n	13c <EIC_Handler+0x28>
				/* Run the registered callback */
				_extint_dev.callbacks[_current_channel]();
     13a:	4798      	blx	r3

/** Handler for the EXTINT hardware module interrupt. */
void EIC_Handler(void)
{
	/* Find any triggered channels, run associated callback handlers */
	for (_current_channel = 0; _current_channel < EIC_NUMBER_OF_INTERRUPTS ; _current_channel++) {
     13c:	7823      	ldrb	r3, [r4, #0]
     13e:	3301      	adds	r3, #1
     140:	b2db      	uxtb	r3, r3
     142:	7023      	strb	r3, [r4, #0]
     144:	2b0f      	cmp	r3, #15
     146:	d9ed      	bls.n	124 <EIC_Handler+0x10>
     148:	e011      	b.n	16e <EIC_Handler+0x5a>
 */
static inline bool extint_chan_is_detected(
		const uint8_t channel)
{
	Eic *const eic_module = _extint_get_eic_from_channel(channel);
	uint32_t eic_mask   = (1UL << (channel % 32));
     14a:	0029      	movs	r1, r5
     14c:	4019      	ands	r1, r3
     14e:	2201      	movs	r2, #1
     150:	408a      	lsls	r2, r1

	return (eic_module->INTFLAG.reg & eic_mask);
     152:	2100      	movs	r1, #0
     154:	6909      	ldr	r1, [r1, #16]
		if (extint_chan_is_detected(_current_channel)) {
     156:	4211      	tst	r1, r2
     158:	d1e7      	bne.n	12a <EIC_Handler+0x16>
     15a:	e7ef      	b.n	13c <EIC_Handler+0x28>
 */
static inline bool extint_chan_is_detected(
		const uint8_t channel)
{
	Eic *const eic_module = _extint_get_eic_from_channel(channel);
	uint32_t eic_mask   = (1UL << (channel % 32));
     15c:	0029      	movs	r1, r5
     15e:	4019      	ands	r1, r3
     160:	2201      	movs	r2, #1
     162:	408a      	lsls	r2, r1

	return (eic_module->INTFLAG.reg & eic_mask);
     164:	4904      	ldr	r1, [pc, #16]	; (178 <EIC_Handler+0x64>)
     166:	6909      	ldr	r1, [r1, #16]
     168:	4211      	tst	r1, r2
     16a:	d1e0      	bne.n	12e <EIC_Handler+0x1a>
     16c:	e7e6      	b.n	13c <EIC_Handler+0x28>
				/* Run the registered callback */
				_extint_dev.callbacks[_current_channel]();
			}
		}
	}
}
     16e:	bd70      	pop	{r4, r5, r6, pc}
     170:	200000d4 	.word	0x200000d4
     174:	200000d8 	.word	0x200000d8
     178:	40001800 	.word	0x40001800

0000017c <_extint_enable>:
{
	Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

	/* Enable all EIC hardware modules. */
	for (uint32_t i = 0; i < EIC_INST_NUM; i++) {
		eics[i]->CTRL.reg |= EIC_CTRL_ENABLE;
     17c:	4a04      	ldr	r2, [pc, #16]	; (190 <_extint_enable+0x14>)
     17e:	7811      	ldrb	r1, [r2, #0]
     180:	2302      	movs	r3, #2
     182:	430b      	orrs	r3, r1
     184:	7013      	strb	r3, [r2, #0]
static inline bool extint_is_syncing(void)
{
	Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

	for (uint32_t i = 0; i < EIC_INST_NUM; i++) {
		if (eics[i]->STATUS.reg & EIC_STATUS_SYNCBUSY) {
     186:	7853      	ldrb	r3, [r2, #1]
     188:	b25b      	sxtb	r3, r3
     18a:	2b00      	cmp	r3, #0
     18c:	dbfb      	blt.n	186 <_extint_enable+0xa>
	}

	while (extint_is_syncing()) {
		/* Wait for all hardware modules to complete synchronization */
	}
}
     18e:	4770      	bx	lr
     190:	40001800 	.word	0x40001800

00000194 <_system_extint_init>:
 * \note When SYSTEM module is used, this function will be invoked by
 * \ref system_init() automatically if the module is included.
 */
void _system_extint_init(void);
void _system_extint_init(void)
{
     194:	b500      	push	{lr}
     196:	b083      	sub	sp, #12
		const enum system_clock_apb_bus bus,
		const uint32_t mask)
{
	switch (bus) {
		case SYSTEM_CLOCK_APB_APBA:
			PM->APBAMASK.reg |= mask;
     198:	4a12      	ldr	r2, [pc, #72]	; (1e4 <_system_extint_init+0x50>)
     19a:	6991      	ldr	r1, [r2, #24]
     19c:	2340      	movs	r3, #64	; 0x40
     19e:	430b      	orrs	r3, r1
     1a0:	6193      	str	r3, [r2, #24]
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->source_generator = GCLK_GENERATOR_0;
     1a2:	a901      	add	r1, sp, #4
     1a4:	2300      	movs	r3, #0
     1a6:	700b      	strb	r3, [r1, #0]

	/* Configure the generic clock for the module and enable it */
	struct system_gclk_chan_config gclk_chan_conf;
	system_gclk_chan_get_config_defaults(&gclk_chan_conf);
	gclk_chan_conf.source_generator = EXTINT_CLOCK_SOURCE;
	system_gclk_chan_set_config(EIC_GCLK_ID, &gclk_chan_conf);
     1a8:	2005      	movs	r0, #5
     1aa:	4b0f      	ldr	r3, [pc, #60]	; (1e8 <_system_extint_init+0x54>)
     1ac:	4798      	blx	r3

	/* Enable the clock anyway, since when needed it will be requested
	 * by External Interrupt driver */
	system_gclk_chan_enable(EIC_GCLK_ID);
     1ae:	2005      	movs	r0, #5
     1b0:	4b0e      	ldr	r3, [pc, #56]	; (1ec <_system_extint_init+0x58>)
     1b2:	4798      	blx	r3

	/* Reset all EIC hardware modules. */
	for (uint32_t i = 0; i < EIC_INST_NUM; i++) {
		eics[i]->CTRL.reg |= EIC_CTRL_SWRST;
     1b4:	4a0e      	ldr	r2, [pc, #56]	; (1f0 <_system_extint_init+0x5c>)
     1b6:	7811      	ldrb	r1, [r2, #0]
     1b8:	2301      	movs	r3, #1
     1ba:	430b      	orrs	r3, r1
     1bc:	7013      	strb	r3, [r2, #0]
static inline bool extint_is_syncing(void)
{
	Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

	for (uint32_t i = 0; i < EIC_INST_NUM; i++) {
		if (eics[i]->STATUS.reg & EIC_STATUS_SYNCBUSY) {
     1be:	7853      	ldrb	r3, [r2, #1]
     1c0:	b25b      	sxtb	r3, r3
     1c2:	2b00      	cmp	r3, #0
     1c4:	dbfb      	blt.n	1be <_system_extint_init+0x2a>
     1c6:	4b0b      	ldr	r3, [pc, #44]	; (1f4 <_system_extint_init+0x60>)
     1c8:	0019      	movs	r1, r3
     1ca:	3140      	adds	r1, #64	; 0x40

	/* Reset the software module */
#if EXTINT_CALLBACK_MODE == true
	/* Clear callback registration table */
	for (uint8_t j = 0; j < EIC_NUMBER_OF_INTERRUPTS; j++) {
		_extint_dev.callbacks[j] = NULL;
     1cc:	2200      	movs	r2, #0
     1ce:	c304      	stmia	r3!, {r2}
	}

	/* Reset the software module */
#if EXTINT_CALLBACK_MODE == true
	/* Clear callback registration table */
	for (uint8_t j = 0; j < EIC_NUMBER_OF_INTERRUPTS; j++) {
     1d0:	4299      	cmp	r1, r3
     1d2:	d1fc      	bne.n	1ce <_system_extint_init+0x3a>
 * \param[in] vector Interrupt vector to enable
 */
static inline void system_interrupt_enable(
		const enum system_interrupt_vector vector)
{
	NVIC->ISER[0] = (uint32_t)(1 << ((uint32_t)vector & 0x0000001f));
     1d4:	2210      	movs	r2, #16
     1d6:	4b08      	ldr	r3, [pc, #32]	; (1f8 <_system_extint_init+0x64>)
     1d8:	601a      	str	r2, [r3, #0]
	}
	system_interrupt_enable(SYSTEM_INTERRUPT_MODULE_EIC);
#endif

	/* Enables the driver for further use */
	_extint_enable();
     1da:	4b08      	ldr	r3, [pc, #32]	; (1fc <_system_extint_init+0x68>)
     1dc:	4798      	blx	r3
}
     1de:	b003      	add	sp, #12
     1e0:	bd00      	pop	{pc}
     1e2:	46c0      	nop			; (mov r8, r8)
     1e4:	40000400 	.word	0x40000400
     1e8:	00002d15 	.word	0x00002d15
     1ec:	00002c89 	.word	0x00002c89
     1f0:	40001800 	.word	0x40001800
     1f4:	200000d8 	.word	0x200000d8
     1f8:	e000e100 	.word	0xe000e100
     1fc:	0000017d 	.word	0x0000017d

00000200 <usart_serial_getchar>:
 * \param[out]    c       Destination for the read character.
 */
static inline void usart_serial_getchar(
		struct usart_module *const module,
		uint8_t *c)
{
     200:	b570      	push	{r4, r5, r6, lr}
     202:	b082      	sub	sp, #8
     204:	0005      	movs	r5, r0
     206:	000e      	movs	r6, r1
	uint16_t temp = 0;
     208:	2200      	movs	r2, #0
     20a:	466b      	mov	r3, sp
     20c:	80da      	strh	r2, [r3, #6]

	while(STATUS_OK != usart_read_wait(module, &temp));
     20e:	4c06      	ldr	r4, [pc, #24]	; (228 <usart_serial_getchar+0x28>)
     210:	466b      	mov	r3, sp
     212:	1d99      	adds	r1, r3, #6
     214:	0028      	movs	r0, r5
     216:	47a0      	blx	r4
     218:	2800      	cmp	r0, #0
     21a:	d1f9      	bne.n	210 <usart_serial_getchar+0x10>

	*c = temp;
     21c:	466b      	mov	r3, sp
     21e:	3306      	adds	r3, #6
     220:	881b      	ldrh	r3, [r3, #0]
     222:	7033      	strb	r3, [r6, #0]
}
     224:	b002      	add	sp, #8
     226:	bd70      	pop	{r4, r5, r6, pc}
     228:	00002391 	.word	0x00002391

0000022c <usart_serial_putchar>:
 * \return Status code
 */
static inline enum status_code usart_serial_putchar(
		struct usart_module *const module,
		uint8_t c)
{
     22c:	b570      	push	{r4, r5, r6, lr}
     22e:	0005      	movs	r5, r0
	while(STATUS_OK !=usart_write_wait(module, c));
     230:	b28c      	uxth	r4, r1
     232:	4e03      	ldr	r6, [pc, #12]	; (240 <usart_serial_putchar+0x14>)
     234:	0021      	movs	r1, r4
     236:	0028      	movs	r0, r5
     238:	47b0      	blx	r6
     23a:	2800      	cmp	r0, #0
     23c:	d1fa      	bne.n	234 <usart_serial_putchar+0x8>

	return STATUS_OK;
}
     23e:	bd70      	pop	{r4, r5, r6, pc}
     240:	00002365 	.word	0x00002365

00000244 <clean_array>:
//=============================================================================
//! \brief Clean the "received array" of the BT USART.
//=============================================================================
void clean_array(int length)
{
    for (int i = 0; i < length; i++)
     244:	2800      	cmp	r0, #0
     246:	dd06      	ble.n	256 <clean_array+0x12>
     248:	4b03      	ldr	r3, [pc, #12]	; (258 <clean_array+0x14>)
     24a:	18c0      	adds	r0, r0, r3
    {
        bt_message[i] = 0x00;
     24c:	2200      	movs	r2, #0
     24e:	701a      	strb	r2, [r3, #0]
     250:	3301      	adds	r3, #1
//=============================================================================
//! \brief Clean the "received array" of the BT USART.
//=============================================================================
void clean_array(int length)
{
    for (int i = 0; i < length; i++)
     252:	4283      	cmp	r3, r0
     254:	d1fb      	bne.n	24e <clean_array+0xa>
    {
        bt_message[i] = 0x00;
    }
}
     256:	4770      	bx	lr
     258:	200001a8 	.word	0x200001a8

0000025c <usart_write_callback>:
//! \brief Callback Function for USART Write (BT).
//!
//! \param[in] usart_module - The USART module to receive the callback
//=============================================================================
void usart_write_callback(struct usart_module *const usart_module)
{
     25c:	b510      	push	{r4, lr}
    clean_array(bt_counting);
     25e:	4c04      	ldr	r4, [pc, #16]	; (270 <usart_write_callback+0x14>)
     260:	7820      	ldrb	r0, [r4, #0]
     262:	4b04      	ldr	r3, [pc, #16]	; (274 <usart_write_callback+0x18>)
     264:	4798      	blx	r3
    bt_counting = 0;
     266:	2300      	movs	r3, #0
     268:	7023      	strb	r3, [r4, #0]
    bt_start_received = false;
     26a:	4a03      	ldr	r2, [pc, #12]	; (278 <usart_write_callback+0x1c>)
     26c:	7013      	strb	r3, [r2, #0]
}
     26e:	bd10      	pop	{r4, pc}
     270:	2000008d 	.word	0x2000008d
     274:	00000245 	.word	0x00000245
     278:	2000008c 	.word	0x2000008c

0000027c <configure_usart>:

//=============================================================================
//! \brief Setup Function for USART (Debug and BT).
//=============================================================================
void configure_usart(void)
{
     27c:	b530      	push	{r4, r5, lr}
     27e:	b091      	sub	sp, #68	; 0x44
// General
    bt_timer = 0;
     280:	2300      	movs	r3, #0
     282:	4a49      	ldr	r2, [pc, #292]	; (3a8 <configure_usart+0x12c>)
     284:	6013      	str	r3, [r2, #0]
    bt_connected = false;
     286:	2200      	movs	r2, #0
     288:	4948      	ldr	r1, [pc, #288]	; (3ac <configure_usart+0x130>)
     28a:	700b      	strb	r3, [r1, #0]
    poll_requested = false;
     28c:	4948      	ldr	r1, [pc, #288]	; (3b0 <configure_usart+0x134>)
     28e:	700b      	strb	r3, [r1, #0]
{
	/* Sanity check arguments */
	Assert(config);

	/* Set default config in the config struct */
	config->data_order       = USART_DATAORDER_LSB;
     290:	2180      	movs	r1, #128	; 0x80
     292:	05c9      	lsls	r1, r1, #23
     294:	9100      	str	r1, [sp, #0]
	config->transfer_mode    = USART_TRANSFER_ASYNCHRONOUSLY;
     296:	9301      	str	r3, [sp, #4]
	config->parity           = USART_PARITY_NONE;
     298:	21ff      	movs	r1, #255	; 0xff
     29a:	4668      	mov	r0, sp
     29c:	8101      	strh	r1, [r0, #8]
	config->stopbits         = USART_STOPBITS_1;
     29e:	7283      	strb	r3, [r0, #10]
	config->character_size   = USART_CHARACTER_SIZE_8BIT;
     2a0:	72c3      	strb	r3, [r0, #11]
	config->baudrate         = 9600;
     2a2:	2196      	movs	r1, #150	; 0x96
     2a4:	0189      	lsls	r1, r1, #6
     2a6:	9108      	str	r1, [sp, #32]
	config->receiver_enable  = true;
     2a8:	2101      	movs	r1, #1
     2aa:	2024      	movs	r0, #36	; 0x24
     2ac:	466c      	mov	r4, sp
     2ae:	5421      	strb	r1, [r4, r0]
	config->transmitter_enable = true;
     2b0:	3001      	adds	r0, #1
     2b2:	5421      	strb	r1, [r4, r0]
	config->clock_polarity_inverted = false;
     2b4:	3125      	adds	r1, #37	; 0x25
     2b6:	5463      	strb	r3, [r4, r1]
	config->use_external_clock = false;
     2b8:	3101      	adds	r1, #1
     2ba:	5463      	strb	r3, [r4, r1]
	config->ext_clock_freq   = 0;
     2bc:	930a      	str	r3, [sp, #40]	; 0x28
	config->mux_setting      = USART_RX_1_TX_2_XCK_3;
	config->run_in_standby   = false;
     2be:	3105      	adds	r1, #5
     2c0:	5463      	strb	r3, [r4, r1]
	config->generator_source = GCLK_GENERATOR_0;
     2c2:	3101      	adds	r1, #1
     2c4:	5463      	strb	r3, [r4, r1]
	config->pinmux_pad0      = PINMUX_DEFAULT;
	config->pinmux_pad1      = PINMUX_DEFAULT;
	config->pinmux_pad2      = PINMUX_DEFAULT;
	config->pinmux_pad3      = PINMUX_DEFAULT;
#ifdef FEATURE_USART_OVER_SAMPLE
	config->sample_adjustment     = USART_SAMPLE_ADJUSTMENT_7_8_9;
     2c6:	9305      	str	r3, [sp, #20]
	config->sample_rate           = USART_SAMPLE_RATE_16X_ARITHMETIC;
     2c8:	8223      	strh	r3, [r4, #16]
#endif
#ifdef FEATURE_USART_LIN_SLAVE
	config->lin_slave_enable      = false;
     2ca:	76e3      	strb	r3, [r4, #27]
	config->lin_header_delay = LIN_MASTER_HEADER_DELAY_0;
	config->lin_break_length = LIN_MASTER_BREAK_LENGTH_13_BIT;
#endif

#ifdef FEATURE_USART_IMMEDIATE_BUFFER_OVERFLOW_NOTIFICATION
	config->immediate_buffer_overflow_notification  = false;
     2cc:	7622      	strb	r2, [r4, #24]
#endif
#ifdef FEATURE_USART_START_FRAME_DECTION
	config->start_frame_detection_enable            = false;
     2ce:	7722      	strb	r2, [r4, #28]
#endif
#ifdef FEATURE_USART_IRDA
	config->encoding_format_enable                  = false;
     2d0:	7662      	strb	r2, [r4, #25]
	config->receive_pulse_length                    = 19;
     2d2:	2313      	movs	r3, #19
     2d4:	76a3      	strb	r3, [r4, #26]
	config->iso7816_config.inhibit_nack             = ISO7816_INHIBIT_NACK_DISABLE;
	config->iso7816_config.successive_recv_nack     = ISO7816_SUCCESSIVE_RECV_NACK_DISABLE;
	config->iso7816_config.max_iterations           = 7;
#endif
#ifdef FEATURE_USART_COLLISION_DECTION
	config->collision_detection_enable              = false;
     2d6:	7762      	strb	r2, [r4, #29]
    usart_get_config_defaults(&config_usart);
    
// Debug USART
#ifdef DBG_MODE
    config_usart.baudrate    = 9600;
    config_usart.mux_setting = EDBG_CDC_SERCOM_MUX_SETTING;
     2d8:	2380      	movs	r3, #128	; 0x80
     2da:	035b      	lsls	r3, r3, #13
     2dc:	9303      	str	r3, [sp, #12]
    config_usart.pinmux_pad0 = EDBG_CDC_SERCOM_PINMUX_PAD0;
     2de:	4b35      	ldr	r3, [pc, #212]	; (3b4 <configure_usart+0x138>)
     2e0:	930c      	str	r3, [sp, #48]	; 0x30
    config_usart.pinmux_pad1 = EDBG_CDC_SERCOM_PINMUX_PAD1;
     2e2:	4b35      	ldr	r3, [pc, #212]	; (3b8 <configure_usart+0x13c>)
     2e4:	930d      	str	r3, [sp, #52]	; 0x34
    config_usart.pinmux_pad2 = EDBG_CDC_SERCOM_PINMUX_PAD2;
     2e6:	2301      	movs	r3, #1
     2e8:	425b      	negs	r3, r3
     2ea:	930e      	str	r3, [sp, #56]	; 0x38
    config_usart.pinmux_pad3 = EDBG_CDC_SERCOM_PINMUX_PAD3;
     2ec:	930f      	str	r3, [sp, #60]	; 0x3c

    while (usart_init(&dbg_usart_instance, EDBG_CDC_MODULE, &config_usart) != STATUS_OK) {}
     2ee:	4d33      	ldr	r5, [pc, #204]	; (3bc <configure_usart+0x140>)
     2f0:	4c33      	ldr	r4, [pc, #204]	; (3c0 <configure_usart+0x144>)
     2f2:	466a      	mov	r2, sp
     2f4:	4933      	ldr	r1, [pc, #204]	; (3c4 <configure_usart+0x148>)
     2f6:	0028      	movs	r0, r5
     2f8:	47a0      	blx	r4
     2fa:	2800      	cmp	r0, #0
     2fc:	d1f9      	bne.n	2f2 <configure_usart+0x76>
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
     2fe:	4d2f      	ldr	r5, [pc, #188]	; (3bc <configure_usart+0x140>)
     300:	682c      	ldr	r4, [r5, #0]

#if USART_CALLBACK_MODE == true
	/* Enable Global interrupt for module */
	system_interrupt_enable(_sercom_get_interrupt_vector(module->hw));
     302:	0020      	movs	r0, r4
     304:	4b30      	ldr	r3, [pc, #192]	; (3c8 <configure_usart+0x14c>)
     306:	4798      	blx	r3
     308:	231f      	movs	r3, #31
     30a:	4018      	ands	r0, r3
     30c:	3b1e      	subs	r3, #30
     30e:	4083      	lsls	r3, r0
     310:	4a2e      	ldr	r2, [pc, #184]	; (3cc <configure_usart+0x150>)
     312:	6013      	str	r3, [r2, #0]
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);
     314:	682a      	ldr	r2, [r5, #0]

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
     316:	69d3      	ldr	r3, [r2, #28]
		const struct usart_module *const module)
{
	/* Sanity check */
	Assert(module);

	while (usart_is_syncing(module)) {
     318:	2b00      	cmp	r3, #0
     31a:	d1fc      	bne.n	316 <configure_usart+0x9a>

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);

	/* Enable USART module */
	usart_hw->CTRLA.reg |= SERCOM_USART_CTRLA_ENABLE;
     31c:	6822      	ldr	r2, [r4, #0]
     31e:	3302      	adds	r3, #2
     320:	4313      	orrs	r3, r2
     322:	6023      	str	r3, [r4, #0]
static inline void stdio_serial_init(
		struct usart_module *const module,
		usart_inst_t const hw,
		const struct usart_config *const config)
{
	stdio_base = (void *)module;
     324:	4825      	ldr	r0, [pc, #148]	; (3bc <configure_usart+0x140>)
     326:	4b2a      	ldr	r3, [pc, #168]	; (3d0 <configure_usart+0x154>)
     328:	6018      	str	r0, [r3, #0]
	ptr_put = (int (*)(void volatile*,char))&usart_serial_putchar;
     32a:	4a2a      	ldr	r2, [pc, #168]	; (3d4 <configure_usart+0x158>)
     32c:	4b2a      	ldr	r3, [pc, #168]	; (3d8 <configure_usart+0x15c>)
     32e:	601a      	str	r2, [r3, #0]
	ptr_get = (void (*)(void volatile*,char*))&usart_serial_getchar;
     330:	4a2a      	ldr	r2, [pc, #168]	; (3dc <configure_usart+0x160>)
     332:	4b2b      	ldr	r3, [pc, #172]	; (3e0 <configure_usart+0x164>)
     334:	601a      	str	r2, [r3, #0]
static inline bool usart_serial_init(
		struct usart_module *const module,
		usart_inst_t const hw,
		const struct usart_config *const config)
{
	if (usart_init(module, hw, config) == STATUS_OK) {
     336:	466a      	mov	r2, sp
     338:	4922      	ldr	r1, [pc, #136]	; (3c4 <configure_usart+0x148>)
     33a:	4b21      	ldr	r3, [pc, #132]	; (3c0 <configure_usart+0x144>)
     33c:	4798      	blx	r3

	usart_serial_init(module, hw, config);
# if defined(__GNUC__)
	// Specify that stdout and stdin should not be buffered.
	setbuf(stdout, NULL);
     33e:	4d29      	ldr	r5, [pc, #164]	; (3e4 <configure_usart+0x168>)
     340:	682b      	ldr	r3, [r5, #0]
     342:	6898      	ldr	r0, [r3, #8]
     344:	2100      	movs	r1, #0
     346:	4c28      	ldr	r4, [pc, #160]	; (3e8 <configure_usart+0x16c>)
     348:	47a0      	blx	r4
	setbuf(stdin, NULL);
     34a:	682b      	ldr	r3, [r5, #0]
     34c:	6858      	ldr	r0, [r3, #4]
     34e:	2100      	movs	r1, #0
     350:	47a0      	blx	r4
    
    stdio_serial_init(&dbg_usart_instance, EDBG_CDC_MODULE, &config_usart);
#endif

//BT USART
    config_usart.baudrate    = 9600;
     352:	2396      	movs	r3, #150	; 0x96
     354:	019b      	lsls	r3, r3, #6
     356:	9308      	str	r3, [sp, #32]
    config_usart.mux_setting = BT_UART_SERCOM_MUX_SETTING;
     358:	2380      	movs	r3, #128	; 0x80
     35a:	035b      	lsls	r3, r3, #13
     35c:	9303      	str	r3, [sp, #12]
    config_usart.pinmux_pad0 = BT_UART_SERCOM_PINMUX_PAD0;
     35e:	4b23      	ldr	r3, [pc, #140]	; (3ec <configure_usart+0x170>)
     360:	930c      	str	r3, [sp, #48]	; 0x30
    config_usart.pinmux_pad1 = BT_UART_SERCOM_PINMUX_PAD1;
     362:	4b23      	ldr	r3, [pc, #140]	; (3f0 <configure_usart+0x174>)
     364:	930d      	str	r3, [sp, #52]	; 0x34
    config_usart.pinmux_pad2 = BT_UART_SERCOM_PINMUX_PAD2;
     366:	2301      	movs	r3, #1
     368:	425b      	negs	r3, r3
     36a:	930e      	str	r3, [sp, #56]	; 0x38
    config_usart.pinmux_pad3 = BT_UART_SERCOM_PINMUX_PAD3;
     36c:	930f      	str	r3, [sp, #60]	; 0x3c

    while (usart_init(&bt_usart_instance, BT_UART_MODULE, &config_usart) != STATUS_OK) {}
     36e:	4d21      	ldr	r5, [pc, #132]	; (3f4 <configure_usart+0x178>)
     370:	4c13      	ldr	r4, [pc, #76]	; (3c0 <configure_usart+0x144>)
     372:	466a      	mov	r2, sp
     374:	4920      	ldr	r1, [pc, #128]	; (3f8 <configure_usart+0x17c>)
     376:	0028      	movs	r0, r5
     378:	47a0      	blx	r4
     37a:	2800      	cmp	r0, #0
     37c:	d1f9      	bne.n	372 <configure_usart+0xf6>
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
     37e:	4d1d      	ldr	r5, [pc, #116]	; (3f4 <configure_usart+0x178>)
     380:	682c      	ldr	r4, [r5, #0]

#if USART_CALLBACK_MODE == true
	/* Enable Global interrupt for module */
	system_interrupt_enable(_sercom_get_interrupt_vector(module->hw));
     382:	0020      	movs	r0, r4
     384:	4b10      	ldr	r3, [pc, #64]	; (3c8 <configure_usart+0x14c>)
     386:	4798      	blx	r3
     388:	231f      	movs	r3, #31
     38a:	4018      	ands	r0, r3
     38c:	3b1e      	subs	r3, #30
     38e:	4083      	lsls	r3, r0
     390:	4a0e      	ldr	r2, [pc, #56]	; (3cc <configure_usart+0x150>)
     392:	6013      	str	r3, [r2, #0]
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);
     394:	682a      	ldr	r2, [r5, #0]

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
     396:	69d3      	ldr	r3, [r2, #28]
		const struct usart_module *const module)
{
	/* Sanity check */
	Assert(module);

	while (usart_is_syncing(module)) {
     398:	2b00      	cmp	r3, #0
     39a:	d1fc      	bne.n	396 <configure_usart+0x11a>

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);

	/* Enable USART module */
	usart_hw->CTRLA.reg |= SERCOM_USART_CTRLA_ENABLE;
     39c:	6822      	ldr	r2, [r4, #0]
     39e:	3302      	adds	r3, #2
     3a0:	4313      	orrs	r3, r2
     3a2:	6023      	str	r3, [r4, #0]
   
    usart_enable(&bt_usart_instance);
}
     3a4:	b011      	add	sp, #68	; 0x44
     3a6:	bd30      	pop	{r4, r5, pc}
     3a8:	200001c8 	.word	0x200001c8
     3ac:	200001cf 	.word	0x200001cf
     3b0:	200001a4 	.word	0x200001a4
     3b4:	00160002 	.word	0x00160002
     3b8:	00170002 	.word	0x00170002
     3bc:	20000164 	.word	0x20000164
     3c0:	0000202d 	.word	0x0000202d
     3c4:	42001400 	.word	0x42001400
     3c8:	000026b5 	.word	0x000026b5
     3cc:	e000e100 	.word	0xe000e100
     3d0:	200001e0 	.word	0x200001e0
     3d4:	0000022d 	.word	0x0000022d
     3d8:	200001dc 	.word	0x200001dc
     3dc:	00000201 	.word	0x00000201
     3e0:	200001d8 	.word	0x200001d8
     3e4:	2000006c 	.word	0x2000006c
     3e8:	00005069 	.word	0x00005069
     3ec:	00100002 	.word	0x00100002
     3f0:	00110002 	.word	0x00110002
     3f4:	2000011c 	.word	0x2000011c
     3f8:	42000c00 	.word	0x42000c00

000003fc <configure_usart_callbacks>:

//=============================================================================
//! \brief Configure callback Function for USART (BT).
//=============================================================================
void configure_usart_callbacks(void)
{
     3fc:	b570      	push	{r4, r5, r6, lr}
    //! [setup_register_callbacks]
    usart_register_callback(&bt_usart_instance, usart_write_callback, USART_CALLBACK_BUFFER_TRANSMITTED);
     3fe:	4c08      	ldr	r4, [pc, #32]	; (420 <configure_usart_callbacks+0x24>)
     400:	2200      	movs	r2, #0
     402:	4908      	ldr	r1, [pc, #32]	; (424 <configure_usart_callbacks+0x28>)
     404:	0020      	movs	r0, r4
     406:	4d08      	ldr	r5, [pc, #32]	; (428 <configure_usart_callbacks+0x2c>)
     408:	47a8      	blx	r5
    usart_register_callback(&bt_usart_instance, usart_read_callback,  USART_CALLBACK_BUFFER_RECEIVED);
     40a:	2201      	movs	r2, #1
     40c:	4907      	ldr	r1, [pc, #28]	; (42c <configure_usart_callbacks+0x30>)
     40e:	0020      	movs	r0, r4
     410:	47a8      	blx	r5
{
	/* Sanity check arguments */
	Assert(module);

	/* Enable callback */
	module->callback_enable_mask |= (1 << callback_type);
     412:	2231      	movs	r2, #49	; 0x31
     414:	5ca1      	ldrb	r1, [r4, r2]
     416:	2303      	movs	r3, #3
     418:	430b      	orrs	r3, r1
     41a:	54a3      	strb	r3, [r4, r2]

    //! [setup_enable_callbacks]
    usart_enable_callback(&bt_usart_instance, USART_CALLBACK_BUFFER_TRANSMITTED);
    usart_enable_callback(&bt_usart_instance, USART_CALLBACK_BUFFER_RECEIVED);
    //! [setup_enable_callbacks]
}
     41c:	bd70      	pop	{r4, r5, r6, pc}
     41e:	46c0      	nop			; (mov r8, r8)
     420:	2000011c 	.word	0x2000011c
     424:	0000025d 	.word	0x0000025d
     428:	0000248d 	.word	0x0000248d
     42c:	00000569 	.word	0x00000569

00000430 <bt_usart_write_job>:

//=============================================================================
//! \brief Write at the BT USART.
//=============================================================================
void bt_usart_write_job(uint8_t *string, uint16_t length)
{
     430:	b510      	push	{r4, lr}
     432:	000a      	movs	r2, r1
    usart_write_buffer_job(&bt_usart_instance, string, length);
     434:	0001      	movs	r1, r0
     436:	4802      	ldr	r0, [pc, #8]	; (440 <bt_usart_write_job+0x10>)
     438:	4b02      	ldr	r3, [pc, #8]	; (444 <bt_usart_write_job+0x14>)
     43a:	4798      	blx	r3
}
     43c:	bd10      	pop	{r4, pc}
     43e:	46c0      	nop			; (mov r8, r8)
     440:	2000011c 	.word	0x2000011c
     444:	000024a5 	.word	0x000024a5

00000448 <bt_usart_receive_job>:

//=============================================================================
//! \brief Check for received messages at the BT USART.
//=============================================================================
void bt_usart_receive_job(void)
{
     448:	b510      	push	{r4, lr}
    usart_read_buffer_job(&bt_usart_instance, (uint8_t *)rx_buffer, MIN_RX_BUFFER_LENGTH);
     44a:	2201      	movs	r2, #1
     44c:	4902      	ldr	r1, [pc, #8]	; (458 <bt_usart_receive_job+0x10>)
     44e:	4803      	ldr	r0, [pc, #12]	; (45c <bt_usart_receive_job+0x14>)
     450:	4b03      	ldr	r3, [pc, #12]	; (460 <bt_usart_receive_job+0x18>)
     452:	4798      	blx	r3
}
     454:	bd10      	pop	{r4, pc}
     456:	46c0      	nop			; (mov r8, r8)
     458:	20000198 	.word	0x20000198
     45c:	2000011c 	.word	0x2000011c
     460:	000024c5 	.word	0x000024c5

00000464 <bt_start_setup>:

//=============================================================================
//! \brief Send the handshake to BT USART.
//=============================================================================
void bt_start_setup()
{
     464:	b510      	push	{r4, lr}
    change_light_state(E_LIGHT_OFF, false);
     466:	2100      	movs	r1, #0
     468:	2000      	movs	r0, #0
     46a:	4b08      	ldr	r3, [pc, #32]	; (48c <bt_start_setup+0x28>)
     46c:	4798      	blx	r3
    uint8_t* init_resp = "<BOARD>";
    usart_write_buffer_job(&bt_usart_instance, init_resp, 7);
     46e:	2207      	movs	r2, #7
     470:	4907      	ldr	r1, [pc, #28]	; (490 <bt_start_setup+0x2c>)
     472:	4808      	ldr	r0, [pc, #32]	; (494 <bt_start_setup+0x30>)
     474:	4b08      	ldr	r3, [pc, #32]	; (498 <bt_start_setup+0x34>)
     476:	4798      	blx	r3
    bt_timer = 0;
     478:	2300      	movs	r3, #0
     47a:	4a08      	ldr	r2, [pc, #32]	; (49c <bt_start_setup+0x38>)
     47c:	6013      	str	r3, [r2, #0]
    bt_connected = true;
     47e:	2101      	movs	r1, #1
     480:	4a07      	ldr	r2, [pc, #28]	; (4a0 <bt_start_setup+0x3c>)
     482:	7011      	strb	r1, [r2, #0]
    poll_requested = false;
     484:	4a07      	ldr	r2, [pc, #28]	; (4a4 <bt_start_setup+0x40>)
     486:	7013      	strb	r3, [r2, #0]
}
     488:	bd10      	pop	{r4, pc}
     48a:	46c0      	nop			; (mov r8, r8)
     48c:	000030c5 	.word	0x000030c5
     490:	000063a0 	.word	0x000063a0
     494:	2000011c 	.word	0x2000011c
     498:	000024a5 	.word	0x000024a5
     49c:	200001c8 	.word	0x200001c8
     4a0:	200001cf 	.word	0x200001cf
     4a4:	200001a4 	.word	0x200001a4

000004a8 <bt_received>:

//=============================================================================
//! \brief Treat the received messages at the BT USART.
//=============================================================================
void bt_received(uint8_t* received_msg)
{
     4a8:	b570      	push	{r4, r5, r6, lr}
    if (!bt_connected)
     4aa:	4b22      	ldr	r3, [pc, #136]	; (534 <bt_received+0x8c>)
     4ac:	781b      	ldrb	r3, [r3, #0]
     4ae:	2b00      	cmp	r3, #0
     4b0:	d107      	bne.n	4c2 <bt_received+0x1a>
    {
        int compare_result = strcmp((const char*) received_msg, "OCTO");
     4b2:	4921      	ldr	r1, [pc, #132]	; (538 <bt_received+0x90>)
     4b4:	4b21      	ldr	r3, [pc, #132]	; (53c <bt_received+0x94>)
     4b6:	4798      	blx	r3
        if (compare_result == 0)
     4b8:	2800      	cmp	r0, #0
     4ba:	d13a      	bne.n	532 <bt_received+0x8a>
        {
            bt_start_setup();
     4bc:	4b20      	ldr	r3, [pc, #128]	; (540 <bt_received+0x98>)
     4be:	4798      	blx	r3
     4c0:	e037      	b.n	532 <bt_received+0x8a>
        }
    }
    else
    {
        if (received_msg[0] == 'W')
     4c2:	7803      	ldrb	r3, [r0, #0]
     4c4:	2b57      	cmp	r3, #87	; 0x57
     4c6:	d12c      	bne.n	522 <bt_received+0x7a>
        {
            int nr_params = received_msg[2] - 0x30;
     4c8:	7886      	ldrb	r6, [r0, #2]
     4ca:	3e30      	subs	r6, #48	; 0x30
            int index = 4;
            for (int i = 0; i < nr_params; i++, index+=4)
     4cc:	2e00      	cmp	r6, #0
     4ce:	dd22      	ble.n	516 <bt_received+0x6e>
     4d0:	1d04      	adds	r4, r0, #4
     4d2:	2500      	movs	r5, #0
            {
                if (received_msg[index] == 'L')
     4d4:	7823      	ldrb	r3, [r4, #0]
     4d6:	2b4c      	cmp	r3, #76	; 0x4c
     4d8:	d106      	bne.n	4e8 <bt_received+0x40>
                {
                    int new_mode = (E_LIGHT_MODE) received_msg[index+2] - 0x30;
                    change_light_state(new_mode, false);
     4da:	78a0      	ldrb	r0, [r4, #2]
     4dc:	3830      	subs	r0, #48	; 0x30
     4de:	b2c0      	uxtb	r0, r0
     4e0:	2100      	movs	r1, #0
     4e2:	4b18      	ldr	r3, [pc, #96]	; (544 <bt_received+0x9c>)
     4e4:	4798      	blx	r3
     4e6:	e012      	b.n	50e <bt_received+0x66>
                }
                else if (received_msg[index] == 'F')
     4e8:	2b46      	cmp	r3, #70	; 0x46
     4ea:	d105      	bne.n	4f8 <bt_received+0x50>
                {
                    change_light_freq((E_LIGHT_FREQ) received_msg[index+2] - 0x30);
     4ec:	78a0      	ldrb	r0, [r4, #2]
     4ee:	3830      	subs	r0, #48	; 0x30
     4f0:	b2c0      	uxtb	r0, r0
     4f2:	4b15      	ldr	r3, [pc, #84]	; (548 <bt_received+0xa0>)
     4f4:	4798      	blx	r3
     4f6:	e00a      	b.n	50e <bt_received+0x66>
                }
                else if (received_msg[index] == 'I')
     4f8:	2b49      	cmp	r3, #73	; 0x49
     4fa:	d108      	bne.n	50e <bt_received+0x66>
                {
                    change_light_bright((uint16_t)(received_msg[index+2] - 0x30)*100);
     4fc:	78a3      	ldrb	r3, [r4, #2]
     4fe:	2064      	movs	r0, #100	; 0x64
     500:	4358      	muls	r0, r3
     502:	4b12      	ldr	r3, [pc, #72]	; (54c <bt_received+0xa4>)
     504:	469c      	mov	ip, r3
     506:	4460      	add	r0, ip
     508:	b280      	uxth	r0, r0
     50a:	4b11      	ldr	r3, [pc, #68]	; (550 <bt_received+0xa8>)
     50c:	4798      	blx	r3
    {
        if (received_msg[0] == 'W')
        {
            int nr_params = received_msg[2] - 0x30;
            int index = 4;
            for (int i = 0; i < nr_params; i++, index+=4)
     50e:	3501      	adds	r5, #1
     510:	3404      	adds	r4, #4
     512:	42ae      	cmp	r6, r5
     514:	dcde      	bgt.n	4d4 <bt_received+0x2c>
                    change_light_bright((uint16_t)(received_msg[index+2] - 0x30)*100);
                }
            }
            
            uint8_t* init_resp = "<OK>";
            usart_write_buffer_job(&bt_usart_instance, init_resp, 4);
     516:	2204      	movs	r2, #4
     518:	490e      	ldr	r1, [pc, #56]	; (554 <bt_received+0xac>)
     51a:	480f      	ldr	r0, [pc, #60]	; (558 <bt_received+0xb0>)
     51c:	4b0f      	ldr	r3, [pc, #60]	; (55c <bt_received+0xb4>)
     51e:	4798      	blx	r3
     520:	e007      	b.n	532 <bt_received+0x8a>
        }
        else if(strcmp((const char*) received_msg, "OK") == 0)
     522:	490f      	ldr	r1, [pc, #60]	; (560 <bt_received+0xb8>)
     524:	4b05      	ldr	r3, [pc, #20]	; (53c <bt_received+0x94>)
     526:	4798      	blx	r3
     528:	2800      	cmp	r0, #0
     52a:	d102      	bne.n	532 <bt_received+0x8a>
        {
            poll_requested = false;
     52c:	2200      	movs	r2, #0
     52e:	4b0d      	ldr	r3, [pc, #52]	; (564 <bt_received+0xbc>)
     530:	701a      	strb	r2, [r3, #0]
        }
    }
}
     532:	bd70      	pop	{r4, r5, r6, pc}
     534:	200001cf 	.word	0x200001cf
     538:	000063a8 	.word	0x000063a8
     53c:	00005221 	.word	0x00005221
     540:	00000465 	.word	0x00000465
     544:	000030c5 	.word	0x000030c5
     548:	000030dd 	.word	0x000030dd
     54c:	ffffed40 	.word	0xffffed40
     550:	000030e9 	.word	0x000030e9
     554:	000063b0 	.word	0x000063b0
     558:	2000011c 	.word	0x2000011c
     55c:	000024a5 	.word	0x000024a5
     560:	000063b8 	.word	0x000063b8
     564:	200001a4 	.word	0x200001a4

00000568 <usart_read_callback>:
//! \brief Callback Function for USART Read (BT).
//!
//! \param[in] usart_module - The USART module to receive the callback
//=============================================================================
void usart_read_callback(struct usart_module *const usart_module)
{    
     568:	b510      	push	{r4, lr}
    if ((!bt_start_received) && (rx_buffer[0] == '<'))
     56a:	4b11      	ldr	r3, [pc, #68]	; (5b0 <usart_read_callback+0x48>)
     56c:	781b      	ldrb	r3, [r3, #0]
     56e:	2b00      	cmp	r3, #0
     570:	d107      	bne.n	582 <usart_read_callback+0x1a>
     572:	4b10      	ldr	r3, [pc, #64]	; (5b4 <usart_read_callback+0x4c>)
     574:	781b      	ldrb	r3, [r3, #0]
     576:	2b3c      	cmp	r3, #60	; 0x3c
     578:	d103      	bne.n	582 <usart_read_callback+0x1a>
    {
        bt_start_received = true;
     57a:	2201      	movs	r2, #1
     57c:	4b0c      	ldr	r3, [pc, #48]	; (5b0 <usart_read_callback+0x48>)
     57e:	701a      	strb	r2, [r3, #0]
     580:	e015      	b.n	5ae <usart_read_callback+0x46>
    }
    else
    {
        if (rx_buffer[0] == '>')
     582:	4b0c      	ldr	r3, [pc, #48]	; (5b4 <usart_read_callback+0x4c>)
     584:	781a      	ldrb	r2, [r3, #0]
     586:	2a3e      	cmp	r2, #62	; 0x3e
     588:	d10b      	bne.n	5a2 <usart_read_callback+0x3a>
        {
            //port_pin_toggle_output_level(LED_GREEN_PIN);
            bt_received(bt_message);
     58a:	480b      	ldr	r0, [pc, #44]	; (5b8 <usart_read_callback+0x50>)
     58c:	4b0b      	ldr	r3, [pc, #44]	; (5bc <usart_read_callback+0x54>)
     58e:	4798      	blx	r3
            clean_array(bt_counting);
     590:	4c0b      	ldr	r4, [pc, #44]	; (5c0 <usart_read_callback+0x58>)
     592:	7820      	ldrb	r0, [r4, #0]
     594:	4b0b      	ldr	r3, [pc, #44]	; (5c4 <usart_read_callback+0x5c>)
     596:	4798      	blx	r3
            bt_counting = 0;
     598:	2300      	movs	r3, #0
     59a:	7023      	strb	r3, [r4, #0]
            bt_start_received = false;
     59c:	4a04      	ldr	r2, [pc, #16]	; (5b0 <usart_read_callback+0x48>)
     59e:	7013      	strb	r3, [r2, #0]
     5a0:	e005      	b.n	5ae <usart_read_callback+0x46>
        }
        else
        {
            bt_message[bt_counting] = rx_buffer[0];
     5a2:	4907      	ldr	r1, [pc, #28]	; (5c0 <usart_read_callback+0x58>)
     5a4:	780b      	ldrb	r3, [r1, #0]
     5a6:	4804      	ldr	r0, [pc, #16]	; (5b8 <usart_read_callback+0x50>)
     5a8:	54c2      	strb	r2, [r0, r3]
            bt_counting++;
     5aa:	3301      	adds	r3, #1
     5ac:	700b      	strb	r3, [r1, #0]
        }
    }
}
     5ae:	bd10      	pop	{r4, pc}
     5b0:	2000008c 	.word	0x2000008c
     5b4:	20000198 	.word	0x20000198
     5b8:	200001a8 	.word	0x200001a8
     5bc:	000004a9 	.word	0x000004a9
     5c0:	2000008d 	.word	0x2000008d
     5c4:	00000245 	.word	0x00000245

000005c8 <bt_send_light_update>:

//=============================================================================
//! \brief Send the handshake to BT USART.
//=============================================================================
void bt_send_light_update()
{
     5c8:	b500      	push	{lr}
     5ca:	b083      	sub	sp, #12
    uint8_t light_update[8];
    //sprintf(buf, "<B=%3u;T=%2u>", get_battery_percent(), get_temperature_celsius());
    sprintf(light_update, "<U;L=%u;>", light_state.mode);
     5cc:	4b06      	ldr	r3, [pc, #24]	; (5e8 <bt_send_light_update+0x20>)
     5ce:	781a      	ldrb	r2, [r3, #0]
     5d0:	4906      	ldr	r1, [pc, #24]	; (5ec <bt_send_light_update+0x24>)
     5d2:	4668      	mov	r0, sp
     5d4:	4b06      	ldr	r3, [pc, #24]	; (5f0 <bt_send_light_update+0x28>)
     5d6:	4798      	blx	r3
    usart_write_buffer_job(&bt_usart_instance, light_update, 8);
     5d8:	2208      	movs	r2, #8
     5da:	4669      	mov	r1, sp
     5dc:	4805      	ldr	r0, [pc, #20]	; (5f4 <bt_send_light_update+0x2c>)
     5de:	4b06      	ldr	r3, [pc, #24]	; (5f8 <bt_send_light_update+0x30>)
     5e0:	4798      	blx	r3
     5e2:	b003      	add	sp, #12
     5e4:	bd00      	pop	{pc}
     5e6:	46c0      	nop			; (mov r8, r8)
     5e8:	2000015c 	.word	0x2000015c
     5ec:	000063bc 	.word	0x000063bc
     5f0:	000051dd 	.word	0x000051dd
     5f4:	2000011c 	.word	0x2000011c
     5f8:	000024a5 	.word	0x000024a5

000005fc <delay_init>:
 *
 * This must be called during start up to initialize the delay routine with
 * the current used main clock. It must run any time the main CPU clock is changed.
 */
void delay_init(void)
{
     5fc:	b570      	push	{r4, r5, r6, lr}
	cycles_per_ms = system_gclk_gen_get_hz(0);
     5fe:	2000      	movs	r0, #0
     600:	4b08      	ldr	r3, [pc, #32]	; (624 <delay_init+0x28>)
     602:	4798      	blx	r3
     604:	0005      	movs	r5, r0
	cycles_per_ms /= 1000;
     606:	4c08      	ldr	r4, [pc, #32]	; (628 <delay_init+0x2c>)
     608:	21fa      	movs	r1, #250	; 0xfa
     60a:	0089      	lsls	r1, r1, #2
     60c:	47a0      	blx	r4
     60e:	4b07      	ldr	r3, [pc, #28]	; (62c <delay_init+0x30>)
     610:	6018      	str	r0, [r3, #0]
	cycles_per_us = cycles_per_ms / 1000;
     612:	4907      	ldr	r1, [pc, #28]	; (630 <delay_init+0x34>)
     614:	0028      	movs	r0, r5
     616:	47a0      	blx	r4
     618:	4b06      	ldr	r3, [pc, #24]	; (634 <delay_init+0x38>)
     61a:	6018      	str	r0, [r3, #0]

	SysTick->CTRL = SysTick_CTRL_CLKSOURCE_Msk | SysTick_CTRL_ENABLE_Msk;
     61c:	2205      	movs	r2, #5
     61e:	4b06      	ldr	r3, [pc, #24]	; (638 <delay_init+0x3c>)
     620:	601a      	str	r2, [r3, #0]
}
     622:	bd70      	pop	{r4, r5, r6, pc}
     624:	00002bfd 	.word	0x00002bfd
     628:	00003349 	.word	0x00003349
     62c:	20000004 	.word	0x20000004
     630:	000f4240 	.word	0x000f4240
     634:	20000000 	.word	0x20000000
     638:	e000e010 	.word	0xe000e010

0000063c <rtc_count_is_syncing>:
{
 	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;
     63c:	6803      	ldr	r3, [r0, #0]

        if (rtc_module->MODE0.STATUS.reg & RTC_STATUS_SYNCBUSY) {
     63e:	7a98      	ldrb	r0, [r3, #10]
     640:	09c0      	lsrs	r0, r0, #7
                return true;
        }

        return false;
}
     642:	4770      	bx	lr

00000644 <rtc_count_enable>:
 * module configuration parameters cannot be altered while the module is enabled.
 *
 * \param[in,out]  module  RTC hardware module
 */
void rtc_count_enable(struct rtc_module *const module)
{
     644:	b570      	push	{r4, r5, r6, lr}
     646:	0004      	movs	r4, r0
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;
     648:	6806      	ldr	r6, [r0, #0]
     64a:	2208      	movs	r2, #8
     64c:	4b05      	ldr	r3, [pc, #20]	; (664 <rtc_count_enable+0x20>)
     64e:	601a      	str	r2, [r3, #0]

#if RTC_COUNT_ASYNC == true
	system_interrupt_enable(SYSTEM_INTERRUPT_MODULE_RTC);
#endif

	while (rtc_count_is_syncing(module)) {
     650:	4d05      	ldr	r5, [pc, #20]	; (668 <rtc_count_enable+0x24>)
     652:	0020      	movs	r0, r4
     654:	47a8      	blx	r5
     656:	2800      	cmp	r0, #0
     658:	d1fb      	bne.n	652 <rtc_count_enable+0xe>
		/* Wait for synchronization */
	}

	/* Enable RTC module. */
	rtc_module->MODE0.CTRL.reg |= RTC_MODE0_CTRL_ENABLE;
     65a:	8832      	ldrh	r2, [r6, #0]
     65c:	2302      	movs	r3, #2
     65e:	4313      	orrs	r3, r2
     660:	8033      	strh	r3, [r6, #0]
}
     662:	bd70      	pop	{r4, r5, r6, pc}
     664:	e000e100 	.word	0xe000e100
     668:	0000063d 	.word	0x0000063d

0000066c <rtc_count_disable>:
 * Disables the RTC module.
 *
 * \param[in,out]  module  RTC hardware module
 */
void rtc_count_disable(struct rtc_module *const module)
{
     66c:	b570      	push	{r4, r5, r6, lr}
     66e:	0004      	movs	r4, r0
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;
     670:	6806      	ldr	r6, [r0, #0]
 * \param[in] vector  Interrupt vector to disable
 */
static inline void system_interrupt_disable(
		const enum system_interrupt_vector vector)
{
	NVIC->ICER[0] = (uint32_t)(1 << ((uint32_t)vector & 0x0000001f));
     672:	2108      	movs	r1, #8
     674:	2380      	movs	r3, #128	; 0x80
     676:	4a06      	ldr	r2, [pc, #24]	; (690 <rtc_count_disable+0x24>)
     678:	50d1      	str	r1, [r2, r3]

#if RTC_COUNT_ASYNC == true
	system_interrupt_disable(SYSTEM_INTERRUPT_MODULE_RTC);
#endif

	while (rtc_count_is_syncing(module)) {
     67a:	4d06      	ldr	r5, [pc, #24]	; (694 <rtc_count_disable+0x28>)
     67c:	0020      	movs	r0, r4
     67e:	47a8      	blx	r5
     680:	2800      	cmp	r0, #0
     682:	d1fb      	bne.n	67c <rtc_count_disable+0x10>
		/* Wait for synchronization */
	}

	/* Disable RTC module. */
	rtc_module->MODE0.CTRL.reg &= ~RTC_MODE0_CTRL_ENABLE;
     684:	8833      	ldrh	r3, [r6, #0]
     686:	2202      	movs	r2, #2
     688:	4393      	bics	r3, r2
     68a:	8033      	strh	r3, [r6, #0]
}
     68c:	bd70      	pop	{r4, r5, r6, pc}
     68e:	46c0      	nop			; (mov r8, r8)
     690:	e000e100 	.word	0xe000e100
     694:	0000063d 	.word	0x0000063d

00000698 <rtc_count_reset>:
 * Resets the RTC to hardware defaults.
 *
 * \param[in,out]  module  Pointer to the software instance struct
 */
void rtc_count_reset(struct rtc_module *const module)
{
     698:	b570      	push	{r4, r5, r6, lr}
     69a:	0004      	movs	r4, r0
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;
     69c:	6806      	ldr	r6, [r0, #0]

	/* Disable module before reset. */
	rtc_count_disable(module);
     69e:	4b07      	ldr	r3, [pc, #28]	; (6bc <rtc_count_reset+0x24>)
     6a0:	4798      	blx	r3

#if RTC_COUNT_ASYNC == true
	module->registered_callback = 0;
     6a2:	2300      	movs	r3, #0
     6a4:	82a3      	strh	r3, [r4, #20]
	module->enabled_callback    = 0;
     6a6:	82e3      	strh	r3, [r4, #22]
#endif

	while (rtc_count_is_syncing(module)) {
     6a8:	4d05      	ldr	r5, [pc, #20]	; (6c0 <rtc_count_reset+0x28>)
     6aa:	0020      	movs	r0, r4
     6ac:	47a8      	blx	r5
     6ae:	2800      	cmp	r0, #0
     6b0:	d1fb      	bne.n	6aa <rtc_count_reset+0x12>
		/* Wait for synchronization */
	}

	/* Initiate software reset. */
	rtc_module->MODE0.CTRL.reg |= RTC_MODE0_CTRL_SWRST;
     6b2:	8832      	ldrh	r2, [r6, #0]
     6b4:	2301      	movs	r3, #1
     6b6:	4313      	orrs	r3, r2
     6b8:	8033      	strh	r3, [r6, #0]
}
     6ba:	bd70      	pop	{r4, r5, r6, pc}
     6bc:	0000066d 	.word	0x0000066d
     6c0:	0000063d 	.word	0x0000063d

000006c4 <rtc_count_set_compare>:
 */
enum status_code rtc_count_set_compare(
		struct rtc_module *const module,
		const uint32_t comp_value,
		const enum rtc_count_compare comp_index)
{
     6c4:	b5f0      	push	{r4, r5, r6, r7, lr}
     6c6:	b083      	sub	sp, #12
     6c8:	0004      	movs	r4, r0
     6ca:	9101      	str	r1, [sp, #4]
     6cc:	0015      	movs	r5, r2
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;
     6ce:	6806      	ldr	r6, [r0, #0]

	while (rtc_count_is_syncing(module)) {
     6d0:	4f11      	ldr	r7, [pc, #68]	; (718 <rtc_count_set_compare+0x54>)
     6d2:	0020      	movs	r0, r4
     6d4:	47b8      	blx	r7
     6d6:	2800      	cmp	r0, #0
     6d8:	d1fb      	bne.n	6d2 <rtc_count_set_compare+0xe>
		/* Wait for synchronization */
	}

	/* Set compare values based on operation mode. */
	switch (module->mode) {
     6da:	7923      	ldrb	r3, [r4, #4]
     6dc:	2b00      	cmp	r3, #0
     6de:	d00a      	beq.n	6f6 <rtc_count_set_compare+0x32>
     6e0:	2b01      	cmp	r3, #1
     6e2:	d116      	bne.n	712 <rtc_count_set_compare+0x4e>
		case RTC_COUNT_MODE_32BIT:
			/* Check sanity of comp_index. */
			if ((uint32_t)comp_index > RTC_NUM_OF_COMP32) {
				return STATUS_ERR_INVALID_ARG;
     6e4:	3017      	adds	r0, #23

	/* Set compare values based on operation mode. */
	switch (module->mode) {
		case RTC_COUNT_MODE_32BIT:
			/* Check sanity of comp_index. */
			if ((uint32_t)comp_index > RTC_NUM_OF_COMP32) {
     6e6:	2d01      	cmp	r5, #1
     6e8:	d814      	bhi.n	714 <rtc_count_set_compare+0x50>
				return STATUS_ERR_INVALID_ARG;
			}

			/* Set compare value for COMP. */
			rtc_module->MODE0.COMP[comp_index].reg = comp_value;
     6ea:	3506      	adds	r5, #6
     6ec:	00ad      	lsls	r5, r5, #2
     6ee:	9b01      	ldr	r3, [sp, #4]
     6f0:	51ab      	str	r3, [r5, r6]
			Assert(false);
			return STATUS_ERR_BAD_FORMAT;
	}

	/* Return status if everything is OK. */
	return STATUS_OK;
     6f2:	2000      	movs	r0, #0
			}

			/* Set compare value for COMP. */
			rtc_module->MODE0.COMP[comp_index].reg = comp_value;

			break;
     6f4:	e00e      	b.n	714 <rtc_count_set_compare+0x50>

		case RTC_COUNT_MODE_16BIT:
			/* Check sanity of comp_index. */
			if ((uint32_t)comp_index > RTC_NUM_OF_COMP16) {
				return STATUS_ERR_INVALID_ARG;
     6f6:	2017      	movs	r0, #23

			break;

		case RTC_COUNT_MODE_16BIT:
			/* Check sanity of comp_index. */
			if ((uint32_t)comp_index > RTC_NUM_OF_COMP16) {
     6f8:	2d02      	cmp	r5, #2
     6fa:	d80b      	bhi.n	714 <rtc_count_set_compare+0x50>
				return STATUS_ERR_INVALID_ARG;
			}

			/* Check that 16-bit value is provided. */
			if (comp_value > 0xffff) {
     6fc:	4b07      	ldr	r3, [pc, #28]	; (71c <rtc_count_set_compare+0x58>)
     6fe:	9a01      	ldr	r2, [sp, #4]
     700:	429a      	cmp	r2, r3
     702:	d807      	bhi.n	714 <rtc_count_set_compare+0x50>
				Assert(false);
				return STATUS_ERR_INVALID_ARG;
			}

			/* Set compare value for COMP. */
			rtc_module->MODE1.COMP[comp_index].reg = comp_value & 0xffff;
     704:	466b      	mov	r3, sp
     706:	889b      	ldrh	r3, [r3, #4]
     708:	350c      	adds	r5, #12
     70a:	006d      	lsls	r5, r5, #1
     70c:	53ab      	strh	r3, [r5, r6]
			Assert(false);
			return STATUS_ERR_BAD_FORMAT;
	}

	/* Return status if everything is OK. */
	return STATUS_OK;
     70e:	2000      	movs	r0, #0
			}

			/* Set compare value for COMP. */
			rtc_module->MODE1.COMP[comp_index].reg = comp_value & 0xffff;

			break;
     710:	e000      	b.n	714 <rtc_count_set_compare+0x50>

		default:
			Assert(false);
			return STATUS_ERR_BAD_FORMAT;
     712:	201a      	movs	r0, #26
	}

	/* Return status if everything is OK. */
	return STATUS_OK;
}
     714:	b003      	add	sp, #12
     716:	bdf0      	pop	{r4, r5, r6, r7, pc}
     718:	0000063d 	.word	0x0000063d
     71c:	0000ffff 	.word	0x0000ffff

00000720 <rtc_count_init>:
 */
enum status_code rtc_count_init(
		struct rtc_module *const module,
		Rtc *const hw,
		const struct rtc_count_config *const config)
{
     720:	b5f0      	push	{r4, r5, r6, r7, lr}
     722:	b083      	sub	sp, #12
     724:	0004      	movs	r4, r0
     726:	0016      	movs	r6, r2
	Assert(module);
	Assert(hw);
	Assert(config);

	/* Initialize device instance */
	module->hw = hw;
     728:	6001      	str	r1, [r0, #0]
     72a:	4a2e      	ldr	r2, [pc, #184]	; (7e4 <rtc_count_init+0xc4>)
     72c:	6991      	ldr	r1, [r2, #24]
     72e:	2320      	movs	r3, #32
     730:	430b      	orrs	r3, r1
     732:	6193      	str	r3, [r2, #24]
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBA, PM_APBAMASK_RTC);

	/* Set up GCLK */
	struct system_gclk_chan_config gclk_chan_conf;
	system_gclk_chan_get_config_defaults(&gclk_chan_conf);
	gclk_chan_conf.source_generator = GCLK_GENERATOR_2;
     734:	a901      	add	r1, sp, #4
     736:	2302      	movs	r3, #2
     738:	700b      	strb	r3, [r1, #0]
	system_gclk_chan_set_config(RTC_GCLK_ID, &gclk_chan_conf);
     73a:	2004      	movs	r0, #4
     73c:	4b2a      	ldr	r3, [pc, #168]	; (7e8 <rtc_count_init+0xc8>)
     73e:	4798      	blx	r3
	system_gclk_chan_enable(RTC_GCLK_ID);
     740:	2004      	movs	r0, #4
     742:	4b2a      	ldr	r3, [pc, #168]	; (7ec <rtc_count_init+0xcc>)
     744:	4798      	blx	r3

	/* Reset module to hardware defaults. */
	rtc_count_reset(module);
     746:	0020      	movs	r0, r4
     748:	4b29      	ldr	r3, [pc, #164]	; (7f0 <rtc_count_init+0xd0>)
     74a:	4798      	blx	r3

	/* Save conf_struct internally for continued use. */
	module->mode                = config->mode;
     74c:	78b3      	ldrb	r3, [r6, #2]
     74e:	7123      	strb	r3, [r4, #4]
	module->continuously_update = config->continuously_update;
     750:	7933      	ldrb	r3, [r6, #4]
     752:	7163      	strb	r3, [r4, #5]

#  if (RTC_INST_NUM == 1)
	_rtc_instance[0] = module;
     754:	4b27      	ldr	r3, [pc, #156]	; (7f4 <rtc_count_init+0xd4>)
     756:	601c      	str	r4, [r3, #0]
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;
     758:	6827      	ldr	r7, [r4, #0]

	rtc_module->MODE0.CTRL.reg = RTC_MODE0_CTRL_MODE(0) | config->prescaler;
     75a:	8833      	ldrh	r3, [r6, #0]
     75c:	803b      	strh	r3, [r7, #0]

	/* Set mode and clear on match if applicable. */
	switch (config->mode) {
     75e:	78b3      	ldrb	r3, [r6, #2]
     760:	2b00      	cmp	r3, #0
     762:	d017      	beq.n	794 <rtc_count_init+0x74>
						(enum rtc_count_compare)i);
			}
			break;
		default:
			Assert(false);
			return STATUS_ERR_INVALID_ARG;
     764:	2017      	movs	r0, #23
	Rtc *const rtc_module = module->hw;

	rtc_module->MODE0.CTRL.reg = RTC_MODE0_CTRL_MODE(0) | config->prescaler;

	/* Set mode and clear on match if applicable. */
	switch (config->mode) {
     766:	2b01      	cmp	r3, #1
     768:	d13a      	bne.n	7e0 <rtc_count_init+0xc0>
		case RTC_COUNT_MODE_32BIT:
			/* Set 32bit mode and clear on match if applicable. */
			rtc_module->MODE0.CTRL.reg |= RTC_MODE0_CTRL_MODE(0);
     76a:	883b      	ldrh	r3, [r7, #0]
     76c:	b29b      	uxth	r3, r3
     76e:	803b      	strh	r3, [r7, #0]

			/* Check if clear on compare match should be set. */
			if (config->clear_on_match) {
     770:	78f3      	ldrb	r3, [r6, #3]
     772:	2b00      	cmp	r3, #0
     774:	d003      	beq.n	77e <rtc_count_init+0x5e>
				/* Set clear on match. */
				rtc_module->MODE0.CTRL.reg |= RTC_MODE0_CTRL_MATCHCLR;
     776:	883a      	ldrh	r2, [r7, #0]
     778:	2380      	movs	r3, #128	; 0x80
     77a:	4313      	orrs	r3, r2
     77c:	803b      	strh	r3, [r7, #0]
			}
			/* Set compare values. */
			for (uint8_t i = 0; i < RTC_NUM_OF_COMP32; i++) {
				while (rtc_count_is_syncing(module)) {
     77e:	4d1e      	ldr	r5, [pc, #120]	; (7f8 <rtc_count_init+0xd8>)
     780:	0020      	movs	r0, r4
     782:	47a8      	blx	r5
     784:	2800      	cmp	r0, #0
     786:	d1fb      	bne.n	780 <rtc_count_init+0x60>
					/* Wait for synchronization */
				}

				rtc_count_set_compare(module, config->compare_values[i],
     788:	2200      	movs	r2, #0
     78a:	68b1      	ldr	r1, [r6, #8]
     78c:	0020      	movs	r0, r4
     78e:	4b1b      	ldr	r3, [pc, #108]	; (7fc <rtc_count_init+0xdc>)
     790:	4798      	blx	r3
     792:	e01b      	b.n	7cc <rtc_count_init+0xac>
			}
			break;

		case RTC_COUNT_MODE_16BIT:
			/* Set 16bit mode. */
			rtc_module->MODE1.CTRL.reg |= RTC_MODE1_CTRL_MODE(1);
     794:	883a      	ldrh	r2, [r7, #0]
     796:	2304      	movs	r3, #4
     798:	4313      	orrs	r3, r2
     79a:	803b      	strh	r3, [r7, #0]

			/* Check if match on clear is set, and return invalid
			 * argument if set. */
			if (config->clear_on_match) {
     79c:	78f3      	ldrb	r3, [r6, #3]
				Assert(false);
				return STATUS_ERR_INVALID_ARG;
     79e:	2017      	movs	r0, #23
			/* Set 16bit mode. */
			rtc_module->MODE1.CTRL.reg |= RTC_MODE1_CTRL_MODE(1);

			/* Check if match on clear is set, and return invalid
			 * argument if set. */
			if (config->clear_on_match) {
     7a0:	2b00      	cmp	r3, #0
     7a2:	d11d      	bne.n	7e0 <rtc_count_init+0xc0>
				Assert(false);
				return STATUS_ERR_INVALID_ARG;
			}
			/* Set compare values. */
			for (uint8_t i = 0; i < RTC_NUM_OF_COMP16; i++) {
				while (rtc_count_is_syncing(module)) {
     7a4:	4d14      	ldr	r5, [pc, #80]	; (7f8 <rtc_count_init+0xd8>)
     7a6:	0020      	movs	r0, r4
     7a8:	47a8      	blx	r5
     7aa:	2800      	cmp	r0, #0
     7ac:	d1fb      	bne.n	7a6 <rtc_count_init+0x86>
					/* Wait for synchronization */
				}

				rtc_count_set_compare(module, config->compare_values[i],
     7ae:	2200      	movs	r2, #0
     7b0:	68b1      	ldr	r1, [r6, #8]
     7b2:	0020      	movs	r0, r4
     7b4:	4b11      	ldr	r3, [pc, #68]	; (7fc <rtc_count_init+0xdc>)
     7b6:	4798      	blx	r3
				Assert(false);
				return STATUS_ERR_INVALID_ARG;
			}
			/* Set compare values. */
			for (uint8_t i = 0; i < RTC_NUM_OF_COMP16; i++) {
				while (rtc_count_is_syncing(module)) {
     7b8:	4d0f      	ldr	r5, [pc, #60]	; (7f8 <rtc_count_init+0xd8>)
     7ba:	0020      	movs	r0, r4
     7bc:	47a8      	blx	r5
     7be:	2800      	cmp	r0, #0
     7c0:	d1fb      	bne.n	7ba <rtc_count_init+0x9a>
					/* Wait for synchronization */
				}

				rtc_count_set_compare(module, config->compare_values[i],
     7c2:	2201      	movs	r2, #1
     7c4:	68f1      	ldr	r1, [r6, #12]
     7c6:	0020      	movs	r0, r4
     7c8:	4b0c      	ldr	r3, [pc, #48]	; (7fc <rtc_count_init+0xdc>)
     7ca:	4798      	blx	r3
			Assert(false);
			return STATUS_ERR_INVALID_ARG;
	}

	/* Check to set continuously clock read update mode. */
	if (config->continuously_update) {
     7cc:	7933      	ldrb	r3, [r6, #4]
		/* Set continuously mode. */
		rtc_module->MODE0.READREQ.reg |= RTC_READREQ_RCONT;
	}

	/* Return status OK if everything was configured. */
	return STATUS_OK;
     7ce:	2000      	movs	r0, #0
			Assert(false);
			return STATUS_ERR_INVALID_ARG;
	}

	/* Check to set continuously clock read update mode. */
	if (config->continuously_update) {
     7d0:	2b00      	cmp	r3, #0
     7d2:	d005      	beq.n	7e0 <rtc_count_init+0xc0>
		/* Set continuously mode. */
		rtc_module->MODE0.READREQ.reg |= RTC_READREQ_RCONT;
     7d4:	887a      	ldrh	r2, [r7, #2]
     7d6:	2380      	movs	r3, #128	; 0x80
     7d8:	01db      	lsls	r3, r3, #7
     7da:	4313      	orrs	r3, r2
     7dc:	807b      	strh	r3, [r7, #2]
     7de:	e7ff      	b.n	7e0 <rtc_count_init+0xc0>
	_rtc_instance[_rtc_get_inst_index(hw)] = module;
#  endif

	/* Set config and return status. */
	return _rtc_count_set_config(module, config);
}
     7e0:	b003      	add	sp, #12
     7e2:	bdf0      	pop	{r4, r5, r6, r7, pc}
     7e4:	40000400 	.word	0x40000400
     7e8:	00002d15 	.word	0x00002d15
     7ec:	00002c89 	.word	0x00002c89
     7f0:	00000699 	.word	0x00000699
     7f4:	200001d4 	.word	0x200001d4
     7f8:	0000063d 	.word	0x0000063d
     7fc:	000006c5 	.word	0x000006c5

00000800 <rtc_count_set_period>:
 * \retval STATUS_ERR_UNSUPPORTED_DEV  If module is not operated in 16-bit mode
 */
enum status_code rtc_count_set_period(
		struct rtc_module *const module,
		const uint16_t period_value)
{
     800:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
     802:	0004      	movs	r4, r0
     804:	000e      	movs	r6, r1
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;

	/* Check that correct mode is set. */
	if (module->mode != RTC_COUNT_MODE_16BIT) {
     806:	7903      	ldrb	r3, [r0, #4]
		return STATUS_ERR_UNSUPPORTED_DEV;
     808:	2015      	movs	r0, #21
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;

	/* Check that correct mode is set. */
	if (module->mode != RTC_COUNT_MODE_16BIT) {
     80a:	2b00      	cmp	r3, #0
     80c:	d106      	bne.n	81c <rtc_count_set_period+0x1c>
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;
     80e:	6827      	ldr	r7, [r4, #0]
	/* Check that correct mode is set. */
	if (module->mode != RTC_COUNT_MODE_16BIT) {
		return STATUS_ERR_UNSUPPORTED_DEV;
	}

	while (rtc_count_is_syncing(module)) {
     810:	4d03      	ldr	r5, [pc, #12]	; (820 <rtc_count_set_period+0x20>)
     812:	0020      	movs	r0, r4
     814:	47a8      	blx	r5
     816:	2800      	cmp	r0, #0
     818:	d1fb      	bne.n	812 <rtc_count_set_period+0x12>
		/* Wait for synchronization */
	}

	/* Write value to register. */
	rtc_module->MODE1.PER.reg = period_value;
     81a:	82be      	strh	r6, [r7, #20]

	return STATUS_OK;
}
     81c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
     81e:	46c0      	nop			; (mov r8, r8)
     820:	0000063d 	.word	0x0000063d

00000824 <rtc_count_register_callback>:
{

	enum status_code status = STATUS_OK;

	/* Overflow callback */
	if (callback_type == RTC_COUNT_CALLBACK_OVERFLOW) {
     824:	2a02      	cmp	r2, #2
     826:	d00b      	beq.n	840 <rtc_count_register_callback+0x1c>
		status = STATUS_OK;
	} else {
		/* Make sure callback type can be registered */
		switch (module->mode) {
     828:	7903      	ldrb	r3, [r0, #4]
     82a:	2b00      	cmp	r3, #0
     82c:	d005      	beq.n	83a <rtc_count_register_callback+0x16>
     82e:	2b01      	cmp	r3, #1
     830:	d111      	bne.n	856 <rtc_count_register_callback+0x32>
     832:	3316      	adds	r3, #22
		case RTC_COUNT_MODE_32BIT:
			/* Check sanity for 32-bit mode. */
			if (callback_type > RTC_NUM_OF_COMP32) {
     834:	2a01      	cmp	r2, #1
     836:	d80f      	bhi.n	858 <rtc_count_register_callback+0x34>
     838:	e002      	b.n	840 <rtc_count_register_callback+0x1c>
     83a:	2317      	movs	r3, #23
			}

			break;
		case RTC_COUNT_MODE_16BIT:
			/* Check sanity for 16-bit mode. */
			if (callback_type > RTC_NUM_OF_COMP16) {
     83c:	2a02      	cmp	r2, #2
     83e:	d80b      	bhi.n	858 <rtc_count_register_callback+0x34>
		}
	}

	if (status == STATUS_OK) {
		/* Register callback */
		module->callbacks[callback_type] = callback;
     840:	1c93      	adds	r3, r2, #2
     842:	009b      	lsls	r3, r3, #2
     844:	5019      	str	r1, [r3, r0]
		/* Set corresponding bit to set callback as registered */
		module->registered_callback |= (1 << callback_type);
     846:	8a81      	ldrh	r1, [r0, #20]
     848:	2301      	movs	r3, #1
     84a:	4093      	lsls	r3, r2
     84c:	430b      	orrs	r3, r1
     84e:	b29b      	uxth	r3, r3
     850:	8283      	strh	r3, [r0, #20]
     852:	2300      	movs	r3, #0
     854:	e000      	b.n	858 <rtc_count_register_callback+0x34>
			if (callback_type > RTC_NUM_OF_COMP16) {
				status = STATUS_ERR_INVALID_ARG;
			}
			break;
		default:
			status = STATUS_ERR_INVALID_ARG;
     856:	2317      	movs	r3, #23
		/* Set corresponding bit to set callback as registered */
		module->registered_callback |= (1 << callback_type);
	}

	return status;
}
     858:	0018      	movs	r0, r3
     85a:	4770      	bx	lr

0000085c <rtc_count_enable_callback>:
 * \param[in]     callback_type Callback type to enable
 */
void rtc_count_enable_callback(
		struct rtc_module *const module,
		enum rtc_count_callback callback_type)
{
     85c:	b510      	push	{r4, lr}
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;
     85e:	6802      	ldr	r2, [r0, #0]

	if (callback_type == RTC_COUNT_CALLBACK_OVERFLOW) {
     860:	2902      	cmp	r1, #2
     862:	d102      	bne.n	86a <rtc_count_enable_callback+0xe>
		rtc_module->MODE0.INTENSET.reg = RTC_MODE0_INTFLAG_OVF;
     864:	2380      	movs	r3, #128	; 0x80
     866:	71d3      	strb	r3, [r2, #7]
     868:	e004      	b.n	874 <rtc_count_enable_callback+0x18>
	} else {
		rtc_module->MODE0.INTENSET.reg = RTC_MODE1_INTFLAG_CMP(1 << callback_type);
     86a:	2301      	movs	r3, #1
     86c:	408b      	lsls	r3, r1
     86e:	2403      	movs	r4, #3
     870:	4023      	ands	r3, r4
     872:	71d3      	strb	r3, [r2, #7]
	}
	/* Mark callback as enabled. */
	module->enabled_callback |= (1 << callback_type);
     874:	8ac2      	ldrh	r2, [r0, #22]
     876:	2301      	movs	r3, #1
     878:	408b      	lsls	r3, r1
     87a:	4313      	orrs	r3, r2
     87c:	b29b      	uxth	r3, r3
     87e:	82c3      	strh	r3, [r0, #22]
}
     880:	bd10      	pop	{r4, pc}
     882:	46c0      	nop			; (mov r8, r8)

00000884 <RTC_Handler>:
/**
 * \internal ISR handler for RTC
 */
#if (RTC_INST_NUM == 1)
void RTC_Handler(void)
{
     884:	b510      	push	{r4, lr}
 *
 * \param [in] instance_index  Default value 0
 */
static void _rtc_interrupt_handler(const uint32_t instance_index)
{
	struct rtc_module *module = _rtc_instance[instance_index];
     886:	4b12      	ldr	r3, [pc, #72]	; (8d0 <RTC_Handler+0x4c>)
     888:	681a      	ldr	r2, [r3, #0]

	Rtc *const rtc_module = module->hw;
     88a:	6814      	ldr	r4, [r2, #0]

	/* Combine callback registered and enabled masks */
	uint16_t callback_mask = module->enabled_callback;
     88c:	8ad3      	ldrh	r3, [r2, #22]
	callback_mask &= module->registered_callback;
     88e:	8a91      	ldrh	r1, [r2, #20]
     890:	4019      	ands	r1, r3

	/* Read and mask interrupt flag register */
	uint16_t interrupt_status = rtc_module->MODE0.INTFLAG.reg;
     892:	7a23      	ldrb	r3, [r4, #8]
	interrupt_status &= rtc_module->MODE0.INTENSET.reg;
     894:	79e0      	ldrb	r0, [r4, #7]
     896:	4003      	ands	r3, r0

	if (interrupt_status & RTC_MODE0_INTFLAG_OVF) {
     898:	09d8      	lsrs	r0, r3, #7
     89a:	d006      	beq.n	8aa <RTC_Handler+0x26>
		/* Overflow interrupt */
		if (callback_mask & (1 << RTC_COUNT_CALLBACK_OVERFLOW)) {
     89c:	074b      	lsls	r3, r1, #29
     89e:	d501      	bpl.n	8a4 <RTC_Handler+0x20>
			module->callbacks[RTC_COUNT_CALLBACK_OVERFLOW]();
     8a0:	6913      	ldr	r3, [r2, #16]
     8a2:	4798      	blx	r3
		}

		/* Clear interrupt flag */
		rtc_module->MODE0.INTFLAG.reg = RTC_MODE0_INTFLAG_OVF;
     8a4:	2380      	movs	r3, #128	; 0x80
     8a6:	7223      	strb	r3, [r4, #8]
     8a8:	e010      	b.n	8cc <RTC_Handler+0x48>

	} else if (interrupt_status & RTC_MODE1_INTFLAG_CMP(1 << 0)) {
     8aa:	07d8      	lsls	r0, r3, #31
     8ac:	d506      	bpl.n	8bc <RTC_Handler+0x38>
		/* Compare 0 interrupt */
		if (callback_mask & (1 << RTC_COUNT_CALLBACK_COMPARE_0)) {
     8ae:	07cb      	lsls	r3, r1, #31
     8b0:	d501      	bpl.n	8b6 <RTC_Handler+0x32>
			module->callbacks[RTC_COUNT_CALLBACK_COMPARE_0]();
     8b2:	6893      	ldr	r3, [r2, #8]
     8b4:	4798      	blx	r3
		}
		/* Clear interrupt flag */
		rtc_module->MODE0.INTFLAG.reg = RTC_MODE1_INTFLAG_CMP(1 << 0);
     8b6:	2301      	movs	r3, #1
     8b8:	7223      	strb	r3, [r4, #8]
     8ba:	e007      	b.n	8cc <RTC_Handler+0x48>

	} else if (interrupt_status & RTC_MODE1_INTFLAG_CMP(1 << 1)) {
     8bc:	079b      	lsls	r3, r3, #30
     8be:	d505      	bpl.n	8cc <RTC_Handler+0x48>
		#if (RTC_NUM_OF_COMP16 > 1) || defined(__DOXYGEN__)
		/* Compare 1 interrupt */
		if (callback_mask & (1 << RTC_COUNT_CALLBACK_COMPARE_1)) {
     8c0:	078b      	lsls	r3, r1, #30
     8c2:	d501      	bpl.n	8c8 <RTC_Handler+0x44>
			module->callbacks[RTC_COUNT_CALLBACK_COMPARE_1]();
     8c4:	68d3      	ldr	r3, [r2, #12]
     8c6:	4798      	blx	r3
		}
		/* Clear interrupt flag */
		rtc_module->MODE0.INTFLAG.reg = RTC_MODE1_INTFLAG_CMP(1 << 1);
     8c8:	2302      	movs	r3, #2
     8ca:	7223      	strb	r3, [r4, #8]
 */
#if (RTC_INST_NUM == 1)
void RTC_Handler(void)
{
	_rtc_interrupt_handler(0);
}
     8cc:	bd10      	pop	{r4, pc}
     8ce:	46c0      	nop			; (mov r8, r8)
     8d0:	200001d4 	.word	0x200001d4

000008d4 <_read>:
int __attribute__((weak))
_read (int file, char * ptr, int len); // Remove GCC compiler warning

int __attribute__((weak))
_read (int file, char * ptr, int len)
{
     8d4:	b5f0      	push	{r4, r5, r6, r7, lr}
     8d6:	4647      	mov	r7, r8
     8d8:	b480      	push	{r7}
     8da:	000c      	movs	r4, r1
     8dc:	4690      	mov	r8, r2
	int nChars = 0;

	if (file != 0) {
     8de:	2800      	cmp	r0, #0
     8e0:	d10d      	bne.n	8fe <_read+0x2a>
		return -1;
	}

	for (; len > 0; --len) {
     8e2:	2a00      	cmp	r2, #0
     8e4:	dd0e      	ble.n	904 <_read+0x30>
     8e6:	188f      	adds	r7, r1, r2
		ptr_get(stdio_base, ptr);
     8e8:	4e08      	ldr	r6, [pc, #32]	; (90c <_read+0x38>)
     8ea:	4d09      	ldr	r5, [pc, #36]	; (910 <_read+0x3c>)
     8ec:	6830      	ldr	r0, [r6, #0]
     8ee:	0021      	movs	r1, r4
     8f0:	682b      	ldr	r3, [r5, #0]
     8f2:	4798      	blx	r3
		ptr++;
     8f4:	3401      	adds	r4, #1

	if (file != 0) {
		return -1;
	}

	for (; len > 0; --len) {
     8f6:	42a7      	cmp	r7, r4
     8f8:	d1f8      	bne.n	8ec <_read+0x18>
		ptr_get(stdio_base, ptr);
		ptr++;
		nChars++;
     8fa:	4640      	mov	r0, r8
     8fc:	e003      	b.n	906 <_read+0x32>
_read (int file, char * ptr, int len)
{
	int nChars = 0;

	if (file != 0) {
		return -1;
     8fe:	2001      	movs	r0, #1
     900:	4240      	negs	r0, r0
     902:	e000      	b.n	906 <_read+0x32>
	}

	for (; len > 0; --len) {
     904:	2000      	movs	r0, #0
		ptr_get(stdio_base, ptr);
		ptr++;
		nChars++;
	}
	return nChars;
}
     906:	bc04      	pop	{r2}
     908:	4690      	mov	r8, r2
     90a:	bdf0      	pop	{r4, r5, r6, r7, pc}
     90c:	200001e0 	.word	0x200001e0
     910:	200001d8 	.word	0x200001d8

00000914 <_write>:
int __attribute__((weak))
_write (int file, char * ptr, int len);

int __attribute__((weak))
_write (int file, char * ptr, int len)
{
     914:	b5f0      	push	{r4, r5, r6, r7, lr}
     916:	4647      	mov	r7, r8
     918:	b480      	push	{r7}
     91a:	000e      	movs	r6, r1
     91c:	0015      	movs	r5, r2
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
     91e:	3801      	subs	r0, #1
     920:	2802      	cmp	r0, #2
     922:	d811      	bhi.n	948 <_write+0x34>
		return -1;
	}

	for (; len != 0; --len) {
     924:	2a00      	cmp	r2, #0
     926:	d012      	beq.n	94e <_write+0x3a>
     928:	2400      	movs	r4, #0
		if (ptr_put(stdio_base, *ptr++) < 0) {
     92a:	4b0c      	ldr	r3, [pc, #48]	; (95c <_write+0x48>)
     92c:	4698      	mov	r8, r3
     92e:	4f0c      	ldr	r7, [pc, #48]	; (960 <_write+0x4c>)
     930:	4643      	mov	r3, r8
     932:	6818      	ldr	r0, [r3, #0]
     934:	5d31      	ldrb	r1, [r6, r4]
     936:	683b      	ldr	r3, [r7, #0]
     938:	4798      	blx	r3
     93a:	2800      	cmp	r0, #0
     93c:	db09      	blt.n	952 <_write+0x3e>
			return -1;
		}
		++nChars;
     93e:	3401      	adds	r4, #1

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
	}

	for (; len != 0; --len) {
     940:	42a5      	cmp	r5, r4
     942:	d1f5      	bne.n	930 <_write+0x1c>
		if (ptr_put(stdio_base, *ptr++) < 0) {
			return -1;
		}
		++nChars;
     944:	0020      	movs	r0, r4
     946:	e006      	b.n	956 <_write+0x42>
_write (int file, char * ptr, int len)
{
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
     948:	2001      	movs	r0, #1
     94a:	4240      	negs	r0, r0
     94c:	e003      	b.n	956 <_write+0x42>
	}

	for (; len != 0; --len) {
     94e:	2000      	movs	r0, #0
     950:	e001      	b.n	956 <_write+0x42>
		if (ptr_put(stdio_base, *ptr++) < 0) {
			return -1;
     952:	2001      	movs	r0, #1
     954:	4240      	negs	r0, r0
		}
		++nChars;
	}
	return nChars;
}
     956:	bc04      	pop	{r2}
     958:	4690      	mov	r8, r2
     95a:	bdf0      	pop	{r4, r5, r6, r7, pc}
     95c:	200001e0 	.word	0x200001e0
     960:	200001dc 	.word	0x200001dc

00000964 <configure_adc_VMPPT>:
//=============================================================================
//! \brief Initialize ADC peripheral.
//! \return TRUE if that ADC was successfully configured.
//=============================================================================
bool configure_adc_VMPPT (void)
{
     964:	b510      	push	{r4, lr}
     966:	b08c      	sub	sp, #48	; 0x30
    struct adc_config conf_adc;

    adc_get_config_defaults(&conf_adc);
     968:	4668      	mov	r0, sp
     96a:	4b11      	ldr	r3, [pc, #68]	; (9b0 <configure_adc_VMPPT+0x4c>)
     96c:	4798      	blx	r3

    conf_adc.reference = ADC_REFERENCE_AREFA;
     96e:	2303      	movs	r3, #3
     970:	466a      	mov	r2, sp
     972:	7053      	strb	r3, [r2, #1]
    conf_adc.positive_input = VMPPT_ADC_0_PIN;
     974:	3301      	adds	r3, #1
     976:	7313      	strb	r3, [r2, #12]
    
    //system_voltage_reference_enable(ADC_REFERENCE_AREFA);

    adc_init(&adc_instance, ADC_MODULE, &conf_adc);
     978:	4c0e      	ldr	r4, [pc, #56]	; (9b4 <configure_adc_VMPPT+0x50>)
     97a:	490f      	ldr	r1, [pc, #60]	; (9b8 <configure_adc_VMPPT+0x54>)
     97c:	0020      	movs	r0, r4
     97e:	4b0f      	ldr	r3, [pc, #60]	; (9bc <configure_adc_VMPPT+0x58>)
     980:	4798      	blx	r3
		struct adc_module *const module_inst)
{
	Assert(module_inst);
	Assert(module_inst->hw);

	Adc *const adc_module = module_inst->hw;
     982:	6822      	ldr	r2, [r4, #0]
	/* Sanity check arguments */
	Assert(module_inst);

	Adc *const adc_module = module_inst->hw;

	if (adc_module->STATUS.reg & ADC_STATUS_SYNCBUSY) {
     984:	7e53      	ldrb	r3, [r2, #25]

	while (adc_is_syncing(module_inst)) {
     986:	b25b      	sxtb	r3, r3
     988:	2b00      	cmp	r3, #0
     98a:	dbfb      	blt.n	984 <configure_adc_VMPPT+0x20>
 * \param[in] vector Interrupt vector to enable
 */
static inline void system_interrupt_enable(
		const enum system_interrupt_vector vector)
{
	NVIC->ISER[0] = (uint32_t)(1 << ((uint32_t)vector & 0x0000001f));
     98c:	2180      	movs	r1, #128	; 0x80
     98e:	0409      	lsls	r1, r1, #16
     990:	4b0b      	ldr	r3, [pc, #44]	; (9c0 <configure_adc_VMPPT+0x5c>)
     992:	6019      	str	r1, [r3, #0]
#	else
		system_interrupt_enable(SYSTEM_INTERRUPT_MODULE_ADC);
#   endif
#endif

	adc_module->CTRLA.reg |= ADC_CTRLA_ENABLE;
     994:	7811      	ldrb	r1, [r2, #0]
     996:	2302      	movs	r3, #2
     998:	430b      	orrs	r3, r1
     99a:	7013      	strb	r3, [r2, #0]
	struct adc_module *const module_inst)
{
	/* Sanity check arguments */
	Assert(module_inst);

	Adc *const adc_module = module_inst->hw;
     99c:	4b05      	ldr	r3, [pc, #20]	; (9b4 <configure_adc_VMPPT+0x50>)
     99e:	681a      	ldr	r2, [r3, #0]

	if (adc_module->STATUS.reg & ADC_STATUS_SYNCBUSY) {
     9a0:	7e53      	ldrb	r3, [r2, #25]

	while (adc_is_syncing(module_inst)) {
     9a2:	b25b      	sxtb	r3, r3
     9a4:	2b00      	cmp	r3, #0
     9a6:	dbfb      	blt.n	9a0 <configure_adc_VMPPT+0x3c>

    adc_enable(&adc_instance);

    return true;
}
     9a8:	2001      	movs	r0, #1
     9aa:	b00c      	add	sp, #48	; 0x30
     9ac:	bd10      	pop	{r4, pc}
     9ae:	46c0      	nop			; (mov r8, r8)
     9b0:	00000d91 	.word	0x00000d91
     9b4:	200001e4 	.word	0x200001e4
     9b8:	42004000 	.word	0x42004000
     9bc:	00000dd9 	.word	0x00000dd9
     9c0:	e000e100 	.word	0xe000e100

000009c4 <configure_adc_TEMP>:

bool configure_adc_TEMP (void)
{
     9c4:	b510      	push	{r4, lr}
     9c6:	b08c      	sub	sp, #48	; 0x30
    struct adc_config conf_adc;

    adc_get_config_defaults(&conf_adc);
     9c8:	4668      	mov	r0, sp
     9ca:	4b11      	ldr	r3, [pc, #68]	; (a10 <configure_adc_TEMP+0x4c>)
     9cc:	4798      	blx	r3

    conf_adc.reference = ADC_REFERENCE_AREFA;
     9ce:	2303      	movs	r3, #3
     9d0:	466a      	mov	r2, sp
     9d2:	7053      	strb	r3, [r2, #1]
    conf_adc.positive_input = TEMP_ADC_1_PIN;
     9d4:	3304      	adds	r3, #4
     9d6:	7313      	strb	r3, [r2, #12]
    
    //system_voltage_reference_enable(ADC_REFERENCE_AREFA);

    adc_init(&adc_instance, ADC_MODULE, &conf_adc);
     9d8:	4c0e      	ldr	r4, [pc, #56]	; (a14 <configure_adc_TEMP+0x50>)
     9da:	490f      	ldr	r1, [pc, #60]	; (a18 <configure_adc_TEMP+0x54>)
     9dc:	0020      	movs	r0, r4
     9de:	4b0f      	ldr	r3, [pc, #60]	; (a1c <configure_adc_TEMP+0x58>)
     9e0:	4798      	blx	r3
		struct adc_module *const module_inst)
{
	Assert(module_inst);
	Assert(module_inst->hw);

	Adc *const adc_module = module_inst->hw;
     9e2:	6822      	ldr	r2, [r4, #0]
     9e4:	7e53      	ldrb	r3, [r2, #25]

	while (adc_is_syncing(module_inst)) {
     9e6:	b25b      	sxtb	r3, r3
     9e8:	2b00      	cmp	r3, #0
     9ea:	dbfb      	blt.n	9e4 <configure_adc_TEMP+0x20>
     9ec:	2180      	movs	r1, #128	; 0x80
     9ee:	0409      	lsls	r1, r1, #16
     9f0:	4b0b      	ldr	r3, [pc, #44]	; (a20 <configure_adc_TEMP+0x5c>)
     9f2:	6019      	str	r1, [r3, #0]
#	else
		system_interrupt_enable(SYSTEM_INTERRUPT_MODULE_ADC);
#   endif
#endif

	adc_module->CTRLA.reg |= ADC_CTRLA_ENABLE;
     9f4:	7811      	ldrb	r1, [r2, #0]
     9f6:	2302      	movs	r3, #2
     9f8:	430b      	orrs	r3, r1
     9fa:	7013      	strb	r3, [r2, #0]
	struct adc_module *const module_inst)
{
	/* Sanity check arguments */
	Assert(module_inst);

	Adc *const adc_module = module_inst->hw;
     9fc:	4b05      	ldr	r3, [pc, #20]	; (a14 <configure_adc_TEMP+0x50>)
     9fe:	681a      	ldr	r2, [r3, #0]

	if (adc_module->STATUS.reg & ADC_STATUS_SYNCBUSY) {
     a00:	7e53      	ldrb	r3, [r2, #25]

	while (adc_is_syncing(module_inst)) {
     a02:	b25b      	sxtb	r3, r3
     a04:	2b00      	cmp	r3, #0
     a06:	dbfb      	blt.n	a00 <configure_adc_TEMP+0x3c>

    adc_enable(&adc_instance);

    return true;
}
     a08:	2001      	movs	r0, #1
     a0a:	b00c      	add	sp, #48	; 0x30
     a0c:	bd10      	pop	{r4, pc}
     a0e:	46c0      	nop			; (mov r8, r8)
     a10:	00000d91 	.word	0x00000d91
     a14:	200001e4 	.word	0x200001e4
     a18:	42004000 	.word	0x42004000
     a1c:	00000dd9 	.word	0x00000dd9
     a20:	e000e100 	.word	0xe000e100

00000a24 <turn_off_adc>:
		struct adc_module *const module_inst)
{
	Assert(module_inst);
	Assert(module_inst->hw);

	Adc *const adc_module = module_inst->hw;
     a24:	4b0a      	ldr	r3, [pc, #40]	; (a50 <turn_off_adc+0x2c>)
     a26:	681a      	ldr	r2, [r3, #0]
 * \param[in] vector  Interrupt vector to disable
 */
static inline void system_interrupt_disable(
		const enum system_interrupt_vector vector)
{
	NVIC->ICER[0] = (uint32_t)(1 << ((uint32_t)vector & 0x0000001f));
     a28:	2080      	movs	r0, #128	; 0x80
     a2a:	0400      	lsls	r0, r0, #16
     a2c:	2380      	movs	r3, #128	; 0x80
     a2e:	4909      	ldr	r1, [pc, #36]	; (a54 <turn_off_adc+0x30>)
     a30:	50c8      	str	r0, [r1, r3]
     a32:	7e53      	ldrb	r3, [r2, #25]
#	else
		system_interrupt_disable(SYSTEM_INTERRUPT_MODULE_ADC);
#   endif
#endif

	while (adc_is_syncing(module_inst)) {
     a34:	b25b      	sxtb	r3, r3
     a36:	2b00      	cmp	r3, #0
     a38:	dbfb      	blt.n	a32 <turn_off_adc+0xe>
		/* Wait for synchronization */
	}

	adc_module->CTRLA.reg &= ~ADC_CTRLA_ENABLE;
     a3a:	7813      	ldrb	r3, [r2, #0]
     a3c:	2102      	movs	r1, #2
     a3e:	438b      	bics	r3, r1
     a40:	7013      	strb	r3, [r2, #0]
	struct adc_module *const module_inst)
{
	/* Sanity check arguments */
	Assert(module_inst);

	Adc *const adc_module = module_inst->hw;
     a42:	4b03      	ldr	r3, [pc, #12]	; (a50 <turn_off_adc+0x2c>)
     a44:	681a      	ldr	r2, [r3, #0]

	if (adc_module->STATUS.reg & ADC_STATUS_SYNCBUSY) {
     a46:	7e53      	ldrb	r3, [r2, #25]

	while (adc_is_syncing(module_inst)) {
     a48:	b25b      	sxtb	r3, r3
     a4a:	2b00      	cmp	r3, #0
     a4c:	dbfb      	blt.n	a46 <turn_off_adc+0x22>


void turn_off_adc(void)
{
    adc_disable(&adc_instance);
}
     a4e:	4770      	bx	lr
     a50:	200001e4 	.word	0x200001e4
     a54:	e000e100 	.word	0xe000e100

00000a58 <get_value_VMPPT>:


void get_value_VMPPT (uint32_t *value, uint32_t *converted)
{
     a58:	b5f0      	push	{r4, r5, r6, r7, lr}
     a5a:	b083      	sub	sp, #12
     a5c:	000f      	movs	r7, r1
		struct adc_module *const module_inst)
{
	Assert(module_inst);
	Assert(module_inst->hw);

	Adc *const adc_module = module_inst->hw;
     a5e:	4b20      	ldr	r3, [pc, #128]	; (ae0 <get_value_VMPPT+0x88>)
     a60:	6819      	ldr	r1, [r3, #0]
     a62:	7e4b      	ldrb	r3, [r1, #25]

	while (adc_is_syncing(module_inst)) {
     a64:	b25b      	sxtb	r3, r3
     a66:	2b00      	cmp	r3, #0
     a68:	dbfb      	blt.n	a62 <get_value_VMPPT+0xa>
		/* Wait for synchronization */
	}

	adc_module->SWTRIG.reg |= ADC_SWTRIG_START;
     a6a:	7b0a      	ldrb	r2, [r1, #12]
     a6c:	2302      	movs	r3, #2
     a6e:	4313      	orrs	r3, r2
     a70:	730b      	strb	r3, [r1, #12]
     a72:	7e4b      	ldrb	r3, [r1, #25]

	while (adc_is_syncing(module_inst)) {
     a74:	b25b      	sxtb	r3, r3
     a76:	2b00      	cmp	r3, #0
     a78:	dbfb      	blt.n	a72 <get_value_VMPPT+0x1a>

	Adc *const adc_module = module_inst->hw;

	uint32_t int_flags = adc_module->INTFLAG.reg;

	uint32_t status_flags = 0;
     a7a:	2401      	movs	r4, #1
	if (int_flags & ADC_INTFLAG_RESRDY) {
		status_flags |= ADC_STATUS_RESULT_READY;
	}

	/* Check for ADC Window Match */
	if (int_flags & ADC_INTFLAG_WINMON) {
     a7c:	2604      	movs	r6, #4
		status_flags |= ADC_STATUS_WINDOW;
     a7e:	2502      	movs	r5, #2
	Assert(module_inst);
	Assert(module_inst->hw);

	Adc *const adc_module = module_inst->hw;

	uint32_t int_flags = adc_module->INTFLAG.reg;
     a80:	7e0b      	ldrb	r3, [r1, #24]
     a82:	b2db      	uxtb	r3, r3

	uint32_t status_flags = 0;
     a84:	0022      	movs	r2, r4
     a86:	401a      	ands	r2, r3
	if (int_flags & ADC_INTFLAG_RESRDY) {
		status_flags |= ADC_STATUS_RESULT_READY;
	}

	/* Check for ADC Window Match */
	if (int_flags & ADC_INTFLAG_WINMON) {
     a88:	421e      	tst	r6, r3
     a8a:	d000      	beq.n	a8e <get_value_VMPPT+0x36>
		status_flags |= ADC_STATUS_WINDOW;
     a8c:	432a      	orrs	r2, r5
	}

	/* Check for ADC Overrun */
	if (int_flags & ADC_INTFLAG_OVERRUN) {
     a8e:	421d      	tst	r5, r3
     a90:	d000      	beq.n	a94 <get_value_VMPPT+0x3c>
		status_flags |= ADC_STATUS_OVERRUN;
     a92:	4332      	orrs	r2, r6
{
	Assert(module_inst);
	Assert(module_inst->hw);
	Assert(result);

	if (!(adc_get_status(module_inst) & ADC_STATUS_RESULT_READY)) {
     a94:	4214      	tst	r4, r2
     a96:	d0f3      	beq.n	a80 <get_value_VMPPT+0x28>
     a98:	7e4b      	ldrb	r3, [r1, #25]
	}

	Adc *const adc_module = module_inst->hw;

#if (SAMD) || (SAMR21)
	while (adc_is_syncing(module_inst)) {
     a9a:	b25b      	sxtb	r3, r3
     a9c:	2b00      	cmp	r3, #0
     a9e:	dbfb      	blt.n	a98 <get_value_VMPPT+0x40>
		/* Wait for synchronization */
	}
#endif

	/* Get ADC result */
	*result = adc_module->RESULT.reg;
     aa0:	8b4a      	ldrh	r2, [r1, #26]
     aa2:	ab01      	add	r3, sp, #4
     aa4:	801a      	strh	r2, [r3, #0]
	if (status_flags & ADC_STATUS_OVERRUN) {
		int_flags |= ADC_INTFLAG_OVERRUN;
	}

	/* Clear interrupt flag */
	adc_module->INTFLAG.reg = int_flags;
     aa6:	2301      	movs	r3, #1
     aa8:	760b      	strb	r3, [r1, #24]
	Assert(module_inst);
	Assert(module_inst->hw);

	Adc *const adc_module = module_inst->hw;

	uint32_t int_flags = adc_module->INTFLAG.reg;
     aaa:	7e0a      	ldrb	r2, [r1, #24]
     aac:	b2d2      	uxtb	r2, r2

	uint32_t status_flags = 0;
     aae:	4013      	ands	r3, r2
	if (int_flags & ADC_INTFLAG_RESRDY) {
		status_flags |= ADC_STATUS_RESULT_READY;
	}

	/* Check for ADC Window Match */
	if (int_flags & ADC_INTFLAG_WINMON) {
     ab0:	0754      	lsls	r4, r2, #29
     ab2:	d501      	bpl.n	ab8 <get_value_VMPPT+0x60>
		status_flags |= ADC_STATUS_WINDOW;
     ab4:	2402      	movs	r4, #2
     ab6:	4323      	orrs	r3, r4
	}

	/* Check for ADC Overrun */
	if (int_flags & ADC_INTFLAG_OVERRUN) {
     ab8:	0792      	lsls	r2, r2, #30
     aba:	d501      	bpl.n	ac0 <get_value_VMPPT+0x68>
		status_flags |= ADC_STATUS_OVERRUN;
     abc:	2204      	movs	r2, #4
     abe:	4313      	orrs	r3, r2
	*result = adc_module->RESULT.reg;

	/* Reset ready flag */
	adc_clear_status(module_inst, ADC_STATUS_RESULT_READY);

	if (adc_get_status(module_inst) & ADC_STATUS_OVERRUN) {
     ac0:	075b      	lsls	r3, r3, #29
     ac2:	d501      	bpl.n	ac8 <get_value_VMPPT+0x70>
	if (status_flags & ADC_STATUS_OVERRUN) {
		int_flags |= ADC_INTFLAG_OVERRUN;
	}

	/* Clear interrupt flag */
	adc_module->INTFLAG.reg = int_flags;
     ac4:	2302      	movs	r3, #2
     ac6:	760b      	strb	r3, [r1, #24]
    
    do {
        /* Wait for conversion to be done and read out result */
    } while (adc_read(&adc_instance, &adc_reading) == STATUS_BUSY);
    
    reading = ((VMPPT_PULL_UP + VMPPT_PULL_DOWN) * D_ADC_VREF * adc_reading / VMPPT_PULL_DOWN) / D_ADC_RESOLUTION;
     ac8:	9b01      	ldr	r3, [sp, #4]
    
    *value = adc_reading;
     aca:	6003      	str	r3, [r0, #0]
    *converted = reading;
     acc:	4805      	ldr	r0, [pc, #20]	; (ae4 <get_value_VMPPT+0x8c>)
     ace:	4358      	muls	r0, r3
     ad0:	21dc      	movs	r1, #220	; 0xdc
     ad2:	0309      	lsls	r1, r1, #12
     ad4:	4b04      	ldr	r3, [pc, #16]	; (ae8 <get_value_VMPPT+0x90>)
     ad6:	4798      	blx	r3
     ad8:	6038      	str	r0, [r7, #0]
    
    return;
}
     ada:	b003      	add	sp, #12
     adc:	bdf0      	pop	{r4, r5, r6, r7, pc}
     ade:	46c0      	nop			; (mov r8, r8)
     ae0:	200001e4 	.word	0x200001e4
     ae4:	00101d00 	.word	0x00101d00
     ae8:	00003349 	.word	0x00003349

00000aec <get_value_TEMP>:


void get_value_TEMP (uint32_t *value, uint32_t *converted)
{
     aec:	b5f0      	push	{r4, r5, r6, r7, lr}
     aee:	b083      	sub	sp, #12
     af0:	000f      	movs	r7, r1
		struct adc_module *const module_inst)
{
	Assert(module_inst);
	Assert(module_inst->hw);

	Adc *const adc_module = module_inst->hw;
     af2:	4b22      	ldr	r3, [pc, #136]	; (b7c <get_value_TEMP+0x90>)
     af4:	6819      	ldr	r1, [r3, #0]
     af6:	7e4b      	ldrb	r3, [r1, #25]

	while (adc_is_syncing(module_inst)) {
     af8:	b25b      	sxtb	r3, r3
     afa:	2b00      	cmp	r3, #0
     afc:	dbfb      	blt.n	af6 <get_value_TEMP+0xa>
		/* Wait for synchronization */
	}

	adc_module->SWTRIG.reg |= ADC_SWTRIG_START;
     afe:	7b0a      	ldrb	r2, [r1, #12]
     b00:	2302      	movs	r3, #2
     b02:	4313      	orrs	r3, r2
     b04:	730b      	strb	r3, [r1, #12]
     b06:	7e4b      	ldrb	r3, [r1, #25]

	while (adc_is_syncing(module_inst)) {
     b08:	b25b      	sxtb	r3, r3
     b0a:	2b00      	cmp	r3, #0
     b0c:	dbfb      	blt.n	b06 <get_value_TEMP+0x1a>

	Adc *const adc_module = module_inst->hw;

	uint32_t int_flags = adc_module->INTFLAG.reg;

	uint32_t status_flags = 0;
     b0e:	2401      	movs	r4, #1
	if (int_flags & ADC_INTFLAG_RESRDY) {
		status_flags |= ADC_STATUS_RESULT_READY;
	}

	/* Check for ADC Window Match */
	if (int_flags & ADC_INTFLAG_WINMON) {
     b10:	2604      	movs	r6, #4
		status_flags |= ADC_STATUS_WINDOW;
     b12:	2502      	movs	r5, #2
	Assert(module_inst);
	Assert(module_inst->hw);

	Adc *const adc_module = module_inst->hw;

	uint32_t int_flags = adc_module->INTFLAG.reg;
     b14:	7e0b      	ldrb	r3, [r1, #24]
     b16:	b2db      	uxtb	r3, r3

	uint32_t status_flags = 0;
     b18:	0022      	movs	r2, r4
     b1a:	401a      	ands	r2, r3
	if (int_flags & ADC_INTFLAG_RESRDY) {
		status_flags |= ADC_STATUS_RESULT_READY;
	}

	/* Check for ADC Window Match */
	if (int_flags & ADC_INTFLAG_WINMON) {
     b1c:	421e      	tst	r6, r3
     b1e:	d000      	beq.n	b22 <get_value_TEMP+0x36>
		status_flags |= ADC_STATUS_WINDOW;
     b20:	432a      	orrs	r2, r5
	}

	/* Check for ADC Overrun */
	if (int_flags & ADC_INTFLAG_OVERRUN) {
     b22:	421d      	tst	r5, r3
     b24:	d000      	beq.n	b28 <get_value_TEMP+0x3c>
		status_flags |= ADC_STATUS_OVERRUN;
     b26:	4332      	orrs	r2, r6
{
	Assert(module_inst);
	Assert(module_inst->hw);
	Assert(result);

	if (!(adc_get_status(module_inst) & ADC_STATUS_RESULT_READY)) {
     b28:	4214      	tst	r4, r2
     b2a:	d0f3      	beq.n	b14 <get_value_TEMP+0x28>
     b2c:	7e4b      	ldrb	r3, [r1, #25]
	}

	Adc *const adc_module = module_inst->hw;

#if (SAMD) || (SAMR21)
	while (adc_is_syncing(module_inst)) {
     b2e:	b25b      	sxtb	r3, r3
     b30:	2b00      	cmp	r3, #0
     b32:	dbfb      	blt.n	b2c <get_value_TEMP+0x40>
		/* Wait for synchronization */
	}
#endif

	/* Get ADC result */
	*result = adc_module->RESULT.reg;
     b34:	8b4a      	ldrh	r2, [r1, #26]
     b36:	ab01      	add	r3, sp, #4
     b38:	801a      	strh	r2, [r3, #0]
	if (status_flags & ADC_STATUS_OVERRUN) {
		int_flags |= ADC_INTFLAG_OVERRUN;
	}

	/* Clear interrupt flag */
	adc_module->INTFLAG.reg = int_flags;
     b3a:	2301      	movs	r3, #1
     b3c:	760b      	strb	r3, [r1, #24]
	Assert(module_inst);
	Assert(module_inst->hw);

	Adc *const adc_module = module_inst->hw;

	uint32_t int_flags = adc_module->INTFLAG.reg;
     b3e:	7e0a      	ldrb	r2, [r1, #24]
     b40:	b2d2      	uxtb	r2, r2

	uint32_t status_flags = 0;
     b42:	4013      	ands	r3, r2
	if (int_flags & ADC_INTFLAG_RESRDY) {
		status_flags |= ADC_STATUS_RESULT_READY;
	}

	/* Check for ADC Window Match */
	if (int_flags & ADC_INTFLAG_WINMON) {
     b44:	0754      	lsls	r4, r2, #29
     b46:	d501      	bpl.n	b4c <get_value_TEMP+0x60>
		status_flags |= ADC_STATUS_WINDOW;
     b48:	2402      	movs	r4, #2
     b4a:	4323      	orrs	r3, r4
	}

	/* Check for ADC Overrun */
	if (int_flags & ADC_INTFLAG_OVERRUN) {
     b4c:	0792      	lsls	r2, r2, #30
     b4e:	d501      	bpl.n	b54 <get_value_TEMP+0x68>
		status_flags |= ADC_STATUS_OVERRUN;
     b50:	2204      	movs	r2, #4
     b52:	4313      	orrs	r3, r2
	*result = adc_module->RESULT.reg;

	/* Reset ready flag */
	adc_clear_status(module_inst, ADC_STATUS_RESULT_READY);

	if (adc_get_status(module_inst) & ADC_STATUS_OVERRUN) {
     b54:	075b      	lsls	r3, r3, #29
     b56:	d501      	bpl.n	b5c <get_value_TEMP+0x70>
	if (status_flags & ADC_STATUS_OVERRUN) {
		int_flags |= ADC_INTFLAG_OVERRUN;
	}

	/* Clear interrupt flag */
	adc_module->INTFLAG.reg = int_flags;
     b58:	2302      	movs	r3, #2
     b5a:	760b      	strb	r3, [r1, #24]
    
    do {
        /* Wait for conversion to be done and read out result */
    } while (adc_read(&adc_instance, &adc_reading) == STATUS_BUSY);
    
    reading = D_ADC_VREF * adc_reading / D_ADC_RESOLUTION;
     b5c:	9a01      	ldr	r2, [sp, #4]
    
    uint32_t temp = (1858300 - 1000 * reading) / 1167; // + 2731; // Remove the earlier commentary for convertion to Kelvin
    
    *value = adc_reading;
     b5e:	6002      	str	r2, [r0, #0]
    *converted = temp;
     b60:	4b07      	ldr	r3, [pc, #28]	; (b80 <get_value_TEMP+0x94>)
     b62:	4353      	muls	r3, r2
     b64:	0b1b      	lsrs	r3, r3, #12
     b66:	20fa      	movs	r0, #250	; 0xfa
     b68:	0080      	lsls	r0, r0, #2
     b6a:	4343      	muls	r3, r0
     b6c:	4a05      	ldr	r2, [pc, #20]	; (b84 <get_value_TEMP+0x98>)
     b6e:	1ad0      	subs	r0, r2, r3
     b70:	4905      	ldr	r1, [pc, #20]	; (b88 <get_value_TEMP+0x9c>)
     b72:	4b06      	ldr	r3, [pc, #24]	; (b8c <get_value_TEMP+0xa0>)
     b74:	4798      	blx	r3
     b76:	6038      	str	r0, [r7, #0]
    
    return;
}
     b78:	b003      	add	sp, #12
     b7a:	bdf0      	pop	{r4, r5, r6, r7, pc}
     b7c:	200001e4 	.word	0x200001e4
     b80:	00000ce4 	.word	0x00000ce4
     b84:	001c5afc 	.word	0x001c5afc
     b88:	0000048f 	.word	0x0000048f
     b8c:	00003349 	.word	0x00003349

00000b90 <configure_dac>:
//
struct dac_module dac_instance;

//
void configure_dac()
{
     b90:	b510      	push	{r4, lr}
     b92:	b082      	sub	sp, #8
    struct dac_config config_dac;
    dac_get_config_defaults(&config_dac);
     b94:	4668      	mov	r0, sp
     b96:	4b07      	ldr	r3, [pc, #28]	; (bb4 <configure_dac+0x24>)
     b98:	4798      	blx	r3
    config_dac.reference = DAC_REFERENCE_INT1V;
     b9a:	2300      	movs	r3, #0
     b9c:	466a      	mov	r2, sp
     b9e:	7013      	strb	r3, [r2, #0]
    dac_init(&dac_instance, DAC, &config_dac);
     ba0:	4c05      	ldr	r4, [pc, #20]	; (bb8 <configure_dac+0x28>)
     ba2:	4906      	ldr	r1, [pc, #24]	; (bbc <configure_dac+0x2c>)
     ba4:	0020      	movs	r0, r4
     ba6:	4b06      	ldr	r3, [pc, #24]	; (bc0 <configure_dac+0x30>)
     ba8:	4798      	blx	r3
    dac_enable(&dac_instance);
     baa:	0020      	movs	r0, r4
     bac:	4b05      	ldr	r3, [pc, #20]	; (bc4 <configure_dac+0x34>)
     bae:	4798      	blx	r3
}
     bb0:	b002      	add	sp, #8
     bb2:	bd10      	pop	{r4, pc}
     bb4:	000012c9 	.word	0x000012c9
     bb8:	20000208 	.word	0x20000208
     bbc:	42004800 	.word	0x42004800
     bc0:	000012dd 	.word	0x000012dd
     bc4:	000013b5 	.word	0x000013b5

00000bc8 <set_led_bright_perthousand>:

//
void set_led_bright_perthousand(uint16_t perthousand)
{
     bc8:	b510      	push	{r4, lr}
    bright_reference = perthousand;
     bca:	4b07      	ldr	r3, [pc, #28]	; (be8 <set_led_bright_perthousand+0x20>)
     bcc:	8018      	strh	r0, [r3, #0]
    
    uint16_t led_data = (perthousand*DAC_LED_FULL)/1000;
    
    dac_chan_write(&dac_instance, DAC_CHANNEL_0, led_data);
     bce:	2356      	movs	r3, #86	; 0x56
     bd0:	33ff      	adds	r3, #255	; 0xff
     bd2:	4358      	muls	r0, r3
     bd4:	21fa      	movs	r1, #250	; 0xfa
     bd6:	0089      	lsls	r1, r1, #2
     bd8:	4b04      	ldr	r3, [pc, #16]	; (bec <set_led_bright_perthousand+0x24>)
     bda:	4798      	blx	r3
     bdc:	b282      	uxth	r2, r0
     bde:	2100      	movs	r1, #0
     be0:	4803      	ldr	r0, [pc, #12]	; (bf0 <set_led_bright_perthousand+0x28>)
     be2:	4b04      	ldr	r3, [pc, #16]	; (bf4 <set_led_bright_perthousand+0x2c>)
     be4:	4798      	blx	r3
     be6:	bd10      	pop	{r4, pc}
     be8:	20000204 	.word	0x20000204
     bec:	0000345d 	.word	0x0000345d
     bf0:	20000208 	.word	0x20000208
     bf4:	000013f1 	.word	0x000013f1

00000bf8 <configure_gas_gauge>:
const uint8_t test_pattern[] = {0xF0, 0x01};
static uint8_t read_buffer[DATA_LENGTH] = {0x02, 0x02};


void configure_gas_gauge()
{
     bf8:	b530      	push	{r4, r5, lr}
     bfa:	b08f      	sub	sp, #60	; 0x3c
static inline void i2c_master_get_config_defaults(
		struct i2c_master_config *const config)
{
	/*Sanity check argument */
	Assert(config);
	config->baud_rate        = I2C_MASTER_BAUD_RATE_100KHZ;
     bfc:	aa01      	add	r2, sp, #4
     bfe:	2364      	movs	r3, #100	; 0x64
     c00:	9301      	str	r3, [sp, #4]
#ifdef FEATURE_I2C_FAST_MODE_PLUS_AND_HIGH_SPEED
	config->baud_rate_high_speed = I2C_MASTER_BAUD_RATE_3400KHZ;
     c02:	4b21      	ldr	r3, [pc, #132]	; (c88 <configure_gas_gauge+0x90>)
     c04:	6053      	str	r3, [r2, #4]
	config->transfer_speed       = I2C_MASTER_SPEED_STANDARD_AND_FAST;
     c06:	2300      	movs	r3, #0
     c08:	6093      	str	r3, [r2, #8]
#endif
	config->generator_source = GCLK_GENERATOR_0;
     c0a:	7313      	strb	r3, [r2, #12]
	config->run_in_standby   = false;
     c0c:	7613      	strb	r3, [r2, #24]
	config->start_hold_time  = I2C_MASTER_START_HOLD_TIME_300NS_600NS;
     c0e:	2180      	movs	r1, #128	; 0x80
     c10:	0389      	lsls	r1, r1, #14
     c12:	6111      	str	r1, [r2, #16]
	config->buffer_timeout   = 65535;
     c14:	2101      	movs	r1, #1
     c16:	4249      	negs	r1, r1
     c18:	82d1      	strh	r1, [r2, #22]
	config->unknown_bus_state_timeout = 65535;
     c1a:	8291      	strh	r1, [r2, #20]
	config->pinmux_pad0      = PINMUX_DEFAULT;
	config->pinmux_pad1      = PINMUX_DEFAULT;
	config->scl_low_timeout  = false;
     c1c:	3125      	adds	r1, #37	; 0x25
     c1e:	5453      	strb	r3, [r2, r1]
	config->inactive_timeout = I2C_MASTER_INACTIVE_TIMEOUT_DISABLED;
     c20:	6293      	str	r3, [r2, #40]	; 0x28
#ifdef FEATURE_I2C_SCL_STRETCH_MODE
	config->scl_stretch_only_after_ack_bit = false;
     c22:	3108      	adds	r1, #8
     c24:	5453      	strb	r3, [r2, r1]
#endif
#ifdef FEATURE_I2C_SCL_EXTEND_TIMEOUT
	config->slave_scl_low_extend_timeout   = false;
     c26:	3101      	adds	r1, #1
     c28:	5453      	strb	r3, [r2, r1]
	config->master_scl_low_extend_timeout  = false;
     c2a:	3101      	adds	r1, #1
     c2c:	5453      	strb	r3, [r2, r1]
#endif
	/* The typical value is 215ns */
	config->sda_scl_rise_time_ns = 215;
     c2e:	33d7      	adds	r3, #215	; 0xd7
     c30:	8613      	strh	r3, [r2, #48]	; 0x30
    struct i2c_master_config config_gas_gauge;
    
    i2c_master_get_config_defaults(&config_gas_gauge);
    
    config_gas_gauge.baud_rate   = I2C_MASTER_BAUD_RATE_100KHZ;
    config_gas_gauge.pinmux_pad0 = GAS_GAUGE_I2C_SERCOM_PINMUX_PAD0;
     c32:	4b16      	ldr	r3, [pc, #88]	; (c8c <configure_gas_gauge+0x94>)
     c34:	61d3      	str	r3, [r2, #28]
    config_gas_gauge.pinmux_pad1 = GAS_GAUGE_I2C_SERCOM_PINMUX_PAD1;
     c36:	4b16      	ldr	r3, [pc, #88]	; (c90 <configure_gas_gauge+0x98>)
     c38:	6213      	str	r3, [r2, #32]
    
    i2c_master_init(&gas_gauge_instance, GAS_GAUGE_I2C_MODULE, &config_gas_gauge);
     c3a:	4c16      	ldr	r4, [pc, #88]	; (c94 <configure_gas_gauge+0x9c>)
     c3c:	4916      	ldr	r1, [pc, #88]	; (c98 <configure_gas_gauge+0xa0>)
     c3e:	0020      	movs	r0, r4
     c40:	4b16      	ldr	r3, [pc, #88]	; (c9c <configure_gas_gauge+0xa4>)
     c42:	4798      	blx	r3
{
	/* Sanity check of arguments */
	Assert(module);
	Assert(module->hw);

	SercomI2cm *const i2c_module = &(module->hw->I2CM);
     c44:	6824      	ldr	r4, [r4, #0]
		const struct i2c_master_module *const module)
{
	/* Sanity check */
	Assert(module);

	while (i2c_master_is_syncing(module)) {
     c46:	2207      	movs	r2, #7
	SercomI2cm *const i2c_hw = &(module->hw->I2CM);

#if defined(FEATURE_SERCOM_SYNCBUSY_SCHEME_VERSION_1)
	return (i2c_hw->STATUS.reg & SERCOM_I2CM_STATUS_SYNCBUSY);
#elif defined(FEATURE_SERCOM_SYNCBUSY_SCHEME_VERSION_2)
	return (i2c_hw->SYNCBUSY.reg & SERCOM_I2CM_SYNCBUSY_MASK);
     c48:	69e3      	ldr	r3, [r4, #28]
		const struct i2c_master_module *const module)
{
	/* Sanity check */
	Assert(module);

	while (i2c_master_is_syncing(module)) {
     c4a:	421a      	tst	r2, r3
     c4c:	d1fc      	bne.n	c48 <configure_gas_gauge+0x50>

	/* Wait for module to sync */
	_i2c_master_wait_for_sync(module);

	/* Enable module */
	i2c_module->CTRLA.reg |= SERCOM_I2CM_CTRLA_ENABLE;
     c4e:	6822      	ldr	r2, [r4, #0]
     c50:	2302      	movs	r3, #2
     c52:	4313      	orrs	r3, r2
     c54:	6023      	str	r3, [r4, #0]

#if I2C_MASTER_CALLBACK_MODE == true
	/* Enable module interrupts */
	system_interrupt_enable(_sercom_get_interrupt_vector(module->hw));
     c56:	4d0f      	ldr	r5, [pc, #60]	; (c94 <configure_gas_gauge+0x9c>)
     c58:	6828      	ldr	r0, [r5, #0]
     c5a:	4b11      	ldr	r3, [pc, #68]	; (ca0 <configure_gas_gauge+0xa8>)
     c5c:	4798      	blx	r3
 * \param[in] vector Interrupt vector to enable
 */
static inline void system_interrupt_enable(
		const enum system_interrupt_vector vector)
{
	NVIC->ISER[0] = (uint32_t)(1 << ((uint32_t)vector & 0x0000001f));
     c5e:	231f      	movs	r3, #31
     c60:	4018      	ands	r0, r3
     c62:	3b1e      	subs	r3, #30
     c64:	4083      	lsls	r3, r0
     c66:	4a0f      	ldr	r2, [pc, #60]	; (ca4 <configure_gas_gauge+0xac>)
     c68:	6013      	str	r3, [r2, #0]
#endif
	/* Start timeout if bus state is unknown */
	while (!(i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_BUSSTATE(1))) {
		timeout_counter++;
		if(timeout_counter >= (module->unknown_bus_state_timeout)) {
     c6a:	88e8      	ldrh	r0, [r5, #6]
	Assert(module->hw);

	SercomI2cm *const i2c_module = &(module->hw->I2CM);

	/* Timeout counter used to force bus state */
	uint32_t timeout_counter = 0;
     c6c:	2300      	movs	r3, #0
#if I2C_MASTER_CALLBACK_MODE == true
	/* Enable module interrupts */
	system_interrupt_enable(_sercom_get_interrupt_vector(module->hw));
#endif
	/* Start timeout if bus state is unknown */
	while (!(i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_BUSSTATE(1))) {
     c6e:	2110      	movs	r1, #16
     c70:	e005      	b.n	c7e <configure_gas_gauge+0x86>
		timeout_counter++;
     c72:	3301      	adds	r3, #1
		if(timeout_counter >= (module->unknown_bus_state_timeout)) {
     c74:	4283      	cmp	r3, r0
     c76:	d302      	bcc.n	c7e <configure_gas_gauge+0x86>
			/* Timeout, force bus state to idle */
			i2c_module->STATUS.reg = SERCOM_I2CM_STATUS_BUSSTATE(1);
     c78:	2310      	movs	r3, #16
     c7a:	8363      	strh	r3, [r4, #26]
     c7c:	e002      	b.n	c84 <configure_gas_gauge+0x8c>
#if I2C_MASTER_CALLBACK_MODE == true
	/* Enable module interrupts */
	system_interrupt_enable(_sercom_get_interrupt_vector(module->hw));
#endif
	/* Start timeout if bus state is unknown */
	while (!(i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_BUSSTATE(1))) {
     c7e:	8b62      	ldrh	r2, [r4, #26]
     c80:	420a      	tst	r2, r1
     c82:	d0f6      	beq.n	c72 <configure_gas_gauge+0x7a>
    
    i2c_master_enable(&gas_gauge_instance);
}
     c84:	b00f      	add	sp, #60	; 0x3c
     c86:	bd30      	pop	{r4, r5, pc}
     c88:	00000d48 	.word	0x00000d48
     c8c:	00080002 	.word	0x00080002
     c90:	00090002 	.word	0x00090002
     c94:	2000022c 	.word	0x2000022c
     c98:	42000800 	.word	0x42000800
     c9c:	000014ed 	.word	0x000014ed
     ca0:	000026b5 	.word	0x000026b5
     ca4:	e000e100 	.word	0xe000e100

00000ca8 <gas_gauge_read>:

bool gas_gauge_read(uint32_t *value, uint32_t *percent)
{
     ca8:	b5f0      	push	{r4, r5, r6, r7, lr}
     caa:	b085      	sub	sp, #20
     cac:	0005      	movs	r5, r0
     cae:	000c      	movs	r4, r1
    /* Timeout counter. */
    uint16_t timeout = 0;
    
    
    /* Init i2c packet. */
    struct i2c_master_packet packet = {
     cb0:	a901      	add	r1, sp, #4
     cb2:	4b0e      	ldr	r3, [pc, #56]	; (cec <gas_gauge_read+0x44>)
     cb4:	000a      	movs	r2, r1
     cb6:	cbc1      	ldmia	r3!, {r0, r6, r7}
     cb8:	c2c1      	stmia	r2!, {r0, r6, r7}
        .hs_master_code = 0x0,
    };
    
    /* Read from slave until success. */
    //packet.data = read_buffer;
    if (i2c_master_read_packet_wait(&gas_gauge_instance, &packet) == STATUS_OK) {
     cba:	480d      	ldr	r0, [pc, #52]	; (cf0 <gas_gauge_read+0x48>)
     cbc:	4b0d      	ldr	r3, [pc, #52]	; (cf4 <gas_gauge_read+0x4c>)
     cbe:	4798      	blx	r3
    i2c_master_enable(&gas_gauge_instance);
}

bool gas_gauge_read(uint32_t *value, uint32_t *percent)
{
    bool ok = false;
     cc0:	2300      	movs	r3, #0
        .hs_master_code = 0x0,
    };
    
    /* Read from slave until success. */
    //packet.data = read_buffer;
    if (i2c_master_read_packet_wait(&gas_gauge_instance, &packet) == STATUS_OK) {
     cc2:	2800      	cmp	r0, #0
     cc4:	d10f      	bne.n	ce6 <gas_gauge_read+0x3e>
            //break;
        //}
        
        //printf("TWI SETUP READ - SUCCESS!\n");

        uint16_t twi_reading = read_buffer[0] << 8 | read_buffer[1];
     cc6:	4b0c      	ldr	r3, [pc, #48]	; (cf8 <gas_gauge_read+0x50>)
     cc8:	7818      	ldrb	r0, [r3, #0]
     cca:	0200      	lsls	r0, r0, #8
     ccc:	785b      	ldrb	r3, [r3, #1]
     cce:	4318      	orrs	r0, r3
        uint16_t twi_percent = (twi_reading * 1000) / FULL_SCALE_GAUGE;

        *value     = twi_reading;
     cd0:	6028      	str	r0, [r5, #0]
        *percent   = twi_percent;
     cd2:	23fa      	movs	r3, #250	; 0xfa
     cd4:	009b      	lsls	r3, r3, #2
     cd6:	4358      	muls	r0, r3
     cd8:	4908      	ldr	r1, [pc, #32]	; (cfc <gas_gauge_read+0x54>)
     cda:	4b09      	ldr	r3, [pc, #36]	; (d00 <gas_gauge_read+0x58>)
     cdc:	4798      	blx	r3
     cde:	0400      	lsls	r0, r0, #16
     ce0:	0c00      	lsrs	r0, r0, #16
     ce2:	6020      	str	r0, [r4, #0]

        ok = true;
     ce4:	2301      	movs	r3, #1
    {
        //printf("TWI SETUP READ - FAILED!\n");
    }
    
    return ok;
     ce6:	0018      	movs	r0, r3
     ce8:	b005      	add	sp, #20
     cea:	bdf0      	pop	{r4, r5, r6, r7, pc}
     cec:	000063c8 	.word	0x000063c8
     cf0:	2000022c 	.word	0x2000022c
     cf4:	000019e5 	.word	0x000019e5
     cf8:	20000008 	.word	0x20000008
     cfc:	0000ffff 	.word	0x0000ffff
     d00:	0000345d 	.word	0x0000345d

00000d04 <rtc_overflow_callback>:
    rtc_count_set_period(&rtc_instance, 1);
}

void rtc_overflow_callback(void)
{
    tick_counter++;
     d04:	4a02      	ldr	r2, [pc, #8]	; (d10 <rtc_overflow_callback+0xc>)
     d06:	6813      	ldr	r3, [r2, #0]
     d08:	3301      	adds	r3, #1
     d0a:	6013      	str	r3, [r2, #0]
}
     d0c:	4770      	bx	lr
     d0e:	46c0      	nop			; (mov r8, r8)
     d10:	20000090 	.word	0x20000090

00000d14 <configure_rtc_count>:

struct rtc_module rtc_instance;
uint32_t tick_counter = 0;

void configure_rtc_count()
{
     d14:	b510      	push	{r4, lr}
     d16:	b084      	sub	sp, #16
	Assert(config);

	/* Set default into configuration structure */
	config->prescaler           = RTC_COUNT_PRESCALER_DIV_1024;
	config->mode                = RTC_COUNT_MODE_32BIT;
	config->clear_on_match      = false;
     d18:	2300      	movs	r3, #0
     d1a:	466a      	mov	r2, sp
     d1c:	70d3      	strb	r3, [r2, #3]
#if (SAML21XXXB) || (SAML22) || (SAMC20) || (SAMC21)
	config->enable_read_sync    = true;
#endif

	for (uint8_t i = 0; i < RTC_NUM_OF_COMP16; i++) {
		config->compare_values[i] = 0;
     d1e:	9302      	str	r3, [sp, #8]
     d20:	9303      	str	r3, [sp, #12]
    struct rtc_count_config config_rtc_count;
    
    rtc_count_get_config_defaults(&config_rtc_count);
    
    config_rtc_count.prescaler           = RTC_COUNT_PRESCALER_DIV_1;
     d22:	8013      	strh	r3, [r2, #0]
    config_rtc_count.mode                = RTC_COUNT_MODE_16BIT;
     d24:	7093      	strb	r3, [r2, #2]
    config_rtc_count.continuously_update = true;
     d26:	2301      	movs	r3, #1
     d28:	7113      	strb	r3, [r2, #4]


    rtc_count_init(&rtc_instance, RTC, &config_rtc_count);
     d2a:	4c0b      	ldr	r4, [pc, #44]	; (d58 <configure_rtc_count+0x44>)
     d2c:	490b      	ldr	r1, [pc, #44]	; (d5c <configure_rtc_count+0x48>)
     d2e:	0020      	movs	r0, r4
     d30:	4b0b      	ldr	r3, [pc, #44]	; (d60 <configure_rtc_count+0x4c>)
     d32:	4798      	blx	r3
    rtc_count_enable(&rtc_instance);
     d34:	0020      	movs	r0, r4
     d36:	4b0b      	ldr	r3, [pc, #44]	; (d64 <configure_rtc_count+0x50>)
     d38:	4798      	blx	r3
    
    rtc_count_register_callback(&rtc_instance, rtc_overflow_callback, RTC_COUNT_CALLBACK_OVERFLOW);
     d3a:	2202      	movs	r2, #2
     d3c:	490a      	ldr	r1, [pc, #40]	; (d68 <configure_rtc_count+0x54>)
     d3e:	0020      	movs	r0, r4
     d40:	4b0a      	ldr	r3, [pc, #40]	; (d6c <configure_rtc_count+0x58>)
     d42:	4798      	blx	r3
    rtc_count_enable_callback(&rtc_instance, RTC_COUNT_CALLBACK_OVERFLOW);
     d44:	2102      	movs	r1, #2
     d46:	0020      	movs	r0, r4
     d48:	4b09      	ldr	r3, [pc, #36]	; (d70 <configure_rtc_count+0x5c>)
     d4a:	4798      	blx	r3

    rtc_count_set_period(&rtc_instance, 1);
     d4c:	2101      	movs	r1, #1
     d4e:	0020      	movs	r0, r4
     d50:	4b08      	ldr	r3, [pc, #32]	; (d74 <configure_rtc_count+0x60>)
     d52:	4798      	blx	r3
}
     d54:	b004      	add	sp, #16
     d56:	bd10      	pop	{r4, pc}
     d58:	20000254 	.word	0x20000254
     d5c:	40001400 	.word	0x40001400
     d60:	00000721 	.word	0x00000721
     d64:	00000645 	.word	0x00000645
     d68:	00000d05 	.word	0x00000d05
     d6c:	00000825 	.word	0x00000825
     d70:	0000085d 	.word	0x0000085d
     d74:	00000801 	.word	0x00000801

00000d78 <get_tick>:



uint32_t get_tick()
{
    return tick_counter;
     d78:	4b01      	ldr	r3, [pc, #4]	; (d80 <get_tick+0x8>)
     d7a:	6818      	ldr	r0, [r3, #0]
}
     d7c:	4770      	bx	lr
     d7e:	46c0      	nop			; (mov r8, r8)
     d80:	20000090 	.word	0x20000090

00000d84 <tick_elapsed>:
//!
//! \return The number of milliseconds elapsed
//=============================================================================
uint32_t tick_elapsed(uint32_t reference)
{
    return  (tick_counter - reference);
     d84:	4b01      	ldr	r3, [pc, #4]	; (d8c <tick_elapsed+0x8>)
     d86:	681b      	ldr	r3, [r3, #0]
     d88:	1a18      	subs	r0, r3, r0
     d8a:	4770      	bx	lr
     d8c:	20000090 	.word	0x20000090

00000d90 <adc_get_config_defaults>:
 *
 * \param[out] config  Pointer to configuration struct to initialize to
 *                     default values
 */
void adc_get_config_defaults(struct adc_config *const config)
{
     d90:	b510      	push	{r4, lr}
	Assert(config);
	config->clock_source                  = GCLK_GENERATOR_0;
     d92:	2200      	movs	r2, #0
     d94:	2300      	movs	r3, #0
     d96:	7002      	strb	r2, [r0, #0]
	config->reference                     = ADC_REFERENCE_INT1V;
     d98:	7042      	strb	r2, [r0, #1]
	config->clock_prescaler               = ADC_CLOCK_PRESCALER_DIV4;
     d9a:	2100      	movs	r1, #0
     d9c:	8042      	strh	r2, [r0, #2]
	config->resolution                    = ADC_RESOLUTION_12BIT;
     d9e:	7101      	strb	r1, [r0, #4]
	config->window.window_mode            = ADC_WINDOW_MODE_DISABLE;
     da0:	7603      	strb	r3, [r0, #24]
	config->window.window_upper_value     = 0;
     da2:	6202      	str	r2, [r0, #32]
	config->window.window_lower_value     = 0;
     da4:	61c2      	str	r2, [r0, #28]
	config->gain_factor                   = ADC_GAIN_FACTOR_1X;
     da6:	6082      	str	r2, [r0, #8]
#if SAMR21
	config->positive_input                = ADC_POSITIVE_INPUT_PIN6 ;
#else
 	config->positive_input                = ADC_POSITIVE_INPUT_PIN0 ;
     da8:	7303      	strb	r3, [r0, #12]
#endif
	config->negative_input                = ADC_NEGATIVE_INPUT_GND ;
     daa:	24c0      	movs	r4, #192	; 0xc0
     dac:	0164      	lsls	r4, r4, #5
     dae:	81c4      	strh	r4, [r0, #14]
	config->accumulate_samples            = ADC_ACCUMULATE_DISABLE;
     db0:	7403      	strb	r3, [r0, #16]
	config->divide_result                 = ADC_DIVIDE_RESULT_DISABLE;
     db2:	7443      	strb	r3, [r0, #17]
	config->left_adjust                   = false;
     db4:	7483      	strb	r3, [r0, #18]
	config->differential_mode             = false;
     db6:	74c3      	strb	r3, [r0, #19]
	config->freerunning                   = false;
     db8:	7503      	strb	r3, [r0, #20]
	config->event_action                  = ADC_EVENT_ACTION_DISABLED;
     dba:	242a      	movs	r4, #42	; 0x2a
     dbc:	5503      	strb	r3, [r0, r4]
	config->run_in_standby                = false;
     dbe:	7543      	strb	r3, [r0, #21]
	config->reference_compensation_enable = false;
     dc0:	7583      	strb	r3, [r0, #22]
	config->correction.correction_enable  = false;
     dc2:	3c06      	subs	r4, #6
     dc4:	5503      	strb	r3, [r0, r4]
	config->correction.gain_correction    = ADC_GAINCORR_RESETVALUE;
     dc6:	84c2      	strh	r2, [r0, #38]	; 0x26
	config->correction.offset_correction  = ADC_OFFSETCORR_RESETVALUE;
     dc8:	8502      	strh	r2, [r0, #40]	; 0x28
	config->sample_length                 = 0;
     dca:	75c1      	strb	r1, [r0, #23]
	config->pin_scan.offset_start_scan    = 0;
     dcc:	232b      	movs	r3, #43	; 0x2b
     dce:	54c1      	strb	r1, [r0, r3]
	config->pin_scan.inputs_to_scan       = 0;
     dd0:	3301      	adds	r3, #1
     dd2:	54c1      	strb	r1, [r0, r3]
}
     dd4:	bd10      	pop	{r4, pc}
     dd6:	46c0      	nop			; (mov r8, r8)

00000dd8 <adc_init>:
 */
enum status_code adc_init(
		struct adc_module *const module_inst,
		Adc *hw,
		struct adc_config *config)
{
     dd8:	b5f0      	push	{r4, r5, r6, r7, lr}
     dda:	465f      	mov	r7, fp
     ddc:	4656      	mov	r6, sl
     dde:	464d      	mov	r5, r9
     de0:	4644      	mov	r4, r8
     de2:	b4f0      	push	{r4, r5, r6, r7}
     de4:	b097      	sub	sp, #92	; 0x5c
     de6:	0007      	movs	r7, r0
     de8:	0016      	movs	r6, r2
	Assert(module_inst);
	Assert(hw);
	Assert(config);

	/* Associate the software module instance with the hardware module */
	module_inst->hw = hw;
     dea:	6001      	str	r1, [r0, #0]
		case SYSTEM_CLOCK_APB_APBB:
			PM->APBBMASK.reg |= mask;
			break;

		case SYSTEM_CLOCK_APB_APBC:
			PM->APBCMASK.reg |= mask;
     dec:	4ac2      	ldr	r2, [pc, #776]	; (10f8 <adc_init+0x320>)
     dee:	6a13      	ldr	r3, [r2, #32]
     df0:	2080      	movs	r0, #128	; 0x80
     df2:	0240      	lsls	r0, r0, #9
     df4:	4303      	orrs	r3, r0
     df6:	6213      	str	r3, [r2, #32]

	/* Turn on the digital interface clock */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, PM_APBCMASK_ADC);

	if (hw->CTRLA.reg & ADC_CTRLA_SWRST) {
     df8:	780b      	ldrb	r3, [r1, #0]
		/* We are in the middle of a reset. Abort. */
		return STATUS_BUSY;
     dfa:	2005      	movs	r0, #5
	module_inst->hw = hw;

	/* Turn on the digital interface clock */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, PM_APBCMASK_ADC);

	if (hw->CTRLA.reg & ADC_CTRLA_SWRST) {
     dfc:	07db      	lsls	r3, r3, #31
     dfe:	d500      	bpl.n	e02 <adc_init+0x2a>
     e00:	e1f3      	b.n	11ea <adc_init+0x412>
		/* We are in the middle of a reset. Abort. */
		return STATUS_BUSY;
	}

	if (hw->CTRLA.reg & ADC_CTRLA_ENABLE) {
     e02:	780b      	ldrb	r3, [r1, #0]
		/* Module must be disabled before initialization. Abort. */
		return STATUS_ERR_DENIED;
     e04:	3017      	adds	r0, #23
	if (hw->CTRLA.reg & ADC_CTRLA_SWRST) {
		/* We are in the middle of a reset. Abort. */
		return STATUS_BUSY;
	}

	if (hw->CTRLA.reg & ADC_CTRLA_ENABLE) {
     e06:	079b      	lsls	r3, r3, #30
     e08:	d500      	bpl.n	e0c <adc_init+0x34>
     e0a:	e1ee      	b.n	11ea <adc_init+0x412>
		/* Module must be disabled before initialization. Abort. */
		return STATUS_ERR_DENIED;
	}

	/* Store the selected reference for later use */
	module_inst->reference = config->reference;
     e0c:	7873      	ldrb	r3, [r6, #1]
     e0e:	713b      	strb	r3, [r7, #4]

	/* Make sure bandgap is enabled if requested by the config */
	if (module_inst->reference == ADC_REFERENCE_INT1V) {
     e10:	2b00      	cmp	r3, #0
     e12:	d104      	bne.n	e1e <adc_init+0x46>
		case SYSTEM_VOLTAGE_REFERENCE_TEMPSENSE:
			SYSCTRL->VREF.reg |= SYSCTRL_VREF_TSEN;
			break;

		case SYSTEM_VOLTAGE_REFERENCE_BANDGAP:
			SYSCTRL->VREF.reg |= SYSCTRL_VREF_BGOUTEN;
     e14:	4ab9      	ldr	r2, [pc, #740]	; (10fc <adc_init+0x324>)
     e16:	6c11      	ldr	r1, [r2, #64]	; 0x40
     e18:	3304      	adds	r3, #4
     e1a:	430b      	orrs	r3, r1
     e1c:	6413      	str	r3, [r2, #64]	; 0x40
		system_voltage_reference_enable(SYSTEM_VOLTAGE_REFERENCE_BANDGAP);
	}

#if ADC_CALLBACK_MODE == true
	for (uint8_t i = 0; i < ADC_CALLBACK_N; i++) {
		module_inst->callback[i] = NULL;
     e1e:	2300      	movs	r3, #0
     e20:	60bb      	str	r3, [r7, #8]
     e22:	60fb      	str	r3, [r7, #12]
     e24:	613b      	str	r3, [r7, #16]
	};

	module_inst->registered_callback_mask = 0;
     e26:	76bb      	strb	r3, [r7, #26]
	module_inst->enabled_callback_mask = 0;
     e28:	76fb      	strb	r3, [r7, #27]
	module_inst->remaining_conversions = 0;
     e2a:	833b      	strh	r3, [r7, #24]
	module_inst->job_status = STATUS_OK;
     e2c:	773b      	strb	r3, [r7, #28]

	_adc_instances[0] = module_inst;
     e2e:	4bb4      	ldr	r3, [pc, #720]	; (1100 <adc_init+0x328>)
     e30:	601f      	str	r7, [r3, #0]

	if (config->event_action == ADC_EVENT_ACTION_DISABLED &&
     e32:	232a      	movs	r3, #42	; 0x2a
     e34:	5cf3      	ldrb	r3, [r6, r3]
     e36:	2b00      	cmp	r3, #0
     e38:	d105      	bne.n	e46 <adc_init+0x6e>
     e3a:	7d33      	ldrb	r3, [r6, #20]
     e3c:	2b00      	cmp	r3, #0
     e3e:	d102      	bne.n	e46 <adc_init+0x6e>
			!config->freerunning) {
		module_inst->software_trigger = true;
     e40:	3301      	adds	r3, #1
     e42:	777b      	strb	r3, [r7, #29]
     e44:	e001      	b.n	e4a <adc_init+0x72>
	} else {
		module_inst->software_trigger = false;
     e46:	2300      	movs	r3, #0
     e48:	777b      	strb	r3, [r7, #29]
#if SAMD20
	uint8_t revision_num = ((REG_DSU_DID & DSU_DID_DIE_Msk) >> DSU_DID_DIE_Pos);
#endif

	/* Get the hardware module pointer */
	Adc *const adc_module = module_inst->hw;
     e4a:	683b      	ldr	r3, [r7, #0]
     e4c:	469b      	mov	fp, r3

	/* Configure GCLK channel and enable clock */
	struct system_gclk_chan_config gclk_chan_conf;
	system_gclk_chan_get_config_defaults(&gclk_chan_conf);
	gclk_chan_conf.source_generator = config->clock_source;
     e4e:	7833      	ldrb	r3, [r6, #0]
     e50:	466a      	mov	r2, sp
     e52:	7013      	strb	r3, [r2, #0]
	system_gclk_chan_set_config(ADC_GCLK_ID, &gclk_chan_conf);
     e54:	4669      	mov	r1, sp
     e56:	201e      	movs	r0, #30
     e58:	4baa      	ldr	r3, [pc, #680]	; (1104 <adc_init+0x32c>)
     e5a:	4798      	blx	r3
	system_gclk_chan_enable(ADC_GCLK_ID);
     e5c:	201e      	movs	r0, #30
     e5e:	4baa      	ldr	r3, [pc, #680]	; (1108 <adc_init+0x330>)
     e60:	4798      	blx	r3

	/* Setup pinmuxing for analog inputs */
	if (config->pin_scan.inputs_to_scan != 0) {
     e62:	232c      	movs	r3, #44	; 0x2c
     e64:	5cf3      	ldrb	r3, [r6, r3]
     e66:	2b00      	cmp	r3, #0
     e68:	d047      	beq.n	efa <adc_init+0x122>
		uint8_t offset = config->pin_scan.offset_start_scan;
     e6a:	222b      	movs	r2, #43	; 0x2b
     e6c:	5cb5      	ldrb	r5, [r6, r2]
		uint8_t start_pin =
				offset +(uint8_t)config->positive_input;
     e6e:	7b32      	ldrb	r2, [r6, #12]
     e70:	4691      	mov	r9, r2
	system_gclk_chan_enable(ADC_GCLK_ID);

	/* Setup pinmuxing for analog inputs */
	if (config->pin_scan.inputs_to_scan != 0) {
		uint8_t offset = config->pin_scan.offset_start_scan;
		uint8_t start_pin =
     e72:	18aa      	adds	r2, r5, r2
     e74:	b2d2      	uxtb	r2, r2
				offset +(uint8_t)config->positive_input;
		uint8_t end_pin =
     e76:	189b      	adds	r3, r3, r2
     e78:	b2db      	uxtb	r3, r3
     e7a:	4698      	mov	r8, r3
				start_pin + config->pin_scan.inputs_to_scan;

		while (start_pin < end_pin) {
     e7c:	429a      	cmp	r2, r3
     e7e:	d226      	bcs.n	ece <adc_init+0xf6>
static inline void _adc_configure_ain_pin(uint32_t pin)
{
#define PIN_INVALID_ADC_AIN    0xFFFFUL

	/* Pinmapping table for AINxx -> GPIO pin number */
	const uint32_t pinmapping[] = {
     e80:	4ba2      	ldr	r3, [pc, #648]	; (110c <adc_init+0x334>)
     e82:	469a      	mov	sl, r3

		/* Analog functions are all on MUX setting B */
		config.input_pull   = SYSTEM_PINMUX_PIN_PULL_NONE;
		config.mux_position = 1;

		system_pinmux_pin_set_config(pin_map_result, &config);
     e84:	0033      	movs	r3, r6
     e86:	464e      	mov	r6, r9
     e88:	46b9      	mov	r9, r7
     e8a:	4647      	mov	r7, r8
     e8c:	4698      	mov	r8, r3
				offset +(uint8_t)config->positive_input;
		uint8_t end_pin =
				start_pin + config->pin_scan.inputs_to_scan;

		while (start_pin < end_pin) {
			_adc_configure_ain_pin((offset % 16)+(uint8_t)config->positive_input);
     e8e:	240f      	movs	r4, #15
     e90:	402c      	ands	r4, r5
     e92:	4643      	mov	r3, r8
     e94:	7b1b      	ldrb	r3, [r3, #12]
     e96:	18e4      	adds	r4, r4, r3
static inline void _adc_configure_ain_pin(uint32_t pin)
{
#define PIN_INVALID_ADC_AIN    0xFFFFUL

	/* Pinmapping table for AINxx -> GPIO pin number */
	const uint32_t pinmapping[] = {
     e98:	2250      	movs	r2, #80	; 0x50
     e9a:	499d      	ldr	r1, [pc, #628]	; (1110 <adc_init+0x338>)
     e9c:	a802      	add	r0, sp, #8
     e9e:	47d0      	blx	sl
#endif
		};

	uint32_t pin_map_result = PIN_INVALID_ADC_AIN;

	if (pin <= ADC_EXTCHANNEL_MSB) {
     ea0:	2c13      	cmp	r4, #19
     ea2:	d80c      	bhi.n	ebe <adc_init+0xe6>
		pin_map_result = pinmapping[pin >> ADC_INPUTCTRL_MUXPOS_Pos];
     ea4:	00a4      	lsls	r4, r4, #2
     ea6:	ab02      	add	r3, sp, #8
     ea8:	58e0      	ldr	r0, [r4, r3]
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
     eaa:	a901      	add	r1, sp, #4
     eac:	2300      	movs	r3, #0
     eae:	704b      	strb	r3, [r1, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
	config->powersave    = false;
     eb0:	70cb      	strb	r3, [r1, #3]

		struct system_pinmux_config config;
		system_pinmux_get_config_defaults(&config);

		/* Analog functions are all on MUX setting B */
		config.input_pull   = SYSTEM_PINMUX_PIN_PULL_NONE;
     eb2:	708b      	strb	r3, [r1, #2]
		config.mux_position = 1;
     eb4:	3301      	adds	r3, #1
     eb6:	700b      	strb	r3, [r1, #0]

		system_pinmux_pin_set_config(pin_map_result, &config);
     eb8:	b2c0      	uxtb	r0, r0
     eba:	4b96      	ldr	r3, [pc, #600]	; (1114 <adc_init+0x33c>)
     ebc:	4798      	blx	r3
				start_pin + config->pin_scan.inputs_to_scan;

		while (start_pin < end_pin) {
			_adc_configure_ain_pin((offset % 16)+(uint8_t)config->positive_input);
			start_pin++;
			offset++;
     ebe:	3501      	adds	r5, #1
     ec0:	b2ed      	uxtb	r5, r5
		uint8_t start_pin =
				offset +(uint8_t)config->positive_input;
		uint8_t end_pin =
				start_pin + config->pin_scan.inputs_to_scan;

		while (start_pin < end_pin) {
     ec2:	1973      	adds	r3, r6, r5
     ec4:	b2db      	uxtb	r3, r3
     ec6:	42bb      	cmp	r3, r7
     ec8:	d3e1      	bcc.n	e8e <adc_init+0xb6>
     eca:	464f      	mov	r7, r9
     ecc:	4646      	mov	r6, r8
			_adc_configure_ain_pin((offset % 16)+(uint8_t)config->positive_input);
			start_pin++;
			offset++;
		}
		_adc_configure_ain_pin(config->negative_input);
     ece:	89f4      	ldrh	r4, [r6, #14]
static inline void _adc_configure_ain_pin(uint32_t pin)
{
#define PIN_INVALID_ADC_AIN    0xFFFFUL

	/* Pinmapping table for AINxx -> GPIO pin number */
	const uint32_t pinmapping[] = {
     ed0:	2250      	movs	r2, #80	; 0x50
     ed2:	498f      	ldr	r1, [pc, #572]	; (1110 <adc_init+0x338>)
     ed4:	a802      	add	r0, sp, #8
     ed6:	4b8d      	ldr	r3, [pc, #564]	; (110c <adc_init+0x334>)
     ed8:	4798      	blx	r3
#endif
		};

	uint32_t pin_map_result = PIN_INVALID_ADC_AIN;

	if (pin <= ADC_EXTCHANNEL_MSB) {
     eda:	2c13      	cmp	r4, #19
     edc:	d837      	bhi.n	f4e <adc_init+0x176>
		pin_map_result = pinmapping[pin >> ADC_INPUTCTRL_MUXPOS_Pos];
     ede:	00a4      	lsls	r4, r4, #2
     ee0:	ab02      	add	r3, sp, #8
     ee2:	58e0      	ldr	r0, [r4, r3]
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
     ee4:	a901      	add	r1, sp, #4
     ee6:	2300      	movs	r3, #0
     ee8:	704b      	strb	r3, [r1, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
	config->powersave    = false;
     eea:	70cb      	strb	r3, [r1, #3]

		struct system_pinmux_config config;
		system_pinmux_get_config_defaults(&config);

		/* Analog functions are all on MUX setting B */
		config.input_pull   = SYSTEM_PINMUX_PIN_PULL_NONE;
     eec:	708b      	strb	r3, [r1, #2]
		config.mux_position = 1;
     eee:	3301      	adds	r3, #1
     ef0:	700b      	strb	r3, [r1, #0]

		system_pinmux_pin_set_config(pin_map_result, &config);
     ef2:	b2c0      	uxtb	r0, r0
     ef4:	4b87      	ldr	r3, [pc, #540]	; (1114 <adc_init+0x33c>)
     ef6:	4798      	blx	r3
     ef8:	e029      	b.n	f4e <adc_init+0x176>
			start_pin++;
			offset++;
		}
		_adc_configure_ain_pin(config->negative_input);
	} else {
		_adc_configure_ain_pin(config->positive_input);
     efa:	7b34      	ldrb	r4, [r6, #12]
static inline void _adc_configure_ain_pin(uint32_t pin)
{
#define PIN_INVALID_ADC_AIN    0xFFFFUL

	/* Pinmapping table for AINxx -> GPIO pin number */
	const uint32_t pinmapping[] = {
     efc:	2250      	movs	r2, #80	; 0x50
     efe:	4984      	ldr	r1, [pc, #528]	; (1110 <adc_init+0x338>)
     f00:	a802      	add	r0, sp, #8
     f02:	4b82      	ldr	r3, [pc, #520]	; (110c <adc_init+0x334>)
     f04:	4798      	blx	r3
#endif
		};

	uint32_t pin_map_result = PIN_INVALID_ADC_AIN;

	if (pin <= ADC_EXTCHANNEL_MSB) {
     f06:	2c13      	cmp	r4, #19
     f08:	d80c      	bhi.n	f24 <adc_init+0x14c>
		pin_map_result = pinmapping[pin >> ADC_INPUTCTRL_MUXPOS_Pos];
     f0a:	00a4      	lsls	r4, r4, #2
     f0c:	ab02      	add	r3, sp, #8
     f0e:	58e0      	ldr	r0, [r4, r3]
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
     f10:	a901      	add	r1, sp, #4
     f12:	2300      	movs	r3, #0
     f14:	704b      	strb	r3, [r1, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
	config->powersave    = false;
     f16:	70cb      	strb	r3, [r1, #3]

		struct system_pinmux_config config;
		system_pinmux_get_config_defaults(&config);

		/* Analog functions are all on MUX setting B */
		config.input_pull   = SYSTEM_PINMUX_PIN_PULL_NONE;
     f18:	708b      	strb	r3, [r1, #2]
		config.mux_position = 1;
     f1a:	3301      	adds	r3, #1
     f1c:	700b      	strb	r3, [r1, #0]

		system_pinmux_pin_set_config(pin_map_result, &config);
     f1e:	b2c0      	uxtb	r0, r0
     f20:	4b7c      	ldr	r3, [pc, #496]	; (1114 <adc_init+0x33c>)
     f22:	4798      	blx	r3
			offset++;
		}
		_adc_configure_ain_pin(config->negative_input);
	} else {
		_adc_configure_ain_pin(config->positive_input);
		_adc_configure_ain_pin(config->negative_input);
     f24:	89f4      	ldrh	r4, [r6, #14]
static inline void _adc_configure_ain_pin(uint32_t pin)
{
#define PIN_INVALID_ADC_AIN    0xFFFFUL

	/* Pinmapping table for AINxx -> GPIO pin number */
	const uint32_t pinmapping[] = {
     f26:	2250      	movs	r2, #80	; 0x50
     f28:	4979      	ldr	r1, [pc, #484]	; (1110 <adc_init+0x338>)
     f2a:	a802      	add	r0, sp, #8
     f2c:	4b77      	ldr	r3, [pc, #476]	; (110c <adc_init+0x334>)
     f2e:	4798      	blx	r3
#endif
		};

	uint32_t pin_map_result = PIN_INVALID_ADC_AIN;

	if (pin <= ADC_EXTCHANNEL_MSB) {
     f30:	2c13      	cmp	r4, #19
     f32:	d80c      	bhi.n	f4e <adc_init+0x176>
		pin_map_result = pinmapping[pin >> ADC_INPUTCTRL_MUXPOS_Pos];
     f34:	00a4      	lsls	r4, r4, #2
     f36:	ab02      	add	r3, sp, #8
     f38:	58e0      	ldr	r0, [r4, r3]
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
     f3a:	a901      	add	r1, sp, #4
     f3c:	2300      	movs	r3, #0
     f3e:	704b      	strb	r3, [r1, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
	config->powersave    = false;
     f40:	70cb      	strb	r3, [r1, #3]

		struct system_pinmux_config config;
		system_pinmux_get_config_defaults(&config);

		/* Analog functions are all on MUX setting B */
		config.input_pull   = SYSTEM_PINMUX_PIN_PULL_NONE;
     f42:	708b      	strb	r3, [r1, #2]
		config.mux_position = 1;
     f44:	3301      	adds	r3, #1
     f46:	700b      	strb	r3, [r1, #0]

		system_pinmux_pin_set_config(pin_map_result, &config);
     f48:	b2c0      	uxtb	r0, r0
     f4a:	4b72      	ldr	r3, [pc, #456]	; (1114 <adc_init+0x33c>)
     f4c:	4798      	blx	r3
		_adc_configure_ain_pin(config->positive_input);
		_adc_configure_ain_pin(config->negative_input);
	}

	/* Configure run in standby */
	adc_module->CTRLA.reg = (config->run_in_standby << ADC_CTRLA_RUNSTDBY_Pos);
     f4e:	7d73      	ldrb	r3, [r6, #21]
     f50:	009b      	lsls	r3, r3, #2
     f52:	b2db      	uxtb	r3, r3
     f54:	465a      	mov	r2, fp
     f56:	7013      	strb	r3, [r2, #0]

	/* Configure reference */
	adc_module->REFCTRL.reg =
     f58:	7db3      	ldrb	r3, [r6, #22]
     f5a:	01db      	lsls	r3, r3, #7
     f5c:	7872      	ldrb	r2, [r6, #1]
     f5e:	4313      	orrs	r3, r2
     f60:	b2db      	uxtb	r3, r3
     f62:	465a      	mov	r2, fp
     f64:	7053      	strb	r3, [r2, #1]
			(config->reference_compensation_enable << ADC_REFCTRL_REFCOMP_Pos) |
			(config->reference);

	/* Set adjusting result and number of samples */
	switch (config->resolution) {
     f66:	7933      	ldrb	r3, [r6, #4]
     f68:	2b34      	cmp	r3, #52	; 0x34
     f6a:	d900      	bls.n	f6e <adc_init+0x196>
     f6c:	e13c      	b.n	11e8 <adc_init+0x410>
     f6e:	009b      	lsls	r3, r3, #2
     f70:	4a69      	ldr	r2, [pc, #420]	; (1118 <adc_init+0x340>)
     f72:	58d3      	ldr	r3, [r2, r3]
     f74:	469f      	mov	pc, r3
		break;

	case ADC_RESOLUTION_14BIT:
		/* Increase resolution by 2 bit */
		adjres = ADC_DIVIDE_RESULT_4;
		accumulate = ADC_ACCUMULATE_SAMPLES_16;
     f76:	2104      	movs	r1, #4
		/* 16-bit result register */
		resolution = ADC_RESOLUTION_16BIT;
     f78:	2410      	movs	r4, #16
		resolution = ADC_RESOLUTION_16BIT;
		break;

	case ADC_RESOLUTION_14BIT:
		/* Increase resolution by 2 bit */
		adjres = ADC_DIVIDE_RESULT_4;
     f7a:	2202      	movs	r2, #2
     f7c:	e01a      	b.n	fb4 <adc_init+0x1dc>

	/* Set adjusting result and number of samples */
	switch (config->resolution) {

	case ADC_RESOLUTION_CUSTOM:
		adjres = config->divide_result;
     f7e:	7c72      	ldrb	r2, [r6, #17]
		accumulate = config->accumulate_samples;
     f80:	7c31      	ldrb	r1, [r6, #16]
		/* 16-bit result register */
		resolution = ADC_RESOLUTION_16BIT;
     f82:	2410      	movs	r4, #16
     f84:	e016      	b.n	fb4 <adc_init+0x1dc>
		break;
#else
	case ADC_RESOLUTION_15BIT:
		/* Increase resolution by 3 bit */
		adjres = ADC_DIVIDE_RESULT_2;
		accumulate = ADC_ACCUMULATE_SAMPLES_64;
     f86:	2106      	movs	r1, #6
		/* 16-bit result register */
		resolution = ADC_RESOLUTION_16BIT;
     f88:	2410      	movs	r4, #16
		resolution = ADC_RESOLUTION_16BIT;
		break;
#else
	case ADC_RESOLUTION_15BIT:
		/* Increase resolution by 3 bit */
		adjres = ADC_DIVIDE_RESULT_2;
     f8a:	2201      	movs	r2, #1
     f8c:	e012      	b.n	fb4 <adc_init+0x1dc>
		break;

	case ADC_RESOLUTION_16BIT:
		/* Increase resolution by 4 bit */
		adjres = ADC_DIVIDE_RESULT_DISABLE;
		accumulate = ADC_ACCUMULATE_SAMPLES_256;
     f8e:	2108      	movs	r1, #8
		/* 16-bit result register */
		resolution = ADC_RESOLUTION_16BIT;
     f90:	2410      	movs	r4, #16
		resolution = ADC_RESOLUTION_16BIT;
		break;

	case ADC_RESOLUTION_16BIT:
		/* Increase resolution by 4 bit */
		adjres = ADC_DIVIDE_RESULT_DISABLE;
     f92:	2200      	movs	r2, #0
     f94:	e00e      	b.n	fb4 <adc_init+0x1dc>
		struct adc_module *const module_inst,
		struct adc_config *const config)
{
	uint8_t adjres = 0;
	uint32_t resolution = ADC_RESOLUTION_16BIT;
	enum adc_accumulate_samples accumulate = ADC_ACCUMULATE_DISABLE;
     f96:	2100      	movs	r1, #0
		resolution = ADC_RESOLUTION_16BIT;
		break;
#endif
	case ADC_RESOLUTION_8BIT:
		/* 8-bit result register */
		resolution = ADC_RESOLUTION_8BIT;
     f98:	2430      	movs	r4, #48	; 0x30
 */
static enum status_code _adc_set_config(
		struct adc_module *const module_inst,
		struct adc_config *const config)
{
	uint8_t adjres = 0;
     f9a:	2200      	movs	r2, #0
     f9c:	e00a      	b.n	fb4 <adc_init+0x1dc>
	uint32_t resolution = ADC_RESOLUTION_16BIT;
	enum adc_accumulate_samples accumulate = ADC_ACCUMULATE_DISABLE;
     f9e:	2100      	movs	r1, #0
		/* 8-bit result register */
		resolution = ADC_RESOLUTION_8BIT;
		break;
	case ADC_RESOLUTION_10BIT:
		/* 10-bit result register */
		resolution = ADC_RESOLUTION_10BIT;
     fa0:	2420      	movs	r4, #32
 */
static enum status_code _adc_set_config(
		struct adc_module *const module_inst,
		struct adc_config *const config)
{
	uint8_t adjres = 0;
     fa2:	2200      	movs	r2, #0
     fa4:	e006      	b.n	fb4 <adc_init+0x1dc>
	uint32_t resolution = ADC_RESOLUTION_16BIT;
	enum adc_accumulate_samples accumulate = ADC_ACCUMULATE_DISABLE;
     fa6:	2100      	movs	r1, #0
		/* 10-bit result register */
		resolution = ADC_RESOLUTION_10BIT;
		break;
	case ADC_RESOLUTION_12BIT:
		/* 12-bit result register */
		resolution = ADC_RESOLUTION_12BIT;
     fa8:	2400      	movs	r4, #0
 */
static enum status_code _adc_set_config(
		struct adc_module *const module_inst,
		struct adc_config *const config)
{
	uint8_t adjres = 0;
     faa:	2200      	movs	r2, #0
     fac:	e002      	b.n	fb4 <adc_init+0x1dc>
		break;

	case ADC_RESOLUTION_13BIT:
		/* Increase resolution by 1 bit */
		adjres = ADC_DIVIDE_RESULT_2;
		accumulate = ADC_ACCUMULATE_SAMPLES_4;
     fae:	2102      	movs	r1, #2
		/* 16-bit result register */
		resolution = ADC_RESOLUTION_16BIT;
     fb0:	2410      	movs	r4, #16
		resolution = ADC_RESOLUTION_16BIT;
		break;

	case ADC_RESOLUTION_13BIT:
		/* Increase resolution by 1 bit */
		adjres = ADC_DIVIDE_RESULT_2;
     fb2:	2201      	movs	r2, #1
	default:
		/* Unknown. Abort. */
		return STATUS_ERR_INVALID_ARG;
	}

	adc_module->AVGCTRL.reg = ADC_AVGCTRL_ADJRES(adjres) | accumulate;
     fb4:	0112      	lsls	r2, r2, #4
     fb6:	2370      	movs	r3, #112	; 0x70
     fb8:	4013      	ands	r3, r2
     fba:	430b      	orrs	r3, r1
     fbc:	465a      	mov	r2, fp
     fbe:	7093      	strb	r3, [r2, #2]

	/* Check validity of sample length value */
	if (config->sample_length > 63) {
     fc0:	7df3      	ldrb	r3, [r6, #23]
		return STATUS_ERR_INVALID_ARG;
     fc2:	2017      	movs	r0, #23
	}

	adc_module->AVGCTRL.reg = ADC_AVGCTRL_ADJRES(adjres) | accumulate;

	/* Check validity of sample length value */
	if (config->sample_length > 63) {
     fc4:	2b3f      	cmp	r3, #63	; 0x3f
     fc6:	d900      	bls.n	fca <adc_init+0x1f2>
     fc8:	e10f      	b.n	11ea <adc_init+0x412>
		return STATUS_ERR_INVALID_ARG;
	} else {
		/* Configure sample length */
		adc_module->SAMPCTRL.reg =
     fca:	70d3      	strb	r3, [r2, #3]
	struct adc_module *const module_inst)
{
	/* Sanity check arguments */
	Assert(module_inst);

	Adc *const adc_module = module_inst->hw;
     fcc:	683a      	ldr	r2, [r7, #0]

	if (adc_module->STATUS.reg & ADC_STATUS_SYNCBUSY) {
     fce:	7e53      	ldrb	r3, [r2, #25]
				(config->sample_length << ADC_SAMPCTRL_SAMPLEN_Pos);
	}

	while (adc_is_syncing(module_inst)) {
     fd0:	b25b      	sxtb	r3, r3
     fd2:	2b00      	cmp	r3, #0
     fd4:	dbfb      	blt.n	fce <adc_init+0x1f6>
		/* Wait for synchronization */
	}

	/* Configure CTRLB */
	adc_module->CTRLB.reg =
     fd6:	7cf2      	ldrb	r2, [r6, #19]
     fd8:	8873      	ldrh	r3, [r6, #2]
     fda:	4313      	orrs	r3, r2
			config->clock_prescaler |
			resolution |
			(config->correction.correction_enable << ADC_CTRLB_CORREN_Pos) |
     fdc:	2224      	movs	r2, #36	; 0x24
	while (adc_is_syncing(module_inst)) {
		/* Wait for synchronization */
	}

	/* Configure CTRLB */
	adc_module->CTRLB.reg =
     fde:	5cb2      	ldrb	r2, [r6, r2]
     fe0:	00d2      	lsls	r2, r2, #3
     fe2:	4313      	orrs	r3, r2
     fe4:	7d32      	ldrb	r2, [r6, #20]
     fe6:	0092      	lsls	r2, r2, #2
     fe8:	4313      	orrs	r3, r2
     fea:	7cb2      	ldrb	r2, [r6, #18]
     fec:	0052      	lsls	r2, r2, #1
     fee:	4313      	orrs	r3, r2
     ff0:	4323      	orrs	r3, r4
     ff2:	465a      	mov	r2, fp
     ff4:	8093      	strh	r3, [r2, #4]
			(config->freerunning << ADC_CTRLB_FREERUN_Pos) |
			(config->left_adjust << ADC_CTRLB_LEFTADJ_Pos) |
			(config->differential_mode << ADC_CTRLB_DIFFMODE_Pos);

	/* Check validity of window thresholds */
	if (config->window.window_mode != ADC_WINDOW_MODE_DISABLE) {
     ff6:	7e33      	ldrb	r3, [r6, #24]
     ff8:	2b00      	cmp	r3, #0
     ffa:	d020      	beq.n	103e <adc_init+0x266>
		switch (resolution) {
     ffc:	2c10      	cmp	r4, #16
     ffe:	d05c      	beq.n	10ba <adc_init+0x2e2>
    1000:	d802      	bhi.n	1008 <adc_init+0x230>
    1002:	2c00      	cmp	r4, #0
    1004:	d03b      	beq.n	107e <adc_init+0x2a6>
    1006:	e01a      	b.n	103e <adc_init+0x266>
    1008:	2c20      	cmp	r4, #32
    100a:	d01a      	beq.n	1042 <adc_init+0x26a>
    100c:	2c30      	cmp	r4, #48	; 0x30
    100e:	d116      	bne.n	103e <adc_init+0x266>
		case ADC_RESOLUTION_8BIT:
			if (config->differential_mode &&
    1010:	7cf2      	ldrb	r2, [r6, #19]
    1012:	2a00      	cmp	r2, #0
    1014:	d00a      	beq.n	102c <adc_init+0x254>
    1016:	69f2      	ldr	r2, [r6, #28]
    1018:	3280      	adds	r2, #128	; 0x80
					(config->window.window_lower_value > 127 ||
					config->window.window_lower_value < -128 ||
					config->window.window_upper_value > 127 ||
					config->window.window_upper_value < -128)) {
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
    101a:	2017      	movs	r0, #23

	/* Check validity of window thresholds */
	if (config->window.window_mode != ADC_WINDOW_MODE_DISABLE) {
		switch (resolution) {
		case ADC_RESOLUTION_8BIT:
			if (config->differential_mode &&
    101c:	2aff      	cmp	r2, #255	; 0xff
    101e:	d900      	bls.n	1022 <adc_init+0x24a>
    1020:	e0e3      	b.n	11ea <adc_init+0x412>
					(config->window.window_lower_value > 127 ||
					config->window.window_lower_value < -128 ||
    1022:	6a32      	ldr	r2, [r6, #32]
    1024:	3280      	adds	r2, #128	; 0x80
    1026:	2aff      	cmp	r2, #255	; 0xff
    1028:	d900      	bls.n	102c <adc_init+0x254>
    102a:	e0de      	b.n	11ea <adc_init+0x412>
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			} else if (config->window.window_lower_value > 255 ||
					config->window.window_upper_value > 255){
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
    102c:	2017      	movs	r0, #23
					config->window.window_lower_value < -128 ||
					config->window.window_upper_value > 127 ||
					config->window.window_upper_value < -128)) {
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			} else if (config->window.window_lower_value > 255 ||
    102e:	69f2      	ldr	r2, [r6, #28]
    1030:	2aff      	cmp	r2, #255	; 0xff
    1032:	dd00      	ble.n	1036 <adc_init+0x25e>
    1034:	e0d9      	b.n	11ea <adc_init+0x412>
    1036:	6a32      	ldr	r2, [r6, #32]
    1038:	2aff      	cmp	r2, #255	; 0xff
    103a:	dd00      	ble.n	103e <adc_init+0x266>
    103c:	e0d5      	b.n	11ea <adc_init+0x412>
	struct adc_module *const module_inst)
{
	/* Sanity check arguments */
	Assert(module_inst);

	Adc *const adc_module = module_inst->hw;
    103e:	6839      	ldr	r1, [r7, #0]
    1040:	e072      	b.n	1128 <adc_init+0x350>
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			}
			break;
		case ADC_RESOLUTION_10BIT:
			if (config->differential_mode &&
    1042:	7cf2      	ldrb	r2, [r6, #19]
    1044:	2a00      	cmp	r2, #0
    1046:	d00f      	beq.n	1068 <adc_init+0x290>
    1048:	69f2      	ldr	r2, [r6, #28]
    104a:	2180      	movs	r1, #128	; 0x80
    104c:	0089      	lsls	r1, r1, #2
    104e:	468c      	mov	ip, r1
    1050:	4462      	add	r2, ip
					(config->window.window_lower_value > 511 ||
					config->window.window_lower_value < -512 ||
					config->window.window_upper_value > 511 ||
					config->window.window_upper_value < -512)) {
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
    1052:	2017      	movs	r0, #23
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			}
			break;
		case ADC_RESOLUTION_10BIT:
			if (config->differential_mode &&
    1054:	4931      	ldr	r1, [pc, #196]	; (111c <adc_init+0x344>)
    1056:	428a      	cmp	r2, r1
    1058:	d900      	bls.n	105c <adc_init+0x284>
    105a:	e0c6      	b.n	11ea <adc_init+0x412>
					(config->window.window_lower_value > 511 ||
					config->window.window_lower_value < -512 ||
    105c:	6a32      	ldr	r2, [r6, #32]
    105e:	4462      	add	r2, ip
    1060:	492e      	ldr	r1, [pc, #184]	; (111c <adc_init+0x344>)
    1062:	428a      	cmp	r2, r1
    1064:	d900      	bls.n	1068 <adc_init+0x290>
    1066:	e0c0      	b.n	11ea <adc_init+0x412>
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			} else if (config->window.window_lower_value > 1023 ||
					config->window.window_upper_value > 1023){
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
    1068:	2017      	movs	r0, #23
					config->window.window_lower_value < -512 ||
					config->window.window_upper_value > 511 ||
					config->window.window_upper_value < -512)) {
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			} else if (config->window.window_lower_value > 1023 ||
    106a:	4a2c      	ldr	r2, [pc, #176]	; (111c <adc_init+0x344>)
    106c:	69f1      	ldr	r1, [r6, #28]
    106e:	4291      	cmp	r1, r2
    1070:	dd00      	ble.n	1074 <adc_init+0x29c>
    1072:	e0ba      	b.n	11ea <adc_init+0x412>
    1074:	6a31      	ldr	r1, [r6, #32]
    1076:	4291      	cmp	r1, r2
    1078:	dd00      	ble.n	107c <adc_init+0x2a4>
    107a:	e0b6      	b.n	11ea <adc_init+0x412>
    107c:	e7df      	b.n	103e <adc_init+0x266>
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			}
			break;
		case ADC_RESOLUTION_12BIT:
			if (config->differential_mode &&
    107e:	7cf2      	ldrb	r2, [r6, #19]
    1080:	2a00      	cmp	r2, #0
    1082:	d00f      	beq.n	10a4 <adc_init+0x2cc>
    1084:	69f2      	ldr	r2, [r6, #28]
    1086:	2180      	movs	r1, #128	; 0x80
    1088:	0109      	lsls	r1, r1, #4
    108a:	468c      	mov	ip, r1
    108c:	4462      	add	r2, ip
					(config->window.window_lower_value > 2047 ||
					config->window.window_lower_value < -2048 ||
					config->window.window_upper_value > 2047 ||
					config->window.window_upper_value < -2048)) {
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
    108e:	2017      	movs	r0, #23
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			}
			break;
		case ADC_RESOLUTION_12BIT:
			if (config->differential_mode &&
    1090:	4923      	ldr	r1, [pc, #140]	; (1120 <adc_init+0x348>)
    1092:	428a      	cmp	r2, r1
    1094:	d900      	bls.n	1098 <adc_init+0x2c0>
    1096:	e0a8      	b.n	11ea <adc_init+0x412>
					(config->window.window_lower_value > 2047 ||
					config->window.window_lower_value < -2048 ||
    1098:	6a32      	ldr	r2, [r6, #32]
    109a:	4462      	add	r2, ip
    109c:	4920      	ldr	r1, [pc, #128]	; (1120 <adc_init+0x348>)
    109e:	428a      	cmp	r2, r1
    10a0:	d900      	bls.n	10a4 <adc_init+0x2cc>
    10a2:	e0a2      	b.n	11ea <adc_init+0x412>
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			} else if (config->window.window_lower_value > 4095 ||
					config->window.window_upper_value > 4095){
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
    10a4:	2017      	movs	r0, #23
					config->window.window_lower_value < -2048 ||
					config->window.window_upper_value > 2047 ||
					config->window.window_upper_value < -2048)) {
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			} else if (config->window.window_lower_value > 4095 ||
    10a6:	4a1e      	ldr	r2, [pc, #120]	; (1120 <adc_init+0x348>)
    10a8:	69f1      	ldr	r1, [r6, #28]
    10aa:	4291      	cmp	r1, r2
    10ac:	dd00      	ble.n	10b0 <adc_init+0x2d8>
    10ae:	e09c      	b.n	11ea <adc_init+0x412>
    10b0:	6a31      	ldr	r1, [r6, #32]
    10b2:	4291      	cmp	r1, r2
    10b4:	dd00      	ble.n	10b8 <adc_init+0x2e0>
    10b6:	e098      	b.n	11ea <adc_init+0x412>
    10b8:	e7c1      	b.n	103e <adc_init+0x266>
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			}
			break;
		case ADC_RESOLUTION_16BIT:
			if (config->differential_mode &&
    10ba:	7cf2      	ldrb	r2, [r6, #19]
    10bc:	2a00      	cmp	r2, #0
    10be:	d00f      	beq.n	10e0 <adc_init+0x308>
    10c0:	69f2      	ldr	r2, [r6, #28]
    10c2:	2180      	movs	r1, #128	; 0x80
    10c4:	0209      	lsls	r1, r1, #8
    10c6:	468c      	mov	ip, r1
    10c8:	4462      	add	r2, ip
					(config->window.window_lower_value > 32767 ||
					config->window.window_lower_value < -32768 ||
					config->window.window_upper_value > 32767 ||
					config->window.window_upper_value < -32768)) {
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
    10ca:	2017      	movs	r0, #23
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			}
			break;
		case ADC_RESOLUTION_16BIT:
			if (config->differential_mode &&
    10cc:	4915      	ldr	r1, [pc, #84]	; (1124 <adc_init+0x34c>)
    10ce:	428a      	cmp	r2, r1
    10d0:	d900      	bls.n	10d4 <adc_init+0x2fc>
    10d2:	e08a      	b.n	11ea <adc_init+0x412>
					(config->window.window_lower_value > 32767 ||
					config->window.window_lower_value < -32768 ||
    10d4:	6a32      	ldr	r2, [r6, #32]
    10d6:	4462      	add	r2, ip
    10d8:	4912      	ldr	r1, [pc, #72]	; (1124 <adc_init+0x34c>)
    10da:	428a      	cmp	r2, r1
    10dc:	d900      	bls.n	10e0 <adc_init+0x308>
    10de:	e084      	b.n	11ea <adc_init+0x412>
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			} else if (config->window.window_lower_value > 65535 ||
					config->window.window_upper_value > 65535){
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
    10e0:	2017      	movs	r0, #23
					config->window.window_lower_value < -32768 ||
					config->window.window_upper_value > 32767 ||
					config->window.window_upper_value < -32768)) {
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			} else if (config->window.window_lower_value > 65535 ||
    10e2:	4a10      	ldr	r2, [pc, #64]	; (1124 <adc_init+0x34c>)
    10e4:	69f1      	ldr	r1, [r6, #28]
    10e6:	4291      	cmp	r1, r2
    10e8:	dd00      	ble.n	10ec <adc_init+0x314>
    10ea:	e07e      	b.n	11ea <adc_init+0x412>
    10ec:	6a31      	ldr	r1, [r6, #32]
    10ee:	4291      	cmp	r1, r2
    10f0:	dd00      	ble.n	10f4 <adc_init+0x31c>
    10f2:	e07a      	b.n	11ea <adc_init+0x412>
    10f4:	e7a3      	b.n	103e <adc_init+0x266>
    10f6:	46c0      	nop			; (mov r8, r8)
    10f8:	40000400 	.word	0x40000400
    10fc:	40000800 	.word	0x40000800
    1100:	2000026c 	.word	0x2000026c
    1104:	00002d15 	.word	0x00002d15
    1108:	00002c89 	.word	0x00002c89
    110c:	00005011 	.word	0x00005011
    1110:	000064a8 	.word	0x000064a8
    1114:	00002e0d 	.word	0x00002e0d
    1118:	000063d4 	.word	0x000063d4
    111c:	000003ff 	.word	0x000003ff
    1120:	00000fff 	.word	0x00000fff
    1124:	0000ffff 	.word	0x0000ffff

	if (adc_module->STATUS.reg & ADC_STATUS_SYNCBUSY) {
    1128:	7e4a      	ldrb	r2, [r1, #25]
			}
			break;
		}
	}

	while (adc_is_syncing(module_inst)) {
    112a:	b252      	sxtb	r2, r2
    112c:	2a00      	cmp	r2, #0
    112e:	dbfb      	blt.n	1128 <adc_init+0x350>
		/* Wait for synchronization */
	}

	/* Configure window mode */
	adc_module->WINCTRL.reg = config->window.window_mode;
    1130:	465a      	mov	r2, fp
    1132:	7213      	strb	r3, [r2, #8]
	struct adc_module *const module_inst)
{
	/* Sanity check arguments */
	Assert(module_inst);

	Adc *const adc_module = module_inst->hw;
    1134:	683a      	ldr	r2, [r7, #0]

	if (adc_module->STATUS.reg & ADC_STATUS_SYNCBUSY) {
    1136:	7e53      	ldrb	r3, [r2, #25]

	while (adc_is_syncing(module_inst)) {
    1138:	b25b      	sxtb	r3, r3
    113a:	2b00      	cmp	r3, #0
    113c:	dbfb      	blt.n	1136 <adc_init+0x35e>
		/* Wait for synchronization */
	}

	/* Configure lower threshold */
	adc_module->WINLT.reg =
    113e:	8bb3      	ldrh	r3, [r6, #28]
    1140:	465a      	mov	r2, fp
    1142:	8393      	strh	r3, [r2, #28]
	struct adc_module *const module_inst)
{
	/* Sanity check arguments */
	Assert(module_inst);

	Adc *const adc_module = module_inst->hw;
    1144:	683a      	ldr	r2, [r7, #0]

	if (adc_module->STATUS.reg & ADC_STATUS_SYNCBUSY) {
    1146:	7e53      	ldrb	r3, [r2, #25]
			config->window.window_lower_value << ADC_WINLT_WINLT_Pos;

	while (adc_is_syncing(module_inst)) {
    1148:	b25b      	sxtb	r3, r3
    114a:	2b00      	cmp	r3, #0
    114c:	dbfb      	blt.n	1146 <adc_init+0x36e>
		/* Wait for synchronization */
	}

	/* Configure lower threshold */
	adc_module->WINUT.reg = config->window.window_upper_value <<
    114e:	8c33      	ldrh	r3, [r6, #32]
    1150:	465a      	mov	r2, fp
    1152:	8413      	strh	r3, [r2, #32]
			ADC_WINUT_WINUT_Pos;

	uint8_t inputs_to_scan = config->pin_scan.inputs_to_scan;
    1154:	232c      	movs	r3, #44	; 0x2c
    1156:	5cf3      	ldrb	r3, [r6, r3]
	if (inputs_to_scan > 0) {
    1158:	2b00      	cmp	r3, #0
    115a:	d004      	beq.n	1166 <adc_init+0x38e>
		/*
		* Number of input sources included is the value written to INPUTSCAN
		* plus 1.
		*/
		inputs_to_scan--;
    115c:	3b01      	subs	r3, #1
    115e:	b2db      	uxtb	r3, r3
	}

	if (inputs_to_scan > (ADC_INPUTCTRL_INPUTSCAN_Msk >> ADC_INPUTCTRL_INPUTSCAN_Pos) ||
			config->pin_scan.offset_start_scan > (ADC_INPUTCTRL_INPUTOFFSET_Msk >> ADC_INPUTCTRL_INPUTOFFSET_Pos)) {
		/* Invalid number of input pins or input offset */
		return STATUS_ERR_INVALID_ARG;
    1160:	2017      	movs	r0, #23
		* plus 1.
		*/
		inputs_to_scan--;
	}

	if (inputs_to_scan > (ADC_INPUTCTRL_INPUTSCAN_Msk >> ADC_INPUTCTRL_INPUTSCAN_Pos) ||
    1162:	2b0f      	cmp	r3, #15
    1164:	d841      	bhi.n	11ea <adc_init+0x412>
			config->pin_scan.offset_start_scan > (ADC_INPUTCTRL_INPUTOFFSET_Msk >> ADC_INPUTCTRL_INPUTOFFSET_Pos)) {
    1166:	222b      	movs	r2, #43	; 0x2b
    1168:	5cb2      	ldrb	r2, [r6, r2]
		/* Invalid number of input pins or input offset */
		return STATUS_ERR_INVALID_ARG;
    116a:	2017      	movs	r0, #23
		* plus 1.
		*/
		inputs_to_scan--;
	}

	if (inputs_to_scan > (ADC_INPUTCTRL_INPUTSCAN_Msk >> ADC_INPUTCTRL_INPUTSCAN_Pos) ||
    116c:	2a0f      	cmp	r2, #15
    116e:	d83c      	bhi.n	11ea <adc_init+0x412>
	struct adc_module *const module_inst)
{
	/* Sanity check arguments */
	Assert(module_inst);

	Adc *const adc_module = module_inst->hw;
    1170:	6838      	ldr	r0, [r7, #0]

	if (adc_module->STATUS.reg & ADC_STATUS_SYNCBUSY) {
    1172:	7e41      	ldrb	r1, [r0, #25]
			config->pin_scan.offset_start_scan > (ADC_INPUTCTRL_INPUTOFFSET_Msk >> ADC_INPUTCTRL_INPUTOFFSET_Pos)) {
		/* Invalid number of input pins or input offset */
		return STATUS_ERR_INVALID_ARG;
	}

	while (adc_is_syncing(module_inst)) {
    1174:	b249      	sxtb	r1, r1
    1176:	2900      	cmp	r1, #0
    1178:	dbfb      	blt.n	1172 <adc_init+0x39a>
	adc_module->INPUTCTRL.reg =
			config->gain_factor |
			(config->pin_scan.offset_start_scan <<
			ADC_INPUTCTRL_INPUTOFFSET_Pos) |
			(inputs_to_scan << ADC_INPUTCTRL_INPUTSCAN_Pos) |
			config->negative_input |
    117a:	89f0      	ldrh	r0, [r6, #14]
    117c:	7b31      	ldrb	r1, [r6, #12]
    117e:	4301      	orrs	r1, r0
    1180:	68b0      	ldr	r0, [r6, #8]
    1182:	4301      	orrs	r1, r0
    1184:	0512      	lsls	r2, r2, #20
    1186:	430a      	orrs	r2, r1
    1188:	041b      	lsls	r3, r3, #16
    118a:	4313      	orrs	r3, r2
	while (adc_is_syncing(module_inst)) {
		/* Wait for synchronization */
	}

	/* Configure pin scan mode and positive and negative input pins */
	adc_module->INPUTCTRL.reg =
    118c:	465a      	mov	r2, fp
    118e:	6113      	str	r3, [r2, #16]
			(inputs_to_scan << ADC_INPUTCTRL_INPUTSCAN_Pos) |
			config->negative_input |
			config->positive_input;

	/* Configure events */
	adc_module->EVCTRL.reg = config->event_action;
    1190:	232a      	movs	r3, #42	; 0x2a
    1192:	5cf3      	ldrb	r3, [r6, r3]
    1194:	7513      	strb	r3, [r2, #20]

	/* Disable all interrupts */
	adc_module->INTENCLR.reg =
    1196:	230f      	movs	r3, #15
    1198:	7593      	strb	r3, [r2, #22]
			(1 << ADC_INTENCLR_SYNCRDY_Pos) | (1 << ADC_INTENCLR_WINMON_Pos) |
			(1 << ADC_INTENCLR_OVERRUN_Pos) | (1 << ADC_INTENCLR_RESRDY_Pos);

	if (config->correction.correction_enable){
    119a:	3315      	adds	r3, #21
    119c:	5cf3      	ldrb	r3, [r6, r3]
    119e:	2b00      	cmp	r3, #0
    11a0:	d010      	beq.n	11c4 <adc_init+0x3ec>
		/* Make sure gain_correction value is valid */
		if (config->correction.gain_correction > ADC_GAINCORR_GAINCORR_Msk) {
    11a2:	8cf3      	ldrh	r3, [r6, #38]	; 0x26
			return STATUS_ERR_INVALID_ARG;
    11a4:	2017      	movs	r0, #23
			(1 << ADC_INTENCLR_SYNCRDY_Pos) | (1 << ADC_INTENCLR_WINMON_Pos) |
			(1 << ADC_INTENCLR_OVERRUN_Pos) | (1 << ADC_INTENCLR_RESRDY_Pos);

	if (config->correction.correction_enable){
		/* Make sure gain_correction value is valid */
		if (config->correction.gain_correction > ADC_GAINCORR_GAINCORR_Msk) {
    11a6:	4a14      	ldr	r2, [pc, #80]	; (11f8 <adc_init+0x420>)
    11a8:	4293      	cmp	r3, r2
    11aa:	d81e      	bhi.n	11ea <adc_init+0x412>
			return STATUS_ERR_INVALID_ARG;
		} else {
			/* Set gain correction value */
			adc_module->GAINCORR.reg = config->correction.gain_correction <<
    11ac:	465a      	mov	r2, fp
    11ae:	8493      	strh	r3, [r2, #36]	; 0x24
					ADC_GAINCORR_GAINCORR_Pos;
		}

		/* Make sure offset correction value is valid */
		if (config->correction.offset_correction > 2047 ||
    11b0:	8d32      	ldrh	r2, [r6, #40]	; 0x28
    11b2:	2380      	movs	r3, #128	; 0x80
    11b4:	011b      	lsls	r3, r3, #4
    11b6:	18d3      	adds	r3, r2, r3
    11b8:	b29b      	uxth	r3, r3
    11ba:	490f      	ldr	r1, [pc, #60]	; (11f8 <adc_init+0x420>)
    11bc:	428b      	cmp	r3, r1
    11be:	d814      	bhi.n	11ea <adc_init+0x412>
				config->correction.offset_correction < -2048) {
			return STATUS_ERR_INVALID_ARG;
		} else {
			/* Set offset correction value */
			adc_module->OFFSETCORR.reg = config->correction.offset_correction <<
    11c0:	465b      	mov	r3, fp
    11c2:	84da      	strh	r2, [r3, #38]	; 0x26
		}
	}

	/* Load in the fixed device ADC calibration constants */
	adc_module->CALIB.reg =
			ADC_CALIB_BIAS_CAL(
    11c4:	4b0d      	ldr	r3, [pc, #52]	; (11fc <adc_init+0x424>)
					ADC_OFFSETCORR_OFFSETCORR_Pos;
		}
	}

	/* Load in the fixed device ADC calibration constants */
	adc_module->CALIB.reg =
    11c6:	6819      	ldr	r1, [r3, #0]
    11c8:	0149      	lsls	r1, r1, #5
    11ca:	23e0      	movs	r3, #224	; 0xe0
    11cc:	00db      	lsls	r3, r3, #3
    11ce:	4019      	ands	r1, r3
			ADC_CALIB_BIAS_CAL(
				(*(uint32_t *)ADC_FUSES_BIASCAL_ADDR >> ADC_FUSES_BIASCAL_Pos)
			) |
			ADC_CALIB_LINEARITY_CAL(
    11d0:	4b0b      	ldr	r3, [pc, #44]	; (1200 <adc_init+0x428>)
					ADC_OFFSETCORR_OFFSETCORR_Pos;
		}
	}

	/* Load in the fixed device ADC calibration constants */
	adc_module->CALIB.reg =
    11d2:	685a      	ldr	r2, [r3, #4]
    11d4:	0150      	lsls	r0, r2, #5
    11d6:	681a      	ldr	r2, [r3, #0]
    11d8:	0ed3      	lsrs	r3, r2, #27
    11da:	4303      	orrs	r3, r0
    11dc:	b2db      	uxtb	r3, r3
    11de:	430b      	orrs	r3, r1
    11e0:	465a      	mov	r2, fp
    11e2:	8513      	strh	r3, [r2, #40]	; 0x28
			) |
			ADC_CALIB_LINEARITY_CAL(
				(*(uint64_t *)ADC_FUSES_LINEARITY_0_ADDR >> ADC_FUSES_LINEARITY_0_Pos)
			);

	return STATUS_OK;
    11e4:	2000      	movs	r0, #0
    11e6:	e000      	b.n	11ea <adc_init+0x412>
		resolution = ADC_RESOLUTION_12BIT;
		break;

	default:
		/* Unknown. Abort. */
		return STATUS_ERR_INVALID_ARG;
    11e8:	2017      	movs	r0, #23
	}
#endif

	/* Write configuration to module */
	return _adc_set_config(module_inst, config);
}
    11ea:	b017      	add	sp, #92	; 0x5c
    11ec:	bc3c      	pop	{r2, r3, r4, r5}
    11ee:	4690      	mov	r8, r2
    11f0:	4699      	mov	r9, r3
    11f2:	46a2      	mov	sl, r4
    11f4:	46ab      	mov	fp, r5
    11f6:	bdf0      	pop	{r4, r5, r6, r7, pc}
    11f8:	00000fff 	.word	0x00000fff
    11fc:	00806024 	.word	0x00806024
    1200:	00806020 	.word	0x00806020

00001204 <ADC_Handler>:
	}
}

/** Interrupt handler for the ADC module. */
void ADC_Handler(void)
{
    1204:	b570      	push	{r4, r5, r6, lr}

struct adc_module *_adc_instances[ADC_INST_NUM];

static void _adc_interrupt_handler(const uint8_t instance)
{
	struct adc_module *module = _adc_instances[instance];
    1206:	4b2d      	ldr	r3, [pc, #180]	; (12bc <ADC_Handler+0xb8>)
    1208:	681c      	ldr	r4, [r3, #0]

	/* get interrupt flags and mask out enabled callbacks */
	uint32_t flags = module->hw->INTFLAG.reg;
    120a:	6823      	ldr	r3, [r4, #0]
    120c:	7e1d      	ldrb	r5, [r3, #24]
    120e:	b2ed      	uxtb	r5, r5

	if (flags & ADC_INTFLAG_RESRDY) {
    1210:	07ea      	lsls	r2, r5, #31
    1212:	d535      	bpl.n	1280 <ADC_Handler+0x7c>
		if ((module->enabled_callback_mask & (1 << ADC_CALLBACK_READ_BUFFER)) &&
    1214:	7ee2      	ldrb	r2, [r4, #27]
    1216:	07d2      	lsls	r2, r2, #31
    1218:	d532      	bpl.n	1280 <ADC_Handler+0x7c>
    121a:	7ea2      	ldrb	r2, [r4, #26]
    121c:	07d2      	lsls	r2, r2, #31
    121e:	d52f      	bpl.n	1280 <ADC_Handler+0x7c>
				(module->registered_callback_mask & (1 << ADC_CALLBACK_READ_BUFFER))) {
			/* clear interrupt flag */
			module->hw->INTFLAG.reg = ADC_INTFLAG_RESRDY;
    1220:	2201      	movs	r2, #1
    1222:	761a      	strb	r2, [r3, #24]
	struct adc_module *const module_inst)
{
	/* Sanity check arguments */
	Assert(module_inst);

	Adc *const adc_module = module_inst->hw;
    1224:	6822      	ldr	r2, [r4, #0]

	if (adc_module->STATUS.reg & ADC_STATUS_SYNCBUSY) {
    1226:	7e53      	ldrb	r3, [r2, #25]

			while (adc_is_syncing(module)) {
    1228:	b25b      	sxtb	r3, r3
    122a:	2b00      	cmp	r3, #0
    122c:	dbfb      	blt.n	1226 <ADC_Handler+0x22>
				/* Wait for synchronization */
			}

			/* store ADC result in job buffer */
			*(module->job_buffer++) = module->hw->RESULT.reg;
    122e:	6961      	ldr	r1, [r4, #20]
    1230:	1c8b      	adds	r3, r1, #2
    1232:	6163      	str	r3, [r4, #20]
    1234:	8b53      	ldrh	r3, [r2, #26]
    1236:	b29b      	uxth	r3, r3
    1238:	800b      	strh	r3, [r1, #0]

			if (--module->remaining_conversions > 0) {
    123a:	8b23      	ldrh	r3, [r4, #24]
    123c:	3b01      	subs	r3, #1
    123e:	b29b      	uxth	r3, r3
    1240:	8323      	strh	r3, [r4, #24]
    1242:	2b00      	cmp	r3, #0
    1244:	d011      	beq.n	126a <ADC_Handler+0x66>
				if (module->software_trigger == true) {
    1246:	7f63      	ldrb	r3, [r4, #29]
    1248:	2b00      	cmp	r3, #0
    124a:	d019      	beq.n	1280 <ADC_Handler+0x7c>
		struct adc_module *const module_inst)
{
	Assert(module_inst);
	Assert(module_inst->hw);

	Adc *const adc_module = module_inst->hw;
    124c:	6822      	ldr	r2, [r4, #0]
    124e:	7e53      	ldrb	r3, [r2, #25]

	while (adc_is_syncing(module_inst)) {
    1250:	b25b      	sxtb	r3, r3
    1252:	2b00      	cmp	r3, #0
    1254:	dbfb      	blt.n	124e <ADC_Handler+0x4a>
		/* Wait for synchronization */
	}

	adc_module->SWTRIG.reg |= ADC_SWTRIG_START;
    1256:	7b11      	ldrb	r1, [r2, #12]
    1258:	2302      	movs	r3, #2
    125a:	430b      	orrs	r3, r1
    125c:	7313      	strb	r3, [r2, #12]
	struct adc_module *const module_inst)
{
	/* Sanity check arguments */
	Assert(module_inst);

	Adc *const adc_module = module_inst->hw;
    125e:	6822      	ldr	r2, [r4, #0]

	if (adc_module->STATUS.reg & ADC_STATUS_SYNCBUSY) {
    1260:	7e53      	ldrb	r3, [r2, #25]

	while (adc_is_syncing(module_inst)) {
    1262:	b25b      	sxtb	r3, r3
    1264:	2b00      	cmp	r3, #0
    1266:	dbfb      	blt.n	1260 <ADC_Handler+0x5c>
    1268:	e00a      	b.n	1280 <ADC_Handler+0x7c>
					adc_start_conversion(module);
				}
			} else {
				if (module->job_status == STATUS_BUSY) {
    126a:	7f23      	ldrb	r3, [r4, #28]
    126c:	2b05      	cmp	r3, #5
    126e:	d107      	bne.n	1280 <ADC_Handler+0x7c>
					/* job is complete. update status,disable interrupt
					 *and call callback */
					module->job_status = STATUS_OK;
    1270:	2300      	movs	r3, #0
    1272:	7723      	strb	r3, [r4, #28]
	Assert(module_inst);
	Assert(module_inst->hw);

	Adc *const adc_module = module_inst->hw;
	/* Enable interrupt */
	adc_module->INTENCLR.reg = interrupt;
    1274:	3301      	adds	r3, #1
    1276:	6822      	ldr	r2, [r4, #0]
    1278:	7593      	strb	r3, [r2, #22]
					adc_disable_interrupt(module, ADC_INTERRUPT_RESULT_READY);

					(module->callback[ADC_CALLBACK_READ_BUFFER])(module);
    127a:	0020      	movs	r0, r4
    127c:	68a3      	ldr	r3, [r4, #8]
    127e:	4798      	blx	r3
				}
			}
		}
	}

	if (flags & ADC_INTFLAG_WINMON) {
    1280:	076b      	lsls	r3, r5, #29
    1282:	d50b      	bpl.n	129c <ADC_Handler+0x98>
		module->hw->INTFLAG.reg = ADC_INTFLAG_WINMON;
    1284:	2304      	movs	r3, #4
    1286:	6822      	ldr	r2, [r4, #0]
    1288:	7613      	strb	r3, [r2, #24]
		if ((module->enabled_callback_mask & (1 << ADC_CALLBACK_WINDOW)) &&
    128a:	7ee3      	ldrb	r3, [r4, #27]
    128c:	079b      	lsls	r3, r3, #30
    128e:	d505      	bpl.n	129c <ADC_Handler+0x98>
    1290:	7ea3      	ldrb	r3, [r4, #26]
    1292:	079b      	lsls	r3, r3, #30
    1294:	d502      	bpl.n	129c <ADC_Handler+0x98>
				(module->registered_callback_mask & (1 << ADC_CALLBACK_WINDOW))) {
			(module->callback[ADC_CALLBACK_WINDOW])(module);
    1296:	0020      	movs	r0, r4
    1298:	68e3      	ldr	r3, [r4, #12]
    129a:	4798      	blx	r3
		}

	}

	if (flags & ADC_INTFLAG_OVERRUN) {
    129c:	07ab      	lsls	r3, r5, #30
    129e:	d50b      	bpl.n	12b8 <ADC_Handler+0xb4>
		module->hw->INTFLAG.reg = ADC_INTFLAG_OVERRUN;
    12a0:	2302      	movs	r3, #2
    12a2:	6822      	ldr	r2, [r4, #0]
    12a4:	7613      	strb	r3, [r2, #24]
		if ((module->enabled_callback_mask & (1 << ADC_CALLBACK_ERROR)) &&
    12a6:	7ee3      	ldrb	r3, [r4, #27]
    12a8:	075b      	lsls	r3, r3, #29
    12aa:	d505      	bpl.n	12b8 <ADC_Handler+0xb4>
    12ac:	7ea3      	ldrb	r3, [r4, #26]
    12ae:	075b      	lsls	r3, r3, #29
    12b0:	d502      	bpl.n	12b8 <ADC_Handler+0xb4>
				(module->registered_callback_mask & (1 << ADC_CALLBACK_ERROR))) {
			(module->callback[ADC_CALLBACK_ERROR])(module);
    12b2:	6923      	ldr	r3, [r4, #16]
    12b4:	0020      	movs	r0, r4
    12b6:	4798      	blx	r3

/** Interrupt handler for the ADC module. */
void ADC_Handler(void)
{
	_adc_interrupt_handler(0);
}
    12b8:	bd70      	pop	{r4, r5, r6, pc}
    12ba:	46c0      	nop			; (mov r8, r8)
    12bc:	2000026c 	.word	0x2000026c

000012c0 <dac_is_syncing>:
		struct dac_module *const dev_inst)
{
	/* Sanity check arguments */
	Assert(dev_inst);

	Dac *const dac_module = dev_inst->hw;
    12c0:	6803      	ldr	r3, [r0, #0]

#if (SAMC21)
	if (dac_module->SYNCBUSY.reg) {
#else
	if (dac_module->STATUS.reg & DAC_STATUS_SYNCBUSY) {
    12c2:	79d8      	ldrb	r0, [r3, #7]
    12c4:	09c0      	lsrs	r0, r0, #7
#endif
		return true;
	}

	return false;
}
    12c6:	4770      	bx	lr

000012c8 <dac_get_config_defaults>:
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->reference      = DAC_REFERENCE_INT1V;
    12c8:	2300      	movs	r3, #0
    12ca:	7003      	strb	r3, [r0, #0]
	config->output         = DAC_OUTPUT_EXTERNAL;
    12cc:	2201      	movs	r2, #1
    12ce:	7042      	strb	r2, [r0, #1]
	config->left_adjust    = false;
    12d0:	7083      	strb	r3, [r0, #2]
#ifdef FEATURE_DAC_DATABUF_WRITE_PROTECTION
	config->databuf_protection_bypass = false;
    12d2:	7103      	strb	r3, [r0, #4]
#endif
	config->voltage_pump_disable = false;
    12d4:	7143      	strb	r3, [r0, #5]
	config->clock_source   = GCLK_GENERATOR_0;
    12d6:	70c3      	strb	r3, [r0, #3]
	config->run_in_standby = false;
    12d8:	7183      	strb	r3, [r0, #6]
#if (SAMC21)
	config->dither_mode    = false;
#endif
}
    12da:	4770      	bx	lr

000012dc <dac_init>:
 */
enum status_code dac_init(
		struct dac_module *const module_inst,
		Dac *const module,
		struct dac_config *const config)
{
    12dc:	b5f0      	push	{r4, r5, r6, r7, lr}
    12de:	4647      	mov	r7, r8
    12e0:	b480      	push	{r7}
    12e2:	b084      	sub	sp, #16
    12e4:	0005      	movs	r5, r0
    12e6:	0014      	movs	r4, r2
	Assert(module_inst);
	Assert(module);
	Assert(config);

	/* Initialize device instance */
	module_inst->hw = module;
    12e8:	6001      	str	r1, [r0, #0]
    12ea:	4a2c      	ldr	r2, [pc, #176]	; (139c <dac_init+0xc0>)
    12ec:	6a13      	ldr	r3, [r2, #32]
    12ee:	2080      	movs	r0, #128	; 0x80
    12f0:	02c0      	lsls	r0, r0, #11
    12f2:	4303      	orrs	r3, r0
    12f4:	6213      	str	r3, [r2, #32]
#else
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, PM_APBCMASK_DAC);
#endif

	/* Check if module is enabled. */
	if (module->CTRLA.reg & DAC_CTRLA_ENABLE) {
    12f6:	780b      	ldrb	r3, [r1, #0]
		return STATUS_ERR_DENIED;
    12f8:	201c      	movs	r0, #28
#else
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, PM_APBCMASK_DAC);
#endif

	/* Check if module is enabled. */
	if (module->CTRLA.reg & DAC_CTRLA_ENABLE) {
    12fa:	079b      	lsls	r3, r3, #30
    12fc:	d44a      	bmi.n	1394 <dac_init+0xb8>
		return STATUS_ERR_DENIED;
	}

	/* Check if reset is in progress. */
	if (module->CTRLA.reg & DAC_CTRLA_SWRST) {
    12fe:	780b      	ldrb	r3, [r1, #0]
		return STATUS_BUSY;
    1300:	3817      	subs	r0, #23
	if (module->CTRLA.reg & DAC_CTRLA_ENABLE) {
		return STATUS_ERR_DENIED;
	}

	/* Check if reset is in progress. */
	if (module->CTRLA.reg & DAC_CTRLA_SWRST) {
    1302:	07db      	lsls	r3, r3, #31
    1304:	d446      	bmi.n	1394 <dac_init+0xb8>
	}

	/* Configure GCLK channel and enable clock */
	struct system_gclk_chan_config gclk_chan_conf;
	system_gclk_chan_get_config_defaults(&gclk_chan_conf);
	gclk_chan_conf.source_generator = config->clock_source;
    1306:	a903      	add	r1, sp, #12
    1308:	78e3      	ldrb	r3, [r4, #3]
    130a:	700b      	strb	r3, [r1, #0]
	system_gclk_chan_set_config(DAC_GCLK_ID, &gclk_chan_conf);
    130c:	301c      	adds	r0, #28
    130e:	4b24      	ldr	r3, [pc, #144]	; (13a0 <dac_init+0xc4>)
    1310:	4798      	blx	r3
	system_gclk_chan_enable(DAC_GCLK_ID);
    1312:	2021      	movs	r0, #33	; 0x21
    1314:	4b23      	ldr	r3, [pc, #140]	; (13a4 <dac_init+0xc8>)
    1316:	4798      	blx	r3
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
    1318:	2600      	movs	r6, #0
    131a:	ab02      	add	r3, sp, #8
    131c:	705e      	strb	r6, [r3, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
	config->powersave    = false;
    131e:	70de      	strb	r6, [r3, #3]
	/* MUX the DAC VOUT pin */
	struct system_pinmux_config pin_conf;
	system_pinmux_get_config_defaults(&pin_conf);

	/* Set up the DAC VOUT pin */
	pin_conf.mux_position = MUX_PA02B_DAC_VOUT;
    1320:	2301      	movs	r3, #1
    1322:	aa02      	add	r2, sp, #8
    1324:	7013      	strb	r3, [r2, #0]
	pin_conf.direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
	pin_conf.input_pull   = SYSTEM_PINMUX_PIN_PULL_NONE;
    1326:	7096      	strb	r6, [r2, #2]
	system_pinmux_pin_set_config(PIN_PA02B_DAC_VOUT, &pin_conf);
    1328:	0011      	movs	r1, r2
    132a:	2002      	movs	r0, #2
    132c:	4b1e      	ldr	r3, [pc, #120]	; (13a8 <dac_init+0xcc>)
    132e:	4798      	blx	r3
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(config);
	Assert(module_inst->hw);

	Dac *const dac_module = module_inst->hw;
    1330:	682f      	ldr	r7, [r5, #0]

	/* Set selected DAC output to be enabled when enabling the module */
	module_inst->output = config->output;
    1332:	7863      	ldrb	r3, [r4, #1]
    1334:	712b      	strb	r3, [r5, #4]
	module_inst->start_on_event = false;
    1336:	71ae      	strb	r6, [r5, #6]

	uint32_t new_ctrla = 0;
	uint32_t new_ctrlb = 0;

	/* Enable DAC in standby sleep mode if configured */
	if (config->run_in_standby) {
    1338:	79a3      	ldrb	r3, [r4, #6]
		new_ctrla |= DAC_CTRLA_RUNSTDBY;
    133a:	1e5a      	subs	r2, r3, #1
    133c:	4193      	sbcs	r3, r2
    133e:	009b      	lsls	r3, r3, #2
	}

	/* Set reference voltage */
	new_ctrlb |= config->reference;
    1340:	7821      	ldrb	r1, [r4, #0]

	/* Left adjust data if configured */
	if (config->left_adjust) {
    1342:	78a2      	ldrb	r2, [r4, #2]
	if (config->run_in_standby) {
		new_ctrla |= DAC_CTRLA_RUNSTDBY;
	}

	/* Set reference voltage */
	new_ctrlb |= config->reference;
    1344:	4688      	mov	r8, r1

	/* Left adjust data if configured */
	if (config->left_adjust) {
    1346:	2a00      	cmp	r2, #0
    1348:	d002      	beq.n	1350 <dac_init+0x74>
		new_ctrlb |= DAC_CTRLB_LEFTADJ;
    134a:	2204      	movs	r2, #4
    134c:	4311      	orrs	r1, r2
    134e:	4688      	mov	r8, r1
	}

#ifdef FEATURE_DAC_DATABUF_WRITE_PROTECTION
	/* Bypass DATABUF write protection if configured */
	if (config->databuf_protection_bypass) {
    1350:	7922      	ldrb	r2, [r4, #4]
    1352:	2a00      	cmp	r2, #0
    1354:	d003      	beq.n	135e <dac_init+0x82>
		new_ctrlb |= DAC_CTRLB_BDWP;
    1356:	2210      	movs	r2, #16
    1358:	4641      	mov	r1, r8
    135a:	4311      	orrs	r1, r2
    135c:	4688      	mov	r8, r1
	}
#endif

	/* Voltage pump disable if configured */
	if (config->voltage_pump_disable) {
    135e:	7962      	ldrb	r2, [r4, #5]
    1360:	2a00      	cmp	r2, #0
    1362:	d003      	beq.n	136c <dac_init+0x90>
		new_ctrlb |= DAC_CTRLB_VPD;
    1364:	2208      	movs	r2, #8
    1366:	4641      	mov	r1, r8
    1368:	4311      	orrs	r1, r2
    136a:	4688      	mov	r8, r1
	}

	/* Apply the new configuration to the hardware module */
	dac_module->CTRLA.reg = new_ctrla;
    136c:	b2db      	uxtb	r3, r3
    136e:	703b      	strb	r3, [r7, #0]

	while (dac_is_syncing(module_inst)) {
    1370:	4e0e      	ldr	r6, [pc, #56]	; (13ac <dac_init+0xd0>)
    1372:	0028      	movs	r0, r5
    1374:	47b0      	blx	r6
    1376:	2800      	cmp	r0, #0
    1378:	d1fb      	bne.n	1372 <dac_init+0x96>
		/* Wait until the synchronization is complete */
	}

	dac_module->CTRLB.reg = new_ctrlb;
    137a:	4643      	mov	r3, r8
    137c:	466a      	mov	r2, sp
    137e:	71d3      	strb	r3, [r2, #7]
    1380:	79d3      	ldrb	r3, [r2, #7]
    1382:	707b      	strb	r3, [r7, #1]

	/* Write configuration to module */
	_dac_set_config(module_inst, config);

	/* Store reference selection for later use */
	module_inst->reference = config->reference;
    1384:	7823      	ldrb	r3, [r4, #0]
    1386:	716b      	strb	r3, [r5, #5]

#if DAC_CALLBACK_MODE == true
	for (uint8_t i = 0; i < DAC_CALLBACK_N; i++) {
		module_inst->callback[i] = NULL;
    1388:	2300      	movs	r3, #0
    138a:	616b      	str	r3, [r5, #20]
    138c:	61ab      	str	r3, [r5, #24]
    138e:	61eb      	str	r3, [r5, #28]
	};

	_dac_instances[0] = module_inst;
    1390:	4b07      	ldr	r3, [pc, #28]	; (13b0 <dac_init+0xd4>)
    1392:	601d      	str	r5, [r3, #0]
#endif

	return STATUS_OK;
}
    1394:	b004      	add	sp, #16
    1396:	bc04      	pop	{r2}
    1398:	4690      	mov	r8, r2
    139a:	bdf0      	pop	{r4, r5, r6, r7, pc}
    139c:	40000400 	.word	0x40000400
    13a0:	00002d15 	.word	0x00002d15
    13a4:	00002c89 	.word	0x00002c89
    13a8:	00002e0d 	.word	0x00002e0d
    13ac:	000012c1 	.word	0x000012c1
    13b0:	20000270 	.word	0x20000270

000013b4 <dac_enable>:
 * \param[in] module_inst  Pointer to the DAC software instance struct
 *
 */
void dac_enable(
		struct dac_module *const module_inst)
{
    13b4:	b570      	push	{r4, r5, r6, lr}
    13b6:	0004      	movs	r4, r0
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	Dac *const dac_module = module_inst->hw;
    13b8:	6806      	ldr	r6, [r0, #0]

	/* Enable selected output */
	dac_module->CTRLB.reg |= module_inst->output;
    13ba:	7872      	ldrb	r2, [r6, #1]
    13bc:	7903      	ldrb	r3, [r0, #4]
    13be:	4313      	orrs	r3, r2
    13c0:	7073      	strb	r3, [r6, #1]

	while (dac_is_syncing(module_inst)) {
    13c2:	4d09      	ldr	r5, [pc, #36]	; (13e8 <dac_enable+0x34>)
    13c4:	0020      	movs	r0, r4
    13c6:	47a8      	blx	r5
    13c8:	2800      	cmp	r0, #0
    13ca:	d1fb      	bne.n	13c4 <dac_enable+0x10>
		/* Wait until the synchronization is complete */
	}

	/* Enable the module */
	dac_module->CTRLA.reg |= DAC_CTRLA_ENABLE;
    13cc:	7832      	ldrb	r2, [r6, #0]
    13ce:	2302      	movs	r3, #2
    13d0:	4313      	orrs	r3, r2
    13d2:	7033      	strb	r3, [r6, #0]

	/* Enable internal bandgap reference if selected in the configuration */
	if (module_inst->reference == DAC_REFERENCE_INT1V) {
    13d4:	7963      	ldrb	r3, [r4, #5]
    13d6:	2b00      	cmp	r3, #0
    13d8:	d104      	bne.n	13e4 <dac_enable+0x30>
    13da:	4a04      	ldr	r2, [pc, #16]	; (13ec <dac_enable+0x38>)
    13dc:	6c11      	ldr	r1, [r2, #64]	; 0x40
    13de:	3304      	adds	r3, #4
    13e0:	430b      	orrs	r3, r1
    13e2:	6413      	str	r3, [r2, #64]	; 0x40
#else
		system_voltage_reference_enable(SYSTEM_VOLTAGE_REFERENCE_BANDGAP);
	}

#endif
}
    13e4:	bd70      	pop	{r4, r5, r6, pc}
    13e6:	46c0      	nop			; (mov r8, r8)
    13e8:	000012c1 	.word	0x000012c1
    13ec:	40000800 	.word	0x40000800

000013f0 <dac_chan_write>:
 */
enum status_code dac_chan_write(
		struct dac_module *const module_inst,
		enum dac_channel channel,
		const uint16_t data)
{
    13f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    13f2:	0004      	movs	r4, r0
    13f4:	0017      	movs	r7, r2
	Assert(module_inst->hw);

	/* No channel support yet */
	UNUSED(channel);

	Dac *const dac_module = module_inst->hw;
    13f6:	6806      	ldr	r6, [r0, #0]

	/* Wait until the synchronization is complete */
	while (dac_is_syncing(module_inst)) {
    13f8:	4d06      	ldr	r5, [pc, #24]	; (1414 <dac_chan_write+0x24>)
    13fa:	0020      	movs	r0, r4
    13fc:	47a8      	blx	r5
    13fe:	2800      	cmp	r0, #0
    1400:	d1fb      	bne.n	13fa <dac_chan_write+0xa>
	};

	if (module_inst->start_on_event) {
    1402:	79a3      	ldrb	r3, [r4, #6]
    1404:	2b00      	cmp	r3, #0
    1406:	d001      	beq.n	140c <dac_chan_write+0x1c>
		/* Write the new value to the buffered DAC data register */
		dac_module->DATABUF.reg = data;
    1408:	81b7      	strh	r7, [r6, #12]
    140a:	e000      	b.n	140e <dac_chan_write+0x1e>
	} else {
		/* Write the new value to the DAC data register */
		dac_module->DATA.reg = data;
    140c:	8137      	strh	r7, [r6, #8]
	}

	return STATUS_OK;
}
    140e:	2000      	movs	r0, #0
    1410:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    1412:	46c0      	nop			; (mov r8, r8)
    1414:	000012c1 	.word	0x000012c1

00001418 <DAC_Handler>:
	}
}

/** Handler for the DAC hardware module interrupt. */
void DAC_Handler(void)
{
    1418:	b570      	push	{r4, r5, r6, lr}
 *
 * \param[in] instance  DAC instance number
 */
static void _dac_interrupt_handler(const uint8_t instance)
{
	struct dac_module *module = _dac_instances[instance];
    141a:	4b26      	ldr	r3, [pc, #152]	; (14b4 <DAC_Handler+0x9c>)
    141c:	681c      	ldr	r4, [r3, #0]
	Dac *const dac_hw = module->hw;
    141e:	6825      	ldr	r5, [r4, #0]

	if (dac_hw->INTFLAG.reg & DAC_INTFLAG_UNDERRUN) {
    1420:	79ab      	ldrb	r3, [r5, #6]
    1422:	07db      	lsls	r3, r3, #31
    1424:	d50a      	bpl.n	143c <DAC_Handler+0x24>
		dac_hw->INTFLAG.reg = DAC_INTFLAG_UNDERRUN;
    1426:	2301      	movs	r3, #1
    1428:	71ab      	strb	r3, [r5, #6]

		if ((module->callback) &&
    142a:	0023      	movs	r3, r4
    142c:	3314      	adds	r3, #20
    142e:	d005      	beq.n	143c <DAC_Handler+0x24>
    1430:	7c63      	ldrb	r3, [r4, #17]
    1432:	2b00      	cmp	r3, #0
    1434:	d002      	beq.n	143c <DAC_Handler+0x24>
			 (module->callback_enable[DAC_CALLBACK_DATA_UNDERRUN])){
			module->callback[DAC_CALLBACK_DATA_UNDERRUN](0);
    1436:	2000      	movs	r0, #0
    1438:	69a3      	ldr	r3, [r4, #24]
    143a:	4798      	blx	r3
		}
	}

	if (dac_hw->INTFLAG.reg & DAC_INTFLAG_EMPTY) {
    143c:	79ab      	ldrb	r3, [r5, #6]
    143e:	079b      	lsls	r3, r3, #30
    1440:	d537      	bpl.n	14b2 <DAC_Handler+0x9a>
		dac_hw->INTFLAG.reg = DAC_INTFLAG_EMPTY;
    1442:	2302      	movs	r3, #2
    1444:	71ab      	strb	r3, [r5, #6]

		/* If in a write buffer job */
		if (module->remaining_conversions) {
    1446:	89a3      	ldrh	r3, [r4, #12]
    1448:	b29b      	uxth	r3, r3
    144a:	2b00      	cmp	r3, #0
    144c:	d028      	beq.n	14a0 <DAC_Handler+0x88>

			/* Fill the data buffer with next data in write buffer */
			dac_hw->DATABUF.reg =
				module->job_buffer[module->transferred_conversions++];
    144e:	89e3      	ldrh	r3, [r4, #14]
    1450:	b29b      	uxth	r3, r3
    1452:	1c5a      	adds	r2, r3, #1
    1454:	b292      	uxth	r2, r2
    1456:	81e2      	strh	r2, [r4, #14]
    1458:	005b      	lsls	r3, r3, #1
    145a:	68a2      	ldr	r2, [r4, #8]
    145c:	4694      	mov	ip, r2
    145e:	4463      	add	r3, ip
    1460:	881b      	ldrh	r3, [r3, #0]
    1462:	b29b      	uxth	r3, r3

		/* If in a write buffer job */
		if (module->remaining_conversions) {

			/* Fill the data buffer with next data in write buffer */
			dac_hw->DATABUF.reg =
    1464:	81ab      	strh	r3, [r5, #12]
				module->job_buffer[module->transferred_conversions++];

			/* Write buffer size decrement */
			module->remaining_conversions --;
    1466:	89a3      	ldrh	r3, [r4, #12]
    1468:	3b01      	subs	r3, #1
    146a:	b29b      	uxth	r3, r3
    146c:	81a3      	strh	r3, [r4, #12]

			/* If in a write buffer job and all the data are converted */
			if (module->remaining_conversions == 0) {
    146e:	89a3      	ldrh	r3, [r4, #12]
    1470:	b29b      	uxth	r3, r3
    1472:	2b00      	cmp	r3, #0
    1474:	d114      	bne.n	14a0 <DAC_Handler+0x88>
				module->job_status = STATUS_OK;
    1476:	2200      	movs	r2, #0
    1478:	3320      	adds	r3, #32
    147a:	54e2      	strb	r2, [r4, r3]

				/* Disable interrupt */
				dac_hw->INTENCLR.reg = DAC_INTENCLR_EMPTY;
    147c:	3b1e      	subs	r3, #30
    147e:	712b      	strb	r3, [r5, #4]
				dac_hw->INTFLAG.reg = DAC_INTFLAG_EMPTY;
    1480:	71ab      	strb	r3, [r5, #6]
 * \param[in] vector  Interrupt vector to disable
 */
static inline void system_interrupt_disable(
		const enum system_interrupt_vector vector)
{
	NVIC->ICER[0] = (uint32_t)(1 << ((uint32_t)vector & 0x0000001f));
    1482:	2180      	movs	r1, #128	; 0x80
    1484:	0489      	lsls	r1, r1, #18
    1486:	337e      	adds	r3, #126	; 0x7e
    1488:	4a0b      	ldr	r2, [pc, #44]	; (14b8 <DAC_Handler+0xa0>)
    148a:	50d1      	str	r1, [r2, r3]
				system_interrupt_disable(SYSTEM_INTERRUPT_MODULE_DAC);

				if ((module->callback) &&
    148c:	0023      	movs	r3, r4
    148e:	3314      	adds	r3, #20
    1490:	d00f      	beq.n	14b2 <DAC_Handler+0x9a>
    1492:	7ca3      	ldrb	r3, [r4, #18]
    1494:	2b00      	cmp	r3, #0
    1496:	d006      	beq.n	14a6 <DAC_Handler+0x8e>
					 (module->callback_enable[DAC_CALLBACK_TRANSFER_COMPLETE])) {
					module->callback[DAC_CALLBACK_TRANSFER_COMPLETE](0);
    1498:	2000      	movs	r0, #0
    149a:	69e3      	ldr	r3, [r4, #28]
    149c:	4798      	blx	r3
    149e:	e002      	b.n	14a6 <DAC_Handler+0x8e>
				}
			}
		}

		if ((module->callback) &&
    14a0:	0023      	movs	r3, r4
    14a2:	3314      	adds	r3, #20
    14a4:	d005      	beq.n	14b2 <DAC_Handler+0x9a>
    14a6:	7c23      	ldrb	r3, [r4, #16]
    14a8:	2b00      	cmp	r3, #0
    14aa:	d002      	beq.n	14b2 <DAC_Handler+0x9a>
			 (module->callback_enable[DAC_CALLBACK_DATA_EMPTY])) {
			module->callback[DAC_CALLBACK_DATA_EMPTY](0);
    14ac:	6963      	ldr	r3, [r4, #20]
    14ae:	2000      	movs	r0, #0
    14b0:	4798      	blx	r3

/** Handler for the DAC hardware module interrupt. */
void DAC_Handler(void)
{
	_dac_interrupt_handler(0);
}
    14b2:	bd70      	pop	{r4, r5, r6, pc}
    14b4:	20000270 	.word	0x20000270
    14b8:	e000e100 	.word	0xe000e100

000014bc <port_pin_set_config>:
 *  \param[in] config    Configuration settings for the pin
 */
void port_pin_set_config(
		const uint8_t gpio_pin,
		const struct port_config *const config)
{
    14bc:	b500      	push	{lr}
    14be:	b083      	sub	sp, #12
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
    14c0:	ab01      	add	r3, sp, #4
    14c2:	2280      	movs	r2, #128	; 0x80
    14c4:	701a      	strb	r2, [r3, #0]

	struct system_pinmux_config pinmux_config;
	system_pinmux_get_config_defaults(&pinmux_config);

	pinmux_config.mux_position = SYSTEM_PINMUX_GPIO;
	pinmux_config.direction    = (enum system_pinmux_pin_dir)config->direction;
    14c6:	780a      	ldrb	r2, [r1, #0]
    14c8:	705a      	strb	r2, [r3, #1]
	pinmux_config.input_pull   = (enum system_pinmux_pin_pull)config->input_pull;
    14ca:	784a      	ldrb	r2, [r1, #1]
    14cc:	709a      	strb	r2, [r3, #2]
	pinmux_config.powersave    = config->powersave;
    14ce:	788a      	ldrb	r2, [r1, #2]
    14d0:	70da      	strb	r2, [r3, #3]

	system_pinmux_pin_set_config(gpio_pin, &pinmux_config);
    14d2:	0019      	movs	r1, r3
    14d4:	4b01      	ldr	r3, [pc, #4]	; (14dc <port_pin_set_config+0x20>)
    14d6:	4798      	blx	r3
}
    14d8:	b003      	add	sp, #12
    14da:	bd00      	pop	{pc}
    14dc:	00002e0d 	.word	0x00002e0d

000014e0 <_i2c_master_wait_for_sync>:
{
	/* Sanity check */
	Assert(module);
	Assert(module->hw);

	SercomI2cm *const i2c_hw = &(module->hw->I2CM);
    14e0:	6801      	ldr	r1, [r0, #0]
		const struct i2c_master_module *const module)
{
	/* Sanity check */
	Assert(module);

	while (i2c_master_is_syncing(module)) {
    14e2:	2207      	movs	r2, #7
	SercomI2cm *const i2c_hw = &(module->hw->I2CM);

#if defined(FEATURE_SERCOM_SYNCBUSY_SCHEME_VERSION_1)
	return (i2c_hw->STATUS.reg & SERCOM_I2CM_STATUS_SYNCBUSY);
#elif defined(FEATURE_SERCOM_SYNCBUSY_SCHEME_VERSION_2)
	return (i2c_hw->SYNCBUSY.reg & SERCOM_I2CM_SYNCBUSY_MASK);
    14e4:	69cb      	ldr	r3, [r1, #28]
		const struct i2c_master_module *const module)
{
	/* Sanity check */
	Assert(module);

	while (i2c_master_is_syncing(module)) {
    14e6:	421a      	tst	r2, r3
    14e8:	d1fc      	bne.n	14e4 <_i2c_master_wait_for_sync+0x4>
		/* Wait for I2C module to sync. */
	}
}
    14ea:	4770      	bx	lr

000014ec <i2c_master_init>:
 */
enum status_code i2c_master_init(
		struct i2c_master_module *const module,
		Sercom *const hw,
		const struct i2c_master_config *const config)
{
    14ec:	b5f0      	push	{r4, r5, r6, r7, lr}
    14ee:	465f      	mov	r7, fp
    14f0:	4656      	mov	r6, sl
    14f2:	464d      	mov	r5, r9
    14f4:	4644      	mov	r4, r8
    14f6:	b4f0      	push	{r4, r5, r6, r7}
    14f8:	b08b      	sub	sp, #44	; 0x2c
    14fa:	0007      	movs	r7, r0
    14fc:	000d      	movs	r5, r1
    14fe:	0016      	movs	r6, r2
	Assert(module);
	Assert(hw);
	Assert(config);

	/* Initialize software module */
	module->hw = hw;
    1500:	6039      	str	r1, [r7, #0]

	SercomI2cm *const i2c_module = &(module->hw->I2CM);

	uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
    1502:	0008      	movs	r0, r1
    1504:	4b99      	ldr	r3, [pc, #612]	; (176c <i2c_master_init+0x280>)
    1506:	4798      	blx	r3
    1508:	4999      	ldr	r1, [pc, #612]	; (1770 <i2c_master_init+0x284>)
    150a:	6a0a      	ldr	r2, [r1, #32]
    150c:	1c84      	adds	r4, r0, #2
    150e:	2301      	movs	r3, #1
    1510:	40a3      	lsls	r3, r4
    1512:	4313      	orrs	r3, r2
    1514:	620b      	str	r3, [r1, #32]
#endif

	/* Set up the GCLK for the module */
	struct system_gclk_chan_config gclk_chan_conf;
	system_gclk_chan_get_config_defaults(&gclk_chan_conf);
	gclk_chan_conf.source_generator = config->generator_source;
    1516:	a909      	add	r1, sp, #36	; 0x24
    1518:	7b33      	ldrb	r3, [r6, #12]
    151a:	700b      	strb	r3, [r1, #0]
	system_gclk_chan_set_config(gclk_index, &gclk_chan_conf);
    151c:	3014      	adds	r0, #20
    151e:	b2c4      	uxtb	r4, r0
    1520:	0020      	movs	r0, r4
    1522:	4b94      	ldr	r3, [pc, #592]	; (1774 <i2c_master_init+0x288>)
    1524:	4798      	blx	r3
	system_gclk_chan_enable(gclk_index);
    1526:	0020      	movs	r0, r4
    1528:	4b93      	ldr	r3, [pc, #588]	; (1778 <i2c_master_init+0x28c>)
    152a:	4798      	blx	r3
	sercom_set_gclk_generator(config->generator_source, false);
    152c:	7b30      	ldrb	r0, [r6, #12]
    152e:	2100      	movs	r1, #0
    1530:	4b92      	ldr	r3, [pc, #584]	; (177c <i2c_master_init+0x290>)
    1532:	4798      	blx	r3

	/* Check if module is enabled. */
	if (i2c_module->CTRLA.reg & SERCOM_I2CM_CTRLA_ENABLE) {
    1534:	682b      	ldr	r3, [r5, #0]
		return STATUS_ERR_DENIED;
    1536:	201c      	movs	r0, #28
	system_gclk_chan_set_config(gclk_index, &gclk_chan_conf);
	system_gclk_chan_enable(gclk_index);
	sercom_set_gclk_generator(config->generator_source, false);

	/* Check if module is enabled. */
	if (i2c_module->CTRLA.reg & SERCOM_I2CM_CTRLA_ENABLE) {
    1538:	079b      	lsls	r3, r3, #30
    153a:	d500      	bpl.n	153e <i2c_master_init+0x52>
    153c:	e10f      	b.n	175e <i2c_master_init+0x272>
		return STATUS_ERR_DENIED;
	}

	/* Check if reset is in progress. */
	if (i2c_module->CTRLA.reg & SERCOM_I2CM_CTRLA_SWRST) {
    153e:	682b      	ldr	r3, [r5, #0]
		return STATUS_BUSY;
    1540:	3817      	subs	r0, #23
	if (i2c_module->CTRLA.reg & SERCOM_I2CM_CTRLA_ENABLE) {
		return STATUS_ERR_DENIED;
	}

	/* Check if reset is in progress. */
	if (i2c_module->CTRLA.reg & SERCOM_I2CM_CTRLA_SWRST) {
    1542:	07db      	lsls	r3, r3, #31
    1544:	d500      	bpl.n	1548 <i2c_master_init+0x5c>
    1546:	e10a      	b.n	175e <i2c_master_init+0x272>
		return STATUS_BUSY;
	}

#if I2C_MASTER_CALLBACK_MODE == true
	/* Get sercom instance index and register callback. */
	uint8_t instance_index = _sercom_get_sercom_inst_index(module->hw);
    1548:	6838      	ldr	r0, [r7, #0]
    154a:	4b88      	ldr	r3, [pc, #544]	; (176c <i2c_master_init+0x280>)
    154c:	4699      	mov	r9, r3
    154e:	4798      	blx	r3
    1550:	0004      	movs	r4, r0
	_sercom_set_handler(instance_index, _i2c_master_interrupt_handler);
    1552:	498b      	ldr	r1, [pc, #556]	; (1780 <i2c_master_init+0x294>)
    1554:	4b8b      	ldr	r3, [pc, #556]	; (1784 <i2c_master_init+0x298>)
    1556:	4798      	blx	r3
	_sercom_instances[instance_index] = module;
    1558:	00a4      	lsls	r4, r4, #2
    155a:	4b8b      	ldr	r3, [pc, #556]	; (1788 <i2c_master_init+0x29c>)
    155c:	50e7      	str	r7, [r4, r3]

	/* Initialize values in module. */
	module->registered_callback = 0;
    155e:	2300      	movs	r3, #0
    1560:	763b      	strb	r3, [r7, #24]
	module->enabled_callback = 0;
    1562:	767b      	strb	r3, [r7, #25]
	module->buffer_length = 0;
    1564:	2400      	movs	r4, #0
    1566:	837b      	strh	r3, [r7, #26]
	module->buffer_remaining = 0;
    1568:	83bb      	strh	r3, [r7, #28]

	module->status = STATUS_OK;
    156a:	2225      	movs	r2, #37	; 0x25
    156c:	54bc      	strb	r4, [r7, r2]
	module->buffer = NULL;
    156e:	623b      	str	r3, [r7, #32]
#endif

	/* Set sercom module to operate in I2C master mode. */
	i2c_module->CTRLA.reg = SERCOM_I2CM_CTRLA_MODE(0x5);
    1570:	3314      	adds	r3, #20
    1572:	602b      	str	r3, [r5, #0]
	int32_t tmp_baud = 0;
	int32_t tmp_baud_hs = 0;
	int32_t tmp_baudlow_hs = 0;
	enum status_code tmp_status_code = STATUS_OK;

	SercomI2cm *const i2c_module = &(module->hw->I2CM);
    1574:	683b      	ldr	r3, [r7, #0]
    1576:	4698      	mov	r8, r3
	Sercom *const sercom_hw = module->hw;

	uint8_t sercom_index = _sercom_get_sercom_inst_index(sercom_hw);
    1578:	0018      	movs	r0, r3
    157a:	47c8      	blx	r9
    157c:	4681      	mov	r9, r0
    157e:	2380      	movs	r3, #128	; 0x80
    1580:	aa08      	add	r2, sp, #32
    1582:	7013      	strb	r3, [r2, #0]
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
    1584:	7054      	strb	r4, [r2, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
    1586:	2301      	movs	r3, #1
    1588:	7093      	strb	r3, [r2, #2]
	config->powersave    = false;
    158a:	70d4      	strb	r4, [r2, #3]

	/* Pin configuration */
	struct system_pinmux_config pin_conf;
	system_pinmux_get_config_defaults(&pin_conf);

	uint32_t pad0 = config->pinmux_pad0;
    158c:	69f0      	ldr	r0, [r6, #28]
	uint32_t pad1 = config->pinmux_pad1;
    158e:	6a35      	ldr	r5, [r6, #32]

	/* SERCOM PAD0 - SDA */
	if (pad0 == PINMUX_DEFAULT) {
    1590:	2800      	cmp	r0, #0
    1592:	d103      	bne.n	159c <i2c_master_init+0xb0>
		pad0 = _sercom_get_default_pad(sercom_hw, 0);
    1594:	2100      	movs	r1, #0
    1596:	4640      	mov	r0, r8
    1598:	4b7c      	ldr	r3, [pc, #496]	; (178c <i2c_master_init+0x2a0>)
    159a:	4798      	blx	r3
	}
	pin_conf.mux_position = pad0 & 0xFFFF;
    159c:	ab08      	add	r3, sp, #32
    159e:	7018      	strb	r0, [r3, #0]
	pin_conf.direction    = SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK;
    15a0:	2302      	movs	r3, #2
    15a2:	aa08      	add	r2, sp, #32
    15a4:	7053      	strb	r3, [r2, #1]
	system_pinmux_pin_set_config(pad0 >> 16, &pin_conf);
    15a6:	0c00      	lsrs	r0, r0, #16
    15a8:	b2c0      	uxtb	r0, r0
    15aa:	0011      	movs	r1, r2
    15ac:	4b78      	ldr	r3, [pc, #480]	; (1790 <i2c_master_init+0x2a4>)
    15ae:	4798      	blx	r3

	/* SERCOM PAD1 - SCL */
	if (pad1 == PINMUX_DEFAULT) {
    15b0:	2d00      	cmp	r5, #0
    15b2:	d104      	bne.n	15be <i2c_master_init+0xd2>
		pad1 = _sercom_get_default_pad(sercom_hw, 1);
    15b4:	2101      	movs	r1, #1
    15b6:	4640      	mov	r0, r8
    15b8:	4b74      	ldr	r3, [pc, #464]	; (178c <i2c_master_init+0x2a0>)
    15ba:	4798      	blx	r3
    15bc:	0005      	movs	r5, r0
	}
	pin_conf.mux_position = pad1 & 0xFFFF;
    15be:	ab08      	add	r3, sp, #32
    15c0:	701d      	strb	r5, [r3, #0]
	pin_conf.direction    = SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK;
    15c2:	2302      	movs	r3, #2
    15c4:	aa08      	add	r2, sp, #32
    15c6:	7053      	strb	r3, [r2, #1]
	system_pinmux_pin_set_config(pad1 >> 16, &pin_conf);
    15c8:	0c28      	lsrs	r0, r5, #16
    15ca:	b2c0      	uxtb	r0, r0
    15cc:	0011      	movs	r1, r2
    15ce:	4b70      	ldr	r3, [pc, #448]	; (1790 <i2c_master_init+0x2a4>)
    15d0:	4798      	blx	r3

	/* Save timeout on unknown bus state in software module. */
	module->unknown_bus_state_timeout = config->unknown_bus_state_timeout;
    15d2:	8ab3      	ldrh	r3, [r6, #20]
    15d4:	80fb      	strh	r3, [r7, #6]

	/* Save timeout on buffer write. */
	module->buffer_timeout = config->buffer_timeout;
    15d6:	8af3      	ldrh	r3, [r6, #22]
    15d8:	813b      	strh	r3, [r7, #8]

	/* Set whether module should run in standby. */
	if (config->run_in_standby || system_is_debugger_present()) {
    15da:	7e32      	ldrb	r2, [r6, #24]
		tmp_ctrla = SERCOM_I2CM_CTRLA_RUNSTDBY;
    15dc:	2380      	movs	r3, #128	; 0x80

	/* Save timeout on buffer write. */
	module->buffer_timeout = config->buffer_timeout;

	/* Set whether module should run in standby. */
	if (config->run_in_standby || system_is_debugger_present()) {
    15de:	2a00      	cmp	r2, #0
    15e0:	d104      	bne.n	15ec <i2c_master_init+0x100>
 * \retval false Debugger is not connected to the system
 *
 */
static inline bool system_is_debugger_present(void)
{
	return DSU->STATUSB.reg & DSU_STATUSB_DBGPRES;
    15e2:	4b6c      	ldr	r3, [pc, #432]	; (1794 <i2c_master_init+0x2a8>)
    15e4:	789b      	ldrb	r3, [r3, #2]
    15e6:	079b      	lsls	r3, r3, #30
		tmp_ctrla = SERCOM_I2CM_CTRLA_RUNSTDBY;
    15e8:	0fdb      	lsrs	r3, r3, #31
    15ea:	01db      	lsls	r3, r3, #7
	if (config->start_hold_time != I2C_MASTER_START_HOLD_TIME_DISABLED) {
		tmp_ctrla |= config->start_hold_time;
	}

	/* Check and set transfer speed */
	tmp_ctrla |= config->transfer_speed;
    15ec:	68b1      	ldr	r1, [r6, #8]
    15ee:	6932      	ldr	r2, [r6, #16]
    15f0:	430a      	orrs	r2, r1
    15f2:	4313      	orrs	r3, r2

	/* Check and set SCL low timeout. */
	if (config->scl_low_timeout) {
    15f4:	2224      	movs	r2, #36	; 0x24
    15f6:	5cb2      	ldrb	r2, [r6, r2]
    15f8:	2a00      	cmp	r2, #0
    15fa:	d002      	beq.n	1602 <i2c_master_init+0x116>
		tmp_ctrla |= SERCOM_I2CM_CTRLA_LOWTOUTEN;
    15fc:	2280      	movs	r2, #128	; 0x80
    15fe:	05d2      	lsls	r2, r2, #23
    1600:	4313      	orrs	r3, r2
	}

	/* Check and set inactive bus timeout. */
	if (config->inactive_timeout != I2C_MASTER_INACTIVE_TIMEOUT_DISABLED) {
		tmp_ctrla |= config->inactive_timeout;
    1602:	6ab2      	ldr	r2, [r6, #40]	; 0x28
    1604:	4313      	orrs	r3, r2
	}

	/* Check and set SCL clock stretch mode. */
	if (config->scl_stretch_only_after_ack_bit || (config->transfer_speed == I2C_MASTER_SPEED_HIGH_SPEED)) {
    1606:	222c      	movs	r2, #44	; 0x2c
    1608:	5cb2      	ldrb	r2, [r6, r2]
    160a:	2a00      	cmp	r2, #0
    160c:	d103      	bne.n	1616 <i2c_master_init+0x12a>
    160e:	2280      	movs	r2, #128	; 0x80
    1610:	0492      	lsls	r2, r2, #18
    1612:	4291      	cmp	r1, r2
    1614:	d102      	bne.n	161c <i2c_master_init+0x130>
		tmp_ctrla |= SERCOM_I2CM_CTRLA_SCLSM;
    1616:	2280      	movs	r2, #128	; 0x80
    1618:	0512      	lsls	r2, r2, #20
    161a:	4313      	orrs	r3, r2
	}

	/* Check and set slave SCL low extend timeout. */
	if (config->slave_scl_low_extend_timeout) {
    161c:	222d      	movs	r2, #45	; 0x2d
    161e:	5cb2      	ldrb	r2, [r6, r2]
    1620:	2a00      	cmp	r2, #0
    1622:	d002      	beq.n	162a <i2c_master_init+0x13e>
		tmp_ctrla |= SERCOM_I2CM_CTRLA_SEXTTOEN;
    1624:	2280      	movs	r2, #128	; 0x80
    1626:	0412      	lsls	r2, r2, #16
    1628:	4313      	orrs	r3, r2
	}

	/* Check and set master SCL low extend timeout. */
	if (config->master_scl_low_extend_timeout) {
    162a:	222e      	movs	r2, #46	; 0x2e
    162c:	5cb2      	ldrb	r2, [r6, r2]
    162e:	2a00      	cmp	r2, #0
    1630:	d002      	beq.n	1638 <i2c_master_init+0x14c>
		tmp_ctrla |= SERCOM_I2CM_CTRLA_MEXTTOEN;
    1632:	2280      	movs	r2, #128	; 0x80
    1634:	03d2      	lsls	r2, r2, #15
    1636:	4313      	orrs	r3, r2
	}

	/* Write config to register CTRLA. */
	i2c_module->CTRLA.reg |= tmp_ctrla;
    1638:	4642      	mov	r2, r8
    163a:	6812      	ldr	r2, [r2, #0]
    163c:	4313      	orrs	r3, r2
    163e:	4642      	mov	r2, r8
    1640:	6013      	str	r3, [r2, #0]

	/* Set configurations in CTRLB. */
	i2c_module->CTRLB.reg = SERCOM_I2CM_CTRLB_SMEN;
    1642:	2380      	movs	r3, #128	; 0x80
    1644:	005b      	lsls	r3, r3, #1
    1646:	6053      	str	r3, [r2, #4]

	/* Find and set baudrate, considering sda/scl rise time */
	uint32_t fgclk       = system_gclk_chan_get_hz(SERCOM0_GCLK_ID_CORE + sercom_index);
    1648:	4648      	mov	r0, r9
    164a:	3014      	adds	r0, #20
    164c:	b2c0      	uxtb	r0, r0
    164e:	4b52      	ldr	r3, [pc, #328]	; (1798 <i2c_master_init+0x2ac>)
    1650:	4798      	blx	r3
    1652:	0005      	movs	r5, r0
    1654:	9007      	str	r0, [sp, #28]
	uint32_t fscl        = 1000 * config->baud_rate;
    1656:	27fa      	movs	r7, #250	; 0xfa
    1658:	00bf      	lsls	r7, r7, #2
    165a:	6833      	ldr	r3, [r6, #0]
    165c:	435f      	muls	r7, r3
	uint32_t fscl_hs     = 1000 * config->baud_rate_high_speed;
    165e:	6873      	ldr	r3, [r6, #4]
    1660:	469a      	mov	sl, r3
	uint32_t trise       = config->sda_scl_rise_time_ns;
	
	tmp_baud = (int32_t)(div_ceil(
    1662:	4c4e      	ldr	r4, [pc, #312]	; (179c <i2c_master_init+0x2b0>)
    1664:	47a0      	blx	r4
    1666:	9002      	str	r0, [sp, #8]
    1668:	9103      	str	r1, [sp, #12]
    166a:	0078      	lsls	r0, r7, #1
    166c:	47a0      	blx	r4
    166e:	9000      	str	r0, [sp, #0]
    1670:	9101      	str	r1, [sp, #4]
    1672:	8e30      	ldrh	r0, [r6, #48]	; 0x30
    1674:	4368      	muls	r0, r5
    1676:	47a0      	blx	r4
    1678:	4b49      	ldr	r3, [pc, #292]	; (17a0 <i2c_master_init+0x2b4>)
    167a:	469b      	mov	fp, r3
    167c:	4a49      	ldr	r2, [pc, #292]	; (17a4 <i2c_master_init+0x2b8>)
    167e:	4b4a      	ldr	r3, [pc, #296]	; (17a8 <i2c_master_init+0x2bc>)
    1680:	47d8      	blx	fp
    1682:	4d4a      	ldr	r5, [pc, #296]	; (17ac <i2c_master_init+0x2c0>)
    1684:	2200      	movs	r2, #0
    1686:	4b4a      	ldr	r3, [pc, #296]	; (17b0 <i2c_master_init+0x2c4>)
    1688:	47a8      	blx	r5
    168a:	9004      	str	r0, [sp, #16]
    168c:	9105      	str	r1, [sp, #20]
    168e:	0038      	movs	r0, r7
    1690:	47a0      	blx	r4
    1692:	0002      	movs	r2, r0
    1694:	000b      	movs	r3, r1
    1696:	9804      	ldr	r0, [sp, #16]
    1698:	9905      	ldr	r1, [sp, #20]
    169a:	47d8      	blx	fp
    169c:	0002      	movs	r2, r0
    169e:	000b      	movs	r3, r1
    16a0:	4c44      	ldr	r4, [pc, #272]	; (17b4 <i2c_master_init+0x2c8>)
    16a2:	9802      	ldr	r0, [sp, #8]
    16a4:	9903      	ldr	r1, [sp, #12]
    16a6:	47a0      	blx	r4
    16a8:	9a00      	ldr	r2, [sp, #0]
    16aa:	9b01      	ldr	r3, [sp, #4]
    16ac:	47a8      	blx	r5
    16ae:	2200      	movs	r2, #0
    16b0:	4b41      	ldr	r3, [pc, #260]	; (17b8 <i2c_master_init+0x2cc>)
    16b2:	47a0      	blx	r4
    16b4:	9a00      	ldr	r2, [sp, #0]
    16b6:	9b01      	ldr	r3, [sp, #4]
    16b8:	4c40      	ldr	r4, [pc, #256]	; (17bc <i2c_master_init+0x2d0>)
    16ba:	47a0      	blx	r4
    16bc:	4b40      	ldr	r3, [pc, #256]	; (17c0 <i2c_master_init+0x2d4>)
    16be:	4798      	blx	r3
    16c0:	0004      	movs	r4, r0
			fgclk - fscl * (10 + fgclk * trise * 0.000000001), 2 * fscl));
	
	/* For High speed mode, set the SCL ratio of high:low to 1:2. */
	if (config->transfer_speed == I2C_MASTER_SPEED_HIGH_SPEED) {
    16c2:	68b2      	ldr	r2, [r6, #8]
    16c4:	2380      	movs	r3, #128	; 0x80
    16c6:	049b      	lsls	r3, r3, #18
    16c8:	429a      	cmp	r2, r3
    16ca:	d142      	bne.n	1752 <i2c_master_init+0x266>
	i2c_module->CTRLB.reg = SERCOM_I2CM_CTRLB_SMEN;

	/* Find and set baudrate, considering sda/scl rise time */
	uint32_t fgclk       = system_gclk_chan_get_hz(SERCOM0_GCLK_ID_CORE + sercom_index);
	uint32_t fscl        = 1000 * config->baud_rate;
	uint32_t fscl_hs     = 1000 * config->baud_rate_high_speed;
    16cc:	21fa      	movs	r1, #250	; 0xfa
    16ce:	0089      	lsls	r1, r1, #2
    16d0:	4657      	mov	r7, sl
    16d2:	434f      	muls	r7, r1
	tmp_baud = (int32_t)(div_ceil(
			fgclk - fscl * (10 + fgclk * trise * 0.000000001), 2 * fscl));
	
	/* For High speed mode, set the SCL ratio of high:low to 1:2. */
	if (config->transfer_speed == I2C_MASTER_SPEED_HIGH_SPEED) {
		tmp_baudlow_hs = (int32_t)((fgclk * 2.0) / (3.0 * fscl_hs) - 1);
    16d4:	9802      	ldr	r0, [sp, #8]
    16d6:	9903      	ldr	r1, [sp, #12]
    16d8:	0002      	movs	r2, r0
    16da:	000b      	movs	r3, r1
    16dc:	47a8      	blx	r5
    16de:	9000      	str	r0, [sp, #0]
    16e0:	9101      	str	r1, [sp, #4]
    16e2:	0038      	movs	r0, r7
    16e4:	4b2d      	ldr	r3, [pc, #180]	; (179c <i2c_master_init+0x2b0>)
    16e6:	4798      	blx	r3
    16e8:	2200      	movs	r2, #0
    16ea:	4b36      	ldr	r3, [pc, #216]	; (17c4 <i2c_master_init+0x2d8>)
    16ec:	47d8      	blx	fp
    16ee:	0002      	movs	r2, r0
    16f0:	000b      	movs	r3, r1
    16f2:	9800      	ldr	r0, [sp, #0]
    16f4:	9901      	ldr	r1, [sp, #4]
    16f6:	4e31      	ldr	r6, [pc, #196]	; (17bc <i2c_master_init+0x2d0>)
    16f8:	47b0      	blx	r6
    16fa:	2200      	movs	r2, #0
    16fc:	4b2e      	ldr	r3, [pc, #184]	; (17b8 <i2c_master_init+0x2cc>)
    16fe:	4e2d      	ldr	r6, [pc, #180]	; (17b4 <i2c_master_init+0x2c8>)
    1700:	47b0      	blx	r6
    1702:	4b2f      	ldr	r3, [pc, #188]	; (17c0 <i2c_master_init+0x2d4>)
    1704:	4798      	blx	r3
    1706:	1e06      	subs	r6, r0, #0
		if (tmp_baudlow_hs) {
    1708:	d006      	beq.n	1718 <i2c_master_init+0x22c>
			tmp_baud_hs = (int32_t)(fgclk / fscl_hs) - 2 - tmp_baudlow_hs;
    170a:	0039      	movs	r1, r7
    170c:	9807      	ldr	r0, [sp, #28]
    170e:	4b2e      	ldr	r3, [pc, #184]	; (17c8 <i2c_master_init+0x2dc>)
    1710:	4798      	blx	r3
    1712:	3802      	subs	r0, #2
    1714:	1b83      	subs	r3, r0, r6
    1716:	e007      	b.n	1728 <i2c_master_init+0x23c>
		} else {
			tmp_baud_hs = (int32_t)(div_ceil(fgclk, 2 * fscl_hs)) - 1;
    1718:	0079      	lsls	r1, r7, #1
    171a:	1e48      	subs	r0, r1, #1
    171c:	9b07      	ldr	r3, [sp, #28]
    171e:	469c      	mov	ip, r3
    1720:	4460      	add	r0, ip
    1722:	4b29      	ldr	r3, [pc, #164]	; (17c8 <i2c_master_init+0x2dc>)
    1724:	4798      	blx	r3
    1726:	1e43      	subs	r3, r0, #1
		}
	}

	/* Check that baudrate is supported at current speed. */
	if (tmp_baud > 255 || tmp_baud < 0 || tmp_baud_hs > 255 || tmp_baud_hs < 0) {
    1728:	2cff      	cmp	r4, #255	; 0xff
    172a:	d803      	bhi.n	1734 <i2c_master_init+0x248>
    172c:	2bff      	cmp	r3, #255	; 0xff
    172e:	d903      	bls.n	1738 <i2c_master_init+0x24c>
    1730:	2040      	movs	r0, #64	; 0x40
    1732:	e014      	b.n	175e <i2c_master_init+0x272>
    1734:	2040      	movs	r0, #64	; 0x40

	/* Set sercom module to operate in I2C master mode. */
	i2c_module->CTRLA.reg = SERCOM_I2CM_CTRLA_MODE(0x5);

	/* Set config and return status. */
	return _i2c_master_set_config(module, config);
    1736:	e012      	b.n	175e <i2c_master_init+0x272>
		tmp_status_code = STATUS_ERR_BAUDRATE_UNAVAILABLE;
	}
	if (tmp_status_code != STATUS_ERR_BAUDRATE_UNAVAILABLE) {
		/* Baud rate acceptable. */
		i2c_module->BAUD.reg = SERCOM_I2CM_BAUD_BAUD(tmp_baud) |
			SERCOM_I2CM_BAUD_HSBAUD(tmp_baud_hs) | SERCOM_I2CM_BAUD_HSBAUDLOW(tmp_baudlow_hs);
    1738:	22ff      	movs	r2, #255	; 0xff
    173a:	4014      	ands	r4, r2
    173c:	0636      	lsls	r6, r6, #24
    173e:	4334      	orrs	r4, r6
    1740:	041b      	lsls	r3, r3, #16
    1742:	22ff      	movs	r2, #255	; 0xff
    1744:	0412      	lsls	r2, r2, #16
    1746:	4013      	ands	r3, r2
    1748:	431c      	orrs	r4, r3
		/* Baud rate not supported. */
		tmp_status_code = STATUS_ERR_BAUDRATE_UNAVAILABLE;
	}
	if (tmp_status_code != STATUS_ERR_BAUDRATE_UNAVAILABLE) {
		/* Baud rate acceptable. */
		i2c_module->BAUD.reg = SERCOM_I2CM_BAUD_BAUD(tmp_baud) |
    174a:	4643      	mov	r3, r8
    174c:	60dc      	str	r4, [r3, #12]
	/* Temporary variables. */
	uint32_t tmp_ctrla;
	int32_t tmp_baud = 0;
	int32_t tmp_baud_hs = 0;
	int32_t tmp_baudlow_hs = 0;
	enum status_code tmp_status_code = STATUS_OK;
    174e:	2000      	movs	r0, #0
    1750:	e005      	b.n	175e <i2c_master_init+0x272>
			tmp_baud_hs = (int32_t)(div_ceil(fgclk, 2 * fscl_hs)) - 1;
		}
	}

	/* Check that baudrate is supported at current speed. */
	if (tmp_baud > 255 || tmp_baud < 0 || tmp_baud_hs > 255 || tmp_baud_hs < 0) {
    1752:	2040      	movs	r0, #64	; 0x40
    1754:	2cff      	cmp	r4, #255	; 0xff
    1756:	d802      	bhi.n	175e <i2c_master_init+0x272>

	/* Temporary variables. */
	uint32_t tmp_ctrla;
	int32_t tmp_baud = 0;
	int32_t tmp_baud_hs = 0;
	int32_t tmp_baudlow_hs = 0;
    1758:	2600      	movs	r6, #0
	Assert(config);

	/* Temporary variables. */
	uint32_t tmp_ctrla;
	int32_t tmp_baud = 0;
	int32_t tmp_baud_hs = 0;
    175a:	2300      	movs	r3, #0
    175c:	e7ec      	b.n	1738 <i2c_master_init+0x24c>
	/* Set sercom module to operate in I2C master mode. */
	i2c_module->CTRLA.reg = SERCOM_I2CM_CTRLA_MODE(0x5);

	/* Set config and return status. */
	return _i2c_master_set_config(module, config);
}
    175e:	b00b      	add	sp, #44	; 0x2c
    1760:	bc3c      	pop	{r2, r3, r4, r5}
    1762:	4690      	mov	r8, r2
    1764:	4699      	mov	r9, r3
    1766:	46a2      	mov	sl, r4
    1768:	46ab      	mov	fp, r5
    176a:	bdf0      	pop	{r4, r5, r6, r7, pc}
    176c:	00001fe9 	.word	0x00001fe9
    1770:	40000400 	.word	0x40000400
    1774:	00002d15 	.word	0x00002d15
    1778:	00002c89 	.word	0x00002c89
    177c:	00001e95 	.word	0x00001e95
    1780:	00001ad1 	.word	0x00001ad1
    1784:	00002675 	.word	0x00002675
    1788:	20000274 	.word	0x20000274
    178c:	00001ee1 	.word	0x00001ee1
    1790:	00002e0d 	.word	0x00002e0d
    1794:	41002000 	.word	0x41002000
    1798:	00002d31 	.word	0x00002d31
    179c:	00004f19 	.word	0x00004f19
    17a0:	00004311 	.word	0x00004311
    17a4:	e826d695 	.word	0xe826d695
    17a8:	3e112e0b 	.word	0x3e112e0b
    17ac:	0000368d 	.word	0x0000368d
    17b0:	40240000 	.word	0x40240000
    17b4:	00004805 	.word	0x00004805
    17b8:	3ff00000 	.word	0x3ff00000
    17bc:	00003ce5 	.word	0x00003ce5
    17c0:	00004ead 	.word	0x00004ead
    17c4:	40080000 	.word	0x40080000
    17c8:	00003349 	.word	0x00003349

000017cc <_i2c_master_address_response>:
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomI2cm *const i2c_module = &(module->hw->I2CM);
    17cc:	6803      	ldr	r3, [r0, #0]

	/* Check for error and ignore bus-error; workaround for BUSSTATE stuck in
	 * BUSY */
	if (i2c_module->INTFLAG.reg & SERCOM_I2CM_INTFLAG_SB) {
    17ce:	7e1a      	ldrb	r2, [r3, #24]
    17d0:	0792      	lsls	r2, r2, #30
    17d2:	d507      	bpl.n	17e4 <_i2c_master_address_response+0x18>

		/* Clear write interrupt flag */
		i2c_module->INTFLAG.reg = SERCOM_I2CM_INTFLAG_SB;
    17d4:	2202      	movs	r2, #2
    17d6:	761a      	strb	r2, [r3, #24]

		/* Check arbitration. */
		if (i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_ARBLOST) {
    17d8:	8b5b      	ldrh	r3, [r3, #26]
    17da:	079b      	lsls	r3, r3, #30
			/* Return packet collision. */
			return STATUS_ERR_PACKET_COLLISION;
    17dc:	2041      	movs	r0, #65	; 0x41

		/* Return bad address value. */
		return STATUS_ERR_BAD_ADDRESS;
	}

	return STATUS_OK;
    17de:	17db      	asrs	r3, r3, #31
    17e0:	4018      	ands	r0, r3
    17e2:	e00a      	b.n	17fa <_i2c_master_address_response+0x2e>
		if (i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_ARBLOST) {
			/* Return packet collision. */
			return STATUS_ERR_PACKET_COLLISION;
		}
	/* Check that slave responded with ack. */
	} else if (i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_RXNACK) {
    17e4:	8b5a      	ldrh	r2, [r3, #26]
    17e6:	0752      	lsls	r2, r2, #29
    17e8:	d506      	bpl.n	17f8 <_i2c_master_address_response+0x2c>
		/* Slave busy. Issue ack and stop command. */
		i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_CMD(3);
    17ea:	685a      	ldr	r2, [r3, #4]
    17ec:	21c0      	movs	r1, #192	; 0xc0
    17ee:	0289      	lsls	r1, r1, #10
    17f0:	430a      	orrs	r2, r1
    17f2:	605a      	str	r2, [r3, #4]

		/* Return bad address value. */
		return STATUS_ERR_BAD_ADDRESS;
    17f4:	2018      	movs	r0, #24
    17f6:	e000      	b.n	17fa <_i2c_master_address_response+0x2e>
	}

	return STATUS_OK;
    17f8:	2000      	movs	r0, #0
}
    17fa:	4770      	bx	lr

000017fc <_i2c_master_wait_for_bus>:
 * \retval STATUS_ERR_TIMEOUT  If no response was given within specified timeout
 *                             period
 */
enum status_code _i2c_master_wait_for_bus(
		struct i2c_master_module *const module)
{
    17fc:	b530      	push	{r4, r5, lr}
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomI2cm *const i2c_module = &(module->hw->I2CM);
    17fe:	6802      	ldr	r2, [r0, #0]

	/* Wait for reply. */
	uint16_t timeout_counter = 0;
    1800:	2300      	movs	r3, #0
	while (!(i2c_module->INTFLAG.reg & SERCOM_I2CM_INTFLAG_MB) &&
    1802:	2401      	movs	r4, #1
    1804:	2502      	movs	r5, #2
    1806:	e004      	b.n	1812 <_i2c_master_wait_for_bus+0x16>
			!(i2c_module->INTFLAG.reg & SERCOM_I2CM_INTFLAG_SB)) {

		/* Check timeout condition. */
		if (++timeout_counter >= module->buffer_timeout) {
    1808:	3301      	adds	r3, #1
    180a:	b29b      	uxth	r3, r3
    180c:	8901      	ldrh	r1, [r0, #8]
    180e:	4299      	cmp	r1, r3
    1810:	d907      	bls.n	1822 <_i2c_master_wait_for_bus+0x26>

	SercomI2cm *const i2c_module = &(module->hw->I2CM);

	/* Wait for reply. */
	uint16_t timeout_counter = 0;
	while (!(i2c_module->INTFLAG.reg & SERCOM_I2CM_INTFLAG_MB) &&
    1812:	7e11      	ldrb	r1, [r2, #24]
    1814:	4221      	tst	r1, r4
    1816:	d106      	bne.n	1826 <_i2c_master_wait_for_bus+0x2a>
			!(i2c_module->INTFLAG.reg & SERCOM_I2CM_INTFLAG_SB)) {
    1818:	7e11      	ldrb	r1, [r2, #24]

	SercomI2cm *const i2c_module = &(module->hw->I2CM);

	/* Wait for reply. */
	uint16_t timeout_counter = 0;
	while (!(i2c_module->INTFLAG.reg & SERCOM_I2CM_INTFLAG_MB) &&
    181a:	4229      	tst	r1, r5
    181c:	d0f4      	beq.n	1808 <_i2c_master_wait_for_bus+0xc>
		/* Check timeout condition. */
		if (++timeout_counter >= module->buffer_timeout) {
			return STATUS_ERR_TIMEOUT;
		}
	}
	return STATUS_OK;
    181e:	2000      	movs	r0, #0
    1820:	e002      	b.n	1828 <_i2c_master_wait_for_bus+0x2c>
	while (!(i2c_module->INTFLAG.reg & SERCOM_I2CM_INTFLAG_MB) &&
			!(i2c_module->INTFLAG.reg & SERCOM_I2CM_INTFLAG_SB)) {

		/* Check timeout condition. */
		if (++timeout_counter >= module->buffer_timeout) {
			return STATUS_ERR_TIMEOUT;
    1822:	2012      	movs	r0, #18
    1824:	e000      	b.n	1828 <_i2c_master_wait_for_bus+0x2c>
		}
	}
	return STATUS_OK;
    1826:	2000      	movs	r0, #0
}
    1828:	bd30      	pop	{r4, r5, pc}
    182a:	46c0      	nop			; (mov r8, r8)

0000182c <_i2c_master_send_hs_master_code>:
 * \retval STATUS_OK           No error happen
 */
enum status_code _i2c_master_send_hs_master_code(
		struct i2c_master_module *const module,
		uint8_t hs_master_code)
{
    182c:	b510      	push	{r4, lr}
	SercomI2cm *const i2c_module = &(module->hw->I2CM);
    182e:	6804      	ldr	r4, [r0, #0]
	/* Return value. */
	enum status_code tmp_status;

	/* Set NACK for high speed code */
	i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_ACKACT;
    1830:	6863      	ldr	r3, [r4, #4]
    1832:	2280      	movs	r2, #128	; 0x80
    1834:	02d2      	lsls	r2, r2, #11
    1836:	4313      	orrs	r3, r2
    1838:	6063      	str	r3, [r4, #4]
	/* Send high speed code */
	i2c_module->ADDR.reg = hs_master_code;
    183a:	6261      	str	r1, [r4, #36]	; 0x24
	/* Wait for response on bus. */
	tmp_status = _i2c_master_wait_for_bus(module);
    183c:	4b02      	ldr	r3, [pc, #8]	; (1848 <_i2c_master_send_hs_master_code+0x1c>)
    183e:	4798      	blx	r3
	/* Clear write interrupt flag */
	i2c_module->INTFLAG.reg = SERCOM_I2CM_INTENCLR_MB;
    1840:	2301      	movs	r3, #1
    1842:	7623      	strb	r3, [r4, #24]

	return tmp_status;
}
    1844:	bd10      	pop	{r4, pc}
    1846:	46c0      	nop			; (mov r8, r8)
    1848:	000017fd 	.word	0x000017fd

0000184c <_i2c_master_read_packet>:
 *
 */
static enum status_code _i2c_master_read_packet(
		struct i2c_master_module *const module,
		struct i2c_master_packet *const packet)
{
    184c:	b5f0      	push	{r4, r5, r6, r7, lr}
    184e:	465f      	mov	r7, fp
    1850:	4656      	mov	r6, sl
    1852:	464d      	mov	r5, r9
    1854:	4644      	mov	r4, r8
    1856:	b4f0      	push	{r4, r5, r6, r7}
    1858:	b083      	sub	sp, #12
    185a:	0006      	movs	r6, r0
    185c:	4689      	mov	r9, r1
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);
	Assert(packet);

	SercomI2cm *const i2c_module = &(module->hw->I2CM);
    185e:	6805      	ldr	r5, [r0, #0]

	/* Return value. */
	enum status_code tmp_status;
	uint16_t tmp_data_length = packet->data_length;
    1860:	884c      	ldrh	r4, [r1, #2]

	/* Written buffer counter. */
	uint16_t counter = 0;

	bool sclsm_flag = i2c_module->CTRLA.bit.SCLSM;
    1862:	682b      	ldr	r3, [r5, #0]
    1864:	011b      	lsls	r3, r3, #4
    1866:	0fdb      	lsrs	r3, r3, #31
    1868:	469a      	mov	sl, r3

	/* Switch to high speed mode */
	if (packet->high_speed) {
    186a:	7a4b      	ldrb	r3, [r1, #9]
    186c:	2b00      	cmp	r3, #0
    186e:	d002      	beq.n	1876 <_i2c_master_read_packet+0x2a>
		_i2c_master_send_hs_master_code(module, packet->hs_master_code);
    1870:	7a89      	ldrb	r1, [r1, #10]
    1872:	4b56      	ldr	r3, [pc, #344]	; (19cc <_i2c_master_read_packet+0x180>)
    1874:	4798      	blx	r3
	}

	/* Set action to ACK. */
	i2c_module->CTRLB.reg &= ~SERCOM_I2CM_CTRLB_ACKACT;
    1876:	686a      	ldr	r2, [r5, #4]
    1878:	4b55      	ldr	r3, [pc, #340]	; (19d0 <_i2c_master_read_packet+0x184>)
    187a:	4013      	ands	r3, r2
    187c:	606b      	str	r3, [r5, #4]

	/* Set address and direction bit. Will send start command on bus. */
	if (packet->ten_bit_address) {
    187e:	464b      	mov	r3, r9
    1880:	7a1b      	ldrb	r3, [r3, #8]
    1882:	2b00      	cmp	r3, #0
    1884:	d028      	beq.n	18d8 <_i2c_master_read_packet+0x8c>
		/*
		 * Write ADDR.ADDR[10:1] with the 10-bit address. ADDR.TENBITEN must
		 * be set and read/write bit (ADDR.ADDR[0]) equal to 0.
		 */
		i2c_module->ADDR.reg = (packet->address << 1) |
			(packet->high_speed << SERCOM_I2CM_ADDR_HS_Pos) |
    1886:	464b      	mov	r3, r9
    1888:	881b      	ldrh	r3, [r3, #0]
    188a:	005a      	lsls	r2, r3, #1
    188c:	464b      	mov	r3, r9
    188e:	7a5b      	ldrb	r3, [r3, #9]
    1890:	039b      	lsls	r3, r3, #14
    1892:	4313      	orrs	r3, r2
    1894:	2280      	movs	r2, #128	; 0x80
    1896:	0212      	lsls	r2, r2, #8
    1898:	4313      	orrs	r3, r2
	if (packet->ten_bit_address) {
		/*
		 * Write ADDR.ADDR[10:1] with the 10-bit address. ADDR.TENBITEN must
		 * be set and read/write bit (ADDR.ADDR[0]) equal to 0.
		 */
		i2c_module->ADDR.reg = (packet->address << 1) |
    189a:	626b      	str	r3, [r5, #36]	; 0x24
			(packet->high_speed << SERCOM_I2CM_ADDR_HS_Pos) |
			SERCOM_I2CM_ADDR_TENBITEN;

		/* Wait for response on bus. */
		tmp_status = _i2c_master_wait_for_bus(module);
    189c:	0030      	movs	r0, r6
    189e:	4b4d      	ldr	r3, [pc, #308]	; (19d4 <_i2c_master_read_packet+0x188>)
    18a0:	4798      	blx	r3

		/* Set action to ack. */
		i2c_module->CTRLB.reg &= ~SERCOM_I2CM_CTRLB_ACKACT;
    18a2:	6869      	ldr	r1, [r5, #4]
    18a4:	4b4a      	ldr	r3, [pc, #296]	; (19d0 <_i2c_master_read_packet+0x184>)
    18a6:	400b      	ands	r3, r1
    18a8:	606b      	str	r3, [r5, #4]

		/* Check for address response error unless previous error is
		 * detected. */
		if (tmp_status == STATUS_OK) {
    18aa:	2800      	cmp	r0, #0
    18ac:	d000      	beq.n	18b0 <_i2c_master_read_packet+0x64>
    18ae:	e086      	b.n	19be <_i2c_master_read_packet+0x172>
			tmp_status = _i2c_master_address_response(module);
    18b0:	0030      	movs	r0, r6
    18b2:	4b49      	ldr	r3, [pc, #292]	; (19d8 <_i2c_master_read_packet+0x18c>)
    18b4:	4798      	blx	r3
		}

		if (tmp_status == STATUS_OK) {
    18b6:	2800      	cmp	r0, #0
    18b8:	d000      	beq.n	18bc <_i2c_master_read_packet+0x70>
    18ba:	e080      	b.n	19be <_i2c_master_read_packet+0x172>
			/*
			 * Write ADDR[7:0] register to "11110 address[9:8] 1"
			 * ADDR.TENBITEN must be cleared
			 */
			i2c_module->ADDR.reg = (((packet->address >> 8) | 0x78) << 1) |
    18bc:	464b      	mov	r3, r9
    18be:	881b      	ldrh	r3, [r3, #0]
    18c0:	0a1b      	lsrs	r3, r3, #8
    18c2:	2278      	movs	r2, #120	; 0x78
    18c4:	4313      	orrs	r3, r2
    18c6:	0059      	lsls	r1, r3, #1
    18c8:	464b      	mov	r3, r9
    18ca:	7a5b      	ldrb	r3, [r3, #9]
    18cc:	039b      	lsls	r3, r3, #14
    18ce:	3a77      	subs	r2, #119	; 0x77
    18d0:	4313      	orrs	r3, r2
    18d2:	430b      	orrs	r3, r1
    18d4:	626b      	str	r3, [r5, #36]	; 0x24
    18d6:	e009      	b.n	18ec <_i2c_master_read_packet+0xa0>
				I2C_TRANSFER_READ;
		} else {
			return tmp_status;
		}
	} else {
		i2c_module->ADDR.reg = (packet->address << 1) | I2C_TRANSFER_READ |
    18d8:	464b      	mov	r3, r9
    18da:	881b      	ldrh	r3, [r3, #0]
    18dc:	005a      	lsls	r2, r3, #1
    18de:	464b      	mov	r3, r9
    18e0:	7a5b      	ldrb	r3, [r3, #9]
    18e2:	039b      	lsls	r3, r3, #14
    18e4:	4313      	orrs	r3, r2
    18e6:	2201      	movs	r2, #1
    18e8:	4313      	orrs	r3, r2
    18ea:	626b      	str	r3, [r5, #36]	; 0x24
			(packet->high_speed << SERCOM_I2CM_ADDR_HS_Pos);
	}

	/* Wait for response on bus. */
	tmp_status = _i2c_master_wait_for_bus(module);
    18ec:	0030      	movs	r0, r6
    18ee:	4b39      	ldr	r3, [pc, #228]	; (19d4 <_i2c_master_read_packet+0x188>)
    18f0:	4798      	blx	r3
    18f2:	0002      	movs	r2, r0

	/* Set action to ack or nack. */
	if ((sclsm_flag) && (packet->data_length == 1)) {
    18f4:	4653      	mov	r3, sl
    18f6:	2b00      	cmp	r3, #0
    18f8:	d009      	beq.n	190e <_i2c_master_read_packet+0xc2>
    18fa:	464b      	mov	r3, r9
    18fc:	885b      	ldrh	r3, [r3, #2]
    18fe:	2b01      	cmp	r3, #1
    1900:	d105      	bne.n	190e <_i2c_master_read_packet+0xc2>
		i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_ACKACT;
    1902:	686b      	ldr	r3, [r5, #4]
    1904:	2180      	movs	r1, #128	; 0x80
    1906:	02c9      	lsls	r1, r1, #11
    1908:	430b      	orrs	r3, r1
    190a:	606b      	str	r3, [r5, #4]
    190c:	e003      	b.n	1916 <_i2c_master_read_packet+0xca>
	} else {
		i2c_module->CTRLB.reg &= ~SERCOM_I2CM_CTRLB_ACKACT;	
    190e:	6869      	ldr	r1, [r5, #4]
    1910:	4b2f      	ldr	r3, [pc, #188]	; (19d0 <_i2c_master_read_packet+0x184>)
    1912:	400b      	ands	r3, r1
    1914:	606b      	str	r3, [r5, #4]
	}

	/* Check for address response error unless previous error is
	 * detected. */
	if (tmp_status == STATUS_OK) {
    1916:	2a00      	cmp	r2, #0
    1918:	d151      	bne.n	19be <_i2c_master_read_packet+0x172>
		tmp_status = _i2c_master_address_response(module);
    191a:	0030      	movs	r0, r6
    191c:	4b2e      	ldr	r3, [pc, #184]	; (19d8 <_i2c_master_read_packet+0x18c>)
    191e:	4798      	blx	r3
    1920:	9001      	str	r0, [sp, #4]
	}

	/* Check that no error has occurred. */
	if (tmp_status == STATUS_OK) {
    1922:	2800      	cmp	r0, #0
    1924:	d14b      	bne.n	19be <_i2c_master_read_packet+0x172>
    1926:	3c01      	subs	r4, #1
    1928:	b2a4      	uxth	r4, r4
    192a:	4680      	mov	r8, r0
		/* Read data buffer. */
		while (tmp_data_length--) {
    192c:	4b2b      	ldr	r3, [pc, #172]	; (19dc <_i2c_master_read_packet+0x190>)
    192e:	469b      	mov	fp, r3
    1930:	e029      	b.n	1986 <_i2c_master_read_packet+0x13a>
			/* Check that bus ownership is not lost. */
			if (!(i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_BUSSTATE(2))) {
    1932:	8b6b      	ldrh	r3, [r5, #26]
    1934:	069b      	lsls	r3, r3, #26
    1936:	d541      	bpl.n	19bc <_i2c_master_read_packet+0x170>
				return STATUS_ERR_PACKET_COLLISION;
			}

			if (module->send_nack && (((!sclsm_flag) && (tmp_data_length == 0)) ||
    1938:	7af3      	ldrb	r3, [r6, #11]
    193a:	2b00      	cmp	r3, #0
    193c:	d00f      	beq.n	195e <_i2c_master_read_packet+0x112>
    193e:	4653      	mov	r3, sl
    1940:	2b00      	cmp	r3, #0
    1942:	d102      	bne.n	194a <_i2c_master_read_packet+0xfe>
    1944:	2c00      	cmp	r4, #0
    1946:	d002      	beq.n	194e <_i2c_master_read_packet+0x102>
    1948:	e009      	b.n	195e <_i2c_master_read_packet+0x112>
					((sclsm_flag) && (tmp_data_length == 1)))) {
    194a:	2c01      	cmp	r4, #1
    194c:	d107      	bne.n	195e <_i2c_master_read_packet+0x112>
				/* Set action to NACK */
				i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_ACKACT;
    194e:	686b      	ldr	r3, [r5, #4]
    1950:	2280      	movs	r2, #128	; 0x80
    1952:	02d2      	lsls	r2, r2, #11
    1954:	4313      	orrs	r3, r2
    1956:	606b      	str	r3, [r5, #4]
    1958:	3c01      	subs	r4, #1
    195a:	b2a4      	uxth	r4, r4
    195c:	e013      	b.n	1986 <_i2c_master_read_packet+0x13a>
			} else {
				/* Save data to buffer. */
				_i2c_master_wait_for_sync(module);
    195e:	0030      	movs	r0, r6
    1960:	4b1f      	ldr	r3, [pc, #124]	; (19e0 <_i2c_master_read_packet+0x194>)
    1962:	4798      	blx	r3
				packet->data[counter++] = i2c_module->DATA.reg;
    1964:	4643      	mov	r3, r8
    1966:	1c5f      	adds	r7, r3, #1
    1968:	b2bf      	uxth	r7, r7
    196a:	2328      	movs	r3, #40	; 0x28
    196c:	5ceb      	ldrb	r3, [r5, r3]
    196e:	464a      	mov	r2, r9
    1970:	6852      	ldr	r2, [r2, #4]
    1972:	4641      	mov	r1, r8
    1974:	5453      	strb	r3, [r2, r1]
				/* Wait for response. */
				tmp_status = _i2c_master_wait_for_bus(module);
    1976:	0030      	movs	r0, r6
    1978:	4b16      	ldr	r3, [pc, #88]	; (19d4 <_i2c_master_read_packet+0x188>)
    197a:	4798      	blx	r3
    197c:	3c01      	subs	r4, #1
    197e:	b2a4      	uxth	r4, r4
			}

			/* Check for error. */
			if (tmp_status != STATUS_OK) {
    1980:	2800      	cmp	r0, #0
    1982:	d103      	bne.n	198c <_i2c_master_read_packet+0x140>
				/* Set action to NACK */
				i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_ACKACT;
			} else {
				/* Save data to buffer. */
				_i2c_master_wait_for_sync(module);
				packet->data[counter++] = i2c_module->DATA.reg;
    1984:	46b8      	mov	r8, r7
	}

	/* Check that no error has occurred. */
	if (tmp_status == STATUS_OK) {
		/* Read data buffer. */
		while (tmp_data_length--) {
    1986:	455c      	cmp	r4, fp
    1988:	d1d3      	bne.n	1932 <_i2c_master_read_packet+0xe6>
    198a:	e001      	b.n	1990 <_i2c_master_read_packet+0x144>
				/* Set action to NACK */
				i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_ACKACT;
			} else {
				/* Save data to buffer. */
				_i2c_master_wait_for_sync(module);
				packet->data[counter++] = i2c_module->DATA.reg;
    198c:	46b8      	mov	r8, r7
				/* Wait for response. */
				tmp_status = _i2c_master_wait_for_bus(module);
    198e:	9001      	str	r0, [sp, #4]
			if (tmp_status != STATUS_OK) {
				break;
			}
		}

		if (module->send_stop) {
    1990:	7ab3      	ldrb	r3, [r6, #10]
    1992:	2b00      	cmp	r3, #0
    1994:	d007      	beq.n	19a6 <_i2c_master_read_packet+0x15a>
			/* Send stop command unless arbitration is lost. */
			_i2c_master_wait_for_sync(module);
    1996:	0030      	movs	r0, r6
    1998:	4b11      	ldr	r3, [pc, #68]	; (19e0 <_i2c_master_read_packet+0x194>)
    199a:	4798      	blx	r3
			i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_CMD(3);
    199c:	686b      	ldr	r3, [r5, #4]
    199e:	22c0      	movs	r2, #192	; 0xc0
    19a0:	0292      	lsls	r2, r2, #10
    19a2:	4313      	orrs	r3, r2
    19a4:	606b      	str	r3, [r5, #4]
		}

		/* Save last data to buffer. */
		_i2c_master_wait_for_sync(module);
    19a6:	0030      	movs	r0, r6
    19a8:	4b0d      	ldr	r3, [pc, #52]	; (19e0 <_i2c_master_read_packet+0x194>)
    19aa:	4798      	blx	r3
		packet->data[counter] = i2c_module->DATA.reg;
    19ac:	2328      	movs	r3, #40	; 0x28
    19ae:	5cea      	ldrb	r2, [r5, r3]
    19b0:	464b      	mov	r3, r9
    19b2:	685b      	ldr	r3, [r3, #4]
    19b4:	4641      	mov	r1, r8
    19b6:	545a      	strb	r2, [r3, r1]
    19b8:	9801      	ldr	r0, [sp, #4]
    19ba:	e000      	b.n	19be <_i2c_master_read_packet+0x172>
	if (tmp_status == STATUS_OK) {
		/* Read data buffer. */
		while (tmp_data_length--) {
			/* Check that bus ownership is not lost. */
			if (!(i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_BUSSTATE(2))) {
				return STATUS_ERR_PACKET_COLLISION;
    19bc:	2041      	movs	r0, #65	; 0x41
		_i2c_master_wait_for_sync(module);
		packet->data[counter] = i2c_module->DATA.reg;
	}

	return tmp_status;
}
    19be:	b003      	add	sp, #12
    19c0:	bc3c      	pop	{r2, r3, r4, r5}
    19c2:	4690      	mov	r8, r2
    19c4:	4699      	mov	r9, r3
    19c6:	46a2      	mov	sl, r4
    19c8:	46ab      	mov	fp, r5
    19ca:	bdf0      	pop	{r4, r5, r6, r7, pc}
    19cc:	0000182d 	.word	0x0000182d
    19d0:	fffbffff 	.word	0xfffbffff
    19d4:	000017fd 	.word	0x000017fd
    19d8:	000017cd 	.word	0x000017cd
    19dc:	0000ffff 	.word	0x0000ffff
    19e0:	000014e1 	.word	0x000014e1

000019e4 <i2c_master_read_packet_wait>:
 *                                      acknowledged the address
 */
enum status_code i2c_master_read_packet_wait(
		struct i2c_master_module *const module,
		struct i2c_master_packet *const packet)
{
    19e4:	b510      	push	{r4, lr}
	Assert(module->hw);
	Assert(packet);

#if I2C_MASTER_CALLBACK_MODE == true
	/* Check if the I2C module is busy with a job. */
	if (module->buffer_remaining > 0) {
    19e6:	8b83      	ldrh	r3, [r0, #28]
    19e8:	b29b      	uxth	r3, r3
		return STATUS_BUSY;
    19ea:	2205      	movs	r2, #5
	Assert(module->hw);
	Assert(packet);

#if I2C_MASTER_CALLBACK_MODE == true
	/* Check if the I2C module is busy with a job. */
	if (module->buffer_remaining > 0) {
    19ec:	2b00      	cmp	r3, #0
    19ee:	d105      	bne.n	19fc <i2c_master_read_packet_wait+0x18>
		return STATUS_BUSY;
	}
#endif

	module->send_stop = true;
    19f0:	3301      	adds	r3, #1
    19f2:	7283      	strb	r3, [r0, #10]
	module->send_nack = true;
    19f4:	72c3      	strb	r3, [r0, #11]

	return _i2c_master_read_packet(module, packet);
    19f6:	4b02      	ldr	r3, [pc, #8]	; (1a00 <i2c_master_read_packet_wait+0x1c>)
    19f8:	4798      	blx	r3
    19fa:	0002      	movs	r2, r0
}
    19fc:	0010      	movs	r0, r2
    19fe:	bd10      	pop	{r4, pc}
    1a00:	0000184d 	.word	0x0000184d

00001a04 <_i2c_master_wait_for_sync>:
{
	/* Sanity check */
	Assert(module);
	Assert(module->hw);

	SercomI2cm *const i2c_hw = &(module->hw->I2CM);
    1a04:	6801      	ldr	r1, [r0, #0]
		const struct i2c_master_module *const module)
{
	/* Sanity check */
	Assert(module);

	while (i2c_master_is_syncing(module)) {
    1a06:	2207      	movs	r2, #7
	SercomI2cm *const i2c_hw = &(module->hw->I2CM);

#if defined(FEATURE_SERCOM_SYNCBUSY_SCHEME_VERSION_1)
	return (i2c_hw->STATUS.reg & SERCOM_I2CM_STATUS_SYNCBUSY);
#elif defined(FEATURE_SERCOM_SYNCBUSY_SCHEME_VERSION_2)
	return (i2c_hw->SYNCBUSY.reg & SERCOM_I2CM_SYNCBUSY_MASK);
    1a08:	69cb      	ldr	r3, [r1, #28]
		const struct i2c_master_module *const module)
{
	/* Sanity check */
	Assert(module);

	while (i2c_master_is_syncing(module)) {
    1a0a:	421a      	tst	r2, r3
    1a0c:	d1fc      	bne.n	1a08 <_i2c_master_wait_for_sync+0x4>
		/* Wait for I2C module to sync. */
	}
}
    1a0e:	4770      	bx	lr

00001a10 <_i2c_master_read>:
 *
 * \param[in,out] module  Pointer to software module structure
 */
static void _i2c_master_read(
		struct i2c_master_module *const module)
{
    1a10:	b570      	push	{r4, r5, r6, lr}
    1a12:	0004      	movs	r4, r0
	/* Sanity check arguments. */
	Assert(module);
	Assert(module->hw);

	SercomI2cm *const i2c_module = &(module->hw->I2CM);
    1a14:	6806      	ldr	r6, [r0, #0]
	bool sclsm_flag = i2c_module->CTRLA.bit.SCLSM;
    1a16:	6832      	ldr	r2, [r6, #0]

	/* Find index to save next value in buffer */
	uint16_t buffer_index = module->buffer_length;
    1a18:	8b43      	ldrh	r3, [r0, #26]
	buffer_index -= module->buffer_remaining;
    1a1a:	8b85      	ldrh	r5, [r0, #28]
    1a1c:	1b5d      	subs	r5, r3, r5
    1a1e:	b2ad      	uxth	r5, r5

	module->buffer_remaining--;
    1a20:	8b83      	ldrh	r3, [r0, #28]
    1a22:	3b01      	subs	r3, #1
    1a24:	b29b      	uxth	r3, r3
    1a26:	8383      	strh	r3, [r0, #28]

	if (sclsm_flag) {
    1a28:	0113      	lsls	r3, r2, #4
    1a2a:	d50c      	bpl.n	1a46 <_i2c_master_read+0x36>
		if (module->send_nack && module->buffer_remaining == 1) {
    1a2c:	7ac3      	ldrb	r3, [r0, #11]
    1a2e:	2b00      	cmp	r3, #0
    1a30:	d015      	beq.n	1a5e <_i2c_master_read+0x4e>
    1a32:	8b83      	ldrh	r3, [r0, #28]
    1a34:	b29b      	uxth	r3, r3
    1a36:	2b01      	cmp	r3, #1
    1a38:	d111      	bne.n	1a5e <_i2c_master_read+0x4e>
			/* Set action to NACK. */
			i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_ACKACT;
    1a3a:	6873      	ldr	r3, [r6, #4]
    1a3c:	2280      	movs	r2, #128	; 0x80
    1a3e:	02d2      	lsls	r2, r2, #11
    1a40:	4313      	orrs	r3, r2
    1a42:	6073      	str	r3, [r6, #4]
    1a44:	e00b      	b.n	1a5e <_i2c_master_read+0x4e>
		}
	} else {
		if (module->send_nack && module->buffer_remaining == 0) {
    1a46:	7ac3      	ldrb	r3, [r0, #11]
    1a48:	2b00      	cmp	r3, #0
    1a4a:	d008      	beq.n	1a5e <_i2c_master_read+0x4e>
    1a4c:	8b83      	ldrh	r3, [r0, #28]
    1a4e:	b29b      	uxth	r3, r3
    1a50:	2b00      	cmp	r3, #0
    1a52:	d104      	bne.n	1a5e <_i2c_master_read+0x4e>
			/* Set action to NACK. */
			i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_ACKACT;
    1a54:	6873      	ldr	r3, [r6, #4]
    1a56:	2280      	movs	r2, #128	; 0x80
    1a58:	02d2      	lsls	r2, r2, #11
    1a5a:	4313      	orrs	r3, r2
    1a5c:	6073      	str	r3, [r6, #4]
		}
	}

	if (module->buffer_remaining == 0) {
    1a5e:	8ba3      	ldrh	r3, [r4, #28]
    1a60:	b29b      	uxth	r3, r3
    1a62:	2b00      	cmp	r3, #0
    1a64:	d10a      	bne.n	1a7c <_i2c_master_read+0x6c>
		if (module->send_stop) {
    1a66:	7aa3      	ldrb	r3, [r4, #10]
    1a68:	2b00      	cmp	r3, #0
    1a6a:	d007      	beq.n	1a7c <_i2c_master_read+0x6c>
			/* Send stop condition */
			_i2c_master_wait_for_sync(module);
    1a6c:	0020      	movs	r0, r4
    1a6e:	4b08      	ldr	r3, [pc, #32]	; (1a90 <_i2c_master_read+0x80>)
    1a70:	4798      	blx	r3
			i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_CMD(3);
    1a72:	6873      	ldr	r3, [r6, #4]
    1a74:	22c0      	movs	r2, #192	; 0xc0
    1a76:	0292      	lsls	r2, r2, #10
    1a78:	4313      	orrs	r3, r2
    1a7a:	6073      	str	r3, [r6, #4]
		}
	}
	
	/* Read byte from slave and put in buffer */
	_i2c_master_wait_for_sync(module);
    1a7c:	0020      	movs	r0, r4
    1a7e:	4b04      	ldr	r3, [pc, #16]	; (1a90 <_i2c_master_read+0x80>)
    1a80:	4798      	blx	r3
	module->buffer[buffer_index] = i2c_module->DATA.reg;
    1a82:	6a23      	ldr	r3, [r4, #32]
    1a84:	195d      	adds	r5, r3, r5
    1a86:	2328      	movs	r3, #40	; 0x28
    1a88:	5cf3      	ldrb	r3, [r6, r3]
    1a8a:	b2db      	uxtb	r3, r3
    1a8c:	702b      	strb	r3, [r5, #0]
}
    1a8e:	bd70      	pop	{r4, r5, r6, pc}
    1a90:	00001a05 	.word	0x00001a05

00001a94 <_i2c_master_write>:
 * Write next data. Used by interrupt handler to send next data byte to slave.
 *
 * \param[in,out] module  Pointer to software module structure
 */
static void _i2c_master_write(struct i2c_master_module *const module)
{
    1a94:	b570      	push	{r4, r5, r6, lr}
    1a96:	0004      	movs	r4, r0
	/* Sanity check arguments. */
	Assert(module);
	Assert(module->hw);

	SercomI2cm *const i2c_module = &(module->hw->I2CM);
    1a98:	6806      	ldr	r6, [r0, #0]

	/* Check for ack from slave */
	if (i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_RXNACK)
    1a9a:	8b73      	ldrh	r3, [r6, #26]
    1a9c:	075b      	lsls	r3, r3, #29
    1a9e:	d503      	bpl.n	1aa8 <_i2c_master_write+0x14>
	{
		/* Set status */
		module->status = STATUS_ERR_OVERFLOW;
    1aa0:	221e      	movs	r2, #30
    1aa2:	2325      	movs	r3, #37	; 0x25
    1aa4:	54c2      	strb	r2, [r0, r3]
		/* Do not write more data */
		return;
    1aa6:	e00f      	b.n	1ac8 <_i2c_master_write+0x34>
	}

	/* Find index to get next byte in buffer */
	uint16_t buffer_index = module->buffer_length;
    1aa8:	8b43      	ldrh	r3, [r0, #26]
	buffer_index -= module->buffer_remaining;
    1aaa:	8b85      	ldrh	r5, [r0, #28]
    1aac:	1b5d      	subs	r5, r3, r5
    1aae:	b2ad      	uxth	r5, r5

	module->buffer_remaining--;
    1ab0:	8b83      	ldrh	r3, [r0, #28]
    1ab2:	3b01      	subs	r3, #1
    1ab4:	b29b      	uxth	r3, r3
    1ab6:	8383      	strh	r3, [r0, #28]

	/* Write byte from buffer to slave */
	_i2c_master_wait_for_sync(module);
    1ab8:	4b04      	ldr	r3, [pc, #16]	; (1acc <_i2c_master_write+0x38>)
    1aba:	4798      	blx	r3
	i2c_module->DATA.reg = module->buffer[buffer_index];
    1abc:	6a23      	ldr	r3, [r4, #32]
    1abe:	195d      	adds	r5, r3, r5
    1ac0:	782b      	ldrb	r3, [r5, #0]
    1ac2:	b2db      	uxtb	r3, r3
    1ac4:	2228      	movs	r2, #40	; 0x28
    1ac6:	54b3      	strb	r3, [r6, r2]
}
    1ac8:	bd70      	pop	{r4, r5, r6, pc}
    1aca:	46c0      	nop			; (mov r8, r8)
    1acc:	00001a05 	.word	0x00001a05

00001ad0 <_i2c_master_interrupt_handler>:
 *
 * \param[in] instance  SERCOM instance that triggered the interrupt
 */
void _i2c_master_interrupt_handler(
		uint8_t instance)
{
    1ad0:	b570      	push	{r4, r5, r6, lr}
	/* Get software module for callback handling */
	struct i2c_master_module *module =
    1ad2:	0080      	lsls	r0, r0, #2
    1ad4:	4b6f      	ldr	r3, [pc, #444]	; (1c94 <_i2c_master_interrupt_handler+0x1c4>)
    1ad6:	58c4      	ldr	r4, [r0, r3]
			(struct i2c_master_module*)_sercom_instances[instance];

	Assert(module);

	SercomI2cm *const i2c_module = &(module->hw->I2CM);
    1ad8:	6825      	ldr	r5, [r4, #0]
	bool sclsm_flag = i2c_module->CTRLA.bit.SCLSM;
    1ada:	682b      	ldr	r3, [r5, #0]
    1adc:	011b      	lsls	r3, r3, #4
    1ade:	0fda      	lsrs	r2, r3, #31

	/* Combine callback registered and enabled masks */
	uint8_t callback_mask = module->enabled_callback;
    1ae0:	7e63      	ldrb	r3, [r4, #25]
	callback_mask &= module->registered_callback;
    1ae2:	7e26      	ldrb	r6, [r4, #24]
    1ae4:	401e      	ands	r6, r3

	/* Check if the module should respond to address ack */
	if ((module->buffer_length <= 0) && (module->buffer_remaining > 0)) {
    1ae6:	8b63      	ldrh	r3, [r4, #26]
    1ae8:	b29b      	uxth	r3, r3
    1aea:	2b00      	cmp	r3, #0
    1aec:	d135      	bne.n	1b5a <_i2c_master_interrupt_handler+0x8a>
    1aee:	8ba3      	ldrh	r3, [r4, #28]
    1af0:	b29b      	uxth	r3, r3
    1af2:	2b00      	cmp	r3, #0
    1af4:	d031      	beq.n	1b5a <_i2c_master_interrupt_handler+0x8a>
	SercomI2cm *const i2c_module = &(module->hw->I2CM);

	/* Check for error. Ignore bus-error; workaround for bus state stuck in
	 * BUSY.
	 */
	if (i2c_module->INTFLAG.reg & SERCOM_I2CM_INTFLAG_MB)
    1af6:	7e2b      	ldrb	r3, [r5, #24]
    1af8:	07db      	lsls	r3, r3, #31
    1afa:	d51b      	bpl.n	1b34 <_i2c_master_interrupt_handler+0x64>
	{
		/* Clear write interrupt flag */
		i2c_module->INTFLAG.reg = SERCOM_I2CM_INTENCLR_MB;
    1afc:	2301      	movs	r3, #1
    1afe:	762b      	strb	r3, [r5, #24]

		/* Check arbitration */
		if (i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_ARBLOST) {
    1b00:	8b6b      	ldrh	r3, [r5, #26]
    1b02:	079b      	lsls	r3, r3, #30
    1b04:	d503      	bpl.n	1b0e <_i2c_master_interrupt_handler+0x3e>
			/* Return busy */
			module->status = STATUS_ERR_PACKET_COLLISION;
    1b06:	2241      	movs	r2, #65	; 0x41
    1b08:	2325      	movs	r3, #37	; 0x25
    1b0a:	54e2      	strb	r2, [r4, r3]
    1b0c:	e012      	b.n	1b34 <_i2c_master_interrupt_handler+0x64>
		}
		/* No slave responds */
		else if (i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_RXNACK) {
    1b0e:	8b6b      	ldrh	r3, [r5, #26]
    1b10:	075b      	lsls	r3, r3, #29
    1b12:	d50f      	bpl.n	1b34 <_i2c_master_interrupt_handler+0x64>
			module->status           = STATUS_ERR_BAD_ADDRESS;
    1b14:	2218      	movs	r2, #24
    1b16:	2325      	movs	r3, #37	; 0x25
    1b18:	54e2      	strb	r2, [r4, r3]
			module->buffer_remaining = 0;
    1b1a:	2300      	movs	r3, #0
    1b1c:	83a3      	strh	r3, [r4, #28]

			if (module->send_stop) {
    1b1e:	7aa3      	ldrb	r3, [r4, #10]
    1b20:	2b00      	cmp	r3, #0
    1b22:	d007      	beq.n	1b34 <_i2c_master_interrupt_handler+0x64>
				/* Send stop condition */
				_i2c_master_wait_for_sync(module);
    1b24:	0020      	movs	r0, r4
    1b26:	4b5c      	ldr	r3, [pc, #368]	; (1c98 <_i2c_master_interrupt_handler+0x1c8>)
    1b28:	4798      	blx	r3
				i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_CMD(3);
    1b2a:	686b      	ldr	r3, [r5, #4]
    1b2c:	22c0      	movs	r2, #192	; 0xc0
    1b2e:	0292      	lsls	r2, r2, #10
    1b30:	4313      	orrs	r3, r2
    1b32:	606b      	str	r3, [r5, #4]
			}
		}
	}

	module->buffer_length = module->buffer_remaining;
    1b34:	8ba3      	ldrh	r3, [r4, #28]
    1b36:	b29b      	uxth	r3, r3
    1b38:	8363      	strh	r3, [r4, #26]

	/* Check for status OK. */
	if (module->status == STATUS_BUSY) {
    1b3a:	2325      	movs	r3, #37	; 0x25
    1b3c:	5ce3      	ldrb	r3, [r4, r3]
    1b3e:	2b05      	cmp	r3, #5
    1b40:	d156      	bne.n	1bf0 <_i2c_master_interrupt_handler+0x120>
		/* Call function based on transfer direction. */
		if (module->transfer_direction == I2C_TRANSFER_WRITE) {
    1b42:	331f      	adds	r3, #31
    1b44:	5ce3      	ldrb	r3, [r4, r3]
    1b46:	2b00      	cmp	r3, #0
    1b48:	d103      	bne.n	1b52 <_i2c_master_interrupt_handler+0x82>
			_i2c_master_write(module);
    1b4a:	0020      	movs	r0, r4
    1b4c:	4b53      	ldr	r3, [pc, #332]	; (1c9c <_i2c_master_interrupt_handler+0x1cc>)
    1b4e:	4798      	blx	r3
    1b50:	e04e      	b.n	1bf0 <_i2c_master_interrupt_handler+0x120>
		} else {
			_i2c_master_read(module);
    1b52:	0020      	movs	r0, r4
    1b54:	4b52      	ldr	r3, [pc, #328]	; (1ca0 <_i2c_master_interrupt_handler+0x1d0>)
    1b56:	4798      	blx	r3
    1b58:	e04a      	b.n	1bf0 <_i2c_master_interrupt_handler+0x120>
	if ((module->buffer_length <= 0) && (module->buffer_remaining > 0)) {
		/* Call function for address response */
		_i2c_master_async_address_response(module);

	/* Check if buffer write is done */
	} else if ((module->buffer_length > 0) && (module->buffer_remaining <= 0) &&
    1b5a:	8b63      	ldrh	r3, [r4, #26]
    1b5c:	b29b      	uxth	r3, r3
    1b5e:	2b00      	cmp	r3, #0
    1b60:	d026      	beq.n	1bb0 <_i2c_master_interrupt_handler+0xe0>
    1b62:	8ba3      	ldrh	r3, [r4, #28]
    1b64:	b29b      	uxth	r3, r3
    1b66:	2b00      	cmp	r3, #0
    1b68:	d122      	bne.n	1bb0 <_i2c_master_interrupt_handler+0xe0>
			(module->status == STATUS_BUSY) &&
    1b6a:	3325      	adds	r3, #37	; 0x25
    1b6c:	5ce3      	ldrb	r3, [r4, r3]
	if ((module->buffer_length <= 0) && (module->buffer_remaining > 0)) {
		/* Call function for address response */
		_i2c_master_async_address_response(module);

	/* Check if buffer write is done */
	} else if ((module->buffer_length > 0) && (module->buffer_remaining <= 0) &&
    1b6e:	2b05      	cmp	r3, #5
    1b70:	d11e      	bne.n	1bb0 <_i2c_master_interrupt_handler+0xe0>
			(module->status == STATUS_BUSY) &&
			(module->transfer_direction == I2C_TRANSFER_WRITE)) {
    1b72:	331f      	adds	r3, #31
    1b74:	5ce3      	ldrb	r3, [r4, r3]
		/* Call function for address response */
		_i2c_master_async_address_response(module);

	/* Check if buffer write is done */
	} else if ((module->buffer_length > 0) && (module->buffer_remaining <= 0) &&
			(module->status == STATUS_BUSY) &&
    1b76:	2b00      	cmp	r3, #0
    1b78:	d11a      	bne.n	1bb0 <_i2c_master_interrupt_handler+0xe0>
			(module->transfer_direction == I2C_TRANSFER_WRITE)) {
		/* Stop packet operation */
		i2c_module->INTENCLR.reg =
    1b7a:	3303      	adds	r3, #3
    1b7c:	752b      	strb	r3, [r5, #20]
				SERCOM_I2CM_INTENCLR_MB | SERCOM_I2CM_INTENCLR_SB;

		module->buffer_length = 0;
    1b7e:	2300      	movs	r3, #0
    1b80:	8363      	strh	r3, [r4, #26]
		module->status        = STATUS_OK;
    1b82:	3325      	adds	r3, #37	; 0x25
    1b84:	2200      	movs	r2, #0
    1b86:	54e2      	strb	r2, [r4, r3]

		if (module->send_stop) {
    1b88:	7aa3      	ldrb	r3, [r4, #10]
    1b8a:	2b00      	cmp	r3, #0
    1b8c:	d008      	beq.n	1ba0 <_i2c_master_interrupt_handler+0xd0>
			/* Send stop condition */
			_i2c_master_wait_for_sync(module);
    1b8e:	0020      	movs	r0, r4
    1b90:	4b41      	ldr	r3, [pc, #260]	; (1c98 <_i2c_master_interrupt_handler+0x1c8>)
    1b92:	4798      	blx	r3
			i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_CMD(3);
    1b94:	686b      	ldr	r3, [r5, #4]
    1b96:	22c0      	movs	r2, #192	; 0xc0
    1b98:	0292      	lsls	r2, r2, #10
    1b9a:	4313      	orrs	r3, r2
    1b9c:	606b      	str	r3, [r5, #4]
    1b9e:	e001      	b.n	1ba4 <_i2c_master_interrupt_handler+0xd4>
		} else {
			/* Clear write interrupt flag */
			i2c_module->INTFLAG.reg = SERCOM_I2CM_INTFLAG_MB;
    1ba0:	2301      	movs	r3, #1
    1ba2:	762b      	strb	r3, [r5, #24]
		}
		
		if (callback_mask & (1 << I2C_MASTER_CALLBACK_WRITE_COMPLETE)) {
    1ba4:	07f3      	lsls	r3, r6, #31
    1ba6:	d523      	bpl.n	1bf0 <_i2c_master_interrupt_handler+0x120>
			module->callbacks[I2C_MASTER_CALLBACK_WRITE_COMPLETE](module);
    1ba8:	68e3      	ldr	r3, [r4, #12]
    1baa:	0020      	movs	r0, r4
    1bac:	4798      	blx	r3
    1bae:	e01f      	b.n	1bf0 <_i2c_master_interrupt_handler+0x120>
		}

	/* Continue buffer write/read */
	} else if ((module->buffer_length > 0) && (module->buffer_remaining > 0)){
    1bb0:	8b63      	ldrh	r3, [r4, #26]
    1bb2:	b29b      	uxth	r3, r3
    1bb4:	2b00      	cmp	r3, #0
    1bb6:	d01b      	beq.n	1bf0 <_i2c_master_interrupt_handler+0x120>
    1bb8:	8ba3      	ldrh	r3, [r4, #28]
    1bba:	b29b      	uxth	r3, r3
    1bbc:	2b00      	cmp	r3, #0
    1bbe:	d017      	beq.n	1bf0 <_i2c_master_interrupt_handler+0x120>
		/* Check that bus ownership is not lost */
		if ((!(i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_BUSSTATE(2))) &&
    1bc0:	8b6b      	ldrh	r3, [r5, #26]
    1bc2:	069b      	lsls	r3, r3, #26
    1bc4:	d409      	bmi.n	1bda <_i2c_master_interrupt_handler+0x10a>
    1bc6:	2a00      	cmp	r2, #0
    1bc8:	d003      	beq.n	1bd2 <_i2c_master_interrupt_handler+0x102>
				(!(sclsm_flag && (module->buffer_remaining == 1))))	{
    1bca:	8ba3      	ldrh	r3, [r4, #28]
    1bcc:	b29b      	uxth	r3, r3
    1bce:	2b01      	cmp	r3, #1
    1bd0:	d003      	beq.n	1bda <_i2c_master_interrupt_handler+0x10a>
			module->status = STATUS_ERR_PACKET_COLLISION;
    1bd2:	2241      	movs	r2, #65	; 0x41
    1bd4:	2325      	movs	r3, #37	; 0x25
    1bd6:	54e2      	strb	r2, [r4, r3]
    1bd8:	e00a      	b.n	1bf0 <_i2c_master_interrupt_handler+0x120>
		} else if (module->transfer_direction == I2C_TRANSFER_WRITE) {
    1bda:	2324      	movs	r3, #36	; 0x24
    1bdc:	5ce3      	ldrb	r3, [r4, r3]
    1bde:	2b00      	cmp	r3, #0
    1be0:	d103      	bne.n	1bea <_i2c_master_interrupt_handler+0x11a>
			_i2c_master_write(module);
    1be2:	0020      	movs	r0, r4
    1be4:	4b2d      	ldr	r3, [pc, #180]	; (1c9c <_i2c_master_interrupt_handler+0x1cc>)
    1be6:	4798      	blx	r3
    1be8:	e002      	b.n	1bf0 <_i2c_master_interrupt_handler+0x120>
		} else {
			_i2c_master_read(module);
    1bea:	0020      	movs	r0, r4
    1bec:	4b2c      	ldr	r3, [pc, #176]	; (1ca0 <_i2c_master_interrupt_handler+0x1d0>)
    1bee:	4798      	blx	r3
		}
	}

	/* Check if read buffer transfer is complete */
	if ((module->buffer_length > 0) && (module->buffer_remaining <= 0) &&
    1bf0:	8b63      	ldrh	r3, [r4, #26]
    1bf2:	b29b      	uxth	r3, r3
    1bf4:	2b00      	cmp	r3, #0
    1bf6:	d02a      	beq.n	1c4e <_i2c_master_interrupt_handler+0x17e>
    1bf8:	8ba3      	ldrh	r3, [r4, #28]
    1bfa:	b29b      	uxth	r3, r3
    1bfc:	2b00      	cmp	r3, #0
    1bfe:	d126      	bne.n	1c4e <_i2c_master_interrupt_handler+0x17e>
			(module->status == STATUS_BUSY) &&
    1c00:	3325      	adds	r3, #37	; 0x25
    1c02:	5ce3      	ldrb	r3, [r4, r3]
			_i2c_master_read(module);
		}
	}

	/* Check if read buffer transfer is complete */
	if ((module->buffer_length > 0) && (module->buffer_remaining <= 0) &&
    1c04:	2b05      	cmp	r3, #5
    1c06:	d122      	bne.n	1c4e <_i2c_master_interrupt_handler+0x17e>
			(module->status == STATUS_BUSY) &&
			(module->transfer_direction == I2C_TRANSFER_READ)) {
    1c08:	331f      	adds	r3, #31
    1c0a:	5ce3      	ldrb	r3, [r4, r3]
		}
	}

	/* Check if read buffer transfer is complete */
	if ((module->buffer_length > 0) && (module->buffer_remaining <= 0) &&
			(module->status == STATUS_BUSY) &&
    1c0c:	2b01      	cmp	r3, #1
    1c0e:	d11e      	bne.n	1c4e <_i2c_master_interrupt_handler+0x17e>
			(module->transfer_direction == I2C_TRANSFER_READ)) {
		
		/* Clear read interrupt flag */
		if (i2c_module->INTFLAG.reg & SERCOM_I2CM_INTFLAG_SB) {
    1c10:	7e2b      	ldrb	r3, [r5, #24]
    1c12:	079b      	lsls	r3, r3, #30
    1c14:	d501      	bpl.n	1c1a <_i2c_master_interrupt_handler+0x14a>
			i2c_module->INTFLAG.reg = SERCOM_I2CM_INTFLAG_SB;
    1c16:	2302      	movs	r3, #2
    1c18:	762b      	strb	r3, [r5, #24]
		}
		/* Stop packet operation */
		i2c_module->INTENCLR.reg =
    1c1a:	2303      	movs	r3, #3
    1c1c:	752b      	strb	r3, [r5, #20]
				SERCOM_I2CM_INTENCLR_MB | SERCOM_I2CM_INTENCLR_SB;
		module->buffer_length = 0;
    1c1e:	2300      	movs	r3, #0
    1c20:	8363      	strh	r3, [r4, #26]
		module->status        = STATUS_OK;
    1c22:	3325      	adds	r3, #37	; 0x25
    1c24:	2200      	movs	r2, #0
    1c26:	54e2      	strb	r2, [r4, r3]

		/* Call appropriate callback if enabled and registered */
		if ((callback_mask & (1 << I2C_MASTER_CALLBACK_READ_COMPLETE))
    1c28:	07b3      	lsls	r3, r6, #30
    1c2a:	d507      	bpl.n	1c3c <_i2c_master_interrupt_handler+0x16c>
				&& (module->transfer_direction == I2C_TRANSFER_READ)) {
    1c2c:	2324      	movs	r3, #36	; 0x24
    1c2e:	5ce3      	ldrb	r3, [r4, r3]
    1c30:	2b01      	cmp	r3, #1
    1c32:	d103      	bne.n	1c3c <_i2c_master_interrupt_handler+0x16c>
			module->callbacks[I2C_MASTER_CALLBACK_READ_COMPLETE](module);
    1c34:	6923      	ldr	r3, [r4, #16]
    1c36:	0020      	movs	r0, r4
    1c38:	4798      	blx	r3
    1c3a:	e008      	b.n	1c4e <_i2c_master_interrupt_handler+0x17e>
		} else if ((callback_mask & (1 << I2C_MASTER_CALLBACK_WRITE_COMPLETE))
    1c3c:	07f3      	lsls	r3, r6, #31
    1c3e:	d506      	bpl.n	1c4e <_i2c_master_interrupt_handler+0x17e>
				&& (module->transfer_direction == I2C_TRANSFER_WRITE)) {
    1c40:	2324      	movs	r3, #36	; 0x24
    1c42:	5ce3      	ldrb	r3, [r4, r3]
    1c44:	2b00      	cmp	r3, #0
    1c46:	d102      	bne.n	1c4e <_i2c_master_interrupt_handler+0x17e>
			module->callbacks[I2C_MASTER_CALLBACK_WRITE_COMPLETE](module);
    1c48:	68e3      	ldr	r3, [r4, #12]
    1c4a:	0020      	movs	r0, r4
    1c4c:	4798      	blx	r3
		}
	}

	/* Check for error */
	if ((module->status != STATUS_BUSY) && (module->status != STATUS_OK)) {
    1c4e:	2325      	movs	r3, #37	; 0x25
    1c50:	5ce3      	ldrb	r3, [r4, r3]
    1c52:	2b05      	cmp	r3, #5
    1c54:	d01c      	beq.n	1c90 <_i2c_master_interrupt_handler+0x1c0>
    1c56:	2325      	movs	r3, #37	; 0x25
    1c58:	5ce3      	ldrb	r3, [r4, r3]
    1c5a:	2b00      	cmp	r3, #0
    1c5c:	d018      	beq.n	1c90 <_i2c_master_interrupt_handler+0x1c0>
		/* Stop packet operation */
		i2c_module->INTENCLR.reg = SERCOM_I2CM_INTENCLR_MB |
    1c5e:	2303      	movs	r3, #3
    1c60:	752b      	strb	r3, [r5, #20]
				SERCOM_I2CM_INTENCLR_SB;

		module->buffer_length = 0;
    1c62:	2300      	movs	r3, #0
    1c64:	8363      	strh	r3, [r4, #26]
		module->buffer_remaining = 0;
    1c66:	83a3      	strh	r3, [r4, #28]

		/* Send nack and stop command unless arbitration is lost */
		if ((module->status != STATUS_ERR_PACKET_COLLISION) &&
    1c68:	3325      	adds	r3, #37	; 0x25
    1c6a:	5ce3      	ldrb	r3, [r4, r3]
    1c6c:	2b41      	cmp	r3, #65	; 0x41
    1c6e:	d00a      	beq.n	1c86 <_i2c_master_interrupt_handler+0x1b6>
    1c70:	7aa3      	ldrb	r3, [r4, #10]
    1c72:	2b00      	cmp	r3, #0
    1c74:	d007      	beq.n	1c86 <_i2c_master_interrupt_handler+0x1b6>
				module->send_stop) {
			_i2c_master_wait_for_sync(module);
    1c76:	0020      	movs	r0, r4
    1c78:	4b07      	ldr	r3, [pc, #28]	; (1c98 <_i2c_master_interrupt_handler+0x1c8>)
    1c7a:	4798      	blx	r3
			i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_ACKACT |
    1c7c:	686b      	ldr	r3, [r5, #4]
    1c7e:	22e0      	movs	r2, #224	; 0xe0
    1c80:	02d2      	lsls	r2, r2, #11
    1c82:	4313      	orrs	r3, r2
    1c84:	606b      	str	r3, [r5, #4]
					SERCOM_I2CM_CTRLB_CMD(3);
		}

		/* Call error callback if enabled and registered */
		if (callback_mask & (1 << I2C_MASTER_CALLBACK_ERROR)) {
    1c86:	0773      	lsls	r3, r6, #29
    1c88:	d502      	bpl.n	1c90 <_i2c_master_interrupt_handler+0x1c0>
			module->callbacks[I2C_MASTER_CALLBACK_ERROR](module);
    1c8a:	6963      	ldr	r3, [r4, #20]
    1c8c:	0020      	movs	r0, r4
    1c8e:	4798      	blx	r3
		}
	}
}
    1c90:	bd70      	pop	{r4, r5, r6, pc}
    1c92:	46c0      	nop			; (mov r8, r8)
    1c94:	20000274 	.word	0x20000274
    1c98:	00001a05 	.word	0x00001a05
    1c9c:	00001a95 	.word	0x00001a95
    1ca0:	00001a11 	.word	0x00001a11

00001ca4 <_sercom_get_sync_baud_val>:
 */
enum status_code _sercom_get_sync_baud_val(
		const uint32_t baudrate,
		const uint32_t external_clock,
		uint16_t *const baudvalue)
{
    1ca4:	b510      	push	{r4, lr}
	uint16_t baud_calculated = 0;
	uint32_t clock_value = external_clock;


	/* Check if baudrate is outside of valid range */
	if (baudrate > (external_clock / 2)) {
    1ca6:	0849      	lsrs	r1, r1, #1
		/* Return with error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
    1ca8:	2340      	movs	r3, #64	; 0x40
    1caa:	2400      	movs	r4, #0
	uint16_t baud_calculated = 0;
	uint32_t clock_value = external_clock;


	/* Check if baudrate is outside of valid range */
	if (baudrate > (external_clock / 2)) {
    1cac:	4281      	cmp	r1, r0
    1cae:	d201      	bcs.n	1cb4 <_sercom_get_sync_baud_val+0x10>
    1cb0:	e00a      	b.n	1cc8 <_sercom_get_sync_baud_val+0x24>

	/* Calculate BAUD value from clock frequency and baudrate */
	clock_value = external_clock / 2;
	while (clock_value >= baudrate) {
		clock_value = clock_value - baudrate;
		baud_calculated++;
    1cb2:	001c      	movs	r4, r3
	}

	/* Calculate BAUD value from clock frequency and baudrate */
	clock_value = external_clock / 2;
	while (clock_value >= baudrate) {
		clock_value = clock_value - baudrate;
    1cb4:	1a09      	subs	r1, r1, r0
		baud_calculated++;
    1cb6:	1c63      	adds	r3, r4, #1
    1cb8:	b29b      	uxth	r3, r3
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
	}

	/* Calculate BAUD value from clock frequency and baudrate */
	clock_value = external_clock / 2;
	while (clock_value >= baudrate) {
    1cba:	4288      	cmp	r0, r1
    1cbc:	d9f9      	bls.n	1cb2 <_sercom_get_sync_baud_val+0xe>

	/* Check if BAUD value is more than 255, which is maximum
	 * for synchronous mode */
	if (baud_calculated > 0xFF) {
		/* Return with an error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
    1cbe:	2340      	movs	r3, #64	; 0x40
	}
	baud_calculated = baud_calculated - 1;

	/* Check if BAUD value is more than 255, which is maximum
	 * for synchronous mode */
	if (baud_calculated > 0xFF) {
    1cc0:	2cff      	cmp	r4, #255	; 0xff
    1cc2:	d801      	bhi.n	1cc8 <_sercom_get_sync_baud_val+0x24>
		/* Return with an error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
	} else {
		*baudvalue = baud_calculated;
    1cc4:	8014      	strh	r4, [r2, #0]
		return STATUS_OK;
    1cc6:	2300      	movs	r3, #0
	}
}
    1cc8:	0018      	movs	r0, r3
    1cca:	bd10      	pop	{r4, pc}

00001ccc <_sercom_get_async_baud_val>:
		const uint32_t baudrate,
		const uint32_t peripheral_clock,
		uint16_t *const baudval,
		enum sercom_asynchronous_operation_mode mode,
		enum sercom_asynchronous_sample_num sample_num)
{
    1ccc:	b5f0      	push	{r4, r5, r6, r7, lr}
    1cce:	465f      	mov	r7, fp
    1cd0:	4656      	mov	r6, sl
    1cd2:	464d      	mov	r5, r9
    1cd4:	4644      	mov	r4, r8
    1cd6:	b4f0      	push	{r4, r5, r6, r7}
    1cd8:	b089      	sub	sp, #36	; 0x24
    1cda:	000c      	movs	r4, r1
    1cdc:	9205      	str	r2, [sp, #20]
    1cde:	aa12      	add	r2, sp, #72	; 0x48
    1ce0:	7811      	ldrb	r1, [r2, #0]
	uint8_t baud_fp;
	uint32_t baud_int = 0;
	uint64_t temp1, temp2;

	/* Check if the baudrate is outside of valid range */
	if ((baudrate * sample_num) > peripheral_clock) {
    1ce2:	0002      	movs	r2, r0
    1ce4:	434a      	muls	r2, r1
		/* Return with error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
    1ce6:	2540      	movs	r5, #64	; 0x40
	uint8_t baud_fp;
	uint32_t baud_int = 0;
	uint64_t temp1, temp2;

	/* Check if the baudrate is outside of valid range */
	if ((baudrate * sample_num) > peripheral_clock) {
    1ce8:	42a2      	cmp	r2, r4
    1cea:	d900      	bls.n	1cee <_sercom_get_async_baud_val+0x22>
    1cec:	e0c6      	b.n	1e7c <_sercom_get_async_baud_val+0x1b0>
		/* Return with error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
	}

	if(mode == SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC) {
    1cee:	2b00      	cmp	r3, #0
    1cf0:	d151      	bne.n	1d96 <_sercom_get_async_baud_val+0xca>
		/* Calculate the BAUD value */
		temp1 = ((sample_num * (uint64_t)baudrate) << SHIFT);
    1cf2:	0002      	movs	r2, r0
    1cf4:	0008      	movs	r0, r1
    1cf6:	2100      	movs	r1, #0
    1cf8:	4d64      	ldr	r5, [pc, #400]	; (1e8c <_sercom_get_async_baud_val+0x1c0>)
    1cfa:	47a8      	blx	r5
    1cfc:	4683      	mov	fp, r0
		ratio = long_division(temp1, peripheral_clock);
    1cfe:	0026      	movs	r6, r4
    1d00:	2700      	movs	r7, #0
 * http://en.wikipedia.org/wiki/Division_algorithm#Long_division
 */
static uint64_t long_division(uint64_t n, uint64_t d)
{
	int32_t i;
	uint64_t q = 0, r = 0, bit_shift;
    1d02:	2300      	movs	r3, #0
    1d04:	2400      	movs	r4, #0
    1d06:	9300      	str	r3, [sp, #0]
    1d08:	9401      	str	r4, [sp, #4]
    1d0a:	2200      	movs	r2, #0
    1d0c:	2300      	movs	r3, #0
	for (i = 63; i >= 0; i--) {
    1d0e:	203f      	movs	r0, #63	; 0x3f
		bit_shift = (uint64_t)1 << i;
    1d10:	2120      	movs	r1, #32
    1d12:	468c      	mov	ip, r1
    1d14:	391f      	subs	r1, #31
    1d16:	9602      	str	r6, [sp, #8]
    1d18:	9703      	str	r7, [sp, #12]
    1d1a:	2420      	movs	r4, #32
    1d1c:	4264      	negs	r4, r4
    1d1e:	1904      	adds	r4, r0, r4
    1d20:	d403      	bmi.n	1d2a <_sercom_get_async_baud_val+0x5e>
    1d22:	000d      	movs	r5, r1
    1d24:	40a5      	lsls	r5, r4
    1d26:	46a8      	mov	r8, r5
    1d28:	e004      	b.n	1d34 <_sercom_get_async_baud_val+0x68>
    1d2a:	4664      	mov	r4, ip
    1d2c:	1a24      	subs	r4, r4, r0
    1d2e:	000d      	movs	r5, r1
    1d30:	40e5      	lsrs	r5, r4
    1d32:	46a8      	mov	r8, r5
    1d34:	000c      	movs	r4, r1
    1d36:	4084      	lsls	r4, r0
    1d38:	46a1      	mov	r9, r4

		r = r << 1;
    1d3a:	0014      	movs	r4, r2
    1d3c:	001d      	movs	r5, r3
    1d3e:	18a4      	adds	r4, r4, r2
    1d40:	415d      	adcs	r5, r3
    1d42:	0022      	movs	r2, r4
    1d44:	002b      	movs	r3, r5

		if (n & bit_shift) {
    1d46:	4646      	mov	r6, r8
    1d48:	465f      	mov	r7, fp
    1d4a:	423e      	tst	r6, r7
    1d4c:	d003      	beq.n	1d56 <_sercom_get_async_baud_val+0x8a>
			r |= 0x01;
    1d4e:	000e      	movs	r6, r1
    1d50:	4326      	orrs	r6, r4
    1d52:	0032      	movs	r2, r6
    1d54:	002b      	movs	r3, r5
		}

		if (r >= d) {
    1d56:	9c02      	ldr	r4, [sp, #8]
    1d58:	9d03      	ldr	r5, [sp, #12]
    1d5a:	429d      	cmp	r5, r3
    1d5c:	d80f      	bhi.n	1d7e <_sercom_get_async_baud_val+0xb2>
    1d5e:	d101      	bne.n	1d64 <_sercom_get_async_baud_val+0x98>
    1d60:	4294      	cmp	r4, r2
    1d62:	d80c      	bhi.n	1d7e <_sercom_get_async_baud_val+0xb2>
			r = r - d;
    1d64:	9c02      	ldr	r4, [sp, #8]
    1d66:	9d03      	ldr	r5, [sp, #12]
    1d68:	1b12      	subs	r2, r2, r4
    1d6a:	41ab      	sbcs	r3, r5
			q |= bit_shift;
    1d6c:	464d      	mov	r5, r9
    1d6e:	9e00      	ldr	r6, [sp, #0]
    1d70:	9f01      	ldr	r7, [sp, #4]
    1d72:	4335      	orrs	r5, r6
    1d74:	003c      	movs	r4, r7
    1d76:	4646      	mov	r6, r8
    1d78:	4334      	orrs	r4, r6
    1d7a:	9500      	str	r5, [sp, #0]
    1d7c:	9401      	str	r4, [sp, #4]
 */
static uint64_t long_division(uint64_t n, uint64_t d)
{
	int32_t i;
	uint64_t q = 0, r = 0, bit_shift;
	for (i = 63; i >= 0; i--) {
    1d7e:	3801      	subs	r0, #1
    1d80:	d2cb      	bcs.n	1d1a <_sercom_get_async_baud_val+0x4e>
	if(mode == SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC) {
		/* Calculate the BAUD value */
		temp1 = ((sample_num * (uint64_t)baudrate) << SHIFT);
		ratio = long_division(temp1, peripheral_clock);
		scale = ((uint64_t)1 << SHIFT) - ratio;
		baud_calculated = (65536 * scale) >> SHIFT;
    1d82:	2200      	movs	r2, #0
    1d84:	2301      	movs	r3, #1
    1d86:	9800      	ldr	r0, [sp, #0]
    1d88:	9901      	ldr	r1, [sp, #4]
    1d8a:	1a12      	subs	r2, r2, r0
    1d8c:	418b      	sbcs	r3, r1
    1d8e:	0c12      	lsrs	r2, r2, #16
    1d90:	041b      	lsls	r3, r3, #16
    1d92:	431a      	orrs	r2, r3
    1d94:	e06f      	b.n	1e76 <_sercom_get_async_baud_val+0x1aa>
		enum sercom_asynchronous_sample_num sample_num)
{
	/* Temporary variables  */
	uint64_t ratio = 0;
	uint64_t scale = 0;
	uint64_t baud_calculated = 0;
    1d96:	2200      	movs	r2, #0
		/* Calculate the BAUD value */
		temp1 = ((sample_num * (uint64_t)baudrate) << SHIFT);
		ratio = long_division(temp1, peripheral_clock);
		scale = ((uint64_t)1 << SHIFT) - ratio;
		baud_calculated = (65536 * scale) >> SHIFT;
	} else if(mode == SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL) {
    1d98:	2b01      	cmp	r3, #1
    1d9a:	d16c      	bne.n	1e76 <_sercom_get_async_baud_val+0x1aa>
		for(baud_fp = 0; baud_fp < BAUD_FP_MAX; baud_fp++) {
			temp1 = BAUD_FP_MAX * (uint64_t)peripheral_clock;
    1d9c:	0f63      	lsrs	r3, r4, #29
    1d9e:	9304      	str	r3, [sp, #16]
    1da0:	00e3      	lsls	r3, r4, #3
    1da2:	4698      	mov	r8, r3
			temp2 = ((uint64_t)baudrate * sample_num);
    1da4:	000a      	movs	r2, r1
    1da6:	2300      	movs	r3, #0
    1da8:	2100      	movs	r1, #0
    1daa:	4c38      	ldr	r4, [pc, #224]	; (1e8c <_sercom_get_async_baud_val+0x1c0>)
    1dac:	47a0      	blx	r4
    1dae:	0004      	movs	r4, r0
    1db0:	000d      	movs	r5, r1
    1db2:	2300      	movs	r3, #0
    1db4:	469c      	mov	ip, r3
    1db6:	9306      	str	r3, [sp, #24]
static uint64_t long_division(uint64_t n, uint64_t d)
{
	int32_t i;
	uint64_t q = 0, r = 0, bit_shift;
	for (i = 63; i >= 0; i--) {
		bit_shift = (uint64_t)1 << i;
    1db8:	3320      	adds	r3, #32
    1dba:	469b      	mov	fp, r3
    1dbc:	2601      	movs	r6, #1
			temp1 = BAUD_FP_MAX * (uint64_t)peripheral_clock;
			temp2 = ((uint64_t)baudrate * sample_num);
			baud_int = long_division(temp1, temp2);
			baud_int -= baud_fp;
			baud_int = baud_int / BAUD_FP_MAX;
			if(baud_int < BAUD_INT_MAX) {
    1dbe:	4663      	mov	r3, ip
    1dc0:	9307      	str	r3, [sp, #28]
 * http://en.wikipedia.org/wiki/Division_algorithm#Long_division
 */
static uint64_t long_division(uint64_t n, uint64_t d)
{
	int32_t i;
	uint64_t q = 0, r = 0, bit_shift;
    1dc2:	2300      	movs	r3, #0
    1dc4:	9302      	str	r3, [sp, #8]
    1dc6:	2200      	movs	r2, #0
    1dc8:	2300      	movs	r3, #0
	for (i = 63; i >= 0; i--) {
    1dca:	213f      	movs	r1, #63	; 0x3f
    1dcc:	9400      	str	r4, [sp, #0]
    1dce:	9501      	str	r5, [sp, #4]
    1dd0:	000f      	movs	r7, r1
		bit_shift = (uint64_t)1 << i;
    1dd2:	2120      	movs	r1, #32
    1dd4:	4249      	negs	r1, r1
    1dd6:	1879      	adds	r1, r7, r1
    1dd8:	d403      	bmi.n	1de2 <_sercom_get_async_baud_val+0x116>
    1dda:	0030      	movs	r0, r6
    1ddc:	4088      	lsls	r0, r1
    1dde:	4684      	mov	ip, r0
    1de0:	e004      	b.n	1dec <_sercom_get_async_baud_val+0x120>
    1de2:	4659      	mov	r1, fp
    1de4:	1bc9      	subs	r1, r1, r7
    1de6:	0030      	movs	r0, r6
    1de8:	40c8      	lsrs	r0, r1
    1dea:	4684      	mov	ip, r0
    1dec:	0031      	movs	r1, r6
    1dee:	40b9      	lsls	r1, r7
    1df0:	4689      	mov	r9, r1

		r = r << 1;
    1df2:	0010      	movs	r0, r2
    1df4:	0019      	movs	r1, r3
    1df6:	1880      	adds	r0, r0, r2
    1df8:	4159      	adcs	r1, r3
    1dfa:	0002      	movs	r2, r0
    1dfc:	000b      	movs	r3, r1

		if (n & bit_shift) {
    1dfe:	4644      	mov	r4, r8
    1e00:	464d      	mov	r5, r9
    1e02:	402c      	ands	r4, r5
    1e04:	46a2      	mov	sl, r4
    1e06:	4664      	mov	r4, ip
    1e08:	9d04      	ldr	r5, [sp, #16]
    1e0a:	402c      	ands	r4, r5
    1e0c:	46a4      	mov	ip, r4
    1e0e:	4654      	mov	r4, sl
    1e10:	4665      	mov	r5, ip
    1e12:	432c      	orrs	r4, r5
    1e14:	d003      	beq.n	1e1e <_sercom_get_async_baud_val+0x152>
			r |= 0x01;
    1e16:	0034      	movs	r4, r6
    1e18:	4304      	orrs	r4, r0
    1e1a:	0022      	movs	r2, r4
    1e1c:	000b      	movs	r3, r1
		}

		if (r >= d) {
    1e1e:	9800      	ldr	r0, [sp, #0]
    1e20:	9901      	ldr	r1, [sp, #4]
    1e22:	4299      	cmp	r1, r3
    1e24:	d80a      	bhi.n	1e3c <_sercom_get_async_baud_val+0x170>
    1e26:	d101      	bne.n	1e2c <_sercom_get_async_baud_val+0x160>
    1e28:	4290      	cmp	r0, r2
    1e2a:	d807      	bhi.n	1e3c <_sercom_get_async_baud_val+0x170>
			r = r - d;
    1e2c:	9800      	ldr	r0, [sp, #0]
    1e2e:	9901      	ldr	r1, [sp, #4]
    1e30:	1a12      	subs	r2, r2, r0
    1e32:	418b      	sbcs	r3, r1
			q |= bit_shift;
    1e34:	9902      	ldr	r1, [sp, #8]
    1e36:	4648      	mov	r0, r9
    1e38:	4301      	orrs	r1, r0
    1e3a:	9102      	str	r1, [sp, #8]
 */
static uint64_t long_division(uint64_t n, uint64_t d)
{
	int32_t i;
	uint64_t q = 0, r = 0, bit_shift;
	for (i = 63; i >= 0; i--) {
    1e3c:	3f01      	subs	r7, #1
    1e3e:	d2c8      	bcs.n	1dd2 <_sercom_get_async_baud_val+0x106>
    1e40:	9c00      	ldr	r4, [sp, #0]
    1e42:	9d01      	ldr	r5, [sp, #4]
	} else if(mode == SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL) {
		for(baud_fp = 0; baud_fp < BAUD_FP_MAX; baud_fp++) {
			temp1 = BAUD_FP_MAX * (uint64_t)peripheral_clock;
			temp2 = ((uint64_t)baudrate * sample_num);
			baud_int = long_division(temp1, temp2);
			baud_int -= baud_fp;
    1e44:	9902      	ldr	r1, [sp, #8]
    1e46:	9a07      	ldr	r2, [sp, #28]
    1e48:	1a8b      	subs	r3, r1, r2
			baud_int = baud_int / BAUD_FP_MAX;
    1e4a:	08db      	lsrs	r3, r3, #3
			if(baud_int < BAUD_INT_MAX) {
    1e4c:	4910      	ldr	r1, [pc, #64]	; (1e90 <_sercom_get_async_baud_val+0x1c4>)
    1e4e:	428b      	cmp	r3, r1
    1e50:	d90b      	bls.n	1e6a <_sercom_get_async_baud_val+0x19e>
		temp1 = ((sample_num * (uint64_t)baudrate) << SHIFT);
		ratio = long_division(temp1, peripheral_clock);
		scale = ((uint64_t)1 << SHIFT) - ratio;
		baud_calculated = (65536 * scale) >> SHIFT;
	} else if(mode == SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL) {
		for(baud_fp = 0; baud_fp < BAUD_FP_MAX; baud_fp++) {
    1e52:	9b06      	ldr	r3, [sp, #24]
    1e54:	3301      	adds	r3, #1
    1e56:	b2db      	uxtb	r3, r3
    1e58:	0019      	movs	r1, r3
    1e5a:	9306      	str	r3, [sp, #24]
    1e5c:	0013      	movs	r3, r2
    1e5e:	3301      	adds	r3, #1
    1e60:	9307      	str	r3, [sp, #28]
    1e62:	2908      	cmp	r1, #8
    1e64:	d1ad      	bne.n	1dc2 <_sercom_get_async_baud_val+0xf6>
			if(baud_int < BAUD_INT_MAX) {
				break;
			}
		}
		if(baud_fp == BAUD_FP_MAX) {
			return STATUS_ERR_BAUDRATE_UNAVAILABLE;
    1e66:	2540      	movs	r5, #64	; 0x40
    1e68:	e008      	b.n	1e7c <_sercom_get_async_baud_val+0x1b0>
    1e6a:	2540      	movs	r5, #64	; 0x40
			baud_int = baud_int / BAUD_FP_MAX;
			if(baud_int < BAUD_INT_MAX) {
				break;
			}
		}
		if(baud_fp == BAUD_FP_MAX) {
    1e6c:	9a06      	ldr	r2, [sp, #24]
    1e6e:	2a08      	cmp	r2, #8
    1e70:	d004      	beq.n	1e7c <_sercom_get_async_baud_val+0x1b0>
			return STATUS_ERR_BAUDRATE_UNAVAILABLE;
		}
		baud_calculated = baud_int | (baud_fp << 13);
    1e72:	0352      	lsls	r2, r2, #13
    1e74:	431a      	orrs	r2, r3
	}

	*baudval = baud_calculated;
    1e76:	9b05      	ldr	r3, [sp, #20]
    1e78:	801a      	strh	r2, [r3, #0]
	return STATUS_OK;
    1e7a:	2500      	movs	r5, #0
}
    1e7c:	0028      	movs	r0, r5
    1e7e:	b009      	add	sp, #36	; 0x24
    1e80:	bc3c      	pop	{r2, r3, r4, r5}
    1e82:	4690      	mov	r8, r2
    1e84:	4699      	mov	r9, r3
    1e86:	46a2      	mov	sl, r4
    1e88:	46ab      	mov	fp, r5
    1e8a:	bdf0      	pop	{r4, r5, r6, r7, pc}
    1e8c:	00003635 	.word	0x00003635
    1e90:	00001fff 	.word	0x00001fff

00001e94 <sercom_set_gclk_generator>:
 *                                         forced.
 */
enum status_code sercom_set_gclk_generator(
		const enum gclk_generator generator_source,
		const bool force_change)
{
    1e94:	b510      	push	{r4, lr}
    1e96:	b082      	sub	sp, #8
    1e98:	0004      	movs	r4, r0
	/* Check if valid option */
	if (!_sercom_config.generator_is_set || force_change) {
    1e9a:	4b0e      	ldr	r3, [pc, #56]	; (1ed4 <sercom_set_gclk_generator+0x40>)
    1e9c:	781b      	ldrb	r3, [r3, #0]
    1e9e:	2b00      	cmp	r3, #0
    1ea0:	d001      	beq.n	1ea6 <sercom_set_gclk_generator+0x12>
    1ea2:	2900      	cmp	r1, #0
    1ea4:	d00d      	beq.n	1ec2 <sercom_set_gclk_generator+0x2e>
		/* Create and fill a GCLK configuration structure for the new config */
		struct system_gclk_chan_config gclk_chan_conf;
		system_gclk_chan_get_config_defaults(&gclk_chan_conf);
		gclk_chan_conf.source_generator = generator_source;
    1ea6:	a901      	add	r1, sp, #4
    1ea8:	700c      	strb	r4, [r1, #0]
		system_gclk_chan_set_config(SERCOM_GCLK_ID, &gclk_chan_conf);
    1eaa:	2013      	movs	r0, #19
    1eac:	4b0a      	ldr	r3, [pc, #40]	; (1ed8 <sercom_set_gclk_generator+0x44>)
    1eae:	4798      	blx	r3
		system_gclk_chan_enable(SERCOM_GCLK_ID);
    1eb0:	2013      	movs	r0, #19
    1eb2:	4b0a      	ldr	r3, [pc, #40]	; (1edc <sercom_set_gclk_generator+0x48>)
    1eb4:	4798      	blx	r3

		/* Save config */
		_sercom_config.generator_source = generator_source;
    1eb6:	4b07      	ldr	r3, [pc, #28]	; (1ed4 <sercom_set_gclk_generator+0x40>)
    1eb8:	705c      	strb	r4, [r3, #1]
		_sercom_config.generator_is_set = true;
    1eba:	2201      	movs	r2, #1
    1ebc:	701a      	strb	r2, [r3, #0]

		return STATUS_OK;
    1ebe:	2000      	movs	r0, #0
    1ec0:	e006      	b.n	1ed0 <sercom_set_gclk_generator+0x3c>
	} else if (generator_source == _sercom_config.generator_source) {
    1ec2:	4b04      	ldr	r3, [pc, #16]	; (1ed4 <sercom_set_gclk_generator+0x40>)
    1ec4:	785b      	ldrb	r3, [r3, #1]
    1ec6:	4283      	cmp	r3, r0
    1ec8:	d001      	beq.n	1ece <sercom_set_gclk_generator+0x3a>
		/* Return status OK if same config */
		return STATUS_OK;
	}

	/* Return invalid config to already initialized GCLK */
	return STATUS_ERR_ALREADY_INITIALIZED;
    1eca:	201d      	movs	r0, #29
    1ecc:	e000      	b.n	1ed0 <sercom_set_gclk_generator+0x3c>
		_sercom_config.generator_is_set = true;

		return STATUS_OK;
	} else if (generator_source == _sercom_config.generator_source) {
		/* Return status OK if same config */
		return STATUS_OK;
    1ece:	2000      	movs	r0, #0
	}

	/* Return invalid config to already initialized GCLK */
	return STATUS_ERR_ALREADY_INITIALIZED;
}
    1ed0:	b002      	add	sp, #8
    1ed2:	bd10      	pop	{r4, pc}
    1ed4:	20000094 	.word	0x20000094
    1ed8:	00002d15 	.word	0x00002d15
    1edc:	00002c89 	.word	0x00002c89

00001ee0 <_sercom_get_default_pad>:
 */
uint32_t _sercom_get_default_pad(
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
    1ee0:	4b2e      	ldr	r3, [pc, #184]	; (1f9c <_sercom_get_default_pad+0xbc>)
    1ee2:	4298      	cmp	r0, r3
    1ee4:	d01c      	beq.n	1f20 <_sercom_get_default_pad+0x40>
    1ee6:	d803      	bhi.n	1ef0 <_sercom_get_default_pad+0x10>
    1ee8:	4b2d      	ldr	r3, [pc, #180]	; (1fa0 <_sercom_get_default_pad+0xc0>)
    1eea:	4298      	cmp	r0, r3
    1eec:	d007      	beq.n	1efe <_sercom_get_default_pad+0x1e>
    1eee:	e04a      	b.n	1f86 <_sercom_get_default_pad+0xa6>
    1ef0:	4b2c      	ldr	r3, [pc, #176]	; (1fa4 <_sercom_get_default_pad+0xc4>)
    1ef2:	4298      	cmp	r0, r3
    1ef4:	d025      	beq.n	1f42 <_sercom_get_default_pad+0x62>
    1ef6:	4b2c      	ldr	r3, [pc, #176]	; (1fa8 <_sercom_get_default_pad+0xc8>)
    1ef8:	4298      	cmp	r0, r3
    1efa:	d033      	beq.n	1f64 <_sercom_get_default_pad+0x84>
    1efc:	e043      	b.n	1f86 <_sercom_get_default_pad+0xa6>
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    1efe:	2901      	cmp	r1, #1
    1f00:	d006      	beq.n	1f10 <_sercom_get_default_pad+0x30>
    1f02:	2900      	cmp	r1, #0
    1f04:	d041      	beq.n	1f8a <_sercom_get_default_pad+0xaa>
    1f06:	2902      	cmp	r1, #2
    1f08:	d006      	beq.n	1f18 <_sercom_get_default_pad+0x38>
    1f0a:	2903      	cmp	r1, #3
    1f0c:	d006      	beq.n	1f1c <_sercom_get_default_pad+0x3c>
    1f0e:	e001      	b.n	1f14 <_sercom_get_default_pad+0x34>
    1f10:	4826      	ldr	r0, [pc, #152]	; (1fac <_sercom_get_default_pad+0xcc>)
    1f12:	e041      	b.n	1f98 <_sercom_get_default_pad+0xb8>
	}

	Assert(false);
	return 0;
    1f14:	2000      	movs	r0, #0
    1f16:	e03f      	b.n	1f98 <_sercom_get_default_pad+0xb8>
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    1f18:	4825      	ldr	r0, [pc, #148]	; (1fb0 <_sercom_get_default_pad+0xd0>)
    1f1a:	e03d      	b.n	1f98 <_sercom_get_default_pad+0xb8>
    1f1c:	4825      	ldr	r0, [pc, #148]	; (1fb4 <_sercom_get_default_pad+0xd4>)
    1f1e:	e03b      	b.n	1f98 <_sercom_get_default_pad+0xb8>
    1f20:	2901      	cmp	r1, #1
    1f22:	d006      	beq.n	1f32 <_sercom_get_default_pad+0x52>
    1f24:	2900      	cmp	r1, #0
    1f26:	d032      	beq.n	1f8e <_sercom_get_default_pad+0xae>
    1f28:	2902      	cmp	r1, #2
    1f2a:	d006      	beq.n	1f3a <_sercom_get_default_pad+0x5a>
    1f2c:	2903      	cmp	r1, #3
    1f2e:	d006      	beq.n	1f3e <_sercom_get_default_pad+0x5e>
    1f30:	e001      	b.n	1f36 <_sercom_get_default_pad+0x56>
    1f32:	4821      	ldr	r0, [pc, #132]	; (1fb8 <_sercom_get_default_pad+0xd8>)
    1f34:	e030      	b.n	1f98 <_sercom_get_default_pad+0xb8>
	}

	Assert(false);
	return 0;
    1f36:	2000      	movs	r0, #0
    1f38:	e02e      	b.n	1f98 <_sercom_get_default_pad+0xb8>
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    1f3a:	4820      	ldr	r0, [pc, #128]	; (1fbc <_sercom_get_default_pad+0xdc>)
    1f3c:	e02c      	b.n	1f98 <_sercom_get_default_pad+0xb8>
    1f3e:	4820      	ldr	r0, [pc, #128]	; (1fc0 <_sercom_get_default_pad+0xe0>)
    1f40:	e02a      	b.n	1f98 <_sercom_get_default_pad+0xb8>
    1f42:	2901      	cmp	r1, #1
    1f44:	d006      	beq.n	1f54 <_sercom_get_default_pad+0x74>
    1f46:	2900      	cmp	r1, #0
    1f48:	d023      	beq.n	1f92 <_sercom_get_default_pad+0xb2>
    1f4a:	2902      	cmp	r1, #2
    1f4c:	d006      	beq.n	1f5c <_sercom_get_default_pad+0x7c>
    1f4e:	2903      	cmp	r1, #3
    1f50:	d006      	beq.n	1f60 <_sercom_get_default_pad+0x80>
    1f52:	e001      	b.n	1f58 <_sercom_get_default_pad+0x78>
    1f54:	481b      	ldr	r0, [pc, #108]	; (1fc4 <_sercom_get_default_pad+0xe4>)
    1f56:	e01f      	b.n	1f98 <_sercom_get_default_pad+0xb8>
	}

	Assert(false);
	return 0;
    1f58:	2000      	movs	r0, #0
    1f5a:	e01d      	b.n	1f98 <_sercom_get_default_pad+0xb8>
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    1f5c:	481a      	ldr	r0, [pc, #104]	; (1fc8 <_sercom_get_default_pad+0xe8>)
    1f5e:	e01b      	b.n	1f98 <_sercom_get_default_pad+0xb8>
    1f60:	481a      	ldr	r0, [pc, #104]	; (1fcc <_sercom_get_default_pad+0xec>)
    1f62:	e019      	b.n	1f98 <_sercom_get_default_pad+0xb8>
    1f64:	2901      	cmp	r1, #1
    1f66:	d006      	beq.n	1f76 <_sercom_get_default_pad+0x96>
    1f68:	2900      	cmp	r1, #0
    1f6a:	d014      	beq.n	1f96 <_sercom_get_default_pad+0xb6>
    1f6c:	2902      	cmp	r1, #2
    1f6e:	d006      	beq.n	1f7e <_sercom_get_default_pad+0x9e>
    1f70:	2903      	cmp	r1, #3
    1f72:	d006      	beq.n	1f82 <_sercom_get_default_pad+0xa2>
    1f74:	e001      	b.n	1f7a <_sercom_get_default_pad+0x9a>
    1f76:	4816      	ldr	r0, [pc, #88]	; (1fd0 <_sercom_get_default_pad+0xf0>)
    1f78:	e00e      	b.n	1f98 <_sercom_get_default_pad+0xb8>
	}

	Assert(false);
	return 0;
    1f7a:	2000      	movs	r0, #0
    1f7c:	e00c      	b.n	1f98 <_sercom_get_default_pad+0xb8>
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    1f7e:	4815      	ldr	r0, [pc, #84]	; (1fd4 <_sercom_get_default_pad+0xf4>)
    1f80:	e00a      	b.n	1f98 <_sercom_get_default_pad+0xb8>
    1f82:	4815      	ldr	r0, [pc, #84]	; (1fd8 <_sercom_get_default_pad+0xf8>)
    1f84:	e008      	b.n	1f98 <_sercom_get_default_pad+0xb8>
	}

	Assert(false);
	return 0;
    1f86:	2000      	movs	r0, #0
    1f88:	e006      	b.n	1f98 <_sercom_get_default_pad+0xb8>
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    1f8a:	4814      	ldr	r0, [pc, #80]	; (1fdc <_sercom_get_default_pad+0xfc>)
    1f8c:	e004      	b.n	1f98 <_sercom_get_default_pad+0xb8>
    1f8e:	2003      	movs	r0, #3
    1f90:	e002      	b.n	1f98 <_sercom_get_default_pad+0xb8>
    1f92:	4813      	ldr	r0, [pc, #76]	; (1fe0 <_sercom_get_default_pad+0x100>)
    1f94:	e000      	b.n	1f98 <_sercom_get_default_pad+0xb8>
    1f96:	4813      	ldr	r0, [pc, #76]	; (1fe4 <_sercom_get_default_pad+0x104>)
	}

	Assert(false);
	return 0;
}
    1f98:	4770      	bx	lr
    1f9a:	46c0      	nop			; (mov r8, r8)
    1f9c:	42000c00 	.word	0x42000c00
    1fa0:	42000800 	.word	0x42000800
    1fa4:	42001000 	.word	0x42001000
    1fa8:	42001400 	.word	0x42001400
    1fac:	00050003 	.word	0x00050003
    1fb0:	00060003 	.word	0x00060003
    1fb4:	00070003 	.word	0x00070003
    1fb8:	00010003 	.word	0x00010003
    1fbc:	001e0003 	.word	0x001e0003
    1fc0:	001f0003 	.word	0x001f0003
    1fc4:	00090003 	.word	0x00090003
    1fc8:	000a0003 	.word	0x000a0003
    1fcc:	000b0003 	.word	0x000b0003
    1fd0:	00110003 	.word	0x00110003
    1fd4:	00120003 	.word	0x00120003
    1fd8:	00130003 	.word	0x00130003
    1fdc:	00040003 	.word	0x00040003
    1fe0:	00080003 	.word	0x00080003
    1fe4:	00100003 	.word	0x00100003

00001fe8 <_sercom_get_sercom_inst_index>:
 *
 * \return Index of given instance.
 */
uint8_t _sercom_get_sercom_inst_index(
		Sercom *const sercom_instance)
{
    1fe8:	b530      	push	{r4, r5, lr}
    1fea:	b085      	sub	sp, #20
	/* Save all available SERCOM instances for compare */
	Sercom *sercom_instances[SERCOM_INST_NUM] = SERCOM_INSTS;
    1fec:	466a      	mov	r2, sp
    1fee:	4b0e      	ldr	r3, [pc, #56]	; (2028 <STACK_SIZE+0x28>)
    1ff0:	cb32      	ldmia	r3!, {r1, r4, r5}
    1ff2:	c232      	stmia	r2!, {r1, r4, r5}
    1ff4:	681b      	ldr	r3, [r3, #0]
    1ff6:	6013      	str	r3, [r2, #0]

	/* Find index for sercom instance */
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
		if ((uintptr_t)sercom_instance == (uintptr_t)sercom_instances[i]) {
    1ff8:	0003      	movs	r3, r0
    1ffa:	9a00      	ldr	r2, [sp, #0]
    1ffc:	4282      	cmp	r2, r0
    1ffe:	d00f      	beq.n	2020 <STACK_SIZE+0x20>
    2000:	9a01      	ldr	r2, [sp, #4]
    2002:	4282      	cmp	r2, r0
    2004:	d008      	beq.n	2018 <STACK_SIZE+0x18>
    2006:	9a02      	ldr	r2, [sp, #8]
    2008:	4282      	cmp	r2, r0
    200a:	d007      	beq.n	201c <STACK_SIZE+0x1c>
		}
	}

	/* Invalid data given */
	Assert(false);
	return 0;
    200c:	2000      	movs	r0, #0
	/* Save all available SERCOM instances for compare */
	Sercom *sercom_instances[SERCOM_INST_NUM] = SERCOM_INSTS;

	/* Find index for sercom instance */
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
		if ((uintptr_t)sercom_instance == (uintptr_t)sercom_instances[i]) {
    200e:	9a03      	ldr	r2, [sp, #12]
    2010:	429a      	cmp	r2, r3
    2012:	d107      	bne.n	2024 <STACK_SIZE+0x24>
{
	/* Save all available SERCOM instances for compare */
	Sercom *sercom_instances[SERCOM_INST_NUM] = SERCOM_INSTS;

	/* Find index for sercom instance */
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
    2014:	3003      	adds	r0, #3
    2016:	e004      	b.n	2022 <STACK_SIZE+0x22>
    2018:	2001      	movs	r0, #1
    201a:	e002      	b.n	2022 <STACK_SIZE+0x22>
    201c:	2002      	movs	r0, #2
    201e:	e000      	b.n	2022 <STACK_SIZE+0x22>
    2020:	2000      	movs	r0, #0
		if ((uintptr_t)sercom_instance == (uintptr_t)sercom_instances[i]) {
			return i;
    2022:	b2c0      	uxtb	r0, r0
	}

	/* Invalid data given */
	Assert(false);
	return 0;
}
    2024:	b005      	add	sp, #20
    2026:	bd30      	pop	{r4, r5, pc}
    2028:	000064f8 	.word	0x000064f8

0000202c <usart_init>:
 */
enum status_code usart_init(
		struct usart_module *const module,
		Sercom *const hw,
		const struct usart_config *const config)
{
    202c:	b5f0      	push	{r4, r5, r6, r7, lr}
    202e:	465f      	mov	r7, fp
    2030:	4656      	mov	r6, sl
    2032:	464d      	mov	r5, r9
    2034:	4644      	mov	r4, r8
    2036:	b4f0      	push	{r4, r5, r6, r7}
    2038:	b091      	sub	sp, #68	; 0x44
    203a:	0005      	movs	r5, r0
    203c:	000c      	movs	r4, r1
    203e:	0016      	movs	r6, r2
	Assert(config);

	enum status_code status_code = STATUS_OK;

	/* Assign module pointer to software instance struct */
	module->hw = hw;
    2040:	6029      	str	r1, [r5, #0]

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);

	uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
    2042:	0008      	movs	r0, r1
    2044:	4bb9      	ldr	r3, [pc, #740]	; (232c <usart_init+0x300>)
    2046:	4798      	blx	r3
#else
	pm_index     = sercom_index + PM_APBCMASK_SERCOM0_Pos;
	gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
#endif

	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_SWRST) {
    2048:	6822      	ldr	r2, [r4, #0]
		/* The module is busy resetting itself */
		return STATUS_BUSY;
    204a:	2305      	movs	r3, #5
#else
	pm_index     = sercom_index + PM_APBCMASK_SERCOM0_Pos;
	gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
#endif

	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_SWRST) {
    204c:	07d2      	lsls	r2, r2, #31
    204e:	d500      	bpl.n	2052 <usart_init+0x26>
    2050:	e164      	b.n	231c <usart_init+0x2f0>
		/* The module is busy resetting itself */
		return STATUS_BUSY;
	}

	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_ENABLE) {
    2052:	6822      	ldr	r2, [r4, #0]
		/* Check the module is enabled */
		return STATUS_ERR_DENIED;
    2054:	3317      	adds	r3, #23
	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_SWRST) {
		/* The module is busy resetting itself */
		return STATUS_BUSY;
	}

	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_ENABLE) {
    2056:	0792      	lsls	r2, r2, #30
    2058:	d500      	bpl.n	205c <usart_init+0x30>
    205a:	e15f      	b.n	231c <usart_init+0x2f0>
    205c:	49b4      	ldr	r1, [pc, #720]	; (2330 <usart_init+0x304>)
    205e:	6a0a      	ldr	r2, [r1, #32]
    2060:	1c87      	adds	r7, r0, #2
    2062:	3b1b      	subs	r3, #27
    2064:	40bb      	lsls	r3, r7
    2066:	4313      	orrs	r3, r2
    2068:	620b      	str	r3, [r1, #32]
#endif

	/* Set up the GCLK for the module */
	struct system_gclk_chan_config gclk_chan_conf;
	system_gclk_chan_get_config_defaults(&gclk_chan_conf);
	gclk_chan_conf.source_generator = config->generator_source;
    206a:	a90f      	add	r1, sp, #60	; 0x3c
    206c:	272d      	movs	r7, #45	; 0x2d
    206e:	5df3      	ldrb	r3, [r6, r7]
    2070:	700b      	strb	r3, [r1, #0]
	system_gclk_chan_set_config(gclk_index, &gclk_chan_conf);
    2072:	3014      	adds	r0, #20
    2074:	b2c3      	uxtb	r3, r0
    2076:	9302      	str	r3, [sp, #8]
    2078:	0018      	movs	r0, r3
    207a:	4bae      	ldr	r3, [pc, #696]	; (2334 <usart_init+0x308>)
    207c:	4798      	blx	r3
	system_gclk_chan_enable(gclk_index);
    207e:	9802      	ldr	r0, [sp, #8]
    2080:	4bad      	ldr	r3, [pc, #692]	; (2338 <usart_init+0x30c>)
    2082:	4798      	blx	r3
	sercom_set_gclk_generator(config->generator_source, false);
    2084:	5df0      	ldrb	r0, [r6, r7]
    2086:	2100      	movs	r1, #0
    2088:	4bac      	ldr	r3, [pc, #688]	; (233c <usart_init+0x310>)
    208a:	4798      	blx	r3

	/* Set character size */
	module->character_size = config->character_size;
    208c:	7af3      	ldrb	r3, [r6, #11]
    208e:	716b      	strb	r3, [r5, #5]

	/* Set transmitter and receiver status */
	module->receiver_enabled = config->receiver_enable;
    2090:	2324      	movs	r3, #36	; 0x24
    2092:	5cf3      	ldrb	r3, [r6, r3]
    2094:	71ab      	strb	r3, [r5, #6]
	module->transmitter_enabled = config->transmitter_enable;
    2096:	2325      	movs	r3, #37	; 0x25
    2098:	5cf3      	ldrb	r3, [r6, r3]
    209a:	71eb      	strb	r3, [r5, #7]

#ifdef FEATURE_USART_LIN_SLAVE
	module->lin_slave_enabled = config->lin_slave_enable;
    209c:	7ef3      	ldrb	r3, [r6, #27]
    209e:	722b      	strb	r3, [r5, #8]
#endif
#ifdef FEATURE_USART_START_FRAME_DECTION
	module->start_frame_detection_enabled = config->start_frame_detection_enable;
    20a0:	7f33      	ldrb	r3, [r6, #28]
    20a2:	726b      	strb	r3, [r5, #9]
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
    20a4:	682b      	ldr	r3, [r5, #0]
    20a6:	4699      	mov	r9, r3

	/* Index for generic clock */
	uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
    20a8:	0018      	movs	r0, r3
    20aa:	4ba0      	ldr	r3, [pc, #640]	; (232c <usart_init+0x300>)
    20ac:	4798      	blx	r3
	uint32_t gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
    20ae:	3014      	adds	r0, #20
	uint32_t ctrla = 0;
	uint32_t ctrlb = 0;
#ifdef FEATURE_USART_ISO7816
	uint32_t ctrlc = 0;
#endif
	uint16_t baud  = 0;
    20b0:	2200      	movs	r2, #0
    20b2:	230e      	movs	r3, #14
    20b4:	a906      	add	r1, sp, #24
    20b6:	468c      	mov	ip, r1
    20b8:	4463      	add	r3, ip
    20ba:	801a      	strh	r2, [r3, #0]

	enum sercom_asynchronous_operation_mode mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
	enum sercom_asynchronous_sample_num sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;

#ifdef FEATURE_USART_OVER_SAMPLE
	switch (config->sample_rate) {
    20bc:	8a32      	ldrh	r2, [r6, #16]
    20be:	9202      	str	r2, [sp, #8]
    20c0:	2380      	movs	r3, #128	; 0x80
    20c2:	01db      	lsls	r3, r3, #7
    20c4:	429a      	cmp	r2, r3
    20c6:	d01a      	beq.n	20fe <usart_init+0xd2>
    20c8:	d804      	bhi.n	20d4 <usart_init+0xa8>
    20ca:	2380      	movs	r3, #128	; 0x80
    20cc:	019b      	lsls	r3, r3, #6
    20ce:	429a      	cmp	r2, r3
    20d0:	d00b      	beq.n	20ea <usart_init+0xbe>
    20d2:	e104      	b.n	22de <usart_init+0x2b2>
    20d4:	23c0      	movs	r3, #192	; 0xc0
    20d6:	01db      	lsls	r3, r3, #7
    20d8:	9a02      	ldr	r2, [sp, #8]
    20da:	429a      	cmp	r2, r3
    20dc:	d00a      	beq.n	20f4 <usart_init+0xc8>
    20de:	2380      	movs	r3, #128	; 0x80
    20e0:	021b      	lsls	r3, r3, #8
    20e2:	429a      	cmp	r2, r3
    20e4:	d100      	bne.n	20e8 <usart_init+0xbc>
    20e6:	e0ff      	b.n	22e8 <usart_init+0x2bc>
    20e8:	e0f9      	b.n	22de <usart_init+0x2b2>
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_3;
			break;
		case USART_SAMPLE_RATE_16X_FRACTIONAL:
			mode = SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
    20ea:	2310      	movs	r3, #16
    20ec:	9306      	str	r3, [sp, #24]
		case USART_SAMPLE_RATE_3X_ARITHMETIC:
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_3;
			break;
		case USART_SAMPLE_RATE_16X_FRACTIONAL:
			mode = SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL;
    20ee:	3b0f      	subs	r3, #15
    20f0:	9307      	str	r3, [sp, #28]
    20f2:	e0fd      	b.n	22f0 <usart_init+0x2c4>
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
			break;
		case USART_SAMPLE_RATE_8X_FRACTIONAL:
			mode = SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_8;
    20f4:	2308      	movs	r3, #8
    20f6:	9306      	str	r3, [sp, #24]
		case USART_SAMPLE_RATE_16X_FRACTIONAL:
			mode = SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
			break;
		case USART_SAMPLE_RATE_8X_FRACTIONAL:
			mode = SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL;
    20f8:	3b07      	subs	r3, #7
    20fa:	9307      	str	r3, [sp, #28]
    20fc:	e0f8      	b.n	22f0 <usart_init+0x2c4>
			break;
	}
#endif

	/* Set data order, internal muxing, and clock polarity */
	ctrla = (uint32_t)config->data_order |
    20fe:	6833      	ldr	r3, [r6, #0]
    2100:	9304      	str	r3, [sp, #16]
		(uint32_t)config->mux_setting |
    2102:	68f3      	ldr	r3, [r6, #12]
    2104:	469b      	mov	fp, r3
	#ifdef FEATURE_USART_OVER_SAMPLE
		config->sample_adjustment |
    2106:	6973      	ldr	r3, [r6, #20]
    2108:	9303      	str	r3, [sp, #12]
		config->sample_rate |
	#endif
	#ifdef FEATURE_USART_IMMEDIATE_BUFFER_OVERFLOW_NOTIFICATION
		(config->immediate_buffer_overflow_notification << SERCOM_USART_CTRLA_IBON_Pos) |
    210a:	7e33      	ldrb	r3, [r6, #24]
    210c:	4698      	mov	r8, r3
	#endif
		(config->clock_polarity_inverted << SERCOM_USART_CTRLA_CPOL_Pos);
    210e:	2326      	movs	r3, #38	; 0x26
    2110:	5cf3      	ldrb	r3, [r6, r3]
    2112:	9305      	str	r3, [sp, #20]

	enum status_code status_code = STATUS_OK;

	transfer_mode = (uint32_t)config->transfer_mode;
    2114:	6873      	ldr	r3, [r6, #4]
    2116:	469a      	mov	sl, r3
#ifdef FEATURE_USART_ISO7816
	if(config->iso7816_config.enabled) {
		baud = config->baudrate;
	} else {
#endif
	switch (transfer_mode)
    2118:	2b00      	cmp	r3, #0
    211a:	d015      	beq.n	2148 <usart_init+0x11c>
    211c:	2380      	movs	r3, #128	; 0x80
    211e:	055b      	lsls	r3, r3, #21
    2120:	459a      	cmp	sl, r3
    2122:	d136      	bne.n	2192 <usart_init+0x166>
	{
		case USART_TRANSFER_SYNCHRONOUSLY:
			if (!config->use_external_clock) {
    2124:	2327      	movs	r3, #39	; 0x27
    2126:	5cf3      	ldrb	r3, [r6, r3]
    2128:	2b00      	cmp	r3, #0
    212a:	d136      	bne.n	219a <usart_init+0x16e>
				status_code = _sercom_get_sync_baud_val(config->baudrate,
    212c:	6a33      	ldr	r3, [r6, #32]
    212e:	001f      	movs	r7, r3
    2130:	b2c0      	uxtb	r0, r0
    2132:	4b83      	ldr	r3, [pc, #524]	; (2340 <usart_init+0x314>)
    2134:	4798      	blx	r3
    2136:	0001      	movs	r1, r0
    2138:	220e      	movs	r2, #14
    213a:	ab06      	add	r3, sp, #24
    213c:	469c      	mov	ip, r3
    213e:	4462      	add	r2, ip
    2140:	0038      	movs	r0, r7
    2142:	4b80      	ldr	r3, [pc, #512]	; (2344 <usart_init+0x318>)
    2144:	4798      	blx	r3
    2146:	e025      	b.n	2194 <usart_init+0x168>
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
			break;
		case USART_SAMPLE_RATE_8X_ARITHMETIC:
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_8;
    2148:	2308      	movs	r3, #8
    214a:	9306      	str	r3, [sp, #24]
		case USART_SAMPLE_RATE_16X_ARITHMETIC:
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
			break;
		case USART_SAMPLE_RATE_8X_ARITHMETIC:
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
    214c:	2300      	movs	r3, #0
    214e:	9307      	str	r3, [sp, #28]
			}

			break;

		case USART_TRANSFER_ASYNCHRONOUSLY:
			if (config->use_external_clock) {
    2150:	2327      	movs	r3, #39	; 0x27
    2152:	5cf3      	ldrb	r3, [r6, r3]
    2154:	2b00      	cmp	r3, #0
    2156:	d00b      	beq.n	2170 <usart_init+0x144>
				status_code =
    2158:	9b06      	ldr	r3, [sp, #24]
    215a:	9300      	str	r3, [sp, #0]
    215c:	9b07      	ldr	r3, [sp, #28]
    215e:	220e      	movs	r2, #14
    2160:	a906      	add	r1, sp, #24
    2162:	468c      	mov	ip, r1
    2164:	4462      	add	r2, ip
    2166:	6ab1      	ldr	r1, [r6, #40]	; 0x28
    2168:	6a30      	ldr	r0, [r6, #32]
    216a:	4f77      	ldr	r7, [pc, #476]	; (2348 <usart_init+0x31c>)
    216c:	47b8      	blx	r7
    216e:	e011      	b.n	2194 <usart_init+0x168>
						_sercom_get_async_baud_val(config->baudrate,
							config->ext_clock_freq, &baud, mode, sample_num);
			} else {
				status_code =
						_sercom_get_async_baud_val(config->baudrate,
    2170:	6a33      	ldr	r3, [r6, #32]
    2172:	001f      	movs	r7, r3
    2174:	b2c0      	uxtb	r0, r0
    2176:	4b72      	ldr	r3, [pc, #456]	; (2340 <usart_init+0x314>)
    2178:	4798      	blx	r3
    217a:	0001      	movs	r1, r0
			if (config->use_external_clock) {
				status_code =
						_sercom_get_async_baud_val(config->baudrate,
							config->ext_clock_freq, &baud, mode, sample_num);
			} else {
				status_code =
    217c:	9b06      	ldr	r3, [sp, #24]
    217e:	9300      	str	r3, [sp, #0]
    2180:	9b07      	ldr	r3, [sp, #28]
    2182:	220e      	movs	r2, #14
    2184:	a806      	add	r0, sp, #24
    2186:	4684      	mov	ip, r0
    2188:	4462      	add	r2, ip
    218a:	0038      	movs	r0, r7
    218c:	4f6e      	ldr	r7, [pc, #440]	; (2348 <usart_init+0x31c>)
    218e:	47b8      	blx	r7
    2190:	e000      	b.n	2194 <usart_init+0x168>
	#ifdef FEATURE_USART_IMMEDIATE_BUFFER_OVERFLOW_NOTIFICATION
		(config->immediate_buffer_overflow_notification << SERCOM_USART_CTRLA_IBON_Pos) |
	#endif
		(config->clock_polarity_inverted << SERCOM_USART_CTRLA_CPOL_Pos);

	enum status_code status_code = STATUS_OK;
    2192:	2000      	movs	r0, #0
    2194:	1e03      	subs	r3, r0, #0

			break;
	}

	/* Check if calculating the baudrate failed */
	if (status_code != STATUS_OK) {
    2196:	d000      	beq.n	219a <usart_init+0x16e>
    2198:	e0c0      	b.n	231c <usart_init+0x2f0>
#ifdef FEATURE_USART_ISO7816
	}
#endif

#ifdef FEATURE_USART_IRDA
	if(config->encoding_format_enable) {
    219a:	7e73      	ldrb	r3, [r6, #25]
    219c:	2b00      	cmp	r3, #0
    219e:	d002      	beq.n	21a6 <usart_init+0x17a>
		usart_hw->RXPL.reg = config->receive_pulse_length;
    21a0:	7eb3      	ldrb	r3, [r6, #26]
    21a2:	464a      	mov	r2, r9
    21a4:	7393      	strb	r3, [r2, #14]
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);
    21a6:	682a      	ldr	r2, [r5, #0]
    21a8:	9f02      	ldr	r7, [sp, #8]

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
    21aa:	69d3      	ldr	r3, [r2, #28]
		const struct usart_module *const module)
{
	/* Sanity check */
	Assert(module);

	while (usart_is_syncing(module)) {
    21ac:	2b00      	cmp	r3, #0
    21ae:	d1fc      	bne.n	21aa <usart_init+0x17e>

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);

	/*Set baud val */
	usart_hw->BAUD.reg = baud;
    21b0:	330e      	adds	r3, #14
    21b2:	aa06      	add	r2, sp, #24
    21b4:	4694      	mov	ip, r2
    21b6:	4463      	add	r3, ip
    21b8:	881b      	ldrh	r3, [r3, #0]
    21ba:	464a      	mov	r2, r9
    21bc:	8193      	strh	r3, [r2, #12]

	/* Set sample mode */
	ctrla |= transfer_mode;
    21be:	9b04      	ldr	r3, [sp, #16]
    21c0:	465a      	mov	r2, fp
    21c2:	4313      	orrs	r3, r2
    21c4:	9a03      	ldr	r2, [sp, #12]
    21c6:	4313      	orrs	r3, r2
    21c8:	4652      	mov	r2, sl
    21ca:	4313      	orrs	r3, r2
    21cc:	433b      	orrs	r3, r7
    21ce:	4642      	mov	r2, r8
    21d0:	0212      	lsls	r2, r2, #8
    21d2:	4313      	orrs	r3, r2
    21d4:	9a05      	ldr	r2, [sp, #20]
    21d6:	0757      	lsls	r7, r2, #29
    21d8:	431f      	orrs	r7, r3

	if (config->use_external_clock == false) {
    21da:	2327      	movs	r3, #39	; 0x27
    21dc:	5cf3      	ldrb	r3, [r6, r3]
    21de:	2b00      	cmp	r3, #0
    21e0:	d101      	bne.n	21e6 <usart_init+0x1ba>
		ctrla |= SERCOM_USART_CTRLA_MODE(0x1);
    21e2:	3304      	adds	r3, #4
    21e4:	431f      	orrs	r7, r3
	else {
		ctrla |= SERCOM_USART_CTRLA_MODE(0x0);
	}

	/* Set stopbits and enable transceivers */
	ctrlb =  
    21e6:	7e71      	ldrb	r1, [r6, #25]
    21e8:	0289      	lsls	r1, r1, #10
    21ea:	7f33      	ldrb	r3, [r6, #28]
    21ec:	025b      	lsls	r3, r3, #9
    21ee:	4319      	orrs	r1, r3
    21f0:	7f73      	ldrb	r3, [r6, #29]
    21f2:	021b      	lsls	r3, r3, #8
    21f4:	4319      	orrs	r1, r3
			(config->start_frame_detection_enable << SERCOM_USART_CTRLB_SFDE_Pos) |
		#endif
		#ifdef FEATURE_USART_COLLISION_DECTION
			(config->collision_detection_enable << SERCOM_USART_CTRLB_COLDEN_Pos) |
		#endif
			(config->receiver_enable << SERCOM_USART_CTRLB_RXEN_Pos) |
    21f6:	2324      	movs	r3, #36	; 0x24
	else {
		ctrla |= SERCOM_USART_CTRLA_MODE(0x0);
	}

	/* Set stopbits and enable transceivers */
	ctrlb =  
    21f8:	5cf3      	ldrb	r3, [r6, r3]
    21fa:	045b      	lsls	r3, r3, #17
    21fc:	4319      	orrs	r1, r3
		#endif
		#ifdef FEATURE_USART_COLLISION_DECTION
			(config->collision_detection_enable << SERCOM_USART_CTRLB_COLDEN_Pos) |
		#endif
			(config->receiver_enable << SERCOM_USART_CTRLB_RXEN_Pos) |
			(config->transmitter_enable << SERCOM_USART_CTRLB_TXEN_Pos);
    21fe:	2325      	movs	r3, #37	; 0x25
	else {
		ctrla |= SERCOM_USART_CTRLA_MODE(0x0);
	}

	/* Set stopbits and enable transceivers */
	ctrlb =  
    2200:	5cf2      	ldrb	r2, [r6, r3]
    2202:	0412      	lsls	r2, r2, #16
    2204:	4311      	orrs	r1, r2
				ctrlb |= USART_STOPBITS_1;
				break;		
		}
	} else {
#endif
	ctrlb |= (uint32_t)config->character_size;
    2206:	7af3      	ldrb	r3, [r6, #11]
    2208:	4319      	orrs	r1, r3
	/* Check parity mode bits */
	if (config->parity != USART_PARITY_NONE) {
    220a:	8933      	ldrh	r3, [r6, #8]
    220c:	2bff      	cmp	r3, #255	; 0xff
    220e:	d004      	beq.n	221a <usart_init+0x1ee>
		ctrla |= SERCOM_USART_CTRLA_FORM(1);
    2210:	2280      	movs	r2, #128	; 0x80
    2212:	0452      	lsls	r2, r2, #17
    2214:	4317      	orrs	r7, r2
		ctrlb |= config->parity;
    2216:	4319      	orrs	r1, r3
    2218:	e005      	b.n	2226 <usart_init+0x1fa>
	} else {
#ifdef FEATURE_USART_LIN_SLAVE
		if(config->lin_slave_enable) {
    221a:	7ef3      	ldrb	r3, [r6, #27]
    221c:	2b00      	cmp	r3, #0
    221e:	d002      	beq.n	2226 <usart_init+0x1fa>
			ctrla |= SERCOM_USART_CTRLA_FORM(0x4);
    2220:	2380      	movs	r3, #128	; 0x80
    2222:	04db      	lsls	r3, r3, #19
    2224:	431f      	orrs	r7, r3
		ctrla |= config->lin_node;
	}
#endif

	/* Set whether module should run in standby. */
	if (config->run_in_standby || system_is_debugger_present()) {
    2226:	232c      	movs	r3, #44	; 0x2c
    2228:	5cf3      	ldrb	r3, [r6, r3]
    222a:	2b00      	cmp	r3, #0
    222c:	d103      	bne.n	2236 <usart_init+0x20a>
    222e:	4b47      	ldr	r3, [pc, #284]	; (234c <usart_init+0x320>)
    2230:	789b      	ldrb	r3, [r3, #2]
    2232:	079b      	lsls	r3, r3, #30
    2234:	d501      	bpl.n	223a <usart_init+0x20e>
		ctrla |= SERCOM_USART_CTRLA_RUNSTDBY;
    2236:	2380      	movs	r3, #128	; 0x80
    2238:	431f      	orrs	r7, r3
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);
    223a:	682a      	ldr	r2, [r5, #0]

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
    223c:	69d3      	ldr	r3, [r2, #28]
		const struct usart_module *const module)
{
	/* Sanity check */
	Assert(module);

	while (usart_is_syncing(module)) {
    223e:	2b00      	cmp	r3, #0
    2240:	d1fc      	bne.n	223c <usart_init+0x210>

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);

	/* Write configuration to CTRLB */
	usart_hw->CTRLB.reg = ctrlb;
    2242:	464b      	mov	r3, r9
    2244:	6059      	str	r1, [r3, #4]
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);
    2246:	682a      	ldr	r2, [r5, #0]

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
    2248:	69d3      	ldr	r3, [r2, #28]
		const struct usart_module *const module)
{
	/* Sanity check */
	Assert(module);

	while (usart_is_syncing(module)) {
    224a:	2b00      	cmp	r3, #0
    224c:	d1fc      	bne.n	2248 <usart_init+0x21c>

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);

	/* Write configuration to CTRLA */
	usart_hw->CTRLA.reg = ctrla;
    224e:	464b      	mov	r3, r9
    2250:	601f      	str	r7, [r3, #0]
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
    2252:	ab0e      	add	r3, sp, #56	; 0x38
    2254:	2280      	movs	r2, #128	; 0x80
    2256:	701a      	strb	r2, [r3, #0]
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
    2258:	2200      	movs	r2, #0
    225a:	705a      	strb	r2, [r3, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
	config->powersave    = false;
    225c:	70da      	strb	r2, [r3, #3]
	}

	struct system_pinmux_config pin_conf;
	system_pinmux_get_config_defaults(&pin_conf);
	pin_conf.direction = SYSTEM_PINMUX_PIN_DIR_INPUT;
	pin_conf.input_pull = SYSTEM_PINMUX_PIN_PULL_NONE;
    225e:	709a      	strb	r2, [r3, #2]

	uint32_t pad_pinmuxes[] = {
    2260:	6b33      	ldr	r3, [r6, #48]	; 0x30
    2262:	930a      	str	r3, [sp, #40]	; 0x28
    2264:	6b73      	ldr	r3, [r6, #52]	; 0x34
    2266:	930b      	str	r3, [sp, #44]	; 0x2c
    2268:	6bb3      	ldr	r3, [r6, #56]	; 0x38
    226a:	930c      	str	r3, [sp, #48]	; 0x30
    226c:	6bf3      	ldr	r3, [r6, #60]	; 0x3c
    226e:	9302      	str	r3, [sp, #8]
    2270:	930d      	str	r3, [sp, #52]	; 0x34
    2272:	2700      	movs	r7, #0
		if (current_pinmux == PINMUX_DEFAULT) {
			current_pinmux = _sercom_get_default_pad(hw, pad);
		}

		if (current_pinmux != PINMUX_UNUSED) {
			pin_conf.mux_position = current_pinmux & 0xFFFF;
    2274:	ae0e      	add	r6, sp, #56	; 0x38
    2276:	b2f9      	uxtb	r1, r7
			config->pinmux_pad2, config->pinmux_pad3
		};

	/* Configure the SERCOM pins according to the user configuration */
	for (uint8_t pad = 0; pad < 4; pad++) {
		uint32_t current_pinmux = pad_pinmuxes[pad];
    2278:	00bb      	lsls	r3, r7, #2
    227a:	aa0a      	add	r2, sp, #40	; 0x28
    227c:	5898      	ldr	r0, [r3, r2]

		if (current_pinmux == PINMUX_DEFAULT) {
    227e:	2800      	cmp	r0, #0
    2280:	d102      	bne.n	2288 <usart_init+0x25c>
			current_pinmux = _sercom_get_default_pad(hw, pad);
    2282:	0020      	movs	r0, r4
    2284:	4b32      	ldr	r3, [pc, #200]	; (2350 <usart_init+0x324>)
    2286:	4798      	blx	r3
		}

		if (current_pinmux != PINMUX_UNUSED) {
    2288:	1c43      	adds	r3, r0, #1
    228a:	d005      	beq.n	2298 <usart_init+0x26c>
			pin_conf.mux_position = current_pinmux & 0xFFFF;
    228c:	7030      	strb	r0, [r6, #0]
			system_pinmux_pin_set_config(current_pinmux >> 16, &pin_conf);
    228e:	0c00      	lsrs	r0, r0, #16
    2290:	b2c0      	uxtb	r0, r0
    2292:	0031      	movs	r1, r6
    2294:	4b2f      	ldr	r3, [pc, #188]	; (2354 <usart_init+0x328>)
    2296:	4798      	blx	r3
    2298:	3701      	adds	r7, #1
			config->pinmux_pad0, config->pinmux_pad1,
			config->pinmux_pad2, config->pinmux_pad3
		};

	/* Configure the SERCOM pins according to the user configuration */
	for (uint8_t pad = 0; pad < 4; pad++) {
    229a:	2f04      	cmp	r7, #4
    229c:	d1eb      	bne.n	2276 <usart_init+0x24a>
	}

#if USART_CALLBACK_MODE == true
	/* Initialize parameters */
	for (uint32_t i = 0; i < USART_CALLBACK_N; i++) {
		module->callback[i]            = NULL;
    229e:	2300      	movs	r3, #0
    22a0:	60eb      	str	r3, [r5, #12]
    22a2:	612b      	str	r3, [r5, #16]
    22a4:	616b      	str	r3, [r5, #20]
    22a6:	61ab      	str	r3, [r5, #24]
    22a8:	61eb      	str	r3, [r5, #28]
    22aa:	622b      	str	r3, [r5, #32]
	}

	module->tx_buffer_ptr              = NULL;
    22ac:	62ab      	str	r3, [r5, #40]	; 0x28
	module->rx_buffer_ptr              = NULL;
    22ae:	626b      	str	r3, [r5, #36]	; 0x24
	module->remaining_tx_buffer_length = 0x0000;
    22b0:	2200      	movs	r2, #0
    22b2:	85eb      	strh	r3, [r5, #46]	; 0x2e
	module->remaining_rx_buffer_length = 0x0000;
    22b4:	85ab      	strh	r3, [r5, #44]	; 0x2c
	module->callback_reg_mask          = 0x00;
    22b6:	3330      	adds	r3, #48	; 0x30
    22b8:	54ea      	strb	r2, [r5, r3]
	module->callback_enable_mask       = 0x00;
    22ba:	3301      	adds	r3, #1
    22bc:	54ea      	strb	r2, [r5, r3]
	module->rx_status                  = STATUS_OK;
    22be:	3301      	adds	r3, #1
    22c0:	54ea      	strb	r2, [r5, r3]
	module->tx_status                  = STATUS_OK;
    22c2:	3301      	adds	r3, #1
    22c4:	54ea      	strb	r2, [r5, r3]

	/* Set interrupt handler and register USART software module struct in
	 * look-up table */
	uint8_t instance_index = _sercom_get_sercom_inst_index(module->hw);
    22c6:	6828      	ldr	r0, [r5, #0]
    22c8:	4b18      	ldr	r3, [pc, #96]	; (232c <usart_init+0x300>)
    22ca:	4798      	blx	r3
    22cc:	0004      	movs	r4, r0
	_sercom_set_handler(instance_index, _usart_interrupt_handler);
    22ce:	4922      	ldr	r1, [pc, #136]	; (2358 <usart_init+0x32c>)
    22d0:	4b22      	ldr	r3, [pc, #136]	; (235c <usart_init+0x330>)
    22d2:	4798      	blx	r3
	_sercom_instances[instance_index] = module;
    22d4:	00a4      	lsls	r4, r4, #2
    22d6:	4b22      	ldr	r3, [pc, #136]	; (2360 <usart_init+0x334>)
    22d8:	50e5      	str	r5, [r4, r3]
#endif

	return status_code;
    22da:	2300      	movs	r3, #0
    22dc:	e01e      	b.n	231c <usart_init+0x2f0>
#endif
	uint16_t baud  = 0;
	uint32_t transfer_mode;

	enum sercom_asynchronous_operation_mode mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
	enum sercom_asynchronous_sample_num sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
    22de:	2310      	movs	r3, #16
    22e0:	9306      	str	r3, [sp, #24]
	uint32_t ctrlc = 0;
#endif
	uint16_t baud  = 0;
	uint32_t transfer_mode;

	enum sercom_asynchronous_operation_mode mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
    22e2:	2300      	movs	r3, #0
    22e4:	9307      	str	r3, [sp, #28]
    22e6:	e003      	b.n	22f0 <usart_init+0x2c4>
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_8;
			break;
		case USART_SAMPLE_RATE_3X_ARITHMETIC:
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_3;
    22e8:	2303      	movs	r3, #3
    22ea:	9306      	str	r3, [sp, #24]
		case USART_SAMPLE_RATE_8X_ARITHMETIC:
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_8;
			break;
		case USART_SAMPLE_RATE_3X_ARITHMETIC:
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
    22ec:	2300      	movs	r3, #0
    22ee:	9307      	str	r3, [sp, #28]
			break;
	}
#endif

	/* Set data order, internal muxing, and clock polarity */
	ctrla = (uint32_t)config->data_order |
    22f0:	6833      	ldr	r3, [r6, #0]
    22f2:	9304      	str	r3, [sp, #16]
		(uint32_t)config->mux_setting |
    22f4:	68f3      	ldr	r3, [r6, #12]
    22f6:	469b      	mov	fp, r3
	#ifdef FEATURE_USART_OVER_SAMPLE
		config->sample_adjustment |
    22f8:	6973      	ldr	r3, [r6, #20]
    22fa:	9303      	str	r3, [sp, #12]
		config->sample_rate |
	#endif
	#ifdef FEATURE_USART_IMMEDIATE_BUFFER_OVERFLOW_NOTIFICATION
		(config->immediate_buffer_overflow_notification << SERCOM_USART_CTRLA_IBON_Pos) |
    22fc:	7e33      	ldrb	r3, [r6, #24]
    22fe:	4698      	mov	r8, r3
	#endif
		(config->clock_polarity_inverted << SERCOM_USART_CTRLA_CPOL_Pos);
    2300:	2326      	movs	r3, #38	; 0x26
    2302:	5cf3      	ldrb	r3, [r6, r3]
    2304:	9305      	str	r3, [sp, #20]

	enum status_code status_code = STATUS_OK;

	transfer_mode = (uint32_t)config->transfer_mode;
    2306:	6873      	ldr	r3, [r6, #4]
    2308:	469a      	mov	sl, r3
#ifdef FEATURE_USART_ISO7816
	if(config->iso7816_config.enabled) {
		baud = config->baudrate;
	} else {
#endif
	switch (transfer_mode)
    230a:	2b00      	cmp	r3, #0
    230c:	d100      	bne.n	2310 <usart_init+0x2e4>
    230e:	e71f      	b.n	2150 <usart_init+0x124>
    2310:	2380      	movs	r3, #128	; 0x80
    2312:	055b      	lsls	r3, r3, #21
    2314:	459a      	cmp	sl, r3
    2316:	d100      	bne.n	231a <usart_init+0x2ee>
    2318:	e704      	b.n	2124 <usart_init+0xf8>
    231a:	e73e      	b.n	219a <usart_init+0x16e>
	_sercom_set_handler(instance_index, _usart_interrupt_handler);
	_sercom_instances[instance_index] = module;
#endif

	return status_code;
}
    231c:	0018      	movs	r0, r3
    231e:	b011      	add	sp, #68	; 0x44
    2320:	bc3c      	pop	{r2, r3, r4, r5}
    2322:	4690      	mov	r8, r2
    2324:	4699      	mov	r9, r3
    2326:	46a2      	mov	sl, r4
    2328:	46ab      	mov	fp, r5
    232a:	bdf0      	pop	{r4, r5, r6, r7, pc}
    232c:	00001fe9 	.word	0x00001fe9
    2330:	40000400 	.word	0x40000400
    2334:	00002d15 	.word	0x00002d15
    2338:	00002c89 	.word	0x00002c89
    233c:	00001e95 	.word	0x00001e95
    2340:	00002d31 	.word	0x00002d31
    2344:	00001ca5 	.word	0x00001ca5
    2348:	00001ccd 	.word	0x00001ccd
    234c:	41002000 	.word	0x41002000
    2350:	00001ee1 	.word	0x00001ee1
    2354:	00002e0d 	.word	0x00002e0d
    2358:	000024e5 	.word	0x000024e5
    235c:	00002675 	.word	0x00002675
    2360:	20000274 	.word	0x20000274

00002364 <usart_write_wait>:

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);

	/* Check that the transmitter is enabled */
	if (!(module->transmitter_enabled)) {
    2364:	79c2      	ldrb	r2, [r0, #7]
		return STATUS_ERR_DENIED;
    2366:	231c      	movs	r3, #28

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);

	/* Check that the transmitter is enabled */
	if (!(module->transmitter_enabled)) {
    2368:	2a00      	cmp	r2, #0
    236a:	d00e      	beq.n	238a <usart_write_wait+0x26>
		return STATUS_ERR_DENIED;
	}

#if USART_CALLBACK_MODE == true
	/* Check if the USART is busy doing asynchronous operation. */
	if (module->remaining_tx_buffer_length > 0) {
    236c:	8dc2      	ldrh	r2, [r0, #46]	; 0x2e
    236e:	b292      	uxth	r2, r2
		return STATUS_BUSY;
    2370:	3b17      	subs	r3, #23
		return STATUS_ERR_DENIED;
	}

#if USART_CALLBACK_MODE == true
	/* Check if the USART is busy doing asynchronous operation. */
	if (module->remaining_tx_buffer_length > 0) {
    2372:	2a00      	cmp	r2, #0
    2374:	d109      	bne.n	238a <usart_write_wait+0x26>
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
    2376:	6803      	ldr	r3, [r0, #0]
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
    2378:	69da      	ldr	r2, [r3, #28]
		const struct usart_module *const module)
{
	/* Sanity check */
	Assert(module);

	while (usart_is_syncing(module)) {
    237a:	2a00      	cmp	r2, #0
    237c:	d1fc      	bne.n	2378 <usart_write_wait+0x14>

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);

	/* Write data to USART module */
	usart_hw->DATA.reg = tx_data;
    237e:	8519      	strh	r1, [r3, #40]	; 0x28

	while (!(usart_hw->INTFLAG.reg & SERCOM_USART_INTFLAG_TXC)) {
    2380:	2102      	movs	r1, #2
    2382:	7e1a      	ldrb	r2, [r3, #24]
    2384:	420a      	tst	r2, r1
    2386:	d0fc      	beq.n	2382 <usart_write_wait+0x1e>
		/* Wait until data is sent */
	}

	return STATUS_OK;
    2388:	2300      	movs	r3, #0
}
    238a:	0018      	movs	r0, r3
    238c:	4770      	bx	lr
    238e:	46c0      	nop			; (mov r8, r8)

00002390 <usart_read_wait>:

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);

	/* Check that the receiver is enabled */
	if (!(module->receiver_enabled)) {
    2390:	7982      	ldrb	r2, [r0, #6]
		return STATUS_ERR_DENIED;
    2392:	231c      	movs	r3, #28

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);

	/* Check that the receiver is enabled */
	if (!(module->receiver_enabled)) {
    2394:	2a00      	cmp	r2, #0
    2396:	d030      	beq.n	23fa <usart_read_wait+0x6a>
		return STATUS_ERR_DENIED;
	}

#if USART_CALLBACK_MODE == true
	/* Check if the USART is busy doing asynchronous operation. */
	if (module->remaining_rx_buffer_length > 0) {
    2398:	8d82      	ldrh	r2, [r0, #44]	; 0x2c
    239a:	b292      	uxth	r2, r2
		return STATUS_BUSY;
    239c:	3b17      	subs	r3, #23
		return STATUS_ERR_DENIED;
	}

#if USART_CALLBACK_MODE == true
	/* Check if the USART is busy doing asynchronous operation. */
	if (module->remaining_rx_buffer_length > 0) {
    239e:	2a00      	cmp	r2, #0
    23a0:	d12b      	bne.n	23fa <usart_read_wait+0x6a>

	/* Error variable */
	uint8_t error_code;

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
    23a2:	6802      	ldr	r2, [r0, #0]
		return STATUS_BUSY;
	}
#endif

	/* Check if USART has new data */
	if (!(usart_hw->INTFLAG.reg & SERCOM_USART_INTFLAG_RXC)) {
    23a4:	7e10      	ldrb	r0, [r2, #24]
    23a6:	0740      	lsls	r0, r0, #29
    23a8:	d527      	bpl.n	23fa <usart_read_wait+0x6a>
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
    23aa:	69d3      	ldr	r3, [r2, #28]
		const struct usart_module *const module)
{
	/* Sanity check */
	Assert(module);

	while (usart_is_syncing(module)) {
    23ac:	2b00      	cmp	r3, #0
    23ae:	d1fc      	bne.n	23aa <usart_read_wait+0x1a>

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);

	/* Read out the status code and mask away all but the 3 LSBs*/
	error_code = (uint8_t)(usart_hw->STATUS.reg & SERCOM_USART_STATUS_MASK);
    23b0:	8b53      	ldrh	r3, [r2, #26]
    23b2:	b2db      	uxtb	r3, r3

	/* Check if an error has occurred during the receiving */
	if (error_code) {
    23b4:	0698      	lsls	r0, r3, #26
    23b6:	d01d      	beq.n	23f4 <usart_read_wait+0x64>
		/* Check which error occurred */
		if (error_code & SERCOM_USART_STATUS_FERR) {
    23b8:	0798      	lsls	r0, r3, #30
    23ba:	d503      	bpl.n	23c4 <usart_read_wait+0x34>
			/* Clear flag by writing a 1 to it and
			 * return with an error code */
			usart_hw->STATUS.reg = SERCOM_USART_STATUS_FERR;
    23bc:	2302      	movs	r3, #2
    23be:	8353      	strh	r3, [r2, #26]

			return STATUS_ERR_BAD_FORMAT;
    23c0:	3318      	adds	r3, #24
    23c2:	e01a      	b.n	23fa <usart_read_wait+0x6a>
		} else if (error_code & SERCOM_USART_STATUS_BUFOVF) {
    23c4:	0758      	lsls	r0, r3, #29
    23c6:	d503      	bpl.n	23d0 <usart_read_wait+0x40>
			/* Clear flag by writing a 1 to it and
			 * return with an error code */
			usart_hw->STATUS.reg = SERCOM_USART_STATUS_BUFOVF;
    23c8:	2304      	movs	r3, #4
    23ca:	8353      	strh	r3, [r2, #26]

			return STATUS_ERR_OVERFLOW;
    23cc:	331a      	adds	r3, #26
    23ce:	e014      	b.n	23fa <usart_read_wait+0x6a>
		} else if (error_code & SERCOM_USART_STATUS_PERR) {
    23d0:	07d8      	lsls	r0, r3, #31
    23d2:	d503      	bpl.n	23dc <usart_read_wait+0x4c>
			/* Clear flag by writing a 1 to it and
			 * return with an error code */
			usart_hw->STATUS.reg = SERCOM_USART_STATUS_PERR;
    23d4:	2301      	movs	r3, #1
    23d6:	8353      	strh	r3, [r2, #26]

			return STATUS_ERR_BAD_DATA;
    23d8:	3312      	adds	r3, #18
    23da:	e00e      	b.n	23fa <usart_read_wait+0x6a>
		}
#ifdef FEATURE_USART_LIN_SLAVE
		else if (error_code & SERCOM_USART_STATUS_ISF) {
    23dc:	06d8      	lsls	r0, r3, #27
    23de:	d503      	bpl.n	23e8 <usart_read_wait+0x58>
			/* Clear flag by writing 1 to it  and
			 *  return with an error code */
			usart_hw->STATUS.reg = SERCOM_USART_STATUS_ISF;
    23e0:	2310      	movs	r3, #16
    23e2:	8353      	strh	r3, [r2, #26]

			return STATUS_ERR_PROTOCOL;
    23e4:	3332      	adds	r3, #50	; 0x32
    23e6:	e008      	b.n	23fa <usart_read_wait+0x6a>
		}
#endif
#ifdef FEATURE_USART_COLLISION_DECTION
		else if (error_code & SERCOM_USART_STATUS_COLL) {
    23e8:	069b      	lsls	r3, r3, #26
    23ea:	d503      	bpl.n	23f4 <usart_read_wait+0x64>
			/* Clear flag by writing 1 to it
			 *  return with an error code */
			usart_hw->STATUS.reg = SERCOM_USART_STATUS_COLL;
    23ec:	2320      	movs	r3, #32
    23ee:	8353      	strh	r3, [r2, #26]

			return STATUS_ERR_PACKET_COLLISION;
    23f0:	3321      	adds	r3, #33	; 0x21
    23f2:	e002      	b.n	23fa <usart_read_wait+0x6a>
		}
#endif
	}

	/* Read data from USART module */
	*rx_data = usart_hw->DATA.reg;
    23f4:	8d13      	ldrh	r3, [r2, #40]	; 0x28
    23f6:	800b      	strh	r3, [r1, #0]

	return STATUS_OK;
    23f8:	2300      	movs	r3, #0
}
    23fa:	0018      	movs	r0, r3
    23fc:	4770      	bx	lr
    23fe:	46c0      	nop			; (mov r8, r8)

00002400 <_usart_write_buffer>:
 */
enum status_code _usart_write_buffer(
		struct usart_module *const module,
		uint8_t *tx_data,
		uint16_t length)
{
    2400:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    2402:	0006      	movs	r6, r0
    2404:	000c      	movs	r4, r1
    2406:	0015      	movs	r5, r2
	Assert(module);
	Assert(module->hw);
	Assert(tx_data);

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
    2408:	6807      	ldr	r7, [r0, #0]
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
    240a:	4b0a      	ldr	r3, [pc, #40]	; (2434 <_usart_write_buffer+0x34>)
    240c:	4798      	blx	r3

	system_interrupt_enter_critical_section();

	/* Check if the USART transmitter is busy */
	if (module->remaining_tx_buffer_length > 0) {
    240e:	8df3      	ldrh	r3, [r6, #46]	; 0x2e
    2410:	b29b      	uxth	r3, r3
    2412:	2b00      	cmp	r3, #0
    2414:	d003      	beq.n	241e <_usart_write_buffer+0x1e>
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
    2416:	4b08      	ldr	r3, [pc, #32]	; (2438 <_usart_write_buffer+0x38>)
    2418:	4798      	blx	r3
		system_interrupt_leave_critical_section();
		return STATUS_BUSY;
    241a:	2005      	movs	r0, #5
    241c:	e009      	b.n	2432 <_usart_write_buffer+0x32>
	}

	/* Write parameters to the device instance */
	module->remaining_tx_buffer_length = length;
    241e:	85f5      	strh	r5, [r6, #46]	; 0x2e
    2420:	4b05      	ldr	r3, [pc, #20]	; (2438 <_usart_write_buffer+0x38>)
    2422:	4798      	blx	r3

	system_interrupt_leave_critical_section();

	module->tx_buffer_ptr              = tx_data;
    2424:	62b4      	str	r4, [r6, #40]	; 0x28
	module->tx_status                  = STATUS_BUSY;
    2426:	2205      	movs	r2, #5
    2428:	2333      	movs	r3, #51	; 0x33
    242a:	54f2      	strb	r2, [r6, r3]

	/* Enable the Data Register Empty Interrupt */
	usart_hw->INTENSET.reg = SERCOM_USART_INTFLAG_DRE;
    242c:	3b32      	subs	r3, #50	; 0x32
    242e:	75bb      	strb	r3, [r7, #22]

	return STATUS_OK;
    2430:	2000      	movs	r0, #0
}
    2432:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    2434:	00002785 	.word	0x00002785
    2438:	000027c5 	.word	0x000027c5

0000243c <_usart_read_buffer>:
 */
enum status_code _usart_read_buffer(
		struct usart_module *const module,
		uint8_t *rx_data,
		uint16_t length)
{
    243c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    243e:	0004      	movs	r4, r0
    2440:	000d      	movs	r5, r1
    2442:	0016      	movs	r6, r2
	Assert(module);
	Assert(module->hw);
	Assert(rx_data);

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
    2444:	6807      	ldr	r7, [r0, #0]
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
    2446:	4b0f      	ldr	r3, [pc, #60]	; (2484 <_usart_read_buffer+0x48>)
    2448:	4798      	blx	r3

	system_interrupt_enter_critical_section();

	/* Check if the USART receiver is busy */
	if (module->remaining_rx_buffer_length > 0) {
    244a:	8da3      	ldrh	r3, [r4, #44]	; 0x2c
    244c:	b29b      	uxth	r3, r3
    244e:	2b00      	cmp	r3, #0
    2450:	d003      	beq.n	245a <_usart_read_buffer+0x1e>
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
    2452:	4b0d      	ldr	r3, [pc, #52]	; (2488 <_usart_read_buffer+0x4c>)
    2454:	4798      	blx	r3
		system_interrupt_leave_critical_section();
		return STATUS_BUSY;
    2456:	2005      	movs	r0, #5
    2458:	e013      	b.n	2482 <_usart_read_buffer+0x46>
	}

	/* Set length for the buffer and the pointer, and let
	 * the interrupt handler do the rest */
	module->remaining_rx_buffer_length = length;
    245a:	85a6      	strh	r6, [r4, #44]	; 0x2c
    245c:	4b0a      	ldr	r3, [pc, #40]	; (2488 <_usart_read_buffer+0x4c>)
    245e:	4798      	blx	r3

	system_interrupt_leave_critical_section();

	module->rx_buffer_ptr              = rx_data;
    2460:	6265      	str	r5, [r4, #36]	; 0x24
	module->rx_status                  = STATUS_BUSY;
    2462:	2205      	movs	r2, #5
    2464:	2332      	movs	r3, #50	; 0x32
    2466:	54e2      	strb	r2, [r4, r3]

	/* Enable the RX Complete Interrupt */
	usart_hw->INTENSET.reg = SERCOM_USART_INTFLAG_RXC;
    2468:	3b2e      	subs	r3, #46	; 0x2e
    246a:	75bb      	strb	r3, [r7, #22]

#ifdef FEATURE_USART_LIN_SLAVE
	/* Enable the break character is received Interrupt */
	if(module->lin_slave_enabled) {
    246c:	7a23      	ldrb	r3, [r4, #8]
    246e:	2b00      	cmp	r3, #0
    2470:	d001      	beq.n	2476 <_usart_read_buffer+0x3a>
		usart_hw->INTENSET.reg = SERCOM_USART_INTFLAG_RXBRK;
    2472:	2320      	movs	r3, #32
    2474:	75bb      	strb	r3, [r7, #22]
	}
#endif

#ifdef FEATURE_USART_START_FRAME_DECTION
	/* Enable a start condition is detected Interrupt */
	if(module->start_frame_detection_enabled) {
    2476:	7a63      	ldrb	r3, [r4, #9]
		usart_hw->INTENSET.reg = SERCOM_USART_INTFLAG_RXS;
	}
#endif

	return STATUS_OK;
    2478:	2000      	movs	r0, #0
	}
#endif

#ifdef FEATURE_USART_START_FRAME_DECTION
	/* Enable a start condition is detected Interrupt */
	if(module->start_frame_detection_enabled) {
    247a:	2b00      	cmp	r3, #0
    247c:	d001      	beq.n	2482 <_usart_read_buffer+0x46>
		usart_hw->INTENSET.reg = SERCOM_USART_INTFLAG_RXS;
    247e:	2308      	movs	r3, #8
    2480:	75bb      	strb	r3, [r7, #22]
	}
#endif

	return STATUS_OK;
}
    2482:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    2484:	00002785 	.word	0x00002785
    2488:	000027c5 	.word	0x000027c5

0000248c <usart_register_callback>:
	/* Sanity check arguments */
	Assert(module);
	Assert(callback_func);

	/* Register callback function */
	module->callback[callback_type] = callback_func;
    248c:	1c93      	adds	r3, r2, #2
    248e:	009b      	lsls	r3, r3, #2
    2490:	18c3      	adds	r3, r0, r3
    2492:	6059      	str	r1, [r3, #4]

	/* Set the bit corresponding to the callback_type */
	module->callback_reg_mask |= (1 << callback_type);
    2494:	2130      	movs	r1, #48	; 0x30
    2496:	2301      	movs	r3, #1
    2498:	4093      	lsls	r3, r2
    249a:	5c42      	ldrb	r2, [r0, r1]
    249c:	4313      	orrs	r3, r2
    249e:	5443      	strb	r3, [r0, r1]
}
    24a0:	4770      	bx	lr
    24a2:	46c0      	nop			; (mov r8, r8)

000024a4 <usart_write_buffer_job>:
 */
enum status_code usart_write_buffer_job(
		struct usart_module *const module,
		uint8_t *tx_data,
		uint16_t length)
{
    24a4:	b510      	push	{r4, lr}
	/* Sanity check arguments */
	Assert(module);
	Assert(tx_data);

	if (length == 0) {
		return STATUS_ERR_INVALID_ARG;
    24a6:	2317      	movs	r3, #23
{
	/* Sanity check arguments */
	Assert(module);
	Assert(tx_data);

	if (length == 0) {
    24a8:	2a00      	cmp	r2, #0
    24aa:	d006      	beq.n	24ba <usart_write_buffer_job+0x16>
		return STATUS_ERR_INVALID_ARG;
	}

	/* Check that the receiver is enabled */
	if (!(module->transmitter_enabled)) {
    24ac:	79c4      	ldrb	r4, [r0, #7]
		return STATUS_ERR_DENIED;
    24ae:	3305      	adds	r3, #5
	if (length == 0) {
		return STATUS_ERR_INVALID_ARG;
	}

	/* Check that the receiver is enabled */
	if (!(module->transmitter_enabled)) {
    24b0:	2c00      	cmp	r4, #0
    24b2:	d002      	beq.n	24ba <usart_write_buffer_job+0x16>
		return STATUS_ERR_DENIED;
	}

	/* Issue internal asynchronous write */
	return _usart_write_buffer(module, tx_data, length);
    24b4:	4b02      	ldr	r3, [pc, #8]	; (24c0 <usart_write_buffer_job+0x1c>)
    24b6:	4798      	blx	r3
    24b8:	0003      	movs	r3, r0
}
    24ba:	0018      	movs	r0, r3
    24bc:	bd10      	pop	{r4, pc}
    24be:	46c0      	nop			; (mov r8, r8)
    24c0:	00002401 	.word	0x00002401

000024c4 <usart_read_buffer_job>:
 */
enum status_code usart_read_buffer_job(
		struct usart_module *const module,
		uint8_t *rx_data,
		uint16_t length)
{
    24c4:	b510      	push	{r4, lr}
	/* Sanity check arguments */
	Assert(module);
	Assert(rx_data);

	if (length == 0) {
		return STATUS_ERR_INVALID_ARG;
    24c6:	2317      	movs	r3, #23
{
	/* Sanity check arguments */
	Assert(module);
	Assert(rx_data);

	if (length == 0) {
    24c8:	2a00      	cmp	r2, #0
    24ca:	d006      	beq.n	24da <usart_read_buffer_job+0x16>
		return STATUS_ERR_INVALID_ARG;
	}

	/* Check that the receiver is enabled */
	if (!(module->receiver_enabled)) {
    24cc:	7984      	ldrb	r4, [r0, #6]
		return STATUS_ERR_DENIED;
    24ce:	3305      	adds	r3, #5
	if (length == 0) {
		return STATUS_ERR_INVALID_ARG;
	}

	/* Check that the receiver is enabled */
	if (!(module->receiver_enabled)) {
    24d0:	2c00      	cmp	r4, #0
    24d2:	d002      	beq.n	24da <usart_read_buffer_job+0x16>
		return STATUS_ERR_DENIED;
	}

	/* Issue internal asynchronous read */
	return _usart_read_buffer(module, rx_data, length);
    24d4:	4b02      	ldr	r3, [pc, #8]	; (24e0 <usart_read_buffer_job+0x1c>)
    24d6:	4798      	blx	r3
    24d8:	0003      	movs	r3, r0
}
    24da:	0018      	movs	r0, r3
    24dc:	bd10      	pop	{r4, pc}
    24de:	46c0      	nop			; (mov r8, r8)
    24e0:	0000243d 	.word	0x0000243d

000024e4 <_usart_interrupt_handler>:
 * \param[in]  instance  ID of the SERCOM instance calling the interrupt
 *                       handler.
 */
void _usart_interrupt_handler(
		uint8_t instance)
{
    24e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	uint16_t callback_status;
	uint8_t error_code;


	/* Get device instance from the look-up table */
	struct usart_module *module
    24e6:	0080      	lsls	r0, r0, #2
    24e8:	4b60      	ldr	r3, [pc, #384]	; (266c <_usart_interrupt_handler+0x188>)
    24ea:	58c5      	ldr	r5, [r0, r3]
		= (struct usart_module *)_sercom_instances[instance];

	/* Pointer to the hardware module instance */
	SercomUsart *const usart_hw
		= &(module->hw->USART);
    24ec:	682c      	ldr	r4, [r5, #0]
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
    24ee:	69e3      	ldr	r3, [r4, #28]
		const struct usart_module *const module)
{
	/* Sanity check */
	Assert(module);

	while (usart_is_syncing(module)) {
    24f0:	2b00      	cmp	r3, #0
    24f2:	d1fc      	bne.n	24ee <_usart_interrupt_handler+0xa>

	/* Wait for the synchronization to complete */
	_usart_wait_for_sync(module);

	/* Read and mask interrupt flag register */
	interrupt_status = usart_hw->INTFLAG.reg;
    24f4:	7e23      	ldrb	r3, [r4, #24]
	interrupt_status &= usart_hw->INTENSET.reg;
    24f6:	7da6      	ldrb	r6, [r4, #22]
    24f8:	401e      	ands	r6, r3
	callback_status = module->callback_reg_mask &
    24fa:	2330      	movs	r3, #48	; 0x30
    24fc:	5ceb      	ldrb	r3, [r5, r3]
    24fe:	2231      	movs	r2, #49	; 0x31
    2500:	5caf      	ldrb	r7, [r5, r2]
    2502:	401f      	ands	r7, r3
			module->callback_enable_mask;

	/* Check if a DATA READY interrupt has occurred,
	 * and if there is more to transfer */
	if (interrupt_status & SERCOM_USART_INTFLAG_DRE) {
    2504:	07f3      	lsls	r3, r6, #31
    2506:	d522      	bpl.n	254e <_usart_interrupt_handler+0x6a>
		if (module->remaining_tx_buffer_length) {
    2508:	8deb      	ldrh	r3, [r5, #46]	; 0x2e
    250a:	b29b      	uxth	r3, r3
    250c:	2b00      	cmp	r3, #0
    250e:	d01c      	beq.n	254a <_usart_interrupt_handler+0x66>
			/* Write value will be at least 8-bits long */
			uint16_t data_to_send = *(module->tx_buffer_ptr);
    2510:	6aaa      	ldr	r2, [r5, #40]	; 0x28
    2512:	7813      	ldrb	r3, [r2, #0]
    2514:	b2db      	uxtb	r3, r3
			/* Increment 8-bit pointer */
			(module->tx_buffer_ptr)++;
    2516:	1c51      	adds	r1, r2, #1
    2518:	62a9      	str	r1, [r5, #40]	; 0x28

			if (module->character_size == USART_CHARACTER_SIZE_9BIT) {
    251a:	7969      	ldrb	r1, [r5, #5]
    251c:	2901      	cmp	r1, #1
    251e:	d001      	beq.n	2524 <_usart_interrupt_handler+0x40>
	/* Check if a DATA READY interrupt has occurred,
	 * and if there is more to transfer */
	if (interrupt_status & SERCOM_USART_INTFLAG_DRE) {
		if (module->remaining_tx_buffer_length) {
			/* Write value will be at least 8-bits long */
			uint16_t data_to_send = *(module->tx_buffer_ptr);
    2520:	b29b      	uxth	r3, r3
    2522:	e004      	b.n	252e <_usart_interrupt_handler+0x4a>
			/* Increment 8-bit pointer */
			(module->tx_buffer_ptr)++;

			if (module->character_size == USART_CHARACTER_SIZE_9BIT) {
				data_to_send |= (*(module->tx_buffer_ptr) << 8);
    2524:	7851      	ldrb	r1, [r2, #1]
    2526:	0209      	lsls	r1, r1, #8
    2528:	430b      	orrs	r3, r1
				/* Increment 8-bit pointer */
				(module->tx_buffer_ptr)++;
    252a:	3202      	adds	r2, #2
    252c:	62aa      	str	r2, [r5, #40]	; 0x28
			}
			/* Write the data to send */
			usart_hw->DATA.reg = (data_to_send & SERCOM_USART_DATA_MASK);
    252e:	05db      	lsls	r3, r3, #23
    2530:	0ddb      	lsrs	r3, r3, #23
    2532:	8523      	strh	r3, [r4, #40]	; 0x28

			if (--(module->remaining_tx_buffer_length) == 0) {
    2534:	8deb      	ldrh	r3, [r5, #46]	; 0x2e
    2536:	3b01      	subs	r3, #1
    2538:	b29b      	uxth	r3, r3
    253a:	85eb      	strh	r3, [r5, #46]	; 0x2e
    253c:	2b00      	cmp	r3, #0
    253e:	d106      	bne.n	254e <_usart_interrupt_handler+0x6a>
				/* Disable the Data Register Empty Interrupt */
				usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_DRE;
    2540:	3301      	adds	r3, #1
    2542:	7523      	strb	r3, [r4, #20]
				/* Enable Transmission Complete interrupt */
				usart_hw->INTENSET.reg = SERCOM_USART_INTFLAG_TXC;
    2544:	3301      	adds	r3, #1
    2546:	75a3      	strb	r3, [r4, #22]
    2548:	e001      	b.n	254e <_usart_interrupt_handler+0x6a>

			}
		} else {
			usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_DRE;
    254a:	2301      	movs	r3, #1
    254c:	7523      	strb	r3, [r4, #20]

	/* Check if the Transmission Complete interrupt has occurred and
	 * that the transmit buffer is empty */
	}

	if (interrupt_status & SERCOM_USART_INTFLAG_TXC) {
    254e:	07b3      	lsls	r3, r6, #30
    2550:	d509      	bpl.n	2566 <_usart_interrupt_handler+0x82>

		/* Disable TX Complete Interrupt, and set STATUS_OK */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_TXC;
    2552:	2302      	movs	r3, #2
    2554:	7523      	strb	r3, [r4, #20]
		module->tx_status = STATUS_OK;
    2556:	2200      	movs	r2, #0
    2558:	3331      	adds	r3, #49	; 0x31
    255a:	54ea      	strb	r2, [r5, r3]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_BUFFER_TRANSMITTED)) {
    255c:	07fb      	lsls	r3, r7, #31
    255e:	d502      	bpl.n	2566 <_usart_interrupt_handler+0x82>
			(*(module->callback[USART_CALLBACK_BUFFER_TRANSMITTED]))(module);
    2560:	0028      	movs	r0, r5
    2562:	68eb      	ldr	r3, [r5, #12]
    2564:	4798      	blx	r3

	/* Check if the Receive Complete interrupt has occurred, and that
	 * there's more data to receive */
	}

	if (interrupt_status & SERCOM_USART_INTFLAG_RXC) {
    2566:	0773      	lsls	r3, r6, #29
    2568:	d560      	bpl.n	262c <_usart_interrupt_handler+0x148>

		if (module->remaining_rx_buffer_length) {
    256a:	8dab      	ldrh	r3, [r5, #44]	; 0x2c
    256c:	b29b      	uxth	r3, r3
    256e:	2b00      	cmp	r3, #0
    2570:	d05a      	beq.n	2628 <_usart_interrupt_handler+0x144>
			/* Read out the status code and mask away all but the 4 LSBs*/
			error_code = (uint8_t)(usart_hw->STATUS.reg & SERCOM_USART_STATUS_MASK);
    2572:	8b63      	ldrh	r3, [r4, #26]
    2574:	b2db      	uxtb	r3, r3
#if !SAMD20
			/* CTS status should not be considered as an error */
			if(error_code & SERCOM_USART_STATUS_CTS) {
    2576:	071a      	lsls	r2, r3, #28
    2578:	d402      	bmi.n	2580 <_usart_interrupt_handler+0x9c>

	if (interrupt_status & SERCOM_USART_INTFLAG_RXC) {

		if (module->remaining_rx_buffer_length) {
			/* Read out the status code and mask away all but the 4 LSBs*/
			error_code = (uint8_t)(usart_hw->STATUS.reg & SERCOM_USART_STATUS_MASK);
    257a:	223f      	movs	r2, #63	; 0x3f
    257c:	4013      	ands	r3, r2
    257e:	e001      	b.n	2584 <_usart_interrupt_handler+0xa0>
#if !SAMD20
			/* CTS status should not be considered as an error */
			if(error_code & SERCOM_USART_STATUS_CTS) {
				error_code &= ~SERCOM_USART_STATUS_CTS;
    2580:	2237      	movs	r2, #55	; 0x37
    2582:	4013      	ands	r3, r2
			if(error_code & SERCOM_USART_STATUS_TXE) {
				error_code &= ~SERCOM_USART_STATUS_TXE;
			}
#endif
			/* Check if an error has occurred during the receiving */
			if (error_code) {
    2584:	2b00      	cmp	r3, #0
    2586:	d02d      	beq.n	25e4 <_usart_interrupt_handler+0x100>
				/* Check which error occurred */
				if (error_code & SERCOM_USART_STATUS_FERR) {
    2588:	079a      	lsls	r2, r3, #30
    258a:	d505      	bpl.n	2598 <_usart_interrupt_handler+0xb4>
					/* Store the error code and clear flag by writing 1 to it */
					module->rx_status = STATUS_ERR_BAD_FORMAT;
    258c:	221a      	movs	r2, #26
    258e:	2332      	movs	r3, #50	; 0x32
    2590:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_FERR;
    2592:	3b30      	subs	r3, #48	; 0x30
    2594:	8363      	strh	r3, [r4, #26]
    2596:	e01f      	b.n	25d8 <_usart_interrupt_handler+0xf4>
				} else if (error_code & SERCOM_USART_STATUS_BUFOVF) {
    2598:	075a      	lsls	r2, r3, #29
    259a:	d505      	bpl.n	25a8 <_usart_interrupt_handler+0xc4>
					/* Store the error code and clear flag by writing 1 to it */
					module->rx_status = STATUS_ERR_OVERFLOW;
    259c:	221e      	movs	r2, #30
    259e:	2332      	movs	r3, #50	; 0x32
    25a0:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_BUFOVF;
    25a2:	3b2e      	subs	r3, #46	; 0x2e
    25a4:	8363      	strh	r3, [r4, #26]
    25a6:	e017      	b.n	25d8 <_usart_interrupt_handler+0xf4>
				} else if (error_code & SERCOM_USART_STATUS_PERR) {
    25a8:	07da      	lsls	r2, r3, #31
    25aa:	d505      	bpl.n	25b8 <_usart_interrupt_handler+0xd4>
					/* Store the error code and clear flag by writing 1 to it */
					module->rx_status = STATUS_ERR_BAD_DATA;
    25ac:	2213      	movs	r2, #19
    25ae:	2332      	movs	r3, #50	; 0x32
    25b0:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_PERR;
    25b2:	3b31      	subs	r3, #49	; 0x31
    25b4:	8363      	strh	r3, [r4, #26]
    25b6:	e00f      	b.n	25d8 <_usart_interrupt_handler+0xf4>
				}
#ifdef FEATURE_USART_LIN_SLAVE
				else if (error_code & SERCOM_USART_STATUS_ISF) {
    25b8:	06da      	lsls	r2, r3, #27
    25ba:	d505      	bpl.n	25c8 <_usart_interrupt_handler+0xe4>
					/* Store the error code and clear flag by writing 1 to it */
					module->rx_status = STATUS_ERR_PROTOCOL;
    25bc:	2242      	movs	r2, #66	; 0x42
    25be:	2332      	movs	r3, #50	; 0x32
    25c0:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_ISF;
    25c2:	3b22      	subs	r3, #34	; 0x22
    25c4:	8363      	strh	r3, [r4, #26]
    25c6:	e007      	b.n	25d8 <_usart_interrupt_handler+0xf4>
				}
#endif
#ifdef FEATURE_USART_COLLISION_DECTION
				else if (error_code & SERCOM_USART_STATUS_COLL) {
    25c8:	2220      	movs	r2, #32
    25ca:	421a      	tst	r2, r3
    25cc:	d004      	beq.n	25d8 <_usart_interrupt_handler+0xf4>
					/* Store the error code and clear flag by writing 1 to it */
					module->rx_status = STATUS_ERR_PACKET_COLLISION;
    25ce:	3221      	adds	r2, #33	; 0x21
    25d0:	2332      	movs	r3, #50	; 0x32
    25d2:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_COLL;
    25d4:	3b12      	subs	r3, #18
    25d6:	8363      	strh	r3, [r4, #26]
				}
#endif

				/* Run callback if registered and enabled */
				if (callback_status
    25d8:	077b      	lsls	r3, r7, #29
    25da:	d527      	bpl.n	262c <_usart_interrupt_handler+0x148>
						& (1 << USART_CALLBACK_ERROR)) {
					(*(module->callback[USART_CALLBACK_ERROR]))(module);
    25dc:	0028      	movs	r0, r5
    25de:	696b      	ldr	r3, [r5, #20]
    25e0:	4798      	blx	r3
    25e2:	e023      	b.n	262c <_usart_interrupt_handler+0x148>

			} else {

				/* Read current packet from DATA register,
				 * increment buffer pointer and decrement buffer length */
				uint16_t received_data = (usart_hw->DATA.reg & SERCOM_USART_DATA_MASK);
    25e4:	8d23      	ldrh	r3, [r4, #40]	; 0x28
    25e6:	05db      	lsls	r3, r3, #23
    25e8:	0ddb      	lsrs	r3, r3, #23

				/* Read value will be at least 8-bits long */
				*(module->rx_buffer_ptr) = received_data;
    25ea:	b2da      	uxtb	r2, r3
    25ec:	6a69      	ldr	r1, [r5, #36]	; 0x24
    25ee:	700a      	strb	r2, [r1, #0]
				/* Increment 8-bit pointer */
				module->rx_buffer_ptr += 1;
    25f0:	6a6a      	ldr	r2, [r5, #36]	; 0x24
    25f2:	1c51      	adds	r1, r2, #1
    25f4:	6269      	str	r1, [r5, #36]	; 0x24

				if (module->character_size == USART_CHARACTER_SIZE_9BIT) {
    25f6:	7969      	ldrb	r1, [r5, #5]
    25f8:	2901      	cmp	r1, #1
    25fa:	d104      	bne.n	2606 <_usart_interrupt_handler+0x122>
					/* 9-bit data, write next received byte to the buffer */
					*(module->rx_buffer_ptr) = (received_data >> 8);
    25fc:	0a1b      	lsrs	r3, r3, #8
    25fe:	7053      	strb	r3, [r2, #1]
					/* Increment 8-bit pointer */
					module->rx_buffer_ptr += 1;
    2600:	6a6b      	ldr	r3, [r5, #36]	; 0x24
    2602:	3301      	adds	r3, #1
    2604:	626b      	str	r3, [r5, #36]	; 0x24
				}

				/* Check if the last character have been received */
				if(--(module->remaining_rx_buffer_length) == 0) {
    2606:	8dab      	ldrh	r3, [r5, #44]	; 0x2c
    2608:	3b01      	subs	r3, #1
    260a:	b29b      	uxth	r3, r3
    260c:	85ab      	strh	r3, [r5, #44]	; 0x2c
    260e:	2b00      	cmp	r3, #0
    2610:	d10c      	bne.n	262c <_usart_interrupt_handler+0x148>
					/* Disable RX Complete Interrupt,
					 * and set STATUS_OK */
					usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_RXC;
    2612:	3304      	adds	r3, #4
    2614:	7523      	strb	r3, [r4, #20]
					module->rx_status = STATUS_OK;
    2616:	2200      	movs	r2, #0
    2618:	332e      	adds	r3, #46	; 0x2e
    261a:	54ea      	strb	r2, [r5, r3]

					/* Run callback if registered and enabled */
					if (callback_status
    261c:	07bb      	lsls	r3, r7, #30
    261e:	d505      	bpl.n	262c <_usart_interrupt_handler+0x148>
							& (1 << USART_CALLBACK_BUFFER_RECEIVED)) {
						(*(module->callback[USART_CALLBACK_BUFFER_RECEIVED]))(module);
    2620:	0028      	movs	r0, r5
    2622:	692b      	ldr	r3, [r5, #16]
    2624:	4798      	blx	r3
    2626:	e001      	b.n	262c <_usart_interrupt_handler+0x148>
					}
				}
			}
		} else {
			/* This should not happen. Disable Receive Complete interrupt. */
			usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_RXC;
    2628:	2304      	movs	r3, #4
    262a:	7523      	strb	r3, [r4, #20]
		}
	}

#ifdef FEATURE_USART_HARDWARE_FLOW_CONTROL
	if (interrupt_status & SERCOM_USART_INTFLAG_CTSIC) {
    262c:	06f3      	lsls	r3, r6, #27
    262e:	d507      	bpl.n	2640 <_usart_interrupt_handler+0x15c>
		/* Disable interrupts */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTENCLR_CTSIC;
    2630:	2310      	movs	r3, #16
    2632:	7523      	strb	r3, [r4, #20]
		/* Clear interrupt flag */
		usart_hw->INTFLAG.reg = SERCOM_USART_INTFLAG_CTSIC;
    2634:	7623      	strb	r3, [r4, #24]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_CTS_INPUT_CHANGE)) {
    2636:	06fb      	lsls	r3, r7, #27
    2638:	d502      	bpl.n	2640 <_usart_interrupt_handler+0x15c>
			(*(module->callback[USART_CALLBACK_CTS_INPUT_CHANGE]))(module);
    263a:	0028      	movs	r0, r5
    263c:	69eb      	ldr	r3, [r5, #28]
    263e:	4798      	blx	r3
		}
	}
#endif

#ifdef FEATURE_USART_LIN_SLAVE
	if (interrupt_status & SERCOM_USART_INTFLAG_RXBRK) {
    2640:	06b3      	lsls	r3, r6, #26
    2642:	d507      	bpl.n	2654 <_usart_interrupt_handler+0x170>
		/* Disable interrupts */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTENCLR_RXBRK;
    2644:	2320      	movs	r3, #32
    2646:	7523      	strb	r3, [r4, #20]
		/* Clear interrupt flag */
		usart_hw->INTFLAG.reg = SERCOM_USART_INTFLAG_RXBRK;
    2648:	7623      	strb	r3, [r4, #24]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_BREAK_RECEIVED)) {
    264a:	073b      	lsls	r3, r7, #28
    264c:	d502      	bpl.n	2654 <_usart_interrupt_handler+0x170>
			(*(module->callback[USART_CALLBACK_BREAK_RECEIVED]))(module);
    264e:	0028      	movs	r0, r5
    2650:	69ab      	ldr	r3, [r5, #24]
    2652:	4798      	blx	r3
		}
	}
#endif

#ifdef FEATURE_USART_START_FRAME_DECTION
	if (interrupt_status & SERCOM_USART_INTFLAG_RXS) {
    2654:	0733      	lsls	r3, r6, #28
    2656:	d507      	bpl.n	2668 <_usart_interrupt_handler+0x184>
		/* Disable interrupts */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTENCLR_RXS;
    2658:	2308      	movs	r3, #8
    265a:	7523      	strb	r3, [r4, #20]
		/* Clear interrupt flag */
		usart_hw->INTFLAG.reg = SERCOM_USART_INTFLAG_RXS;
    265c:	7623      	strb	r3, [r4, #24]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_START_RECEIVED)) {
    265e:	06bb      	lsls	r3, r7, #26
    2660:	d502      	bpl.n	2668 <_usart_interrupt_handler+0x184>
			(*(module->callback[USART_CALLBACK_START_RECEIVED]))(module);
    2662:	6a2b      	ldr	r3, [r5, #32]
    2664:	0028      	movs	r0, r5
    2666:	4798      	blx	r3
		}
	}
#endif
}
    2668:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    266a:	46c0      	nop			; (mov r8, r8)
    266c:	20000274 	.word	0x20000274

00002670 <_sercom_default_handler>:
 */
static void _sercom_default_handler(
		const uint8_t instance)
{
	Assert(false);
}
    2670:	4770      	bx	lr
    2672:	46c0      	nop			; (mov r8, r8)

00002674 <_sercom_set_handler>:
 * \param[in]  interrupt_handler  Pointer to instance callback handler.
 */
void _sercom_set_handler(
		const uint8_t instance,
		const sercom_handler_t interrupt_handler)
{
    2674:	b530      	push	{r4, r5, lr}
	/* Initialize handlers with default handler and device instances with 0 */
	if (_handler_table_initialized == false) {
    2676:	4b0b      	ldr	r3, [pc, #44]	; (26a4 <_sercom_set_handler+0x30>)
    2678:	781b      	ldrb	r3, [r3, #0]
    267a:	2b00      	cmp	r3, #0
    267c:	d10e      	bne.n	269c <_sercom_set_handler+0x28>
		for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
			_sercom_interrupt_handlers[i] = &_sercom_default_handler;
    267e:	4c0a      	ldr	r4, [pc, #40]	; (26a8 <_sercom_set_handler+0x34>)
    2680:	4d0a      	ldr	r5, [pc, #40]	; (26ac <_sercom_set_handler+0x38>)
    2682:	6025      	str	r5, [r4, #0]
			_sercom_instances[i] = NULL;
    2684:	4b0a      	ldr	r3, [pc, #40]	; (26b0 <_sercom_set_handler+0x3c>)
    2686:	2200      	movs	r2, #0
    2688:	601a      	str	r2, [r3, #0]
		const sercom_handler_t interrupt_handler)
{
	/* Initialize handlers with default handler and device instances with 0 */
	if (_handler_table_initialized == false) {
		for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
			_sercom_interrupt_handlers[i] = &_sercom_default_handler;
    268a:	6065      	str	r5, [r4, #4]
			_sercom_instances[i] = NULL;
    268c:	605a      	str	r2, [r3, #4]
		const sercom_handler_t interrupt_handler)
{
	/* Initialize handlers with default handler and device instances with 0 */
	if (_handler_table_initialized == false) {
		for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
			_sercom_interrupt_handlers[i] = &_sercom_default_handler;
    268e:	60a5      	str	r5, [r4, #8]
			_sercom_instances[i] = NULL;
    2690:	609a      	str	r2, [r3, #8]
		const sercom_handler_t interrupt_handler)
{
	/* Initialize handlers with default handler and device instances with 0 */
	if (_handler_table_initialized == false) {
		for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
			_sercom_interrupt_handlers[i] = &_sercom_default_handler;
    2692:	60e5      	str	r5, [r4, #12]
			_sercom_instances[i] = NULL;
    2694:	60da      	str	r2, [r3, #12]
		}

		_handler_table_initialized = true;
    2696:	3201      	adds	r2, #1
    2698:	4b02      	ldr	r3, [pc, #8]	; (26a4 <_sercom_set_handler+0x30>)
    269a:	701a      	strb	r2, [r3, #0]
	}

	/* Save interrupt handler */
	_sercom_interrupt_handlers[instance] = interrupt_handler;
    269c:	0080      	lsls	r0, r0, #2
    269e:	4b02      	ldr	r3, [pc, #8]	; (26a8 <_sercom_set_handler+0x34>)
    26a0:	50c1      	str	r1, [r0, r3]
}
    26a2:	bd30      	pop	{r4, r5, pc}
    26a4:	20000096 	.word	0x20000096
    26a8:	20000098 	.word	0x20000098
    26ac:	00002671 	.word	0x00002671
    26b0:	20000274 	.word	0x20000274

000026b4 <_sercom_get_interrupt_vector>:
 * \retval SYSTEM_INTERRUPT_MODULE_SERCOM6
 * \retval SYSTEM_INTERRUPT_MODULE_SERCOM7
 */
enum system_interrupt_vector _sercom_get_interrupt_vector(
		Sercom *const sercom_instance)
{
    26b4:	b530      	push	{r4, r5, lr}
    26b6:	b083      	sub	sp, #12
    26b8:	0005      	movs	r5, r0
	const uint8_t sercom_int_vectors[SERCOM_INST_NUM] =
    26ba:	ac01      	add	r4, sp, #4
    26bc:	2204      	movs	r2, #4
    26be:	4905      	ldr	r1, [pc, #20]	; (26d4 <_sercom_get_interrupt_vector+0x20>)
    26c0:	0020      	movs	r0, r4
    26c2:	4b05      	ldr	r3, [pc, #20]	; (26d8 <_sercom_get_interrupt_vector+0x24>)
    26c4:	4798      	blx	r3
		{
			MREPEAT(SERCOM_INST_NUM, _SERCOM_INTERRUPT_VECT_NUM, ~)
		};

	/* Retrieve the index of the SERCOM being requested */
	uint8_t instance_index = _sercom_get_sercom_inst_index(sercom_instance);
    26c6:	0028      	movs	r0, r5
    26c8:	4b04      	ldr	r3, [pc, #16]	; (26dc <_sercom_get_interrupt_vector+0x28>)
    26ca:	4798      	blx	r3

	/* Get the vector number from the lookup table for the requested SERCOM */
	return (enum system_interrupt_vector)sercom_int_vectors[instance_index];
    26cc:	5620      	ldrsb	r0, [r4, r0]
}
    26ce:	b003      	add	sp, #12
    26d0:	bd30      	pop	{r4, r5, pc}
    26d2:	46c0      	nop			; (mov r8, r8)
    26d4:	00006508 	.word	0x00006508
    26d8:	00005011 	.word	0x00005011
    26dc:	00001fe9 	.word	0x00001fe9

000026e0 <SERCOM0_Handler>:

/** Auto-generate a set of interrupt handlers for each SERCOM in the device */
MREPEAT(SERCOM_INST_NUM, _SERCOM_INTERRUPT_HANDLER, ~)
    26e0:	b510      	push	{r4, lr}
    26e2:	4b02      	ldr	r3, [pc, #8]	; (26ec <SERCOM0_Handler+0xc>)
    26e4:	681b      	ldr	r3, [r3, #0]
    26e6:	2000      	movs	r0, #0
    26e8:	4798      	blx	r3
    26ea:	bd10      	pop	{r4, pc}
    26ec:	20000098 	.word	0x20000098

000026f0 <SERCOM1_Handler>:
    26f0:	b510      	push	{r4, lr}
    26f2:	4b02      	ldr	r3, [pc, #8]	; (26fc <SERCOM1_Handler+0xc>)
    26f4:	685b      	ldr	r3, [r3, #4]
    26f6:	2001      	movs	r0, #1
    26f8:	4798      	blx	r3
    26fa:	bd10      	pop	{r4, pc}
    26fc:	20000098 	.word	0x20000098

00002700 <SERCOM2_Handler>:
    2700:	b510      	push	{r4, lr}
    2702:	4b02      	ldr	r3, [pc, #8]	; (270c <SERCOM2_Handler+0xc>)
    2704:	689b      	ldr	r3, [r3, #8]
    2706:	2002      	movs	r0, #2
    2708:	4798      	blx	r3
    270a:	bd10      	pop	{r4, pc}
    270c:	20000098 	.word	0x20000098

00002710 <SERCOM3_Handler>:
    2710:	b510      	push	{r4, lr}
    2712:	4b02      	ldr	r3, [pc, #8]	; (271c <SERCOM3_Handler+0xc>)
    2714:	68db      	ldr	r3, [r3, #12]
    2716:	2003      	movs	r0, #3
    2718:	4798      	blx	r3
    271a:	bd10      	pop	{r4, pc}
    271c:	20000098 	.word	0x20000098

00002720 <system_board_init>:
void board_init(void);
#  pragma weak board_init=system_board_init
#endif

void system_board_init(void)
{
    2720:	b5f0      	push	{r4, r5, r6, r7, lr}
    2722:	b083      	sub	sp, #12
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->direction  = PORT_PIN_DIR_INPUT;
	config->input_pull = PORT_PIN_PULL_UP;
    2724:	ac01      	add	r4, sp, #4
    2726:	2301      	movs	r3, #1
    2728:	7063      	strb	r3, [r4, #1]
	config->powersave  = false;
    272a:	2700      	movs	r7, #0
    272c:	70a7      	strb	r7, [r4, #2]
    
    struct port_config pin_conf;
    port_get_config_defaults(&pin_conf);

    // Configure LEDs as outputs, turn them off 
    pin_conf.direction  = PORT_PIN_DIR_OUTPUT;
    272e:	7023      	strb	r3, [r4, #0]
    port_pin_set_config(LED_RED_PIN, &pin_conf);
    2730:	0021      	movs	r1, r4
    2732:	200e      	movs	r0, #14
    2734:	4d11      	ldr	r5, [pc, #68]	; (277c <system_board_init+0x5c>)
    2736:	47a8      	blx	r5

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
	} else {
		port_base->OUTCLR.reg = pin_mask;
    2738:	4e11      	ldr	r6, [pc, #68]	; (2780 <system_board_init+0x60>)
    273a:	2380      	movs	r3, #128	; 0x80
    273c:	01db      	lsls	r3, r3, #7
    273e:	6173      	str	r3, [r6, #20]
    port_pin_set_output_level(LED_RED_PIN, LED_RED_INACTIVE);
    
    port_pin_set_config(LED_GREEN_PIN, &pin_conf);
    2740:	0021      	movs	r1, r4
    2742:	200f      	movs	r0, #15
    2744:	47a8      	blx	r5
    2746:	2380      	movs	r3, #128	; 0x80
    2748:	021b      	lsls	r3, r3, #8
    274a:	6173      	str	r3, [r6, #20]
    port_pin_set_output_level(LED_GREEN_PIN, LED_GREEN_INACTIVE);


    // Configure the Enable of LED Stripe as output, turn it on 
    port_pin_set_config(LED_DRIVER_PIN, &pin_conf);
    274c:	0021      	movs	r1, r4
    274e:	2001      	movs	r0, #1
    2750:	47a8      	blx	r5
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
    2752:	2302      	movs	r3, #2
    2754:	61b3      	str	r3, [r6, #24]
    port_pin_set_output_level(LED_DRIVER_PIN, LED_DRIVER_ACTIVE);
    
    // Configure the Enable of BT Module as output, turn it on
    port_pin_set_config(BT_ENABLE_PIN, &pin_conf);
    2756:	0021      	movs	r1, r4
    2758:	2003      	movs	r0, #3
    275a:	47a8      	blx	r5
    275c:	2308      	movs	r3, #8
    275e:	61b3      	str	r3, [r6, #24]
    port_pin_set_output_level(BT_ENABLE_PIN, BT_ENABLE_ACTIVE);
    
    // Configure the Enable of BT Module as output, turn it on
    port_pin_set_config(BCAP_ENABLE_PIN, &pin_conf);
    2760:	0021      	movs	r1, r4
    2762:	2013      	movs	r0, #19
    2764:	47a8      	blx	r5
	} else {
		port_base->OUTCLR.reg = pin_mask;
    2766:	2380      	movs	r3, #128	; 0x80
    2768:	031b      	lsls	r3, r3, #12
    276a:	6173      	str	r3, [r6, #20]
    port_pin_set_output_level(BCAP_ENABLE_PIN, BCAP_ENABLE_INACTIVE);


/* Set buttons as inputs */
pin_conf.direction  = PORT_PIN_DIR_INPUT;
    276c:	7027      	strb	r7, [r4, #0]
pin_conf.input_pull = PORT_PIN_PULL_NONE;
    276e:	7067      	strb	r7, [r4, #1]
port_pin_set_config(DRIVER_BCAP_PIN, &pin_conf);
    2770:	0021      	movs	r1, r4
    2772:	2012      	movs	r0, #18
    2774:	47a8      	blx	r5

    /* Set buttons as inputs */
    //pin_conf.direction  = PORT_PIN_DIR_INPUT;
    //pin_conf.input_pull = PORT_PIN_PULL_NONE;
    //port_pin_set_config(BCAP_RX_PIN, &pin_conf);
    2776:	b003      	add	sp, #12
    2778:	bdf0      	pop	{r4, r5, r6, r7, pc}
    277a:	46c0      	nop			; (mov r8, r8)
    277c:	000014bd 	.word	0x000014bd
    2780:	41004400 	.word	0x41004400

00002784 <cpu_irq_enter_critical>:
volatile bool g_interrupt_enabled = true;
#endif

void cpu_irq_enter_critical(void)
{
	if (cpu_irq_critical_section_counter == 0) {
    2784:	4b0c      	ldr	r3, [pc, #48]	; (27b8 <cpu_irq_enter_critical+0x34>)
    2786:	681b      	ldr	r3, [r3, #0]
    2788:	2b00      	cmp	r3, #0
    278a:	d110      	bne.n	27ae <cpu_irq_enter_critical+0x2a>
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
    278c:	f3ef 8310 	mrs	r3, PRIMASK
		if (cpu_irq_is_enabled()) {
    2790:	2b00      	cmp	r3, #0
    2792:	d109      	bne.n	27a8 <cpu_irq_enter_critical+0x24>
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
    2794:	b672      	cpsid	i
    This function ensures the apparent order of the explicit memory operations before
    and after the instruction, without ensuring their completion.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DMB(void)
{
  __ASM volatile ("dmb");
    2796:	f3bf 8f5f 	dmb	sy
			cpu_irq_disable();
    279a:	2200      	movs	r2, #0
    279c:	4b07      	ldr	r3, [pc, #28]	; (27bc <cpu_irq_enter_critical+0x38>)
    279e:	701a      	strb	r2, [r3, #0]
			cpu_irq_prev_interrupt_state = true;
    27a0:	3201      	adds	r2, #1
    27a2:	4b07      	ldr	r3, [pc, #28]	; (27c0 <cpu_irq_enter_critical+0x3c>)
    27a4:	701a      	strb	r2, [r3, #0]
    27a6:	e002      	b.n	27ae <cpu_irq_enter_critical+0x2a>
		} else {
			/* Make sure the to save the prev state as false */
			cpu_irq_prev_interrupt_state = false;
    27a8:	2200      	movs	r2, #0
    27aa:	4b05      	ldr	r3, [pc, #20]	; (27c0 <cpu_irq_enter_critical+0x3c>)
    27ac:	701a      	strb	r2, [r3, #0]
		}

	}

	cpu_irq_critical_section_counter++;
    27ae:	4a02      	ldr	r2, [pc, #8]	; (27b8 <cpu_irq_enter_critical+0x34>)
    27b0:	6813      	ldr	r3, [r2, #0]
    27b2:	3301      	adds	r3, #1
    27b4:	6013      	str	r3, [r2, #0]
}
    27b6:	4770      	bx	lr
    27b8:	200000a8 	.word	0x200000a8
    27bc:	2000000a 	.word	0x2000000a
    27c0:	200000ac 	.word	0x200000ac

000027c4 <cpu_irq_leave_critical>:
void cpu_irq_leave_critical(void)
{
	/* Check if the user is trying to leave a critical section when not in a critical section */
	Assert(cpu_irq_critical_section_counter > 0);

	cpu_irq_critical_section_counter--;
    27c4:	4b08      	ldr	r3, [pc, #32]	; (27e8 <cpu_irq_leave_critical+0x24>)
    27c6:	681a      	ldr	r2, [r3, #0]
    27c8:	3a01      	subs	r2, #1
    27ca:	601a      	str	r2, [r3, #0]

	/* Only enable global interrupts when the counter reaches 0 and the state of the global interrupt flag
	   was enabled when entering critical state */
	if ((cpu_irq_critical_section_counter == 0) && (cpu_irq_prev_interrupt_state)) {
    27cc:	681b      	ldr	r3, [r3, #0]
    27ce:	2b00      	cmp	r3, #0
    27d0:	d109      	bne.n	27e6 <cpu_irq_leave_critical+0x22>
    27d2:	4b06      	ldr	r3, [pc, #24]	; (27ec <cpu_irq_leave_critical+0x28>)
    27d4:	781b      	ldrb	r3, [r3, #0]
    27d6:	2b00      	cmp	r3, #0
    27d8:	d005      	beq.n	27e6 <cpu_irq_leave_critical+0x22>
		cpu_irq_enable();
    27da:	2201      	movs	r2, #1
    27dc:	4b04      	ldr	r3, [pc, #16]	; (27f0 <cpu_irq_leave_critical+0x2c>)
    27de:	701a      	strb	r2, [r3, #0]
    27e0:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
    27e4:	b662      	cpsie	i
	}
}
    27e6:	4770      	bx	lr
    27e8:	200000a8 	.word	0x200000a8
    27ec:	200000ac 	.word	0x200000ac
    27f0:	2000000a 	.word	0x2000000a

000027f4 <system_clock_source_get_hz>:
 *
 * \returns Frequency of the given clock source, in Hz.
 */
uint32_t system_clock_source_get_hz(
		const enum system_clock_source clock_source)
{
    27f4:	b510      	push	{r4, lr}
	switch (clock_source) {
    27f6:	2808      	cmp	r0, #8
    27f8:	d803      	bhi.n	2802 <system_clock_source_get_hz+0xe>
    27fa:	0080      	lsls	r0, r0, #2
    27fc:	4b1b      	ldr	r3, [pc, #108]	; (286c <system_clock_source_get_hz+0x78>)
    27fe:	581b      	ldr	r3, [r3, r0]
    2800:	469f      	mov	pc, r3

		return _system_clock_inst.dpll.frequency;
#endif

	default:
		return 0;
    2802:	2000      	movs	r0, #0
    2804:	e030      	b.n	2868 <system_clock_source_get_hz+0x74>
uint32_t system_clock_source_get_hz(
		const enum system_clock_source clock_source)
{
	switch (clock_source) {
	case SYSTEM_CLOCK_SOURCE_XOSC:
		return _system_clock_inst.xosc.frequency;
    2806:	4b1a      	ldr	r3, [pc, #104]	; (2870 <system_clock_source_get_hz+0x7c>)
    2808:	6918      	ldr	r0, [r3, #16]
    280a:	e02d      	b.n	2868 <system_clock_source_get_hz+0x74>

	case SYSTEM_CLOCK_SOURCE_OSC8M:
		return 8000000UL >> SYSCTRL->OSC8M.bit.PRESC;
    280c:	4b19      	ldr	r3, [pc, #100]	; (2874 <system_clock_source_get_hz+0x80>)
    280e:	6a1b      	ldr	r3, [r3, #32]
    2810:	059b      	lsls	r3, r3, #22
    2812:	0f9b      	lsrs	r3, r3, #30
    2814:	4818      	ldr	r0, [pc, #96]	; (2878 <system_clock_source_get_hz+0x84>)
    2816:	40d8      	lsrs	r0, r3
    2818:	e026      	b.n	2868 <system_clock_source_get_hz+0x74>

	case SYSTEM_CLOCK_SOURCE_ULP32K:
		return 32768UL;

	case SYSTEM_CLOCK_SOURCE_XOSC32K:
		return _system_clock_inst.xosc32k.frequency;
    281a:	4b15      	ldr	r3, [pc, #84]	; (2870 <system_clock_source_get_hz+0x7c>)
    281c:	6958      	ldr	r0, [r3, #20]
    281e:	e023      	b.n	2868 <system_clock_source_get_hz+0x74>

	case SYSTEM_CLOCK_SOURCE_DFLL:

		/* Check if the DFLL has been configured */
		if (!(_system_clock_inst.dfll.control & SYSCTRL_DFLLCTRL_ENABLE))
    2820:	4b13      	ldr	r3, [pc, #76]	; (2870 <system_clock_source_get_hz+0x7c>)
    2822:	681b      	ldr	r3, [r3, #0]
    2824:	2002      	movs	r0, #2
    2826:	4018      	ands	r0, r3
    2828:	d01e      	beq.n	2868 <system_clock_source_get_hz+0x74>
 * \internal
 * \brief Wait for sync to the DFLL control registers.
 */
static inline void _system_dfll_wait_for_sync(void)
{
	while (!(SYSCTRL->PCLKSR.reg & SYSCTRL_PCLKSR_DFLLRDY)) {
    282a:	4912      	ldr	r1, [pc, #72]	; (2874 <system_clock_source_get_hz+0x80>)
    282c:	2210      	movs	r2, #16
    282e:	68cb      	ldr	r3, [r1, #12]
    2830:	421a      	tst	r2, r3
    2832:	d0fc      	beq.n	282e <system_clock_source_get_hz+0x3a>

		/* Make sure that the DFLL module is ready */
		_system_dfll_wait_for_sync();

		/* Check if operating in closed loop mode */
		if (_system_clock_inst.dfll.control & SYSCTRL_DFLLCTRL_MODE) {
    2834:	4b0e      	ldr	r3, [pc, #56]	; (2870 <system_clock_source_get_hz+0x7c>)
    2836:	681b      	ldr	r3, [r3, #0]
    2838:	075b      	lsls	r3, r3, #29
    283a:	d514      	bpl.n	2866 <system_clock_source_get_hz+0x72>
			return system_gclk_chan_get_hz(SYSCTRL_GCLK_ID_DFLL48) *
    283c:	2000      	movs	r0, #0
    283e:	4b0f      	ldr	r3, [pc, #60]	; (287c <system_clock_source_get_hz+0x88>)
    2840:	4798      	blx	r3
					(_system_clock_inst.dfll.mul & 0xffff);
    2842:	4b0b      	ldr	r3, [pc, #44]	; (2870 <system_clock_source_get_hz+0x7c>)
    2844:	689b      	ldr	r3, [r3, #8]
		/* Make sure that the DFLL module is ready */
		_system_dfll_wait_for_sync();

		/* Check if operating in closed loop mode */
		if (_system_clock_inst.dfll.control & SYSCTRL_DFLLCTRL_MODE) {
			return system_gclk_chan_get_hz(SYSCTRL_GCLK_ID_DFLL48) *
    2846:	041b      	lsls	r3, r3, #16
    2848:	0c1b      	lsrs	r3, r3, #16
    284a:	4358      	muls	r0, r3
    284c:	e00c      	b.n	2868 <system_clock_source_get_hz+0x74>

		return 48000000UL;

#ifdef FEATURE_SYSTEM_CLOCK_DPLL
	case SYSTEM_CLOCK_SOURCE_DPLL:
		if (!(SYSCTRL->DPLLSTATUS.reg & SYSCTRL_DPLLSTATUS_ENABLE)) {
    284e:	2350      	movs	r3, #80	; 0x50
    2850:	4a08      	ldr	r2, [pc, #32]	; (2874 <system_clock_source_get_hz+0x80>)
    2852:	5cd3      	ldrb	r3, [r2, r3]
			return 0;
    2854:	2000      	movs	r0, #0

		return 48000000UL;

#ifdef FEATURE_SYSTEM_CLOCK_DPLL
	case SYSTEM_CLOCK_SOURCE_DPLL:
		if (!(SYSCTRL->DPLLSTATUS.reg & SYSCTRL_DPLLSTATUS_ENABLE)) {
    2856:	075b      	lsls	r3, r3, #29
    2858:	d506      	bpl.n	2868 <system_clock_source_get_hz+0x74>
			return 0;
		}

		return _system_clock_inst.dpll.frequency;
    285a:	4b05      	ldr	r3, [pc, #20]	; (2870 <system_clock_source_get_hz+0x7c>)
    285c:	68d8      	ldr	r0, [r3, #12]
    285e:	e003      	b.n	2868 <system_clock_source_get_hz+0x74>

	case SYSTEM_CLOCK_SOURCE_OSC8M:
		return 8000000UL >> SYSCTRL->OSC8M.bit.PRESC;

	case SYSTEM_CLOCK_SOURCE_OSC32K:
		return 32768UL;
    2860:	2080      	movs	r0, #128	; 0x80
    2862:	0200      	lsls	r0, r0, #8
    2864:	e000      	b.n	2868 <system_clock_source_get_hz+0x74>
		if (_system_clock_inst.dfll.control & SYSCTRL_DFLLCTRL_MODE) {
			return system_gclk_chan_get_hz(SYSCTRL_GCLK_ID_DFLL48) *
					(_system_clock_inst.dfll.mul & 0xffff);
		}

		return 48000000UL;
    2866:	4806      	ldr	r0, [pc, #24]	; (2880 <system_clock_source_get_hz+0x8c>)
#endif

	default:
		return 0;
	}
}
    2868:	bd10      	pop	{r4, pc}
    286a:	46c0      	nop			; (mov r8, r8)
    286c:	0000650c 	.word	0x0000650c
    2870:	200000b0 	.word	0x200000b0
    2874:	40000800 	.word	0x40000800
    2878:	007a1200 	.word	0x007a1200
    287c:	00002d31 	.word	0x00002d31
    2880:	02dc6c00 	.word	0x02dc6c00

00002884 <system_clock_source_osc8m_set_config>:
 *
 * \param[in] config  OSC8M configuration structure containing the new config
 */
void system_clock_source_osc8m_set_config(
		struct system_clock_source_osc8m_config *const config)
{
    2884:	b570      	push	{r4, r5, r6, lr}
	SYSCTRL_OSC8M_Type temp = SYSCTRL->OSC8M;
    2886:	4c0c      	ldr	r4, [pc, #48]	; (28b8 <system_clock_source_osc8m_set_config+0x34>)
    2888:	6a23      	ldr	r3, [r4, #32]

	/* Use temporary struct to reduce register access */
	temp.bit.PRESC    = config->prescaler;
    288a:	7801      	ldrb	r1, [r0, #0]
	temp.bit.ONDEMAND = config->on_demand;
    288c:	7885      	ldrb	r5, [r0, #2]
	temp.bit.RUNSTDBY = config->run_in_standby;

	SYSCTRL->OSC8M = temp;
    288e:	7842      	ldrb	r2, [r0, #1]
    2890:	2001      	movs	r0, #1
    2892:	4002      	ands	r2, r0
    2894:	0192      	lsls	r2, r2, #6
    2896:	2640      	movs	r6, #64	; 0x40
    2898:	43b3      	bics	r3, r6
    289a:	4313      	orrs	r3, r2
    289c:	0002      	movs	r2, r0
    289e:	402a      	ands	r2, r5
    28a0:	01d2      	lsls	r2, r2, #7
    28a2:	307f      	adds	r0, #127	; 0x7f
    28a4:	4383      	bics	r3, r0
    28a6:	4313      	orrs	r3, r2
    28a8:	2203      	movs	r2, #3
    28aa:	400a      	ands	r2, r1
    28ac:	0212      	lsls	r2, r2, #8
    28ae:	4903      	ldr	r1, [pc, #12]	; (28bc <system_clock_source_osc8m_set_config+0x38>)
    28b0:	400b      	ands	r3, r1
    28b2:	4313      	orrs	r3, r2
    28b4:	6223      	str	r3, [r4, #32]
}
    28b6:	bd70      	pop	{r4, r5, r6, pc}
    28b8:	40000800 	.word	0x40000800
    28bc:	fffffcff 	.word	0xfffffcff

000028c0 <system_clock_source_osc32k_set_config>:
 *
 * \param[in] config  OSC32K configuration structure containing the new config
 */
void system_clock_source_osc32k_set_config(
		struct system_clock_source_osc32k_config *const config)
{
    28c0:	b5f0      	push	{r4, r5, r6, r7, lr}
    28c2:	4657      	mov	r7, sl
    28c4:	464e      	mov	r6, r9
    28c6:	4645      	mov	r5, r8
    28c8:	b4e0      	push	{r5, r6, r7}
	SYSCTRL_OSC32K_Type temp = SYSCTRL->OSC32K;
    28ca:	4e1c      	ldr	r6, [pc, #112]	; (293c <system_clock_source_osc32k_set_config+0x7c>)
    28cc:	69b3      	ldr	r3, [r6, #24]
    28ce:	469c      	mov	ip, r3

	/* Update settings via a temporary struct to reduce register access */
	temp.bit.EN1K     = config->enable_1khz_output;
    28d0:	7841      	ldrb	r1, [r0, #1]
	temp.bit.EN32K    = config->enable_32khz_output;
	temp.bit.STARTUP  = config->startup_time;
    28d2:	7805      	ldrb	r5, [r0, #0]
	temp.bit.ONDEMAND = config->on_demand;
    28d4:	7907      	ldrb	r7, [r0, #4]
	temp.bit.RUNSTDBY = config->run_in_standby;
    28d6:	78c3      	ldrb	r3, [r0, #3]
    28d8:	4699      	mov	r9, r3
	temp.bit.WRTLOCK  = config->write_once;
    28da:	7944      	ldrb	r4, [r0, #5]

	SYSCTRL->OSC32K  = temp;
    28dc:	7883      	ldrb	r3, [r0, #2]
    28de:	2001      	movs	r0, #1
    28e0:	4003      	ands	r3, r0
    28e2:	009b      	lsls	r3, r3, #2
    28e4:	469a      	mov	sl, r3
    28e6:	2204      	movs	r2, #4
    28e8:	4690      	mov	r8, r2
    28ea:	4662      	mov	r2, ip
    28ec:	4643      	mov	r3, r8
    28ee:	439a      	bics	r2, r3
    28f0:	0013      	movs	r3, r2
    28f2:	4652      	mov	r2, sl
    28f4:	431a      	orrs	r2, r3
    28f6:	0013      	movs	r3, r2
    28f8:	4001      	ands	r1, r0
    28fa:	00c9      	lsls	r1, r1, #3
    28fc:	2208      	movs	r2, #8
    28fe:	4393      	bics	r3, r2
    2900:	430b      	orrs	r3, r1
    2902:	464a      	mov	r2, r9
    2904:	4002      	ands	r2, r0
    2906:	0192      	lsls	r2, r2, #6
    2908:	2140      	movs	r1, #64	; 0x40
    290a:	438b      	bics	r3, r1
    290c:	4313      	orrs	r3, r2
    290e:	4007      	ands	r7, r0
    2910:	01ff      	lsls	r7, r7, #7
    2912:	2280      	movs	r2, #128	; 0x80
    2914:	4393      	bics	r3, r2
    2916:	433b      	orrs	r3, r7
    2918:	3a79      	subs	r2, #121	; 0x79
    291a:	4015      	ands	r5, r2
    291c:	022d      	lsls	r5, r5, #8
    291e:	4f08      	ldr	r7, [pc, #32]	; (2940 <system_clock_source_osc32k_set_config+0x80>)
    2920:	403b      	ands	r3, r7
    2922:	432b      	orrs	r3, r5
    2924:	4004      	ands	r4, r0
    2926:	0320      	lsls	r0, r4, #12
    2928:	4c06      	ldr	r4, [pc, #24]	; (2944 <system_clock_source_osc32k_set_config+0x84>)
    292a:	401c      	ands	r4, r3
    292c:	4304      	orrs	r4, r0
    292e:	61b4      	str	r4, [r6, #24]
}
    2930:	bc1c      	pop	{r2, r3, r4}
    2932:	4690      	mov	r8, r2
    2934:	4699      	mov	r9, r3
    2936:	46a2      	mov	sl, r4
    2938:	bdf0      	pop	{r4, r5, r6, r7, pc}
    293a:	46c0      	nop			; (mov r8, r8)
    293c:	40000800 	.word	0x40000800
    2940:	fffff8ff 	.word	0xfffff8ff
    2944:	ffffefff 	.word	0xffffefff

00002948 <system_clock_source_enable>:
 *                                 device
 */
enum status_code system_clock_source_enable(
		const enum system_clock_source clock_source)
{
	switch (clock_source) {
    2948:	2808      	cmp	r0, #8
    294a:	d803      	bhi.n	2954 <system_clock_source_enable+0xc>
    294c:	0080      	lsls	r0, r0, #2
    294e:	4b25      	ldr	r3, [pc, #148]	; (29e4 <system_clock_source_enable+0x9c>)
    2950:	581b      	ldr	r3, [r3, r0]
    2952:	469f      	mov	pc, r3
		/* Always enabled */
		return STATUS_OK;

	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
    2954:	2017      	movs	r0, #23
    2956:	e044      	b.n	29e2 <system_clock_source_enable+0x9a>
enum status_code system_clock_source_enable(
		const enum system_clock_source clock_source)
{
	switch (clock_source) {
	case SYSTEM_CLOCK_SOURCE_OSC8M:
		SYSCTRL->OSC8M.reg |= SYSCTRL_OSC8M_ENABLE;
    2958:	4a23      	ldr	r2, [pc, #140]	; (29e8 <system_clock_source_enable+0xa0>)
    295a:	6a11      	ldr	r1, [r2, #32]
    295c:	2302      	movs	r3, #2
    295e:	430b      	orrs	r3, r1
    2960:	6213      	str	r3, [r2, #32]
		return STATUS_OK;
    2962:	2000      	movs	r0, #0
    2964:	e03d      	b.n	29e2 <system_clock_source_enable+0x9a>

	case SYSTEM_CLOCK_SOURCE_OSC32K:
		SYSCTRL->OSC32K.reg |= SYSCTRL_OSC32K_ENABLE;
    2966:	4a20      	ldr	r2, [pc, #128]	; (29e8 <system_clock_source_enable+0xa0>)
    2968:	6991      	ldr	r1, [r2, #24]
    296a:	2302      	movs	r3, #2
    296c:	430b      	orrs	r3, r1
    296e:	6193      	str	r3, [r2, #24]
	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
    2970:	2000      	movs	r0, #0
		SYSCTRL->OSC8M.reg |= SYSCTRL_OSC8M_ENABLE;
		return STATUS_OK;

	case SYSTEM_CLOCK_SOURCE_OSC32K:
		SYSCTRL->OSC32K.reg |= SYSCTRL_OSC32K_ENABLE;
		break;
    2972:	e036      	b.n	29e2 <system_clock_source_enable+0x9a>

	case SYSTEM_CLOCK_SOURCE_XOSC:
		SYSCTRL->XOSC.reg |= SYSCTRL_XOSC_ENABLE;
    2974:	4a1c      	ldr	r2, [pc, #112]	; (29e8 <system_clock_source_enable+0xa0>)
    2976:	8a11      	ldrh	r1, [r2, #16]
    2978:	2302      	movs	r3, #2
    297a:	430b      	orrs	r3, r1
    297c:	8213      	strh	r3, [r2, #16]
	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
    297e:	2000      	movs	r0, #0
		SYSCTRL->OSC32K.reg |= SYSCTRL_OSC32K_ENABLE;
		break;

	case SYSTEM_CLOCK_SOURCE_XOSC:
		SYSCTRL->XOSC.reg |= SYSCTRL_XOSC_ENABLE;
		break;
    2980:	e02f      	b.n	29e2 <system_clock_source_enable+0x9a>

	case SYSTEM_CLOCK_SOURCE_XOSC32K:
		SYSCTRL->XOSC32K.reg |= SYSCTRL_XOSC32K_ENABLE;
    2982:	4a19      	ldr	r2, [pc, #100]	; (29e8 <system_clock_source_enable+0xa0>)
    2984:	8a91      	ldrh	r1, [r2, #20]
    2986:	2302      	movs	r3, #2
    2988:	430b      	orrs	r3, r1
    298a:	8293      	strh	r3, [r2, #20]
	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
    298c:	2000      	movs	r0, #0
		SYSCTRL->XOSC.reg |= SYSCTRL_XOSC_ENABLE;
		break;

	case SYSTEM_CLOCK_SOURCE_XOSC32K:
		SYSCTRL->XOSC32K.reg |= SYSCTRL_XOSC32K_ENABLE;
		break;
    298e:	e028      	b.n	29e2 <system_clock_source_enable+0x9a>

	case SYSTEM_CLOCK_SOURCE_DFLL:
		_system_clock_inst.dfll.control |= SYSCTRL_DFLLCTRL_ENABLE;
    2990:	4916      	ldr	r1, [pc, #88]	; (29ec <system_clock_source_enable+0xa4>)
    2992:	680b      	ldr	r3, [r1, #0]
    2994:	2202      	movs	r2, #2
    2996:	4313      	orrs	r3, r2
    2998:	600b      	str	r3, [r1, #0]

static inline void _system_clock_source_dfll_set_config_errata_9905(void)
{

	/* Disable ONDEMAND mode while writing configurations */
	SYSCTRL->DFLLCTRL.reg = SYSCTRL_DFLLCTRL_ENABLE;
    299a:	4b13      	ldr	r3, [pc, #76]	; (29e8 <system_clock_source_enable+0xa0>)
    299c:	849a      	strh	r2, [r3, #36]	; 0x24
 * \internal
 * \brief Wait for sync to the DFLL control registers.
 */
static inline void _system_dfll_wait_for_sync(void)
{
	while (!(SYSCTRL->PCLKSR.reg & SYSCTRL_PCLKSR_DFLLRDY)) {
    299e:	0019      	movs	r1, r3
    29a0:	320e      	adds	r2, #14
    29a2:	68cb      	ldr	r3, [r1, #12]
    29a4:	421a      	tst	r2, r3
    29a6:	d0fc      	beq.n	29a2 <system_clock_source_enable+0x5a>

	/* Disable ONDEMAND mode while writing configurations */
	SYSCTRL->DFLLCTRL.reg = SYSCTRL_DFLLCTRL_ENABLE;
	_system_dfll_wait_for_sync();

	SYSCTRL->DFLLMUL.reg = _system_clock_inst.dfll.mul;
    29a8:	4a10      	ldr	r2, [pc, #64]	; (29ec <system_clock_source_enable+0xa4>)
    29aa:	6891      	ldr	r1, [r2, #8]
    29ac:	4b0e      	ldr	r3, [pc, #56]	; (29e8 <system_clock_source_enable+0xa0>)
    29ae:	62d9      	str	r1, [r3, #44]	; 0x2c
	SYSCTRL->DFLLVAL.reg = _system_clock_inst.dfll.val;
    29b0:	6852      	ldr	r2, [r2, #4]
    29b2:	629a      	str	r2, [r3, #40]	; 0x28

	/* Write full configuration to DFLL control register */
	SYSCTRL->DFLLCTRL.reg = 0;
    29b4:	2200      	movs	r2, #0
    29b6:	849a      	strh	r2, [r3, #36]	; 0x24
 * \internal
 * \brief Wait for sync to the DFLL control registers.
 */
static inline void _system_dfll_wait_for_sync(void)
{
	while (!(SYSCTRL->PCLKSR.reg & SYSCTRL_PCLKSR_DFLLRDY)) {
    29b8:	0019      	movs	r1, r3
    29ba:	3210      	adds	r2, #16
    29bc:	68cb      	ldr	r3, [r1, #12]
    29be:	421a      	tst	r2, r3
    29c0:	d0fc      	beq.n	29bc <system_clock_source_enable+0x74>
	SYSCTRL->DFLLVAL.reg = _system_clock_inst.dfll.val;

	/* Write full configuration to DFLL control register */
	SYSCTRL->DFLLCTRL.reg = 0;
	_system_dfll_wait_for_sync();
	SYSCTRL->DFLLCTRL.reg = _system_clock_inst.dfll.control;
    29c2:	4b0a      	ldr	r3, [pc, #40]	; (29ec <system_clock_source_enable+0xa4>)
    29c4:	681b      	ldr	r3, [r3, #0]
    29c6:	b29b      	uxth	r3, r3
    29c8:	4a07      	ldr	r2, [pc, #28]	; (29e8 <system_clock_source_enable+0xa0>)
    29ca:	8493      	strh	r3, [r2, #36]	; 0x24
	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
    29cc:	2000      	movs	r0, #0
    29ce:	e008      	b.n	29e2 <system_clock_source_enable+0x9a>
		_system_clock_source_dfll_set_config_errata_9905();
		break;

#ifdef FEATURE_SYSTEM_CLOCK_DPLL
	case SYSTEM_CLOCK_SOURCE_DPLL:
		SYSCTRL->DPLLCTRLA.reg |= SYSCTRL_DPLLCTRLA_ENABLE;
    29d0:	4905      	ldr	r1, [pc, #20]	; (29e8 <system_clock_source_enable+0xa0>)
    29d2:	2244      	movs	r2, #68	; 0x44
    29d4:	5c88      	ldrb	r0, [r1, r2]
    29d6:	2302      	movs	r3, #2
    29d8:	4303      	orrs	r3, r0
    29da:	548b      	strb	r3, [r1, r2]
	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
    29dc:	2000      	movs	r0, #0
		break;

#ifdef FEATURE_SYSTEM_CLOCK_DPLL
	case SYSTEM_CLOCK_SOURCE_DPLL:
		SYSCTRL->DPLLCTRLA.reg |= SYSCTRL_DPLLCTRLA_ENABLE;
		break;
    29de:	e000      	b.n	29e2 <system_clock_source_enable+0x9a>
#endif

	case SYSTEM_CLOCK_SOURCE_ULP32K:
		/* Always enabled */
		return STATUS_OK;
    29e0:	2000      	movs	r0, #0
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
}
    29e2:	4770      	bx	lr
    29e4:	00006530 	.word	0x00006530
    29e8:	40000800 	.word	0x40000800
    29ec:	200000b0 	.word	0x200000b0

000029f0 <system_clock_init>:
 * \note OSC8M is always enabled and if user selects other clocks for GCLK generators,
 * the OSC8M default enable can be disabled after system_clock_init. Make sure the
 * clock switch successfully before disabling OSC8M.
 */
void system_clock_init(void)
{
    29f0:	b5f0      	push	{r4, r5, r6, r7, lr}
    29f2:	b087      	sub	sp, #28
	/* Various bits in the INTFLAG register can be set to one at startup.
	   This will ensure that these bits are cleared */
	SYSCTRL->INTFLAG.reg = SYSCTRL_INTFLAG_BOD33RDY | SYSCTRL_INTFLAG_BOD33DET |
    29f4:	22c2      	movs	r2, #194	; 0xc2
    29f6:	00d2      	lsls	r2, r2, #3
    29f8:	4b2c      	ldr	r3, [pc, #176]	; (2aac <system_clock_init+0xbc>)
    29fa:	609a      	str	r2, [r3, #8]
static inline void system_flash_set_waitstates(uint8_t wait_states)
{
	Assert(NVMCTRL_CTRLB_RWS((uint32_t)wait_states) ==
			((uint32_t)wait_states << NVMCTRL_CTRLB_RWS_Pos));

	NVMCTRL->CTRLB.bit.RWS = wait_states;
    29fc:	4a2c      	ldr	r2, [pc, #176]	; (2ab0 <system_clock_init+0xc0>)
    29fe:	6853      	ldr	r3, [r2, #4]
    2a00:	211e      	movs	r1, #30
    2a02:	438b      	bics	r3, r1
    2a04:	6053      	str	r3, [r2, #4]
{
	uint32_t gclk_id;
	struct system_gclk_chan_config gclk_conf;

#if CONF_CLOCK_GCLK_1_ENABLE == false
	gclk_conf.source_generator = GCLK_GENERATOR_1;
    2a06:	2301      	movs	r3, #1
    2a08:	466a      	mov	r2, sp
    2a0a:	7013      	strb	r3, [r2, #0]
	gclk_conf.source_generator = GCLK_GENERATOR_7;
#else
	gclk_conf.source_generator = GCLK_GENERATOR_7;
#endif

	for (gclk_id = 0; gclk_id < GCLK_NUM; gclk_id++) {
    2a0c:	2400      	movs	r4, #0
		system_gclk_chan_set_config(gclk_id, &gclk_conf);
    2a0e:	4d29      	ldr	r5, [pc, #164]	; (2ab4 <system_clock_init+0xc4>)
    2a10:	b2e0      	uxtb	r0, r4
    2a12:	4669      	mov	r1, sp
    2a14:	47a8      	blx	r5
	gclk_conf.source_generator = GCLK_GENERATOR_7;
#else
	gclk_conf.source_generator = GCLK_GENERATOR_7;
#endif

	for (gclk_id = 0; gclk_id < GCLK_NUM; gclk_id++) {
    2a16:	3401      	adds	r4, #1
    2a18:	2c25      	cmp	r4, #37	; 0x25
    2a1a:	d1f9      	bne.n	2a10 <system_clock_init+0x20>


	/* OSCK32K */
#if CONF_CLOCK_OSC32K_ENABLE == true
	SYSCTRL->OSC32K.bit.CALIB =
			((*(uint32_t *)SYSCTRL_FUSES_OSC32K_ADDR >> 
    2a1c:	4b26      	ldr	r3, [pc, #152]	; (2ab8 <system_clock_init+0xc8>)
#endif


	/* OSCK32K */
#if CONF_CLOCK_OSC32K_ENABLE == true
	SYSCTRL->OSC32K.bit.CALIB =
    2a1e:	681a      	ldr	r2, [r3, #0]
    2a20:	04d2      	lsls	r2, r2, #19
    2a22:	4922      	ldr	r1, [pc, #136]	; (2aac <system_clock_init+0xbc>)
    2a24:	6988      	ldr	r0, [r1, #24]
    2a26:	0e52      	lsrs	r2, r2, #25
    2a28:	0412      	lsls	r2, r2, #16
    2a2a:	4b24      	ldr	r3, [pc, #144]	; (2abc <system_clock_init+0xcc>)
    2a2c:	4003      	ands	r3, r0
    2a2e:	4313      	orrs	r3, r2
    2a30:	618b      	str	r3, [r1, #24]
static inline void system_clock_source_osc32k_get_config_defaults(
		struct system_clock_source_osc32k_config *const config)
{
	Assert(config);

	config->enable_1khz_output  = true;
    2a32:	a804      	add	r0, sp, #16
    2a34:	2501      	movs	r5, #1
    2a36:	7045      	strb	r5, [r0, #1]
	config->enable_32khz_output = true;
    2a38:	7085      	strb	r5, [r0, #2]
	config->run_in_standby      = false;
    2a3a:	2400      	movs	r4, #0
    2a3c:	70c4      	strb	r4, [r0, #3]
	config->on_demand           = true;
    2a3e:	7105      	strb	r5, [r0, #4]
	config->startup_time        = SYSTEM_OSC32K_STARTUP_130;
    2a40:	2307      	movs	r3, #7
    2a42:	7003      	strb	r3, [r0, #0]
	config->write_once          = false;
    2a44:	7144      	strb	r4, [r0, #5]
	osc32k_conf.enable_1khz_output  = CONF_CLOCK_OSC32K_ENABLE_1KHZ_OUTPUT;
	osc32k_conf.enable_32khz_output = CONF_CLOCK_OSC32K_ENABLE_32KHZ_OUTPUT;
	osc32k_conf.on_demand           = CONF_CLOCK_OSC32K_ON_DEMAND;
	osc32k_conf.run_in_standby      = CONF_CLOCK_OSC32K_RUN_IN_STANDBY;

	system_clock_source_osc32k_set_config(&osc32k_conf);
    2a46:	4b1e      	ldr	r3, [pc, #120]	; (2ac0 <system_clock_init+0xd0>)
    2a48:	4798      	blx	r3
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_OSC32K);
    2a4a:	2004      	movs	r0, #4
    2a4c:	4e1d      	ldr	r6, [pc, #116]	; (2ac4 <system_clock_init+0xd4>)
    2a4e:	47b0      	blx	r6
		struct system_clock_source_osc8m_config *const config)
{
	Assert(config);

	config->prescaler       = SYSTEM_OSC8M_DIV_8;
	config->run_in_standby  = false;
    2a50:	a803      	add	r0, sp, #12
    2a52:	7044      	strb	r4, [r0, #1]
	config->on_demand       = true;
    2a54:	7085      	strb	r5, [r0, #2]

	/* OSC8M */
	struct system_clock_source_osc8m_config osc8m_conf;
	system_clock_source_osc8m_get_config_defaults(&osc8m_conf);

	osc8m_conf.prescaler       = CONF_CLOCK_OSC8M_PRESCALER;
    2a56:	7004      	strb	r4, [r0, #0]
	osc8m_conf.on_demand       = CONF_CLOCK_OSC8M_ON_DEMAND;
	osc8m_conf.run_in_standby  = CONF_CLOCK_OSC8M_RUN_IN_STANDBY;

	system_clock_source_osc8m_set_config(&osc8m_conf);
    2a58:	4b1b      	ldr	r3, [pc, #108]	; (2ac8 <system_clock_init+0xd8>)
    2a5a:	4798      	blx	r3
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_OSC8M);
    2a5c:	2006      	movs	r0, #6
    2a5e:	47b0      	blx	r6


	/* GCLK */
#if CONF_CLOCK_CONFIGURE_GCLK == true
	system_gclk_init();
    2a60:	4b1a      	ldr	r3, [pc, #104]	; (2acc <system_clock_init+0xdc>)
    2a62:	4798      	blx	r3
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->division_factor    = 1;
	config->high_when_disabled = false;
    2a64:	466b      	mov	r3, sp
    2a66:	705c      	strb	r4, [r3, #1]
#elif (SAMC20) || (SAMC21)
	config->source_clock       = GCLK_SOURCE_OSC48M;
#else
	config->source_clock       = GCLK_SOURCE_OSC8M;
#endif
	config->run_in_standby     = false;
    2a68:	721c      	strb	r4, [r3, #8]
	config->output_enable      = false;
    2a6a:	725c      	strb	r4, [r3, #9]

	/* Configure all GCLK generators except for the main generator, which
	 * is configured later after all other clock systems are set up */
	MREPEAT(GCLK_GEN_NUM, _CONF_CLOCK_GCLK_CONFIG_NONMAIN, ~);
    2a6c:	2304      	movs	r3, #4
    2a6e:	466a      	mov	r2, sp
    2a70:	7013      	strb	r3, [r2, #0]
    2a72:	331c      	adds	r3, #28
    2a74:	9301      	str	r3, [sp, #4]
    2a76:	4669      	mov	r1, sp
    2a78:	2002      	movs	r0, #2
    2a7a:	4f15      	ldr	r7, [pc, #84]	; (2ad0 <system_clock_init+0xe0>)
    2a7c:	47b8      	blx	r7
    2a7e:	2002      	movs	r0, #2
    2a80:	4e14      	ldr	r6, [pc, #80]	; (2ad4 <system_clock_init+0xe4>)
    2a82:	47b0      	blx	r6
 */
static inline void system_cpu_clock_set_divider(
		const enum system_main_clock_div divider)
{
	Assert(((uint32_t)divider & PM_CPUSEL_CPUDIV_Msk) == divider);
	PM->CPUSEL.reg = (uint32_t)divider;
    2a84:	4b14      	ldr	r3, [pc, #80]	; (2ad8 <system_clock_init+0xe8>)
    2a86:	721c      	strb	r4, [r3, #8]
		const enum system_clock_apb_bus bus,
		const enum system_main_clock_div divider)
{
	switch (bus) {
		case SYSTEM_CLOCK_APB_APBA:
			PM->APBASEL.reg = (uint32_t)divider;
    2a88:	725c      	strb	r4, [r3, #9]
			break;
		case SYSTEM_CLOCK_APB_APBB:
			PM->APBBSEL.reg = (uint32_t)divider;
    2a8a:	729c      	strb	r4, [r3, #10]
			break;
		case SYSTEM_CLOCK_APB_APBC:
			PM->APBCSEL.reg = (uint32_t)divider;
    2a8c:	72dc      	strb	r4, [r3, #11]
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->division_factor    = 1;
    2a8e:	9501      	str	r5, [sp, #4]
	config->high_when_disabled = false;
    2a90:	466b      	mov	r3, sp
    2a92:	705c      	strb	r4, [r3, #1]
#if SAML21 || SAML22
	config->source_clock       = GCLK_SOURCE_OSC16M;
#elif (SAMC20) || (SAMC21)
	config->source_clock       = GCLK_SOURCE_OSC48M;
#else
	config->source_clock       = GCLK_SOURCE_OSC8M;
    2a94:	2306      	movs	r3, #6
    2a96:	466a      	mov	r2, sp
    2a98:	7013      	strb	r3, [r2, #0]
#endif
	config->run_in_standby     = false;
    2a9a:	7214      	strb	r4, [r2, #8]
	config->output_enable      = false;
    2a9c:	7254      	strb	r4, [r2, #9]
	system_apb_clock_set_divider(SYSTEM_CLOCK_APB_APBC, CONF_CLOCK_APBC_DIVIDER);

	/* GCLK 0 */
#if CONF_CLOCK_CONFIGURE_GCLK == true
	/* Configure the main GCLK last as it might depend on other generators */
	_CONF_CLOCK_GCLK_CONFIG(0, ~);
    2a9e:	4669      	mov	r1, sp
    2aa0:	2000      	movs	r0, #0
    2aa2:	47b8      	blx	r7
    2aa4:	2000      	movs	r0, #0
    2aa6:	47b0      	blx	r6
#endif
}
    2aa8:	b007      	add	sp, #28
    2aaa:	bdf0      	pop	{r4, r5, r6, r7, pc}
    2aac:	40000800 	.word	0x40000800
    2ab0:	41004000 	.word	0x41004000
    2ab4:	00002d15 	.word	0x00002d15
    2ab8:	00806024 	.word	0x00806024
    2abc:	ff80ffff 	.word	0xff80ffff
    2ac0:	000028c1 	.word	0x000028c1
    2ac4:	00002949 	.word	0x00002949
    2ac8:	00002885 	.word	0x00002885
    2acc:	00002add 	.word	0x00002add
    2ad0:	00002b01 	.word	0x00002b01
    2ad4:	00002bb9 	.word	0x00002bb9
    2ad8:	40000400 	.word	0x40000400

00002adc <system_gclk_init>:
		const enum system_clock_apb_bus bus,
		const uint32_t mask)
{
	switch (bus) {
		case SYSTEM_CLOCK_APB_APBA:
			PM->APBAMASK.reg |= mask;
    2adc:	4a06      	ldr	r2, [pc, #24]	; (2af8 <system_gclk_init+0x1c>)
    2ade:	6991      	ldr	r1, [r2, #24]
    2ae0:	2308      	movs	r3, #8
    2ae2:	430b      	orrs	r3, r1
    2ae4:	6193      	str	r3, [r2, #24]
{
	/* Turn on the digital interface clock */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBA, PM_APBAMASK_GCLK);

	/* Software reset the module to ensure it is re-initialized correctly */
	GCLK->CTRL.reg = GCLK_CTRL_SWRST;
    2ae6:	2201      	movs	r2, #1
    2ae8:	4b04      	ldr	r3, [pc, #16]	; (2afc <system_gclk_init+0x20>)
    2aea:	701a      	strb	r2, [r3, #0]
	while (GCLK->CTRL.reg & GCLK_CTRL_SWRST) {
    2aec:	0019      	movs	r1, r3
    2aee:	780b      	ldrb	r3, [r1, #0]
    2af0:	4213      	tst	r3, r2
    2af2:	d1fc      	bne.n	2aee <system_gclk_init+0x12>
		/* Wait for reset to complete */
	}
}
    2af4:	4770      	bx	lr
    2af6:	46c0      	nop			; (mov r8, r8)
    2af8:	40000400 	.word	0x40000400
    2afc:	40000c00 	.word	0x40000c00

00002b00 <system_gclk_gen_set_config>:
 * \param[in] config     Configuration settings for the generator
 */
void system_gclk_gen_set_config(
		const uint8_t generator,
		struct system_gclk_gen_config *const config)
{
    2b00:	b570      	push	{r4, r5, r6, lr}
    2b02:	0006      	movs	r6, r0
	/* Sanity check arguments */
	Assert(config);

	/* Cache new register configurations to minimize sync requirements. */
	uint32_t new_genctrl_config = (generator << GCLK_GENCTRL_ID_Pos);
    2b04:	0005      	movs	r5, r0
	uint32_t new_gendiv_config  = (generator << GCLK_GENDIV_ID_Pos);

	/* Select the requested source clock for the generator */
	new_genctrl_config |= config->source_clock << GCLK_GENCTRL_SRC_Pos;
    2b06:	780c      	ldrb	r4, [r1, #0]
    2b08:	0224      	lsls	r4, r4, #8
    2b0a:	4304      	orrs	r4, r0

	/* Configure the clock to be either high or low when disabled */
	if (config->high_when_disabled) {
    2b0c:	784b      	ldrb	r3, [r1, #1]
    2b0e:	2b00      	cmp	r3, #0
    2b10:	d002      	beq.n	2b18 <system_gclk_gen_set_config+0x18>
		new_genctrl_config |= GCLK_GENCTRL_OOV;
    2b12:	2380      	movs	r3, #128	; 0x80
    2b14:	02db      	lsls	r3, r3, #11
    2b16:	431c      	orrs	r4, r3
	}

	/* Configure if the clock output to I/O pin should be enabled. */
	if (config->output_enable) {
    2b18:	7a4b      	ldrb	r3, [r1, #9]
    2b1a:	2b00      	cmp	r3, #0
    2b1c:	d002      	beq.n	2b24 <system_gclk_gen_set_config+0x24>
		new_genctrl_config |= GCLK_GENCTRL_OE;
    2b1e:	2380      	movs	r3, #128	; 0x80
    2b20:	031b      	lsls	r3, r3, #12
    2b22:	431c      	orrs	r4, r3
	}

	/* Set division factor */
	if (config->division_factor > 1) {
    2b24:	6848      	ldr	r0, [r1, #4]
    2b26:	2801      	cmp	r0, #1
    2b28:	d918      	bls.n	2b5c <system_gclk_gen_set_config+0x5c>
		/* Check if division is a power of two */
		if (((config->division_factor & (config->division_factor - 1)) == 0)) {
    2b2a:	1e43      	subs	r3, r0, #1
    2b2c:	4218      	tst	r0, r3
    2b2e:	d110      	bne.n	2b52 <system_gclk_gen_set_config+0x52>
			 * register */

			uint32_t div2_count = 0;

			uint32_t mask;
			for (mask = (1UL << 1); mask < config->division_factor;
    2b30:	2802      	cmp	r0, #2
    2b32:	d906      	bls.n	2b42 <system_gclk_gen_set_config+0x42>
    2b34:	2302      	movs	r3, #2
    2b36:	2200      	movs	r2, #0
						mask <<= 1) {
				div2_count++;
    2b38:	3201      	adds	r2, #1

			uint32_t div2_count = 0;

			uint32_t mask;
			for (mask = (1UL << 1); mask < config->division_factor;
						mask <<= 1) {
    2b3a:	005b      	lsls	r3, r3, #1
			 * register */

			uint32_t div2_count = 0;

			uint32_t mask;
			for (mask = (1UL << 1); mask < config->division_factor;
    2b3c:	4298      	cmp	r0, r3
    2b3e:	d8fb      	bhi.n	2b38 <system_gclk_gen_set_config+0x38>
    2b40:	e000      	b.n	2b44 <system_gclk_gen_set_config+0x44>
    2b42:	2200      	movs	r2, #0
						mask <<= 1) {
				div2_count++;
			}

			/* Set binary divider power of 2 division factor */
			new_gendiv_config  |= div2_count << GCLK_GENDIV_DIV_Pos;
    2b44:	0212      	lsls	r2, r2, #8
    2b46:	4332      	orrs	r2, r6
    2b48:	0015      	movs	r5, r2
			new_genctrl_config |= GCLK_GENCTRL_DIVSEL;
    2b4a:	2380      	movs	r3, #128	; 0x80
    2b4c:	035b      	lsls	r3, r3, #13
    2b4e:	431c      	orrs	r4, r3
    2b50:	e004      	b.n	2b5c <system_gclk_gen_set_config+0x5c>
		} else {
			/* Set integer division factor */

			new_gendiv_config  |=
    2b52:	0205      	lsls	r5, r0, #8
    2b54:	4335      	orrs	r5, r6
					(config->division_factor) << GCLK_GENDIV_DIV_Pos;

			/* Enable non-binary division with increased duty cycle accuracy */
			new_genctrl_config |= GCLK_GENCTRL_IDC;
    2b56:	2380      	movs	r3, #128	; 0x80
    2b58:	029b      	lsls	r3, r3, #10
    2b5a:	431c      	orrs	r4, r3
		}

	}

	/* Enable or disable the clock in standby mode */
	if (config->run_in_standby) {
    2b5c:	7a0b      	ldrb	r3, [r1, #8]
    2b5e:	2b00      	cmp	r3, #0
    2b60:	d002      	beq.n	2b68 <system_gclk_gen_set_config+0x68>
		new_genctrl_config |= GCLK_GENCTRL_RUNSTDBY;
    2b62:	2380      	movs	r3, #128	; 0x80
    2b64:	039b      	lsls	r3, r3, #14
    2b66:	431c      	orrs	r4, r3
 * \retval false if the module has completed synchronization
 * \retval true if the module synchronization is ongoing
 */
static inline bool system_gclk_is_syncing(void)
{
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    2b68:	4a0f      	ldr	r2, [pc, #60]	; (2ba8 <system_gclk_gen_set_config+0xa8>)
    2b6a:	7853      	ldrb	r3, [r2, #1]
	/* Enable or disable the clock in standby mode */
	if (config->run_in_standby) {
		new_genctrl_config |= GCLK_GENCTRL_RUNSTDBY;
	}

	while (system_gclk_is_syncing()) {
    2b6c:	b25b      	sxtb	r3, r3
    2b6e:	2b00      	cmp	r3, #0
    2b70:	dbfb      	blt.n	2b6a <system_gclk_gen_set_config+0x6a>
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
    2b72:	4b0e      	ldr	r3, [pc, #56]	; (2bac <system_gclk_gen_set_config+0xac>)
    2b74:	4798      	blx	r3
	};

	system_interrupt_enter_critical_section();

	/* Select the correct generator */
	*((uint8_t*)&GCLK->GENDIV.reg) = generator;
    2b76:	4b0e      	ldr	r3, [pc, #56]	; (2bb0 <system_gclk_gen_set_config+0xb0>)
    2b78:	701e      	strb	r6, [r3, #0]
 * \retval false if the module has completed synchronization
 * \retval true if the module synchronization is ongoing
 */
static inline bool system_gclk_is_syncing(void)
{
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    2b7a:	4a0b      	ldr	r2, [pc, #44]	; (2ba8 <system_gclk_gen_set_config+0xa8>)
    2b7c:	7853      	ldrb	r3, [r2, #1]

	/* Select the correct generator */
	*((uint8_t*)&GCLK->GENDIV.reg) = generator;

	/* Write the new generator configuration */
	while (system_gclk_is_syncing()) {
    2b7e:	b25b      	sxtb	r3, r3
    2b80:	2b00      	cmp	r3, #0
    2b82:	dbfb      	blt.n	2b7c <system_gclk_gen_set_config+0x7c>
		/* Wait for synchronization */
	};
	GCLK->GENDIV.reg  = new_gendiv_config;
    2b84:	4b08      	ldr	r3, [pc, #32]	; (2ba8 <system_gclk_gen_set_config+0xa8>)
    2b86:	609d      	str	r5, [r3, #8]
 * \retval false if the module has completed synchronization
 * \retval true if the module synchronization is ongoing
 */
static inline bool system_gclk_is_syncing(void)
{
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    2b88:	001a      	movs	r2, r3
    2b8a:	7853      	ldrb	r3, [r2, #1]
	while (system_gclk_is_syncing()) {
		/* Wait for synchronization */
	};
	GCLK->GENDIV.reg  = new_gendiv_config;

	while (system_gclk_is_syncing()) {
    2b8c:	b25b      	sxtb	r3, r3
    2b8e:	2b00      	cmp	r3, #0
    2b90:	dbfb      	blt.n	2b8a <system_gclk_gen_set_config+0x8a>
		/* Wait for synchronization */
	};
	GCLK->GENCTRL.reg = new_genctrl_config | (GCLK->GENCTRL.reg & GCLK_GENCTRL_GENEN);
    2b92:	4a05      	ldr	r2, [pc, #20]	; (2ba8 <system_gclk_gen_set_config+0xa8>)
    2b94:	6851      	ldr	r1, [r2, #4]
    2b96:	2380      	movs	r3, #128	; 0x80
    2b98:	025b      	lsls	r3, r3, #9
    2b9a:	400b      	ands	r3, r1
    2b9c:	431c      	orrs	r4, r3
    2b9e:	6054      	str	r4, [r2, #4]
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
    2ba0:	4b04      	ldr	r3, [pc, #16]	; (2bb4 <system_gclk_gen_set_config+0xb4>)
    2ba2:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    2ba4:	bd70      	pop	{r4, r5, r6, pc}
    2ba6:	46c0      	nop			; (mov r8, r8)
    2ba8:	40000c00 	.word	0x40000c00
    2bac:	00002785 	.word	0x00002785
    2bb0:	40000c08 	.word	0x40000c08
    2bb4:	000027c5 	.word	0x000027c5

00002bb8 <system_gclk_gen_enable>:
 *
 * \param[in] generator  Generic Clock Generator index to enable
 */
void system_gclk_gen_enable(
		const uint8_t generator)
{
    2bb8:	b510      	push	{r4, lr}
    2bba:	0004      	movs	r4, r0
 * \retval false if the module has completed synchronization
 * \retval true if the module synchronization is ongoing
 */
static inline bool system_gclk_is_syncing(void)
{
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    2bbc:	4a0b      	ldr	r2, [pc, #44]	; (2bec <system_gclk_gen_enable+0x34>)
    2bbe:	7853      	ldrb	r3, [r2, #1]
 * \param[in] generator  Generic Clock Generator index to enable
 */
void system_gclk_gen_enable(
		const uint8_t generator)
{
	while (system_gclk_is_syncing()) {
    2bc0:	b25b      	sxtb	r3, r3
    2bc2:	2b00      	cmp	r3, #0
    2bc4:	dbfb      	blt.n	2bbe <system_gclk_gen_enable+0x6>
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
    2bc6:	4b0a      	ldr	r3, [pc, #40]	; (2bf0 <system_gclk_gen_enable+0x38>)
    2bc8:	4798      	blx	r3
	};

	system_interrupt_enter_critical_section();

	/* Select the requested generator */
	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
    2bca:	4b0a      	ldr	r3, [pc, #40]	; (2bf4 <system_gclk_gen_enable+0x3c>)
    2bcc:	701c      	strb	r4, [r3, #0]
 * \retval false if the module has completed synchronization
 * \retval true if the module synchronization is ongoing
 */
static inline bool system_gclk_is_syncing(void)
{
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    2bce:	4a07      	ldr	r2, [pc, #28]	; (2bec <system_gclk_gen_enable+0x34>)
    2bd0:	7853      	ldrb	r3, [r2, #1]

	system_interrupt_enter_critical_section();

	/* Select the requested generator */
	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
	while (system_gclk_is_syncing()) {
    2bd2:	b25b      	sxtb	r3, r3
    2bd4:	2b00      	cmp	r3, #0
    2bd6:	dbfb      	blt.n	2bd0 <system_gclk_gen_enable+0x18>
		/* Wait for synchronization */
	};

	/* Enable generator */
	GCLK->GENCTRL.reg |= GCLK_GENCTRL_GENEN;
    2bd8:	4a04      	ldr	r2, [pc, #16]	; (2bec <system_gclk_gen_enable+0x34>)
    2bda:	6853      	ldr	r3, [r2, #4]
    2bdc:	2180      	movs	r1, #128	; 0x80
    2bde:	0249      	lsls	r1, r1, #9
    2be0:	430b      	orrs	r3, r1
    2be2:	6053      	str	r3, [r2, #4]
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
    2be4:	4b04      	ldr	r3, [pc, #16]	; (2bf8 <system_gclk_gen_enable+0x40>)
    2be6:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    2be8:	bd10      	pop	{r4, pc}
    2bea:	46c0      	nop			; (mov r8, r8)
    2bec:	40000c00 	.word	0x40000c00
    2bf0:	00002785 	.word	0x00002785
    2bf4:	40000c04 	.word	0x40000c04
    2bf8:	000027c5 	.word	0x000027c5

00002bfc <system_gclk_gen_get_hz>:
 *
 * \return The frequency of the generic clock generator, in Hz.
 */
uint32_t system_gclk_gen_get_hz(
		const uint8_t generator)
{
    2bfc:	b570      	push	{r4, r5, r6, lr}
    2bfe:	0004      	movs	r4, r0
 * \retval false if the module has completed synchronization
 * \retval true if the module synchronization is ongoing
 */
static inline bool system_gclk_is_syncing(void)
{
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    2c00:	4a1a      	ldr	r2, [pc, #104]	; (2c6c <system_gclk_gen_get_hz+0x70>)
    2c02:	7853      	ldrb	r3, [r2, #1]
 * \return The frequency of the generic clock generator, in Hz.
 */
uint32_t system_gclk_gen_get_hz(
		const uint8_t generator)
{
	while (system_gclk_is_syncing()) {
    2c04:	b25b      	sxtb	r3, r3
    2c06:	2b00      	cmp	r3, #0
    2c08:	dbfb      	blt.n	2c02 <system_gclk_gen_get_hz+0x6>
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
    2c0a:	4b19      	ldr	r3, [pc, #100]	; (2c70 <system_gclk_gen_get_hz+0x74>)
    2c0c:	4798      	blx	r3
	};

	system_interrupt_enter_critical_section();

	/* Select the appropriate generator */
	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
    2c0e:	4b19      	ldr	r3, [pc, #100]	; (2c74 <system_gclk_gen_get_hz+0x78>)
    2c10:	701c      	strb	r4, [r3, #0]
 * \retval false if the module has completed synchronization
 * \retval true if the module synchronization is ongoing
 */
static inline bool system_gclk_is_syncing(void)
{
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    2c12:	4a16      	ldr	r2, [pc, #88]	; (2c6c <system_gclk_gen_get_hz+0x70>)
    2c14:	7853      	ldrb	r3, [r2, #1]

	system_interrupt_enter_critical_section();

	/* Select the appropriate generator */
	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
	while (system_gclk_is_syncing()) {
    2c16:	b25b      	sxtb	r3, r3
    2c18:	2b00      	cmp	r3, #0
    2c1a:	dbfb      	blt.n	2c14 <system_gclk_gen_get_hz+0x18>
		/* Wait for synchronization */
	};

	/* Get the frequency of the source connected to the GCLK generator */
	uint32_t gen_input_hz = system_clock_source_get_hz(
			(enum system_clock_source)GCLK->GENCTRL.bit.SRC);
    2c1c:	4e13      	ldr	r6, [pc, #76]	; (2c6c <system_gclk_gen_get_hz+0x70>)
    2c1e:	6870      	ldr	r0, [r6, #4]
    2c20:	04c0      	lsls	r0, r0, #19
    2c22:	0ec0      	lsrs	r0, r0, #27
	while (system_gclk_is_syncing()) {
		/* Wait for synchronization */
	};

	/* Get the frequency of the source connected to the GCLK generator */
	uint32_t gen_input_hz = system_clock_source_get_hz(
    2c24:	4b14      	ldr	r3, [pc, #80]	; (2c78 <system_gclk_gen_get_hz+0x7c>)
    2c26:	4798      	blx	r3
    2c28:	0005      	movs	r5, r0
			(enum system_clock_source)GCLK->GENCTRL.bit.SRC);

	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
    2c2a:	4b12      	ldr	r3, [pc, #72]	; (2c74 <system_gclk_gen_get_hz+0x78>)
    2c2c:	701c      	strb	r4, [r3, #0]

	uint8_t divsel = GCLK->GENCTRL.bit.DIVSEL;
    2c2e:	6876      	ldr	r6, [r6, #4]
    2c30:	02f6      	lsls	r6, r6, #11
    2c32:	0ff6      	lsrs	r6, r6, #31

	/* Select the appropriate generator division register */
	*((uint8_t*)&GCLK->GENDIV.reg) = generator;
    2c34:	4b11      	ldr	r3, [pc, #68]	; (2c7c <system_gclk_gen_get_hz+0x80>)
    2c36:	701c      	strb	r4, [r3, #0]
 * \retval false if the module has completed synchronization
 * \retval true if the module synchronization is ongoing
 */
static inline bool system_gclk_is_syncing(void)
{
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    2c38:	4a0c      	ldr	r2, [pc, #48]	; (2c6c <system_gclk_gen_get_hz+0x70>)
    2c3a:	7853      	ldrb	r3, [r2, #1]

	uint8_t divsel = GCLK->GENCTRL.bit.DIVSEL;

	/* Select the appropriate generator division register */
	*((uint8_t*)&GCLK->GENDIV.reg) = generator;
	while (system_gclk_is_syncing()) {
    2c3c:	b25b      	sxtb	r3, r3
    2c3e:	2b00      	cmp	r3, #0
    2c40:	dbfb      	blt.n	2c3a <system_gclk_gen_get_hz+0x3e>
		/* Wait for synchronization */
	};

	uint32_t divider = GCLK->GENDIV.bit.DIV;
    2c42:	4b0a      	ldr	r3, [pc, #40]	; (2c6c <system_gclk_gen_get_hz+0x70>)
    2c44:	689c      	ldr	r4, [r3, #8]
    2c46:	0224      	lsls	r4, r4, #8
    2c48:	0c24      	lsrs	r4, r4, #16
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
    2c4a:	4b0d      	ldr	r3, [pc, #52]	; (2c80 <system_gclk_gen_get_hz+0x84>)
    2c4c:	4798      	blx	r3

	system_interrupt_leave_critical_section();

	/* Check if the generator is using fractional or binary division */
	if (!divsel && divider > 1) {
    2c4e:	2e00      	cmp	r6, #0
    2c50:	d107      	bne.n	2c62 <system_gclk_gen_get_hz+0x66>
    2c52:	2c01      	cmp	r4, #1
    2c54:	d907      	bls.n	2c66 <system_gclk_gen_get_hz+0x6a>
		gen_input_hz /= divider;
    2c56:	0021      	movs	r1, r4
    2c58:	0028      	movs	r0, r5
    2c5a:	4b0a      	ldr	r3, [pc, #40]	; (2c84 <system_gclk_gen_get_hz+0x88>)
    2c5c:	4798      	blx	r3
    2c5e:	0005      	movs	r5, r0
    2c60:	e001      	b.n	2c66 <system_gclk_gen_get_hz+0x6a>
	} else if (divsel) {
		gen_input_hz >>= (divider+1);
    2c62:	3401      	adds	r4, #1
    2c64:	40e5      	lsrs	r5, r4
	}

	return gen_input_hz;
}
    2c66:	0028      	movs	r0, r5
    2c68:	bd70      	pop	{r4, r5, r6, pc}
    2c6a:	46c0      	nop			; (mov r8, r8)
    2c6c:	40000c00 	.word	0x40000c00
    2c70:	00002785 	.word	0x00002785
    2c74:	40000c04 	.word	0x40000c04
    2c78:	000027f5 	.word	0x000027f5
    2c7c:	40000c08 	.word	0x40000c08
    2c80:	000027c5 	.word	0x000027c5
    2c84:	00003349 	.word	0x00003349

00002c88 <system_gclk_chan_enable>:
 *
 * \param[in] channel   Generic Clock channel to enable
 */
void system_gclk_chan_enable(
		const uint8_t channel)
{
    2c88:	b510      	push	{r4, lr}
    2c8a:	0004      	movs	r4, r0
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
    2c8c:	4b06      	ldr	r3, [pc, #24]	; (2ca8 <system_gclk_chan_enable+0x20>)
    2c8e:	4798      	blx	r3
	system_interrupt_enter_critical_section();

	/* Select the requested generator channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
    2c90:	4b06      	ldr	r3, [pc, #24]	; (2cac <system_gclk_chan_enable+0x24>)
    2c92:	701c      	strb	r4, [r3, #0]

	/* Enable the generic clock */
	GCLK->CLKCTRL.reg |= GCLK_CLKCTRL_CLKEN;
    2c94:	4a06      	ldr	r2, [pc, #24]	; (2cb0 <system_gclk_chan_enable+0x28>)
    2c96:	8851      	ldrh	r1, [r2, #2]
    2c98:	2380      	movs	r3, #128	; 0x80
    2c9a:	01db      	lsls	r3, r3, #7
    2c9c:	430b      	orrs	r3, r1
    2c9e:	8053      	strh	r3, [r2, #2]
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
    2ca0:	4b04      	ldr	r3, [pc, #16]	; (2cb4 <system_gclk_chan_enable+0x2c>)
    2ca2:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    2ca4:	bd10      	pop	{r4, pc}
    2ca6:	46c0      	nop			; (mov r8, r8)
    2ca8:	00002785 	.word	0x00002785
    2cac:	40000c02 	.word	0x40000c02
    2cb0:	40000c00 	.word	0x40000c00
    2cb4:	000027c5 	.word	0x000027c5

00002cb8 <system_gclk_chan_disable>:
 *
 * \param[in] channel  Generic Clock channel to disable
 */
void system_gclk_chan_disable(
		const uint8_t channel)
{
    2cb8:	b510      	push	{r4, lr}
    2cba:	0004      	movs	r4, r0
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
    2cbc:	4b0f      	ldr	r3, [pc, #60]	; (2cfc <system_gclk_chan_disable+0x44>)
    2cbe:	4798      	blx	r3
	system_interrupt_enter_critical_section();

	/* Select the requested generator channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
    2cc0:	4b0f      	ldr	r3, [pc, #60]	; (2d00 <system_gclk_chan_disable+0x48>)
    2cc2:	701c      	strb	r4, [r3, #0]

	/* Sanity check WRTLOCK */
	Assert(!GCLK->CLKCTRL.bit.WRTLOCK);

	/* Switch to known-working source so that the channel can be disabled */
	uint32_t prev_gen_id = GCLK->CLKCTRL.bit.GEN;
    2cc4:	4b0f      	ldr	r3, [pc, #60]	; (2d04 <system_gclk_chan_disable+0x4c>)
    2cc6:	885a      	ldrh	r2, [r3, #2]
    2cc8:	0512      	lsls	r2, r2, #20
    2cca:	0f10      	lsrs	r0, r2, #28
	GCLK->CLKCTRL.bit.GEN = 0;
    2ccc:	8859      	ldrh	r1, [r3, #2]
    2cce:	4a0e      	ldr	r2, [pc, #56]	; (2d08 <system_gclk_chan_disable+0x50>)
    2cd0:	400a      	ands	r2, r1
    2cd2:	805a      	strh	r2, [r3, #2]

	/* Disable the generic clock */
	GCLK->CLKCTRL.reg &= ~GCLK_CLKCTRL_CLKEN;
    2cd4:	8859      	ldrh	r1, [r3, #2]
    2cd6:	4a0d      	ldr	r2, [pc, #52]	; (2d0c <system_gclk_chan_disable+0x54>)
    2cd8:	400a      	ands	r2, r1
    2cda:	805a      	strh	r2, [r3, #2]
	while (GCLK->CLKCTRL.reg & GCLK_CLKCTRL_CLKEN) {
    2cdc:	0019      	movs	r1, r3
    2cde:	2280      	movs	r2, #128	; 0x80
    2ce0:	01d2      	lsls	r2, r2, #7
    2ce2:	884b      	ldrh	r3, [r1, #2]
    2ce4:	4213      	tst	r3, r2
    2ce6:	d1fc      	bne.n	2ce2 <system_gclk_chan_disable+0x2a>
		/* Wait for clock to become disabled */
	}

	/* Restore previous configured clock generator */
	GCLK->CLKCTRL.bit.GEN = prev_gen_id;
    2ce8:	4906      	ldr	r1, [pc, #24]	; (2d04 <system_gclk_chan_disable+0x4c>)
    2cea:	884c      	ldrh	r4, [r1, #2]
    2cec:	0202      	lsls	r2, r0, #8
    2cee:	4b06      	ldr	r3, [pc, #24]	; (2d08 <system_gclk_chan_disable+0x50>)
    2cf0:	4023      	ands	r3, r4
    2cf2:	4313      	orrs	r3, r2
    2cf4:	804b      	strh	r3, [r1, #2]
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
    2cf6:	4b06      	ldr	r3, [pc, #24]	; (2d10 <system_gclk_chan_disable+0x58>)
    2cf8:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    2cfa:	bd10      	pop	{r4, pc}
    2cfc:	00002785 	.word	0x00002785
    2d00:	40000c02 	.word	0x40000c02
    2d04:	40000c00 	.word	0x40000c00
    2d08:	fffff0ff 	.word	0xfffff0ff
    2d0c:	ffffbfff 	.word	0xffffbfff
    2d10:	000027c5 	.word	0x000027c5

00002d14 <system_gclk_chan_set_config>:
 *
 */
void system_gclk_chan_set_config(
		const uint8_t channel,
		struct system_gclk_chan_config *const config)
{
    2d14:	b510      	push	{r4, lr}

	/* Cache the new config to reduce sync requirements */
	uint32_t new_clkctrl_config = (channel << GCLK_CLKCTRL_ID_Pos);

	/* Select the desired generic clock generator */
	new_clkctrl_config |= config->source_generator << GCLK_CLKCTRL_GEN_Pos;
    2d16:	780c      	ldrb	r4, [r1, #0]
    2d18:	0224      	lsls	r4, r4, #8
    2d1a:	4304      	orrs	r4, r0

	/* Disable generic clock channel */
	system_gclk_chan_disable(channel);
    2d1c:	4b02      	ldr	r3, [pc, #8]	; (2d28 <system_gclk_chan_set_config+0x14>)
    2d1e:	4798      	blx	r3

	/* Write the new configuration */
	GCLK->CLKCTRL.reg = new_clkctrl_config;
    2d20:	b2a4      	uxth	r4, r4
    2d22:	4b02      	ldr	r3, [pc, #8]	; (2d2c <system_gclk_chan_set_config+0x18>)
    2d24:	805c      	strh	r4, [r3, #2]
}
    2d26:	bd10      	pop	{r4, pc}
    2d28:	00002cb9 	.word	0x00002cb9
    2d2c:	40000c00 	.word	0x40000c00

00002d30 <system_gclk_chan_get_hz>:
 *
 * \return The frequency of the generic clock channel, in Hz.
 */
uint32_t system_gclk_chan_get_hz(
		const uint8_t channel)
{
    2d30:	b510      	push	{r4, lr}
    2d32:	0004      	movs	r4, r0
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
    2d34:	4b06      	ldr	r3, [pc, #24]	; (2d50 <system_gclk_chan_get_hz+0x20>)
    2d36:	4798      	blx	r3
	uint8_t gen_id;

	system_interrupt_enter_critical_section();

	/* Select the requested generic clock channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
    2d38:	4b06      	ldr	r3, [pc, #24]	; (2d54 <system_gclk_chan_get_hz+0x24>)
    2d3a:	701c      	strb	r4, [r3, #0]
	gen_id = GCLK->CLKCTRL.bit.GEN;
    2d3c:	4b06      	ldr	r3, [pc, #24]	; (2d58 <system_gclk_chan_get_hz+0x28>)
    2d3e:	885c      	ldrh	r4, [r3, #2]
    2d40:	0524      	lsls	r4, r4, #20
    2d42:	0f24      	lsrs	r4, r4, #28
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
    2d44:	4b05      	ldr	r3, [pc, #20]	; (2d5c <system_gclk_chan_get_hz+0x2c>)
    2d46:	4798      	blx	r3

	system_interrupt_leave_critical_section();

	/* Return the clock speed of the associated GCLK generator */
	return system_gclk_gen_get_hz(gen_id);
    2d48:	0020      	movs	r0, r4
    2d4a:	4b05      	ldr	r3, [pc, #20]	; (2d60 <system_gclk_chan_get_hz+0x30>)
    2d4c:	4798      	blx	r3
}
    2d4e:	bd10      	pop	{r4, pc}
    2d50:	00002785 	.word	0x00002785
    2d54:	40000c02 	.word	0x40000c02
    2d58:	40000c00 	.word	0x40000c00
    2d5c:	000027c5 	.word	0x000027c5
    2d60:	00002bfd 	.word	0x00002bfd

00002d64 <_system_pinmux_config>:
 */
static void _system_pinmux_config(
		PortGroup *const port,
		const uint32_t pin_mask,
		const struct system_pinmux_config *const config)
{
    2d64:	b530      	push	{r4, r5, lr}

	/* Track the configuration bits into a temporary variable before writing */
	uint32_t pin_cfg = 0;

	/* Enabled powersave mode, don't create configuration */
	if (!config->powersave) {
    2d66:	78d3      	ldrb	r3, [r2, #3]
    2d68:	2b00      	cmp	r3, #0
    2d6a:	d11e      	bne.n	2daa <_system_pinmux_config+0x46>
		/* Enable the pin peripheral MUX flag if non-GPIO selected (pinmux will
		 * be written later) and store the new MUX mask */
		if (config->mux_position != SYSTEM_PINMUX_GPIO) {
    2d6c:	7813      	ldrb	r3, [r2, #0]
    2d6e:	2b80      	cmp	r3, #128	; 0x80
    2d70:	d004      	beq.n	2d7c <_system_pinmux_config+0x18>
			pin_cfg |= PORT_WRCONFIG_PMUXEN;
			pin_cfg |= (config->mux_position << PORT_WRCONFIG_PMUX_Pos);
    2d72:	061b      	lsls	r3, r3, #24
    2d74:	2480      	movs	r4, #128	; 0x80
    2d76:	0264      	lsls	r4, r4, #9
    2d78:	4323      	orrs	r3, r4
    2d7a:	e000      	b.n	2d7e <_system_pinmux_config+0x1a>
{
	Assert(port);
	Assert(config);

	/* Track the configuration bits into a temporary variable before writing */
	uint32_t pin_cfg = 0;
    2d7c:	2300      	movs	r3, #0
			pin_cfg |= PORT_WRCONFIG_PMUXEN;
			pin_cfg |= (config->mux_position << PORT_WRCONFIG_PMUX_Pos);
		}

		/* Check if the user has requested that the input buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_INPUT) ||
    2d7e:	7854      	ldrb	r4, [r2, #1]
    2d80:	2502      	movs	r5, #2
    2d82:	43ac      	bics	r4, r5
    2d84:	d10a      	bne.n	2d9c <_system_pinmux_config+0x38>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Enable input buffer flag */
			pin_cfg |= PORT_WRCONFIG_INEN;

			/* Enable pull-up/pull-down control flag if requested */
			if (config->input_pull != SYSTEM_PINMUX_PIN_PULL_NONE) {
    2d86:	7894      	ldrb	r4, [r2, #2]
    2d88:	2c00      	cmp	r4, #0
    2d8a:	d103      	bne.n	2d94 <_system_pinmux_config+0x30>

		/* Check if the user has requested that the input buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_INPUT) ||
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Enable input buffer flag */
			pin_cfg |= PORT_WRCONFIG_INEN;
    2d8c:	2480      	movs	r4, #128	; 0x80
    2d8e:	02a4      	lsls	r4, r4, #10
    2d90:	4323      	orrs	r3, r4
    2d92:	e002      	b.n	2d9a <_system_pinmux_config+0x36>

			/* Enable pull-up/pull-down control flag if requested */
			if (config->input_pull != SYSTEM_PINMUX_PIN_PULL_NONE) {
				pin_cfg |= PORT_WRCONFIG_PULLEN;
    2d94:	24c0      	movs	r4, #192	; 0xc0
    2d96:	02e4      	lsls	r4, r4, #11
    2d98:	4323      	orrs	r3, r4
			}

			/* Clear the port DIR bits to disable the output buffer */
			port->DIRCLR.reg = pin_mask;
    2d9a:	6041      	str	r1, [r0, #4]
		}

		/* Check if the user has requested that the output buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT) ||
    2d9c:	7854      	ldrb	r4, [r2, #1]
    2d9e:	3c01      	subs	r4, #1
    2da0:	2c01      	cmp	r4, #1
    2da2:	d812      	bhi.n	2dca <_system_pinmux_config+0x66>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Cannot use a pull-up if the output driver is enabled,
			 * if requested the input buffer can only sample the current
			 * output state */
			pin_cfg &= ~PORT_WRCONFIG_PULLEN;
    2da4:	4c18      	ldr	r4, [pc, #96]	; (2e08 <_system_pinmux_config+0xa4>)
    2da6:	4023      	ands	r3, r4
    2da8:	e00f      	b.n	2dca <_system_pinmux_config+0x66>
		}
	} else {
		port->DIRCLR.reg = pin_mask;
    2daa:	6041      	str	r1, [r0, #4]

	/* Configure the lower 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;
    2dac:	040b      	lsls	r3, r1, #16
    2dae:	0c1b      	lsrs	r3, r3, #16
    2db0:	24a0      	movs	r4, #160	; 0xa0
    2db2:	05e4      	lsls	r4, r4, #23
    2db4:	4323      	orrs	r3, r4
	uint32_t upper_pin_mask = (pin_mask >> 16);

	/* Configure the lower 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    2db6:	6283      	str	r3, [r0, #40]	; 0x28

	/* Configure the upper 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG |
    2db8:	0c0b      	lsrs	r3, r1, #16
    2dba:	24d0      	movs	r4, #208	; 0xd0
    2dbc:	0624      	lsls	r4, r4, #24
    2dbe:	4323      	orrs	r3, r4
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;

	/* Configure the upper 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    2dc0:	6283      	str	r3, [r0, #40]	; 0x28
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG |
			PORT_WRCONFIG_HWSEL;

	if(!config->powersave) {
    2dc2:	78d3      	ldrb	r3, [r2, #3]
    2dc4:	2b00      	cmp	r3, #0
    2dc6:	d018      	beq.n	2dfa <_system_pinmux_config+0x96>
    2dc8:	e01c      	b.n	2e04 <_system_pinmux_config+0xa0>

	/* Configure the lower 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;
    2dca:	040c      	lsls	r4, r1, #16
    2dcc:	0c24      	lsrs	r4, r4, #16
    2dce:	25a0      	movs	r5, #160	; 0xa0
    2dd0:	05ed      	lsls	r5, r5, #23
    2dd2:	432c      	orrs	r4, r5
    2dd4:	431c      	orrs	r4, r3
	uint32_t upper_pin_mask = (pin_mask >> 16);

	/* Configure the lower 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    2dd6:	6284      	str	r4, [r0, #40]	; 0x28

	/* Configure the upper 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG |
    2dd8:	0c0c      	lsrs	r4, r1, #16
    2dda:	25d0      	movs	r5, #208	; 0xd0
    2ddc:	062d      	lsls	r5, r5, #24
    2dde:	432c      	orrs	r4, r5
    2de0:	431c      	orrs	r4, r3
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;

	/* Configure the upper 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    2de2:	6284      	str	r4, [r0, #40]	; 0x28
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG |
			PORT_WRCONFIG_HWSEL;

	if(!config->powersave) {
    2de4:	78d4      	ldrb	r4, [r2, #3]
    2de6:	2c00      	cmp	r4, #0
    2de8:	d10c      	bne.n	2e04 <_system_pinmux_config+0xa0>
		/* Set the pull-up state once the port pins are configured if one was
		 * requested and it does not violate the valid set of port
		 * configurations */
		if (pin_cfg & PORT_WRCONFIG_PULLEN) {
    2dea:	035b      	lsls	r3, r3, #13
    2dec:	d505      	bpl.n	2dfa <_system_pinmux_config+0x96>
			/* Set the OUT register bits to enable the pull-up if requested,
			 * clear to enable pull-down */
			if (config->input_pull == SYSTEM_PINMUX_PIN_PULL_UP) {
    2dee:	7893      	ldrb	r3, [r2, #2]
    2df0:	2b01      	cmp	r3, #1
    2df2:	d101      	bne.n	2df8 <_system_pinmux_config+0x94>
				port->OUTSET.reg = pin_mask;
    2df4:	6181      	str	r1, [r0, #24]
    2df6:	e000      	b.n	2dfa <_system_pinmux_config+0x96>
			} else {
				port->OUTCLR.reg = pin_mask;
    2df8:	6141      	str	r1, [r0, #20]
			}
		}

		/* Check if the user has requested that the output buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT) ||
    2dfa:	7853      	ldrb	r3, [r2, #1]
    2dfc:	3b01      	subs	r3, #1
    2dfe:	2b01      	cmp	r3, #1
    2e00:	d800      	bhi.n	2e04 <_system_pinmux_config+0xa0>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Set the port DIR bits to enable the output buffer */
			port->DIRSET.reg = pin_mask;
    2e02:	6081      	str	r1, [r0, #8]
		}
	}
}
    2e04:	bd30      	pop	{r4, r5, pc}
    2e06:	46c0      	nop			; (mov r8, r8)
    2e08:	fffbffff 	.word	0xfffbffff

00002e0c <system_pinmux_pin_set_config>:
 * \param[in] config    Configuration settings for the pin
 */
void system_pinmux_pin_set_config(
		const uint8_t gpio_pin,
		const struct system_pinmux_config *const config)
{
    2e0c:	b510      	push	{r4, lr}
    2e0e:	0003      	movs	r3, r0
    2e10:	000a      	movs	r2, r1
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    2e12:	09c1      	lsrs	r1, r0, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
    2e14:	2000      	movs	r0, #0
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    2e16:	2900      	cmp	r1, #0
    2e18:	d104      	bne.n	2e24 <system_pinmux_pin_set_config+0x18>
		return &(ports[port_index]->Group[group_index]);
    2e1a:	0958      	lsrs	r0, r3, #5
    2e1c:	01c0      	lsls	r0, r0, #7
    2e1e:	4905      	ldr	r1, [pc, #20]	; (2e34 <system_pinmux_pin_set_config+0x28>)
    2e20:	468c      	mov	ip, r1
    2e22:	4460      	add	r0, ip
	PortGroup *const port = system_pinmux_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask = (1UL << (gpio_pin % 32));

	_system_pinmux_config(port, pin_mask, config);
    2e24:	211f      	movs	r1, #31
    2e26:	400b      	ands	r3, r1
    2e28:	391e      	subs	r1, #30
    2e2a:	4099      	lsls	r1, r3
    2e2c:	4b02      	ldr	r3, [pc, #8]	; (2e38 <system_pinmux_pin_set_config+0x2c>)
    2e2e:	4798      	blx	r3
}
    2e30:	bd10      	pop	{r4, pc}
    2e32:	46c0      	nop			; (mov r8, r8)
    2e34:	41004400 	.word	0x41004400
    2e38:	00002d65 	.word	0x00002d65

00002e3c <_system_dummy_init>:
 */
void _system_dummy_init(void);
void _system_dummy_init(void)
{
	return;
}
    2e3c:	4770      	bx	lr
    2e3e:	46c0      	nop			; (mov r8, r8)

00002e40 <system_init>:
 *  - Board hardware initialization (via the Board module)
 *  - Event system driver initialization (via the EVSYS module)
 *  - External Interrupt driver initialization (via the EXTINT module)
 */
void system_init(void)
{
    2e40:	b510      	push	{r4, lr}
	/* Configure GCLK and clock sources according to conf_clocks.h */
	system_clock_init();
    2e42:	4b05      	ldr	r3, [pc, #20]	; (2e58 <system_init+0x18>)
    2e44:	4798      	blx	r3

	/* Initialize board hardware */
	system_board_init();
    2e46:	4b05      	ldr	r3, [pc, #20]	; (2e5c <system_init+0x1c>)
    2e48:	4798      	blx	r3

	/* Initialize EVSYS hardware */
	_system_events_init();
    2e4a:	4b05      	ldr	r3, [pc, #20]	; (2e60 <system_init+0x20>)
    2e4c:	4798      	blx	r3

	/* Initialize External hardware */
	_system_extint_init();
    2e4e:	4b05      	ldr	r3, [pc, #20]	; (2e64 <system_init+0x24>)
    2e50:	4798      	blx	r3
	
	/* Initialize DIVAS hardware */
	_system_divas_init();
    2e52:	4b05      	ldr	r3, [pc, #20]	; (2e68 <system_init+0x28>)
    2e54:	4798      	blx	r3
}
    2e56:	bd10      	pop	{r4, pc}
    2e58:	000029f1 	.word	0x000029f1
    2e5c:	00002721 	.word	0x00002721
    2e60:	00002e3d 	.word	0x00002e3d
    2e64:	00000195 	.word	0x00000195
    2e68:	00002e3d 	.word	0x00002e3d

00002e6c <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
    2e6c:	e7fe      	b.n	2e6c <Dummy_Handler>
    2e6e:	46c0      	nop			; (mov r8, r8)

00002e70 <Reset_Handler>:
/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
{
    2e70:	b570      	push	{r4, r5, r6, lr}

        /* Initialize the relocate segment */
        pSrc = &_etext;
        pDest = &_srelocate;

        if (pSrc != pDest) {
    2e72:	4b2e      	ldr	r3, [pc, #184]	; (2f2c <Reset_Handler+0xbc>)
    2e74:	4a2e      	ldr	r2, [pc, #184]	; (2f30 <Reset_Handler+0xc0>)
    2e76:	429a      	cmp	r2, r3
    2e78:	d003      	beq.n	2e82 <Reset_Handler+0x12>
                for (; pDest < &_erelocate;) {
    2e7a:	4b2e      	ldr	r3, [pc, #184]	; (2f34 <Reset_Handler+0xc4>)
    2e7c:	4a2b      	ldr	r2, [pc, #172]	; (2f2c <Reset_Handler+0xbc>)
    2e7e:	429a      	cmp	r2, r3
    2e80:	d304      	bcc.n	2e8c <Reset_Handler+0x1c>
                        *pDest++ = *pSrc++;
                }
        }

        /* Clear the zero segment */
        for (pDest = &_szero; pDest < &_ezero;) {
    2e82:	4b2d      	ldr	r3, [pc, #180]	; (2f38 <Reset_Handler+0xc8>)
    2e84:	4a2d      	ldr	r2, [pc, #180]	; (2f3c <Reset_Handler+0xcc>)
    2e86:	429a      	cmp	r2, r3
    2e88:	d310      	bcc.n	2eac <Reset_Handler+0x3c>
    2e8a:	e01e      	b.n	2eca <Reset_Handler+0x5a>
    2e8c:	4a2c      	ldr	r2, [pc, #176]	; (2f40 <Reset_Handler+0xd0>)
    2e8e:	4b29      	ldr	r3, [pc, #164]	; (2f34 <Reset_Handler+0xc4>)
    2e90:	3303      	adds	r3, #3
    2e92:	1a9b      	subs	r3, r3, r2
    2e94:	089b      	lsrs	r3, r3, #2
    2e96:	3301      	adds	r3, #1
    2e98:	009b      	lsls	r3, r3, #2
        /* Initialize the relocate segment */
        pSrc = &_etext;
        pDest = &_srelocate;

        if (pSrc != pDest) {
                for (; pDest < &_erelocate;) {
    2e9a:	2200      	movs	r2, #0
                        *pDest++ = *pSrc++;
    2e9c:	4823      	ldr	r0, [pc, #140]	; (2f2c <Reset_Handler+0xbc>)
    2e9e:	4924      	ldr	r1, [pc, #144]	; (2f30 <Reset_Handler+0xc0>)
    2ea0:	588c      	ldr	r4, [r1, r2]
    2ea2:	5084      	str	r4, [r0, r2]
    2ea4:	3204      	adds	r2, #4
        /* Initialize the relocate segment */
        pSrc = &_etext;
        pDest = &_srelocate;

        if (pSrc != pDest) {
                for (; pDest < &_erelocate;) {
    2ea6:	429a      	cmp	r2, r3
    2ea8:	d1fa      	bne.n	2ea0 <Reset_Handler+0x30>
    2eaa:	e7ea      	b.n	2e82 <Reset_Handler+0x12>
    2eac:	4a25      	ldr	r2, [pc, #148]	; (2f44 <Reset_Handler+0xd4>)
    2eae:	4b22      	ldr	r3, [pc, #136]	; (2f38 <Reset_Handler+0xc8>)
    2eb0:	3303      	adds	r3, #3
    2eb2:	1a9b      	subs	r3, r3, r2
    2eb4:	089b      	lsrs	r3, r3, #2
    2eb6:	3301      	adds	r3, #1
    2eb8:	009b      	lsls	r3, r3, #2
                        *pDest++ = *pSrc++;
                }
        }

        /* Clear the zero segment */
        for (pDest = &_szero; pDest < &_ezero;) {
    2eba:	2200      	movs	r2, #0
                *pDest++ = 0;
    2ebc:	481f      	ldr	r0, [pc, #124]	; (2f3c <Reset_Handler+0xcc>)
    2ebe:	2100      	movs	r1, #0
    2ec0:	1814      	adds	r4, r2, r0
    2ec2:	6021      	str	r1, [r4, #0]
    2ec4:	3204      	adds	r2, #4
                        *pDest++ = *pSrc++;
                }
        }

        /* Clear the zero segment */
        for (pDest = &_szero; pDest < &_ezero;) {
    2ec6:	429a      	cmp	r2, r3
    2ec8:	d1fa      	bne.n	2ec0 <Reset_Handler+0x50>
                *pDest++ = 0;
        }

        /* Set the vector table base address */
        pSrc = (uint32_t *) & _sfixed;
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
    2eca:	4a1f      	ldr	r2, [pc, #124]	; (2f48 <Reset_Handler+0xd8>)
    2ecc:	21ff      	movs	r1, #255	; 0xff
    2ece:	4b1f      	ldr	r3, [pc, #124]	; (2f4c <Reset_Handler+0xdc>)
    2ed0:	438b      	bics	r3, r1
    2ed2:	6093      	str	r3, [r2, #8]

        /* Change default QOS values to have the best performance and correct USB behaviour */
        SBMATRIX->SFR[SBMATRIX_SLAVE_HMCRAMC0].reg = 2;
    2ed4:	39fd      	subs	r1, #253	; 0xfd
    2ed6:	2390      	movs	r3, #144	; 0x90
    2ed8:	005b      	lsls	r3, r3, #1
    2eda:	4a1d      	ldr	r2, [pc, #116]	; (2f50 <Reset_Handler+0xe0>)
    2edc:	50d1      	str	r1, [r2, r3]
#if defined(ID_USB)
        USB->DEVICE.QOSCTRL.bit.CQOS = 2;
    2ede:	481d      	ldr	r0, [pc, #116]	; (2f54 <Reset_Handler+0xe4>)
    2ee0:	78c3      	ldrb	r3, [r0, #3]
    2ee2:	2403      	movs	r4, #3
    2ee4:	43a3      	bics	r3, r4
    2ee6:	2202      	movs	r2, #2
    2ee8:	4313      	orrs	r3, r2
    2eea:	70c3      	strb	r3, [r0, #3]
        USB->DEVICE.QOSCTRL.bit.DQOS = 2;
    2eec:	78c3      	ldrb	r3, [r0, #3]
    2eee:	260c      	movs	r6, #12
    2ef0:	43b3      	bics	r3, r6
    2ef2:	2108      	movs	r1, #8
    2ef4:	430b      	orrs	r3, r1
    2ef6:	70c3      	strb	r3, [r0, #3]
#endif
        DMAC->QOSCTRL.bit.DQOS = 2;
    2ef8:	4b17      	ldr	r3, [pc, #92]	; (2f58 <Reset_Handler+0xe8>)
    2efa:	7b98      	ldrb	r0, [r3, #14]
    2efc:	2530      	movs	r5, #48	; 0x30
    2efe:	43a8      	bics	r0, r5
    2f00:	0005      	movs	r5, r0
    2f02:	2020      	movs	r0, #32
    2f04:	4328      	orrs	r0, r5
    2f06:	7398      	strb	r0, [r3, #14]
        DMAC->QOSCTRL.bit.FQOS = 2;
    2f08:	7b98      	ldrb	r0, [r3, #14]
    2f0a:	43b0      	bics	r0, r6
    2f0c:	4301      	orrs	r1, r0
    2f0e:	7399      	strb	r1, [r3, #14]
        DMAC->QOSCTRL.bit.WRBQOS = 2;
    2f10:	7b99      	ldrb	r1, [r3, #14]
    2f12:	43a1      	bics	r1, r4
    2f14:	430a      	orrs	r2, r1
    2f16:	739a      	strb	r2, [r3, #14]

        /* Overwriting the default value of the NVMCTRL.CTRLB.MANW bit (errata reference 13134) */
        NVMCTRL->CTRLB.bit.MANW = 1;
    2f18:	4a10      	ldr	r2, [pc, #64]	; (2f5c <Reset_Handler+0xec>)
    2f1a:	6851      	ldr	r1, [r2, #4]
    2f1c:	2380      	movs	r3, #128	; 0x80
    2f1e:	430b      	orrs	r3, r1
    2f20:	6053      	str	r3, [r2, #4]

        /* Initialize the C library */
        __libc_init_array();
    2f22:	4b0f      	ldr	r3, [pc, #60]	; (2f60 <Reset_Handler+0xf0>)
    2f24:	4798      	blx	r3

        /* Branch to main function */
        main();
    2f26:	4b0f      	ldr	r3, [pc, #60]	; (2f64 <Reset_Handler+0xf4>)
    2f28:	4798      	blx	r3
    2f2a:	e7fe      	b.n	2f2a <Reset_Handler+0xba>
    2f2c:	20000000 	.word	0x20000000
    2f30:	00006754 	.word	0x00006754
    2f34:	20000070 	.word	0x20000070
    2f38:	20000288 	.word	0x20000288
    2f3c:	20000070 	.word	0x20000070
    2f40:	20000004 	.word	0x20000004
    2f44:	20000074 	.word	0x20000074
    2f48:	e000ed00 	.word	0xe000ed00
    2f4c:	00000000 	.word	0x00000000
    2f50:	41007000 	.word	0x41007000
    2f54:	41005000 	.word	0x41005000
    2f58:	41004800 	.word	0x41004800
    2f5c:	41004000 	.word	0x41004000
    2f60:	00004fc5 	.word	0x00004fc5
    2f64:	00003275 	.word	0x00003275

00002f68 <_sbrk>:
extern void _exit(int status);
extern void _kill(int pid, int sig);
extern int _getpid(void);

extern caddr_t _sbrk(int incr)
{
    2f68:	0003      	movs	r3, r0
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;

	if (heap == NULL) {
    2f6a:	4a06      	ldr	r2, [pc, #24]	; (2f84 <_sbrk+0x1c>)
    2f6c:	6812      	ldr	r2, [r2, #0]
    2f6e:	2a00      	cmp	r2, #0
    2f70:	d102      	bne.n	2f78 <_sbrk+0x10>
		heap = (unsigned char *)&_end;
    2f72:	4905      	ldr	r1, [pc, #20]	; (2f88 <_sbrk+0x20>)
    2f74:	4a03      	ldr	r2, [pc, #12]	; (2f84 <_sbrk+0x1c>)
    2f76:	6011      	str	r1, [r2, #0]
	}
	prev_heap = heap;
    2f78:	4a02      	ldr	r2, [pc, #8]	; (2f84 <_sbrk+0x1c>)
    2f7a:	6810      	ldr	r0, [r2, #0]

	heap += incr;
    2f7c:	18c3      	adds	r3, r0, r3
    2f7e:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap;
}
    2f80:	4770      	bx	lr
    2f82:	46c0      	nop			; (mov r8, r8)
    2f84:	200000c8 	.word	0x200000c8
    2f88:	20002288 	.word	0x20002288

00002f8c <_close>:
}

extern int _close(int file)
{
	return -1;
}
    2f8c:	2001      	movs	r0, #1
    2f8e:	4240      	negs	r0, r0
    2f90:	4770      	bx	lr
    2f92:	46c0      	nop			; (mov r8, r8)

00002f94 <_fstat>:

extern int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
    2f94:	2380      	movs	r3, #128	; 0x80
    2f96:	019b      	lsls	r3, r3, #6
    2f98:	604b      	str	r3, [r1, #4]

	return 0;
}
    2f9a:	2000      	movs	r0, #0
    2f9c:	4770      	bx	lr
    2f9e:	46c0      	nop			; (mov r8, r8)

00002fa0 <_isatty>:

extern int _isatty(int file)
{
	return 1;
}
    2fa0:	2001      	movs	r0, #1
    2fa2:	4770      	bx	lr

00002fa4 <_lseek>:

extern int _lseek(int file, int ptr, int dir)
{
	return 0;
}
    2fa4:	2000      	movs	r0, #0
    2fa6:	4770      	bx	lr

00002fa8 <configure_OCTO_peripheral>:

//=============================================================================
//! \brief OCTO Peripheral's configuration
//=============================================================================
void configure_OCTO_peripheral()
{
    2fa8:	b5f0      	push	{r4, r5, r6, r7, lr}
    2faa:	b085      	sub	sp, #20
    delay_init();
    2fac:	4b2b      	ldr	r3, [pc, #172]	; (305c <configure_OCTO_peripheral+0xb4>)
    2fae:	4798      	blx	r3
 *
 * Enables global interrupts in the device to fire any enabled interrupt handlers.
 */
static inline void system_interrupt_enable_global(void)
{
	cpu_irq_enable();
    2fb0:	2501      	movs	r5, #1
    2fb2:	4b2b      	ldr	r3, [pc, #172]	; (3060 <configure_OCTO_peripheral+0xb8>)
    2fb4:	701d      	strb	r5, [r3, #0]
    2fb6:	f3bf 8f5f 	dmb	sy
    2fba:	b662      	cpsie	i
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));

	/* Toggle pin output level */
	port_base->OUTTGL.reg = pin_mask;
    2fbc:	2280      	movs	r2, #128	; 0x80
    2fbe:	0212      	lsls	r2, r2, #8
    2fc0:	4b28      	ldr	r3, [pc, #160]	; (3064 <configure_OCTO_peripheral+0xbc>)
    2fc2:	61da      	str	r2, [r3, #28]
    
    port_pin_toggle_output_level(LED_GREEN_PIN);
    
// USART
    // Configuration
    configure_usart();
    2fc4:	4b28      	ldr	r3, [pc, #160]	; (3068 <configure_OCTO_peripheral+0xc0>)
    2fc6:	4798      	blx	r3
    configure_usart_callbacks();
    2fc8:	4b28      	ldr	r3, [pc, #160]	; (306c <configure_OCTO_peripheral+0xc4>)
    2fca:	4798      	blx	r3

#ifdef DBG_MODE
printf("\n\nOCTO Board - %s, %s\n\n", __DATE__, __TIME__);
    2fcc:	4a28      	ldr	r2, [pc, #160]	; (3070 <configure_OCTO_peripheral+0xc8>)
    2fce:	4929      	ldr	r1, [pc, #164]	; (3074 <configure_OCTO_peripheral+0xcc>)
    2fd0:	4829      	ldr	r0, [pc, #164]	; (3078 <configure_OCTO_peripheral+0xd0>)
    2fd2:	4f2a      	ldr	r7, [pc, #168]	; (307c <configure_OCTO_peripheral+0xd4>)
    2fd4:	47b8      	blx	r7
#endif

// DAC - LED stripe
    configure_dac();
    2fd6:	4b2a      	ldr	r3, [pc, #168]	; (3080 <configure_OCTO_peripheral+0xd8>)
    2fd8:	4798      	blx	r3
    light_state.mode = E_LIGHT_ON;
    2fda:	4b2a      	ldr	r3, [pc, #168]	; (3084 <configure_OCTO_peripheral+0xdc>)
    2fdc:	701d      	strb	r5, [r3, #0]
    light_state.freq = E_LIGHT_MEDIUM;
    2fde:	2202      	movs	r2, #2
    2fe0:	705a      	strb	r2, [r3, #1]
    light_state.led_rising = false;
    2fe2:	2400      	movs	r4, #0
    2fe4:	711c      	strb	r4, [r3, #4]
    light_state.led_bright = LIGHT_MAX;
    2fe6:	4a28      	ldr	r2, [pc, #160]	; (3088 <configure_OCTO_peripheral+0xe0>)
    2fe8:	805a      	strh	r2, [r3, #2]
    change_light_state(light_state.mode, false);
    
// RTC - Tick (1ms)
    configure_rtc_count();
    2fea:	4b28      	ldr	r3, [pc, #160]	; (308c <configure_OCTO_peripheral+0xe4>)
    2fec:	4798      	blx	r3
    
//ADC - VMPPT & TEMP
    // Initial configuration and read of the Internal ADC - Copy and paste this code into the function of reading
    uint32_t adc_reading = 0, reading = 0;
    2fee:	9403      	str	r4, [sp, #12]
    2ff0:	9402      	str	r4, [sp, #8]

    configure_adc_VMPPT();
    2ff2:	4b27      	ldr	r3, [pc, #156]	; (3090 <configure_OCTO_peripheral+0xe8>)
    2ff4:	4798      	blx	r3
    
    get_value_VMPPT(&adc_reading, &reading);
    2ff6:	a902      	add	r1, sp, #8
    2ff8:	a803      	add	r0, sp, #12
    2ffa:	4b26      	ldr	r3, [pc, #152]	; (3094 <configure_OCTO_peripheral+0xec>)
    2ffc:	4798      	blx	r3
#ifdef DBG_MODE
printf("VMPPT ADC Read: %d \t|\t converted: %d mV\n", adc_reading, reading);
    2ffe:	9a02      	ldr	r2, [sp, #8]
    3000:	9903      	ldr	r1, [sp, #12]
    3002:	4825      	ldr	r0, [pc, #148]	; (3098 <configure_OCTO_peripheral+0xf0>)
    3004:	47b8      	blx	r7
#endif
    
    turn_off_adc();
    3006:	4b25      	ldr	r3, [pc, #148]	; (309c <configure_OCTO_peripheral+0xf4>)
    3008:	4798      	blx	r3
    configure_adc_TEMP();
    300a:	4b25      	ldr	r3, [pc, #148]	; (30a0 <configure_OCTO_peripheral+0xf8>)
    300c:	4798      	blx	r3
    
    get_value_TEMP(&adc_reading, &reading);
    300e:	a902      	add	r1, sp, #8
    3010:	a803      	add	r0, sp, #12
    3012:	4b24      	ldr	r3, [pc, #144]	; (30a4 <configure_OCTO_peripheral+0xfc>)
    3014:	4798      	blx	r3
#ifdef DBG_MODE
printf("TEMP ADC Read: %d \t|\t converted: %d.%d C\n", adc_reading, reading/10, reading%10);
    3016:	9e02      	ldr	r6, [sp, #8]
    3018:	210a      	movs	r1, #10
    301a:	0030      	movs	r0, r6
    301c:	4b22      	ldr	r3, [pc, #136]	; (30a8 <configure_OCTO_peripheral+0x100>)
    301e:	4798      	blx	r3
    3020:	9101      	str	r1, [sp, #4]
    3022:	210a      	movs	r1, #10
    3024:	0030      	movs	r0, r6
    3026:	4b21      	ldr	r3, [pc, #132]	; (30ac <configure_OCTO_peripheral+0x104>)
    3028:	4798      	blx	r3
    302a:	0002      	movs	r2, r0
    302c:	9b01      	ldr	r3, [sp, #4]
    302e:	9903      	ldr	r1, [sp, #12]
    3030:	481f      	ldr	r0, [pc, #124]	; (30b0 <configure_OCTO_peripheral+0x108>)
    3032:	47b8      	blx	r7
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->direction  = PORT_PIN_DIR_INPUT;
    3034:	4b1f      	ldr	r3, [pc, #124]	; (30b4 <configure_OCTO_peripheral+0x10c>)
    3036:	701c      	strb	r4, [r3, #0]
	config->input_pull = PORT_PIN_PULL_UP;
    3038:	705d      	strb	r5, [r3, #1]
	config->powersave  = false;
    303a:	709c      	strb	r4, [r3, #2]

// Port pins - Capacitive Button
    port_get_config_defaults(&pin_conf);
    
// IC - Gas Gaue
    configure_gas_gauge();
    303c:	4b1e      	ldr	r3, [pc, #120]	; (30b8 <configure_OCTO_peripheral+0x110>)
    303e:	4798      	blx	r3
#ifdef DBG_MODE
    if (gas_gauge_read(&adc_reading, &reading))
    3040:	a902      	add	r1, sp, #8
    3042:	a803      	add	r0, sp, #12
    3044:	4b1d      	ldr	r3, [pc, #116]	; (30bc <configure_OCTO_peripheral+0x114>)
    3046:	4798      	blx	r3
    3048:	2800      	cmp	r0, #0
    304a:	d004      	beq.n	3056 <configure_OCTO_peripheral+0xae>
    {
        printf("Gas gauge read: %d \t|\t percent: %d\n", adc_reading, reading);
    304c:	9a02      	ldr	r2, [sp, #8]
    304e:	9903      	ldr	r1, [sp, #12]
    3050:	481b      	ldr	r0, [pc, #108]	; (30c0 <configure_OCTO_peripheral+0x118>)
    3052:	4b0a      	ldr	r3, [pc, #40]	; (307c <configure_OCTO_peripheral+0xd4>)
    3054:	4798      	blx	r3
    }
#endif
}
    3056:	b005      	add	sp, #20
    3058:	bdf0      	pop	{r4, r5, r6, r7, pc}
    305a:	46c0      	nop			; (mov r8, r8)
    305c:	000005fd 	.word	0x000005fd
    3060:	2000000a 	.word	0x2000000a
    3064:	41004400 	.word	0x41004400
    3068:	0000027d 	.word	0x0000027d
    306c:	000003fd 	.word	0x000003fd
    3070:	00006554 	.word	0x00006554
    3074:	00006560 	.word	0x00006560
    3078:	0000656c 	.word	0x0000656c
    307c:	00005035 	.word	0x00005035
    3080:	00000b91 	.word	0x00000b91
    3084:	2000015c 	.word	0x2000015c
    3088:	000003b6 	.word	0x000003b6
    308c:	00000d15 	.word	0x00000d15
    3090:	00000965 	.word	0x00000965
    3094:	00000a59 	.word	0x00000a59
    3098:	00006584 	.word	0x00006584
    309c:	00000a25 	.word	0x00000a25
    30a0:	000009c5 	.word	0x000009c5
    30a4:	00000aed 	.word	0x00000aed
    30a8:	00003455 	.word	0x00003455
    30ac:	00003349 	.word	0x00003349
    30b0:	000065b0 	.word	0x000065b0
    30b4:	200001cc 	.word	0x200001cc
    30b8:	00000bf9 	.word	0x00000bf9
    30bc:	00000ca9 	.word	0x00000ca9
    30c0:	000065dc 	.word	0x000065dc

000030c4 <change_light_state>:

//=============================================================================
//! \brief  Update the light struct
//=============================================================================
void change_light_state(E_LIGHT_MODE new_mode, bool update_app)
{
    30c4:	b510      	push	{r4, lr}
    light_state.mode = new_mode;
    30c6:	4b03      	ldr	r3, [pc, #12]	; (30d4 <change_light_state+0x10>)
    30c8:	7018      	strb	r0, [r3, #0]
    if (update_app) 
    30ca:	2900      	cmp	r1, #0
    30cc:	d001      	beq.n	30d2 <change_light_state+0xe>
    {
        bt_send_light_update();
    30ce:	4b02      	ldr	r3, [pc, #8]	; (30d8 <change_light_state+0x14>)
    30d0:	4798      	blx	r3
    }
}
    30d2:	bd10      	pop	{r4, pc}
    30d4:	2000015c 	.word	0x2000015c
    30d8:	000005c9 	.word	0x000005c9

000030dc <change_light_freq>:

void change_light_freq(E_LIGHT_FREQ new_freq)
{
    light_state.freq = new_freq;
    30dc:	4b01      	ldr	r3, [pc, #4]	; (30e4 <change_light_freq+0x8>)
    30de:	7058      	strb	r0, [r3, #1]
}
    30e0:	4770      	bx	lr
    30e2:	46c0      	nop			; (mov r8, r8)
    30e4:	2000015c 	.word	0x2000015c

000030e8 <change_light_bright>:

void change_light_bright(uint16_t perthousand)
{
    light_state.led_bright = perthousand;
    30e8:	4b01      	ldr	r3, [pc, #4]	; (30f0 <change_light_bright+0x8>)
    30ea:	8058      	strh	r0, [r3, #2]
}
    30ec:	4770      	bx	lr
    30ee:	46c0      	nop			; (mov r8, r8)
    30f0:	2000015c 	.word	0x2000015c

000030f4 <update_bright>:
//=============================================================================
bool update_bright()
{   
    bool cycle_complete = false;
         
    if (light_state.led_rising)
    30f4:	4b0f      	ldr	r3, [pc, #60]	; (3134 <update_bright+0x40>)
    30f6:	791b      	ldrb	r3, [r3, #4]
    30f8:	2b00      	cmp	r3, #0
    30fa:	d00e      	beq.n	311a <update_bright+0x26>
    {
        light_state.led_bright++;
    30fc:	4a0d      	ldr	r2, [pc, #52]	; (3134 <update_bright+0x40>)
    30fe:	8853      	ldrh	r3, [r2, #2]
    3100:	3301      	adds	r3, #1
    3102:	b29b      	uxth	r3, r3
    3104:	8053      	strh	r3, [r2, #2]
//=============================================================================
//! \brief Update the level of the brightness
//=============================================================================
bool update_bright()
{   
    bool cycle_complete = false;
    3106:	2000      	movs	r0, #0
         
    if (light_state.led_rising)
    {
        light_state.led_bright++;
        
        if (light_state.led_bright >= LIGHT_MAX-1)
    3108:	22ed      	movs	r2, #237	; 0xed
    310a:	0092      	lsls	r2, r2, #2
    310c:	4293      	cmp	r3, r2
    310e:	d910      	bls.n	3132 <update_bright+0x3e>
        {
            light_state.led_rising = false;
    3110:	2200      	movs	r2, #0
    3112:	4b08      	ldr	r3, [pc, #32]	; (3134 <update_bright+0x40>)
    3114:	711a      	strb	r2, [r3, #4]
            cycle_complete = true;
    3116:	3001      	adds	r0, #1
    3118:	e00b      	b.n	3132 <update_bright+0x3e>
        }
    }
    else
    {
        light_state.led_bright--;
    311a:	4a06      	ldr	r2, [pc, #24]	; (3134 <update_bright+0x40>)
    311c:	8853      	ldrh	r3, [r2, #2]
    311e:	3b01      	subs	r3, #1
    3120:	b29b      	uxth	r3, r3
    3122:	8053      	strh	r3, [r2, #2]
//=============================================================================
//! \brief Update the level of the brightness
//=============================================================================
bool update_bright()
{   
    bool cycle_complete = false;
    3124:	2000      	movs	r0, #0
    }
    else
    {
        light_state.led_bright--;
        
        if (light_state.led_bright <= LIGHT_MIN-1)
    3126:	2b63      	cmp	r3, #99	; 0x63
    3128:	d803      	bhi.n	3132 <update_bright+0x3e>
        {
            light_state.led_rising = true;
    312a:	2201      	movs	r2, #1
    312c:	4b01      	ldr	r3, [pc, #4]	; (3134 <update_bright+0x40>)
    312e:	711a      	strb	r2, [r3, #4]
            cycle_complete = true;
    3130:	3001      	adds	r0, #1
        }
    }
    
    return cycle_complete;
}
    3132:	4770      	bx	lr
    3134:	2000015c 	.word	0x2000015c

00003138 <turn_lights>:
//=============================================================================
//! \brief Turn ON/OFF the LED Stripe
//! \param[in] bool on The on/off - TRUE = ON | FALSE = OFF
//=============================================================================
void turn_lights(bool on)
{
    3138:	b510      	push	{r4, lr}
    if (on)
    313a:	2800      	cmp	r0, #0
    313c:	d003      	beq.n	3146 <turn_lights+0xe>
    {
        set_led_bright_perthousand(LIGHT_MAX);
    313e:	4804      	ldr	r0, [pc, #16]	; (3150 <turn_lights+0x18>)
    3140:	4b04      	ldr	r3, [pc, #16]	; (3154 <turn_lights+0x1c>)
    3142:	4798      	blx	r3
    3144:	e002      	b.n	314c <turn_lights+0x14>
    }
    else
    {
        set_led_bright_perthousand(0);
    3146:	2000      	movs	r0, #0
    3148:	4b02      	ldr	r3, [pc, #8]	; (3154 <turn_lights+0x1c>)
    314a:	4798      	blx	r3
    }
}
    314c:	bd10      	pop	{r4, pc}
    314e:	46c0      	nop			; (mov r8, r8)
    3150:	000003b6 	.word	0x000003b6
    3154:	00000bc9 	.word	0x00000bc9

00003158 <drive_light>:

//=============================================================================
//! \brief  "Drive" the LED Stripe
//=============================================================================
void drive_light()
{
    3158:	b510      	push	{r4, lr}
    if (light_state.mode > E_LIGHT_ON)
    315a:	4b17      	ldr	r3, [pc, #92]	; (31b8 <drive_light+0x60>)
    315c:	781b      	ldrb	r3, [r3, #0]
    315e:	2b01      	cmp	r3, #1
    3160:	d920      	bls.n	31a4 <drive_light+0x4c>
    {
        if (tick_elapsed(led_timer) % (light_state.freq*5) == 0)
    3162:	4b16      	ldr	r3, [pc, #88]	; (31bc <drive_light+0x64>)
    3164:	6818      	ldr	r0, [r3, #0]
    3166:	4b16      	ldr	r3, [pc, #88]	; (31c0 <drive_light+0x68>)
    3168:	4798      	blx	r3
    316a:	4b13      	ldr	r3, [pc, #76]	; (31b8 <drive_light+0x60>)
    316c:	7859      	ldrb	r1, [r3, #1]
    316e:	008b      	lsls	r3, r1, #2
    3170:	1859      	adds	r1, r3, r1
    3172:	4b14      	ldr	r3, [pc, #80]	; (31c4 <drive_light+0x6c>)
    3174:	4798      	blx	r3
    3176:	2900      	cmp	r1, #0
    3178:	d11d      	bne.n	31b6 <drive_light+0x5e>
        {
            led_timer = get_tick();
    317a:	4b13      	ldr	r3, [pc, #76]	; (31c8 <drive_light+0x70>)
    317c:	4798      	blx	r3
    317e:	4b0f      	ldr	r3, [pc, #60]	; (31bc <drive_light+0x64>)
    3180:	6018      	str	r0, [r3, #0]
            
            if (light_state.mode == E_LIGHT_FADE)
    3182:	4b0d      	ldr	r3, [pc, #52]	; (31b8 <drive_light+0x60>)
    3184:	781b      	ldrb	r3, [r3, #0]
    3186:	2b02      	cmp	r3, #2
    3188:	d103      	bne.n	3192 <drive_light+0x3a>
            {
                set_led_bright_perthousand(light_state.led_bright);
    318a:	4b0b      	ldr	r3, [pc, #44]	; (31b8 <drive_light+0x60>)
    318c:	8858      	ldrh	r0, [r3, #2]
    318e:	4b0f      	ldr	r3, [pc, #60]	; (31cc <drive_light+0x74>)
    3190:	4798      	blx	r3
            }
            if (update_bright())
    3192:	4b0f      	ldr	r3, [pc, #60]	; (31d0 <drive_light+0x78>)
    3194:	4798      	blx	r3
    3196:	2800      	cmp	r0, #0
    3198:	d00d      	beq.n	31b6 <drive_light+0x5e>
            {
                turn_lights(light_state.led_rising);
    319a:	4b07      	ldr	r3, [pc, #28]	; (31b8 <drive_light+0x60>)
    319c:	7918      	ldrb	r0, [r3, #4]
    319e:	4b0d      	ldr	r3, [pc, #52]	; (31d4 <drive_light+0x7c>)
    31a0:	4798      	blx	r3
    31a2:	e008      	b.n	31b6 <drive_light+0x5e>
            }
        }
    }
    else if (light_state.mode == E_LIGHT_ON)
    31a4:	2b01      	cmp	r3, #1
    31a6:	d103      	bne.n	31b0 <drive_light+0x58>
    {
        turn_lights(true);
    31a8:	2001      	movs	r0, #1
    31aa:	4b0a      	ldr	r3, [pc, #40]	; (31d4 <drive_light+0x7c>)
    31ac:	4798      	blx	r3
    31ae:	e002      	b.n	31b6 <drive_light+0x5e>
    }
    else
    {
        turn_lights(false);
    31b0:	2000      	movs	r0, #0
    31b2:	4b08      	ldr	r3, [pc, #32]	; (31d4 <drive_light+0x7c>)
    31b4:	4798      	blx	r3
    }
}
    31b6:	bd10      	pop	{r4, pc}
    31b8:	2000015c 	.word	0x2000015c
    31bc:	2000019c 	.word	0x2000019c
    31c0:	00000d85 	.word	0x00000d85
    31c4:	00003455 	.word	0x00003455
    31c8:	00000d79 	.word	0x00000d79
    31cc:	00000bc9 	.word	0x00000bc9
    31d0:	000030f5 	.word	0x000030f5
    31d4:	00003139 	.word	0x00003139

000031d8 <bt_poll_check>:
//=============================================================================
//! \brief Check the BT coonection using a logic related to messages of polling
//=============================================================================
void bt_poll_check()
{
    if (bt_connected)
    31d8:	4b0b      	ldr	r3, [pc, #44]	; (3208 <bt_poll_check+0x30>)
    31da:	781b      	ldrb	r3, [r3, #0]
    31dc:	2b00      	cmp	r3, #0
    31de:	d011      	beq.n	3204 <bt_poll_check+0x2c>
    {
        //poll_requested turns false into OCTO_USART.c file
        //If it stills true, the board didn't received the response
        if (poll_requested) 
    31e0:	4b0a      	ldr	r3, [pc, #40]	; (320c <bt_poll_check+0x34>)
    31e2:	781b      	ldrb	r3, [r3, #0]
    31e4:	2b00      	cmp	r3, #0
    31e6:	d00a      	beq.n	31fe <bt_poll_check+0x26>
        {
            bt_connected = false;
    31e8:	2200      	movs	r2, #0
    31ea:	4b07      	ldr	r3, [pc, #28]	; (3208 <bt_poll_check+0x30>)
    31ec:	701a      	strb	r2, [r3, #0]
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));

	/* Toggle pin output level */
	port_base->OUTTGL.reg = pin_mask;
    31ee:	4b08      	ldr	r3, [pc, #32]	; (3210 <bt_poll_check+0x38>)
    31f0:	2280      	movs	r2, #128	; 0x80
    31f2:	01d2      	lsls	r2, r2, #7
    31f4:	61da      	str	r2, [r3, #28]
    31f6:	2280      	movs	r2, #128	; 0x80
    31f8:	0212      	lsls	r2, r2, #8
    31fa:	61da      	str	r2, [r3, #28]
    31fc:	e002      	b.n	3204 <bt_poll_check+0x2c>
            port_pin_toggle_output_level(LED_RED_PIN);
            port_pin_toggle_output_level(LED_GREEN_PIN);
        }
        else 
        {
            poll_requested = true;
    31fe:	2201      	movs	r2, #1
    3200:	4b02      	ldr	r3, [pc, #8]	; (320c <bt_poll_check+0x34>)
    3202:	701a      	strb	r2, [r3, #0]
        }
    }
}
    3204:	4770      	bx	lr
    3206:	46c0      	nop			; (mov r8, r8)
    3208:	200001cf 	.word	0x200001cf
    320c:	200001a4 	.word	0x200001a4
    3210:	41004400 	.word	0x41004400

00003214 <get_battery_percent>:

//=============================================================================
//! \brief Get the Battery info
//=============================================================================
uint32_t get_battery_percent()
{   
    3214:	b500      	push	{lr}
    3216:	b083      	sub	sp, #12
    uint32_t adc_reading = 0, reading = 0;
    3218:	2300      	movs	r3, #0
    321a:	9301      	str	r3, [sp, #4]
    321c:	9300      	str	r3, [sp, #0]
    uint8_t batt_value = 0;
    
    turn_off_adc();
    321e:	4b0e      	ldr	r3, [pc, #56]	; (3258 <get_battery_percent+0x44>)
    3220:	4798      	blx	r3
    configure_adc_VMPPT();
    3222:	4b0e      	ldr	r3, [pc, #56]	; (325c <get_battery_percent+0x48>)
    3224:	4798      	blx	r3
    
    get_value_VMPPT(&adc_reading, &reading);
    3226:	4669      	mov	r1, sp
    3228:	a801      	add	r0, sp, #4
    322a:	4b0d      	ldr	r3, [pc, #52]	; (3260 <get_battery_percent+0x4c>)
    322c:	4798      	blx	r3
    
    if (reading > BATT_MAX)
    322e:	9b00      	ldr	r3, [sp, #0]
    {
        batt_value = 100;
    3230:	2064      	movs	r0, #100	; 0x64
    turn_off_adc();
    configure_adc_VMPPT();
    
    get_value_VMPPT(&adc_reading, &reading);
    
    if (reading > BATT_MAX)
    3232:	4a0c      	ldr	r2, [pc, #48]	; (3264 <get_battery_percent+0x50>)
    3234:	4293      	cmp	r3, r2
    3236:	d80d      	bhi.n	3254 <get_battery_percent+0x40>
    {
        batt_value = 100;
    }
    else if (reading < BATT_MIN)
    {
        batt_value = 0;
    3238:	2000      	movs	r0, #0
    
    if (reading > BATT_MAX)
    {
        batt_value = 100;
    }
    else if (reading < BATT_MIN)
    323a:	4a0b      	ldr	r2, [pc, #44]	; (3268 <get_battery_percent+0x54>)
    323c:	4293      	cmp	r3, r2
    323e:	d909      	bls.n	3254 <get_battery_percent+0x40>
    {
        batt_value = 0;
    }
    else
    {
        batt_value = ((reading-BATT_MIN) * 100) / (BATT_MAX - BATT_MIN);
    3240:	3064      	adds	r0, #100	; 0x64
    3242:	4358      	muls	r0, r3
    3244:	4b09      	ldr	r3, [pc, #36]	; (326c <get_battery_percent+0x58>)
    3246:	469c      	mov	ip, r3
    3248:	4460      	add	r0, ip
    324a:	21e1      	movs	r1, #225	; 0xe1
    324c:	0089      	lsls	r1, r1, #2
    324e:	4b08      	ldr	r3, [pc, #32]	; (3270 <get_battery_percent+0x5c>)
    3250:	4798      	blx	r3
    3252:	b2c0      	uxtb	r0, r0
    }
    
    return batt_value;
}
    3254:	b003      	add	sp, #12
    3256:	bd00      	pop	{pc}
    3258:	00000a25 	.word	0x00000a25
    325c:	00000965 	.word	0x00000965
    3260:	00000a59 	.word	0x00000a59
    3264:	00001068 	.word	0x00001068
    3268:	00000ce3 	.word	0x00000ce3
    326c:	fffaf6f0 	.word	0xfffaf6f0
    3270:	00003349 	.word	0x00003349

00003274 <main>:

//=============================================================================
//! \brief Main Function.
//=============================================================================
int main (void)
{
    3274:	b570      	push	{r4, r5, r6, lr}
    3276:	b082      	sub	sp, #8
    system_init();
    3278:	4b1c      	ldr	r3, [pc, #112]	; (32ec <main+0x78>)
    327a:	4798      	blx	r3
    
    // Configure all the peripherals for the OCTO Board
    configure_OCTO_peripheral();
    327c:	4b1c      	ldr	r3, [pc, #112]	; (32f0 <main+0x7c>)
    327e:	4798      	blx	r3
    
    //bcap_timer = get_tick();                              //TODO verify if works without this and remove
    bcap_touch_counter = 0;
    3280:	2300      	movs	r3, #0
    3282:	4a1c      	ldr	r2, [pc, #112]	; (32f4 <main+0x80>)
    3284:	6013      	str	r3, [r2, #0]
    bcap_notouch_counter = 0;
    3286:	4a1c      	ldr	r2, [pc, #112]	; (32f8 <main+0x84>)
    3288:	6013      	str	r3, [r2, #0]
    bcap_low = 0;
    328a:	4a1c      	ldr	r2, [pc, #112]	; (32fc <main+0x88>)
    328c:	6013      	str	r3, [r2, #0]
    bcap_high = 0x000FFFFF;
    328e:	491c      	ldr	r1, [pc, #112]	; (3300 <main+0x8c>)
    3290:	4a1c      	ldr	r2, [pc, #112]	; (3304 <main+0x90>)
    3292:	6011      	str	r1, [r2, #0]
    bcap_limit_temp = 0;
    3294:	4a1c      	ldr	r2, [pc, #112]	; (3308 <main+0x94>)
    3296:	6013      	str	r3, [r2, #0]
    bcap_calibrate_counter = 0;
    3298:	4a1c      	ldr	r2, [pc, #112]	; (330c <main+0x98>)
    329a:	6013      	str	r3, [r2, #0]
    sos_mode = false;
    329c:	4a1c      	ldr	r2, [pc, #112]	; (3310 <main+0x9c>)
    329e:	7013      	strb	r3, [r2, #0]
    activated = false;
    32a0:	4a1c      	ldr	r2, [pc, #112]	; (3314 <main+0xa0>)
    32a2:	7013      	strb	r3, [r2, #0]
    
    while (true)
    {
        drive_light();
    32a4:	4e1c      	ldr	r6, [pc, #112]	; (3318 <main+0xa4>)

        bt_usart_receive_job();
    32a6:	4d1d      	ldr	r5, [pc, #116]	; (331c <main+0xa8>)
        
        if (tick_elapsed(bt_timer) % 1000 == 0)
    32a8:	4c1d      	ldr	r4, [pc, #116]	; (3320 <main+0xac>)
    sos_mode = false;
    activated = false;
    
    while (true)
    {
        drive_light();
    32aa:	47b0      	blx	r6

        bt_usart_receive_job();
    32ac:	47a8      	blx	r5
        
        if (tick_elapsed(bt_timer) % 1000 == 0)
    32ae:	6820      	ldr	r0, [r4, #0]
    32b0:	4b1c      	ldr	r3, [pc, #112]	; (3324 <main+0xb0>)
    32b2:	4798      	blx	r3
    32b4:	21fa      	movs	r1, #250	; 0xfa
    32b6:	0089      	lsls	r1, r1, #2
    32b8:	4b1b      	ldr	r3, [pc, #108]	; (3328 <main+0xb4>)
    32ba:	4798      	blx	r3
    32bc:	2900      	cmp	r1, #0
    32be:	d1f4      	bne.n	32aa <main+0x36>
        {
            bt_timer = get_tick();
    32c0:	4b1a      	ldr	r3, [pc, #104]	; (332c <main+0xb8>)
    32c2:	4798      	blx	r3
    32c4:	4b16      	ldr	r3, [pc, #88]	; (3320 <main+0xac>)
    32c6:	6018      	str	r0, [r3, #0]
            
            if (bt_connected)
    32c8:	4b19      	ldr	r3, [pc, #100]	; (3330 <main+0xbc>)
    32ca:	781b      	ldrb	r3, [r3, #0]
    32cc:	2b00      	cmp	r3, #0
    32ce:	d0ec      	beq.n	32aa <main+0x36>
            {
                uint8_t buf[8]; //13
                //sprintf(buf, "<B=%3u;T=%2u;>", get_battery_percent(), get_temperature_celsius());
                sprintf(buf, "<B=%3u;>", get_battery_percent());
    32d0:	4b18      	ldr	r3, [pc, #96]	; (3334 <main+0xc0>)
    32d2:	4798      	blx	r3
    32d4:	0002      	movs	r2, r0
    32d6:	4918      	ldr	r1, [pc, #96]	; (3338 <main+0xc4>)
    32d8:	4668      	mov	r0, sp
    32da:	4b18      	ldr	r3, [pc, #96]	; (333c <main+0xc8>)
    32dc:	4798      	blx	r3
            
                bt_poll_check();
    32de:	4b18      	ldr	r3, [pc, #96]	; (3340 <main+0xcc>)
    32e0:	4798      	blx	r3
            
                bt_usart_write_job(buf, 8); //13
    32e2:	2108      	movs	r1, #8
    32e4:	4668      	mov	r0, sp
    32e6:	4b17      	ldr	r3, [pc, #92]	; (3344 <main+0xd0>)
    32e8:	4798      	blx	r3
    32ea:	e7de      	b.n	32aa <main+0x36>
    32ec:	00002e41 	.word	0x00002e41
    32f0:	00002fa9 	.word	0x00002fa9
    32f4:	20000118 	.word	0x20000118
    32f8:	200001c4 	.word	0x200001c4
    32fc:	200001d0 	.word	0x200001d0
    3300:	000fffff 	.word	0x000fffff
    3304:	20000150 	.word	0x20000150
    3308:	20000158 	.word	0x20000158
    330c:	200001a0 	.word	0x200001a0
    3310:	20000199 	.word	0x20000199
    3314:	20000154 	.word	0x20000154
    3318:	00003159 	.word	0x00003159
    331c:	00000449 	.word	0x00000449
    3320:	200001c8 	.word	0x200001c8
    3324:	00000d85 	.word	0x00000d85
    3328:	00003455 	.word	0x00003455
    332c:	00000d79 	.word	0x00000d79
    3330:	200001cf 	.word	0x200001cf
    3334:	00003215 	.word	0x00003215
    3338:	0000660c 	.word	0x0000660c
    333c:	000051dd 	.word	0x000051dd
    3340:	000031d9 	.word	0x000031d9
    3344:	00000431 	.word	0x00000431

00003348 <__aeabi_uidiv>:
    3348:	2200      	movs	r2, #0
    334a:	0843      	lsrs	r3, r0, #1
    334c:	428b      	cmp	r3, r1
    334e:	d374      	bcc.n	343a <__aeabi_uidiv+0xf2>
    3350:	0903      	lsrs	r3, r0, #4
    3352:	428b      	cmp	r3, r1
    3354:	d35f      	bcc.n	3416 <__aeabi_uidiv+0xce>
    3356:	0a03      	lsrs	r3, r0, #8
    3358:	428b      	cmp	r3, r1
    335a:	d344      	bcc.n	33e6 <__aeabi_uidiv+0x9e>
    335c:	0b03      	lsrs	r3, r0, #12
    335e:	428b      	cmp	r3, r1
    3360:	d328      	bcc.n	33b4 <__aeabi_uidiv+0x6c>
    3362:	0c03      	lsrs	r3, r0, #16
    3364:	428b      	cmp	r3, r1
    3366:	d30d      	bcc.n	3384 <__aeabi_uidiv+0x3c>
    3368:	22ff      	movs	r2, #255	; 0xff
    336a:	0209      	lsls	r1, r1, #8
    336c:	ba12      	rev	r2, r2
    336e:	0c03      	lsrs	r3, r0, #16
    3370:	428b      	cmp	r3, r1
    3372:	d302      	bcc.n	337a <__aeabi_uidiv+0x32>
    3374:	1212      	asrs	r2, r2, #8
    3376:	0209      	lsls	r1, r1, #8
    3378:	d065      	beq.n	3446 <__aeabi_uidiv+0xfe>
    337a:	0b03      	lsrs	r3, r0, #12
    337c:	428b      	cmp	r3, r1
    337e:	d319      	bcc.n	33b4 <__aeabi_uidiv+0x6c>
    3380:	e000      	b.n	3384 <__aeabi_uidiv+0x3c>
    3382:	0a09      	lsrs	r1, r1, #8
    3384:	0bc3      	lsrs	r3, r0, #15
    3386:	428b      	cmp	r3, r1
    3388:	d301      	bcc.n	338e <__aeabi_uidiv+0x46>
    338a:	03cb      	lsls	r3, r1, #15
    338c:	1ac0      	subs	r0, r0, r3
    338e:	4152      	adcs	r2, r2
    3390:	0b83      	lsrs	r3, r0, #14
    3392:	428b      	cmp	r3, r1
    3394:	d301      	bcc.n	339a <__aeabi_uidiv+0x52>
    3396:	038b      	lsls	r3, r1, #14
    3398:	1ac0      	subs	r0, r0, r3
    339a:	4152      	adcs	r2, r2
    339c:	0b43      	lsrs	r3, r0, #13
    339e:	428b      	cmp	r3, r1
    33a0:	d301      	bcc.n	33a6 <__aeabi_uidiv+0x5e>
    33a2:	034b      	lsls	r3, r1, #13
    33a4:	1ac0      	subs	r0, r0, r3
    33a6:	4152      	adcs	r2, r2
    33a8:	0b03      	lsrs	r3, r0, #12
    33aa:	428b      	cmp	r3, r1
    33ac:	d301      	bcc.n	33b2 <__aeabi_uidiv+0x6a>
    33ae:	030b      	lsls	r3, r1, #12
    33b0:	1ac0      	subs	r0, r0, r3
    33b2:	4152      	adcs	r2, r2
    33b4:	0ac3      	lsrs	r3, r0, #11
    33b6:	428b      	cmp	r3, r1
    33b8:	d301      	bcc.n	33be <__aeabi_uidiv+0x76>
    33ba:	02cb      	lsls	r3, r1, #11
    33bc:	1ac0      	subs	r0, r0, r3
    33be:	4152      	adcs	r2, r2
    33c0:	0a83      	lsrs	r3, r0, #10
    33c2:	428b      	cmp	r3, r1
    33c4:	d301      	bcc.n	33ca <__aeabi_uidiv+0x82>
    33c6:	028b      	lsls	r3, r1, #10
    33c8:	1ac0      	subs	r0, r0, r3
    33ca:	4152      	adcs	r2, r2
    33cc:	0a43      	lsrs	r3, r0, #9
    33ce:	428b      	cmp	r3, r1
    33d0:	d301      	bcc.n	33d6 <__aeabi_uidiv+0x8e>
    33d2:	024b      	lsls	r3, r1, #9
    33d4:	1ac0      	subs	r0, r0, r3
    33d6:	4152      	adcs	r2, r2
    33d8:	0a03      	lsrs	r3, r0, #8
    33da:	428b      	cmp	r3, r1
    33dc:	d301      	bcc.n	33e2 <__aeabi_uidiv+0x9a>
    33de:	020b      	lsls	r3, r1, #8
    33e0:	1ac0      	subs	r0, r0, r3
    33e2:	4152      	adcs	r2, r2
    33e4:	d2cd      	bcs.n	3382 <__aeabi_uidiv+0x3a>
    33e6:	09c3      	lsrs	r3, r0, #7
    33e8:	428b      	cmp	r3, r1
    33ea:	d301      	bcc.n	33f0 <__aeabi_uidiv+0xa8>
    33ec:	01cb      	lsls	r3, r1, #7
    33ee:	1ac0      	subs	r0, r0, r3
    33f0:	4152      	adcs	r2, r2
    33f2:	0983      	lsrs	r3, r0, #6
    33f4:	428b      	cmp	r3, r1
    33f6:	d301      	bcc.n	33fc <__aeabi_uidiv+0xb4>
    33f8:	018b      	lsls	r3, r1, #6
    33fa:	1ac0      	subs	r0, r0, r3
    33fc:	4152      	adcs	r2, r2
    33fe:	0943      	lsrs	r3, r0, #5
    3400:	428b      	cmp	r3, r1
    3402:	d301      	bcc.n	3408 <__aeabi_uidiv+0xc0>
    3404:	014b      	lsls	r3, r1, #5
    3406:	1ac0      	subs	r0, r0, r3
    3408:	4152      	adcs	r2, r2
    340a:	0903      	lsrs	r3, r0, #4
    340c:	428b      	cmp	r3, r1
    340e:	d301      	bcc.n	3414 <__aeabi_uidiv+0xcc>
    3410:	010b      	lsls	r3, r1, #4
    3412:	1ac0      	subs	r0, r0, r3
    3414:	4152      	adcs	r2, r2
    3416:	08c3      	lsrs	r3, r0, #3
    3418:	428b      	cmp	r3, r1
    341a:	d301      	bcc.n	3420 <__aeabi_uidiv+0xd8>
    341c:	00cb      	lsls	r3, r1, #3
    341e:	1ac0      	subs	r0, r0, r3
    3420:	4152      	adcs	r2, r2
    3422:	0883      	lsrs	r3, r0, #2
    3424:	428b      	cmp	r3, r1
    3426:	d301      	bcc.n	342c <__aeabi_uidiv+0xe4>
    3428:	008b      	lsls	r3, r1, #2
    342a:	1ac0      	subs	r0, r0, r3
    342c:	4152      	adcs	r2, r2
    342e:	0843      	lsrs	r3, r0, #1
    3430:	428b      	cmp	r3, r1
    3432:	d301      	bcc.n	3438 <__aeabi_uidiv+0xf0>
    3434:	004b      	lsls	r3, r1, #1
    3436:	1ac0      	subs	r0, r0, r3
    3438:	4152      	adcs	r2, r2
    343a:	1a41      	subs	r1, r0, r1
    343c:	d200      	bcs.n	3440 <__aeabi_uidiv+0xf8>
    343e:	4601      	mov	r1, r0
    3440:	4152      	adcs	r2, r2
    3442:	4610      	mov	r0, r2
    3444:	4770      	bx	lr
    3446:	e7ff      	b.n	3448 <__aeabi_uidiv+0x100>
    3448:	b501      	push	{r0, lr}
    344a:	2000      	movs	r0, #0
    344c:	f000 f8f0 	bl	3630 <__aeabi_idiv0>
    3450:	bd02      	pop	{r1, pc}
    3452:	46c0      	nop			; (mov r8, r8)

00003454 <__aeabi_uidivmod>:
    3454:	2900      	cmp	r1, #0
    3456:	d0f7      	beq.n	3448 <__aeabi_uidiv+0x100>
    3458:	e776      	b.n	3348 <__aeabi_uidiv>
    345a:	4770      	bx	lr

0000345c <__aeabi_idiv>:
    345c:	4603      	mov	r3, r0
    345e:	430b      	orrs	r3, r1
    3460:	d47f      	bmi.n	3562 <__aeabi_idiv+0x106>
    3462:	2200      	movs	r2, #0
    3464:	0843      	lsrs	r3, r0, #1
    3466:	428b      	cmp	r3, r1
    3468:	d374      	bcc.n	3554 <__aeabi_idiv+0xf8>
    346a:	0903      	lsrs	r3, r0, #4
    346c:	428b      	cmp	r3, r1
    346e:	d35f      	bcc.n	3530 <__aeabi_idiv+0xd4>
    3470:	0a03      	lsrs	r3, r0, #8
    3472:	428b      	cmp	r3, r1
    3474:	d344      	bcc.n	3500 <__aeabi_idiv+0xa4>
    3476:	0b03      	lsrs	r3, r0, #12
    3478:	428b      	cmp	r3, r1
    347a:	d328      	bcc.n	34ce <__aeabi_idiv+0x72>
    347c:	0c03      	lsrs	r3, r0, #16
    347e:	428b      	cmp	r3, r1
    3480:	d30d      	bcc.n	349e <__aeabi_idiv+0x42>
    3482:	22ff      	movs	r2, #255	; 0xff
    3484:	0209      	lsls	r1, r1, #8
    3486:	ba12      	rev	r2, r2
    3488:	0c03      	lsrs	r3, r0, #16
    348a:	428b      	cmp	r3, r1
    348c:	d302      	bcc.n	3494 <__aeabi_idiv+0x38>
    348e:	1212      	asrs	r2, r2, #8
    3490:	0209      	lsls	r1, r1, #8
    3492:	d065      	beq.n	3560 <__aeabi_idiv+0x104>
    3494:	0b03      	lsrs	r3, r0, #12
    3496:	428b      	cmp	r3, r1
    3498:	d319      	bcc.n	34ce <__aeabi_idiv+0x72>
    349a:	e000      	b.n	349e <__aeabi_idiv+0x42>
    349c:	0a09      	lsrs	r1, r1, #8
    349e:	0bc3      	lsrs	r3, r0, #15
    34a0:	428b      	cmp	r3, r1
    34a2:	d301      	bcc.n	34a8 <__aeabi_idiv+0x4c>
    34a4:	03cb      	lsls	r3, r1, #15
    34a6:	1ac0      	subs	r0, r0, r3
    34a8:	4152      	adcs	r2, r2
    34aa:	0b83      	lsrs	r3, r0, #14
    34ac:	428b      	cmp	r3, r1
    34ae:	d301      	bcc.n	34b4 <__aeabi_idiv+0x58>
    34b0:	038b      	lsls	r3, r1, #14
    34b2:	1ac0      	subs	r0, r0, r3
    34b4:	4152      	adcs	r2, r2
    34b6:	0b43      	lsrs	r3, r0, #13
    34b8:	428b      	cmp	r3, r1
    34ba:	d301      	bcc.n	34c0 <__aeabi_idiv+0x64>
    34bc:	034b      	lsls	r3, r1, #13
    34be:	1ac0      	subs	r0, r0, r3
    34c0:	4152      	adcs	r2, r2
    34c2:	0b03      	lsrs	r3, r0, #12
    34c4:	428b      	cmp	r3, r1
    34c6:	d301      	bcc.n	34cc <__aeabi_idiv+0x70>
    34c8:	030b      	lsls	r3, r1, #12
    34ca:	1ac0      	subs	r0, r0, r3
    34cc:	4152      	adcs	r2, r2
    34ce:	0ac3      	lsrs	r3, r0, #11
    34d0:	428b      	cmp	r3, r1
    34d2:	d301      	bcc.n	34d8 <__aeabi_idiv+0x7c>
    34d4:	02cb      	lsls	r3, r1, #11
    34d6:	1ac0      	subs	r0, r0, r3
    34d8:	4152      	adcs	r2, r2
    34da:	0a83      	lsrs	r3, r0, #10
    34dc:	428b      	cmp	r3, r1
    34de:	d301      	bcc.n	34e4 <__aeabi_idiv+0x88>
    34e0:	028b      	lsls	r3, r1, #10
    34e2:	1ac0      	subs	r0, r0, r3
    34e4:	4152      	adcs	r2, r2
    34e6:	0a43      	lsrs	r3, r0, #9
    34e8:	428b      	cmp	r3, r1
    34ea:	d301      	bcc.n	34f0 <__aeabi_idiv+0x94>
    34ec:	024b      	lsls	r3, r1, #9
    34ee:	1ac0      	subs	r0, r0, r3
    34f0:	4152      	adcs	r2, r2
    34f2:	0a03      	lsrs	r3, r0, #8
    34f4:	428b      	cmp	r3, r1
    34f6:	d301      	bcc.n	34fc <__aeabi_idiv+0xa0>
    34f8:	020b      	lsls	r3, r1, #8
    34fa:	1ac0      	subs	r0, r0, r3
    34fc:	4152      	adcs	r2, r2
    34fe:	d2cd      	bcs.n	349c <__aeabi_idiv+0x40>
    3500:	09c3      	lsrs	r3, r0, #7
    3502:	428b      	cmp	r3, r1
    3504:	d301      	bcc.n	350a <__aeabi_idiv+0xae>
    3506:	01cb      	lsls	r3, r1, #7
    3508:	1ac0      	subs	r0, r0, r3
    350a:	4152      	adcs	r2, r2
    350c:	0983      	lsrs	r3, r0, #6
    350e:	428b      	cmp	r3, r1
    3510:	d301      	bcc.n	3516 <__aeabi_idiv+0xba>
    3512:	018b      	lsls	r3, r1, #6
    3514:	1ac0      	subs	r0, r0, r3
    3516:	4152      	adcs	r2, r2
    3518:	0943      	lsrs	r3, r0, #5
    351a:	428b      	cmp	r3, r1
    351c:	d301      	bcc.n	3522 <__aeabi_idiv+0xc6>
    351e:	014b      	lsls	r3, r1, #5
    3520:	1ac0      	subs	r0, r0, r3
    3522:	4152      	adcs	r2, r2
    3524:	0903      	lsrs	r3, r0, #4
    3526:	428b      	cmp	r3, r1
    3528:	d301      	bcc.n	352e <__aeabi_idiv+0xd2>
    352a:	010b      	lsls	r3, r1, #4
    352c:	1ac0      	subs	r0, r0, r3
    352e:	4152      	adcs	r2, r2
    3530:	08c3      	lsrs	r3, r0, #3
    3532:	428b      	cmp	r3, r1
    3534:	d301      	bcc.n	353a <__aeabi_idiv+0xde>
    3536:	00cb      	lsls	r3, r1, #3
    3538:	1ac0      	subs	r0, r0, r3
    353a:	4152      	adcs	r2, r2
    353c:	0883      	lsrs	r3, r0, #2
    353e:	428b      	cmp	r3, r1
    3540:	d301      	bcc.n	3546 <__aeabi_idiv+0xea>
    3542:	008b      	lsls	r3, r1, #2
    3544:	1ac0      	subs	r0, r0, r3
    3546:	4152      	adcs	r2, r2
    3548:	0843      	lsrs	r3, r0, #1
    354a:	428b      	cmp	r3, r1
    354c:	d301      	bcc.n	3552 <__aeabi_idiv+0xf6>
    354e:	004b      	lsls	r3, r1, #1
    3550:	1ac0      	subs	r0, r0, r3
    3552:	4152      	adcs	r2, r2
    3554:	1a41      	subs	r1, r0, r1
    3556:	d200      	bcs.n	355a <__aeabi_idiv+0xfe>
    3558:	4601      	mov	r1, r0
    355a:	4152      	adcs	r2, r2
    355c:	4610      	mov	r0, r2
    355e:	4770      	bx	lr
    3560:	e05d      	b.n	361e <__aeabi_idiv+0x1c2>
    3562:	0fca      	lsrs	r2, r1, #31
    3564:	d000      	beq.n	3568 <__aeabi_idiv+0x10c>
    3566:	4249      	negs	r1, r1
    3568:	1003      	asrs	r3, r0, #32
    356a:	d300      	bcc.n	356e <__aeabi_idiv+0x112>
    356c:	4240      	negs	r0, r0
    356e:	4053      	eors	r3, r2
    3570:	2200      	movs	r2, #0
    3572:	469c      	mov	ip, r3
    3574:	0903      	lsrs	r3, r0, #4
    3576:	428b      	cmp	r3, r1
    3578:	d32d      	bcc.n	35d6 <__aeabi_idiv+0x17a>
    357a:	0a03      	lsrs	r3, r0, #8
    357c:	428b      	cmp	r3, r1
    357e:	d312      	bcc.n	35a6 <__aeabi_idiv+0x14a>
    3580:	22fc      	movs	r2, #252	; 0xfc
    3582:	0189      	lsls	r1, r1, #6
    3584:	ba12      	rev	r2, r2
    3586:	0a03      	lsrs	r3, r0, #8
    3588:	428b      	cmp	r3, r1
    358a:	d30c      	bcc.n	35a6 <__aeabi_idiv+0x14a>
    358c:	0189      	lsls	r1, r1, #6
    358e:	1192      	asrs	r2, r2, #6
    3590:	428b      	cmp	r3, r1
    3592:	d308      	bcc.n	35a6 <__aeabi_idiv+0x14a>
    3594:	0189      	lsls	r1, r1, #6
    3596:	1192      	asrs	r2, r2, #6
    3598:	428b      	cmp	r3, r1
    359a:	d304      	bcc.n	35a6 <__aeabi_idiv+0x14a>
    359c:	0189      	lsls	r1, r1, #6
    359e:	d03a      	beq.n	3616 <__aeabi_idiv+0x1ba>
    35a0:	1192      	asrs	r2, r2, #6
    35a2:	e000      	b.n	35a6 <__aeabi_idiv+0x14a>
    35a4:	0989      	lsrs	r1, r1, #6
    35a6:	09c3      	lsrs	r3, r0, #7
    35a8:	428b      	cmp	r3, r1
    35aa:	d301      	bcc.n	35b0 <__aeabi_idiv+0x154>
    35ac:	01cb      	lsls	r3, r1, #7
    35ae:	1ac0      	subs	r0, r0, r3
    35b0:	4152      	adcs	r2, r2
    35b2:	0983      	lsrs	r3, r0, #6
    35b4:	428b      	cmp	r3, r1
    35b6:	d301      	bcc.n	35bc <__aeabi_idiv+0x160>
    35b8:	018b      	lsls	r3, r1, #6
    35ba:	1ac0      	subs	r0, r0, r3
    35bc:	4152      	adcs	r2, r2
    35be:	0943      	lsrs	r3, r0, #5
    35c0:	428b      	cmp	r3, r1
    35c2:	d301      	bcc.n	35c8 <__aeabi_idiv+0x16c>
    35c4:	014b      	lsls	r3, r1, #5
    35c6:	1ac0      	subs	r0, r0, r3
    35c8:	4152      	adcs	r2, r2
    35ca:	0903      	lsrs	r3, r0, #4
    35cc:	428b      	cmp	r3, r1
    35ce:	d301      	bcc.n	35d4 <__aeabi_idiv+0x178>
    35d0:	010b      	lsls	r3, r1, #4
    35d2:	1ac0      	subs	r0, r0, r3
    35d4:	4152      	adcs	r2, r2
    35d6:	08c3      	lsrs	r3, r0, #3
    35d8:	428b      	cmp	r3, r1
    35da:	d301      	bcc.n	35e0 <__aeabi_idiv+0x184>
    35dc:	00cb      	lsls	r3, r1, #3
    35de:	1ac0      	subs	r0, r0, r3
    35e0:	4152      	adcs	r2, r2
    35e2:	0883      	lsrs	r3, r0, #2
    35e4:	428b      	cmp	r3, r1
    35e6:	d301      	bcc.n	35ec <__aeabi_idiv+0x190>
    35e8:	008b      	lsls	r3, r1, #2
    35ea:	1ac0      	subs	r0, r0, r3
    35ec:	4152      	adcs	r2, r2
    35ee:	d2d9      	bcs.n	35a4 <__aeabi_idiv+0x148>
    35f0:	0843      	lsrs	r3, r0, #1
    35f2:	428b      	cmp	r3, r1
    35f4:	d301      	bcc.n	35fa <__aeabi_idiv+0x19e>
    35f6:	004b      	lsls	r3, r1, #1
    35f8:	1ac0      	subs	r0, r0, r3
    35fa:	4152      	adcs	r2, r2
    35fc:	1a41      	subs	r1, r0, r1
    35fe:	d200      	bcs.n	3602 <__aeabi_idiv+0x1a6>
    3600:	4601      	mov	r1, r0
    3602:	4663      	mov	r3, ip
    3604:	4152      	adcs	r2, r2
    3606:	105b      	asrs	r3, r3, #1
    3608:	4610      	mov	r0, r2
    360a:	d301      	bcc.n	3610 <__aeabi_idiv+0x1b4>
    360c:	4240      	negs	r0, r0
    360e:	2b00      	cmp	r3, #0
    3610:	d500      	bpl.n	3614 <__aeabi_idiv+0x1b8>
    3612:	4249      	negs	r1, r1
    3614:	4770      	bx	lr
    3616:	4663      	mov	r3, ip
    3618:	105b      	asrs	r3, r3, #1
    361a:	d300      	bcc.n	361e <__aeabi_idiv+0x1c2>
    361c:	4240      	negs	r0, r0
    361e:	b501      	push	{r0, lr}
    3620:	2000      	movs	r0, #0
    3622:	f000 f805 	bl	3630 <__aeabi_idiv0>
    3626:	bd02      	pop	{r1, pc}

00003628 <__aeabi_idivmod>:
    3628:	2900      	cmp	r1, #0
    362a:	d0f8      	beq.n	361e <__aeabi_idiv+0x1c2>
    362c:	e716      	b.n	345c <__aeabi_idiv>
    362e:	4770      	bx	lr

00003630 <__aeabi_idiv0>:
    3630:	4770      	bx	lr
    3632:	46c0      	nop			; (mov r8, r8)

00003634 <__aeabi_lmul>:
    3634:	b5f0      	push	{r4, r5, r6, r7, lr}
    3636:	464f      	mov	r7, r9
    3638:	4646      	mov	r6, r8
    363a:	b4c0      	push	{r6, r7}
    363c:	0416      	lsls	r6, r2, #16
    363e:	0c36      	lsrs	r6, r6, #16
    3640:	4699      	mov	r9, r3
    3642:	0033      	movs	r3, r6
    3644:	0405      	lsls	r5, r0, #16
    3646:	0c2c      	lsrs	r4, r5, #16
    3648:	0c07      	lsrs	r7, r0, #16
    364a:	0c15      	lsrs	r5, r2, #16
    364c:	4363      	muls	r3, r4
    364e:	437e      	muls	r6, r7
    3650:	436f      	muls	r7, r5
    3652:	4365      	muls	r5, r4
    3654:	0c1c      	lsrs	r4, r3, #16
    3656:	19ad      	adds	r5, r5, r6
    3658:	1964      	adds	r4, r4, r5
    365a:	469c      	mov	ip, r3
    365c:	42a6      	cmp	r6, r4
    365e:	d903      	bls.n	3668 <__aeabi_lmul+0x34>
    3660:	2380      	movs	r3, #128	; 0x80
    3662:	025b      	lsls	r3, r3, #9
    3664:	4698      	mov	r8, r3
    3666:	4447      	add	r7, r8
    3668:	4663      	mov	r3, ip
    366a:	0c25      	lsrs	r5, r4, #16
    366c:	19ef      	adds	r7, r5, r7
    366e:	041d      	lsls	r5, r3, #16
    3670:	464b      	mov	r3, r9
    3672:	434a      	muls	r2, r1
    3674:	4343      	muls	r3, r0
    3676:	0c2d      	lsrs	r5, r5, #16
    3678:	0424      	lsls	r4, r4, #16
    367a:	1964      	adds	r4, r4, r5
    367c:	1899      	adds	r1, r3, r2
    367e:	19c9      	adds	r1, r1, r7
    3680:	0020      	movs	r0, r4
    3682:	bc0c      	pop	{r2, r3}
    3684:	4690      	mov	r8, r2
    3686:	4699      	mov	r9, r3
    3688:	bdf0      	pop	{r4, r5, r6, r7, pc}
    368a:	46c0      	nop			; (mov r8, r8)

0000368c <__aeabi_dadd>:
    368c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    368e:	4656      	mov	r6, sl
    3690:	465f      	mov	r7, fp
    3692:	464d      	mov	r5, r9
    3694:	4644      	mov	r4, r8
    3696:	b4f0      	push	{r4, r5, r6, r7}
    3698:	000f      	movs	r7, r1
    369a:	0ffd      	lsrs	r5, r7, #31
    369c:	46aa      	mov	sl, r5
    369e:	0309      	lsls	r1, r1, #12
    36a0:	007c      	lsls	r4, r7, #1
    36a2:	002e      	movs	r6, r5
    36a4:	005f      	lsls	r7, r3, #1
    36a6:	0f45      	lsrs	r5, r0, #29
    36a8:	0a49      	lsrs	r1, r1, #9
    36aa:	0d7f      	lsrs	r7, r7, #21
    36ac:	4329      	orrs	r1, r5
    36ae:	00c5      	lsls	r5, r0, #3
    36b0:	0318      	lsls	r0, r3, #12
    36b2:	46bc      	mov	ip, r7
    36b4:	0a40      	lsrs	r0, r0, #9
    36b6:	0f57      	lsrs	r7, r2, #29
    36b8:	0d64      	lsrs	r4, r4, #21
    36ba:	0fdb      	lsrs	r3, r3, #31
    36bc:	4338      	orrs	r0, r7
    36be:	00d2      	lsls	r2, r2, #3
    36c0:	459a      	cmp	sl, r3
    36c2:	d100      	bne.n	36c6 <__aeabi_dadd+0x3a>
    36c4:	e0aa      	b.n	381c <__aeabi_dadd+0x190>
    36c6:	4666      	mov	r6, ip
    36c8:	1ba6      	subs	r6, r4, r6
    36ca:	2e00      	cmp	r6, #0
    36cc:	dc00      	bgt.n	36d0 <__aeabi_dadd+0x44>
    36ce:	e0ff      	b.n	38d0 <__aeabi_dadd+0x244>
    36d0:	4663      	mov	r3, ip
    36d2:	2b00      	cmp	r3, #0
    36d4:	d139      	bne.n	374a <__aeabi_dadd+0xbe>
    36d6:	0003      	movs	r3, r0
    36d8:	4313      	orrs	r3, r2
    36da:	d000      	beq.n	36de <__aeabi_dadd+0x52>
    36dc:	e0d9      	b.n	3892 <__aeabi_dadd+0x206>
    36de:	076b      	lsls	r3, r5, #29
    36e0:	d009      	beq.n	36f6 <__aeabi_dadd+0x6a>
    36e2:	230f      	movs	r3, #15
    36e4:	402b      	ands	r3, r5
    36e6:	2b04      	cmp	r3, #4
    36e8:	d005      	beq.n	36f6 <__aeabi_dadd+0x6a>
    36ea:	1d2b      	adds	r3, r5, #4
    36ec:	42ab      	cmp	r3, r5
    36ee:	41ad      	sbcs	r5, r5
    36f0:	426d      	negs	r5, r5
    36f2:	1949      	adds	r1, r1, r5
    36f4:	001d      	movs	r5, r3
    36f6:	020b      	lsls	r3, r1, #8
    36f8:	d400      	bmi.n	36fc <__aeabi_dadd+0x70>
    36fa:	e082      	b.n	3802 <__aeabi_dadd+0x176>
    36fc:	4bca      	ldr	r3, [pc, #808]	; (3a28 <__aeabi_dadd+0x39c>)
    36fe:	3401      	adds	r4, #1
    3700:	429c      	cmp	r4, r3
    3702:	d100      	bne.n	3706 <__aeabi_dadd+0x7a>
    3704:	e0fe      	b.n	3904 <__aeabi_dadd+0x278>
    3706:	000a      	movs	r2, r1
    3708:	4656      	mov	r6, sl
    370a:	4bc8      	ldr	r3, [pc, #800]	; (3a2c <__aeabi_dadd+0x3a0>)
    370c:	08ed      	lsrs	r5, r5, #3
    370e:	401a      	ands	r2, r3
    3710:	0750      	lsls	r0, r2, #29
    3712:	0564      	lsls	r4, r4, #21
    3714:	0252      	lsls	r2, r2, #9
    3716:	4305      	orrs	r5, r0
    3718:	0b12      	lsrs	r2, r2, #12
    371a:	0d64      	lsrs	r4, r4, #21
    371c:	2100      	movs	r1, #0
    371e:	0312      	lsls	r2, r2, #12
    3720:	0d0b      	lsrs	r3, r1, #20
    3722:	051b      	lsls	r3, r3, #20
    3724:	0564      	lsls	r4, r4, #21
    3726:	0b12      	lsrs	r2, r2, #12
    3728:	431a      	orrs	r2, r3
    372a:	0863      	lsrs	r3, r4, #1
    372c:	4cc0      	ldr	r4, [pc, #768]	; (3a30 <__aeabi_dadd+0x3a4>)
    372e:	07f6      	lsls	r6, r6, #31
    3730:	4014      	ands	r4, r2
    3732:	431c      	orrs	r4, r3
    3734:	0064      	lsls	r4, r4, #1
    3736:	0864      	lsrs	r4, r4, #1
    3738:	4334      	orrs	r4, r6
    373a:	0028      	movs	r0, r5
    373c:	0021      	movs	r1, r4
    373e:	bc3c      	pop	{r2, r3, r4, r5}
    3740:	4690      	mov	r8, r2
    3742:	4699      	mov	r9, r3
    3744:	46a2      	mov	sl, r4
    3746:	46ab      	mov	fp, r5
    3748:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    374a:	4bb7      	ldr	r3, [pc, #732]	; (3a28 <__aeabi_dadd+0x39c>)
    374c:	429c      	cmp	r4, r3
    374e:	d0c6      	beq.n	36de <__aeabi_dadd+0x52>
    3750:	2380      	movs	r3, #128	; 0x80
    3752:	041b      	lsls	r3, r3, #16
    3754:	4318      	orrs	r0, r3
    3756:	2e38      	cmp	r6, #56	; 0x38
    3758:	dd00      	ble.n	375c <__aeabi_dadd+0xd0>
    375a:	e0eb      	b.n	3934 <__aeabi_dadd+0x2a8>
    375c:	2e1f      	cmp	r6, #31
    375e:	dd00      	ble.n	3762 <__aeabi_dadd+0xd6>
    3760:	e11e      	b.n	39a0 <__aeabi_dadd+0x314>
    3762:	2320      	movs	r3, #32
    3764:	1b9b      	subs	r3, r3, r6
    3766:	469c      	mov	ip, r3
    3768:	0003      	movs	r3, r0
    376a:	4667      	mov	r7, ip
    376c:	40bb      	lsls	r3, r7
    376e:	4698      	mov	r8, r3
    3770:	0013      	movs	r3, r2
    3772:	4647      	mov	r7, r8
    3774:	40f3      	lsrs	r3, r6
    3776:	433b      	orrs	r3, r7
    3778:	4667      	mov	r7, ip
    377a:	40ba      	lsls	r2, r7
    377c:	1e57      	subs	r7, r2, #1
    377e:	41ba      	sbcs	r2, r7
    3780:	4313      	orrs	r3, r2
    3782:	0002      	movs	r2, r0
    3784:	40f2      	lsrs	r2, r6
    3786:	1aeb      	subs	r3, r5, r3
    3788:	429d      	cmp	r5, r3
    378a:	41b6      	sbcs	r6, r6
    378c:	001d      	movs	r5, r3
    378e:	1a8a      	subs	r2, r1, r2
    3790:	4276      	negs	r6, r6
    3792:	1b91      	subs	r1, r2, r6
    3794:	020b      	lsls	r3, r1, #8
    3796:	d531      	bpl.n	37fc <__aeabi_dadd+0x170>
    3798:	024a      	lsls	r2, r1, #9
    379a:	0a56      	lsrs	r6, r2, #9
    379c:	2e00      	cmp	r6, #0
    379e:	d100      	bne.n	37a2 <__aeabi_dadd+0x116>
    37a0:	e0b4      	b.n	390c <__aeabi_dadd+0x280>
    37a2:	0030      	movs	r0, r6
    37a4:	f001 fbf0 	bl	4f88 <__clzsi2>
    37a8:	0003      	movs	r3, r0
    37aa:	3b08      	subs	r3, #8
    37ac:	2b1f      	cmp	r3, #31
    37ae:	dd00      	ble.n	37b2 <__aeabi_dadd+0x126>
    37b0:	e0b5      	b.n	391e <__aeabi_dadd+0x292>
    37b2:	2220      	movs	r2, #32
    37b4:	0029      	movs	r1, r5
    37b6:	1ad2      	subs	r2, r2, r3
    37b8:	40d1      	lsrs	r1, r2
    37ba:	409e      	lsls	r6, r3
    37bc:	000a      	movs	r2, r1
    37be:	409d      	lsls	r5, r3
    37c0:	4332      	orrs	r2, r6
    37c2:	429c      	cmp	r4, r3
    37c4:	dd00      	ble.n	37c8 <__aeabi_dadd+0x13c>
    37c6:	e0b1      	b.n	392c <__aeabi_dadd+0x2a0>
    37c8:	1b1c      	subs	r4, r3, r4
    37ca:	1c63      	adds	r3, r4, #1
    37cc:	2b1f      	cmp	r3, #31
    37ce:	dd00      	ble.n	37d2 <__aeabi_dadd+0x146>
    37d0:	e0d5      	b.n	397e <__aeabi_dadd+0x2f2>
    37d2:	2120      	movs	r1, #32
    37d4:	0014      	movs	r4, r2
    37d6:	0028      	movs	r0, r5
    37d8:	1ac9      	subs	r1, r1, r3
    37da:	408c      	lsls	r4, r1
    37dc:	40d8      	lsrs	r0, r3
    37de:	408d      	lsls	r5, r1
    37e0:	4304      	orrs	r4, r0
    37e2:	40da      	lsrs	r2, r3
    37e4:	1e68      	subs	r0, r5, #1
    37e6:	4185      	sbcs	r5, r0
    37e8:	0011      	movs	r1, r2
    37ea:	4325      	orrs	r5, r4
    37ec:	2400      	movs	r4, #0
    37ee:	e776      	b.n	36de <__aeabi_dadd+0x52>
    37f0:	4641      	mov	r1, r8
    37f2:	4331      	orrs	r1, r6
    37f4:	d100      	bne.n	37f8 <__aeabi_dadd+0x16c>
    37f6:	e234      	b.n	3c62 <__aeabi_dadd+0x5d6>
    37f8:	0031      	movs	r1, r6
    37fa:	4645      	mov	r5, r8
    37fc:	076b      	lsls	r3, r5, #29
    37fe:	d000      	beq.n	3802 <__aeabi_dadd+0x176>
    3800:	e76f      	b.n	36e2 <__aeabi_dadd+0x56>
    3802:	4656      	mov	r6, sl
    3804:	0748      	lsls	r0, r1, #29
    3806:	08ed      	lsrs	r5, r5, #3
    3808:	08c9      	lsrs	r1, r1, #3
    380a:	4305      	orrs	r5, r0
    380c:	4b86      	ldr	r3, [pc, #536]	; (3a28 <__aeabi_dadd+0x39c>)
    380e:	429c      	cmp	r4, r3
    3810:	d035      	beq.n	387e <__aeabi_dadd+0x1f2>
    3812:	030a      	lsls	r2, r1, #12
    3814:	0564      	lsls	r4, r4, #21
    3816:	0b12      	lsrs	r2, r2, #12
    3818:	0d64      	lsrs	r4, r4, #21
    381a:	e77f      	b.n	371c <__aeabi_dadd+0x90>
    381c:	4663      	mov	r3, ip
    381e:	1ae3      	subs	r3, r4, r3
    3820:	469b      	mov	fp, r3
    3822:	2b00      	cmp	r3, #0
    3824:	dc00      	bgt.n	3828 <__aeabi_dadd+0x19c>
    3826:	e08b      	b.n	3940 <__aeabi_dadd+0x2b4>
    3828:	4667      	mov	r7, ip
    382a:	2f00      	cmp	r7, #0
    382c:	d03c      	beq.n	38a8 <__aeabi_dadd+0x21c>
    382e:	4f7e      	ldr	r7, [pc, #504]	; (3a28 <__aeabi_dadd+0x39c>)
    3830:	42bc      	cmp	r4, r7
    3832:	d100      	bne.n	3836 <__aeabi_dadd+0x1aa>
    3834:	e753      	b.n	36de <__aeabi_dadd+0x52>
    3836:	2780      	movs	r7, #128	; 0x80
    3838:	043f      	lsls	r7, r7, #16
    383a:	4338      	orrs	r0, r7
    383c:	465b      	mov	r3, fp
    383e:	2b38      	cmp	r3, #56	; 0x38
    3840:	dc00      	bgt.n	3844 <__aeabi_dadd+0x1b8>
    3842:	e0f7      	b.n	3a34 <__aeabi_dadd+0x3a8>
    3844:	4302      	orrs	r2, r0
    3846:	1e50      	subs	r0, r2, #1
    3848:	4182      	sbcs	r2, r0
    384a:	2000      	movs	r0, #0
    384c:	b2d2      	uxtb	r2, r2
    384e:	1953      	adds	r3, r2, r5
    3850:	1842      	adds	r2, r0, r1
    3852:	42ab      	cmp	r3, r5
    3854:	4189      	sbcs	r1, r1
    3856:	001d      	movs	r5, r3
    3858:	4249      	negs	r1, r1
    385a:	1889      	adds	r1, r1, r2
    385c:	020b      	lsls	r3, r1, #8
    385e:	d5cd      	bpl.n	37fc <__aeabi_dadd+0x170>
    3860:	4b71      	ldr	r3, [pc, #452]	; (3a28 <__aeabi_dadd+0x39c>)
    3862:	3401      	adds	r4, #1
    3864:	429c      	cmp	r4, r3
    3866:	d100      	bne.n	386a <__aeabi_dadd+0x1de>
    3868:	e13d      	b.n	3ae6 <__aeabi_dadd+0x45a>
    386a:	2001      	movs	r0, #1
    386c:	4a6f      	ldr	r2, [pc, #444]	; (3a2c <__aeabi_dadd+0x3a0>)
    386e:	086b      	lsrs	r3, r5, #1
    3870:	400a      	ands	r2, r1
    3872:	4028      	ands	r0, r5
    3874:	4318      	orrs	r0, r3
    3876:	07d5      	lsls	r5, r2, #31
    3878:	4305      	orrs	r5, r0
    387a:	0851      	lsrs	r1, r2, #1
    387c:	e72f      	b.n	36de <__aeabi_dadd+0x52>
    387e:	002b      	movs	r3, r5
    3880:	430b      	orrs	r3, r1
    3882:	d100      	bne.n	3886 <__aeabi_dadd+0x1fa>
    3884:	e1cb      	b.n	3c1e <__aeabi_dadd+0x592>
    3886:	2380      	movs	r3, #128	; 0x80
    3888:	031b      	lsls	r3, r3, #12
    388a:	430b      	orrs	r3, r1
    388c:	031a      	lsls	r2, r3, #12
    388e:	0b12      	lsrs	r2, r2, #12
    3890:	e744      	b.n	371c <__aeabi_dadd+0x90>
    3892:	3e01      	subs	r6, #1
    3894:	2e00      	cmp	r6, #0
    3896:	d16d      	bne.n	3974 <__aeabi_dadd+0x2e8>
    3898:	1aae      	subs	r6, r5, r2
    389a:	42b5      	cmp	r5, r6
    389c:	419b      	sbcs	r3, r3
    389e:	1a09      	subs	r1, r1, r0
    38a0:	425b      	negs	r3, r3
    38a2:	1ac9      	subs	r1, r1, r3
    38a4:	0035      	movs	r5, r6
    38a6:	e775      	b.n	3794 <__aeabi_dadd+0x108>
    38a8:	0007      	movs	r7, r0
    38aa:	4317      	orrs	r7, r2
    38ac:	d100      	bne.n	38b0 <__aeabi_dadd+0x224>
    38ae:	e716      	b.n	36de <__aeabi_dadd+0x52>
    38b0:	2301      	movs	r3, #1
    38b2:	425b      	negs	r3, r3
    38b4:	469c      	mov	ip, r3
    38b6:	44e3      	add	fp, ip
    38b8:	465b      	mov	r3, fp
    38ba:	2b00      	cmp	r3, #0
    38bc:	d000      	beq.n	38c0 <__aeabi_dadd+0x234>
    38be:	e0e0      	b.n	3a82 <__aeabi_dadd+0x3f6>
    38c0:	18aa      	adds	r2, r5, r2
    38c2:	42aa      	cmp	r2, r5
    38c4:	419b      	sbcs	r3, r3
    38c6:	1809      	adds	r1, r1, r0
    38c8:	425b      	negs	r3, r3
    38ca:	1859      	adds	r1, r3, r1
    38cc:	0015      	movs	r5, r2
    38ce:	e7c5      	b.n	385c <__aeabi_dadd+0x1d0>
    38d0:	2e00      	cmp	r6, #0
    38d2:	d175      	bne.n	39c0 <__aeabi_dadd+0x334>
    38d4:	1c66      	adds	r6, r4, #1
    38d6:	0576      	lsls	r6, r6, #21
    38d8:	0d76      	lsrs	r6, r6, #21
    38da:	2e01      	cmp	r6, #1
    38dc:	dc00      	bgt.n	38e0 <__aeabi_dadd+0x254>
    38de:	e0f3      	b.n	3ac8 <__aeabi_dadd+0x43c>
    38e0:	1aae      	subs	r6, r5, r2
    38e2:	46b0      	mov	r8, r6
    38e4:	4545      	cmp	r5, r8
    38e6:	41bf      	sbcs	r7, r7
    38e8:	1a0e      	subs	r6, r1, r0
    38ea:	427f      	negs	r7, r7
    38ec:	1bf6      	subs	r6, r6, r7
    38ee:	0237      	lsls	r7, r6, #8
    38f0:	d400      	bmi.n	38f4 <__aeabi_dadd+0x268>
    38f2:	e08f      	b.n	3a14 <__aeabi_dadd+0x388>
    38f4:	1b55      	subs	r5, r2, r5
    38f6:	42aa      	cmp	r2, r5
    38f8:	41b6      	sbcs	r6, r6
    38fa:	1a41      	subs	r1, r0, r1
    38fc:	4276      	negs	r6, r6
    38fe:	1b8e      	subs	r6, r1, r6
    3900:	469a      	mov	sl, r3
    3902:	e74b      	b.n	379c <__aeabi_dadd+0x110>
    3904:	4656      	mov	r6, sl
    3906:	2200      	movs	r2, #0
    3908:	2500      	movs	r5, #0
    390a:	e707      	b.n	371c <__aeabi_dadd+0x90>
    390c:	0028      	movs	r0, r5
    390e:	f001 fb3b 	bl	4f88 <__clzsi2>
    3912:	3020      	adds	r0, #32
    3914:	0003      	movs	r3, r0
    3916:	3b08      	subs	r3, #8
    3918:	2b1f      	cmp	r3, #31
    391a:	dc00      	bgt.n	391e <__aeabi_dadd+0x292>
    391c:	e749      	b.n	37b2 <__aeabi_dadd+0x126>
    391e:	002a      	movs	r2, r5
    3920:	3828      	subs	r0, #40	; 0x28
    3922:	4082      	lsls	r2, r0
    3924:	2500      	movs	r5, #0
    3926:	429c      	cmp	r4, r3
    3928:	dc00      	bgt.n	392c <__aeabi_dadd+0x2a0>
    392a:	e74d      	b.n	37c8 <__aeabi_dadd+0x13c>
    392c:	493f      	ldr	r1, [pc, #252]	; (3a2c <__aeabi_dadd+0x3a0>)
    392e:	1ae4      	subs	r4, r4, r3
    3930:	4011      	ands	r1, r2
    3932:	e6d4      	b.n	36de <__aeabi_dadd+0x52>
    3934:	4302      	orrs	r2, r0
    3936:	1e50      	subs	r0, r2, #1
    3938:	4182      	sbcs	r2, r0
    393a:	b2d3      	uxtb	r3, r2
    393c:	2200      	movs	r2, #0
    393e:	e722      	b.n	3786 <__aeabi_dadd+0xfa>
    3940:	2b00      	cmp	r3, #0
    3942:	d000      	beq.n	3946 <__aeabi_dadd+0x2ba>
    3944:	e0f3      	b.n	3b2e <__aeabi_dadd+0x4a2>
    3946:	1c63      	adds	r3, r4, #1
    3948:	469c      	mov	ip, r3
    394a:	055b      	lsls	r3, r3, #21
    394c:	0d5b      	lsrs	r3, r3, #21
    394e:	2b01      	cmp	r3, #1
    3950:	dc00      	bgt.n	3954 <__aeabi_dadd+0x2c8>
    3952:	e09f      	b.n	3a94 <__aeabi_dadd+0x408>
    3954:	4b34      	ldr	r3, [pc, #208]	; (3a28 <__aeabi_dadd+0x39c>)
    3956:	459c      	cmp	ip, r3
    3958:	d100      	bne.n	395c <__aeabi_dadd+0x2d0>
    395a:	e0c3      	b.n	3ae4 <__aeabi_dadd+0x458>
    395c:	18aa      	adds	r2, r5, r2
    395e:	1809      	adds	r1, r1, r0
    3960:	42aa      	cmp	r2, r5
    3962:	4180      	sbcs	r0, r0
    3964:	4240      	negs	r0, r0
    3966:	1841      	adds	r1, r0, r1
    3968:	07cd      	lsls	r5, r1, #31
    396a:	0852      	lsrs	r2, r2, #1
    396c:	4315      	orrs	r5, r2
    396e:	0849      	lsrs	r1, r1, #1
    3970:	4664      	mov	r4, ip
    3972:	e6b4      	b.n	36de <__aeabi_dadd+0x52>
    3974:	4b2c      	ldr	r3, [pc, #176]	; (3a28 <__aeabi_dadd+0x39c>)
    3976:	429c      	cmp	r4, r3
    3978:	d000      	beq.n	397c <__aeabi_dadd+0x2f0>
    397a:	e6ec      	b.n	3756 <__aeabi_dadd+0xca>
    397c:	e6af      	b.n	36de <__aeabi_dadd+0x52>
    397e:	0011      	movs	r1, r2
    3980:	3c1f      	subs	r4, #31
    3982:	40e1      	lsrs	r1, r4
    3984:	000c      	movs	r4, r1
    3986:	2b20      	cmp	r3, #32
    3988:	d100      	bne.n	398c <__aeabi_dadd+0x300>
    398a:	e07f      	b.n	3a8c <__aeabi_dadd+0x400>
    398c:	2140      	movs	r1, #64	; 0x40
    398e:	1acb      	subs	r3, r1, r3
    3990:	409a      	lsls	r2, r3
    3992:	4315      	orrs	r5, r2
    3994:	1e6a      	subs	r2, r5, #1
    3996:	4195      	sbcs	r5, r2
    3998:	2100      	movs	r1, #0
    399a:	4325      	orrs	r5, r4
    399c:	2400      	movs	r4, #0
    399e:	e72d      	b.n	37fc <__aeabi_dadd+0x170>
    39a0:	0033      	movs	r3, r6
    39a2:	0007      	movs	r7, r0
    39a4:	3b20      	subs	r3, #32
    39a6:	40df      	lsrs	r7, r3
    39a8:	003b      	movs	r3, r7
    39aa:	2e20      	cmp	r6, #32
    39ac:	d070      	beq.n	3a90 <__aeabi_dadd+0x404>
    39ae:	2740      	movs	r7, #64	; 0x40
    39b0:	1bbe      	subs	r6, r7, r6
    39b2:	40b0      	lsls	r0, r6
    39b4:	4302      	orrs	r2, r0
    39b6:	1e50      	subs	r0, r2, #1
    39b8:	4182      	sbcs	r2, r0
    39ba:	4313      	orrs	r3, r2
    39bc:	2200      	movs	r2, #0
    39be:	e6e2      	b.n	3786 <__aeabi_dadd+0xfa>
    39c0:	2c00      	cmp	r4, #0
    39c2:	d04f      	beq.n	3a64 <__aeabi_dadd+0x3d8>
    39c4:	4c18      	ldr	r4, [pc, #96]	; (3a28 <__aeabi_dadd+0x39c>)
    39c6:	45a4      	cmp	ip, r4
    39c8:	d100      	bne.n	39cc <__aeabi_dadd+0x340>
    39ca:	e0ab      	b.n	3b24 <__aeabi_dadd+0x498>
    39cc:	2480      	movs	r4, #128	; 0x80
    39ce:	0424      	lsls	r4, r4, #16
    39d0:	4276      	negs	r6, r6
    39d2:	4321      	orrs	r1, r4
    39d4:	2e38      	cmp	r6, #56	; 0x38
    39d6:	dd00      	ble.n	39da <__aeabi_dadd+0x34e>
    39d8:	e0df      	b.n	3b9a <__aeabi_dadd+0x50e>
    39da:	2e1f      	cmp	r6, #31
    39dc:	dd00      	ble.n	39e0 <__aeabi_dadd+0x354>
    39de:	e143      	b.n	3c68 <__aeabi_dadd+0x5dc>
    39e0:	2720      	movs	r7, #32
    39e2:	1bbc      	subs	r4, r7, r6
    39e4:	46a1      	mov	r9, r4
    39e6:	000c      	movs	r4, r1
    39e8:	464f      	mov	r7, r9
    39ea:	40bc      	lsls	r4, r7
    39ec:	46a0      	mov	r8, r4
    39ee:	002c      	movs	r4, r5
    39f0:	4647      	mov	r7, r8
    39f2:	40f4      	lsrs	r4, r6
    39f4:	433c      	orrs	r4, r7
    39f6:	464f      	mov	r7, r9
    39f8:	40bd      	lsls	r5, r7
    39fa:	1e6f      	subs	r7, r5, #1
    39fc:	41bd      	sbcs	r5, r7
    39fe:	40f1      	lsrs	r1, r6
    3a00:	432c      	orrs	r4, r5
    3a02:	1b15      	subs	r5, r2, r4
    3a04:	42aa      	cmp	r2, r5
    3a06:	4192      	sbcs	r2, r2
    3a08:	1a41      	subs	r1, r0, r1
    3a0a:	4252      	negs	r2, r2
    3a0c:	1a89      	subs	r1, r1, r2
    3a0e:	4664      	mov	r4, ip
    3a10:	469a      	mov	sl, r3
    3a12:	e6bf      	b.n	3794 <__aeabi_dadd+0x108>
    3a14:	4641      	mov	r1, r8
    3a16:	4645      	mov	r5, r8
    3a18:	4331      	orrs	r1, r6
    3a1a:	d000      	beq.n	3a1e <__aeabi_dadd+0x392>
    3a1c:	e6be      	b.n	379c <__aeabi_dadd+0x110>
    3a1e:	2600      	movs	r6, #0
    3a20:	2400      	movs	r4, #0
    3a22:	2500      	movs	r5, #0
    3a24:	e6f2      	b.n	380c <__aeabi_dadd+0x180>
    3a26:	46c0      	nop			; (mov r8, r8)
    3a28:	000007ff 	.word	0x000007ff
    3a2c:	ff7fffff 	.word	0xff7fffff
    3a30:	800fffff 	.word	0x800fffff
    3a34:	2b1f      	cmp	r3, #31
    3a36:	dc59      	bgt.n	3aec <__aeabi_dadd+0x460>
    3a38:	2720      	movs	r7, #32
    3a3a:	1aff      	subs	r7, r7, r3
    3a3c:	46bc      	mov	ip, r7
    3a3e:	0007      	movs	r7, r0
    3a40:	4663      	mov	r3, ip
    3a42:	409f      	lsls	r7, r3
    3a44:	465b      	mov	r3, fp
    3a46:	46b9      	mov	r9, r7
    3a48:	0017      	movs	r7, r2
    3a4a:	40df      	lsrs	r7, r3
    3a4c:	46b8      	mov	r8, r7
    3a4e:	464f      	mov	r7, r9
    3a50:	4643      	mov	r3, r8
    3a52:	431f      	orrs	r7, r3
    3a54:	4663      	mov	r3, ip
    3a56:	409a      	lsls	r2, r3
    3a58:	1e53      	subs	r3, r2, #1
    3a5a:	419a      	sbcs	r2, r3
    3a5c:	465b      	mov	r3, fp
    3a5e:	433a      	orrs	r2, r7
    3a60:	40d8      	lsrs	r0, r3
    3a62:	e6f4      	b.n	384e <__aeabi_dadd+0x1c2>
    3a64:	000c      	movs	r4, r1
    3a66:	432c      	orrs	r4, r5
    3a68:	d05c      	beq.n	3b24 <__aeabi_dadd+0x498>
    3a6a:	43f6      	mvns	r6, r6
    3a6c:	2e00      	cmp	r6, #0
    3a6e:	d155      	bne.n	3b1c <__aeabi_dadd+0x490>
    3a70:	1b55      	subs	r5, r2, r5
    3a72:	42aa      	cmp	r2, r5
    3a74:	41a4      	sbcs	r4, r4
    3a76:	1a41      	subs	r1, r0, r1
    3a78:	4264      	negs	r4, r4
    3a7a:	1b09      	subs	r1, r1, r4
    3a7c:	469a      	mov	sl, r3
    3a7e:	4664      	mov	r4, ip
    3a80:	e688      	b.n	3794 <__aeabi_dadd+0x108>
    3a82:	4f96      	ldr	r7, [pc, #600]	; (3cdc <__aeabi_dadd+0x650>)
    3a84:	42bc      	cmp	r4, r7
    3a86:	d000      	beq.n	3a8a <__aeabi_dadd+0x3fe>
    3a88:	e6d8      	b.n	383c <__aeabi_dadd+0x1b0>
    3a8a:	e628      	b.n	36de <__aeabi_dadd+0x52>
    3a8c:	2200      	movs	r2, #0
    3a8e:	e780      	b.n	3992 <__aeabi_dadd+0x306>
    3a90:	2000      	movs	r0, #0
    3a92:	e78f      	b.n	39b4 <__aeabi_dadd+0x328>
    3a94:	000b      	movs	r3, r1
    3a96:	432b      	orrs	r3, r5
    3a98:	2c00      	cmp	r4, #0
    3a9a:	d000      	beq.n	3a9e <__aeabi_dadd+0x412>
    3a9c:	e0c2      	b.n	3c24 <__aeabi_dadd+0x598>
    3a9e:	2b00      	cmp	r3, #0
    3aa0:	d100      	bne.n	3aa4 <__aeabi_dadd+0x418>
    3aa2:	e101      	b.n	3ca8 <__aeabi_dadd+0x61c>
    3aa4:	0003      	movs	r3, r0
    3aa6:	4313      	orrs	r3, r2
    3aa8:	d100      	bne.n	3aac <__aeabi_dadd+0x420>
    3aaa:	e618      	b.n	36de <__aeabi_dadd+0x52>
    3aac:	18ab      	adds	r3, r5, r2
    3aae:	42ab      	cmp	r3, r5
    3ab0:	41b6      	sbcs	r6, r6
    3ab2:	1809      	adds	r1, r1, r0
    3ab4:	4276      	negs	r6, r6
    3ab6:	1871      	adds	r1, r6, r1
    3ab8:	020a      	lsls	r2, r1, #8
    3aba:	d400      	bmi.n	3abe <__aeabi_dadd+0x432>
    3abc:	e109      	b.n	3cd2 <__aeabi_dadd+0x646>
    3abe:	4a88      	ldr	r2, [pc, #544]	; (3ce0 <__aeabi_dadd+0x654>)
    3ac0:	001d      	movs	r5, r3
    3ac2:	4011      	ands	r1, r2
    3ac4:	4664      	mov	r4, ip
    3ac6:	e60a      	b.n	36de <__aeabi_dadd+0x52>
    3ac8:	2c00      	cmp	r4, #0
    3aca:	d15b      	bne.n	3b84 <__aeabi_dadd+0x4f8>
    3acc:	000e      	movs	r6, r1
    3ace:	432e      	orrs	r6, r5
    3ad0:	d000      	beq.n	3ad4 <__aeabi_dadd+0x448>
    3ad2:	e08a      	b.n	3bea <__aeabi_dadd+0x55e>
    3ad4:	0001      	movs	r1, r0
    3ad6:	4311      	orrs	r1, r2
    3ad8:	d100      	bne.n	3adc <__aeabi_dadd+0x450>
    3ada:	e0c2      	b.n	3c62 <__aeabi_dadd+0x5d6>
    3adc:	0001      	movs	r1, r0
    3ade:	0015      	movs	r5, r2
    3ae0:	469a      	mov	sl, r3
    3ae2:	e5fc      	b.n	36de <__aeabi_dadd+0x52>
    3ae4:	4664      	mov	r4, ip
    3ae6:	2100      	movs	r1, #0
    3ae8:	2500      	movs	r5, #0
    3aea:	e68f      	b.n	380c <__aeabi_dadd+0x180>
    3aec:	2320      	movs	r3, #32
    3aee:	425b      	negs	r3, r3
    3af0:	469c      	mov	ip, r3
    3af2:	44dc      	add	ip, fp
    3af4:	4663      	mov	r3, ip
    3af6:	0007      	movs	r7, r0
    3af8:	40df      	lsrs	r7, r3
    3afa:	465b      	mov	r3, fp
    3afc:	46bc      	mov	ip, r7
    3afe:	2b20      	cmp	r3, #32
    3b00:	d100      	bne.n	3b04 <__aeabi_dadd+0x478>
    3b02:	e0ac      	b.n	3c5e <__aeabi_dadd+0x5d2>
    3b04:	2340      	movs	r3, #64	; 0x40
    3b06:	465f      	mov	r7, fp
    3b08:	1bdb      	subs	r3, r3, r7
    3b0a:	4098      	lsls	r0, r3
    3b0c:	4302      	orrs	r2, r0
    3b0e:	1e50      	subs	r0, r2, #1
    3b10:	4182      	sbcs	r2, r0
    3b12:	4663      	mov	r3, ip
    3b14:	4313      	orrs	r3, r2
    3b16:	001a      	movs	r2, r3
    3b18:	2000      	movs	r0, #0
    3b1a:	e698      	b.n	384e <__aeabi_dadd+0x1c2>
    3b1c:	4c6f      	ldr	r4, [pc, #444]	; (3cdc <__aeabi_dadd+0x650>)
    3b1e:	45a4      	cmp	ip, r4
    3b20:	d000      	beq.n	3b24 <__aeabi_dadd+0x498>
    3b22:	e757      	b.n	39d4 <__aeabi_dadd+0x348>
    3b24:	0001      	movs	r1, r0
    3b26:	0015      	movs	r5, r2
    3b28:	4664      	mov	r4, ip
    3b2a:	469a      	mov	sl, r3
    3b2c:	e5d7      	b.n	36de <__aeabi_dadd+0x52>
    3b2e:	2c00      	cmp	r4, #0
    3b30:	d139      	bne.n	3ba6 <__aeabi_dadd+0x51a>
    3b32:	000c      	movs	r4, r1
    3b34:	432c      	orrs	r4, r5
    3b36:	d06e      	beq.n	3c16 <__aeabi_dadd+0x58a>
    3b38:	43db      	mvns	r3, r3
    3b3a:	2b00      	cmp	r3, #0
    3b3c:	d01a      	beq.n	3b74 <__aeabi_dadd+0x4e8>
    3b3e:	4c67      	ldr	r4, [pc, #412]	; (3cdc <__aeabi_dadd+0x650>)
    3b40:	45a4      	cmp	ip, r4
    3b42:	d068      	beq.n	3c16 <__aeabi_dadd+0x58a>
    3b44:	2b38      	cmp	r3, #56	; 0x38
    3b46:	dd00      	ble.n	3b4a <__aeabi_dadd+0x4be>
    3b48:	e0a4      	b.n	3c94 <__aeabi_dadd+0x608>
    3b4a:	2b1f      	cmp	r3, #31
    3b4c:	dd00      	ble.n	3b50 <__aeabi_dadd+0x4c4>
    3b4e:	e0ae      	b.n	3cae <__aeabi_dadd+0x622>
    3b50:	2420      	movs	r4, #32
    3b52:	000f      	movs	r7, r1
    3b54:	1ae4      	subs	r4, r4, r3
    3b56:	40a7      	lsls	r7, r4
    3b58:	46b9      	mov	r9, r7
    3b5a:	002f      	movs	r7, r5
    3b5c:	40df      	lsrs	r7, r3
    3b5e:	46b8      	mov	r8, r7
    3b60:	46a3      	mov	fp, r4
    3b62:	464f      	mov	r7, r9
    3b64:	4644      	mov	r4, r8
    3b66:	4327      	orrs	r7, r4
    3b68:	465c      	mov	r4, fp
    3b6a:	40a5      	lsls	r5, r4
    3b6c:	1e6c      	subs	r4, r5, #1
    3b6e:	41a5      	sbcs	r5, r4
    3b70:	40d9      	lsrs	r1, r3
    3b72:	433d      	orrs	r5, r7
    3b74:	18ad      	adds	r5, r5, r2
    3b76:	4295      	cmp	r5, r2
    3b78:	419b      	sbcs	r3, r3
    3b7a:	1809      	adds	r1, r1, r0
    3b7c:	425b      	negs	r3, r3
    3b7e:	1859      	adds	r1, r3, r1
    3b80:	4664      	mov	r4, ip
    3b82:	e66b      	b.n	385c <__aeabi_dadd+0x1d0>
    3b84:	000c      	movs	r4, r1
    3b86:	432c      	orrs	r4, r5
    3b88:	d115      	bne.n	3bb6 <__aeabi_dadd+0x52a>
    3b8a:	0001      	movs	r1, r0
    3b8c:	4311      	orrs	r1, r2
    3b8e:	d07b      	beq.n	3c88 <__aeabi_dadd+0x5fc>
    3b90:	0001      	movs	r1, r0
    3b92:	0015      	movs	r5, r2
    3b94:	469a      	mov	sl, r3
    3b96:	4c51      	ldr	r4, [pc, #324]	; (3cdc <__aeabi_dadd+0x650>)
    3b98:	e5a1      	b.n	36de <__aeabi_dadd+0x52>
    3b9a:	430d      	orrs	r5, r1
    3b9c:	1e69      	subs	r1, r5, #1
    3b9e:	418d      	sbcs	r5, r1
    3ba0:	2100      	movs	r1, #0
    3ba2:	b2ec      	uxtb	r4, r5
    3ba4:	e72d      	b.n	3a02 <__aeabi_dadd+0x376>
    3ba6:	4c4d      	ldr	r4, [pc, #308]	; (3cdc <__aeabi_dadd+0x650>)
    3ba8:	45a4      	cmp	ip, r4
    3baa:	d034      	beq.n	3c16 <__aeabi_dadd+0x58a>
    3bac:	2480      	movs	r4, #128	; 0x80
    3bae:	0424      	lsls	r4, r4, #16
    3bb0:	425b      	negs	r3, r3
    3bb2:	4321      	orrs	r1, r4
    3bb4:	e7c6      	b.n	3b44 <__aeabi_dadd+0x4b8>
    3bb6:	0004      	movs	r4, r0
    3bb8:	4314      	orrs	r4, r2
    3bba:	d04e      	beq.n	3c5a <__aeabi_dadd+0x5ce>
    3bbc:	08ed      	lsrs	r5, r5, #3
    3bbe:	074c      	lsls	r4, r1, #29
    3bc0:	432c      	orrs	r4, r5
    3bc2:	2580      	movs	r5, #128	; 0x80
    3bc4:	08c9      	lsrs	r1, r1, #3
    3bc6:	032d      	lsls	r5, r5, #12
    3bc8:	4229      	tst	r1, r5
    3bca:	d008      	beq.n	3bde <__aeabi_dadd+0x552>
    3bcc:	08c6      	lsrs	r6, r0, #3
    3bce:	422e      	tst	r6, r5
    3bd0:	d105      	bne.n	3bde <__aeabi_dadd+0x552>
    3bd2:	08d2      	lsrs	r2, r2, #3
    3bd4:	0741      	lsls	r1, r0, #29
    3bd6:	4311      	orrs	r1, r2
    3bd8:	000c      	movs	r4, r1
    3bda:	469a      	mov	sl, r3
    3bdc:	0031      	movs	r1, r6
    3bde:	0f62      	lsrs	r2, r4, #29
    3be0:	00c9      	lsls	r1, r1, #3
    3be2:	00e5      	lsls	r5, r4, #3
    3be4:	4311      	orrs	r1, r2
    3be6:	4c3d      	ldr	r4, [pc, #244]	; (3cdc <__aeabi_dadd+0x650>)
    3be8:	e579      	b.n	36de <__aeabi_dadd+0x52>
    3bea:	0006      	movs	r6, r0
    3bec:	4316      	orrs	r6, r2
    3bee:	d100      	bne.n	3bf2 <__aeabi_dadd+0x566>
    3bf0:	e575      	b.n	36de <__aeabi_dadd+0x52>
    3bf2:	1aae      	subs	r6, r5, r2
    3bf4:	46b0      	mov	r8, r6
    3bf6:	4545      	cmp	r5, r8
    3bf8:	41bf      	sbcs	r7, r7
    3bfa:	1a0e      	subs	r6, r1, r0
    3bfc:	427f      	negs	r7, r7
    3bfe:	1bf6      	subs	r6, r6, r7
    3c00:	0237      	lsls	r7, r6, #8
    3c02:	d400      	bmi.n	3c06 <__aeabi_dadd+0x57a>
    3c04:	e5f4      	b.n	37f0 <__aeabi_dadd+0x164>
    3c06:	1b55      	subs	r5, r2, r5
    3c08:	42aa      	cmp	r2, r5
    3c0a:	41b6      	sbcs	r6, r6
    3c0c:	1a41      	subs	r1, r0, r1
    3c0e:	4276      	negs	r6, r6
    3c10:	1b89      	subs	r1, r1, r6
    3c12:	469a      	mov	sl, r3
    3c14:	e563      	b.n	36de <__aeabi_dadd+0x52>
    3c16:	0001      	movs	r1, r0
    3c18:	0015      	movs	r5, r2
    3c1a:	4664      	mov	r4, ip
    3c1c:	e55f      	b.n	36de <__aeabi_dadd+0x52>
    3c1e:	2200      	movs	r2, #0
    3c20:	2500      	movs	r5, #0
    3c22:	e57b      	b.n	371c <__aeabi_dadd+0x90>
    3c24:	2b00      	cmp	r3, #0
    3c26:	d03b      	beq.n	3ca0 <__aeabi_dadd+0x614>
    3c28:	0003      	movs	r3, r0
    3c2a:	4313      	orrs	r3, r2
    3c2c:	d015      	beq.n	3c5a <__aeabi_dadd+0x5ce>
    3c2e:	08ed      	lsrs	r5, r5, #3
    3c30:	074b      	lsls	r3, r1, #29
    3c32:	432b      	orrs	r3, r5
    3c34:	2580      	movs	r5, #128	; 0x80
    3c36:	08c9      	lsrs	r1, r1, #3
    3c38:	032d      	lsls	r5, r5, #12
    3c3a:	4229      	tst	r1, r5
    3c3c:	d007      	beq.n	3c4e <__aeabi_dadd+0x5c2>
    3c3e:	08c4      	lsrs	r4, r0, #3
    3c40:	422c      	tst	r4, r5
    3c42:	d104      	bne.n	3c4e <__aeabi_dadd+0x5c2>
    3c44:	0741      	lsls	r1, r0, #29
    3c46:	000b      	movs	r3, r1
    3c48:	0021      	movs	r1, r4
    3c4a:	08d2      	lsrs	r2, r2, #3
    3c4c:	4313      	orrs	r3, r2
    3c4e:	00c9      	lsls	r1, r1, #3
    3c50:	0f5a      	lsrs	r2, r3, #29
    3c52:	4311      	orrs	r1, r2
    3c54:	00dd      	lsls	r5, r3, #3
    3c56:	4c21      	ldr	r4, [pc, #132]	; (3cdc <__aeabi_dadd+0x650>)
    3c58:	e541      	b.n	36de <__aeabi_dadd+0x52>
    3c5a:	4c20      	ldr	r4, [pc, #128]	; (3cdc <__aeabi_dadd+0x650>)
    3c5c:	e53f      	b.n	36de <__aeabi_dadd+0x52>
    3c5e:	2000      	movs	r0, #0
    3c60:	e754      	b.n	3b0c <__aeabi_dadd+0x480>
    3c62:	2600      	movs	r6, #0
    3c64:	2500      	movs	r5, #0
    3c66:	e5d1      	b.n	380c <__aeabi_dadd+0x180>
    3c68:	0034      	movs	r4, r6
    3c6a:	000f      	movs	r7, r1
    3c6c:	3c20      	subs	r4, #32
    3c6e:	40e7      	lsrs	r7, r4
    3c70:	003c      	movs	r4, r7
    3c72:	2e20      	cmp	r6, #32
    3c74:	d02b      	beq.n	3cce <__aeabi_dadd+0x642>
    3c76:	2740      	movs	r7, #64	; 0x40
    3c78:	1bbe      	subs	r6, r7, r6
    3c7a:	40b1      	lsls	r1, r6
    3c7c:	430d      	orrs	r5, r1
    3c7e:	1e69      	subs	r1, r5, #1
    3c80:	418d      	sbcs	r5, r1
    3c82:	2100      	movs	r1, #0
    3c84:	432c      	orrs	r4, r5
    3c86:	e6bc      	b.n	3a02 <__aeabi_dadd+0x376>
    3c88:	2180      	movs	r1, #128	; 0x80
    3c8a:	2600      	movs	r6, #0
    3c8c:	0309      	lsls	r1, r1, #12
    3c8e:	4c13      	ldr	r4, [pc, #76]	; (3cdc <__aeabi_dadd+0x650>)
    3c90:	2500      	movs	r5, #0
    3c92:	e5bb      	b.n	380c <__aeabi_dadd+0x180>
    3c94:	430d      	orrs	r5, r1
    3c96:	1e69      	subs	r1, r5, #1
    3c98:	418d      	sbcs	r5, r1
    3c9a:	2100      	movs	r1, #0
    3c9c:	b2ed      	uxtb	r5, r5
    3c9e:	e769      	b.n	3b74 <__aeabi_dadd+0x4e8>
    3ca0:	0001      	movs	r1, r0
    3ca2:	0015      	movs	r5, r2
    3ca4:	4c0d      	ldr	r4, [pc, #52]	; (3cdc <__aeabi_dadd+0x650>)
    3ca6:	e51a      	b.n	36de <__aeabi_dadd+0x52>
    3ca8:	0001      	movs	r1, r0
    3caa:	0015      	movs	r5, r2
    3cac:	e517      	b.n	36de <__aeabi_dadd+0x52>
    3cae:	001c      	movs	r4, r3
    3cb0:	000f      	movs	r7, r1
    3cb2:	3c20      	subs	r4, #32
    3cb4:	40e7      	lsrs	r7, r4
    3cb6:	003c      	movs	r4, r7
    3cb8:	2b20      	cmp	r3, #32
    3cba:	d00c      	beq.n	3cd6 <__aeabi_dadd+0x64a>
    3cbc:	2740      	movs	r7, #64	; 0x40
    3cbe:	1afb      	subs	r3, r7, r3
    3cc0:	4099      	lsls	r1, r3
    3cc2:	430d      	orrs	r5, r1
    3cc4:	1e69      	subs	r1, r5, #1
    3cc6:	418d      	sbcs	r5, r1
    3cc8:	2100      	movs	r1, #0
    3cca:	4325      	orrs	r5, r4
    3ccc:	e752      	b.n	3b74 <__aeabi_dadd+0x4e8>
    3cce:	2100      	movs	r1, #0
    3cd0:	e7d4      	b.n	3c7c <__aeabi_dadd+0x5f0>
    3cd2:	001d      	movs	r5, r3
    3cd4:	e592      	b.n	37fc <__aeabi_dadd+0x170>
    3cd6:	2100      	movs	r1, #0
    3cd8:	e7f3      	b.n	3cc2 <__aeabi_dadd+0x636>
    3cda:	46c0      	nop			; (mov r8, r8)
    3cdc:	000007ff 	.word	0x000007ff
    3ce0:	ff7fffff 	.word	0xff7fffff

00003ce4 <__aeabi_ddiv>:
    3ce4:	b5f0      	push	{r4, r5, r6, r7, lr}
    3ce6:	4656      	mov	r6, sl
    3ce8:	464d      	mov	r5, r9
    3cea:	4644      	mov	r4, r8
    3cec:	465f      	mov	r7, fp
    3cee:	b4f0      	push	{r4, r5, r6, r7}
    3cf0:	001d      	movs	r5, r3
    3cf2:	030e      	lsls	r6, r1, #12
    3cf4:	004c      	lsls	r4, r1, #1
    3cf6:	0fcb      	lsrs	r3, r1, #31
    3cf8:	b087      	sub	sp, #28
    3cfa:	0007      	movs	r7, r0
    3cfc:	4692      	mov	sl, r2
    3cfe:	4681      	mov	r9, r0
    3d00:	0b36      	lsrs	r6, r6, #12
    3d02:	0d64      	lsrs	r4, r4, #21
    3d04:	4698      	mov	r8, r3
    3d06:	d06a      	beq.n	3dde <__aeabi_ddiv+0xfa>
    3d08:	4b6d      	ldr	r3, [pc, #436]	; (3ec0 <__aeabi_ddiv+0x1dc>)
    3d0a:	429c      	cmp	r4, r3
    3d0c:	d035      	beq.n	3d7a <__aeabi_ddiv+0x96>
    3d0e:	2280      	movs	r2, #128	; 0x80
    3d10:	0f43      	lsrs	r3, r0, #29
    3d12:	0412      	lsls	r2, r2, #16
    3d14:	4313      	orrs	r3, r2
    3d16:	00f6      	lsls	r6, r6, #3
    3d18:	431e      	orrs	r6, r3
    3d1a:	00c3      	lsls	r3, r0, #3
    3d1c:	4699      	mov	r9, r3
    3d1e:	4b69      	ldr	r3, [pc, #420]	; (3ec4 <__aeabi_ddiv+0x1e0>)
    3d20:	2700      	movs	r7, #0
    3d22:	469c      	mov	ip, r3
    3d24:	2300      	movs	r3, #0
    3d26:	4464      	add	r4, ip
    3d28:	9302      	str	r3, [sp, #8]
    3d2a:	032b      	lsls	r3, r5, #12
    3d2c:	0068      	lsls	r0, r5, #1
    3d2e:	0b1b      	lsrs	r3, r3, #12
    3d30:	0fed      	lsrs	r5, r5, #31
    3d32:	4651      	mov	r1, sl
    3d34:	469b      	mov	fp, r3
    3d36:	0d40      	lsrs	r0, r0, #21
    3d38:	9500      	str	r5, [sp, #0]
    3d3a:	d100      	bne.n	3d3e <__aeabi_ddiv+0x5a>
    3d3c:	e078      	b.n	3e30 <__aeabi_ddiv+0x14c>
    3d3e:	4b60      	ldr	r3, [pc, #384]	; (3ec0 <__aeabi_ddiv+0x1dc>)
    3d40:	4298      	cmp	r0, r3
    3d42:	d06c      	beq.n	3e1e <__aeabi_ddiv+0x13a>
    3d44:	465b      	mov	r3, fp
    3d46:	00da      	lsls	r2, r3, #3
    3d48:	0f4b      	lsrs	r3, r1, #29
    3d4a:	2180      	movs	r1, #128	; 0x80
    3d4c:	0409      	lsls	r1, r1, #16
    3d4e:	430b      	orrs	r3, r1
    3d50:	4313      	orrs	r3, r2
    3d52:	469b      	mov	fp, r3
    3d54:	4653      	mov	r3, sl
    3d56:	00d9      	lsls	r1, r3, #3
    3d58:	4b5a      	ldr	r3, [pc, #360]	; (3ec4 <__aeabi_ddiv+0x1e0>)
    3d5a:	469c      	mov	ip, r3
    3d5c:	2300      	movs	r3, #0
    3d5e:	4460      	add	r0, ip
    3d60:	4642      	mov	r2, r8
    3d62:	1a20      	subs	r0, r4, r0
    3d64:	406a      	eors	r2, r5
    3d66:	4692      	mov	sl, r2
    3d68:	9001      	str	r0, [sp, #4]
    3d6a:	431f      	orrs	r7, r3
    3d6c:	2f0f      	cmp	r7, #15
    3d6e:	d900      	bls.n	3d72 <__aeabi_ddiv+0x8e>
    3d70:	e0b0      	b.n	3ed4 <__aeabi_ddiv+0x1f0>
    3d72:	4855      	ldr	r0, [pc, #340]	; (3ec8 <__aeabi_ddiv+0x1e4>)
    3d74:	00bf      	lsls	r7, r7, #2
    3d76:	59c0      	ldr	r0, [r0, r7]
    3d78:	4687      	mov	pc, r0
    3d7a:	4337      	orrs	r7, r6
    3d7c:	d000      	beq.n	3d80 <__aeabi_ddiv+0x9c>
    3d7e:	e088      	b.n	3e92 <__aeabi_ddiv+0x1ae>
    3d80:	2300      	movs	r3, #0
    3d82:	4699      	mov	r9, r3
    3d84:	3302      	adds	r3, #2
    3d86:	2708      	movs	r7, #8
    3d88:	2600      	movs	r6, #0
    3d8a:	9302      	str	r3, [sp, #8]
    3d8c:	e7cd      	b.n	3d2a <__aeabi_ddiv+0x46>
    3d8e:	4643      	mov	r3, r8
    3d90:	46b3      	mov	fp, r6
    3d92:	4649      	mov	r1, r9
    3d94:	9300      	str	r3, [sp, #0]
    3d96:	9b02      	ldr	r3, [sp, #8]
    3d98:	9a00      	ldr	r2, [sp, #0]
    3d9a:	4692      	mov	sl, r2
    3d9c:	2b02      	cmp	r3, #2
    3d9e:	d000      	beq.n	3da2 <__aeabi_ddiv+0xbe>
    3da0:	e1bf      	b.n	4122 <__aeabi_ddiv+0x43e>
    3da2:	2100      	movs	r1, #0
    3da4:	4653      	mov	r3, sl
    3da6:	2201      	movs	r2, #1
    3da8:	2600      	movs	r6, #0
    3daa:	4689      	mov	r9, r1
    3dac:	401a      	ands	r2, r3
    3dae:	4b44      	ldr	r3, [pc, #272]	; (3ec0 <__aeabi_ddiv+0x1dc>)
    3db0:	2100      	movs	r1, #0
    3db2:	0336      	lsls	r6, r6, #12
    3db4:	0d0c      	lsrs	r4, r1, #20
    3db6:	0524      	lsls	r4, r4, #20
    3db8:	0b36      	lsrs	r6, r6, #12
    3dba:	4326      	orrs	r6, r4
    3dbc:	4c43      	ldr	r4, [pc, #268]	; (3ecc <__aeabi_ddiv+0x1e8>)
    3dbe:	051b      	lsls	r3, r3, #20
    3dc0:	4026      	ands	r6, r4
    3dc2:	431e      	orrs	r6, r3
    3dc4:	0076      	lsls	r6, r6, #1
    3dc6:	07d2      	lsls	r2, r2, #31
    3dc8:	0876      	lsrs	r6, r6, #1
    3dca:	4316      	orrs	r6, r2
    3dcc:	4648      	mov	r0, r9
    3dce:	0031      	movs	r1, r6
    3dd0:	b007      	add	sp, #28
    3dd2:	bc3c      	pop	{r2, r3, r4, r5}
    3dd4:	4690      	mov	r8, r2
    3dd6:	4699      	mov	r9, r3
    3dd8:	46a2      	mov	sl, r4
    3dda:	46ab      	mov	fp, r5
    3ddc:	bdf0      	pop	{r4, r5, r6, r7, pc}
    3dde:	0033      	movs	r3, r6
    3de0:	4303      	orrs	r3, r0
    3de2:	d04f      	beq.n	3e84 <__aeabi_ddiv+0x1a0>
    3de4:	2e00      	cmp	r6, #0
    3de6:	d100      	bne.n	3dea <__aeabi_ddiv+0x106>
    3de8:	e1bc      	b.n	4164 <__aeabi_ddiv+0x480>
    3dea:	0030      	movs	r0, r6
    3dec:	f001 f8cc 	bl	4f88 <__clzsi2>
    3df0:	0003      	movs	r3, r0
    3df2:	3b0b      	subs	r3, #11
    3df4:	2b1c      	cmp	r3, #28
    3df6:	dd00      	ble.n	3dfa <__aeabi_ddiv+0x116>
    3df8:	e1ad      	b.n	4156 <__aeabi_ddiv+0x472>
    3dfa:	221d      	movs	r2, #29
    3dfc:	0001      	movs	r1, r0
    3dfe:	1ad3      	subs	r3, r2, r3
    3e00:	3908      	subs	r1, #8
    3e02:	003a      	movs	r2, r7
    3e04:	408f      	lsls	r7, r1
    3e06:	408e      	lsls	r6, r1
    3e08:	40da      	lsrs	r2, r3
    3e0a:	46b9      	mov	r9, r7
    3e0c:	4316      	orrs	r6, r2
    3e0e:	4b30      	ldr	r3, [pc, #192]	; (3ed0 <__aeabi_ddiv+0x1ec>)
    3e10:	2700      	movs	r7, #0
    3e12:	469c      	mov	ip, r3
    3e14:	2300      	movs	r3, #0
    3e16:	4460      	add	r0, ip
    3e18:	4244      	negs	r4, r0
    3e1a:	9302      	str	r3, [sp, #8]
    3e1c:	e785      	b.n	3d2a <__aeabi_ddiv+0x46>
    3e1e:	4653      	mov	r3, sl
    3e20:	465a      	mov	r2, fp
    3e22:	4313      	orrs	r3, r2
    3e24:	d12c      	bne.n	3e80 <__aeabi_ddiv+0x19c>
    3e26:	2300      	movs	r3, #0
    3e28:	2100      	movs	r1, #0
    3e2a:	469b      	mov	fp, r3
    3e2c:	3302      	adds	r3, #2
    3e2e:	e797      	b.n	3d60 <__aeabi_ddiv+0x7c>
    3e30:	430b      	orrs	r3, r1
    3e32:	d020      	beq.n	3e76 <__aeabi_ddiv+0x192>
    3e34:	465b      	mov	r3, fp
    3e36:	2b00      	cmp	r3, #0
    3e38:	d100      	bne.n	3e3c <__aeabi_ddiv+0x158>
    3e3a:	e19e      	b.n	417a <__aeabi_ddiv+0x496>
    3e3c:	4658      	mov	r0, fp
    3e3e:	f001 f8a3 	bl	4f88 <__clzsi2>
    3e42:	0003      	movs	r3, r0
    3e44:	3b0b      	subs	r3, #11
    3e46:	2b1c      	cmp	r3, #28
    3e48:	dd00      	ble.n	3e4c <__aeabi_ddiv+0x168>
    3e4a:	e18f      	b.n	416c <__aeabi_ddiv+0x488>
    3e4c:	0002      	movs	r2, r0
    3e4e:	4659      	mov	r1, fp
    3e50:	3a08      	subs	r2, #8
    3e52:	4091      	lsls	r1, r2
    3e54:	468b      	mov	fp, r1
    3e56:	211d      	movs	r1, #29
    3e58:	1acb      	subs	r3, r1, r3
    3e5a:	4651      	mov	r1, sl
    3e5c:	40d9      	lsrs	r1, r3
    3e5e:	000b      	movs	r3, r1
    3e60:	4659      	mov	r1, fp
    3e62:	430b      	orrs	r3, r1
    3e64:	4651      	mov	r1, sl
    3e66:	469b      	mov	fp, r3
    3e68:	4091      	lsls	r1, r2
    3e6a:	4b19      	ldr	r3, [pc, #100]	; (3ed0 <__aeabi_ddiv+0x1ec>)
    3e6c:	469c      	mov	ip, r3
    3e6e:	4460      	add	r0, ip
    3e70:	4240      	negs	r0, r0
    3e72:	2300      	movs	r3, #0
    3e74:	e774      	b.n	3d60 <__aeabi_ddiv+0x7c>
    3e76:	2300      	movs	r3, #0
    3e78:	2100      	movs	r1, #0
    3e7a:	469b      	mov	fp, r3
    3e7c:	3301      	adds	r3, #1
    3e7e:	e76f      	b.n	3d60 <__aeabi_ddiv+0x7c>
    3e80:	2303      	movs	r3, #3
    3e82:	e76d      	b.n	3d60 <__aeabi_ddiv+0x7c>
    3e84:	2300      	movs	r3, #0
    3e86:	4699      	mov	r9, r3
    3e88:	3301      	adds	r3, #1
    3e8a:	2704      	movs	r7, #4
    3e8c:	2600      	movs	r6, #0
    3e8e:	9302      	str	r3, [sp, #8]
    3e90:	e74b      	b.n	3d2a <__aeabi_ddiv+0x46>
    3e92:	2303      	movs	r3, #3
    3e94:	270c      	movs	r7, #12
    3e96:	9302      	str	r3, [sp, #8]
    3e98:	e747      	b.n	3d2a <__aeabi_ddiv+0x46>
    3e9a:	2201      	movs	r2, #1
    3e9c:	1ad5      	subs	r5, r2, r3
    3e9e:	2d38      	cmp	r5, #56	; 0x38
    3ea0:	dc00      	bgt.n	3ea4 <__aeabi_ddiv+0x1c0>
    3ea2:	e1b0      	b.n	4206 <__aeabi_ddiv+0x522>
    3ea4:	4653      	mov	r3, sl
    3ea6:	401a      	ands	r2, r3
    3ea8:	2100      	movs	r1, #0
    3eaa:	2300      	movs	r3, #0
    3eac:	2600      	movs	r6, #0
    3eae:	4689      	mov	r9, r1
    3eb0:	e77e      	b.n	3db0 <__aeabi_ddiv+0xcc>
    3eb2:	2300      	movs	r3, #0
    3eb4:	2680      	movs	r6, #128	; 0x80
    3eb6:	4699      	mov	r9, r3
    3eb8:	2200      	movs	r2, #0
    3eba:	0336      	lsls	r6, r6, #12
    3ebc:	4b00      	ldr	r3, [pc, #0]	; (3ec0 <__aeabi_ddiv+0x1dc>)
    3ebe:	e777      	b.n	3db0 <__aeabi_ddiv+0xcc>
    3ec0:	000007ff 	.word	0x000007ff
    3ec4:	fffffc01 	.word	0xfffffc01
    3ec8:	00006618 	.word	0x00006618
    3ecc:	800fffff 	.word	0x800fffff
    3ed0:	000003f3 	.word	0x000003f3
    3ed4:	455e      	cmp	r6, fp
    3ed6:	d900      	bls.n	3eda <__aeabi_ddiv+0x1f6>
    3ed8:	e172      	b.n	41c0 <__aeabi_ddiv+0x4dc>
    3eda:	d100      	bne.n	3ede <__aeabi_ddiv+0x1fa>
    3edc:	e16d      	b.n	41ba <__aeabi_ddiv+0x4d6>
    3ede:	9b01      	ldr	r3, [sp, #4]
    3ee0:	464d      	mov	r5, r9
    3ee2:	3b01      	subs	r3, #1
    3ee4:	9301      	str	r3, [sp, #4]
    3ee6:	2300      	movs	r3, #0
    3ee8:	0034      	movs	r4, r6
    3eea:	9302      	str	r3, [sp, #8]
    3eec:	465b      	mov	r3, fp
    3eee:	021e      	lsls	r6, r3, #8
    3ef0:	0e0b      	lsrs	r3, r1, #24
    3ef2:	431e      	orrs	r6, r3
    3ef4:	020b      	lsls	r3, r1, #8
    3ef6:	9303      	str	r3, [sp, #12]
    3ef8:	0c33      	lsrs	r3, r6, #16
    3efa:	4699      	mov	r9, r3
    3efc:	0433      	lsls	r3, r6, #16
    3efe:	0c1b      	lsrs	r3, r3, #16
    3f00:	4649      	mov	r1, r9
    3f02:	0020      	movs	r0, r4
    3f04:	9300      	str	r3, [sp, #0]
    3f06:	f7ff fa1f 	bl	3348 <__aeabi_uidiv>
    3f0a:	9b00      	ldr	r3, [sp, #0]
    3f0c:	0037      	movs	r7, r6
    3f0e:	4343      	muls	r3, r0
    3f10:	0006      	movs	r6, r0
    3f12:	4649      	mov	r1, r9
    3f14:	0020      	movs	r0, r4
    3f16:	4698      	mov	r8, r3
    3f18:	f7ff fa9c 	bl	3454 <__aeabi_uidivmod>
    3f1c:	0c2c      	lsrs	r4, r5, #16
    3f1e:	0409      	lsls	r1, r1, #16
    3f20:	430c      	orrs	r4, r1
    3f22:	45a0      	cmp	r8, r4
    3f24:	d909      	bls.n	3f3a <__aeabi_ddiv+0x256>
    3f26:	19e4      	adds	r4, r4, r7
    3f28:	1e73      	subs	r3, r6, #1
    3f2a:	42a7      	cmp	r7, r4
    3f2c:	d900      	bls.n	3f30 <__aeabi_ddiv+0x24c>
    3f2e:	e15c      	b.n	41ea <__aeabi_ddiv+0x506>
    3f30:	45a0      	cmp	r8, r4
    3f32:	d800      	bhi.n	3f36 <__aeabi_ddiv+0x252>
    3f34:	e159      	b.n	41ea <__aeabi_ddiv+0x506>
    3f36:	3e02      	subs	r6, #2
    3f38:	19e4      	adds	r4, r4, r7
    3f3a:	4643      	mov	r3, r8
    3f3c:	1ae4      	subs	r4, r4, r3
    3f3e:	4649      	mov	r1, r9
    3f40:	0020      	movs	r0, r4
    3f42:	f7ff fa01 	bl	3348 <__aeabi_uidiv>
    3f46:	0003      	movs	r3, r0
    3f48:	9a00      	ldr	r2, [sp, #0]
    3f4a:	4680      	mov	r8, r0
    3f4c:	4353      	muls	r3, r2
    3f4e:	4649      	mov	r1, r9
    3f50:	0020      	movs	r0, r4
    3f52:	469b      	mov	fp, r3
    3f54:	f7ff fa7e 	bl	3454 <__aeabi_uidivmod>
    3f58:	042a      	lsls	r2, r5, #16
    3f5a:	0409      	lsls	r1, r1, #16
    3f5c:	0c12      	lsrs	r2, r2, #16
    3f5e:	430a      	orrs	r2, r1
    3f60:	4593      	cmp	fp, r2
    3f62:	d90d      	bls.n	3f80 <__aeabi_ddiv+0x29c>
    3f64:	4643      	mov	r3, r8
    3f66:	19d2      	adds	r2, r2, r7
    3f68:	3b01      	subs	r3, #1
    3f6a:	4297      	cmp	r7, r2
    3f6c:	d900      	bls.n	3f70 <__aeabi_ddiv+0x28c>
    3f6e:	e13a      	b.n	41e6 <__aeabi_ddiv+0x502>
    3f70:	4593      	cmp	fp, r2
    3f72:	d800      	bhi.n	3f76 <__aeabi_ddiv+0x292>
    3f74:	e137      	b.n	41e6 <__aeabi_ddiv+0x502>
    3f76:	2302      	movs	r3, #2
    3f78:	425b      	negs	r3, r3
    3f7a:	469c      	mov	ip, r3
    3f7c:	19d2      	adds	r2, r2, r7
    3f7e:	44e0      	add	r8, ip
    3f80:	465b      	mov	r3, fp
    3f82:	1ad2      	subs	r2, r2, r3
    3f84:	4643      	mov	r3, r8
    3f86:	0436      	lsls	r6, r6, #16
    3f88:	4333      	orrs	r3, r6
    3f8a:	469b      	mov	fp, r3
    3f8c:	9903      	ldr	r1, [sp, #12]
    3f8e:	0c18      	lsrs	r0, r3, #16
    3f90:	0c0b      	lsrs	r3, r1, #16
    3f92:	001d      	movs	r5, r3
    3f94:	9305      	str	r3, [sp, #20]
    3f96:	0409      	lsls	r1, r1, #16
    3f98:	465b      	mov	r3, fp
    3f9a:	0c09      	lsrs	r1, r1, #16
    3f9c:	000c      	movs	r4, r1
    3f9e:	041b      	lsls	r3, r3, #16
    3fa0:	0c1b      	lsrs	r3, r3, #16
    3fa2:	4344      	muls	r4, r0
    3fa4:	9104      	str	r1, [sp, #16]
    3fa6:	4359      	muls	r1, r3
    3fa8:	436b      	muls	r3, r5
    3faa:	4368      	muls	r0, r5
    3fac:	191b      	adds	r3, r3, r4
    3fae:	0c0d      	lsrs	r5, r1, #16
    3fb0:	18eb      	adds	r3, r5, r3
    3fb2:	429c      	cmp	r4, r3
    3fb4:	d903      	bls.n	3fbe <__aeabi_ddiv+0x2da>
    3fb6:	2480      	movs	r4, #128	; 0x80
    3fb8:	0264      	lsls	r4, r4, #9
    3fba:	46a4      	mov	ip, r4
    3fbc:	4460      	add	r0, ip
    3fbe:	0c1c      	lsrs	r4, r3, #16
    3fc0:	0409      	lsls	r1, r1, #16
    3fc2:	041b      	lsls	r3, r3, #16
    3fc4:	0c09      	lsrs	r1, r1, #16
    3fc6:	1820      	adds	r0, r4, r0
    3fc8:	185d      	adds	r5, r3, r1
    3fca:	4282      	cmp	r2, r0
    3fcc:	d200      	bcs.n	3fd0 <__aeabi_ddiv+0x2ec>
    3fce:	e0de      	b.n	418e <__aeabi_ddiv+0x4aa>
    3fd0:	d100      	bne.n	3fd4 <__aeabi_ddiv+0x2f0>
    3fd2:	e0d7      	b.n	4184 <__aeabi_ddiv+0x4a0>
    3fd4:	1a16      	subs	r6, r2, r0
    3fd6:	9b02      	ldr	r3, [sp, #8]
    3fd8:	469c      	mov	ip, r3
    3fda:	1b5d      	subs	r5, r3, r5
    3fdc:	45ac      	cmp	ip, r5
    3fde:	419b      	sbcs	r3, r3
    3fe0:	425b      	negs	r3, r3
    3fe2:	1af6      	subs	r6, r6, r3
    3fe4:	42b7      	cmp	r7, r6
    3fe6:	d100      	bne.n	3fea <__aeabi_ddiv+0x306>
    3fe8:	e106      	b.n	41f8 <__aeabi_ddiv+0x514>
    3fea:	4649      	mov	r1, r9
    3fec:	0030      	movs	r0, r6
    3fee:	f7ff f9ab 	bl	3348 <__aeabi_uidiv>
    3ff2:	9b00      	ldr	r3, [sp, #0]
    3ff4:	0004      	movs	r4, r0
    3ff6:	4343      	muls	r3, r0
    3ff8:	4649      	mov	r1, r9
    3ffa:	0030      	movs	r0, r6
    3ffc:	4698      	mov	r8, r3
    3ffe:	f7ff fa29 	bl	3454 <__aeabi_uidivmod>
    4002:	0c2e      	lsrs	r6, r5, #16
    4004:	0409      	lsls	r1, r1, #16
    4006:	430e      	orrs	r6, r1
    4008:	45b0      	cmp	r8, r6
    400a:	d909      	bls.n	4020 <__aeabi_ddiv+0x33c>
    400c:	19f6      	adds	r6, r6, r7
    400e:	1e63      	subs	r3, r4, #1
    4010:	42b7      	cmp	r7, r6
    4012:	d900      	bls.n	4016 <__aeabi_ddiv+0x332>
    4014:	e0f3      	b.n	41fe <__aeabi_ddiv+0x51a>
    4016:	45b0      	cmp	r8, r6
    4018:	d800      	bhi.n	401c <__aeabi_ddiv+0x338>
    401a:	e0f0      	b.n	41fe <__aeabi_ddiv+0x51a>
    401c:	3c02      	subs	r4, #2
    401e:	19f6      	adds	r6, r6, r7
    4020:	4643      	mov	r3, r8
    4022:	1af3      	subs	r3, r6, r3
    4024:	4649      	mov	r1, r9
    4026:	0018      	movs	r0, r3
    4028:	9302      	str	r3, [sp, #8]
    402a:	f7ff f98d 	bl	3348 <__aeabi_uidiv>
    402e:	9b00      	ldr	r3, [sp, #0]
    4030:	0006      	movs	r6, r0
    4032:	4343      	muls	r3, r0
    4034:	4649      	mov	r1, r9
    4036:	9802      	ldr	r0, [sp, #8]
    4038:	4698      	mov	r8, r3
    403a:	f7ff fa0b 	bl	3454 <__aeabi_uidivmod>
    403e:	042d      	lsls	r5, r5, #16
    4040:	0409      	lsls	r1, r1, #16
    4042:	0c2d      	lsrs	r5, r5, #16
    4044:	430d      	orrs	r5, r1
    4046:	45a8      	cmp	r8, r5
    4048:	d909      	bls.n	405e <__aeabi_ddiv+0x37a>
    404a:	19ed      	adds	r5, r5, r7
    404c:	1e73      	subs	r3, r6, #1
    404e:	42af      	cmp	r7, r5
    4050:	d900      	bls.n	4054 <__aeabi_ddiv+0x370>
    4052:	e0d6      	b.n	4202 <__aeabi_ddiv+0x51e>
    4054:	45a8      	cmp	r8, r5
    4056:	d800      	bhi.n	405a <__aeabi_ddiv+0x376>
    4058:	e0d3      	b.n	4202 <__aeabi_ddiv+0x51e>
    405a:	3e02      	subs	r6, #2
    405c:	19ed      	adds	r5, r5, r7
    405e:	0424      	lsls	r4, r4, #16
    4060:	0021      	movs	r1, r4
    4062:	4643      	mov	r3, r8
    4064:	4331      	orrs	r1, r6
    4066:	9e04      	ldr	r6, [sp, #16]
    4068:	9a05      	ldr	r2, [sp, #20]
    406a:	0030      	movs	r0, r6
    406c:	1aed      	subs	r5, r5, r3
    406e:	040b      	lsls	r3, r1, #16
    4070:	0c0c      	lsrs	r4, r1, #16
    4072:	0c1b      	lsrs	r3, r3, #16
    4074:	4358      	muls	r0, r3
    4076:	4366      	muls	r6, r4
    4078:	4353      	muls	r3, r2
    407a:	4354      	muls	r4, r2
    407c:	199a      	adds	r2, r3, r6
    407e:	0c03      	lsrs	r3, r0, #16
    4080:	189b      	adds	r3, r3, r2
    4082:	429e      	cmp	r6, r3
    4084:	d903      	bls.n	408e <__aeabi_ddiv+0x3aa>
    4086:	2280      	movs	r2, #128	; 0x80
    4088:	0252      	lsls	r2, r2, #9
    408a:	4694      	mov	ip, r2
    408c:	4464      	add	r4, ip
    408e:	0c1a      	lsrs	r2, r3, #16
    4090:	0400      	lsls	r0, r0, #16
    4092:	041b      	lsls	r3, r3, #16
    4094:	0c00      	lsrs	r0, r0, #16
    4096:	1914      	adds	r4, r2, r4
    4098:	181b      	adds	r3, r3, r0
    409a:	42a5      	cmp	r5, r4
    409c:	d350      	bcc.n	4140 <__aeabi_ddiv+0x45c>
    409e:	d04d      	beq.n	413c <__aeabi_ddiv+0x458>
    40a0:	2301      	movs	r3, #1
    40a2:	4319      	orrs	r1, r3
    40a4:	4a96      	ldr	r2, [pc, #600]	; (4300 <__aeabi_ddiv+0x61c>)
    40a6:	9b01      	ldr	r3, [sp, #4]
    40a8:	4694      	mov	ip, r2
    40aa:	4463      	add	r3, ip
    40ac:	2b00      	cmp	r3, #0
    40ae:	dc00      	bgt.n	40b2 <__aeabi_ddiv+0x3ce>
    40b0:	e6f3      	b.n	3e9a <__aeabi_ddiv+0x1b6>
    40b2:	074a      	lsls	r2, r1, #29
    40b4:	d009      	beq.n	40ca <__aeabi_ddiv+0x3e6>
    40b6:	220f      	movs	r2, #15
    40b8:	400a      	ands	r2, r1
    40ba:	2a04      	cmp	r2, #4
    40bc:	d005      	beq.n	40ca <__aeabi_ddiv+0x3e6>
    40be:	1d0a      	adds	r2, r1, #4
    40c0:	428a      	cmp	r2, r1
    40c2:	4189      	sbcs	r1, r1
    40c4:	4249      	negs	r1, r1
    40c6:	448b      	add	fp, r1
    40c8:	0011      	movs	r1, r2
    40ca:	465a      	mov	r2, fp
    40cc:	01d2      	lsls	r2, r2, #7
    40ce:	d508      	bpl.n	40e2 <__aeabi_ddiv+0x3fe>
    40d0:	465a      	mov	r2, fp
    40d2:	4b8c      	ldr	r3, [pc, #560]	; (4304 <__aeabi_ddiv+0x620>)
    40d4:	401a      	ands	r2, r3
    40d6:	4693      	mov	fp, r2
    40d8:	2280      	movs	r2, #128	; 0x80
    40da:	00d2      	lsls	r2, r2, #3
    40dc:	4694      	mov	ip, r2
    40de:	9b01      	ldr	r3, [sp, #4]
    40e0:	4463      	add	r3, ip
    40e2:	4a89      	ldr	r2, [pc, #548]	; (4308 <__aeabi_ddiv+0x624>)
    40e4:	4293      	cmp	r3, r2
    40e6:	dd00      	ble.n	40ea <__aeabi_ddiv+0x406>
    40e8:	e65b      	b.n	3da2 <__aeabi_ddiv+0xbe>
    40ea:	465a      	mov	r2, fp
    40ec:	08c9      	lsrs	r1, r1, #3
    40ee:	0750      	lsls	r0, r2, #29
    40f0:	4308      	orrs	r0, r1
    40f2:	0256      	lsls	r6, r2, #9
    40f4:	4651      	mov	r1, sl
    40f6:	2201      	movs	r2, #1
    40f8:	055b      	lsls	r3, r3, #21
    40fa:	4681      	mov	r9, r0
    40fc:	0b36      	lsrs	r6, r6, #12
    40fe:	0d5b      	lsrs	r3, r3, #21
    4100:	400a      	ands	r2, r1
    4102:	e655      	b.n	3db0 <__aeabi_ddiv+0xcc>
    4104:	2380      	movs	r3, #128	; 0x80
    4106:	031b      	lsls	r3, r3, #12
    4108:	421e      	tst	r6, r3
    410a:	d011      	beq.n	4130 <__aeabi_ddiv+0x44c>
    410c:	465a      	mov	r2, fp
    410e:	421a      	tst	r2, r3
    4110:	d10e      	bne.n	4130 <__aeabi_ddiv+0x44c>
    4112:	465e      	mov	r6, fp
    4114:	431e      	orrs	r6, r3
    4116:	0336      	lsls	r6, r6, #12
    4118:	0b36      	lsrs	r6, r6, #12
    411a:	002a      	movs	r2, r5
    411c:	4689      	mov	r9, r1
    411e:	4b7b      	ldr	r3, [pc, #492]	; (430c <__aeabi_ddiv+0x628>)
    4120:	e646      	b.n	3db0 <__aeabi_ddiv+0xcc>
    4122:	2b03      	cmp	r3, #3
    4124:	d100      	bne.n	4128 <__aeabi_ddiv+0x444>
    4126:	e0e1      	b.n	42ec <__aeabi_ddiv+0x608>
    4128:	2b01      	cmp	r3, #1
    412a:	d1bb      	bne.n	40a4 <__aeabi_ddiv+0x3c0>
    412c:	401a      	ands	r2, r3
    412e:	e6bb      	b.n	3ea8 <__aeabi_ddiv+0x1c4>
    4130:	431e      	orrs	r6, r3
    4132:	0336      	lsls	r6, r6, #12
    4134:	0b36      	lsrs	r6, r6, #12
    4136:	4642      	mov	r2, r8
    4138:	4b74      	ldr	r3, [pc, #464]	; (430c <__aeabi_ddiv+0x628>)
    413a:	e639      	b.n	3db0 <__aeabi_ddiv+0xcc>
    413c:	2b00      	cmp	r3, #0
    413e:	d0b1      	beq.n	40a4 <__aeabi_ddiv+0x3c0>
    4140:	197d      	adds	r5, r7, r5
    4142:	1e4a      	subs	r2, r1, #1
    4144:	42af      	cmp	r7, r5
    4146:	d952      	bls.n	41ee <__aeabi_ddiv+0x50a>
    4148:	0011      	movs	r1, r2
    414a:	42a5      	cmp	r5, r4
    414c:	d1a8      	bne.n	40a0 <__aeabi_ddiv+0x3bc>
    414e:	9a03      	ldr	r2, [sp, #12]
    4150:	429a      	cmp	r2, r3
    4152:	d1a5      	bne.n	40a0 <__aeabi_ddiv+0x3bc>
    4154:	e7a6      	b.n	40a4 <__aeabi_ddiv+0x3c0>
    4156:	0003      	movs	r3, r0
    4158:	003e      	movs	r6, r7
    415a:	3b28      	subs	r3, #40	; 0x28
    415c:	409e      	lsls	r6, r3
    415e:	2300      	movs	r3, #0
    4160:	4699      	mov	r9, r3
    4162:	e654      	b.n	3e0e <__aeabi_ddiv+0x12a>
    4164:	f000 ff10 	bl	4f88 <__clzsi2>
    4168:	3020      	adds	r0, #32
    416a:	e641      	b.n	3df0 <__aeabi_ddiv+0x10c>
    416c:	0003      	movs	r3, r0
    416e:	4652      	mov	r2, sl
    4170:	3b28      	subs	r3, #40	; 0x28
    4172:	409a      	lsls	r2, r3
    4174:	2100      	movs	r1, #0
    4176:	4693      	mov	fp, r2
    4178:	e677      	b.n	3e6a <__aeabi_ddiv+0x186>
    417a:	4650      	mov	r0, sl
    417c:	f000 ff04 	bl	4f88 <__clzsi2>
    4180:	3020      	adds	r0, #32
    4182:	e65e      	b.n	3e42 <__aeabi_ddiv+0x15e>
    4184:	9b02      	ldr	r3, [sp, #8]
    4186:	2600      	movs	r6, #0
    4188:	42ab      	cmp	r3, r5
    418a:	d300      	bcc.n	418e <__aeabi_ddiv+0x4aa>
    418c:	e723      	b.n	3fd6 <__aeabi_ddiv+0x2f2>
    418e:	9e03      	ldr	r6, [sp, #12]
    4190:	9902      	ldr	r1, [sp, #8]
    4192:	46b4      	mov	ip, r6
    4194:	4461      	add	r1, ip
    4196:	4688      	mov	r8, r1
    4198:	45b0      	cmp	r8, r6
    419a:	41b6      	sbcs	r6, r6
    419c:	465b      	mov	r3, fp
    419e:	4276      	negs	r6, r6
    41a0:	19f6      	adds	r6, r6, r7
    41a2:	18b2      	adds	r2, r6, r2
    41a4:	3b01      	subs	r3, #1
    41a6:	9102      	str	r1, [sp, #8]
    41a8:	4297      	cmp	r7, r2
    41aa:	d213      	bcs.n	41d4 <__aeabi_ddiv+0x4f0>
    41ac:	4290      	cmp	r0, r2
    41ae:	d84f      	bhi.n	4250 <__aeabi_ddiv+0x56c>
    41b0:	d100      	bne.n	41b4 <__aeabi_ddiv+0x4d0>
    41b2:	e08e      	b.n	42d2 <__aeabi_ddiv+0x5ee>
    41b4:	1a16      	subs	r6, r2, r0
    41b6:	469b      	mov	fp, r3
    41b8:	e70d      	b.n	3fd6 <__aeabi_ddiv+0x2f2>
    41ba:	4589      	cmp	r9, r1
    41bc:	d200      	bcs.n	41c0 <__aeabi_ddiv+0x4dc>
    41be:	e68e      	b.n	3ede <__aeabi_ddiv+0x1fa>
    41c0:	0874      	lsrs	r4, r6, #1
    41c2:	464b      	mov	r3, r9
    41c4:	07f6      	lsls	r6, r6, #31
    41c6:	0035      	movs	r5, r6
    41c8:	085b      	lsrs	r3, r3, #1
    41ca:	431d      	orrs	r5, r3
    41cc:	464b      	mov	r3, r9
    41ce:	07db      	lsls	r3, r3, #31
    41d0:	9302      	str	r3, [sp, #8]
    41d2:	e68b      	b.n	3eec <__aeabi_ddiv+0x208>
    41d4:	4297      	cmp	r7, r2
    41d6:	d1ed      	bne.n	41b4 <__aeabi_ddiv+0x4d0>
    41d8:	9903      	ldr	r1, [sp, #12]
    41da:	9c02      	ldr	r4, [sp, #8]
    41dc:	42a1      	cmp	r1, r4
    41de:	d9e5      	bls.n	41ac <__aeabi_ddiv+0x4c8>
    41e0:	1a3e      	subs	r6, r7, r0
    41e2:	469b      	mov	fp, r3
    41e4:	e6f7      	b.n	3fd6 <__aeabi_ddiv+0x2f2>
    41e6:	4698      	mov	r8, r3
    41e8:	e6ca      	b.n	3f80 <__aeabi_ddiv+0x29c>
    41ea:	001e      	movs	r6, r3
    41ec:	e6a5      	b.n	3f3a <__aeabi_ddiv+0x256>
    41ee:	42ac      	cmp	r4, r5
    41f0:	d83e      	bhi.n	4270 <__aeabi_ddiv+0x58c>
    41f2:	d074      	beq.n	42de <__aeabi_ddiv+0x5fa>
    41f4:	0011      	movs	r1, r2
    41f6:	e753      	b.n	40a0 <__aeabi_ddiv+0x3bc>
    41f8:	2101      	movs	r1, #1
    41fa:	4249      	negs	r1, r1
    41fc:	e752      	b.n	40a4 <__aeabi_ddiv+0x3c0>
    41fe:	001c      	movs	r4, r3
    4200:	e70e      	b.n	4020 <__aeabi_ddiv+0x33c>
    4202:	001e      	movs	r6, r3
    4204:	e72b      	b.n	405e <__aeabi_ddiv+0x37a>
    4206:	2d1f      	cmp	r5, #31
    4208:	dc3c      	bgt.n	4284 <__aeabi_ddiv+0x5a0>
    420a:	2320      	movs	r3, #32
    420c:	000a      	movs	r2, r1
    420e:	4658      	mov	r0, fp
    4210:	1b5b      	subs	r3, r3, r5
    4212:	4098      	lsls	r0, r3
    4214:	40ea      	lsrs	r2, r5
    4216:	4099      	lsls	r1, r3
    4218:	4302      	orrs	r2, r0
    421a:	1e48      	subs	r0, r1, #1
    421c:	4181      	sbcs	r1, r0
    421e:	465e      	mov	r6, fp
    4220:	4311      	orrs	r1, r2
    4222:	40ee      	lsrs	r6, r5
    4224:	074b      	lsls	r3, r1, #29
    4226:	d009      	beq.n	423c <__aeabi_ddiv+0x558>
    4228:	230f      	movs	r3, #15
    422a:	400b      	ands	r3, r1
    422c:	2b04      	cmp	r3, #4
    422e:	d005      	beq.n	423c <__aeabi_ddiv+0x558>
    4230:	000b      	movs	r3, r1
    4232:	1d19      	adds	r1, r3, #4
    4234:	4299      	cmp	r1, r3
    4236:	419b      	sbcs	r3, r3
    4238:	425b      	negs	r3, r3
    423a:	18f6      	adds	r6, r6, r3
    423c:	0233      	lsls	r3, r6, #8
    423e:	d53c      	bpl.n	42ba <__aeabi_ddiv+0x5d6>
    4240:	4653      	mov	r3, sl
    4242:	2201      	movs	r2, #1
    4244:	2100      	movs	r1, #0
    4246:	401a      	ands	r2, r3
    4248:	2600      	movs	r6, #0
    424a:	2301      	movs	r3, #1
    424c:	4689      	mov	r9, r1
    424e:	e5af      	b.n	3db0 <__aeabi_ddiv+0xcc>
    4250:	2302      	movs	r3, #2
    4252:	425b      	negs	r3, r3
    4254:	469c      	mov	ip, r3
    4256:	9c03      	ldr	r4, [sp, #12]
    4258:	44e3      	add	fp, ip
    425a:	46a4      	mov	ip, r4
    425c:	9b02      	ldr	r3, [sp, #8]
    425e:	4463      	add	r3, ip
    4260:	4698      	mov	r8, r3
    4262:	45a0      	cmp	r8, r4
    4264:	41b6      	sbcs	r6, r6
    4266:	4276      	negs	r6, r6
    4268:	19f6      	adds	r6, r6, r7
    426a:	9302      	str	r3, [sp, #8]
    426c:	18b2      	adds	r2, r6, r2
    426e:	e6b1      	b.n	3fd4 <__aeabi_ddiv+0x2f0>
    4270:	9803      	ldr	r0, [sp, #12]
    4272:	1e8a      	subs	r2, r1, #2
    4274:	0041      	lsls	r1, r0, #1
    4276:	4281      	cmp	r1, r0
    4278:	41b6      	sbcs	r6, r6
    427a:	4276      	negs	r6, r6
    427c:	19f6      	adds	r6, r6, r7
    427e:	19ad      	adds	r5, r5, r6
    4280:	9103      	str	r1, [sp, #12]
    4282:	e761      	b.n	4148 <__aeabi_ddiv+0x464>
    4284:	221f      	movs	r2, #31
    4286:	4252      	negs	r2, r2
    4288:	1ad3      	subs	r3, r2, r3
    428a:	465a      	mov	r2, fp
    428c:	40da      	lsrs	r2, r3
    428e:	0013      	movs	r3, r2
    4290:	2d20      	cmp	r5, #32
    4292:	d029      	beq.n	42e8 <__aeabi_ddiv+0x604>
    4294:	2240      	movs	r2, #64	; 0x40
    4296:	4658      	mov	r0, fp
    4298:	1b55      	subs	r5, r2, r5
    429a:	40a8      	lsls	r0, r5
    429c:	4301      	orrs	r1, r0
    429e:	1e48      	subs	r0, r1, #1
    42a0:	4181      	sbcs	r1, r0
    42a2:	2007      	movs	r0, #7
    42a4:	430b      	orrs	r3, r1
    42a6:	4018      	ands	r0, r3
    42a8:	2600      	movs	r6, #0
    42aa:	2800      	cmp	r0, #0
    42ac:	d009      	beq.n	42c2 <__aeabi_ddiv+0x5de>
    42ae:	220f      	movs	r2, #15
    42b0:	2600      	movs	r6, #0
    42b2:	401a      	ands	r2, r3
    42b4:	0019      	movs	r1, r3
    42b6:	2a04      	cmp	r2, #4
    42b8:	d1bb      	bne.n	4232 <__aeabi_ddiv+0x54e>
    42ba:	000b      	movs	r3, r1
    42bc:	0770      	lsls	r0, r6, #29
    42be:	0276      	lsls	r6, r6, #9
    42c0:	0b36      	lsrs	r6, r6, #12
    42c2:	08db      	lsrs	r3, r3, #3
    42c4:	4303      	orrs	r3, r0
    42c6:	4699      	mov	r9, r3
    42c8:	2201      	movs	r2, #1
    42ca:	4653      	mov	r3, sl
    42cc:	401a      	ands	r2, r3
    42ce:	2300      	movs	r3, #0
    42d0:	e56e      	b.n	3db0 <__aeabi_ddiv+0xcc>
    42d2:	9902      	ldr	r1, [sp, #8]
    42d4:	428d      	cmp	r5, r1
    42d6:	d8bb      	bhi.n	4250 <__aeabi_ddiv+0x56c>
    42d8:	469b      	mov	fp, r3
    42da:	2600      	movs	r6, #0
    42dc:	e67b      	b.n	3fd6 <__aeabi_ddiv+0x2f2>
    42de:	9803      	ldr	r0, [sp, #12]
    42e0:	4298      	cmp	r0, r3
    42e2:	d3c5      	bcc.n	4270 <__aeabi_ddiv+0x58c>
    42e4:	0011      	movs	r1, r2
    42e6:	e732      	b.n	414e <__aeabi_ddiv+0x46a>
    42e8:	2000      	movs	r0, #0
    42ea:	e7d7      	b.n	429c <__aeabi_ddiv+0x5b8>
    42ec:	2680      	movs	r6, #128	; 0x80
    42ee:	465b      	mov	r3, fp
    42f0:	0336      	lsls	r6, r6, #12
    42f2:	431e      	orrs	r6, r3
    42f4:	0336      	lsls	r6, r6, #12
    42f6:	0b36      	lsrs	r6, r6, #12
    42f8:	9a00      	ldr	r2, [sp, #0]
    42fa:	4689      	mov	r9, r1
    42fc:	4b03      	ldr	r3, [pc, #12]	; (430c <__aeabi_ddiv+0x628>)
    42fe:	e557      	b.n	3db0 <__aeabi_ddiv+0xcc>
    4300:	000003ff 	.word	0x000003ff
    4304:	feffffff 	.word	0xfeffffff
    4308:	000007fe 	.word	0x000007fe
    430c:	000007ff 	.word	0x000007ff

00004310 <__aeabi_dmul>:
    4310:	b5f0      	push	{r4, r5, r6, r7, lr}
    4312:	465f      	mov	r7, fp
    4314:	4656      	mov	r6, sl
    4316:	464d      	mov	r5, r9
    4318:	4644      	mov	r4, r8
    431a:	b4f0      	push	{r4, r5, r6, r7}
    431c:	030d      	lsls	r5, r1, #12
    431e:	4699      	mov	r9, r3
    4320:	004e      	lsls	r6, r1, #1
    4322:	0b2b      	lsrs	r3, r5, #12
    4324:	b087      	sub	sp, #28
    4326:	0007      	movs	r7, r0
    4328:	4692      	mov	sl, r2
    432a:	4680      	mov	r8, r0
    432c:	469b      	mov	fp, r3
    432e:	0d76      	lsrs	r6, r6, #21
    4330:	0fcc      	lsrs	r4, r1, #31
    4332:	2e00      	cmp	r6, #0
    4334:	d069      	beq.n	440a <__aeabi_dmul+0xfa>
    4336:	4b6d      	ldr	r3, [pc, #436]	; (44ec <__aeabi_dmul+0x1dc>)
    4338:	429e      	cmp	r6, r3
    433a:	d035      	beq.n	43a8 <__aeabi_dmul+0x98>
    433c:	465b      	mov	r3, fp
    433e:	2280      	movs	r2, #128	; 0x80
    4340:	00dd      	lsls	r5, r3, #3
    4342:	0412      	lsls	r2, r2, #16
    4344:	0f43      	lsrs	r3, r0, #29
    4346:	4313      	orrs	r3, r2
    4348:	432b      	orrs	r3, r5
    434a:	469b      	mov	fp, r3
    434c:	00c3      	lsls	r3, r0, #3
    434e:	4698      	mov	r8, r3
    4350:	4b67      	ldr	r3, [pc, #412]	; (44f0 <__aeabi_dmul+0x1e0>)
    4352:	2700      	movs	r7, #0
    4354:	469c      	mov	ip, r3
    4356:	2300      	movs	r3, #0
    4358:	4466      	add	r6, ip
    435a:	9301      	str	r3, [sp, #4]
    435c:	464a      	mov	r2, r9
    435e:	0315      	lsls	r5, r2, #12
    4360:	0050      	lsls	r0, r2, #1
    4362:	0fd2      	lsrs	r2, r2, #31
    4364:	4653      	mov	r3, sl
    4366:	0b2d      	lsrs	r5, r5, #12
    4368:	0d40      	lsrs	r0, r0, #21
    436a:	4691      	mov	r9, r2
    436c:	d100      	bne.n	4370 <__aeabi_dmul+0x60>
    436e:	e076      	b.n	445e <__aeabi_dmul+0x14e>
    4370:	4a5e      	ldr	r2, [pc, #376]	; (44ec <__aeabi_dmul+0x1dc>)
    4372:	4290      	cmp	r0, r2
    4374:	d06c      	beq.n	4450 <__aeabi_dmul+0x140>
    4376:	2280      	movs	r2, #128	; 0x80
    4378:	0f5b      	lsrs	r3, r3, #29
    437a:	0412      	lsls	r2, r2, #16
    437c:	4313      	orrs	r3, r2
    437e:	4a5c      	ldr	r2, [pc, #368]	; (44f0 <__aeabi_dmul+0x1e0>)
    4380:	00ed      	lsls	r5, r5, #3
    4382:	4694      	mov	ip, r2
    4384:	431d      	orrs	r5, r3
    4386:	4653      	mov	r3, sl
    4388:	2200      	movs	r2, #0
    438a:	00db      	lsls	r3, r3, #3
    438c:	4460      	add	r0, ip
    438e:	4649      	mov	r1, r9
    4390:	1836      	adds	r6, r6, r0
    4392:	1c70      	adds	r0, r6, #1
    4394:	4061      	eors	r1, r4
    4396:	9002      	str	r0, [sp, #8]
    4398:	4317      	orrs	r7, r2
    439a:	2f0f      	cmp	r7, #15
    439c:	d900      	bls.n	43a0 <__aeabi_dmul+0x90>
    439e:	e0af      	b.n	4500 <__aeabi_dmul+0x1f0>
    43a0:	4854      	ldr	r0, [pc, #336]	; (44f4 <__aeabi_dmul+0x1e4>)
    43a2:	00bf      	lsls	r7, r7, #2
    43a4:	59c7      	ldr	r7, [r0, r7]
    43a6:	46bf      	mov	pc, r7
    43a8:	465b      	mov	r3, fp
    43aa:	431f      	orrs	r7, r3
    43ac:	d000      	beq.n	43b0 <__aeabi_dmul+0xa0>
    43ae:	e088      	b.n	44c2 <__aeabi_dmul+0x1b2>
    43b0:	2300      	movs	r3, #0
    43b2:	469b      	mov	fp, r3
    43b4:	4698      	mov	r8, r3
    43b6:	3302      	adds	r3, #2
    43b8:	2708      	movs	r7, #8
    43ba:	9301      	str	r3, [sp, #4]
    43bc:	e7ce      	b.n	435c <__aeabi_dmul+0x4c>
    43be:	4649      	mov	r1, r9
    43c0:	2a02      	cmp	r2, #2
    43c2:	d06a      	beq.n	449a <__aeabi_dmul+0x18a>
    43c4:	2a03      	cmp	r2, #3
    43c6:	d100      	bne.n	43ca <__aeabi_dmul+0xba>
    43c8:	e209      	b.n	47de <__aeabi_dmul+0x4ce>
    43ca:	2a01      	cmp	r2, #1
    43cc:	d000      	beq.n	43d0 <__aeabi_dmul+0xc0>
    43ce:	e1bb      	b.n	4748 <__aeabi_dmul+0x438>
    43d0:	4011      	ands	r1, r2
    43d2:	2200      	movs	r2, #0
    43d4:	2300      	movs	r3, #0
    43d6:	2500      	movs	r5, #0
    43d8:	4690      	mov	r8, r2
    43da:	b2cc      	uxtb	r4, r1
    43dc:	2100      	movs	r1, #0
    43de:	032d      	lsls	r5, r5, #12
    43e0:	0d0a      	lsrs	r2, r1, #20
    43e2:	0512      	lsls	r2, r2, #20
    43e4:	0b2d      	lsrs	r5, r5, #12
    43e6:	4315      	orrs	r5, r2
    43e8:	4a43      	ldr	r2, [pc, #268]	; (44f8 <__aeabi_dmul+0x1e8>)
    43ea:	051b      	lsls	r3, r3, #20
    43ec:	4015      	ands	r5, r2
    43ee:	431d      	orrs	r5, r3
    43f0:	006d      	lsls	r5, r5, #1
    43f2:	07e4      	lsls	r4, r4, #31
    43f4:	086d      	lsrs	r5, r5, #1
    43f6:	4325      	orrs	r5, r4
    43f8:	4640      	mov	r0, r8
    43fa:	0029      	movs	r1, r5
    43fc:	b007      	add	sp, #28
    43fe:	bc3c      	pop	{r2, r3, r4, r5}
    4400:	4690      	mov	r8, r2
    4402:	4699      	mov	r9, r3
    4404:	46a2      	mov	sl, r4
    4406:	46ab      	mov	fp, r5
    4408:	bdf0      	pop	{r4, r5, r6, r7, pc}
    440a:	4303      	orrs	r3, r0
    440c:	d052      	beq.n	44b4 <__aeabi_dmul+0x1a4>
    440e:	465b      	mov	r3, fp
    4410:	2b00      	cmp	r3, #0
    4412:	d100      	bne.n	4416 <__aeabi_dmul+0x106>
    4414:	e18a      	b.n	472c <__aeabi_dmul+0x41c>
    4416:	4658      	mov	r0, fp
    4418:	f000 fdb6 	bl	4f88 <__clzsi2>
    441c:	0003      	movs	r3, r0
    441e:	3b0b      	subs	r3, #11
    4420:	2b1c      	cmp	r3, #28
    4422:	dd00      	ble.n	4426 <__aeabi_dmul+0x116>
    4424:	e17b      	b.n	471e <__aeabi_dmul+0x40e>
    4426:	221d      	movs	r2, #29
    4428:	1ad3      	subs	r3, r2, r3
    442a:	003a      	movs	r2, r7
    442c:	0001      	movs	r1, r0
    442e:	465d      	mov	r5, fp
    4430:	40da      	lsrs	r2, r3
    4432:	3908      	subs	r1, #8
    4434:	408d      	lsls	r5, r1
    4436:	0013      	movs	r3, r2
    4438:	408f      	lsls	r7, r1
    443a:	432b      	orrs	r3, r5
    443c:	469b      	mov	fp, r3
    443e:	46b8      	mov	r8, r7
    4440:	4b2e      	ldr	r3, [pc, #184]	; (44fc <__aeabi_dmul+0x1ec>)
    4442:	2700      	movs	r7, #0
    4444:	469c      	mov	ip, r3
    4446:	2300      	movs	r3, #0
    4448:	4460      	add	r0, ip
    444a:	4246      	negs	r6, r0
    444c:	9301      	str	r3, [sp, #4]
    444e:	e785      	b.n	435c <__aeabi_dmul+0x4c>
    4450:	4652      	mov	r2, sl
    4452:	432a      	orrs	r2, r5
    4454:	d12c      	bne.n	44b0 <__aeabi_dmul+0x1a0>
    4456:	2500      	movs	r5, #0
    4458:	2300      	movs	r3, #0
    445a:	2202      	movs	r2, #2
    445c:	e797      	b.n	438e <__aeabi_dmul+0x7e>
    445e:	4652      	mov	r2, sl
    4460:	432a      	orrs	r2, r5
    4462:	d021      	beq.n	44a8 <__aeabi_dmul+0x198>
    4464:	2d00      	cmp	r5, #0
    4466:	d100      	bne.n	446a <__aeabi_dmul+0x15a>
    4468:	e154      	b.n	4714 <__aeabi_dmul+0x404>
    446a:	0028      	movs	r0, r5
    446c:	f000 fd8c 	bl	4f88 <__clzsi2>
    4470:	0003      	movs	r3, r0
    4472:	3b0b      	subs	r3, #11
    4474:	2b1c      	cmp	r3, #28
    4476:	dd00      	ble.n	447a <__aeabi_dmul+0x16a>
    4478:	e146      	b.n	4708 <__aeabi_dmul+0x3f8>
    447a:	211d      	movs	r1, #29
    447c:	1acb      	subs	r3, r1, r3
    447e:	4651      	mov	r1, sl
    4480:	0002      	movs	r2, r0
    4482:	40d9      	lsrs	r1, r3
    4484:	4653      	mov	r3, sl
    4486:	3a08      	subs	r2, #8
    4488:	4095      	lsls	r5, r2
    448a:	4093      	lsls	r3, r2
    448c:	430d      	orrs	r5, r1
    448e:	4a1b      	ldr	r2, [pc, #108]	; (44fc <__aeabi_dmul+0x1ec>)
    4490:	4694      	mov	ip, r2
    4492:	4460      	add	r0, ip
    4494:	4240      	negs	r0, r0
    4496:	2200      	movs	r2, #0
    4498:	e779      	b.n	438e <__aeabi_dmul+0x7e>
    449a:	2401      	movs	r4, #1
    449c:	2200      	movs	r2, #0
    449e:	400c      	ands	r4, r1
    44a0:	4b12      	ldr	r3, [pc, #72]	; (44ec <__aeabi_dmul+0x1dc>)
    44a2:	2500      	movs	r5, #0
    44a4:	4690      	mov	r8, r2
    44a6:	e799      	b.n	43dc <__aeabi_dmul+0xcc>
    44a8:	2500      	movs	r5, #0
    44aa:	2300      	movs	r3, #0
    44ac:	2201      	movs	r2, #1
    44ae:	e76e      	b.n	438e <__aeabi_dmul+0x7e>
    44b0:	2203      	movs	r2, #3
    44b2:	e76c      	b.n	438e <__aeabi_dmul+0x7e>
    44b4:	2300      	movs	r3, #0
    44b6:	469b      	mov	fp, r3
    44b8:	4698      	mov	r8, r3
    44ba:	3301      	adds	r3, #1
    44bc:	2704      	movs	r7, #4
    44be:	9301      	str	r3, [sp, #4]
    44c0:	e74c      	b.n	435c <__aeabi_dmul+0x4c>
    44c2:	2303      	movs	r3, #3
    44c4:	270c      	movs	r7, #12
    44c6:	9301      	str	r3, [sp, #4]
    44c8:	e748      	b.n	435c <__aeabi_dmul+0x4c>
    44ca:	2300      	movs	r3, #0
    44cc:	2580      	movs	r5, #128	; 0x80
    44ce:	4698      	mov	r8, r3
    44d0:	2400      	movs	r4, #0
    44d2:	032d      	lsls	r5, r5, #12
    44d4:	4b05      	ldr	r3, [pc, #20]	; (44ec <__aeabi_dmul+0x1dc>)
    44d6:	e781      	b.n	43dc <__aeabi_dmul+0xcc>
    44d8:	465d      	mov	r5, fp
    44da:	4643      	mov	r3, r8
    44dc:	9a01      	ldr	r2, [sp, #4]
    44de:	e76f      	b.n	43c0 <__aeabi_dmul+0xb0>
    44e0:	465d      	mov	r5, fp
    44e2:	4643      	mov	r3, r8
    44e4:	0021      	movs	r1, r4
    44e6:	9a01      	ldr	r2, [sp, #4]
    44e8:	e76a      	b.n	43c0 <__aeabi_dmul+0xb0>
    44ea:	46c0      	nop			; (mov r8, r8)
    44ec:	000007ff 	.word	0x000007ff
    44f0:	fffffc01 	.word	0xfffffc01
    44f4:	00006658 	.word	0x00006658
    44f8:	800fffff 	.word	0x800fffff
    44fc:	000003f3 	.word	0x000003f3
    4500:	4642      	mov	r2, r8
    4502:	0c12      	lsrs	r2, r2, #16
    4504:	4691      	mov	r9, r2
    4506:	0c1a      	lsrs	r2, r3, #16
    4508:	4694      	mov	ip, r2
    450a:	4642      	mov	r2, r8
    450c:	0417      	lsls	r7, r2, #16
    450e:	464a      	mov	r2, r9
    4510:	041b      	lsls	r3, r3, #16
    4512:	0c1b      	lsrs	r3, r3, #16
    4514:	435a      	muls	r2, r3
    4516:	4660      	mov	r0, ip
    4518:	4690      	mov	r8, r2
    451a:	464a      	mov	r2, r9
    451c:	4342      	muls	r2, r0
    451e:	0010      	movs	r0, r2
    4520:	9203      	str	r2, [sp, #12]
    4522:	4662      	mov	r2, ip
    4524:	001c      	movs	r4, r3
    4526:	0c3f      	lsrs	r7, r7, #16
    4528:	437a      	muls	r2, r7
    452a:	437c      	muls	r4, r7
    452c:	4442      	add	r2, r8
    452e:	9201      	str	r2, [sp, #4]
    4530:	0c22      	lsrs	r2, r4, #16
    4532:	4692      	mov	sl, r2
    4534:	9a01      	ldr	r2, [sp, #4]
    4536:	4452      	add	r2, sl
    4538:	4590      	cmp	r8, r2
    453a:	d906      	bls.n	454a <__aeabi_dmul+0x23a>
    453c:	4682      	mov	sl, r0
    453e:	2080      	movs	r0, #128	; 0x80
    4540:	0240      	lsls	r0, r0, #9
    4542:	4680      	mov	r8, r0
    4544:	44c2      	add	sl, r8
    4546:	4650      	mov	r0, sl
    4548:	9003      	str	r0, [sp, #12]
    454a:	0c10      	lsrs	r0, r2, #16
    454c:	9004      	str	r0, [sp, #16]
    454e:	4648      	mov	r0, r9
    4550:	0424      	lsls	r4, r4, #16
    4552:	0c24      	lsrs	r4, r4, #16
    4554:	0412      	lsls	r2, r2, #16
    4556:	1912      	adds	r2, r2, r4
    4558:	9205      	str	r2, [sp, #20]
    455a:	0c2a      	lsrs	r2, r5, #16
    455c:	042d      	lsls	r5, r5, #16
    455e:	0c2d      	lsrs	r5, r5, #16
    4560:	4368      	muls	r0, r5
    4562:	002c      	movs	r4, r5
    4564:	4682      	mov	sl, r0
    4566:	4648      	mov	r0, r9
    4568:	437c      	muls	r4, r7
    456a:	4350      	muls	r0, r2
    456c:	4681      	mov	r9, r0
    456e:	0c20      	lsrs	r0, r4, #16
    4570:	4680      	mov	r8, r0
    4572:	4357      	muls	r7, r2
    4574:	4457      	add	r7, sl
    4576:	4447      	add	r7, r8
    4578:	45ba      	cmp	sl, r7
    457a:	d903      	bls.n	4584 <__aeabi_dmul+0x274>
    457c:	2080      	movs	r0, #128	; 0x80
    457e:	0240      	lsls	r0, r0, #9
    4580:	4680      	mov	r8, r0
    4582:	44c1      	add	r9, r8
    4584:	0c38      	lsrs	r0, r7, #16
    4586:	043f      	lsls	r7, r7, #16
    4588:	46b8      	mov	r8, r7
    458a:	4448      	add	r0, r9
    458c:	0424      	lsls	r4, r4, #16
    458e:	0c24      	lsrs	r4, r4, #16
    4590:	9001      	str	r0, [sp, #4]
    4592:	9804      	ldr	r0, [sp, #16]
    4594:	44a0      	add	r8, r4
    4596:	4440      	add	r0, r8
    4598:	9004      	str	r0, [sp, #16]
    459a:	4658      	mov	r0, fp
    459c:	0c00      	lsrs	r0, r0, #16
    459e:	4681      	mov	r9, r0
    45a0:	4658      	mov	r0, fp
    45a2:	0404      	lsls	r4, r0, #16
    45a4:	0c20      	lsrs	r0, r4, #16
    45a6:	4682      	mov	sl, r0
    45a8:	0007      	movs	r7, r0
    45aa:	4648      	mov	r0, r9
    45ac:	435f      	muls	r7, r3
    45ae:	464c      	mov	r4, r9
    45b0:	4343      	muls	r3, r0
    45b2:	4660      	mov	r0, ip
    45b4:	4360      	muls	r0, r4
    45b6:	4664      	mov	r4, ip
    45b8:	4683      	mov	fp, r0
    45ba:	4650      	mov	r0, sl
    45bc:	4344      	muls	r4, r0
    45be:	0c38      	lsrs	r0, r7, #16
    45c0:	4684      	mov	ip, r0
    45c2:	18e4      	adds	r4, r4, r3
    45c4:	4464      	add	r4, ip
    45c6:	42a3      	cmp	r3, r4
    45c8:	d903      	bls.n	45d2 <__aeabi_dmul+0x2c2>
    45ca:	2380      	movs	r3, #128	; 0x80
    45cc:	025b      	lsls	r3, r3, #9
    45ce:	469c      	mov	ip, r3
    45d0:	44e3      	add	fp, ip
    45d2:	4648      	mov	r0, r9
    45d4:	043f      	lsls	r7, r7, #16
    45d6:	0c23      	lsrs	r3, r4, #16
    45d8:	0c3f      	lsrs	r7, r7, #16
    45da:	0424      	lsls	r4, r4, #16
    45dc:	19e4      	adds	r4, r4, r7
    45de:	4657      	mov	r7, sl
    45e0:	4368      	muls	r0, r5
    45e2:	436f      	muls	r7, r5
    45e4:	4684      	mov	ip, r0
    45e6:	464d      	mov	r5, r9
    45e8:	4650      	mov	r0, sl
    45ea:	4355      	muls	r5, r2
    45ec:	4342      	muls	r2, r0
    45ee:	0c38      	lsrs	r0, r7, #16
    45f0:	4681      	mov	r9, r0
    45f2:	4462      	add	r2, ip
    45f4:	444a      	add	r2, r9
    45f6:	445b      	add	r3, fp
    45f8:	4594      	cmp	ip, r2
    45fa:	d903      	bls.n	4604 <__aeabi_dmul+0x2f4>
    45fc:	2080      	movs	r0, #128	; 0x80
    45fe:	0240      	lsls	r0, r0, #9
    4600:	4684      	mov	ip, r0
    4602:	4465      	add	r5, ip
    4604:	9803      	ldr	r0, [sp, #12]
    4606:	043f      	lsls	r7, r7, #16
    4608:	4683      	mov	fp, r0
    460a:	9804      	ldr	r0, [sp, #16]
    460c:	0c3f      	lsrs	r7, r7, #16
    460e:	4684      	mov	ip, r0
    4610:	44e3      	add	fp, ip
    4612:	45c3      	cmp	fp, r8
    4614:	4180      	sbcs	r0, r0
    4616:	4240      	negs	r0, r0
    4618:	4682      	mov	sl, r0
    461a:	0410      	lsls	r0, r2, #16
    461c:	4684      	mov	ip, r0
    461e:	9801      	ldr	r0, [sp, #4]
    4620:	4467      	add	r7, ip
    4622:	4684      	mov	ip, r0
    4624:	4467      	add	r7, ip
    4626:	44a3      	add	fp, r4
    4628:	46bc      	mov	ip, r7
    462a:	45a3      	cmp	fp, r4
    462c:	41a4      	sbcs	r4, r4
    462e:	4699      	mov	r9, r3
    4630:	44d4      	add	ip, sl
    4632:	4264      	negs	r4, r4
    4634:	4287      	cmp	r7, r0
    4636:	41bf      	sbcs	r7, r7
    4638:	45d4      	cmp	ip, sl
    463a:	4180      	sbcs	r0, r0
    463c:	44e1      	add	r9, ip
    463e:	46a0      	mov	r8, r4
    4640:	4599      	cmp	r9, r3
    4642:	419b      	sbcs	r3, r3
    4644:	427f      	negs	r7, r7
    4646:	4240      	negs	r0, r0
    4648:	44c8      	add	r8, r9
    464a:	4307      	orrs	r7, r0
    464c:	0c12      	lsrs	r2, r2, #16
    464e:	18ba      	adds	r2, r7, r2
    4650:	45a0      	cmp	r8, r4
    4652:	41a4      	sbcs	r4, r4
    4654:	425f      	negs	r7, r3
    4656:	003b      	movs	r3, r7
    4658:	4264      	negs	r4, r4
    465a:	4323      	orrs	r3, r4
    465c:	18d7      	adds	r7, r2, r3
    465e:	4643      	mov	r3, r8
    4660:	197d      	adds	r5, r7, r5
    4662:	0ddb      	lsrs	r3, r3, #23
    4664:	026d      	lsls	r5, r5, #9
    4666:	431d      	orrs	r5, r3
    4668:	465b      	mov	r3, fp
    466a:	025a      	lsls	r2, r3, #9
    466c:	9b05      	ldr	r3, [sp, #20]
    466e:	431a      	orrs	r2, r3
    4670:	1e53      	subs	r3, r2, #1
    4672:	419a      	sbcs	r2, r3
    4674:	465b      	mov	r3, fp
    4676:	0ddb      	lsrs	r3, r3, #23
    4678:	431a      	orrs	r2, r3
    467a:	4643      	mov	r3, r8
    467c:	025b      	lsls	r3, r3, #9
    467e:	4313      	orrs	r3, r2
    4680:	01ea      	lsls	r2, r5, #7
    4682:	d507      	bpl.n	4694 <__aeabi_dmul+0x384>
    4684:	2201      	movs	r2, #1
    4686:	085c      	lsrs	r4, r3, #1
    4688:	4013      	ands	r3, r2
    468a:	4323      	orrs	r3, r4
    468c:	07ea      	lsls	r2, r5, #31
    468e:	9e02      	ldr	r6, [sp, #8]
    4690:	4313      	orrs	r3, r2
    4692:	086d      	lsrs	r5, r5, #1
    4694:	4a57      	ldr	r2, [pc, #348]	; (47f4 <__aeabi_dmul+0x4e4>)
    4696:	18b2      	adds	r2, r6, r2
    4698:	2a00      	cmp	r2, #0
    469a:	dd4b      	ble.n	4734 <__aeabi_dmul+0x424>
    469c:	0758      	lsls	r0, r3, #29
    469e:	d009      	beq.n	46b4 <__aeabi_dmul+0x3a4>
    46a0:	200f      	movs	r0, #15
    46a2:	4018      	ands	r0, r3
    46a4:	2804      	cmp	r0, #4
    46a6:	d005      	beq.n	46b4 <__aeabi_dmul+0x3a4>
    46a8:	1d18      	adds	r0, r3, #4
    46aa:	4298      	cmp	r0, r3
    46ac:	419b      	sbcs	r3, r3
    46ae:	425b      	negs	r3, r3
    46b0:	18ed      	adds	r5, r5, r3
    46b2:	0003      	movs	r3, r0
    46b4:	01e8      	lsls	r0, r5, #7
    46b6:	d504      	bpl.n	46c2 <__aeabi_dmul+0x3b2>
    46b8:	4a4f      	ldr	r2, [pc, #316]	; (47f8 <__aeabi_dmul+0x4e8>)
    46ba:	4015      	ands	r5, r2
    46bc:	2280      	movs	r2, #128	; 0x80
    46be:	00d2      	lsls	r2, r2, #3
    46c0:	18b2      	adds	r2, r6, r2
    46c2:	484e      	ldr	r0, [pc, #312]	; (47fc <__aeabi_dmul+0x4ec>)
    46c4:	4282      	cmp	r2, r0
    46c6:	dd00      	ble.n	46ca <__aeabi_dmul+0x3ba>
    46c8:	e6e7      	b.n	449a <__aeabi_dmul+0x18a>
    46ca:	2401      	movs	r4, #1
    46cc:	08db      	lsrs	r3, r3, #3
    46ce:	0768      	lsls	r0, r5, #29
    46d0:	4318      	orrs	r0, r3
    46d2:	026d      	lsls	r5, r5, #9
    46d4:	0553      	lsls	r3, r2, #21
    46d6:	4680      	mov	r8, r0
    46d8:	0b2d      	lsrs	r5, r5, #12
    46da:	0d5b      	lsrs	r3, r3, #21
    46dc:	400c      	ands	r4, r1
    46de:	e67d      	b.n	43dc <__aeabi_dmul+0xcc>
    46e0:	2280      	movs	r2, #128	; 0x80
    46e2:	4659      	mov	r1, fp
    46e4:	0312      	lsls	r2, r2, #12
    46e6:	4211      	tst	r1, r2
    46e8:	d008      	beq.n	46fc <__aeabi_dmul+0x3ec>
    46ea:	4215      	tst	r5, r2
    46ec:	d106      	bne.n	46fc <__aeabi_dmul+0x3ec>
    46ee:	4315      	orrs	r5, r2
    46f0:	032d      	lsls	r5, r5, #12
    46f2:	4698      	mov	r8, r3
    46f4:	0b2d      	lsrs	r5, r5, #12
    46f6:	464c      	mov	r4, r9
    46f8:	4b41      	ldr	r3, [pc, #260]	; (4800 <__aeabi_dmul+0x4f0>)
    46fa:	e66f      	b.n	43dc <__aeabi_dmul+0xcc>
    46fc:	465d      	mov	r5, fp
    46fe:	4315      	orrs	r5, r2
    4700:	032d      	lsls	r5, r5, #12
    4702:	0b2d      	lsrs	r5, r5, #12
    4704:	4b3e      	ldr	r3, [pc, #248]	; (4800 <__aeabi_dmul+0x4f0>)
    4706:	e669      	b.n	43dc <__aeabi_dmul+0xcc>
    4708:	0003      	movs	r3, r0
    470a:	4655      	mov	r5, sl
    470c:	3b28      	subs	r3, #40	; 0x28
    470e:	409d      	lsls	r5, r3
    4710:	2300      	movs	r3, #0
    4712:	e6bc      	b.n	448e <__aeabi_dmul+0x17e>
    4714:	4650      	mov	r0, sl
    4716:	f000 fc37 	bl	4f88 <__clzsi2>
    471a:	3020      	adds	r0, #32
    471c:	e6a8      	b.n	4470 <__aeabi_dmul+0x160>
    471e:	0003      	movs	r3, r0
    4720:	3b28      	subs	r3, #40	; 0x28
    4722:	409f      	lsls	r7, r3
    4724:	2300      	movs	r3, #0
    4726:	46bb      	mov	fp, r7
    4728:	4698      	mov	r8, r3
    472a:	e689      	b.n	4440 <__aeabi_dmul+0x130>
    472c:	f000 fc2c 	bl	4f88 <__clzsi2>
    4730:	3020      	adds	r0, #32
    4732:	e673      	b.n	441c <__aeabi_dmul+0x10c>
    4734:	2401      	movs	r4, #1
    4736:	1aa6      	subs	r6, r4, r2
    4738:	2e38      	cmp	r6, #56	; 0x38
    473a:	dd07      	ble.n	474c <__aeabi_dmul+0x43c>
    473c:	2200      	movs	r2, #0
    473e:	400c      	ands	r4, r1
    4740:	2300      	movs	r3, #0
    4742:	2500      	movs	r5, #0
    4744:	4690      	mov	r8, r2
    4746:	e649      	b.n	43dc <__aeabi_dmul+0xcc>
    4748:	9e02      	ldr	r6, [sp, #8]
    474a:	e7a3      	b.n	4694 <__aeabi_dmul+0x384>
    474c:	2e1f      	cmp	r6, #31
    474e:	dc20      	bgt.n	4792 <__aeabi_dmul+0x482>
    4750:	2220      	movs	r2, #32
    4752:	002c      	movs	r4, r5
    4754:	0018      	movs	r0, r3
    4756:	1b92      	subs	r2, r2, r6
    4758:	40f0      	lsrs	r0, r6
    475a:	4094      	lsls	r4, r2
    475c:	4093      	lsls	r3, r2
    475e:	4304      	orrs	r4, r0
    4760:	1e58      	subs	r0, r3, #1
    4762:	4183      	sbcs	r3, r0
    4764:	431c      	orrs	r4, r3
    4766:	40f5      	lsrs	r5, r6
    4768:	0763      	lsls	r3, r4, #29
    476a:	d009      	beq.n	4780 <__aeabi_dmul+0x470>
    476c:	230f      	movs	r3, #15
    476e:	4023      	ands	r3, r4
    4770:	2b04      	cmp	r3, #4
    4772:	d005      	beq.n	4780 <__aeabi_dmul+0x470>
    4774:	0023      	movs	r3, r4
    4776:	1d1c      	adds	r4, r3, #4
    4778:	429c      	cmp	r4, r3
    477a:	4192      	sbcs	r2, r2
    477c:	4252      	negs	r2, r2
    477e:	18ad      	adds	r5, r5, r2
    4780:	022b      	lsls	r3, r5, #8
    4782:	d51f      	bpl.n	47c4 <__aeabi_dmul+0x4b4>
    4784:	2401      	movs	r4, #1
    4786:	2200      	movs	r2, #0
    4788:	400c      	ands	r4, r1
    478a:	2301      	movs	r3, #1
    478c:	2500      	movs	r5, #0
    478e:	4690      	mov	r8, r2
    4790:	e624      	b.n	43dc <__aeabi_dmul+0xcc>
    4792:	201f      	movs	r0, #31
    4794:	002c      	movs	r4, r5
    4796:	4240      	negs	r0, r0
    4798:	1a82      	subs	r2, r0, r2
    479a:	40d4      	lsrs	r4, r2
    479c:	2e20      	cmp	r6, #32
    479e:	d01c      	beq.n	47da <__aeabi_dmul+0x4ca>
    47a0:	2240      	movs	r2, #64	; 0x40
    47a2:	1b96      	subs	r6, r2, r6
    47a4:	40b5      	lsls	r5, r6
    47a6:	432b      	orrs	r3, r5
    47a8:	1e58      	subs	r0, r3, #1
    47aa:	4183      	sbcs	r3, r0
    47ac:	2007      	movs	r0, #7
    47ae:	4323      	orrs	r3, r4
    47b0:	4018      	ands	r0, r3
    47b2:	2500      	movs	r5, #0
    47b4:	2800      	cmp	r0, #0
    47b6:	d009      	beq.n	47cc <__aeabi_dmul+0x4bc>
    47b8:	220f      	movs	r2, #15
    47ba:	2500      	movs	r5, #0
    47bc:	401a      	ands	r2, r3
    47be:	001c      	movs	r4, r3
    47c0:	2a04      	cmp	r2, #4
    47c2:	d1d8      	bne.n	4776 <__aeabi_dmul+0x466>
    47c4:	0023      	movs	r3, r4
    47c6:	0768      	lsls	r0, r5, #29
    47c8:	026d      	lsls	r5, r5, #9
    47ca:	0b2d      	lsrs	r5, r5, #12
    47cc:	2401      	movs	r4, #1
    47ce:	08db      	lsrs	r3, r3, #3
    47d0:	4303      	orrs	r3, r0
    47d2:	4698      	mov	r8, r3
    47d4:	400c      	ands	r4, r1
    47d6:	2300      	movs	r3, #0
    47d8:	e600      	b.n	43dc <__aeabi_dmul+0xcc>
    47da:	2500      	movs	r5, #0
    47dc:	e7e3      	b.n	47a6 <__aeabi_dmul+0x496>
    47de:	2280      	movs	r2, #128	; 0x80
    47e0:	2401      	movs	r4, #1
    47e2:	0312      	lsls	r2, r2, #12
    47e4:	4315      	orrs	r5, r2
    47e6:	032d      	lsls	r5, r5, #12
    47e8:	4698      	mov	r8, r3
    47ea:	0b2d      	lsrs	r5, r5, #12
    47ec:	400c      	ands	r4, r1
    47ee:	4b04      	ldr	r3, [pc, #16]	; (4800 <__aeabi_dmul+0x4f0>)
    47f0:	e5f4      	b.n	43dc <__aeabi_dmul+0xcc>
    47f2:	46c0      	nop			; (mov r8, r8)
    47f4:	000003ff 	.word	0x000003ff
    47f8:	feffffff 	.word	0xfeffffff
    47fc:	000007fe 	.word	0x000007fe
    4800:	000007ff 	.word	0x000007ff

00004804 <__aeabi_dsub>:
    4804:	b5f0      	push	{r4, r5, r6, r7, lr}
    4806:	4657      	mov	r7, sl
    4808:	464e      	mov	r6, r9
    480a:	4645      	mov	r5, r8
    480c:	b4e0      	push	{r5, r6, r7}
    480e:	000e      	movs	r6, r1
    4810:	0011      	movs	r1, r2
    4812:	0ff2      	lsrs	r2, r6, #31
    4814:	4692      	mov	sl, r2
    4816:	00c5      	lsls	r5, r0, #3
    4818:	0f42      	lsrs	r2, r0, #29
    481a:	0318      	lsls	r0, r3, #12
    481c:	0337      	lsls	r7, r6, #12
    481e:	0074      	lsls	r4, r6, #1
    4820:	0a40      	lsrs	r0, r0, #9
    4822:	0f4e      	lsrs	r6, r1, #29
    4824:	0a7f      	lsrs	r7, r7, #9
    4826:	4330      	orrs	r0, r6
    4828:	4ecf      	ldr	r6, [pc, #828]	; (4b68 <__aeabi_dsub+0x364>)
    482a:	4317      	orrs	r7, r2
    482c:	005a      	lsls	r2, r3, #1
    482e:	0d64      	lsrs	r4, r4, #21
    4830:	0d52      	lsrs	r2, r2, #21
    4832:	0fdb      	lsrs	r3, r3, #31
    4834:	00c9      	lsls	r1, r1, #3
    4836:	42b2      	cmp	r2, r6
    4838:	d100      	bne.n	483c <__aeabi_dsub+0x38>
    483a:	e0e5      	b.n	4a08 <__aeabi_dsub+0x204>
    483c:	2601      	movs	r6, #1
    483e:	4073      	eors	r3, r6
    4840:	1aa6      	subs	r6, r4, r2
    4842:	46b4      	mov	ip, r6
    4844:	4553      	cmp	r3, sl
    4846:	d100      	bne.n	484a <__aeabi_dsub+0x46>
    4848:	e0af      	b.n	49aa <__aeabi_dsub+0x1a6>
    484a:	2e00      	cmp	r6, #0
    484c:	dc00      	bgt.n	4850 <__aeabi_dsub+0x4c>
    484e:	e10d      	b.n	4a6c <__aeabi_dsub+0x268>
    4850:	2a00      	cmp	r2, #0
    4852:	d13a      	bne.n	48ca <__aeabi_dsub+0xc6>
    4854:	0003      	movs	r3, r0
    4856:	430b      	orrs	r3, r1
    4858:	d000      	beq.n	485c <__aeabi_dsub+0x58>
    485a:	e0e4      	b.n	4a26 <__aeabi_dsub+0x222>
    485c:	076b      	lsls	r3, r5, #29
    485e:	d009      	beq.n	4874 <__aeabi_dsub+0x70>
    4860:	230f      	movs	r3, #15
    4862:	402b      	ands	r3, r5
    4864:	2b04      	cmp	r3, #4
    4866:	d005      	beq.n	4874 <__aeabi_dsub+0x70>
    4868:	1d2b      	adds	r3, r5, #4
    486a:	42ab      	cmp	r3, r5
    486c:	41ad      	sbcs	r5, r5
    486e:	426d      	negs	r5, r5
    4870:	197f      	adds	r7, r7, r5
    4872:	001d      	movs	r5, r3
    4874:	023b      	lsls	r3, r7, #8
    4876:	d400      	bmi.n	487a <__aeabi_dsub+0x76>
    4878:	e088      	b.n	498c <__aeabi_dsub+0x188>
    487a:	4bbb      	ldr	r3, [pc, #748]	; (4b68 <__aeabi_dsub+0x364>)
    487c:	3401      	adds	r4, #1
    487e:	429c      	cmp	r4, r3
    4880:	d100      	bne.n	4884 <__aeabi_dsub+0x80>
    4882:	e110      	b.n	4aa6 <__aeabi_dsub+0x2a2>
    4884:	003a      	movs	r2, r7
    4886:	4bb9      	ldr	r3, [pc, #740]	; (4b6c <__aeabi_dsub+0x368>)
    4888:	4651      	mov	r1, sl
    488a:	401a      	ands	r2, r3
    488c:	2301      	movs	r3, #1
    488e:	0750      	lsls	r0, r2, #29
    4890:	08ed      	lsrs	r5, r5, #3
    4892:	0252      	lsls	r2, r2, #9
    4894:	0564      	lsls	r4, r4, #21
    4896:	4305      	orrs	r5, r0
    4898:	0b12      	lsrs	r2, r2, #12
    489a:	0d64      	lsrs	r4, r4, #21
    489c:	400b      	ands	r3, r1
    489e:	2100      	movs	r1, #0
    48a0:	0028      	movs	r0, r5
    48a2:	0312      	lsls	r2, r2, #12
    48a4:	0d0d      	lsrs	r5, r1, #20
    48a6:	0b12      	lsrs	r2, r2, #12
    48a8:	0564      	lsls	r4, r4, #21
    48aa:	052d      	lsls	r5, r5, #20
    48ac:	4315      	orrs	r5, r2
    48ae:	0862      	lsrs	r2, r4, #1
    48b0:	4caf      	ldr	r4, [pc, #700]	; (4b70 <__aeabi_dsub+0x36c>)
    48b2:	07db      	lsls	r3, r3, #31
    48b4:	402c      	ands	r4, r5
    48b6:	4314      	orrs	r4, r2
    48b8:	0064      	lsls	r4, r4, #1
    48ba:	0864      	lsrs	r4, r4, #1
    48bc:	431c      	orrs	r4, r3
    48be:	0021      	movs	r1, r4
    48c0:	bc1c      	pop	{r2, r3, r4}
    48c2:	4690      	mov	r8, r2
    48c4:	4699      	mov	r9, r3
    48c6:	46a2      	mov	sl, r4
    48c8:	bdf0      	pop	{r4, r5, r6, r7, pc}
    48ca:	4ba7      	ldr	r3, [pc, #668]	; (4b68 <__aeabi_dsub+0x364>)
    48cc:	429c      	cmp	r4, r3
    48ce:	d0c5      	beq.n	485c <__aeabi_dsub+0x58>
    48d0:	2380      	movs	r3, #128	; 0x80
    48d2:	041b      	lsls	r3, r3, #16
    48d4:	4318      	orrs	r0, r3
    48d6:	4663      	mov	r3, ip
    48d8:	2b38      	cmp	r3, #56	; 0x38
    48da:	dd00      	ble.n	48de <__aeabi_dsub+0xda>
    48dc:	e0fd      	b.n	4ada <__aeabi_dsub+0x2d6>
    48de:	2b1f      	cmp	r3, #31
    48e0:	dd00      	ble.n	48e4 <__aeabi_dsub+0xe0>
    48e2:	e130      	b.n	4b46 <__aeabi_dsub+0x342>
    48e4:	4662      	mov	r2, ip
    48e6:	2320      	movs	r3, #32
    48e8:	1a9b      	subs	r3, r3, r2
    48ea:	0002      	movs	r2, r0
    48ec:	409a      	lsls	r2, r3
    48ee:	4666      	mov	r6, ip
    48f0:	4690      	mov	r8, r2
    48f2:	000a      	movs	r2, r1
    48f4:	4099      	lsls	r1, r3
    48f6:	40f2      	lsrs	r2, r6
    48f8:	4646      	mov	r6, r8
    48fa:	1e4b      	subs	r3, r1, #1
    48fc:	4199      	sbcs	r1, r3
    48fe:	4332      	orrs	r2, r6
    4900:	4311      	orrs	r1, r2
    4902:	4663      	mov	r3, ip
    4904:	0002      	movs	r2, r0
    4906:	40da      	lsrs	r2, r3
    4908:	1a69      	subs	r1, r5, r1
    490a:	428d      	cmp	r5, r1
    490c:	419b      	sbcs	r3, r3
    490e:	000d      	movs	r5, r1
    4910:	1aba      	subs	r2, r7, r2
    4912:	425b      	negs	r3, r3
    4914:	1ad7      	subs	r7, r2, r3
    4916:	023b      	lsls	r3, r7, #8
    4918:	d535      	bpl.n	4986 <__aeabi_dsub+0x182>
    491a:	027a      	lsls	r2, r7, #9
    491c:	0a53      	lsrs	r3, r2, #9
    491e:	4698      	mov	r8, r3
    4920:	4643      	mov	r3, r8
    4922:	2b00      	cmp	r3, #0
    4924:	d100      	bne.n	4928 <__aeabi_dsub+0x124>
    4926:	e0c4      	b.n	4ab2 <__aeabi_dsub+0x2ae>
    4928:	4640      	mov	r0, r8
    492a:	f000 fb2d 	bl	4f88 <__clzsi2>
    492e:	0003      	movs	r3, r0
    4930:	3b08      	subs	r3, #8
    4932:	2b1f      	cmp	r3, #31
    4934:	dd00      	ble.n	4938 <__aeabi_dsub+0x134>
    4936:	e0c5      	b.n	4ac4 <__aeabi_dsub+0x2c0>
    4938:	2220      	movs	r2, #32
    493a:	0029      	movs	r1, r5
    493c:	1ad2      	subs	r2, r2, r3
    493e:	4647      	mov	r7, r8
    4940:	40d1      	lsrs	r1, r2
    4942:	409f      	lsls	r7, r3
    4944:	000a      	movs	r2, r1
    4946:	409d      	lsls	r5, r3
    4948:	433a      	orrs	r2, r7
    494a:	429c      	cmp	r4, r3
    494c:	dd00      	ble.n	4950 <__aeabi_dsub+0x14c>
    494e:	e0c0      	b.n	4ad2 <__aeabi_dsub+0x2ce>
    4950:	1b1c      	subs	r4, r3, r4
    4952:	1c63      	adds	r3, r4, #1
    4954:	2b1f      	cmp	r3, #31
    4956:	dd00      	ble.n	495a <__aeabi_dsub+0x156>
    4958:	e0e4      	b.n	4b24 <__aeabi_dsub+0x320>
    495a:	2120      	movs	r1, #32
    495c:	0014      	movs	r4, r2
    495e:	0028      	movs	r0, r5
    4960:	1ac9      	subs	r1, r1, r3
    4962:	40d8      	lsrs	r0, r3
    4964:	408c      	lsls	r4, r1
    4966:	408d      	lsls	r5, r1
    4968:	4304      	orrs	r4, r0
    496a:	40da      	lsrs	r2, r3
    496c:	1e68      	subs	r0, r5, #1
    496e:	4185      	sbcs	r5, r0
    4970:	0017      	movs	r7, r2
    4972:	4325      	orrs	r5, r4
    4974:	2400      	movs	r4, #0
    4976:	e771      	b.n	485c <__aeabi_dsub+0x58>
    4978:	4642      	mov	r2, r8
    497a:	4663      	mov	r3, ip
    497c:	431a      	orrs	r2, r3
    497e:	d100      	bne.n	4982 <__aeabi_dsub+0x17e>
    4980:	e24c      	b.n	4e1c <__aeabi_dsub+0x618>
    4982:	4667      	mov	r7, ip
    4984:	4645      	mov	r5, r8
    4986:	076b      	lsls	r3, r5, #29
    4988:	d000      	beq.n	498c <__aeabi_dsub+0x188>
    498a:	e769      	b.n	4860 <__aeabi_dsub+0x5c>
    498c:	2301      	movs	r3, #1
    498e:	4651      	mov	r1, sl
    4990:	0778      	lsls	r0, r7, #29
    4992:	08ed      	lsrs	r5, r5, #3
    4994:	08fa      	lsrs	r2, r7, #3
    4996:	400b      	ands	r3, r1
    4998:	4305      	orrs	r5, r0
    499a:	4973      	ldr	r1, [pc, #460]	; (4b68 <__aeabi_dsub+0x364>)
    499c:	428c      	cmp	r4, r1
    499e:	d038      	beq.n	4a12 <__aeabi_dsub+0x20e>
    49a0:	0312      	lsls	r2, r2, #12
    49a2:	0564      	lsls	r4, r4, #21
    49a4:	0b12      	lsrs	r2, r2, #12
    49a6:	0d64      	lsrs	r4, r4, #21
    49a8:	e779      	b.n	489e <__aeabi_dsub+0x9a>
    49aa:	2e00      	cmp	r6, #0
    49ac:	dc00      	bgt.n	49b0 <__aeabi_dsub+0x1ac>
    49ae:	e09a      	b.n	4ae6 <__aeabi_dsub+0x2e2>
    49b0:	2a00      	cmp	r2, #0
    49b2:	d047      	beq.n	4a44 <__aeabi_dsub+0x240>
    49b4:	4a6c      	ldr	r2, [pc, #432]	; (4b68 <__aeabi_dsub+0x364>)
    49b6:	4294      	cmp	r4, r2
    49b8:	d100      	bne.n	49bc <__aeabi_dsub+0x1b8>
    49ba:	e74f      	b.n	485c <__aeabi_dsub+0x58>
    49bc:	2280      	movs	r2, #128	; 0x80
    49be:	0412      	lsls	r2, r2, #16
    49c0:	4310      	orrs	r0, r2
    49c2:	4662      	mov	r2, ip
    49c4:	2a38      	cmp	r2, #56	; 0x38
    49c6:	dc00      	bgt.n	49ca <__aeabi_dsub+0x1c6>
    49c8:	e108      	b.n	4bdc <__aeabi_dsub+0x3d8>
    49ca:	4301      	orrs	r1, r0
    49cc:	1e48      	subs	r0, r1, #1
    49ce:	4181      	sbcs	r1, r0
    49d0:	2200      	movs	r2, #0
    49d2:	b2c9      	uxtb	r1, r1
    49d4:	1949      	adds	r1, r1, r5
    49d6:	19d2      	adds	r2, r2, r7
    49d8:	42a9      	cmp	r1, r5
    49da:	41bf      	sbcs	r7, r7
    49dc:	000d      	movs	r5, r1
    49de:	427f      	negs	r7, r7
    49e0:	18bf      	adds	r7, r7, r2
    49e2:	023a      	lsls	r2, r7, #8
    49e4:	d400      	bmi.n	49e8 <__aeabi_dsub+0x1e4>
    49e6:	e142      	b.n	4c6e <__aeabi_dsub+0x46a>
    49e8:	4a5f      	ldr	r2, [pc, #380]	; (4b68 <__aeabi_dsub+0x364>)
    49ea:	3401      	adds	r4, #1
    49ec:	4294      	cmp	r4, r2
    49ee:	d100      	bne.n	49f2 <__aeabi_dsub+0x1ee>
    49f0:	e14e      	b.n	4c90 <__aeabi_dsub+0x48c>
    49f2:	2001      	movs	r0, #1
    49f4:	4a5d      	ldr	r2, [pc, #372]	; (4b6c <__aeabi_dsub+0x368>)
    49f6:	0869      	lsrs	r1, r5, #1
    49f8:	403a      	ands	r2, r7
    49fa:	4028      	ands	r0, r5
    49fc:	4308      	orrs	r0, r1
    49fe:	07d5      	lsls	r5, r2, #31
    4a00:	4305      	orrs	r5, r0
    4a02:	0857      	lsrs	r7, r2, #1
    4a04:	469a      	mov	sl, r3
    4a06:	e729      	b.n	485c <__aeabi_dsub+0x58>
    4a08:	0006      	movs	r6, r0
    4a0a:	430e      	orrs	r6, r1
    4a0c:	d000      	beq.n	4a10 <__aeabi_dsub+0x20c>
    4a0e:	e717      	b.n	4840 <__aeabi_dsub+0x3c>
    4a10:	e714      	b.n	483c <__aeabi_dsub+0x38>
    4a12:	0029      	movs	r1, r5
    4a14:	4311      	orrs	r1, r2
    4a16:	d100      	bne.n	4a1a <__aeabi_dsub+0x216>
    4a18:	e1f9      	b.n	4e0e <__aeabi_dsub+0x60a>
    4a1a:	2180      	movs	r1, #128	; 0x80
    4a1c:	0309      	lsls	r1, r1, #12
    4a1e:	430a      	orrs	r2, r1
    4a20:	0312      	lsls	r2, r2, #12
    4a22:	0b12      	lsrs	r2, r2, #12
    4a24:	e73b      	b.n	489e <__aeabi_dsub+0x9a>
    4a26:	2301      	movs	r3, #1
    4a28:	425b      	negs	r3, r3
    4a2a:	4698      	mov	r8, r3
    4a2c:	44c4      	add	ip, r8
    4a2e:	4663      	mov	r3, ip
    4a30:	2b00      	cmp	r3, #0
    4a32:	d172      	bne.n	4b1a <__aeabi_dsub+0x316>
    4a34:	1a69      	subs	r1, r5, r1
    4a36:	428d      	cmp	r5, r1
    4a38:	419b      	sbcs	r3, r3
    4a3a:	1a3f      	subs	r7, r7, r0
    4a3c:	425b      	negs	r3, r3
    4a3e:	1aff      	subs	r7, r7, r3
    4a40:	000d      	movs	r5, r1
    4a42:	e768      	b.n	4916 <__aeabi_dsub+0x112>
    4a44:	0002      	movs	r2, r0
    4a46:	430a      	orrs	r2, r1
    4a48:	d100      	bne.n	4a4c <__aeabi_dsub+0x248>
    4a4a:	e707      	b.n	485c <__aeabi_dsub+0x58>
    4a4c:	2201      	movs	r2, #1
    4a4e:	4252      	negs	r2, r2
    4a50:	4690      	mov	r8, r2
    4a52:	44c4      	add	ip, r8
    4a54:	4662      	mov	r2, ip
    4a56:	2a00      	cmp	r2, #0
    4a58:	d000      	beq.n	4a5c <__aeabi_dsub+0x258>
    4a5a:	e0e6      	b.n	4c2a <__aeabi_dsub+0x426>
    4a5c:	1869      	adds	r1, r5, r1
    4a5e:	42a9      	cmp	r1, r5
    4a60:	41b6      	sbcs	r6, r6
    4a62:	183f      	adds	r7, r7, r0
    4a64:	4276      	negs	r6, r6
    4a66:	19f7      	adds	r7, r6, r7
    4a68:	000d      	movs	r5, r1
    4a6a:	e7ba      	b.n	49e2 <__aeabi_dsub+0x1de>
    4a6c:	2e00      	cmp	r6, #0
    4a6e:	d000      	beq.n	4a72 <__aeabi_dsub+0x26e>
    4a70:	e080      	b.n	4b74 <__aeabi_dsub+0x370>
    4a72:	1c62      	adds	r2, r4, #1
    4a74:	0552      	lsls	r2, r2, #21
    4a76:	0d52      	lsrs	r2, r2, #21
    4a78:	2a01      	cmp	r2, #1
    4a7a:	dc00      	bgt.n	4a7e <__aeabi_dsub+0x27a>
    4a7c:	e0f9      	b.n	4c72 <__aeabi_dsub+0x46e>
    4a7e:	1a6a      	subs	r2, r5, r1
    4a80:	4691      	mov	r9, r2
    4a82:	454d      	cmp	r5, r9
    4a84:	41b6      	sbcs	r6, r6
    4a86:	1a3a      	subs	r2, r7, r0
    4a88:	4276      	negs	r6, r6
    4a8a:	1b92      	subs	r2, r2, r6
    4a8c:	4690      	mov	r8, r2
    4a8e:	0212      	lsls	r2, r2, #8
    4a90:	d400      	bmi.n	4a94 <__aeabi_dsub+0x290>
    4a92:	e099      	b.n	4bc8 <__aeabi_dsub+0x3c4>
    4a94:	1b4d      	subs	r5, r1, r5
    4a96:	42a9      	cmp	r1, r5
    4a98:	4189      	sbcs	r1, r1
    4a9a:	1bc7      	subs	r7, r0, r7
    4a9c:	4249      	negs	r1, r1
    4a9e:	1a7a      	subs	r2, r7, r1
    4aa0:	4690      	mov	r8, r2
    4aa2:	469a      	mov	sl, r3
    4aa4:	e73c      	b.n	4920 <__aeabi_dsub+0x11c>
    4aa6:	4652      	mov	r2, sl
    4aa8:	2301      	movs	r3, #1
    4aaa:	2500      	movs	r5, #0
    4aac:	4013      	ands	r3, r2
    4aae:	2200      	movs	r2, #0
    4ab0:	e6f5      	b.n	489e <__aeabi_dsub+0x9a>
    4ab2:	0028      	movs	r0, r5
    4ab4:	f000 fa68 	bl	4f88 <__clzsi2>
    4ab8:	3020      	adds	r0, #32
    4aba:	0003      	movs	r3, r0
    4abc:	3b08      	subs	r3, #8
    4abe:	2b1f      	cmp	r3, #31
    4ac0:	dc00      	bgt.n	4ac4 <__aeabi_dsub+0x2c0>
    4ac2:	e739      	b.n	4938 <__aeabi_dsub+0x134>
    4ac4:	002a      	movs	r2, r5
    4ac6:	3828      	subs	r0, #40	; 0x28
    4ac8:	4082      	lsls	r2, r0
    4aca:	2500      	movs	r5, #0
    4acc:	429c      	cmp	r4, r3
    4ace:	dc00      	bgt.n	4ad2 <__aeabi_dsub+0x2ce>
    4ad0:	e73e      	b.n	4950 <__aeabi_dsub+0x14c>
    4ad2:	4f26      	ldr	r7, [pc, #152]	; (4b6c <__aeabi_dsub+0x368>)
    4ad4:	1ae4      	subs	r4, r4, r3
    4ad6:	4017      	ands	r7, r2
    4ad8:	e6c0      	b.n	485c <__aeabi_dsub+0x58>
    4ada:	4301      	orrs	r1, r0
    4adc:	1e48      	subs	r0, r1, #1
    4ade:	4181      	sbcs	r1, r0
    4ae0:	2200      	movs	r2, #0
    4ae2:	b2c9      	uxtb	r1, r1
    4ae4:	e710      	b.n	4908 <__aeabi_dsub+0x104>
    4ae6:	2e00      	cmp	r6, #0
    4ae8:	d000      	beq.n	4aec <__aeabi_dsub+0x2e8>
    4aea:	e0f1      	b.n	4cd0 <__aeabi_dsub+0x4cc>
    4aec:	1c62      	adds	r2, r4, #1
    4aee:	4694      	mov	ip, r2
    4af0:	0552      	lsls	r2, r2, #21
    4af2:	0d52      	lsrs	r2, r2, #21
    4af4:	2a01      	cmp	r2, #1
    4af6:	dc00      	bgt.n	4afa <__aeabi_dsub+0x2f6>
    4af8:	e0a0      	b.n	4c3c <__aeabi_dsub+0x438>
    4afa:	4a1b      	ldr	r2, [pc, #108]	; (4b68 <__aeabi_dsub+0x364>)
    4afc:	4594      	cmp	ip, r2
    4afe:	d100      	bne.n	4b02 <__aeabi_dsub+0x2fe>
    4b00:	e0c5      	b.n	4c8e <__aeabi_dsub+0x48a>
    4b02:	1869      	adds	r1, r5, r1
    4b04:	42a9      	cmp	r1, r5
    4b06:	4192      	sbcs	r2, r2
    4b08:	183f      	adds	r7, r7, r0
    4b0a:	4252      	negs	r2, r2
    4b0c:	19d2      	adds	r2, r2, r7
    4b0e:	0849      	lsrs	r1, r1, #1
    4b10:	07d5      	lsls	r5, r2, #31
    4b12:	430d      	orrs	r5, r1
    4b14:	0857      	lsrs	r7, r2, #1
    4b16:	4664      	mov	r4, ip
    4b18:	e6a0      	b.n	485c <__aeabi_dsub+0x58>
    4b1a:	4b13      	ldr	r3, [pc, #76]	; (4b68 <__aeabi_dsub+0x364>)
    4b1c:	429c      	cmp	r4, r3
    4b1e:	d000      	beq.n	4b22 <__aeabi_dsub+0x31e>
    4b20:	e6d9      	b.n	48d6 <__aeabi_dsub+0xd2>
    4b22:	e69b      	b.n	485c <__aeabi_dsub+0x58>
    4b24:	0011      	movs	r1, r2
    4b26:	3c1f      	subs	r4, #31
    4b28:	40e1      	lsrs	r1, r4
    4b2a:	000c      	movs	r4, r1
    4b2c:	2b20      	cmp	r3, #32
    4b2e:	d100      	bne.n	4b32 <__aeabi_dsub+0x32e>
    4b30:	e080      	b.n	4c34 <__aeabi_dsub+0x430>
    4b32:	2140      	movs	r1, #64	; 0x40
    4b34:	1acb      	subs	r3, r1, r3
    4b36:	409a      	lsls	r2, r3
    4b38:	4315      	orrs	r5, r2
    4b3a:	1e6a      	subs	r2, r5, #1
    4b3c:	4195      	sbcs	r5, r2
    4b3e:	2700      	movs	r7, #0
    4b40:	4325      	orrs	r5, r4
    4b42:	2400      	movs	r4, #0
    4b44:	e71f      	b.n	4986 <__aeabi_dsub+0x182>
    4b46:	4663      	mov	r3, ip
    4b48:	0002      	movs	r2, r0
    4b4a:	3b20      	subs	r3, #32
    4b4c:	40da      	lsrs	r2, r3
    4b4e:	4663      	mov	r3, ip
    4b50:	2b20      	cmp	r3, #32
    4b52:	d071      	beq.n	4c38 <__aeabi_dsub+0x434>
    4b54:	2340      	movs	r3, #64	; 0x40
    4b56:	4666      	mov	r6, ip
    4b58:	1b9b      	subs	r3, r3, r6
    4b5a:	4098      	lsls	r0, r3
    4b5c:	4301      	orrs	r1, r0
    4b5e:	1e48      	subs	r0, r1, #1
    4b60:	4181      	sbcs	r1, r0
    4b62:	4311      	orrs	r1, r2
    4b64:	2200      	movs	r2, #0
    4b66:	e6cf      	b.n	4908 <__aeabi_dsub+0x104>
    4b68:	000007ff 	.word	0x000007ff
    4b6c:	ff7fffff 	.word	0xff7fffff
    4b70:	800fffff 	.word	0x800fffff
    4b74:	2c00      	cmp	r4, #0
    4b76:	d048      	beq.n	4c0a <__aeabi_dsub+0x406>
    4b78:	4cca      	ldr	r4, [pc, #808]	; (4ea4 <__aeabi_dsub+0x6a0>)
    4b7a:	42a2      	cmp	r2, r4
    4b7c:	d100      	bne.n	4b80 <__aeabi_dsub+0x37c>
    4b7e:	e0a2      	b.n	4cc6 <__aeabi_dsub+0x4c2>
    4b80:	4274      	negs	r4, r6
    4b82:	46a1      	mov	r9, r4
    4b84:	2480      	movs	r4, #128	; 0x80
    4b86:	0424      	lsls	r4, r4, #16
    4b88:	4327      	orrs	r7, r4
    4b8a:	464c      	mov	r4, r9
    4b8c:	2c38      	cmp	r4, #56	; 0x38
    4b8e:	dd00      	ble.n	4b92 <__aeabi_dsub+0x38e>
    4b90:	e0db      	b.n	4d4a <__aeabi_dsub+0x546>
    4b92:	2c1f      	cmp	r4, #31
    4b94:	dd00      	ble.n	4b98 <__aeabi_dsub+0x394>
    4b96:	e144      	b.n	4e22 <__aeabi_dsub+0x61e>
    4b98:	464e      	mov	r6, r9
    4b9a:	2420      	movs	r4, #32
    4b9c:	1ba4      	subs	r4, r4, r6
    4b9e:	003e      	movs	r6, r7
    4ba0:	40a6      	lsls	r6, r4
    4ba2:	46a2      	mov	sl, r4
    4ba4:	46b0      	mov	r8, r6
    4ba6:	464c      	mov	r4, r9
    4ba8:	002e      	movs	r6, r5
    4baa:	40e6      	lsrs	r6, r4
    4bac:	46b4      	mov	ip, r6
    4bae:	4646      	mov	r6, r8
    4bb0:	4664      	mov	r4, ip
    4bb2:	4326      	orrs	r6, r4
    4bb4:	4654      	mov	r4, sl
    4bb6:	40a5      	lsls	r5, r4
    4bb8:	1e6c      	subs	r4, r5, #1
    4bba:	41a5      	sbcs	r5, r4
    4bbc:	0034      	movs	r4, r6
    4bbe:	432c      	orrs	r4, r5
    4bc0:	464d      	mov	r5, r9
    4bc2:	40ef      	lsrs	r7, r5
    4bc4:	1b0d      	subs	r5, r1, r4
    4bc6:	e028      	b.n	4c1a <__aeabi_dsub+0x416>
    4bc8:	464a      	mov	r2, r9
    4bca:	4643      	mov	r3, r8
    4bcc:	464d      	mov	r5, r9
    4bce:	431a      	orrs	r2, r3
    4bd0:	d000      	beq.n	4bd4 <__aeabi_dsub+0x3d0>
    4bd2:	e6a5      	b.n	4920 <__aeabi_dsub+0x11c>
    4bd4:	2300      	movs	r3, #0
    4bd6:	2400      	movs	r4, #0
    4bd8:	2500      	movs	r5, #0
    4bda:	e6de      	b.n	499a <__aeabi_dsub+0x196>
    4bdc:	2a1f      	cmp	r2, #31
    4bde:	dc5a      	bgt.n	4c96 <__aeabi_dsub+0x492>
    4be0:	4666      	mov	r6, ip
    4be2:	2220      	movs	r2, #32
    4be4:	1b92      	subs	r2, r2, r6
    4be6:	0006      	movs	r6, r0
    4be8:	4096      	lsls	r6, r2
    4bea:	4691      	mov	r9, r2
    4bec:	46b0      	mov	r8, r6
    4bee:	4662      	mov	r2, ip
    4bf0:	000e      	movs	r6, r1
    4bf2:	40d6      	lsrs	r6, r2
    4bf4:	4642      	mov	r2, r8
    4bf6:	4316      	orrs	r6, r2
    4bf8:	464a      	mov	r2, r9
    4bfa:	4091      	lsls	r1, r2
    4bfc:	1e4a      	subs	r2, r1, #1
    4bfe:	4191      	sbcs	r1, r2
    4c00:	0002      	movs	r2, r0
    4c02:	4660      	mov	r0, ip
    4c04:	4331      	orrs	r1, r6
    4c06:	40c2      	lsrs	r2, r0
    4c08:	e6e4      	b.n	49d4 <__aeabi_dsub+0x1d0>
    4c0a:	003c      	movs	r4, r7
    4c0c:	432c      	orrs	r4, r5
    4c0e:	d05a      	beq.n	4cc6 <__aeabi_dsub+0x4c2>
    4c10:	43f4      	mvns	r4, r6
    4c12:	46a1      	mov	r9, r4
    4c14:	2c00      	cmp	r4, #0
    4c16:	d152      	bne.n	4cbe <__aeabi_dsub+0x4ba>
    4c18:	1b4d      	subs	r5, r1, r5
    4c1a:	42a9      	cmp	r1, r5
    4c1c:	4189      	sbcs	r1, r1
    4c1e:	1bc7      	subs	r7, r0, r7
    4c20:	4249      	negs	r1, r1
    4c22:	1a7f      	subs	r7, r7, r1
    4c24:	0014      	movs	r4, r2
    4c26:	469a      	mov	sl, r3
    4c28:	e675      	b.n	4916 <__aeabi_dsub+0x112>
    4c2a:	4a9e      	ldr	r2, [pc, #632]	; (4ea4 <__aeabi_dsub+0x6a0>)
    4c2c:	4294      	cmp	r4, r2
    4c2e:	d000      	beq.n	4c32 <__aeabi_dsub+0x42e>
    4c30:	e6c7      	b.n	49c2 <__aeabi_dsub+0x1be>
    4c32:	e613      	b.n	485c <__aeabi_dsub+0x58>
    4c34:	2200      	movs	r2, #0
    4c36:	e77f      	b.n	4b38 <__aeabi_dsub+0x334>
    4c38:	2000      	movs	r0, #0
    4c3a:	e78f      	b.n	4b5c <__aeabi_dsub+0x358>
    4c3c:	2c00      	cmp	r4, #0
    4c3e:	d000      	beq.n	4c42 <__aeabi_dsub+0x43e>
    4c40:	e0c8      	b.n	4dd4 <__aeabi_dsub+0x5d0>
    4c42:	003b      	movs	r3, r7
    4c44:	432b      	orrs	r3, r5
    4c46:	d100      	bne.n	4c4a <__aeabi_dsub+0x446>
    4c48:	e10f      	b.n	4e6a <__aeabi_dsub+0x666>
    4c4a:	0003      	movs	r3, r0
    4c4c:	430b      	orrs	r3, r1
    4c4e:	d100      	bne.n	4c52 <__aeabi_dsub+0x44e>
    4c50:	e604      	b.n	485c <__aeabi_dsub+0x58>
    4c52:	1869      	adds	r1, r5, r1
    4c54:	42a9      	cmp	r1, r5
    4c56:	419b      	sbcs	r3, r3
    4c58:	183f      	adds	r7, r7, r0
    4c5a:	425b      	negs	r3, r3
    4c5c:	19df      	adds	r7, r3, r7
    4c5e:	023b      	lsls	r3, r7, #8
    4c60:	d400      	bmi.n	4c64 <__aeabi_dsub+0x460>
    4c62:	e11a      	b.n	4e9a <__aeabi_dsub+0x696>
    4c64:	4b90      	ldr	r3, [pc, #576]	; (4ea8 <__aeabi_dsub+0x6a4>)
    4c66:	000d      	movs	r5, r1
    4c68:	401f      	ands	r7, r3
    4c6a:	4664      	mov	r4, ip
    4c6c:	e5f6      	b.n	485c <__aeabi_dsub+0x58>
    4c6e:	469a      	mov	sl, r3
    4c70:	e689      	b.n	4986 <__aeabi_dsub+0x182>
    4c72:	003a      	movs	r2, r7
    4c74:	432a      	orrs	r2, r5
    4c76:	2c00      	cmp	r4, #0
    4c78:	d15c      	bne.n	4d34 <__aeabi_dsub+0x530>
    4c7a:	2a00      	cmp	r2, #0
    4c7c:	d175      	bne.n	4d6a <__aeabi_dsub+0x566>
    4c7e:	0002      	movs	r2, r0
    4c80:	430a      	orrs	r2, r1
    4c82:	d100      	bne.n	4c86 <__aeabi_dsub+0x482>
    4c84:	e0ca      	b.n	4e1c <__aeabi_dsub+0x618>
    4c86:	0007      	movs	r7, r0
    4c88:	000d      	movs	r5, r1
    4c8a:	469a      	mov	sl, r3
    4c8c:	e5e6      	b.n	485c <__aeabi_dsub+0x58>
    4c8e:	4664      	mov	r4, ip
    4c90:	2200      	movs	r2, #0
    4c92:	2500      	movs	r5, #0
    4c94:	e681      	b.n	499a <__aeabi_dsub+0x196>
    4c96:	4662      	mov	r2, ip
    4c98:	0006      	movs	r6, r0
    4c9a:	3a20      	subs	r2, #32
    4c9c:	40d6      	lsrs	r6, r2
    4c9e:	4662      	mov	r2, ip
    4ca0:	46b0      	mov	r8, r6
    4ca2:	2a20      	cmp	r2, #32
    4ca4:	d100      	bne.n	4ca8 <__aeabi_dsub+0x4a4>
    4ca6:	e0b7      	b.n	4e18 <__aeabi_dsub+0x614>
    4ca8:	2240      	movs	r2, #64	; 0x40
    4caa:	4666      	mov	r6, ip
    4cac:	1b92      	subs	r2, r2, r6
    4cae:	4090      	lsls	r0, r2
    4cb0:	4301      	orrs	r1, r0
    4cb2:	4642      	mov	r2, r8
    4cb4:	1e48      	subs	r0, r1, #1
    4cb6:	4181      	sbcs	r1, r0
    4cb8:	4311      	orrs	r1, r2
    4cba:	2200      	movs	r2, #0
    4cbc:	e68a      	b.n	49d4 <__aeabi_dsub+0x1d0>
    4cbe:	4c79      	ldr	r4, [pc, #484]	; (4ea4 <__aeabi_dsub+0x6a0>)
    4cc0:	42a2      	cmp	r2, r4
    4cc2:	d000      	beq.n	4cc6 <__aeabi_dsub+0x4c2>
    4cc4:	e761      	b.n	4b8a <__aeabi_dsub+0x386>
    4cc6:	0007      	movs	r7, r0
    4cc8:	000d      	movs	r5, r1
    4cca:	0014      	movs	r4, r2
    4ccc:	469a      	mov	sl, r3
    4cce:	e5c5      	b.n	485c <__aeabi_dsub+0x58>
    4cd0:	2c00      	cmp	r4, #0
    4cd2:	d141      	bne.n	4d58 <__aeabi_dsub+0x554>
    4cd4:	003c      	movs	r4, r7
    4cd6:	432c      	orrs	r4, r5
    4cd8:	d078      	beq.n	4dcc <__aeabi_dsub+0x5c8>
    4cda:	43f4      	mvns	r4, r6
    4cdc:	46a1      	mov	r9, r4
    4cde:	2c00      	cmp	r4, #0
    4ce0:	d020      	beq.n	4d24 <__aeabi_dsub+0x520>
    4ce2:	4c70      	ldr	r4, [pc, #448]	; (4ea4 <__aeabi_dsub+0x6a0>)
    4ce4:	42a2      	cmp	r2, r4
    4ce6:	d071      	beq.n	4dcc <__aeabi_dsub+0x5c8>
    4ce8:	464c      	mov	r4, r9
    4cea:	2c38      	cmp	r4, #56	; 0x38
    4cec:	dd00      	ble.n	4cf0 <__aeabi_dsub+0x4ec>
    4cee:	e0b2      	b.n	4e56 <__aeabi_dsub+0x652>
    4cf0:	2c1f      	cmp	r4, #31
    4cf2:	dd00      	ble.n	4cf6 <__aeabi_dsub+0x4f2>
    4cf4:	e0bc      	b.n	4e70 <__aeabi_dsub+0x66c>
    4cf6:	2620      	movs	r6, #32
    4cf8:	1b34      	subs	r4, r6, r4
    4cfa:	46a2      	mov	sl, r4
    4cfc:	003c      	movs	r4, r7
    4cfe:	4656      	mov	r6, sl
    4d00:	40b4      	lsls	r4, r6
    4d02:	464e      	mov	r6, r9
    4d04:	46a0      	mov	r8, r4
    4d06:	002c      	movs	r4, r5
    4d08:	40f4      	lsrs	r4, r6
    4d0a:	46a4      	mov	ip, r4
    4d0c:	4644      	mov	r4, r8
    4d0e:	4666      	mov	r6, ip
    4d10:	4334      	orrs	r4, r6
    4d12:	46a4      	mov	ip, r4
    4d14:	4654      	mov	r4, sl
    4d16:	40a5      	lsls	r5, r4
    4d18:	4664      	mov	r4, ip
    4d1a:	1e6e      	subs	r6, r5, #1
    4d1c:	41b5      	sbcs	r5, r6
    4d1e:	4325      	orrs	r5, r4
    4d20:	464c      	mov	r4, r9
    4d22:	40e7      	lsrs	r7, r4
    4d24:	186d      	adds	r5, r5, r1
    4d26:	428d      	cmp	r5, r1
    4d28:	4189      	sbcs	r1, r1
    4d2a:	183f      	adds	r7, r7, r0
    4d2c:	4249      	negs	r1, r1
    4d2e:	19cf      	adds	r7, r1, r7
    4d30:	0014      	movs	r4, r2
    4d32:	e656      	b.n	49e2 <__aeabi_dsub+0x1de>
    4d34:	2a00      	cmp	r2, #0
    4d36:	d12f      	bne.n	4d98 <__aeabi_dsub+0x594>
    4d38:	0002      	movs	r2, r0
    4d3a:	430a      	orrs	r2, r1
    4d3c:	d100      	bne.n	4d40 <__aeabi_dsub+0x53c>
    4d3e:	e084      	b.n	4e4a <__aeabi_dsub+0x646>
    4d40:	0007      	movs	r7, r0
    4d42:	000d      	movs	r5, r1
    4d44:	469a      	mov	sl, r3
    4d46:	4c57      	ldr	r4, [pc, #348]	; (4ea4 <__aeabi_dsub+0x6a0>)
    4d48:	e588      	b.n	485c <__aeabi_dsub+0x58>
    4d4a:	433d      	orrs	r5, r7
    4d4c:	1e6f      	subs	r7, r5, #1
    4d4e:	41bd      	sbcs	r5, r7
    4d50:	b2ec      	uxtb	r4, r5
    4d52:	2700      	movs	r7, #0
    4d54:	1b0d      	subs	r5, r1, r4
    4d56:	e760      	b.n	4c1a <__aeabi_dsub+0x416>
    4d58:	4c52      	ldr	r4, [pc, #328]	; (4ea4 <__aeabi_dsub+0x6a0>)
    4d5a:	42a2      	cmp	r2, r4
    4d5c:	d036      	beq.n	4dcc <__aeabi_dsub+0x5c8>
    4d5e:	4274      	negs	r4, r6
    4d60:	2680      	movs	r6, #128	; 0x80
    4d62:	0436      	lsls	r6, r6, #16
    4d64:	46a1      	mov	r9, r4
    4d66:	4337      	orrs	r7, r6
    4d68:	e7be      	b.n	4ce8 <__aeabi_dsub+0x4e4>
    4d6a:	0002      	movs	r2, r0
    4d6c:	430a      	orrs	r2, r1
    4d6e:	d100      	bne.n	4d72 <__aeabi_dsub+0x56e>
    4d70:	e574      	b.n	485c <__aeabi_dsub+0x58>
    4d72:	1a6a      	subs	r2, r5, r1
    4d74:	4690      	mov	r8, r2
    4d76:	4545      	cmp	r5, r8
    4d78:	41b6      	sbcs	r6, r6
    4d7a:	1a3a      	subs	r2, r7, r0
    4d7c:	4276      	negs	r6, r6
    4d7e:	1b92      	subs	r2, r2, r6
    4d80:	4694      	mov	ip, r2
    4d82:	0212      	lsls	r2, r2, #8
    4d84:	d400      	bmi.n	4d88 <__aeabi_dsub+0x584>
    4d86:	e5f7      	b.n	4978 <__aeabi_dsub+0x174>
    4d88:	1b4d      	subs	r5, r1, r5
    4d8a:	42a9      	cmp	r1, r5
    4d8c:	4189      	sbcs	r1, r1
    4d8e:	1bc7      	subs	r7, r0, r7
    4d90:	4249      	negs	r1, r1
    4d92:	1a7f      	subs	r7, r7, r1
    4d94:	469a      	mov	sl, r3
    4d96:	e561      	b.n	485c <__aeabi_dsub+0x58>
    4d98:	0002      	movs	r2, r0
    4d9a:	430a      	orrs	r2, r1
    4d9c:	d03a      	beq.n	4e14 <__aeabi_dsub+0x610>
    4d9e:	08ed      	lsrs	r5, r5, #3
    4da0:	077c      	lsls	r4, r7, #29
    4da2:	432c      	orrs	r4, r5
    4da4:	2580      	movs	r5, #128	; 0x80
    4da6:	08fa      	lsrs	r2, r7, #3
    4da8:	032d      	lsls	r5, r5, #12
    4daa:	422a      	tst	r2, r5
    4dac:	d008      	beq.n	4dc0 <__aeabi_dsub+0x5bc>
    4dae:	08c7      	lsrs	r7, r0, #3
    4db0:	422f      	tst	r7, r5
    4db2:	d105      	bne.n	4dc0 <__aeabi_dsub+0x5bc>
    4db4:	0745      	lsls	r5, r0, #29
    4db6:	002c      	movs	r4, r5
    4db8:	003a      	movs	r2, r7
    4dba:	469a      	mov	sl, r3
    4dbc:	08c9      	lsrs	r1, r1, #3
    4dbe:	430c      	orrs	r4, r1
    4dc0:	0f67      	lsrs	r7, r4, #29
    4dc2:	00d2      	lsls	r2, r2, #3
    4dc4:	00e5      	lsls	r5, r4, #3
    4dc6:	4317      	orrs	r7, r2
    4dc8:	4c36      	ldr	r4, [pc, #216]	; (4ea4 <__aeabi_dsub+0x6a0>)
    4dca:	e547      	b.n	485c <__aeabi_dsub+0x58>
    4dcc:	0007      	movs	r7, r0
    4dce:	000d      	movs	r5, r1
    4dd0:	0014      	movs	r4, r2
    4dd2:	e543      	b.n	485c <__aeabi_dsub+0x58>
    4dd4:	003a      	movs	r2, r7
    4dd6:	432a      	orrs	r2, r5
    4dd8:	d043      	beq.n	4e62 <__aeabi_dsub+0x65e>
    4dda:	0002      	movs	r2, r0
    4ddc:	430a      	orrs	r2, r1
    4dde:	d019      	beq.n	4e14 <__aeabi_dsub+0x610>
    4de0:	08ed      	lsrs	r5, r5, #3
    4de2:	077c      	lsls	r4, r7, #29
    4de4:	432c      	orrs	r4, r5
    4de6:	2580      	movs	r5, #128	; 0x80
    4de8:	08fa      	lsrs	r2, r7, #3
    4dea:	032d      	lsls	r5, r5, #12
    4dec:	422a      	tst	r2, r5
    4dee:	d007      	beq.n	4e00 <__aeabi_dsub+0x5fc>
    4df0:	08c6      	lsrs	r6, r0, #3
    4df2:	422e      	tst	r6, r5
    4df4:	d104      	bne.n	4e00 <__aeabi_dsub+0x5fc>
    4df6:	0747      	lsls	r7, r0, #29
    4df8:	003c      	movs	r4, r7
    4dfa:	0032      	movs	r2, r6
    4dfc:	08c9      	lsrs	r1, r1, #3
    4dfe:	430c      	orrs	r4, r1
    4e00:	00d7      	lsls	r7, r2, #3
    4e02:	0f62      	lsrs	r2, r4, #29
    4e04:	00e5      	lsls	r5, r4, #3
    4e06:	4317      	orrs	r7, r2
    4e08:	469a      	mov	sl, r3
    4e0a:	4c26      	ldr	r4, [pc, #152]	; (4ea4 <__aeabi_dsub+0x6a0>)
    4e0c:	e526      	b.n	485c <__aeabi_dsub+0x58>
    4e0e:	2200      	movs	r2, #0
    4e10:	2500      	movs	r5, #0
    4e12:	e544      	b.n	489e <__aeabi_dsub+0x9a>
    4e14:	4c23      	ldr	r4, [pc, #140]	; (4ea4 <__aeabi_dsub+0x6a0>)
    4e16:	e521      	b.n	485c <__aeabi_dsub+0x58>
    4e18:	2000      	movs	r0, #0
    4e1a:	e749      	b.n	4cb0 <__aeabi_dsub+0x4ac>
    4e1c:	2300      	movs	r3, #0
    4e1e:	2500      	movs	r5, #0
    4e20:	e5bb      	b.n	499a <__aeabi_dsub+0x196>
    4e22:	464c      	mov	r4, r9
    4e24:	003e      	movs	r6, r7
    4e26:	3c20      	subs	r4, #32
    4e28:	40e6      	lsrs	r6, r4
    4e2a:	464c      	mov	r4, r9
    4e2c:	46b4      	mov	ip, r6
    4e2e:	2c20      	cmp	r4, #32
    4e30:	d031      	beq.n	4e96 <__aeabi_dsub+0x692>
    4e32:	2440      	movs	r4, #64	; 0x40
    4e34:	464e      	mov	r6, r9
    4e36:	1ba6      	subs	r6, r4, r6
    4e38:	40b7      	lsls	r7, r6
    4e3a:	433d      	orrs	r5, r7
    4e3c:	1e6c      	subs	r4, r5, #1
    4e3e:	41a5      	sbcs	r5, r4
    4e40:	4664      	mov	r4, ip
    4e42:	432c      	orrs	r4, r5
    4e44:	2700      	movs	r7, #0
    4e46:	1b0d      	subs	r5, r1, r4
    4e48:	e6e7      	b.n	4c1a <__aeabi_dsub+0x416>
    4e4a:	2280      	movs	r2, #128	; 0x80
    4e4c:	2300      	movs	r3, #0
    4e4e:	0312      	lsls	r2, r2, #12
    4e50:	4c14      	ldr	r4, [pc, #80]	; (4ea4 <__aeabi_dsub+0x6a0>)
    4e52:	2500      	movs	r5, #0
    4e54:	e5a1      	b.n	499a <__aeabi_dsub+0x196>
    4e56:	433d      	orrs	r5, r7
    4e58:	1e6f      	subs	r7, r5, #1
    4e5a:	41bd      	sbcs	r5, r7
    4e5c:	2700      	movs	r7, #0
    4e5e:	b2ed      	uxtb	r5, r5
    4e60:	e760      	b.n	4d24 <__aeabi_dsub+0x520>
    4e62:	0007      	movs	r7, r0
    4e64:	000d      	movs	r5, r1
    4e66:	4c0f      	ldr	r4, [pc, #60]	; (4ea4 <__aeabi_dsub+0x6a0>)
    4e68:	e4f8      	b.n	485c <__aeabi_dsub+0x58>
    4e6a:	0007      	movs	r7, r0
    4e6c:	000d      	movs	r5, r1
    4e6e:	e4f5      	b.n	485c <__aeabi_dsub+0x58>
    4e70:	464e      	mov	r6, r9
    4e72:	003c      	movs	r4, r7
    4e74:	3e20      	subs	r6, #32
    4e76:	40f4      	lsrs	r4, r6
    4e78:	46a0      	mov	r8, r4
    4e7a:	464c      	mov	r4, r9
    4e7c:	2c20      	cmp	r4, #32
    4e7e:	d00e      	beq.n	4e9e <__aeabi_dsub+0x69a>
    4e80:	2440      	movs	r4, #64	; 0x40
    4e82:	464e      	mov	r6, r9
    4e84:	1ba4      	subs	r4, r4, r6
    4e86:	40a7      	lsls	r7, r4
    4e88:	433d      	orrs	r5, r7
    4e8a:	1e6f      	subs	r7, r5, #1
    4e8c:	41bd      	sbcs	r5, r7
    4e8e:	4644      	mov	r4, r8
    4e90:	2700      	movs	r7, #0
    4e92:	4325      	orrs	r5, r4
    4e94:	e746      	b.n	4d24 <__aeabi_dsub+0x520>
    4e96:	2700      	movs	r7, #0
    4e98:	e7cf      	b.n	4e3a <__aeabi_dsub+0x636>
    4e9a:	000d      	movs	r5, r1
    4e9c:	e573      	b.n	4986 <__aeabi_dsub+0x182>
    4e9e:	2700      	movs	r7, #0
    4ea0:	e7f2      	b.n	4e88 <__aeabi_dsub+0x684>
    4ea2:	46c0      	nop			; (mov r8, r8)
    4ea4:	000007ff 	.word	0x000007ff
    4ea8:	ff7fffff 	.word	0xff7fffff

00004eac <__aeabi_d2iz>:
    4eac:	030b      	lsls	r3, r1, #12
    4eae:	b530      	push	{r4, r5, lr}
    4eb0:	4d13      	ldr	r5, [pc, #76]	; (4f00 <__aeabi_d2iz+0x54>)
    4eb2:	0b1a      	lsrs	r2, r3, #12
    4eb4:	004b      	lsls	r3, r1, #1
    4eb6:	0d5b      	lsrs	r3, r3, #21
    4eb8:	0fc9      	lsrs	r1, r1, #31
    4eba:	2400      	movs	r4, #0
    4ebc:	42ab      	cmp	r3, r5
    4ebe:	dd11      	ble.n	4ee4 <__aeabi_d2iz+0x38>
    4ec0:	4c10      	ldr	r4, [pc, #64]	; (4f04 <__aeabi_d2iz+0x58>)
    4ec2:	42a3      	cmp	r3, r4
    4ec4:	dc10      	bgt.n	4ee8 <__aeabi_d2iz+0x3c>
    4ec6:	2480      	movs	r4, #128	; 0x80
    4ec8:	0364      	lsls	r4, r4, #13
    4eca:	4322      	orrs	r2, r4
    4ecc:	4c0e      	ldr	r4, [pc, #56]	; (4f08 <__aeabi_d2iz+0x5c>)
    4ece:	1ae4      	subs	r4, r4, r3
    4ed0:	2c1f      	cmp	r4, #31
    4ed2:	dd0c      	ble.n	4eee <__aeabi_d2iz+0x42>
    4ed4:	480d      	ldr	r0, [pc, #52]	; (4f0c <__aeabi_d2iz+0x60>)
    4ed6:	1ac3      	subs	r3, r0, r3
    4ed8:	40da      	lsrs	r2, r3
    4eda:	0013      	movs	r3, r2
    4edc:	425c      	negs	r4, r3
    4ede:	2900      	cmp	r1, #0
    4ee0:	d100      	bne.n	4ee4 <__aeabi_d2iz+0x38>
    4ee2:	001c      	movs	r4, r3
    4ee4:	0020      	movs	r0, r4
    4ee6:	bd30      	pop	{r4, r5, pc}
    4ee8:	4b09      	ldr	r3, [pc, #36]	; (4f10 <__aeabi_d2iz+0x64>)
    4eea:	18cc      	adds	r4, r1, r3
    4eec:	e7fa      	b.n	4ee4 <__aeabi_d2iz+0x38>
    4eee:	40e0      	lsrs	r0, r4
    4ef0:	4c08      	ldr	r4, [pc, #32]	; (4f14 <__aeabi_d2iz+0x68>)
    4ef2:	46a4      	mov	ip, r4
    4ef4:	4463      	add	r3, ip
    4ef6:	409a      	lsls	r2, r3
    4ef8:	0013      	movs	r3, r2
    4efa:	4303      	orrs	r3, r0
    4efc:	e7ee      	b.n	4edc <__aeabi_d2iz+0x30>
    4efe:	46c0      	nop			; (mov r8, r8)
    4f00:	000003fe 	.word	0x000003fe
    4f04:	0000041d 	.word	0x0000041d
    4f08:	00000433 	.word	0x00000433
    4f0c:	00000413 	.word	0x00000413
    4f10:	7fffffff 	.word	0x7fffffff
    4f14:	fffffbed 	.word	0xfffffbed

00004f18 <__aeabi_ui2d>:
    4f18:	b570      	push	{r4, r5, r6, lr}
    4f1a:	1e05      	subs	r5, r0, #0
    4f1c:	d028      	beq.n	4f70 <__aeabi_ui2d+0x58>
    4f1e:	f000 f833 	bl	4f88 <__clzsi2>
    4f22:	4b15      	ldr	r3, [pc, #84]	; (4f78 <__aeabi_ui2d+0x60>)
    4f24:	4a15      	ldr	r2, [pc, #84]	; (4f7c <__aeabi_ui2d+0x64>)
    4f26:	1a1b      	subs	r3, r3, r0
    4f28:	1ad2      	subs	r2, r2, r3
    4f2a:	2a1f      	cmp	r2, #31
    4f2c:	dd16      	ble.n	4f5c <__aeabi_ui2d+0x44>
    4f2e:	002c      	movs	r4, r5
    4f30:	4a13      	ldr	r2, [pc, #76]	; (4f80 <__aeabi_ui2d+0x68>)
    4f32:	2500      	movs	r5, #0
    4f34:	1ad2      	subs	r2, r2, r3
    4f36:	4094      	lsls	r4, r2
    4f38:	055a      	lsls	r2, r3, #21
    4f3a:	0324      	lsls	r4, r4, #12
    4f3c:	0b24      	lsrs	r4, r4, #12
    4f3e:	0d52      	lsrs	r2, r2, #21
    4f40:	2100      	movs	r1, #0
    4f42:	0324      	lsls	r4, r4, #12
    4f44:	0d0b      	lsrs	r3, r1, #20
    4f46:	0b24      	lsrs	r4, r4, #12
    4f48:	051b      	lsls	r3, r3, #20
    4f4a:	4323      	orrs	r3, r4
    4f4c:	4c0d      	ldr	r4, [pc, #52]	; (4f84 <__aeabi_ui2d+0x6c>)
    4f4e:	0512      	lsls	r2, r2, #20
    4f50:	4023      	ands	r3, r4
    4f52:	4313      	orrs	r3, r2
    4f54:	005b      	lsls	r3, r3, #1
    4f56:	0028      	movs	r0, r5
    4f58:	0859      	lsrs	r1, r3, #1
    4f5a:	bd70      	pop	{r4, r5, r6, pc}
    4f5c:	210b      	movs	r1, #11
    4f5e:	002c      	movs	r4, r5
    4f60:	1a08      	subs	r0, r1, r0
    4f62:	40c4      	lsrs	r4, r0
    4f64:	4095      	lsls	r5, r2
    4f66:	0324      	lsls	r4, r4, #12
    4f68:	055a      	lsls	r2, r3, #21
    4f6a:	0b24      	lsrs	r4, r4, #12
    4f6c:	0d52      	lsrs	r2, r2, #21
    4f6e:	e7e7      	b.n	4f40 <__aeabi_ui2d+0x28>
    4f70:	2200      	movs	r2, #0
    4f72:	2400      	movs	r4, #0
    4f74:	e7e4      	b.n	4f40 <__aeabi_ui2d+0x28>
    4f76:	46c0      	nop			; (mov r8, r8)
    4f78:	0000041e 	.word	0x0000041e
    4f7c:	00000433 	.word	0x00000433
    4f80:	00000413 	.word	0x00000413
    4f84:	800fffff 	.word	0x800fffff

00004f88 <__clzsi2>:
    4f88:	211c      	movs	r1, #28
    4f8a:	2301      	movs	r3, #1
    4f8c:	041b      	lsls	r3, r3, #16
    4f8e:	4298      	cmp	r0, r3
    4f90:	d301      	bcc.n	4f96 <__clzsi2+0xe>
    4f92:	0c00      	lsrs	r0, r0, #16
    4f94:	3910      	subs	r1, #16
    4f96:	0a1b      	lsrs	r3, r3, #8
    4f98:	4298      	cmp	r0, r3
    4f9a:	d301      	bcc.n	4fa0 <__clzsi2+0x18>
    4f9c:	0a00      	lsrs	r0, r0, #8
    4f9e:	3908      	subs	r1, #8
    4fa0:	091b      	lsrs	r3, r3, #4
    4fa2:	4298      	cmp	r0, r3
    4fa4:	d301      	bcc.n	4faa <__clzsi2+0x22>
    4fa6:	0900      	lsrs	r0, r0, #4
    4fa8:	3904      	subs	r1, #4
    4faa:	a202      	add	r2, pc, #8	; (adr r2, 4fb4 <__clzsi2+0x2c>)
    4fac:	5c10      	ldrb	r0, [r2, r0]
    4fae:	1840      	adds	r0, r0, r1
    4fb0:	4770      	bx	lr
    4fb2:	46c0      	nop			; (mov r8, r8)
    4fb4:	02020304 	.word	0x02020304
    4fb8:	01010101 	.word	0x01010101
	...

00004fc4 <__libc_init_array>:
    4fc4:	4b0e      	ldr	r3, [pc, #56]	; (5000 <__libc_init_array+0x3c>)
    4fc6:	b570      	push	{r4, r5, r6, lr}
    4fc8:	2500      	movs	r5, #0
    4fca:	001e      	movs	r6, r3
    4fcc:	4c0d      	ldr	r4, [pc, #52]	; (5004 <__libc_init_array+0x40>)
    4fce:	1ae4      	subs	r4, r4, r3
    4fd0:	10a4      	asrs	r4, r4, #2
    4fd2:	42a5      	cmp	r5, r4
    4fd4:	d004      	beq.n	4fe0 <__libc_init_array+0x1c>
    4fd6:	00ab      	lsls	r3, r5, #2
    4fd8:	58f3      	ldr	r3, [r6, r3]
    4fda:	4798      	blx	r3
    4fdc:	3501      	adds	r5, #1
    4fde:	e7f8      	b.n	4fd2 <__libc_init_array+0xe>
    4fe0:	f001 fba8 	bl	6734 <_init>
    4fe4:	4b08      	ldr	r3, [pc, #32]	; (5008 <__libc_init_array+0x44>)
    4fe6:	2500      	movs	r5, #0
    4fe8:	001e      	movs	r6, r3
    4fea:	4c08      	ldr	r4, [pc, #32]	; (500c <__libc_init_array+0x48>)
    4fec:	1ae4      	subs	r4, r4, r3
    4fee:	10a4      	asrs	r4, r4, #2
    4ff0:	42a5      	cmp	r5, r4
    4ff2:	d004      	beq.n	4ffe <__libc_init_array+0x3a>
    4ff4:	00ab      	lsls	r3, r5, #2
    4ff6:	58f3      	ldr	r3, [r6, r3]
    4ff8:	4798      	blx	r3
    4ffa:	3501      	adds	r5, #1
    4ffc:	e7f8      	b.n	4ff0 <__libc_init_array+0x2c>
    4ffe:	bd70      	pop	{r4, r5, r6, pc}
    5000:	00006740 	.word	0x00006740
    5004:	00006740 	.word	0x00006740
    5008:	00006740 	.word	0x00006740
    500c:	00006744 	.word	0x00006744

00005010 <memcpy>:
    5010:	2300      	movs	r3, #0
    5012:	b510      	push	{r4, lr}
    5014:	429a      	cmp	r2, r3
    5016:	d003      	beq.n	5020 <memcpy+0x10>
    5018:	5ccc      	ldrb	r4, [r1, r3]
    501a:	54c4      	strb	r4, [r0, r3]
    501c:	3301      	adds	r3, #1
    501e:	e7f9      	b.n	5014 <memcpy+0x4>
    5020:	bd10      	pop	{r4, pc}

00005022 <memset>:
    5022:	0003      	movs	r3, r0
    5024:	1882      	adds	r2, r0, r2
    5026:	4293      	cmp	r3, r2
    5028:	d002      	beq.n	5030 <memset+0xe>
    502a:	7019      	strb	r1, [r3, #0]
    502c:	3301      	adds	r3, #1
    502e:	e7fa      	b.n	5026 <memset+0x4>
    5030:	4770      	bx	lr
	...

00005034 <iprintf>:
    5034:	b40f      	push	{r0, r1, r2, r3}
    5036:	4b0b      	ldr	r3, [pc, #44]	; (5064 <iprintf+0x30>)
    5038:	b513      	push	{r0, r1, r4, lr}
    503a:	681c      	ldr	r4, [r3, #0]
    503c:	2c00      	cmp	r4, #0
    503e:	d005      	beq.n	504c <iprintf+0x18>
    5040:	69a3      	ldr	r3, [r4, #24]
    5042:	2b00      	cmp	r3, #0
    5044:	d102      	bne.n	504c <iprintf+0x18>
    5046:	0020      	movs	r0, r4
    5048:	f000 fab6 	bl	55b8 <__sinit>
    504c:	ab05      	add	r3, sp, #20
    504e:	9a04      	ldr	r2, [sp, #16]
    5050:	68a1      	ldr	r1, [r4, #8]
    5052:	0020      	movs	r0, r4
    5054:	9301      	str	r3, [sp, #4]
    5056:	f000 fdd5 	bl	5c04 <_vfiprintf_r>
    505a:	bc16      	pop	{r1, r2, r4}
    505c:	bc08      	pop	{r3}
    505e:	b004      	add	sp, #16
    5060:	4718      	bx	r3
    5062:	46c0      	nop			; (mov r8, r8)
    5064:	2000006c 	.word	0x2000006c

00005068 <setbuf>:
    5068:	424a      	negs	r2, r1
    506a:	414a      	adcs	r2, r1
    506c:	2380      	movs	r3, #128	; 0x80
    506e:	b510      	push	{r4, lr}
    5070:	0052      	lsls	r2, r2, #1
    5072:	00db      	lsls	r3, r3, #3
    5074:	f000 f802 	bl	507c <setvbuf>
    5078:	bd10      	pop	{r4, pc}
	...

0000507c <setvbuf>:
    507c:	b5f0      	push	{r4, r5, r6, r7, lr}
    507e:	001d      	movs	r5, r3
    5080:	4b51      	ldr	r3, [pc, #324]	; (51c8 <setvbuf+0x14c>)
    5082:	b085      	sub	sp, #20
    5084:	681e      	ldr	r6, [r3, #0]
    5086:	0004      	movs	r4, r0
    5088:	000f      	movs	r7, r1
    508a:	9200      	str	r2, [sp, #0]
    508c:	2e00      	cmp	r6, #0
    508e:	d005      	beq.n	509c <setvbuf+0x20>
    5090:	69b3      	ldr	r3, [r6, #24]
    5092:	2b00      	cmp	r3, #0
    5094:	d102      	bne.n	509c <setvbuf+0x20>
    5096:	0030      	movs	r0, r6
    5098:	f000 fa8e 	bl	55b8 <__sinit>
    509c:	4b4b      	ldr	r3, [pc, #300]	; (51cc <setvbuf+0x150>)
    509e:	429c      	cmp	r4, r3
    50a0:	d101      	bne.n	50a6 <setvbuf+0x2a>
    50a2:	6874      	ldr	r4, [r6, #4]
    50a4:	e008      	b.n	50b8 <setvbuf+0x3c>
    50a6:	4b4a      	ldr	r3, [pc, #296]	; (51d0 <setvbuf+0x154>)
    50a8:	429c      	cmp	r4, r3
    50aa:	d101      	bne.n	50b0 <setvbuf+0x34>
    50ac:	68b4      	ldr	r4, [r6, #8]
    50ae:	e003      	b.n	50b8 <setvbuf+0x3c>
    50b0:	4b48      	ldr	r3, [pc, #288]	; (51d4 <setvbuf+0x158>)
    50b2:	429c      	cmp	r4, r3
    50b4:	d100      	bne.n	50b8 <setvbuf+0x3c>
    50b6:	68f4      	ldr	r4, [r6, #12]
    50b8:	9b00      	ldr	r3, [sp, #0]
    50ba:	2b02      	cmp	r3, #2
    50bc:	d005      	beq.n	50ca <setvbuf+0x4e>
    50be:	2b01      	cmp	r3, #1
    50c0:	d900      	bls.n	50c4 <setvbuf+0x48>
    50c2:	e07c      	b.n	51be <setvbuf+0x142>
    50c4:	2d00      	cmp	r5, #0
    50c6:	da00      	bge.n	50ca <setvbuf+0x4e>
    50c8:	e079      	b.n	51be <setvbuf+0x142>
    50ca:	0021      	movs	r1, r4
    50cc:	0030      	movs	r0, r6
    50ce:	f000 fa05 	bl	54dc <_fflush_r>
    50d2:	6b61      	ldr	r1, [r4, #52]	; 0x34
    50d4:	2900      	cmp	r1, #0
    50d6:	d008      	beq.n	50ea <setvbuf+0x6e>
    50d8:	0023      	movs	r3, r4
    50da:	3344      	adds	r3, #68	; 0x44
    50dc:	4299      	cmp	r1, r3
    50de:	d002      	beq.n	50e6 <setvbuf+0x6a>
    50e0:	0030      	movs	r0, r6
    50e2:	f000 fb6b 	bl	57bc <_free_r>
    50e6:	2300      	movs	r3, #0
    50e8:	6363      	str	r3, [r4, #52]	; 0x34
    50ea:	2300      	movs	r3, #0
    50ec:	61a3      	str	r3, [r4, #24]
    50ee:	6063      	str	r3, [r4, #4]
    50f0:	89a3      	ldrh	r3, [r4, #12]
    50f2:	061b      	lsls	r3, r3, #24
    50f4:	d503      	bpl.n	50fe <setvbuf+0x82>
    50f6:	6921      	ldr	r1, [r4, #16]
    50f8:	0030      	movs	r0, r6
    50fa:	f000 fb5f 	bl	57bc <_free_r>
    50fe:	89a2      	ldrh	r2, [r4, #12]
    5100:	4b35      	ldr	r3, [pc, #212]	; (51d8 <setvbuf+0x15c>)
    5102:	4013      	ands	r3, r2
    5104:	81a3      	strh	r3, [r4, #12]
    5106:	9b00      	ldr	r3, [sp, #0]
    5108:	2b02      	cmp	r3, #2
    510a:	d021      	beq.n	5150 <setvbuf+0xd4>
    510c:	ab03      	add	r3, sp, #12
    510e:	aa02      	add	r2, sp, #8
    5110:	0021      	movs	r1, r4
    5112:	0030      	movs	r0, r6
    5114:	f000 fae4 	bl	56e0 <__swhatbuf_r>
    5118:	89a3      	ldrh	r3, [r4, #12]
    511a:	4318      	orrs	r0, r3
    511c:	81a0      	strh	r0, [r4, #12]
    511e:	2d00      	cmp	r5, #0
    5120:	d101      	bne.n	5126 <setvbuf+0xaa>
    5122:	9d02      	ldr	r5, [sp, #8]
    5124:	e001      	b.n	512a <setvbuf+0xae>
    5126:	2f00      	cmp	r7, #0
    5128:	d125      	bne.n	5176 <setvbuf+0xfa>
    512a:	0028      	movs	r0, r5
    512c:	f000 fb3c 	bl	57a8 <malloc>
    5130:	9501      	str	r5, [sp, #4]
    5132:	1e07      	subs	r7, r0, #0
    5134:	d11a      	bne.n	516c <setvbuf+0xf0>
    5136:	9b02      	ldr	r3, [sp, #8]
    5138:	9301      	str	r3, [sp, #4]
    513a:	42ab      	cmp	r3, r5
    513c:	d102      	bne.n	5144 <setvbuf+0xc8>
    513e:	2001      	movs	r0, #1
    5140:	4240      	negs	r0, r0
    5142:	e006      	b.n	5152 <setvbuf+0xd6>
    5144:	9801      	ldr	r0, [sp, #4]
    5146:	f000 fb2f 	bl	57a8 <malloc>
    514a:	1e07      	subs	r7, r0, #0
    514c:	d10e      	bne.n	516c <setvbuf+0xf0>
    514e:	e7f6      	b.n	513e <setvbuf+0xc2>
    5150:	2000      	movs	r0, #0
    5152:	2202      	movs	r2, #2
    5154:	89a3      	ldrh	r3, [r4, #12]
    5156:	4313      	orrs	r3, r2
    5158:	81a3      	strh	r3, [r4, #12]
    515a:	2300      	movs	r3, #0
    515c:	60a3      	str	r3, [r4, #8]
    515e:	0023      	movs	r3, r4
    5160:	3347      	adds	r3, #71	; 0x47
    5162:	6023      	str	r3, [r4, #0]
    5164:	6123      	str	r3, [r4, #16]
    5166:	2301      	movs	r3, #1
    5168:	6163      	str	r3, [r4, #20]
    516a:	e02a      	b.n	51c2 <setvbuf+0x146>
    516c:	2280      	movs	r2, #128	; 0x80
    516e:	89a3      	ldrh	r3, [r4, #12]
    5170:	9d01      	ldr	r5, [sp, #4]
    5172:	4313      	orrs	r3, r2
    5174:	81a3      	strh	r3, [r4, #12]
    5176:	69b3      	ldr	r3, [r6, #24]
    5178:	2b00      	cmp	r3, #0
    517a:	d102      	bne.n	5182 <setvbuf+0x106>
    517c:	0030      	movs	r0, r6
    517e:	f000 fa1b 	bl	55b8 <__sinit>
    5182:	9b00      	ldr	r3, [sp, #0]
    5184:	2b01      	cmp	r3, #1
    5186:	d103      	bne.n	5190 <setvbuf+0x114>
    5188:	89a3      	ldrh	r3, [r4, #12]
    518a:	9a00      	ldr	r2, [sp, #0]
    518c:	431a      	orrs	r2, r3
    518e:	81a2      	strh	r2, [r4, #12]
    5190:	2308      	movs	r3, #8
    5192:	89a2      	ldrh	r2, [r4, #12]
    5194:	6027      	str	r7, [r4, #0]
    5196:	4013      	ands	r3, r2
    5198:	6127      	str	r7, [r4, #16]
    519a:	6165      	str	r5, [r4, #20]
    519c:	1e18      	subs	r0, r3, #0
    519e:	d00c      	beq.n	51ba <setvbuf+0x13e>
    51a0:	2301      	movs	r3, #1
    51a2:	401a      	ands	r2, r3
    51a4:	2300      	movs	r3, #0
    51a6:	1e10      	subs	r0, r2, #0
    51a8:	4298      	cmp	r0, r3
    51aa:	d004      	beq.n	51b6 <setvbuf+0x13a>
    51ac:	426d      	negs	r5, r5
    51ae:	60a3      	str	r3, [r4, #8]
    51b0:	61a5      	str	r5, [r4, #24]
    51b2:	0018      	movs	r0, r3
    51b4:	e005      	b.n	51c2 <setvbuf+0x146>
    51b6:	60a5      	str	r5, [r4, #8]
    51b8:	e003      	b.n	51c2 <setvbuf+0x146>
    51ba:	60a3      	str	r3, [r4, #8]
    51bc:	e001      	b.n	51c2 <setvbuf+0x146>
    51be:	2001      	movs	r0, #1
    51c0:	4240      	negs	r0, r0
    51c2:	b005      	add	sp, #20
    51c4:	bdf0      	pop	{r4, r5, r6, r7, pc}
    51c6:	46c0      	nop			; (mov r8, r8)
    51c8:	2000006c 	.word	0x2000006c
    51cc:	000066a0 	.word	0x000066a0
    51d0:	000066c0 	.word	0x000066c0
    51d4:	000066e0 	.word	0x000066e0
    51d8:	fffff35c 	.word	0xfffff35c

000051dc <siprintf>:
    51dc:	b40e      	push	{r1, r2, r3}
    51de:	b510      	push	{r4, lr}
    51e0:	b09d      	sub	sp, #116	; 0x74
    51e2:	a902      	add	r1, sp, #8
    51e4:	9002      	str	r0, [sp, #8]
    51e6:	6108      	str	r0, [r1, #16]
    51e8:	480b      	ldr	r0, [pc, #44]	; (5218 <siprintf+0x3c>)
    51ea:	2482      	movs	r4, #130	; 0x82
    51ec:	6088      	str	r0, [r1, #8]
    51ee:	6148      	str	r0, [r1, #20]
    51f0:	2001      	movs	r0, #1
    51f2:	4240      	negs	r0, r0
    51f4:	ab1f      	add	r3, sp, #124	; 0x7c
    51f6:	81c8      	strh	r0, [r1, #14]
    51f8:	4808      	ldr	r0, [pc, #32]	; (521c <siprintf+0x40>)
    51fa:	cb04      	ldmia	r3!, {r2}
    51fc:	00a4      	lsls	r4, r4, #2
    51fe:	6800      	ldr	r0, [r0, #0]
    5200:	9301      	str	r3, [sp, #4]
    5202:	818c      	strh	r4, [r1, #12]
    5204:	f000 fbd8 	bl	59b8 <_svfiprintf_r>
    5208:	2300      	movs	r3, #0
    520a:	9a02      	ldr	r2, [sp, #8]
    520c:	7013      	strb	r3, [r2, #0]
    520e:	b01d      	add	sp, #116	; 0x74
    5210:	bc10      	pop	{r4}
    5212:	bc08      	pop	{r3}
    5214:	b003      	add	sp, #12
    5216:	4718      	bx	r3
    5218:	7fffffff 	.word	0x7fffffff
    521c:	2000006c 	.word	0x2000006c

00005220 <strcmp>:
    5220:	7802      	ldrb	r2, [r0, #0]
    5222:	780b      	ldrb	r3, [r1, #0]
    5224:	2a00      	cmp	r2, #0
    5226:	d003      	beq.n	5230 <strcmp+0x10>
    5228:	3001      	adds	r0, #1
    522a:	3101      	adds	r1, #1
    522c:	429a      	cmp	r2, r3
    522e:	d0f7      	beq.n	5220 <strcmp>
    5230:	1ad0      	subs	r0, r2, r3
    5232:	4770      	bx	lr

00005234 <__swbuf_r>:
    5234:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    5236:	0005      	movs	r5, r0
    5238:	000f      	movs	r7, r1
    523a:	0014      	movs	r4, r2
    523c:	2800      	cmp	r0, #0
    523e:	d004      	beq.n	524a <__swbuf_r+0x16>
    5240:	6983      	ldr	r3, [r0, #24]
    5242:	2b00      	cmp	r3, #0
    5244:	d101      	bne.n	524a <__swbuf_r+0x16>
    5246:	f000 f9b7 	bl	55b8 <__sinit>
    524a:	4b23      	ldr	r3, [pc, #140]	; (52d8 <__swbuf_r+0xa4>)
    524c:	429c      	cmp	r4, r3
    524e:	d101      	bne.n	5254 <__swbuf_r+0x20>
    5250:	686c      	ldr	r4, [r5, #4]
    5252:	e008      	b.n	5266 <__swbuf_r+0x32>
    5254:	4b21      	ldr	r3, [pc, #132]	; (52dc <__swbuf_r+0xa8>)
    5256:	429c      	cmp	r4, r3
    5258:	d101      	bne.n	525e <__swbuf_r+0x2a>
    525a:	68ac      	ldr	r4, [r5, #8]
    525c:	e003      	b.n	5266 <__swbuf_r+0x32>
    525e:	4b20      	ldr	r3, [pc, #128]	; (52e0 <__swbuf_r+0xac>)
    5260:	429c      	cmp	r4, r3
    5262:	d100      	bne.n	5266 <__swbuf_r+0x32>
    5264:	68ec      	ldr	r4, [r5, #12]
    5266:	69a3      	ldr	r3, [r4, #24]
    5268:	60a3      	str	r3, [r4, #8]
    526a:	89a3      	ldrh	r3, [r4, #12]
    526c:	071b      	lsls	r3, r3, #28
    526e:	d50a      	bpl.n	5286 <__swbuf_r+0x52>
    5270:	6923      	ldr	r3, [r4, #16]
    5272:	2b00      	cmp	r3, #0
    5274:	d007      	beq.n	5286 <__swbuf_r+0x52>
    5276:	6823      	ldr	r3, [r4, #0]
    5278:	6922      	ldr	r2, [r4, #16]
    527a:	b2fe      	uxtb	r6, r7
    527c:	1a98      	subs	r0, r3, r2
    527e:	6963      	ldr	r3, [r4, #20]
    5280:	4298      	cmp	r0, r3
    5282:	db0f      	blt.n	52a4 <__swbuf_r+0x70>
    5284:	e008      	b.n	5298 <__swbuf_r+0x64>
    5286:	0021      	movs	r1, r4
    5288:	0028      	movs	r0, r5
    528a:	f000 f82b 	bl	52e4 <__swsetup_r>
    528e:	2800      	cmp	r0, #0
    5290:	d0f1      	beq.n	5276 <__swbuf_r+0x42>
    5292:	2001      	movs	r0, #1
    5294:	4240      	negs	r0, r0
    5296:	e01d      	b.n	52d4 <__swbuf_r+0xa0>
    5298:	0021      	movs	r1, r4
    529a:	0028      	movs	r0, r5
    529c:	f000 f91e 	bl	54dc <_fflush_r>
    52a0:	2800      	cmp	r0, #0
    52a2:	d1f6      	bne.n	5292 <__swbuf_r+0x5e>
    52a4:	68a3      	ldr	r3, [r4, #8]
    52a6:	3001      	adds	r0, #1
    52a8:	3b01      	subs	r3, #1
    52aa:	60a3      	str	r3, [r4, #8]
    52ac:	6823      	ldr	r3, [r4, #0]
    52ae:	1c5a      	adds	r2, r3, #1
    52b0:	6022      	str	r2, [r4, #0]
    52b2:	701f      	strb	r7, [r3, #0]
    52b4:	6963      	ldr	r3, [r4, #20]
    52b6:	4298      	cmp	r0, r3
    52b8:	d005      	beq.n	52c6 <__swbuf_r+0x92>
    52ba:	89a3      	ldrh	r3, [r4, #12]
    52bc:	0030      	movs	r0, r6
    52be:	07db      	lsls	r3, r3, #31
    52c0:	d508      	bpl.n	52d4 <__swbuf_r+0xa0>
    52c2:	2e0a      	cmp	r6, #10
    52c4:	d106      	bne.n	52d4 <__swbuf_r+0xa0>
    52c6:	0021      	movs	r1, r4
    52c8:	0028      	movs	r0, r5
    52ca:	f000 f907 	bl	54dc <_fflush_r>
    52ce:	2800      	cmp	r0, #0
    52d0:	d1df      	bne.n	5292 <__swbuf_r+0x5e>
    52d2:	0030      	movs	r0, r6
    52d4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    52d6:	46c0      	nop			; (mov r8, r8)
    52d8:	000066a0 	.word	0x000066a0
    52dc:	000066c0 	.word	0x000066c0
    52e0:	000066e0 	.word	0x000066e0

000052e4 <__swsetup_r>:
    52e4:	4b36      	ldr	r3, [pc, #216]	; (53c0 <__swsetup_r+0xdc>)
    52e6:	b570      	push	{r4, r5, r6, lr}
    52e8:	681d      	ldr	r5, [r3, #0]
    52ea:	0006      	movs	r6, r0
    52ec:	000c      	movs	r4, r1
    52ee:	2d00      	cmp	r5, #0
    52f0:	d005      	beq.n	52fe <__swsetup_r+0x1a>
    52f2:	69ab      	ldr	r3, [r5, #24]
    52f4:	2b00      	cmp	r3, #0
    52f6:	d102      	bne.n	52fe <__swsetup_r+0x1a>
    52f8:	0028      	movs	r0, r5
    52fa:	f000 f95d 	bl	55b8 <__sinit>
    52fe:	4b31      	ldr	r3, [pc, #196]	; (53c4 <__swsetup_r+0xe0>)
    5300:	429c      	cmp	r4, r3
    5302:	d101      	bne.n	5308 <__swsetup_r+0x24>
    5304:	686c      	ldr	r4, [r5, #4]
    5306:	e008      	b.n	531a <__swsetup_r+0x36>
    5308:	4b2f      	ldr	r3, [pc, #188]	; (53c8 <__swsetup_r+0xe4>)
    530a:	429c      	cmp	r4, r3
    530c:	d101      	bne.n	5312 <__swsetup_r+0x2e>
    530e:	68ac      	ldr	r4, [r5, #8]
    5310:	e003      	b.n	531a <__swsetup_r+0x36>
    5312:	4b2e      	ldr	r3, [pc, #184]	; (53cc <__swsetup_r+0xe8>)
    5314:	429c      	cmp	r4, r3
    5316:	d100      	bne.n	531a <__swsetup_r+0x36>
    5318:	68ec      	ldr	r4, [r5, #12]
    531a:	220c      	movs	r2, #12
    531c:	5ea3      	ldrsh	r3, [r4, r2]
    531e:	b29a      	uxth	r2, r3
    5320:	0711      	lsls	r1, r2, #28
    5322:	d423      	bmi.n	536c <__swsetup_r+0x88>
    5324:	06d1      	lsls	r1, r2, #27
    5326:	d407      	bmi.n	5338 <__swsetup_r+0x54>
    5328:	2209      	movs	r2, #9
    532a:	2001      	movs	r0, #1
    532c:	6032      	str	r2, [r6, #0]
    532e:	3237      	adds	r2, #55	; 0x37
    5330:	4313      	orrs	r3, r2
    5332:	81a3      	strh	r3, [r4, #12]
    5334:	4240      	negs	r0, r0
    5336:	e042      	b.n	53be <__swsetup_r+0xda>
    5338:	0753      	lsls	r3, r2, #29
    533a:	d513      	bpl.n	5364 <__swsetup_r+0x80>
    533c:	6b61      	ldr	r1, [r4, #52]	; 0x34
    533e:	2900      	cmp	r1, #0
    5340:	d008      	beq.n	5354 <__swsetup_r+0x70>
    5342:	0023      	movs	r3, r4
    5344:	3344      	adds	r3, #68	; 0x44
    5346:	4299      	cmp	r1, r3
    5348:	d002      	beq.n	5350 <__swsetup_r+0x6c>
    534a:	0030      	movs	r0, r6
    534c:	f000 fa36 	bl	57bc <_free_r>
    5350:	2300      	movs	r3, #0
    5352:	6363      	str	r3, [r4, #52]	; 0x34
    5354:	2224      	movs	r2, #36	; 0x24
    5356:	89a3      	ldrh	r3, [r4, #12]
    5358:	4393      	bics	r3, r2
    535a:	81a3      	strh	r3, [r4, #12]
    535c:	2300      	movs	r3, #0
    535e:	6063      	str	r3, [r4, #4]
    5360:	6923      	ldr	r3, [r4, #16]
    5362:	6023      	str	r3, [r4, #0]
    5364:	2208      	movs	r2, #8
    5366:	89a3      	ldrh	r3, [r4, #12]
    5368:	4313      	orrs	r3, r2
    536a:	81a3      	strh	r3, [r4, #12]
    536c:	6923      	ldr	r3, [r4, #16]
    536e:	2b00      	cmp	r3, #0
    5370:	d10b      	bne.n	538a <__swsetup_r+0xa6>
    5372:	23a0      	movs	r3, #160	; 0xa0
    5374:	89a2      	ldrh	r2, [r4, #12]
    5376:	009b      	lsls	r3, r3, #2
    5378:	4013      	ands	r3, r2
    537a:	2280      	movs	r2, #128	; 0x80
    537c:	0092      	lsls	r2, r2, #2
    537e:	4293      	cmp	r3, r2
    5380:	d003      	beq.n	538a <__swsetup_r+0xa6>
    5382:	0021      	movs	r1, r4
    5384:	0030      	movs	r0, r6
    5386:	f000 f9d1 	bl	572c <__smakebuf_r>
    538a:	2301      	movs	r3, #1
    538c:	89a2      	ldrh	r2, [r4, #12]
    538e:	4013      	ands	r3, r2
    5390:	d005      	beq.n	539e <__swsetup_r+0xba>
    5392:	2300      	movs	r3, #0
    5394:	60a3      	str	r3, [r4, #8]
    5396:	6963      	ldr	r3, [r4, #20]
    5398:	425b      	negs	r3, r3
    539a:	61a3      	str	r3, [r4, #24]
    539c:	e003      	b.n	53a6 <__swsetup_r+0xc2>
    539e:	0792      	lsls	r2, r2, #30
    53a0:	d400      	bmi.n	53a4 <__swsetup_r+0xc0>
    53a2:	6963      	ldr	r3, [r4, #20]
    53a4:	60a3      	str	r3, [r4, #8]
    53a6:	2000      	movs	r0, #0
    53a8:	6923      	ldr	r3, [r4, #16]
    53aa:	4283      	cmp	r3, r0
    53ac:	d107      	bne.n	53be <__swsetup_r+0xda>
    53ae:	220c      	movs	r2, #12
    53b0:	5ea3      	ldrsh	r3, [r4, r2]
    53b2:	061a      	lsls	r2, r3, #24
    53b4:	d503      	bpl.n	53be <__swsetup_r+0xda>
    53b6:	2240      	movs	r2, #64	; 0x40
    53b8:	4313      	orrs	r3, r2
    53ba:	81a3      	strh	r3, [r4, #12]
    53bc:	3801      	subs	r0, #1
    53be:	bd70      	pop	{r4, r5, r6, pc}
    53c0:	2000006c 	.word	0x2000006c
    53c4:	000066a0 	.word	0x000066a0
    53c8:	000066c0 	.word	0x000066c0
    53cc:	000066e0 	.word	0x000066e0

000053d0 <__sflush_r>:
    53d0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    53d2:	898a      	ldrh	r2, [r1, #12]
    53d4:	0005      	movs	r5, r0
    53d6:	000c      	movs	r4, r1
    53d8:	0713      	lsls	r3, r2, #28
    53da:	d45a      	bmi.n	5492 <__sflush_r+0xc2>
    53dc:	684b      	ldr	r3, [r1, #4]
    53de:	2b00      	cmp	r3, #0
    53e0:	dc02      	bgt.n	53e8 <__sflush_r+0x18>
    53e2:	6c0b      	ldr	r3, [r1, #64]	; 0x40
    53e4:	2b00      	cmp	r3, #0
    53e6:	dd19      	ble.n	541c <__sflush_r+0x4c>
    53e8:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
    53ea:	2f00      	cmp	r7, #0
    53ec:	d016      	beq.n	541c <__sflush_r+0x4c>
    53ee:	2300      	movs	r3, #0
    53f0:	682e      	ldr	r6, [r5, #0]
    53f2:	602b      	str	r3, [r5, #0]
    53f4:	2380      	movs	r3, #128	; 0x80
    53f6:	015b      	lsls	r3, r3, #5
    53f8:	401a      	ands	r2, r3
    53fa:	d001      	beq.n	5400 <__sflush_r+0x30>
    53fc:	6d60      	ldr	r0, [r4, #84]	; 0x54
    53fe:	e014      	b.n	542a <__sflush_r+0x5a>
    5400:	2301      	movs	r3, #1
    5402:	6a21      	ldr	r1, [r4, #32]
    5404:	0028      	movs	r0, r5
    5406:	47b8      	blx	r7
    5408:	1c43      	adds	r3, r0, #1
    540a:	d10e      	bne.n	542a <__sflush_r+0x5a>
    540c:	682b      	ldr	r3, [r5, #0]
    540e:	2b00      	cmp	r3, #0
    5410:	d00b      	beq.n	542a <__sflush_r+0x5a>
    5412:	2b1d      	cmp	r3, #29
    5414:	d001      	beq.n	541a <__sflush_r+0x4a>
    5416:	2b16      	cmp	r3, #22
    5418:	d102      	bne.n	5420 <__sflush_r+0x50>
    541a:	602e      	str	r6, [r5, #0]
    541c:	2000      	movs	r0, #0
    541e:	e05a      	b.n	54d6 <__sflush_r+0x106>
    5420:	2240      	movs	r2, #64	; 0x40
    5422:	89a3      	ldrh	r3, [r4, #12]
    5424:	4313      	orrs	r3, r2
    5426:	81a3      	strh	r3, [r4, #12]
    5428:	e055      	b.n	54d6 <__sflush_r+0x106>
    542a:	89a3      	ldrh	r3, [r4, #12]
    542c:	075b      	lsls	r3, r3, #29
    542e:	d506      	bpl.n	543e <__sflush_r+0x6e>
    5430:	6863      	ldr	r3, [r4, #4]
    5432:	1ac0      	subs	r0, r0, r3
    5434:	6b63      	ldr	r3, [r4, #52]	; 0x34
    5436:	2b00      	cmp	r3, #0
    5438:	d001      	beq.n	543e <__sflush_r+0x6e>
    543a:	6c23      	ldr	r3, [r4, #64]	; 0x40
    543c:	1ac0      	subs	r0, r0, r3
    543e:	2300      	movs	r3, #0
    5440:	0002      	movs	r2, r0
    5442:	6a21      	ldr	r1, [r4, #32]
    5444:	0028      	movs	r0, r5
    5446:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
    5448:	47b8      	blx	r7
    544a:	89a3      	ldrh	r3, [r4, #12]
    544c:	1c42      	adds	r2, r0, #1
    544e:	d106      	bne.n	545e <__sflush_r+0x8e>
    5450:	6829      	ldr	r1, [r5, #0]
    5452:	291d      	cmp	r1, #29
    5454:	d83a      	bhi.n	54cc <__sflush_r+0xfc>
    5456:	4a20      	ldr	r2, [pc, #128]	; (54d8 <__sflush_r+0x108>)
    5458:	40ca      	lsrs	r2, r1
    545a:	07d2      	lsls	r2, r2, #31
    545c:	d536      	bpl.n	54cc <__sflush_r+0xfc>
    545e:	2200      	movs	r2, #0
    5460:	6062      	str	r2, [r4, #4]
    5462:	6922      	ldr	r2, [r4, #16]
    5464:	6022      	str	r2, [r4, #0]
    5466:	04db      	lsls	r3, r3, #19
    5468:	d505      	bpl.n	5476 <__sflush_r+0xa6>
    546a:	1c43      	adds	r3, r0, #1
    546c:	d102      	bne.n	5474 <__sflush_r+0xa4>
    546e:	682b      	ldr	r3, [r5, #0]
    5470:	2b00      	cmp	r3, #0
    5472:	d100      	bne.n	5476 <__sflush_r+0xa6>
    5474:	6560      	str	r0, [r4, #84]	; 0x54
    5476:	6b61      	ldr	r1, [r4, #52]	; 0x34
    5478:	602e      	str	r6, [r5, #0]
    547a:	2900      	cmp	r1, #0
    547c:	d0ce      	beq.n	541c <__sflush_r+0x4c>
    547e:	0023      	movs	r3, r4
    5480:	3344      	adds	r3, #68	; 0x44
    5482:	4299      	cmp	r1, r3
    5484:	d002      	beq.n	548c <__sflush_r+0xbc>
    5486:	0028      	movs	r0, r5
    5488:	f000 f998 	bl	57bc <_free_r>
    548c:	2000      	movs	r0, #0
    548e:	6360      	str	r0, [r4, #52]	; 0x34
    5490:	e021      	b.n	54d6 <__sflush_r+0x106>
    5492:	690f      	ldr	r7, [r1, #16]
    5494:	2f00      	cmp	r7, #0
    5496:	d0c1      	beq.n	541c <__sflush_r+0x4c>
    5498:	680b      	ldr	r3, [r1, #0]
    549a:	600f      	str	r7, [r1, #0]
    549c:	1bdb      	subs	r3, r3, r7
    549e:	9301      	str	r3, [sp, #4]
    54a0:	2300      	movs	r3, #0
    54a2:	0792      	lsls	r2, r2, #30
    54a4:	d100      	bne.n	54a8 <__sflush_r+0xd8>
    54a6:	694b      	ldr	r3, [r1, #20]
    54a8:	60a3      	str	r3, [r4, #8]
    54aa:	e003      	b.n	54b4 <__sflush_r+0xe4>
    54ac:	9b01      	ldr	r3, [sp, #4]
    54ae:	183f      	adds	r7, r7, r0
    54b0:	1a1b      	subs	r3, r3, r0
    54b2:	9301      	str	r3, [sp, #4]
    54b4:	9b01      	ldr	r3, [sp, #4]
    54b6:	2b00      	cmp	r3, #0
    54b8:	ddb0      	ble.n	541c <__sflush_r+0x4c>
    54ba:	9b01      	ldr	r3, [sp, #4]
    54bc:	003a      	movs	r2, r7
    54be:	6a21      	ldr	r1, [r4, #32]
    54c0:	0028      	movs	r0, r5
    54c2:	6aa6      	ldr	r6, [r4, #40]	; 0x28
    54c4:	47b0      	blx	r6
    54c6:	2800      	cmp	r0, #0
    54c8:	dcf0      	bgt.n	54ac <__sflush_r+0xdc>
    54ca:	89a3      	ldrh	r3, [r4, #12]
    54cc:	2240      	movs	r2, #64	; 0x40
    54ce:	2001      	movs	r0, #1
    54d0:	4313      	orrs	r3, r2
    54d2:	81a3      	strh	r3, [r4, #12]
    54d4:	4240      	negs	r0, r0
    54d6:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
    54d8:	20400001 	.word	0x20400001

000054dc <_fflush_r>:
    54dc:	690b      	ldr	r3, [r1, #16]
    54de:	b570      	push	{r4, r5, r6, lr}
    54e0:	0005      	movs	r5, r0
    54e2:	000c      	movs	r4, r1
    54e4:	2b00      	cmp	r3, #0
    54e6:	d101      	bne.n	54ec <_fflush_r+0x10>
    54e8:	2000      	movs	r0, #0
    54ea:	e01c      	b.n	5526 <_fflush_r+0x4a>
    54ec:	2800      	cmp	r0, #0
    54ee:	d004      	beq.n	54fa <_fflush_r+0x1e>
    54f0:	6983      	ldr	r3, [r0, #24]
    54f2:	2b00      	cmp	r3, #0
    54f4:	d101      	bne.n	54fa <_fflush_r+0x1e>
    54f6:	f000 f85f 	bl	55b8 <__sinit>
    54fa:	4b0b      	ldr	r3, [pc, #44]	; (5528 <_fflush_r+0x4c>)
    54fc:	429c      	cmp	r4, r3
    54fe:	d101      	bne.n	5504 <_fflush_r+0x28>
    5500:	686c      	ldr	r4, [r5, #4]
    5502:	e008      	b.n	5516 <_fflush_r+0x3a>
    5504:	4b09      	ldr	r3, [pc, #36]	; (552c <_fflush_r+0x50>)
    5506:	429c      	cmp	r4, r3
    5508:	d101      	bne.n	550e <_fflush_r+0x32>
    550a:	68ac      	ldr	r4, [r5, #8]
    550c:	e003      	b.n	5516 <_fflush_r+0x3a>
    550e:	4b08      	ldr	r3, [pc, #32]	; (5530 <_fflush_r+0x54>)
    5510:	429c      	cmp	r4, r3
    5512:	d100      	bne.n	5516 <_fflush_r+0x3a>
    5514:	68ec      	ldr	r4, [r5, #12]
    5516:	220c      	movs	r2, #12
    5518:	5ea3      	ldrsh	r3, [r4, r2]
    551a:	2b00      	cmp	r3, #0
    551c:	d0e4      	beq.n	54e8 <_fflush_r+0xc>
    551e:	0021      	movs	r1, r4
    5520:	0028      	movs	r0, r5
    5522:	f7ff ff55 	bl	53d0 <__sflush_r>
    5526:	bd70      	pop	{r4, r5, r6, pc}
    5528:	000066a0 	.word	0x000066a0
    552c:	000066c0 	.word	0x000066c0
    5530:	000066e0 	.word	0x000066e0

00005534 <_cleanup_r>:
    5534:	b510      	push	{r4, lr}
    5536:	4902      	ldr	r1, [pc, #8]	; (5540 <_cleanup_r+0xc>)
    5538:	f000 f8b0 	bl	569c <_fwalk_reent>
    553c:	bd10      	pop	{r4, pc}
    553e:	46c0      	nop			; (mov r8, r8)
    5540:	000054dd 	.word	0x000054dd

00005544 <std.isra.0>:
    5544:	2300      	movs	r3, #0
    5546:	b510      	push	{r4, lr}
    5548:	0004      	movs	r4, r0
    554a:	6003      	str	r3, [r0, #0]
    554c:	6043      	str	r3, [r0, #4]
    554e:	6083      	str	r3, [r0, #8]
    5550:	8181      	strh	r1, [r0, #12]
    5552:	6643      	str	r3, [r0, #100]	; 0x64
    5554:	81c2      	strh	r2, [r0, #14]
    5556:	6103      	str	r3, [r0, #16]
    5558:	6143      	str	r3, [r0, #20]
    555a:	6183      	str	r3, [r0, #24]
    555c:	0019      	movs	r1, r3
    555e:	2208      	movs	r2, #8
    5560:	305c      	adds	r0, #92	; 0x5c
    5562:	f7ff fd5e 	bl	5022 <memset>
    5566:	4b05      	ldr	r3, [pc, #20]	; (557c <std.isra.0+0x38>)
    5568:	6224      	str	r4, [r4, #32]
    556a:	6263      	str	r3, [r4, #36]	; 0x24
    556c:	4b04      	ldr	r3, [pc, #16]	; (5580 <std.isra.0+0x3c>)
    556e:	62a3      	str	r3, [r4, #40]	; 0x28
    5570:	4b04      	ldr	r3, [pc, #16]	; (5584 <std.isra.0+0x40>)
    5572:	62e3      	str	r3, [r4, #44]	; 0x2c
    5574:	4b04      	ldr	r3, [pc, #16]	; (5588 <std.isra.0+0x44>)
    5576:	6323      	str	r3, [r4, #48]	; 0x30
    5578:	bd10      	pop	{r4, pc}
    557a:	46c0      	nop			; (mov r8, r8)
    557c:	00006181 	.word	0x00006181
    5580:	000061a9 	.word	0x000061a9
    5584:	000061e1 	.word	0x000061e1
    5588:	0000620d 	.word	0x0000620d

0000558c <__sfmoreglue>:
    558c:	b570      	push	{r4, r5, r6, lr}
    558e:	2568      	movs	r5, #104	; 0x68
    5590:	1e4b      	subs	r3, r1, #1
    5592:	435d      	muls	r5, r3
    5594:	000e      	movs	r6, r1
    5596:	0029      	movs	r1, r5
    5598:	3174      	adds	r1, #116	; 0x74
    559a:	f000 f955 	bl	5848 <_malloc_r>
    559e:	1e04      	subs	r4, r0, #0
    55a0:	d008      	beq.n	55b4 <__sfmoreglue+0x28>
    55a2:	2100      	movs	r1, #0
    55a4:	002a      	movs	r2, r5
    55a6:	6001      	str	r1, [r0, #0]
    55a8:	6046      	str	r6, [r0, #4]
    55aa:	300c      	adds	r0, #12
    55ac:	60a0      	str	r0, [r4, #8]
    55ae:	3268      	adds	r2, #104	; 0x68
    55b0:	f7ff fd37 	bl	5022 <memset>
    55b4:	0020      	movs	r0, r4
    55b6:	bd70      	pop	{r4, r5, r6, pc}

000055b8 <__sinit>:
    55b8:	6983      	ldr	r3, [r0, #24]
    55ba:	b513      	push	{r0, r1, r4, lr}
    55bc:	0004      	movs	r4, r0
    55be:	2b00      	cmp	r3, #0
    55c0:	d128      	bne.n	5614 <__sinit+0x5c>
    55c2:	6483      	str	r3, [r0, #72]	; 0x48
    55c4:	64c3      	str	r3, [r0, #76]	; 0x4c
    55c6:	6503      	str	r3, [r0, #80]	; 0x50
    55c8:	4b13      	ldr	r3, [pc, #76]	; (5618 <__sinit+0x60>)
    55ca:	4a14      	ldr	r2, [pc, #80]	; (561c <__sinit+0x64>)
    55cc:	681b      	ldr	r3, [r3, #0]
    55ce:	6282      	str	r2, [r0, #40]	; 0x28
    55d0:	9301      	str	r3, [sp, #4]
    55d2:	4298      	cmp	r0, r3
    55d4:	d101      	bne.n	55da <__sinit+0x22>
    55d6:	2301      	movs	r3, #1
    55d8:	6183      	str	r3, [r0, #24]
    55da:	0020      	movs	r0, r4
    55dc:	f000 f820 	bl	5620 <__sfp>
    55e0:	6060      	str	r0, [r4, #4]
    55e2:	0020      	movs	r0, r4
    55e4:	f000 f81c 	bl	5620 <__sfp>
    55e8:	60a0      	str	r0, [r4, #8]
    55ea:	0020      	movs	r0, r4
    55ec:	f000 f818 	bl	5620 <__sfp>
    55f0:	2200      	movs	r2, #0
    55f2:	60e0      	str	r0, [r4, #12]
    55f4:	2104      	movs	r1, #4
    55f6:	6860      	ldr	r0, [r4, #4]
    55f8:	f7ff ffa4 	bl	5544 <std.isra.0>
    55fc:	2201      	movs	r2, #1
    55fe:	2109      	movs	r1, #9
    5600:	68a0      	ldr	r0, [r4, #8]
    5602:	f7ff ff9f 	bl	5544 <std.isra.0>
    5606:	2202      	movs	r2, #2
    5608:	2112      	movs	r1, #18
    560a:	68e0      	ldr	r0, [r4, #12]
    560c:	f7ff ff9a 	bl	5544 <std.isra.0>
    5610:	2301      	movs	r3, #1
    5612:	61a3      	str	r3, [r4, #24]
    5614:	bd13      	pop	{r0, r1, r4, pc}
    5616:	46c0      	nop			; (mov r8, r8)
    5618:	0000669c 	.word	0x0000669c
    561c:	00005535 	.word	0x00005535

00005620 <__sfp>:
    5620:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    5622:	4b1d      	ldr	r3, [pc, #116]	; (5698 <__sfp+0x78>)
    5624:	0006      	movs	r6, r0
    5626:	681d      	ldr	r5, [r3, #0]
    5628:	69ab      	ldr	r3, [r5, #24]
    562a:	2b00      	cmp	r3, #0
    562c:	d102      	bne.n	5634 <__sfp+0x14>
    562e:	0028      	movs	r0, r5
    5630:	f7ff ffc2 	bl	55b8 <__sinit>
    5634:	3548      	adds	r5, #72	; 0x48
    5636:	68ac      	ldr	r4, [r5, #8]
    5638:	686b      	ldr	r3, [r5, #4]
    563a:	3b01      	subs	r3, #1
    563c:	d405      	bmi.n	564a <__sfp+0x2a>
    563e:	220c      	movs	r2, #12
    5640:	5ea7      	ldrsh	r7, [r4, r2]
    5642:	2f00      	cmp	r7, #0
    5644:	d010      	beq.n	5668 <__sfp+0x48>
    5646:	3468      	adds	r4, #104	; 0x68
    5648:	e7f7      	b.n	563a <__sfp+0x1a>
    564a:	682b      	ldr	r3, [r5, #0]
    564c:	2b00      	cmp	r3, #0
    564e:	d001      	beq.n	5654 <__sfp+0x34>
    5650:	682d      	ldr	r5, [r5, #0]
    5652:	e7f0      	b.n	5636 <__sfp+0x16>
    5654:	2104      	movs	r1, #4
    5656:	0030      	movs	r0, r6
    5658:	f7ff ff98 	bl	558c <__sfmoreglue>
    565c:	6028      	str	r0, [r5, #0]
    565e:	2800      	cmp	r0, #0
    5660:	d1f6      	bne.n	5650 <__sfp+0x30>
    5662:	230c      	movs	r3, #12
    5664:	6033      	str	r3, [r6, #0]
    5666:	e016      	b.n	5696 <__sfp+0x76>
    5668:	2301      	movs	r3, #1
    566a:	0020      	movs	r0, r4
    566c:	425b      	negs	r3, r3
    566e:	81e3      	strh	r3, [r4, #14]
    5670:	3302      	adds	r3, #2
    5672:	81a3      	strh	r3, [r4, #12]
    5674:	6667      	str	r7, [r4, #100]	; 0x64
    5676:	6027      	str	r7, [r4, #0]
    5678:	60a7      	str	r7, [r4, #8]
    567a:	6067      	str	r7, [r4, #4]
    567c:	6127      	str	r7, [r4, #16]
    567e:	6167      	str	r7, [r4, #20]
    5680:	61a7      	str	r7, [r4, #24]
    5682:	305c      	adds	r0, #92	; 0x5c
    5684:	2208      	movs	r2, #8
    5686:	0039      	movs	r1, r7
    5688:	f7ff fccb 	bl	5022 <memset>
    568c:	0020      	movs	r0, r4
    568e:	6367      	str	r7, [r4, #52]	; 0x34
    5690:	63a7      	str	r7, [r4, #56]	; 0x38
    5692:	64a7      	str	r7, [r4, #72]	; 0x48
    5694:	64e7      	str	r7, [r4, #76]	; 0x4c
    5696:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    5698:	0000669c 	.word	0x0000669c

0000569c <_fwalk_reent>:
    569c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    569e:	0004      	movs	r4, r0
    56a0:	0007      	movs	r7, r0
    56a2:	2600      	movs	r6, #0
    56a4:	9101      	str	r1, [sp, #4]
    56a6:	3448      	adds	r4, #72	; 0x48
    56a8:	2c00      	cmp	r4, #0
    56aa:	d016      	beq.n	56da <_fwalk_reent+0x3e>
    56ac:	6863      	ldr	r3, [r4, #4]
    56ae:	68a5      	ldr	r5, [r4, #8]
    56b0:	9300      	str	r3, [sp, #0]
    56b2:	9b00      	ldr	r3, [sp, #0]
    56b4:	3b01      	subs	r3, #1
    56b6:	9300      	str	r3, [sp, #0]
    56b8:	d40d      	bmi.n	56d6 <_fwalk_reent+0x3a>
    56ba:	89ab      	ldrh	r3, [r5, #12]
    56bc:	2b01      	cmp	r3, #1
    56be:	d908      	bls.n	56d2 <_fwalk_reent+0x36>
    56c0:	220e      	movs	r2, #14
    56c2:	5eab      	ldrsh	r3, [r5, r2]
    56c4:	3301      	adds	r3, #1
    56c6:	d004      	beq.n	56d2 <_fwalk_reent+0x36>
    56c8:	0029      	movs	r1, r5
    56ca:	0038      	movs	r0, r7
    56cc:	9b01      	ldr	r3, [sp, #4]
    56ce:	4798      	blx	r3
    56d0:	4306      	orrs	r6, r0
    56d2:	3568      	adds	r5, #104	; 0x68
    56d4:	e7ed      	b.n	56b2 <_fwalk_reent+0x16>
    56d6:	6824      	ldr	r4, [r4, #0]
    56d8:	e7e6      	b.n	56a8 <_fwalk_reent+0xc>
    56da:	0030      	movs	r0, r6
    56dc:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
	...

000056e0 <__swhatbuf_r>:
    56e0:	b570      	push	{r4, r5, r6, lr}
    56e2:	000e      	movs	r6, r1
    56e4:	001d      	movs	r5, r3
    56e6:	230e      	movs	r3, #14
    56e8:	5ec9      	ldrsh	r1, [r1, r3]
    56ea:	b090      	sub	sp, #64	; 0x40
    56ec:	0014      	movs	r4, r2
    56ee:	2900      	cmp	r1, #0
    56f0:	da06      	bge.n	5700 <__swhatbuf_r+0x20>
    56f2:	2300      	movs	r3, #0
    56f4:	602b      	str	r3, [r5, #0]
    56f6:	89b3      	ldrh	r3, [r6, #12]
    56f8:	061b      	lsls	r3, r3, #24
    56fa:	d50f      	bpl.n	571c <__swhatbuf_r+0x3c>
    56fc:	2340      	movs	r3, #64	; 0x40
    56fe:	e00f      	b.n	5720 <__swhatbuf_r+0x40>
    5700:	aa01      	add	r2, sp, #4
    5702:	f000 fdaf 	bl	6264 <_fstat_r>
    5706:	2800      	cmp	r0, #0
    5708:	dbf3      	blt.n	56f2 <__swhatbuf_r+0x12>
    570a:	23f0      	movs	r3, #240	; 0xf0
    570c:	9a02      	ldr	r2, [sp, #8]
    570e:	021b      	lsls	r3, r3, #8
    5710:	4013      	ands	r3, r2
    5712:	4a05      	ldr	r2, [pc, #20]	; (5728 <__swhatbuf_r+0x48>)
    5714:	189b      	adds	r3, r3, r2
    5716:	425a      	negs	r2, r3
    5718:	4153      	adcs	r3, r2
    571a:	602b      	str	r3, [r5, #0]
    571c:	2380      	movs	r3, #128	; 0x80
    571e:	00db      	lsls	r3, r3, #3
    5720:	2000      	movs	r0, #0
    5722:	6023      	str	r3, [r4, #0]
    5724:	b010      	add	sp, #64	; 0x40
    5726:	bd70      	pop	{r4, r5, r6, pc}
    5728:	ffffe000 	.word	0xffffe000

0000572c <__smakebuf_r>:
    572c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    572e:	2602      	movs	r6, #2
    5730:	898b      	ldrh	r3, [r1, #12]
    5732:	0005      	movs	r5, r0
    5734:	000c      	movs	r4, r1
    5736:	4233      	tst	r3, r6
    5738:	d110      	bne.n	575c <__smakebuf_r+0x30>
    573a:	ab01      	add	r3, sp, #4
    573c:	466a      	mov	r2, sp
    573e:	f7ff ffcf 	bl	56e0 <__swhatbuf_r>
    5742:	9900      	ldr	r1, [sp, #0]
    5744:	0007      	movs	r7, r0
    5746:	0028      	movs	r0, r5
    5748:	f000 f87e 	bl	5848 <_malloc_r>
    574c:	2800      	cmp	r0, #0
    574e:	d10c      	bne.n	576a <__smakebuf_r+0x3e>
    5750:	220c      	movs	r2, #12
    5752:	5ea3      	ldrsh	r3, [r4, r2]
    5754:	059a      	lsls	r2, r3, #22
    5756:	d423      	bmi.n	57a0 <__smakebuf_r+0x74>
    5758:	4333      	orrs	r3, r6
    575a:	81a3      	strh	r3, [r4, #12]
    575c:	0023      	movs	r3, r4
    575e:	3347      	adds	r3, #71	; 0x47
    5760:	6023      	str	r3, [r4, #0]
    5762:	6123      	str	r3, [r4, #16]
    5764:	2301      	movs	r3, #1
    5766:	6163      	str	r3, [r4, #20]
    5768:	e01a      	b.n	57a0 <__smakebuf_r+0x74>
    576a:	2280      	movs	r2, #128	; 0x80
    576c:	4b0d      	ldr	r3, [pc, #52]	; (57a4 <__smakebuf_r+0x78>)
    576e:	62ab      	str	r3, [r5, #40]	; 0x28
    5770:	89a3      	ldrh	r3, [r4, #12]
    5772:	6020      	str	r0, [r4, #0]
    5774:	4313      	orrs	r3, r2
    5776:	81a3      	strh	r3, [r4, #12]
    5778:	9b00      	ldr	r3, [sp, #0]
    577a:	6120      	str	r0, [r4, #16]
    577c:	6163      	str	r3, [r4, #20]
    577e:	9b01      	ldr	r3, [sp, #4]
    5780:	2b00      	cmp	r3, #0
    5782:	d00a      	beq.n	579a <__smakebuf_r+0x6e>
    5784:	230e      	movs	r3, #14
    5786:	5ee1      	ldrsh	r1, [r4, r3]
    5788:	0028      	movs	r0, r5
    578a:	f000 fd7d 	bl	6288 <_isatty_r>
    578e:	2800      	cmp	r0, #0
    5790:	d003      	beq.n	579a <__smakebuf_r+0x6e>
    5792:	2201      	movs	r2, #1
    5794:	89a3      	ldrh	r3, [r4, #12]
    5796:	4313      	orrs	r3, r2
    5798:	81a3      	strh	r3, [r4, #12]
    579a:	89a3      	ldrh	r3, [r4, #12]
    579c:	431f      	orrs	r7, r3
    579e:	81a7      	strh	r7, [r4, #12]
    57a0:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
    57a2:	46c0      	nop			; (mov r8, r8)
    57a4:	00005535 	.word	0x00005535

000057a8 <malloc>:
    57a8:	b510      	push	{r4, lr}
    57aa:	4b03      	ldr	r3, [pc, #12]	; (57b8 <malloc+0x10>)
    57ac:	0001      	movs	r1, r0
    57ae:	6818      	ldr	r0, [r3, #0]
    57b0:	f000 f84a 	bl	5848 <_malloc_r>
    57b4:	bd10      	pop	{r4, pc}
    57b6:	46c0      	nop			; (mov r8, r8)
    57b8:	2000006c 	.word	0x2000006c

000057bc <_free_r>:
    57bc:	b530      	push	{r4, r5, lr}
    57be:	2900      	cmp	r1, #0
    57c0:	d03e      	beq.n	5840 <_free_r+0x84>
    57c2:	3904      	subs	r1, #4
    57c4:	680b      	ldr	r3, [r1, #0]
    57c6:	2b00      	cmp	r3, #0
    57c8:	da00      	bge.n	57cc <_free_r+0x10>
    57ca:	18c9      	adds	r1, r1, r3
    57cc:	4a1d      	ldr	r2, [pc, #116]	; (5844 <_free_r+0x88>)
    57ce:	6813      	ldr	r3, [r2, #0]
    57d0:	0014      	movs	r4, r2
    57d2:	2b00      	cmp	r3, #0
    57d4:	d102      	bne.n	57dc <_free_r+0x20>
    57d6:	604b      	str	r3, [r1, #4]
    57d8:	6011      	str	r1, [r2, #0]
    57da:	e031      	b.n	5840 <_free_r+0x84>
    57dc:	428b      	cmp	r3, r1
    57de:	d90d      	bls.n	57fc <_free_r+0x40>
    57e0:	680a      	ldr	r2, [r1, #0]
    57e2:	1888      	adds	r0, r1, r2
    57e4:	4283      	cmp	r3, r0
    57e6:	d103      	bne.n	57f0 <_free_r+0x34>
    57e8:	6818      	ldr	r0, [r3, #0]
    57ea:	685b      	ldr	r3, [r3, #4]
    57ec:	1882      	adds	r2, r0, r2
    57ee:	600a      	str	r2, [r1, #0]
    57f0:	604b      	str	r3, [r1, #4]
    57f2:	6021      	str	r1, [r4, #0]
    57f4:	e024      	b.n	5840 <_free_r+0x84>
    57f6:	428a      	cmp	r2, r1
    57f8:	d803      	bhi.n	5802 <_free_r+0x46>
    57fa:	0013      	movs	r3, r2
    57fc:	685a      	ldr	r2, [r3, #4]
    57fe:	2a00      	cmp	r2, #0
    5800:	d1f9      	bne.n	57f6 <_free_r+0x3a>
    5802:	681d      	ldr	r5, [r3, #0]
    5804:	195c      	adds	r4, r3, r5
    5806:	428c      	cmp	r4, r1
    5808:	d10b      	bne.n	5822 <_free_r+0x66>
    580a:	6809      	ldr	r1, [r1, #0]
    580c:	1869      	adds	r1, r5, r1
    580e:	1858      	adds	r0, r3, r1
    5810:	6019      	str	r1, [r3, #0]
    5812:	4282      	cmp	r2, r0
    5814:	d114      	bne.n	5840 <_free_r+0x84>
    5816:	6810      	ldr	r0, [r2, #0]
    5818:	6852      	ldr	r2, [r2, #4]
    581a:	1841      	adds	r1, r0, r1
    581c:	6019      	str	r1, [r3, #0]
    581e:	605a      	str	r2, [r3, #4]
    5820:	e00e      	b.n	5840 <_free_r+0x84>
    5822:	428c      	cmp	r4, r1
    5824:	d902      	bls.n	582c <_free_r+0x70>
    5826:	230c      	movs	r3, #12
    5828:	6003      	str	r3, [r0, #0]
    582a:	e009      	b.n	5840 <_free_r+0x84>
    582c:	6808      	ldr	r0, [r1, #0]
    582e:	180c      	adds	r4, r1, r0
    5830:	42a2      	cmp	r2, r4
    5832:	d103      	bne.n	583c <_free_r+0x80>
    5834:	6814      	ldr	r4, [r2, #0]
    5836:	6852      	ldr	r2, [r2, #4]
    5838:	1820      	adds	r0, r4, r0
    583a:	6008      	str	r0, [r1, #0]
    583c:	604a      	str	r2, [r1, #4]
    583e:	6059      	str	r1, [r3, #4]
    5840:	bd30      	pop	{r4, r5, pc}
    5842:	46c0      	nop			; (mov r8, r8)
    5844:	200000d0 	.word	0x200000d0

00005848 <_malloc_r>:
    5848:	2303      	movs	r3, #3
    584a:	b570      	push	{r4, r5, r6, lr}
    584c:	1ccd      	adds	r5, r1, #3
    584e:	439d      	bics	r5, r3
    5850:	3508      	adds	r5, #8
    5852:	0006      	movs	r6, r0
    5854:	2d0c      	cmp	r5, #12
    5856:	d201      	bcs.n	585c <_malloc_r+0x14>
    5858:	250c      	movs	r5, #12
    585a:	e005      	b.n	5868 <_malloc_r+0x20>
    585c:	2d00      	cmp	r5, #0
    585e:	da03      	bge.n	5868 <_malloc_r+0x20>
    5860:	230c      	movs	r3, #12
    5862:	2000      	movs	r0, #0
    5864:	6033      	str	r3, [r6, #0]
    5866:	e040      	b.n	58ea <_malloc_r+0xa2>
    5868:	42a9      	cmp	r1, r5
    586a:	d8f9      	bhi.n	5860 <_malloc_r+0x18>
    586c:	4b1f      	ldr	r3, [pc, #124]	; (58ec <_malloc_r+0xa4>)
    586e:	681c      	ldr	r4, [r3, #0]
    5870:	001a      	movs	r2, r3
    5872:	0021      	movs	r1, r4
    5874:	2900      	cmp	r1, #0
    5876:	d013      	beq.n	58a0 <_malloc_r+0x58>
    5878:	680b      	ldr	r3, [r1, #0]
    587a:	1b5b      	subs	r3, r3, r5
    587c:	d40d      	bmi.n	589a <_malloc_r+0x52>
    587e:	2b0b      	cmp	r3, #11
    5880:	d902      	bls.n	5888 <_malloc_r+0x40>
    5882:	600b      	str	r3, [r1, #0]
    5884:	18cc      	adds	r4, r1, r3
    5886:	e01e      	b.n	58c6 <_malloc_r+0x7e>
    5888:	428c      	cmp	r4, r1
    588a:	d102      	bne.n	5892 <_malloc_r+0x4a>
    588c:	6863      	ldr	r3, [r4, #4]
    588e:	6013      	str	r3, [r2, #0]
    5890:	e01a      	b.n	58c8 <_malloc_r+0x80>
    5892:	684b      	ldr	r3, [r1, #4]
    5894:	6063      	str	r3, [r4, #4]
    5896:	000c      	movs	r4, r1
    5898:	e016      	b.n	58c8 <_malloc_r+0x80>
    589a:	000c      	movs	r4, r1
    589c:	6849      	ldr	r1, [r1, #4]
    589e:	e7e9      	b.n	5874 <_malloc_r+0x2c>
    58a0:	4c13      	ldr	r4, [pc, #76]	; (58f0 <_malloc_r+0xa8>)
    58a2:	6823      	ldr	r3, [r4, #0]
    58a4:	2b00      	cmp	r3, #0
    58a6:	d103      	bne.n	58b0 <_malloc_r+0x68>
    58a8:	0030      	movs	r0, r6
    58aa:	f000 fc57 	bl	615c <_sbrk_r>
    58ae:	6020      	str	r0, [r4, #0]
    58b0:	0029      	movs	r1, r5
    58b2:	0030      	movs	r0, r6
    58b4:	f000 fc52 	bl	615c <_sbrk_r>
    58b8:	1c43      	adds	r3, r0, #1
    58ba:	d0d1      	beq.n	5860 <_malloc_r+0x18>
    58bc:	2303      	movs	r3, #3
    58be:	1cc4      	adds	r4, r0, #3
    58c0:	439c      	bics	r4, r3
    58c2:	42a0      	cmp	r0, r4
    58c4:	d10a      	bne.n	58dc <_malloc_r+0x94>
    58c6:	6025      	str	r5, [r4, #0]
    58c8:	0020      	movs	r0, r4
    58ca:	2207      	movs	r2, #7
    58cc:	300b      	adds	r0, #11
    58ce:	1d23      	adds	r3, r4, #4
    58d0:	4390      	bics	r0, r2
    58d2:	1ac3      	subs	r3, r0, r3
    58d4:	d009      	beq.n	58ea <_malloc_r+0xa2>
    58d6:	425a      	negs	r2, r3
    58d8:	50e2      	str	r2, [r4, r3]
    58da:	e006      	b.n	58ea <_malloc_r+0xa2>
    58dc:	1a21      	subs	r1, r4, r0
    58de:	0030      	movs	r0, r6
    58e0:	f000 fc3c 	bl	615c <_sbrk_r>
    58e4:	1c43      	adds	r3, r0, #1
    58e6:	d1ee      	bne.n	58c6 <_malloc_r+0x7e>
    58e8:	e7ba      	b.n	5860 <_malloc_r+0x18>
    58ea:	bd70      	pop	{r4, r5, r6, pc}
    58ec:	200000d0 	.word	0x200000d0
    58f0:	200000cc 	.word	0x200000cc

000058f4 <__ssputs_r>:
    58f4:	b5f0      	push	{r4, r5, r6, r7, lr}
    58f6:	688e      	ldr	r6, [r1, #8]
    58f8:	b085      	sub	sp, #20
    58fa:	0007      	movs	r7, r0
    58fc:	000c      	movs	r4, r1
    58fe:	9203      	str	r2, [sp, #12]
    5900:	9301      	str	r3, [sp, #4]
    5902:	429e      	cmp	r6, r3
    5904:	d843      	bhi.n	598e <__ssputs_r+0x9a>
    5906:	2390      	movs	r3, #144	; 0x90
    5908:	898a      	ldrh	r2, [r1, #12]
    590a:	00db      	lsls	r3, r3, #3
    590c:	421a      	tst	r2, r3
    590e:	d03e      	beq.n	598e <__ssputs_r+0x9a>
    5910:	2503      	movs	r5, #3
    5912:	6909      	ldr	r1, [r1, #16]
    5914:	6823      	ldr	r3, [r4, #0]
    5916:	9801      	ldr	r0, [sp, #4]
    5918:	1a5b      	subs	r3, r3, r1
    591a:	9302      	str	r3, [sp, #8]
    591c:	6963      	ldr	r3, [r4, #20]
    591e:	435d      	muls	r5, r3
    5920:	0feb      	lsrs	r3, r5, #31
    5922:	195d      	adds	r5, r3, r5
    5924:	9b02      	ldr	r3, [sp, #8]
    5926:	106d      	asrs	r5, r5, #1
    5928:	3301      	adds	r3, #1
    592a:	181b      	adds	r3, r3, r0
    592c:	42ab      	cmp	r3, r5
    592e:	d900      	bls.n	5932 <__ssputs_r+0x3e>
    5930:	001d      	movs	r5, r3
    5932:	0553      	lsls	r3, r2, #21
    5934:	d510      	bpl.n	5958 <__ssputs_r+0x64>
    5936:	0029      	movs	r1, r5
    5938:	0038      	movs	r0, r7
    593a:	f7ff ff85 	bl	5848 <_malloc_r>
    593e:	1e06      	subs	r6, r0, #0
    5940:	d014      	beq.n	596c <__ssputs_r+0x78>
    5942:	9a02      	ldr	r2, [sp, #8]
    5944:	6921      	ldr	r1, [r4, #16]
    5946:	f7ff fb63 	bl	5010 <memcpy>
    594a:	89a2      	ldrh	r2, [r4, #12]
    594c:	4b19      	ldr	r3, [pc, #100]	; (59b4 <__ssputs_r+0xc0>)
    594e:	4013      	ands	r3, r2
    5950:	2280      	movs	r2, #128	; 0x80
    5952:	4313      	orrs	r3, r2
    5954:	81a3      	strh	r3, [r4, #12]
    5956:	e012      	b.n	597e <__ssputs_r+0x8a>
    5958:	002a      	movs	r2, r5
    595a:	0038      	movs	r0, r7
    595c:	f000 fcda 	bl	6314 <_realloc_r>
    5960:	1e06      	subs	r6, r0, #0
    5962:	d10c      	bne.n	597e <__ssputs_r+0x8a>
    5964:	6921      	ldr	r1, [r4, #16]
    5966:	0038      	movs	r0, r7
    5968:	f7ff ff28 	bl	57bc <_free_r>
    596c:	230c      	movs	r3, #12
    596e:	2240      	movs	r2, #64	; 0x40
    5970:	2001      	movs	r0, #1
    5972:	603b      	str	r3, [r7, #0]
    5974:	89a3      	ldrh	r3, [r4, #12]
    5976:	4240      	negs	r0, r0
    5978:	4313      	orrs	r3, r2
    597a:	81a3      	strh	r3, [r4, #12]
    597c:	e017      	b.n	59ae <__ssputs_r+0xba>
    597e:	9b02      	ldr	r3, [sp, #8]
    5980:	6126      	str	r6, [r4, #16]
    5982:	18f6      	adds	r6, r6, r3
    5984:	6026      	str	r6, [r4, #0]
    5986:	6165      	str	r5, [r4, #20]
    5988:	9e01      	ldr	r6, [sp, #4]
    598a:	1aed      	subs	r5, r5, r3
    598c:	60a5      	str	r5, [r4, #8]
    598e:	9b01      	ldr	r3, [sp, #4]
    5990:	42b3      	cmp	r3, r6
    5992:	d200      	bcs.n	5996 <__ssputs_r+0xa2>
    5994:	001e      	movs	r6, r3
    5996:	0032      	movs	r2, r6
    5998:	9903      	ldr	r1, [sp, #12]
    599a:	6820      	ldr	r0, [r4, #0]
    599c:	f000 fca5 	bl	62ea <memmove>
    59a0:	2000      	movs	r0, #0
    59a2:	68a3      	ldr	r3, [r4, #8]
    59a4:	1b9b      	subs	r3, r3, r6
    59a6:	60a3      	str	r3, [r4, #8]
    59a8:	6823      	ldr	r3, [r4, #0]
    59aa:	199e      	adds	r6, r3, r6
    59ac:	6026      	str	r6, [r4, #0]
    59ae:	b005      	add	sp, #20
    59b0:	bdf0      	pop	{r4, r5, r6, r7, pc}
    59b2:	46c0      	nop			; (mov r8, r8)
    59b4:	fffffb7f 	.word	0xfffffb7f

000059b8 <_svfiprintf_r>:
    59b8:	b5f0      	push	{r4, r5, r6, r7, lr}
    59ba:	b09f      	sub	sp, #124	; 0x7c
    59bc:	9002      	str	r0, [sp, #8]
    59be:	9305      	str	r3, [sp, #20]
    59c0:	898b      	ldrh	r3, [r1, #12]
    59c2:	000f      	movs	r7, r1
    59c4:	0016      	movs	r6, r2
    59c6:	061b      	lsls	r3, r3, #24
    59c8:	d510      	bpl.n	59ec <_svfiprintf_r+0x34>
    59ca:	690b      	ldr	r3, [r1, #16]
    59cc:	2b00      	cmp	r3, #0
    59ce:	d10d      	bne.n	59ec <_svfiprintf_r+0x34>
    59d0:	2140      	movs	r1, #64	; 0x40
    59d2:	f7ff ff39 	bl	5848 <_malloc_r>
    59d6:	6038      	str	r0, [r7, #0]
    59d8:	6138      	str	r0, [r7, #16]
    59da:	2800      	cmp	r0, #0
    59dc:	d104      	bne.n	59e8 <_svfiprintf_r+0x30>
    59de:	230c      	movs	r3, #12
    59e0:	9a02      	ldr	r2, [sp, #8]
    59e2:	3801      	subs	r0, #1
    59e4:	6013      	str	r3, [r2, #0]
    59e6:	e0d8      	b.n	5b9a <_svfiprintf_r+0x1e2>
    59e8:	2340      	movs	r3, #64	; 0x40
    59ea:	617b      	str	r3, [r7, #20]
    59ec:	2300      	movs	r3, #0
    59ee:	ad06      	add	r5, sp, #24
    59f0:	616b      	str	r3, [r5, #20]
    59f2:	3320      	adds	r3, #32
    59f4:	766b      	strb	r3, [r5, #25]
    59f6:	3310      	adds	r3, #16
    59f8:	76ab      	strb	r3, [r5, #26]
    59fa:	0034      	movs	r4, r6
    59fc:	7823      	ldrb	r3, [r4, #0]
    59fe:	2b00      	cmp	r3, #0
    5a00:	d103      	bne.n	5a0a <_svfiprintf_r+0x52>
    5a02:	1ba3      	subs	r3, r4, r6
    5a04:	9304      	str	r3, [sp, #16]
    5a06:	d012      	beq.n	5a2e <_svfiprintf_r+0x76>
    5a08:	e003      	b.n	5a12 <_svfiprintf_r+0x5a>
    5a0a:	2b25      	cmp	r3, #37	; 0x25
    5a0c:	d0f9      	beq.n	5a02 <_svfiprintf_r+0x4a>
    5a0e:	3401      	adds	r4, #1
    5a10:	e7f4      	b.n	59fc <_svfiprintf_r+0x44>
    5a12:	1ba3      	subs	r3, r4, r6
    5a14:	0032      	movs	r2, r6
    5a16:	0039      	movs	r1, r7
    5a18:	9802      	ldr	r0, [sp, #8]
    5a1a:	f7ff ff6b 	bl	58f4 <__ssputs_r>
    5a1e:	1c43      	adds	r3, r0, #1
    5a20:	d100      	bne.n	5a24 <_svfiprintf_r+0x6c>
    5a22:	e0b4      	b.n	5b8e <_svfiprintf_r+0x1d6>
    5a24:	696a      	ldr	r2, [r5, #20]
    5a26:	9b04      	ldr	r3, [sp, #16]
    5a28:	4694      	mov	ip, r2
    5a2a:	4463      	add	r3, ip
    5a2c:	616b      	str	r3, [r5, #20]
    5a2e:	7823      	ldrb	r3, [r4, #0]
    5a30:	2b00      	cmp	r3, #0
    5a32:	d100      	bne.n	5a36 <_svfiprintf_r+0x7e>
    5a34:	e0ab      	b.n	5b8e <_svfiprintf_r+0x1d6>
    5a36:	2201      	movs	r2, #1
    5a38:	2300      	movs	r3, #0
    5a3a:	4252      	negs	r2, r2
    5a3c:	606a      	str	r2, [r5, #4]
    5a3e:	a902      	add	r1, sp, #8
    5a40:	3254      	adds	r2, #84	; 0x54
    5a42:	1852      	adds	r2, r2, r1
    5a44:	3401      	adds	r4, #1
    5a46:	602b      	str	r3, [r5, #0]
    5a48:	60eb      	str	r3, [r5, #12]
    5a4a:	60ab      	str	r3, [r5, #8]
    5a4c:	7013      	strb	r3, [r2, #0]
    5a4e:	65ab      	str	r3, [r5, #88]	; 0x58
    5a50:	4e53      	ldr	r6, [pc, #332]	; (5ba0 <_svfiprintf_r+0x1e8>)
    5a52:	7821      	ldrb	r1, [r4, #0]
    5a54:	2205      	movs	r2, #5
    5a56:	0030      	movs	r0, r6
    5a58:	f000 fc3c 	bl	62d4 <memchr>
    5a5c:	2800      	cmp	r0, #0
    5a5e:	d007      	beq.n	5a70 <_svfiprintf_r+0xb8>
    5a60:	2301      	movs	r3, #1
    5a62:	1b80      	subs	r0, r0, r6
    5a64:	4083      	lsls	r3, r0
    5a66:	682a      	ldr	r2, [r5, #0]
    5a68:	3401      	adds	r4, #1
    5a6a:	4313      	orrs	r3, r2
    5a6c:	602b      	str	r3, [r5, #0]
    5a6e:	e7ef      	b.n	5a50 <_svfiprintf_r+0x98>
    5a70:	682b      	ldr	r3, [r5, #0]
    5a72:	06da      	lsls	r2, r3, #27
    5a74:	d504      	bpl.n	5a80 <_svfiprintf_r+0xc8>
    5a76:	2253      	movs	r2, #83	; 0x53
    5a78:	2120      	movs	r1, #32
    5a7a:	a802      	add	r0, sp, #8
    5a7c:	1812      	adds	r2, r2, r0
    5a7e:	7011      	strb	r1, [r2, #0]
    5a80:	071a      	lsls	r2, r3, #28
    5a82:	d504      	bpl.n	5a8e <_svfiprintf_r+0xd6>
    5a84:	2253      	movs	r2, #83	; 0x53
    5a86:	212b      	movs	r1, #43	; 0x2b
    5a88:	a802      	add	r0, sp, #8
    5a8a:	1812      	adds	r2, r2, r0
    5a8c:	7011      	strb	r1, [r2, #0]
    5a8e:	7822      	ldrb	r2, [r4, #0]
    5a90:	2a2a      	cmp	r2, #42	; 0x2a
    5a92:	d003      	beq.n	5a9c <_svfiprintf_r+0xe4>
    5a94:	9b09      	ldr	r3, [sp, #36]	; 0x24
    5a96:	2000      	movs	r0, #0
    5a98:	210a      	movs	r1, #10
    5a9a:	e00e      	b.n	5aba <_svfiprintf_r+0x102>
    5a9c:	9a05      	ldr	r2, [sp, #20]
    5a9e:	1d11      	adds	r1, r2, #4
    5aa0:	6812      	ldr	r2, [r2, #0]
    5aa2:	9105      	str	r1, [sp, #20]
    5aa4:	2a00      	cmp	r2, #0
    5aa6:	db01      	blt.n	5aac <_svfiprintf_r+0xf4>
    5aa8:	9209      	str	r2, [sp, #36]	; 0x24
    5aaa:	e004      	b.n	5ab6 <_svfiprintf_r+0xfe>
    5aac:	4252      	negs	r2, r2
    5aae:	60ea      	str	r2, [r5, #12]
    5ab0:	2202      	movs	r2, #2
    5ab2:	4313      	orrs	r3, r2
    5ab4:	602b      	str	r3, [r5, #0]
    5ab6:	3401      	adds	r4, #1
    5ab8:	e00b      	b.n	5ad2 <_svfiprintf_r+0x11a>
    5aba:	7822      	ldrb	r2, [r4, #0]
    5abc:	3a30      	subs	r2, #48	; 0x30
    5abe:	2a09      	cmp	r2, #9
    5ac0:	d804      	bhi.n	5acc <_svfiprintf_r+0x114>
    5ac2:	434b      	muls	r3, r1
    5ac4:	3401      	adds	r4, #1
    5ac6:	189b      	adds	r3, r3, r2
    5ac8:	2001      	movs	r0, #1
    5aca:	e7f6      	b.n	5aba <_svfiprintf_r+0x102>
    5acc:	2800      	cmp	r0, #0
    5ace:	d000      	beq.n	5ad2 <_svfiprintf_r+0x11a>
    5ad0:	9309      	str	r3, [sp, #36]	; 0x24
    5ad2:	7823      	ldrb	r3, [r4, #0]
    5ad4:	2b2e      	cmp	r3, #46	; 0x2e
    5ad6:	d11e      	bne.n	5b16 <_svfiprintf_r+0x15e>
    5ad8:	7863      	ldrb	r3, [r4, #1]
    5ada:	2b2a      	cmp	r3, #42	; 0x2a
    5adc:	d10a      	bne.n	5af4 <_svfiprintf_r+0x13c>
    5ade:	9b05      	ldr	r3, [sp, #20]
    5ae0:	3402      	adds	r4, #2
    5ae2:	1d1a      	adds	r2, r3, #4
    5ae4:	681b      	ldr	r3, [r3, #0]
    5ae6:	9205      	str	r2, [sp, #20]
    5ae8:	2b00      	cmp	r3, #0
    5aea:	da01      	bge.n	5af0 <_svfiprintf_r+0x138>
    5aec:	2301      	movs	r3, #1
    5aee:	425b      	negs	r3, r3
    5af0:	9307      	str	r3, [sp, #28]
    5af2:	e010      	b.n	5b16 <_svfiprintf_r+0x15e>
    5af4:	2300      	movs	r3, #0
    5af6:	200a      	movs	r0, #10
    5af8:	001a      	movs	r2, r3
    5afa:	3401      	adds	r4, #1
    5afc:	606b      	str	r3, [r5, #4]
    5afe:	7821      	ldrb	r1, [r4, #0]
    5b00:	3930      	subs	r1, #48	; 0x30
    5b02:	2909      	cmp	r1, #9
    5b04:	d804      	bhi.n	5b10 <_svfiprintf_r+0x158>
    5b06:	4342      	muls	r2, r0
    5b08:	3401      	adds	r4, #1
    5b0a:	1852      	adds	r2, r2, r1
    5b0c:	2301      	movs	r3, #1
    5b0e:	e7f6      	b.n	5afe <_svfiprintf_r+0x146>
    5b10:	2b00      	cmp	r3, #0
    5b12:	d000      	beq.n	5b16 <_svfiprintf_r+0x15e>
    5b14:	9207      	str	r2, [sp, #28]
    5b16:	4e23      	ldr	r6, [pc, #140]	; (5ba4 <_svfiprintf_r+0x1ec>)
    5b18:	7821      	ldrb	r1, [r4, #0]
    5b1a:	2203      	movs	r2, #3
    5b1c:	0030      	movs	r0, r6
    5b1e:	f000 fbd9 	bl	62d4 <memchr>
    5b22:	2800      	cmp	r0, #0
    5b24:	d006      	beq.n	5b34 <_svfiprintf_r+0x17c>
    5b26:	2340      	movs	r3, #64	; 0x40
    5b28:	1b80      	subs	r0, r0, r6
    5b2a:	4083      	lsls	r3, r0
    5b2c:	682a      	ldr	r2, [r5, #0]
    5b2e:	3401      	adds	r4, #1
    5b30:	4313      	orrs	r3, r2
    5b32:	602b      	str	r3, [r5, #0]
    5b34:	7821      	ldrb	r1, [r4, #0]
    5b36:	2206      	movs	r2, #6
    5b38:	481b      	ldr	r0, [pc, #108]	; (5ba8 <_svfiprintf_r+0x1f0>)
    5b3a:	1c66      	adds	r6, r4, #1
    5b3c:	7629      	strb	r1, [r5, #24]
    5b3e:	f000 fbc9 	bl	62d4 <memchr>
    5b42:	2800      	cmp	r0, #0
    5b44:	d012      	beq.n	5b6c <_svfiprintf_r+0x1b4>
    5b46:	4b19      	ldr	r3, [pc, #100]	; (5bac <_svfiprintf_r+0x1f4>)
    5b48:	2b00      	cmp	r3, #0
    5b4a:	d106      	bne.n	5b5a <_svfiprintf_r+0x1a2>
    5b4c:	2207      	movs	r2, #7
    5b4e:	9b05      	ldr	r3, [sp, #20]
    5b50:	3307      	adds	r3, #7
    5b52:	4393      	bics	r3, r2
    5b54:	3308      	adds	r3, #8
    5b56:	9305      	str	r3, [sp, #20]
    5b58:	e014      	b.n	5b84 <_svfiprintf_r+0x1cc>
    5b5a:	ab05      	add	r3, sp, #20
    5b5c:	9300      	str	r3, [sp, #0]
    5b5e:	003a      	movs	r2, r7
    5b60:	4b13      	ldr	r3, [pc, #76]	; (5bb0 <_svfiprintf_r+0x1f8>)
    5b62:	0029      	movs	r1, r5
    5b64:	9802      	ldr	r0, [sp, #8]
    5b66:	e000      	b.n	5b6a <_svfiprintf_r+0x1b2>
    5b68:	bf00      	nop
    5b6a:	e007      	b.n	5b7c <_svfiprintf_r+0x1c4>
    5b6c:	ab05      	add	r3, sp, #20
    5b6e:	9300      	str	r3, [sp, #0]
    5b70:	003a      	movs	r2, r7
    5b72:	4b0f      	ldr	r3, [pc, #60]	; (5bb0 <_svfiprintf_r+0x1f8>)
    5b74:	0029      	movs	r1, r5
    5b76:	9802      	ldr	r0, [sp, #8]
    5b78:	f000 f9ce 	bl	5f18 <_printf_i>
    5b7c:	9003      	str	r0, [sp, #12]
    5b7e:	9b03      	ldr	r3, [sp, #12]
    5b80:	3301      	adds	r3, #1
    5b82:	d004      	beq.n	5b8e <_svfiprintf_r+0x1d6>
    5b84:	696b      	ldr	r3, [r5, #20]
    5b86:	9a03      	ldr	r2, [sp, #12]
    5b88:	189b      	adds	r3, r3, r2
    5b8a:	616b      	str	r3, [r5, #20]
    5b8c:	e735      	b.n	59fa <_svfiprintf_r+0x42>
    5b8e:	89bb      	ldrh	r3, [r7, #12]
    5b90:	980b      	ldr	r0, [sp, #44]	; 0x2c
    5b92:	065b      	lsls	r3, r3, #25
    5b94:	d501      	bpl.n	5b9a <_svfiprintf_r+0x1e2>
    5b96:	2001      	movs	r0, #1
    5b98:	4240      	negs	r0, r0
    5b9a:	b01f      	add	sp, #124	; 0x7c
    5b9c:	bdf0      	pop	{r4, r5, r6, r7, pc}
    5b9e:	46c0      	nop			; (mov r8, r8)
    5ba0:	00006700 	.word	0x00006700
    5ba4:	00006706 	.word	0x00006706
    5ba8:	0000670a 	.word	0x0000670a
    5bac:	00000000 	.word	0x00000000
    5bb0:	000058f5 	.word	0x000058f5

00005bb4 <__sfputc_r>:
    5bb4:	6893      	ldr	r3, [r2, #8]
    5bb6:	b510      	push	{r4, lr}
    5bb8:	3b01      	subs	r3, #1
    5bba:	6093      	str	r3, [r2, #8]
    5bbc:	2b00      	cmp	r3, #0
    5bbe:	da05      	bge.n	5bcc <__sfputc_r+0x18>
    5bc0:	6994      	ldr	r4, [r2, #24]
    5bc2:	42a3      	cmp	r3, r4
    5bc4:	db08      	blt.n	5bd8 <__sfputc_r+0x24>
    5bc6:	b2cb      	uxtb	r3, r1
    5bc8:	2b0a      	cmp	r3, #10
    5bca:	d005      	beq.n	5bd8 <__sfputc_r+0x24>
    5bcc:	6813      	ldr	r3, [r2, #0]
    5bce:	1c58      	adds	r0, r3, #1
    5bd0:	6010      	str	r0, [r2, #0]
    5bd2:	7019      	strb	r1, [r3, #0]
    5bd4:	b2c8      	uxtb	r0, r1
    5bd6:	e001      	b.n	5bdc <__sfputc_r+0x28>
    5bd8:	f7ff fb2c 	bl	5234 <__swbuf_r>
    5bdc:	bd10      	pop	{r4, pc}

00005bde <__sfputs_r>:
    5bde:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    5be0:	0006      	movs	r6, r0
    5be2:	000f      	movs	r7, r1
    5be4:	0014      	movs	r4, r2
    5be6:	18d5      	adds	r5, r2, r3
    5be8:	42ac      	cmp	r4, r5
    5bea:	d008      	beq.n	5bfe <__sfputs_r+0x20>
    5bec:	7821      	ldrb	r1, [r4, #0]
    5bee:	003a      	movs	r2, r7
    5bf0:	0030      	movs	r0, r6
    5bf2:	f7ff ffdf 	bl	5bb4 <__sfputc_r>
    5bf6:	3401      	adds	r4, #1
    5bf8:	1c43      	adds	r3, r0, #1
    5bfa:	d1f5      	bne.n	5be8 <__sfputs_r+0xa>
    5bfc:	e000      	b.n	5c00 <__sfputs_r+0x22>
    5bfe:	2000      	movs	r0, #0
    5c00:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

00005c04 <_vfiprintf_r>:
    5c04:	b5f0      	push	{r4, r5, r6, r7, lr}
    5c06:	b09f      	sub	sp, #124	; 0x7c
    5c08:	0006      	movs	r6, r0
    5c0a:	000f      	movs	r7, r1
    5c0c:	9202      	str	r2, [sp, #8]
    5c0e:	9305      	str	r3, [sp, #20]
    5c10:	2800      	cmp	r0, #0
    5c12:	d004      	beq.n	5c1e <_vfiprintf_r+0x1a>
    5c14:	6983      	ldr	r3, [r0, #24]
    5c16:	2b00      	cmp	r3, #0
    5c18:	d101      	bne.n	5c1e <_vfiprintf_r+0x1a>
    5c1a:	f7ff fccd 	bl	55b8 <__sinit>
    5c1e:	4b7f      	ldr	r3, [pc, #508]	; (5e1c <_vfiprintf_r+0x218>)
    5c20:	429f      	cmp	r7, r3
    5c22:	d101      	bne.n	5c28 <_vfiprintf_r+0x24>
    5c24:	6877      	ldr	r7, [r6, #4]
    5c26:	e008      	b.n	5c3a <_vfiprintf_r+0x36>
    5c28:	4b7d      	ldr	r3, [pc, #500]	; (5e20 <_vfiprintf_r+0x21c>)
    5c2a:	429f      	cmp	r7, r3
    5c2c:	d101      	bne.n	5c32 <_vfiprintf_r+0x2e>
    5c2e:	68b7      	ldr	r7, [r6, #8]
    5c30:	e003      	b.n	5c3a <_vfiprintf_r+0x36>
    5c32:	4b7c      	ldr	r3, [pc, #496]	; (5e24 <_vfiprintf_r+0x220>)
    5c34:	429f      	cmp	r7, r3
    5c36:	d100      	bne.n	5c3a <_vfiprintf_r+0x36>
    5c38:	68f7      	ldr	r7, [r6, #12]
    5c3a:	89bb      	ldrh	r3, [r7, #12]
    5c3c:	071b      	lsls	r3, r3, #28
    5c3e:	d50a      	bpl.n	5c56 <_vfiprintf_r+0x52>
    5c40:	693b      	ldr	r3, [r7, #16]
    5c42:	2b00      	cmp	r3, #0
    5c44:	d007      	beq.n	5c56 <_vfiprintf_r+0x52>
    5c46:	2300      	movs	r3, #0
    5c48:	ad06      	add	r5, sp, #24
    5c4a:	616b      	str	r3, [r5, #20]
    5c4c:	3320      	adds	r3, #32
    5c4e:	766b      	strb	r3, [r5, #25]
    5c50:	3310      	adds	r3, #16
    5c52:	76ab      	strb	r3, [r5, #26]
    5c54:	e03d      	b.n	5cd2 <_vfiprintf_r+0xce>
    5c56:	0039      	movs	r1, r7
    5c58:	0030      	movs	r0, r6
    5c5a:	f7ff fb43 	bl	52e4 <__swsetup_r>
    5c5e:	2800      	cmp	r0, #0
    5c60:	d0f1      	beq.n	5c46 <_vfiprintf_r+0x42>
    5c62:	2001      	movs	r0, #1
    5c64:	4240      	negs	r0, r0
    5c66:	e0d6      	b.n	5e16 <_vfiprintf_r+0x212>
    5c68:	9a05      	ldr	r2, [sp, #20]
    5c6a:	1d11      	adds	r1, r2, #4
    5c6c:	6812      	ldr	r2, [r2, #0]
    5c6e:	9105      	str	r1, [sp, #20]
    5c70:	2a00      	cmp	r2, #0
    5c72:	da00      	bge.n	5c76 <_vfiprintf_r+0x72>
    5c74:	e07f      	b.n	5d76 <_vfiprintf_r+0x172>
    5c76:	9209      	str	r2, [sp, #36]	; 0x24
    5c78:	3401      	adds	r4, #1
    5c7a:	7823      	ldrb	r3, [r4, #0]
    5c7c:	2b2e      	cmp	r3, #46	; 0x2e
    5c7e:	d100      	bne.n	5c82 <_vfiprintf_r+0x7e>
    5c80:	e08d      	b.n	5d9e <_vfiprintf_r+0x19a>
    5c82:	7821      	ldrb	r1, [r4, #0]
    5c84:	2203      	movs	r2, #3
    5c86:	4868      	ldr	r0, [pc, #416]	; (5e28 <_vfiprintf_r+0x224>)
    5c88:	f000 fb24 	bl	62d4 <memchr>
    5c8c:	2800      	cmp	r0, #0
    5c8e:	d007      	beq.n	5ca0 <_vfiprintf_r+0x9c>
    5c90:	4b65      	ldr	r3, [pc, #404]	; (5e28 <_vfiprintf_r+0x224>)
    5c92:	682a      	ldr	r2, [r5, #0]
    5c94:	1ac0      	subs	r0, r0, r3
    5c96:	2340      	movs	r3, #64	; 0x40
    5c98:	4083      	lsls	r3, r0
    5c9a:	4313      	orrs	r3, r2
    5c9c:	602b      	str	r3, [r5, #0]
    5c9e:	3401      	adds	r4, #1
    5ca0:	7821      	ldrb	r1, [r4, #0]
    5ca2:	1c63      	adds	r3, r4, #1
    5ca4:	2206      	movs	r2, #6
    5ca6:	4861      	ldr	r0, [pc, #388]	; (5e2c <_vfiprintf_r+0x228>)
    5ca8:	9302      	str	r3, [sp, #8]
    5caa:	7629      	strb	r1, [r5, #24]
    5cac:	f000 fb12 	bl	62d4 <memchr>
    5cb0:	2800      	cmp	r0, #0
    5cb2:	d100      	bne.n	5cb6 <_vfiprintf_r+0xb2>
    5cb4:	e09d      	b.n	5df2 <_vfiprintf_r+0x1ee>
    5cb6:	4b5e      	ldr	r3, [pc, #376]	; (5e30 <_vfiprintf_r+0x22c>)
    5cb8:	2b00      	cmp	r3, #0
    5cba:	d000      	beq.n	5cbe <_vfiprintf_r+0xba>
    5cbc:	e090      	b.n	5de0 <_vfiprintf_r+0x1dc>
    5cbe:	2207      	movs	r2, #7
    5cc0:	9b05      	ldr	r3, [sp, #20]
    5cc2:	3307      	adds	r3, #7
    5cc4:	4393      	bics	r3, r2
    5cc6:	3308      	adds	r3, #8
    5cc8:	9305      	str	r3, [sp, #20]
    5cca:	696b      	ldr	r3, [r5, #20]
    5ccc:	9a03      	ldr	r2, [sp, #12]
    5cce:	189b      	adds	r3, r3, r2
    5cd0:	616b      	str	r3, [r5, #20]
    5cd2:	9c02      	ldr	r4, [sp, #8]
    5cd4:	7823      	ldrb	r3, [r4, #0]
    5cd6:	2b00      	cmp	r3, #0
    5cd8:	d104      	bne.n	5ce4 <_vfiprintf_r+0xe0>
    5cda:	9b02      	ldr	r3, [sp, #8]
    5cdc:	1ae3      	subs	r3, r4, r3
    5cde:	9304      	str	r3, [sp, #16]
    5ce0:	d012      	beq.n	5d08 <_vfiprintf_r+0x104>
    5ce2:	e003      	b.n	5cec <_vfiprintf_r+0xe8>
    5ce4:	2b25      	cmp	r3, #37	; 0x25
    5ce6:	d0f8      	beq.n	5cda <_vfiprintf_r+0xd6>
    5ce8:	3401      	adds	r4, #1
    5cea:	e7f3      	b.n	5cd4 <_vfiprintf_r+0xd0>
    5cec:	9b04      	ldr	r3, [sp, #16]
    5cee:	9a02      	ldr	r2, [sp, #8]
    5cf0:	0039      	movs	r1, r7
    5cf2:	0030      	movs	r0, r6
    5cf4:	f7ff ff73 	bl	5bde <__sfputs_r>
    5cf8:	1c43      	adds	r3, r0, #1
    5cfa:	d100      	bne.n	5cfe <_vfiprintf_r+0xfa>
    5cfc:	e086      	b.n	5e0c <_vfiprintf_r+0x208>
    5cfe:	696a      	ldr	r2, [r5, #20]
    5d00:	9b04      	ldr	r3, [sp, #16]
    5d02:	4694      	mov	ip, r2
    5d04:	4463      	add	r3, ip
    5d06:	616b      	str	r3, [r5, #20]
    5d08:	7823      	ldrb	r3, [r4, #0]
    5d0a:	2b00      	cmp	r3, #0
    5d0c:	d07e      	beq.n	5e0c <_vfiprintf_r+0x208>
    5d0e:	2201      	movs	r2, #1
    5d10:	2300      	movs	r3, #0
    5d12:	4252      	negs	r2, r2
    5d14:	606a      	str	r2, [r5, #4]
    5d16:	a902      	add	r1, sp, #8
    5d18:	3254      	adds	r2, #84	; 0x54
    5d1a:	1852      	adds	r2, r2, r1
    5d1c:	3401      	adds	r4, #1
    5d1e:	602b      	str	r3, [r5, #0]
    5d20:	60eb      	str	r3, [r5, #12]
    5d22:	60ab      	str	r3, [r5, #8]
    5d24:	7013      	strb	r3, [r2, #0]
    5d26:	65ab      	str	r3, [r5, #88]	; 0x58
    5d28:	7821      	ldrb	r1, [r4, #0]
    5d2a:	2205      	movs	r2, #5
    5d2c:	4841      	ldr	r0, [pc, #260]	; (5e34 <_vfiprintf_r+0x230>)
    5d2e:	f000 fad1 	bl	62d4 <memchr>
    5d32:	2800      	cmp	r0, #0
    5d34:	d008      	beq.n	5d48 <_vfiprintf_r+0x144>
    5d36:	4b3f      	ldr	r3, [pc, #252]	; (5e34 <_vfiprintf_r+0x230>)
    5d38:	682a      	ldr	r2, [r5, #0]
    5d3a:	1ac0      	subs	r0, r0, r3
    5d3c:	2301      	movs	r3, #1
    5d3e:	4083      	lsls	r3, r0
    5d40:	4313      	orrs	r3, r2
    5d42:	602b      	str	r3, [r5, #0]
    5d44:	3401      	adds	r4, #1
    5d46:	e7ef      	b.n	5d28 <_vfiprintf_r+0x124>
    5d48:	682b      	ldr	r3, [r5, #0]
    5d4a:	06da      	lsls	r2, r3, #27
    5d4c:	d504      	bpl.n	5d58 <_vfiprintf_r+0x154>
    5d4e:	2253      	movs	r2, #83	; 0x53
    5d50:	2120      	movs	r1, #32
    5d52:	a802      	add	r0, sp, #8
    5d54:	1812      	adds	r2, r2, r0
    5d56:	7011      	strb	r1, [r2, #0]
    5d58:	071a      	lsls	r2, r3, #28
    5d5a:	d504      	bpl.n	5d66 <_vfiprintf_r+0x162>
    5d5c:	2253      	movs	r2, #83	; 0x53
    5d5e:	212b      	movs	r1, #43	; 0x2b
    5d60:	a802      	add	r0, sp, #8
    5d62:	1812      	adds	r2, r2, r0
    5d64:	7011      	strb	r1, [r2, #0]
    5d66:	7822      	ldrb	r2, [r4, #0]
    5d68:	2a2a      	cmp	r2, #42	; 0x2a
    5d6a:	d100      	bne.n	5d6e <_vfiprintf_r+0x16a>
    5d6c:	e77c      	b.n	5c68 <_vfiprintf_r+0x64>
    5d6e:	9b09      	ldr	r3, [sp, #36]	; 0x24
    5d70:	2000      	movs	r0, #0
    5d72:	210a      	movs	r1, #10
    5d74:	e005      	b.n	5d82 <_vfiprintf_r+0x17e>
    5d76:	4252      	negs	r2, r2
    5d78:	60ea      	str	r2, [r5, #12]
    5d7a:	2202      	movs	r2, #2
    5d7c:	4313      	orrs	r3, r2
    5d7e:	602b      	str	r3, [r5, #0]
    5d80:	e77a      	b.n	5c78 <_vfiprintf_r+0x74>
    5d82:	7822      	ldrb	r2, [r4, #0]
    5d84:	3a30      	subs	r2, #48	; 0x30
    5d86:	2a09      	cmp	r2, #9
    5d88:	d804      	bhi.n	5d94 <_vfiprintf_r+0x190>
    5d8a:	434b      	muls	r3, r1
    5d8c:	3401      	adds	r4, #1
    5d8e:	189b      	adds	r3, r3, r2
    5d90:	2001      	movs	r0, #1
    5d92:	e7f6      	b.n	5d82 <_vfiprintf_r+0x17e>
    5d94:	2800      	cmp	r0, #0
    5d96:	d100      	bne.n	5d9a <_vfiprintf_r+0x196>
    5d98:	e76f      	b.n	5c7a <_vfiprintf_r+0x76>
    5d9a:	9309      	str	r3, [sp, #36]	; 0x24
    5d9c:	e76d      	b.n	5c7a <_vfiprintf_r+0x76>
    5d9e:	7863      	ldrb	r3, [r4, #1]
    5da0:	2b2a      	cmp	r3, #42	; 0x2a
    5da2:	d10a      	bne.n	5dba <_vfiprintf_r+0x1b6>
    5da4:	9b05      	ldr	r3, [sp, #20]
    5da6:	3402      	adds	r4, #2
    5da8:	1d1a      	adds	r2, r3, #4
    5daa:	681b      	ldr	r3, [r3, #0]
    5dac:	9205      	str	r2, [sp, #20]
    5dae:	2b00      	cmp	r3, #0
    5db0:	da01      	bge.n	5db6 <_vfiprintf_r+0x1b2>
    5db2:	2301      	movs	r3, #1
    5db4:	425b      	negs	r3, r3
    5db6:	9307      	str	r3, [sp, #28]
    5db8:	e763      	b.n	5c82 <_vfiprintf_r+0x7e>
    5dba:	2300      	movs	r3, #0
    5dbc:	200a      	movs	r0, #10
    5dbe:	001a      	movs	r2, r3
    5dc0:	3401      	adds	r4, #1
    5dc2:	606b      	str	r3, [r5, #4]
    5dc4:	7821      	ldrb	r1, [r4, #0]
    5dc6:	3930      	subs	r1, #48	; 0x30
    5dc8:	2909      	cmp	r1, #9
    5dca:	d804      	bhi.n	5dd6 <_vfiprintf_r+0x1d2>
    5dcc:	4342      	muls	r2, r0
    5dce:	3401      	adds	r4, #1
    5dd0:	1852      	adds	r2, r2, r1
    5dd2:	2301      	movs	r3, #1
    5dd4:	e7f6      	b.n	5dc4 <_vfiprintf_r+0x1c0>
    5dd6:	2b00      	cmp	r3, #0
    5dd8:	d100      	bne.n	5ddc <_vfiprintf_r+0x1d8>
    5dda:	e752      	b.n	5c82 <_vfiprintf_r+0x7e>
    5ddc:	9207      	str	r2, [sp, #28]
    5dde:	e750      	b.n	5c82 <_vfiprintf_r+0x7e>
    5de0:	ab05      	add	r3, sp, #20
    5de2:	9300      	str	r3, [sp, #0]
    5de4:	003a      	movs	r2, r7
    5de6:	4b14      	ldr	r3, [pc, #80]	; (5e38 <_vfiprintf_r+0x234>)
    5de8:	0029      	movs	r1, r5
    5dea:	0030      	movs	r0, r6
    5dec:	e000      	b.n	5df0 <_vfiprintf_r+0x1ec>
    5dee:	bf00      	nop
    5df0:	e007      	b.n	5e02 <_vfiprintf_r+0x1fe>
    5df2:	ab05      	add	r3, sp, #20
    5df4:	9300      	str	r3, [sp, #0]
    5df6:	003a      	movs	r2, r7
    5df8:	4b0f      	ldr	r3, [pc, #60]	; (5e38 <_vfiprintf_r+0x234>)
    5dfa:	0029      	movs	r1, r5
    5dfc:	0030      	movs	r0, r6
    5dfe:	f000 f88b 	bl	5f18 <_printf_i>
    5e02:	9003      	str	r0, [sp, #12]
    5e04:	9b03      	ldr	r3, [sp, #12]
    5e06:	3301      	adds	r3, #1
    5e08:	d000      	beq.n	5e0c <_vfiprintf_r+0x208>
    5e0a:	e75e      	b.n	5cca <_vfiprintf_r+0xc6>
    5e0c:	89bb      	ldrh	r3, [r7, #12]
    5e0e:	065b      	lsls	r3, r3, #25
    5e10:	d500      	bpl.n	5e14 <_vfiprintf_r+0x210>
    5e12:	e726      	b.n	5c62 <_vfiprintf_r+0x5e>
    5e14:	980b      	ldr	r0, [sp, #44]	; 0x2c
    5e16:	b01f      	add	sp, #124	; 0x7c
    5e18:	bdf0      	pop	{r4, r5, r6, r7, pc}
    5e1a:	46c0      	nop			; (mov r8, r8)
    5e1c:	000066a0 	.word	0x000066a0
    5e20:	000066c0 	.word	0x000066c0
    5e24:	000066e0 	.word	0x000066e0
    5e28:	00006706 	.word	0x00006706
    5e2c:	0000670a 	.word	0x0000670a
    5e30:	00000000 	.word	0x00000000
    5e34:	00006700 	.word	0x00006700
    5e38:	00005bdf 	.word	0x00005bdf

00005e3c <_printf_common>:
    5e3c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    5e3e:	0017      	movs	r7, r2
    5e40:	9301      	str	r3, [sp, #4]
    5e42:	688a      	ldr	r2, [r1, #8]
    5e44:	690b      	ldr	r3, [r1, #16]
    5e46:	9000      	str	r0, [sp, #0]
    5e48:	000c      	movs	r4, r1
    5e4a:	4293      	cmp	r3, r2
    5e4c:	da00      	bge.n	5e50 <_printf_common+0x14>
    5e4e:	0013      	movs	r3, r2
    5e50:	0022      	movs	r2, r4
    5e52:	603b      	str	r3, [r7, #0]
    5e54:	3243      	adds	r2, #67	; 0x43
    5e56:	7812      	ldrb	r2, [r2, #0]
    5e58:	2a00      	cmp	r2, #0
    5e5a:	d001      	beq.n	5e60 <_printf_common+0x24>
    5e5c:	3301      	adds	r3, #1
    5e5e:	603b      	str	r3, [r7, #0]
    5e60:	6823      	ldr	r3, [r4, #0]
    5e62:	069b      	lsls	r3, r3, #26
    5e64:	d502      	bpl.n	5e6c <_printf_common+0x30>
    5e66:	683b      	ldr	r3, [r7, #0]
    5e68:	3302      	adds	r3, #2
    5e6a:	603b      	str	r3, [r7, #0]
    5e6c:	2506      	movs	r5, #6
    5e6e:	6823      	ldr	r3, [r4, #0]
    5e70:	401d      	ands	r5, r3
    5e72:	d01e      	beq.n	5eb2 <_printf_common+0x76>
    5e74:	0023      	movs	r3, r4
    5e76:	3343      	adds	r3, #67	; 0x43
    5e78:	781b      	ldrb	r3, [r3, #0]
    5e7a:	1e5a      	subs	r2, r3, #1
    5e7c:	4193      	sbcs	r3, r2
    5e7e:	6822      	ldr	r2, [r4, #0]
    5e80:	0692      	lsls	r2, r2, #26
    5e82:	d51c      	bpl.n	5ebe <_printf_common+0x82>
    5e84:	2030      	movs	r0, #48	; 0x30
    5e86:	18e1      	adds	r1, r4, r3
    5e88:	3143      	adds	r1, #67	; 0x43
    5e8a:	7008      	strb	r0, [r1, #0]
    5e8c:	0021      	movs	r1, r4
    5e8e:	1c5a      	adds	r2, r3, #1
    5e90:	3145      	adds	r1, #69	; 0x45
    5e92:	7809      	ldrb	r1, [r1, #0]
    5e94:	18a2      	adds	r2, r4, r2
    5e96:	3243      	adds	r2, #67	; 0x43
    5e98:	3302      	adds	r3, #2
    5e9a:	7011      	strb	r1, [r2, #0]
    5e9c:	e00f      	b.n	5ebe <_printf_common+0x82>
    5e9e:	0022      	movs	r2, r4
    5ea0:	2301      	movs	r3, #1
    5ea2:	3219      	adds	r2, #25
    5ea4:	9901      	ldr	r1, [sp, #4]
    5ea6:	9800      	ldr	r0, [sp, #0]
    5ea8:	9e08      	ldr	r6, [sp, #32]
    5eaa:	47b0      	blx	r6
    5eac:	1c43      	adds	r3, r0, #1
    5eae:	d00e      	beq.n	5ece <_printf_common+0x92>
    5eb0:	3501      	adds	r5, #1
    5eb2:	68e3      	ldr	r3, [r4, #12]
    5eb4:	683a      	ldr	r2, [r7, #0]
    5eb6:	1a9b      	subs	r3, r3, r2
    5eb8:	429d      	cmp	r5, r3
    5eba:	dbf0      	blt.n	5e9e <_printf_common+0x62>
    5ebc:	e7da      	b.n	5e74 <_printf_common+0x38>
    5ebe:	0022      	movs	r2, r4
    5ec0:	9901      	ldr	r1, [sp, #4]
    5ec2:	3243      	adds	r2, #67	; 0x43
    5ec4:	9800      	ldr	r0, [sp, #0]
    5ec6:	9d08      	ldr	r5, [sp, #32]
    5ec8:	47a8      	blx	r5
    5eca:	1c43      	adds	r3, r0, #1
    5ecc:	d102      	bne.n	5ed4 <_printf_common+0x98>
    5ece:	2001      	movs	r0, #1
    5ed0:	4240      	negs	r0, r0
    5ed2:	e020      	b.n	5f16 <_printf_common+0xda>
    5ed4:	2306      	movs	r3, #6
    5ed6:	6820      	ldr	r0, [r4, #0]
    5ed8:	68e1      	ldr	r1, [r4, #12]
    5eda:	683a      	ldr	r2, [r7, #0]
    5edc:	4003      	ands	r3, r0
    5ede:	2500      	movs	r5, #0
    5ee0:	2b04      	cmp	r3, #4
    5ee2:	d103      	bne.n	5eec <_printf_common+0xb0>
    5ee4:	1a8d      	subs	r5, r1, r2
    5ee6:	43eb      	mvns	r3, r5
    5ee8:	17db      	asrs	r3, r3, #31
    5eea:	401d      	ands	r5, r3
    5eec:	68a3      	ldr	r3, [r4, #8]
    5eee:	6922      	ldr	r2, [r4, #16]
    5ef0:	4293      	cmp	r3, r2
    5ef2:	dd01      	ble.n	5ef8 <_printf_common+0xbc>
    5ef4:	1a9b      	subs	r3, r3, r2
    5ef6:	18ed      	adds	r5, r5, r3
    5ef8:	2700      	movs	r7, #0
    5efa:	42bd      	cmp	r5, r7
    5efc:	d00a      	beq.n	5f14 <_printf_common+0xd8>
    5efe:	0022      	movs	r2, r4
    5f00:	2301      	movs	r3, #1
    5f02:	321a      	adds	r2, #26
    5f04:	9901      	ldr	r1, [sp, #4]
    5f06:	9800      	ldr	r0, [sp, #0]
    5f08:	9e08      	ldr	r6, [sp, #32]
    5f0a:	47b0      	blx	r6
    5f0c:	1c43      	adds	r3, r0, #1
    5f0e:	d0de      	beq.n	5ece <_printf_common+0x92>
    5f10:	3701      	adds	r7, #1
    5f12:	e7f2      	b.n	5efa <_printf_common+0xbe>
    5f14:	2000      	movs	r0, #0
    5f16:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}

00005f18 <_printf_i>:
    5f18:	b5f0      	push	{r4, r5, r6, r7, lr}
    5f1a:	b08b      	sub	sp, #44	; 0x2c
    5f1c:	9206      	str	r2, [sp, #24]
    5f1e:	000a      	movs	r2, r1
    5f20:	3243      	adds	r2, #67	; 0x43
    5f22:	9307      	str	r3, [sp, #28]
    5f24:	9005      	str	r0, [sp, #20]
    5f26:	9204      	str	r2, [sp, #16]
    5f28:	7e0a      	ldrb	r2, [r1, #24]
    5f2a:	000c      	movs	r4, r1
    5f2c:	9b10      	ldr	r3, [sp, #64]	; 0x40
    5f2e:	2a6e      	cmp	r2, #110	; 0x6e
    5f30:	d100      	bne.n	5f34 <_printf_i+0x1c>
    5f32:	e0ab      	b.n	608c <_printf_i+0x174>
    5f34:	d811      	bhi.n	5f5a <_printf_i+0x42>
    5f36:	2a63      	cmp	r2, #99	; 0x63
    5f38:	d022      	beq.n	5f80 <_printf_i+0x68>
    5f3a:	d809      	bhi.n	5f50 <_printf_i+0x38>
    5f3c:	2a00      	cmp	r2, #0
    5f3e:	d100      	bne.n	5f42 <_printf_i+0x2a>
    5f40:	e0b5      	b.n	60ae <_printf_i+0x196>
    5f42:	2a58      	cmp	r2, #88	; 0x58
    5f44:	d000      	beq.n	5f48 <_printf_i+0x30>
    5f46:	e0c5      	b.n	60d4 <_printf_i+0x1bc>
    5f48:	3145      	adds	r1, #69	; 0x45
    5f4a:	700a      	strb	r2, [r1, #0]
    5f4c:	4a81      	ldr	r2, [pc, #516]	; (6154 <_printf_i+0x23c>)
    5f4e:	e04f      	b.n	5ff0 <_printf_i+0xd8>
    5f50:	2a64      	cmp	r2, #100	; 0x64
    5f52:	d01d      	beq.n	5f90 <_printf_i+0x78>
    5f54:	2a69      	cmp	r2, #105	; 0x69
    5f56:	d01b      	beq.n	5f90 <_printf_i+0x78>
    5f58:	e0bc      	b.n	60d4 <_printf_i+0x1bc>
    5f5a:	2a73      	cmp	r2, #115	; 0x73
    5f5c:	d100      	bne.n	5f60 <_printf_i+0x48>
    5f5e:	e0aa      	b.n	60b6 <_printf_i+0x19e>
    5f60:	d809      	bhi.n	5f76 <_printf_i+0x5e>
    5f62:	2a6f      	cmp	r2, #111	; 0x6f
    5f64:	d029      	beq.n	5fba <_printf_i+0xa2>
    5f66:	2a70      	cmp	r2, #112	; 0x70
    5f68:	d000      	beq.n	5f6c <_printf_i+0x54>
    5f6a:	e0b3      	b.n	60d4 <_printf_i+0x1bc>
    5f6c:	2220      	movs	r2, #32
    5f6e:	6809      	ldr	r1, [r1, #0]
    5f70:	430a      	orrs	r2, r1
    5f72:	6022      	str	r2, [r4, #0]
    5f74:	e037      	b.n	5fe6 <_printf_i+0xce>
    5f76:	2a75      	cmp	r2, #117	; 0x75
    5f78:	d01f      	beq.n	5fba <_printf_i+0xa2>
    5f7a:	2a78      	cmp	r2, #120	; 0x78
    5f7c:	d033      	beq.n	5fe6 <_printf_i+0xce>
    5f7e:	e0a9      	b.n	60d4 <_printf_i+0x1bc>
    5f80:	000e      	movs	r6, r1
    5f82:	681a      	ldr	r2, [r3, #0]
    5f84:	3642      	adds	r6, #66	; 0x42
    5f86:	1d11      	adds	r1, r2, #4
    5f88:	6019      	str	r1, [r3, #0]
    5f8a:	6813      	ldr	r3, [r2, #0]
    5f8c:	7033      	strb	r3, [r6, #0]
    5f8e:	e0a4      	b.n	60da <_printf_i+0x1c2>
    5f90:	6821      	ldr	r1, [r4, #0]
    5f92:	681a      	ldr	r2, [r3, #0]
    5f94:	0608      	lsls	r0, r1, #24
    5f96:	d406      	bmi.n	5fa6 <_printf_i+0x8e>
    5f98:	0649      	lsls	r1, r1, #25
    5f9a:	d504      	bpl.n	5fa6 <_printf_i+0x8e>
    5f9c:	1d11      	adds	r1, r2, #4
    5f9e:	6019      	str	r1, [r3, #0]
    5fa0:	2300      	movs	r3, #0
    5fa2:	5ed5      	ldrsh	r5, [r2, r3]
    5fa4:	e002      	b.n	5fac <_printf_i+0x94>
    5fa6:	1d11      	adds	r1, r2, #4
    5fa8:	6019      	str	r1, [r3, #0]
    5faa:	6815      	ldr	r5, [r2, #0]
    5fac:	2d00      	cmp	r5, #0
    5fae:	da3b      	bge.n	6028 <_printf_i+0x110>
    5fb0:	232d      	movs	r3, #45	; 0x2d
    5fb2:	9a04      	ldr	r2, [sp, #16]
    5fb4:	426d      	negs	r5, r5
    5fb6:	7013      	strb	r3, [r2, #0]
    5fb8:	e036      	b.n	6028 <_printf_i+0x110>
    5fba:	6821      	ldr	r1, [r4, #0]
    5fbc:	681a      	ldr	r2, [r3, #0]
    5fbe:	0608      	lsls	r0, r1, #24
    5fc0:	d406      	bmi.n	5fd0 <_printf_i+0xb8>
    5fc2:	0649      	lsls	r1, r1, #25
    5fc4:	d504      	bpl.n	5fd0 <_printf_i+0xb8>
    5fc6:	6815      	ldr	r5, [r2, #0]
    5fc8:	1d11      	adds	r1, r2, #4
    5fca:	6019      	str	r1, [r3, #0]
    5fcc:	b2ad      	uxth	r5, r5
    5fce:	e002      	b.n	5fd6 <_printf_i+0xbe>
    5fd0:	1d11      	adds	r1, r2, #4
    5fd2:	6019      	str	r1, [r3, #0]
    5fd4:	6815      	ldr	r5, [r2, #0]
    5fd6:	4b5f      	ldr	r3, [pc, #380]	; (6154 <_printf_i+0x23c>)
    5fd8:	7e22      	ldrb	r2, [r4, #24]
    5fda:	9303      	str	r3, [sp, #12]
    5fdc:	2708      	movs	r7, #8
    5fde:	2a6f      	cmp	r2, #111	; 0x6f
    5fe0:	d01d      	beq.n	601e <_printf_i+0x106>
    5fe2:	270a      	movs	r7, #10
    5fe4:	e01b      	b.n	601e <_printf_i+0x106>
    5fe6:	0022      	movs	r2, r4
    5fe8:	2178      	movs	r1, #120	; 0x78
    5fea:	3245      	adds	r2, #69	; 0x45
    5fec:	7011      	strb	r1, [r2, #0]
    5fee:	4a5a      	ldr	r2, [pc, #360]	; (6158 <_printf_i+0x240>)
    5ff0:	6819      	ldr	r1, [r3, #0]
    5ff2:	9203      	str	r2, [sp, #12]
    5ff4:	1d08      	adds	r0, r1, #4
    5ff6:	6822      	ldr	r2, [r4, #0]
    5ff8:	6018      	str	r0, [r3, #0]
    5ffa:	680d      	ldr	r5, [r1, #0]
    5ffc:	0610      	lsls	r0, r2, #24
    5ffe:	d402      	bmi.n	6006 <_printf_i+0xee>
    6000:	0650      	lsls	r0, r2, #25
    6002:	d500      	bpl.n	6006 <_printf_i+0xee>
    6004:	b2ad      	uxth	r5, r5
    6006:	07d3      	lsls	r3, r2, #31
    6008:	d502      	bpl.n	6010 <_printf_i+0xf8>
    600a:	2320      	movs	r3, #32
    600c:	431a      	orrs	r2, r3
    600e:	6022      	str	r2, [r4, #0]
    6010:	2710      	movs	r7, #16
    6012:	2d00      	cmp	r5, #0
    6014:	d103      	bne.n	601e <_printf_i+0x106>
    6016:	2320      	movs	r3, #32
    6018:	6822      	ldr	r2, [r4, #0]
    601a:	439a      	bics	r2, r3
    601c:	6022      	str	r2, [r4, #0]
    601e:	0023      	movs	r3, r4
    6020:	2200      	movs	r2, #0
    6022:	3343      	adds	r3, #67	; 0x43
    6024:	701a      	strb	r2, [r3, #0]
    6026:	e002      	b.n	602e <_printf_i+0x116>
    6028:	270a      	movs	r7, #10
    602a:	4b4a      	ldr	r3, [pc, #296]	; (6154 <_printf_i+0x23c>)
    602c:	9303      	str	r3, [sp, #12]
    602e:	6863      	ldr	r3, [r4, #4]
    6030:	60a3      	str	r3, [r4, #8]
    6032:	2b00      	cmp	r3, #0
    6034:	db09      	blt.n	604a <_printf_i+0x132>
    6036:	2204      	movs	r2, #4
    6038:	6821      	ldr	r1, [r4, #0]
    603a:	4391      	bics	r1, r2
    603c:	6021      	str	r1, [r4, #0]
    603e:	2d00      	cmp	r5, #0
    6040:	d105      	bne.n	604e <_printf_i+0x136>
    6042:	9e04      	ldr	r6, [sp, #16]
    6044:	2b00      	cmp	r3, #0
    6046:	d011      	beq.n	606c <_printf_i+0x154>
    6048:	e07b      	b.n	6142 <_printf_i+0x22a>
    604a:	2d00      	cmp	r5, #0
    604c:	d079      	beq.n	6142 <_printf_i+0x22a>
    604e:	9e04      	ldr	r6, [sp, #16]
    6050:	0028      	movs	r0, r5
    6052:	0039      	movs	r1, r7
    6054:	f7fd f9fe 	bl	3454 <__aeabi_uidivmod>
    6058:	9b03      	ldr	r3, [sp, #12]
    605a:	3e01      	subs	r6, #1
    605c:	5c5b      	ldrb	r3, [r3, r1]
    605e:	0028      	movs	r0, r5
    6060:	7033      	strb	r3, [r6, #0]
    6062:	0039      	movs	r1, r7
    6064:	f7fd f970 	bl	3348 <__aeabi_uidiv>
    6068:	1e05      	subs	r5, r0, #0
    606a:	d1f1      	bne.n	6050 <_printf_i+0x138>
    606c:	2f08      	cmp	r7, #8
    606e:	d109      	bne.n	6084 <_printf_i+0x16c>
    6070:	6823      	ldr	r3, [r4, #0]
    6072:	07db      	lsls	r3, r3, #31
    6074:	d506      	bpl.n	6084 <_printf_i+0x16c>
    6076:	6863      	ldr	r3, [r4, #4]
    6078:	6922      	ldr	r2, [r4, #16]
    607a:	4293      	cmp	r3, r2
    607c:	dc02      	bgt.n	6084 <_printf_i+0x16c>
    607e:	2330      	movs	r3, #48	; 0x30
    6080:	3e01      	subs	r6, #1
    6082:	7033      	strb	r3, [r6, #0]
    6084:	9b04      	ldr	r3, [sp, #16]
    6086:	1b9b      	subs	r3, r3, r6
    6088:	6123      	str	r3, [r4, #16]
    608a:	e02b      	b.n	60e4 <_printf_i+0x1cc>
    608c:	6809      	ldr	r1, [r1, #0]
    608e:	681a      	ldr	r2, [r3, #0]
    6090:	0608      	lsls	r0, r1, #24
    6092:	d407      	bmi.n	60a4 <_printf_i+0x18c>
    6094:	0649      	lsls	r1, r1, #25
    6096:	d505      	bpl.n	60a4 <_printf_i+0x18c>
    6098:	1d11      	adds	r1, r2, #4
    609a:	6019      	str	r1, [r3, #0]
    609c:	6813      	ldr	r3, [r2, #0]
    609e:	8aa2      	ldrh	r2, [r4, #20]
    60a0:	801a      	strh	r2, [r3, #0]
    60a2:	e004      	b.n	60ae <_printf_i+0x196>
    60a4:	1d11      	adds	r1, r2, #4
    60a6:	6019      	str	r1, [r3, #0]
    60a8:	6813      	ldr	r3, [r2, #0]
    60aa:	6962      	ldr	r2, [r4, #20]
    60ac:	601a      	str	r2, [r3, #0]
    60ae:	2300      	movs	r3, #0
    60b0:	9e04      	ldr	r6, [sp, #16]
    60b2:	6123      	str	r3, [r4, #16]
    60b4:	e016      	b.n	60e4 <_printf_i+0x1cc>
    60b6:	681a      	ldr	r2, [r3, #0]
    60b8:	1d11      	adds	r1, r2, #4
    60ba:	6019      	str	r1, [r3, #0]
    60bc:	6816      	ldr	r6, [r2, #0]
    60be:	2100      	movs	r1, #0
    60c0:	6862      	ldr	r2, [r4, #4]
    60c2:	0030      	movs	r0, r6
    60c4:	f000 f906 	bl	62d4 <memchr>
    60c8:	2800      	cmp	r0, #0
    60ca:	d001      	beq.n	60d0 <_printf_i+0x1b8>
    60cc:	1b80      	subs	r0, r0, r6
    60ce:	6060      	str	r0, [r4, #4]
    60d0:	6863      	ldr	r3, [r4, #4]
    60d2:	e003      	b.n	60dc <_printf_i+0x1c4>
    60d4:	0026      	movs	r6, r4
    60d6:	3642      	adds	r6, #66	; 0x42
    60d8:	7032      	strb	r2, [r6, #0]
    60da:	2301      	movs	r3, #1
    60dc:	6123      	str	r3, [r4, #16]
    60de:	2300      	movs	r3, #0
    60e0:	9a04      	ldr	r2, [sp, #16]
    60e2:	7013      	strb	r3, [r2, #0]
    60e4:	9b07      	ldr	r3, [sp, #28]
    60e6:	aa09      	add	r2, sp, #36	; 0x24
    60e8:	9300      	str	r3, [sp, #0]
    60ea:	0021      	movs	r1, r4
    60ec:	9b06      	ldr	r3, [sp, #24]
    60ee:	9805      	ldr	r0, [sp, #20]
    60f0:	f7ff fea4 	bl	5e3c <_printf_common>
    60f4:	1c43      	adds	r3, r0, #1
    60f6:	d102      	bne.n	60fe <_printf_i+0x1e6>
    60f8:	2001      	movs	r0, #1
    60fa:	4240      	negs	r0, r0
    60fc:	e027      	b.n	614e <_printf_i+0x236>
    60fe:	6923      	ldr	r3, [r4, #16]
    6100:	0032      	movs	r2, r6
    6102:	9906      	ldr	r1, [sp, #24]
    6104:	9805      	ldr	r0, [sp, #20]
    6106:	9d07      	ldr	r5, [sp, #28]
    6108:	47a8      	blx	r5
    610a:	1c43      	adds	r3, r0, #1
    610c:	d0f4      	beq.n	60f8 <_printf_i+0x1e0>
    610e:	6823      	ldr	r3, [r4, #0]
    6110:	2500      	movs	r5, #0
    6112:	079b      	lsls	r3, r3, #30
    6114:	d40f      	bmi.n	6136 <_printf_i+0x21e>
    6116:	9b09      	ldr	r3, [sp, #36]	; 0x24
    6118:	68e0      	ldr	r0, [r4, #12]
    611a:	4298      	cmp	r0, r3
    611c:	da17      	bge.n	614e <_printf_i+0x236>
    611e:	0018      	movs	r0, r3
    6120:	e015      	b.n	614e <_printf_i+0x236>
    6122:	0022      	movs	r2, r4
    6124:	2301      	movs	r3, #1
    6126:	3219      	adds	r2, #25
    6128:	9906      	ldr	r1, [sp, #24]
    612a:	9805      	ldr	r0, [sp, #20]
    612c:	9e07      	ldr	r6, [sp, #28]
    612e:	47b0      	blx	r6
    6130:	1c43      	adds	r3, r0, #1
    6132:	d0e1      	beq.n	60f8 <_printf_i+0x1e0>
    6134:	3501      	adds	r5, #1
    6136:	68e3      	ldr	r3, [r4, #12]
    6138:	9a09      	ldr	r2, [sp, #36]	; 0x24
    613a:	1a9b      	subs	r3, r3, r2
    613c:	429d      	cmp	r5, r3
    613e:	dbf0      	blt.n	6122 <_printf_i+0x20a>
    6140:	e7e9      	b.n	6116 <_printf_i+0x1fe>
    6142:	0026      	movs	r6, r4
    6144:	9b03      	ldr	r3, [sp, #12]
    6146:	3642      	adds	r6, #66	; 0x42
    6148:	781b      	ldrb	r3, [r3, #0]
    614a:	7033      	strb	r3, [r6, #0]
    614c:	e78e      	b.n	606c <_printf_i+0x154>
    614e:	b00b      	add	sp, #44	; 0x2c
    6150:	bdf0      	pop	{r4, r5, r6, r7, pc}
    6152:	46c0      	nop			; (mov r8, r8)
    6154:	00006711 	.word	0x00006711
    6158:	00006722 	.word	0x00006722

0000615c <_sbrk_r>:
    615c:	2300      	movs	r3, #0
    615e:	b570      	push	{r4, r5, r6, lr}
    6160:	4c06      	ldr	r4, [pc, #24]	; (617c <_sbrk_r+0x20>)
    6162:	0005      	movs	r5, r0
    6164:	0008      	movs	r0, r1
    6166:	6023      	str	r3, [r4, #0]
    6168:	f7fc fefe 	bl	2f68 <_sbrk>
    616c:	1c43      	adds	r3, r0, #1
    616e:	d103      	bne.n	6178 <_sbrk_r+0x1c>
    6170:	6823      	ldr	r3, [r4, #0]
    6172:	2b00      	cmp	r3, #0
    6174:	d000      	beq.n	6178 <_sbrk_r+0x1c>
    6176:	602b      	str	r3, [r5, #0]
    6178:	bd70      	pop	{r4, r5, r6, pc}
    617a:	46c0      	nop			; (mov r8, r8)
    617c:	20000284 	.word	0x20000284

00006180 <__sread>:
    6180:	b570      	push	{r4, r5, r6, lr}
    6182:	000c      	movs	r4, r1
    6184:	250e      	movs	r5, #14
    6186:	5f49      	ldrsh	r1, [r1, r5]
    6188:	f000 f8ea 	bl	6360 <_read_r>
    618c:	2800      	cmp	r0, #0
    618e:	db03      	blt.n	6198 <__sread+0x18>
    6190:	6d63      	ldr	r3, [r4, #84]	; 0x54
    6192:	181b      	adds	r3, r3, r0
    6194:	6563      	str	r3, [r4, #84]	; 0x54
    6196:	e003      	b.n	61a0 <__sread+0x20>
    6198:	89a2      	ldrh	r2, [r4, #12]
    619a:	4b02      	ldr	r3, [pc, #8]	; (61a4 <__sread+0x24>)
    619c:	4013      	ands	r3, r2
    619e:	81a3      	strh	r3, [r4, #12]
    61a0:	bd70      	pop	{r4, r5, r6, pc}
    61a2:	46c0      	nop			; (mov r8, r8)
    61a4:	ffffefff 	.word	0xffffefff

000061a8 <__swrite>:
    61a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    61aa:	001f      	movs	r7, r3
    61ac:	898b      	ldrh	r3, [r1, #12]
    61ae:	0005      	movs	r5, r0
    61b0:	000c      	movs	r4, r1
    61b2:	0016      	movs	r6, r2
    61b4:	05db      	lsls	r3, r3, #23
    61b6:	d505      	bpl.n	61c4 <__swrite+0x1c>
    61b8:	230e      	movs	r3, #14
    61ba:	5ec9      	ldrsh	r1, [r1, r3]
    61bc:	2200      	movs	r2, #0
    61be:	2302      	movs	r3, #2
    61c0:	f000 f874 	bl	62ac <_lseek_r>
    61c4:	89a2      	ldrh	r2, [r4, #12]
    61c6:	4b05      	ldr	r3, [pc, #20]	; (61dc <__swrite+0x34>)
    61c8:	0028      	movs	r0, r5
    61ca:	4013      	ands	r3, r2
    61cc:	81a3      	strh	r3, [r4, #12]
    61ce:	0032      	movs	r2, r6
    61d0:	230e      	movs	r3, #14
    61d2:	5ee1      	ldrsh	r1, [r4, r3]
    61d4:	003b      	movs	r3, r7
    61d6:	f000 f81f 	bl	6218 <_write_r>
    61da:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    61dc:	ffffefff 	.word	0xffffefff

000061e0 <__sseek>:
    61e0:	b570      	push	{r4, r5, r6, lr}
    61e2:	000c      	movs	r4, r1
    61e4:	250e      	movs	r5, #14
    61e6:	5f49      	ldrsh	r1, [r1, r5]
    61e8:	f000 f860 	bl	62ac <_lseek_r>
    61ec:	89a3      	ldrh	r3, [r4, #12]
    61ee:	1c42      	adds	r2, r0, #1
    61f0:	d103      	bne.n	61fa <__sseek+0x1a>
    61f2:	4a05      	ldr	r2, [pc, #20]	; (6208 <__sseek+0x28>)
    61f4:	4013      	ands	r3, r2
    61f6:	81a3      	strh	r3, [r4, #12]
    61f8:	e004      	b.n	6204 <__sseek+0x24>
    61fa:	2280      	movs	r2, #128	; 0x80
    61fc:	0152      	lsls	r2, r2, #5
    61fe:	4313      	orrs	r3, r2
    6200:	81a3      	strh	r3, [r4, #12]
    6202:	6560      	str	r0, [r4, #84]	; 0x54
    6204:	bd70      	pop	{r4, r5, r6, pc}
    6206:	46c0      	nop			; (mov r8, r8)
    6208:	ffffefff 	.word	0xffffefff

0000620c <__sclose>:
    620c:	b510      	push	{r4, lr}
    620e:	230e      	movs	r3, #14
    6210:	5ec9      	ldrsh	r1, [r1, r3]
    6212:	f000 f815 	bl	6240 <_close_r>
    6216:	bd10      	pop	{r4, pc}

00006218 <_write_r>:
    6218:	b570      	push	{r4, r5, r6, lr}
    621a:	0005      	movs	r5, r0
    621c:	0008      	movs	r0, r1
    621e:	0011      	movs	r1, r2
    6220:	2200      	movs	r2, #0
    6222:	4c06      	ldr	r4, [pc, #24]	; (623c <_write_r+0x24>)
    6224:	6022      	str	r2, [r4, #0]
    6226:	001a      	movs	r2, r3
    6228:	f7fa fb74 	bl	914 <_write>
    622c:	1c43      	adds	r3, r0, #1
    622e:	d103      	bne.n	6238 <_write_r+0x20>
    6230:	6823      	ldr	r3, [r4, #0]
    6232:	2b00      	cmp	r3, #0
    6234:	d000      	beq.n	6238 <_write_r+0x20>
    6236:	602b      	str	r3, [r5, #0]
    6238:	bd70      	pop	{r4, r5, r6, pc}
    623a:	46c0      	nop			; (mov r8, r8)
    623c:	20000284 	.word	0x20000284

00006240 <_close_r>:
    6240:	2300      	movs	r3, #0
    6242:	b570      	push	{r4, r5, r6, lr}
    6244:	4c06      	ldr	r4, [pc, #24]	; (6260 <_close_r+0x20>)
    6246:	0005      	movs	r5, r0
    6248:	0008      	movs	r0, r1
    624a:	6023      	str	r3, [r4, #0]
    624c:	f7fc fe9e 	bl	2f8c <_close>
    6250:	1c43      	adds	r3, r0, #1
    6252:	d103      	bne.n	625c <_close_r+0x1c>
    6254:	6823      	ldr	r3, [r4, #0]
    6256:	2b00      	cmp	r3, #0
    6258:	d000      	beq.n	625c <_close_r+0x1c>
    625a:	602b      	str	r3, [r5, #0]
    625c:	bd70      	pop	{r4, r5, r6, pc}
    625e:	46c0      	nop			; (mov r8, r8)
    6260:	20000284 	.word	0x20000284

00006264 <_fstat_r>:
    6264:	2300      	movs	r3, #0
    6266:	b570      	push	{r4, r5, r6, lr}
    6268:	4c06      	ldr	r4, [pc, #24]	; (6284 <_fstat_r+0x20>)
    626a:	0005      	movs	r5, r0
    626c:	0008      	movs	r0, r1
    626e:	0011      	movs	r1, r2
    6270:	6023      	str	r3, [r4, #0]
    6272:	f7fc fe8f 	bl	2f94 <_fstat>
    6276:	1c43      	adds	r3, r0, #1
    6278:	d103      	bne.n	6282 <_fstat_r+0x1e>
    627a:	6823      	ldr	r3, [r4, #0]
    627c:	2b00      	cmp	r3, #0
    627e:	d000      	beq.n	6282 <_fstat_r+0x1e>
    6280:	602b      	str	r3, [r5, #0]
    6282:	bd70      	pop	{r4, r5, r6, pc}
    6284:	20000284 	.word	0x20000284

00006288 <_isatty_r>:
    6288:	2300      	movs	r3, #0
    628a:	b570      	push	{r4, r5, r6, lr}
    628c:	4c06      	ldr	r4, [pc, #24]	; (62a8 <_isatty_r+0x20>)
    628e:	0005      	movs	r5, r0
    6290:	0008      	movs	r0, r1
    6292:	6023      	str	r3, [r4, #0]
    6294:	f7fc fe84 	bl	2fa0 <_isatty>
    6298:	1c43      	adds	r3, r0, #1
    629a:	d103      	bne.n	62a4 <_isatty_r+0x1c>
    629c:	6823      	ldr	r3, [r4, #0]
    629e:	2b00      	cmp	r3, #0
    62a0:	d000      	beq.n	62a4 <_isatty_r+0x1c>
    62a2:	602b      	str	r3, [r5, #0]
    62a4:	bd70      	pop	{r4, r5, r6, pc}
    62a6:	46c0      	nop			; (mov r8, r8)
    62a8:	20000284 	.word	0x20000284

000062ac <_lseek_r>:
    62ac:	b570      	push	{r4, r5, r6, lr}
    62ae:	0005      	movs	r5, r0
    62b0:	0008      	movs	r0, r1
    62b2:	0011      	movs	r1, r2
    62b4:	2200      	movs	r2, #0
    62b6:	4c06      	ldr	r4, [pc, #24]	; (62d0 <_lseek_r+0x24>)
    62b8:	6022      	str	r2, [r4, #0]
    62ba:	001a      	movs	r2, r3
    62bc:	f7fc fe72 	bl	2fa4 <_lseek>
    62c0:	1c43      	adds	r3, r0, #1
    62c2:	d103      	bne.n	62cc <_lseek_r+0x20>
    62c4:	6823      	ldr	r3, [r4, #0]
    62c6:	2b00      	cmp	r3, #0
    62c8:	d000      	beq.n	62cc <_lseek_r+0x20>
    62ca:	602b      	str	r3, [r5, #0]
    62cc:	bd70      	pop	{r4, r5, r6, pc}
    62ce:	46c0      	nop			; (mov r8, r8)
    62d0:	20000284 	.word	0x20000284

000062d4 <memchr>:
    62d4:	b2c9      	uxtb	r1, r1
    62d6:	1882      	adds	r2, r0, r2
    62d8:	4290      	cmp	r0, r2
    62da:	d004      	beq.n	62e6 <memchr+0x12>
    62dc:	7803      	ldrb	r3, [r0, #0]
    62de:	428b      	cmp	r3, r1
    62e0:	d002      	beq.n	62e8 <memchr+0x14>
    62e2:	3001      	adds	r0, #1
    62e4:	e7f8      	b.n	62d8 <memchr+0x4>
    62e6:	2000      	movs	r0, #0
    62e8:	4770      	bx	lr

000062ea <memmove>:
    62ea:	b510      	push	{r4, lr}
    62ec:	4288      	cmp	r0, r1
    62ee:	d902      	bls.n	62f6 <memmove+0xc>
    62f0:	188b      	adds	r3, r1, r2
    62f2:	4298      	cmp	r0, r3
    62f4:	d301      	bcc.n	62fa <memmove+0x10>
    62f6:	2300      	movs	r3, #0
    62f8:	e005      	b.n	6306 <memmove+0x1c>
    62fa:	1a9b      	subs	r3, r3, r2
    62fc:	3a01      	subs	r2, #1
    62fe:	d308      	bcc.n	6312 <memmove+0x28>
    6300:	5c99      	ldrb	r1, [r3, r2]
    6302:	5481      	strb	r1, [r0, r2]
    6304:	e7fa      	b.n	62fc <memmove+0x12>
    6306:	4293      	cmp	r3, r2
    6308:	d003      	beq.n	6312 <memmove+0x28>
    630a:	5ccc      	ldrb	r4, [r1, r3]
    630c:	54c4      	strb	r4, [r0, r3]
    630e:	3301      	adds	r3, #1
    6310:	e7f9      	b.n	6306 <memmove+0x1c>
    6312:	bd10      	pop	{r4, pc}

00006314 <_realloc_r>:
    6314:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    6316:	0006      	movs	r6, r0
    6318:	000c      	movs	r4, r1
    631a:	0015      	movs	r5, r2
    631c:	2900      	cmp	r1, #0
    631e:	d104      	bne.n	632a <_realloc_r+0x16>
    6320:	0011      	movs	r1, r2
    6322:	f7ff fa91 	bl	5848 <_malloc_r>
    6326:	0004      	movs	r4, r0
    6328:	e018      	b.n	635c <_realloc_r+0x48>
    632a:	2a00      	cmp	r2, #0
    632c:	d103      	bne.n	6336 <_realloc_r+0x22>
    632e:	f7ff fa45 	bl	57bc <_free_r>
    6332:	002c      	movs	r4, r5
    6334:	e012      	b.n	635c <_realloc_r+0x48>
    6336:	f000 f827 	bl	6388 <_malloc_usable_size_r>
    633a:	4285      	cmp	r5, r0
    633c:	d90e      	bls.n	635c <_realloc_r+0x48>
    633e:	0029      	movs	r1, r5
    6340:	0030      	movs	r0, r6
    6342:	f7ff fa81 	bl	5848 <_malloc_r>
    6346:	1e07      	subs	r7, r0, #0
    6348:	d007      	beq.n	635a <_realloc_r+0x46>
    634a:	0021      	movs	r1, r4
    634c:	002a      	movs	r2, r5
    634e:	f7fe fe5f 	bl	5010 <memcpy>
    6352:	0021      	movs	r1, r4
    6354:	0030      	movs	r0, r6
    6356:	f7ff fa31 	bl	57bc <_free_r>
    635a:	003c      	movs	r4, r7
    635c:	0020      	movs	r0, r4
    635e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

00006360 <_read_r>:
    6360:	b570      	push	{r4, r5, r6, lr}
    6362:	0005      	movs	r5, r0
    6364:	0008      	movs	r0, r1
    6366:	0011      	movs	r1, r2
    6368:	2200      	movs	r2, #0
    636a:	4c06      	ldr	r4, [pc, #24]	; (6384 <_read_r+0x24>)
    636c:	6022      	str	r2, [r4, #0]
    636e:	001a      	movs	r2, r3
    6370:	f7fa fab0 	bl	8d4 <_read>
    6374:	1c43      	adds	r3, r0, #1
    6376:	d103      	bne.n	6380 <_read_r+0x20>
    6378:	6823      	ldr	r3, [r4, #0]
    637a:	2b00      	cmp	r3, #0
    637c:	d000      	beq.n	6380 <_read_r+0x20>
    637e:	602b      	str	r3, [r5, #0]
    6380:	bd70      	pop	{r4, r5, r6, pc}
    6382:	46c0      	nop			; (mov r8, r8)
    6384:	20000284 	.word	0x20000284

00006388 <_malloc_usable_size_r>:
    6388:	1f0b      	subs	r3, r1, #4
    638a:	681a      	ldr	r2, [r3, #0]
    638c:	1f10      	subs	r0, r2, #4
    638e:	2a00      	cmp	r2, #0
    6390:	da04      	bge.n	639c <_malloc_usable_size_r+0x14>
    6392:	1889      	adds	r1, r1, r2
    6394:	3904      	subs	r1, #4
    6396:	680b      	ldr	r3, [r1, #0]
    6398:	18d0      	adds	r0, r2, r3
    639a:	3804      	subs	r0, #4
    639c:	4770      	bx	lr
    639e:	0000      	movs	r0, r0
    63a0:	414f423c 	.word	0x414f423c
    63a4:	003e4452 	.word	0x003e4452
    63a8:	4f54434f 	.word	0x4f54434f
    63ac:	00000000 	.word	0x00000000
    63b0:	3e4b4f3c 	.word	0x3e4b4f3c
    63b4:	00000000 	.word	0x00000000
    63b8:	00004b4f 	.word	0x00004b4f
    63bc:	4c3b553c 	.word	0x4c3b553c
    63c0:	3b75253d 	.word	0x3b75253d
    63c4:	0000003e 	.word	0x0000003e
    63c8:	00020064 	.word	0x00020064
    63cc:	20000008 	.word	0x20000008
    63d0:	00000000 	.word	0x00000000
    63d4:	00000fa6 	.word	0x00000fa6
    63d8:	000011e8 	.word	0x000011e8
    63dc:	000011e8 	.word	0x000011e8
    63e0:	000011e8 	.word	0x000011e8
    63e4:	000011e8 	.word	0x000011e8
    63e8:	000011e8 	.word	0x000011e8
    63ec:	000011e8 	.word	0x000011e8
    63f0:	000011e8 	.word	0x000011e8
    63f4:	000011e8 	.word	0x000011e8
    63f8:	000011e8 	.word	0x000011e8
    63fc:	000011e8 	.word	0x000011e8
    6400:	000011e8 	.word	0x000011e8
    6404:	000011e8 	.word	0x000011e8
    6408:	000011e8 	.word	0x000011e8
    640c:	000011e8 	.word	0x000011e8
    6410:	000011e8 	.word	0x000011e8
    6414:	00000f8e 	.word	0x00000f8e
    6418:	000011e8 	.word	0x000011e8
    641c:	000011e8 	.word	0x000011e8
    6420:	000011e8 	.word	0x000011e8
    6424:	000011e8 	.word	0x000011e8
    6428:	000011e8 	.word	0x000011e8
    642c:	000011e8 	.word	0x000011e8
    6430:	000011e8 	.word	0x000011e8
    6434:	000011e8 	.word	0x000011e8
    6438:	000011e8 	.word	0x000011e8
    643c:	000011e8 	.word	0x000011e8
    6440:	000011e8 	.word	0x000011e8
    6444:	000011e8 	.word	0x000011e8
    6448:	000011e8 	.word	0x000011e8
    644c:	000011e8 	.word	0x000011e8
    6450:	000011e8 	.word	0x000011e8
    6454:	00000f9e 	.word	0x00000f9e
    6458:	000011e8 	.word	0x000011e8
    645c:	000011e8 	.word	0x000011e8
    6460:	000011e8 	.word	0x000011e8
    6464:	000011e8 	.word	0x000011e8
    6468:	000011e8 	.word	0x000011e8
    646c:	000011e8 	.word	0x000011e8
    6470:	000011e8 	.word	0x000011e8
    6474:	000011e8 	.word	0x000011e8
    6478:	000011e8 	.word	0x000011e8
    647c:	000011e8 	.word	0x000011e8
    6480:	000011e8 	.word	0x000011e8
    6484:	000011e8 	.word	0x000011e8
    6488:	000011e8 	.word	0x000011e8
    648c:	000011e8 	.word	0x000011e8
    6490:	000011e8 	.word	0x000011e8
    6494:	00000f96 	.word	0x00000f96
    6498:	00000fae 	.word	0x00000fae
    649c:	00000f76 	.word	0x00000f76
    64a0:	00000f86 	.word	0x00000f86
    64a4:	00000f7e 	.word	0x00000f7e
    64a8:	00000002 	.word	0x00000002
    64ac:	00000003 	.word	0x00000003
    64b0:	0000ffff 	.word	0x0000ffff
    64b4:	0000ffff 	.word	0x0000ffff
    64b8:	00000004 	.word	0x00000004
    64bc:	00000005 	.word	0x00000005
    64c0:	00000006 	.word	0x00000006
    64c4:	00000007 	.word	0x00000007
    64c8:	0000ffff 	.word	0x0000ffff
    64cc:	0000ffff 	.word	0x0000ffff
    64d0:	0000ffff 	.word	0x0000ffff
    64d4:	0000ffff 	.word	0x0000ffff
    64d8:	0000ffff 	.word	0x0000ffff
    64dc:	0000ffff 	.word	0x0000ffff
    64e0:	0000ffff 	.word	0x0000ffff
    64e4:	0000ffff 	.word	0x0000ffff
    64e8:	00000008 	.word	0x00000008
    64ec:	00000009 	.word	0x00000009
    64f0:	0000000a 	.word	0x0000000a
    64f4:	0000000b 	.word	0x0000000b
    64f8:	42000800 	.word	0x42000800
    64fc:	42000c00 	.word	0x42000c00
    6500:	42001000 	.word	0x42001000
    6504:	42001400 	.word	0x42001400
    6508:	0c0b0a09 	.word	0x0c0b0a09
    650c:	00002806 	.word	0x00002806
    6510:	00002802 	.word	0x00002802
    6514:	00002802 	.word	0x00002802
    6518:	00002860 	.word	0x00002860
    651c:	00002860 	.word	0x00002860
    6520:	0000281a 	.word	0x0000281a
    6524:	0000280c 	.word	0x0000280c
    6528:	00002820 	.word	0x00002820
    652c:	0000284e 	.word	0x0000284e
    6530:	00002974 	.word	0x00002974
    6534:	00002954 	.word	0x00002954
    6538:	00002954 	.word	0x00002954
    653c:	000029e0 	.word	0x000029e0
    6540:	00002966 	.word	0x00002966
    6544:	00002982 	.word	0x00002982
    6548:	00002958 	.word	0x00002958
    654c:	00002990 	.word	0x00002990
    6550:	000029d0 	.word	0x000029d0
    6554:	353a3030 	.word	0x353a3030
    6558:	31323a35 	.word	0x31323a35
    655c:	00000000 	.word	0x00000000
    6560:	206c754a 	.word	0x206c754a
    6564:	32203520 	.word	0x32203520
    6568:	00373130 	.word	0x00373130
    656c:	434f0a0a 	.word	0x434f0a0a
    6570:	42204f54 	.word	0x42204f54
    6574:	6472616f 	.word	0x6472616f
    6578:	25202d20 	.word	0x25202d20
    657c:	25202c73 	.word	0x25202c73
    6580:	000a0a73 	.word	0x000a0a73
    6584:	50504d56 	.word	0x50504d56
    6588:	44412054 	.word	0x44412054
    658c:	65522043 	.word	0x65522043
    6590:	203a6461 	.word	0x203a6461
    6594:	09206425 	.word	0x09206425
    6598:	6320097c 	.word	0x6320097c
    659c:	65766e6f 	.word	0x65766e6f
    65a0:	64657472 	.word	0x64657472
    65a4:	6425203a 	.word	0x6425203a
    65a8:	0a566d20 	.word	0x0a566d20
    65ac:	00000000 	.word	0x00000000
    65b0:	504d4554 	.word	0x504d4554
    65b4:	43444120 	.word	0x43444120
    65b8:	61655220 	.word	0x61655220
    65bc:	25203a64 	.word	0x25203a64
    65c0:	7c092064 	.word	0x7c092064
    65c4:	6f632009 	.word	0x6f632009
    65c8:	7265766e 	.word	0x7265766e
    65cc:	3a646574 	.word	0x3a646574
    65d0:	2e642520 	.word	0x2e642520
    65d4:	43206425 	.word	0x43206425
    65d8:	0000000a 	.word	0x0000000a
    65dc:	20736147 	.word	0x20736147
    65e0:	67756167 	.word	0x67756167
    65e4:	65722065 	.word	0x65722065
    65e8:	203a6461 	.word	0x203a6461
    65ec:	09206425 	.word	0x09206425
    65f0:	7020097c 	.word	0x7020097c
    65f4:	65637265 	.word	0x65637265
    65f8:	203a746e 	.word	0x203a746e
    65fc:	000a6425 	.word	0x000a6425
    6600:	544f4e0a 	.word	0x544f4e0a
    6604:	554f5420 	.word	0x554f5420
    6608:	00004843 	.word	0x00004843
    660c:	253d423c 	.word	0x253d423c
    6610:	3e3b7533 	.word	0x3e3b7533
    6614:	00000000 	.word	0x00000000
    6618:	00003ed4 	.word	0x00003ed4
    661c:	00003da2 	.word	0x00003da2
    6620:	00003ea8 	.word	0x00003ea8
    6624:	00003d98 	.word	0x00003d98
    6628:	00003ea8 	.word	0x00003ea8
    662c:	00003eb2 	.word	0x00003eb2
    6630:	00003ea8 	.word	0x00003ea8
    6634:	00003d98 	.word	0x00003d98
    6638:	00003da2 	.word	0x00003da2
    663c:	00003da2 	.word	0x00003da2
    6640:	00003eb2 	.word	0x00003eb2
    6644:	00003d98 	.word	0x00003d98
    6648:	00003d8e 	.word	0x00003d8e
    664c:	00003d8e 	.word	0x00003d8e
    6650:	00003d8e 	.word	0x00003d8e
    6654:	00004104 	.word	0x00004104
    6658:	00004500 	.word	0x00004500
    665c:	000043c0 	.word	0x000043c0
    6660:	000043c0 	.word	0x000043c0
    6664:	000043be 	.word	0x000043be
    6668:	000044d8 	.word	0x000044d8
    666c:	000044d8 	.word	0x000044d8
    6670:	000044ca 	.word	0x000044ca
    6674:	000043be 	.word	0x000043be
    6678:	000044d8 	.word	0x000044d8
    667c:	000044ca 	.word	0x000044ca
    6680:	000044d8 	.word	0x000044d8
    6684:	000043be 	.word	0x000043be
    6688:	000044e0 	.word	0x000044e0
    668c:	000044e0 	.word	0x000044e0
    6690:	000044e0 	.word	0x000044e0
    6694:	000046e0 	.word	0x000046e0
    6698:	00000043 	.word	0x00000043

0000669c <_global_impure_ptr>:
    669c:	2000000c                                ... 

000066a0 <__sf_fake_stdin>:
	...

000066c0 <__sf_fake_stdout>:
	...

000066e0 <__sf_fake_stderr>:
	...
    6700:	2b302d23 6c680020 6665004c 47464567     #-0+ .hlL.efgEFG
    6710:	32313000 36353433 41393837 45444342     .0123456789ABCDE
    6720:	31300046 35343332 39383736 64636261     F.0123456789abcd
    6730:	00006665                                ef..

00006734 <_init>:
    6734:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    6736:	46c0      	nop			; (mov r8, r8)
    6738:	bcf8      	pop	{r3, r4, r5, r6, r7}
    673a:	bc08      	pop	{r3}
    673c:	469e      	mov	lr, r3
    673e:	4770      	bx	lr

00006740 <__init_array_start>:
    6740:	000000dd 	.word	0x000000dd

00006744 <_fini>:
    6744:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    6746:	46c0      	nop			; (mov r8, r8)
    6748:	bcf8      	pop	{r3, r4, r5, r6, r7}
    674a:	bc08      	pop	{r3}
    674c:	469e      	mov	lr, r3
    674e:	4770      	bx	lr

00006750 <__fini_array_start>:
    6750:	000000b5 	.word	0x000000b5
