<?xml version="1.0" ?>
<Presentation>
  <div class="page">
    <p>Design Tradeoffs for SSD Reliability</p>
    <p>Bryan S. Kim, Jongmoo Choi, Sang Lyul Min</p>
    <p>Seoul National University, Dankook University</p>
  </div>
  <div class="page">
    <p>High-level objectives</p>
    <p>Understand the SSD-internal mechanisms behind fail-slow symptoms</p>
    <p>H. Gunawi et al, Fail-slow at scale: evidence of hardware performance faults in large production systems, FAST 2018</p>
  </div>
  <div class="page">
    <p>High-level objectives</p>
    <p>Examine SSD-internal reliability enhancement techniques</p>
    <p>Images from Google searches</p>
  </div>
  <div class="page">
    <p>High-level objectives</p>
    <p>Think about system- and device-level approaches for handling errors</p>
    <p>Images from Google searches</p>
  </div>
  <div class="page">
    <p>How bad is it?</p>
    <p>L. Grupp et al, Characterizing flash memory: anomalies, observations, and applications, Micro 2009</p>
    <p>E rr</p>
    <p>o r</p>
    <p>ra te</p>
    <p>m e a</p>
    <p>su re</p>
    <p>m e n t</p>
    <p>Year published</p>
  </div>
  <div class="page">
    <p>How bad is it?</p>
    <p>H. Sun et al, Quantifying reliability of solid-state storage from multiple aspects, SNAPI 2011  Y. Cai et al, Error patterns in MLC NAND flash memory: measurement, characterization, and analysis, DATE 2012</p>
    <p>E rr</p>
    <p>o r</p>
    <p>ra te</p>
    <p>m e a</p>
    <p>su re</p>
    <p>m e n t</p>
    <p>Year published</p>
  </div>
  <div class="page">
    <p>How bad is it?</p>
    <p>Y. Cai et al, Data retention in MLC NAND flash memory: characterization, optimization, and recovery, HPCA 2015  Data from an industry partner, 2018</p>
    <p>E rr</p>
    <p>o r</p>
    <p>ra te</p>
    <p>m e a</p>
    <p>su re</p>
    <p>m e n t</p>
    <p>Year published</p>
  </div>
  <div class="page">
    <p>SSDs reliability issue</p>
    <p>Errorprone</p>
    <p>memory</p>
    <p>Reliable SSD</p>
    <p>RBER: 10-4~10-2 UBER: &lt;10-15</p>
    <p>How to make SSD reliable?</p>
    <p>Performance overhead?</p>
    <p>Across different chips and wear states?</p>
  </div>
  <div class="page">
    <p>Flash memory errors</p>
    <p>Wear-out</p>
    <p>CG</p>
    <p>FG</p>
    <p>Vprog</p>
  </div>
  <div class="page">
    <p>Flash memory errors</p>
    <p>Wear-out Retention loss</p>
    <p>CG</p>
    <p>FG</p>
    <p>Vprog</p>
    <p>CG</p>
    <p>FG</p>
    <p>-- -</p>
  </div>
  <div class="page">
    <p>Flash memory errors</p>
    <p>Wear-out Retention loss Disturbance</p>
    <p>CG</p>
    <p>FG</p>
    <p>Vprog</p>
    <p>CG</p>
    <p>FG</p>
    <p>CG</p>
    <p>FG</p>
    <p>Vpass</p>
    <p>-- -- -</p>
  </div>
  <div class="page">
    <p>Flash memory error modeling</p>
    <p>RBER (cycles, time, reads) =  +   cyclesk</p>
    <p>+   cyclesm  timen</p>
    <p>+   cyclesp  readsq</p>
    <p>N. Mielke et al, Reliability of solid-state drives based on NAND flash memory, Proceedings of the IEEE, 2017</p>
  </div>
  <div class="page">
    <p>From measurements to model</p>
    <p>H. Sun et al, Quantifying reliability of solid-state storage from multiple aspects, SNAPI 2011  Y. Cai et al, Data retention in MLC NAND flash memory: characterization, optimization, and recovery, HPCA 2015  Y. Cai et al, Read disturb errors in MLC NAND flash memory: characterization, mitigation, and recovery, DSN 2015  Data from an industry partner, 2018</p>
    <p>Measurement (data) Model</p>
    <p>3x-nm MLC (2011)</p>
    <p>2y-nm MLC (2015)</p>
    <p>3D TLC (2018)</p>
  </div>
  <div class="page">
    <p>R a w</p>
    <p>b it</p>
    <p>e r r o r r</p>
    <p>a te</p>
    <p>Wear Retention Disturbance</p>
    <p>Error model: 3x-nm MLC (2011)</p>
    <p>Wear up to 10K P/E cycles</p>
  </div>
  <div class="page">
    <p>Error model: 2y-nm MLC (2015)</p>
    <p>R a w</p>
    <p>b it</p>
    <p>e r r o r r</p>
    <p>a te</p>
    <p>Wear Retention Disturbance</p>
    <p>Wear up to 10K P/E cycles</p>
  </div>
  <div class="page">
    <p>Error model: 3D TLC (2018)</p>
    <p>R a w</p>
    <p>b it</p>
    <p>e r r o r r</p>
    <p>a te</p>
    <p>Wear Retention Disturbance</p>
    <p>Wear up to 10K P/E cycles</p>
  </div>
  <div class="page">
    <p>SSD reliability enhancements</p>
    <p>Error correction code</p>
    <p>Data re-reads</p>
    <p>Intra-SSD redundancy</p>
    <p>Background relocation</p>
  </div>
  <div class="page">
    <p>Error correction code</p>
    <p>ECC encoder</p>
    <p>ECC decoder</p>
    <p>Flash memory</p>
  </div>
  <div class="page">
    <p>Error correction code</p>
    <p>Data DataP</p>
    <p>ECC encoder</p>
    <p>ECC decoder</p>
    <p>Flash memory</p>
  </div>
  <div class="page">
    <p>Error correction code</p>
    <p>ECC encoder</p>
    <p>ECC decoderData Data P</p>
    <p>Flash memory</p>
  </div>
  <div class="page">
    <p>Flash memory</p>
    <p>Data re-reads</p>
    <p>ECC encoder</p>
    <p>ECC decoder Data P</p>
  </div>
  <div class="page">
    <p>Flash memory</p>
    <p>Data re-reads</p>
    <p>ECC encoder</p>
    <p>ECC decoder Data P</p>
  </div>
  <div class="page">
    <p>Data re-reads</p>
    <p>ECC encoder</p>
    <p>ECC decoder</p>
    <p>Data P</p>
    <p>Flash memory</p>
    <p>Data</p>
  </div>
  <div class="page">
    <p>Summary: ECC and data re-reads</p>
    <p>Error correction code</p>
    <p>Predictable performance</p>
    <p>Is fixed at design-time</p>
    <p>Data re-read</p>
    <p>Is much more powerful than ECC</p>
    <p>Increases latency for correcting errors</p>
  </div>
  <div class="page">
    <p>Evaluation: data re-read For the 3D TLC (2018)</p>
    <p>N o</p>
    <p>r m</p>
    <p>. a</p>
    <p>v g</p>
    <p>. R</p>
    <p>T</p>
    <p>ECC correction strength</p>
  </div>
  <div class="page">
    <p>Why is data re-read bad? For the 3D TLC (2018)</p>
    <p>C u</p>
    <p>m u</p>
    <p>la ti</p>
    <p>v e p</p>
    <p>r o b</p>
    <p>a b</p>
    <p>il it</p>
    <p>y</p>
    <p>Number of raw bit errors</p>
    <p>inf-bit ECC</p>
  </div>
  <div class="page">
    <p>Observations</p>
    <p>Repeated data re-reads make it worse</p>
    <p>75-bit: ~30% increased latency at end-of-life</p>
  </div>
  <div class="page">
    <p>Intra-SSD redundancy</p>
    <p>D0D1D2D3D4D5D6</p>
    <p>D0</p>
    <p>D1</p>
    <p>D2</p>
    <p>D3</p>
    <p>D4</p>
    <p>D5</p>
    <p>D6</p>
    <p>P</p>
    <p>P</p>
    <p>Flash memory chips</p>
  </div>
  <div class="page">
    <p>Intra-SSD redundancy</p>
    <p>D0</p>
    <p>D1</p>
    <p>D2</p>
    <p>D3</p>
    <p>D4</p>
    <p>D5</p>
    <p>D6</p>
    <p>P D0D1PD3D4D5D6D2</p>
    <p>Flash memory chips</p>
  </div>
  <div class="page">
    <p>Summary: intra-SSD redundancy</p>
    <p>Error correction code  Is fixed at design-time</p>
    <p>Data re-read  Increases latency for correcting errors</p>
    <p>Intra-SSD redundancy  Protects against random and sporadic errors  Increases write amplification  Increases read amplification on errors</p>
  </div>
  <div class="page">
    <p>Evaluation: redundancy</p>
    <p>s = 15 s = 7</p>
    <p>N o</p>
    <p>r m</p>
    <p>. a</p>
    <p>v g</p>
    <p>. R</p>
    <p>T</p>
    <p>Stripe size</p>
    <p>s = 15 s = 7</p>
    <p>N o</p>
    <p>r m</p>
    <p>. 3</p>
    <p>m in</p>
    <p>e s</p>
    <p>Q o</p>
    <p>S</p>
    <p>Stripe size</p>
    <p>For the 3D TLC (2018) with 75-bit ECC</p>
  </div>
  <div class="page">
    <p>Observations</p>
    <p>Repeated data re-reads make it worse</p>
    <p>Overheads of redundancy outweigh its benefits</p>
    <p>+56% latency at end-of-life</p>
  </div>
  <div class="page">
    <p>Observations</p>
    <p>Repeated data re-reads make it worse</p>
    <p>Overheads of redundancy outweigh its benefits</p>
    <p>Scrubbing reduces error-induced latency, but increases internal traffic  +25% latency at end-of-life</p>
    <p>Highly dependent on accuracy of error prediction</p>
  </div>
  <div class="page">
    <p>Observations</p>
    <p>Repeated data re-reads make it worse</p>
    <p>Overheads of redundancy outweigh its benefits</p>
    <p>Scrubbing reduces error-induced latency, but increases internal traffic</p>
    <p>We need to consider data characteristics and compositionally combine reliability enhancements</p>
  </div>
  <div class="page">
    <p>Holistic reliability management</p>
    <p>Cold data</p>
    <p>Need protection against retention errors</p>
    <p>Least write amplification with redundancy</p>
    <p>Likely to be identified by GC</p>
  </div>
  <div class="page">
    <p>Holistic reliability management</p>
    <p>Cold data</p>
    <p>Selective redundancy for GC-ed data</p>
    <p>Read-hot data</p>
    <p>Need protection against disturbance errors</p>
    <p># of data re-reads can be used as proxy</p>
    <p>Likely to be identified by scrubber</p>
  </div>
  <div class="page">
    <p>Holistic reliability management</p>
    <p>Cold data</p>
    <p>Selective redundancy for GC-ed data</p>
    <p>Read-hot data</p>
    <p>Cost-benefit scrubbing</p>
    <p>Write-hot data</p>
    <p>No special attention required</p>
  </div>
  <div class="page">
    <p>Evaluation</p>
    <p>N o</p>
    <p>r m</p>
    <p>. a</p>
    <p>v g</p>
    <p>. R</p>
    <p>T ECC + re-read Oracle scrub HRM</p>
    <p>ECC + re-read : Rely on ECC and data re-reads Oracle scrub : Scrub based on oracle knowledge HRM : Holistic reliability management</p>
    <p>For the 3D TLC (2018) with 75-bit ECC @ end-of-life state</p>
  </div>
  <div class="page">
    <p>The bright side of flash memory</p>
    <p>S. Lee, Emerging Challenges in NAND Flash Technology, Flash Summit 2011</p>
  </div>
  <div class="page">
    <p>E rr</p>
    <p>o r</p>
    <p>ra te</p>
    <p>m e a</p>
    <p>su re</p>
    <p>m e n t</p>
    <p>Year published</p>
    <p>The dark side of flash memory</p>
  </div>
</Presentation>
