Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto b348098fe6294c9c9e4fa9cf1a0965b3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_miriscv_behav xil_defaultlib.tb_miriscv xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "F:/Nikita_vivado/project_1/project_1.srcs/sources_1/new/miriscv.v" Line 3. Module miriscv doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/Nikita_vivado/project_1/project_1.srcs/sources_1/new/miriscv_alu.v" Line 5. Module miriscv_alu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/Nikita_vivado/project_1/project_1.srcs/sources_1/new/miriscv_register_file.v" Line 1. Module miriscv_register_file doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/Nikita_vivado/project_1/project_1.srcs/sources_1/new/miriscv_data_memory.v" Line 3. Module miriscv_data_memory doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/Nikita_vivado/project_1/project_1.srcs/sources_1/new/miriscv_instruction_memory.v" Line 1. Module miriscv_instruction_memory doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/Nikita_vivado/project_1/project_1.srcs/sources_1/new/miriscv_decode.v" Line 3. Module miriscv_decode doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.miriscv_alu
Compiling module xil_defaultlib.miriscv_register_file
Compiling module xil_defaultlib.miriscv_data_memory
Compiling module xil_defaultlib.miriscv_instruction_memory
Compiling module xil_defaultlib.miriscv_decode
Compiling module xil_defaultlib.miriscv
Compiling module xil_defaultlib.tb_miriscv
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_miriscv_behav
