// Design a module that implements an AND gate

module and_gate( 
    input a, 
    input b, 
    output out );

    // assing the AND of a and b to out

and_gate( 
    input a, 
    input b, 
    output out )
{
  // design and implement the AND gate

  // out = a & b
  // if a and b are false, out = 0

  // if a and b are true, out = a | b


}
endmodule
