

================================================================
== Vivado HLS Report for 'DWT_color'
================================================================
* Date:           Thu Dec 14 23:01:18 2023

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        DWT
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.456|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+--------+------+--------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min |   max  |  min |   max  |   Type  |
    +------+--------+------+--------+---------+
    |  1951|  834751|  1951|  834751|   none  |
    +------+--------+------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+------+--------+--------------+-----------+-----------+------+----------+
        |                 |    Latency    |   Iteration  |  Initiation Interval  | Trip |          |
        |    Loop Name    |  min |   max  |    Latency   |  achieved |   target  | Count| Pipelined|
        +-----------------+------+--------+--------------+-----------+-----------+------+----------+
        |- Loop 1         |  1950|  834750| 975 ~ 417375 |          -|          -|     2|    no    |
        | + Loop 1.1      |   240|  271200|   2 ~ 2260   |          -|          -|   120|    no    |
        |  ++ Loop 1.1.1  |  1440|    1440|             9|          -|          -|   160|    no    |
        |  ++ Loop 1.1.2  |   175|     175|            32|         16|          1|    10|    yes   |
        |  ++ Loop 1.1.3  |   320|     640|     2 ~ 4    |          -|          -|   160|    no    |
        | + Loop 1.2      |   720|  146160|   9 ~ 1827   |          -|          -|    80|    no    |
        |  ++ Loop 1.2.1  |  1080|    1080|             9|          -|          -|   120|    no    |
        |  ++ Loop 1.2.2  |   255|     255|            32|         16|          1|    15|    yes   |
        |  ++ Loop 1.2.3  |   240|     480|     2 ~ 4    |          -|          -|   120|    no    |
        +-----------------+------+--------+--------------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 16, depth = 32
  * Pipeline-1: initiation interval (II) = 16, depth = 32


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 115
* Pipeline : 2
  Pipeline-0 : II = 16, D = 32, States = { 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 }
  Pipeline-1 : II = 16, D = 32, States = { 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 50 46 4 
4 --> 5 13 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 4 
13 --> 45 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 13 
45 --> 46 
46 --> 47 49 3 
47 --> 48 
48 --> 49 
49 --> 46 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 2 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 112 70 
70 --> 71 79 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 70 
79 --> 111 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 87 
87 --> 88 
88 --> 89 
89 --> 90 
90 --> 91 
91 --> 92 
92 --> 93 
93 --> 94 
94 --> 95 
95 --> 96 
96 --> 97 
97 --> 98 
98 --> 99 
99 --> 100 
100 --> 101 
101 --> 102 
102 --> 103 
103 --> 104 
104 --> 105 
105 --> 106 
106 --> 107 
107 --> 108 
108 --> 109 
109 --> 110 
110 --> 79 
111 --> 112 
112 --> 113 115 62 
113 --> 114 
114 --> 115 
115 --> 112 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%row = alloca [160 x float], align 16" [DWT/DWT_Accel.c:40]   --->   Operation 116 'alloca' 'row' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%column = alloca [120 x float], align 16" [DWT/DWT_Accel.c:41]   --->   Operation 117 'alloca' 'column' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "%tempr = alloca [160 x float], align 16" [DWT/DWT_Accel.c:42]   --->   Operation 118 'alloca' 'tempr' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%tempc = alloca [120 x float], align 16" [DWT/DWT_Accel.c:43]   --->   Operation 119 'alloca' 'tempc' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_1 : Operation 120 [1/1] (1.76ns)   --->   "br label %.loopexit1198" [DWT/DWT_Accel.c:44]   --->   Operation 120 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 3.14>
ST_2 : Operation 121 [1/1] (0.00ns)   --->   "%k_0 = phi i2 [ 0, %0 ], [ %k, %.loopexit1198.loopexit ]"   --->   Operation 121 'phi' 'k_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 122 [1/1] (0.95ns)   --->   "%icmp_ln44 = icmp eq i2 %k_0, -2" [DWT/DWT_Accel.c:44]   --->   Operation 122 'icmp' 'icmp_ln44' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 123 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)"   --->   Operation 123 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 124 [1/1] (1.56ns)   --->   "%k = add i2 %k_0, 1" [DWT/DWT_Accel.c:44]   --->   Operation 124 'add' 'k' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 125 [1/1] (0.00ns)   --->   "br i1 %icmp_ln44, label %29, label %1" [DWT/DWT_Accel.c:44]   --->   Operation 125 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 126 [1/1] (0.00ns)   --->   "%zext_ln44 = zext i2 %k_0 to i8" [DWT/DWT_Accel.c:44]   --->   Operation 126 'zext' 'zext_ln44' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_2 : Operation 127 [1/1] (0.00ns)   --->   "%zext_ln44_1 = zext i2 %k_0 to i7" [DWT/DWT_Accel.c:44]   --->   Operation 127 'zext' 'zext_ln44_1' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_2 : Operation 128 [1/1] (2.39ns)   --->   "%level_col = lshr i7 -8, %zext_ln44_1" [DWT/DWT_Accel.c:47]   --->   Operation 128 'lshr' 'level_col' <Predicate = (!icmp_ln44)> <Delay = 2.39> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 129 [1/1] (3.14ns)   --->   "%level_row = lshr i8 -96, %zext_ln44" [DWT/DWT_Accel.c:48]   --->   Operation 129 'lshr' 'level_row' <Predicate = (!icmp_ln44)> <Delay = 3.14> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 130 [1/1] (0.00ns)   --->   "%zext_ln48 = zext i8 %level_row to i32" [DWT/DWT_Accel.c:48]   --->   Operation 130 'zext' 'zext_ln48' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_2 : Operation 131 [1/1] (0.00ns)   --->   "%lshr_ln = call i7 @_ssdm_op_PartSelect.i7.i8.i32.i32(i8 %level_row, i32 1, i32 7)" [DWT/DWT_Accel.c:61]   --->   Operation 131 'partselect' 'lshr_ln' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_2 : Operation 132 [1/1] (0.00ns)   --->   "%zext_ln61 = zext i7 %lshr_ln to i8" [DWT/DWT_Accel.c:61]   --->   Operation 132 'zext' 'zext_ln61' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_2 : Operation 133 [1/1] (1.76ns)   --->   "br label %2" [DWT/DWT_Accel.c:49]   --->   Operation 133 'br' <Predicate = (!icmp_ln44)> <Delay = 1.76>
ST_2 : Operation 134 [1/1] (0.00ns)   --->   "ret void" [DWT/DWT_Accel.c:106]   --->   Operation 134 'ret' <Predicate = (icmp_ln44)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 6.28>
ST_3 : Operation 135 [1/1] (0.00ns)   --->   "%i_0 = phi i7 [ 0, %1 ], [ %i, %.loopexit5 ]"   --->   Operation 135 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 136 [1/1] (1.48ns)   --->   "%icmp_ln49 = icmp eq i7 %i_0, -8" [DWT/DWT_Accel.c:49]   --->   Operation 136 'icmp' 'icmp_ln49' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 137 [1/1] (0.00ns)   --->   "%empty_94 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 120, i64 120, i64 120)"   --->   Operation 137 'speclooptripcount' 'empty_94' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 138 [1/1] (1.87ns)   --->   "%i = add i7 %i_0, 1" [DWT/DWT_Accel.c:49]   --->   Operation 138 'add' 'i' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 139 [1/1] (0.00ns)   --->   "br i1 %icmp_ln49, label %.preheader3.preheader, label %3" [DWT/DWT_Accel.c:49]   --->   Operation 139 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 140 [1/1] (1.48ns)   --->   "%icmp_ln51 = icmp ult i7 %i_0, %level_col" [DWT/DWT_Accel.c:51]   --->   Operation 140 'icmp' 'icmp_ln51' <Predicate = (!icmp_ln49)> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 141 [1/1] (0.00ns)   --->   "br i1 %icmp_ln51, label %.preheader7.preheader, label %.loopexit5" [DWT/DWT_Accel.c:51]   --->   Operation 141 'br' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_3 : Operation 142 [1/1] (0.00ns)   --->   "%trunc_ln55 = trunc i7 %i_0 to i3" [DWT/DWT_Accel.c:55]   --->   Operation 142 'trunc' 'trunc_ln55' <Predicate = (!icmp_ln49 & icmp_ln51)> <Delay = 0.00>
ST_3 : Operation 143 [1/1] (0.00ns)   --->   "%zext_ln55_1 = zext i3 %trunc_ln55 to i32" [DWT/DWT_Accel.c:55]   --->   Operation 143 'zext' 'zext_ln55_1' <Predicate = (!icmp_ln49 & icmp_ln51)> <Delay = 0.00>
ST_3 : Operation 144 [1/1] (0.00ns)   --->   "%lshr_ln6 = call i4 @_ssdm_op_PartSelect.i4.i7.i32.i32(i7 %i_0, i32 3, i32 6)" [DWT/DWT_Accel.c:55]   --->   Operation 144 'partselect' 'lshr_ln6' <Predicate = (!icmp_ln49 & icmp_ln51)> <Delay = 0.00>
ST_3 : Operation 145 [1/1] (0.00ns)   --->   "%tmp_45 = call i11 @_ssdm_op_BitConcatenate.i11.i4.i7(i4 %lshr_ln6, i7 0)" [DWT/DWT_Accel.c:55]   --->   Operation 145 'bitconcatenate' 'tmp_45' <Predicate = (!icmp_ln49 & icmp_ln51)> <Delay = 0.00>
ST_3 : Operation 146 [1/1] (0.00ns)   --->   "%zext_ln55_2 = zext i11 %tmp_45 to i12" [DWT/DWT_Accel.c:55]   --->   Operation 146 'zext' 'zext_ln55_2' <Predicate = (!icmp_ln49 & icmp_ln51)> <Delay = 0.00>
ST_3 : Operation 147 [1/1] (0.00ns)   --->   "%tmp_46 = call i9 @_ssdm_op_BitConcatenate.i9.i4.i5(i4 %lshr_ln6, i5 0)" [DWT/DWT_Accel.c:55]   --->   Operation 147 'bitconcatenate' 'tmp_46' <Predicate = (!icmp_ln49 & icmp_ln51)> <Delay = 0.00>
ST_3 : Operation 148 [1/1] (0.00ns)   --->   "%zext_ln55_3 = zext i9 %tmp_46 to i12" [DWT/DWT_Accel.c:55]   --->   Operation 148 'zext' 'zext_ln55_3' <Predicate = (!icmp_ln49 & icmp_ln51)> <Delay = 0.00>
ST_3 : Operation 149 [1/1] (1.63ns)   --->   "%add_ln55 = add i12 %zext_ln55_2, %zext_ln55_3" [DWT/DWT_Accel.c:55]   --->   Operation 149 'add' 'add_ln55' <Predicate = (!icmp_ln49 & icmp_ln51)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 150 [1/1] (1.76ns)   --->   "br label %.preheader7" [DWT/DWT_Accel.c:53]   --->   Operation 150 'br' <Predicate = (!icmp_ln49 & icmp_ln51)> <Delay = 1.76>
ST_3 : Operation 151 [6/6] (6.28ns)   --->   "%tmp = sitofp i32 %zext_ln48 to double" [DWT/DWT_Accel.c:79]   --->   Operation 151 'sitodp' 'tmp' <Predicate = (icmp_ln49)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 4 <SV = 3> <Delay = 4.80>
ST_4 : Operation 152 [1/1] (0.00ns)   --->   "%j_0 = phi i8 [ %j, %4 ], [ 0, %.preheader7.preheader ]"   --->   Operation 152 'phi' 'j_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 153 [1/1] (1.55ns)   --->   "%icmp_ln53 = icmp eq i8 %j_0, -96" [DWT/DWT_Accel.c:53]   --->   Operation 153 'icmp' 'icmp_ln53' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 154 [1/1] (0.00ns)   --->   "%empty_95 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 160, i64 160, i64 160)"   --->   Operation 154 'speclooptripcount' 'empty_95' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 155 [1/1] (1.91ns)   --->   "%j = add i8 %j_0, 1" [DWT/DWT_Accel.c:53]   --->   Operation 155 'add' 'j' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 156 [1/1] (0.00ns)   --->   "br i1 %icmp_ln53, label %.preheader6.0.preheader, label %4" [DWT/DWT_Accel.c:53]   --->   Operation 156 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 157 [1/1] (0.00ns)   --->   "%zext_ln55_4 = zext i8 %j_0 to i12" [DWT/DWT_Accel.c:55]   --->   Operation 157 'zext' 'zext_ln55_4' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_4 : Operation 158 [1/1] (1.54ns)   --->   "%add_ln55_1 = add i12 %add_ln55, %zext_ln55_4" [DWT/DWT_Accel.c:55]   --->   Operation 158 'add' 'add_ln55_1' <Predicate = (!icmp_ln53)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 159 [1/1] (0.00ns)   --->   "%zext_ln55_5 = zext i12 %add_ln55_1 to i64" [DWT/DWT_Accel.c:55]   --->   Operation 159 'zext' 'zext_ln55_5' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_4 : Operation 160 [1/1] (0.00ns)   --->   "%A_0_addr_2 = getelementptr [2400 x i16]* %A_0, i64 0, i64 %zext_ln55_5" [DWT/DWT_Accel.c:55]   --->   Operation 160 'getelementptr' 'A_0_addr_2' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_4 : Operation 161 [1/1] (0.00ns)   --->   "%A_1_addr_2 = getelementptr [2400 x i16]* %A_1, i64 0, i64 %zext_ln55_5" [DWT/DWT_Accel.c:55]   --->   Operation 161 'getelementptr' 'A_1_addr_2' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_4 : Operation 162 [1/1] (0.00ns)   --->   "%A_2_addr_2 = getelementptr [2400 x i16]* %A_2, i64 0, i64 %zext_ln55_5" [DWT/DWT_Accel.c:55]   --->   Operation 162 'getelementptr' 'A_2_addr_2' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_4 : Operation 163 [1/1] (0.00ns)   --->   "%A_3_addr_2 = getelementptr [2400 x i16]* %A_3, i64 0, i64 %zext_ln55_5" [DWT/DWT_Accel.c:55]   --->   Operation 163 'getelementptr' 'A_3_addr_2' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_4 : Operation 164 [1/1] (0.00ns)   --->   "%A_4_addr_2 = getelementptr [2400 x i16]* %A_4, i64 0, i64 %zext_ln55_5" [DWT/DWT_Accel.c:55]   --->   Operation 164 'getelementptr' 'A_4_addr_2' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_4 : Operation 165 [1/1] (0.00ns)   --->   "%A_5_addr_2 = getelementptr [2400 x i16]* %A_5, i64 0, i64 %zext_ln55_5" [DWT/DWT_Accel.c:55]   --->   Operation 165 'getelementptr' 'A_5_addr_2' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_4 : Operation 166 [1/1] (0.00ns)   --->   "%A_6_addr_2 = getelementptr [2400 x i16]* %A_6, i64 0, i64 %zext_ln55_5" [DWT/DWT_Accel.c:55]   --->   Operation 166 'getelementptr' 'A_6_addr_2' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_4 : Operation 167 [1/1] (0.00ns)   --->   "%A_7_addr_2 = getelementptr [2400 x i16]* %A_7, i64 0, i64 %zext_ln55_5" [DWT/DWT_Accel.c:55]   --->   Operation 167 'getelementptr' 'A_7_addr_2' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_4 : Operation 168 [2/2] (3.25ns)   --->   "%A_0_load = load i16* %A_0_addr_2, align 2" [DWT/DWT_Accel.c:55]   --->   Operation 168 'load' 'A_0_load' <Predicate = (!icmp_ln53)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_4 : Operation 169 [2/2] (3.25ns)   --->   "%A_1_load = load i16* %A_1_addr_2, align 2" [DWT/DWT_Accel.c:55]   --->   Operation 169 'load' 'A_1_load' <Predicate = (!icmp_ln53)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_4 : Operation 170 [2/2] (3.25ns)   --->   "%A_2_load = load i16* %A_2_addr_2, align 2" [DWT/DWT_Accel.c:55]   --->   Operation 170 'load' 'A_2_load' <Predicate = (!icmp_ln53)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_4 : Operation 171 [2/2] (3.25ns)   --->   "%A_3_load = load i16* %A_3_addr_2, align 2" [DWT/DWT_Accel.c:55]   --->   Operation 171 'load' 'A_3_load' <Predicate = (!icmp_ln53)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_4 : Operation 172 [2/2] (3.25ns)   --->   "%A_4_load = load i16* %A_4_addr_2, align 2" [DWT/DWT_Accel.c:55]   --->   Operation 172 'load' 'A_4_load' <Predicate = (!icmp_ln53)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_4 : Operation 173 [2/2] (3.25ns)   --->   "%A_5_load = load i16* %A_5_addr_2, align 2" [DWT/DWT_Accel.c:55]   --->   Operation 173 'load' 'A_5_load' <Predicate = (!icmp_ln53)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_4 : Operation 174 [2/2] (3.25ns)   --->   "%A_6_load = load i16* %A_6_addr_2, align 2" [DWT/DWT_Accel.c:55]   --->   Operation 174 'load' 'A_6_load' <Predicate = (!icmp_ln53)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_4 : Operation 175 [2/2] (3.25ns)   --->   "%A_7_load = load i16* %A_7_addr_2, align 2" [DWT/DWT_Accel.c:55]   --->   Operation 175 'load' 'A_7_load' <Predicate = (!icmp_ln53)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_4 : Operation 176 [1/1] (1.76ns)   --->   "br label %.preheader6.0"   --->   Operation 176 'br' <Predicate = (icmp_ln53)> <Delay = 1.76>

State 5 <SV = 4> <Delay = 5.73>
ST_5 : Operation 177 [1/2] (3.25ns)   --->   "%A_0_load = load i16* %A_0_addr_2, align 2" [DWT/DWT_Accel.c:55]   --->   Operation 177 'load' 'A_0_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_5 : Operation 178 [1/2] (3.25ns)   --->   "%A_1_load = load i16* %A_1_addr_2, align 2" [DWT/DWT_Accel.c:55]   --->   Operation 178 'load' 'A_1_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_5 : Operation 179 [1/2] (3.25ns)   --->   "%A_2_load = load i16* %A_2_addr_2, align 2" [DWT/DWT_Accel.c:55]   --->   Operation 179 'load' 'A_2_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_5 : Operation 180 [1/2] (3.25ns)   --->   "%A_3_load = load i16* %A_3_addr_2, align 2" [DWT/DWT_Accel.c:55]   --->   Operation 180 'load' 'A_3_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_5 : Operation 181 [1/2] (3.25ns)   --->   "%A_4_load = load i16* %A_4_addr_2, align 2" [DWT/DWT_Accel.c:55]   --->   Operation 181 'load' 'A_4_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_5 : Operation 182 [1/2] (3.25ns)   --->   "%A_5_load = load i16* %A_5_addr_2, align 2" [DWT/DWT_Accel.c:55]   --->   Operation 182 'load' 'A_5_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_5 : Operation 183 [1/2] (3.25ns)   --->   "%A_6_load = load i16* %A_6_addr_2, align 2" [DWT/DWT_Accel.c:55]   --->   Operation 183 'load' 'A_6_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_5 : Operation 184 [1/2] (3.25ns)   --->   "%A_7_load = load i16* %A_7_addr_2, align 2" [DWT/DWT_Accel.c:55]   --->   Operation 184 'load' 'A_7_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_5 : Operation 185 [1/1] (2.47ns)   --->   "%tmp_8 = call i16 @_ssdm_op_Mux.ap_auto.8i16.i32(i16 %A_0_load, i16 %A_1_load, i16 %A_2_load, i16 %A_3_load, i16 %A_4_load, i16 %A_5_load, i16 %A_6_load, i16 %A_7_load, i32 %zext_ln55_1)" [DWT/DWT_Accel.c:55]   --->   Operation 185 'mux' 'tmp_8' <Predicate = true> <Delay = 2.47> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.41>
ST_6 : Operation 186 [1/1] (0.00ns)   --->   "%zext_ln55_6 = zext i16 %tmp_8 to i32" [DWT/DWT_Accel.c:55]   --->   Operation 186 'zext' 'zext_ln55_6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 187 [6/6] (6.41ns)   --->   "%tmp_27 = uitofp i32 %zext_ln55_6 to float" [DWT/DWT_Accel.c:55]   --->   Operation 187 'uitofp' 'tmp_27' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 7 <SV = 6> <Delay = 6.41>
ST_7 : Operation 188 [5/6] (6.41ns)   --->   "%tmp_27 = uitofp i32 %zext_ln55_6 to float" [DWT/DWT_Accel.c:55]   --->   Operation 188 'uitofp' 'tmp_27' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 8 <SV = 7> <Delay = 6.41>
ST_8 : Operation 189 [4/6] (6.41ns)   --->   "%tmp_27 = uitofp i32 %zext_ln55_6 to float" [DWT/DWT_Accel.c:55]   --->   Operation 189 'uitofp' 'tmp_27' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 9 <SV = 8> <Delay = 6.41>
ST_9 : Operation 190 [3/6] (6.41ns)   --->   "%tmp_27 = uitofp i32 %zext_ln55_6 to float" [DWT/DWT_Accel.c:55]   --->   Operation 190 'uitofp' 'tmp_27' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 10 <SV = 9> <Delay = 6.41>
ST_10 : Operation 191 [2/6] (6.41ns)   --->   "%tmp_27 = uitofp i32 %zext_ln55_6 to float" [DWT/DWT_Accel.c:55]   --->   Operation 191 'uitofp' 'tmp_27' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 11 <SV = 10> <Delay = 6.41>
ST_11 : Operation 192 [1/6] (6.41ns)   --->   "%tmp_27 = uitofp i32 %zext_ln55_6 to float" [DWT/DWT_Accel.c:55]   --->   Operation 192 'uitofp' 'tmp_27' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 12 <SV = 11> <Delay = 3.25>
ST_12 : Operation 193 [1/1] (0.00ns)   --->   "%zext_ln55 = zext i8 %j_0 to i64" [DWT/DWT_Accel.c:55]   --->   Operation 193 'zext' 'zext_ln55' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 194 [1/1] (0.00ns)   --->   "%row_addr = getelementptr inbounds [160 x float]* %row, i64 0, i64 %zext_ln55" [DWT/DWT_Accel.c:55]   --->   Operation 194 'getelementptr' 'row_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 195 [1/1] (3.25ns)   --->   "store float %tmp_27, float* %row_addr, align 4" [DWT/DWT_Accel.c:55]   --->   Operation 195 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_12 : Operation 196 [1/1] (0.00ns)   --->   "br label %.preheader7" [DWT/DWT_Accel.c:53]   --->   Operation 196 'br' <Predicate = true> <Delay = 0.00>

State 13 <SV = 4> <Delay = 3.25>
ST_13 : Operation 197 [1/1] (0.00ns)   --->   "%l_0_0 = phi i7 [ %add_ln57, %._crit_edge.7 ], [ 0, %.preheader6.0.preheader ]" [DWT/DWT_Accel.c:57]   --->   Operation 197 'phi' 'l_0_0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 198 [1/1] (0.00ns)   --->   "%empty_96 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10)"   --->   Operation 198 'speclooptripcount' 'empty_96' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 199 [1/1] (1.48ns)   --->   "%icmp_ln57 = icmp eq i7 %l_0_0, -48" [DWT/DWT_Accel.c:57]   --->   Operation 199 'icmp' 'icmp_ln57' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 200 [1/1] (0.00ns)   --->   "br i1 %icmp_ln57, label %.preheader4.preheader, label %hls_label_0_begin" [DWT/DWT_Accel.c:57]   --->   Operation 200 'br' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 201 [1/1] (1.48ns)   --->   "%icmp_ln61 = icmp ult i7 %l_0_0, %lshr_ln" [DWT/DWT_Accel.c:61]   --->   Operation 201 'icmp' 'icmp_ln61' <Predicate = (!icmp_ln57)> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 202 [1/1] (0.00ns)   --->   "br i1 %icmp_ln61, label %5, label %hls_label_0_end" [DWT/DWT_Accel.c:61]   --->   Operation 202 'br' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_13 : Operation 203 [1/1] (0.00ns)   --->   "%shl_ln = call i8 @_ssdm_op_BitConcatenate.i8.i7.i1(i7 %l_0_0, i1 false)" [DWT/DWT_Accel.c:63]   --->   Operation 203 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln57 & icmp_ln61)> <Delay = 0.00>
ST_13 : Operation 204 [1/1] (0.00ns)   --->   "%zext_ln64 = zext i8 %shl_ln to i64" [DWT/DWT_Accel.c:64]   --->   Operation 204 'zext' 'zext_ln64' <Predicate = (!icmp_ln57 & icmp_ln61)> <Delay = 0.00>
ST_13 : Operation 205 [1/1] (0.00ns)   --->   "%row_addr_17 = getelementptr inbounds [160 x float]* %row, i64 0, i64 %zext_ln64" [DWT/DWT_Accel.c:64]   --->   Operation 205 'getelementptr' 'row_addr_17' <Predicate = (!icmp_ln57 & icmp_ln61)> <Delay = 0.00>
ST_13 : Operation 206 [2/2] (3.25ns)   --->   "%row_load = load float* %row_addr_17, align 16" [DWT/DWT_Accel.c:64]   --->   Operation 206 'load' 'row_load' <Predicate = (!icmp_ln57 & icmp_ln61)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_13 : Operation 207 [1/1] (0.00ns)   --->   "%or_ln64 = or i8 %shl_ln, 1" [DWT/DWT_Accel.c:64]   --->   Operation 207 'or' 'or_ln64' <Predicate = (!icmp_ln57 & icmp_ln61)> <Delay = 0.00>
ST_13 : Operation 208 [1/1] (0.00ns)   --->   "%zext_ln64_1 = zext i8 %or_ln64 to i64" [DWT/DWT_Accel.c:64]   --->   Operation 208 'zext' 'zext_ln64_1' <Predicate = (!icmp_ln57 & icmp_ln61)> <Delay = 0.00>
ST_13 : Operation 209 [1/1] (0.00ns)   --->   "%row_addr_18 = getelementptr inbounds [160 x float]* %row, i64 0, i64 %zext_ln64_1" [DWT/DWT_Accel.c:64]   --->   Operation 209 'getelementptr' 'row_addr_18' <Predicate = (!icmp_ln57 & icmp_ln61)> <Delay = 0.00>
ST_13 : Operation 210 [2/2] (3.25ns)   --->   "%row_load_16 = load float* %row_addr_18, align 4" [DWT/DWT_Accel.c:64]   --->   Operation 210 'load' 'row_load_16' <Predicate = (!icmp_ln57 & icmp_ln61)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>

State 14 <SV = 5> <Delay = 7.69>
ST_14 : Operation 211 [1/2] (3.25ns)   --->   "%row_load = load float* %row_addr_17, align 16" [DWT/DWT_Accel.c:64]   --->   Operation 211 'load' 'row_load' <Predicate = (!icmp_ln57 & icmp_ln61)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_14 : Operation 212 [2/2] (4.43ns)   --->   "%tmp_29 = fpext float %row_load to double" [DWT/DWT_Accel.c:64]   --->   Operation 212 'fpext' 'tmp_29' <Predicate = (!icmp_ln57 & icmp_ln61)> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_14 : Operation 213 [1/2] (3.25ns)   --->   "%row_load_16 = load float* %row_addr_18, align 4" [DWT/DWT_Accel.c:64]   --->   Operation 213 'load' 'row_load_16' <Predicate = (!icmp_ln57 & icmp_ln61)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_14 : Operation 214 [1/1] (0.00ns)   --->   "%or_ln57 = or i7 %l_0_0, 1" [DWT/DWT_Accel.c:57]   --->   Operation 214 'or' 'or_ln57' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_14 : Operation 215 [1/1] (1.48ns)   --->   "%icmp_ln61_1 = icmp ult i7 %or_ln57, %lshr_ln" [DWT/DWT_Accel.c:61]   --->   Operation 215 'icmp' 'icmp_ln61_1' <Predicate = (!icmp_ln57)> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 216 [1/1] (0.00ns)   --->   "br i1 %icmp_ln61_1, label %6, label %._crit_edge.1" [DWT/DWT_Accel.c:61]   --->   Operation 216 'br' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_14 : Operation 217 [1/1] (0.00ns)   --->   "%shl_ln63_1 = call i8 @_ssdm_op_BitConcatenate.i8.i7.i1(i7 %or_ln57, i1 false)" [DWT/DWT_Accel.c:63]   --->   Operation 217 'bitconcatenate' 'shl_ln63_1' <Predicate = (!icmp_ln57 & icmp_ln61_1)> <Delay = 0.00>
ST_14 : Operation 218 [1/1] (0.00ns)   --->   "%zext_ln64_3 = zext i8 %shl_ln63_1 to i64" [DWT/DWT_Accel.c:64]   --->   Operation 218 'zext' 'zext_ln64_3' <Predicate = (!icmp_ln57 & icmp_ln61_1)> <Delay = 0.00>
ST_14 : Operation 219 [1/1] (0.00ns)   --->   "%row_addr_19 = getelementptr inbounds [160 x float]* %row, i64 0, i64 %zext_ln64_3" [DWT/DWT_Accel.c:64]   --->   Operation 219 'getelementptr' 'row_addr_19' <Predicate = (!icmp_ln57 & icmp_ln61_1)> <Delay = 0.00>
ST_14 : Operation 220 [2/2] (3.25ns)   --->   "%row_load_1 = load float* %row_addr_19, align 8" [DWT/DWT_Accel.c:64]   --->   Operation 220 'load' 'row_load_1' <Predicate = (!icmp_ln57 & icmp_ln61_1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_14 : Operation 221 [1/1] (0.00ns)   --->   "%or_ln64_1 = or i8 %shl_ln63_1, 1" [DWT/DWT_Accel.c:64]   --->   Operation 221 'or' 'or_ln64_1' <Predicate = (!icmp_ln57 & icmp_ln61_1)> <Delay = 0.00>
ST_14 : Operation 222 [1/1] (0.00ns)   --->   "%zext_ln64_4 = zext i8 %or_ln64_1 to i64" [DWT/DWT_Accel.c:64]   --->   Operation 222 'zext' 'zext_ln64_4' <Predicate = (!icmp_ln57 & icmp_ln61_1)> <Delay = 0.00>
ST_14 : Operation 223 [1/1] (0.00ns)   --->   "%row_addr_20 = getelementptr inbounds [160 x float]* %row, i64 0, i64 %zext_ln64_4" [DWT/DWT_Accel.c:64]   --->   Operation 223 'getelementptr' 'row_addr_20' <Predicate = (!icmp_ln57 & icmp_ln61_1)> <Delay = 0.00>
ST_14 : Operation 224 [2/2] (3.25ns)   --->   "%row_load_17 = load float* %row_addr_20, align 4" [DWT/DWT_Accel.c:64]   --->   Operation 224 'load' 'row_load_17' <Predicate = (!icmp_ln57 & icmp_ln61_1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>

State 15 <SV = 6> <Delay = 4.43>
ST_15 : Operation 225 [1/2] (4.43ns)   --->   "%tmp_29 = fpext float %row_load to double" [DWT/DWT_Accel.c:64]   --->   Operation 225 'fpext' 'tmp_29' <Predicate = (!icmp_ln57 & icmp_ln61)> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_15 : Operation 226 [2/2] (4.43ns)   --->   "%tmp_31 = fpext float %row_load_16 to double" [DWT/DWT_Accel.c:64]   --->   Operation 226 'fpext' 'tmp_31' <Predicate = (!icmp_ln57 & icmp_ln61)> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_15 : Operation 227 [1/2] (3.25ns)   --->   "%row_load_1 = load float* %row_addr_19, align 8" [DWT/DWT_Accel.c:64]   --->   Operation 227 'load' 'row_load_1' <Predicate = (!icmp_ln57 & icmp_ln61_1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_15 : Operation 228 [1/2] (3.25ns)   --->   "%row_load_17 = load float* %row_addr_20, align 4" [DWT/DWT_Accel.c:64]   --->   Operation 228 'load' 'row_load_17' <Predicate = (!icmp_ln57 & icmp_ln61_1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_15 : Operation 229 [1/1] (0.00ns)   --->   "%or_ln57_1 = or i7 %l_0_0, 2" [DWT/DWT_Accel.c:57]   --->   Operation 229 'or' 'or_ln57_1' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_15 : Operation 230 [1/1] (1.48ns)   --->   "%icmp_ln61_2 = icmp ult i7 %or_ln57_1, %lshr_ln" [DWT/DWT_Accel.c:61]   --->   Operation 230 'icmp' 'icmp_ln61_2' <Predicate = (!icmp_ln57)> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 231 [1/1] (0.00ns)   --->   "br i1 %icmp_ln61_2, label %7, label %._crit_edge.2" [DWT/DWT_Accel.c:61]   --->   Operation 231 'br' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_15 : Operation 232 [1/1] (0.00ns)   --->   "%shl_ln63_2 = call i8 @_ssdm_op_BitConcatenate.i8.i7.i1(i7 %or_ln57_1, i1 false)" [DWT/DWT_Accel.c:63]   --->   Operation 232 'bitconcatenate' 'shl_ln63_2' <Predicate = (!icmp_ln57 & icmp_ln61_2)> <Delay = 0.00>
ST_15 : Operation 233 [1/1] (0.00ns)   --->   "%zext_ln64_6 = zext i8 %shl_ln63_2 to i64" [DWT/DWT_Accel.c:64]   --->   Operation 233 'zext' 'zext_ln64_6' <Predicate = (!icmp_ln57 & icmp_ln61_2)> <Delay = 0.00>
ST_15 : Operation 234 [1/1] (0.00ns)   --->   "%row_addr_21 = getelementptr inbounds [160 x float]* %row, i64 0, i64 %zext_ln64_6" [DWT/DWT_Accel.c:64]   --->   Operation 234 'getelementptr' 'row_addr_21' <Predicate = (!icmp_ln57 & icmp_ln61_2)> <Delay = 0.00>
ST_15 : Operation 235 [2/2] (3.25ns)   --->   "%row_load_18 = load float* %row_addr_21, align 16" [DWT/DWT_Accel.c:64]   --->   Operation 235 'load' 'row_load_18' <Predicate = (!icmp_ln57 & icmp_ln61_2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_15 : Operation 236 [1/1] (0.00ns)   --->   "%or_ln64_2 = or i8 %shl_ln63_2, 1" [DWT/DWT_Accel.c:64]   --->   Operation 236 'or' 'or_ln64_2' <Predicate = (!icmp_ln57 & icmp_ln61_2)> <Delay = 0.00>
ST_15 : Operation 237 [1/1] (0.00ns)   --->   "%zext_ln64_7 = zext i8 %or_ln64_2 to i64" [DWT/DWT_Accel.c:64]   --->   Operation 237 'zext' 'zext_ln64_7' <Predicate = (!icmp_ln57 & icmp_ln61_2)> <Delay = 0.00>
ST_15 : Operation 238 [1/1] (0.00ns)   --->   "%row_addr_22 = getelementptr inbounds [160 x float]* %row, i64 0, i64 %zext_ln64_7" [DWT/DWT_Accel.c:64]   --->   Operation 238 'getelementptr' 'row_addr_22' <Predicate = (!icmp_ln57 & icmp_ln61_2)> <Delay = 0.00>
ST_15 : Operation 239 [2/2] (3.25ns)   --->   "%row_load_19 = load float* %row_addr_22, align 4" [DWT/DWT_Accel.c:64]   --->   Operation 239 'load' 'row_load_19' <Predicate = (!icmp_ln57 & icmp_ln61_2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>

State 16 <SV = 7> <Delay = 7.78>
ST_16 : Operation 240 [6/6] (7.78ns)   --->   "%tmp_30 = fmul double %tmp_29, 5.000000e-01" [DWT/DWT_Accel.c:64]   --->   Operation 240 'dmul' 'tmp_30' <Predicate = (!icmp_ln57 & icmp_ln61)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 241 [1/2] (4.43ns)   --->   "%tmp_31 = fpext float %row_load_16 to double" [DWT/DWT_Accel.c:64]   --->   Operation 241 'fpext' 'tmp_31' <Predicate = (!icmp_ln57 & icmp_ln61)> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_16 : Operation 242 [2/2] (4.43ns)   --->   "%tmp_49_1 = fpext float %row_load_1 to double" [DWT/DWT_Accel.c:64]   --->   Operation 242 'fpext' 'tmp_49_1' <Predicate = (!icmp_ln57 & icmp_ln61_1)> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_16 : Operation 243 [1/2] (3.25ns)   --->   "%row_load_18 = load float* %row_addr_21, align 16" [DWT/DWT_Accel.c:64]   --->   Operation 243 'load' 'row_load_18' <Predicate = (!icmp_ln57 & icmp_ln61_2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_16 : Operation 244 [1/2] (3.25ns)   --->   "%row_load_19 = load float* %row_addr_22, align 4" [DWT/DWT_Accel.c:64]   --->   Operation 244 'load' 'row_load_19' <Predicate = (!icmp_ln57 & icmp_ln61_2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_16 : Operation 245 [1/1] (0.00ns)   --->   "%or_ln57_2 = or i7 %l_0_0, 3" [DWT/DWT_Accel.c:57]   --->   Operation 245 'or' 'or_ln57_2' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_16 : Operation 246 [1/1] (1.48ns)   --->   "%icmp_ln61_3 = icmp ult i7 %or_ln57_2, %lshr_ln" [DWT/DWT_Accel.c:61]   --->   Operation 246 'icmp' 'icmp_ln61_3' <Predicate = (!icmp_ln57)> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 247 [1/1] (0.00ns)   --->   "br i1 %icmp_ln61_3, label %8, label %._crit_edge.3" [DWT/DWT_Accel.c:61]   --->   Operation 247 'br' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_16 : Operation 248 [1/1] (0.00ns)   --->   "%shl_ln63_3 = call i8 @_ssdm_op_BitConcatenate.i8.i7.i1(i7 %or_ln57_2, i1 false)" [DWT/DWT_Accel.c:63]   --->   Operation 248 'bitconcatenate' 'shl_ln63_3' <Predicate = (!icmp_ln57 & icmp_ln61_3)> <Delay = 0.00>
ST_16 : Operation 249 [1/1] (0.00ns)   --->   "%zext_ln64_9 = zext i8 %shl_ln63_3 to i64" [DWT/DWT_Accel.c:64]   --->   Operation 249 'zext' 'zext_ln64_9' <Predicate = (!icmp_ln57 & icmp_ln61_3)> <Delay = 0.00>
ST_16 : Operation 250 [1/1] (0.00ns)   --->   "%row_addr_23 = getelementptr inbounds [160 x float]* %row, i64 0, i64 %zext_ln64_9" [DWT/DWT_Accel.c:64]   --->   Operation 250 'getelementptr' 'row_addr_23' <Predicate = (!icmp_ln57 & icmp_ln61_3)> <Delay = 0.00>
ST_16 : Operation 251 [2/2] (3.25ns)   --->   "%row_load_3 = load float* %row_addr_23, align 8" [DWT/DWT_Accel.c:64]   --->   Operation 251 'load' 'row_load_3' <Predicate = (!icmp_ln57 & icmp_ln61_3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_16 : Operation 252 [1/1] (0.00ns)   --->   "%or_ln64_3 = or i8 %shl_ln63_3, 1" [DWT/DWT_Accel.c:64]   --->   Operation 252 'or' 'or_ln64_3' <Predicate = (!icmp_ln57 & icmp_ln61_3)> <Delay = 0.00>
ST_16 : Operation 253 [1/1] (0.00ns)   --->   "%zext_ln64_10 = zext i8 %or_ln64_3 to i64" [DWT/DWT_Accel.c:64]   --->   Operation 253 'zext' 'zext_ln64_10' <Predicate = (!icmp_ln57 & icmp_ln61_3)> <Delay = 0.00>
ST_16 : Operation 254 [1/1] (0.00ns)   --->   "%row_addr_24 = getelementptr inbounds [160 x float]* %row, i64 0, i64 %zext_ln64_10" [DWT/DWT_Accel.c:64]   --->   Operation 254 'getelementptr' 'row_addr_24' <Predicate = (!icmp_ln57 & icmp_ln61_3)> <Delay = 0.00>
ST_16 : Operation 255 [2/2] (3.25ns)   --->   "%row_load_20 = load float* %row_addr_24, align 4" [DWT/DWT_Accel.c:64]   --->   Operation 255 'load' 'row_load_20' <Predicate = (!icmp_ln57 & icmp_ln61_3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>

State 17 <SV = 8> <Delay = 7.78>
ST_17 : Operation 256 [5/6] (7.78ns)   --->   "%tmp_30 = fmul double %tmp_29, 5.000000e-01" [DWT/DWT_Accel.c:64]   --->   Operation 256 'dmul' 'tmp_30' <Predicate = (!icmp_ln57 & icmp_ln61)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 257 [6/6] (7.78ns)   --->   "%tmp_32 = fmul double %tmp_31, 5.000000e-01" [DWT/DWT_Accel.c:64]   --->   Operation 257 'dmul' 'tmp_32' <Predicate = (!icmp_ln57 & icmp_ln61)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 258 [1/2] (4.43ns)   --->   "%tmp_49_1 = fpext float %row_load_1 to double" [DWT/DWT_Accel.c:64]   --->   Operation 258 'fpext' 'tmp_49_1' <Predicate = (!icmp_ln57 & icmp_ln61_1)> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_17 : Operation 259 [2/2] (4.43ns)   --->   "%tmp_51_1 = fpext float %row_load_17 to double" [DWT/DWT_Accel.c:64]   --->   Operation 259 'fpext' 'tmp_51_1' <Predicate = (!icmp_ln57 & icmp_ln61_1)> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_17 : Operation 260 [1/2] (3.25ns)   --->   "%row_load_3 = load float* %row_addr_23, align 8" [DWT/DWT_Accel.c:64]   --->   Operation 260 'load' 'row_load_3' <Predicate = (!icmp_ln57 & icmp_ln61_3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_17 : Operation 261 [1/2] (3.25ns)   --->   "%row_load_20 = load float* %row_addr_24, align 4" [DWT/DWT_Accel.c:64]   --->   Operation 261 'load' 'row_load_20' <Predicate = (!icmp_ln57 & icmp_ln61_3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_17 : Operation 262 [1/1] (0.00ns)   --->   "%or_ln57_3 = or i7 %l_0_0, 4" [DWT/DWT_Accel.c:57]   --->   Operation 262 'or' 'or_ln57_3' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_17 : Operation 263 [1/1] (1.48ns)   --->   "%icmp_ln61_4 = icmp ult i7 %or_ln57_3, %lshr_ln" [DWT/DWT_Accel.c:61]   --->   Operation 263 'icmp' 'icmp_ln61_4' <Predicate = (!icmp_ln57)> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 264 [1/1] (0.00ns)   --->   "br i1 %icmp_ln61_4, label %9, label %._crit_edge.4" [DWT/DWT_Accel.c:61]   --->   Operation 264 'br' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_17 : Operation 265 [1/1] (0.00ns)   --->   "%shl_ln63_4 = call i8 @_ssdm_op_BitConcatenate.i8.i7.i1(i7 %or_ln57_3, i1 false)" [DWT/DWT_Accel.c:63]   --->   Operation 265 'bitconcatenate' 'shl_ln63_4' <Predicate = (!icmp_ln57 & icmp_ln61_4)> <Delay = 0.00>
ST_17 : Operation 266 [1/1] (0.00ns)   --->   "%zext_ln64_12 = zext i8 %shl_ln63_4 to i64" [DWT/DWT_Accel.c:64]   --->   Operation 266 'zext' 'zext_ln64_12' <Predicate = (!icmp_ln57 & icmp_ln61_4)> <Delay = 0.00>
ST_17 : Operation 267 [1/1] (0.00ns)   --->   "%row_addr_25 = getelementptr inbounds [160 x float]* %row, i64 0, i64 %zext_ln64_12" [DWT/DWT_Accel.c:64]   --->   Operation 267 'getelementptr' 'row_addr_25' <Predicate = (!icmp_ln57 & icmp_ln61_4)> <Delay = 0.00>
ST_17 : Operation 268 [2/2] (3.25ns)   --->   "%row_load_4 = load float* %row_addr_25, align 16" [DWT/DWT_Accel.c:64]   --->   Operation 268 'load' 'row_load_4' <Predicate = (!icmp_ln57 & icmp_ln61_4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_17 : Operation 269 [1/1] (0.00ns)   --->   "%or_ln64_4 = or i8 %shl_ln63_4, 1" [DWT/DWT_Accel.c:64]   --->   Operation 269 'or' 'or_ln64_4' <Predicate = (!icmp_ln57 & icmp_ln61_4)> <Delay = 0.00>
ST_17 : Operation 270 [1/1] (0.00ns)   --->   "%zext_ln64_13 = zext i8 %or_ln64_4 to i64" [DWT/DWT_Accel.c:64]   --->   Operation 270 'zext' 'zext_ln64_13' <Predicate = (!icmp_ln57 & icmp_ln61_4)> <Delay = 0.00>
ST_17 : Operation 271 [1/1] (0.00ns)   --->   "%row_addr_26 = getelementptr inbounds [160 x float]* %row, i64 0, i64 %zext_ln64_13" [DWT/DWT_Accel.c:64]   --->   Operation 271 'getelementptr' 'row_addr_26' <Predicate = (!icmp_ln57 & icmp_ln61_4)> <Delay = 0.00>
ST_17 : Operation 272 [2/2] (3.25ns)   --->   "%row_load_21 = load float* %row_addr_26, align 4" [DWT/DWT_Accel.c:64]   --->   Operation 272 'load' 'row_load_21' <Predicate = (!icmp_ln57 & icmp_ln61_4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>

State 18 <SV = 9> <Delay = 7.78>
ST_18 : Operation 273 [4/6] (7.78ns)   --->   "%tmp_30 = fmul double %tmp_29, 5.000000e-01" [DWT/DWT_Accel.c:64]   --->   Operation 273 'dmul' 'tmp_30' <Predicate = (!icmp_ln57 & icmp_ln61)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 274 [5/6] (7.78ns)   --->   "%tmp_32 = fmul double %tmp_31, 5.000000e-01" [DWT/DWT_Accel.c:64]   --->   Operation 274 'dmul' 'tmp_32' <Predicate = (!icmp_ln57 & icmp_ln61)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 275 [6/6] (7.78ns)   --->   "%tmp_50_1 = fmul double %tmp_49_1, 5.000000e-01" [DWT/DWT_Accel.c:64]   --->   Operation 275 'dmul' 'tmp_50_1' <Predicate = (!icmp_ln57 & icmp_ln61_1)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 276 [1/2] (4.43ns)   --->   "%tmp_51_1 = fpext float %row_load_17 to double" [DWT/DWT_Accel.c:64]   --->   Operation 276 'fpext' 'tmp_51_1' <Predicate = (!icmp_ln57 & icmp_ln61_1)> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_18 : Operation 277 [2/2] (4.43ns)   --->   "%tmp_49_2 = fpext float %row_load_18 to double" [DWT/DWT_Accel.c:64]   --->   Operation 277 'fpext' 'tmp_49_2' <Predicate = (!icmp_ln57 & icmp_ln61_2)> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_18 : Operation 278 [1/2] (3.25ns)   --->   "%row_load_4 = load float* %row_addr_25, align 16" [DWT/DWT_Accel.c:64]   --->   Operation 278 'load' 'row_load_4' <Predicate = (!icmp_ln57 & icmp_ln61_4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_18 : Operation 279 [1/2] (3.25ns)   --->   "%row_load_21 = load float* %row_addr_26, align 4" [DWT/DWT_Accel.c:64]   --->   Operation 279 'load' 'row_load_21' <Predicate = (!icmp_ln57 & icmp_ln61_4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_18 : Operation 280 [1/1] (0.00ns)   --->   "%or_ln57_4 = or i7 %l_0_0, 5" [DWT/DWT_Accel.c:57]   --->   Operation 280 'or' 'or_ln57_4' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_18 : Operation 281 [1/1] (1.48ns)   --->   "%icmp_ln61_5 = icmp ult i7 %or_ln57_4, %lshr_ln" [DWT/DWT_Accel.c:61]   --->   Operation 281 'icmp' 'icmp_ln61_5' <Predicate = (!icmp_ln57)> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 282 [1/1] (0.00ns)   --->   "br i1 %icmp_ln61_5, label %10, label %._crit_edge.5" [DWT/DWT_Accel.c:61]   --->   Operation 282 'br' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_18 : Operation 283 [1/1] (0.00ns)   --->   "%shl_ln63_5 = call i8 @_ssdm_op_BitConcatenate.i8.i7.i1(i7 %or_ln57_4, i1 false)" [DWT/DWT_Accel.c:63]   --->   Operation 283 'bitconcatenate' 'shl_ln63_5' <Predicate = (!icmp_ln57 & icmp_ln61_5)> <Delay = 0.00>
ST_18 : Operation 284 [1/1] (0.00ns)   --->   "%zext_ln64_15 = zext i8 %shl_ln63_5 to i64" [DWT/DWT_Accel.c:64]   --->   Operation 284 'zext' 'zext_ln64_15' <Predicate = (!icmp_ln57 & icmp_ln61_5)> <Delay = 0.00>
ST_18 : Operation 285 [1/1] (0.00ns)   --->   "%row_addr_27 = getelementptr inbounds [160 x float]* %row, i64 0, i64 %zext_ln64_15" [DWT/DWT_Accel.c:64]   --->   Operation 285 'getelementptr' 'row_addr_27' <Predicate = (!icmp_ln57 & icmp_ln61_5)> <Delay = 0.00>
ST_18 : Operation 286 [2/2] (3.25ns)   --->   "%row_load_5 = load float* %row_addr_27, align 8" [DWT/DWT_Accel.c:64]   --->   Operation 286 'load' 'row_load_5' <Predicate = (!icmp_ln57 & icmp_ln61_5)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_18 : Operation 287 [1/1] (0.00ns)   --->   "%or_ln64_5 = or i8 %shl_ln63_5, 1" [DWT/DWT_Accel.c:64]   --->   Operation 287 'or' 'or_ln64_5' <Predicate = (!icmp_ln57 & icmp_ln61_5)> <Delay = 0.00>
ST_18 : Operation 288 [1/1] (0.00ns)   --->   "%zext_ln64_16 = zext i8 %or_ln64_5 to i64" [DWT/DWT_Accel.c:64]   --->   Operation 288 'zext' 'zext_ln64_16' <Predicate = (!icmp_ln57 & icmp_ln61_5)> <Delay = 0.00>
ST_18 : Operation 289 [1/1] (0.00ns)   --->   "%row_addr_28 = getelementptr inbounds [160 x float]* %row, i64 0, i64 %zext_ln64_16" [DWT/DWT_Accel.c:64]   --->   Operation 289 'getelementptr' 'row_addr_28' <Predicate = (!icmp_ln57 & icmp_ln61_5)> <Delay = 0.00>
ST_18 : Operation 290 [2/2] (3.25ns)   --->   "%row_load_22 = load float* %row_addr_28, align 4" [DWT/DWT_Accel.c:64]   --->   Operation 290 'load' 'row_load_22' <Predicate = (!icmp_ln57 & icmp_ln61_5)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>

State 19 <SV = 10> <Delay = 7.78>
ST_19 : Operation 291 [3/6] (7.78ns)   --->   "%tmp_30 = fmul double %tmp_29, 5.000000e-01" [DWT/DWT_Accel.c:64]   --->   Operation 291 'dmul' 'tmp_30' <Predicate = (!icmp_ln57 & icmp_ln61)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 292 [4/6] (7.78ns)   --->   "%tmp_32 = fmul double %tmp_31, 5.000000e-01" [DWT/DWT_Accel.c:64]   --->   Operation 292 'dmul' 'tmp_32' <Predicate = (!icmp_ln57 & icmp_ln61)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 293 [5/6] (7.78ns)   --->   "%tmp_50_1 = fmul double %tmp_49_1, 5.000000e-01" [DWT/DWT_Accel.c:64]   --->   Operation 293 'dmul' 'tmp_50_1' <Predicate = (!icmp_ln57 & icmp_ln61_1)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 294 [6/6] (7.78ns)   --->   "%tmp_52_1 = fmul double %tmp_51_1, 5.000000e-01" [DWT/DWT_Accel.c:64]   --->   Operation 294 'dmul' 'tmp_52_1' <Predicate = (!icmp_ln57 & icmp_ln61_1)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 295 [1/2] (4.43ns)   --->   "%tmp_49_2 = fpext float %row_load_18 to double" [DWT/DWT_Accel.c:64]   --->   Operation 295 'fpext' 'tmp_49_2' <Predicate = (!icmp_ln57 & icmp_ln61_2)> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_19 : Operation 296 [2/2] (4.43ns)   --->   "%tmp_51_2 = fpext float %row_load_19 to double" [DWT/DWT_Accel.c:64]   --->   Operation 296 'fpext' 'tmp_51_2' <Predicate = (!icmp_ln57 & icmp_ln61_2)> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_19 : Operation 297 [1/2] (3.25ns)   --->   "%row_load_5 = load float* %row_addr_27, align 8" [DWT/DWT_Accel.c:64]   --->   Operation 297 'load' 'row_load_5' <Predicate = (!icmp_ln57 & icmp_ln61_5)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_19 : Operation 298 [1/2] (3.25ns)   --->   "%row_load_22 = load float* %row_addr_28, align 4" [DWT/DWT_Accel.c:64]   --->   Operation 298 'load' 'row_load_22' <Predicate = (!icmp_ln57 & icmp_ln61_5)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_19 : Operation 299 [1/1] (0.00ns)   --->   "%or_ln57_5 = or i7 %l_0_0, 6" [DWT/DWT_Accel.c:57]   --->   Operation 299 'or' 'or_ln57_5' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_19 : Operation 300 [1/1] (1.48ns)   --->   "%icmp_ln61_6 = icmp ult i7 %or_ln57_5, %lshr_ln" [DWT/DWT_Accel.c:61]   --->   Operation 300 'icmp' 'icmp_ln61_6' <Predicate = (!icmp_ln57)> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 301 [1/1] (0.00ns)   --->   "br i1 %icmp_ln61_6, label %11, label %._crit_edge.6" [DWT/DWT_Accel.c:61]   --->   Operation 301 'br' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_19 : Operation 302 [1/1] (0.00ns)   --->   "%shl_ln63_6 = call i8 @_ssdm_op_BitConcatenate.i8.i7.i1(i7 %or_ln57_5, i1 false)" [DWT/DWT_Accel.c:63]   --->   Operation 302 'bitconcatenate' 'shl_ln63_6' <Predicate = (!icmp_ln57 & icmp_ln61_6)> <Delay = 0.00>
ST_19 : Operation 303 [1/1] (0.00ns)   --->   "%zext_ln64_18 = zext i8 %shl_ln63_6 to i64" [DWT/DWT_Accel.c:64]   --->   Operation 303 'zext' 'zext_ln64_18' <Predicate = (!icmp_ln57 & icmp_ln61_6)> <Delay = 0.00>
ST_19 : Operation 304 [1/1] (0.00ns)   --->   "%row_addr_29 = getelementptr inbounds [160 x float]* %row, i64 0, i64 %zext_ln64_18" [DWT/DWT_Accel.c:64]   --->   Operation 304 'getelementptr' 'row_addr_29' <Predicate = (!icmp_ln57 & icmp_ln61_6)> <Delay = 0.00>
ST_19 : Operation 305 [2/2] (3.25ns)   --->   "%row_load_6 = load float* %row_addr_29, align 16" [DWT/DWT_Accel.c:64]   --->   Operation 305 'load' 'row_load_6' <Predicate = (!icmp_ln57 & icmp_ln61_6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_19 : Operation 306 [1/1] (0.00ns)   --->   "%or_ln64_6 = or i8 %shl_ln63_6, 1" [DWT/DWT_Accel.c:64]   --->   Operation 306 'or' 'or_ln64_6' <Predicate = (!icmp_ln57 & icmp_ln61_6)> <Delay = 0.00>
ST_19 : Operation 307 [1/1] (0.00ns)   --->   "%zext_ln64_19 = zext i8 %or_ln64_6 to i64" [DWT/DWT_Accel.c:64]   --->   Operation 307 'zext' 'zext_ln64_19' <Predicate = (!icmp_ln57 & icmp_ln61_6)> <Delay = 0.00>
ST_19 : Operation 308 [1/1] (0.00ns)   --->   "%row_addr_30 = getelementptr inbounds [160 x float]* %row, i64 0, i64 %zext_ln64_19" [DWT/DWT_Accel.c:64]   --->   Operation 308 'getelementptr' 'row_addr_30' <Predicate = (!icmp_ln57 & icmp_ln61_6)> <Delay = 0.00>
ST_19 : Operation 309 [2/2] (3.25ns)   --->   "%row_load_23 = load float* %row_addr_30, align 4" [DWT/DWT_Accel.c:64]   --->   Operation 309 'load' 'row_load_23' <Predicate = (!icmp_ln57 & icmp_ln61_6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>

State 20 <SV = 11> <Delay = 7.78>
ST_20 : Operation 310 [2/6] (7.78ns)   --->   "%tmp_30 = fmul double %tmp_29, 5.000000e-01" [DWT/DWT_Accel.c:64]   --->   Operation 310 'dmul' 'tmp_30' <Predicate = (!icmp_ln57 & icmp_ln61)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 311 [3/6] (7.78ns)   --->   "%tmp_32 = fmul double %tmp_31, 5.000000e-01" [DWT/DWT_Accel.c:64]   --->   Operation 311 'dmul' 'tmp_32' <Predicate = (!icmp_ln57 & icmp_ln61)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 312 [4/6] (7.78ns)   --->   "%tmp_50_1 = fmul double %tmp_49_1, 5.000000e-01" [DWT/DWT_Accel.c:64]   --->   Operation 312 'dmul' 'tmp_50_1' <Predicate = (!icmp_ln57 & icmp_ln61_1)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 313 [5/6] (7.78ns)   --->   "%tmp_52_1 = fmul double %tmp_51_1, 5.000000e-01" [DWT/DWT_Accel.c:64]   --->   Operation 313 'dmul' 'tmp_52_1' <Predicate = (!icmp_ln57 & icmp_ln61_1)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 314 [6/6] (7.78ns)   --->   "%tmp_50_2 = fmul double %tmp_49_2, 5.000000e-01" [DWT/DWT_Accel.c:64]   --->   Operation 314 'dmul' 'tmp_50_2' <Predicate = (!icmp_ln57 & icmp_ln61_2)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 315 [1/2] (4.43ns)   --->   "%tmp_51_2 = fpext float %row_load_19 to double" [DWT/DWT_Accel.c:64]   --->   Operation 315 'fpext' 'tmp_51_2' <Predicate = (!icmp_ln57 & icmp_ln61_2)> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_20 : Operation 316 [2/2] (4.43ns)   --->   "%tmp_49_3 = fpext float %row_load_3 to double" [DWT/DWT_Accel.c:64]   --->   Operation 316 'fpext' 'tmp_49_3' <Predicate = (!icmp_ln57 & icmp_ln61_3)> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_20 : Operation 317 [1/2] (3.25ns)   --->   "%row_load_6 = load float* %row_addr_29, align 16" [DWT/DWT_Accel.c:64]   --->   Operation 317 'load' 'row_load_6' <Predicate = (!icmp_ln57 & icmp_ln61_6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_20 : Operation 318 [1/2] (3.25ns)   --->   "%row_load_23 = load float* %row_addr_30, align 4" [DWT/DWT_Accel.c:64]   --->   Operation 318 'load' 'row_load_23' <Predicate = (!icmp_ln57 & icmp_ln61_6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_20 : Operation 319 [1/1] (0.00ns)   --->   "%or_ln57_6 = or i7 %l_0_0, 7" [DWT/DWT_Accel.c:57]   --->   Operation 319 'or' 'or_ln57_6' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_20 : Operation 320 [1/1] (1.48ns)   --->   "%icmp_ln61_7 = icmp ult i7 %or_ln57_6, %lshr_ln" [DWT/DWT_Accel.c:61]   --->   Operation 320 'icmp' 'icmp_ln61_7' <Predicate = (!icmp_ln57)> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 321 [1/1] (0.00ns)   --->   "br i1 %icmp_ln61_7, label %12, label %._crit_edge.7" [DWT/DWT_Accel.c:61]   --->   Operation 321 'br' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_20 : Operation 322 [1/1] (0.00ns)   --->   "%shl_ln63_7 = call i8 @_ssdm_op_BitConcatenate.i8.i7.i1(i7 %or_ln57_6, i1 false)" [DWT/DWT_Accel.c:63]   --->   Operation 322 'bitconcatenate' 'shl_ln63_7' <Predicate = (!icmp_ln57 & icmp_ln61_7)> <Delay = 0.00>
ST_20 : Operation 323 [1/1] (0.00ns)   --->   "%zext_ln64_21 = zext i8 %shl_ln63_7 to i64" [DWT/DWT_Accel.c:64]   --->   Operation 323 'zext' 'zext_ln64_21' <Predicate = (!icmp_ln57 & icmp_ln61_7)> <Delay = 0.00>
ST_20 : Operation 324 [1/1] (0.00ns)   --->   "%row_addr_31 = getelementptr inbounds [160 x float]* %row, i64 0, i64 %zext_ln64_21" [DWT/DWT_Accel.c:64]   --->   Operation 324 'getelementptr' 'row_addr_31' <Predicate = (!icmp_ln57 & icmp_ln61_7)> <Delay = 0.00>
ST_20 : Operation 325 [2/2] (3.25ns)   --->   "%row_load_7 = load float* %row_addr_31, align 8" [DWT/DWT_Accel.c:64]   --->   Operation 325 'load' 'row_load_7' <Predicate = (!icmp_ln57 & icmp_ln61_7)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_20 : Operation 326 [1/1] (0.00ns)   --->   "%or_ln64_7 = or i8 %shl_ln63_7, 1" [DWT/DWT_Accel.c:64]   --->   Operation 326 'or' 'or_ln64_7' <Predicate = (!icmp_ln57 & icmp_ln61_7)> <Delay = 0.00>
ST_20 : Operation 327 [1/1] (0.00ns)   --->   "%zext_ln64_22 = zext i8 %or_ln64_7 to i64" [DWT/DWT_Accel.c:64]   --->   Operation 327 'zext' 'zext_ln64_22' <Predicate = (!icmp_ln57 & icmp_ln61_7)> <Delay = 0.00>
ST_20 : Operation 328 [1/1] (0.00ns)   --->   "%row_addr_32 = getelementptr inbounds [160 x float]* %row, i64 0, i64 %zext_ln64_22" [DWT/DWT_Accel.c:64]   --->   Operation 328 'getelementptr' 'row_addr_32' <Predicate = (!icmp_ln57 & icmp_ln61_7)> <Delay = 0.00>
ST_20 : Operation 329 [2/2] (3.25ns)   --->   "%row_load_24 = load float* %row_addr_32, align 4" [DWT/DWT_Accel.c:64]   --->   Operation 329 'load' 'row_load_24' <Predicate = (!icmp_ln57 & icmp_ln61_7)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>

State 21 <SV = 12> <Delay = 7.78>
ST_21 : Operation 330 [1/6] (7.78ns)   --->   "%tmp_30 = fmul double %tmp_29, 5.000000e-01" [DWT/DWT_Accel.c:64]   --->   Operation 330 'dmul' 'tmp_30' <Predicate = (!icmp_ln57 & icmp_ln61)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 331 [2/6] (7.78ns)   --->   "%tmp_32 = fmul double %tmp_31, 5.000000e-01" [DWT/DWT_Accel.c:64]   --->   Operation 331 'dmul' 'tmp_32' <Predicate = (!icmp_ln57 & icmp_ln61)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 332 [3/6] (7.78ns)   --->   "%tmp_50_1 = fmul double %tmp_49_1, 5.000000e-01" [DWT/DWT_Accel.c:64]   --->   Operation 332 'dmul' 'tmp_50_1' <Predicate = (!icmp_ln57 & icmp_ln61_1)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 333 [4/6] (7.78ns)   --->   "%tmp_52_1 = fmul double %tmp_51_1, 5.000000e-01" [DWT/DWT_Accel.c:64]   --->   Operation 333 'dmul' 'tmp_52_1' <Predicate = (!icmp_ln57 & icmp_ln61_1)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 334 [5/6] (7.78ns)   --->   "%tmp_50_2 = fmul double %tmp_49_2, 5.000000e-01" [DWT/DWT_Accel.c:64]   --->   Operation 334 'dmul' 'tmp_50_2' <Predicate = (!icmp_ln57 & icmp_ln61_2)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 335 [6/6] (7.78ns)   --->   "%tmp_52_2 = fmul double %tmp_51_2, 5.000000e-01" [DWT/DWT_Accel.c:64]   --->   Operation 335 'dmul' 'tmp_52_2' <Predicate = (!icmp_ln57 & icmp_ln61_2)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 336 [1/2] (4.43ns)   --->   "%tmp_49_3 = fpext float %row_load_3 to double" [DWT/DWT_Accel.c:64]   --->   Operation 336 'fpext' 'tmp_49_3' <Predicate = (!icmp_ln57 & icmp_ln61_3)> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_21 : Operation 337 [2/2] (4.43ns)   --->   "%tmp_51_3 = fpext float %row_load_20 to double" [DWT/DWT_Accel.c:64]   --->   Operation 337 'fpext' 'tmp_51_3' <Predicate = (!icmp_ln57 & icmp_ln61_3)> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_21 : Operation 338 [1/2] (3.25ns)   --->   "%row_load_7 = load float* %row_addr_31, align 8" [DWT/DWT_Accel.c:64]   --->   Operation 338 'load' 'row_load_7' <Predicate = (!icmp_ln57 & icmp_ln61_7)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_21 : Operation 339 [1/2] (3.25ns)   --->   "%row_load_24 = load float* %row_addr_32, align 4" [DWT/DWT_Accel.c:64]   --->   Operation 339 'load' 'row_load_24' <Predicate = (!icmp_ln57 & icmp_ln61_7)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>

State 22 <SV = 13> <Delay = 7.78>
ST_22 : Operation 340 [1/6] (7.78ns)   --->   "%tmp_32 = fmul double %tmp_31, 5.000000e-01" [DWT/DWT_Accel.c:64]   --->   Operation 340 'dmul' 'tmp_32' <Predicate = (!icmp_ln57 & icmp_ln61)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 341 [2/6] (7.78ns)   --->   "%tmp_50_1 = fmul double %tmp_49_1, 5.000000e-01" [DWT/DWT_Accel.c:64]   --->   Operation 341 'dmul' 'tmp_50_1' <Predicate = (!icmp_ln57 & icmp_ln61_1)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 342 [3/6] (7.78ns)   --->   "%tmp_52_1 = fmul double %tmp_51_1, 5.000000e-01" [DWT/DWT_Accel.c:64]   --->   Operation 342 'dmul' 'tmp_52_1' <Predicate = (!icmp_ln57 & icmp_ln61_1)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 343 [4/6] (7.78ns)   --->   "%tmp_50_2 = fmul double %tmp_49_2, 5.000000e-01" [DWT/DWT_Accel.c:64]   --->   Operation 343 'dmul' 'tmp_50_2' <Predicate = (!icmp_ln57 & icmp_ln61_2)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 344 [5/6] (7.78ns)   --->   "%tmp_52_2 = fmul double %tmp_51_2, 5.000000e-01" [DWT/DWT_Accel.c:64]   --->   Operation 344 'dmul' 'tmp_52_2' <Predicate = (!icmp_ln57 & icmp_ln61_2)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 345 [6/6] (7.78ns)   --->   "%tmp_50_3 = fmul double %tmp_49_3, 5.000000e-01" [DWT/DWT_Accel.c:64]   --->   Operation 345 'dmul' 'tmp_50_3' <Predicate = (!icmp_ln57 & icmp_ln61_3)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 346 [1/2] (4.43ns)   --->   "%tmp_51_3 = fpext float %row_load_20 to double" [DWT/DWT_Accel.c:64]   --->   Operation 346 'fpext' 'tmp_51_3' <Predicate = (!icmp_ln57 & icmp_ln61_3)> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_22 : Operation 347 [2/2] (4.43ns)   --->   "%tmp_49_4 = fpext float %row_load_4 to double" [DWT/DWT_Accel.c:64]   --->   Operation 347 'fpext' 'tmp_49_4' <Predicate = (!icmp_ln57 & icmp_ln61_4)> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 23 <SV = 14> <Delay = 8.23>
ST_23 : Operation 348 [5/5] (8.23ns)   --->   "%tmp_33 = fadd double %tmp_30, %tmp_32" [DWT/DWT_Accel.c:64]   --->   Operation 348 'dadd' 'tmp_33' <Predicate = (!icmp_ln57 & icmp_ln61)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 349 [1/6] (7.78ns)   --->   "%tmp_50_1 = fmul double %tmp_49_1, 5.000000e-01" [DWT/DWT_Accel.c:64]   --->   Operation 349 'dmul' 'tmp_50_1' <Predicate = (!icmp_ln57 & icmp_ln61_1)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 350 [2/6] (7.78ns)   --->   "%tmp_52_1 = fmul double %tmp_51_1, 5.000000e-01" [DWT/DWT_Accel.c:64]   --->   Operation 350 'dmul' 'tmp_52_1' <Predicate = (!icmp_ln57 & icmp_ln61_1)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 351 [3/6] (7.78ns)   --->   "%tmp_50_2 = fmul double %tmp_49_2, 5.000000e-01" [DWT/DWT_Accel.c:64]   --->   Operation 351 'dmul' 'tmp_50_2' <Predicate = (!icmp_ln57 & icmp_ln61_2)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 352 [4/6] (7.78ns)   --->   "%tmp_52_2 = fmul double %tmp_51_2, 5.000000e-01" [DWT/DWT_Accel.c:64]   --->   Operation 352 'dmul' 'tmp_52_2' <Predicate = (!icmp_ln57 & icmp_ln61_2)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 353 [5/6] (7.78ns)   --->   "%tmp_50_3 = fmul double %tmp_49_3, 5.000000e-01" [DWT/DWT_Accel.c:64]   --->   Operation 353 'dmul' 'tmp_50_3' <Predicate = (!icmp_ln57 & icmp_ln61_3)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 354 [6/6] (7.78ns)   --->   "%tmp_52_3 = fmul double %tmp_51_3, 5.000000e-01" [DWT/DWT_Accel.c:64]   --->   Operation 354 'dmul' 'tmp_52_3' <Predicate = (!icmp_ln57 & icmp_ln61_3)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 355 [1/2] (4.43ns)   --->   "%tmp_49_4 = fpext float %row_load_4 to double" [DWT/DWT_Accel.c:64]   --->   Operation 355 'fpext' 'tmp_49_4' <Predicate = (!icmp_ln57 & icmp_ln61_4)> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_23 : Operation 356 [2/2] (4.43ns)   --->   "%tmp_51_4 = fpext float %row_load_21 to double" [DWT/DWT_Accel.c:64]   --->   Operation 356 'fpext' 'tmp_51_4' <Predicate = (!icmp_ln57 & icmp_ln61_4)> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 24 <SV = 15> <Delay = 8.23>
ST_24 : Operation 357 [4/5] (8.23ns)   --->   "%tmp_33 = fadd double %tmp_30, %tmp_32" [DWT/DWT_Accel.c:64]   --->   Operation 357 'dadd' 'tmp_33' <Predicate = (!icmp_ln57 & icmp_ln61)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 358 [5/5] (8.23ns)   --->   "%tmp_35 = fsub double %tmp_30, %tmp_32" [DWT/DWT_Accel.c:65]   --->   Operation 358 'dsub' 'tmp_35' <Predicate = (!icmp_ln57 & icmp_ln61)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 359 [1/6] (7.78ns)   --->   "%tmp_52_1 = fmul double %tmp_51_1, 5.000000e-01" [DWT/DWT_Accel.c:64]   --->   Operation 359 'dmul' 'tmp_52_1' <Predicate = (!icmp_ln57 & icmp_ln61_1)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 360 [2/6] (7.78ns)   --->   "%tmp_50_2 = fmul double %tmp_49_2, 5.000000e-01" [DWT/DWT_Accel.c:64]   --->   Operation 360 'dmul' 'tmp_50_2' <Predicate = (!icmp_ln57 & icmp_ln61_2)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 361 [3/6] (7.78ns)   --->   "%tmp_52_2 = fmul double %tmp_51_2, 5.000000e-01" [DWT/DWT_Accel.c:64]   --->   Operation 361 'dmul' 'tmp_52_2' <Predicate = (!icmp_ln57 & icmp_ln61_2)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 362 [4/6] (7.78ns)   --->   "%tmp_50_3 = fmul double %tmp_49_3, 5.000000e-01" [DWT/DWT_Accel.c:64]   --->   Operation 362 'dmul' 'tmp_50_3' <Predicate = (!icmp_ln57 & icmp_ln61_3)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 363 [5/6] (7.78ns)   --->   "%tmp_52_3 = fmul double %tmp_51_3, 5.000000e-01" [DWT/DWT_Accel.c:64]   --->   Operation 363 'dmul' 'tmp_52_3' <Predicate = (!icmp_ln57 & icmp_ln61_3)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 364 [6/6] (7.78ns)   --->   "%tmp_50_4 = fmul double %tmp_49_4, 5.000000e-01" [DWT/DWT_Accel.c:64]   --->   Operation 364 'dmul' 'tmp_50_4' <Predicate = (!icmp_ln57 & icmp_ln61_4)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 365 [1/2] (4.43ns)   --->   "%tmp_51_4 = fpext float %row_load_21 to double" [DWT/DWT_Accel.c:64]   --->   Operation 365 'fpext' 'tmp_51_4' <Predicate = (!icmp_ln57 & icmp_ln61_4)> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_24 : Operation 366 [2/2] (4.43ns)   --->   "%tmp_49_5 = fpext float %row_load_5 to double" [DWT/DWT_Accel.c:64]   --->   Operation 366 'fpext' 'tmp_49_5' <Predicate = (!icmp_ln57 & icmp_ln61_5)> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 25 <SV = 16> <Delay = 8.23>
ST_25 : Operation 367 [3/5] (8.23ns)   --->   "%tmp_33 = fadd double %tmp_30, %tmp_32" [DWT/DWT_Accel.c:64]   --->   Operation 367 'dadd' 'tmp_33' <Predicate = (!icmp_ln57 & icmp_ln61)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 368 [4/5] (8.23ns)   --->   "%tmp_35 = fsub double %tmp_30, %tmp_32" [DWT/DWT_Accel.c:65]   --->   Operation 368 'dsub' 'tmp_35' <Predicate = (!icmp_ln57 & icmp_ln61)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 369 [5/5] (8.23ns)   --->   "%tmp_53_1 = fadd double %tmp_50_1, %tmp_52_1" [DWT/DWT_Accel.c:64]   --->   Operation 369 'dadd' 'tmp_53_1' <Predicate = (!icmp_ln57 & icmp_ln61_1)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 370 [1/6] (7.78ns)   --->   "%tmp_50_2 = fmul double %tmp_49_2, 5.000000e-01" [DWT/DWT_Accel.c:64]   --->   Operation 370 'dmul' 'tmp_50_2' <Predicate = (!icmp_ln57 & icmp_ln61_2)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 371 [2/6] (7.78ns)   --->   "%tmp_52_2 = fmul double %tmp_51_2, 5.000000e-01" [DWT/DWT_Accel.c:64]   --->   Operation 371 'dmul' 'tmp_52_2' <Predicate = (!icmp_ln57 & icmp_ln61_2)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 372 [3/6] (7.78ns)   --->   "%tmp_50_3 = fmul double %tmp_49_3, 5.000000e-01" [DWT/DWT_Accel.c:64]   --->   Operation 372 'dmul' 'tmp_50_3' <Predicate = (!icmp_ln57 & icmp_ln61_3)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 373 [4/6] (7.78ns)   --->   "%tmp_52_3 = fmul double %tmp_51_3, 5.000000e-01" [DWT/DWT_Accel.c:64]   --->   Operation 373 'dmul' 'tmp_52_3' <Predicate = (!icmp_ln57 & icmp_ln61_3)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 374 [5/6] (7.78ns)   --->   "%tmp_50_4 = fmul double %tmp_49_4, 5.000000e-01" [DWT/DWT_Accel.c:64]   --->   Operation 374 'dmul' 'tmp_50_4' <Predicate = (!icmp_ln57 & icmp_ln61_4)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 375 [6/6] (7.78ns)   --->   "%tmp_52_4 = fmul double %tmp_51_4, 5.000000e-01" [DWT/DWT_Accel.c:64]   --->   Operation 375 'dmul' 'tmp_52_4' <Predicate = (!icmp_ln57 & icmp_ln61_4)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 376 [1/2] (4.43ns)   --->   "%tmp_49_5 = fpext float %row_load_5 to double" [DWT/DWT_Accel.c:64]   --->   Operation 376 'fpext' 'tmp_49_5' <Predicate = (!icmp_ln57 & icmp_ln61_5)> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_25 : Operation 377 [2/2] (4.43ns)   --->   "%tmp_51_5 = fpext float %row_load_22 to double" [DWT/DWT_Accel.c:64]   --->   Operation 377 'fpext' 'tmp_51_5' <Predicate = (!icmp_ln57 & icmp_ln61_5)> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 26 <SV = 17> <Delay = 8.23>
ST_26 : Operation 378 [2/5] (8.23ns)   --->   "%tmp_33 = fadd double %tmp_30, %tmp_32" [DWT/DWT_Accel.c:64]   --->   Operation 378 'dadd' 'tmp_33' <Predicate = (!icmp_ln57 & icmp_ln61)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 379 [3/5] (8.23ns)   --->   "%tmp_35 = fsub double %tmp_30, %tmp_32" [DWT/DWT_Accel.c:65]   --->   Operation 379 'dsub' 'tmp_35' <Predicate = (!icmp_ln57 & icmp_ln61)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 380 [4/5] (8.23ns)   --->   "%tmp_53_1 = fadd double %tmp_50_1, %tmp_52_1" [DWT/DWT_Accel.c:64]   --->   Operation 380 'dadd' 'tmp_53_1' <Predicate = (!icmp_ln57 & icmp_ln61_1)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 381 [5/5] (8.23ns)   --->   "%tmp_55_1 = fsub double %tmp_50_1, %tmp_52_1" [DWT/DWT_Accel.c:65]   --->   Operation 381 'dsub' 'tmp_55_1' <Predicate = (!icmp_ln57 & icmp_ln61_1)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 382 [1/6] (7.78ns)   --->   "%tmp_52_2 = fmul double %tmp_51_2, 5.000000e-01" [DWT/DWT_Accel.c:64]   --->   Operation 382 'dmul' 'tmp_52_2' <Predicate = (!icmp_ln57 & icmp_ln61_2)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 383 [2/6] (7.78ns)   --->   "%tmp_50_3 = fmul double %tmp_49_3, 5.000000e-01" [DWT/DWT_Accel.c:64]   --->   Operation 383 'dmul' 'tmp_50_3' <Predicate = (!icmp_ln57 & icmp_ln61_3)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 384 [3/6] (7.78ns)   --->   "%tmp_52_3 = fmul double %tmp_51_3, 5.000000e-01" [DWT/DWT_Accel.c:64]   --->   Operation 384 'dmul' 'tmp_52_3' <Predicate = (!icmp_ln57 & icmp_ln61_3)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 385 [4/6] (7.78ns)   --->   "%tmp_50_4 = fmul double %tmp_49_4, 5.000000e-01" [DWT/DWT_Accel.c:64]   --->   Operation 385 'dmul' 'tmp_50_4' <Predicate = (!icmp_ln57 & icmp_ln61_4)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 386 [5/6] (7.78ns)   --->   "%tmp_52_4 = fmul double %tmp_51_4, 5.000000e-01" [DWT/DWT_Accel.c:64]   --->   Operation 386 'dmul' 'tmp_52_4' <Predicate = (!icmp_ln57 & icmp_ln61_4)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 387 [6/6] (7.78ns)   --->   "%tmp_50_5 = fmul double %tmp_49_5, 5.000000e-01" [DWT/DWT_Accel.c:64]   --->   Operation 387 'dmul' 'tmp_50_5' <Predicate = (!icmp_ln57 & icmp_ln61_5)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 388 [1/2] (4.43ns)   --->   "%tmp_51_5 = fpext float %row_load_22 to double" [DWT/DWT_Accel.c:64]   --->   Operation 388 'fpext' 'tmp_51_5' <Predicate = (!icmp_ln57 & icmp_ln61_5)> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_26 : Operation 389 [2/2] (4.43ns)   --->   "%tmp_49_6 = fpext float %row_load_6 to double" [DWT/DWT_Accel.c:64]   --->   Operation 389 'fpext' 'tmp_49_6' <Predicate = (!icmp_ln57 & icmp_ln61_6)> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 27 <SV = 18> <Delay = 8.23>
ST_27 : Operation 390 [1/5] (8.23ns)   --->   "%tmp_33 = fadd double %tmp_30, %tmp_32" [DWT/DWT_Accel.c:64]   --->   Operation 390 'dadd' 'tmp_33' <Predicate = (!icmp_ln57 & icmp_ln61)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 391 [2/5] (8.23ns)   --->   "%tmp_35 = fsub double %tmp_30, %tmp_32" [DWT/DWT_Accel.c:65]   --->   Operation 391 'dsub' 'tmp_35' <Predicate = (!icmp_ln57 & icmp_ln61)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 392 [3/5] (8.23ns)   --->   "%tmp_53_1 = fadd double %tmp_50_1, %tmp_52_1" [DWT/DWT_Accel.c:64]   --->   Operation 392 'dadd' 'tmp_53_1' <Predicate = (!icmp_ln57 & icmp_ln61_1)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 393 [4/5] (8.23ns)   --->   "%tmp_55_1 = fsub double %tmp_50_1, %tmp_52_1" [DWT/DWT_Accel.c:65]   --->   Operation 393 'dsub' 'tmp_55_1' <Predicate = (!icmp_ln57 & icmp_ln61_1)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 394 [5/5] (8.23ns)   --->   "%tmp_53_2 = fadd double %tmp_50_2, %tmp_52_2" [DWT/DWT_Accel.c:64]   --->   Operation 394 'dadd' 'tmp_53_2' <Predicate = (!icmp_ln57 & icmp_ln61_2)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 395 [1/6] (7.78ns)   --->   "%tmp_50_3 = fmul double %tmp_49_3, 5.000000e-01" [DWT/DWT_Accel.c:64]   --->   Operation 395 'dmul' 'tmp_50_3' <Predicate = (!icmp_ln57 & icmp_ln61_3)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 396 [2/6] (7.78ns)   --->   "%tmp_52_3 = fmul double %tmp_51_3, 5.000000e-01" [DWT/DWT_Accel.c:64]   --->   Operation 396 'dmul' 'tmp_52_3' <Predicate = (!icmp_ln57 & icmp_ln61_3)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 397 [3/6] (7.78ns)   --->   "%tmp_50_4 = fmul double %tmp_49_4, 5.000000e-01" [DWT/DWT_Accel.c:64]   --->   Operation 397 'dmul' 'tmp_50_4' <Predicate = (!icmp_ln57 & icmp_ln61_4)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 398 [4/6] (7.78ns)   --->   "%tmp_52_4 = fmul double %tmp_51_4, 5.000000e-01" [DWT/DWT_Accel.c:64]   --->   Operation 398 'dmul' 'tmp_52_4' <Predicate = (!icmp_ln57 & icmp_ln61_4)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 399 [5/6] (7.78ns)   --->   "%tmp_50_5 = fmul double %tmp_49_5, 5.000000e-01" [DWT/DWT_Accel.c:64]   --->   Operation 399 'dmul' 'tmp_50_5' <Predicate = (!icmp_ln57 & icmp_ln61_5)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 400 [6/6] (7.78ns)   --->   "%tmp_52_5 = fmul double %tmp_51_5, 5.000000e-01" [DWT/DWT_Accel.c:64]   --->   Operation 400 'dmul' 'tmp_52_5' <Predicate = (!icmp_ln57 & icmp_ln61_5)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 401 [1/2] (4.43ns)   --->   "%tmp_49_6 = fpext float %row_load_6 to double" [DWT/DWT_Accel.c:64]   --->   Operation 401 'fpext' 'tmp_49_6' <Predicate = (!icmp_ln57 & icmp_ln61_6)> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_27 : Operation 402 [2/2] (4.43ns)   --->   "%tmp_51_6 = fpext float %row_load_23 to double" [DWT/DWT_Accel.c:64]   --->   Operation 402 'fpext' 'tmp_51_6' <Predicate = (!icmp_ln57 & icmp_ln61_6)> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 28 <SV = 19> <Delay = 8.23>
ST_28 : Operation 403 [2/2] (5.20ns)   --->   "%tmp_34 = fptrunc double %tmp_33 to float" [DWT/DWT_Accel.c:64]   --->   Operation 403 'fptrunc' 'tmp_34' <Predicate = (!icmp_ln57 & icmp_ln61)> <Delay = 5.20> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_28 : Operation 404 [1/5] (8.23ns)   --->   "%tmp_35 = fsub double %tmp_30, %tmp_32" [DWT/DWT_Accel.c:65]   --->   Operation 404 'dsub' 'tmp_35' <Predicate = (!icmp_ln57 & icmp_ln61)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 405 [2/5] (8.23ns)   --->   "%tmp_53_1 = fadd double %tmp_50_1, %tmp_52_1" [DWT/DWT_Accel.c:64]   --->   Operation 405 'dadd' 'tmp_53_1' <Predicate = (!icmp_ln57 & icmp_ln61_1)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 406 [3/5] (8.23ns)   --->   "%tmp_55_1 = fsub double %tmp_50_1, %tmp_52_1" [DWT/DWT_Accel.c:65]   --->   Operation 406 'dsub' 'tmp_55_1' <Predicate = (!icmp_ln57 & icmp_ln61_1)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 407 [4/5] (8.23ns)   --->   "%tmp_53_2 = fadd double %tmp_50_2, %tmp_52_2" [DWT/DWT_Accel.c:64]   --->   Operation 407 'dadd' 'tmp_53_2' <Predicate = (!icmp_ln57 & icmp_ln61_2)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 408 [5/5] (8.23ns)   --->   "%tmp_55_2 = fsub double %tmp_50_2, %tmp_52_2" [DWT/DWT_Accel.c:65]   --->   Operation 408 'dsub' 'tmp_55_2' <Predicate = (!icmp_ln57 & icmp_ln61_2)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 409 [1/6] (7.78ns)   --->   "%tmp_52_3 = fmul double %tmp_51_3, 5.000000e-01" [DWT/DWT_Accel.c:64]   --->   Operation 409 'dmul' 'tmp_52_3' <Predicate = (!icmp_ln57 & icmp_ln61_3)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 410 [2/6] (7.78ns)   --->   "%tmp_50_4 = fmul double %tmp_49_4, 5.000000e-01" [DWT/DWT_Accel.c:64]   --->   Operation 410 'dmul' 'tmp_50_4' <Predicate = (!icmp_ln57 & icmp_ln61_4)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 411 [3/6] (7.78ns)   --->   "%tmp_52_4 = fmul double %tmp_51_4, 5.000000e-01" [DWT/DWT_Accel.c:64]   --->   Operation 411 'dmul' 'tmp_52_4' <Predicate = (!icmp_ln57 & icmp_ln61_4)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 412 [4/6] (7.78ns)   --->   "%tmp_50_5 = fmul double %tmp_49_5, 5.000000e-01" [DWT/DWT_Accel.c:64]   --->   Operation 412 'dmul' 'tmp_50_5' <Predicate = (!icmp_ln57 & icmp_ln61_5)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 413 [5/6] (7.78ns)   --->   "%tmp_52_5 = fmul double %tmp_51_5, 5.000000e-01" [DWT/DWT_Accel.c:64]   --->   Operation 413 'dmul' 'tmp_52_5' <Predicate = (!icmp_ln57 & icmp_ln61_5)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 414 [6/6] (7.78ns)   --->   "%tmp_50_6 = fmul double %tmp_49_6, 5.000000e-01" [DWT/DWT_Accel.c:64]   --->   Operation 414 'dmul' 'tmp_50_6' <Predicate = (!icmp_ln57 & icmp_ln61_6)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 415 [1/2] (4.43ns)   --->   "%tmp_51_6 = fpext float %row_load_23 to double" [DWT/DWT_Accel.c:64]   --->   Operation 415 'fpext' 'tmp_51_6' <Predicate = (!icmp_ln57 & icmp_ln61_6)> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_28 : Operation 416 [2/2] (4.43ns)   --->   "%tmp_49_7 = fpext float %row_load_7 to double" [DWT/DWT_Accel.c:64]   --->   Operation 416 'fpext' 'tmp_49_7' <Predicate = (!icmp_ln57 & icmp_ln61_7)> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_28 : Operation 417 [1/1] (1.87ns)   --->   "%add_ln57 = add i7 %l_0_0, 8" [DWT/DWT_Accel.c:57]   --->   Operation 417 'add' 'add_ln57' <Predicate = (!icmp_ln57)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 418 [1/1] (0.00ns)   --->   "br label %.preheader6.0" [DWT/DWT_Accel.c:57]   --->   Operation 418 'br' <Predicate = (!icmp_ln57)> <Delay = 0.00>

State 29 <SV = 20> <Delay = 8.45>
ST_29 : Operation 419 [1/1] (0.00ns)   --->   "%l_0_0_cast = zext i7 %l_0_0 to i8" [DWT/DWT_Accel.c:57]   --->   Operation 419 'zext' 'l_0_0_cast' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 420 [1/1] (0.00ns)   --->   "%tmp_7 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str9)" [DWT/DWT_Accel.c:58]   --->   Operation 420 'specregionbegin' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 421 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [DWT/DWT_Accel.c:60]   --->   Operation 421 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 422 [1/2] (5.20ns)   --->   "%tmp_34 = fptrunc double %tmp_33 to float" [DWT/DWT_Accel.c:64]   --->   Operation 422 'fptrunc' 'tmp_34' <Predicate = (icmp_ln61)> <Delay = 5.20> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_29 : Operation 423 [1/1] (0.00ns)   --->   "%zext_ln64_2 = zext i7 %l_0_0 to i64" [DWT/DWT_Accel.c:64]   --->   Operation 423 'zext' 'zext_ln64_2' <Predicate = (icmp_ln61)> <Delay = 0.00>
ST_29 : Operation 424 [1/1] (0.00ns)   --->   "%tempr_addr = getelementptr inbounds [160 x float]* %tempr, i64 0, i64 %zext_ln64_2" [DWT/DWT_Accel.c:64]   --->   Operation 424 'getelementptr' 'tempr_addr' <Predicate = (icmp_ln61)> <Delay = 0.00>
ST_29 : Operation 425 [1/1] (3.25ns)   --->   "store float %tmp_34, float* %tempr_addr, align 16" [DWT/DWT_Accel.c:64]   --->   Operation 425 'store' <Predicate = (icmp_ln61)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_29 : Operation 426 [2/2] (5.20ns)   --->   "%tmp_36 = fptrunc double %tmp_35 to float" [DWT/DWT_Accel.c:65]   --->   Operation 426 'fptrunc' 'tmp_36' <Predicate = (icmp_ln61)> <Delay = 5.20> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_29 : Operation 427 [1/5] (8.23ns)   --->   "%tmp_53_1 = fadd double %tmp_50_1, %tmp_52_1" [DWT/DWT_Accel.c:64]   --->   Operation 427 'dadd' 'tmp_53_1' <Predicate = (icmp_ln61_1)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 428 [2/5] (8.23ns)   --->   "%tmp_55_1 = fsub double %tmp_50_1, %tmp_52_1" [DWT/DWT_Accel.c:65]   --->   Operation 428 'dsub' 'tmp_55_1' <Predicate = (icmp_ln61_1)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 429 [3/5] (8.23ns)   --->   "%tmp_53_2 = fadd double %tmp_50_2, %tmp_52_2" [DWT/DWT_Accel.c:64]   --->   Operation 429 'dadd' 'tmp_53_2' <Predicate = (icmp_ln61_2)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 430 [4/5] (8.23ns)   --->   "%tmp_55_2 = fsub double %tmp_50_2, %tmp_52_2" [DWT/DWT_Accel.c:65]   --->   Operation 430 'dsub' 'tmp_55_2' <Predicate = (icmp_ln61_2)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 431 [5/5] (8.23ns)   --->   "%tmp_53_3 = fadd double %tmp_50_3, %tmp_52_3" [DWT/DWT_Accel.c:64]   --->   Operation 431 'dadd' 'tmp_53_3' <Predicate = (icmp_ln61_3)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 432 [1/6] (7.78ns)   --->   "%tmp_50_4 = fmul double %tmp_49_4, 5.000000e-01" [DWT/DWT_Accel.c:64]   --->   Operation 432 'dmul' 'tmp_50_4' <Predicate = (icmp_ln61_4)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 433 [2/6] (7.78ns)   --->   "%tmp_52_4 = fmul double %tmp_51_4, 5.000000e-01" [DWT/DWT_Accel.c:64]   --->   Operation 433 'dmul' 'tmp_52_4' <Predicate = (icmp_ln61_4)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 434 [3/6] (7.78ns)   --->   "%tmp_50_5 = fmul double %tmp_49_5, 5.000000e-01" [DWT/DWT_Accel.c:64]   --->   Operation 434 'dmul' 'tmp_50_5' <Predicate = (icmp_ln61_5)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 435 [4/6] (7.78ns)   --->   "%tmp_52_5 = fmul double %tmp_51_5, 5.000000e-01" [DWT/DWT_Accel.c:64]   --->   Operation 435 'dmul' 'tmp_52_5' <Predicate = (icmp_ln61_5)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 436 [5/6] (7.78ns)   --->   "%tmp_50_6 = fmul double %tmp_49_6, 5.000000e-01" [DWT/DWT_Accel.c:64]   --->   Operation 436 'dmul' 'tmp_50_6' <Predicate = (icmp_ln61_6)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 437 [6/6] (7.78ns)   --->   "%tmp_52_6 = fmul double %tmp_51_6, 5.000000e-01" [DWT/DWT_Accel.c:64]   --->   Operation 437 'dmul' 'tmp_52_6' <Predicate = (icmp_ln61_6)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 438 [1/2] (4.43ns)   --->   "%tmp_49_7 = fpext float %row_load_7 to double" [DWT/DWT_Accel.c:64]   --->   Operation 438 'fpext' 'tmp_49_7' <Predicate = (icmp_ln61_7)> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_29 : Operation 439 [2/2] (4.43ns)   --->   "%tmp_51_7 = fpext float %row_load_24 to double" [DWT/DWT_Accel.c:64]   --->   Operation 439 'fpext' 'tmp_51_7' <Predicate = (icmp_ln61_7)> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 30 <SV = 21> <Delay = 8.45>
ST_30 : Operation 440 [1/2] (5.20ns)   --->   "%tmp_36 = fptrunc double %tmp_35 to float" [DWT/DWT_Accel.c:65]   --->   Operation 440 'fptrunc' 'tmp_36' <Predicate = (icmp_ln61)> <Delay = 5.20> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_30 : Operation 441 [1/1] (1.87ns)   --->   "%add_ln65 = add i8 %zext_ln61, %l_0_0_cast" [DWT/DWT_Accel.c:65]   --->   Operation 441 'add' 'add_ln65' <Predicate = (icmp_ln61)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 442 [1/1] (0.00ns)   --->   "%zext_ln65 = zext i8 %add_ln65 to i64" [DWT/DWT_Accel.c:65]   --->   Operation 442 'zext' 'zext_ln65' <Predicate = (icmp_ln61)> <Delay = 0.00>
ST_30 : Operation 443 [1/1] (0.00ns)   --->   "%tempr_addr_17 = getelementptr inbounds [160 x float]* %tempr, i64 0, i64 %zext_ln65" [DWT/DWT_Accel.c:65]   --->   Operation 443 'getelementptr' 'tempr_addr_17' <Predicate = (icmp_ln61)> <Delay = 0.00>
ST_30 : Operation 444 [1/1] (3.25ns)   --->   "store float %tmp_36, float* %tempr_addr_17, align 4" [DWT/DWT_Accel.c:65]   --->   Operation 444 'store' <Predicate = (icmp_ln61)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_30 : Operation 445 [1/1] (0.00ns)   --->   "br label %hls_label_0_end" [DWT/DWT_Accel.c:66]   --->   Operation 445 'br' <Predicate = (icmp_ln61)> <Delay = 0.00>
ST_30 : Operation 446 [2/2] (5.20ns)   --->   "%tmp_54_1 = fptrunc double %tmp_53_1 to float" [DWT/DWT_Accel.c:64]   --->   Operation 446 'fptrunc' 'tmp_54_1' <Predicate = (icmp_ln61_1)> <Delay = 5.20> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_30 : Operation 447 [1/5] (8.23ns)   --->   "%tmp_55_1 = fsub double %tmp_50_1, %tmp_52_1" [DWT/DWT_Accel.c:65]   --->   Operation 447 'dsub' 'tmp_55_1' <Predicate = (icmp_ln61_1)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 448 [2/5] (8.23ns)   --->   "%tmp_53_2 = fadd double %tmp_50_2, %tmp_52_2" [DWT/DWT_Accel.c:64]   --->   Operation 448 'dadd' 'tmp_53_2' <Predicate = (icmp_ln61_2)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 449 [3/5] (8.23ns)   --->   "%tmp_55_2 = fsub double %tmp_50_2, %tmp_52_2" [DWT/DWT_Accel.c:65]   --->   Operation 449 'dsub' 'tmp_55_2' <Predicate = (icmp_ln61_2)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 450 [4/5] (8.23ns)   --->   "%tmp_53_3 = fadd double %tmp_50_3, %tmp_52_3" [DWT/DWT_Accel.c:64]   --->   Operation 450 'dadd' 'tmp_53_3' <Predicate = (icmp_ln61_3)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 451 [5/5] (8.23ns)   --->   "%tmp_55_3 = fsub double %tmp_50_3, %tmp_52_3" [DWT/DWT_Accel.c:65]   --->   Operation 451 'dsub' 'tmp_55_3' <Predicate = (icmp_ln61_3)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 452 [1/6] (7.78ns)   --->   "%tmp_52_4 = fmul double %tmp_51_4, 5.000000e-01" [DWT/DWT_Accel.c:64]   --->   Operation 452 'dmul' 'tmp_52_4' <Predicate = (icmp_ln61_4)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 453 [2/6] (7.78ns)   --->   "%tmp_50_5 = fmul double %tmp_49_5, 5.000000e-01" [DWT/DWT_Accel.c:64]   --->   Operation 453 'dmul' 'tmp_50_5' <Predicate = (icmp_ln61_5)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 454 [3/6] (7.78ns)   --->   "%tmp_52_5 = fmul double %tmp_51_5, 5.000000e-01" [DWT/DWT_Accel.c:64]   --->   Operation 454 'dmul' 'tmp_52_5' <Predicate = (icmp_ln61_5)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 455 [4/6] (7.78ns)   --->   "%tmp_50_6 = fmul double %tmp_49_6, 5.000000e-01" [DWT/DWT_Accel.c:64]   --->   Operation 455 'dmul' 'tmp_50_6' <Predicate = (icmp_ln61_6)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 456 [5/6] (7.78ns)   --->   "%tmp_52_6 = fmul double %tmp_51_6, 5.000000e-01" [DWT/DWT_Accel.c:64]   --->   Operation 456 'dmul' 'tmp_52_6' <Predicate = (icmp_ln61_6)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 457 [6/6] (7.78ns)   --->   "%tmp_50_7 = fmul double %tmp_49_7, 5.000000e-01" [DWT/DWT_Accel.c:64]   --->   Operation 457 'dmul' 'tmp_50_7' <Predicate = (icmp_ln61_7)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 458 [1/2] (4.43ns)   --->   "%tmp_51_7 = fpext float %row_load_24 to double" [DWT/DWT_Accel.c:64]   --->   Operation 458 'fpext' 'tmp_51_7' <Predicate = (icmp_ln61_7)> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 31 <SV = 22> <Delay = 8.45>
ST_31 : Operation 459 [1/2] (5.20ns)   --->   "%tmp_54_1 = fptrunc double %tmp_53_1 to float" [DWT/DWT_Accel.c:64]   --->   Operation 459 'fptrunc' 'tmp_54_1' <Predicate = (icmp_ln61_1)> <Delay = 5.20> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_31 : Operation 460 [1/1] (0.00ns)   --->   "%zext_ln64_5 = zext i7 %or_ln57 to i64" [DWT/DWT_Accel.c:64]   --->   Operation 460 'zext' 'zext_ln64_5' <Predicate = (icmp_ln61_1)> <Delay = 0.00>
ST_31 : Operation 461 [1/1] (0.00ns)   --->   "%tempr_addr_1 = getelementptr inbounds [160 x float]* %tempr, i64 0, i64 %zext_ln64_5" [DWT/DWT_Accel.c:64]   --->   Operation 461 'getelementptr' 'tempr_addr_1' <Predicate = (icmp_ln61_1)> <Delay = 0.00>
ST_31 : Operation 462 [1/1] (3.25ns)   --->   "store float %tmp_54_1, float* %tempr_addr_1, align 4" [DWT/DWT_Accel.c:64]   --->   Operation 462 'store' <Predicate = (icmp_ln61_1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_31 : Operation 463 [2/2] (5.20ns)   --->   "%tmp_56_1 = fptrunc double %tmp_55_1 to float" [DWT/DWT_Accel.c:65]   --->   Operation 463 'fptrunc' 'tmp_56_1' <Predicate = (icmp_ln61_1)> <Delay = 5.20> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_31 : Operation 464 [1/5] (8.23ns)   --->   "%tmp_53_2 = fadd double %tmp_50_2, %tmp_52_2" [DWT/DWT_Accel.c:64]   --->   Operation 464 'dadd' 'tmp_53_2' <Predicate = (icmp_ln61_2)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 465 [2/5] (8.23ns)   --->   "%tmp_55_2 = fsub double %tmp_50_2, %tmp_52_2" [DWT/DWT_Accel.c:65]   --->   Operation 465 'dsub' 'tmp_55_2' <Predicate = (icmp_ln61_2)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 466 [3/5] (8.23ns)   --->   "%tmp_53_3 = fadd double %tmp_50_3, %tmp_52_3" [DWT/DWT_Accel.c:64]   --->   Operation 466 'dadd' 'tmp_53_3' <Predicate = (icmp_ln61_3)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 467 [4/5] (8.23ns)   --->   "%tmp_55_3 = fsub double %tmp_50_3, %tmp_52_3" [DWT/DWT_Accel.c:65]   --->   Operation 467 'dsub' 'tmp_55_3' <Predicate = (icmp_ln61_3)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 468 [5/5] (8.23ns)   --->   "%tmp_53_4 = fadd double %tmp_50_4, %tmp_52_4" [DWT/DWT_Accel.c:64]   --->   Operation 468 'dadd' 'tmp_53_4' <Predicate = (icmp_ln61_4)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 469 [1/6] (7.78ns)   --->   "%tmp_50_5 = fmul double %tmp_49_5, 5.000000e-01" [DWT/DWT_Accel.c:64]   --->   Operation 469 'dmul' 'tmp_50_5' <Predicate = (icmp_ln61_5)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 470 [2/6] (7.78ns)   --->   "%tmp_52_5 = fmul double %tmp_51_5, 5.000000e-01" [DWT/DWT_Accel.c:64]   --->   Operation 470 'dmul' 'tmp_52_5' <Predicate = (icmp_ln61_5)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 471 [3/6] (7.78ns)   --->   "%tmp_50_6 = fmul double %tmp_49_6, 5.000000e-01" [DWT/DWT_Accel.c:64]   --->   Operation 471 'dmul' 'tmp_50_6' <Predicate = (icmp_ln61_6)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 472 [4/6] (7.78ns)   --->   "%tmp_52_6 = fmul double %tmp_51_6, 5.000000e-01" [DWT/DWT_Accel.c:64]   --->   Operation 472 'dmul' 'tmp_52_6' <Predicate = (icmp_ln61_6)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 473 [5/6] (7.78ns)   --->   "%tmp_50_7 = fmul double %tmp_49_7, 5.000000e-01" [DWT/DWT_Accel.c:64]   --->   Operation 473 'dmul' 'tmp_50_7' <Predicate = (icmp_ln61_7)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 474 [6/6] (7.78ns)   --->   "%tmp_52_7 = fmul double %tmp_51_7, 5.000000e-01" [DWT/DWT_Accel.c:64]   --->   Operation 474 'dmul' 'tmp_52_7' <Predicate = (icmp_ln61_7)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 23> <Delay = 8.45>
ST_32 : Operation 475 [1/1] (0.00ns)   --->   "%empty_97 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str9, i32 %tmp_7)" [DWT/DWT_Accel.c:67]   --->   Operation 475 'specregionend' 'empty_97' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 476 [1/1] (0.00ns)   --->   "%zext_ln57 = zext i7 %or_ln57 to i8" [DWT/DWT_Accel.c:57]   --->   Operation 476 'zext' 'zext_ln57' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 477 [1/2] (5.20ns)   --->   "%tmp_56_1 = fptrunc double %tmp_55_1 to float" [DWT/DWT_Accel.c:65]   --->   Operation 477 'fptrunc' 'tmp_56_1' <Predicate = (icmp_ln61_1)> <Delay = 5.20> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_32 : Operation 478 [1/1] (1.87ns)   --->   "%add_ln65_1 = add i8 %zext_ln61, %zext_ln57" [DWT/DWT_Accel.c:65]   --->   Operation 478 'add' 'add_ln65_1' <Predicate = (icmp_ln61_1)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 479 [1/1] (0.00ns)   --->   "%zext_ln65_1 = zext i8 %add_ln65_1 to i64" [DWT/DWT_Accel.c:65]   --->   Operation 479 'zext' 'zext_ln65_1' <Predicate = (icmp_ln61_1)> <Delay = 0.00>
ST_32 : Operation 480 [1/1] (0.00ns)   --->   "%tempr_addr_18 = getelementptr inbounds [160 x float]* %tempr, i64 0, i64 %zext_ln65_1" [DWT/DWT_Accel.c:65]   --->   Operation 480 'getelementptr' 'tempr_addr_18' <Predicate = (icmp_ln61_1)> <Delay = 0.00>
ST_32 : Operation 481 [1/1] (3.25ns)   --->   "store float %tmp_56_1, float* %tempr_addr_18, align 4" [DWT/DWT_Accel.c:65]   --->   Operation 481 'store' <Predicate = (icmp_ln61_1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_32 : Operation 482 [1/1] (0.00ns)   --->   "br label %._crit_edge.1" [DWT/DWT_Accel.c:66]   --->   Operation 482 'br' <Predicate = (icmp_ln61_1)> <Delay = 0.00>
ST_32 : Operation 483 [2/2] (5.20ns)   --->   "%tmp_54_2 = fptrunc double %tmp_53_2 to float" [DWT/DWT_Accel.c:64]   --->   Operation 483 'fptrunc' 'tmp_54_2' <Predicate = (icmp_ln61_2)> <Delay = 5.20> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_32 : Operation 484 [1/5] (8.23ns)   --->   "%tmp_55_2 = fsub double %tmp_50_2, %tmp_52_2" [DWT/DWT_Accel.c:65]   --->   Operation 484 'dsub' 'tmp_55_2' <Predicate = (icmp_ln61_2)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 485 [2/5] (8.23ns)   --->   "%tmp_53_3 = fadd double %tmp_50_3, %tmp_52_3" [DWT/DWT_Accel.c:64]   --->   Operation 485 'dadd' 'tmp_53_3' <Predicate = (icmp_ln61_3)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 486 [3/5] (8.23ns)   --->   "%tmp_55_3 = fsub double %tmp_50_3, %tmp_52_3" [DWT/DWT_Accel.c:65]   --->   Operation 486 'dsub' 'tmp_55_3' <Predicate = (icmp_ln61_3)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 487 [4/5] (8.23ns)   --->   "%tmp_53_4 = fadd double %tmp_50_4, %tmp_52_4" [DWT/DWT_Accel.c:64]   --->   Operation 487 'dadd' 'tmp_53_4' <Predicate = (icmp_ln61_4)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 488 [5/5] (8.23ns)   --->   "%tmp_55_4 = fsub double %tmp_50_4, %tmp_52_4" [DWT/DWT_Accel.c:65]   --->   Operation 488 'dsub' 'tmp_55_4' <Predicate = (icmp_ln61_4)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 489 [1/6] (7.78ns)   --->   "%tmp_52_5 = fmul double %tmp_51_5, 5.000000e-01" [DWT/DWT_Accel.c:64]   --->   Operation 489 'dmul' 'tmp_52_5' <Predicate = (icmp_ln61_5)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 490 [2/6] (7.78ns)   --->   "%tmp_50_6 = fmul double %tmp_49_6, 5.000000e-01" [DWT/DWT_Accel.c:64]   --->   Operation 490 'dmul' 'tmp_50_6' <Predicate = (icmp_ln61_6)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 491 [3/6] (7.78ns)   --->   "%tmp_52_6 = fmul double %tmp_51_6, 5.000000e-01" [DWT/DWT_Accel.c:64]   --->   Operation 491 'dmul' 'tmp_52_6' <Predicate = (icmp_ln61_6)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 492 [4/6] (7.78ns)   --->   "%tmp_50_7 = fmul double %tmp_49_7, 5.000000e-01" [DWT/DWT_Accel.c:64]   --->   Operation 492 'dmul' 'tmp_50_7' <Predicate = (icmp_ln61_7)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 493 [5/6] (7.78ns)   --->   "%tmp_52_7 = fmul double %tmp_51_7, 5.000000e-01" [DWT/DWT_Accel.c:64]   --->   Operation 493 'dmul' 'tmp_52_7' <Predicate = (icmp_ln61_7)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 24> <Delay = 8.45>
ST_33 : Operation 494 [1/2] (5.20ns)   --->   "%tmp_54_2 = fptrunc double %tmp_53_2 to float" [DWT/DWT_Accel.c:64]   --->   Operation 494 'fptrunc' 'tmp_54_2' <Predicate = (icmp_ln61_2)> <Delay = 5.20> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_33 : Operation 495 [1/1] (0.00ns)   --->   "%zext_ln64_8 = zext i7 %or_ln57_1 to i64" [DWT/DWT_Accel.c:64]   --->   Operation 495 'zext' 'zext_ln64_8' <Predicate = (icmp_ln61_2)> <Delay = 0.00>
ST_33 : Operation 496 [1/1] (0.00ns)   --->   "%tempr_addr_2 = getelementptr inbounds [160 x float]* %tempr, i64 0, i64 %zext_ln64_8" [DWT/DWT_Accel.c:64]   --->   Operation 496 'getelementptr' 'tempr_addr_2' <Predicate = (icmp_ln61_2)> <Delay = 0.00>
ST_33 : Operation 497 [1/1] (3.25ns)   --->   "store float %tmp_54_2, float* %tempr_addr_2, align 8" [DWT/DWT_Accel.c:64]   --->   Operation 497 'store' <Predicate = (icmp_ln61_2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_33 : Operation 498 [2/2] (5.20ns)   --->   "%tmp_56_2 = fptrunc double %tmp_55_2 to float" [DWT/DWT_Accel.c:65]   --->   Operation 498 'fptrunc' 'tmp_56_2' <Predicate = (icmp_ln61_2)> <Delay = 5.20> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_33 : Operation 499 [1/5] (8.23ns)   --->   "%tmp_53_3 = fadd double %tmp_50_3, %tmp_52_3" [DWT/DWT_Accel.c:64]   --->   Operation 499 'dadd' 'tmp_53_3' <Predicate = (icmp_ln61_3)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 500 [2/5] (8.23ns)   --->   "%tmp_55_3 = fsub double %tmp_50_3, %tmp_52_3" [DWT/DWT_Accel.c:65]   --->   Operation 500 'dsub' 'tmp_55_3' <Predicate = (icmp_ln61_3)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 501 [3/5] (8.23ns)   --->   "%tmp_53_4 = fadd double %tmp_50_4, %tmp_52_4" [DWT/DWT_Accel.c:64]   --->   Operation 501 'dadd' 'tmp_53_4' <Predicate = (icmp_ln61_4)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 502 [4/5] (8.23ns)   --->   "%tmp_55_4 = fsub double %tmp_50_4, %tmp_52_4" [DWT/DWT_Accel.c:65]   --->   Operation 502 'dsub' 'tmp_55_4' <Predicate = (icmp_ln61_4)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 503 [5/5] (8.23ns)   --->   "%tmp_53_5 = fadd double %tmp_50_5, %tmp_52_5" [DWT/DWT_Accel.c:64]   --->   Operation 503 'dadd' 'tmp_53_5' <Predicate = (icmp_ln61_5)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 504 [1/6] (7.78ns)   --->   "%tmp_50_6 = fmul double %tmp_49_6, 5.000000e-01" [DWT/DWT_Accel.c:64]   --->   Operation 504 'dmul' 'tmp_50_6' <Predicate = (icmp_ln61_6)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 505 [2/6] (7.78ns)   --->   "%tmp_52_6 = fmul double %tmp_51_6, 5.000000e-01" [DWT/DWT_Accel.c:64]   --->   Operation 505 'dmul' 'tmp_52_6' <Predicate = (icmp_ln61_6)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 506 [3/6] (7.78ns)   --->   "%tmp_50_7 = fmul double %tmp_49_7, 5.000000e-01" [DWT/DWT_Accel.c:64]   --->   Operation 506 'dmul' 'tmp_50_7' <Predicate = (icmp_ln61_7)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 507 [4/6] (7.78ns)   --->   "%tmp_52_7 = fmul double %tmp_51_7, 5.000000e-01" [DWT/DWT_Accel.c:64]   --->   Operation 507 'dmul' 'tmp_52_7' <Predicate = (icmp_ln61_7)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 25> <Delay = 8.45>
ST_34 : Operation 508 [1/1] (0.00ns)   --->   "%zext_ln57_1 = zext i7 %or_ln57_1 to i8" [DWT/DWT_Accel.c:57]   --->   Operation 508 'zext' 'zext_ln57_1' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 509 [1/2] (5.20ns)   --->   "%tmp_56_2 = fptrunc double %tmp_55_2 to float" [DWT/DWT_Accel.c:65]   --->   Operation 509 'fptrunc' 'tmp_56_2' <Predicate = (icmp_ln61_2)> <Delay = 5.20> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_34 : Operation 510 [1/1] (1.87ns)   --->   "%add_ln65_2 = add i8 %zext_ln61, %zext_ln57_1" [DWT/DWT_Accel.c:65]   --->   Operation 510 'add' 'add_ln65_2' <Predicate = (icmp_ln61_2)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 511 [1/1] (0.00ns)   --->   "%zext_ln65_2 = zext i8 %add_ln65_2 to i64" [DWT/DWT_Accel.c:65]   --->   Operation 511 'zext' 'zext_ln65_2' <Predicate = (icmp_ln61_2)> <Delay = 0.00>
ST_34 : Operation 512 [1/1] (0.00ns)   --->   "%tempr_addr_19 = getelementptr inbounds [160 x float]* %tempr, i64 0, i64 %zext_ln65_2" [DWT/DWT_Accel.c:65]   --->   Operation 512 'getelementptr' 'tempr_addr_19' <Predicate = (icmp_ln61_2)> <Delay = 0.00>
ST_34 : Operation 513 [1/1] (3.25ns)   --->   "store float %tmp_56_2, float* %tempr_addr_19, align 4" [DWT/DWT_Accel.c:65]   --->   Operation 513 'store' <Predicate = (icmp_ln61_2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_34 : Operation 514 [1/1] (0.00ns)   --->   "br label %._crit_edge.2" [DWT/DWT_Accel.c:66]   --->   Operation 514 'br' <Predicate = (icmp_ln61_2)> <Delay = 0.00>
ST_34 : Operation 515 [2/2] (5.20ns)   --->   "%tmp_54_3 = fptrunc double %tmp_53_3 to float" [DWT/DWT_Accel.c:64]   --->   Operation 515 'fptrunc' 'tmp_54_3' <Predicate = (icmp_ln61_3)> <Delay = 5.20> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_34 : Operation 516 [1/5] (8.23ns)   --->   "%tmp_55_3 = fsub double %tmp_50_3, %tmp_52_3" [DWT/DWT_Accel.c:65]   --->   Operation 516 'dsub' 'tmp_55_3' <Predicate = (icmp_ln61_3)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 517 [2/5] (8.23ns)   --->   "%tmp_53_4 = fadd double %tmp_50_4, %tmp_52_4" [DWT/DWT_Accel.c:64]   --->   Operation 517 'dadd' 'tmp_53_4' <Predicate = (icmp_ln61_4)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 518 [3/5] (8.23ns)   --->   "%tmp_55_4 = fsub double %tmp_50_4, %tmp_52_4" [DWT/DWT_Accel.c:65]   --->   Operation 518 'dsub' 'tmp_55_4' <Predicate = (icmp_ln61_4)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 519 [4/5] (8.23ns)   --->   "%tmp_53_5 = fadd double %tmp_50_5, %tmp_52_5" [DWT/DWT_Accel.c:64]   --->   Operation 519 'dadd' 'tmp_53_5' <Predicate = (icmp_ln61_5)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 520 [5/5] (8.23ns)   --->   "%tmp_55_5 = fsub double %tmp_50_5, %tmp_52_5" [DWT/DWT_Accel.c:65]   --->   Operation 520 'dsub' 'tmp_55_5' <Predicate = (icmp_ln61_5)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 521 [1/6] (7.78ns)   --->   "%tmp_52_6 = fmul double %tmp_51_6, 5.000000e-01" [DWT/DWT_Accel.c:64]   --->   Operation 521 'dmul' 'tmp_52_6' <Predicate = (icmp_ln61_6)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 522 [2/6] (7.78ns)   --->   "%tmp_50_7 = fmul double %tmp_49_7, 5.000000e-01" [DWT/DWT_Accel.c:64]   --->   Operation 522 'dmul' 'tmp_50_7' <Predicate = (icmp_ln61_7)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 523 [3/6] (7.78ns)   --->   "%tmp_52_7 = fmul double %tmp_51_7, 5.000000e-01" [DWT/DWT_Accel.c:64]   --->   Operation 523 'dmul' 'tmp_52_7' <Predicate = (icmp_ln61_7)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 26> <Delay = 8.45>
ST_35 : Operation 524 [1/2] (5.20ns)   --->   "%tmp_54_3 = fptrunc double %tmp_53_3 to float" [DWT/DWT_Accel.c:64]   --->   Operation 524 'fptrunc' 'tmp_54_3' <Predicate = (icmp_ln61_3)> <Delay = 5.20> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_35 : Operation 525 [1/1] (0.00ns)   --->   "%zext_ln64_11 = zext i7 %or_ln57_2 to i64" [DWT/DWT_Accel.c:64]   --->   Operation 525 'zext' 'zext_ln64_11' <Predicate = (icmp_ln61_3)> <Delay = 0.00>
ST_35 : Operation 526 [1/1] (0.00ns)   --->   "%tempr_addr_20 = getelementptr inbounds [160 x float]* %tempr, i64 0, i64 %zext_ln64_11" [DWT/DWT_Accel.c:64]   --->   Operation 526 'getelementptr' 'tempr_addr_20' <Predicate = (icmp_ln61_3)> <Delay = 0.00>
ST_35 : Operation 527 [1/1] (3.25ns)   --->   "store float %tmp_54_3, float* %tempr_addr_20, align 4" [DWT/DWT_Accel.c:64]   --->   Operation 527 'store' <Predicate = (icmp_ln61_3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_35 : Operation 528 [2/2] (5.20ns)   --->   "%tmp_56_3 = fptrunc double %tmp_55_3 to float" [DWT/DWT_Accel.c:65]   --->   Operation 528 'fptrunc' 'tmp_56_3' <Predicate = (icmp_ln61_3)> <Delay = 5.20> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_35 : Operation 529 [1/5] (8.23ns)   --->   "%tmp_53_4 = fadd double %tmp_50_4, %tmp_52_4" [DWT/DWT_Accel.c:64]   --->   Operation 529 'dadd' 'tmp_53_4' <Predicate = (icmp_ln61_4)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 530 [2/5] (8.23ns)   --->   "%tmp_55_4 = fsub double %tmp_50_4, %tmp_52_4" [DWT/DWT_Accel.c:65]   --->   Operation 530 'dsub' 'tmp_55_4' <Predicate = (icmp_ln61_4)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 531 [3/5] (8.23ns)   --->   "%tmp_53_5 = fadd double %tmp_50_5, %tmp_52_5" [DWT/DWT_Accel.c:64]   --->   Operation 531 'dadd' 'tmp_53_5' <Predicate = (icmp_ln61_5)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 532 [4/5] (8.23ns)   --->   "%tmp_55_5 = fsub double %tmp_50_5, %tmp_52_5" [DWT/DWT_Accel.c:65]   --->   Operation 532 'dsub' 'tmp_55_5' <Predicate = (icmp_ln61_5)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 533 [5/5] (8.23ns)   --->   "%tmp_53_6 = fadd double %tmp_50_6, %tmp_52_6" [DWT/DWT_Accel.c:64]   --->   Operation 533 'dadd' 'tmp_53_6' <Predicate = (icmp_ln61_6)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 534 [1/6] (7.78ns)   --->   "%tmp_50_7 = fmul double %tmp_49_7, 5.000000e-01" [DWT/DWT_Accel.c:64]   --->   Operation 534 'dmul' 'tmp_50_7' <Predicate = (icmp_ln61_7)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 535 [2/6] (7.78ns)   --->   "%tmp_52_7 = fmul double %tmp_51_7, 5.000000e-01" [DWT/DWT_Accel.c:64]   --->   Operation 535 'dmul' 'tmp_52_7' <Predicate = (icmp_ln61_7)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 27> <Delay = 8.45>
ST_36 : Operation 536 [1/1] (0.00ns)   --->   "%zext_ln57_2 = zext i7 %or_ln57_2 to i8" [DWT/DWT_Accel.c:57]   --->   Operation 536 'zext' 'zext_ln57_2' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 537 [1/2] (5.20ns)   --->   "%tmp_56_3 = fptrunc double %tmp_55_3 to float" [DWT/DWT_Accel.c:65]   --->   Operation 537 'fptrunc' 'tmp_56_3' <Predicate = (icmp_ln61_3)> <Delay = 5.20> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_36 : Operation 538 [1/1] (1.87ns)   --->   "%add_ln65_3 = add i8 %zext_ln61, %zext_ln57_2" [DWT/DWT_Accel.c:65]   --->   Operation 538 'add' 'add_ln65_3' <Predicate = (icmp_ln61_3)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 539 [1/1] (0.00ns)   --->   "%zext_ln65_3 = zext i8 %add_ln65_3 to i64" [DWT/DWT_Accel.c:65]   --->   Operation 539 'zext' 'zext_ln65_3' <Predicate = (icmp_ln61_3)> <Delay = 0.00>
ST_36 : Operation 540 [1/1] (0.00ns)   --->   "%tempr_addr_21 = getelementptr inbounds [160 x float]* %tempr, i64 0, i64 %zext_ln65_3" [DWT/DWT_Accel.c:65]   --->   Operation 540 'getelementptr' 'tempr_addr_21' <Predicate = (icmp_ln61_3)> <Delay = 0.00>
ST_36 : Operation 541 [1/1] (3.25ns)   --->   "store float %tmp_56_3, float* %tempr_addr_21, align 4" [DWT/DWT_Accel.c:65]   --->   Operation 541 'store' <Predicate = (icmp_ln61_3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_36 : Operation 542 [1/1] (0.00ns)   --->   "br label %._crit_edge.3" [DWT/DWT_Accel.c:66]   --->   Operation 542 'br' <Predicate = (icmp_ln61_3)> <Delay = 0.00>
ST_36 : Operation 543 [2/2] (5.20ns)   --->   "%tmp_54_4 = fptrunc double %tmp_53_4 to float" [DWT/DWT_Accel.c:64]   --->   Operation 543 'fptrunc' 'tmp_54_4' <Predicate = (icmp_ln61_4)> <Delay = 5.20> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_36 : Operation 544 [1/5] (8.23ns)   --->   "%tmp_55_4 = fsub double %tmp_50_4, %tmp_52_4" [DWT/DWT_Accel.c:65]   --->   Operation 544 'dsub' 'tmp_55_4' <Predicate = (icmp_ln61_4)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 545 [2/5] (8.23ns)   --->   "%tmp_53_5 = fadd double %tmp_50_5, %tmp_52_5" [DWT/DWT_Accel.c:64]   --->   Operation 545 'dadd' 'tmp_53_5' <Predicate = (icmp_ln61_5)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 546 [3/5] (8.23ns)   --->   "%tmp_55_5 = fsub double %tmp_50_5, %tmp_52_5" [DWT/DWT_Accel.c:65]   --->   Operation 546 'dsub' 'tmp_55_5' <Predicate = (icmp_ln61_5)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 547 [4/5] (8.23ns)   --->   "%tmp_53_6 = fadd double %tmp_50_6, %tmp_52_6" [DWT/DWT_Accel.c:64]   --->   Operation 547 'dadd' 'tmp_53_6' <Predicate = (icmp_ln61_6)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 548 [5/5] (8.23ns)   --->   "%tmp_55_6 = fsub double %tmp_50_6, %tmp_52_6" [DWT/DWT_Accel.c:65]   --->   Operation 548 'dsub' 'tmp_55_6' <Predicate = (icmp_ln61_6)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 549 [1/6] (7.78ns)   --->   "%tmp_52_7 = fmul double %tmp_51_7, 5.000000e-01" [DWT/DWT_Accel.c:64]   --->   Operation 549 'dmul' 'tmp_52_7' <Predicate = (icmp_ln61_7)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 28> <Delay = 8.45>
ST_37 : Operation 550 [1/2] (5.20ns)   --->   "%tmp_54_4 = fptrunc double %tmp_53_4 to float" [DWT/DWT_Accel.c:64]   --->   Operation 550 'fptrunc' 'tmp_54_4' <Predicate = (icmp_ln61_4)> <Delay = 5.20> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_37 : Operation 551 [1/1] (0.00ns)   --->   "%zext_ln64_14 = zext i7 %or_ln57_3 to i64" [DWT/DWT_Accel.c:64]   --->   Operation 551 'zext' 'zext_ln64_14' <Predicate = (icmp_ln61_4)> <Delay = 0.00>
ST_37 : Operation 552 [1/1] (0.00ns)   --->   "%tempr_addr_22 = getelementptr inbounds [160 x float]* %tempr, i64 0, i64 %zext_ln64_14" [DWT/DWT_Accel.c:64]   --->   Operation 552 'getelementptr' 'tempr_addr_22' <Predicate = (icmp_ln61_4)> <Delay = 0.00>
ST_37 : Operation 553 [1/1] (3.25ns)   --->   "store float %tmp_54_4, float* %tempr_addr_22, align 16" [DWT/DWT_Accel.c:64]   --->   Operation 553 'store' <Predicate = (icmp_ln61_4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_37 : Operation 554 [2/2] (5.20ns)   --->   "%tmp_56_4 = fptrunc double %tmp_55_4 to float" [DWT/DWT_Accel.c:65]   --->   Operation 554 'fptrunc' 'tmp_56_4' <Predicate = (icmp_ln61_4)> <Delay = 5.20> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_37 : Operation 555 [1/5] (8.23ns)   --->   "%tmp_53_5 = fadd double %tmp_50_5, %tmp_52_5" [DWT/DWT_Accel.c:64]   --->   Operation 555 'dadd' 'tmp_53_5' <Predicate = (icmp_ln61_5)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 556 [2/5] (8.23ns)   --->   "%tmp_55_5 = fsub double %tmp_50_5, %tmp_52_5" [DWT/DWT_Accel.c:65]   --->   Operation 556 'dsub' 'tmp_55_5' <Predicate = (icmp_ln61_5)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 557 [3/5] (8.23ns)   --->   "%tmp_53_6 = fadd double %tmp_50_6, %tmp_52_6" [DWT/DWT_Accel.c:64]   --->   Operation 557 'dadd' 'tmp_53_6' <Predicate = (icmp_ln61_6)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 558 [4/5] (8.23ns)   --->   "%tmp_55_6 = fsub double %tmp_50_6, %tmp_52_6" [DWT/DWT_Accel.c:65]   --->   Operation 558 'dsub' 'tmp_55_6' <Predicate = (icmp_ln61_6)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 559 [5/5] (8.23ns)   --->   "%tmp_53_7 = fadd double %tmp_50_7, %tmp_52_7" [DWT/DWT_Accel.c:64]   --->   Operation 559 'dadd' 'tmp_53_7' <Predicate = (icmp_ln61_7)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 29> <Delay = 8.45>
ST_38 : Operation 560 [1/1] (0.00ns)   --->   "%zext_ln57_3 = zext i7 %or_ln57_3 to i8" [DWT/DWT_Accel.c:57]   --->   Operation 560 'zext' 'zext_ln57_3' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 561 [1/2] (5.20ns)   --->   "%tmp_56_4 = fptrunc double %tmp_55_4 to float" [DWT/DWT_Accel.c:65]   --->   Operation 561 'fptrunc' 'tmp_56_4' <Predicate = (icmp_ln61_4)> <Delay = 5.20> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_38 : Operation 562 [1/1] (1.87ns)   --->   "%add_ln65_4 = add i8 %zext_ln61, %zext_ln57_3" [DWT/DWT_Accel.c:65]   --->   Operation 562 'add' 'add_ln65_4' <Predicate = (icmp_ln61_4)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 563 [1/1] (0.00ns)   --->   "%zext_ln65_4 = zext i8 %add_ln65_4 to i64" [DWT/DWT_Accel.c:65]   --->   Operation 563 'zext' 'zext_ln65_4' <Predicate = (icmp_ln61_4)> <Delay = 0.00>
ST_38 : Operation 564 [1/1] (0.00ns)   --->   "%tempr_addr_23 = getelementptr inbounds [160 x float]* %tempr, i64 0, i64 %zext_ln65_4" [DWT/DWT_Accel.c:65]   --->   Operation 564 'getelementptr' 'tempr_addr_23' <Predicate = (icmp_ln61_4)> <Delay = 0.00>
ST_38 : Operation 565 [1/1] (3.25ns)   --->   "store float %tmp_56_4, float* %tempr_addr_23, align 4" [DWT/DWT_Accel.c:65]   --->   Operation 565 'store' <Predicate = (icmp_ln61_4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_38 : Operation 566 [1/1] (0.00ns)   --->   "br label %._crit_edge.4" [DWT/DWT_Accel.c:66]   --->   Operation 566 'br' <Predicate = (icmp_ln61_4)> <Delay = 0.00>
ST_38 : Operation 567 [2/2] (5.20ns)   --->   "%tmp_54_5 = fptrunc double %tmp_53_5 to float" [DWT/DWT_Accel.c:64]   --->   Operation 567 'fptrunc' 'tmp_54_5' <Predicate = (icmp_ln61_5)> <Delay = 5.20> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_38 : Operation 568 [1/5] (8.23ns)   --->   "%tmp_55_5 = fsub double %tmp_50_5, %tmp_52_5" [DWT/DWT_Accel.c:65]   --->   Operation 568 'dsub' 'tmp_55_5' <Predicate = (icmp_ln61_5)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 569 [2/5] (8.23ns)   --->   "%tmp_53_6 = fadd double %tmp_50_6, %tmp_52_6" [DWT/DWT_Accel.c:64]   --->   Operation 569 'dadd' 'tmp_53_6' <Predicate = (icmp_ln61_6)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 570 [3/5] (8.23ns)   --->   "%tmp_55_6 = fsub double %tmp_50_6, %tmp_52_6" [DWT/DWT_Accel.c:65]   --->   Operation 570 'dsub' 'tmp_55_6' <Predicate = (icmp_ln61_6)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 571 [4/5] (8.23ns)   --->   "%tmp_53_7 = fadd double %tmp_50_7, %tmp_52_7" [DWT/DWT_Accel.c:64]   --->   Operation 571 'dadd' 'tmp_53_7' <Predicate = (icmp_ln61_7)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 572 [5/5] (8.23ns)   --->   "%tmp_55_7 = fsub double %tmp_50_7, %tmp_52_7" [DWT/DWT_Accel.c:65]   --->   Operation 572 'dsub' 'tmp_55_7' <Predicate = (icmp_ln61_7)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 30> <Delay = 8.45>
ST_39 : Operation 573 [1/2] (5.20ns)   --->   "%tmp_54_5 = fptrunc double %tmp_53_5 to float" [DWT/DWT_Accel.c:64]   --->   Operation 573 'fptrunc' 'tmp_54_5' <Predicate = (icmp_ln61_5)> <Delay = 5.20> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_39 : Operation 574 [1/1] (0.00ns)   --->   "%zext_ln64_17 = zext i7 %or_ln57_4 to i64" [DWT/DWT_Accel.c:64]   --->   Operation 574 'zext' 'zext_ln64_17' <Predicate = (icmp_ln61_5)> <Delay = 0.00>
ST_39 : Operation 575 [1/1] (0.00ns)   --->   "%tempr_addr_5 = getelementptr inbounds [160 x float]* %tempr, i64 0, i64 %zext_ln64_17" [DWT/DWT_Accel.c:64]   --->   Operation 575 'getelementptr' 'tempr_addr_5' <Predicate = (icmp_ln61_5)> <Delay = 0.00>
ST_39 : Operation 576 [1/1] (3.25ns)   --->   "store float %tmp_54_5, float* %tempr_addr_5, align 4" [DWT/DWT_Accel.c:64]   --->   Operation 576 'store' <Predicate = (icmp_ln61_5)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_39 : Operation 577 [2/2] (5.20ns)   --->   "%tmp_56_5 = fptrunc double %tmp_55_5 to float" [DWT/DWT_Accel.c:65]   --->   Operation 577 'fptrunc' 'tmp_56_5' <Predicate = (icmp_ln61_5)> <Delay = 5.20> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_39 : Operation 578 [1/5] (8.23ns)   --->   "%tmp_53_6 = fadd double %tmp_50_6, %tmp_52_6" [DWT/DWT_Accel.c:64]   --->   Operation 578 'dadd' 'tmp_53_6' <Predicate = (icmp_ln61_6)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 579 [2/5] (8.23ns)   --->   "%tmp_55_6 = fsub double %tmp_50_6, %tmp_52_6" [DWT/DWT_Accel.c:65]   --->   Operation 579 'dsub' 'tmp_55_6' <Predicate = (icmp_ln61_6)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 580 [3/5] (8.23ns)   --->   "%tmp_53_7 = fadd double %tmp_50_7, %tmp_52_7" [DWT/DWT_Accel.c:64]   --->   Operation 580 'dadd' 'tmp_53_7' <Predicate = (icmp_ln61_7)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 581 [4/5] (8.23ns)   --->   "%tmp_55_7 = fsub double %tmp_50_7, %tmp_52_7" [DWT/DWT_Accel.c:65]   --->   Operation 581 'dsub' 'tmp_55_7' <Predicate = (icmp_ln61_7)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 31> <Delay = 8.45>
ST_40 : Operation 582 [1/1] (0.00ns)   --->   "%zext_ln57_4 = zext i7 %or_ln57_4 to i8" [DWT/DWT_Accel.c:57]   --->   Operation 582 'zext' 'zext_ln57_4' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 583 [1/2] (5.20ns)   --->   "%tmp_56_5 = fptrunc double %tmp_55_5 to float" [DWT/DWT_Accel.c:65]   --->   Operation 583 'fptrunc' 'tmp_56_5' <Predicate = (icmp_ln61_5)> <Delay = 5.20> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_40 : Operation 584 [1/1] (1.87ns)   --->   "%add_ln65_5 = add i8 %zext_ln61, %zext_ln57_4" [DWT/DWT_Accel.c:65]   --->   Operation 584 'add' 'add_ln65_5' <Predicate = (icmp_ln61_5)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 585 [1/1] (0.00ns)   --->   "%zext_ln65_5 = zext i8 %add_ln65_5 to i64" [DWT/DWT_Accel.c:65]   --->   Operation 585 'zext' 'zext_ln65_5' <Predicate = (icmp_ln61_5)> <Delay = 0.00>
ST_40 : Operation 586 [1/1] (0.00ns)   --->   "%tempr_addr_24 = getelementptr inbounds [160 x float]* %tempr, i64 0, i64 %zext_ln65_5" [DWT/DWT_Accel.c:65]   --->   Operation 586 'getelementptr' 'tempr_addr_24' <Predicate = (icmp_ln61_5)> <Delay = 0.00>
ST_40 : Operation 587 [1/1] (3.25ns)   --->   "store float %tmp_56_5, float* %tempr_addr_24, align 4" [DWT/DWT_Accel.c:65]   --->   Operation 587 'store' <Predicate = (icmp_ln61_5)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_40 : Operation 588 [1/1] (0.00ns)   --->   "br label %._crit_edge.5" [DWT/DWT_Accel.c:66]   --->   Operation 588 'br' <Predicate = (icmp_ln61_5)> <Delay = 0.00>
ST_40 : Operation 589 [2/2] (5.20ns)   --->   "%tmp_54_6 = fptrunc double %tmp_53_6 to float" [DWT/DWT_Accel.c:64]   --->   Operation 589 'fptrunc' 'tmp_54_6' <Predicate = (icmp_ln61_6)> <Delay = 5.20> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_40 : Operation 590 [1/5] (8.23ns)   --->   "%tmp_55_6 = fsub double %tmp_50_6, %tmp_52_6" [DWT/DWT_Accel.c:65]   --->   Operation 590 'dsub' 'tmp_55_6' <Predicate = (icmp_ln61_6)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 591 [2/5] (8.23ns)   --->   "%tmp_53_7 = fadd double %tmp_50_7, %tmp_52_7" [DWT/DWT_Accel.c:64]   --->   Operation 591 'dadd' 'tmp_53_7' <Predicate = (icmp_ln61_7)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 592 [3/5] (8.23ns)   --->   "%tmp_55_7 = fsub double %tmp_50_7, %tmp_52_7" [DWT/DWT_Accel.c:65]   --->   Operation 592 'dsub' 'tmp_55_7' <Predicate = (icmp_ln61_7)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 32> <Delay = 8.45>
ST_41 : Operation 593 [1/2] (5.20ns)   --->   "%tmp_54_6 = fptrunc double %tmp_53_6 to float" [DWT/DWT_Accel.c:64]   --->   Operation 593 'fptrunc' 'tmp_54_6' <Predicate = (icmp_ln61_6)> <Delay = 5.20> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_41 : Operation 594 [1/1] (0.00ns)   --->   "%zext_ln64_20 = zext i7 %or_ln57_5 to i64" [DWT/DWT_Accel.c:64]   --->   Operation 594 'zext' 'zext_ln64_20' <Predicate = (icmp_ln61_6)> <Delay = 0.00>
ST_41 : Operation 595 [1/1] (0.00ns)   --->   "%tempr_addr_6 = getelementptr inbounds [160 x float]* %tempr, i64 0, i64 %zext_ln64_20" [DWT/DWT_Accel.c:64]   --->   Operation 595 'getelementptr' 'tempr_addr_6' <Predicate = (icmp_ln61_6)> <Delay = 0.00>
ST_41 : Operation 596 [1/1] (3.25ns)   --->   "store float %tmp_54_6, float* %tempr_addr_6, align 8" [DWT/DWT_Accel.c:64]   --->   Operation 596 'store' <Predicate = (icmp_ln61_6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_41 : Operation 597 [2/2] (5.20ns)   --->   "%tmp_56_6 = fptrunc double %tmp_55_6 to float" [DWT/DWT_Accel.c:65]   --->   Operation 597 'fptrunc' 'tmp_56_6' <Predicate = (icmp_ln61_6)> <Delay = 5.20> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_41 : Operation 598 [1/5] (8.23ns)   --->   "%tmp_53_7 = fadd double %tmp_50_7, %tmp_52_7" [DWT/DWT_Accel.c:64]   --->   Operation 598 'dadd' 'tmp_53_7' <Predicate = (icmp_ln61_7)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 599 [2/5] (8.23ns)   --->   "%tmp_55_7 = fsub double %tmp_50_7, %tmp_52_7" [DWT/DWT_Accel.c:65]   --->   Operation 599 'dsub' 'tmp_55_7' <Predicate = (icmp_ln61_7)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 33> <Delay = 8.45>
ST_42 : Operation 600 [1/1] (0.00ns)   --->   "%zext_ln57_5 = zext i7 %or_ln57_5 to i8" [DWT/DWT_Accel.c:57]   --->   Operation 600 'zext' 'zext_ln57_5' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 601 [1/2] (5.20ns)   --->   "%tmp_56_6 = fptrunc double %tmp_55_6 to float" [DWT/DWT_Accel.c:65]   --->   Operation 601 'fptrunc' 'tmp_56_6' <Predicate = (icmp_ln61_6)> <Delay = 5.20> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_42 : Operation 602 [1/1] (1.87ns)   --->   "%add_ln65_6 = add i8 %zext_ln61, %zext_ln57_5" [DWT/DWT_Accel.c:65]   --->   Operation 602 'add' 'add_ln65_6' <Predicate = (icmp_ln61_6)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 603 [1/1] (0.00ns)   --->   "%zext_ln65_6 = zext i8 %add_ln65_6 to i64" [DWT/DWT_Accel.c:65]   --->   Operation 603 'zext' 'zext_ln65_6' <Predicate = (icmp_ln61_6)> <Delay = 0.00>
ST_42 : Operation 604 [1/1] (0.00ns)   --->   "%tempr_addr_25 = getelementptr inbounds [160 x float]* %tempr, i64 0, i64 %zext_ln65_6" [DWT/DWT_Accel.c:65]   --->   Operation 604 'getelementptr' 'tempr_addr_25' <Predicate = (icmp_ln61_6)> <Delay = 0.00>
ST_42 : Operation 605 [1/1] (3.25ns)   --->   "store float %tmp_56_6, float* %tempr_addr_25, align 4" [DWT/DWT_Accel.c:65]   --->   Operation 605 'store' <Predicate = (icmp_ln61_6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_42 : Operation 606 [1/1] (0.00ns)   --->   "br label %._crit_edge.6" [DWT/DWT_Accel.c:66]   --->   Operation 606 'br' <Predicate = (icmp_ln61_6)> <Delay = 0.00>
ST_42 : Operation 607 [2/2] (5.20ns)   --->   "%tmp_54_7 = fptrunc double %tmp_53_7 to float" [DWT/DWT_Accel.c:64]   --->   Operation 607 'fptrunc' 'tmp_54_7' <Predicate = (icmp_ln61_7)> <Delay = 5.20> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_42 : Operation 608 [1/5] (8.23ns)   --->   "%tmp_55_7 = fsub double %tmp_50_7, %tmp_52_7" [DWT/DWT_Accel.c:65]   --->   Operation 608 'dsub' 'tmp_55_7' <Predicate = (icmp_ln61_7)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 34> <Delay = 8.45>
ST_43 : Operation 609 [1/1] (0.00ns)   --->   "%zext_ln57_6 = zext i7 %or_ln57_6 to i8" [DWT/DWT_Accel.c:57]   --->   Operation 609 'zext' 'zext_ln57_6' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 610 [1/2] (5.20ns)   --->   "%tmp_54_7 = fptrunc double %tmp_53_7 to float" [DWT/DWT_Accel.c:64]   --->   Operation 610 'fptrunc' 'tmp_54_7' <Predicate = (icmp_ln61_7)> <Delay = 5.20> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_43 : Operation 611 [1/1] (0.00ns)   --->   "%zext_ln64_23 = zext i7 %or_ln57_6 to i64" [DWT/DWT_Accel.c:64]   --->   Operation 611 'zext' 'zext_ln64_23' <Predicate = (icmp_ln61_7)> <Delay = 0.00>
ST_43 : Operation 612 [1/1] (0.00ns)   --->   "%tempr_addr_7 = getelementptr inbounds [160 x float]* %tempr, i64 0, i64 %zext_ln64_23" [DWT/DWT_Accel.c:64]   --->   Operation 612 'getelementptr' 'tempr_addr_7' <Predicate = (icmp_ln61_7)> <Delay = 0.00>
ST_43 : Operation 613 [1/1] (3.25ns)   --->   "store float %tmp_54_7, float* %tempr_addr_7, align 4" [DWT/DWT_Accel.c:64]   --->   Operation 613 'store' <Predicate = (icmp_ln61_7)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_43 : Operation 614 [2/2] (5.20ns)   --->   "%tmp_56_7 = fptrunc double %tmp_55_7 to float" [DWT/DWT_Accel.c:65]   --->   Operation 614 'fptrunc' 'tmp_56_7' <Predicate = (icmp_ln61_7)> <Delay = 5.20> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_43 : Operation 615 [1/1] (1.87ns)   --->   "%add_ln65_7 = add i8 %zext_ln61, %zext_ln57_6" [DWT/DWT_Accel.c:65]   --->   Operation 615 'add' 'add_ln65_7' <Predicate = (icmp_ln61_7)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 35> <Delay = 8.45>
ST_44 : Operation 616 [1/2] (5.20ns)   --->   "%tmp_56_7 = fptrunc double %tmp_55_7 to float" [DWT/DWT_Accel.c:65]   --->   Operation 616 'fptrunc' 'tmp_56_7' <Predicate = (icmp_ln61_7)> <Delay = 5.20> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_44 : Operation 617 [1/1] (0.00ns)   --->   "%zext_ln65_7 = zext i8 %add_ln65_7 to i64" [DWT/DWT_Accel.c:65]   --->   Operation 617 'zext' 'zext_ln65_7' <Predicate = (icmp_ln61_7)> <Delay = 0.00>
ST_44 : Operation 618 [1/1] (0.00ns)   --->   "%tempr_addr_26 = getelementptr inbounds [160 x float]* %tempr, i64 0, i64 %zext_ln65_7" [DWT/DWT_Accel.c:65]   --->   Operation 618 'getelementptr' 'tempr_addr_26' <Predicate = (icmp_ln61_7)> <Delay = 0.00>
ST_44 : Operation 619 [1/1] (3.25ns)   --->   "store float %tmp_56_7, float* %tempr_addr_26, align 4" [DWT/DWT_Accel.c:65]   --->   Operation 619 'store' <Predicate = (icmp_ln61_7)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_44 : Operation 620 [1/1] (0.00ns)   --->   "br label %._crit_edge.7" [DWT/DWT_Accel.c:66]   --->   Operation 620 'br' <Predicate = (icmp_ln61_7)> <Delay = 0.00>

State 45 <SV = 5> <Delay = 1.76>
ST_45 : Operation 621 [1/1] (1.76ns)   --->   "br label %.preheader4" [DWT/DWT_Accel.c:68]   --->   Operation 621 'br' <Predicate = true> <Delay = 1.76>

State 46 <SV = 6> <Delay = 3.25>
ST_46 : Operation 622 [1/1] (0.00ns)   --->   "%o_0 = phi i8 [ %o, %._crit_edge8 ], [ 0, %.preheader4.preheader ]"   --->   Operation 622 'phi' 'o_0' <Predicate = (icmp_ln51)> <Delay = 0.00>
ST_46 : Operation 623 [1/1] (1.55ns)   --->   "%icmp_ln68 = icmp eq i8 %o_0, -96" [DWT/DWT_Accel.c:68]   --->   Operation 623 'icmp' 'icmp_ln68' <Predicate = (icmp_ln51)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 624 [1/1] (0.00ns)   --->   "%empty_98 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 160, i64 160, i64 160)"   --->   Operation 624 'speclooptripcount' 'empty_98' <Predicate = (icmp_ln51)> <Delay = 0.00>
ST_46 : Operation 625 [1/1] (1.91ns)   --->   "%o = add i8 %o_0, 1" [DWT/DWT_Accel.c:68]   --->   Operation 625 'add' 'o' <Predicate = (icmp_ln51)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 626 [1/1] (0.00ns)   --->   "br i1 %icmp_ln68, label %.loopexit5.loopexit, label %13" [DWT/DWT_Accel.c:68]   --->   Operation 626 'br' <Predicate = (icmp_ln51)> <Delay = 0.00>
ST_46 : Operation 627 [1/1] (1.55ns)   --->   "%icmp_ln70 = icmp ult i8 %o_0, %level_row" [DWT/DWT_Accel.c:70]   --->   Operation 627 'icmp' 'icmp_ln70' <Predicate = (icmp_ln51 & !icmp_ln68)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 628 [1/1] (0.00ns)   --->   "br i1 %icmp_ln70, label %14, label %._crit_edge8" [DWT/DWT_Accel.c:70]   --->   Operation 628 'br' <Predicate = (icmp_ln51 & !icmp_ln68)> <Delay = 0.00>
ST_46 : Operation 629 [1/1] (0.00ns)   --->   "%zext_ln72 = zext i8 %o_0 to i64" [DWT/DWT_Accel.c:72]   --->   Operation 629 'zext' 'zext_ln72' <Predicate = (icmp_ln51 & !icmp_ln68 & icmp_ln70)> <Delay = 0.00>
ST_46 : Operation 630 [1/1] (0.00ns)   --->   "%zext_ln72_1 = zext i8 %o_0 to i12" [DWT/DWT_Accel.c:72]   --->   Operation 630 'zext' 'zext_ln72_1' <Predicate = (icmp_ln51 & !icmp_ln68 & icmp_ln70)> <Delay = 0.00>
ST_46 : Operation 631 [1/1] (1.54ns)   --->   "%add_ln72 = add i12 %zext_ln72_1, %add_ln55" [DWT/DWT_Accel.c:72]   --->   Operation 631 'add' 'add_ln72' <Predicate = (icmp_ln51 & !icmp_ln68 & icmp_ln70)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 632 [1/1] (0.00ns)   --->   "%tempr_addr_4 = getelementptr inbounds [160 x float]* %tempr, i64 0, i64 %zext_ln72" [DWT/DWT_Accel.c:72]   --->   Operation 632 'getelementptr' 'tempr_addr_4' <Predicate = (icmp_ln51 & !icmp_ln68 & icmp_ln70)> <Delay = 0.00>
ST_46 : Operation 633 [2/2] (3.25ns)   --->   "%tempr_load = load float* %tempr_addr_4, align 4" [DWT/DWT_Accel.c:72]   --->   Operation 633 'load' 'tempr_load' <Predicate = (icmp_ln51 & !icmp_ln68 & icmp_ln70)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_46 : Operation 634 [1/1] (0.00ns)   --->   "br label %.loopexit5"   --->   Operation 634 'br' <Predicate = (icmp_ln51 & icmp_ln68)> <Delay = 0.00>
ST_46 : Operation 635 [1/1] (0.00ns)   --->   "br label %2" [DWT/DWT_Accel.c:49]   --->   Operation 635 'br' <Predicate = (icmp_ln68) | (!icmp_ln51)> <Delay = 0.00>

State 47 <SV = 7> <Delay = 6.13>
ST_47 : Operation 636 [1/2] (3.25ns)   --->   "%tempr_load = load float* %tempr_addr_4, align 4" [DWT/DWT_Accel.c:72]   --->   Operation 636 'load' 'tempr_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_47 : Operation 637 [1/1] (0.00ns)   --->   "%p_Val2_s = bitcast float %tempr_load to i32" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:310->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:319->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:66->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->DWT/DWT_Accel.c:72]   --->   Operation 637 'bitcast' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 638 [1/1] (0.00ns)   --->   "%tmp_V = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_Val2_s, i32 23, i32 30) nounwind" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:317->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:319->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:66->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->DWT/DWT_Accel.c:72]   --->   Operation 638 'partselect' 'tmp_V' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 639 [1/1] (0.00ns)   --->   "%tmp_V_5 = trunc i32 %p_Val2_s to i23" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:318->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:319->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:66->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->DWT/DWT_Accel.c:72]   --->   Operation 639 'trunc' 'tmp_V_5' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 640 [1/1] (0.00ns)   --->   "%zext_ln339 = zext i8 %tmp_V to i9" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:339->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->DWT/DWT_Accel.c:72]   --->   Operation 640 'zext' 'zext_ln339' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 641 [1/1] (1.91ns)   --->   "%add_ln339 = add i9 -127, %zext_ln339" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:339->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->DWT/DWT_Accel.c:72]   --->   Operation 641 'add' 'add_ln339' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 642 [1/1] (0.00ns)   --->   "%isNeg = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %add_ln339, i32 8)" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->DWT/DWT_Accel.c:72]   --->   Operation 642 'bitselect' 'isNeg' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 643 [1/1] (1.91ns)   --->   "%sub_ln1311 = sub i8 127, %tmp_V" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->DWT/DWT_Accel.c:72]   --->   Operation 643 'sub' 'sub_ln1311' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 644 [1/1] (0.00ns)   --->   "%sext_ln1311 = sext i8 %sub_ln1311 to i9" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->DWT/DWT_Accel.c:72]   --->   Operation 644 'sext' 'sext_ln1311' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 645 [1/1] (0.96ns)   --->   "%ush = select i1 %isNeg, i9 %sext_ln1311, i9 %add_ln339" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->DWT/DWT_Accel.c:72]   --->   Operation 645 'select' 'ush' <Predicate = true> <Delay = 0.96> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 48 <SV = 8> <Delay = 7.67>
ST_48 : Operation 646 [1/1] (0.00ns)   --->   "%zext_ln72_2 = zext i12 %add_ln72 to i64" [DWT/DWT_Accel.c:72]   --->   Operation 646 'zext' 'zext_ln72_2' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 647 [1/1] (0.00ns)   --->   "%A_0_addr = getelementptr [2400 x i16]* %A_0, i64 0, i64 %zext_ln72_2" [DWT/DWT_Accel.c:72]   --->   Operation 647 'getelementptr' 'A_0_addr' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 648 [1/1] (0.00ns)   --->   "%A_1_addr = getelementptr [2400 x i16]* %A_1, i64 0, i64 %zext_ln72_2" [DWT/DWT_Accel.c:72]   --->   Operation 648 'getelementptr' 'A_1_addr' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 649 [1/1] (0.00ns)   --->   "%A_2_addr = getelementptr [2400 x i16]* %A_2, i64 0, i64 %zext_ln72_2" [DWT/DWT_Accel.c:72]   --->   Operation 649 'getelementptr' 'A_2_addr' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 650 [1/1] (0.00ns)   --->   "%A_3_addr = getelementptr [2400 x i16]* %A_3, i64 0, i64 %zext_ln72_2" [DWT/DWT_Accel.c:72]   --->   Operation 650 'getelementptr' 'A_3_addr' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 651 [1/1] (0.00ns)   --->   "%A_4_addr = getelementptr [2400 x i16]* %A_4, i64 0, i64 %zext_ln72_2" [DWT/DWT_Accel.c:72]   --->   Operation 651 'getelementptr' 'A_4_addr' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 652 [1/1] (0.00ns)   --->   "%A_5_addr = getelementptr [2400 x i16]* %A_5, i64 0, i64 %zext_ln72_2" [DWT/DWT_Accel.c:72]   --->   Operation 652 'getelementptr' 'A_5_addr' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 653 [1/1] (0.00ns)   --->   "%A_6_addr = getelementptr [2400 x i16]* %A_6, i64 0, i64 %zext_ln72_2" [DWT/DWT_Accel.c:72]   --->   Operation 653 'getelementptr' 'A_6_addr' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 654 [1/1] (0.00ns)   --->   "%A_7_addr = getelementptr [2400 x i16]* %A_7, i64 0, i64 %zext_ln72_2" [DWT/DWT_Accel.c:72]   --->   Operation 654 'getelementptr' 'A_7_addr' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 655 [1/1] (0.00ns)   --->   "%mantissa_V = call i25 @_ssdm_op_BitConcatenate.i25.i1.i23.i1(i1 true, i23 %tmp_V_5, i1 false)" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:68->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->DWT/DWT_Accel.c:72]   --->   Operation 655 'bitconcatenate' 'mantissa_V' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 656 [1/1] (0.00ns) (grouped into LUT with out node val_V)   --->   "%zext_ln682 = zext i25 %mantissa_V to i63" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:68->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->DWT/DWT_Accel.c:72]   --->   Operation 656 'zext' 'zext_ln682' <Predicate = (!isNeg)> <Delay = 0.00>
ST_48 : Operation 657 [1/1] (0.00ns) (grouped into LUT with out node val_V)   --->   "%sext_ln1311_5 = sext i9 %ush to i32" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->DWT/DWT_Accel.c:72]   --->   Operation 657 'sext' 'sext_ln1311_5' <Predicate = (!isNeg)> <Delay = 0.00>
ST_48 : Operation 658 [1/1] (0.00ns) (grouped into LUT with out node val_V)   --->   "%sext_ln1311_8 = sext i9 %ush to i25" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->DWT/DWT_Accel.c:72]   --->   Operation 658 'sext' 'sext_ln1311_8' <Predicate = (isNeg)> <Delay = 0.00>
ST_48 : Operation 659 [1/1] (0.00ns) (grouped into LUT with out node val_V)   --->   "%zext_ln1287 = zext i32 %sext_ln1311_5 to i63" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->DWT/DWT_Accel.c:72]   --->   Operation 659 'zext' 'zext_ln1287' <Predicate = (!isNeg)> <Delay = 0.00>
ST_48 : Operation 660 [1/1] (0.00ns) (grouped into LUT with out node val_V)   --->   "%r_V = lshr i25 %mantissa_V, %sext_ln1311_8" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->DWT/DWT_Accel.c:72]   --->   Operation 660 'lshr' 'r_V' <Predicate = (isNeg)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 661 [1/1] (0.00ns) (grouped into LUT with out node val_V)   --->   "%r_V_5 = shl i63 %zext_ln682, %zext_ln1287" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->DWT/DWT_Accel.c:72]   --->   Operation 661 'shl' 'r_V_5' <Predicate = (!isNeg)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 662 [1/1] (0.00ns) (grouped into LUT with out node val_V)   --->   "%tmp_50 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %r_V, i32 24)" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:74->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->DWT/DWT_Accel.c:72]   --->   Operation 662 'bitselect' 'tmp_50' <Predicate = (isNeg)> <Delay = 0.00>
ST_48 : Operation 663 [1/1] (0.00ns) (grouped into LUT with out node val_V)   --->   "%zext_ln662 = zext i1 %tmp_50 to i16" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:74->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->DWT/DWT_Accel.c:72]   --->   Operation 663 'zext' 'zext_ln662' <Predicate = (isNeg)> <Delay = 0.00>
ST_48 : Operation 664 [1/1] (0.00ns) (grouped into LUT with out node val_V)   --->   "%tmp_49 = call i16 @_ssdm_op_PartSelect.i16.i63.i32.i32(i63 %r_V_5, i32 24, i32 39)" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:74->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->DWT/DWT_Accel.c:72]   --->   Operation 664 'partselect' 'tmp_49' <Predicate = (!isNeg)> <Delay = 0.00>
ST_48 : Operation 665 [1/1] (4.42ns) (out node of the LUT)   --->   "%val_V = select i1 %isNeg, i16 %zext_ln662, i16 %tmp_49" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->DWT/DWT_Accel.c:72]   --->   Operation 665 'select' 'val_V' <Predicate = true> <Delay = 4.42> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_48 : Operation 666 [1/1] (1.36ns)   --->   "switch i3 %trunc_ln55, label %branch15 [
    i3 0, label %branch8
    i3 1, label %branch9
    i3 2, label %branch10
    i3 3, label %branch11
    i3 -4, label %branch12
    i3 -3, label %branch13
    i3 -2, label %branch14
  ]" [DWT/DWT_Accel.c:72]   --->   Operation 666 'switch' <Predicate = true> <Delay = 1.36>
ST_48 : Operation 667 [1/1] (3.25ns)   --->   "store i16 %val_V, i16* %A_6_addr, align 2" [DWT/DWT_Accel.c:72]   --->   Operation 667 'store' <Predicate = (trunc_ln55 == 6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_48 : Operation 668 [1/1] (0.00ns)   --->   "br label %15" [DWT/DWT_Accel.c:72]   --->   Operation 668 'br' <Predicate = (trunc_ln55 == 6)> <Delay = 0.00>
ST_48 : Operation 669 [1/1] (3.25ns)   --->   "store i16 %val_V, i16* %A_5_addr, align 2" [DWT/DWT_Accel.c:72]   --->   Operation 669 'store' <Predicate = (trunc_ln55 == 5)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_48 : Operation 670 [1/1] (0.00ns)   --->   "br label %15" [DWT/DWT_Accel.c:72]   --->   Operation 670 'br' <Predicate = (trunc_ln55 == 5)> <Delay = 0.00>
ST_48 : Operation 671 [1/1] (3.25ns)   --->   "store i16 %val_V, i16* %A_4_addr, align 2" [DWT/DWT_Accel.c:72]   --->   Operation 671 'store' <Predicate = (trunc_ln55 == 4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_48 : Operation 672 [1/1] (0.00ns)   --->   "br label %15" [DWT/DWT_Accel.c:72]   --->   Operation 672 'br' <Predicate = (trunc_ln55 == 4)> <Delay = 0.00>
ST_48 : Operation 673 [1/1] (3.25ns)   --->   "store i16 %val_V, i16* %A_3_addr, align 2" [DWT/DWT_Accel.c:72]   --->   Operation 673 'store' <Predicate = (trunc_ln55 == 3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_48 : Operation 674 [1/1] (0.00ns)   --->   "br label %15" [DWT/DWT_Accel.c:72]   --->   Operation 674 'br' <Predicate = (trunc_ln55 == 3)> <Delay = 0.00>
ST_48 : Operation 675 [1/1] (3.25ns)   --->   "store i16 %val_V, i16* %A_2_addr, align 2" [DWT/DWT_Accel.c:72]   --->   Operation 675 'store' <Predicate = (trunc_ln55 == 2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_48 : Operation 676 [1/1] (0.00ns)   --->   "br label %15" [DWT/DWT_Accel.c:72]   --->   Operation 676 'br' <Predicate = (trunc_ln55 == 2)> <Delay = 0.00>
ST_48 : Operation 677 [1/1] (3.25ns)   --->   "store i16 %val_V, i16* %A_1_addr, align 2" [DWT/DWT_Accel.c:72]   --->   Operation 677 'store' <Predicate = (trunc_ln55 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_48 : Operation 678 [1/1] (0.00ns)   --->   "br label %15" [DWT/DWT_Accel.c:72]   --->   Operation 678 'br' <Predicate = (trunc_ln55 == 1)> <Delay = 0.00>
ST_48 : Operation 679 [1/1] (3.25ns)   --->   "store i16 %val_V, i16* %A_0_addr, align 2" [DWT/DWT_Accel.c:72]   --->   Operation 679 'store' <Predicate = (trunc_ln55 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_48 : Operation 680 [1/1] (0.00ns)   --->   "br label %15" [DWT/DWT_Accel.c:72]   --->   Operation 680 'br' <Predicate = (trunc_ln55 == 0)> <Delay = 0.00>
ST_48 : Operation 681 [1/1] (3.25ns)   --->   "store i16 %val_V, i16* %A_7_addr, align 2" [DWT/DWT_Accel.c:72]   --->   Operation 681 'store' <Predicate = (trunc_ln55 == 7)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_48 : Operation 682 [1/1] (0.00ns)   --->   "br label %15" [DWT/DWT_Accel.c:72]   --->   Operation 682 'br' <Predicate = (trunc_ln55 == 7)> <Delay = 0.00>

State 49 <SV = 9> <Delay = 0.00>
ST_49 : Operation 683 [1/1] (0.00ns)   --->   "br label %._crit_edge8" [DWT/DWT_Accel.c:73]   --->   Operation 683 'br' <Predicate = (icmp_ln70)> <Delay = 0.00>
ST_49 : Operation 684 [1/1] (0.00ns)   --->   "br label %.preheader4" [DWT/DWT_Accel.c:68]   --->   Operation 684 'br' <Predicate = true> <Delay = 0.00>

State 50 <SV = 3> <Delay = 6.28>
ST_50 : Operation 685 [5/6] (6.28ns)   --->   "%tmp = sitofp i32 %zext_ln48 to double" [DWT/DWT_Accel.c:79]   --->   Operation 685 'sitodp' 'tmp' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 51 <SV = 4> <Delay = 6.28>
ST_51 : Operation 686 [4/6] (6.28ns)   --->   "%tmp = sitofp i32 %zext_ln48 to double" [DWT/DWT_Accel.c:79]   --->   Operation 686 'sitodp' 'tmp' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 52 <SV = 5> <Delay = 6.28>
ST_52 : Operation 687 [3/6] (6.28ns)   --->   "%tmp = sitofp i32 %zext_ln48 to double" [DWT/DWT_Accel.c:79]   --->   Operation 687 'sitodp' 'tmp' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 53 <SV = 6> <Delay = 6.28>
ST_53 : Operation 688 [2/6] (6.28ns)   --->   "%tmp = sitofp i32 %zext_ln48 to double" [DWT/DWT_Accel.c:79]   --->   Operation 688 'sitodp' 'tmp' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 54 <SV = 7> <Delay = 6.28>
ST_54 : Operation 689 [1/6] (6.28ns)   --->   "%tmp = sitofp i32 %zext_ln48 to double" [DWT/DWT_Accel.c:79]   --->   Operation 689 'sitodp' 'tmp' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 55 <SV = 8> <Delay = 7.78>
ST_55 : Operation 690 [6/6] (7.78ns)   --->   "%tmp_s = fmul double %tmp, 5.000000e-01" [DWT/DWT_Accel.c:79]   --->   Operation 690 'dmul' 'tmp_s' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 9> <Delay = 7.78>
ST_56 : Operation 691 [5/6] (7.78ns)   --->   "%tmp_s = fmul double %tmp, 5.000000e-01" [DWT/DWT_Accel.c:79]   --->   Operation 691 'dmul' 'tmp_s' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 10> <Delay = 7.78>
ST_57 : Operation 692 [4/6] (7.78ns)   --->   "%tmp_s = fmul double %tmp, 5.000000e-01" [DWT/DWT_Accel.c:79]   --->   Operation 692 'dmul' 'tmp_s' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 11> <Delay = 7.78>
ST_58 : Operation 693 [3/6] (7.78ns)   --->   "%tmp_s = fmul double %tmp, 5.000000e-01" [DWT/DWT_Accel.c:79]   --->   Operation 693 'dmul' 'tmp_s' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 12> <Delay = 7.78>
ST_59 : Operation 694 [2/6] (7.78ns)   --->   "%tmp_s = fmul double %tmp, 5.000000e-01" [DWT/DWT_Accel.c:79]   --->   Operation 694 'dmul' 'tmp_s' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 13> <Delay = 7.78>
ST_60 : Operation 695 [1/6] (7.78ns)   --->   "%tmp_s = fmul double %tmp, 5.000000e-01" [DWT/DWT_Accel.c:79]   --->   Operation 695 'dmul' 'tmp_s' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 14> <Delay = 2.89>
ST_61 : Operation 696 [1/1] (0.00ns)   --->   "%lshr_ln5 = call i6 @_ssdm_op_PartSelect.i6.i7.i32.i32(i7 %level_col, i32 1, i32 6)" [DWT/DWT_Accel.c:89]   --->   Operation 696 'partselect' 'lshr_ln5' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 697 [1/1] (0.00ns)   --->   "%zext_ln89 = zext i6 %lshr_ln5 to i7" [DWT/DWT_Accel.c:89]   --->   Operation 697 'zext' 'zext_ln89' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 698 [1/1] (0.00ns)   --->   "%bitcast_ln79_1 = bitcast double %tmp_s to i64" [DWT/DWT_Accel.c:79]   --->   Operation 698 'bitcast' 'bitcast_ln79_1' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 699 [1/1] (0.00ns)   --->   "%trunc_ln79 = trunc i64 %bitcast_ln79_1 to i52" [DWT/DWT_Accel.c:79]   --->   Operation 699 'trunc' 'trunc_ln79' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 700 [1/1] (2.89ns)   --->   "%icmp_ln79_3 = icmp eq i52 %trunc_ln79, 0" [DWT/DWT_Accel.c:79]   --->   Operation 700 'icmp' 'icmp_ln79_3' <Predicate = true> <Delay = 2.89> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 701 [1/1] (1.76ns)   --->   "br label %.preheader3" [DWT/DWT_Accel.c:77]   --->   Operation 701 'br' <Predicate = true> <Delay = 1.76>

State 62 <SV = 15> <Delay = 6.28>
ST_62 : Operation 702 [1/1] (0.00ns)   --->   "%n_0 = phi i7 [ %n, %.loopexit ], [ 0, %.preheader3.preheader ]"   --->   Operation 702 'phi' 'n_0' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 703 [1/1] (1.48ns)   --->   "%icmp_ln77 = icmp eq i7 %n_0, -48" [DWT/DWT_Accel.c:77]   --->   Operation 703 'icmp' 'icmp_ln77' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 704 [1/1] (0.00ns)   --->   "%empty_99 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 80, i64 80, i64 80)"   --->   Operation 704 'speclooptripcount' 'empty_99' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 705 [1/1] (1.87ns)   --->   "%n = add i7 %n_0, 1" [DWT/DWT_Accel.c:77]   --->   Operation 705 'add' 'n' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 706 [1/1] (0.00ns)   --->   "br i1 %icmp_ln77, label %.loopexit1198.loopexit, label %16" [DWT/DWT_Accel.c:77]   --->   Operation 706 'br' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 707 [1/1] (0.00ns)   --->   "%zext_ln77 = zext i7 %n_0 to i32" [DWT/DWT_Accel.c:77]   --->   Operation 707 'zext' 'zext_ln77' <Predicate = (!icmp_ln77)> <Delay = 0.00>
ST_62 : Operation 708 [6/6] (6.28ns)   --->   "%tmp_26 = sitofp i32 %zext_ln77 to double" [DWT/DWT_Accel.c:79]   --->   Operation 708 'sitodp' 'tmp_26' <Predicate = (!icmp_ln77)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_62 : Operation 709 [1/1] (0.00ns)   --->   "%tmp_5 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %bitcast_ln79_1, i32 52, i32 62)" [DWT/DWT_Accel.c:79]   --->   Operation 709 'partselect' 'tmp_5' <Predicate = (!icmp_ln77)> <Delay = 0.00>
ST_62 : Operation 710 [1/1] (1.88ns)   --->   "%icmp_ln79_2 = icmp ne i11 %tmp_5, -1" [DWT/DWT_Accel.c:79]   --->   Operation 710 'icmp' 'icmp_ln79_2' <Predicate = (!icmp_ln77)> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 711 [1/1] (0.00ns)   --->   "br label %.loopexit1198"   --->   Operation 711 'br' <Predicate = (icmp_ln77)> <Delay = 0.00>

State 63 <SV = 16> <Delay = 6.28>
ST_63 : Operation 712 [5/6] (6.28ns)   --->   "%tmp_26 = sitofp i32 %zext_ln77 to double" [DWT/DWT_Accel.c:79]   --->   Operation 712 'sitodp' 'tmp_26' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 64 <SV = 17> <Delay = 6.28>
ST_64 : Operation 713 [4/6] (6.28ns)   --->   "%tmp_26 = sitofp i32 %zext_ln77 to double" [DWT/DWT_Accel.c:79]   --->   Operation 713 'sitodp' 'tmp_26' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 65 <SV = 18> <Delay = 6.28>
ST_65 : Operation 714 [3/6] (6.28ns)   --->   "%tmp_26 = sitofp i32 %zext_ln77 to double" [DWT/DWT_Accel.c:79]   --->   Operation 714 'sitodp' 'tmp_26' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 66 <SV = 19> <Delay = 6.28>
ST_66 : Operation 715 [2/6] (6.28ns)   --->   "%tmp_26 = sitofp i32 %zext_ln77 to double" [DWT/DWT_Accel.c:79]   --->   Operation 715 'sitodp' 'tmp_26' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 67 <SV = 20> <Delay = 6.28>
ST_67 : Operation 716 [1/6] (6.28ns)   --->   "%tmp_26 = sitofp i32 %zext_ln77 to double" [DWT/DWT_Accel.c:79]   --->   Operation 716 'sitodp' 'tmp_26' <Predicate = true> <Delay = 6.28> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 68 <SV = 21> <Delay = 5.46>
ST_68 : Operation 717 [1/1] (0.00ns)   --->   "%bitcast_ln79 = bitcast double %tmp_26 to i64" [DWT/DWT_Accel.c:79]   --->   Operation 717 'bitcast' 'bitcast_ln79' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 718 [1/1] (0.00ns)   --->   "%tmp_4 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %bitcast_ln79, i32 52, i32 62)" [DWT/DWT_Accel.c:79]   --->   Operation 718 'partselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 719 [1/1] (0.00ns)   --->   "%trunc_ln79_1 = trunc i64 %bitcast_ln79 to i52" [DWT/DWT_Accel.c:79]   --->   Operation 719 'trunc' 'trunc_ln79_1' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 720 [1/1] (1.88ns)   --->   "%icmp_ln79 = icmp ne i11 %tmp_4, -1" [DWT/DWT_Accel.c:79]   --->   Operation 720 'icmp' 'icmp_ln79' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 721 [1/1] (2.89ns)   --->   "%icmp_ln79_1 = icmp eq i52 %trunc_ln79_1, 0" [DWT/DWT_Accel.c:79]   --->   Operation 721 'icmp' 'icmp_ln79_1' <Predicate = true> <Delay = 2.89> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 722 [2/2] (5.46ns)   --->   "%tmp_6 = fcmp olt double %tmp_26, %tmp_s" [DWT/DWT_Accel.c:79]   --->   Operation 722 'dcmp' 'tmp_6' <Predicate = true> <Delay = 5.46> <Core = "DCmp">   --->   Core 120 'DCmp' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 22> <Delay = 6.43>
ST_69 : Operation 723 [1/1] (0.00ns) (grouped into LUT with out node and_ln79_1)   --->   "%or_ln79 = or i1 %icmp_ln79_1, %icmp_ln79" [DWT/DWT_Accel.c:79]   --->   Operation 723 'or' 'or_ln79' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 724 [1/1] (0.00ns) (grouped into LUT with out node and_ln79_1)   --->   "%or_ln79_1 = or i1 %icmp_ln79_3, %icmp_ln79_2" [DWT/DWT_Accel.c:79]   --->   Operation 724 'or' 'or_ln79_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 725 [1/1] (0.00ns) (grouped into LUT with out node and_ln79_1)   --->   "%and_ln79 = and i1 %or_ln79, %or_ln79_1" [DWT/DWT_Accel.c:79]   --->   Operation 725 'and' 'and_ln79' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 726 [1/2] (5.46ns)   --->   "%tmp_6 = fcmp olt double %tmp_26, %tmp_s" [DWT/DWT_Accel.c:79]   --->   Operation 726 'dcmp' 'tmp_6' <Predicate = true> <Delay = 5.46> <Core = "DCmp">   --->   Core 120 'DCmp' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 727 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln79_1 = and i1 %and_ln79, %tmp_6" [DWT/DWT_Accel.c:79]   --->   Operation 727 'and' 'and_ln79_1' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 728 [1/1] (0.00ns)   --->   "br i1 %and_ln79_1, label %.preheader2.preheader, label %.loopexit" [DWT/DWT_Accel.c:79]   --->   Operation 728 'br' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 729 [1/1] (0.00ns)   --->   "%zext_ln81 = zext i7 %n_0 to i12" [DWT/DWT_Accel.c:81]   --->   Operation 729 'zext' 'zext_ln81' <Predicate = (and_ln79_1)> <Delay = 0.00>
ST_69 : Operation 730 [1/1] (1.76ns)   --->   "br label %.preheader2" [DWT/DWT_Accel.c:81]   --->   Operation 730 'br' <Predicate = (and_ln79_1)> <Delay = 1.76>

State 70 <SV = 23> <Delay = 7.04>
ST_70 : Operation 731 [1/1] (0.00ns)   --->   "%j1_0 = phi i7 [ %j_2, %17 ], [ 0, %.preheader2.preheader ]"   --->   Operation 731 'phi' 'j1_0' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 732 [1/1] (1.48ns)   --->   "%icmp_ln81 = icmp eq i7 %j1_0, -8" [DWT/DWT_Accel.c:81]   --->   Operation 732 'icmp' 'icmp_ln81' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 733 [1/1] (0.00ns)   --->   "%empty_100 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 120, i64 120, i64 120)"   --->   Operation 733 'speclooptripcount' 'empty_100' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 734 [1/1] (1.87ns)   --->   "%j_2 = add i7 %j1_0, 1" [DWT/DWT_Accel.c:81]   --->   Operation 734 'add' 'j_2' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 735 [1/1] (0.00ns)   --->   "br i1 %icmp_ln81, label %.preheader1.0.preheader, label %17" [DWT/DWT_Accel.c:81]   --->   Operation 735 'br' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 736 [1/1] (0.00ns)   --->   "%lshr_ln7 = call i4 @_ssdm_op_PartSelect.i4.i7.i32.i32(i7 %j1_0, i32 3, i32 6)" [DWT/DWT_Accel.c:83]   --->   Operation 736 'partselect' 'lshr_ln7' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_70 : Operation 737 [1/1] (0.00ns)   --->   "%tmp_47 = call i11 @_ssdm_op_BitConcatenate.i11.i4.i7(i4 %lshr_ln7, i7 0)" [DWT/DWT_Accel.c:83]   --->   Operation 737 'bitconcatenate' 'tmp_47' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_70 : Operation 738 [1/1] (0.00ns)   --->   "%zext_ln83_2 = zext i11 %tmp_47 to i12" [DWT/DWT_Accel.c:83]   --->   Operation 738 'zext' 'zext_ln83_2' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_70 : Operation 739 [1/1] (0.00ns)   --->   "%tmp_48 = call i9 @_ssdm_op_BitConcatenate.i9.i4.i5(i4 %lshr_ln7, i5 0)" [DWT/DWT_Accel.c:83]   --->   Operation 739 'bitconcatenate' 'tmp_48' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_70 : Operation 740 [1/1] (0.00ns)   --->   "%zext_ln83_3 = zext i9 %tmp_48 to i12" [DWT/DWT_Accel.c:83]   --->   Operation 740 'zext' 'zext_ln83_3' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_70 : Operation 741 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln83 = add i12 %zext_ln83_2, %zext_ln83_3" [DWT/DWT_Accel.c:83]   --->   Operation 741 'add' 'add_ln83' <Predicate = (!icmp_ln81)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_70 : Operation 742 [1/1] (3.78ns) (root node of TernaryAdder)   --->   "%add_ln83_1 = add i12 %zext_ln81, %add_ln83" [DWT/DWT_Accel.c:83]   --->   Operation 742 'add' 'add_ln83_1' <Predicate = (!icmp_ln81)> <Delay = 3.78> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_70 : Operation 743 [1/1] (0.00ns)   --->   "%zext_ln83_4 = zext i12 %add_ln83_1 to i64" [DWT/DWT_Accel.c:83]   --->   Operation 743 'zext' 'zext_ln83_4' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_70 : Operation 744 [1/1] (0.00ns)   --->   "%A_0_addr_3 = getelementptr [2400 x i16]* %A_0, i64 0, i64 %zext_ln83_4" [DWT/DWT_Accel.c:83]   --->   Operation 744 'getelementptr' 'A_0_addr_3' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_70 : Operation 745 [1/1] (0.00ns)   --->   "%A_1_addr_3 = getelementptr [2400 x i16]* %A_1, i64 0, i64 %zext_ln83_4" [DWT/DWT_Accel.c:83]   --->   Operation 745 'getelementptr' 'A_1_addr_3' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_70 : Operation 746 [1/1] (0.00ns)   --->   "%A_2_addr_3 = getelementptr [2400 x i16]* %A_2, i64 0, i64 %zext_ln83_4" [DWT/DWT_Accel.c:83]   --->   Operation 746 'getelementptr' 'A_2_addr_3' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_70 : Operation 747 [1/1] (0.00ns)   --->   "%A_3_addr_3 = getelementptr [2400 x i16]* %A_3, i64 0, i64 %zext_ln83_4" [DWT/DWT_Accel.c:83]   --->   Operation 747 'getelementptr' 'A_3_addr_3' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_70 : Operation 748 [1/1] (0.00ns)   --->   "%A_4_addr_3 = getelementptr [2400 x i16]* %A_4, i64 0, i64 %zext_ln83_4" [DWT/DWT_Accel.c:83]   --->   Operation 748 'getelementptr' 'A_4_addr_3' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_70 : Operation 749 [1/1] (0.00ns)   --->   "%A_5_addr_3 = getelementptr [2400 x i16]* %A_5, i64 0, i64 %zext_ln83_4" [DWT/DWT_Accel.c:83]   --->   Operation 749 'getelementptr' 'A_5_addr_3' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_70 : Operation 750 [1/1] (0.00ns)   --->   "%A_6_addr_3 = getelementptr [2400 x i16]* %A_6, i64 0, i64 %zext_ln83_4" [DWT/DWT_Accel.c:83]   --->   Operation 750 'getelementptr' 'A_6_addr_3' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_70 : Operation 751 [1/1] (0.00ns)   --->   "%A_7_addr_3 = getelementptr [2400 x i16]* %A_7, i64 0, i64 %zext_ln83_4" [DWT/DWT_Accel.c:83]   --->   Operation 751 'getelementptr' 'A_7_addr_3' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_70 : Operation 752 [2/2] (3.25ns)   --->   "%A_0_load_1 = load i16* %A_0_addr_3, align 2" [DWT/DWT_Accel.c:83]   --->   Operation 752 'load' 'A_0_load_1' <Predicate = (!icmp_ln81)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_70 : Operation 753 [2/2] (3.25ns)   --->   "%A_1_load_1 = load i16* %A_1_addr_3, align 2" [DWT/DWT_Accel.c:83]   --->   Operation 753 'load' 'A_1_load_1' <Predicate = (!icmp_ln81)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_70 : Operation 754 [2/2] (3.25ns)   --->   "%A_2_load_1 = load i16* %A_2_addr_3, align 2" [DWT/DWT_Accel.c:83]   --->   Operation 754 'load' 'A_2_load_1' <Predicate = (!icmp_ln81)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_70 : Operation 755 [2/2] (3.25ns)   --->   "%A_3_load_1 = load i16* %A_3_addr_3, align 2" [DWT/DWT_Accel.c:83]   --->   Operation 755 'load' 'A_3_load_1' <Predicate = (!icmp_ln81)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_70 : Operation 756 [2/2] (3.25ns)   --->   "%A_4_load_1 = load i16* %A_4_addr_3, align 2" [DWT/DWT_Accel.c:83]   --->   Operation 756 'load' 'A_4_load_1' <Predicate = (!icmp_ln81)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_70 : Operation 757 [2/2] (3.25ns)   --->   "%A_5_load_1 = load i16* %A_5_addr_3, align 2" [DWT/DWT_Accel.c:83]   --->   Operation 757 'load' 'A_5_load_1' <Predicate = (!icmp_ln81)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_70 : Operation 758 [2/2] (3.25ns)   --->   "%A_6_load_1 = load i16* %A_6_addr_3, align 2" [DWT/DWT_Accel.c:83]   --->   Operation 758 'load' 'A_6_load_1' <Predicate = (!icmp_ln81)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_70 : Operation 759 [2/2] (3.25ns)   --->   "%A_7_load_1 = load i16* %A_7_addr_3, align 2" [DWT/DWT_Accel.c:83]   --->   Operation 759 'load' 'A_7_load_1' <Predicate = (!icmp_ln81)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_70 : Operation 760 [1/1] (1.76ns)   --->   "br label %.preheader1.0"   --->   Operation 760 'br' <Predicate = (icmp_ln81)> <Delay = 1.76>

State 71 <SV = 24> <Delay = 5.73>
ST_71 : Operation 761 [1/1] (0.00ns)   --->   "%trunc_ln83 = trunc i7 %j1_0 to i3" [DWT/DWT_Accel.c:83]   --->   Operation 761 'trunc' 'trunc_ln83' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 762 [1/1] (0.00ns)   --->   "%zext_ln83_1 = zext i3 %trunc_ln83 to i32" [DWT/DWT_Accel.c:83]   --->   Operation 762 'zext' 'zext_ln83_1' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 763 [1/2] (3.25ns)   --->   "%A_0_load_1 = load i16* %A_0_addr_3, align 2" [DWT/DWT_Accel.c:83]   --->   Operation 763 'load' 'A_0_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_71 : Operation 764 [1/2] (3.25ns)   --->   "%A_1_load_1 = load i16* %A_1_addr_3, align 2" [DWT/DWT_Accel.c:83]   --->   Operation 764 'load' 'A_1_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_71 : Operation 765 [1/2] (3.25ns)   --->   "%A_2_load_1 = load i16* %A_2_addr_3, align 2" [DWT/DWT_Accel.c:83]   --->   Operation 765 'load' 'A_2_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_71 : Operation 766 [1/2] (3.25ns)   --->   "%A_3_load_1 = load i16* %A_3_addr_3, align 2" [DWT/DWT_Accel.c:83]   --->   Operation 766 'load' 'A_3_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_71 : Operation 767 [1/2] (3.25ns)   --->   "%A_4_load_1 = load i16* %A_4_addr_3, align 2" [DWT/DWT_Accel.c:83]   --->   Operation 767 'load' 'A_4_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_71 : Operation 768 [1/2] (3.25ns)   --->   "%A_5_load_1 = load i16* %A_5_addr_3, align 2" [DWT/DWT_Accel.c:83]   --->   Operation 768 'load' 'A_5_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_71 : Operation 769 [1/2] (3.25ns)   --->   "%A_6_load_1 = load i16* %A_6_addr_3, align 2" [DWT/DWT_Accel.c:83]   --->   Operation 769 'load' 'A_6_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_71 : Operation 770 [1/2] (3.25ns)   --->   "%A_7_load_1 = load i16* %A_7_addr_3, align 2" [DWT/DWT_Accel.c:83]   --->   Operation 770 'load' 'A_7_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_71 : Operation 771 [1/1] (2.47ns)   --->   "%tmp_10 = call i16 @_ssdm_op_Mux.ap_auto.8i16.i32(i16 %A_0_load_1, i16 %A_1_load_1, i16 %A_2_load_1, i16 %A_3_load_1, i16 %A_4_load_1, i16 %A_5_load_1, i16 %A_6_load_1, i16 %A_7_load_1, i32 %zext_ln83_1)" [DWT/DWT_Accel.c:83]   --->   Operation 771 'mux' 'tmp_10' <Predicate = true> <Delay = 2.47> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 72 <SV = 25> <Delay = 6.41>
ST_72 : Operation 772 [1/1] (0.00ns)   --->   "%zext_ln83_5 = zext i16 %tmp_10 to i32" [DWT/DWT_Accel.c:83]   --->   Operation 772 'zext' 'zext_ln83_5' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 773 [6/6] (6.41ns)   --->   "%tmp_28 = uitofp i32 %zext_ln83_5 to float" [DWT/DWT_Accel.c:83]   --->   Operation 773 'uitofp' 'tmp_28' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 73 <SV = 26> <Delay = 6.41>
ST_73 : Operation 774 [5/6] (6.41ns)   --->   "%tmp_28 = uitofp i32 %zext_ln83_5 to float" [DWT/DWT_Accel.c:83]   --->   Operation 774 'uitofp' 'tmp_28' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 74 <SV = 27> <Delay = 6.41>
ST_74 : Operation 775 [4/6] (6.41ns)   --->   "%tmp_28 = uitofp i32 %zext_ln83_5 to float" [DWT/DWT_Accel.c:83]   --->   Operation 775 'uitofp' 'tmp_28' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 75 <SV = 28> <Delay = 6.41>
ST_75 : Operation 776 [3/6] (6.41ns)   --->   "%tmp_28 = uitofp i32 %zext_ln83_5 to float" [DWT/DWT_Accel.c:83]   --->   Operation 776 'uitofp' 'tmp_28' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 76 <SV = 29> <Delay = 6.41>
ST_76 : Operation 777 [2/6] (6.41ns)   --->   "%tmp_28 = uitofp i32 %zext_ln83_5 to float" [DWT/DWT_Accel.c:83]   --->   Operation 777 'uitofp' 'tmp_28' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 77 <SV = 30> <Delay = 6.41>
ST_77 : Operation 778 [1/6] (6.41ns)   --->   "%tmp_28 = uitofp i32 %zext_ln83_5 to float" [DWT/DWT_Accel.c:83]   --->   Operation 778 'uitofp' 'tmp_28' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 78 <SV = 31> <Delay = 3.25>
ST_78 : Operation 779 [1/1] (0.00ns)   --->   "%zext_ln83 = zext i7 %j1_0 to i64" [DWT/DWT_Accel.c:83]   --->   Operation 779 'zext' 'zext_ln83' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 780 [1/1] (0.00ns)   --->   "%column_addr = getelementptr inbounds [120 x float]* %column, i64 0, i64 %zext_ln83" [DWT/DWT_Accel.c:83]   --->   Operation 780 'getelementptr' 'column_addr' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 781 [1/1] (3.25ns)   --->   "store float %tmp_28, float* %column_addr, align 4" [DWT/DWT_Accel.c:83]   --->   Operation 781 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_78 : Operation 782 [1/1] (0.00ns)   --->   "br label %.preheader2" [DWT/DWT_Accel.c:81]   --->   Operation 782 'br' <Predicate = true> <Delay = 0.00>

State 79 <SV = 24> <Delay = 3.25>
ST_79 : Operation 783 [1/1] (0.00ns)   --->   "%l2_0_0 = phi i7 [ %add_ln85, %._crit_edge9.7 ], [ 0, %.preheader1.0.preheader ]" [DWT/DWT_Accel.c:85]   --->   Operation 783 'phi' 'l2_0_0' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 784 [1/1] (0.00ns)   --->   "%empty_101 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 15, i64 15, i64 15)"   --->   Operation 784 'speclooptripcount' 'empty_101' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 785 [1/1] (1.48ns)   --->   "%icmp_ln85 = icmp eq i7 %l2_0_0, -8" [DWT/DWT_Accel.c:85]   --->   Operation 785 'icmp' 'icmp_ln85' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 786 [1/1] (0.00ns)   --->   "br i1 %icmp_ln85, label %.preheader.preheader, label %hls_label_1_begin" [DWT/DWT_Accel.c:85]   --->   Operation 786 'br' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 787 [1/1] (0.00ns)   --->   "%tmp_9 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str10)" [DWT/DWT_Accel.c:86]   --->   Operation 787 'specregionbegin' 'tmp_9' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_79 : Operation 788 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [DWT/DWT_Accel.c:88]   --->   Operation 788 'specpipeline' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_79 : Operation 789 [1/1] (1.48ns)   --->   "%icmp_ln89 = icmp ult i7 %l2_0_0, %zext_ln89" [DWT/DWT_Accel.c:89]   --->   Operation 789 'icmp' 'icmp_ln89' <Predicate = (!icmp_ln85)> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 790 [1/1] (0.00ns)   --->   "br i1 %icmp_ln89, label %18, label %hls_label_1_end" [DWT/DWT_Accel.c:89]   --->   Operation 790 'br' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_79 : Operation 791 [1/1] (0.00ns)   --->   "%shl_ln91 = shl i7 %l2_0_0, 1" [DWT/DWT_Accel.c:91]   --->   Operation 791 'shl' 'shl_ln91' <Predicate = (!icmp_ln85 & icmp_ln89)> <Delay = 0.00>
ST_79 : Operation 792 [1/1] (0.00ns)   --->   "%zext_ln92 = zext i7 %shl_ln91 to i64" [DWT/DWT_Accel.c:92]   --->   Operation 792 'zext' 'zext_ln92' <Predicate = (!icmp_ln85 & icmp_ln89)> <Delay = 0.00>
ST_79 : Operation 793 [1/1] (0.00ns)   --->   "%column_addr_17 = getelementptr inbounds [120 x float]* %column, i64 0, i64 %zext_ln92" [DWT/DWT_Accel.c:92]   --->   Operation 793 'getelementptr' 'column_addr_17' <Predicate = (!icmp_ln85 & icmp_ln89)> <Delay = 0.00>
ST_79 : Operation 794 [2/2] (3.25ns)   --->   "%column_load = load float* %column_addr_17, align 16" [DWT/DWT_Accel.c:92]   --->   Operation 794 'load' 'column_load' <Predicate = (!icmp_ln85 & icmp_ln89)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_79 : Operation 795 [1/1] (0.00ns)   --->   "%or_ln92 = or i7 %shl_ln91, 1" [DWT/DWT_Accel.c:92]   --->   Operation 795 'or' 'or_ln92' <Predicate = (!icmp_ln85 & icmp_ln89)> <Delay = 0.00>
ST_79 : Operation 796 [1/1] (0.00ns)   --->   "%zext_ln92_1 = zext i7 %or_ln92 to i64" [DWT/DWT_Accel.c:92]   --->   Operation 796 'zext' 'zext_ln92_1' <Predicate = (!icmp_ln85 & icmp_ln89)> <Delay = 0.00>
ST_79 : Operation 797 [1/1] (0.00ns)   --->   "%column_addr_18 = getelementptr inbounds [120 x float]* %column, i64 0, i64 %zext_ln92_1" [DWT/DWT_Accel.c:92]   --->   Operation 797 'getelementptr' 'column_addr_18' <Predicate = (!icmp_ln85 & icmp_ln89)> <Delay = 0.00>
ST_79 : Operation 798 [2/2] (3.25ns)   --->   "%column_load_16 = load float* %column_addr_18, align 4" [DWT/DWT_Accel.c:92]   --->   Operation 798 'load' 'column_load_16' <Predicate = (!icmp_ln85 & icmp_ln89)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>

State 80 <SV = 25> <Delay = 7.69>
ST_80 : Operation 799 [1/2] (3.25ns)   --->   "%column_load = load float* %column_addr_17, align 16" [DWT/DWT_Accel.c:92]   --->   Operation 799 'load' 'column_load' <Predicate = (!icmp_ln85 & icmp_ln89)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_80 : Operation 800 [2/2] (4.43ns)   --->   "%tmp_37 = fpext float %column_load to double" [DWT/DWT_Accel.c:92]   --->   Operation 800 'fpext' 'tmp_37' <Predicate = (!icmp_ln85 & icmp_ln89)> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_80 : Operation 801 [1/2] (3.25ns)   --->   "%column_load_16 = load float* %column_addr_18, align 4" [DWT/DWT_Accel.c:92]   --->   Operation 801 'load' 'column_load_16' <Predicate = (!icmp_ln85 & icmp_ln89)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_80 : Operation 802 [1/1] (0.00ns)   --->   "%empty_102 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str10, i32 %tmp_9)" [DWT/DWT_Accel.c:95]   --->   Operation 802 'specregionend' 'empty_102' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_80 : Operation 803 [1/1] (0.00ns)   --->   "%or_ln85 = or i7 %l2_0_0, 1" [DWT/DWT_Accel.c:85]   --->   Operation 803 'or' 'or_ln85' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_80 : Operation 804 [1/1] (1.48ns)   --->   "%icmp_ln89_1 = icmp ult i7 %or_ln85, %zext_ln89" [DWT/DWT_Accel.c:89]   --->   Operation 804 'icmp' 'icmp_ln89_1' <Predicate = (!icmp_ln85)> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 805 [1/1] (0.00ns)   --->   "br i1 %icmp_ln89_1, label %19, label %._crit_edge9.1" [DWT/DWT_Accel.c:89]   --->   Operation 805 'br' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_80 : Operation 806 [1/1] (0.00ns)   --->   "%shl_ln91_1 = shl i7 %or_ln85, 1" [DWT/DWT_Accel.c:91]   --->   Operation 806 'shl' 'shl_ln91_1' <Predicate = (!icmp_ln85 & icmp_ln89_1)> <Delay = 0.00>
ST_80 : Operation 807 [1/1] (0.00ns)   --->   "%zext_ln92_3 = zext i7 %shl_ln91_1 to i64" [DWT/DWT_Accel.c:92]   --->   Operation 807 'zext' 'zext_ln92_3' <Predicate = (!icmp_ln85 & icmp_ln89_1)> <Delay = 0.00>
ST_80 : Operation 808 [1/1] (0.00ns)   --->   "%column_addr_19 = getelementptr inbounds [120 x float]* %column, i64 0, i64 %zext_ln92_3" [DWT/DWT_Accel.c:92]   --->   Operation 808 'getelementptr' 'column_addr_19' <Predicate = (!icmp_ln85 & icmp_ln89_1)> <Delay = 0.00>
ST_80 : Operation 809 [2/2] (3.25ns)   --->   "%column_load_1 = load float* %column_addr_19, align 8" [DWT/DWT_Accel.c:92]   --->   Operation 809 'load' 'column_load_1' <Predicate = (!icmp_ln85 & icmp_ln89_1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_80 : Operation 810 [1/1] (0.00ns)   --->   "%or_ln92_1 = or i7 %shl_ln91_1, 1" [DWT/DWT_Accel.c:92]   --->   Operation 810 'or' 'or_ln92_1' <Predicate = (!icmp_ln85 & icmp_ln89_1)> <Delay = 0.00>
ST_80 : Operation 811 [1/1] (0.00ns)   --->   "%zext_ln92_4 = zext i7 %or_ln92_1 to i64" [DWT/DWT_Accel.c:92]   --->   Operation 811 'zext' 'zext_ln92_4' <Predicate = (!icmp_ln85 & icmp_ln89_1)> <Delay = 0.00>
ST_80 : Operation 812 [1/1] (0.00ns)   --->   "%column_addr_20 = getelementptr inbounds [120 x float]* %column, i64 0, i64 %zext_ln92_4" [DWT/DWT_Accel.c:92]   --->   Operation 812 'getelementptr' 'column_addr_20' <Predicate = (!icmp_ln85 & icmp_ln89_1)> <Delay = 0.00>
ST_80 : Operation 813 [2/2] (3.25ns)   --->   "%column_load_17 = load float* %column_addr_20, align 4" [DWT/DWT_Accel.c:92]   --->   Operation 813 'load' 'column_load_17' <Predicate = (!icmp_ln85 & icmp_ln89_1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>

State 81 <SV = 26> <Delay = 4.43>
ST_81 : Operation 814 [1/2] (4.43ns)   --->   "%tmp_37 = fpext float %column_load to double" [DWT/DWT_Accel.c:92]   --->   Operation 814 'fpext' 'tmp_37' <Predicate = (!icmp_ln85 & icmp_ln89)> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_81 : Operation 815 [2/2] (4.43ns)   --->   "%tmp_39 = fpext float %column_load_16 to double" [DWT/DWT_Accel.c:92]   --->   Operation 815 'fpext' 'tmp_39' <Predicate = (!icmp_ln85 & icmp_ln89)> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_81 : Operation 816 [1/2] (3.25ns)   --->   "%column_load_1 = load float* %column_addr_19, align 8" [DWT/DWT_Accel.c:92]   --->   Operation 816 'load' 'column_load_1' <Predicate = (!icmp_ln85 & icmp_ln89_1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_81 : Operation 817 [1/2] (3.25ns)   --->   "%column_load_17 = load float* %column_addr_20, align 4" [DWT/DWT_Accel.c:92]   --->   Operation 817 'load' 'column_load_17' <Predicate = (!icmp_ln85 & icmp_ln89_1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_81 : Operation 818 [1/1] (0.00ns)   --->   "%or_ln85_1 = or i7 %l2_0_0, 2" [DWT/DWT_Accel.c:85]   --->   Operation 818 'or' 'or_ln85_1' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_81 : Operation 819 [1/1] (1.48ns)   --->   "%icmp_ln89_2 = icmp ult i7 %or_ln85_1, %zext_ln89" [DWT/DWT_Accel.c:89]   --->   Operation 819 'icmp' 'icmp_ln89_2' <Predicate = (!icmp_ln85)> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 820 [1/1] (0.00ns)   --->   "br i1 %icmp_ln89_2, label %20, label %._crit_edge9.2" [DWT/DWT_Accel.c:89]   --->   Operation 820 'br' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_81 : Operation 821 [1/1] (0.00ns)   --->   "%shl_ln91_2 = shl i7 %or_ln85_1, 1" [DWT/DWT_Accel.c:91]   --->   Operation 821 'shl' 'shl_ln91_2' <Predicate = (!icmp_ln85 & icmp_ln89_2)> <Delay = 0.00>
ST_81 : Operation 822 [1/1] (0.00ns)   --->   "%zext_ln92_6 = zext i7 %shl_ln91_2 to i64" [DWT/DWT_Accel.c:92]   --->   Operation 822 'zext' 'zext_ln92_6' <Predicate = (!icmp_ln85 & icmp_ln89_2)> <Delay = 0.00>
ST_81 : Operation 823 [1/1] (0.00ns)   --->   "%column_addr_21 = getelementptr inbounds [120 x float]* %column, i64 0, i64 %zext_ln92_6" [DWT/DWT_Accel.c:92]   --->   Operation 823 'getelementptr' 'column_addr_21' <Predicate = (!icmp_ln85 & icmp_ln89_2)> <Delay = 0.00>
ST_81 : Operation 824 [2/2] (3.25ns)   --->   "%column_load_18 = load float* %column_addr_21, align 16" [DWT/DWT_Accel.c:92]   --->   Operation 824 'load' 'column_load_18' <Predicate = (!icmp_ln85 & icmp_ln89_2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_81 : Operation 825 [1/1] (0.00ns)   --->   "%or_ln92_2 = or i7 %shl_ln91_2, 1" [DWT/DWT_Accel.c:92]   --->   Operation 825 'or' 'or_ln92_2' <Predicate = (!icmp_ln85 & icmp_ln89_2)> <Delay = 0.00>
ST_81 : Operation 826 [1/1] (0.00ns)   --->   "%zext_ln92_7 = zext i7 %or_ln92_2 to i64" [DWT/DWT_Accel.c:92]   --->   Operation 826 'zext' 'zext_ln92_7' <Predicate = (!icmp_ln85 & icmp_ln89_2)> <Delay = 0.00>
ST_81 : Operation 827 [1/1] (0.00ns)   --->   "%column_addr_22 = getelementptr inbounds [120 x float]* %column, i64 0, i64 %zext_ln92_7" [DWT/DWT_Accel.c:92]   --->   Operation 827 'getelementptr' 'column_addr_22' <Predicate = (!icmp_ln85 & icmp_ln89_2)> <Delay = 0.00>
ST_81 : Operation 828 [2/2] (3.25ns)   --->   "%column_load_19 = load float* %column_addr_22, align 4" [DWT/DWT_Accel.c:92]   --->   Operation 828 'load' 'column_load_19' <Predicate = (!icmp_ln85 & icmp_ln89_2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>

State 82 <SV = 27> <Delay = 7.78>
ST_82 : Operation 829 [6/6] (7.78ns)   --->   "%tmp_38 = fmul double %tmp_37, 5.000000e-01" [DWT/DWT_Accel.c:92]   --->   Operation 829 'dmul' 'tmp_38' <Predicate = (!icmp_ln85 & icmp_ln89)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 830 [1/2] (4.43ns)   --->   "%tmp_39 = fpext float %column_load_16 to double" [DWT/DWT_Accel.c:92]   --->   Operation 830 'fpext' 'tmp_39' <Predicate = (!icmp_ln85 & icmp_ln89)> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_82 : Operation 831 [2/2] (4.43ns)   --->   "%tmp_57_1 = fpext float %column_load_1 to double" [DWT/DWT_Accel.c:92]   --->   Operation 831 'fpext' 'tmp_57_1' <Predicate = (!icmp_ln85 & icmp_ln89_1)> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_82 : Operation 832 [1/2] (3.25ns)   --->   "%column_load_18 = load float* %column_addr_21, align 16" [DWT/DWT_Accel.c:92]   --->   Operation 832 'load' 'column_load_18' <Predicate = (!icmp_ln85 & icmp_ln89_2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_82 : Operation 833 [1/2] (3.25ns)   --->   "%column_load_19 = load float* %column_addr_22, align 4" [DWT/DWT_Accel.c:92]   --->   Operation 833 'load' 'column_load_19' <Predicate = (!icmp_ln85 & icmp_ln89_2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_82 : Operation 834 [1/1] (0.00ns)   --->   "%or_ln85_2 = or i7 %l2_0_0, 3" [DWT/DWT_Accel.c:85]   --->   Operation 834 'or' 'or_ln85_2' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_82 : Operation 835 [1/1] (1.48ns)   --->   "%icmp_ln89_3 = icmp ult i7 %or_ln85_2, %zext_ln89" [DWT/DWT_Accel.c:89]   --->   Operation 835 'icmp' 'icmp_ln89_3' <Predicate = (!icmp_ln85)> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 836 [1/1] (0.00ns)   --->   "br i1 %icmp_ln89_3, label %21, label %._crit_edge9.3" [DWT/DWT_Accel.c:89]   --->   Operation 836 'br' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_82 : Operation 837 [1/1] (0.00ns)   --->   "%shl_ln91_3 = shl i7 %or_ln85_2, 1" [DWT/DWT_Accel.c:91]   --->   Operation 837 'shl' 'shl_ln91_3' <Predicate = (!icmp_ln85 & icmp_ln89_3)> <Delay = 0.00>
ST_82 : Operation 838 [1/1] (0.00ns)   --->   "%zext_ln92_9 = zext i7 %shl_ln91_3 to i64" [DWT/DWT_Accel.c:92]   --->   Operation 838 'zext' 'zext_ln92_9' <Predicate = (!icmp_ln85 & icmp_ln89_3)> <Delay = 0.00>
ST_82 : Operation 839 [1/1] (0.00ns)   --->   "%column_addr_23 = getelementptr inbounds [120 x float]* %column, i64 0, i64 %zext_ln92_9" [DWT/DWT_Accel.c:92]   --->   Operation 839 'getelementptr' 'column_addr_23' <Predicate = (!icmp_ln85 & icmp_ln89_3)> <Delay = 0.00>
ST_82 : Operation 840 [2/2] (3.25ns)   --->   "%column_load_3 = load float* %column_addr_23, align 8" [DWT/DWT_Accel.c:92]   --->   Operation 840 'load' 'column_load_3' <Predicate = (!icmp_ln85 & icmp_ln89_3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_82 : Operation 841 [1/1] (0.00ns)   --->   "%or_ln92_3 = or i7 %shl_ln91_3, 1" [DWT/DWT_Accel.c:92]   --->   Operation 841 'or' 'or_ln92_3' <Predicate = (!icmp_ln85 & icmp_ln89_3)> <Delay = 0.00>
ST_82 : Operation 842 [1/1] (0.00ns)   --->   "%zext_ln92_10 = zext i7 %or_ln92_3 to i64" [DWT/DWT_Accel.c:92]   --->   Operation 842 'zext' 'zext_ln92_10' <Predicate = (!icmp_ln85 & icmp_ln89_3)> <Delay = 0.00>
ST_82 : Operation 843 [1/1] (0.00ns)   --->   "%column_addr_24 = getelementptr inbounds [120 x float]* %column, i64 0, i64 %zext_ln92_10" [DWT/DWT_Accel.c:92]   --->   Operation 843 'getelementptr' 'column_addr_24' <Predicate = (!icmp_ln85 & icmp_ln89_3)> <Delay = 0.00>
ST_82 : Operation 844 [2/2] (3.25ns)   --->   "%column_load_20 = load float* %column_addr_24, align 4" [DWT/DWT_Accel.c:92]   --->   Operation 844 'load' 'column_load_20' <Predicate = (!icmp_ln85 & icmp_ln89_3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>

State 83 <SV = 28> <Delay = 7.78>
ST_83 : Operation 845 [5/6] (7.78ns)   --->   "%tmp_38 = fmul double %tmp_37, 5.000000e-01" [DWT/DWT_Accel.c:92]   --->   Operation 845 'dmul' 'tmp_38' <Predicate = (!icmp_ln85 & icmp_ln89)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 846 [6/6] (7.78ns)   --->   "%tmp_40 = fmul double %tmp_39, 5.000000e-01" [DWT/DWT_Accel.c:92]   --->   Operation 846 'dmul' 'tmp_40' <Predicate = (!icmp_ln85 & icmp_ln89)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 847 [1/2] (4.43ns)   --->   "%tmp_57_1 = fpext float %column_load_1 to double" [DWT/DWT_Accel.c:92]   --->   Operation 847 'fpext' 'tmp_57_1' <Predicate = (!icmp_ln85 & icmp_ln89_1)> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_83 : Operation 848 [2/2] (4.43ns)   --->   "%tmp_59_1 = fpext float %column_load_17 to double" [DWT/DWT_Accel.c:92]   --->   Operation 848 'fpext' 'tmp_59_1' <Predicate = (!icmp_ln85 & icmp_ln89_1)> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_83 : Operation 849 [1/2] (3.25ns)   --->   "%column_load_3 = load float* %column_addr_23, align 8" [DWT/DWT_Accel.c:92]   --->   Operation 849 'load' 'column_load_3' <Predicate = (!icmp_ln85 & icmp_ln89_3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_83 : Operation 850 [1/2] (3.25ns)   --->   "%column_load_20 = load float* %column_addr_24, align 4" [DWT/DWT_Accel.c:92]   --->   Operation 850 'load' 'column_load_20' <Predicate = (!icmp_ln85 & icmp_ln89_3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_83 : Operation 851 [1/1] (0.00ns)   --->   "%or_ln85_3 = or i7 %l2_0_0, 4" [DWT/DWT_Accel.c:85]   --->   Operation 851 'or' 'or_ln85_3' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_83 : Operation 852 [1/1] (1.48ns)   --->   "%icmp_ln89_4 = icmp ult i7 %or_ln85_3, %zext_ln89" [DWT/DWT_Accel.c:89]   --->   Operation 852 'icmp' 'icmp_ln89_4' <Predicate = (!icmp_ln85)> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 853 [1/1] (0.00ns)   --->   "br i1 %icmp_ln89_4, label %22, label %._crit_edge9.4" [DWT/DWT_Accel.c:89]   --->   Operation 853 'br' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_83 : Operation 854 [1/1] (0.00ns)   --->   "%shl_ln91_4 = shl i7 %or_ln85_3, 1" [DWT/DWT_Accel.c:91]   --->   Operation 854 'shl' 'shl_ln91_4' <Predicate = (!icmp_ln85 & icmp_ln89_4)> <Delay = 0.00>
ST_83 : Operation 855 [1/1] (0.00ns)   --->   "%zext_ln92_12 = zext i7 %shl_ln91_4 to i64" [DWT/DWT_Accel.c:92]   --->   Operation 855 'zext' 'zext_ln92_12' <Predicate = (!icmp_ln85 & icmp_ln89_4)> <Delay = 0.00>
ST_83 : Operation 856 [1/1] (0.00ns)   --->   "%column_addr_25 = getelementptr inbounds [120 x float]* %column, i64 0, i64 %zext_ln92_12" [DWT/DWT_Accel.c:92]   --->   Operation 856 'getelementptr' 'column_addr_25' <Predicate = (!icmp_ln85 & icmp_ln89_4)> <Delay = 0.00>
ST_83 : Operation 857 [2/2] (3.25ns)   --->   "%column_load_4 = load float* %column_addr_25, align 16" [DWT/DWT_Accel.c:92]   --->   Operation 857 'load' 'column_load_4' <Predicate = (!icmp_ln85 & icmp_ln89_4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_83 : Operation 858 [1/1] (0.00ns)   --->   "%or_ln92_4 = or i7 %shl_ln91_4, 1" [DWT/DWT_Accel.c:92]   --->   Operation 858 'or' 'or_ln92_4' <Predicate = (!icmp_ln85 & icmp_ln89_4)> <Delay = 0.00>
ST_83 : Operation 859 [1/1] (0.00ns)   --->   "%zext_ln92_13 = zext i7 %or_ln92_4 to i64" [DWT/DWT_Accel.c:92]   --->   Operation 859 'zext' 'zext_ln92_13' <Predicate = (!icmp_ln85 & icmp_ln89_4)> <Delay = 0.00>
ST_83 : Operation 860 [1/1] (0.00ns)   --->   "%column_addr_26 = getelementptr inbounds [120 x float]* %column, i64 0, i64 %zext_ln92_13" [DWT/DWT_Accel.c:92]   --->   Operation 860 'getelementptr' 'column_addr_26' <Predicate = (!icmp_ln85 & icmp_ln89_4)> <Delay = 0.00>
ST_83 : Operation 861 [2/2] (3.25ns)   --->   "%column_load_21 = load float* %column_addr_26, align 4" [DWT/DWT_Accel.c:92]   --->   Operation 861 'load' 'column_load_21' <Predicate = (!icmp_ln85 & icmp_ln89_4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>

State 84 <SV = 29> <Delay = 7.78>
ST_84 : Operation 862 [4/6] (7.78ns)   --->   "%tmp_38 = fmul double %tmp_37, 5.000000e-01" [DWT/DWT_Accel.c:92]   --->   Operation 862 'dmul' 'tmp_38' <Predicate = (!icmp_ln85 & icmp_ln89)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 863 [5/6] (7.78ns)   --->   "%tmp_40 = fmul double %tmp_39, 5.000000e-01" [DWT/DWT_Accel.c:92]   --->   Operation 863 'dmul' 'tmp_40' <Predicate = (!icmp_ln85 & icmp_ln89)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 864 [6/6] (7.78ns)   --->   "%tmp_58_1 = fmul double %tmp_57_1, 5.000000e-01" [DWT/DWT_Accel.c:92]   --->   Operation 864 'dmul' 'tmp_58_1' <Predicate = (!icmp_ln85 & icmp_ln89_1)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 865 [1/2] (4.43ns)   --->   "%tmp_59_1 = fpext float %column_load_17 to double" [DWT/DWT_Accel.c:92]   --->   Operation 865 'fpext' 'tmp_59_1' <Predicate = (!icmp_ln85 & icmp_ln89_1)> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_84 : Operation 866 [2/2] (4.43ns)   --->   "%tmp_57_2 = fpext float %column_load_18 to double" [DWT/DWT_Accel.c:92]   --->   Operation 866 'fpext' 'tmp_57_2' <Predicate = (!icmp_ln85 & icmp_ln89_2)> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_84 : Operation 867 [1/2] (3.25ns)   --->   "%column_load_4 = load float* %column_addr_25, align 16" [DWT/DWT_Accel.c:92]   --->   Operation 867 'load' 'column_load_4' <Predicate = (!icmp_ln85 & icmp_ln89_4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_84 : Operation 868 [1/2] (3.25ns)   --->   "%column_load_21 = load float* %column_addr_26, align 4" [DWT/DWT_Accel.c:92]   --->   Operation 868 'load' 'column_load_21' <Predicate = (!icmp_ln85 & icmp_ln89_4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_84 : Operation 869 [1/1] (0.00ns)   --->   "%or_ln85_4 = or i7 %l2_0_0, 5" [DWT/DWT_Accel.c:85]   --->   Operation 869 'or' 'or_ln85_4' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_84 : Operation 870 [1/1] (1.48ns)   --->   "%icmp_ln89_5 = icmp ult i7 %or_ln85_4, %zext_ln89" [DWT/DWT_Accel.c:89]   --->   Operation 870 'icmp' 'icmp_ln89_5' <Predicate = (!icmp_ln85)> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 871 [1/1] (0.00ns)   --->   "br i1 %icmp_ln89_5, label %23, label %._crit_edge9.5" [DWT/DWT_Accel.c:89]   --->   Operation 871 'br' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_84 : Operation 872 [1/1] (0.00ns)   --->   "%shl_ln91_5 = shl i7 %or_ln85_4, 1" [DWT/DWT_Accel.c:91]   --->   Operation 872 'shl' 'shl_ln91_5' <Predicate = (!icmp_ln85 & icmp_ln89_5)> <Delay = 0.00>
ST_84 : Operation 873 [1/1] (0.00ns)   --->   "%zext_ln92_15 = zext i7 %shl_ln91_5 to i64" [DWT/DWT_Accel.c:92]   --->   Operation 873 'zext' 'zext_ln92_15' <Predicate = (!icmp_ln85 & icmp_ln89_5)> <Delay = 0.00>
ST_84 : Operation 874 [1/1] (0.00ns)   --->   "%column_addr_27 = getelementptr inbounds [120 x float]* %column, i64 0, i64 %zext_ln92_15" [DWT/DWT_Accel.c:92]   --->   Operation 874 'getelementptr' 'column_addr_27' <Predicate = (!icmp_ln85 & icmp_ln89_5)> <Delay = 0.00>
ST_84 : Operation 875 [2/2] (3.25ns)   --->   "%column_load_5 = load float* %column_addr_27, align 8" [DWT/DWT_Accel.c:92]   --->   Operation 875 'load' 'column_load_5' <Predicate = (!icmp_ln85 & icmp_ln89_5)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_84 : Operation 876 [1/1] (0.00ns)   --->   "%or_ln92_5 = or i7 %shl_ln91_5, 1" [DWT/DWT_Accel.c:92]   --->   Operation 876 'or' 'or_ln92_5' <Predicate = (!icmp_ln85 & icmp_ln89_5)> <Delay = 0.00>
ST_84 : Operation 877 [1/1] (0.00ns)   --->   "%zext_ln92_16 = zext i7 %or_ln92_5 to i64" [DWT/DWT_Accel.c:92]   --->   Operation 877 'zext' 'zext_ln92_16' <Predicate = (!icmp_ln85 & icmp_ln89_5)> <Delay = 0.00>
ST_84 : Operation 878 [1/1] (0.00ns)   --->   "%column_addr_28 = getelementptr inbounds [120 x float]* %column, i64 0, i64 %zext_ln92_16" [DWT/DWT_Accel.c:92]   --->   Operation 878 'getelementptr' 'column_addr_28' <Predicate = (!icmp_ln85 & icmp_ln89_5)> <Delay = 0.00>
ST_84 : Operation 879 [2/2] (3.25ns)   --->   "%column_load_22 = load float* %column_addr_28, align 4" [DWT/DWT_Accel.c:92]   --->   Operation 879 'load' 'column_load_22' <Predicate = (!icmp_ln85 & icmp_ln89_5)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>

State 85 <SV = 30> <Delay = 7.78>
ST_85 : Operation 880 [3/6] (7.78ns)   --->   "%tmp_38 = fmul double %tmp_37, 5.000000e-01" [DWT/DWT_Accel.c:92]   --->   Operation 880 'dmul' 'tmp_38' <Predicate = (!icmp_ln85 & icmp_ln89)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 881 [4/6] (7.78ns)   --->   "%tmp_40 = fmul double %tmp_39, 5.000000e-01" [DWT/DWT_Accel.c:92]   --->   Operation 881 'dmul' 'tmp_40' <Predicate = (!icmp_ln85 & icmp_ln89)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 882 [5/6] (7.78ns)   --->   "%tmp_58_1 = fmul double %tmp_57_1, 5.000000e-01" [DWT/DWT_Accel.c:92]   --->   Operation 882 'dmul' 'tmp_58_1' <Predicate = (!icmp_ln85 & icmp_ln89_1)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 883 [6/6] (7.78ns)   --->   "%tmp_60_1 = fmul double %tmp_59_1, 5.000000e-01" [DWT/DWT_Accel.c:92]   --->   Operation 883 'dmul' 'tmp_60_1' <Predicate = (!icmp_ln85 & icmp_ln89_1)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 884 [1/2] (4.43ns)   --->   "%tmp_57_2 = fpext float %column_load_18 to double" [DWT/DWT_Accel.c:92]   --->   Operation 884 'fpext' 'tmp_57_2' <Predicate = (!icmp_ln85 & icmp_ln89_2)> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_85 : Operation 885 [2/2] (4.43ns)   --->   "%tmp_59_2 = fpext float %column_load_19 to double" [DWT/DWT_Accel.c:92]   --->   Operation 885 'fpext' 'tmp_59_2' <Predicate = (!icmp_ln85 & icmp_ln89_2)> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_85 : Operation 886 [1/2] (3.25ns)   --->   "%column_load_5 = load float* %column_addr_27, align 8" [DWT/DWT_Accel.c:92]   --->   Operation 886 'load' 'column_load_5' <Predicate = (!icmp_ln85 & icmp_ln89_5)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_85 : Operation 887 [1/2] (3.25ns)   --->   "%column_load_22 = load float* %column_addr_28, align 4" [DWT/DWT_Accel.c:92]   --->   Operation 887 'load' 'column_load_22' <Predicate = (!icmp_ln85 & icmp_ln89_5)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_85 : Operation 888 [1/1] (0.00ns)   --->   "%or_ln85_5 = or i7 %l2_0_0, 6" [DWT/DWT_Accel.c:85]   --->   Operation 888 'or' 'or_ln85_5' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_85 : Operation 889 [1/1] (1.48ns)   --->   "%icmp_ln89_6 = icmp ult i7 %or_ln85_5, %zext_ln89" [DWT/DWT_Accel.c:89]   --->   Operation 889 'icmp' 'icmp_ln89_6' <Predicate = (!icmp_ln85)> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 890 [1/1] (0.00ns)   --->   "br i1 %icmp_ln89_6, label %24, label %._crit_edge9.6" [DWT/DWT_Accel.c:89]   --->   Operation 890 'br' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_85 : Operation 891 [1/1] (0.00ns)   --->   "%shl_ln91_6 = shl i7 %or_ln85_5, 1" [DWT/DWT_Accel.c:91]   --->   Operation 891 'shl' 'shl_ln91_6' <Predicate = (!icmp_ln85 & icmp_ln89_6)> <Delay = 0.00>
ST_85 : Operation 892 [1/1] (0.00ns)   --->   "%zext_ln92_18 = zext i7 %shl_ln91_6 to i64" [DWT/DWT_Accel.c:92]   --->   Operation 892 'zext' 'zext_ln92_18' <Predicate = (!icmp_ln85 & icmp_ln89_6)> <Delay = 0.00>
ST_85 : Operation 893 [1/1] (0.00ns)   --->   "%column_addr_29 = getelementptr inbounds [120 x float]* %column, i64 0, i64 %zext_ln92_18" [DWT/DWT_Accel.c:92]   --->   Operation 893 'getelementptr' 'column_addr_29' <Predicate = (!icmp_ln85 & icmp_ln89_6)> <Delay = 0.00>
ST_85 : Operation 894 [2/2] (3.25ns)   --->   "%column_load_6 = load float* %column_addr_29, align 16" [DWT/DWT_Accel.c:92]   --->   Operation 894 'load' 'column_load_6' <Predicate = (!icmp_ln85 & icmp_ln89_6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_85 : Operation 895 [1/1] (0.00ns)   --->   "%or_ln92_6 = or i7 %shl_ln91_6, 1" [DWT/DWT_Accel.c:92]   --->   Operation 895 'or' 'or_ln92_6' <Predicate = (!icmp_ln85 & icmp_ln89_6)> <Delay = 0.00>
ST_85 : Operation 896 [1/1] (0.00ns)   --->   "%zext_ln92_19 = zext i7 %or_ln92_6 to i64" [DWT/DWT_Accel.c:92]   --->   Operation 896 'zext' 'zext_ln92_19' <Predicate = (!icmp_ln85 & icmp_ln89_6)> <Delay = 0.00>
ST_85 : Operation 897 [1/1] (0.00ns)   --->   "%column_addr_30 = getelementptr inbounds [120 x float]* %column, i64 0, i64 %zext_ln92_19" [DWT/DWT_Accel.c:92]   --->   Operation 897 'getelementptr' 'column_addr_30' <Predicate = (!icmp_ln85 & icmp_ln89_6)> <Delay = 0.00>
ST_85 : Operation 898 [2/2] (3.25ns)   --->   "%column_load_23 = load float* %column_addr_30, align 4" [DWT/DWT_Accel.c:92]   --->   Operation 898 'load' 'column_load_23' <Predicate = (!icmp_ln85 & icmp_ln89_6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>

State 86 <SV = 31> <Delay = 7.78>
ST_86 : Operation 899 [2/6] (7.78ns)   --->   "%tmp_38 = fmul double %tmp_37, 5.000000e-01" [DWT/DWT_Accel.c:92]   --->   Operation 899 'dmul' 'tmp_38' <Predicate = (!icmp_ln85 & icmp_ln89)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 900 [3/6] (7.78ns)   --->   "%tmp_40 = fmul double %tmp_39, 5.000000e-01" [DWT/DWT_Accel.c:92]   --->   Operation 900 'dmul' 'tmp_40' <Predicate = (!icmp_ln85 & icmp_ln89)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 901 [4/6] (7.78ns)   --->   "%tmp_58_1 = fmul double %tmp_57_1, 5.000000e-01" [DWT/DWT_Accel.c:92]   --->   Operation 901 'dmul' 'tmp_58_1' <Predicate = (!icmp_ln85 & icmp_ln89_1)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 902 [5/6] (7.78ns)   --->   "%tmp_60_1 = fmul double %tmp_59_1, 5.000000e-01" [DWT/DWT_Accel.c:92]   --->   Operation 902 'dmul' 'tmp_60_1' <Predicate = (!icmp_ln85 & icmp_ln89_1)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 903 [6/6] (7.78ns)   --->   "%tmp_58_2 = fmul double %tmp_57_2, 5.000000e-01" [DWT/DWT_Accel.c:92]   --->   Operation 903 'dmul' 'tmp_58_2' <Predicate = (!icmp_ln85 & icmp_ln89_2)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 904 [1/2] (4.43ns)   --->   "%tmp_59_2 = fpext float %column_load_19 to double" [DWT/DWT_Accel.c:92]   --->   Operation 904 'fpext' 'tmp_59_2' <Predicate = (!icmp_ln85 & icmp_ln89_2)> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_86 : Operation 905 [2/2] (4.43ns)   --->   "%tmp_57_3 = fpext float %column_load_3 to double" [DWT/DWT_Accel.c:92]   --->   Operation 905 'fpext' 'tmp_57_3' <Predicate = (!icmp_ln85 & icmp_ln89_3)> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_86 : Operation 906 [1/2] (3.25ns)   --->   "%column_load_6 = load float* %column_addr_29, align 16" [DWT/DWT_Accel.c:92]   --->   Operation 906 'load' 'column_load_6' <Predicate = (!icmp_ln85 & icmp_ln89_6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_86 : Operation 907 [1/2] (3.25ns)   --->   "%column_load_23 = load float* %column_addr_30, align 4" [DWT/DWT_Accel.c:92]   --->   Operation 907 'load' 'column_load_23' <Predicate = (!icmp_ln85 & icmp_ln89_6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_86 : Operation 908 [1/1] (0.00ns)   --->   "%or_ln85_6 = or i7 %l2_0_0, 7" [DWT/DWT_Accel.c:85]   --->   Operation 908 'or' 'or_ln85_6' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_86 : Operation 909 [1/1] (1.48ns)   --->   "%icmp_ln89_7 = icmp ult i7 %or_ln85_6, %zext_ln89" [DWT/DWT_Accel.c:89]   --->   Operation 909 'icmp' 'icmp_ln89_7' <Predicate = (!icmp_ln85)> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 910 [1/1] (0.00ns)   --->   "br i1 %icmp_ln89_7, label %25, label %._crit_edge9.7" [DWT/DWT_Accel.c:89]   --->   Operation 910 'br' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_86 : Operation 911 [1/1] (0.00ns)   --->   "%shl_ln91_7 = shl i7 %or_ln85_6, 1" [DWT/DWT_Accel.c:91]   --->   Operation 911 'shl' 'shl_ln91_7' <Predicate = (!icmp_ln85 & icmp_ln89_7)> <Delay = 0.00>
ST_86 : Operation 912 [1/1] (0.00ns)   --->   "%zext_ln92_21 = zext i7 %shl_ln91_7 to i64" [DWT/DWT_Accel.c:92]   --->   Operation 912 'zext' 'zext_ln92_21' <Predicate = (!icmp_ln85 & icmp_ln89_7)> <Delay = 0.00>
ST_86 : Operation 913 [1/1] (0.00ns)   --->   "%column_addr_31 = getelementptr inbounds [120 x float]* %column, i64 0, i64 %zext_ln92_21" [DWT/DWT_Accel.c:92]   --->   Operation 913 'getelementptr' 'column_addr_31' <Predicate = (!icmp_ln85 & icmp_ln89_7)> <Delay = 0.00>
ST_86 : Operation 914 [2/2] (3.25ns)   --->   "%column_load_7 = load float* %column_addr_31, align 8" [DWT/DWT_Accel.c:92]   --->   Operation 914 'load' 'column_load_7' <Predicate = (!icmp_ln85 & icmp_ln89_7)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_86 : Operation 915 [1/1] (0.00ns)   --->   "%or_ln92_7 = or i7 %shl_ln91_7, 1" [DWT/DWT_Accel.c:92]   --->   Operation 915 'or' 'or_ln92_7' <Predicate = (!icmp_ln85 & icmp_ln89_7)> <Delay = 0.00>
ST_86 : Operation 916 [1/1] (0.00ns)   --->   "%zext_ln92_22 = zext i7 %or_ln92_7 to i64" [DWT/DWT_Accel.c:92]   --->   Operation 916 'zext' 'zext_ln92_22' <Predicate = (!icmp_ln85 & icmp_ln89_7)> <Delay = 0.00>
ST_86 : Operation 917 [1/1] (0.00ns)   --->   "%column_addr_32 = getelementptr inbounds [120 x float]* %column, i64 0, i64 %zext_ln92_22" [DWT/DWT_Accel.c:92]   --->   Operation 917 'getelementptr' 'column_addr_32' <Predicate = (!icmp_ln85 & icmp_ln89_7)> <Delay = 0.00>
ST_86 : Operation 918 [2/2] (3.25ns)   --->   "%column_load_24 = load float* %column_addr_32, align 4" [DWT/DWT_Accel.c:92]   --->   Operation 918 'load' 'column_load_24' <Predicate = (!icmp_ln85 & icmp_ln89_7)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>

State 87 <SV = 32> <Delay = 7.78>
ST_87 : Operation 919 [1/6] (7.78ns)   --->   "%tmp_38 = fmul double %tmp_37, 5.000000e-01" [DWT/DWT_Accel.c:92]   --->   Operation 919 'dmul' 'tmp_38' <Predicate = (!icmp_ln85 & icmp_ln89)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 920 [2/6] (7.78ns)   --->   "%tmp_40 = fmul double %tmp_39, 5.000000e-01" [DWT/DWT_Accel.c:92]   --->   Operation 920 'dmul' 'tmp_40' <Predicate = (!icmp_ln85 & icmp_ln89)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 921 [3/6] (7.78ns)   --->   "%tmp_58_1 = fmul double %tmp_57_1, 5.000000e-01" [DWT/DWT_Accel.c:92]   --->   Operation 921 'dmul' 'tmp_58_1' <Predicate = (!icmp_ln85 & icmp_ln89_1)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 922 [4/6] (7.78ns)   --->   "%tmp_60_1 = fmul double %tmp_59_1, 5.000000e-01" [DWT/DWT_Accel.c:92]   --->   Operation 922 'dmul' 'tmp_60_1' <Predicate = (!icmp_ln85 & icmp_ln89_1)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 923 [5/6] (7.78ns)   --->   "%tmp_58_2 = fmul double %tmp_57_2, 5.000000e-01" [DWT/DWT_Accel.c:92]   --->   Operation 923 'dmul' 'tmp_58_2' <Predicate = (!icmp_ln85 & icmp_ln89_2)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 924 [6/6] (7.78ns)   --->   "%tmp_60_2 = fmul double %tmp_59_2, 5.000000e-01" [DWT/DWT_Accel.c:92]   --->   Operation 924 'dmul' 'tmp_60_2' <Predicate = (!icmp_ln85 & icmp_ln89_2)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 925 [1/2] (4.43ns)   --->   "%tmp_57_3 = fpext float %column_load_3 to double" [DWT/DWT_Accel.c:92]   --->   Operation 925 'fpext' 'tmp_57_3' <Predicate = (!icmp_ln85 & icmp_ln89_3)> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_87 : Operation 926 [2/2] (4.43ns)   --->   "%tmp_59_3 = fpext float %column_load_20 to double" [DWT/DWT_Accel.c:92]   --->   Operation 926 'fpext' 'tmp_59_3' <Predicate = (!icmp_ln85 & icmp_ln89_3)> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_87 : Operation 927 [1/2] (3.25ns)   --->   "%column_load_7 = load float* %column_addr_31, align 8" [DWT/DWT_Accel.c:92]   --->   Operation 927 'load' 'column_load_7' <Predicate = (!icmp_ln85 & icmp_ln89_7)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_87 : Operation 928 [1/2] (3.25ns)   --->   "%column_load_24 = load float* %column_addr_32, align 4" [DWT/DWT_Accel.c:92]   --->   Operation 928 'load' 'column_load_24' <Predicate = (!icmp_ln85 & icmp_ln89_7)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>

State 88 <SV = 33> <Delay = 7.78>
ST_88 : Operation 929 [1/6] (7.78ns)   --->   "%tmp_40 = fmul double %tmp_39, 5.000000e-01" [DWT/DWT_Accel.c:92]   --->   Operation 929 'dmul' 'tmp_40' <Predicate = (!icmp_ln85 & icmp_ln89)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 930 [2/6] (7.78ns)   --->   "%tmp_58_1 = fmul double %tmp_57_1, 5.000000e-01" [DWT/DWT_Accel.c:92]   --->   Operation 930 'dmul' 'tmp_58_1' <Predicate = (!icmp_ln85 & icmp_ln89_1)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 931 [3/6] (7.78ns)   --->   "%tmp_60_1 = fmul double %tmp_59_1, 5.000000e-01" [DWT/DWT_Accel.c:92]   --->   Operation 931 'dmul' 'tmp_60_1' <Predicate = (!icmp_ln85 & icmp_ln89_1)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 932 [4/6] (7.78ns)   --->   "%tmp_58_2 = fmul double %tmp_57_2, 5.000000e-01" [DWT/DWT_Accel.c:92]   --->   Operation 932 'dmul' 'tmp_58_2' <Predicate = (!icmp_ln85 & icmp_ln89_2)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 933 [5/6] (7.78ns)   --->   "%tmp_60_2 = fmul double %tmp_59_2, 5.000000e-01" [DWT/DWT_Accel.c:92]   --->   Operation 933 'dmul' 'tmp_60_2' <Predicate = (!icmp_ln85 & icmp_ln89_2)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 934 [6/6] (7.78ns)   --->   "%tmp_58_3 = fmul double %tmp_57_3, 5.000000e-01" [DWT/DWT_Accel.c:92]   --->   Operation 934 'dmul' 'tmp_58_3' <Predicate = (!icmp_ln85 & icmp_ln89_3)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 935 [1/2] (4.43ns)   --->   "%tmp_59_3 = fpext float %column_load_20 to double" [DWT/DWT_Accel.c:92]   --->   Operation 935 'fpext' 'tmp_59_3' <Predicate = (!icmp_ln85 & icmp_ln89_3)> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_88 : Operation 936 [2/2] (4.43ns)   --->   "%tmp_57_4 = fpext float %column_load_4 to double" [DWT/DWT_Accel.c:92]   --->   Operation 936 'fpext' 'tmp_57_4' <Predicate = (!icmp_ln85 & icmp_ln89_4)> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 89 <SV = 34> <Delay = 8.23>
ST_89 : Operation 937 [5/5] (8.23ns)   --->   "%tmp_41 = fadd double %tmp_38, %tmp_40" [DWT/DWT_Accel.c:92]   --->   Operation 937 'dadd' 'tmp_41' <Predicate = (!icmp_ln85 & icmp_ln89)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 938 [1/6] (7.78ns)   --->   "%tmp_58_1 = fmul double %tmp_57_1, 5.000000e-01" [DWT/DWT_Accel.c:92]   --->   Operation 938 'dmul' 'tmp_58_1' <Predicate = (!icmp_ln85 & icmp_ln89_1)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 939 [2/6] (7.78ns)   --->   "%tmp_60_1 = fmul double %tmp_59_1, 5.000000e-01" [DWT/DWT_Accel.c:92]   --->   Operation 939 'dmul' 'tmp_60_1' <Predicate = (!icmp_ln85 & icmp_ln89_1)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 940 [3/6] (7.78ns)   --->   "%tmp_58_2 = fmul double %tmp_57_2, 5.000000e-01" [DWT/DWT_Accel.c:92]   --->   Operation 940 'dmul' 'tmp_58_2' <Predicate = (!icmp_ln85 & icmp_ln89_2)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 941 [4/6] (7.78ns)   --->   "%tmp_60_2 = fmul double %tmp_59_2, 5.000000e-01" [DWT/DWT_Accel.c:92]   --->   Operation 941 'dmul' 'tmp_60_2' <Predicate = (!icmp_ln85 & icmp_ln89_2)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 942 [5/6] (7.78ns)   --->   "%tmp_58_3 = fmul double %tmp_57_3, 5.000000e-01" [DWT/DWT_Accel.c:92]   --->   Operation 942 'dmul' 'tmp_58_3' <Predicate = (!icmp_ln85 & icmp_ln89_3)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 943 [6/6] (7.78ns)   --->   "%tmp_60_3 = fmul double %tmp_59_3, 5.000000e-01" [DWT/DWT_Accel.c:92]   --->   Operation 943 'dmul' 'tmp_60_3' <Predicate = (!icmp_ln85 & icmp_ln89_3)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 944 [1/2] (4.43ns)   --->   "%tmp_57_4 = fpext float %column_load_4 to double" [DWT/DWT_Accel.c:92]   --->   Operation 944 'fpext' 'tmp_57_4' <Predicate = (!icmp_ln85 & icmp_ln89_4)> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_89 : Operation 945 [2/2] (4.43ns)   --->   "%tmp_59_4 = fpext float %column_load_21 to double" [DWT/DWT_Accel.c:92]   --->   Operation 945 'fpext' 'tmp_59_4' <Predicate = (!icmp_ln85 & icmp_ln89_4)> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 90 <SV = 35> <Delay = 8.23>
ST_90 : Operation 946 [4/5] (8.23ns)   --->   "%tmp_41 = fadd double %tmp_38, %tmp_40" [DWT/DWT_Accel.c:92]   --->   Operation 946 'dadd' 'tmp_41' <Predicate = (!icmp_ln85 & icmp_ln89)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 947 [5/5] (8.23ns)   --->   "%tmp_43 = fsub double %tmp_38, %tmp_40" [DWT/DWT_Accel.c:93]   --->   Operation 947 'dsub' 'tmp_43' <Predicate = (!icmp_ln85 & icmp_ln89)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 948 [1/6] (7.78ns)   --->   "%tmp_60_1 = fmul double %tmp_59_1, 5.000000e-01" [DWT/DWT_Accel.c:92]   --->   Operation 948 'dmul' 'tmp_60_1' <Predicate = (!icmp_ln85 & icmp_ln89_1)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 949 [2/6] (7.78ns)   --->   "%tmp_58_2 = fmul double %tmp_57_2, 5.000000e-01" [DWT/DWT_Accel.c:92]   --->   Operation 949 'dmul' 'tmp_58_2' <Predicate = (!icmp_ln85 & icmp_ln89_2)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 950 [3/6] (7.78ns)   --->   "%tmp_60_2 = fmul double %tmp_59_2, 5.000000e-01" [DWT/DWT_Accel.c:92]   --->   Operation 950 'dmul' 'tmp_60_2' <Predicate = (!icmp_ln85 & icmp_ln89_2)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 951 [4/6] (7.78ns)   --->   "%tmp_58_3 = fmul double %tmp_57_3, 5.000000e-01" [DWT/DWT_Accel.c:92]   --->   Operation 951 'dmul' 'tmp_58_3' <Predicate = (!icmp_ln85 & icmp_ln89_3)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 952 [5/6] (7.78ns)   --->   "%tmp_60_3 = fmul double %tmp_59_3, 5.000000e-01" [DWT/DWT_Accel.c:92]   --->   Operation 952 'dmul' 'tmp_60_3' <Predicate = (!icmp_ln85 & icmp_ln89_3)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 953 [6/6] (7.78ns)   --->   "%tmp_58_4 = fmul double %tmp_57_4, 5.000000e-01" [DWT/DWT_Accel.c:92]   --->   Operation 953 'dmul' 'tmp_58_4' <Predicate = (!icmp_ln85 & icmp_ln89_4)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 954 [1/2] (4.43ns)   --->   "%tmp_59_4 = fpext float %column_load_21 to double" [DWT/DWT_Accel.c:92]   --->   Operation 954 'fpext' 'tmp_59_4' <Predicate = (!icmp_ln85 & icmp_ln89_4)> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_90 : Operation 955 [2/2] (4.43ns)   --->   "%tmp_57_5 = fpext float %column_load_5 to double" [DWT/DWT_Accel.c:92]   --->   Operation 955 'fpext' 'tmp_57_5' <Predicate = (!icmp_ln85 & icmp_ln89_5)> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 91 <SV = 36> <Delay = 8.23>
ST_91 : Operation 956 [3/5] (8.23ns)   --->   "%tmp_41 = fadd double %tmp_38, %tmp_40" [DWT/DWT_Accel.c:92]   --->   Operation 956 'dadd' 'tmp_41' <Predicate = (!icmp_ln85 & icmp_ln89)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 957 [4/5] (8.23ns)   --->   "%tmp_43 = fsub double %tmp_38, %tmp_40" [DWT/DWT_Accel.c:93]   --->   Operation 957 'dsub' 'tmp_43' <Predicate = (!icmp_ln85 & icmp_ln89)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 958 [5/5] (8.23ns)   --->   "%tmp_61_1 = fadd double %tmp_58_1, %tmp_60_1" [DWT/DWT_Accel.c:92]   --->   Operation 958 'dadd' 'tmp_61_1' <Predicate = (!icmp_ln85 & icmp_ln89_1)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 959 [1/6] (7.78ns)   --->   "%tmp_58_2 = fmul double %tmp_57_2, 5.000000e-01" [DWT/DWT_Accel.c:92]   --->   Operation 959 'dmul' 'tmp_58_2' <Predicate = (!icmp_ln85 & icmp_ln89_2)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 960 [2/6] (7.78ns)   --->   "%tmp_60_2 = fmul double %tmp_59_2, 5.000000e-01" [DWT/DWT_Accel.c:92]   --->   Operation 960 'dmul' 'tmp_60_2' <Predicate = (!icmp_ln85 & icmp_ln89_2)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 961 [3/6] (7.78ns)   --->   "%tmp_58_3 = fmul double %tmp_57_3, 5.000000e-01" [DWT/DWT_Accel.c:92]   --->   Operation 961 'dmul' 'tmp_58_3' <Predicate = (!icmp_ln85 & icmp_ln89_3)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 962 [4/6] (7.78ns)   --->   "%tmp_60_3 = fmul double %tmp_59_3, 5.000000e-01" [DWT/DWT_Accel.c:92]   --->   Operation 962 'dmul' 'tmp_60_3' <Predicate = (!icmp_ln85 & icmp_ln89_3)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 963 [5/6] (7.78ns)   --->   "%tmp_58_4 = fmul double %tmp_57_4, 5.000000e-01" [DWT/DWT_Accel.c:92]   --->   Operation 963 'dmul' 'tmp_58_4' <Predicate = (!icmp_ln85 & icmp_ln89_4)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 964 [6/6] (7.78ns)   --->   "%tmp_60_4 = fmul double %tmp_59_4, 5.000000e-01" [DWT/DWT_Accel.c:92]   --->   Operation 964 'dmul' 'tmp_60_4' <Predicate = (!icmp_ln85 & icmp_ln89_4)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 965 [1/2] (4.43ns)   --->   "%tmp_57_5 = fpext float %column_load_5 to double" [DWT/DWT_Accel.c:92]   --->   Operation 965 'fpext' 'tmp_57_5' <Predicate = (!icmp_ln85 & icmp_ln89_5)> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_91 : Operation 966 [2/2] (4.43ns)   --->   "%tmp_59_5 = fpext float %column_load_22 to double" [DWT/DWT_Accel.c:92]   --->   Operation 966 'fpext' 'tmp_59_5' <Predicate = (!icmp_ln85 & icmp_ln89_5)> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 92 <SV = 37> <Delay = 8.23>
ST_92 : Operation 967 [2/5] (8.23ns)   --->   "%tmp_41 = fadd double %tmp_38, %tmp_40" [DWT/DWT_Accel.c:92]   --->   Operation 967 'dadd' 'tmp_41' <Predicate = (!icmp_ln85 & icmp_ln89)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 968 [3/5] (8.23ns)   --->   "%tmp_43 = fsub double %tmp_38, %tmp_40" [DWT/DWT_Accel.c:93]   --->   Operation 968 'dsub' 'tmp_43' <Predicate = (!icmp_ln85 & icmp_ln89)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 969 [4/5] (8.23ns)   --->   "%tmp_61_1 = fadd double %tmp_58_1, %tmp_60_1" [DWT/DWT_Accel.c:92]   --->   Operation 969 'dadd' 'tmp_61_1' <Predicate = (!icmp_ln85 & icmp_ln89_1)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 970 [5/5] (8.23ns)   --->   "%tmp_63_1 = fsub double %tmp_58_1, %tmp_60_1" [DWT/DWT_Accel.c:93]   --->   Operation 970 'dsub' 'tmp_63_1' <Predicate = (!icmp_ln85 & icmp_ln89_1)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 971 [1/6] (7.78ns)   --->   "%tmp_60_2 = fmul double %tmp_59_2, 5.000000e-01" [DWT/DWT_Accel.c:92]   --->   Operation 971 'dmul' 'tmp_60_2' <Predicate = (!icmp_ln85 & icmp_ln89_2)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 972 [2/6] (7.78ns)   --->   "%tmp_58_3 = fmul double %tmp_57_3, 5.000000e-01" [DWT/DWT_Accel.c:92]   --->   Operation 972 'dmul' 'tmp_58_3' <Predicate = (!icmp_ln85 & icmp_ln89_3)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 973 [3/6] (7.78ns)   --->   "%tmp_60_3 = fmul double %tmp_59_3, 5.000000e-01" [DWT/DWT_Accel.c:92]   --->   Operation 973 'dmul' 'tmp_60_3' <Predicate = (!icmp_ln85 & icmp_ln89_3)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 974 [4/6] (7.78ns)   --->   "%tmp_58_4 = fmul double %tmp_57_4, 5.000000e-01" [DWT/DWT_Accel.c:92]   --->   Operation 974 'dmul' 'tmp_58_4' <Predicate = (!icmp_ln85 & icmp_ln89_4)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 975 [5/6] (7.78ns)   --->   "%tmp_60_4 = fmul double %tmp_59_4, 5.000000e-01" [DWT/DWT_Accel.c:92]   --->   Operation 975 'dmul' 'tmp_60_4' <Predicate = (!icmp_ln85 & icmp_ln89_4)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 976 [6/6] (7.78ns)   --->   "%tmp_58_5 = fmul double %tmp_57_5, 5.000000e-01" [DWT/DWT_Accel.c:92]   --->   Operation 976 'dmul' 'tmp_58_5' <Predicate = (!icmp_ln85 & icmp_ln89_5)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 977 [1/2] (4.43ns)   --->   "%tmp_59_5 = fpext float %column_load_22 to double" [DWT/DWT_Accel.c:92]   --->   Operation 977 'fpext' 'tmp_59_5' <Predicate = (!icmp_ln85 & icmp_ln89_5)> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_92 : Operation 978 [2/2] (4.43ns)   --->   "%tmp_57_6 = fpext float %column_load_6 to double" [DWT/DWT_Accel.c:92]   --->   Operation 978 'fpext' 'tmp_57_6' <Predicate = (!icmp_ln85 & icmp_ln89_6)> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 93 <SV = 38> <Delay = 8.23>
ST_93 : Operation 979 [1/5] (8.23ns)   --->   "%tmp_41 = fadd double %tmp_38, %tmp_40" [DWT/DWT_Accel.c:92]   --->   Operation 979 'dadd' 'tmp_41' <Predicate = (!icmp_ln85 & icmp_ln89)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 980 [2/5] (8.23ns)   --->   "%tmp_43 = fsub double %tmp_38, %tmp_40" [DWT/DWT_Accel.c:93]   --->   Operation 980 'dsub' 'tmp_43' <Predicate = (!icmp_ln85 & icmp_ln89)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 981 [3/5] (8.23ns)   --->   "%tmp_61_1 = fadd double %tmp_58_1, %tmp_60_1" [DWT/DWT_Accel.c:92]   --->   Operation 981 'dadd' 'tmp_61_1' <Predicate = (!icmp_ln85 & icmp_ln89_1)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 982 [4/5] (8.23ns)   --->   "%tmp_63_1 = fsub double %tmp_58_1, %tmp_60_1" [DWT/DWT_Accel.c:93]   --->   Operation 982 'dsub' 'tmp_63_1' <Predicate = (!icmp_ln85 & icmp_ln89_1)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 983 [5/5] (8.23ns)   --->   "%tmp_61_2 = fadd double %tmp_58_2, %tmp_60_2" [DWT/DWT_Accel.c:92]   --->   Operation 983 'dadd' 'tmp_61_2' <Predicate = (!icmp_ln85 & icmp_ln89_2)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 984 [1/6] (7.78ns)   --->   "%tmp_58_3 = fmul double %tmp_57_3, 5.000000e-01" [DWT/DWT_Accel.c:92]   --->   Operation 984 'dmul' 'tmp_58_3' <Predicate = (!icmp_ln85 & icmp_ln89_3)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 985 [2/6] (7.78ns)   --->   "%tmp_60_3 = fmul double %tmp_59_3, 5.000000e-01" [DWT/DWT_Accel.c:92]   --->   Operation 985 'dmul' 'tmp_60_3' <Predicate = (!icmp_ln85 & icmp_ln89_3)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 986 [3/6] (7.78ns)   --->   "%tmp_58_4 = fmul double %tmp_57_4, 5.000000e-01" [DWT/DWT_Accel.c:92]   --->   Operation 986 'dmul' 'tmp_58_4' <Predicate = (!icmp_ln85 & icmp_ln89_4)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 987 [4/6] (7.78ns)   --->   "%tmp_60_4 = fmul double %tmp_59_4, 5.000000e-01" [DWT/DWT_Accel.c:92]   --->   Operation 987 'dmul' 'tmp_60_4' <Predicate = (!icmp_ln85 & icmp_ln89_4)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 988 [5/6] (7.78ns)   --->   "%tmp_58_5 = fmul double %tmp_57_5, 5.000000e-01" [DWT/DWT_Accel.c:92]   --->   Operation 988 'dmul' 'tmp_58_5' <Predicate = (!icmp_ln85 & icmp_ln89_5)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 989 [6/6] (7.78ns)   --->   "%tmp_60_5 = fmul double %tmp_59_5, 5.000000e-01" [DWT/DWT_Accel.c:92]   --->   Operation 989 'dmul' 'tmp_60_5' <Predicate = (!icmp_ln85 & icmp_ln89_5)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 990 [1/2] (4.43ns)   --->   "%tmp_57_6 = fpext float %column_load_6 to double" [DWT/DWT_Accel.c:92]   --->   Operation 990 'fpext' 'tmp_57_6' <Predicate = (!icmp_ln85 & icmp_ln89_6)> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_93 : Operation 991 [2/2] (4.43ns)   --->   "%tmp_59_6 = fpext float %column_load_23 to double" [DWT/DWT_Accel.c:92]   --->   Operation 991 'fpext' 'tmp_59_6' <Predicate = (!icmp_ln85 & icmp_ln89_6)> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 94 <SV = 39> <Delay = 8.23>
ST_94 : Operation 992 [2/2] (5.20ns)   --->   "%tmp_42 = fptrunc double %tmp_41 to float" [DWT/DWT_Accel.c:92]   --->   Operation 992 'fptrunc' 'tmp_42' <Predicate = (!icmp_ln85 & icmp_ln89)> <Delay = 5.20> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_94 : Operation 993 [1/5] (8.23ns)   --->   "%tmp_43 = fsub double %tmp_38, %tmp_40" [DWT/DWT_Accel.c:93]   --->   Operation 993 'dsub' 'tmp_43' <Predicate = (!icmp_ln85 & icmp_ln89)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 994 [2/5] (8.23ns)   --->   "%tmp_61_1 = fadd double %tmp_58_1, %tmp_60_1" [DWT/DWT_Accel.c:92]   --->   Operation 994 'dadd' 'tmp_61_1' <Predicate = (!icmp_ln85 & icmp_ln89_1)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 995 [3/5] (8.23ns)   --->   "%tmp_63_1 = fsub double %tmp_58_1, %tmp_60_1" [DWT/DWT_Accel.c:93]   --->   Operation 995 'dsub' 'tmp_63_1' <Predicate = (!icmp_ln85 & icmp_ln89_1)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 996 [4/5] (8.23ns)   --->   "%tmp_61_2 = fadd double %tmp_58_2, %tmp_60_2" [DWT/DWT_Accel.c:92]   --->   Operation 996 'dadd' 'tmp_61_2' <Predicate = (!icmp_ln85 & icmp_ln89_2)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 997 [5/5] (8.23ns)   --->   "%tmp_63_2 = fsub double %tmp_58_2, %tmp_60_2" [DWT/DWT_Accel.c:93]   --->   Operation 997 'dsub' 'tmp_63_2' <Predicate = (!icmp_ln85 & icmp_ln89_2)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 998 [1/6] (7.78ns)   --->   "%tmp_60_3 = fmul double %tmp_59_3, 5.000000e-01" [DWT/DWT_Accel.c:92]   --->   Operation 998 'dmul' 'tmp_60_3' <Predicate = (!icmp_ln85 & icmp_ln89_3)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 999 [2/6] (7.78ns)   --->   "%tmp_58_4 = fmul double %tmp_57_4, 5.000000e-01" [DWT/DWT_Accel.c:92]   --->   Operation 999 'dmul' 'tmp_58_4' <Predicate = (!icmp_ln85 & icmp_ln89_4)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 1000 [3/6] (7.78ns)   --->   "%tmp_60_4 = fmul double %tmp_59_4, 5.000000e-01" [DWT/DWT_Accel.c:92]   --->   Operation 1000 'dmul' 'tmp_60_4' <Predicate = (!icmp_ln85 & icmp_ln89_4)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 1001 [4/6] (7.78ns)   --->   "%tmp_58_5 = fmul double %tmp_57_5, 5.000000e-01" [DWT/DWT_Accel.c:92]   --->   Operation 1001 'dmul' 'tmp_58_5' <Predicate = (!icmp_ln85 & icmp_ln89_5)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 1002 [5/6] (7.78ns)   --->   "%tmp_60_5 = fmul double %tmp_59_5, 5.000000e-01" [DWT/DWT_Accel.c:92]   --->   Operation 1002 'dmul' 'tmp_60_5' <Predicate = (!icmp_ln85 & icmp_ln89_5)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 1003 [6/6] (7.78ns)   --->   "%tmp_58_6 = fmul double %tmp_57_6, 5.000000e-01" [DWT/DWT_Accel.c:92]   --->   Operation 1003 'dmul' 'tmp_58_6' <Predicate = (!icmp_ln85 & icmp_ln89_6)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 1004 [1/2] (4.43ns)   --->   "%tmp_59_6 = fpext float %column_load_23 to double" [DWT/DWT_Accel.c:92]   --->   Operation 1004 'fpext' 'tmp_59_6' <Predicate = (!icmp_ln85 & icmp_ln89_6)> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_94 : Operation 1005 [2/2] (4.43ns)   --->   "%tmp_57_7 = fpext float %column_load_7 to double" [DWT/DWT_Accel.c:92]   --->   Operation 1005 'fpext' 'tmp_57_7' <Predicate = (!icmp_ln85 & icmp_ln89_7)> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_94 : Operation 1006 [1/1] (1.87ns)   --->   "%add_ln85 = add i7 %l2_0_0, 8" [DWT/DWT_Accel.c:85]   --->   Operation 1006 'add' 'add_ln85' <Predicate = (!icmp_ln85)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 1007 [1/1] (0.00ns)   --->   "br label %.preheader1.0" [DWT/DWT_Accel.c:85]   --->   Operation 1007 'br' <Predicate = (!icmp_ln85)> <Delay = 0.00>

State 95 <SV = 40> <Delay = 8.45>
ST_95 : Operation 1008 [1/2] (5.20ns)   --->   "%tmp_42 = fptrunc double %tmp_41 to float" [DWT/DWT_Accel.c:92]   --->   Operation 1008 'fptrunc' 'tmp_42' <Predicate = (icmp_ln89)> <Delay = 5.20> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_95 : Operation 1009 [1/1] (0.00ns)   --->   "%zext_ln92_2 = zext i7 %l2_0_0 to i64" [DWT/DWT_Accel.c:92]   --->   Operation 1009 'zext' 'zext_ln92_2' <Predicate = (icmp_ln89)> <Delay = 0.00>
ST_95 : Operation 1010 [1/1] (0.00ns)   --->   "%tempc_addr = getelementptr inbounds [120 x float]* %tempc, i64 0, i64 %zext_ln92_2" [DWT/DWT_Accel.c:92]   --->   Operation 1010 'getelementptr' 'tempc_addr' <Predicate = (icmp_ln89)> <Delay = 0.00>
ST_95 : Operation 1011 [1/1] (3.25ns)   --->   "store float %tmp_42, float* %tempc_addr, align 16" [DWT/DWT_Accel.c:92]   --->   Operation 1011 'store' <Predicate = (icmp_ln89)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_95 : Operation 1012 [2/2] (5.20ns)   --->   "%tmp_44 = fptrunc double %tmp_43 to float" [DWT/DWT_Accel.c:93]   --->   Operation 1012 'fptrunc' 'tmp_44' <Predicate = (icmp_ln89)> <Delay = 5.20> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_95 : Operation 1013 [1/1] (1.87ns)   --->   "%add_ln93 = add i7 %l2_0_0, %zext_ln89" [DWT/DWT_Accel.c:93]   --->   Operation 1013 'add' 'add_ln93' <Predicate = (icmp_ln89)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 1014 [1/5] (8.23ns)   --->   "%tmp_61_1 = fadd double %tmp_58_1, %tmp_60_1" [DWT/DWT_Accel.c:92]   --->   Operation 1014 'dadd' 'tmp_61_1' <Predicate = (icmp_ln89_1)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 1015 [2/5] (8.23ns)   --->   "%tmp_63_1 = fsub double %tmp_58_1, %tmp_60_1" [DWT/DWT_Accel.c:93]   --->   Operation 1015 'dsub' 'tmp_63_1' <Predicate = (icmp_ln89_1)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 1016 [3/5] (8.23ns)   --->   "%tmp_61_2 = fadd double %tmp_58_2, %tmp_60_2" [DWT/DWT_Accel.c:92]   --->   Operation 1016 'dadd' 'tmp_61_2' <Predicate = (icmp_ln89_2)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 1017 [4/5] (8.23ns)   --->   "%tmp_63_2 = fsub double %tmp_58_2, %tmp_60_2" [DWT/DWT_Accel.c:93]   --->   Operation 1017 'dsub' 'tmp_63_2' <Predicate = (icmp_ln89_2)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 1018 [5/5] (8.23ns)   --->   "%tmp_61_3 = fadd double %tmp_58_3, %tmp_60_3" [DWT/DWT_Accel.c:92]   --->   Operation 1018 'dadd' 'tmp_61_3' <Predicate = (icmp_ln89_3)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 1019 [1/6] (7.78ns)   --->   "%tmp_58_4 = fmul double %tmp_57_4, 5.000000e-01" [DWT/DWT_Accel.c:92]   --->   Operation 1019 'dmul' 'tmp_58_4' <Predicate = (icmp_ln89_4)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 1020 [2/6] (7.78ns)   --->   "%tmp_60_4 = fmul double %tmp_59_4, 5.000000e-01" [DWT/DWT_Accel.c:92]   --->   Operation 1020 'dmul' 'tmp_60_4' <Predicate = (icmp_ln89_4)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 1021 [3/6] (7.78ns)   --->   "%tmp_58_5 = fmul double %tmp_57_5, 5.000000e-01" [DWT/DWT_Accel.c:92]   --->   Operation 1021 'dmul' 'tmp_58_5' <Predicate = (icmp_ln89_5)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 1022 [4/6] (7.78ns)   --->   "%tmp_60_5 = fmul double %tmp_59_5, 5.000000e-01" [DWT/DWT_Accel.c:92]   --->   Operation 1022 'dmul' 'tmp_60_5' <Predicate = (icmp_ln89_5)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 1023 [5/6] (7.78ns)   --->   "%tmp_58_6 = fmul double %tmp_57_6, 5.000000e-01" [DWT/DWT_Accel.c:92]   --->   Operation 1023 'dmul' 'tmp_58_6' <Predicate = (icmp_ln89_6)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 1024 [6/6] (7.78ns)   --->   "%tmp_60_6 = fmul double %tmp_59_6, 5.000000e-01" [DWT/DWT_Accel.c:92]   --->   Operation 1024 'dmul' 'tmp_60_6' <Predicate = (icmp_ln89_6)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 1025 [1/2] (4.43ns)   --->   "%tmp_57_7 = fpext float %column_load_7 to double" [DWT/DWT_Accel.c:92]   --->   Operation 1025 'fpext' 'tmp_57_7' <Predicate = (icmp_ln89_7)> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_95 : Operation 1026 [2/2] (4.43ns)   --->   "%tmp_59_7 = fpext float %column_load_24 to double" [DWT/DWT_Accel.c:92]   --->   Operation 1026 'fpext' 'tmp_59_7' <Predicate = (icmp_ln89_7)> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 96 <SV = 41> <Delay = 8.45>
ST_96 : Operation 1027 [1/2] (5.20ns)   --->   "%tmp_44 = fptrunc double %tmp_43 to float" [DWT/DWT_Accel.c:93]   --->   Operation 1027 'fptrunc' 'tmp_44' <Predicate = (icmp_ln89)> <Delay = 5.20> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_96 : Operation 1028 [1/1] (0.00ns)   --->   "%zext_ln93 = zext i7 %add_ln93 to i64" [DWT/DWT_Accel.c:93]   --->   Operation 1028 'zext' 'zext_ln93' <Predicate = (icmp_ln89)> <Delay = 0.00>
ST_96 : Operation 1029 [1/1] (0.00ns)   --->   "%tempc_addr_17 = getelementptr inbounds [120 x float]* %tempc, i64 0, i64 %zext_ln93" [DWT/DWT_Accel.c:93]   --->   Operation 1029 'getelementptr' 'tempc_addr_17' <Predicate = (icmp_ln89)> <Delay = 0.00>
ST_96 : Operation 1030 [1/1] (3.25ns)   --->   "store float %tmp_44, float* %tempc_addr_17, align 4" [DWT/DWT_Accel.c:93]   --->   Operation 1030 'store' <Predicate = (icmp_ln89)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_96 : Operation 1031 [1/1] (0.00ns)   --->   "br label %hls_label_1_end" [DWT/DWT_Accel.c:94]   --->   Operation 1031 'br' <Predicate = (icmp_ln89)> <Delay = 0.00>
ST_96 : Operation 1032 [2/2] (5.20ns)   --->   "%tmp_62_1 = fptrunc double %tmp_61_1 to float" [DWT/DWT_Accel.c:92]   --->   Operation 1032 'fptrunc' 'tmp_62_1' <Predicate = (icmp_ln89_1)> <Delay = 5.20> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_96 : Operation 1033 [1/5] (8.23ns)   --->   "%tmp_63_1 = fsub double %tmp_58_1, %tmp_60_1" [DWT/DWT_Accel.c:93]   --->   Operation 1033 'dsub' 'tmp_63_1' <Predicate = (icmp_ln89_1)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 1034 [2/5] (8.23ns)   --->   "%tmp_61_2 = fadd double %tmp_58_2, %tmp_60_2" [DWT/DWT_Accel.c:92]   --->   Operation 1034 'dadd' 'tmp_61_2' <Predicate = (icmp_ln89_2)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 1035 [3/5] (8.23ns)   --->   "%tmp_63_2 = fsub double %tmp_58_2, %tmp_60_2" [DWT/DWT_Accel.c:93]   --->   Operation 1035 'dsub' 'tmp_63_2' <Predicate = (icmp_ln89_2)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 1036 [4/5] (8.23ns)   --->   "%tmp_61_3 = fadd double %tmp_58_3, %tmp_60_3" [DWT/DWT_Accel.c:92]   --->   Operation 1036 'dadd' 'tmp_61_3' <Predicate = (icmp_ln89_3)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 1037 [5/5] (8.23ns)   --->   "%tmp_63_3 = fsub double %tmp_58_3, %tmp_60_3" [DWT/DWT_Accel.c:93]   --->   Operation 1037 'dsub' 'tmp_63_3' <Predicate = (icmp_ln89_3)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 1038 [1/6] (7.78ns)   --->   "%tmp_60_4 = fmul double %tmp_59_4, 5.000000e-01" [DWT/DWT_Accel.c:92]   --->   Operation 1038 'dmul' 'tmp_60_4' <Predicate = (icmp_ln89_4)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 1039 [2/6] (7.78ns)   --->   "%tmp_58_5 = fmul double %tmp_57_5, 5.000000e-01" [DWT/DWT_Accel.c:92]   --->   Operation 1039 'dmul' 'tmp_58_5' <Predicate = (icmp_ln89_5)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 1040 [3/6] (7.78ns)   --->   "%tmp_60_5 = fmul double %tmp_59_5, 5.000000e-01" [DWT/DWT_Accel.c:92]   --->   Operation 1040 'dmul' 'tmp_60_5' <Predicate = (icmp_ln89_5)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 1041 [4/6] (7.78ns)   --->   "%tmp_58_6 = fmul double %tmp_57_6, 5.000000e-01" [DWT/DWT_Accel.c:92]   --->   Operation 1041 'dmul' 'tmp_58_6' <Predicate = (icmp_ln89_6)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 1042 [5/6] (7.78ns)   --->   "%tmp_60_6 = fmul double %tmp_59_6, 5.000000e-01" [DWT/DWT_Accel.c:92]   --->   Operation 1042 'dmul' 'tmp_60_6' <Predicate = (icmp_ln89_6)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 1043 [6/6] (7.78ns)   --->   "%tmp_58_7 = fmul double %tmp_57_7, 5.000000e-01" [DWT/DWT_Accel.c:92]   --->   Operation 1043 'dmul' 'tmp_58_7' <Predicate = (icmp_ln89_7)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 1044 [1/2] (4.43ns)   --->   "%tmp_59_7 = fpext float %column_load_24 to double" [DWT/DWT_Accel.c:92]   --->   Operation 1044 'fpext' 'tmp_59_7' <Predicate = (icmp_ln89_7)> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 97 <SV = 42> <Delay = 8.45>
ST_97 : Operation 1045 [1/2] (5.20ns)   --->   "%tmp_62_1 = fptrunc double %tmp_61_1 to float" [DWT/DWT_Accel.c:92]   --->   Operation 1045 'fptrunc' 'tmp_62_1' <Predicate = (icmp_ln89_1)> <Delay = 5.20> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_97 : Operation 1046 [1/1] (0.00ns)   --->   "%zext_ln92_5 = zext i7 %or_ln85 to i64" [DWT/DWT_Accel.c:92]   --->   Operation 1046 'zext' 'zext_ln92_5' <Predicate = (icmp_ln89_1)> <Delay = 0.00>
ST_97 : Operation 1047 [1/1] (0.00ns)   --->   "%tempc_addr_1 = getelementptr inbounds [120 x float]* %tempc, i64 0, i64 %zext_ln92_5" [DWT/DWT_Accel.c:92]   --->   Operation 1047 'getelementptr' 'tempc_addr_1' <Predicate = (icmp_ln89_1)> <Delay = 0.00>
ST_97 : Operation 1048 [1/1] (3.25ns)   --->   "store float %tmp_62_1, float* %tempc_addr_1, align 4" [DWT/DWT_Accel.c:92]   --->   Operation 1048 'store' <Predicate = (icmp_ln89_1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_97 : Operation 1049 [2/2] (5.20ns)   --->   "%tmp_64_1 = fptrunc double %tmp_63_1 to float" [DWT/DWT_Accel.c:93]   --->   Operation 1049 'fptrunc' 'tmp_64_1' <Predicate = (icmp_ln89_1)> <Delay = 5.20> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_97 : Operation 1050 [1/5] (8.23ns)   --->   "%tmp_61_2 = fadd double %tmp_58_2, %tmp_60_2" [DWT/DWT_Accel.c:92]   --->   Operation 1050 'dadd' 'tmp_61_2' <Predicate = (icmp_ln89_2)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 1051 [2/5] (8.23ns)   --->   "%tmp_63_2 = fsub double %tmp_58_2, %tmp_60_2" [DWT/DWT_Accel.c:93]   --->   Operation 1051 'dsub' 'tmp_63_2' <Predicate = (icmp_ln89_2)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 1052 [3/5] (8.23ns)   --->   "%tmp_61_3 = fadd double %tmp_58_3, %tmp_60_3" [DWT/DWT_Accel.c:92]   --->   Operation 1052 'dadd' 'tmp_61_3' <Predicate = (icmp_ln89_3)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 1053 [4/5] (8.23ns)   --->   "%tmp_63_3 = fsub double %tmp_58_3, %tmp_60_3" [DWT/DWT_Accel.c:93]   --->   Operation 1053 'dsub' 'tmp_63_3' <Predicate = (icmp_ln89_3)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 1054 [5/5] (8.23ns)   --->   "%tmp_61_4 = fadd double %tmp_58_4, %tmp_60_4" [DWT/DWT_Accel.c:92]   --->   Operation 1054 'dadd' 'tmp_61_4' <Predicate = (icmp_ln89_4)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 1055 [1/6] (7.78ns)   --->   "%tmp_58_5 = fmul double %tmp_57_5, 5.000000e-01" [DWT/DWT_Accel.c:92]   --->   Operation 1055 'dmul' 'tmp_58_5' <Predicate = (icmp_ln89_5)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 1056 [2/6] (7.78ns)   --->   "%tmp_60_5 = fmul double %tmp_59_5, 5.000000e-01" [DWT/DWT_Accel.c:92]   --->   Operation 1056 'dmul' 'tmp_60_5' <Predicate = (icmp_ln89_5)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 1057 [3/6] (7.78ns)   --->   "%tmp_58_6 = fmul double %tmp_57_6, 5.000000e-01" [DWT/DWT_Accel.c:92]   --->   Operation 1057 'dmul' 'tmp_58_6' <Predicate = (icmp_ln89_6)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 1058 [4/6] (7.78ns)   --->   "%tmp_60_6 = fmul double %tmp_59_6, 5.000000e-01" [DWT/DWT_Accel.c:92]   --->   Operation 1058 'dmul' 'tmp_60_6' <Predicate = (icmp_ln89_6)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 1059 [5/6] (7.78ns)   --->   "%tmp_58_7 = fmul double %tmp_57_7, 5.000000e-01" [DWT/DWT_Accel.c:92]   --->   Operation 1059 'dmul' 'tmp_58_7' <Predicate = (icmp_ln89_7)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 1060 [6/6] (7.78ns)   --->   "%tmp_60_7 = fmul double %tmp_59_7, 5.000000e-01" [DWT/DWT_Accel.c:92]   --->   Operation 1060 'dmul' 'tmp_60_7' <Predicate = (icmp_ln89_7)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 98 <SV = 43> <Delay = 8.45>
ST_98 : Operation 1061 [1/2] (5.20ns)   --->   "%tmp_64_1 = fptrunc double %tmp_63_1 to float" [DWT/DWT_Accel.c:93]   --->   Operation 1061 'fptrunc' 'tmp_64_1' <Predicate = (icmp_ln89_1)> <Delay = 5.20> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_98 : Operation 1062 [1/1] (1.87ns)   --->   "%add_ln93_1 = add i7 %or_ln85, %zext_ln89" [DWT/DWT_Accel.c:93]   --->   Operation 1062 'add' 'add_ln93_1' <Predicate = (icmp_ln89_1)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 1063 [1/1] (0.00ns)   --->   "%zext_ln93_1 = zext i7 %add_ln93_1 to i64" [DWT/DWT_Accel.c:93]   --->   Operation 1063 'zext' 'zext_ln93_1' <Predicate = (icmp_ln89_1)> <Delay = 0.00>
ST_98 : Operation 1064 [1/1] (0.00ns)   --->   "%tempc_addr_18 = getelementptr inbounds [120 x float]* %tempc, i64 0, i64 %zext_ln93_1" [DWT/DWT_Accel.c:93]   --->   Operation 1064 'getelementptr' 'tempc_addr_18' <Predicate = (icmp_ln89_1)> <Delay = 0.00>
ST_98 : Operation 1065 [1/1] (3.25ns)   --->   "store float %tmp_64_1, float* %tempc_addr_18, align 4" [DWT/DWT_Accel.c:93]   --->   Operation 1065 'store' <Predicate = (icmp_ln89_1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_98 : Operation 1066 [1/1] (0.00ns)   --->   "br label %._crit_edge9.1" [DWT/DWT_Accel.c:94]   --->   Operation 1066 'br' <Predicate = (icmp_ln89_1)> <Delay = 0.00>
ST_98 : Operation 1067 [2/2] (5.20ns)   --->   "%tmp_62_2 = fptrunc double %tmp_61_2 to float" [DWT/DWT_Accel.c:92]   --->   Operation 1067 'fptrunc' 'tmp_62_2' <Predicate = (icmp_ln89_2)> <Delay = 5.20> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_98 : Operation 1068 [1/5] (8.23ns)   --->   "%tmp_63_2 = fsub double %tmp_58_2, %tmp_60_2" [DWT/DWT_Accel.c:93]   --->   Operation 1068 'dsub' 'tmp_63_2' <Predicate = (icmp_ln89_2)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 1069 [2/5] (8.23ns)   --->   "%tmp_61_3 = fadd double %tmp_58_3, %tmp_60_3" [DWT/DWT_Accel.c:92]   --->   Operation 1069 'dadd' 'tmp_61_3' <Predicate = (icmp_ln89_3)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 1070 [3/5] (8.23ns)   --->   "%tmp_63_3 = fsub double %tmp_58_3, %tmp_60_3" [DWT/DWT_Accel.c:93]   --->   Operation 1070 'dsub' 'tmp_63_3' <Predicate = (icmp_ln89_3)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 1071 [4/5] (8.23ns)   --->   "%tmp_61_4 = fadd double %tmp_58_4, %tmp_60_4" [DWT/DWT_Accel.c:92]   --->   Operation 1071 'dadd' 'tmp_61_4' <Predicate = (icmp_ln89_4)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 1072 [5/5] (8.23ns)   --->   "%tmp_63_4 = fsub double %tmp_58_4, %tmp_60_4" [DWT/DWT_Accel.c:93]   --->   Operation 1072 'dsub' 'tmp_63_4' <Predicate = (icmp_ln89_4)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 1073 [1/6] (7.78ns)   --->   "%tmp_60_5 = fmul double %tmp_59_5, 5.000000e-01" [DWT/DWT_Accel.c:92]   --->   Operation 1073 'dmul' 'tmp_60_5' <Predicate = (icmp_ln89_5)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 1074 [2/6] (7.78ns)   --->   "%tmp_58_6 = fmul double %tmp_57_6, 5.000000e-01" [DWT/DWT_Accel.c:92]   --->   Operation 1074 'dmul' 'tmp_58_6' <Predicate = (icmp_ln89_6)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 1075 [3/6] (7.78ns)   --->   "%tmp_60_6 = fmul double %tmp_59_6, 5.000000e-01" [DWT/DWT_Accel.c:92]   --->   Operation 1075 'dmul' 'tmp_60_6' <Predicate = (icmp_ln89_6)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 1076 [4/6] (7.78ns)   --->   "%tmp_58_7 = fmul double %tmp_57_7, 5.000000e-01" [DWT/DWT_Accel.c:92]   --->   Operation 1076 'dmul' 'tmp_58_7' <Predicate = (icmp_ln89_7)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 1077 [5/6] (7.78ns)   --->   "%tmp_60_7 = fmul double %tmp_59_7, 5.000000e-01" [DWT/DWT_Accel.c:92]   --->   Operation 1077 'dmul' 'tmp_60_7' <Predicate = (icmp_ln89_7)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 99 <SV = 44> <Delay = 8.45>
ST_99 : Operation 1078 [1/2] (5.20ns)   --->   "%tmp_62_2 = fptrunc double %tmp_61_2 to float" [DWT/DWT_Accel.c:92]   --->   Operation 1078 'fptrunc' 'tmp_62_2' <Predicate = (icmp_ln89_2)> <Delay = 5.20> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_99 : Operation 1079 [1/1] (0.00ns)   --->   "%zext_ln92_8 = zext i7 %or_ln85_1 to i64" [DWT/DWT_Accel.c:92]   --->   Operation 1079 'zext' 'zext_ln92_8' <Predicate = (icmp_ln89_2)> <Delay = 0.00>
ST_99 : Operation 1080 [1/1] (0.00ns)   --->   "%tempc_addr_2 = getelementptr inbounds [120 x float]* %tempc, i64 0, i64 %zext_ln92_8" [DWT/DWT_Accel.c:92]   --->   Operation 1080 'getelementptr' 'tempc_addr_2' <Predicate = (icmp_ln89_2)> <Delay = 0.00>
ST_99 : Operation 1081 [1/1] (3.25ns)   --->   "store float %tmp_62_2, float* %tempc_addr_2, align 8" [DWT/DWT_Accel.c:92]   --->   Operation 1081 'store' <Predicate = (icmp_ln89_2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_99 : Operation 1082 [2/2] (5.20ns)   --->   "%tmp_64_2 = fptrunc double %tmp_63_2 to float" [DWT/DWT_Accel.c:93]   --->   Operation 1082 'fptrunc' 'tmp_64_2' <Predicate = (icmp_ln89_2)> <Delay = 5.20> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_99 : Operation 1083 [1/5] (8.23ns)   --->   "%tmp_61_3 = fadd double %tmp_58_3, %tmp_60_3" [DWT/DWT_Accel.c:92]   --->   Operation 1083 'dadd' 'tmp_61_3' <Predicate = (icmp_ln89_3)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 1084 [2/5] (8.23ns)   --->   "%tmp_63_3 = fsub double %tmp_58_3, %tmp_60_3" [DWT/DWT_Accel.c:93]   --->   Operation 1084 'dsub' 'tmp_63_3' <Predicate = (icmp_ln89_3)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 1085 [3/5] (8.23ns)   --->   "%tmp_61_4 = fadd double %tmp_58_4, %tmp_60_4" [DWT/DWT_Accel.c:92]   --->   Operation 1085 'dadd' 'tmp_61_4' <Predicate = (icmp_ln89_4)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 1086 [4/5] (8.23ns)   --->   "%tmp_63_4 = fsub double %tmp_58_4, %tmp_60_4" [DWT/DWT_Accel.c:93]   --->   Operation 1086 'dsub' 'tmp_63_4' <Predicate = (icmp_ln89_4)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 1087 [5/5] (8.23ns)   --->   "%tmp_61_5 = fadd double %tmp_58_5, %tmp_60_5" [DWT/DWT_Accel.c:92]   --->   Operation 1087 'dadd' 'tmp_61_5' <Predicate = (icmp_ln89_5)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 1088 [1/6] (7.78ns)   --->   "%tmp_58_6 = fmul double %tmp_57_6, 5.000000e-01" [DWT/DWT_Accel.c:92]   --->   Operation 1088 'dmul' 'tmp_58_6' <Predicate = (icmp_ln89_6)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 1089 [2/6] (7.78ns)   --->   "%tmp_60_6 = fmul double %tmp_59_6, 5.000000e-01" [DWT/DWT_Accel.c:92]   --->   Operation 1089 'dmul' 'tmp_60_6' <Predicate = (icmp_ln89_6)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 1090 [3/6] (7.78ns)   --->   "%tmp_58_7 = fmul double %tmp_57_7, 5.000000e-01" [DWT/DWT_Accel.c:92]   --->   Operation 1090 'dmul' 'tmp_58_7' <Predicate = (icmp_ln89_7)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 1091 [4/6] (7.78ns)   --->   "%tmp_60_7 = fmul double %tmp_59_7, 5.000000e-01" [DWT/DWT_Accel.c:92]   --->   Operation 1091 'dmul' 'tmp_60_7' <Predicate = (icmp_ln89_7)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 100 <SV = 45> <Delay = 8.45>
ST_100 : Operation 1092 [1/2] (5.20ns)   --->   "%tmp_64_2 = fptrunc double %tmp_63_2 to float" [DWT/DWT_Accel.c:93]   --->   Operation 1092 'fptrunc' 'tmp_64_2' <Predicate = (icmp_ln89_2)> <Delay = 5.20> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_100 : Operation 1093 [1/1] (1.87ns)   --->   "%add_ln93_2 = add i7 %or_ln85_1, %zext_ln89" [DWT/DWT_Accel.c:93]   --->   Operation 1093 'add' 'add_ln93_2' <Predicate = (icmp_ln89_2)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 1094 [1/1] (0.00ns)   --->   "%zext_ln93_2 = zext i7 %add_ln93_2 to i64" [DWT/DWT_Accel.c:93]   --->   Operation 1094 'zext' 'zext_ln93_2' <Predicate = (icmp_ln89_2)> <Delay = 0.00>
ST_100 : Operation 1095 [1/1] (0.00ns)   --->   "%tempc_addr_19 = getelementptr inbounds [120 x float]* %tempc, i64 0, i64 %zext_ln93_2" [DWT/DWT_Accel.c:93]   --->   Operation 1095 'getelementptr' 'tempc_addr_19' <Predicate = (icmp_ln89_2)> <Delay = 0.00>
ST_100 : Operation 1096 [1/1] (3.25ns)   --->   "store float %tmp_64_2, float* %tempc_addr_19, align 4" [DWT/DWT_Accel.c:93]   --->   Operation 1096 'store' <Predicate = (icmp_ln89_2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_100 : Operation 1097 [1/1] (0.00ns)   --->   "br label %._crit_edge9.2" [DWT/DWT_Accel.c:94]   --->   Operation 1097 'br' <Predicate = (icmp_ln89_2)> <Delay = 0.00>
ST_100 : Operation 1098 [2/2] (5.20ns)   --->   "%tmp_62_3 = fptrunc double %tmp_61_3 to float" [DWT/DWT_Accel.c:92]   --->   Operation 1098 'fptrunc' 'tmp_62_3' <Predicate = (icmp_ln89_3)> <Delay = 5.20> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_100 : Operation 1099 [1/5] (8.23ns)   --->   "%tmp_63_3 = fsub double %tmp_58_3, %tmp_60_3" [DWT/DWT_Accel.c:93]   --->   Operation 1099 'dsub' 'tmp_63_3' <Predicate = (icmp_ln89_3)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 1100 [2/5] (8.23ns)   --->   "%tmp_61_4 = fadd double %tmp_58_4, %tmp_60_4" [DWT/DWT_Accel.c:92]   --->   Operation 1100 'dadd' 'tmp_61_4' <Predicate = (icmp_ln89_4)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 1101 [3/5] (8.23ns)   --->   "%tmp_63_4 = fsub double %tmp_58_4, %tmp_60_4" [DWT/DWT_Accel.c:93]   --->   Operation 1101 'dsub' 'tmp_63_4' <Predicate = (icmp_ln89_4)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 1102 [4/5] (8.23ns)   --->   "%tmp_61_5 = fadd double %tmp_58_5, %tmp_60_5" [DWT/DWT_Accel.c:92]   --->   Operation 1102 'dadd' 'tmp_61_5' <Predicate = (icmp_ln89_5)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 1103 [5/5] (8.23ns)   --->   "%tmp_63_5 = fsub double %tmp_58_5, %tmp_60_5" [DWT/DWT_Accel.c:93]   --->   Operation 1103 'dsub' 'tmp_63_5' <Predicate = (icmp_ln89_5)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 1104 [1/6] (7.78ns)   --->   "%tmp_60_6 = fmul double %tmp_59_6, 5.000000e-01" [DWT/DWT_Accel.c:92]   --->   Operation 1104 'dmul' 'tmp_60_6' <Predicate = (icmp_ln89_6)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 1105 [2/6] (7.78ns)   --->   "%tmp_58_7 = fmul double %tmp_57_7, 5.000000e-01" [DWT/DWT_Accel.c:92]   --->   Operation 1105 'dmul' 'tmp_58_7' <Predicate = (icmp_ln89_7)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 1106 [3/6] (7.78ns)   --->   "%tmp_60_7 = fmul double %tmp_59_7, 5.000000e-01" [DWT/DWT_Accel.c:92]   --->   Operation 1106 'dmul' 'tmp_60_7' <Predicate = (icmp_ln89_7)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 101 <SV = 46> <Delay = 8.45>
ST_101 : Operation 1107 [1/2] (5.20ns)   --->   "%tmp_62_3 = fptrunc double %tmp_61_3 to float" [DWT/DWT_Accel.c:92]   --->   Operation 1107 'fptrunc' 'tmp_62_3' <Predicate = (icmp_ln89_3)> <Delay = 5.20> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_101 : Operation 1108 [1/1] (0.00ns)   --->   "%zext_ln92_11 = zext i7 %or_ln85_2 to i64" [DWT/DWT_Accel.c:92]   --->   Operation 1108 'zext' 'zext_ln92_11' <Predicate = (icmp_ln89_3)> <Delay = 0.00>
ST_101 : Operation 1109 [1/1] (0.00ns)   --->   "%tempc_addr_20 = getelementptr inbounds [120 x float]* %tempc, i64 0, i64 %zext_ln92_11" [DWT/DWT_Accel.c:92]   --->   Operation 1109 'getelementptr' 'tempc_addr_20' <Predicate = (icmp_ln89_3)> <Delay = 0.00>
ST_101 : Operation 1110 [1/1] (3.25ns)   --->   "store float %tmp_62_3, float* %tempc_addr_20, align 4" [DWT/DWT_Accel.c:92]   --->   Operation 1110 'store' <Predicate = (icmp_ln89_3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_101 : Operation 1111 [2/2] (5.20ns)   --->   "%tmp_64_3 = fptrunc double %tmp_63_3 to float" [DWT/DWT_Accel.c:93]   --->   Operation 1111 'fptrunc' 'tmp_64_3' <Predicate = (icmp_ln89_3)> <Delay = 5.20> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_101 : Operation 1112 [1/5] (8.23ns)   --->   "%tmp_61_4 = fadd double %tmp_58_4, %tmp_60_4" [DWT/DWT_Accel.c:92]   --->   Operation 1112 'dadd' 'tmp_61_4' <Predicate = (icmp_ln89_4)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 1113 [2/5] (8.23ns)   --->   "%tmp_63_4 = fsub double %tmp_58_4, %tmp_60_4" [DWT/DWT_Accel.c:93]   --->   Operation 1113 'dsub' 'tmp_63_4' <Predicate = (icmp_ln89_4)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 1114 [3/5] (8.23ns)   --->   "%tmp_61_5 = fadd double %tmp_58_5, %tmp_60_5" [DWT/DWT_Accel.c:92]   --->   Operation 1114 'dadd' 'tmp_61_5' <Predicate = (icmp_ln89_5)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 1115 [4/5] (8.23ns)   --->   "%tmp_63_5 = fsub double %tmp_58_5, %tmp_60_5" [DWT/DWT_Accel.c:93]   --->   Operation 1115 'dsub' 'tmp_63_5' <Predicate = (icmp_ln89_5)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 1116 [5/5] (8.23ns)   --->   "%tmp_61_6 = fadd double %tmp_58_6, %tmp_60_6" [DWT/DWT_Accel.c:92]   --->   Operation 1116 'dadd' 'tmp_61_6' <Predicate = (icmp_ln89_6)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 1117 [1/6] (7.78ns)   --->   "%tmp_58_7 = fmul double %tmp_57_7, 5.000000e-01" [DWT/DWT_Accel.c:92]   --->   Operation 1117 'dmul' 'tmp_58_7' <Predicate = (icmp_ln89_7)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 1118 [2/6] (7.78ns)   --->   "%tmp_60_7 = fmul double %tmp_59_7, 5.000000e-01" [DWT/DWT_Accel.c:92]   --->   Operation 1118 'dmul' 'tmp_60_7' <Predicate = (icmp_ln89_7)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 102 <SV = 47> <Delay = 8.45>
ST_102 : Operation 1119 [1/2] (5.20ns)   --->   "%tmp_64_3 = fptrunc double %tmp_63_3 to float" [DWT/DWT_Accel.c:93]   --->   Operation 1119 'fptrunc' 'tmp_64_3' <Predicate = (icmp_ln89_3)> <Delay = 5.20> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_102 : Operation 1120 [1/1] (1.87ns)   --->   "%add_ln93_3 = add i7 %or_ln85_2, %zext_ln89" [DWT/DWT_Accel.c:93]   --->   Operation 1120 'add' 'add_ln93_3' <Predicate = (icmp_ln89_3)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 1121 [1/1] (0.00ns)   --->   "%zext_ln93_3 = zext i7 %add_ln93_3 to i64" [DWT/DWT_Accel.c:93]   --->   Operation 1121 'zext' 'zext_ln93_3' <Predicate = (icmp_ln89_3)> <Delay = 0.00>
ST_102 : Operation 1122 [1/1] (0.00ns)   --->   "%tempc_addr_21 = getelementptr inbounds [120 x float]* %tempc, i64 0, i64 %zext_ln93_3" [DWT/DWT_Accel.c:93]   --->   Operation 1122 'getelementptr' 'tempc_addr_21' <Predicate = (icmp_ln89_3)> <Delay = 0.00>
ST_102 : Operation 1123 [1/1] (3.25ns)   --->   "store float %tmp_64_3, float* %tempc_addr_21, align 4" [DWT/DWT_Accel.c:93]   --->   Operation 1123 'store' <Predicate = (icmp_ln89_3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_102 : Operation 1124 [1/1] (0.00ns)   --->   "br label %._crit_edge9.3" [DWT/DWT_Accel.c:94]   --->   Operation 1124 'br' <Predicate = (icmp_ln89_3)> <Delay = 0.00>
ST_102 : Operation 1125 [2/2] (5.20ns)   --->   "%tmp_62_4 = fptrunc double %tmp_61_4 to float" [DWT/DWT_Accel.c:92]   --->   Operation 1125 'fptrunc' 'tmp_62_4' <Predicate = (icmp_ln89_4)> <Delay = 5.20> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_102 : Operation 1126 [1/5] (8.23ns)   --->   "%tmp_63_4 = fsub double %tmp_58_4, %tmp_60_4" [DWT/DWT_Accel.c:93]   --->   Operation 1126 'dsub' 'tmp_63_4' <Predicate = (icmp_ln89_4)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 1127 [2/5] (8.23ns)   --->   "%tmp_61_5 = fadd double %tmp_58_5, %tmp_60_5" [DWT/DWT_Accel.c:92]   --->   Operation 1127 'dadd' 'tmp_61_5' <Predicate = (icmp_ln89_5)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 1128 [3/5] (8.23ns)   --->   "%tmp_63_5 = fsub double %tmp_58_5, %tmp_60_5" [DWT/DWT_Accel.c:93]   --->   Operation 1128 'dsub' 'tmp_63_5' <Predicate = (icmp_ln89_5)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 1129 [4/5] (8.23ns)   --->   "%tmp_61_6 = fadd double %tmp_58_6, %tmp_60_6" [DWT/DWT_Accel.c:92]   --->   Operation 1129 'dadd' 'tmp_61_6' <Predicate = (icmp_ln89_6)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 1130 [5/5] (8.23ns)   --->   "%tmp_63_6 = fsub double %tmp_58_6, %tmp_60_6" [DWT/DWT_Accel.c:93]   --->   Operation 1130 'dsub' 'tmp_63_6' <Predicate = (icmp_ln89_6)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 1131 [1/6] (7.78ns)   --->   "%tmp_60_7 = fmul double %tmp_59_7, 5.000000e-01" [DWT/DWT_Accel.c:92]   --->   Operation 1131 'dmul' 'tmp_60_7' <Predicate = (icmp_ln89_7)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 103 <SV = 48> <Delay = 8.45>
ST_103 : Operation 1132 [1/2] (5.20ns)   --->   "%tmp_62_4 = fptrunc double %tmp_61_4 to float" [DWT/DWT_Accel.c:92]   --->   Operation 1132 'fptrunc' 'tmp_62_4' <Predicate = (icmp_ln89_4)> <Delay = 5.20> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_103 : Operation 1133 [1/1] (0.00ns)   --->   "%zext_ln92_14 = zext i7 %or_ln85_3 to i64" [DWT/DWT_Accel.c:92]   --->   Operation 1133 'zext' 'zext_ln92_14' <Predicate = (icmp_ln89_4)> <Delay = 0.00>
ST_103 : Operation 1134 [1/1] (0.00ns)   --->   "%tempc_addr_22 = getelementptr inbounds [120 x float]* %tempc, i64 0, i64 %zext_ln92_14" [DWT/DWT_Accel.c:92]   --->   Operation 1134 'getelementptr' 'tempc_addr_22' <Predicate = (icmp_ln89_4)> <Delay = 0.00>
ST_103 : Operation 1135 [1/1] (3.25ns)   --->   "store float %tmp_62_4, float* %tempc_addr_22, align 16" [DWT/DWT_Accel.c:92]   --->   Operation 1135 'store' <Predicate = (icmp_ln89_4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_103 : Operation 1136 [2/2] (5.20ns)   --->   "%tmp_64_4 = fptrunc double %tmp_63_4 to float" [DWT/DWT_Accel.c:93]   --->   Operation 1136 'fptrunc' 'tmp_64_4' <Predicate = (icmp_ln89_4)> <Delay = 5.20> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_103 : Operation 1137 [1/5] (8.23ns)   --->   "%tmp_61_5 = fadd double %tmp_58_5, %tmp_60_5" [DWT/DWT_Accel.c:92]   --->   Operation 1137 'dadd' 'tmp_61_5' <Predicate = (icmp_ln89_5)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 1138 [2/5] (8.23ns)   --->   "%tmp_63_5 = fsub double %tmp_58_5, %tmp_60_5" [DWT/DWT_Accel.c:93]   --->   Operation 1138 'dsub' 'tmp_63_5' <Predicate = (icmp_ln89_5)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 1139 [3/5] (8.23ns)   --->   "%tmp_61_6 = fadd double %tmp_58_6, %tmp_60_6" [DWT/DWT_Accel.c:92]   --->   Operation 1139 'dadd' 'tmp_61_6' <Predicate = (icmp_ln89_6)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 1140 [4/5] (8.23ns)   --->   "%tmp_63_6 = fsub double %tmp_58_6, %tmp_60_6" [DWT/DWT_Accel.c:93]   --->   Operation 1140 'dsub' 'tmp_63_6' <Predicate = (icmp_ln89_6)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 1141 [5/5] (8.23ns)   --->   "%tmp_61_7 = fadd double %tmp_58_7, %tmp_60_7" [DWT/DWT_Accel.c:92]   --->   Operation 1141 'dadd' 'tmp_61_7' <Predicate = (icmp_ln89_7)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 104 <SV = 49> <Delay = 8.45>
ST_104 : Operation 1142 [1/2] (5.20ns)   --->   "%tmp_64_4 = fptrunc double %tmp_63_4 to float" [DWT/DWT_Accel.c:93]   --->   Operation 1142 'fptrunc' 'tmp_64_4' <Predicate = (icmp_ln89_4)> <Delay = 5.20> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_104 : Operation 1143 [1/1] (1.87ns)   --->   "%add_ln93_4 = add i7 %or_ln85_3, %zext_ln89" [DWT/DWT_Accel.c:93]   --->   Operation 1143 'add' 'add_ln93_4' <Predicate = (icmp_ln89_4)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 1144 [1/1] (0.00ns)   --->   "%zext_ln93_4 = zext i7 %add_ln93_4 to i64" [DWT/DWT_Accel.c:93]   --->   Operation 1144 'zext' 'zext_ln93_4' <Predicate = (icmp_ln89_4)> <Delay = 0.00>
ST_104 : Operation 1145 [1/1] (0.00ns)   --->   "%tempc_addr_23 = getelementptr inbounds [120 x float]* %tempc, i64 0, i64 %zext_ln93_4" [DWT/DWT_Accel.c:93]   --->   Operation 1145 'getelementptr' 'tempc_addr_23' <Predicate = (icmp_ln89_4)> <Delay = 0.00>
ST_104 : Operation 1146 [1/1] (3.25ns)   --->   "store float %tmp_64_4, float* %tempc_addr_23, align 4" [DWT/DWT_Accel.c:93]   --->   Operation 1146 'store' <Predicate = (icmp_ln89_4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_104 : Operation 1147 [1/1] (0.00ns)   --->   "br label %._crit_edge9.4" [DWT/DWT_Accel.c:94]   --->   Operation 1147 'br' <Predicate = (icmp_ln89_4)> <Delay = 0.00>
ST_104 : Operation 1148 [2/2] (5.20ns)   --->   "%tmp_62_5 = fptrunc double %tmp_61_5 to float" [DWT/DWT_Accel.c:92]   --->   Operation 1148 'fptrunc' 'tmp_62_5' <Predicate = (icmp_ln89_5)> <Delay = 5.20> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_104 : Operation 1149 [1/5] (8.23ns)   --->   "%tmp_63_5 = fsub double %tmp_58_5, %tmp_60_5" [DWT/DWT_Accel.c:93]   --->   Operation 1149 'dsub' 'tmp_63_5' <Predicate = (icmp_ln89_5)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 1150 [2/5] (8.23ns)   --->   "%tmp_61_6 = fadd double %tmp_58_6, %tmp_60_6" [DWT/DWT_Accel.c:92]   --->   Operation 1150 'dadd' 'tmp_61_6' <Predicate = (icmp_ln89_6)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 1151 [3/5] (8.23ns)   --->   "%tmp_63_6 = fsub double %tmp_58_6, %tmp_60_6" [DWT/DWT_Accel.c:93]   --->   Operation 1151 'dsub' 'tmp_63_6' <Predicate = (icmp_ln89_6)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 1152 [4/5] (8.23ns)   --->   "%tmp_61_7 = fadd double %tmp_58_7, %tmp_60_7" [DWT/DWT_Accel.c:92]   --->   Operation 1152 'dadd' 'tmp_61_7' <Predicate = (icmp_ln89_7)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 1153 [5/5] (8.23ns)   --->   "%tmp_63_7 = fsub double %tmp_58_7, %tmp_60_7" [DWT/DWT_Accel.c:93]   --->   Operation 1153 'dsub' 'tmp_63_7' <Predicate = (icmp_ln89_7)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 105 <SV = 50> <Delay = 8.45>
ST_105 : Operation 1154 [1/2] (5.20ns)   --->   "%tmp_62_5 = fptrunc double %tmp_61_5 to float" [DWT/DWT_Accel.c:92]   --->   Operation 1154 'fptrunc' 'tmp_62_5' <Predicate = (icmp_ln89_5)> <Delay = 5.20> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_105 : Operation 1155 [1/1] (0.00ns)   --->   "%zext_ln92_17 = zext i7 %or_ln85_4 to i64" [DWT/DWT_Accel.c:92]   --->   Operation 1155 'zext' 'zext_ln92_17' <Predicate = (icmp_ln89_5)> <Delay = 0.00>
ST_105 : Operation 1156 [1/1] (0.00ns)   --->   "%tempc_addr_5 = getelementptr inbounds [120 x float]* %tempc, i64 0, i64 %zext_ln92_17" [DWT/DWT_Accel.c:92]   --->   Operation 1156 'getelementptr' 'tempc_addr_5' <Predicate = (icmp_ln89_5)> <Delay = 0.00>
ST_105 : Operation 1157 [1/1] (3.25ns)   --->   "store float %tmp_62_5, float* %tempc_addr_5, align 4" [DWT/DWT_Accel.c:92]   --->   Operation 1157 'store' <Predicate = (icmp_ln89_5)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_105 : Operation 1158 [2/2] (5.20ns)   --->   "%tmp_64_5 = fptrunc double %tmp_63_5 to float" [DWT/DWT_Accel.c:93]   --->   Operation 1158 'fptrunc' 'tmp_64_5' <Predicate = (icmp_ln89_5)> <Delay = 5.20> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_105 : Operation 1159 [1/5] (8.23ns)   --->   "%tmp_61_6 = fadd double %tmp_58_6, %tmp_60_6" [DWT/DWT_Accel.c:92]   --->   Operation 1159 'dadd' 'tmp_61_6' <Predicate = (icmp_ln89_6)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 1160 [2/5] (8.23ns)   --->   "%tmp_63_6 = fsub double %tmp_58_6, %tmp_60_6" [DWT/DWT_Accel.c:93]   --->   Operation 1160 'dsub' 'tmp_63_6' <Predicate = (icmp_ln89_6)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 1161 [3/5] (8.23ns)   --->   "%tmp_61_7 = fadd double %tmp_58_7, %tmp_60_7" [DWT/DWT_Accel.c:92]   --->   Operation 1161 'dadd' 'tmp_61_7' <Predicate = (icmp_ln89_7)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 1162 [4/5] (8.23ns)   --->   "%tmp_63_7 = fsub double %tmp_58_7, %tmp_60_7" [DWT/DWT_Accel.c:93]   --->   Operation 1162 'dsub' 'tmp_63_7' <Predicate = (icmp_ln89_7)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 106 <SV = 51> <Delay = 8.45>
ST_106 : Operation 1163 [1/2] (5.20ns)   --->   "%tmp_64_5 = fptrunc double %tmp_63_5 to float" [DWT/DWT_Accel.c:93]   --->   Operation 1163 'fptrunc' 'tmp_64_5' <Predicate = (icmp_ln89_5)> <Delay = 5.20> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_106 : Operation 1164 [1/1] (1.87ns)   --->   "%add_ln93_5 = add i7 %or_ln85_4, %zext_ln89" [DWT/DWT_Accel.c:93]   --->   Operation 1164 'add' 'add_ln93_5' <Predicate = (icmp_ln89_5)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_106 : Operation 1165 [1/1] (0.00ns)   --->   "%zext_ln93_5 = zext i7 %add_ln93_5 to i64" [DWT/DWT_Accel.c:93]   --->   Operation 1165 'zext' 'zext_ln93_5' <Predicate = (icmp_ln89_5)> <Delay = 0.00>
ST_106 : Operation 1166 [1/1] (0.00ns)   --->   "%tempc_addr_24 = getelementptr inbounds [120 x float]* %tempc, i64 0, i64 %zext_ln93_5" [DWT/DWT_Accel.c:93]   --->   Operation 1166 'getelementptr' 'tempc_addr_24' <Predicate = (icmp_ln89_5)> <Delay = 0.00>
ST_106 : Operation 1167 [1/1] (3.25ns)   --->   "store float %tmp_64_5, float* %tempc_addr_24, align 4" [DWT/DWT_Accel.c:93]   --->   Operation 1167 'store' <Predicate = (icmp_ln89_5)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_106 : Operation 1168 [1/1] (0.00ns)   --->   "br label %._crit_edge9.5" [DWT/DWT_Accel.c:94]   --->   Operation 1168 'br' <Predicate = (icmp_ln89_5)> <Delay = 0.00>
ST_106 : Operation 1169 [2/2] (5.20ns)   --->   "%tmp_62_6 = fptrunc double %tmp_61_6 to float" [DWT/DWT_Accel.c:92]   --->   Operation 1169 'fptrunc' 'tmp_62_6' <Predicate = (icmp_ln89_6)> <Delay = 5.20> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_106 : Operation 1170 [1/5] (8.23ns)   --->   "%tmp_63_6 = fsub double %tmp_58_6, %tmp_60_6" [DWT/DWT_Accel.c:93]   --->   Operation 1170 'dsub' 'tmp_63_6' <Predicate = (icmp_ln89_6)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_106 : Operation 1171 [2/5] (8.23ns)   --->   "%tmp_61_7 = fadd double %tmp_58_7, %tmp_60_7" [DWT/DWT_Accel.c:92]   --->   Operation 1171 'dadd' 'tmp_61_7' <Predicate = (icmp_ln89_7)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_106 : Operation 1172 [3/5] (8.23ns)   --->   "%tmp_63_7 = fsub double %tmp_58_7, %tmp_60_7" [DWT/DWT_Accel.c:93]   --->   Operation 1172 'dsub' 'tmp_63_7' <Predicate = (icmp_ln89_7)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 107 <SV = 52> <Delay = 8.45>
ST_107 : Operation 1173 [1/2] (5.20ns)   --->   "%tmp_62_6 = fptrunc double %tmp_61_6 to float" [DWT/DWT_Accel.c:92]   --->   Operation 1173 'fptrunc' 'tmp_62_6' <Predicate = (icmp_ln89_6)> <Delay = 5.20> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_107 : Operation 1174 [1/1] (0.00ns)   --->   "%zext_ln92_20 = zext i7 %or_ln85_5 to i64" [DWT/DWT_Accel.c:92]   --->   Operation 1174 'zext' 'zext_ln92_20' <Predicate = (icmp_ln89_6)> <Delay = 0.00>
ST_107 : Operation 1175 [1/1] (0.00ns)   --->   "%tempc_addr_6 = getelementptr inbounds [120 x float]* %tempc, i64 0, i64 %zext_ln92_20" [DWT/DWT_Accel.c:92]   --->   Operation 1175 'getelementptr' 'tempc_addr_6' <Predicate = (icmp_ln89_6)> <Delay = 0.00>
ST_107 : Operation 1176 [1/1] (3.25ns)   --->   "store float %tmp_62_6, float* %tempc_addr_6, align 8" [DWT/DWT_Accel.c:92]   --->   Operation 1176 'store' <Predicate = (icmp_ln89_6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_107 : Operation 1177 [2/2] (5.20ns)   --->   "%tmp_64_6 = fptrunc double %tmp_63_6 to float" [DWT/DWT_Accel.c:93]   --->   Operation 1177 'fptrunc' 'tmp_64_6' <Predicate = (icmp_ln89_6)> <Delay = 5.20> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_107 : Operation 1178 [1/5] (8.23ns)   --->   "%tmp_61_7 = fadd double %tmp_58_7, %tmp_60_7" [DWT/DWT_Accel.c:92]   --->   Operation 1178 'dadd' 'tmp_61_7' <Predicate = (icmp_ln89_7)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 1179 [2/5] (8.23ns)   --->   "%tmp_63_7 = fsub double %tmp_58_7, %tmp_60_7" [DWT/DWT_Accel.c:93]   --->   Operation 1179 'dsub' 'tmp_63_7' <Predicate = (icmp_ln89_7)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 108 <SV = 53> <Delay = 8.45>
ST_108 : Operation 1180 [1/2] (5.20ns)   --->   "%tmp_64_6 = fptrunc double %tmp_63_6 to float" [DWT/DWT_Accel.c:93]   --->   Operation 1180 'fptrunc' 'tmp_64_6' <Predicate = (icmp_ln89_6)> <Delay = 5.20> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_108 : Operation 1181 [1/1] (1.87ns)   --->   "%add_ln93_6 = add i7 %or_ln85_5, %zext_ln89" [DWT/DWT_Accel.c:93]   --->   Operation 1181 'add' 'add_ln93_6' <Predicate = (icmp_ln89_6)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 1182 [1/1] (0.00ns)   --->   "%zext_ln93_6 = zext i7 %add_ln93_6 to i64" [DWT/DWT_Accel.c:93]   --->   Operation 1182 'zext' 'zext_ln93_6' <Predicate = (icmp_ln89_6)> <Delay = 0.00>
ST_108 : Operation 1183 [1/1] (0.00ns)   --->   "%tempc_addr_25 = getelementptr inbounds [120 x float]* %tempc, i64 0, i64 %zext_ln93_6" [DWT/DWT_Accel.c:93]   --->   Operation 1183 'getelementptr' 'tempc_addr_25' <Predicate = (icmp_ln89_6)> <Delay = 0.00>
ST_108 : Operation 1184 [1/1] (3.25ns)   --->   "store float %tmp_64_6, float* %tempc_addr_25, align 4" [DWT/DWT_Accel.c:93]   --->   Operation 1184 'store' <Predicate = (icmp_ln89_6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_108 : Operation 1185 [1/1] (0.00ns)   --->   "br label %._crit_edge9.6" [DWT/DWT_Accel.c:94]   --->   Operation 1185 'br' <Predicate = (icmp_ln89_6)> <Delay = 0.00>
ST_108 : Operation 1186 [2/2] (5.20ns)   --->   "%tmp_62_7 = fptrunc double %tmp_61_7 to float" [DWT/DWT_Accel.c:92]   --->   Operation 1186 'fptrunc' 'tmp_62_7' <Predicate = (icmp_ln89_7)> <Delay = 5.20> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_108 : Operation 1187 [1/5] (8.23ns)   --->   "%tmp_63_7 = fsub double %tmp_58_7, %tmp_60_7" [DWT/DWT_Accel.c:93]   --->   Operation 1187 'dsub' 'tmp_63_7' <Predicate = (icmp_ln89_7)> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 109 <SV = 54> <Delay = 8.45>
ST_109 : Operation 1188 [1/2] (5.20ns)   --->   "%tmp_62_7 = fptrunc double %tmp_61_7 to float" [DWT/DWT_Accel.c:92]   --->   Operation 1188 'fptrunc' 'tmp_62_7' <Predicate = (icmp_ln89_7)> <Delay = 5.20> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_109 : Operation 1189 [1/1] (0.00ns)   --->   "%zext_ln92_23 = zext i7 %or_ln85_6 to i64" [DWT/DWT_Accel.c:92]   --->   Operation 1189 'zext' 'zext_ln92_23' <Predicate = (icmp_ln89_7)> <Delay = 0.00>
ST_109 : Operation 1190 [1/1] (0.00ns)   --->   "%tempc_addr_7 = getelementptr inbounds [120 x float]* %tempc, i64 0, i64 %zext_ln92_23" [DWT/DWT_Accel.c:92]   --->   Operation 1190 'getelementptr' 'tempc_addr_7' <Predicate = (icmp_ln89_7)> <Delay = 0.00>
ST_109 : Operation 1191 [1/1] (3.25ns)   --->   "store float %tmp_62_7, float* %tempc_addr_7, align 4" [DWT/DWT_Accel.c:92]   --->   Operation 1191 'store' <Predicate = (icmp_ln89_7)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_109 : Operation 1192 [2/2] (5.20ns)   --->   "%tmp_64_7 = fptrunc double %tmp_63_7 to float" [DWT/DWT_Accel.c:93]   --->   Operation 1192 'fptrunc' 'tmp_64_7' <Predicate = (icmp_ln89_7)> <Delay = 5.20> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_109 : Operation 1193 [1/1] (1.87ns)   --->   "%add_ln93_7 = add i7 %or_ln85_6, %zext_ln89" [DWT/DWT_Accel.c:93]   --->   Operation 1193 'add' 'add_ln93_7' <Predicate = (icmp_ln89_7)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 110 <SV = 55> <Delay = 8.45>
ST_110 : Operation 1194 [1/2] (5.20ns)   --->   "%tmp_64_7 = fptrunc double %tmp_63_7 to float" [DWT/DWT_Accel.c:93]   --->   Operation 1194 'fptrunc' 'tmp_64_7' <Predicate = (icmp_ln89_7)> <Delay = 5.20> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_110 : Operation 1195 [1/1] (0.00ns)   --->   "%zext_ln93_7 = zext i7 %add_ln93_7 to i64" [DWT/DWT_Accel.c:93]   --->   Operation 1195 'zext' 'zext_ln93_7' <Predicate = (icmp_ln89_7)> <Delay = 0.00>
ST_110 : Operation 1196 [1/1] (0.00ns)   --->   "%tempc_addr_26 = getelementptr inbounds [120 x float]* %tempc, i64 0, i64 %zext_ln93_7" [DWT/DWT_Accel.c:93]   --->   Operation 1196 'getelementptr' 'tempc_addr_26' <Predicate = (icmp_ln89_7)> <Delay = 0.00>
ST_110 : Operation 1197 [1/1] (3.25ns)   --->   "store float %tmp_64_7, float* %tempc_addr_26, align 4" [DWT/DWT_Accel.c:93]   --->   Operation 1197 'store' <Predicate = (icmp_ln89_7)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_110 : Operation 1198 [1/1] (0.00ns)   --->   "br label %._crit_edge9.7" [DWT/DWT_Accel.c:94]   --->   Operation 1198 'br' <Predicate = (icmp_ln89_7)> <Delay = 0.00>

State 111 <SV = 25> <Delay = 1.76>
ST_111 : Operation 1199 [1/1] (1.76ns)   --->   "br label %.preheader" [DWT/DWT_Accel.c:96]   --->   Operation 1199 'br' <Predicate = true> <Delay = 1.76>

State 112 <SV = 26> <Delay = 3.78>
ST_112 : Operation 1200 [1/1] (0.00ns)   --->   "%o4_0 = phi i7 [ %o_2, %._crit_edge10 ], [ 0, %.preheader.preheader ]"   --->   Operation 1200 'phi' 'o4_0' <Predicate = (and_ln79_1)> <Delay = 0.00>
ST_112 : Operation 1201 [1/1] (1.48ns)   --->   "%icmp_ln96 = icmp eq i7 %o4_0, -8" [DWT/DWT_Accel.c:96]   --->   Operation 1201 'icmp' 'icmp_ln96' <Predicate = (and_ln79_1)> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_112 : Operation 1202 [1/1] (0.00ns)   --->   "%empty_103 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 120, i64 120, i64 120)"   --->   Operation 1202 'speclooptripcount' 'empty_103' <Predicate = (and_ln79_1)> <Delay = 0.00>
ST_112 : Operation 1203 [1/1] (1.87ns)   --->   "%o_2 = add i7 %o4_0, 1" [DWT/DWT_Accel.c:96]   --->   Operation 1203 'add' 'o_2' <Predicate = (and_ln79_1)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_112 : Operation 1204 [1/1] (0.00ns)   --->   "br i1 %icmp_ln96, label %.loopexit.loopexit, label %26" [DWT/DWT_Accel.c:96]   --->   Operation 1204 'br' <Predicate = (and_ln79_1)> <Delay = 0.00>
ST_112 : Operation 1205 [1/1] (1.48ns)   --->   "%icmp_ln98 = icmp ult i7 %o4_0, %level_col" [DWT/DWT_Accel.c:98]   --->   Operation 1205 'icmp' 'icmp_ln98' <Predicate = (and_ln79_1 & !icmp_ln96)> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_112 : Operation 1206 [1/1] (0.00ns)   --->   "br i1 %icmp_ln98, label %27, label %._crit_edge10" [DWT/DWT_Accel.c:98]   --->   Operation 1206 'br' <Predicate = (and_ln79_1 & !icmp_ln96)> <Delay = 0.00>
ST_112 : Operation 1207 [1/1] (0.00ns)   --->   "%zext_ln100 = zext i7 %o4_0 to i64" [DWT/DWT_Accel.c:100]   --->   Operation 1207 'zext' 'zext_ln100' <Predicate = (and_ln79_1 & !icmp_ln96 & icmp_ln98)> <Delay = 0.00>
ST_112 : Operation 1208 [1/1] (0.00ns)   --->   "%tempc_addr_4 = getelementptr inbounds [120 x float]* %tempc, i64 0, i64 %zext_ln100" [DWT/DWT_Accel.c:100]   --->   Operation 1208 'getelementptr' 'tempc_addr_4' <Predicate = (and_ln79_1 & !icmp_ln96 & icmp_ln98)> <Delay = 0.00>
ST_112 : Operation 1209 [2/2] (3.25ns)   --->   "%tempc_load = load float* %tempc_addr_4, align 4" [DWT/DWT_Accel.c:100]   --->   Operation 1209 'load' 'tempc_load' <Predicate = (and_ln79_1 & !icmp_ln96 & icmp_ln98)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_112 : Operation 1210 [1/1] (0.00ns)   --->   "%trunc_ln100 = trunc i7 %o4_0 to i3" [DWT/DWT_Accel.c:100]   --->   Operation 1210 'trunc' 'trunc_ln100' <Predicate = (and_ln79_1 & !icmp_ln96 & icmp_ln98)> <Delay = 0.00>
ST_112 : Operation 1211 [1/1] (0.00ns)   --->   "%lshr_ln8 = call i4 @_ssdm_op_PartSelect.i4.i7.i32.i32(i7 %o4_0, i32 3, i32 6)" [DWT/DWT_Accel.c:100]   --->   Operation 1211 'partselect' 'lshr_ln8' <Predicate = (and_ln79_1 & !icmp_ln96 & icmp_ln98)> <Delay = 0.00>
ST_112 : Operation 1212 [1/1] (0.00ns)   --->   "%tmp_53 = call i11 @_ssdm_op_BitConcatenate.i11.i4.i7(i4 %lshr_ln8, i7 0)" [DWT/DWT_Accel.c:100]   --->   Operation 1212 'bitconcatenate' 'tmp_53' <Predicate = (and_ln79_1 & !icmp_ln96 & icmp_ln98)> <Delay = 0.00>
ST_112 : Operation 1213 [1/1] (0.00ns)   --->   "%zext_ln100_1 = zext i11 %tmp_53 to i12" [DWT/DWT_Accel.c:100]   --->   Operation 1213 'zext' 'zext_ln100_1' <Predicate = (and_ln79_1 & !icmp_ln96 & icmp_ln98)> <Delay = 0.00>
ST_112 : Operation 1214 [1/1] (0.00ns)   --->   "%tmp_54 = call i9 @_ssdm_op_BitConcatenate.i9.i4.i5(i4 %lshr_ln8, i5 0)" [DWT/DWT_Accel.c:100]   --->   Operation 1214 'bitconcatenate' 'tmp_54' <Predicate = (and_ln79_1 & !icmp_ln96 & icmp_ln98)> <Delay = 0.00>
ST_112 : Operation 1215 [1/1] (0.00ns)   --->   "%zext_ln100_2 = zext i9 %tmp_54 to i12" [DWT/DWT_Accel.c:100]   --->   Operation 1215 'zext' 'zext_ln100_2' <Predicate = (and_ln79_1 & !icmp_ln96 & icmp_ln98)> <Delay = 0.00>
ST_112 : Operation 1216 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln100 = add i12 %zext_ln100_1, %zext_ln100_2" [DWT/DWT_Accel.c:100]   --->   Operation 1216 'add' 'add_ln100' <Predicate = (and_ln79_1 & !icmp_ln96 & icmp_ln98)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_112 : Operation 1217 [1/1] (3.78ns) (root node of TernaryAdder)   --->   "%add_ln100_1 = add i12 %zext_ln81, %add_ln100" [DWT/DWT_Accel.c:100]   --->   Operation 1217 'add' 'add_ln100_1' <Predicate = (and_ln79_1 & !icmp_ln96 & icmp_ln98)> <Delay = 3.78> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_112 : Operation 1218 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 1218 'br' <Predicate = (and_ln79_1 & icmp_ln96)> <Delay = 0.00>
ST_112 : Operation 1219 [1/1] (0.00ns)   --->   "br label %.preheader3" [DWT/DWT_Accel.c:77]   --->   Operation 1219 'br' <Predicate = (icmp_ln96) | (!and_ln79_1)> <Delay = 0.00>

State 113 <SV = 27> <Delay = 6.13>
ST_113 : Operation 1220 [1/2] (3.25ns)   --->   "%tempc_load = load float* %tempc_addr_4, align 4" [DWT/DWT_Accel.c:100]   --->   Operation 1220 'load' 'tempc_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_113 : Operation 1221 [1/1] (0.00ns)   --->   "%p_Val2_14 = bitcast float %tempc_load to i32" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:310->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:319->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:66->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->DWT/DWT_Accel.c:100]   --->   Operation 1221 'bitcast' 'p_Val2_14' <Predicate = true> <Delay = 0.00>
ST_113 : Operation 1222 [1/1] (0.00ns)   --->   "%tmp_V_6 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_Val2_14, i32 23, i32 30) nounwind" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:317->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:319->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:66->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->DWT/DWT_Accel.c:100]   --->   Operation 1222 'partselect' 'tmp_V_6' <Predicate = true> <Delay = 0.00>
ST_113 : Operation 1223 [1/1] (0.00ns)   --->   "%tmp_V_7 = trunc i32 %p_Val2_14 to i23" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:318->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:319->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:66->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->DWT/DWT_Accel.c:100]   --->   Operation 1223 'trunc' 'tmp_V_7' <Predicate = true> <Delay = 0.00>
ST_113 : Operation 1224 [1/1] (0.00ns)   --->   "%zext_ln339_2 = zext i8 %tmp_V_6 to i9" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:339->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->DWT/DWT_Accel.c:100]   --->   Operation 1224 'zext' 'zext_ln339_2' <Predicate = true> <Delay = 0.00>
ST_113 : Operation 1225 [1/1] (1.91ns)   --->   "%add_ln339_2 = add i9 -127, %zext_ln339_2" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:339->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->DWT/DWT_Accel.c:100]   --->   Operation 1225 'add' 'add_ln339_2' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_113 : Operation 1226 [1/1] (0.00ns)   --->   "%isNeg_2 = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %add_ln339_2, i32 8)" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->DWT/DWT_Accel.c:100]   --->   Operation 1226 'bitselect' 'isNeg_2' <Predicate = true> <Delay = 0.00>
ST_113 : Operation 1227 [1/1] (1.91ns)   --->   "%sub_ln1311_2 = sub i8 127, %tmp_V_6" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->DWT/DWT_Accel.c:100]   --->   Operation 1227 'sub' 'sub_ln1311_2' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_113 : Operation 1228 [1/1] (0.00ns)   --->   "%sext_ln1311_6 = sext i8 %sub_ln1311_2 to i9" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->DWT/DWT_Accel.c:100]   --->   Operation 1228 'sext' 'sext_ln1311_6' <Predicate = true> <Delay = 0.00>
ST_113 : Operation 1229 [1/1] (0.96ns)   --->   "%ush_2 = select i1 %isNeg_2, i9 %sext_ln1311_6, i9 %add_ln339_2" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->DWT/DWT_Accel.c:100]   --->   Operation 1229 'select' 'ush_2' <Predicate = true> <Delay = 0.96> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 114 <SV = 28> <Delay = 7.67>
ST_114 : Operation 1230 [1/1] (0.00ns)   --->   "%mantissa_V_2 = call i25 @_ssdm_op_BitConcatenate.i25.i1.i23.i1(i1 true, i23 %tmp_V_7, i1 false)" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:68->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->DWT/DWT_Accel.c:100]   --->   Operation 1230 'bitconcatenate' 'mantissa_V_2' <Predicate = true> <Delay = 0.00>
ST_114 : Operation 1231 [1/1] (0.00ns) (grouped into LUT with out node val_V_2)   --->   "%zext_ln682_2 = zext i25 %mantissa_V_2 to i63" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:68->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->DWT/DWT_Accel.c:100]   --->   Operation 1231 'zext' 'zext_ln682_2' <Predicate = (!isNeg_2)> <Delay = 0.00>
ST_114 : Operation 1232 [1/1] (0.00ns) (grouped into LUT with out node val_V_2)   --->   "%sext_ln1311_7 = sext i9 %ush_2 to i32" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->DWT/DWT_Accel.c:100]   --->   Operation 1232 'sext' 'sext_ln1311_7' <Predicate = (!isNeg_2)> <Delay = 0.00>
ST_114 : Operation 1233 [1/1] (0.00ns) (grouped into LUT with out node val_V_2)   --->   "%sext_ln1311_9 = sext i9 %ush_2 to i25" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->DWT/DWT_Accel.c:100]   --->   Operation 1233 'sext' 'sext_ln1311_9' <Predicate = (isNeg_2)> <Delay = 0.00>
ST_114 : Operation 1234 [1/1] (0.00ns) (grouped into LUT with out node val_V_2)   --->   "%zext_ln1287_2 = zext i32 %sext_ln1311_7 to i63" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->DWT/DWT_Accel.c:100]   --->   Operation 1234 'zext' 'zext_ln1287_2' <Predicate = (!isNeg_2)> <Delay = 0.00>
ST_114 : Operation 1235 [1/1] (0.00ns) (grouped into LUT with out node val_V_2)   --->   "%r_V_6 = lshr i25 %mantissa_V_2, %sext_ln1311_9" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->DWT/DWT_Accel.c:100]   --->   Operation 1235 'lshr' 'r_V_6' <Predicate = (isNeg_2)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_114 : Operation 1236 [1/1] (0.00ns) (grouped into LUT with out node val_V_2)   --->   "%r_V_7 = shl i63 %zext_ln682_2, %zext_ln1287_2" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->DWT/DWT_Accel.c:100]   --->   Operation 1236 'shl' 'r_V_7' <Predicate = (!isNeg_2)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_114 : Operation 1237 [1/1] (0.00ns) (grouped into LUT with out node val_V_2)   --->   "%tmp_52 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %r_V_6, i32 24)" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:74->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->DWT/DWT_Accel.c:100]   --->   Operation 1237 'bitselect' 'tmp_52' <Predicate = (isNeg_2)> <Delay = 0.00>
ST_114 : Operation 1238 [1/1] (0.00ns) (grouped into LUT with out node val_V_2)   --->   "%zext_ln662_2 = zext i1 %tmp_52 to i16" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:74->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->DWT/DWT_Accel.c:100]   --->   Operation 1238 'zext' 'zext_ln662_2' <Predicate = (isNeg_2)> <Delay = 0.00>
ST_114 : Operation 1239 [1/1] (0.00ns) (grouped into LUT with out node val_V_2)   --->   "%tmp_51 = call i16 @_ssdm_op_PartSelect.i16.i63.i32.i32(i63 %r_V_7, i32 24, i32 39)" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:74->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->DWT/DWT_Accel.c:100]   --->   Operation 1239 'partselect' 'tmp_51' <Predicate = (!isNeg_2)> <Delay = 0.00>
ST_114 : Operation 1240 [1/1] (4.42ns) (out node of the LUT)   --->   "%val_V_2 = select i1 %isNeg_2, i16 %zext_ln662_2, i16 %tmp_51" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->DWT/DWT_Accel.c:100]   --->   Operation 1240 'select' 'val_V_2' <Predicate = true> <Delay = 4.42> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_114 : Operation 1241 [1/1] (0.00ns)   --->   "%zext_ln100_3 = zext i12 %add_ln100_1 to i64" [DWT/DWT_Accel.c:100]   --->   Operation 1241 'zext' 'zext_ln100_3' <Predicate = true> <Delay = 0.00>
ST_114 : Operation 1242 [1/1] (0.00ns)   --->   "%A_0_addr_1 = getelementptr [2400 x i16]* %A_0, i64 0, i64 %zext_ln100_3" [DWT/DWT_Accel.c:100]   --->   Operation 1242 'getelementptr' 'A_0_addr_1' <Predicate = true> <Delay = 0.00>
ST_114 : Operation 1243 [1/1] (0.00ns)   --->   "%A_1_addr_1 = getelementptr [2400 x i16]* %A_1, i64 0, i64 %zext_ln100_3" [DWT/DWT_Accel.c:100]   --->   Operation 1243 'getelementptr' 'A_1_addr_1' <Predicate = true> <Delay = 0.00>
ST_114 : Operation 1244 [1/1] (0.00ns)   --->   "%A_2_addr_1 = getelementptr [2400 x i16]* %A_2, i64 0, i64 %zext_ln100_3" [DWT/DWT_Accel.c:100]   --->   Operation 1244 'getelementptr' 'A_2_addr_1' <Predicate = true> <Delay = 0.00>
ST_114 : Operation 1245 [1/1] (0.00ns)   --->   "%A_3_addr_1 = getelementptr [2400 x i16]* %A_3, i64 0, i64 %zext_ln100_3" [DWT/DWT_Accel.c:100]   --->   Operation 1245 'getelementptr' 'A_3_addr_1' <Predicate = true> <Delay = 0.00>
ST_114 : Operation 1246 [1/1] (0.00ns)   --->   "%A_4_addr_1 = getelementptr [2400 x i16]* %A_4, i64 0, i64 %zext_ln100_3" [DWT/DWT_Accel.c:100]   --->   Operation 1246 'getelementptr' 'A_4_addr_1' <Predicate = true> <Delay = 0.00>
ST_114 : Operation 1247 [1/1] (0.00ns)   --->   "%A_5_addr_1 = getelementptr [2400 x i16]* %A_5, i64 0, i64 %zext_ln100_3" [DWT/DWT_Accel.c:100]   --->   Operation 1247 'getelementptr' 'A_5_addr_1' <Predicate = true> <Delay = 0.00>
ST_114 : Operation 1248 [1/1] (0.00ns)   --->   "%A_6_addr_1 = getelementptr [2400 x i16]* %A_6, i64 0, i64 %zext_ln100_3" [DWT/DWT_Accel.c:100]   --->   Operation 1248 'getelementptr' 'A_6_addr_1' <Predicate = true> <Delay = 0.00>
ST_114 : Operation 1249 [1/1] (0.00ns)   --->   "%A_7_addr_1 = getelementptr [2400 x i16]* %A_7, i64 0, i64 %zext_ln100_3" [DWT/DWT_Accel.c:100]   --->   Operation 1249 'getelementptr' 'A_7_addr_1' <Predicate = true> <Delay = 0.00>
ST_114 : Operation 1250 [1/1] (1.36ns)   --->   "switch i3 %trunc_ln100, label %branch7 [
    i3 0, label %branch0
    i3 1, label %branch1
    i3 2, label %branch2
    i3 3, label %branch3
    i3 -4, label %branch4
    i3 -3, label %branch5
    i3 -2, label %branch6
  ]" [DWT/DWT_Accel.c:100]   --->   Operation 1250 'switch' <Predicate = true> <Delay = 1.36>
ST_114 : Operation 1251 [1/1] (3.25ns)   --->   "store i16 %val_V_2, i16* %A_6_addr_1, align 2" [DWT/DWT_Accel.c:100]   --->   Operation 1251 'store' <Predicate = (trunc_ln100 == 6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_114 : Operation 1252 [1/1] (0.00ns)   --->   "br label %28" [DWT/DWT_Accel.c:100]   --->   Operation 1252 'br' <Predicate = (trunc_ln100 == 6)> <Delay = 0.00>
ST_114 : Operation 1253 [1/1] (3.25ns)   --->   "store i16 %val_V_2, i16* %A_5_addr_1, align 2" [DWT/DWT_Accel.c:100]   --->   Operation 1253 'store' <Predicate = (trunc_ln100 == 5)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_114 : Operation 1254 [1/1] (0.00ns)   --->   "br label %28" [DWT/DWT_Accel.c:100]   --->   Operation 1254 'br' <Predicate = (trunc_ln100 == 5)> <Delay = 0.00>
ST_114 : Operation 1255 [1/1] (3.25ns)   --->   "store i16 %val_V_2, i16* %A_4_addr_1, align 2" [DWT/DWT_Accel.c:100]   --->   Operation 1255 'store' <Predicate = (trunc_ln100 == 4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_114 : Operation 1256 [1/1] (0.00ns)   --->   "br label %28" [DWT/DWT_Accel.c:100]   --->   Operation 1256 'br' <Predicate = (trunc_ln100 == 4)> <Delay = 0.00>
ST_114 : Operation 1257 [1/1] (3.25ns)   --->   "store i16 %val_V_2, i16* %A_3_addr_1, align 2" [DWT/DWT_Accel.c:100]   --->   Operation 1257 'store' <Predicate = (trunc_ln100 == 3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_114 : Operation 1258 [1/1] (0.00ns)   --->   "br label %28" [DWT/DWT_Accel.c:100]   --->   Operation 1258 'br' <Predicate = (trunc_ln100 == 3)> <Delay = 0.00>
ST_114 : Operation 1259 [1/1] (3.25ns)   --->   "store i16 %val_V_2, i16* %A_2_addr_1, align 2" [DWT/DWT_Accel.c:100]   --->   Operation 1259 'store' <Predicate = (trunc_ln100 == 2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_114 : Operation 1260 [1/1] (0.00ns)   --->   "br label %28" [DWT/DWT_Accel.c:100]   --->   Operation 1260 'br' <Predicate = (trunc_ln100 == 2)> <Delay = 0.00>
ST_114 : Operation 1261 [1/1] (3.25ns)   --->   "store i16 %val_V_2, i16* %A_1_addr_1, align 2" [DWT/DWT_Accel.c:100]   --->   Operation 1261 'store' <Predicate = (trunc_ln100 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_114 : Operation 1262 [1/1] (0.00ns)   --->   "br label %28" [DWT/DWT_Accel.c:100]   --->   Operation 1262 'br' <Predicate = (trunc_ln100 == 1)> <Delay = 0.00>
ST_114 : Operation 1263 [1/1] (3.25ns)   --->   "store i16 %val_V_2, i16* %A_0_addr_1, align 2" [DWT/DWT_Accel.c:100]   --->   Operation 1263 'store' <Predicate = (trunc_ln100 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_114 : Operation 1264 [1/1] (0.00ns)   --->   "br label %28" [DWT/DWT_Accel.c:100]   --->   Operation 1264 'br' <Predicate = (trunc_ln100 == 0)> <Delay = 0.00>
ST_114 : Operation 1265 [1/1] (3.25ns)   --->   "store i16 %val_V_2, i16* %A_7_addr_1, align 2" [DWT/DWT_Accel.c:100]   --->   Operation 1265 'store' <Predicate = (trunc_ln100 == 7)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2400> <RAM>
ST_114 : Operation 1266 [1/1] (0.00ns)   --->   "br label %28" [DWT/DWT_Accel.c:100]   --->   Operation 1266 'br' <Predicate = (trunc_ln100 == 7)> <Delay = 0.00>

State 115 <SV = 29> <Delay = 0.00>
ST_115 : Operation 1267 [1/1] (0.00ns)   --->   "br label %._crit_edge10" [DWT/DWT_Accel.c:101]   --->   Operation 1267 'br' <Predicate = (icmp_ln98)> <Delay = 0.00>
ST_115 : Operation 1268 [1/1] (0.00ns)   --->   "br label %.preheader" [DWT/DWT_Accel.c:96]   --->   Operation 1268 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('k') with incoming values : ('k', DWT/DWT_Accel.c:44) [15]  (1.77 ns)

 <State 2>: 3.15ns
The critical path consists of the following:
	'phi' operation ('k') with incoming values : ('k', DWT/DWT_Accel.c:44) [15]  (0 ns)
	'lshr' operation ('level_row', DWT/DWT_Accel.c:48) [24]  (3.15 ns)

 <State 3>: 6.28ns
The critical path consists of the following:
	'sitodp' operation ('tmp', DWT/DWT_Accel.c:79) [413]  (6.28 ns)

 <State 4>: 4.8ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', DWT/DWT_Accel.c:53) [49]  (0 ns)
	'add' operation ('add_ln55_1', DWT/DWT_Accel.c:55) [57]  (1.55 ns)
	'getelementptr' operation ('A_0_addr_2', DWT/DWT_Accel.c:55) [59]  (0 ns)
	'load' operation ('A_0_load', DWT/DWT_Accel.c:55) on array 'A_0' [67]  (3.25 ns)

 <State 5>: 5.73ns
The critical path consists of the following:
	'load' operation ('A_0_load', DWT/DWT_Accel.c:55) on array 'A_0' [67]  (3.25 ns)
	'mux' operation ('tmp_8', DWT/DWT_Accel.c:55) [75]  (2.48 ns)

 <State 6>: 6.41ns
The critical path consists of the following:
	'uitofp' operation ('tmp_27', DWT/DWT_Accel.c:55) [77]  (6.41 ns)

 <State 7>: 6.41ns
The critical path consists of the following:
	'uitofp' operation ('tmp_27', DWT/DWT_Accel.c:55) [77]  (6.41 ns)

 <State 8>: 6.41ns
The critical path consists of the following:
	'uitofp' operation ('tmp_27', DWT/DWT_Accel.c:55) [77]  (6.41 ns)

 <State 9>: 6.41ns
The critical path consists of the following:
	'uitofp' operation ('tmp_27', DWT/DWT_Accel.c:55) [77]  (6.41 ns)

 <State 10>: 6.41ns
The critical path consists of the following:
	'uitofp' operation ('tmp_27', DWT/DWT_Accel.c:55) [77]  (6.41 ns)

 <State 11>: 6.41ns
The critical path consists of the following:
	'uitofp' operation ('tmp_27', DWT/DWT_Accel.c:55) [77]  (6.41 ns)

 <State 12>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('row_addr', DWT/DWT_Accel.c:55) [78]  (0 ns)
	'store' operation ('store_ln55', DWT/DWT_Accel.c:55) of variable 'tmp_27', DWT/DWT_Accel.c:55 on array 'row', DWT/DWT_Accel.c:40 [79]  (3.25 ns)

 <State 13>: 3.25ns
The critical path consists of the following:
	'phi' operation ('l_0_0', DWT/DWT_Accel.c:57) with incoming values : ('add_ln57', DWT/DWT_Accel.c:57) [84]  (0 ns)
	'getelementptr' operation ('row_addr_17', DWT/DWT_Accel.c:64) [97]  (0 ns)
	'load' operation ('row_load', DWT/DWT_Accel.c:64) on array 'row', DWT/DWT_Accel.c:40 [98]  (3.25 ns)

 <State 14>: 7.69ns
The critical path consists of the following:
	'load' operation ('row_load', DWT/DWT_Accel.c:64) on array 'row', DWT/DWT_Accel.c:40 [98]  (3.25 ns)
	'fpext' operation ('tmp_29', DWT/DWT_Accel.c:64) [99]  (4.44 ns)

 <State 15>: 4.44ns
The critical path consists of the following:
	'fpext' operation ('tmp_29', DWT/DWT_Accel.c:64) [99]  (4.44 ns)

 <State 16>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30', DWT/DWT_Accel.c:64) [100]  (7.79 ns)

 <State 17>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30', DWT/DWT_Accel.c:64) [100]  (7.79 ns)

 <State 18>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30', DWT/DWT_Accel.c:64) [100]  (7.79 ns)

 <State 19>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30', DWT/DWT_Accel.c:64) [100]  (7.79 ns)

 <State 20>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30', DWT/DWT_Accel.c:64) [100]  (7.79 ns)

 <State 21>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_30', DWT/DWT_Accel.c:64) [100]  (7.79 ns)

 <State 22>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_32', DWT/DWT_Accel.c:64) [106]  (7.79 ns)

 <State 23>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('tmp_33', DWT/DWT_Accel.c:64) [107]  (8.23 ns)

 <State 24>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('tmp_33', DWT/DWT_Accel.c:64) [107]  (8.23 ns)

 <State 25>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('tmp_33', DWT/DWT_Accel.c:64) [107]  (8.23 ns)

 <State 26>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('tmp_33', DWT/DWT_Accel.c:64) [107]  (8.23 ns)

 <State 27>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('tmp_33', DWT/DWT_Accel.c:64) [107]  (8.23 ns)

 <State 28>: 8.23ns
The critical path consists of the following:
	'dsub' operation ('tmp_35', DWT/DWT_Accel.c:65) [112]  (8.23 ns)

 <State 29>: 8.46ns
The critical path consists of the following:
	'fptrunc' operation ('tmp_34', DWT/DWT_Accel.c:64) [108]  (5.2 ns)
	'store' operation ('store_ln64', DWT/DWT_Accel.c:64) of variable 'tmp_34', DWT/DWT_Accel.c:64 on array 'tempr', DWT/DWT_Accel.c:42 [111]  (3.25 ns)

 <State 30>: 8.46ns
The critical path consists of the following:
	'fptrunc' operation ('tmp_36', DWT/DWT_Accel.c:65) [113]  (5.2 ns)
	'store' operation ('store_ln65', DWT/DWT_Accel.c:65) of variable 'tmp_36', DWT/DWT_Accel.c:65 on array 'tempr', DWT/DWT_Accel.c:42 [117]  (3.25 ns)

 <State 31>: 8.46ns
The critical path consists of the following:
	'fptrunc' operation ('tmp_54_1', DWT/DWT_Accel.c:64) [139]  (5.2 ns)
	'store' operation ('store_ln64', DWT/DWT_Accel.c:64) of variable 'tmp_54_1', DWT/DWT_Accel.c:64 on array 'tempr', DWT/DWT_Accel.c:42 [142]  (3.25 ns)

 <State 32>: 8.46ns
The critical path consists of the following:
	'fptrunc' operation ('tmp_56_1', DWT/DWT_Accel.c:65) [144]  (5.2 ns)
	'store' operation ('store_ln65', DWT/DWT_Accel.c:65) of variable 'tmp_56_1', DWT/DWT_Accel.c:65 on array 'tempr', DWT/DWT_Accel.c:42 [148]  (3.25 ns)

 <State 33>: 8.46ns
The critical path consists of the following:
	'fptrunc' operation ('tmp_54_2', DWT/DWT_Accel.c:64) [169]  (5.2 ns)
	'store' operation ('store_ln64', DWT/DWT_Accel.c:64) of variable 'tmp_54_2', DWT/DWT_Accel.c:64 on array 'tempr', DWT/DWT_Accel.c:42 [172]  (3.25 ns)

 <State 34>: 8.46ns
The critical path consists of the following:
	'fptrunc' operation ('tmp_56_2', DWT/DWT_Accel.c:65) [174]  (5.2 ns)
	'store' operation ('store_ln65', DWT/DWT_Accel.c:65) of variable 'tmp_56_2', DWT/DWT_Accel.c:65 on array 'tempr', DWT/DWT_Accel.c:42 [178]  (3.25 ns)

 <State 35>: 8.46ns
The critical path consists of the following:
	'fptrunc' operation ('tmp_54_3', DWT/DWT_Accel.c:64) [199]  (5.2 ns)
	'store' operation ('store_ln64', DWT/DWT_Accel.c:64) of variable 'tmp_54_3', DWT/DWT_Accel.c:64 on array 'tempr', DWT/DWT_Accel.c:42 [202]  (3.25 ns)

 <State 36>: 8.46ns
The critical path consists of the following:
	'fptrunc' operation ('tmp_56_3', DWT/DWT_Accel.c:65) [204]  (5.2 ns)
	'store' operation ('store_ln65', DWT/DWT_Accel.c:65) of variable 'tmp_56_3', DWT/DWT_Accel.c:65 on array 'tempr', DWT/DWT_Accel.c:42 [208]  (3.25 ns)

 <State 37>: 8.46ns
The critical path consists of the following:
	'fptrunc' operation ('tmp_54_4', DWT/DWT_Accel.c:64) [229]  (5.2 ns)
	'store' operation ('store_ln64', DWT/DWT_Accel.c:64) of variable 'tmp_54_4', DWT/DWT_Accel.c:64 on array 'tempr', DWT/DWT_Accel.c:42 [232]  (3.25 ns)

 <State 38>: 8.46ns
The critical path consists of the following:
	'fptrunc' operation ('tmp_56_4', DWT/DWT_Accel.c:65) [234]  (5.2 ns)
	'store' operation ('store_ln65', DWT/DWT_Accel.c:65) of variable 'tmp_56_4', DWT/DWT_Accel.c:65 on array 'tempr', DWT/DWT_Accel.c:42 [238]  (3.25 ns)

 <State 39>: 8.46ns
The critical path consists of the following:
	'fptrunc' operation ('tmp_54_5', DWT/DWT_Accel.c:64) [259]  (5.2 ns)
	'store' operation ('store_ln64', DWT/DWT_Accel.c:64) of variable 'tmp_54_5', DWT/DWT_Accel.c:64 on array 'tempr', DWT/DWT_Accel.c:42 [262]  (3.25 ns)

 <State 40>: 8.46ns
The critical path consists of the following:
	'fptrunc' operation ('tmp_56_5', DWT/DWT_Accel.c:65) [264]  (5.2 ns)
	'store' operation ('store_ln65', DWT/DWT_Accel.c:65) of variable 'tmp_56_5', DWT/DWT_Accel.c:65 on array 'tempr', DWT/DWT_Accel.c:42 [268]  (3.25 ns)

 <State 41>: 8.46ns
The critical path consists of the following:
	'fptrunc' operation ('tmp_54_6', DWT/DWT_Accel.c:64) [289]  (5.2 ns)
	'store' operation ('store_ln64', DWT/DWT_Accel.c:64) of variable 'tmp_54_6', DWT/DWT_Accel.c:64 on array 'tempr', DWT/DWT_Accel.c:42 [292]  (3.25 ns)

 <State 42>: 8.46ns
The critical path consists of the following:
	'fptrunc' operation ('tmp_56_6', DWT/DWT_Accel.c:65) [294]  (5.2 ns)
	'store' operation ('store_ln65', DWT/DWT_Accel.c:65) of variable 'tmp_56_6', DWT/DWT_Accel.c:65 on array 'tempr', DWT/DWT_Accel.c:42 [298]  (3.25 ns)

 <State 43>: 8.46ns
The critical path consists of the following:
	'fptrunc' operation ('tmp_54_7', DWT/DWT_Accel.c:64) [319]  (5.2 ns)
	'store' operation ('store_ln64', DWT/DWT_Accel.c:64) of variable 'tmp_54_7', DWT/DWT_Accel.c:64 on array 'tempr', DWT/DWT_Accel.c:42 [322]  (3.25 ns)

 <State 44>: 8.46ns
The critical path consists of the following:
	'fptrunc' operation ('tmp_56_7', DWT/DWT_Accel.c:65) [324]  (5.2 ns)
	'store' operation ('store_ln65', DWT/DWT_Accel.c:65) of variable 'tmp_56_7', DWT/DWT_Accel.c:65 on array 'tempr', DWT/DWT_Accel.c:42 [328]  (3.25 ns)

 <State 45>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('o') with incoming values : ('o', DWT/DWT_Accel.c:68) [336]  (1.77 ns)

 <State 46>: 3.25ns
The critical path consists of the following:
	'phi' operation ('o') with incoming values : ('o', DWT/DWT_Accel.c:68) [336]  (0 ns)
	'getelementptr' operation ('tempr_addr_4', DWT/DWT_Accel.c:72) [357]  (0 ns)
	'load' operation ('x', DWT/DWT_Accel.c:72) on array 'tempr', DWT/DWT_Accel.c:42 [358]  (3.25 ns)

 <State 47>: 6.14ns
The critical path consists of the following:
	'load' operation ('x', DWT/DWT_Accel.c:72) on array 'tempr', DWT/DWT_Accel.c:42 [358]  (3.25 ns)
	'sub' operation ('sub_ln1311', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->DWT/DWT_Accel.c:72) [367]  (1.92 ns)
	'select' operation ('sh', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->DWT/DWT_Accel.c:72) [369]  (0.968 ns)

 <State 48>: 7.67ns
The critical path consists of the following:
	'lshr' operation ('r.V', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->DWT/DWT_Accel.c:72) [373]  (0 ns)
	'select' operation ('val.V', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->DWT/DWT_Accel.c:72) [378]  (4.42 ns)
	'store' operation ('store_ln72', DWT/DWT_Accel.c:72) of variable 'val.V', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->DWT/DWT_Accel.c:72 on array 'A_2' [393]  (3.25 ns)

 <State 49>: 0ns
The critical path consists of the following:

 <State 50>: 6.28ns
The critical path consists of the following:
	'sitodp' operation ('tmp', DWT/DWT_Accel.c:79) [413]  (6.28 ns)

 <State 51>: 6.28ns
The critical path consists of the following:
	'sitodp' operation ('tmp', DWT/DWT_Accel.c:79) [413]  (6.28 ns)

 <State 52>: 6.28ns
The critical path consists of the following:
	'sitodp' operation ('tmp', DWT/DWT_Accel.c:79) [413]  (6.28 ns)

 <State 53>: 6.28ns
The critical path consists of the following:
	'sitodp' operation ('tmp', DWT/DWT_Accel.c:79) [413]  (6.28 ns)

 <State 54>: 6.28ns
The critical path consists of the following:
	'sitodp' operation ('tmp', DWT/DWT_Accel.c:79) [413]  (6.28 ns)

 <State 55>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_s', DWT/DWT_Accel.c:79) [414]  (7.79 ns)

 <State 56>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_s', DWT/DWT_Accel.c:79) [414]  (7.79 ns)

 <State 57>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_s', DWT/DWT_Accel.c:79) [414]  (7.79 ns)

 <State 58>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_s', DWT/DWT_Accel.c:79) [414]  (7.79 ns)

 <State 59>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_s', DWT/DWT_Accel.c:79) [414]  (7.79 ns)

 <State 60>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_s', DWT/DWT_Accel.c:79) [414]  (7.79 ns)

 <State 61>: 2.9ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln79_3', DWT/DWT_Accel.c:79) [419]  (2.9 ns)

 <State 62>: 6.28ns
The critical path consists of the following:
	'phi' operation ('n') with incoming values : ('n', DWT/DWT_Accel.c:77) [422]  (0 ns)
	'sitodp' operation ('tmp_26', DWT/DWT_Accel.c:79) [429]  (6.28 ns)

 <State 63>: 6.28ns
The critical path consists of the following:
	'sitodp' operation ('tmp_26', DWT/DWT_Accel.c:79) [429]  (6.28 ns)

 <State 64>: 6.28ns
The critical path consists of the following:
	'sitodp' operation ('tmp_26', DWT/DWT_Accel.c:79) [429]  (6.28 ns)

 <State 65>: 6.28ns
The critical path consists of the following:
	'sitodp' operation ('tmp_26', DWT/DWT_Accel.c:79) [429]  (6.28 ns)

 <State 66>: 6.28ns
The critical path consists of the following:
	'sitodp' operation ('tmp_26', DWT/DWT_Accel.c:79) [429]  (6.28 ns)

 <State 67>: 6.28ns
The critical path consists of the following:
	'sitodp' operation ('tmp_26', DWT/DWT_Accel.c:79) [429]  (6.28 ns)

 <State 68>: 5.46ns
The critical path consists of the following:
	'dcmp' operation ('tmp_6', DWT/DWT_Accel.c:79) [440]  (5.46 ns)

 <State 69>: 6.44ns
The critical path consists of the following:
	'dcmp' operation ('tmp_6', DWT/DWT_Accel.c:79) [440]  (5.46 ns)
	'and' operation ('and_ln79_1', DWT/DWT_Accel.c:79) [441]  (0.978 ns)

 <State 70>: 7.04ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', DWT/DWT_Accel.c:81) [447]  (0 ns)
	'add' operation ('add_ln83', DWT/DWT_Accel.c:83) [461]  (0 ns)
	'add' operation ('add_ln83_1', DWT/DWT_Accel.c:83) [462]  (3.79 ns)
	'getelementptr' operation ('A_0_addr_3', DWT/DWT_Accel.c:83) [464]  (0 ns)
	'load' operation ('A_0_load_1', DWT/DWT_Accel.c:83) on array 'A_0' [472]  (3.25 ns)

 <State 71>: 5.73ns
The critical path consists of the following:
	'load' operation ('A_0_load_1', DWT/DWT_Accel.c:83) on array 'A_0' [472]  (3.25 ns)
	'mux' operation ('tmp_10', DWT/DWT_Accel.c:83) [480]  (2.48 ns)

 <State 72>: 6.41ns
The critical path consists of the following:
	'uitofp' operation ('tmp_28', DWT/DWT_Accel.c:83) [482]  (6.41 ns)

 <State 73>: 6.41ns
The critical path consists of the following:
	'uitofp' operation ('tmp_28', DWT/DWT_Accel.c:83) [482]  (6.41 ns)

 <State 74>: 6.41ns
The critical path consists of the following:
	'uitofp' operation ('tmp_28', DWT/DWT_Accel.c:83) [482]  (6.41 ns)

 <State 75>: 6.41ns
The critical path consists of the following:
	'uitofp' operation ('tmp_28', DWT/DWT_Accel.c:83) [482]  (6.41 ns)

 <State 76>: 6.41ns
The critical path consists of the following:
	'uitofp' operation ('tmp_28', DWT/DWT_Accel.c:83) [482]  (6.41 ns)

 <State 77>: 6.41ns
The critical path consists of the following:
	'uitofp' operation ('tmp_28', DWT/DWT_Accel.c:83) [482]  (6.41 ns)

 <State 78>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('column_addr', DWT/DWT_Accel.c:83) [483]  (0 ns)
	'store' operation ('store_ln83', DWT/DWT_Accel.c:83) of variable 'tmp_28', DWT/DWT_Accel.c:83 on array 'column', DWT/DWT_Accel.c:41 [484]  (3.25 ns)

 <State 79>: 3.25ns
The critical path consists of the following:
	'phi' operation ('l2_0_0', DWT/DWT_Accel.c:85) with incoming values : ('add_ln85', DWT/DWT_Accel.c:85) [489]  (0 ns)
	'shl' operation ('shl_ln91', DWT/DWT_Accel.c:91) [499]  (0 ns)
	'getelementptr' operation ('column_addr_17', DWT/DWT_Accel.c:92) [501]  (0 ns)
	'load' operation ('column_load', DWT/DWT_Accel.c:92) on array 'column', DWT/DWT_Accel.c:41 [502]  (3.25 ns)

 <State 80>: 7.69ns
The critical path consists of the following:
	'load' operation ('column_load', DWT/DWT_Accel.c:92) on array 'column', DWT/DWT_Accel.c:41 [502]  (3.25 ns)
	'fpext' operation ('tmp_37', DWT/DWT_Accel.c:92) [503]  (4.44 ns)

 <State 81>: 4.44ns
The critical path consists of the following:
	'fpext' operation ('tmp_37', DWT/DWT_Accel.c:92) [503]  (4.44 ns)

 <State 82>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_38', DWT/DWT_Accel.c:92) [504]  (7.79 ns)

 <State 83>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_38', DWT/DWT_Accel.c:92) [504]  (7.79 ns)

 <State 84>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_38', DWT/DWT_Accel.c:92) [504]  (7.79 ns)

 <State 85>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_38', DWT/DWT_Accel.c:92) [504]  (7.79 ns)

 <State 86>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_38', DWT/DWT_Accel.c:92) [504]  (7.79 ns)

 <State 87>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_38', DWT/DWT_Accel.c:92) [504]  (7.79 ns)

 <State 88>: 7.79ns
The critical path consists of the following:
	'dmul' operation ('tmp_40', DWT/DWT_Accel.c:92) [510]  (7.79 ns)

 <State 89>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('tmp_41', DWT/DWT_Accel.c:92) [511]  (8.23 ns)

 <State 90>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('tmp_41', DWT/DWT_Accel.c:92) [511]  (8.23 ns)

 <State 91>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('tmp_41', DWT/DWT_Accel.c:92) [511]  (8.23 ns)

 <State 92>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('tmp_41', DWT/DWT_Accel.c:92) [511]  (8.23 ns)

 <State 93>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('tmp_41', DWT/DWT_Accel.c:92) [511]  (8.23 ns)

 <State 94>: 8.23ns
The critical path consists of the following:
	'dsub' operation ('tmp_43', DWT/DWT_Accel.c:93) [516]  (8.23 ns)

 <State 95>: 8.46ns
The critical path consists of the following:
	'fptrunc' operation ('tmp_42', DWT/DWT_Accel.c:92) [512]  (5.2 ns)
	'store' operation ('store_ln92', DWT/DWT_Accel.c:92) of variable 'tmp_42', DWT/DWT_Accel.c:92 on array 'tempc', DWT/DWT_Accel.c:43 [515]  (3.25 ns)

 <State 96>: 8.46ns
The critical path consists of the following:
	'fptrunc' operation ('tmp_44', DWT/DWT_Accel.c:93) [517]  (5.2 ns)
	'store' operation ('store_ln93', DWT/DWT_Accel.c:93) of variable 'tmp_44', DWT/DWT_Accel.c:93 on array 'tempc', DWT/DWT_Accel.c:43 [521]  (3.25 ns)

 <State 97>: 8.46ns
The critical path consists of the following:
	'fptrunc' operation ('tmp_62_1', DWT/DWT_Accel.c:92) [542]  (5.2 ns)
	'store' operation ('store_ln92', DWT/DWT_Accel.c:92) of variable 'tmp_62_1', DWT/DWT_Accel.c:92 on array 'tempc', DWT/DWT_Accel.c:43 [545]  (3.25 ns)

 <State 98>: 8.46ns
The critical path consists of the following:
	'fptrunc' operation ('tmp_64_1', DWT/DWT_Accel.c:93) [547]  (5.2 ns)
	'store' operation ('store_ln93', DWT/DWT_Accel.c:93) of variable 'tmp_64_1', DWT/DWT_Accel.c:93 on array 'tempc', DWT/DWT_Accel.c:43 [551]  (3.25 ns)

 <State 99>: 8.46ns
The critical path consists of the following:
	'fptrunc' operation ('tmp_62_2', DWT/DWT_Accel.c:92) [571]  (5.2 ns)
	'store' operation ('store_ln92', DWT/DWT_Accel.c:92) of variable 'tmp_62_2', DWT/DWT_Accel.c:92 on array 'tempc', DWT/DWT_Accel.c:43 [574]  (3.25 ns)

 <State 100>: 8.46ns
The critical path consists of the following:
	'fptrunc' operation ('tmp_64_2', DWT/DWT_Accel.c:93) [576]  (5.2 ns)
	'store' operation ('store_ln93', DWT/DWT_Accel.c:93) of variable 'tmp_64_2', DWT/DWT_Accel.c:93 on array 'tempc', DWT/DWT_Accel.c:43 [580]  (3.25 ns)

 <State 101>: 8.46ns
The critical path consists of the following:
	'fptrunc' operation ('tmp_62_3', DWT/DWT_Accel.c:92) [600]  (5.2 ns)
	'store' operation ('store_ln92', DWT/DWT_Accel.c:92) of variable 'tmp_62_3', DWT/DWT_Accel.c:92 on array 'tempc', DWT/DWT_Accel.c:43 [603]  (3.25 ns)

 <State 102>: 8.46ns
The critical path consists of the following:
	'fptrunc' operation ('tmp_64_3', DWT/DWT_Accel.c:93) [605]  (5.2 ns)
	'store' operation ('store_ln93', DWT/DWT_Accel.c:93) of variable 'tmp_64_3', DWT/DWT_Accel.c:93 on array 'tempc', DWT/DWT_Accel.c:43 [609]  (3.25 ns)

 <State 103>: 8.46ns
The critical path consists of the following:
	'fptrunc' operation ('tmp_62_4', DWT/DWT_Accel.c:92) [629]  (5.2 ns)
	'store' operation ('store_ln92', DWT/DWT_Accel.c:92) of variable 'tmp_62_4', DWT/DWT_Accel.c:92 on array 'tempc', DWT/DWT_Accel.c:43 [632]  (3.25 ns)

 <State 104>: 8.46ns
The critical path consists of the following:
	'fptrunc' operation ('tmp_64_4', DWT/DWT_Accel.c:93) [634]  (5.2 ns)
	'store' operation ('store_ln93', DWT/DWT_Accel.c:93) of variable 'tmp_64_4', DWT/DWT_Accel.c:93 on array 'tempc', DWT/DWT_Accel.c:43 [638]  (3.25 ns)

 <State 105>: 8.46ns
The critical path consists of the following:
	'fptrunc' operation ('tmp_62_5', DWT/DWT_Accel.c:92) [658]  (5.2 ns)
	'store' operation ('store_ln92', DWT/DWT_Accel.c:92) of variable 'tmp_62_5', DWT/DWT_Accel.c:92 on array 'tempc', DWT/DWT_Accel.c:43 [661]  (3.25 ns)

 <State 106>: 8.46ns
The critical path consists of the following:
	'fptrunc' operation ('tmp_64_5', DWT/DWT_Accel.c:93) [663]  (5.2 ns)
	'store' operation ('store_ln93', DWT/DWT_Accel.c:93) of variable 'tmp_64_5', DWT/DWT_Accel.c:93 on array 'tempc', DWT/DWT_Accel.c:43 [667]  (3.25 ns)

 <State 107>: 8.46ns
The critical path consists of the following:
	'fptrunc' operation ('tmp_62_6', DWT/DWT_Accel.c:92) [687]  (5.2 ns)
	'store' operation ('store_ln92', DWT/DWT_Accel.c:92) of variable 'tmp_62_6', DWT/DWT_Accel.c:92 on array 'tempc', DWT/DWT_Accel.c:43 [690]  (3.25 ns)

 <State 108>: 8.46ns
The critical path consists of the following:
	'fptrunc' operation ('tmp_64_6', DWT/DWT_Accel.c:93) [692]  (5.2 ns)
	'store' operation ('store_ln93', DWT/DWT_Accel.c:93) of variable 'tmp_64_6', DWT/DWT_Accel.c:93 on array 'tempc', DWT/DWT_Accel.c:43 [696]  (3.25 ns)

 <State 109>: 8.46ns
The critical path consists of the following:
	'fptrunc' operation ('tmp_62_7', DWT/DWT_Accel.c:92) [716]  (5.2 ns)
	'store' operation ('store_ln92', DWT/DWT_Accel.c:92) of variable 'tmp_62_7', DWT/DWT_Accel.c:92 on array 'tempc', DWT/DWT_Accel.c:43 [719]  (3.25 ns)

 <State 110>: 8.46ns
The critical path consists of the following:
	'fptrunc' operation ('tmp_64_7', DWT/DWT_Accel.c:93) [721]  (5.2 ns)
	'store' operation ('store_ln93', DWT/DWT_Accel.c:93) of variable 'tmp_64_7', DWT/DWT_Accel.c:93 on array 'tempc', DWT/DWT_Accel.c:43 [725]  (3.25 ns)

 <State 111>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('o') with incoming values : ('o', DWT/DWT_Accel.c:96) [733]  (1.77 ns)

 <State 112>: 3.79ns
The critical path consists of the following:
	'phi' operation ('o') with incoming values : ('o', DWT/DWT_Accel.c:96) [733]  (0 ns)
	'add' operation ('add_ln100', DWT/DWT_Accel.c:100) [771]  (0 ns)
	'add' operation ('add_ln100_1', DWT/DWT_Accel.c:100) [772]  (3.79 ns)

 <State 113>: 6.14ns
The critical path consists of the following:
	'load' operation ('x', DWT/DWT_Accel.c:100) on array 'tempc', DWT/DWT_Accel.c:43 [744]  (3.25 ns)
	'add' operation ('sh', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:339->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->DWT/DWT_Accel.c:100) [751]  (1.92 ns)
	'select' operation ('sh', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->DWT/DWT_Accel.c:100) [755]  (0.968 ns)

 <State 114>: 7.67ns
The critical path consists of the following:
	'lshr' operation ('r.V', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->DWT/DWT_Accel.c:100) [759]  (0 ns)
	'select' operation ('val.V', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->DWT/DWT_Accel.c:100) [764]  (4.42 ns)
	'store' operation ('store_ln100', DWT/DWT_Accel.c:100) of variable 'val.V', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64->DWT/DWT_Accel.c:100 on array 'A_2' [796]  (3.25 ns)

 <State 115>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
	State 112
	State 113
	State 114
	State 115


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
