module PipelinedAandB(
  input wire the_clock,
  input wire the_reset,
  input wire [31:0] a,
  input wire [31:0] b,
  output wire [31:0] sum
);
  // ===== Pipe stage 0:

  // Registers for pipe stage 0:
  reg [31:0] p0_a;
  reg [31:0] p0_b;
  always @ (posedge the_clock) begin
    if (the_reset) begin
      p0_a <= 32'h0000_0000;
      p0_b <= 32'h0000_0000;
    end else begin
      p0_a <= a;
      p0_b <= b;
    end
  end

  // ===== Pipe stage 1:
  wire [31:0] and_8;
  assign and_8 = p0_a & p0_b;

  // Registers for pipe stage 1:
  reg [31:0] p1_sum;
  always @ (posedge the_clock) begin
    if (the_reset) begin
      p1_sum <= 32'h0000_0000;
    end else begin
      p1_sum <= and_8;
    end
  end
  assign sum = p1_sum;
endmodule
