#-----------------------------------------------------------
# PlanAhead v14.2 (64-bit)
# Build 194362 by xbuild on Fri Jul 20 18:52:11 MDT 2012
# Start of session at: Thu Nov 26 21:26:57 2015
# Process ID: 4904
# Log file: Z:/Documents/Project/fpga/OpenMIPS/planAhead_run_1/planAhead.log
# Journal file: Z:/Documents/Project/fpga/OpenMIPS/planAhead_run_1/planAhead.jou
#-----------------------------------------------------------
INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Device 21-36] Loading parts and site information from C:/Xilinx/14.2/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [C:/Xilinx/14.2/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [C:/Xilinx/14.2/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source Z:/Documents/Project/fpga/OpenMIPS/pa.fromHdl.tcl
# create_project -name OpenMIPS -dir "Z:/Documents/Project/fpga/OpenMIPS/planAhead_run_1" -part xc6slx100fgg676-2
Parsing template File [C:/Xilinx/14.2/ISE_DS/ISE/data/projnav/templates/verilog.xml].
Finished parsing template File [C:/Xilinx/14.2/ISE_DS/ISE/data/projnav/templates/verilog.xml].
Parsing template File [C:/Xilinx/14.2/ISE_DS/ISE/data/projnav/templates/vhdl.xml].
Finished parsing template File [C:/Xilinx/14.2/ISE_DS/ISE/data/projnav/templates/vhdl.xml].
Parsing template File [C:/Xilinx/14.2/ISE_DS/ISE/data/projnav/templates/ucf.xml].
Finished parsing template File [C:/Xilinx/14.2/ISE_DS/ISE/data/projnav/templates/ucf.xml].
# set_param project.pinAheadLayout yes
# set srcset [get_property srcset [current_run -impl]]
# set_property target_constrs_file "Atom.ucf" [current_fileset -constrset]
Adding file 'Z:/Documents/Project/fpga/OpenMIPS/Atom.ucf' to fileset 'constrs_1'
# set hdlfile [add_files [list {Atom.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set_property top Atom $srcset
# add_files [list {Atom.ucf}] -fileset [get_property constrset [current_run]]
# open_rtl_design -part xc6slx100fgg676-2
Using Verific elaboration
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/PlanAhead/data/parts/xilinx/rtl/lib/synplify/synattr.vhd" into library synplify
Analyzing Verilog file "Z:/Documents/Project/fpga/OpenMIPS/Atom.v" into library work
Parsing verilog file "defines.v" included at line 1. [Z:/Documents/Project/fpga/OpenMIPS/Atom.v:1]
Loading clock regions from C:/Xilinx/14.2/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx100/ClockRegion.xml
Loading clock buffers from C:/Xilinx/14.2/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx100/ClockBuffers.xml
Loading package pin functions from C:/Xilinx/14.2/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/PinFunctions.xml...
Loading package from C:/Xilinx/14.2/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx100/fgg676/Package.xml
Loading io standards from C:/Xilinx/14.2/ISE_DS/PlanAhead/data\./parts/xilinx/spartan6/IOStandards.xml
Loading device configuration modes from C:/Xilinx/14.2/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/ConfigModes.xml
Loading list of drcs for the architecture : C:/Xilinx/14.2/ISE_DS/PlanAhead/data\./parts/xilinx/spartan6/drc.xml
Parsing UCF File [Z:/Documents/Project/fpga/OpenMIPS/Atom.ucf]
Finished Parsing UCF File [Z:/Documents/Project/fpga/OpenMIPS/Atom.ucf]
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Phase 0 | Netlist Checksum: 4f4b6838
open_rtl_design: Time (s): elapsed = 00:00:07 . Memory (MB): peak = 602.074 ; gain = 184.988
startgroup
set_property package_pin B26 [get_ports {DYP0[0]}]
endgroup
save_design
exit
INFO: [Common 17-206] Exiting PlanAhead...
INFO: [Common 17-83] Releasing license: PlanAhead
