(S (NP (DT This) (NN paper)) (VP (VBZ describes) (NP (NP (DT a) (JJ multi-functional) (JJ deep) (NN in-memory) (NN processor)) (PP (IN for) (NP (NN inference) (NNS applications))))) (. .))
(S (NP (JJ Deep) (JJ in-memory) (NN processing)) (VP (VBZ is) (VP (VBN achieved) (PP (IN by) (S (VP (VBG embedding) (NP (JJ pitch-matched) (JJ low-SNR) (NN analog) (VBG processing)) (PP (IN into) (NP (DT a) (JJ standard) (CD 6T) (CD 16KB) (NNP SRAM) (NN array))) (PP (IN in) (NP (ADJP (CD 65) (JJ nm)) (NNP CMOS)))))))) (. .))
(S (NP (CD Four) (NNS applications)) (VP (VBP are) (VP (VBN demonstrated))) (. .))
(S (NP (DT The) (NN prototype)) (VP (VBZ achieves) (NP (QP (IN up) (TO to) (CD 5.6X)) (PRN (-LRB- -LRB-) (NP (NP (CD 9.7X)) (VP (VBN estimated) (PP (IN for) (NP (JJ multi-bank) (NN scenario))))) (-RRB- -RRB-)) (NN energy) (NNS savings)) (PP (IN with) (NP (NP (JJ negligible) (PRN (-LRB- -LRB-) (ADJP (QP (JJ <) (CD 1)) (NN %)) (-RRB- -RRB-)) (NN accuracy) (NN degradation)) (PP (IN in) (NP (DT all) (CD four) (NNS applications))))) (PP (IN as) (PP (VBN compared) (PP (TO to) (NP (DT the) (JJ conventional) (NN architecture)))))) (. .))
