

================================================================
== Vivado HLS Report for 'pooling_single_ap_fixed_8_2_4_0_0_ap_fixed_8_2_5_3_0_config36_s'
================================================================
* Date:           Sat Jan 21 03:54:53 2023

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        alveo_hls4ml
* Solution:       solution
* Product family: virtexuplus
* Target device:  xcu50-fsvh2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 4.00 ns | 2.926 ns |   0.90 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    54041|    54041| 0.216 ms | 0.216 ms |  54041|  54041|   none  |
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                 |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1         |    54040|    54040|      1930|          -|          -|    28|    no    |
        | + Loop 1.1      |      864|      864|         2|          1|          1|   864|    yes   |
        | + Loop 1.2      |       16|       16|         2|          1|          1|    16|    yes   |
        | + Loop 1.3      |     1026|     1026|        38|          -|          -|    27|    no    |
        |  ++ Loop 1.3.1  |       16|       16|         2|          1|          1|    16|    yes   |
        |  ++ Loop 1.3.2  |       17|       17|         3|          1|          1|    16|    yes   |
        | + Loop 1.4      |       16|       16|         2|          1|          1|    16|    yes   |
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+--------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT  | URAM|
+---------------------+---------+-------+---------+--------+-----+
|DSP                  |        -|      -|        -|       -|    -|
|Expression           |        -|      -|        0|     280|    -|
|FIFO                 |        -|      -|        -|       -|    -|
|Instance             |        -|      -|        -|       -|    -|
|Memory               |        2|      -|       16|       2|    0|
|Multiplexer          |        -|      -|        -|     317|    -|
|Register             |        -|      -|      136|       -|    -|
+---------------------+---------+-------+---------+--------+-----+
|Total                |        2|      0|      152|     599|    0|
+---------------------+---------+-------+---------+--------+-----+
|Available SLR        |     1344|   2976|   871680|  435840|  320|
+---------------------+---------+-------+---------+--------+-----+
|Utilization SLR (%)  |    ~0   |      0|    ~0   |   ~0   |    0|
+---------------------+---------+-------+---------+--------+-----+
|Available            |     2688|   5952|  1743360|  871680|  640|
+---------------------+---------+-------+---------+--------+-----+
|Utilization (%)      |    ~0   |      0|    ~0   |   ~0   |    0|
+---------------------+---------+-------+---------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    +---------------+-----------------------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |     Memory    |                                    Module                                   | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +---------------+-----------------------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |memory1_0_V_U  |pooling_single_ap_fixed_8_2_4_0_0_ap_fixed_8_2_5_3_0_config36_s_memory1_0_V  |        1|   0|   0|    0|   448|    8|     1|         3584|
    |memory1_1_V_U  |pooling_single_ap_fixed_8_2_4_0_0_ap_fixed_8_2_5_3_0_config36_s_memory1_1_V  |        1|   0|   0|    0|   432|    8|     1|         3456|
    |memory2_V_U    |pooling_single_ap_fixed_8_2_4_0_0_ap_fixed_8_2_5_3_0_config36_s_memory2_V    |        0|  16|   2|    0|    16|    8|     1|          128|
    +---------------+-----------------------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total          |                                                                             |        2|  16|   2|    0|   896|   24|     3|         7168|
    +---------------+-----------------------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name           | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |add_ln203_4_fu_442_p2              |     +    |      0|  0|  10|          10|          10|
    |add_ln203_fu_356_p2                |     +    |      0|  0|  10|          10|          10|
    |add_ln757_fu_288_p2                |     +    |      0|  0|  10|          10|           1|
    |i_fu_276_p2                        |     +    |      0|  0|   6|           5|           1|
    |j_4_fu_386_p2                      |     +    |      0|  0|   6|           5|           1|
    |j_fu_294_p2                        |     +    |      0|  0|   6|           1|           6|
    |k_11_fu_336_p2                     |     +    |      0|  0|   6|           5|           1|
    |k_12_fu_498_p2                     |     +    |      0|  0|   6|           5|           1|
    |k_13_fu_398_p2                     |     +    |      0|  0|   6|           5|           1|
    |k_14_fu_427_p2                     |     +    |      0|  0|   6|           5|           1|
    |k_fu_374_p2                        |     +    |      0|  0|   6|           5|           1|
    |ap_block_pp0_stage0_11001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp1_stage0_11001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp2_stage0_11001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp4_stage0_11001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_state11_pp2_stage0_iter1  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state14_pp3_stage0_iter1  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state15_pp3_stage0_iter2  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state18_pp4_stage0_iter1  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state4_pp0_stage0_iter1   |    and   |      0|  0|   2|           1|           1|
    |ap_block_state7_pp1_stage0_iter1   |    and   |      0|  0|   2|           1|           1|
    |icmp_ln1494_1_fu_467_p2            |   icmp   |      0|  0|  11|           8|           8|
    |icmp_ln1494_2_fu_481_p2            |   icmp   |      0|  0|  11|           8|           8|
    |icmp_ln1494_fu_453_p2              |   icmp   |      0|  0|  11|           8|           8|
    |icmp_ln755_fu_270_p2               |   icmp   |      0|  0|  11|           5|           4|
    |icmp_ln757_fu_282_p2               |   icmp   |      0|  0|  13|          10|           9|
    |icmp_ln758_fu_300_p2               |   icmp   |      0|  0|  11|           5|           6|
    |icmp_ln764_fu_368_p2               |   icmp   |      0|  0|  11|           5|           6|
    |icmp_ln771_fu_380_p2               |   icmp   |      0|  0|  11|           5|           4|
    |icmp_ln772_fu_392_p2               |   icmp   |      0|  0|  11|           5|           6|
    |icmp_ln777_fu_421_p2               |   icmp   |      0|  0|  11|           5|           6|
    |icmp_ln792_fu_492_p2               |   icmp   |      0|  0|  11|           5|           6|
    |ap_block_pp3_stage0_01001          |    or    |      0|  0|   2|           1|           1|
    |ap_block_state1                    |    or    |      0|  0|   2|           1|           1|
    |res_V_V_din                        |  select  |      0|  0|   8|           1|           8|
    |select_ln203_4_fu_314_p3           |  select  |      0|  0|   6|           1|           6|
    |select_ln203_fu_306_p3             |  select  |      0|  0|   5|           1|           1|
    |select_ln787_7_fu_473_p3           |  select  |      0|  0|   8|           1|           8|
    |select_ln787_fu_459_p3             |  select  |      0|  0|   8|           1|           8|
    |ap_enable_pp0                      |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp1                      |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp2                      |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp3                      |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp4                      |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1            |    xor   |      0|  0|   2|           2|           1|
    |ap_enable_reg_pp1_iter1            |    xor   |      0|  0|   2|           2|           1|
    |ap_enable_reg_pp2_iter1            |    xor   |      0|  0|   2|           2|           1|
    |ap_enable_reg_pp3_iter1            |    xor   |      0|  0|   2|           2|           1|
    |ap_enable_reg_pp4_iter1            |    xor   |      0|  0|   2|           2|           1|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |Total                              |          |      0|  0| 280|         167|         163|
    +-----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------+----+-----------+-----+-----------+
    |              Name             | LUT| Input Size| Bits| Total Bits|
    +-------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                      |  59|         14|    1|         14|
    |ap_done                        |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1        |  15|          3|    1|          3|
    |ap_enable_reg_pp1_iter1        |  15|          3|    1|          3|
    |ap_enable_reg_pp2_iter1        |  15|          3|    1|          3|
    |ap_enable_reg_pp3_iter1        |   9|          2|    1|          2|
    |ap_enable_reg_pp3_iter2        |   9|          2|    1|          2|
    |ap_enable_reg_pp4_iter1        |  15|          3|    1|          3|
    |ap_phi_mux_j_0_phi_fu_195_p4   |   9|          2|    6|         12|
    |ap_phi_mux_k8_0_phi_fu_240_p4  |   9|          2|    5|         10|
    |data_V_V_blk_n                 |   9|          2|    1|          2|
    |i_0_reg_169                    |   9|          2|    5|         10|
    |indvar_flatten_reg_180         |   9|          2|   10|         20|
    |j7_0_reg_224                   |   9|          2|    5|         10|
    |j_0_reg_191                    |   9|          2|    6|         12|
    |k10_0_reg_259                  |   9|          2|    5|         10|
    |k6_0_reg_213                   |   9|          2|    5|         10|
    |k8_0_reg_236                   |   9|          2|    5|         10|
    |k9_0_reg_248                   |   9|          2|    5|         10|
    |k_0_reg_202                    |   9|          2|    5|         10|
    |memory1_0_V_address0           |  15|          3|    9|         27|
    |memory1_1_V_address0           |  15|          3|    9|         27|
    |memory2_V_address0             |  15|          3|    4|         12|
    |real_start                     |   9|          2|    1|          2|
    |res_V_V_blk_n                  |   9|          2|    1|          2|
    +-------------------------------+----+-----------+-----+-----------+
    |Total                          | 317|         69|   95|        228|
    +-------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |  13|   0|   13|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0           |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter0           |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter0           |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp4_iter0           |   1|   0|    1|          0|
    |ap_enable_reg_pp4_iter1           |   1|   0|    1|          0|
    |i_0_reg_169                       |   5|   0|    5|          0|
    |i_reg_508                         |   5|   0|    5|          0|
    |icmp_ln757_reg_513                |   1|   0|    1|          0|
    |icmp_ln764_reg_546                |   1|   0|    1|          0|
    |icmp_ln772_reg_564                |   1|   0|    1|          0|
    |icmp_ln777_reg_578                |   1|   0|    1|          0|
    |icmp_ln777_reg_578_pp3_iter1_reg  |   1|   0|    1|          0|
    |icmp_ln792_reg_614                |   1|   0|    1|          0|
    |indvar_flatten_reg_180            |  10|   0|   10|          0|
    |j7_0_reg_224                      |   5|   0|    5|          0|
    |j_0_reg_191                       |   6|   0|    6|          0|
    |j_4_reg_559                       |   5|   0|    5|          0|
    |k10_0_reg_259                     |   5|   0|    5|          0|
    |k6_0_reg_213                      |   5|   0|    5|          0|
    |k8_0_reg_236                      |   5|   0|    5|          0|
    |k9_0_reg_248                      |   5|   0|    5|          0|
    |k_0_reg_202                       |   5|   0|    5|          0|
    |k_13_reg_568                      |   5|   0|    5|          0|
    |select_ln203_4_reg_527            |   6|   0|    6|          0|
    |select_ln203_reg_522              |   5|   0|    5|          0|
    |select_ln787_7_reg_608            |   8|   0|    8|          0|
    |start_once_reg                    |   1|   0|    1|          0|
    |tmp_V_reg_602                     |   8|   0|    8|          0|
    |trunc_ln203_reg_532               |   1|   0|    1|          0|
    |zext_ln203_mid2_v_reg_536         |   5|   0|    5|          0|
    |zext_ln777_reg_573                |   5|   0|   10|          5|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 136|   0|  141|          5|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+----------------------------------------------------------------------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  |                                Source Object                               |    C Type    |
+------------------+-----+-----+------------+----------------------------------------------------------------------------+--------------+
|ap_clk            |  in |    1| ap_ctrl_hs | pooling_single<ap_fixed<8, 2, 4, 0, 0>, ap_fixed<8, 2, 5, 3, 0>, config36> | return value |
|ap_rst            |  in |    1| ap_ctrl_hs | pooling_single<ap_fixed<8, 2, 4, 0, 0>, ap_fixed<8, 2, 5, 3, 0>, config36> | return value |
|ap_start          |  in |    1| ap_ctrl_hs | pooling_single<ap_fixed<8, 2, 4, 0, 0>, ap_fixed<8, 2, 5, 3, 0>, config36> | return value |
|start_full_n      |  in |    1| ap_ctrl_hs | pooling_single<ap_fixed<8, 2, 4, 0, 0>, ap_fixed<8, 2, 5, 3, 0>, config36> | return value |
|ap_done           | out |    1| ap_ctrl_hs | pooling_single<ap_fixed<8, 2, 4, 0, 0>, ap_fixed<8, 2, 5, 3, 0>, config36> | return value |
|ap_continue       |  in |    1| ap_ctrl_hs | pooling_single<ap_fixed<8, 2, 4, 0, 0>, ap_fixed<8, 2, 5, 3, 0>, config36> | return value |
|ap_idle           | out |    1| ap_ctrl_hs | pooling_single<ap_fixed<8, 2, 4, 0, 0>, ap_fixed<8, 2, 5, 3, 0>, config36> | return value |
|ap_ready          | out |    1| ap_ctrl_hs | pooling_single<ap_fixed<8, 2, 4, 0, 0>, ap_fixed<8, 2, 5, 3, 0>, config36> | return value |
|start_out         | out |    1| ap_ctrl_hs | pooling_single<ap_fixed<8, 2, 4, 0, 0>, ap_fixed<8, 2, 5, 3, 0>, config36> | return value |
|start_write       | out |    1| ap_ctrl_hs | pooling_single<ap_fixed<8, 2, 4, 0, 0>, ap_fixed<8, 2, 5, 3, 0>, config36> | return value |
|data_V_V_dout     |  in |    8|   ap_fifo  |                                  data_V_V                                  |    pointer   |
|data_V_V_empty_n  |  in |    1|   ap_fifo  |                                  data_V_V                                  |    pointer   |
|data_V_V_read     | out |    1|   ap_fifo  |                                  data_V_V                                  |    pointer   |
|res_V_V_din       | out |    8|   ap_fifo  |                                   res_V_V                                  |    pointer   |
|res_V_V_full_n    |  in |    1|   ap_fifo  |                                   res_V_V                                  |    pointer   |
|res_V_V_write     | out |    1|   ap_fifo  |                                   res_V_V                                  |    pointer   |
+------------------+-----+-----+------------+----------------------------------------------------------------------------+--------------+

