Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_behav xil_defaultlib.TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.data_mem
Compiling module xil_defaultlib.instr_mem
Compiling module xil_defaultlib.Control_block
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.RALU
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.APBMaster
Compiling module xil_defaultlib.processor
Compiling module xil_defaultlib.PWM
Compiling module xil_defaultlib.PWM_APB_SLAVE
Compiling module xil_defaultlib.BTN
Compiling module xil_defaultlib.BTN_APB_SLAVE
Compiling module xil_defaultlib.Basic_computer
Compiling module xil_defaultlib.TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot TB_behav
