Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Thu Nov 21 23:12:37 2024
| Host         : HP_VICTUS_ROB running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file RSA_soc_wrapper_timing_summary_routed.rpt -pb RSA_soc_wrapper_timing_summary_routed.pb -rpx RSA_soc_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : rsa_soc_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.036        0.000                      0               121916        0.037        0.000                      0               121916        4.250        0.000                       0                 41873  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.500}      11.000          90.909          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          0.036        0.000                      0                88106        0.037        0.000                      0                88106        4.250        0.000                       0                 41873  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0               2.796        0.000                      0                33810        2.560        0.000                      0                33810  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_fpga_0    
(none)        clk_fpga_0    clk_fpga_0    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.036ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.037ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.250ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.036ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[4].exponentiation_inst/mod_mult/partial_res_reg[139]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.000ns  (clk_fpga_0 rise@11.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.640ns  (logic 5.484ns (51.542%)  route 5.156ns (48.458%))
  Logic Levels:           36  (CARRY4=33 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.718ns = ( 13.718 - 11.000 ) 
    Source Clock Delay      (SCD):    3.019ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.330ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=41874, routed)       1.725     3.019    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/clk
    SLICE_X72Y32         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y32         FDRE (Prop_fdre_C_Q)         0.456     3.475 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg_reg[0][0]/Q
                         net (fo=37, routed)          1.214     4.689    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[4].exponentiation_inst/mod_mult/key_n[0]
    SLICE_X89Y28         LUT2 (Prop_lut2_I1_O)        0.124     4.813 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[4].exponentiation_inst/mod_mult/i___532/O
                         net (fo=1, routed)           0.000     4.813    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core_n_3373
    SLICE_X89Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.345 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[3]_i_2__3/CO[3]
                         net (fo=1, routed)           0.000     5.345    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[3]_i_2__3_n_0
    SLICE_X89Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.459 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[7]_i_2__3/CO[3]
                         net (fo=1, routed)           0.000     5.459    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[7]_i_2__3_n_0
    SLICE_X89Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.573 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[11]_i_2__3/CO[3]
                         net (fo=1, routed)           0.000     5.573    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[11]_i_2__3_n_0
    SLICE_X89Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.687 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[15]_i_2__3/CO[3]
                         net (fo=1, routed)           0.000     5.687    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[15]_i_2__3_n_0
    SLICE_X89Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.801 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[19]_i_2__3/CO[3]
                         net (fo=1, routed)           0.000     5.801    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[19]_i_2__3_n_0
    SLICE_X89Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.915 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[23]_i_2__3/CO[3]
                         net (fo=1, routed)           0.000     5.915    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[23]_i_2__3_n_0
    SLICE_X89Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.029 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[27]_i_2__3/CO[3]
                         net (fo=1, routed)           0.000     6.029    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[27]_i_2__3_n_0
    SLICE_X89Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.143 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[31]_i_2__3/CO[3]
                         net (fo=1, routed)           0.000     6.143    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[31]_i_2__3_n_0
    SLICE_X89Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.257 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[35]_i_2__3/CO[3]
                         net (fo=1, routed)           0.000     6.257    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[35]_i_2__3_n_0
    SLICE_X89Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.371 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[39]_i_2__3/CO[3]
                         net (fo=1, routed)           0.000     6.371    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[39]_i_2__3_n_0
    SLICE_X89Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.485 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[43]_i_2__3/CO[3]
                         net (fo=1, routed)           0.000     6.485    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[43]_i_2__3_n_0
    SLICE_X89Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.599 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[47]_i_2__3/CO[3]
                         net (fo=1, routed)           0.000     6.599    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[47]_i_2__3_n_0
    SLICE_X89Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.713 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[51]_i_2__3/CO[3]
                         net (fo=1, routed)           0.000     6.713    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[51]_i_2__3_n_0
    SLICE_X89Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.827 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[55]_i_2__3/CO[3]
                         net (fo=1, routed)           0.000     6.827    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[55]_i_2__3_n_0
    SLICE_X89Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.941 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[59]_i_2__3/CO[3]
                         net (fo=1, routed)           0.000     6.941    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[59]_i_2__3_n_0
    SLICE_X89Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.055 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[63]_i_2__3/CO[3]
                         net (fo=1, routed)           0.000     7.055    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[63]_i_2__3_n_0
    SLICE_X89Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.169 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[67]_i_2__3/CO[3]
                         net (fo=1, routed)           0.000     7.169    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[67]_i_2__3_n_0
    SLICE_X89Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.283 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[71]_i_2__3/CO[3]
                         net (fo=1, routed)           0.000     7.283    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[71]_i_2__3_n_0
    SLICE_X89Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.397 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[75]_i_2__3/CO[3]
                         net (fo=1, routed)           0.000     7.397    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[75]_i_2__3_n_0
    SLICE_X89Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.511 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[79]_i_2__3/CO[3]
                         net (fo=1, routed)           0.000     7.511    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[79]_i_2__3_n_0
    SLICE_X89Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.625 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[83]_i_2__3/CO[3]
                         net (fo=1, routed)           0.000     7.625    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[83]_i_2__3_n_0
    SLICE_X89Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.739 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[87]_i_2__3/CO[3]
                         net (fo=1, routed)           0.001     7.740    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[87]_i_2__3_n_0
    SLICE_X89Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.854 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[91]_i_2__3/CO[3]
                         net (fo=1, routed)           0.000     7.854    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[91]_i_2__3_n_0
    SLICE_X89Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.968 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[95]_i_2__3/CO[3]
                         net (fo=1, routed)           0.000     7.968    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[95]_i_2__3_n_0
    SLICE_X89Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.082 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[99]_i_2__3/CO[3]
                         net (fo=1, routed)           0.000     8.082    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[99]_i_2__3_n_0
    SLICE_X89Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.196 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[103]_i_2__3/CO[3]
                         net (fo=1, routed)           0.000     8.196    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[103]_i_2__3_n_0
    SLICE_X89Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.310 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[107]_i_2__3/CO[3]
                         net (fo=1, routed)           0.000     8.310    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[107]_i_2__3_n_0
    SLICE_X89Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.424 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[111]_i_2__3/CO[3]
                         net (fo=1, routed)           0.000     8.424    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[111]_i_2__3_n_0
    SLICE_X89Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.538 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[115]_i_2__3/CO[3]
                         net (fo=1, routed)           0.000     8.538    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[115]_i_2__3_n_0
    SLICE_X89Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.652 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[119]_i_2__3/CO[3]
                         net (fo=1, routed)           0.000     8.652    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[119]_i_2__3_n_0
    SLICE_X89Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.766 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[123]_i_2__3/CO[3]
                         net (fo=1, routed)           0.000     8.766    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[123]_i_2__3_n_0
    SLICE_X89Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.880 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[127]_i_3__3/CO[3]
                         net (fo=1, routed)           0.000     8.880    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[4].exponentiation_inst/mod_mult/partial_res_reg[128]_0[0]
    SLICE_X89Y60         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.037 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[4].exponentiation_inst/mod_mult/partial_res_reg[128]_i_3__3/CO[1]
                         net (fo=129, routed)         1.936    10.973    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[4].exponentiation_inst/mod_mult/partial_res_reg[128]_i_3__3_n_2
    SLICE_X93Y98         LUT3 (Prop_lut3_I1_O)        0.355    11.328 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[4].exponentiation_inst/mod_mult/partial_res[255]_i_6__3/O
                         net (fo=128, routed)         2.005    13.333    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[4].exponentiation_inst/mod_mult/partial_res[255]_i_6__3_n_0
    SLICE_X89Y66         LUT6 (Prop_lut6_I3_O)        0.326    13.659 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[4].exponentiation_inst/mod_mult/partial_res[139]_i_1__7/O
                         net (fo=1, routed)           0.000    13.659    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[4].exponentiation_inst/mod_mult/partial_res[139]_i_1__7_n_0
    SLICE_X89Y66         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[4].exponentiation_inst/mod_mult/partial_res_reg[139]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     11.000    11.000 r  
    PS7_X0Y0             PS7                          0.000    11.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    12.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=41874, routed)       1.539    13.718    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[4].exponentiation_inst/mod_mult/clk
    SLICE_X89Y66         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[4].exponentiation_inst/mod_mult/partial_res_reg[139]/C
                         clock pessimism              0.115    13.833    
                         clock uncertainty           -0.169    13.664    
    SLICE_X89Y66         FDCE (Setup_fdce_C_D)        0.031    13.695    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[4].exponentiation_inst/mod_mult/partial_res_reg[139]
  -------------------------------------------------------------------
                         required time                         13.695    
                         arrival time                         -13.659    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.075ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[4].exponentiation_inst/mod_mult/partial_res_reg[134]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.000ns  (clk_fpga_0 rise@11.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.602ns  (logic 5.484ns (51.724%)  route 5.118ns (48.276%))
  Logic Levels:           36  (CARRY4=33 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.718ns = ( 13.718 - 11.000 ) 
    Source Clock Delay      (SCD):    3.019ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.330ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=41874, routed)       1.725     3.019    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/clk
    SLICE_X72Y32         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y32         FDRE (Prop_fdre_C_Q)         0.456     3.475 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg_reg[0][0]/Q
                         net (fo=37, routed)          1.214     4.689    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[4].exponentiation_inst/mod_mult/key_n[0]
    SLICE_X89Y28         LUT2 (Prop_lut2_I1_O)        0.124     4.813 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[4].exponentiation_inst/mod_mult/i___532/O
                         net (fo=1, routed)           0.000     4.813    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core_n_3373
    SLICE_X89Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.345 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[3]_i_2__3/CO[3]
                         net (fo=1, routed)           0.000     5.345    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[3]_i_2__3_n_0
    SLICE_X89Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.459 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[7]_i_2__3/CO[3]
                         net (fo=1, routed)           0.000     5.459    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[7]_i_2__3_n_0
    SLICE_X89Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.573 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[11]_i_2__3/CO[3]
                         net (fo=1, routed)           0.000     5.573    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[11]_i_2__3_n_0
    SLICE_X89Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.687 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[15]_i_2__3/CO[3]
                         net (fo=1, routed)           0.000     5.687    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[15]_i_2__3_n_0
    SLICE_X89Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.801 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[19]_i_2__3/CO[3]
                         net (fo=1, routed)           0.000     5.801    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[19]_i_2__3_n_0
    SLICE_X89Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.915 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[23]_i_2__3/CO[3]
                         net (fo=1, routed)           0.000     5.915    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[23]_i_2__3_n_0
    SLICE_X89Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.029 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[27]_i_2__3/CO[3]
                         net (fo=1, routed)           0.000     6.029    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[27]_i_2__3_n_0
    SLICE_X89Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.143 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[31]_i_2__3/CO[3]
                         net (fo=1, routed)           0.000     6.143    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[31]_i_2__3_n_0
    SLICE_X89Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.257 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[35]_i_2__3/CO[3]
                         net (fo=1, routed)           0.000     6.257    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[35]_i_2__3_n_0
    SLICE_X89Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.371 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[39]_i_2__3/CO[3]
                         net (fo=1, routed)           0.000     6.371    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[39]_i_2__3_n_0
    SLICE_X89Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.485 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[43]_i_2__3/CO[3]
                         net (fo=1, routed)           0.000     6.485    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[43]_i_2__3_n_0
    SLICE_X89Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.599 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[47]_i_2__3/CO[3]
                         net (fo=1, routed)           0.000     6.599    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[47]_i_2__3_n_0
    SLICE_X89Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.713 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[51]_i_2__3/CO[3]
                         net (fo=1, routed)           0.000     6.713    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[51]_i_2__3_n_0
    SLICE_X89Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.827 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[55]_i_2__3/CO[3]
                         net (fo=1, routed)           0.000     6.827    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[55]_i_2__3_n_0
    SLICE_X89Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.941 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[59]_i_2__3/CO[3]
                         net (fo=1, routed)           0.000     6.941    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[59]_i_2__3_n_0
    SLICE_X89Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.055 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[63]_i_2__3/CO[3]
                         net (fo=1, routed)           0.000     7.055    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[63]_i_2__3_n_0
    SLICE_X89Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.169 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[67]_i_2__3/CO[3]
                         net (fo=1, routed)           0.000     7.169    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[67]_i_2__3_n_0
    SLICE_X89Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.283 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[71]_i_2__3/CO[3]
                         net (fo=1, routed)           0.000     7.283    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[71]_i_2__3_n_0
    SLICE_X89Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.397 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[75]_i_2__3/CO[3]
                         net (fo=1, routed)           0.000     7.397    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[75]_i_2__3_n_0
    SLICE_X89Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.511 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[79]_i_2__3/CO[3]
                         net (fo=1, routed)           0.000     7.511    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[79]_i_2__3_n_0
    SLICE_X89Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.625 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[83]_i_2__3/CO[3]
                         net (fo=1, routed)           0.000     7.625    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[83]_i_2__3_n_0
    SLICE_X89Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.739 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[87]_i_2__3/CO[3]
                         net (fo=1, routed)           0.001     7.740    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[87]_i_2__3_n_0
    SLICE_X89Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.854 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[91]_i_2__3/CO[3]
                         net (fo=1, routed)           0.000     7.854    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[91]_i_2__3_n_0
    SLICE_X89Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.968 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[95]_i_2__3/CO[3]
                         net (fo=1, routed)           0.000     7.968    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[95]_i_2__3_n_0
    SLICE_X89Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.082 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[99]_i_2__3/CO[3]
                         net (fo=1, routed)           0.000     8.082    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[99]_i_2__3_n_0
    SLICE_X89Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.196 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[103]_i_2__3/CO[3]
                         net (fo=1, routed)           0.000     8.196    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[103]_i_2__3_n_0
    SLICE_X89Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.310 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[107]_i_2__3/CO[3]
                         net (fo=1, routed)           0.000     8.310    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[107]_i_2__3_n_0
    SLICE_X89Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.424 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[111]_i_2__3/CO[3]
                         net (fo=1, routed)           0.000     8.424    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[111]_i_2__3_n_0
    SLICE_X89Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.538 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[115]_i_2__3/CO[3]
                         net (fo=1, routed)           0.000     8.538    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[115]_i_2__3_n_0
    SLICE_X89Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.652 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[119]_i_2__3/CO[3]
                         net (fo=1, routed)           0.000     8.652    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[119]_i_2__3_n_0
    SLICE_X89Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.766 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[123]_i_2__3/CO[3]
                         net (fo=1, routed)           0.000     8.766    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[123]_i_2__3_n_0
    SLICE_X89Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.880 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[127]_i_3__3/CO[3]
                         net (fo=1, routed)           0.000     8.880    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[4].exponentiation_inst/mod_mult/partial_res_reg[128]_0[0]
    SLICE_X89Y60         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.037 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[4].exponentiation_inst/mod_mult/partial_res_reg[128]_i_3__3/CO[1]
                         net (fo=129, routed)         1.936    10.973    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[4].exponentiation_inst/mod_mult/partial_res_reg[128]_i_3__3_n_2
    SLICE_X93Y98         LUT3 (Prop_lut3_I1_O)        0.355    11.328 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[4].exponentiation_inst/mod_mult/partial_res[255]_i_6__3/O
                         net (fo=128, routed)         1.967    13.295    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[4].exponentiation_inst/mod_mult/partial_res[255]_i_6__3_n_0
    SLICE_X89Y66         LUT6 (Prop_lut6_I3_O)        0.326    13.621 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[4].exponentiation_inst/mod_mult/partial_res[134]_i_1__7/O
                         net (fo=1, routed)           0.000    13.621    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[4].exponentiation_inst/mod_mult/partial_res[134]_i_1__7_n_0
    SLICE_X89Y66         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[4].exponentiation_inst/mod_mult/partial_res_reg[134]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     11.000    11.000 r  
    PS7_X0Y0             PS7                          0.000    11.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    12.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=41874, routed)       1.539    13.718    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[4].exponentiation_inst/mod_mult/clk
    SLICE_X89Y66         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[4].exponentiation_inst/mod_mult/partial_res_reg[134]/C
                         clock pessimism              0.115    13.833    
                         clock uncertainty           -0.169    13.664    
    SLICE_X89Y66         FDCE (Setup_fdce_C_D)        0.032    13.696    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[4].exponentiation_inst/mod_mult/partial_res_reg[134]
  -------------------------------------------------------------------
                         required time                         13.696    
                         arrival time                         -13.621    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.118ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[4].exponentiation_inst/mod_mult/partial_res_reg[129]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.000ns  (clk_fpga_0 rise@11.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.617ns  (logic 5.484ns (51.651%)  route 5.133ns (48.349%))
  Logic Levels:           36  (CARRY4=33 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.777ns = ( 13.777 - 11.000 ) 
    Source Clock Delay      (SCD):    3.019ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.330ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=41874, routed)       1.725     3.019    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/clk
    SLICE_X72Y32         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y32         FDRE (Prop_fdre_C_Q)         0.456     3.475 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg_reg[0][0]/Q
                         net (fo=37, routed)          1.214     4.689    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[4].exponentiation_inst/mod_mult/key_n[0]
    SLICE_X89Y28         LUT2 (Prop_lut2_I1_O)        0.124     4.813 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[4].exponentiation_inst/mod_mult/i___532/O
                         net (fo=1, routed)           0.000     4.813    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core_n_3373
    SLICE_X89Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.345 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[3]_i_2__3/CO[3]
                         net (fo=1, routed)           0.000     5.345    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[3]_i_2__3_n_0
    SLICE_X89Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.459 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[7]_i_2__3/CO[3]
                         net (fo=1, routed)           0.000     5.459    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[7]_i_2__3_n_0
    SLICE_X89Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.573 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[11]_i_2__3/CO[3]
                         net (fo=1, routed)           0.000     5.573    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[11]_i_2__3_n_0
    SLICE_X89Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.687 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[15]_i_2__3/CO[3]
                         net (fo=1, routed)           0.000     5.687    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[15]_i_2__3_n_0
    SLICE_X89Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.801 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[19]_i_2__3/CO[3]
                         net (fo=1, routed)           0.000     5.801    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[19]_i_2__3_n_0
    SLICE_X89Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.915 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[23]_i_2__3/CO[3]
                         net (fo=1, routed)           0.000     5.915    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[23]_i_2__3_n_0
    SLICE_X89Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.029 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[27]_i_2__3/CO[3]
                         net (fo=1, routed)           0.000     6.029    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[27]_i_2__3_n_0
    SLICE_X89Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.143 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[31]_i_2__3/CO[3]
                         net (fo=1, routed)           0.000     6.143    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[31]_i_2__3_n_0
    SLICE_X89Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.257 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[35]_i_2__3/CO[3]
                         net (fo=1, routed)           0.000     6.257    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[35]_i_2__3_n_0
    SLICE_X89Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.371 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[39]_i_2__3/CO[3]
                         net (fo=1, routed)           0.000     6.371    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[39]_i_2__3_n_0
    SLICE_X89Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.485 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[43]_i_2__3/CO[3]
                         net (fo=1, routed)           0.000     6.485    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[43]_i_2__3_n_0
    SLICE_X89Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.599 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[47]_i_2__3/CO[3]
                         net (fo=1, routed)           0.000     6.599    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[47]_i_2__3_n_0
    SLICE_X89Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.713 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[51]_i_2__3/CO[3]
                         net (fo=1, routed)           0.000     6.713    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[51]_i_2__3_n_0
    SLICE_X89Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.827 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[55]_i_2__3/CO[3]
                         net (fo=1, routed)           0.000     6.827    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[55]_i_2__3_n_0
    SLICE_X89Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.941 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[59]_i_2__3/CO[3]
                         net (fo=1, routed)           0.000     6.941    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[59]_i_2__3_n_0
    SLICE_X89Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.055 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[63]_i_2__3/CO[3]
                         net (fo=1, routed)           0.000     7.055    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[63]_i_2__3_n_0
    SLICE_X89Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.169 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[67]_i_2__3/CO[3]
                         net (fo=1, routed)           0.000     7.169    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[67]_i_2__3_n_0
    SLICE_X89Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.283 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[71]_i_2__3/CO[3]
                         net (fo=1, routed)           0.000     7.283    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[71]_i_2__3_n_0
    SLICE_X89Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.397 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[75]_i_2__3/CO[3]
                         net (fo=1, routed)           0.000     7.397    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[75]_i_2__3_n_0
    SLICE_X89Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.511 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[79]_i_2__3/CO[3]
                         net (fo=1, routed)           0.000     7.511    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[79]_i_2__3_n_0
    SLICE_X89Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.625 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[83]_i_2__3/CO[3]
                         net (fo=1, routed)           0.000     7.625    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[83]_i_2__3_n_0
    SLICE_X89Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.739 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[87]_i_2__3/CO[3]
                         net (fo=1, routed)           0.001     7.740    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[87]_i_2__3_n_0
    SLICE_X89Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.854 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[91]_i_2__3/CO[3]
                         net (fo=1, routed)           0.000     7.854    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[91]_i_2__3_n_0
    SLICE_X89Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.968 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[95]_i_2__3/CO[3]
                         net (fo=1, routed)           0.000     7.968    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[95]_i_2__3_n_0
    SLICE_X89Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.082 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[99]_i_2__3/CO[3]
                         net (fo=1, routed)           0.000     8.082    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[99]_i_2__3_n_0
    SLICE_X89Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.196 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[103]_i_2__3/CO[3]
                         net (fo=1, routed)           0.000     8.196    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[103]_i_2__3_n_0
    SLICE_X89Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.310 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[107]_i_2__3/CO[3]
                         net (fo=1, routed)           0.000     8.310    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[107]_i_2__3_n_0
    SLICE_X89Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.424 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[111]_i_2__3/CO[3]
                         net (fo=1, routed)           0.000     8.424    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[111]_i_2__3_n_0
    SLICE_X89Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.538 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[115]_i_2__3/CO[3]
                         net (fo=1, routed)           0.000     8.538    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[115]_i_2__3_n_0
    SLICE_X89Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.652 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[119]_i_2__3/CO[3]
                         net (fo=1, routed)           0.000     8.652    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[119]_i_2__3_n_0
    SLICE_X89Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.766 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[123]_i_2__3/CO[3]
                         net (fo=1, routed)           0.000     8.766    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[123]_i_2__3_n_0
    SLICE_X89Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.880 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[127]_i_3__3/CO[3]
                         net (fo=1, routed)           0.000     8.880    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[4].exponentiation_inst/mod_mult/partial_res_reg[128]_0[0]
    SLICE_X89Y60         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.037 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[4].exponentiation_inst/mod_mult/partial_res_reg[128]_i_3__3/CO[1]
                         net (fo=129, routed)         1.936    10.973    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[4].exponentiation_inst/mod_mult/partial_res_reg[128]_i_3__3_n_2
    SLICE_X93Y98         LUT3 (Prop_lut3_I1_O)        0.355    11.328 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[4].exponentiation_inst/mod_mult/partial_res[255]_i_6__3/O
                         net (fo=128, routed)         1.982    13.310    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[4].exponentiation_inst/mod_mult/partial_res[255]_i_6__3_n_0
    SLICE_X97Y68         LUT6 (Prop_lut6_I3_O)        0.326    13.636 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[4].exponentiation_inst/mod_mult/partial_res[129]_i_1__7/O
                         net (fo=1, routed)           0.000    13.636    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[4].exponentiation_inst/mod_mult/partial_res[129]_i_1__7_n_0
    SLICE_X97Y68         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[4].exponentiation_inst/mod_mult/partial_res_reg[129]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     11.000    11.000 r  
    PS7_X0Y0             PS7                          0.000    11.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    12.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=41874, routed)       1.598    13.777    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[4].exponentiation_inst/mod_mult/clk
    SLICE_X97Y68         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[4].exponentiation_inst/mod_mult/partial_res_reg[129]/C
                         clock pessimism              0.115    13.892    
                         clock uncertainty           -0.169    13.723    
    SLICE_X97Y68         FDCE (Setup_fdce_C_D)        0.031    13.754    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[4].exponentiation_inst/mod_mult/partial_res_reg[129]
  -------------------------------------------------------------------
                         required time                         13.754    
                         arrival time                         -13.636    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.129ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[4].exponentiation_inst/mod_mult/partial_res_reg[137]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.000ns  (clk_fpga_0 rise@11.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.677ns  (logic 5.484ns (51.362%)  route 5.193ns (48.638%))
  Logic Levels:           36  (CARRY4=33 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.847ns = ( 13.847 - 11.000 ) 
    Source Clock Delay      (SCD):    3.019ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.330ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=41874, routed)       1.725     3.019    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/clk
    SLICE_X72Y32         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y32         FDRE (Prop_fdre_C_Q)         0.456     3.475 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg_reg[0][0]/Q
                         net (fo=37, routed)          1.214     4.689    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[4].exponentiation_inst/mod_mult/key_n[0]
    SLICE_X89Y28         LUT2 (Prop_lut2_I1_O)        0.124     4.813 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[4].exponentiation_inst/mod_mult/i___532/O
                         net (fo=1, routed)           0.000     4.813    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core_n_3373
    SLICE_X89Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.345 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[3]_i_2__3/CO[3]
                         net (fo=1, routed)           0.000     5.345    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[3]_i_2__3_n_0
    SLICE_X89Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.459 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[7]_i_2__3/CO[3]
                         net (fo=1, routed)           0.000     5.459    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[7]_i_2__3_n_0
    SLICE_X89Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.573 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[11]_i_2__3/CO[3]
                         net (fo=1, routed)           0.000     5.573    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[11]_i_2__3_n_0
    SLICE_X89Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.687 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[15]_i_2__3/CO[3]
                         net (fo=1, routed)           0.000     5.687    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[15]_i_2__3_n_0
    SLICE_X89Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.801 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[19]_i_2__3/CO[3]
                         net (fo=1, routed)           0.000     5.801    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[19]_i_2__3_n_0
    SLICE_X89Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.915 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[23]_i_2__3/CO[3]
                         net (fo=1, routed)           0.000     5.915    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[23]_i_2__3_n_0
    SLICE_X89Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.029 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[27]_i_2__3/CO[3]
                         net (fo=1, routed)           0.000     6.029    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[27]_i_2__3_n_0
    SLICE_X89Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.143 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[31]_i_2__3/CO[3]
                         net (fo=1, routed)           0.000     6.143    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[31]_i_2__3_n_0
    SLICE_X89Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.257 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[35]_i_2__3/CO[3]
                         net (fo=1, routed)           0.000     6.257    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[35]_i_2__3_n_0
    SLICE_X89Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.371 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[39]_i_2__3/CO[3]
                         net (fo=1, routed)           0.000     6.371    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[39]_i_2__3_n_0
    SLICE_X89Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.485 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[43]_i_2__3/CO[3]
                         net (fo=1, routed)           0.000     6.485    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[43]_i_2__3_n_0
    SLICE_X89Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.599 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[47]_i_2__3/CO[3]
                         net (fo=1, routed)           0.000     6.599    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[47]_i_2__3_n_0
    SLICE_X89Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.713 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[51]_i_2__3/CO[3]
                         net (fo=1, routed)           0.000     6.713    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[51]_i_2__3_n_0
    SLICE_X89Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.827 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[55]_i_2__3/CO[3]
                         net (fo=1, routed)           0.000     6.827    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[55]_i_2__3_n_0
    SLICE_X89Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.941 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[59]_i_2__3/CO[3]
                         net (fo=1, routed)           0.000     6.941    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[59]_i_2__3_n_0
    SLICE_X89Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.055 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[63]_i_2__3/CO[3]
                         net (fo=1, routed)           0.000     7.055    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[63]_i_2__3_n_0
    SLICE_X89Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.169 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[67]_i_2__3/CO[3]
                         net (fo=1, routed)           0.000     7.169    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[67]_i_2__3_n_0
    SLICE_X89Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.283 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[71]_i_2__3/CO[3]
                         net (fo=1, routed)           0.000     7.283    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[71]_i_2__3_n_0
    SLICE_X89Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.397 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[75]_i_2__3/CO[3]
                         net (fo=1, routed)           0.000     7.397    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[75]_i_2__3_n_0
    SLICE_X89Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.511 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[79]_i_2__3/CO[3]
                         net (fo=1, routed)           0.000     7.511    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[79]_i_2__3_n_0
    SLICE_X89Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.625 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[83]_i_2__3/CO[3]
                         net (fo=1, routed)           0.000     7.625    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[83]_i_2__3_n_0
    SLICE_X89Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.739 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[87]_i_2__3/CO[3]
                         net (fo=1, routed)           0.001     7.740    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[87]_i_2__3_n_0
    SLICE_X89Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.854 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[91]_i_2__3/CO[3]
                         net (fo=1, routed)           0.000     7.854    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[91]_i_2__3_n_0
    SLICE_X89Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.968 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[95]_i_2__3/CO[3]
                         net (fo=1, routed)           0.000     7.968    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[95]_i_2__3_n_0
    SLICE_X89Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.082 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[99]_i_2__3/CO[3]
                         net (fo=1, routed)           0.000     8.082    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[99]_i_2__3_n_0
    SLICE_X89Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.196 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[103]_i_2__3/CO[3]
                         net (fo=1, routed)           0.000     8.196    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[103]_i_2__3_n_0
    SLICE_X89Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.310 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[107]_i_2__3/CO[3]
                         net (fo=1, routed)           0.000     8.310    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[107]_i_2__3_n_0
    SLICE_X89Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.424 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[111]_i_2__3/CO[3]
                         net (fo=1, routed)           0.000     8.424    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[111]_i_2__3_n_0
    SLICE_X89Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.538 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[115]_i_2__3/CO[3]
                         net (fo=1, routed)           0.000     8.538    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[115]_i_2__3_n_0
    SLICE_X89Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.652 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[119]_i_2__3/CO[3]
                         net (fo=1, routed)           0.000     8.652    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[119]_i_2__3_n_0
    SLICE_X89Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.766 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[123]_i_2__3/CO[3]
                         net (fo=1, routed)           0.000     8.766    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[123]_i_2__3_n_0
    SLICE_X89Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.880 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[127]_i_3__3/CO[3]
                         net (fo=1, routed)           0.000     8.880    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[4].exponentiation_inst/mod_mult/partial_res_reg[128]_0[0]
    SLICE_X89Y60         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.037 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[4].exponentiation_inst/mod_mult/partial_res_reg[128]_i_3__3/CO[1]
                         net (fo=129, routed)         1.936    10.973    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[4].exponentiation_inst/mod_mult/partial_res_reg[128]_i_3__3_n_2
    SLICE_X93Y98         LUT3 (Prop_lut3_I1_O)        0.355    11.328 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[4].exponentiation_inst/mod_mult/partial_res[255]_i_6__3/O
                         net (fo=128, routed)         2.042    13.370    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[4].exponentiation_inst/mod_mult/partial_res[255]_i_6__3_n_0
    SLICE_X107Y76        LUT6 (Prop_lut6_I3_O)        0.326    13.696 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[4].exponentiation_inst/mod_mult/partial_res[137]_i_1__7/O
                         net (fo=1, routed)           0.000    13.696    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[4].exponentiation_inst/mod_mult/partial_res[137]_i_1__7_n_0
    SLICE_X107Y76        FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[4].exponentiation_inst/mod_mult/partial_res_reg[137]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     11.000    11.000 r  
    PS7_X0Y0             PS7                          0.000    11.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    12.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=41874, routed)       1.668    13.847    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[4].exponentiation_inst/mod_mult/clk
    SLICE_X107Y76        FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[4].exponentiation_inst/mod_mult/partial_res_reg[137]/C
                         clock pessimism              0.115    13.962    
                         clock uncertainty           -0.169    13.793    
    SLICE_X107Y76        FDCE (Setup_fdce_C_D)        0.032    13.825    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[4].exponentiation_inst/mod_mult/partial_res_reg[137]
  -------------------------------------------------------------------
                         required time                         13.825    
                         arrival time                         -13.696    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.156ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[4].exponentiation_inst/mod_mult/partial_res_reg[128]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.000ns  (clk_fpga_0 rise@11.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.577ns  (logic 5.484ns (51.850%)  route 5.093ns (48.150%))
  Logic Levels:           36  (CARRY4=33 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.777ns = ( 13.777 - 11.000 ) 
    Source Clock Delay      (SCD):    3.019ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.330ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=41874, routed)       1.725     3.019    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/clk
    SLICE_X72Y32         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y32         FDRE (Prop_fdre_C_Q)         0.456     3.475 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg_reg[0][0]/Q
                         net (fo=37, routed)          1.214     4.689    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[4].exponentiation_inst/mod_mult/key_n[0]
    SLICE_X89Y28         LUT2 (Prop_lut2_I1_O)        0.124     4.813 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[4].exponentiation_inst/mod_mult/i___532/O
                         net (fo=1, routed)           0.000     4.813    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core_n_3373
    SLICE_X89Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.345 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[3]_i_2__3/CO[3]
                         net (fo=1, routed)           0.000     5.345    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[3]_i_2__3_n_0
    SLICE_X89Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.459 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[7]_i_2__3/CO[3]
                         net (fo=1, routed)           0.000     5.459    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[7]_i_2__3_n_0
    SLICE_X89Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.573 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[11]_i_2__3/CO[3]
                         net (fo=1, routed)           0.000     5.573    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[11]_i_2__3_n_0
    SLICE_X89Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.687 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[15]_i_2__3/CO[3]
                         net (fo=1, routed)           0.000     5.687    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[15]_i_2__3_n_0
    SLICE_X89Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.801 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[19]_i_2__3/CO[3]
                         net (fo=1, routed)           0.000     5.801    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[19]_i_2__3_n_0
    SLICE_X89Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.915 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[23]_i_2__3/CO[3]
                         net (fo=1, routed)           0.000     5.915    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[23]_i_2__3_n_0
    SLICE_X89Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.029 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[27]_i_2__3/CO[3]
                         net (fo=1, routed)           0.000     6.029    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[27]_i_2__3_n_0
    SLICE_X89Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.143 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[31]_i_2__3/CO[3]
                         net (fo=1, routed)           0.000     6.143    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[31]_i_2__3_n_0
    SLICE_X89Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.257 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[35]_i_2__3/CO[3]
                         net (fo=1, routed)           0.000     6.257    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[35]_i_2__3_n_0
    SLICE_X89Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.371 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[39]_i_2__3/CO[3]
                         net (fo=1, routed)           0.000     6.371    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[39]_i_2__3_n_0
    SLICE_X89Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.485 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[43]_i_2__3/CO[3]
                         net (fo=1, routed)           0.000     6.485    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[43]_i_2__3_n_0
    SLICE_X89Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.599 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[47]_i_2__3/CO[3]
                         net (fo=1, routed)           0.000     6.599    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[47]_i_2__3_n_0
    SLICE_X89Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.713 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[51]_i_2__3/CO[3]
                         net (fo=1, routed)           0.000     6.713    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[51]_i_2__3_n_0
    SLICE_X89Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.827 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[55]_i_2__3/CO[3]
                         net (fo=1, routed)           0.000     6.827    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[55]_i_2__3_n_0
    SLICE_X89Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.941 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[59]_i_2__3/CO[3]
                         net (fo=1, routed)           0.000     6.941    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[59]_i_2__3_n_0
    SLICE_X89Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.055 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[63]_i_2__3/CO[3]
                         net (fo=1, routed)           0.000     7.055    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[63]_i_2__3_n_0
    SLICE_X89Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.169 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[67]_i_2__3/CO[3]
                         net (fo=1, routed)           0.000     7.169    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[67]_i_2__3_n_0
    SLICE_X89Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.283 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[71]_i_2__3/CO[3]
                         net (fo=1, routed)           0.000     7.283    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[71]_i_2__3_n_0
    SLICE_X89Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.397 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[75]_i_2__3/CO[3]
                         net (fo=1, routed)           0.000     7.397    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[75]_i_2__3_n_0
    SLICE_X89Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.511 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[79]_i_2__3/CO[3]
                         net (fo=1, routed)           0.000     7.511    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[79]_i_2__3_n_0
    SLICE_X89Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.625 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[83]_i_2__3/CO[3]
                         net (fo=1, routed)           0.000     7.625    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[83]_i_2__3_n_0
    SLICE_X89Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.739 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[87]_i_2__3/CO[3]
                         net (fo=1, routed)           0.001     7.740    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[87]_i_2__3_n_0
    SLICE_X89Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.854 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[91]_i_2__3/CO[3]
                         net (fo=1, routed)           0.000     7.854    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[91]_i_2__3_n_0
    SLICE_X89Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.968 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[95]_i_2__3/CO[3]
                         net (fo=1, routed)           0.000     7.968    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[95]_i_2__3_n_0
    SLICE_X89Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.082 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[99]_i_2__3/CO[3]
                         net (fo=1, routed)           0.000     8.082    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[99]_i_2__3_n_0
    SLICE_X89Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.196 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[103]_i_2__3/CO[3]
                         net (fo=1, routed)           0.000     8.196    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[103]_i_2__3_n_0
    SLICE_X89Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.310 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[107]_i_2__3/CO[3]
                         net (fo=1, routed)           0.000     8.310    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[107]_i_2__3_n_0
    SLICE_X89Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.424 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[111]_i_2__3/CO[3]
                         net (fo=1, routed)           0.000     8.424    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[111]_i_2__3_n_0
    SLICE_X89Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.538 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[115]_i_2__3/CO[3]
                         net (fo=1, routed)           0.000     8.538    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[115]_i_2__3_n_0
    SLICE_X89Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.652 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[119]_i_2__3/CO[3]
                         net (fo=1, routed)           0.000     8.652    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[119]_i_2__3_n_0
    SLICE_X89Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.766 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[123]_i_2__3/CO[3]
                         net (fo=1, routed)           0.000     8.766    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[123]_i_2__3_n_0
    SLICE_X89Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.880 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[127]_i_3__3/CO[3]
                         net (fo=1, routed)           0.000     8.880    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[4].exponentiation_inst/mod_mult/partial_res_reg[128]_0[0]
    SLICE_X89Y60         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.037 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[4].exponentiation_inst/mod_mult/partial_res_reg[128]_i_3__3/CO[1]
                         net (fo=129, routed)         1.936    10.973    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[4].exponentiation_inst/mod_mult/partial_res_reg[128]_i_3__3_n_2
    SLICE_X93Y98         LUT3 (Prop_lut3_I1_O)        0.355    11.328 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[4].exponentiation_inst/mod_mult/partial_res[255]_i_6__3/O
                         net (fo=128, routed)         1.941    13.270    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[4].exponentiation_inst/mod_mult/partial_res[255]_i_6__3_n_0
    SLICE_X97Y68         LUT6 (Prop_lut6_I3_O)        0.326    13.596 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[4].exponentiation_inst/mod_mult/partial_res[128]_i_1__7/O
                         net (fo=1, routed)           0.000    13.596    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[4].exponentiation_inst/mod_mult/partial_res[128]_i_1__7_n_0
    SLICE_X97Y68         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[4].exponentiation_inst/mod_mult/partial_res_reg[128]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     11.000    11.000 r  
    PS7_X0Y0             PS7                          0.000    11.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    12.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=41874, routed)       1.598    13.777    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[4].exponentiation_inst/mod_mult/clk
    SLICE_X97Y68         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[4].exponentiation_inst/mod_mult/partial_res_reg[128]/C
                         clock pessimism              0.115    13.892    
                         clock uncertainty           -0.169    13.723    
    SLICE_X97Y68         FDCE (Setup_fdce_C_D)        0.029    13.752    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[4].exponentiation_inst/mod_mult/partial_res_reg[128]
  -------------------------------------------------------------------
                         required time                         13.752    
                         arrival time                         -13.596    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.162ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/partial_res_reg[130]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.000ns  (clk_fpga_0 rise@11.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.622ns  (logic 5.504ns (51.819%)  route 5.118ns (48.181%))
  Logic Levels:           36  (CARRY4=33 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.780ns = ( 13.780 - 11.000 ) 
    Source Clock Delay      (SCD):    3.021ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.330ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=41874, routed)       1.727     3.021    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/clk
    SLICE_X73Y34         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y34         FDRE (Prop_fdre_C_Q)         0.456     3.477 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg_reg[0][1]/Q
                         net (fo=37, routed)          1.472     4.949    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/key_n[1]
    SLICE_X97Y32         LUT2 (Prop_lut2_I1_O)        0.124     5.073 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/i___534/O
                         net (fo=1, routed)           0.000     5.073    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core_n_1820
    SLICE_X97Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.623 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[3]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     5.623    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[3]_i_2__1_n_0
    SLICE_X97Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.737 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[7]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     5.737    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[7]_i_2__1_n_0
    SLICE_X97Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.851 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[11]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     5.851    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[11]_i_2__1_n_0
    SLICE_X97Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.965 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[15]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     5.965    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[15]_i_2__1_n_0
    SLICE_X97Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.079 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[19]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     6.079    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[19]_i_2__1_n_0
    SLICE_X97Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.193 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[23]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     6.193    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[23]_i_2__1_n_0
    SLICE_X97Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.307 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[27]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     6.307    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[27]_i_2__1_n_0
    SLICE_X97Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.421 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[31]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     6.421    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[31]_i_2__1_n_0
    SLICE_X97Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.535 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[35]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     6.535    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[35]_i_2__1_n_0
    SLICE_X97Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.649 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[39]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     6.649    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[39]_i_2__1_n_0
    SLICE_X97Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.763 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[43]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     6.763    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[43]_i_2__1_n_0
    SLICE_X97Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.877 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[47]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     6.877    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[47]_i_2__1_n_0
    SLICE_X97Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.991 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[51]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     6.991    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[51]_i_2__1_n_0
    SLICE_X97Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.105 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[55]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     7.105    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[55]_i_2__1_n_0
    SLICE_X97Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.219 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[59]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     7.219    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[59]_i_2__1_n_0
    SLICE_X97Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.333 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[63]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     7.333    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[63]_i_2__1_n_0
    SLICE_X97Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.447 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[67]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     7.447    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[67]_i_2__1_n_0
    SLICE_X97Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.561 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[71]_i_2__1/CO[3]
                         net (fo=1, routed)           0.001     7.562    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[71]_i_2__1_n_0
    SLICE_X97Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.676 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[75]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     7.676    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[75]_i_2__1_n_0
    SLICE_X97Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.790 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[79]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     7.790    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[79]_i_2__1_n_0
    SLICE_X97Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.904 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[83]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     7.904    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[83]_i_2__1_n_0
    SLICE_X97Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.018 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[87]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     8.018    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[87]_i_2__1_n_0
    SLICE_X97Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.132 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[91]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     8.132    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[91]_i_2__1_n_0
    SLICE_X97Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.246 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[95]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     8.246    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[95]_i_2__1_n_0
    SLICE_X97Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.360 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[99]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     8.360    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[99]_i_2__1_n_0
    SLICE_X97Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.474 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[103]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     8.474    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[103]_i_2__1_n_0
    SLICE_X97Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.588 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[107]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     8.588    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[107]_i_2__1_n_0
    SLICE_X97Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.702 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[111]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     8.702    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[111]_i_2__1_n_0
    SLICE_X97Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.816 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[115]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     8.816    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[115]_i_2__1_n_0
    SLICE_X97Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.930 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[119]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     8.930    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[119]_i_2__1_n_0
    SLICE_X97Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.044 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[123]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     9.044    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[123]_i_2__1_n_0
    SLICE_X97Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.158 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[127]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000     9.158    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/partial_res_reg[128]_0[0]
    SLICE_X97Y64         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.315 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/partial_res_reg[128]_i_3__1/CO[1]
                         net (fo=129, routed)         1.724    11.039    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/partial_res_reg[128]_i_3__1_n_2
    SLICE_X102Y93        LUT3 (Prop_lut3_I1_O)        0.355    11.394 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/partial_res[255]_i_6__1/O
                         net (fo=128, routed)         1.920    13.315    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/partial_res[255]_i_6__1_n_0
    SLICE_X100Y66        LUT6 (Prop_lut6_I3_O)        0.328    13.643 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/partial_res[130]_i_1__3/O
                         net (fo=1, routed)           0.000    13.643    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/partial_res[130]_i_1__3_n_0
    SLICE_X100Y66        FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/partial_res_reg[130]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     11.000    11.000 r  
    PS7_X0Y0             PS7                          0.000    11.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    12.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=41874, routed)       1.601    13.780    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/clk
    SLICE_X100Y66        FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/partial_res_reg[130]/C
                         clock pessimism              0.115    13.895    
                         clock uncertainty           -0.169    13.726    
    SLICE_X100Y66        FDCE (Setup_fdce_C_D)        0.079    13.805    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/mod_mult/partial_res_reg[130]
  -------------------------------------------------------------------
                         required time                         13.805    
                         arrival time                         -13.643    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.163ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[4].exponentiation_inst/mod_mult/partial_res_reg[163]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.000ns  (clk_fpga_0 rise@11.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.571ns  (logic 5.484ns (51.878%)  route 5.087ns (48.122%))
  Logic Levels:           36  (CARRY4=33 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.776ns = ( 13.776 - 11.000 ) 
    Source Clock Delay      (SCD):    3.019ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.330ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=41874, routed)       1.725     3.019    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/clk
    SLICE_X72Y32         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y32         FDRE (Prop_fdre_C_Q)         0.456     3.475 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg_reg[0][0]/Q
                         net (fo=37, routed)          1.214     4.689    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[4].exponentiation_inst/mod_mult/key_n[0]
    SLICE_X89Y28         LUT2 (Prop_lut2_I1_O)        0.124     4.813 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[4].exponentiation_inst/mod_mult/i___532/O
                         net (fo=1, routed)           0.000     4.813    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core_n_3373
    SLICE_X89Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.345 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[3]_i_2__3/CO[3]
                         net (fo=1, routed)           0.000     5.345    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[3]_i_2__3_n_0
    SLICE_X89Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.459 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[7]_i_2__3/CO[3]
                         net (fo=1, routed)           0.000     5.459    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[7]_i_2__3_n_0
    SLICE_X89Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.573 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[11]_i_2__3/CO[3]
                         net (fo=1, routed)           0.000     5.573    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[11]_i_2__3_n_0
    SLICE_X89Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.687 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[15]_i_2__3/CO[3]
                         net (fo=1, routed)           0.000     5.687    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[15]_i_2__3_n_0
    SLICE_X89Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.801 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[19]_i_2__3/CO[3]
                         net (fo=1, routed)           0.000     5.801    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[19]_i_2__3_n_0
    SLICE_X89Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.915 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[23]_i_2__3/CO[3]
                         net (fo=1, routed)           0.000     5.915    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[23]_i_2__3_n_0
    SLICE_X89Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.029 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[27]_i_2__3/CO[3]
                         net (fo=1, routed)           0.000     6.029    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[27]_i_2__3_n_0
    SLICE_X89Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.143 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[31]_i_2__3/CO[3]
                         net (fo=1, routed)           0.000     6.143    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[31]_i_2__3_n_0
    SLICE_X89Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.257 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[35]_i_2__3/CO[3]
                         net (fo=1, routed)           0.000     6.257    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[35]_i_2__3_n_0
    SLICE_X89Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.371 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[39]_i_2__3/CO[3]
                         net (fo=1, routed)           0.000     6.371    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[39]_i_2__3_n_0
    SLICE_X89Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.485 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[43]_i_2__3/CO[3]
                         net (fo=1, routed)           0.000     6.485    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[43]_i_2__3_n_0
    SLICE_X89Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.599 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[47]_i_2__3/CO[3]
                         net (fo=1, routed)           0.000     6.599    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[47]_i_2__3_n_0
    SLICE_X89Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.713 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[51]_i_2__3/CO[3]
                         net (fo=1, routed)           0.000     6.713    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[51]_i_2__3_n_0
    SLICE_X89Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.827 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[55]_i_2__3/CO[3]
                         net (fo=1, routed)           0.000     6.827    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[55]_i_2__3_n_0
    SLICE_X89Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.941 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[59]_i_2__3/CO[3]
                         net (fo=1, routed)           0.000     6.941    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[59]_i_2__3_n_0
    SLICE_X89Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.055 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[63]_i_2__3/CO[3]
                         net (fo=1, routed)           0.000     7.055    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[63]_i_2__3_n_0
    SLICE_X89Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.169 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[67]_i_2__3/CO[3]
                         net (fo=1, routed)           0.000     7.169    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[67]_i_2__3_n_0
    SLICE_X89Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.283 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[71]_i_2__3/CO[3]
                         net (fo=1, routed)           0.000     7.283    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[71]_i_2__3_n_0
    SLICE_X89Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.397 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[75]_i_2__3/CO[3]
                         net (fo=1, routed)           0.000     7.397    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[75]_i_2__3_n_0
    SLICE_X89Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.511 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[79]_i_2__3/CO[3]
                         net (fo=1, routed)           0.000     7.511    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[79]_i_2__3_n_0
    SLICE_X89Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.625 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[83]_i_2__3/CO[3]
                         net (fo=1, routed)           0.000     7.625    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[83]_i_2__3_n_0
    SLICE_X89Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.739 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[87]_i_2__3/CO[3]
                         net (fo=1, routed)           0.001     7.740    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[87]_i_2__3_n_0
    SLICE_X89Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.854 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[91]_i_2__3/CO[3]
                         net (fo=1, routed)           0.000     7.854    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[91]_i_2__3_n_0
    SLICE_X89Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.968 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[95]_i_2__3/CO[3]
                         net (fo=1, routed)           0.000     7.968    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[95]_i_2__3_n_0
    SLICE_X89Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.082 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[99]_i_2__3/CO[3]
                         net (fo=1, routed)           0.000     8.082    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[99]_i_2__3_n_0
    SLICE_X89Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.196 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[103]_i_2__3/CO[3]
                         net (fo=1, routed)           0.000     8.196    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[103]_i_2__3_n_0
    SLICE_X89Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.310 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[107]_i_2__3/CO[3]
                         net (fo=1, routed)           0.000     8.310    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[107]_i_2__3_n_0
    SLICE_X89Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.424 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[111]_i_2__3/CO[3]
                         net (fo=1, routed)           0.000     8.424    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[111]_i_2__3_n_0
    SLICE_X89Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.538 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[115]_i_2__3/CO[3]
                         net (fo=1, routed)           0.000     8.538    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[115]_i_2__3_n_0
    SLICE_X89Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.652 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[119]_i_2__3/CO[3]
                         net (fo=1, routed)           0.000     8.652    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[119]_i_2__3_n_0
    SLICE_X89Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.766 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[123]_i_2__3/CO[3]
                         net (fo=1, routed)           0.000     8.766    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[123]_i_2__3_n_0
    SLICE_X89Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.880 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[127]_i_3__3/CO[3]
                         net (fo=1, routed)           0.000     8.880    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[4].exponentiation_inst/mod_mult/partial_res_reg[128]_0[0]
    SLICE_X89Y60         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.037 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[4].exponentiation_inst/mod_mult/partial_res_reg[128]_i_3__3/CO[1]
                         net (fo=129, routed)         1.936    10.973    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[4].exponentiation_inst/mod_mult/partial_res_reg[128]_i_3__3_n_2
    SLICE_X93Y98         LUT3 (Prop_lut3_I1_O)        0.355    11.328 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[4].exponentiation_inst/mod_mult/partial_res[255]_i_6__3/O
                         net (fo=128, routed)         1.936    13.264    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[4].exponentiation_inst/mod_mult/partial_res[255]_i_6__3_n_0
    SLICE_X97Y70         LUT6 (Prop_lut6_I3_O)        0.326    13.590 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[4].exponentiation_inst/mod_mult/partial_res[163]_i_1__7/O
                         net (fo=1, routed)           0.000    13.590    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[4].exponentiation_inst/mod_mult/partial_res[163]_i_1__7_n_0
    SLICE_X97Y70         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[4].exponentiation_inst/mod_mult/partial_res_reg[163]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     11.000    11.000 r  
    PS7_X0Y0             PS7                          0.000    11.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    12.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=41874, routed)       1.597    13.776    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[4].exponentiation_inst/mod_mult/clk
    SLICE_X97Y70         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[4].exponentiation_inst/mod_mult/partial_res_reg[163]/C
                         clock pessimism              0.115    13.891    
                         clock uncertainty           -0.169    13.722    
    SLICE_X97Y70         FDCE (Setup_fdce_C_D)        0.031    13.753    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[4].exponentiation_inst/mod_mult/partial_res_reg[163]
  -------------------------------------------------------------------
                         required time                         13.753    
                         arrival time                         -13.590    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.164ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[4].exponentiation_inst/mod_mult/partial_res_reg[156]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.000ns  (clk_fpga_0 rise@11.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.613ns  (logic 5.484ns (51.671%)  route 5.129ns (48.329%))
  Logic Levels:           36  (CARRY4=33 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.773ns = ( 13.773 - 11.000 ) 
    Source Clock Delay      (SCD):    3.019ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.330ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=41874, routed)       1.725     3.019    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/clk
    SLICE_X72Y32         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y32         FDRE (Prop_fdre_C_Q)         0.456     3.475 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg_reg[0][0]/Q
                         net (fo=37, routed)          1.214     4.689    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[4].exponentiation_inst/mod_mult/key_n[0]
    SLICE_X89Y28         LUT2 (Prop_lut2_I1_O)        0.124     4.813 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[4].exponentiation_inst/mod_mult/i___532/O
                         net (fo=1, routed)           0.000     4.813    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core_n_3373
    SLICE_X89Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.345 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[3]_i_2__3/CO[3]
                         net (fo=1, routed)           0.000     5.345    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[3]_i_2__3_n_0
    SLICE_X89Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.459 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[7]_i_2__3/CO[3]
                         net (fo=1, routed)           0.000     5.459    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[7]_i_2__3_n_0
    SLICE_X89Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.573 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[11]_i_2__3/CO[3]
                         net (fo=1, routed)           0.000     5.573    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[11]_i_2__3_n_0
    SLICE_X89Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.687 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[15]_i_2__3/CO[3]
                         net (fo=1, routed)           0.000     5.687    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[15]_i_2__3_n_0
    SLICE_X89Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.801 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[19]_i_2__3/CO[3]
                         net (fo=1, routed)           0.000     5.801    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[19]_i_2__3_n_0
    SLICE_X89Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.915 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[23]_i_2__3/CO[3]
                         net (fo=1, routed)           0.000     5.915    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[23]_i_2__3_n_0
    SLICE_X89Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.029 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[27]_i_2__3/CO[3]
                         net (fo=1, routed)           0.000     6.029    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[27]_i_2__3_n_0
    SLICE_X89Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.143 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[31]_i_2__3/CO[3]
                         net (fo=1, routed)           0.000     6.143    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[31]_i_2__3_n_0
    SLICE_X89Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.257 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[35]_i_2__3/CO[3]
                         net (fo=1, routed)           0.000     6.257    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[35]_i_2__3_n_0
    SLICE_X89Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.371 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[39]_i_2__3/CO[3]
                         net (fo=1, routed)           0.000     6.371    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[39]_i_2__3_n_0
    SLICE_X89Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.485 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[43]_i_2__3/CO[3]
                         net (fo=1, routed)           0.000     6.485    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[43]_i_2__3_n_0
    SLICE_X89Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.599 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[47]_i_2__3/CO[3]
                         net (fo=1, routed)           0.000     6.599    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[47]_i_2__3_n_0
    SLICE_X89Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.713 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[51]_i_2__3/CO[3]
                         net (fo=1, routed)           0.000     6.713    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[51]_i_2__3_n_0
    SLICE_X89Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.827 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[55]_i_2__3/CO[3]
                         net (fo=1, routed)           0.000     6.827    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[55]_i_2__3_n_0
    SLICE_X89Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.941 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[59]_i_2__3/CO[3]
                         net (fo=1, routed)           0.000     6.941    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[59]_i_2__3_n_0
    SLICE_X89Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.055 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[63]_i_2__3/CO[3]
                         net (fo=1, routed)           0.000     7.055    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[63]_i_2__3_n_0
    SLICE_X89Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.169 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[67]_i_2__3/CO[3]
                         net (fo=1, routed)           0.000     7.169    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[67]_i_2__3_n_0
    SLICE_X89Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.283 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[71]_i_2__3/CO[3]
                         net (fo=1, routed)           0.000     7.283    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[71]_i_2__3_n_0
    SLICE_X89Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.397 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[75]_i_2__3/CO[3]
                         net (fo=1, routed)           0.000     7.397    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[75]_i_2__3_n_0
    SLICE_X89Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.511 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[79]_i_2__3/CO[3]
                         net (fo=1, routed)           0.000     7.511    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[79]_i_2__3_n_0
    SLICE_X89Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.625 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[83]_i_2__3/CO[3]
                         net (fo=1, routed)           0.000     7.625    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[83]_i_2__3_n_0
    SLICE_X89Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.739 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[87]_i_2__3/CO[3]
                         net (fo=1, routed)           0.001     7.740    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[87]_i_2__3_n_0
    SLICE_X89Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.854 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[91]_i_2__3/CO[3]
                         net (fo=1, routed)           0.000     7.854    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[91]_i_2__3_n_0
    SLICE_X89Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.968 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[95]_i_2__3/CO[3]
                         net (fo=1, routed)           0.000     7.968    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[95]_i_2__3_n_0
    SLICE_X89Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.082 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[99]_i_2__3/CO[3]
                         net (fo=1, routed)           0.000     8.082    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[99]_i_2__3_n_0
    SLICE_X89Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.196 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[103]_i_2__3/CO[3]
                         net (fo=1, routed)           0.000     8.196    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[103]_i_2__3_n_0
    SLICE_X89Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.310 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[107]_i_2__3/CO[3]
                         net (fo=1, routed)           0.000     8.310    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[107]_i_2__3_n_0
    SLICE_X89Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.424 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[111]_i_2__3/CO[3]
                         net (fo=1, routed)           0.000     8.424    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[111]_i_2__3_n_0
    SLICE_X89Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.538 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[115]_i_2__3/CO[3]
                         net (fo=1, routed)           0.000     8.538    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[115]_i_2__3_n_0
    SLICE_X89Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.652 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[119]_i_2__3/CO[3]
                         net (fo=1, routed)           0.000     8.652    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[119]_i_2__3_n_0
    SLICE_X89Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.766 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[123]_i_2__3/CO[3]
                         net (fo=1, routed)           0.000     8.766    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[123]_i_2__3_n_0
    SLICE_X89Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.880 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[127]_i_3__3/CO[3]
                         net (fo=1, routed)           0.000     8.880    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[4].exponentiation_inst/mod_mult/partial_res_reg[128]_0[0]
    SLICE_X89Y60         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.037 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[4].exponentiation_inst/mod_mult/partial_res_reg[128]_i_3__3/CO[1]
                         net (fo=129, routed)         1.936    10.973    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[4].exponentiation_inst/mod_mult/partial_res_reg[128]_i_3__3_n_2
    SLICE_X93Y98         LUT3 (Prop_lut3_I1_O)        0.355    11.328 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[4].exponentiation_inst/mod_mult/partial_res[255]_i_6__3/O
                         net (fo=128, routed)         1.978    13.306    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[4].exponentiation_inst/mod_mult/partial_res[255]_i_6__3_n_0
    SLICE_X92Y71         LUT6 (Prop_lut6_I3_O)        0.326    13.632 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[4].exponentiation_inst/mod_mult/partial_res[156]_i_1__7/O
                         net (fo=1, routed)           0.000    13.632    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[4].exponentiation_inst/mod_mult/partial_res[156]_i_1__7_n_0
    SLICE_X92Y71         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[4].exponentiation_inst/mod_mult/partial_res_reg[156]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     11.000    11.000 r  
    PS7_X0Y0             PS7                          0.000    11.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    12.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=41874, routed)       1.594    13.773    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[4].exponentiation_inst/mod_mult/clk
    SLICE_X92Y71         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[4].exponentiation_inst/mod_mult/partial_res_reg[156]/C
                         clock pessimism              0.115    13.888    
                         clock uncertainty           -0.169    13.719    
    SLICE_X92Y71         FDCE (Setup_fdce_C_D)        0.077    13.796    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[4].exponentiation_inst/mod_mult/partial_res_reg[156]
  -------------------------------------------------------------------
                         required time                         13.796    
                         arrival time                         -13.632    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.170ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[4].exponentiation_inst/mod_mult/partial_res_reg[140]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.000ns  (clk_fpga_0 rise@11.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.504ns  (logic 5.484ns (52.210%)  route 5.020ns (47.790%))
  Logic Levels:           36  (CARRY4=33 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.718ns = ( 13.718 - 11.000 ) 
    Source Clock Delay      (SCD):    3.019ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.330ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=41874, routed)       1.725     3.019    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/clk
    SLICE_X72Y32         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y32         FDRE (Prop_fdre_C_Q)         0.456     3.475 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg_reg[0][0]/Q
                         net (fo=37, routed)          1.214     4.689    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[4].exponentiation_inst/mod_mult/key_n[0]
    SLICE_X89Y28         LUT2 (Prop_lut2_I1_O)        0.124     4.813 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[4].exponentiation_inst/mod_mult/i___532/O
                         net (fo=1, routed)           0.000     4.813    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core_n_3373
    SLICE_X89Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.345 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[3]_i_2__3/CO[3]
                         net (fo=1, routed)           0.000     5.345    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[3]_i_2__3_n_0
    SLICE_X89Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.459 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[7]_i_2__3/CO[3]
                         net (fo=1, routed)           0.000     5.459    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[7]_i_2__3_n_0
    SLICE_X89Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.573 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[11]_i_2__3/CO[3]
                         net (fo=1, routed)           0.000     5.573    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[11]_i_2__3_n_0
    SLICE_X89Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.687 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[15]_i_2__3/CO[3]
                         net (fo=1, routed)           0.000     5.687    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[15]_i_2__3_n_0
    SLICE_X89Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.801 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[19]_i_2__3/CO[3]
                         net (fo=1, routed)           0.000     5.801    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[19]_i_2__3_n_0
    SLICE_X89Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.915 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[23]_i_2__3/CO[3]
                         net (fo=1, routed)           0.000     5.915    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[23]_i_2__3_n_0
    SLICE_X89Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.029 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[27]_i_2__3/CO[3]
                         net (fo=1, routed)           0.000     6.029    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[27]_i_2__3_n_0
    SLICE_X89Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.143 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[31]_i_2__3/CO[3]
                         net (fo=1, routed)           0.000     6.143    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[31]_i_2__3_n_0
    SLICE_X89Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.257 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[35]_i_2__3/CO[3]
                         net (fo=1, routed)           0.000     6.257    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[35]_i_2__3_n_0
    SLICE_X89Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.371 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[39]_i_2__3/CO[3]
                         net (fo=1, routed)           0.000     6.371    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[39]_i_2__3_n_0
    SLICE_X89Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.485 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[43]_i_2__3/CO[3]
                         net (fo=1, routed)           0.000     6.485    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[43]_i_2__3_n_0
    SLICE_X89Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.599 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[47]_i_2__3/CO[3]
                         net (fo=1, routed)           0.000     6.599    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[47]_i_2__3_n_0
    SLICE_X89Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.713 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[51]_i_2__3/CO[3]
                         net (fo=1, routed)           0.000     6.713    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[51]_i_2__3_n_0
    SLICE_X89Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.827 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[55]_i_2__3/CO[3]
                         net (fo=1, routed)           0.000     6.827    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[55]_i_2__3_n_0
    SLICE_X89Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.941 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[59]_i_2__3/CO[3]
                         net (fo=1, routed)           0.000     6.941    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[59]_i_2__3_n_0
    SLICE_X89Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.055 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[63]_i_2__3/CO[3]
                         net (fo=1, routed)           0.000     7.055    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[63]_i_2__3_n_0
    SLICE_X89Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.169 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[67]_i_2__3/CO[3]
                         net (fo=1, routed)           0.000     7.169    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[67]_i_2__3_n_0
    SLICE_X89Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.283 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[71]_i_2__3/CO[3]
                         net (fo=1, routed)           0.000     7.283    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[71]_i_2__3_n_0
    SLICE_X89Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.397 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[75]_i_2__3/CO[3]
                         net (fo=1, routed)           0.000     7.397    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[75]_i_2__3_n_0
    SLICE_X89Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.511 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[79]_i_2__3/CO[3]
                         net (fo=1, routed)           0.000     7.511    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[79]_i_2__3_n_0
    SLICE_X89Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.625 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[83]_i_2__3/CO[3]
                         net (fo=1, routed)           0.000     7.625    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[83]_i_2__3_n_0
    SLICE_X89Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.739 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[87]_i_2__3/CO[3]
                         net (fo=1, routed)           0.001     7.740    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[87]_i_2__3_n_0
    SLICE_X89Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.854 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[91]_i_2__3/CO[3]
                         net (fo=1, routed)           0.000     7.854    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[91]_i_2__3_n_0
    SLICE_X89Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.968 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[95]_i_2__3/CO[3]
                         net (fo=1, routed)           0.000     7.968    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[95]_i_2__3_n_0
    SLICE_X89Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.082 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[99]_i_2__3/CO[3]
                         net (fo=1, routed)           0.000     8.082    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[99]_i_2__3_n_0
    SLICE_X89Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.196 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[103]_i_2__3/CO[3]
                         net (fo=1, routed)           0.000     8.196    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[103]_i_2__3_n_0
    SLICE_X89Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.310 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[107]_i_2__3/CO[3]
                         net (fo=1, routed)           0.000     8.310    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[107]_i_2__3_n_0
    SLICE_X89Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.424 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[111]_i_2__3/CO[3]
                         net (fo=1, routed)           0.000     8.424    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[111]_i_2__3_n_0
    SLICE_X89Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.538 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[115]_i_2__3/CO[3]
                         net (fo=1, routed)           0.000     8.538    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[115]_i_2__3_n_0
    SLICE_X89Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.652 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[119]_i_2__3/CO[3]
                         net (fo=1, routed)           0.000     8.652    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[119]_i_2__3_n_0
    SLICE_X89Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.766 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[123]_i_2__3/CO[3]
                         net (fo=1, routed)           0.000     8.766    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[123]_i_2__3_n_0
    SLICE_X89Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.880 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[127]_i_3__3/CO[3]
                         net (fo=1, routed)           0.000     8.880    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[4].exponentiation_inst/mod_mult/partial_res_reg[128]_0[0]
    SLICE_X89Y60         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.037 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[4].exponentiation_inst/mod_mult/partial_res_reg[128]_i_3__3/CO[1]
                         net (fo=129, routed)         1.936    10.973    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[4].exponentiation_inst/mod_mult/partial_res_reg[128]_i_3__3_n_2
    SLICE_X93Y98         LUT3 (Prop_lut3_I1_O)        0.355    11.328 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[4].exponentiation_inst/mod_mult/partial_res[255]_i_6__3/O
                         net (fo=128, routed)         1.868    13.197    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[4].exponentiation_inst/mod_mult/partial_res[255]_i_6__3_n_0
    SLICE_X89Y66         LUT6 (Prop_lut6_I3_O)        0.326    13.523 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[4].exponentiation_inst/mod_mult/partial_res[140]_i_1__7/O
                         net (fo=1, routed)           0.000    13.523    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[4].exponentiation_inst/mod_mult/partial_res[140]_i_1__7_n_0
    SLICE_X89Y66         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[4].exponentiation_inst/mod_mult/partial_res_reg[140]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     11.000    11.000 r  
    PS7_X0Y0             PS7                          0.000    11.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    12.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=41874, routed)       1.539    13.718    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[4].exponentiation_inst/mod_mult/clk
    SLICE_X89Y66         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[4].exponentiation_inst/mod_mult/partial_res_reg[140]/C
                         clock pessimism              0.115    13.833    
                         clock uncertainty           -0.169    13.664    
    SLICE_X89Y66         FDCE (Setup_fdce_C_D)        0.029    13.693    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[4].exponentiation_inst/mod_mult/partial_res_reg[140]
  -------------------------------------------------------------------
                         required time                         13.693    
                         arrival time                         -13.523    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.175ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[4].exponentiation_inst/mod_mult/partial_res_reg[138]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.000ns  (clk_fpga_0 rise@11.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.501ns  (logic 5.484ns (52.224%)  route 5.017ns (47.775%))
  Logic Levels:           36  (CARRY4=33 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.718ns = ( 13.718 - 11.000 ) 
    Source Clock Delay      (SCD):    3.019ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.330ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=41874, routed)       1.725     3.019    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/clk
    SLICE_X72Y32         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y32         FDRE (Prop_fdre_C_Q)         0.456     3.475 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg_reg[0][0]/Q
                         net (fo=37, routed)          1.214     4.689    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[4].exponentiation_inst/mod_mult/key_n[0]
    SLICE_X89Y28         LUT2 (Prop_lut2_I1_O)        0.124     4.813 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[4].exponentiation_inst/mod_mult/i___532/O
                         net (fo=1, routed)           0.000     4.813    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core_n_3373
    SLICE_X89Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.345 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[3]_i_2__3/CO[3]
                         net (fo=1, routed)           0.000     5.345    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[3]_i_2__3_n_0
    SLICE_X89Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.459 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[7]_i_2__3/CO[3]
                         net (fo=1, routed)           0.000     5.459    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[7]_i_2__3_n_0
    SLICE_X89Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.573 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[11]_i_2__3/CO[3]
                         net (fo=1, routed)           0.000     5.573    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[11]_i_2__3_n_0
    SLICE_X89Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.687 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[15]_i_2__3/CO[3]
                         net (fo=1, routed)           0.000     5.687    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[15]_i_2__3_n_0
    SLICE_X89Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.801 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[19]_i_2__3/CO[3]
                         net (fo=1, routed)           0.000     5.801    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[19]_i_2__3_n_0
    SLICE_X89Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.915 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[23]_i_2__3/CO[3]
                         net (fo=1, routed)           0.000     5.915    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[23]_i_2__3_n_0
    SLICE_X89Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.029 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[27]_i_2__3/CO[3]
                         net (fo=1, routed)           0.000     6.029    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[27]_i_2__3_n_0
    SLICE_X89Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.143 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[31]_i_2__3/CO[3]
                         net (fo=1, routed)           0.000     6.143    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[31]_i_2__3_n_0
    SLICE_X89Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.257 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[35]_i_2__3/CO[3]
                         net (fo=1, routed)           0.000     6.257    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[35]_i_2__3_n_0
    SLICE_X89Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.371 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[39]_i_2__3/CO[3]
                         net (fo=1, routed)           0.000     6.371    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[39]_i_2__3_n_0
    SLICE_X89Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.485 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[43]_i_2__3/CO[3]
                         net (fo=1, routed)           0.000     6.485    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[43]_i_2__3_n_0
    SLICE_X89Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.599 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[47]_i_2__3/CO[3]
                         net (fo=1, routed)           0.000     6.599    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[47]_i_2__3_n_0
    SLICE_X89Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.713 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[51]_i_2__3/CO[3]
                         net (fo=1, routed)           0.000     6.713    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[51]_i_2__3_n_0
    SLICE_X89Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.827 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[55]_i_2__3/CO[3]
                         net (fo=1, routed)           0.000     6.827    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[55]_i_2__3_n_0
    SLICE_X89Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.941 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[59]_i_2__3/CO[3]
                         net (fo=1, routed)           0.000     6.941    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[59]_i_2__3_n_0
    SLICE_X89Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.055 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[63]_i_2__3/CO[3]
                         net (fo=1, routed)           0.000     7.055    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[63]_i_2__3_n_0
    SLICE_X89Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.169 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[67]_i_2__3/CO[3]
                         net (fo=1, routed)           0.000     7.169    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[67]_i_2__3_n_0
    SLICE_X89Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.283 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[71]_i_2__3/CO[3]
                         net (fo=1, routed)           0.000     7.283    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[71]_i_2__3_n_0
    SLICE_X89Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.397 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[75]_i_2__3/CO[3]
                         net (fo=1, routed)           0.000     7.397    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[75]_i_2__3_n_0
    SLICE_X89Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.511 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[79]_i_2__3/CO[3]
                         net (fo=1, routed)           0.000     7.511    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[79]_i_2__3_n_0
    SLICE_X89Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.625 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[83]_i_2__3/CO[3]
                         net (fo=1, routed)           0.000     7.625    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[83]_i_2__3_n_0
    SLICE_X89Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.739 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[87]_i_2__3/CO[3]
                         net (fo=1, routed)           0.001     7.740    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[87]_i_2__3_n_0
    SLICE_X89Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.854 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[91]_i_2__3/CO[3]
                         net (fo=1, routed)           0.000     7.854    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[91]_i_2__3_n_0
    SLICE_X89Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.968 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[95]_i_2__3/CO[3]
                         net (fo=1, routed)           0.000     7.968    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[95]_i_2__3_n_0
    SLICE_X89Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.082 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[99]_i_2__3/CO[3]
                         net (fo=1, routed)           0.000     8.082    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[99]_i_2__3_n_0
    SLICE_X89Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.196 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[103]_i_2__3/CO[3]
                         net (fo=1, routed)           0.000     8.196    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[103]_i_2__3_n_0
    SLICE_X89Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.310 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[107]_i_2__3/CO[3]
                         net (fo=1, routed)           0.000     8.310    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[107]_i_2__3_n_0
    SLICE_X89Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.424 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[111]_i_2__3/CO[3]
                         net (fo=1, routed)           0.000     8.424    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[111]_i_2__3_n_0
    SLICE_X89Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.538 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[115]_i_2__3/CO[3]
                         net (fo=1, routed)           0.000     8.538    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[115]_i_2__3_n_0
    SLICE_X89Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.652 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[119]_i_2__3/CO[3]
                         net (fo=1, routed)           0.000     8.652    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[119]_i_2__3_n_0
    SLICE_X89Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.766 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[123]_i_2__3/CO[3]
                         net (fo=1, routed)           0.000     8.766    rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[123]_i_2__3_n_0
    SLICE_X89Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.880 r  rsa_soc_i/rsa/rsa_acc/U0/mod_mult/partial_res_reg[127]_i_3__3/CO[3]
                         net (fo=1, routed)           0.000     8.880    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[4].exponentiation_inst/mod_mult/partial_res_reg[128]_0[0]
    SLICE_X89Y60         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.037 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[4].exponentiation_inst/mod_mult/partial_res_reg[128]_i_3__3/CO[1]
                         net (fo=129, routed)         1.936    10.973    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[4].exponentiation_inst/mod_mult/partial_res_reg[128]_i_3__3_n_2
    SLICE_X93Y98         LUT3 (Prop_lut3_I1_O)        0.355    11.328 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[4].exponentiation_inst/mod_mult/partial_res[255]_i_6__3/O
                         net (fo=128, routed)         1.865    13.194    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[4].exponentiation_inst/mod_mult/partial_res[255]_i_6__3_n_0
    SLICE_X89Y66         LUT6 (Prop_lut6_I3_O)        0.326    13.520 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[4].exponentiation_inst/mod_mult/partial_res[138]_i_1__7/O
                         net (fo=1, routed)           0.000    13.520    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[4].exponentiation_inst/mod_mult/partial_res[138]_i_1__7_n_0
    SLICE_X89Y66         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[4].exponentiation_inst/mod_mult/partial_res_reg[138]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     11.000    11.000 r  
    PS7_X0Y0             PS7                          0.000    11.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    12.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=41874, routed)       1.539    13.718    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[4].exponentiation_inst/mod_mult/clk
    SLICE_X89Y66         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[4].exponentiation_inst/mod_mult/partial_res_reg[138]/C
                         clock pessimism              0.115    13.833    
                         clock uncertainty           -0.169    13.664    
    SLICE_X89Y66         FDCE (Setup_fdce_C_D)        0.031    13.695    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[4].exponentiation_inst/mod_mult/partial_res_reg[138]
  -------------------------------------------------------------------
                         required time                         13.695    
                         arrival time                         -13.520    
  -------------------------------------------------------------------
                         slack                                  0.175    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 rsa_soc_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][78]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.216ns
    Source Clock Delay      (SCD):    0.920ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=41874, routed)       0.584     0.919    rsa_soc_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X9Y26          FDRE                                         r  rsa_soc_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][78]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y26          FDRE (Prop_fdre_C_Q)         0.141     1.061 r  rsa_soc_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][78]/Q
                         net (fo=1, routed)           0.056     1.116    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83/DIA0
    SLICE_X8Y26          RAMD32                                       r  rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=41874, routed)       0.850     1.216    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83/WCLK
    SLICE_X8Y26          RAMD32                                       r  rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83/RAMA/CLK
                         clock pessimism             -0.283     0.933    
    SLICE_X8Y26          RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.079    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83/RAMA
  -------------------------------------------------------------------
                         required time                         -1.080    
                         arrival time                           1.116    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[bytes][4][userdata][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.248ns
    Source Clock Delay      (SCD):    0.951ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=41874, routed)       0.615     0.951    rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/s_sc_aclk
    SLICE_X3Y27          FDRE                                         r  rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[bytes][4][userdata][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y27          FDRE (Prop_fdre_C_Q)         0.141     1.092 r  rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[bytes][4][userdata][7]/Q
                         net (fo=1, routed)           0.056     1.147    rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65/DIA0
    SLICE_X2Y27          RAMD32                                       r  rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=41874, routed)       0.882     1.248    rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65/WCLK
    SLICE_X2Y27          RAMD32                                       r  rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65/RAMA/CLK
                         clock pessimism             -0.284     0.964    
    SLICE_X2Y27          RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.111    rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65/RAMA
  -------------------------------------------------------------------
                         required time                         -1.110    
                         arrival time                           1.147    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[8].exponentiation_inst/mod_mult/partial_res_reg[61]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[8].exponentiation_inst/mod_mult/partial_sum_reg[62]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.251ns (61.530%)  route 0.157ns (38.470%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.212ns
    Source Clock Delay      (SCD):    0.920ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=41874, routed)       0.584     0.920    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[8].exponentiation_inst/mod_mult/clk
    SLICE_X57Y49         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[8].exponentiation_inst/mod_mult/partial_res_reg[61]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y49         FDCE (Prop_fdce_C_Q)         0.141     1.061 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[8].exponentiation_inst/mod_mult/partial_res_reg[61]/Q
                         net (fo=2, routed)           0.157     1.217    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[8].exponentiation_inst/mod_mult/partial_res_reg[255]_0[61]
    SLICE_X55Y50         LUT4 (Prop_lut4_I3_O)        0.045     1.262 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[8].exponentiation_inst/mod_mult/partial_sum[64]_i_4/O
                         net (fo=1, routed)           0.000     1.262    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[8].exponentiation_inst/mod_mult/partial_sum[64]_i_4_n_0
    SLICE_X55Y50         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     1.327 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[8].exponentiation_inst/mod_mult/partial_sum_reg[64]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.327    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[8].exponentiation_inst/mod_mult/partial_sum_reg[64]_i_1_n_6
    SLICE_X55Y50         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[8].exponentiation_inst/mod_mult/partial_sum_reg[62]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=41874, routed)       0.846     1.212    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[8].exponentiation_inst/mod_mult/clk
    SLICE_X55Y50         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[8].exponentiation_inst/mod_mult/partial_sum_reg[62]/C
                         clock pessimism             -0.030     1.182    
    SLICE_X55Y50         FDCE (Hold_fdce_C_D)         0.105     1.287    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[8].exponentiation_inst/mod_mult/partial_sum_reg[62]
  -------------------------------------------------------------------
                         required time                         -1.287    
                         arrival time                           1.327    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[2].exponentiation_inst/mod_mult/partial_res_reg[73]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[2].exponentiation_inst/mod_mult/partial_sum_reg[74]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.251ns (61.270%)  route 0.159ns (38.730%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.215ns
    Source Clock Delay      (SCD):    0.922ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=41874, routed)       0.586     0.922    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[2].exponentiation_inst/mod_mult/clk
    SLICE_X60Y49         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[2].exponentiation_inst/mod_mult/partial_res_reg[73]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y49         FDCE (Prop_fdce_C_Q)         0.141     1.063 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[2].exponentiation_inst/mod_mult/partial_res_reg[73]/Q
                         net (fo=2, routed)           0.159     1.221    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[2].exponentiation_inst/mod_mult/partial_res_reg[255]_0[73]
    SLICE_X61Y51         LUT4 (Prop_lut4_I3_O)        0.045     1.266 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[2].exponentiation_inst/mod_mult/partial_sum[76]_i_4__5/O
                         net (fo=1, routed)           0.000     1.266    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[2].exponentiation_inst/mod_mult/partial_sum[76]_i_4__5_n_0
    SLICE_X61Y51         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     1.331 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[2].exponentiation_inst/mod_mult/partial_sum_reg[76]_i_1__5/O[1]
                         net (fo=1, routed)           0.000     1.331    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[2].exponentiation_inst/mod_mult/partial_sum_reg[76]_i_1__5_n_6
    SLICE_X61Y51         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[2].exponentiation_inst/mod_mult/partial_sum_reg[74]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=41874, routed)       0.849     1.215    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[2].exponentiation_inst/mod_mult/clk
    SLICE_X61Y51         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[2].exponentiation_inst/mod_mult/partial_sum_reg[74]/C
                         clock pessimism             -0.030     1.185    
    SLICE_X61Y51         FDCE (Hold_fdce_C_D)         0.105     1.290    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[2].exponentiation_inst/mod_mult/partial_sum_reg[74]
  -------------------------------------------------------------------
                         required time                         -1.290    
                         arrival time                           1.331    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/fifo_input_reg[8][100]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[8].exponentiation_inst/partial_res_reg[100]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.209ns (52.377%)  route 0.190ns (47.623%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.194ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=41874, routed)       0.557     0.893    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clk
    SLICE_X50Y41         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/fifo_input_reg[8][100]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y41         FDCE (Prop_fdce_C_Q)         0.164     1.057 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/fifo_input_reg[8][100]/Q
                         net (fo=2, routed)           0.190     1.247    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[8].exponentiation_inst/mod_mult/partial_res_reg[255]_6[100]
    SLICE_X49Y42         LUT6 (Prop_lut6_I2_O)        0.045     1.292 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[8].exponentiation_inst/mod_mult/partial_res[100]_i_1__0/O
                         net (fo=1, routed)           0.000     1.292    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[8].exponentiation_inst/mod_mult_n_1455
    SLICE_X49Y42         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[8].exponentiation_inst/partial_res_reg[100]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=41874, routed)       0.828     1.194    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[8].exponentiation_inst/clk
    SLICE_X49Y42         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[8].exponentiation_inst/partial_res_reg[100]/C
                         clock pessimism             -0.035     1.159    
    SLICE_X49Y42         FDCE (Hold_fdce_C_D)         0.091     1.250    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[8].exponentiation_inst/partial_res_reg[100]
  -------------------------------------------------------------------
                         required time                         -1.250    
                         arrival time                           1.292    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[28]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.164ns (39.154%)  route 0.255ns (60.846%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.274ns
    Source Clock Delay      (SCD):    0.932ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=41874, routed)       0.596     0.932    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X16Y1          FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y1          FDRE (Prop_fdre_C_Q)         0.164     1.096 r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_reg[28]/Q
                         net (fo=1, routed)           0.255     1.350    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[28]
    RAMB36_X0Y0          RAMB36E1                                     r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[28]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=41874, routed)       0.908     1.274    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X0Y0          RAMB36E1                                     r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                         clock pessimism             -0.263     1.011    
    RAMB36_X0Y0          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[28])
                                                      0.296     1.307    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         -1.307    
                         arrival time                           1.350    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[2].exponentiation_inst/mod_mult/partial_res_reg[72]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[2].exponentiation_inst/mod_mult/partial_sum_reg[73]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.256ns (61.305%)  route 0.162ns (38.695%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.215ns
    Source Clock Delay      (SCD):    0.922ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=41874, routed)       0.586     0.922    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[2].exponentiation_inst/mod_mult/clk
    SLICE_X60Y49         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[2].exponentiation_inst/mod_mult/partial_res_reg[72]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y49         FDCE (Prop_fdce_C_Q)         0.141     1.063 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[2].exponentiation_inst/mod_mult/partial_res_reg[72]/Q
                         net (fo=2, routed)           0.162     1.224    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[2].exponentiation_inst/mod_mult/partial_res_reg[255]_0[72]
    SLICE_X61Y51         LUT4 (Prop_lut4_I3_O)        0.045     1.269 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[2].exponentiation_inst/mod_mult/partial_sum[76]_i_5__5/O
                         net (fo=1, routed)           0.000     1.269    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[2].exponentiation_inst/mod_mult/partial_sum[76]_i_5__5_n_0
    SLICE_X61Y51         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.339 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[2].exponentiation_inst/mod_mult/partial_sum_reg[76]_i_1__5/O[0]
                         net (fo=1, routed)           0.000     1.339    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[2].exponentiation_inst/mod_mult/partial_sum_reg[76]_i_1__5_n_7
    SLICE_X61Y51         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[2].exponentiation_inst/mod_mult/partial_sum_reg[73]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=41874, routed)       0.849     1.215    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[2].exponentiation_inst/mod_mult/clk
    SLICE_X61Y51         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[2].exponentiation_inst/mod_mult/partial_sum_reg[73]/C
                         clock pessimism             -0.030     1.185    
    SLICE_X61Y51         FDCE (Hold_fdce_C_D)         0.105     1.290    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[2].exponentiation_inst/mod_mult/partial_sum_reg[73]
  -------------------------------------------------------------------
                         required time                         -1.290    
                         arrival time                           1.339    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_btt_reg_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][9]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.225ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=41874, routed)       0.591     0.927    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X27Y4          FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_btt_reg_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y4          FDRE (Prop_fdre_C_Q)         0.141     1.067 r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_btt_reg_reg[21]/Q
                         net (fo=1, routed)           0.110     1.178    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[21]
    SLICE_X26Y4          SRL16E                                       r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][9]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=41874, routed)       0.859     1.225    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/m_axi_s2mm_aclk
    SLICE_X26Y4          SRL16E                                       r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][9]_srl4/CLK
                         clock pessimism             -0.285     0.940    
    SLICE_X26Y4          SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.123    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][9]_srl4
  -------------------------------------------------------------------
                         required time                         -1.123    
                         arrival time                           1.178    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_addr_reg_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][30]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.229ns
    Source Clock Delay      (SCD):    0.929ns
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=41874, routed)       0.593     0.929    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X17Y11         FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_addr_reg_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y11         FDRE (Prop_fdre_C_Q)         0.141     1.070 r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_addr_reg_reg[24]/Q
                         net (fo=1, routed)           0.110     1.180    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[24]
    SLICE_X16Y11         SRL16E                                       r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][30]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=41874, routed)       0.863     1.229    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/m_axi_s2mm_aclk
    SLICE_X16Y11         SRL16E                                       r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][30]_srl4/CLK
                         clock pessimism             -0.287     0.942    
    SLICE_X16Y11         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.125    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][30]_srl4
  -------------------------------------------------------------------
                         required time                         -1.125    
                         arrival time                           1.180    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[36]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.186ns (44.555%)  route 0.231ns (55.445%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.194ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=41874, routed)       0.556     0.891    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/clk
    SLICE_X51Y10         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[36]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y10         FDCE (Prop_fdce_C_Q)         0.141     1.033 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[36]/Q
                         net (fo=1, routed)           0.231     1.264    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r__0[36]
    SLICE_X49Y8          LUT6 (Prop_lut6_I5_O)        0.045     1.309 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r[4]_i_1/O
                         net (fo=1, routed)           0.000     1.309    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_nxt[4]
    SLICE_X49Y8          FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=41874, routed)       0.828     1.194    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/clk
    SLICE_X49Y8          FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[4]/C
                         clock pessimism             -0.035     1.159    
    SLICE_X49Y8          FDCE (Hold_fdce_C_D)         0.092     1.251    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.251    
                         arrival time                           1.309    
  -------------------------------------------------------------------
                         slack                                  0.058    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.500 }
Period(ns):         11.000
Sources:            { rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         11.000      8.424      RAMB36_X0Y7     rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         11.000      8.424      RAMB36_X0Y7     rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         11.000      8.424      RAMB36_X0Y0     rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         11.000      8.424      RAMB36_X0Y0     rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         11.000      8.845      BUFGCTRL_X0Y16  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C              n/a            1.000         11.000      10.000     SLICE_X11Y0     rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
Min Period        n/a     FDRE/C              n/a            1.000         11.000      10.000     SLICE_X10Y8     rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_asr_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         11.000      10.000     SLICE_X8Y7      rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         11.000      10.000     SLICE_X11Y11    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
Min Period        n/a     FDRE/C              n/a            1.000         11.000      10.000     SLICE_X11Y11    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.500       4.250      SLICE_X8Y24     rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.500       4.250      SLICE_X8Y24     rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.500       4.250      SLICE_X8Y24     rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.500       4.250      SLICE_X8Y24     rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.500       4.250      SLICE_X8Y24     rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.500       4.250      SLICE_X8Y24     rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.500       4.250      SLICE_X8Y24     rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.500       4.250      SLICE_X8Y24     rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.500       4.250      SLICE_X8Y24     rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.500       4.250      SLICE_X8Y24     rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.500       4.250      SLICE_X8Y24     rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.500       4.250      SLICE_X8Y24     rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.500       4.250      SLICE_X8Y24     rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.500       4.250      SLICE_X8Y24     rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.500       4.250      SLICE_X8Y24     rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.500       4.250      SLICE_X8Y24     rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.500       4.250      SLICE_X8Y24     rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.500       4.250      SLICE_X8Y24     rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.500       4.250      SLICE_X8Y24     rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.500       4.250      SLICE_X8Y24     rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        2.796ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.560ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.796ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[4].exponentiation_inst/mod_mult/a_r_reg[100]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            11.000ns  (clk_fpga_0 rise@11.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.485ns  (logic 0.681ns (9.098%)  route 6.804ns (90.902%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.877ns = ( 13.877 - 11.000 ) 
    Source Clock Delay      (SCD):    3.137ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.330ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=41874, routed)       1.843     3.137    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X45Y145        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y145        FDRE (Prop_fdre_C_Q)         0.456     3.593 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           3.986     7.579    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[2].exponentiation_inst/mod_mult/reset_n
    SLICE_X44Y49         LUT1 (Prop_lut1_I0_O)        0.124     7.703 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[2].exponentiation_inst/mod_mult/axi_awready_i_1/O
                         net (fo=1, routed)           0.730     8.433    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[2].exponentiation_inst/mod_mult/reset_n_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     8.534 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[2].exponentiation_inst/mod_mult/reset_n_0_BUFG_inst/O
                         net (fo=34903, routed)       2.088    10.622    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[4].exponentiation_inst/mod_mult/partial_res_ready_reg_rep__1_1
    SLICE_X106Y39        FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[4].exponentiation_inst/mod_mult/a_r_reg[100]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     11.000    11.000 r  
    PS7_X0Y0             PS7                          0.000    11.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    12.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=41874, routed)       1.698    13.877    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[4].exponentiation_inst/mod_mult/clk
    SLICE_X106Y39        FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[4].exponentiation_inst/mod_mult/a_r_reg[100]/C
                         clock pessimism              0.115    13.992    
                         clock uncertainty           -0.169    13.824    
    SLICE_X106Y39        FDCE (Recov_fdce_C_CLR)     -0.405    13.419    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[4].exponentiation_inst/mod_mult/a_r_reg[100]
  -------------------------------------------------------------------
                         required time                         13.419    
                         arrival time                         -10.622    
  -------------------------------------------------------------------
                         slack                                  2.796    

Slack (MET) :             2.796ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[4].exponentiation_inst/mod_mult/a_r_reg[101]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            11.000ns  (clk_fpga_0 rise@11.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.485ns  (logic 0.681ns (9.098%)  route 6.804ns (90.902%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.877ns = ( 13.877 - 11.000 ) 
    Source Clock Delay      (SCD):    3.137ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.330ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=41874, routed)       1.843     3.137    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X45Y145        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y145        FDRE (Prop_fdre_C_Q)         0.456     3.593 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           3.986     7.579    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[2].exponentiation_inst/mod_mult/reset_n
    SLICE_X44Y49         LUT1 (Prop_lut1_I0_O)        0.124     7.703 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[2].exponentiation_inst/mod_mult/axi_awready_i_1/O
                         net (fo=1, routed)           0.730     8.433    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[2].exponentiation_inst/mod_mult/reset_n_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     8.534 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[2].exponentiation_inst/mod_mult/reset_n_0_BUFG_inst/O
                         net (fo=34903, routed)       2.088    10.622    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[4].exponentiation_inst/mod_mult/partial_res_ready_reg_rep__1_1
    SLICE_X106Y39        FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[4].exponentiation_inst/mod_mult/a_r_reg[101]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     11.000    11.000 r  
    PS7_X0Y0             PS7                          0.000    11.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    12.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=41874, routed)       1.698    13.877    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[4].exponentiation_inst/mod_mult/clk
    SLICE_X106Y39        FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[4].exponentiation_inst/mod_mult/a_r_reg[101]/C
                         clock pessimism              0.115    13.992    
                         clock uncertainty           -0.169    13.824    
    SLICE_X106Y39        FDCE (Recov_fdce_C_CLR)     -0.405    13.419    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[4].exponentiation_inst/mod_mult/a_r_reg[101]
  -------------------------------------------------------------------
                         required time                         13.419    
                         arrival time                         -10.622    
  -------------------------------------------------------------------
                         slack                                  2.796    

Slack (MET) :             2.796ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/partial_res_reg[104]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            11.000ns  (clk_fpga_0 rise@11.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.485ns  (logic 0.681ns (9.098%)  route 6.804ns (90.902%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.877ns = ( 13.877 - 11.000 ) 
    Source Clock Delay      (SCD):    3.137ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.330ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=41874, routed)       1.843     3.137    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X45Y145        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y145        FDRE (Prop_fdre_C_Q)         0.456     3.593 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           3.986     7.579    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[2].exponentiation_inst/mod_mult/reset_n
    SLICE_X44Y49         LUT1 (Prop_lut1_I0_O)        0.124     7.703 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[2].exponentiation_inst/mod_mult/axi_awready_i_1/O
                         net (fo=1, routed)           0.730     8.433    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[2].exponentiation_inst/mod_mult/reset_n_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     8.534 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[2].exponentiation_inst/mod_mult/reset_n_0_BUFG_inst/O
                         net (fo=34903, routed)       2.088    10.622    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/partial_res_ready_reg_rep__1
    SLICE_X106Y40        FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/partial_res_reg[104]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     11.000    11.000 r  
    PS7_X0Y0             PS7                          0.000    11.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    12.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=41874, routed)       1.698    13.877    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/clk
    SLICE_X106Y40        FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/partial_res_reg[104]/C
                         clock pessimism              0.115    13.992    
                         clock uncertainty           -0.169    13.824    
    SLICE_X106Y40        FDCE (Recov_fdce_C_CLR)     -0.405    13.419    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/partial_res_reg[104]
  -------------------------------------------------------------------
                         required time                         13.419    
                         arrival time                         -10.622    
  -------------------------------------------------------------------
                         slack                                  2.796    

Slack (MET) :             2.796ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/partial_res_reg[38]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            11.000ns  (clk_fpga_0 rise@11.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.485ns  (logic 0.681ns (9.098%)  route 6.804ns (90.902%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.877ns = ( 13.877 - 11.000 ) 
    Source Clock Delay      (SCD):    3.137ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.330ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=41874, routed)       1.843     3.137    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X45Y145        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y145        FDRE (Prop_fdre_C_Q)         0.456     3.593 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           3.986     7.579    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[2].exponentiation_inst/mod_mult/reset_n
    SLICE_X44Y49         LUT1 (Prop_lut1_I0_O)        0.124     7.703 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[2].exponentiation_inst/mod_mult/axi_awready_i_1/O
                         net (fo=1, routed)           0.730     8.433    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[2].exponentiation_inst/mod_mult/reset_n_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     8.534 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[2].exponentiation_inst/mod_mult/reset_n_0_BUFG_inst/O
                         net (fo=34903, routed)       2.088    10.622    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/partial_res_ready_reg_rep__1
    SLICE_X106Y10        FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/partial_res_reg[38]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     11.000    11.000 r  
    PS7_X0Y0             PS7                          0.000    11.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    12.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=41874, routed)       1.698    13.877    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/clk
    SLICE_X106Y10        FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/partial_res_reg[38]/C
                         clock pessimism              0.115    13.992    
                         clock uncertainty           -0.169    13.824    
    SLICE_X106Y10        FDCE (Recov_fdce_C_CLR)     -0.405    13.419    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/partial_res_reg[38]
  -------------------------------------------------------------------
                         required time                         13.419    
                         arrival time                         -10.622    
  -------------------------------------------------------------------
                         slack                                  2.796    

Slack (MET) :             2.796ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/partial_res_reg[48]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            11.000ns  (clk_fpga_0 rise@11.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.485ns  (logic 0.681ns (9.098%)  route 6.804ns (90.902%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.877ns = ( 13.877 - 11.000 ) 
    Source Clock Delay      (SCD):    3.137ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.330ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=41874, routed)       1.843     3.137    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X45Y145        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y145        FDRE (Prop_fdre_C_Q)         0.456     3.593 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           3.986     7.579    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[2].exponentiation_inst/mod_mult/reset_n
    SLICE_X44Y49         LUT1 (Prop_lut1_I0_O)        0.124     7.703 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[2].exponentiation_inst/mod_mult/axi_awready_i_1/O
                         net (fo=1, routed)           0.730     8.433    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[2].exponentiation_inst/mod_mult/reset_n_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     8.534 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[2].exponentiation_inst/mod_mult/reset_n_0_BUFG_inst/O
                         net (fo=34903, routed)       2.088    10.622    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/partial_res_ready_reg_rep__1
    SLICE_X106Y10        FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/partial_res_reg[48]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     11.000    11.000 r  
    PS7_X0Y0             PS7                          0.000    11.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    12.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=41874, routed)       1.698    13.877    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/clk
    SLICE_X106Y10        FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/partial_res_reg[48]/C
                         clock pessimism              0.115    13.992    
                         clock uncertainty           -0.169    13.824    
    SLICE_X106Y10        FDCE (Recov_fdce_C_CLR)     -0.405    13.419    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/partial_res_reg[48]
  -------------------------------------------------------------------
                         required time                         13.419    
                         arrival time                         -10.622    
  -------------------------------------------------------------------
                         slack                                  2.796    

Slack (MET) :             2.796ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/partial_res_reg[49]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            11.000ns  (clk_fpga_0 rise@11.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.485ns  (logic 0.681ns (9.098%)  route 6.804ns (90.902%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.877ns = ( 13.877 - 11.000 ) 
    Source Clock Delay      (SCD):    3.137ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.330ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=41874, routed)       1.843     3.137    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X45Y145        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y145        FDRE (Prop_fdre_C_Q)         0.456     3.593 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           3.986     7.579    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[2].exponentiation_inst/mod_mult/reset_n
    SLICE_X44Y49         LUT1 (Prop_lut1_I0_O)        0.124     7.703 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[2].exponentiation_inst/mod_mult/axi_awready_i_1/O
                         net (fo=1, routed)           0.730     8.433    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[2].exponentiation_inst/mod_mult/reset_n_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     8.534 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[2].exponentiation_inst/mod_mult/reset_n_0_BUFG_inst/O
                         net (fo=34903, routed)       2.088    10.622    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/partial_res_ready_reg_rep__1
    SLICE_X106Y10        FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/partial_res_reg[49]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     11.000    11.000 r  
    PS7_X0Y0             PS7                          0.000    11.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    12.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=41874, routed)       1.698    13.877    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/clk
    SLICE_X106Y10        FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/partial_res_reg[49]/C
                         clock pessimism              0.115    13.992    
                         clock uncertainty           -0.169    13.824    
    SLICE_X106Y10        FDCE (Recov_fdce_C_CLR)     -0.405    13.419    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[6].exponentiation_inst/partial_res_reg[49]
  -------------------------------------------------------------------
                         required time                         13.419    
                         arrival time                         -10.622    
  -------------------------------------------------------------------
                         slack                                  2.796    

Slack (MET) :             2.796ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[7].exponentiation_inst/mod_mult/b_r_reg[103]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            11.000ns  (clk_fpga_0 rise@11.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.482ns  (logic 0.681ns (9.102%)  route 6.801ns (90.898%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.874ns = ( 13.875 - 11.000 ) 
    Source Clock Delay      (SCD):    3.137ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.330ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=41874, routed)       1.843     3.137    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X45Y145        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y145        FDRE (Prop_fdre_C_Q)         0.456     3.593 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           3.986     7.579    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[2].exponentiation_inst/mod_mult/reset_n
    SLICE_X44Y49         LUT1 (Prop_lut1_I0_O)        0.124     7.703 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[2].exponentiation_inst/mod_mult/axi_awready_i_1/O
                         net (fo=1, routed)           0.730     8.433    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[2].exponentiation_inst/mod_mult/reset_n_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     8.534 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[2].exponentiation_inst/mod_mult/reset_n_0_BUFG_inst/O
                         net (fo=34903, routed)       2.085    10.619    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[7].exponentiation_inst/mod_mult/partial_res_ready_reg_rep__1_1
    SLICE_X106Y36        FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[7].exponentiation_inst/mod_mult/b_r_reg[103]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     11.000    11.000 r  
    PS7_X0Y0             PS7                          0.000    11.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    12.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=41874, routed)       1.695    13.875    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[7].exponentiation_inst/mod_mult/clk
    SLICE_X106Y36        FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[7].exponentiation_inst/mod_mult/b_r_reg[103]/C
                         clock pessimism              0.115    13.989    
                         clock uncertainty           -0.169    13.821    
    SLICE_X106Y36        FDCE (Recov_fdce_C_CLR)     -0.405    13.416    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[7].exponentiation_inst/mod_mult/b_r_reg[103]
  -------------------------------------------------------------------
                         required time                         13.416    
                         arrival time                         -10.619    
  -------------------------------------------------------------------
                         slack                                  2.796    

Slack (MET) :             2.796ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[7].exponentiation_inst/mod_mult/b_r_reg[105]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            11.000ns  (clk_fpga_0 rise@11.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.482ns  (logic 0.681ns (9.102%)  route 6.801ns (90.898%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.874ns = ( 13.875 - 11.000 ) 
    Source Clock Delay      (SCD):    3.137ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.330ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=41874, routed)       1.843     3.137    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X45Y145        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y145        FDRE (Prop_fdre_C_Q)         0.456     3.593 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           3.986     7.579    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[2].exponentiation_inst/mod_mult/reset_n
    SLICE_X44Y49         LUT1 (Prop_lut1_I0_O)        0.124     7.703 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[2].exponentiation_inst/mod_mult/axi_awready_i_1/O
                         net (fo=1, routed)           0.730     8.433    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[2].exponentiation_inst/mod_mult/reset_n_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     8.534 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[2].exponentiation_inst/mod_mult/reset_n_0_BUFG_inst/O
                         net (fo=34903, routed)       2.085    10.619    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[7].exponentiation_inst/mod_mult/partial_res_ready_reg_rep__1_1
    SLICE_X106Y36        FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[7].exponentiation_inst/mod_mult/b_r_reg[105]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     11.000    11.000 r  
    PS7_X0Y0             PS7                          0.000    11.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    12.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=41874, routed)       1.695    13.875    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[7].exponentiation_inst/mod_mult/clk
    SLICE_X106Y36        FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[7].exponentiation_inst/mod_mult/b_r_reg[105]/C
                         clock pessimism              0.115    13.989    
                         clock uncertainty           -0.169    13.821    
    SLICE_X106Y36        FDCE (Recov_fdce_C_CLR)     -0.405    13.416    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[7].exponentiation_inst/mod_mult/b_r_reg[105]
  -------------------------------------------------------------------
                         required time                         13.416    
                         arrival time                         -10.619    
  -------------------------------------------------------------------
                         slack                                  2.796    

Slack (MET) :             2.796ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[7].exponentiation_inst/mod_mult/b_r_reg[59]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            11.000ns  (clk_fpga_0 rise@11.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.482ns  (logic 0.681ns (9.102%)  route 6.801ns (90.898%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.874ns = ( 13.875 - 11.000 ) 
    Source Clock Delay      (SCD):    3.137ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.330ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=41874, routed)       1.843     3.137    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X45Y145        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y145        FDRE (Prop_fdre_C_Q)         0.456     3.593 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           3.986     7.579    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[2].exponentiation_inst/mod_mult/reset_n
    SLICE_X44Y49         LUT1 (Prop_lut1_I0_O)        0.124     7.703 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[2].exponentiation_inst/mod_mult/axi_awready_i_1/O
                         net (fo=1, routed)           0.730     8.433    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[2].exponentiation_inst/mod_mult/reset_n_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     8.534 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[2].exponentiation_inst/mod_mult/reset_n_0_BUFG_inst/O
                         net (fo=34903, routed)       2.085    10.619    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[7].exponentiation_inst/mod_mult/partial_res_ready_reg_rep__1_1
    SLICE_X106Y13        FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[7].exponentiation_inst/mod_mult/b_r_reg[59]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     11.000    11.000 r  
    PS7_X0Y0             PS7                          0.000    11.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    12.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=41874, routed)       1.695    13.875    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[7].exponentiation_inst/mod_mult/clk
    SLICE_X106Y13        FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[7].exponentiation_inst/mod_mult/b_r_reg[59]/C
                         clock pessimism              0.115    13.989    
                         clock uncertainty           -0.169    13.821    
    SLICE_X106Y13        FDCE (Recov_fdce_C_CLR)     -0.405    13.416    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[7].exponentiation_inst/mod_mult/b_r_reg[59]
  -------------------------------------------------------------------
                         required time                         13.416    
                         arrival time                         -10.619    
  -------------------------------------------------------------------
                         slack                                  2.796    

Slack (MET) :             2.796ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[7].exponentiation_inst/mod_mult/b_r_reg[61]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            11.000ns  (clk_fpga_0 rise@11.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.482ns  (logic 0.681ns (9.102%)  route 6.801ns (90.898%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.874ns = ( 13.875 - 11.000 ) 
    Source Clock Delay      (SCD):    3.137ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.330ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=41874, routed)       1.843     3.137    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X45Y145        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y145        FDRE (Prop_fdre_C_Q)         0.456     3.593 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           3.986     7.579    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[2].exponentiation_inst/mod_mult/reset_n
    SLICE_X44Y49         LUT1 (Prop_lut1_I0_O)        0.124     7.703 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[2].exponentiation_inst/mod_mult/axi_awready_i_1/O
                         net (fo=1, routed)           0.730     8.433    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[2].exponentiation_inst/mod_mult/reset_n_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     8.534 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[2].exponentiation_inst/mod_mult/reset_n_0_BUFG_inst/O
                         net (fo=34903, routed)       2.085    10.619    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[7].exponentiation_inst/mod_mult/partial_res_ready_reg_rep__1_1
    SLICE_X106Y13        FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[7].exponentiation_inst/mod_mult/b_r_reg[61]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     11.000    11.000 r  
    PS7_X0Y0             PS7                          0.000    11.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    12.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=41874, routed)       1.695    13.875    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[7].exponentiation_inst/mod_mult/clk
    SLICE_X106Y13        FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[7].exponentiation_inst/mod_mult/b_r_reg[61]/C
                         clock pessimism              0.115    13.989    
                         clock uncertainty           -0.169    13.821    
    SLICE_X106Y13        FDCE (Recov_fdce_C_CLR)     -0.405    13.416    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[7].exponentiation_inst/mod_mult/b_r_reg[61]
  -------------------------------------------------------------------
                         required time                         13.416    
                         arrival time                         -10.619    
  -------------------------------------------------------------------
                         slack                                  2.796    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.560ns  (arrival time - required time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[7].exponentiation_inst/pwr_message_reg[6][50]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.768ns  (logic 0.212ns (7.659%)  route 2.556ns (92.341%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.279ns
    Source Clock Delay      (SCD):    0.974ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=41874, routed)       0.638     0.974    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X45Y145        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y145        FDRE (Prop_fdre_C_Q)         0.141     1.115 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           1.586     2.701    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[2].exponentiation_inst/mod_mult/reset_n
    SLICE_X44Y49         LUT1 (Prop_lut1_I0_O)        0.045     2.746 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[2].exponentiation_inst/mod_mult/axi_awready_i_1/O
                         net (fo=1, routed)           0.267     3.013    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[2].exponentiation_inst/mod_mult/reset_n_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     3.039 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[2].exponentiation_inst/mod_mult/reset_n_0_BUFG_inst/O
                         net (fo=34903, routed)       0.703     3.742    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[7].exponentiation_inst/partial_res_ready_reg_rep__1
    SLICE_X112Y6         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[7].exponentiation_inst/pwr_message_reg[6][50]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=41874, routed)       0.913     1.279    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[7].exponentiation_inst/clk
    SLICE_X112Y6         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[7].exponentiation_inst/pwr_message_reg[6][50]/C
                         clock pessimism             -0.030     1.249    
    SLICE_X112Y6         FDCE (Remov_fdce_C_CLR)     -0.067     1.182    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[7].exponentiation_inst/pwr_message_reg[6][50]
  -------------------------------------------------------------------
                         required time                         -1.182    
                         arrival time                           3.742    
  -------------------------------------------------------------------
                         slack                                  2.560    

Slack (MET) :             2.561ns  (arrival time - required time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[7].exponentiation_inst/mod_mult/b_r_reg[11]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.739ns  (logic 0.212ns (7.740%)  route 2.527ns (92.260%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Path Skew:        0.245ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.249ns
    Source Clock Delay      (SCD):    0.974ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=41874, routed)       0.638     0.974    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X45Y145        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y145        FDRE (Prop_fdre_C_Q)         0.141     1.115 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           1.586     2.701    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[2].exponentiation_inst/mod_mult/reset_n
    SLICE_X44Y49         LUT1 (Prop_lut1_I0_O)        0.045     2.746 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[2].exponentiation_inst/mod_mult/axi_awready_i_1/O
                         net (fo=1, routed)           0.267     3.013    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[2].exponentiation_inst/mod_mult/reset_n_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     3.039 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[2].exponentiation_inst/mod_mult/reset_n_0_BUFG_inst/O
                         net (fo=34903, routed)       0.674     3.713    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[7].exponentiation_inst/mod_mult/partial_res_ready_reg_rep__1_1
    SLICE_X92Y0          FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[7].exponentiation_inst/mod_mult/b_r_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=41874, routed)       0.883     1.249    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[7].exponentiation_inst/mod_mult/clk
    SLICE_X92Y0          FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[7].exponentiation_inst/mod_mult/b_r_reg[11]/C
                         clock pessimism             -0.030     1.219    
    SLICE_X92Y0          FDCE (Remov_fdce_C_CLR)     -0.067     1.152    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[7].exponentiation_inst/mod_mult/b_r_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.152    
                         arrival time                           3.713    
  -------------------------------------------------------------------
                         slack                                  2.561    

Slack (MET) :             2.561ns  (arrival time - required time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[7].exponentiation_inst/mod_mult/b_r_reg[12]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.739ns  (logic 0.212ns (7.740%)  route 2.527ns (92.260%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Path Skew:        0.245ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.249ns
    Source Clock Delay      (SCD):    0.974ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=41874, routed)       0.638     0.974    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X45Y145        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y145        FDRE (Prop_fdre_C_Q)         0.141     1.115 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           1.586     2.701    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[2].exponentiation_inst/mod_mult/reset_n
    SLICE_X44Y49         LUT1 (Prop_lut1_I0_O)        0.045     2.746 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[2].exponentiation_inst/mod_mult/axi_awready_i_1/O
                         net (fo=1, routed)           0.267     3.013    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[2].exponentiation_inst/mod_mult/reset_n_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     3.039 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[2].exponentiation_inst/mod_mult/reset_n_0_BUFG_inst/O
                         net (fo=34903, routed)       0.674     3.713    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[7].exponentiation_inst/mod_mult/partial_res_ready_reg_rep__1_1
    SLICE_X92Y0          FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[7].exponentiation_inst/mod_mult/b_r_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=41874, routed)       0.883     1.249    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[7].exponentiation_inst/mod_mult/clk
    SLICE_X92Y0          FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[7].exponentiation_inst/mod_mult/b_r_reg[12]/C
                         clock pessimism             -0.030     1.219    
    SLICE_X92Y0          FDCE (Remov_fdce_C_CLR)     -0.067     1.152    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[7].exponentiation_inst/mod_mult/b_r_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.152    
                         arrival time                           3.713    
  -------------------------------------------------------------------
                         slack                                  2.561    

Slack (MET) :             2.562ns  (arrival time - required time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[1].exponentiation_inst/pwr_message_reg[6][77]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.720ns  (logic 0.212ns (7.794%)  route 2.508ns (92.206%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Path Skew:        0.225ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.229ns
    Source Clock Delay      (SCD):    0.974ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=41874, routed)       0.638     0.974    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X45Y145        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y145        FDRE (Prop_fdre_C_Q)         0.141     1.115 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           1.586     2.701    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[2].exponentiation_inst/mod_mult/reset_n
    SLICE_X44Y49         LUT1 (Prop_lut1_I0_O)        0.045     2.746 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[2].exponentiation_inst/mod_mult/axi_awready_i_1/O
                         net (fo=1, routed)           0.267     3.013    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[2].exponentiation_inst/mod_mult/reset_n_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     3.039 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[2].exponentiation_inst/mod_mult/reset_n_0_BUFG_inst/O
                         net (fo=34903, routed)       0.655     3.694    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[1].exponentiation_inst/partial_res_ready_reg_rep__1
    SLICE_X12Y38         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[1].exponentiation_inst/pwr_message_reg[6][77]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=41874, routed)       0.863     1.229    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[1].exponentiation_inst/clk
    SLICE_X12Y38         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[1].exponentiation_inst/pwr_message_reg[6][77]/C
                         clock pessimism             -0.030     1.199    
    SLICE_X12Y38         FDCE (Remov_fdce_C_CLR)     -0.067     1.132    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[1].exponentiation_inst/pwr_message_reg[6][77]
  -------------------------------------------------------------------
                         required time                         -1.132    
                         arrival time                           3.694    
  -------------------------------------------------------------------
                         slack                                  2.562    

Slack (MET) :             2.562ns  (arrival time - required time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[1].exponentiation_inst/pwr_message_reg[6][80]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.720ns  (logic 0.212ns (7.794%)  route 2.508ns (92.206%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Path Skew:        0.225ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.229ns
    Source Clock Delay      (SCD):    0.974ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=41874, routed)       0.638     0.974    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X45Y145        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y145        FDRE (Prop_fdre_C_Q)         0.141     1.115 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           1.586     2.701    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[2].exponentiation_inst/mod_mult/reset_n
    SLICE_X44Y49         LUT1 (Prop_lut1_I0_O)        0.045     2.746 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[2].exponentiation_inst/mod_mult/axi_awready_i_1/O
                         net (fo=1, routed)           0.267     3.013    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[2].exponentiation_inst/mod_mult/reset_n_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     3.039 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[2].exponentiation_inst/mod_mult/reset_n_0_BUFG_inst/O
                         net (fo=34903, routed)       0.655     3.694    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[1].exponentiation_inst/partial_res_ready_reg_rep__1
    SLICE_X12Y38         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[1].exponentiation_inst/pwr_message_reg[6][80]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=41874, routed)       0.863     1.229    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[1].exponentiation_inst/clk
    SLICE_X12Y38         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[1].exponentiation_inst/pwr_message_reg[6][80]/C
                         clock pessimism             -0.030     1.199    
    SLICE_X12Y38         FDCE (Remov_fdce_C_CLR)     -0.067     1.132    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[1].exponentiation_inst/pwr_message_reg[6][80]
  -------------------------------------------------------------------
                         required time                         -1.132    
                         arrival time                           3.694    
  -------------------------------------------------------------------
                         slack                                  2.562    

Slack (MET) :             2.562ns  (arrival time - required time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[3].exponentiation_inst/pwr_message_reg[0][137]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.739ns  (logic 0.212ns (7.740%)  route 2.527ns (92.260%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Path Skew:        0.244ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.248ns
    Source Clock Delay      (SCD):    0.974ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=41874, routed)       0.638     0.974    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X45Y145        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y145        FDRE (Prop_fdre_C_Q)         0.141     1.115 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           1.586     2.701    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[2].exponentiation_inst/mod_mult/reset_n
    SLICE_X44Y49         LUT1 (Prop_lut1_I0_O)        0.045     2.746 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[2].exponentiation_inst/mod_mult/axi_awready_i_1/O
                         net (fo=1, routed)           0.267     3.013    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[2].exponentiation_inst/mod_mult/reset_n_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     3.039 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[2].exponentiation_inst/mod_mult/reset_n_0_BUFG_inst/O
                         net (fo=34903, routed)       0.674     3.713    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[3].exponentiation_inst/partial_res_ready_reg_rep__1
    SLICE_X90Y47         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[3].exponentiation_inst/pwr_message_reg[0][137]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=41874, routed)       0.882     1.248    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[3].exponentiation_inst/clk
    SLICE_X90Y47         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[3].exponentiation_inst/pwr_message_reg[0][137]/C
                         clock pessimism             -0.030     1.218    
    SLICE_X90Y47         FDCE (Remov_fdce_C_CLR)     -0.067     1.151    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[3].exponentiation_inst/pwr_message_reg[0][137]
  -------------------------------------------------------------------
                         required time                         -1.151    
                         arrival time                           3.713    
  -------------------------------------------------------------------
                         slack                                  2.562    

Slack (MET) :             2.563ns  (arrival time - required time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[2].exponentiation_inst/pwr_message_reg[4][29]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.712ns  (logic 0.212ns (7.817%)  route 2.500ns (92.183%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Path Skew:        0.216ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.220ns
    Source Clock Delay      (SCD):    0.974ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=41874, routed)       0.638     0.974    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X45Y145        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y145        FDRE (Prop_fdre_C_Q)         0.141     1.115 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           1.586     2.701    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[2].exponentiation_inst/mod_mult/reset_n
    SLICE_X44Y49         LUT1 (Prop_lut1_I0_O)        0.045     2.746 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[2].exponentiation_inst/mod_mult/axi_awready_i_1/O
                         net (fo=1, routed)           0.267     3.013    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[2].exponentiation_inst/mod_mult/reset_n_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     3.039 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[2].exponentiation_inst/mod_mult/reset_n_0_BUFG_inst/O
                         net (fo=34903, routed)       0.647     3.686    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[2].exponentiation_inst/reset_n_0
    SLICE_X62Y1          FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[2].exponentiation_inst/pwr_message_reg[4][29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=41874, routed)       0.854     1.220    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[2].exponentiation_inst/clk
    SLICE_X62Y1          FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[2].exponentiation_inst/pwr_message_reg[4][29]/C
                         clock pessimism             -0.030     1.190    
    SLICE_X62Y1          FDCE (Remov_fdce_C_CLR)     -0.067     1.123    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[2].exponentiation_inst/pwr_message_reg[4][29]
  -------------------------------------------------------------------
                         required time                         -1.123    
                         arrival time                           3.686    
  -------------------------------------------------------------------
                         slack                                  2.563    

Slack (MET) :             2.564ns  (arrival time - required time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[8].exponentiation_inst/mod_mult/b_r_reg[4]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.713ns  (logic 0.212ns (7.814%)  route 2.501ns (92.186%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Path Skew:        0.216ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.220ns
    Source Clock Delay      (SCD):    0.974ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=41874, routed)       0.638     0.974    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X45Y145        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y145        FDRE (Prop_fdre_C_Q)         0.141     1.115 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           1.586     2.701    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[2].exponentiation_inst/mod_mult/reset_n
    SLICE_X44Y49         LUT1 (Prop_lut1_I0_O)        0.045     2.746 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[2].exponentiation_inst/mod_mult/axi_awready_i_1/O
                         net (fo=1, routed)           0.267     3.013    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[2].exponentiation_inst/mod_mult/reset_n_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     3.039 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[2].exponentiation_inst/mod_mult/reset_n_0_BUFG_inst/O
                         net (fo=34903, routed)       0.648     3.687    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[8].exponentiation_inst/mod_mult/partial_res_ready_reg_rep__1_1
    SLICE_X30Y12         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[8].exponentiation_inst/mod_mult/b_r_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=41874, routed)       0.854     1.220    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[8].exponentiation_inst/mod_mult/clk
    SLICE_X30Y12         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[8].exponentiation_inst/mod_mult/b_r_reg[4]/C
                         clock pessimism             -0.030     1.190    
    SLICE_X30Y12         FDCE (Remov_fdce_C_CLR)     -0.067     1.123    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[8].exponentiation_inst/mod_mult/b_r_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.123    
                         arrival time                           3.687    
  -------------------------------------------------------------------
                         slack                                  2.564    

Slack (MET) :             2.564ns  (arrival time - required time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/fifo_input_reg[4][100]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.732ns  (logic 0.212ns (7.760%)  route 2.520ns (92.240%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Path Skew:        0.235ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.239ns
    Source Clock Delay      (SCD):    0.974ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=41874, routed)       0.638     0.974    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X45Y145        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y145        FDRE (Prop_fdre_C_Q)         0.141     1.115 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           1.586     2.701    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[2].exponentiation_inst/mod_mult/reset_n
    SLICE_X44Y49         LUT1 (Prop_lut1_I0_O)        0.045     2.746 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[2].exponentiation_inst/mod_mult/axi_awready_i_1/O
                         net (fo=1, routed)           0.267     3.013    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[2].exponentiation_inst/mod_mult/reset_n_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     3.039 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[2].exponentiation_inst/mod_mult/reset_n_0_BUFG_inst/O
                         net (fo=34903, routed)       0.667     3.706    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/reset_n_0
    SLICE_X90Y32         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/fifo_input_reg[4][100]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=41874, routed)       0.873     1.239    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clk
    SLICE_X90Y32         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/fifo_input_reg[4][100]/C
                         clock pessimism             -0.030     1.209    
    SLICE_X90Y32         FDCE (Remov_fdce_C_CLR)     -0.067     1.142    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/fifo_input_reg[4][100]
  -------------------------------------------------------------------
                         required time                         -1.142    
                         arrival time                           3.706    
  -------------------------------------------------------------------
                         slack                                  2.564    

Slack (MET) :             2.564ns  (arrival time - required time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/fifo_input_reg[4][103]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.732ns  (logic 0.212ns (7.760%)  route 2.520ns (92.240%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Path Skew:        0.235ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.239ns
    Source Clock Delay      (SCD):    0.974ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=41874, routed)       0.638     0.974    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X45Y145        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y145        FDRE (Prop_fdre_C_Q)         0.141     1.115 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           1.586     2.701    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[2].exponentiation_inst/mod_mult/reset_n
    SLICE_X44Y49         LUT1 (Prop_lut1_I0_O)        0.045     2.746 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[2].exponentiation_inst/mod_mult/axi_awready_i_1/O
                         net (fo=1, routed)           0.267     3.013    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[2].exponentiation_inst/mod_mult/reset_n_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     3.039 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/GENEREATE_CLUSTER[2].exponentiation_inst/mod_mult/reset_n_0_BUFG_inst/O
                         net (fo=34903, routed)       0.667     3.706    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/reset_n_0
    SLICE_X90Y32         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/fifo_input_reg[4][103]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=41874, routed)       0.873     1.239    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clk
    SLICE_X90Y32         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/fifo_input_reg[4][103]/C
                         clock pessimism             -0.030     1.209    
    SLICE_X90Y32         FDCE (Remov_fdce_C_CLR)     -0.067     1.142    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/fifo_input_reg[4][103]
  -------------------------------------------------------------------
                         required time                         -1.142    
                         arrival time                           3.706    
  -------------------------------------------------------------------
                         slack                                  2.564    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            rsa_soc_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.716ns  (logic 0.124ns (3.337%)  route 3.592ns (96.663%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.167ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.330ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           3.084     3.084    rsa_soc_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X44Y144        LUT1 (Prop_lut1_I0_O)        0.124     3.208 r  rsa_soc_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.508     3.716    rsa_soc_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X45Y145        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=41874, routed)       1.652     2.831    rsa_soc_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X45Y145        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            rsa_soc_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.539ns  (logic 0.045ns (2.924%)  route 1.494ns (97.076%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.167ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.330ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           1.312     1.312    rsa_soc_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X44Y144        LUT1 (Prop_lut1_I0_O)        0.045     1.357 r  rsa_soc_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.182     1.539    rsa_soc_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X45Y145        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=41874, routed)       0.910     1.276    rsa_soc_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X45Y145        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Max Delay            48 Endpoints
Min Delay            48 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.688ns  (logic 0.580ns (7.544%)  route 7.108ns (92.456%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.380ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.757ns
    Source Clock Delay      (SCD):    3.137ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.330ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=41874, routed)       1.843     3.137    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X45Y145        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y145        FDRE (Prop_fdre_C_Q)         0.456     3.593 f  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           6.287     9.880    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/aresetn
    SLICE_X21Y10         LUT1 (Prop_lut1_I0_O)        0.124    10.004 r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.821    10.825    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/asr_d1
    SLICE_X11Y11         FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=41874, routed)       1.578     2.758    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/aclk
    SLICE_X11Y11         FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            rsa_soc_i/rsa/rsa_dma/U0/I_RST_MODULE/REG_HRD_RST/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.960ns  (logic 0.456ns (7.652%)  route 5.504ns (92.348%))
  Logic Levels:           0  
  Clock Path Skew:        -0.463ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.674ns
    Source Clock Delay      (SCD):    3.137ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.330ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=41874, routed)       1.843     3.137    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X45Y145        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y145        FDRE (Prop_fdre_C_Q)         0.456     3.593 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           5.504     9.097    rsa_soc_i/rsa/rsa_dma/U0/I_RST_MODULE/REG_HRD_RST/axi_resetn
    SLICE_X37Y4          FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/I_RST_MODULE/REG_HRD_RST/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=41874, routed)       1.495     2.674    rsa_soc_i/rsa/rsa_dma/U0/I_RST_MODULE/REG_HRD_RST/s_axi_lite_aclk
    SLICE_X37Y4          FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/I_RST_MODULE/REG_HRD_RST/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.603ns  (logic 0.580ns (12.601%)  route 4.023ns (87.399%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.302ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.750ns
    Source Clock Delay      (SCD):    3.052ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.330ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=41874, routed)       1.758     3.052    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X11Y0          FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y0          FDRE (Prop_fdre_C_Q)         0.456     3.508 r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          3.213     6.721    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X20Y16         LUT1 (Prop_lut1_I0_O)        0.124     6.845 f  rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.810     7.655    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X21Y17         FDCE                                         f  rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=41874, routed)       1.571     2.750    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X21Y17         FDCE                                         r  rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.603ns  (logic 0.580ns (12.601%)  route 4.023ns (87.399%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.302ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.750ns
    Source Clock Delay      (SCD):    3.052ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.330ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=41874, routed)       1.758     3.052    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X11Y0          FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y0          FDRE (Prop_fdre_C_Q)         0.456     3.508 r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          3.213     6.721    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X20Y16         LUT1 (Prop_lut1_I0_O)        0.124     6.845 f  rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.810     7.655    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X21Y17         FDCE                                         f  rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=41874, routed)       1.571     2.750    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X21Y17         FDCE                                         r  rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.603ns  (logic 0.580ns (12.601%)  route 4.023ns (87.399%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.302ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.750ns
    Source Clock Delay      (SCD):    3.052ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.330ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=41874, routed)       1.758     3.052    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X11Y0          FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y0          FDRE (Prop_fdre_C_Q)         0.456     3.508 r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          3.213     6.721    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X20Y16         LUT1 (Prop_lut1_I0_O)        0.124     6.845 f  rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.810     7.655    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X21Y17         FDCE                                         f  rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=41874, routed)       1.571     2.750    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X21Y17         FDCE                                         r  rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.238ns  (logic 0.609ns (14.368%)  route 3.629ns (85.632%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.303ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.749ns
    Source Clock Delay      (SCD):    3.052ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.330ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=41874, routed)       1.758     3.052    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X11Y0          FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y0          FDRE (Prop_fdre_C_Q)         0.456     3.508 r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          2.994     6.502    rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X18Y18         LUT1 (Prop_lut1_I0_O)        0.153     6.655 f  rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.636     7.290    rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/xpm_cdc_async_rst_inst/reset_pol
    SLICE_X18Y18         FDCE                                         f  rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=41874, routed)       1.570     2.749    rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X18Y18         FDCE                                         r  rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.238ns  (logic 0.609ns (14.368%)  route 3.629ns (85.632%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.303ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.749ns
    Source Clock Delay      (SCD):    3.052ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.330ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=41874, routed)       1.758     3.052    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X11Y0          FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y0          FDRE (Prop_fdre_C_Q)         0.456     3.508 r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          2.994     6.502    rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X18Y18         LUT1 (Prop_lut1_I0_O)        0.153     6.655 f  rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.636     7.290    rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/xpm_cdc_async_rst_inst/reset_pol
    SLICE_X18Y18         FDCE                                         f  rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=41874, routed)       1.570     2.749    rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X18Y18         FDCE                                         r  rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.238ns  (logic 0.609ns (14.368%)  route 3.629ns (85.632%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.303ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.749ns
    Source Clock Delay      (SCD):    3.052ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.330ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=41874, routed)       1.758     3.052    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X11Y0          FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y0          FDRE (Prop_fdre_C_Q)         0.456     3.508 r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          2.994     6.502    rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X18Y18         LUT1 (Prop_lut1_I0_O)        0.153     6.655 f  rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.636     7.290    rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/xpm_cdc_async_rst_inst/reset_pol
    SLICE_X18Y18         FDCE                                         f  rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=41874, routed)       1.570     2.749    rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X18Y18         FDCE                                         r  rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.160ns  (logic 0.604ns (14.519%)  route 3.556ns (85.481%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.302ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.750ns
    Source Clock Delay      (SCD):    3.052ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.330ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=41874, routed)       1.758     3.052    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X11Y0          FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y0          FDRE (Prop_fdre_C_Q)         0.456     3.508 r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          3.213     6.721    rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X20Y16         LUT1 (Prop_lut1_I0_O)        0.148     6.869 f  rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.343     7.212    rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/reset_pol
    SLICE_X20Y17         FDCE                                         f  rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=41874, routed)       1.571     2.750    rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X20Y17         FDCE                                         r  rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.160ns  (logic 0.604ns (14.519%)  route 3.556ns (85.481%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.302ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.750ns
    Source Clock Delay      (SCD):    3.052ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.330ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=41874, routed)       1.758     3.052    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X11Y0          FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y0          FDRE (Prop_fdre_C_Q)         0.456     3.508 r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          3.213     6.721    rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X20Y16         LUT1 (Prop_lut1_I0_O)        0.148     6.869 f  rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.343     7.212    rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/reset_pol
    SLICE_X20Y17         FDCE                                         f  rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=41874, routed)       1.571     2.750    rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X20Y17         FDCE                                         r  rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            rsa_soc_i/rsa/rsa_dma/U0/I_RST_MODULE/REG_HRD_RST_OUT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.510ns  (logic 0.141ns (27.629%)  route 0.369ns (72.371%))
  Logic Levels:           0  
  Clock Path Skew:        0.301ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.275ns
    Source Clock Delay      (SCD):    0.974ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.330ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=41874, routed)       0.638     0.974    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X45Y145        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y145        FDRE (Prop_fdre_C_Q)         0.141     1.115 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           0.369     1.484    rsa_soc_i/rsa/rsa_dma/U0/I_RST_MODULE/REG_HRD_RST_OUT/axi_resetn
    SLICE_X32Y139        FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/I_RST_MODULE/REG_HRD_RST_OUT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=41874, routed)       0.909     1.275    rsa_soc_i/rsa/rsa_dma/U0/I_RST_MODULE/REG_HRD_RST_OUT/s_axi_lite_aclk
    SLICE_X32Y139        FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/I_RST_MODULE/REG_HRD_RST_OUT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.792ns  (logic 0.187ns (23.601%)  route 0.605ns (76.399%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.261ns
    Source Clock Delay      (SCD):    0.933ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.330ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=41874, routed)       0.597     0.933    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X11Y0          FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y0          FDRE (Prop_fdre_C_Q)         0.141     1.074 r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          0.438     1.512    rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X3Y4           LUT1 (Prop_lut1_I0_O)        0.046     1.558 f  rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.167     1.725    rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/reset_pol
    SLICE_X1Y4           FDCE                                         f  rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=41874, routed)       0.895     1.261    rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X1Y4           FDCE                                         r  rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.792ns  (logic 0.187ns (23.601%)  route 0.605ns (76.399%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.261ns
    Source Clock Delay      (SCD):    0.933ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.330ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=41874, routed)       0.597     0.933    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X11Y0          FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y0          FDRE (Prop_fdre_C_Q)         0.141     1.074 r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          0.438     1.512    rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X3Y4           LUT1 (Prop_lut1_I0_O)        0.046     1.558 f  rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.167     1.725    rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/reset_pol
    SLICE_X1Y4           FDCE                                         f  rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=41874, routed)       0.895     1.261    rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X1Y4           FDCE                                         r  rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.792ns  (logic 0.187ns (23.601%)  route 0.605ns (76.399%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.261ns
    Source Clock Delay      (SCD):    0.933ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.330ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=41874, routed)       0.597     0.933    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X11Y0          FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y0          FDRE (Prop_fdre_C_Q)         0.141     1.074 r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          0.438     1.512    rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X3Y4           LUT1 (Prop_lut1_I0_O)        0.046     1.558 f  rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.167     1.725    rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/reset_pol
    SLICE_X1Y4           FDCE                                         f  rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=41874, routed)       0.895     1.261    rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X1Y4           FDCE                                         r  rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.882ns  (logic 0.184ns (20.868%)  route 0.698ns (79.132%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.260ns
    Source Clock Delay      (SCD):    0.933ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.330ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=41874, routed)       0.597     0.933    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X11Y0          FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y0          FDRE (Prop_fdre_C_Q)         0.141     1.074 r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          0.579     1.652    rsa_soc_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X0Y7           LUT1 (Prop_lut1_I0_O)        0.043     1.695 f  rsa_soc_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.119     1.814    rsa_soc_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/reset_pol
    SLICE_X0Y8           FDCE                                         f  rsa_soc_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=41874, routed)       0.894     1.260    rsa_soc_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X0Y8           FDCE                                         r  rsa_soc_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.882ns  (logic 0.184ns (20.868%)  route 0.698ns (79.132%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.260ns
    Source Clock Delay      (SCD):    0.933ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.330ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=41874, routed)       0.597     0.933    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X11Y0          FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y0          FDRE (Prop_fdre_C_Q)         0.141     1.074 r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          0.579     1.652    rsa_soc_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X0Y7           LUT1 (Prop_lut1_I0_O)        0.043     1.695 f  rsa_soc_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.119     1.814    rsa_soc_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/reset_pol
    SLICE_X0Y8           FDCE                                         f  rsa_soc_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=41874, routed)       0.894     1.260    rsa_soc_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X0Y8           FDCE                                         r  rsa_soc_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.882ns  (logic 0.184ns (20.868%)  route 0.698ns (79.132%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.260ns
    Source Clock Delay      (SCD):    0.933ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.330ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=41874, routed)       0.597     0.933    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X11Y0          FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y0          FDRE (Prop_fdre_C_Q)         0.141     1.074 r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          0.579     1.652    rsa_soc_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X0Y7           LUT1 (Prop_lut1_I0_O)        0.043     1.695 f  rsa_soc_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.119     1.814    rsa_soc_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/reset_pol
    SLICE_X0Y8           FDCE                                         f  rsa_soc_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=41874, routed)       0.894     1.260    rsa_soc_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X0Y8           FDCE                                         r  rsa_soc_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.889ns  (logic 0.186ns (20.926%)  route 0.703ns (79.074%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.231ns
    Source Clock Delay      (SCD):    0.933ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.330ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=41874, routed)       0.597     0.933    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X11Y0          FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y0          FDRE (Prop_fdre_C_Q)         0.141     1.074 r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          0.449     1.523    rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X14Y6          LUT1 (Prop_lut1_I0_O)        0.045     1.568 f  rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.254     1.821    rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X14Y6          FDCE                                         f  rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=41874, routed)       0.865     1.231    rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X14Y6          FDCE                                         r  rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.889ns  (logic 0.186ns (20.926%)  route 0.703ns (79.074%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.231ns
    Source Clock Delay      (SCD):    0.933ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.330ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=41874, routed)       0.597     0.933    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X11Y0          FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y0          FDRE (Prop_fdre_C_Q)         0.141     1.074 r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          0.449     1.523    rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X14Y6          LUT1 (Prop_lut1_I0_O)        0.045     1.568 f  rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.254     1.821    rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X14Y6          FDCE                                         f  rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=41874, routed)       0.865     1.231    rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X14Y6          FDCE                                         r  rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.889ns  (logic 0.186ns (20.926%)  route 0.703ns (79.074%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.231ns
    Source Clock Delay      (SCD):    0.933ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.330ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=41874, routed)       0.597     0.933    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X11Y0          FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y0          FDRE (Prop_fdre_C_Q)         0.141     1.074 r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          0.449     1.523    rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X14Y6          LUT1 (Prop_lut1_I0_O)        0.045     1.568 f  rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.254     1.821    rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X14Y6          FDCE                                         f  rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=41874, routed)       0.865     1.231    rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X14Y6          FDCE                                         r  rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C





