# Definitional proc to organize widgets for parameters.
proc init_gui { IPINST } {
  ipgui::add_param $IPINST -name "Component_Name"
  #Adding Page
  set Page_0 [ipgui::add_page $IPINST -name "Page 0"]
  ipgui::add_param $IPINST -name "C_S00_AXI_ADDR_WIDTH" -parent ${Page_0}
  ipgui::add_param $IPINST -name "C_S00_AXI_DATA_WIDTH" -parent ${Page_0}
  ipgui::add_param $IPINST -name "SAMPLES_PER_CYCLE" -parent ${Page_0}
  ipgui::add_param $IPINST -name "SAMPLE_SIZE" -parent ${Page_0}


}

proc update_PARAM_VALUE.C_S00_AXI_ADDR_WIDTH { PARAM_VALUE.C_S00_AXI_ADDR_WIDTH } {
	# Procedure called to update C_S00_AXI_ADDR_WIDTH when any of the dependent parameters in the arguments change
}

proc validate_PARAM_VALUE.C_S00_AXI_ADDR_WIDTH { PARAM_VALUE.C_S00_AXI_ADDR_WIDTH } {
	# Procedure called to validate C_S00_AXI_ADDR_WIDTH
	return true
}

proc update_PARAM_VALUE.C_S00_AXI_DATA_WIDTH { PARAM_VALUE.C_S00_AXI_DATA_WIDTH } {
	# Procedure called to update C_S00_AXI_DATA_WIDTH when any of the dependent parameters in the arguments change
}

proc validate_PARAM_VALUE.C_S00_AXI_DATA_WIDTH { PARAM_VALUE.C_S00_AXI_DATA_WIDTH } {
	# Procedure called to validate C_S00_AXI_DATA_WIDTH
	return true
}

proc update_PARAM_VALUE.SAMPLES_PER_CYCLE { PARAM_VALUE.SAMPLES_PER_CYCLE } {
	# Procedure called to update SAMPLES_PER_CYCLE when any of the dependent parameters in the arguments change
}

proc validate_PARAM_VALUE.SAMPLES_PER_CYCLE { PARAM_VALUE.SAMPLES_PER_CYCLE } {
	# Procedure called to validate SAMPLES_PER_CYCLE
	return true
}

proc update_PARAM_VALUE.SAMPLE_SIZE { PARAM_VALUE.SAMPLE_SIZE } {
	# Procedure called to update SAMPLE_SIZE when any of the dependent parameters in the arguments change
}

proc validate_PARAM_VALUE.SAMPLE_SIZE { PARAM_VALUE.SAMPLE_SIZE } {
	# Procedure called to validate SAMPLE_SIZE
	return true
}


proc update_MODELPARAM_VALUE.SAMPLES_PER_CYCLE { MODELPARAM_VALUE.SAMPLES_PER_CYCLE PARAM_VALUE.SAMPLES_PER_CYCLE } {
	# Procedure called to set VHDL generic/Verilog parameter value(s) based on TCL parameter value
	set_property value [get_property value ${PARAM_VALUE.SAMPLES_PER_CYCLE}] ${MODELPARAM_VALUE.SAMPLES_PER_CYCLE}
}

proc update_MODELPARAM_VALUE.SAMPLE_SIZE { MODELPARAM_VALUE.SAMPLE_SIZE PARAM_VALUE.SAMPLE_SIZE } {
	# Procedure called to set VHDL generic/Verilog parameter value(s) based on TCL parameter value
	set_property value [get_property value ${PARAM_VALUE.SAMPLE_SIZE}] ${MODELPARAM_VALUE.SAMPLE_SIZE}
}

proc update_MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH { MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH PARAM_VALUE.C_S00_AXI_DATA_WIDTH } {
	# Procedure called to set VHDL generic/Verilog parameter value(s) based on TCL parameter value
	set_property value [get_property value ${PARAM_VALUE.C_S00_AXI_DATA_WIDTH}] ${MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH}
}

proc update_MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH { MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH PARAM_VALUE.C_S00_AXI_ADDR_WIDTH } {
	# Procedure called to set VHDL generic/Verilog parameter value(s) based on TCL parameter value
	set_property value [get_property value ${PARAM_VALUE.C_S00_AXI_ADDR_WIDTH}] ${MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH}
}

