m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 d/home/escou64/Projects/RISC-V-Core-32-bits/CORE
Ealu
Z1 w1513031584
Z2 DPx8 lib_core 17 riscv_core_config 0 22 5KYai8DRePi`d<Uce]=HX2
Z3 DPx4 ieee 11 numeric_std 0 22 :ASDNFgHXf_ih3J@9F3Ze1
Z4 DPx4 ieee 15 std_logic_arith 0 22 [G314=:2zXJ`VORJe1J@Z1
Z5 DPx4 ieee 18 std_logic_unsigned 0 22 ;eZjO2D4ZDz<]0>8AL<ne1
Z6 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z7 DPx4 ieee 14 std_logic_1164 0 22 eNV`TJ_GofJTzYa?f<@Oe1
R0
Z8 8/home/escou64/Projects/RISC-V-Core-32-bits/CORE/vhd/alu.vhd
Z9 F/home/escou64/Projects/RISC-V-Core-32-bits/CORE/vhd/alu.vhd
l0
L9
VYajDfY:m8Gj2;8<^Kb?iK2
!s100 TYS<N^L1dUOi8Y>J4a0ld0
Z10 OV;C;10.5b;63
33
Z11 !s110 1513634027
!i10b 1
Z12 !s108 1513634027.000000
Z13 !s90 -quiet|-modelsimini|/home/escou64/Projects/RISC-V-Core-32-bits/CORE/vunit_out/modelsim/modelsim.ini|-2008|-work|LIB_CORE|/home/escou64/Projects/RISC-V-Core-32-bits/CORE/vhd/alu.vhd|
Z14 !s107 /home/escou64/Projects/RISC-V-Core-32-bits/CORE/vhd/alu.vhd|
!i113 1
Z15 o-quiet -2008 -work LIB_CORE
Z16 tExplicit 1 CvgOpt 0
Aalu_arch
R2
R3
R4
R5
R6
R7
DEx4 work 3 alu 0 22 YajDfY:m8Gj2;8<^Kb?iK2
l21
L17
Vbez]S@0fbleJfKej4`BeA1
!s100 jE5NDUXZkje27]Lc:3h383
R10
33
R11
!i10b 1
R12
R13
R14
!i113 1
R15
R16
Ecore
Z17 w1513627967
R2
R3
R4
R5
R6
R7
R0
Z18 8/home/escou64/Projects/RISC-V-Core-32-bits/CORE/vhd/core.vhd
Z19 F/home/escou64/Projects/RISC-V-Core-32-bits/CORE/vhd/core.vhd
l0
L9
V[JMzZhM>P80DGm78?P9PE2
!s100 DRbcD<zQ_?;6E88X2m4C?0
R10
33
R11
!i10b 1
Z20 !s108 1513634026.000000
Z21 !s90 -quiet|-modelsimini|/home/escou64/Projects/RISC-V-Core-32-bits/CORE/vunit_out/modelsim/modelsim.ini|-2008|-work|LIB_CORE|/home/escou64/Projects/RISC-V-Core-32-bits/CORE/vhd/core.vhd|
Z22 !s107 /home/escou64/Projects/RISC-V-Core-32-bits/CORE/vhd/core.vhd|
!i113 1
R15
R16
Acore_arch
R2
R3
R4
R5
R6
R7
DEx4 work 4 core 0 22 [JMzZhM>P80DGm78?P9PE2
l176
L20
V3kX_OK4NG0^me>I5_l5_J3
!s100 PPchY[GT0DoDW306Tj6o33
R10
33
R11
!i10b 1
R20
R21
R22
!i113 1
R15
R16
Ecounter_calculation
R17
R2
R3
R4
R5
R6
R7
R0
Z23 8/home/escou64/Projects/RISC-V-Core-32-bits/CORE/vhd/counter_calculation.vhd
Z24 F/home/escou64/Projects/RISC-V-Core-32-bits/CORE/vhd/counter_calculation.vhd
l0
L9
VM;>bcd7b[Ca>1?F=ZQ0>R1
!s100 1ATz03nI4FeoU0045a<k41
R10
33
Z25 !s110 1513634026
!i10b 1
R20
Z26 !s90 -quiet|-modelsimini|/home/escou64/Projects/RISC-V-Core-32-bits/CORE/vunit_out/modelsim/modelsim.ini|-2008|-work|LIB_CORE|/home/escou64/Projects/RISC-V-Core-32-bits/CORE/vhd/counter_calculation.vhd|
Z27 !s107 /home/escou64/Projects/RISC-V-Core-32-bits/CORE/vhd/counter_calculation.vhd|
!i113 1
R15
R16
Acounter_calculation_arch
R2
R3
R4
R5
R6
R7
DEx4 work 19 counter_calculation 0 22 M;>bcd7b[Ca>1?F=ZQ0>R1
l23
L18
Ve^fhP3f=cMI[KQ`7:@X_K2
!s100 Fh9QbXFel=]DTC?Y`m[CO1
R10
33
R25
!i10b 1
R20
R26
R27
!i113 1
R15
R16
Edecode
Z28 w1513631810
R2
R3
R4
R5
R6
R7
R0
Z29 8/home/escou64/Projects/RISC-V-Core-32-bits/CORE/vhd/decode.vhd
Z30 F/home/escou64/Projects/RISC-V-Core-32-bits/CORE/vhd/decode.vhd
l0
L9
VHFX[[]ac<J_;io]^?F]463
!s100 CS6`DaeeAlQAF1;oRYO3L2
R10
33
R25
!i10b 1
R20
Z31 !s90 -quiet|-modelsimini|/home/escou64/Projects/RISC-V-Core-32-bits/CORE/vunit_out/modelsim/modelsim.ini|-2008|-work|LIB_CORE|/home/escou64/Projects/RISC-V-Core-32-bits/CORE/vhd/decode.vhd|
Z32 !s107 /home/escou64/Projects/RISC-V-Core-32-bits/CORE/vhd/decode.vhd|
!i113 1
R15
R16
Adecode_arch
R2
R3
R4
R5
R6
R7
DEx4 work 6 decode 0 22 HFX[[]ac<J_;io]^?F]463
l49
L33
Vm;e=ehd45[]nKCFbjcFA71
!s100 5eRdP_:Qk?>_Z:4TQ]c7;1
R10
33
R25
!i10b 1
R20
R31
R32
!i113 1
R15
R16
Eexecute
Z33 w1513634184
R2
R3
R4
R5
R6
R7
R0
Z34 8/home/escou64/Projects/RISC-V-Core-32-bits/CORE/vhd/execute.vhd
Z35 F/home/escou64/Projects/RISC-V-Core-32-bits/CORE/vhd/execute.vhd
l0
L9
VfXHii:B`cO>GVC8WGV@ik3
!s100 LfRVFB?faUVBP?9>hW48L1
R10
33
Z36 !s110 1513634191
!i10b 1
Z37 !s108 1513634191.000000
Z38 !s90 -quiet|-modelsimini|/home/escou64/Projects/RISC-V-Core-32-bits/CORE/vunit_out/modelsim/modelsim.ini|-2008|-work|LIB_CORE|/home/escou64/Projects/RISC-V-Core-32-bits/CORE/vhd/execute.vhd|
Z39 !s107 /home/escou64/Projects/RISC-V-Core-32-bits/CORE/vhd/execute.vhd|
!i113 1
R15
R16
Aexecute_arch
R2
R3
R4
R5
R6
R7
Z40 DEx4 work 7 execute 0 22 fXHii:B`cO>GVC8WGV@ik3
l61
L32
V1@<Co>cLJh:FN[DUieaVS2
!s100 7[oKOORPd2e^6cMoZcSXE3
R10
33
R36
!i10b 1
R37
R38
R39
!i113 1
R15
R16
Efetch
Z41 w1513631817
R2
R3
R4
R5
R6
R7
R0
Z42 8/home/escou64/Projects/RISC-V-Core-32-bits/CORE/vhd/fetch.vhd
Z43 F/home/escou64/Projects/RISC-V-Core-32-bits/CORE/vhd/fetch.vhd
l0
L9
VU1jlf_TKXc96`[^?aG^:92
!s100 gWPV>Wj9jmz9RzUN<IRjN2
R10
33
R25
!i10b 1
R20
Z44 !s90 -quiet|-modelsimini|/home/escou64/Projects/RISC-V-Core-32-bits/CORE/vunit_out/modelsim/modelsim.ini|-2008|-work|LIB_CORE|/home/escou64/Projects/RISC-V-Core-32-bits/CORE/vhd/fetch.vhd|
Z45 !s107 /home/escou64/Projects/RISC-V-Core-32-bits/CORE/vhd/fetch.vhd|
!i113 1
R15
R16
Afetch_arch
R2
R3
R4
R5
R6
R7
DEx4 work 5 fetch 0 22 U1jlf_TKXc96`[^?aG^:92
l23
L21
VDVo4bIkG[B1hJc[;859;H1
!s100 jQFEz;XRX[PHcMiaH3?jb2
R10
33
R25
!i10b 1
R20
R44
R45
!i113 1
R15
R16
Ememory_access
Z46 w1513632229
R2
R3
R4
R5
R6
R7
R0
Z47 8/home/escou64/Projects/RISC-V-Core-32-bits/CORE/vhd/memory_access.vhd
Z48 F/home/escou64/Projects/RISC-V-Core-32-bits/CORE/vhd/memory_access.vhd
l0
L9
V3CjXePIemY`e:^KMOz@Z21
!s100 JO5Q<eORFT1lanY`fc:KC3
R10
33
R25
!i10b 1
R20
Z49 !s90 -quiet|-modelsimini|/home/escou64/Projects/RISC-V-Core-32-bits/CORE/vunit_out/modelsim/modelsim.ini|-2008|-work|LIB_CORE|/home/escou64/Projects/RISC-V-Core-32-bits/CORE/vhd/memory_access.vhd|
Z50 !s107 /home/escou64/Projects/RISC-V-Core-32-bits/CORE/vhd/memory_access.vhd|
!i113 1
R15
R16
Amemory_access_arch
R2
R3
R4
R5
R6
R7
DEx4 work 13 memory_access 0 22 3CjXePIemY`e:^KMOz@Z21
l33
L27
VM@je3dQ@cB;fU68>P[6]L0
!s100 :IacVk2>kAP^RM<7_9ZI60
R10
33
R25
!i10b 1
R20
R49
R50
!i113 1
R15
R16
Eregisterfile
Z51 w1512901007
R2
R3
R4
R5
R6
R7
R0
Z52 8/home/escou64/Projects/RISC-V-Core-32-bits/CORE/vhd/registerfile.vhd
Z53 F/home/escou64/Projects/RISC-V-Core-32-bits/CORE/vhd/registerfile.vhd
l0
L9
V1L<hIm:I5OB<l6U62fQ_C0
!s100 PGCH^F?7EWaf6_`TbecFl2
R10
33
R25
!i10b 1
R20
Z54 !s90 -quiet|-modelsimini|/home/escou64/Projects/RISC-V-Core-32-bits/CORE/vunit_out/modelsim/modelsim.ini|-2008|-work|LIB_CORE|/home/escou64/Projects/RISC-V-Core-32-bits/CORE/vhd/registerfile.vhd|
Z55 !s107 /home/escou64/Projects/RISC-V-Core-32-bits/CORE/vhd/registerfile.vhd|
!i113 1
R15
R16
Aregisterfile_arch
R2
R3
R4
R5
R6
R7
DEx4 work 12 registerfile 0 22 1L<hIm:I5OB<l6U62fQ_C0
l24
L20
VaOO`aoh8M5Sb:fdilH5VY3
!s100 k`9TomQ1;7FBO]8hHYznP0
R10
33
R25
!i10b 1
R20
R54
R55
!i113 1
R15
R16
Priscv_core_config
R3
R4
R5
R6
R7
w1513633548
R0
8/home/escou64/Projects/RISC-V-Core-32-bits/CORE/vhd/RISCV_CORE_CONFIG.vhd
F/home/escou64/Projects/RISC-V-Core-32-bits/CORE/vhd/RISCV_CORE_CONFIG.vhd
l0
L6
V5KYai8DRePi`d<Uce]=HX2
!s100 e`i3dJW1hS0QI^[h>DOl=1
R10
33
R25
!i10b 1
R20
!s90 -quiet|-modelsimini|/home/escou64/Projects/RISC-V-Core-32-bits/CORE/vunit_out/modelsim/modelsim.ini|-2008|-work|LIB_CORE|/home/escou64/Projects/RISC-V-Core-32-bits/CORE/vhd/RISCV_CORE_CONFIG.vhd|
!s107 /home/escou64/Projects/RISC-V-Core-32-bits/CORE/vhd/RISCV_CORE_CONFIG.vhd|
!i113 1
R15
R16
Ewriteback
Z56 w1513632075
R2
R3
R4
R5
R6
R7
R0
Z57 8/home/escou64/Projects/RISC-V-Core-32-bits/CORE/vhd/writeback.vhd
Z58 F/home/escou64/Projects/RISC-V-Core-32-bits/CORE/vhd/writeback.vhd
l0
L9
VSl1g8eTgcehHHj[W`9`aY3
!s100 6_?_ZECBDg>M1c5aC`?_F1
R10
33
R25
!i10b 1
R20
Z59 !s90 -quiet|-modelsimini|/home/escou64/Projects/RISC-V-Core-32-bits/CORE/vunit_out/modelsim/modelsim.ini|-2008|-work|LIB_CORE|/home/escou64/Projects/RISC-V-Core-32-bits/CORE/vhd/writeback.vhd|
Z60 !s107 /home/escou64/Projects/RISC-V-Core-32-bits/CORE/vhd/writeback.vhd|
!i113 1
R15
R16
Awriteback_arch
R2
R3
R4
R5
R6
R7
DEx4 work 9 writeback 0 22 Sl1g8eTgcehHHj[W`9`aY3
l25
L22
VVY?`<AZ@M[`T[>`JH455I3
!s100 8g<>n``M_aRBO[;4A<7Q52
R10
33
R25
!i10b 1
R20
R59
R60
!i113 1
R15
R16
