{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1629887106256 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1629887106256 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Aug 25 15:55:06 2021 " "Processing started: Wed Aug 25 15:55:06 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1629887106256 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629887106256 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FullAdderDec -c DUT " "Command: quartus_map --read_settings_files=on --write_settings_files=off FullAdderDec -c DUT" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629887106256 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1629887106545 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1629887106545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/gates.vhdl 9 4 " "Found 9 design units, including 4 entities, in source file db/gates.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Gates " "Found design unit 1: Gates" {  } { { "db/gates.vhdl" "" { Text "C:/Users/risha/OneDrive/Desktop/CS/vhdl/FAusingdec/db/gates.vhdl" 3 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629887113182 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 INVERTER-Equations " "Found design unit 2: INVERTER-Equations" {  } { { "db/gates.vhdl" "" { Text "C:/Users/risha/OneDrive/Desktop/CS/vhdl/FAusingdec/db/gates.vhdl" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629887113182 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 AND_2-Equations " "Found design unit 3: AND_2-Equations" {  } { { "db/gates.vhdl" "" { Text "C:/Users/risha/OneDrive/Desktop/CS/vhdl/FAusingdec/db/gates.vhdl" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629887113182 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 NAND_2-Equations " "Found design unit 4: NAND_2-Equations" {  } { { "db/gates.vhdl" "" { Text "C:/Users/risha/OneDrive/Desktop/CS/vhdl/FAusingdec/db/gates.vhdl" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629887113182 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 OR_2-Equations " "Found design unit 5: OR_2-Equations" {  } { { "db/gates.vhdl" "" { Text "C:/Users/risha/OneDrive/Desktop/CS/vhdl/FAusingdec/db/gates.vhdl" 61 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629887113182 ""} { "Info" "ISGN_ENTITY_NAME" "1 INVERTER " "Found entity 1: INVERTER" {  } { { "db/gates.vhdl" "" { Text "C:/Users/risha/OneDrive/Desktop/CS/vhdl/FAusingdec/db/gates.vhdl" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629887113182 ""} { "Info" "ISGN_ENTITY_NAME" "2 AND_2 " "Found entity 2: AND_2" {  } { { "db/gates.vhdl" "" { Text "C:/Users/risha/OneDrive/Desktop/CS/vhdl/FAusingdec/db/gates.vhdl" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629887113182 ""} { "Info" "ISGN_ENTITY_NAME" "3 NAND_2 " "Found entity 3: NAND_2" {  } { { "db/gates.vhdl" "" { Text "C:/Users/risha/OneDrive/Desktop/CS/vhdl/FAusingdec/db/gates.vhdl" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629887113182 ""} { "Info" "ISGN_ENTITY_NAME" "4 OR_2 " "Found entity 4: OR_2" {  } { { "db/gates.vhdl" "" { Text "C:/Users/risha/OneDrive/Desktop/CS/vhdl/FAusingdec/db/gates.vhdl" 57 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629887113182 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629887113182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/testbench.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file db/testbench.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Testbench-Behave " "Found design unit 1: Testbench-Behave" {  } { { "db/Testbench.vhdl" "" { Text "C:/Users/risha/OneDrive/Desktop/CS/vhdl/FAusingdec/db/Testbench.vhdl" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629887113182 ""} { "Info" "ISGN_ENTITY_NAME" "1 Testbench " "Found entity 1: Testbench" {  } { { "db/Testbench.vhdl" "" { Text "C:/Users/risha/OneDrive/Desktop/CS/vhdl/FAusingdec/db/Testbench.vhdl" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629887113182 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629887113182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dec2x4.vhdl 3 1 " "Found 3 design units, including 1 entities, in source file db/dec2x4.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Dec2x4 " "Found design unit 1: Dec2x4" {  } { { "db/dec2x4.vhdl" "" { Text "C:/Users/risha/OneDrive/Desktop/CS/vhdl/FAusingdec/db/dec2x4.vhdl" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629887113182 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 Decoder2x4-struct " "Found design unit 2: Decoder2x4-struct" {  } { { "db/dec2x4.vhdl" "" { Text "C:/Users/risha/OneDrive/Desktop/CS/vhdl/FAusingdec/db/dec2x4.vhdl" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629887113182 ""} { "Info" "ISGN_ENTITY_NAME" "1 Decoder2x4 " "Found entity 1: Decoder2x4" {  } { { "db/dec2x4.vhdl" "" { Text "C:/Users/risha/OneDrive/Desktop/CS/vhdl/FAusingdec/db/dec2x4.vhdl" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629887113182 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629887113182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dec3x8.vhdl 3 1 " "Found 3 design units, including 1 entities, in source file db/dec3x8.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Dec3x8 " "Found design unit 1: Dec3x8" {  } { { "db/dec3x8.vhdl" "" { Text "C:/Users/risha/OneDrive/Desktop/CS/vhdl/FAusingdec/db/dec3x8.vhdl" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629887113182 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 Decoder3x8-Beh " "Found design unit 2: Decoder3x8-Beh" {  } { { "db/dec3x8.vhdl" "" { Text "C:/Users/risha/OneDrive/Desktop/CS/vhdl/FAusingdec/db/dec3x8.vhdl" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629887113182 ""} { "Info" "ISGN_ENTITY_NAME" "1 Decoder3x8 " "Found entity 1: Decoder3x8" {  } { { "db/dec3x8.vhdl" "" { Text "C:/Users/risha/OneDrive/Desktop/CS/vhdl/FAusingdec/db/dec3x8.vhdl" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629887113182 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629887113182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/fadec.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file db/fadec.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FullAdder-Beh " "Found design unit 1: FullAdder-Beh" {  } { { "db/FAdec.vhdl" "" { Text "C:/Users/risha/OneDrive/Desktop/CS/vhdl/FAusingdec/db/FAdec.vhdl" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629887113198 ""} { "Info" "ISGN_ENTITY_NAME" "1 FullAdder " "Found entity 1: FullAdder" {  } { { "db/FAdec.vhdl" "" { Text "C:/Users/risha/OneDrive/Desktop/CS/vhdl/FAusingdec/db/FAdec.vhdl" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629887113198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629887113198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dut.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file db/dut.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DUT-DutWrap " "Found design unit 1: DUT-DutWrap" {  } { { "db/DUT.vhdl" "" { Text "C:/Users/risha/OneDrive/Desktop/CS/vhdl/FAusingdec/db/DUT.vhdl" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629887113198 ""} { "Info" "ISGN_ENTITY_NAME" "1 DUT " "Found entity 1: DUT" {  } { { "db/DUT.vhdl" "" { Text "C:/Users/risha/OneDrive/Desktop/CS/vhdl/FAusingdec/db/DUT.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629887113198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629887113198 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DUT " "Elaborating entity \"DUT\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1629887113214 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FullAdder FullAdder:add_instance " "Elaborating entity \"FullAdder\" for hierarchy \"FullAdder:add_instance\"" {  } { { "db/DUT.vhdl" "add_instance" { Text "C:/Users/risha/OneDrive/Desktop/CS/vhdl/FAusingdec/db/DUT.vhdl" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629887113214 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "y0 FAdec.vhdl(14) " "Verilog HDL or VHDL warning at FAdec.vhdl(14): object \"y0\" assigned a value but never read" {  } { { "db/FAdec.vhdl" "" { Text "C:/Users/risha/OneDrive/Desktop/CS/vhdl/FAusingdec/db/FAdec.vhdl" 14 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1629887113214 "|DUT|FullAdder:add_instance"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decoder3x8 FullAdder:add_instance\|Decoder3x8:dec3x8 " "Elaborating entity \"Decoder3x8\" for hierarchy \"FullAdder:add_instance\|Decoder3x8:dec3x8\"" {  } { { "db/FAdec.vhdl" "dec3x8" { Text "C:/Users/risha/OneDrive/Desktop/CS/vhdl/FAusingdec/db/FAdec.vhdl" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629887113214 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decoder2x4 FullAdder:add_instance\|Decoder3x8:dec3x8\|Decoder2x4:dn1 " "Elaborating entity \"Decoder2x4\" for hierarchy \"FullAdder:add_instance\|Decoder3x8:dec3x8\|Decoder2x4:dn1\"" {  } { { "db/dec3x8.vhdl" "dn1" { Text "C:/Users/risha/OneDrive/Desktop/CS/vhdl/FAusingdec/db/dec3x8.vhdl" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629887113214 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "INVERTER FullAdder:add_instance\|Decoder3x8:dec3x8\|Decoder2x4:dn1\|INVERTER:not1 " "Elaborating entity \"INVERTER\" for hierarchy \"FullAdder:add_instance\|Decoder3x8:dec3x8\|Decoder2x4:dn1\|INVERTER:not1\"" {  } { { "db/dec2x4.vhdl" "not1" { Text "C:/Users/risha/OneDrive/Desktop/CS/vhdl/FAusingdec/db/dec2x4.vhdl" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629887113214 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AND_2 FullAdder:add_instance\|Decoder3x8:dec3x8\|Decoder2x4:dn1\|AND_2:and1 " "Elaborating entity \"AND_2\" for hierarchy \"FullAdder:add_instance\|Decoder3x8:dec3x8\|Decoder2x4:dn1\|AND_2:and1\"" {  } { { "db/dec2x4.vhdl" "and1" { Text "C:/Users/risha/OneDrive/Desktop/CS/vhdl/FAusingdec/db/dec2x4.vhdl" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629887113214 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OR_2 FullAdder:add_instance\|OR_2:or1 " "Elaborating entity \"OR_2\" for hierarchy \"FullAdder:add_instance\|OR_2:or1\"" {  } { { "db/FAdec.vhdl" "or1" { Text "C:/Users/risha/OneDrive/Desktop/CS/vhdl/FAusingdec/db/FAdec.vhdl" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629887113229 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "8 " "Implemented 8 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1629887113452 ""} { "Info" "ICUT_CUT_TM_OPINS" "2 " "Implemented 2 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1629887113452 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2 " "Implemented 2 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1629887113452 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1629887113452 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4751 " "Peak virtual memory: 4751 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1629887113483 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Aug 25 15:55:13 2021 " "Processing ended: Wed Aug 25 15:55:13 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1629887113483 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1629887113483 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1629887113483 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1629887113483 ""}
