================================================================================ 
Commit: e9411cdb2a059b5e9c9d2addb4f059cb40876e62 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 9 09:11:46 2019 -0700 
-------------------------------------------------------------------------------- 
Revised BIOS-level patch flow for Elixir Springs

Original commit date: Fri Jun 28 00:36:31 2019 -0700
Change-Id: I3273161417ca2a98a24b860d7b9d6cc54e842052
Original commit hash: 7140ed0528a9cd6c4646992ecb9c68e8d51928c6

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/Include/CpuPowerMgmt.h
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuInitLib/ElixirSprings.c

================================================================================ 
Commit: b8ddfbaa5e1d57b457decd8f8e6d27854e728765 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 9 09:11:45 2019 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Fri Jun 28 21:59:29 2019 +0000
Original commit date: Fri Jun 28 21:59:29 2019 +0000
Original commit hash: 6766cc5bc914b399c85749cdecd2550a93d8612d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: c7da93021c885eaf8da28ac9ff004c974cc495e1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 9 09:11:44 2019 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/MemoryInit/Tgl: [TGL][MRC] LP4 Gear1 fails in unmatched MRC

Enable LP4 Gear1 in Unmatched Rx

Hsd-es-id: 2207749834
Original commit date: Tue Jun 11 14:08:20 2019 -0700
Change-Id: I8e82998c43af33615a4076966f05f75ccf24abd7
Original commit hash: fd2e86e20d663b602675948d37b03b4627473dfb

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c

================================================================================ 
Commit: 6849db6e57cf7b58bf5c350f5d143a1c9ae975d3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 9 09:11:43 2019 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/MemoryInit/Tgl: LPDDR4 4267 hangs during ECT and after WVC2D

Issue:
  ECT fails to find a passing eye and WTC2D places the system in a bad state.

Root Cause:
  For ECT, IoReset was not called after shifting PI's causing the HW to be out of sync.
  WTC2D was due to the code resetting the TxDqsPerBit setting as it wasn't properly gated by the input parameter: ResetPerBit.

Change:
  Added IoReset before ShortRunCADB in ECT 1D functions.
  Moved TxDqsBitDelay underneath the ResetPerBit check.  Moved this check out of the for-loop and used GetSet Multicast to write to cache and then flush afterwards.
  TxDqsBitDelay will only get reset if the Param is WrT.

Hsd-es-id: 2207903945
Original commit date: Thu Jun 27 14:47:46 2019 -0700
Change-Id: I60c4fb4cf23dde6751f16b34f39ee68d8f9872fe
Original commit hash: 5c5bdc7415d1deb58dfca2ccab04a0254f6e6724

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c

================================================================================ 
Commit: 204a161107860699df6ea34eb78809c0dc8b1615 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 9 09:11:40 2019 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: [TGP][PCIe] CWBE (cwbctl.cwbe) bit not set to default value by BIOS

Set CWBE (cwbctl.cwbe) to 1 by default

Hsd-es-id: 1409542732
Original commit date: Wed Jun 26 15:41:42 2019 -0700
Change-Id: I64c00cab817b41cdcecb42eb8007e90c8d445ea3
Original commit hash: ac4cdd0f330f5ae80c667472f53bed8450424c09

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/PchDmi/PchDmiConfig.h
ClientOneSiliconPkg/IpBlock/PchDmi/LibraryPrivate/PeiPchDmiPolicyLib/PeiPchDmiPolicyLib.c
TigerLakeFspPkg/Upd/FspsUpd.dsc

================================================================================ 
Commit: 45b8ecca015fb2772dae69f3a1bea472ab2a59a5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 9 09:11:39 2019 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/MemoryInit:[TGL][MRC] Incorrect calculation of NBiasload in ddrioint

This bug has been field by the DV team and upon cross checking the calculation, the bug is identified to be real.
Changed the calculation of NBiasload in ddrioint.

Hsd-es-id: <2207495904>
Original commit date: Thu Jun 27 13:18:47 2019 -0700
Change-Id: Ifba6cf42a03e93e1776c0311b14d2e0136fc54a7
Original commit hash: 5e06d23e3719237db100d8f1369693d8e34ef717

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: 826d351edd438b9305b8704436b595215ad54e88 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 9 09:11:38 2019 -0700 
-------------------------------------------------------------------------------- 
[TGL] Power On Exit BIOS knob change request

Set knobs to allow default Package C10 entry,

Hsd-es-id: 2207879019

Original commit date: Wed Jun 26 11:54:55 2019 -0700
Change-Id: Ib3f0814ad95e0ed4e0ceaa84ec925f392171ccb4
Original commit hash: c8ffebeacb4cdff7db67a9319630a49b3f01ff0f

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/TigerLakeUBoards/Include/TigerLakeUBoardConfigPatchTable.h
TigerLakeFspPkg/Upd/FspsUpd.dsc
TigerLakePlatSamplePkg/Setup/AcpiSetup.hfr
TigerLakePlatSamplePkg/Setup/PchSetup.hfr
TigerLakePlatSamplePkg/Setup/SaSetup.hfr

================================================================================ 
Commit: 85c5dac4f70ef04a609f13927a5193e5bbef3ce3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 9 09:11:36 2019 -0700 
-------------------------------------------------------------------------------- 
[TGL] Move the RPPO-CNL-0052 to retired

Hsd-es-id: 1507230302
Original commit date: Fri Jun 28 14:28:03 2019 +0800
Change-Id: I43aa74e702b96b83a0c6097f9d33b91154d396a4
Original commit hash: 4b41ee8a70a00e73bd5afbeb21d1b0eece8e3838

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/Override/DoxygenRpOverride.md

================================================================================ 
Commit: 7f5e842f588b5d37c481226a5cc2883e2111b2e1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 9 09:11:35 2019 -0700 
-------------------------------------------------------------------------------- 
Tigerlake ACPI: Fix on Timed GPIO enabling

1. Change embedded flag type from boolean to UINT8 as .asl does not support boolean type.
2.  minor fix on implementation of enable/disable checking in TGPIO.asl - check nvs to hide/unhide device

Hsd-es-id:  1506663347
Original commit date: Mon Jun 24 13:59:59 2019 +0800
Change-Id: Ie9e3ec66a54430975b6e394f04a03ea5d751a695
Original commit hash: d46ae1e721425567046739bf350acd5012bc6252

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/Library/PeiCpuPolicyLib/CpuPrintPolicy.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/Library/PeiDxeSmmCpuPcieInfoLib/CpuPcieInfoLibTgl.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPciePolicyLib/PeiCpuPciePolicyLib.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLib.c
ClientOneSiliconPkg/IpBlock/Fusa/LibraryPrivate/PeiFusaLib/PeiFusaLib.c
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioNativePrivateLibVer2.c
ClientOneSiliconPkg/IpBlock/Itss/LibraryPrivate/PeiItssLib/PchDevIntInfoVer2Lp.c
ClientOneSiliconPkg/IpBlock/Itss/LibraryPrivate/PeiItssPolicyLib/PeiItssPolicyLibVer2.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/Library/PeiMemPolicyLib/PeiMemPolicyLib.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/Library/PeiMemPolicyLib/PeiMemPolicyLib.c
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PeiPmcPrivateLibVer2.c
ClientOneSiliconPkg/IpBlock/Psf/LibraryPrivate/PeiPsfLib/PeiPsfLib.c
ClientOneSiliconPkg/Pch/AcpiTables/Dsdt/Pch.asl
ClientOneSiliconPkg/Pch/AcpiTables/Dsdt/TimedGpio.asl
ClientOneSiliconPkg/Pch/Library/PeiDxeSmmPchInfoLib/PchInfoLibTgl.c
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PchHobs.c
ClientOneSiliconPkg/Pch/PchInit/Dxe/PchAcpi.c
ClientOneSiliconPkg/Product/RocketLake/RocketLakeSiliconPkg.dsc
ClientOneSiliconPkg/Product/RocketLake/SiPkgPeiLib.dsc
ClientOneSiliconPkg/Product/TigerLake/SiPkgPeiLib.dsc
ClientOneSiliconPkg/Product/TigerLake/TigerLakeSiliconPkg.dsc
ClientOneSiliconPkg/SiPkg.dec.template
ClientOneSiliconPkg/SystemAgent/Library/PeiSaPolicyLib/SaPrintPolicy.c
ClientOneSiliconPkg/SystemAgent/LibraryPrivate/PeiSaInitLib/SaInitPreMem.c
TigerLakeBoardPkg/Acpi/AcpiTables/AcpiTables.inf
TigerLakeBoardPkg/BoardPkg.dsc
TigerLakeBoardPkg/BoardPkg.fdf
TigerLakeBoardPkg/BoardPkgConfig.dsc
TigerLakeBoardPkg/BoardPkgConfigDefault.dsc
TigerLakeBoardPkg/BuildIafw.sh
TigerLakeBoardPkg/Library/SiliconInitLib/SiliconInitPreMem.c
TigerLakeBoardPkg/prep.bat
TigerLakeFspPkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdate.c
TigerLakeFspPkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c
TigerLakeFspPkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdate.c
TigerLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSaPolicyUpdatePreMem.c
TigerLakeFspPkg/TigerLakeFspPkg.dsc
TigerLakeFspPkg/TigerLakeFspPkgConfig.dsc
TigerLakeFspPkg/Upd/FspmUpd.dsc
TigerLakeFspPkg/Upd/FspsUpd.dsc
TigerLakeOpenBoardPkg/Library/SiliconInitLib/SiliconInitPreMem.c
TigerLakePlatSamplePkg/Features/Amt/AsfTable/AsfTable.c
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdate.c
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdate.c
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c
TigerLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedSmm/PlatformInitAdvancedSmm.c
TigerLakePlatSamplePkg/Setup/Advanced.vfr
TigerLakePlatSamplePkg/Setup/PchSetup.hfr
TigerLakePlatSamplePkg/Setup/PchUfsSingleController.hfr
TigerLakePlatSamplePkg/Setup/SaPcieSetupSinglePort.hfr

================================================================================ 
Commit: 5abbbc4b6ae75edbb3a539934357ac910f7f52dd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 9 09:11:32 2019 -0700 
-------------------------------------------------------------------------------- 
PSFx BIOS configuration programming

Commented code should be checked and comments removed after psf requirement implementation and verification
Functions PsfDisablePcieRootPort and PsfDisableSataDevice verify, update and enable.

Hsd-es-id: 1807748605
Hsd-es-id: 1807748607

Original commit date: Tue Jun 18 12:29:18 2019 +0200
Change-Id: I713cb4fa7eaad2524709b2afeb0ee3adfdf98882
Original commit hash: 11d0ce31716253308b91a080415cae49fb7caf19

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Psf/IncludePrivate/Register/PsfRegsVer3.h
ClientOneSiliconPkg/IpBlock/Psf/LibraryPrivate/PsfLib/PsfLibInternal.h
ClientOneSiliconPkg/IpBlock/Psf/LibraryPrivate/PsfLib/PsfLibVer3.c
ClientOneSiliconPkg/Pch/Include/Register/PchRegsPsf.h

================================================================================ 
Commit: 677f221555fb1a40b3647bacb256528e39e4aecf 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 9 09:11:28 2019 -0700 
-------------------------------------------------------------------------------- 
The Segment SSDT table should be moved to TCSS IpBlock since only ITBT PCIe RP support extra segment

Hsd-es-id: 1607384776
Original commit date: Wed Jun 26 13:24:06 2019 +0800
Change-Id: Iaf81de7a8936677ae85d6a15bd10279ede814935
Original commit hash: 552b398c31be07fb69b005a8dc6f6695363d7f2e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Tcss/AcpiTables/SegSsdt/ExtraHostBus.asl
ClientOneSiliconPkg/IpBlock/Tcss/AcpiTables/SegSsdt/SegSsdt.asl
ClientOneSiliconPkg/IpBlock/Tcss/AcpiTables/SegSsdt/SegSsdt.inf
ClientOneSiliconPkg/Product/RocketLake/SiPkgDxe.dsc
ClientOneSiliconPkg/Product/TigerLake/SiPkgDxe.dsc
TigerLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: beec3361706fc56fa8c18ee2f1ab22e92e67a7a1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 9 09:11:27 2019 -0700 
-------------------------------------------------------------------------------- 
[EGS-FW_EVAL][SPR]PCH Revision displayed  "EBG PCH A0-Undefined SKU" under System Information page with 010.D16 BIOS.

Updated Lpc DID to follow documentation

Hsd-es-id: 1807924040
Original commit date: Tue Jun 25 22:24:47 2019 +0200
Change-Id: Ib7fc6685b2cea24897f5b490a0becdf27976c122
Original commit hash: 41dfaa3785be03203f67e19316127f49cadba07b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Pch/Include/Register/PchRegsLpcEbg.h
ClientOneSiliconPkg/Pch/Library/PeiDxeSmmPchInfoLib/PchInfoLibEbg.c

================================================================================ 
Commit: 69771d912a540be907b515cbd4ea6b49e67d3b85 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 9 09:11:26 2019 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC CI

Fri Jun 28 01:26:58 2019 -0700
Original commit date: Fri Jun 28 01:26:58 2019 -0700
Original commit hash: a34771c866ac7c347a7a55876154dfa3fd8473ef

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: e9ebafba135826f8c0e370828d4a218058d31e9c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 9 09:11:25 2019 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/IpBlock/FiaVer3: Updated SATA FIA lane detection for EBG

Updated function PchFiaGetSataLaneNum () to properly detect lanes assigned for SATA for EBG PCH (C1S Ver3)

Hsd-es-id: 1807930398
Original commit date: Wed Jun 26 10:20:31 2019 +0200
Change-Id: I834ddc7aa1b92c36a5b4e5b30b86b75f488eaaae
Original commit hash: 0d4fa4062952c289cee89218784bbdbeafb92309

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Fia/LibraryPrivate/PeiPchFiaLib/PchFiaLibVer3.c

================================================================================ 
Commit: fbf19e9ca9f47635d7843eeaf6a5e5c1288e0079 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 9 09:11:23 2019 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update CI Increment BIOS Major Version () and reset Minor Version to 0

Fri Jun 28 00:07:53 2019 -0700
Original commit date: Fri Jun 28 00:07:53 2019 -0700
Original commit hash: 88f22ca0bbfd1f71d95a6dc570563fea0387ea27

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: cff24343df0affcf196c26bcd2b48f39e79fec42 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 9 09:11:20 2019 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Fri Jun 28 03:43:23 2019 +0000
Original commit date: Fri Jun 28 03:43:23 2019 +0000
Original commit hash: 630f8cc327ff29cd0f9fd4c281e734e2cf835caf

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: c88b83d25f549e4ec4e9935421ec96bc6afedf3f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 9 09:11:18 2019 -0700 
-------------------------------------------------------------------------------- 
RebaseAndPatchFspBinBaseAddress.py Override Should Be Removed

Remove below FSP scripts from Intel master platforms:
  \Intel\*PlatSamplePkg\Tools\Fsp

Update bld.bat to use below instead:
  \Edk2Platforms\Platform\Intel\MinPlatformPkg\Tools\Fsp

Remove below files from each platform folder as they should not be needed:
pad.bin
pad_4.bin
PatchFspBinFvsBaseAddress.py

Hsd-es-id: 2207540882
Original commit date: Wed Jun 26 16:19:02 2019 +0800
Change-Id: If090d541d7ee358b7985eef274bc9184a38f5486
Original commit hash: fc39a9b1aa3ae2566e6a0c450da55d8a4082f559

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/Tools/Fsp/RebaseAndPatchFspBinBaseAddress.py
TigerLakePlatSamplePkg/Tools/Fsp/PatchFspBinFvsBaseAddress.py
TigerLakePlatSamplePkg/Tools/Fsp/RebaseAndPatchFspBinBaseAddress.py
TigerLakePlatSamplePkg/Tools/Fsp/pad.bin
TigerLakePlatSamplePkg/Tools/Fsp/pad_4.bin

================================================================================ 
Commit: aadc6e32e9dc483672dd26ea01cec481b7f6b3e5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 9 09:11:17 2019 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/MemoryInit/Tgl: Comp Vref Dn calculation changes meant to unsaturate comps result in unstable CCC bus

Issue:
  Implementing correct calculation for Rcomp Down on CCC resolves comp code railing but leads to system instability.

Change:
  Go back to original code for CCC as a W/A until root cause is determined.

Hsd-es-id: 2207885862
Original commit date: Wed Jun 26 12:10:11 2019 -0700
Change-Id: Id65de9f873fd6fdf1b545de8a8d94d0ac695e73e
Original commit hash: be26d69893163251aa1277f0023800271e874366

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c

================================================================================ 
Commit: 6f1dc0554e8d7df22dc31c0cf42e2803e0c7649b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 9 09:11:16 2019 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Fri Jun 28 01:58:44 2019 +0000
Original commit date: Fri Jun 28 01:58:44 2019 +0000
Original commit hash: 415e8ae037953cc51894e90c267a6b8112954442

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 2470ad7504154e3708d179678ae537a75a7e70e9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 9 09:11:14 2019 -0700 
-------------------------------------------------------------------------------- 
BT-7594: Abort remote LL operations on controller error

If the host initiates a remote LL control procedure (connection,
disconnection, parameter update, etc), and the controller becomes
unresponsive (due to RFKILL, FW crash, etc) before there is a response
from the remote device, the stack would wait for a long time for the
remote ooperation to time out, resulting in a system freeze. This
change aborts the remote LL operation immediately on detecting that the
controller interface is down, which triggers the graceful cleanup
process and prevents a system hang.

Hsd-es-id: none
Original commit date: Wed Jun 19 19:19:53 2019 +0530
Change-Id: I26061945737129b1752c0def42a62c3f25e44f12
Original commit hash: bcf12bd8601d903fa644f48ec7a02a7e896c560e

-------------------------------------------------------------------------------- 
[Changed Files]
BluetoothPkg/BluetoothBusDxe/iLE/core/inc/gap.h
BluetoothPkg/BluetoothBusDxe/iLE/core/src/gap.c
BluetoothPkg/BluetoothBusDxe/iLE/core/src/hci.c

================================================================================ 
Commit: e5dd5bff33e1167c3fdbaddd265d852d70c43506 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 9 09:11:11 2019 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/MemoryInit/Tgl: [TGL][MRC]TargetNUI and OffsetNUI for Unmatched Receiver can get incorrect values to garbage value in register

Fix by clearing out related register fields in RcompData1 registers
Adding setup option NewFeatureEnable1 and NewFeatureEnable2 that is tied to clearing these fields (Default setting is disabled)
MRC will still read related fields and output info with this disabled

Hsd-es-id: 2207793063
Original commit date: Wed Jun 19 09:59:33 2019 -0700
Change-Id: Ie5a73fc4ef92ce626dd568612ca43030298eb136
Original commit hash: 9827ac06c355ec61d161ec02180032ce05935889

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/Memory/Ver2/MemoryConfig.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
TigerLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSaPolicyUpdatePreMem.c
TigerLakeFspPkg/Upd/FspmUpd.dsc
TigerLakePlatSamplePkg/Include/SetupVariable.h
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c
TigerLakePlatSamplePkg/Setup/SaSetup.hfr
TigerLakePlatSamplePkg/Setup/SaSetup.uni
TigerLakePlatSamplePkg/Setup/UqiList.uni

================================================================================ 
Commit: b40b5c9f2a4266f2cc26cf3d7694b82188018359 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 9 09:11:06 2019 -0700 
-------------------------------------------------------------------------------- 
Bootable RocketLake

-Adding PcdMrcIceLake, PcdMrcTigerLake, and PcdCometLake1 (TigerLake Z0).
-Adding IsRklCpu()
-Disabled BiosGuard

Hsd-es-id: N/A
Original commit date: Mon Jun 3 10:32:23 2019 -0700
Change-Id: I4b3128aa49f30e1a7ec13fa9fefbaaa8ac4db8de
Original commit hash: 28f905b15a0e82d90f5716baa9d644b57e33059f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/Include/Library/CpuPlatformLib.h
ClientOneSiliconPkg/Cpu/Library/PeiDxeSmmCpuPlatformLib/CpuPlatformLibrary.c
ClientOneSiliconPkg/Fru/RklCpu/PeiLib.dsc
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/LibraryPrivate/PeiMemoryInitLib/PeiMemoryInitLibFspRkl.inf
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/LibraryPrivate/PeiMemoryInitLib/PeiMemoryInitLibRkl.inf
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/MiniBios/Common/CpuRegs.h
ClientOneSiliconPkg/Product/RocketLake/SiPkgPeiLib.dsc
ClientOneSiliconPkg/SiPkg.dec.template

================================================================================ 
Commit: eb3c51525fb79122ed335125df9cb56471bbeecf 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 9 09:11:00 2019 -0700 
-------------------------------------------------------------------------------- 
BIOS shall configure the IOSF Primary to Sideband bridge with sideband network

The requirement was checked for convergence after ebg merge to tgl codebase. The following changes were introduced:
- PIDs in Ebg PchPcrRegs.h were updated
- P2sbRemovePsfAccess function was updated to support difference between client and server endpoint masked devices list
- P2sbConfigure power management programming flow was modified for Ebg, created subroutine to support different silicon versions
- P2sbLock function is called in SiInitOnEndOfPei to  be client convergent

Hsd-es-id: 1807754121

Original commit date: Fri May 24 09:57:16 2019 +0200
Change-Id: If064cac006100fb14968ea5325dfdd45aa327fe0
Original commit hash: bfa06f98f23e917dd42b4962555f2278c93c6c20

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/TglPch/PeiLib.dsc
ClientOneSiliconPkg/Fru/TglPchEmbedded/PeiLib.dsc
ClientOneSiliconPkg/IpBlock/P2sb/IncludePrivate/Register/P2sbRegs.h
ClientOneSiliconPkg/IpBlock/P2sb/LibraryPrivate/PeiP2sbPrivateLib/PeiP2sbPrivateLib.c
ClientOneSiliconPkg/IpBlock/P2sb/LibraryPrivate/PeiP2sbPrivateLib/PeiP2sbPrivateLibInternal.h
ClientOneSiliconPkg/IpBlock/P2sb/LibraryPrivate/PeiP2sbPrivateLib/PeiP2sbPrivateLibVer1.c
ClientOneSiliconPkg/IpBlock/P2sb/LibraryPrivate/PeiP2sbPrivateLib/PeiP2sbPrivateLibVer1.inf
ClientOneSiliconPkg/IpBlock/P2sb/LibraryPrivate/PeiP2sbPrivateLib/PeiP2sbPrivateLibVer3.c
ClientOneSiliconPkg/IpBlock/P2sb/LibraryPrivate/PeiP2sbPrivateLib/PeiP2sbPrivateLibVer3.inf
TigerLakeFspPkg/TigerLakeFspPkg.dsc

================================================================================ 
Commit: 738e08ce0b0ca7e5abb4e621013f99e2aad74fdb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 9 09:10:56 2019 -0700 
-------------------------------------------------------------------------------- 
Bluetooth: iLE stack Cleanup

Handling Proper Stack Cleanup In case of Device Error or
RF-KIll

Hsd-es-id: none
Original commit date: Mon Apr 22 18:28:17 2019 +0530
Change-Id: Ib113ea2df5fcbd46c940d997d4c94120a60a6862
Original commit hash: da575551b6d20abdf0b9b218b7cee1daf790fbba

-------------------------------------------------------------------------------- 
[Changed Files]
BluetoothPkg/BluetoothBusDxe/iLE/core/inc/hci_host.h
BluetoothPkg/BluetoothBusDxe/iLE/core/inc/smp.h
BluetoothPkg/BluetoothBusDxe/iLE/core/src/gap.c
BluetoothPkg/BluetoothBusDxe/iLE/core/src/hci.c
BluetoothPkg/BluetoothBusDxe/iLE/core/src/smp.c
BluetoothPkg/BluetoothBusDxe/iLE/ifc/inc/device_struct.h
BluetoothPkg/BluetoothBusDxe/iLE/ifc/src/interface.c
BluetoothPkg/BluetoothBusDxe/iLE/mgr/inc/profile_mgr.h
BluetoothPkg/BluetoothBusDxe/iLE/mgr/src/device_mgr.c
BluetoothPkg/BluetoothBusDxe/iLE/mgr/src/profile_mgr.c
BluetoothPkg/BluetoothBusDxe/iLE/mgr/src/smp_mgr.c

================================================================================ 
Commit: 83c55b94b1ad7c2bc89bb95da59395a408f1fb03 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 9 09:10:55 2019 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update CI Increment BIOS Major Version () and reset Minor Version to 0

Thu Jun 27 00:08:07 2019 -0700
Original commit date: Thu Jun 27 00:08:07 2019 -0700
Original commit hash: 282981b27cedacb1f968d7119a80e02207cc6b70

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 23ca7099e62d50d117a37ab8cc20abde552907e0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 9 09:10:54 2019 -0700 
-------------------------------------------------------------------------------- 
FSP_*_TEST_CONFIG should be merged to FSP_*_CONFIG

Merge FSP_*_TEST_CONFIG sub-structure into FSP_*_CONFIG structure and remove duplicate items

Hsd-es-id: 1507281220
Original commit date: Mon Jun 24 16:59:50 2019 +0800
Change-Id: I39878cf4c76d7511a176c7a919e19f7063af92ce
Original commit hash: 2549c08310452251e7ee0fa30fb91e3ee6ea7ea0

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdate.c
TigerLakeFspPkg/Library/PeiPolicyUpdateLib/PeiMePolicyUpdate.c
TigerLakeFspPkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c
TigerLakeFspPkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdate.c
TigerLakeFspPkg/Library/PeiPolicyUpdateLib/PeiSecurityPolicyUpdate.c
TigerLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiMePolicyUpdatePreMem.c
TigerLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiPchPolicyUpdatePreMem.c
TigerLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSaPolicyUpdatePreMem.c
TigerLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSecurityPolicyUpdatePreMem.c
TigerLakeFspPkg/Upd/FspmUpd.dsc
TigerLakeFspPkg/Upd/FspsUpd.dsc
TigerLakeFspPkg/Upd/FsptUpd.dsc
TigerLakePlatSamplePkg/Library/PeiPolicyBoardConfigLib/PeiCpuPolicyBoardConfig.c
TigerLakePlatSamplePkg/Library/PeiPolicyBoardConfigLib/PeiCpuPolicyBoardConfigPreMem.c
TigerLakePlatSamplePkg/Library/PeiPolicyDebugLib/PeiCpuPolicyDebugLib.c
TigerLakePlatSamplePkg/Library/PeiPolicyDebugLib/PeiPchPolicyDebugLib.c
TigerLakePlatSamplePkg/Library/PeiPolicyDebugLib/PeiPchPolicyDebugPreMemLib.c
TigerLakePlatSamplePkg/Library/PeiPolicyDebugLib/PeiSaPolicyDebugLib.c
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdate.c
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiMePolicyUpdate.c
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiMePolicyUpdatePreMem.c
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdatePreMem.c
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdate.c
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c

================================================================================ 
Commit: 38685b252770377c566e67d4f43240345e1cfb9e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 9 09:10:52 2019 -0700 
-------------------------------------------------------------------------------- 
[TGL] Enable Telemetry MSE for SRAM updateing by IOM.

Hsd-es-id: 2207615631
Original commit date: Thu Jun 13 10:37:18 2019 +0800
Change-Id: I7c16bfc05cb509be03d7924c657937b095748ddf
Original commit hash: 94bf2fe7fb6d9704a5a619f1c6fdc07a36004d27

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Telemetry/IncludePrivate/Library/TelemetryPrivateLib.h
ClientOneSiliconPkg/IpBlock/Telemetry/LibraryPrivate/PeiDxeTelemetryPrivateLib/PeiDxeTelemetryPrivateLib.c
ClientOneSiliconPkg/IpBlock/Telemetry/LibraryPrivate/PeiDxeTelemetryPrivateLibNull/PeiDxeTelemetryPrivateLibNull.c
ClientOneSiliconPkg/SystemAgent/SaInit/Dxe/SaInitDxe.c
ClientOneSiliconPkg/SystemAgent/SaInit/Dxe/SaInitDxe.inf
ClientOneSiliconPkg/SystemAgent/SaInit/Dxe/SaInitDxeJsp.inf
ClientOneSiliconPkg/SystemAgent/SaInit/Dxe/SaInitFsp.c
ClientOneSiliconPkg/SystemAgent/SaInit/Dxe/SaInitFsp.inf

================================================================================ 
Commit: c38ab5e94c6747612ea132743bfdf12550efa496 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 9 09:10:50 2019 -0700 
-------------------------------------------------------------------------------- 
Klocwork Error: Fixed the KW critical

KW Critical are fixed in uefi_app

Hsd-es-id: none
Original commit date: Mon Apr 15 16:05:45 2019 +0530
Change-Id: I1cf39ce7cececfda6a05a1d0e5de80577474c19c
Original commit hash: 4be631193efee11ffbbaf1730144a8bdc5c48571

-------------------------------------------------------------------------------- 
[Changed Files]
BluetoothPkg/BluetoothBusDxe/iLE/apps/src/uefi_app.c

================================================================================ 
Commit: 800c58523a9397e0548288338e066ecf49b55bcb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 9 09:10:46 2019 -0700 
-------------------------------------------------------------------------------- 
[TGL A0] Integrate TGL Ax Patch 0x1A

Update TGL Ax with Patch 0x1A

Hsd-es-id: https
Original commit date: Wed Jun 26 13:56:31 2019 -0700
Change-Id: I2c5c1cacc0c9206b70684257e87eb1a5d79afe38
Original commit hash: f6bb4f88011f457e4081115ffb7f71ff520a5cd7

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: 0fa0a426f38c31186893fbdc949e6aa4c5b8873a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 9 09:10:42 2019 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Wed Jun 26 18:45:11 2019 +0000
Original commit date: Wed Jun 26 18:45:11 2019 +0000
Original commit hash: 145b6fc2a63ce94bf16ae15c7dfcc2a921d5b4dd

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 4e5b1ed847379b69e16892513740d0f181b9345a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 9 09:10:41 2019 -0700 
-------------------------------------------------------------------------------- 
[TGL][BIOS] Latest daily build is pulling in the wrong SPD for Lp5

Updated the SPD table for LP5

Hsd-es-id: 2207840737

Original commit date: Wed Jun 26 09:31:59 2019 -0700
Change-Id: Ib6caafe797a15ac3fc7fb398974686e86175a33e
Original commit hash: c8d89324d6cd1733cce07c78c05844837cce9a37

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/Library/PeiBoardConfigLib/PeiSpdTables.c

================================================================================ 
Commit: 754ed24ff3781cca852202b05dcf6c15ca00c579 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 9 09:10:40 2019 -0700 
-------------------------------------------------------------------------------- 
Updated Support for the TGL U AEP board

The board id detect was missed

Hsd-es-id: 2207139483

Original commit date: Tue Jun 25 15:45:56 2019 -0700
Change-Id: I6aead3115fbefe913ae13758c519fbe5407f7fdf
Original commit hash: 7113e2d233847749e9f6808da9d9f061b93aae85

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/Library/PeiDxeBoardIdsLib/PeiDxeBoardIdsLib.c
TigerLakeBoardPkg/TigerLakeUBoards/Library/BoardInitLib/Pei/PeiDetect.c

================================================================================ 
Commit: 5b4ffff161141e41059fc1a17f4f4c724b711ba4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 9 09:10:38 2019 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/MemoryInit: [TGL-H][MRC] BIOS v2255 asserts in MRC Invalid Register Offset

problem:
	new register offset translation routine was added to avoid accessing unexistent registers in p0 stepping
	this routine asserts if an unexistent register is being accessed.

	A temporal WA is required to unblock SIMICS validation on P0 stepping while this flow is debugged on P0

change:
   Skip register offset translation in SIMICS flow.

Hsd-es-id: 1409553526

Original commit date: Tue Jun 25 18:16:21 2019 -0700
Change-Id: I4129381f7896f93545e53d23b96e2a8708164879
Original commit hash: 0cca5187c11c95241e2491542b68e5b80a3a9ff5

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/MrcChipApi.c

================================================================================ 
Commit: 2eca0d658e5e47628626f518f5ec8159b05459d0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 9 09:10:36 2019 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/MemoryInit: [TGL][MEM][MRC] RMT Per Bit causes MRC to get into the weeds on lp4 an lp5

	Current RMT implementation enables CMD tri-state for all of the margins.
	GsmMccCmdTriStateDis should only be used for Cmd margining.
	CMD and CMD Vref does not need this as RunIoTest already enables CMD tri-state for CADB cases during each test.
	By disabling CMD tri-state before running CMD and CMD Vref margining MemTest failures go away.

Changes:
	Remove overrides to GsmMccCmdTriStateDis in RMT and RMT per bit

Hsd-es-id: 2207801180

Original commit date: Wed Jun 19 10:41:38 2019 -0700
Change-Id: If61e6f1bb58622853846e5044aeaad8c42898e4d
Original commit hash: 96c4a0106b9737a08279f857527d6cd4ebcd59ad

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteDqDqs.c

================================================================================ 
Commit: 509d0f39a1200b51d60abc4418f7c11f460bcd34 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 9 09:10:30 2019 -0700 
-------------------------------------------------------------------------------- 
BIOS sends tables too late to FW

Both Hardware Asset and EoP were registered on the same Ready To Boot event.
Changed the registration of HW Asset code so it is guaranteed to be called earlier.

Hsd-es-id: 1306429415
Original commit date: Wed May 29 13:26:22 2019 +0200
Change-Id: Ibc4d7c45b860b2192758dc272baba54300393a1d
Original commit hash: 50dc06c28510ef4331ad7b68bb58487e0ec7bf05

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Me/HwAsset/Dxe/HwAssetDxe.c
ClientOneSiliconPkg/IpBlock/Me/HwAsset/Dxe/HwAssetDxe.inf

================================================================================ 
Commit: 59d9a7f220ac965510cdbdfb3e06f3c2cc721ed1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 9 09:10:27 2019 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update CI Increment BIOS Major Version () and reset Minor Version to 0

Wed Jun 26 00:07:33 2019 -0700
Original commit date: Wed Jun 26 00:07:33 2019 -0700
Original commit hash: 75d375ccfb7023a6e1ccf4bb878c694879746d42

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 311b8d18200651e230fd927aa24d8bf87d1f3b51 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 9 09:10:24 2019 -0700 
-------------------------------------------------------------------------------- 
Client: Add Edk2Platforms/Silicon/Intel into PACKAGES_PATH

Since we have moved IntelSiliconPkg form edk2 repo into
Edk2Platforms/Silicon/Intel, so need to update platforms to
depend on the package path of Edk2Platforms/Silicon/Intel.

In previous commit 41c8ae28afda61ef0d5042477dccb2d618184c7f
miss to update some cases, this patch is to fix this issue.

Hsd-es-id: <none>
Original commit date: Tue Jun 25 10:14:13 2019 +0800
Change-Id: I2a813c45b73615767592ae332e80315b3dbd5c0f
Original commit hash: 62f2e6d851ce589f8162e23525119ae544f1c5f0

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/BuildFv.sh

================================================================================ 
Commit: 0ac4867e68ed6c931b4e7347356389141aeb1748 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 9 09:10:23 2019 -0700 
-------------------------------------------------------------------------------- 
JSL[VP][REV1]: "Processor Stepping" and "Processor Name" is displayed as "Unknown" under "Processor Information"

1,Add ElkhartLake string in InitCPUInfo().
2.Add EHL A0 stepping in ProcessorRevisionTable.

Hsd-es-id: 1607369909
Original commit date: Mon Jun 24 17:28:30 2019 +0800
Change-Id: I2513514854b7b4b28624748cbdb6e8f8fa2d84aa
Original commit hash: 63ded9cae70133841b24d56fda032e9cd0007470

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/Library/PeiDxeSmmCpuPlatformLib/CpuPlatformLibrary.c

================================================================================ 
Commit: 40f54650f90c3814afbd7fafdf5b1fe2bd795bc3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 9 09:10:22 2019 -0700 
-------------------------------------------------------------------------------- 
[TGL A0 PO] Bios postcodes displayed on 7 segment has upper two nibbles stuck at 00. Expected to change as 4 nibbles [POE Blocker]

Io decode range of Port 80 is not correct for LPC/eSPI CS#0.

Hsd-es-id: 2207689655
Original commit date: Tue Jun 25 20:58:07 2019 +0800
Change-Id: I42c42de25e066c1710446029deb7a26713383dd0
Original commit hash: b2ac67c0df8910066de40fbda75ff50dccef4ac7

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/PchDmi/LibraryPrivate/PeiDxeSmmPchDmiLib/PchDmiLib.c
ClientOneSiliconPkg/Pch/Library/PeiDxeSmmPchCycleDecodingLib/PchCycleDecodingLib.c

================================================================================ 
Commit: 109b943e9d5b7cba33f2729fa5f35ac038a20cb7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 9 09:10:17 2019 -0700 
-------------------------------------------------------------------------------- 
BpCommonPkg: Remove Scripts/DetectNotUsedItem.py

This script will be added in edk2 BaseTools directory.

Hsd-es-id: none
Original commit date: Mon Jun 24 08:01:39 2019 +0800
Change-Id: Ie9e2aa0241275c518d21bad24a8c630a7c3c4bca
Original commit hash: b10145648f6506d4fd0bbfd14d6c61dfec037a2a

-------------------------------------------------------------------------------- 
[Changed Files]
BpCommonPkg/Tools/Scripts/DetectNotUsedItem.py

================================================================================ 
Commit: 07dfe9764431d5f1ae41c1acf94a74523edfa82b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 9 09:10:16 2019 -0700 
-------------------------------------------------------------------------------- 
BpCommonPkg: Remove modules which are not used

Remove BiosIdLib, CmosAccessLib, PlatformCmosAccessLib,
Usb3DebugPortLib and Usb3DebugPortParameterLib from
BpCommonPkg since they have been added into edk2-platform
repo.
Remove the modules which are not used and only keep
Tools and TraceHub related modules.

Hsd-es-id: none
Original commit date: Tue Jun 18 10:01:55 2019 +0800
Change-Id: I1d0645f082d1052878380f4ad296af07389cfb35
Original commit hash: ea0549a1902878601909feb8682ae5709d7d5072

-------------------------------------------------------------------------------- 
[Changed Files]
BpCommonPkg/BpCommonPkg.dec
BpCommonPkg/BpCommonPkg.dsc
BpCommonPkg/Include/ExtendedFirmwarePerformanceData.h
BpCommonPkg/Include/Guid/BiosId.h
BpCommonPkg/Include/Guid/HddPasswordSecurityVariable.h
BpCommonPkg/Include/Guid/PeiFirmwarePerformance.h
BpCommonPkg/Include/Library/BiosIdLib.h
BpCommonPkg/Include/Library/CmosAccessLib.h
BpCommonPkg/Include/Library/PlatformCmosAccessLib.h
BpCommonPkg/Include/Library/Usb3DebugPortLib.h
BpCommonPkg/Include/Library/Usb3DebugPortParameterLib.h
BpCommonPkg/Include/Protocol/HddPasswordNotify.h
BpCommonPkg/Include/Protocol/PciHostBridgePlatform.h
BpCommonPkg/Library/BiosIdLib/DxeBiosIdLib.c
BpCommonPkg/Library/BiosIdLib/DxeBiosIdLib.inf
BpCommonPkg/Library/BiosIdLib/PeiBiosIdLib.c
BpCommonPkg/Library/BiosIdLib/PeiBiosIdLib.inf
BpCommonPkg/Library/CmosAccessLib/CmosAccessLib.c
BpCommonPkg/Library/CmosAccessLib/CmosAccessLib.inf
BpCommonPkg/Library/CmosAccessLib/CmosAccessLibInternal.h
BpCommonPkg/Library/CmosAccessLibNull/CmosAccessLibNull.c
BpCommonPkg/Library/CmosAccessLibNull/CmosAccessLibNull.inf
BpCommonPkg/Library/PlatformCmosAccessLibNull/PlatformCmosAccessLibNull.c
BpCommonPkg/Library/PlatformCmosAccessLibNull/PlatformCmosAccessLibNull.inf
BpCommonPkg/Library/Usb3DebugPortLib/MiscServices.c
BpCommonPkg/Library/Usb3DebugPortLib/Usb3DebugPortDataTransfer.c
BpCommonPkg/Library/Usb3DebugPortLib/Usb3DebugPortInitialize.c
BpCommonPkg/Library/Usb3DebugPortLib/Usb3DebugPortLibDxe.c
BpCommonPkg/Library/Usb3DebugPortLib/Usb3DebugPortLibDxe.inf
BpCommonPkg/Library/Usb3DebugPortLib/Usb3DebugPortLibDxeIoMmu.c
BpCommonPkg/Library/Usb3DebugPortLib/Usb3DebugPortLibDxeIoMmu.inf
BpCommonPkg/Library/Usb3DebugPortLib/Usb3DebugPortLibInternal.h
BpCommonPkg/Library/Usb3DebugPortLib/Usb3DebugPortLibNull.c
BpCommonPkg/Library/Usb3DebugPortLib/Usb3DebugPortLibNull.inf
BpCommonPkg/Library/Usb3DebugPortLib/Usb3DebugPortLibPei.c
BpCommonPkg/Library/Usb3DebugPortLib/Usb3DebugPortLibPei.inf
BpCommonPkg/Library/Usb3DebugPortLib/Usb3DebugPortLibPeiIoMmu.c
BpCommonPkg/Library/Usb3DebugPortLib/Usb3DebugPortLibPeiIoMmu.inf
BpCommonPkg/Library/Usb3DebugPortParameterLibPcd/Usb3DebugPortParameterLibPcd.c
BpCommonPkg/Library/Usb3DebugPortParameterLibPcd/Usb3DebugPortParameterLibPcd.inf

================================================================================ 
Commit: 54f14ec94a0950bffca25e6bd832ccdbb5ef240e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 9 09:10:09 2019 -0700 
-------------------------------------------------------------------------------- 
[Part7] DPTF BIOS Dependency Reduction

Removed PdrtObject as it was never used, it was initially added as power boss definition. Removed TrtRevision as it is no longer used by DPTF driver.

Hsd-es-id: 2206899817
Original commit date: Mon Jun 24 16:56:20 2019 -0700
Change-Id: I81cc8c7e26362edb55d088efee03de124a346280
Original commit hash: 349342e62e595c917633eac31a32150ec4714e6f

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c
TigerLakePlatSamplePkg/Features/Dptf/AcpiTables/Dptf.asl
TigerLakePlatSamplePkg/Features/Dptf/AcpiTables/Sds/DptfSds.asl
TigerLakePlatSamplePkg/Features/Dptf/AcpiTables/Sds/Trt.asl
TigerLakePlatSamplePkg/Features/Dptf/AcpiTables/Trt.asl
TigerLakePlatSamplePkg/Features/Dptf/Dxe/Dptf.c
TigerLakePlatSamplePkg/Include/SetupVariable.h
TigerLakePlatSamplePkg/Library/DxeAcpiGnvsInitLib/DxeAcpiGnvsInitLib.c
TigerLakePlatSamplePkg/Setup/PlatformSetup.hfr
TigerLakePlatSamplePkg/Setup/PlatformSetup.uni

================================================================================ 
Commit: 941bb7347805cf255047649b3f7fed5f5f80ab64 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 9 09:10:07 2019 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Tue Jun 25 17:42:25 2019 +0000
Original commit date: Tue Jun 25 17:42:25 2019 +0000
Original commit hash: d9016b6b59b3b6b6497d896bac3bf700b26ff88b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: ce3b624231b98f18163045dd3d98b8d1060ed0f6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 9 09:10:05 2019 -0700 
-------------------------------------------------------------------------------- 
[Part4] DPTF BIOS Dependency Reduction

Removing 2D-camera participant from BIOS.

Hsd-es-id: 2206899817
Original commit date: Mon Jun 24 16:26:46 2019 -0700
Change-Id: I41e8dfc067518bfa011ca616cb29d35e99a65fa6
Original commit hash: 1a8ace712f4dd3a3b6f76f49f44730e2d88d938b

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c
TigerLakePlatSamplePkg/Features/Dptf/AcpiTables/CameraParticipant.asl
TigerLakePlatSamplePkg/Features/Dptf/AcpiTables/Dptf.asl
TigerLakePlatSamplePkg/Features/Dptf/AcpiTables/DptfTriggerEvent.asl
TigerLakePlatSamplePkg/Features/Dptf/AcpiTables/Sds/DptfSds.asl
TigerLakePlatSamplePkg/Include/SetupVariable.h
TigerLakePlatSamplePkg/Library/DxeAcpiGnvsInitLib/DxeAcpiGnvsInitLib.c
TigerLakePlatSamplePkg/Setup/PlatformSetup.hfr
TigerLakePlatSamplePkg/Setup/PlatformSetup.uni

================================================================================ 
Commit: 8735b0b6b55cd9eaa8cd5ca84bae92db3519c43c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 9 09:10:05 2019 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/MemoryInit/Tgl: [TGL][MRC] Update FLL Init code for SAGV flow

Ireftune needs to be run only once, not for every SAGV point.

Hsd-es-id: 1409362469
Original commit date: Wed May 29 15:19:32 2019 -0700
Change-Id: I2f6e518d25c0d9be0ca169fd0f9e47b4d64ffa99
Original commit hash: 17924f9b255f9fad6d58ba6363cf8ea20593d655

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c

================================================================================ 
Commit: 25123a3d261e16c77a722c6a909e671c9b30ebc2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 9 09:10:04 2019 -0700 
-------------------------------------------------------------------------------- 
[TGL] Enable GOP config driver for TGL

Durping PO, this driver should be disabled and should be enabled once we have data from GOP team on what to modify in VBT for different sku to avoid manual VBT change and integration.

Hsd-es-id: 1607288928
Original commit date: Wed Jun 19 22:18:30 2019 +0530
Change-Id: I081a7fae67a053203682e7d018c60884f63cd8e5
Original commit hash: 525966301cec4d36c5faed9ee27d193c7504f9d6

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BoardPkg.dsc
TigerLakeBoardPkg/TigerLakeUBoards/Library/BoardInitLib/Pei/BoardSaConfigPreMem.h
TigerLakeBoardPkg/TigerLakeUBoards/Library/BoardInitLib/Pei/BoardSaInitPreMemLib.c
TigerLakeBoardPkg/TigerLakeYBoards/Library/BoardInitLib/Pei/BoardSaInitPreMemLib.c
TigerLakePlatSamplePkg/Board/Include/BaseBoardFunction.h
TigerLakePlatSamplePkg/Board/Library/BaseFuncLib/Gop.c
TigerLakePlatSamplePkg/Board/Others/PeiBoardInitLib/BoardSaInitPreMemLib.c

================================================================================ 
Commit: 0fb76aff9c50af0d6d40692c6bba02daaeffc51c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 9 09:10:01 2019 -0700 
-------------------------------------------------------------------------------- 
[OEMx] Fix gPeiGraphicsFramebufferReadyPpiGuid being used as a NotifyPpi instead of InstallPpi

gPeiGraphicsFramebufferReadyPpiGuid was set up as a NotifyPpi() instead of an InstallPpi(). The customer requested an InstallPpi. Please change the NotifyPpi to an InstallPpi.

Hsd-es-id: 2207839142
Original commit date: Tue Jun 25 12:24:18 2019 +0530
Change-Id: I9dc9e81e1a773615d9f9da6d34fcd715645e7704
Original commit hash: 5c1756a236b46b6ee7a2a6df84dd96789baece02

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiDisplayInitLibGen12/PeiDisplayInitLib.c

================================================================================ 
Commit: 78368d2fd3d061ea41f18246e0ac31ed031c3035 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 9 09:09:59 2019 -0700 
-------------------------------------------------------------------------------- 
Cherry-pick 3d901faee6f8c426fe3270691616a2b3dee834c9 from ICL
[ICL][RCR] Adjust TPL level of DisableITbtBmeCallBackFunction in the ITbtDxe.c

Hsd-es-id: 1507038873
Original commit date: Tue Jun 25 14:55:49 2019 +0800
Change-Id: Ia48316200ac78c610dcba2114188c147057a0347
Original commit hash: 0ff21945505c80db0744b9b92827d57115cf458d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Tbt/ITbtInit/Dxe/ITbtDxe.c
TigerLakePlatSamplePkg/Features/Tbt/TbtInit/Dxe/DTbtDxe.c

================================================================================ 
Commit: 59685947e32648f3e34a973dce9ccefb02b33804 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 9 09:09:59 2019 -0700 
-------------------------------------------------------------------------------- 
TigerLakeBoardPkg: [TGL A3][PO] A3 Y Unit failing to boot at PC 0x80

SkuId for TGL Y was not found.
Memory related PCDs were not configured.

Hsd-es-id: 2207845544
Original commit date: Fri Jun 21 19:47:23 2019 -0700
Change-Id: I8e3c3216a3b83ef92761aba906629d16b5c2e478
Original commit hash: 219f32a1d57ead78639984f0e22adf236d10c2e8

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BoardPkg.dsc

================================================================================ 
Commit: b20ae20d6acd28e4dc2a2140da691ec172771136 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 9 09:09:57 2019 -0700 
-------------------------------------------------------------------------------- 
[C1S EBG] PCH HSUART controller shall be programmed according BWG
          This is resend of previously reverted CR Id48e1c5da312ce043219c4e59bc03f54fc8fea52

Hsd-es-id: 1807798424
Original commit date: Wed Jun 5 11:46:05 2019 +0200
Change-Id: I51a3133b266b798dc3912490ae4bcccb79c47805
Original commit hash: 741b6a1e4837ade98e0e5db681c74d8205eef18d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Psf/LibraryPrivate/PsfLib/PsfLibVer3.c
ClientOneSiliconPkg/Pch/Include/Register/PchRegsSerialIoVer3.h
ClientOneSiliconPkg/Pch/Library/PeiDxeSmmPchInfoLib/PchInfoLibEbg.c
ClientOneSiliconPkg/Pch/Library/PeiDxeSmmPchSerialIoUartLib/PeiDxeSmmPchSerialIoUartLib.inf
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiDxeSmmSerialIoPrivateLib/PeiDxeSmmSerialIoPrivateLibVer3.inf
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiDxeSmmSerialIoPrivateLib/SerialIoPrivateLibI2cNull.c
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiDxeSmmSerialIoPrivateLib/SerialIoPrivateLibSpiNull.c
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiDxeSmmSerialIoPrivateLib/SerialIoPrivateLibUartVer3.c

================================================================================ 
Commit: 65fd3f1aa9449717918429f04a379a8f74502fd1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 9 09:09:53 2019 -0700 
-------------------------------------------------------------------------------- 
Cherry-pick "[D2][TCSS] - xHCI gets to D3 with pme_en = 0" from ICLBranch

Add BIOS W/A to check PME_EN in _PS0/PS3, and program the correct value when the register is not expected value.

Hsd-es-id: 1306400880
Original commit date: Tue Jun 18 17:09:07 2019 +0800
Change-Id: I06ca194b52b5da7bc7f9c2caca616632b7029a6d
Original commit hash: 3f24279677f6e9dc642b058dae9b6f1f5a114bb8

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Tcss/AcpiTables/TcssSsdt/TcssItbtPcieRp.asl
ClientOneSiliconPkg/IpBlock/Tcss/AcpiTables/TcssSsdt/TcssXhci.asl

================================================================================ 
Commit: ba3be926a5515429a94b7a979e6399f77b52e01a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 9 09:09:52 2019 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC CI

Tue Jun 25 01:31:21 2019 -0700
Original commit date: Tue Jun 25 01:31:21 2019 -0700
Original commit hash: dbffb3b4af1b8637af3fcd597ceeb0133bc46aca

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: 77f559da997c3bd00b2227497073e7219105fabe 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 9 09:09:51 2019 -0700 
-------------------------------------------------------------------------------- 
[TGL-A0] [PO] Camera driver node doesn't present and driver not enumerated with enabling Camera Link Option 4

Correct corresponding value to ACPI NVS.

Hsd-es-id: 2207786166
Original commit date: Mon Jun 24 19:33:42 2019 +0800
Change-Id: I360f3e225ba0c633f7d97e185cfedde57eab42b3
Original commit hash: 9a37f454636b011f14540cee256ea6e0de8db398

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c

================================================================================ 
Commit: b4e26151d269f2d2bc38612d9bc600ecbd3b2ed1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 9 09:09:48 2019 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update CI Increment BIOS Major Version () and reset Minor Version to 0

Tue Jun 25 00:07:46 2019 -0700
Original commit date: Tue Jun 25 00:07:46 2019 -0700
Original commit hash: 8622cd146ae395dc0b41f166cd21edd15a53a91b

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 2d3ca9ef1f2acb2559dce9d3da263c9c30c69ee6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 9 09:09:46 2019 -0700 
-------------------------------------------------------------------------------- 
PCH GPIO controller shall be programmed according BWG

According to requirement following gpio features were updated/implemented in tgl codebase:
GPIO registers and defines and macros definition updated
GPIO library and usage updated
Check and verify commented code during requirement development (TODOs from the list were implemented except few platform dependent tables)

Hsd-es-id: 1806927935, 1806927942, 1807748613
Original commit date: Fri May 31 15:08:14 2019 +0200
Change-Id: Ibe2a18d6ad9b07baa628a55cf599f42a69d3c2df
Original commit hash: c3ff20eca7ac7f19465e110e7bbb1623c865f9b2

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Pins/GpioPinsVer3.h
ClientOneSiliconPkg/Include/Register/GpioRegsVer3.h
ClientOneSiliconPkg/IpBlock/Gpio/IncludePrivate/Library/GpioPrivateLib.h
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioNamesVer3.c
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioNativePrivateLibVer1.c
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioNativePrivateLibVer2.c
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioNativePrivateLibVer3.c
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioPrivateLibVer3.c
ClientOneSiliconPkg/IpBlock/Pmc/IncludePrivate/Register/PmcRegsVer3.h
ClientOneSiliconPkg/IpBlock/Sata/LibraryPrivate/PeiSataLib/PeiSataLib.c

================================================================================ 
Commit: e228c9c3e18191e5bae7546c3ccc30c78d8fd20a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 9 09:09:45 2019 -0700 
-------------------------------------------------------------------------------- 
[JSL] MCHBAR is increased to 512KB

Hsd-es-id: 1607333364
Original commit date: Mon Jun 17 18:30:40 2019 +0800
Change-Id: Iaa1182ae9bb456fe14de6ca922264b92002b02f9
Original commit hash: 783b78003b8814d098bd49fa30d2a8875934c0d9

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec.template

================================================================================ 
Commit: 5ed2724d17d83def4cb975e163807b753e899c5b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 9 09:09:44 2019 -0700 
-------------------------------------------------------------------------------- 
[JSL] Txt Disable.
 Changing PCD value for PcdTxtEnable to FALSE.
 Sync TxtPeiNull.c with ICL codebase.

UnitTest:
 Bios isbuilding and booting fine for REV1 and REV2.

Hsd-es-id: NA

Original commit date: Wed Jun 19 17:12:43 2019 +0530
Change-Id: I2e01a3e5432b606bb3866da135b4ec1a665bde72
Original commit hash: 958724c3845352a827ceaa7543b3299a4704cf1b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiTxtLibNull/TxtPeiNull.c

================================================================================ 
Commit: cecc6e4e0f108a5295695b1fe1193e73045fb2c8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 9 09:09:43 2019 -0700 
-------------------------------------------------------------------------------- 
BpCommonPkg: Remove AcpiDebug

1. Update Setup in RocketLakePlatSamplePkg to use
the AcpiDebug related PCD in
Edk2Platforms\Platform\Intel\DebugFeaturePkg since
we have updated platform use the AcpiDebug within
it but miss to correct the PCD in some modules.

2. Remove AcpiDebug from BpCommonPkg since it has been
added into edk2-platform repo.

Hsd-es-id: none
Original commit date: Thu Jun 20 13:25:57 2019 +0800
Change-Id: If3b6ef828f394eb64913ac38514334cd02fc1773
Original commit hash: efbddc8ba8e5e0018d847a891bbdc48391716f78

-------------------------------------------------------------------------------- 
[Changed Files]
BpCommonPkg/BpCommonPkg.dec
BpCommonPkg/BpCommonPkg.dsc
BpCommonPkg/Universal/AcpiDebug/AcpiDebug.asl
BpCommonPkg/Universal/AcpiDebug/AcpiDebug.c
BpCommonPkg/Universal/AcpiDebug/AcpiDebugDxe.inf
BpCommonPkg/Universal/AcpiDebug/AcpiDebugSmm.inf
BpCommonPkg/Universal/AcpiDebug/Readme.txt

================================================================================ 
Commit: b2c6e5747746ecace38489d517c3ba2fdeba5011 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 9 09:09:42 2019 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update CI Increment BIOS Major Version () and reset Minor Version to 0

Mon Jun 24 21:32:20 2019 -0700
Original commit date: Mon Jun 24 21:32:20 2019 -0700
Original commit hash: 7c6d1046d5f99629d60aeaea845cd8c1c68886f3

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 44fa2bd42ebee74b35b9352df36c0da16c5d7e2d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 9 09:09:38 2019 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Mon Jun 24 23:32:46 2019 +0000
Original commit date: Mon Jun 24 23:32:46 2019 +0000
Original commit hash: 9925470da99c9ee397cd7dd332373e5933f1ca10

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: cf833726894de5554ba20ecfc6a1c2c853539e1e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 9 09:09:37 2019 -0700 
-------------------------------------------------------------------------------- 
[Part3] DPTF BIOS Dependency Reduction

Removing WWAN participant from BIOS.

Hsd-es-id: 2206899817
Original commit date: Fri Mar 29 14:39:43 2019 -0700
Change-Id: Idc5da1b96517f57e3e7c370baf9c569555c17648
Original commit hash: c999373c2cec1b8b8a630585105e753688d79502

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c
TigerLakePlatSamplePkg/Features/Dptf/AcpiTables/Dptf.asl
TigerLakePlatSamplePkg/Features/Dptf/AcpiTables/DptfTriggerEvent.asl
TigerLakePlatSamplePkg/Features/Dptf/AcpiTables/Sds/DptfSds.asl
TigerLakePlatSamplePkg/Features/Dptf/AcpiTables/WWANParticipant.asl
TigerLakePlatSamplePkg/Include/SetupVariable.h
TigerLakePlatSamplePkg/Library/DxeAcpiGnvsInitLib/DxeAcpiGnvsInitLib.c
TigerLakePlatSamplePkg/Setup/PlatformSetup.hfr
TigerLakePlatSamplePkg/Setup/PlatformSetup.uni

================================================================================ 
Commit: d4d5c8810ebc1c2ad4a9b798448213933d0a5e37 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 9 09:09:36 2019 -0700 
-------------------------------------------------------------------------------- 
[2LM-PMEM] Correction for HOB movement to IP block and adding back policy update which was missed by min-platform changes.

Hsd-es-id: 1409259022
Original commit date: Fri Jun 21 16:52:10 2019 -0700
Change-Id: Ib9c4c19314f816d5ab2ce5f1916dcf895ec480d2
Original commit hash: 39d9538028eecf67b17c08972acd3f2d820e0262

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/TwoLm/LibraryPrivate/TwoLmInitLib/TwoLmInitLib.c
ClientOneSiliconPkg/SystemAgent/LibraryPrivate/PeiSaInitLib/SaInitPreMem.c
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c

================================================================================ 
Commit: f8dd7fd52566659fbbac5feecd4dd96e303fd15a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 9 09:09:35 2019 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/MemoryInit/Tgl: [TGL] [A2] [PO] : GT2- SUT hang @ PC-10b3 with CATERR during power events with daily bios 2253_00_183[POE Blocker]

Issue:
  CATERR on shutdown / Reset

Root Cause:
  SREF was disabled on all technologies.  SREF appears to be needed to complete shutdown sequence.

Change:
  Move the safe mode override of SrefEnaCfg to LPDDR5 check.

Hsd-es-id: 2207802688
Original commit date: Mon Jun 24 13:15:46 2019 -0700
Change-Id: I5825c20619dbbfa8eb3ac76612962eac18f11321
Original commit hash: 48012386305b5a7144e5a4e05596ba0c0eac54d7

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: fba5bd5760fa0df7e777e7fc941d0ce7a93384a7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 9 09:09:34 2019 -0700 
-------------------------------------------------------------------------------- 
Binaries Merge

Merge changes from GOP and VMD binaries to master.

Hsd-es-id: N/A

Original commit date: Thu Jun 20 09:27:36 2019 -0700
Change-Id: I84891cb9727e3ca451bdcac836375ed35b5e4baa
Original commit hash: d0134c3b157d9691d0b1032889a36d4e804a9942

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/RklCpu/Graphics/IntelGraphicsPeim/Binaries/IntelGraphicsPeim.efi
ClientOneSiliconPkg/Fru/RklCpu/Graphics/IntelGraphicsPeim/Binaries/IntelGraphicsPeimDebug.efi

================================================================================ 
Commit: 46c47e97bc02df2fccd6029998e946961336ef98 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 9 09:09:33 2019 -0700 
-------------------------------------------------------------------------------- 
[Part2] DPTF BIOS Dependency Reduction

Removing WRLS participant from BIOS.

Hsd-es-id: 2206899817
Original commit date: Thu Mar 21 16:53:03 2019 -0700
Change-Id: Idfc0322f8daf171be9895ed2b26e2d65872f6ea9
Original commit hash: 93bba55f5fd1781bcc49645350bc2fa03b2693f8

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c
TigerLakePlatSamplePkg/Features/Dptf/AcpiTables/Dptf.asl
TigerLakePlatSamplePkg/Features/Dptf/AcpiTables/DptfTriggerEvent.asl
TigerLakePlatSamplePkg/Features/Dptf/AcpiTables/Sds/DptfSds.asl
TigerLakePlatSamplePkg/Include/SetupVariable.h
TigerLakePlatSamplePkg/Library/DxeAcpiGnvsInitLib/DxeAcpiGnvsInitLib.c
TigerLakePlatSamplePkg/Setup/PlatformSetup.hfr
TigerLakePlatSamplePkg/Setup/PlatformSetup.uni

================================================================================ 
Commit: 539585096d18d6dfd52bb4158045d8c6bbc994fd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 9 09:09:25 2019 -0700 
-------------------------------------------------------------------------------- 
[TGL] Restore useful files

  Add useful code back into TigerLakePlatSamplePkg

Hsd-es-id: 1507230302
Original commit date: Fri Jun 21 14:57:02 2019 +0800
Change-Id: I70a9dad76ada507e49fbd065eebc50ed2eb5e5c2
Original commit hash: 78ddd35a3903485d1a13f89852c655980e0b89e6

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/Board/BoardInit/Dxe/BoardConfigInit.c
TigerLakePlatSamplePkg/Board/BoardInit/Dxe/BoardConfigInit.inf
TigerLakePlatSamplePkg/Board/BoardInit/Dxe/Common.c
TigerLakePlatSamplePkg/Board/BoardInit/Pei/BoardConfigInitPreMem.c
TigerLakePlatSamplePkg/Board/BoardInit/Pei/BoardConfigInitPreMem.inf
TigerLakePlatSamplePkg/Board/BoardInit/Pei/Common.c
TigerLakePlatSamplePkg/Board/DefaultConfigStructures.dsc
TigerLakePlatSamplePkg/Board/DxeBoardInit.dsc
TigerLakePlatSamplePkg/Board/Include/BaseBoardFunction.h
TigerLakePlatSamplePkg/Board/Include/BoardConfigInit.h
TigerLakePlatSamplePkg/Board/Include/BoardHook.h
TigerLakePlatSamplePkg/Board/Include/BoardInitTable.h
TigerLakePlatSamplePkg/Board/Include/OtherBoardConfigPatchTable.h
TigerLakePlatSamplePkg/Board/Include/PeiPlatformHookLib.h
TigerLakePlatSamplePkg/Board/Library/BaseFuncLib/BaseFuncLib.inf
TigerLakePlatSamplePkg/Board/Library/BaseFuncLib/Gop.c
TigerLakePlatSamplePkg/Board/Others/DxeBoardInitLib/BoardInitLib.c
TigerLakePlatSamplePkg/Board/Others/DxeBoardInitLib/BoardInitLib.h
TigerLakePlatSamplePkg/Board/Others/DxeBoardInitLib/BoardInitLib.inf
TigerLakePlatSamplePkg/Board/Others/PeiBoardInitLib/BoardFunc.c
TigerLakePlatSamplePkg/Board/Others/PeiBoardInitLib/BoardFunc.h
TigerLakePlatSamplePkg/Board/Others/PeiBoardInitLib/BoardFuncInit.c
TigerLakePlatSamplePkg/Board/Others/PeiBoardInitLib/BoardFuncInitPreMem.c
TigerLakePlatSamplePkg/Board/Others/PeiBoardInitLib/BoardInitLib.c
TigerLakePlatSamplePkg/Board/Others/PeiBoardInitLib/BoardInitLib.h
TigerLakePlatSamplePkg/Board/Others/PeiBoardInitLib/BoardInitLib.inf
TigerLakePlatSamplePkg/Board/Others/PeiBoardInitLib/BoardInitPreMemLib.c
TigerLakePlatSamplePkg/Board/Others/PeiBoardInitLib/BoardInitPreMemLib.h
TigerLakePlatSamplePkg/Board/Others/PeiBoardInitLib/BoardInitPreMemLib.inf
TigerLakePlatSamplePkg/Board/Others/PeiBoardInitLib/BoardPchInitPreMemLib.c
TigerLakePlatSamplePkg/Board/Others/PeiBoardInitLib/BoardSaConfigPreMem.h
TigerLakePlatSamplePkg/Board/Others/PeiBoardInitLib/BoardSaInitPreMemLib.c
TigerLakePlatSamplePkg/Board/Others/PeiBoardInitLib/GpioTableDefault.h
TigerLakePlatSamplePkg/Board/Others/PeiBoardInitLib/GpioTableIclH.h
TigerLakePlatSamplePkg/Board/Others/PeiBoardInitLib/GpioTableIclPreMem.h
TigerLakePlatSamplePkg/Board/Others/PeiBoardInitLib/GpioTableIclS.h
TigerLakePlatSamplePkg/Board/Others/PeiBoardInitLib/GpioTableIclU.h
TigerLakePlatSamplePkg/Board/Others/PeiBoardInitLib/GpioTableIclY.h
TigerLakePlatSamplePkg/Board/Others/PeiBoardInitLib/GpioTableTglU.h
TigerLakePlatSamplePkg/Board/Others/PeiBoardInitLib/GpioTableTglUPreMem.h
TigerLakePlatSamplePkg/Board/Others/PeiBoardInitLib/GpioTableTglY.h
TigerLakePlatSamplePkg/Board/Others/PeiBoardInitLib/GpioTableTglYPreMem.h
TigerLakePlatSamplePkg/Board/Others/PeiBoardInitLib/PchHdaVerbTables.h
TigerLakePlatSamplePkg/Board/Others/PeiBoardInitLib/PchUsb2PhyTuningTable.c
TigerLakePlatSamplePkg/Board/Others/PeiBoardInitLib/PchUsb2PhyTuningTable.h
TigerLakePlatSamplePkg/Board/Others/PeiBoardInitLib/PchUsbOcMappingTable.c
TigerLakePlatSamplePkg/Board/Others/PeiBoardInitLib/PchUsbOcMappingTable.h
TigerLakePlatSamplePkg/Board/PeiBoardInit.dsc
TigerLakePlatSamplePkg/Override/DoxygenRpOverride.md
TigerLakePlatSamplePkg/Tools/ToolScripts/FitGen/postbuildFitGen.bat
TigerLakePlatSamplePkg/Tools/ToolScripts/FitGen/postbuildFitGen.sh

================================================================================ 
Commit: b113525dc4354e94940d426b1e020d07f44a3e64 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 9 09:09:24 2019 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update CI Increment BIOS Major Version () and reset Minor Version to 0

Mon Jun 24 03:05:50 2019 -0700
Original commit date: Mon Jun 24 03:05:50 2019 -0700
Original commit hash: 93f40eb2792abcc4e27985e68d933bb68c612416

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 1565a90348533e2abccf3e07b79185d048fac9f5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 9 09:09:23 2019 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update CI Increment BIOS Major Version () and reset Minor Version to 0

Mon Jun 24 02:54:59 2019 -0700
Original commit date: Mon Jun 24 02:54:59 2019 -0700
Original commit hash: 47b8d81d4f6f3660d14ff968fb82625a5407f6c7

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 5bd8f262c160639738800351d3a76134380e764d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 9 09:09:22 2019 -0700 
-------------------------------------------------------------------------------- 
BpCommonPkg: Remove UserAuthentication modules

Since UserAuthentication modules have been added
into Edk2Platforms/Platform/Intel/UserInterfaceFeaturePkg
So this patch:
1. Update platform to use the one in edk2-platform repo.
2. Remove the one in BpCommonPkg.

Hsd-es-id: none
Original commit date: Thu Jun 20 23:13:14 2019 +0800
Change-Id: I1a7f297dff94620dd4875b9230dce758e35d4fb4
Original commit hash: 7fa9a4cb386d3cc673297a2e71bb85f1ec8874b9

-------------------------------------------------------------------------------- 
[Changed Files]
BpCommonPkg/BpCommonPkg.dec
BpCommonPkg/BpCommonPkg.dsc
BpCommonPkg/Include/Guid/UserAuthentication.h
BpCommonPkg/Include/Library/PlatformPasswordLib.h
BpCommonPkg/Include/Library/UserPasswordLib.h
BpCommonPkg/Include/Library/UserPasswordUiLib.h
BpCommonPkg/Library/PlatformPasswordLibNull/PlatformPasswordLibNull.c
BpCommonPkg/Library/PlatformPasswordLibNull/PlatformPasswordLibNull.inf
BpCommonPkg/Library/PlatformPasswordLibNull/PlatformPasswordLibNull.uni
BpCommonPkg/Library/UserPasswordLib/UserPasswordLib.c
BpCommonPkg/Library/UserPasswordLib/UserPasswordLib.inf
BpCommonPkg/Library/UserPasswordUiLib/UserPasswordUiLib.c
BpCommonPkg/Library/UserPasswordUiLib/UserPasswordUiLib.inf
BpCommonPkg/Universal/UserAuthentication/KeyService.c
BpCommonPkg/Universal/UserAuthentication/KeyService.h
BpCommonPkg/Universal/UserAuthentication/UserAuthentication2Dxe.c
BpCommonPkg/Universal/UserAuthentication/UserAuthentication2Dxe.h
BpCommonPkg/Universal/UserAuthentication/UserAuthentication2Dxe.inf
BpCommonPkg/Universal/UserAuthentication/UserAuthenticationDxe.c
BpCommonPkg/Universal/UserAuthentication/UserAuthenticationDxe.h
BpCommonPkg/Universal/UserAuthentication/UserAuthenticationDxe.inf
BpCommonPkg/Universal/UserAuthentication/UserAuthenticationDxeFormset.h
BpCommonPkg/Universal/UserAuthentication/UserAuthenticationDxePassword.c
BpCommonPkg/Universal/UserAuthentication/UserAuthenticationDxeStrings.uni
BpCommonPkg/Universal/UserAuthentication/UserAuthenticationDxeVfr.vfr
BpCommonPkg/Universal/UserAuthentication/UserAuthenticationSmm.c
BpCommonPkg/Universal/UserAuthentication/UserAuthenticationSmm.h
BpCommonPkg/Universal/UserAuthentication/UserAuthenticationSmm.inf
TigerLakeBoardPkg/BoardPkg.dsc
TigerLakeBoardPkg/BoardPkg.fdf
TigerLakePlatSamplePkg/Library/DxePlatformBootManagerLib/DxePlatformBootManagerHiiFreeLib.inf
TigerLakePlatSamplePkg/Library/DxePlatformBootManagerLib/DxePlatformBootManagerLib.inf

================================================================================ 
Commit: 1ab5ba8612055211f0ce06dce0c561321fbc20e5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 9 09:09:21 2019 -0700 
-------------------------------------------------------------------------------- 
Client: Add Edk2Platforms/Silicon/Intel into PACKAGES_PATH

Since we will move IntelSiliconPkg form edk2 repo into
Edk2Platforms/Silicon/Intel, so need to update platforms to
depend on the package path of Edk2Platforms/Silicon/Intel.

Hsd-es-id: <none>
Original commit date: Thu Jun 13 16:57:16 2019 +0800
Change-Id: I86e94d539ee21e9a48f43af3d84b74a74831d76f
Original commit hash: 41c8ae28afda61ef0d5042477dccb2d618184c7f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/RocketLake/RocketLakeSiliconBuild.bat
ClientOneSiliconPkg/Product/TigerLake/TigerLakeSiliconBuild.bat
ClientSiliconPkg/BuildFsp.cmd
TigerLakeBoardPkg/BuildIafw.sh
TigerLakeBoardPkg/SetEdk2Env.bat
TigerLakeBoardPkg/prebuild.bat
TigerLakeFspPkg/BuildFv.sh

================================================================================ 
Commit: 3f421afd85d56e8a3d5d6c4f6766433b6fb85e9a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 9 09:09:20 2019 -0700 
-------------------------------------------------------------------------------- 
Client: Remove the dependency on BpCommonPkg

1. Platform has been updated to use Usb3DebugPortLib in
Edk2Platforms\Platform\Intel\DebugFeaturePkg,
But miss to update related PCD token space Guid.
2. Platform has been updated to use BiosIdLib in
Edk2Platforms\Platform\Intel\BoardModulePkg.
But miss to update modules to depend on BoardModulePkg

This patch is to fix above issues.

Hsd-es-id: none
Original commit date: Fri Jun 21 10:00:21 2019 +0800
Change-Id: I43218701e78ac936c5c86d4433a2b345f49a24c4
Original commit hash: 65e1747f82f36df5286c111a1af70b107ec288c3

-------------------------------------------------------------------------------- 
[Changed Files]
ClientCommonPkg/Library/BaseUsb3DebugPortParameterLibCmos/BaseUsb3DebugPortParameterLibCmos.inf
TigerLakeBoardPkg/TigerLakeHBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPreMemLib.inf

================================================================================ 
Commit: 222ac06c42550de89b66dbe3c1a005e160646e30 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 9 09:09:16 2019 -0700 
-------------------------------------------------------------------------------- 
[TGL][XCODE] Fix EDK II Xcode external build images failure

It's broken by SHAID:bae8bd34585e0a09691d0c17f4184a0ea1d45925
Code review: https://git-amr-7.devtools.intel.com/gerrit/49300

Hsd-es-id: na
Original commit date: Sat Jun 22 23:56:58 2019 +0800
Change-Id: I43874c81f7614baecca41bdc1c7acbd826c9c9b6
Original commit hash: d9def8bea57e362815b32ee0ca573273f2a3181c

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/Setup/SaSetup.hfr

================================================================================ 
Commit: b12734f27aaaf9c60e48fe516e8bc1d0bbd5dd54 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 9 09:09:13 2019 -0700 
-------------------------------------------------------------------------------- 
[TGL][XMLCLI] Fix EDK II Xcode build failed and Edk2Master Fsp-Wrapper exceeds FVOSBOOT size issues

Update information:
1. Change (CHAR8*) to (UINT8*)
2. Adjust Fv size

Hsd-es-id: 2207778101
Original commit date: Sat Jun 22 17:59:12 2019 +0800
Change-Id: I6e8afc344d2d9e59c473ea16866c3b78515cd4d0
Original commit hash: 3a24509d490290681b8acde610a3ef7816898515

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/Include/Fdf/FlashMapInclude.fdf

================================================================================ 
Commit: 579cd767f3e6462ee8c8e4be64f285788548a426 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 9 09:09:08 2019 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update CI Increment BIOS Major Version () and reset Minor Version to 0

Sun Jun 23 00:08:17 2019 -0700
Original commit date: Sun Jun 23 00:08:17 2019 -0700
Original commit hash: c45f4a34bc73370729daaac2d5d08e2f3566489b

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: b01ba8c12b494dc2ac00fc7deb1bae63c6c10002 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 9 09:09:03 2019 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Clear WhiteSpace-Git Auto-Commit [Part 2] CI Replace tab characters with two spaces and trim trailing white space

Sat Jun 22 00:27:34 2019 -0700
Original commit date: Sat Jun 22 00:27:34 2019 -0700
Original commit hash: f2ab5c86413081b95e3e69b63f8389da56fe8c1c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcDdrIoOffsets.c
TigerLakePlatSamplePkg/Features/Dptf/AcpiTables/Sen1Participant.asl
TigerLakePlatSamplePkg/Features/Dptf/AcpiTables/Sen2Participant.asl
TigerLakePlatSamplePkg/Features/Dptf/AcpiTables/Sen3Participant.asl
TigerLakePlatSamplePkg/Features/Dptf/AcpiTables/Sen4Participant.asl
TigerLakePlatSamplePkg/Features/Dptf/AcpiTables/Sen5Participant.asl

================================================================================ 
Commit: 3af68c9e53a57479efef30d7951c997fda42418b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 9 09:09:02 2019 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update CI Increment BIOS Major Version () and reset Minor Version to 0

Sat Jun 22 00:07:44 2019 -0700
Original commit date: Sat Jun 22 00:07:44 2019 -0700
Original commit hash: 9c26a563aa078862b0012eaa5f166cea49d57e95

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 4d874bac888e7f81e67af9c9a41eb35cd8fb666e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 9 09:09:01 2019 -0700 
-------------------------------------------------------------------------------- 
[TGL][XMLCLI] XMLCLI Tool showing PlatformConfig.xml file is not Valid.

Update information:
1. Update XmlCli code
2. Update FMMT.exe
3. Increase PcdFlashFvUefiBoot size in FlashMapInclude.fdf
4. Modify PostBuild.bat GenXXX instruction

Hsd-es-id: 2207778101
Original commit date: Fri Jun 21 22:02:44 2019 +0800
Change-Id: Ibfcf0e98fd1109e091425412f49f49dcf9dca339
Original commit hash: f3ab79f6b12338e256a0e4c7688f9c15cdb0e7e9

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/Include/Fdf/FlashMapInclude.fdf

================================================================================ 
Commit: 500b88a98daf384f4b5da11daa3b46a5c4e03322 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 9 09:08:59 2019 -0700 
-------------------------------------------------------------------------------- 
[2LM-PMEM] Add support for NVDIMM root and device methods that are defined in ACPI 6.2A spec.

Hsd-es-id: 2207661305
Original commit date: Thu Jun 13 15:16:20 2019 -0700
Change-Id: If26d4bce7abb66e1013af40c082ea3fbc5f9ef97
Original commit hash: b849589a758b325ef20139d8b16d4e5e47902bc0

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/TwoLm/Nfit/Smm/NfitSmm.asl
ClientOneSiliconPkg/IpBlock/TwoLm/Nfit/Smm/NfitSmm.c
ClientOneSiliconPkg/IpBlock/TwoLm/Nfit/Smm/NfitSmm.h

================================================================================ 
Commit: d5258b0136090d160692ff381a43e11a48be8d2e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 9 09:08:58 2019 -0700 
-------------------------------------------------------------------------------- 
[Part6] DPTF BIOS Dependency Reduction

Removing Trip points from Sensor participant in BIOS.

Hsd-es-id: 2206899817
Original commit date: Tue Apr 23 10:52:36 2019 -0700
Change-Id: I4120abef2bef94a4eba664b661c12ccbe927edc9
Original commit hash: a95247f0f396b796acf5dc059047629d9c4c43c3

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c
TigerLakePlatSamplePkg/Features/Dptf/AcpiTables/Dptf.asl
TigerLakePlatSamplePkg/Features/Dptf/AcpiTables/Sds/DptfSds.asl
TigerLakePlatSamplePkg/Features/Dptf/AcpiTables/Sen1Participant.asl
TigerLakePlatSamplePkg/Features/Dptf/AcpiTables/Sen2Participant.asl
TigerLakePlatSamplePkg/Features/Dptf/AcpiTables/Sen3Participant.asl
TigerLakePlatSamplePkg/Features/Dptf/AcpiTables/Sen4Participant.asl
TigerLakePlatSamplePkg/Features/Dptf/AcpiTables/Sen5Participant.asl
TigerLakePlatSamplePkg/Include/SetupVariable.h
TigerLakePlatSamplePkg/Library/DxeAcpiGnvsInitLib/DxeAcpiGnvsInitLib.c
TigerLakePlatSamplePkg/Setup/PlatformSetup.hfr

================================================================================ 
Commit: 9b3eb84f2ac6b449a91f7a1fbbd6e44e1078f8d1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 9 09:08:57 2019 -0700 
-------------------------------------------------------------------------------- 
[Part5] DPTF BIOS Dependency Reduction

Removing Virtual Sensor 1 and Virtual Sensor 2 participant from BIOS.

Hsd-es-id: 2206899817
Original commit date: Thu Apr 11 11:43:47 2019 -0700
Change-Id: Iba2345972c4a185efdc6eb0a726808b6124f99f0
Original commit hash: eec76964779399ea54a5fc67a4214968712da83b

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c
TigerLakePlatSamplePkg/Features/Dptf/AcpiTables/Dptf.asl
TigerLakePlatSamplePkg/Features/Dptf/AcpiTables/DptfTriggerEvent.asl
TigerLakePlatSamplePkg/Features/Dptf/AcpiTables/Psvt.asl
TigerLakePlatSamplePkg/Features/Dptf/AcpiTables/Sds/DptfSds.asl
TigerLakePlatSamplePkg/Features/Dptf/AcpiTables/Vir1Participant.asl
TigerLakePlatSamplePkg/Features/Dptf/AcpiTables/Vir2Participant.asl
TigerLakePlatSamplePkg/Include/SetupVariable.h
TigerLakePlatSamplePkg/Library/DxeAcpiGnvsInitLib/DxeAcpiGnvsInitLib.c
TigerLakePlatSamplePkg/Setup/PlatformSetup.hfr
TigerLakePlatSamplePkg/Setup/PlatformSetup.uni

================================================================================ 
Commit: a68aa79d9bfaac5a02c1e163d8ce1ae7dfd23b5c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 9 09:08:55 2019 -0700 
-------------------------------------------------------------------------------- 
[Part1] DPTF BIOS Dependency Reduction

Removing Display participant from BIOS.

Hsd-es-id: 2206899817
Original commit date: Mon Mar 18 15:06:40 2019 -0700
Change-Id: I68ab1303989b50f2505acee111b415be61a330a7
Original commit hash: 2fd9977968e071525583ec9a24675ac0e62d83d1

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c
TigerLakePlatSamplePkg/Features/Dptf/AcpiTables/DplyParticipant.asl
TigerLakePlatSamplePkg/Features/Dptf/AcpiTables/Dptf.asl
TigerLakePlatSamplePkg/Features/Dptf/AcpiTables/DptfTriggerEvent.asl
TigerLakePlatSamplePkg/Features/Dptf/AcpiTables/Sds/DptfSds.asl
TigerLakePlatSamplePkg/Features/Dptf/AcpiTables/Trt.asl
TigerLakePlatSamplePkg/Include/SetupVariable.h
TigerLakePlatSamplePkg/Library/DxeAcpiGnvsInitLib/DxeAcpiGnvsInitLib.c
TigerLakePlatSamplePkg/Setup/PlatformSetup.hfr
TigerLakePlatSamplePkg/Setup/PlatformSetup.uni

================================================================================ 
Commit: b5efb09221d6328415f866a0247ec5b35939b775 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 9 09:08:54 2019 -0700 
-------------------------------------------------------------------------------- 
[TGL A0] Integrate TGL Ax Patch 0x18

Update TGL Ax with Patch 0x18

Hsd-es-id: NA
Original commit date: Fri Jun 21 12:04:45 2019 -0700
Change-Id: Ia4a03045ea2be84c5e9bf76b4307d3eee256ed9e
Original commit hash: a298b7f7eed33f023f4f4afad0eb42dd55ddcc18

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: fac38b0031876b94b490121e9e87a8aa318ab911 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 9 09:08:53 2019 -0700 
-------------------------------------------------------------------------------- 
ClienOneSiliconPkh/IpBlock: Config Multi VC CPU PCIe for IOTG

Configure Multi Virtual Channels for CPU PCIe

Hsd-es-id: 1408243941
Original commit date: Wed Jun 12 09:56:45 2019 -0700
Change-Id: Id93c5c9b734351ce62509f70b154f18831b70a03
Original commit hash: d4494068b9d7478c90b2e7fd4dcce7344057f60c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/TglCpu/Include/Register/CpuPcieRegs.h
ClientOneSiliconPkg/Include/ConfigBlock/CpuPcieRp/CpuPcieRpConfig.h
ClientOneSiliconPkg/IpBlock/CpuPcieRp/Include/Library/CpuPcieInfoLib.h
ClientOneSiliconPkg/IpBlock/CpuPcieRp/Library/PeiDxeSmmCpuPcieInfoLib/CpuPcieInfoLibTgl.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/Library/PeiDxeSmmCpuPcieInfoLib/PeiDxeSmmCpuPcieInfoLibTgl.inf
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPciePolicyLib/PeiCpuPciePolicyLib.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPciePolicyLib/PeiCpuPciePolicyLib.inf
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLib.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLib.inf
TigerLakeFspPkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdate.c
TigerLakeFspPkg/Upd/FspsUpd.dsc
TigerLakePlatSamplePkg/Include/SetupVariable.h
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdate.c
TigerLakePlatSamplePkg/Setup/SaPcieSetupSinglePort.hfr
TigerLakePlatSamplePkg/Setup/SaPcieStringPool.hfr
TigerLakePlatSamplePkg/Setup/SaSetup.uni
TigerLakePlatSamplePkg/Setup/Setup.c

================================================================================ 
Commit: 17d6b6e365283fbdc3903f7e6dc43a89158e19a8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 9 09:08:50 2019 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Fri Jun 21 17:55:56 2019 +0000
Original commit date: Fri Jun 21 17:55:56 2019 +0000
Original commit hash: 4e4eff709cb7e8064a2bca88d4153ceebca6771b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: bb97894c9a106977dd30aa7b49a17cc2dc12fafa 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 9 09:08:49 2019 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/MemoryInit/Tgl: [TGL][MRC] Update MRC HAL to Support TGL-P0 Registers

- Updated HAL layer to support access to TGL-P0 registers using the
  TGL U\Y register offsets.
- Updated various sections of code accessing registers where the bit field
  definitions have changed between TGL-U\Y and TGL-H.
- Updated parser script to automatically clear trailing white space and to
  convert tabs to spaces.
- Fixed issue where second CMI instance "CMF" registers were not renamed
  to prevent name collisions.
- Added unit test for the OffsetCalc function
- Added Register Comparison module to the register parser script to produce
  reports on the input CRIF files.

Hsd-es-id: 2207684685
Original commit date: Wed May 15 11:14:24 2019 -0700
Change-Id: I650db186b52ea4a3484497563672c6756fe3f414
Original commit hash: bca27d735ef75f0a14289e5773981757f54cfc28

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/Include/MrcCommonTypes.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/CPGC/Cpgc20/Cpgc20TestCtl.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/MrcChipApi.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/MrcChipApi.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcDdrIoOffsets.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Tigerlake/MrcMcRegisterStructTgl11xxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Tigerlake/MrcMcRegisterTgl11xxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: 3fab42e91d1cbb67ad763d6539e85fd95ae5c0d0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 9 09:08:48 2019 -0700 
-------------------------------------------------------------------------------- 
[TGL] FSPM API mode is missing SerialIo Uart Debug configuration update from DebugConfigData Hob.

Added missing Fspm fields update

Hsd-es-id: 1409540313
Original commit date: Thu Jun 20 01:45:58 2019 -0700
Change-Id: If8425c42e24d379b60daf00c8e702f2a7d16328d
Original commit hash: c51c99a9830923104aa04a0d2550395418b65d9e

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSiPolicyUpdate.c

================================================================================ 
Commit: f6f3ef0436e4ae4de3566467ddb24aa2700c28e2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 9 09:08:47 2019 -0700 
-------------------------------------------------------------------------------- 
TigerLakeBoardPkg: Add the documentation infrastructure for TigerLakeBoardPkg.

- Create DoxygenInternalOnly in TigerLakeBoardPkg.
- Remove the portions which have been moved to TigerLakeBoardPkg from TigerLakePlatSamplePkg.

Hsd-es-id: 1507224538
Original commit date: Wed May 29 17:56:45 2019 -0700
Change-Id: Ib00232e44a5dd4234b5064442f037eea85abae02
Original commit hash: 9b110acd243723312e689a139c6052f2046c70e6

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/Override/DoxygenRpOverride.md

================================================================================ 
Commit: b27b9ecd65e0412784580dd34aae1e5db253e45c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 9 09:08:44 2019 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC CI

Fri Jun 21 01:23:53 2019 -0700
Original commit date: Fri Jun 21 01:23:53 2019 -0700
Original commit hash: 4c10258b6b8ddd4a94bda8d7faa31fba1afca518

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: 6acf0f9af733389300eabefd27f2ac8e2724c308 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 9 09:08:43 2019 -0700 
-------------------------------------------------------------------------------- 
[TGL][PEG]CPU PCIe link drops after enabling L1SS

Hsd-es-id:1607365912

Original commit date: Thu Jun 20 16:11:36 2019 +0530
Change-Id: I260585e450e92ef090e975c8cd951d965cc516f5
Original commit hash: 3f99c827cbf76babb227bf2bc800dcd83a22ff6e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLib.c

================================================================================ 
Commit: 9b8c7db9d4395942d1655f0b4de7fcd5b8bc61f1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 9 09:08:42 2019 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update CI Increment BIOS Major Version () and reset Minor Version to 0

Fri Jun 21 00:08:14 2019 -0700
Original commit date: Fri Jun 21 00:08:14 2019 -0700
Original commit hash: d4006cfbaf9737f5921afac85bbb17279bf27fc9

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 8e272a0cc8c0482410adfc30ce177c9cba7ac962 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 9 09:08:41 2019 -0700 
-------------------------------------------------------------------------------- 
Client: Use AcpiDebug related PCD in DebugFeaturePkg

3b5da01d4a018cfca5b037f28cc9dc53c98c73cc has update client
platform to use the AcpiDebug in DebugFeaturePkg, but miss
to update the PCD with gDebugFeaturePkgTokenSpaceGuid. This
patch is to fix this issue.

Hsd-es-id: none
Original commit date: Sun Jun 16 22:55:30 2019 +0800
Change-Id: Id86982f236e6daa2eac0588d97fb44432d409021
Original commit hash: 1b78bd830d565b09116455b664e6eb7f2cf4223c

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BoardPkgPcd.dsc
TigerLakePlatSamplePkg/Platform/PlatformSetup/Dxe/PlatformSetup.inf
TigerLakePlatSamplePkg/Setup/Setup.inf

================================================================================ 
Commit: 1085fc79afd6c918b364097d04223f93fc677dc4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 9 09:08:40 2019 -0700 
-------------------------------------------------------------------------------- 
[RKL] Changes to activate CI

Updating RocketLake to Latest.

Hsd-es-id: N/A
Original commit date: Thu Jun 20 15:52:21 2019 -0700
Change-Id: Ie1f8c76d543d10000c75fcc6da56f66f4621e4a8
Original commit hash: 72925e028d25ec32ddb46bc9af3d3f32923fda20

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/RocketLake/RocketLakeSiliconBuild.bat
ClientOneSiliconPkg/Product/RocketLake/RocketLakeSiliconPkg.dsc
ClientOneSiliconPkg/Product/RocketLake/SiPkgCommonLib.dsc
ClientOneSiliconPkg/Product/RocketLake/SiPkgDxe.dsc
ClientOneSiliconPkg/Product/RocketLake/SiPkgDxeLib.dsc
ClientOneSiliconPkg/Product/RocketLake/SiPkgPei.dsc
ClientOneSiliconPkg/Product/RocketLake/SiPkgPeiLib.dsc

================================================================================ 
Commit: 0ad554cc60905edd97fccef330591f24fec03201 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 9 09:08:36 2019 -0700 
-------------------------------------------------------------------------------- 
[TGL] BIOS Guard/TGL Production Release

TGL PO exit recipe requires NPW & Production signed BiosGuard module.
this is required for DAM functionality to be disabled under IFWI.

Hsd-es-id: 1306530676
Original commit date: Thu Jun 20 07:42:54 2019 -0700
Change-Id: I29ab2e09f812735efaccf5666f11b723b2517eae
Original commit hash: 1799124a08f89b657aeff5b267ff465b4eea92c6

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdatePreMem.c

================================================================================ 
Commit: 5c77a69ff50b41269994b8c3d0e1ab60cfcaf95c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 9 09:08:34 2019 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Thu Jun 20 17:48:05 2019 +0000
Original commit date: Thu Jun 20 17:48:05 2019 +0000
Original commit hash: 2dade79d1cd5800fd6b18ccc9fd0886ab5f99c78

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: fd5b1dc072e89398d6c177d913cc4304b918ea30 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 9 09:08:33 2019 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/MemoryInit: [TGL][MRC] VsxHi Post Training Compensation

VccDll injects a significant amount of current into VsxHi rail therefore this training will determine the number of feedforward legs needed to compensate.

Hsd-es-id: <2207736932>
Original commit date: Mon Jun 10 12:16:49 2019 -0700
Change-Id: I855ad876f38378171c82586dc23f8f05ff1d87d2
Original commit hash: 7a79d6eeb72c7ef76343a467917cf96aa11ba474

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/Include/MrcCommonTypes.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/Include/MrcDebugHook.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcDdrIoOffsets.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcDdrIoOffsets.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.c

================================================================================ 
Commit: e3c0f84205b282070b7699f5275fd23b5e1110b3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 9 09:08:32 2019 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/MemoryInit: [TGL][MRC] Expose the InterLeaved size of memory between controllers

Please see the description in the HSD

Hsd-es-id: <1605362648>
Original commit date: Thu Jun 13 14:21:28 2019 -0700
Change-Id: I30a6a6b6296f147cba45ac597340ddc68fa48e26
Original commit hash: 2f75006d9c3a423e19f0044e9a6b526435016142

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcAddressDecodeConfiguration.c

================================================================================ 
Commit: bf6ca47a1eccd0ea60d768657b383bb994e6866b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 9 09:08:32 2019 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/MemoryInit: [TGL][MRC] Pending Code review comments from review https://git-amr-7.devtools.intel.com/gerrit/#/c/24925/

Please refer to the above review, I have responded to all the unanswered/unseen comments

Testing on 6/19/2019
DDR4 Pass
LP4  Pass
LP5  Master still need two more checkins for LP5 enabling therefore its failing at WriteTimeCentering
Created a new branch from my current then cherrypicked Stevens code
review 50653 LPDDR5 Extend TxDq1D to sweep full range
review 50654 DdrioInit bugs
LP5 Pass

Hsd-es-id: <2205492822>
Original commit date: Fri Jun 14 11:28:31 2019 -0700
Change-Id: I2821e5a5af26277af46f8008c139fbdadda60270
Original commit hash: 7d5ad9cf3ba7d918e9eb6366f94c929a0398e8ae

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: eee34794f287fbf0883eb9459f9d76a28c488a7e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 9 09:08:30 2019 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Thu Jun 20 16:50:23 2019 +0000
Original commit date: Thu Jun 20 16:50:23 2019 +0000
Original commit hash: fa2ec21e332200ab12b72001ed561d510395c915

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 25fb1e2cc1ae9231088bd510722a8d4fbbefb4d4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 9 09:08:29 2019 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/MemoryInit/Tgl: [TGL][MRC] Per-Rank Instances of GENERIC_MRS_FSM Registers Incorrectly Initialized

Fidex MrcGenMrsFsmConfig() bug where the number of utilized
GENERIC_MRS_FSM_PER_RANK_VALUES registers were not correctly
tracked within the ControlRegIdx loop, resulting in incorrect
initilization of these registers and the corresponding control
registers when more than one pre-rank register is required.

Hsd-es-id: 1409533701
Original commit date: Tue Jun 18 13:47:59 2019 -0700
Change-Id: I7f50351860d8869e240b5a3bc865b0ba79e73673
Original commit hash: 03692df6a0c4a0e0a45a6c49a4b8ef05d4b7a22e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/MrcChipApi.c

================================================================================ 
Commit: 2828e10c182c041aa603666f0501369827b782de 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 9 09:08:29 2019 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/MemoryInit/Tgl: [TGL][MRC] DdrioInit bugs

1)   VccDllCompDataCCC.Bits.FFCodeRead = ((RxMode == MrcRxModeMatchedP) || (RxMode == MrcRxModeMatchedN)) ? ((DdrFrequency / 120) + 25) : ((DdrFrequency / 210) + 21);
In the above equation RxMode was missing therefore the condition will always be true.

2) TempVar1 = (VccIoMv > VccddqMv) ? (VccIoMv - (UINT32) VccddqMv) : 0; // VccIoMv could be less than VccddqMv
VccIo could be < Vccddq therefore to protect TempVar1 which is unsigned, check if VccIo is greater than Vccddq.

Hsd-es-id: 2207571920
Original commit date: Fri Jun 14 14:00:25 2019 -0700
Change-Id: I749cbb35a678797d0bb1a92dac130ee17ddac6d3
Original commit hash: 50c2da56d49b2dc9dd8ce34d4dea90aa9558a2f9

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: efa8cd0fede4b666976106044adce4225b42fc4d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 9 09:08:24 2019 -0700 
-------------------------------------------------------------------------------- 
TigerLakeBoardPkg/AdvancedAcpiDxe, BoardInitLib: Move PCD settings from DXE to PostMem

Move Board specific dynamic PCD settings from DXE to PEI PostMem
so Platform NVS can be initialized with the right PCD values.

Hsd-es-id: 1507235860
Original commit date: Thu Jun 13 15:39:58 2019 +0800
Change-Id: I0bb00d0f34ce31d5a13561b60ade85ed9e741182
Original commit hash: 7bc8c44695d41c6dbaff5b48f6ba6632ce9b2693

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/Acpi/AdvancedAcpiDxe/AdvancedAcpiDxe.inf
TigerLakeBoardPkg/TigerLakeHBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
TigerLakeBoardPkg/TigerLakeHBoards/Library/BoardInitLib/Dxe/DxeMultiBoardInitlib.inf
TigerLakeBoardPkg/TigerLakeHBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
TigerLakeBoardPkg/TigerLakeHBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPostMemLib.inf
TigerLakeBoardPkg/TigerLakeUBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
TigerLakeBoardPkg/TigerLakeUBoards/Library/BoardInitLib/Dxe/DxeMultiBoardInitlib.inf
TigerLakeBoardPkg/TigerLakeUBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
TigerLakeBoardPkg/TigerLakeUBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPostMemLib.inf
TigerLakeBoardPkg/TigerLakeYBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
TigerLakeBoardPkg/TigerLakeYBoards/Library/BoardInitLib/Dxe/DxeMultiBoardInitlib.inf
TigerLakeBoardPkg/TigerLakeYBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
TigerLakeBoardPkg/TigerLakeYBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPostMemLib.inf
TigerLakePlatSamplePkg/Features/UsbTypeC/Include/UsbTypeC.h
TigerLakePlatSamplePkg/Features/UsbTypeC/UsbTypeCDxe/UsbTypeCDxe.h
TigerLakePlatSamplePkg/PlatformPkg.dec

================================================================================ 
Commit: 65988568cc3dbc41a1e6f11fe87e3647491b6761 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 9 09:08:23 2019 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC CI

Thu Jun 20 01:26:23 2019 -0700
Original commit date: Thu Jun 20 01:26:23 2019 -0700
Original commit hash: 89da6cf2d8d65b68aad28094041e69b12a5a0b27

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: a2ad50e2b6807d84bcf706a0825010c57da516bd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 9 09:08:21 2019 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Clear WhiteSpace-Git Auto-Commit [Part 2] CI Replace tab characters with two spaces and trim trailing white space

Thu Jun 20 00:27:05 2019 -0700
Original commit date: Thu Jun 20 00:27:05 2019 -0700
Original commit hash: 0169d894c1c59f998542e9998e97dbca11e25975

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Itss/LibraryPrivate/PeiItssPolicyLib/PeiItssPolicyLibVer2.c
ClientOneSiliconPkg/Pch/AcpiTables/Dsdt/GpioLibObjectsVer2.asl

================================================================================ 
Commit: d02c8376aa7e73dc6019fa6cc14b091cf27cbc65 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 9 09:08:20 2019 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update CI Increment BIOS Major Version () and reset Minor Version to 0

Thu Jun 20 00:05:50 2019 -0700
Original commit date: Thu Jun 20 00:05:50 2019 -0700
Original commit hash: b6a93e03fd09e205391f2a245d8af70bf2449946

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 4eaa5ddf1f96a527f3ef4104124fabe8c391a79b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 9 09:08:19 2019 -0700 
-------------------------------------------------------------------------------- 
[JSL] Display GPIO initialization for Jsp Rev1.

Unit Test :
 Bios is building with this change and booting to Os.
Hsd-es-id: NA

Original commit date: Wed Jun 19 12:16:05 2019 +0530
Change-Id: If1e636d1eb60330dfb559ffded234ba3a0252479
Original commit hash: 8f749b1bc4da755e9967ac11d3b5be30ae4a2fab

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioNativePrivateLibVer1.c

================================================================================ 
Commit: c6fec13ae1722e4ce3654d75695c2d0d5254460d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 9 09:08:19 2019 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Thu Jun 20 06:20:05 2019 +0000
Original commit date: Thu Jun 20 06:20:05 2019 +0000
Original commit hash: 19e6e988b61f859bd302ef59bdb92e03b9483a2b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 1e2da54d62c3e6742255d3690c0681c87fd172f5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 9 09:08:17 2019 -0700 
-------------------------------------------------------------------------------- 
Updates to RocketLake Build

Updating RocketLake with latest TigerLake

Hsd-es-id: N/A
Original commit date: Wed Jun 19 15:03:25 2019 -0700
Change-Id: Iaf4503aa10c11a67cdd12c09f99602855a6f143a
Original commit hash: 035e1d54563613cc4af592168b7e403bc29d50e2

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/RklCpu/Include/Register/CpuPcieRegs.h
ClientOneSiliconPkg/Fru/RklCpu/IncludePrivate/Register/CpuPsfRegs.h
ClientOneSiliconPkg/Fru/RklCpu/IncludePrivate/Register/FusaRegs.h
ClientOneSiliconPkg/Fru/RklCpu/PeiLib.dsc
ClientOneSiliconPkg/Product/RocketLake/RocketLakeSiliconPkg.dsc
ClientOneSiliconPkg/Product/RocketLake/SiPkgDxe.dsc

================================================================================ 
Commit: e4c46b30381c3b3597943d50a9ee85c520f7ef2d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 9 09:08:16 2019 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/MemoryInit/Tgl: LPDDR5 Extend TxDq1D to sweep full range

There is some cycle offset between two bytes on the same part which is unexpected.
To handle this, we need to sweep the full range of the TxDqPi till we exhaust the CR or find the passing region to center in.

This commit is the last to enable LP5 functionally.  Updating MRC revision to 0.3.0.0.

Hsd-es-id: 2207772430
Original commit date: Thu Jun 13 20:03:20 2019 -0700
Change-Id: Iaedaea18794a08d7d0f17ce04859606489f7c40d
Original commit hash: 458e579e3d5ce3c58e8414ad833bc2f1f1d5e680

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcDebugPrint.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCommon.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h.orig
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteDqDqs.c

================================================================================ 
Commit: b9097e2170ec1c61e9e5381c703831655c5ecdc7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 9 09:08:15 2019 -0700 
-------------------------------------------------------------------------------- 
UART TRC Part 3 - Add Debug Library support for Uart configuration and higher baud rate benefit

Redesign UART Debug Lib Property usage by adding new librarires and setup option to support UARTs configuration
- BIOS to support PCI mode for UART controller for debug logs
- Fixed PcdSerialIoUartMode

Hsd-es-id: 1408348238
Hsd-es-id: 2206436605
Hsd-es-id: 1605462669
Hsd-es-id: 1409393566
Original commit date: Tue Mar 19 13:02:59 2019 -0700
Change-Id: I3a938a078a977f40213b4f8f2185543711f36947
Original commit hash: 192364a42787bb4a119969f2ea102cde08afeb2b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Library/SerialIoUartDebugPropertyPcdLib.h
ClientOneSiliconPkg/IpBlock/SerialIo/Uart/Library/SerialIoUartDebugPropertyPcdLib/SerialIoUartDebugPropertyPcdLib.c
ClientOneSiliconPkg/IpBlock/SerialIo/Uart/Library/SerialIoUartDebugPropertyPcdLib/SerialIoUartDebugPropertyPcdLib.inf
ClientOneSiliconPkg/Pch/Include/Library/PchSerialIoUartLib.h
ClientOneSiliconPkg/Pch/Library/BasePchSerialIoUartLibNull/BasePchSerialIoUartLibNull.c
ClientOneSiliconPkg/Pch/Library/PeiDxeSmmPchSerialIoUartLib/PchSerialIoUartLib.c
ClientOneSiliconPkg/Pch/Library/PeiDxeSmmPchSerialIoUartLib/PchSerialIoUartPrivateLib.c
ClientOneSiliconPkg/Pch/Library/PeiDxeSmmPchSerialIoUartLib/PchSerialIoUartPrivateLib.h
ClientOneSiliconPkg/Pch/Library/PeiPchPolicyLib/PeiPchPolicyLib.c
ClientOneSiliconPkg/Pch/Library/PeiPchPolicyLib/PeiPchPolicyLib.inf
ClientOneSiliconPkg/Pch/Library/SecPchLib/SecPchLib.c
ClientOneSiliconPkg/Pch/Library/SecPchLib/SecPchLib.inf
ClientOneSiliconPkg/Pch/Library/SecPchLib/SecPchLibFsp.inf
ClientOneSiliconPkg/Product/TigerLake/SiPkgCommonLib.dsc
ClientOneSiliconPkg/SiPkg.dec.template
TigerLakeBoardPkg/BoardPkg.dsc
TigerLakeFspPkg/Include/Library/FspSerialIoUartDebugHelperLib.h
TigerLakeFspPkg/Library/FspSerialIoUartDebugHelperLib/FspSerialIoUartDebugHelperLib.c
TigerLakeFspPkg/Library/FspSerialIoUartDebugHelperLib/FspSerialIoUartDebugHelperLib.inf
TigerLakeFspPkg/Library/FspSerialIoUartDebugHelperLib/FspSerialIoUartDebugHelperLibNull.c
TigerLakeFspPkg/Library/FspSerialIoUartDebugHelperLib/FspSerialIoUartDebugHelperLibNull.inf
TigerLakeFspPkg/Library/FspSiliconCommonLib/FspSiliconCommonLib.c
TigerLakeFspPkg/Library/FspSiliconCommonLib/FspSiliconCommonLib.inf
TigerLakeFspPkg/Library/SerialPortLib/SerialPortLib.c
TigerLakeFspPkg/Library/SerialPortLib/SerialPortLib.inf
TigerLakeFspPkg/TigerLakeFspPkg.dsc
TigerLakeFspPkg/TigerLakeFspPkg.fdf
TigerLakeFspPkg/Upd/FspmUpd.dsc
TigerLakeFspPkg/Upd/FsptUpd.dsc
TigerLakePlatSamplePkg/Features/PlatformStatusCodeHandler/Pei/PlatformStatusCodeHandlerPei.c
TigerLakePlatSamplePkg/Features/PlatformStatusCodeHandler/Pei/PlatformStatusCodeHandlerPei.h
TigerLakePlatSamplePkg/Features/PlatformStatusCodeHandler/Pei/PlatformStatusCodeHandlerPei.inf
TigerLakePlatSamplePkg/Features/PlatformStatusCodeHandler/Pei/SerialIoUartStatusCodeWorker.c
TigerLakePlatSamplePkg/Features/PlatformStatusCodeHandler/RuntimeDxe/PlatformStatusCodeHandlerRuntimeDxe.c
TigerLakePlatSamplePkg/Features/PlatformStatusCodeHandler/RuntimeDxe/PlatformStatusCodeHandlerRuntimeDxe.h
TigerLakePlatSamplePkg/Features/PlatformStatusCodeHandler/RuntimeDxe/PlatformStatusCodeHandlerRuntimeDxe.inf
TigerLakePlatSamplePkg/Features/PlatformStatusCodeHandler/RuntimeDxe/SerialIoUartStatusCodeWorker.c
TigerLakePlatSamplePkg/Features/PlatformStatusCodeHandler/Smm/PlatformStatusCodeHandlerSmm.c
TigerLakePlatSamplePkg/Features/PlatformStatusCodeHandler/Smm/PlatformStatusCodeHandlerSmm.h
TigerLakePlatSamplePkg/Features/PlatformStatusCodeHandler/Smm/PlatformStatusCodeHandlerSmm.inf
TigerLakePlatSamplePkg/Features/PlatformStatusCodeHandler/Smm/SerialIoUartStatusCodeWorker.c
TigerLakePlatSamplePkg/Include/Library/SerialIoUartDebugHelperLib.h
TigerLakePlatSamplePkg/Include/Library/SerialIoUartDebugPropertyLib.h
TigerLakePlatSamplePkg/Include/OemSetup.h
TigerLakePlatSamplePkg/Include/Setup.h
TigerLakePlatSamplePkg/Library/BaseDebugLibAllDebugPort/BaseDebugLibAllDebugPort.inf
TigerLakePlatSamplePkg/Library/BaseDebugLibAllDebugPort/DebugLib.c
TigerLakePlatSamplePkg/Library/BaseSerialIoUartDebugHelperLib/BaseSerialIoUartDebugHelperLib.c
TigerLakePlatSamplePkg/Library/BaseSerialIoUartDebugHelperLib/BaseSerialIoUartDebugHelperLib.inf
TigerLakePlatSamplePkg/Library/BaseSerialIoUartDebugHelperLib/BaseSerialIoUartDebugHelperLibNull.c
TigerLakePlatSamplePkg/Library/BaseSerialIoUartDebugHelperLib/BaseSerialIoUartDebugHelperLibNull.inf
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLib.inf
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLibFsp.inf
TigerLakePlatSamplePkg/Library/SerialIoUartDebugPropertyLib/BaseSerialIoUartDebugPropertyLib.c
TigerLakePlatSamplePkg/Library/SerialIoUartDebugPropertyLib/BaseSerialIoUartDebugPropertyLib.inf
TigerLakePlatSamplePkg/Library/SerialIoUartDebugPropertyLib/DxeCoreSerialIoUartDebugPropertyLib.c
TigerLakePlatSamplePkg/Library/SerialIoUartDebugPropertyLib/DxeCoreSerialIoUartDebugPropertyLib.inf
TigerLakePlatSamplePkg/Library/SerialIoUartDebugPropertyLib/DxeSmmSerialIoUartDebugPropertyLib.c
TigerLakePlatSamplePkg/Library/SerialIoUartDebugPropertyLib/DxeSmmSerialIoUartDebugPropertyLib.inf
TigerLakePlatSamplePkg/Library/SerialIoUartDebugPropertyLib/PeiSerialIoUartDebugPropertyLib.c
TigerLakePlatSamplePkg/Library/SerialIoUartDebugPropertyLib/PeiSerialIoUartDebugPropertyLib.inf
TigerLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPreMem.c
TigerLakePlatSamplePkg/PlatformPkg.dec
TigerLakePlatSamplePkg/Setup/PchSetup.c
TigerLakePlatSamplePkg/Setup/PchSetup.hfr
TigerLakePlatSamplePkg/Setup/Setup.inf
TigerLakePlatSamplePkg/Setup/StatusCodeSetup.hfr
TigerLakePlatSamplePkg/Setup/StatusCodeSetup.uni

================================================================================ 
Commit: 6672f2ccff0bfb4757a6351e0b16b5e5cc562178 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 9 09:08:08 2019 -0700 
-------------------------------------------------------------------------------- 
Support for the TGL Y AEP board MRC support
 URL: https://hsdes.intel.com/appstore/article/#/2207472794

Hsd-es-id: 2207472794
Original commit date: Wed Jun 19 15:00:34 2019 -0700
Change-Id: I872df425a404da020e448478d061d6ad7c57d5c9
Original commit hash: 7821d26af8748c55f085185c83087a52b2fcf33b

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/TigerLakeYBoards/Library/BoardInitLib/Pei/BoardSaConfigPreMem.h
TigerLakeBoardPkg/TigerLakeYBoards/Library/BoardInitLib/Pei/BoardSaInitPreMemLib.c

================================================================================ 
Commit: d144470482e3ee8ab219fd53e37906200a5dbe1f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 9 09:08:05 2019 -0700 
-------------------------------------------------------------------------------- 
[TGL-H] [GPIO] Defines of GPIO Groups are not coherent with CrWebView

1. mPchHGpioGroupInfo updated
2. Defines GPIO_VER2_H_* updated
3. ACPI GPCH has been updated

Hsd-es-id: 1807834728
Original commit date: Mon Jun 10 15:40:49 2019 +0200
Change-Id: If8086f6a039865680326be6540735b44087307f3
Original commit hash: 1c1cc5750ba6d98c75ad6447ba94a2a5cbbe6b02

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Pins/GpioPinsVer2H.h
ClientOneSiliconPkg/Include/Register/GpioRegsVer2.h
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioNamesVer2.c
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioPrivateLibVer2.c
ClientOneSiliconPkg/Pch/AcpiTables/Dsdt/GpioLibObjectsVer2.asl

================================================================================ 
Commit: d817209d0e7fd51a56acf6882dc22c69ac3c46fa 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 9 09:08:03 2019 -0700 
-------------------------------------------------------------------------------- 
[TGL-H] [ITSS] mPchHOnlyDevIntConfig is not coherent with Chapter06_TGP_RegMaps

- Arrays mDevIntConfig, mPchLpOnlyDevIntConfig and mPchHOnlyDevIntConfig changed
  according to Chapter06_TGP_RegMaps.docx

Hsd-es-id: 1807858623
Original commit date: Fri Jun 14 15:28:24 2019 +0200
Change-Id: Ia2ec8bff21d2f5a822832f3d32bc492655a270da
Original commit hash: 0481c73b42b4f6570a0ff084bfd878b84bfdf564

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/Itss/InterruptConfig.h
ClientOneSiliconPkg/IpBlock/Itss/LibraryPrivate/PeiItssLib/PchDevIntInfoVer2H.c
ClientOneSiliconPkg/IpBlock/Itss/LibraryPrivate/PeiItssPolicyLib/PeiItssPolicyLibVer2.c

================================================================================ 
Commit: bd75b673dcbc0fbe231c5712235a7db839291f76 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 9 09:08:02 2019 -0700 
-------------------------------------------------------------------------------- 
Added SPD table for the TGL Y AEP board

Hsd-es-id: 2207139483

Original commit date: Wed Jun 19 07:16:53 2019 -0700
Change-Id: I7bd21990fa416d2543b25213cdfbe9981d64d00e
Original commit hash: 5553f9cf21e36d045305cdc58a5a42c0da29a295

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/Include/Library/BoardConfigLib.h
TigerLakeBoardPkg/Library/PeiBoardConfigLib/PeiSpdTables.c
TigerLakeBoardPkg/TigerLakeYBoards/Library/BoardInitLib/Pei/BoardSaInitPreMemLib.c

================================================================================ 
Commit: 074c0b5f920a816a56b90de633fb345ba1b8353b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 9 09:07:59 2019 -0700 
-------------------------------------------------------------------------------- 
Revert "[TGL PCIe] PCH PCIe config block to use common config block"

This reverts commit c3617856c741a587cb74128ea929f96ec5eabb01.
It has caused "ASSERT d:\bios\git\tgl\Intel\ClientOneSiliconPkg\IpBlock\PcieRp\LibraryPrivate\PeiPcieRpInitLib\PcieLinkEq.c(767): ((BOOLEAN)(0==1))"

Hsd-es-id: 1807080646
Original commit date: Wed Jun 19 18:49:55 2019 +0800
Change-Id: Ic374211900b2f64d0d903ea3e050f134c1176a47
Original commit hash: 5de57be26dd0aa021fc3aafd00ac03e2642ddb54

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/PcieRp/PchPcieRp/PchPcieRpConfig.h
ClientOneSiliconPkg/Include/ConfigBlock/PcieRp/PcieConfig.h
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLib.inf
ClientOneSiliconPkg/IpBlock/Gbe/LibraryPrivate/PeiGbeInitLib/PeiGbeInitLib.c
ClientOneSiliconPkg/IpBlock/PcieRp/IncludePrivate/Library/PciExpressHelpersLib.h
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PciExpressHelpersLibrary/PciExpressHelpersLibrary.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PeiPcieRpInitLib.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PeiPcieRpInitLibVer1.inf
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PeiPcieRpInitLibVer2.inf
ClientOneSiliconPkg/IpBlock/Rst/LibraryPrivate/PeiRstPrivateLib/PeiRstPrivateLib.c
ClientOneSiliconPkg/Pch/IncludePrivate/PchConfigHob.h
ClientOneSiliconPkg/Pch/Library/PeiPchPolicyLib/PchPrintPolicy.c
ClientOneSiliconPkg/Pch/Library/PeiPchPolicyLib/PeiPchPolicyLib.c
ClientOneSiliconPkg/Pch/Library/PeiPchPolicyLib/PeiPchPolicyLib.inf
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PchHobs.c
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PchHsio.c
ClientOneSiliconPkg/Pch/PchInit/Dxe/PchAcpi.c
ClientOneSiliconPkg/Pch/PchInit/Dxe/PchAcpiEbg.c
ClientOneSiliconPkg/Pch/PchInit/Smm/PchPcieSmm.c
ClientOneSiliconPkg/SiPkg.dec.template
ClientOneSiliconPkg/SystemAgent/Library/PeiSaPolicyLib/PeiSaPolicyLib.c
ClientOneSiliconPkg/SystemAgent/SaInit/Smm/CpuPcieSmm.c
TigerLakeFspPkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c
TigerLakeFspPkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLib.inf
TigerLakeFspPkg/Upd/FspsUpd.dsc
TigerLakePlatSamplePkg/Library/PeiPolicyDebugLib/PeiPchPolicyDebugLib.c
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c

================================================================================ 
Commit: fc862e395fd975678724bde0fa4ef46df4f83be2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 9 09:07:57 2019 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Wed Jun 19 17:11:26 2019 +0000
Original commit date: Wed Jun 19 17:11:26 2019 +0000
Original commit hash: e99e4e9033c1af60e381839566dd5975c110ac94

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: b879d6fdb4f77de7570077a1a6b9ddd6d8d5a5f1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 9 09:07:55 2019 -0700 
-------------------------------------------------------------------------------- 
[TGL][A0] PEG60 BIOS programming - cpu.peg60.cfg.advmctrl.pmreqcwc=0x2

Hsd-es-id:1507277748

Original commit date: Wed Jun 19 15:14:19 2019 +0530
Change-Id: Iae52bdc66542234dc51127217e925bf52cf0a555
Original commit hash: f5a1d9d8021b0f5323e8c885c54b59f91634f95f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLib.c

================================================================================ 
Commit: 6ec5122dfe845fcd578aeab353b565a39c5434b6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 9 09:07:54 2019 -0700 
-------------------------------------------------------------------------------- 
[TGL][PEG] Need to program VWE for CLKREQ flow

Hsd-es-id:1607354349

Original commit date: Fri Jun 14 16:44:41 2019 +0530
Change-Id: Ie4fb7fa5ebdc3a106e0bb2344ffb9940dd7ed9f9
Original commit hash: b292a3912fe294ea760d77ae736a78730aa0db4d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/TglCpu/Include/Register/CpuPcieRegs.h
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPciePreMemRpInitLib.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLib.c
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioPrivateLib.c
TigerLakeBoardPkg/TigerLakeUBoards/Include/TigerLakeUBoardConfigPatchTable.h
TigerLakeBoardPkg/TigerLakeUBoards/Library/BoardInitLib/Pei/GpioTableTglUPostMem.h
TigerLakeBoardPkg/TigerLakeUBoards/Library/BoardInitLib/Pei/GpioTableTglUPreMem.h
TigerLakeBoardPkg/TigerLakeYBoards/Include/TigerLakeYBoardConfigPatchTable.h
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdate.c

================================================================================ 
Commit: bf37cf07228fdef4cbe583196204e5cac6a05425 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 9 09:07:48 2019 -0700 
-------------------------------------------------------------------------------- 
Enable SAM support for RKL

Hsd-es-id: NA
Original commit date: Wed Jun 19 11:39:21 2019 +0530
Change-Id: I2b56cfc644272e99941b0c9fdda83634178adcf9
Original commit hash: 83843cc7038b99b4b6f6a2b3ea025769b060ecd7

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/RklCpu/IncludePrivate/CpuSbInfo.h
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeInitLib/PchMeUma.c
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeInitLib/PeiMeInitLib.inf
ClientOneSiliconPkg/Product/RocketLake/RocketLakeSiliconPkg.dsc
ClientOneSiliconPkg/SystemAgent/Include/Library/SaPlatformLib.h
ClientOneSiliconPkg/SystemAgent/Library/PeiDxeSmmSaPlatformLib/SaPlatformLibrary.c

================================================================================ 
Commit: 24d564335409476d883d8af5d1fb8a776bd9818e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 9 09:07:48 2019 -0700 
-------------------------------------------------------------------------------- 
1807722802: Re-Introduce SPS Config Block in Client's environment

Hsd-es-id: 1807722802
Original commit date: Wed May 22 13:35:55 2019 +0200
Change-Id: I16849a5d17925b81ad5f0845b61f7d405094ca08
Original commit hash: d79d7bd8d0c72121e2f4fc2c153aee55ddbfd3a4

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Library/PeiSpsPreMemPolicyLib.h

================================================================================ 
Commit: f618905cf76a34918ba35568620d46c44a1867b6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 9 09:07:47 2019 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/IpBlock: Creating CpuPsfInit Lib and Null lib

The change include creating a new Cpu Psf initialization library inside the C1S ipblock PeiCpuPsfInitLib.
Currently PsfInit() is required for TGL only which is call from SA SaOnPolicyInstalled() protected by
preproccessor maro for TGL . The aim is to keep the call folow generic accross the platforms.
For platforms other that TGL PsfInit() call should land in null library, hence created PeiCpuPsfInitLibNull.

Hsd-es-id: 1607355925
Original commit date: Mon Jun 10 12:07:04 2019 +0530
Change-Id: I3bd164197869521d8a252b5a0ab1f174661d7896
Original commit hash: 4c7cd325870e8a4718f64f264c097bd38f4ce1dd

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/TglCpu/IncludePrivate/Register/CpuPsfRegs.h
ClientOneSiliconPkg/Fru/TglCpu/PeiLib.dsc
ClientOneSiliconPkg/IpBlock/Psf/IncludePrivate/Library/PeiCpuPsfInitLib.h
ClientOneSiliconPkg/IpBlock/Psf/LibraryPrivate/PeiCpuPsfInitLib/PeiCpuPsfInitLib.c
ClientOneSiliconPkg/IpBlock/Psf/LibraryPrivate/PeiCpuPsfInitLib/PeiCpuPsfInitLib.inf
ClientOneSiliconPkg/IpBlock/Psf/LibraryPrivate/PeiCpuPsfInitLibNull/PeiCpuPsfInitLibNull.c
ClientOneSiliconPkg/IpBlock/Psf/LibraryPrivate/PeiCpuPsfInitLibNull/PeiCpuPsfInitLibNull.inf
ClientOneSiliconPkg/IpBlock/TraceHub/LibraryPrivate/PeiCpuTraceHubLib/PeiCpuTraceHubLib.c
ClientOneSiliconPkg/SystemAgent/Include/SaRegs.h
ClientOneSiliconPkg/SystemAgent/LibraryPrivate/PeiSaInitLib/PeiSaInitLib.inf
ClientOneSiliconPkg/SystemAgent/LibraryPrivate/PeiSaInitLib/PeiSaInitLibFsp.inf
ClientOneSiliconPkg/SystemAgent/LibraryPrivate/PeiSaInitLib/SaInitPreMem.c
TigerLakeFspPkg/TigerLakeFspPkg.dsc

================================================================================ 
Commit: d67be6b5d204ef12f21e6f406cd257ee580ee8a9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 9 09:07:46 2019 -0700 
-------------------------------------------------------------------------------- 
Move TwoLm Policy code and Hob from SA to TwoLm Ip.

Hsd-es-id: 1409259022
Original commit date: Tue Apr 9 08:37:30 2019 -0700
Change-Id: I5a9d6cf1c20e648ac7ec2bdd777017c6dceea827
Original commit hash: dae9a06bfc82790e16dab7b227fe0bcb34b6b95b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/RklCpu/PeiLib.dsc
ClientOneSiliconPkg/Fru/TglCpu/PeiLib.dsc
ClientOneSiliconPkg/Include/Ppi/SiPolicy.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMemoryMap.c
ClientOneSiliconPkg/IpBlock/TwoLm/IncludePrivate/Library/TwoLmPreMemPolicyLib.h
ClientOneSiliconPkg/IpBlock/TwoLm/LibraryPrivate/TwoLmInitLib/TwoLmInitLib.c
ClientOneSiliconPkg/IpBlock/TwoLm/LibraryPrivate/TwoLmInitLibNull/TwoLmInitLibNull.inf
ClientOneSiliconPkg/IpBlock/TwoLm/LibraryPrivate/TwoLmPreMemPolicyLib/TwoLmPreMemPolicyLib.c
ClientOneSiliconPkg/IpBlock/TwoLm/LibraryPrivate/TwoLmPreMemPolicyLib/TwoLmPreMemPolicyLib.inf
ClientOneSiliconPkg/IpBlock/TwoLm/LibraryPrivate/TwoLmPreMemPolicyLibNull/TwoLmPreMemPolicyLibNull.c
ClientOneSiliconPkg/IpBlock/TwoLm/LibraryPrivate/TwoLmPreMemPolicyLibNull/TwoLmPreMemPolicyLibNull.inf
ClientOneSiliconPkg/Library/PeiSiPolicyLib/PeiSiPolicyLib.inf
ClientOneSiliconPkg/Library/PeiSiPolicyLib/PeiSiPolicyLibPreMem.c
ClientOneSiliconPkg/Library/PeiSiPolicyLib/PeiSiPolicyLibrary.h
ClientOneSiliconPkg/SiPkg.dec.template
ClientOneSiliconPkg/SystemAgent/Library/PeiSaPolicyLib/PeiSaPolicyLib.c
ClientOneSiliconPkg/SystemAgent/Library/PeiSaPolicyLib/SaPrintPolicy.c
ClientOneSiliconPkg/SystemAgent/LibraryPrivate/PeiSaInitLib/PeiSaInitLib.inf
ClientOneSiliconPkg/SystemAgent/LibraryPrivate/PeiSaInitLib/PeiSaInitLibFsp.inf
ClientOneSiliconPkg/SystemAgent/LibraryPrivate/PeiSaInitLib/SaInitPreMem.c
TigerLakeFspPkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLib.inf
TigerLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiPolicyUpdatePreMemLib.inf
TigerLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSaPolicyUpdatePreMem.c
TigerLakeFspPkg/TigerLakeFspPkg.dsc

================================================================================ 
Commit: b035a9deb38b5bf95b51687df5405ccffc23c244 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 9 09:07:44 2019 -0700 
-------------------------------------------------------------------------------- 
[TGL-A0] [PO] PCIE Gfx Card On PEG60 is not outputting EFI Signal, Driver cannot load due to insufficient resources[POE Blocker]

Adding PEG 60 controller for scanning the OPROM

Hsd-es-id: 2207627738

Original commit date: Thu Jun 13 15:59:23 2019 +0530
Change-Id: I75a9eac9b828fa1f20367ebb3e1ff210cef36753
Original commit hash: 69791d7a9dee6737bb2b9ffb7763bb92cad3484d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SystemAgent/AcpiTables/SaSsdt/CpuPcieRpCommon.asl
TigerLakePlatSamplePkg/Library/DxePlatformBootManagerLib/BdsPlatform.c
TigerLakePlatSamplePkg/Library/DxePlatformBootManagerLib/DxePlatformBootManagerLib.inf
TigerLakePlatSamplePkg/Library/DxePlatformBootManagerLib/PlatformData.c

================================================================================ 
Commit: b2fb11ca29783c3814a1e02cabb42929ce6613bd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 9 09:07:44 2019 -0700 
-------------------------------------------------------------------------------- 
[TGL][PEG]Add setup option for Secured Register Lock

Hsd-es-id:1607355298

Original commit date: Sat Jun 15 15:43:00 2019 +0530
Change-Id: Ie55434eeb9f4e09ea0fc04626d38b5fb163ff9ae
Original commit hash: cd7469bf8221f536a2f746b61393310b9ac7033f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/CpuPcieRp/CpuPcieRpConfig.h
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPciePolicyLib/PeiCpuPciePolicyLib.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLib.c
TigerLakeFspPkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdate.c
TigerLakeFspPkg/Upd/FspsUpd.dsc
TigerLakePlatSamplePkg/Include/SetupVariable.h
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdate.c
TigerLakePlatSamplePkg/Setup/SaSetup.hfr
TigerLakePlatSamplePkg/Setup/SaSetup.uni

================================================================================ 
Commit: 73c8c2ca6cebc10b0d64fc4534a061c9bba0d809 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 9 09:07:42 2019 -0700 
-------------------------------------------------------------------------------- 
[TGL][A0] BIOS boot got BSOD due to TcssUcmDevice enabled

Temp disable TcssUcmDevice on Setup data to fix

Hsd-es-id: 1507278534
Original commit date: Wed Jun 19 18:06:21 2019 +0800
Change-Id: I1d658fe591c1960147a75dc8e479905e4a7b5c79
Original commit hash: 4de8a4c057944ec5ad01cb253c1cd1cfe34fe482

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/Setup/PlatformSetup.hfr

================================================================================ 
Commit: 26ccc6b2bc30b73d82c2d3068dda196b8c21680f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 9 09:07:41 2019 -0700 
-------------------------------------------------------------------------------- 
[JSL MRC] Fixup Rebase MRC to 0.0.4.69 ICL

Fixup below checkin:
https://git-amr-7.devtools.intel.com/gerrit/#/c/49725/

Hsd-es-id: NA
Original commit date: Wed Jun 19 10:58:18 2019 +0800
Change-Id: I1f62b39f2198fd370dae5c600129d88603dd2e1c
Original commit hash: c2ce9215bf105a3f35958c8f41cc8b475b1a67a7

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/Library/PeiMemPolicyLib/MrcOemPlatform.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
ClientOneSiliconPkg/SystemAgent/Include/Register/Hostbridgecommon.h
ClientOneSiliconPkg/SystemAgent/Include/Register/Mchbarcommon.h
ClientOneSiliconPkg/SystemAgent/Include/SaRegs.h
ClientSiliconPkg/ClientSiliconPkg.dec
ClientSiliconPkg/SampleCode/IntelFrameworkPkg/Include/Guid/SmramMemoryReserve.h

================================================================================ 
Commit: 4c8062f5fb5d287439d0865a0f79963b95577dfb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 9 09:07:40 2019 -0700 
-------------------------------------------------------------------------------- 
[TGL][A0] BIOS debug build image boot assert at TCSSINIT

1. If CPU XHCI is disabled, then skip the TcssInit.
2. Check the TBT DMA of TCSS DEVEN, and skip the ASSERT if the TBT DMA is disabled.

Hsd-es-id: 1507277510
Original commit date: Wed Jun 19 10:59:32 2019 +0800
Change-Id: I28197ed76d7c22f6555c4e83e2c5a9a9930111a1
Original commit hash: 0795c2618adad9358218680bb203f97942da7d67

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Tcss/LibraryPrivate/PeiTcssInitLib/TcssInit.c

================================================================================ 
Commit: 0dba215e3127974ba0c24f6a72ebc250a0cf656b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 9 09:07:40 2019 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC CI

Wed Jun 19 01:26:19 2019 -0700
Original commit date: Wed Jun 19 01:26:19 2019 -0700
Original commit hash: b042cfa33a451d00273f12421e7ff4cff962e230

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: 62b60c2b2a9274d96b9ff36ff41f31fa26f8b34d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 9 09:07:38 2019 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Clear WhiteSpace-Git Auto-Commit [Part 2] CI Replace tab characters with two spaces and trim trailing white space

Wed Jun 19 00:29:36 2019 -0700
Original commit date: Wed Jun 19 00:29:36 2019 -0700
Original commit hash: 1016924db5050442c87c4f66749f78fd2b694f2e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: b47ce64fcc5e442cd235f3f7115208df29fb3260 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 9 09:07:36 2019 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update CI Increment BIOS Major Version () and reset Minor Version to 0

Wed Jun 19 00:06:13 2019 -0700
Original commit date: Wed Jun 19 00:06:13 2019 -0700
Original commit hash: 12097c785bb248a4e3474f0ed810b7acb4575bc5

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 6bc1b1962b6b462a3ae24637ff26236908af9989 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 9 09:07:36 2019 -0700 
-------------------------------------------------------------------------------- 
Fix TigerLakeBoardPkg ChkFormat fail issue

Some files have incorrect format in TigerLakeBoardPkg.
These incorrect files format need from unix format convert to Dos format.

Hsd-es-id: 1507267713
Original commit date: Thu Jun 13 16:54:49 2019 +0800
Change-Id: Ied749317cff5123270e94628e2afb404f40e373d
Original commit hash: 22e751459c7e8f324d28b69569cc8b74a86f73d2

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/Acpi/AcpiTables/AcpiTables.inf
TigerLakeBoardPkg/Acpi/AcpiTables/Dsdt/Als.asl
TigerLakeBoardPkg/Acpi/AcpiTables/Dsdt/AmlUpd.asl
TigerLakeBoardPkg/Acpi/AcpiTables/Dsdt/Cpu.asl
TigerLakeBoardPkg/Acpi/AcpiTables/Dsdt/DiscreteConnectivity.asl
TigerLakeBoardPkg/Acpi/AcpiTables/Dsdt/DiscreteConnectivityReset.asl
TigerLakeBoardPkg/Acpi/AcpiTables/Dsdt/Dsdt.asl
TigerLakeBoardPkg/Acpi/AcpiTables/Dsdt/Gpe.asl
TigerLakeBoardPkg/Acpi/AcpiTables/Dsdt/LpcDev.asl
TigerLakeBoardPkg/Acpi/AcpiTables/Dsdt/PciDrc.asl
TigerLakeBoardPkg/Acpi/AcpiTables/Dsdt/PcieDock.asl
TigerLakeBoardPkg/Acpi/AcpiTables/Dsdt/Platform.asl
TigerLakeBoardPkg/Acpi/AcpiTables/Dsdt/PowerMeter.asl
TigerLakeBoardPkg/Acpi/AcpiTables/Dsdt/Psm.asl
TigerLakeBoardPkg/Acpi/AcpiTables/Dsdt/Sio/H8S2113Sio.asl
TigerLakeBoardPkg/Acpi/AcpiTables/Dsdt/Sio/NatCom.asl
TigerLakeBoardPkg/Acpi/AcpiTables/Dsdt/Sio/NatLpt.asl
TigerLakeBoardPkg/Acpi/AcpiTables/Dsdt/Sio/NatSio.asl
TigerLakeBoardPkg/Acpi/AcpiTables/Dsdt/Sio/Nct6776FCom.asl
TigerLakeBoardPkg/Acpi/AcpiTables/Dsdt/Sio/Nct6776FHwMon.asl
TigerLakeBoardPkg/Acpi/AcpiTables/Dsdt/Sio/Nct6776FSio.asl
TigerLakeBoardPkg/Acpi/AcpiTables/Dsdt/Sio/Wpcn381UCom.asl
TigerLakeBoardPkg/Acpi/AcpiTables/Dsdt/Sio/Wpcn381ULpt.asl
TigerLakeBoardPkg/Acpi/AcpiTables/Dsdt/Sio/Wpcn381USio.asl
TigerLakeBoardPkg/Acpi/AcpiTables/Dsdt/TimeAndAlarmDevice.asl
TigerLakeBoardPkg/Acpi/AcpiTables/Dsdt/Wifi.asl
TigerLakeBoardPkg/Acpi/AcpiTables/Dsdt/WifiDynamicSar.asl
TigerLakeBoardPkg/Acpi/AcpiTables/Dsdt/WifiRegulatory.asl
TigerLakeBoardPkg/Acpi/AcpiTables/Dsdt/WifiThermal.asl
TigerLakeBoardPkg/Acpi/AcpiTables/Ecdt/Ecdt.h
TigerLakeBoardPkg/Acpi/AcpiTables/Facs/Facs.h
TigerLakeBoardPkg/Acpi/AcpiTables/Fadt/Fadt6.1.h
TigerLakeBoardPkg/Acpi/AcpiTables/Hpet/Hpet.h
TigerLakeBoardPkg/Acpi/AcpiTables/Include/AcpiCommon.h
TigerLakeBoardPkg/Acpi/AcpiTables/Madt/Madt.h
TigerLakeBoardPkg/Acpi/AcpiTables/Mcfg/Mcfg.h
TigerLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/RTD3RstRaid.asl
TigerLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/Rtd3Cnvi.asl
TigerLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/Rtd3Common.asl
TigerLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/Rtd3I2cTouchDev.asl
TigerLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/Rtd3Pcie.asl
TigerLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/Rtd3PcieSsdStorage.asl
TigerLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/Rtd3RstRemap.asl
TigerLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/Rtd3Sata.asl
TigerLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/Rtd3SataPort.asl
TigerLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/Rtd3SptSata.asl
TigerLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/TglURvpRtd3.asl
TigerLakeBoardPkg/Acpi/AcpiTables/SsdtRvp/Thermal.asl
TigerLakeBoardPkg/Acpi/AcpiTables/SsdtSds/ThermalSds.asl
TigerLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciWrapper.asl
TigerLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c
TigerLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.h
TigerLakeBoardPkg/Acpi/AdvancedAcpiDxe/AdvancedAcpiDxe.inf
TigerLakeBoardPkg/Features/Setup/Library/PeiSetupDataCacheLib/PeiSetupDataCacheLib.c
TigerLakeBoardPkg/Features/Setup/Library/PeiSetupDataCacheLib/PeiSetupDataCacheLib.h
TigerLakeBoardPkg/Features/Setup/Library/PeiSetupDataCacheLib/PeiSetupDataCacheLib.inf
TigerLakeBoardPkg/Features/Setup/Library/PeiSetupInitLib/PeiSetupInitLib.c
TigerLakeBoardPkg/Include/Library/BoardConfigLib.h
TigerLakeBoardPkg/Include/Library/PeiDxeBoardIdsLib.h
TigerLakeBoardPkg/Include/PlatformBoardConfig.h
TigerLakeBoardPkg/Library/DxeBoardConfigLib/DxeBoardConfigLib.c
TigerLakeBoardPkg/Library/DxeBoardConfigLib/DxeBoardConfigLib.inf
TigerLakeBoardPkg/Library/PeiBoardConfigLib/PeiBoardConfigLib.inf
TigerLakeBoardPkg/Library/PeiBootModeLib/PeiBootModeLibInternal.h
TigerLakeBoardPkg/Library/PeiDxeBoardIdsLib/PeiDxeBoardIdsLib.c
TigerLakeBoardPkg/Library/PeiDxeBoardIdsLib/PeiDxeBoardIdsLib.inf
TigerLakeBoardPkg/TigerLakeHBoards/Library/BoardInitLib/Pei/BoardPchInitPreMemLib.c
TigerLakeBoardPkg/TigerLakeUBoards/Library/BoardInitLib/Pei/BoardPchInitPreMemLib.c
TigerLakeBoardPkg/TigerLakeYBoards/Library/BoardInitLib/Pei/BoardPchInitPreMemLib.c

================================================================================ 
Commit: ef2fee3abb8a0739ea09a436a77f6c27c3f1549f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 9 09:07:33 2019 -0700 
-------------------------------------------------------------------------------- 
PCIe convergence - clean up restricted code in PCIeRp Ipblock - take1

Remove restricted comments.

Hsd-es-id: 1607350995
Original commit date: Mon Jun 17 16:53:43 2019 +0800
Change-Id: I7acb786aabbee340230a3fcad1df8191c2187c61
Original commit hash: 8a8bb829e541fb9d2dd5845eb21f73d970c76ceb

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PciExpressHelpersLibrary/PciExpressHelpersLibrary.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPchPcieClocksLib/PeiPchPcieClocksLib.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PcieLinkEq.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PeiPcieRpInitLib.c

================================================================================ 
Commit: 6ad90a45b3fb661542ce7fc72377b5d339c04b91 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 9 09:07:33 2019 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Wed Jun 19 06:15:01 2019 +0000
Original commit date: Wed Jun 19 06:15:01 2019 +0000
Original commit hash: 818c591e0f7a9a2e5e9f02b611cdb8fcb5ed78a0

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 0017772a5ce49b8bb36b492769565a07d988160a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 9 09:07:31 2019 -0700 
-------------------------------------------------------------------------------- 
[TGL][A2][PO][LP4x]: Platform Settings option is missing in BIOS page[POE Blocker]

Add BoardIdTglULp4Type4 for tgl u lp4x config

Hsd-es-id: 2207749703
Original commit date: Wed Jun 19 10:59:48 2019 +0800
Change-Id: I80a6cacf3c9332a5484489cf78f00621c9f2df5f
Original commit hash: a31c288a643eeafb1b893801a3b79555f0d47455

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/Library/PeiBoardConfigLib/PeiBoardConfigLib.c

================================================================================ 
Commit: afd6291d27eddaa42e62632c8ebd3f334abc4d0b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 9 09:07:30 2019 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/MemoryInit/Tgl: Remove Proto timing support of tCWL for LPDDR5

Initial pre-si development had different timings based on vendor specific implementation.  Now the spec has an official JEDEC release, the vendor timings should be dropped.

Removed tWCL pre-JEDEC timings from:
  GetLpddr5tCWL()
  LPDDR5_WR_LATENCY_4t1_B struct
  EncodeWriteLatencyLpddr5()

Hsd-es-id: 1409483315
Original commit date: Wed Jun 5 17:59:08 2019 -0700
Change-Id: Ie061188b2c6f2831aa473752fe99799a2877f47f
Original commit hash: 4daa580384a48f4b407dcfc1ae85e6ac8da476bb

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr5.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr5Registers.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/SpdProcessing/MrcSpdProcessing.c

================================================================================ 
Commit: da89e7d0ca700af3b02a3bab7002794f92d7000d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 9 09:07:29 2019 -0700 
-------------------------------------------------------------------------------- 
Cypresscove CPUID support

Hsd-es-id: 1409253930
Original commit date: Wed May 29 17:32:53 2019 -0700
Change-Id: Ice01323a7ed6e4b75f6bb0cc7d71be06796b9be3
Original commit hash: e4fe24b3ed7fee4aa3fec11aff88a5e664a68c59

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/Include/CpuRegs.h
ClientOneSiliconPkg/Cpu/Library/PeiDxeSmmCpuPlatformLib/CpuPlatformLibrary.c
ClientOneSiliconPkg/SystemAgent/Include/Register/SaRegsHostBridge.h

================================================================================ 
Commit: 8ac72d2b770a279d4f4bb496b13ac5189fb76a98 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 9 09:07:28 2019 -0700 
-------------------------------------------------------------------------------- 
[TGL][C1S] Clean up the dead code from SaInit DXE

Clean up CpuPcieRpInitLibNull because it is already moved to IpBlock and a dead code under system agent folder.
clean up PcieComlex.c and header file because the function defined are not used and it has become a dead code.
SaEnableCmdRegForNpk should be cleaned up as it was a WA for CNL.

Hsd-es-id: 1607359854
Original commit date: Tue Jun 18 16:30:04 2019 +0530
Change-Id: I26d85c7198a12586cc5907d0a754c71832aed517
Original commit hash: e28e6bda139d0a668767984f4a764ed090695847

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SystemAgent/LibraryPrivate/PeiCpuPcieRpInitLibNull/PeiCpuPciePreMemRpInitLibNull.c
ClientOneSiliconPkg/SystemAgent/LibraryPrivate/PeiCpuPcieRpInitLibNull/PeiCpuPciePreMemRpInitLibNull.inf
ClientOneSiliconPkg/SystemAgent/LibraryPrivate/PeiCpuPcieRpInitLibNull/PeiCpuPcieRpInitLibNull.c
ClientOneSiliconPkg/SystemAgent/LibraryPrivate/PeiCpuPcieRpInitLibNull/PeiCpuPcieRpInitLibNull.inf
ClientOneSiliconPkg/SystemAgent/SaInit/Dxe/PcieComplex.c
ClientOneSiliconPkg/SystemAgent/SaInit/Dxe/PcieComplex.h
ClientOneSiliconPkg/SystemAgent/SaInit/Dxe/SaAcpi.c
ClientOneSiliconPkg/SystemAgent/SaInit/Dxe/SaInit.c
ClientOneSiliconPkg/SystemAgent/SaInit/Dxe/SaInit.h
ClientOneSiliconPkg/SystemAgent/SaInit/Dxe/SaInitDxe.c
ClientOneSiliconPkg/SystemAgent/SaInit/Dxe/SaInitDxe.h
ClientOneSiliconPkg/SystemAgent/SaInit/Dxe/SaInitDxe.inf
ClientOneSiliconPkg/SystemAgent/SaInit/Dxe/SaInitDxeJsp.inf

================================================================================ 
Commit: adfb6c11121ba531cf92c0dbfdea7d549e066fb9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 9 09:07:28 2019 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Wed Jun 19 04:21:01 2019 +0000
Original commit date: Wed Jun 19 04:21:01 2019 +0000
Original commit hash: ffa02882934da803813da3f1f3187d3b5f5a0ddb

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 38eee72f5537184dd7fd9ccc3b373c6992d82790 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 9 09:07:27 2019 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/MemoryInit/Tgl: OREFI_RI is programmed incorrectly for LPDDR5

Issue:
  The register field OREFI_RI is unique to many of the other registers in the MC.  It is in terms of DCLK instead of WCK/tCK.  MRC currently has it coded to be scaled by 4 to convert from tCK to WCK.  This scaling is not needed.  The register POR of 0x40 should be applied without scaling.

Change:
  Removed the check for LPDDR5 and multiply by 4 for OREFI_RI.

Hsd-es-id: 1409483234
Original commit date: Wed Jun 5 17:12:43 2019 -0700
Change-Id: I28c9031f68de2fd1325186775ed58d956e167afb
Original commit hash: e30d8a307e4785df33a4925f7c28f45d12fb93a0

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcRefreshConfiguration.c

================================================================================ 
Commit: a5f53b515515b6f1fb6b40fa846c87abc1593392 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 9 09:07:26 2019 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Wed Jun 19 04:03:59 2019 +0000
Original commit date: Wed Jun 19 04:03:59 2019 +0000
Original commit hash: 0c43d1e61fb67e8360dcad6d4bcc412f59163e5a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 36be7db05da4402a24fe3792d96face2f7affca2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 9 09:07:26 2019 -0700 
-------------------------------------------------------------------------------- 
[TGL] BIOS virtual keyboard not displaying

- Enabled Thc Driver through Pcd
- Fixed old Thc.inf dir mapping

Hsd-es-id: 1409424793
Original commit date: Tue Jun 11 15:19:13 2019 -0700
Change-Id: I336aa7260f64426b7c73f9ab0fdb8eba70fc2f33
Original commit hash: c941d67b86bb7c2d851f98d5b6ea3556d407c576

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/TglPch/Dxe.dsc
ClientOneSiliconPkg/Product/TigerLake/SiPkgDxe.dsc
ClientOneSiliconPkg/Product/TigerLake/TigerLakeSiliconPkg.dsc
TigerLakeBoardPkg/BoardPkg.fdf
TigerLakeBoardPkg/BoardPkgConfig.dsc

================================================================================ 
Commit: 59946680cb04f88b2ed1fbf1dc7445f61d26a853 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 9 09:07:25 2019 -0700 
-------------------------------------------------------------------------------- 
[TGL A2] [ Regression ] Unable to capture Audio using DMIC (NHLT table)
 URL: https://hsdes.intel.com/appstore/article/#/2207749061

Hsd-es-id: 2207749061
Original commit date: Tue Jun 18 19:45:45 2019 -0700
Change-Id: Icde5d2e49f8617f184f09372c1366c660866d7c7
Original commit hash: 6e54ff3d7a53a0236dbc06f57afa15053f6ca4a8

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/Library/DxeInstallNhltTableLib/NhltConfig.c

================================================================================ 
Commit: 9c848c35dc650339f3ef905949c79daa83e91694 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 9 09:07:24 2019 -0700 
-------------------------------------------------------------------------------- 
TGL[VP][Daily CI][A0]: Assert thrown and SUT is not booting to BIOS/OS with Consumer and Corporate debug builds

Increase Temp Ram Size for EDK builds to avoid HobLib assert

Hsd-es-id: 1607357518
Original commit date: Tue Jun 18 17:00:44 2019 -0700
Change-Id: I80e9e09908f3fa06aabcd32ca67be77092a9bfd6
Original commit hash: 542239800bf06fab719433d79ea601a9da428606

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BoardPkgPcd.dsc

================================================================================ 
Commit: df282a6f5a9ff07654bd3d8780b3e56490b16e79 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 9 09:07:23 2019 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/MemoryInit/Tgl: [TGL][MRC] SUT hangs with PC 00D5 when booting with BIOS 2251_00_182

Memory Test Failure at the end of MRC due to ODT and Rx guardband is not enough.  Previous setting
did not turn ODT and Rx off thus it passed.

Fix is to relax the guardband when MRC is running in Safe mode.

Hsd-es-id: 2207790924
Original commit date: Tue Jun 18 17:35:46 2019 -0700
Change-Id: Ie5d60d89960922e9c128c078802104c6365a8e8b
Original commit hash: 6ab43747f2e07afa80bb697be3fd4b966ae17bd2

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: 54ea872daa115800fa1707ee7382c85d5ae4890c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 9 09:07:21 2019 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Wed Jun 19 02:26:59 2019 +0000
Original commit date: Wed Jun 19 02:26:59 2019 +0000
Original commit hash: 6a1a270fc3f29ff56cdf98715b3a2a6019e86fb0

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 9d4dcf14fdd1edc0e777ebc5f3dd9b9d19b53400 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 9 09:07:21 2019 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/MemoryInit/Tgl: RxFifo is off after ReadLeveling in LPDDR5

Issue:
  After Read Leveling, RDMPR training fails to find a passing eye.

Root Cause:
  RxFifo to Roundtrip is not correctly aligned after the training step.  The final calculation did not take into consideration the extra clock delay of the preamble as there are 2WCK's of toggles.

Change:
  Increase the RxFifoRdEn by the number of preamble toggles minus 1.

Hsd-es-id: 2207689880
Original commit date: Tue Jun 4 13:22:45 2019 -0700
Change-Id: I86b7bdae4956130c1c4eae7fe4f78f350baaab59
Original commit hash: 6d1d387bd5b1fcec638f27eef6deaafb59a8c765

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadReceiveEnable.c

================================================================================ 
Commit: 86a47f167ed9c51e62b326f7b92360d4bdee5fe7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 9 09:07:20 2019 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Wed Jun 19 02:06:40 2019 +0000
Original commit date: Wed Jun 19 02:06:40 2019 +0000
Original commit hash: 25ee678d90b3732ef19dd518d437eed5d0881e16

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 3f97781e2ba2ca38b4efa471c4e2ded3e38ac81c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 9 09:07:19 2019 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/MemoryInit/Tgl: LPDDR5 upper chunks being masked by CPGC

Issue:
  LPDDR5 is BL32. When MRC programs cpgc_err_lnen_hi.data_errchk_mask_hi to 0xFFFF, it is masking the last 16 UI of the burst.

  Because of this programming, MRC was able to complete without seeing the other issue currently in debug where the last 2 UI of the transaction fails.

  A value of 0xFFFFFFFF should be programmed for a x16 channel with BL32.

Change:
  Updated CPGC training stress functions to use 0xFFFFFFFF

Hsd-es-id: 2207682796
Original commit date: Tue Jun 4 11:36:18 2019 -0700
Change-Id: Iacbf77c70e8a98e518598cbd392334a9f640791f
Original commit hash: 33c16b70a6b6d3949426c601abcb84f6d800b10d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c

================================================================================ 
Commit: a11a37073794384968ea0125bdd510db855d6a89 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 9 09:07:19 2019 -0700 
-------------------------------------------------------------------------------- 
Update to [TGL A0] [PO] Communication between Display CODEC  and audio controller in PCH is not happening as expected[POE Blocker]
Programm BCLKs for iDisp codec.
 URL: https://hsdes.intel.com/appstore/article/#/1409378434

Hsd-es-id: 1409378434
Original commit date: Tue Jun 18 14:01:48 2019 -0700
Change-Id: I615d38218dac609646e9125888273970d37dbbfd
Original commit hash: f3c82e0533c9a33a9de10c60874f3e603339d4af

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsInitLibGen11/PeiGraphicsInitLib.c
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsInitLibGen12/PeiGraphicsInitLib.c

================================================================================ 
Commit: f9b53ba32dfd8b66e2be06029a066c34d0bbaa47 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 9 09:07:18 2019 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Wed Jun 19 01:38:34 2019 +0000
Original commit date: Wed Jun 19 01:38:34 2019 +0000
Original commit hash: 210d4f0b7cd22889706bdb1c1c5df06952f034b4

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 8e8b2a53a4b35ecc0422325cae5c54260f955a08 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 9 09:07:17 2019 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/MemoryInit/Tgl: LPDDR5 Enabling Configuration

This commit implements training enables and setting changes to enable LPDDR5 to execute in silicon.

Changes:
  Always select UnmatchedRxWRload for LPDDR5.
  Disable ECT, LCT, PowerDownMode, and Self-Refresh.
  Implement updated VDDq/Freq curve for LP5.
  For SafeMode Vddq setting, use 800mV.
  Update ResetNumPre, RcvEnWaveShape to match table from design.
  Remove setting WCkDiffLowInIdle to 1 if we are in SafeMode
  Add TGL-U LPDDR5 swizzling table and 8/12Gb SPD's in MiniBIOS.

Hsd-es-id: 1409487221
Original commit date: Tue Jun 4 11:02:34 2019 -0700
Change-Id: I68dce27e0a9f3c0d323d6bc064590f180b9b5971
Original commit hash: 876c50f92aec16f0a7a041c130a8d33b5a3dee31

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h.orig
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/MiniBios/MEMORY/MrcOemPlatform.c

================================================================================ 
Commit: defda262d5b19a62d18a24155549f1295ca510a0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 9 09:07:15 2019 -0700 
-------------------------------------------------------------------------------- 
Buildable RocketLake

Initial changes made to the codebase to get RocketLake to build
Redirected references to TigerLake packages to RocketLake packages

Hsd-es-id: N/A
Original commit date: Tue Jun 18 15:04:38 2019 -0700
Change-Id: I212606f5cef919b9dba421ddeb36986a6406deaf
Original commit hash: 5d437c07a1be1e6e7bf8bcd1d51e3e6e58ca0a28

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/RklCpu/FusaRegs.h
ClientOneSiliconPkg/Fru/RklCpu/Include/Register/IgdRegs.h
ClientOneSiliconPkg/Product/RocketLake/RocketLakeSiliconPkg.dsc

================================================================================ 
Commit: fb3f35ffb2a3733f6ccf7ffbf4e257e8c539b9b0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 9 09:07:14 2019 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/SystemAgent: Setup WRC Vcrt for IOTG

Setup WRC virtual channels for rt

Hsd-es-id: 1409342996
Original commit date: Wed May 29 07:29:25 2019 -0700
Change-Id: I4b9e5de52d5748e81a349d06fb9e57450eab8b0b
Original commit hash: bae8bd34585e0a09691d0c17f4184a0ea1d45925

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SystemAgent/Include/ConfigBlock/SaMiscPeiPreMemConfig.h
ClientOneSiliconPkg/SystemAgent/Include/Register/SaRegsHostBridge.h
ClientOneSiliconPkg/SystemAgent/Library/PeiSaPolicyLib/SaPrintPolicy.c
ClientOneSiliconPkg/SystemAgent/LibraryPrivate/PeiSaInitLib/PeiSaInitLib.inf
ClientOneSiliconPkg/SystemAgent/LibraryPrivate/PeiSaInitLib/PeiSaInitLibFsp.inf
ClientOneSiliconPkg/SystemAgent/LibraryPrivate/PeiSaInitLib/SaInitPreMem.c
TigerLakeBoardPkg/TigerLakeUBoards/Include/TigerLakeUBoardConfigPatchTable.h
TigerLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiPolicyUpdatePreMemLib.inf
TigerLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSaPolicyUpdatePreMem.c
TigerLakeFspPkg/Upd/FspmUpd.dsc
TigerLakePlatSamplePkg/Include/SetupVariable.h
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c
TigerLakePlatSamplePkg/Setup/SaSetup.hfr

================================================================================ 
Commit: ed213f9f80feab269b5bb7fe75e0788ce05f79ba 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 9 09:07:12 2019 -0700 
-------------------------------------------------------------------------------- 
[TGL-H] [GPIO] ISH_GP* moved from GPP_A to GPP_R, CLKOUT_48 moved from GPP_A_16 to GPP_R_12

1. GpioGetNativePadByFunction function updated with defines for ISH_GP*
2. mGpioTableTglHDdr4SODimm - CLKOUT_48 functionality moved from GPP_A_16 to GPP_R_12
3. Added defines for GPP_R[8-19] in GpioPinsVer2H.h

Hsd-es-id: 1807816063
Original commit date: Fri Jun 7 11:48:43 2019 +0200
Change-Id: I7cb9b13e585e7786b42b0a3da0483b50811bc9fa
Original commit hash: db4e949599341e97c6ee7a263b5e957595dc2767

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Pins/GpioPinsVer2H.h
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioNativePrivateLibVer2.c
TigerLakeBoardPkg/TigerLakeHBoards/Library/BoardInitLib/Pei/GpioTableTglHPostMem.h

================================================================================ 
Commit: a2f1ff3183ef46604da682b38b7a38d3f51316f2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 9 09:07:10 2019 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Tue Jun 18 20:18:27 2019 +0000
Original commit date: Tue Jun 18 20:18:27 2019 +0000
Original commit hash: 8f7591c51f5117772a58d0e237231dc789c8020a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 923067292736c01cbd7a17cb8024b4df96126494 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 9 09:07:09 2019 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/MemoryInit: [TGL][MRC] Write Voltage Centering 2D : Enable in Safe mode

Enable Write Voltage Centering 2D in Safe Mode

Hsd-es-id: 2207738727

Original commit date: Mon Jun 10 19:11:43 2019 -0700
Change-Id: I415a67c53abfc0ef8bfa8d5897e1462f0c52e2ed
Original commit hash: cb29976d321de838deb38df997eb2d5f8f9c3cc8

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: 1ecf318cb061d8cdbfffe457a29b70d706e2ddac 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 9 09:07:06 2019 -0700 
-------------------------------------------------------------------------------- 
Revert "[C1S EBG] PCH HSUART controller shall be programmed according BWG"

This reverts commit 6e4695e7daf9f810d37219f6cc49a7776a06c0d6.

Hsd-es-id: NA
Original commit date: Tue Jun 18 07:29:28 2019 -0700
Change-Id: I65fa4c93d5c6b23515b442ccbf1c60490092630d
Original commit hash: f94cdbd17d11668f619a60fc5608685909b0c444

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Psf/LibraryPrivate/PsfLib/PsfLibVer3.c
ClientOneSiliconPkg/Pch/Include/Register/PchRegsSerialIoVer3.h
ClientOneSiliconPkg/Pch/Library/PeiDxeSmmPchInfoLib/PchInfoLibEbg.c
ClientOneSiliconPkg/Pch/Library/PeiDxeSmmPchSerialIoUartLib/PeiDxeSmmPchSerialIoUartLib.inf
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiDxeSmmSerialIoPrivateLib/PeiDxeSmmSerialIoPrivateLibVer3.inf
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiDxeSmmSerialIoPrivateLib/SerialIoPrivateLibI2cNull.c
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiDxeSmmSerialIoPrivateLib/SerialIoPrivateLibSpiNull.c
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiDxeSmmSerialIoPrivateLib/SerialIoPrivateLibUartVer3.c

================================================================================ 
Commit: 3c6c4709e8149bcc72f19cb66c44b42eb68aa842 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 9 09:07:05 2019 -0700 
-------------------------------------------------------------------------------- 
[TGL][RCR] BIOS Setup Options to allow Enabling/Disabling of the CPU and INT3400 Devices Independently

Porting change from ICL. added independent BIOS setup option to allow enabling/disabling the CPU and INT3400 participants

Hsd-es-id: 1407520764
Original commit date: Wed Mar 20 13:52:44 2019 -0700
Change-Id: I856411afb571d3782fc252d51a393796438feeb3
Original commit hash: b9c134d3f2a2d062269f00e15963f1137be8ccaf

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c
TigerLakePlatSamplePkg/Features/Dptf/AcpiTables/Dptf.asl
TigerLakePlatSamplePkg/Include/SetupVariable.h
TigerLakePlatSamplePkg/Library/DxeAcpiGnvsInitLib/DxeAcpiGnvsInitLib.c
TigerLakePlatSamplePkg/Setup/PlatformSetup.hfr
TigerLakePlatSamplePkg/Setup/PlatformSetup.uni

================================================================================ 
Commit: 63734e6db908c3dee7eeacc7d3fcd5914525015a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 9 09:07:02 2019 -0700 
-------------------------------------------------------------------------------- 
Add Feature PCD for TCSS and clean up CPU flags for TCSS IPs

Hsd-es-id: 1507271027

Original commit date: Sat Jun 15 01:59:42 2019 +0530
Change-Id: Iadf96f3e9bbb3fe59521fa115453bcacd6a434d6
Original commit hash: fbd9a5bb41132d5c8dfab14e628d858c2a4d73c0

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerMgmtLib/PeiCpuPowerMgmtLib.inf
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerMgmtLib/PowerMgmtInitPeim.c
ClientOneSiliconPkg/IpBlock/Vtd/IncludePrivate/Library/DxeVtdInitLib.h
ClientOneSiliconPkg/IpBlock/Vtd/LibraryPrivate/DxeVtdInitLib/DxeVtdInitLib.c
ClientOneSiliconPkg/IpBlock/Vtd/LibraryPrivate/DxeVtdInitLib/DxeVtdInitLib.inf
ClientOneSiliconPkg/IpBlock/Vtd/LibraryPrivate/PeiVtdInitLib/PeiVtdInitLib.c
ClientOneSiliconPkg/IpBlock/Vtd/LibraryPrivate/PeiVtdInitLib/PeiVtdInitLib.inf
ClientOneSiliconPkg/SystemAgent/IncludePrivate/Library/SaInitLib.h
ClientOneSiliconPkg/SystemAgent/LibraryPrivate/PeiSaInitLib/PeiSaInitLib.inf
ClientOneSiliconPkg/SystemAgent/LibraryPrivate/PeiSaInitLib/PeiSaInitLibFsp.inf
ClientOneSiliconPkg/SystemAgent/LibraryPrivate/PeiSaInitLib/SaInit.c
ClientOneSiliconPkg/SystemAgent/LibraryPrivate/PeiSaInitLib/SaInitPreMem.c
ClientOneSiliconPkg/SystemAgent/SaInit/Dxe/SaAcpi.c
ClientOneSiliconPkg/SystemAgent/SaInit/Dxe/SaInit.h
ClientOneSiliconPkg/SystemAgent/SaInit/Dxe/SaInitDxe.inf
ClientOneSiliconPkg/SystemAgent/SaInit/Dxe/SaInitDxeFsp.inf
ClientOneSiliconPkg/SystemAgent/SaInit/Dxe/SaInitDxeJsp.inf
TigerLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c
TigerLakeBoardPkg/Acpi/AdvancedAcpiDxe/AdvancedAcpiDxe.inf
TigerLakeFspPkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLib.inf
TigerLakeFspPkg/Library/PeiPolicyUpdateLib/PeiTbtPolicyUpdate.c
TigerLakeFspPkg/TigerLakeFspPkgConfigOverride.dsc
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLib.inf
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLibFsp.inf
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiTbtPolicyUpdate.c
TigerLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPostMem.c
TigerLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPostMem.inf
TigerLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPostMemFsp.inf
TigerLakePlatSamplePkg/Setup/CpuSetup.c
TigerLakePlatSamplePkg/Setup/SaSetup.c
TigerLakePlatSamplePkg/Setup/Setup.c
TigerLakePlatSamplePkg/Setup/Setup.inf

================================================================================ 
Commit: 989c983dda14c285a78e624fd5b7b5526bf8a003 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 9 09:07:00 2019 -0700 
-------------------------------------------------------------------------------- 
[TGL] Fix TGL BIOS postcode output are incorrect

Add PcdPostCodeStatusCodeEnable in BoardPkgConfig.dsc and BoardPkgPcd.dsc
Add PcdStatusCodeUsePostCode in BoardPkgPcd.dsc if PcdPostCodeStatusCodeEnable=TRUE
Add PcdTraceHubPostCodeEnable in BoardPkgConfig.dsc

Hsd-es-id: 2207689655
Original commit date: Mon Jun 17 12:11:53 2019 +0800
Change-Id: Ic39e506cde4589683950d87a8415766807f396ce
Original commit hash: 7326857d70137659b364fb83de174c43801c1338

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BoardPkgConfig.dsc
TigerLakeBoardPkg/BoardPkgPcd.dsc

================================================================================ 
Commit: e59909d194dd1feb2d585b8bf5631a42e209f545 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 9 09:06:59 2019 -0700 
-------------------------------------------------------------------------------- 
[TGL A0] [PO] Communication between Display CODEC  and audio controller in PCH is not happening as expected[POE Blocker]

Programm BCLKs for iDisp codec.

Hsd-es-id: 1409378434
Original commit date: Tue Jun 18 10:34:37 2019 +0200
Change-Id: I397657eb829a41f67c38cb915540bb2f2bed1522
Original commit hash: 187d44d4e4f7020648aed50b01be65ea7db5a7c5

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/TglCpu/Include/Register/IgdRegs.h
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsInitLibGen11/PeiGraphicsInitLib.c
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsInitLibGen12/PeiGraphicsInitLib.c

================================================================================ 
Commit: 04b428221f3f58b58260cae974c22e673d6a00b9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 9 09:06:58 2019 -0700 
-------------------------------------------------------------------------------- 
[TGL PCIe] PCH PCIe config block to use common config block

Moving of PCH PCIe relevant code to Common Config
due to convergence of code relevant to Client and
Server.
Change applied to TigerLake, AlderLake and JasperLake.

Hsd-es-id: 1807080646
Original commit date: Tue May 21 16:09:27 2019 +0200
Change-Id: I94deec67b42b1b22788ad436020bb52c5270890e
Original commit hash: c3617856c741a587cb74128ea929f96ec5eabb01

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/PcieRp/PchPcieRp/PchPcieRpConfig.h
ClientOneSiliconPkg/Include/ConfigBlock/PcieRp/PcieConfig.h
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLib.inf
ClientOneSiliconPkg/IpBlock/Gbe/LibraryPrivate/PeiGbeInitLib/PeiGbeInitLib.c
ClientOneSiliconPkg/IpBlock/PcieRp/IncludePrivate/Library/PciExpressHelpersLib.h
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PciExpressHelpersLibrary/PciExpressHelpersLibrary.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PeiPcieRpInitLib.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PeiPcieRpInitLibVer1.inf
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PeiPcieRpInitLibVer2.inf
ClientOneSiliconPkg/IpBlock/Rst/LibraryPrivate/PeiRstPrivateLib/PeiRstPrivateLib.c
ClientOneSiliconPkg/Pch/IncludePrivate/PchConfigHob.h
ClientOneSiliconPkg/Pch/Library/PeiPchPolicyLib/PchPrintPolicy.c
ClientOneSiliconPkg/Pch/Library/PeiPchPolicyLib/PeiPchPolicyLib.c
ClientOneSiliconPkg/Pch/Library/PeiPchPolicyLib/PeiPchPolicyLib.inf
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PchHobs.c
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PchHsio.c
ClientOneSiliconPkg/Pch/PchInit/Dxe/PchAcpi.c
ClientOneSiliconPkg/Pch/PchInit/Dxe/PchAcpiEbg.c
ClientOneSiliconPkg/Pch/PchInit/Smm/PchPcieSmm.c
ClientOneSiliconPkg/SiPkg.dec.template
ClientOneSiliconPkg/SystemAgent/Library/PeiSaPolicyLib/PeiSaPolicyLib.c
ClientOneSiliconPkg/SystemAgent/SaInit/Smm/CpuPcieSmm.c
TigerLakeFspPkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c
TigerLakeFspPkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLib.inf
TigerLakeFspPkg/Upd/FspsUpd.dsc
TigerLakePlatSamplePkg/Library/PeiPolicyDebugLib/PeiPchPolicyDebugLib.c
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c

================================================================================ 
Commit: d0b8d80acd5dca7213c778414f2003b213d93dae 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 9 09:06:53 2019 -0700 
-------------------------------------------------------------------------------- 
[TGL][PEG]TGL U/Y single root port should be visible in setup options

Hsd-es-id:1607355322

Original commit date: Sat Jun 15 15:25:13 2019 +0530
Change-Id: I19d3afdaadbee312271f0216400a2f78736b83bf
Original commit hash: 88ea315798f0de83a327a2d4acee8875860a30a5

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/Include/SetupVariable.h
TigerLakePlatSamplePkg/Setup/SaSetup.hfr

================================================================================ 
Commit: 8255cc2bc01d83b96e4d181d52b510088135f995 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 9 09:06:52 2019 -0700 
-------------------------------------------------------------------------------- 
TGL A0 : Preset change for Gen3

Hsd-es-id:1507274098

Original commit date: Mon Jun 17 14:51:45 2019 +0530
Change-Id: Ied0a9530ffc01909a89de3d1db79116358058d72
Original commit hash: 62d6d454abd7224e84ee5fb5707b4ed71850ab85

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/Upd/FspsUpd.dsc
TigerLakePlatSamplePkg/Setup/SaPcieSetupSinglePort.hfr

================================================================================ 
Commit: c197cccfefe755a616b83054a2d79b1d91690886 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 9 09:06:51 2019 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC CI

Tue Jun 18 01:26:24 2019 -0700
Original commit date: Tue Jun 18 01:26:24 2019 -0700
Original commit hash: 52a1e3c31bd69405b6bd807990fe96de8456fee0

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: 5906e3d67e9facaecd7d0dfec13406c797fa1c60 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 9 09:06:50 2019 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update CI Increment BIOS Major Version () and reset Minor Version to 0

Tue Jun 18 01:02:59 2019 -0700
Original commit date: Tue Jun 18 01:02:59 2019 -0700
Original commit hash: bbb2864988688500e4c3e702f9d843ca5843424e

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 893683ab0efc4ba3fa4a5d5c928d2afb01face0a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 9 09:06:49 2019 -0700 
-------------------------------------------------------------------------------- 
[C1S EBG] PCH HSUART controller shall be programmed according BWG

Hsd-es-id: 1807798424
Original commit date: Wed Jun 5 11:46:05 2019 +0200
Change-Id: Id48e1c5da312ce043219c4e59bc03f54fc8fea52
Original commit hash: 6e4695e7daf9f810d37219f6cc49a7776a06c0d6

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Psf/LibraryPrivate/PsfLib/PsfLibVer3.c
ClientOneSiliconPkg/Pch/Include/Register/PchRegsSerialIoVer3.h
ClientOneSiliconPkg/Pch/Library/PeiDxeSmmPchInfoLib/PchInfoLibEbg.c
ClientOneSiliconPkg/Pch/Library/PeiDxeSmmPchSerialIoUartLib/PeiDxeSmmPchSerialIoUartLib.inf
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiDxeSmmSerialIoPrivateLib/PeiDxeSmmSerialIoPrivateLibVer3.inf
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiDxeSmmSerialIoPrivateLib/SerialIoPrivateLibI2cNull.c
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiDxeSmmSerialIoPrivateLib/SerialIoPrivateLibSpiNull.c
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiDxeSmmSerialIoPrivateLib/SerialIoPrivateLibUartVer3.c

================================================================================ 
Commit: da45ed3bdfcde8a04b62010ba11c7956690b6909 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 9 09:06:49 2019 -0700 
-------------------------------------------------------------------------------- 
[TGP-LP, TGP-H A-step] Adjust XHCI timings to prevent NDE out-of-sync error
 URL: https://hsdes.intel.com/appstore/article/#/1409328286

Hsd-es-id: 1409328286
Original commit date: Tue Jun 18 00:15:03 2019 -0700
Change-Id: I8277a91dadd671a8bac44a669d0902c956160c81
Original commit hash: cb38f14c6f4d7a78645dd2f965c076d5e857b03a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Usb/LibraryPrivate/PeiUsbInitLib/XhciInit.c

================================================================================ 
Commit: 68a218c9122617101b2748953cf101e7d2f00b8d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 9 09:06:47 2019 -0700 
-------------------------------------------------------------------------------- 
[TGP-LP, TGP-H A-step] Adjust XHCI timings to prevent NDE out-of-sync error
 URL: https://hsdes.intel.com/appstore/article/#/1409328286
Request updated to include Z0

Hsd-es-id: 1409328286
Original commit date: Mon Jun 17 12:09:59 2019 -0700
Change-Id: I4a84ba1e58e4cf72b68054796ec9d65140cfb3bf
Original commit hash: 44da0c1bf14e0f04248449fde7362834c66b551d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Usb/LibraryPrivate/PeiUsbInitLib/XhciInit.c

================================================================================ 
Commit: b3101b2a8072533a1d802975c859c19143fbd6ff 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 9 09:06:43 2019 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Tue Jun 18 05:16:44 2019 +0000
Original commit date: Tue Jun 18 05:16:44 2019 +0000
Original commit hash: 3c108f6e2fa575080288e45b24d734df2d288584

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 85e33024faedfc5626ed08beface87e0350049ea 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 9 09:06:42 2019 -0700 
-------------------------------------------------------------------------------- 
TGL A0 : Unable to boot to BIOS after enabling DFD Restore option from BIOS

DFD Base and Limit registers are only writable before MRC Done phase. This change make sure to program it before Mrc Done along with RC6 an DoorBell context programming.

Hsd-es-id: 1409405138
Original commit date: Tue Jun 11 11:26:39 2019 +0530
Change-Id: Ia947a8f1939a99afe283919f606256d995f6e8f5
Original commit hash: 137c42fe9710e86deeab60b68455ec42c622c043

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/Graphics/Gen12/GraphicsConfig.h
ClientOneSiliconPkg/IpBlock/Graphics/IncludePrivate/Library/PeiGraphicsInitLib.h
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsDisableInitLib/PeiGraphicsDisableInitLib.c
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsInitLibGen12/PeiGraphicsInitLib.c
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsInitLibGen12/PeiGraphicsPmInit.c
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsPolicyLibGen12/PeiGraphicsPolicyLib.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMemoryMap.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/MiniBios/MEMORY/MrcSetup.c
TigerLakeFspPkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdate.c
TigerLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSaPolicyUpdatePreMem.c
TigerLakeFspPkg/Upd/FspmUpd.dsc
TigerLakeFspPkg/Upd/FspsUpd.dsc
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdate.c
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c

================================================================================ 
Commit: 978315d5ed946d32aa256a1998f2e33a3d8393b8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 9 09:06:39 2019 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Tue Jun 18 03:23:29 2019 +0000
Original commit date: Tue Jun 18 03:23:29 2019 +0000
Original commit hash: 78a01941798746f6f8d19e5cd032467854976750

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 226aa1dc14740c5eea0477e39ec5eca9a08ad34f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 9 09:06:37 2019 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/MemoryInit/Tgl: Early Command Training hangs with LPDDR5

Issue:
  When running Early Command Training, MRC hangs with no feedback.

Root Cause:
  ECT was found to be passing 0 time delay to MrcWait().  This caused the hang as the TSC would be beyond its current value + 0, causing a loop.
  Timings for ECT were done based on HPET implementation and were not converted correctly when moving to TSC.

Change:
  Updated all timings to be in terms of pS and then calculate into nS before calling MrcWait.
  Correct some timing requirements for LP5 ECT.

Hsd-es-id: 2207689084
Original commit date: Tue Jun 4 10:37:57 2019 -0700
Change-Id: I7f7f4fed4b7190cb1731d053fa687cd89f796770
Original commit hash: e967899b72049d16c41129d6bb9108ad32524407

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr5.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr5.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c

================================================================================ 
Commit: a1e3b6df159dce31e44dceee0087f72b00696b8d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 9 09:06:37 2019 -0700 
-------------------------------------------------------------------------------- 
[TGL][IOTG] Fusa Configuration for enabling E2E Parity and Locking FuSa Registers with new Fusa Lib

This update includes:
E2E parity enabling for OPIO, DE, GT and PSF
lock OS access to modify DE and GT parity and injection registers

Original commit date: Tue May 21 09:52:22 2019 +0800
Change-Id: I8897557ebbf3f7f189746ae6740d367a0c92ebca
Original commit hash: 4ffb6c9a944f7df06d2d0119836e2b46f2493a4c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/TglCpu/IncludePrivate/Register/FusaRegs.h
ClientOneSiliconPkg/Fru/TglPch/PeiLib.dsc
ClientOneSiliconPkg/Fru/TglPchEmbedded/PeiLib.dsc
ClientOneSiliconPkg/Include/ConfigBlock/Fusa/FusaConfig.h
ClientOneSiliconPkg/Include/Ppi/SiPolicy.h
ClientOneSiliconPkg/IpBlock/Fusa/IncludePrivate/Library/PeiFusaLib.h
ClientOneSiliconPkg/IpBlock/Fusa/IncludePrivate/Library/PeiFusaPolicyLib.h
ClientOneSiliconPkg/IpBlock/Fusa/LibraryPrivate/PeiFusaLib/PeiFusaLib.c
ClientOneSiliconPkg/IpBlock/Fusa/LibraryPrivate/PeiFusaLib/PeiFusaLib.inf
ClientOneSiliconPkg/IpBlock/Fusa/LibraryPrivate/PeiFusaLib/PeiFusaLibNull.c
ClientOneSiliconPkg/IpBlock/Fusa/LibraryPrivate/PeiFusaLibNull/PeiFusaLibNull.c
ClientOneSiliconPkg/IpBlock/Fusa/LibraryPrivate/PeiFusaLibNull/PeiFusaLibNull.inf
ClientOneSiliconPkg/IpBlock/Fusa/LibraryPrivate/PeiFusaPolicyLib/PeiFusaPolicyLib.c
ClientOneSiliconPkg/IpBlock/Fusa/LibraryPrivate/PeiFusaPolicyLib/PeiFusaPolicyLib.inf
ClientOneSiliconPkg/IpBlock/Fusa/LibraryPrivate/PeiFusaPolicyLib/PeiFusaPolicyLibNull.c
ClientOneSiliconPkg/IpBlock/Fusa/LibraryPrivate/PeiFusaPolicyLibNull/PeiFusaPolicyLibNull.c
ClientOneSiliconPkg/IpBlock/Fusa/LibraryPrivate/PeiFusaPolicyLibNull/PeiFusaPolicyLibNull.inf
ClientOneSiliconPkg/Library/PeiSiPolicyLib/PeiSiPolicyLib.c
ClientOneSiliconPkg/Library/PeiSiPolicyLib/PeiSiPolicyLib.inf
ClientOneSiliconPkg/Library/PeiSiPolicyLib/PeiSiPolicyLibrary.h
ClientOneSiliconPkg/Pch/Include/PchPolicyCommon.h
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PchInit.c
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PeiPchInitLibFspTgl.inf
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PeiPchInitLibTgl.inf
ClientOneSiliconPkg/Product/TigerLake/TigerLakeSiliconPkg.dsc
ClientOneSiliconPkg/SiPkg.dec.template
ClientOneSiliconPkg/SystemAgent/LibraryPrivate/PeiSaInitLib/PeiSaInitLib.inf
ClientOneSiliconPkg/SystemAgent/LibraryPrivate/PeiSaInitLib/SaInit.c
TigerLakeFspPkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c
TigerLakeFspPkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLib.inf
TigerLakeFspPkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdate.c
TigerLakeFspPkg/TigerLakeFspPkg.dsc
TigerLakeFspPkg/Upd/FspsUpd.dsc
TigerLakePlatSamplePkg/Include/SetupVariable.h
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLib.inf
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLibFsp.inf
TigerLakePlatSamplePkg/Setup/Advanced.vfr
TigerLakePlatSamplePkg/Setup/FusaSetup.hfr
TigerLakePlatSamplePkg/Setup/FusaSetup.uni
TigerLakePlatSamplePkg/Setup/Setup.inf
TigerLakePlatSamplePkg/Setup/SetupId.h

================================================================================ 
Commit: cb17bb55b4b011aa497519a4a9269903464f633a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 9 09:06:35 2019 -0700 
-------------------------------------------------------------------------------- 
TGL-A0-PO:ACPI Debug BIOS option Missing in ACPI BIOS settings

Add build flag "ACPI_DEBUG_FLAG" for setup.inf

Hsd-es-id: 2207778095
Original commit date: Mon Jun 17 14:42:09 2019 +0800
Change-Id: I9da5db2e0fbeb6c8fc38014260d6204464461f89
Original commit hash: 53177a8b10c57a3cc62276f87239958909623d5c

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/Features/Setup/Include/Dsc/SetupDxe.dsc

================================================================================ 
Commit: 55acfc3409f20b7b72cc13a28afa907a8072758d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 9 09:06:34 2019 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Tue Jun 18 02:51:54 2019 +0000
Original commit date: Tue Jun 18 02:51:54 2019 +0000
Original commit hash: 1ef7eef4e7f81dd264267715db46386c3731b77a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 21e9bdd898bedde7f2d14cb7a0d857dd5cc10cf8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 9 09:06:32 2019 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/MemoryInit/Tgl: Rcomp Down codes are railing

Issue:
  During DDRIO Init's programming of drive strength and terminators, we see that the compensation engine is returning a saturated comp code for the Down segments.

Root Cause:
  The comp target Vref is being divided by the number of segments like the Up Vref; which is incorrect.

Change:
  Removed the number of segments scalar from the Down target Vref.

Hsd-es-id: 2207688461
Original commit date: Mon Jun 3 18:57:02 2019 -0700
Change-Id: I662e3be1408e1ac9ddf969a26e193c46420b8c1e
Original commit hash: 617a6311a20bcf6c0a6ac4918bb6f2297e8a40f7

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c

================================================================================ 
Commit: 1fa165e19125b2d459a4217d4aae45735331dedc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 9 09:06:31 2019 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Tue Jun 18 02:06:49 2019 +0000
Original commit date: Tue Jun 18 02:06:49 2019 +0000
Original commit hash: ca6a2a2cb6412839387d7548c60232729c53870b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: ff20f9c673f1ccdd2f18345621d6253893738290 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 9 09:06:30 2019 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/MemoryInit/Tgl: RxVref Encoding is using the wrong reference voltage

Issue:
  Inital RxVref is out of range for LPDDR4/x.

Root Cause:
  Identified that the reference VDD being used was the DRAM VDD instead of the CPU VDD for encoding the Vref when programming the register on the CPU.

Change:
  Dropped usage of Outputs->VddVoltage and replaced it with Outputs->VccddqVoltage.

Hsd-es-id: 2207685469
Original commit date: Mon Jun 3 17:38:33 2019 -0700
Change-Id: Ia1912903ed9efcfd23c6bcc320f3c6aff7b5bf14
Original commit hash: 0d3e3fda7ab37528e22d20558c2c3febb3dee029

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.c

================================================================================ 
Commit: 00c446e8d9b04d337d9edd46d08d76a8e2dc2a2d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 9 09:06:29 2019 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Tue Jun 18 00:48:56 2019 +0000
Original commit date: Tue Jun 18 00:48:56 2019 +0000
Original commit hash: 47cb18dde28616fc82a5d53d36b4427ddf11e20a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: cd751ca903878970d9ec81e0dc4cb0f0ac7a8373 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 9 09:06:28 2019 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/MemoryInit/Tgl: Update LPDDR5 Encodings based on lab data

Issue:
  Implement tuning data from LP5 boot for terminations and drivers.
  Align the ODT setting code from LP5 to match LP4.

Change:
  Increase the strength of RdOdt, WrDs, WrDsCmd, WrDsCtl.
  Decrease the strength of WrDsClk.
  Made TOdtValueLpddr4 common for all LPDDR and renamed to TOdtValueLpddr.
  Updated RTT_WR to 40 and RTT_CA to 60 Ohms.
  Updated InitMrwLpddr5 to pull from these new structures.
  Added debug print data on Delay length in MrcJedecInitLpddr5.
  Removed ICL Board types from the .ini.

Hsd-es-id: 2207685248
Original commit date: Mon Jun 3 17:16:40 2019 -0700
Change-Id: Ib2d48b1fad5e9a22b56178e55211b51452c0242e
Original commit hash: c547cb9ac28cd10507130b42d4a43273da88c367

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdrCommon.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr4.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr4.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr5.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr5.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcMemoryApi.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: 2f27977ca163b61df54993fde4ad50e12f076c32 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 9 09:06:27 2019 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Tue Jun 18 00:25:19 2019 +0000
Original commit date: Tue Jun 18 00:25:19 2019 +0000
Original commit hash: 6f3439b594335eaf1c53232b131cf64eb3424fa9

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 925067fb7fcde80b5109c54fd279ae295f27584c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 9 09:06:26 2019 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/MemoryInit/Tgl: [TGL][MRC] Update WrDqDqsRetraining for LPDDR5

Update MR register to MR35/36 for RO readout and MR37 for counter setup
Update MPC command for LPDDR5

Hsd-es-id: 1507140994
Original commit date: Wed Apr 3 10:34:30 2019 +0800
Change-Id: Ia54e4fc3260b270276227e81dc85be82fff32910
Original commit hash: a4b0391f01b5170a343903fe0a2656400ab780d1

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/Memory/Ver2/MemoryConfig.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/Library/PeiMemPolicyLib/PeiMemPolicyLib.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr5.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteDqDqs.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/MiniBios/MEMORY/MrcSetup.c
TigerLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSaPolicyUpdatePreMem.c
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c

================================================================================ 
Commit: 45c8315cd8d4da83b29d618d92d68a4c1e32d81a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 9 09:06:25 2019 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/MemoryInit/Tgl: MRC Clock Timing variables are incorrect for LPDDR5

Issue:
  MRC Clock timing variables do not correctly match their period in LPDDR5.

Change:
  Timings were based off of tCK for LP5.  They have been changed to be based off of WCK when LP5.
  Also added a debug message to MrcWait if we call the function with a 0nS delay.

Hsd-es-id: 2207684356
Original commit date: Fri May 31 19:39:49 2019 -0700
Change-Id: I57032e3ade8b2faec12103380f0ac7181ab528f8
Original commit hash: 0b5e2afa72d9eab153a6dd6807f7feafa3d12205

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c

================================================================================ 
Commit: 0779a4695270c3a981fd7ae54692f7f53491e4b9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 9 09:06:23 2019 -0700 
-------------------------------------------------------------------------------- 
[TGP] Update PMC BWG V0.67
 URL: https://hsdes.intel.com/appstore/article/#/1409328297
Update change for TGP A0 and newer only (not Zx)

Hsd-es-id: 1409328297
Original commit date: Mon Jun 17 12:28:25 2019 -0700
Change-Id: I6a0d8f0c42228dc357bfa1bca1964a52afc3954d
Original commit hash: 346f736b9269116c98ca5ae8843f9103e6197d41

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PeiPmcPrivateLib.c

================================================================================ 
Commit: 19ce45432e4eb001b4a8292002b4dd339d5aa85d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 9 09:06:22 2019 -0700 
-------------------------------------------------------------------------------- 
[TGL A2] [Regression] HD-A Driver is Yellow banging in Device Manager

Verbs table for ALC711 has bad vendor/device ids.

Hsd-es-id: 2207777211
Original commit date: Mon Jun 17 12:35:45 2019 +0200
Change-Id: I6affcf22bf82fbfb6f1498dd49b21f0c03fac54b
Original commit hash: aca016d5957982eb4459f35f0008c4a26dc63ce1

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Hda/LibraryPrivate/PeiHdaInitLib/PeiHdaInitLib.c
TigerLakeBoardPkg/Library/PeiBoardConfigLib/PeiHdaVerbTables.c

================================================================================ 
Commit: 6bbf3d4435753a0fdac5e5221546ac105d95bba4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 9 09:06:21 2019 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Mon Jun 17 23:36:38 2019 +0000
Original commit date: Mon Jun 17 23:36:38 2019 +0000
Original commit hash: d406a21b5a77f9003e500dc38d35e438a34c66a0

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 2a16741b57d9f55704d3da65be5260aa1cff1b4d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 9 09:06:19 2019 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/MemoryInit/Tgl: Generic FSM runs out of timing entries

Issue:
  When programming the Generic FSM for LPDDR5 JEDEC Init, the function runs out of timing entries and returns mrcFail

Root Cause:
  The local variable tracking timing entry allocation is not clear across MC "Channels" in the register space.

Change:
  Set the tracking variable to 0 when moving to the next register channel.
  Added additional debug information.

Hsd-es-id: 2207572750
Original commit date: Fri May 31 19:28:12 2019 -0700
Change-Id: I16e6b0bdcb0211b8d6448d95419539440659e53a
Original commit hash: 804ad7073960d886b2ff8dd962bc409ed8e98640

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/MrcChipApi.c

================================================================================ 
Commit: 5863290f9c48110798551ef4aac88a0db27c093a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 9 09:06:18 2019 -0700 
-------------------------------------------------------------------------------- 
TigerLakeBoardPkg: Moving TGL-H support to BoardPkg

Hsd-es-id: 2207319839
Original commit date: Fri May 17 13:25:53 2019 -0700
Change-Id: Ia3eff9c9921c61904b0e90e18cc4f64fa4caadb5
Original commit hash: 6947ea19ed5eaafcbaadc80722c25d4d6c9da87e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/Library/PeiDxeSmmCpuPlatformLib/CpuPlatformLibrary.c
TigerLakeBoardPkg/BoardPkg.dec
TigerLakeBoardPkg/BoardPkg.dsc
TigerLakeBoardPkg/BoardPkgBoards.dsc
TigerLakeBoardPkg/Library/PeiBoardConfigLib/PeiBoardConfigLib.c
TigerLakeBoardPkg/Library/PeiDxeBoardIdsLib/PeiDxeBoardIdsLib.c
TigerLakeBoardPkg/TigerLakeHBoards/Include/TigerLakeHBoardConfigPatchTable.h
TigerLakeBoardPkg/TigerLakeHBoards/Library/BoardAcpiLib/BaseAcpiTableLib.c
TigerLakeBoardPkg/TigerLakeHBoards/Library/BoardAcpiLib/BaseMultiBoardAcpiSupportLib.c
TigerLakeBoardPkg/TigerLakeHBoards/Library/BoardAcpiLib/BaseMultiBoardAcpiSupportLib.inf
TigerLakeBoardPkg/TigerLakeHBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
TigerLakeBoardPkg/TigerLakeHBoards/Library/BoardInitLib/Dxe/DxeMultiBoardInitLib.c
TigerLakeBoardPkg/TigerLakeHBoards/Library/BoardInitLib/Dxe/DxeMultiBoardInitlib.inf
TigerLakeBoardPkg/TigerLakeHBoards/Library/BoardInitLib/Dxe/TigerLakeHBoardConfigPatchTable.h
TigerLakeBoardPkg/TigerLakeHBoards/Library/BoardInitLib/Pei/BoardPchInitPreMemLib.c
TigerLakeBoardPkg/TigerLakeHBoards/Library/BoardInitLib/Pei/BoardSaConfigPreMem.h
TigerLakeBoardPkg/TigerLakeHBoards/Library/BoardInitLib/Pei/BoardSaInitPreMemLib.c
TigerLakeBoardPkg/TigerLakeHBoards/Library/BoardInitLib/Pei/GpioTableTglHPostMem.h
TigerLakeBoardPkg/TigerLakeHBoards/Library/BoardInitLib/Pei/GpioTableTglHPreMem.h
TigerLakeBoardPkg/TigerLakeHBoards/Library/BoardInitLib/Pei/PchUsbOcMappingTable.c
TigerLakeBoardPkg/TigerLakeHBoards/Library/BoardInitLib/Pei/PchUsbOcMappingTable.h
TigerLakeBoardPkg/TigerLakeHBoards/Library/BoardInitLib/Pei/PeiDetect.c
TigerLakeBoardPkg/TigerLakeHBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
TigerLakeBoardPkg/TigerLakeHBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
TigerLakeBoardPkg/TigerLakeHBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPostMemLib.c
TigerLakeBoardPkg/TigerLakeHBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPostMemLib.inf
TigerLakeBoardPkg/TigerLakeHBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPreMemLib.c
TigerLakeBoardPkg/TigerLakeHBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPreMemLib.inf
TigerLakeBoardPkg/TigerLakeHBoards/Library/BoardInitLib/Pei/TigerLakeHBoardConfigPatchTable.h
TigerLakeBoardPkg/TigerLakeYBoards/Library/BoardAcpiLib/BaseMultiBoardAcpiSupportLib.c

================================================================================ 
Commit: 949baf2897f585f8f47fea7812bad8e348e69346 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 9 09:06:15 2019 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Mon Jun 17 20:56:59 2019 +0000
Original commit date: Mon Jun 17 20:56:59 2019 +0000
Original commit hash: d7a3c76d4925b36faa8669ab1509a787c4dfabc3

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 10fe44aa0af7f8a82ccfaa6d74f9cabddedb81de 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 9 09:06:13 2019 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/MemoryInit/Tgl: MRC Interpreter runs Jedec Write Leveling before Read Leveling

Issue:
  Because Jedec Write Leveling has the same post code as Jedec WCK Leveling, MRC Interpreter runs Jedec Write Leveling at the same point as Jedec WCK Leveling before Read Leveling

Change:
  Updated the code to give WCK Leveling its own post-code and Oem checkpoint enumeration.
  In addition, disabled FLL training for LP5 until debugged.
  Fixed set-but-unused variable warnings.

Hsd-es-id: 2207364101
Original commit date: Fri May 31 19:15:43 2019 -0700
Change-Id: I67769486191c207f8bc6d1f08c57eed68d2e1b03
Original commit hash: c1f2981ddec0b87e0fb6d0eaa2a9f9713dbbe51f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/Include/MrcDebugHook.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteLeveling.c

================================================================================ 
Commit: df60e9d52c3c6f7621ee6a89282a856ea14eb497 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 9 09:06:12 2019 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Mon Jun 17 19:12:51 2019 +0000
Original commit date: Mon Jun 17 19:12:51 2019 +0000
Original commit hash: 6f86558c2398f1a46d28f4205cab2352a14d996c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 7f3e57da0a664a185a409ca2003664d330062074 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 9 09:06:10 2019 -0700 
-------------------------------------------------------------------------------- 
TGL [TGL-PCH] New TGL Platform VR POR file WW2019

Updated PM/VR support for TGL LP boards

Hsd-es-id: 1306465257

Original commit date: Tue Jun 4 14:51:18 2019 -0700
Change-Id: I176fd72dfb28711af6d7a9376e877ec1203c483a
Original commit hash: 9b16344a54b5f1b180e368eb6767882f4e6be8b4

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuInitLib/CpuInitPreResetCpl.c
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerMgmtLib/PowerLimits.c

================================================================================ 
Commit: ea1026fa32f0b8704da5d26f29323f72fe80911b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 9 09:06:08 2019 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/MemoryInit/Tgl: [TGL][MRC] MRC 0.2.1.47 has Low Margins and possibly unstable Margins with Lp4x

Issue is to put forcerxon and odtforceqdrven back to 0 after Read Leveling.

Hsd-es-id: 2207769475
Original commit date: Thu Jun 13 15:31:54 2019 -0700
Change-Id: I215855ea55cb166407f854f42a945de6299b376f
Original commit hash: f8806532e0e6f9ae7077f805b50e00078c263ec2

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadReceiveEnable.c

================================================================================ 
Commit: 5a2e7abd30d939ed53e916cfd3cb829b88dc76aa 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 9 09:06:05 2019 -0700 
-------------------------------------------------------------------------------- 
Align PSF PG settings in PMC to BWG 0.67

New BWG changes PSF PG C-state qualifier from
C3 to C0. We still don't enable PKG C-state as
a qualifier for PSF PG entry so this commit should
have no functional impact.

Hsd-es-id: 1807843630
Original commit date: Tue Jun 11 17:30:01 2019 +0200
Change-Id: I6f246465a47efa60b0a4a65ecc52fc9e74c3c40a
Original commit hash: 2249cc2160a31d0462aa198a22947636d45164de

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PeiPmcPrivateLibVer1.c
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PeiPmcPrivateLibVer2.c
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PmcPrivateLibInternal.h
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PmcPrivateLibVer1.c
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PmcPrivateLibVer2.c

================================================================================ 
Commit: 9bc7b43ba308f7ed42c47427b57009f79e9032cc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 9 09:06:04 2019 -0700 
-------------------------------------------------------------------------------- 
TigerLake Pkgs: Add SV Test Menu support

- Change TestMenuEnable default to FALSE in VFR,
  so Test Menu option should not appear in BIOS Setup by default.
  Note : Test Menu should be enabled by ITST signature in the flash,
  or change Test Menu variable by FCE tool.

- Place TestMenuSetup.inf to FvSetupData for default variables creation.
  Place TestMenuSetup.inf to FvTestMenu for runtime.
  Place MerlinX EFI to FvUefiBoot.
  Place MerlinXPlatformDriver into FvUefiBoot.

- Implement Report TestMenuFV to DXE through HOB in PeiReportFvLib

- Implement F6 hotkey to boot to MerlinX SV Boot.

- Add Setup variable RegisterSvBootOption and LoadValidationFv into the list of
  critical setup chages so the option change can force the following boot to
  take full configuration boot.
  This change is required for SV boot option to be
  in the right place of the boot order.

- Setup variable EnableTestMenu is the master switch to turn on/off
  SV Boot Registration, F6 Hotkey, and Load Validation FV.

- Organize hard coded GUID/Sv Boot Option name for CpuSvBootApp.

- Add PcdTestMenuEnable and other missing restricted PCDs
  to the module INFs the PCDs are actually referenced in.

- Change PcdTestMenuEnable token space from Platform to Board.

- Add restricted tags to PcdTestMenuEnable references where IpClean cannot handle.

- Remove confusing FV name, FVMain2, which is no longer available in TigerLake BIOS.

Hsd-es-id: 2207579169
Original commit date: Mon May 20 14:40:38 2019 +0800
Change-Id: I2b58d9f19934158f951f0856923568cdea7edb55
Original commit hash: 2b03d5140f6c03dc939070faafa52eae01e94bf7

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/Acpi/AcpiTables/AcpiTables.inf
TigerLakeBoardPkg/BoardPkg.dsc
TigerLakeBoardPkg/BoardPkg.fdf
TigerLakeBoardPkg/BoardPkgBuildOption.dsc
TigerLakeBoardPkg/Features/Setup/Include/Dsc/SetupDxe.dsc
TigerLakeBoardPkg/Include/Fdf/FlashMapInclude.fdf
TigerLakeBoardPkg/Library/PeiReportFvLib/PeiReportFvLib.c
TigerLakeBoardPkg/Library/PeiReportFvLib/PeiReportFvLib.inf
TigerLakePlatSamplePkg/Library/DxeAcpiGnvsInitLib/DxeAcpiGnvsInitLib.inf
TigerLakePlatSamplePkg/Library/DxePlatformBootManagerLib/BdsPlatform.c
TigerLakePlatSamplePkg/Library/DxePlatformBootManagerLib/BdsPlatform.h
TigerLakePlatSamplePkg/Library/DxePlatformBootManagerLib/DxePlatformBootManagerHiiFreeLib.inf
TigerLakePlatSamplePkg/Library/DxePlatformBootManagerLib/DxePlatformBootManagerLib.inf
TigerLakePlatSamplePkg/Library/DxePlatformBootManagerLib/PlatformBootOption.c
TigerLakePlatSamplePkg/Library/DxePolicyUpdateLib/DxePolicyUpdateLib.inf
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLibFsp.inf

================================================================================ 
Commit: efbeb649518cf3aa3f4cf6fb3c79dda912fad215 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 9 09:06:02 2019 -0700 
-------------------------------------------------------------------------------- 
[TGL][PEG] Update policy for ClockGating

Hsd-es-id:1607347007

Original commit date: Fri Jun 7 12:47:37 2019 +0530
Change-Id: I5b245001692a9f5a5950d301d8ccda7f8c9c9f8f
Original commit hash: f3b6f1d3ca60d527147fa43e39eb22af2cd84d12

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdate.c

================================================================================ 
Commit: 4c72283d35431c8caca95af09e743ce9623782ed 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 9 09:06:01 2019 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC CI

Mon Jun 17 01:28:06 2019 -0700
Original commit date: Mon Jun 17 01:28:06 2019 -0700
Original commit hash: c2646c1be12f00fd180b223f84f7ffadb8e673d7

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: abc7c6ae84b973f7ead10d085383a95bfeaac63a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 9 09:06:00 2019 -0700 
-------------------------------------------------------------------------------- 
Remove ICLPLTPKG usage from PchSetup.hfr

Due to MinPlat merge the ICLPLTPKG is no longer
defined for the TGL build which caused the setup
options for audio to default to legacy behavior
inherited from CNL.

Hsd-es-id: 2207736608
Original commit date: Wed Jun 12 10:21:53 2019 +0200
Change-Id: Ibba6fee6cb166c5067b780353d4ee991c0b7f389
Original commit hash: 9eeb7a5613094fa37096bab88212a42b6c920140

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/Setup/PchSetup.hfr

================================================================================ 
Commit: c480769354179d38519d29e32ade6a46e0e2bf77 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 9 09:05:59 2019 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update CI Increment BIOS Major Version () and reset Minor Version to 0

Mon Jun 17 00:05:14 2019 -0700
Original commit date: Mon Jun 17 00:05:14 2019 -0700
Original commit hash: 8694dbbc182af1c169b2cececca97923fe8c42b2

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: cb2482e0ef7f663ec7569d6407734e7fc3123941 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 9 09:05:58 2019 -0700 
-------------------------------------------------------------------------------- 
[2207017263] Green H Violations in ClientOneSiliconPkg - PciHostBridgeLib

1. Change to use the PciHostBridgeLib from MinPlatformPkg
2. Configure the PciHostBridge related PCDs in EndOfPei of PlatformPkg
3. Move the SA NVS update code to SA Dxe driver
4. Protect the CPU REGBAR MMIO range in both POST time and OS runtime.
5. Delete the DxePciHostBridgeLib from SystemAgent
6. Adjust the PACKAGES_PATH order to let Edk2Platform prior to Intel repo
7. Return EFI_RESERVE_VGA_IO_ALIAS in GetPlatformPolicy for support Legacy VGA(QemuVideoDxe.rom for simulated VGA card) in Simics

Hsd-es-id: 2207017263
Original commit date: Wed Jun 5 11:36:37 2019 +0800
Change-Id: I40905ab83a3844c40a1d615858dcd2f84b216ebc
Original commit hash: 4293941ef27794522171de148ecb489c69f4b665

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/RocketLake/SiPkgDxeLib.dsc
ClientOneSiliconPkg/Product/TigerLake/SiPkgDxeLib.dsc
ClientOneSiliconPkg/SystemAgent/Include/Register/SaRegsHostBridge.h
ClientOneSiliconPkg/SystemAgent/Library/DxePciHostBridgeLib/DxePciHostBridgeLib.c
ClientOneSiliconPkg/SystemAgent/Library/DxePciHostBridgeLib/DxePciHostBridgeLib.inf
ClientOneSiliconPkg/SystemAgent/LibraryPrivate/PeiSaInitLib/SaInitPreMem.c
ClientOneSiliconPkg/SystemAgent/SaInit/Dxe/SaAcpi.c
ClientOneSiliconPkg/SystemAgent/SaInit/Dxe/SaInitDxe.c
ClientOneSiliconPkg/SystemAgent/SaInit/Dxe/SaInitDxe.h
ClientOneSiliconPkg/SystemAgent/SaInit/Dxe/SaInitDxe.inf
ClientOneSiliconPkg/SystemAgent/SaInit/Dxe/SaInitDxeJsp.inf
TigerLakeBoardPkg/BoardPkgPcd.dsc
TigerLakePlatSamplePkg/Platform/PciPlatform/Dxe/PciPlatform.c
TigerLakePlatSamplePkg/Platform/PciPlatform/Dxe/PciPlatform.inf
TigerLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPostMem.c
TigerLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPostMem.inf
TigerLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPostMemFsp.inf

================================================================================ 
Commit: c8774cdd9a7becb0adc86ebbff4a3917bdb642b5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 9 09:05:57 2019 -0700 
-------------------------------------------------------------------------------- 
TigerLakeBoardPkg/BoardInit PeiInitPostMemLib: Move BatteryPresent PCD settings from DXE to PostMem

Move BatteryPresent PCD setting from DXE to PEI PostMem,
so Platform NVS BatteryPresent can be initialized
with the right PCD value.

Hsd-es-id: 1507235860
Original commit date: Fri Jun 14 13:00:35 2019 +0800
Change-Id: Icda251dfb7f315c531e277e92c4764eff6cc7e45
Original commit hash: 99b210c51d11bb6fbf41db31ca913931ac3aeef1

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/TigerLakeUBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
TigerLakeBoardPkg/TigerLakeUBoards/Library/BoardInitLib/Dxe/DxeMultiBoardInitlib.inf
TigerLakeBoardPkg/TigerLakeUBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
TigerLakeBoardPkg/TigerLakeUBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPostMemLib.inf

================================================================================ 
Commit: 205e3b9c743eb3d02dc9b183b7d31165ee898c4f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 9 09:05:54 2019 -0700 
-------------------------------------------------------------------------------- 
[TGL]Clean up redundant code in TigerLakePlatSamplePkg

  Clean up those redundant modules to prevent the confusing and unnecessary maintain

Hsd-es-id: 1507230302
Original commit date: Tue Jun 11 12:48:36 2019 +0800
Change-Id: I3cf12be2deb5217d970e1386a74604474645f62b
Original commit hash: 9473e70357879507fdd978fb6e8e87e59ae05083

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BoardPkg.dsc
TigerLakePlatSamplePkg/Board/BoardInit/Dxe/BoardConfigInit.c
TigerLakePlatSamplePkg/Board/BoardInit/Dxe/BoardConfigInit.inf
TigerLakePlatSamplePkg/Board/BoardInit/Dxe/Common.c
TigerLakePlatSamplePkg/Board/BoardInit/Pei/BoardConfigInit.c
TigerLakePlatSamplePkg/Board/BoardInit/Pei/BoardConfigInit.inf
TigerLakePlatSamplePkg/Board/BoardInit/Pei/BoardConfigInitPreMem.c
TigerLakePlatSamplePkg/Board/BoardInit/Pei/BoardConfigInitPreMem.inf
TigerLakePlatSamplePkg/Board/BoardInit/Pei/Common.c
TigerLakePlatSamplePkg/Board/DefaultConfigStructures.dsc
TigerLakePlatSamplePkg/Board/DxeBoardInit.dsc
TigerLakePlatSamplePkg/Board/Include/BaseBoardFunction.h
TigerLakePlatSamplePkg/Board/Include/BoardConfigInit.h
TigerLakePlatSamplePkg/Board/Include/BoardHook.h
TigerLakePlatSamplePkg/Board/Include/BoardInitTable.h
TigerLakePlatSamplePkg/Board/Include/OtherBoardConfigPatchTable.h
TigerLakePlatSamplePkg/Board/Include/PeiPlatformHookLib.h
TigerLakePlatSamplePkg/Board/Library/BaseFuncLib/BaseFuncLib.inf
TigerLakePlatSamplePkg/Board/Library/BaseFuncLib/Gop.c
TigerLakePlatSamplePkg/Board/Library/BasePlatformHookLib/BasePlatformHookLib.c
TigerLakePlatSamplePkg/Board/Library/BasePlatformHookLib/BasePlatformHookLib.inf
TigerLakePlatSamplePkg/Board/Library/DxeBoardConfigLib/DxeBoardConfigLib.c
TigerLakePlatSamplePkg/Board/Library/DxeBoardConfigLib/DxeBoardConfigLib.inf
TigerLakePlatSamplePkg/Board/Library/PeiBoardConfigLib/PeiBoardConfigLib.c
TigerLakePlatSamplePkg/Board/Library/PeiBoardConfigLib/PeiBoardConfigLib.inf
TigerLakePlatSamplePkg/Board/Library/PeiPlatformHookLib/PeiPlatformHooklib.c
TigerLakePlatSamplePkg/Board/Library/PeiPlatformHookLib/PeiPlatformHooklib.inf
TigerLakePlatSamplePkg/Board/Others/DxeBoardInitLib/BoardInitLib.c
TigerLakePlatSamplePkg/Board/Others/DxeBoardInitLib/BoardInitLib.h
TigerLakePlatSamplePkg/Board/Others/DxeBoardInitLib/BoardInitLib.inf
TigerLakePlatSamplePkg/Board/Others/PeiBoardInitLib/BoardFunc.c
TigerLakePlatSamplePkg/Board/Others/PeiBoardInitLib/BoardFunc.h
TigerLakePlatSamplePkg/Board/Others/PeiBoardInitLib/BoardFuncInit.c
TigerLakePlatSamplePkg/Board/Others/PeiBoardInitLib/BoardFuncInitPreMem.c
TigerLakePlatSamplePkg/Board/Others/PeiBoardInitLib/BoardInitLib.c
TigerLakePlatSamplePkg/Board/Others/PeiBoardInitLib/BoardInitLib.h
TigerLakePlatSamplePkg/Board/Others/PeiBoardInitLib/BoardInitLib.inf
TigerLakePlatSamplePkg/Board/Others/PeiBoardInitLib/BoardInitPreMemLib.c
TigerLakePlatSamplePkg/Board/Others/PeiBoardInitLib/BoardInitPreMemLib.h
TigerLakePlatSamplePkg/Board/Others/PeiBoardInitLib/BoardInitPreMemLib.inf
TigerLakePlatSamplePkg/Board/Others/PeiBoardInitLib/BoardPchInitPreMemLib.c
TigerLakePlatSamplePkg/Board/Others/PeiBoardInitLib/BoardSaConfigPreMem.h
TigerLakePlatSamplePkg/Board/Others/PeiBoardInitLib/BoardSaInitPreMemLib.c
TigerLakePlatSamplePkg/Board/Others/PeiBoardInitLib/GpioTableDefault.h
TigerLakePlatSamplePkg/Board/Others/PeiBoardInitLib/GpioTableIclPreMem.h
TigerLakePlatSamplePkg/Board/Others/PeiBoardInitLib/GpioTableIclS.h
TigerLakePlatSamplePkg/Board/Others/PeiBoardInitLib/GpioTableIclU.h
TigerLakePlatSamplePkg/Board/Others/PeiBoardInitLib/GpioTableIclY.h
TigerLakePlatSamplePkg/Board/Others/PeiBoardInitLib/GpioTableTglH.h
TigerLakePlatSamplePkg/Board/Others/PeiBoardInitLib/GpioTableTglHPreMem.h
TigerLakePlatSamplePkg/Board/Others/PeiBoardInitLib/GpioTableTglU.h
TigerLakePlatSamplePkg/Board/Others/PeiBoardInitLib/GpioTableTglUPreMem.h
TigerLakePlatSamplePkg/Board/Others/PeiBoardInitLib/GpioTableTglY.h
TigerLakePlatSamplePkg/Board/Others/PeiBoardInitLib/GpioTableTglYPreMem.h
TigerLakePlatSamplePkg/Board/Others/PeiBoardInitLib/PchHdaVerbTables.h
TigerLakePlatSamplePkg/Board/Others/PeiBoardInitLib/PchUsb2PhyTuningTable.c
TigerLakePlatSamplePkg/Board/Others/PeiBoardInitLib/PchUsb2PhyTuningTable.h
TigerLakePlatSamplePkg/Board/Others/PeiBoardInitLib/PchUsbOcMappingTable.c
TigerLakePlatSamplePkg/Board/Others/PeiBoardInitLib/PchUsbOcMappingTable.h
TigerLakePlatSamplePkg/Board/PeiBoardInit.dsc
TigerLakePlatSamplePkg/CapsuleUpdateConfig/CapsuleApp.efi
TigerLakePlatSamplePkg/CapsuleUpdateConfig/ClientBios.rom
TigerLakePlatSamplePkg/CapsuleUpdateConfig/Descriptor.bin
TigerLakePlatSamplePkg/CapsuleUpdateConfig/Ec.bin
TigerLakePlatSamplePkg/CapsuleUpdateConfig/GbE.bin
TigerLakePlatSamplePkg/CapsuleUpdateConfig/Me.bin
TigerLakePlatSamplePkg/CapsuleUpdateConfig/Pdt.bin
TigerLakePlatSamplePkg/CapsuleUpdateConfig/ReadMe.txt
TigerLakePlatSamplePkg/Docs/PlatApi.chm
TigerLakePlatSamplePkg/Features/EmmcSoftwareTuningStorage/EmmcSoftwareTuningStorage.c
TigerLakePlatSamplePkg/Features/EmmcSoftwareTuningStorage/EmmcSoftwareTuningStorage.inf
TigerLakePlatSamplePkg/Features/Txt/Library/TpmInitDoneDepLib/TpmInitDoneDepLib.c
TigerLakePlatSamplePkg/Features/Txt/Library/TpmInitDoneDepLib/TpmInitDoneDepLib.inf
TigerLakePlatSamplePkg/Features/Txt/TxtOneTouchDxe/TxtOneTouchDxe.c
TigerLakePlatSamplePkg/Features/Txt/TxtOneTouchDxe/TxtOneTouchDxe.h
TigerLakePlatSamplePkg/Features/Txt/TxtOneTouchDxe/TxtOneTouchDxe.inf
TigerLakePlatSamplePkg/Features/Txt/TxtOneTouchDxe/TxtOneTouchOp.c
TigerLakePlatSamplePkg/FspWrapper/FspWrapperExtractGuidedPeim/FspWrapperExtractGuidedPeim.c
TigerLakePlatSamplePkg/FspWrapper/FspWrapperExtractGuidedPeim/FspWrapperExtractGuidedPeim.inf
TigerLakePlatSamplePkg/FspWrapper/FspWrapperReportFv/FspWrapperReportFv.c
TigerLakePlatSamplePkg/FspWrapper/FspWrapperReportFv/FspWrapperReportFv.inf
TigerLakePlatSamplePkg/Library/BaseAmtWrapperLib/BaseAmtWrapperLib.c
TigerLakePlatSamplePkg/Library/BaseAmtWrapperLib/BaseAmtWrapperLib.inf
TigerLakePlatSamplePkg/Library/BaseEcFlashLib/BaseEcFlashLib.c
TigerLakePlatSamplePkg/Library/BaseEcFlashLib/BaseEcFlashLib.inf
TigerLakePlatSamplePkg/Library/BaseFlashDecodeLib/BaseFlashDecodeLib.c
TigerLakePlatSamplePkg/Library/BaseFlashDecodeLib/BaseFlashDecodeLib.inf
TigerLakePlatSamplePkg/Library/BaseFlashDeviceLib/BaseFlashDeviceLib.c
TigerLakePlatSamplePkg/Library/BaseFlashDeviceLib/BaseFlashDeviceLib.inf
TigerLakePlatSamplePkg/Library/BaseGpioExpanderLib/BaseGpioExpanderLib.c
TigerLakePlatSamplePkg/Library/BaseGpioExpanderLib/BaseGpioExpanderLib.inf
TigerLakePlatSamplePkg/Library/BasePlatformTimerLib/BasePlatformTimerLib.c
TigerLakePlatSamplePkg/Library/BasePlatformTimerLib/BasePlatformTimerLib.inf
TigerLakePlatSamplePkg/Library/BasePlatformVariableLib/BasePlatformVariableLib.c
TigerLakePlatSamplePkg/Library/BasePlatformVariableLib/BasePlatformVariableLib.inf
TigerLakePlatSamplePkg/Library/BaseTraceHubPostCodeLib/BaseTraceHubPostCodeLib.c
TigerLakePlatSamplePkg/Library/BaseTraceHubPostCodeLib/BaseTraceHubPostCodeLib.h
TigerLakePlatSamplePkg/Library/BaseTraceHubPostCodeLib/BaseTraceHubPostCodeLib.inf
TigerLakePlatSamplePkg/Library/BaseVariableStorageSelectorLib/BaseVariableStorageSelectorLib.c
TigerLakePlatSamplePkg/Library/BaseVariableStorageSelectorLib/BaseVariableStorageSelectorLib.h
TigerLakePlatSamplePkg/Library/BaseVariableStorageSelectorLib/BaseVariableStorageSelectorLib.inf
TigerLakePlatSamplePkg/Library/BpdtLib/BpdtLib.c
TigerLakePlatSamplePkg/Library/BpdtLib/BpdtLib.inf
TigerLakePlatSamplePkg/Library/DxeCoreSerialPortParameterLib/DxeCoreSerialPortParameterLib.c
TigerLakePlatSamplePkg/Library/DxeCoreSerialPortParameterLib/DxeCoreSerialPortParameterLib.inf
TigerLakePlatSamplePkg/Library/DxeInstallOptionRomLib/DxeInstallOptionRomLib.c
TigerLakePlatSamplePkg/Library/DxeInstallOptionRomLib/DxeInstallOptionRomLib.inf
TigerLakePlatSamplePkg/Library/DxePlatformImageVerificationLib/DxePlatformImageVerificationLib.c
TigerLakePlatSamplePkg/Library/DxePlatformImageVerificationLib/DxePlatformImageVerificationLib.inf
TigerLakePlatSamplePkg/Library/DxeSmmNemMapLib/DxeSmmNemMapLib.c
TigerLakePlatSamplePkg/Library/DxeSmmNemMapLib/DxeSmmNemMapLib.inf
TigerLakePlatSamplePkg/Library/PdtUpdateLib/PdtUpdateLib.c
TigerLakePlatSamplePkg/Library/PdtUpdateLib/PdtUpdateLib.inf
TigerLakePlatSamplePkg/Library/PeiDxeBoardIdsLib/PeiDxeBoardIdsLib.c
TigerLakePlatSamplePkg/Library/PeiDxeBoardIdsLib/PeiDxeBoardIdsLib.inf
TigerLakePlatSamplePkg/Library/PeiMultiPlatSupportLib/InternalCommonLib.c
TigerLakePlatSamplePkg/Library/PeiMultiPlatSupportLib/PeiMultiPlatSupportLib.c
TigerLakePlatSamplePkg/Library/PeiMultiPlatSupportLib/PeiMultiPlatSupportLib.inf
TigerLakePlatSamplePkg/Library/PeiMultiPlatSupportLib/PeiMultiPlatSupportLibOptSize.c
TigerLakePlatSamplePkg/Library/PeiMultiPlatSupportLib/PeiMultiPlatSupportLibOptSize.inf
TigerLakePlatSamplePkg/Library/PeiNemMapLib/PeiNemMapLib.c
TigerLakePlatSamplePkg/Library/PeiNemMapLib/PeiNemMapLib.inf
TigerLakePlatSamplePkg/Library/PeiPlatformHookLib/PeiPlatformHooklib.c
TigerLakePlatSamplePkg/Library/PeiPlatformHookLib/PeiPlatformHooklib.inf
TigerLakePlatSamplePkg/Library/PeiReadWriteVariableLib/PeiReadWriteVariable.c
TigerLakePlatSamplePkg/Library/PeiReadWriteVariableLib/PeiReadWriteVariable.h
TigerLakePlatSamplePkg/Library/PeiReadWriteVariableLib/PeiReadWriteVariableLib.inf
TigerLakePlatSamplePkg/Library/PeiReadWriteVariableLibNull/PeiReadWriteVariableLibNull.inf
TigerLakePlatSamplePkg/Library/PeiReadWriteVariableLibNull/PeiReadWriteVariableNull.c
TigerLakePlatSamplePkg/Library/PeiSecurePreMemoryDataLoadLib/PeiSecurePreMemoryDataLoadLib.c
TigerLakePlatSamplePkg/Library/PeiSecurePreMemoryDataLoadLib/PeiSecurePreMemoryDataLoadLib.inf
TigerLakePlatSamplePkg/Library/PeiSerialPortParameterLib/PeiSerialPortParameterLib.c
TigerLakePlatSamplePkg/Library/PeiSerialPortParameterLib/PeiSerialPortParameterLib.inf
TigerLakePlatSamplePkg/Library/PeiSetupDataCacheLib/PeiSetupDataCacheLib.c
TigerLakePlatSamplePkg/Library/PeiSetupDataCacheLib/PeiSetupDataCacheLib.h
TigerLakePlatSamplePkg/Library/PeiSetupDataCacheLib/PeiSetupDataCacheLib.inf
TigerLakePlatSamplePkg/Library/PlatformVarCheckLib/PlatformVarCheckLib.inf
TigerLakePlatSamplePkg/Library/PlatformVarCheckLib/PlatformVarCheckLibNullClass.c
TigerLakePlatSamplePkg/Library/SmmPchLib/CommonHeader.h
TigerLakePlatSamplePkg/Library/SmmPchLib/SmmPchLib.c
TigerLakePlatSamplePkg/Library/SmmPchLib/SmmPchLib.inf
TigerLakePlatSamplePkg/Library/SmmStmConfTableLib/SmmStmConfTableLib.c
TigerLakePlatSamplePkg/Library/SmmStmConfTableLib/SmmStmConfTableLib.inf
TigerLakePlatSamplePkg/Library/SmmStmConfTableLibNull/SmmStmConfTableLibNull.c
TigerLakePlatSamplePkg/Library/SmmStmConfTableLibNull/SmmStmConfTableLibNull.inf
TigerLakePlatSamplePkg/Library/Tpm2DeviceLibPtp/Tpm2InstanceLibPtt.c
TigerLakePlatSamplePkg/Library/Tpm2DeviceLibPtp/Tpm2InstanceLibPtt.inf
TigerLakePlatSamplePkg/Platform/Isct/Docs/IsctReadme.docx
TigerLakePlatSamplePkg/Platform/PlatformInfo/Dxe/PlatformInfoDxe.c
TigerLakePlatSamplePkg/Platform/PlatformInfo/Dxe/PlatformInfoDxe.h
TigerLakePlatSamplePkg/Platform/PlatformInfo/Dxe/PlatformInfoDxe.inf
TigerLakePlatSamplePkg/Platform/SmmPlatform/Smm/EcSmi.c
TigerLakePlatSamplePkg/Platform/SmmPlatform/Smm/EcSmi.h
TigerLakePlatSamplePkg/Platform/SmmPlatform/Smm/PcieDockSmi.c
TigerLakePlatSamplePkg/Platform/SmmPlatform/Smm/PcieDockSmi.h
TigerLakePlatSamplePkg/Platform/SmmPlatform/Smm/SmmPlatform.c
TigerLakePlatSamplePkg/Platform/SmmPlatform/Smm/SmmPlatform.h
TigerLakePlatSamplePkg/Platform/SmmPlatform/Smm/SmmPlatform.inf
TigerLakePlatSamplePkg/Tools/GenBiosId/BiosId.env
TigerLakePlatSamplePkg/Tools/GenBiosId/BiosIdEmb.env
TigerLakePlatSamplePkg/Tools/GenVcxproj/EDK.gitignore
TigerLakePlatSamplePkg/Tools/GenVcxproj/genvcxproj.py
TigerLakePlatSamplePkg/Tools/ToolScripts/FitGen/postbuildFitGen.bat
TigerLakePlatSamplePkg/Tools/ToolScripts/FitGen/postbuildFitGen.sh
TigerLakePlatSamplePkg/VariableStorageSelector/Dxe/VariableStorageSelectorRuntimeDxe.c
TigerLakePlatSamplePkg/VariableStorageSelector/Dxe/VariableStorageSelectorRuntimeDxe.inf
TigerLakePlatSamplePkg/VariableStorageSelector/Pei/VariableStorageSelectorPei.c
TigerLakePlatSamplePkg/VariableStorageSelector/Pei/VariableStorageSelectorPei.inf
TigerLakePlatSamplePkg/VariableStorageSelector/Smm/VariableStorageSelectorSmm.c
TigerLakePlatSamplePkg/VariableStorageSelector/Smm/VariableStorageSelectorSmm.inf

================================================================================ 
Commit: 381bae37351e9b463e27b07f7b7507f7cc62da1c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 9 09:05:53 2019 -0700 
-------------------------------------------------------------------------------- 
[TGL] Fix EDK2 builds after Flash Map issue fix

Part1 of this fix was a3f9bd3b9b2b04a616bf10ee3767a25f5762beb5.
Part 2 476c3a747f1a18cb91eb7f51b38a0adf54dfc06b had a typo erasing required keyword.
This chagne fixes EDK2 build errors.

Hsd-es-id: 2207626098, 2207777970
Original commit date: Sun Jun 16 18:09:39 2019 -0700
Change-Id: Ib658bbd67e6dab4e33a5962c267189b47264aa4d
Original commit hash: ee9658f888c5d7f5a1f6e04d68b6d902bd52e204

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/Include/Fdf/FlashMapIncludeEdk.fdf

================================================================================ 
Commit: 3ebbb96abdc40af8a6bd6177d1a73a8dfe8f6c79 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 9 09:05:49 2019 -0700 
-------------------------------------------------------------------------------- 
Add Intel\BluetoothPkg for Bluetooth modules

Add BluetoothPkg in Intel and copy the Bluetooth modules
in BpCommonPkg into it.
Update consumers to use the Bluetooth modules in BluetoothPkg.

Hsd-es-id: <none>
Original commit date: Thu May 30 09:23:12 2019 +0800
Change-Id: Ie39af75d76d599835daac1651f98f4eff812c0b2
Original commit hash: e97277573e764bf31df3e57413cfa20d5a32b4c0

-------------------------------------------------------------------------------- 
[Changed Files]
BluetoothPkg/BluetoothBusDxe/BluetoothAttribute.c
BluetoothPkg/BluetoothBusDxe/BluetoothBusDxe.c
BluetoothPkg/BluetoothBusDxe/BluetoothBusDxe.h
BluetoothPkg/BluetoothBusDxe/BluetoothBusDxe.inf
BluetoothPkg/BluetoothBusDxe/BluetoothConfigConnect.c
BluetoothPkg/BluetoothBusDxe/BluetoothConfigGetData.c
BluetoothPkg/BluetoothBusDxe/BluetoothConfigGetRemoteData.c
BluetoothPkg/BluetoothBusDxe/BluetoothConfigInit.c
BluetoothPkg/BluetoothBusDxe/BluetoothConfigRegisterCallBack.c
BluetoothPkg/BluetoothBusDxe/BluetoothConfigScan.c
BluetoothPkg/BluetoothBusDxe/BluetoothConfigSetData.c
BluetoothPkg/BluetoothBusDxe/BluetoothIntHciEvent.c
BluetoothPkg/BluetoothBusDxe/BluetoothLeConfigX.h
BluetoothPkg/BluetoothBusDxe/ComponentName.c
BluetoothPkg/BluetoothBusDxe/iLE/apps/inc/a4wp_srv.h
BluetoothPkg/BluetoothBusDxe/iLE/apps/inc/app_interface.h
BluetoothPkg/BluetoothBusDxe/iLE/apps/inc/atp_production_app.h
BluetoothPkg/BluetoothBusDxe/iLE/apps/inc/fmp_locator.h
BluetoothPkg/BluetoothBusDxe/iLE/apps/inc/fmp_reporter.h
BluetoothPkg/BluetoothBusDxe/iLE/apps/inc/gap_gatt_srv.h
BluetoothPkg/BluetoothBusDxe/iLE/apps/inc/hci2ile_interface.h
BluetoothPkg/BluetoothBusDxe/iLE/apps/inc/hci2ile_internal.h
BluetoothPkg/BluetoothBusDxe/iLE/apps/inc/hogp_host.h
BluetoothPkg/BluetoothBusDxe/iLE/apps/inc/hrp_collector.h
BluetoothPkg/BluetoothBusDxe/iLE/apps/inc/l2cap_coc_test_app.h
BluetoothPkg/BluetoothBusDxe/iLE/apps/inc/profile_adapt.h
BluetoothPkg/BluetoothBusDxe/iLE/apps/inc/smp_app.h
BluetoothPkg/BluetoothBusDxe/iLE/apps/inc/test_embedded_stack.h
BluetoothPkg/BluetoothBusDxe/iLE/apps/inc/uefi_app.h
BluetoothPkg/BluetoothBusDxe/iLE/apps/inc/uhid_host.h
BluetoothPkg/BluetoothBusDxe/iLE/apps/src/a4wp_srv.c
BluetoothPkg/BluetoothBusDxe/iLE/apps/src/atp_production_app.c
BluetoothPkg/BluetoothBusDxe/iLE/apps/src/fmp_locator.c
BluetoothPkg/BluetoothBusDxe/iLE/apps/src/fmp_reporter.c
BluetoothPkg/BluetoothBusDxe/iLE/apps/src/gap_gatt_srv.c
BluetoothPkg/BluetoothBusDxe/iLE/apps/src/hci2ile_adaptation.c
BluetoothPkg/BluetoothBusDxe/iLE/apps/src/hogp_host.c
BluetoothPkg/BluetoothBusDxe/iLE/apps/src/hrp_collector.c
BluetoothPkg/BluetoothBusDxe/iLE/apps/src/l2cap_coc_test_app.c
BluetoothPkg/BluetoothBusDxe/iLE/apps/src/main.c
BluetoothPkg/BluetoothBusDxe/iLE/apps/src/profile_adapt.c
BluetoothPkg/BluetoothBusDxe/iLE/apps/src/pxp_monitor.c
BluetoothPkg/BluetoothBusDxe/iLE/apps/src/smp_app.c
BluetoothPkg/BluetoothBusDxe/iLE/apps/src/uefi_app.c
BluetoothPkg/BluetoothBusDxe/iLE/apps/src/uhid_host.c
BluetoothPkg/BluetoothBusDxe/iLE/core/inc/att.h
BluetoothPkg/BluetoothBusDxe/iLE/core/inc/gap.h
BluetoothPkg/BluetoothBusDxe/iLE/core/inc/gatt.h
BluetoothPkg/BluetoothBusDxe/iLE/core/inc/hci_host.h
BluetoothPkg/BluetoothBusDxe/iLE/core/inc/l2cap.h
BluetoothPkg/BluetoothBusDxe/iLE/core/inc/smp.h
BluetoothPkg/BluetoothBusDxe/iLE/core/src/att.c
BluetoothPkg/BluetoothBusDxe/iLE/core/src/gap.c
BluetoothPkg/BluetoothBusDxe/iLE/core/src/gatt_client.c
BluetoothPkg/BluetoothBusDxe/iLE/core/src/gatt_common.c
BluetoothPkg/BluetoothBusDxe/iLE/core/src/gatt_server.c
BluetoothPkg/BluetoothBusDxe/iLE/core/src/hci.c
BluetoothPkg/BluetoothBusDxe/iLE/core/src/hcicmds.c
BluetoothPkg/BluetoothBusDxe/iLE/core/src/l2cap.c
BluetoothPkg/BluetoothBusDxe/iLE/core/src/smp.c
BluetoothPkg/BluetoothBusDxe/iLE/hwal/android/inc/tl.h
BluetoothPkg/BluetoothBusDxe/iLE/hwal/android/src/tl.c
BluetoothPkg/BluetoothBusDxe/iLE/hwal/linux/inc/tl.h
BluetoothPkg/BluetoothBusDxe/iLE/hwal/linux/src/tl.c
BluetoothPkg/BluetoothBusDxe/iLE/hwal/rw/inc/tl.h
BluetoothPkg/BluetoothBusDxe/iLE/hwal/rw/src/tl.c
BluetoothPkg/BluetoothBusDxe/iLE/hwal/threadx/inc/tl.h
BluetoothPkg/BluetoothBusDxe/iLE/hwal/threadx/src/tl.c
BluetoothPkg/BluetoothBusDxe/iLE/hwal/uefi/inc/tl.h
BluetoothPkg/BluetoothBusDxe/iLE/hwal/uefi/src/tl.c
BluetoothPkg/BluetoothBusDxe/iLE/ifc/inc/config_host.h
BluetoothPkg/BluetoothBusDxe/iLE/ifc/inc/device_struct.h
BluetoothPkg/BluetoothBusDxe/iLE/ifc/inc/error_code.h
BluetoothPkg/BluetoothBusDxe/iLE/ifc/inc/int_interface.h
BluetoothPkg/BluetoothBusDxe/iLE/ifc/inc/interface.h
BluetoothPkg/BluetoothBusDxe/iLE/ifc/src/interface.c
BluetoothPkg/BluetoothBusDxe/iLE/mgr/inc/device_mgr.h
BluetoothPkg/BluetoothBusDxe/iLE/mgr/inc/profile_mgr.h
BluetoothPkg/BluetoothBusDxe/iLE/mgr/inc/service_mgr.h
BluetoothPkg/BluetoothBusDxe/iLE/mgr/inc/smp_mgr.h
BluetoothPkg/BluetoothBusDxe/iLE/mgr/src/device_mgr.c
BluetoothPkg/BluetoothBusDxe/iLE/mgr/src/profile_mgr.c
BluetoothPkg/BluetoothBusDxe/iLE/mgr/src/service_mgr.c
BluetoothPkg/BluetoothBusDxe/iLE/mgr/src/smp_mgr.c
BluetoothPkg/BluetoothBusDxe/iLE/osa/linux/inc/osa_types.h
BluetoothPkg/BluetoothBusDxe/iLE/osa/linux/src/osa_utils.c
BluetoothPkg/BluetoothBusDxe/iLE/osa/rw/inc/osa_types.h
BluetoothPkg/BluetoothBusDxe/iLE/osa/rw/src/osa_utils.c
BluetoothPkg/BluetoothBusDxe/iLE/osa/threadx/inc/osa_types.h
BluetoothPkg/BluetoothBusDxe/iLE/osa/threadx/src/osa_utils.c
BluetoothPkg/BluetoothBusDxe/iLE/osa/uefi/inc/osa_types.h
BluetoothPkg/BluetoothBusDxe/iLE/osa/uefi/src/osa_utils.c
BluetoothPkg/BluetoothBusDxe/iLE/storage/inc/storage.h
BluetoothPkg/BluetoothBusDxe/iLE/storage/src/storage.c
BluetoothPkg/BluetoothBusDxe/iLE/utils/inc/bt_types.h
BluetoothPkg/BluetoothBusDxe/iLE/utils/inc/log.h
BluetoothPkg/BluetoothBusDxe/iLE/utils/inc/utils.h
BluetoothPkg/BluetoothBusDxe/iLE/utils/src/device_utils.c
BluetoothPkg/BluetoothBusDxe/iLE/utils/src/mem_mgr_byte_wise.c
BluetoothPkg/BluetoothBusDxe/iLE/utils/src/mem_mgr_pool_mgr.c
BluetoothPkg/BluetoothBusDxe/iLE/utils/src/utils.c
BluetoothPkg/BluetoothConnectionManagerDxe/BluetoothConnectionManager.uni
BluetoothPkg/BluetoothConnectionManagerDxe/BluetoothConnectionManager.vfr
BluetoothPkg/BluetoothConnectionManagerDxe/BluetoothConnectionManagerDxe.c
BluetoothPkg/BluetoothConnectionManagerDxe/BluetoothConnectionManagerDxe.h
BluetoothPkg/BluetoothConnectionManagerDxe/BluetoothConnectionManagerDxe.inf
BluetoothPkg/BluetoothConnectionManagerDxe/BluetoothConnectionManagerHii.h
BluetoothPkg/BluetoothConnectionManagerDxe/BluetoothConnectionManagerVfr.h
BluetoothPkg/BluetoothConnectionManagerDxe/BluetoothLeConfigX.h
BluetoothPkg/BluetoothConnectionManagerDxe/ComponentName.c
BluetoothPkg/BluetoothHidDxe/BluetoothHidDxe.c
BluetoothPkg/BluetoothHidDxe/BluetoothHidDxe.h
BluetoothPkg/BluetoothHidDxe/BluetoothHidDxe.inf
BluetoothPkg/BluetoothHidDxe/BluetoothHidParser.c
BluetoothPkg/BluetoothHidDxe/BluetoothHidParser.h
BluetoothPkg/BluetoothHidDxe/BluetoothHidProtocol.c
BluetoothPkg/BluetoothHidDxe/ComponentName.c
BluetoothPkg/BluetoothPkg.dec
BluetoothPkg/BluetoothPkg.dsc
BluetoothPkg/HidKbDxe/ComponentName.c
BluetoothPkg/HidKbDxe/EfiKey.c
BluetoothPkg/HidKbDxe/HidKbDxe.c
BluetoothPkg/HidKbDxe/HidKbDxe.h
BluetoothPkg/HidKbDxe/HidKbDxe.inf
BluetoothPkg/HidKbDxe/KeyBoard.c
BluetoothPkg/HidKbDxe/KeyBoard.h
BluetoothPkg/HidMouseDxe/ComponentName.c
BluetoothPkg/HidMouseDxe/EfiMouse.c
BluetoothPkg/HidMouseDxe/HidMouseDxe.c
BluetoothPkg/HidMouseDxe/HidMouseDxe.h
BluetoothPkg/HidMouseDxe/HidMouseDxe.inf
BluetoothPkg/Include/Guid/HidKeyBoardLayout.h
BluetoothPkg/Include/IndustryStandard/BluetoothAssignedNumbers.h
BluetoothPkg/Include/IndustryStandard/BluetoothAtt.h
BluetoothPkg/Include/IndustryStandard/BluetoothHci.h
BluetoothPkg/Include/IndustryStandard/BluetoothHid.h
BluetoothPkg/Include/Library/BluetoothLib.h
BluetoothPkg/Include/Library/HidLib.h
BluetoothPkg/Include/Protocol/Hid.h
BluetoothPkg/Library/BluetoothLib/BluetoothLib.inf
BluetoothPkg/Library/BluetoothLib/BluetoothLibGap.c
BluetoothPkg/Library/BluetoothLib/BluetoothLibGatt.c
BluetoothPkg/Library/HidLib/HidLib.c
BluetoothPkg/Library/HidLib/HidLib.inf
BluetoothPkg/UsbBtHciDxe/ComponentName.c
BluetoothPkg/UsbBtHciDxe/UsbBtHci.c
BluetoothPkg/UsbBtHciDxe/UsbBtHciDxe.c
BluetoothPkg/UsbBtHciDxe/UsbBtHciDxe.h
BluetoothPkg/UsbBtHciDxe/UsbBtHciDxe.inf
BpCommonPkg/BpCommonPkg.dec
BpCommonPkg/BpCommonPkg.dsc
TigerLakeBoardPkg/BoardPkg.dsc
TigerLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: 9f7fe948c1481b6f03c56221e50fe40892421b92 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 9 09:05:43 2019 -0700 
-------------------------------------------------------------------------------- 
Client: Use libraries in Edk2Platforms instead of BpCommonPkg

We have added BiosIdLib CmosAccessLib PlatformCmosAccessLib in
BoardModulePkg in Edk2Platforms, Usb3DebugPortLib and
Usb3DebugPortParameterLibPcd in DebugFeaturePkg in Edk2Platforms
before deleting the original ones in BpCommonPkg, we will update
platforms to use the ones in Edk2Platforms repo firstly.

Hsd-es-id: <none>
Original commit date: Thu May 30 16:33:29 2019 +0800
Change-Id: I143c8bb2b50626b9f5a6e32d314414ed733841e4
Original commit hash: 9f704c4238bc4e217b1b53effbc57309443ea85c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientCommonPkg/Library/BaseDebugPropertyLibCmosPcd/BaseDebugPropertyLibCmosPcd.inf
ClientCommonPkg/Library/BaseUsb3DebugPortParameterLibCmos/BaseUsb3DebugPortParameterLibCmos.inf
TigerLakeBoardPkg/BoardPkg.dsc
TigerLakeBoardPkg/TigerLakeUBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPreMemLib.inf
TigerLakeBoardPkg/TigerLakeYBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPreMemLib.inf
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibBios/FmpDeviceLibBios.inf
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibMonolithic/FmpDeviceLibMonolithic.inf
TigerLakePlatSamplePkg/Features/OverClocking/OverClockInit/PeiOverClock.inf
TigerLakePlatSamplePkg/Features/PlatformStatusCodeHandler/Pei/PlatformStatusCodeHandlerPei.inf
TigerLakePlatSamplePkg/Features/PlatformStatusCodeHandler/RuntimeDxe/PlatformStatusCodeHandlerRuntimeDxe.inf
TigerLakePlatSamplePkg/Features/PlatformStatusCodeHandler/Smm/PlatformStatusCodeHandlerSmm.inf
TigerLakePlatSamplePkg/Features/Smbios/SmbiosMiscDxe/SmbiosMiscDxe.inf
TigerLakePlatSamplePkg/Library/BaseDebugLibAllDebugPort/BaseDebugLibAllDebugPort.inf
TigerLakePlatSamplePkg/Library/BaseUsb3DebugPortDummyLib/Usb3DebugPortDummyLib.inf
TigerLakePlatSamplePkg/Library/DxePlatformBootManagerLib/DxePlatformBootManagerHiiFreeLib.inf
TigerLakePlatSamplePkg/Library/DxePlatformBootManagerLib/DxePlatformBootManagerLib.inf
TigerLakePlatSamplePkg/Platform/SmbiosPlatformInfo/SmbiosPlatformInfo.inf
TigerLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPreMem.inf
TigerLakePlatSamplePkg/Setup/Setup.inf

================================================================================ 
Commit: 1d018d858b52cc7133944c6ed4be408ee825f3f8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 9 09:05:42 2019 -0700 
-------------------------------------------------------------------------------- 
Client: Update to use the AcpiDebug in DebugFeaturePkg

We have add AcpiDebug feature into DebugFeaturePkg in
Edk2Platform repo and will remove the one in BpCommonPkg.
So here update the client platforms to use the one in
DebugFeaturePkg before delete the one in BpCommonPkg.

Hsd-es-id: <none>
Original commit date: Wed Jun 5 09:59:32 2019 +0800
Change-Id: I370afafe1c8a8d0140a4f1338dc0f678e43e1619
Original commit hash: 3b5da01d4a018cfca5b037f28cc9dc53c98c73cc

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BoardPkg.dsc
TigerLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: c847d5d7b6e743847e471381ba863e151e8cd55e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 9 09:05:41 2019 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update CI Increment BIOS Major Version () and reset Minor Version to 0

Sun Jun 16 00:09:48 2019 -0700
Original commit date: Sun Jun 16 00:09:48 2019 -0700
Original commit hash: d908372c9ceabdfd40bde022d74c404e8cc19369

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 17a26ba8d24ee653f6ca0516d2e59f16f8e69a17 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 9 09:05:40 2019 -0700 
-------------------------------------------------------------------------------- 
[TGL] Fix EDK2 builds after Flash Map issue fix

Flash map has been updated after 8751f6832f0cc82932963b2ca604c1bf2a467c71 due to increased wifi binary size.
This is impacting ACM load during boot which is now not 128KB aligned.
Part1 of this fix was a3f9bd3b9b2b04a616bf10ee3767a25f5762beb5.
This chagne fixes EDK2 build errors.

Hsd-es-id: 2207626098, 2207777970
Original commit date: Sat Jun 15 18:27:38 2019 -0700
Change-Id: Id68370c00c92404334555de57c5d756a87450e66
Original commit hash: 476c3a747f1a18cb91eb7f51b38a0adf54dfc06b

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/Include/Fdf/FlashMapIncludeEdk.fdf

================================================================================ 
Commit: 1d23f8aa04f4575522f3b3ea72a824f713ea1a27 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 9 09:05:40 2019 -0700 
-------------------------------------------------------------------------------- 
[TGL] Increment Minor version to tag in critical changes

Set Bios version to v2246.02 after critical PO changes has been committed

Hsd-es-id: NA
Original commit date: Sat Jun 15 16:04:31 2019 -0700
Change-Id: Idd53c236a5d4d7e74dcdf8f2a43eeb19a7d789a6
Original commit hash: 6e1d6b9b565ba621b099db8981c31447c66b213b

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: a99338489908ba7ddbc719e18f3e8ae0d480058c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 9 09:05:39 2019 -0700 
-------------------------------------------------------------------------------- 
[TGL] 2246 daily BIOS fails to boot due to Flash Map issue

Flash map has been updated after 8751f6832f0cc82932963b2ca604c1bf2a467c71 due to increased wifi binary size.
This is impacting ACM load address which is not 128KB aligned.
This impacts FSP at this moment and not EDK2.

This is a short term workaround to unblock POE candidate.

Hsd-es-id: 2207626098, 2207777970
Original commit date: Sat Jun 15 15:43:06 2019 -0700
Change-Id: I0221a8dc0722ee31e6816f33f957c941c1849fc5
Original commit hash: a3f9bd3b9b2b04a616bf10ee3767a25f5762beb5

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BoardPkg.fdf
TigerLakeBoardPkg/Include/Fdf/FlashMapInclude.fdf

================================================================================ 
Commit: 663ee3a2e04ec82b62cbc419f7e24625ddb89e87 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 9 09:05:38 2019 -0700 
-------------------------------------------------------------------------------- 
Revert "TigerLakeBoardPkg/AcpiPlatform: Push AcpiPlatform to EndOfDxe"

This reverts commit d9bace6253d9d24c35b4febd5867d6251979f020.

Hsd-es-id: 1507235860

Original commit date: Sat Jun 15 14:26:05 2019 -0700
Change-Id: I124a7948d7fe5fb390d9bdf83e6d12cee771b661
Original commit hash: a86d2d7c4718f49a22ce7eb2757ed9cf3c6bf998

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c

================================================================================ 
Commit: 952e743815f669310ef849607fea703eaa28e6b0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 9 09:05:37 2019 -0700 
-------------------------------------------------------------------------------- 
[TigerLakePlatSamplePkg]: Fix UEFI SecureBoot Physical Presence reporting for internal builds.

Part of the MinPlatform changes restructured the DSC files; what was previously
contained solely in TigerLakePlatSamplePkg/PlatformPkg.dsc/fdf, is split among
different files. After the MinPlatform merge, the VariableSmm and
VariableSmmRuntimeDxe modules are defined inside
TigerLakeBoardPkg/Include/Dsc/CoreDxeInclude.dsc. These new definitions should
use PlatformSecureLibTest.inf when PcdUefiSecureBootEnable is set to TRUE.

Hsd-es-id: 1607210863
Original commit date: Fri Jun 14 12:29:13 2019 -0700
Change-Id: I2d4cfe6ca336c29e063bd666915c137fab9d988b
Original commit hash: 3ea6464408c4526277945556e7a0d91c63833455

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/Include/Dsc/CoreDxeInclude.dsc

================================================================================ 
Commit: 6fb5737dd21ad31664e811f055b97e3abc4f6589 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 9 09:05:36 2019 -0700 
-------------------------------------------------------------------------------- 
[TGL] Increment Minor version to tag in critical changes

Set Bios version to v2246.01 after critical PO changes has been committed

Hsd-es-id: <<HSD-ES ID number>> OR Tracker-link
Original commit date: Sat Jun 15 10:24:07 2019 -0700
Change-Id: I585708a2647e2db23d69fdac7a9a8ce535efdf07
Original commit hash: 9afe8d5f191e01c249b91dbc7cc8b1bdbbf59d25

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: f2d2c71e2d0f22d0a8054f40301896ffb349fe5e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 9 09:05:35 2019 -0700 
-------------------------------------------------------------------------------- 
[TGL] Solve build break after L1 substate workaround addition

PCH-IO->PCIE to workaround L1 substate change made under 6139cc0a9ab576d4f241e73b0fcdcf35248b9b41 caused build break.
This change fixes the issue

Hsd-es-id: 1409511135
Original commit date: Sat Jun 15 08:49:39 2019 -0700
Change-Id: I95de75927c61d1b167498524ad7d31cd6d780d86
Original commit hash: c3705aac20532606ee9a75c49a26b05dc554221c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Pch/Include/Library/PchInfoLib.h
TigerLakeBoardPkg/TigerLakeUBoards/Include/TigerLakeUBoardConfigPatchTable.h
TigerLakeBoardPkg/TigerLakeUBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
TigerLakeBoardPkg/TigerLakeUBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
TigerLakeBoardPkg/TigerLakeYBoards/Include/TigerLakeYBoardConfigPatchTable.h

================================================================================ 
Commit: 06d20e1d7bed8203c701047d6be5bee9d546b324 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 9 09:05:34 2019 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC CI

Sat Jun 15 01:28:24 2019 -0700
Original commit date: Sat Jun 15 01:28:24 2019 -0700
Original commit hash: 4d72bb5ba07a0f2e0fffa767b7aa28113c6c2cf4

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: 8463639d99c633aef090705f9314ffc309a1cddb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 9 09:05:33 2019 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update CI Increment BIOS Major Version () and reset Minor Version to 0

Sat Jun 15 00:07:24 2019 -0700
Original commit date: Sat Jun 15 00:07:24 2019 -0700
Original commit hash: 04657c00e09990601a408b74a0e5688220f56ead

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 2189082be7c41d1b6c9a63db1f6649f13cefa414 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 9 09:05:32 2019 -0700 
-------------------------------------------------------------------------------- 
[TGP] Change TGL A0/A2 default BIOS option for PCH-IO->PCIE to workaround L1 substates bug

Changing the default setup option value for TGL A0/A2 MCP

Hsd-es-id: 1409511135

Original commit date: Thu Jun 13 15:12:57 2019 -0700
Change-Id: Ib9c0b9114089c209beaba122548517aaeaa3270e
Original commit hash: 6139cc0a9ab576d4f241e73b0fcdcf35248b9b41

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Pch/Library/PeiPchPolicyLib/PeiPchPolicyLib.c
TigerLakeBoardPkg/TigerLakeUBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
TigerLakeBoardPkg/TigerLakeUBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c

================================================================================ 
Commit: 319682d6c1f4421e8771bf953302f148c3db5184 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 9 09:05:31 2019 -0700 
-------------------------------------------------------------------------------- 
TigerLakeBoardPkg/AcpiPlatform: Push AcpiPlatform to EndOfDxe

Push AcpiPlatform to EndOfDxe so the dynamic PCDs
which initialize Platform NVS can be updated with the final values
before Platform NVS are initialized
and then PlatformNvsAreaProtocol is installed.

Confirmed other drivers which update Platform NVS run after the event
as they have dependency with PlatformNvsAreaProtocol.

Hsd-es-id: 1507235860
Original commit date: Tue Jun 11 05:59:24 2019 +0800
Change-Id: I347592c1089a912cd47cc4699990e22a2e366a5f
Original commit hash: d9bace6253d9d24c35b4febd5867d6251979f020

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c

================================================================================ 
Commit: 2443b1e0aca778b643bf1bbdb083e4335d94615e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 9 09:05:30 2019 -0700 
-------------------------------------------------------------------------------- 
Removing merge-conflict files that were pushed in Support for the TGL Y AEP board

Hsd-es-id: 2207139483
Original commit date: Mon Jun 10 13:15:47 2019 -0700
Change-Id: I5ff756c0cedaef783d25ba6466105c43c192d0a5
Original commit hash: 71776cfe3326a0fa3826305910e5e76589c25779

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/TigerLakeUBoards/Library/BoardInitLib/Pei/BoardSaConfigPreMem.h.orig
TigerLakeBoardPkg/TigerLakeUBoards/Library/BoardInitLib/Pei/BoardSaInitPreMemLib.c.orig

================================================================================ 
Commit: 726e8ee6a08c9cae3a7edd47dd09f454646f5fef 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 9 09:05:29 2019 -0700 
-------------------------------------------------------------------------------- 
[TGL A0] WiFi is not functional in UEFI mode with CcP (CNVd)[POE Blocker]

1.Update WlanFw.bin and FmacDrv.efi for CcP.
2.Adjust flashmap to accommodate the new WlanFw.bin.

Hsd-es-id: 2207626098
Original commit date: Fri Jun 14 11:50:59 2019 +0800
Change-Id: I20f13fd2f57ce3f0580c37ba84ea1d4b02830bae
Original commit hash: 8751f6832f0cc82932963b2ca604c1bf2a467c71

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/Include/Fdf/FlashMapInclude.fdf
TigerLakeBoardPkg/Include/Fdf/FlashMapIncludeEdk.fdf

================================================================================ 
Commit: 370c72f4dd63ac95837c4737215bb41615ef733d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 9 09:05:28 2019 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Sat Jun 15 00:02:57 2019 +0000
Original commit date: Sat Jun 15 00:02:57 2019 +0000
Original commit hash: 5561ca2f0b266bbf693d92a3d0084d09f53c3d47

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 49d25aef514bb84f63f60904c4c409b2f0881db5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 9 09:05:18 2019 -0700 
-------------------------------------------------------------------------------- 
[JSL MRC] Rebase MRC to 0.0.4.69 ICL

Rebased JSL MRC to 0.0.4.69 ICL.

Hsd-es-id: NA
Original commit date: Fri May 31 13:11:21 2019 +0800
Change-Id: I4e0585d581b8664fa358ca984147cf24e2e99b50
Original commit hash: e46bbb72a09c6b29b544a1b2ce982245051c0b22

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/Include/CpuRegs.h
ClientOneSiliconPkg/Cpu/Library/PeiDxeSmmCpuPlatformLib/CpuPlatformLibrary.c
ClientOneSiliconPkg/Include/ConfigBlock/Memory/Ver1/MemoryConfig.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/Include/Library/MemoryAddressEncodeLib.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/Include/MemoryInit.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/Include/MrcCommonTypes.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/Include/MrcDebugHook.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/Include/MrcSpdData.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/Library/PeiDxeSmmMemAddrEncodeLib/MemAddrEncodeLib.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/Library/PeiDxeSmmMemAddrEncodeLib/PeiDxeSmmMemAddrEncodeLib.inf
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/Library/PeiMemPolicyLib/MrcOemPlatform.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/Library/PeiMemPolicyLib/MrcOemPlatform.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/Library/PeiMemPolicyLib/PeiMemPolicyLib.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/Library/PeiMemPolicyLib/PeiMemPolicyLibSample.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/LibraryPrivate/DxeDriverAddrDecodeTest/AddrDecodeEncodeTest0.inf
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/LibraryPrivate/DxeDriverAddrDecodeTest/MrcMcAddrDecodeEntryPoint.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/LibraryPrivate/PeiMemoryInitLib/PeiMemoryInitLib.inf
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/LibraryPrivate/PeiMemoryInitLib/PeiMemoryInitLibFsp.inf
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/LibraryPrivate/PeiMemoryInitLib/PeiMemoryInitLibJsl.inf
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/LibraryPrivate/PeiMemoryInitLib/Source/AddrDecode/MrcMcAddrDecode.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/LibraryPrivate/PeiMemoryInitLib/Source/AddrDecode/MrcMcAddrDecode.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcApi.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcBdat.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcDebugPrint.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcInterpreter.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcMemoryScrub.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcSaveRestore.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/LibraryPrivate/PeiMemoryInitLib/Source/CPGC/Cpgc20/Cpgc20TestCtl.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcDdrIoOffsets.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcRegisterCache.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCommandTraining.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCommon.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCrosser.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcDdr4Registers.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcGears.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcMemoryMap.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Icelake/MrcMcRegisterIcl0xxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Icelake/MrcMcRegisterIcl1xxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Icelake/MrcMcRegisterIcl5xxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Icelake/MrcMcRegisterIcl6xxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Icelake/MrcMcRegisterIcl8xxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Icelake/MrcMcRegisterIcl9xxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Icelake/MrcMcRegisterIclDxxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Icelake/MrcMcRegisterStructIcl0xxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Icelake/MrcMcRegisterStructIcl1xxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Icelake/MrcMcRegisterStructIcl8xxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Icelake/MrcMcRegisterStructIcl9xxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcAddressDecodeConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcMaintenance.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcRefreshConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcRefreshConfiguration.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcSchedulerParameters.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcTimingConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcTimingConfiguration.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr4.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdrCommon.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr4.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr4.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcMemoryApi.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadDqDqs.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadDqDqs.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadReceiveEnable.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadReceiveEnable.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcGears.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcIoControl.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMemoryMap.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcReset.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/LibraryPrivate/PeiMemoryInitLib/Source/SpdProcessing/MrcSpdProcessing.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/LibraryPrivate/PeiMemoryInitLib/Source/SpdProcessing/MrcSpdProcessing.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/LibraryPrivate/PeiMemoryInitLib/Source/StaticConfig/Ddr4.S
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/LibraryPrivate/PeiMemoryInitLib/Source/StaticConfig/Ddr4.asm
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/LibraryPrivate/PeiMemoryInitLib/Source/StaticConfig/McDone.S
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/LibraryPrivate/PeiMemoryInitLib/Source/StaticConfig/McDone.asm
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/LibraryPrivate/PeiMemoryInitLib/Source/StaticConfig/McInit.S
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/LibraryPrivate/PeiMemoryInitLib/Source/StaticConfig/McInit.asm
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/LibraryPrivate/PeiMemoryInitLib/Source/StaticConfig/McMemoryMap.asm
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteDqDqs.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteLeveling.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/MiniBios/BUILD/MiniBios.mak
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/MiniBios/CPU/SRC32/crc.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/MiniBios/CPU/SRC32/crcoem.inc
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/MiniBios/CPU/SRC32/crcsetup.asm
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/MiniBios/CPU/SRC32/crcstart.asm
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/MiniBios/CPU/UCODE/m_80_706e1_80000038.inc
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/MiniBios/CPU/UCODE/m_80_706e3_81000008.inc
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/MiniBios/CPU/UCODE/m_80_706e4_8000000a.inc
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/MiniBios/CPU/UCODE/m_80_706e5_8000000a.inc
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/MiniBios/CPU/UCODE/m_c0_706e0_80000022.inc
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/MiniBios/CPU/UCODE/m_c0_706e0_80000028.inc
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/MiniBios/CPU/UCODE/m_c0_706e1_80000010.inc
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/MiniBios/Common/ConfigBlock.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/MiniBios/Common/CpuRegs.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/MiniBios/Common/EcCommands.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/MiniBios/Common/MemoryUtils.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/MiniBios/Common/Pch/Include/Register/PchRegsSerialIo.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/MiniBios/Common/PeiKscLib.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/MiniBios/Common/PlatformBoardId.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/MiniBios/MEMORY/MrcOemPlatform.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/MiniBios/MEMORY/MrcOemPlatform.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/MiniBios/MEMORY/MrcSetup.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/MiniBios/MiniBIOS_VS2017_Win7.bat
ClientOneSiliconPkg/SiPkg.dec.template
ClientOneSiliconPkg/SystemAgent/Include/ConfigBlock/PramPreMemConfig.h
ClientOneSiliconPkg/SystemAgent/Include/MemInfoHob.h
ClientOneSiliconPkg/SystemAgent/Include/Register/Hostbridgecommon.h
ClientOneSiliconPkg/SystemAgent/Include/Register/Mchbarcommon.h
ClientOneSiliconPkg/SystemAgent/Include/Register/SaRegsHostBridge.h
ClientOneSiliconPkg/SystemAgent/Include/SaPolicyCommon.h
ClientOneSiliconPkg/SystemAgent/Include/SaRegs.h
ClientOneSiliconPkg/SystemAgent/Library/PeiSaPolicyLib/PeiSaPolicyLib.c
ClientOneSiliconPkg/SystemAgent/Library/PeiSaPolicyLib/PeiSaPolicyLib.inf
ClientOneSiliconPkg/SystemAgent/Library/PeiSaPolicyLib/PeiSaPolicyLibFsp.inf
ClientSiliconPkg/ClientSiliconPkg.dec
ClientSiliconPkg/SampleCode/IntelFrameworkPkg/Include/Guid/SmramMemoryReserve.h

================================================================================ 
Commit: 8a82f1b94522b237f6d7812511be3264c1cb5bf8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 9 09:05:08 2019 -0700 
-------------------------------------------------------------------------------- 
[TGL-A0] [PO] PCIE LTR LOCK Function is set incorrectly - Cannot LTR Override

PCIE LTR LOCK is now set after LTR OVR values are programmed in BIOS and based on setup option.

Hsd-es-id: 2207712984
Original commit date: Wed Jun 12 12:31:28 2019 +0530
Change-Id: I7c3489e7db2eaba0d048134309c5d4088e827de7
Original commit hash: e053944f0f3004424fb01c952671d56011a6ee83

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLib.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PciExpressHelpersLibrary/PciExpressHelpersLibrary.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PciExpressHelpersLibrary/PciExpressHelpersLibrary.h

================================================================================ 
Commit: a0e29b96d97b927879d8d3b6695f4a9a6abce479 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 9 09:05:07 2019 -0700 
-------------------------------------------------------------------------------- 
DCI DbC connection is break due to overriden of VID from 8087 to 8086

Remove unnecessary Usb3DebugPortLib from CapsuleX64

Hsd-es-id: 1507269696
Original commit date: Wed Jun 12 16:15:55 2019 +0800
Change-Id: If0d97160e7c7a60cfd3e56a76a0f5ce331b84f7c
Original commit hash: 023153775d6ca6054f9b7930a35a63f3e1e4b490

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BoardPkg.dsc

================================================================================ 
Commit: 850de98ddab745489ab8f1c818bfbdc3e6581800 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 9 09:05:04 2019 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update CI Increment BIOS Major Version () and reset Minor Version to 0

Fri Jun 14 00:05:28 2019 -0700
Original commit date: Fri Jun 14 00:05:28 2019 -0700
Original commit hash: fa087ee08c07fd677367c39c47cd08892b861b8f

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 31ca1534d9381d80d128fb5ac2f5aa9945204e74 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 9 09:05:04 2019 -0700 
-------------------------------------------------------------------------------- 
"Wake system from S5" option is missing in BIOS v2201

Add build flag "RTCWakeup_SUPPORT_FLAG" for setup.inf

Hsd-es-id: 2207690725
Original commit date: Fri Jun 14 11:17:23 2019 +0800
Change-Id: I485b5c15236ca4fcaf9f76409401629eff467d73
Original commit hash: 519451809e5f054eb0b13d2323aa512f73bf807e

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/Features/Setup/Include/Dsc/SetupDxe.dsc

================================================================================ 
Commit: 3504a0e7445b3b0a4cbee998c0477ce33dd74aa3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 9 09:05:02 2019 -0700 
-------------------------------------------------------------------------------- 
[TGL A0] - BLE keyboard not functional in UEFI mode with HrP (CNVi)

Due to recent ConPlatform change:
5c9ac43f47865bb9b13608fd7ae1d39ab73ef397
* MdeModulePkg/ConPlatform: Support short-form USB device path
The USB console devices are not unconditionally enabled by default.
They are enabled if their device paths match the one stored in
ConIn/ConOut.
So every platform that needs BLE should add BLE short-form device
path (the short-form device path pointing to the BLE host controller)
to ConIn. Otherwise the BLE keyboard cannot work.

Hsd-es-id: 2207525095
Original commit date: Thu Jun 13 11:10:18 2019 +0800
Change-Id: I1804e54cae5ca3473763a23e80f9c2c30af2c8c5
Original commit hash: 89e5413f0e89a66657dce26365c99fe173ce8155

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/Library/DxePlatformBootManagerLib/PlatformData.c

================================================================================ 
Commit: a66189aa3de1f6e6ded2fc8d7bc37f41f345f454 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 9 09:05:01 2019 -0700 
-------------------------------------------------------------------------------- 
ClientCommonPkg/CometLakeFspPkg: Cannot see any debug log in PEI phase after change to dispatcher mode

1. Modified DebugServicePei to use EFI_STATUS_CODE_STRING_DATA
2. Modified FspDebugService PPI to use ReportStatusCode on FSP dispatch mode

Hsd-es-id: 1507170639
Original commit date: Mon Jun 10 17:49:38 2019 +0800
Change-Id: Ia638887ea189f870764778e35480a9ba3f7f6a29
Original commit hash: 04b816d0283b151d4440cbea5a92b8ed320f5c3e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientCommonPkg/Universal/DebugServicePei/DebugServicePei.c
ClientCommonPkg/Universal/DebugServicePei/DebugServicePei.inf
ClientCommonPkg/Universal/PlatformStatusCodeHandler/Pei/SerialStatusCodeWorker.c
ClientCommonPkg/Universal/PlatformStatusCodeHandler/Pei/TraceHubStatusCodeWorker.c

================================================================================ 
Commit: f6dc5c80f5132d64ef8aac6e357f38c6832c8e92 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 9 09:04:59 2019 -0700 
-------------------------------------------------------------------------------- 
[TGL A0] Integrate TGL Ax Patch 0x16

Update TGL Ax with Patch 0x16

Hsd-es-id: https
Original commit date: Thu Jun 13 14:04:52 2019 -0700
Change-Id: I4cf2ce902445a2032ed85395c28f0c719b9b5418
Original commit hash: 4b90bfda35da946e5149db17497d6e1c80697d9e

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: dbca40349b8d5ed3dbe0a0ed6c4c5511fbb86a61 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 9 09:04:54 2019 -0700 
-------------------------------------------------------------------------------- 
TigerLakePlatSamplePkg/PeiBoardInitLib: Fixing the incorrect PCIe reset control for TglUDdr4 board

Setting the Active Level Low for all RST GPIO pins for all PCIe Slots (according to schematics) for TglUDdr4 board

Hsd-es-id: 2207457572
Original commit date: Mon Jun 3 17:35:06 2019 -0700
Change-Id: I7fcf195bfa244234ad5e4a6a222f95668da14569
Original commit hash: 1d8cce7986405ea308b265b9a2d9a90f9b5f2cb6

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/TigerLakeUBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c

================================================================================ 
Commit: b23cd4d3b0711b2ee4d57f628537c74096ac9951 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 9 09:04:48 2019 -0700 
-------------------------------------------------------------------------------- 
TigerLake: Implement user menu for local transmitter override

This change introduces user menu to configure local transmitter
override in TigerLake project. Setup items have been added to
global PcieEq menu that all PCH root ports share.

Hsd-es-id: 2207364912
Original commit date: Thu May 23 15:15:37 2019 +0200
Change-Id: I728c43abfbe32ae89761bc2df4bf77498a1dce34
Original commit hash: 8cad084e059d7fd600067a3977f9f8ee7e1e1ffc

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c
TigerLakeFspPkg/Upd/FspsUpd.dsc
TigerLakePlatSamplePkg/Include/SetupVariable.h
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c
TigerLakePlatSamplePkg/Setup/PchSetup.uni
TigerLakePlatSamplePkg/Setup/PcieEq.hfr

================================================================================ 
Commit: 49609c2a14a4b89b724ce69fa0c78bd53eb27ad1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 9 09:04:43 2019 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC CI

Thu Jun 13 01:27:52 2019 -0700
Original commit date: Thu Jun 13 01:27:52 2019 -0700
Original commit hash: 50e78acaa2c2b1f74a867b8cb2643a97b3731ef6

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: e867f41959d4f67f2465638b03bc56c34af3af22 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 9 09:04:41 2019 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update CI Increment BIOS Major Version () and reset Minor Version to 0

Thu Jun 13 00:05:50 2019 -0700
Original commit date: Thu Jun 13 00:05:50 2019 -0700
Original commit hash: 406659625a662ab1154b5c3ddd6055ee888d6e39

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: c511df9af901fc16d0db976e79a700f9270d6d3f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 9 09:04:40 2019 -0700 
-------------------------------------------------------------------------------- 
[JSL MRC] Prepare the MRC code for JSL+ ERB board.

-Update the ERB board DQS mapping for the ICL_Y interposer.
-Fix the MiniBIOS compiling issue.

Hsd-es-id: NA
Original commit date: Thu May 23 15:26:11 2019 -0700
Change-Id: I6a68b7ea29a2e35f7c1dbe3b78b9cd02d2e1c726
Original commit hash: d9d242d65dc4e738efaf3323d5a9f2449f20a60c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/Include/CpuRegs.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/Library/PeiDxeSmmMemAddrEncodeLib/MemAddrEncodeLib.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/MiniBios/BUILD/MiniBios.mak
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/MiniBios/Common/CpuRegs.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/MiniBios/Common/PlatformBoardId.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/MiniBios/MEMORY/MrcOemPlatform.c

================================================================================ 
Commit: 84e324c4f8826d56ea54266cd07576f18911b922 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 9 09:04:36 2019 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Wed Jun 12 23:22:37 2019 +0000
Original commit date: Wed Jun 12 23:22:37 2019 +0000
Original commit hash: 86ab83ec906081be0060cc7b421fe1d70ee7725c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: f284b73668b7dc5eb7199ada6f7e4da118ec7ee8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 9 09:04:35 2019 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/MemoryInit: [TGL][MRC] Late Command Training: [LPDDR5 WA] Using BlockTrainRst bit during LCT leads to errors with LPDDR5

Disabling BlockTrainRst during Late Command Training leads to training failure with LPDDR5.
WA: Skip Clearing this bit during Late Command Training when using LPDDR5 to allow training to complete.

Other changes:
	Update initial CCC timings to the recommended ones:
		ClkPiDelay = 384
		CmdPiDelay = 256
		CtlPiDelay = 128

Hsd-es-id: 2207696656

Original commit date: Wed Jun 5 16:27:01 2019 -0700
Change-Id: I6d2aa69debd65c5d643e30e8a24ba66bd62f3bf5
Original commit hash: 24d362b6e2be31edcdd4e6b0542605cf403262e4

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: 8acdfdb83dbfdc264997fbf8be78ff7b7e6f326a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 9 09:04:34 2019 -0700 
-------------------------------------------------------------------------------- 
Not needed, no impact to:
[TGL A0] [PO] Communication between Display CODEC  and audio controller in PCH is not happening as expected
 URL: https://hsdes.intel.com/appstore/article/#/1409378434

incorrect AndData setup, follow up to: https://git-amr-7.devtools.intel.com/gerrit/#/c/50349/

Hsd-es-id: 1409378434
Original commit date: Wed Jun 12 14:39:03 2019 -0700
Change-Id: Iab2bafdb55ab865a7e8ca74065c4df7dafbed1d0
Original commit hash: dc8b39011948688f9b23fe384f273f66752c9ce1

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsInitLibGen11/PeiGraphicsInitLib.c
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsInitLibGen12/PeiGraphicsInitLib.c

================================================================================ 
Commit: db3b5fabcedefca0c02f7936c1f1ea7c5e4d3de0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 9 09:04:25 2019 -0700 
-------------------------------------------------------------------------------- 
[TGL-A0][PO] System Agent Thermal Device cannot be disabled  (Default is grayed out + Enabled).

CFR conditon check was always evaluating 0 == 0 condition leading to permenant greyed out option.
This should be user choice option.

Hsd-es-id: 2207668722, 1407089041
Original commit date: Thu May 30 14:00:54 2019 -0700
Change-Id: I8dc1f5c87ffa87a463bb9cb1ec7c7c6d854f7663
Original commit hash: 4b59bf1abf7f34ca58411449653182bd084cfe04

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/Setup/SaSetup.hfr

================================================================================ 
Commit: 1d02d14daa54edbc4318c8f5ca88a7be551e9835 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 9 09:04:24 2019 -0700 
-------------------------------------------------------------------------------- 
TigerlakePlatSamplePkg: [TGL][IOTG][A0] Change Default THC and HDA to disabled

Change Embedded Build default for THC and HDA to disabled

Hsd-es-id: 1506953704
Original commit date: Tue Jun 4 16:04:23 2019 +0800
Change-Id: I1f20f2aa8543eeb7d68e3cc375e2941e438d9c32
Original commit hash: a00f9ce30a61b24aa33b610da2e1a4f76a637d39

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/Setup/PchSetup.hfr

================================================================================ 
Commit: c321bff074930c55cfe562eac22e2d78c4767bb9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 9 09:04:22 2019 -0700 
-------------------------------------------------------------------------------- 
[TGL A0] [PO] Communication between Display CODEC  and audio controller in PCH is not happening as expected
 URL: https://hsdes.intel.com/appstore/article/#/1409378434

Hsd-es-id: 1409378434
Original commit date: Tue Jun 11 23:11:45 2019 -0700
Change-Id: Ic3d706dd4773884c5e9b7c1ce0fe1740a2db3802
Original commit hash: 468ea4bd835eb96a692b6c0dd16297348ba5f10a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsInitLibGen11/PeiGraphicsInitLib.c
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsInitLibGen12/PeiGraphicsInitLib.c

================================================================================ 
Commit: 70304cc0c42cc5a0d99da3adbdb9b1deb77c64a9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 9 09:04:20 2019 -0700 
-------------------------------------------------------------------------------- 
Align CPU IOVR ramp time to latest recommendation for TGL CPU

Latest recommendation published in TGP PMC BWG 0.67 is
to use 0us for IOVR ramp time.

Hsd-es-id: 1807843630
Original commit date: Tue Jun 11 16:33:39 2019 +0200
Change-Id: Idc6f9d9023773e65b6b9508b9e2e966be97e20a7
Original commit hash: 32a9ab61e2e48c42724dfdb3aaeee479ae9ead9f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Register/PmcRegs.h
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PeiPmcPrivateLib.c
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PeiPmcPrivateLibVer1.c
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PeiPmcPrivateLibVer2.c
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PmcPrivateLibInternal.h

================================================================================ 
Commit: 9ff76c3b4a093f5f35d1e6d62a78604758801b47 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 9 09:04:19 2019 -0700 
-------------------------------------------------------------------------------- 
Fix PCH forced alignment programing

BIOS is supposed to disable CWB on all
TGP-Z0 PCHes irrespective of the package stepping.
Added runtime check for Z0 stepping.

This commit also disables PMC assertion of arb_stall
to PSF during idle as this is no longer part of the
recommendation.

Hsd-es-id: 1807843630
Original commit date: Fri Jun 7 16:22:31 2019 +0200
Change-Id: I10a3b6ab06f895c38873d1b5cbc2501ab9f34d96
Original commit hash: 9650e97881f5904afdb1abf42b6c2fb2d5f7967e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PeiPmcPrivateLibVer2.c

================================================================================ 
Commit: d2d5f17a74814e55f20043bb2c9d61a99a629d26 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 9 09:04:18 2019 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC CI

Wed Jun 12 01:28:25 2019 -0700
Original commit date: Wed Jun 12 01:28:25 2019 -0700
Original commit hash: 5061b473ed827a67ccddf380f2992fa9e3fcedee

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: 0c4c4e701a497c74d53f2eeec93681f0b7ff8097 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 9 09:04:17 2019 -0700 
-------------------------------------------------------------------------------- 
[TGL-Simics] Debug Assert during boot with Z0 EDK debug BIOS

TGL Z0 use NULL CPU PCIe library.
Align setting with FSP build.

Hsd-es-id: 1607101207
Original commit date: Thu Jun 6 19:01:39 2019 +0800
Change-Id: Ie9206799a9c3eb8aaa865f94e2ba400610c5fdb5
Original commit hash: 0509b27c067f7cb14324e460c561b5c5558fb5f1

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdate.c

================================================================================ 
Commit: 3d8111f9780af3082466399cd810126dfa781500 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 9 09:04:16 2019 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update CI Increment BIOS Major Version () and reset Minor Version to 0

Wed Jun 12 00:31:14 2019 -0700
Original commit date: Wed Jun 12 00:31:14 2019 -0700
Original commit hash: 7a51fa543d9296d257e7e46a09cb2fa8f8357d3c

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: ada3795d1f17a08a245ca4cfd3bde6e75092d8fe 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 9 09:04:15 2019 -0700 
-------------------------------------------------------------------------------- 
[TGL][SA] Clean up dependency from PlatformPkg in PeiSaInitLib.inf

Hsd-es-id: 1507240981
Original commit date: Thu Jun 6 14:58:14 2019 +0800
Change-Id: I5d001a048193a67f6819fd6ff2cd824f14899348
Original commit hash: e81f248d3e3511776fe7a24b163c61a4069ad8aa

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SystemAgent/LibraryPrivate/PeiSaInitLib/PeiSaInitLibJsp.inf

================================================================================ 
Commit: 73fae26e2d641fdc5e62f0753a89b063160c667c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 9 09:04:12 2019 -0700 
-------------------------------------------------------------------------------- 
TigerLake: Fix IDisplay T mode configuration setup entry

Options to configure T mode for IDisplay were only
configured if ICLPLATPKG was true which for TGL builds
was never the case. This is a leftover from ICL transition
from CNL.

Hsd-es-id: 1409378434
Original commit date: Tue Jun 11 13:54:49 2019 +0200
Change-Id: Ie9c20602525ad89059fefec4da1c14d9900a5047
Original commit hash: 82d179376d563df70ec49e4ddace9cc3539506de

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/Setup/PchSetup.hfr

================================================================================ 
Commit: 8052aa9a68cdaa1360f626711013dce2afaa30c7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 9 09:04:11 2019 -0700 
-------------------------------------------------------------------------------- 
TigerLakeBoardPkg: Change FlashMapInclude.fdf to fit fv the size after OpenSSL upgrade

When OpenSSL upgrade to OpenSSL_1_1_1b, the image size will increased about 50k.
PcdFlashFvOsBootSize is 0x00070000 can't meet the requirements.
So adjust 0x10000 from PcdFlashFvAdvancedSize to PcdFlashFvOsBootSize.

Hsd-es-id: N/A
Original commit date: Thu Jun 6 11:10:09 2019 +0800
Change-Id: I3ff16e5939f8778af9c87f641d70e01ded318d27
Original commit hash: d3757a71346c759392ec667cabe0de4a64766564

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/Include/Fdf/FlashMapInclude.fdf

================================================================================ 
Commit: 9e70fa3a70d495583ff19f1401c02ebc68584019 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 9 09:04:11 2019 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Wed Jun 12 03:18:16 2019 +0000
Original commit date: Wed Jun 12 03:18:16 2019 +0000
Original commit hash: 561d134cb6f93b20387c86ec3dbf2650359c59d9

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 055f7fdcc09f7fa2869b533fbf005aea28d2318a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 9 09:04:10 2019 -0700 
-------------------------------------------------------------------------------- 
ClientSiliconPkg: New Script ReplaceClTool.py is added

This script is used to trig two commands: CatalogEncoder.py and Cl.exe.
This script can be configured as CC_PATH like below. Then, it will take
the same functionality to override build_rule.txt. With this script,
there is no requirement to override build_rule.txt.

DOS CMD: Configure below Envs
set WORKSPACE=D:\TigerLake
set REPLACECI_PATH=%WORKSPACE%\Intel\ClientSiliconPkg\Tools\Catalog
set CATALOG_ENCODER=D:\TigerLake\Intel\ClientSiliconPkg\Tools\Catalog\CatalogEncoder.py
set PYTHON_COMMAND=C:\Python27\python.exe

PlatformPkg.dsc to configure BuildOptions to enable Catalog
[BuildOptions]
  *_VS2015x86_IA32_CC_PATH= $(PYTHON_COMMAND) $(REPLACECI_PATH)\ReplaceClTool.py $(VS2015_PREFIX)Vc\bin\cl.exe
  *_VS2015x86_X64_CC_PATH= $(PYTHON_COMMAND) $(REPLACECI_PATH)\ReplaceClTool.py $(VS2015_PREFIX)Vc\bin\x86_amd64\cl.exe

Hsd-es-id: 1507192499
Original commit date: Tue Jun 4 23:13:27 2019 +0800
Change-Id: I3f20d20b407b1f9ca1f88d20b90da4d59fd98079
Original commit hash: 73774fe1baaa78fdee669c59e1fc9dea4afa040e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientSiliconPkg/Tools/Catalog/ReplaceClTool.py

================================================================================ 
Commit: 60cea329d9f81c2d3b05dd187ffbfd29337c0d19 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 9 09:04:07 2019 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/MemoryInit/Tgl: Enable VS2017

Add VS2017 solution and artifacts to enable building from VS2017

Hsd-es-id: 2207682672
Original commit date: Wed May 29 18:17:54 2019 -0700
Change-Id: I8f51e302772857c2eda155311295cbcb770c854d
Original commit hash: 31fa7b1431fc82ec31de04f770b85a309f6e0827

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/MiniBios/MEMORY/MiniMrc.mak
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/MiniBios/MiniBIOS_VS2017_Win7.bat
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/MiniBios/Prep.bat

================================================================================ 
Commit: d5bc92763b3fae998d162afcebdf034933eae6b2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 9 09:04:02 2019 -0700 
-------------------------------------------------------------------------------- 
[THC][HID] Add Set/Get Feature Interface to allow Touch Panel FW update within Capsule Update Part 1&2

Part 1
- Added HID support on top of Thc Protocol
Part 2
- Implemented Hid Get/Set Feature

Hsd-es-id: 1409428769
Original commit date: Thu Jun 6 12:43:32 2019 -0700
Change-Id: I7deccb1a713346d90f2f40cbde2f4e37579caf38
Original commit hash: ba4804c0348eca87377697ae406ef1936063854f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Protocol/Thc.h
ClientOneSiliconPkg/IpBlock/Thc/ThcDriver/Thc.c
ClientOneSiliconPkg/IpBlock/Thc/ThcDriver/Thc.inf
ClientOneSiliconPkg/IpBlock/Thc/ThcDriver/ThcDriver.c
ClientOneSiliconPkg/IpBlock/Thc/ThcDriver/ThcDriver.h
ClientOneSiliconPkg/IpBlock/Thc/ThcDriver/ThcHid.c
ClientOneSiliconPkg/IpBlock/Thc/ThcDriver/ThcHid.h
ClientOneSiliconPkg/IpBlock/Thc/ThcDriver/ThcLibPrivate.c
ClientOneSiliconPkg/IpBlock/Thc/ThcDriver/ThcLibPrivate.h
ClientOneSiliconPkg/IpBlock/Thc/ThcDriver/ThcPrivate.h
ClientOneSiliconPkg/Pch/Include/Protocol/Thc.h

================================================================================ 
Commit: 5ecc59376e6a7802540cb70819013dc3f9fb429b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 9 09:03:59 2019 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Tue Jun 11 08:50:59 2019 +0000
Original commit date: Tue Jun 11 08:50:59 2019 +0000
Original commit hash: 3a0ad61f5d573f67a5815e7478ff1bd4d4169c71

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: ae4ff88926521d7c0f401f373f5a567c8162bccd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 9 09:03:59 2019 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC CI

Tue Jun 11 01:27:45 2019 -0700
Original commit date: Tue Jun 11 01:27:45 2019 -0700
Original commit hash: ed67650b179d7a549081a68bd2d6cd06f9054159

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: 377a4e590199d84ff3e0762e97e27dca80026184 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 9 09:03:58 2019 -0700 
-------------------------------------------------------------------------------- 
[TGL] Green H Violations in ClientOneSiliconPkg

Remove TigerLakeFspPkg/TigerLakeFspPkg.dec in PeiMemoryInitLibFsp.inf.
Remove FspmUpd.h in MemoryInit.c

Hsd-es-id: 2207017263
Original commit date: Thu Jun 6 16:35:58 2019 +0800
Change-Id: I86ceb974cbb0897f4503a689963e5f323e960b08
Original commit hash: 4475340b2ce82db68256ffdd444197bec92522e6

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/PeiMemoryInitLibFsp.inf

================================================================================ 
Commit: 313b8069d686e9f9112b11632e458bb756fb3a3e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 9 09:03:56 2019 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update CI Increment BIOS Major Version () and reset Minor Version to 0

Tue Jun 11 00:09:35 2019 -0700
Original commit date: Tue Jun 11 00:09:35 2019 -0700
Original commit hash: c203a02f8388eda3239f8aa85d047f5a1039f986

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 1e68cdefeeb3cfee30a7062da41c2c6dfd3be88e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 9 09:03:55 2019 -0700 
-------------------------------------------------------------------------------- 
[TGL][PEG] Add setup option for Dekel recipe in BIOS
Moving from PO to master

Hsd-es-id:1607273957

Original commit date: Thu May 16 18:28:58 2019 +0530
Change-Id: I5ea10bf2923b1227bf267a8fe93267768afa8970
Original commit hash: 271fb3c49ae01c3937aea865eb67bf0b454e97ff

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/CpuPcieRp/CpuPciePeiPreMemConfig.h
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPciePreMemRpInitLib.c
ClientOneSiliconPkg/SiPkg.dec.template
TigerLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSaPolicyUpdatePreMem.c
TigerLakePlatSamplePkg/Setup/SaSetup.hfr
TigerLakePlatSamplePkg/Setup/SaSetup.uni

================================================================================ 
Commit: 1e258bbae6dd24f6e6e8840ad3de3c882514de2d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 9 09:03:53 2019 -0700 
-------------------------------------------------------------------------------- 
TigerLakePlatSamplePkg: Add the missing NetworkPkg dec in WifiDxe.inf

Hsd-es-id: <HSD-ES bug id>

Original commit date: Mon Jun 10 22:26:48 2019 +0800
Change-Id: I01bc88ecd7d656708a89b2685519f1738d176b2f
Original commit hash: d58fd7cc8e97c7e7aea63c5b7186f1bc0a3a1e3d

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/Features/WifiConnectionManagerDxe/WifiConnectionManagerDxe.inf

================================================================================ 
Commit: ce0e382fced81c8afb933cbac6b9da0211fd86b5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 9 09:03:53 2019 -0700 
-------------------------------------------------------------------------------- 
[TGL] ConvertBmpToGopBlt() insufficient data validation --- ClientCommonPkg

  Fix security assessment issue.

Hsd-es-id: 2207662600
Original commit date: Tue Jun 4 13:27:29 2019 +0800
Change-Id: Ia6fcfac623484b633d66bdd092950d293d2789d2
Original commit hash: 57d2d1689bb448c0e13fc01ee30b3cbd0716ca37

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiDisplayInitLibGen11/PeiDisplayInitLib.c
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiDisplayInitLibGen12/PeiDisplayInitLib.c

================================================================================ 
Commit: b688415047c46e5191bb1c5d30a1e303086bd34d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 9 09:03:52 2019 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Tue Jun 11 01:55:31 2019 +0000
Original commit date: Tue Jun 11 01:55:31 2019 +0000
Original commit hash: fdceff0ef00f128d071473929e2d0e5a92230094

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 760e8dc8277dae2f1ae43b205c0f501ecf783120 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 9 09:03:51 2019 -0700 
-------------------------------------------------------------------------------- 
Revert "TGL A0 [po] [gfx sv]: Unable to boot to BIOS after enabling DFD Restore option from BIOS"

This reverts commit a51c6c1f4347cd4a6f3172eb374c019396d51cbb.

Hsd-es-id: 1409405138
Original commit date: Mon Jun 10 13:49:44 2019 -0700
Change-Id: If60ad99656ea73113d6b17410b47cdbf6db07798
Original commit hash: 57f27a723b3fd8de233149cf2106167d96f5dbc8

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/TglCpu/Include/Register/IgdRegs.h
ClientOneSiliconPkg/Include/ConfigBlock/Graphics/Gen12/GraphicsConfig.h
ClientOneSiliconPkg/IpBlock/Graphics/IncludePrivate/Library/PeiGraphicsInitLib.h
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsDisableInitLib/PeiGraphicsDisableInitLib.c
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsInitLibGen12/PeiGraphicsInitLib.c
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsInitLibGen12/PeiGraphicsPmInit.c
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsPolicyLibGen12/PeiGraphicsPolicyLib.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMemoryMap.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/MiniBios/MEMORY/MrcSetup.c
TigerLakeFspPkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdate.c
TigerLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSaPolicyUpdatePreMem.c
TigerLakeFspPkg/Upd/FspmUpd.dsc
TigerLakeFspPkg/Upd/FspsUpd.dsc
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdate.c
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c

================================================================================ 
Commit: a1137dd236ff466a2c546adbd186dc037a700544 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 9 09:03:49 2019 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Tue Jun 11 00:39:46 2019 +0000
Original commit date: Tue Jun 11 00:39:46 2019 +0000
Original commit hash: c778d8a674daac8bce6b1233d570184385ef3d81

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 49343957196adf77315612ceee5ef33d5e95e4b5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 9 09:03:44 2019 -0700 
-------------------------------------------------------------------------------- 
Only two PCIE RPs appear to PCIe hierarchy

Hsd-es-id: 2207708343

Original commit date: Mon Jun 10 14:45:36 2019 +0530
Change-Id: I64f3b64848e2e45aa7918fd608238297f1c959ef
Original commit hash: 40c6ca5c293676aba3657e1f8fdb5494b5bb637a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Tcss/LibraryPrivate/PeiTcssInitLib/TcssInit.c

================================================================================ 
Commit: f7c673f9fa428f9fb405acb35f41177579cc018f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 9 09:03:41 2019 -0700 
-------------------------------------------------------------------------------- 
[TGL] Revert "Improve error checking in BIOS Guard" to cause TGL BIOS boot hang

This reverts commit 2d25806ad27e4199a0254725b0e9b3e89a49268b to fix boot hang assert

Hsd-es-id: 1409273169
Original commit date: Mon Jun 10 18:06:07 2019 +0800
Change-Id: Id59c115fdca1ea9020d04344272b7627a8795644
Original commit hash: 4d23343b702623c90f9b0201feead5c65bbadde9

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/BiosGuard.h
ClientOneSiliconPkg/IpBlock/BiosGuard/LibraryPrivate/PeiBiosGuardLib/BiosGuardInit.c
ClientOneSiliconPkg/IpBlock/BiosGuard/Smm/BiosGuardServices.c
ClientOneSiliconPkg/IpBlock/BiosGuard/Smm/BiosGuardServices.h
TigerLakePlatSamplePkg/Library/DxeSpiFlashCommonLib/SpiFlashCommon.c
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdatePreMem.c
TigerLakePlatSamplePkg/Library/SmmSpiFlashCommonLib/SpiFlashCommon.c

================================================================================ 
Commit: 8d83a3dfcd7489e6d071d26f11128629a052d8fe 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 9 09:03:39 2019 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update CI Increment BIOS Major Version () and reset Minor Version to 0

Mon Jun 10 01:36:45 2019 -0700
Original commit date: Mon Jun 10 01:36:45 2019 -0700
Original commit hash: 145d8c3faee027b0849cd4baf39669bfe68e3c1d

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: fb21d3e26eb39f94f2656607e1dd3905729c7599 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 9 09:03:39 2019 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC CI

Mon Jun 10 01:27:10 2019 -0700
Original commit date: Mon Jun 10 01:27:10 2019 -0700
Original commit hash: b7c3c32b788ffb0fab478b5c64ec25d9205b2ba2

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: 171e48fb99d966fb36b6e4fa77276331ce2956b3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 9 09:03:38 2019 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Mon Jun 10 07:57:28 2019 +0000
Original commit date: Mon Jun 10 07:57:28 2019 +0000
Original commit hash: a309df9087488a2f1c69b4584b31d7ada7a806e6

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 1d9f31d8cc5cfb853f12585cba7092724140771c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 9 09:03:37 2019 -0700 
-------------------------------------------------------------------------------- 
bios boot hang in MRC init for both A0/Z1 simics but RVPs are booting

Add IsSimicsEnvironment to differentiate from real board and simics.

Hsd-es-id: 1507241058
Original commit date: Mon Jun 10 14:54:45 2019 +0800
Change-Id: Iea17f0ec5264b751979c62f86dba6393263dfbee
Original commit hash: 13dbe2c0f1377e1d3d8cf0f1f459e42c65dd9920

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
TigerLakeBoardPkg/TigerLakeUBoards/Library/BoardInitLib/Pei/BoardSaInitPreMemLib.c

================================================================================ 
Commit: 539e339fbfef1e2dd7974785d2d0bcb1194c58cd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 9 09:03:36 2019 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Mon Jun 10 07:44:13 2019 +0000
Original commit date: Mon Jun 10 07:44:13 2019 +0000
Original commit hash: b35573438bcd2444191049460ef6c4b32a3d77eb

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: b924ee6d43043bab8527fd58b39e77d991ac23fc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 9 09:03:35 2019 -0700 
-------------------------------------------------------------------------------- 
ClientCommonPkg/VariableSmi: Fix one potential TOCTOU issue.

VariableBlock->Data points to data not in SMRAM, code in
SMRAM visit this data may have potential TOCTOU issue.

Former change 03799e already copy VariableBlock data structure
to SMRAM, here update code to use local variable Variable->Data
to avoid potential TOCTOU issue.

Hsd-es-id: <HSD-ES bug id>
Original commit date: Thu Jun 6 09:43:23 2019 +0800
Change-Id: I763eaab73098a501544c77c49b3e063d14e776c3
Original commit hash: bac1791f759e8ec859b650e240542c43227eff00

-------------------------------------------------------------------------------- 
[Changed Files]
ClientCommonPkg/Universal/VariableSmi/VariableSmiSmm.c

================================================================================ 
Commit: 2841bf1cc6e648d9e84a339b76ee9cecb81a7110 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 9 09:03:35 2019 -0700 
-------------------------------------------------------------------------------- 
TGL A0 [po] [gfx sv]: Unable to boot to BIOS after enabling DFD Restore option from BIOS

DFD Base and Limit registers are only writable before MRC Done phase. This change make sure to program it before Mrc Done along with RC6 an DoorBell context programming.

Hsd-es-id: 1409405138
Original commit date: Fri Jun 7 14:06:35 2019 +0530
Change-Id: I4cd768b21ec1ab169ea5aba6a7ebb9dff5509e6f
Original commit hash: a51c6c1f4347cd4a6f3172eb374c019396d51cbb

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/TglCpu/Include/Register/IgdRegs.h
ClientOneSiliconPkg/Include/ConfigBlock/Graphics/Gen12/GraphicsConfig.h
ClientOneSiliconPkg/IpBlock/Graphics/IncludePrivate/Library/PeiGraphicsInitLib.h
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsDisableInitLib/PeiGraphicsDisableInitLib.c
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsInitLibGen12/PeiGraphicsInitLib.c
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsInitLibGen12/PeiGraphicsPmInit.c
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsPolicyLibGen12/PeiGraphicsPolicyLib.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMemoryMap.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/MiniBios/MEMORY/MrcSetup.c
TigerLakeFspPkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdate.c
TigerLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSaPolicyUpdatePreMem.c
TigerLakeFspPkg/Upd/FspmUpd.dsc
TigerLakeFspPkg/Upd/FspsUpd.dsc
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdate.c
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c

================================================================================ 
Commit: 51b95df7d3cc01eda3c745161d21cdd2b7da6e97 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 9 09:03:33 2019 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update CI Increment BIOS Major Version () and reset Minor Version to 0

Mon Jun 10 00:07:25 2019 -0700
Original commit date: Mon Jun 10 00:07:25 2019 -0700
Original commit hash: 78003ac24dc6a5f0505743f4e9fdfd8bbe153984

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 2c5e53b7bcfb5a4245385782948b6d89b8b31da6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 9 09:03:33 2019 -0700 
-------------------------------------------------------------------------------- 
TGL[VP] : VBT Merging is not Working with Latest BIOS 2153 and GOP Tool Version 2104

UI name in FV got changed from IntelGopVbt to Vbt and that is the root cause if VBT merge is not working with tool.

Hsd-es-id: 1607192046
Original commit date: Sat Jun 8 13:15:41 2019 +0530
Change-Id: I0f9dae89d7bafc7d5d5d29b5857db35c9e8058e6
Original commit hash: 60c723deb622d711732e782207185806654e11ef

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: 180d98872b42f372f911fbed0b1c8d55e5e49241 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 9 09:03:28 2019 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC CI

Sun Jun 9 01:24:51 2019 -0700
Original commit date: Sun Jun 9 01:24:51 2019 -0700
Original commit hash: 80789847b5c637696efb6549361653c653ca6c04

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: 33ea2c303a286086d53115bc2f971a7962056a5f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 9 09:03:27 2019 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Clear WhiteSpace-Git Auto-Commit [Part 2] CI Replace tab characters with two spaces and trim trailing white space

Sun Jun 9 00:25:52 2019 -0700
Original commit date: Sun Jun 9 00:25:52 2019 -0700
Original commit hash: 9f16840f2ce9740a28acbbdbd2a6b43397f9ee9a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioPrivateLibVer2.c

================================================================================ 
Commit: 64f426e0f2d8329a9076702ad875aa055d96a313 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 9 09:03:27 2019 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update CI Increment BIOS Major Version () and reset Minor Version to 0

Sun Jun 9 00:07:13 2019 -0700
Original commit date: Sun Jun 9 00:07:13 2019 -0700
Original commit hash: f8aa5c1f8cacf5403b2c7b4a0559f2d89996ba98

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 7b540814f3ca4726b35b78b50dea08ef6c7fe66c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 9 09:03:25 2019 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update CI Increment BIOS Major Version () and reset Minor Version to 0

Sat Jun 8 00:06:05 2019 -0700
Original commit date: Sat Jun 8 00:06:05 2019 -0700
Original commit hash: 36ec3004696c12bb419d664cfb612f3252edd851

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 390e2cfd173d4d13f51f5b92e71acc698d577862 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 9 09:03:24 2019 -0700 
-------------------------------------------------------------------------------- 
RKL C1S initial setup and RocketLake MinPlat Setup

 - Build RocketLake from TigerLakeBoardPkg. Add RocketLakeSimicsBoardsRestricted as exact copy of TigerLakeUBoards.
 - Exact copy of Fru/TglCpu and Product/TigerLake.
 - Rename TigerLake and Tgl to RocketLake as appropriate in the copied files
 - Update SiPkg.dec.template for new RocketLake Product.
 - Rename TigerLakeSiliconBuild and -Pkg in Product/RocketLake, and don't add TigerLakeZ0 build files.

Hsd-es-id: N/A
Original commit date: Wed May 22 15:14:34 2019 -0700
Change-Id: I5a41262efa8fba37fe4444733f8a6e5046aade67
Original commit hash: 6c4edfaf97f6f93aca756d387a763eb9c4cc5a06

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/RklCpu/CommonLib.dsc
ClientOneSiliconPkg/Fru/RklCpu/Dxe.dsc
ClientOneSiliconPkg/Fru/RklCpu/DxeLib.dsc
ClientOneSiliconPkg/Fru/RklCpu/Graphics/IntelGraphicsPeim/Binaries/IntelGraphicsPeim.efi
ClientOneSiliconPkg/Fru/RklCpu/Graphics/IntelGraphicsPeim/Binaries/IntelGraphicsPeim.inf
ClientOneSiliconPkg/Fru/RklCpu/Graphics/IntelGraphicsPeim/Binaries/IntelGraphicsPeimDebug.efi
ClientOneSiliconPkg/Fru/RklCpu/Include/Register/CpuPcieRegs.h
ClientOneSiliconPkg/Fru/RklCpu/Include/Register/CpuUsbRegs.h
ClientOneSiliconPkg/Fru/RklCpu/Include/Register/GnaRegs.h
ClientOneSiliconPkg/Fru/RklCpu/Include/Register/HostDmaRegs.h
ClientOneSiliconPkg/Fru/RklCpu/Include/Register/IgdRegs.h
ClientOneSiliconPkg/Fru/RklCpu/Include/Register/IomRegs.h
ClientOneSiliconPkg/Fru/RklCpu/Include/Register/ItbtPcieRegs.h
ClientOneSiliconPkg/Fru/RklCpu/Include/Register/VmdRegs.h
ClientOneSiliconPkg/Fru/RklCpu/Include/Register/VtdRegs.h
ClientOneSiliconPkg/Fru/RklCpu/IncludePrivate/CpuSbInfo.h
ClientOneSiliconPkg/Fru/RklCpu/IncludePrivate/Library/IpuInitFruLib.h
ClientOneSiliconPkg/Fru/RklCpu/IncludePrivate/Register/IpuRegs.h
ClientOneSiliconPkg/Fru/RklCpu/Ipu/LibraryPrivate/PeiIpuInitFruLib/PeiIpuInitFruLib.c
ClientOneSiliconPkg/Fru/RklCpu/Ipu/LibraryPrivate/PeiIpuInitFruLib/PeiIpuInitFruLib.inf
ClientOneSiliconPkg/Fru/RklCpu/Pei.dsc
ClientOneSiliconPkg/Fru/RklCpu/PeiLib.dsc
ClientOneSiliconPkg/Product/RocketLake/RocketLakeSiliconBuild.bat
ClientOneSiliconPkg/Product/RocketLake/RocketLakeSiliconPkg.dsc
ClientOneSiliconPkg/Product/RocketLake/SiInit/Dxe/IncompatiblePciDeviceSupport.c
ClientOneSiliconPkg/Product/RocketLake/SiInit/Dxe/SiInitDxe.c
ClientOneSiliconPkg/Product/RocketLake/SiInit/Dxe/SiInitDxe.h
ClientOneSiliconPkg/Product/RocketLake/SiInit/Dxe/SiInitDxe.inf
ClientOneSiliconPkg/Product/RocketLake/SiInit/Pei/SiInit.c
ClientOneSiliconPkg/Product/RocketLake/SiInit/Pei/SiInit.h
ClientOneSiliconPkg/Product/RocketLake/SiInit/Pei/SiInit.inf
ClientOneSiliconPkg/Product/RocketLake/SiInit/Pei/SiInitFsp.inf
ClientOneSiliconPkg/Product/RocketLake/SiInit/Pei/SiInitPreMem.c
ClientOneSiliconPkg/Product/RocketLake/SiInit/Pei/SiInitPreMem.h
ClientOneSiliconPkg/Product/RocketLake/SiInit/Pei/SiInitPreMem.inf
ClientOneSiliconPkg/Product/RocketLake/SiInit/Pei/SiInitPreMemFsp.inf
ClientOneSiliconPkg/Product/RocketLake/SiInit/Pei/TempRamExit.c
ClientOneSiliconPkg/Product/RocketLake/SiPkgBuildOption.dsc
ClientOneSiliconPkg/Product/RocketLake/SiPkgCommonLib.dsc
ClientOneSiliconPkg/Product/RocketLake/SiPkgDxe.dsc
ClientOneSiliconPkg/Product/RocketLake/SiPkgDxeLib.dsc
ClientOneSiliconPkg/Product/RocketLake/SiPkgPei.dsc
ClientOneSiliconPkg/Product/RocketLake/SiPkgPeiLib.dsc
ClientOneSiliconPkg/SiPkg.dec.template
TigerLakeBoardPkg/BoardPkgBoards.dsc

================================================================================ 
Commit: c86e0f1f7d96c8043b1345cbaae23e6abcf459a7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 9 09:03:21 2019 -0700 
-------------------------------------------------------------------------------- 
Adding code to optimize S3 on 2LM

In WillardInit:
1. Set BIT31, clear BIT30 of willard Power State Control register in case of S3
2. Skip executing "set log page -> HW Parameters" command to save boot time

Hsd-es-id: https://hsdes.intel.com/appstore/article/#/2207549332
Original commit date: Tue Jun 4 15:27:33 2019 -0700
Change-Id: I253567e3c48e1df2f05ece52b60c378aa56dfbdf
Original commit hash: f1ea7af42505c96577fd721cc38b79b0328cb2c0

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/TwoLm/LibraryPrivate/TwoLmInitLib/TwoLmInitLib.c

================================================================================ 
Commit: bd36c8852a7eaceb32995e910aa052d0eeef46a2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 9 09:03:20 2019 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Fri Jun 7 21:18:07 2019 +0000
Original commit date: Fri Jun 7 21:18:07 2019 +0000
Original commit hash: 491b6186063013247ac1b8c7c770d7eebf5399d2

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: df247fa09e34567f356d040c74f63551c28c5b3b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 9 09:03:19 2019 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/MemoryInit/Tgl: Disable DFE during SOT

When Unmatched and in SOT step, disable DFE and re-enable it afterward.  DFE is influencing the SOT results.

Hsd-es-id: 2207711012
Original commit date: Fri Jun 7 11:21:45 2019 -0700
Change-Id: I7442a22bde7e1592743a1f0284e50b07ec3ce86a
Original commit hash: 29032c0d3fa8648aa4eaabf1588c68ead799175d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c

================================================================================ 
Commit: 1cc7132e4fa9ad4d953f7121728a25b3f9da497e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 9 09:03:14 2019 -0700 
-------------------------------------------------------------------------------- 
Title: [TGL] Added IO BAR WA and Fix for PEG60 slot is not mapped under VMD.

Hsd-es-id: 2207602427,1409427994
Original commit date: Wed May 29 11:40:31 2019 -0700
Change-Id: I42dc6250907e6c2ac4b6b2fbd798b86c14fae292
Original commit hash: 9ee8bbe8afc4795efbedba6e419268a99c9c9f82

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Vmd/LibraryPrivate/PeiVmdInitLib/PeiVmdInit.c
ClientOneSiliconPkg/Product/TigerLake/SiInit/Dxe/IncompatiblePciDeviceSupport.c
TigerLakePlatSamplePkg/Setup/SaSetup.hfr

================================================================================ 
Commit: e784dcdaa6b7bff014a09c599f157c8c309750c3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 9 09:03:12 2019 -0700 
-------------------------------------------------------------------------------- 
[TGL-A0] [PO] PCIE Gfx Card On PEG60 is not outputting EFI Signal, Driver cannot load due to insufficient resources
Hsd-es-id: 2207627738

Original commit date: Mon Jun 3 10:10:23 2019 +0530
Change-Id: I390a70ff97865b0464d9a70f9a97c9a3e1119a0e
Original commit hash: c0c3bfe2753aa178595e73a51f5a1e65ea16756b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SystemAgent/LibraryPrivate/PeiSaPcieInitLib/PeiSaPcieInitLib.c

================================================================================ 
Commit: 6217092a8bc26abb0ca79b3debf66e2e9ee7b539 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 9 09:03:11 2019 -0700 
-------------------------------------------------------------------------------- 
[TGL-A0][PO]Add setup option to choose the Gen4PresetCoeff list count
Hsd-es-id: 1607330319

Original commit date: Fri May 31 18:31:30 2019 +0530
Change-Id: I7c494a99feda398e5e3d95bbf43188c1f8e3661c
Original commit hash: 202ede4bd05048d96b6d910530f8de0d4438214c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/CpuPcieRp/CpuPcieRpConfig.h
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLib.c
TigerLakeFspPkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdate.c
TigerLakeFspPkg/Upd/FspsUpd.dsc
TigerLakePlatSamplePkg/Include/SetupVariable.h
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdate.c
TigerLakePlatSamplePkg/Setup/SaPcieSetupSinglePort.hfr
TigerLakePlatSamplePkg/Setup/SaPcieStringPool.hfr
TigerLakePlatSamplePkg/Setup/SaSetup.uni

================================================================================ 
Commit: 3a9dfd6c767646799c0e4b101ac7d19cb44137ea 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 9 09:03:10 2019 -0700 
-------------------------------------------------------------------------------- 
[TGL-A0][PO]L1SS setup option - Add CLKREQ dependency and Program the CAP based on setup
Hsd-es-id: 1607337370

Original commit date: Thu Jun 6 13:07:25 2019 +0530
Change-Id: I1b13270cb57050d45aeb6acba84d9dfdafc183d7
Original commit hash: 43a191dc83e26dd2cd1adc76ee2d6f45be150fa3

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLib.c
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdate.c
TigerLakePlatSamplePkg/Setup/SaPcieSetupSinglePort.hfr
TigerLakePlatSamplePkg/Setup/SaSetup.uni

================================================================================ 
Commit: 07d0e5ac478fd7a980fb4f01e217821a56ffdabe 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 9 09:03:07 2019 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC CI

Fri Jun 7 01:24:32 2019 -0700
Original commit date: Fri Jun 7 01:24:32 2019 -0700
Original commit hash: 753ae4bca79fe93f93fe326539454725cb2f1bab

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: 581fb6b99e7842942011472e98c7f3471c3f49ef 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 9 09:03:06 2019 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update CI Increment BIOS Major Version () and reset Minor Version to 0

Fri Jun 7 00:07:07 2019 -0700
Original commit date: Fri Jun 7 00:07:07 2019 -0700
Original commit hash: 6b6e8af3315446f3fd9c91992ccd759f854ca3d6

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 482655bd3cc583ea8074c253cb5fc520be511ca1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 9 09:03:04 2019 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Fri Jun 7 04:23:54 2019 +0000
Original commit date: Fri Jun 7 04:23:54 2019 +0000
Original commit hash: 2b2244a2d3387a597e80fbba25c6010090f8fa41

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 6518d340de49f37eb69c511b7af44b8c2973122e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 9 09:03:03 2019 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/MemoryInit/Tgl: CPU Vddq Setting Update

CPU VDDQ should be influenced by safe mode.  When in SafeMode, we should use the core VDD voltage of the DRAM.  1.2V - DDR4, 1.1v - LP4.  LP5 will use less - .8V.

Updated non-safe frequency/voltage curve for LPDDR5

Hsd-es-id: 1409486036
Original commit date: Thu Jun 6 13:46:59 2019 -0700
Change-Id: Ia96df9d9232a8af5e2c15e69589639d7e5091f21
Original commit hash: 7345b76abfb449ec98da050ee3962216d92e2cc2

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: 76c3fe78c31f2a9dad85421863acc0145c395e5a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 9 09:03:02 2019 -0700 
-------------------------------------------------------------------------------- 
Fix xCode/Gcc build
[TGP-LP, TGP-H A-step] Adjust XHCI timings to prevent NDE out-of-sync error
 URL: https://hsdes.intel.com/appstore/article/#/1409328286

Hsd-es-id: 1409328286
Original commit date: Thu Jun 6 10:34:46 2019 -0700
Change-Id: I9cfbdc13edc6b77532a15a6a9b673ef2120e2824
Original commit hash: 55116b49090215469f782718026c864a3369dc00

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Usb/LibraryPrivate/PeiUsbInitLib/XhciInit.c

================================================================================ 
Commit: edc130edbf5a62b61b3f92700bab377d88b7ee15 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 9 09:02:59 2019 -0700 
-------------------------------------------------------------------------------- 
Improve error checking in BIOS Guard

Improve error checking in BIOS Guard and Spi Flash Common files

Hsd-es-id: 1409273169
Original commit date: Wed Jun 5 07:55:02 2019 -0700
Change-Id: I304b7c02e7749386e0833eb96d35b0b65d1b46d8
Original commit hash: 2d25806ad27e4199a0254725b0e9b3e89a49268b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/BiosGuard.h
ClientOneSiliconPkg/IpBlock/BiosGuard/LibraryPrivate/PeiBiosGuardLib/BiosGuardInit.c
ClientOneSiliconPkg/IpBlock/BiosGuard/Smm/BiosGuardServices.c
ClientOneSiliconPkg/IpBlock/BiosGuard/Smm/BiosGuardServices.h
TigerLakePlatSamplePkg/Library/DxeSpiFlashCommonLib/SpiFlashCommon.c
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdatePreMem.c
TigerLakePlatSamplePkg/Library/SmmSpiFlashCommonLib/SpiFlashCommon.c

================================================================================ 
Commit: 18e778f10c576528056208416935f381e14b41fa 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 9 09:02:55 2019 -0700 
-------------------------------------------------------------------------------- 
[TGL-H] [GPIO] Gpio defines are not coherent with RDL 19ww09c

Updated GPIO related defines in TGL-H for:
- PAD_OWNERSHIP
- PADCFGLOCK
- HOSTSW_OWN
- GPI_IS
- GPI_IE
- GPI_GPE_STS
- GPI_GPE_EN
- SMI_STS
- SMI_EN
- NMI_STS
- NMI_EN
- PADCFG_OFFSET

Hsd-es-id: 1807391845
Original commit date: Fri May 24 16:24:50 2019 +0200
Change-Id: I4362d55b6c16f1b2e8ef52486a62a3de8af1d8be
Original commit hash: 13b2b876f5d0fc5a474007bfd0f5db4019c8a466

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Pins/GpioPinsVer2H.h
ClientOneSiliconPkg/Include/Register/GpioRegsVer2.h
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioNamesVer2.c
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioNativePrivateLibVer2.c
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioPrivateLibVer2.c
ClientOneSiliconPkg/Pch/AcpiTables/Dsdt/GpioAcpiDefinesVer2.h
ClientOneSiliconPkg/Pch/AcpiTables/Dsdt/GpioLibObjectsVer2.asl
TigerLakePlatSamplePkg/Board/Others/DxeBoardInitLib/BoardInitLib.c
TigerLakePlatSamplePkg/Board/Others/PeiBoardInitLib/GpioTableTglH.h

================================================================================ 
Commit: ee237e45db1856dab3d616352510f0da5139daa6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jul 3 14:41:29 2019 -0700 
-------------------------------------------------------------------------------- 
Added Documents for TGL BIOS 2234

-------------------------------------------------------------------------------- 
[Changed Files]
ClientCommonPkg/Docs/ClientCommonPkgApi.chm
ClientCommonPkg/Docs/ClientCommonPkgApi.pdf
ClientOneSiliconPkg/Docs/ClientSiliconPkg.chm
ClientOneSiliconPkg/Docs/ClientSiliconPkg.pdf
ClientOneSiliconPkg/SiPkg.dec
ClientSiliconPkg/Docs/ClientSiliconPkg.chm
ClientSiliconPkg/Docs/ClientSiliconPkg.pdf
TigerLakeFspBinPkg/Docs/TigerLake_FSP_Integration_Guide.chm
TigerLakeFspBinPkg/Docs/TigerLake_FSP_Integration_Guide.pdf
TigerLakePlatSamplePkg/Docs/PlatApi.chm
