../core/cpu.v
../core/Fetch.v
../core/PC.v
../core/D-flip-flop.v
../core/CLA_1bit.v
../core/CLA_4bit.v
../core/CLA_5bit.v
../core/CLA_16bit.v
../core/memory.v
../core/IF_ID_Pipeline_Reg.v
../core/DecodeStage.v
../core/InstrDecoder.v
../core/Register.v
../core/RegisterFile.v
../core/BitCell.v
../core/ReadDecoder_4_16.v
../core/Decoder_2_4.v
../core/WriteDecoder_4_16.v
../core/Flags.v
../core/Branch.v
../core/ID_EX_Pipeline_Reg.v
../core/ExecuteStage.v
../core/alu.v
../core/ReductionUnit.v
../core/shifter.v
../core/PADDSB.v
../core/addsb_4bit.v
../core/EX_MEM_Pipeline_Reg.v
../core/MEM_WB_Pipeline_Reg.v
../core/full_adder_1bit.v
../core/MemoryStage.v
../core/WriteBack.v
../core/bpcache.v
../core/MemoryArbiter.v
../core/multicycle_memory.v
../core/cache.v
../core/DataArray.v
../core/MetaDataArray.v
../core/Decoder_3_8.v
../core/Decoder_6_64.v
../core/cache_fill_FSM.v
project-phase2-testbench.v
