/* Generated by Yosys 0.55+46 (git sha1 aa1daa702, g++ 11.4.0-1ubuntu1~22.04 -fPIC -O3) */

(* top =  1  *)
(* src = "dut.sv:1.1-10.10" *)
module adff(d, clk, clr, q);
  (* src = "dut.sv:1.23-1.26" *)
  input clk;
  wire clk;
  (* src = "dut.sv:1.28-1.31" *)
  input clr;
  wire clr;
  (* src = "dut.sv:1.20-1.21" *)
  input d;
  wire d;
  (* src = "dut.sv:1.44-1.45" *)
  output q;
  wire q;
  \$_ANDNOT_  _0_ (
    .A(d),
    .B(clr),
    .Y(q)
  );
endmodule
