;LEADER: 12 
;HEADER: 
;CODE  : ASCII 
;FILE  : W8782_baseboard-1-2.drl for board G:/GitHub/W8782-Module-Baseboard/PCB/#Taaaaeg61656.tmp ... layers TOP and BOTTOM
;   Holesize 1. = 12.000000 Tolerance = +0.000000/-0.000000 PLATED MILS Quantity = 60
;   Holesize 2. = 39.370000 Tolerance = +0.000000/-0.000000 PLATED MILS Quantity = 10
%
G90
X00585Y01105
X00590Y01145
X00585Y01190
X00690Y01155
X00630Y01155
X00695Y01120
X00655Y01100
X00675Y00940
X00675Y00879
X00675Y00820
X00780Y01055
X00740Y01075
X00790Y01100
X00740Y01115
X00750Y01155
X00800Y01155
X00850Y01150
X00850Y01115
X00855Y01070
X00810Y01030
X00875Y01025
X00840Y00990
X00870Y00945
X00880Y00865
X00870Y00810
X00895Y00775
X00902Y00635
X00900Y00695
X00950Y00760
X00955Y00820
X00940Y00885
X00995Y00895
X00960Y00930
X00930Y00960
X00900Y00990
X00970Y01040
X00945Y01085
X00930Y01130
X00985Y01140
X00990Y01195
X01035Y01205
X01075Y01180
X01070Y01125
X01020Y01095
X01050Y01030
X01005Y01000
X01040Y00970
X01070Y00938
X01035Y00860
X01070Y00820
X01020Y00800
X01060Y00715
X01075Y00655
X01075Y00610
X01050Y00575
X01100Y00575
X01145Y01120
X01120Y01155
X01155Y01185
X01120Y01210
M00
X00675Y00425
R04X00100
X01075Y00525
R04X-00100
M30
