{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1573081050111 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition " "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1573081050118 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 06 19:57:29 2019 " "Processing started: Wed Nov 06 19:57:29 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1573081050118 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1573081050118 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top -c top " "Command: quartus_map --read_settings_files=on --write_settings_files=off top -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1573081050118 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1573081050578 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "top.sv(221) " "Verilog HDL warning at top.sv(221): extended using \"x\" or \"z\"" {  } { { "top.sv" "" { Text "C:/altera/14.1/quartus/bin64/micro1/TpFinal/top.sv" 221 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1573081061723 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "top.sv(235) " "Verilog HDL warning at top.sv(235): extended using \"x\" or \"z\"" {  } { { "top.sv" "" { Text "C:/altera/14.1/quartus/bin64/micro1/TpFinal/top.sv" 235 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1573081061723 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "top.sv(377) " "Verilog HDL warning at top.sv(377): extended using \"x\" or \"z\"" {  } { { "top.sv" "" { Text "C:/altera/14.1/quartus/bin64/micro1/TpFinal/top.sv" 377 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1573081061724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.sv 16 16 " "Found 16 design units, including 16 entities, in source file top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "top.sv" "" { Text "C:/altera/14.1/quartus/bin64/micro1/TpFinal/top.sv" 75 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573081061728 ""} { "Info" "ISGN_ENTITY_NAME" "2 top " "Found entity 2: top" {  } { { "top.sv" "" { Text "C:/altera/14.1/quartus/bin64/micro1/TpFinal/top.sv" 113 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573081061728 ""} { "Info" "ISGN_ENTITY_NAME" "3 dmem " "Found entity 3: dmem" {  } { { "top.sv" "" { Text "C:/altera/14.1/quartus/bin64/micro1/TpFinal/top.sv" 126 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573081061728 ""} { "Info" "ISGN_ENTITY_NAME" "4 imem " "Found entity 4: imem" {  } { { "top.sv" "" { Text "C:/altera/14.1/quartus/bin64/micro1/TpFinal/top.sv" 138 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573081061728 ""} { "Info" "ISGN_ENTITY_NAME" "5 arm " "Found entity 5: arm" {  } { { "top.sv" "" { Text "C:/altera/14.1/quartus/bin64/micro1/TpFinal/top.sv" 149 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573081061728 ""} { "Info" "ISGN_ENTITY_NAME" "6 controller " "Found entity 6: controller" {  } { { "top.sv" "" { Text "C:/altera/14.1/quartus/bin64/micro1/TpFinal/top.sv" 173 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573081061728 ""} { "Info" "ISGN_ENTITY_NAME" "7 decode " "Found entity 7: decode" {  } { { "top.sv" "" { Text "C:/altera/14.1/quartus/bin64/micro1/TpFinal/top.sv" 195 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573081061728 ""} { "Info" "ISGN_ENTITY_NAME" "8 condlogic " "Found entity 8: condlogic" {  } { { "top.sv" "" { Text "C:/altera/14.1/quartus/bin64/micro1/TpFinal/top.sv" 252 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573081061728 ""} { "Info" "ISGN_ENTITY_NAME" "9 condcheck " "Found entity 9: condcheck" {  } { { "top.sv" "" { Text "C:/altera/14.1/quartus/bin64/micro1/TpFinal/top.sv" 276 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573081061728 ""} { "Info" "ISGN_ENTITY_NAME" "10 datapath " "Found entity 10: datapath" {  } { { "top.sv" "" { Text "C:/altera/14.1/quartus/bin64/micro1/TpFinal/top.sv" 306 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573081061728 ""} { "Info" "ISGN_ENTITY_NAME" "11 regfile " "Found entity 11: regfile" {  } { { "top.sv" "" { Text "C:/altera/14.1/quartus/bin64/micro1/TpFinal/top.sv" 345 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573081061728 ""} { "Info" "ISGN_ENTITY_NAME" "12 extend " "Found entity 12: extend" {  } { { "top.sv" "" { Text "C:/altera/14.1/quartus/bin64/micro1/TpFinal/top.sv" 365 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573081061728 ""} { "Info" "ISGN_ENTITY_NAME" "13 adder " "Found entity 13: adder" {  } { { "top.sv" "" { Text "C:/altera/14.1/quartus/bin64/micro1/TpFinal/top.sv" 381 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573081061728 ""} { "Info" "ISGN_ENTITY_NAME" "14 flopenr " "Found entity 14: flopenr" {  } { { "top.sv" "" { Text "C:/altera/14.1/quartus/bin64/micro1/TpFinal/top.sv" 388 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573081061728 ""} { "Info" "ISGN_ENTITY_NAME" "15 flopr " "Found entity 15: flopr" {  } { { "top.sv" "" { Text "C:/altera/14.1/quartus/bin64/micro1/TpFinal/top.sv" 398 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573081061728 ""} { "Info" "ISGN_ENTITY_NAME" "16 mux2 " "Found entity 16: mux2" {  } { { "top.sv" "" { Text "C:/altera/14.1/quartus/bin64/micro1/TpFinal/top.sv" 408 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573081061728 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1573081061728 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "testbench " "Elaborating entity \"testbench\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1573081061774 ""}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "top.sv(104) " "Verilog HDL warning at top.sv(104): ignoring unsupported system task" {  } { { "top.sv" "" { Text "C:/altera/14.1/quartus/bin64/micro1/TpFinal/top.sv" 104 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Quartus II" 0 -1 1573081061774 "|testbench"}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "top.sv(107) " "Verilog HDL warning at top.sv(107): ignoring unsupported system task" {  } { { "top.sv" "" { Text "C:/altera/14.1/quartus/bin64/micro1/TpFinal/top.sv" 107 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Quartus II" 0 -1 1573081061774 "|testbench"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top top:dut " "Elaborating entity \"top\" for hierarchy \"top:dut\"" {  } { { "top.sv" "dut" { Text "C:/altera/14.1/quartus/bin64/micro1/TpFinal/top.sv" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573081061775 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arm top:dut\|arm:arm " "Elaborating entity \"arm\" for hierarchy \"top:dut\|arm:arm\"" {  } { { "top.sv" "arm" { Text "C:/altera/14.1/quartus/bin64/micro1/TpFinal/top.sv" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573081061777 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller top:dut\|arm:arm\|controller:c " "Elaborating entity \"controller\" for hierarchy \"top:dut\|arm:arm\|controller:c\"" {  } { { "top.sv" "c" { Text "C:/altera/14.1/quartus/bin64/micro1/TpFinal/top.sv" 164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573081061778 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode top:dut\|arm:arm\|controller:c\|decode:dec " "Elaborating entity \"decode\" for hierarchy \"top:dut\|arm:arm\|controller:c\|decode:dec\"" {  } { { "top.sv" "dec" { Text "C:/altera/14.1/quartus/bin64/micro1/TpFinal/top.sv" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573081061779 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "condlogic top:dut\|arm:arm\|controller:c\|condlogic:cl " "Elaborating entity \"condlogic\" for hierarchy \"top:dut\|arm:arm\|controller:c\|condlogic:cl\"" {  } { { "top.sv" "cl" { Text "C:/altera/14.1/quartus/bin64/micro1/TpFinal/top.sv" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573081061781 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flopenr top:dut\|arm:arm\|controller:c\|condlogic:cl\|flopenr:flagreg1 " "Elaborating entity \"flopenr\" for hierarchy \"top:dut\|arm:arm\|controller:c\|condlogic:cl\|flopenr:flagreg1\"" {  } { { "top.sv" "flagreg1" { Text "C:/altera/14.1/quartus/bin64/micro1/TpFinal/top.sv" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573081061782 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "condcheck top:dut\|arm:arm\|controller:c\|condlogic:cl\|condcheck:cc " "Elaborating entity \"condcheck\" for hierarchy \"top:dut\|arm:arm\|controller:c\|condlogic:cl\|condcheck:cc\"" {  } { { "top.sv" "cc" { Text "C:/altera/14.1/quartus/bin64/micro1/TpFinal/top.sv" 269 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573081061784 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath top:dut\|arm:arm\|datapath:dp " "Elaborating entity \"datapath\" for hierarchy \"top:dut\|arm:arm\|datapath:dp\"" {  } { { "top.sv" "dp" { Text "C:/altera/14.1/quartus/bin64/micro1/TpFinal/top.sv" 170 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573081061786 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 top:dut\|arm:arm\|datapath:dp\|mux2:pcmux " "Elaborating entity \"mux2\" for hierarchy \"top:dut\|arm:arm\|datapath:dp\|mux2:pcmux\"" {  } { { "top.sv" "pcmux" { Text "C:/altera/14.1/quartus/bin64/micro1/TpFinal/top.sv" 325 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573081061788 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flopr top:dut\|arm:arm\|datapath:dp\|flopr:pcreg " "Elaborating entity \"flopr\" for hierarchy \"top:dut\|arm:arm\|datapath:dp\|flopr:pcreg\"" {  } { { "top.sv" "pcreg" { Text "C:/altera/14.1/quartus/bin64/micro1/TpFinal/top.sv" 326 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573081061790 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder top:dut\|arm:arm\|datapath:dp\|adder:pcadd1 " "Elaborating entity \"adder\" for hierarchy \"top:dut\|arm:arm\|datapath:dp\|adder:pcadd1\"" {  } { { "top.sv" "pcadd1" { Text "C:/altera/14.1/quartus/bin64/micro1/TpFinal/top.sv" 327 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573081061791 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 top:dut\|arm:arm\|datapath:dp\|mux2:ra1mux " "Elaborating entity \"mux2\" for hierarchy \"top:dut\|arm:arm\|datapath:dp\|mux2:ra1mux\"" {  } { { "top.sv" "ra1mux" { Text "C:/altera/14.1/quartus/bin64/micro1/TpFinal/top.sv" 331 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573081061793 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile top:dut\|arm:arm\|datapath:dp\|regfile:rf " "Elaborating entity \"regfile\" for hierarchy \"top:dut\|arm:arm\|datapath:dp\|regfile:rf\"" {  } { { "top.sv" "rf" { Text "C:/altera/14.1/quartus/bin64/micro1/TpFinal/top.sv" 335 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573081061795 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "extend top:dut\|arm:arm\|datapath:dp\|extend:ext " "Elaborating entity \"extend\" for hierarchy \"top:dut\|arm:arm\|datapath:dp\|extend:ext\"" {  } { { "top.sv" "ext" { Text "C:/altera/14.1/quartus/bin64/micro1/TpFinal/top.sv" 337 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573081061797 ""}
{ "Warning" "WSGN_SEARCH_FILE" "alu.sv 1 1 " "Using design file alu.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.sv" "" { Text "C:/altera/14.1/quartus/bin64/micro1/TpFinal/alu.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573081061812 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1573081061812 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu top:dut\|arm:arm\|datapath:dp\|alu:alu " "Elaborating entity \"alu\" for hierarchy \"top:dut\|arm:arm\|datapath:dp\|alu:alu\"" {  } { { "top.sv" "alu" { Text "C:/altera/14.1/quartus/bin64/micro1/TpFinal/top.sv" 342 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573081061812 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "imem top:dut\|imem:imem " "Elaborating entity \"imem\" for hierarchy \"top:dut\|imem:imem\"" {  } { { "top.sv" "imem" { Text "C:/altera/14.1/quartus/bin64/micro1/TpFinal/top.sv" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573081061815 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "23 0 63 top.sv(144) " "Verilog HDL warning at top.sv(144): number of words (23) in memory file does not match the number of elements in the address range \[0:63\]" {  } { { "top.sv" "" { Text "C:/altera/14.1/quartus/bin64/micro1/TpFinal/top.sv" 144 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Quartus II" 0 -1 1573081061816 "|testbench|top:dut|imem:imem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "RAM.data_a 0 top.sv(141) " "Net \"RAM.data_a\" at top.sv(141) has no driver or initial value, using a default initial value '0'" {  } { { "top.sv" "" { Text "C:/altera/14.1/quartus/bin64/micro1/TpFinal/top.sv" 141 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1573081061816 "|testbench|top:dut|imem:imem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "RAM.waddr_a 0 top.sv(141) " "Net \"RAM.waddr_a\" at top.sv(141) has no driver or initial value, using a default initial value '0'" {  } { { "top.sv" "" { Text "C:/altera/14.1/quartus/bin64/micro1/TpFinal/top.sv" 141 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1573081061816 "|testbench|top:dut|imem:imem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "RAM.we_a 0 top.sv(141) " "Net \"RAM.we_a\" at top.sv(141) has no driver or initial value, using a default initial value '0'" {  } { { "top.sv" "" { Text "C:/altera/14.1/quartus/bin64/micro1/TpFinal/top.sv" 141 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1573081061816 "|testbench|top:dut|imem:imem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dmem top:dut\|dmem:dmem " "Elaborating entity \"dmem\" for hierarchy \"top:dut\|dmem:dmem\"" {  } { { "top.sv" "dmem" { Text "C:/altera/14.1/quartus/bin64/micro1/TpFinal/top.sv" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573081061817 ""}
{ "Error" "ESGN_EMPTY_TOP_PARTITION" "" "Can't synthesize current design -- Top partition does not contain any logic" {  } {  } 0 12061 "Can't synthesize current design -- Top partition does not contain any logic" 0 0 "Quartus II" 0 -1 1573081062296 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/altera/14.1/quartus/bin64/micro1/TpFinal/output_files/top.map.smsg " "Generated suppressed messages file C:/altera/14.1/quartus/bin64/micro1/TpFinal/output_files/top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1573081062330 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  8 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 1 error, 8 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4744 " "Peak virtual memory: 4744 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1573081062429 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Nov 06 19:57:42 2019 " "Processing ended: Wed Nov 06 19:57:42 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1573081062429 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1573081062429 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:31 " "Total CPU time (on all processors): 00:00:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1573081062429 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1573081062429 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 8 s " "Quartus II Full Compilation was unsuccessful. 3 errors, 8 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1573081063053 ""}
