
Regler 2.elf:     file format elf32-avr32

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .reset        00002004  80000000  80000000  00000400  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .rela.got     00000000  80002004  80002004  00002404  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .text         0000aad8  80002004  80002004  00002404  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  3 .exception    00000200  8000cc00  8000cc00  0000d000  2**9
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  4 .rodata       000006b0  8000ce00  8000ce00  0000d200  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .data         00000508  00000004  8000d4b0  0000dc04  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .balign       00000004  0000050c  8000d9b8  0000e10c  2**0
                  ALLOC
  7 .bss          00000278  00000510  8000d9b8  0000e110  2**2
                  ALLOC
  8 .comment      00000030  00000000  00000000  0000e10c  2**0
                  CONTENTS, READONLY
  9 .debug_aranges 00001508  00000000  00000000  0000e140  2**3
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_pubnames 00002ce9  00000000  00000000  0000f648  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_info   00036347  00000000  00000000  00012331  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_abbrev 00006c11  00000000  00000000  00048678  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   000163d1  00000000  00000000  0004f289  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_frame  00003c28  00000000  00000000  0006565c  2**2
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    00008ac3  00000000  00000000  00069284  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_loc    0000bf99  00000000  00000000  00071d47  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_macinfo 0144deca  00000000  00000000  0007dce0  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .stack        00001000  00003000  00003000  00000400  2**0
                  ALLOC
 19 .debug_ranges 00001558  00000000  00000000  014cbbb0  2**3
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .reset:

80000000 <_trampoline>:
80000000:	e0 8f 10 00 	bral	80002000 <program_start>
	...

80002000 <program_start>:
80002000:	fe cf b1 98 	sub	pc,pc,-20072

Disassembly of section .text:

80002004 <ast_is_busy>:
80002004:	eb cd 40 80 	pushm	r7,lr
 * \param ast  Base address of the AST (i.e. &AVR32_AST).
 *
 * \return Boolean true If AST is busy, false otherwise.
 */
static bool ast_is_busy(volatile avr32_ast_t *ast)
{
80002008:	1a 97       	mov	r7,sp
8000200a:	20 1d       	sub	sp,4
8000200c:	ef 4c ff fc 	st.w	r7[-4],r12
	return (ast->sr & AVR32_AST_SR_BUSY_MASK) != 0;
80002010:	ee f8 ff fc 	ld.w	r8,r7[-4]
80002014:	70 28       	ld.w	r8,r8[0x8]
80002016:	e6 18 01 00 	andh	r8,0x100,COH
8000201a:	5f 18       	srne	r8
8000201c:	5c 58       	castu.b	r8
}
8000201e:	10 9c       	mov	r12,r8
80002020:	2f fd       	sub	sp,-4
80002022:	e3 cd 80 80 	ldm	sp++,r7,pc

80002026 <ast_is_clkbusy>:
 * \param ast  Base address of the AST (i.e. &AVR32_AST).
 *
 * \return Boolean true If AST clock is busy, false otherwise.
 */
static bool ast_is_clkbusy(volatile avr32_ast_t *ast)
{
80002026:	eb cd 40 80 	pushm	r7,lr
8000202a:	1a 97       	mov	r7,sp
8000202c:	20 1d       	sub	sp,4
8000202e:	ef 4c ff fc 	st.w	r7[-4],r12
	return (ast->sr & AVR32_AST_SR_CLKBUSY_MASK) != 0;
80002032:	ee f8 ff fc 	ld.w	r8,r7[-4]
80002036:	70 28       	ld.w	r8,r8[0x8]
80002038:	e6 18 10 00 	andh	r8,0x1000,COH
8000203c:	5f 18       	srne	r8
8000203e:	5c 58       	castu.b	r8
}
80002040:	10 9c       	mov	r12,r8
80002042:	2f fd       	sub	sp,-4
80002044:	e3 cd 80 80 	ldm	sp++,r7,pc

80002048 <ast_enable>:
 * \brief Enable the AST.
 *
 * \param ast  Base address of the AST (i.e. &AVR32_AST).
 */
void ast_enable(volatile avr32_ast_t *ast)
{
80002048:	eb cd 40 80 	pushm	r7,lr
8000204c:	1a 97       	mov	r7,sp
8000204e:	20 1d       	sub	sp,4
80002050:	ef 4c ff fc 	st.w	r7[-4],r12
	/* Wait until the ast CTRL register is up-to-date */
	while (ast_is_busy(ast)) {
80002054:	ee fc ff fc 	ld.w	r12,r7[-4]
80002058:	f0 1f 00 0c 	mcall	80002088 <ast_enable+0x40>
8000205c:	18 98       	mov	r8,r12
8000205e:	58 08       	cp.w	r8,0
80002060:	cf a1       	brne	80002054 <ast_enable+0xc>
	}

	/* Enable the AST */
	ast->cr |= AVR32_AST_CR_EN_MASK;
80002062:	ee f8 ff fc 	ld.w	r8,r7[-4]
80002066:	70 08       	ld.w	r8,r8[0x0]
80002068:	10 99       	mov	r9,r8
8000206a:	a1 a9       	sbr	r9,0x0
8000206c:	ee f8 ff fc 	ld.w	r8,r7[-4]
80002070:	91 09       	st.w	r8[0x0],r9

	/* Wait until write is done */
	while (ast_is_busy(ast)) {
80002072:	ee fc ff fc 	ld.w	r12,r7[-4]
80002076:	f0 1f 00 05 	mcall	80002088 <ast_enable+0x40>
8000207a:	18 98       	mov	r8,r12
8000207c:	58 08       	cp.w	r8,0
8000207e:	cf a1       	brne	80002072 <ast_enable+0x2a>
	}
}
80002080:	2f fd       	sub	sp,-4
80002082:	e3 cd 80 80 	ldm	sp++,r7,pc
80002086:	00 00       	add	r0,r0
80002088:	80 00       	ld.sh	r0,r0[0x0]
8000208a:	20 04       	sub	r4,0

8000208c <ast_init_counter>:
 *
 * \return Boolean true if the initialization succeeds, false otherwise.
 */
bool ast_init_counter(volatile avr32_ast_t *ast, uint8_t osc_type,
		uint8_t psel, uint32_t ast_counter)
{
8000208c:	eb cd 40 80 	pushm	r7,lr
80002090:	1a 97       	mov	r7,sp
80002092:	20 5d       	sub	sp,20
80002094:	ef 4c ff f8 	st.w	r7[-8],r12
80002098:	14 98       	mov	r8,r10
8000209a:	ef 49 ff ec 	st.w	r7[-20],r9
8000209e:	16 99       	mov	r9,r11
800020a0:	ef 69 ff f4 	st.b	r7[-12],r9
800020a4:	ef 68 ff f0 	st.b	r7[-16],r8
	uint32_t time_out = AST_POLL_TIMEOUT;
800020a8:	e0 68 03 e8 	mov	r8,1000
800020ac:	ef 48 ff fc 	st.w	r7[-4],r8
	while (ast_is_clkbusy(ast)) {
800020b0:	c0 c8       	rjmp	800020c8 <ast_init_counter+0x3c>
		if (--time_out == 0) {
800020b2:	ee f8 ff fc 	ld.w	r8,r7[-4]
800020b6:	20 18       	sub	r8,1
800020b8:	ef 48 ff fc 	st.w	r7[-4],r8
800020bc:	ee f8 ff fc 	ld.w	r8,r7[-4]
800020c0:	58 08       	cp.w	r8,0
800020c2:	c0 31       	brne	800020c8 <ast_init_counter+0x3c>
			return false;
800020c4:	30 08       	mov	r8,0
800020c6:	c5 c8       	rjmp	8000217e <ast_init_counter+0xf2>
 */
bool ast_init_counter(volatile avr32_ast_t *ast, uint8_t osc_type,
		uint8_t psel, uint32_t ast_counter)
{
	uint32_t time_out = AST_POLL_TIMEOUT;
	while (ast_is_clkbusy(ast)) {
800020c8:	ee fc ff f8 	ld.w	r12,r7[-8]
800020cc:	f0 1f 00 2f 	mcall	80002188 <ast_init_counter+0xfc>
800020d0:	18 98       	mov	r8,r12
800020d2:	58 08       	cp.w	r8,0
800020d4:	ce f1       	brne	800020b2 <ast_init_counter+0x26>
		if (--time_out == 0) {
			return false;
		}
	}
	
	ast->clock = osc_type << AVR32_AST_CLOCK_CSSEL_OFFSET;
800020d6:	ef 38 ff f4 	ld.ub	r8,r7[-12]
800020da:	a9 68       	lsl	r8,0x8
800020dc:	10 99       	mov	r9,r8
800020de:	ee f8 ff f8 	ld.w	r8,r7[-8]
800020e2:	f1 49 00 40 	st.w	r8[64],r9
	time_out = AST_POLL_TIMEOUT;
800020e6:	e0 68 03 e8 	mov	r8,1000
800020ea:	ef 48 ff fc 	st.w	r7[-4],r8
	while (ast_is_clkbusy(ast)) {
800020ee:	c0 c8       	rjmp	80002106 <ast_init_counter+0x7a>
		if (--time_out == 0) {
800020f0:	ee f8 ff fc 	ld.w	r8,r7[-4]
800020f4:	20 18       	sub	r8,1
800020f6:	ef 48 ff fc 	st.w	r7[-4],r8
800020fa:	ee f8 ff fc 	ld.w	r8,r7[-4]
800020fe:	58 08       	cp.w	r8,0
80002100:	c0 31       	brne	80002106 <ast_init_counter+0x7a>
			return false;
80002102:	30 08       	mov	r8,0
80002104:	c3 d8       	rjmp	8000217e <ast_init_counter+0xf2>
		}
	}
	
	ast->clock = osc_type << AVR32_AST_CLOCK_CSSEL_OFFSET;
	time_out = AST_POLL_TIMEOUT;
	while (ast_is_clkbusy(ast)) {
80002106:	ee fc ff f8 	ld.w	r12,r7[-8]
8000210a:	f0 1f 00 20 	mcall	80002188 <ast_init_counter+0xfc>
8000210e:	18 98       	mov	r8,r12
80002110:	58 08       	cp.w	r8,0
80002112:	ce f1       	brne	800020f0 <ast_init_counter+0x64>
		if (--time_out == 0) {
			return false;
		}
	}

	ast->clock |= AVR32_AST_CLOCK_CEN_MASK;
80002114:	ee f8 ff f8 	ld.w	r8,r7[-8]
80002118:	71 08       	ld.w	r8,r8[0x40]
8000211a:	10 99       	mov	r9,r8
8000211c:	a1 a9       	sbr	r9,0x0
8000211e:	ee f8 ff f8 	ld.w	r8,r7[-8]
80002122:	f1 49 00 40 	st.w	r8[64],r9
	time_out = AST_POLL_TIMEOUT;
80002126:	e0 68 03 e8 	mov	r8,1000
8000212a:	ef 48 ff fc 	st.w	r7[-4],r8
	while (ast_is_clkbusy(ast)) {
8000212e:	c0 c8       	rjmp	80002146 <ast_init_counter+0xba>
		if (--time_out == 0) {
80002130:	ee f8 ff fc 	ld.w	r8,r7[-4]
80002134:	20 18       	sub	r8,1
80002136:	ef 48 ff fc 	st.w	r7[-4],r8
8000213a:	ee f8 ff fc 	ld.w	r8,r7[-4]
8000213e:	58 08       	cp.w	r8,0
80002140:	c0 31       	brne	80002146 <ast_init_counter+0xba>
			return false;
80002142:	30 08       	mov	r8,0
80002144:	c1 d8       	rjmp	8000217e <ast_init_counter+0xf2>
		}
	}

	ast->clock |= AVR32_AST_CLOCK_CEN_MASK;
	time_out = AST_POLL_TIMEOUT;
	while (ast_is_clkbusy(ast)) {
80002146:	ee fc ff f8 	ld.w	r12,r7[-8]
8000214a:	f0 1f 00 10 	mcall	80002188 <ast_init_counter+0xfc>
8000214e:	18 98       	mov	r8,r12
80002150:	58 08       	cp.w	r8,0
80002152:	ce f1       	brne	80002130 <ast_init_counter+0xa4>
			return false;
		}
	}

	/* Set the new AST configuration */
	ast->cr = (AST_MODE_COUNTER << AVR32_AST_CR_CAL_OFFSET) |
80002154:	ef 38 ff f0 	ld.ub	r8,r7[-16]
80002158:	b1 68       	lsl	r8,0x10
8000215a:	10 99       	mov	r9,r8
8000215c:	ee f8 ff f8 	ld.w	r8,r7[-8]
80002160:	91 09       	st.w	r8[0x0],r9
			(psel << AVR32_AST_CR_PSEL_OFFSET);

	/* Wait until the ast CTRL register is up-to-date */
	while (ast_is_busy(ast)) {
80002162:	ee fc ff f8 	ld.w	r12,r7[-8]
80002166:	f0 1f 00 0a 	mcall	8000218c <ast_init_counter+0x100>
8000216a:	18 98       	mov	r8,r12
8000216c:	58 08       	cp.w	r8,0
8000216e:	cf a1       	brne	80002162 <ast_init_counter+0xd6>
	}

	/* Set the calendar */
	ast_set_counter_value(ast, ast_counter);
80002170:	ee fb ff ec 	ld.w	r11,r7[-20]
80002174:	ee fc ff f8 	ld.w	r12,r7[-8]
80002178:	f0 1f 00 06 	mcall	80002190 <ast_init_counter+0x104>

	return true;
8000217c:	30 18       	mov	r8,1
}
8000217e:	10 9c       	mov	r12,r8
80002180:	2f bd       	sub	sp,-20
80002182:	e3 cd 80 80 	ldm	sp++,r7,pc
80002186:	00 00       	add	r0,r0
80002188:	80 00       	ld.sh	r0,r0[0x0]
8000218a:	20 26       	sub	r6,2
8000218c:	80 00       	ld.sh	r0,r0[0x0]
8000218e:	20 04       	sub	r4,0
80002190:	80 00       	ld.sh	r0,r0[0x0]
80002192:	21 94       	sub	r4,25

80002194 <ast_set_counter_value>:
 * \param ast         Base address of the AST (i.e. &AVR32_AST).
 * \param ast_counter Startup counter value
 */
void ast_set_counter_value(volatile avr32_ast_t *ast,
		uint32_t ast_counter)
{
80002194:	eb cd 40 80 	pushm	r7,lr
80002198:	1a 97       	mov	r7,sp
8000219a:	20 2d       	sub	sp,8
8000219c:	ef 4c ff fc 	st.w	r7[-4],r12
800021a0:	ef 4b ff f8 	st.w	r7[-8],r11
	/* Wait until we can write into the VAL register */
	while (ast_is_busy(ast)) {
800021a4:	ee fc ff fc 	ld.w	r12,r7[-4]
800021a8:	f0 1f 00 0a 	mcall	800021d0 <ast_set_counter_value+0x3c>
800021ac:	18 98       	mov	r8,r12
800021ae:	58 08       	cp.w	r8,0
800021b0:	cf a1       	brne	800021a4 <ast_set_counter_value+0x10>
	}

	/* Set the new val value */
	ast->cv = ast_counter;
800021b2:	ee f8 ff fc 	ld.w	r8,r7[-4]
800021b6:	ee f9 ff f8 	ld.w	r9,r7[-8]
800021ba:	91 19       	st.w	r8[0x4],r9

	/* Wait until write is done */
	while (ast_is_busy(ast)) {
800021bc:	ee fc ff fc 	ld.w	r12,r7[-4]
800021c0:	f0 1f 00 04 	mcall	800021d0 <ast_set_counter_value+0x3c>
800021c4:	18 98       	mov	r8,r12
800021c6:	58 08       	cp.w	r8,0
800021c8:	cf a1       	brne	800021bc <ast_set_counter_value+0x28>
	}
}
800021ca:	2f ed       	sub	sp,-8
800021cc:	e3 cd 80 80 	ldm	sp++,r7,pc
800021d0:	80 00       	ld.sh	r0,r0[0x0]
800021d2:	20 04       	sub	r4,0

800021d4 <ast_set_periodic0_value>:
 *
 * \param ast Base address of the AST (i.e. &AVR32_AST).
 * \param pir AST periodic0.
 */
void ast_set_periodic0_value(volatile avr32_ast_t *ast, avr32_ast_pir0_t pir)
{
800021d4:	eb cd 40 80 	pushm	r7,lr
800021d8:	1a 97       	mov	r7,sp
800021da:	20 2d       	sub	sp,8
800021dc:	ef 4c ff fc 	st.w	r7[-4],r12
800021e0:	ef 4b ff f8 	st.w	r7[-8],r11
	/* Wait until the ast CTRL register is up-to-date */
	while (ast_is_busy(ast)) {
800021e4:	ee fc ff fc 	ld.w	r12,r7[-4]
800021e8:	f0 1f 00 0a 	mcall	80002210 <ast_set_periodic0_value+0x3c>
800021ec:	18 98       	mov	r8,r12
800021ee:	58 08       	cp.w	r8,0
800021f0:	cf a1       	brne	800021e4 <ast_set_periodic0_value+0x10>
	}

	/* Set the periodic prescaler value */
	ast->PIR0 = pir;
800021f2:	ee f8 ff fc 	ld.w	r8,r7[-4]
800021f6:	ee f9 ff f8 	ld.w	r9,r7[-8]
800021fa:	91 c9       	st.w	r8[0x30],r9

	/* Wait until write is done */
	while (ast_is_busy(ast)) {
800021fc:	ee fc ff fc 	ld.w	r12,r7[-4]
80002200:	f0 1f 00 04 	mcall	80002210 <ast_set_periodic0_value+0x3c>
80002204:	18 98       	mov	r8,r12
80002206:	58 08       	cp.w	r8,0
80002208:	cf a1       	brne	800021fc <ast_set_periodic0_value+0x28>
	}
}
8000220a:	2f ed       	sub	sp,-8
8000220c:	e3 cd 80 80 	ldm	sp++,r7,pc
80002210:	80 00       	ld.sh	r0,r0[0x0]
80002212:	20 04       	sub	r4,0

80002214 <ast_set_periodic1_value>:
 *
 * \param ast Base address of the AST (i.e. &AVR32_AST).
 * \param pir AST periodic1.
 */
void ast_set_periodic1_value(volatile avr32_ast_t *ast, avr32_ast_pir1_t pir)
{
80002214:	eb cd 40 80 	pushm	r7,lr
80002218:	1a 97       	mov	r7,sp
8000221a:	20 2d       	sub	sp,8
8000221c:	ef 4c ff fc 	st.w	r7[-4],r12
80002220:	ef 4b ff f8 	st.w	r7[-8],r11
	/* Wait until the ast CTRL register is up-to-date */
	while (ast_is_busy(ast)) {
80002224:	ee fc ff fc 	ld.w	r12,r7[-4]
80002228:	f0 1f 00 0a 	mcall	80002250 <ast_set_periodic1_value+0x3c>
8000222c:	18 98       	mov	r8,r12
8000222e:	58 08       	cp.w	r8,0
80002230:	cf a1       	brne	80002224 <ast_set_periodic1_value+0x10>
	}

	/* Set the periodic prescaler value */
	ast->PIR1 = pir;
80002232:	ee f8 ff fc 	ld.w	r8,r7[-4]
80002236:	ee f9 ff f8 	ld.w	r9,r7[-8]
8000223a:	91 d9       	st.w	r8[0x34],r9

	/* Wait until write is done */
	while (ast_is_busy(ast)) {
8000223c:	ee fc ff fc 	ld.w	r12,r7[-4]
80002240:	f0 1f 00 04 	mcall	80002250 <ast_set_periodic1_value+0x3c>
80002244:	18 98       	mov	r8,r12
80002246:	58 08       	cp.w	r8,0
80002248:	cf a1       	brne	8000223c <ast_set_periodic1_value+0x28>
	}
}
8000224a:	2f ed       	sub	sp,-8
8000224c:	e3 cd 80 80 	ldm	sp++,r7,pc
80002250:	80 00       	ld.sh	r0,r0[0x0]
80002252:	20 04       	sub	r4,0

80002254 <ast_clear_status_flag>:
 * \param ast          Base address of the AST (i.e. &AVR32_AST).
 * \param status_mask  AST status flag to be cleared
 */
void ast_clear_status_flag(volatile avr32_ast_t *ast,
		uint32_t status_mask)
{
80002254:	eb cd 40 80 	pushm	r7,lr
80002258:	1a 97       	mov	r7,sp
8000225a:	20 2d       	sub	sp,8
8000225c:	ef 4c ff fc 	st.w	r7[-4],r12
80002260:	ef 4b ff f8 	st.w	r7[-8],r11
	/* Wait until the ast CTRL register is up-to-date */
	while (ast_is_busy(ast)) {
80002264:	ee fc ff fc 	ld.w	r12,r7[-4]
80002268:	f0 1f 00 0a 	mcall	80002290 <ast_clear_status_flag+0x3c>
8000226c:	18 98       	mov	r8,r12
8000226e:	58 08       	cp.w	r8,0
80002270:	cf a1       	brne	80002264 <ast_clear_status_flag+0x10>
	}

	/* Clear the AST status flags */
	ast->scr = status_mask;
80002272:	ee f8 ff fc 	ld.w	r8,r7[-4]
80002276:	ee f9 ff f8 	ld.w	r9,r7[-8]
8000227a:	91 39       	st.w	r8[0xc],r9

	/* Wait until write is done */
	while (ast_is_busy(ast)) {
8000227c:	ee fc ff fc 	ld.w	r12,r7[-4]
80002280:	f0 1f 00 04 	mcall	80002290 <ast_clear_status_flag+0x3c>
80002284:	18 98       	mov	r8,r12
80002286:	58 08       	cp.w	r8,0
80002288:	cf a1       	brne	8000227c <ast_clear_status_flag+0x28>
	}
}
8000228a:	2f ed       	sub	sp,-8
8000228c:	e3 cd 80 80 	ldm	sp++,r7,pc
80002290:	80 00       	ld.sh	r0,r0[0x0]
80002292:	20 04       	sub	r4,0

80002294 <ast_enable_interrupt>:
 * \param ast             Base address of the AST (i.e. &AVR32_AST).
 * \param interrupt_mask  AST Interrupts to be enabled
 */
void ast_enable_interrupt(volatile avr32_ast_t *ast,
		uint32_t interrupt_mask)
{
80002294:	eb cd 40 80 	pushm	r7,lr
80002298:	1a 97       	mov	r7,sp
8000229a:	20 2d       	sub	sp,8
8000229c:	ef 4c ff fc 	st.w	r7[-4],r12
800022a0:	ef 4b ff f8 	st.w	r7[-8],r11
	/* Wait until the ast CTRL register is up-to-date */
	while (ast_is_busy(ast)) {
800022a4:	ee fc ff fc 	ld.w	r12,r7[-4]
800022a8:	f0 1f 00 0c 	mcall	800022d8 <ast_enable_interrupt+0x44>
800022ac:	18 98       	mov	r8,r12
800022ae:	58 08       	cp.w	r8,0
800022b0:	cf a1       	brne	800022a4 <ast_enable_interrupt+0x10>
	}

	/* Enable the AST interrupt */
	ast->ier |= interrupt_mask;
800022b2:	ee f8 ff fc 	ld.w	r8,r7[-4]
800022b6:	70 49       	ld.w	r9,r8[0x10]
800022b8:	ee f8 ff f8 	ld.w	r8,r7[-8]
800022bc:	10 49       	or	r9,r8
800022be:	ee f8 ff fc 	ld.w	r8,r7[-4]
800022c2:	91 49       	st.w	r8[0x10],r9

	/* Wait until write is done */
	while (ast_is_busy(ast)) {
800022c4:	ee fc ff fc 	ld.w	r12,r7[-4]
800022c8:	f0 1f 00 04 	mcall	800022d8 <ast_enable_interrupt+0x44>
800022cc:	18 98       	mov	r8,r12
800022ce:	58 08       	cp.w	r8,0
800022d0:	cf a1       	brne	800022c4 <ast_enable_interrupt+0x30>
	}
}
800022d2:	2f ed       	sub	sp,-8
800022d4:	e3 cd 80 80 	ldm	sp++,r7,pc
800022d8:	80 00       	ld.sh	r0,r0[0x0]
800022da:	20 04       	sub	r4,0

800022dc <ast_enable_periodic_interrupt>:
 * \param ast              Base address of the AST (i.e. &AVR32_AST).
 * \param periodic_channel AST Periodic Channel
 */
void ast_enable_periodic_interrupt(volatile avr32_ast_t *ast,
		uint8_t periodic_channel)
{
800022dc:	eb cd 40 80 	pushm	r7,lr
800022e0:	1a 97       	mov	r7,sp
800022e2:	20 2d       	sub	sp,8
800022e4:	ef 4c ff fc 	st.w	r7[-4],r12
800022e8:	16 98       	mov	r8,r11
800022ea:	ef 68 ff f8 	st.b	r7[-8],r8
	/* Enable the AST Periodic Asynchronous Wake-up */
	if (periodic_channel) {
800022ee:	ef 39 ff f8 	ld.ub	r9,r7[-8]
800022f2:	30 08       	mov	r8,0
800022f4:	f0 09 18 00 	cp.b	r9,r8
800022f8:	c0 80       	breq	80002308 <ast_enable_periodic_interrupt+0x2c>
		ast_enable_interrupt(ast, AVR32_AST_IER_PER1_MASK);
800022fa:	e2 6b 00 00 	mov	r11,131072
800022fe:	ee fc ff fc 	ld.w	r12,r7[-4]
80002302:	f0 1f 00 07 	mcall	8000231c <ast_enable_periodic_interrupt+0x40>
80002306:	c0 78       	rjmp	80002314 <ast_enable_periodic_interrupt+0x38>
	} else {
		ast_enable_interrupt(ast, AVR32_AST_IER_PER0_MASK);
80002308:	e0 7b 00 00 	mov	r11,65536
8000230c:	ee fc ff fc 	ld.w	r12,r7[-4]
80002310:	f0 1f 00 03 	mcall	8000231c <ast_enable_periodic_interrupt+0x40>
	}
}
80002314:	2f ed       	sub	sp,-8
80002316:	e3 cd 80 80 	ldm	sp++,r7,pc
8000231a:	00 00       	add	r0,r0
8000231c:	80 00       	ld.sh	r0,r0[0x0]
8000231e:	22 94       	sub	r4,41

80002320 <cpu_irq_save>:
#endif

typedef uint32_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
80002320:	eb cd 40 80 	pushm	r7,lr
80002324:	1a 97       	mov	r7,sp
80002326:	20 1d       	sub	sp,4
	volatile irqflags_t flags;

	flags = sysreg_read(AVR32_SR);
80002328:	e1 b8 00 00 	mfsr	r8,0x0
8000232c:	ef 48 ff fc 	st.w	r7[-4],r8
	cpu_irq_disable();
80002330:	d3 03       	ssrf	0x10

	return flags;
80002332:	ee f8 ff fc 	ld.w	r8,r7[-4]
}
80002336:	10 9c       	mov	r12,r8
80002338:	2f fd       	sub	sp,-4
8000233a:	e3 cd 80 80 	ldm	sp++,r7,pc

8000233e <cpu_irq_is_enabled_flags>:

static inline bool cpu_irq_is_enabled_flags(irqflags_t flags)
{
8000233e:	eb cd 40 80 	pushm	r7,lr
80002342:	1a 97       	mov	r7,sp
80002344:	20 1d       	sub	sp,4
80002346:	ef 4c ff fc 	st.w	r7[-4],r12
	return !(flags & AVR32_SR_GM_MASK);
8000234a:	ee f8 ff fc 	ld.w	r8,r7[-4]
8000234e:	e6 18 00 01 	andh	r8,0x1,COH
80002352:	5f 08       	sreq	r8
80002354:	5c 58       	castu.b	r8
}
80002356:	10 9c       	mov	r12,r8
80002358:	2f fd       	sub	sp,-4
8000235a:	e3 cd 80 80 	ldm	sp++,r7,pc
8000235e:	d7 03       	nop

80002360 <cpu_irq_restore>:

static inline void cpu_irq_restore(irqflags_t flags)
{
80002360:	eb cd 40 80 	pushm	r7,lr
80002364:	1a 97       	mov	r7,sp
80002366:	20 1d       	sub	sp,4
80002368:	ef 4c ff fc 	st.w	r7[-4],r12
	barrier();

   /* Restore the global IRQ mask status flag if it was previously set */
   if ( cpu_irq_is_enabled_flags(flags) ) {
8000236c:	ee fc ff fc 	ld.w	r12,r7[-4]
80002370:	f0 1f 00 05 	mcall	80002384 <cpu_irq_restore+0x24>
80002374:	18 98       	mov	r8,r12
80002376:	58 08       	cp.w	r8,0
80002378:	c0 20       	breq	8000237c <cpu_irq_restore+0x1c>
      cpu_irq_enable();
8000237a:	d5 03       	csrf	0x10
   }

	barrier();
}
8000237c:	2f fd       	sub	sp,-4
8000237e:	e3 cd 80 80 	ldm	sp++,r7,pc
80002382:	00 00       	add	r0,r0
80002384:	80 00       	ld.sh	r0,r0[0x0]
80002386:	23 3e       	sub	lr,51

80002388 <sysclk_enable_hsb_module>:
/**
 * \brief Enable a module clock derived from the HSB clock
 * \param index Index of the module clock in the HSBMASK register
 */
static inline void sysclk_enable_hsb_module(unsigned int index)
{
80002388:	eb cd 40 80 	pushm	r7,lr
8000238c:	1a 97       	mov	r7,sp
8000238e:	20 1d       	sub	sp,4
80002390:	ef 4c ff fc 	st.w	r7[-4],r12
	sysclk_priv_enable_module(AVR32_PM_CLK_GRP_HSB, index);
80002394:	ee fb ff fc 	ld.w	r11,r7[-4]
80002398:	30 1c       	mov	r12,1
8000239a:	f0 1f 00 03 	mcall	800023a4 <sysclk_enable_hsb_module+0x1c>
}
8000239e:	2f fd       	sub	sp,-4
800023a0:	e3 cd 80 80 	ldm	sp++,r7,pc
800023a4:	80 00       	ld.sh	r0,r0[0x0]
800023a6:	5f b0       	srhi	r0

800023a8 <sysclk_enable_pba_module>:
/**
 * \brief Enable a module clock derived from the PBA clock
 * \param index Index of the module clock in the PBAMASK register
 */
static inline void sysclk_enable_pba_module(unsigned int index)
{
800023a8:	eb cd 40 80 	pushm	r7,lr
800023ac:	1a 97       	mov	r7,sp
800023ae:	20 1d       	sub	sp,4
800023b0:	ef 4c ff fc 	st.w	r7[-4],r12
	sysclk_priv_enable_module(AVR32_PM_CLK_GRP_PBA, index);
800023b4:	ee fb ff fc 	ld.w	r11,r7[-4]
800023b8:	30 2c       	mov	r12,2
800023ba:	f0 1f 00 03 	mcall	800023c4 <sysclk_enable_pba_module+0x1c>
}
800023be:	2f fd       	sub	sp,-4
800023c0:	e3 cd 80 80 	ldm	sp++,r7,pc
800023c4:	80 00       	ld.sh	r0,r0[0x0]
800023c6:	5f b0       	srhi	r0

800023c8 <sysclk_enable_pbb_module>:
/**
 * \brief Enable a module clock derived from the PBB clock
 * \param index Index of the module clock in the PBBMASK register
 */
static inline void sysclk_enable_pbb_module(unsigned int index)
{
800023c8:	eb cd 40 80 	pushm	r7,lr
800023cc:	1a 97       	mov	r7,sp
800023ce:	20 1d       	sub	sp,4
800023d0:	ef 4c ff fc 	st.w	r7[-4],r12
	sysclk_priv_enable_module(AVR32_PM_CLK_GRP_PBB, index);
800023d4:	ee fb ff fc 	ld.w	r11,r7[-4]
800023d8:	30 3c       	mov	r12,3
800023da:	f0 1f 00 03 	mcall	800023e4 <sysclk_enable_pbb_module+0x1c>
}
800023de:	2f fd       	sub	sp,-4
800023e0:	e3 cd 80 80 	ldm	sp++,r7,pc
800023e4:	80 00       	ld.sh	r0,r0[0x0]
800023e6:	5f b0       	srhi	r0

800023e8 <sysclk_enable_peripheral_clock>:
 *  has an associated clock on the HSB bus, this will be enabled also.
 *
 * \param module Pointer to the module's base address.
 */
static inline void sysclk_enable_peripheral_clock(const volatile void *module)
{
800023e8:	eb cd 40 80 	pushm	r7,lr
800023ec:	1a 97       	mov	r7,sp
800023ee:	20 1d       	sub	sp,4
800023f0:	ef 4c ff fc 	st.w	r7[-4],r12
	switch ((uintptr_t)module) {
800023f4:	ee f8 ff fc 	ld.w	r8,r7[-4]
800023f8:	fe 58 38 00 	cp.w	r8,-51200
800023fc:	e0 80 00 8a 	breq	80002510 <sysclk_enable_peripheral_clock+0x128>
80002400:	e0 8b 00 33 	brhi	80002466 <sysclk_enable_peripheral_clock+0x7e>
80002404:	fe 58 14 00 	cp.w	r8,-60416
80002408:	c6 80       	breq	800024d8 <sysclk_enable_peripheral_clock+0xf0>
8000240a:	e0 8b 00 18 	brhi	8000243a <sysclk_enable_peripheral_clock+0x52>
8000240e:	fe 48 14 00 	cp.w	r8,-125952
80002412:	e0 80 00 be 	breq	8000258e <sysclk_enable_peripheral_clock+0x1a6>
80002416:	e0 8b 00 0b 	brhi	8000242c <sysclk_enable_peripheral_clock+0x44>
8000241a:	fe 48 00 00 	cp.w	r8,-131072
8000241e:	e0 80 00 ad 	breq	80002578 <sysclk_enable_peripheral_clock+0x190>
80002422:	fe 48 10 00 	cp.w	r8,-126976
80002426:	e0 80 00 b0 	breq	80002586 <sysclk_enable_peripheral_clock+0x19e>
		sysclk_enable_pbb_module(SYSCLK_FLASHCDW_REGS);
		break;

	default:
		Assert(false);
		return;
8000242a:	cb 98       	rjmp	8000259c <sysclk_enable_peripheral_clock+0x1b4>
 *
 * \param module Pointer to the module's base address.
 */
static inline void sysclk_enable_peripheral_clock(const volatile void *module)
{
	switch ((uintptr_t)module) {
8000242c:	fe 58 00 00 	cp.w	r8,-65536
80002430:	c4 90       	breq	800024c2 <sysclk_enable_peripheral_clock+0xda>
80002432:	fe 58 10 00 	cp.w	r8,-61440
80002436:	c4 d0       	breq	800024d0 <sysclk_enable_peripheral_clock+0xe8>
		sysclk_enable_pbb_module(SYSCLK_FLASHCDW_REGS);
		break;

	default:
		Assert(false);
		return;
80002438:	cb 28       	rjmp	8000259c <sysclk_enable_peripheral_clock+0x1b4>
 *
 * \param module Pointer to the module's base address.
 */
static inline void sysclk_enable_peripheral_clock(const volatile void *module)
{
	switch ((uintptr_t)module) {
8000243a:	fe 58 20 00 	cp.w	r8,-57344
8000243e:	c5 90       	breq	800024f0 <sysclk_enable_peripheral_clock+0x108>
80002440:	e0 8b 00 09 	brhi	80002452 <sysclk_enable_peripheral_clock+0x6a>
80002444:	fe 58 18 00 	cp.w	r8,-59392
80002448:	c4 c0       	breq	800024e0 <sysclk_enable_peripheral_clock+0xf8>
8000244a:	fe 58 1c 00 	cp.w	r8,-58368
8000244e:	c4 d0       	breq	800024e8 <sysclk_enable_peripheral_clock+0x100>
		sysclk_enable_pbb_module(SYSCLK_FLASHCDW_REGS);
		break;

	default:
		Assert(false);
		return;
80002450:	ca 68       	rjmp	8000259c <sysclk_enable_peripheral_clock+0x1b4>
 *
 * \param module Pointer to the module's base address.
 */
static inline void sysclk_enable_peripheral_clock(const volatile void *module)
{
	switch ((uintptr_t)module) {
80002452:	fe 58 30 00 	cp.w	r8,-53248
80002456:	c5 50       	breq	80002500 <sysclk_enable_peripheral_clock+0x118>
80002458:	fe 58 34 00 	cp.w	r8,-52224
8000245c:	c5 60       	breq	80002508 <sysclk_enable_peripheral_clock+0x120>
8000245e:	fe 58 28 00 	cp.w	r8,-55296
80002462:	c4 b0       	breq	800024f8 <sysclk_enable_peripheral_clock+0x110>
		sysclk_enable_pbb_module(SYSCLK_FLASHCDW_REGS);
		break;

	default:
		Assert(false);
		return;
80002464:	c9 c8       	rjmp	8000259c <sysclk_enable_peripheral_clock+0x1b4>
 *
 * \param module Pointer to the module's base address.
 */
static inline void sysclk_enable_peripheral_clock(const volatile void *module)
{
	switch ((uintptr_t)module) {
80002466:	fe 58 50 00 	cp.w	r8,-45056
8000246a:	c6 b0       	breq	80002540 <sysclk_enable_peripheral_clock+0x158>
8000246c:	e0 8b 00 15 	brhi	80002496 <sysclk_enable_peripheral_clock+0xae>
80002470:	fe 58 44 00 	cp.w	r8,-48128
80002474:	c5 a0       	breq	80002528 <sysclk_enable_peripheral_clock+0x140>
80002476:	e0 8b 00 09 	brhi	80002488 <sysclk_enable_peripheral_clock+0xa0>
8000247a:	fe 58 3c 00 	cp.w	r8,-50176
8000247e:	c4 d0       	breq	80002518 <sysclk_enable_peripheral_clock+0x130>
80002480:	fe 58 40 00 	cp.w	r8,-49152
80002484:	c4 e0       	breq	80002520 <sysclk_enable_peripheral_clock+0x138>
		sysclk_enable_pbb_module(SYSCLK_FLASHCDW_REGS);
		break;

	default:
		Assert(false);
		return;
80002486:	c8 b8       	rjmp	8000259c <sysclk_enable_peripheral_clock+0x1b4>
 *
 * \param module Pointer to the module's base address.
 */
static inline void sysclk_enable_peripheral_clock(const volatile void *module)
{
	switch ((uintptr_t)module) {
80002488:	fe 58 48 00 	cp.w	r8,-47104
8000248c:	c5 20       	breq	80002530 <sysclk_enable_peripheral_clock+0x148>
8000248e:	fe 58 4c 00 	cp.w	r8,-46080
80002492:	c5 30       	breq	80002538 <sysclk_enable_peripheral_clock+0x150>
		sysclk_enable_pbb_module(SYSCLK_FLASHCDW_REGS);
		break;

	default:
		Assert(false);
		return;
80002494:	c8 48       	rjmp	8000259c <sysclk_enable_peripheral_clock+0x1b4>
 *
 * \param module Pointer to the module's base address.
 */
static inline void sysclk_enable_peripheral_clock(const volatile void *module)
{
	switch ((uintptr_t)module) {
80002496:	fe 58 5c 00 	cp.w	r8,-41984
8000249a:	c5 f0       	breq	80002558 <sysclk_enable_peripheral_clock+0x170>
8000249c:	e0 8b 00 09 	brhi	800024ae <sysclk_enable_peripheral_clock+0xc6>
800024a0:	fe 58 54 00 	cp.w	r8,-44032
800024a4:	c5 20       	breq	80002548 <sysclk_enable_peripheral_clock+0x160>
800024a6:	fe 58 58 00 	cp.w	r8,-43008
800024aa:	c5 30       	breq	80002550 <sysclk_enable_peripheral_clock+0x168>
		sysclk_enable_pbb_module(SYSCLK_FLASHCDW_REGS);
		break;

	default:
		Assert(false);
		return;
800024ac:	c7 88       	rjmp	8000259c <sysclk_enable_peripheral_clock+0x1b4>
 *
 * \param module Pointer to the module's base address.
 */
static inline void sysclk_enable_peripheral_clock(const volatile void *module)
{
	switch ((uintptr_t)module) {
800024ae:	fe 58 64 00 	cp.w	r8,-39936
800024b2:	c5 b0       	breq	80002568 <sysclk_enable_peripheral_clock+0x180>
800024b4:	fe 58 68 00 	cp.w	r8,-38912
800024b8:	c5 c0       	breq	80002570 <sysclk_enable_peripheral_clock+0x188>
800024ba:	fe 58 60 00 	cp.w	r8,-40960
800024be:	c5 10       	breq	80002560 <sysclk_enable_peripheral_clock+0x178>
		sysclk_enable_pbb_module(SYSCLK_FLASHCDW_REGS);
		break;

	default:
		Assert(false);
		return;
800024c0:	c6 e8       	rjmp	8000259c <sysclk_enable_peripheral_clock+0x1b4>
 */
static inline void sysclk_enable_peripheral_clock(const volatile void *module)
{
	switch ((uintptr_t)module) {
	case AVR32_PDCA_ADDRESS:
		sysclk_enable_hsb_module(SYSCLK_PDCA_HSB);
800024c2:	30 4c       	mov	r12,4
800024c4:	f0 1f 00 38 	mcall	800025a4 <sysclk_enable_peripheral_clock+0x1bc>
		sysclk_enable_pba_module(SYSCLK_PDCA_PBA);
800024c8:	30 0c       	mov	r12,0
800024ca:	f0 1f 00 38 	mcall	800025a8 <sysclk_enable_peripheral_clock+0x1c0>
		break;
800024ce:	c6 78       	rjmp	8000259c <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_INTC_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_INTC);
800024d0:	30 1c       	mov	r12,1
800024d2:	f0 1f 00 36 	mcall	800025a8 <sysclk_enable_peripheral_clock+0x1c0>
		break;
800024d6:	c6 38       	rjmp	8000259c <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_PM_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_PM);
800024d8:	30 2c       	mov	r12,2
800024da:	f0 1f 00 34 	mcall	800025a8 <sysclk_enable_peripheral_clock+0x1c0>
		break;
800024de:	c5 f8       	rjmp	8000259c <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_AST_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_AST);
800024e0:	30 3c       	mov	r12,3
800024e2:	f0 1f 00 32 	mcall	800025a8 <sysclk_enable_peripheral_clock+0x1c0>
		break;
800024e6:	c5 b8       	rjmp	8000259c <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_WDT_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_WDT);
800024e8:	30 4c       	mov	r12,4
800024ea:	f0 1f 00 30 	mcall	800025a8 <sysclk_enable_peripheral_clock+0x1c0>
		break;
800024ee:	c5 78       	rjmp	8000259c <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_EIC_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_EIC);
800024f0:	30 5c       	mov	r12,5
800024f2:	f0 1f 00 2e 	mcall	800025a8 <sysclk_enable_peripheral_clock+0x1c0>
		break;
800024f6:	c5 38       	rjmp	8000259c <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_GPIO_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_GPIO);
800024f8:	30 6c       	mov	r12,6
800024fa:	f0 1f 00 2c 	mcall	800025a8 <sysclk_enable_peripheral_clock+0x1c0>
		break;
800024fe:	c4 f8       	rjmp	8000259c <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_USART0_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_USART0);
80002500:	30 7c       	mov	r12,7
80002502:	f0 1f 00 2a 	mcall	800025a8 <sysclk_enable_peripheral_clock+0x1c0>
		break;
80002506:	c4 b8       	rjmp	8000259c <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_USART1_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_USART1);
80002508:	30 8c       	mov	r12,8
8000250a:	f0 1f 00 28 	mcall	800025a8 <sysclk_enable_peripheral_clock+0x1c0>
		break;
8000250e:	c4 78       	rjmp	8000259c <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_USART2_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_USART2);
80002510:	30 9c       	mov	r12,9
80002512:	f0 1f 00 26 	mcall	800025a8 <sysclk_enable_peripheral_clock+0x1c0>
		break;
80002516:	c4 38       	rjmp	8000259c <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_SPI_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_SPI);
80002518:	30 ac       	mov	r12,10
8000251a:	f0 1f 00 24 	mcall	800025a8 <sysclk_enable_peripheral_clock+0x1c0>
		break;
8000251e:	c3 f8       	rjmp	8000259c <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_TWIM_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_TWIM);
80002520:	30 bc       	mov	r12,11
80002522:	f0 1f 00 22 	mcall	800025a8 <sysclk_enable_peripheral_clock+0x1c0>
		break;
80002526:	c3 b8       	rjmp	8000259c <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_TWIS_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_TWIS);
80002528:	30 cc       	mov	r12,12
8000252a:	f0 1f 00 20 	mcall	800025a8 <sysclk_enable_peripheral_clock+0x1c0>
		break;
8000252e:	c3 78       	rjmp	8000259c <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_PWMA_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_PWMA);
80002530:	30 dc       	mov	r12,13
80002532:	f0 1f 00 1e 	mcall	800025a8 <sysclk_enable_peripheral_clock+0x1c0>
		break;
80002536:	c3 38       	rjmp	8000259c <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_IISC_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_IISC);
80002538:	30 ec       	mov	r12,14
8000253a:	f0 1f 00 1c 	mcall	800025a8 <sysclk_enable_peripheral_clock+0x1c0>
		break;
8000253e:	c2 f8       	rjmp	8000259c <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_TC_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_TC);
80002540:	30 fc       	mov	r12,15
80002542:	f0 1f 00 1a 	mcall	800025a8 <sysclk_enable_peripheral_clock+0x1c0>
		break;
80002546:	c2 b8       	rjmp	8000259c <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_ADCIFD_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_ADCIFD);
80002548:	31 0c       	mov	r12,16
8000254a:	f0 1f 00 18 	mcall	800025a8 <sysclk_enable_peripheral_clock+0x1c0>
		break;
8000254e:	c2 78       	rjmp	8000259c <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_SCIF_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_SCIF);
80002550:	31 1c       	mov	r12,17
80002552:	f0 1f 00 16 	mcall	800025a8 <sysclk_enable_peripheral_clock+0x1c0>
		break;
80002556:	c2 38       	rjmp	8000259c <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_FREQM_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_FREQM);
80002558:	31 2c       	mov	r12,18
8000255a:	f0 1f 00 14 	mcall	800025a8 <sysclk_enable_peripheral_clock+0x1c0>
		break;
8000255e:	c1 f8       	rjmp	8000259c <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_CAT_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_CAT);
80002560:	31 3c       	mov	r12,19
80002562:	f0 1f 00 12 	mcall	800025a8 <sysclk_enable_peripheral_clock+0x1c0>
		break;
80002566:	c1 b8       	rjmp	8000259c <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_GLOC_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_GLOC);
80002568:	31 4c       	mov	r12,20
8000256a:	f0 1f 00 10 	mcall	800025a8 <sysclk_enable_peripheral_clock+0x1c0>
		break;
8000256e:	c1 78       	rjmp	8000259c <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_AW_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_AW);
80002570:	31 5c       	mov	r12,21
80002572:	f0 1f 00 0e 	mcall	800025a8 <sysclk_enable_peripheral_clock+0x1c0>
		break;
80002576:	c1 38       	rjmp	8000259c <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_USBC_ADDRESS:
		sysclk_enable_hsb_module(SYSCLK_USBC_DATA);
80002578:	30 3c       	mov	r12,3
8000257a:	f0 1f 00 0b 	mcall	800025a4 <sysclk_enable_peripheral_clock+0x1bc>
		sysclk_enable_pbb_module(SYSCLK_USBC_REGS);
8000257e:	30 0c       	mov	r12,0
80002580:	f0 1f 00 0b 	mcall	800025ac <sysclk_enable_peripheral_clock+0x1c4>
		break;
80002584:	c0 c8       	rjmp	8000259c <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_HMATRIXB_ADDRESS:
		sysclk_enable_pbb_module(SYSCLK_HMATRIX);
80002586:	30 1c       	mov	r12,1
80002588:	f0 1f 00 09 	mcall	800025ac <sysclk_enable_peripheral_clock+0x1c4>
		break;
8000258c:	c0 88       	rjmp	8000259c <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_FLASHCDW_ADDRESS:
		sysclk_enable_hsb_module(SYSCLK_FLASHCDW_DATA);
8000258e:	30 0c       	mov	r12,0
80002590:	f0 1f 00 05 	mcall	800025a4 <sysclk_enable_peripheral_clock+0x1bc>
		sysclk_enable_pbb_module(SYSCLK_FLASHCDW_REGS);
80002594:	30 2c       	mov	r12,2
80002596:	f0 1f 00 06 	mcall	800025ac <sysclk_enable_peripheral_clock+0x1c4>
		break;
8000259a:	d7 03       	nop

	default:
		Assert(false);
		return;
	}
}
8000259c:	2f fd       	sub	sp,-4
8000259e:	e3 cd 80 80 	ldm	sp++,r7,pc
800025a2:	00 00       	add	r0,r0
800025a4:	80 00       	ld.sh	r0,r0[0x0]
800025a6:	23 88       	sub	r8,56
800025a8:	80 00       	ld.sh	r0,r0[0x0]
800025aa:	23 a8       	sub	r8,58
800025ac:	80 00       	ld.sh	r0,r0[0x0]
800025ae:	23 c8       	sub	r8,60

800025b0 <ioport_toggle_pin_level>:
 * an output.
 *
 * \param pin IOPORT pin to toggle
 */
static inline void ioport_toggle_pin_level(ioport_pin_t pin)
{
800025b0:	eb cd 40 80 	pushm	r7,lr
800025b4:	1a 97       	mov	r7,sp
800025b6:	20 6d       	sub	sp,24
800025b8:	ef 4c ff e8 	st.w	r7[-24],r12
800025bc:	ee f8 ff e8 	ld.w	r8,r7[-24]
800025c0:	ef 48 ff ec 	st.w	r7[-20],r8
800025c4:	ee f8 ff ec 	ld.w	r8,r7[-20]
800025c8:	ef 48 ff f0 	st.w	r7[-16],r8
800025cc:	ee f8 ff f0 	ld.w	r8,r7[-16]
800025d0:	ef 48 ff f4 	st.w	r7[-12],r8
typedef uint32_t ioport_port_t;
typedef uint32_t ioport_port_mask_t;

__always_inline static ioport_port_t arch_ioport_pin_to_port_id(ioport_pin_t pin)
{
	return pin >> 5;
800025d4:	ee f8 ff f4 	ld.w	r8,r7[-12]
800025d8:	a5 98       	lsr	r8,0x5
}

__always_inline static volatile avr32_gpio_port_t *arch_ioport_pin_to_base(
		ioport_pin_t pin)
{
	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
800025da:	ef 48 ff f8 	st.w	r7[-8],r8

__always_inline static volatile avr32_gpio_port_t *arch_ioport_port_to_base(
		ioport_port_t port)
{
	return (volatile avr32_gpio_port_t *)(AVR32_GPIO_ADDRESS
	       + port * sizeof(avr32_gpio_port_t));
800025de:	ee f8 ff f8 	ld.w	r8,r7[-8]
800025e2:	a9 78       	lsl	r8,0x9
}

__always_inline static volatile avr32_gpio_port_t *arch_ioport_port_to_base(
		ioport_port_t port)
{
	return (volatile avr32_gpio_port_t *)(AVR32_GPIO_ADDRESS
800025e4:	e0 28 d8 00 	sub	r8,55296
	return arch_ioport_port_to_base(port)->pvr & mask;
}

__always_inline static void arch_ioport_toggle_pin_level(ioport_pin_t pin)
{
	arch_ioport_pin_to_base(pin)->ovrt = arch_ioport_pin_to_mask(pin);
800025e8:	ee f9 ff ec 	ld.w	r9,r7[-20]
800025ec:	ef 49 ff fc 	st.w	r7[-4],r9
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(
		ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
800025f0:	ee f9 ff fc 	ld.w	r9,r7[-4]
800025f4:	f3 d9 c0 05 	bfextu	r9,r9,0x0,0x5
800025f8:	30 1a       	mov	r10,1
800025fa:	f4 09 09 49 	lsl	r9,r10,r9
	return arch_ioport_port_to_base(port)->pvr & mask;
}

__always_inline static void arch_ioport_toggle_pin_level(ioport_pin_t pin)
{
	arch_ioport_pin_to_base(pin)->ovrt = arch_ioport_pin_to_mask(pin);
800025fe:	f1 49 00 5c 	st.w	r8[92],r9
	arch_ioport_toggle_pin_level(pin);
}
80002602:	2f ad       	sub	sp,-24
80002604:	e3 cd 80 80 	ldm	sp++,r7,pc

80002608 <sleepmgr_lock_mode>:
 * not put the device to sleep in the deeper sleep modes.
 *
 * \param mode Sleep mode to lock.
 */
static inline void sleepmgr_lock_mode(enum sleepmgr_mode mode)
{
80002608:	eb cd 40 80 	pushm	r7,lr
8000260c:	1a 97       	mov	r7,sp
8000260e:	20 2d       	sub	sp,8
80002610:	ef 4c ff f8 	st.w	r7[-8],r12
#ifdef CONFIG_SLEEPMGR_ENABLE
	irqflags_t flags;

	if(sleepmgr_locks[mode] >= 0xff) {
80002614:	ee f8 ff f8 	ld.w	r8,r7[-8]
80002618:	48 f9       	lddpc	r9,80002654 <sleepmgr_lock_mode+0x4c>
8000261a:	f2 08 07 09 	ld.ub	r9,r9[r8]
8000261e:	3f f8       	mov	r8,-1
80002620:	f0 09 18 00 	cp.b	r9,r8
80002624:	c0 21       	brne	80002628 <sleepmgr_lock_mode+0x20>
		while (true) {
			// Warning: maximum value of sleepmgr_locks buffer is no more than 255.
			// Check APP or change the data type to uint16_t.
		}
80002626:	c0 08       	rjmp	80002626 <sleepmgr_lock_mode+0x1e>
	}

	// Enter a critical section
	flags = cpu_irq_save();
80002628:	f0 1f 00 0c 	mcall	80002658 <sleepmgr_lock_mode+0x50>
8000262c:	18 98       	mov	r8,r12
8000262e:	ef 48 ff fc 	st.w	r7[-4],r8

	++sleepmgr_locks[mode];
80002632:	ee f8 ff f8 	ld.w	r8,r7[-8]
80002636:	48 89       	lddpc	r9,80002654 <sleepmgr_lock_mode+0x4c>
80002638:	f2 08 07 09 	ld.ub	r9,r9[r8]
8000263c:	2f f9       	sub	r9,-1
8000263e:	5c 59       	castu.b	r9
80002640:	48 5a       	lddpc	r10,80002654 <sleepmgr_lock_mode+0x4c>
80002642:	f4 08 0b 09 	st.b	r10[r8],r9

	// Leave the critical section
	cpu_irq_restore(flags);
80002646:	ee fc ff fc 	ld.w	r12,r7[-4]
8000264a:	f0 1f 00 05 	mcall	8000265c <sleepmgr_lock_mode+0x54>
#else
	UNUSED(mode);
#endif /* CONFIG_SLEEPMGR_ENABLE */
}
8000264e:	2f ed       	sub	sp,-8
80002650:	e3 cd 80 80 	ldm	sp++,r7,pc
80002654:	00 00       	add	r0,r0
80002656:	07 78       	ld.ub	r8,--r3
80002658:	80 00       	ld.sh	r0,r0[0x0]
8000265a:	23 20       	sub	r0,50
8000265c:	80 00       	ld.sh	r0,r0[0x0]
8000265e:	23 60       	sub	r0,54

80002660 <ast_init>:
#include "asf.h"
#include "ast_rtc.h"
#include "pid.h"

bool ast_init(void)
{
80002660:	eb cd 40 80 	pushm	r7,lr
80002664:	1a 97       	mov	r7,sp
80002666:	20 1d       	sub	sp,4
	sysclk_enable_peripheral_clock(AST_RTC);
80002668:	fe 7c 18 00 	mov	r12,-59392
8000266c:	f0 1f 00 0d 	mcall	800026a0 <ast_init+0x40>
	bool st = ast_init_counter(AST_RTC,AST_SELECTED_CLOCK,AST_PRESCALER,0);
80002670:	30 09       	mov	r9,0
80002672:	30 6a       	mov	r10,6
80002674:	30 0b       	mov	r11,0
80002676:	fe 7c 18 00 	mov	r12,-59392
8000267a:	f0 1f 00 0b 	mcall	800026a4 <ast_init+0x44>
8000267e:	18 98       	mov	r8,r12
80002680:	ef 68 ff ff 	st.b	r7[-1],r8
	ast_enable(AST_RTC);
80002684:	fe 7c 18 00 	mov	r12,-59392
80002688:	f0 1f 00 08 	mcall	800026a8 <ast_init+0x48>
#ifdef CONFIG_SLEEPMGR_ENABLE
	if (AST_SELECTED_CLOCK == AVR32_AST_CSSEL_SLOWCLOCK)
		sleepmgr_lock_mode(SLEEPMGR_STOP);
8000268c:	30 4c       	mov	r12,4
8000268e:	f0 1f 00 08 	mcall	800026ac <ast_init+0x4c>
	else
		sleepmgr_lock_mode(SLEEPMGR_FROZEN);
#endif
	return st;
80002692:	ef 38 ff ff 	ld.ub	r8,r7[-1]
};
80002696:	10 9c       	mov	r12,r8
80002698:	2f fd       	sub	sp,-4
8000269a:	e3 cd 80 80 	ldm	sp++,r7,pc
8000269e:	00 00       	add	r0,r0
800026a0:	80 00       	ld.sh	r0,r0[0x0]
800026a2:	23 e8       	sub	r8,62
800026a4:	80 00       	ld.sh	r0,r0[0x0]
800026a6:	20 8c       	sub	r12,8
800026a8:	80 00       	ld.sh	r0,r0[0x0]
800026aa:	20 48       	sub	r8,4
800026ac:	80 00       	ld.sh	r0,r0[0x0]
800026ae:	26 08       	sub	r8,96

800026b0 <ast_get_per_time_ms>:

uint32_t ast_get_per_time_ms(uint8_t prescaler)
{
800026b0:	eb cd 40 8c 	pushm	r2-r3,r7,lr
800026b4:	1a 97       	mov	r7,sp
800026b6:	20 2d       	sub	sp,8
800026b8:	18 9a       	mov	r10,r12
800026ba:	ef 6a ff f8 	st.b	r7[-8],r10
	uint32_t clk;
	switch (AST_SELECTED_CLOCK)
	{
		case AVR32_AST_CSSEL_SLOWCLOCK:	//RCSYS 115kHz
			clk = 115000;
800026be:	e0 7a c1 38 	mov	r10,115000
800026c2:	ef 4a ff fc 	st.w	r7[-4],r10
			break;	
		case AVR32_AST_CSSEL_1KHZCLK:
			clk = 1000;
			break;
	}
	return (((uint_fast64_t) (1 << (prescaler + 1))) * 1000 ) / clk;
800026c6:	ef 3a ff f8 	ld.ub	r10,r7[-8]
800026ca:	2f fa       	sub	r10,-1
800026cc:	30 1b       	mov	r11,1
800026ce:	f6 0a 09 4a 	lsl	r10,r11,r10
800026d2:	14 98       	mov	r8,r10
800026d4:	bf 5a       	asr	r10,0x1f
800026d6:	14 99       	mov	r9,r10
800026d8:	e0 6a 03 e8 	mov	r10,1000
800026dc:	f2 0a 02 4c 	mul	r12,r9,r10
800026e0:	f0 0a 10 00 	mul	r10,r8,0
800026e4:	14 0c       	add	r12,r10
800026e6:	e0 6a 03 e8 	mov	r10,1000
800026ea:	f0 0a 06 4a 	mulu.d	r10,r8,r10
800026ee:	16 0c       	add	r12,r11
800026f0:	18 9b       	mov	r11,r12
800026f2:	ee f2 ff fc 	ld.w	r2,r7[-4]
800026f6:	30 03       	mov	r3,0
800026f8:	04 98       	mov	r8,r2
800026fa:	06 99       	mov	r9,r3
800026fc:	f0 1f 00 04 	mcall	8000270c <ast_get_per_time_ms+0x5c>
80002700:	14 98       	mov	r8,r10
80002702:	16 99       	mov	r9,r11
};
80002704:	10 9c       	mov	r12,r8
80002706:	2f ed       	sub	sp,-8
80002708:	e3 cd 80 8c 	ldm	sp++,r2-r3,r7,pc
8000270c:	80 00       	ld.sh	r0,r0[0x0]
8000270e:	72 08       	ld.w	r8,r9[0x0]

80002710 <ast_per0_interrupt_handler>:

ISR(ast_per0_interrupt_handler, AST_IRQ_GROUP, AST_IRQ_LEVEL)
{
80002710:	eb cd 40 80 	pushm	r7,lr
80002714:	1a 97       	mov	r7,sp
	pid_control();
80002716:	f0 1f 00 06 	mcall	8000272c <ast_per0_interrupt_handler+0x1c>
	ast_clear_status_flag(AST_RTC, AVR32_AST_SCR_PER0_MASK);
8000271a:	e0 7b 00 00 	mov	r11,65536
8000271e:	fe 7c 18 00 	mov	r12,-59392
80002722:	f0 1f 00 04 	mcall	80002730 <ast_per0_interrupt_handler+0x20>
};
80002726:	e3 cd 40 80 	ldm	sp++,r7,lr
8000272a:	d6 03       	rete
8000272c:	80 00       	ld.sh	r0,r0[0x0]
8000272e:	43 fc       	lddsp	r12,sp[0xfc]
80002730:	80 00       	ld.sh	r0,r0[0x0]
80002732:	22 54       	sub	r4,37

80002734 <ast_per1_interrupt_handler>:

ISR(ast_per1_interrupt_handler, AST_IRQ_GROUP, AST_IRQ_LEVEL)
{
80002734:	eb cd 40 80 	pushm	r7,lr
80002738:	1a 97       	mov	r7,sp
	ast_clear_status_flag(AST_RTC, AVR32_AST_SCR_PER1_MASK);
8000273a:	e2 6b 00 00 	mov	r11,131072
8000273e:	fe 7c 18 00 	mov	r12,-59392
80002742:	f0 1f 00 05 	mcall	80002754 <ast_per1_interrupt_handler+0x20>
	ioport_toggle_pin_level(LED_R_SENS);
80002746:	30 fc       	mov	r12,15
80002748:	f0 1f 00 04 	mcall	80002758 <ast_per1_interrupt_handler+0x24>
};
8000274c:	e3 cd 40 80 	ldm	sp++,r7,lr
80002750:	d6 03       	rete
80002752:	00 00       	add	r0,r0
80002754:	80 00       	ld.sh	r0,r0[0x0]
80002756:	22 54       	sub	r4,37
80002758:	80 00       	ld.sh	r0,r0[0x0]
8000275a:	25 b0       	sub	r0,91

8000275c <ast_set_periodic_interrupt>:

void ast_set_periodic_interrupt(volatile avr32_ast_t *ast, uint8_t prescaler, uint8_t periodic_channel)
{
8000275c:	eb cd 40 80 	pushm	r7,lr
80002760:	1a 97       	mov	r7,sp
80002762:	20 5d       	sub	sp,20
80002764:	ef 4c ff f4 	st.w	r7[-12],r12
80002768:	16 99       	mov	r9,r11
8000276a:	14 98       	mov	r8,r10
8000276c:	ef 69 ff f0 	st.b	r7[-16],r9
80002770:	ef 68 ff ec 	st.b	r7[-20],r8
	if (periodic_channel == 0)
80002774:	ef 39 ff ec 	ld.ub	r9,r7[-20]
80002778:	30 08       	mov	r8,0
8000277a:	f0 09 18 00 	cp.b	r9,r8
8000277e:	c1 a1       	brne	800027b2 <ast_set_periodic_interrupt+0x56>
		{
			avr32_ast_pir0_t pre;
			pre.insel = prescaler;
80002780:	ef 38 ff f0 	ld.ub	r8,r7[-16]
80002784:	f1 d8 c0 05 	bfextu	r8,r8,0x0,0x5
80002788:	f3 d8 c0 08 	bfextu	r9,r8,0x0,0x8
8000278c:	ee f8 ff fc 	ld.w	r8,r7[-4]
80002790:	f1 d9 d0 05 	bfins	r8,r9,0x0,0x5
80002794:	ef 48 ff fc 	st.w	r7[-4],r8
			ast_set_periodic0_value(AST_RTC, pre);
80002798:	ee fb ff fc 	ld.w	r11,r7[-4]
8000279c:	fe 7c 18 00 	mov	r12,-59392
800027a0:	f0 1f 00 16 	mcall	800027f8 <ast_set_periodic_interrupt+0x9c>
			irq_register_handler(ast_per0_interrupt_handler, AST_IRQ_NR, AST_IRQ_LEVEL);
800027a4:	30 1a       	mov	r10,1
800027a6:	e0 6b 02 82 	mov	r11,642
800027aa:	49 5c       	lddpc	r12,800027fc <ast_set_periodic_interrupt+0xa0>
800027ac:	f0 1f 00 15 	mcall	80002800 <ast_set_periodic_interrupt+0xa4>
800027b0:	c1 98       	rjmp	800027e2 <ast_set_periodic_interrupt+0x86>
		}
	else
		{
			avr32_ast_pir1_t pre;
			pre.insel = prescaler;
800027b2:	ef 38 ff f0 	ld.ub	r8,r7[-16]
800027b6:	f1 d8 c0 05 	bfextu	r8,r8,0x0,0x5
800027ba:	f3 d8 c0 08 	bfextu	r9,r8,0x0,0x8
800027be:	ee f8 ff f8 	ld.w	r8,r7[-8]
800027c2:	f1 d9 d0 05 	bfins	r8,r9,0x0,0x5
800027c6:	ef 48 ff f8 	st.w	r7[-8],r8
			ast_set_periodic1_value(AST_RTC, pre);
800027ca:	ee fb ff f8 	ld.w	r11,r7[-8]
800027ce:	fe 7c 18 00 	mov	r12,-59392
800027d2:	f0 1f 00 0d 	mcall	80002804 <ast_set_periodic_interrupt+0xa8>
			irq_register_handler(ast_per1_interrupt_handler, AST_IRQ_NR, AST_IRQ_LEVEL);
800027d6:	30 1a       	mov	r10,1
800027d8:	e0 6b 02 82 	mov	r11,642
800027dc:	48 bc       	lddpc	r12,80002808 <ast_set_periodic_interrupt+0xac>
800027de:	f0 1f 00 09 	mcall	80002800 <ast_set_periodic_interrupt+0xa4>
		}
	ast_enable_periodic_interrupt(AST_RTC,periodic_channel);
800027e2:	ef 38 ff ec 	ld.ub	r8,r7[-20]
800027e6:	10 9b       	mov	r11,r8
800027e8:	fe 7c 18 00 	mov	r12,-59392
800027ec:	f0 1f 00 08 	mcall	8000280c <ast_set_periodic_interrupt+0xb0>
};
800027f0:	2f bd       	sub	sp,-20
800027f2:	e3 cd 80 80 	ldm	sp++,r7,pc
800027f6:	00 00       	add	r0,r0
800027f8:	80 00       	ld.sh	r0,r0[0x0]
800027fa:	21 d4       	sub	r4,29
800027fc:	80 00       	ld.sh	r0,r0[0x0]
800027fe:	27 10       	sub	r0,113
80002800:	80 00       	ld.sh	r0,r0[0x0]
80002802:	6d 94       	ld.w	r4,r6[0x64]
80002804:	80 00       	ld.sh	r0,r0[0x0]
80002806:	22 14       	sub	r4,33
80002808:	80 00       	ld.sh	r0,r0[0x0]
8000280a:	27 34       	sub	r4,115
8000280c:	80 00       	ld.sh	r0,r0[0x0]
8000280e:	22 dc       	sub	r12,45

80002810 <flashcdw_set_wait_state>:
80002810:	eb cd 40 80 	pushm	r7,lr
80002814:	1a 97       	mov	r7,sp
80002816:	20 2d       	sub	sp,8
80002818:	ef 4c ff f8 	st.w	r7[-8],r12
8000281c:	fe 68 14 00 	mov	r8,-125952
80002820:	70 08       	ld.w	r8,r8[0x0]
80002822:	30 09       	mov	r9,0
80002824:	ef 49 ff fc 	st.w	r7[-4],r9
80002828:	ef 48 ff fc 	st.w	r7[-4],r8
8000282c:	ee f8 ff f8 	ld.w	r8,r7[-8]
80002830:	5c 58       	castu.b	r8
80002832:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
80002836:	f3 d8 c0 08 	bfextu	r9,r8,0x0,0x8
8000283a:	ee f8 ff fc 	ld.w	r8,r7[-4]
8000283e:	f1 d9 d0 c1 	bfins	r8,r9,0x6,0x1
80002842:	ef 48 ff fc 	st.w	r7[-4],r8
80002846:	fe 68 14 00 	mov	r8,-125952
8000284a:	ee f9 ff fc 	ld.w	r9,r7[-4]
8000284e:	91 09       	st.w	r8[0x0],r9
80002850:	2f ed       	sub	sp,-8
80002852:	e3 cd 80 80 	ldm	sp++,r7,pc
80002856:	d7 03       	nop

80002858 <flashcdw_set_flash_waitstate_and_readmode>:
80002858:	eb cd 40 80 	pushm	r7,lr
8000285c:	1a 97       	mov	r7,sp
8000285e:	20 1d       	sub	sp,4
80002860:	ef 4c ff fc 	st.w	r7[-4],r12
80002864:	ee f8 ff fc 	ld.w	r8,r7[-4]
80002868:	e0 69 e1 c0 	mov	r9,57792
8000286c:	ea 19 00 e4 	orh	r9,0xe4
80002870:	12 38       	cp.w	r8,r9
80002872:	e0 88 00 1b 	brls	800028a8 <flashcdw_set_flash_waitstate_and_readmode+0x50>
80002876:	ee f8 ff fc 	ld.w	r8,r7[-4]
8000287a:	e0 69 c3 80 	mov	r9,50048
8000287e:	ea 19 01 c9 	orh	r9,0x1c9
80002882:	12 38       	cp.w	r8,r9
80002884:	e0 8b 00 0a 	brhi	80002898 <flashcdw_set_flash_waitstate_and_readmode+0x40>
80002888:	30 1c       	mov	r12,1
8000288a:	f0 1f 00 0d 	mcall	800028bc <flashcdw_set_flash_waitstate_and_readmode+0x64>
8000288e:	3f fb       	mov	r11,-1
80002890:	31 1c       	mov	r12,17
80002892:	f0 1f 00 0c 	mcall	800028c0 <flashcdw_set_flash_waitstate_and_readmode+0x68>
80002896:	c1 08       	rjmp	800028b6 <flashcdw_set_flash_waitstate_and_readmode+0x5e>
80002898:	30 1c       	mov	r12,1
8000289a:	f0 1f 00 09 	mcall	800028bc <flashcdw_set_flash_waitstate_and_readmode+0x64>
8000289e:	3f fb       	mov	r11,-1
800028a0:	31 0c       	mov	r12,16
800028a2:	f0 1f 00 08 	mcall	800028c0 <flashcdw_set_flash_waitstate_and_readmode+0x68>
800028a6:	c0 88       	rjmp	800028b6 <flashcdw_set_flash_waitstate_and_readmode+0x5e>
800028a8:	30 0c       	mov	r12,0
800028aa:	f0 1f 00 05 	mcall	800028bc <flashcdw_set_flash_waitstate_and_readmode+0x64>
800028ae:	3f fb       	mov	r11,-1
800028b0:	31 1c       	mov	r12,17
800028b2:	f0 1f 00 04 	mcall	800028c0 <flashcdw_set_flash_waitstate_and_readmode+0x68>
800028b6:	2f fd       	sub	sp,-4
800028b8:	e3 cd 80 80 	ldm	sp++,r7,pc
800028bc:	80 00       	ld.sh	r0,r0[0x0]
800028be:	28 10       	sub	r0,-127
800028c0:	80 00       	ld.sh	r0,r0[0x0]
800028c2:	29 10       	sub	r0,-111

800028c4 <flashcdw_is_ready>:
800028c4:	eb cd 40 80 	pushm	r7,lr
800028c8:	1a 97       	mov	r7,sp
800028ca:	fe 68 14 00 	mov	r8,-125952
800028ce:	70 28       	ld.w	r8,r8[0x8]
800028d0:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
800028d4:	5c 58       	castu.b	r8
800028d6:	10 9c       	mov	r12,r8
800028d8:	e3 cd 80 80 	ldm	sp++,r7,pc

800028dc <flashcdw_default_wait_until_ready>:
800028dc:	eb cd 40 80 	pushm	r7,lr
800028e0:	1a 97       	mov	r7,sp
800028e2:	f0 1f 00 05 	mcall	800028f4 <flashcdw_default_wait_until_ready+0x18>
800028e6:	18 98       	mov	r8,r12
800028e8:	ec 18 00 01 	eorl	r8,0x1
800028ec:	5c 58       	castu.b	r8
800028ee:	cf a1       	brne	800028e2 <flashcdw_default_wait_until_ready+0x6>
800028f0:	e3 cd 80 80 	ldm	sp++,r7,pc
800028f4:	80 00       	ld.sh	r0,r0[0x0]
800028f6:	28 c4       	sub	r4,-116

800028f8 <flashcdw_get_error_status>:
800028f8:	eb cd 40 80 	pushm	r7,lr
800028fc:	1a 97       	mov	r7,sp
800028fe:	fe 68 14 00 	mov	r8,-125952
80002902:	70 28       	ld.w	r8,r8[0x8]
80002904:	e2 18 00 0c 	andl	r8,0xc,COH
80002908:	10 9c       	mov	r12,r8
8000290a:	e3 cd 80 80 	ldm	sp++,r7,pc
8000290e:	d7 03       	nop

80002910 <flashcdw_issue_command>:
80002910:	eb cd 40 80 	pushm	r7,lr
80002914:	1a 97       	mov	r7,sp
80002916:	20 3d       	sub	sp,12
80002918:	ef 4c ff f8 	st.w	r7[-8],r12
8000291c:	ef 4b ff f4 	st.w	r7[-12],r11
80002920:	49 b8       	lddpc	r8,8000298c <flashcdw_issue_command+0x7c>
80002922:	70 08       	ld.w	r8,r8[0x0]
80002924:	5d 18       	icall	r8
80002926:	fe 68 14 00 	mov	r8,-125952
8000292a:	70 18       	ld.w	r8,r8[0x4]
8000292c:	ef 48 ff fc 	st.w	r7[-4],r8
80002930:	ee f8 ff f8 	ld.w	r8,r7[-8]
80002934:	5c 58       	castu.b	r8
80002936:	f1 d8 c0 06 	bfextu	r8,r8,0x0,0x6
8000293a:	f3 d8 c0 08 	bfextu	r9,r8,0x0,0x8
8000293e:	ee f8 ff fc 	ld.w	r8,r7[-4]
80002942:	f1 d9 d0 06 	bfins	r8,r9,0x0,0x6
80002946:	ef 48 ff fc 	st.w	r7[-4],r8
8000294a:	ee f8 ff f4 	ld.w	r8,r7[-12]
8000294e:	58 08       	cp.w	r8,0
80002950:	c0 b5       	brlt	80002966 <flashcdw_issue_command+0x56>
80002952:	ee f8 ff f4 	ld.w	r8,r7[-12]
80002956:	f3 d8 b0 10 	bfexts	r9,r8,0x0,0x10
8000295a:	ee f8 ff fc 	ld.w	r8,r7[-4]
8000295e:	f1 d9 d1 10 	bfins	r8,r9,0x8,0x10
80002962:	ef 48 ff fc 	st.w	r7[-4],r8
80002966:	3a 58       	mov	r8,-91
80002968:	ef 68 ff fc 	st.b	r7[-4],r8
8000296c:	fe 68 14 00 	mov	r8,-125952
80002970:	ee f9 ff fc 	ld.w	r9,r7[-4]
80002974:	91 19       	st.w	r8[0x4],r9
80002976:	f0 1f 00 07 	mcall	80002990 <flashcdw_issue_command+0x80>
8000297a:	18 99       	mov	r9,r12
8000297c:	48 68       	lddpc	r8,80002994 <flashcdw_issue_command+0x84>
8000297e:	91 09       	st.w	r8[0x0],r9
80002980:	48 38       	lddpc	r8,8000298c <flashcdw_issue_command+0x7c>
80002982:	70 08       	ld.w	r8,r8[0x0]
80002984:	5d 18       	icall	r8
80002986:	2f dd       	sub	sp,-12
80002988:	e3 cd 80 80 	ldm	sp++,r7,pc
8000298c:	00 00       	add	r0,r0
8000298e:	00 04       	add	r4,r0
80002990:	80 00       	ld.sh	r0,r0[0x0]
80002992:	28 f8       	sub	r8,-113
80002994:	00 00       	add	r0,r0
80002996:	05 10       	ld.sh	r0,r2++

80002998 <flashcdw_clear_page_buffer>:
80002998:	eb cd 40 80 	pushm	r7,lr
8000299c:	1a 97       	mov	r7,sp
8000299e:	3f fb       	mov	r11,-1
800029a0:	30 3c       	mov	r12,3
800029a2:	f0 1f 00 03 	mcall	800029ac <flashcdw_clear_page_buffer+0x14>
800029a6:	e3 cd 80 80 	ldm	sp++,r7,pc
800029aa:	00 00       	add	r0,r0
800029ac:	80 00       	ld.sh	r0,r0[0x0]
800029ae:	29 10       	sub	r0,-111

800029b0 <flashcdw_is_page_erased>:
800029b0:	eb cd 40 80 	pushm	r7,lr
800029b4:	1a 97       	mov	r7,sp
800029b6:	fe 68 14 00 	mov	r8,-125952
800029ba:	70 28       	ld.w	r8,r8[0x8]
800029bc:	e2 18 00 20 	andl	r8,0x20,COH
800029c0:	5f 18       	srne	r8
800029c2:	5c 58       	castu.b	r8
800029c4:	10 9c       	mov	r12,r8
800029c6:	e3 cd 80 80 	ldm	sp++,r7,pc
800029ca:	d7 03       	nop

800029cc <flashcdw_quick_page_read>:
800029cc:	eb cd 40 80 	pushm	r7,lr
800029d0:	1a 97       	mov	r7,sp
800029d2:	20 1d       	sub	sp,4
800029d4:	ef 4c ff fc 	st.w	r7[-4],r12
800029d8:	ee fb ff fc 	ld.w	r11,r7[-4]
800029dc:	30 cc       	mov	r12,12
800029de:	f0 1f 00 05 	mcall	800029f0 <flashcdw_quick_page_read+0x24>
800029e2:	f0 1f 00 05 	mcall	800029f4 <flashcdw_quick_page_read+0x28>
800029e6:	18 98       	mov	r8,r12
800029e8:	10 9c       	mov	r12,r8
800029ea:	2f fd       	sub	sp,-4
800029ec:	e3 cd 80 80 	ldm	sp++,r7,pc
800029f0:	80 00       	ld.sh	r0,r0[0x0]
800029f2:	29 10       	sub	r0,-111
800029f4:	80 00       	ld.sh	r0,r0[0x0]
800029f6:	29 b0       	sub	r0,-101

800029f8 <flashcdw_erase_page>:
800029f8:	eb cd 40 80 	pushm	r7,lr
800029fc:	1a 97       	mov	r7,sp
800029fe:	20 4d       	sub	sp,16
80002a00:	ef 4c ff f4 	st.w	r7[-12],r12
80002a04:	16 98       	mov	r8,r11
80002a06:	ef 68 ff f0 	st.b	r7[-16],r8
80002a0a:	30 18       	mov	r8,1
80002a0c:	ef 68 ff fb 	st.b	r7[-5],r8
80002a10:	ee fb ff f4 	ld.w	r11,r7[-12]
80002a14:	30 2c       	mov	r12,2
80002a16:	f0 1f 00 10 	mcall	80002a54 <flashcdw_erase_page+0x5c>
80002a1a:	ef 39 ff f0 	ld.ub	r9,r7[-16]
80002a1e:	30 08       	mov	r8,0
80002a20:	f0 09 18 00 	cp.b	r9,r8
80002a24:	c1 20       	breq	80002a48 <flashcdw_erase_page+0x50>
80002a26:	48 d8       	lddpc	r8,80002a58 <flashcdw_erase_page+0x60>
80002a28:	70 08       	ld.w	r8,r8[0x0]
80002a2a:	ef 48 ff fc 	st.w	r7[-4],r8
80002a2e:	3f fc       	mov	r12,-1
80002a30:	f0 1f 00 0b 	mcall	80002a5c <flashcdw_erase_page+0x64>
80002a34:	18 98       	mov	r8,r12
80002a36:	ef 68 ff fb 	st.b	r7[-5],r8
80002a3a:	48 88       	lddpc	r8,80002a58 <flashcdw_erase_page+0x60>
80002a3c:	70 09       	ld.w	r9,r8[0x0]
80002a3e:	ee f8 ff fc 	ld.w	r8,r7[-4]
80002a42:	10 49       	or	r9,r8
80002a44:	48 58       	lddpc	r8,80002a58 <flashcdw_erase_page+0x60>
80002a46:	91 09       	st.w	r8[0x0],r9
80002a48:	ef 38 ff fb 	ld.ub	r8,r7[-5]
80002a4c:	10 9c       	mov	r12,r8
80002a4e:	2f cd       	sub	sp,-16
80002a50:	e3 cd 80 80 	ldm	sp++,r7,pc
80002a54:	80 00       	ld.sh	r0,r0[0x0]
80002a56:	29 10       	sub	r0,-111
80002a58:	00 00       	add	r0,r0
80002a5a:	05 10       	ld.sh	r0,r2++
80002a5c:	80 00       	ld.sh	r0,r0[0x0]
80002a5e:	29 cc       	sub	r12,-100

80002a60 <flashcdw_write_page>:
80002a60:	eb cd 40 80 	pushm	r7,lr
80002a64:	1a 97       	mov	r7,sp
80002a66:	20 1d       	sub	sp,4
80002a68:	ef 4c ff fc 	st.w	r7[-4],r12
80002a6c:	ee fb ff fc 	ld.w	r11,r7[-4]
80002a70:	30 1c       	mov	r12,1
80002a72:	f0 1f 00 03 	mcall	80002a7c <flashcdw_write_page+0x1c>
80002a76:	2f fd       	sub	sp,-4
80002a78:	e3 cd 80 80 	ldm	sp++,r7,pc
80002a7c:	80 00       	ld.sh	r0,r0[0x0]
80002a7e:	29 10       	sub	r0,-111

80002a80 <flashcdw_quick_user_page_read>:
80002a80:	eb cd 40 80 	pushm	r7,lr
80002a84:	1a 97       	mov	r7,sp
80002a86:	3f fb       	mov	r11,-1
80002a88:	30 fc       	mov	r12,15
80002a8a:	f0 1f 00 05 	mcall	80002a9c <flashcdw_quick_user_page_read+0x1c>
80002a8e:	f0 1f 00 05 	mcall	80002aa0 <flashcdw_quick_user_page_read+0x20>
80002a92:	18 98       	mov	r8,r12
80002a94:	10 9c       	mov	r12,r8
80002a96:	e3 cd 80 80 	ldm	sp++,r7,pc
80002a9a:	00 00       	add	r0,r0
80002a9c:	80 00       	ld.sh	r0,r0[0x0]
80002a9e:	29 10       	sub	r0,-111
80002aa0:	80 00       	ld.sh	r0,r0[0x0]
80002aa2:	29 b0       	sub	r0,-101

80002aa4 <flashcdw_erase_user_page>:
80002aa4:	eb cd 40 80 	pushm	r7,lr
80002aa8:	1a 97       	mov	r7,sp
80002aaa:	20 1d       	sub	sp,4
80002aac:	18 98       	mov	r8,r12
80002aae:	ef 68 ff fc 	st.b	r7[-4],r8
80002ab2:	3f fb       	mov	r11,-1
80002ab4:	30 ec       	mov	r12,14
80002ab6:	f0 1f 00 09 	mcall	80002ad8 <flashcdw_erase_user_page+0x34>
80002aba:	ef 39 ff fc 	ld.ub	r9,r7[-4]
80002abe:	30 08       	mov	r8,0
80002ac0:	f0 09 18 00 	cp.b	r9,r8
80002ac4:	c0 50       	breq	80002ace <flashcdw_erase_user_page+0x2a>
80002ac6:	f0 1f 00 06 	mcall	80002adc <flashcdw_erase_user_page+0x38>
80002aca:	18 98       	mov	r8,r12
80002acc:	c0 28       	rjmp	80002ad0 <flashcdw_erase_user_page+0x2c>
80002ace:	30 18       	mov	r8,1
80002ad0:	10 9c       	mov	r12,r8
80002ad2:	2f fd       	sub	sp,-4
80002ad4:	e3 cd 80 80 	ldm	sp++,r7,pc
80002ad8:	80 00       	ld.sh	r0,r0[0x0]
80002ada:	29 10       	sub	r0,-111
80002adc:	80 00       	ld.sh	r0,r0[0x0]
80002ade:	2a 80       	sub	r0,-88

80002ae0 <flashcdw_write_user_page>:
80002ae0:	eb cd 40 80 	pushm	r7,lr
80002ae4:	1a 97       	mov	r7,sp
80002ae6:	3f fb       	mov	r11,-1
80002ae8:	30 dc       	mov	r12,13
80002aea:	f0 1f 00 03 	mcall	80002af4 <flashcdw_write_user_page+0x14>
80002aee:	e3 cd 80 80 	ldm	sp++,r7,pc
80002af2:	00 00       	add	r0,r0
80002af4:	80 00       	ld.sh	r0,r0[0x0]
80002af6:	29 10       	sub	r0,-111

80002af8 <flashcdw_memcpy>:
80002af8:	eb cd 40 80 	pushm	r7,lr
80002afc:	1a 97       	mov	r7,sp
80002afe:	20 bd       	sub	sp,44
80002b00:	ef 4c ff e0 	st.w	r7[-32],r12
80002b04:	ef 4b ff dc 	st.w	r7[-36],r11
80002b08:	ef 4a ff d8 	st.w	r7[-40],r10
80002b0c:	12 98       	mov	r8,r9
80002b0e:	ef 68 ff d4 	st.b	r7[-44],r8
80002b12:	30 08       	mov	r8,0
80002b14:	ef 48 ff f0 	st.w	r7[-16],r8
80002b18:	ee f8 ff e0 	ld.w	r8,r7[-32]
80002b1c:	ef 48 ff f8 	st.w	r7[-8],r8
80002b20:	ee f8 ff dc 	ld.w	r8,r7[-36]
80002b24:	ef 48 ff fc 	st.w	r7[-4],r8
80002b28:	ee f8 ff e0 	ld.w	r8,r7[-32]
80002b2c:	e0 69 ff ff 	mov	r9,65535
80002b30:	ea 19 80 7f 	orh	r9,0x807f
80002b34:	12 38       	cp.w	r8,r9
80002b36:	5f b8       	srhi	r8
80002b38:	ef 68 ff ef 	st.b	r7[-17],r8
80002b3c:	ee f9 ff f8 	ld.w	r9,r7[-8]
80002b40:	ee f8 ff f8 	ld.w	r8,r7[-8]
80002b44:	f1 d8 c0 08 	bfextu	r8,r8,0x0,0x8
80002b48:	f2 08 01 08 	sub	r8,r9,r8
80002b4c:	ef 48 ff f4 	st.w	r7[-12],r8
80002b50:	c9 18       	rjmp	80002c72 <flashcdw_memcpy+0x17a>
80002b52:	f0 1f 00 50 	mcall	80002c90 <flashcdw_memcpy+0x198>
80002b56:	4d 08       	lddpc	r8,80002c94 <flashcdw_memcpy+0x19c>
80002b58:	70 08       	ld.w	r8,r8[0x0]
80002b5a:	ee f9 ff f0 	ld.w	r9,r7[-16]
80002b5e:	f3 e8 10 08 	or	r8,r9,r8
80002b62:	ef 48 ff f0 	st.w	r7[-16],r8
80002b66:	30 08       	mov	r8,0
80002b68:	ef 58 ff ec 	st.h	r7[-20],r8
80002b6c:	c4 b8       	rjmp	80002c02 <flashcdw_memcpy+0x10a>
80002b6e:	ee f8 ff f4 	ld.w	r8,r7[-12]
80002b72:	f0 e8 00 00 	ld.d	r8,r8[0]
80002b76:	ee e9 ff e4 	st.d	r7[-28],r8
80002b7a:	30 08       	mov	r8,0
80002b7c:	ef 68 ff ee 	st.b	r7[-18],r8
80002b80:	c2 d8       	rjmp	80002bda <flashcdw_memcpy+0xe2>
80002b82:	ee f8 ff d8 	ld.w	r8,r7[-40]
80002b86:	58 08       	cp.w	r8,0
80002b88:	c1 f0       	breq	80002bc6 <flashcdw_memcpy+0xce>
80002b8a:	ee f9 ff f4 	ld.w	r9,r7[-12]
80002b8e:	ee f8 ff f8 	ld.w	r8,r7[-8]
80002b92:	10 39       	cp.w	r9,r8
80002b94:	c1 91       	brne	80002bc6 <flashcdw_memcpy+0xce>
80002b96:	ef 39 ff ee 	ld.ub	r9,r7[-18]
80002b9a:	ee f8 ff fc 	ld.w	r8,r7[-4]
80002b9e:	11 88       	ld.ub	r8,r8[0x0]
80002ba0:	ee 09 00 09 	add	r9,r7,r9
80002ba4:	f3 68 ff e4 	st.b	r9[-28],r8
80002ba8:	ee f8 ff fc 	ld.w	r8,r7[-4]
80002bac:	2f f8       	sub	r8,-1
80002bae:	ef 48 ff fc 	st.w	r7[-4],r8
80002bb2:	ee f8 ff f8 	ld.w	r8,r7[-8]
80002bb6:	2f f8       	sub	r8,-1
80002bb8:	ef 48 ff f8 	st.w	r7[-8],r8
80002bbc:	ee f8 ff d8 	ld.w	r8,r7[-40]
80002bc0:	20 18       	sub	r8,1
80002bc2:	ef 48 ff d8 	st.w	r7[-40],r8
80002bc6:	ee f8 ff f4 	ld.w	r8,r7[-12]
80002bca:	2f f8       	sub	r8,-1
80002bcc:	ef 48 ff f4 	st.w	r7[-12],r8
80002bd0:	ef 38 ff ee 	ld.ub	r8,r7[-18]
80002bd4:	2f f8       	sub	r8,-1
80002bd6:	ef 68 ff ee 	st.b	r7[-18],r8
80002bda:	ef 39 ff ee 	ld.ub	r9,r7[-18]
80002bde:	30 78       	mov	r8,7
80002be0:	f0 09 18 00 	cp.b	r9,r8
80002be4:	fe 98 ff cf 	brls	80002b82 <flashcdw_memcpy+0x8a>
80002be8:	ee f8 ff f4 	ld.w	r8,r7[-12]
80002bec:	20 88       	sub	r8,8
80002bee:	10 9a       	mov	r10,r8
80002bf0:	ee e8 ff e4 	ld.d	r8,r7[-28]
80002bf4:	f4 e9 00 00 	st.d	r10[0],r8
80002bf8:	ef 08 ff ec 	ld.sh	r8,r7[-20]
80002bfc:	2f 88       	sub	r8,-8
80002bfe:	ef 58 ff ec 	st.h	r7[-20],r8
80002c02:	ef 09 ff ec 	ld.sh	r9,r7[-20]
80002c06:	e0 68 00 ff 	mov	r8,255
80002c0a:	f0 09 19 00 	cp.h	r9,r8
80002c0e:	fe 98 ff b0 	brls	80002b6e <flashcdw_memcpy+0x76>
80002c12:	ef 39 ff d4 	ld.ub	r9,r7[-44]
80002c16:	30 08       	mov	r8,0
80002c18:	f0 09 18 00 	cp.b	r9,r8
80002c1c:	c1 70       	breq	80002c4a <flashcdw_memcpy+0x152>
80002c1e:	ef 39 ff ef 	ld.ub	r9,r7[-17]
80002c22:	30 08       	mov	r8,0
80002c24:	f0 09 18 00 	cp.b	r9,r8
80002c28:	c0 50       	breq	80002c32 <flashcdw_memcpy+0x13a>
80002c2a:	30 0c       	mov	r12,0
80002c2c:	f0 1f 00 1b 	mcall	80002c98 <flashcdw_memcpy+0x1a0>
80002c30:	c0 58       	rjmp	80002c3a <flashcdw_memcpy+0x142>
80002c32:	30 0b       	mov	r11,0
80002c34:	3f fc       	mov	r12,-1
80002c36:	f0 1f 00 1a 	mcall	80002c9c <flashcdw_memcpy+0x1a4>
80002c3a:	49 78       	lddpc	r8,80002c94 <flashcdw_memcpy+0x19c>
80002c3c:	70 08       	ld.w	r8,r8[0x0]
80002c3e:	ee f9 ff f0 	ld.w	r9,r7[-16]
80002c42:	f3 e8 10 08 	or	r8,r9,r8
80002c46:	ef 48 ff f0 	st.w	r7[-16],r8
80002c4a:	ef 39 ff ef 	ld.ub	r9,r7[-17]
80002c4e:	30 08       	mov	r8,0
80002c50:	f0 09 18 00 	cp.b	r9,r8
80002c54:	c0 40       	breq	80002c5c <flashcdw_memcpy+0x164>
80002c56:	f0 1f 00 13 	mcall	80002ca0 <flashcdw_memcpy+0x1a8>
80002c5a:	c0 48       	rjmp	80002c62 <flashcdw_memcpy+0x16a>
80002c5c:	3f fc       	mov	r12,-1
80002c5e:	f0 1f 00 12 	mcall	80002ca4 <flashcdw_memcpy+0x1ac>
80002c62:	48 d8       	lddpc	r8,80002c94 <flashcdw_memcpy+0x19c>
80002c64:	70 08       	ld.w	r8,r8[0x0]
80002c66:	ee f9 ff f0 	ld.w	r9,r7[-16]
80002c6a:	f3 e8 10 08 	or	r8,r9,r8
80002c6e:	ef 48 ff f0 	st.w	r7[-16],r8
80002c72:	ee f8 ff d8 	ld.w	r8,r7[-40]
80002c76:	58 08       	cp.w	r8,0
80002c78:	fe 91 ff 6d 	brne	80002b52 <flashcdw_memcpy+0x5a>
80002c7c:	48 68       	lddpc	r8,80002c94 <flashcdw_memcpy+0x19c>
80002c7e:	ee f9 ff f0 	ld.w	r9,r7[-16]
80002c82:	91 09       	st.w	r8[0x0],r9
80002c84:	ee f8 ff e0 	ld.w	r8,r7[-32]
80002c88:	10 9c       	mov	r12,r8
80002c8a:	2f 5d       	sub	sp,-44
80002c8c:	e3 cd 80 80 	ldm	sp++,r7,pc
80002c90:	80 00       	ld.sh	r0,r0[0x0]
80002c92:	29 98       	sub	r8,-103
80002c94:	00 00       	add	r0,r0
80002c96:	05 10       	ld.sh	r0,r2++
80002c98:	80 00       	ld.sh	r0,r0[0x0]
80002c9a:	2a a4       	sub	r4,-86
80002c9c:	80 00       	ld.sh	r0,r0[0x0]
80002c9e:	29 f8       	sub	r8,-97
80002ca0:	80 00       	ld.sh	r0,r0[0x0]
80002ca2:	2a e0       	sub	r0,-82
80002ca4:	80 00       	ld.sh	r0,r0[0x0]
80002ca6:	2a 60       	sub	r0,-90

80002ca8 <gpio_enable_module>:
80002ca8:	eb cd 40 80 	pushm	r7,lr
80002cac:	1a 97       	mov	r7,sp
80002cae:	20 4d       	sub	sp,16
80002cb0:	ef 4c ff f4 	st.w	r7[-12],r12
80002cb4:	ef 4b ff f0 	st.w	r7[-16],r11
80002cb8:	30 08       	mov	r8,0
80002cba:	ef 48 ff f8 	st.w	r7[-8],r8
80002cbe:	30 08       	mov	r8,0
80002cc0:	ef 48 ff fc 	st.w	r7[-4],r8
80002cc4:	c1 c8       	rjmp	80002cfc <gpio_enable_module+0x54>
80002cc6:	ee f8 ff f4 	ld.w	r8,r7[-12]
80002cca:	70 19       	ld.w	r9,r8[0x4]
80002ccc:	ee f8 ff f4 	ld.w	r8,r7[-12]
80002cd0:	70 08       	ld.w	r8,r8[0x0]
80002cd2:	12 9b       	mov	r11,r9
80002cd4:	10 9c       	mov	r12,r8
80002cd6:	f0 1f 00 10 	mcall	80002d14 <gpio_enable_module+0x6c>
80002cda:	18 98       	mov	r8,r12
80002cdc:	ee f9 ff f8 	ld.w	r9,r7[-8]
80002ce0:	f3 e8 10 08 	or	r8,r9,r8
80002ce4:	ef 48 ff f8 	st.w	r7[-8],r8
80002ce8:	ee f8 ff f4 	ld.w	r8,r7[-12]
80002cec:	2f 88       	sub	r8,-8
80002cee:	ef 48 ff f4 	st.w	r7[-12],r8
80002cf2:	ee f8 ff fc 	ld.w	r8,r7[-4]
80002cf6:	2f f8       	sub	r8,-1
80002cf8:	ef 48 ff fc 	st.w	r7[-4],r8
80002cfc:	ee f9 ff fc 	ld.w	r9,r7[-4]
80002d00:	ee f8 ff f0 	ld.w	r8,r7[-16]
80002d04:	10 39       	cp.w	r9,r8
80002d06:	ce 03       	brcs	80002cc6 <gpio_enable_module+0x1e>
80002d08:	ee f8 ff f8 	ld.w	r8,r7[-8]
80002d0c:	10 9c       	mov	r12,r8
80002d0e:	2f cd       	sub	sp,-16
80002d10:	e3 cd 80 80 	ldm	sp++,r7,pc
80002d14:	80 00       	ld.sh	r0,r0[0x0]
80002d16:	2d 18       	sub	r8,-47

80002d18 <gpio_enable_module_pin>:
80002d18:	eb cd 40 80 	pushm	r7,lr
80002d1c:	1a 97       	mov	r7,sp
80002d1e:	20 3d       	sub	sp,12
80002d20:	ef 4c ff f8 	st.w	r7[-8],r12
80002d24:	ef 4b ff f4 	st.w	r7[-12],r11
80002d28:	ee f8 ff f8 	ld.w	r8,r7[-8]
80002d2c:	a5 98       	lsr	r8,0x5
80002d2e:	a9 78       	lsl	r8,0x9
80002d30:	e0 28 d8 00 	sub	r8,55296
80002d34:	ef 48 ff fc 	st.w	r7[-4],r8
80002d38:	ee f8 ff f4 	ld.w	r8,r7[-12]
80002d3c:	58 78       	cp.w	r8,7
80002d3e:	e0 8b 01 16 	brhi	80002f6a <gpio_enable_module_pin+0x252>
80002d42:	fe f9 02 4e 	ld.w	r9,pc[590]
80002d46:	f2 08 03 2f 	ld.w	pc,r9[r8<<0x2]
80002d4a:	ee f8 ff f8 	ld.w	r8,r7[-8]
80002d4e:	f1 d8 c0 05 	bfextu	r8,r8,0x0,0x5
80002d52:	30 19       	mov	r9,1
80002d54:	f2 08 09 48 	lsl	r8,r9,r8
80002d58:	10 99       	mov	r9,r8
80002d5a:	ee f8 ff fc 	ld.w	r8,r7[-4]
80002d5e:	91 69       	st.w	r8[0x18],r9
80002d60:	ee f8 ff f8 	ld.w	r8,r7[-8]
80002d64:	f1 d8 c0 05 	bfextu	r8,r8,0x0,0x5
80002d68:	30 19       	mov	r9,1
80002d6a:	f2 08 09 48 	lsl	r8,r9,r8
80002d6e:	10 99       	mov	r9,r8
80002d70:	ee f8 ff fc 	ld.w	r8,r7[-4]
80002d74:	91 a9       	st.w	r8[0x28],r9
80002d76:	ee f8 ff f8 	ld.w	r8,r7[-8]
80002d7a:	f1 d8 c0 05 	bfextu	r8,r8,0x0,0x5
80002d7e:	30 19       	mov	r9,1
80002d80:	f2 08 09 48 	lsl	r8,r9,r8
80002d84:	10 99       	mov	r9,r8
80002d86:	ee f8 ff fc 	ld.w	r8,r7[-4]
80002d8a:	91 e9       	st.w	r8[0x38],r9
80002d8c:	cf 18       	rjmp	80002f6e <gpio_enable_module_pin+0x256>
80002d8e:	ee f8 ff f8 	ld.w	r8,r7[-8]
80002d92:	f1 d8 c0 05 	bfextu	r8,r8,0x0,0x5
80002d96:	30 19       	mov	r9,1
80002d98:	f2 08 09 48 	lsl	r8,r9,r8
80002d9c:	10 99       	mov	r9,r8
80002d9e:	ee f8 ff fc 	ld.w	r8,r7[-4]
80002da2:	91 59       	st.w	r8[0x14],r9
80002da4:	ee f8 ff f8 	ld.w	r8,r7[-8]
80002da8:	f1 d8 c0 05 	bfextu	r8,r8,0x0,0x5
80002dac:	30 19       	mov	r9,1
80002dae:	f2 08 09 48 	lsl	r8,r9,r8
80002db2:	10 99       	mov	r9,r8
80002db4:	ee f8 ff fc 	ld.w	r8,r7[-4]
80002db8:	91 a9       	st.w	r8[0x28],r9
80002dba:	ee f8 ff f8 	ld.w	r8,r7[-8]
80002dbe:	f1 d8 c0 05 	bfextu	r8,r8,0x0,0x5
80002dc2:	30 19       	mov	r9,1
80002dc4:	f2 08 09 48 	lsl	r8,r9,r8
80002dc8:	10 99       	mov	r9,r8
80002dca:	ee f8 ff fc 	ld.w	r8,r7[-4]
80002dce:	91 e9       	st.w	r8[0x38],r9
80002dd0:	cc f8       	rjmp	80002f6e <gpio_enable_module_pin+0x256>
80002dd2:	ee f8 ff f8 	ld.w	r8,r7[-8]
80002dd6:	f1 d8 c0 05 	bfextu	r8,r8,0x0,0x5
80002dda:	30 19       	mov	r9,1
80002ddc:	f2 08 09 48 	lsl	r8,r9,r8
80002de0:	10 99       	mov	r9,r8
80002de2:	ee f8 ff fc 	ld.w	r8,r7[-4]
80002de6:	91 69       	st.w	r8[0x18],r9
80002de8:	ee f8 ff f8 	ld.w	r8,r7[-8]
80002dec:	f1 d8 c0 05 	bfextu	r8,r8,0x0,0x5
80002df0:	30 19       	mov	r9,1
80002df2:	f2 08 09 48 	lsl	r8,r9,r8
80002df6:	10 99       	mov	r9,r8
80002df8:	ee f8 ff fc 	ld.w	r8,r7[-4]
80002dfc:	91 99       	st.w	r8[0x24],r9
80002dfe:	ee f8 ff f8 	ld.w	r8,r7[-8]
80002e02:	f1 d8 c0 05 	bfextu	r8,r8,0x0,0x5
80002e06:	30 19       	mov	r9,1
80002e08:	f2 08 09 48 	lsl	r8,r9,r8
80002e0c:	10 99       	mov	r9,r8
80002e0e:	ee f8 ff fc 	ld.w	r8,r7[-4]
80002e12:	91 e9       	st.w	r8[0x38],r9
80002e14:	ca d8       	rjmp	80002f6e <gpio_enable_module_pin+0x256>
80002e16:	ee f8 ff f8 	ld.w	r8,r7[-8]
80002e1a:	f1 d8 c0 05 	bfextu	r8,r8,0x0,0x5
80002e1e:	30 19       	mov	r9,1
80002e20:	f2 08 09 48 	lsl	r8,r9,r8
80002e24:	10 99       	mov	r9,r8
80002e26:	ee f8 ff fc 	ld.w	r8,r7[-4]
80002e2a:	91 59       	st.w	r8[0x14],r9
80002e2c:	ee f8 ff f8 	ld.w	r8,r7[-8]
80002e30:	f1 d8 c0 05 	bfextu	r8,r8,0x0,0x5
80002e34:	30 19       	mov	r9,1
80002e36:	f2 08 09 48 	lsl	r8,r9,r8
80002e3a:	10 99       	mov	r9,r8
80002e3c:	ee f8 ff fc 	ld.w	r8,r7[-4]
80002e40:	91 99       	st.w	r8[0x24],r9
80002e42:	ee f8 ff f8 	ld.w	r8,r7[-8]
80002e46:	f1 d8 c0 05 	bfextu	r8,r8,0x0,0x5
80002e4a:	30 19       	mov	r9,1
80002e4c:	f2 08 09 48 	lsl	r8,r9,r8
80002e50:	10 99       	mov	r9,r8
80002e52:	ee f8 ff fc 	ld.w	r8,r7[-4]
80002e56:	91 e9       	st.w	r8[0x38],r9
80002e58:	c8 b8       	rjmp	80002f6e <gpio_enable_module_pin+0x256>
80002e5a:	ee f8 ff f8 	ld.w	r8,r7[-8]
80002e5e:	f1 d8 c0 05 	bfextu	r8,r8,0x0,0x5
80002e62:	30 19       	mov	r9,1
80002e64:	f2 08 09 48 	lsl	r8,r9,r8
80002e68:	10 99       	mov	r9,r8
80002e6a:	ee f8 ff fc 	ld.w	r8,r7[-4]
80002e6e:	91 69       	st.w	r8[0x18],r9
80002e70:	ee f8 ff f8 	ld.w	r8,r7[-8]
80002e74:	f1 d8 c0 05 	bfextu	r8,r8,0x0,0x5
80002e78:	30 19       	mov	r9,1
80002e7a:	f2 08 09 48 	lsl	r8,r9,r8
80002e7e:	10 99       	mov	r9,r8
80002e80:	ee f8 ff fc 	ld.w	r8,r7[-4]
80002e84:	91 a9       	st.w	r8[0x28],r9
80002e86:	ee f8 ff f8 	ld.w	r8,r7[-8]
80002e8a:	f1 d8 c0 05 	bfextu	r8,r8,0x0,0x5
80002e8e:	30 19       	mov	r9,1
80002e90:	f2 08 09 48 	lsl	r8,r9,r8
80002e94:	10 99       	mov	r9,r8
80002e96:	ee f8 ff fc 	ld.w	r8,r7[-4]
80002e9a:	91 d9       	st.w	r8[0x34],r9
80002e9c:	c6 98       	rjmp	80002f6e <gpio_enable_module_pin+0x256>
80002e9e:	ee f8 ff f8 	ld.w	r8,r7[-8]
80002ea2:	f1 d8 c0 05 	bfextu	r8,r8,0x0,0x5
80002ea6:	30 19       	mov	r9,1
80002ea8:	f2 08 09 48 	lsl	r8,r9,r8
80002eac:	10 99       	mov	r9,r8
80002eae:	ee f8 ff fc 	ld.w	r8,r7[-4]
80002eb2:	91 59       	st.w	r8[0x14],r9
80002eb4:	ee f8 ff f8 	ld.w	r8,r7[-8]
80002eb8:	f1 d8 c0 05 	bfextu	r8,r8,0x0,0x5
80002ebc:	30 19       	mov	r9,1
80002ebe:	f2 08 09 48 	lsl	r8,r9,r8
80002ec2:	10 99       	mov	r9,r8
80002ec4:	ee f8 ff fc 	ld.w	r8,r7[-4]
80002ec8:	91 a9       	st.w	r8[0x28],r9
80002eca:	ee f8 ff f8 	ld.w	r8,r7[-8]
80002ece:	f1 d8 c0 05 	bfextu	r8,r8,0x0,0x5
80002ed2:	30 19       	mov	r9,1
80002ed4:	f2 08 09 48 	lsl	r8,r9,r8
80002ed8:	10 99       	mov	r9,r8
80002eda:	ee f8 ff fc 	ld.w	r8,r7[-4]
80002ede:	91 d9       	st.w	r8[0x34],r9
80002ee0:	c4 78       	rjmp	80002f6e <gpio_enable_module_pin+0x256>
80002ee2:	ee f8 ff f8 	ld.w	r8,r7[-8]
80002ee6:	f1 d8 c0 05 	bfextu	r8,r8,0x0,0x5
80002eea:	30 19       	mov	r9,1
80002eec:	f2 08 09 48 	lsl	r8,r9,r8
80002ef0:	10 99       	mov	r9,r8
80002ef2:	ee f8 ff fc 	ld.w	r8,r7[-4]
80002ef6:	91 69       	st.w	r8[0x18],r9
80002ef8:	ee f8 ff f8 	ld.w	r8,r7[-8]
80002efc:	f1 d8 c0 05 	bfextu	r8,r8,0x0,0x5
80002f00:	30 19       	mov	r9,1
80002f02:	f2 08 09 48 	lsl	r8,r9,r8
80002f06:	10 99       	mov	r9,r8
80002f08:	ee f8 ff fc 	ld.w	r8,r7[-4]
80002f0c:	91 99       	st.w	r8[0x24],r9
80002f0e:	ee f8 ff f8 	ld.w	r8,r7[-8]
80002f12:	f1 d8 c0 05 	bfextu	r8,r8,0x0,0x5
80002f16:	30 19       	mov	r9,1
80002f18:	f2 08 09 48 	lsl	r8,r9,r8
80002f1c:	10 99       	mov	r9,r8
80002f1e:	ee f8 ff fc 	ld.w	r8,r7[-4]
80002f22:	91 d9       	st.w	r8[0x34],r9
80002f24:	c2 58       	rjmp	80002f6e <gpio_enable_module_pin+0x256>
80002f26:	ee f8 ff f8 	ld.w	r8,r7[-8]
80002f2a:	f1 d8 c0 05 	bfextu	r8,r8,0x0,0x5
80002f2e:	30 19       	mov	r9,1
80002f30:	f2 08 09 48 	lsl	r8,r9,r8
80002f34:	10 99       	mov	r9,r8
80002f36:	ee f8 ff fc 	ld.w	r8,r7[-4]
80002f3a:	91 59       	st.w	r8[0x14],r9
80002f3c:	ee f8 ff f8 	ld.w	r8,r7[-8]
80002f40:	f1 d8 c0 05 	bfextu	r8,r8,0x0,0x5
80002f44:	30 19       	mov	r9,1
80002f46:	f2 08 09 48 	lsl	r8,r9,r8
80002f4a:	10 99       	mov	r9,r8
80002f4c:	ee f8 ff fc 	ld.w	r8,r7[-4]
80002f50:	91 99       	st.w	r8[0x24],r9
80002f52:	ee f8 ff f8 	ld.w	r8,r7[-8]
80002f56:	f1 d8 c0 05 	bfextu	r8,r8,0x0,0x5
80002f5a:	30 19       	mov	r9,1
80002f5c:	f2 08 09 48 	lsl	r8,r9,r8
80002f60:	10 99       	mov	r9,r8
80002f62:	ee f8 ff fc 	ld.w	r8,r7[-4]
80002f66:	91 d9       	st.w	r8[0x34],r9
80002f68:	c0 38       	rjmp	80002f6e <gpio_enable_module_pin+0x256>
80002f6a:	30 18       	mov	r8,1
80002f6c:	c0 d8       	rjmp	80002f86 <gpio_enable_module_pin+0x26e>
80002f6e:	ee f8 ff f8 	ld.w	r8,r7[-8]
80002f72:	f1 d8 c0 05 	bfextu	r8,r8,0x0,0x5
80002f76:	30 19       	mov	r9,1
80002f78:	f2 08 09 48 	lsl	r8,r9,r8
80002f7c:	10 99       	mov	r9,r8
80002f7e:	ee f8 ff fc 	ld.w	r8,r7[-4]
80002f82:	91 29       	st.w	r8[0x8],r9
80002f84:	30 08       	mov	r8,0
80002f86:	10 9c       	mov	r12,r8
80002f88:	2f dd       	sub	sp,-12
80002f8a:	e3 cd 80 80 	ldm	sp++,r7,pc
80002f8e:	00 00       	add	r0,r0
80002f90:	80 00       	ld.sh	r0,r0[0x0]
80002f92:	ce 00       	breq	80002f52 <gpio_enable_module_pin+0x23a>

80002f94 <pdca_get_handler>:
{
	/* get the correct channel pointer */
	volatile avr32_pdca_channel_t *pdca_channel
		= &AVR32_PDCA.channel[pdca_ch_number];

	if (pdca_ch_number >= AVR32_PDCA_CHANNEL_LENGTH) {
80002f94:	30 68       	mov	r8,6
80002f96:	f0 0c 18 00 	cp.b	r12,r8
80002f9a:	e0 88 00 03 	brls	80002fa0 <pdca_get_handler+0xc>
80002f9e:	5e fe       	retal	-1

volatile avr32_pdca_channel_t *pdca_get_handler(uint8_t pdca_ch_number)
{
	/* get the correct channel pointer */
	volatile avr32_pdca_channel_t *pdca_channel
		= &AVR32_PDCA.channel[pdca_ch_number];
80002fa0:	a7 6c       	lsl	r12,0x6
80002fa2:	e0 3c 00 00 	sub	r12,65536
	if (pdca_ch_number >= AVR32_PDCA_CHANNEL_LENGTH) {
		return (volatile avr32_pdca_channel_t *)PDCA_INVALID_ARGUMENT;
	}

	return pdca_channel;
}
80002fa6:	5e fc       	retal	r12

80002fa8 <pdca_disable>:

	return (pdca_channel->sr & AVR32_PDCA_TEN_MASK) != 0;
}

void pdca_disable(uint8_t pdca_ch_number)
{
80002fa8:	d4 01       	pushm	lr
	/* get the correct channel pointer */
	volatile avr32_pdca_channel_t *pdca_channel = pdca_get_handler(
80002faa:	f0 1f 00 03 	mcall	80002fb4 <pdca_disable+0xc>
			pdca_ch_number);

	/* Disable transfer */
	pdca_channel->cr = AVR32_PDCA_TDIS_MASK;
80002fae:	30 28       	mov	r8,2
80002fb0:	99 58       	st.w	r12[0x14],r8
}
80002fb2:	d8 02       	popm	pc
80002fb4:	80 00       	ld.sh	r0,r0[0x0]
80002fb6:	2f 94       	sub	r4,-7

80002fb8 <pdca_enable>:

void pdca_enable(uint8_t pdca_ch_number)
{
80002fb8:	d4 01       	pushm	lr
	/* get the correct channel pointer */
	volatile avr32_pdca_channel_t *pdca_channel = pdca_get_handler(
80002fba:	f0 1f 00 03 	mcall	80002fc4 <pdca_enable+0xc>
			pdca_ch_number);

	/* Enable transfer */
	pdca_channel->cr = AVR32_PDCA_TEN_MASK;
80002fbe:	30 18       	mov	r8,1
80002fc0:	99 58       	st.w	r12[0x14],r8
}
80002fc2:	d8 02       	popm	pc
80002fc4:	80 00       	ld.sh	r0,r0[0x0]
80002fc6:	2f 94       	sub	r4,-7

80002fc8 <pdca_enable_interrupt_transfer_complete>:

	cpu_irq_restore(flags);
}

void pdca_enable_interrupt_transfer_complete(uint8_t pdca_ch_number)
{
80002fc8:	d4 01       	pushm	lr
	/* get the correct channel pointer */
	volatile avr32_pdca_channel_t *pdca_channel = pdca_get_handler(
80002fca:	f0 1f 00 03 	mcall	80002fd4 <pdca_enable_interrupt_transfer_complete+0xc>
			pdca_ch_number);

	pdca_channel->ier = AVR32_PDCA_TRC_MASK;
80002fce:	30 28       	mov	r8,2
80002fd0:	99 88       	st.w	r12[0x20],r8
}
80002fd2:	d8 02       	popm	pc
80002fd4:	80 00       	ld.sh	r0,r0[0x0]
80002fd6:	2f 94       	sub	r4,-7

80002fd8 <pdca_disable_interrupt_reload_counter_zero>:

void pdca_disable_interrupt_reload_counter_zero(uint8_t pdca_ch_number)
{
80002fd8:	d4 01       	pushm	lr
80002fda:	20 1d       	sub	sp,4
	/* get the correct channel pointer */
	volatile avr32_pdca_channel_t *pdca_channel = pdca_get_handler(
80002fdc:	f0 1f 00 08 	mcall	80002ffc <pdca_disable_interrupt_reload_counter_zero+0x24>

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags;

	flags = sysreg_read(AVR32_SR);
80002fe0:	e1 b8 00 00 	mfsr	r8,0x0
80002fe4:	50 08       	stdsp	sp[0x0],r8
	cpu_irq_disable();
80002fe6:	d3 03       	ssrf	0x10

	return flags;
80002fe8:	40 08       	lddsp	r8,sp[0x0]
			pdca_ch_number);

	irqflags_t flags = cpu_irq_save();

	pdca_channel->idr = AVR32_PDCA_RCZ_MASK;
80002fea:	30 19       	mov	r9,1
80002fec:	99 99       	st.w	r12[0x24],r9
	pdca_channel->isr;
80002fee:	78 b9       	ld.w	r9,r12[0x2c]
static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();

   /* Restore the global IRQ mask status flag if it was previously set */
   if ( cpu_irq_is_enabled_flags(flags) ) {
80002ff0:	e6 18 00 01 	andh	r8,0x1,COH
80002ff4:	c0 21       	brne	80002ff8 <pdca_disable_interrupt_reload_counter_zero+0x20>
      cpu_irq_enable();
80002ff6:	d5 03       	csrf	0x10

	cpu_irq_restore(flags);
}
80002ff8:	2f fd       	sub	sp,-4
80002ffa:	d8 02       	popm	pc
80002ffc:	80 00       	ld.sh	r0,r0[0x0]
80002ffe:	2f 94       	sub	r4,-7

80003000 <pdca_disable_interrupt_transfer_complete>:

	pdca_channel->ier = AVR32_PDCA_TERR_MASK;
}

void pdca_disable_interrupt_transfer_complete(uint8_t pdca_ch_number)
{
80003000:	d4 01       	pushm	lr
80003002:	20 1d       	sub	sp,4
	/* get the correct channel pointer */
	volatile avr32_pdca_channel_t *pdca_channel = pdca_get_handler(
80003004:	f0 1f 00 08 	mcall	80003024 <pdca_disable_interrupt_transfer_complete+0x24>

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags;

	flags = sysreg_read(AVR32_SR);
80003008:	e1 b8 00 00 	mfsr	r8,0x0
8000300c:	50 08       	stdsp	sp[0x0],r8
	cpu_irq_disable();
8000300e:	d3 03       	ssrf	0x10

	return flags;
80003010:	40 08       	lddsp	r8,sp[0x0]
			pdca_ch_number);

	irqflags_t flags = cpu_irq_save();

	pdca_channel->idr = AVR32_PDCA_TRC_MASK;
80003012:	30 29       	mov	r9,2
80003014:	99 99       	st.w	r12[0x24],r9
	pdca_channel->isr;
80003016:	78 b9       	ld.w	r9,r12[0x2c]
static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();

   /* Restore the global IRQ mask status flag if it was previously set */
   if ( cpu_irq_is_enabled_flags(flags) ) {
80003018:	e6 18 00 01 	andh	r8,0x1,COH
8000301c:	c0 21       	brne	80003020 <pdca_disable_interrupt_transfer_complete+0x20>
      cpu_irq_enable();
8000301e:	d5 03       	csrf	0x10

	cpu_irq_restore(flags);
}
80003020:	2f fd       	sub	sp,-4
80003022:	d8 02       	popm	pc
80003024:	80 00       	ld.sh	r0,r0[0x0]
80003026:	2f 94       	sub	r4,-7

80003028 <pdca_init_channel>:
	return pdca_channel;
}

uint32_t pdca_init_channel(uint8_t pdca_ch_number,
		const pdca_channel_options_t *opt)
{
80003028:	eb cd 40 e0 	pushm	r5-r7,lr
8000302c:	20 1d       	sub	sp,4
8000302e:	18 95       	mov	r5,r12
80003030:	16 96       	mov	r6,r11
	/* get the correct channel pointer */
	volatile avr32_pdca_channel_t *pdca_channel = pdca_get_handler(
80003032:	f0 1f 00 15 	mcall	80003084 <pdca_init_channel+0x5c>
80003036:	18 97       	mov	r7,r12
			pdca_ch_number);

	pdca_disable_interrupt_transfer_complete(pdca_ch_number); 
80003038:	0a 9c       	mov	r12,r5
8000303a:	f0 1f 00 14 	mcall	80003088 <pdca_init_channel+0x60>
	pdca_disable_interrupt_reload_counter_zero(pdca_ch_number);
8000303e:	0a 9c       	mov	r12,r5
80003040:	f0 1f 00 13 	mcall	8000308c <pdca_init_channel+0x64>

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags;

	flags = sysreg_read(AVR32_SR);
80003044:	e1 b8 00 00 	mfsr	r8,0x0
80003048:	50 08       	stdsp	sp[0x0],r8
	cpu_irq_disable();
8000304a:	d3 03       	ssrf	0x10

	return flags;
8000304c:	40 08       	lddsp	r8,sp[0x0]
	
	irqflags_t flags = cpu_irq_save();

	pdca_channel->mar = (uint32_t)opt->addr;
8000304e:	6c 09       	ld.w	r9,r6[0x0]
80003050:	8f 09       	st.w	r7[0x0],r9
	pdca_channel->tcr = opt->size;
80003052:	6c 19       	ld.w	r9,r6[0x4]
80003054:	8f 29       	st.w	r7[0x8],r9
	pdca_channel->psr = opt->pid;
80003056:	6c 49       	ld.w	r9,r6[0x10]
80003058:	8f 19       	st.w	r7[0x4],r9
	pdca_channel->marr = (uint32_t)opt->r_addr;
8000305a:	6c 29       	ld.w	r9,r6[0x8]
8000305c:	8f 39       	st.w	r7[0xc],r9
	pdca_channel->tcrr = opt->r_size;
8000305e:	6c 39       	ld.w	r9,r6[0xc]
80003060:	8f 49       	st.w	r7[0x10],r9
	pdca_channel->mr =
#if (AVR32_PDCA_H_VERSION >= 120)
			opt->etrig << AVR32_PDCA_ETRIG_OFFSET |
80003062:	ed 3a 00 18 	ld.ub	r10,r6[24]
80003066:	6c 59       	ld.w	r9,r6[0x14]
80003068:	f3 ea 10 29 	or	r9,r9,r10<<0x2
	pdca_channel->mar = (uint32_t)opt->addr;
	pdca_channel->tcr = opt->size;
	pdca_channel->psr = opt->pid;
	pdca_channel->marr = (uint32_t)opt->r_addr;
	pdca_channel->tcrr = opt->r_size;
	pdca_channel->mr =
8000306c:	8f 69       	st.w	r7[0x18],r9
#if (AVR32_PDCA_H_VERSION >= 120)
			opt->etrig << AVR32_PDCA_ETRIG_OFFSET |
#endif
			opt->transfer_size << AVR32_PDCA_SIZE_OFFSET;
	pdca_channel->cr = AVR32_PDCA_ECLR_MASK;
8000306e:	e0 69 01 00 	mov	r9,256
80003072:	8f 59       	st.w	r7[0x14],r9
	pdca_channel->isr;
80003074:	6e b9       	ld.w	r9,r7[0x2c]
static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();

   /* Restore the global IRQ mask status flag if it was previously set */
   if ( cpu_irq_is_enabled_flags(flags) ) {
80003076:	e6 18 00 01 	andh	r8,0x1,COH
8000307a:	c0 21       	brne	8000307e <pdca_init_channel+0x56>
      cpu_irq_enable();
8000307c:	d5 03       	csrf	0x10
	
	cpu_irq_restore(flags);

	return PDCA_SUCCESS;
}
8000307e:	2f fd       	sub	sp,-4
80003080:	e3 cf 80 e0 	ldm	sp++,r5-r7,pc,r12=0
80003084:	80 00       	ld.sh	r0,r0[0x0]
80003086:	2f 94       	sub	r4,-7
80003088:	80 00       	ld.sh	r0,r0[0x0]
8000308a:	30 00       	mov	r0,0
8000308c:	80 00       	ld.sh	r0,r0[0x0]
8000308e:	2f d8       	sub	r8,-3

80003090 <cpu_irq_save>:
#endif

typedef uint32_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
80003090:	eb cd 40 80 	pushm	r7,lr
80003094:	1a 97       	mov	r7,sp
80003096:	20 1d       	sub	sp,4
	volatile irqflags_t flags;

	flags = sysreg_read(AVR32_SR);
80003098:	e1 b8 00 00 	mfsr	r8,0x0
8000309c:	ef 48 ff fc 	st.w	r7[-4],r8
	cpu_irq_disable();
800030a0:	d3 03       	ssrf	0x10

	return flags;
800030a2:	ee f8 ff fc 	ld.w	r8,r7[-4]
}
800030a6:	10 9c       	mov	r12,r8
800030a8:	2f fd       	sub	sp,-4
800030aa:	e3 cd 80 80 	ldm	sp++,r7,pc

800030ae <cpu_irq_is_enabled_flags>:

static inline bool cpu_irq_is_enabled_flags(irqflags_t flags)
{
800030ae:	eb cd 40 80 	pushm	r7,lr
800030b2:	1a 97       	mov	r7,sp
800030b4:	20 1d       	sub	sp,4
800030b6:	ef 4c ff fc 	st.w	r7[-4],r12
	return !(flags & AVR32_SR_GM_MASK);
800030ba:	ee f8 ff fc 	ld.w	r8,r7[-4]
800030be:	e6 18 00 01 	andh	r8,0x1,COH
800030c2:	5f 08       	sreq	r8
800030c4:	5c 58       	castu.b	r8
}
800030c6:	10 9c       	mov	r12,r8
800030c8:	2f fd       	sub	sp,-4
800030ca:	e3 cd 80 80 	ldm	sp++,r7,pc
800030ce:	d7 03       	nop

800030d0 <cpu_irq_restore>:

static inline void cpu_irq_restore(irqflags_t flags)
{
800030d0:	eb cd 40 80 	pushm	r7,lr
800030d4:	1a 97       	mov	r7,sp
800030d6:	20 1d       	sub	sp,4
800030d8:	ef 4c ff fc 	st.w	r7[-4],r12
	barrier();

   /* Restore the global IRQ mask status flag if it was previously set */
   if ( cpu_irq_is_enabled_flags(flags) ) {
800030dc:	ee fc ff fc 	ld.w	r12,r7[-4]
800030e0:	f0 1f 00 05 	mcall	800030f4 <cpu_irq_restore+0x24>
800030e4:	18 98       	mov	r8,r12
800030e6:	58 08       	cp.w	r8,0
800030e8:	c0 20       	breq	800030ec <cpu_irq_restore+0x1c>
      cpu_irq_enable();
800030ea:	d5 03       	csrf	0x10
   }

	barrier();
}
800030ec:	2f fd       	sub	sp,-4
800030ee:	e3 cd 80 80 	ldm	sp++,r7,pc
800030f2:	00 00       	add	r0,r0
800030f4:	80 00       	ld.sh	r0,r0[0x0]
800030f6:	30 ae       	mov	lr,10

800030f8 <sysclk_get_main_hz>:
 */
#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
extern bool sysclk_initialized;
#endif
static inline uint32_t sysclk_get_main_hz(void)
{
800030f8:	eb cd 40 80 	pushm	r7,lr
800030fc:	1a 97       	mov	r7,sp
	case SYSCLK_SRC_PLL1:
		return pll_get_default_rate(1);
#endif

	case SYSCLK_SRC_RC120M:
		return OSC_RC120M_NOMINAL_HZ;
800030fe:	e0 68 0e 00 	mov	r8,3584
80003102:	ea 18 07 27 	orh	r8,0x727

	default:
		/* unhandled_case(CONFIG_SYSCLK_SOURCE); */
		return 0;
	}
}
80003106:	10 9c       	mov	r12,r8
80003108:	e3 cd 80 80 	ldm	sp++,r7,pc

8000310c <sysclk_get_pba_hz>:
 * \brief Return the current rate in Hz of the Peripheral Bus A clock
 *
 * \return Frequency of the Peripheral Bus A clock, in Hz.
 */
static inline uint32_t sysclk_get_pba_hz(void)
{
8000310c:	eb cd 40 80 	pushm	r7,lr
80003110:	1a 97       	mov	r7,sp
	return sysclk_get_main_hz() >> CONFIG_SYSCLK_PBA_DIV;
80003112:	f0 1f 00 04 	mcall	80003120 <sysclk_get_pba_hz+0x14>
80003116:	18 98       	mov	r8,r12
80003118:	a3 88       	lsr	r8,0x2
}
8000311a:	10 9c       	mov	r12,r8
8000311c:	e3 cd 80 80 	ldm	sp++,r7,pc
80003120:	80 00       	ld.sh	r0,r0[0x0]
80003122:	30 f8       	mov	r8,15

80003124 <sysclk_enable_hsb_module>:
/**
 * \brief Enable a module clock derived from the HSB clock
 * \param index Index of the module clock in the HSBMASK register
 */
static inline void sysclk_enable_hsb_module(unsigned int index)
{
80003124:	eb cd 40 80 	pushm	r7,lr
80003128:	1a 97       	mov	r7,sp
8000312a:	20 1d       	sub	sp,4
8000312c:	ef 4c ff fc 	st.w	r7[-4],r12
	sysclk_priv_enable_module(AVR32_PM_CLK_GRP_HSB, index);
80003130:	ee fb ff fc 	ld.w	r11,r7[-4]
80003134:	30 1c       	mov	r12,1
80003136:	f0 1f 00 03 	mcall	80003140 <sysclk_enable_hsb_module+0x1c>
}
8000313a:	2f fd       	sub	sp,-4
8000313c:	e3 cd 80 80 	ldm	sp++,r7,pc
80003140:	80 00       	ld.sh	r0,r0[0x0]
80003142:	5f b0       	srhi	r0

80003144 <sysclk_enable_pba_module>:
/**
 * \brief Enable a module clock derived from the PBA clock
 * \param index Index of the module clock in the PBAMASK register
 */
static inline void sysclk_enable_pba_module(unsigned int index)
{
80003144:	eb cd 40 80 	pushm	r7,lr
80003148:	1a 97       	mov	r7,sp
8000314a:	20 1d       	sub	sp,4
8000314c:	ef 4c ff fc 	st.w	r7[-4],r12
	sysclk_priv_enable_module(AVR32_PM_CLK_GRP_PBA, index);
80003150:	ee fb ff fc 	ld.w	r11,r7[-4]
80003154:	30 2c       	mov	r12,2
80003156:	f0 1f 00 03 	mcall	80003160 <sysclk_enable_pba_module+0x1c>
}
8000315a:	2f fd       	sub	sp,-4
8000315c:	e3 cd 80 80 	ldm	sp++,r7,pc
80003160:	80 00       	ld.sh	r0,r0[0x0]
80003162:	5f b0       	srhi	r0

80003164 <sysclk_enable_pbb_module>:
/**
 * \brief Enable a module clock derived from the PBB clock
 * \param index Index of the module clock in the PBBMASK register
 */
static inline void sysclk_enable_pbb_module(unsigned int index)
{
80003164:	eb cd 40 80 	pushm	r7,lr
80003168:	1a 97       	mov	r7,sp
8000316a:	20 1d       	sub	sp,4
8000316c:	ef 4c ff fc 	st.w	r7[-4],r12
	sysclk_priv_enable_module(AVR32_PM_CLK_GRP_PBB, index);
80003170:	ee fb ff fc 	ld.w	r11,r7[-4]
80003174:	30 3c       	mov	r12,3
80003176:	f0 1f 00 03 	mcall	80003180 <sysclk_enable_pbb_module+0x1c>
}
8000317a:	2f fd       	sub	sp,-4
8000317c:	e3 cd 80 80 	ldm	sp++,r7,pc
80003180:	80 00       	ld.sh	r0,r0[0x0]
80003182:	5f b0       	srhi	r0

80003184 <sysclk_enable_peripheral_clock>:
 *  has an associated clock on the HSB bus, this will be enabled also.
 *
 * \param module Pointer to the module's base address.
 */
static inline void sysclk_enable_peripheral_clock(const volatile void *module)
{
80003184:	eb cd 40 80 	pushm	r7,lr
80003188:	1a 97       	mov	r7,sp
8000318a:	20 1d       	sub	sp,4
8000318c:	ef 4c ff fc 	st.w	r7[-4],r12
	switch ((uintptr_t)module) {
80003190:	ee f8 ff fc 	ld.w	r8,r7[-4]
80003194:	fe 58 38 00 	cp.w	r8,-51200
80003198:	e0 80 00 8a 	breq	800032ac <sysclk_enable_peripheral_clock+0x128>
8000319c:	e0 8b 00 33 	brhi	80003202 <sysclk_enable_peripheral_clock+0x7e>
800031a0:	fe 58 14 00 	cp.w	r8,-60416
800031a4:	c6 80       	breq	80003274 <sysclk_enable_peripheral_clock+0xf0>
800031a6:	e0 8b 00 18 	brhi	800031d6 <sysclk_enable_peripheral_clock+0x52>
800031aa:	fe 48 14 00 	cp.w	r8,-125952
800031ae:	e0 80 00 be 	breq	8000332a <sysclk_enable_peripheral_clock+0x1a6>
800031b2:	e0 8b 00 0b 	brhi	800031c8 <sysclk_enable_peripheral_clock+0x44>
800031b6:	fe 48 00 00 	cp.w	r8,-131072
800031ba:	e0 80 00 ad 	breq	80003314 <sysclk_enable_peripheral_clock+0x190>
800031be:	fe 48 10 00 	cp.w	r8,-126976
800031c2:	e0 80 00 b0 	breq	80003322 <sysclk_enable_peripheral_clock+0x19e>
		sysclk_enable_pbb_module(SYSCLK_FLASHCDW_REGS);
		break;

	default:
		Assert(false);
		return;
800031c6:	cb 98       	rjmp	80003338 <sysclk_enable_peripheral_clock+0x1b4>
 *
 * \param module Pointer to the module's base address.
 */
static inline void sysclk_enable_peripheral_clock(const volatile void *module)
{
	switch ((uintptr_t)module) {
800031c8:	fe 58 00 00 	cp.w	r8,-65536
800031cc:	c4 90       	breq	8000325e <sysclk_enable_peripheral_clock+0xda>
800031ce:	fe 58 10 00 	cp.w	r8,-61440
800031d2:	c4 d0       	breq	8000326c <sysclk_enable_peripheral_clock+0xe8>
		sysclk_enable_pbb_module(SYSCLK_FLASHCDW_REGS);
		break;

	default:
		Assert(false);
		return;
800031d4:	cb 28       	rjmp	80003338 <sysclk_enable_peripheral_clock+0x1b4>
 *
 * \param module Pointer to the module's base address.
 */
static inline void sysclk_enable_peripheral_clock(const volatile void *module)
{
	switch ((uintptr_t)module) {
800031d6:	fe 58 20 00 	cp.w	r8,-57344
800031da:	c5 90       	breq	8000328c <sysclk_enable_peripheral_clock+0x108>
800031dc:	e0 8b 00 09 	brhi	800031ee <sysclk_enable_peripheral_clock+0x6a>
800031e0:	fe 58 18 00 	cp.w	r8,-59392
800031e4:	c4 c0       	breq	8000327c <sysclk_enable_peripheral_clock+0xf8>
800031e6:	fe 58 1c 00 	cp.w	r8,-58368
800031ea:	c4 d0       	breq	80003284 <sysclk_enable_peripheral_clock+0x100>
		sysclk_enable_pbb_module(SYSCLK_FLASHCDW_REGS);
		break;

	default:
		Assert(false);
		return;
800031ec:	ca 68       	rjmp	80003338 <sysclk_enable_peripheral_clock+0x1b4>
 *
 * \param module Pointer to the module's base address.
 */
static inline void sysclk_enable_peripheral_clock(const volatile void *module)
{
	switch ((uintptr_t)module) {
800031ee:	fe 58 30 00 	cp.w	r8,-53248
800031f2:	c5 50       	breq	8000329c <sysclk_enable_peripheral_clock+0x118>
800031f4:	fe 58 34 00 	cp.w	r8,-52224
800031f8:	c5 60       	breq	800032a4 <sysclk_enable_peripheral_clock+0x120>
800031fa:	fe 58 28 00 	cp.w	r8,-55296
800031fe:	c4 b0       	breq	80003294 <sysclk_enable_peripheral_clock+0x110>
		sysclk_enable_pbb_module(SYSCLK_FLASHCDW_REGS);
		break;

	default:
		Assert(false);
		return;
80003200:	c9 c8       	rjmp	80003338 <sysclk_enable_peripheral_clock+0x1b4>
 *
 * \param module Pointer to the module's base address.
 */
static inline void sysclk_enable_peripheral_clock(const volatile void *module)
{
	switch ((uintptr_t)module) {
80003202:	fe 58 50 00 	cp.w	r8,-45056
80003206:	c6 b0       	breq	800032dc <sysclk_enable_peripheral_clock+0x158>
80003208:	e0 8b 00 15 	brhi	80003232 <sysclk_enable_peripheral_clock+0xae>
8000320c:	fe 58 44 00 	cp.w	r8,-48128
80003210:	c5 a0       	breq	800032c4 <sysclk_enable_peripheral_clock+0x140>
80003212:	e0 8b 00 09 	brhi	80003224 <sysclk_enable_peripheral_clock+0xa0>
80003216:	fe 58 3c 00 	cp.w	r8,-50176
8000321a:	c4 d0       	breq	800032b4 <sysclk_enable_peripheral_clock+0x130>
8000321c:	fe 58 40 00 	cp.w	r8,-49152
80003220:	c4 e0       	breq	800032bc <sysclk_enable_peripheral_clock+0x138>
		sysclk_enable_pbb_module(SYSCLK_FLASHCDW_REGS);
		break;

	default:
		Assert(false);
		return;
80003222:	c8 b8       	rjmp	80003338 <sysclk_enable_peripheral_clock+0x1b4>
 *
 * \param module Pointer to the module's base address.
 */
static inline void sysclk_enable_peripheral_clock(const volatile void *module)
{
	switch ((uintptr_t)module) {
80003224:	fe 58 48 00 	cp.w	r8,-47104
80003228:	c5 20       	breq	800032cc <sysclk_enable_peripheral_clock+0x148>
8000322a:	fe 58 4c 00 	cp.w	r8,-46080
8000322e:	c5 30       	breq	800032d4 <sysclk_enable_peripheral_clock+0x150>
		sysclk_enable_pbb_module(SYSCLK_FLASHCDW_REGS);
		break;

	default:
		Assert(false);
		return;
80003230:	c8 48       	rjmp	80003338 <sysclk_enable_peripheral_clock+0x1b4>
 *
 * \param module Pointer to the module's base address.
 */
static inline void sysclk_enable_peripheral_clock(const volatile void *module)
{
	switch ((uintptr_t)module) {
80003232:	fe 58 5c 00 	cp.w	r8,-41984
80003236:	c5 f0       	breq	800032f4 <sysclk_enable_peripheral_clock+0x170>
80003238:	e0 8b 00 09 	brhi	8000324a <sysclk_enable_peripheral_clock+0xc6>
8000323c:	fe 58 54 00 	cp.w	r8,-44032
80003240:	c5 20       	breq	800032e4 <sysclk_enable_peripheral_clock+0x160>
80003242:	fe 58 58 00 	cp.w	r8,-43008
80003246:	c5 30       	breq	800032ec <sysclk_enable_peripheral_clock+0x168>
		sysclk_enable_pbb_module(SYSCLK_FLASHCDW_REGS);
		break;

	default:
		Assert(false);
		return;
80003248:	c7 88       	rjmp	80003338 <sysclk_enable_peripheral_clock+0x1b4>
 *
 * \param module Pointer to the module's base address.
 */
static inline void sysclk_enable_peripheral_clock(const volatile void *module)
{
	switch ((uintptr_t)module) {
8000324a:	fe 58 64 00 	cp.w	r8,-39936
8000324e:	c5 b0       	breq	80003304 <sysclk_enable_peripheral_clock+0x180>
80003250:	fe 58 68 00 	cp.w	r8,-38912
80003254:	c5 c0       	breq	8000330c <sysclk_enable_peripheral_clock+0x188>
80003256:	fe 58 60 00 	cp.w	r8,-40960
8000325a:	c5 10       	breq	800032fc <sysclk_enable_peripheral_clock+0x178>
		sysclk_enable_pbb_module(SYSCLK_FLASHCDW_REGS);
		break;

	default:
		Assert(false);
		return;
8000325c:	c6 e8       	rjmp	80003338 <sysclk_enable_peripheral_clock+0x1b4>
 */
static inline void sysclk_enable_peripheral_clock(const volatile void *module)
{
	switch ((uintptr_t)module) {
	case AVR32_PDCA_ADDRESS:
		sysclk_enable_hsb_module(SYSCLK_PDCA_HSB);
8000325e:	30 4c       	mov	r12,4
80003260:	f0 1f 00 38 	mcall	80003340 <sysclk_enable_peripheral_clock+0x1bc>
		sysclk_enable_pba_module(SYSCLK_PDCA_PBA);
80003264:	30 0c       	mov	r12,0
80003266:	f0 1f 00 38 	mcall	80003344 <sysclk_enable_peripheral_clock+0x1c0>
		break;
8000326a:	c6 78       	rjmp	80003338 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_INTC_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_INTC);
8000326c:	30 1c       	mov	r12,1
8000326e:	f0 1f 00 36 	mcall	80003344 <sysclk_enable_peripheral_clock+0x1c0>
		break;
80003272:	c6 38       	rjmp	80003338 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_PM_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_PM);
80003274:	30 2c       	mov	r12,2
80003276:	f0 1f 00 34 	mcall	80003344 <sysclk_enable_peripheral_clock+0x1c0>
		break;
8000327a:	c5 f8       	rjmp	80003338 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_AST_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_AST);
8000327c:	30 3c       	mov	r12,3
8000327e:	f0 1f 00 32 	mcall	80003344 <sysclk_enable_peripheral_clock+0x1c0>
		break;
80003282:	c5 b8       	rjmp	80003338 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_WDT_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_WDT);
80003284:	30 4c       	mov	r12,4
80003286:	f0 1f 00 30 	mcall	80003344 <sysclk_enable_peripheral_clock+0x1c0>
		break;
8000328a:	c5 78       	rjmp	80003338 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_EIC_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_EIC);
8000328c:	30 5c       	mov	r12,5
8000328e:	f0 1f 00 2e 	mcall	80003344 <sysclk_enable_peripheral_clock+0x1c0>
		break;
80003292:	c5 38       	rjmp	80003338 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_GPIO_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_GPIO);
80003294:	30 6c       	mov	r12,6
80003296:	f0 1f 00 2c 	mcall	80003344 <sysclk_enable_peripheral_clock+0x1c0>
		break;
8000329a:	c4 f8       	rjmp	80003338 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_USART0_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_USART0);
8000329c:	30 7c       	mov	r12,7
8000329e:	f0 1f 00 2a 	mcall	80003344 <sysclk_enable_peripheral_clock+0x1c0>
		break;
800032a2:	c4 b8       	rjmp	80003338 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_USART1_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_USART1);
800032a4:	30 8c       	mov	r12,8
800032a6:	f0 1f 00 28 	mcall	80003344 <sysclk_enable_peripheral_clock+0x1c0>
		break;
800032aa:	c4 78       	rjmp	80003338 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_USART2_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_USART2);
800032ac:	30 9c       	mov	r12,9
800032ae:	f0 1f 00 26 	mcall	80003344 <sysclk_enable_peripheral_clock+0x1c0>
		break;
800032b2:	c4 38       	rjmp	80003338 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_SPI_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_SPI);
800032b4:	30 ac       	mov	r12,10
800032b6:	f0 1f 00 24 	mcall	80003344 <sysclk_enable_peripheral_clock+0x1c0>
		break;
800032ba:	c3 f8       	rjmp	80003338 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_TWIM_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_TWIM);
800032bc:	30 bc       	mov	r12,11
800032be:	f0 1f 00 22 	mcall	80003344 <sysclk_enable_peripheral_clock+0x1c0>
		break;
800032c2:	c3 b8       	rjmp	80003338 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_TWIS_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_TWIS);
800032c4:	30 cc       	mov	r12,12
800032c6:	f0 1f 00 20 	mcall	80003344 <sysclk_enable_peripheral_clock+0x1c0>
		break;
800032ca:	c3 78       	rjmp	80003338 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_PWMA_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_PWMA);
800032cc:	30 dc       	mov	r12,13
800032ce:	f0 1f 00 1e 	mcall	80003344 <sysclk_enable_peripheral_clock+0x1c0>
		break;
800032d2:	c3 38       	rjmp	80003338 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_IISC_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_IISC);
800032d4:	30 ec       	mov	r12,14
800032d6:	f0 1f 00 1c 	mcall	80003344 <sysclk_enable_peripheral_clock+0x1c0>
		break;
800032da:	c2 f8       	rjmp	80003338 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_TC_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_TC);
800032dc:	30 fc       	mov	r12,15
800032de:	f0 1f 00 1a 	mcall	80003344 <sysclk_enable_peripheral_clock+0x1c0>
		break;
800032e2:	c2 b8       	rjmp	80003338 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_ADCIFD_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_ADCIFD);
800032e4:	31 0c       	mov	r12,16
800032e6:	f0 1f 00 18 	mcall	80003344 <sysclk_enable_peripheral_clock+0x1c0>
		break;
800032ea:	c2 78       	rjmp	80003338 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_SCIF_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_SCIF);
800032ec:	31 1c       	mov	r12,17
800032ee:	f0 1f 00 16 	mcall	80003344 <sysclk_enable_peripheral_clock+0x1c0>
		break;
800032f2:	c2 38       	rjmp	80003338 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_FREQM_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_FREQM);
800032f4:	31 2c       	mov	r12,18
800032f6:	f0 1f 00 14 	mcall	80003344 <sysclk_enable_peripheral_clock+0x1c0>
		break;
800032fa:	c1 f8       	rjmp	80003338 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_CAT_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_CAT);
800032fc:	31 3c       	mov	r12,19
800032fe:	f0 1f 00 12 	mcall	80003344 <sysclk_enable_peripheral_clock+0x1c0>
		break;
80003302:	c1 b8       	rjmp	80003338 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_GLOC_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_GLOC);
80003304:	31 4c       	mov	r12,20
80003306:	f0 1f 00 10 	mcall	80003344 <sysclk_enable_peripheral_clock+0x1c0>
		break;
8000330a:	c1 78       	rjmp	80003338 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_AW_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_AW);
8000330c:	31 5c       	mov	r12,21
8000330e:	f0 1f 00 0e 	mcall	80003344 <sysclk_enable_peripheral_clock+0x1c0>
		break;
80003312:	c1 38       	rjmp	80003338 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_USBC_ADDRESS:
		sysclk_enable_hsb_module(SYSCLK_USBC_DATA);
80003314:	30 3c       	mov	r12,3
80003316:	f0 1f 00 0b 	mcall	80003340 <sysclk_enable_peripheral_clock+0x1bc>
		sysclk_enable_pbb_module(SYSCLK_USBC_REGS);
8000331a:	30 0c       	mov	r12,0
8000331c:	f0 1f 00 0b 	mcall	80003348 <sysclk_enable_peripheral_clock+0x1c4>
		break;
80003320:	c0 c8       	rjmp	80003338 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_HMATRIXB_ADDRESS:
		sysclk_enable_pbb_module(SYSCLK_HMATRIX);
80003322:	30 1c       	mov	r12,1
80003324:	f0 1f 00 09 	mcall	80003348 <sysclk_enable_peripheral_clock+0x1c4>
		break;
80003328:	c0 88       	rjmp	80003338 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_FLASHCDW_ADDRESS:
		sysclk_enable_hsb_module(SYSCLK_FLASHCDW_DATA);
8000332a:	30 0c       	mov	r12,0
8000332c:	f0 1f 00 05 	mcall	80003340 <sysclk_enable_peripheral_clock+0x1bc>
		sysclk_enable_pbb_module(SYSCLK_FLASHCDW_REGS);
80003330:	30 2c       	mov	r12,2
80003332:	f0 1f 00 06 	mcall	80003348 <sysclk_enable_peripheral_clock+0x1c4>
		break;
80003336:	d7 03       	nop

	default:
		Assert(false);
		return;
	}
}
80003338:	2f fd       	sub	sp,-4
8000333a:	e3 cd 80 80 	ldm	sp++,r7,pc
8000333e:	00 00       	add	r0,r0
80003340:	80 00       	ld.sh	r0,r0[0x0]
80003342:	31 24       	mov	r4,18
80003344:	80 00       	ld.sh	r0,r0[0x0]
80003346:	31 44       	mov	r4,20
80003348:	80 00       	ld.sh	r0,r0[0x0]
8000334a:	31 64       	mov	r4,22

8000334c <ioport_set_pin_dir>:
 * \param pin IOPORT pin to configure
 * \param dir Direction to set for the specified pin (\ref ioport_direction)
 */
static inline void ioport_set_pin_dir(ioport_pin_t pin,
		enum ioport_direction dir)
{
8000334c:	eb cd 40 80 	pushm	r7,lr
80003350:	1a 97       	mov	r7,sp
80003352:	20 cd       	sub	sp,48
80003354:	ef 4c ff d4 	st.w	r7[-44],r12
80003358:	ef 4b ff d0 	st.w	r7[-48],r11
8000335c:	ee f8 ff d4 	ld.w	r8,r7[-44]
80003360:	ef 48 ff dc 	st.w	r7[-36],r8
80003364:	ee f8 ff d0 	ld.w	r8,r7[-48]
80003368:	ef 48 ff d8 	st.w	r7[-40],r8
}

__always_inline static void arch_ioport_set_pin_dir(ioport_pin_t pin,
		enum ioport_direction dir)
{
	if (dir == IOPORT_DIR_OUTPUT) {
8000336c:	ee f8 ff d8 	ld.w	r8,r7[-40]
80003370:	58 18       	cp.w	r8,1
80003372:	c2 11       	brne	800033b4 <ioport_set_pin_dir+0x68>
80003374:	ee f8 ff dc 	ld.w	r8,r7[-36]
80003378:	ef 48 ff e0 	st.w	r7[-32],r8
8000337c:	ee f8 ff e0 	ld.w	r8,r7[-32]
80003380:	ef 48 ff e4 	st.w	r7[-28],r8
typedef uint32_t ioport_port_t;
typedef uint32_t ioport_port_mask_t;

__always_inline static ioport_port_t arch_ioport_pin_to_port_id(ioport_pin_t pin)
{
	return pin >> 5;
80003384:	ee f8 ff e4 	ld.w	r8,r7[-28]
80003388:	a5 98       	lsr	r8,0x5
}

__always_inline static volatile avr32_gpio_port_t *arch_ioport_pin_to_base(
		ioport_pin_t pin)
{
	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
8000338a:	ef 48 ff e8 	st.w	r7[-24],r8

__always_inline static volatile avr32_gpio_port_t *arch_ioport_port_to_base(
		ioport_port_t port)
{
	return (volatile avr32_gpio_port_t *)(AVR32_GPIO_ADDRESS
	       + port * sizeof(avr32_gpio_port_t));
8000338e:	ee f8 ff e8 	ld.w	r8,r7[-24]
80003392:	a9 78       	lsl	r8,0x9
}

__always_inline static volatile avr32_gpio_port_t *arch_ioport_port_to_base(
		ioport_port_t port)
{
	return (volatile avr32_gpio_port_t *)(AVR32_GPIO_ADDRESS
80003394:	e0 28 d8 00 	sub	r8,55296

__always_inline static void arch_ioport_set_pin_dir(ioport_pin_t pin,
		enum ioport_direction dir)
{
	if (dir == IOPORT_DIR_OUTPUT) {
		arch_ioport_pin_to_base(pin)->oders = arch_ioport_pin_to_mask(
80003398:	ee f9 ff dc 	ld.w	r9,r7[-36]
8000339c:	ef 49 ff ec 	st.w	r7[-20],r9
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(
		ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
800033a0:	ee f9 ff ec 	ld.w	r9,r7[-20]
800033a4:	f3 d9 c0 05 	bfextu	r9,r9,0x0,0x5
800033a8:	30 1a       	mov	r10,1
800033aa:	f4 09 09 49 	lsl	r9,r10,r9

__always_inline static void arch_ioport_set_pin_dir(ioport_pin_t pin,
		enum ioport_direction dir)
{
	if (dir == IOPORT_DIR_OUTPUT) {
		arch_ioport_pin_to_base(pin)->oders = arch_ioport_pin_to_mask(
800033ae:	f1 49 00 44 	st.w	r8[68],r9
800033b2:	c2 48       	rjmp	800033fa <ioport_set_pin_dir+0xae>
				pin);
	} else if (dir == IOPORT_DIR_INPUT) {
800033b4:	ee f8 ff d8 	ld.w	r8,r7[-40]
800033b8:	58 08       	cp.w	r8,0
800033ba:	c2 01       	brne	800033fa <ioport_set_pin_dir+0xae>
800033bc:	ee f8 ff dc 	ld.w	r8,r7[-36]
800033c0:	ef 48 ff f0 	st.w	r7[-16],r8
800033c4:	ee f8 ff f0 	ld.w	r8,r7[-16]
800033c8:	ef 48 ff f4 	st.w	r7[-12],r8
typedef uint32_t ioport_port_t;
typedef uint32_t ioport_port_mask_t;

__always_inline static ioport_port_t arch_ioport_pin_to_port_id(ioport_pin_t pin)
{
	return pin >> 5;
800033cc:	ee f8 ff f4 	ld.w	r8,r7[-12]
800033d0:	a5 98       	lsr	r8,0x5
}

__always_inline static volatile avr32_gpio_port_t *arch_ioport_pin_to_base(
		ioport_pin_t pin)
{
	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
800033d2:	ef 48 ff f8 	st.w	r7[-8],r8

__always_inline static volatile avr32_gpio_port_t *arch_ioport_port_to_base(
		ioport_port_t port)
{
	return (volatile avr32_gpio_port_t *)(AVR32_GPIO_ADDRESS
	       + port * sizeof(avr32_gpio_port_t));
800033d6:	ee f8 ff f8 	ld.w	r8,r7[-8]
800033da:	a9 78       	lsl	r8,0x9
}

__always_inline static volatile avr32_gpio_port_t *arch_ioport_port_to_base(
		ioport_port_t port)
{
	return (volatile avr32_gpio_port_t *)(AVR32_GPIO_ADDRESS
800033dc:	e0 28 d8 00 	sub	r8,55296
{
	if (dir == IOPORT_DIR_OUTPUT) {
		arch_ioport_pin_to_base(pin)->oders = arch_ioport_pin_to_mask(
				pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		arch_ioport_pin_to_base(pin)->oderc = arch_ioport_pin_to_mask(
800033e0:	ee f9 ff dc 	ld.w	r9,r7[-36]
800033e4:	ef 49 ff fc 	st.w	r7[-4],r9
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(
		ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
800033e8:	ee f9 ff fc 	ld.w	r9,r7[-4]
800033ec:	f3 d9 c0 05 	bfextu	r9,r9,0x0,0x5
800033f0:	30 1a       	mov	r10,1
800033f2:	f4 09 09 49 	lsl	r9,r10,r9
{
	if (dir == IOPORT_DIR_OUTPUT) {
		arch_ioport_pin_to_base(pin)->oders = arch_ioport_pin_to_mask(
				pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		arch_ioport_pin_to_base(pin)->oderc = arch_ioport_pin_to_mask(
800033f6:	f1 49 00 48 	st.w	r8[72],r9
	arch_ioport_set_pin_dir(pin, dir);
}
800033fa:	2f 4d       	sub	sp,-48
800033fc:	e3 cd 80 80 	ldm	sp++,r7,pc

80003400 <ioport_set_pin_level>:
 *
 * \param pin IOPORT pin to configure
 * \param level Logical value of the pin
 */
static inline void ioport_set_pin_level(ioport_pin_t pin, bool level)
{
80003400:	eb cd 40 80 	pushm	r7,lr
80003404:	1a 97       	mov	r7,sp
80003406:	20 cd       	sub	sp,48
80003408:	ef 4c ff d4 	st.w	r7[-44],r12
8000340c:	16 98       	mov	r8,r11
8000340e:	ef 68 ff d0 	st.b	r7[-48],r8
	arch_ioport_set_pin_level(pin, level);
80003412:	ef 38 ff d0 	ld.ub	r8,r7[-48]
80003416:	ee f9 ff d4 	ld.w	r9,r7[-44]
8000341a:	ef 49 ff dc 	st.w	r7[-36],r9
8000341e:	ef 68 ff db 	st.b	r7[-37],r8
}

__always_inline static void arch_ioport_set_pin_level(ioport_pin_t pin,
		bool level)
{
	if (level) {
80003422:	ef 39 ff db 	ld.ub	r9,r7[-37]
80003426:	30 08       	mov	r8,0
80003428:	f0 09 18 00 	cp.b	r9,r8
8000342c:	c2 10       	breq	8000346e <ioport_set_pin_level+0x6e>
8000342e:	ee f8 ff dc 	ld.w	r8,r7[-36]
80003432:	ef 48 ff e0 	st.w	r7[-32],r8
80003436:	ee f8 ff e0 	ld.w	r8,r7[-32]
8000343a:	ef 48 ff e4 	st.w	r7[-28],r8
typedef uint32_t ioport_port_t;
typedef uint32_t ioport_port_mask_t;

__always_inline static ioport_port_t arch_ioport_pin_to_port_id(ioport_pin_t pin)
{
	return pin >> 5;
8000343e:	ee f8 ff e4 	ld.w	r8,r7[-28]
80003442:	a5 98       	lsr	r8,0x5
}

__always_inline static volatile avr32_gpio_port_t *arch_ioport_pin_to_base(
		ioport_pin_t pin)
{
	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
80003444:	ef 48 ff e8 	st.w	r7[-24],r8

__always_inline static volatile avr32_gpio_port_t *arch_ioport_port_to_base(
		ioport_port_t port)
{
	return (volatile avr32_gpio_port_t *)(AVR32_GPIO_ADDRESS
	       + port * sizeof(avr32_gpio_port_t));
80003448:	ee f8 ff e8 	ld.w	r8,r7[-24]
8000344c:	a9 78       	lsl	r8,0x9
}

__always_inline static volatile avr32_gpio_port_t *arch_ioport_port_to_base(
		ioport_port_t port)
{
	return (volatile avr32_gpio_port_t *)(AVR32_GPIO_ADDRESS
8000344e:	e0 28 d8 00 	sub	r8,55296

__always_inline static void arch_ioport_set_pin_level(ioport_pin_t pin,
		bool level)
{
	if (level) {
		arch_ioport_pin_to_base(pin)->ovrs
80003452:	ee f9 ff dc 	ld.w	r9,r7[-36]
80003456:	ef 49 ff ec 	st.w	r7[-20],r9
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(
		ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
8000345a:	ee f9 ff ec 	ld.w	r9,r7[-20]
8000345e:	f3 d9 c0 05 	bfextu	r9,r9,0x0,0x5
80003462:	30 1a       	mov	r10,1
80003464:	f4 09 09 49 	lsl	r9,r10,r9

__always_inline static void arch_ioport_set_pin_level(ioport_pin_t pin,
		bool level)
{
	if (level) {
		arch_ioport_pin_to_base(pin)->ovrs
80003468:	f1 49 00 54 	st.w	r8[84],r9
8000346c:	c2 08       	rjmp	800034ac <ioport_set_pin_level+0xac>
8000346e:	ee f8 ff dc 	ld.w	r8,r7[-36]
80003472:	ef 48 ff f0 	st.w	r7[-16],r8
80003476:	ee f8 ff f0 	ld.w	r8,r7[-16]
8000347a:	ef 48 ff f4 	st.w	r7[-12],r8
typedef uint32_t ioport_port_t;
typedef uint32_t ioport_port_mask_t;

__always_inline static ioport_port_t arch_ioport_pin_to_port_id(ioport_pin_t pin)
{
	return pin >> 5;
8000347e:	ee f8 ff f4 	ld.w	r8,r7[-12]
80003482:	a5 98       	lsr	r8,0x5
}

__always_inline static volatile avr32_gpio_port_t *arch_ioport_pin_to_base(
		ioport_pin_t pin)
{
	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
80003484:	ef 48 ff f8 	st.w	r7[-8],r8

__always_inline static volatile avr32_gpio_port_t *arch_ioport_port_to_base(
		ioport_port_t port)
{
	return (volatile avr32_gpio_port_t *)(AVR32_GPIO_ADDRESS
	       + port * sizeof(avr32_gpio_port_t));
80003488:	ee f8 ff f8 	ld.w	r8,r7[-8]
8000348c:	a9 78       	lsl	r8,0x9
}

__always_inline static volatile avr32_gpio_port_t *arch_ioport_port_to_base(
		ioport_port_t port)
{
	return (volatile avr32_gpio_port_t *)(AVR32_GPIO_ADDRESS
8000348e:	e0 28 d8 00 	sub	r8,55296
{
	if (level) {
		arch_ioport_pin_to_base(pin)->ovrs
			= arch_ioport_pin_to_mask(pin);
	} else {
		arch_ioport_pin_to_base(pin)->ovrc
80003492:	ee f9 ff dc 	ld.w	r9,r7[-36]
80003496:	ef 49 ff fc 	st.w	r7[-4],r9
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(
		ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
8000349a:	ee f9 ff fc 	ld.w	r9,r7[-4]
8000349e:	f3 d9 c0 05 	bfextu	r9,r9,0x0,0x5
800034a2:	30 1a       	mov	r10,1
800034a4:	f4 09 09 49 	lsl	r9,r10,r9
{
	if (level) {
		arch_ioport_pin_to_base(pin)->ovrs
			= arch_ioport_pin_to_mask(pin);
	} else {
		arch_ioport_pin_to_base(pin)->ovrc
800034a8:	f1 49 00 58 	st.w	r8[88],r9
}
800034ac:	2f 4d       	sub	sp,-48
800034ae:	e3 cd 80 80 	ldm	sp++,r7,pc

800034b2 <spi_put>:
 * \param spi Base address of the SPI instance.
 * \param data The data byte to be loaded
 *
 */
static inline void spi_put(volatile avr32_spi_t *spi, uint16_t data)
{
800034b2:	eb cd 40 80 	pushm	r7,lr
800034b6:	1a 97       	mov	r7,sp
800034b8:	20 2d       	sub	sp,8
800034ba:	ef 4c ff fc 	st.w	r7[-4],r12
800034be:	16 98       	mov	r8,r11
800034c0:	ef 58 ff f8 	st.h	r7[-8],r8
	spi->tdr = data << AVR32_SPI_TDR_TD_OFFSET;
800034c4:	ef 19 ff f8 	ld.uh	r9,r7[-8]
800034c8:	ee f8 ff fc 	ld.w	r8,r7[-4]
800034cc:	91 39       	st.w	r8[0xc],r9
}
800034ce:	2f ed       	sub	sp,-8
800034d0:	e3 cd 80 80 	ldm	sp++,r7,pc

800034d4 <spi_get>:
 * \param spi Base address of the SPI instance.
 * \return The data byte
 *
 */
static inline uint16_t spi_get(volatile avr32_spi_t *spi)
{
800034d4:	eb cd 40 80 	pushm	r7,lr
800034d8:	1a 97       	mov	r7,sp
800034da:	20 1d       	sub	sp,4
800034dc:	ef 4c ff fc 	st.w	r7[-4],r12
	return (spi->rdr >> AVR32_SPI_RDR_RD_OFFSET);
800034e0:	ee f8 ff fc 	ld.w	r8,r7[-4]
800034e4:	70 28       	ld.w	r8,r8[0x8]
800034e6:	5c 88       	casts.h	r8
}
800034e8:	10 9c       	mov	r12,r8
800034ea:	2f fd       	sub	sp,-4
800034ec:	e3 cd 80 80 	ldm	sp++,r7,pc

800034f0 <sleepmgr_lock_mode>:
 * not put the device to sleep in the deeper sleep modes.
 *
 * \param mode Sleep mode to lock.
 */
static inline void sleepmgr_lock_mode(enum sleepmgr_mode mode)
{
800034f0:	eb cd 40 80 	pushm	r7,lr
800034f4:	1a 97       	mov	r7,sp
800034f6:	20 2d       	sub	sp,8
800034f8:	ef 4c ff f8 	st.w	r7[-8],r12
#ifdef CONFIG_SLEEPMGR_ENABLE
	irqflags_t flags;

	if(sleepmgr_locks[mode] >= 0xff) {
800034fc:	ee f8 ff f8 	ld.w	r8,r7[-8]
80003500:	48 f9       	lddpc	r9,8000353c <sleepmgr_lock_mode+0x4c>
80003502:	f2 08 07 09 	ld.ub	r9,r9[r8]
80003506:	3f f8       	mov	r8,-1
80003508:	f0 09 18 00 	cp.b	r9,r8
8000350c:	c0 21       	brne	80003510 <sleepmgr_lock_mode+0x20>
		while (true) {
			// Warning: maximum value of sleepmgr_locks buffer is no more than 255.
			// Check APP or change the data type to uint16_t.
		}
8000350e:	c0 08       	rjmp	8000350e <sleepmgr_lock_mode+0x1e>
	}

	// Enter a critical section
	flags = cpu_irq_save();
80003510:	f0 1f 00 0c 	mcall	80003540 <sleepmgr_lock_mode+0x50>
80003514:	18 98       	mov	r8,r12
80003516:	ef 48 ff fc 	st.w	r7[-4],r8

	++sleepmgr_locks[mode];
8000351a:	ee f8 ff f8 	ld.w	r8,r7[-8]
8000351e:	48 89       	lddpc	r9,8000353c <sleepmgr_lock_mode+0x4c>
80003520:	f2 08 07 09 	ld.ub	r9,r9[r8]
80003524:	2f f9       	sub	r9,-1
80003526:	5c 59       	castu.b	r9
80003528:	48 5a       	lddpc	r10,8000353c <sleepmgr_lock_mode+0x4c>
8000352a:	f4 08 0b 09 	st.b	r10[r8],r9

	// Leave the critical section
	cpu_irq_restore(flags);
8000352e:	ee fc ff fc 	ld.w	r12,r7[-4]
80003532:	f0 1f 00 05 	mcall	80003544 <sleepmgr_lock_mode+0x54>
#else
	UNUSED(mode);
#endif /* CONFIG_SLEEPMGR_ENABLE */
}
80003536:	2f ed       	sub	sp,-8
80003538:	e3 cd 80 80 	ldm	sp++,r7,pc
8000353c:	00 00       	add	r0,r0
8000353e:	07 78       	ld.ub	r8,--r3
80003540:	80 00       	ld.sh	r0,r0[0x0]
80003542:	30 90       	mov	r0,9
80003544:	80 00       	ld.sh	r0,r0[0x0]
80003546:	30 d0       	mov	r0,13

80003548 <com_spi_interrupt_handler>:


motor_values_t speed_1;

ISR(com_spi_interrupt_handler, AVR32_SPI_IRQ_GROUP, SPI_ARDU_IRQ_LEVEL)
{
80003548:	eb cd 40 80 	pushm	r7,lr
8000354c:	1a 97       	mov	r7,sp
8000354e:	20 9d       	sub	sp,36
	irqflags_t flags = cpu_irq_save();
80003550:	f0 1f 00 62 	mcall	800036d8 <com_spi_interrupt_handler+0x190>
80003554:	18 98       	mov	r8,r12
80003556:	ef 48 ff f8 	st.w	r7[-8],r8
	
	pdca_disable(PDCA_CHANNEL_SPI_RX);
8000355a:	30 0c       	mov	r12,0
8000355c:	f0 1f 00 60 	mcall	800036dc <com_spi_interrupt_handler+0x194>
	pdca_disable(PDCA_CHANNEL_SPI_TX);
80003560:	30 1c       	mov	r12,1
80003562:	f0 1f 00 5f 	mcall	800036dc <com_spi_interrupt_handler+0x194>
	volatile pdca_channel_options_t pdca_opt;
	pdca_opt.transfer_size	= PDCA_TRANSFER_SIZE_BYTE;
80003566:	30 08       	mov	r8,0
80003568:	ef 48 ff f0 	st.w	r7[-16],r8
	pdca_opt.etrig			= false;
8000356c:	30 08       	mov	r8,0
8000356e:	ef 68 ff f4 	st.b	r7[-12],r8
	pdca_opt.r_addr			= NULL;
80003572:	30 08       	mov	r8,0
80003574:	ef 48 ff e4 	st.w	r7[-28],r8
	pdca_opt.r_size			= 0;
80003578:	30 08       	mov	r8,0
8000357a:	ef 48 ff e8 	st.w	r7[-24],r8
	
	uint8_t cmd = spi_get(SPI_ARDU);
8000357e:	fe 7c 3c 00 	mov	r12,-50176
80003582:	f0 1f 00 58 	mcall	800036e0 <com_spi_interrupt_handler+0x198>
80003586:	18 98       	mov	r8,r12
80003588:	5c 88       	casts.h	r8
8000358a:	ef 68 ff ff 	st.b	r7[-1],r8
	spi_put(SPI_ARDU, cmd);
8000358e:	ef 38 ff ff 	ld.ub	r8,r7[-1]
80003592:	10 9b       	mov	r11,r8
80003594:	fe 7c 3c 00 	mov	r12,-50176
80003598:	f0 1f 00 53 	mcall	800036e4 <com_spi_interrupt_handler+0x19c>
		//usart_write_line(USART,"CMD: ");
		//usart_putchar(USART,cmd);
		//usart_putchar(USART,'\n');
	//#endif
	
	switch (cmd)
8000359c:	ef 38 ff ff 	ld.ub	r8,r7[-1]
800035a0:	58 58       	cp.w	r8,5
800035a2:	c6 60       	breq	8000366e <com_spi_interrupt_handler+0x126>
800035a4:	e0 89 00 05 	brgt	800035ae <com_spi_interrupt_handler+0x66>
800035a8:	58 28       	cp.w	r8,2
800035aa:	c0 a0       	breq	800035be <com_spi_interrupt_handler+0x76>
800035ac:	c8 e8       	rjmp	800036c8 <com_spi_interrupt_handler+0x180>
800035ae:	e0 48 00 28 	cp.w	r8,40
800035b2:	e0 80 00 8a 	breq	800036c6 <com_spi_interrupt_handler+0x17e>
800035b6:	e0 48 00 99 	cp.w	r8,153
800035ba:	c2 e0       	breq	80003616 <com_spi_interrupt_handler+0xce>
800035bc:	c8 68       	rjmp	800036c8 <com_spi_interrupt_handler+0x180>
	{
		case SPI_CMD_EULER_COORD_BATT:
			
			pdca_opt.pid			= AVR32_SPI_PDCA_ID_RX;
800035be:	30 38       	mov	r8,3
800035c0:	ef 48 ff ec 	st.w	r7[-20],r8
			pdca_opt.addr			= (void *)&communication_frame_in;
800035c4:	4c 98       	lddpc	r8,800036e8 <com_spi_interrupt_handler+0x1a0>
800035c6:	ef 48 ff dc 	st.w	r7[-36],r8
			pdca_opt.size			= SPI_CMD_EULER_COORD_BATT_NUM_BYTES;
800035ca:	30 98       	mov	r8,9
800035cc:	ef 48 ff e0 	st.w	r7[-32],r8
			pdca_init_channel(PDCA_CHANNEL_SPI_RX,&pdca_opt);
800035d0:	ee c8 00 24 	sub	r8,r7,36
800035d4:	10 9b       	mov	r11,r8
800035d6:	30 0c       	mov	r12,0
800035d8:	f0 1f 00 45 	mcall	800036ec <com_spi_interrupt_handler+0x1a4>
			
			pdca_opt.pid			= AVR32_SPI_PDCA_ID_TX;
800035dc:	30 f8       	mov	r8,15
800035de:	ef 48 ff ec 	st.w	r7[-20],r8
			pdca_opt.addr			= (void *)&communication_frame_out;
800035e2:	4c 48       	lddpc	r8,800036f0 <com_spi_interrupt_handler+0x1a8>
800035e4:	ef 48 ff dc 	st.w	r7[-36],r8
			pdca_opt.size			= SPI_CMD_EULER_COORD_BATT_NUM_BYTES;
800035e8:	30 98       	mov	r8,9
800035ea:	ef 48 ff e0 	st.w	r7[-32],r8
			pdca_init_channel(PDCA_CHANNEL_SPI_TX,&pdca_opt);
800035ee:	ee c8 00 24 	sub	r8,r7,36
800035f2:	10 9b       	mov	r11,r8
800035f4:	30 1c       	mov	r12,1
800035f6:	f0 1f 00 3e 	mcall	800036ec <com_spi_interrupt_handler+0x1a4>
			
			MACRO_DIS_SPI_RX_INTR;
800035fa:	fe 78 3c 00 	mov	r8,-50176
800035fe:	30 19       	mov	r9,1
80003600:	91 69       	st.w	r8[0x18],r9
			pdca_enable_interrupt_transfer_complete(PDCA_CHANNEL_SPI_RX);
80003602:	30 0c       	mov	r12,0
80003604:	f0 1f 00 3c 	mcall	800036f4 <com_spi_interrupt_handler+0x1ac>
			
			pdca_enable(PDCA_CHANNEL_SPI_RX);
80003608:	30 0c       	mov	r12,0
8000360a:	f0 1f 00 3c 	mcall	800036f8 <com_spi_interrupt_handler+0x1b0>
			pdca_enable(PDCA_CHANNEL_SPI_TX);
8000360e:	30 1c       	mov	r12,1
80003610:	f0 1f 00 3a 	mcall	800036f8 <com_spi_interrupt_handler+0x1b0>
			break;
80003614:	c5 a8       	rjmp	800036c8 <com_spi_interrupt_handler+0x180>
		case SPI_CMD_MOTOR_DEBUG:
			pdca_opt.pid			= AVR32_SPI_PDCA_ID_RX;
80003616:	30 38       	mov	r8,3
80003618:	ef 48 ff ec 	st.w	r7[-20],r8
			pdca_opt.addr			= (void *)&speed_1;
8000361c:	4b 88       	lddpc	r8,800036fc <com_spi_interrupt_handler+0x1b4>
8000361e:	ef 48 ff dc 	st.w	r7[-36],r8
			pdca_opt.size			= SPI_CMD_MOTOR_DEBUG_NUM_BYTES;
80003622:	30 88       	mov	r8,8
80003624:	ef 48 ff e0 	st.w	r7[-32],r8
			pdca_init_channel(PDCA_CHANNEL_SPI_RX,&pdca_opt);
80003628:	ee c8 00 24 	sub	r8,r7,36
8000362c:	10 9b       	mov	r11,r8
8000362e:	30 0c       	mov	r12,0
80003630:	f0 1f 00 2f 	mcall	800036ec <com_spi_interrupt_handler+0x1a4>
			
			pdca_opt.pid			= AVR32_SPI_PDCA_ID_TX;
80003634:	30 f8       	mov	r8,15
80003636:	ef 48 ff ec 	st.w	r7[-20],r8
			pdca_opt.addr			= (void *)&esc_timer_compare_values;
8000363a:	4b 28       	lddpc	r8,80003700 <com_spi_interrupt_handler+0x1b8>
8000363c:	ef 48 ff dc 	st.w	r7[-36],r8
			pdca_opt.size			= SPI_CMD_MOTOR_DEBUG_NUM_BYTES;
80003640:	30 88       	mov	r8,8
80003642:	ef 48 ff e0 	st.w	r7[-32],r8
			pdca_init_channel(PDCA_CHANNEL_SPI_TX,&pdca_opt);
80003646:	ee c8 00 24 	sub	r8,r7,36
8000364a:	10 9b       	mov	r11,r8
8000364c:	30 1c       	mov	r12,1
8000364e:	f0 1f 00 28 	mcall	800036ec <com_spi_interrupt_handler+0x1a4>
			
			MACRO_DIS_SPI_RX_INTR;
80003652:	fe 78 3c 00 	mov	r8,-50176
80003656:	30 19       	mov	r9,1
80003658:	91 69       	st.w	r8[0x18],r9
			
			pdca_enable_interrupt_transfer_complete(PDCA_CHANNEL_SPI_RX);
8000365a:	30 0c       	mov	r12,0
8000365c:	f0 1f 00 26 	mcall	800036f4 <com_spi_interrupt_handler+0x1ac>
			
			pdca_enable(PDCA_CHANNEL_SPI_RX);
80003660:	30 0c       	mov	r12,0
80003662:	f0 1f 00 26 	mcall	800036f8 <com_spi_interrupt_handler+0x1b0>
			pdca_enable(PDCA_CHANNEL_SPI_TX);
80003666:	30 1c       	mov	r12,1
80003668:	f0 1f 00 24 	mcall	800036f8 <com_spi_interrupt_handler+0x1b0>
			break;
8000366c:	c2 e8       	rjmp	800036c8 <com_spi_interrupt_handler+0x180>
		case SPI_CMD_SET_WRITE:
			break;
		case SPI_CMD_EULER_COORD_BATT_DIAG:
			pdca_opt.pid			= AVR32_SPI_PDCA_ID_RX;
8000366e:	30 38       	mov	r8,3
80003670:	ef 48 ff ec 	st.w	r7[-20],r8
			pdca_opt.addr			= (void *)&communication_frame_in;
80003674:	49 d8       	lddpc	r8,800036e8 <com_spi_interrupt_handler+0x1a0>
80003676:	ef 48 ff dc 	st.w	r7[-36],r8
			pdca_opt.size			= SPI_CMD_EULER_COORD_BATT_DIAG_NUM_BYTES;
8000367a:	31 08       	mov	r8,16
8000367c:	ef 48 ff e0 	st.w	r7[-32],r8
			pdca_init_channel(PDCA_CHANNEL_SPI_RX,&pdca_opt);
80003680:	ee c8 00 24 	sub	r8,r7,36
80003684:	10 9b       	mov	r11,r8
80003686:	30 0c       	mov	r12,0
80003688:	f0 1f 00 19 	mcall	800036ec <com_spi_interrupt_handler+0x1a4>
		
			pdca_opt.pid			= AVR32_SPI_PDCA_ID_TX;
8000368c:	30 f8       	mov	r8,15
8000368e:	ef 48 ff ec 	st.w	r7[-20],r8
			pdca_opt.addr			= (void *)&communication_frame_out;
80003692:	49 88       	lddpc	r8,800036f0 <com_spi_interrupt_handler+0x1a8>
80003694:	ef 48 ff dc 	st.w	r7[-36],r8
			pdca_opt.size			= SPI_CMD_EULER_COORD_BATT_DIAG_NUM_BYTES;
80003698:	31 08       	mov	r8,16
8000369a:	ef 48 ff e0 	st.w	r7[-32],r8
			pdca_init_channel(PDCA_CHANNEL_SPI_TX,&pdca_opt);
8000369e:	ee c8 00 24 	sub	r8,r7,36
800036a2:	10 9b       	mov	r11,r8
800036a4:	30 1c       	mov	r12,1
800036a6:	f0 1f 00 12 	mcall	800036ec <com_spi_interrupt_handler+0x1a4>
		
			MACRO_DIS_SPI_RX_INTR;
800036aa:	fe 78 3c 00 	mov	r8,-50176
800036ae:	30 19       	mov	r9,1
800036b0:	91 69       	st.w	r8[0x18],r9
		
			pdca_enable_interrupt_transfer_complete(PDCA_CHANNEL_SPI_RX);
800036b2:	30 0c       	mov	r12,0
800036b4:	f0 1f 00 10 	mcall	800036f4 <com_spi_interrupt_handler+0x1ac>
		
			pdca_enable(PDCA_CHANNEL_SPI_RX);
800036b8:	30 0c       	mov	r12,0
800036ba:	f0 1f 00 10 	mcall	800036f8 <com_spi_interrupt_handler+0x1b0>
			pdca_enable(PDCA_CHANNEL_SPI_TX);
800036be:	30 1c       	mov	r12,1
800036c0:	f0 1f 00 0e 	mcall	800036f8 <com_spi_interrupt_handler+0x1b0>
800036c4:	c0 28       	rjmp	800036c8 <com_spi_interrupt_handler+0x180>
			
			pdca_enable(PDCA_CHANNEL_SPI_RX);
			pdca_enable(PDCA_CHANNEL_SPI_TX);
			break;
		case SPI_CMD_SET_WRITE:
			break;
800036c6:	d7 03       	nop
			break;
		default:
			break;
	}
	
	cpu_irq_restore(flags);
800036c8:	ee fc ff f8 	ld.w	r12,r7[-8]
800036cc:	f0 1f 00 0e 	mcall	80003704 <com_spi_interrupt_handler+0x1bc>
};
800036d0:	2f 7d       	sub	sp,-36
800036d2:	e3 cd 40 80 	ldm	sp++,r7,lr
800036d6:	d6 03       	rete
800036d8:	80 00       	ld.sh	r0,r0[0x0]
800036da:	30 90       	mov	r0,9
800036dc:	80 00       	ld.sh	r0,r0[0x0]
800036de:	2f a8       	sub	r8,-6
800036e0:	80 00       	ld.sh	r0,r0[0x0]
800036e2:	34 d4       	mov	r4,77
800036e4:	80 00       	ld.sh	r0,r0[0x0]
800036e6:	34 b2       	mov	r2,75
800036e8:	00 00       	add	r0,r0
800036ea:	07 00       	ld.w	r0,r3++
800036ec:	80 00       	ld.sh	r0,r0[0x0]
800036ee:	30 28       	mov	r8,2
800036f0:	00 00       	add	r0,r0
800036f2:	07 18       	ld.sh	r8,r3++
800036f4:	80 00       	ld.sh	r0,r0[0x0]
800036f6:	2f c8       	sub	r8,-4
800036f8:	80 00       	ld.sh	r0,r0[0x0]
800036fa:	2f b8       	sub	r8,-5
800036fc:	00 00       	add	r0,r0
800036fe:	06 88       	andn	r8,r3
80003700:	00 00       	add	r0,r0
80003702:	06 80       	andn	r0,r3
80003704:	80 00       	ld.sh	r0,r0[0x0]
80003706:	30 d0       	mov	r0,13

80003708 <com_pdca_interrupt_handler>:

ISR(com_pdca_interrupt_handler, AVR32_PDCA_IRQ_GROUP, PDCA_IRQ_LEVEL)
{
80003708:	eb cd 40 80 	pushm	r7,lr
8000370c:	1a 97       	mov	r7,sp
	//#ifdef USART_DEBUG
		//usart_write_line(USART,"CMD END\n");
	//#endif
	pdca_disable_interrupt_transfer_complete(PDCA_CHANNEL_SPI_RX);
8000370e:	30 0c       	mov	r12,0
80003710:	f0 1f 00 08 	mcall	80003730 <com_pdca_interrupt_handler+0x28>
	pdca_disable(PDCA_CHANNEL_SPI_RX);
80003714:	30 0c       	mov	r12,0
80003716:	f0 1f 00 08 	mcall	80003734 <com_pdca_interrupt_handler+0x2c>
	pdca_disable(PDCA_CHANNEL_SPI_TX);
8000371a:	30 1c       	mov	r12,1
8000371c:	f0 1f 00 06 	mcall	80003734 <com_pdca_interrupt_handler+0x2c>
	//spi_get(SPI_ARDU);
	MACRO_EN_SPI_RX_INTR;
80003720:	fe 78 3c 00 	mov	r8,-50176
80003724:	30 19       	mov	r9,1
80003726:	91 59       	st.w	r8[0x14],r9
};
80003728:	e3 cd 40 80 	ldm	sp++,r7,lr
8000372c:	d6 03       	rete
8000372e:	00 00       	add	r0,r0
80003730:	80 00       	ld.sh	r0,r0[0x0]
80003732:	30 00       	mov	r0,0
80003734:	80 00       	ld.sh	r0,r0[0x0]
80003736:	2f a8       	sub	r8,-6

80003738 <com_spi_init>:

spi_status_t com_spi_init(void)
{
80003738:	eb cd 40 80 	pushm	r7,lr
8000373c:	1a 97       	mov	r7,sp
8000373e:	20 1d       	sub	sp,4
	ioport_set_pin_dir(MISO_REG,IOPORT_DIR_OUTPUT);
80003740:	30 1b       	mov	r11,1
80003742:	30 0c       	mov	r12,0
80003744:	f0 1f 00 26 	mcall	800037dc <com_spi_init+0xa4>
	ioport_set_pin_dir(MOSI_REG,IOPORT_DIR_INPUT);
80003748:	30 0b       	mov	r11,0
8000374a:	30 1c       	mov	r12,1
8000374c:	f0 1f 00 24 	mcall	800037dc <com_spi_init+0xa4>
	ioport_set_pin_dir(SCK_REG, IOPORT_DIR_INPUT);
80003750:	30 0b       	mov	r11,0
80003752:	30 2c       	mov	r12,2
80003754:	f0 1f 00 22 	mcall	800037dc <com_spi_init+0xa4>
	ioport_set_pin_level(MISO_REG,IOPORT_PIN_LEVEL_LOW);
80003758:	30 0b       	mov	r11,0
8000375a:	30 0c       	mov	r12,0
8000375c:	f0 1f 00 21 	mcall	800037e0 <com_spi_init+0xa8>
	
	static const gpio_map_t SPI_GPIO_MAP =	{{MISO_REG, 0},{MOSI_REG, 0},{SCK_REG,0}};	 //TODO: DEFINE FUNCTION_A 0
	gpio_enable_module(SPI_GPIO_MAP,3);
80003760:	30 3b       	mov	r11,3
80003762:	4a 1c       	lddpc	r12,800037e4 <com_spi_init+0xac>
80003764:	f0 1f 00 21 	mcall	800037e8 <com_spi_init+0xb0>
	
	sysclk_enable_peripheral_clock(SPI_ARDU);
80003768:	fe 7c 3c 00 	mov	r12,-50176
8000376c:	f0 1f 00 20 	mcall	800037ec <com_spi_init+0xb4>
	
	spi_initSlave(SPI_ARDU,8,SPI_MODE_0);
80003770:	30 0a       	mov	r10,0
80003772:	30 8b       	mov	r11,8
80003774:	fe 7c 3c 00 	mov	r12,-50176
80003778:	f0 1f 00 1e 	mcall	800037f0 <com_spi_init+0xb8>
	
	
	bool global_interrupt_enabled = cpu_irq_is_enabled ();
8000377c:	e1 b8 00 00 	mfsr	r8,0x0
80003780:	10 9c       	mov	r12,r8
80003782:	f0 1f 00 1d 	mcall	800037f4 <com_spi_init+0xbc>
80003786:	18 98       	mov	r8,r12
80003788:	ef 68 ff ff 	st.b	r7[-1],r8
	if (global_interrupt_enabled) cpu_irq_disable();
8000378c:	ef 39 ff ff 	ld.ub	r9,r7[-1]
80003790:	30 08       	mov	r8,0
80003792:	f0 09 18 00 	cp.b	r9,r8
80003796:	c0 20       	breq	8000379a <com_spi_init+0x62>
80003798:	d3 03       	ssrf	0x10
	
	irq_register_handler(com_spi_interrupt_handler, AVR32_SPI_IRQ, SPI_ARDU_IRQ_LEVEL);
8000379a:	30 3a       	mov	r10,3
8000379c:	e0 6b 01 20 	mov	r11,288
800037a0:	49 6c       	lddpc	r12,800037f8 <com_spi_init+0xc0>
800037a2:	f0 1f 00 17 	mcall	800037fc <com_spi_init+0xc4>
	
	sysclk_enable_peripheral_clock(&AVR32_PDCA);
800037a6:	fe 7c 00 00 	mov	r12,-65536
800037aa:	f0 1f 00 11 	mcall	800037ec <com_spi_init+0xb4>
	irq_register_handler(com_pdca_interrupt_handler, PDCA_IRQ_NR, PDCA_IRQ_LEVEL);
800037ae:	30 3a       	mov	r10,3
800037b0:	36 0b       	mov	r11,96
800037b2:	49 4c       	lddpc	r12,80003800 <com_spi_init+0xc8>
800037b4:	f0 1f 00 12 	mcall	800037fc <com_spi_init+0xc4>
	
	MACRO_EN_SPI_RX_INTR;
800037b8:	fe 78 3c 00 	mov	r8,-50176
800037bc:	30 19       	mov	r9,1
800037be:	91 59       	st.w	r8[0x14],r9
	
	
	spi_enable(SPI_ARDU);
800037c0:	fe 7c 3c 00 	mov	r12,-50176
800037c4:	f0 1f 00 10 	mcall	80003804 <com_spi_init+0xcc>
	cpu_irq_enable();
800037c8:	d5 03       	csrf	0x10
	
#ifdef CONFIG_SLEEPMGR_ENABLE
	sleepmgr_lock_mode(SLEEPMGR_IDLE);	//PDCA needs HSBClock
800037ca:	30 1c       	mov	r12,1
800037cc:	f0 1f 00 0f 	mcall	80003808 <com_spi_init+0xd0>
#endif
	
	return SPI_OK;
800037d0:	30 08       	mov	r8,0
}
800037d2:	10 9c       	mov	r12,r8
800037d4:	2f fd       	sub	sp,-4
800037d6:	e3 cd 80 80 	ldm	sp++,r7,pc
800037da:	00 00       	add	r0,r0
800037dc:	80 00       	ld.sh	r0,r0[0x0]
800037de:	33 4c       	mov	r12,52
800037e0:	80 00       	ld.sh	r0,r0[0x0]
800037e2:	34 00       	mov	r0,64
800037e4:	80 00       	ld.sh	r0,r0[0x0]
800037e6:	ce 30       	breq	800037ac <com_spi_init+0x74>
800037e8:	80 00       	ld.sh	r0,r0[0x0]
800037ea:	2c a8       	sub	r8,-54
800037ec:	80 00       	ld.sh	r0,r0[0x0]
800037ee:	31 84       	mov	r4,24
800037f0:	80 00       	ld.sh	r0,r0[0x0]
800037f2:	61 8c       	ld.w	r12,r0[0x60]
800037f4:	80 00       	ld.sh	r0,r0[0x0]
800037f6:	30 ae       	mov	lr,10
800037f8:	80 00       	ld.sh	r0,r0[0x0]
800037fa:	35 48       	mov	r8,84
800037fc:	80 00       	ld.sh	r0,r0[0x0]
800037fe:	6d 94       	ld.w	r4,r6[0x64]
80003800:	80 00       	ld.sh	r0,r0[0x0]
80003802:	37 08       	mov	r8,112
80003804:	80 00       	ld.sh	r0,r0[0x0]
80003806:	62 16       	ld.w	r6,r1[0x4]
80003808:	80 00       	ld.sh	r0,r0[0x0]
8000380a:	34 f0       	mov	r0,79

8000380c <usart_init>:

void usart_init(void)
{
8000380c:	eb cd 40 80 	pushm	r7,lr
80003810:	1a 97       	mov	r7,sp
80003812:	20 3d       	sub	sp,12
	
	ioport_set_pin_dir(USART_TX,IOPORT_DIR_OUTPUT);
80003814:	30 1b       	mov	r11,1
80003816:	31 3c       	mov	r12,19
80003818:	f0 1f 00 17 	mcall	80003874 <usart_init+0x68>
	ioport_set_pin_dir(USART_RX,IOPORT_DIR_INPUT);
8000381c:	30 0b       	mov	r11,0
8000381e:	31 2c       	mov	r12,18
80003820:	f0 1f 00 15 	mcall	80003874 <usart_init+0x68>
	
	static const gpio_map_t USART_GPIO_MAP =	{{USART_RX, USART_RX_PER_FUNC},{USART_TX, USART_TX_PER_FUNC}};
	gpio_enable_module(USART_GPIO_MAP,2);
80003824:	30 2b       	mov	r11,2
80003826:	49 5c       	lddpc	r12,80003878 <usart_init+0x6c>
80003828:	f0 1f 00 15 	mcall	8000387c <usart_init+0x70>
		
	sysclk_enable_peripheral_clock(USART);
8000382c:	fe 7c 30 00 	mov	r12,-53248
80003830:	f0 1f 00 14 	mcall	80003880 <usart_init+0x74>
	
	usart_options_t opt;
	opt.baudrate = USART_BAUD;
80003834:	e0 68 96 00 	mov	r8,38400
80003838:	ef 48 ff f4 	st.w	r7[-12],r8
	opt.charlength = USART_CHARLENGTH;
8000383c:	30 88       	mov	r8,8
8000383e:	ef 68 ff f8 	st.b	r7[-8],r8
	opt.channelmode = USART_CHMODE;
80003842:	30 08       	mov	r8,0
80003844:	ef 68 ff fc 	st.b	r7[-4],r8
	opt.paritytype = USART_PARITY;
80003848:	30 48       	mov	r8,4
8000384a:	ef 68 ff f9 	st.b	r7[-7],r8
	opt.stopbits = USART_STOP;	
8000384e:	30 08       	mov	r8,0
80003850:	ef 58 ff fa 	st.h	r7[-6],r8
	usart_init_rs232(USART, &opt, sysclk_get_pba_hz());
80003854:	f0 1f 00 0c 	mcall	80003884 <usart_init+0x78>
80003858:	18 98       	mov	r8,r12
8000385a:	10 99       	mov	r9,r8
8000385c:	ee c8 00 0c 	sub	r8,r7,12
80003860:	12 9a       	mov	r10,r9
80003862:	10 9b       	mov	r11,r8
80003864:	fe 7c 30 00 	mov	r12,-53248
80003868:	f0 1f 00 08 	mcall	80003888 <usart_init+0x7c>
}
8000386c:	2f dd       	sub	sp,-12
8000386e:	e3 cd 80 80 	ldm	sp++,r7,pc
80003872:	00 00       	add	r0,r0
80003874:	80 00       	ld.sh	r0,r0[0x0]
80003876:	33 4c       	mov	r12,52
80003878:	80 00       	ld.sh	r0,r0[0x0]
8000387a:	ce 20       	breq	8000383e <usart_init+0x32>
8000387c:	80 00       	ld.sh	r0,r0[0x0]
8000387e:	2c a8       	sub	r8,-54
80003880:	80 00       	ld.sh	r0,r0[0x0]
80003882:	31 84       	mov	r4,24
80003884:	80 00       	ld.sh	r0,r0[0x0]
80003886:	31 0c       	mov	r12,16
80003888:	80 00       	ld.sh	r0,r0[0x0]
8000388a:	6a 28       	ld.w	r8,r5[0x8]

8000388c <cpu_irq_save>:
#endif

typedef uint32_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
8000388c:	eb cd 40 80 	pushm	r7,lr
80003890:	1a 97       	mov	r7,sp
80003892:	20 1d       	sub	sp,4
	volatile irqflags_t flags;

	flags = sysreg_read(AVR32_SR);
80003894:	e1 b8 00 00 	mfsr	r8,0x0
80003898:	ef 48 ff fc 	st.w	r7[-4],r8
	cpu_irq_disable();
8000389c:	d3 03       	ssrf	0x10

	return flags;
8000389e:	ee f8 ff fc 	ld.w	r8,r7[-4]
}
800038a2:	10 9c       	mov	r12,r8
800038a4:	2f fd       	sub	sp,-4
800038a6:	e3 cd 80 80 	ldm	sp++,r7,pc

800038aa <cpu_irq_is_enabled_flags>:

static inline bool cpu_irq_is_enabled_flags(irqflags_t flags)
{
800038aa:	eb cd 40 80 	pushm	r7,lr
800038ae:	1a 97       	mov	r7,sp
800038b0:	20 1d       	sub	sp,4
800038b2:	ef 4c ff fc 	st.w	r7[-4],r12
	return !(flags & AVR32_SR_GM_MASK);
800038b6:	ee f8 ff fc 	ld.w	r8,r7[-4]
800038ba:	e6 18 00 01 	andh	r8,0x1,COH
800038be:	5f 08       	sreq	r8
800038c0:	5c 58       	castu.b	r8
}
800038c2:	10 9c       	mov	r12,r8
800038c4:	2f fd       	sub	sp,-4
800038c6:	e3 cd 80 80 	ldm	sp++,r7,pc
800038ca:	d7 03       	nop

800038cc <cpu_irq_restore>:

static inline void cpu_irq_restore(irqflags_t flags)
{
800038cc:	eb cd 40 80 	pushm	r7,lr
800038d0:	1a 97       	mov	r7,sp
800038d2:	20 1d       	sub	sp,4
800038d4:	ef 4c ff fc 	st.w	r7[-4],r12
	barrier();

   /* Restore the global IRQ mask status flag if it was previously set */
   if ( cpu_irq_is_enabled_flags(flags) ) {
800038d8:	ee fc ff fc 	ld.w	r12,r7[-4]
800038dc:	f0 1f 00 05 	mcall	800038f0 <cpu_irq_restore+0x24>
800038e0:	18 98       	mov	r8,r12
800038e2:	58 08       	cp.w	r8,0
800038e4:	c0 20       	breq	800038e8 <cpu_irq_restore+0x1c>
      cpu_irq_enable();
800038e6:	d5 03       	csrf	0x10
   }

	barrier();
}
800038e8:	2f fd       	sub	sp,-4
800038ea:	e3 cd 80 80 	ldm	sp++,r7,pc
800038ee:	00 00       	add	r0,r0
800038f0:	80 00       	ld.sh	r0,r0[0x0]
800038f2:	38 aa       	mov	r10,-118

800038f4 <sysclk_get_main_hz>:
 */
#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
extern bool sysclk_initialized;
#endif
static inline uint32_t sysclk_get_main_hz(void)
{
800038f4:	eb cd 40 80 	pushm	r7,lr
800038f8:	1a 97       	mov	r7,sp
	case SYSCLK_SRC_PLL1:
		return pll_get_default_rate(1);
#endif

	case SYSCLK_SRC_RC120M:
		return OSC_RC120M_NOMINAL_HZ;
800038fa:	e0 68 0e 00 	mov	r8,3584
800038fe:	ea 18 07 27 	orh	r8,0x727

	default:
		/* unhandled_case(CONFIG_SYSCLK_SOURCE); */
		return 0;
	}
}
80003902:	10 9c       	mov	r12,r8
80003904:	e3 cd 80 80 	ldm	sp++,r7,pc

80003908 <sysclk_get_pba_hz>:
 * \brief Return the current rate in Hz of the Peripheral Bus A clock
 *
 * \return Frequency of the Peripheral Bus A clock, in Hz.
 */
static inline uint32_t sysclk_get_pba_hz(void)
{
80003908:	eb cd 40 80 	pushm	r7,lr
8000390c:	1a 97       	mov	r7,sp
	return sysclk_get_main_hz() >> CONFIG_SYSCLK_PBA_DIV;
8000390e:	f0 1f 00 04 	mcall	8000391c <sysclk_get_pba_hz+0x14>
80003912:	18 98       	mov	r8,r12
80003914:	a3 88       	lsr	r8,0x2
}
80003916:	10 9c       	mov	r12,r8
80003918:	e3 cd 80 80 	ldm	sp++,r7,pc
8000391c:	80 00       	ld.sh	r0,r0[0x0]
8000391e:	38 f4       	mov	r4,-113

80003920 <sysclk_enable_hsb_module>:
/**
 * \brief Enable a module clock derived from the HSB clock
 * \param index Index of the module clock in the HSBMASK register
 */
static inline void sysclk_enable_hsb_module(unsigned int index)
{
80003920:	eb cd 40 80 	pushm	r7,lr
80003924:	1a 97       	mov	r7,sp
80003926:	20 1d       	sub	sp,4
80003928:	ef 4c ff fc 	st.w	r7[-4],r12
	sysclk_priv_enable_module(AVR32_PM_CLK_GRP_HSB, index);
8000392c:	ee fb ff fc 	ld.w	r11,r7[-4]
80003930:	30 1c       	mov	r12,1
80003932:	f0 1f 00 03 	mcall	8000393c <sysclk_enable_hsb_module+0x1c>
}
80003936:	2f fd       	sub	sp,-4
80003938:	e3 cd 80 80 	ldm	sp++,r7,pc
8000393c:	80 00       	ld.sh	r0,r0[0x0]
8000393e:	5f b0       	srhi	r0

80003940 <sysclk_enable_pba_module>:
/**
 * \brief Enable a module clock derived from the PBA clock
 * \param index Index of the module clock in the PBAMASK register
 */
static inline void sysclk_enable_pba_module(unsigned int index)
{
80003940:	eb cd 40 80 	pushm	r7,lr
80003944:	1a 97       	mov	r7,sp
80003946:	20 1d       	sub	sp,4
80003948:	ef 4c ff fc 	st.w	r7[-4],r12
	sysclk_priv_enable_module(AVR32_PM_CLK_GRP_PBA, index);
8000394c:	ee fb ff fc 	ld.w	r11,r7[-4]
80003950:	30 2c       	mov	r12,2
80003952:	f0 1f 00 03 	mcall	8000395c <sysclk_enable_pba_module+0x1c>
}
80003956:	2f fd       	sub	sp,-4
80003958:	e3 cd 80 80 	ldm	sp++,r7,pc
8000395c:	80 00       	ld.sh	r0,r0[0x0]
8000395e:	5f b0       	srhi	r0

80003960 <sysclk_enable_pbb_module>:
/**
 * \brief Enable a module clock derived from the PBB clock
 * \param index Index of the module clock in the PBBMASK register
 */
static inline void sysclk_enable_pbb_module(unsigned int index)
{
80003960:	eb cd 40 80 	pushm	r7,lr
80003964:	1a 97       	mov	r7,sp
80003966:	20 1d       	sub	sp,4
80003968:	ef 4c ff fc 	st.w	r7[-4],r12
	sysclk_priv_enable_module(AVR32_PM_CLK_GRP_PBB, index);
8000396c:	ee fb ff fc 	ld.w	r11,r7[-4]
80003970:	30 3c       	mov	r12,3
80003972:	f0 1f 00 03 	mcall	8000397c <sysclk_enable_pbb_module+0x1c>
}
80003976:	2f fd       	sub	sp,-4
80003978:	e3 cd 80 80 	ldm	sp++,r7,pc
8000397c:	80 00       	ld.sh	r0,r0[0x0]
8000397e:	5f b0       	srhi	r0

80003980 <sysclk_enable_peripheral_clock>:
 *  has an associated clock on the HSB bus, this will be enabled also.
 *
 * \param module Pointer to the module's base address.
 */
static inline void sysclk_enable_peripheral_clock(const volatile void *module)
{
80003980:	eb cd 40 80 	pushm	r7,lr
80003984:	1a 97       	mov	r7,sp
80003986:	20 1d       	sub	sp,4
80003988:	ef 4c ff fc 	st.w	r7[-4],r12
	switch ((uintptr_t)module) {
8000398c:	ee f8 ff fc 	ld.w	r8,r7[-4]
80003990:	fe 58 38 00 	cp.w	r8,-51200
80003994:	e0 80 00 8a 	breq	80003aa8 <sysclk_enable_peripheral_clock+0x128>
80003998:	e0 8b 00 33 	brhi	800039fe <sysclk_enable_peripheral_clock+0x7e>
8000399c:	fe 58 14 00 	cp.w	r8,-60416
800039a0:	c6 80       	breq	80003a70 <sysclk_enable_peripheral_clock+0xf0>
800039a2:	e0 8b 00 18 	brhi	800039d2 <sysclk_enable_peripheral_clock+0x52>
800039a6:	fe 48 14 00 	cp.w	r8,-125952
800039aa:	e0 80 00 be 	breq	80003b26 <sysclk_enable_peripheral_clock+0x1a6>
800039ae:	e0 8b 00 0b 	brhi	800039c4 <sysclk_enable_peripheral_clock+0x44>
800039b2:	fe 48 00 00 	cp.w	r8,-131072
800039b6:	e0 80 00 ad 	breq	80003b10 <sysclk_enable_peripheral_clock+0x190>
800039ba:	fe 48 10 00 	cp.w	r8,-126976
800039be:	e0 80 00 b0 	breq	80003b1e <sysclk_enable_peripheral_clock+0x19e>
		sysclk_enable_pbb_module(SYSCLK_FLASHCDW_REGS);
		break;

	default:
		Assert(false);
		return;
800039c2:	cb 98       	rjmp	80003b34 <sysclk_enable_peripheral_clock+0x1b4>
 *
 * \param module Pointer to the module's base address.
 */
static inline void sysclk_enable_peripheral_clock(const volatile void *module)
{
	switch ((uintptr_t)module) {
800039c4:	fe 58 00 00 	cp.w	r8,-65536
800039c8:	c4 90       	breq	80003a5a <sysclk_enable_peripheral_clock+0xda>
800039ca:	fe 58 10 00 	cp.w	r8,-61440
800039ce:	c4 d0       	breq	80003a68 <sysclk_enable_peripheral_clock+0xe8>
		sysclk_enable_pbb_module(SYSCLK_FLASHCDW_REGS);
		break;

	default:
		Assert(false);
		return;
800039d0:	cb 28       	rjmp	80003b34 <sysclk_enable_peripheral_clock+0x1b4>
 *
 * \param module Pointer to the module's base address.
 */
static inline void sysclk_enable_peripheral_clock(const volatile void *module)
{
	switch ((uintptr_t)module) {
800039d2:	fe 58 20 00 	cp.w	r8,-57344
800039d6:	c5 90       	breq	80003a88 <sysclk_enable_peripheral_clock+0x108>
800039d8:	e0 8b 00 09 	brhi	800039ea <sysclk_enable_peripheral_clock+0x6a>
800039dc:	fe 58 18 00 	cp.w	r8,-59392
800039e0:	c4 c0       	breq	80003a78 <sysclk_enable_peripheral_clock+0xf8>
800039e2:	fe 58 1c 00 	cp.w	r8,-58368
800039e6:	c4 d0       	breq	80003a80 <sysclk_enable_peripheral_clock+0x100>
		sysclk_enable_pbb_module(SYSCLK_FLASHCDW_REGS);
		break;

	default:
		Assert(false);
		return;
800039e8:	ca 68       	rjmp	80003b34 <sysclk_enable_peripheral_clock+0x1b4>
 *
 * \param module Pointer to the module's base address.
 */
static inline void sysclk_enable_peripheral_clock(const volatile void *module)
{
	switch ((uintptr_t)module) {
800039ea:	fe 58 30 00 	cp.w	r8,-53248
800039ee:	c5 50       	breq	80003a98 <sysclk_enable_peripheral_clock+0x118>
800039f0:	fe 58 34 00 	cp.w	r8,-52224
800039f4:	c5 60       	breq	80003aa0 <sysclk_enable_peripheral_clock+0x120>
800039f6:	fe 58 28 00 	cp.w	r8,-55296
800039fa:	c4 b0       	breq	80003a90 <sysclk_enable_peripheral_clock+0x110>
		sysclk_enable_pbb_module(SYSCLK_FLASHCDW_REGS);
		break;

	default:
		Assert(false);
		return;
800039fc:	c9 c8       	rjmp	80003b34 <sysclk_enable_peripheral_clock+0x1b4>
 *
 * \param module Pointer to the module's base address.
 */
static inline void sysclk_enable_peripheral_clock(const volatile void *module)
{
	switch ((uintptr_t)module) {
800039fe:	fe 58 50 00 	cp.w	r8,-45056
80003a02:	c6 b0       	breq	80003ad8 <sysclk_enable_peripheral_clock+0x158>
80003a04:	e0 8b 00 15 	brhi	80003a2e <sysclk_enable_peripheral_clock+0xae>
80003a08:	fe 58 44 00 	cp.w	r8,-48128
80003a0c:	c5 a0       	breq	80003ac0 <sysclk_enable_peripheral_clock+0x140>
80003a0e:	e0 8b 00 09 	brhi	80003a20 <sysclk_enable_peripheral_clock+0xa0>
80003a12:	fe 58 3c 00 	cp.w	r8,-50176
80003a16:	c4 d0       	breq	80003ab0 <sysclk_enable_peripheral_clock+0x130>
80003a18:	fe 58 40 00 	cp.w	r8,-49152
80003a1c:	c4 e0       	breq	80003ab8 <sysclk_enable_peripheral_clock+0x138>
		sysclk_enable_pbb_module(SYSCLK_FLASHCDW_REGS);
		break;

	default:
		Assert(false);
		return;
80003a1e:	c8 b8       	rjmp	80003b34 <sysclk_enable_peripheral_clock+0x1b4>
 *
 * \param module Pointer to the module's base address.
 */
static inline void sysclk_enable_peripheral_clock(const volatile void *module)
{
	switch ((uintptr_t)module) {
80003a20:	fe 58 48 00 	cp.w	r8,-47104
80003a24:	c5 20       	breq	80003ac8 <sysclk_enable_peripheral_clock+0x148>
80003a26:	fe 58 4c 00 	cp.w	r8,-46080
80003a2a:	c5 30       	breq	80003ad0 <sysclk_enable_peripheral_clock+0x150>
		sysclk_enable_pbb_module(SYSCLK_FLASHCDW_REGS);
		break;

	default:
		Assert(false);
		return;
80003a2c:	c8 48       	rjmp	80003b34 <sysclk_enable_peripheral_clock+0x1b4>
 *
 * \param module Pointer to the module's base address.
 */
static inline void sysclk_enable_peripheral_clock(const volatile void *module)
{
	switch ((uintptr_t)module) {
80003a2e:	fe 58 5c 00 	cp.w	r8,-41984
80003a32:	c5 f0       	breq	80003af0 <sysclk_enable_peripheral_clock+0x170>
80003a34:	e0 8b 00 09 	brhi	80003a46 <sysclk_enable_peripheral_clock+0xc6>
80003a38:	fe 58 54 00 	cp.w	r8,-44032
80003a3c:	c5 20       	breq	80003ae0 <sysclk_enable_peripheral_clock+0x160>
80003a3e:	fe 58 58 00 	cp.w	r8,-43008
80003a42:	c5 30       	breq	80003ae8 <sysclk_enable_peripheral_clock+0x168>
		sysclk_enable_pbb_module(SYSCLK_FLASHCDW_REGS);
		break;

	default:
		Assert(false);
		return;
80003a44:	c7 88       	rjmp	80003b34 <sysclk_enable_peripheral_clock+0x1b4>
 *
 * \param module Pointer to the module's base address.
 */
static inline void sysclk_enable_peripheral_clock(const volatile void *module)
{
	switch ((uintptr_t)module) {
80003a46:	fe 58 64 00 	cp.w	r8,-39936
80003a4a:	c5 b0       	breq	80003b00 <sysclk_enable_peripheral_clock+0x180>
80003a4c:	fe 58 68 00 	cp.w	r8,-38912
80003a50:	c5 c0       	breq	80003b08 <sysclk_enable_peripheral_clock+0x188>
80003a52:	fe 58 60 00 	cp.w	r8,-40960
80003a56:	c5 10       	breq	80003af8 <sysclk_enable_peripheral_clock+0x178>
		sysclk_enable_pbb_module(SYSCLK_FLASHCDW_REGS);
		break;

	default:
		Assert(false);
		return;
80003a58:	c6 e8       	rjmp	80003b34 <sysclk_enable_peripheral_clock+0x1b4>
 */
static inline void sysclk_enable_peripheral_clock(const volatile void *module)
{
	switch ((uintptr_t)module) {
	case AVR32_PDCA_ADDRESS:
		sysclk_enable_hsb_module(SYSCLK_PDCA_HSB);
80003a5a:	30 4c       	mov	r12,4
80003a5c:	f0 1f 00 38 	mcall	80003b3c <sysclk_enable_peripheral_clock+0x1bc>
		sysclk_enable_pba_module(SYSCLK_PDCA_PBA);
80003a60:	30 0c       	mov	r12,0
80003a62:	f0 1f 00 38 	mcall	80003b40 <sysclk_enable_peripheral_clock+0x1c0>
		break;
80003a66:	c6 78       	rjmp	80003b34 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_INTC_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_INTC);
80003a68:	30 1c       	mov	r12,1
80003a6a:	f0 1f 00 36 	mcall	80003b40 <sysclk_enable_peripheral_clock+0x1c0>
		break;
80003a6e:	c6 38       	rjmp	80003b34 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_PM_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_PM);
80003a70:	30 2c       	mov	r12,2
80003a72:	f0 1f 00 34 	mcall	80003b40 <sysclk_enable_peripheral_clock+0x1c0>
		break;
80003a76:	c5 f8       	rjmp	80003b34 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_AST_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_AST);
80003a78:	30 3c       	mov	r12,3
80003a7a:	f0 1f 00 32 	mcall	80003b40 <sysclk_enable_peripheral_clock+0x1c0>
		break;
80003a7e:	c5 b8       	rjmp	80003b34 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_WDT_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_WDT);
80003a80:	30 4c       	mov	r12,4
80003a82:	f0 1f 00 30 	mcall	80003b40 <sysclk_enable_peripheral_clock+0x1c0>
		break;
80003a86:	c5 78       	rjmp	80003b34 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_EIC_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_EIC);
80003a88:	30 5c       	mov	r12,5
80003a8a:	f0 1f 00 2e 	mcall	80003b40 <sysclk_enable_peripheral_clock+0x1c0>
		break;
80003a8e:	c5 38       	rjmp	80003b34 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_GPIO_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_GPIO);
80003a90:	30 6c       	mov	r12,6
80003a92:	f0 1f 00 2c 	mcall	80003b40 <sysclk_enable_peripheral_clock+0x1c0>
		break;
80003a96:	c4 f8       	rjmp	80003b34 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_USART0_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_USART0);
80003a98:	30 7c       	mov	r12,7
80003a9a:	f0 1f 00 2a 	mcall	80003b40 <sysclk_enable_peripheral_clock+0x1c0>
		break;
80003a9e:	c4 b8       	rjmp	80003b34 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_USART1_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_USART1);
80003aa0:	30 8c       	mov	r12,8
80003aa2:	f0 1f 00 28 	mcall	80003b40 <sysclk_enable_peripheral_clock+0x1c0>
		break;
80003aa6:	c4 78       	rjmp	80003b34 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_USART2_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_USART2);
80003aa8:	30 9c       	mov	r12,9
80003aaa:	f0 1f 00 26 	mcall	80003b40 <sysclk_enable_peripheral_clock+0x1c0>
		break;
80003aae:	c4 38       	rjmp	80003b34 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_SPI_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_SPI);
80003ab0:	30 ac       	mov	r12,10
80003ab2:	f0 1f 00 24 	mcall	80003b40 <sysclk_enable_peripheral_clock+0x1c0>
		break;
80003ab6:	c3 f8       	rjmp	80003b34 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_TWIM_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_TWIM);
80003ab8:	30 bc       	mov	r12,11
80003aba:	f0 1f 00 22 	mcall	80003b40 <sysclk_enable_peripheral_clock+0x1c0>
		break;
80003abe:	c3 b8       	rjmp	80003b34 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_TWIS_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_TWIS);
80003ac0:	30 cc       	mov	r12,12
80003ac2:	f0 1f 00 20 	mcall	80003b40 <sysclk_enable_peripheral_clock+0x1c0>
		break;
80003ac6:	c3 78       	rjmp	80003b34 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_PWMA_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_PWMA);
80003ac8:	30 dc       	mov	r12,13
80003aca:	f0 1f 00 1e 	mcall	80003b40 <sysclk_enable_peripheral_clock+0x1c0>
		break;
80003ace:	c3 38       	rjmp	80003b34 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_IISC_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_IISC);
80003ad0:	30 ec       	mov	r12,14
80003ad2:	f0 1f 00 1c 	mcall	80003b40 <sysclk_enable_peripheral_clock+0x1c0>
		break;
80003ad6:	c2 f8       	rjmp	80003b34 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_TC_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_TC);
80003ad8:	30 fc       	mov	r12,15
80003ada:	f0 1f 00 1a 	mcall	80003b40 <sysclk_enable_peripheral_clock+0x1c0>
		break;
80003ade:	c2 b8       	rjmp	80003b34 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_ADCIFD_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_ADCIFD);
80003ae0:	31 0c       	mov	r12,16
80003ae2:	f0 1f 00 18 	mcall	80003b40 <sysclk_enable_peripheral_clock+0x1c0>
		break;
80003ae6:	c2 78       	rjmp	80003b34 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_SCIF_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_SCIF);
80003ae8:	31 1c       	mov	r12,17
80003aea:	f0 1f 00 16 	mcall	80003b40 <sysclk_enable_peripheral_clock+0x1c0>
		break;
80003aee:	c2 38       	rjmp	80003b34 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_FREQM_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_FREQM);
80003af0:	31 2c       	mov	r12,18
80003af2:	f0 1f 00 14 	mcall	80003b40 <sysclk_enable_peripheral_clock+0x1c0>
		break;
80003af6:	c1 f8       	rjmp	80003b34 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_CAT_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_CAT);
80003af8:	31 3c       	mov	r12,19
80003afa:	f0 1f 00 12 	mcall	80003b40 <sysclk_enable_peripheral_clock+0x1c0>
		break;
80003afe:	c1 b8       	rjmp	80003b34 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_GLOC_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_GLOC);
80003b00:	31 4c       	mov	r12,20
80003b02:	f0 1f 00 10 	mcall	80003b40 <sysclk_enable_peripheral_clock+0x1c0>
		break;
80003b06:	c1 78       	rjmp	80003b34 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_AW_ADDRESS:
		sysclk_enable_pba_module(SYSCLK_AW);
80003b08:	31 5c       	mov	r12,21
80003b0a:	f0 1f 00 0e 	mcall	80003b40 <sysclk_enable_peripheral_clock+0x1c0>
		break;
80003b0e:	c1 38       	rjmp	80003b34 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_USBC_ADDRESS:
		sysclk_enable_hsb_module(SYSCLK_USBC_DATA);
80003b10:	30 3c       	mov	r12,3
80003b12:	f0 1f 00 0b 	mcall	80003b3c <sysclk_enable_peripheral_clock+0x1bc>
		sysclk_enable_pbb_module(SYSCLK_USBC_REGS);
80003b16:	30 0c       	mov	r12,0
80003b18:	f0 1f 00 0b 	mcall	80003b44 <sysclk_enable_peripheral_clock+0x1c4>
		break;
80003b1c:	c0 c8       	rjmp	80003b34 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_HMATRIXB_ADDRESS:
		sysclk_enable_pbb_module(SYSCLK_HMATRIX);
80003b1e:	30 1c       	mov	r12,1
80003b20:	f0 1f 00 09 	mcall	80003b44 <sysclk_enable_peripheral_clock+0x1c4>
		break;
80003b24:	c0 88       	rjmp	80003b34 <sysclk_enable_peripheral_clock+0x1b4>

	case AVR32_FLASHCDW_ADDRESS:
		sysclk_enable_hsb_module(SYSCLK_FLASHCDW_DATA);
80003b26:	30 0c       	mov	r12,0
80003b28:	f0 1f 00 05 	mcall	80003b3c <sysclk_enable_peripheral_clock+0x1bc>
		sysclk_enable_pbb_module(SYSCLK_FLASHCDW_REGS);
80003b2c:	30 2c       	mov	r12,2
80003b2e:	f0 1f 00 06 	mcall	80003b44 <sysclk_enable_peripheral_clock+0x1c4>
		break;
80003b32:	d7 03       	nop

	default:
		Assert(false);
		return;
	}
}
80003b34:	2f fd       	sub	sp,-4
80003b36:	e3 cd 80 80 	ldm	sp++,r7,pc
80003b3a:	00 00       	add	r0,r0
80003b3c:	80 00       	ld.sh	r0,r0[0x0]
80003b3e:	39 20       	mov	r0,-110
80003b40:	80 00       	ld.sh	r0,r0[0x0]
80003b42:	39 40       	mov	r0,-108
80003b44:	80 00       	ld.sh	r0,r0[0x0]
80003b46:	39 60       	mov	r0,-106

80003b48 <ioport_set_pin_dir>:
 * \param pin IOPORT pin to configure
 * \param dir Direction to set for the specified pin (\ref ioport_direction)
 */
static inline void ioport_set_pin_dir(ioport_pin_t pin,
		enum ioport_direction dir)
{
80003b48:	eb cd 40 80 	pushm	r7,lr
80003b4c:	1a 97       	mov	r7,sp
80003b4e:	20 cd       	sub	sp,48
80003b50:	ef 4c ff d4 	st.w	r7[-44],r12
80003b54:	ef 4b ff d0 	st.w	r7[-48],r11
80003b58:	ee f8 ff d4 	ld.w	r8,r7[-44]
80003b5c:	ef 48 ff dc 	st.w	r7[-36],r8
80003b60:	ee f8 ff d0 	ld.w	r8,r7[-48]
80003b64:	ef 48 ff d8 	st.w	r7[-40],r8
}

__always_inline static void arch_ioport_set_pin_dir(ioport_pin_t pin,
		enum ioport_direction dir)
{
	if (dir == IOPORT_DIR_OUTPUT) {
80003b68:	ee f8 ff d8 	ld.w	r8,r7[-40]
80003b6c:	58 18       	cp.w	r8,1
80003b6e:	c2 11       	brne	80003bb0 <ioport_set_pin_dir+0x68>
80003b70:	ee f8 ff dc 	ld.w	r8,r7[-36]
80003b74:	ef 48 ff e0 	st.w	r7[-32],r8
80003b78:	ee f8 ff e0 	ld.w	r8,r7[-32]
80003b7c:	ef 48 ff e4 	st.w	r7[-28],r8
typedef uint32_t ioport_port_t;
typedef uint32_t ioport_port_mask_t;

__always_inline static ioport_port_t arch_ioport_pin_to_port_id(ioport_pin_t pin)
{
	return pin >> 5;
80003b80:	ee f8 ff e4 	ld.w	r8,r7[-28]
80003b84:	a5 98       	lsr	r8,0x5
}

__always_inline static volatile avr32_gpio_port_t *arch_ioport_pin_to_base(
		ioport_pin_t pin)
{
	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
80003b86:	ef 48 ff e8 	st.w	r7[-24],r8

__always_inline static volatile avr32_gpio_port_t *arch_ioport_port_to_base(
		ioport_port_t port)
{
	return (volatile avr32_gpio_port_t *)(AVR32_GPIO_ADDRESS
	       + port * sizeof(avr32_gpio_port_t));
80003b8a:	ee f8 ff e8 	ld.w	r8,r7[-24]
80003b8e:	a9 78       	lsl	r8,0x9
}

__always_inline static volatile avr32_gpio_port_t *arch_ioport_port_to_base(
		ioport_port_t port)
{
	return (volatile avr32_gpio_port_t *)(AVR32_GPIO_ADDRESS
80003b90:	e0 28 d8 00 	sub	r8,55296

__always_inline static void arch_ioport_set_pin_dir(ioport_pin_t pin,
		enum ioport_direction dir)
{
	if (dir == IOPORT_DIR_OUTPUT) {
		arch_ioport_pin_to_base(pin)->oders = arch_ioport_pin_to_mask(
80003b94:	ee f9 ff dc 	ld.w	r9,r7[-36]
80003b98:	ef 49 ff ec 	st.w	r7[-20],r9
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(
		ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
80003b9c:	ee f9 ff ec 	ld.w	r9,r7[-20]
80003ba0:	f3 d9 c0 05 	bfextu	r9,r9,0x0,0x5
80003ba4:	30 1a       	mov	r10,1
80003ba6:	f4 09 09 49 	lsl	r9,r10,r9

__always_inline static void arch_ioport_set_pin_dir(ioport_pin_t pin,
		enum ioport_direction dir)
{
	if (dir == IOPORT_DIR_OUTPUT) {
		arch_ioport_pin_to_base(pin)->oders = arch_ioport_pin_to_mask(
80003baa:	f1 49 00 44 	st.w	r8[68],r9
80003bae:	c2 48       	rjmp	80003bf6 <ioport_set_pin_dir+0xae>
				pin);
	} else if (dir == IOPORT_DIR_INPUT) {
80003bb0:	ee f8 ff d8 	ld.w	r8,r7[-40]
80003bb4:	58 08       	cp.w	r8,0
80003bb6:	c2 01       	brne	80003bf6 <ioport_set_pin_dir+0xae>
80003bb8:	ee f8 ff dc 	ld.w	r8,r7[-36]
80003bbc:	ef 48 ff f0 	st.w	r7[-16],r8
80003bc0:	ee f8 ff f0 	ld.w	r8,r7[-16]
80003bc4:	ef 48 ff f4 	st.w	r7[-12],r8
typedef uint32_t ioport_port_t;
typedef uint32_t ioport_port_mask_t;

__always_inline static ioport_port_t arch_ioport_pin_to_port_id(ioport_pin_t pin)
{
	return pin >> 5;
80003bc8:	ee f8 ff f4 	ld.w	r8,r7[-12]
80003bcc:	a5 98       	lsr	r8,0x5
}

__always_inline static volatile avr32_gpio_port_t *arch_ioport_pin_to_base(
		ioport_pin_t pin)
{
	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
80003bce:	ef 48 ff f8 	st.w	r7[-8],r8

__always_inline static volatile avr32_gpio_port_t *arch_ioport_port_to_base(
		ioport_port_t port)
{
	return (volatile avr32_gpio_port_t *)(AVR32_GPIO_ADDRESS
	       + port * sizeof(avr32_gpio_port_t));
80003bd2:	ee f8 ff f8 	ld.w	r8,r7[-8]
80003bd6:	a9 78       	lsl	r8,0x9
}

__always_inline static volatile avr32_gpio_port_t *arch_ioport_port_to_base(
		ioport_port_t port)
{
	return (volatile avr32_gpio_port_t *)(AVR32_GPIO_ADDRESS
80003bd8:	e0 28 d8 00 	sub	r8,55296
{
	if (dir == IOPORT_DIR_OUTPUT) {
		arch_ioport_pin_to_base(pin)->oders = arch_ioport_pin_to_mask(
				pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		arch_ioport_pin_to_base(pin)->oderc = arch_ioport_pin_to_mask(
80003bdc:	ee f9 ff dc 	ld.w	r9,r7[-36]
80003be0:	ef 49 ff fc 	st.w	r7[-4],r9
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(
		ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
80003be4:	ee f9 ff fc 	ld.w	r9,r7[-4]
80003be8:	f3 d9 c0 05 	bfextu	r9,r9,0x0,0x5
80003bec:	30 1a       	mov	r10,1
80003bee:	f4 09 09 49 	lsl	r9,r10,r9
{
	if (dir == IOPORT_DIR_OUTPUT) {
		arch_ioport_pin_to_base(pin)->oders = arch_ioport_pin_to_mask(
				pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		arch_ioport_pin_to_base(pin)->oderc = arch_ioport_pin_to_mask(
80003bf2:	f1 49 00 48 	st.w	r8[72],r9
	arch_ioport_set_pin_dir(pin, dir);
}
80003bf6:	2f 4d       	sub	sp,-48
80003bf8:	e3 cd 80 80 	ldm	sp++,r7,pc

80003bfc <sleepmgr_lock_mode>:
 * not put the device to sleep in the deeper sleep modes.
 *
 * \param mode Sleep mode to lock.
 */
static inline void sleepmgr_lock_mode(enum sleepmgr_mode mode)
{
80003bfc:	eb cd 40 80 	pushm	r7,lr
80003c00:	1a 97       	mov	r7,sp
80003c02:	20 2d       	sub	sp,8
80003c04:	ef 4c ff f8 	st.w	r7[-8],r12
#ifdef CONFIG_SLEEPMGR_ENABLE
	irqflags_t flags;

	if(sleepmgr_locks[mode] >= 0xff) {
80003c08:	ee f8 ff f8 	ld.w	r8,r7[-8]
80003c0c:	48 f9       	lddpc	r9,80003c48 <sleepmgr_lock_mode+0x4c>
80003c0e:	f2 08 07 09 	ld.ub	r9,r9[r8]
80003c12:	3f f8       	mov	r8,-1
80003c14:	f0 09 18 00 	cp.b	r9,r8
80003c18:	c0 21       	brne	80003c1c <sleepmgr_lock_mode+0x20>
		while (true) {
			// Warning: maximum value of sleepmgr_locks buffer is no more than 255.
			// Check APP or change the data type to uint16_t.
		}
80003c1a:	c0 08       	rjmp	80003c1a <sleepmgr_lock_mode+0x1e>
	}

	// Enter a critical section
	flags = cpu_irq_save();
80003c1c:	f0 1f 00 0c 	mcall	80003c4c <sleepmgr_lock_mode+0x50>
80003c20:	18 98       	mov	r8,r12
80003c22:	ef 48 ff fc 	st.w	r7[-4],r8

	++sleepmgr_locks[mode];
80003c26:	ee f8 ff f8 	ld.w	r8,r7[-8]
80003c2a:	48 89       	lddpc	r9,80003c48 <sleepmgr_lock_mode+0x4c>
80003c2c:	f2 08 07 09 	ld.ub	r9,r9[r8]
80003c30:	2f f9       	sub	r9,-1
80003c32:	5c 59       	castu.b	r9
80003c34:	48 5a       	lddpc	r10,80003c48 <sleepmgr_lock_mode+0x4c>
80003c36:	f4 08 0b 09 	st.b	r10[r8],r9

	// Leave the critical section
	cpu_irq_restore(flags);
80003c3a:	ee fc ff fc 	ld.w	r12,r7[-4]
80003c3e:	f0 1f 00 05 	mcall	80003c50 <sleepmgr_lock_mode+0x54>
#else
	UNUSED(mode);
#endif /* CONFIG_SLEEPMGR_ENABLE */
}
80003c42:	2f ed       	sub	sp,-8
80003c44:	e3 cd 80 80 	ldm	sp++,r7,pc
80003c48:	00 00       	add	r0,r0
80003c4a:	07 78       	ld.ub	r8,--r3
80003c4c:	80 00       	ld.sh	r0,r0[0x0]
80003c4e:	38 8c       	mov	r12,-120
80003c50:	80 00       	ld.sh	r0,r0[0x0]
80003c52:	38 cc       	mov	r12,-116

80003c54 <motor_init>:



// initializes the motor-functions, setting timer-preferences, etc. ...
void motor_init(void) //TODO: static?
{
80003c54:	eb cd 40 80 	pushm	r7,lr
80003c58:	1a 97       	mov	r7,sp
80003c5a:	20 4d       	sub	sp,16
	//set-up the pins of all ESC
	ioport_set_pin_dir(ESC_BL__SIGNAL_PIN, IOPORT_DIR_OUTPUT);
80003c5c:	30 1b       	mov	r11,1
80003c5e:	31 bc       	mov	r12,27
80003c60:	f0 1f 00 cd 	mcall	80003f94 <motor_init+0x340>
	ioport_set_pin_dir(ESC_BR__SIGNAL_PIN, IOPORT_DIR_OUTPUT);
80003c64:	30 1b       	mov	r11,1
80003c66:	31 ac       	mov	r12,26
80003c68:	f0 1f 00 cb 	mcall	80003f94 <motor_init+0x340>
	ioport_set_pin_dir(ESC_FL__SIGNAL_PIN, IOPORT_DIR_OUTPUT);
80003c6c:	30 1b       	mov	r11,1
80003c6e:	31 6c       	mov	r12,22
80003c70:	f0 1f 00 c9 	mcall	80003f94 <motor_init+0x340>
	ioport_set_pin_dir(ESC_FR__SIGNAL_PIN, IOPORT_DIR_OUTPUT);
80003c74:	30 1b       	mov	r11,1
80003c76:	31 5c       	mov	r12,21
80003c78:	f0 1f 00 c7 	mcall	80003f94 <motor_init+0x340>
	
	
	//enable clock for timer
	sysclk_enable_peripheral_clock(TIMER_ESC);
80003c7c:	fe 7c 50 00 	mov	r12,-45056
80003c80:	f0 1f 00 c6 	mcall	80003f98 <motor_init+0x344>
		{ESC_FL__SIGNAL_PIN, ESC_FL__SIGNAL_PER_FUNC},
		{ESC_FR__SIGNAL_PIN, ESC_FR__SIGNAL_PER_FUNC},
		{ESC_BL__SIGNAL_PIN, ESC_BL__SIGNAL_PER_FUNC},
		{ESC_BR__SIGNAL_PIN, ESC_BR__SIGNAL_PER_FUNC}
												};
	gpio_enable_module(TIMER_GPIO_MAP,4);
80003c84:	30 4b       	mov	r11,4
80003c86:	fe fc 03 16 	ld.w	r12,pc[790]
80003c8a:	f0 1f 00 c6 	mcall	80003fa0 <motor_init+0x34c>

	
	//timer-channel ESC__TIMER_USED_CHANNEL1 (x = channel = [0/1/2])
	tc_waveform_opt_t wf_opt;
	wf_opt.acpa = TC_EVT_EFFECT_CLEAR; //clear TIOAx on RA-Compare [Duty-Cycle]
80003c8e:	ee f8 ff f8 	ld.w	r8,r7[-8]
80003c92:	30 29       	mov	r9,2
80003c94:	f1 d9 d2 02 	bfins	r8,r9,0x10,0x2
80003c98:	ef 48 ff f8 	st.w	r7[-8],r8
	wf_opt.acpc = TC_EVT_EFFECT_SET; //set TIOAx on RC-Compare [Frequency]
80003c9c:	ee f8 ff f8 	ld.w	r8,r7[-8]
80003ca0:	30 19       	mov	r9,1
80003ca2:	f1 d9 d2 42 	bfins	r8,r9,0x12,0x2
80003ca6:	ef 48 ff f8 	st.w	r7[-8],r8
	wf_opt.aeevt = TC_EVT_EFFECT_NOOP; //external event: no effect on TIOAx
80003caa:	ee f8 ff f8 	ld.w	r8,r7[-8]
80003cae:	30 09       	mov	r9,0
80003cb0:	f1 d9 d2 82 	bfins	r8,r9,0x14,0x2
80003cb4:	ef 48 ff f8 	st.w	r7[-8],r8
	wf_opt.aswtrg = TC_EVT_EFFECT_NOOP; //software-trigger: no effect on TIOAx
80003cb8:	ee f8 ff f8 	ld.w	r8,r7[-8]
80003cbc:	30 09       	mov	r9,0
80003cbe:	f1 d9 d2 c2 	bfins	r8,r9,0x16,0x2
80003cc2:	ef 48 ff f8 	st.w	r7[-8],r8
	
	wf_opt.bcpb = TC_EVT_EFFECT_CLEAR; //set TIOBx on RB-Compare [Duty-Cycle]
80003cc6:	ee f8 ff f8 	ld.w	r8,r7[-8]
80003cca:	30 29       	mov	r9,2
80003ccc:	f1 d9 d3 02 	bfins	r8,r9,0x18,0x2
80003cd0:	ef 48 ff f8 	st.w	r7[-8],r8
	wf_opt.bcpc = TC_EVT_EFFECT_SET; //clear TIOBx on RC-Compare [Frequency]
80003cd4:	ee f8 ff f8 	ld.w	r8,r7[-8]
80003cd8:	30 19       	mov	r9,1
80003cda:	f1 d9 d3 42 	bfins	r8,r9,0x1a,0x2
80003cde:	ef 48 ff f8 	st.w	r7[-8],r8
	wf_opt.beevt = TC_EVT_EFFECT_NOOP; //external event: no effect on TIOBx
80003ce2:	ee f8 ff f8 	ld.w	r8,r7[-8]
80003ce6:	30 09       	mov	r9,0
80003ce8:	f1 d9 d3 82 	bfins	r8,r9,0x1c,0x2
80003cec:	ef 48 ff f8 	st.w	r7[-8],r8
	wf_opt.bswtrg = TC_EVT_EFFECT_NOOP; //software-trigger: no effect on TIOBx
80003cf0:	ee f8 ff f8 	ld.w	r8,r7[-8]
80003cf4:	30 09       	mov	r9,0
80003cf6:	f1 d9 d3 c2 	bfins	r8,r9,0x1e,0x2
80003cfa:	ef 48 ff f8 	st.w	r7[-8],r8
	
	wf_opt.burst = TC_BURST_NOT_GATED; //no burst
80003cfe:	ee f8 ff f8 	ld.w	r8,r7[-8]
80003d02:	30 09       	mov	r9,0
80003d04:	f1 d9 d0 82 	bfins	r8,r9,0x4,0x2
80003d08:	ef 48 ff f8 	st.w	r7[-8],r8
	wf_opt.channel = ESC_TIMER_USED_CHANNEL1; //timer-channel
80003d0c:	30 08       	mov	r8,0
80003d0e:	ef 48 ff f4 	st.w	r7[-12],r8
	wf_opt.clki = TC_CLOCK_RISING_EDGE; //count on rising-edge
80003d12:	ee f8 ff f8 	ld.w	r8,r7[-8]
80003d16:	30 09       	mov	r9,0
80003d18:	f1 d9 d0 61 	bfins	r8,r9,0x3,0x1
80003d1c:	ef 48 ff f8 	st.w	r7[-8],r8
	wf_opt.cpcdis = false; //counter clock disable on RC-Compare: false
80003d20:	ee f8 ff f8 	ld.w	r8,r7[-8]
80003d24:	30 09       	mov	r9,0
80003d26:	f1 d9 d0 e1 	bfins	r8,r9,0x7,0x1
80003d2a:	ef 48 ff f8 	st.w	r7[-8],r8
	wf_opt.cpcstop = false; //counter clock stop on RC-Compare: false
80003d2e:	ee f8 ff f8 	ld.w	r8,r7[-8]
80003d32:	30 09       	mov	r9,0
80003d34:	f1 d9 d0 c1 	bfins	r8,r9,0x6,0x1
80003d38:	ef 48 ff f8 	st.w	r7[-8],r8
	wf_opt.eevt = TC_EXT_EVENT_SEL_XC0_OUTPUT; //TIOBx not as Input
80003d3c:	ee f8 ff f8 	ld.w	r8,r7[-8]
80003d40:	30 19       	mov	r9,1
80003d42:	f1 d9 d1 42 	bfins	r8,r9,0xa,0x2
80003d46:	ef 48 ff f8 	st.w	r7[-8],r8
	wf_opt.eevtedg = TC_SEL_NO_EDGE; //external event edge selection
80003d4a:	ee f8 ff f8 	ld.w	r8,r7[-8]
80003d4e:	30 09       	mov	r9,0
80003d50:	f1 d9 d1 02 	bfins	r8,r9,0x8,0x2
80003d54:	ef 48 ff f8 	st.w	r7[-8],r8
	wf_opt.enetrg = false; //event-trigger enable: false
80003d58:	ee f8 ff f8 	ld.w	r8,r7[-8]
80003d5c:	30 09       	mov	r9,0
80003d5e:	f1 d9 d1 81 	bfins	r8,r9,0xc,0x1
80003d62:	ef 48 ff f8 	st.w	r7[-8],r8
	//TIMER_CLOCK1 32 KHz oscillator clock (CLK_32K)
	//TIMER_CLOCK2 PBA Clock / 2
	//TIMER_CLOCK3 PBA Clock / 8
	//TIMER_CLOCK4 PBA Clock / 32
	//TIMER_CLOCK5 PBA Clock / 128
	wf_opt.tcclks = TC_CLOCK_SOURCE_TC3; // --> prescaler = 8
80003d66:	ee f8 ff f8 	ld.w	r8,r7[-8]
80003d6a:	30 29       	mov	r9,2
80003d6c:	f1 d9 d0 03 	bfins	r8,r9,0x0,0x3
80003d70:	ef 48 ff f8 	st.w	r7[-8],r8
	
	
	//timer-values are calculated on base of (variable) pba-clock (pba_c)
	esc_timer_values.period =  sysclk_get_pba_hz()/2000; //ticks for one (periode=4ms): pba_c/2000 = pba_c/(8/4*1000) = pba_c/(prescaler/periode)
80003d74:	f0 1f 00 8c 	mcall	80003fa4 <motor_init+0x350>
80003d78:	18 99       	mov	r9,r12
80003d7a:	e0 68 4d d3 	mov	r8,19923
80003d7e:	ea 18 10 62 	orh	r8,0x1062
80003d82:	f2 08 06 48 	mulu.d	r8,r9,r8
80003d86:	f2 08 16 07 	lsr	r8,r9,0x7
80003d8a:	10 99       	mov	r9,r8
80003d8c:	fe f8 02 1c 	ld.w	r8,pc[540]
80003d90:	91 09       	st.w	r8[0x0],r9
	esc_timer_values.max = esc_timer_values.period/2; //ticks for fastest-signal (2ms)
80003d92:	fe f8 02 16 	ld.w	r8,pc[534]
80003d96:	70 08       	ld.w	r8,r8[0x0]
80003d98:	f0 09 16 1f 	lsr	r9,r8,0x1f
80003d9c:	f2 08 00 08 	add	r8,r9,r8
80003da0:	a1 58       	asr	r8,0x1
80003da2:	10 99       	mov	r9,r8
80003da4:	fe f8 02 04 	ld.w	r8,pc[516]
80003da8:	91 29       	st.w	r8[0x8],r9
	esc_timer_values.min = esc_timer_values.period/4; //ticks for slowest-signal (1ms)
80003daa:	fe f8 01 fe 	ld.w	r8,pc[510]
80003dae:	70 08       	ld.w	r8,r8[0x0]
80003db0:	f0 c9 ff fd 	sub	r9,r8,-3
80003db4:	58 08       	cp.w	r8,0
80003db6:	f2 08 17 50 	movlt	r8,r9
80003dba:	a3 48       	asr	r8,0x2
80003dbc:	10 99       	mov	r9,r8
80003dbe:	4f b8       	lddpc	r8,80003fa8 <motor_init+0x354>
80003dc0:	91 19       	st.w	r8[0x4],r9
	esc_timer_values.max_motorspeed = esc_timer_values.max - esc_timer_values.min; //[0; max_motorspeed] = interval for controller
80003dc2:	4f a8       	lddpc	r8,80003fa8 <motor_init+0x354>
80003dc4:	70 29       	ld.w	r9,r8[0x8]
80003dc6:	4f 98       	lddpc	r8,80003fa8 <motor_init+0x354>
80003dc8:	70 18       	ld.w	r8,r8[0x4]
80003dca:	10 19       	sub	r9,r8
80003dcc:	4f 78       	lddpc	r8,80003fa8 <motor_init+0x354>
80003dce:	91 39       	st.w	r8[0xc],r9
	
	
	
	
	
	wf_opt.wavsel = TC_WAVEFORM_SEL_UP_MODE_RC_TRIGGER;
80003dd0:	ee f8 ff f8 	ld.w	r8,r7[-8]
80003dd4:	30 29       	mov	r9,2
80003dd6:	f1 d9 d1 a2 	bfins	r8,r9,0xd,0x2
80003dda:	ef 48 ff f8 	st.w	r7[-8],r8
	tc_init_waveform(TIMER_ESC, &wf_opt); //init waveform, timer-channel=ESC__TIMER_USED_CHANNEL1
80003dde:	ee c8 00 0c 	sub	r8,r7,12
80003de2:	10 9b       	mov	r11,r8
80003de4:	fe 7c 50 00 	mov	r12,-45056
80003de8:	f0 1f 00 71 	mcall	80003fac <motor_init+0x358>
	
	
	//edit for channel 1
	wf_opt.channel = ESC_TIMER_USED_CHANNEL2; //timer-channel=ESC__TIMER_USED_CHANNEL2
80003dec:	30 18       	mov	r8,1
80003dee:	ef 48 ff f4 	st.w	r7[-12],r8
	tc_init_waveform(TIMER_ESC, &wf_opt);
80003df2:	ee c8 00 0c 	sub	r8,r7,12
80003df6:	10 9b       	mov	r11,r8
80003df8:	fe 7c 50 00 	mov	r12,-45056
80003dfc:	f0 1f 00 6c 	mcall	80003fac <motor_init+0x358>
	
	
	//set esc_timer_compare for motor-speed minimal/off
	for (uint_fast8_t i=0; i<4; ++i)
80003e00:	30 08       	mov	r8,0
80003e02:	ef 48 ff fc 	st.w	r7[-4],r8
80003e06:	c0 e8       	rjmp	80003e22 <motor_init+0x1ce>
	{
		esc_timer_compare_values[i] = esc_timer_values.min;
80003e08:	ee fa ff fc 	ld.w	r10,r7[-4]
80003e0c:	4e 78       	lddpc	r8,80003fa8 <motor_init+0x354>
80003e0e:	70 18       	ld.w	r8,r8[0x4]
80003e10:	5c 88       	casts.h	r8
80003e12:	4e 89       	lddpc	r9,80003fb0 <motor_init+0x35c>
80003e14:	f2 0a 0a 18 	st.h	r9[r10<<0x1],r8
	wf_opt.channel = ESC_TIMER_USED_CHANNEL2; //timer-channel=ESC__TIMER_USED_CHANNEL2
	tc_init_waveform(TIMER_ESC, &wf_opt);
	
	
	//set esc_timer_compare for motor-speed minimal/off
	for (uint_fast8_t i=0; i<4; ++i)
80003e18:	ee f8 ff fc 	ld.w	r8,r7[-4]
80003e1c:	2f f8       	sub	r8,-1
80003e1e:	ef 48 ff fc 	st.w	r7[-4],r8
80003e22:	ee f8 ff fc 	ld.w	r8,r7[-4]
80003e26:	58 38       	cp.w	r8,3
80003e28:	fe 98 ff f0 	brls	80003e08 <motor_init+0x1b4>
		esc_timer_compare_values[i] = esc_timer_values.min;
	}
	
	
	//set pwm-frequency
	tc_write_rc(TIMER_ESC, ESC_TIMER_USED_CHANNEL1, esc_timer_values.period);
80003e2c:	4d f8       	lddpc	r8,80003fa8 <motor_init+0x354>
80003e2e:	70 08       	ld.w	r8,r8[0x0]
80003e30:	5c 88       	casts.h	r8
80003e32:	5c 78       	castu.h	r8
80003e34:	10 9a       	mov	r10,r8
80003e36:	30 0b       	mov	r11,0
80003e38:	fe 7c 50 00 	mov	r12,-45056
80003e3c:	f0 1f 00 5e 	mcall	80003fb4 <motor_init+0x360>
	tc_write_rc(TIMER_ESC, ESC_TIMER_USED_CHANNEL2, esc_timer_values.period);
80003e40:	4d a8       	lddpc	r8,80003fa8 <motor_init+0x354>
80003e42:	70 08       	ld.w	r8,r8[0x0]
80003e44:	5c 88       	casts.h	r8
80003e46:	5c 78       	castu.h	r8
80003e48:	10 9a       	mov	r10,r8
80003e4a:	30 1b       	mov	r11,1
80003e4c:	fe 7c 50 00 	mov	r12,-45056
80003e50:	f0 1f 00 59 	mcall	80003fb4 <motor_init+0x360>
	
	
	//pre-fill
	esc_timer_compare_values[MOTOR_POS_FL] = esc_timer_values.min;
80003e54:	4d 58       	lddpc	r8,80003fa8 <motor_init+0x354>
80003e56:	70 18       	ld.w	r8,r8[0x4]
80003e58:	5c 88       	casts.h	r8
80003e5a:	4d 69       	lddpc	r9,80003fb0 <motor_init+0x35c>
80003e5c:	b2 08       	st.h	r9[0x0],r8
	esc_timer_compare_values[MOTOR_POS_FR] = esc_timer_values.min;
80003e5e:	4d 38       	lddpc	r8,80003fa8 <motor_init+0x354>
80003e60:	70 18       	ld.w	r8,r8[0x4]
80003e62:	5c 88       	casts.h	r8
80003e64:	4d 39       	lddpc	r9,80003fb0 <motor_init+0x35c>
80003e66:	b2 18       	st.h	r9[0x2],r8
	esc_timer_compare_values[MOTOR_POS_BL] = esc_timer_values.min;
80003e68:	4d 08       	lddpc	r8,80003fa8 <motor_init+0x354>
80003e6a:	70 18       	ld.w	r8,r8[0x4]
80003e6c:	5c 88       	casts.h	r8
80003e6e:	4d 19       	lddpc	r9,80003fb0 <motor_init+0x35c>
80003e70:	b2 28       	st.h	r9[0x4],r8
	esc_timer_compare_values[MOTOR_POS_BR] = esc_timer_values.min;
80003e72:	4c e8       	lddpc	r8,80003fa8 <motor_init+0x354>
80003e74:	70 18       	ld.w	r8,r8[0x4]
80003e76:	5c 88       	casts.h	r8
80003e78:	4c e9       	lddpc	r9,80003fb0 <motor_init+0x35c>
80003e7a:	b2 38       	st.h	r9[0x6],r8
	
	tc_write_ra(TIMER_ESC, ESC_TIMER_USED_CHANNEL1, esc_timer_values.min); 
80003e7c:	4c b8       	lddpc	r8,80003fa8 <motor_init+0x354>
80003e7e:	70 18       	ld.w	r8,r8[0x4]
80003e80:	5c 88       	casts.h	r8
80003e82:	5c 78       	castu.h	r8
80003e84:	10 9a       	mov	r10,r8
80003e86:	30 0b       	mov	r11,0
80003e88:	fe 7c 50 00 	mov	r12,-45056
80003e8c:	f0 1f 00 4b 	mcall	80003fb8 <motor_init+0x364>
	tc_write_ra(TIMER_ESC, ESC_TIMER_USED_CHANNEL2, esc_timer_values.min);
80003e90:	4c 68       	lddpc	r8,80003fa8 <motor_init+0x354>
80003e92:	70 18       	ld.w	r8,r8[0x4]
80003e94:	5c 88       	casts.h	r8
80003e96:	5c 78       	castu.h	r8
80003e98:	10 9a       	mov	r10,r8
80003e9a:	30 1b       	mov	r11,1
80003e9c:	fe 7c 50 00 	mov	r12,-45056
80003ea0:	f0 1f 00 46 	mcall	80003fb8 <motor_init+0x364>
	tc_write_rb(TIMER_ESC, ESC_TIMER_USED_CHANNEL1, esc_timer_values.min);
80003ea4:	4c 18       	lddpc	r8,80003fa8 <motor_init+0x354>
80003ea6:	70 18       	ld.w	r8,r8[0x4]
80003ea8:	5c 88       	casts.h	r8
80003eaa:	5c 78       	castu.h	r8
80003eac:	10 9a       	mov	r10,r8
80003eae:	30 0b       	mov	r11,0
80003eb0:	fe 7c 50 00 	mov	r12,-45056
80003eb4:	f0 1f 00 42 	mcall	80003fbc <motor_init+0x368>
	tc_write_rb(TIMER_ESC, ESC_TIMER_USED_CHANNEL2, esc_timer_values.min);
80003eb8:	4b c8       	lddpc	r8,80003fa8 <motor_init+0x354>
80003eba:	70 18       	ld.w	r8,r8[0x4]
80003ebc:	5c 88       	casts.h	r8
80003ebe:	5c 78       	castu.h	r8
80003ec0:	10 9a       	mov	r10,r8
80003ec2:	30 1b       	mov	r11,1
80003ec4:	fe 7c 50 00 	mov	r12,-45056
80003ec8:	f0 1f 00 3d 	mcall	80003fbc <motor_init+0x368>
	
	
	tc_start (TIMER_ESC, ESC_TIMER_USED_CHANNEL1); //starting timer-channel
80003ecc:	30 0b       	mov	r11,0
80003ece:	fe 7c 50 00 	mov	r12,-45056
80003ed2:	f0 1f 00 3c 	mcall	80003fc0 <motor_init+0x36c>
	tc_start (TIMER_ESC, ESC_TIMER_USED_CHANNEL2);
80003ed6:	30 1b       	mov	r11,1
80003ed8:	fe 7c 50 00 	mov	r12,-45056
80003edc:	f0 1f 00 39 	mcall	80003fc0 <motor_init+0x36c>
	
	
	
	
	tc_interrupt_t ir_conf;
	ir_conf.covfs = 0; // counter-overflow-interrupt
80003ee0:	ee f8 ff f0 	ld.w	r8,r7[-16]
80003ee4:	30 09       	mov	r9,0
80003ee6:	f1 d9 d0 01 	bfins	r8,r9,0x0,0x1
80003eea:	ef 48 ff f0 	st.w	r7[-16],r8
	ir_conf.cpas = 0; // RA-compare-interrupt
80003eee:	ee f8 ff f0 	ld.w	r8,r7[-16]
80003ef2:	30 09       	mov	r9,0
80003ef4:	f1 d9 d0 41 	bfins	r8,r9,0x2,0x1
80003ef8:	ef 48 ff f0 	st.w	r7[-16],r8
	ir_conf.cpbs = 0; // RB-compare-interrupt
80003efc:	ee f8 ff f0 	ld.w	r8,r7[-16]
80003f00:	30 09       	mov	r9,0
80003f02:	f1 d9 d0 61 	bfins	r8,r9,0x3,0x1
80003f06:	ef 48 ff f0 	st.w	r7[-16],r8
	ir_conf.cpcs = 1; // RC-compare-interrupt
80003f0a:	ee f8 ff f0 	ld.w	r8,r7[-16]
80003f0e:	30 19       	mov	r9,1
80003f10:	f1 d9 d0 81 	bfins	r8,r9,0x4,0x1
80003f14:	ef 48 ff f0 	st.w	r7[-16],r8
	ir_conf.etrgs = 0; // external-trigger-interrupt
80003f18:	ee f8 ff f0 	ld.w	r8,r7[-16]
80003f1c:	30 09       	mov	r9,0
80003f1e:	f1 d9 d0 e1 	bfins	r8,r9,0x7,0x1
80003f22:	ef 48 ff f0 	st.w	r7[-16],r8
	//ir_conf.int // function?
	ir_conf.ldras = 0; // RA-load-interrupt
80003f26:	ee f8 ff f0 	ld.w	r8,r7[-16]
80003f2a:	30 09       	mov	r9,0
80003f2c:	f1 d9 d0 a1 	bfins	r8,r9,0x5,0x1
80003f30:	ef 48 ff f0 	st.w	r7[-16],r8
	ir_conf.ldrbs = 0; // RB-load-interrupt
80003f34:	ee f8 ff f0 	ld.w	r8,r7[-16]
80003f38:	30 09       	mov	r9,0
80003f3a:	f1 d9 d0 c1 	bfins	r8,r9,0x6,0x1
80003f3e:	ef 48 ff f0 	st.w	r7[-16],r8
	ir_conf.lovrs = 0; // load-overrun-interrupt
80003f42:	ee f8 ff f0 	ld.w	r8,r7[-16]
80003f46:	30 09       	mov	r9,0
80003f48:	f1 d9 d0 21 	bfins	r8,r9,0x1,0x1
80003f4c:	ef 48 ff f0 	st.w	r7[-16],r8
	
	tc_configure_interrupts(TIMER_ESC, ESC_TIMER_USED_CHANNEL1, &ir_conf);
80003f50:	ee c8 00 10 	sub	r8,r7,16
80003f54:	10 9a       	mov	r10,r8
80003f56:	30 0b       	mov	r11,0
80003f58:	fe 7c 50 00 	mov	r12,-45056
80003f5c:	f0 1f 00 1a 	mcall	80003fc4 <motor_init+0x370>
	tc_configure_interrupts(TIMER_ESC, ESC_TIMER_USED_CHANNEL2, &ir_conf);
80003f60:	ee c8 00 10 	sub	r8,r7,16
80003f64:	10 9a       	mov	r10,r8
80003f66:	30 1b       	mov	r11,1
80003f68:	fe 7c 50 00 	mov	r12,-45056
80003f6c:	f0 1f 00 16 	mcall	80003fc4 <motor_init+0x370>
	
	//Disable_global_interrupt(); //was done previously --> in board_init() (init.c)
	//INTC_init_interrupts(); //initializing hardware-interrupt-controller
	
	//Register the RTC interrupt handler to the interrupt controller
	INTC_register_interrupt(&t_c1_rc_isr, AVR32_TC_IRQ0, AVR32_INTC_INT0);
80003f70:	30 0a       	mov	r10,0
80003f72:	e0 6b 01 c0 	mov	r11,448
80003f76:	49 5c       	lddpc	r12,80003fc8 <motor_init+0x374>
80003f78:	f0 1f 00 15 	mcall	80003fcc <motor_init+0x378>
	INTC_register_interrupt(&t_c2_rc_isr, AVR32_TC_IRQ1, AVR32_INTC_INT0);
80003f7c:	30 0a       	mov	r10,0
80003f7e:	e0 6b 01 c1 	mov	r11,449
80003f82:	49 4c       	lddpc	r12,80003fd0 <motor_init+0x37c>
80003f84:	f0 1f 00 12 	mcall	80003fcc <motor_init+0x378>
	
#ifdef CONFIG_SLEEPMGR_ENABLE
	sleepmgr_lock_mode(SLEEPMGR_STDBY);
80003f88:	30 3c       	mov	r12,3
80003f8a:	f0 1f 00 13 	mcall	80003fd4 <motor_init+0x380>
#endif
};
80003f8e:	2f cd       	sub	sp,-16
80003f90:	e3 cd 80 80 	ldm	sp++,r7,pc
80003f94:	80 00       	ld.sh	r0,r0[0x0]
80003f96:	3b 48       	mov	r8,-76
80003f98:	80 00       	ld.sh	r0,r0[0x0]
80003f9a:	39 80       	mov	r0,-104
80003f9c:	80 00       	ld.sh	r0,r0[0x0]
80003f9e:	ce 48       	rjmp	80004166 <ioport_set_pin_level+0x22>
80003fa0:	80 00       	ld.sh	r0,r0[0x0]
80003fa2:	2c a8       	sub	r8,-54
80003fa4:	80 00       	ld.sh	r0,r0[0x0]
80003fa6:	39 08       	mov	r8,-112
80003fa8:	00 00       	add	r0,r0
80003faa:	06 70       	tst	r0,r3
80003fac:	80 00       	ld.sh	r0,r0[0x0]
80003fae:	5a b8       	cp.w	r8,-21
80003fb0:	00 00       	add	r0,r0
80003fb2:	06 80       	andn	r0,r3
80003fb4:	80 00       	ld.sh	r0,r0[0x0]
80003fb6:	5d 70       	*unknown*
80003fb8:	80 00       	ld.sh	r0,r0[0x0]
80003fba:	5c 80       	casts.h	r0
80003fbc:	80 00       	ld.sh	r0,r0[0x0]
80003fbe:	5c f8       	rol	r8
80003fc0:	80 00       	ld.sh	r0,r0[0x0]
80003fc2:	5c 0c       	acr	r12
80003fc4:	80 00       	ld.sh	r0,r0[0x0]
80003fc6:	58 d0       	cp.w	r0,13
80003fc8:	80 00       	ld.sh	r0,r0[0x0]
80003fca:	3f d8       	mov	r8,-3
80003fcc:	80 00       	ld.sh	r0,r0[0x0]
80003fce:	6d 94       	ld.w	r4,r6[0x64]
80003fd0:	80 00       	ld.sh	r0,r0[0x0]
80003fd2:	40 28       	lddsp	r8,sp[0x8]
80003fd4:	80 00       	ld.sh	r0,r0[0x0]
80003fd6:	3b fc       	mov	r12,-65

80003fd8 <t_c1_rc_isr>:
//#elif __ICCAVR32__
//#pragma handler = AVR32_TC_IRQ_GROUP, 1
	//__interrupt
#endif
void t_c1_rc_isr(void)
{
80003fd8:	eb cd 40 80 	pushm	r7,lr
80003fdc:	1a 97       	mov	r7,sp
	tc_write_ra(TIMER_ESC, ESC_TIMER_USED_CHANNEL1, esc_timer_compare_values[MOTOR_POS_T_C1_A]);
80003fde:	48 f8       	lddpc	r8,80004018 <t_c1_rc_isr+0x40>
80003fe0:	90 38       	ld.sh	r8,r8[0x6]
80003fe2:	5c 88       	casts.h	r8
80003fe4:	5c 78       	castu.h	r8
80003fe6:	10 9a       	mov	r10,r8
80003fe8:	30 0b       	mov	r11,0
80003fea:	fe 7c 50 00 	mov	r12,-45056
80003fee:	f0 1f 00 0c 	mcall	8000401c <t_c1_rc_isr+0x44>
	tc_write_rb(TIMER_ESC, ESC_TIMER_USED_CHANNEL1, esc_timer_compare_values[MOTOR_POS_T_C1_B]);
80003ff2:	48 a8       	lddpc	r8,80004018 <t_c1_rc_isr+0x40>
80003ff4:	90 28       	ld.sh	r8,r8[0x4]
80003ff6:	5c 88       	casts.h	r8
80003ff8:	5c 78       	castu.h	r8
80003ffa:	10 9a       	mov	r10,r8
80003ffc:	30 0b       	mov	r11,0
80003ffe:	fe 7c 50 00 	mov	r12,-45056
80004002:	f0 1f 00 08 	mcall	80004020 <t_c1_rc_isr+0x48>
	tc_read_sr(TIMER_ESC, ESC_TIMER_USED_CHANNEL1);
80004006:	30 0b       	mov	r11,0
80004008:	fe 7c 50 00 	mov	r12,-45056
8000400c:	f0 1f 00 06 	mcall	80004024 <t_c1_rc_isr+0x4c>
	//testInteger = 222;
}
80004010:	e3 cd 40 80 	ldm	sp++,r7,lr
80004014:	d6 03       	rete
80004016:	00 00       	add	r0,r0
80004018:	00 00       	add	r0,r0
8000401a:	06 80       	andn	r0,r3
8000401c:	80 00       	ld.sh	r0,r0[0x0]
8000401e:	5c 80       	casts.h	r0
80004020:	80 00       	ld.sh	r0,r0[0x0]
80004022:	5c f8       	rol	r8
80004024:	80 00       	ld.sh	r0,r0[0x0]
80004026:	5c 46       	abs	r6

80004028 <t_c2_rc_isr>:
//#elif __ICCAVR32__
//#pragma handler = AVR32_TC_IRQ_GROUP, 1
	//__interrupt
#endif
void t_c2_rc_isr(void)
{
80004028:	eb cd 40 80 	pushm	r7,lr
8000402c:	1a 97       	mov	r7,sp
	tc_write_ra(TIMER_ESC, ESC_TIMER_USED_CHANNEL2, esc_timer_compare_values[MOTOR_POS_T_C2_A]);
8000402e:	48 f8       	lddpc	r8,80004068 <t_c2_rc_isr+0x40>
80004030:	90 18       	ld.sh	r8,r8[0x2]
80004032:	5c 88       	casts.h	r8
80004034:	5c 78       	castu.h	r8
80004036:	10 9a       	mov	r10,r8
80004038:	30 1b       	mov	r11,1
8000403a:	fe 7c 50 00 	mov	r12,-45056
8000403e:	f0 1f 00 0c 	mcall	8000406c <t_c2_rc_isr+0x44>
	tc_write_rb(TIMER_ESC, ESC_TIMER_USED_CHANNEL2, esc_timer_compare_values[MOTOR_POS_T_C2_B]);
80004042:	48 a8       	lddpc	r8,80004068 <t_c2_rc_isr+0x40>
80004044:	90 08       	ld.sh	r8,r8[0x0]
80004046:	5c 88       	casts.h	r8
80004048:	5c 78       	castu.h	r8
8000404a:	10 9a       	mov	r10,r8
8000404c:	30 1b       	mov	r11,1
8000404e:	fe 7c 50 00 	mov	r12,-45056
80004052:	f0 1f 00 08 	mcall	80004070 <t_c2_rc_isr+0x48>
	tc_read_sr(TIMER_ESC, ESC_TIMER_USED_CHANNEL2);
80004056:	30 1b       	mov	r11,1
80004058:	fe 7c 50 00 	mov	r12,-45056
8000405c:	f0 1f 00 06 	mcall	80004074 <t_c2_rc_isr+0x4c>
	//testInteger = 333;
}
80004060:	e3 cd 40 80 	ldm	sp++,r7,lr
80004064:	d6 03       	rete
80004066:	00 00       	add	r0,r0
80004068:	00 00       	add	r0,r0
8000406a:	06 80       	andn	r0,r3
8000406c:	80 00       	ld.sh	r0,r0[0x0]
8000406e:	5c 80       	casts.h	r0
80004070:	80 00       	ld.sh	r0,r0[0x0]
80004072:	5c f8       	rol	r8
80004074:	80 00       	ld.sh	r0,r0[0x0]
80004076:	5c 46       	abs	r6

80004078 <set_motor_speeds>:
// -1 as motor_speed in struct means that the specific speed is not set
// the values will be checked for right range:
//		on underflow --> min_motorspeed=0 will be set
//		on overflow --> max_motorspeed (as defined in esc_timer_values.max_motorspeed) will be set
void set_motor_speeds(motor_values_t motor_speeds)
{
80004078:	eb cd 40 80 	pushm	r7,lr
8000407c:	1a 97       	mov	r7,sp
8000407e:	20 1d       	sub	sp,4
80004080:	ee c8 ff f8 	sub	r8,r7,-8
	for (uint_fast8_t i=0; i<4; ++i)
80004084:	30 09       	mov	r9,0
80004086:	ef 49 ff fc 	st.w	r7[-4],r9
8000408a:	c4 28       	rjmp	8000410e <set_motor_speeds+0x96>
	{
		if (motor_speeds.position[i] != -1)
8000408c:	ee f9 ff fc 	ld.w	r9,r7[-4]
80004090:	f0 09 04 1a 	ld.sh	r10,r8[r9<<0x1]
80004094:	3f f9       	mov	r9,-1
80004096:	f2 0a 19 00 	cp.h	r10,r9
8000409a:	c3 50       	breq	80004104 <set_motor_speeds+0x8c>
		{
			if (motor_speeds.position[i] < 0) // check underflow
8000409c:	ee f9 ff fc 	ld.w	r9,r7[-4]
800040a0:	f0 09 04 1a 	ld.sh	r10,r8[r9<<0x1]
800040a4:	30 09       	mov	r9,0
800040a6:	f2 0a 19 00 	cp.h	r10,r9
800040aa:	c0 a4       	brge	800040be <set_motor_speeds+0x46>
			{
				esc_timer_compare_values[i] = esc_timer_values.min;
800040ac:	ee fb ff fc 	ld.w	r11,r7[-4]
800040b0:	49 c9       	lddpc	r9,80004120 <set_motor_speeds+0xa8>
800040b2:	72 19       	ld.w	r9,r9[0x4]
800040b4:	5c 89       	casts.h	r9
800040b6:	49 ca       	lddpc	r10,80004124 <set_motor_speeds+0xac>
800040b8:	f4 0b 0a 19 	st.h	r10[r11<<0x1],r9
800040bc:	c2 48       	rjmp	80004104 <set_motor_speeds+0x8c>
			}
			else if (motor_speeds.position[i] > esc_timer_values.max_motorspeed) // check overflow
800040be:	ee f9 ff fc 	ld.w	r9,r7[-4]
800040c2:	f0 09 04 19 	ld.sh	r9,r8[r9<<0x1]
800040c6:	12 9a       	mov	r10,r9
800040c8:	49 69       	lddpc	r9,80004120 <set_motor_speeds+0xa8>
800040ca:	72 39       	ld.w	r9,r9[0xc]
800040cc:	12 3a       	cp.w	r10,r9
800040ce:	e0 8a 00 0b 	brle	800040e4 <set_motor_speeds+0x6c>
			{
				esc_timer_compare_values[i] = esc_timer_values.max;
800040d2:	ee fb ff fc 	ld.w	r11,r7[-4]
800040d6:	49 39       	lddpc	r9,80004120 <set_motor_speeds+0xa8>
800040d8:	72 29       	ld.w	r9,r9[0x8]
800040da:	5c 89       	casts.h	r9
800040dc:	49 2a       	lddpc	r10,80004124 <set_motor_speeds+0xac>
800040de:	f4 0b 0a 19 	st.h	r10[r11<<0x1],r9
800040e2:	c1 18       	rjmp	80004104 <set_motor_speeds+0x8c>
			}
			else
			{
				// value ok
				esc_timer_compare_values[i] = motor_speeds.position[i] + esc_timer_values.min;
800040e4:	ee fb ff fc 	ld.w	r11,r7[-4]
800040e8:	ee f9 ff fc 	ld.w	r9,r7[-4]
800040ec:	f0 09 04 19 	ld.sh	r9,r8[r9<<0x1]
800040f0:	12 9a       	mov	r10,r9
800040f2:	48 c9       	lddpc	r9,80004120 <set_motor_speeds+0xa8>
800040f4:	72 19       	ld.w	r9,r9[0x4]
800040f6:	5c 89       	casts.h	r9
800040f8:	f4 09 00 09 	add	r9,r10,r9
800040fc:	5c 89       	casts.h	r9
800040fe:	48 aa       	lddpc	r10,80004124 <set_motor_speeds+0xac>
80004100:	f4 0b 0a 19 	st.h	r10[r11<<0x1],r9
// the values will be checked for right range:
//		on underflow --> min_motorspeed=0 will be set
//		on overflow --> max_motorspeed (as defined in esc_timer_values.max_motorspeed) will be set
void set_motor_speeds(motor_values_t motor_speeds)
{
	for (uint_fast8_t i=0; i<4; ++i)
80004104:	ee f9 ff fc 	ld.w	r9,r7[-4]
80004108:	2f f9       	sub	r9,-1
8000410a:	ef 49 ff fc 	st.w	r7[-4],r9
8000410e:	ee f9 ff fc 	ld.w	r9,r7[-4]
80004112:	58 39       	cp.w	r9,3
80004114:	fe 98 ff bc 	brls	8000408c <set_motor_speeds+0x14>
				// value ok
				esc_timer_compare_values[i] = motor_speeds.position[i] + esc_timer_values.min;
			}
		}
	}
}
80004118:	2f fd       	sub	sp,-4
8000411a:	e3 cd 80 80 	ldm	sp++,r7,pc
8000411e:	00 00       	add	r0,r0
80004120:	00 00       	add	r0,r0
80004122:	06 70       	tst	r0,r3
80004124:	00 00       	add	r0,r0
80004126:	06 80       	andn	r0,r3
80004128:	45 09       	lddsp	r9,sp[0x140]
8000412a:	25 69       	sub	r9,86
8000412c:	09 25       	ld.uh	r5,r4++
8000412e:	69 09       	ld.w	r9,r4[0x40]
80004130:	25 69       	sub	r9,86
80004132:	0a 00       	add	r0,r5
80004134:	4d 09       	lddpc	r9,80004274 <pid_init+0x24>
80004136:	25 69       	sub	r9,86
80004138:	09 25       	ld.uh	r5,r4++
8000413a:	69 09       	ld.w	r9,r4[0x40]
8000413c:	25 69       	sub	r9,86
8000413e:	09 25       	ld.uh	r5,r4++
80004140:	69 0a       	ld.w	r10,r4[0x40]
	...

80004144 <ioport_set_pin_level>:
 *
 * \param pin IOPORT pin to configure
 * \param level Logical value of the pin
 */
static inline void ioport_set_pin_level(ioport_pin_t pin, bool level)
{
80004144:	eb cd 40 80 	pushm	r7,lr
80004148:	1a 97       	mov	r7,sp
8000414a:	20 cd       	sub	sp,48
8000414c:	ef 4c ff d4 	st.w	r7[-44],r12
80004150:	16 98       	mov	r8,r11
80004152:	ef 68 ff d0 	st.b	r7[-48],r8
	arch_ioport_set_pin_level(pin, level);
80004156:	ef 38 ff d0 	ld.ub	r8,r7[-48]
8000415a:	ee f9 ff d4 	ld.w	r9,r7[-44]
8000415e:	ef 49 ff dc 	st.w	r7[-36],r9
80004162:	ef 68 ff db 	st.b	r7[-37],r8
}

__always_inline static void arch_ioport_set_pin_level(ioport_pin_t pin,
		bool level)
{
	if (level) {
80004166:	ef 39 ff db 	ld.ub	r9,r7[-37]
8000416a:	30 08       	mov	r8,0
8000416c:	f0 09 18 00 	cp.b	r9,r8
80004170:	c2 10       	breq	800041b2 <ioport_set_pin_level+0x6e>
80004172:	ee f8 ff dc 	ld.w	r8,r7[-36]
80004176:	ef 48 ff e0 	st.w	r7[-32],r8
8000417a:	ee f8 ff e0 	ld.w	r8,r7[-32]
8000417e:	ef 48 ff e4 	st.w	r7[-28],r8
typedef uint32_t ioport_port_t;
typedef uint32_t ioport_port_mask_t;

__always_inline static ioport_port_t arch_ioport_pin_to_port_id(ioport_pin_t pin)
{
	return pin >> 5;
80004182:	ee f8 ff e4 	ld.w	r8,r7[-28]
80004186:	a5 98       	lsr	r8,0x5
}

__always_inline static volatile avr32_gpio_port_t *arch_ioport_pin_to_base(
		ioport_pin_t pin)
{
	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
80004188:	ef 48 ff e8 	st.w	r7[-24],r8

__always_inline static volatile avr32_gpio_port_t *arch_ioport_port_to_base(
		ioport_port_t port)
{
	return (volatile avr32_gpio_port_t *)(AVR32_GPIO_ADDRESS
	       + port * sizeof(avr32_gpio_port_t));
8000418c:	ee f8 ff e8 	ld.w	r8,r7[-24]
80004190:	a9 78       	lsl	r8,0x9
}

__always_inline static volatile avr32_gpio_port_t *arch_ioport_port_to_base(
		ioport_port_t port)
{
	return (volatile avr32_gpio_port_t *)(AVR32_GPIO_ADDRESS
80004192:	e0 28 d8 00 	sub	r8,55296

__always_inline static void arch_ioport_set_pin_level(ioport_pin_t pin,
		bool level)
{
	if (level) {
		arch_ioport_pin_to_base(pin)->ovrs
80004196:	ee f9 ff dc 	ld.w	r9,r7[-36]
8000419a:	ef 49 ff ec 	st.w	r7[-20],r9
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(
		ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
8000419e:	ee f9 ff ec 	ld.w	r9,r7[-20]
800041a2:	f3 d9 c0 05 	bfextu	r9,r9,0x0,0x5
800041a6:	30 1a       	mov	r10,1
800041a8:	f4 09 09 49 	lsl	r9,r10,r9

__always_inline static void arch_ioport_set_pin_level(ioport_pin_t pin,
		bool level)
{
	if (level) {
		arch_ioport_pin_to_base(pin)->ovrs
800041ac:	f1 49 00 54 	st.w	r8[84],r9
800041b0:	c2 08       	rjmp	800041f0 <ioport_set_pin_level+0xac>
800041b2:	ee f8 ff dc 	ld.w	r8,r7[-36]
800041b6:	ef 48 ff f0 	st.w	r7[-16],r8
800041ba:	ee f8 ff f0 	ld.w	r8,r7[-16]
800041be:	ef 48 ff f4 	st.w	r7[-12],r8
typedef uint32_t ioport_port_t;
typedef uint32_t ioport_port_mask_t;

__always_inline static ioport_port_t arch_ioport_pin_to_port_id(ioport_pin_t pin)
{
	return pin >> 5;
800041c2:	ee f8 ff f4 	ld.w	r8,r7[-12]
800041c6:	a5 98       	lsr	r8,0x5
}

__always_inline static volatile avr32_gpio_port_t *arch_ioport_pin_to_base(
		ioport_pin_t pin)
{
	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
800041c8:	ef 48 ff f8 	st.w	r7[-8],r8

__always_inline static volatile avr32_gpio_port_t *arch_ioport_port_to_base(
		ioport_port_t port)
{
	return (volatile avr32_gpio_port_t *)(AVR32_GPIO_ADDRESS
	       + port * sizeof(avr32_gpio_port_t));
800041cc:	ee f8 ff f8 	ld.w	r8,r7[-8]
800041d0:	a9 78       	lsl	r8,0x9
}

__always_inline static volatile avr32_gpio_port_t *arch_ioport_port_to_base(
		ioport_port_t port)
{
	return (volatile avr32_gpio_port_t *)(AVR32_GPIO_ADDRESS
800041d2:	e0 28 d8 00 	sub	r8,55296
{
	if (level) {
		arch_ioport_pin_to_base(pin)->ovrs
			= arch_ioport_pin_to_mask(pin);
	} else {
		arch_ioport_pin_to_base(pin)->ovrc
800041d6:	ee f9 ff dc 	ld.w	r9,r7[-36]
800041da:	ef 49 ff fc 	st.w	r7[-4],r9
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(
		ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
800041de:	ee f9 ff fc 	ld.w	r9,r7[-4]
800041e2:	f3 d9 c0 05 	bfextu	r9,r9,0x0,0x5
800041e6:	30 1a       	mov	r10,1
800041e8:	f4 09 09 49 	lsl	r9,r10,r9
{
	if (level) {
		arch_ioport_pin_to_base(pin)->ovrs
			= arch_ioport_pin_to_mask(pin);
	} else {
		arch_ioport_pin_to_base(pin)->ovrc
800041ec:	f1 49 00 58 	st.w	r8[88],r9
}
800041f0:	2f 4d       	sub	sp,-48
800041f2:	e3 cd 80 80 	ldm	sp++,r7,pc

800041f6 <ioport_toggle_pin_level>:
 * an output.
 *
 * \param pin IOPORT pin to toggle
 */
static inline void ioport_toggle_pin_level(ioport_pin_t pin)
{
800041f6:	eb cd 40 80 	pushm	r7,lr
800041fa:	1a 97       	mov	r7,sp
800041fc:	20 6d       	sub	sp,24
800041fe:	ef 4c ff e8 	st.w	r7[-24],r12
80004202:	ee f8 ff e8 	ld.w	r8,r7[-24]
80004206:	ef 48 ff ec 	st.w	r7[-20],r8
8000420a:	ee f8 ff ec 	ld.w	r8,r7[-20]
8000420e:	ef 48 ff f0 	st.w	r7[-16],r8
80004212:	ee f8 ff f0 	ld.w	r8,r7[-16]
80004216:	ef 48 ff f4 	st.w	r7[-12],r8
typedef uint32_t ioport_port_t;
typedef uint32_t ioport_port_mask_t;

__always_inline static ioport_port_t arch_ioport_pin_to_port_id(ioport_pin_t pin)
{
	return pin >> 5;
8000421a:	ee f8 ff f4 	ld.w	r8,r7[-12]
8000421e:	a5 98       	lsr	r8,0x5
}

__always_inline static volatile avr32_gpio_port_t *arch_ioport_pin_to_base(
		ioport_pin_t pin)
{
	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
80004220:	ef 48 ff f8 	st.w	r7[-8],r8

__always_inline static volatile avr32_gpio_port_t *arch_ioport_port_to_base(
		ioport_port_t port)
{
	return (volatile avr32_gpio_port_t *)(AVR32_GPIO_ADDRESS
	       + port * sizeof(avr32_gpio_port_t));
80004224:	ee f8 ff f8 	ld.w	r8,r7[-8]
80004228:	a9 78       	lsl	r8,0x9
}

__always_inline static volatile avr32_gpio_port_t *arch_ioport_port_to_base(
		ioport_port_t port)
{
	return (volatile avr32_gpio_port_t *)(AVR32_GPIO_ADDRESS
8000422a:	e0 28 d8 00 	sub	r8,55296
	return arch_ioport_port_to_base(port)->pvr & mask;
}

__always_inline static void arch_ioport_toggle_pin_level(ioport_pin_t pin)
{
	arch_ioport_pin_to_base(pin)->ovrt = arch_ioport_pin_to_mask(pin);
8000422e:	ee f9 ff ec 	ld.w	r9,r7[-20]
80004232:	ef 49 ff fc 	st.w	r7[-4],r9
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(
		ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
80004236:	ee f9 ff fc 	ld.w	r9,r7[-4]
8000423a:	f3 d9 c0 05 	bfextu	r9,r9,0x0,0x5
8000423e:	30 1a       	mov	r10,1
80004240:	f4 09 09 49 	lsl	r9,r10,r9
	return arch_ioport_port_to_base(port)->pvr & mask;
}

__always_inline static void arch_ioport_toggle_pin_level(ioport_pin_t pin)
{
	arch_ioport_pin_to_base(pin)->ovrt = arch_ioport_pin_to_mask(pin);
80004244:	f1 49 00 5c 	st.w	r8[92],r9
	arch_ioport_toggle_pin_level(pin);
}
80004248:	2f ad       	sub	sp,-24
8000424a:	e3 cd 80 80 	ldm	sp++,r7,pc
8000424e:	d7 03       	nop

80004250 <pid_init>:
#endif	

int_fast32_t volatile act_time = 0;

void pid_init(void)
{
80004250:	eb cd 40 80 	pushm	r7,lr
80004254:	1a 97       	mov	r7,sp
		test_set.p = 1;
		test_set.i = 1000;
		test_set.d = 10;
		ioport_set_pin_mode(GPIO_PB18,IOPORT_MODE_PULLUP);
	#endif
	act_time = (int_fast32_t) ast_get_per_time_ms(AST_PIR_PID_PRESCALSER);
80004256:	30 dc       	mov	r12,13
80004258:	f0 1f 00 07 	mcall	80004274 <pid_init+0x24>
8000425c:	18 98       	mov	r8,r12
8000425e:	10 99       	mov	r9,r8
80004260:	48 68       	lddpc	r8,80004278 <pid_init+0x28>
80004262:	91 09       	st.w	r8[0x0],r9
	ast_set_periodic_interrupt(AST_RTC,AST_PIR_PID_PRESCALSER,AST_PIR_PID);
80004264:	30 0a       	mov	r10,0
80004266:	30 db       	mov	r11,13
80004268:	fe 7c 18 00 	mov	r12,-59392
8000426c:	f0 1f 00 04 	mcall	8000427c <pid_init+0x2c>
}
80004270:	e3 cd 80 80 	ldm	sp++,r7,pc
80004274:	80 00       	ld.sh	r0,r0[0x0]
80004276:	26 b0       	sub	r0,107
80004278:	00 00       	add	r0,r0
8000427a:	05 14       	ld.sh	r4,r2++
8000427c:	80 00       	ld.sh	r0,r0[0x0]
8000427e:	27 5c       	sub	r12,117

80004280 <calculate_actuating_variable>:

//w is set value, x is the actual meassured value	
//w ist Sollwert, x ist Istwert
int_fast32_t calculate_actuating_variable(pid_settings_t _set, int_fast32_t w, int_fast32_t x, pid_tmp *_tmp)
{
80004280:	eb cd 40 80 	pushm	r7,lr
80004284:	1a 97       	mov	r7,sp
80004286:	20 6d       	sub	sp,24
80004288:	ee c8 ff f8 	sub	r8,r7,-8
8000428c:	ef 4c ff f0 	st.w	r7[-16],r12
80004290:	ef 4b ff ec 	st.w	r7[-20],r11
80004294:	ef 4a ff e8 	st.w	r7[-24],r10
	
	int_fast32_t e,y;
	
	e = w - x;			//Calculating the control deviation
80004298:	ee fa ff f0 	ld.w	r10,r7[-16]
8000429c:	ee f9 ff ec 	ld.w	r9,r7[-20]
800042a0:	f4 09 01 09 	sub	r9,r10,r9
800042a4:	ef 49 ff f4 	st.w	r7[-12],r9
	
	if(abs(e) > 180*16)
800042a8:	ee f9 ff f4 	ld.w	r9,r7[-12]
800042ac:	ef 49 ff fc 	st.w	r7[-4],r9
800042b0:	ee f9 ff fc 	ld.w	r9,r7[-4]
800042b4:	5c 49       	abs	r9
800042b6:	ef 49 ff fc 	st.w	r7[-4],r9
800042ba:	ee f9 ff fc 	ld.w	r9,r7[-4]
800042be:	e0 49 0b 40 	cp.w	r9,2880
800042c2:	e0 8a 00 14 	brle	800042ea <calculate_actuating_variable+0x6a>
	{
		e += (w>x)?(-360*16):(360*16);
800042c6:	ee fa ff f0 	ld.w	r10,r7[-16]
800042ca:	ee f9 ff ec 	ld.w	r9,r7[-20]
800042ce:	12 3a       	cp.w	r10,r9
800042d0:	e0 8a 00 05 	brle	800042da <calculate_actuating_variable+0x5a>
800042d4:	fe 79 e9 80 	mov	r9,-5760
800042d8:	c0 38       	rjmp	800042de <calculate_actuating_variable+0x5e>
800042da:	e0 69 16 80 	mov	r9,5760
800042de:	ee fa ff f4 	ld.w	r10,r7[-12]
800042e2:	f4 09 00 09 	add	r9,r10,r9
800042e6:	ef 49 ff f4 	st.w	r7[-12],r9
	}

	//e = e << PID_SHIFT_AMOUNT;
	
	if(_tmp->wind_up == WIND_UP_OFF) _tmp->e_int += e;
800042ea:	ee f9 ff e8 	ld.w	r9,r7[-24]
800042ee:	72 29       	ld.w	r9,r9[0x8]
800042f0:	58 09       	cp.w	r9,0
800042f2:	c0 b1       	brne	80004308 <calculate_actuating_variable+0x88>
800042f4:	ee f9 ff e8 	ld.w	r9,r7[-24]
800042f8:	72 1a       	ld.w	r10,r9[0x4]
800042fa:	ee f9 ff f4 	ld.w	r9,r7[-12]
800042fe:	12 0a       	add	r10,r9
80004300:	ee f9 ff e8 	ld.w	r9,r7[-24]
80004304:	93 1a       	st.w	r9[0x4],r10
80004306:	c2 78       	rjmp	80004354 <calculate_actuating_variable+0xd4>
	else if(_tmp->wind_up == WIND_UP_NEG && e > 0) _tmp->e_int += e;
80004308:	ee f9 ff e8 	ld.w	r9,r7[-24]
8000430c:	72 29       	ld.w	r9,r9[0x8]
8000430e:	58 29       	cp.w	r9,2
80004310:	c1 01       	brne	80004330 <calculate_actuating_variable+0xb0>
80004312:	ee f9 ff f4 	ld.w	r9,r7[-12]
80004316:	58 09       	cp.w	r9,0
80004318:	e0 8a 00 0c 	brle	80004330 <calculate_actuating_variable+0xb0>
8000431c:	ee f9 ff e8 	ld.w	r9,r7[-24]
80004320:	72 1a       	ld.w	r10,r9[0x4]
80004322:	ee f9 ff f4 	ld.w	r9,r7[-12]
80004326:	12 0a       	add	r10,r9
80004328:	ee f9 ff e8 	ld.w	r9,r7[-24]
8000432c:	93 1a       	st.w	r9[0x4],r10
8000432e:	c1 38       	rjmp	80004354 <calculate_actuating_variable+0xd4>
	else if(_tmp->wind_up == WIND_UP_POS && e < 0) _tmp->e_int += e;
80004330:	ee f9 ff e8 	ld.w	r9,r7[-24]
80004334:	72 29       	ld.w	r9,r9[0x8]
80004336:	58 19       	cp.w	r9,1
80004338:	c0 e1       	brne	80004354 <calculate_actuating_variable+0xd4>
8000433a:	ee f9 ff f4 	ld.w	r9,r7[-12]
8000433e:	58 09       	cp.w	r9,0
80004340:	c0 a4       	brge	80004354 <calculate_actuating_variable+0xd4>
80004342:	ee f9 ff e8 	ld.w	r9,r7[-24]
80004346:	72 1a       	ld.w	r10,r9[0x4]
80004348:	ee f9 ff f4 	ld.w	r9,r7[-12]
8000434c:	12 0a       	add	r10,r9
8000434e:	ee f9 ff e8 	ld.w	r9,r7[-24]
80004352:	93 1a       	st.w	r9[0x4],r10
	
		
	//Calculating the actuation variable out of the controlled system include a proportional, integration and a differentation part
	// y = KP * e + KI * INT(e,dt) + KD (de/dt)
	y = _set.p * e;
80004354:	70 0a       	ld.w	r10,r8[0x0]
80004356:	ee f9 ff f4 	ld.w	r9,r7[-12]
8000435a:	f4 09 02 49 	mul	r9,r10,r9
8000435e:	ef 49 ff f8 	st.w	r7[-8],r9
	if (_set.i != 0) y += (_tmp->e_int * act_time) / _set.i;
80004362:	70 19       	ld.w	r9,r8[0x4]
80004364:	58 09       	cp.w	r9,0
80004366:	c1 30       	breq	8000438c <calculate_actuating_variable+0x10c>
80004368:	ee f9 ff e8 	ld.w	r9,r7[-24]
8000436c:	72 1a       	ld.w	r10,r9[0x4]
8000436e:	4a 29       	lddpc	r9,800043f4 <calculate_actuating_variable+0x174>
80004370:	72 09       	ld.w	r9,r9[0x0]
80004372:	f4 09 02 49 	mul	r9,r10,r9
80004376:	70 1a       	ld.w	r10,r8[0x4]
80004378:	f2 0a 0d 0a 	divu	r10,r9,r10
8000437c:	14 99       	mov	r9,r10
8000437e:	12 9a       	mov	r10,r9
80004380:	ee f9 ff f8 	ld.w	r9,r7[-8]
80004384:	f4 09 00 09 	add	r9,r10,r9
80004388:	ef 49 ff f8 	st.w	r7[-8],r9
	y += _set.d *(e - _tmp->e_old)/act_time;
8000438c:	70 29       	ld.w	r9,r8[0x8]
8000438e:	ee f8 ff e8 	ld.w	r8,r7[-24]
80004392:	70 08       	ld.w	r8,r8[0x0]
80004394:	ee fa ff f4 	ld.w	r10,r7[-12]
80004398:	f4 08 01 08 	sub	r8,r10,r8
8000439c:	f2 08 02 48 	mul	r8,r9,r8
800043a0:	49 59       	lddpc	r9,800043f4 <calculate_actuating_variable+0x174>
800043a2:	72 09       	ld.w	r9,r9[0x0]
800043a4:	f0 09 0d 08 	divu	r8,r8,r9
800043a8:	10 99       	mov	r9,r8
800043aa:	ee f8 ff f8 	ld.w	r8,r7[-8]
800043ae:	f2 08 00 08 	add	r8,r9,r8
800043b2:	ef 48 ff f8 	st.w	r7[-8],r8
	
	_tmp->wind_up = (y >= esc_timer_values.max_motorspeed)?WIND_UP_POS:(y <= 0)?WIND_UP_NEG:WIND_UP_OFF;
800043b6:	49 18       	lddpc	r8,800043f8 <calculate_actuating_variable+0x178>
800043b8:	70 39       	ld.w	r9,r8[0xc]
800043ba:	ee f8 ff f8 	ld.w	r8,r7[-8]
800043be:	10 39       	cp.w	r9,r8
800043c0:	e0 8a 00 0b 	brle	800043d6 <calculate_actuating_variable+0x156>
800043c4:	ee f8 ff f8 	ld.w	r8,r7[-8]
800043c8:	58 08       	cp.w	r8,0
800043ca:	e0 89 00 04 	brgt	800043d2 <calculate_actuating_variable+0x152>
800043ce:	30 28       	mov	r8,2
800043d0:	c0 28       	rjmp	800043d4 <calculate_actuating_variable+0x154>
800043d2:	30 08       	mov	r8,0
800043d4:	c0 28       	rjmp	800043d8 <calculate_actuating_variable+0x158>
800043d6:	30 18       	mov	r8,1
800043d8:	ee f9 ff e8 	ld.w	r9,r7[-24]
800043dc:	93 28       	st.w	r9[0x8],r8
	
	//Speichern des Wertes fr die nchste Regelung
	//Save the Control Deviation for the next controlling cycle
	_tmp->e_old = e;
800043de:	ee f8 ff e8 	ld.w	r8,r7[-24]
800043e2:	ee f9 ff f4 	ld.w	r9,r7[-12]
800043e6:	91 09       	st.w	r8[0x0],r9

	return y; // >> PID_SHIFT_AMOUNT;
800043e8:	ee f8 ff f8 	ld.w	r8,r7[-8]
}
800043ec:	10 9c       	mov	r12,r8
800043ee:	2f ad       	sub	sp,-24
800043f0:	e3 cd 80 80 	ldm	sp++,r7,pc
800043f4:	00 00       	add	r0,r0
800043f6:	05 14       	ld.sh	r4,r2++
800043f8:	00 00       	add	r0,r0
800043fa:	06 70       	tst	r0,r3

800043fc <pid_control>:
	
void pid_control()
{
800043fc:	eb cd 40 c0 	pushm	r6-r7,lr
80004400:	1a 97       	mov	r7,sp
80004402:	21 8d       	sub	sp,96
	ioport_toggle_pin_level(LED_B_SENS);
80004404:	30 ec       	mov	r12,14
80004406:	f0 1f 00 ce 	mcall	8000473c <pid_control+0x340>
	ioport_set_pin_level(GPIO_PA25, HIGH);
8000440a:	30 1b       	mov	r11,1
8000440c:	31 9c       	mov	r12,25
8000440e:	f0 1f 00 cd 	mcall	80004740 <pid_control+0x344>
		speed.position[MOTOR_POS_FL] = test_tmp.wind_up;
		speed.position[MOTOR_POS_FR] = test_w;
		speed.position[MOTOR_POS_BL] = a;
		speed.position[MOTOR_POS_BR] = test_tmp.e_int;
	#else
		communication_frame_out.sensor_euler =  sensor_read_euler();
80004412:	fe f6 03 32 	ld.w	r6,pc[818]
80004416:	ee c8 00 60 	sub	r8,r7,96
8000441a:	10 9c       	mov	r12,r8
8000441c:	f0 1f 00 cb 	mcall	80004748 <pid_control+0x34c>
80004420:	0c 98       	mov	r8,r6
80004422:	ee c9 00 60 	sub	r9,r7,96
80004426:	30 6a       	mov	r10,6
80004428:	12 9b       	mov	r11,r9
8000442a:	10 9c       	mov	r12,r8
8000442c:	f0 1f 00 c8 	mcall	8000474c <pid_control+0x350>
		struct bno055_euler_t volatile y = {0,0,0};
80004430:	30 08       	mov	r8,0
80004432:	ef 58 ff ea 	st.h	r7[-22],r8
80004436:	30 08       	mov	r8,0
80004438:	ef 58 ff ec 	st.h	r7[-20],r8
8000443c:	30 08       	mov	r8,0
8000443e:	ef 58 ff ee 	st.h	r7[-18],r8
		
		//throttle constant for the controller
		uint_fast32_t volatile _thr = 0;
80004442:	30 08       	mov	r8,0
80004444:	ef 48 ff e4 	st.w	r7[-28],r8
		static volatile pid_tmp r_tmp = {0,0,false};
	//	static pid_tmp thr_tmp = {0,0};
	
	
		//calculate all actuating variables 
		y.p = calculate_actuating_variable(set.pid_pitch, (communication_frame_in.app_euler.p<0)?communication_frame_in.app_euler.p+360*16:communication_frame_in.app_euler.p, (communication_frame_out.sensor_euler.p<0)?communication_frame_out.sensor_euler.p+360*16:communication_frame_out.sensor_euler.p, &p_tmp);
80004448:	fe f8 02 fc 	ld.w	r8,pc[764]
8000444c:	11 c9       	ld.ub	r9,r8[0x4]
8000444e:	5c 59       	castu.b	r9
80004450:	a9 69       	lsl	r9,0x8
80004452:	11 d8       	ld.ub	r8,r8[0x5]
80004454:	5c 58       	castu.b	r8
80004456:	12 48       	or	r8,r9
80004458:	b1 68       	lsl	r8,0x10
8000445a:	b1 48       	asr	r8,0x10
8000445c:	f3 d8 b0 10 	bfexts	r9,r8,0x0,0x10
80004460:	30 08       	mov	r8,0
80004462:	f0 09 19 00 	cp.h	r9,r8
80004466:	c0 f4       	brge	80004484 <pid_control+0x88>
80004468:	fe f8 02 dc 	ld.w	r8,pc[732]
8000446c:	11 c9       	ld.ub	r9,r8[0x4]
8000446e:	5c 59       	castu.b	r9
80004470:	a9 69       	lsl	r9,0x8
80004472:	11 d8       	ld.ub	r8,r8[0x5]
80004474:	5c 58       	castu.b	r8
80004476:	12 48       	or	r8,r9
80004478:	b1 68       	lsl	r8,0x10
8000447a:	b1 48       	asr	r8,0x10
8000447c:	5c 88       	casts.h	r8
8000447e:	f0 cb e9 80 	sub	r11,r8,-5760
80004482:	c0 d8       	rjmp	8000449c <pid_control+0xa0>
80004484:	fe f8 02 c0 	ld.w	r8,pc[704]
80004488:	11 c9       	ld.ub	r9,r8[0x4]
8000448a:	5c 59       	castu.b	r9
8000448c:	a9 69       	lsl	r9,0x8
8000448e:	11 d8       	ld.ub	r8,r8[0x5]
80004490:	5c 58       	castu.b	r8
80004492:	12 48       	or	r8,r9
80004494:	b1 68       	lsl	r8,0x10
80004496:	b1 48       	asr	r8,0x10
80004498:	5c 88       	casts.h	r8
8000449a:	10 9b       	mov	r11,r8
8000449c:	fe f8 02 b4 	ld.w	r8,pc[692]
800044a0:	f1 39 00 0a 	ld.ub	r9,r8[10]
800044a4:	5c 59       	castu.b	r9
800044a6:	a9 69       	lsl	r9,0x8
800044a8:	f1 38 00 0b 	ld.ub	r8,r8[11]
800044ac:	5c 58       	castu.b	r8
800044ae:	12 48       	or	r8,r9
800044b0:	b1 68       	lsl	r8,0x10
800044b2:	b1 48       	asr	r8,0x10
800044b4:	f3 d8 b0 10 	bfexts	r9,r8,0x0,0x10
800044b8:	30 08       	mov	r8,0
800044ba:	f0 09 19 00 	cp.h	r9,r8
800044be:	c1 14       	brge	800044e0 <pid_control+0xe4>
800044c0:	fe f8 02 90 	ld.w	r8,pc[656]
800044c4:	f1 39 00 0a 	ld.ub	r9,r8[10]
800044c8:	5c 59       	castu.b	r9
800044ca:	a9 69       	lsl	r9,0x8
800044cc:	f1 38 00 0b 	ld.ub	r8,r8[11]
800044d0:	5c 58       	castu.b	r8
800044d2:	12 48       	or	r8,r9
800044d4:	b1 68       	lsl	r8,0x10
800044d6:	b1 48       	asr	r8,0x10
800044d8:	5c 88       	casts.h	r8
800044da:	f0 cc e9 80 	sub	r12,r8,-5760
800044de:	c0 f8       	rjmp	800044fc <pid_control+0x100>
800044e0:	fe f8 02 70 	ld.w	r8,pc[624]
800044e4:	f1 39 00 0a 	ld.ub	r9,r8[10]
800044e8:	5c 59       	castu.b	r9
800044ea:	a9 69       	lsl	r9,0x8
800044ec:	f1 38 00 0b 	ld.ub	r8,r8[11]
800044f0:	5c 58       	castu.b	r8
800044f2:	12 48       	or	r8,r9
800044f4:	b1 68       	lsl	r8,0x10
800044f6:	b1 48       	asr	r8,0x10
800044f8:	5c 88       	casts.h	r8
800044fa:	10 9c       	mov	r12,r8
800044fc:	fe f8 02 58 	ld.w	r8,pc[600]
80004500:	20 3d       	sub	sp,12
80004502:	1a 99       	mov	r9,sp
80004504:	12 9a       	mov	r10,r9
80004506:	f0 ce ff f0 	sub	lr,r8,-16
8000450a:	fc e8 00 00 	ld.d	r8,lr[0]
8000450e:	f4 e9 00 00 	st.d	r10[0],r8
80004512:	7c 28       	ld.w	r8,lr[0x8]
80004514:	95 28       	st.w	r10[0x8],r8
80004516:	fe fa 02 42 	ld.w	r10,pc[578]
8000451a:	f0 1f 00 91 	mcall	8000475c <pid_control+0x360>
8000451e:	2f dd       	sub	sp,-12
80004520:	18 98       	mov	r8,r12
80004522:	5c 88       	casts.h	r8
80004524:	ef 58 ff ee 	st.h	r7[-18],r8
		y.r = calculate_actuating_variable(set.pid_roll, communication_frame_in.app_euler.r, communication_frame_out.sensor_euler.r, &r_tmp);
80004528:	fe f8 02 1c 	ld.w	r8,pc[540]
8000452c:	11 a9       	ld.ub	r9,r8[0x2]
8000452e:	5c 59       	castu.b	r9
80004530:	a9 69       	lsl	r9,0x8
80004532:	11 b8       	ld.ub	r8,r8[0x3]
80004534:	5c 58       	castu.b	r8
80004536:	12 48       	or	r8,r9
80004538:	b1 68       	lsl	r8,0x10
8000453a:	b1 48       	asr	r8,0x10
8000453c:	5c 88       	casts.h	r8
8000453e:	10 9e       	mov	lr,r8
80004540:	fe f8 02 10 	ld.w	r8,pc[528]
80004544:	f1 39 00 08 	ld.ub	r9,r8[8]
80004548:	5c 59       	castu.b	r9
8000454a:	a9 69       	lsl	r9,0x8
8000454c:	f1 38 00 09 	ld.ub	r8,r8[9]
80004550:	5c 58       	castu.b	r8
80004552:	12 48       	or	r8,r9
80004554:	b1 68       	lsl	r8,0x10
80004556:	b1 48       	asr	r8,0x10
80004558:	5c 88       	casts.h	r8
8000455a:	10 9c       	mov	r12,r8
8000455c:	4f e8       	lddpc	r8,80004754 <pid_control+0x358>
8000455e:	20 3d       	sub	sp,12
80004560:	1a 99       	mov	r9,sp
80004562:	12 9a       	mov	r10,r9
80004564:	f0 cb ff e4 	sub	r11,r8,-28
80004568:	f6 e8 00 00 	ld.d	r8,r11[0]
8000456c:	f4 e9 00 00 	st.d	r10[0],r8
80004570:	76 28       	ld.w	r8,r11[0x8]
80004572:	95 28       	st.w	r10[0x8],r8
80004574:	4f ba       	lddpc	r10,80004760 <pid_control+0x364>
80004576:	1c 9b       	mov	r11,lr
80004578:	f0 1f 00 79 	mcall	8000475c <pid_control+0x360>
8000457c:	2f dd       	sub	sp,-12
8000457e:	18 98       	mov	r8,r12
80004580:	5c 88       	casts.h	r8
80004582:	ef 58 ff ec 	st.h	r7[-20],r8
		y.h = calculate_actuating_variable(set.pid_yaw, communication_frame_in.app_euler.h, communication_frame_out.sensor_euler.h, &h_tmp);
80004586:	4f 08       	lddpc	r8,80004744 <pid_control+0x348>
80004588:	11 89       	ld.ub	r9,r8[0x0]
8000458a:	5c 59       	castu.b	r9
8000458c:	a9 69       	lsl	r9,0x8
8000458e:	11 98       	ld.ub	r8,r8[0x1]
80004590:	5c 58       	castu.b	r8
80004592:	12 48       	or	r8,r9
80004594:	b1 68       	lsl	r8,0x10
80004596:	b1 48       	asr	r8,0x10
80004598:	5c 88       	casts.h	r8
8000459a:	10 9e       	mov	lr,r8
8000459c:	4e d8       	lddpc	r8,80004750 <pid_control+0x354>
8000459e:	11 e9       	ld.ub	r9,r8[0x6]
800045a0:	5c 59       	castu.b	r9
800045a2:	a9 69       	lsl	r9,0x8
800045a4:	11 f8       	ld.ub	r8,r8[0x7]
800045a6:	5c 58       	castu.b	r8
800045a8:	12 48       	or	r8,r9
800045aa:	b1 68       	lsl	r8,0x10
800045ac:	b1 48       	asr	r8,0x10
800045ae:	5c 88       	casts.h	r8
800045b0:	10 9c       	mov	r12,r8
800045b2:	4e 98       	lddpc	r8,80004754 <pid_control+0x358>
800045b4:	20 3d       	sub	sp,12
800045b6:	1a 99       	mov	r9,sp
800045b8:	12 9a       	mov	r10,r9
800045ba:	f0 cb ff fc 	sub	r11,r8,-4
800045be:	f6 e8 00 00 	ld.d	r8,r11[0]
800045c2:	f4 e9 00 00 	st.d	r10[0],r8
800045c6:	76 28       	ld.w	r8,r11[0x8]
800045c8:	95 28       	st.w	r10[0x8],r8
800045ca:	4e 7a       	lddpc	r10,80004764 <pid_control+0x368>
800045cc:	1c 9b       	mov	r11,lr
800045ce:	f0 1f 00 64 	mcall	8000475c <pid_control+0x360>
800045d2:	2f dd       	sub	sp,-12
800045d4:	18 98       	mov	r8,r12
800045d6:	5c 88       	casts.h	r8
800045d8:	ef 58 ff ea 	st.h	r7[-22],r8
		//int_fast32_t throttle = calculate_actuating_variable(set.pid_throttle, throotle, _thr, &thr_tmp);
	

	
		//Add all actuating variables to the motor speeds
		int_fast32_t _esc0 =	 y.r	+	 y.h	+	 y.p	+	throotle;
800045dc:	ef 08 ff ec 	ld.sh	r8,r7[-20]
800045e0:	5c 88       	casts.h	r8
800045e2:	10 99       	mov	r9,r8
800045e4:	ef 08 ff ea 	ld.sh	r8,r7[-22]
800045e8:	5c 88       	casts.h	r8
800045ea:	10 09       	add	r9,r8
800045ec:	ef 08 ff ee 	ld.sh	r8,r7[-18]
800045f0:	5c 88       	casts.h	r8
800045f2:	f2 08 00 08 	add	r8,r9,r8
800045f6:	10 99       	mov	r9,r8
800045f8:	4d c8       	lddpc	r8,80004768 <pid_control+0x36c>
800045fa:	70 08       	ld.w	r8,r8[0x0]
800045fc:	f2 08 00 08 	add	r8,r9,r8
80004600:	ef 48 ff f0 	st.w	r7[-16],r8
		int_fast32_t _esc1 =	-y.r	+	-y.h	+	 y.p	+	throotle;
80004604:	ef 08 ff ec 	ld.sh	r8,r7[-20]
80004608:	5c 88       	casts.h	r8
8000460a:	f0 09 11 00 	rsub	r9,r8,0
8000460e:	ef 08 ff ea 	ld.sh	r8,r7[-22]
80004612:	5c 88       	casts.h	r8
80004614:	10 19       	sub	r9,r8
80004616:	ef 08 ff ee 	ld.sh	r8,r7[-18]
8000461a:	5c 88       	casts.h	r8
8000461c:	f2 08 00 08 	add	r8,r9,r8
80004620:	10 99       	mov	r9,r8
80004622:	4d 28       	lddpc	r8,80004768 <pid_control+0x36c>
80004624:	70 08       	ld.w	r8,r8[0x0]
80004626:	f2 08 00 08 	add	r8,r9,r8
8000462a:	ef 48 ff f4 	st.w	r7[-12],r8
		int_fast32_t _esc2 =	 y.r	+	-y.h	+	-y.p	+	throotle;
8000462e:	ef 08 ff ec 	ld.sh	r8,r7[-20]
80004632:	5c 88       	casts.h	r8
80004634:	10 99       	mov	r9,r8
80004636:	ef 08 ff ea 	ld.sh	r8,r7[-22]
8000463a:	5c 88       	casts.h	r8
8000463c:	10 19       	sub	r9,r8
8000463e:	ef 08 ff ee 	ld.sh	r8,r7[-18]
80004642:	5c 88       	casts.h	r8
80004644:	f2 08 01 08 	sub	r8,r9,r8
80004648:	10 99       	mov	r9,r8
8000464a:	4c 88       	lddpc	r8,80004768 <pid_control+0x36c>
8000464c:	70 08       	ld.w	r8,r8[0x0]
8000464e:	f2 08 00 08 	add	r8,r9,r8
80004652:	ef 48 ff f8 	st.w	r7[-8],r8
		int_fast32_t _esc3 =	-y.r	+	 y.h	+	-y.p	+	throotle;
80004656:	ef 08 ff ea 	ld.sh	r8,r7[-22]
8000465a:	5c 88       	casts.h	r8
8000465c:	10 99       	mov	r9,r8
8000465e:	ef 08 ff ec 	ld.sh	r8,r7[-20]
80004662:	5c 88       	casts.h	r8
80004664:	10 19       	sub	r9,r8
80004666:	ef 08 ff ee 	ld.sh	r8,r7[-18]
8000466a:	5c 88       	casts.h	r8
8000466c:	f2 08 01 08 	sub	r8,r9,r8
80004670:	10 99       	mov	r9,r8
80004672:	4b e8       	lddpc	r8,80004768 <pid_control+0x36c>
80004674:	70 08       	ld.w	r8,r8[0x0]
80004676:	f2 08 00 08 	add	r8,r9,r8
8000467a:	ef 48 ff fc 	st.w	r7[-4],r8
	
		//TODO: check
	
		speed.position[MOTOR_POS_FL] = _esc0;
8000467e:	ee f8 ff f0 	ld.w	r8,r7[-16]
80004682:	5c 88       	casts.h	r8
80004684:	4b a9       	lddpc	r9,8000476c <pid_control+0x370>
80004686:	b2 08       	st.h	r9[0x0],r8
		speed.position[MOTOR_POS_FR] = _esc1;
80004688:	ee f8 ff f4 	ld.w	r8,r7[-12]
8000468c:	5c 88       	casts.h	r8
8000468e:	4b 89       	lddpc	r9,8000476c <pid_control+0x370>
80004690:	b2 18       	st.h	r9[0x2],r8
		speed.position[MOTOR_POS_BL] = _esc2;
80004692:	ee f8 ff f8 	ld.w	r8,r7[-8]
80004696:	5c 88       	casts.h	r8
80004698:	4b 59       	lddpc	r9,8000476c <pid_control+0x370>
8000469a:	b2 28       	st.h	r9[0x4],r8
		speed.position[MOTOR_POS_BR] = _esc3;
8000469c:	ee f8 ff fc 	ld.w	r8,r7[-4]
800046a0:	5c 88       	casts.h	r8
800046a2:	4b 39       	lddpc	r9,8000476c <pid_control+0x370>
800046a4:	b2 38       	st.h	r9[0x6],r8
		
		#ifdef USART_DEBUG
			char str[60];
			sprintf(&str,"E\t%i\t%i\t%i\n", p_tmp.e_old, r_tmp.e_old, h_tmp.e_old);
800046a6:	4b 08       	lddpc	r8,80004764 <pid_control+0x368>
800046a8:	70 0b       	ld.w	r11,r8[0x0]
800046aa:	4a e8       	lddpc	r8,80004760 <pid_control+0x364>
800046ac:	70 0a       	ld.w	r10,r8[0x0]
800046ae:	4a b8       	lddpc	r8,80004758 <pid_control+0x35c>
800046b0:	70 09       	ld.w	r9,r8[0x0]
800046b2:	ee c8 00 58 	sub	r8,r7,88
800046b6:	1a db       	st.w	--sp,r11
800046b8:	1a da       	st.w	--sp,r10
800046ba:	1a d9       	st.w	--sp,r9
800046bc:	4a db       	lddpc	r11,80004770 <pid_control+0x374>
800046be:	10 9c       	mov	r12,r8
800046c0:	f0 1f 00 2d 	mcall	80004774 <pid_control+0x378>
800046c4:	2f dd       	sub	sp,-12
			usart_write_line(USART,str);
800046c6:	ee c8 00 58 	sub	r8,r7,88
800046ca:	10 9b       	mov	r11,r8
800046cc:	fe 7c 30 00 	mov	r12,-53248
800046d0:	f0 1f 00 2a 	mcall	80004778 <pid_control+0x37c>
			sprintf(&str,"M\t%i\t%i\t%i\t%i\n", speed.position[MOTOR_POS_FL], speed.position[MOTOR_POS_FR], speed.position[MOTOR_POS_BL],speed.position[MOTOR_POS_BR]);
800046d4:	4a 68       	lddpc	r8,8000476c <pid_control+0x370>
800046d6:	90 38       	ld.sh	r8,r8[0x6]
800046d8:	5c 88       	casts.h	r8
800046da:	10 9c       	mov	r12,r8
800046dc:	4a 48       	lddpc	r8,8000476c <pid_control+0x370>
800046de:	90 28       	ld.sh	r8,r8[0x4]
800046e0:	5c 88       	casts.h	r8
800046e2:	10 9b       	mov	r11,r8
800046e4:	4a 28       	lddpc	r8,8000476c <pid_control+0x370>
800046e6:	90 18       	ld.sh	r8,r8[0x2]
800046e8:	5c 88       	casts.h	r8
800046ea:	10 9a       	mov	r10,r8
800046ec:	4a 08       	lddpc	r8,8000476c <pid_control+0x370>
800046ee:	90 08       	ld.sh	r8,r8[0x0]
800046f0:	5c 88       	casts.h	r8
800046f2:	10 99       	mov	r9,r8
800046f4:	ee c8 00 58 	sub	r8,r7,88
800046f8:	1a dc       	st.w	--sp,r12
800046fa:	1a db       	st.w	--sp,r11
800046fc:	1a da       	st.w	--sp,r10
800046fe:	1a d9       	st.w	--sp,r9
80004700:	49 fb       	lddpc	r11,8000477c <pid_control+0x380>
80004702:	10 9c       	mov	r12,r8
80004704:	f0 1f 00 1c 	mcall	80004774 <pid_control+0x378>
80004708:	2f cd       	sub	sp,-16
			usart_write_line(USART,str);
8000470a:	ee c8 00 58 	sub	r8,r7,88
8000470e:	10 9b       	mov	r11,r8
80004710:	fe 7c 30 00 	mov	r12,-53248
80004714:	f0 1f 00 19 	mcall	80004778 <pid_control+0x37c>
		#endif
		
	#endif
	
	set_motor_speeds(speed);
80004718:	49 59       	lddpc	r9,8000476c <pid_control+0x370>
8000471a:	20 2d       	sub	sp,8
8000471c:	1a 98       	mov	r8,sp
8000471e:	30 8a       	mov	r10,8
80004720:	12 9b       	mov	r11,r9
80004722:	10 9c       	mov	r12,r8
80004724:	f0 1f 00 0a 	mcall	8000474c <pid_control+0x350>
80004728:	f0 1f 00 16 	mcall	80004780 <pid_control+0x384>
8000472c:	2f ed       	sub	sp,-8
	
	ioport_set_pin_level(GPIO_PA25, LOW);
8000472e:	30 0b       	mov	r11,0
80004730:	31 9c       	mov	r12,25
80004732:	f0 1f 00 04 	mcall	80004740 <pid_control+0x344>
}
80004736:	2e 8d       	sub	sp,-96
80004738:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
8000473c:	80 00       	ld.sh	r0,r0[0x0]
8000473e:	41 f6       	lddsp	r6,sp[0x7c]
80004740:	80 00       	ld.sh	r0,r0[0x0]
80004742:	41 44       	lddsp	r4,sp[0x50]
80004744:	00 00       	add	r0,r0
80004746:	07 18       	ld.sh	r8,r3++
80004748:	80 00       	ld.sh	r0,r0[0x0]
8000474a:	54 1c       	stdsp	sp[0x104],r12
8000474c:	80 00       	ld.sh	r0,r0[0x0]
8000474e:	74 6c       	ld.w	r12,r10[0x18]
80004750:	00 00       	add	r0,r0
80004752:	07 00       	ld.w	r0,r3++
80004754:	00 00       	add	r0,r0
80004756:	07 2c       	ld.uh	r12,r3++
80004758:	00 00       	add	r0,r0
8000475a:	05 18       	ld.sh	r8,r2++
8000475c:	80 00       	ld.sh	r0,r0[0x0]
8000475e:	42 80       	lddsp	r0,sp[0xa0]
80004760:	00 00       	add	r0,r0
80004762:	05 24       	ld.uh	r4,r2++
80004764:	00 00       	add	r0,r0
80004766:	05 30       	ld.ub	r0,r2++
80004768:	00 00       	add	r0,r0
8000476a:	06 64       	and	r4,r3
8000476c:	00 00       	add	r0,r0
8000476e:	06 68       	and	r8,r3
80004770:	80 00       	ld.sh	r0,r0[0x0]
80004772:	41 28       	lddsp	r8,sp[0x48]
80004774:	80 00       	ld.sh	r0,r0[0x0]
80004776:	75 b4       	ld.w	r4,r10[0x6c]
80004778:	80 00       	ld.sh	r0,r0[0x0]
8000477a:	6c 30       	ld.w	r0,r6[0xc]
8000477c:	80 00       	ld.sh	r0,r0[0x0]
8000477e:	41 34       	lddsp	r4,sp[0x4c]
80004780:	80 00       	ld.sh	r0,r0[0x0]
80004782:	40 78       	lddsp	r8,sp[0x1c]

80004784 <sysclk_get_main_hz>:
80004784:	eb cd 40 80 	pushm	r7,lr
80004788:	1a 97       	mov	r7,sp
8000478a:	e0 68 0e 00 	mov	r8,3584
8000478e:	ea 18 07 27 	orh	r8,0x727
80004792:	10 9c       	mov	r12,r8
80004794:	e3 cd 80 80 	ldm	sp++,r7,pc

80004798 <sysclk_get_cpu_hz>:
80004798:	eb cd 40 80 	pushm	r7,lr
8000479c:	1a 97       	mov	r7,sp
8000479e:	f0 1f 00 04 	mcall	800047ac <sysclk_get_cpu_hz+0x14>
800047a2:	18 98       	mov	r8,r12
800047a4:	a3 88       	lsr	r8,0x2
800047a6:	10 9c       	mov	r12,r8
800047a8:	e3 cd 80 80 	ldm	sp++,r7,pc
800047ac:	80 00       	ld.sh	r0,r0[0x0]
800047ae:	47 84       	lddsp	r4,sp[0x1e0]

800047b0 <sysclk_get_pba_hz>:
800047b0:	eb cd 40 80 	pushm	r7,lr
800047b4:	1a 97       	mov	r7,sp
800047b6:	f0 1f 00 04 	mcall	800047c4 <sysclk_get_pba_hz+0x14>
800047ba:	18 98       	mov	r8,r12
800047bc:	a3 88       	lsr	r8,0x2
800047be:	10 9c       	mov	r12,r8
800047c0:	e3 cd 80 80 	ldm	sp++,r7,pc
800047c4:	80 00       	ld.sh	r0,r0[0x0]
800047c6:	47 84       	lddsp	r4,sp[0x1e0]

800047c8 <sysclk_enable_hsb_module>:
800047c8:	eb cd 40 80 	pushm	r7,lr
800047cc:	1a 97       	mov	r7,sp
800047ce:	20 1d       	sub	sp,4
800047d0:	ef 4c ff fc 	st.w	r7[-4],r12
800047d4:	ee fb ff fc 	ld.w	r11,r7[-4]
800047d8:	30 1c       	mov	r12,1
800047da:	f0 1f 00 03 	mcall	800047e4 <sysclk_enable_hsb_module+0x1c>
800047de:	2f fd       	sub	sp,-4
800047e0:	e3 cd 80 80 	ldm	sp++,r7,pc
800047e4:	80 00       	ld.sh	r0,r0[0x0]
800047e6:	5f b0       	srhi	r0

800047e8 <sysclk_enable_pba_module>:
800047e8:	eb cd 40 80 	pushm	r7,lr
800047ec:	1a 97       	mov	r7,sp
800047ee:	20 1d       	sub	sp,4
800047f0:	ef 4c ff fc 	st.w	r7[-4],r12
800047f4:	ee fb ff fc 	ld.w	r11,r7[-4]
800047f8:	30 2c       	mov	r12,2
800047fa:	f0 1f 00 03 	mcall	80004804 <sysclk_enable_pba_module+0x1c>
800047fe:	2f fd       	sub	sp,-4
80004800:	e3 cd 80 80 	ldm	sp++,r7,pc
80004804:	80 00       	ld.sh	r0,r0[0x0]
80004806:	5f b0       	srhi	r0

80004808 <sysclk_enable_pbb_module>:
80004808:	eb cd 40 80 	pushm	r7,lr
8000480c:	1a 97       	mov	r7,sp
8000480e:	20 1d       	sub	sp,4
80004810:	ef 4c ff fc 	st.w	r7[-4],r12
80004814:	ee fb ff fc 	ld.w	r11,r7[-4]
80004818:	30 3c       	mov	r12,3
8000481a:	f0 1f 00 03 	mcall	80004824 <sysclk_enable_pbb_module+0x1c>
8000481e:	2f fd       	sub	sp,-4
80004820:	e3 cd 80 80 	ldm	sp++,r7,pc
80004824:	80 00       	ld.sh	r0,r0[0x0]
80004826:	5f b0       	srhi	r0

80004828 <sysclk_enable_peripheral_clock>:
80004828:	eb cd 40 80 	pushm	r7,lr
8000482c:	1a 97       	mov	r7,sp
8000482e:	20 1d       	sub	sp,4
80004830:	ef 4c ff fc 	st.w	r7[-4],r12
80004834:	ee f8 ff fc 	ld.w	r8,r7[-4]
80004838:	fe 58 38 00 	cp.w	r8,-51200
8000483c:	e0 80 00 8a 	breq	80004950 <sysclk_enable_peripheral_clock+0x128>
80004840:	e0 8b 00 33 	brhi	800048a6 <sysclk_enable_peripheral_clock+0x7e>
80004844:	fe 58 14 00 	cp.w	r8,-60416
80004848:	c6 80       	breq	80004918 <sysclk_enable_peripheral_clock+0xf0>
8000484a:	e0 8b 00 18 	brhi	8000487a <sysclk_enable_peripheral_clock+0x52>
8000484e:	fe 48 14 00 	cp.w	r8,-125952
80004852:	e0 80 00 be 	breq	800049ce <sysclk_enable_peripheral_clock+0x1a6>
80004856:	e0 8b 00 0b 	brhi	8000486c <sysclk_enable_peripheral_clock+0x44>
8000485a:	fe 48 00 00 	cp.w	r8,-131072
8000485e:	e0 80 00 ad 	breq	800049b8 <sysclk_enable_peripheral_clock+0x190>
80004862:	fe 48 10 00 	cp.w	r8,-126976
80004866:	e0 80 00 b0 	breq	800049c6 <sysclk_enable_peripheral_clock+0x19e>
8000486a:	cb 98       	rjmp	800049dc <sysclk_enable_peripheral_clock+0x1b4>
8000486c:	fe 58 00 00 	cp.w	r8,-65536
80004870:	c4 90       	breq	80004902 <sysclk_enable_peripheral_clock+0xda>
80004872:	fe 58 10 00 	cp.w	r8,-61440
80004876:	c4 d0       	breq	80004910 <sysclk_enable_peripheral_clock+0xe8>
80004878:	cb 28       	rjmp	800049dc <sysclk_enable_peripheral_clock+0x1b4>
8000487a:	fe 58 20 00 	cp.w	r8,-57344
8000487e:	c5 90       	breq	80004930 <sysclk_enable_peripheral_clock+0x108>
80004880:	e0 8b 00 09 	brhi	80004892 <sysclk_enable_peripheral_clock+0x6a>
80004884:	fe 58 18 00 	cp.w	r8,-59392
80004888:	c4 c0       	breq	80004920 <sysclk_enable_peripheral_clock+0xf8>
8000488a:	fe 58 1c 00 	cp.w	r8,-58368
8000488e:	c4 d0       	breq	80004928 <sysclk_enable_peripheral_clock+0x100>
80004890:	ca 68       	rjmp	800049dc <sysclk_enable_peripheral_clock+0x1b4>
80004892:	fe 58 30 00 	cp.w	r8,-53248
80004896:	c5 50       	breq	80004940 <sysclk_enable_peripheral_clock+0x118>
80004898:	fe 58 34 00 	cp.w	r8,-52224
8000489c:	c5 60       	breq	80004948 <sysclk_enable_peripheral_clock+0x120>
8000489e:	fe 58 28 00 	cp.w	r8,-55296
800048a2:	c4 b0       	breq	80004938 <sysclk_enable_peripheral_clock+0x110>
800048a4:	c9 c8       	rjmp	800049dc <sysclk_enable_peripheral_clock+0x1b4>
800048a6:	fe 58 50 00 	cp.w	r8,-45056
800048aa:	c6 b0       	breq	80004980 <sysclk_enable_peripheral_clock+0x158>
800048ac:	e0 8b 00 15 	brhi	800048d6 <sysclk_enable_peripheral_clock+0xae>
800048b0:	fe 58 44 00 	cp.w	r8,-48128
800048b4:	c5 a0       	breq	80004968 <sysclk_enable_peripheral_clock+0x140>
800048b6:	e0 8b 00 09 	brhi	800048c8 <sysclk_enable_peripheral_clock+0xa0>
800048ba:	fe 58 3c 00 	cp.w	r8,-50176
800048be:	c4 d0       	breq	80004958 <sysclk_enable_peripheral_clock+0x130>
800048c0:	fe 58 40 00 	cp.w	r8,-49152
800048c4:	c4 e0       	breq	80004960 <sysclk_enable_peripheral_clock+0x138>
800048c6:	c8 b8       	rjmp	800049dc <sysclk_enable_peripheral_clock+0x1b4>
800048c8:	fe 58 48 00 	cp.w	r8,-47104
800048cc:	c5 20       	breq	80004970 <sysclk_enable_peripheral_clock+0x148>
800048ce:	fe 58 4c 00 	cp.w	r8,-46080
800048d2:	c5 30       	breq	80004978 <sysclk_enable_peripheral_clock+0x150>
800048d4:	c8 48       	rjmp	800049dc <sysclk_enable_peripheral_clock+0x1b4>
800048d6:	fe 58 5c 00 	cp.w	r8,-41984
800048da:	c5 f0       	breq	80004998 <sysclk_enable_peripheral_clock+0x170>
800048dc:	e0 8b 00 09 	brhi	800048ee <sysclk_enable_peripheral_clock+0xc6>
800048e0:	fe 58 54 00 	cp.w	r8,-44032
800048e4:	c5 20       	breq	80004988 <sysclk_enable_peripheral_clock+0x160>
800048e6:	fe 58 58 00 	cp.w	r8,-43008
800048ea:	c5 30       	breq	80004990 <sysclk_enable_peripheral_clock+0x168>
800048ec:	c7 88       	rjmp	800049dc <sysclk_enable_peripheral_clock+0x1b4>
800048ee:	fe 58 64 00 	cp.w	r8,-39936
800048f2:	c5 b0       	breq	800049a8 <sysclk_enable_peripheral_clock+0x180>
800048f4:	fe 58 68 00 	cp.w	r8,-38912
800048f8:	c5 c0       	breq	800049b0 <sysclk_enable_peripheral_clock+0x188>
800048fa:	fe 58 60 00 	cp.w	r8,-40960
800048fe:	c5 10       	breq	800049a0 <sysclk_enable_peripheral_clock+0x178>
80004900:	c6 e8       	rjmp	800049dc <sysclk_enable_peripheral_clock+0x1b4>
80004902:	30 4c       	mov	r12,4
80004904:	f0 1f 00 38 	mcall	800049e4 <sysclk_enable_peripheral_clock+0x1bc>
80004908:	30 0c       	mov	r12,0
8000490a:	f0 1f 00 38 	mcall	800049e8 <sysclk_enable_peripheral_clock+0x1c0>
8000490e:	c6 78       	rjmp	800049dc <sysclk_enable_peripheral_clock+0x1b4>
80004910:	30 1c       	mov	r12,1
80004912:	f0 1f 00 36 	mcall	800049e8 <sysclk_enable_peripheral_clock+0x1c0>
80004916:	c6 38       	rjmp	800049dc <sysclk_enable_peripheral_clock+0x1b4>
80004918:	30 2c       	mov	r12,2
8000491a:	f0 1f 00 34 	mcall	800049e8 <sysclk_enable_peripheral_clock+0x1c0>
8000491e:	c5 f8       	rjmp	800049dc <sysclk_enable_peripheral_clock+0x1b4>
80004920:	30 3c       	mov	r12,3
80004922:	f0 1f 00 32 	mcall	800049e8 <sysclk_enable_peripheral_clock+0x1c0>
80004926:	c5 b8       	rjmp	800049dc <sysclk_enable_peripheral_clock+0x1b4>
80004928:	30 4c       	mov	r12,4
8000492a:	f0 1f 00 30 	mcall	800049e8 <sysclk_enable_peripheral_clock+0x1c0>
8000492e:	c5 78       	rjmp	800049dc <sysclk_enable_peripheral_clock+0x1b4>
80004930:	30 5c       	mov	r12,5
80004932:	f0 1f 00 2e 	mcall	800049e8 <sysclk_enable_peripheral_clock+0x1c0>
80004936:	c5 38       	rjmp	800049dc <sysclk_enable_peripheral_clock+0x1b4>
80004938:	30 6c       	mov	r12,6
8000493a:	f0 1f 00 2c 	mcall	800049e8 <sysclk_enable_peripheral_clock+0x1c0>
8000493e:	c4 f8       	rjmp	800049dc <sysclk_enable_peripheral_clock+0x1b4>
80004940:	30 7c       	mov	r12,7
80004942:	f0 1f 00 2a 	mcall	800049e8 <sysclk_enable_peripheral_clock+0x1c0>
80004946:	c4 b8       	rjmp	800049dc <sysclk_enable_peripheral_clock+0x1b4>
80004948:	30 8c       	mov	r12,8
8000494a:	f0 1f 00 28 	mcall	800049e8 <sysclk_enable_peripheral_clock+0x1c0>
8000494e:	c4 78       	rjmp	800049dc <sysclk_enable_peripheral_clock+0x1b4>
80004950:	30 9c       	mov	r12,9
80004952:	f0 1f 00 26 	mcall	800049e8 <sysclk_enable_peripheral_clock+0x1c0>
80004956:	c4 38       	rjmp	800049dc <sysclk_enable_peripheral_clock+0x1b4>
80004958:	30 ac       	mov	r12,10
8000495a:	f0 1f 00 24 	mcall	800049e8 <sysclk_enable_peripheral_clock+0x1c0>
8000495e:	c3 f8       	rjmp	800049dc <sysclk_enable_peripheral_clock+0x1b4>
80004960:	30 bc       	mov	r12,11
80004962:	f0 1f 00 22 	mcall	800049e8 <sysclk_enable_peripheral_clock+0x1c0>
80004966:	c3 b8       	rjmp	800049dc <sysclk_enable_peripheral_clock+0x1b4>
80004968:	30 cc       	mov	r12,12
8000496a:	f0 1f 00 20 	mcall	800049e8 <sysclk_enable_peripheral_clock+0x1c0>
8000496e:	c3 78       	rjmp	800049dc <sysclk_enable_peripheral_clock+0x1b4>
80004970:	30 dc       	mov	r12,13
80004972:	f0 1f 00 1e 	mcall	800049e8 <sysclk_enable_peripheral_clock+0x1c0>
80004976:	c3 38       	rjmp	800049dc <sysclk_enable_peripheral_clock+0x1b4>
80004978:	30 ec       	mov	r12,14
8000497a:	f0 1f 00 1c 	mcall	800049e8 <sysclk_enable_peripheral_clock+0x1c0>
8000497e:	c2 f8       	rjmp	800049dc <sysclk_enable_peripheral_clock+0x1b4>
80004980:	30 fc       	mov	r12,15
80004982:	f0 1f 00 1a 	mcall	800049e8 <sysclk_enable_peripheral_clock+0x1c0>
80004986:	c2 b8       	rjmp	800049dc <sysclk_enable_peripheral_clock+0x1b4>
80004988:	31 0c       	mov	r12,16
8000498a:	f0 1f 00 18 	mcall	800049e8 <sysclk_enable_peripheral_clock+0x1c0>
8000498e:	c2 78       	rjmp	800049dc <sysclk_enable_peripheral_clock+0x1b4>
80004990:	31 1c       	mov	r12,17
80004992:	f0 1f 00 16 	mcall	800049e8 <sysclk_enable_peripheral_clock+0x1c0>
80004996:	c2 38       	rjmp	800049dc <sysclk_enable_peripheral_clock+0x1b4>
80004998:	31 2c       	mov	r12,18
8000499a:	f0 1f 00 14 	mcall	800049e8 <sysclk_enable_peripheral_clock+0x1c0>
8000499e:	c1 f8       	rjmp	800049dc <sysclk_enable_peripheral_clock+0x1b4>
800049a0:	31 3c       	mov	r12,19
800049a2:	f0 1f 00 12 	mcall	800049e8 <sysclk_enable_peripheral_clock+0x1c0>
800049a6:	c1 b8       	rjmp	800049dc <sysclk_enable_peripheral_clock+0x1b4>
800049a8:	31 4c       	mov	r12,20
800049aa:	f0 1f 00 10 	mcall	800049e8 <sysclk_enable_peripheral_clock+0x1c0>
800049ae:	c1 78       	rjmp	800049dc <sysclk_enable_peripheral_clock+0x1b4>
800049b0:	31 5c       	mov	r12,21
800049b2:	f0 1f 00 0e 	mcall	800049e8 <sysclk_enable_peripheral_clock+0x1c0>
800049b6:	c1 38       	rjmp	800049dc <sysclk_enable_peripheral_clock+0x1b4>
800049b8:	30 3c       	mov	r12,3
800049ba:	f0 1f 00 0b 	mcall	800049e4 <sysclk_enable_peripheral_clock+0x1bc>
800049be:	30 0c       	mov	r12,0
800049c0:	f0 1f 00 0b 	mcall	800049ec <sysclk_enable_peripheral_clock+0x1c4>
800049c4:	c0 c8       	rjmp	800049dc <sysclk_enable_peripheral_clock+0x1b4>
800049c6:	30 1c       	mov	r12,1
800049c8:	f0 1f 00 09 	mcall	800049ec <sysclk_enable_peripheral_clock+0x1c4>
800049cc:	c0 88       	rjmp	800049dc <sysclk_enable_peripheral_clock+0x1b4>
800049ce:	30 0c       	mov	r12,0
800049d0:	f0 1f 00 05 	mcall	800049e4 <sysclk_enable_peripheral_clock+0x1bc>
800049d4:	30 2c       	mov	r12,2
800049d6:	f0 1f 00 06 	mcall	800049ec <sysclk_enable_peripheral_clock+0x1c4>
800049da:	d7 03       	nop
800049dc:	2f fd       	sub	sp,-4
800049de:	e3 cd 80 80 	ldm	sp++,r7,pc
800049e2:	00 00       	add	r0,r0
800049e4:	80 00       	ld.sh	r0,r0[0x0]
800049e6:	47 c8       	lddsp	r8,sp[0x1f0]
800049e8:	80 00       	ld.sh	r0,r0[0x0]
800049ea:	47 e8       	lddsp	r8,sp[0x1f8]
800049ec:	80 00       	ld.sh	r0,r0[0x0]
800049ee:	48 08       	lddpc	r8,800049ec <sysclk_enable_peripheral_clock+0x1c4>

800049f0 <ioport_set_pin_dir>:
800049f0:	eb cd 40 80 	pushm	r7,lr
800049f4:	1a 97       	mov	r7,sp
800049f6:	20 cd       	sub	sp,48
800049f8:	ef 4c ff d4 	st.w	r7[-44],r12
800049fc:	ef 4b ff d0 	st.w	r7[-48],r11
80004a00:	ee f8 ff d4 	ld.w	r8,r7[-44]
80004a04:	ef 48 ff dc 	st.w	r7[-36],r8
80004a08:	ee f8 ff d0 	ld.w	r8,r7[-48]
80004a0c:	ef 48 ff d8 	st.w	r7[-40],r8
80004a10:	ee f8 ff d8 	ld.w	r8,r7[-40]
80004a14:	58 18       	cp.w	r8,1
80004a16:	c2 11       	brne	80004a58 <ioport_set_pin_dir+0x68>
80004a18:	ee f8 ff dc 	ld.w	r8,r7[-36]
80004a1c:	ef 48 ff e0 	st.w	r7[-32],r8
80004a20:	ee f8 ff e0 	ld.w	r8,r7[-32]
80004a24:	ef 48 ff e4 	st.w	r7[-28],r8
80004a28:	ee f8 ff e4 	ld.w	r8,r7[-28]
80004a2c:	a5 98       	lsr	r8,0x5
80004a2e:	ef 48 ff e8 	st.w	r7[-24],r8
80004a32:	ee f8 ff e8 	ld.w	r8,r7[-24]
80004a36:	a9 78       	lsl	r8,0x9
80004a38:	e0 28 d8 00 	sub	r8,55296
80004a3c:	ee f9 ff dc 	ld.w	r9,r7[-36]
80004a40:	ef 49 ff ec 	st.w	r7[-20],r9
80004a44:	ee f9 ff ec 	ld.w	r9,r7[-20]
80004a48:	f3 d9 c0 05 	bfextu	r9,r9,0x0,0x5
80004a4c:	30 1a       	mov	r10,1
80004a4e:	f4 09 09 49 	lsl	r9,r10,r9
80004a52:	f1 49 00 44 	st.w	r8[68],r9
80004a56:	c2 48       	rjmp	80004a9e <ioport_set_pin_dir+0xae>
80004a58:	ee f8 ff d8 	ld.w	r8,r7[-40]
80004a5c:	58 08       	cp.w	r8,0
80004a5e:	c2 01       	brne	80004a9e <ioport_set_pin_dir+0xae>
80004a60:	ee f8 ff dc 	ld.w	r8,r7[-36]
80004a64:	ef 48 ff f0 	st.w	r7[-16],r8
80004a68:	ee f8 ff f0 	ld.w	r8,r7[-16]
80004a6c:	ef 48 ff f4 	st.w	r7[-12],r8
80004a70:	ee f8 ff f4 	ld.w	r8,r7[-12]
80004a74:	a5 98       	lsr	r8,0x5
80004a76:	ef 48 ff f8 	st.w	r7[-8],r8
80004a7a:	ee f8 ff f8 	ld.w	r8,r7[-8]
80004a7e:	a9 78       	lsl	r8,0x9
80004a80:	e0 28 d8 00 	sub	r8,55296
80004a84:	ee f9 ff dc 	ld.w	r9,r7[-36]
80004a88:	ef 49 ff fc 	st.w	r7[-4],r9
80004a8c:	ee f9 ff fc 	ld.w	r9,r7[-4]
80004a90:	f3 d9 c0 05 	bfextu	r9,r9,0x0,0x5
80004a94:	30 1a       	mov	r10,1
80004a96:	f4 09 09 49 	lsl	r9,r10,r9
80004a9a:	f1 49 00 48 	st.w	r8[72],r9
80004a9e:	2f 4d       	sub	sp,-48
80004aa0:	e3 cd 80 80 	ldm	sp++,r7,pc

80004aa4 <ioport_set_pin_level>:
80004aa4:	eb cd 40 80 	pushm	r7,lr
80004aa8:	1a 97       	mov	r7,sp
80004aaa:	20 cd       	sub	sp,48
80004aac:	ef 4c ff d4 	st.w	r7[-44],r12
80004ab0:	16 98       	mov	r8,r11
80004ab2:	ef 68 ff d0 	st.b	r7[-48],r8
80004ab6:	ef 38 ff d0 	ld.ub	r8,r7[-48]
80004aba:	ee f9 ff d4 	ld.w	r9,r7[-44]
80004abe:	ef 49 ff dc 	st.w	r7[-36],r9
80004ac2:	ef 68 ff db 	st.b	r7[-37],r8
80004ac6:	ef 39 ff db 	ld.ub	r9,r7[-37]
80004aca:	30 08       	mov	r8,0
80004acc:	f0 09 18 00 	cp.b	r9,r8
80004ad0:	c2 10       	breq	80004b12 <ioport_set_pin_level+0x6e>
80004ad2:	ee f8 ff dc 	ld.w	r8,r7[-36]
80004ad6:	ef 48 ff e0 	st.w	r7[-32],r8
80004ada:	ee f8 ff e0 	ld.w	r8,r7[-32]
80004ade:	ef 48 ff e4 	st.w	r7[-28],r8
80004ae2:	ee f8 ff e4 	ld.w	r8,r7[-28]
80004ae6:	a5 98       	lsr	r8,0x5
80004ae8:	ef 48 ff e8 	st.w	r7[-24],r8
80004aec:	ee f8 ff e8 	ld.w	r8,r7[-24]
80004af0:	a9 78       	lsl	r8,0x9
80004af2:	e0 28 d8 00 	sub	r8,55296
80004af6:	ee f9 ff dc 	ld.w	r9,r7[-36]
80004afa:	ef 49 ff ec 	st.w	r7[-20],r9
80004afe:	ee f9 ff ec 	ld.w	r9,r7[-20]
80004b02:	f3 d9 c0 05 	bfextu	r9,r9,0x0,0x5
80004b06:	30 1a       	mov	r10,1
80004b08:	f4 09 09 49 	lsl	r9,r10,r9
80004b0c:	f1 49 00 54 	st.w	r8[84],r9
80004b10:	c2 08       	rjmp	80004b50 <ioport_set_pin_level+0xac>
80004b12:	ee f8 ff dc 	ld.w	r8,r7[-36]
80004b16:	ef 48 ff f0 	st.w	r7[-16],r8
80004b1a:	ee f8 ff f0 	ld.w	r8,r7[-16]
80004b1e:	ef 48 ff f4 	st.w	r7[-12],r8
80004b22:	ee f8 ff f4 	ld.w	r8,r7[-12]
80004b26:	a5 98       	lsr	r8,0x5
80004b28:	ef 48 ff f8 	st.w	r7[-8],r8
80004b2c:	ee f8 ff f8 	ld.w	r8,r7[-8]
80004b30:	a9 78       	lsl	r8,0x9
80004b32:	e0 28 d8 00 	sub	r8,55296
80004b36:	ee f9 ff dc 	ld.w	r9,r7[-36]
80004b3a:	ef 49 ff fc 	st.w	r7[-4],r9
80004b3e:	ee f9 ff fc 	ld.w	r9,r7[-4]
80004b42:	f3 d9 c0 05 	bfextu	r9,r9,0x0,0x5
80004b46:	30 1a       	mov	r10,1
80004b48:	f4 09 09 49 	lsl	r9,r10,r9
80004b4c:	f1 49 00 58 	st.w	r8[88],r9
80004b50:	2f 4d       	sub	sp,-48
80004b52:	e3 cd 80 80 	ldm	sp++,r7,pc
80004b56:	d7 03       	nop

80004b58 <sensor_init>:
80004b58:	eb cd 40 8f 	pushm	r0-r3,r7,lr
80004b5c:	1a 97       	mov	r7,sp
80004b5e:	fa cd 00 b8 	sub	sp,sp,184
80004b62:	30 1b       	mov	r11,1
80004b64:	31 0c       	mov	r12,16
80004b66:	f0 1f 01 41 	mcall	80005068 <sensor_init+0x510>
80004b6a:	30 1b       	mov	r11,1
80004b6c:	30 8c       	mov	r12,8
80004b6e:	f0 1f 01 3f 	mcall	80005068 <sensor_init+0x510>
80004b72:	30 0b       	mov	r11,0
80004b74:	30 dc       	mov	r12,13
80004b76:	f0 1f 01 3d 	mcall	80005068 <sensor_init+0x510>
80004b7a:	f0 1f 01 3d 	mcall	8000506c <sensor_init+0x514>
80004b7e:	30 0b       	mov	r11,0
80004b80:	31 0c       	mov	r12,16
80004b82:	f0 1f 01 3c 	mcall	80005070 <sensor_init+0x518>
80004b86:	30 0b       	mov	r11,0
80004b88:	30 8c       	mov	r12,8
80004b8a:	f0 1f 01 3a 	mcall	80005070 <sensor_init+0x518>
80004b8e:	fe 7c 40 00 	mov	r12,-49152
80004b92:	f0 1f 01 39 	mcall	80005074 <sensor_init+0x51c>
80004b96:	30 2b       	mov	r11,2
80004b98:	fe fc 04 e0 	ld.w	r12,pc[1248]
80004b9c:	f0 1f 01 38 	mcall	8000507c <sensor_init+0x524>
80004ba0:	32 88       	mov	r8,40
80004ba2:	ef 48 ff 98 	st.w	r7[-104],r8
80004ba6:	f0 1f 01 37 	mcall	80005080 <sensor_init+0x528>
80004baa:	18 98       	mov	r8,r12
80004bac:	ef 48 ff 90 	st.w	r7[-112],r8
80004bb0:	30 08       	mov	r8,0
80004bb2:	ef 68 ff 9c 	st.b	r7[-100],r8
80004bb6:	e6 68 1a 80 	mov	r8,400000
80004bba:	ef 48 ff 94 	st.w	r7[-108],r8
80004bbe:	f0 1f 01 32 	mcall	80005084 <sensor_init+0x52c>
80004bc2:	18 98       	mov	r8,r12
80004bc4:	30 59       	mov	r9,5
80004bc6:	ef 49 ff a4 	st.w	r7[-92],r9
80004bca:	ef 48 ff a0 	st.w	r7[-96],r8
80004bce:	ee f8 ff a4 	ld.w	r8,r7[-92]
80004bd2:	ef 48 ff ac 	st.w	r7[-84],r8
80004bd6:	ee f8 ff a0 	ld.w	r8,r7[-96]
80004bda:	ef 48 ff a8 	st.w	r7[-88],r8
80004bde:	ee fc ff ac 	ld.w	r12,r7[-84]
80004be2:	ef 4c ff 54 	st.w	r7[-172],r12
80004be6:	30 0b       	mov	r11,0
80004be8:	ef 4b ff 50 	st.w	r7[-176],r11
80004bec:	ee f9 ff a8 	ld.w	r9,r7[-88]
80004bf0:	ef 49 ff 4c 	st.w	r7[-180],r9
80004bf4:	30 08       	mov	r8,0
80004bf6:	ef 48 ff 48 	st.w	r7[-184],r8
80004bfa:	ee fa ff 50 	ld.w	r10,r7[-176]
80004bfe:	ee fc ff 4c 	ld.w	r12,r7[-180]
80004c02:	b9 3a       	mul	r10,r12
80004c04:	ee f8 ff 48 	ld.w	r8,r7[-184]
80004c08:	ee fb ff 54 	ld.w	r11,r7[-172]
80004c0c:	b7 38       	mul	r8,r11
80004c0e:	10 0a       	add	r10,r8
80004c10:	ee fc ff 54 	ld.w	r12,r7[-172]
80004c14:	ee fb ff 4c 	ld.w	r11,r7[-180]
80004c18:	f8 0b 06 48 	mulu.d	r8,r12,r11
80004c1c:	12 0a       	add	r10,r9
80004c1e:	14 99       	mov	r9,r10
80004c20:	e0 6a 03 e7 	mov	r10,999
80004c24:	30 0b       	mov	r11,0
80004c26:	f0 0a 00 0a 	add	r10,r8,r10
80004c2a:	f2 0b 00 4b 	adc	r11,r9,r11
80004c2e:	e0 68 03 e8 	mov	r8,1000
80004c32:	30 09       	mov	r9,0
80004c34:	f0 1f 01 15 	mcall	80005088 <sensor_init+0x530>
80004c38:	14 98       	mov	r8,r10
80004c3a:	16 99       	mov	r9,r11
80004c3c:	ef 48 ff b4 	st.w	r7[-76],r8
80004c40:	ee c8 00 98 	sub	r8,r7,152
80004c44:	ef 48 ff b0 	st.w	r7[-80],r8
80004c48:	e1 b8 00 42 	mfsr	r8,0x108
80004c4c:	10 99       	mov	r9,r8
80004c4e:	ee f8 ff b0 	ld.w	r8,r7[-80]
80004c52:	91 09       	st.w	r8[0x0],r9
80004c54:	ee f8 ff b0 	ld.w	r8,r7[-80]
80004c58:	70 09       	ld.w	r9,r8[0x0]
80004c5a:	ee f8 ff b4 	ld.w	r8,r7[-76]
80004c5e:	10 09       	add	r9,r8
80004c60:	ee f8 ff b0 	ld.w	r8,r7[-80]
80004c64:	91 19       	st.w	r8[0x4],r9
80004c66:	ee f9 ff b0 	ld.w	r9,r7[-80]
80004c6a:	30 08       	mov	r8,0
80004c6c:	f3 68 00 08 	st.b	r9[8],r8
80004c70:	ee c8 00 98 	sub	r8,r7,152
80004c74:	ef 48 ff b8 	st.w	r7[-72],r8
80004c78:	e1 b8 00 42 	mfsr	r8,0x108
80004c7c:	ef 48 ff bc 	st.w	r7[-68],r8
80004c80:	ee f8 ff b8 	ld.w	r8,r7[-72]
80004c84:	f1 39 00 08 	ld.ub	r9,r8[8]
80004c88:	30 28       	mov	r8,2
80004c8a:	f0 09 18 00 	cp.b	r9,r8
80004c8e:	c0 31       	brne	80004c94 <sensor_init+0x13c>
80004c90:	30 08       	mov	r8,0
80004c92:	c4 38       	rjmp	80004d18 <sensor_init+0x1c0>
80004c94:	ee f8 ff b8 	ld.w	r8,r7[-72]
80004c98:	f1 39 00 08 	ld.ub	r9,r8[8]
80004c9c:	30 18       	mov	r8,1
80004c9e:	f0 09 18 00 	cp.b	r9,r8
80004ca2:	c0 31       	brne	80004ca8 <sensor_init+0x150>
80004ca4:	30 18       	mov	r8,1
80004ca6:	c3 98       	rjmp	80004d18 <sensor_init+0x1c0>
80004ca8:	ee f8 ff b8 	ld.w	r8,r7[-72]
80004cac:	70 09       	ld.w	r9,r8[0x0]
80004cae:	ee f8 ff b8 	ld.w	r8,r7[-72]
80004cb2:	70 18       	ld.w	r8,r8[0x4]
80004cb4:	10 39       	cp.w	r9,r8
80004cb6:	e0 88 00 1a 	brls	80004cea <sensor_init+0x192>
80004cba:	ee f8 ff b8 	ld.w	r8,r7[-72]
80004cbe:	70 08       	ld.w	r8,r8[0x0]
80004cc0:	ee f9 ff bc 	ld.w	r9,r7[-68]
80004cc4:	10 39       	cp.w	r9,r8
80004cc6:	c1 02       	brcc	80004ce6 <sensor_init+0x18e>
80004cc8:	ee f8 ff b8 	ld.w	r8,r7[-72]
80004ccc:	70 18       	ld.w	r8,r8[0x4]
80004cce:	ee f9 ff bc 	ld.w	r9,r7[-68]
80004cd2:	10 39       	cp.w	r9,r8
80004cd4:	e0 88 00 09 	brls	80004ce6 <sensor_init+0x18e>
80004cd8:	ee f9 ff b8 	ld.w	r9,r7[-72]
80004cdc:	30 18       	mov	r8,1
80004cde:	f3 68 00 08 	st.b	r9[8],r8
80004ce2:	30 18       	mov	r8,1
80004ce4:	c1 a8       	rjmp	80004d18 <sensor_init+0x1c0>
80004ce6:	30 08       	mov	r8,0
80004ce8:	c1 88       	rjmp	80004d18 <sensor_init+0x1c0>
80004cea:	ee f8 ff b8 	ld.w	r8,r7[-72]
80004cee:	70 08       	ld.w	r8,r8[0x0]
80004cf0:	ee f9 ff bc 	ld.w	r9,r7[-68]
80004cf4:	10 39       	cp.w	r9,r8
80004cf6:	c0 93       	brcs	80004d08 <sensor_init+0x1b0>
80004cf8:	ee f8 ff b8 	ld.w	r8,r7[-72]
80004cfc:	70 18       	ld.w	r8,r8[0x4]
80004cfe:	ee f9 ff bc 	ld.w	r9,r7[-68]
80004d02:	10 39       	cp.w	r9,r8
80004d04:	e0 88 00 09 	brls	80004d16 <sensor_init+0x1be>
80004d08:	ee f9 ff b8 	ld.w	r9,r7[-72]
80004d0c:	30 18       	mov	r8,1
80004d0e:	f3 68 00 08 	st.b	r9[8],r8
80004d12:	30 18       	mov	r8,1
80004d14:	c0 28       	rjmp	80004d18 <sensor_init+0x1c0>
80004d16:	30 08       	mov	r8,0
80004d18:	58 08       	cp.w	r8,0
80004d1a:	ca b0       	breq	80004c70 <sensor_init+0x118>
80004d1c:	30 1b       	mov	r11,1
80004d1e:	30 8c       	mov	r12,8
80004d20:	f0 1f 00 d4 	mcall	80005070 <sensor_init+0x518>
80004d24:	f0 1f 00 d8 	mcall	80005084 <sensor_init+0x52c>
80004d28:	18 98       	mov	r8,r12
80004d2a:	e0 69 02 bc 	mov	r9,700
80004d2e:	ef 49 ff c4 	st.w	r7[-60],r9
80004d32:	ef 48 ff c0 	st.w	r7[-64],r8
80004d36:	ee f8 ff c4 	ld.w	r8,r7[-60]
80004d3a:	ef 48 ff cc 	st.w	r7[-52],r8
80004d3e:	ee f8 ff c0 	ld.w	r8,r7[-64]
80004d42:	ef 48 ff c8 	st.w	r7[-56],r8
80004d46:	ee f9 ff cc 	ld.w	r9,r7[-52]
80004d4a:	ef 49 ff 64 	st.w	r7[-156],r9
80004d4e:	30 08       	mov	r8,0
80004d50:	ef 48 ff 60 	st.w	r7[-160],r8
80004d54:	ee fc ff c8 	ld.w	r12,r7[-56]
80004d58:	ef 4c ff 5c 	st.w	r7[-164],r12
80004d5c:	30 0b       	mov	r11,0
80004d5e:	ef 4b ff 58 	st.w	r7[-168],r11
80004d62:	ee fa ff 60 	ld.w	r10,r7[-160]
80004d66:	ee f9 ff 5c 	ld.w	r9,r7[-164]
80004d6a:	b3 3a       	mul	r10,r9
80004d6c:	ee f8 ff 58 	ld.w	r8,r7[-168]
80004d70:	ee fc ff 64 	ld.w	r12,r7[-156]
80004d74:	b9 38       	mul	r8,r12
80004d76:	10 0a       	add	r10,r8
80004d78:	ee fb ff 64 	ld.w	r11,r7[-156]
80004d7c:	ee fc ff 5c 	ld.w	r12,r7[-164]
80004d80:	f6 0c 06 48 	mulu.d	r8,r11,r12
80004d84:	12 0a       	add	r10,r9
80004d86:	14 99       	mov	r9,r10
80004d88:	e0 6a 03 e7 	mov	r10,999
80004d8c:	30 0b       	mov	r11,0
80004d8e:	f0 0a 00 0a 	add	r10,r8,r10
80004d92:	f2 0b 00 4b 	adc	r11,r9,r11
80004d96:	e0 68 03 e8 	mov	r8,1000
80004d9a:	30 09       	mov	r9,0
80004d9c:	f0 1f 00 bb 	mcall	80005088 <sensor_init+0x530>
80004da0:	14 98       	mov	r8,r10
80004da2:	16 99       	mov	r9,r11
80004da4:	ef 48 ff d4 	st.w	r7[-44],r8
80004da8:	ee c8 00 8c 	sub	r8,r7,140
80004dac:	ef 48 ff d0 	st.w	r7[-48],r8
80004db0:	e1 b8 00 42 	mfsr	r8,0x108
80004db4:	10 99       	mov	r9,r8
80004db6:	ee f8 ff d0 	ld.w	r8,r7[-48]
80004dba:	91 09       	st.w	r8[0x0],r9
80004dbc:	ee f8 ff d0 	ld.w	r8,r7[-48]
80004dc0:	70 09       	ld.w	r9,r8[0x0]
80004dc2:	ee f8 ff d4 	ld.w	r8,r7[-44]
80004dc6:	10 09       	add	r9,r8
80004dc8:	ee f8 ff d0 	ld.w	r8,r7[-48]
80004dcc:	91 19       	st.w	r8[0x4],r9
80004dce:	ee f9 ff d0 	ld.w	r9,r7[-48]
80004dd2:	30 08       	mov	r8,0
80004dd4:	f3 68 00 08 	st.b	r9[8],r8
80004dd8:	ee c8 00 8c 	sub	r8,r7,140
80004ddc:	ef 48 ff d8 	st.w	r7[-40],r8
80004de0:	e1 b8 00 42 	mfsr	r8,0x108
80004de4:	ef 48 ff dc 	st.w	r7[-36],r8
80004de8:	ee f8 ff d8 	ld.w	r8,r7[-40]
80004dec:	f1 39 00 08 	ld.ub	r9,r8[8]
80004df0:	30 28       	mov	r8,2
80004df2:	f0 09 18 00 	cp.b	r9,r8
80004df6:	c0 31       	brne	80004dfc <sensor_init+0x2a4>
80004df8:	30 08       	mov	r8,0
80004dfa:	c4 38       	rjmp	80004e80 <sensor_init+0x328>
80004dfc:	ee f8 ff d8 	ld.w	r8,r7[-40]
80004e00:	f1 39 00 08 	ld.ub	r9,r8[8]
80004e04:	30 18       	mov	r8,1
80004e06:	f0 09 18 00 	cp.b	r9,r8
80004e0a:	c0 31       	brne	80004e10 <sensor_init+0x2b8>
80004e0c:	30 18       	mov	r8,1
80004e0e:	c3 98       	rjmp	80004e80 <sensor_init+0x328>
80004e10:	ee f8 ff d8 	ld.w	r8,r7[-40]
80004e14:	70 09       	ld.w	r9,r8[0x0]
80004e16:	ee f8 ff d8 	ld.w	r8,r7[-40]
80004e1a:	70 18       	ld.w	r8,r8[0x4]
80004e1c:	10 39       	cp.w	r9,r8
80004e1e:	e0 88 00 1a 	brls	80004e52 <sensor_init+0x2fa>
80004e22:	ee f8 ff d8 	ld.w	r8,r7[-40]
80004e26:	70 08       	ld.w	r8,r8[0x0]
80004e28:	ee f9 ff dc 	ld.w	r9,r7[-36]
80004e2c:	10 39       	cp.w	r9,r8
80004e2e:	c1 02       	brcc	80004e4e <sensor_init+0x2f6>
80004e30:	ee f8 ff d8 	ld.w	r8,r7[-40]
80004e34:	70 18       	ld.w	r8,r8[0x4]
80004e36:	ee f9 ff dc 	ld.w	r9,r7[-36]
80004e3a:	10 39       	cp.w	r9,r8
80004e3c:	e0 88 00 09 	brls	80004e4e <sensor_init+0x2f6>
80004e40:	ee f9 ff d8 	ld.w	r9,r7[-40]
80004e44:	30 18       	mov	r8,1
80004e46:	f3 68 00 08 	st.b	r9[8],r8
80004e4a:	30 18       	mov	r8,1
80004e4c:	c1 a8       	rjmp	80004e80 <sensor_init+0x328>
80004e4e:	30 08       	mov	r8,0
80004e50:	c1 88       	rjmp	80004e80 <sensor_init+0x328>
80004e52:	ee f8 ff d8 	ld.w	r8,r7[-40]
80004e56:	70 08       	ld.w	r8,r8[0x0]
80004e58:	ee f9 ff dc 	ld.w	r9,r7[-36]
80004e5c:	10 39       	cp.w	r9,r8
80004e5e:	c0 93       	brcs	80004e70 <sensor_init+0x318>
80004e60:	ee f8 ff d8 	ld.w	r8,r7[-40]
80004e64:	70 18       	ld.w	r8,r8[0x4]
80004e66:	ee f9 ff dc 	ld.w	r9,r7[-36]
80004e6a:	10 39       	cp.w	r9,r8
80004e6c:	e0 88 00 09 	brls	80004e7e <sensor_init+0x326>
80004e70:	ee f9 ff d8 	ld.w	r9,r7[-40]
80004e74:	30 18       	mov	r8,1
80004e76:	f3 68 00 08 	st.b	r9[8],r8
80004e7a:	30 18       	mov	r8,1
80004e7c:	c0 28       	rjmp	80004e80 <sensor_init+0x328>
80004e7e:	30 08       	mov	r8,0
80004e80:	58 08       	cp.w	r8,0
80004e82:	ca b0       	breq	80004dd8 <sensor_init+0x280>
80004e84:	ee c8 00 70 	sub	r8,r7,112
80004e88:	10 9b       	mov	r11,r8
80004e8a:	fe 7c 40 00 	mov	r12,-49152
80004e8e:	f0 1f 00 80 	mcall	8000508c <sensor_init+0x534>
80004e92:	fe f9 01 fe 	ld.w	r9,pc[510]
80004e96:	30 08       	mov	r8,0
80004e98:	b2 f8       	st.b	r9[0x7],r8
80004e9a:	f0 1f 00 7f 	mcall	80005094 <sensor_init+0x53c>
80004e9e:	30 08       	mov	r8,0
80004ea0:	ef 68 ff 8f 	st.b	r7[-113],r8
80004ea4:	ee c8 00 71 	sub	r8,r7,113
80004ea8:	30 1a       	mov	r10,1
80004eaa:	10 9b       	mov	r11,r8
80004eac:	33 ec       	mov	r12,62
80004eae:	f0 1f 00 7b 	mcall	80005098 <sensor_init+0x540>
80004eb2:	38 08       	mov	r8,-128
80004eb4:	ef 68 ff 8f 	st.b	r7[-113],r8
80004eb8:	ee c8 00 71 	sub	r8,r7,113
80004ebc:	30 1a       	mov	r10,1
80004ebe:	10 9b       	mov	r11,r8
80004ec0:	33 fc       	mov	r12,63
80004ec2:	f0 1f 00 76 	mcall	80005098 <sensor_init+0x540>
80004ec6:	f0 1f 00 70 	mcall	80005084 <sensor_init+0x52c>
80004eca:	18 98       	mov	r8,r12
80004ecc:	31 49       	mov	r9,20
80004ece:	ef 49 ff e4 	st.w	r7[-28],r9
80004ed2:	ef 48 ff e0 	st.w	r7[-32],r8
80004ed6:	ee f8 ff e4 	ld.w	r8,r7[-28]
80004eda:	ef 48 ff ec 	st.w	r7[-20],r8
80004ede:	ee f8 ff e0 	ld.w	r8,r7[-32]
80004ee2:	ef 48 ff e8 	st.w	r7[-24],r8
80004ee6:	ee f0 ff ec 	ld.w	r0,r7[-20]
80004eea:	30 01       	mov	r1,0
80004eec:	ee f2 ff e8 	ld.w	r2,r7[-24]
80004ef0:	30 03       	mov	r3,0
80004ef2:	e2 02 02 4a 	mul	r10,r1,r2
80004ef6:	e6 00 02 48 	mul	r8,r3,r0
80004efa:	10 0a       	add	r10,r8
80004efc:	e0 02 06 48 	mulu.d	r8,r0,r2
80004f00:	12 0a       	add	r10,r9
80004f02:	14 99       	mov	r9,r10
80004f04:	e0 6a 03 e7 	mov	r10,999
80004f08:	30 0b       	mov	r11,0
80004f0a:	f0 0a 00 0a 	add	r10,r8,r10
80004f0e:	f2 0b 00 4b 	adc	r11,r9,r11
80004f12:	e0 68 03 e8 	mov	r8,1000
80004f16:	30 09       	mov	r9,0
80004f18:	f0 1f 00 5c 	mcall	80005088 <sensor_init+0x530>
80004f1c:	14 98       	mov	r8,r10
80004f1e:	16 99       	mov	r9,r11
80004f20:	ef 48 ff f4 	st.w	r7[-12],r8
80004f24:	ee c8 00 80 	sub	r8,r7,128
80004f28:	ef 48 ff f0 	st.w	r7[-16],r8
80004f2c:	e1 b8 00 42 	mfsr	r8,0x108
80004f30:	10 99       	mov	r9,r8
80004f32:	ee f8 ff f0 	ld.w	r8,r7[-16]
80004f36:	91 09       	st.w	r8[0x0],r9
80004f38:	ee f8 ff f0 	ld.w	r8,r7[-16]
80004f3c:	70 09       	ld.w	r9,r8[0x0]
80004f3e:	ee f8 ff f4 	ld.w	r8,r7[-12]
80004f42:	10 09       	add	r9,r8
80004f44:	ee f8 ff f0 	ld.w	r8,r7[-16]
80004f48:	91 19       	st.w	r8[0x4],r9
80004f4a:	ee f9 ff f0 	ld.w	r9,r7[-16]
80004f4e:	30 08       	mov	r8,0
80004f50:	f3 68 00 08 	st.b	r9[8],r8
80004f54:	ee c8 00 80 	sub	r8,r7,128
80004f58:	ef 48 ff f8 	st.w	r7[-8],r8
80004f5c:	e1 b8 00 42 	mfsr	r8,0x108
80004f60:	ef 48 ff fc 	st.w	r7[-4],r8
80004f64:	ee f8 ff f8 	ld.w	r8,r7[-8]
80004f68:	f1 39 00 08 	ld.ub	r9,r8[8]
80004f6c:	30 28       	mov	r8,2
80004f6e:	f0 09 18 00 	cp.b	r9,r8
80004f72:	c0 31       	brne	80004f78 <sensor_init+0x420>
80004f74:	30 08       	mov	r8,0
80004f76:	c4 38       	rjmp	80004ffc <sensor_init+0x4a4>
80004f78:	ee f8 ff f8 	ld.w	r8,r7[-8]
80004f7c:	f1 39 00 08 	ld.ub	r9,r8[8]
80004f80:	30 18       	mov	r8,1
80004f82:	f0 09 18 00 	cp.b	r9,r8
80004f86:	c0 31       	brne	80004f8c <sensor_init+0x434>
80004f88:	30 18       	mov	r8,1
80004f8a:	c3 98       	rjmp	80004ffc <sensor_init+0x4a4>
80004f8c:	ee f8 ff f8 	ld.w	r8,r7[-8]
80004f90:	70 09       	ld.w	r9,r8[0x0]
80004f92:	ee f8 ff f8 	ld.w	r8,r7[-8]
80004f96:	70 18       	ld.w	r8,r8[0x4]
80004f98:	10 39       	cp.w	r9,r8
80004f9a:	e0 88 00 1a 	brls	80004fce <sensor_init+0x476>
80004f9e:	ee f8 ff f8 	ld.w	r8,r7[-8]
80004fa2:	70 08       	ld.w	r8,r8[0x0]
80004fa4:	ee f9 ff fc 	ld.w	r9,r7[-4]
80004fa8:	10 39       	cp.w	r9,r8
80004faa:	c1 02       	brcc	80004fca <sensor_init+0x472>
80004fac:	ee f8 ff f8 	ld.w	r8,r7[-8]
80004fb0:	70 18       	ld.w	r8,r8[0x4]
80004fb2:	ee f9 ff fc 	ld.w	r9,r7[-4]
80004fb6:	10 39       	cp.w	r9,r8
80004fb8:	e0 88 00 09 	brls	80004fca <sensor_init+0x472>
80004fbc:	ee f9 ff f8 	ld.w	r9,r7[-8]
80004fc0:	30 18       	mov	r8,1
80004fc2:	f3 68 00 08 	st.b	r9[8],r8
80004fc6:	30 18       	mov	r8,1
80004fc8:	c1 a8       	rjmp	80004ffc <sensor_init+0x4a4>
80004fca:	30 08       	mov	r8,0
80004fcc:	c1 88       	rjmp	80004ffc <sensor_init+0x4a4>
80004fce:	ee f8 ff f8 	ld.w	r8,r7[-8]
80004fd2:	70 08       	ld.w	r8,r8[0x0]
80004fd4:	ee f9 ff fc 	ld.w	r9,r7[-4]
80004fd8:	10 39       	cp.w	r9,r8
80004fda:	c0 93       	brcs	80004fec <sensor_init+0x494>
80004fdc:	ee f8 ff f8 	ld.w	r8,r7[-8]
80004fe0:	70 18       	ld.w	r8,r8[0x4]
80004fe2:	ee f9 ff fc 	ld.w	r9,r7[-4]
80004fe6:	10 39       	cp.w	r9,r8
80004fe8:	e0 88 00 09 	brls	80004ffa <sensor_init+0x4a2>
80004fec:	ee f9 ff f8 	ld.w	r9,r7[-8]
80004ff0:	30 18       	mov	r8,1
80004ff2:	f3 68 00 08 	st.b	r9[8],r8
80004ff6:	30 18       	mov	r8,1
80004ff8:	c0 28       	rjmp	80004ffc <sensor_init+0x4a4>
80004ffa:	30 08       	mov	r8,0
80004ffc:	58 08       	cp.w	r8,0
80004ffe:	ca b0       	breq	80004f54 <sensor_init+0x3fc>
80005000:	31 28       	mov	r8,18
80005002:	ef 68 ff 8f 	st.b	r7[-113],r8
80005006:	ee c8 00 71 	sub	r8,r7,113
8000500a:	30 1a       	mov	r10,1
8000500c:	10 9b       	mov	r11,r8
8000500e:	34 1c       	mov	r12,65
80005010:	f0 1f 00 22 	mcall	80005098 <sensor_init+0x540>
80005014:	30 28       	mov	r8,2
80005016:	ef 68 ff 8f 	st.b	r7[-113],r8
8000501a:	ee c8 00 71 	sub	r8,r7,113
8000501e:	30 1a       	mov	r10,1
80005020:	10 9b       	mov	r11,r8
80005022:	34 2c       	mov	r12,66
80005024:	f0 1f 00 1d 	mcall	80005098 <sensor_init+0x540>
80005028:	30 28       	mov	r8,2
8000502a:	ef 68 ff 8f 	st.b	r7[-113],r8
8000502e:	ee c8 00 71 	sub	r8,r7,113
80005032:	30 1a       	mov	r10,1
80005034:	10 9b       	mov	r11,r8
80005036:	33 bc       	mov	r12,59
80005038:	f0 1f 00 18 	mcall	80005098 <sensor_init+0x540>
8000503c:	30 cc       	mov	r12,12
8000503e:	f0 1f 00 18 	mcall	8000509c <sensor_init+0x544>
80005042:	f0 1f 00 18 	mcall	800050a0 <sensor_init+0x548>
80005046:	49 38       	lddpc	r8,80005090 <sensor_init+0x538>
80005048:	f1 38 00 39 	ld.ub	r8,r8[57]
8000504c:	f3 d8 c0 08 	bfextu	r9,r8,0x0,0x8
80005050:	30 58       	mov	r8,5
80005052:	f0 09 18 00 	cp.b	r9,r8
80005056:	5f 18       	srne	r8
80005058:	10 9b       	mov	r11,r8
8000505a:	31 1c       	mov	r12,17
8000505c:	f0 1f 00 05 	mcall	80005070 <sensor_init+0x518>
80005060:	2d 2d       	sub	sp,-184
80005062:	e3 cd 80 8f 	ldm	sp++,r0-r3,r7,pc
80005066:	00 00       	add	r0,r0
80005068:	80 00       	ld.sh	r0,r0[0x0]
8000506a:	49 f0       	lddpc	r0,800050e4 <sensor_switch_mode+0x40>
8000506c:	80 00       	ld.sh	r0,r0[0x0]
8000506e:	52 24       	stdsp	sp[0x88],r4
80005070:	80 00       	ld.sh	r0,r0[0x0]
80005072:	4a a4       	lddpc	r4,80005118 <sensor_switch_mode+0x74>
80005074:	80 00       	ld.sh	r0,r0[0x0]
80005076:	48 28       	lddpc	r8,8000507c <sensor_init+0x524>
80005078:	80 00       	ld.sh	r0,r0[0x0]
8000507a:	ce 68       	rjmp	80005246 <sensor_led_init+0x22>
8000507c:	80 00       	ld.sh	r0,r0[0x0]
8000507e:	2c a8       	sub	r8,-54
80005080:	80 00       	ld.sh	r0,r0[0x0]
80005082:	47 b0       	lddsp	r0,sp[0x1ec]
80005084:	80 00       	ld.sh	r0,r0[0x0]
80005086:	47 98       	lddsp	r8,sp[0x1e4]
80005088:	80 00       	ld.sh	r0,r0[0x0]
8000508a:	72 08       	ld.w	r8,r9[0x0]
8000508c:	80 00       	ld.sh	r0,r0[0x0]
8000508e:	64 84       	ld.w	r4,r2[0x20]
80005090:	00 00       	add	r0,r0
80005092:	06 90       	mov	r0,r3
80005094:	80 00       	ld.sh	r0,r0[0x0]
80005096:	54 c8       	stdsp	sp[0x130],r8
80005098:	80 00       	ld.sh	r0,r0[0x0]
8000509a:	52 e0       	stdsp	sp[0xb8],r0
8000509c:	80 00       	ld.sh	r0,r0[0x0]
8000509e:	50 a4       	stdsp	sp[0x28],r4
800050a0:	80 00       	ld.sh	r0,r0[0x0]
800050a2:	55 0c       	stdsp	sp[0x140],r12

800050a4 <sensor_switch_mode>:
800050a4:	eb cd 40 8f 	pushm	r0-r3,r7,lr
800050a8:	1a 97       	mov	r7,sp
800050aa:	20 cd       	sub	sp,48
800050ac:	18 98       	mov	r8,r12
800050ae:	ef 68 ff d0 	st.b	r7[-48],r8
800050b2:	ee c8 00 30 	sub	r8,r7,48
800050b6:	30 1a       	mov	r10,1
800050b8:	10 9b       	mov	r11,r8
800050ba:	33 dc       	mov	r12,61
800050bc:	f0 1f 00 56 	mcall	80005214 <sensor_switch_mode+0x170>
800050c0:	18 98       	mov	r8,r12
800050c2:	58 08       	cp.w	r8,0
800050c4:	c0 61       	brne	800050d0 <sensor_switch_mode+0x2c>
800050c6:	ef 38 ff d0 	ld.ub	r8,r7[-48]
800050ca:	4d 49       	lddpc	r9,80005218 <sensor_switch_mode+0x174>
800050cc:	f3 68 00 3c 	st.b	r9[60],r8
800050d0:	f0 1f 00 53 	mcall	8000521c <sensor_switch_mode+0x178>
800050d4:	18 98       	mov	r8,r12
800050d6:	e0 69 02 58 	mov	r9,600
800050da:	ef 49 ff e4 	st.w	r7[-28],r9
800050de:	ef 48 ff e0 	st.w	r7[-32],r8
800050e2:	ee f8 ff e4 	ld.w	r8,r7[-28]
800050e6:	ef 48 ff ec 	st.w	r7[-20],r8
800050ea:	ee f8 ff e0 	ld.w	r8,r7[-32]
800050ee:	ef 48 ff e8 	st.w	r7[-24],r8
800050f2:	ee f0 ff ec 	ld.w	r0,r7[-20]
800050f6:	30 01       	mov	r1,0
800050f8:	ee f2 ff e8 	ld.w	r2,r7[-24]
800050fc:	30 03       	mov	r3,0
800050fe:	e2 02 02 4a 	mul	r10,r1,r2
80005102:	e6 00 02 48 	mul	r8,r3,r0
80005106:	10 0a       	add	r10,r8
80005108:	e0 02 06 48 	mulu.d	r8,r0,r2
8000510c:	12 0a       	add	r10,r9
8000510e:	14 99       	mov	r9,r10
80005110:	e0 6a 03 e7 	mov	r10,999
80005114:	30 0b       	mov	r11,0
80005116:	f0 0a 00 0a 	add	r10,r8,r10
8000511a:	f2 0b 00 4b 	adc	r11,r9,r11
8000511e:	e0 68 03 e8 	mov	r8,1000
80005122:	30 09       	mov	r9,0
80005124:	f0 1f 00 3f 	mcall	80005220 <sensor_switch_mode+0x17c>
80005128:	14 98       	mov	r8,r10
8000512a:	16 99       	mov	r9,r11
8000512c:	ef 48 ff f4 	st.w	r7[-12],r8
80005130:	ee c8 00 2c 	sub	r8,r7,44
80005134:	ef 48 ff f0 	st.w	r7[-16],r8
80005138:	e1 b8 00 42 	mfsr	r8,0x108
8000513c:	10 99       	mov	r9,r8
8000513e:	ee f8 ff f0 	ld.w	r8,r7[-16]
80005142:	91 09       	st.w	r8[0x0],r9
80005144:	ee f8 ff f0 	ld.w	r8,r7[-16]
80005148:	70 09       	ld.w	r9,r8[0x0]
8000514a:	ee f8 ff f4 	ld.w	r8,r7[-12]
8000514e:	10 09       	add	r9,r8
80005150:	ee f8 ff f0 	ld.w	r8,r7[-16]
80005154:	91 19       	st.w	r8[0x4],r9
80005156:	ee f9 ff f0 	ld.w	r9,r7[-16]
8000515a:	30 08       	mov	r8,0
8000515c:	f3 68 00 08 	st.b	r9[8],r8
80005160:	ee c8 00 2c 	sub	r8,r7,44
80005164:	ef 48 ff f8 	st.w	r7[-8],r8
80005168:	e1 b8 00 42 	mfsr	r8,0x108
8000516c:	ef 48 ff fc 	st.w	r7[-4],r8
80005170:	ee f8 ff f8 	ld.w	r8,r7[-8]
80005174:	f1 39 00 08 	ld.ub	r9,r8[8]
80005178:	30 28       	mov	r8,2
8000517a:	f0 09 18 00 	cp.b	r9,r8
8000517e:	c0 31       	brne	80005184 <sensor_switch_mode+0xe0>
80005180:	30 08       	mov	r8,0
80005182:	c4 38       	rjmp	80005208 <sensor_switch_mode+0x164>
80005184:	ee f8 ff f8 	ld.w	r8,r7[-8]
80005188:	f1 39 00 08 	ld.ub	r9,r8[8]
8000518c:	30 18       	mov	r8,1
8000518e:	f0 09 18 00 	cp.b	r9,r8
80005192:	c0 31       	brne	80005198 <sensor_switch_mode+0xf4>
80005194:	30 18       	mov	r8,1
80005196:	c3 98       	rjmp	80005208 <sensor_switch_mode+0x164>
80005198:	ee f8 ff f8 	ld.w	r8,r7[-8]
8000519c:	70 09       	ld.w	r9,r8[0x0]
8000519e:	ee f8 ff f8 	ld.w	r8,r7[-8]
800051a2:	70 18       	ld.w	r8,r8[0x4]
800051a4:	10 39       	cp.w	r9,r8
800051a6:	e0 88 00 1a 	brls	800051da <sensor_switch_mode+0x136>
800051aa:	ee f8 ff f8 	ld.w	r8,r7[-8]
800051ae:	70 08       	ld.w	r8,r8[0x0]
800051b0:	ee f9 ff fc 	ld.w	r9,r7[-4]
800051b4:	10 39       	cp.w	r9,r8
800051b6:	c1 02       	brcc	800051d6 <sensor_switch_mode+0x132>
800051b8:	ee f8 ff f8 	ld.w	r8,r7[-8]
800051bc:	70 18       	ld.w	r8,r8[0x4]
800051be:	ee f9 ff fc 	ld.w	r9,r7[-4]
800051c2:	10 39       	cp.w	r9,r8
800051c4:	e0 88 00 09 	brls	800051d6 <sensor_switch_mode+0x132>
800051c8:	ee f9 ff f8 	ld.w	r9,r7[-8]
800051cc:	30 18       	mov	r8,1
800051ce:	f3 68 00 08 	st.b	r9[8],r8
800051d2:	30 18       	mov	r8,1
800051d4:	c1 a8       	rjmp	80005208 <sensor_switch_mode+0x164>
800051d6:	30 08       	mov	r8,0
800051d8:	c1 88       	rjmp	80005208 <sensor_switch_mode+0x164>
800051da:	ee f8 ff f8 	ld.w	r8,r7[-8]
800051de:	70 08       	ld.w	r8,r8[0x0]
800051e0:	ee f9 ff fc 	ld.w	r9,r7[-4]
800051e4:	10 39       	cp.w	r9,r8
800051e6:	c0 93       	brcs	800051f8 <sensor_switch_mode+0x154>
800051e8:	ee f8 ff f8 	ld.w	r8,r7[-8]
800051ec:	70 18       	ld.w	r8,r8[0x4]
800051ee:	ee f9 ff fc 	ld.w	r9,r7[-4]
800051f2:	10 39       	cp.w	r9,r8
800051f4:	e0 88 00 09 	brls	80005206 <sensor_switch_mode+0x162>
800051f8:	ee f9 ff f8 	ld.w	r9,r7[-8]
800051fc:	30 18       	mov	r8,1
800051fe:	f3 68 00 08 	st.b	r9[8],r8
80005202:	30 18       	mov	r8,1
80005204:	c0 28       	rjmp	80005208 <sensor_switch_mode+0x164>
80005206:	30 08       	mov	r8,0
80005208:	58 08       	cp.w	r8,0
8000520a:	ca b0       	breq	80005160 <sensor_switch_mode+0xbc>
8000520c:	2f 4d       	sub	sp,-48
8000520e:	e3 cd 80 8f 	ldm	sp++,r0-r3,r7,pc
80005212:	00 00       	add	r0,r0
80005214:	80 00       	ld.sh	r0,r0[0x0]
80005216:	52 e0       	stdsp	sp[0xb8],r0
80005218:	00 00       	add	r0,r0
8000521a:	06 90       	mov	r0,r3
8000521c:	80 00       	ld.sh	r0,r0[0x0]
8000521e:	47 98       	lddsp	r8,sp[0x1e4]
80005220:	80 00       	ld.sh	r0,r0[0x0]
80005222:	72 08       	ld.w	r8,r9[0x0]

80005224 <sensor_led_init>:
80005224:	eb cd 40 80 	pushm	r7,lr
80005228:	1a 97       	mov	r7,sp
8000522a:	30 1b       	mov	r11,1
8000522c:	30 ec       	mov	r12,14
8000522e:	f0 1f 00 0d 	mcall	80005260 <sensor_led_init+0x3c>
80005232:	30 1b       	mov	r11,1
80005234:	31 1c       	mov	r12,17
80005236:	f0 1f 00 0b 	mcall	80005260 <sensor_led_init+0x3c>
8000523a:	30 1b       	mov	r11,1
8000523c:	30 fc       	mov	r12,15
8000523e:	f0 1f 00 09 	mcall	80005260 <sensor_led_init+0x3c>
80005242:	30 1b       	mov	r11,1
80005244:	30 fc       	mov	r12,15
80005246:	f0 1f 00 08 	mcall	80005264 <sensor_led_init+0x40>
8000524a:	30 1b       	mov	r11,1
8000524c:	31 1c       	mov	r12,17
8000524e:	f0 1f 00 06 	mcall	80005264 <sensor_led_init+0x40>
80005252:	30 1b       	mov	r11,1
80005254:	30 ec       	mov	r12,14
80005256:	f0 1f 00 04 	mcall	80005264 <sensor_led_init+0x40>
8000525a:	e3 cd 80 80 	ldm	sp++,r7,pc
8000525e:	00 00       	add	r0,r0
80005260:	80 00       	ld.sh	r0,r0[0x0]
80005262:	4a a4       	lddpc	r4,80005308 <sensor_write_data+0x28>
80005264:	80 00       	ld.sh	r0,r0[0x0]
80005266:	49 f0       	lddpc	r0,800052e0 <sensor_write_data>

80005268 <sensor_read_data>:
80005268:	eb cd 40 80 	pushm	r7,lr
8000526c:	1a 97       	mov	r7,sp
8000526e:	20 9d       	sub	sp,36
80005270:	ef 4c ff e4 	st.w	r7[-28],r12
80005274:	ef 4b ff e0 	st.w	r7[-32],r11
80005278:	ef 4a ff dc 	st.w	r7[-36],r10
8000527c:	30 1b       	mov	r11,1
8000527e:	31 7c       	mov	r12,23
80005280:	f0 1f 00 16 	mcall	800052d8 <sensor_read_data+0x70>
80005284:	ee f8 ff e4 	ld.w	r8,r7[-28]
80005288:	5c 58       	castu.b	r8
8000528a:	ef 68 ff ec 	st.b	r7[-20],r8
8000528e:	30 18       	mov	r8,1
80005290:	ef 68 ff ef 	st.b	r7[-17],r8
80005294:	ee f8 ff e0 	ld.w	r8,r7[-32]
80005298:	ef 48 ff f0 	st.w	r7[-16],r8
8000529c:	32 88       	mov	r8,40
8000529e:	ef 48 ff e8 	st.w	r7[-24],r8
800052a2:	ee f8 ff dc 	ld.w	r8,r7[-36]
800052a6:	ef 48 ff f4 	st.w	r7[-12],r8
800052aa:	30 08       	mov	r8,0
800052ac:	ef 68 ff f8 	st.b	r7[-8],r8
800052b0:	ee c8 00 18 	sub	r8,r7,24
800052b4:	10 9b       	mov	r11,r8
800052b6:	fe 7c 40 00 	mov	r12,-49152
800052ba:	f0 1f 00 09 	mcall	800052dc <sensor_read_data+0x74>
800052be:	18 98       	mov	r8,r12
800052c0:	ef 48 ff fc 	st.w	r7[-4],r8
800052c4:	30 0b       	mov	r11,0
800052c6:	31 7c       	mov	r12,23
800052c8:	f0 1f 00 04 	mcall	800052d8 <sensor_read_data+0x70>
800052cc:	ee f8 ff fc 	ld.w	r8,r7[-4]
800052d0:	10 9c       	mov	r12,r8
800052d2:	2f 7d       	sub	sp,-36
800052d4:	e3 cd 80 80 	ldm	sp++,r7,pc
800052d8:	80 00       	ld.sh	r0,r0[0x0]
800052da:	4a a4       	lddpc	r4,80005380 <sensor_write_data+0xa0>
800052dc:	80 00       	ld.sh	r0,r0[0x0]
800052de:	66 10       	ld.w	r0,r3[0x4]

800052e0 <sensor_write_data>:
800052e0:	eb cd 40 ef 	pushm	r0-r3,r5-r7,lr
800052e4:	1a 97       	mov	r7,sp
800052e6:	20 bd       	sub	sp,44
800052e8:	ef 4c ff ec 	st.w	r7[-20],r12
800052ec:	ef 4b ff e8 	st.w	r7[-24],r11
800052f0:	ef 4a ff e4 	st.w	r7[-28],r10
800052f4:	1a 96       	mov	r6,sp
800052f6:	1a 98       	mov	r8,sp
800052f8:	10 95       	mov	r5,r8
800052fa:	30 1b       	mov	r11,1
800052fc:	31 7c       	mov	r12,23
800052fe:	f0 1f 00 46 	mcall	80005414 <sensor_write_data+0x134>
80005302:	ee f8 ff e4 	ld.w	r8,r7[-28]
80005306:	2f f8       	sub	r8,-1
80005308:	10 99       	mov	r9,r8
8000530a:	20 19       	sub	r9,1
8000530c:	ef 49 ff f0 	st.w	r7[-16],r9
80005310:	10 90       	mov	r0,r8
80005312:	30 01       	mov	r1,0
80005314:	3f fa       	mov	r10,-1
80005316:	30 fb       	mov	r11,15
80005318:	14 60       	and	r0,r10
8000531a:	16 61       	and	r1,r11
8000531c:	e0 09 16 1d 	lsr	r9,r0,0x1d
80005320:	e2 0a 15 03 	lsl	r10,r1,0x3
80005324:	ef 4a ff d4 	st.w	r7[-44],r10
80005328:	ee f3 ff d4 	ld.w	r3,r7[-44]
8000532c:	f3 e3 10 03 	or	r3,r9,r3
80005330:	ef 43 ff d4 	st.w	r7[-44],r3
80005334:	e0 02 15 03 	lsl	r2,r0,0x3
80005338:	ef 42 ff d8 	st.w	r7[-40],r2
8000533c:	3f fa       	mov	r10,-1
8000533e:	30 fb       	mov	r11,15
80005340:	ee e2 ff d4 	ld.d	r2,r7[-44]
80005344:	14 62       	and	r2,r10
80005346:	16 63       	and	r3,r11
80005348:	10 92       	mov	r2,r8
8000534a:	30 03       	mov	r3,0
8000534c:	3f fa       	mov	r10,-1
8000534e:	30 fb       	mov	r11,15
80005350:	14 62       	and	r2,r10
80005352:	16 63       	and	r3,r11
80005354:	e4 09 16 1d 	lsr	r9,r2,0x1d
80005358:	e6 0a 15 03 	lsl	r10,r3,0x3
8000535c:	ef 4a ff dc 	st.w	r7[-36],r10
80005360:	ee fa ff dc 	ld.w	r10,r7[-36]
80005364:	f3 ea 10 0a 	or	r10,r9,r10
80005368:	ef 4a ff dc 	st.w	r7[-36],r10
8000536c:	e4 09 15 03 	lsl	r9,r2,0x3
80005370:	ef 49 ff e0 	st.w	r7[-32],r9
80005374:	3f fa       	mov	r10,-1
80005376:	30 fb       	mov	r11,15
80005378:	ee e2 ff dc 	ld.d	r2,r7[-36]
8000537c:	14 62       	and	r2,r10
8000537e:	16 63       	and	r3,r11
80005380:	2f d8       	sub	r8,-3
80005382:	2f d8       	sub	r8,-3
80005384:	a3 88       	lsr	r8,0x2
80005386:	a3 68       	lsl	r8,0x2
80005388:	10 1d       	sub	sp,r8
8000538a:	1a 98       	mov	r8,sp
8000538c:	2f d8       	sub	r8,-3
8000538e:	a3 88       	lsr	r8,0x2
80005390:	a3 68       	lsl	r8,0x2
80005392:	ef 48 ff f4 	st.w	r7[-12],r8
80005396:	ee f8 ff ec 	ld.w	r8,r7[-20]
8000539a:	5c 58       	castu.b	r8
8000539c:	ee f9 ff f4 	ld.w	r9,r7[-12]
800053a0:	b2 88       	st.b	r9[0x0],r8
800053a2:	30 08       	mov	r8,0
800053a4:	ef 48 ff fc 	st.w	r7[-4],r8
800053a8:	c1 58       	rjmp	800053d2 <sensor_write_data+0xf2>
800053aa:	ee f8 ff fc 	ld.w	r8,r7[-4]
800053ae:	f0 c9 ff ff 	sub	r9,r8,-1
800053b2:	ee fa ff e8 	ld.w	r10,r7[-24]
800053b6:	ee f8 ff fc 	ld.w	r8,r7[-4]
800053ba:	f4 08 00 08 	add	r8,r10,r8
800053be:	11 88       	ld.ub	r8,r8[0x0]
800053c0:	ee fa ff f4 	ld.w	r10,r7[-12]
800053c4:	f4 09 0b 08 	st.b	r10[r9],r8
800053c8:	ee f8 ff fc 	ld.w	r8,r7[-4]
800053cc:	2f f8       	sub	r8,-1
800053ce:	ef 48 ff fc 	st.w	r7[-4],r8
800053d2:	ee f9 ff fc 	ld.w	r9,r7[-4]
800053d6:	ee f8 ff e4 	ld.w	r8,r7[-28]
800053da:	10 39       	cp.w	r9,r8
800053dc:	ce 73       	brcs	800053aa <sensor_write_data+0xca>
800053de:	ee f8 ff e4 	ld.w	r8,r7[-28]
800053e2:	f0 ca ff ff 	sub	r10,r8,-1
800053e6:	ee fb ff f4 	ld.w	r11,r7[-12]
800053ea:	30 08       	mov	r8,0
800053ec:	32 89       	mov	r9,40
800053ee:	fe 7c 40 00 	mov	r12,-49152
800053f2:	f0 1f 00 0a 	mcall	80005418 <sensor_write_data+0x138>
800053f6:	18 98       	mov	r8,r12
800053f8:	ef 48 ff f8 	st.w	r7[-8],r8
800053fc:	30 0b       	mov	r11,0
800053fe:	31 7c       	mov	r12,23
80005400:	f0 1f 00 05 	mcall	80005414 <sensor_write_data+0x134>
80005404:	ee f8 ff f8 	ld.w	r8,r7[-8]
80005408:	0a 9d       	mov	sp,r5
8000540a:	10 9c       	mov	r12,r8
8000540c:	0c 9d       	mov	sp,r6
8000540e:	2f 5d       	sub	sp,-44
80005410:	e3 cd 80 ef 	ldm	sp++,r0-r3,r5-r7,pc
80005414:	80 00       	ld.sh	r0,r0[0x0]
80005416:	4a a4       	lddpc	r4,800054bc <sensor_read_euler+0xa0>
80005418:	80 00       	ld.sh	r0,r0[0x0]
8000541a:	67 8c       	ld.w	r12,r3[0x60]

8000541c <sensor_read_euler>:
8000541c:	eb cd 40 c0 	pushm	r6-r7,lr
80005420:	1a 97       	mov	r7,sp
80005422:	20 2d       	sub	sp,8
80005424:	18 96       	mov	r6,r12
80005426:	30 0c       	mov	r12,0
80005428:	f0 1f 00 24 	mcall	800054b8 <sensor_read_euler+0x9c>
8000542c:	4a 48       	lddpc	r8,800054bc <sensor_read_euler+0xa0>
8000542e:	2e 68       	sub	r8,-26
80005430:	30 6a       	mov	r10,6
80005432:	10 9b       	mov	r11,r8
80005434:	31 ac       	mov	r12,26
80005436:	f0 1f 00 23 	mcall	800054c0 <sensor_read_euler+0xa4>
8000543a:	4a 18       	lddpc	r8,800054bc <sensor_read_euler+0xa0>
8000543c:	f1 38 00 1b 	ld.ub	r8,r8[27]
80005440:	5c 58       	castu.b	r8
80005442:	a9 68       	lsl	r8,0x8
80005444:	f3 d8 b0 10 	bfexts	r9,r8,0x0,0x10
80005448:	49 d8       	lddpc	r8,800054bc <sensor_read_euler+0xa0>
8000544a:	f1 38 00 1a 	ld.ub	r8,r8[26]
8000544e:	5c 58       	castu.b	r8
80005450:	f2 08 00 08 	add	r8,r9,r8
80005454:	5c 88       	casts.h	r8
80005456:	5c 88       	casts.h	r8
80005458:	ef 58 ff fa 	st.h	r7[-6],r8
8000545c:	49 88       	lddpc	r8,800054bc <sensor_read_euler+0xa0>
8000545e:	f1 38 00 1d 	ld.ub	r8,r8[29]
80005462:	5c 58       	castu.b	r8
80005464:	a9 68       	lsl	r8,0x8
80005466:	f3 d8 b0 10 	bfexts	r9,r8,0x0,0x10
8000546a:	49 58       	lddpc	r8,800054bc <sensor_read_euler+0xa0>
8000546c:	f1 38 00 1c 	ld.ub	r8,r8[28]
80005470:	5c 58       	castu.b	r8
80005472:	f2 08 00 08 	add	r8,r9,r8
80005476:	5c 88       	casts.h	r8
80005478:	5c 88       	casts.h	r8
8000547a:	ef 58 ff fc 	st.h	r7[-4],r8
8000547e:	49 08       	lddpc	r8,800054bc <sensor_read_euler+0xa0>
80005480:	f1 38 00 1f 	ld.ub	r8,r8[31]
80005484:	5c 58       	castu.b	r8
80005486:	a9 68       	lsl	r8,0x8
80005488:	f3 d8 b0 10 	bfexts	r9,r8,0x0,0x10
8000548c:	48 c8       	lddpc	r8,800054bc <sensor_read_euler+0xa0>
8000548e:	f1 38 00 1e 	ld.ub	r8,r8[30]
80005492:	5c 58       	castu.b	r8
80005494:	f2 08 00 08 	add	r8,r9,r8
80005498:	5c 88       	casts.h	r8
8000549a:	5c 88       	casts.h	r8
8000549c:	ef 58 ff fe 	st.h	r7[-2],r8
800054a0:	0c 98       	mov	r8,r6
800054a2:	ee c9 00 06 	sub	r9,r7,6
800054a6:	30 6a       	mov	r10,6
800054a8:	12 9b       	mov	r11,r9
800054aa:	10 9c       	mov	r12,r8
800054ac:	f0 1f 00 06 	mcall	800054c4 <sensor_read_euler+0xa8>
800054b0:	0c 9c       	mov	r12,r6
800054b2:	2f ed       	sub	sp,-8
800054b4:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
800054b8:	80 00       	ld.sh	r0,r0[0x0]
800054ba:	55 38       	stdsp	sp[0x14c],r8
800054bc:	00 00       	add	r0,r0
800054be:	06 90       	mov	r0,r3
800054c0:	80 00       	ld.sh	r0,r0[0x0]
800054c2:	52 68       	stdsp	sp[0x98],r8
800054c4:	80 00       	ld.sh	r0,r0[0x0]
800054c6:	74 6c       	ld.w	r12,r10[0x18]

800054c8 <sensor_read_page0>:
800054c8:	eb cd 40 80 	pushm	r7,lr
800054cc:	1a 97       	mov	r7,sp
800054ce:	30 0c       	mov	r12,0
800054d0:	f0 1f 00 0c 	mcall	80005500 <sensor_read_page0+0x38>
800054d4:	33 ca       	mov	r10,60
800054d6:	48 cb       	lddpc	r11,80005504 <sensor_read_page0+0x3c>
800054d8:	30 0c       	mov	r12,0
800054da:	f0 1f 00 0c 	mcall	80005508 <sensor_read_page0+0x40>
800054de:	48 a8       	lddpc	r8,80005504 <sensor_read_page0+0x3c>
800054e0:	2c 48       	sub	r8,-60
800054e2:	30 6a       	mov	r10,6
800054e4:	10 9b       	mov	r11,r8
800054e6:	33 dc       	mov	r12,61
800054e8:	f0 1f 00 08 	mcall	80005508 <sensor_read_page0+0x40>
800054ec:	48 68       	lddpc	r8,80005504 <sensor_read_page0+0x3c>
800054ee:	2b e8       	sub	r8,-66
800054f0:	31 6a       	mov	r10,22
800054f2:	10 9b       	mov	r11,r8
800054f4:	35 5c       	mov	r12,85
800054f6:	f0 1f 00 05 	mcall	80005508 <sensor_read_page0+0x40>
800054fa:	e3 cd 80 80 	ldm	sp++,r7,pc
800054fe:	00 00       	add	r0,r0
80005500:	80 00       	ld.sh	r0,r0[0x0]
80005502:	55 38       	stdsp	sp[0x14c],r8
80005504:	00 00       	add	r0,r0
80005506:	06 90       	mov	r0,r3
80005508:	80 00       	ld.sh	r0,r0[0x0]
8000550a:	52 68       	stdsp	sp[0x98],r8

8000550c <sensor_read_status>:
8000550c:	eb cd 40 80 	pushm	r7,lr
80005510:	1a 97       	mov	r7,sp
80005512:	30 0c       	mov	r12,0
80005514:	f0 1f 00 06 	mcall	8000552c <sensor_read_status+0x20>
80005518:	48 68       	lddpc	r8,80005530 <sensor_read_status+0x24>
8000551a:	2c 78       	sub	r8,-57
8000551c:	30 2a       	mov	r10,2
8000551e:	10 9b       	mov	r11,r8
80005520:	33 9c       	mov	r12,57
80005522:	f0 1f 00 05 	mcall	80005534 <sensor_read_status+0x28>
80005526:	e3 cd 80 80 	ldm	sp++,r7,pc
8000552a:	00 00       	add	r0,r0
8000552c:	80 00       	ld.sh	r0,r0[0x0]
8000552e:	55 38       	stdsp	sp[0x14c],r8
80005530:	00 00       	add	r0,r0
80005532:	06 90       	mov	r0,r3
80005534:	80 00       	ld.sh	r0,r0[0x0]
80005536:	52 68       	stdsp	sp[0x98],r8

80005538 <sensor_switch_page>:
80005538:	eb cd 40 80 	pushm	r7,lr
8000553c:	1a 97       	mov	r7,sp
8000553e:	20 1d       	sub	sp,4
80005540:	18 98       	mov	r8,r12
80005542:	ef 68 ff fc 	st.b	r7[-4],r8
80005546:	48 f8       	lddpc	r8,80005580 <sensor_switch_page+0x48>
80005548:	11 f8       	ld.ub	r8,r8[0x7]
8000554a:	f3 d8 c0 08 	bfextu	r9,r8,0x0,0x8
8000554e:	ef 38 ff fc 	ld.ub	r8,r7[-4]
80005552:	f0 09 18 00 	cp.b	r9,r8
80005556:	c1 00       	breq	80005576 <sensor_switch_page+0x3e>
80005558:	ee c8 00 04 	sub	r8,r7,4
8000555c:	30 1a       	mov	r10,1
8000555e:	10 9b       	mov	r11,r8
80005560:	30 7c       	mov	r12,7
80005562:	f0 1f 00 09 	mcall	80005584 <sensor_switch_page+0x4c>
80005566:	18 98       	mov	r8,r12
80005568:	58 08       	cp.w	r8,0
8000556a:	c0 71       	brne	80005578 <sensor_switch_page+0x40>
8000556c:	ef 38 ff fc 	ld.ub	r8,r7[-4]
80005570:	48 49       	lddpc	r9,80005580 <sensor_switch_page+0x48>
80005572:	b2 f8       	st.b	r9[0x7],r8
80005574:	c0 28       	rjmp	80005578 <sensor_switch_page+0x40>
80005576:	d7 03       	nop
80005578:	2f fd       	sub	sp,-4
8000557a:	e3 cd 80 80 	ldm	sp++,r7,pc
8000557e:	00 00       	add	r0,r0
80005580:	00 00       	add	r0,r0
80005582:	06 90       	mov	r0,r3
80005584:	80 00       	ld.sh	r0,r0[0x0]
80005586:	52 e0       	stdsp	sp[0xb8],r0

80005588 <ioport_set_pin_mode>:
80005588:	eb cd 40 80 	pushm	r7,lr
8000558c:	1a 97       	mov	r7,sp
8000558e:	20 bd       	sub	sp,44
80005590:	ef 4c ff d8 	st.w	r7[-40],r12
80005594:	ef 4b ff d4 	st.w	r7[-44],r11
80005598:	ee f8 ff d8 	ld.w	r8,r7[-40]
8000559c:	ef 48 ff e0 	st.w	r7[-32],r8
800055a0:	ee f8 ff d4 	ld.w	r8,r7[-44]
800055a4:	ef 48 ff dc 	st.w	r7[-36],r8
800055a8:	ee f8 ff e0 	ld.w	r8,r7[-32]
800055ac:	ef 48 ff e4 	st.w	r7[-28],r8
800055b0:	ee f8 ff e4 	ld.w	r8,r7[-28]
800055b4:	f1 d8 c0 05 	bfextu	r8,r8,0x0,0x5
800055b8:	30 19       	mov	r9,1
800055ba:	f2 08 09 48 	lsl	r8,r9,r8
800055be:	ee f9 ff e0 	ld.w	r9,r7[-32]
800055c2:	ef 49 ff e8 	st.w	r7[-24],r9
800055c6:	ee f9 ff e8 	ld.w	r9,r7[-24]
800055ca:	a5 99       	lsr	r9,0x5
800055cc:	ef 49 ff f4 	st.w	r7[-12],r9
800055d0:	ef 48 ff f0 	st.w	r7[-16],r8
800055d4:	ee f8 ff dc 	ld.w	r8,r7[-36]
800055d8:	ef 48 ff ec 	st.w	r7[-20],r8
800055dc:	ee f8 ff f4 	ld.w	r8,r7[-12]
800055e0:	ef 48 ff fc 	st.w	r7[-4],r8
800055e4:	ee f8 ff fc 	ld.w	r8,r7[-4]
800055e8:	a9 78       	lsl	r8,0x9
800055ea:	e0 28 d8 00 	sub	r8,55296
800055ee:	ef 48 ff f8 	st.w	r7[-8],r8
800055f2:	ee f8 ff ec 	ld.w	r8,r7[-20]
800055f6:	e2 18 00 08 	andl	r8,0x8,COH
800055fa:	c0 80       	breq	8000560a <ioport_set_pin_mode+0x82>
800055fc:	ee f8 ff f8 	ld.w	r8,r7[-8]
80005600:	ee f9 ff f0 	ld.w	r9,r7[-16]
80005604:	f1 49 00 74 	st.w	r8[116],r9
80005608:	c0 78       	rjmp	80005616 <ioport_set_pin_mode+0x8e>
8000560a:	ee f8 ff f8 	ld.w	r8,r7[-8]
8000560e:	ee f9 ff f0 	ld.w	r9,r7[-16]
80005612:	f1 49 00 78 	st.w	r8[120],r9
80005616:	ee f8 ff ec 	ld.w	r8,r7[-20]
8000561a:	e2 18 00 40 	andl	r8,0x40,COH
8000561e:	c0 80       	breq	8000562e <ioport_set_pin_mode+0xa6>
80005620:	ee f8 ff f8 	ld.w	r8,r7[-8]
80005624:	ee f9 ff f0 	ld.w	r9,r7[-16]
80005628:	f1 49 00 c4 	st.w	r8[196],r9
8000562c:	c0 78       	rjmp	8000563a <ioport_set_pin_mode+0xb2>
8000562e:	ee f8 ff f8 	ld.w	r8,r7[-8]
80005632:	ee f9 ff f0 	ld.w	r9,r7[-16]
80005636:	f1 49 00 c8 	st.w	r8[200],r9
8000563a:	ee f8 ff ec 	ld.w	r8,r7[-20]
8000563e:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
80005642:	5c 58       	castu.b	r8
80005644:	c0 70       	breq	80005652 <ioport_set_pin_mode+0xca>
80005646:	ee f8 ff f8 	ld.w	r8,r7[-8]
8000564a:	ee f9 ff f0 	ld.w	r9,r7[-16]
8000564e:	91 59       	st.w	r8[0x14],r9
80005650:	c0 68       	rjmp	8000565c <ioport_set_pin_mode+0xd4>
80005652:	ee f8 ff f8 	ld.w	r8,r7[-8]
80005656:	ee f9 ff f0 	ld.w	r9,r7[-16]
8000565a:	91 69       	st.w	r8[0x18],r9
8000565c:	ee f8 ff ec 	ld.w	r8,r7[-20]
80005660:	e2 18 00 02 	andl	r8,0x2,COH
80005664:	c0 70       	breq	80005672 <ioport_set_pin_mode+0xea>
80005666:	ee f8 ff f8 	ld.w	r8,r7[-8]
8000566a:	ee f9 ff f0 	ld.w	r9,r7[-16]
8000566e:	91 99       	st.w	r8[0x24],r9
80005670:	c0 68       	rjmp	8000567c <ioport_set_pin_mode+0xf4>
80005672:	ee f8 ff f8 	ld.w	r8,r7[-8]
80005676:	ee f9 ff f0 	ld.w	r9,r7[-16]
8000567a:	91 a9       	st.w	r8[0x28],r9
8000567c:	ee f8 ff ec 	ld.w	r8,r7[-20]
80005680:	e2 18 00 04 	andl	r8,0x4,COH
80005684:	c0 70       	breq	80005692 <ioport_set_pin_mode+0x10a>
80005686:	ee f8 ff f8 	ld.w	r8,r7[-8]
8000568a:	ee f9 ff f0 	ld.w	r9,r7[-16]
8000568e:	91 d9       	st.w	r8[0x34],r9
80005690:	c0 68       	rjmp	8000569c <ioport_set_pin_mode+0x114>
80005692:	ee f8 ff f8 	ld.w	r8,r7[-8]
80005696:	ee f9 ff f0 	ld.w	r9,r7[-16]
8000569a:	91 e9       	st.w	r8[0x38],r9
8000569c:	2f 5d       	sub	sp,-44
8000569e:	e3 cd 80 80 	ldm	sp++,r7,pc

800056a2 <ioport_set_pin_dir>:
800056a2:	eb cd 40 80 	pushm	r7,lr
800056a6:	1a 97       	mov	r7,sp
800056a8:	20 cd       	sub	sp,48
800056aa:	ef 4c ff d4 	st.w	r7[-44],r12
800056ae:	ef 4b ff d0 	st.w	r7[-48],r11
800056b2:	ee f8 ff d4 	ld.w	r8,r7[-44]
800056b6:	ef 48 ff dc 	st.w	r7[-36],r8
800056ba:	ee f8 ff d0 	ld.w	r8,r7[-48]
800056be:	ef 48 ff d8 	st.w	r7[-40],r8
800056c2:	ee f8 ff d8 	ld.w	r8,r7[-40]
800056c6:	58 18       	cp.w	r8,1
800056c8:	c2 11       	brne	8000570a <ioport_set_pin_dir+0x68>
800056ca:	ee f8 ff dc 	ld.w	r8,r7[-36]
800056ce:	ef 48 ff e0 	st.w	r7[-32],r8
800056d2:	ee f8 ff e0 	ld.w	r8,r7[-32]
800056d6:	ef 48 ff e4 	st.w	r7[-28],r8
800056da:	ee f8 ff e4 	ld.w	r8,r7[-28]
800056de:	a5 98       	lsr	r8,0x5
800056e0:	ef 48 ff e8 	st.w	r7[-24],r8
800056e4:	ee f8 ff e8 	ld.w	r8,r7[-24]
800056e8:	a9 78       	lsl	r8,0x9
800056ea:	e0 28 d8 00 	sub	r8,55296
800056ee:	ee f9 ff dc 	ld.w	r9,r7[-36]
800056f2:	ef 49 ff ec 	st.w	r7[-20],r9
800056f6:	ee f9 ff ec 	ld.w	r9,r7[-20]
800056fa:	f3 d9 c0 05 	bfextu	r9,r9,0x0,0x5
800056fe:	30 1a       	mov	r10,1
80005700:	f4 09 09 49 	lsl	r9,r10,r9
80005704:	f1 49 00 44 	st.w	r8[68],r9
80005708:	c2 48       	rjmp	80005750 <ioport_set_pin_dir+0xae>
8000570a:	ee f8 ff d8 	ld.w	r8,r7[-40]
8000570e:	58 08       	cp.w	r8,0
80005710:	c2 01       	brne	80005750 <ioport_set_pin_dir+0xae>
80005712:	ee f8 ff dc 	ld.w	r8,r7[-36]
80005716:	ef 48 ff f0 	st.w	r7[-16],r8
8000571a:	ee f8 ff f0 	ld.w	r8,r7[-16]
8000571e:	ef 48 ff f4 	st.w	r7[-12],r8
80005722:	ee f8 ff f4 	ld.w	r8,r7[-12]
80005726:	a5 98       	lsr	r8,0x5
80005728:	ef 48 ff f8 	st.w	r7[-8],r8
8000572c:	ee f8 ff f8 	ld.w	r8,r7[-8]
80005730:	a9 78       	lsl	r8,0x9
80005732:	e0 28 d8 00 	sub	r8,55296
80005736:	ee f9 ff dc 	ld.w	r9,r7[-36]
8000573a:	ef 49 ff fc 	st.w	r7[-4],r9
8000573e:	ee f9 ff fc 	ld.w	r9,r7[-4]
80005742:	f3 d9 c0 05 	bfextu	r9,r9,0x0,0x5
80005746:	30 1a       	mov	r10,1
80005748:	f4 09 09 49 	lsl	r9,r10,r9
8000574c:	f1 49 00 48 	st.w	r8[72],r9
80005750:	2f 4d       	sub	sp,-48
80005752:	e3 cd 80 80 	ldm	sp++,r7,pc
80005756:	d7 03       	nop

80005758 <settings_init>:
80005758:	eb cd 40 80 	pushm	r7,lr
8000575c:	1a 97       	mov	r7,sp
8000575e:	20 1d       	sub	sp,4
80005760:	18 98       	mov	r8,r12
80005762:	ef 68 ff fc 	st.b	r7[-4],r8
80005766:	f0 1f 00 18 	mcall	800057c4 <settings_init+0x6c>
8000576a:	18 98       	mov	r8,r12
8000576c:	58 08       	cp.w	r8,0
8000576e:	c0 40       	breq	80005776 <settings_init+0x1e>
80005770:	f0 1f 00 16 	mcall	800057c8 <settings_init+0x70>
80005774:	c1 68       	rjmp	800057a0 <settings_init+0x48>
80005776:	30 09       	mov	r9,0
80005778:	34 ca       	mov	r10,76
8000577a:	e0 6b 00 80 	mov	r11,128
8000577e:	ea 1b 80 80 	orh	r11,0x8080
80005782:	49 3c       	lddpc	r12,800057cc <settings_init+0x74>
80005784:	f0 1f 00 13 	mcall	800057d0 <settings_init+0x78>
80005788:	49 18       	lddpc	r8,800057cc <settings_init+0x74>
8000578a:	90 08       	ld.sh	r8,r8[0x0]
8000578c:	f3 d8 b0 10 	bfexts	r9,r8,0x0,0x10
80005790:	30 b8       	mov	r8,11
80005792:	f0 09 19 00 	cp.h	r9,r8
80005796:	c0 50       	breq	800057a0 <settings_init+0x48>
80005798:	f0 1f 00 0c 	mcall	800057c8 <settings_init+0x70>
8000579c:	f0 1f 00 0e 	mcall	800057d4 <settings_init+0x7c>
800057a0:	ef 39 ff fc 	ld.ub	r9,r7[-4]
800057a4:	30 08       	mov	r8,0
800057a6:	f0 09 18 00 	cp.b	r9,r8
800057aa:	c0 90       	breq	800057bc <settings_init+0x64>
800057ac:	30 0b       	mov	r11,0
800057ae:	33 1c       	mov	r12,49
800057b0:	f0 1f 00 0a 	mcall	800057d8 <settings_init+0x80>
800057b4:	30 8b       	mov	r11,8
800057b6:	33 1c       	mov	r12,49
800057b8:	f0 1f 00 09 	mcall	800057dc <settings_init+0x84>
800057bc:	2f fd       	sub	sp,-4
800057be:	e3 cd 80 80 	ldm	sp++,r7,pc
800057c2:	00 00       	add	r0,r0
800057c4:	80 00       	ld.sh	r0,r0[0x0]
800057c6:	2a 80       	sub	r0,-88
800057c8:	80 00       	ld.sh	r0,r0[0x0]
800057ca:	58 04       	cp.w	r4,0
800057cc:	00 00       	add	r0,r0
800057ce:	07 2c       	ld.uh	r12,r3++
800057d0:	80 00       	ld.sh	r0,r0[0x0]
800057d2:	2a f8       	sub	r8,-81
800057d4:	80 00       	ld.sh	r0,r0[0x0]
800057d6:	57 e0       	stdsp	sp[0x1f8],r0
800057d8:	80 00       	ld.sh	r0,r0[0x0]
800057da:	56 a2       	stdsp	sp[0x1a8],r2
800057dc:	80 00       	ld.sh	r0,r0[0x0]
800057de:	55 88       	stdsp	sp[0x160],r8

800057e0 <settings_save>:
800057e0:	eb cd 40 80 	pushm	r7,lr
800057e4:	1a 97       	mov	r7,sp
800057e6:	30 19       	mov	r9,1
800057e8:	34 ca       	mov	r10,76
800057ea:	48 5b       	lddpc	r11,800057fc <settings_save+0x1c>
800057ec:	e0 6c 00 80 	mov	r12,128
800057f0:	ea 1c 80 80 	orh	r12,0x8080
800057f4:	f0 1f 00 03 	mcall	80005800 <settings_save+0x20>
800057f8:	e3 cd 80 80 	ldm	sp++,r7,pc
800057fc:	00 00       	add	r0,r0
800057fe:	07 2c       	ld.uh	r12,r3++
80005800:	80 00       	ld.sh	r0,r0[0x0]
80005802:	2a f8       	sub	r8,-81

80005804 <set_default_values>:
80005804:	eb cd 40 80 	pushm	r7,lr
80005808:	1a 97       	mov	r7,sp
8000580a:	4a 99       	lddpc	r9,800058ac <set_default_values+0xa8>
8000580c:	30 b8       	mov	r8,11
8000580e:	b2 08       	st.h	r9[0x0],r8
80005810:	4a 78       	lddpc	r8,800058ac <set_default_values+0xa8>
80005812:	30 29       	mov	r9,2
80005814:	91 49       	st.w	r8[0x10],r9
80005816:	4a 68       	lddpc	r8,800058ac <set_default_values+0xa8>
80005818:	30 09       	mov	r9,0
8000581a:	91 59       	st.w	r8[0x14],r9
8000581c:	4a 48       	lddpc	r8,800058ac <set_default_values+0xa8>
8000581e:	30 09       	mov	r9,0
80005820:	91 69       	st.w	r8[0x18],r9
80005822:	4a 38       	lddpc	r8,800058ac <set_default_values+0xa8>
80005824:	30 29       	mov	r9,2
80005826:	91 79       	st.w	r8[0x1c],r9
80005828:	4a 18       	lddpc	r8,800058ac <set_default_values+0xa8>
8000582a:	30 09       	mov	r9,0
8000582c:	91 89       	st.w	r8[0x20],r9
8000582e:	4a 08       	lddpc	r8,800058ac <set_default_values+0xa8>
80005830:	30 09       	mov	r9,0
80005832:	91 99       	st.w	r8[0x24],r9
80005834:	49 e8       	lddpc	r8,800058ac <set_default_values+0xa8>
80005836:	30 29       	mov	r9,2
80005838:	91 19       	st.w	r8[0x4],r9
8000583a:	49 d8       	lddpc	r8,800058ac <set_default_values+0xa8>
8000583c:	30 09       	mov	r9,0
8000583e:	91 29       	st.w	r8[0x8],r9
80005840:	49 b8       	lddpc	r8,800058ac <set_default_values+0xa8>
80005842:	30 09       	mov	r9,0
80005844:	91 39       	st.w	r8[0xc],r9
80005846:	49 a9       	lddpc	r9,800058ac <set_default_values+0xa8>
80005848:	30 08       	mov	r8,0
8000584a:	f3 68 00 34 	st.b	r9[52],r8
8000584e:	49 89       	lddpc	r9,800058ac <set_default_values+0xa8>
80005850:	30 08       	mov	r8,0
80005852:	f3 58 00 3c 	st.h	r9[60],r8
80005856:	49 69       	lddpc	r9,800058ac <set_default_values+0xa8>
80005858:	30 08       	mov	r8,0
8000585a:	f3 58 00 36 	st.h	r9[54],r8
8000585e:	49 49       	lddpc	r9,800058ac <set_default_values+0xa8>
80005860:	30 08       	mov	r8,0
80005862:	f3 58 00 38 	st.h	r9[56],r8
80005866:	49 29       	lddpc	r9,800058ac <set_default_values+0xa8>
80005868:	30 08       	mov	r8,0
8000586a:	f3 58 00 3a 	st.h	r9[58],r8
8000586e:	49 09       	lddpc	r9,800058ac <set_default_values+0xa8>
80005870:	30 08       	mov	r8,0
80005872:	f3 58 00 3e 	st.h	r9[62],r8
80005876:	48 e9       	lddpc	r9,800058ac <set_default_values+0xa8>
80005878:	30 08       	mov	r8,0
8000587a:	f3 58 00 40 	st.h	r9[64],r8
8000587e:	48 c9       	lddpc	r9,800058ac <set_default_values+0xa8>
80005880:	30 08       	mov	r8,0
80005882:	f3 58 00 42 	st.h	r9[66],r8
80005886:	48 a9       	lddpc	r9,800058ac <set_default_values+0xa8>
80005888:	30 08       	mov	r8,0
8000588a:	f3 58 00 4a 	st.h	r9[74],r8
8000588e:	48 89       	lddpc	r9,800058ac <set_default_values+0xa8>
80005890:	30 08       	mov	r8,0
80005892:	f3 58 00 44 	st.h	r9[68],r8
80005896:	48 69       	lddpc	r9,800058ac <set_default_values+0xa8>
80005898:	30 08       	mov	r8,0
8000589a:	f3 58 00 46 	st.h	r9[70],r8
8000589e:	48 49       	lddpc	r9,800058ac <set_default_values+0xa8>
800058a0:	30 08       	mov	r8,0
800058a2:	f3 58 00 48 	st.h	r9[72],r8
800058a6:	e3 cd 80 80 	ldm	sp++,r7,pc
800058aa:	00 00       	add	r0,r0
800058ac:	00 00       	add	r0,r0
800058ae:	07 2c       	ld.uh	r12,r3++

800058b0 <cpu_irq_is_enabled_flags>:
800058b0:	eb cd 40 80 	pushm	r7,lr
800058b4:	1a 97       	mov	r7,sp
800058b6:	20 1d       	sub	sp,4
800058b8:	ef 4c ff fc 	st.w	r7[-4],r12
800058bc:	ee f8 ff fc 	ld.w	r8,r7[-4]
800058c0:	e6 18 00 01 	andh	r8,0x1,COH
800058c4:	5f 08       	sreq	r8
800058c6:	5c 58       	castu.b	r8
800058c8:	10 9c       	mov	r12,r8
800058ca:	2f fd       	sub	sp,-4
800058cc:	e3 cd 80 80 	ldm	sp++,r7,pc

800058d0 <tc_configure_interrupts>:
800058d0:	eb cd 40 80 	pushm	r7,lr
800058d4:	1a 97       	mov	r7,sp
800058d6:	20 4d       	sub	sp,16
800058d8:	ef 4c ff f8 	st.w	r7[-8],r12
800058dc:	ef 4b ff f4 	st.w	r7[-12],r11
800058e0:	ef 4a ff f0 	st.w	r7[-16],r10
800058e4:	e1 b8 00 00 	mfsr	r8,0x0
800058e8:	10 9c       	mov	r12,r8
800058ea:	f0 1f 00 73 	mcall	80005ab4 <tc_configure_interrupts+0x1e4>
800058ee:	18 98       	mov	r8,r12
800058f0:	ef 68 ff ff 	st.b	r7[-1],r8
800058f4:	ee f8 ff f4 	ld.w	r8,r7[-12]
800058f8:	58 28       	cp.w	r8,2
800058fa:	e0 88 00 04 	brls	80005902 <tc_configure_interrupts+0x32>
800058fe:	3f f8       	mov	r8,-1
80005900:	cd 68       	rjmp	80005aac <tc_configure_interrupts+0x1dc>
80005902:	ee fb ff f4 	ld.w	r11,r7[-12]
80005906:	ee f8 ff f0 	ld.w	r8,r7[-16]
8000590a:	70 08       	ld.w	r8,r8[0x0]
8000590c:	f1 d8 c0 e1 	bfextu	r8,r8,0x7,0x1
80005910:	5c 58       	castu.b	r8
80005912:	f0 09 15 07 	lsl	r9,r8,0x7
80005916:	ee f8 ff f0 	ld.w	r8,r7[-16]
8000591a:	70 08       	ld.w	r8,r8[0x0]
8000591c:	f1 d8 c0 c1 	bfextu	r8,r8,0x6,0x1
80005920:	5c 58       	castu.b	r8
80005922:	a7 68       	lsl	r8,0x6
80005924:	10 49       	or	r9,r8
80005926:	ee f8 ff f0 	ld.w	r8,r7[-16]
8000592a:	70 08       	ld.w	r8,r8[0x0]
8000592c:	f1 d8 c0 a1 	bfextu	r8,r8,0x5,0x1
80005930:	5c 58       	castu.b	r8
80005932:	a5 78       	lsl	r8,0x5
80005934:	10 49       	or	r9,r8
80005936:	ee f8 ff f0 	ld.w	r8,r7[-16]
8000593a:	70 08       	ld.w	r8,r8[0x0]
8000593c:	f1 d8 c0 81 	bfextu	r8,r8,0x4,0x1
80005940:	5c 58       	castu.b	r8
80005942:	a5 68       	lsl	r8,0x4
80005944:	10 49       	or	r9,r8
80005946:	ee f8 ff f0 	ld.w	r8,r7[-16]
8000594a:	70 08       	ld.w	r8,r8[0x0]
8000594c:	f1 d8 c0 61 	bfextu	r8,r8,0x3,0x1
80005950:	5c 58       	castu.b	r8
80005952:	a3 78       	lsl	r8,0x3
80005954:	10 49       	or	r9,r8
80005956:	ee f8 ff f0 	ld.w	r8,r7[-16]
8000595a:	70 08       	ld.w	r8,r8[0x0]
8000595c:	f1 d8 c0 41 	bfextu	r8,r8,0x2,0x1
80005960:	5c 58       	castu.b	r8
80005962:	a3 68       	lsl	r8,0x2
80005964:	10 49       	or	r9,r8
80005966:	ee f8 ff f0 	ld.w	r8,r7[-16]
8000596a:	70 08       	ld.w	r8,r8[0x0]
8000596c:	f1 d8 c0 21 	bfextu	r8,r8,0x1,0x1
80005970:	5c 58       	castu.b	r8
80005972:	a1 78       	lsl	r8,0x1
80005974:	10 49       	or	r9,r8
80005976:	ee f8 ff f0 	ld.w	r8,r7[-16]
8000597a:	70 08       	ld.w	r8,r8[0x0]
8000597c:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
80005980:	5c 58       	castu.b	r8
80005982:	f3 e8 10 08 	or	r8,r9,r8
80005986:	10 99       	mov	r9,r8
80005988:	ee fa ff f8 	ld.w	r10,r7[-8]
8000598c:	f6 08 15 06 	lsl	r8,r11,0x6
80005990:	f4 08 00 08 	add	r8,r10,r8
80005994:	2d c8       	sub	r8,-36
80005996:	91 09       	st.w	r8[0x0],r9
80005998:	ef 39 ff ff 	ld.ub	r9,r7[-1]
8000599c:	30 08       	mov	r8,0
8000599e:	f0 09 18 00 	cp.b	r9,r8
800059a2:	c0 20       	breq	800059a6 <tc_configure_interrupts+0xd6>
800059a4:	d3 03       	ssrf	0x10
800059a6:	ee fb ff f4 	ld.w	r11,r7[-12]
800059aa:	ee f8 ff f0 	ld.w	r8,r7[-16]
800059ae:	70 08       	ld.w	r8,r8[0x0]
800059b0:	f1 d8 c0 e1 	bfextu	r8,r8,0x7,0x1
800059b4:	5c 58       	castu.b	r8
800059b6:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
800059ba:	c0 41       	brne	800059c2 <tc_configure_interrupts+0xf2>
800059bc:	e0 69 00 80 	mov	r9,128
800059c0:	c0 28       	rjmp	800059c4 <tc_configure_interrupts+0xf4>
800059c2:	30 09       	mov	r9,0
800059c4:	ee f8 ff f0 	ld.w	r8,r7[-16]
800059c8:	70 08       	ld.w	r8,r8[0x0]
800059ca:	f1 d8 c0 c1 	bfextu	r8,r8,0x6,0x1
800059ce:	5c 58       	castu.b	r8
800059d0:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
800059d4:	c0 31       	brne	800059da <tc_configure_interrupts+0x10a>
800059d6:	34 08       	mov	r8,64
800059d8:	c0 28       	rjmp	800059dc <tc_configure_interrupts+0x10c>
800059da:	30 08       	mov	r8,0
800059dc:	10 49       	or	r9,r8
800059de:	ee f8 ff f0 	ld.w	r8,r7[-16]
800059e2:	70 08       	ld.w	r8,r8[0x0]
800059e4:	f1 d8 c0 a1 	bfextu	r8,r8,0x5,0x1
800059e8:	5c 58       	castu.b	r8
800059ea:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
800059ee:	c0 31       	brne	800059f4 <tc_configure_interrupts+0x124>
800059f0:	32 08       	mov	r8,32
800059f2:	c0 28       	rjmp	800059f6 <tc_configure_interrupts+0x126>
800059f4:	30 08       	mov	r8,0
800059f6:	10 49       	or	r9,r8
800059f8:	ee f8 ff f0 	ld.w	r8,r7[-16]
800059fc:	70 08       	ld.w	r8,r8[0x0]
800059fe:	f1 d8 c0 81 	bfextu	r8,r8,0x4,0x1
80005a02:	5c 58       	castu.b	r8
80005a04:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
80005a08:	c0 31       	brne	80005a0e <tc_configure_interrupts+0x13e>
80005a0a:	31 08       	mov	r8,16
80005a0c:	c0 28       	rjmp	80005a10 <tc_configure_interrupts+0x140>
80005a0e:	30 08       	mov	r8,0
80005a10:	10 49       	or	r9,r8
80005a12:	ee f8 ff f0 	ld.w	r8,r7[-16]
80005a16:	70 08       	ld.w	r8,r8[0x0]
80005a18:	f1 d8 c0 61 	bfextu	r8,r8,0x3,0x1
80005a1c:	5c 58       	castu.b	r8
80005a1e:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
80005a22:	c0 31       	brne	80005a28 <tc_configure_interrupts+0x158>
80005a24:	30 88       	mov	r8,8
80005a26:	c0 28       	rjmp	80005a2a <tc_configure_interrupts+0x15a>
80005a28:	30 08       	mov	r8,0
80005a2a:	10 49       	or	r9,r8
80005a2c:	ee f8 ff f0 	ld.w	r8,r7[-16]
80005a30:	70 08       	ld.w	r8,r8[0x0]
80005a32:	f1 d8 c0 41 	bfextu	r8,r8,0x2,0x1
80005a36:	5c 58       	castu.b	r8
80005a38:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
80005a3c:	c0 31       	brne	80005a42 <tc_configure_interrupts+0x172>
80005a3e:	30 48       	mov	r8,4
80005a40:	c0 28       	rjmp	80005a44 <tc_configure_interrupts+0x174>
80005a42:	30 08       	mov	r8,0
80005a44:	10 49       	or	r9,r8
80005a46:	ee f8 ff f0 	ld.w	r8,r7[-16]
80005a4a:	70 08       	ld.w	r8,r8[0x0]
80005a4c:	f1 d8 c0 21 	bfextu	r8,r8,0x1,0x1
80005a50:	5c 58       	castu.b	r8
80005a52:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
80005a56:	c0 31       	brne	80005a5c <tc_configure_interrupts+0x18c>
80005a58:	30 28       	mov	r8,2
80005a5a:	c0 28       	rjmp	80005a5e <tc_configure_interrupts+0x18e>
80005a5c:	30 08       	mov	r8,0
80005a5e:	10 49       	or	r9,r8
80005a60:	ee f8 ff f0 	ld.w	r8,r7[-16]
80005a64:	70 08       	ld.w	r8,r8[0x0]
80005a66:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
80005a6a:	5c 58       	castu.b	r8
80005a6c:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
80005a70:	5f 08       	sreq	r8
80005a72:	f3 e8 10 08 	or	r8,r9,r8
80005a76:	10 99       	mov	r9,r8
80005a78:	ee fa ff f8 	ld.w	r10,r7[-8]
80005a7c:	f6 08 15 06 	lsl	r8,r11,0x6
80005a80:	f4 08 00 08 	add	r8,r10,r8
80005a84:	2d 88       	sub	r8,-40
80005a86:	91 09       	st.w	r8[0x0],r9
80005a88:	ee f8 ff f4 	ld.w	r8,r7[-12]
80005a8c:	ee f9 ff f8 	ld.w	r9,r7[-8]
80005a90:	a1 78       	lsl	r8,0x1
80005a92:	2f f8       	sub	r8,-1
80005a94:	a5 78       	lsl	r8,0x5
80005a96:	f2 08 00 08 	add	r8,r9,r8
80005a9a:	70 08       	ld.w	r8,r8[0x0]
80005a9c:	ef 39 ff ff 	ld.ub	r9,r7[-1]
80005aa0:	30 08       	mov	r8,0
80005aa2:	f0 09 18 00 	cp.b	r9,r8
80005aa6:	c0 20       	breq	80005aaa <tc_configure_interrupts+0x1da>
80005aa8:	d5 03       	csrf	0x10
80005aaa:	30 08       	mov	r8,0
80005aac:	10 9c       	mov	r12,r8
80005aae:	2f cd       	sub	sp,-16
80005ab0:	e3 cd 80 80 	ldm	sp++,r7,pc
80005ab4:	80 00       	ld.sh	r0,r0[0x0]
80005ab6:	58 b0       	cp.w	r0,11

80005ab8 <tc_init_waveform>:
80005ab8:	eb cd 40 80 	pushm	r7,lr
80005abc:	1a 97       	mov	r7,sp
80005abe:	20 2d       	sub	sp,8
80005ac0:	ef 4c ff fc 	st.w	r7[-4],r12
80005ac4:	ef 4b ff f8 	st.w	r7[-8],r11
80005ac8:	ee f8 ff f8 	ld.w	r8,r7[-8]
80005acc:	70 08       	ld.w	r8,r8[0x0]
80005ace:	58 28       	cp.w	r8,2
80005ad0:	e0 88 00 04 	brls	80005ad8 <tc_init_waveform+0x20>
80005ad4:	3f f8       	mov	r8,-1
80005ad6:	c9 78       	rjmp	80005c04 <tc_init_waveform+0x14c>
80005ad8:	ee f8 ff f8 	ld.w	r8,r7[-8]
80005adc:	70 09       	ld.w	r9,r8[0x0]
80005ade:	ee f8 ff f8 	ld.w	r8,r7[-8]
80005ae2:	70 18       	ld.w	r8,r8[0x4]
80005ae4:	f1 d8 c3 c2 	bfextu	r8,r8,0x1e,0x2
80005ae8:	5c 58       	castu.b	r8
80005aea:	f0 0a 15 1e 	lsl	r10,r8,0x1e
80005aee:	ee f8 ff f8 	ld.w	r8,r7[-8]
80005af2:	70 18       	ld.w	r8,r8[0x4]
80005af4:	f1 d8 c3 82 	bfextu	r8,r8,0x1c,0x2
80005af8:	5c 58       	castu.b	r8
80005afa:	bd 68       	lsl	r8,0x1c
80005afc:	10 4a       	or	r10,r8
80005afe:	ee f8 ff f8 	ld.w	r8,r7[-8]
80005b02:	70 18       	ld.w	r8,r8[0x4]
80005b04:	f1 d8 c3 42 	bfextu	r8,r8,0x1a,0x2
80005b08:	5c 58       	castu.b	r8
80005b0a:	bb 68       	lsl	r8,0x1a
80005b0c:	10 4a       	or	r10,r8
80005b0e:	ee f8 ff f8 	ld.w	r8,r7[-8]
80005b12:	70 18       	ld.w	r8,r8[0x4]
80005b14:	f1 d8 c3 02 	bfextu	r8,r8,0x18,0x2
80005b18:	5c 58       	castu.b	r8
80005b1a:	b9 68       	lsl	r8,0x18
80005b1c:	10 4a       	or	r10,r8
80005b1e:	ee f8 ff f8 	ld.w	r8,r7[-8]
80005b22:	70 18       	ld.w	r8,r8[0x4]
80005b24:	f1 d8 c2 c2 	bfextu	r8,r8,0x16,0x2
80005b28:	5c 58       	castu.b	r8
80005b2a:	b7 68       	lsl	r8,0x16
80005b2c:	10 4a       	or	r10,r8
80005b2e:	ee f8 ff f8 	ld.w	r8,r7[-8]
80005b32:	70 18       	ld.w	r8,r8[0x4]
80005b34:	f1 d8 c2 82 	bfextu	r8,r8,0x14,0x2
80005b38:	5c 58       	castu.b	r8
80005b3a:	b5 68       	lsl	r8,0x14
80005b3c:	10 4a       	or	r10,r8
80005b3e:	ee f8 ff f8 	ld.w	r8,r7[-8]
80005b42:	70 18       	ld.w	r8,r8[0x4]
80005b44:	f1 d8 c2 42 	bfextu	r8,r8,0x12,0x2
80005b48:	5c 58       	castu.b	r8
80005b4a:	b3 68       	lsl	r8,0x12
80005b4c:	10 4a       	or	r10,r8
80005b4e:	ee f8 ff f8 	ld.w	r8,r7[-8]
80005b52:	70 18       	ld.w	r8,r8[0x4]
80005b54:	f1 d8 c2 02 	bfextu	r8,r8,0x10,0x2
80005b58:	5c 58       	castu.b	r8
80005b5a:	b1 68       	lsl	r8,0x10
80005b5c:	f5 e8 10 08 	or	r8,r10,r8
80005b60:	10 9a       	mov	r10,r8
80005b62:	af ba       	sbr	r10,0xf
80005b64:	ee f8 ff f8 	ld.w	r8,r7[-8]
80005b68:	70 18       	ld.w	r8,r8[0x4]
80005b6a:	f1 d8 c1 a2 	bfextu	r8,r8,0xd,0x2
80005b6e:	5c 58       	castu.b	r8
80005b70:	ad 78       	lsl	r8,0xd
80005b72:	10 4a       	or	r10,r8
80005b74:	ee f8 ff f8 	ld.w	r8,r7[-8]
80005b78:	70 18       	ld.w	r8,r8[0x4]
80005b7a:	f1 d8 c1 81 	bfextu	r8,r8,0xc,0x1
80005b7e:	5c 58       	castu.b	r8
80005b80:	ad 68       	lsl	r8,0xc
80005b82:	10 4a       	or	r10,r8
80005b84:	ee f8 ff f8 	ld.w	r8,r7[-8]
80005b88:	70 18       	ld.w	r8,r8[0x4]
80005b8a:	f1 d8 c1 42 	bfextu	r8,r8,0xa,0x2
80005b8e:	5c 58       	castu.b	r8
80005b90:	ab 68       	lsl	r8,0xa
80005b92:	10 4a       	or	r10,r8
80005b94:	ee f8 ff f8 	ld.w	r8,r7[-8]
80005b98:	70 18       	ld.w	r8,r8[0x4]
80005b9a:	f1 d8 c1 02 	bfextu	r8,r8,0x8,0x2
80005b9e:	5c 58       	castu.b	r8
80005ba0:	a9 68       	lsl	r8,0x8
80005ba2:	10 4a       	or	r10,r8
80005ba4:	ee f8 ff f8 	ld.w	r8,r7[-8]
80005ba8:	70 18       	ld.w	r8,r8[0x4]
80005baa:	f1 d8 c0 e1 	bfextu	r8,r8,0x7,0x1
80005bae:	5c 58       	castu.b	r8
80005bb0:	a7 78       	lsl	r8,0x7
80005bb2:	10 4a       	or	r10,r8
80005bb4:	ee f8 ff f8 	ld.w	r8,r7[-8]
80005bb8:	70 18       	ld.w	r8,r8[0x4]
80005bba:	f1 d8 c0 c1 	bfextu	r8,r8,0x6,0x1
80005bbe:	5c 58       	castu.b	r8
80005bc0:	a7 68       	lsl	r8,0x6
80005bc2:	10 4a       	or	r10,r8
80005bc4:	ee f8 ff f8 	ld.w	r8,r7[-8]
80005bc8:	70 18       	ld.w	r8,r8[0x4]
80005bca:	f1 d8 c0 82 	bfextu	r8,r8,0x4,0x2
80005bce:	5c 58       	castu.b	r8
80005bd0:	a5 68       	lsl	r8,0x4
80005bd2:	10 4a       	or	r10,r8
80005bd4:	ee f8 ff f8 	ld.w	r8,r7[-8]
80005bd8:	70 18       	ld.w	r8,r8[0x4]
80005bda:	f1 d8 c0 61 	bfextu	r8,r8,0x3,0x1
80005bde:	5c 58       	castu.b	r8
80005be0:	a3 78       	lsl	r8,0x3
80005be2:	10 4a       	or	r10,r8
80005be4:	ee f8 ff f8 	ld.w	r8,r7[-8]
80005be8:	70 18       	ld.w	r8,r8[0x4]
80005bea:	f1 d8 c0 03 	bfextu	r8,r8,0x0,0x3
80005bee:	5c 58       	castu.b	r8
80005bf0:	f5 e8 10 08 	or	r8,r10,r8
80005bf4:	10 9a       	mov	r10,r8
80005bf6:	ee f8 ff fc 	ld.w	r8,r7[-4]
80005bfa:	a5 69       	lsl	r9,0x4
80005bfc:	2f f9       	sub	r9,-1
80005bfe:	f0 09 09 2a 	st.w	r8[r9<<0x2],r10
80005c02:	30 08       	mov	r8,0
80005c04:	10 9c       	mov	r12,r8
80005c06:	2f ed       	sub	sp,-8
80005c08:	e3 cd 80 80 	ldm	sp++,r7,pc

80005c0c <tc_start>:
80005c0c:	eb cd 40 80 	pushm	r7,lr
80005c10:	1a 97       	mov	r7,sp
80005c12:	20 2d       	sub	sp,8
80005c14:	ef 4c ff fc 	st.w	r7[-4],r12
80005c18:	ef 4b ff f8 	st.w	r7[-8],r11
80005c1c:	ee f8 ff f8 	ld.w	r8,r7[-8]
80005c20:	58 28       	cp.w	r8,2
80005c22:	e0 88 00 04 	brls	80005c2a <tc_start+0x1e>
80005c26:	3f f8       	mov	r8,-1
80005c28:	c0 b8       	rjmp	80005c3e <tc_start+0x32>
80005c2a:	ee f8 ff f8 	ld.w	r8,r7[-8]
80005c2e:	ee f9 ff fc 	ld.w	r9,r7[-4]
80005c32:	a7 68       	lsl	r8,0x6
80005c34:	f2 08 00 08 	add	r8,r9,r8
80005c38:	30 59       	mov	r9,5
80005c3a:	91 09       	st.w	r8[0x0],r9
80005c3c:	30 08       	mov	r8,0
80005c3e:	10 9c       	mov	r12,r8
80005c40:	2f ed       	sub	sp,-8
80005c42:	e3 cd 80 80 	ldm	sp++,r7,pc

80005c46 <tc_read_sr>:
80005c46:	eb cd 40 80 	pushm	r7,lr
80005c4a:	1a 97       	mov	r7,sp
80005c4c:	20 2d       	sub	sp,8
80005c4e:	ef 4c ff fc 	st.w	r7[-4],r12
80005c52:	ef 4b ff f8 	st.w	r7[-8],r11
80005c56:	ee f8 ff f8 	ld.w	r8,r7[-8]
80005c5a:	58 28       	cp.w	r8,2
80005c5c:	e0 88 00 04 	brls	80005c64 <tc_read_sr+0x1e>
80005c60:	3f f8       	mov	r8,-1
80005c62:	c0 b8       	rjmp	80005c78 <tc_read_sr+0x32>
80005c64:	ee f8 ff f8 	ld.w	r8,r7[-8]
80005c68:	ee f9 ff fc 	ld.w	r9,r7[-4]
80005c6c:	a1 78       	lsl	r8,0x1
80005c6e:	2f f8       	sub	r8,-1
80005c70:	a5 78       	lsl	r8,0x5
80005c72:	f2 08 00 08 	add	r8,r9,r8
80005c76:	70 08       	ld.w	r8,r8[0x0]
80005c78:	10 9c       	mov	r12,r8
80005c7a:	2f ed       	sub	sp,-8
80005c7c:	e3 cd 80 80 	ldm	sp++,r7,pc

80005c80 <tc_write_ra>:
80005c80:	eb cd 40 80 	pushm	r7,lr
80005c84:	1a 97       	mov	r7,sp
80005c86:	20 3d       	sub	sp,12
80005c88:	ef 4c ff fc 	st.w	r7[-4],r12
80005c8c:	ef 4b ff f8 	st.w	r7[-8],r11
80005c90:	14 98       	mov	r8,r10
80005c92:	ef 58 ff f4 	st.h	r7[-12],r8
80005c96:	ee f8 ff f8 	ld.w	r8,r7[-8]
80005c9a:	58 28       	cp.w	r8,2
80005c9c:	e0 88 00 04 	brls	80005ca4 <tc_write_ra+0x24>
80005ca0:	3f f8       	mov	r8,-1
80005ca2:	c2 78       	rjmp	80005cf0 <tc_write_ra+0x70>
80005ca4:	ee f9 ff f8 	ld.w	r9,r7[-8]
80005ca8:	ee f8 ff fc 	ld.w	r8,r7[-4]
80005cac:	a5 69       	lsl	r9,0x4
80005cae:	2f f9       	sub	r9,-1
80005cb0:	f0 09 03 28 	ld.w	r8,r8[r9<<0x2]
80005cb4:	e2 18 80 00 	andl	r8,0x8000,COH
80005cb8:	c1 a0       	breq	80005cec <tc_write_ra+0x6c>
80005cba:	ee f8 ff f8 	ld.w	r8,r7[-8]
80005cbe:	ee f9 ff f8 	ld.w	r9,r7[-8]
80005cc2:	ee fa ff fc 	ld.w	r10,r7[-4]
80005cc6:	a7 69       	lsl	r9,0x6
80005cc8:	f4 09 00 09 	add	r9,r10,r9
80005ccc:	2e c9       	sub	r9,-20
80005cce:	72 09       	ld.w	r9,r9[0x0]
80005cd0:	12 9a       	mov	r10,r9
80005cd2:	e0 1a 00 00 	andl	r10,0x0
80005cd6:	ef 19 ff f4 	ld.uh	r9,r7[-12]
80005cda:	f5 e9 10 09 	or	r9,r10,r9
80005cde:	ee fa ff fc 	ld.w	r10,r7[-4]
80005ce2:	a7 68       	lsl	r8,0x6
80005ce4:	f4 08 00 08 	add	r8,r10,r8
80005ce8:	2e c8       	sub	r8,-20
80005cea:	91 09       	st.w	r8[0x0],r9
80005cec:	ef 18 ff f4 	ld.uh	r8,r7[-12]
80005cf0:	10 9c       	mov	r12,r8
80005cf2:	2f dd       	sub	sp,-12
80005cf4:	e3 cd 80 80 	ldm	sp++,r7,pc

80005cf8 <tc_write_rb>:
80005cf8:	eb cd 40 80 	pushm	r7,lr
80005cfc:	1a 97       	mov	r7,sp
80005cfe:	20 3d       	sub	sp,12
80005d00:	ef 4c ff fc 	st.w	r7[-4],r12
80005d04:	ef 4b ff f8 	st.w	r7[-8],r11
80005d08:	14 98       	mov	r8,r10
80005d0a:	ef 58 ff f4 	st.h	r7[-12],r8
80005d0e:	ee f8 ff f8 	ld.w	r8,r7[-8]
80005d12:	58 28       	cp.w	r8,2
80005d14:	e0 88 00 04 	brls	80005d1c <tc_write_rb+0x24>
80005d18:	3f f8       	mov	r8,-1
80005d1a:	c2 78       	rjmp	80005d68 <tc_write_rb+0x70>
80005d1c:	ee f9 ff f8 	ld.w	r9,r7[-8]
80005d20:	ee f8 ff fc 	ld.w	r8,r7[-4]
80005d24:	a5 69       	lsl	r9,0x4
80005d26:	2f f9       	sub	r9,-1
80005d28:	f0 09 03 28 	ld.w	r8,r8[r9<<0x2]
80005d2c:	e2 18 80 00 	andl	r8,0x8000,COH
80005d30:	c1 a0       	breq	80005d64 <tc_write_rb+0x6c>
80005d32:	ee f8 ff f8 	ld.w	r8,r7[-8]
80005d36:	ee f9 ff f8 	ld.w	r9,r7[-8]
80005d3a:	ee fa ff fc 	ld.w	r10,r7[-4]
80005d3e:	a7 69       	lsl	r9,0x6
80005d40:	f4 09 00 09 	add	r9,r10,r9
80005d44:	2e 89       	sub	r9,-24
80005d46:	72 09       	ld.w	r9,r9[0x0]
80005d48:	12 9a       	mov	r10,r9
80005d4a:	e0 1a 00 00 	andl	r10,0x0
80005d4e:	ef 19 ff f4 	ld.uh	r9,r7[-12]
80005d52:	f5 e9 10 09 	or	r9,r10,r9
80005d56:	ee fa ff fc 	ld.w	r10,r7[-4]
80005d5a:	a7 68       	lsl	r8,0x6
80005d5c:	f4 08 00 08 	add	r8,r10,r8
80005d60:	2e 88       	sub	r8,-24
80005d62:	91 09       	st.w	r8[0x0],r9
80005d64:	ef 18 ff f4 	ld.uh	r8,r7[-12]
80005d68:	10 9c       	mov	r12,r8
80005d6a:	2f dd       	sub	sp,-12
80005d6c:	e3 cd 80 80 	ldm	sp++,r7,pc

80005d70 <tc_write_rc>:
80005d70:	eb cd 40 80 	pushm	r7,lr
80005d74:	1a 97       	mov	r7,sp
80005d76:	20 3d       	sub	sp,12
80005d78:	ef 4c ff fc 	st.w	r7[-4],r12
80005d7c:	ef 4b ff f8 	st.w	r7[-8],r11
80005d80:	14 98       	mov	r8,r10
80005d82:	ef 58 ff f4 	st.h	r7[-12],r8
80005d86:	ee f8 ff f8 	ld.w	r8,r7[-8]
80005d8a:	58 28       	cp.w	r8,2
80005d8c:	e0 88 00 04 	brls	80005d94 <tc_write_rc+0x24>
80005d90:	3f f8       	mov	r8,-1
80005d92:	c2 78       	rjmp	80005de0 <tc_write_rc+0x70>
80005d94:	ee f9 ff f8 	ld.w	r9,r7[-8]
80005d98:	ee f8 ff fc 	ld.w	r8,r7[-4]
80005d9c:	a5 69       	lsl	r9,0x4
80005d9e:	2f f9       	sub	r9,-1
80005da0:	f0 09 03 28 	ld.w	r8,r8[r9<<0x2]
80005da4:	e2 18 80 00 	andl	r8,0x8000,COH
80005da8:	c1 a0       	breq	80005ddc <tc_write_rc+0x6c>
80005daa:	ee f8 ff f8 	ld.w	r8,r7[-8]
80005dae:	ee f9 ff f8 	ld.w	r9,r7[-8]
80005db2:	ee fa ff fc 	ld.w	r10,r7[-4]
80005db6:	a7 69       	lsl	r9,0x6
80005db8:	f4 09 00 09 	add	r9,r10,r9
80005dbc:	2e 49       	sub	r9,-28
80005dbe:	72 09       	ld.w	r9,r9[0x0]
80005dc0:	12 9a       	mov	r10,r9
80005dc2:	e0 1a 00 00 	andl	r10,0x0
80005dc6:	ef 19 ff f4 	ld.uh	r9,r7[-12]
80005dca:	f5 e9 10 09 	or	r9,r10,r9
80005dce:	ee fa ff fc 	ld.w	r10,r7[-4]
80005dd2:	a7 68       	lsl	r8,0x6
80005dd4:	f4 08 00 08 	add	r8,r10,r8
80005dd8:	2e 48       	sub	r8,-28
80005dda:	91 09       	st.w	r8[0x0],r9
80005ddc:	ef 18 ff f4 	ld.uh	r8,r7[-12]
80005de0:	10 9c       	mov	r12,r8
80005de2:	2f dd       	sub	sp,-12
80005de4:	e3 cd 80 80 	ldm	sp++,r7,pc

80005de8 <cpu_irq_save>:
80005de8:	eb cd 40 80 	pushm	r7,lr
80005dec:	1a 97       	mov	r7,sp
80005dee:	20 1d       	sub	sp,4
80005df0:	e1 b8 00 00 	mfsr	r8,0x0
80005df4:	ef 48 ff fc 	st.w	r7[-4],r8
80005df8:	d3 03       	ssrf	0x10
80005dfa:	ee f8 ff fc 	ld.w	r8,r7[-4]
80005dfe:	10 9c       	mov	r12,r8
80005e00:	2f fd       	sub	sp,-4
80005e02:	e3 cd 80 80 	ldm	sp++,r7,pc

80005e06 <cpu_irq_is_enabled_flags>:
80005e06:	eb cd 40 80 	pushm	r7,lr
80005e0a:	1a 97       	mov	r7,sp
80005e0c:	20 1d       	sub	sp,4
80005e0e:	ef 4c ff fc 	st.w	r7[-4],r12
80005e12:	ee f8 ff fc 	ld.w	r8,r7[-4]
80005e16:	e6 18 00 01 	andh	r8,0x1,COH
80005e1a:	5f 08       	sreq	r8
80005e1c:	5c 58       	castu.b	r8
80005e1e:	10 9c       	mov	r12,r8
80005e20:	2f fd       	sub	sp,-4
80005e22:	e3 cd 80 80 	ldm	sp++,r7,pc
80005e26:	d7 03       	nop

80005e28 <cpu_irq_restore>:
80005e28:	eb cd 40 80 	pushm	r7,lr
80005e2c:	1a 97       	mov	r7,sp
80005e2e:	20 1d       	sub	sp,4
80005e30:	ef 4c ff fc 	st.w	r7[-4],r12
80005e34:	ee fc ff fc 	ld.w	r12,r7[-4]
80005e38:	f0 1f 00 05 	mcall	80005e4c <cpu_irq_restore+0x24>
80005e3c:	18 98       	mov	r8,r12
80005e3e:	58 08       	cp.w	r8,0
80005e40:	c0 20       	breq	80005e44 <cpu_irq_restore+0x1c>
80005e42:	d5 03       	csrf	0x10
80005e44:	2f fd       	sub	sp,-4
80005e46:	e3 cd 80 80 	ldm	sp++,r7,pc
80005e4a:	00 00       	add	r0,r0
80005e4c:	80 00       	ld.sh	r0,r0[0x0]
80005e4e:	5e 06       	reteq	r6

80005e50 <osc_priv_enable_rc120m>:
80005e50:	eb cd 40 80 	pushm	r7,lr
80005e54:	1a 97       	mov	r7,sp
80005e56:	20 1d       	sub	sp,4
80005e58:	f0 1f 00 0c 	mcall	80005e88 <osc_priv_enable_rc120m+0x38>
80005e5c:	18 98       	mov	r8,r12
80005e5e:	ef 48 ff fc 	st.w	r7[-4],r8
80005e62:	fe 78 58 00 	mov	r8,-43008
80005e66:	34 49       	mov	r9,68
80005e68:	ea 19 aa 00 	orh	r9,0xaa00
80005e6c:	91 69       	st.w	r8[0x18],r9
80005e6e:	fe 78 58 00 	mov	r8,-43008
80005e72:	30 19       	mov	r9,1
80005e74:	f1 49 00 44 	st.w	r8[68],r9
80005e78:	ee fc ff fc 	ld.w	r12,r7[-4]
80005e7c:	f0 1f 00 04 	mcall	80005e8c <osc_priv_enable_rc120m+0x3c>
80005e80:	2f fd       	sub	sp,-4
80005e82:	e3 cd 80 80 	ldm	sp++,r7,pc
80005e86:	00 00       	add	r0,r0
80005e88:	80 00       	ld.sh	r0,r0[0x0]
80005e8a:	5d e8       	*unknown*
80005e8c:	80 00       	ld.sh	r0,r0[0x0]
80005e8e:	5e 28       	reths	r8

80005e90 <cpu_irq_save>:
80005e90:	eb cd 40 80 	pushm	r7,lr
80005e94:	1a 97       	mov	r7,sp
80005e96:	20 1d       	sub	sp,4
80005e98:	e1 b8 00 00 	mfsr	r8,0x0
80005e9c:	ef 48 ff fc 	st.w	r7[-4],r8
80005ea0:	d3 03       	ssrf	0x10
80005ea2:	ee f8 ff fc 	ld.w	r8,r7[-4]
80005ea6:	10 9c       	mov	r12,r8
80005ea8:	2f fd       	sub	sp,-4
80005eaa:	e3 cd 80 80 	ldm	sp++,r7,pc

80005eae <cpu_irq_is_enabled_flags>:
80005eae:	eb cd 40 80 	pushm	r7,lr
80005eb2:	1a 97       	mov	r7,sp
80005eb4:	20 1d       	sub	sp,4
80005eb6:	ef 4c ff fc 	st.w	r7[-4],r12
80005eba:	ee f8 ff fc 	ld.w	r8,r7[-4]
80005ebe:	e6 18 00 01 	andh	r8,0x1,COH
80005ec2:	5f 08       	sreq	r8
80005ec4:	5c 58       	castu.b	r8
80005ec6:	10 9c       	mov	r12,r8
80005ec8:	2f fd       	sub	sp,-4
80005eca:	e3 cd 80 80 	ldm	sp++,r7,pc
80005ece:	d7 03       	nop

80005ed0 <cpu_irq_restore>:
80005ed0:	eb cd 40 80 	pushm	r7,lr
80005ed4:	1a 97       	mov	r7,sp
80005ed6:	20 1d       	sub	sp,4
80005ed8:	ef 4c ff fc 	st.w	r7[-4],r12
80005edc:	ee fc ff fc 	ld.w	r12,r7[-4]
80005ee0:	f0 1f 00 05 	mcall	80005ef4 <cpu_irq_restore+0x24>
80005ee4:	18 98       	mov	r8,r12
80005ee6:	58 08       	cp.w	r8,0
80005ee8:	c0 20       	breq	80005eec <cpu_irq_restore+0x1c>
80005eea:	d5 03       	csrf	0x10
80005eec:	2f fd       	sub	sp,-4
80005eee:	e3 cd 80 80 	ldm	sp++,r7,pc
80005ef2:	00 00       	add	r0,r0
80005ef4:	80 00       	ld.sh	r0,r0[0x0]
80005ef6:	5e ae       	retle	-1

80005ef8 <osc_enable>:
80005ef8:	eb cd 40 80 	pushm	r7,lr
80005efc:	1a 97       	mov	r7,sp
80005efe:	20 1d       	sub	sp,4
80005f00:	18 98       	mov	r8,r12
80005f02:	ef 68 ff fc 	st.b	r7[-4],r8
80005f06:	ef 38 ff fc 	ld.ub	r8,r7[-4]
80005f0a:	58 28       	cp.w	r8,2
80005f0c:	c0 31       	brne	80005f12 <osc_enable+0x1a>
80005f0e:	f0 1f 00 03 	mcall	80005f18 <osc_enable+0x20>
80005f12:	2f fd       	sub	sp,-4
80005f14:	e3 cd 80 80 	ldm	sp++,r7,pc
80005f18:	80 00       	ld.sh	r0,r0[0x0]
80005f1a:	5e 50       	retlt	r0

80005f1c <osc_is_ready>:
80005f1c:	eb cd 40 80 	pushm	r7,lr
80005f20:	1a 97       	mov	r7,sp
80005f22:	20 1d       	sub	sp,4
80005f24:	18 98       	mov	r8,r12
80005f26:	ef 68 ff fc 	st.b	r7[-4],r8
80005f2a:	ef 38 ff fc 	ld.ub	r8,r7[-4]
80005f2e:	58 28       	cp.w	r8,2
80005f30:	c0 40       	breq	80005f38 <osc_is_ready+0x1c>
80005f32:	58 38       	cp.w	r8,3
80005f34:	c0 a0       	breq	80005f48 <osc_is_ready+0x2c>
80005f36:	c0 b8       	rjmp	80005f4c <osc_is_ready+0x30>
80005f38:	fe 78 58 00 	mov	r8,-43008
80005f3c:	71 18       	ld.w	r8,r8[0x44]
80005f3e:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
80005f42:	5f 18       	srne	r8
80005f44:	5c 58       	castu.b	r8
80005f46:	c0 48       	rjmp	80005f4e <osc_is_ready+0x32>
80005f48:	30 18       	mov	r8,1
80005f4a:	c0 28       	rjmp	80005f4e <osc_is_ready+0x32>
80005f4c:	30 08       	mov	r8,0
80005f4e:	10 9c       	mov	r12,r8
80005f50:	2f fd       	sub	sp,-4
80005f52:	e3 cd 80 80 	ldm	sp++,r7,pc
80005f56:	d7 03       	nop

80005f58 <osc_wait_ready>:
80005f58:	eb cd 40 80 	pushm	r7,lr
80005f5c:	1a 97       	mov	r7,sp
80005f5e:	20 1d       	sub	sp,4
80005f60:	18 98       	mov	r8,r12
80005f62:	ef 68 ff fc 	st.b	r7[-4],r8
80005f66:	ef 38 ff fc 	ld.ub	r8,r7[-4]
80005f6a:	10 9c       	mov	r12,r8
80005f6c:	f0 1f 00 05 	mcall	80005f80 <osc_wait_ready+0x28>
80005f70:	18 98       	mov	r8,r12
80005f72:	ec 18 00 01 	eorl	r8,0x1
80005f76:	5c 58       	castu.b	r8
80005f78:	cf 71       	brne	80005f66 <osc_wait_ready+0xe>
80005f7a:	2f fd       	sub	sp,-4
80005f7c:	e3 cd 80 80 	ldm	sp++,r7,pc
80005f80:	80 00       	ld.sh	r0,r0[0x0]
80005f82:	5f 1c       	srne	r12

80005f84 <sysclk_get_main_hz>:
80005f84:	eb cd 40 80 	pushm	r7,lr
80005f88:	1a 97       	mov	r7,sp
80005f8a:	e0 68 0e 00 	mov	r8,3584
80005f8e:	ea 18 07 27 	orh	r8,0x727
80005f92:	10 9c       	mov	r12,r8
80005f94:	e3 cd 80 80 	ldm	sp++,r7,pc

80005f98 <sysclk_get_cpu_hz>:
80005f98:	eb cd 40 80 	pushm	r7,lr
80005f9c:	1a 97       	mov	r7,sp
80005f9e:	f0 1f 00 04 	mcall	80005fac <sysclk_get_cpu_hz+0x14>
80005fa2:	18 98       	mov	r8,r12
80005fa4:	a3 88       	lsr	r8,0x2
80005fa6:	10 9c       	mov	r12,r8
80005fa8:	e3 cd 80 80 	ldm	sp++,r7,pc
80005fac:	80 00       	ld.sh	r0,r0[0x0]
80005fae:	5f 84       	srls	r4

80005fb0 <sysclk_priv_enable_module>:
80005fb0:	eb cd 40 80 	pushm	r7,lr
80005fb4:	1a 97       	mov	r7,sp
80005fb6:	20 4d       	sub	sp,16
80005fb8:	ef 4c ff f4 	st.w	r7[-12],r12
80005fbc:	ef 4b ff f0 	st.w	r7[-16],r11
80005fc0:	f0 1f 00 1a 	mcall	80006028 <sysclk_priv_enable_module+0x78>
80005fc4:	18 98       	mov	r8,r12
80005fc6:	ef 48 ff f8 	st.w	r7[-8],r8
80005fca:	ee f8 ff f4 	ld.w	r8,r7[-12]
80005fce:	a3 68       	lsl	r8,0x2
80005fd0:	e0 28 eb e0 	sub	r8,60384
80005fd4:	70 08       	ld.w	r8,r8[0x0]
80005fd6:	ef 48 ff fc 	st.w	r7[-4],r8
80005fda:	ee f8 ff f0 	ld.w	r8,r7[-16]
80005fde:	30 19       	mov	r9,1
80005fe0:	f2 08 09 48 	lsl	r8,r9,r8
80005fe4:	ee f9 ff fc 	ld.w	r9,r7[-4]
80005fe8:	f3 e8 10 08 	or	r8,r9,r8
80005fec:	ef 48 ff fc 	st.w	r7[-4],r8
80005ff0:	fe 78 14 00 	mov	r8,-60416
80005ff4:	ee f9 ff f4 	ld.w	r9,r7[-12]
80005ff8:	f2 0a 15 02 	lsl	r10,r9,0x2
80005ffc:	32 09       	mov	r9,32
80005ffe:	ea 19 aa 00 	orh	r9,0xaa00
80006002:	f4 09 00 09 	add	r9,r10,r9
80006006:	f1 49 00 58 	st.w	r8[88],r9
8000600a:	ee f8 ff f4 	ld.w	r8,r7[-12]
8000600e:	a3 68       	lsl	r8,0x2
80006010:	e0 28 eb e0 	sub	r8,60384
80006014:	ee f9 ff fc 	ld.w	r9,r7[-4]
80006018:	91 09       	st.w	r8[0x0],r9
8000601a:	ee fc ff f8 	ld.w	r12,r7[-8]
8000601e:	f0 1f 00 04 	mcall	8000602c <sysclk_priv_enable_module+0x7c>
80006022:	2f cd       	sub	sp,-16
80006024:	e3 cd 80 80 	ldm	sp++,r7,pc
80006028:	80 00       	ld.sh	r0,r0[0x0]
8000602a:	5e 90       	retgt	r0
8000602c:	80 00       	ld.sh	r0,r0[0x0]
8000602e:	5e d0       	retvc	r0

80006030 <sysclk_set_prescalers>:
80006030:	eb cd 40 80 	pushm	r7,lr
80006034:	1a 97       	mov	r7,sp
80006036:	20 7d       	sub	sp,28
80006038:	ef 4c ff ec 	st.w	r7[-20],r12
8000603c:	ef 4b ff e8 	st.w	r7[-24],r11
80006040:	ef 4a ff e4 	st.w	r7[-28],r10
80006044:	30 08       	mov	r8,0
80006046:	ef 48 ff f4 	st.w	r7[-12],r8
8000604a:	30 08       	mov	r8,0
8000604c:	ef 48 ff f8 	st.w	r7[-8],r8
80006050:	30 08       	mov	r8,0
80006052:	ef 48 ff fc 	st.w	r7[-4],r8
80006056:	ee f8 ff ec 	ld.w	r8,r7[-20]
8000605a:	58 08       	cp.w	r8,0
8000605c:	c0 70       	breq	8000606a <sysclk_set_prescalers+0x3a>
8000605e:	ee f8 ff ec 	ld.w	r8,r7[-20]
80006062:	20 18       	sub	r8,1
80006064:	a7 b8       	sbr	r8,0x7
80006066:	ef 48 ff f4 	st.w	r7[-12],r8
8000606a:	ee f8 ff e8 	ld.w	r8,r7[-24]
8000606e:	58 08       	cp.w	r8,0
80006070:	c0 70       	breq	8000607e <sysclk_set_prescalers+0x4e>
80006072:	ee f8 ff e8 	ld.w	r8,r7[-24]
80006076:	20 18       	sub	r8,1
80006078:	a7 b8       	sbr	r8,0x7
8000607a:	ef 48 ff f8 	st.w	r7[-8],r8
8000607e:	ee f8 ff e4 	ld.w	r8,r7[-28]
80006082:	58 08       	cp.w	r8,0
80006084:	c0 70       	breq	80006092 <sysclk_set_prescalers+0x62>
80006086:	ee f8 ff e4 	ld.w	r8,r7[-28]
8000608a:	20 18       	sub	r8,1
8000608c:	a7 b8       	sbr	r8,0x7
8000608e:	ef 48 ff fc 	st.w	r7[-4],r8
80006092:	f0 1f 00 19 	mcall	800060f4 <sysclk_set_prescalers+0xc4>
80006096:	18 98       	mov	r8,r12
80006098:	ef 48 ff f0 	st.w	r7[-16],r8
8000609c:	fe 78 14 00 	mov	r8,-60416
800060a0:	30 49       	mov	r9,4
800060a2:	ea 19 aa 00 	orh	r9,0xaa00
800060a6:	f1 49 00 58 	st.w	r8[88],r9
800060aa:	fe 78 14 00 	mov	r8,-60416
800060ae:	ee f9 ff f4 	ld.w	r9,r7[-12]
800060b2:	91 19       	st.w	r8[0x4],r9
800060b4:	fe 78 14 00 	mov	r8,-60416
800060b8:	30 c9       	mov	r9,12
800060ba:	ea 19 aa 00 	orh	r9,0xaa00
800060be:	f1 49 00 58 	st.w	r8[88],r9
800060c2:	fe 78 14 00 	mov	r8,-60416
800060c6:	ee f9 ff f8 	ld.w	r9,r7[-8]
800060ca:	91 39       	st.w	r8[0xc],r9
800060cc:	fe 78 14 00 	mov	r8,-60416
800060d0:	31 09       	mov	r9,16
800060d2:	ea 19 aa 00 	orh	r9,0xaa00
800060d6:	f1 49 00 58 	st.w	r8[88],r9
800060da:	fe 78 14 00 	mov	r8,-60416
800060de:	ee f9 ff fc 	ld.w	r9,r7[-4]
800060e2:	91 49       	st.w	r8[0x10],r9
800060e4:	ee fc ff f0 	ld.w	r12,r7[-16]
800060e8:	f0 1f 00 04 	mcall	800060f8 <sysclk_set_prescalers+0xc8>
800060ec:	2f 9d       	sub	sp,-28
800060ee:	e3 cd 80 80 	ldm	sp++,r7,pc
800060f2:	00 00       	add	r0,r0
800060f4:	80 00       	ld.sh	r0,r0[0x0]
800060f6:	5e 90       	retgt	r0
800060f8:	80 00       	ld.sh	r0,r0[0x0]
800060fa:	5e d0       	retvc	r0

800060fc <sysclk_set_source>:
800060fc:	eb cd 40 80 	pushm	r7,lr
80006100:	1a 97       	mov	r7,sp
80006102:	20 2d       	sub	sp,8
80006104:	ef 4c ff f8 	st.w	r7[-8],r12
80006108:	f0 1f 00 0c 	mcall	80006138 <sysclk_set_source+0x3c>
8000610c:	18 98       	mov	r8,r12
8000610e:	ef 48 ff fc 	st.w	r7[-4],r8
80006112:	fe 78 14 00 	mov	r8,-60416
80006116:	fc 19 aa 00 	movh	r9,0xaa00
8000611a:	f1 49 00 58 	st.w	r8[88],r9
8000611e:	fe 78 14 00 	mov	r8,-60416
80006122:	ee f9 ff f8 	ld.w	r9,r7[-8]
80006126:	91 09       	st.w	r8[0x0],r9
80006128:	ee fc ff fc 	ld.w	r12,r7[-4]
8000612c:	f0 1f 00 04 	mcall	8000613c <sysclk_set_source+0x40>
80006130:	2f ed       	sub	sp,-8
80006132:	e3 cd 80 80 	ldm	sp++,r7,pc
80006136:	00 00       	add	r0,r0
80006138:	80 00       	ld.sh	r0,r0[0x0]
8000613a:	5e 90       	retgt	r0
8000613c:	80 00       	ld.sh	r0,r0[0x0]
8000613e:	5e d0       	retvc	r0

80006140 <sysclk_init>:
80006140:	eb cd 40 80 	pushm	r7,lr
80006144:	1a 97       	mov	r7,sp
80006146:	30 2a       	mov	r10,2
80006148:	30 2b       	mov	r11,2
8000614a:	30 2c       	mov	r12,2
8000614c:	f0 1f 00 0a 	mcall	80006174 <sysclk_init+0x34>
80006150:	30 2c       	mov	r12,2
80006152:	f0 1f 00 0a 	mcall	80006178 <sysclk_init+0x38>
80006156:	30 2c       	mov	r12,2
80006158:	f0 1f 00 09 	mcall	8000617c <sysclk_init+0x3c>
8000615c:	f0 1f 00 09 	mcall	80006180 <sysclk_init+0x40>
80006160:	18 98       	mov	r8,r12
80006162:	10 9c       	mov	r12,r8
80006164:	f0 1f 00 08 	mcall	80006184 <sysclk_init+0x44>
80006168:	30 4c       	mov	r12,4
8000616a:	f0 1f 00 08 	mcall	80006188 <sysclk_init+0x48>
8000616e:	e3 cd 80 80 	ldm	sp++,r7,pc
80006172:	00 00       	add	r0,r0
80006174:	80 00       	ld.sh	r0,r0[0x0]
80006176:	60 30       	ld.w	r0,r0[0xc]
80006178:	80 00       	ld.sh	r0,r0[0x0]
8000617a:	5e f8       	retal	r8
8000617c:	80 00       	ld.sh	r0,r0[0x0]
8000617e:	5f 58       	srlt	r8
80006180:	80 00       	ld.sh	r0,r0[0x0]
80006182:	5f 98       	srgt	r8
80006184:	80 00       	ld.sh	r0,r0[0x0]
80006186:	28 58       	sub	r8,-123
80006188:	80 00       	ld.sh	r0,r0[0x0]
8000618a:	60 fc       	ld.w	r12,r0[0x3c]

8000618c <spi_initSlave>:
8000618c:	eb cd 40 80 	pushm	r7,lr
80006190:	1a 97       	mov	r7,sp
80006192:	20 3d       	sub	sp,12
80006194:	ef 4c ff fc 	st.w	r7[-4],r12
80006198:	16 99       	mov	r9,r11
8000619a:	14 98       	mov	r8,r10
8000619c:	ef 69 ff f8 	st.b	r7[-8],r9
800061a0:	ef 68 ff f4 	st.b	r7[-12],r8
800061a4:	ef 39 ff f4 	ld.ub	r9,r7[-12]
800061a8:	30 38       	mov	r8,3
800061aa:	f0 09 18 00 	cp.b	r9,r8
800061ae:	e0 8b 00 10 	brhi	800061ce <spi_initSlave+0x42>
800061b2:	ef 39 ff f8 	ld.ub	r9,r7[-8]
800061b6:	30 78       	mov	r8,7
800061b8:	f0 09 18 00 	cp.b	r9,r8
800061bc:	e0 88 00 09 	brls	800061ce <spi_initSlave+0x42>
800061c0:	ef 39 ff f8 	ld.ub	r9,r7[-8]
800061c4:	31 08       	mov	r8,16
800061c6:	f0 09 18 00 	cp.b	r9,r8
800061ca:	e0 88 00 04 	brls	800061d2 <spi_initSlave+0x46>
800061ce:	30 28       	mov	r8,2
800061d0:	c1 f8       	rjmp	8000620e <spi_initSlave+0x82>
800061d2:	ee f8 ff fc 	ld.w	r8,r7[-4]
800061d6:	e0 69 00 80 	mov	r9,128
800061da:	91 09       	st.w	r8[0x0],r9
800061dc:	ef 38 ff f4 	ld.ub	r8,r7[-12]
800061e0:	a1 98       	lsr	r8,0x1
800061e2:	5c 58       	castu.b	r8
800061e4:	10 99       	mov	r9,r8
800061e6:	ef 38 ff f4 	ld.ub	r8,r7[-12]
800061ea:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
800061ee:	c0 31       	brne	800061f4 <spi_initSlave+0x68>
800061f0:	30 28       	mov	r8,2
800061f2:	c0 28       	rjmp	800061f6 <spi_initSlave+0x6a>
800061f4:	30 08       	mov	r8,0
800061f6:	10 49       	or	r9,r8
800061f8:	ef 38 ff f8 	ld.ub	r8,r7[-8]
800061fc:	20 88       	sub	r8,8
800061fe:	a5 68       	lsl	r8,0x4
80006200:	f3 e8 10 08 	or	r8,r9,r8
80006204:	10 99       	mov	r9,r8
80006206:	ee f8 ff fc 	ld.w	r8,r7[-4]
8000620a:	91 c9       	st.w	r8[0x30],r9
8000620c:	30 08       	mov	r8,0
8000620e:	10 9c       	mov	r12,r8
80006210:	2f dd       	sub	sp,-12
80006212:	e3 cd 80 80 	ldm	sp++,r7,pc

80006216 <spi_enable>:
80006216:	eb cd 40 80 	pushm	r7,lr
8000621a:	1a 97       	mov	r7,sp
8000621c:	20 1d       	sub	sp,4
8000621e:	ef 4c ff fc 	st.w	r7[-4],r12
80006222:	ee f8 ff fc 	ld.w	r8,r7[-4]
80006226:	30 19       	mov	r9,1
80006228:	91 09       	st.w	r8[0x0],r9
8000622a:	2f fd       	sub	sp,-4
8000622c:	e3 cd 80 80 	ldm	sp++,r7,pc

80006230 <cpu_irq_save>:
80006230:	eb cd 40 80 	pushm	r7,lr
80006234:	1a 97       	mov	r7,sp
80006236:	20 1d       	sub	sp,4
80006238:	e1 b8 00 00 	mfsr	r8,0x0
8000623c:	ef 48 ff fc 	st.w	r7[-4],r8
80006240:	d3 03       	ssrf	0x10
80006242:	ee f8 ff fc 	ld.w	r8,r7[-4]
80006246:	10 9c       	mov	r12,r8
80006248:	2f fd       	sub	sp,-4
8000624a:	e3 cd 80 80 	ldm	sp++,r7,pc

8000624e <cpu_irq_is_enabled_flags>:
8000624e:	eb cd 40 80 	pushm	r7,lr
80006252:	1a 97       	mov	r7,sp
80006254:	20 1d       	sub	sp,4
80006256:	ef 4c ff fc 	st.w	r7[-4],r12
8000625a:	ee f8 ff fc 	ld.w	r8,r7[-4]
8000625e:	e6 18 00 01 	andh	r8,0x1,COH
80006262:	5f 08       	sreq	r8
80006264:	5c 58       	castu.b	r8
80006266:	10 9c       	mov	r12,r8
80006268:	2f fd       	sub	sp,-4
8000626a:	e3 cd 80 80 	ldm	sp++,r7,pc
8000626e:	d7 03       	nop

80006270 <cpu_irq_restore>:
80006270:	eb cd 40 80 	pushm	r7,lr
80006274:	1a 97       	mov	r7,sp
80006276:	20 1d       	sub	sp,4
80006278:	ef 4c ff fc 	st.w	r7[-4],r12
8000627c:	ee fc ff fc 	ld.w	r12,r7[-4]
80006280:	f0 1f 00 05 	mcall	80006294 <cpu_irq_restore+0x24>
80006284:	18 98       	mov	r8,r12
80006286:	58 08       	cp.w	r8,0
80006288:	c0 20       	breq	8000628c <cpu_irq_restore+0x1c>
8000628a:	d5 03       	csrf	0x10
8000628c:	2f fd       	sub	sp,-4
8000628e:	e3 cd 80 80 	ldm	sp++,r7,pc
80006292:	00 00       	add	r0,r0
80006294:	80 00       	ld.sh	r0,r0[0x0]
80006296:	62 4e       	ld.w	lr,r1[0x10]

80006298 <twim_master_interrupt_handler>:
80006298:	eb cd 40 80 	pushm	r7,lr
8000629c:	1a 97       	mov	r7,sp
8000629e:	20 1d       	sub	sp,4
800062a0:	4c 68       	lddpc	r8,800063b8 <twim_master_interrupt_handler+0x120>
800062a2:	70 08       	ld.w	r8,r8[0x0]
800062a4:	70 79       	ld.w	r9,r8[0x1c]
800062a6:	4c 68       	lddpc	r8,800063bc <twim_master_interrupt_handler+0x124>
800062a8:	70 08       	ld.w	r8,r8[0x0]
800062aa:	f3 e8 00 08 	and	r8,r9,r8
800062ae:	ef 48 ff fc 	st.w	r7[-4],r8
800062b2:	ee f8 ff fc 	ld.w	r8,r7[-4]
800062b6:	e2 18 07 00 	andl	r8,0x700,COH
800062ba:	c1 e0       	breq	800062f6 <twim_master_interrupt_handler+0x5e>
800062bc:	ee f8 ff fc 	ld.w	r8,r7[-4]
800062c0:	e2 18 03 00 	andl	r8,0x300,COH
800062c4:	c0 30       	breq	800062ca <twim_master_interrupt_handler+0x32>
800062c6:	3f c8       	mov	r8,-4
800062c8:	c0 28       	rjmp	800062cc <twim_master_interrupt_handler+0x34>
800062ca:	3f e8       	mov	r8,-2
800062cc:	4b d9       	lddpc	r9,800063c0 <twim_master_interrupt_handler+0x128>
800062ce:	93 08       	st.w	r9[0x0],r8
800062d0:	4b a8       	lddpc	r8,800063b8 <twim_master_interrupt_handler+0x120>
800062d2:	70 09       	ld.w	r9,r8[0x0]
800062d4:	72 38       	ld.w	r8,r9[0xc]
800062d6:	30 0a       	mov	r10,0
800062d8:	f1 da d1 e1 	bfins	r8,r10,0xf,0x1
800062dc:	93 38       	st.w	r9[0xc],r8
800062de:	4b 78       	lddpc	r8,800063b8 <twim_master_interrupt_handler+0x120>
800062e0:	70 08       	ld.w	r8,r8[0x0]
800062e2:	3f f9       	mov	r9,-1
800062e4:	91 b9       	st.w	r8[0x2c],r9
800062e6:	4b 58       	lddpc	r8,800063b8 <twim_master_interrupt_handler+0x120>
800062e8:	70 08       	ld.w	r8,r8[0x0]
800062ea:	3f f9       	mov	r9,-1
800062ec:	91 99       	st.w	r8[0x24],r9
800062ee:	4b 69       	lddpc	r9,800063c4 <twim_master_interrupt_handler+0x12c>
800062f0:	30 08       	mov	r8,0
800062f2:	b2 88       	st.b	r9[0x0],r8
800062f4:	c5 e8       	rjmp	800063b0 <twim_master_interrupt_handler+0x118>
800062f6:	ee f8 ff fc 	ld.w	r8,r7[-4]
800062fa:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
800062fe:	5c 58       	castu.b	r8
80006300:	c2 00       	breq	80006340 <twim_master_interrupt_handler+0xa8>
80006302:	4b 28       	lddpc	r8,800063c8 <twim_master_interrupt_handler+0x130>
80006304:	70 09       	ld.w	r9,r8[0x0]
80006306:	4a d8       	lddpc	r8,800063b8 <twim_master_interrupt_handler+0x120>
80006308:	70 08       	ld.w	r8,r8[0x0]
8000630a:	70 58       	ld.w	r8,r8[0x14]
8000630c:	5c 58       	castu.b	r8
8000630e:	b2 88       	st.b	r9[0x0],r8
80006310:	4a e8       	lddpc	r8,800063c8 <twim_master_interrupt_handler+0x130>
80006312:	70 08       	ld.w	r8,r8[0x0]
80006314:	f0 c9 ff ff 	sub	r9,r8,-1
80006318:	4a c8       	lddpc	r8,800063c8 <twim_master_interrupt_handler+0x130>
8000631a:	91 09       	st.w	r8[0x0],r9
8000631c:	4a c8       	lddpc	r8,800063cc <twim_master_interrupt_handler+0x134>
8000631e:	70 08       	ld.w	r8,r8[0x0]
80006320:	f0 c9 00 01 	sub	r9,r8,1
80006324:	4a a8       	lddpc	r8,800063cc <twim_master_interrupt_handler+0x134>
80006326:	91 09       	st.w	r8[0x0],r9
80006328:	4a 98       	lddpc	r8,800063cc <twim_master_interrupt_handler+0x134>
8000632a:	70 08       	ld.w	r8,r8[0x0]
8000632c:	58 08       	cp.w	r8,0
8000632e:	c4 11       	brne	800063b0 <twim_master_interrupt_handler+0x118>
80006330:	4a 28       	lddpc	r8,800063b8 <twim_master_interrupt_handler+0x120>
80006332:	70 08       	ld.w	r8,r8[0x0]
80006334:	30 19       	mov	r9,1
80006336:	91 99       	st.w	r8[0x24],r9
80006338:	4a 39       	lddpc	r9,800063c4 <twim_master_interrupt_handler+0x12c>
8000633a:	30 08       	mov	r8,0
8000633c:	b2 88       	st.b	r9[0x0],r8
8000633e:	c3 98       	rjmp	800063b0 <twim_master_interrupt_handler+0x118>
80006340:	ee f8 ff fc 	ld.w	r8,r7[-4]
80006344:	e2 18 00 02 	andl	r8,0x2,COH
80006348:	c3 40       	breq	800063b0 <twim_master_interrupt_handler+0x118>
8000634a:	4a 28       	lddpc	r8,800063d0 <twim_master_interrupt_handler+0x138>
8000634c:	70 08       	ld.w	r8,r8[0x0]
8000634e:	58 08       	cp.w	r8,0
80006350:	c0 91       	brne	80006362 <twim_master_interrupt_handler+0xca>
80006352:	49 a8       	lddpc	r8,800063b8 <twim_master_interrupt_handler+0x120>
80006354:	70 08       	ld.w	r8,r8[0x0]
80006356:	30 29       	mov	r9,2
80006358:	91 99       	st.w	r8[0x24],r9
8000635a:	49 b9       	lddpc	r9,800063c4 <twim_master_interrupt_handler+0x12c>
8000635c:	30 08       	mov	r8,0
8000635e:	b2 88       	st.b	r9[0x0],r8
80006360:	c2 88       	rjmp	800063b0 <twim_master_interrupt_handler+0x118>
80006362:	49 68       	lddpc	r8,800063b8 <twim_master_interrupt_handler+0x120>
80006364:	70 0a       	ld.w	r10,r8[0x0]
80006366:	49 c8       	lddpc	r8,800063d4 <twim_master_interrupt_handler+0x13c>
80006368:	70 08       	ld.w	r8,r8[0x0]
8000636a:	11 89       	ld.ub	r9,r8[0x0]
8000636c:	5c 59       	castu.b	r9
8000636e:	95 69       	st.w	r10[0x18],r9
80006370:	f0 c9 ff ff 	sub	r9,r8,-1
80006374:	49 88       	lddpc	r8,800063d4 <twim_master_interrupt_handler+0x13c>
80006376:	91 09       	st.w	r8[0x0],r9
80006378:	49 68       	lddpc	r8,800063d0 <twim_master_interrupt_handler+0x138>
8000637a:	70 08       	ld.w	r8,r8[0x0]
8000637c:	f0 c9 00 01 	sub	r9,r8,1
80006380:	49 48       	lddpc	r8,800063d0 <twim_master_interrupt_handler+0x138>
80006382:	91 09       	st.w	r8[0x0],r9
80006384:	49 38       	lddpc	r8,800063d0 <twim_master_interrupt_handler+0x138>
80006386:	70 08       	ld.w	r8,r8[0x0]
80006388:	58 08       	cp.w	r8,0
8000638a:	c1 31       	brne	800063b0 <twim_master_interrupt_handler+0x118>
8000638c:	48 e8       	lddpc	r8,800063c4 <twim_master_interrupt_handler+0x12c>
8000638e:	11 88       	ld.ub	r8,r8[0x0]
80006390:	5c 58       	castu.b	r8
80006392:	c0 f0       	breq	800063b0 <twim_master_interrupt_handler+0x118>
80006394:	48 c9       	lddpc	r9,800063c4 <twim_master_interrupt_handler+0x12c>
80006396:	30 08       	mov	r8,0
80006398:	b2 88       	st.b	r9[0x0],r8
8000639a:	49 08       	lddpc	r8,800063d8 <twim_master_interrupt_handler+0x140>
8000639c:	70 08       	ld.w	r8,r8[0x0]
8000639e:	70 39       	ld.w	r9,r8[0xc]
800063a0:	48 c8       	lddpc	r8,800063d0 <twim_master_interrupt_handler+0x138>
800063a2:	91 09       	st.w	r8[0x0],r9
800063a4:	48 d8       	lddpc	r8,800063d8 <twim_master_interrupt_handler+0x140>
800063a6:	70 08       	ld.w	r8,r8[0x0]
800063a8:	70 28       	ld.w	r8,r8[0x8]
800063aa:	10 99       	mov	r9,r8
800063ac:	48 a8       	lddpc	r8,800063d4 <twim_master_interrupt_handler+0x13c>
800063ae:	91 09       	st.w	r8[0x0],r9
800063b0:	2f fd       	sub	sp,-4
800063b2:	e3 cd 40 80 	ldm	sp++,r7,lr
800063b6:	d6 03       	rete
800063b8:	00 00       	add	r0,r0
800063ba:	05 3c       	ld.ub	r12,r2++
800063bc:	00 00       	add	r0,r0
800063be:	05 54       	ld.sh	r4,--r2
800063c0:	00 00       	add	r0,r0
800063c2:	05 48       	ld.w	r8,--r2
800063c4:	00 00       	add	r0,r0
800063c6:	05 5c       	ld.sh	r12,--r2
800063c8:	00 00       	add	r0,r0
800063ca:	05 44       	ld.w	r4,--r2
800063cc:	00 00       	add	r0,r0
800063ce:	05 50       	ld.sh	r0,--r2
800063d0:	00 00       	add	r0,r0
800063d2:	05 4c       	ld.w	r12,--r2
800063d4:	00 00       	add	r0,r0
800063d6:	05 40       	ld.w	r0,--r2
800063d8:	00 00       	add	r0,r0
800063da:	05 58       	ld.sh	r8,--r2

800063dc <twim_set_speed>:
800063dc:	eb cd 40 80 	pushm	r7,lr
800063e0:	1a 97       	mov	r7,sp
800063e2:	20 5d       	sub	sp,20
800063e4:	ef 4c ff f4 	st.w	r7[-12],r12
800063e8:	ef 4b ff f0 	st.w	r7[-16],r11
800063ec:	ef 4a ff ec 	st.w	r7[-20],r10
800063f0:	30 08       	mov	r8,0
800063f2:	ef 68 ff ff 	st.b	r7[-1],r8
800063f6:	ee f8 ff ec 	ld.w	r8,r7[-20]
800063fa:	ee f9 ff f0 	ld.w	r9,r7[-16]
800063fe:	f0 09 0d 08 	divu	r8,r8,r9
80006402:	a1 98       	lsr	r8,0x1
80006404:	ef 48 ff f8 	st.w	r7[-8],r8
80006408:	c0 b8       	rjmp	8000641e <twim_set_speed+0x42>
8000640a:	ef 38 ff ff 	ld.ub	r8,r7[-1]
8000640e:	2f f8       	sub	r8,-1
80006410:	ef 68 ff ff 	st.b	r7[-1],r8
80006414:	ee f8 ff f8 	ld.w	r8,r7[-8]
80006418:	a1 98       	lsr	r8,0x1
8000641a:	ef 48 ff f8 	st.w	r7[-8],r8
8000641e:	ee f8 ff f8 	ld.w	r8,r7[-8]
80006422:	e0 48 00 ff 	cp.w	r8,255
80006426:	e0 88 00 09 	brls	80006438 <twim_set_speed+0x5c>
8000642a:	ef 39 ff ff 	ld.ub	r9,r7[-1]
8000642e:	30 78       	mov	r8,7
80006430:	f0 09 18 00 	cp.b	r9,r8
80006434:	fe 98 ff eb 	brls	8000640a <twim_set_speed+0x2e>
80006438:	ef 39 ff ff 	ld.ub	r9,r7[-1]
8000643c:	30 78       	mov	r8,7
8000643e:	f0 09 18 00 	cp.b	r9,r8
80006442:	e0 88 00 04 	brls	8000644a <twim_set_speed+0x6e>
80006446:	3f 88       	mov	r8,-8
80006448:	c1 a8       	rjmp	8000647c <twim_set_speed+0xa0>
8000644a:	ee f8 ff f8 	ld.w	r8,r7[-8]
8000644e:	f0 09 16 01 	lsr	r9,r8,0x1
80006452:	ee f8 ff f8 	ld.w	r8,r7[-8]
80006456:	a1 98       	lsr	r8,0x1
80006458:	ee fa ff f8 	ld.w	r10,r7[-8]
8000645c:	f4 08 01 08 	sub	r8,r10,r8
80006460:	a9 68       	lsl	r8,0x8
80006462:	10 49       	or	r9,r8
80006464:	ef 38 ff ff 	ld.ub	r8,r7[-1]
80006468:	bd 68       	lsl	r8,0x1c
8000646a:	10 49       	or	r9,r8
8000646c:	ee f8 ff f8 	ld.w	r8,r7[-8]
80006470:	b1 68       	lsl	r8,0x10
80006472:	10 49       	or	r9,r8
80006474:	ee f8 ff f4 	ld.w	r8,r7[-12]
80006478:	91 19       	st.w	r8[0x4],r9
8000647a:	30 08       	mov	r8,0
8000647c:	10 9c       	mov	r12,r8
8000647e:	2f bd       	sub	sp,-20
80006480:	e3 cd 80 80 	ldm	sp++,r7,pc

80006484 <twim_master_init>:
80006484:	eb cd 40 80 	pushm	r7,lr
80006488:	1a 97       	mov	r7,sp
8000648a:	20 4d       	sub	sp,16
8000648c:	ef 4c ff f4 	st.w	r7[-12],r12
80006490:	ef 4b ff f0 	st.w	r7[-16],r11
80006494:	e1 b8 00 00 	mfsr	r8,0x0
80006498:	10 9c       	mov	r12,r8
8000649a:	f0 1f 00 37 	mcall	80006574 <twim_master_init+0xf0>
8000649e:	18 98       	mov	r8,r12
800064a0:	ef 68 ff fb 	st.b	r7[-5],r8
800064a4:	4b 58       	lddpc	r8,80006578 <twim_master_init+0xf4>
800064a6:	30 09       	mov	r9,0
800064a8:	91 09       	st.w	r8[0x0],r9
800064aa:	ef 39 ff fb 	ld.ub	r9,r7[-5]
800064ae:	30 08       	mov	r8,0
800064b0:	f0 09 18 00 	cp.b	r9,r8
800064b4:	c0 20       	breq	800064b8 <twim_master_init+0x34>
800064b6:	d3 03       	ssrf	0x10
800064b8:	ee f8 ff f4 	ld.w	r8,r7[-12]
800064bc:	3f f9       	mov	r9,-1
800064be:	91 99       	st.w	r8[0x24],r9
800064c0:	ee f8 ff f4 	ld.w	r8,r7[-12]
800064c4:	30 19       	mov	r9,1
800064c6:	91 09       	st.w	r8[0x0],r9
800064c8:	ee f8 ff f4 	ld.w	r8,r7[-12]
800064cc:	e0 69 00 80 	mov	r9,128
800064d0:	91 09       	st.w	r8[0x0],r9
800064d2:	ef 39 ff fb 	ld.ub	r9,r7[-5]
800064d6:	30 08       	mov	r8,0
800064d8:	f0 09 18 00 	cp.b	r9,r8
800064dc:	c0 20       	breq	800064e0 <twim_master_init+0x5c>
800064de:	d5 03       	csrf	0x10
800064e0:	ee f8 ff f4 	ld.w	r8,r7[-12]
800064e4:	3f f9       	mov	r9,-1
800064e6:	91 b9       	st.w	r8[0x2c],r9
800064e8:	f0 1f 00 25 	mcall	8000657c <twim_master_init+0xf8>
800064ec:	18 98       	mov	r8,r12
800064ee:	ef 48 ff fc 	st.w	r7[-4],r8
800064f2:	30 2a       	mov	r10,2
800064f4:	e0 6b 01 40 	mov	r11,320
800064f8:	4a 2c       	lddpc	r12,80006580 <twim_master_init+0xfc>
800064fa:	f0 1f 00 23 	mcall	80006584 <twim_master_init+0x100>
800064fe:	ee fc ff fc 	ld.w	r12,r7[-4]
80006502:	f0 1f 00 22 	mcall	80006588 <twim_master_init+0x104>
80006506:	ee f8 ff f0 	ld.w	r8,r7[-16]
8000650a:	f1 38 00 0c 	ld.ub	r8,r8[12]
8000650e:	58 08       	cp.w	r8,0
80006510:	c0 90       	breq	80006522 <twim_master_init+0x9e>
80006512:	ee f8 ff f4 	ld.w	r8,r7[-12]
80006516:	31 09       	mov	r9,16
80006518:	91 09       	st.w	r8[0x0],r9
8000651a:	ee f8 ff f4 	ld.w	r8,r7[-12]
8000651e:	3f f9       	mov	r9,-1
80006520:	91 29       	st.w	r8[0x8],r9
80006522:	ee f8 ff f0 	ld.w	r8,r7[-16]
80006526:	70 09       	ld.w	r9,r8[0x0]
80006528:	ee f8 ff f0 	ld.w	r8,r7[-16]
8000652c:	70 18       	ld.w	r8,r8[0x4]
8000652e:	12 9a       	mov	r10,r9
80006530:	10 9b       	mov	r11,r8
80006532:	ee fc ff f4 	ld.w	r12,r7[-12]
80006536:	f0 1f 00 16 	mcall	8000658c <twim_master_init+0x108>
8000653a:	18 98       	mov	r8,r12
8000653c:	5b 88       	cp.w	r8,-8
8000653e:	c0 31       	brne	80006544 <twim_master_init+0xc0>
80006540:	3f 88       	mov	r8,-8
80006542:	c1 48       	rjmp	8000656a <twim_master_init+0xe6>
80006544:	ee f8 ff f0 	ld.w	r8,r7[-16]
80006548:	70 28       	ld.w	r8,r8[0x8]
8000654a:	10 9b       	mov	r11,r8
8000654c:	ee fc ff f4 	ld.w	r12,r7[-12]
80006550:	f0 1f 00 10 	mcall	80006590 <twim_master_init+0x10c>
80006554:	48 98       	lddpc	r8,80006578 <twim_master_init+0xf4>
80006556:	70 08       	ld.w	r8,r8[0x0]
80006558:	5b c8       	cp.w	r8,-4
8000655a:	c0 50       	breq	80006564 <twim_master_init+0xe0>
8000655c:	48 78       	lddpc	r8,80006578 <twim_master_init+0xf4>
8000655e:	70 08       	ld.w	r8,r8[0x0]
80006560:	5b e8       	cp.w	r8,-2
80006562:	c0 31       	brne	80006568 <twim_master_init+0xe4>
80006564:	3f f8       	mov	r8,-1
80006566:	c0 28       	rjmp	8000656a <twim_master_init+0xe6>
80006568:	30 08       	mov	r8,0
8000656a:	10 9c       	mov	r12,r8
8000656c:	2f cd       	sub	sp,-16
8000656e:	e3 cd 80 80 	ldm	sp++,r7,pc
80006572:	00 00       	add	r0,r0
80006574:	80 00       	ld.sh	r0,r0[0x0]
80006576:	62 4e       	ld.w	lr,r1[0x10]
80006578:	00 00       	add	r0,r0
8000657a:	05 48       	ld.w	r8,--r2
8000657c:	80 00       	ld.sh	r0,r0[0x0]
8000657e:	62 30       	ld.w	r0,r1[0xc]
80006580:	80 00       	ld.sh	r0,r0[0x0]
80006582:	62 98       	ld.w	r8,r1[0x24]
80006584:	80 00       	ld.sh	r0,r0[0x0]
80006586:	6d 94       	ld.w	r4,r6[0x64]
80006588:	80 00       	ld.sh	r0,r0[0x0]
8000658a:	62 70       	ld.w	r0,r1[0x1c]
8000658c:	80 00       	ld.sh	r0,r0[0x0]
8000658e:	63 dc       	ld.w	r12,r1[0x74]
80006590:	80 00       	ld.sh	r0,r0[0x0]
80006592:	65 d8       	ld.w	r8,r2[0x74]

80006594 <twim_disable_interrupt>:
80006594:	eb cd 40 80 	pushm	r7,lr
80006598:	1a 97       	mov	r7,sp
8000659a:	20 2d       	sub	sp,8
8000659c:	ef 4c ff f8 	st.w	r7[-8],r12
800065a0:	e1 b8 00 00 	mfsr	r8,0x0
800065a4:	10 9c       	mov	r12,r8
800065a6:	f0 1f 00 0c 	mcall	800065d4 <twim_disable_interrupt+0x40>
800065aa:	18 98       	mov	r8,r12
800065ac:	ef 68 ff ff 	st.b	r7[-1],r8
800065b0:	ef 39 ff ff 	ld.ub	r9,r7[-1]
800065b4:	30 08       	mov	r8,0
800065b6:	f0 09 18 00 	cp.b	r9,r8
800065ba:	c0 20       	breq	800065be <twim_disable_interrupt+0x2a>
800065bc:	d3 03       	ssrf	0x10
800065be:	ee f8 ff f8 	ld.w	r8,r7[-8]
800065c2:	3f f9       	mov	r9,-1
800065c4:	91 99       	st.w	r8[0x24],r9
800065c6:	ee f8 ff f8 	ld.w	r8,r7[-8]
800065ca:	3f f9       	mov	r9,-1
800065cc:	91 b9       	st.w	r8[0x2c],r9
800065ce:	2f ed       	sub	sp,-8
800065d0:	e3 cd 80 80 	ldm	sp++,r7,pc
800065d4:	80 00       	ld.sh	r0,r0[0x0]
800065d6:	62 4e       	ld.w	lr,r1[0x10]

800065d8 <twim_probe>:
800065d8:	eb cd 40 80 	pushm	r7,lr
800065dc:	1a 97       	mov	r7,sp
800065de:	20 3d       	sub	sp,12
800065e0:	ef 4c ff f8 	st.w	r7[-8],r12
800065e4:	ef 4b ff f4 	st.w	r7[-12],r11
800065e8:	30 08       	mov	r8,0
800065ea:	ef 68 ff fc 	st.b	r7[-4],r8
800065ee:	ee cb 00 04 	sub	r11,r7,4
800065f2:	30 08       	mov	r8,0
800065f4:	ee f9 ff f4 	ld.w	r9,r7[-12]
800065f8:	30 0a       	mov	r10,0
800065fa:	ee fc ff f8 	ld.w	r12,r7[-8]
800065fe:	f0 1f 00 04 	mcall	8000660c <twim_probe+0x34>
80006602:	18 98       	mov	r8,r12
80006604:	10 9c       	mov	r12,r8
80006606:	2f dd       	sub	sp,-12
80006608:	e3 cd 80 80 	ldm	sp++,r7,pc
8000660c:	80 00       	ld.sh	r0,r0[0x0]
8000660e:	67 8c       	ld.w	r12,r3[0x60]

80006610 <twim_read_packet>:
80006610:	eb cd 40 80 	pushm	r7,lr
80006614:	1a 97       	mov	r7,sp
80006616:	20 2d       	sub	sp,8
80006618:	ef 4c ff fc 	st.w	r7[-4],r12
8000661c:	ef 4b ff f8 	st.w	r7[-8],r11
80006620:	ee f8 ff fc 	ld.w	r8,r7[-4]
80006624:	30 29       	mov	r9,2
80006626:	91 09       	st.w	r8[0x0],r9
80006628:	4c f8       	lddpc	r8,80006764 <twim_read_packet+0x154>
8000662a:	ee f9 ff fc 	ld.w	r9,r7[-4]
8000662e:	91 09       	st.w	r8[0x0],r9
80006630:	4c d8       	lddpc	r8,80006764 <twim_read_packet+0x154>
80006632:	70 08       	ld.w	r8,r8[0x0]
80006634:	10 9c       	mov	r12,r8
80006636:	f0 1f 00 4d 	mcall	80006768 <twim_read_packet+0x158>
8000663a:	ee f8 ff f8 	ld.w	r8,r7[-8]
8000663e:	70 28       	ld.w	r8,r8[0x8]
80006640:	10 99       	mov	r9,r8
80006642:	4c b8       	lddpc	r8,8000676c <twim_read_packet+0x15c>
80006644:	91 09       	st.w	r8[0x0],r9
80006646:	ee f8 ff f8 	ld.w	r8,r7[-8]
8000664a:	70 39       	ld.w	r9,r8[0xc]
8000664c:	4c 98       	lddpc	r8,80006770 <twim_read_packet+0x160>
8000664e:	91 09       	st.w	r8[0x0],r9
80006650:	4c 99       	lddpc	r9,80006774 <twim_read_packet+0x164>
80006652:	30 08       	mov	r8,0
80006654:	b2 88       	st.b	r9[0x0],r8
80006656:	4c 98       	lddpc	r8,80006778 <twim_read_packet+0x168>
80006658:	30 09       	mov	r9,0
8000665a:	91 09       	st.w	r8[0x0],r9
8000665c:	ee f8 ff f8 	ld.w	r8,r7[-8]
80006660:	11 f8       	ld.ub	r8,r8[0x7]
80006662:	58 08       	cp.w	r8,0
80006664:	c3 f0       	breq	800066e2 <twim_read_packet+0xd2>
80006666:	4c 08       	lddpc	r8,80006764 <twim_read_packet+0x154>
80006668:	70 08       	ld.w	r8,r8[0x0]
8000666a:	30 19       	mov	r9,1
8000666c:	91 09       	st.w	r8[0x0],r9
8000666e:	4b e8       	lddpc	r8,80006764 <twim_read_packet+0x154>
80006670:	70 08       	ld.w	r8,r8[0x0]
80006672:	e0 69 00 80 	mov	r9,128
80006676:	91 09       	st.w	r8[0x0],r9
80006678:	4b b8       	lddpc	r8,80006764 <twim_read_packet+0x154>
8000667a:	70 08       	ld.w	r8,r8[0x0]
8000667c:	30 29       	mov	r9,2
8000667e:	91 09       	st.w	r8[0x0],r9
80006680:	ee f8 ff f8 	ld.w	r8,r7[-8]
80006684:	2f c8       	sub	r8,-4
80006686:	10 99       	mov	r9,r8
80006688:	4b d8       	lddpc	r8,8000677c <twim_read_packet+0x16c>
8000668a:	91 09       	st.w	r8[0x0],r9
8000668c:	ee f8 ff f8 	ld.w	r8,r7[-8]
80006690:	11 f8       	ld.ub	r8,r8[0x7]
80006692:	10 99       	mov	r9,r8
80006694:	4b b8       	lddpc	r8,80006780 <twim_read_packet+0x170>
80006696:	91 09       	st.w	r8[0x0],r9
80006698:	4b b8       	lddpc	r8,80006784 <twim_read_packet+0x174>
8000669a:	e0 69 07 03 	mov	r9,1795
8000669e:	91 09       	st.w	r8[0x0],r9
800066a0:	4b 18       	lddpc	r8,80006764 <twim_read_packet+0x154>
800066a2:	70 08       	ld.w	r8,r8[0x0]
800066a4:	ee f9 ff f8 	ld.w	r9,r7[-8]
800066a8:	72 09       	ld.w	r9,r9[0x0]
800066aa:	f2 0a 15 01 	lsl	r10,r9,0x1
800066ae:	ee f9 ff f8 	ld.w	r9,r7[-8]
800066b2:	13 f9       	ld.ub	r9,r9[0x7]
800066b4:	b1 69       	lsl	r9,0x10
800066b6:	f5 e9 10 09 	or	r9,r10,r9
800066ba:	e8 19 a0 00 	orl	r9,0xa000
800066be:	91 39       	st.w	r8[0xc],r9
800066c0:	4a 98       	lddpc	r8,80006764 <twim_read_packet+0x154>
800066c2:	70 08       	ld.w	r8,r8[0x0]
800066c4:	ee f9 ff f8 	ld.w	r9,r7[-8]
800066c8:	72 09       	ld.w	r9,r9[0x0]
800066ca:	f2 0a 15 01 	lsl	r10,r9,0x1
800066ce:	ee f9 ff f8 	ld.w	r9,r7[-8]
800066d2:	72 39       	ld.w	r9,r9[0xc]
800066d4:	b1 69       	lsl	r9,0x10
800066d6:	f5 e9 10 09 	or	r9,r10,r9
800066da:	e8 19 e0 01 	orl	r9,0xe001
800066de:	91 49       	st.w	r8[0x10],r9
800066e0:	c1 88       	rjmp	80006710 <twim_read_packet+0x100>
800066e2:	4a 88       	lddpc	r8,80006780 <twim_read_packet+0x170>
800066e4:	30 09       	mov	r9,0
800066e6:	91 09       	st.w	r8[0x0],r9
800066e8:	4a 78       	lddpc	r8,80006784 <twim_read_packet+0x174>
800066ea:	e0 69 07 01 	mov	r9,1793
800066ee:	91 09       	st.w	r8[0x0],r9
800066f0:	49 d8       	lddpc	r8,80006764 <twim_read_packet+0x154>
800066f2:	70 08       	ld.w	r8,r8[0x0]
800066f4:	ee f9 ff f8 	ld.w	r9,r7[-8]
800066f8:	72 09       	ld.w	r9,r9[0x0]
800066fa:	f2 0a 15 01 	lsl	r10,r9,0x1
800066fe:	ee f9 ff f8 	ld.w	r9,r7[-8]
80006702:	72 39       	ld.w	r9,r9[0xc]
80006704:	b1 69       	lsl	r9,0x10
80006706:	f5 e9 10 09 	or	r9,r10,r9
8000670a:	e8 19 e0 01 	orl	r9,0xe001
8000670e:	91 39       	st.w	r8[0xc],r9
80006710:	49 58       	lddpc	r8,80006764 <twim_read_packet+0x154>
80006712:	70 08       	ld.w	r8,r8[0x0]
80006714:	49 c9       	lddpc	r9,80006784 <twim_read_packet+0x174>
80006716:	72 09       	ld.w	r9,r9[0x0]
80006718:	91 89       	st.w	r8[0x20],r9
8000671a:	ee f8 ff fc 	ld.w	r8,r7[-4]
8000671e:	30 19       	mov	r9,1
80006720:	91 09       	st.w	r8[0x0],r9
80006722:	d5 03       	csrf	0x10
80006724:	c0 38       	rjmp	8000672a <twim_read_packet+0x11a>
80006726:	fe cf ff fc 	sub	pc,pc,-4
8000672a:	49 48       	lddpc	r8,80006778 <twim_read_packet+0x168>
8000672c:	70 08       	ld.w	r8,r8[0x0]
8000672e:	58 08       	cp.w	r8,0
80006730:	c0 61       	brne	8000673c <twim_read_packet+0x12c>
80006732:	f0 1f 00 16 	mcall	80006788 <twim_read_packet+0x178>
80006736:	18 98       	mov	r8,r12
80006738:	58 08       	cp.w	r8,0
8000673a:	cf 60       	breq	80006726 <twim_read_packet+0x116>
8000673c:	ee f8 ff fc 	ld.w	r8,r7[-4]
80006740:	30 29       	mov	r9,2
80006742:	91 09       	st.w	r8[0x0],r9
80006744:	48 d8       	lddpc	r8,80006778 <twim_read_packet+0x168>
80006746:	70 08       	ld.w	r8,r8[0x0]
80006748:	5b c8       	cp.w	r8,-4
8000674a:	c0 50       	breq	80006754 <twim_read_packet+0x144>
8000674c:	48 b8       	lddpc	r8,80006778 <twim_read_packet+0x168>
8000674e:	70 08       	ld.w	r8,r8[0x0]
80006750:	5b e8       	cp.w	r8,-2
80006752:	c0 31       	brne	80006758 <twim_read_packet+0x148>
80006754:	3f f8       	mov	r8,-1
80006756:	c0 28       	rjmp	8000675a <twim_read_packet+0x14a>
80006758:	30 08       	mov	r8,0
8000675a:	10 9c       	mov	r12,r8
8000675c:	2f ed       	sub	sp,-8
8000675e:	e3 cd 80 80 	ldm	sp++,r7,pc
80006762:	00 00       	add	r0,r0
80006764:	00 00       	add	r0,r0
80006766:	05 3c       	ld.ub	r12,r2++
80006768:	80 00       	ld.sh	r0,r0[0x0]
8000676a:	65 94       	ld.w	r4,r2[0x64]
8000676c:	00 00       	add	r0,r0
8000676e:	05 44       	ld.w	r4,--r2
80006770:	00 00       	add	r0,r0
80006772:	05 50       	ld.sh	r0,--r2
80006774:	00 00       	add	r0,r0
80006776:	05 5c       	ld.sh	r12,--r2
80006778:	00 00       	add	r0,r0
8000677a:	05 48       	ld.w	r8,--r2
8000677c:	00 00       	add	r0,r0
8000677e:	05 40       	ld.w	r0,--r2
80006780:	00 00       	add	r0,r0
80006782:	05 4c       	ld.w	r12,--r2
80006784:	00 00       	add	r0,r0
80006786:	05 54       	ld.sh	r4,--r2
80006788:	80 00       	ld.sh	r0,r0[0x0]
8000678a:	68 90       	ld.w	r0,r4[0x24]

8000678c <twim_write>:
8000678c:	eb cd 40 80 	pushm	r7,lr
80006790:	1a 97       	mov	r7,sp
80006792:	20 5d       	sub	sp,20
80006794:	ef 4c ff fc 	st.w	r7[-4],r12
80006798:	ef 4b ff f8 	st.w	r7[-8],r11
8000679c:	ef 4a ff f4 	st.w	r7[-12],r10
800067a0:	ef 49 ff f0 	st.w	r7[-16],r9
800067a4:	ef 68 ff ec 	st.b	r7[-20],r8
800067a8:	ee f8 ff fc 	ld.w	r8,r7[-4]
800067ac:	30 19       	mov	r9,1
800067ae:	91 09       	st.w	r8[0x0],r9
800067b0:	ee f8 ff fc 	ld.w	r8,r7[-4]
800067b4:	e0 69 00 80 	mov	r9,128
800067b8:	91 09       	st.w	r8[0x0],r9
800067ba:	ee f8 ff fc 	ld.w	r8,r7[-4]
800067be:	30 29       	mov	r9,2
800067c0:	91 09       	st.w	r8[0x0],r9
800067c2:	4a c8       	lddpc	r8,80006870 <twim_write+0xe4>
800067c4:	ee f9 ff fc 	ld.w	r9,r7[-4]
800067c8:	91 09       	st.w	r8[0x0],r9
800067ca:	4a a8       	lddpc	r8,80006870 <twim_write+0xe4>
800067cc:	70 08       	ld.w	r8,r8[0x0]
800067ce:	10 9c       	mov	r12,r8
800067d0:	f0 1f 00 29 	mcall	80006874 <twim_write+0xe8>
800067d4:	ee f9 ff f8 	ld.w	r9,r7[-8]
800067d8:	4a 88       	lddpc	r8,80006878 <twim_write+0xec>
800067da:	91 09       	st.w	r8[0x0],r9
800067dc:	4a 88       	lddpc	r8,8000687c <twim_write+0xf0>
800067de:	ee f9 ff f4 	ld.w	r9,r7[-12]
800067e2:	91 09       	st.w	r8[0x0],r9
800067e4:	4a 79       	lddpc	r9,80006880 <twim_write+0xf4>
800067e6:	30 08       	mov	r8,0
800067e8:	b2 88       	st.b	r9[0x0],r8
800067ea:	4a 78       	lddpc	r8,80006884 <twim_write+0xf8>
800067ec:	30 09       	mov	r9,0
800067ee:	91 09       	st.w	r8[0x0],r9
800067f0:	4a 08       	lddpc	r8,80006870 <twim_write+0xe4>
800067f2:	70 08       	ld.w	r8,r8[0x0]
800067f4:	ee f9 ff f0 	ld.w	r9,r7[-16]
800067f8:	f2 0a 15 01 	lsl	r10,r9,0x1
800067fc:	ee f9 ff f4 	ld.w	r9,r7[-12]
80006800:	b1 69       	lsl	r9,0x10
80006802:	12 4a       	or	r10,r9
80006804:	ef 39 ff ec 	ld.ub	r9,r7[-20]
80006808:	ab 79       	lsl	r9,0xb
8000680a:	f5 e9 10 09 	or	r9,r10,r9
8000680e:	e8 19 e0 00 	orl	r9,0xe000
80006812:	91 39       	st.w	r8[0xc],r9
80006814:	49 d8       	lddpc	r8,80006888 <twim_write+0xfc>
80006816:	e0 69 03 02 	mov	r9,770
8000681a:	91 09       	st.w	r8[0x0],r9
8000681c:	49 58       	lddpc	r8,80006870 <twim_write+0xe4>
8000681e:	70 08       	ld.w	r8,r8[0x0]
80006820:	49 a9       	lddpc	r9,80006888 <twim_write+0xfc>
80006822:	72 09       	ld.w	r9,r9[0x0]
80006824:	91 89       	st.w	r8[0x20],r9
80006826:	49 38       	lddpc	r8,80006870 <twim_write+0xe4>
80006828:	70 08       	ld.w	r8,r8[0x0]
8000682a:	30 19       	mov	r9,1
8000682c:	91 09       	st.w	r8[0x0],r9
8000682e:	d5 03       	csrf	0x10
80006830:	c0 38       	rjmp	80006836 <twim_write+0xaa>
80006832:	fe cf ff fc 	sub	pc,pc,-4
80006836:	49 48       	lddpc	r8,80006884 <twim_write+0xf8>
80006838:	70 08       	ld.w	r8,r8[0x0]
8000683a:	58 08       	cp.w	r8,0
8000683c:	c0 61       	brne	80006848 <twim_write+0xbc>
8000683e:	f0 1f 00 14 	mcall	8000688c <twim_write+0x100>
80006842:	18 98       	mov	r8,r12
80006844:	58 08       	cp.w	r8,0
80006846:	cf 60       	breq	80006832 <twim_write+0xa6>
80006848:	ee f8 ff fc 	ld.w	r8,r7[-4]
8000684c:	30 29       	mov	r9,2
8000684e:	91 09       	st.w	r8[0x0],r9
80006850:	48 d8       	lddpc	r8,80006884 <twim_write+0xf8>
80006852:	70 08       	ld.w	r8,r8[0x0]
80006854:	5b c8       	cp.w	r8,-4
80006856:	c0 50       	breq	80006860 <twim_write+0xd4>
80006858:	48 b8       	lddpc	r8,80006884 <twim_write+0xf8>
8000685a:	70 08       	ld.w	r8,r8[0x0]
8000685c:	5b e8       	cp.w	r8,-2
8000685e:	c0 31       	brne	80006864 <twim_write+0xd8>
80006860:	3f f8       	mov	r8,-1
80006862:	c0 28       	rjmp	80006866 <twim_write+0xda>
80006864:	30 08       	mov	r8,0
80006866:	10 9c       	mov	r12,r8
80006868:	2f bd       	sub	sp,-20
8000686a:	e3 cd 80 80 	ldm	sp++,r7,pc
8000686e:	00 00       	add	r0,r0
80006870:	00 00       	add	r0,r0
80006872:	05 3c       	ld.ub	r12,r2++
80006874:	80 00       	ld.sh	r0,r0[0x0]
80006876:	65 94       	ld.w	r4,r2[0x64]
80006878:	00 00       	add	r0,r0
8000687a:	05 40       	ld.w	r0,--r2
8000687c:	00 00       	add	r0,r0
8000687e:	05 4c       	ld.w	r12,--r2
80006880:	00 00       	add	r0,r0
80006882:	05 5c       	ld.sh	r12,--r2
80006884:	00 00       	add	r0,r0
80006886:	05 48       	ld.w	r8,--r2
80006888:	00 00       	add	r0,r0
8000688a:	05 54       	ld.sh	r4,--r2
8000688c:	80 00       	ld.sh	r0,r0[0x0]
8000688e:	68 90       	ld.w	r0,r4[0x24]

80006890 <twim_status>:
80006890:	eb cd 40 80 	pushm	r7,lr
80006894:	1a 97       	mov	r7,sp
80006896:	20 1d       	sub	sp,4
80006898:	48 98       	lddpc	r8,800068bc <twim_status+0x2c>
8000689a:	70 08       	ld.w	r8,r8[0x0]
8000689c:	70 78       	ld.w	r8,r8[0x1c]
8000689e:	ef 48 ff fc 	st.w	r7[-4],r8
800068a2:	ee f8 ff fc 	ld.w	r8,r7[-4]
800068a6:	e2 18 00 10 	andl	r8,0x10,COH
800068aa:	c0 30       	breq	800068b0 <twim_status+0x20>
800068ac:	30 18       	mov	r8,1
800068ae:	c0 28       	rjmp	800068b2 <twim_status+0x22>
800068b0:	30 08       	mov	r8,0
800068b2:	10 9c       	mov	r12,r8
800068b4:	2f fd       	sub	sp,-4
800068b6:	e3 cd 80 80 	ldm	sp++,r7,pc
800068ba:	00 00       	add	r0,r0
800068bc:	00 00       	add	r0,r0
800068be:	05 3c       	ld.ub	r12,r2++

800068c0 <cpu_irq_is_enabled_flags>:
800068c0:	eb cd 40 80 	pushm	r7,lr
800068c4:	1a 97       	mov	r7,sp
800068c6:	20 1d       	sub	sp,4
800068c8:	ef 4c ff fc 	st.w	r7[-4],r12
800068cc:	ee f8 ff fc 	ld.w	r8,r7[-4]
800068d0:	e6 18 00 01 	andh	r8,0x1,COH
800068d4:	5f 08       	sreq	r8
800068d6:	5c 58       	castu.b	r8
800068d8:	10 9c       	mov	r12,r8
800068da:	2f fd       	sub	sp,-4
800068dc:	e3 cd 80 80 	ldm	sp++,r7,pc

800068e0 <usart_set_async_baudrate>:
800068e0:	eb cd 40 80 	pushm	r7,lr
800068e4:	1a 97       	mov	r7,sp
800068e6:	20 7d       	sub	sp,28
800068e8:	ef 4c ff ec 	st.w	r7[-20],r12
800068ec:	ef 4b ff e8 	st.w	r7[-24],r11
800068f0:	ef 4a ff e4 	st.w	r7[-28],r10
800068f4:	ee f8 ff e8 	ld.w	r8,r7[-24]
800068f8:	f0 09 15 04 	lsl	r9,r8,0x4
800068fc:	ee f8 ff e4 	ld.w	r8,r7[-28]
80006900:	10 39       	cp.w	r9,r8
80006902:	e0 8b 00 04 	brhi	8000690a <usart_set_async_baudrate+0x2a>
80006906:	31 08       	mov	r8,16
80006908:	c0 28       	rjmp	8000690c <usart_set_async_baudrate+0x2c>
8000690a:	30 88       	mov	r8,8
8000690c:	ef 48 ff f0 	st.w	r7[-16],r8
80006910:	ee f8 ff e4 	ld.w	r8,r7[-28]
80006914:	f0 09 15 03 	lsl	r9,r8,0x3
80006918:	ee fa ff f0 	ld.w	r10,r7[-16]
8000691c:	ee f8 ff e8 	ld.w	r8,r7[-24]
80006920:	f4 08 02 48 	mul	r8,r10,r8
80006924:	a1 98       	lsr	r8,0x1
80006926:	f2 08 00 08 	add	r8,r9,r8
8000692a:	ee fa ff f0 	ld.w	r10,r7[-16]
8000692e:	ee f9 ff e8 	ld.w	r9,r7[-24]
80006932:	f4 09 02 49 	mul	r9,r10,r9
80006936:	f0 09 0d 08 	divu	r8,r8,r9
8000693a:	ef 48 ff f4 	st.w	r7[-12],r8
8000693e:	ee f8 ff f4 	ld.w	r8,r7[-12]
80006942:	a3 98       	lsr	r8,0x3
80006944:	ef 48 ff f8 	st.w	r7[-8],r8
80006948:	ee f8 ff f4 	ld.w	r8,r7[-12]
8000694c:	f1 d8 c0 03 	bfextu	r8,r8,0x0,0x3
80006950:	ef 48 ff fc 	st.w	r7[-4],r8
80006954:	ee f8 ff f8 	ld.w	r8,r7[-8]
80006958:	58 08       	cp.w	r8,0
8000695a:	c0 70       	breq	80006968 <usart_set_async_baudrate+0x88>
8000695c:	ee f8 ff f8 	ld.w	r8,r7[-8]
80006960:	e0 48 ff ff 	cp.w	r8,65535
80006964:	e0 88 00 04 	brls	8000696c <usart_set_async_baudrate+0x8c>
80006968:	30 18       	mov	r8,1
8000696a:	c2 08       	rjmp	800069aa <usart_set_async_baudrate+0xca>
8000696c:	ee f8 ff ec 	ld.w	r8,r7[-20]
80006970:	70 18       	ld.w	r8,r8[0x4]
80006972:	10 99       	mov	r9,r8
80006974:	e4 19 ff f7 	andh	r9,0xfff7
80006978:	e0 19 fe cf 	andl	r9,0xfecf
8000697c:	ee f8 ff f0 	ld.w	r8,r7[-16]
80006980:	59 08       	cp.w	r8,16
80006982:	c0 40       	breq	8000698a <usart_set_async_baudrate+0xaa>
80006984:	e8 68 00 00 	mov	r8,524288
80006988:	c0 28       	rjmp	8000698c <usart_set_async_baudrate+0xac>
8000698a:	30 08       	mov	r8,0
8000698c:	10 49       	or	r9,r8
8000698e:	ee f8 ff ec 	ld.w	r8,r7[-20]
80006992:	91 19       	st.w	r8[0x4],r9
80006994:	ee f8 ff fc 	ld.w	r8,r7[-4]
80006998:	f0 09 15 10 	lsl	r9,r8,0x10
8000699c:	ee f8 ff f8 	ld.w	r8,r7[-8]
800069a0:	10 49       	or	r9,r8
800069a2:	ee f8 ff ec 	ld.w	r8,r7[-20]
800069a6:	91 89       	st.w	r8[0x20],r9
800069a8:	30 08       	mov	r8,0
800069aa:	10 9c       	mov	r12,r8
800069ac:	2f 9d       	sub	sp,-28
800069ae:	e3 cd 80 80 	ldm	sp++,r7,pc
800069b2:	d7 03       	nop

800069b4 <usart_reset>:
800069b4:	eb cd 40 80 	pushm	r7,lr
800069b8:	1a 97       	mov	r7,sp
800069ba:	20 2d       	sub	sp,8
800069bc:	ef 4c ff f8 	st.w	r7[-8],r12
800069c0:	e1 b8 00 00 	mfsr	r8,0x0
800069c4:	10 9c       	mov	r12,r8
800069c6:	f0 1f 00 18 	mcall	80006a24 <usart_reset+0x70>
800069ca:	18 98       	mov	r8,r12
800069cc:	ef 68 ff ff 	st.b	r7[-1],r8
800069d0:	ef 39 ff ff 	ld.ub	r9,r7[-1]
800069d4:	30 08       	mov	r8,0
800069d6:	f0 09 18 00 	cp.b	r9,r8
800069da:	c0 20       	breq	800069de <usart_reset+0x2a>
800069dc:	d3 03       	ssrf	0x10
800069de:	ee f8 ff f8 	ld.w	r8,r7[-8]
800069e2:	3f f9       	mov	r9,-1
800069e4:	91 39       	st.w	r8[0xc],r9
800069e6:	ee f8 ff f8 	ld.w	r8,r7[-8]
800069ea:	70 58       	ld.w	r8,r8[0x14]
800069ec:	ef 39 ff ff 	ld.ub	r9,r7[-1]
800069f0:	30 08       	mov	r8,0
800069f2:	f0 09 18 00 	cp.b	r9,r8
800069f6:	c0 20       	breq	800069fa <usart_reset+0x46>
800069f8:	d5 03       	csrf	0x10
800069fa:	ee f8 ff f8 	ld.w	r8,r7[-8]
800069fe:	30 09       	mov	r9,0
80006a00:	91 19       	st.w	r8[0x4],r9
80006a02:	ee f8 ff f8 	ld.w	r8,r7[-8]
80006a06:	30 09       	mov	r9,0
80006a08:	91 99       	st.w	r8[0x24],r9
80006a0a:	ee f8 ff f8 	ld.w	r8,r7[-8]
80006a0e:	30 09       	mov	r9,0
80006a10:	91 a9       	st.w	r8[0x28],r9
80006a12:	ee f8 ff f8 	ld.w	r8,r7[-8]
80006a16:	e8 69 61 0c 	mov	r9,549132
80006a1a:	91 09       	st.w	r8[0x0],r9
80006a1c:	2f ed       	sub	sp,-8
80006a1e:	e3 cd 80 80 	ldm	sp++,r7,pc
80006a22:	00 00       	add	r0,r0
80006a24:	80 00       	ld.sh	r0,r0[0x0]
80006a26:	68 c0       	ld.w	r0,r4[0x30]

80006a28 <usart_init_rs232>:
80006a28:	eb cd 40 80 	pushm	r7,lr
80006a2c:	1a 97       	mov	r7,sp
80006a2e:	20 3d       	sub	sp,12
80006a30:	ef 4c ff fc 	st.w	r7[-4],r12
80006a34:	ef 4b ff f8 	st.w	r7[-8],r11
80006a38:	ef 4a ff f4 	st.w	r7[-12],r10
80006a3c:	ee fc ff fc 	ld.w	r12,r7[-4]
80006a40:	f0 1f 00 54 	mcall	80006b90 <usart_init_rs232+0x168>
80006a44:	ee f8 ff f8 	ld.w	r8,r7[-8]
80006a48:	58 08       	cp.w	r8,0
80006a4a:	c3 90       	breq	80006abc <usart_init_rs232+0x94>
80006a4c:	ee f8 ff f8 	ld.w	r8,r7[-8]
80006a50:	11 c9       	ld.ub	r9,r8[0x4]
80006a52:	30 48       	mov	r8,4
80006a54:	f0 09 18 00 	cp.b	r9,r8
80006a58:	e0 88 00 32 	brls	80006abc <usart_init_rs232+0x94>
80006a5c:	ee f8 ff f8 	ld.w	r8,r7[-8]
80006a60:	11 c9       	ld.ub	r9,r8[0x4]
80006a62:	30 98       	mov	r8,9
80006a64:	f0 09 18 00 	cp.b	r9,r8
80006a68:	e0 8b 00 2a 	brhi	80006abc <usart_init_rs232+0x94>
80006a6c:	ee f8 ff f8 	ld.w	r8,r7[-8]
80006a70:	11 d9       	ld.ub	r9,r8[0x5]
80006a72:	30 78       	mov	r8,7
80006a74:	f0 09 18 00 	cp.b	r9,r8
80006a78:	e0 8b 00 22 	brhi	80006abc <usart_init_rs232+0x94>
80006a7c:	ee f8 ff f8 	ld.w	r8,r7[-8]
80006a80:	90 39       	ld.sh	r9,r8[0x6]
80006a82:	e0 68 01 01 	mov	r8,257
80006a86:	f0 09 19 00 	cp.h	r9,r8
80006a8a:	e0 8b 00 19 	brhi	80006abc <usart_init_rs232+0x94>
80006a8e:	ee f8 ff f8 	ld.w	r8,r7[-8]
80006a92:	f1 39 00 08 	ld.ub	r9,r8[8]
80006a96:	30 38       	mov	r8,3
80006a98:	f0 09 18 00 	cp.b	r9,r8
80006a9c:	e0 8b 00 10 	brhi	80006abc <usart_init_rs232+0x94>
80006aa0:	ee f9 ff f4 	ld.w	r9,r7[-12]
80006aa4:	ee f8 ff f8 	ld.w	r8,r7[-8]
80006aa8:	70 08       	ld.w	r8,r8[0x0]
80006aaa:	12 9a       	mov	r10,r9
80006aac:	10 9b       	mov	r11,r8
80006aae:	ee fc ff fc 	ld.w	r12,r7[-4]
80006ab2:	f0 1f 00 39 	mcall	80006b94 <usart_init_rs232+0x16c>
80006ab6:	18 98       	mov	r8,r12
80006ab8:	58 18       	cp.w	r8,1
80006aba:	c0 31       	brne	80006ac0 <usart_init_rs232+0x98>
80006abc:	30 18       	mov	r8,1
80006abe:	c6 48       	rjmp	80006b86 <usart_init_rs232+0x15e>
80006ac0:	ee f8 ff f8 	ld.w	r8,r7[-8]
80006ac4:	11 c9       	ld.ub	r9,r8[0x4]
80006ac6:	30 98       	mov	r8,9
80006ac8:	f0 09 18 00 	cp.b	r9,r8
80006acc:	c0 a1       	brne	80006ae0 <usart_init_rs232+0xb8>
80006ace:	ee f8 ff fc 	ld.w	r8,r7[-4]
80006ad2:	70 18       	ld.w	r8,r8[0x4]
80006ad4:	10 99       	mov	r9,r8
80006ad6:	b1 b9       	sbr	r9,0x11
80006ad8:	ee f8 ff fc 	ld.w	r8,r7[-4]
80006adc:	91 19       	st.w	r8[0x4],r9
80006ade:	c0 d8       	rjmp	80006af8 <usart_init_rs232+0xd0>
80006ae0:	ee f8 ff fc 	ld.w	r8,r7[-4]
80006ae4:	70 19       	ld.w	r9,r8[0x4]
80006ae6:	ee f8 ff f8 	ld.w	r8,r7[-8]
80006aea:	11 c8       	ld.ub	r8,r8[0x4]
80006aec:	20 58       	sub	r8,5
80006aee:	a7 68       	lsl	r8,0x6
80006af0:	10 49       	or	r9,r8
80006af2:	ee f8 ff fc 	ld.w	r8,r7[-4]
80006af6:	91 19       	st.w	r8[0x4],r9
80006af8:	ee f8 ff fc 	ld.w	r8,r7[-4]
80006afc:	70 19       	ld.w	r9,r8[0x4]
80006afe:	ee f8 ff f8 	ld.w	r8,r7[-8]
80006b02:	11 d8       	ld.ub	r8,r8[0x5]
80006b04:	f0 0a 15 09 	lsl	r10,r8,0x9
80006b08:	ee f8 ff f8 	ld.w	r8,r7[-8]
80006b0c:	f1 38 00 08 	ld.ub	r8,r8[8]
80006b10:	af 68       	lsl	r8,0xe
80006b12:	f5 e8 10 08 	or	r8,r10,r8
80006b16:	10 49       	or	r9,r8
80006b18:	ee f8 ff fc 	ld.w	r8,r7[-4]
80006b1c:	91 19       	st.w	r8[0x4],r9
80006b1e:	ee f8 ff f8 	ld.w	r8,r7[-8]
80006b22:	90 39       	ld.sh	r9,r8[0x6]
80006b24:	30 28       	mov	r8,2
80006b26:	f0 09 19 00 	cp.h	r9,r8
80006b2a:	e0 88 00 14 	brls	80006b52 <usart_init_rs232+0x12a>
80006b2e:	ee f8 ff fc 	ld.w	r8,r7[-4]
80006b32:	70 18       	ld.w	r8,r8[0x4]
80006b34:	10 99       	mov	r9,r8
80006b36:	ad b9       	sbr	r9,0xd
80006b38:	ee f8 ff fc 	ld.w	r8,r7[-4]
80006b3c:	91 19       	st.w	r8[0x4],r9
80006b3e:	ee f8 ff f8 	ld.w	r8,r7[-8]
80006b42:	90 38       	ld.sh	r8,r8[0x6]
80006b44:	5c 78       	castu.h	r8
80006b46:	20 28       	sub	r8,2
80006b48:	10 99       	mov	r9,r8
80006b4a:	ee f8 ff fc 	ld.w	r8,r7[-4]
80006b4e:	91 a9       	st.w	r8[0x28],r9
80006b50:	c0 d8       	rjmp	80006b6a <usart_init_rs232+0x142>
80006b52:	ee f8 ff fc 	ld.w	r8,r7[-4]
80006b56:	70 19       	ld.w	r9,r8[0x4]
80006b58:	ee f8 ff f8 	ld.w	r8,r7[-8]
80006b5c:	90 38       	ld.sh	r8,r8[0x6]
80006b5e:	5c 78       	castu.h	r8
80006b60:	ad 68       	lsl	r8,0xc
80006b62:	10 49       	or	r9,r8
80006b64:	ee f8 ff fc 	ld.w	r8,r7[-4]
80006b68:	91 19       	st.w	r8[0x4],r9
80006b6a:	ee f8 ff fc 	ld.w	r8,r7[-4]
80006b6e:	70 18       	ld.w	r8,r8[0x4]
80006b70:	10 99       	mov	r9,r8
80006b72:	e0 19 ff f0 	andl	r9,0xfff0
80006b76:	ee f8 ff fc 	ld.w	r8,r7[-4]
80006b7a:	91 19       	st.w	r8[0x4],r9
80006b7c:	ee f8 ff fc 	ld.w	r8,r7[-4]
80006b80:	35 09       	mov	r9,80
80006b82:	91 09       	st.w	r8[0x0],r9
80006b84:	30 08       	mov	r8,0
80006b86:	10 9c       	mov	r12,r8
80006b88:	2f dd       	sub	sp,-12
80006b8a:	e3 cd 80 80 	ldm	sp++,r7,pc
80006b8e:	00 00       	add	r0,r0
80006b90:	80 00       	ld.sh	r0,r0[0x0]
80006b92:	69 b4       	ld.w	r4,r4[0x6c]
80006b94:	80 00       	ld.sh	r0,r0[0x0]
80006b96:	68 e0       	ld.w	r0,r4[0x38]

80006b98 <usart_write_char>:
80006b98:	eb cd 40 80 	pushm	r7,lr
80006b9c:	1a 97       	mov	r7,sp
80006b9e:	20 3d       	sub	sp,12
80006ba0:	ef 4c ff f8 	st.w	r7[-8],r12
80006ba4:	ef 4b ff f4 	st.w	r7[-12],r11
80006ba8:	ee f8 ff f8 	ld.w	r8,r7[-8]
80006bac:	ef 48 ff fc 	st.w	r7[-4],r8
80006bb0:	ee f8 ff fc 	ld.w	r8,r7[-4]
80006bb4:	70 58       	ld.w	r8,r8[0x14]
80006bb6:	e2 18 00 02 	andl	r8,0x2,COH
80006bba:	5f 18       	srne	r8
80006bbc:	58 08       	cp.w	r8,0
80006bbe:	c0 a0       	breq	80006bd2 <usart_write_char+0x3a>
80006bc0:	ee f8 ff f4 	ld.w	r8,r7[-12]
80006bc4:	f3 d8 c0 09 	bfextu	r9,r8,0x0,0x9
80006bc8:	ee f8 ff f8 	ld.w	r8,r7[-8]
80006bcc:	91 79       	st.w	r8[0x1c],r9
80006bce:	30 08       	mov	r8,0
80006bd0:	c0 28       	rjmp	80006bd4 <usart_write_char+0x3c>
80006bd2:	30 28       	mov	r8,2
80006bd4:	10 9c       	mov	r12,r8
80006bd6:	2f dd       	sub	sp,-12
80006bd8:	e3 cd 80 80 	ldm	sp++,r7,pc

80006bdc <usart_putchar>:
80006bdc:	eb cd 40 80 	pushm	r7,lr
80006be0:	1a 97       	mov	r7,sp
80006be2:	20 3d       	sub	sp,12
80006be4:	ef 4c ff f8 	st.w	r7[-8],r12
80006be8:	ef 4b ff f4 	st.w	r7[-12],r11
80006bec:	e0 68 27 10 	mov	r8,10000
80006bf0:	ef 48 ff fc 	st.w	r7[-4],r8
80006bf4:	ee f8 ff fc 	ld.w	r8,r7[-4]
80006bf8:	58 08       	cp.w	r8,0
80006bfa:	5f 08       	sreq	r8
80006bfc:	5c 58       	castu.b	r8
80006bfe:	ee f9 ff fc 	ld.w	r9,r7[-4]
80006c02:	20 19       	sub	r9,1
80006c04:	ef 49 ff fc 	st.w	r7[-4],r9
80006c08:	58 08       	cp.w	r8,0
80006c0a:	c0 30       	breq	80006c10 <usart_putchar+0x34>
80006c0c:	3f f8       	mov	r8,-1
80006c0e:	c0 b8       	rjmp	80006c24 <usart_putchar+0x48>
80006c10:	ee fb ff f4 	ld.w	r11,r7[-12]
80006c14:	ee fc ff f8 	ld.w	r12,r7[-8]
80006c18:	f0 1f 00 05 	mcall	80006c2c <usart_putchar+0x50>
80006c1c:	18 98       	mov	r8,r12
80006c1e:	58 08       	cp.w	r8,0
80006c20:	ce a1       	brne	80006bf4 <usart_putchar+0x18>
80006c22:	30 08       	mov	r8,0
80006c24:	10 9c       	mov	r12,r8
80006c26:	2f dd       	sub	sp,-12
80006c28:	e3 cd 80 80 	ldm	sp++,r7,pc
80006c2c:	80 00       	ld.sh	r0,r0[0x0]
80006c2e:	6b 98       	ld.w	r8,r5[0x64]

80006c30 <usart_write_line>:
80006c30:	eb cd 40 80 	pushm	r7,lr
80006c34:	1a 97       	mov	r7,sp
80006c36:	20 2d       	sub	sp,8
80006c38:	ef 4c ff fc 	st.w	r7[-4],r12
80006c3c:	ef 4b ff f8 	st.w	r7[-8],r11
80006c40:	c0 e8       	rjmp	80006c5c <usart_write_line+0x2c>
80006c42:	ee f8 ff f8 	ld.w	r8,r7[-8]
80006c46:	11 88       	ld.ub	r8,r8[0x0]
80006c48:	ee f9 ff f8 	ld.w	r9,r7[-8]
80006c4c:	2f f9       	sub	r9,-1
80006c4e:	ef 49 ff f8 	st.w	r7[-8],r9
80006c52:	10 9b       	mov	r11,r8
80006c54:	ee fc ff fc 	ld.w	r12,r7[-4]
80006c58:	f0 1f 00 05 	mcall	80006c6c <usart_write_line+0x3c>
80006c5c:	ee f8 ff f8 	ld.w	r8,r7[-8]
80006c60:	11 88       	ld.ub	r8,r8[0x0]
80006c62:	58 08       	cp.w	r8,0
80006c64:	ce f1       	brne	80006c42 <usart_write_line+0x12>
80006c66:	2f ed       	sub	sp,-8
80006c68:	e3 cd 80 80 	ldm	sp++,r7,pc
80006c6c:	80 00       	ld.sh	r0,r0[0x0]
80006c6e:	6b dc       	ld.w	r12,r5[0x74]

80006c70 <_unhandled_interrupt>:
80006c70:	eb cd 40 80 	pushm	r7,lr
80006c74:	1a 97       	mov	r7,sp
80006c76:	c0 08       	rjmp	80006c76 <_unhandled_interrupt+0x6>

80006c78 <_get_interrupt_handler>:
80006c78:	eb cd 40 80 	pushm	r7,lr
80006c7c:	1a 97       	mov	r7,sp
80006c7e:	20 3d       	sub	sp,12
80006c80:	ef 4c ff f4 	st.w	r7[-12],r12
80006c84:	fe 78 10 00 	mov	r8,-61440
80006c88:	ee f9 ff f4 	ld.w	r9,r7[-12]
80006c8c:	f2 09 11 03 	rsub	r9,r9,3
80006c90:	28 09       	sub	r9,-128
80006c92:	f0 09 03 28 	ld.w	r8,r8[r9<<0x2]
80006c96:	ef 48 ff f8 	st.w	r7[-8],r8
80006c9a:	fe 78 10 00 	mov	r8,-61440
80006c9e:	ee f9 ff f8 	ld.w	r9,r7[-8]
80006ca2:	2c 09       	sub	r9,-64
80006ca4:	f0 09 03 28 	ld.w	r8,r8[r9<<0x2]
80006ca8:	ef 48 ff fc 	st.w	r7[-4],r8
80006cac:	ee f8 ff fc 	ld.w	r8,r7[-4]
80006cb0:	58 08       	cp.w	r8,0
80006cb2:	c1 30       	breq	80006cd8 <_get_interrupt_handler+0x60>
80006cb4:	ee f9 ff f8 	ld.w	r9,r7[-8]
80006cb8:	48 b8       	lddpc	r8,80006ce4 <_get_interrupt_handler+0x6c>
80006cba:	a1 79       	lsl	r9,0x1
80006cbc:	2f f9       	sub	r9,-1
80006cbe:	f0 09 03 29 	ld.w	r9,r8[r9<<0x2]
80006cc2:	ee f8 ff fc 	ld.w	r8,r7[-4]
80006cc6:	f0 08 12 00 	clz	r8,r8
80006cca:	f0 08 11 1f 	rsub	r8,r8,31
80006cce:	a3 68       	lsl	r8,0x2
80006cd0:	f2 08 00 08 	add	r8,r9,r8
80006cd4:	70 08       	ld.w	r8,r8[0x0]
80006cd6:	c0 28       	rjmp	80006cda <_get_interrupt_handler+0x62>
80006cd8:	30 08       	mov	r8,0
80006cda:	10 9c       	mov	r12,r8
80006cdc:	2f dd       	sub	sp,-12
80006cde:	e3 cd 80 80 	ldm	sp++,r7,pc
80006ce2:	00 00       	add	r0,r0
80006ce4:	80 00       	ld.sh	r0,r0[0x0]
80006ce6:	ce 78       	rjmp	80006eb4 <sysclk_enable_pba_module+0xc>

80006ce8 <INTC_init_evba>:
80006ce8:	eb cd 40 80 	pushm	r7,lr
80006cec:	1a 97       	mov	r7,sp
80006cee:	48 38       	lddpc	r8,80006cf8 <INTC_init_evba+0x10>
80006cf0:	e3 b8 00 01 	mtsr	0x4,r8
80006cf4:	e3 cd 80 80 	ldm	sp++,r7,pc
80006cf8:	80 00       	ld.sh	r0,r0[0x0]
80006cfa:	cc 00       	breq	80006c7a <_get_interrupt_handler+0x2>

80006cfc <INTC_init_interrupts>:
80006cfc:	eb cd 40 80 	pushm	r7,lr
80006d00:	1a 97       	mov	r7,sp
80006d02:	20 2d       	sub	sp,8
80006d04:	f0 1f 00 1f 	mcall	80006d80 <INTC_init_interrupts+0x84>
80006d08:	30 08       	mov	r8,0
80006d0a:	ef 48 ff f8 	st.w	r7[-8],r8
80006d0e:	c3 18       	rjmp	80006d70 <INTC_init_interrupts+0x74>
80006d10:	30 08       	mov	r8,0
80006d12:	ef 48 ff fc 	st.w	r7[-4],r8
80006d16:	c1 48       	rjmp	80006d3e <INTC_init_interrupts+0x42>
80006d18:	ee f9 ff f8 	ld.w	r9,r7[-8]
80006d1c:	49 a8       	lddpc	r8,80006d84 <INTC_init_interrupts+0x88>
80006d1e:	a1 79       	lsl	r9,0x1
80006d20:	2f f9       	sub	r9,-1
80006d22:	f0 09 03 29 	ld.w	r9,r8[r9<<0x2]
80006d26:	ee f8 ff fc 	ld.w	r8,r7[-4]
80006d2a:	a3 68       	lsl	r8,0x2
80006d2c:	f2 08 00 08 	add	r8,r9,r8
80006d30:	49 69       	lddpc	r9,80006d88 <INTC_init_interrupts+0x8c>
80006d32:	91 09       	st.w	r8[0x0],r9
80006d34:	ee f8 ff fc 	ld.w	r8,r7[-4]
80006d38:	2f f8       	sub	r8,-1
80006d3a:	ef 48 ff fc 	st.w	r7[-4],r8
80006d3e:	ee f9 ff f8 	ld.w	r9,r7[-8]
80006d42:	49 18       	lddpc	r8,80006d84 <INTC_init_interrupts+0x88>
80006d44:	f0 09 03 39 	ld.w	r9,r8[r9<<0x3]
80006d48:	ee f8 ff fc 	ld.w	r8,r7[-4]
80006d4c:	10 39       	cp.w	r9,r8
80006d4e:	fe 9b ff e5 	brhi	80006d18 <INTC_init_interrupts+0x1c>
80006d52:	fe 78 10 00 	mov	r8,-61440
80006d56:	ee f9 ff f8 	ld.w	r9,r7[-8]
80006d5a:	48 db       	lddpc	r11,80006d8c <INTC_init_interrupts+0x90>
80006d5c:	48 da       	lddpc	r10,80006d90 <INTC_init_interrupts+0x94>
80006d5e:	f6 0a 01 0a 	sub	r10,r11,r10
80006d62:	f0 09 09 2a 	st.w	r8[r9<<0x2],r10
80006d66:	ee f8 ff f8 	ld.w	r8,r7[-8]
80006d6a:	2f f8       	sub	r8,-1
80006d6c:	ef 48 ff f8 	st.w	r7[-8],r8
80006d70:	ee f8 ff f8 	ld.w	r8,r7[-8]
80006d74:	59 58       	cp.w	r8,21
80006d76:	fe 98 ff cd 	brls	80006d10 <INTC_init_interrupts+0x14>
80006d7a:	2f ed       	sub	sp,-8
80006d7c:	e3 cd 80 80 	ldm	sp++,r7,pc
80006d80:	80 00       	ld.sh	r0,r0[0x0]
80006d82:	6c e8       	ld.w	r8,r6[0x38]
80006d84:	80 00       	ld.sh	r0,r0[0x0]
80006d86:	ce 78       	rjmp	80006f54 <ioport_set_pin_dir+0x78>
80006d88:	80 00       	ld.sh	r0,r0[0x0]
80006d8a:	6c 70       	ld.w	r0,r6[0x1c]
80006d8c:	80 00       	ld.sh	r0,r0[0x0]
80006d8e:	cd 04       	brge	80006d2e <INTC_init_interrupts+0x32>
80006d90:	80 00       	ld.sh	r0,r0[0x0]
80006d92:	cc 00       	breq	80006d12 <INTC_init_interrupts+0x16>

80006d94 <INTC_register_interrupt>:
80006d94:	eb cd 40 80 	pushm	r7,lr
80006d98:	1a 97       	mov	r7,sp
80006d9a:	20 4d       	sub	sp,16
80006d9c:	ef 4c ff f8 	st.w	r7[-8],r12
80006da0:	ef 4b ff f4 	st.w	r7[-12],r11
80006da4:	ef 4a ff f0 	st.w	r7[-16],r10
80006da8:	ee f8 ff f4 	ld.w	r8,r7[-12]
80006dac:	a5 98       	lsr	r8,0x5
80006dae:	ef 48 ff fc 	st.w	r7[-4],r8
80006db2:	ee f9 ff fc 	ld.w	r9,r7[-4]
80006db6:	4a 78       	lddpc	r8,80006e50 <INTC_register_interrupt+0xbc>
80006db8:	a1 79       	lsl	r9,0x1
80006dba:	2f f9       	sub	r9,-1
80006dbc:	f0 09 03 29 	ld.w	r9,r8[r9<<0x2]
80006dc0:	ee f8 ff f4 	ld.w	r8,r7[-12]
80006dc4:	f1 d8 c0 05 	bfextu	r8,r8,0x0,0x5
80006dc8:	a3 68       	lsl	r8,0x2
80006dca:	f2 08 00 08 	add	r8,r9,r8
80006dce:	ee f9 ff f8 	ld.w	r9,r7[-8]
80006dd2:	91 09       	st.w	r8[0x0],r9
80006dd4:	ee f8 ff f0 	ld.w	r8,r7[-16]
80006dd8:	58 08       	cp.w	r8,0
80006dda:	c0 c1       	brne	80006df2 <INTC_register_interrupt+0x5e>
80006ddc:	fe 78 10 00 	mov	r8,-61440
80006de0:	ee f9 ff fc 	ld.w	r9,r7[-4]
80006de4:	49 cb       	lddpc	r11,80006e54 <INTC_register_interrupt+0xc0>
80006de6:	49 da       	lddpc	r10,80006e58 <INTC_register_interrupt+0xc4>
80006de8:	f6 0a 01 0a 	sub	r10,r11,r10
80006dec:	f0 09 09 2a 	st.w	r8[r9<<0x2],r10
80006df0:	c2 d8       	rjmp	80006e4a <INTC_register_interrupt+0xb6>
80006df2:	ee f8 ff f0 	ld.w	r8,r7[-16]
80006df6:	58 18       	cp.w	r8,1
80006df8:	c0 d1       	brne	80006e12 <INTC_register_interrupt+0x7e>
80006dfa:	fe 78 10 00 	mov	r8,-61440
80006dfe:	ee f9 ff fc 	ld.w	r9,r7[-4]
80006e02:	49 7b       	lddpc	r11,80006e5c <INTC_register_interrupt+0xc8>
80006e04:	49 5a       	lddpc	r10,80006e58 <INTC_register_interrupt+0xc4>
80006e06:	f6 0a 01 0a 	sub	r10,r11,r10
80006e0a:	bf aa       	sbr	r10,0x1e
80006e0c:	f0 09 09 2a 	st.w	r8[r9<<0x2],r10
80006e10:	c1 d8       	rjmp	80006e4a <INTC_register_interrupt+0xb6>
80006e12:	ee f8 ff f0 	ld.w	r8,r7[-16]
80006e16:	58 28       	cp.w	r8,2
80006e18:	c0 d1       	brne	80006e32 <INTC_register_interrupt+0x9e>
80006e1a:	fe 78 10 00 	mov	r8,-61440
80006e1e:	ee f9 ff fc 	ld.w	r9,r7[-4]
80006e22:	49 0b       	lddpc	r11,80006e60 <INTC_register_interrupt+0xcc>
80006e24:	48 da       	lddpc	r10,80006e58 <INTC_register_interrupt+0xc4>
80006e26:	f6 0a 01 0a 	sub	r10,r11,r10
80006e2a:	bf ba       	sbr	r10,0x1f
80006e2c:	f0 09 09 2a 	st.w	r8[r9<<0x2],r10
80006e30:	c0 d8       	rjmp	80006e4a <INTC_register_interrupt+0xb6>
80006e32:	fe 78 10 00 	mov	r8,-61440
80006e36:	ee f9 ff fc 	ld.w	r9,r7[-4]
80006e3a:	48 bb       	lddpc	r11,80006e64 <INTC_register_interrupt+0xd0>
80006e3c:	48 7a       	lddpc	r10,80006e58 <INTC_register_interrupt+0xc4>
80006e3e:	f6 0a 01 0a 	sub	r10,r11,r10
80006e42:	ea 1a c0 00 	orh	r10,0xc000
80006e46:	f0 09 09 2a 	st.w	r8[r9<<0x2],r10
80006e4a:	2f cd       	sub	sp,-16
80006e4c:	e3 cd 80 80 	ldm	sp++,r7,pc
80006e50:	80 00       	ld.sh	r0,r0[0x0]
80006e52:	ce 78       	rjmp	80007020 <board_init+0x4c>
80006e54:	80 00       	ld.sh	r0,r0[0x0]
80006e56:	cd 04       	brge	80006df6 <INTC_register_interrupt+0x62>
80006e58:	80 00       	ld.sh	r0,r0[0x0]
80006e5a:	cc 00       	breq	80006dda <INTC_register_interrupt+0x46>
80006e5c:	80 00       	ld.sh	r0,r0[0x0]
80006e5e:	cd 12       	brcc	80006e00 <INTC_register_interrupt+0x6c>
80006e60:	80 00       	ld.sh	r0,r0[0x0]
80006e62:	cd 20       	breq	80006e06 <INTC_register_interrupt+0x72>
80006e64:	80 00       	ld.sh	r0,r0[0x0]
80006e66:	cd 2e       	rcall	80006c0a <usart_putchar+0x2e>

80006e68 <_stext>:
80006e68:	e0 6d 40 00 	mov	sp,16384
80006e6c:	fe c0 a2 6c 	sub	r0,pc,-23956
80006e70:	e3 b0 00 01 	mtsr	0x4,r0
80006e74:	d5 53       	csrf	0x15
80006e76:	30 40       	mov	r0,4
80006e78:	e0 61 05 10 	mov	r1,1296
80006e7c:	02 30       	cp.w	r0,r1
80006e7e:	c0 72       	brcc	80006e8c <idata_load_loop_end>
80006e80:	fe c2 99 d0 	sub	r2,pc,-26160

80006e84 <idata_load_loop>:
80006e84:	a5 05       	ld.d	r4,r2++
80006e86:	a1 24       	st.d	r0++,r4
80006e88:	02 30       	cp.w	r0,r1
80006e8a:	cf d3       	brcs	80006e84 <idata_load_loop>

80006e8c <idata_load_loop_end>:
80006e8c:	e0 60 05 10 	mov	r0,1296
80006e90:	e0 61 07 88 	mov	r1,1928
80006e94:	02 30       	cp.w	r0,r1
80006e96:	c0 62       	brcc	80006ea2 <udata_clear_loop_end>
80006e98:	30 02       	mov	r2,0
80006e9a:	30 03       	mov	r3,0

80006e9c <udata_clear_loop>:
80006e9c:	a1 22       	st.d	r0++,r2
80006e9e:	02 30       	cp.w	r0,r1
80006ea0:	cf e3       	brcs	80006e9c <udata_clear_loop>

80006ea2 <udata_clear_loop_end>:
80006ea2:	fe cf fd 9a 	sub	pc,pc,-614
80006ea6:	d7 03       	nop

80006ea8 <sysclk_enable_pba_module>:
/**
 * \brief Enable a module clock derived from the PBA clock
 * \param index Index of the module clock in the PBAMASK register
 */
static inline void sysclk_enable_pba_module(unsigned int index)
{
80006ea8:	eb cd 40 80 	pushm	r7,lr
80006eac:	1a 97       	mov	r7,sp
80006eae:	20 1d       	sub	sp,4
80006eb0:	ef 4c ff fc 	st.w	r7[-4],r12
	sysclk_priv_enable_module(AVR32_PM_CLK_GRP_PBA, index);
80006eb4:	ee fb ff fc 	ld.w	r11,r7[-4]
80006eb8:	30 2c       	mov	r12,2
80006eba:	f0 1f 00 03 	mcall	80006ec4 <sysclk_enable_pba_module+0x1c>
}
80006ebe:	2f fd       	sub	sp,-4
80006ec0:	e3 cd 80 80 	ldm	sp++,r7,pc
80006ec4:	80 00       	ld.sh	r0,r0[0x0]
80006ec6:	5f b0       	srhi	r0

80006ec8 <ioport_init>:
 *
 * This function must be called before using any other functions in the IOPORT
 * service.
 */
static inline void ioport_init(void)
{
80006ec8:	eb cd 40 80 	pushm	r7,lr
80006ecc:	1a 97       	mov	r7,sp
	return 1U << (pin & 0x1F);
}

__always_inline static void arch_ioport_init(void)
{
	sysclk_enable_pba_module(SYSCLK_GPIO);
80006ece:	30 6c       	mov	r12,6
80006ed0:	f0 1f 00 02 	mcall	80006ed8 <ioport_init+0x10>
	arch_ioport_init();
}
80006ed4:	e3 cd 80 80 	ldm	sp++,r7,pc
80006ed8:	80 00       	ld.sh	r0,r0[0x0]
80006eda:	6e a8       	ld.w	r8,r7[0x28]

80006edc <ioport_set_pin_dir>:
 * \param pin IOPORT pin to configure
 * \param dir Direction to set for the specified pin (\ref ioport_direction)
 */
static inline void ioport_set_pin_dir(ioport_pin_t pin,
		enum ioport_direction dir)
{
80006edc:	eb cd 40 80 	pushm	r7,lr
80006ee0:	1a 97       	mov	r7,sp
80006ee2:	20 cd       	sub	sp,48
80006ee4:	ef 4c ff d4 	st.w	r7[-44],r12
80006ee8:	ef 4b ff d0 	st.w	r7[-48],r11
80006eec:	ee f8 ff d4 	ld.w	r8,r7[-44]
80006ef0:	ef 48 ff dc 	st.w	r7[-36],r8
80006ef4:	ee f8 ff d0 	ld.w	r8,r7[-48]
80006ef8:	ef 48 ff d8 	st.w	r7[-40],r8
}

__always_inline static void arch_ioport_set_pin_dir(ioport_pin_t pin,
		enum ioport_direction dir)
{
	if (dir == IOPORT_DIR_OUTPUT) {
80006efc:	ee f8 ff d8 	ld.w	r8,r7[-40]
80006f00:	58 18       	cp.w	r8,1
80006f02:	c2 11       	brne	80006f44 <ioport_set_pin_dir+0x68>
80006f04:	ee f8 ff dc 	ld.w	r8,r7[-36]
80006f08:	ef 48 ff e0 	st.w	r7[-32],r8
80006f0c:	ee f8 ff e0 	ld.w	r8,r7[-32]
80006f10:	ef 48 ff e4 	st.w	r7[-28],r8
typedef uint32_t ioport_port_t;
typedef uint32_t ioport_port_mask_t;

__always_inline static ioport_port_t arch_ioport_pin_to_port_id(ioport_pin_t pin)
{
	return pin >> 5;
80006f14:	ee f8 ff e4 	ld.w	r8,r7[-28]
80006f18:	a5 98       	lsr	r8,0x5
}

__always_inline static volatile avr32_gpio_port_t *arch_ioport_pin_to_base(
		ioport_pin_t pin)
{
	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
80006f1a:	ef 48 ff e8 	st.w	r7[-24],r8

__always_inline static volatile avr32_gpio_port_t *arch_ioport_port_to_base(
		ioport_port_t port)
{
	return (volatile avr32_gpio_port_t *)(AVR32_GPIO_ADDRESS
	       + port * sizeof(avr32_gpio_port_t));
80006f1e:	ee f8 ff e8 	ld.w	r8,r7[-24]
80006f22:	a9 78       	lsl	r8,0x9
}

__always_inline static volatile avr32_gpio_port_t *arch_ioport_port_to_base(
		ioport_port_t port)
{
	return (volatile avr32_gpio_port_t *)(AVR32_GPIO_ADDRESS
80006f24:	e0 28 d8 00 	sub	r8,55296

__always_inline static void arch_ioport_set_pin_dir(ioport_pin_t pin,
		enum ioport_direction dir)
{
	if (dir == IOPORT_DIR_OUTPUT) {
		arch_ioport_pin_to_base(pin)->oders = arch_ioport_pin_to_mask(
80006f28:	ee f9 ff dc 	ld.w	r9,r7[-36]
80006f2c:	ef 49 ff ec 	st.w	r7[-20],r9
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(
		ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
80006f30:	ee f9 ff ec 	ld.w	r9,r7[-20]
80006f34:	f3 d9 c0 05 	bfextu	r9,r9,0x0,0x5
80006f38:	30 1a       	mov	r10,1
80006f3a:	f4 09 09 49 	lsl	r9,r10,r9

__always_inline static void arch_ioport_set_pin_dir(ioport_pin_t pin,
		enum ioport_direction dir)
{
	if (dir == IOPORT_DIR_OUTPUT) {
		arch_ioport_pin_to_base(pin)->oders = arch_ioport_pin_to_mask(
80006f3e:	f1 49 00 44 	st.w	r8[68],r9
80006f42:	c2 48       	rjmp	80006f8a <ioport_set_pin_dir+0xae>
				pin);
	} else if (dir == IOPORT_DIR_INPUT) {
80006f44:	ee f8 ff d8 	ld.w	r8,r7[-40]
80006f48:	58 08       	cp.w	r8,0
80006f4a:	c2 01       	brne	80006f8a <ioport_set_pin_dir+0xae>
80006f4c:	ee f8 ff dc 	ld.w	r8,r7[-36]
80006f50:	ef 48 ff f0 	st.w	r7[-16],r8
80006f54:	ee f8 ff f0 	ld.w	r8,r7[-16]
80006f58:	ef 48 ff f4 	st.w	r7[-12],r8
typedef uint32_t ioport_port_t;
typedef uint32_t ioport_port_mask_t;

__always_inline static ioport_port_t arch_ioport_pin_to_port_id(ioport_pin_t pin)
{
	return pin >> 5;
80006f5c:	ee f8 ff f4 	ld.w	r8,r7[-12]
80006f60:	a5 98       	lsr	r8,0x5
}

__always_inline static volatile avr32_gpio_port_t *arch_ioport_pin_to_base(
		ioport_pin_t pin)
{
	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
80006f62:	ef 48 ff f8 	st.w	r7[-8],r8

__always_inline static volatile avr32_gpio_port_t *arch_ioport_port_to_base(
		ioport_port_t port)
{
	return (volatile avr32_gpio_port_t *)(AVR32_GPIO_ADDRESS
	       + port * sizeof(avr32_gpio_port_t));
80006f66:	ee f8 ff f8 	ld.w	r8,r7[-8]
80006f6a:	a9 78       	lsl	r8,0x9
}

__always_inline static volatile avr32_gpio_port_t *arch_ioport_port_to_base(
		ioport_port_t port)
{
	return (volatile avr32_gpio_port_t *)(AVR32_GPIO_ADDRESS
80006f6c:	e0 28 d8 00 	sub	r8,55296
{
	if (dir == IOPORT_DIR_OUTPUT) {
		arch_ioport_pin_to_base(pin)->oders = arch_ioport_pin_to_mask(
				pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		arch_ioport_pin_to_base(pin)->oderc = arch_ioport_pin_to_mask(
80006f70:	ee f9 ff dc 	ld.w	r9,r7[-36]
80006f74:	ef 49 ff fc 	st.w	r7[-4],r9
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(
		ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
80006f78:	ee f9 ff fc 	ld.w	r9,r7[-4]
80006f7c:	f3 d9 c0 05 	bfextu	r9,r9,0x0,0x5
80006f80:	30 1a       	mov	r10,1
80006f82:	f4 09 09 49 	lsl	r9,r10,r9
{
	if (dir == IOPORT_DIR_OUTPUT) {
		arch_ioport_pin_to_base(pin)->oders = arch_ioport_pin_to_mask(
				pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		arch_ioport_pin_to_base(pin)->oderc = arch_ioport_pin_to_mask(
80006f86:	f1 49 00 48 	st.w	r8[72],r9
	arch_ioport_set_pin_dir(pin, dir);
}
80006f8a:	2f 4d       	sub	sp,-48
80006f8c:	e3 cd 80 80 	ldm	sp++,r7,pc

80006f90 <sleepmgr_init>:
 * Sets all lock counts to 0, except the very last one, which is set to 1. This
 * is done to simplify the algorithm for finding the deepest allowable sleep
 * mode in \ref sleepmgr_enter_sleep.
 */
static inline void sleepmgr_init(void)
{
80006f90:	eb cd 40 80 	pushm	r7,lr
80006f94:	1a 97       	mov	r7,sp
80006f96:	20 1d       	sub	sp,4
#ifdef CONFIG_SLEEPMGR_ENABLE
	uint8_t i;

	for (i = 0; i < SLEEPMGR_NR_OF_MODES - 1; i++) {
80006f98:	30 08       	mov	r8,0
80006f9a:	ef 68 ff ff 	st.b	r7[-1],r8
80006f9e:	c0 c8       	rjmp	80006fb6 <sleepmgr_init+0x26>
		sleepmgr_locks[i] = 0;
80006fa0:	ef 39 ff ff 	ld.ub	r9,r7[-1]
80006fa4:	48 ba       	lddpc	r10,80006fd0 <sleepmgr_init+0x40>
80006fa6:	30 08       	mov	r8,0
80006fa8:	f4 09 0b 08 	st.b	r10[r9],r8
static inline void sleepmgr_init(void)
{
#ifdef CONFIG_SLEEPMGR_ENABLE
	uint8_t i;

	for (i = 0; i < SLEEPMGR_NR_OF_MODES - 1; i++) {
80006fac:	ef 38 ff ff 	ld.ub	r8,r7[-1]
80006fb0:	2f f8       	sub	r8,-1
80006fb2:	ef 68 ff ff 	st.b	r7[-1],r8
80006fb6:	ef 39 ff ff 	ld.ub	r9,r7[-1]
80006fba:	30 58       	mov	r8,5
80006fbc:	f0 09 18 00 	cp.b	r9,r8
80006fc0:	fe 98 ff f0 	brls	80006fa0 <sleepmgr_init+0x10>
		sleepmgr_locks[i] = 0;
	}
	sleepmgr_locks[SLEEPMGR_NR_OF_MODES - 1] = 1;
80006fc4:	48 39       	lddpc	r9,80006fd0 <sleepmgr_init+0x40>
80006fc6:	30 18       	mov	r8,1
80006fc8:	b2 e8       	st.b	r9[0x6],r8
#endif /* CONFIG_SLEEPMGR_ENABLE */
}
80006fca:	2f fd       	sub	sp,-4
80006fcc:	e3 cd 80 80 	ldm	sp++,r7,pc
80006fd0:	00 00       	add	r0,r0
80006fd2:	07 78       	ld.ub	r8,--r3

80006fd4 <board_init>:
#include "settings_t.h"
#include "pid.h"
#include "ast_rtc.h"

void board_init(void)
{
80006fd4:	eb cd 40 80 	pushm	r7,lr
80006fd8:	1a 97       	mov	r7,sp
	sysclk_init();
80006fda:	f0 1f 00 10 	mcall	80007018 <board_init+0x44>
	INTC_init_interrupts();
80006fde:	f0 1f 00 10 	mcall	8000701c <board_init+0x48>
	sleepmgr_init();
80006fe2:	f0 1f 00 10 	mcall	80007020 <board_init+0x4c>
	ioport_init();
80006fe6:	f0 1f 00 10 	mcall	80007024 <board_init+0x50>
	//ioport_set_pin_dir(RST_ARDU_REG, IOPORT_DIR_OUTPUT);
	settings_init(true);
80006fea:	30 1c       	mov	r12,1
80006fec:	f0 1f 00 0f 	mcall	80007028 <board_init+0x54>
	sensor_init();
80006ff0:	f0 1f 00 0f 	mcall	8000702c <board_init+0x58>
	motor_init();
80006ff4:	f0 1f 00 0f 	mcall	80007030 <board_init+0x5c>
	com_spi_init();
80006ff8:	f0 1f 00 0f 	mcall	80007034 <board_init+0x60>
	ast_init();
80006ffc:	f0 1f 00 0f 	mcall	80007038 <board_init+0x64>
	usart_init();
80007000:	f0 1f 00 0f 	mcall	8000703c <board_init+0x68>
	
		
	ioport_set_pin_dir(GPIO_PA25, IOPORT_DIR_OUTPUT);
80007004:	30 1b       	mov	r11,1
80007006:	31 9c       	mov	r12,25
80007008:	f0 1f 00 0e 	mcall	80007040 <board_init+0x6c>
	ioport_set_pin_dir(LED_TRANS, IOPORT_DIR_OUTPUT);
8000700c:	30 1b       	mov	r11,1
8000700e:	31 7c       	mov	r12,23
80007010:	f0 1f 00 0c 	mcall	80007040 <board_init+0x6c>
	//ioport_set_pin_dir(RST_ARDU_REG, IOPORT_DIR_INPUT);
}
80007014:	e3 cd 80 80 	ldm	sp++,r7,pc
80007018:	80 00       	ld.sh	r0,r0[0x0]
8000701a:	61 40       	ld.w	r0,r0[0x50]
8000701c:	80 00       	ld.sh	r0,r0[0x0]
8000701e:	6c fc       	ld.w	r12,r6[0x3c]
80007020:	80 00       	ld.sh	r0,r0[0x0]
80007022:	6f 90       	ld.w	r0,r7[0x64]
80007024:	80 00       	ld.sh	r0,r0[0x0]
80007026:	6e c8       	ld.w	r8,r7[0x30]
80007028:	80 00       	ld.sh	r0,r0[0x0]
8000702a:	57 58       	stdsp	sp[0x1d4],r8
8000702c:	80 00       	ld.sh	r0,r0[0x0]
8000702e:	4b 58       	lddpc	r8,80007100 <ioport_set_pin_level+0xac>
80007030:	80 00       	ld.sh	r0,r0[0x0]
80007032:	3c 54       	mov	r4,-59
80007034:	80 00       	ld.sh	r0,r0[0x0]
80007036:	37 38       	mov	r8,115
80007038:	80 00       	ld.sh	r0,r0[0x0]
8000703a:	26 60       	sub	r0,102
8000703c:	80 00       	ld.sh	r0,r0[0x0]
8000703e:	38 0c       	mov	r12,-128
80007040:	80 00       	ld.sh	r0,r0[0x0]
80007042:	6e dc       	ld.w	r12,r7[0x34]
80007044:	44 52       	lddsp	r2,sp[0x114]
80007046:	4f 48       	lddpc	r8,80007214 <__avr32_udiv64+0xc>
80007048:	4e 45       	lddpc	r5,800071d8 <main+0xd0>
8000704a:	20 76       	sub	r6,7
8000704c:	30 2e       	mov	lr,2
8000704e:	31 0a       	mov	r10,16
80007050:	00 00       	add	r0,r0
	...

80007054 <ioport_set_pin_level>:
 *
 * \param pin IOPORT pin to configure
 * \param level Logical value of the pin
 */
static inline void ioport_set_pin_level(ioport_pin_t pin, bool level)
{
80007054:	eb cd 40 80 	pushm	r7,lr
80007058:	1a 97       	mov	r7,sp
8000705a:	20 cd       	sub	sp,48
8000705c:	ef 4c ff d4 	st.w	r7[-44],r12
80007060:	16 98       	mov	r8,r11
80007062:	ef 68 ff d0 	st.b	r7[-48],r8
	arch_ioport_set_pin_level(pin, level);
80007066:	ef 38 ff d0 	ld.ub	r8,r7[-48]
8000706a:	ee f9 ff d4 	ld.w	r9,r7[-44]
8000706e:	ef 49 ff dc 	st.w	r7[-36],r9
80007072:	ef 68 ff db 	st.b	r7[-37],r8
}

__always_inline static void arch_ioport_set_pin_level(ioport_pin_t pin,
		bool level)
{
	if (level) {
80007076:	ef 39 ff db 	ld.ub	r9,r7[-37]
8000707a:	30 08       	mov	r8,0
8000707c:	f0 09 18 00 	cp.b	r9,r8
80007080:	c2 10       	breq	800070c2 <ioport_set_pin_level+0x6e>
80007082:	ee f8 ff dc 	ld.w	r8,r7[-36]
80007086:	ef 48 ff e0 	st.w	r7[-32],r8
8000708a:	ee f8 ff e0 	ld.w	r8,r7[-32]
8000708e:	ef 48 ff e4 	st.w	r7[-28],r8
typedef uint32_t ioport_port_t;
typedef uint32_t ioport_port_mask_t;

__always_inline static ioport_port_t arch_ioport_pin_to_port_id(ioport_pin_t pin)
{
	return pin >> 5;
80007092:	ee f8 ff e4 	ld.w	r8,r7[-28]
80007096:	a5 98       	lsr	r8,0x5
}

__always_inline static volatile avr32_gpio_port_t *arch_ioport_pin_to_base(
		ioport_pin_t pin)
{
	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
80007098:	ef 48 ff e8 	st.w	r7[-24],r8

__always_inline static volatile avr32_gpio_port_t *arch_ioport_port_to_base(
		ioport_port_t port)
{
	return (volatile avr32_gpio_port_t *)(AVR32_GPIO_ADDRESS
	       + port * sizeof(avr32_gpio_port_t));
8000709c:	ee f8 ff e8 	ld.w	r8,r7[-24]
800070a0:	a9 78       	lsl	r8,0x9
}

__always_inline static volatile avr32_gpio_port_t *arch_ioport_port_to_base(
		ioport_port_t port)
{
	return (volatile avr32_gpio_port_t *)(AVR32_GPIO_ADDRESS
800070a2:	e0 28 d8 00 	sub	r8,55296

__always_inline static void arch_ioport_set_pin_level(ioport_pin_t pin,
		bool level)
{
	if (level) {
		arch_ioport_pin_to_base(pin)->ovrs
800070a6:	ee f9 ff dc 	ld.w	r9,r7[-36]
800070aa:	ef 49 ff ec 	st.w	r7[-20],r9
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(
		ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
800070ae:	ee f9 ff ec 	ld.w	r9,r7[-20]
800070b2:	f3 d9 c0 05 	bfextu	r9,r9,0x0,0x5
800070b6:	30 1a       	mov	r10,1
800070b8:	f4 09 09 49 	lsl	r9,r10,r9

__always_inline static void arch_ioport_set_pin_level(ioport_pin_t pin,
		bool level)
{
	if (level) {
		arch_ioport_pin_to_base(pin)->ovrs
800070bc:	f1 49 00 54 	st.w	r8[84],r9
800070c0:	c2 08       	rjmp	80007100 <ioport_set_pin_level+0xac>
800070c2:	ee f8 ff dc 	ld.w	r8,r7[-36]
800070c6:	ef 48 ff f0 	st.w	r7[-16],r8
800070ca:	ee f8 ff f0 	ld.w	r8,r7[-16]
800070ce:	ef 48 ff f4 	st.w	r7[-12],r8
typedef uint32_t ioport_port_t;
typedef uint32_t ioport_port_mask_t;

__always_inline static ioport_port_t arch_ioport_pin_to_port_id(ioport_pin_t pin)
{
	return pin >> 5;
800070d2:	ee f8 ff f4 	ld.w	r8,r7[-12]
800070d6:	a5 98       	lsr	r8,0x5
}

__always_inline static volatile avr32_gpio_port_t *arch_ioport_pin_to_base(
		ioport_pin_t pin)
{
	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
800070d8:	ef 48 ff f8 	st.w	r7[-8],r8

__always_inline static volatile avr32_gpio_port_t *arch_ioport_port_to_base(
		ioport_port_t port)
{
	return (volatile avr32_gpio_port_t *)(AVR32_GPIO_ADDRESS
	       + port * sizeof(avr32_gpio_port_t));
800070dc:	ee f8 ff f8 	ld.w	r8,r7[-8]
800070e0:	a9 78       	lsl	r8,0x9
}

__always_inline static volatile avr32_gpio_port_t *arch_ioport_port_to_base(
		ioport_port_t port)
{
	return (volatile avr32_gpio_port_t *)(AVR32_GPIO_ADDRESS
800070e2:	e0 28 d8 00 	sub	r8,55296
{
	if (level) {
		arch_ioport_pin_to_base(pin)->ovrs
			= arch_ioport_pin_to_mask(pin);
	} else {
		arch_ioport_pin_to_base(pin)->ovrc
800070e6:	ee f9 ff dc 	ld.w	r9,r7[-36]
800070ea:	ef 49 ff fc 	st.w	r7[-4],r9
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(
		ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
800070ee:	ee f9 ff fc 	ld.w	r9,r7[-4]
800070f2:	f3 d9 c0 05 	bfextu	r9,r9,0x0,0x5
800070f6:	30 1a       	mov	r10,1
800070f8:	f4 09 09 49 	lsl	r9,r10,r9
{
	if (level) {
		arch_ioport_pin_to_base(pin)->ovrs
			= arch_ioport_pin_to_mask(pin);
	} else {
		arch_ioport_pin_to_base(pin)->ovrc
800070fc:	f1 49 00 58 	st.w	r8[88],r9
}
80007100:	2f 4d       	sub	sp,-48
80007102:	e3 cd 80 80 	ldm	sp++,r7,pc
80007106:	d7 03       	nop

80007108 <main>:
#include "ast_rtc.h"

//int testInteger = 0;

int main (void)
{
80007108:	eb cd 40 c0 	pushm	r6-r7,lr
8000710c:	1a 97       	mov	r7,sp
8000710e:	20 3d       	sub	sp,12
	board_init();
80007110:	f0 1f 00 34 	mcall	800071e0 <main+0xd8>

	usart_write_line(USART,"DROHNE v0.1\n");
80007114:	4b 4b       	lddpc	r11,800071e4 <main+0xdc>
80007116:	fe 7c 30 00 	mov	r12,-53248
8000711a:	f0 1f 00 34 	mcall	800071e8 <main+0xe0>

	bool w_done = false;
8000711e:	30 08       	mov	r8,0
80007120:	ef 68 ff ff 	st.b	r7[-1],r8
	ioport_set_pin_level(LED_R_SENS,LED_SENS_ON);
80007124:	30 0b       	mov	r11,0
80007126:	30 fc       	mov	r12,15
80007128:	f0 1f 00 31 	mcall	800071ec <main+0xe4>
8000712c:	c0 28       	rjmp	80007130 <main+0x28>
		//uint8_t calib_stat;
		//read_sensor_data(BNO055_CALIB_STAT_ADDR, &calib_stat, 1);
		
		//ioport_toggle_pin_level(GPIO_PA25);
				
	}
8000712e:	d7 03       	nop

	bool w_done = false;
	ioport_set_pin_level(LED_R_SENS,LED_SENS_ON);
	while (1)
	{
		if (!w_done)
80007130:	ef 38 ff ff 	ld.ub	r8,r7[-1]
80007134:	ec 18 00 01 	eorl	r8,0x1
80007138:	5c 58       	castu.b	r8
8000713a:	cf a0       	breq	8000712e <main+0x26>
			//ioport_set_pin_level(LED_B_SENS,sensor_reg_page0.calib_stat==63?LED_SENS_ON:LED_SENS_OFF);
			
			//if(sensor_reg_page0.calib_stat == 0xff)
			//{
				//sensor_read_calibration();
				communication_frame_out.sensor_euler = sensor_read_euler();
8000713c:	4a d6       	lddpc	r6,800071f0 <main+0xe8>
8000713e:	ee c8 00 0c 	sub	r8,r7,12
80007142:	10 9c       	mov	r12,r8
80007144:	f0 1f 00 2c 	mcall	800071f4 <main+0xec>
80007148:	0c 98       	mov	r8,r6
8000714a:	ee c9 00 0c 	sub	r9,r7,12
8000714e:	30 6a       	mov	r10,6
80007150:	12 9b       	mov	r11,r9
80007152:	10 9c       	mov	r12,r8
80007154:	f0 1f 00 29 	mcall	800071f8 <main+0xf0>
				if  (communication_frame_out.sensor_euler.h != 0 || communication_frame_out.sensor_euler.p != 0 || communication_frame_out.sensor_euler.r != 0)
80007158:	4a 68       	lddpc	r8,800071f0 <main+0xe8>
8000715a:	11 89       	ld.ub	r9,r8[0x0]
8000715c:	5c 59       	castu.b	r9
8000715e:	a9 69       	lsl	r9,0x8
80007160:	11 98       	ld.ub	r8,r8[0x1]
80007162:	5c 58       	castu.b	r8
80007164:	12 48       	or	r8,r9
80007166:	b1 68       	lsl	r8,0x10
80007168:	b1 48       	asr	r8,0x10
8000716a:	5c 88       	casts.h	r8
8000716c:	c1 71       	brne	8000719a <main+0x92>
8000716e:	4a 18       	lddpc	r8,800071f0 <main+0xe8>
80007170:	11 c9       	ld.ub	r9,r8[0x4]
80007172:	5c 59       	castu.b	r9
80007174:	a9 69       	lsl	r9,0x8
80007176:	11 d8       	ld.ub	r8,r8[0x5]
80007178:	5c 58       	castu.b	r8
8000717a:	12 48       	or	r8,r9
8000717c:	b1 68       	lsl	r8,0x10
8000717e:	b1 48       	asr	r8,0x10
80007180:	5c 88       	casts.h	r8
80007182:	c0 c1       	brne	8000719a <main+0x92>
80007184:	49 b8       	lddpc	r8,800071f0 <main+0xe8>
80007186:	11 a9       	ld.ub	r9,r8[0x2]
80007188:	5c 59       	castu.b	r9
8000718a:	a9 69       	lsl	r9,0x8
8000718c:	11 b8       	ld.ub	r8,r8[0x3]
8000718e:	5c 58       	castu.b	r8
80007190:	12 48       	or	r8,r9
80007192:	b1 68       	lsl	r8,0x10
80007194:	b1 48       	asr	r8,0x10
80007196:	5c 88       	casts.h	r8
80007198:	c1 f0       	breq	800071d6 <main+0xce>
				{
						communication_frame_out.sensor_euler = sensor_read_euler();
8000719a:	49 66       	lddpc	r6,800071f0 <main+0xe8>
8000719c:	ee c8 00 0c 	sub	r8,r7,12
800071a0:	10 9c       	mov	r12,r8
800071a2:	f0 1f 00 15 	mcall	800071f4 <main+0xec>
800071a6:	0c 98       	mov	r8,r6
800071a8:	ee c9 00 0c 	sub	r9,r7,12
800071ac:	30 6a       	mov	r10,6
800071ae:	12 9b       	mov	r11,r9
800071b0:	10 9c       	mov	r12,r8
800071b2:	f0 1f 00 12 	mcall	800071f8 <main+0xf0>
						communication_frame_in.app_euler = communication_frame_out.sensor_euler;
800071b6:	49 28       	lddpc	r8,800071fc <main+0xf4>
800071b8:	48 e9       	lddpc	r9,800071f0 <main+0xe8>
800071ba:	2f a8       	sub	r8,-6
800071bc:	30 6a       	mov	r10,6
800071be:	12 9b       	mov	r11,r9
800071c0:	10 9c       	mov	r12,r8
800071c2:	f0 1f 00 0e 	mcall	800071f8 <main+0xf0>
						throotle = 0;
800071c6:	48 f8       	lddpc	r8,80007200 <main+0xf8>
800071c8:	30 09       	mov	r9,0
800071ca:	91 09       	st.w	r8[0x0],r9
						w_done = true;
800071cc:	30 18       	mov	r8,1
800071ce:	ef 68 ff ff 	st.b	r7[-1],r8
						pid_init();
800071d2:	f0 1f 00 0d 	mcall	80007204 <main+0xfc>
				}
				ioport_set_pin_level(LED_R_SENS,LED_SENS_OFF);
800071d6:	30 1b       	mov	r11,1
800071d8:	30 fc       	mov	r12,15
800071da:	f0 1f 00 05 	mcall	800071ec <main+0xe4>
		//uint8_t calib_stat;
		//read_sensor_data(BNO055_CALIB_STAT_ADDR, &calib_stat, 1);
		
		//ioport_toggle_pin_level(GPIO_PA25);
				
	}
800071de:	ca 9b       	rjmp	80007130 <main+0x28>
800071e0:	80 00       	ld.sh	r0,r0[0x0]
800071e2:	6f d4       	ld.w	r4,r7[0x74]
800071e4:	80 00       	ld.sh	r0,r0[0x0]
800071e6:	70 44       	ld.w	r4,r8[0x10]
800071e8:	80 00       	ld.sh	r0,r0[0x0]
800071ea:	6c 30       	ld.w	r0,r6[0xc]
800071ec:	80 00       	ld.sh	r0,r0[0x0]
800071ee:	70 54       	ld.w	r4,r8[0x14]
800071f0:	00 00       	add	r0,r0
800071f2:	07 18       	ld.sh	r8,r3++
800071f4:	80 00       	ld.sh	r0,r0[0x0]
800071f6:	54 1c       	stdsp	sp[0x104],r12
800071f8:	80 00       	ld.sh	r0,r0[0x0]
800071fa:	74 6c       	ld.w	r12,r10[0x18]
800071fc:	00 00       	add	r0,r0
800071fe:	07 00       	ld.w	r0,r3++
80007200:	00 00       	add	r0,r0
80007202:	06 64       	and	r4,r3
80007204:	80 00       	ld.sh	r0,r0[0x0]
80007206:	42 50       	lddsp	r0,sp[0x94]

80007208 <__avr32_udiv64>:
80007208:	d4 31       	pushm	r0-r7,lr
8000720a:	1a 97       	mov	r7,sp
8000720c:	20 3d       	sub	sp,12
8000720e:	10 9c       	mov	r12,r8
80007210:	12 9e       	mov	lr,r9
80007212:	14 93       	mov	r3,r10
80007214:	58 09       	cp.w	r9,0
80007216:	e0 81 00 bd 	brne	80007390 <__avr32_udiv64+0x188>
8000721a:	16 38       	cp.w	r8,r11
8000721c:	e0 88 00 40 	brls	8000729c <__avr32_udiv64+0x94>
80007220:	f0 08 12 00 	clz	r8,r8
80007224:	c0 d0       	breq	8000723e <__avr32_udiv64+0x36>
80007226:	f6 08 09 4b 	lsl	r11,r11,r8
8000722a:	f0 09 11 20 	rsub	r9,r8,32
8000722e:	f8 08 09 4c 	lsl	r12,r12,r8
80007232:	f4 09 0a 49 	lsr	r9,r10,r9
80007236:	f4 08 09 43 	lsl	r3,r10,r8
8000723a:	f3 eb 10 0b 	or	r11,r9,r11
8000723e:	f8 0e 16 10 	lsr	lr,r12,0x10
80007242:	f5 dc c0 10 	bfextu	r10,r12,0x0,0x10
80007246:	f6 0e 0d 00 	divu	r0,r11,lr
8000724a:	e6 0b 16 10 	lsr	r11,r3,0x10
8000724e:	00 99       	mov	r9,r0
80007250:	f7 e1 11 0b 	or	r11,r11,r1<<0x10
80007254:	e0 0a 02 48 	mul	r8,r0,r10
80007258:	10 3b       	cp.w	r11,r8
8000725a:	c0 a2       	brcc	8000726e <__avr32_udiv64+0x66>
8000725c:	20 19       	sub	r9,1
8000725e:	18 0b       	add	r11,r12
80007260:	18 3b       	cp.w	r11,r12
80007262:	c0 63       	brcs	8000726e <__avr32_udiv64+0x66>
80007264:	10 3b       	cp.w	r11,r8
80007266:	f7 b9 03 01 	sublo	r9,1
8000726a:	f7 dc e3 0b 	addcs	r11,r11,r12
8000726e:	f6 08 01 01 	sub	r1,r11,r8
80007272:	e7 d3 c0 10 	bfextu	r3,r3,0x0,0x10
80007276:	e2 0e 0d 00 	divu	r0,r1,lr
8000727a:	e7 e1 11 03 	or	r3,r3,r1<<0x10
8000727e:	00 98       	mov	r8,r0
80007280:	e0 0a 02 4a 	mul	r10,r0,r10
80007284:	14 33       	cp.w	r3,r10
80007286:	c0 82       	brcc	80007296 <__avr32_udiv64+0x8e>
80007288:	20 18       	sub	r8,1
8000728a:	18 03       	add	r3,r12
8000728c:	18 33       	cp.w	r3,r12
8000728e:	c0 43       	brcs	80007296 <__avr32_udiv64+0x8e>
80007290:	14 33       	cp.w	r3,r10
80007292:	f7 b8 03 01 	sublo	r8,1
80007296:	f1 e9 11 08 	or	r8,r8,r9<<0x10
8000729a:	cd f8       	rjmp	80007458 <__avr32_udiv64+0x250>
8000729c:	58 08       	cp.w	r8,0
8000729e:	c0 51       	brne	800072a8 <__avr32_udiv64+0xa0>
800072a0:	30 19       	mov	r9,1
800072a2:	f2 08 0d 08 	divu	r8,r9,r8
800072a6:	10 9c       	mov	r12,r8
800072a8:	f8 06 12 00 	clz	r6,r12
800072ac:	c0 41       	brne	800072b4 <__avr32_udiv64+0xac>
800072ae:	18 1b       	sub	r11,r12
800072b0:	30 19       	mov	r9,1
800072b2:	c4 08       	rjmp	80007332 <__avr32_udiv64+0x12a>
800072b4:	ec 01 11 20 	rsub	r1,r6,32
800072b8:	f4 01 0a 49 	lsr	r9,r10,r1
800072bc:	f8 06 09 4c 	lsl	r12,r12,r6
800072c0:	f6 06 09 48 	lsl	r8,r11,r6
800072c4:	f6 01 0a 41 	lsr	r1,r11,r1
800072c8:	f3 e8 10 08 	or	r8,r9,r8
800072cc:	f8 03 16 10 	lsr	r3,r12,0x10
800072d0:	eb dc c0 10 	bfextu	r5,r12,0x0,0x10
800072d4:	e2 03 0d 00 	divu	r0,r1,r3
800072d8:	f0 0b 16 10 	lsr	r11,r8,0x10
800072dc:	00 9e       	mov	lr,r0
800072de:	f7 e1 11 0b 	or	r11,r11,r1<<0x10
800072e2:	e0 05 02 49 	mul	r9,r0,r5
800072e6:	12 3b       	cp.w	r11,r9
800072e8:	c0 a2       	brcc	800072fc <__avr32_udiv64+0xf4>
800072ea:	20 1e       	sub	lr,1
800072ec:	18 0b       	add	r11,r12
800072ee:	18 3b       	cp.w	r11,r12
800072f0:	c0 63       	brcs	800072fc <__avr32_udiv64+0xf4>
800072f2:	12 3b       	cp.w	r11,r9
800072f4:	f7 be 03 01 	sublo	lr,1
800072f8:	f7 dc e3 0b 	addcs	r11,r11,r12
800072fc:	12 1b       	sub	r11,r9
800072fe:	f1 d8 c0 10 	bfextu	r8,r8,0x0,0x10
80007302:	f6 03 0d 02 	divu	r2,r11,r3
80007306:	f1 e3 11 08 	or	r8,r8,r3<<0x10
8000730a:	04 99       	mov	r9,r2
8000730c:	e4 05 02 4b 	mul	r11,r2,r5
80007310:	16 38       	cp.w	r8,r11
80007312:	c0 a2       	brcc	80007326 <__avr32_udiv64+0x11e>
80007314:	20 19       	sub	r9,1
80007316:	18 08       	add	r8,r12
80007318:	18 38       	cp.w	r8,r12
8000731a:	c0 63       	brcs	80007326 <__avr32_udiv64+0x11e>
8000731c:	16 38       	cp.w	r8,r11
8000731e:	f7 b9 03 01 	sublo	r9,1
80007322:	f1 dc e3 08 	addcs	r8,r8,r12
80007326:	f4 06 09 43 	lsl	r3,r10,r6
8000732a:	f0 0b 01 0b 	sub	r11,r8,r11
8000732e:	f3 ee 11 09 	or	r9,r9,lr<<0x10
80007332:	f8 06 16 10 	lsr	r6,r12,0x10
80007336:	fd dc c0 10 	bfextu	lr,r12,0x0,0x10
8000733a:	f6 06 0d 00 	divu	r0,r11,r6
8000733e:	e6 0b 16 10 	lsr	r11,r3,0x10
80007342:	00 9a       	mov	r10,r0
80007344:	f7 e1 11 0b 	or	r11,r11,r1<<0x10
80007348:	e0 0e 02 48 	mul	r8,r0,lr
8000734c:	10 3b       	cp.w	r11,r8
8000734e:	c0 a2       	brcc	80007362 <__avr32_udiv64+0x15a>
80007350:	20 1a       	sub	r10,1
80007352:	18 0b       	add	r11,r12
80007354:	18 3b       	cp.w	r11,r12
80007356:	c0 63       	brcs	80007362 <__avr32_udiv64+0x15a>
80007358:	10 3b       	cp.w	r11,r8
8000735a:	f7 ba 03 01 	sublo	r10,1
8000735e:	f7 dc e3 0b 	addcs	r11,r11,r12
80007362:	f6 08 01 01 	sub	r1,r11,r8
80007366:	e7 d3 c0 10 	bfextu	r3,r3,0x0,0x10
8000736a:	e2 06 0d 00 	divu	r0,r1,r6
8000736e:	e7 e1 11 03 	or	r3,r3,r1<<0x10
80007372:	00 98       	mov	r8,r0
80007374:	e0 0e 02 4b 	mul	r11,r0,lr
80007378:	16 33       	cp.w	r3,r11
8000737a:	c0 82       	brcc	8000738a <__avr32_udiv64+0x182>
8000737c:	20 18       	sub	r8,1
8000737e:	18 03       	add	r3,r12
80007380:	18 33       	cp.w	r3,r12
80007382:	c0 43       	brcs	8000738a <__avr32_udiv64+0x182>
80007384:	16 33       	cp.w	r3,r11
80007386:	f7 b8 03 01 	sublo	r8,1
8000738a:	f1 ea 11 08 	or	r8,r8,r10<<0x10
8000738e:	c6 98       	rjmp	80007460 <__avr32_udiv64+0x258>
80007390:	16 39       	cp.w	r9,r11
80007392:	e0 8b 00 65 	brhi	8000745c <__avr32_udiv64+0x254>
80007396:	f2 09 12 00 	clz	r9,r9
8000739a:	c0 b1       	brne	800073b0 <__avr32_udiv64+0x1a8>
8000739c:	10 3a       	cp.w	r10,r8
8000739e:	5f 2a       	srhs	r10
800073a0:	1c 3b       	cp.w	r11,lr
800073a2:	5f b8       	srhi	r8
800073a4:	10 4a       	or	r10,r8
800073a6:	f2 0a 18 00 	cp.b	r10,r9
800073aa:	c5 90       	breq	8000745c <__avr32_udiv64+0x254>
800073ac:	30 18       	mov	r8,1
800073ae:	c5 98       	rjmp	80007460 <__avr32_udiv64+0x258>
800073b0:	f0 09 09 46 	lsl	r6,r8,r9
800073b4:	f2 03 11 20 	rsub	r3,r9,32
800073b8:	fc 09 09 4e 	lsl	lr,lr,r9
800073bc:	f0 03 0a 48 	lsr	r8,r8,r3
800073c0:	f6 09 09 4c 	lsl	r12,r11,r9
800073c4:	f4 03 0a 42 	lsr	r2,r10,r3
800073c8:	ef 46 ff f4 	st.w	r7[-12],r6
800073cc:	f6 03 0a 43 	lsr	r3,r11,r3
800073d0:	18 42       	or	r2,r12
800073d2:	f1 ee 10 0c 	or	r12,r8,lr
800073d6:	f8 01 16 10 	lsr	r1,r12,0x10
800073da:	ed dc c0 10 	bfextu	r6,r12,0x0,0x10
800073de:	e6 01 0d 04 	divu	r4,r3,r1
800073e2:	e4 03 16 10 	lsr	r3,r2,0x10
800073e6:	08 9e       	mov	lr,r4
800073e8:	e7 e5 11 03 	or	r3,r3,r5<<0x10
800073ec:	e8 06 02 48 	mul	r8,r4,r6
800073f0:	10 33       	cp.w	r3,r8
800073f2:	c0 a2       	brcc	80007406 <__avr32_udiv64+0x1fe>
800073f4:	20 1e       	sub	lr,1
800073f6:	18 03       	add	r3,r12
800073f8:	18 33       	cp.w	r3,r12
800073fa:	c0 63       	brcs	80007406 <__avr32_udiv64+0x1fe>
800073fc:	10 33       	cp.w	r3,r8
800073fe:	f7 be 03 01 	sublo	lr,1
80007402:	e7 dc e3 03 	addcs	r3,r3,r12
80007406:	10 13       	sub	r3,r8
80007408:	f7 d2 c0 10 	bfextu	r11,r2,0x0,0x10
8000740c:	e6 01 0d 00 	divu	r0,r3,r1
80007410:	f7 e1 11 0b 	or	r11,r11,r1<<0x10
80007414:	00 98       	mov	r8,r0
80007416:	e0 06 02 46 	mul	r6,r0,r6
8000741a:	0c 3b       	cp.w	r11,r6
8000741c:	c0 a2       	brcc	80007430 <__avr32_udiv64+0x228>
8000741e:	20 18       	sub	r8,1
80007420:	18 0b       	add	r11,r12
80007422:	18 3b       	cp.w	r11,r12
80007424:	c0 63       	brcs	80007430 <__avr32_udiv64+0x228>
80007426:	0c 3b       	cp.w	r11,r6
80007428:	f7 dc e3 0b 	addcs	r11,r11,r12
8000742c:	f7 b8 03 01 	sublo	r8,1
80007430:	f1 ee 11 08 	or	r8,r8,lr<<0x10
80007434:	ee f4 ff f4 	ld.w	r4,r7[-12]
80007438:	0c 1b       	sub	r11,r6
8000743a:	f0 04 06 42 	mulu.d	r2,r8,r4
8000743e:	06 95       	mov	r5,r3
80007440:	16 35       	cp.w	r5,r11
80007442:	e0 8b 00 0a 	brhi	80007456 <__avr32_udiv64+0x24e>
80007446:	5f 0b       	sreq	r11
80007448:	f4 09 09 49 	lsl	r9,r10,r9
8000744c:	12 32       	cp.w	r2,r9
8000744e:	5f b9       	srhi	r9
80007450:	f7 e9 00 09 	and	r9,r11,r9
80007454:	c0 60       	breq	80007460 <__avr32_udiv64+0x258>
80007456:	20 18       	sub	r8,1
80007458:	30 09       	mov	r9,0
8000745a:	c0 38       	rjmp	80007460 <__avr32_udiv64+0x258>
8000745c:	30 09       	mov	r9,0
8000745e:	12 98       	mov	r8,r9
80007460:	10 9a       	mov	r10,r8
80007462:	12 93       	mov	r3,r9
80007464:	10 92       	mov	r2,r8
80007466:	12 9b       	mov	r11,r9
80007468:	2f dd       	sub	sp,-12
8000746a:	d8 32       	popm	r0-r7,pc

8000746c <memcpy>:
8000746c:	58 8a       	cp.w	r10,8
8000746e:	c2 f5       	brlt	800074cc <memcpy+0x60>
80007470:	f9 eb 10 09 	or	r9,r12,r11
80007474:	e2 19 00 03 	andl	r9,0x3,COH
80007478:	e0 81 00 97 	brne	800075a6 <memcpy+0x13a>
8000747c:	e0 4a 00 20 	cp.w	r10,32
80007480:	c3 b4       	brge	800074f6 <memcpy+0x8a>
80007482:	f4 08 14 02 	asr	r8,r10,0x2
80007486:	f0 09 11 08 	rsub	r9,r8,8
8000748a:	fe 09 00 2f 	add	pc,pc,r9<<0x2
8000748e:	76 69       	ld.w	r9,r11[0x18]
80007490:	99 69       	st.w	r12[0x18],r9
80007492:	76 59       	ld.w	r9,r11[0x14]
80007494:	99 59       	st.w	r12[0x14],r9
80007496:	76 49       	ld.w	r9,r11[0x10]
80007498:	99 49       	st.w	r12[0x10],r9
8000749a:	76 39       	ld.w	r9,r11[0xc]
8000749c:	99 39       	st.w	r12[0xc],r9
8000749e:	76 29       	ld.w	r9,r11[0x8]
800074a0:	99 29       	st.w	r12[0x8],r9
800074a2:	76 19       	ld.w	r9,r11[0x4]
800074a4:	99 19       	st.w	r12[0x4],r9
800074a6:	76 09       	ld.w	r9,r11[0x0]
800074a8:	99 09       	st.w	r12[0x0],r9
800074aa:	f6 08 00 2b 	add	r11,r11,r8<<0x2
800074ae:	f8 08 00 28 	add	r8,r12,r8<<0x2
800074b2:	e0 1a 00 03 	andl	r10,0x3
800074b6:	f4 0a 11 04 	rsub	r10,r10,4
800074ba:	fe 0a 00 2f 	add	pc,pc,r10<<0x2
800074be:	17 a9       	ld.ub	r9,r11[0x2]
800074c0:	b0 a9       	st.b	r8[0x2],r9
800074c2:	17 99       	ld.ub	r9,r11[0x1]
800074c4:	b0 99       	st.b	r8[0x1],r9
800074c6:	17 89       	ld.ub	r9,r11[0x0]
800074c8:	b0 89       	st.b	r8[0x0],r9
800074ca:	5e fc       	retal	r12
800074cc:	f4 0a 11 09 	rsub	r10,r10,9
800074d0:	fe 0a 00 2f 	add	pc,pc,r10<<0x2
800074d4:	17 f9       	ld.ub	r9,r11[0x7]
800074d6:	b8 f9       	st.b	r12[0x7],r9
800074d8:	17 e9       	ld.ub	r9,r11[0x6]
800074da:	b8 e9       	st.b	r12[0x6],r9
800074dc:	17 d9       	ld.ub	r9,r11[0x5]
800074de:	b8 d9       	st.b	r12[0x5],r9
800074e0:	17 c9       	ld.ub	r9,r11[0x4]
800074e2:	b8 c9       	st.b	r12[0x4],r9
800074e4:	17 b9       	ld.ub	r9,r11[0x3]
800074e6:	b8 b9       	st.b	r12[0x3],r9
800074e8:	17 a9       	ld.ub	r9,r11[0x2]
800074ea:	b8 a9       	st.b	r12[0x2],r9
800074ec:	17 99       	ld.ub	r9,r11[0x1]
800074ee:	b8 99       	st.b	r12[0x1],r9
800074f0:	17 89       	ld.ub	r9,r11[0x0]
800074f2:	b8 89       	st.b	r12[0x0],r9
800074f4:	5e fc       	retal	r12
800074f6:	eb cd 40 c0 	pushm	r6-r7,lr
800074fa:	18 99       	mov	r9,r12
800074fc:	22 0a       	sub	r10,32
800074fe:	b7 07       	ld.d	r6,r11++
80007500:	b3 26       	st.d	r9++,r6
80007502:	b7 07       	ld.d	r6,r11++
80007504:	b3 26       	st.d	r9++,r6
80007506:	b7 07       	ld.d	r6,r11++
80007508:	b3 26       	st.d	r9++,r6
8000750a:	b7 07       	ld.d	r6,r11++
8000750c:	b3 26       	st.d	r9++,r6
8000750e:	22 0a       	sub	r10,32
80007510:	cf 74       	brge	800074fe <memcpy+0x92>
80007512:	2f 0a       	sub	r10,-16
80007514:	c0 65       	brlt	80007520 <memcpy+0xb4>
80007516:	b7 07       	ld.d	r6,r11++
80007518:	b3 26       	st.d	r9++,r6
8000751a:	b7 07       	ld.d	r6,r11++
8000751c:	b3 26       	st.d	r9++,r6
8000751e:	21 0a       	sub	r10,16
80007520:	5c 3a       	neg	r10
80007522:	fe 0a 00 3f 	add	pc,pc,r10<<0x3
80007526:	d7 03       	nop
80007528:	d7 03       	nop
8000752a:	f7 36 00 0e 	ld.ub	r6,r11[14]
8000752e:	f3 66 00 0e 	st.b	r9[14],r6
80007532:	f7 36 00 0d 	ld.ub	r6,r11[13]
80007536:	f3 66 00 0d 	st.b	r9[13],r6
8000753a:	f7 36 00 0c 	ld.ub	r6,r11[12]
8000753e:	f3 66 00 0c 	st.b	r9[12],r6
80007542:	f7 36 00 0b 	ld.ub	r6,r11[11]
80007546:	f3 66 00 0b 	st.b	r9[11],r6
8000754a:	f7 36 00 0a 	ld.ub	r6,r11[10]
8000754e:	f3 66 00 0a 	st.b	r9[10],r6
80007552:	f7 36 00 09 	ld.ub	r6,r11[9]
80007556:	f3 66 00 09 	st.b	r9[9],r6
8000755a:	f7 36 00 08 	ld.ub	r6,r11[8]
8000755e:	f3 66 00 08 	st.b	r9[8],r6
80007562:	f7 36 00 07 	ld.ub	r6,r11[7]
80007566:	f3 66 00 07 	st.b	r9[7],r6
8000756a:	f7 36 00 06 	ld.ub	r6,r11[6]
8000756e:	f3 66 00 06 	st.b	r9[6],r6
80007572:	f7 36 00 05 	ld.ub	r6,r11[5]
80007576:	f3 66 00 05 	st.b	r9[5],r6
8000757a:	f7 36 00 04 	ld.ub	r6,r11[4]
8000757e:	f3 66 00 04 	st.b	r9[4],r6
80007582:	f7 36 00 03 	ld.ub	r6,r11[3]
80007586:	f3 66 00 03 	st.b	r9[3],r6
8000758a:	f7 36 00 02 	ld.ub	r6,r11[2]
8000758e:	f3 66 00 02 	st.b	r9[2],r6
80007592:	f7 36 00 01 	ld.ub	r6,r11[1]
80007596:	f3 66 00 01 	st.b	r9[1],r6
8000759a:	f7 36 00 00 	ld.ub	r6,r11[0]
8000759e:	f3 66 00 00 	st.b	r9[0],r6
800075a2:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
800075a6:	20 1a       	sub	r10,1
800075a8:	f6 0a 07 09 	ld.ub	r9,r11[r10]
800075ac:	f8 0a 0b 09 	st.b	r12[r10],r9
800075b0:	cf b1       	brne	800075a6 <memcpy+0x13a>
800075b2:	5e fc       	retal	r12

800075b4 <sprintf>:
800075b4:	d4 01       	pushm	lr
800075b6:	21 7d       	sub	sp,92
800075b8:	e0 68 ff ff 	mov	r8,65535
800075bc:	ea 18 7f ff 	orh	r8,0x7fff
800075c0:	50 58       	stdsp	sp[0x14],r8
800075c2:	50 28       	stdsp	sp[0x8],r8
800075c4:	e0 68 02 08 	mov	r8,520
800075c8:	ba 68       	st.h	sp[0xc],r8
800075ca:	3f f8       	mov	r8,-1
800075cc:	ba 78       	st.h	sp[0xe],r8
800075ce:	e0 68 00 f8 	mov	r8,248
800075d2:	50 4c       	stdsp	sp[0x10],r12
800075d4:	16 9a       	mov	r10,r11
800075d6:	50 0c       	stdsp	sp[0x0],r12
800075d8:	fa c9 ff a0 	sub	r9,sp,-96
800075dc:	70 0c       	ld.w	r12,r8[0x0]
800075de:	1a 9b       	mov	r11,sp
800075e0:	c9 ed       	rcall	8000791c <_vfprintf_r>
800075e2:	30 09       	mov	r9,0
800075e4:	40 08       	lddsp	r8,sp[0x0]
800075e6:	b0 89       	st.b	r8[0x0],r9
800075e8:	2e 9d       	sub	sp,-92
800075ea:	d8 02       	popm	pc

800075ec <get_arg>:
800075ec:	d4 31       	pushm	r0-r7,lr
800075ee:	20 8d       	sub	sp,32
800075f0:	fa c4 ff bc 	sub	r4,sp,-68
800075f4:	50 4b       	stdsp	sp[0x10],r11
800075f6:	68 2e       	ld.w	lr,r4[0x8]
800075f8:	50 58       	stdsp	sp[0x14],r8
800075fa:	12 96       	mov	r6,r9
800075fc:	7c 0b       	ld.w	r11,lr[0x0]
800075fe:	70 05       	ld.w	r5,r8[0x0]
80007600:	50 6e       	stdsp	sp[0x18],lr
80007602:	58 0b       	cp.w	r11,0
80007604:	f4 0b 17 00 	moveq	r11,r10
80007608:	68 03       	ld.w	r3,r4[0x0]
8000760a:	68 11       	ld.w	r1,r4[0x4]
8000760c:	40 49       	lddsp	r9,sp[0x10]
8000760e:	30 08       	mov	r8,0
80007610:	c2 89       	rjmp	80007860 <get_arg+0x274>
80007612:	2f fb       	sub	r11,-1
80007614:	32 5c       	mov	r12,37
80007616:	17 8a       	ld.ub	r10,r11[0x0]
80007618:	f8 0a 18 00 	cp.b	r10,r12
8000761c:	5f 1e       	srne	lr
8000761e:	f0 0a 18 00 	cp.b	r10,r8
80007622:	5f 1c       	srne	r12
80007624:	fd ec 00 0c 	and	r12,lr,r12
80007628:	f0 0c 18 00 	cp.b	r12,r8
8000762c:	cf 31       	brne	80007612 <get_arg+0x26>
8000762e:	58 0a       	cp.w	r10,0
80007630:	e0 80 01 25 	breq	8000787a <get_arg+0x28e>
80007634:	30 0c       	mov	r12,0
80007636:	3f fa       	mov	r10,-1
80007638:	18 90       	mov	r0,r12
8000763a:	50 3a       	stdsp	sp[0xc],r10
8000763c:	18 94       	mov	r4,r12
8000763e:	18 92       	mov	r2,r12
80007640:	f8 0c 00 3c 	add	r12,r12,r12<<0x3
80007644:	16 97       	mov	r7,r11
80007646:	50 7c       	stdsp	sp[0x1c],r12
80007648:	fe cc a4 4c 	sub	r12,pc,-23476
8000764c:	0f 3a       	ld.ub	r10,r7++
8000764e:	f8 0a 07 0e 	ld.ub	lr,r12[r10]
80007652:	40 7c       	lddsp	r12,sp[0x1c]
80007654:	1c 0c       	add	r12,lr
80007656:	fe ce a5 22 	sub	lr,pc,-23262
8000765a:	fc 0c 07 0e 	ld.ub	lr,lr[r12]
8000765e:	20 1e       	sub	lr,1
80007660:	50 0e       	stdsp	sp[0x0],lr
80007662:	fe ce a5 9a 	sub	lr,pc,-23142
80007666:	fc 0c 07 0c 	ld.ub	r12,lr[r12]
8000766a:	50 7c       	stdsp	sp[0x1c],r12
8000766c:	40 0c       	lddsp	r12,sp[0x0]
8000766e:	58 7c       	cp.w	r12,7
80007670:	e0 8b 00 f1 	brhi	80007852 <get_arg+0x266>
80007674:	fe ce a7 4c 	sub	lr,pc,-22708
80007678:	fc 0c 03 2f 	ld.w	pc,lr[r12<<0x2]
8000767c:	36 8b       	mov	r11,104
8000767e:	f6 0a 18 00 	cp.b	r10,r11
80007682:	e0 80 00 e8 	breq	80007852 <get_arg+0x266>
80007686:	37 1b       	mov	r11,113
80007688:	f6 0a 18 00 	cp.b	r10,r11
8000768c:	c0 70       	breq	8000769a <get_arg+0xae>
8000768e:	34 cb       	mov	r11,76
80007690:	f6 0a 18 00 	cp.b	r10,r11
80007694:	c0 51       	brne	8000769e <get_arg+0xb2>
80007696:	a3 b4       	sbr	r4,0x3
80007698:	cd d8       	rjmp	80007852 <get_arg+0x266>
8000769a:	a5 b4       	sbr	r4,0x5
8000769c:	cd b8       	rjmp	80007852 <get_arg+0x266>
8000769e:	08 9a       	mov	r10,r4
800076a0:	0e 9b       	mov	r11,r7
800076a2:	a5 aa       	sbr	r10,0x4
800076a4:	17 3c       	ld.ub	r12,r11++
800076a6:	a5 b4       	sbr	r4,0x5
800076a8:	36 ce       	mov	lr,108
800076aa:	fc 0c 18 00 	cp.b	r12,lr
800076ae:	e0 80 00 d3 	breq	80007854 <get_arg+0x268>
800076b2:	14 94       	mov	r4,r10
800076b4:	cc f8       	rjmp	80007852 <get_arg+0x266>
800076b6:	eb d5 c0 05 	bfextu	r5,r5,0x0,0x5
800076ba:	36 7c       	mov	r12,103
800076bc:	f8 0a 18 00 	cp.b	r10,r12
800076c0:	e0 8b 00 27 	brhi	8000770e <get_arg+0x122>
800076c4:	36 5b       	mov	r11,101
800076c6:	f6 0a 18 00 	cp.b	r10,r11
800076ca:	c4 82       	brcc	8000775a <get_arg+0x16e>
800076cc:	34 fb       	mov	r11,79
800076ce:	f6 0a 18 00 	cp.b	r10,r11
800076d2:	c4 80       	breq	80007762 <get_arg+0x176>
800076d4:	e0 8b 00 0c 	brhi	800076ec <get_arg+0x100>
800076d8:	34 5b       	mov	r11,69
800076da:	f6 0a 18 00 	cp.b	r10,r11
800076de:	c3 e0       	breq	8000775a <get_arg+0x16e>
800076e0:	34 7b       	mov	r11,71
800076e2:	f6 0a 18 00 	cp.b	r10,r11
800076e6:	c3 a0       	breq	8000775a <get_arg+0x16e>
800076e8:	34 4b       	mov	r11,68
800076ea:	c0 88       	rjmp	800076fa <get_arg+0x10e>
800076ec:	35 8b       	mov	r11,88
800076ee:	f6 0a 18 00 	cp.b	r10,r11
800076f2:	c2 c0       	breq	8000774a <get_arg+0x15e>
800076f4:	e0 8b 00 07 	brhi	80007702 <get_arg+0x116>
800076f8:	35 5b       	mov	r11,85
800076fa:	f6 0a 18 00 	cp.b	r10,r11
800076fe:	c3 51       	brne	80007768 <get_arg+0x17c>
80007700:	c3 18       	rjmp	80007762 <get_arg+0x176>
80007702:	36 3b       	mov	r11,99
80007704:	f6 0a 18 00 	cp.b	r10,r11
80007708:	c2 f0       	breq	80007766 <get_arg+0x17a>
8000770a:	36 4b       	mov	r11,100
8000770c:	c0 e8       	rjmp	80007728 <get_arg+0x13c>
8000770e:	37 0b       	mov	r11,112
80007710:	f6 0a 18 00 	cp.b	r10,r11
80007714:	c2 50       	breq	8000775e <get_arg+0x172>
80007716:	e0 8b 00 0d 	brhi	80007730 <get_arg+0x144>
8000771a:	36 eb       	mov	r11,110
8000771c:	f6 0a 18 00 	cp.b	r10,r11
80007720:	c1 f0       	breq	8000775e <get_arg+0x172>
80007722:	e0 8b 00 14 	brhi	8000774a <get_arg+0x15e>
80007726:	36 9b       	mov	r11,105
80007728:	f6 0a 18 00 	cp.b	r10,r11
8000772c:	c1 e1       	brne	80007768 <get_arg+0x17c>
8000772e:	c0 e8       	rjmp	8000774a <get_arg+0x15e>
80007730:	37 5b       	mov	r11,117
80007732:	f6 0a 18 00 	cp.b	r10,r11
80007736:	c0 a0       	breq	8000774a <get_arg+0x15e>
80007738:	37 8b       	mov	r11,120
8000773a:	f6 0a 18 00 	cp.b	r10,r11
8000773e:	c0 60       	breq	8000774a <get_arg+0x15e>
80007740:	37 3b       	mov	r11,115
80007742:	f6 0a 18 00 	cp.b	r10,r11
80007746:	c1 11       	brne	80007768 <get_arg+0x17c>
80007748:	c0 b8       	rjmp	8000775e <get_arg+0x172>
8000774a:	ed b4 00 04 	bld	r4,0x4
8000774e:	c0 a0       	breq	80007762 <get_arg+0x176>
80007750:	ed b4 00 05 	bld	r4,0x5
80007754:	c0 91       	brne	80007766 <get_arg+0x17a>
80007756:	30 20       	mov	r0,2
80007758:	c0 88       	rjmp	80007768 <get_arg+0x17c>
8000775a:	30 40       	mov	r0,4
8000775c:	c0 68       	rjmp	80007768 <get_arg+0x17c>
8000775e:	30 30       	mov	r0,3
80007760:	c0 48       	rjmp	80007768 <get_arg+0x17c>
80007762:	30 10       	mov	r0,1
80007764:	c0 28       	rjmp	80007768 <get_arg+0x17c>
80007766:	30 00       	mov	r0,0
80007768:	40 3b       	lddsp	r11,sp[0xc]
8000776a:	5b fb       	cp.w	r11,-1
8000776c:	c0 40       	breq	80007774 <get_arg+0x188>
8000776e:	e2 0b 09 20 	st.w	r1[r11<<0x2],r0
80007772:	c7 08       	rjmp	80007852 <get_arg+0x266>
80007774:	58 60       	cp.w	r0,6
80007776:	e0 8b 00 6e 	brhi	80007852 <get_arg+0x266>
8000777a:	6c 0a       	ld.w	r10,r6[0x0]
8000777c:	ea cc ff ff 	sub	r12,r5,-1
80007780:	fe ce a8 38 	sub	lr,pc,-22472
80007784:	fc 00 03 2f 	ld.w	pc,lr[r0<<0x2]
80007788:	f4 cb ff f8 	sub	r11,r10,-8
8000778c:	8d 0b       	st.w	r6[0x0],r11
8000778e:	f4 ea 00 00 	ld.d	r10,r10[0]
80007792:	e6 05 08 3a 	st.d	r3[r5<<0x3],r10
80007796:	c0 f8       	rjmp	800077b4 <get_arg+0x1c8>
80007798:	f4 cb ff fc 	sub	r11,r10,-4
8000779c:	8d 0b       	st.w	r6[0x0],r11
8000779e:	74 0a       	ld.w	r10,r10[0x0]
800077a0:	e6 05 09 3a 	st.w	r3[r5<<0x3],r10
800077a4:	c0 88       	rjmp	800077b4 <get_arg+0x1c8>
800077a6:	f4 cb ff f8 	sub	r11,r10,-8
800077aa:	8d 0b       	st.w	r6[0x0],r11
800077ac:	f4 ea 00 00 	ld.d	r10,r10[0]
800077b0:	e6 05 08 3a 	st.d	r3[r5<<0x3],r10
800077b4:	0e 9b       	mov	r11,r7
800077b6:	18 95       	mov	r5,r12
800077b8:	c4 e8       	rjmp	80007854 <get_arg+0x268>
800077ba:	62 0a       	ld.w	r10,r1[0x0]
800077bc:	5b fa       	cp.w	r10,-1
800077be:	c0 b1       	brne	800077d4 <get_arg+0x1e8>
800077c0:	50 19       	stdsp	sp[0x4],r9
800077c2:	50 28       	stdsp	sp[0x8],r8
800077c4:	e0 6a 00 80 	mov	r10,128
800077c8:	30 0b       	mov	r11,0
800077ca:	02 9c       	mov	r12,r1
800077cc:	e0 a0 1d 78 	rcall	8000b2bc <memset>
800077d0:	40 28       	lddsp	r8,sp[0x8]
800077d2:	40 19       	lddsp	r9,sp[0x4]
800077d4:	e4 cc 00 01 	sub	r12,r2,1
800077d8:	0e 9b       	mov	r11,r7
800077da:	50 3c       	stdsp	sp[0xc],r12
800077dc:	f2 0c 0c 49 	max	r9,r9,r12
800077e0:	c3 a8       	rjmp	80007854 <get_arg+0x268>
800077e2:	62 0a       	ld.w	r10,r1[0x0]
800077e4:	5b fa       	cp.w	r10,-1
800077e6:	c0 b1       	brne	800077fc <get_arg+0x210>
800077e8:	50 19       	stdsp	sp[0x4],r9
800077ea:	50 28       	stdsp	sp[0x8],r8
800077ec:	e0 6a 00 80 	mov	r10,128
800077f0:	30 0b       	mov	r11,0
800077f2:	02 9c       	mov	r12,r1
800077f4:	e0 a0 1d 64 	rcall	8000b2bc <memset>
800077f8:	40 28       	lddsp	r8,sp[0x8]
800077fa:	40 19       	lddsp	r9,sp[0x4]
800077fc:	20 12       	sub	r2,1
800077fe:	30 0a       	mov	r10,0
80007800:	0e 9b       	mov	r11,r7
80007802:	e2 02 09 2a 	st.w	r1[r2<<0x2],r10
80007806:	f2 02 0c 49 	max	r9,r9,r2
8000780a:	c2 58       	rjmp	80007854 <get_arg+0x268>
8000780c:	16 97       	mov	r7,r11
8000780e:	6c 0a       	ld.w	r10,r6[0x0]
80007810:	f4 cb ff fc 	sub	r11,r10,-4
80007814:	8d 0b       	st.w	r6[0x0],r11
80007816:	74 0a       	ld.w	r10,r10[0x0]
80007818:	0e 9b       	mov	r11,r7
8000781a:	e6 05 09 3a 	st.w	r3[r5<<0x3],r10
8000781e:	2f f5       	sub	r5,-1
80007820:	c1 a8       	rjmp	80007854 <get_arg+0x268>
80007822:	f4 c2 00 30 	sub	r2,r10,48
80007826:	c0 68       	rjmp	80007832 <get_arg+0x246>
80007828:	e4 02 00 22 	add	r2,r2,r2<<0x2
8000782c:	2f f7       	sub	r7,-1
8000782e:	f4 02 00 12 	add	r2,r10,r2<<0x1
80007832:	0f 8a       	ld.ub	r10,r7[0x0]
80007834:	58 0a       	cp.w	r10,0
80007836:	c0 e0       	breq	80007852 <get_arg+0x266>
80007838:	23 0a       	sub	r10,48
8000783a:	58 9a       	cp.w	r10,9
8000783c:	fe 98 ff f6 	brls	80007828 <get_arg+0x23c>
80007840:	c0 98       	rjmp	80007852 <get_arg+0x266>
80007842:	2f f7       	sub	r7,-1
80007844:	0f 8a       	ld.ub	r10,r7[0x0]
80007846:	58 0a       	cp.w	r10,0
80007848:	c0 50       	breq	80007852 <get_arg+0x266>
8000784a:	23 0a       	sub	r10,48
8000784c:	58 9a       	cp.w	r10,9
8000784e:	fe 98 ff fa 	brls	80007842 <get_arg+0x256>
80007852:	0e 9b       	mov	r11,r7
80007854:	40 7c       	lddsp	r12,sp[0x1c]
80007856:	30 ba       	mov	r10,11
80007858:	f4 0c 18 00 	cp.b	r12,r10
8000785c:	fe 91 fe f2 	brne	80007640 <get_arg+0x54>
80007860:	40 42       	lddsp	r2,sp[0x10]
80007862:	17 8c       	ld.ub	r12,r11[0x0]
80007864:	0a 32       	cp.w	r2,r5
80007866:	5f 4a       	srge	r10
80007868:	f0 0c 18 00 	cp.b	r12,r8
8000786c:	5f 1c       	srne	r12
8000786e:	f9 ea 00 0a 	and	r10,r12,r10
80007872:	f0 0a 18 00 	cp.b	r10,r8
80007876:	fe 91 fe cf 	brne	80007614 <get_arg+0x28>
8000787a:	30 08       	mov	r8,0
8000787c:	40 4e       	lddsp	lr,sp[0x10]
8000787e:	17 8a       	ld.ub	r10,r11[0x0]
80007880:	e2 05 00 21 	add	r1,r1,r5<<0x2
80007884:	f0 0a 18 00 	cp.b	r10,r8
80007888:	fc 09 17 10 	movne	r9,lr
8000788c:	e6 05 00 38 	add	r8,r3,r5<<0x3
80007890:	06 9e       	mov	lr,r3
80007892:	c2 a8       	rjmp	800078e6 <get_arg+0x2fa>
80007894:	62 0a       	ld.w	r10,r1[0x0]
80007896:	58 3a       	cp.w	r10,3
80007898:	c1 e0       	breq	800078d4 <get_arg+0x2e8>
8000789a:	e0 89 00 07 	brgt	800078a8 <get_arg+0x2bc>
8000789e:	58 1a       	cp.w	r10,1
800078a0:	c1 a0       	breq	800078d4 <get_arg+0x2e8>
800078a2:	58 2a       	cp.w	r10,2
800078a4:	c1 81       	brne	800078d4 <get_arg+0x2e8>
800078a6:	c0 58       	rjmp	800078b0 <get_arg+0x2c4>
800078a8:	58 5a       	cp.w	r10,5
800078aa:	c0 c0       	breq	800078c2 <get_arg+0x2d6>
800078ac:	c0 b5       	brlt	800078c2 <get_arg+0x2d6>
800078ae:	c1 38       	rjmp	800078d4 <get_arg+0x2e8>
800078b0:	6c 0a       	ld.w	r10,r6[0x0]
800078b2:	f4 cc ff f8 	sub	r12,r10,-8
800078b6:	8d 0c       	st.w	r6[0x0],r12
800078b8:	f4 e2 00 00 	ld.d	r2,r10[0]
800078bc:	f0 e3 00 00 	st.d	r8[0],r2
800078c0:	c1 08       	rjmp	800078e0 <get_arg+0x2f4>
800078c2:	6c 0a       	ld.w	r10,r6[0x0]
800078c4:	f4 cc ff f8 	sub	r12,r10,-8
800078c8:	8d 0c       	st.w	r6[0x0],r12
800078ca:	f4 e2 00 00 	ld.d	r2,r10[0]
800078ce:	f0 e3 00 00 	st.d	r8[0],r2
800078d2:	c0 78       	rjmp	800078e0 <get_arg+0x2f4>
800078d4:	6c 0a       	ld.w	r10,r6[0x0]
800078d6:	f4 cc ff fc 	sub	r12,r10,-4
800078da:	8d 0c       	st.w	r6[0x0],r12
800078dc:	74 0a       	ld.w	r10,r10[0x0]
800078de:	91 0a       	st.w	r8[0x0],r10
800078e0:	2f f5       	sub	r5,-1
800078e2:	2f 88       	sub	r8,-8
800078e4:	2f c1       	sub	r1,-4
800078e6:	12 35       	cp.w	r5,r9
800078e8:	fe 9a ff d6 	brle	80007894 <get_arg+0x2a8>
800078ec:	1c 93       	mov	r3,lr
800078ee:	40 52       	lddsp	r2,sp[0x14]
800078f0:	40 6e       	lddsp	lr,sp[0x18]
800078f2:	85 05       	st.w	r2[0x0],r5
800078f4:	9d 0b       	st.w	lr[0x0],r11
800078f6:	40 4b       	lddsp	r11,sp[0x10]
800078f8:	e6 0b 00 3c 	add	r12,r3,r11<<0x3
800078fc:	2f 8d       	sub	sp,-32
800078fe:	d8 32       	popm	r0-r7,pc

80007900 <__sprint_r>:
80007900:	d4 21       	pushm	r4-r7,lr
80007902:	14 97       	mov	r7,r10
80007904:	74 28       	ld.w	r8,r10[0x8]
80007906:	58 08       	cp.w	r8,0
80007908:	c0 41       	brne	80007910 <__sprint_r+0x10>
8000790a:	95 18       	st.w	r10[0x4],r8
8000790c:	10 9c       	mov	r12,r8
8000790e:	d8 22       	popm	r4-r7,pc
80007910:	e0 a0 18 b4 	rcall	8000aa78 <__sfvwrite_r>
80007914:	30 08       	mov	r8,0
80007916:	8f 18       	st.w	r7[0x4],r8
80007918:	8f 28       	st.w	r7[0x8],r8
8000791a:	d8 22       	popm	r4-r7,pc

8000791c <_vfprintf_r>:
8000791c:	d4 31       	pushm	r0-r7,lr
8000791e:	fa cd 06 bc 	sub	sp,sp,1724
80007922:	51 09       	stdsp	sp[0x40],r9
80007924:	16 91       	mov	r1,r11
80007926:	14 97       	mov	r7,r10
80007928:	18 95       	mov	r5,r12
8000792a:	e0 a0 1a 1d 	rcall	8000ad64 <_localeconv_r>
8000792e:	78 0c       	ld.w	r12,r12[0x0]
80007930:	50 cc       	stdsp	sp[0x30],r12
80007932:	58 05       	cp.w	r5,0
80007934:	c0 70       	breq	80007942 <_vfprintf_r+0x26>
80007936:	6a 68       	ld.w	r8,r5[0x18]
80007938:	58 08       	cp.w	r8,0
8000793a:	c0 41       	brne	80007942 <_vfprintf_r+0x26>
8000793c:	0a 9c       	mov	r12,r5
8000793e:	e0 a0 17 3d 	rcall	8000a7b8 <__sinit>
80007942:	fe c8 a6 36 	sub	r8,pc,-22986
80007946:	10 31       	cp.w	r1,r8
80007948:	c0 31       	brne	8000794e <_vfprintf_r+0x32>
8000794a:	6a 01       	ld.w	r1,r5[0x0]
8000794c:	c0 c8       	rjmp	80007964 <_vfprintf_r+0x48>
8000794e:	fe c8 a6 22 	sub	r8,pc,-23006
80007952:	10 31       	cp.w	r1,r8
80007954:	c0 31       	brne	8000795a <_vfprintf_r+0x3e>
80007956:	6a 11       	ld.w	r1,r5[0x4]
80007958:	c0 68       	rjmp	80007964 <_vfprintf_r+0x48>
8000795a:	fe c8 a6 0e 	sub	r8,pc,-23026
8000795e:	10 31       	cp.w	r1,r8
80007960:	eb f1 00 02 	ld.weq	r1,r5[0x8]
80007964:	82 68       	ld.sh	r8,r1[0xc]
80007966:	ed b8 00 03 	bld	r8,0x3
8000796a:	c0 41       	brne	80007972 <_vfprintf_r+0x56>
8000796c:	62 48       	ld.w	r8,r1[0x10]
8000796e:	58 08       	cp.w	r8,0
80007970:	c0 71       	brne	8000797e <_vfprintf_r+0x62>
80007972:	02 9b       	mov	r11,r1
80007974:	0a 9c       	mov	r12,r5
80007976:	e0 a0 0f 5d 	rcall	80009830 <__swsetup_r>
8000797a:	e0 81 0f 54 	brne	80009822 <_vfprintf_r+0x1f06>
8000797e:	82 68       	ld.sh	r8,r1[0xc]
80007980:	10 99       	mov	r9,r8
80007982:	e2 19 00 1a 	andl	r9,0x1a,COH
80007986:	58 a9       	cp.w	r9,10
80007988:	c3 c1       	brne	80007a00 <_vfprintf_r+0xe4>
8000798a:	82 79       	ld.sh	r9,r1[0xe]
8000798c:	30 0a       	mov	r10,0
8000798e:	f4 09 19 00 	cp.h	r9,r10
80007992:	c3 75       	brlt	80007a00 <_vfprintf_r+0xe4>
80007994:	a1 d8       	cbr	r8,0x1
80007996:	fb 58 05 d0 	st.h	sp[1488],r8
8000799a:	62 88       	ld.w	r8,r1[0x20]
8000799c:	fb 48 05 e4 	st.w	sp[1508],r8
800079a0:	62 a8       	ld.w	r8,r1[0x28]
800079a2:	fb 48 05 ec 	st.w	sp[1516],r8
800079a6:	fa c8 ff bc 	sub	r8,sp,-68
800079aa:	fb 48 05 d4 	st.w	sp[1492],r8
800079ae:	fb 48 05 c4 	st.w	sp[1476],r8
800079b2:	e0 68 04 00 	mov	r8,1024
800079b6:	fb 48 05 d8 	st.w	sp[1496],r8
800079ba:	fb 48 05 cc 	st.w	sp[1484],r8
800079be:	30 08       	mov	r8,0
800079c0:	fb 59 05 d2 	st.h	sp[1490],r9
800079c4:	0e 9a       	mov	r10,r7
800079c6:	41 09       	lddsp	r9,sp[0x40]
800079c8:	fa c7 fa 3c 	sub	r7,sp,-1476
800079cc:	fb 48 05 dc 	st.w	sp[1500],r8
800079d0:	0a 9c       	mov	r12,r5
800079d2:	0e 9b       	mov	r11,r7
800079d4:	ca 4f       	rcall	8000791c <_vfprintf_r>
800079d6:	50 bc       	stdsp	sp[0x2c],r12
800079d8:	c0 95       	brlt	800079ea <_vfprintf_r+0xce>
800079da:	0e 9b       	mov	r11,r7
800079dc:	0a 9c       	mov	r12,r5
800079de:	e0 a0 16 15 	rcall	8000a608 <_fflush_r>
800079e2:	40 be       	lddsp	lr,sp[0x2c]
800079e4:	f9 be 01 ff 	movne	lr,-1
800079e8:	50 be       	stdsp	sp[0x2c],lr
800079ea:	fb 08 05 d0 	ld.sh	r8,sp[1488]
800079ee:	ed b8 00 06 	bld	r8,0x6
800079f2:	e0 81 0f 1a 	brne	80009826 <_vfprintf_r+0x1f0a>
800079f6:	82 68       	ld.sh	r8,r1[0xc]
800079f8:	a7 a8       	sbr	r8,0x6
800079fa:	a2 68       	st.h	r1[0xc],r8
800079fc:	e0 8f 0f 15 	bral	80009826 <_vfprintf_r+0x1f0a>
80007a00:	30 08       	mov	r8,0
80007a02:	fb 48 06 b4 	st.w	sp[1716],r8
80007a06:	fb 48 06 90 	st.w	sp[1680],r8
80007a0a:	fb 48 06 8c 	st.w	sp[1676],r8
80007a0e:	fb 48 06 b0 	st.w	sp[1712],r8
80007a12:	30 08       	mov	r8,0
80007a14:	30 09       	mov	r9,0
80007a16:	50 a7       	stdsp	sp[0x28],r7
80007a18:	50 78       	stdsp	sp[0x1c],r8
80007a1a:	fa c3 f9 e0 	sub	r3,sp,-1568
80007a1e:	3f f8       	mov	r8,-1
80007a20:	50 59       	stdsp	sp[0x14],r9
80007a22:	fb 43 06 88 	st.w	sp[1672],r3
80007a26:	fb 48 05 44 	st.w	sp[1348],r8
80007a2a:	12 9c       	mov	r12,r9
80007a2c:	50 69       	stdsp	sp[0x18],r9
80007a2e:	50 d9       	stdsp	sp[0x34],r9
80007a30:	50 e9       	stdsp	sp[0x38],r9
80007a32:	50 b9       	stdsp	sp[0x2c],r9
80007a34:	12 97       	mov	r7,r9
80007a36:	0a 94       	mov	r4,r5
80007a38:	40 a2       	lddsp	r2,sp[0x28]
80007a3a:	32 5a       	mov	r10,37
80007a3c:	30 08       	mov	r8,0
80007a3e:	c0 28       	rjmp	80007a42 <_vfprintf_r+0x126>
80007a40:	2f f2       	sub	r2,-1
80007a42:	05 89       	ld.ub	r9,r2[0x0]
80007a44:	f0 09 18 00 	cp.b	r9,r8
80007a48:	5f 1b       	srne	r11
80007a4a:	f4 09 18 00 	cp.b	r9,r10
80007a4e:	5f 19       	srne	r9
80007a50:	f3 eb 00 0b 	and	r11,r9,r11
80007a54:	f0 0b 18 00 	cp.b	r11,r8
80007a58:	cf 41       	brne	80007a40 <_vfprintf_r+0x124>
80007a5a:	40 ab       	lddsp	r11,sp[0x28]
80007a5c:	e4 0b 01 06 	sub	r6,r2,r11
80007a60:	c1 e0       	breq	80007a9c <_vfprintf_r+0x180>
80007a62:	fa f8 06 90 	ld.w	r8,sp[1680]
80007a66:	0c 08       	add	r8,r6
80007a68:	87 0b       	st.w	r3[0x0],r11
80007a6a:	fb 48 06 90 	st.w	sp[1680],r8
80007a6e:	87 16       	st.w	r3[0x4],r6
80007a70:	fa f8 06 8c 	ld.w	r8,sp[1676]
80007a74:	2f f8       	sub	r8,-1
80007a76:	fb 48 06 8c 	st.w	sp[1676],r8
80007a7a:	58 78       	cp.w	r8,7
80007a7c:	e0 89 00 04 	brgt	80007a84 <_vfprintf_r+0x168>
80007a80:	2f 83       	sub	r3,-8
80007a82:	c0 a8       	rjmp	80007a96 <_vfprintf_r+0x17a>
80007a84:	fa ca f9 78 	sub	r10,sp,-1672
80007a88:	02 9b       	mov	r11,r1
80007a8a:	08 9c       	mov	r12,r4
80007a8c:	c3 af       	rcall	80007900 <__sprint_r>
80007a8e:	e0 81 0e c6 	brne	8000981a <_vfprintf_r+0x1efe>
80007a92:	fa c3 f9 e0 	sub	r3,sp,-1568
80007a96:	40 ba       	lddsp	r10,sp[0x2c]
80007a98:	0c 0a       	add	r10,r6
80007a9a:	50 ba       	stdsp	sp[0x2c],r10
80007a9c:	05 89       	ld.ub	r9,r2[0x0]
80007a9e:	30 08       	mov	r8,0
80007aa0:	f0 09 18 00 	cp.b	r9,r8
80007aa4:	e0 80 0e aa 	breq	800097f8 <_vfprintf_r+0x1edc>
80007aa8:	30 09       	mov	r9,0
80007aaa:	fb 68 06 bb 	st.b	sp[1723],r8
80007aae:	0e 96       	mov	r6,r7
80007ab0:	e4 c8 ff ff 	sub	r8,r2,-1
80007ab4:	3f fe       	mov	lr,-1
80007ab6:	50 93       	stdsp	sp[0x24],r3
80007ab8:	50 41       	stdsp	sp[0x10],r1
80007aba:	0e 93       	mov	r3,r7
80007abc:	04 91       	mov	r1,r2
80007abe:	50 89       	stdsp	sp[0x20],r9
80007ac0:	50 a8       	stdsp	sp[0x28],r8
80007ac2:	50 2e       	stdsp	sp[0x8],lr
80007ac4:	50 39       	stdsp	sp[0xc],r9
80007ac6:	12 95       	mov	r5,r9
80007ac8:	12 90       	mov	r0,r9
80007aca:	10 97       	mov	r7,r8
80007acc:	08 92       	mov	r2,r4
80007ace:	c0 78       	rjmp	80007adc <_vfprintf_r+0x1c0>
80007ad0:	3f fc       	mov	r12,-1
80007ad2:	08 97       	mov	r7,r4
80007ad4:	50 2c       	stdsp	sp[0x8],r12
80007ad6:	c0 38       	rjmp	80007adc <_vfprintf_r+0x1c0>
80007ad8:	30 0b       	mov	r11,0
80007ada:	50 3b       	stdsp	sp[0xc],r11
80007adc:	0f 38       	ld.ub	r8,r7++
80007ade:	c0 28       	rjmp	80007ae2 <_vfprintf_r+0x1c6>
80007ae0:	12 90       	mov	r0,r9
80007ae2:	f0 c9 00 20 	sub	r9,r8,32
80007ae6:	e0 49 00 58 	cp.w	r9,88
80007aea:	e0 8b 0a 30 	brhi	80008f4a <_vfprintf_r+0x162e>
80007aee:	fe ca ab 8a 	sub	r10,pc,-21622
80007af2:	f4 09 03 2f 	ld.w	pc,r10[r9<<0x2]
80007af6:	50 a7       	stdsp	sp[0x28],r7
80007af8:	50 80       	stdsp	sp[0x20],r0
80007afa:	0c 97       	mov	r7,r6
80007afc:	04 94       	mov	r4,r2
80007afe:	06 96       	mov	r6,r3
80007b00:	02 92       	mov	r2,r1
80007b02:	fe c9 a9 62 	sub	r9,pc,-22174
80007b06:	40 93       	lddsp	r3,sp[0x24]
80007b08:	10 90       	mov	r0,r8
80007b0a:	40 41       	lddsp	r1,sp[0x10]
80007b0c:	50 d9       	stdsp	sp[0x34],r9
80007b0e:	e0 8f 08 8e 	bral	80008c2a <_vfprintf_r+0x130e>
80007b12:	30 08       	mov	r8,0
80007b14:	fb 39 06 bb 	ld.ub	r9,sp[1723]
80007b18:	f0 09 18 00 	cp.b	r9,r8
80007b1c:	ce 01       	brne	80007adc <_vfprintf_r+0x1c0>
80007b1e:	32 08       	mov	r8,32
80007b20:	c6 e8       	rjmp	80007bfc <_vfprintf_r+0x2e0>
80007b22:	a1 a5       	sbr	r5,0x0
80007b24:	cd cb       	rjmp	80007adc <_vfprintf_r+0x1c0>
80007b26:	0f 89       	ld.ub	r9,r7[0x0]
80007b28:	f2 c8 00 30 	sub	r8,r9,48
80007b2c:	58 98       	cp.w	r8,9
80007b2e:	e0 8b 00 1d 	brhi	80007b68 <_vfprintf_r+0x24c>
80007b32:	ee c8 ff ff 	sub	r8,r7,-1
80007b36:	30 0b       	mov	r11,0
80007b38:	23 09       	sub	r9,48
80007b3a:	f6 0b 00 2b 	add	r11,r11,r11<<0x2
80007b3e:	f2 0b 00 1b 	add	r11,r9,r11<<0x1
80007b42:	11 39       	ld.ub	r9,r8++
80007b44:	f2 ca 00 30 	sub	r10,r9,48
80007b48:	58 9a       	cp.w	r10,9
80007b4a:	fe 98 ff f7 	brls	80007b38 <_vfprintf_r+0x21c>
80007b4e:	e0 49 00 24 	cp.w	r9,36
80007b52:	cc 31       	brne	80007ad8 <_vfprintf_r+0x1bc>
80007b54:	e0 4b 00 20 	cp.w	r11,32
80007b58:	e0 89 0e 60 	brgt	80009818 <_vfprintf_r+0x1efc>
80007b5c:	20 1b       	sub	r11,1
80007b5e:	fa f9 06 b4 	ld.w	r9,sp[1716]
80007b62:	12 3b       	cp.w	r11,r9
80007b64:	c0 95       	brlt	80007b76 <_vfprintf_r+0x25a>
80007b66:	c1 08       	rjmp	80007b86 <_vfprintf_r+0x26a>
80007b68:	fa f9 06 b4 	ld.w	r9,sp[1716]
80007b6c:	ec ca ff ff 	sub	r10,r6,-1
80007b70:	12 36       	cp.w	r6,r9
80007b72:	c1 f5       	brlt	80007bb0 <_vfprintf_r+0x294>
80007b74:	c2 68       	rjmp	80007bc0 <_vfprintf_r+0x2a4>
80007b76:	fa ce f9 44 	sub	lr,sp,-1724
80007b7a:	10 97       	mov	r7,r8
80007b7c:	fc 0b 00 3b 	add	r11,lr,r11<<0x3
80007b80:	f6 f0 fd 88 	ld.w	r0,r11[-632]
80007b84:	c3 58       	rjmp	80007bee <_vfprintf_r+0x2d2>
80007b86:	10 97       	mov	r7,r8
80007b88:	fa c8 f9 50 	sub	r8,sp,-1712
80007b8c:	1a d8       	st.w	--sp,r8
80007b8e:	fa c8 fa b8 	sub	r8,sp,-1352
80007b92:	1a d8       	st.w	--sp,r8
80007b94:	fa c8 fb b4 	sub	r8,sp,-1100
80007b98:	02 9a       	mov	r10,r1
80007b9a:	1a d8       	st.w	--sp,r8
80007b9c:	04 9c       	mov	r12,r2
80007b9e:	fa c8 f9 40 	sub	r8,sp,-1728
80007ba2:	fa c9 ff b4 	sub	r9,sp,-76
80007ba6:	fe b0 fd 23 	rcall	800075ec <get_arg>
80007baa:	2f dd       	sub	sp,-12
80007bac:	78 00       	ld.w	r0,r12[0x0]
80007bae:	c2 08       	rjmp	80007bee <_vfprintf_r+0x2d2>
80007bb0:	fa cc f9 44 	sub	r12,sp,-1724
80007bb4:	14 96       	mov	r6,r10
80007bb6:	f8 03 00 38 	add	r8,r12,r3<<0x3
80007bba:	f0 f0 fd 88 	ld.w	r0,r8[-632]
80007bbe:	c1 88       	rjmp	80007bee <_vfprintf_r+0x2d2>
80007bc0:	41 08       	lddsp	r8,sp[0x40]
80007bc2:	59 f9       	cp.w	r9,31
80007bc4:	e0 89 00 11 	brgt	80007be6 <_vfprintf_r+0x2ca>
80007bc8:	f0 cb ff fc 	sub	r11,r8,-4
80007bcc:	51 0b       	stdsp	sp[0x40],r11
80007bce:	70 00       	ld.w	r0,r8[0x0]
80007bd0:	fa cb f9 44 	sub	r11,sp,-1724
80007bd4:	f6 09 00 38 	add	r8,r11,r9<<0x3
80007bd8:	f1 40 fd 88 	st.w	r8[-632],r0
80007bdc:	2f f9       	sub	r9,-1
80007bde:	14 96       	mov	r6,r10
80007be0:	fb 49 06 b4 	st.w	sp[1716],r9
80007be4:	c0 58       	rjmp	80007bee <_vfprintf_r+0x2d2>
80007be6:	70 00       	ld.w	r0,r8[0x0]
80007be8:	14 96       	mov	r6,r10
80007bea:	2f c8       	sub	r8,-4
80007bec:	51 08       	stdsp	sp[0x40],r8
80007bee:	58 00       	cp.w	r0,0
80007bf0:	fe 94 ff 76 	brge	80007adc <_vfprintf_r+0x1c0>
80007bf4:	5c 30       	neg	r0
80007bf6:	a3 a5       	sbr	r5,0x2
80007bf8:	c7 2b       	rjmp	80007adc <_vfprintf_r+0x1c0>
80007bfa:	32 b8       	mov	r8,43
80007bfc:	fb 68 06 bb 	st.b	sp[1723],r8
80007c00:	c6 eb       	rjmp	80007adc <_vfprintf_r+0x1c0>
80007c02:	0f 38       	ld.ub	r8,r7++
80007c04:	e0 48 00 2a 	cp.w	r8,42
80007c08:	c0 30       	breq	80007c0e <_vfprintf_r+0x2f2>
80007c0a:	30 09       	mov	r9,0
80007c0c:	c7 98       	rjmp	80007cfe <_vfprintf_r+0x3e2>
80007c0e:	0f 88       	ld.ub	r8,r7[0x0]
80007c10:	f0 c9 00 30 	sub	r9,r8,48
80007c14:	58 99       	cp.w	r9,9
80007c16:	e0 8b 00 1f 	brhi	80007c54 <_vfprintf_r+0x338>
80007c1a:	ee c4 ff ff 	sub	r4,r7,-1
80007c1e:	30 0b       	mov	r11,0
80007c20:	23 08       	sub	r8,48
80007c22:	f6 0b 00 2b 	add	r11,r11,r11<<0x2
80007c26:	f0 0b 00 1b 	add	r11,r8,r11<<0x1
80007c2a:	09 38       	ld.ub	r8,r4++
80007c2c:	f0 c9 00 30 	sub	r9,r8,48
80007c30:	58 99       	cp.w	r9,9
80007c32:	fe 98 ff f7 	brls	80007c20 <_vfprintf_r+0x304>
80007c36:	e0 48 00 24 	cp.w	r8,36
80007c3a:	fe 91 ff 4f 	brne	80007ad8 <_vfprintf_r+0x1bc>
80007c3e:	e0 4b 00 20 	cp.w	r11,32
80007c42:	e0 89 0d eb 	brgt	80009818 <_vfprintf_r+0x1efc>
80007c46:	20 1b       	sub	r11,1
80007c48:	fa f8 06 b4 	ld.w	r8,sp[1716]
80007c4c:	10 3b       	cp.w	r11,r8
80007c4e:	c0 a5       	brlt	80007c62 <_vfprintf_r+0x346>
80007c50:	c1 18       	rjmp	80007c72 <_vfprintf_r+0x356>
80007c52:	d7 03       	nop
80007c54:	fa fa 06 b4 	ld.w	r10,sp[1716]
80007c58:	ec c9 ff ff 	sub	r9,r6,-1
80007c5c:	14 36       	cp.w	r6,r10
80007c5e:	c1 f5       	brlt	80007c9c <_vfprintf_r+0x380>
80007c60:	c2 88       	rjmp	80007cb0 <_vfprintf_r+0x394>
80007c62:	fa ca f9 44 	sub	r10,sp,-1724
80007c66:	f4 0b 00 3b 	add	r11,r10,r11<<0x3
80007c6a:	f6 fb fd 88 	ld.w	r11,r11[-632]
80007c6e:	50 2b       	stdsp	sp[0x8],r11
80007c70:	c3 c8       	rjmp	80007ce8 <_vfprintf_r+0x3cc>
80007c72:	fa c8 f9 50 	sub	r8,sp,-1712
80007c76:	1a d8       	st.w	--sp,r8
80007c78:	fa c8 fa b8 	sub	r8,sp,-1352
80007c7c:	1a d8       	st.w	--sp,r8
80007c7e:	fa c8 fb b4 	sub	r8,sp,-1100
80007c82:	02 9a       	mov	r10,r1
80007c84:	1a d8       	st.w	--sp,r8
80007c86:	04 9c       	mov	r12,r2
80007c88:	fa c8 f9 40 	sub	r8,sp,-1728
80007c8c:	fa c9 ff b4 	sub	r9,sp,-76
80007c90:	fe b0 fc ae 	rcall	800075ec <get_arg>
80007c94:	2f dd       	sub	sp,-12
80007c96:	78 0c       	ld.w	r12,r12[0x0]
80007c98:	50 2c       	stdsp	sp[0x8],r12
80007c9a:	c2 78       	rjmp	80007ce8 <_vfprintf_r+0x3cc>
80007c9c:	12 96       	mov	r6,r9
80007c9e:	0e 94       	mov	r4,r7
80007ca0:	fa c9 f9 44 	sub	r9,sp,-1724
80007ca4:	f2 03 00 38 	add	r8,r9,r3<<0x3
80007ca8:	f0 f8 fd 88 	ld.w	r8,r8[-632]
80007cac:	50 28       	stdsp	sp[0x8],r8
80007cae:	c1 d8       	rjmp	80007ce8 <_vfprintf_r+0x3cc>
80007cb0:	41 08       	lddsp	r8,sp[0x40]
80007cb2:	59 fa       	cp.w	r10,31
80007cb4:	e0 89 00 14 	brgt	80007cdc <_vfprintf_r+0x3c0>
80007cb8:	f0 cb ff fc 	sub	r11,r8,-4
80007cbc:	70 08       	ld.w	r8,r8[0x0]
80007cbe:	51 0b       	stdsp	sp[0x40],r11
80007cc0:	50 28       	stdsp	sp[0x8],r8
80007cc2:	fa c6 f9 44 	sub	r6,sp,-1724
80007cc6:	40 2e       	lddsp	lr,sp[0x8]
80007cc8:	ec 0a 00 38 	add	r8,r6,r10<<0x3
80007ccc:	f1 4e fd 88 	st.w	r8[-632],lr
80007cd0:	2f fa       	sub	r10,-1
80007cd2:	0e 94       	mov	r4,r7
80007cd4:	fb 4a 06 b4 	st.w	sp[1716],r10
80007cd8:	12 96       	mov	r6,r9
80007cda:	c0 78       	rjmp	80007ce8 <_vfprintf_r+0x3cc>
80007cdc:	70 0c       	ld.w	r12,r8[0x0]
80007cde:	0e 94       	mov	r4,r7
80007ce0:	2f c8       	sub	r8,-4
80007ce2:	50 2c       	stdsp	sp[0x8],r12
80007ce4:	12 96       	mov	r6,r9
80007ce6:	51 08       	stdsp	sp[0x40],r8
80007ce8:	40 2b       	lddsp	r11,sp[0x8]
80007cea:	58 0b       	cp.w	r11,0
80007cec:	fe 95 fe f2 	brlt	80007ad0 <_vfprintf_r+0x1b4>
80007cf0:	08 97       	mov	r7,r4
80007cf2:	cf 5a       	rjmp	80007adc <_vfprintf_r+0x1c0>
80007cf4:	f2 09 00 29 	add	r9,r9,r9<<0x2
80007cf8:	0f 38       	ld.ub	r8,r7++
80007cfa:	f4 09 00 19 	add	r9,r10,r9<<0x1
80007cfe:	f0 ca 00 30 	sub	r10,r8,48
80007d02:	58 9a       	cp.w	r10,9
80007d04:	fe 98 ff f8 	brls	80007cf4 <_vfprintf_r+0x3d8>
80007d08:	3f fa       	mov	r10,-1
80007d0a:	f2 0a 0c 49 	max	r9,r9,r10
80007d0e:	50 29       	stdsp	sp[0x8],r9
80007d10:	ce 9a       	rjmp	80007ae2 <_vfprintf_r+0x1c6>
80007d12:	a7 b5       	sbr	r5,0x7
80007d14:	ce 4a       	rjmp	80007adc <_vfprintf_r+0x1c0>
80007d16:	30 09       	mov	r9,0
80007d18:	23 08       	sub	r8,48
80007d1a:	f2 09 00 29 	add	r9,r9,r9<<0x2
80007d1e:	f0 09 00 19 	add	r9,r8,r9<<0x1
80007d22:	0f 38       	ld.ub	r8,r7++
80007d24:	f0 ca 00 30 	sub	r10,r8,48
80007d28:	58 9a       	cp.w	r10,9
80007d2a:	fe 98 ff f7 	brls	80007d18 <_vfprintf_r+0x3fc>
80007d2e:	e0 48 00 24 	cp.w	r8,36
80007d32:	fe 91 fe d7 	brne	80007ae0 <_vfprintf_r+0x1c4>
80007d36:	e0 49 00 20 	cp.w	r9,32
80007d3a:	e0 89 0d 6f 	brgt	80009818 <_vfprintf_r+0x1efc>
80007d3e:	f2 c3 00 01 	sub	r3,r9,1
80007d42:	30 19       	mov	r9,1
80007d44:	50 39       	stdsp	sp[0xc],r9
80007d46:	cc ba       	rjmp	80007adc <_vfprintf_r+0x1c0>
80007d48:	a3 b5       	sbr	r5,0x3
80007d4a:	cc 9a       	rjmp	80007adc <_vfprintf_r+0x1c0>
80007d4c:	a7 a5       	sbr	r5,0x6
80007d4e:	cc 7a       	rjmp	80007adc <_vfprintf_r+0x1c0>
80007d50:	0a 98       	mov	r8,r5
80007d52:	a5 b5       	sbr	r5,0x5
80007d54:	a5 a8       	sbr	r8,0x4
80007d56:	0f 89       	ld.ub	r9,r7[0x0]
80007d58:	36 ce       	mov	lr,108
80007d5a:	fc 09 18 00 	cp.b	r9,lr
80007d5e:	f7 b7 00 ff 	subeq	r7,-1
80007d62:	f0 05 17 10 	movne	r5,r8
80007d66:	cb ba       	rjmp	80007adc <_vfprintf_r+0x1c0>
80007d68:	a5 b5       	sbr	r5,0x5
80007d6a:	cb 9a       	rjmp	80007adc <_vfprintf_r+0x1c0>
80007d6c:	50 a7       	stdsp	sp[0x28],r7
80007d6e:	50 80       	stdsp	sp[0x20],r0
80007d70:	0c 97       	mov	r7,r6
80007d72:	10 90       	mov	r0,r8
80007d74:	06 96       	mov	r6,r3
80007d76:	04 94       	mov	r4,r2
80007d78:	40 93       	lddsp	r3,sp[0x24]
80007d7a:	02 92       	mov	r2,r1
80007d7c:	0e 99       	mov	r9,r7
80007d7e:	40 41       	lddsp	r1,sp[0x10]
80007d80:	fa f8 06 b4 	ld.w	r8,sp[1716]
80007d84:	40 3c       	lddsp	r12,sp[0xc]
80007d86:	58 0c       	cp.w	r12,0
80007d88:	c1 d0       	breq	80007dc2 <_vfprintf_r+0x4a6>
80007d8a:	10 36       	cp.w	r6,r8
80007d8c:	c0 64       	brge	80007d98 <_vfprintf_r+0x47c>
80007d8e:	fa cb f9 44 	sub	r11,sp,-1724
80007d92:	f6 06 00 36 	add	r6,r11,r6<<0x3
80007d96:	c1 d8       	rjmp	80007dd0 <_vfprintf_r+0x4b4>
80007d98:	fa c8 f9 50 	sub	r8,sp,-1712
80007d9c:	1a d8       	st.w	--sp,r8
80007d9e:	fa c8 fa b8 	sub	r8,sp,-1352
80007da2:	1a d8       	st.w	--sp,r8
80007da4:	fa c8 fb b4 	sub	r8,sp,-1100
80007da8:	1a d8       	st.w	--sp,r8
80007daa:	fa c8 f9 40 	sub	r8,sp,-1728
80007dae:	fa c9 ff b4 	sub	r9,sp,-76
80007db2:	04 9a       	mov	r10,r2
80007db4:	0c 9b       	mov	r11,r6
80007db6:	08 9c       	mov	r12,r4
80007db8:	fe b0 fc 1a 	rcall	800075ec <get_arg>
80007dbc:	2f dd       	sub	sp,-12
80007dbe:	19 b8       	ld.ub	r8,r12[0x3]
80007dc0:	c2 28       	rjmp	80007e04 <_vfprintf_r+0x4e8>
80007dc2:	2f f7       	sub	r7,-1
80007dc4:	10 39       	cp.w	r9,r8
80007dc6:	c0 84       	brge	80007dd6 <_vfprintf_r+0x4ba>
80007dc8:	fa ca f9 44 	sub	r10,sp,-1724
80007dcc:	f4 06 00 36 	add	r6,r10,r6<<0x3
80007dd0:	ed 38 fd 8b 	ld.ub	r8,r6[-629]
80007dd4:	c1 88       	rjmp	80007e04 <_vfprintf_r+0x4e8>
80007dd6:	41 09       	lddsp	r9,sp[0x40]
80007dd8:	59 f8       	cp.w	r8,31
80007dda:	e0 89 00 12 	brgt	80007dfe <_vfprintf_r+0x4e2>
80007dde:	f2 ca ff fc 	sub	r10,r9,-4
80007de2:	51 0a       	stdsp	sp[0x40],r10
80007de4:	72 09       	ld.w	r9,r9[0x0]
80007de6:	fa c6 f9 44 	sub	r6,sp,-1724
80007dea:	ec 08 00 3a 	add	r10,r6,r8<<0x3
80007dee:	2f f8       	sub	r8,-1
80007df0:	f5 49 fd 88 	st.w	r10[-632],r9
80007df4:	fb 48 06 b4 	st.w	sp[1716],r8
80007df8:	f1 d9 c0 08 	bfextu	r8,r9,0x0,0x8
80007dfc:	c0 48       	rjmp	80007e04 <_vfprintf_r+0x4e8>
80007dfe:	13 b8       	ld.ub	r8,r9[0x3]
80007e00:	2f c9       	sub	r9,-4
80007e02:	51 09       	stdsp	sp[0x40],r9
80007e04:	fb 68 06 60 	st.b	sp[1632],r8
80007e08:	30 0e       	mov	lr,0
80007e0a:	30 08       	mov	r8,0
80007e0c:	30 12       	mov	r2,1
80007e0e:	fb 68 06 bb 	st.b	sp[1723],r8
80007e12:	50 2e       	stdsp	sp[0x8],lr
80007e14:	e0 8f 08 ad 	bral	80008f6e <_vfprintf_r+0x1652>
80007e18:	50 a7       	stdsp	sp[0x28],r7
80007e1a:	50 80       	stdsp	sp[0x20],r0
80007e1c:	0c 97       	mov	r7,r6
80007e1e:	04 94       	mov	r4,r2
80007e20:	06 96       	mov	r6,r3
80007e22:	02 92       	mov	r2,r1
80007e24:	40 93       	lddsp	r3,sp[0x24]
80007e26:	10 90       	mov	r0,r8
80007e28:	40 41       	lddsp	r1,sp[0x10]
80007e2a:	a5 a5       	sbr	r5,0x4
80007e2c:	c0 a8       	rjmp	80007e40 <_vfprintf_r+0x524>
80007e2e:	50 a7       	stdsp	sp[0x28],r7
80007e30:	50 80       	stdsp	sp[0x20],r0
80007e32:	0c 97       	mov	r7,r6
80007e34:	04 94       	mov	r4,r2
80007e36:	06 96       	mov	r6,r3
80007e38:	02 92       	mov	r2,r1
80007e3a:	40 93       	lddsp	r3,sp[0x24]
80007e3c:	10 90       	mov	r0,r8
80007e3e:	40 41       	lddsp	r1,sp[0x10]
80007e40:	ed b5 00 05 	bld	r5,0x5
80007e44:	c5 11       	brne	80007ee6 <_vfprintf_r+0x5ca>
80007e46:	fa f8 06 b4 	ld.w	r8,sp[1716]
80007e4a:	40 3c       	lddsp	r12,sp[0xc]
80007e4c:	58 0c       	cp.w	r12,0
80007e4e:	c1 e0       	breq	80007e8a <_vfprintf_r+0x56e>
80007e50:	10 36       	cp.w	r6,r8
80007e52:	c0 64       	brge	80007e5e <_vfprintf_r+0x542>
80007e54:	fa cb f9 44 	sub	r11,sp,-1724
80007e58:	f6 06 00 36 	add	r6,r11,r6<<0x3
80007e5c:	c2 08       	rjmp	80007e9c <_vfprintf_r+0x580>
80007e5e:	fa c8 f9 50 	sub	r8,sp,-1712
80007e62:	1a d8       	st.w	--sp,r8
80007e64:	fa c8 fa b8 	sub	r8,sp,-1352
80007e68:	0c 9b       	mov	r11,r6
80007e6a:	1a d8       	st.w	--sp,r8
80007e6c:	fa c8 fb b4 	sub	r8,sp,-1100
80007e70:	1a d8       	st.w	--sp,r8
80007e72:	fa c9 ff b4 	sub	r9,sp,-76
80007e76:	fa c8 f9 40 	sub	r8,sp,-1728
80007e7a:	04 9a       	mov	r10,r2
80007e7c:	08 9c       	mov	r12,r4
80007e7e:	fe b0 fb b7 	rcall	800075ec <get_arg>
80007e82:	2f dd       	sub	sp,-12
80007e84:	78 1b       	ld.w	r11,r12[0x4]
80007e86:	78 09       	ld.w	r9,r12[0x0]
80007e88:	c2 b8       	rjmp	80007ede <_vfprintf_r+0x5c2>
80007e8a:	ee ca ff ff 	sub	r10,r7,-1
80007e8e:	10 37       	cp.w	r7,r8
80007e90:	c0 b4       	brge	80007ea6 <_vfprintf_r+0x58a>
80007e92:	fa c9 f9 44 	sub	r9,sp,-1724
80007e96:	14 97       	mov	r7,r10
80007e98:	f2 06 00 36 	add	r6,r9,r6<<0x3
80007e9c:	ec fb fd 8c 	ld.w	r11,r6[-628]
80007ea0:	ec f9 fd 88 	ld.w	r9,r6[-632]
80007ea4:	c1 d8       	rjmp	80007ede <_vfprintf_r+0x5c2>
80007ea6:	41 09       	lddsp	r9,sp[0x40]
80007ea8:	59 f8       	cp.w	r8,31
80007eaa:	e0 89 00 14 	brgt	80007ed2 <_vfprintf_r+0x5b6>
80007eae:	f2 cb ff f8 	sub	r11,r9,-8
80007eb2:	51 0b       	stdsp	sp[0x40],r11
80007eb4:	fa c6 f9 44 	sub	r6,sp,-1724
80007eb8:	72 1b       	ld.w	r11,r9[0x4]
80007eba:	ec 08 00 3c 	add	r12,r6,r8<<0x3
80007ebe:	72 09       	ld.w	r9,r9[0x0]
80007ec0:	f9 4b fd 8c 	st.w	r12[-628],r11
80007ec4:	f9 49 fd 88 	st.w	r12[-632],r9
80007ec8:	2f f8       	sub	r8,-1
80007eca:	14 97       	mov	r7,r10
80007ecc:	fb 48 06 b4 	st.w	sp[1716],r8
80007ed0:	c0 78       	rjmp	80007ede <_vfprintf_r+0x5c2>
80007ed2:	f2 c8 ff f8 	sub	r8,r9,-8
80007ed6:	72 1b       	ld.w	r11,r9[0x4]
80007ed8:	14 97       	mov	r7,r10
80007eda:	51 08       	stdsp	sp[0x40],r8
80007edc:	72 09       	ld.w	r9,r9[0x0]
80007ede:	16 98       	mov	r8,r11
80007ee0:	fa e9 00 00 	st.d	sp[0],r8
80007ee4:	ca e8       	rjmp	80008040 <_vfprintf_r+0x724>
80007ee6:	ed b5 00 04 	bld	r5,0x4
80007eea:	c1 71       	brne	80007f18 <_vfprintf_r+0x5fc>
80007eec:	fa f8 06 b4 	ld.w	r8,sp[1716]
80007ef0:	40 3e       	lddsp	lr,sp[0xc]
80007ef2:	58 0e       	cp.w	lr,0
80007ef4:	c0 80       	breq	80007f04 <_vfprintf_r+0x5e8>
80007ef6:	10 36       	cp.w	r6,r8
80007ef8:	c6 94       	brge	80007fca <_vfprintf_r+0x6ae>
80007efa:	fa cc f9 44 	sub	r12,sp,-1724
80007efe:	f8 06 00 36 	add	r6,r12,r6<<0x3
80007f02:	c8 28       	rjmp	80008006 <_vfprintf_r+0x6ea>
80007f04:	ee ca ff ff 	sub	r10,r7,-1
80007f08:	10 37       	cp.w	r7,r8
80007f0a:	e0 84 00 81 	brge	8000800c <_vfprintf_r+0x6f0>
80007f0e:	fa cb f9 44 	sub	r11,sp,-1724
80007f12:	f6 06 00 36 	add	r6,r11,r6<<0x3
80007f16:	c7 78       	rjmp	80008004 <_vfprintf_r+0x6e8>
80007f18:	ed b5 00 06 	bld	r5,0x6
80007f1c:	c4 b1       	brne	80007fb2 <_vfprintf_r+0x696>
80007f1e:	fa f8 06 b4 	ld.w	r8,sp[1716]
80007f22:	40 3c       	lddsp	r12,sp[0xc]
80007f24:	58 0c       	cp.w	r12,0
80007f26:	c1 d0       	breq	80007f60 <_vfprintf_r+0x644>
80007f28:	10 36       	cp.w	r6,r8
80007f2a:	c0 64       	brge	80007f36 <_vfprintf_r+0x61a>
80007f2c:	fa cb f9 44 	sub	r11,sp,-1724
80007f30:	f6 06 00 36 	add	r6,r11,r6<<0x3
80007f34:	c1 f8       	rjmp	80007f72 <_vfprintf_r+0x656>
80007f36:	fa c8 f9 50 	sub	r8,sp,-1712
80007f3a:	1a d8       	st.w	--sp,r8
80007f3c:	fa c8 fa b8 	sub	r8,sp,-1352
80007f40:	1a d8       	st.w	--sp,r8
80007f42:	fa c8 fb b4 	sub	r8,sp,-1100
80007f46:	1a d8       	st.w	--sp,r8
80007f48:	fa c8 f9 40 	sub	r8,sp,-1728
80007f4c:	fa c9 ff b4 	sub	r9,sp,-76
80007f50:	04 9a       	mov	r10,r2
80007f52:	0c 9b       	mov	r11,r6
80007f54:	08 9c       	mov	r12,r4
80007f56:	fe b0 fb 4b 	rcall	800075ec <get_arg>
80007f5a:	2f dd       	sub	sp,-12
80007f5c:	98 18       	ld.sh	r8,r12[0x2]
80007f5e:	c2 68       	rjmp	80007faa <_vfprintf_r+0x68e>
80007f60:	ee ca ff ff 	sub	r10,r7,-1
80007f64:	10 37       	cp.w	r7,r8
80007f66:	c0 94       	brge	80007f78 <_vfprintf_r+0x65c>
80007f68:	fa c9 f9 44 	sub	r9,sp,-1724
80007f6c:	14 97       	mov	r7,r10
80007f6e:	f2 06 00 36 	add	r6,r9,r6<<0x3
80007f72:	ed 08 fd 8a 	ld.sh	r8,r6[-630]
80007f76:	c1 a8       	rjmp	80007faa <_vfprintf_r+0x68e>
80007f78:	41 09       	lddsp	r9,sp[0x40]
80007f7a:	59 f8       	cp.w	r8,31
80007f7c:	e0 89 00 13 	brgt	80007fa2 <_vfprintf_r+0x686>
80007f80:	f2 cb ff fc 	sub	r11,r9,-4
80007f84:	51 0b       	stdsp	sp[0x40],r11
80007f86:	72 09       	ld.w	r9,r9[0x0]
80007f88:	fa c6 f9 44 	sub	r6,sp,-1724
80007f8c:	ec 08 00 3b 	add	r11,r6,r8<<0x3
80007f90:	2f f8       	sub	r8,-1
80007f92:	f7 49 fd 88 	st.w	r11[-632],r9
80007f96:	fb 48 06 b4 	st.w	sp[1716],r8
80007f9a:	14 97       	mov	r7,r10
80007f9c:	f1 d9 b0 10 	bfexts	r8,r9,0x0,0x10
80007fa0:	c0 58       	rjmp	80007faa <_vfprintf_r+0x68e>
80007fa2:	92 18       	ld.sh	r8,r9[0x2]
80007fa4:	14 97       	mov	r7,r10
80007fa6:	2f c9       	sub	r9,-4
80007fa8:	51 09       	stdsp	sp[0x40],r9
80007faa:	50 18       	stdsp	sp[0x4],r8
80007fac:	bf 58       	asr	r8,0x1f
80007fae:	50 08       	stdsp	sp[0x0],r8
80007fb0:	c4 88       	rjmp	80008040 <_vfprintf_r+0x724>
80007fb2:	fa f8 06 b4 	ld.w	r8,sp[1716]
80007fb6:	40 3c       	lddsp	r12,sp[0xc]
80007fb8:	58 0c       	cp.w	r12,0
80007fba:	c1 d0       	breq	80007ff4 <_vfprintf_r+0x6d8>
80007fbc:	10 36       	cp.w	r6,r8
80007fbe:	c0 64       	brge	80007fca <_vfprintf_r+0x6ae>
80007fc0:	fa cb f9 44 	sub	r11,sp,-1724
80007fc4:	f6 06 00 36 	add	r6,r11,r6<<0x3
80007fc8:	c1 f8       	rjmp	80008006 <_vfprintf_r+0x6ea>
80007fca:	fa c8 f9 50 	sub	r8,sp,-1712
80007fce:	1a d8       	st.w	--sp,r8
80007fd0:	fa c8 fa b8 	sub	r8,sp,-1352
80007fd4:	0c 9b       	mov	r11,r6
80007fd6:	1a d8       	st.w	--sp,r8
80007fd8:	fa c8 fb b4 	sub	r8,sp,-1100
80007fdc:	04 9a       	mov	r10,r2
80007fde:	1a d8       	st.w	--sp,r8
80007fe0:	08 9c       	mov	r12,r4
80007fe2:	fa c8 f9 40 	sub	r8,sp,-1728
80007fe6:	fa c9 ff b4 	sub	r9,sp,-76
80007fea:	fe b0 fb 01 	rcall	800075ec <get_arg>
80007fee:	2f dd       	sub	sp,-12
80007ff0:	78 0b       	ld.w	r11,r12[0x0]
80007ff2:	c2 48       	rjmp	8000803a <_vfprintf_r+0x71e>
80007ff4:	ee ca ff ff 	sub	r10,r7,-1
80007ff8:	10 37       	cp.w	r7,r8
80007ffa:	c0 94       	brge	8000800c <_vfprintf_r+0x6f0>
80007ffc:	fa c9 f9 44 	sub	r9,sp,-1724
80008000:	f2 06 00 36 	add	r6,r9,r6<<0x3
80008004:	14 97       	mov	r7,r10
80008006:	ec fb fd 88 	ld.w	r11,r6[-632]
8000800a:	c1 88       	rjmp	8000803a <_vfprintf_r+0x71e>
8000800c:	41 09       	lddsp	r9,sp[0x40]
8000800e:	59 f8       	cp.w	r8,31
80008010:	e0 89 00 11 	brgt	80008032 <_vfprintf_r+0x716>
80008014:	f2 cb ff fc 	sub	r11,r9,-4
80008018:	51 0b       	stdsp	sp[0x40],r11
8000801a:	fa c6 f9 44 	sub	r6,sp,-1724
8000801e:	72 0b       	ld.w	r11,r9[0x0]
80008020:	ec 08 00 39 	add	r9,r6,r8<<0x3
80008024:	f3 4b fd 88 	st.w	r9[-632],r11
80008028:	2f f8       	sub	r8,-1
8000802a:	14 97       	mov	r7,r10
8000802c:	fb 48 06 b4 	st.w	sp[1716],r8
80008030:	c0 58       	rjmp	8000803a <_vfprintf_r+0x71e>
80008032:	72 0b       	ld.w	r11,r9[0x0]
80008034:	14 97       	mov	r7,r10
80008036:	2f c9       	sub	r9,-4
80008038:	51 09       	stdsp	sp[0x40],r9
8000803a:	50 1b       	stdsp	sp[0x4],r11
8000803c:	bf 5b       	asr	r11,0x1f
8000803e:	50 0b       	stdsp	sp[0x0],r11
80008040:	fa ea 00 00 	ld.d	r10,sp[0]
80008044:	58 0a       	cp.w	r10,0
80008046:	5c 2b       	cpc	r11
80008048:	c0 e4       	brge	80008064 <_vfprintf_r+0x748>
8000804a:	30 08       	mov	r8,0
8000804c:	fa ea 00 00 	ld.d	r10,sp[0]
80008050:	30 09       	mov	r9,0
80008052:	f0 0a 01 0a 	sub	r10,r8,r10
80008056:	f2 0b 01 4b 	sbc	r11,r9,r11
8000805a:	32 d8       	mov	r8,45
8000805c:	fa eb 00 00 	st.d	sp[0],r10
80008060:	fb 68 06 bb 	st.b	sp[1723],r8
80008064:	30 18       	mov	r8,1
80008066:	e0 8f 06 fa 	bral	80008e5a <_vfprintf_r+0x153e>
8000806a:	50 a7       	stdsp	sp[0x28],r7
8000806c:	50 80       	stdsp	sp[0x20],r0
8000806e:	0c 97       	mov	r7,r6
80008070:	04 94       	mov	r4,r2
80008072:	06 96       	mov	r6,r3
80008074:	02 92       	mov	r2,r1
80008076:	40 93       	lddsp	r3,sp[0x24]
80008078:	10 90       	mov	r0,r8
8000807a:	40 41       	lddsp	r1,sp[0x10]
8000807c:	0e 99       	mov	r9,r7
8000807e:	ed b5 00 03 	bld	r5,0x3
80008082:	c4 11       	brne	80008104 <_vfprintf_r+0x7e8>
80008084:	fa f8 06 b4 	ld.w	r8,sp[1716]
80008088:	40 3a       	lddsp	r10,sp[0xc]
8000808a:	58 0a       	cp.w	r10,0
8000808c:	c1 90       	breq	800080be <_vfprintf_r+0x7a2>
8000808e:	10 36       	cp.w	r6,r8
80008090:	c6 45       	brlt	80008158 <_vfprintf_r+0x83c>
80008092:	fa c8 f9 50 	sub	r8,sp,-1712
80008096:	1a d8       	st.w	--sp,r8
80008098:	fa c8 fa b8 	sub	r8,sp,-1352
8000809c:	1a d8       	st.w	--sp,r8
8000809e:	fa c8 fb b4 	sub	r8,sp,-1100
800080a2:	0c 9b       	mov	r11,r6
800080a4:	1a d8       	st.w	--sp,r8
800080a6:	04 9a       	mov	r10,r2
800080a8:	fa c8 f9 40 	sub	r8,sp,-1728
800080ac:	fa c9 ff b4 	sub	r9,sp,-76
800080b0:	08 9c       	mov	r12,r4
800080b2:	fe b0 fa 9d 	rcall	800075ec <get_arg>
800080b6:	2f dd       	sub	sp,-12
800080b8:	78 16       	ld.w	r6,r12[0x4]
800080ba:	50 76       	stdsp	sp[0x1c],r6
800080bc:	c4 88       	rjmp	8000814c <_vfprintf_r+0x830>
800080be:	2f f7       	sub	r7,-1
800080c0:	10 39       	cp.w	r9,r8
800080c2:	c0 c4       	brge	800080da <_vfprintf_r+0x7be>
800080c4:	fa ce f9 44 	sub	lr,sp,-1724
800080c8:	fc 06 00 36 	add	r6,lr,r6<<0x3
800080cc:	ec fc fd 8c 	ld.w	r12,r6[-628]
800080d0:	50 7c       	stdsp	sp[0x1c],r12
800080d2:	ec f6 fd 88 	ld.w	r6,r6[-632]
800080d6:	50 56       	stdsp	sp[0x14],r6
800080d8:	c6 68       	rjmp	800081a4 <_vfprintf_r+0x888>
800080da:	41 09       	lddsp	r9,sp[0x40]
800080dc:	59 f8       	cp.w	r8,31
800080de:	e0 89 00 10 	brgt	800080fe <_vfprintf_r+0x7e2>
800080e2:	f2 ca ff f8 	sub	r10,r9,-8
800080e6:	72 1b       	ld.w	r11,r9[0x4]
800080e8:	51 0a       	stdsp	sp[0x40],r10
800080ea:	72 09       	ld.w	r9,r9[0x0]
800080ec:	fa ca f9 44 	sub	r10,sp,-1724
800080f0:	50 7b       	stdsp	sp[0x1c],r11
800080f2:	50 59       	stdsp	sp[0x14],r9
800080f4:	f4 08 00 39 	add	r9,r10,r8<<0x3
800080f8:	40 5b       	lddsp	r11,sp[0x14]
800080fa:	40 7a       	lddsp	r10,sp[0x1c]
800080fc:	c4 78       	rjmp	8000818a <_vfprintf_r+0x86e>
800080fe:	72 18       	ld.w	r8,r9[0x4]
80008100:	50 78       	stdsp	sp[0x1c],r8
80008102:	c4 c8       	rjmp	8000819a <_vfprintf_r+0x87e>
80008104:	fa f8 06 b4 	ld.w	r8,sp[1716]
80008108:	40 3e       	lddsp	lr,sp[0xc]
8000810a:	58 0e       	cp.w	lr,0
8000810c:	c2 30       	breq	80008152 <_vfprintf_r+0x836>
8000810e:	10 36       	cp.w	r6,r8
80008110:	c0 94       	brge	80008122 <_vfprintf_r+0x806>
80008112:	fa cc f9 44 	sub	r12,sp,-1724
80008116:	f8 06 00 36 	add	r6,r12,r6<<0x3
8000811a:	ec fb fd 8c 	ld.w	r11,r6[-628]
8000811e:	50 7b       	stdsp	sp[0x1c],r11
80008120:	cd 9b       	rjmp	800080d2 <_vfprintf_r+0x7b6>
80008122:	fa c8 f9 50 	sub	r8,sp,-1712
80008126:	1a d8       	st.w	--sp,r8
80008128:	fa c8 fa b8 	sub	r8,sp,-1352
8000812c:	04 9a       	mov	r10,r2
8000812e:	1a d8       	st.w	--sp,r8
80008130:	fa c8 fb b4 	sub	r8,sp,-1100
80008134:	0c 9b       	mov	r11,r6
80008136:	1a d8       	st.w	--sp,r8
80008138:	08 9c       	mov	r12,r4
8000813a:	fa c8 f9 40 	sub	r8,sp,-1728
8000813e:	fa c9 ff b4 	sub	r9,sp,-76
80008142:	fe b0 fa 55 	rcall	800075ec <get_arg>
80008146:	2f dd       	sub	sp,-12
80008148:	78 1a       	ld.w	r10,r12[0x4]
8000814a:	50 7a       	stdsp	sp[0x1c],r10
8000814c:	78 0c       	ld.w	r12,r12[0x0]
8000814e:	50 5c       	stdsp	sp[0x14],r12
80008150:	c2 a8       	rjmp	800081a4 <_vfprintf_r+0x888>
80008152:	2f f7       	sub	r7,-1
80008154:	10 39       	cp.w	r9,r8
80008156:	c0 94       	brge	80008168 <_vfprintf_r+0x84c>
80008158:	fa c9 f9 44 	sub	r9,sp,-1724
8000815c:	f2 06 00 36 	add	r6,r9,r6<<0x3
80008160:	ec f8 fd 8c 	ld.w	r8,r6[-628]
80008164:	50 78       	stdsp	sp[0x1c],r8
80008166:	cb 6b       	rjmp	800080d2 <_vfprintf_r+0x7b6>
80008168:	41 09       	lddsp	r9,sp[0x40]
8000816a:	59 f8       	cp.w	r8,31
8000816c:	e0 89 00 15 	brgt	80008196 <_vfprintf_r+0x87a>
80008170:	f2 ca ff f8 	sub	r10,r9,-8
80008174:	72 16       	ld.w	r6,r9[0x4]
80008176:	72 09       	ld.w	r9,r9[0x0]
80008178:	51 0a       	stdsp	sp[0x40],r10
8000817a:	50 59       	stdsp	sp[0x14],r9
8000817c:	fa ce f9 44 	sub	lr,sp,-1724
80008180:	50 76       	stdsp	sp[0x1c],r6
80008182:	fc 08 00 39 	add	r9,lr,r8<<0x3
80008186:	40 5b       	lddsp	r11,sp[0x14]
80008188:	0c 9a       	mov	r10,r6
8000818a:	f2 eb fd 88 	st.d	r9[-632],r10
8000818e:	2f f8       	sub	r8,-1
80008190:	fb 48 06 b4 	st.w	sp[1716],r8
80008194:	c0 88       	rjmp	800081a4 <_vfprintf_r+0x888>
80008196:	72 1c       	ld.w	r12,r9[0x4]
80008198:	50 7c       	stdsp	sp[0x1c],r12
8000819a:	f2 c8 ff f8 	sub	r8,r9,-8
8000819e:	51 08       	stdsp	sp[0x40],r8
800081a0:	72 09       	ld.w	r9,r9[0x0]
800081a2:	50 59       	stdsp	sp[0x14],r9
800081a4:	40 5b       	lddsp	r11,sp[0x14]
800081a6:	40 7a       	lddsp	r10,sp[0x1c]
800081a8:	e0 a0 1c de 	rcall	8000bb64 <__isinfd>
800081ac:	18 96       	mov	r6,r12
800081ae:	c1 70       	breq	800081dc <_vfprintf_r+0x8c0>
800081b0:	30 08       	mov	r8,0
800081b2:	30 09       	mov	r9,0
800081b4:	40 5b       	lddsp	r11,sp[0x14]
800081b6:	40 7a       	lddsp	r10,sp[0x1c]
800081b8:	e0 a0 21 cc 	rcall	8000c550 <__avr32_f64_cmp_lt>
800081bc:	c0 40       	breq	800081c4 <_vfprintf_r+0x8a8>
800081be:	32 d8       	mov	r8,45
800081c0:	fb 68 06 bb 	st.b	sp[1723],r8
800081c4:	fe c8 b0 10 	sub	r8,pc,-20464
800081c8:	fe c6 b0 10 	sub	r6,pc,-20464
800081cc:	a7 d5       	cbr	r5,0x7
800081ce:	e0 40 00 47 	cp.w	r0,71
800081d2:	f0 06 17 a0 	movle	r6,r8
800081d6:	30 32       	mov	r2,3
800081d8:	e0 8f 06 ce 	bral	80008f74 <_vfprintf_r+0x1658>
800081dc:	40 5b       	lddsp	r11,sp[0x14]
800081de:	40 7a       	lddsp	r10,sp[0x1c]
800081e0:	e0 a0 1c d7 	rcall	8000bb8e <__isnand>
800081e4:	c0 e0       	breq	80008200 <_vfprintf_r+0x8e4>
800081e6:	50 26       	stdsp	sp[0x8],r6
800081e8:	fe c8 b0 2c 	sub	r8,pc,-20436
800081ec:	fe c6 b0 2c 	sub	r6,pc,-20436
800081f0:	a7 d5       	cbr	r5,0x7
800081f2:	e0 40 00 47 	cp.w	r0,71
800081f6:	f0 06 17 a0 	movle	r6,r8
800081fa:	30 32       	mov	r2,3
800081fc:	e0 8f 06 c2 	bral	80008f80 <_vfprintf_r+0x1664>
80008200:	40 2a       	lddsp	r10,sp[0x8]
80008202:	5b fa       	cp.w	r10,-1
80008204:	c0 41       	brne	8000820c <_vfprintf_r+0x8f0>
80008206:	30 69       	mov	r9,6
80008208:	50 29       	stdsp	sp[0x8],r9
8000820a:	c1 18       	rjmp	8000822c <_vfprintf_r+0x910>
8000820c:	e0 40 00 47 	cp.w	r0,71
80008210:	5f 09       	sreq	r9
80008212:	e0 40 00 67 	cp.w	r0,103
80008216:	5f 08       	sreq	r8
80008218:	f3 e8 10 08 	or	r8,r9,r8
8000821c:	f8 08 18 00 	cp.b	r8,r12
80008220:	c0 60       	breq	8000822c <_vfprintf_r+0x910>
80008222:	40 28       	lddsp	r8,sp[0x8]
80008224:	58 08       	cp.w	r8,0
80008226:	f9 b8 00 01 	moveq	r8,1
8000822a:	50 28       	stdsp	sp[0x8],r8
8000822c:	40 78       	lddsp	r8,sp[0x1c]
8000822e:	40 59       	lddsp	r9,sp[0x14]
80008230:	fa e9 06 94 	st.d	sp[1684],r8
80008234:	a9 a5       	sbr	r5,0x8
80008236:	fa f8 06 94 	ld.w	r8,sp[1684]
8000823a:	58 08       	cp.w	r8,0
8000823c:	c0 65       	brlt	80008248 <_vfprintf_r+0x92c>
8000823e:	40 5e       	lddsp	lr,sp[0x14]
80008240:	30 0c       	mov	r12,0
80008242:	50 6e       	stdsp	sp[0x18],lr
80008244:	50 9c       	stdsp	sp[0x24],r12
80008246:	c0 78       	rjmp	80008254 <_vfprintf_r+0x938>
80008248:	40 5b       	lddsp	r11,sp[0x14]
8000824a:	32 da       	mov	r10,45
8000824c:	ee 1b 80 00 	eorh	r11,0x8000
80008250:	50 9a       	stdsp	sp[0x24],r10
80008252:	50 6b       	stdsp	sp[0x18],r11
80008254:	e0 40 00 46 	cp.w	r0,70
80008258:	5f 09       	sreq	r9
8000825a:	e0 40 00 66 	cp.w	r0,102
8000825e:	5f 08       	sreq	r8
80008260:	f3 e8 10 08 	or	r8,r9,r8
80008264:	50 48       	stdsp	sp[0x10],r8
80008266:	c0 40       	breq	8000826e <_vfprintf_r+0x952>
80008268:	40 22       	lddsp	r2,sp[0x8]
8000826a:	30 39       	mov	r9,3
8000826c:	c1 08       	rjmp	8000828c <_vfprintf_r+0x970>
8000826e:	e0 40 00 45 	cp.w	r0,69
80008272:	5f 09       	sreq	r9
80008274:	e0 40 00 65 	cp.w	r0,101
80008278:	5f 08       	sreq	r8
8000827a:	40 22       	lddsp	r2,sp[0x8]
8000827c:	10 49       	or	r9,r8
8000827e:	2f f2       	sub	r2,-1
80008280:	40 46       	lddsp	r6,sp[0x10]
80008282:	ec 09 18 00 	cp.b	r9,r6
80008286:	fb f2 00 02 	ld.weq	r2,sp[0x8]
8000828a:	30 29       	mov	r9,2
8000828c:	fa c8 f9 5c 	sub	r8,sp,-1700
80008290:	1a d8       	st.w	--sp,r8
80008292:	fa c8 f9 54 	sub	r8,sp,-1708
80008296:	1a d8       	st.w	--sp,r8
80008298:	fa c8 f9 4c 	sub	r8,sp,-1716
8000829c:	08 9c       	mov	r12,r4
8000829e:	1a d8       	st.w	--sp,r8
800082a0:	04 98       	mov	r8,r2
800082a2:	40 9b       	lddsp	r11,sp[0x24]
800082a4:	40 aa       	lddsp	r10,sp[0x28]
800082a6:	e0 a0 0b c3 	rcall	80009a2c <_dtoa_r>
800082aa:	e0 40 00 47 	cp.w	r0,71
800082ae:	5f 19       	srne	r9
800082b0:	e0 40 00 67 	cp.w	r0,103
800082b4:	5f 18       	srne	r8
800082b6:	18 96       	mov	r6,r12
800082b8:	2f dd       	sub	sp,-12
800082ba:	f3 e8 00 08 	and	r8,r9,r8
800082be:	c0 41       	brne	800082c6 <_vfprintf_r+0x9aa>
800082c0:	ed b5 00 00 	bld	r5,0x0
800082c4:	c3 01       	brne	80008324 <_vfprintf_r+0xa08>
800082c6:	ec 02 00 0e 	add	lr,r6,r2
800082ca:	50 3e       	stdsp	sp[0xc],lr
800082cc:	40 4c       	lddsp	r12,sp[0x10]
800082ce:	58 0c       	cp.w	r12,0
800082d0:	c1 50       	breq	800082fa <_vfprintf_r+0x9de>
800082d2:	0d 89       	ld.ub	r9,r6[0x0]
800082d4:	33 08       	mov	r8,48
800082d6:	f0 09 18 00 	cp.b	r9,r8
800082da:	c0 b1       	brne	800082f0 <_vfprintf_r+0x9d4>
800082dc:	30 08       	mov	r8,0
800082de:	30 09       	mov	r9,0
800082e0:	40 6b       	lddsp	r11,sp[0x18]
800082e2:	40 7a       	lddsp	r10,sp[0x1c]
800082e4:	e0 a0 20 ef 	rcall	8000c4c2 <__avr32_f64_cmp_eq>
800082e8:	fb b2 00 01 	rsubeq	r2,1
800082ec:	fb f2 0b ab 	st.weq	sp[0x6ac],r2
800082f0:	40 3b       	lddsp	r11,sp[0xc]
800082f2:	fa f8 06 ac 	ld.w	r8,sp[1708]
800082f6:	10 0b       	add	r11,r8
800082f8:	50 3b       	stdsp	sp[0xc],r11
800082fa:	40 6b       	lddsp	r11,sp[0x18]
800082fc:	30 08       	mov	r8,0
800082fe:	30 09       	mov	r9,0
80008300:	40 7a       	lddsp	r10,sp[0x1c]
80008302:	e0 a0 20 e0 	rcall	8000c4c2 <__avr32_f64_cmp_eq>
80008306:	c0 90       	breq	80008318 <_vfprintf_r+0x9fc>
80008308:	40 3a       	lddsp	r10,sp[0xc]
8000830a:	fb 4a 06 a4 	st.w	sp[1700],r10
8000830e:	c0 58       	rjmp	80008318 <_vfprintf_r+0x9fc>
80008310:	10 c9       	st.b	r8++,r9
80008312:	fb 48 06 a4 	st.w	sp[1700],r8
80008316:	c0 28       	rjmp	8000831a <_vfprintf_r+0x9fe>
80008318:	33 09       	mov	r9,48
8000831a:	fa f8 06 a4 	ld.w	r8,sp[1700]
8000831e:	40 3e       	lddsp	lr,sp[0xc]
80008320:	1c 38       	cp.w	r8,lr
80008322:	cf 73       	brcs	80008310 <_vfprintf_r+0x9f4>
80008324:	e0 40 00 47 	cp.w	r0,71
80008328:	5f 09       	sreq	r9
8000832a:	e0 40 00 67 	cp.w	r0,103
8000832e:	5f 08       	sreq	r8
80008330:	f3 e8 10 08 	or	r8,r9,r8
80008334:	fa f9 06 a4 	ld.w	r9,sp[1700]
80008338:	0c 19       	sub	r9,r6
8000833a:	50 69       	stdsp	sp[0x18],r9
8000833c:	58 08       	cp.w	r8,0
8000833e:	c0 b0       	breq	80008354 <_vfprintf_r+0xa38>
80008340:	fa f8 06 ac 	ld.w	r8,sp[1708]
80008344:	5b d8       	cp.w	r8,-3
80008346:	c0 55       	brlt	80008350 <_vfprintf_r+0xa34>
80008348:	40 2c       	lddsp	r12,sp[0x8]
8000834a:	18 38       	cp.w	r8,r12
8000834c:	e0 8a 00 6a 	brle	80008420 <_vfprintf_r+0xb04>
80008350:	20 20       	sub	r0,2
80008352:	c0 58       	rjmp	8000835c <_vfprintf_r+0xa40>
80008354:	e0 40 00 65 	cp.w	r0,101
80008358:	e0 89 00 46 	brgt	800083e4 <_vfprintf_r+0xac8>
8000835c:	fa fb 06 ac 	ld.w	r11,sp[1708]
80008360:	fb 60 06 9c 	st.b	sp[1692],r0
80008364:	20 1b       	sub	r11,1
80008366:	fb 4b 06 ac 	st.w	sp[1708],r11
8000836a:	c0 47       	brpl	80008372 <_vfprintf_r+0xa56>
8000836c:	5c 3b       	neg	r11
8000836e:	32 d8       	mov	r8,45
80008370:	c0 28       	rjmp	80008374 <_vfprintf_r+0xa58>
80008372:	32 b8       	mov	r8,43
80008374:	fb 68 06 9d 	st.b	sp[1693],r8
80008378:	58 9b       	cp.w	r11,9
8000837a:	e0 8a 00 1d 	brle	800083b4 <_vfprintf_r+0xa98>
8000837e:	fa c9 fa 35 	sub	r9,sp,-1483
80008382:	30 aa       	mov	r10,10
80008384:	12 98       	mov	r8,r9
80008386:	0e 9c       	mov	r12,r7
80008388:	0c 92       	mov	r2,r6
8000838a:	f6 0a 0c 06 	divs	r6,r11,r10
8000838e:	0e 9b       	mov	r11,r7
80008390:	2d 0b       	sub	r11,-48
80008392:	10 fb       	st.b	--r8,r11
80008394:	0c 9b       	mov	r11,r6
80008396:	58 96       	cp.w	r6,9
80008398:	fe 99 ff f9 	brgt	8000838a <_vfprintf_r+0xa6e>
8000839c:	2d 0b       	sub	r11,-48
8000839e:	18 97       	mov	r7,r12
800083a0:	04 96       	mov	r6,r2
800083a2:	10 fb       	st.b	--r8,r11
800083a4:	fa ca f9 62 	sub	r10,sp,-1694
800083a8:	c0 38       	rjmp	800083ae <_vfprintf_r+0xa92>
800083aa:	11 3b       	ld.ub	r11,r8++
800083ac:	14 cb       	st.b	r10++,r11
800083ae:	12 38       	cp.w	r8,r9
800083b0:	cf d3       	brcs	800083aa <_vfprintf_r+0xa8e>
800083b2:	c0 98       	rjmp	800083c4 <_vfprintf_r+0xaa8>
800083b4:	2d 0b       	sub	r11,-48
800083b6:	33 08       	mov	r8,48
800083b8:	fb 6b 06 9f 	st.b	sp[1695],r11
800083bc:	fb 68 06 9e 	st.b	sp[1694],r8
800083c0:	fa ca f9 60 	sub	r10,sp,-1696
800083c4:	fa c8 f9 64 	sub	r8,sp,-1692
800083c8:	f4 08 01 08 	sub	r8,r10,r8
800083cc:	50 e8       	stdsp	sp[0x38],r8
800083ce:	10 92       	mov	r2,r8
800083d0:	40 6b       	lddsp	r11,sp[0x18]
800083d2:	16 02       	add	r2,r11
800083d4:	58 1b       	cp.w	r11,1
800083d6:	e0 89 00 05 	brgt	800083e0 <_vfprintf_r+0xac4>
800083da:	ed b5 00 00 	bld	r5,0x0
800083de:	c3 51       	brne	80008448 <_vfprintf_r+0xb2c>
800083e0:	2f f2       	sub	r2,-1
800083e2:	c3 38       	rjmp	80008448 <_vfprintf_r+0xb2c>
800083e4:	e0 40 00 66 	cp.w	r0,102
800083e8:	c1 c1       	brne	80008420 <_vfprintf_r+0xb04>
800083ea:	fa f2 06 ac 	ld.w	r2,sp[1708]
800083ee:	58 02       	cp.w	r2,0
800083f0:	e0 8a 00 0c 	brle	80008408 <_vfprintf_r+0xaec>
800083f4:	40 2a       	lddsp	r10,sp[0x8]
800083f6:	58 0a       	cp.w	r10,0
800083f8:	c0 41       	brne	80008400 <_vfprintf_r+0xae4>
800083fa:	ed b5 00 00 	bld	r5,0x0
800083fe:	c2 51       	brne	80008448 <_vfprintf_r+0xb2c>
80008400:	2f f2       	sub	r2,-1
80008402:	40 29       	lddsp	r9,sp[0x8]
80008404:	12 02       	add	r2,r9
80008406:	c0 b8       	rjmp	8000841c <_vfprintf_r+0xb00>
80008408:	40 28       	lddsp	r8,sp[0x8]
8000840a:	58 08       	cp.w	r8,0
8000840c:	c0 61       	brne	80008418 <_vfprintf_r+0xafc>
8000840e:	ed b5 00 00 	bld	r5,0x0
80008412:	c0 30       	breq	80008418 <_vfprintf_r+0xafc>
80008414:	30 12       	mov	r2,1
80008416:	c1 98       	rjmp	80008448 <_vfprintf_r+0xb2c>
80008418:	40 22       	lddsp	r2,sp[0x8]
8000841a:	2f e2       	sub	r2,-2
8000841c:	36 60       	mov	r0,102
8000841e:	c1 58       	rjmp	80008448 <_vfprintf_r+0xb2c>
80008420:	fa f2 06 ac 	ld.w	r2,sp[1708]
80008424:	40 6e       	lddsp	lr,sp[0x18]
80008426:	1c 32       	cp.w	r2,lr
80008428:	c0 65       	brlt	80008434 <_vfprintf_r+0xb18>
8000842a:	ed b5 00 00 	bld	r5,0x0
8000842e:	f7 b2 00 ff 	subeq	r2,-1
80008432:	c0 a8       	rjmp	80008446 <_vfprintf_r+0xb2a>
80008434:	e4 08 11 02 	rsub	r8,r2,2
80008438:	40 6c       	lddsp	r12,sp[0x18]
8000843a:	58 02       	cp.w	r2,0
8000843c:	f0 02 17 a0 	movle	r2,r8
80008440:	f9 b2 09 01 	movgt	r2,1
80008444:	18 02       	add	r2,r12
80008446:	36 70       	mov	r0,103
80008448:	40 9b       	lddsp	r11,sp[0x24]
8000844a:	58 0b       	cp.w	r11,0
8000844c:	e0 80 05 94 	breq	80008f74 <_vfprintf_r+0x1658>
80008450:	32 d8       	mov	r8,45
80008452:	fb 68 06 bb 	st.b	sp[1723],r8
80008456:	e0 8f 05 93 	bral	80008f7c <_vfprintf_r+0x1660>
8000845a:	50 a7       	stdsp	sp[0x28],r7
8000845c:	04 94       	mov	r4,r2
8000845e:	0c 97       	mov	r7,r6
80008460:	02 92       	mov	r2,r1
80008462:	06 96       	mov	r6,r3
80008464:	40 41       	lddsp	r1,sp[0x10]
80008466:	40 93       	lddsp	r3,sp[0x24]
80008468:	0e 99       	mov	r9,r7
8000846a:	ed b5 00 05 	bld	r5,0x5
8000846e:	c4 81       	brne	800084fe <_vfprintf_r+0xbe2>
80008470:	fa f8 06 b4 	ld.w	r8,sp[1716]
80008474:	40 3e       	lddsp	lr,sp[0xc]
80008476:	58 0e       	cp.w	lr,0
80008478:	c1 d0       	breq	800084b2 <_vfprintf_r+0xb96>
8000847a:	10 36       	cp.w	r6,r8
8000847c:	c0 64       	brge	80008488 <_vfprintf_r+0xb6c>
8000847e:	fa cc f9 44 	sub	r12,sp,-1724
80008482:	f8 06 00 36 	add	r6,r12,r6<<0x3
80008486:	c1 d8       	rjmp	800084c0 <_vfprintf_r+0xba4>
80008488:	fa c8 f9 50 	sub	r8,sp,-1712
8000848c:	1a d8       	st.w	--sp,r8
8000848e:	fa c8 fa b8 	sub	r8,sp,-1352
80008492:	04 9a       	mov	r10,r2
80008494:	1a d8       	st.w	--sp,r8
80008496:	fa c8 fb b4 	sub	r8,sp,-1100
8000849a:	0c 9b       	mov	r11,r6
8000849c:	1a d8       	st.w	--sp,r8
8000849e:	08 9c       	mov	r12,r4
800084a0:	fa c8 f9 40 	sub	r8,sp,-1728
800084a4:	fa c9 ff b4 	sub	r9,sp,-76
800084a8:	fe b0 f8 a2 	rcall	800075ec <get_arg>
800084ac:	2f dd       	sub	sp,-12
800084ae:	78 0a       	ld.w	r10,r12[0x0]
800084b0:	c2 08       	rjmp	800084f0 <_vfprintf_r+0xbd4>
800084b2:	2f f7       	sub	r7,-1
800084b4:	10 39       	cp.w	r9,r8
800084b6:	c0 84       	brge	800084c6 <_vfprintf_r+0xbaa>
800084b8:	fa cb f9 44 	sub	r11,sp,-1724
800084bc:	f6 06 00 36 	add	r6,r11,r6<<0x3
800084c0:	ec fa fd 88 	ld.w	r10,r6[-632]
800084c4:	c1 68       	rjmp	800084f0 <_vfprintf_r+0xbd4>
800084c6:	41 09       	lddsp	r9,sp[0x40]
800084c8:	59 f8       	cp.w	r8,31
800084ca:	e0 89 00 10 	brgt	800084ea <_vfprintf_r+0xbce>
800084ce:	f2 ca ff fc 	sub	r10,r9,-4
800084d2:	51 0a       	stdsp	sp[0x40],r10
800084d4:	fa c6 f9 44 	sub	r6,sp,-1724
800084d8:	72 0a       	ld.w	r10,r9[0x0]
800084da:	ec 08 00 39 	add	r9,r6,r8<<0x3
800084de:	f3 4a fd 88 	st.w	r9[-632],r10
800084e2:	2f f8       	sub	r8,-1
800084e4:	fb 48 06 b4 	st.w	sp[1716],r8
800084e8:	c0 48       	rjmp	800084f0 <_vfprintf_r+0xbd4>
800084ea:	72 0a       	ld.w	r10,r9[0x0]
800084ec:	2f c9       	sub	r9,-4
800084ee:	51 09       	stdsp	sp[0x40],r9
800084f0:	40 be       	lddsp	lr,sp[0x2c]
800084f2:	1c 98       	mov	r8,lr
800084f4:	95 1e       	st.w	r10[0x4],lr
800084f6:	bf 58       	asr	r8,0x1f
800084f8:	95 08       	st.w	r10[0x0],r8
800084fa:	fe 9f fa 9f 	bral	80007a38 <_vfprintf_r+0x11c>
800084fe:	ed b5 00 04 	bld	r5,0x4
80008502:	c4 80       	breq	80008592 <_vfprintf_r+0xc76>
80008504:	e2 15 00 40 	andl	r5,0x40,COH
80008508:	c4 50       	breq	80008592 <_vfprintf_r+0xc76>
8000850a:	fa f8 06 b4 	ld.w	r8,sp[1716]
8000850e:	40 3c       	lddsp	r12,sp[0xc]
80008510:	58 0c       	cp.w	r12,0
80008512:	c1 d0       	breq	8000854c <_vfprintf_r+0xc30>
80008514:	10 36       	cp.w	r6,r8
80008516:	c0 64       	brge	80008522 <_vfprintf_r+0xc06>
80008518:	fa cb f9 44 	sub	r11,sp,-1724
8000851c:	f6 06 00 36 	add	r6,r11,r6<<0x3
80008520:	c1 d8       	rjmp	8000855a <_vfprintf_r+0xc3e>
80008522:	fa c8 f9 50 	sub	r8,sp,-1712
80008526:	1a d8       	st.w	--sp,r8
80008528:	fa c8 fa b8 	sub	r8,sp,-1352
8000852c:	04 9a       	mov	r10,r2
8000852e:	1a d8       	st.w	--sp,r8
80008530:	fa c8 fb b4 	sub	r8,sp,-1100
80008534:	0c 9b       	mov	r11,r6
80008536:	1a d8       	st.w	--sp,r8
80008538:	08 9c       	mov	r12,r4
8000853a:	fa c8 f9 40 	sub	r8,sp,-1728
8000853e:	fa c9 ff b4 	sub	r9,sp,-76
80008542:	fe b0 f8 55 	rcall	800075ec <get_arg>
80008546:	2f dd       	sub	sp,-12
80008548:	78 0a       	ld.w	r10,r12[0x0]
8000854a:	c2 08       	rjmp	8000858a <_vfprintf_r+0xc6e>
8000854c:	2f f7       	sub	r7,-1
8000854e:	10 39       	cp.w	r9,r8
80008550:	c0 84       	brge	80008560 <_vfprintf_r+0xc44>
80008552:	fa ca f9 44 	sub	r10,sp,-1724
80008556:	f4 06 00 36 	add	r6,r10,r6<<0x3
8000855a:	ec fa fd 88 	ld.w	r10,r6[-632]
8000855e:	c1 68       	rjmp	8000858a <_vfprintf_r+0xc6e>
80008560:	41 09       	lddsp	r9,sp[0x40]
80008562:	59 f8       	cp.w	r8,31
80008564:	e0 89 00 10 	brgt	80008584 <_vfprintf_r+0xc68>
80008568:	f2 ca ff fc 	sub	r10,r9,-4
8000856c:	51 0a       	stdsp	sp[0x40],r10
8000856e:	fa c6 f9 44 	sub	r6,sp,-1724
80008572:	72 0a       	ld.w	r10,r9[0x0]
80008574:	ec 08 00 39 	add	r9,r6,r8<<0x3
80008578:	f3 4a fd 88 	st.w	r9[-632],r10
8000857c:	2f f8       	sub	r8,-1
8000857e:	fb 48 06 b4 	st.w	sp[1716],r8
80008582:	c0 48       	rjmp	8000858a <_vfprintf_r+0xc6e>
80008584:	72 0a       	ld.w	r10,r9[0x0]
80008586:	2f c9       	sub	r9,-4
80008588:	51 09       	stdsp	sp[0x40],r9
8000858a:	40 be       	lddsp	lr,sp[0x2c]
8000858c:	b4 0e       	st.h	r10[0x0],lr
8000858e:	fe 9f fa 55 	bral	80007a38 <_vfprintf_r+0x11c>
80008592:	fa f8 06 b4 	ld.w	r8,sp[1716]
80008596:	40 3c       	lddsp	r12,sp[0xc]
80008598:	58 0c       	cp.w	r12,0
8000859a:	c1 d0       	breq	800085d4 <_vfprintf_r+0xcb8>
8000859c:	10 36       	cp.w	r6,r8
8000859e:	c0 64       	brge	800085aa <_vfprintf_r+0xc8e>
800085a0:	fa cb f9 44 	sub	r11,sp,-1724
800085a4:	f6 06 00 36 	add	r6,r11,r6<<0x3
800085a8:	c1 d8       	rjmp	800085e2 <_vfprintf_r+0xcc6>
800085aa:	fa c8 f9 50 	sub	r8,sp,-1712
800085ae:	1a d8       	st.w	--sp,r8
800085b0:	fa c8 fa b8 	sub	r8,sp,-1352
800085b4:	04 9a       	mov	r10,r2
800085b6:	1a d8       	st.w	--sp,r8
800085b8:	fa c8 fb b4 	sub	r8,sp,-1100
800085bc:	0c 9b       	mov	r11,r6
800085be:	1a d8       	st.w	--sp,r8
800085c0:	08 9c       	mov	r12,r4
800085c2:	fa c8 f9 40 	sub	r8,sp,-1728
800085c6:	fa c9 ff b4 	sub	r9,sp,-76
800085ca:	fe b0 f8 11 	rcall	800075ec <get_arg>
800085ce:	2f dd       	sub	sp,-12
800085d0:	78 0a       	ld.w	r10,r12[0x0]
800085d2:	c2 08       	rjmp	80008612 <_vfprintf_r+0xcf6>
800085d4:	2f f7       	sub	r7,-1
800085d6:	10 39       	cp.w	r9,r8
800085d8:	c0 84       	brge	800085e8 <_vfprintf_r+0xccc>
800085da:	fa ca f9 44 	sub	r10,sp,-1724
800085de:	f4 06 00 36 	add	r6,r10,r6<<0x3
800085e2:	ec fa fd 88 	ld.w	r10,r6[-632]
800085e6:	c1 68       	rjmp	80008612 <_vfprintf_r+0xcf6>
800085e8:	41 09       	lddsp	r9,sp[0x40]
800085ea:	59 f8       	cp.w	r8,31
800085ec:	e0 89 00 10 	brgt	8000860c <_vfprintf_r+0xcf0>
800085f0:	f2 ca ff fc 	sub	r10,r9,-4
800085f4:	51 0a       	stdsp	sp[0x40],r10
800085f6:	fa c6 f9 44 	sub	r6,sp,-1724
800085fa:	72 0a       	ld.w	r10,r9[0x0]
800085fc:	ec 08 00 39 	add	r9,r6,r8<<0x3
80008600:	f3 4a fd 88 	st.w	r9[-632],r10
80008604:	2f f8       	sub	r8,-1
80008606:	fb 48 06 b4 	st.w	sp[1716],r8
8000860a:	c0 48       	rjmp	80008612 <_vfprintf_r+0xcf6>
8000860c:	72 0a       	ld.w	r10,r9[0x0]
8000860e:	2f c9       	sub	r9,-4
80008610:	51 09       	stdsp	sp[0x40],r9
80008612:	40 be       	lddsp	lr,sp[0x2c]
80008614:	95 0e       	st.w	r10[0x0],lr
80008616:	fe 9f fa 11 	bral	80007a38 <_vfprintf_r+0x11c>
8000861a:	50 a7       	stdsp	sp[0x28],r7
8000861c:	50 80       	stdsp	sp[0x20],r0
8000861e:	0c 97       	mov	r7,r6
80008620:	04 94       	mov	r4,r2
80008622:	06 96       	mov	r6,r3
80008624:	02 92       	mov	r2,r1
80008626:	40 93       	lddsp	r3,sp[0x24]
80008628:	10 90       	mov	r0,r8
8000862a:	40 41       	lddsp	r1,sp[0x10]
8000862c:	a5 a5       	sbr	r5,0x4
8000862e:	c0 a8       	rjmp	80008642 <_vfprintf_r+0xd26>
80008630:	50 a7       	stdsp	sp[0x28],r7
80008632:	50 80       	stdsp	sp[0x20],r0
80008634:	0c 97       	mov	r7,r6
80008636:	04 94       	mov	r4,r2
80008638:	06 96       	mov	r6,r3
8000863a:	02 92       	mov	r2,r1
8000863c:	40 93       	lddsp	r3,sp[0x24]
8000863e:	10 90       	mov	r0,r8
80008640:	40 41       	lddsp	r1,sp[0x10]
80008642:	ed b5 00 05 	bld	r5,0x5
80008646:	c5 d1       	brne	80008700 <_vfprintf_r+0xde4>
80008648:	fa f8 06 b4 	ld.w	r8,sp[1716]
8000864c:	40 3c       	lddsp	r12,sp[0xc]
8000864e:	58 0c       	cp.w	r12,0
80008650:	c2 60       	breq	8000869c <_vfprintf_r+0xd80>
80008652:	10 36       	cp.w	r6,r8
80008654:	c0 a4       	brge	80008668 <_vfprintf_r+0xd4c>
80008656:	fa cb f9 44 	sub	r11,sp,-1724
8000865a:	f6 06 00 36 	add	r6,r11,r6<<0x3
8000865e:	ec e8 fd 88 	ld.d	r8,r6[-632]
80008662:	fa e9 00 00 	st.d	sp[0],r8
80008666:	c1 88       	rjmp	80008696 <_vfprintf_r+0xd7a>
80008668:	fa c8 f9 50 	sub	r8,sp,-1712
8000866c:	1a d8       	st.w	--sp,r8
8000866e:	fa c8 fa b8 	sub	r8,sp,-1352
80008672:	04 9a       	mov	r10,r2
80008674:	1a d8       	st.w	--sp,r8
80008676:	0c 9b       	mov	r11,r6
80008678:	fa c8 fb b4 	sub	r8,sp,-1100
8000867c:	08 9c       	mov	r12,r4
8000867e:	1a d8       	st.w	--sp,r8
80008680:	fa c8 f9 40 	sub	r8,sp,-1728
80008684:	fa c9 ff b4 	sub	r9,sp,-76
80008688:	fe b0 f7 b2 	rcall	800075ec <get_arg>
8000868c:	2f dd       	sub	sp,-12
8000868e:	f8 ea 00 00 	ld.d	r10,r12[0]
80008692:	fa eb 00 00 	st.d	sp[0],r10
80008696:	30 08       	mov	r8,0
80008698:	e0 8f 03 de 	bral	80008e54 <_vfprintf_r+0x1538>
8000869c:	ee ca ff ff 	sub	r10,r7,-1
800086a0:	10 37       	cp.w	r7,r8
800086a2:	c0 b4       	brge	800086b8 <_vfprintf_r+0xd9c>
800086a4:	fa c9 f9 44 	sub	r9,sp,-1724
800086a8:	14 97       	mov	r7,r10
800086aa:	f2 06 00 36 	add	r6,r9,r6<<0x3
800086ae:	ec ea fd 88 	ld.d	r10,r6[-632]
800086b2:	fa eb 00 00 	st.d	sp[0],r10
800086b6:	c1 88       	rjmp	800086e6 <_vfprintf_r+0xdca>
800086b8:	41 09       	lddsp	r9,sp[0x40]
800086ba:	59 f8       	cp.w	r8,31
800086bc:	e0 89 00 18 	brgt	800086ec <_vfprintf_r+0xdd0>
800086c0:	f2 e6 00 00 	ld.d	r6,r9[0]
800086c4:	f2 cb ff f8 	sub	r11,r9,-8
800086c8:	fa e7 00 00 	st.d	sp[0],r6
800086cc:	51 0b       	stdsp	sp[0x40],r11
800086ce:	fa c6 f9 44 	sub	r6,sp,-1724
800086d2:	ec 08 00 39 	add	r9,r6,r8<<0x3
800086d6:	fa e6 00 00 	ld.d	r6,sp[0]
800086da:	f2 e7 fd 88 	st.d	r9[-632],r6
800086de:	2f f8       	sub	r8,-1
800086e0:	14 97       	mov	r7,r10
800086e2:	fb 48 06 b4 	st.w	sp[1716],r8
800086e6:	40 38       	lddsp	r8,sp[0xc]
800086e8:	e0 8f 03 b6 	bral	80008e54 <_vfprintf_r+0x1538>
800086ec:	f2 e6 00 00 	ld.d	r6,r9[0]
800086f0:	40 38       	lddsp	r8,sp[0xc]
800086f2:	fa e7 00 00 	st.d	sp[0],r6
800086f6:	2f 89       	sub	r9,-8
800086f8:	14 97       	mov	r7,r10
800086fa:	51 09       	stdsp	sp[0x40],r9
800086fc:	e0 8f 03 ac 	bral	80008e54 <_vfprintf_r+0x1538>
80008700:	ed b5 00 04 	bld	r5,0x4
80008704:	c1 61       	brne	80008730 <_vfprintf_r+0xe14>
80008706:	fa f8 06 b4 	ld.w	r8,sp[1716]
8000870a:	40 3e       	lddsp	lr,sp[0xc]
8000870c:	58 0e       	cp.w	lr,0
8000870e:	c0 80       	breq	8000871e <_vfprintf_r+0xe02>
80008710:	10 36       	cp.w	r6,r8
80008712:	c6 74       	brge	800087e0 <_vfprintf_r+0xec4>
80008714:	fa cc f9 44 	sub	r12,sp,-1724
80008718:	f8 06 00 36 	add	r6,r12,r6<<0x3
8000871c:	c8 08       	rjmp	8000881c <_vfprintf_r+0xf00>
8000871e:	ee ca ff ff 	sub	r10,r7,-1
80008722:	10 37       	cp.w	r7,r8
80008724:	c7 f4       	brge	80008822 <_vfprintf_r+0xf06>
80008726:	fa cb f9 44 	sub	r11,sp,-1724
8000872a:	f6 06 00 36 	add	r6,r11,r6<<0x3
8000872e:	c7 68       	rjmp	8000881a <_vfprintf_r+0xefe>
80008730:	ed b5 00 06 	bld	r5,0x6
80008734:	c4 a1       	brne	800087c8 <_vfprintf_r+0xeac>
80008736:	fa f8 06 b4 	ld.w	r8,sp[1716]
8000873a:	40 3c       	lddsp	r12,sp[0xc]
8000873c:	58 0c       	cp.w	r12,0
8000873e:	c1 d0       	breq	80008778 <_vfprintf_r+0xe5c>
80008740:	10 36       	cp.w	r6,r8
80008742:	c0 64       	brge	8000874e <_vfprintf_r+0xe32>
80008744:	fa cb f9 44 	sub	r11,sp,-1724
80008748:	f6 06 00 36 	add	r6,r11,r6<<0x3
8000874c:	c1 f8       	rjmp	8000878a <_vfprintf_r+0xe6e>
8000874e:	fa c8 f9 50 	sub	r8,sp,-1712
80008752:	1a d8       	st.w	--sp,r8
80008754:	fa c8 fa b8 	sub	r8,sp,-1352
80008758:	1a d8       	st.w	--sp,r8
8000875a:	fa c8 fb b4 	sub	r8,sp,-1100
8000875e:	1a d8       	st.w	--sp,r8
80008760:	fa c8 f9 40 	sub	r8,sp,-1728
80008764:	fa c9 ff b4 	sub	r9,sp,-76
80008768:	04 9a       	mov	r10,r2
8000876a:	0c 9b       	mov	r11,r6
8000876c:	08 9c       	mov	r12,r4
8000876e:	fe b0 f7 3f 	rcall	800075ec <get_arg>
80008772:	2f dd       	sub	sp,-12
80008774:	98 18       	ld.sh	r8,r12[0x2]
80008776:	c2 68       	rjmp	800087c2 <_vfprintf_r+0xea6>
80008778:	ee ca ff ff 	sub	r10,r7,-1
8000877c:	10 37       	cp.w	r7,r8
8000877e:	c0 94       	brge	80008790 <_vfprintf_r+0xe74>
80008780:	fa c9 f9 44 	sub	r9,sp,-1724
80008784:	14 97       	mov	r7,r10
80008786:	f2 06 00 36 	add	r6,r9,r6<<0x3
8000878a:	ed 08 fd 8a 	ld.sh	r8,r6[-630]
8000878e:	c1 a8       	rjmp	800087c2 <_vfprintf_r+0xea6>
80008790:	41 09       	lddsp	r9,sp[0x40]
80008792:	59 f8       	cp.w	r8,31
80008794:	e0 89 00 13 	brgt	800087ba <_vfprintf_r+0xe9e>
80008798:	f2 cb ff fc 	sub	r11,r9,-4
8000879c:	51 0b       	stdsp	sp[0x40],r11
8000879e:	72 09       	ld.w	r9,r9[0x0]
800087a0:	fa c6 f9 44 	sub	r6,sp,-1724
800087a4:	ec 08 00 3b 	add	r11,r6,r8<<0x3
800087a8:	2f f8       	sub	r8,-1
800087aa:	f7 49 fd 88 	st.w	r11[-632],r9
800087ae:	fb 48 06 b4 	st.w	sp[1716],r8
800087b2:	14 97       	mov	r7,r10
800087b4:	f1 d9 b0 10 	bfexts	r8,r9,0x0,0x10
800087b8:	c0 58       	rjmp	800087c2 <_vfprintf_r+0xea6>
800087ba:	92 18       	ld.sh	r8,r9[0x2]
800087bc:	14 97       	mov	r7,r10
800087be:	2f c9       	sub	r9,-4
800087c0:	51 09       	stdsp	sp[0x40],r9
800087c2:	5c 78       	castu.h	r8
800087c4:	50 18       	stdsp	sp[0x4],r8
800087c6:	c4 68       	rjmp	80008852 <_vfprintf_r+0xf36>
800087c8:	fa f8 06 b4 	ld.w	r8,sp[1716]
800087cc:	40 3c       	lddsp	r12,sp[0xc]
800087ce:	58 0c       	cp.w	r12,0
800087d0:	c1 d0       	breq	8000880a <_vfprintf_r+0xeee>
800087d2:	10 36       	cp.w	r6,r8
800087d4:	c0 64       	brge	800087e0 <_vfprintf_r+0xec4>
800087d6:	fa cb f9 44 	sub	r11,sp,-1724
800087da:	f6 06 00 36 	add	r6,r11,r6<<0x3
800087de:	c1 f8       	rjmp	8000881c <_vfprintf_r+0xf00>
800087e0:	fa c8 f9 50 	sub	r8,sp,-1712
800087e4:	1a d8       	st.w	--sp,r8
800087e6:	fa c8 fa b8 	sub	r8,sp,-1352
800087ea:	0c 9b       	mov	r11,r6
800087ec:	1a d8       	st.w	--sp,r8
800087ee:	fa c8 fb b4 	sub	r8,sp,-1100
800087f2:	04 9a       	mov	r10,r2
800087f4:	1a d8       	st.w	--sp,r8
800087f6:	08 9c       	mov	r12,r4
800087f8:	fa c8 f9 40 	sub	r8,sp,-1728
800087fc:	fa c9 ff b4 	sub	r9,sp,-76
80008800:	fe b0 f6 f6 	rcall	800075ec <get_arg>
80008804:	2f dd       	sub	sp,-12
80008806:	78 0b       	ld.w	r11,r12[0x0]
80008808:	c2 48       	rjmp	80008850 <_vfprintf_r+0xf34>
8000880a:	ee ca ff ff 	sub	r10,r7,-1
8000880e:	10 37       	cp.w	r7,r8
80008810:	c0 94       	brge	80008822 <_vfprintf_r+0xf06>
80008812:	fa c9 f9 44 	sub	r9,sp,-1724
80008816:	f2 06 00 36 	add	r6,r9,r6<<0x3
8000881a:	14 97       	mov	r7,r10
8000881c:	ec fb fd 88 	ld.w	r11,r6[-632]
80008820:	c1 88       	rjmp	80008850 <_vfprintf_r+0xf34>
80008822:	41 09       	lddsp	r9,sp[0x40]
80008824:	59 f8       	cp.w	r8,31
80008826:	e0 89 00 11 	brgt	80008848 <_vfprintf_r+0xf2c>
8000882a:	f2 cb ff fc 	sub	r11,r9,-4
8000882e:	51 0b       	stdsp	sp[0x40],r11
80008830:	fa c6 f9 44 	sub	r6,sp,-1724
80008834:	72 0b       	ld.w	r11,r9[0x0]
80008836:	ec 08 00 39 	add	r9,r6,r8<<0x3
8000883a:	f3 4b fd 88 	st.w	r9[-632],r11
8000883e:	2f f8       	sub	r8,-1
80008840:	14 97       	mov	r7,r10
80008842:	fb 48 06 b4 	st.w	sp[1716],r8
80008846:	c0 58       	rjmp	80008850 <_vfprintf_r+0xf34>
80008848:	72 0b       	ld.w	r11,r9[0x0]
8000884a:	14 97       	mov	r7,r10
8000884c:	2f c9       	sub	r9,-4
8000884e:	51 09       	stdsp	sp[0x40],r9
80008850:	50 1b       	stdsp	sp[0x4],r11
80008852:	30 0e       	mov	lr,0
80008854:	50 0e       	stdsp	sp[0x0],lr
80008856:	1c 98       	mov	r8,lr
80008858:	e0 8f 02 fe 	bral	80008e54 <_vfprintf_r+0x1538>
8000885c:	50 a7       	stdsp	sp[0x28],r7
8000885e:	50 80       	stdsp	sp[0x20],r0
80008860:	0c 97       	mov	r7,r6
80008862:	04 94       	mov	r4,r2
80008864:	06 96       	mov	r6,r3
80008866:	02 92       	mov	r2,r1
80008868:	40 93       	lddsp	r3,sp[0x24]
8000886a:	40 41       	lddsp	r1,sp[0x10]
8000886c:	0e 99       	mov	r9,r7
8000886e:	fa f8 06 b4 	ld.w	r8,sp[1716]
80008872:	40 3c       	lddsp	r12,sp[0xc]
80008874:	58 0c       	cp.w	r12,0
80008876:	c1 d0       	breq	800088b0 <_vfprintf_r+0xf94>
80008878:	10 36       	cp.w	r6,r8
8000887a:	c0 64       	brge	80008886 <_vfprintf_r+0xf6a>
8000887c:	fa cb f9 44 	sub	r11,sp,-1724
80008880:	f6 06 00 36 	add	r6,r11,r6<<0x3
80008884:	c1 d8       	rjmp	800088be <_vfprintf_r+0xfa2>
80008886:	fa c8 f9 50 	sub	r8,sp,-1712
8000888a:	1a d8       	st.w	--sp,r8
8000888c:	fa c8 fa b8 	sub	r8,sp,-1352
80008890:	1a d8       	st.w	--sp,r8
80008892:	fa c8 fb b4 	sub	r8,sp,-1100
80008896:	1a d8       	st.w	--sp,r8
80008898:	fa c9 ff b4 	sub	r9,sp,-76
8000889c:	fa c8 f9 40 	sub	r8,sp,-1728
800088a0:	04 9a       	mov	r10,r2
800088a2:	0c 9b       	mov	r11,r6
800088a4:	08 9c       	mov	r12,r4
800088a6:	fe b0 f6 a3 	rcall	800075ec <get_arg>
800088aa:	2f dd       	sub	sp,-12
800088ac:	78 09       	ld.w	r9,r12[0x0]
800088ae:	c2 18       	rjmp	800088f0 <_vfprintf_r+0xfd4>
800088b0:	2f f7       	sub	r7,-1
800088b2:	10 39       	cp.w	r9,r8
800088b4:	c0 84       	brge	800088c4 <_vfprintf_r+0xfa8>
800088b6:	fa ca f9 44 	sub	r10,sp,-1724
800088ba:	f4 06 00 36 	add	r6,r10,r6<<0x3
800088be:	ec f9 fd 88 	ld.w	r9,r6[-632]
800088c2:	c1 78       	rjmp	800088f0 <_vfprintf_r+0xfd4>
800088c4:	41 09       	lddsp	r9,sp[0x40]
800088c6:	59 f8       	cp.w	r8,31
800088c8:	e0 89 00 10 	brgt	800088e8 <_vfprintf_r+0xfcc>
800088cc:	f2 ca ff fc 	sub	r10,r9,-4
800088d0:	51 0a       	stdsp	sp[0x40],r10
800088d2:	fa c6 f9 44 	sub	r6,sp,-1724
800088d6:	72 09       	ld.w	r9,r9[0x0]
800088d8:	ec 08 00 3a 	add	r10,r6,r8<<0x3
800088dc:	f5 49 fd 88 	st.w	r10[-632],r9
800088e0:	2f f8       	sub	r8,-1
800088e2:	fb 48 06 b4 	st.w	sp[1716],r8
800088e6:	c0 58       	rjmp	800088f0 <_vfprintf_r+0xfd4>
800088e8:	f2 c8 ff fc 	sub	r8,r9,-4
800088ec:	51 08       	stdsp	sp[0x40],r8
800088ee:	72 09       	ld.w	r9,r9[0x0]
800088f0:	33 08       	mov	r8,48
800088f2:	fb 68 06 b8 	st.b	sp[1720],r8
800088f6:	37 88       	mov	r8,120
800088f8:	30 0e       	mov	lr,0
800088fa:	fb 68 06 b9 	st.b	sp[1721],r8
800088fe:	fe cc b7 3a 	sub	r12,pc,-18630
80008902:	50 19       	stdsp	sp[0x4],r9
80008904:	a1 b5       	sbr	r5,0x1
80008906:	50 0e       	stdsp	sp[0x0],lr
80008908:	50 dc       	stdsp	sp[0x34],r12
8000890a:	30 28       	mov	r8,2
8000890c:	37 80       	mov	r0,120
8000890e:	e0 8f 02 a3 	bral	80008e54 <_vfprintf_r+0x1538>
80008912:	50 a7       	stdsp	sp[0x28],r7
80008914:	50 80       	stdsp	sp[0x20],r0
80008916:	10 90       	mov	r0,r8
80008918:	30 08       	mov	r8,0
8000891a:	fb 68 06 bb 	st.b	sp[1723],r8
8000891e:	0c 97       	mov	r7,r6
80008920:	04 94       	mov	r4,r2
80008922:	06 96       	mov	r6,r3
80008924:	02 92       	mov	r2,r1
80008926:	40 93       	lddsp	r3,sp[0x24]
80008928:	40 41       	lddsp	r1,sp[0x10]
8000892a:	0e 99       	mov	r9,r7
8000892c:	fa f8 06 b4 	ld.w	r8,sp[1716]
80008930:	40 3b       	lddsp	r11,sp[0xc]
80008932:	58 0b       	cp.w	r11,0
80008934:	c1 d0       	breq	8000896e <_vfprintf_r+0x1052>
80008936:	10 36       	cp.w	r6,r8
80008938:	c0 64       	brge	80008944 <_vfprintf_r+0x1028>
8000893a:	fa ca f9 44 	sub	r10,sp,-1724
8000893e:	f4 06 00 36 	add	r6,r10,r6<<0x3
80008942:	c1 d8       	rjmp	8000897c <_vfprintf_r+0x1060>
80008944:	fa c8 f9 50 	sub	r8,sp,-1712
80008948:	1a d8       	st.w	--sp,r8
8000894a:	fa c8 fa b8 	sub	r8,sp,-1352
8000894e:	1a d8       	st.w	--sp,r8
80008950:	fa c8 fb b4 	sub	r8,sp,-1100
80008954:	0c 9b       	mov	r11,r6
80008956:	1a d8       	st.w	--sp,r8
80008958:	04 9a       	mov	r10,r2
8000895a:	fa c8 f9 40 	sub	r8,sp,-1728
8000895e:	fa c9 ff b4 	sub	r9,sp,-76
80008962:	08 9c       	mov	r12,r4
80008964:	fe b0 f6 44 	rcall	800075ec <get_arg>
80008968:	2f dd       	sub	sp,-12
8000896a:	78 06       	ld.w	r6,r12[0x0]
8000896c:	c2 08       	rjmp	800089ac <_vfprintf_r+0x1090>
8000896e:	2f f7       	sub	r7,-1
80008970:	10 39       	cp.w	r9,r8
80008972:	c0 84       	brge	80008982 <_vfprintf_r+0x1066>
80008974:	fa c9 f9 44 	sub	r9,sp,-1724
80008978:	f2 06 00 36 	add	r6,r9,r6<<0x3
8000897c:	ec f6 fd 88 	ld.w	r6,r6[-632]
80008980:	c1 68       	rjmp	800089ac <_vfprintf_r+0x1090>
80008982:	41 09       	lddsp	r9,sp[0x40]
80008984:	59 f8       	cp.w	r8,31
80008986:	e0 89 00 10 	brgt	800089a6 <_vfprintf_r+0x108a>
8000898a:	f2 ca ff fc 	sub	r10,r9,-4
8000898e:	51 0a       	stdsp	sp[0x40],r10
80008990:	72 06       	ld.w	r6,r9[0x0]
80008992:	fa ce f9 44 	sub	lr,sp,-1724
80008996:	fc 08 00 39 	add	r9,lr,r8<<0x3
8000899a:	f3 46 fd 88 	st.w	r9[-632],r6
8000899e:	2f f8       	sub	r8,-1
800089a0:	fb 48 06 b4 	st.w	sp[1716],r8
800089a4:	c0 48       	rjmp	800089ac <_vfprintf_r+0x1090>
800089a6:	72 06       	ld.w	r6,r9[0x0]
800089a8:	2f c9       	sub	r9,-4
800089aa:	51 09       	stdsp	sp[0x40],r9
800089ac:	40 2c       	lddsp	r12,sp[0x8]
800089ae:	58 0c       	cp.w	r12,0
800089b0:	c1 05       	brlt	800089d0 <_vfprintf_r+0x10b4>
800089b2:	18 9a       	mov	r10,r12
800089b4:	30 0b       	mov	r11,0
800089b6:	0c 9c       	mov	r12,r6
800089b8:	e0 a0 14 58 	rcall	8000b268 <memchr>
800089bc:	e0 80 02 df 	breq	80008f7a <_vfprintf_r+0x165e>
800089c0:	f8 06 01 02 	sub	r2,r12,r6
800089c4:	40 2b       	lddsp	r11,sp[0x8]
800089c6:	16 32       	cp.w	r2,r11
800089c8:	e0 89 02 d9 	brgt	80008f7a <_vfprintf_r+0x165e>
800089cc:	e0 8f 02 d4 	bral	80008f74 <_vfprintf_r+0x1658>
800089d0:	30 0a       	mov	r10,0
800089d2:	0c 9c       	mov	r12,r6
800089d4:	50 2a       	stdsp	sp[0x8],r10
800089d6:	e0 a0 19 33 	rcall	8000bc3c <strlen>
800089da:	18 92       	mov	r2,r12
800089dc:	e0 8f 02 d2 	bral	80008f80 <_vfprintf_r+0x1664>
800089e0:	50 a7       	stdsp	sp[0x28],r7
800089e2:	50 80       	stdsp	sp[0x20],r0
800089e4:	0c 97       	mov	r7,r6
800089e6:	04 94       	mov	r4,r2
800089e8:	06 96       	mov	r6,r3
800089ea:	02 92       	mov	r2,r1
800089ec:	40 93       	lddsp	r3,sp[0x24]
800089ee:	10 90       	mov	r0,r8
800089f0:	40 41       	lddsp	r1,sp[0x10]
800089f2:	a5 a5       	sbr	r5,0x4
800089f4:	c0 a8       	rjmp	80008a08 <_vfprintf_r+0x10ec>
800089f6:	50 a7       	stdsp	sp[0x28],r7
800089f8:	50 80       	stdsp	sp[0x20],r0
800089fa:	0c 97       	mov	r7,r6
800089fc:	04 94       	mov	r4,r2
800089fe:	06 96       	mov	r6,r3
80008a00:	02 92       	mov	r2,r1
80008a02:	40 93       	lddsp	r3,sp[0x24]
80008a04:	10 90       	mov	r0,r8
80008a06:	40 41       	lddsp	r1,sp[0x10]
80008a08:	ed b5 00 05 	bld	r5,0x5
80008a0c:	c5 61       	brne	80008ab8 <_vfprintf_r+0x119c>
80008a0e:	fa f8 06 b4 	ld.w	r8,sp[1716]
80008a12:	40 39       	lddsp	r9,sp[0xc]
80008a14:	58 09       	cp.w	r9,0
80008a16:	c2 10       	breq	80008a58 <_vfprintf_r+0x113c>
80008a18:	10 36       	cp.w	r6,r8
80008a1a:	c0 74       	brge	80008a28 <_vfprintf_r+0x110c>
80008a1c:	fa c8 f9 44 	sub	r8,sp,-1724
80008a20:	f0 06 00 36 	add	r6,r8,r6<<0x3
80008a24:	c2 38       	rjmp	80008a6a <_vfprintf_r+0x114e>
80008a26:	d7 03       	nop
80008a28:	fa c8 f9 50 	sub	r8,sp,-1712
80008a2c:	1a d8       	st.w	--sp,r8
80008a2e:	fa c8 fa b8 	sub	r8,sp,-1352
80008a32:	1a d8       	st.w	--sp,r8
80008a34:	fa c8 fb b4 	sub	r8,sp,-1100
80008a38:	1a d8       	st.w	--sp,r8
80008a3a:	fa c8 f9 40 	sub	r8,sp,-1728
80008a3e:	fa c9 ff b4 	sub	r9,sp,-76
80008a42:	04 9a       	mov	r10,r2
80008a44:	0c 9b       	mov	r11,r6
80008a46:	08 9c       	mov	r12,r4
80008a48:	fe b0 f5 d2 	rcall	800075ec <get_arg>
80008a4c:	2f dd       	sub	sp,-12
80008a4e:	f8 e8 00 00 	ld.d	r8,r12[0]
80008a52:	fa e9 00 00 	st.d	sp[0],r8
80008a56:	c2 e8       	rjmp	80008ab2 <_vfprintf_r+0x1196>
80008a58:	ee ca ff ff 	sub	r10,r7,-1
80008a5c:	10 37       	cp.w	r7,r8
80008a5e:	c0 b4       	brge	80008a74 <_vfprintf_r+0x1158>
80008a60:	fa c8 f9 44 	sub	r8,sp,-1724
80008a64:	14 97       	mov	r7,r10
80008a66:	f0 06 00 36 	add	r6,r8,r6<<0x3
80008a6a:	ec ea fd 88 	ld.d	r10,r6[-632]
80008a6e:	fa eb 00 00 	st.d	sp[0],r10
80008a72:	c2 08       	rjmp	80008ab2 <_vfprintf_r+0x1196>
80008a74:	41 09       	lddsp	r9,sp[0x40]
80008a76:	59 f8       	cp.w	r8,31
80008a78:	e0 89 00 16 	brgt	80008aa4 <_vfprintf_r+0x1188>
80008a7c:	f2 e6 00 00 	ld.d	r6,r9[0]
80008a80:	f2 cb ff f8 	sub	r11,r9,-8
80008a84:	fa e7 00 00 	st.d	sp[0],r6
80008a88:	51 0b       	stdsp	sp[0x40],r11
80008a8a:	fa c6 f9 44 	sub	r6,sp,-1724
80008a8e:	ec 08 00 39 	add	r9,r6,r8<<0x3
80008a92:	fa e6 00 00 	ld.d	r6,sp[0]
80008a96:	f2 e7 fd 88 	st.d	r9[-632],r6
80008a9a:	2f f8       	sub	r8,-1
80008a9c:	14 97       	mov	r7,r10
80008a9e:	fb 48 06 b4 	st.w	sp[1716],r8
80008aa2:	c0 88       	rjmp	80008ab2 <_vfprintf_r+0x1196>
80008aa4:	f2 e6 00 00 	ld.d	r6,r9[0]
80008aa8:	2f 89       	sub	r9,-8
80008aaa:	fa e7 00 00 	st.d	sp[0],r6
80008aae:	51 09       	stdsp	sp[0x40],r9
80008ab0:	14 97       	mov	r7,r10
80008ab2:	30 18       	mov	r8,1
80008ab4:	e0 8f 01 d0 	bral	80008e54 <_vfprintf_r+0x1538>
80008ab8:	ed b5 00 04 	bld	r5,0x4
80008abc:	c1 61       	brne	80008ae8 <_vfprintf_r+0x11cc>
80008abe:	fa f8 06 b4 	ld.w	r8,sp[1716]
80008ac2:	40 3e       	lddsp	lr,sp[0xc]
80008ac4:	58 0e       	cp.w	lr,0
80008ac6:	c0 80       	breq	80008ad6 <_vfprintf_r+0x11ba>
80008ac8:	10 36       	cp.w	r6,r8
80008aca:	c6 74       	brge	80008b98 <_vfprintf_r+0x127c>
80008acc:	fa cc f9 44 	sub	r12,sp,-1724
80008ad0:	f8 06 00 36 	add	r6,r12,r6<<0x3
80008ad4:	c8 08       	rjmp	80008bd4 <_vfprintf_r+0x12b8>
80008ad6:	ee ca ff ff 	sub	r10,r7,-1
80008ada:	10 37       	cp.w	r7,r8
80008adc:	c7 f4       	brge	80008bda <_vfprintf_r+0x12be>
80008ade:	fa cb f9 44 	sub	r11,sp,-1724
80008ae2:	f6 06 00 36 	add	r6,r11,r6<<0x3
80008ae6:	c7 68       	rjmp	80008bd2 <_vfprintf_r+0x12b6>
80008ae8:	ed b5 00 06 	bld	r5,0x6
80008aec:	c4 a1       	brne	80008b80 <_vfprintf_r+0x1264>
80008aee:	fa f8 06 b4 	ld.w	r8,sp[1716]
80008af2:	40 3c       	lddsp	r12,sp[0xc]
80008af4:	58 0c       	cp.w	r12,0
80008af6:	c1 d0       	breq	80008b30 <_vfprintf_r+0x1214>
80008af8:	10 36       	cp.w	r6,r8
80008afa:	c0 64       	brge	80008b06 <_vfprintf_r+0x11ea>
80008afc:	fa cb f9 44 	sub	r11,sp,-1724
80008b00:	f6 06 00 36 	add	r6,r11,r6<<0x3
80008b04:	c1 f8       	rjmp	80008b42 <_vfprintf_r+0x1226>
80008b06:	fa c8 f9 50 	sub	r8,sp,-1712
80008b0a:	1a d8       	st.w	--sp,r8
80008b0c:	fa c8 fa b8 	sub	r8,sp,-1352
80008b10:	1a d8       	st.w	--sp,r8
80008b12:	fa c8 fb b4 	sub	r8,sp,-1100
80008b16:	1a d8       	st.w	--sp,r8
80008b18:	fa c8 f9 40 	sub	r8,sp,-1728
80008b1c:	fa c9 ff b4 	sub	r9,sp,-76
80008b20:	04 9a       	mov	r10,r2
80008b22:	0c 9b       	mov	r11,r6
80008b24:	08 9c       	mov	r12,r4
80008b26:	fe b0 f5 63 	rcall	800075ec <get_arg>
80008b2a:	2f dd       	sub	sp,-12
80008b2c:	98 18       	ld.sh	r8,r12[0x2]
80008b2e:	c2 68       	rjmp	80008b7a <_vfprintf_r+0x125e>
80008b30:	ee ca ff ff 	sub	r10,r7,-1
80008b34:	10 37       	cp.w	r7,r8
80008b36:	c0 94       	brge	80008b48 <_vfprintf_r+0x122c>
80008b38:	fa c9 f9 44 	sub	r9,sp,-1724
80008b3c:	14 97       	mov	r7,r10
80008b3e:	f2 06 00 36 	add	r6,r9,r6<<0x3
80008b42:	ed 08 fd 8a 	ld.sh	r8,r6[-630]
80008b46:	c1 a8       	rjmp	80008b7a <_vfprintf_r+0x125e>
80008b48:	41 09       	lddsp	r9,sp[0x40]
80008b4a:	59 f8       	cp.w	r8,31
80008b4c:	e0 89 00 13 	brgt	80008b72 <_vfprintf_r+0x1256>
80008b50:	f2 cb ff fc 	sub	r11,r9,-4
80008b54:	51 0b       	stdsp	sp[0x40],r11
80008b56:	72 09       	ld.w	r9,r9[0x0]
80008b58:	fa c6 f9 44 	sub	r6,sp,-1724
80008b5c:	ec 08 00 3b 	add	r11,r6,r8<<0x3
80008b60:	2f f8       	sub	r8,-1
80008b62:	f7 49 fd 88 	st.w	r11[-632],r9
80008b66:	fb 48 06 b4 	st.w	sp[1716],r8
80008b6a:	14 97       	mov	r7,r10
80008b6c:	f1 d9 b0 10 	bfexts	r8,r9,0x0,0x10
80008b70:	c0 58       	rjmp	80008b7a <_vfprintf_r+0x125e>
80008b72:	92 18       	ld.sh	r8,r9[0x2]
80008b74:	14 97       	mov	r7,r10
80008b76:	2f c9       	sub	r9,-4
80008b78:	51 09       	stdsp	sp[0x40],r9
80008b7a:	5c 78       	castu.h	r8
80008b7c:	50 18       	stdsp	sp[0x4],r8
80008b7e:	c4 68       	rjmp	80008c0a <_vfprintf_r+0x12ee>
80008b80:	fa f8 06 b4 	ld.w	r8,sp[1716]
80008b84:	40 3c       	lddsp	r12,sp[0xc]
80008b86:	58 0c       	cp.w	r12,0
80008b88:	c1 d0       	breq	80008bc2 <_vfprintf_r+0x12a6>
80008b8a:	10 36       	cp.w	r6,r8
80008b8c:	c0 64       	brge	80008b98 <_vfprintf_r+0x127c>
80008b8e:	fa cb f9 44 	sub	r11,sp,-1724
80008b92:	f6 06 00 36 	add	r6,r11,r6<<0x3
80008b96:	c1 f8       	rjmp	80008bd4 <_vfprintf_r+0x12b8>
80008b98:	fa c8 f9 50 	sub	r8,sp,-1712
80008b9c:	1a d8       	st.w	--sp,r8
80008b9e:	fa c8 fa b8 	sub	r8,sp,-1352
80008ba2:	0c 9b       	mov	r11,r6
80008ba4:	1a d8       	st.w	--sp,r8
80008ba6:	fa c8 fb b4 	sub	r8,sp,-1100
80008baa:	04 9a       	mov	r10,r2
80008bac:	1a d8       	st.w	--sp,r8
80008bae:	08 9c       	mov	r12,r4
80008bb0:	fa c8 f9 40 	sub	r8,sp,-1728
80008bb4:	fa c9 ff b4 	sub	r9,sp,-76
80008bb8:	fe b0 f5 1a 	rcall	800075ec <get_arg>
80008bbc:	2f dd       	sub	sp,-12
80008bbe:	78 0b       	ld.w	r11,r12[0x0]
80008bc0:	c2 48       	rjmp	80008c08 <_vfprintf_r+0x12ec>
80008bc2:	ee ca ff ff 	sub	r10,r7,-1
80008bc6:	10 37       	cp.w	r7,r8
80008bc8:	c0 94       	brge	80008bda <_vfprintf_r+0x12be>
80008bca:	fa c9 f9 44 	sub	r9,sp,-1724
80008bce:	f2 06 00 36 	add	r6,r9,r6<<0x3
80008bd2:	14 97       	mov	r7,r10
80008bd4:	ec fb fd 88 	ld.w	r11,r6[-632]
80008bd8:	c1 88       	rjmp	80008c08 <_vfprintf_r+0x12ec>
80008bda:	41 09       	lddsp	r9,sp[0x40]
80008bdc:	59 f8       	cp.w	r8,31
80008bde:	e0 89 00 11 	brgt	80008c00 <_vfprintf_r+0x12e4>
80008be2:	f2 cb ff fc 	sub	r11,r9,-4
80008be6:	51 0b       	stdsp	sp[0x40],r11
80008be8:	fa c6 f9 44 	sub	r6,sp,-1724
80008bec:	72 0b       	ld.w	r11,r9[0x0]
80008bee:	ec 08 00 39 	add	r9,r6,r8<<0x3
80008bf2:	f3 4b fd 88 	st.w	r9[-632],r11
80008bf6:	2f f8       	sub	r8,-1
80008bf8:	14 97       	mov	r7,r10
80008bfa:	fb 48 06 b4 	st.w	sp[1716],r8
80008bfe:	c0 58       	rjmp	80008c08 <_vfprintf_r+0x12ec>
80008c00:	72 0b       	ld.w	r11,r9[0x0]
80008c02:	14 97       	mov	r7,r10
80008c04:	2f c9       	sub	r9,-4
80008c06:	51 09       	stdsp	sp[0x40],r9
80008c08:	50 1b       	stdsp	sp[0x4],r11
80008c0a:	30 0e       	mov	lr,0
80008c0c:	30 18       	mov	r8,1
80008c0e:	50 0e       	stdsp	sp[0x0],lr
80008c10:	c2 29       	rjmp	80008e54 <_vfprintf_r+0x1538>
80008c12:	50 a7       	stdsp	sp[0x28],r7
80008c14:	50 80       	stdsp	sp[0x20],r0
80008c16:	0c 97       	mov	r7,r6
80008c18:	04 94       	mov	r4,r2
80008c1a:	06 96       	mov	r6,r3
80008c1c:	02 92       	mov	r2,r1
80008c1e:	fe cc ba 5a 	sub	r12,pc,-17830
80008c22:	40 93       	lddsp	r3,sp[0x24]
80008c24:	10 90       	mov	r0,r8
80008c26:	40 41       	lddsp	r1,sp[0x10]
80008c28:	50 dc       	stdsp	sp[0x34],r12
80008c2a:	ed b5 00 05 	bld	r5,0x5
80008c2e:	c5 51       	brne	80008cd8 <_vfprintf_r+0x13bc>
80008c30:	fa f8 06 b4 	ld.w	r8,sp[1716]
80008c34:	40 3b       	lddsp	r11,sp[0xc]
80008c36:	58 0b       	cp.w	r11,0
80008c38:	c2 20       	breq	80008c7c <_vfprintf_r+0x1360>
80008c3a:	10 36       	cp.w	r6,r8
80008c3c:	c0 a4       	brge	80008c50 <_vfprintf_r+0x1334>
80008c3e:	fa ca f9 44 	sub	r10,sp,-1724
80008c42:	f4 06 00 36 	add	r6,r10,r6<<0x3
80008c46:	ec e8 fd 88 	ld.d	r8,r6[-632]
80008c4a:	fa e9 00 00 	st.d	sp[0],r8
80008c4e:	cf 28       	rjmp	80008e32 <_vfprintf_r+0x1516>
80008c50:	fa c8 f9 50 	sub	r8,sp,-1712
80008c54:	1a d8       	st.w	--sp,r8
80008c56:	fa c8 fa b8 	sub	r8,sp,-1352
80008c5a:	04 9a       	mov	r10,r2
80008c5c:	1a d8       	st.w	--sp,r8
80008c5e:	0c 9b       	mov	r11,r6
80008c60:	fa c8 fb b4 	sub	r8,sp,-1100
80008c64:	08 9c       	mov	r12,r4
80008c66:	1a d8       	st.w	--sp,r8
80008c68:	fa c8 f9 40 	sub	r8,sp,-1728
80008c6c:	fa c9 ff b4 	sub	r9,sp,-76
80008c70:	fe b0 f4 be 	rcall	800075ec <get_arg>
80008c74:	2f dd       	sub	sp,-12
80008c76:	f8 ea 00 00 	ld.d	r10,r12[0]
80008c7a:	c0 c8       	rjmp	80008c92 <_vfprintf_r+0x1376>
80008c7c:	ee ca ff ff 	sub	r10,r7,-1
80008c80:	10 37       	cp.w	r7,r8
80008c82:	c0 b4       	brge	80008c98 <_vfprintf_r+0x137c>
80008c84:	fa c9 f9 44 	sub	r9,sp,-1724
80008c88:	14 97       	mov	r7,r10
80008c8a:	f2 06 00 36 	add	r6,r9,r6<<0x3
80008c8e:	ec ea fd 88 	ld.d	r10,r6[-632]
80008c92:	fa eb 00 00 	st.d	sp[0],r10
80008c96:	cc e8       	rjmp	80008e32 <_vfprintf_r+0x1516>
80008c98:	41 09       	lddsp	r9,sp[0x40]
80008c9a:	59 f8       	cp.w	r8,31
80008c9c:	e0 89 00 16 	brgt	80008cc8 <_vfprintf_r+0x13ac>
80008ca0:	f2 e6 00 00 	ld.d	r6,r9[0]
80008ca4:	f2 cb ff f8 	sub	r11,r9,-8
80008ca8:	fa e7 00 00 	st.d	sp[0],r6
80008cac:	51 0b       	stdsp	sp[0x40],r11
80008cae:	fa c6 f9 44 	sub	r6,sp,-1724
80008cb2:	ec 08 00 39 	add	r9,r6,r8<<0x3
80008cb6:	fa e6 00 00 	ld.d	r6,sp[0]
80008cba:	f2 e7 fd 88 	st.d	r9[-632],r6
80008cbe:	2f f8       	sub	r8,-1
80008cc0:	14 97       	mov	r7,r10
80008cc2:	fb 48 06 b4 	st.w	sp[1716],r8
80008cc6:	cb 68       	rjmp	80008e32 <_vfprintf_r+0x1516>
80008cc8:	f2 e6 00 00 	ld.d	r6,r9[0]
80008ccc:	2f 89       	sub	r9,-8
80008cce:	fa e7 00 00 	st.d	sp[0],r6
80008cd2:	51 09       	stdsp	sp[0x40],r9
80008cd4:	14 97       	mov	r7,r10
80008cd6:	ca e8       	rjmp	80008e32 <_vfprintf_r+0x1516>
80008cd8:	ed b5 00 04 	bld	r5,0x4
80008cdc:	c1 71       	brne	80008d0a <_vfprintf_r+0x13ee>
80008cde:	fa f8 06 b4 	ld.w	r8,sp[1716]
80008ce2:	40 3e       	lddsp	lr,sp[0xc]
80008ce4:	58 0e       	cp.w	lr,0
80008ce6:	c0 80       	breq	80008cf6 <_vfprintf_r+0x13da>
80008ce8:	10 36       	cp.w	r6,r8
80008cea:	c6 94       	brge	80008dbc <_vfprintf_r+0x14a0>
80008cec:	fa cc f9 44 	sub	r12,sp,-1724
80008cf0:	f8 06 00 36 	add	r6,r12,r6<<0x3
80008cf4:	c8 28       	rjmp	80008df8 <_vfprintf_r+0x14dc>
80008cf6:	ee ca ff ff 	sub	r10,r7,-1
80008cfa:	10 37       	cp.w	r7,r8
80008cfc:	e0 84 00 81 	brge	80008dfe <_vfprintf_r+0x14e2>
80008d00:	fa cb f9 44 	sub	r11,sp,-1724
80008d04:	f6 06 00 36 	add	r6,r11,r6<<0x3
80008d08:	c7 78       	rjmp	80008df6 <_vfprintf_r+0x14da>
80008d0a:	ed b5 00 06 	bld	r5,0x6
80008d0e:	c4 b1       	brne	80008da4 <_vfprintf_r+0x1488>
80008d10:	fa f8 06 b4 	ld.w	r8,sp[1716]
80008d14:	40 3c       	lddsp	r12,sp[0xc]
80008d16:	58 0c       	cp.w	r12,0
80008d18:	c1 d0       	breq	80008d52 <_vfprintf_r+0x1436>
80008d1a:	10 36       	cp.w	r6,r8
80008d1c:	c0 64       	brge	80008d28 <_vfprintf_r+0x140c>
80008d1e:	fa cb f9 44 	sub	r11,sp,-1724
80008d22:	f6 06 00 36 	add	r6,r11,r6<<0x3
80008d26:	c1 f8       	rjmp	80008d64 <_vfprintf_r+0x1448>
80008d28:	fa c8 f9 50 	sub	r8,sp,-1712
80008d2c:	1a d8       	st.w	--sp,r8
80008d2e:	fa c8 fa b8 	sub	r8,sp,-1352
80008d32:	1a d8       	st.w	--sp,r8
80008d34:	fa c8 fb b4 	sub	r8,sp,-1100
80008d38:	1a d8       	st.w	--sp,r8
80008d3a:	fa c8 f9 40 	sub	r8,sp,-1728
80008d3e:	fa c9 ff b4 	sub	r9,sp,-76
80008d42:	04 9a       	mov	r10,r2
80008d44:	0c 9b       	mov	r11,r6
80008d46:	08 9c       	mov	r12,r4
80008d48:	fe b0 f4 52 	rcall	800075ec <get_arg>
80008d4c:	2f dd       	sub	sp,-12
80008d4e:	98 18       	ld.sh	r8,r12[0x2]
80008d50:	c2 78       	rjmp	80008d9e <_vfprintf_r+0x1482>
80008d52:	ee ca ff ff 	sub	r10,r7,-1
80008d56:	10 37       	cp.w	r7,r8
80008d58:	c0 a4       	brge	80008d6c <_vfprintf_r+0x1450>
80008d5a:	fa c9 f9 44 	sub	r9,sp,-1724
80008d5e:	14 97       	mov	r7,r10
80008d60:	f2 06 00 36 	add	r6,r9,r6<<0x3
80008d64:	ed 08 fd 8a 	ld.sh	r8,r6[-630]
80008d68:	c1 b8       	rjmp	80008d9e <_vfprintf_r+0x1482>
80008d6a:	d7 03       	nop
80008d6c:	41 09       	lddsp	r9,sp[0x40]
80008d6e:	59 f8       	cp.w	r8,31
80008d70:	e0 89 00 13 	brgt	80008d96 <_vfprintf_r+0x147a>
80008d74:	f2 cb ff fc 	sub	r11,r9,-4
80008d78:	51 0b       	stdsp	sp[0x40],r11
80008d7a:	72 09       	ld.w	r9,r9[0x0]
80008d7c:	fa c6 f9 44 	sub	r6,sp,-1724
80008d80:	ec 08 00 3b 	add	r11,r6,r8<<0x3
80008d84:	2f f8       	sub	r8,-1
80008d86:	f7 49 fd 88 	st.w	r11[-632],r9
80008d8a:	fb 48 06 b4 	st.w	sp[1716],r8
80008d8e:	14 97       	mov	r7,r10
80008d90:	f1 d9 b0 10 	bfexts	r8,r9,0x0,0x10
80008d94:	c0 58       	rjmp	80008d9e <_vfprintf_r+0x1482>
80008d96:	92 18       	ld.sh	r8,r9[0x2]
80008d98:	14 97       	mov	r7,r10
80008d9a:	2f c9       	sub	r9,-4
80008d9c:	51 09       	stdsp	sp[0x40],r9
80008d9e:	5c 78       	castu.h	r8
80008da0:	50 18       	stdsp	sp[0x4],r8
80008da2:	c4 68       	rjmp	80008e2e <_vfprintf_r+0x1512>
80008da4:	fa f8 06 b4 	ld.w	r8,sp[1716]
80008da8:	40 3c       	lddsp	r12,sp[0xc]
80008daa:	58 0c       	cp.w	r12,0
80008dac:	c1 d0       	breq	80008de6 <_vfprintf_r+0x14ca>
80008dae:	10 36       	cp.w	r6,r8
80008db0:	c0 64       	brge	80008dbc <_vfprintf_r+0x14a0>
80008db2:	fa cb f9 44 	sub	r11,sp,-1724
80008db6:	f6 06 00 36 	add	r6,r11,r6<<0x3
80008dba:	c1 f8       	rjmp	80008df8 <_vfprintf_r+0x14dc>
80008dbc:	fa c8 f9 50 	sub	r8,sp,-1712
80008dc0:	1a d8       	st.w	--sp,r8
80008dc2:	fa c8 fa b8 	sub	r8,sp,-1352
80008dc6:	0c 9b       	mov	r11,r6
80008dc8:	1a d8       	st.w	--sp,r8
80008dca:	fa c8 fb b4 	sub	r8,sp,-1100
80008dce:	04 9a       	mov	r10,r2
80008dd0:	1a d8       	st.w	--sp,r8
80008dd2:	08 9c       	mov	r12,r4
80008dd4:	fa c8 f9 40 	sub	r8,sp,-1728
80008dd8:	fa c9 ff b4 	sub	r9,sp,-76
80008ddc:	fe b0 f4 08 	rcall	800075ec <get_arg>
80008de0:	2f dd       	sub	sp,-12
80008de2:	78 0b       	ld.w	r11,r12[0x0]
80008de4:	c2 48       	rjmp	80008e2c <_vfprintf_r+0x1510>
80008de6:	ee ca ff ff 	sub	r10,r7,-1
80008dea:	10 37       	cp.w	r7,r8
80008dec:	c0 94       	brge	80008dfe <_vfprintf_r+0x14e2>
80008dee:	fa c9 f9 44 	sub	r9,sp,-1724
80008df2:	f2 06 00 36 	add	r6,r9,r6<<0x3
80008df6:	14 97       	mov	r7,r10
80008df8:	ec fb fd 88 	ld.w	r11,r6[-632]
80008dfc:	c1 88       	rjmp	80008e2c <_vfprintf_r+0x1510>
80008dfe:	41 09       	lddsp	r9,sp[0x40]
80008e00:	59 f8       	cp.w	r8,31
80008e02:	e0 89 00 11 	brgt	80008e24 <_vfprintf_r+0x1508>
80008e06:	f2 cb ff fc 	sub	r11,r9,-4
80008e0a:	51 0b       	stdsp	sp[0x40],r11
80008e0c:	fa c6 f9 44 	sub	r6,sp,-1724
80008e10:	72 0b       	ld.w	r11,r9[0x0]
80008e12:	ec 08 00 39 	add	r9,r6,r8<<0x3
80008e16:	f3 4b fd 88 	st.w	r9[-632],r11
80008e1a:	2f f8       	sub	r8,-1
80008e1c:	14 97       	mov	r7,r10
80008e1e:	fb 48 06 b4 	st.w	sp[1716],r8
80008e22:	c0 58       	rjmp	80008e2c <_vfprintf_r+0x1510>
80008e24:	72 0b       	ld.w	r11,r9[0x0]
80008e26:	14 97       	mov	r7,r10
80008e28:	2f c9       	sub	r9,-4
80008e2a:	51 09       	stdsp	sp[0x40],r9
80008e2c:	50 1b       	stdsp	sp[0x4],r11
80008e2e:	30 0e       	mov	lr,0
80008e30:	50 0e       	stdsp	sp[0x0],lr
80008e32:	40 08       	lddsp	r8,sp[0x0]
80008e34:	40 1c       	lddsp	r12,sp[0x4]
80008e36:	18 48       	or	r8,r12
80008e38:	5f 19       	srne	r9
80008e3a:	0a 98       	mov	r8,r5
80008e3c:	eb e9 00 09 	and	r9,r5,r9
80008e40:	a1 b8       	sbr	r8,0x1
80008e42:	58 09       	cp.w	r9,0
80008e44:	c0 70       	breq	80008e52 <_vfprintf_r+0x1536>
80008e46:	10 95       	mov	r5,r8
80008e48:	fb 60 06 b9 	st.b	sp[1721],r0
80008e4c:	33 08       	mov	r8,48
80008e4e:	fb 68 06 b8 	st.b	sp[1720],r8
80008e52:	30 28       	mov	r8,2
80008e54:	30 09       	mov	r9,0
80008e56:	fb 69 06 bb 	st.b	sp[1723],r9
80008e5a:	0a 99       	mov	r9,r5
80008e5c:	a7 d9       	cbr	r9,0x7
80008e5e:	40 2b       	lddsp	r11,sp[0x8]
80008e60:	40 16       	lddsp	r6,sp[0x4]
80008e62:	58 0b       	cp.w	r11,0
80008e64:	5f 1a       	srne	r10
80008e66:	f2 05 17 40 	movge	r5,r9
80008e6a:	fa c2 f9 78 	sub	r2,sp,-1672
80008e6e:	40 09       	lddsp	r9,sp[0x0]
80008e70:	0c 49       	or	r9,r6
80008e72:	5f 19       	srne	r9
80008e74:	f5 e9 10 09 	or	r9,r10,r9
80008e78:	c5 c0       	breq	80008f30 <_vfprintf_r+0x1614>
80008e7a:	30 19       	mov	r9,1
80008e7c:	f2 08 18 00 	cp.b	r8,r9
80008e80:	c0 60       	breq	80008e8c <_vfprintf_r+0x1570>
80008e82:	30 29       	mov	r9,2
80008e84:	f2 08 18 00 	cp.b	r8,r9
80008e88:	c0 41       	brne	80008e90 <_vfprintf_r+0x1574>
80008e8a:	c3 c8       	rjmp	80008f02 <_vfprintf_r+0x15e6>
80008e8c:	04 96       	mov	r6,r2
80008e8e:	c3 08       	rjmp	80008eee <_vfprintf_r+0x15d2>
80008e90:	04 96       	mov	r6,r2
80008e92:	fa e8 00 00 	ld.d	r8,sp[0]
80008e96:	f5 d8 c0 03 	bfextu	r10,r8,0x0,0x3
80008e9a:	2d 0a       	sub	r10,-48
80008e9c:	0c fa       	st.b	--r6,r10
80008e9e:	f0 0b 16 03 	lsr	r11,r8,0x3
80008ea2:	f2 0c 16 03 	lsr	r12,r9,0x3
80008ea6:	f7 e9 11 db 	or	r11,r11,r9<<0x1d
80008eaa:	18 99       	mov	r9,r12
80008eac:	16 98       	mov	r8,r11
80008eae:	58 08       	cp.w	r8,0
80008eb0:	5c 29       	cpc	r9
80008eb2:	cf 21       	brne	80008e96 <_vfprintf_r+0x157a>
80008eb4:	fa e9 00 00 	st.d	sp[0],r8
80008eb8:	ed b5 00 00 	bld	r5,0x0
80008ebc:	c4 51       	brne	80008f46 <_vfprintf_r+0x162a>
80008ebe:	33 09       	mov	r9,48
80008ec0:	f2 0a 18 00 	cp.b	r10,r9
80008ec4:	c4 10       	breq	80008f46 <_vfprintf_r+0x162a>
80008ec6:	0c f9       	st.b	--r6,r9
80008ec8:	c3 f8       	rjmp	80008f46 <_vfprintf_r+0x162a>
80008eca:	fa ea 00 00 	ld.d	r10,sp[0]
80008ece:	30 a8       	mov	r8,10
80008ed0:	30 09       	mov	r9,0
80008ed2:	e0 a0 1c ff 	rcall	8000c8d0 <__avr32_umod64>
80008ed6:	30 a8       	mov	r8,10
80008ed8:	2d 0a       	sub	r10,-48
80008eda:	30 09       	mov	r9,0
80008edc:	ac 8a       	st.b	r6[0x0],r10
80008ede:	fa ea 00 00 	ld.d	r10,sp[0]
80008ee2:	fe b0 f1 93 	rcall	80007208 <__avr32_udiv64>
80008ee6:	16 99       	mov	r9,r11
80008ee8:	14 98       	mov	r8,r10
80008eea:	fa e9 00 00 	st.d	sp[0],r8
80008eee:	20 16       	sub	r6,1
80008ef0:	fa ea 00 00 	ld.d	r10,sp[0]
80008ef4:	58 9a       	cp.w	r10,9
80008ef6:	5c 2b       	cpc	r11
80008ef8:	fe 9b ff e9 	brhi	80008eca <_vfprintf_r+0x15ae>
80008efc:	1b f8       	ld.ub	r8,sp[0x7]
80008efe:	2d 08       	sub	r8,-48
80008f00:	c2 08       	rjmp	80008f40 <_vfprintf_r+0x1624>
80008f02:	04 96       	mov	r6,r2
80008f04:	fa e8 00 00 	ld.d	r8,sp[0]
80008f08:	f5 d8 c0 04 	bfextu	r10,r8,0x0,0x4
80008f0c:	40 de       	lddsp	lr,sp[0x34]
80008f0e:	fc 0a 07 0a 	ld.ub	r10,lr[r10]
80008f12:	0c fa       	st.b	--r6,r10
80008f14:	f2 0b 16 04 	lsr	r11,r9,0x4
80008f18:	f0 0a 16 04 	lsr	r10,r8,0x4
80008f1c:	f5 e9 11 ca 	or	r10,r10,r9<<0x1c
80008f20:	16 99       	mov	r9,r11
80008f22:	14 98       	mov	r8,r10
80008f24:	58 08       	cp.w	r8,0
80008f26:	5c 29       	cpc	r9
80008f28:	cf 01       	brne	80008f08 <_vfprintf_r+0x15ec>
80008f2a:	fa e9 00 00 	st.d	sp[0],r8
80008f2e:	c0 c8       	rjmp	80008f46 <_vfprintf_r+0x162a>
80008f30:	58 08       	cp.w	r8,0
80008f32:	c0 91       	brne	80008f44 <_vfprintf_r+0x1628>
80008f34:	ed b5 00 00 	bld	r5,0x0
80008f38:	c0 61       	brne	80008f44 <_vfprintf_r+0x1628>
80008f3a:	fa c6 f9 79 	sub	r6,sp,-1671
80008f3e:	33 08       	mov	r8,48
80008f40:	ac 88       	st.b	r6[0x0],r8
80008f42:	c0 28       	rjmp	80008f46 <_vfprintf_r+0x162a>
80008f44:	04 96       	mov	r6,r2
80008f46:	0c 12       	sub	r2,r6
80008f48:	c1 c8       	rjmp	80008f80 <_vfprintf_r+0x1664>
80008f4a:	50 a7       	stdsp	sp[0x28],r7
80008f4c:	50 80       	stdsp	sp[0x20],r0
80008f4e:	40 93       	lddsp	r3,sp[0x24]
80008f50:	0c 97       	mov	r7,r6
80008f52:	10 90       	mov	r0,r8
80008f54:	04 94       	mov	r4,r2
80008f56:	40 41       	lddsp	r1,sp[0x10]
80008f58:	58 08       	cp.w	r8,0
80008f5a:	e0 80 04 4f 	breq	800097f8 <_vfprintf_r+0x1edc>
80008f5e:	fb 68 06 60 	st.b	sp[1632],r8
80008f62:	30 0c       	mov	r12,0
80008f64:	30 08       	mov	r8,0
80008f66:	30 12       	mov	r2,1
80008f68:	fb 68 06 bb 	st.b	sp[1723],r8
80008f6c:	50 2c       	stdsp	sp[0x8],r12
80008f6e:	fa c6 f9 a0 	sub	r6,sp,-1632
80008f72:	c0 78       	rjmp	80008f80 <_vfprintf_r+0x1664>
80008f74:	30 0b       	mov	r11,0
80008f76:	50 2b       	stdsp	sp[0x8],r11
80008f78:	c0 48       	rjmp	80008f80 <_vfprintf_r+0x1664>
80008f7a:	40 22       	lddsp	r2,sp[0x8]
80008f7c:	30 0a       	mov	r10,0
80008f7e:	50 2a       	stdsp	sp[0x8],r10
80008f80:	40 29       	lddsp	r9,sp[0x8]
80008f82:	e4 09 0c 49 	max	r9,r2,r9
80008f86:	fb 38 06 bb 	ld.ub	r8,sp[1723]
80008f8a:	50 39       	stdsp	sp[0xc],r9
80008f8c:	0a 9e       	mov	lr,r5
80008f8e:	30 09       	mov	r9,0
80008f90:	e2 1e 00 02 	andl	lr,0x2,COH
80008f94:	f2 08 18 00 	cp.b	r8,r9
80008f98:	fb f8 10 03 	ld.wne	r8,sp[0xc]
80008f9c:	f7 b8 01 ff 	subne	r8,-1
80008fa0:	fb f8 1a 03 	st.wne	sp[0xc],r8
80008fa4:	0a 9b       	mov	r11,r5
80008fa6:	58 0e       	cp.w	lr,0
80008fa8:	fb fc 10 03 	ld.wne	r12,sp[0xc]
80008fac:	f7 bc 01 fe 	subne	r12,-2
80008fb0:	fb fc 1a 03 	st.wne	sp[0xc],r12
80008fb4:	e2 1b 00 84 	andl	r11,0x84,COH
80008fb8:	50 fe       	stdsp	sp[0x3c],lr
80008fba:	50 9b       	stdsp	sp[0x24],r11
80008fbc:	c4 71       	brne	8000904a <_vfprintf_r+0x172e>
80008fbe:	40 8a       	lddsp	r10,sp[0x20]
80008fc0:	40 39       	lddsp	r9,sp[0xc]
80008fc2:	12 1a       	sub	r10,r9
80008fc4:	50 4a       	stdsp	sp[0x10],r10
80008fc6:	58 0a       	cp.w	r10,0
80008fc8:	e0 89 00 20 	brgt	80009008 <_vfprintf_r+0x16ec>
80008fcc:	c3 f8       	rjmp	8000904a <_vfprintf_r+0x172e>
80008fce:	2f 09       	sub	r9,-16
80008fd0:	2f f8       	sub	r8,-1
80008fd2:	fe ce bd f6 	sub	lr,pc,-16906
80008fd6:	31 0c       	mov	r12,16
80008fd8:	fb 49 06 90 	st.w	sp[1680],r9
80008fdc:	87 0e       	st.w	r3[0x0],lr
80008fde:	87 1c       	st.w	r3[0x4],r12
80008fe0:	fb 48 06 8c 	st.w	sp[1676],r8
80008fe4:	58 78       	cp.w	r8,7
80008fe6:	e0 89 00 04 	brgt	80008fee <_vfprintf_r+0x16d2>
80008fea:	2f 83       	sub	r3,-8
80008fec:	c0 b8       	rjmp	80009002 <_vfprintf_r+0x16e6>
80008fee:	fa ca f9 78 	sub	r10,sp,-1672
80008ff2:	02 9b       	mov	r11,r1
80008ff4:	08 9c       	mov	r12,r4
80008ff6:	fe b0 f4 85 	rcall	80007900 <__sprint_r>
80008ffa:	e0 81 04 10 	brne	8000981a <_vfprintf_r+0x1efe>
80008ffe:	fa c3 f9 e0 	sub	r3,sp,-1568
80009002:	40 4b       	lddsp	r11,sp[0x10]
80009004:	21 0b       	sub	r11,16
80009006:	50 4b       	stdsp	sp[0x10],r11
80009008:	fa f9 06 90 	ld.w	r9,sp[1680]
8000900c:	fa f8 06 8c 	ld.w	r8,sp[1676]
80009010:	fe ca be 34 	sub	r10,pc,-16844
80009014:	40 4e       	lddsp	lr,sp[0x10]
80009016:	59 0e       	cp.w	lr,16
80009018:	fe 99 ff db 	brgt	80008fce <_vfprintf_r+0x16b2>
8000901c:	1c 09       	add	r9,lr
8000901e:	2f f8       	sub	r8,-1
80009020:	87 0a       	st.w	r3[0x0],r10
80009022:	fb 49 06 90 	st.w	sp[1680],r9
80009026:	87 1e       	st.w	r3[0x4],lr
80009028:	fb 48 06 8c 	st.w	sp[1676],r8
8000902c:	58 78       	cp.w	r8,7
8000902e:	e0 89 00 04 	brgt	80009036 <_vfprintf_r+0x171a>
80009032:	2f 83       	sub	r3,-8
80009034:	c0 b8       	rjmp	8000904a <_vfprintf_r+0x172e>
80009036:	fa ca f9 78 	sub	r10,sp,-1672
8000903a:	02 9b       	mov	r11,r1
8000903c:	08 9c       	mov	r12,r4
8000903e:	fe b0 f4 61 	rcall	80007900 <__sprint_r>
80009042:	e0 81 03 ec 	brne	8000981a <_vfprintf_r+0x1efe>
80009046:	fa c3 f9 e0 	sub	r3,sp,-1568
8000904a:	30 09       	mov	r9,0
8000904c:	fb 38 06 bb 	ld.ub	r8,sp[1723]
80009050:	f2 08 18 00 	cp.b	r8,r9
80009054:	c1 f0       	breq	80009092 <_vfprintf_r+0x1776>
80009056:	fa f8 06 90 	ld.w	r8,sp[1680]
8000905a:	fa c9 f9 45 	sub	r9,sp,-1723
8000905e:	2f f8       	sub	r8,-1
80009060:	87 09       	st.w	r3[0x0],r9
80009062:	fb 48 06 90 	st.w	sp[1680],r8
80009066:	30 19       	mov	r9,1
80009068:	fa f8 06 8c 	ld.w	r8,sp[1676]
8000906c:	87 19       	st.w	r3[0x4],r9
8000906e:	2f f8       	sub	r8,-1
80009070:	fb 48 06 8c 	st.w	sp[1676],r8
80009074:	58 78       	cp.w	r8,7
80009076:	e0 89 00 04 	brgt	8000907e <_vfprintf_r+0x1762>
8000907a:	2f 83       	sub	r3,-8
8000907c:	c0 b8       	rjmp	80009092 <_vfprintf_r+0x1776>
8000907e:	fa ca f9 78 	sub	r10,sp,-1672
80009082:	02 9b       	mov	r11,r1
80009084:	08 9c       	mov	r12,r4
80009086:	fe b0 f4 3d 	rcall	80007900 <__sprint_r>
8000908a:	e0 81 03 c8 	brne	8000981a <_vfprintf_r+0x1efe>
8000908e:	fa c3 f9 e0 	sub	r3,sp,-1568
80009092:	40 fc       	lddsp	r12,sp[0x3c]
80009094:	58 0c       	cp.w	r12,0
80009096:	c1 f0       	breq	800090d4 <_vfprintf_r+0x17b8>
80009098:	fa f8 06 90 	ld.w	r8,sp[1680]
8000909c:	fa c9 f9 48 	sub	r9,sp,-1720
800090a0:	2f e8       	sub	r8,-2
800090a2:	87 09       	st.w	r3[0x0],r9
800090a4:	fb 48 06 90 	st.w	sp[1680],r8
800090a8:	30 29       	mov	r9,2
800090aa:	fa f8 06 8c 	ld.w	r8,sp[1676]
800090ae:	87 19       	st.w	r3[0x4],r9
800090b0:	2f f8       	sub	r8,-1
800090b2:	fb 48 06 8c 	st.w	sp[1676],r8
800090b6:	58 78       	cp.w	r8,7
800090b8:	e0 89 00 04 	brgt	800090c0 <_vfprintf_r+0x17a4>
800090bc:	2f 83       	sub	r3,-8
800090be:	c0 b8       	rjmp	800090d4 <_vfprintf_r+0x17b8>
800090c0:	fa ca f9 78 	sub	r10,sp,-1672
800090c4:	02 9b       	mov	r11,r1
800090c6:	08 9c       	mov	r12,r4
800090c8:	fe b0 f4 1c 	rcall	80007900 <__sprint_r>
800090cc:	e0 81 03 a7 	brne	8000981a <_vfprintf_r+0x1efe>
800090d0:	fa c3 f9 e0 	sub	r3,sp,-1568
800090d4:	40 9b       	lddsp	r11,sp[0x24]
800090d6:	e0 4b 00 80 	cp.w	r11,128
800090da:	c4 71       	brne	80009168 <_vfprintf_r+0x184c>
800090dc:	40 8a       	lddsp	r10,sp[0x20]
800090de:	40 39       	lddsp	r9,sp[0xc]
800090e0:	12 1a       	sub	r10,r9
800090e2:	50 4a       	stdsp	sp[0x10],r10
800090e4:	58 0a       	cp.w	r10,0
800090e6:	e0 89 00 20 	brgt	80009126 <_vfprintf_r+0x180a>
800090ea:	c3 f8       	rjmp	80009168 <_vfprintf_r+0x184c>
800090ec:	2f 09       	sub	r9,-16
800090ee:	2f f8       	sub	r8,-1
800090f0:	fe ce bf 04 	sub	lr,pc,-16636
800090f4:	31 0c       	mov	r12,16
800090f6:	fb 49 06 90 	st.w	sp[1680],r9
800090fa:	87 0e       	st.w	r3[0x0],lr
800090fc:	87 1c       	st.w	r3[0x4],r12
800090fe:	fb 48 06 8c 	st.w	sp[1676],r8
80009102:	58 78       	cp.w	r8,7
80009104:	e0 89 00 04 	brgt	8000910c <_vfprintf_r+0x17f0>
80009108:	2f 83       	sub	r3,-8
8000910a:	c0 b8       	rjmp	80009120 <_vfprintf_r+0x1804>
8000910c:	fa ca f9 78 	sub	r10,sp,-1672
80009110:	02 9b       	mov	r11,r1
80009112:	08 9c       	mov	r12,r4
80009114:	fe b0 f3 f6 	rcall	80007900 <__sprint_r>
80009118:	e0 81 03 81 	brne	8000981a <_vfprintf_r+0x1efe>
8000911c:	fa c3 f9 e0 	sub	r3,sp,-1568
80009120:	40 4b       	lddsp	r11,sp[0x10]
80009122:	21 0b       	sub	r11,16
80009124:	50 4b       	stdsp	sp[0x10],r11
80009126:	fa f9 06 90 	ld.w	r9,sp[1680]
8000912a:	fa f8 06 8c 	ld.w	r8,sp[1676]
8000912e:	fe ca bf 42 	sub	r10,pc,-16574
80009132:	40 4e       	lddsp	lr,sp[0x10]
80009134:	59 0e       	cp.w	lr,16
80009136:	fe 99 ff db 	brgt	800090ec <_vfprintf_r+0x17d0>
8000913a:	1c 09       	add	r9,lr
8000913c:	2f f8       	sub	r8,-1
8000913e:	87 0a       	st.w	r3[0x0],r10
80009140:	fb 49 06 90 	st.w	sp[1680],r9
80009144:	87 1e       	st.w	r3[0x4],lr
80009146:	fb 48 06 8c 	st.w	sp[1676],r8
8000914a:	58 78       	cp.w	r8,7
8000914c:	e0 89 00 04 	brgt	80009154 <_vfprintf_r+0x1838>
80009150:	2f 83       	sub	r3,-8
80009152:	c0 b8       	rjmp	80009168 <_vfprintf_r+0x184c>
80009154:	fa ca f9 78 	sub	r10,sp,-1672
80009158:	02 9b       	mov	r11,r1
8000915a:	08 9c       	mov	r12,r4
8000915c:	fe b0 f3 d2 	rcall	80007900 <__sprint_r>
80009160:	e0 81 03 5d 	brne	8000981a <_vfprintf_r+0x1efe>
80009164:	fa c3 f9 e0 	sub	r3,sp,-1568
80009168:	40 2c       	lddsp	r12,sp[0x8]
8000916a:	04 1c       	sub	r12,r2
8000916c:	50 2c       	stdsp	sp[0x8],r12
8000916e:	58 0c       	cp.w	r12,0
80009170:	e0 89 00 20 	brgt	800091b0 <_vfprintf_r+0x1894>
80009174:	c3 f8       	rjmp	800091f2 <_vfprintf_r+0x18d6>
80009176:	2f 09       	sub	r9,-16
80009178:	2f f8       	sub	r8,-1
8000917a:	fe cb bf 8e 	sub	r11,pc,-16498
8000917e:	31 0a       	mov	r10,16
80009180:	fb 49 06 90 	st.w	sp[1680],r9
80009184:	87 0b       	st.w	r3[0x0],r11
80009186:	87 1a       	st.w	r3[0x4],r10
80009188:	fb 48 06 8c 	st.w	sp[1676],r8
8000918c:	58 78       	cp.w	r8,7
8000918e:	e0 89 00 04 	brgt	80009196 <_vfprintf_r+0x187a>
80009192:	2f 83       	sub	r3,-8
80009194:	c0 b8       	rjmp	800091aa <_vfprintf_r+0x188e>
80009196:	fa ca f9 78 	sub	r10,sp,-1672
8000919a:	02 9b       	mov	r11,r1
8000919c:	08 9c       	mov	r12,r4
8000919e:	fe b0 f3 b1 	rcall	80007900 <__sprint_r>
800091a2:	e0 81 03 3c 	brne	8000981a <_vfprintf_r+0x1efe>
800091a6:	fa c3 f9 e0 	sub	r3,sp,-1568
800091aa:	40 29       	lddsp	r9,sp[0x8]
800091ac:	21 09       	sub	r9,16
800091ae:	50 29       	stdsp	sp[0x8],r9
800091b0:	fa f9 06 90 	ld.w	r9,sp[1680]
800091b4:	fa f8 06 8c 	ld.w	r8,sp[1676]
800091b8:	fe ca bf cc 	sub	r10,pc,-16436
800091bc:	40 2e       	lddsp	lr,sp[0x8]
800091be:	59 0e       	cp.w	lr,16
800091c0:	fe 99 ff db 	brgt	80009176 <_vfprintf_r+0x185a>
800091c4:	1c 09       	add	r9,lr
800091c6:	2f f8       	sub	r8,-1
800091c8:	87 0a       	st.w	r3[0x0],r10
800091ca:	fb 49 06 90 	st.w	sp[1680],r9
800091ce:	87 1e       	st.w	r3[0x4],lr
800091d0:	fb 48 06 8c 	st.w	sp[1676],r8
800091d4:	58 78       	cp.w	r8,7
800091d6:	e0 89 00 04 	brgt	800091de <_vfprintf_r+0x18c2>
800091da:	2f 83       	sub	r3,-8
800091dc:	c0 b8       	rjmp	800091f2 <_vfprintf_r+0x18d6>
800091de:	fa ca f9 78 	sub	r10,sp,-1672
800091e2:	02 9b       	mov	r11,r1
800091e4:	08 9c       	mov	r12,r4
800091e6:	fe b0 f3 8d 	rcall	80007900 <__sprint_r>
800091ea:	e0 81 03 18 	brne	8000981a <_vfprintf_r+0x1efe>
800091ee:	fa c3 f9 e0 	sub	r3,sp,-1568
800091f2:	ed b5 00 08 	bld	r5,0x8
800091f6:	c0 b0       	breq	8000920c <_vfprintf_r+0x18f0>
800091f8:	fa f8 06 90 	ld.w	r8,sp[1680]
800091fc:	87 12       	st.w	r3[0x4],r2
800091fe:	87 06       	st.w	r3[0x0],r6
80009200:	f0 02 00 02 	add	r2,r8,r2
80009204:	fb 42 06 90 	st.w	sp[1680],r2
80009208:	e0 8f 01 d4 	bral	800095b0 <_vfprintf_r+0x1c94>
8000920c:	e0 40 00 65 	cp.w	r0,101
80009210:	e0 8a 01 d6 	brle	800095bc <_vfprintf_r+0x1ca0>
80009214:	30 08       	mov	r8,0
80009216:	30 09       	mov	r9,0
80009218:	40 5b       	lddsp	r11,sp[0x14]
8000921a:	40 7a       	lddsp	r10,sp[0x1c]
8000921c:	e0 a0 19 53 	rcall	8000c4c2 <__avr32_f64_cmp_eq>
80009220:	c7 90       	breq	80009312 <_vfprintf_r+0x19f6>
80009222:	fa f8 06 90 	ld.w	r8,sp[1680]
80009226:	fe c9 c0 4e 	sub	r9,pc,-16306
8000922a:	2f f8       	sub	r8,-1
8000922c:	87 09       	st.w	r3[0x0],r9
8000922e:	fb 48 06 90 	st.w	sp[1680],r8
80009232:	30 19       	mov	r9,1
80009234:	fa f8 06 8c 	ld.w	r8,sp[1676]
80009238:	87 19       	st.w	r3[0x4],r9
8000923a:	2f f8       	sub	r8,-1
8000923c:	fb 48 06 8c 	st.w	sp[1676],r8
80009240:	58 78       	cp.w	r8,7
80009242:	e0 89 00 05 	brgt	8000924c <_vfprintf_r+0x1930>
80009246:	2f 83       	sub	r3,-8
80009248:	c0 c8       	rjmp	80009260 <_vfprintf_r+0x1944>
8000924a:	d7 03       	nop
8000924c:	fa ca f9 78 	sub	r10,sp,-1672
80009250:	02 9b       	mov	r11,r1
80009252:	08 9c       	mov	r12,r4
80009254:	fe b0 f3 56 	rcall	80007900 <__sprint_r>
80009258:	e0 81 02 e1 	brne	8000981a <_vfprintf_r+0x1efe>
8000925c:	fa c3 f9 e0 	sub	r3,sp,-1568
80009260:	fa f8 06 ac 	ld.w	r8,sp[1708]
80009264:	40 6c       	lddsp	r12,sp[0x18]
80009266:	18 38       	cp.w	r8,r12
80009268:	c0 55       	brlt	80009272 <_vfprintf_r+0x1956>
8000926a:	ed b5 00 00 	bld	r5,0x0
8000926e:	e0 81 02 6b 	brne	80009744 <_vfprintf_r+0x1e28>
80009272:	fa f8 06 90 	ld.w	r8,sp[1680]
80009276:	2f f8       	sub	r8,-1
80009278:	40 cb       	lddsp	r11,sp[0x30]
8000927a:	fb 48 06 90 	st.w	sp[1680],r8
8000927e:	30 19       	mov	r9,1
80009280:	fa f8 06 8c 	ld.w	r8,sp[1676]
80009284:	87 0b       	st.w	r3[0x0],r11
80009286:	2f f8       	sub	r8,-1
80009288:	87 19       	st.w	r3[0x4],r9
8000928a:	fb 48 06 8c 	st.w	sp[1676],r8
8000928e:	58 78       	cp.w	r8,7
80009290:	e0 89 00 04 	brgt	80009298 <_vfprintf_r+0x197c>
80009294:	2f 83       	sub	r3,-8
80009296:	c0 b8       	rjmp	800092ac <_vfprintf_r+0x1990>
80009298:	fa ca f9 78 	sub	r10,sp,-1672
8000929c:	02 9b       	mov	r11,r1
8000929e:	08 9c       	mov	r12,r4
800092a0:	fe b0 f3 30 	rcall	80007900 <__sprint_r>
800092a4:	e0 81 02 bb 	brne	8000981a <_vfprintf_r+0x1efe>
800092a8:	fa c3 f9 e0 	sub	r3,sp,-1568
800092ac:	40 66       	lddsp	r6,sp[0x18]
800092ae:	20 16       	sub	r6,1
800092b0:	58 06       	cp.w	r6,0
800092b2:	e0 89 00 1d 	brgt	800092ec <_vfprintf_r+0x19d0>
800092b6:	e0 8f 02 47 	bral	80009744 <_vfprintf_r+0x1e28>
800092ba:	2f 09       	sub	r9,-16
800092bc:	2f f8       	sub	r8,-1
800092be:	fb 49 06 90 	st.w	sp[1680],r9
800092c2:	87 02       	st.w	r3[0x0],r2
800092c4:	87 10       	st.w	r3[0x4],r0
800092c6:	fb 48 06 8c 	st.w	sp[1676],r8
800092ca:	58 78       	cp.w	r8,7
800092cc:	e0 89 00 04 	brgt	800092d4 <_vfprintf_r+0x19b8>
800092d0:	2f 83       	sub	r3,-8
800092d2:	c0 b8       	rjmp	800092e8 <_vfprintf_r+0x19cc>
800092d4:	fa ca f9 78 	sub	r10,sp,-1672
800092d8:	02 9b       	mov	r11,r1
800092da:	08 9c       	mov	r12,r4
800092dc:	fe b0 f3 12 	rcall	80007900 <__sprint_r>
800092e0:	e0 81 02 9d 	brne	8000981a <_vfprintf_r+0x1efe>
800092e4:	fa c3 f9 e0 	sub	r3,sp,-1568
800092e8:	21 06       	sub	r6,16
800092ea:	c0 48       	rjmp	800092f2 <_vfprintf_r+0x19d6>
800092ec:	fe c2 c1 00 	sub	r2,pc,-16128
800092f0:	31 00       	mov	r0,16
800092f2:	fa f9 06 90 	ld.w	r9,sp[1680]
800092f6:	fa f8 06 8c 	ld.w	r8,sp[1676]
800092fa:	fe ca c1 0e 	sub	r10,pc,-16114
800092fe:	59 06       	cp.w	r6,16
80009300:	fe 99 ff dd 	brgt	800092ba <_vfprintf_r+0x199e>
80009304:	0c 09       	add	r9,r6
80009306:	87 0a       	st.w	r3[0x0],r10
80009308:	fb 49 06 90 	st.w	sp[1680],r9
8000930c:	2f f8       	sub	r8,-1
8000930e:	87 16       	st.w	r3[0x4],r6
80009310:	c5 39       	rjmp	800095b6 <_vfprintf_r+0x1c9a>
80009312:	fa fa 06 ac 	ld.w	r10,sp[1708]
80009316:	58 0a       	cp.w	r10,0
80009318:	e0 89 00 92 	brgt	8000943c <_vfprintf_r+0x1b20>
8000931c:	fa f8 06 90 	ld.w	r8,sp[1680]
80009320:	fe c9 c1 48 	sub	r9,pc,-16056
80009324:	2f f8       	sub	r8,-1
80009326:	87 09       	st.w	r3[0x0],r9
80009328:	fb 48 06 90 	st.w	sp[1680],r8
8000932c:	30 19       	mov	r9,1
8000932e:	fa f8 06 8c 	ld.w	r8,sp[1676]
80009332:	87 19       	st.w	r3[0x4],r9
80009334:	2f f8       	sub	r8,-1
80009336:	fb 48 06 8c 	st.w	sp[1676],r8
8000933a:	58 78       	cp.w	r8,7
8000933c:	e0 89 00 04 	brgt	80009344 <_vfprintf_r+0x1a28>
80009340:	2f 83       	sub	r3,-8
80009342:	c0 b8       	rjmp	80009358 <_vfprintf_r+0x1a3c>
80009344:	fa ca f9 78 	sub	r10,sp,-1672
80009348:	02 9b       	mov	r11,r1
8000934a:	08 9c       	mov	r12,r4
8000934c:	fe b0 f2 da 	rcall	80007900 <__sprint_r>
80009350:	e0 81 02 65 	brne	8000981a <_vfprintf_r+0x1efe>
80009354:	fa c3 f9 e0 	sub	r3,sp,-1568
80009358:	fa f8 06 ac 	ld.w	r8,sp[1708]
8000935c:	58 08       	cp.w	r8,0
8000935e:	c0 81       	brne	8000936e <_vfprintf_r+0x1a52>
80009360:	40 6a       	lddsp	r10,sp[0x18]
80009362:	58 0a       	cp.w	r10,0
80009364:	c0 51       	brne	8000936e <_vfprintf_r+0x1a52>
80009366:	ed b5 00 00 	bld	r5,0x0
8000936a:	e0 81 01 ed 	brne	80009744 <_vfprintf_r+0x1e28>
8000936e:	40 c9       	lddsp	r9,sp[0x30]
80009370:	fa f8 06 90 	ld.w	r8,sp[1680]
80009374:	2f f8       	sub	r8,-1
80009376:	87 09       	st.w	r3[0x0],r9
80009378:	fb 48 06 90 	st.w	sp[1680],r8
8000937c:	30 19       	mov	r9,1
8000937e:	fa f8 06 8c 	ld.w	r8,sp[1676]
80009382:	87 19       	st.w	r3[0x4],r9
80009384:	2f f8       	sub	r8,-1
80009386:	fb 48 06 8c 	st.w	sp[1676],r8
8000938a:	58 78       	cp.w	r8,7
8000938c:	e0 89 00 04 	brgt	80009394 <_vfprintf_r+0x1a78>
80009390:	2f 83       	sub	r3,-8
80009392:	c0 b8       	rjmp	800093a8 <_vfprintf_r+0x1a8c>
80009394:	fa ca f9 78 	sub	r10,sp,-1672
80009398:	02 9b       	mov	r11,r1
8000939a:	08 9c       	mov	r12,r4
8000939c:	fe b0 f2 b2 	rcall	80007900 <__sprint_r>
800093a0:	e0 81 02 3d 	brne	8000981a <_vfprintf_r+0x1efe>
800093a4:	fa c3 f9 e0 	sub	r3,sp,-1568
800093a8:	fa f2 06 ac 	ld.w	r2,sp[1708]
800093ac:	5c 32       	neg	r2
800093ae:	58 02       	cp.w	r2,0
800093b0:	e0 89 00 1d 	brgt	800093ea <_vfprintf_r+0x1ace>
800093b4:	c3 d8       	rjmp	8000942e <_vfprintf_r+0x1b12>
800093b6:	2f 09       	sub	r9,-16
800093b8:	2f f8       	sub	r8,-1
800093ba:	31 0e       	mov	lr,16
800093bc:	fb 49 06 90 	st.w	sp[1680],r9
800093c0:	87 00       	st.w	r3[0x0],r0
800093c2:	87 1e       	st.w	r3[0x4],lr
800093c4:	fb 48 06 8c 	st.w	sp[1676],r8
800093c8:	58 78       	cp.w	r8,7
800093ca:	e0 89 00 04 	brgt	800093d2 <_vfprintf_r+0x1ab6>
800093ce:	2f 83       	sub	r3,-8
800093d0:	c0 b8       	rjmp	800093e6 <_vfprintf_r+0x1aca>
800093d2:	fa ca f9 78 	sub	r10,sp,-1672
800093d6:	02 9b       	mov	r11,r1
800093d8:	08 9c       	mov	r12,r4
800093da:	fe b0 f2 93 	rcall	80007900 <__sprint_r>
800093de:	e0 81 02 1e 	brne	8000981a <_vfprintf_r+0x1efe>
800093e2:	fa c3 f9 e0 	sub	r3,sp,-1568
800093e6:	21 02       	sub	r2,16
800093e8:	c0 38       	rjmp	800093ee <_vfprintf_r+0x1ad2>
800093ea:	fe c0 c1 fe 	sub	r0,pc,-15874
800093ee:	fa f9 06 90 	ld.w	r9,sp[1680]
800093f2:	fa f8 06 8c 	ld.w	r8,sp[1676]
800093f6:	fe ca c2 0a 	sub	r10,pc,-15862
800093fa:	59 02       	cp.w	r2,16
800093fc:	fe 99 ff dd 	brgt	800093b6 <_vfprintf_r+0x1a9a>
80009400:	04 09       	add	r9,r2
80009402:	2f f8       	sub	r8,-1
80009404:	87 0a       	st.w	r3[0x0],r10
80009406:	fb 49 06 90 	st.w	sp[1680],r9
8000940a:	87 12       	st.w	r3[0x4],r2
8000940c:	fb 48 06 8c 	st.w	sp[1676],r8
80009410:	58 78       	cp.w	r8,7
80009412:	e0 89 00 04 	brgt	8000941a <_vfprintf_r+0x1afe>
80009416:	2f 83       	sub	r3,-8
80009418:	c0 b8       	rjmp	8000942e <_vfprintf_r+0x1b12>
8000941a:	fa ca f9 78 	sub	r10,sp,-1672
8000941e:	02 9b       	mov	r11,r1
80009420:	08 9c       	mov	r12,r4
80009422:	fe b0 f2 6f 	rcall	80007900 <__sprint_r>
80009426:	e0 81 01 fa 	brne	8000981a <_vfprintf_r+0x1efe>
8000942a:	fa c3 f9 e0 	sub	r3,sp,-1568
8000942e:	40 6c       	lddsp	r12,sp[0x18]
80009430:	fa f8 06 90 	ld.w	r8,sp[1680]
80009434:	87 06       	st.w	r3[0x0],r6
80009436:	87 1c       	st.w	r3[0x4],r12
80009438:	18 08       	add	r8,r12
8000943a:	cb 98       	rjmp	800095ac <_vfprintf_r+0x1c90>
8000943c:	fa f9 06 90 	ld.w	r9,sp[1680]
80009440:	fa f8 06 8c 	ld.w	r8,sp[1676]
80009444:	40 6b       	lddsp	r11,sp[0x18]
80009446:	16 3a       	cp.w	r10,r11
80009448:	c6 f5       	brlt	80009526 <_vfprintf_r+0x1c0a>
8000944a:	16 09       	add	r9,r11
8000944c:	2f f8       	sub	r8,-1
8000944e:	87 06       	st.w	r3[0x0],r6
80009450:	fb 49 06 90 	st.w	sp[1680],r9
80009454:	87 1b       	st.w	r3[0x4],r11
80009456:	fb 48 06 8c 	st.w	sp[1676],r8
8000945a:	58 78       	cp.w	r8,7
8000945c:	e0 89 00 04 	brgt	80009464 <_vfprintf_r+0x1b48>
80009460:	2f 83       	sub	r3,-8
80009462:	c0 b8       	rjmp	80009478 <_vfprintf_r+0x1b5c>
80009464:	fa ca f9 78 	sub	r10,sp,-1672
80009468:	02 9b       	mov	r11,r1
8000946a:	08 9c       	mov	r12,r4
8000946c:	fe b0 f2 4a 	rcall	80007900 <__sprint_r>
80009470:	e0 81 01 d5 	brne	8000981a <_vfprintf_r+0x1efe>
80009474:	fa c3 f9 e0 	sub	r3,sp,-1568
80009478:	fa f6 06 ac 	ld.w	r6,sp[1708]
8000947c:	40 6a       	lddsp	r10,sp[0x18]
8000947e:	14 16       	sub	r6,r10
80009480:	58 06       	cp.w	r6,0
80009482:	e0 89 00 1c 	brgt	800094ba <_vfprintf_r+0x1b9e>
80009486:	c3 d8       	rjmp	80009500 <_vfprintf_r+0x1be4>
80009488:	2f 09       	sub	r9,-16
8000948a:	2f f8       	sub	r8,-1
8000948c:	fb 49 06 90 	st.w	sp[1680],r9
80009490:	87 02       	st.w	r3[0x0],r2
80009492:	87 10       	st.w	r3[0x4],r0
80009494:	fb 48 06 8c 	st.w	sp[1676],r8
80009498:	58 78       	cp.w	r8,7
8000949a:	e0 89 00 04 	brgt	800094a2 <_vfprintf_r+0x1b86>
8000949e:	2f 83       	sub	r3,-8
800094a0:	c0 b8       	rjmp	800094b6 <_vfprintf_r+0x1b9a>
800094a2:	fa ca f9 78 	sub	r10,sp,-1672
800094a6:	02 9b       	mov	r11,r1
800094a8:	08 9c       	mov	r12,r4
800094aa:	fe b0 f2 2b 	rcall	80007900 <__sprint_r>
800094ae:	e0 81 01 b6 	brne	8000981a <_vfprintf_r+0x1efe>
800094b2:	fa c3 f9 e0 	sub	r3,sp,-1568
800094b6:	21 06       	sub	r6,16
800094b8:	c0 48       	rjmp	800094c0 <_vfprintf_r+0x1ba4>
800094ba:	fe c2 c2 ce 	sub	r2,pc,-15666
800094be:	31 00       	mov	r0,16
800094c0:	fa f9 06 90 	ld.w	r9,sp[1680]
800094c4:	fa f8 06 8c 	ld.w	r8,sp[1676]
800094c8:	fe ca c2 dc 	sub	r10,pc,-15652
800094cc:	59 06       	cp.w	r6,16
800094ce:	fe 99 ff dd 	brgt	80009488 <_vfprintf_r+0x1b6c>
800094d2:	0c 09       	add	r9,r6
800094d4:	2f f8       	sub	r8,-1
800094d6:	87 0a       	st.w	r3[0x0],r10
800094d8:	fb 49 06 90 	st.w	sp[1680],r9
800094dc:	87 16       	st.w	r3[0x4],r6
800094de:	fb 48 06 8c 	st.w	sp[1676],r8
800094e2:	58 78       	cp.w	r8,7
800094e4:	e0 89 00 04 	brgt	800094ec <_vfprintf_r+0x1bd0>
800094e8:	2f 83       	sub	r3,-8
800094ea:	c0 b8       	rjmp	80009500 <_vfprintf_r+0x1be4>
800094ec:	fa ca f9 78 	sub	r10,sp,-1672
800094f0:	02 9b       	mov	r11,r1
800094f2:	08 9c       	mov	r12,r4
800094f4:	fe b0 f2 06 	rcall	80007900 <__sprint_r>
800094f8:	e0 81 01 91 	brne	8000981a <_vfprintf_r+0x1efe>
800094fc:	fa c3 f9 e0 	sub	r3,sp,-1568
80009500:	ed b5 00 00 	bld	r5,0x0
80009504:	e0 81 01 20 	brne	80009744 <_vfprintf_r+0x1e28>
80009508:	40 c9       	lddsp	r9,sp[0x30]
8000950a:	fa f8 06 90 	ld.w	r8,sp[1680]
8000950e:	2f f8       	sub	r8,-1
80009510:	87 09       	st.w	r3[0x0],r9
80009512:	fb 48 06 90 	st.w	sp[1680],r8
80009516:	30 19       	mov	r9,1
80009518:	fa f8 06 8c 	ld.w	r8,sp[1676]
8000951c:	87 19       	st.w	r3[0x4],r9
8000951e:	2f f8       	sub	r8,-1
80009520:	fb 48 06 8c 	st.w	sp[1676],r8
80009524:	c0 29       	rjmp	80009728 <_vfprintf_r+0x1e0c>
80009526:	14 09       	add	r9,r10
80009528:	2f f8       	sub	r8,-1
8000952a:	fb 49 06 90 	st.w	sp[1680],r9
8000952e:	87 06       	st.w	r3[0x0],r6
80009530:	87 1a       	st.w	r3[0x4],r10
80009532:	fb 48 06 8c 	st.w	sp[1676],r8
80009536:	58 78       	cp.w	r8,7
80009538:	e0 89 00 04 	brgt	80009540 <_vfprintf_r+0x1c24>
8000953c:	2f 83       	sub	r3,-8
8000953e:	c0 b8       	rjmp	80009554 <_vfprintf_r+0x1c38>
80009540:	fa ca f9 78 	sub	r10,sp,-1672
80009544:	02 9b       	mov	r11,r1
80009546:	08 9c       	mov	r12,r4
80009548:	fe b0 f1 dc 	rcall	80007900 <__sprint_r>
8000954c:	e0 81 01 67 	brne	8000981a <_vfprintf_r+0x1efe>
80009550:	fa c3 f9 e0 	sub	r3,sp,-1568
80009554:	40 c8       	lddsp	r8,sp[0x30]
80009556:	87 08       	st.w	r3[0x0],r8
80009558:	fa f8 06 90 	ld.w	r8,sp[1680]
8000955c:	2f f8       	sub	r8,-1
8000955e:	30 19       	mov	r9,1
80009560:	fb 48 06 90 	st.w	sp[1680],r8
80009564:	87 19       	st.w	r3[0x4],r9
80009566:	fa f8 06 8c 	ld.w	r8,sp[1676]
8000956a:	2f f8       	sub	r8,-1
8000956c:	fb 48 06 8c 	st.w	sp[1676],r8
80009570:	fa f2 06 ac 	ld.w	r2,sp[1708]
80009574:	58 78       	cp.w	r8,7
80009576:	e0 89 00 04 	brgt	8000957e <_vfprintf_r+0x1c62>
8000957a:	2f 83       	sub	r3,-8
8000957c:	c0 b8       	rjmp	80009592 <_vfprintf_r+0x1c76>
8000957e:	fa ca f9 78 	sub	r10,sp,-1672
80009582:	02 9b       	mov	r11,r1
80009584:	08 9c       	mov	r12,r4
80009586:	fe b0 f1 bd 	rcall	80007900 <__sprint_r>
8000958a:	e0 81 01 48 	brne	8000981a <_vfprintf_r+0x1efe>
8000958e:	fa c3 f9 e0 	sub	r3,sp,-1568
80009592:	04 06       	add	r6,r2
80009594:	fa f8 06 ac 	ld.w	r8,sp[1708]
80009598:	87 06       	st.w	r3[0x0],r6
8000959a:	fa f9 06 90 	ld.w	r9,sp[1680]
8000959e:	40 66       	lddsp	r6,sp[0x18]
800095a0:	40 6e       	lddsp	lr,sp[0x18]
800095a2:	10 16       	sub	r6,r8
800095a4:	f2 08 01 08 	sub	r8,r9,r8
800095a8:	87 16       	st.w	r3[0x4],r6
800095aa:	1c 08       	add	r8,lr
800095ac:	fb 48 06 90 	st.w	sp[1680],r8
800095b0:	fa f8 06 8c 	ld.w	r8,sp[1676]
800095b4:	2f f8       	sub	r8,-1
800095b6:	fb 48 06 8c 	st.w	sp[1676],r8
800095ba:	cb 78       	rjmp	80009728 <_vfprintf_r+0x1e0c>
800095bc:	40 6c       	lddsp	r12,sp[0x18]
800095be:	58 1c       	cp.w	r12,1
800095c0:	e0 89 00 06 	brgt	800095cc <_vfprintf_r+0x1cb0>
800095c4:	ed b5 00 00 	bld	r5,0x0
800095c8:	e0 81 00 85 	brne	800096d2 <_vfprintf_r+0x1db6>
800095cc:	fa f8 06 90 	ld.w	r8,sp[1680]
800095d0:	2f f8       	sub	r8,-1
800095d2:	30 19       	mov	r9,1
800095d4:	fb 48 06 90 	st.w	sp[1680],r8
800095d8:	87 06       	st.w	r3[0x0],r6
800095da:	fa f8 06 8c 	ld.w	r8,sp[1676]
800095de:	87 19       	st.w	r3[0x4],r9
800095e0:	2f f8       	sub	r8,-1
800095e2:	fb 48 06 8c 	st.w	sp[1676],r8
800095e6:	58 78       	cp.w	r8,7
800095e8:	e0 89 00 04 	brgt	800095f0 <_vfprintf_r+0x1cd4>
800095ec:	2f 83       	sub	r3,-8
800095ee:	c0 b8       	rjmp	80009604 <_vfprintf_r+0x1ce8>
800095f0:	fa ca f9 78 	sub	r10,sp,-1672
800095f4:	02 9b       	mov	r11,r1
800095f6:	08 9c       	mov	r12,r4
800095f8:	fe b0 f1 84 	rcall	80007900 <__sprint_r>
800095fc:	e0 81 01 0f 	brne	8000981a <_vfprintf_r+0x1efe>
80009600:	fa c3 f9 e0 	sub	r3,sp,-1568
80009604:	fa f8 06 90 	ld.w	r8,sp[1680]
80009608:	2f f8       	sub	r8,-1
8000960a:	40 cb       	lddsp	r11,sp[0x30]
8000960c:	fb 48 06 90 	st.w	sp[1680],r8
80009610:	30 19       	mov	r9,1
80009612:	fa f8 06 8c 	ld.w	r8,sp[1676]
80009616:	87 0b       	st.w	r3[0x0],r11
80009618:	2f f8       	sub	r8,-1
8000961a:	87 19       	st.w	r3[0x4],r9
8000961c:	fb 48 06 8c 	st.w	sp[1676],r8
80009620:	58 78       	cp.w	r8,7
80009622:	e0 89 00 05 	brgt	8000962c <_vfprintf_r+0x1d10>
80009626:	2f 83       	sub	r3,-8
80009628:	c0 c8       	rjmp	80009640 <_vfprintf_r+0x1d24>
8000962a:	d7 03       	nop
8000962c:	fa ca f9 78 	sub	r10,sp,-1672
80009630:	02 9b       	mov	r11,r1
80009632:	08 9c       	mov	r12,r4
80009634:	fe b0 f1 66 	rcall	80007900 <__sprint_r>
80009638:	e0 81 00 f1 	brne	8000981a <_vfprintf_r+0x1efe>
8000963c:	fa c3 f9 e0 	sub	r3,sp,-1568
80009640:	30 08       	mov	r8,0
80009642:	30 09       	mov	r9,0
80009644:	40 5b       	lddsp	r11,sp[0x14]
80009646:	40 7a       	lddsp	r10,sp[0x1c]
80009648:	e0 a0 17 3d 	rcall	8000c4c2 <__avr32_f64_cmp_eq>
8000964c:	40 68       	lddsp	r8,sp[0x18]
8000964e:	20 18       	sub	r8,1
80009650:	58 0c       	cp.w	r12,0
80009652:	c0 d1       	brne	8000966c <_vfprintf_r+0x1d50>
80009654:	2f f6       	sub	r6,-1
80009656:	87 18       	st.w	r3[0x4],r8
80009658:	87 06       	st.w	r3[0x0],r6
8000965a:	fa f6 06 90 	ld.w	r6,sp[1680]
8000965e:	10 06       	add	r6,r8
80009660:	fa f8 06 8c 	ld.w	r8,sp[1676]
80009664:	fb 46 06 90 	st.w	sp[1680],r6
80009668:	2f f8       	sub	r8,-1
8000966a:	c3 18       	rjmp	800096cc <_vfprintf_r+0x1db0>
8000966c:	10 96       	mov	r6,r8
8000966e:	58 08       	cp.w	r8,0
80009670:	e0 89 00 1c 	brgt	800096a8 <_vfprintf_r+0x1d8c>
80009674:	c4 b8       	rjmp	8000970a <_vfprintf_r+0x1dee>
80009676:	2f 09       	sub	r9,-16
80009678:	2f f8       	sub	r8,-1
8000967a:	fb 49 06 90 	st.w	sp[1680],r9
8000967e:	87 02       	st.w	r3[0x0],r2
80009680:	87 10       	st.w	r3[0x4],r0
80009682:	fb 48 06 8c 	st.w	sp[1676],r8
80009686:	58 78       	cp.w	r8,7
80009688:	e0 89 00 04 	brgt	80009690 <_vfprintf_r+0x1d74>
8000968c:	2f 83       	sub	r3,-8
8000968e:	c0 b8       	rjmp	800096a4 <_vfprintf_r+0x1d88>
80009690:	fa ca f9 78 	sub	r10,sp,-1672
80009694:	02 9b       	mov	r11,r1
80009696:	08 9c       	mov	r12,r4
80009698:	fe b0 f1 34 	rcall	80007900 <__sprint_r>
8000969c:	e0 81 00 bf 	brne	8000981a <_vfprintf_r+0x1efe>
800096a0:	fa c3 f9 e0 	sub	r3,sp,-1568
800096a4:	21 06       	sub	r6,16
800096a6:	c0 48       	rjmp	800096ae <_vfprintf_r+0x1d92>
800096a8:	fe c2 c4 bc 	sub	r2,pc,-15172
800096ac:	31 00       	mov	r0,16
800096ae:	fa f9 06 90 	ld.w	r9,sp[1680]
800096b2:	fa f8 06 8c 	ld.w	r8,sp[1676]
800096b6:	fe ca c4 ca 	sub	r10,pc,-15158
800096ba:	59 06       	cp.w	r6,16
800096bc:	fe 99 ff dd 	brgt	80009676 <_vfprintf_r+0x1d5a>
800096c0:	0c 09       	add	r9,r6
800096c2:	87 0a       	st.w	r3[0x0],r10
800096c4:	fb 49 06 90 	st.w	sp[1680],r9
800096c8:	2f f8       	sub	r8,-1
800096ca:	87 16       	st.w	r3[0x4],r6
800096cc:	fb 48 06 8c 	st.w	sp[1676],r8
800096d0:	c0 e8       	rjmp	800096ec <_vfprintf_r+0x1dd0>
800096d2:	fa f8 06 90 	ld.w	r8,sp[1680]
800096d6:	2f f8       	sub	r8,-1
800096d8:	30 19       	mov	r9,1
800096da:	fb 48 06 90 	st.w	sp[1680],r8
800096de:	87 06       	st.w	r3[0x0],r6
800096e0:	fa f8 06 8c 	ld.w	r8,sp[1676]
800096e4:	87 19       	st.w	r3[0x4],r9
800096e6:	2f f8       	sub	r8,-1
800096e8:	fb 48 06 8c 	st.w	sp[1676],r8
800096ec:	58 78       	cp.w	r8,7
800096ee:	e0 89 00 04 	brgt	800096f6 <_vfprintf_r+0x1dda>
800096f2:	2f 83       	sub	r3,-8
800096f4:	c0 b8       	rjmp	8000970a <_vfprintf_r+0x1dee>
800096f6:	fa ca f9 78 	sub	r10,sp,-1672
800096fa:	02 9b       	mov	r11,r1
800096fc:	08 9c       	mov	r12,r4
800096fe:	fe b0 f1 01 	rcall	80007900 <__sprint_r>
80009702:	e0 81 00 8c 	brne	8000981a <_vfprintf_r+0x1efe>
80009706:	fa c3 f9 e0 	sub	r3,sp,-1568
8000970a:	40 ea       	lddsp	r10,sp[0x38]
8000970c:	fa f8 06 90 	ld.w	r8,sp[1680]
80009710:	14 08       	add	r8,r10
80009712:	fa c9 f9 64 	sub	r9,sp,-1692
80009716:	fb 48 06 90 	st.w	sp[1680],r8
8000971a:	87 1a       	st.w	r3[0x4],r10
8000971c:	fa f8 06 8c 	ld.w	r8,sp[1676]
80009720:	87 09       	st.w	r3[0x0],r9
80009722:	2f f8       	sub	r8,-1
80009724:	fb 48 06 8c 	st.w	sp[1676],r8
80009728:	58 78       	cp.w	r8,7
8000972a:	e0 89 00 04 	brgt	80009732 <_vfprintf_r+0x1e16>
8000972e:	2f 83       	sub	r3,-8
80009730:	c0 a8       	rjmp	80009744 <_vfprintf_r+0x1e28>
80009732:	fa ca f9 78 	sub	r10,sp,-1672
80009736:	02 9b       	mov	r11,r1
80009738:	08 9c       	mov	r12,r4
8000973a:	fe b0 f0 e3 	rcall	80007900 <__sprint_r>
8000973e:	c6 e1       	brne	8000981a <_vfprintf_r+0x1efe>
80009740:	fa c3 f9 e0 	sub	r3,sp,-1568
80009744:	e2 15 00 04 	andl	r5,0x4,COH
80009748:	c3 f0       	breq	800097c6 <_vfprintf_r+0x1eaa>
8000974a:	40 86       	lddsp	r6,sp[0x20]
8000974c:	40 39       	lddsp	r9,sp[0xc]
8000974e:	12 16       	sub	r6,r9
80009750:	58 06       	cp.w	r6,0
80009752:	e0 89 00 1a 	brgt	80009786 <_vfprintf_r+0x1e6a>
80009756:	c3 88       	rjmp	800097c6 <_vfprintf_r+0x1eaa>
80009758:	2f 09       	sub	r9,-16
8000975a:	2f f8       	sub	r8,-1
8000975c:	fb 49 06 90 	st.w	sp[1680],r9
80009760:	87 05       	st.w	r3[0x0],r5
80009762:	87 12       	st.w	r3[0x4],r2
80009764:	fb 48 06 8c 	st.w	sp[1676],r8
80009768:	58 78       	cp.w	r8,7
8000976a:	e0 89 00 04 	brgt	80009772 <_vfprintf_r+0x1e56>
8000976e:	2f 83       	sub	r3,-8
80009770:	c0 98       	rjmp	80009782 <_vfprintf_r+0x1e66>
80009772:	00 9a       	mov	r10,r0
80009774:	02 9b       	mov	r11,r1
80009776:	08 9c       	mov	r12,r4
80009778:	fe b0 f0 c4 	rcall	80007900 <__sprint_r>
8000977c:	c4 f1       	brne	8000981a <_vfprintf_r+0x1efe>
8000977e:	fa c3 f9 e0 	sub	r3,sp,-1568
80009782:	21 06       	sub	r6,16
80009784:	c0 68       	rjmp	80009790 <_vfprintf_r+0x1e74>
80009786:	fe c5 c5 aa 	sub	r5,pc,-14934
8000978a:	31 02       	mov	r2,16
8000978c:	fa c0 f9 78 	sub	r0,sp,-1672
80009790:	fa f9 06 90 	ld.w	r9,sp[1680]
80009794:	fa f8 06 8c 	ld.w	r8,sp[1676]
80009798:	fe ca c5 bc 	sub	r10,pc,-14916
8000979c:	59 06       	cp.w	r6,16
8000979e:	fe 99 ff dd 	brgt	80009758 <_vfprintf_r+0x1e3c>
800097a2:	0c 09       	add	r9,r6
800097a4:	2f f8       	sub	r8,-1
800097a6:	87 0a       	st.w	r3[0x0],r10
800097a8:	87 16       	st.w	r3[0x4],r6
800097aa:	fb 49 06 90 	st.w	sp[1680],r9
800097ae:	fb 48 06 8c 	st.w	sp[1676],r8
800097b2:	58 78       	cp.w	r8,7
800097b4:	e0 8a 00 09 	brle	800097c6 <_vfprintf_r+0x1eaa>
800097b8:	fa ca f9 78 	sub	r10,sp,-1672
800097bc:	02 9b       	mov	r11,r1
800097be:	08 9c       	mov	r12,r4
800097c0:	fe b0 f0 a0 	rcall	80007900 <__sprint_r>
800097c4:	c2 b1       	brne	8000981a <_vfprintf_r+0x1efe>
800097c6:	40 bc       	lddsp	r12,sp[0x2c]
800097c8:	40 36       	lddsp	r6,sp[0xc]
800097ca:	40 8e       	lddsp	lr,sp[0x20]
800097cc:	ec 0e 0c 48 	max	r8,r6,lr
800097d0:	10 0c       	add	r12,r8
800097d2:	50 bc       	stdsp	sp[0x2c],r12
800097d4:	fa f8 06 90 	ld.w	r8,sp[1680]
800097d8:	58 08       	cp.w	r8,0
800097da:	c0 80       	breq	800097ea <_vfprintf_r+0x1ece>
800097dc:	fa ca f9 78 	sub	r10,sp,-1672
800097e0:	02 9b       	mov	r11,r1
800097e2:	08 9c       	mov	r12,r4
800097e4:	fe b0 f0 8e 	rcall	80007900 <__sprint_r>
800097e8:	c1 91       	brne	8000981a <_vfprintf_r+0x1efe>
800097ea:	30 0b       	mov	r11,0
800097ec:	fa c3 f9 e0 	sub	r3,sp,-1568
800097f0:	fb 4b 06 8c 	st.w	sp[1676],r11
800097f4:	fe 9f f1 22 	bral	80007a38 <_vfprintf_r+0x11c>
800097f8:	08 95       	mov	r5,r4
800097fa:	fa f8 06 90 	ld.w	r8,sp[1680]
800097fe:	58 08       	cp.w	r8,0
80009800:	c0 80       	breq	80009810 <_vfprintf_r+0x1ef4>
80009802:	08 9c       	mov	r12,r4
80009804:	fa ca f9 78 	sub	r10,sp,-1672
80009808:	02 9b       	mov	r11,r1
8000980a:	fe b0 f0 7b 	rcall	80007900 <__sprint_r>
8000980e:	c0 61       	brne	8000981a <_vfprintf_r+0x1efe>
80009810:	30 08       	mov	r8,0
80009812:	fb 48 06 8c 	st.w	sp[1676],r8
80009816:	c0 28       	rjmp	8000981a <_vfprintf_r+0x1efe>
80009818:	40 41       	lddsp	r1,sp[0x10]
8000981a:	82 68       	ld.sh	r8,r1[0xc]
8000981c:	ed b8 00 06 	bld	r8,0x6
80009820:	c0 31       	brne	80009826 <_vfprintf_r+0x1f0a>
80009822:	3f fa       	mov	r10,-1
80009824:	50 ba       	stdsp	sp[0x2c],r10
80009826:	40 bc       	lddsp	r12,sp[0x2c]
80009828:	fe 3d f9 44 	sub	sp,-1724
8000982c:	d8 32       	popm	r0-r7,pc
8000982e:	d7 03       	nop

80009830 <__swsetup_r>:
80009830:	d4 21       	pushm	r4-r7,lr
80009832:	e0 68 00 f8 	mov	r8,248
80009836:	18 96       	mov	r6,r12
80009838:	16 97       	mov	r7,r11
8000983a:	70 0c       	ld.w	r12,r8[0x0]
8000983c:	58 0c       	cp.w	r12,0
8000983e:	c0 60       	breq	8000984a <__swsetup_r+0x1a>
80009840:	78 68       	ld.w	r8,r12[0x18]
80009842:	58 08       	cp.w	r8,0
80009844:	c0 31       	brne	8000984a <__swsetup_r+0x1a>
80009846:	e0 a0 07 b9 	rcall	8000a7b8 <__sinit>
8000984a:	fe c8 c5 3e 	sub	r8,pc,-15042
8000984e:	10 37       	cp.w	r7,r8
80009850:	c0 61       	brne	8000985c <__swsetup_r+0x2c>
80009852:	e0 68 00 f8 	mov	r8,248
80009856:	70 08       	ld.w	r8,r8[0x0]
80009858:	70 07       	ld.w	r7,r8[0x0]
8000985a:	c1 28       	rjmp	8000987e <__swsetup_r+0x4e>
8000985c:	fe c8 c5 30 	sub	r8,pc,-15056
80009860:	10 37       	cp.w	r7,r8
80009862:	c0 61       	brne	8000986e <__swsetup_r+0x3e>
80009864:	e0 68 00 f8 	mov	r8,248
80009868:	70 08       	ld.w	r8,r8[0x0]
8000986a:	70 17       	ld.w	r7,r8[0x4]
8000986c:	c0 98       	rjmp	8000987e <__swsetup_r+0x4e>
8000986e:	fe c8 c5 22 	sub	r8,pc,-15070
80009872:	10 37       	cp.w	r7,r8
80009874:	c0 51       	brne	8000987e <__swsetup_r+0x4e>
80009876:	e0 68 00 f8 	mov	r8,248
8000987a:	70 08       	ld.w	r8,r8[0x0]
8000987c:	70 27       	ld.w	r7,r8[0x8]
8000987e:	8e 68       	ld.sh	r8,r7[0xc]
80009880:	ed b8 00 03 	bld	r8,0x3
80009884:	c1 e0       	breq	800098c0 <__swsetup_r+0x90>
80009886:	ed b8 00 04 	bld	r8,0x4
8000988a:	c3 e1       	brne	80009906 <__swsetup_r+0xd6>
8000988c:	ed b8 00 02 	bld	r8,0x2
80009890:	c1 51       	brne	800098ba <__swsetup_r+0x8a>
80009892:	6e db       	ld.w	r11,r7[0x34]
80009894:	58 0b       	cp.w	r11,0
80009896:	c0 a0       	breq	800098aa <__swsetup_r+0x7a>
80009898:	ee c8 ff bc 	sub	r8,r7,-68
8000989c:	10 3b       	cp.w	r11,r8
8000989e:	c0 40       	breq	800098a6 <__swsetup_r+0x76>
800098a0:	0c 9c       	mov	r12,r6
800098a2:	e0 a0 08 25 	rcall	8000a8ec <_free_r>
800098a6:	30 08       	mov	r8,0
800098a8:	8f d8       	st.w	r7[0x34],r8
800098aa:	8e 68       	ld.sh	r8,r7[0xc]
800098ac:	e0 18 ff db 	andl	r8,0xffdb
800098b0:	ae 68       	st.h	r7[0xc],r8
800098b2:	30 08       	mov	r8,0
800098b4:	8f 18       	st.w	r7[0x4],r8
800098b6:	6e 48       	ld.w	r8,r7[0x10]
800098b8:	8f 08       	st.w	r7[0x0],r8
800098ba:	8e 68       	ld.sh	r8,r7[0xc]
800098bc:	a3 b8       	sbr	r8,0x3
800098be:	ae 68       	st.h	r7[0xc],r8
800098c0:	6e 48       	ld.w	r8,r7[0x10]
800098c2:	58 08       	cp.w	r8,0
800098c4:	c0 b1       	brne	800098da <__swsetup_r+0xaa>
800098c6:	8e 68       	ld.sh	r8,r7[0xc]
800098c8:	e2 18 02 80 	andl	r8,0x280,COH
800098cc:	e0 48 02 00 	cp.w	r8,512
800098d0:	c0 50       	breq	800098da <__swsetup_r+0xaa>
800098d2:	0c 9c       	mov	r12,r6
800098d4:	0e 9b       	mov	r11,r7
800098d6:	e0 a0 0a 4b 	rcall	8000ad6c <__smakebuf_r>
800098da:	8e 69       	ld.sh	r9,r7[0xc]
800098dc:	f1 d9 c0 01 	bfextu	r8,r9,0x0,0x1
800098e0:	c0 70       	breq	800098ee <__swsetup_r+0xbe>
800098e2:	30 08       	mov	r8,0
800098e4:	8f 28       	st.w	r7[0x8],r8
800098e6:	6e 58       	ld.w	r8,r7[0x14]
800098e8:	5c 38       	neg	r8
800098ea:	8f 68       	st.w	r7[0x18],r8
800098ec:	c0 68       	rjmp	800098f8 <__swsetup_r+0xc8>
800098ee:	ed b9 00 01 	bld	r9,0x1
800098f2:	ef f8 10 05 	ld.wne	r8,r7[0x14]
800098f6:	8f 28       	st.w	r7[0x8],r8
800098f8:	6e 48       	ld.w	r8,r7[0x10]
800098fa:	58 08       	cp.w	r8,0
800098fc:	c0 61       	brne	80009908 <__swsetup_r+0xd8>
800098fe:	8e 68       	ld.sh	r8,r7[0xc]
80009900:	ed b8 00 07 	bld	r8,0x7
80009904:	c0 21       	brne	80009908 <__swsetup_r+0xd8>
80009906:	dc 2a       	popm	r4-r7,pc,r12=-1
80009908:	d8 2a       	popm	r4-r7,pc,r12=0
8000990a:	d7 03       	nop

8000990c <quorem>:
8000990c:	d4 31       	pushm	r0-r7,lr
8000990e:	20 2d       	sub	sp,8
80009910:	18 97       	mov	r7,r12
80009912:	78 48       	ld.w	r8,r12[0x10]
80009914:	76 46       	ld.w	r6,r11[0x10]
80009916:	0c 38       	cp.w	r8,r6
80009918:	c0 34       	brge	8000991e <quorem+0x12>
8000991a:	30 0c       	mov	r12,0
8000991c:	c8 58       	rjmp	80009a26 <quorem+0x11a>
8000991e:	ec c2 ff fc 	sub	r2,r6,-4
80009922:	f6 c3 ff ec 	sub	r3,r11,-20
80009926:	f6 02 03 29 	ld.w	r9,r11[r2<<0x2]
8000992a:	f8 02 03 2c 	ld.w	r12,r12[r2<<0x2]
8000992e:	2f f9       	sub	r9,-1
80009930:	20 16       	sub	r6,1
80009932:	f8 09 0d 08 	divu	r8,r12,r9
80009936:	f6 02 00 22 	add	r2,r11,r2<<0x2
8000993a:	ee c4 ff ec 	sub	r4,r7,-20
8000993e:	10 95       	mov	r5,r8
80009940:	58 08       	cp.w	r8,0
80009942:	c4 10       	breq	800099c4 <quorem+0xb8>
80009944:	30 09       	mov	r9,0
80009946:	06 9a       	mov	r10,r3
80009948:	08 98       	mov	r8,r4
8000994a:	12 91       	mov	r1,r9
8000994c:	50 0b       	stdsp	sp[0x0],r11
8000994e:	70 0e       	ld.w	lr,r8[0x0]
80009950:	b1 8e       	lsr	lr,0x10
80009952:	50 1e       	stdsp	sp[0x4],lr
80009954:	15 0e       	ld.w	lr,r10++
80009956:	fc 00 16 10 	lsr	r0,lr,0x10
8000995a:	fd de c0 10 	bfextu	lr,lr,0x0,0x10
8000995e:	ea 0e 03 41 	mac	r1,r5,lr
80009962:	fd d1 c0 10 	bfextu	lr,r1,0x0,0x10
80009966:	b1 81       	lsr	r1,0x10
80009968:	40 1b       	lddsp	r11,sp[0x4]
8000996a:	ea 00 02 40 	mul	r0,r5,r0
8000996e:	e2 00 00 00 	add	r0,r1,r0
80009972:	e3 d0 c0 10 	bfextu	r1,r0,0x0,0x10
80009976:	02 1b       	sub	r11,r1
80009978:	50 1b       	stdsp	sp[0x4],r11
8000997a:	70 0b       	ld.w	r11,r8[0x0]
8000997c:	e3 db c0 10 	bfextu	r1,r11,0x0,0x10
80009980:	02 09       	add	r9,r1
80009982:	f2 0e 01 0e 	sub	lr,r9,lr
80009986:	b0 1e       	st.h	r8[0x2],lr
80009988:	fc 09 14 10 	asr	r9,lr,0x10
8000998c:	40 1e       	lddsp	lr,sp[0x4]
8000998e:	fc 09 00 09 	add	r9,lr,r9
80009992:	b0 09       	st.h	r8[0x0],r9
80009994:	e0 01 16 10 	lsr	r1,r0,0x10
80009998:	2f c8       	sub	r8,-4
8000999a:	b1 49       	asr	r9,0x10
8000999c:	04 3a       	cp.w	r10,r2
8000999e:	fe 98 ff d8 	brls	8000994e <quorem+0x42>
800099a2:	40 0b       	lddsp	r11,sp[0x0]
800099a4:	58 0c       	cp.w	r12,0
800099a6:	c0 f1       	brne	800099c4 <quorem+0xb8>
800099a8:	ec c8 ff fb 	sub	r8,r6,-5
800099ac:	ee 08 00 28 	add	r8,r7,r8<<0x2
800099b0:	c0 28       	rjmp	800099b4 <quorem+0xa8>
800099b2:	20 16       	sub	r6,1
800099b4:	20 48       	sub	r8,4
800099b6:	08 38       	cp.w	r8,r4
800099b8:	e0 88 00 05 	brls	800099c2 <quorem+0xb6>
800099bc:	70 09       	ld.w	r9,r8[0x0]
800099be:	58 09       	cp.w	r9,0
800099c0:	cf 90       	breq	800099b2 <quorem+0xa6>
800099c2:	8f 46       	st.w	r7[0x10],r6
800099c4:	0e 9c       	mov	r12,r7
800099c6:	e0 a0 0c fb 	rcall	8000b3bc <__mcmp>
800099ca:	c2 d5       	brlt	80009a24 <quorem+0x118>
800099cc:	2f f5       	sub	r5,-1
800099ce:	08 98       	mov	r8,r4
800099d0:	30 09       	mov	r9,0
800099d2:	07 0b       	ld.w	r11,r3++
800099d4:	f6 0a 16 10 	lsr	r10,r11,0x10
800099d8:	70 0c       	ld.w	r12,r8[0x0]
800099da:	f7 db c0 10 	bfextu	r11,r11,0x0,0x10
800099de:	f8 0e 16 10 	lsr	lr,r12,0x10
800099e2:	14 1e       	sub	lr,r10
800099e4:	f5 dc c0 10 	bfextu	r10,r12,0x0,0x10
800099e8:	16 1a       	sub	r10,r11
800099ea:	12 0a       	add	r10,r9
800099ec:	b0 1a       	st.h	r8[0x2],r10
800099ee:	b1 4a       	asr	r10,0x10
800099f0:	fc 0a 00 09 	add	r9,lr,r10
800099f4:	b0 09       	st.h	r8[0x0],r9
800099f6:	2f c8       	sub	r8,-4
800099f8:	b1 49       	asr	r9,0x10
800099fa:	04 33       	cp.w	r3,r2
800099fc:	fe 98 ff eb 	brls	800099d2 <quorem+0xc6>
80009a00:	ec c8 ff fb 	sub	r8,r6,-5
80009a04:	ee 08 03 29 	ld.w	r9,r7[r8<<0x2]
80009a08:	58 09       	cp.w	r9,0
80009a0a:	c0 d1       	brne	80009a24 <quorem+0x118>
80009a0c:	ee 08 00 28 	add	r8,r7,r8<<0x2
80009a10:	c0 28       	rjmp	80009a14 <quorem+0x108>
80009a12:	20 16       	sub	r6,1
80009a14:	20 48       	sub	r8,4
80009a16:	08 38       	cp.w	r8,r4
80009a18:	e0 88 00 05 	brls	80009a22 <quorem+0x116>
80009a1c:	70 09       	ld.w	r9,r8[0x0]
80009a1e:	58 09       	cp.w	r9,0
80009a20:	cf 90       	breq	80009a12 <quorem+0x106>
80009a22:	8f 46       	st.w	r7[0x10],r6
80009a24:	0a 9c       	mov	r12,r5
80009a26:	2f ed       	sub	sp,-8
80009a28:	d8 32       	popm	r0-r7,pc
80009a2a:	d7 03       	nop

80009a2c <_dtoa_r>:
80009a2c:	d4 31       	pushm	r0-r7,lr
80009a2e:	21 ad       	sub	sp,104
80009a30:	fa c4 ff 74 	sub	r4,sp,-140
80009a34:	18 97       	mov	r7,r12
80009a36:	16 95       	mov	r5,r11
80009a38:	68 2c       	ld.w	r12,r4[0x8]
80009a3a:	50 c9       	stdsp	sp[0x30],r9
80009a3c:	68 16       	ld.w	r6,r4[0x4]
80009a3e:	68 09       	ld.w	r9,r4[0x0]
80009a40:	50 e8       	stdsp	sp[0x38],r8
80009a42:	14 94       	mov	r4,r10
80009a44:	51 2c       	stdsp	sp[0x48],r12
80009a46:	fa e5 00 08 	st.d	sp[8],r4
80009a4a:	51 59       	stdsp	sp[0x54],r9
80009a4c:	6e 95       	ld.w	r5,r7[0x24]
80009a4e:	58 05       	cp.w	r5,0
80009a50:	c0 91       	brne	80009a62 <_dtoa_r+0x36>
80009a52:	31 0c       	mov	r12,16
80009a54:	e0 a0 09 ea 	rcall	8000ae28 <malloc>
80009a58:	99 35       	st.w	r12[0xc],r5
80009a5a:	8f 9c       	st.w	r7[0x24],r12
80009a5c:	99 15       	st.w	r12[0x4],r5
80009a5e:	99 25       	st.w	r12[0x8],r5
80009a60:	99 05       	st.w	r12[0x0],r5
80009a62:	6e 99       	ld.w	r9,r7[0x24]
80009a64:	72 08       	ld.w	r8,r9[0x0]
80009a66:	58 08       	cp.w	r8,0
80009a68:	c0 f0       	breq	80009a86 <_dtoa_r+0x5a>
80009a6a:	72 1a       	ld.w	r10,r9[0x4]
80009a6c:	91 1a       	st.w	r8[0x4],r10
80009a6e:	30 1a       	mov	r10,1
80009a70:	72 19       	ld.w	r9,r9[0x4]
80009a72:	f4 09 09 49 	lsl	r9,r10,r9
80009a76:	10 9b       	mov	r11,r8
80009a78:	91 29       	st.w	r8[0x8],r9
80009a7a:	0e 9c       	mov	r12,r7
80009a7c:	e0 a0 0c ba 	rcall	8000b3f0 <_Bfree>
80009a80:	6e 98       	ld.w	r8,r7[0x24]
80009a82:	30 09       	mov	r9,0
80009a84:	91 09       	st.w	r8[0x0],r9
80009a86:	40 28       	lddsp	r8,sp[0x8]
80009a88:	10 94       	mov	r4,r8
80009a8a:	58 08       	cp.w	r8,0
80009a8c:	c0 64       	brge	80009a98 <_dtoa_r+0x6c>
80009a8e:	f1 d8 c0 1f 	bfextu	r8,r8,0x0,0x1f
80009a92:	50 28       	stdsp	sp[0x8],r8
80009a94:	30 18       	mov	r8,1
80009a96:	c0 28       	rjmp	80009a9a <_dtoa_r+0x6e>
80009a98:	30 08       	mov	r8,0
80009a9a:	8d 08       	st.w	r6[0x0],r8
80009a9c:	fc 1c 7f f0 	movh	r12,0x7ff0
80009aa0:	40 26       	lddsp	r6,sp[0x8]
80009aa2:	0c 98       	mov	r8,r6
80009aa4:	e6 18 7f f0 	andh	r8,0x7ff0,COH
80009aa8:	18 38       	cp.w	r8,r12
80009aaa:	c2 01       	brne	80009aea <_dtoa_r+0xbe>
80009aac:	e0 68 27 0f 	mov	r8,9999
80009ab0:	41 5b       	lddsp	r11,sp[0x54]
80009ab2:	97 08       	st.w	r11[0x0],r8
80009ab4:	40 3a       	lddsp	r10,sp[0xc]
80009ab6:	58 0a       	cp.w	r10,0
80009ab8:	c0 71       	brne	80009ac6 <_dtoa_r+0x9a>
80009aba:	ed d6 c0 14 	bfextu	r6,r6,0x0,0x14
80009abe:	c0 41       	brne	80009ac6 <_dtoa_r+0x9a>
80009ac0:	fe cc c7 c4 	sub	r12,pc,-14396
80009ac4:	c0 38       	rjmp	80009aca <_dtoa_r+0x9e>
80009ac6:	fe cc c7 be 	sub	r12,pc,-14402
80009aca:	41 29       	lddsp	r9,sp[0x48]
80009acc:	58 09       	cp.w	r9,0
80009ace:	e0 80 05 9a 	breq	8000a602 <_dtoa_r+0xbd6>
80009ad2:	f8 c8 ff fd 	sub	r8,r12,-3
80009ad6:	f8 c9 ff f8 	sub	r9,r12,-8
80009ada:	11 8b       	ld.ub	r11,r8[0x0]
80009adc:	30 0a       	mov	r10,0
80009ade:	41 25       	lddsp	r5,sp[0x48]
80009ae0:	f4 0b 18 00 	cp.b	r11,r10
80009ae4:	f2 08 17 10 	movne	r8,r9
80009ae8:	c1 68       	rjmp	80009b14 <_dtoa_r+0xe8>
80009aea:	fa ea 00 08 	ld.d	r10,sp[8]
80009aee:	30 08       	mov	r8,0
80009af0:	fa eb 00 3c 	st.d	sp[60],r10
80009af4:	30 09       	mov	r9,0
80009af6:	e0 a0 14 e6 	rcall	8000c4c2 <__avr32_f64_cmp_eq>
80009afa:	c1 00       	breq	80009b1a <_dtoa_r+0xee>
80009afc:	30 18       	mov	r8,1
80009afe:	41 5a       	lddsp	r10,sp[0x54]
80009b00:	95 08       	st.w	r10[0x0],r8
80009b02:	fe cc c9 2a 	sub	r12,pc,-14038
80009b06:	41 29       	lddsp	r9,sp[0x48]
80009b08:	f8 08 00 08 	add	r8,r12,r8
80009b0c:	58 09       	cp.w	r9,0
80009b0e:	e0 80 05 7a 	breq	8000a602 <_dtoa_r+0xbd6>
80009b12:	12 95       	mov	r5,r9
80009b14:	8b 08       	st.w	r5[0x0],r8
80009b16:	e0 8f 05 76 	bral	8000a602 <_dtoa_r+0xbd6>
80009b1a:	fa c8 ff 9c 	sub	r8,sp,-100
80009b1e:	fa c9 ff a0 	sub	r9,sp,-96
80009b22:	fa ea 00 3c 	ld.d	r10,sp[60]
80009b26:	0e 9c       	mov	r12,r7
80009b28:	eb d6 c2 8b 	bfextu	r5,r6,0x14,0xb
80009b2c:	e0 a0 0c b4 	rcall	8000b494 <__d2b>
80009b30:	18 93       	mov	r3,r12
80009b32:	58 05       	cp.w	r5,0
80009b34:	c0 d0       	breq	80009b4e <_dtoa_r+0x122>
80009b36:	fa ea 00 3c 	ld.d	r10,sp[60]
80009b3a:	30 04       	mov	r4,0
80009b3c:	f1 db c0 14 	bfextu	r8,r11,0x0,0x14
80009b40:	ea c5 03 ff 	sub	r5,r5,1023
80009b44:	10 9b       	mov	r11,r8
80009b46:	51 74       	stdsp	sp[0x5c],r4
80009b48:	ea 1b 3f f0 	orh	r11,0x3ff0
80009b4c:	c2 58       	rjmp	80009b96 <_dtoa_r+0x16a>
80009b4e:	41 88       	lddsp	r8,sp[0x60]
80009b50:	41 9c       	lddsp	r12,sp[0x64]
80009b52:	10 0c       	add	r12,r8
80009b54:	f8 c5 fb ce 	sub	r5,r12,-1074
80009b58:	e0 45 00 20 	cp.w	r5,32
80009b5c:	e0 8a 00 0e 	brle	80009b78 <_dtoa_r+0x14c>
80009b60:	f8 cc fb ee 	sub	r12,r12,-1042
80009b64:	40 3b       	lddsp	r11,sp[0xc]
80009b66:	ea 08 11 40 	rsub	r8,r5,64
80009b6a:	f6 0c 0a 4c 	lsr	r12,r11,r12
80009b6e:	ec 08 09 46 	lsl	r6,r6,r8
80009b72:	0c 4c       	or	r12,r6
80009b74:	c0 78       	rjmp	80009b82 <_dtoa_r+0x156>
80009b76:	d7 03       	nop
80009b78:	ea 0c 11 20 	rsub	r12,r5,32
80009b7c:	40 3a       	lddsp	r10,sp[0xc]
80009b7e:	f4 0c 09 4c 	lsl	r12,r10,r12
80009b82:	e0 a0 14 2c 	rcall	8000c3da <__avr32_u32_to_f64>
80009b86:	fc 18 fe 10 	movh	r8,0xfe10
80009b8a:	30 19       	mov	r9,1
80009b8c:	ea c5 04 33 	sub	r5,r5,1075
80009b90:	f0 0b 00 0b 	add	r11,r8,r11
80009b94:	51 79       	stdsp	sp[0x5c],r9
80009b96:	30 08       	mov	r8,0
80009b98:	fc 19 3f f8 	movh	r9,0x3ff8
80009b9c:	e0 a0 12 b4 	rcall	8000c104 <__avr32_f64_sub>
80009ba0:	e0 68 43 61 	mov	r8,17249
80009ba4:	ea 18 63 6f 	orh	r8,0x636f
80009ba8:	e0 69 87 a7 	mov	r9,34727
80009bac:	ea 19 3f d2 	orh	r9,0x3fd2
80009bb0:	e0 a0 11 be 	rcall	8000bf2c <__avr32_f64_mul>
80009bb4:	e0 68 c8 b3 	mov	r8,51379
80009bb8:	ea 18 8b 60 	orh	r8,0x8b60
80009bbc:	e0 69 8a 28 	mov	r9,35368
80009bc0:	ea 19 3f c6 	orh	r9,0x3fc6
80009bc4:	e0 a0 13 6e 	rcall	8000c2a0 <__avr32_f64_add>
80009bc8:	0a 9c       	mov	r12,r5
80009bca:	14 90       	mov	r0,r10
80009bcc:	16 91       	mov	r1,r11
80009bce:	e0 a0 14 0a 	rcall	8000c3e2 <__avr32_s32_to_f64>
80009bd2:	e0 68 79 fb 	mov	r8,31227
80009bd6:	ea 18 50 9f 	orh	r8,0x509f
80009bda:	e0 69 44 13 	mov	r9,17427
80009bde:	ea 19 3f d3 	orh	r9,0x3fd3
80009be2:	e0 a0 11 a5 	rcall	8000bf2c <__avr32_f64_mul>
80009be6:	14 98       	mov	r8,r10
80009be8:	16 99       	mov	r9,r11
80009bea:	00 9a       	mov	r10,r0
80009bec:	02 9b       	mov	r11,r1
80009bee:	e0 a0 13 59 	rcall	8000c2a0 <__avr32_f64_add>
80009bf2:	14 90       	mov	r0,r10
80009bf4:	16 91       	mov	r1,r11
80009bf6:	e0 a0 13 df 	rcall	8000c3b4 <__avr32_f64_to_s32>
80009bfa:	30 08       	mov	r8,0
80009bfc:	18 96       	mov	r6,r12
80009bfe:	30 09       	mov	r9,0
80009c00:	00 9a       	mov	r10,r0
80009c02:	02 9b       	mov	r11,r1
80009c04:	e0 a0 14 a6 	rcall	8000c550 <__avr32_f64_cmp_lt>
80009c08:	c0 c0       	breq	80009c20 <_dtoa_r+0x1f4>
80009c0a:	0c 9c       	mov	r12,r6
80009c0c:	e0 a0 13 eb 	rcall	8000c3e2 <__avr32_s32_to_f64>
80009c10:	14 98       	mov	r8,r10
80009c12:	16 99       	mov	r9,r11
80009c14:	00 9a       	mov	r10,r0
80009c16:	02 9b       	mov	r11,r1
80009c18:	e0 a0 14 55 	rcall	8000c4c2 <__avr32_f64_cmp_eq>
80009c1c:	f7 b6 00 01 	subeq	r6,1
80009c20:	59 66       	cp.w	r6,22
80009c22:	e0 88 00 05 	brls	80009c2c <_dtoa_r+0x200>
80009c26:	30 18       	mov	r8,1
80009c28:	51 48       	stdsp	sp[0x50],r8
80009c2a:	c1 38       	rjmp	80009c50 <_dtoa_r+0x224>
80009c2c:	fe c8 c8 6c 	sub	r8,pc,-14228
80009c30:	fa ea 00 3c 	ld.d	r10,sp[60]
80009c34:	f0 06 02 38 	ld.d	r8,r8[r6<<0x3]
80009c38:	e0 a0 14 8c 	rcall	8000c550 <__avr32_f64_cmp_lt>
80009c3c:	f9 b4 00 00 	moveq	r4,0
80009c40:	fb f4 0a 14 	st.weq	sp[0x50],r4
80009c44:	f7 b6 01 01 	subne	r6,1
80009c48:	f9 bc 01 00 	movne	r12,0
80009c4c:	fb fc 1a 14 	st.wne	sp[0x50],r12
80009c50:	41 90       	lddsp	r0,sp[0x64]
80009c52:	20 10       	sub	r0,1
80009c54:	0a 10       	sub	r0,r5
80009c56:	c0 46       	brmi	80009c5e <_dtoa_r+0x232>
80009c58:	50 40       	stdsp	sp[0x10],r0
80009c5a:	30 00       	mov	r0,0
80009c5c:	c0 48       	rjmp	80009c64 <_dtoa_r+0x238>
80009c5e:	30 0b       	mov	r11,0
80009c60:	5c 30       	neg	r0
80009c62:	50 4b       	stdsp	sp[0x10],r11
80009c64:	ec 02 11 00 	rsub	r2,r6,0
80009c68:	58 06       	cp.w	r6,0
80009c6a:	fb fa 40 04 	ld.wge	r10,sp[0x10]
80009c6e:	f5 d6 e4 0a 	addge	r10,r10,r6
80009c72:	fb fa 4a 04 	st.wge	sp[0x10],r10
80009c76:	fb f6 4a 11 	st.wge	sp[0x44],r6
80009c7a:	f9 b2 04 00 	movge	r2,0
80009c7e:	e1 d6 e5 10 	sublt	r0,r0,r6
80009c82:	f9 b9 05 00 	movlt	r9,0
80009c86:	fb f9 5a 11 	st.wlt	sp[0x44],r9
80009c8a:	40 c8       	lddsp	r8,sp[0x30]
80009c8c:	58 98       	cp.w	r8,9
80009c8e:	e0 8b 00 20 	brhi	80009cce <_dtoa_r+0x2a2>
80009c92:	58 58       	cp.w	r8,5
80009c94:	f9 b4 0a 01 	movle	r4,1
80009c98:	fb f5 90 0c 	ld.wgt	r5,sp[0x30]
80009c9c:	f7 b5 09 04 	subgt	r5,4
80009ca0:	fb f5 9a 0c 	st.wgt	sp[0x30],r5
80009ca4:	f9 b4 09 00 	movgt	r4,0
80009ca8:	40 cc       	lddsp	r12,sp[0x30]
80009caa:	58 3c       	cp.w	r12,3
80009cac:	c2 d0       	breq	80009d06 <_dtoa_r+0x2da>
80009cae:	e0 89 00 05 	brgt	80009cb8 <_dtoa_r+0x28c>
80009cb2:	58 2c       	cp.w	r12,2
80009cb4:	c1 01       	brne	80009cd4 <_dtoa_r+0x2a8>
80009cb6:	c1 88       	rjmp	80009ce6 <_dtoa_r+0x2ba>
80009cb8:	40 cb       	lddsp	r11,sp[0x30]
80009cba:	58 4b       	cp.w	r11,4
80009cbc:	c0 60       	breq	80009cc8 <_dtoa_r+0x29c>
80009cbe:	58 5b       	cp.w	r11,5
80009cc0:	c0 a1       	brne	80009cd4 <_dtoa_r+0x2a8>
80009cc2:	30 1a       	mov	r10,1
80009cc4:	50 da       	stdsp	sp[0x34],r10
80009cc6:	c2 28       	rjmp	80009d0a <_dtoa_r+0x2de>
80009cc8:	30 19       	mov	r9,1
80009cca:	50 d9       	stdsp	sp[0x34],r9
80009ccc:	c0 f8       	rjmp	80009cea <_dtoa_r+0x2be>
80009cce:	30 08       	mov	r8,0
80009cd0:	30 14       	mov	r4,1
80009cd2:	50 c8       	stdsp	sp[0x30],r8
80009cd4:	3f f5       	mov	r5,-1
80009cd6:	30 1c       	mov	r12,1
80009cd8:	30 0b       	mov	r11,0
80009cda:	50 95       	stdsp	sp[0x24],r5
80009cdc:	50 dc       	stdsp	sp[0x34],r12
80009cde:	0a 91       	mov	r1,r5
80009ce0:	31 28       	mov	r8,18
80009ce2:	50 eb       	stdsp	sp[0x38],r11
80009ce4:	c2 08       	rjmp	80009d24 <_dtoa_r+0x2f8>
80009ce6:	30 0a       	mov	r10,0
80009ce8:	50 da       	stdsp	sp[0x34],r10
80009cea:	40 e9       	lddsp	r9,sp[0x38]
80009cec:	58 09       	cp.w	r9,0
80009cee:	e0 89 00 07 	brgt	80009cfc <_dtoa_r+0x2d0>
80009cf2:	30 18       	mov	r8,1
80009cf4:	50 98       	stdsp	sp[0x24],r8
80009cf6:	10 91       	mov	r1,r8
80009cf8:	50 e8       	stdsp	sp[0x38],r8
80009cfa:	c1 58       	rjmp	80009d24 <_dtoa_r+0x2f8>
80009cfc:	40 e5       	lddsp	r5,sp[0x38]
80009cfe:	50 95       	stdsp	sp[0x24],r5
80009d00:	0a 91       	mov	r1,r5
80009d02:	0a 98       	mov	r8,r5
80009d04:	c1 08       	rjmp	80009d24 <_dtoa_r+0x2f8>
80009d06:	30 0c       	mov	r12,0
80009d08:	50 dc       	stdsp	sp[0x34],r12
80009d0a:	40 eb       	lddsp	r11,sp[0x38]
80009d0c:	ec 0b 00 0b 	add	r11,r6,r11
80009d10:	50 9b       	stdsp	sp[0x24],r11
80009d12:	16 98       	mov	r8,r11
80009d14:	2f f8       	sub	r8,-1
80009d16:	58 08       	cp.w	r8,0
80009d18:	e0 89 00 05 	brgt	80009d22 <_dtoa_r+0x2f6>
80009d1c:	10 91       	mov	r1,r8
80009d1e:	30 18       	mov	r8,1
80009d20:	c0 28       	rjmp	80009d24 <_dtoa_r+0x2f8>
80009d22:	10 91       	mov	r1,r8
80009d24:	30 09       	mov	r9,0
80009d26:	6e 9a       	ld.w	r10,r7[0x24]
80009d28:	95 19       	st.w	r10[0x4],r9
80009d2a:	30 49       	mov	r9,4
80009d2c:	c0 68       	rjmp	80009d38 <_dtoa_r+0x30c>
80009d2e:	d7 03       	nop
80009d30:	6a 1a       	ld.w	r10,r5[0x4]
80009d32:	a1 79       	lsl	r9,0x1
80009d34:	2f fa       	sub	r10,-1
80009d36:	8b 1a       	st.w	r5[0x4],r10
80009d38:	6e 95       	ld.w	r5,r7[0x24]
80009d3a:	f2 ca ff ec 	sub	r10,r9,-20
80009d3e:	10 3a       	cp.w	r10,r8
80009d40:	fe 98 ff f8 	brls	80009d30 <_dtoa_r+0x304>
80009d44:	6a 1b       	ld.w	r11,r5[0x4]
80009d46:	0e 9c       	mov	r12,r7
80009d48:	e0 a0 0b 6e 	rcall	8000b424 <_Balloc>
80009d4c:	58 e1       	cp.w	r1,14
80009d4e:	5f 88       	srls	r8
80009d50:	8b 0c       	st.w	r5[0x0],r12
80009d52:	f1 e4 00 04 	and	r4,r8,r4
80009d56:	6e 98       	ld.w	r8,r7[0x24]
80009d58:	70 08       	ld.w	r8,r8[0x0]
80009d5a:	50 88       	stdsp	sp[0x20],r8
80009d5c:	e0 80 01 82 	breq	8000a060 <_dtoa_r+0x634>
80009d60:	58 06       	cp.w	r6,0
80009d62:	e0 8a 00 43 	brle	80009de8 <_dtoa_r+0x3bc>
80009d66:	f3 d6 c0 04 	bfextu	r9,r6,0x0,0x4
80009d6a:	fe c8 c9 aa 	sub	r8,pc,-13910
80009d6e:	f0 09 02 34 	ld.d	r4,r8[r9<<0x3]
80009d72:	fa e5 00 18 	st.d	sp[24],r4
80009d76:	ec 04 14 04 	asr	r4,r6,0x4
80009d7a:	ed b4 00 04 	bld	r4,0x4
80009d7e:	c0 30       	breq	80009d84 <_dtoa_r+0x358>
80009d80:	30 25       	mov	r5,2
80009d82:	c1 08       	rjmp	80009da2 <_dtoa_r+0x376>
80009d84:	fe c8 c8 fc 	sub	r8,pc,-14084
80009d88:	f0 e8 00 20 	ld.d	r8,r8[32]
80009d8c:	fa ea 00 3c 	ld.d	r10,sp[60]
80009d90:	e9 d4 c0 04 	bfextu	r4,r4,0x0,0x4
80009d94:	e0 a0 14 12 	rcall	8000c5b8 <__avr32_f64_div>
80009d98:	30 35       	mov	r5,3
80009d9a:	14 98       	mov	r8,r10
80009d9c:	16 99       	mov	r9,r11
80009d9e:	fa e9 00 08 	st.d	sp[8],r8
80009da2:	fe cc c9 1a 	sub	r12,pc,-14054
80009da6:	50 a3       	stdsp	sp[0x28],r3
80009da8:	0c 93       	mov	r3,r6
80009daa:	18 96       	mov	r6,r12
80009dac:	c0 f8       	rjmp	80009dca <_dtoa_r+0x39e>
80009dae:	fa ea 00 18 	ld.d	r10,sp[24]
80009db2:	ed b4 00 00 	bld	r4,0x0
80009db6:	c0 81       	brne	80009dc6 <_dtoa_r+0x39a>
80009db8:	ec e8 00 00 	ld.d	r8,r6[0]
80009dbc:	2f f5       	sub	r5,-1
80009dbe:	e0 a0 10 b7 	rcall	8000bf2c <__avr32_f64_mul>
80009dc2:	fa eb 00 18 	st.d	sp[24],r10
80009dc6:	a1 54       	asr	r4,0x1
80009dc8:	2f 86       	sub	r6,-8
80009dca:	58 04       	cp.w	r4,0
80009dcc:	cf 11       	brne	80009dae <_dtoa_r+0x382>
80009dce:	fa e8 00 18 	ld.d	r8,sp[24]
80009dd2:	fa ea 00 08 	ld.d	r10,sp[8]
80009dd6:	06 96       	mov	r6,r3
80009dd8:	e0 a0 13 f0 	rcall	8000c5b8 <__avr32_f64_div>
80009ddc:	40 a3       	lddsp	r3,sp[0x28]
80009dde:	14 98       	mov	r8,r10
80009de0:	16 99       	mov	r9,r11
80009de2:	fa e9 00 08 	st.d	sp[8],r8
80009de6:	c2 f8       	rjmp	80009e44 <_dtoa_r+0x418>
80009de8:	ec 08 11 00 	rsub	r8,r6,0
80009dec:	c0 31       	brne	80009df2 <_dtoa_r+0x3c6>
80009dee:	30 25       	mov	r5,2
80009df0:	c2 a8       	rjmp	80009e44 <_dtoa_r+0x418>
80009df2:	fe cc c9 6a 	sub	r12,pc,-13974
80009df6:	f0 04 14 04 	asr	r4,r8,0x4
80009dfa:	50 1c       	stdsp	sp[0x4],r12
80009dfc:	f1 d8 c0 04 	bfextu	r8,r8,0x0,0x4
80009e00:	fe c9 ca 40 	sub	r9,pc,-13760
80009e04:	fa ea 00 3c 	ld.d	r10,sp[60]
80009e08:	f2 08 02 38 	ld.d	r8,r9[r8<<0x3]
80009e0c:	e0 a0 10 90 	rcall	8000bf2c <__avr32_f64_mul>
80009e10:	40 1c       	lddsp	r12,sp[0x4]
80009e12:	50 63       	stdsp	sp[0x18],r3
80009e14:	30 25       	mov	r5,2
80009e16:	0c 93       	mov	r3,r6
80009e18:	fa eb 00 08 	st.d	sp[8],r10
80009e1c:	18 96       	mov	r6,r12
80009e1e:	c0 f8       	rjmp	80009e3c <_dtoa_r+0x410>
80009e20:	fa ea 00 08 	ld.d	r10,sp[8]
80009e24:	ed b4 00 00 	bld	r4,0x0
80009e28:	c0 81       	brne	80009e38 <_dtoa_r+0x40c>
80009e2a:	ec e8 00 00 	ld.d	r8,r6[0]
80009e2e:	2f f5       	sub	r5,-1
80009e30:	e0 a0 10 7e 	rcall	8000bf2c <__avr32_f64_mul>
80009e34:	fa eb 00 08 	st.d	sp[8],r10
80009e38:	a1 54       	asr	r4,0x1
80009e3a:	2f 86       	sub	r6,-8
80009e3c:	58 04       	cp.w	r4,0
80009e3e:	cf 11       	brne	80009e20 <_dtoa_r+0x3f4>
80009e40:	06 96       	mov	r6,r3
80009e42:	40 63       	lddsp	r3,sp[0x18]
80009e44:	41 4a       	lddsp	r10,sp[0x50]
80009e46:	58 0a       	cp.w	r10,0
80009e48:	c2 a0       	breq	80009e9c <_dtoa_r+0x470>
80009e4a:	fa e8 00 08 	ld.d	r8,sp[8]
80009e4e:	58 01       	cp.w	r1,0
80009e50:	5f 94       	srgt	r4
80009e52:	fa e9 00 18 	st.d	sp[24],r8
80009e56:	30 08       	mov	r8,0
80009e58:	fc 19 3f f0 	movh	r9,0x3ff0
80009e5c:	fa ea 00 18 	ld.d	r10,sp[24]
80009e60:	e0 a0 13 78 	rcall	8000c550 <__avr32_f64_cmp_lt>
80009e64:	f9 bc 00 00 	moveq	r12,0
80009e68:	f9 bc 01 01 	movne	r12,1
80009e6c:	e9 ec 00 0c 	and	r12,r4,r12
80009e70:	c1 60       	breq	80009e9c <_dtoa_r+0x470>
80009e72:	40 98       	lddsp	r8,sp[0x24]
80009e74:	58 08       	cp.w	r8,0
80009e76:	e0 8a 00 f1 	brle	8000a058 <_dtoa_r+0x62c>
80009e7a:	30 08       	mov	r8,0
80009e7c:	fc 19 40 24 	movh	r9,0x4024
80009e80:	ec c4 00 01 	sub	r4,r6,1
80009e84:	fa ea 00 18 	ld.d	r10,sp[24]
80009e88:	2f f5       	sub	r5,-1
80009e8a:	50 64       	stdsp	sp[0x18],r4
80009e8c:	e0 a0 10 50 	rcall	8000bf2c <__avr32_f64_mul>
80009e90:	40 94       	lddsp	r4,sp[0x24]
80009e92:	14 98       	mov	r8,r10
80009e94:	16 99       	mov	r9,r11
80009e96:	fa e9 00 08 	st.d	sp[8],r8
80009e9a:	c0 38       	rjmp	80009ea0 <_dtoa_r+0x474>
80009e9c:	50 66       	stdsp	sp[0x18],r6
80009e9e:	02 94       	mov	r4,r1
80009ea0:	0a 9c       	mov	r12,r5
80009ea2:	e0 a0 12 a0 	rcall	8000c3e2 <__avr32_s32_to_f64>
80009ea6:	fa e8 00 08 	ld.d	r8,sp[8]
80009eaa:	e0 a0 10 41 	rcall	8000bf2c <__avr32_f64_mul>
80009eae:	30 08       	mov	r8,0
80009eb0:	fc 19 40 1c 	movh	r9,0x401c
80009eb4:	e0 a0 11 f6 	rcall	8000c2a0 <__avr32_f64_add>
80009eb8:	14 98       	mov	r8,r10
80009eba:	16 99       	mov	r9,r11
80009ebc:	fa e9 00 28 	st.d	sp[40],r8
80009ec0:	fc 18 fc c0 	movh	r8,0xfcc0
80009ec4:	40 a5       	lddsp	r5,sp[0x28]
80009ec6:	10 05       	add	r5,r8
80009ec8:	50 a5       	stdsp	sp[0x28],r5
80009eca:	58 04       	cp.w	r4,0
80009ecc:	c2 11       	brne	80009f0e <_dtoa_r+0x4e2>
80009ece:	fa ea 00 08 	ld.d	r10,sp[8]
80009ed2:	30 08       	mov	r8,0
80009ed4:	fc 19 40 14 	movh	r9,0x4014
80009ed8:	e0 a0 11 16 	rcall	8000c104 <__avr32_f64_sub>
80009edc:	40 bc       	lddsp	r12,sp[0x2c]
80009ede:	fa eb 00 08 	st.d	sp[8],r10
80009ee2:	14 98       	mov	r8,r10
80009ee4:	16 99       	mov	r9,r11
80009ee6:	18 9a       	mov	r10,r12
80009ee8:	0a 9b       	mov	r11,r5
80009eea:	e0 a0 13 33 	rcall	8000c550 <__avr32_f64_cmp_lt>
80009eee:	e0 81 02 54 	brne	8000a396 <_dtoa_r+0x96a>
80009ef2:	0a 98       	mov	r8,r5
80009ef4:	40 b9       	lddsp	r9,sp[0x2c]
80009ef6:	ee 18 80 00 	eorh	r8,0x8000
80009efa:	fa ea 00 08 	ld.d	r10,sp[8]
80009efe:	10 95       	mov	r5,r8
80009f00:	12 98       	mov	r8,r9
80009f02:	0a 99       	mov	r9,r5
80009f04:	e0 a0 13 26 	rcall	8000c550 <__avr32_f64_cmp_lt>
80009f08:	e0 81 02 3e 	brne	8000a384 <_dtoa_r+0x958>
80009f0c:	ca 68       	rjmp	8000a058 <_dtoa_r+0x62c>
80009f0e:	fe c9 cb 4e 	sub	r9,pc,-13490
80009f12:	e8 c8 00 01 	sub	r8,r4,1
80009f16:	40 d5       	lddsp	r5,sp[0x34]
80009f18:	58 05       	cp.w	r5,0
80009f1a:	c4 f0       	breq	80009fb8 <_dtoa_r+0x58c>
80009f1c:	30 0c       	mov	r12,0
80009f1e:	f2 08 02 38 	ld.d	r8,r9[r8<<0x3]
80009f22:	51 3c       	stdsp	sp[0x4c],r12
80009f24:	30 0a       	mov	r10,0
80009f26:	fc 1b 3f e0 	movh	r11,0x3fe0
80009f2a:	e0 a0 13 47 	rcall	8000c5b8 <__avr32_f64_div>
80009f2e:	fa e8 00 28 	ld.d	r8,sp[40]
80009f32:	40 85       	lddsp	r5,sp[0x20]
80009f34:	e0 a0 10 e8 	rcall	8000c104 <__avr32_f64_sub>
80009f38:	fa eb 00 28 	st.d	sp[40],r10
80009f3c:	fa ea 00 08 	ld.d	r10,sp[8]
80009f40:	e0 a0 12 3a 	rcall	8000c3b4 <__avr32_f64_to_s32>
80009f44:	51 6c       	stdsp	sp[0x58],r12
80009f46:	e0 a0 12 4e 	rcall	8000c3e2 <__avr32_s32_to_f64>
80009f4a:	14 98       	mov	r8,r10
80009f4c:	16 99       	mov	r9,r11
80009f4e:	fa ea 00 08 	ld.d	r10,sp[8]
80009f52:	e0 a0 10 d9 	rcall	8000c104 <__avr32_f64_sub>
80009f56:	fa eb 00 08 	st.d	sp[8],r10
80009f5a:	41 68       	lddsp	r8,sp[0x58]
80009f5c:	2d 08       	sub	r8,-48
80009f5e:	0a c8       	st.b	r5++,r8
80009f60:	41 39       	lddsp	r9,sp[0x4c]
80009f62:	2f f9       	sub	r9,-1
80009f64:	51 39       	stdsp	sp[0x4c],r9
80009f66:	fa e8 00 28 	ld.d	r8,sp[40]
80009f6a:	e0 a0 12 f3 	rcall	8000c550 <__avr32_f64_cmp_lt>
80009f6e:	e0 81 03 39 	brne	8000a5e0 <_dtoa_r+0xbb4>
80009f72:	fa e8 00 08 	ld.d	r8,sp[8]
80009f76:	30 0a       	mov	r10,0
80009f78:	fc 1b 3f f0 	movh	r11,0x3ff0
80009f7c:	e0 a0 10 c4 	rcall	8000c104 <__avr32_f64_sub>
80009f80:	fa e8 00 28 	ld.d	r8,sp[40]
80009f84:	e0 a0 12 e6 	rcall	8000c550 <__avr32_f64_cmp_lt>
80009f88:	fa ea 00 28 	ld.d	r10,sp[40]
80009f8c:	30 08       	mov	r8,0
80009f8e:	fc 19 40 24 	movh	r9,0x4024
80009f92:	e0 81 00 da 	brne	8000a146 <_dtoa_r+0x71a>
80009f96:	41 3c       	lddsp	r12,sp[0x4c]
80009f98:	08 3c       	cp.w	r12,r4
80009f9a:	c5 f4       	brge	8000a058 <_dtoa_r+0x62c>
80009f9c:	e0 a0 0f c8 	rcall	8000bf2c <__avr32_f64_mul>
80009fa0:	30 08       	mov	r8,0
80009fa2:	fa eb 00 28 	st.d	sp[40],r10
80009fa6:	fc 19 40 24 	movh	r9,0x4024
80009faa:	fa ea 00 08 	ld.d	r10,sp[8]
80009fae:	e0 a0 0f bf 	rcall	8000bf2c <__avr32_f64_mul>
80009fb2:	fa eb 00 08 	st.d	sp[8],r10
80009fb6:	cc 3b       	rjmp	80009f3c <_dtoa_r+0x510>
80009fb8:	40 85       	lddsp	r5,sp[0x20]
80009fba:	08 05       	add	r5,r4
80009fbc:	f2 08 02 3a 	ld.d	r10,r9[r8<<0x3]
80009fc0:	51 35       	stdsp	sp[0x4c],r5
80009fc2:	fa e8 00 28 	ld.d	r8,sp[40]
80009fc6:	40 85       	lddsp	r5,sp[0x20]
80009fc8:	e0 a0 0f b2 	rcall	8000bf2c <__avr32_f64_mul>
80009fcc:	fa eb 00 28 	st.d	sp[40],r10
80009fd0:	fa ea 00 08 	ld.d	r10,sp[8]
80009fd4:	e0 a0 11 f0 	rcall	8000c3b4 <__avr32_f64_to_s32>
80009fd8:	51 6c       	stdsp	sp[0x58],r12
80009fda:	e0 a0 12 04 	rcall	8000c3e2 <__avr32_s32_to_f64>
80009fde:	14 98       	mov	r8,r10
80009fe0:	16 99       	mov	r9,r11
80009fe2:	fa ea 00 08 	ld.d	r10,sp[8]
80009fe6:	e0 a0 10 8f 	rcall	8000c104 <__avr32_f64_sub>
80009fea:	fa eb 00 08 	st.d	sp[8],r10
80009fee:	41 68       	lddsp	r8,sp[0x58]
80009ff0:	2d 08       	sub	r8,-48
80009ff2:	0a c8       	st.b	r5++,r8
80009ff4:	41 3c       	lddsp	r12,sp[0x4c]
80009ff6:	18 35       	cp.w	r5,r12
80009ff8:	c2 81       	brne	8000a048 <_dtoa_r+0x61c>
80009ffa:	30 08       	mov	r8,0
80009ffc:	fc 19 3f e0 	movh	r9,0x3fe0
8000a000:	fa ea 00 28 	ld.d	r10,sp[40]
8000a004:	e0 a0 11 4e 	rcall	8000c2a0 <__avr32_f64_add>
8000a008:	40 85       	lddsp	r5,sp[0x20]
8000a00a:	fa e8 00 08 	ld.d	r8,sp[8]
8000a00e:	08 05       	add	r5,r4
8000a010:	e0 a0 12 a0 	rcall	8000c550 <__avr32_f64_cmp_lt>
8000a014:	e0 81 00 99 	brne	8000a146 <_dtoa_r+0x71a>
8000a018:	fa e8 00 28 	ld.d	r8,sp[40]
8000a01c:	30 0a       	mov	r10,0
8000a01e:	fc 1b 3f e0 	movh	r11,0x3fe0
8000a022:	e0 a0 10 71 	rcall	8000c104 <__avr32_f64_sub>
8000a026:	14 98       	mov	r8,r10
8000a028:	16 99       	mov	r9,r11
8000a02a:	fa ea 00 08 	ld.d	r10,sp[8]
8000a02e:	e0 a0 12 91 	rcall	8000c550 <__avr32_f64_cmp_lt>
8000a032:	c1 30       	breq	8000a058 <_dtoa_r+0x62c>
8000a034:	33 09       	mov	r9,48
8000a036:	0a 98       	mov	r8,r5
8000a038:	11 7a       	ld.ub	r10,--r8
8000a03a:	f2 0a 18 00 	cp.b	r10,r9
8000a03e:	e0 81 02 d1 	brne	8000a5e0 <_dtoa_r+0xbb4>
8000a042:	10 95       	mov	r5,r8
8000a044:	cf 9b       	rjmp	8000a036 <_dtoa_r+0x60a>
8000a046:	d7 03       	nop
8000a048:	30 08       	mov	r8,0
8000a04a:	fc 19 40 24 	movh	r9,0x4024
8000a04e:	e0 a0 0f 6f 	rcall	8000bf2c <__avr32_f64_mul>
8000a052:	fa eb 00 08 	st.d	sp[8],r10
8000a056:	cb db       	rjmp	80009fd0 <_dtoa_r+0x5a4>
8000a058:	fa ea 00 3c 	ld.d	r10,sp[60]
8000a05c:	fa eb 00 08 	st.d	sp[8],r10
8000a060:	58 e6       	cp.w	r6,14
8000a062:	5f ab       	srle	r11
8000a064:	41 8a       	lddsp	r10,sp[0x60]
8000a066:	30 08       	mov	r8,0
8000a068:	f4 09 11 ff 	rsub	r9,r10,-1
8000a06c:	f7 e9 03 f9 	and	r9,r11,r9>>0x1f
8000a070:	f0 09 18 00 	cp.b	r9,r8
8000a074:	e0 80 00 82 	breq	8000a178 <_dtoa_r+0x74c>
8000a078:	40 ea       	lddsp	r10,sp[0x38]
8000a07a:	58 01       	cp.w	r1,0
8000a07c:	5f a9       	srle	r9
8000a07e:	f3 ea 03 f9 	and	r9,r9,r10>>0x1f
8000a082:	fe ca cc c2 	sub	r10,pc,-13118
8000a086:	f4 06 02 34 	ld.d	r4,r10[r6<<0x3]
8000a08a:	fa e5 00 10 	st.d	sp[16],r4
8000a08e:	f0 09 18 00 	cp.b	r9,r8
8000a092:	c1 40       	breq	8000a0ba <_dtoa_r+0x68e>
8000a094:	58 01       	cp.w	r1,0
8000a096:	e0 81 01 77 	brne	8000a384 <_dtoa_r+0x958>
8000a09a:	30 08       	mov	r8,0
8000a09c:	fc 19 40 14 	movh	r9,0x4014
8000a0a0:	08 9a       	mov	r10,r4
8000a0a2:	0a 9b       	mov	r11,r5
8000a0a4:	e0 a0 0f 44 	rcall	8000bf2c <__avr32_f64_mul>
8000a0a8:	fa e8 00 08 	ld.d	r8,sp[8]
8000a0ac:	e0 a0 12 1e 	rcall	8000c4e8 <__avr32_f64_cmp_ge>
8000a0b0:	e0 81 01 6a 	brne	8000a384 <_dtoa_r+0x958>
8000a0b4:	02 92       	mov	r2,r1
8000a0b6:	e0 8f 01 72 	bral	8000a39a <_dtoa_r+0x96e>
8000a0ba:	40 85       	lddsp	r5,sp[0x20]
8000a0bc:	30 14       	mov	r4,1
8000a0be:	fa e8 00 10 	ld.d	r8,sp[16]
8000a0c2:	fa ea 00 08 	ld.d	r10,sp[8]
8000a0c6:	e0 a0 12 79 	rcall	8000c5b8 <__avr32_f64_div>
8000a0ca:	e0 a0 11 75 	rcall	8000c3b4 <__avr32_f64_to_s32>
8000a0ce:	18 92       	mov	r2,r12
8000a0d0:	e0 a0 11 89 	rcall	8000c3e2 <__avr32_s32_to_f64>
8000a0d4:	fa e8 00 10 	ld.d	r8,sp[16]
8000a0d8:	e0 a0 0f 2a 	rcall	8000bf2c <__avr32_f64_mul>
8000a0dc:	14 98       	mov	r8,r10
8000a0de:	16 99       	mov	r9,r11
8000a0e0:	fa ea 00 08 	ld.d	r10,sp[8]
8000a0e4:	e0 a0 10 10 	rcall	8000c104 <__avr32_f64_sub>
8000a0e8:	fa eb 00 08 	st.d	sp[8],r10
8000a0ec:	e4 c8 ff d0 	sub	r8,r2,-48
8000a0f0:	0a c8       	st.b	r5++,r8
8000a0f2:	fc 19 40 24 	movh	r9,0x4024
8000a0f6:	30 08       	mov	r8,0
8000a0f8:	02 34       	cp.w	r4,r1
8000a0fa:	c3 31       	brne	8000a160 <_dtoa_r+0x734>
8000a0fc:	fa e8 00 08 	ld.d	r8,sp[8]
8000a100:	e0 a0 10 d0 	rcall	8000c2a0 <__avr32_f64_add>
8000a104:	16 91       	mov	r1,r11
8000a106:	14 90       	mov	r0,r10
8000a108:	14 98       	mov	r8,r10
8000a10a:	02 99       	mov	r9,r1
8000a10c:	fa ea 00 10 	ld.d	r10,sp[16]
8000a110:	e0 a0 12 20 	rcall	8000c550 <__avr32_f64_cmp_lt>
8000a114:	c1 a1       	brne	8000a148 <_dtoa_r+0x71c>
8000a116:	fa e8 00 10 	ld.d	r8,sp[16]
8000a11a:	00 9a       	mov	r10,r0
8000a11c:	02 9b       	mov	r11,r1
8000a11e:	e0 a0 11 d2 	rcall	8000c4c2 <__avr32_f64_cmp_eq>
8000a122:	e0 80 02 5e 	breq	8000a5de <_dtoa_r+0xbb2>
8000a126:	e5 d2 c0 01 	bfextu	r2,r2,0x0,0x1
8000a12a:	c0 f1       	brne	8000a148 <_dtoa_r+0x71c>
8000a12c:	e0 8f 02 59 	bral	8000a5de <_dtoa_r+0xbb2>
8000a130:	40 8a       	lddsp	r10,sp[0x20]
8000a132:	14 38       	cp.w	r8,r10
8000a134:	c0 30       	breq	8000a13a <_dtoa_r+0x70e>
8000a136:	10 95       	mov	r5,r8
8000a138:	c0 98       	rjmp	8000a14a <_dtoa_r+0x71e>
8000a13a:	33 08       	mov	r8,48
8000a13c:	40 89       	lddsp	r9,sp[0x20]
8000a13e:	2f f6       	sub	r6,-1
8000a140:	b2 88       	st.b	r9[0x0],r8
8000a142:	40 88       	lddsp	r8,sp[0x20]
8000a144:	c0 88       	rjmp	8000a154 <_dtoa_r+0x728>
8000a146:	40 66       	lddsp	r6,sp[0x18]
8000a148:	33 99       	mov	r9,57
8000a14a:	0a 98       	mov	r8,r5
8000a14c:	11 7a       	ld.ub	r10,--r8
8000a14e:	f2 0a 18 00 	cp.b	r10,r9
8000a152:	ce f0       	breq	8000a130 <_dtoa_r+0x704>
8000a154:	50 66       	stdsp	sp[0x18],r6
8000a156:	11 89       	ld.ub	r9,r8[0x0]
8000a158:	2f f9       	sub	r9,-1
8000a15a:	b0 89       	st.b	r8[0x0],r9
8000a15c:	e0 8f 02 42 	bral	8000a5e0 <_dtoa_r+0xbb4>
8000a160:	e0 a0 0e e6 	rcall	8000bf2c <__avr32_f64_mul>
8000a164:	2f f4       	sub	r4,-1
8000a166:	fa eb 00 08 	st.d	sp[8],r10
8000a16a:	30 08       	mov	r8,0
8000a16c:	30 09       	mov	r9,0
8000a16e:	e0 a0 11 aa 	rcall	8000c4c2 <__avr32_f64_cmp_eq>
8000a172:	ca 60       	breq	8000a0be <_dtoa_r+0x692>
8000a174:	e0 8f 02 35 	bral	8000a5de <_dtoa_r+0xbb2>
8000a178:	40 d8       	lddsp	r8,sp[0x34]
8000a17a:	58 08       	cp.w	r8,0
8000a17c:	c0 51       	brne	8000a186 <_dtoa_r+0x75a>
8000a17e:	04 98       	mov	r8,r2
8000a180:	00 95       	mov	r5,r0
8000a182:	40 d4       	lddsp	r4,sp[0x34]
8000a184:	c3 78       	rjmp	8000a1f2 <_dtoa_r+0x7c6>
8000a186:	40 c5       	lddsp	r5,sp[0x30]
8000a188:	58 15       	cp.w	r5,1
8000a18a:	e0 89 00 0f 	brgt	8000a1a8 <_dtoa_r+0x77c>
8000a18e:	41 74       	lddsp	r4,sp[0x5c]
8000a190:	58 04       	cp.w	r4,0
8000a192:	c0 40       	breq	8000a19a <_dtoa_r+0x76e>
8000a194:	f4 c9 fb cd 	sub	r9,r10,-1075
8000a198:	c0 48       	rjmp	8000a1a0 <_dtoa_r+0x774>
8000a19a:	41 99       	lddsp	r9,sp[0x64]
8000a19c:	f2 09 11 36 	rsub	r9,r9,54
8000a1a0:	04 98       	mov	r8,r2
8000a1a2:	00 95       	mov	r5,r0
8000a1a4:	c1 c8       	rjmp	8000a1dc <_dtoa_r+0x7b0>
8000a1a6:	d7 03       	nop
8000a1a8:	e2 c8 00 01 	sub	r8,r1,1
8000a1ac:	58 01       	cp.w	r1,0
8000a1ae:	e0 05 17 40 	movge	r5,r0
8000a1b2:	e2 09 17 40 	movge	r9,r1
8000a1b6:	e1 d1 e5 15 	sublt	r5,r0,r1
8000a1ba:	f9 b9 05 00 	movlt	r9,0
8000a1be:	10 32       	cp.w	r2,r8
8000a1c0:	e5 d8 e4 18 	subge	r8,r2,r8
8000a1c4:	f1 d2 e5 18 	sublt	r8,r8,r2
8000a1c8:	e5 d8 e5 02 	addlt	r2,r2,r8
8000a1cc:	fb fc 50 11 	ld.wlt	r12,sp[0x44]
8000a1d0:	f9 d8 e5 0c 	addlt	r12,r12,r8
8000a1d4:	fb fc 5a 11 	st.wlt	sp[0x44],r12
8000a1d8:	f9 b8 05 00 	movlt	r8,0
8000a1dc:	40 4b       	lddsp	r11,sp[0x10]
8000a1de:	12 0b       	add	r11,r9
8000a1e0:	50 08       	stdsp	sp[0x0],r8
8000a1e2:	50 4b       	stdsp	sp[0x10],r11
8000a1e4:	12 00       	add	r0,r9
8000a1e6:	30 1b       	mov	r11,1
8000a1e8:	0e 9c       	mov	r12,r7
8000a1ea:	e0 a0 0a d1 	rcall	8000b78c <__i2b>
8000a1ee:	40 08       	lddsp	r8,sp[0x0]
8000a1f0:	18 94       	mov	r4,r12
8000a1f2:	40 4a       	lddsp	r10,sp[0x10]
8000a1f4:	58 05       	cp.w	r5,0
8000a1f6:	5f 99       	srgt	r9
8000a1f8:	58 0a       	cp.w	r10,0
8000a1fa:	5f 9a       	srgt	r10
8000a1fc:	f5 e9 00 09 	and	r9,r10,r9
8000a200:	c0 80       	breq	8000a210 <_dtoa_r+0x7e4>
8000a202:	40 4c       	lddsp	r12,sp[0x10]
8000a204:	f8 05 0d 49 	min	r9,r12,r5
8000a208:	12 1c       	sub	r12,r9
8000a20a:	12 10       	sub	r0,r9
8000a20c:	50 4c       	stdsp	sp[0x10],r12
8000a20e:	12 15       	sub	r5,r9
8000a210:	58 02       	cp.w	r2,0
8000a212:	e0 8a 00 27 	brle	8000a260 <_dtoa_r+0x834>
8000a216:	40 db       	lddsp	r11,sp[0x34]
8000a218:	58 0b       	cp.w	r11,0
8000a21a:	c1 d0       	breq	8000a254 <_dtoa_r+0x828>
8000a21c:	58 08       	cp.w	r8,0
8000a21e:	e0 8a 00 17 	brle	8000a24c <_dtoa_r+0x820>
8000a222:	10 9a       	mov	r10,r8
8000a224:	50 08       	stdsp	sp[0x0],r8
8000a226:	08 9b       	mov	r11,r4
8000a228:	0e 9c       	mov	r12,r7
8000a22a:	e0 a0 0a f7 	rcall	8000b818 <__pow5mult>
8000a22e:	06 9a       	mov	r10,r3
8000a230:	18 9b       	mov	r11,r12
8000a232:	18 94       	mov	r4,r12
8000a234:	0e 9c       	mov	r12,r7
8000a236:	e0 a0 0a 2b 	rcall	8000b68c <__multiply>
8000a23a:	18 99       	mov	r9,r12
8000a23c:	06 9b       	mov	r11,r3
8000a23e:	50 19       	stdsp	sp[0x4],r9
8000a240:	0e 9c       	mov	r12,r7
8000a242:	e0 a0 08 d7 	rcall	8000b3f0 <_Bfree>
8000a246:	40 19       	lddsp	r9,sp[0x4]
8000a248:	40 08       	lddsp	r8,sp[0x0]
8000a24a:	12 93       	mov	r3,r9
8000a24c:	e4 08 01 0a 	sub	r10,r2,r8
8000a250:	c0 80       	breq	8000a260 <_dtoa_r+0x834>
8000a252:	c0 28       	rjmp	8000a256 <_dtoa_r+0x82a>
8000a254:	04 9a       	mov	r10,r2
8000a256:	06 9b       	mov	r11,r3
8000a258:	0e 9c       	mov	r12,r7
8000a25a:	e0 a0 0a df 	rcall	8000b818 <__pow5mult>
8000a25e:	18 93       	mov	r3,r12
8000a260:	30 1b       	mov	r11,1
8000a262:	0e 9c       	mov	r12,r7
8000a264:	e0 a0 0a 94 	rcall	8000b78c <__i2b>
8000a268:	41 1a       	lddsp	r10,sp[0x44]
8000a26a:	18 92       	mov	r2,r12
8000a26c:	58 0a       	cp.w	r10,0
8000a26e:	e0 8a 00 07 	brle	8000a27c <_dtoa_r+0x850>
8000a272:	18 9b       	mov	r11,r12
8000a274:	0e 9c       	mov	r12,r7
8000a276:	e0 a0 0a d1 	rcall	8000b818 <__pow5mult>
8000a27a:	18 92       	mov	r2,r12
8000a27c:	40 c9       	lddsp	r9,sp[0x30]
8000a27e:	58 19       	cp.w	r9,1
8000a280:	e0 89 00 14 	brgt	8000a2a8 <_dtoa_r+0x87c>
8000a284:	40 38       	lddsp	r8,sp[0xc]
8000a286:	58 08       	cp.w	r8,0
8000a288:	c1 01       	brne	8000a2a8 <_dtoa_r+0x87c>
8000a28a:	40 29       	lddsp	r9,sp[0x8]
8000a28c:	f1 d9 c0 14 	bfextu	r8,r9,0x0,0x14
8000a290:	c0 c1       	brne	8000a2a8 <_dtoa_r+0x87c>
8000a292:	12 98       	mov	r8,r9
8000a294:	e6 18 7f f0 	andh	r8,0x7ff0,COH
8000a298:	c0 80       	breq	8000a2a8 <_dtoa_r+0x87c>
8000a29a:	40 4c       	lddsp	r12,sp[0x10]
8000a29c:	30 1b       	mov	r11,1
8000a29e:	2f fc       	sub	r12,-1
8000a2a0:	2f f0       	sub	r0,-1
8000a2a2:	50 4c       	stdsp	sp[0x10],r12
8000a2a4:	50 6b       	stdsp	sp[0x18],r11
8000a2a6:	c0 38       	rjmp	8000a2ac <_dtoa_r+0x880>
8000a2a8:	30 0a       	mov	r10,0
8000a2aa:	50 6a       	stdsp	sp[0x18],r10
8000a2ac:	41 19       	lddsp	r9,sp[0x44]
8000a2ae:	58 09       	cp.w	r9,0
8000a2b0:	c0 31       	brne	8000a2b6 <_dtoa_r+0x88a>
8000a2b2:	30 1c       	mov	r12,1
8000a2b4:	c0 98       	rjmp	8000a2c6 <_dtoa_r+0x89a>
8000a2b6:	64 48       	ld.w	r8,r2[0x10]
8000a2b8:	2f c8       	sub	r8,-4
8000a2ba:	e4 08 03 2c 	ld.w	r12,r2[r8<<0x2]
8000a2be:	e0 a0 08 08 	rcall	8000b2ce <__hi0bits>
8000a2c2:	f8 0c 11 20 	rsub	r12,r12,32
8000a2c6:	40 4b       	lddsp	r11,sp[0x10]
8000a2c8:	f8 0b 00 08 	add	r8,r12,r11
8000a2cc:	f1 d8 c0 05 	bfextu	r8,r8,0x0,0x5
8000a2d0:	c0 c0       	breq	8000a2e8 <_dtoa_r+0x8bc>
8000a2d2:	f0 08 11 20 	rsub	r8,r8,32
8000a2d6:	58 48       	cp.w	r8,4
8000a2d8:	e0 8a 00 06 	brle	8000a2e4 <_dtoa_r+0x8b8>
8000a2dc:	20 48       	sub	r8,4
8000a2de:	10 0b       	add	r11,r8
8000a2e0:	50 4b       	stdsp	sp[0x10],r11
8000a2e2:	c0 78       	rjmp	8000a2f0 <_dtoa_r+0x8c4>
8000a2e4:	58 48       	cp.w	r8,4
8000a2e6:	c0 70       	breq	8000a2f4 <_dtoa_r+0x8c8>
8000a2e8:	40 4a       	lddsp	r10,sp[0x10]
8000a2ea:	2e 48       	sub	r8,-28
8000a2ec:	10 0a       	add	r10,r8
8000a2ee:	50 4a       	stdsp	sp[0x10],r10
8000a2f0:	10 00       	add	r0,r8
8000a2f2:	10 05       	add	r5,r8
8000a2f4:	58 00       	cp.w	r0,0
8000a2f6:	e0 8a 00 08 	brle	8000a306 <_dtoa_r+0x8da>
8000a2fa:	06 9b       	mov	r11,r3
8000a2fc:	00 9a       	mov	r10,r0
8000a2fe:	0e 9c       	mov	r12,r7
8000a300:	e0 a0 09 82 	rcall	8000b604 <__lshift>
8000a304:	18 93       	mov	r3,r12
8000a306:	40 49       	lddsp	r9,sp[0x10]
8000a308:	58 09       	cp.w	r9,0
8000a30a:	e0 8a 00 08 	brle	8000a31a <_dtoa_r+0x8ee>
8000a30e:	04 9b       	mov	r11,r2
8000a310:	12 9a       	mov	r10,r9
8000a312:	0e 9c       	mov	r12,r7
8000a314:	e0 a0 09 78 	rcall	8000b604 <__lshift>
8000a318:	18 92       	mov	r2,r12
8000a31a:	41 48       	lddsp	r8,sp[0x50]
8000a31c:	58 08       	cp.w	r8,0
8000a31e:	c1 b0       	breq	8000a354 <_dtoa_r+0x928>
8000a320:	04 9b       	mov	r11,r2
8000a322:	06 9c       	mov	r12,r3
8000a324:	e0 a0 08 4c 	rcall	8000b3bc <__mcmp>
8000a328:	c1 64       	brge	8000a354 <_dtoa_r+0x928>
8000a32a:	06 9b       	mov	r11,r3
8000a32c:	30 09       	mov	r9,0
8000a32e:	30 aa       	mov	r10,10
8000a330:	0e 9c       	mov	r12,r7
8000a332:	e0 a0 0a 35 	rcall	8000b79c <__multadd>
8000a336:	20 16       	sub	r6,1
8000a338:	18 93       	mov	r3,r12
8000a33a:	40 dc       	lddsp	r12,sp[0x34]
8000a33c:	58 0c       	cp.w	r12,0
8000a33e:	c0 31       	brne	8000a344 <_dtoa_r+0x918>
8000a340:	40 91       	lddsp	r1,sp[0x24]
8000a342:	c0 98       	rjmp	8000a354 <_dtoa_r+0x928>
8000a344:	08 9b       	mov	r11,r4
8000a346:	40 91       	lddsp	r1,sp[0x24]
8000a348:	30 09       	mov	r9,0
8000a34a:	30 aa       	mov	r10,10
8000a34c:	0e 9c       	mov	r12,r7
8000a34e:	e0 a0 0a 27 	rcall	8000b79c <__multadd>
8000a352:	18 94       	mov	r4,r12
8000a354:	58 01       	cp.w	r1,0
8000a356:	5f a9       	srle	r9
8000a358:	40 cb       	lddsp	r11,sp[0x30]
8000a35a:	58 2b       	cp.w	r11,2
8000a35c:	5f 98       	srgt	r8
8000a35e:	f3 e8 00 08 	and	r8,r9,r8
8000a362:	c2 50       	breq	8000a3ac <_dtoa_r+0x980>
8000a364:	58 01       	cp.w	r1,0
8000a366:	c1 11       	brne	8000a388 <_dtoa_r+0x95c>
8000a368:	04 9b       	mov	r11,r2
8000a36a:	02 99       	mov	r9,r1
8000a36c:	30 5a       	mov	r10,5
8000a36e:	0e 9c       	mov	r12,r7
8000a370:	e0 a0 0a 16 	rcall	8000b79c <__multadd>
8000a374:	18 92       	mov	r2,r12
8000a376:	18 9b       	mov	r11,r12
8000a378:	06 9c       	mov	r12,r3
8000a37a:	e0 a0 08 21 	rcall	8000b3bc <__mcmp>
8000a37e:	e0 89 00 0f 	brgt	8000a39c <_dtoa_r+0x970>
8000a382:	c0 38       	rjmp	8000a388 <_dtoa_r+0x95c>
8000a384:	30 02       	mov	r2,0
8000a386:	04 94       	mov	r4,r2
8000a388:	40 ea       	lddsp	r10,sp[0x38]
8000a38a:	30 09       	mov	r9,0
8000a38c:	5c da       	com	r10
8000a38e:	40 85       	lddsp	r5,sp[0x20]
8000a390:	50 6a       	stdsp	sp[0x18],r10
8000a392:	50 49       	stdsp	sp[0x10],r9
8000a394:	c0 f9       	rjmp	8000a5b2 <_dtoa_r+0xb86>
8000a396:	08 92       	mov	r2,r4
8000a398:	40 66       	lddsp	r6,sp[0x18]
8000a39a:	04 94       	mov	r4,r2
8000a39c:	2f f6       	sub	r6,-1
8000a39e:	50 66       	stdsp	sp[0x18],r6
8000a3a0:	33 18       	mov	r8,49
8000a3a2:	40 85       	lddsp	r5,sp[0x20]
8000a3a4:	0a c8       	st.b	r5++,r8
8000a3a6:	30 08       	mov	r8,0
8000a3a8:	50 48       	stdsp	sp[0x10],r8
8000a3aa:	c0 49       	rjmp	8000a5b2 <_dtoa_r+0xb86>
8000a3ac:	40 dc       	lddsp	r12,sp[0x34]
8000a3ae:	58 0c       	cp.w	r12,0
8000a3b0:	e0 80 00 b5 	breq	8000a51a <_dtoa_r+0xaee>
8000a3b4:	58 05       	cp.w	r5,0
8000a3b6:	e0 8a 00 08 	brle	8000a3c6 <_dtoa_r+0x99a>
8000a3ba:	08 9b       	mov	r11,r4
8000a3bc:	0a 9a       	mov	r10,r5
8000a3be:	0e 9c       	mov	r12,r7
8000a3c0:	e0 a0 09 22 	rcall	8000b604 <__lshift>
8000a3c4:	18 94       	mov	r4,r12
8000a3c6:	40 6b       	lddsp	r11,sp[0x18]
8000a3c8:	58 0b       	cp.w	r11,0
8000a3ca:	c0 31       	brne	8000a3d0 <_dtoa_r+0x9a4>
8000a3cc:	08 9c       	mov	r12,r4
8000a3ce:	c1 38       	rjmp	8000a3f4 <_dtoa_r+0x9c8>
8000a3d0:	68 1b       	ld.w	r11,r4[0x4]
8000a3d2:	0e 9c       	mov	r12,r7
8000a3d4:	e0 a0 08 28 	rcall	8000b424 <_Balloc>
8000a3d8:	68 4a       	ld.w	r10,r4[0x10]
8000a3da:	18 95       	mov	r5,r12
8000a3dc:	e8 cb ff f4 	sub	r11,r4,-12
8000a3e0:	2f ea       	sub	r10,-2
8000a3e2:	2f 4c       	sub	r12,-12
8000a3e4:	a3 6a       	lsl	r10,0x2
8000a3e6:	fe b0 e8 43 	rcall	8000746c <memcpy>
8000a3ea:	0a 9b       	mov	r11,r5
8000a3ec:	30 1a       	mov	r10,1
8000a3ee:	0e 9c       	mov	r12,r7
8000a3f0:	e0 a0 09 0a 	rcall	8000b604 <__lshift>
8000a3f4:	50 44       	stdsp	sp[0x10],r4
8000a3f6:	40 3a       	lddsp	r10,sp[0xc]
8000a3f8:	30 19       	mov	r9,1
8000a3fa:	f5 da c0 01 	bfextu	r10,r10,0x0,0x1
8000a3fe:	18 94       	mov	r4,r12
8000a400:	50 da       	stdsp	sp[0x34],r10
8000a402:	40 85       	lddsp	r5,sp[0x20]
8000a404:	50 99       	stdsp	sp[0x24],r9
8000a406:	50 26       	stdsp	sp[0x8],r6
8000a408:	50 e1       	stdsp	sp[0x38],r1
8000a40a:	04 9b       	mov	r11,r2
8000a40c:	06 9c       	mov	r12,r3
8000a40e:	fe b0 fa 7f 	rcall	8000990c <quorem>
8000a412:	40 4b       	lddsp	r11,sp[0x10]
8000a414:	f8 c0 ff d0 	sub	r0,r12,-48
8000a418:	06 9c       	mov	r12,r3
8000a41a:	e0 a0 07 d1 	rcall	8000b3bc <__mcmp>
8000a41e:	08 9a       	mov	r10,r4
8000a420:	50 6c       	stdsp	sp[0x18],r12
8000a422:	04 9b       	mov	r11,r2
8000a424:	0e 9c       	mov	r12,r7
8000a426:	e0 a0 08 87 	rcall	8000b534 <__mdiff>
8000a42a:	18 91       	mov	r1,r12
8000a42c:	78 38       	ld.w	r8,r12[0xc]
8000a42e:	58 08       	cp.w	r8,0
8000a430:	c0 30       	breq	8000a436 <_dtoa_r+0xa0a>
8000a432:	30 16       	mov	r6,1
8000a434:	c0 68       	rjmp	8000a440 <_dtoa_r+0xa14>
8000a436:	18 9b       	mov	r11,r12
8000a438:	06 9c       	mov	r12,r3
8000a43a:	e0 a0 07 c1 	rcall	8000b3bc <__mcmp>
8000a43e:	18 96       	mov	r6,r12
8000a440:	0e 9c       	mov	r12,r7
8000a442:	02 9b       	mov	r11,r1
8000a444:	e0 a0 07 d6 	rcall	8000b3f0 <_Bfree>
8000a448:	40 cc       	lddsp	r12,sp[0x30]
8000a44a:	ed ec 10 08 	or	r8,r6,r12
8000a44e:	c0 d1       	brne	8000a468 <_dtoa_r+0xa3c>
8000a450:	40 db       	lddsp	r11,sp[0x34]
8000a452:	58 0b       	cp.w	r11,0
8000a454:	c0 a1       	brne	8000a468 <_dtoa_r+0xa3c>
8000a456:	40 26       	lddsp	r6,sp[0x8]
8000a458:	e0 40 00 39 	cp.w	r0,57
8000a45c:	c3 00       	breq	8000a4bc <_dtoa_r+0xa90>
8000a45e:	40 6a       	lddsp	r10,sp[0x18]
8000a460:	58 0a       	cp.w	r10,0
8000a462:	e0 89 00 24 	brgt	8000a4aa <_dtoa_r+0xa7e>
8000a466:	c2 f8       	rjmp	8000a4c4 <_dtoa_r+0xa98>
8000a468:	40 69       	lddsp	r9,sp[0x18]
8000a46a:	58 09       	cp.w	r9,0
8000a46c:	c0 85       	brlt	8000a47c <_dtoa_r+0xa50>
8000a46e:	12 98       	mov	r8,r9
8000a470:	40 cc       	lddsp	r12,sp[0x30]
8000a472:	18 48       	or	r8,r12
8000a474:	c1 d1       	brne	8000a4ae <_dtoa_r+0xa82>
8000a476:	40 db       	lddsp	r11,sp[0x34]
8000a478:	58 0b       	cp.w	r11,0
8000a47a:	c1 a1       	brne	8000a4ae <_dtoa_r+0xa82>
8000a47c:	0c 99       	mov	r9,r6
8000a47e:	40 26       	lddsp	r6,sp[0x8]
8000a480:	58 09       	cp.w	r9,0
8000a482:	e0 8a 00 21 	brle	8000a4c4 <_dtoa_r+0xa98>
8000a486:	06 9b       	mov	r11,r3
8000a488:	30 1a       	mov	r10,1
8000a48a:	0e 9c       	mov	r12,r7
8000a48c:	e0 a0 08 bc 	rcall	8000b604 <__lshift>
8000a490:	04 9b       	mov	r11,r2
8000a492:	18 93       	mov	r3,r12
8000a494:	e0 a0 07 94 	rcall	8000b3bc <__mcmp>
8000a498:	e0 89 00 06 	brgt	8000a4a4 <_dtoa_r+0xa78>
8000a49c:	c1 41       	brne	8000a4c4 <_dtoa_r+0xa98>
8000a49e:	ed b0 00 00 	bld	r0,0x0
8000a4a2:	c1 11       	brne	8000a4c4 <_dtoa_r+0xa98>
8000a4a4:	e0 40 00 39 	cp.w	r0,57
8000a4a8:	c0 a0       	breq	8000a4bc <_dtoa_r+0xa90>
8000a4aa:	2f f0       	sub	r0,-1
8000a4ac:	c0 c8       	rjmp	8000a4c4 <_dtoa_r+0xa98>
8000a4ae:	58 06       	cp.w	r6,0
8000a4b0:	e0 8a 00 0c 	brle	8000a4c8 <_dtoa_r+0xa9c>
8000a4b4:	40 26       	lddsp	r6,sp[0x8]
8000a4b6:	e0 40 00 39 	cp.w	r0,57
8000a4ba:	c0 41       	brne	8000a4c2 <_dtoa_r+0xa96>
8000a4bc:	33 98       	mov	r8,57
8000a4be:	0a c8       	st.b	r5++,r8
8000a4c0:	c6 78       	rjmp	8000a58e <_dtoa_r+0xb62>
8000a4c2:	2f f0       	sub	r0,-1
8000a4c4:	0a c0       	st.b	r5++,r0
8000a4c6:	c7 58       	rjmp	8000a5b0 <_dtoa_r+0xb84>
8000a4c8:	0a c0       	st.b	r5++,r0
8000a4ca:	40 9a       	lddsp	r10,sp[0x24]
8000a4cc:	40 e9       	lddsp	r9,sp[0x38]
8000a4ce:	12 3a       	cp.w	r10,r9
8000a4d0:	c4 30       	breq	8000a556 <_dtoa_r+0xb2a>
8000a4d2:	06 9b       	mov	r11,r3
8000a4d4:	30 09       	mov	r9,0
8000a4d6:	30 aa       	mov	r10,10
8000a4d8:	0e 9c       	mov	r12,r7
8000a4da:	e0 a0 09 61 	rcall	8000b79c <__multadd>
8000a4de:	40 48       	lddsp	r8,sp[0x10]
8000a4e0:	18 93       	mov	r3,r12
8000a4e2:	08 38       	cp.w	r8,r4
8000a4e4:	c0 91       	brne	8000a4f6 <_dtoa_r+0xaca>
8000a4e6:	10 9b       	mov	r11,r8
8000a4e8:	30 09       	mov	r9,0
8000a4ea:	30 aa       	mov	r10,10
8000a4ec:	0e 9c       	mov	r12,r7
8000a4ee:	e0 a0 09 57 	rcall	8000b79c <__multadd>
8000a4f2:	50 4c       	stdsp	sp[0x10],r12
8000a4f4:	c0 e8       	rjmp	8000a510 <_dtoa_r+0xae4>
8000a4f6:	40 4b       	lddsp	r11,sp[0x10]
8000a4f8:	30 09       	mov	r9,0
8000a4fa:	30 aa       	mov	r10,10
8000a4fc:	0e 9c       	mov	r12,r7
8000a4fe:	e0 a0 09 4f 	rcall	8000b79c <__multadd>
8000a502:	08 9b       	mov	r11,r4
8000a504:	50 4c       	stdsp	sp[0x10],r12
8000a506:	30 09       	mov	r9,0
8000a508:	30 aa       	mov	r10,10
8000a50a:	0e 9c       	mov	r12,r7
8000a50c:	e0 a0 09 48 	rcall	8000b79c <__multadd>
8000a510:	18 94       	mov	r4,r12
8000a512:	40 9c       	lddsp	r12,sp[0x24]
8000a514:	2f fc       	sub	r12,-1
8000a516:	50 9c       	stdsp	sp[0x24],r12
8000a518:	c7 9b       	rjmp	8000a40a <_dtoa_r+0x9de>
8000a51a:	30 18       	mov	r8,1
8000a51c:	06 90       	mov	r0,r3
8000a51e:	40 85       	lddsp	r5,sp[0x20]
8000a520:	08 93       	mov	r3,r4
8000a522:	0c 94       	mov	r4,r6
8000a524:	10 96       	mov	r6,r8
8000a526:	04 9b       	mov	r11,r2
8000a528:	00 9c       	mov	r12,r0
8000a52a:	fe b0 f9 f1 	rcall	8000990c <quorem>
8000a52e:	2d 0c       	sub	r12,-48
8000a530:	0a cc       	st.b	r5++,r12
8000a532:	02 36       	cp.w	r6,r1
8000a534:	c0 a4       	brge	8000a548 <_dtoa_r+0xb1c>
8000a536:	00 9b       	mov	r11,r0
8000a538:	30 09       	mov	r9,0
8000a53a:	30 aa       	mov	r10,10
8000a53c:	0e 9c       	mov	r12,r7
8000a53e:	2f f6       	sub	r6,-1
8000a540:	e0 a0 09 2e 	rcall	8000b79c <__multadd>
8000a544:	18 90       	mov	r0,r12
8000a546:	cf 0b       	rjmp	8000a526 <_dtoa_r+0xafa>
8000a548:	08 96       	mov	r6,r4
8000a54a:	30 0b       	mov	r11,0
8000a54c:	06 94       	mov	r4,r3
8000a54e:	50 4b       	stdsp	sp[0x10],r11
8000a550:	00 93       	mov	r3,r0
8000a552:	18 90       	mov	r0,r12
8000a554:	c0 28       	rjmp	8000a558 <_dtoa_r+0xb2c>
8000a556:	40 26       	lddsp	r6,sp[0x8]
8000a558:	06 9b       	mov	r11,r3
8000a55a:	30 1a       	mov	r10,1
8000a55c:	0e 9c       	mov	r12,r7
8000a55e:	e0 a0 08 53 	rcall	8000b604 <__lshift>
8000a562:	04 9b       	mov	r11,r2
8000a564:	18 93       	mov	r3,r12
8000a566:	e0 a0 07 2b 	rcall	8000b3bc <__mcmp>
8000a56a:	e0 89 00 12 	brgt	8000a58e <_dtoa_r+0xb62>
8000a56e:	c1 b1       	brne	8000a5a4 <_dtoa_r+0xb78>
8000a570:	e1 d0 c0 01 	bfextu	r0,r0,0x0,0x1
8000a574:	c0 d1       	brne	8000a58e <_dtoa_r+0xb62>
8000a576:	c1 78       	rjmp	8000a5a4 <_dtoa_r+0xb78>
8000a578:	40 89       	lddsp	r9,sp[0x20]
8000a57a:	12 38       	cp.w	r8,r9
8000a57c:	c0 30       	breq	8000a582 <_dtoa_r+0xb56>
8000a57e:	10 95       	mov	r5,r8
8000a580:	c0 88       	rjmp	8000a590 <_dtoa_r+0xb64>
8000a582:	2f f6       	sub	r6,-1
8000a584:	50 66       	stdsp	sp[0x18],r6
8000a586:	33 18       	mov	r8,49
8000a588:	40 8c       	lddsp	r12,sp[0x20]
8000a58a:	b8 88       	st.b	r12[0x0],r8
8000a58c:	c1 38       	rjmp	8000a5b2 <_dtoa_r+0xb86>
8000a58e:	33 9a       	mov	r10,57
8000a590:	0a 98       	mov	r8,r5
8000a592:	11 79       	ld.ub	r9,--r8
8000a594:	f4 09 18 00 	cp.b	r9,r10
8000a598:	cf 00       	breq	8000a578 <_dtoa_r+0xb4c>
8000a59a:	2f f9       	sub	r9,-1
8000a59c:	b0 89       	st.b	r8[0x0],r9
8000a59e:	c0 98       	rjmp	8000a5b0 <_dtoa_r+0xb84>
8000a5a0:	10 95       	mov	r5,r8
8000a5a2:	c0 28       	rjmp	8000a5a6 <_dtoa_r+0xb7a>
8000a5a4:	33 09       	mov	r9,48
8000a5a6:	0a 98       	mov	r8,r5
8000a5a8:	11 7a       	ld.ub	r10,--r8
8000a5aa:	f2 0a 18 00 	cp.b	r10,r9
8000a5ae:	cf 90       	breq	8000a5a0 <_dtoa_r+0xb74>
8000a5b0:	50 66       	stdsp	sp[0x18],r6
8000a5b2:	04 9b       	mov	r11,r2
8000a5b4:	0e 9c       	mov	r12,r7
8000a5b6:	e0 a0 07 1d 	rcall	8000b3f0 <_Bfree>
8000a5ba:	58 04       	cp.w	r4,0
8000a5bc:	c1 20       	breq	8000a5e0 <_dtoa_r+0xbb4>
8000a5be:	40 4b       	lddsp	r11,sp[0x10]
8000a5c0:	08 3b       	cp.w	r11,r4
8000a5c2:	5f 19       	srne	r9
8000a5c4:	58 0b       	cp.w	r11,0
8000a5c6:	5f 18       	srne	r8
8000a5c8:	f3 e8 00 08 	and	r8,r9,r8
8000a5cc:	c0 40       	breq	8000a5d4 <_dtoa_r+0xba8>
8000a5ce:	0e 9c       	mov	r12,r7
8000a5d0:	e0 a0 07 10 	rcall	8000b3f0 <_Bfree>
8000a5d4:	08 9b       	mov	r11,r4
8000a5d6:	0e 9c       	mov	r12,r7
8000a5d8:	e0 a0 07 0c 	rcall	8000b3f0 <_Bfree>
8000a5dc:	c0 28       	rjmp	8000a5e0 <_dtoa_r+0xbb4>
8000a5de:	50 66       	stdsp	sp[0x18],r6
8000a5e0:	0e 9c       	mov	r12,r7
8000a5e2:	06 9b       	mov	r11,r3
8000a5e4:	e0 a0 07 06 	rcall	8000b3f0 <_Bfree>
8000a5e8:	30 08       	mov	r8,0
8000a5ea:	aa 88       	st.b	r5[0x0],r8
8000a5ec:	40 68       	lddsp	r8,sp[0x18]
8000a5ee:	41 5a       	lddsp	r10,sp[0x54]
8000a5f0:	2f f8       	sub	r8,-1
8000a5f2:	41 29       	lddsp	r9,sp[0x48]
8000a5f4:	95 08       	st.w	r10[0x0],r8
8000a5f6:	40 8c       	lddsp	r12,sp[0x20]
8000a5f8:	58 09       	cp.w	r9,0
8000a5fa:	fb f8 10 12 	ld.wne	r8,sp[0x48]
8000a5fe:	f1 f5 1a 00 	st.wne	r8[0x0],r5
8000a602:	2e 6d       	sub	sp,-104
8000a604:	d8 32       	popm	r0-r7,pc
8000a606:	d7 03       	nop

8000a608 <_fflush_r>:
8000a608:	d4 21       	pushm	r4-r7,lr
8000a60a:	16 97       	mov	r7,r11
8000a60c:	18 96       	mov	r6,r12
8000a60e:	76 48       	ld.w	r8,r11[0x10]
8000a610:	58 08       	cp.w	r8,0
8000a612:	c7 f0       	breq	8000a710 <_fflush_r+0x108>
8000a614:	58 0c       	cp.w	r12,0
8000a616:	c0 50       	breq	8000a620 <_fflush_r+0x18>
8000a618:	78 68       	ld.w	r8,r12[0x18]
8000a61a:	58 08       	cp.w	r8,0
8000a61c:	c0 21       	brne	8000a620 <_fflush_r+0x18>
8000a61e:	cc dc       	rcall	8000a7b8 <__sinit>
8000a620:	fe c8 d3 14 	sub	r8,pc,-11500
8000a624:	10 37       	cp.w	r7,r8
8000a626:	c0 31       	brne	8000a62c <_fflush_r+0x24>
8000a628:	6c 07       	ld.w	r7,r6[0x0]
8000a62a:	c0 c8       	rjmp	8000a642 <_fflush_r+0x3a>
8000a62c:	fe c8 d3 00 	sub	r8,pc,-11520
8000a630:	10 37       	cp.w	r7,r8
8000a632:	c0 31       	brne	8000a638 <_fflush_r+0x30>
8000a634:	6c 17       	ld.w	r7,r6[0x4]
8000a636:	c0 68       	rjmp	8000a642 <_fflush_r+0x3a>
8000a638:	fe c8 d2 ec 	sub	r8,pc,-11540
8000a63c:	10 37       	cp.w	r7,r8
8000a63e:	ed f7 00 02 	ld.weq	r7,r6[0x8]
8000a642:	8e 6a       	ld.sh	r10,r7[0xc]
8000a644:	14 98       	mov	r8,r10
8000a646:	ed ba 00 03 	bld	r10,0x3
8000a64a:	c4 20       	breq	8000a6ce <_fflush_r+0xc6>
8000a64c:	ab ba       	sbr	r10,0xb
8000a64e:	ae 6a       	st.h	r7[0xc],r10
8000a650:	6e 18       	ld.w	r8,r7[0x4]
8000a652:	58 08       	cp.w	r8,0
8000a654:	e0 89 00 06 	brgt	8000a660 <_fflush_r+0x58>
8000a658:	6f 08       	ld.w	r8,r7[0x40]
8000a65a:	58 08       	cp.w	r8,0
8000a65c:	e0 8a 00 5a 	brle	8000a710 <_fflush_r+0x108>
8000a660:	6e b8       	ld.w	r8,r7[0x2c]
8000a662:	58 08       	cp.w	r8,0
8000a664:	c5 60       	breq	8000a710 <_fflush_r+0x108>
8000a666:	e2 1a 10 00 	andl	r10,0x1000,COH
8000a66a:	c0 30       	breq	8000a670 <_fflush_r+0x68>
8000a66c:	6f 55       	ld.w	r5,r7[0x54]
8000a66e:	c0 f8       	rjmp	8000a68c <_fflush_r+0x84>
8000a670:	30 19       	mov	r9,1
8000a672:	6e 8b       	ld.w	r11,r7[0x20]
8000a674:	0c 9c       	mov	r12,r6
8000a676:	5d 18       	icall	r8
8000a678:	18 95       	mov	r5,r12
8000a67a:	5b fc       	cp.w	r12,-1
8000a67c:	c0 81       	brne	8000a68c <_fflush_r+0x84>
8000a67e:	6c 38       	ld.w	r8,r6[0xc]
8000a680:	59 d8       	cp.w	r8,29
8000a682:	c4 70       	breq	8000a710 <_fflush_r+0x108>
8000a684:	8e 68       	ld.sh	r8,r7[0xc]
8000a686:	a7 a8       	sbr	r8,0x6
8000a688:	ae 68       	st.h	r7[0xc],r8
8000a68a:	d8 22       	popm	r4-r7,pc
8000a68c:	8e 68       	ld.sh	r8,r7[0xc]
8000a68e:	ed b8 00 02 	bld	r8,0x2
8000a692:	c0 91       	brne	8000a6a4 <_fflush_r+0x9c>
8000a694:	6e 18       	ld.w	r8,r7[0x4]
8000a696:	10 15       	sub	r5,r8
8000a698:	6e d8       	ld.w	r8,r7[0x34]
8000a69a:	58 08       	cp.w	r8,0
8000a69c:	ef f8 10 10 	ld.wne	r8,r7[0x40]
8000a6a0:	eb d8 e1 15 	subne	r5,r5,r8
8000a6a4:	6e b8       	ld.w	r8,r7[0x2c]
8000a6a6:	0c 9c       	mov	r12,r6
8000a6a8:	30 09       	mov	r9,0
8000a6aa:	0a 9a       	mov	r10,r5
8000a6ac:	6e 8b       	ld.w	r11,r7[0x20]
8000a6ae:	5d 18       	icall	r8
8000a6b0:	8e 68       	ld.sh	r8,r7[0xc]
8000a6b2:	0a 3c       	cp.w	r12,r5
8000a6b4:	c2 61       	brne	8000a700 <_fflush_r+0xf8>
8000a6b6:	ab d8       	cbr	r8,0xb
8000a6b8:	30 0c       	mov	r12,0
8000a6ba:	6e 49       	ld.w	r9,r7[0x10]
8000a6bc:	ae 68       	st.h	r7[0xc],r8
8000a6be:	8f 1c       	st.w	r7[0x4],r12
8000a6c0:	8f 09       	st.w	r7[0x0],r9
8000a6c2:	ed b8 00 0c 	bld	r8,0xc
8000a6c6:	c2 51       	brne	8000a710 <_fflush_r+0x108>
8000a6c8:	ef 45 00 54 	st.w	r7[84],r5
8000a6cc:	d8 22       	popm	r4-r7,pc
8000a6ce:	6e 45       	ld.w	r5,r7[0x10]
8000a6d0:	58 05       	cp.w	r5,0
8000a6d2:	c1 f0       	breq	8000a710 <_fflush_r+0x108>
8000a6d4:	6e 04       	ld.w	r4,r7[0x0]
8000a6d6:	f5 da c0 02 	bfextu	r10,r10,0x0,0x2
8000a6da:	8f 05       	st.w	r7[0x0],r5
8000a6dc:	f9 b8 01 00 	movne	r8,0
8000a6e0:	ef f8 00 05 	ld.weq	r8,r7[0x14]
8000a6e4:	0a 14       	sub	r4,r5
8000a6e6:	8f 28       	st.w	r7[0x8],r8
8000a6e8:	c1 18       	rjmp	8000a70a <_fflush_r+0x102>
8000a6ea:	08 99       	mov	r9,r4
8000a6ec:	0a 9a       	mov	r10,r5
8000a6ee:	6e a8       	ld.w	r8,r7[0x28]
8000a6f0:	6e 8b       	ld.w	r11,r7[0x20]
8000a6f2:	0c 9c       	mov	r12,r6
8000a6f4:	5d 18       	icall	r8
8000a6f6:	18 14       	sub	r4,r12
8000a6f8:	58 0c       	cp.w	r12,0
8000a6fa:	e0 89 00 07 	brgt	8000a708 <_fflush_r+0x100>
8000a6fe:	8e 68       	ld.sh	r8,r7[0xc]
8000a700:	a7 a8       	sbr	r8,0x6
8000a702:	3f fc       	mov	r12,-1
8000a704:	ae 68       	st.h	r7[0xc],r8
8000a706:	d8 22       	popm	r4-r7,pc
8000a708:	18 05       	add	r5,r12
8000a70a:	58 04       	cp.w	r4,0
8000a70c:	fe 99 ff ef 	brgt	8000a6ea <_fflush_r+0xe2>
8000a710:	d8 2a       	popm	r4-r7,pc,r12=0
8000a712:	d7 03       	nop

8000a714 <__sfp_lock_acquire>:
8000a714:	5e fc       	retal	r12

8000a716 <__sfp_lock_release>:
8000a716:	5e fc       	retal	r12

8000a718 <_cleanup_r>:
8000a718:	d4 01       	pushm	lr
8000a71a:	fe cb e8 6a 	sub	r11,pc,-6038
8000a71e:	e0 a0 02 fd 	rcall	8000ad18 <_fwalk>
8000a722:	d8 02       	popm	pc

8000a724 <__sfmoreglue>:
8000a724:	d4 21       	pushm	r4-r7,lr
8000a726:	16 95       	mov	r5,r11
8000a728:	f6 06 10 5c 	mul	r6,r11,92
8000a72c:	ec cb ff f4 	sub	r11,r6,-12
8000a730:	e0 a0 03 84 	rcall	8000ae38 <_malloc_r>
8000a734:	18 97       	mov	r7,r12
8000a736:	c0 90       	breq	8000a748 <__sfmoreglue+0x24>
8000a738:	99 15       	st.w	r12[0x4],r5
8000a73a:	30 0b       	mov	r11,0
8000a73c:	2f 4c       	sub	r12,-12
8000a73e:	0c 9a       	mov	r10,r6
8000a740:	8f 2c       	st.w	r7[0x8],r12
8000a742:	8f 0b       	st.w	r7[0x0],r11
8000a744:	e0 a0 05 bc 	rcall	8000b2bc <memset>
8000a748:	0e 9c       	mov	r12,r7
8000a74a:	d8 22       	popm	r4-r7,pc

8000a74c <__sfp>:
8000a74c:	d4 21       	pushm	r4-r7,lr
8000a74e:	fe c8 d3 de 	sub	r8,pc,-11298
8000a752:	18 96       	mov	r6,r12
8000a754:	70 07       	ld.w	r7,r8[0x0]
8000a756:	6e 68       	ld.w	r8,r7[0x18]
8000a758:	58 08       	cp.w	r8,0
8000a75a:	c0 31       	brne	8000a760 <__sfp+0x14>
8000a75c:	0e 9c       	mov	r12,r7
8000a75e:	c2 dc       	rcall	8000a7b8 <__sinit>
8000a760:	ee c7 ff 28 	sub	r7,r7,-216
8000a764:	30 05       	mov	r5,0
8000a766:	6e 2c       	ld.w	r12,r7[0x8]
8000a768:	6e 18       	ld.w	r8,r7[0x4]
8000a76a:	c0 68       	rjmp	8000a776 <__sfp+0x2a>
8000a76c:	98 69       	ld.sh	r9,r12[0xc]
8000a76e:	ea 09 19 00 	cp.h	r9,r5
8000a772:	c1 10       	breq	8000a794 <__sfp+0x48>
8000a774:	2a 4c       	sub	r12,-92
8000a776:	20 18       	sub	r8,1
8000a778:	cf a7       	brpl	8000a76c <__sfp+0x20>
8000a77a:	6e 08       	ld.w	r8,r7[0x0]
8000a77c:	58 08       	cp.w	r8,0
8000a77e:	c0 61       	brne	8000a78a <__sfp+0x3e>
8000a780:	30 4b       	mov	r11,4
8000a782:	0c 9c       	mov	r12,r6
8000a784:	cd 0f       	rcall	8000a724 <__sfmoreglue>
8000a786:	8f 0c       	st.w	r7[0x0],r12
8000a788:	c0 30       	breq	8000a78e <__sfp+0x42>
8000a78a:	6e 07       	ld.w	r7,r7[0x0]
8000a78c:	ce db       	rjmp	8000a766 <__sfp+0x1a>
8000a78e:	30 c8       	mov	r8,12
8000a790:	8d 38       	st.w	r6[0xc],r8
8000a792:	d8 22       	popm	r4-r7,pc
8000a794:	30 08       	mov	r8,0
8000a796:	f9 48 00 4c 	st.w	r12[76],r8
8000a79a:	99 08       	st.w	r12[0x0],r8
8000a79c:	99 28       	st.w	r12[0x8],r8
8000a79e:	99 18       	st.w	r12[0x4],r8
8000a7a0:	99 48       	st.w	r12[0x10],r8
8000a7a2:	99 58       	st.w	r12[0x14],r8
8000a7a4:	99 68       	st.w	r12[0x18],r8
8000a7a6:	99 d8       	st.w	r12[0x34],r8
8000a7a8:	99 e8       	st.w	r12[0x38],r8
8000a7aa:	f9 48 00 48 	st.w	r12[72],r8
8000a7ae:	3f f8       	mov	r8,-1
8000a7b0:	b8 78       	st.h	r12[0xe],r8
8000a7b2:	30 18       	mov	r8,1
8000a7b4:	b8 68       	st.h	r12[0xc],r8
8000a7b6:	d8 22       	popm	r4-r7,pc

8000a7b8 <__sinit>:
8000a7b8:	d4 21       	pushm	r4-r7,lr
8000a7ba:	18 96       	mov	r6,r12
8000a7bc:	78 67       	ld.w	r7,r12[0x18]
8000a7be:	58 07       	cp.w	r7,0
8000a7c0:	c4 91       	brne	8000a852 <__sinit+0x9a>
8000a7c2:	fe c8 00 aa 	sub	r8,pc,170
8000a7c6:	30 15       	mov	r5,1
8000a7c8:	99 a8       	st.w	r12[0x28],r8
8000a7ca:	f9 47 00 d8 	st.w	r12[216],r7
8000a7ce:	f9 47 00 dc 	st.w	r12[220],r7
8000a7d2:	f9 47 00 e0 	st.w	r12[224],r7
8000a7d6:	99 65       	st.w	r12[0x18],r5
8000a7d8:	cb af       	rcall	8000a74c <__sfp>
8000a7da:	8d 0c       	st.w	r6[0x0],r12
8000a7dc:	0c 9c       	mov	r12,r6
8000a7de:	cb 7f       	rcall	8000a74c <__sfp>
8000a7e0:	8d 1c       	st.w	r6[0x4],r12
8000a7e2:	0c 9c       	mov	r12,r6
8000a7e4:	cb 4f       	rcall	8000a74c <__sfp>
8000a7e6:	6c 09       	ld.w	r9,r6[0x0]
8000a7e8:	30 48       	mov	r8,4
8000a7ea:	93 07       	st.w	r9[0x0],r7
8000a7ec:	b2 68       	st.h	r9[0xc],r8
8000a7ee:	93 17       	st.w	r9[0x4],r7
8000a7f0:	93 27       	st.w	r9[0x8],r7
8000a7f2:	6c 18       	ld.w	r8,r6[0x4]
8000a7f4:	b2 77       	st.h	r9[0xe],r7
8000a7f6:	93 47       	st.w	r9[0x10],r7
8000a7f8:	93 57       	st.w	r9[0x14],r7
8000a7fa:	93 67       	st.w	r9[0x18],r7
8000a7fc:	93 89       	st.w	r9[0x20],r9
8000a7fe:	91 07       	st.w	r8[0x0],r7
8000a800:	91 17       	st.w	r8[0x4],r7
8000a802:	91 27       	st.w	r8[0x8],r7
8000a804:	fe ce eb e4 	sub	lr,pc,-5148
8000a808:	fe cb ec 14 	sub	r11,pc,-5100
8000a80c:	93 9e       	st.w	r9[0x24],lr
8000a80e:	93 ab       	st.w	r9[0x28],r11
8000a810:	fe ca ec 3c 	sub	r10,pc,-5060
8000a814:	fe c4 ec 48 	sub	r4,pc,-5048
8000a818:	93 ba       	st.w	r9[0x2c],r10
8000a81a:	93 c4       	st.w	r9[0x30],r4
8000a81c:	30 99       	mov	r9,9
8000a81e:	b0 69       	st.h	r8[0xc],r9
8000a820:	b0 75       	st.h	r8[0xe],r5
8000a822:	91 c4       	st.w	r8[0x30],r4
8000a824:	91 47       	st.w	r8[0x10],r7
8000a826:	91 57       	st.w	r8[0x14],r7
8000a828:	91 67       	st.w	r8[0x18],r7
8000a82a:	91 88       	st.w	r8[0x20],r8
8000a82c:	91 9e       	st.w	r8[0x24],lr
8000a82e:	91 ab       	st.w	r8[0x28],r11
8000a830:	91 ba       	st.w	r8[0x2c],r10
8000a832:	8d 2c       	st.w	r6[0x8],r12
8000a834:	31 28       	mov	r8,18
8000a836:	99 07       	st.w	r12[0x0],r7
8000a838:	b8 68       	st.h	r12[0xc],r8
8000a83a:	99 17       	st.w	r12[0x4],r7
8000a83c:	99 27       	st.w	r12[0x8],r7
8000a83e:	30 28       	mov	r8,2
8000a840:	b8 78       	st.h	r12[0xe],r8
8000a842:	99 c4       	st.w	r12[0x30],r4
8000a844:	99 67       	st.w	r12[0x18],r7
8000a846:	99 9e       	st.w	r12[0x24],lr
8000a848:	99 ab       	st.w	r12[0x28],r11
8000a84a:	99 ba       	st.w	r12[0x2c],r10
8000a84c:	99 47       	st.w	r12[0x10],r7
8000a84e:	99 57       	st.w	r12[0x14],r7
8000a850:	99 8c       	st.w	r12[0x20],r12
8000a852:	d8 22       	popm	r4-r7,pc

8000a854 <_malloc_trim_r>:
8000a854:	d4 21       	pushm	r4-r7,lr
8000a856:	16 95       	mov	r5,r11
8000a858:	18 97       	mov	r7,r12
8000a85a:	e0 a0 05 38 	rcall	8000b2ca <__malloc_lock>
8000a85e:	e0 64 00 fc 	mov	r4,252
8000a862:	68 28       	ld.w	r8,r4[0x8]
8000a864:	70 16       	ld.w	r6,r8[0x4]
8000a866:	e0 16 ff fc 	andl	r6,0xfffc
8000a86a:	ec c8 ff 91 	sub	r8,r6,-111
8000a86e:	f0 05 01 05 	sub	r5,r8,r5
8000a872:	e0 15 ff 80 	andl	r5,0xff80
8000a876:	ea c5 00 80 	sub	r5,r5,128
8000a87a:	e0 45 00 7f 	cp.w	r5,127
8000a87e:	e0 8a 00 25 	brle	8000a8c8 <_malloc_trim_r+0x74>
8000a882:	30 0b       	mov	r11,0
8000a884:	0e 9c       	mov	r12,r7
8000a886:	e0 a0 09 93 	rcall	8000bbac <_sbrk_r>
8000a88a:	68 28       	ld.w	r8,r4[0x8]
8000a88c:	0c 08       	add	r8,r6
8000a88e:	10 3c       	cp.w	r12,r8
8000a890:	c1 c1       	brne	8000a8c8 <_malloc_trim_r+0x74>
8000a892:	ea 0b 11 00 	rsub	r11,r5,0
8000a896:	0e 9c       	mov	r12,r7
8000a898:	e0 a0 09 8a 	rcall	8000bbac <_sbrk_r>
8000a89c:	5b fc       	cp.w	r12,-1
8000a89e:	c1 91       	brne	8000a8d0 <_malloc_trim_r+0x7c>
8000a8a0:	30 0b       	mov	r11,0
8000a8a2:	0e 9c       	mov	r12,r7
8000a8a4:	e0 a0 09 84 	rcall	8000bbac <_sbrk_r>
8000a8a8:	68 28       	ld.w	r8,r4[0x8]
8000a8aa:	f8 08 01 09 	sub	r9,r12,r8
8000a8ae:	58 f9       	cp.w	r9,15
8000a8b0:	e0 8a 00 0c 	brle	8000a8c8 <_malloc_trim_r+0x74>
8000a8b4:	a1 a9       	sbr	r9,0x0
8000a8b6:	91 19       	st.w	r8[0x4],r9
8000a8b8:	e0 68 05 08 	mov	r8,1288
8000a8bc:	70 09       	ld.w	r9,r8[0x0]
8000a8be:	e0 68 06 38 	mov	r8,1592
8000a8c2:	f8 09 01 09 	sub	r9,r12,r9
8000a8c6:	91 09       	st.w	r8[0x0],r9
8000a8c8:	0e 9c       	mov	r12,r7
8000a8ca:	e0 a0 05 01 	rcall	8000b2cc <__malloc_unlock>
8000a8ce:	d8 2a       	popm	r4-r7,pc,r12=0
8000a8d0:	68 28       	ld.w	r8,r4[0x8]
8000a8d2:	0a 16       	sub	r6,r5
8000a8d4:	a1 a6       	sbr	r6,0x0
8000a8d6:	91 16       	st.w	r8[0x4],r6
8000a8d8:	e0 68 06 38 	mov	r8,1592
8000a8dc:	70 09       	ld.w	r9,r8[0x0]
8000a8de:	0a 19       	sub	r9,r5
8000a8e0:	0e 9c       	mov	r12,r7
8000a8e2:	91 09       	st.w	r8[0x0],r9
8000a8e4:	e0 a0 04 f4 	rcall	8000b2cc <__malloc_unlock>
8000a8e8:	da 2a       	popm	r4-r7,pc,r12=1
8000a8ea:	d7 03       	nop

8000a8ec <_free_r>:
8000a8ec:	d4 21       	pushm	r4-r7,lr
8000a8ee:	16 96       	mov	r6,r11
8000a8f0:	18 97       	mov	r7,r12
8000a8f2:	58 0b       	cp.w	r11,0
8000a8f4:	e0 80 00 c0 	breq	8000aa74 <_free_r+0x188>
8000a8f8:	e0 a0 04 e9 	rcall	8000b2ca <__malloc_lock>
8000a8fc:	20 86       	sub	r6,8
8000a8fe:	e0 6a 00 fc 	mov	r10,252
8000a902:	6c 18       	ld.w	r8,r6[0x4]
8000a904:	74 2e       	ld.w	lr,r10[0x8]
8000a906:	f9 d8 c0 01 	bfextu	r12,r8,0x0,0x1
8000a90a:	a1 c8       	cbr	r8,0x0
8000a90c:	ec 08 00 09 	add	r9,r6,r8
8000a910:	72 1b       	ld.w	r11,r9[0x4]
8000a912:	e0 1b ff fc 	andl	r11,0xfffc
8000a916:	1c 39       	cp.w	r9,lr
8000a918:	c1 e1       	brne	8000a954 <_free_r+0x68>
8000a91a:	f6 08 00 08 	add	r8,r11,r8
8000a91e:	58 0c       	cp.w	r12,0
8000a920:	c0 81       	brne	8000a930 <_free_r+0x44>
8000a922:	6c 09       	ld.w	r9,r6[0x0]
8000a924:	12 16       	sub	r6,r9
8000a926:	12 08       	add	r8,r9
8000a928:	6c 3b       	ld.w	r11,r6[0xc]
8000a92a:	6c 29       	ld.w	r9,r6[0x8]
8000a92c:	97 29       	st.w	r11[0x8],r9
8000a92e:	93 3b       	st.w	r9[0xc],r11
8000a930:	10 99       	mov	r9,r8
8000a932:	95 26       	st.w	r10[0x8],r6
8000a934:	a1 a9       	sbr	r9,0x0
8000a936:	8d 19       	st.w	r6[0x4],r9
8000a938:	e0 69 05 04 	mov	r9,1284
8000a93c:	72 09       	ld.w	r9,r9[0x0]
8000a93e:	12 38       	cp.w	r8,r9
8000a940:	c0 63       	brcs	8000a94c <_free_r+0x60>
8000a942:	e0 68 06 34 	mov	r8,1588
8000a946:	0e 9c       	mov	r12,r7
8000a948:	70 0b       	ld.w	r11,r8[0x0]
8000a94a:	c8 5f       	rcall	8000a854 <_malloc_trim_r>
8000a94c:	0e 9c       	mov	r12,r7
8000a94e:	e0 a0 04 bf 	rcall	8000b2cc <__malloc_unlock>
8000a952:	d8 22       	popm	r4-r7,pc
8000a954:	93 1b       	st.w	r9[0x4],r11
8000a956:	58 0c       	cp.w	r12,0
8000a958:	c0 30       	breq	8000a95e <_free_r+0x72>
8000a95a:	30 0c       	mov	r12,0
8000a95c:	c1 08       	rjmp	8000a97c <_free_r+0x90>
8000a95e:	6c 0e       	ld.w	lr,r6[0x0]
8000a960:	f4 c5 ff f8 	sub	r5,r10,-8
8000a964:	1c 16       	sub	r6,lr
8000a966:	1c 08       	add	r8,lr
8000a968:	6c 2e       	ld.w	lr,r6[0x8]
8000a96a:	0a 3e       	cp.w	lr,r5
8000a96c:	f9 bc 00 01 	moveq	r12,1
8000a970:	ed f5 10 03 	ld.wne	r5,r6[0xc]
8000a974:	eb fe 1a 02 	st.wne	r5[0x8],lr
8000a978:	fd f5 1a 03 	st.wne	lr[0xc],r5
8000a97c:	f2 0b 00 0e 	add	lr,r9,r11
8000a980:	7c 1e       	ld.w	lr,lr[0x4]
8000a982:	ed be 00 00 	bld	lr,0x0
8000a986:	c1 40       	breq	8000a9ae <_free_r+0xc2>
8000a988:	16 08       	add	r8,r11
8000a98a:	58 0c       	cp.w	r12,0
8000a98c:	c0 d1       	brne	8000a9a6 <_free_r+0xba>
8000a98e:	e0 6e 00 fc 	mov	lr,252
8000a992:	72 2b       	ld.w	r11,r9[0x8]
8000a994:	2f 8e       	sub	lr,-8
8000a996:	1c 3b       	cp.w	r11,lr
8000a998:	c0 71       	brne	8000a9a6 <_free_r+0xba>
8000a99a:	97 36       	st.w	r11[0xc],r6
8000a99c:	97 26       	st.w	r11[0x8],r6
8000a99e:	8d 2b       	st.w	r6[0x8],r11
8000a9a0:	8d 3b       	st.w	r6[0xc],r11
8000a9a2:	30 1c       	mov	r12,1
8000a9a4:	c0 58       	rjmp	8000a9ae <_free_r+0xc2>
8000a9a6:	72 2b       	ld.w	r11,r9[0x8]
8000a9a8:	72 39       	ld.w	r9,r9[0xc]
8000a9aa:	93 2b       	st.w	r9[0x8],r11
8000a9ac:	97 39       	st.w	r11[0xc],r9
8000a9ae:	10 99       	mov	r9,r8
8000a9b0:	ec 08 09 08 	st.w	r6[r8],r8
8000a9b4:	a1 a9       	sbr	r9,0x0
8000a9b6:	8d 19       	st.w	r6[0x4],r9
8000a9b8:	58 0c       	cp.w	r12,0
8000a9ba:	c5 a1       	brne	8000aa6e <_free_r+0x182>
8000a9bc:	e0 48 01 ff 	cp.w	r8,511
8000a9c0:	e0 8b 00 13 	brhi	8000a9e6 <_free_r+0xfa>
8000a9c4:	a3 98       	lsr	r8,0x3
8000a9c6:	f4 08 00 39 	add	r9,r10,r8<<0x3
8000a9ca:	72 2b       	ld.w	r11,r9[0x8]
8000a9cc:	8d 39       	st.w	r6[0xc],r9
8000a9ce:	8d 2b       	st.w	r6[0x8],r11
8000a9d0:	97 36       	st.w	r11[0xc],r6
8000a9d2:	93 26       	st.w	r9[0x8],r6
8000a9d4:	a3 48       	asr	r8,0x2
8000a9d6:	74 19       	ld.w	r9,r10[0x4]
8000a9d8:	30 1b       	mov	r11,1
8000a9da:	f6 08 09 48 	lsl	r8,r11,r8
8000a9de:	f3 e8 10 08 	or	r8,r9,r8
8000a9e2:	95 18       	st.w	r10[0x4],r8
8000a9e4:	c4 58       	rjmp	8000aa6e <_free_r+0x182>
8000a9e6:	f0 0b 16 09 	lsr	r11,r8,0x9
8000a9ea:	58 4b       	cp.w	r11,4
8000a9ec:	e0 8b 00 06 	brhi	8000a9f8 <_free_r+0x10c>
8000a9f0:	f0 0b 16 06 	lsr	r11,r8,0x6
8000a9f4:	2c 8b       	sub	r11,-56
8000a9f6:	c2 08       	rjmp	8000aa36 <_free_r+0x14a>
8000a9f8:	59 4b       	cp.w	r11,20
8000a9fa:	e0 8b 00 04 	brhi	8000aa02 <_free_r+0x116>
8000a9fe:	2a 5b       	sub	r11,-91
8000aa00:	c1 b8       	rjmp	8000aa36 <_free_r+0x14a>
8000aa02:	e0 4b 00 54 	cp.w	r11,84
8000aa06:	e0 8b 00 06 	brhi	8000aa12 <_free_r+0x126>
8000aa0a:	f0 0b 16 0c 	lsr	r11,r8,0xc
8000aa0e:	29 2b       	sub	r11,-110
8000aa10:	c1 38       	rjmp	8000aa36 <_free_r+0x14a>
8000aa12:	e0 4b 01 54 	cp.w	r11,340
8000aa16:	e0 8b 00 06 	brhi	8000aa22 <_free_r+0x136>
8000aa1a:	f0 0b 16 0f 	lsr	r11,r8,0xf
8000aa1e:	28 9b       	sub	r11,-119
8000aa20:	c0 b8       	rjmp	8000aa36 <_free_r+0x14a>
8000aa22:	e0 4b 05 54 	cp.w	r11,1364
8000aa26:	e0 88 00 05 	brls	8000aa30 <_free_r+0x144>
8000aa2a:	37 eb       	mov	r11,126
8000aa2c:	c0 58       	rjmp	8000aa36 <_free_r+0x14a>
8000aa2e:	d7 03       	nop
8000aa30:	f0 0b 16 12 	lsr	r11,r8,0x12
8000aa34:	28 4b       	sub	r11,-124
8000aa36:	f4 0b 00 3c 	add	r12,r10,r11<<0x3
8000aa3a:	78 29       	ld.w	r9,r12[0x8]
8000aa3c:	18 39       	cp.w	r9,r12
8000aa3e:	c0 e1       	brne	8000aa5a <_free_r+0x16e>
8000aa40:	74 18       	ld.w	r8,r10[0x4]
8000aa42:	a3 4b       	asr	r11,0x2
8000aa44:	30 1c       	mov	r12,1
8000aa46:	f8 0b 09 4b 	lsl	r11,r12,r11
8000aa4a:	f1 eb 10 0b 	or	r11,r8,r11
8000aa4e:	12 98       	mov	r8,r9
8000aa50:	95 1b       	st.w	r10[0x4],r11
8000aa52:	c0 a8       	rjmp	8000aa66 <_free_r+0x17a>
8000aa54:	72 29       	ld.w	r9,r9[0x8]
8000aa56:	18 39       	cp.w	r9,r12
8000aa58:	c0 60       	breq	8000aa64 <_free_r+0x178>
8000aa5a:	72 1a       	ld.w	r10,r9[0x4]
8000aa5c:	e0 1a ff fc 	andl	r10,0xfffc
8000aa60:	14 38       	cp.w	r8,r10
8000aa62:	cf 93       	brcs	8000aa54 <_free_r+0x168>
8000aa64:	72 38       	ld.w	r8,r9[0xc]
8000aa66:	8d 38       	st.w	r6[0xc],r8
8000aa68:	8d 29       	st.w	r6[0x8],r9
8000aa6a:	93 36       	st.w	r9[0xc],r6
8000aa6c:	91 26       	st.w	r8[0x8],r6
8000aa6e:	0e 9c       	mov	r12,r7
8000aa70:	e0 a0 04 2e 	rcall	8000b2cc <__malloc_unlock>
8000aa74:	d8 22       	popm	r4-r7,pc
8000aa76:	d7 03       	nop

8000aa78 <__sfvwrite_r>:
8000aa78:	d4 31       	pushm	r0-r7,lr
8000aa7a:	20 3d       	sub	sp,12
8000aa7c:	14 94       	mov	r4,r10
8000aa7e:	18 95       	mov	r5,r12
8000aa80:	16 97       	mov	r7,r11
8000aa82:	74 28       	ld.w	r8,r10[0x8]
8000aa84:	58 08       	cp.w	r8,0
8000aa86:	e0 80 01 45 	breq	8000ad10 <__sfvwrite_r+0x298>
8000aa8a:	96 68       	ld.sh	r8,r11[0xc]
8000aa8c:	ed b8 00 03 	bld	r8,0x3
8000aa90:	c0 41       	brne	8000aa98 <__sfvwrite_r+0x20>
8000aa92:	76 48       	ld.w	r8,r11[0x10]
8000aa94:	58 08       	cp.w	r8,0
8000aa96:	c0 c1       	brne	8000aaae <__sfvwrite_r+0x36>
8000aa98:	0e 9b       	mov	r11,r7
8000aa9a:	0a 9c       	mov	r12,r5
8000aa9c:	fe b0 f6 ca 	rcall	80009830 <__swsetup_r>
8000aaa0:	c0 70       	breq	8000aaae <__sfvwrite_r+0x36>
8000aaa2:	8e 68       	ld.sh	r8,r7[0xc]
8000aaa4:	a7 a8       	sbr	r8,0x6
8000aaa6:	ae 68       	st.h	r7[0xc],r8
8000aaa8:	30 98       	mov	r8,9
8000aaaa:	8b 38       	st.w	r5[0xc],r8
8000aaac:	c3 09       	rjmp	8000ad0c <__sfvwrite_r+0x294>
8000aaae:	8e 63       	ld.sh	r3,r7[0xc]
8000aab0:	68 00       	ld.w	r0,r4[0x0]
8000aab2:	06 96       	mov	r6,r3
8000aab4:	e2 16 00 02 	andl	r6,0x2,COH
8000aab8:	c2 10       	breq	8000aafa <__sfvwrite_r+0x82>
8000aaba:	30 03       	mov	r3,0
8000aabc:	e0 62 04 00 	mov	r2,1024
8000aac0:	06 96       	mov	r6,r3
8000aac2:	c0 48       	rjmp	8000aaca <__sfvwrite_r+0x52>
8000aac4:	60 03       	ld.w	r3,r0[0x0]
8000aac6:	60 16       	ld.w	r6,r0[0x4]
8000aac8:	2f 80       	sub	r0,-8
8000aaca:	58 06       	cp.w	r6,0
8000aacc:	cf c0       	breq	8000aac4 <__sfvwrite_r+0x4c>
8000aace:	e0 46 04 00 	cp.w	r6,1024
8000aad2:	ec 09 17 80 	movls	r9,r6
8000aad6:	e4 09 17 b0 	movhi	r9,r2
8000aada:	06 9a       	mov	r10,r3
8000aadc:	6e a8       	ld.w	r8,r7[0x28]
8000aade:	6e 8b       	ld.w	r11,r7[0x20]
8000aae0:	0a 9c       	mov	r12,r5
8000aae2:	5d 18       	icall	r8
8000aae4:	18 16       	sub	r6,r12
8000aae6:	58 0c       	cp.w	r12,0
8000aae8:	e0 8a 01 0f 	brle	8000ad06 <__sfvwrite_r+0x28e>
8000aaec:	68 28       	ld.w	r8,r4[0x8]
8000aaee:	18 18       	sub	r8,r12
8000aaf0:	89 28       	st.w	r4[0x8],r8
8000aaf2:	e0 80 01 0f 	breq	8000ad10 <__sfvwrite_r+0x298>
8000aaf6:	18 03       	add	r3,r12
8000aaf8:	ce 9b       	rjmp	8000aaca <__sfvwrite_r+0x52>
8000aafa:	e7 d3 c0 01 	bfextu	r3,r3,0x0,0x1
8000aafe:	c0 70       	breq	8000ab0c <__sfvwrite_r+0x94>
8000ab00:	50 06       	stdsp	sp[0x0],r6
8000ab02:	0c 93       	mov	r3,r6
8000ab04:	0c 91       	mov	r1,r6
8000ab06:	50 15       	stdsp	sp[0x4],r5
8000ab08:	08 92       	mov	r2,r4
8000ab0a:	c9 e8       	rjmp	8000ac46 <__sfvwrite_r+0x1ce>
8000ab0c:	06 96       	mov	r6,r3
8000ab0e:	08 91       	mov	r1,r4
8000ab10:	c0 48       	rjmp	8000ab18 <__sfvwrite_r+0xa0>
8000ab12:	60 03       	ld.w	r3,r0[0x0]
8000ab14:	60 16       	ld.w	r6,r0[0x4]
8000ab16:	2f 80       	sub	r0,-8
8000ab18:	58 06       	cp.w	r6,0
8000ab1a:	cf c0       	breq	8000ab12 <__sfvwrite_r+0x9a>
8000ab1c:	8e 68       	ld.sh	r8,r7[0xc]
8000ab1e:	6e 24       	ld.w	r4,r7[0x8]
8000ab20:	10 99       	mov	r9,r8
8000ab22:	e2 19 02 00 	andl	r9,0x200,COH
8000ab26:	c5 50       	breq	8000abd0 <__sfvwrite_r+0x158>
8000ab28:	08 36       	cp.w	r6,r4
8000ab2a:	c4 33       	brcs	8000abb0 <__sfvwrite_r+0x138>
8000ab2c:	10 99       	mov	r9,r8
8000ab2e:	e2 19 04 80 	andl	r9,0x480,COH
8000ab32:	c3 f0       	breq	8000abb0 <__sfvwrite_r+0x138>
8000ab34:	6e 4b       	ld.w	r11,r7[0x10]
8000ab36:	6e 09       	ld.w	r9,r7[0x0]
8000ab38:	16 19       	sub	r9,r11
8000ab3a:	50 09       	stdsp	sp[0x0],r9
8000ab3c:	6e 59       	ld.w	r9,r7[0x14]
8000ab3e:	10 9c       	mov	r12,r8
8000ab40:	f2 09 00 1a 	add	r10,r9,r9<<0x1
8000ab44:	30 28       	mov	r8,2
8000ab46:	f4 08 0c 08 	divs	r8,r10,r8
8000ab4a:	fa e9 00 04 	st.d	sp[4],r8
8000ab4e:	10 94       	mov	r4,r8
8000ab50:	40 09       	lddsp	r9,sp[0x0]
8000ab52:	e2 1c 04 00 	andl	r12,0x400,COH
8000ab56:	2f f9       	sub	r9,-1
8000ab58:	0c 09       	add	r9,r6
8000ab5a:	12 38       	cp.w	r8,r9
8000ab5c:	f2 04 17 30 	movlo	r4,r9
8000ab60:	58 0c       	cp.w	r12,0
8000ab62:	c1 00       	breq	8000ab82 <__sfvwrite_r+0x10a>
8000ab64:	08 9b       	mov	r11,r4
8000ab66:	0a 9c       	mov	r12,r5
8000ab68:	c6 8d       	rcall	8000ae38 <_malloc_r>
8000ab6a:	18 92       	mov	r2,r12
8000ab6c:	c1 40       	breq	8000ab94 <__sfvwrite_r+0x11c>
8000ab6e:	40 0a       	lddsp	r10,sp[0x0]
8000ab70:	6e 4b       	ld.w	r11,r7[0x10]
8000ab72:	fe b0 e4 7d 	rcall	8000746c <memcpy>
8000ab76:	8e 68       	ld.sh	r8,r7[0xc]
8000ab78:	e0 18 fb 7f 	andl	r8,0xfb7f
8000ab7c:	a7 b8       	sbr	r8,0x7
8000ab7e:	ae 68       	st.h	r7[0xc],r8
8000ab80:	c0 d8       	rjmp	8000ab9a <__sfvwrite_r+0x122>
8000ab82:	08 9a       	mov	r10,r4
8000ab84:	0a 9c       	mov	r12,r5
8000ab86:	e0 a0 06 8f 	rcall	8000b8a4 <_realloc_r>
8000ab8a:	18 92       	mov	r2,r12
8000ab8c:	c0 71       	brne	8000ab9a <__sfvwrite_r+0x122>
8000ab8e:	6e 4b       	ld.w	r11,r7[0x10]
8000ab90:	0a 9c       	mov	r12,r5
8000ab92:	ca de       	rcall	8000a8ec <_free_r>
8000ab94:	30 c8       	mov	r8,12
8000ab96:	8b 38       	st.w	r5[0xc],r8
8000ab98:	cb 78       	rjmp	8000ad06 <__sfvwrite_r+0x28e>
8000ab9a:	40 0a       	lddsp	r10,sp[0x0]
8000ab9c:	40 09       	lddsp	r9,sp[0x0]
8000ab9e:	e8 0a 01 0a 	sub	r10,r4,r10
8000aba2:	e4 09 00 08 	add	r8,r2,r9
8000aba6:	8f 54       	st.w	r7[0x14],r4
8000aba8:	8f 2a       	st.w	r7[0x8],r10
8000abaa:	8f 08       	st.w	r7[0x0],r8
8000abac:	8f 42       	st.w	r7[0x10],r2
8000abae:	0c 94       	mov	r4,r6
8000abb0:	08 36       	cp.w	r6,r4
8000abb2:	ec 04 17 30 	movlo	r4,r6
8000abb6:	06 9b       	mov	r11,r3
8000abb8:	08 9a       	mov	r10,r4
8000abba:	6e 0c       	ld.w	r12,r7[0x0]
8000abbc:	e0 a0 03 61 	rcall	8000b27e <memmove>
8000abc0:	6e 08       	ld.w	r8,r7[0x0]
8000abc2:	08 08       	add	r8,r4
8000abc4:	8f 08       	st.w	r7[0x0],r8
8000abc6:	6e 28       	ld.w	r8,r7[0x8]
8000abc8:	08 18       	sub	r8,r4
8000abca:	0c 94       	mov	r4,r6
8000abcc:	8f 28       	st.w	r7[0x8],r8
8000abce:	c3 08       	rjmp	8000ac2e <__sfvwrite_r+0x1b6>
8000abd0:	08 36       	cp.w	r6,r4
8000abd2:	5f ba       	srhi	r10
8000abd4:	6e 0c       	ld.w	r12,r7[0x0]
8000abd6:	6e 48       	ld.w	r8,r7[0x10]
8000abd8:	10 3c       	cp.w	r12,r8
8000abda:	5f b8       	srhi	r8
8000abdc:	f5 e8 00 08 	and	r8,r10,r8
8000abe0:	f2 08 18 00 	cp.b	r8,r9
8000abe4:	c0 e0       	breq	8000ac00 <__sfvwrite_r+0x188>
8000abe6:	06 9b       	mov	r11,r3
8000abe8:	08 9a       	mov	r10,r4
8000abea:	e0 a0 03 4a 	rcall	8000b27e <memmove>
8000abee:	6e 08       	ld.w	r8,r7[0x0]
8000abf0:	08 08       	add	r8,r4
8000abf2:	0e 9b       	mov	r11,r7
8000abf4:	8f 08       	st.w	r7[0x0],r8
8000abf6:	0a 9c       	mov	r12,r5
8000abf8:	fe b0 fd 08 	rcall	8000a608 <_fflush_r>
8000abfc:	c1 90       	breq	8000ac2e <__sfvwrite_r+0x1b6>
8000abfe:	c8 48       	rjmp	8000ad06 <__sfvwrite_r+0x28e>
8000ac00:	6e 59       	ld.w	r9,r7[0x14]
8000ac02:	12 36       	cp.w	r6,r9
8000ac04:	c0 a3       	brcs	8000ac18 <__sfvwrite_r+0x1a0>
8000ac06:	6e a8       	ld.w	r8,r7[0x28]
8000ac08:	06 9a       	mov	r10,r3
8000ac0a:	6e 8b       	ld.w	r11,r7[0x20]
8000ac0c:	0a 9c       	mov	r12,r5
8000ac0e:	5d 18       	icall	r8
8000ac10:	18 94       	mov	r4,r12
8000ac12:	e0 89 00 0e 	brgt	8000ac2e <__sfvwrite_r+0x1b6>
8000ac16:	c7 88       	rjmp	8000ad06 <__sfvwrite_r+0x28e>
8000ac18:	0c 9a       	mov	r10,r6
8000ac1a:	06 9b       	mov	r11,r3
8000ac1c:	e0 a0 03 31 	rcall	8000b27e <memmove>
8000ac20:	6e 08       	ld.w	r8,r7[0x0]
8000ac22:	0c 08       	add	r8,r6
8000ac24:	0c 94       	mov	r4,r6
8000ac26:	8f 08       	st.w	r7[0x0],r8
8000ac28:	6e 28       	ld.w	r8,r7[0x8]
8000ac2a:	0c 18       	sub	r8,r6
8000ac2c:	8f 28       	st.w	r7[0x8],r8
8000ac2e:	62 28       	ld.w	r8,r1[0x8]
8000ac30:	08 18       	sub	r8,r4
8000ac32:	83 28       	st.w	r1[0x8],r8
8000ac34:	c6 e0       	breq	8000ad10 <__sfvwrite_r+0x298>
8000ac36:	08 16       	sub	r6,r4
8000ac38:	08 03       	add	r3,r4
8000ac3a:	c6 fb       	rjmp	8000ab18 <__sfvwrite_r+0xa0>
8000ac3c:	60 03       	ld.w	r3,r0[0x0]
8000ac3e:	60 11       	ld.w	r1,r0[0x4]
8000ac40:	30 08       	mov	r8,0
8000ac42:	2f 80       	sub	r0,-8
8000ac44:	50 08       	stdsp	sp[0x0],r8
8000ac46:	58 01       	cp.w	r1,0
8000ac48:	cf a0       	breq	8000ac3c <__sfvwrite_r+0x1c4>
8000ac4a:	40 0a       	lddsp	r10,sp[0x0]
8000ac4c:	58 0a       	cp.w	r10,0
8000ac4e:	c1 51       	brne	8000ac78 <__sfvwrite_r+0x200>
8000ac50:	e2 c6 ff ff 	sub	r6,r1,-1
8000ac54:	02 9a       	mov	r10,r1
8000ac56:	30 ab       	mov	r11,10
8000ac58:	06 9c       	mov	r12,r3
8000ac5a:	e0 a0 03 07 	rcall	8000b268 <memchr>
8000ac5e:	f8 c8 ff ff 	sub	r8,r12,-1
8000ac62:	58 0c       	cp.w	r12,0
8000ac64:	f1 d3 e1 16 	subne	r6,r8,r3
8000ac68:	f9 b9 01 01 	movne	r9,1
8000ac6c:	fb f9 1a 00 	st.wne	sp[0x0],r9
8000ac70:	f9 b8 00 01 	moveq	r8,1
8000ac74:	fb f8 0a 00 	st.weq	sp[0x0],r8
8000ac78:	02 36       	cp.w	r6,r1
8000ac7a:	ec 04 17 80 	movls	r4,r6
8000ac7e:	e2 04 17 b0 	movhi	r4,r1
8000ac82:	6e 59       	ld.w	r9,r7[0x14]
8000ac84:	6e 25       	ld.w	r5,r7[0x8]
8000ac86:	f2 05 00 05 	add	r5,r9,r5
8000ac8a:	0a 34       	cp.w	r4,r5
8000ac8c:	5f 9a       	srgt	r10
8000ac8e:	6e 0c       	ld.w	r12,r7[0x0]
8000ac90:	6e 48       	ld.w	r8,r7[0x10]
8000ac92:	10 3c       	cp.w	r12,r8
8000ac94:	5f b8       	srhi	r8
8000ac96:	f5 e8 00 08 	and	r8,r10,r8
8000ac9a:	30 0a       	mov	r10,0
8000ac9c:	f4 08 18 00 	cp.b	r8,r10
8000aca0:	c0 e0       	breq	8000acbc <__sfvwrite_r+0x244>
8000aca2:	06 9b       	mov	r11,r3
8000aca4:	0a 9a       	mov	r10,r5
8000aca6:	e0 a0 02 ec 	rcall	8000b27e <memmove>
8000acaa:	6e 08       	ld.w	r8,r7[0x0]
8000acac:	0a 08       	add	r8,r5
8000acae:	0e 9b       	mov	r11,r7
8000acb0:	8f 08       	st.w	r7[0x0],r8
8000acb2:	40 1c       	lddsp	r12,sp[0x4]
8000acb4:	fe b0 fc aa 	rcall	8000a608 <_fflush_r>
8000acb8:	c1 80       	breq	8000ace8 <__sfvwrite_r+0x270>
8000acba:	c2 68       	rjmp	8000ad06 <__sfvwrite_r+0x28e>
8000acbc:	12 34       	cp.w	r4,r9
8000acbe:	c0 a5       	brlt	8000acd2 <__sfvwrite_r+0x25a>
8000acc0:	6e a8       	ld.w	r8,r7[0x28]
8000acc2:	06 9a       	mov	r10,r3
8000acc4:	6e 8b       	ld.w	r11,r7[0x20]
8000acc6:	40 1c       	lddsp	r12,sp[0x4]
8000acc8:	5d 18       	icall	r8
8000acca:	18 95       	mov	r5,r12
8000accc:	e0 89 00 0e 	brgt	8000ace8 <__sfvwrite_r+0x270>
8000acd0:	c1 b8       	rjmp	8000ad06 <__sfvwrite_r+0x28e>
8000acd2:	08 9a       	mov	r10,r4
8000acd4:	06 9b       	mov	r11,r3
8000acd6:	e0 a0 02 d4 	rcall	8000b27e <memmove>
8000acda:	6e 08       	ld.w	r8,r7[0x0]
8000acdc:	08 08       	add	r8,r4
8000acde:	08 95       	mov	r5,r4
8000ace0:	8f 08       	st.w	r7[0x0],r8
8000ace2:	6e 28       	ld.w	r8,r7[0x8]
8000ace4:	08 18       	sub	r8,r4
8000ace6:	8f 28       	st.w	r7[0x8],r8
8000ace8:	0a 16       	sub	r6,r5
8000acea:	c0 71       	brne	8000acf8 <__sfvwrite_r+0x280>
8000acec:	0e 9b       	mov	r11,r7
8000acee:	40 1c       	lddsp	r12,sp[0x4]
8000acf0:	fe b0 fc 8c 	rcall	8000a608 <_fflush_r>
8000acf4:	c0 91       	brne	8000ad06 <__sfvwrite_r+0x28e>
8000acf6:	50 06       	stdsp	sp[0x0],r6
8000acf8:	64 28       	ld.w	r8,r2[0x8]
8000acfa:	0a 18       	sub	r8,r5
8000acfc:	85 28       	st.w	r2[0x8],r8
8000acfe:	c0 90       	breq	8000ad10 <__sfvwrite_r+0x298>
8000ad00:	0a 11       	sub	r1,r5
8000ad02:	0a 03       	add	r3,r5
8000ad04:	ca 1b       	rjmp	8000ac46 <__sfvwrite_r+0x1ce>
8000ad06:	8e 68       	ld.sh	r8,r7[0xc]
8000ad08:	a7 a8       	sbr	r8,0x6
8000ad0a:	ae 68       	st.h	r7[0xc],r8
8000ad0c:	3f fc       	mov	r12,-1
8000ad0e:	c0 28       	rjmp	8000ad12 <__sfvwrite_r+0x29a>
8000ad10:	30 0c       	mov	r12,0
8000ad12:	2f dd       	sub	sp,-12
8000ad14:	d8 32       	popm	r0-r7,pc
8000ad16:	d7 03       	nop

8000ad18 <_fwalk>:
8000ad18:	d4 31       	pushm	r0-r7,lr
8000ad1a:	30 05       	mov	r5,0
8000ad1c:	16 91       	mov	r1,r11
8000ad1e:	f8 c7 ff 28 	sub	r7,r12,-216
8000ad22:	0a 92       	mov	r2,r5
8000ad24:	fe b0 fc f8 	rcall	8000a714 <__sfp_lock_acquire>
8000ad28:	3f f3       	mov	r3,-1
8000ad2a:	c1 68       	rjmp	8000ad56 <_fwalk+0x3e>
8000ad2c:	6e 26       	ld.w	r6,r7[0x8]
8000ad2e:	6e 14       	ld.w	r4,r7[0x4]
8000ad30:	2f 46       	sub	r6,-12
8000ad32:	c0 c8       	rjmp	8000ad4a <_fwalk+0x32>
8000ad34:	8c 08       	ld.sh	r8,r6[0x0]
8000ad36:	e4 08 19 00 	cp.h	r8,r2
8000ad3a:	c0 70       	breq	8000ad48 <_fwalk+0x30>
8000ad3c:	8c 18       	ld.sh	r8,r6[0x2]
8000ad3e:	e6 08 19 00 	cp.h	r8,r3
8000ad42:	c0 30       	breq	8000ad48 <_fwalk+0x30>
8000ad44:	5d 11       	icall	r1
8000ad46:	18 45       	or	r5,r12
8000ad48:	2a 46       	sub	r6,-92
8000ad4a:	20 14       	sub	r4,1
8000ad4c:	ec cc 00 0c 	sub	r12,r6,12
8000ad50:	58 04       	cp.w	r4,0
8000ad52:	cf 14       	brge	8000ad34 <_fwalk+0x1c>
8000ad54:	6e 07       	ld.w	r7,r7[0x0]
8000ad56:	58 07       	cp.w	r7,0
8000ad58:	ce a1       	brne	8000ad2c <_fwalk+0x14>
8000ad5a:	fe b0 fc de 	rcall	8000a716 <__sfp_lock_release>
8000ad5e:	0a 9c       	mov	r12,r5
8000ad60:	d8 32       	popm	r0-r7,pc
8000ad62:	d7 03       	nop

8000ad64 <_localeconv_r>:
8000ad64:	fe cc d9 f0 	sub	r12,pc,-9744
8000ad68:	5e fc       	retal	r12
8000ad6a:	d7 03       	nop

8000ad6c <__smakebuf_r>:
8000ad6c:	d4 21       	pushm	r4-r7,lr
8000ad6e:	20 fd       	sub	sp,60
8000ad70:	96 68       	ld.sh	r8,r11[0xc]
8000ad72:	16 97       	mov	r7,r11
8000ad74:	18 96       	mov	r6,r12
8000ad76:	e2 18 00 02 	andl	r8,0x2,COH
8000ad7a:	c3 c1       	brne	8000adf2 <__smakebuf_r+0x86>
8000ad7c:	96 7b       	ld.sh	r11,r11[0xe]
8000ad7e:	f0 0b 19 00 	cp.h	r11,r8
8000ad82:	c0 55       	brlt	8000ad8c <__smakebuf_r+0x20>
8000ad84:	1a 9a       	mov	r10,sp
8000ad86:	e0 a0 08 9d 	rcall	8000bec0 <_fstat_r>
8000ad8a:	c0 f4       	brge	8000ada8 <__smakebuf_r+0x3c>
8000ad8c:	8e 65       	ld.sh	r5,r7[0xc]
8000ad8e:	0a 98       	mov	r8,r5
8000ad90:	ab b8       	sbr	r8,0xb
8000ad92:	e2 15 00 80 	andl	r5,0x80,COH
8000ad96:	ae 68       	st.h	r7[0xc],r8
8000ad98:	30 04       	mov	r4,0
8000ad9a:	e0 68 04 00 	mov	r8,1024
8000ad9e:	f9 b5 01 40 	movne	r5,64
8000ada2:	f0 05 17 00 	moveq	r5,r8
8000ada6:	c1 c8       	rjmp	8000adde <__smakebuf_r+0x72>
8000ada8:	40 18       	lddsp	r8,sp[0x4]
8000adaa:	e2 18 f0 00 	andl	r8,0xf000,COH
8000adae:	e0 48 20 00 	cp.w	r8,8192
8000adb2:	5f 04       	sreq	r4
8000adb4:	e0 48 80 00 	cp.w	r8,32768
8000adb8:	c0 e1       	brne	8000add4 <__smakebuf_r+0x68>
8000adba:	6e b9       	ld.w	r9,r7[0x2c]
8000adbc:	fe c8 f1 e8 	sub	r8,pc,-3608
8000adc0:	10 39       	cp.w	r9,r8
8000adc2:	c0 91       	brne	8000add4 <__smakebuf_r+0x68>
8000adc4:	8e 68       	ld.sh	r8,r7[0xc]
8000adc6:	e0 65 04 00 	mov	r5,1024
8000adca:	ab a8       	sbr	r8,0xa
8000adcc:	ef 45 00 50 	st.w	r7[80],r5
8000add0:	ae 68       	st.h	r7[0xc],r8
8000add2:	c0 68       	rjmp	8000adde <__smakebuf_r+0x72>
8000add4:	8e 68       	ld.sh	r8,r7[0xc]
8000add6:	e0 65 04 00 	mov	r5,1024
8000adda:	ab b8       	sbr	r8,0xb
8000addc:	ae 68       	st.h	r7[0xc],r8
8000adde:	0a 9b       	mov	r11,r5
8000ade0:	0c 9c       	mov	r12,r6
8000ade2:	c2 bc       	rcall	8000ae38 <_malloc_r>
8000ade4:	8e 68       	ld.sh	r8,r7[0xc]
8000ade6:	c0 d1       	brne	8000ae00 <__smakebuf_r+0x94>
8000ade8:	ed b8 00 09 	bld	r8,0x9
8000adec:	c1 b0       	breq	8000ae22 <__smakebuf_r+0xb6>
8000adee:	a1 b8       	sbr	r8,0x1
8000adf0:	ae 68       	st.h	r7[0xc],r8
8000adf2:	ee c8 ff b9 	sub	r8,r7,-71
8000adf6:	8f 48       	st.w	r7[0x10],r8
8000adf8:	8f 08       	st.w	r7[0x0],r8
8000adfa:	30 18       	mov	r8,1
8000adfc:	8f 58       	st.w	r7[0x14],r8
8000adfe:	c1 28       	rjmp	8000ae22 <__smakebuf_r+0xb6>
8000ae00:	a7 b8       	sbr	r8,0x7
8000ae02:	8f 4c       	st.w	r7[0x10],r12
8000ae04:	ae 68       	st.h	r7[0xc],r8
8000ae06:	8f 55       	st.w	r7[0x14],r5
8000ae08:	fe c8 06 f0 	sub	r8,pc,1776
8000ae0c:	8f 0c       	st.w	r7[0x0],r12
8000ae0e:	8d a8       	st.w	r6[0x28],r8
8000ae10:	58 04       	cp.w	r4,0
8000ae12:	c0 80       	breq	8000ae22 <__smakebuf_r+0xb6>
8000ae14:	8e 7c       	ld.sh	r12,r7[0xe]
8000ae16:	e0 a0 07 47 	rcall	8000bca4 <isatty>
8000ae1a:	c0 40       	breq	8000ae22 <__smakebuf_r+0xb6>
8000ae1c:	8e 68       	ld.sh	r8,r7[0xc]
8000ae1e:	a1 a8       	sbr	r8,0x0
8000ae20:	ae 68       	st.h	r7[0xc],r8
8000ae22:	2f 1d       	sub	sp,-60
8000ae24:	d8 22       	popm	r4-r7,pc
8000ae26:	d7 03       	nop

8000ae28 <malloc>:
8000ae28:	d4 01       	pushm	lr
8000ae2a:	e0 68 00 f8 	mov	r8,248
8000ae2e:	18 9b       	mov	r11,r12
8000ae30:	70 0c       	ld.w	r12,r8[0x0]
8000ae32:	c0 3c       	rcall	8000ae38 <_malloc_r>
8000ae34:	d8 02       	popm	pc
8000ae36:	d7 03       	nop

8000ae38 <_malloc_r>:
8000ae38:	d4 31       	pushm	r0-r7,lr
8000ae3a:	f6 c8 ff f5 	sub	r8,r11,-11
8000ae3e:	18 95       	mov	r5,r12
8000ae40:	10 97       	mov	r7,r8
8000ae42:	e0 17 ff f8 	andl	r7,0xfff8
8000ae46:	59 68       	cp.w	r8,22
8000ae48:	f9 b7 08 10 	movls	r7,16
8000ae4c:	16 37       	cp.w	r7,r11
8000ae4e:	5f 38       	srlo	r8
8000ae50:	f1 e7 13 f8 	or	r8,r8,r7>>0x1f
8000ae54:	c0 50       	breq	8000ae5e <_malloc_r+0x26>
8000ae56:	30 c8       	mov	r8,12
8000ae58:	99 38       	st.w	r12[0xc],r8
8000ae5a:	e0 8f 01 f7 	bral	8000b248 <_malloc_r+0x410>
8000ae5e:	e0 a0 02 36 	rcall	8000b2ca <__malloc_lock>
8000ae62:	e0 47 01 f7 	cp.w	r7,503
8000ae66:	e0 8b 00 1d 	brhi	8000aea0 <_malloc_r+0x68>
8000ae6a:	ee 03 16 03 	lsr	r3,r7,0x3
8000ae6e:	e0 68 00 fc 	mov	r8,252
8000ae72:	f0 03 00 38 	add	r8,r8,r3<<0x3
8000ae76:	70 36       	ld.w	r6,r8[0xc]
8000ae78:	10 36       	cp.w	r6,r8
8000ae7a:	c0 61       	brne	8000ae86 <_malloc_r+0x4e>
8000ae7c:	ec c8 ff f8 	sub	r8,r6,-8
8000ae80:	70 36       	ld.w	r6,r8[0xc]
8000ae82:	10 36       	cp.w	r6,r8
8000ae84:	c0 c0       	breq	8000ae9c <_malloc_r+0x64>
8000ae86:	6c 18       	ld.w	r8,r6[0x4]
8000ae88:	e0 18 ff fc 	andl	r8,0xfffc
8000ae8c:	6c 3a       	ld.w	r10,r6[0xc]
8000ae8e:	ec 08 00 09 	add	r9,r6,r8
8000ae92:	0a 9c       	mov	r12,r5
8000ae94:	6c 28       	ld.w	r8,r6[0x8]
8000ae96:	95 28       	st.w	r10[0x8],r8
8000ae98:	91 3a       	st.w	r8[0xc],r10
8000ae9a:	c4 78       	rjmp	8000af28 <_malloc_r+0xf0>
8000ae9c:	2f e3       	sub	r3,-2
8000ae9e:	c4 d8       	rjmp	8000af38 <_malloc_r+0x100>
8000aea0:	ee 03 16 09 	lsr	r3,r7,0x9
8000aea4:	c0 41       	brne	8000aeac <_malloc_r+0x74>
8000aea6:	ee 03 16 03 	lsr	r3,r7,0x3
8000aeaa:	c2 68       	rjmp	8000aef6 <_malloc_r+0xbe>
8000aeac:	58 43       	cp.w	r3,4
8000aeae:	e0 8b 00 06 	brhi	8000aeba <_malloc_r+0x82>
8000aeb2:	ee 03 16 06 	lsr	r3,r7,0x6
8000aeb6:	2c 83       	sub	r3,-56
8000aeb8:	c1 f8       	rjmp	8000aef6 <_malloc_r+0xbe>
8000aeba:	59 43       	cp.w	r3,20
8000aebc:	e0 8b 00 04 	brhi	8000aec4 <_malloc_r+0x8c>
8000aec0:	2a 53       	sub	r3,-91
8000aec2:	c1 a8       	rjmp	8000aef6 <_malloc_r+0xbe>
8000aec4:	e0 43 00 54 	cp.w	r3,84
8000aec8:	e0 8b 00 06 	brhi	8000aed4 <_malloc_r+0x9c>
8000aecc:	ee 03 16 0c 	lsr	r3,r7,0xc
8000aed0:	29 23       	sub	r3,-110
8000aed2:	c1 28       	rjmp	8000aef6 <_malloc_r+0xbe>
8000aed4:	e0 43 01 54 	cp.w	r3,340
8000aed8:	e0 8b 00 06 	brhi	8000aee4 <_malloc_r+0xac>
8000aedc:	ee 03 16 0f 	lsr	r3,r7,0xf
8000aee0:	28 93       	sub	r3,-119
8000aee2:	c0 a8       	rjmp	8000aef6 <_malloc_r+0xbe>
8000aee4:	e0 43 05 54 	cp.w	r3,1364
8000aee8:	e0 88 00 04 	brls	8000aef0 <_malloc_r+0xb8>
8000aeec:	37 e3       	mov	r3,126
8000aeee:	c0 48       	rjmp	8000aef6 <_malloc_r+0xbe>
8000aef0:	ee 03 16 12 	lsr	r3,r7,0x12
8000aef4:	28 43       	sub	r3,-124
8000aef6:	e0 6a 00 fc 	mov	r10,252
8000aefa:	f4 03 00 3a 	add	r10,r10,r3<<0x3
8000aefe:	74 36       	ld.w	r6,r10[0xc]
8000af00:	c1 98       	rjmp	8000af32 <_malloc_r+0xfa>
8000af02:	6c 19       	ld.w	r9,r6[0x4]
8000af04:	e0 19 ff fc 	andl	r9,0xfffc
8000af08:	f2 07 01 0b 	sub	r11,r9,r7
8000af0c:	58 fb       	cp.w	r11,15
8000af0e:	e0 8a 00 04 	brle	8000af16 <_malloc_r+0xde>
8000af12:	20 13       	sub	r3,1
8000af14:	c1 18       	rjmp	8000af36 <_malloc_r+0xfe>
8000af16:	6c 38       	ld.w	r8,r6[0xc]
8000af18:	58 0b       	cp.w	r11,0
8000af1a:	c0 b5       	brlt	8000af30 <_malloc_r+0xf8>
8000af1c:	6c 2a       	ld.w	r10,r6[0x8]
8000af1e:	ec 09 00 09 	add	r9,r6,r9
8000af22:	0a 9c       	mov	r12,r5
8000af24:	91 2a       	st.w	r8[0x8],r10
8000af26:	95 38       	st.w	r10[0xc],r8
8000af28:	72 18       	ld.w	r8,r9[0x4]
8000af2a:	a1 a8       	sbr	r8,0x0
8000af2c:	93 18       	st.w	r9[0x4],r8
8000af2e:	cb c8       	rjmp	8000b0a6 <_malloc_r+0x26e>
8000af30:	10 96       	mov	r6,r8
8000af32:	14 36       	cp.w	r6,r10
8000af34:	ce 71       	brne	8000af02 <_malloc_r+0xca>
8000af36:	2f f3       	sub	r3,-1
8000af38:	e0 6a 00 fc 	mov	r10,252
8000af3c:	f4 cc ff f8 	sub	r12,r10,-8
8000af40:	78 26       	ld.w	r6,r12[0x8]
8000af42:	18 36       	cp.w	r6,r12
8000af44:	c6 c0       	breq	8000b01c <_malloc_r+0x1e4>
8000af46:	6c 19       	ld.w	r9,r6[0x4]
8000af48:	e0 19 ff fc 	andl	r9,0xfffc
8000af4c:	f2 07 01 08 	sub	r8,r9,r7
8000af50:	58 f8       	cp.w	r8,15
8000af52:	e0 89 00 8f 	brgt	8000b070 <_malloc_r+0x238>
8000af56:	99 3c       	st.w	r12[0xc],r12
8000af58:	99 2c       	st.w	r12[0x8],r12
8000af5a:	58 08       	cp.w	r8,0
8000af5c:	c0 55       	brlt	8000af66 <_malloc_r+0x12e>
8000af5e:	ec 09 00 09 	add	r9,r6,r9
8000af62:	0a 9c       	mov	r12,r5
8000af64:	ce 2b       	rjmp	8000af28 <_malloc_r+0xf0>
8000af66:	e0 49 01 ff 	cp.w	r9,511
8000af6a:	e0 8b 00 13 	brhi	8000af90 <_malloc_r+0x158>
8000af6e:	a3 99       	lsr	r9,0x3
8000af70:	f4 09 00 38 	add	r8,r10,r9<<0x3
8000af74:	70 2b       	ld.w	r11,r8[0x8]
8000af76:	8d 38       	st.w	r6[0xc],r8
8000af78:	8d 2b       	st.w	r6[0x8],r11
8000af7a:	97 36       	st.w	r11[0xc],r6
8000af7c:	91 26       	st.w	r8[0x8],r6
8000af7e:	a3 49       	asr	r9,0x2
8000af80:	74 18       	ld.w	r8,r10[0x4]
8000af82:	30 1b       	mov	r11,1
8000af84:	f6 09 09 49 	lsl	r9,r11,r9
8000af88:	f1 e9 10 09 	or	r9,r8,r9
8000af8c:	95 19       	st.w	r10[0x4],r9
8000af8e:	c4 78       	rjmp	8000b01c <_malloc_r+0x1e4>
8000af90:	f2 0a 16 09 	lsr	r10,r9,0x9
8000af94:	58 4a       	cp.w	r10,4
8000af96:	e0 8b 00 07 	brhi	8000afa4 <_malloc_r+0x16c>
8000af9a:	f2 0a 16 06 	lsr	r10,r9,0x6
8000af9e:	2c 8a       	sub	r10,-56
8000afa0:	c2 08       	rjmp	8000afe0 <_malloc_r+0x1a8>
8000afa2:	d7 03       	nop
8000afa4:	59 4a       	cp.w	r10,20
8000afa6:	e0 8b 00 04 	brhi	8000afae <_malloc_r+0x176>
8000afaa:	2a 5a       	sub	r10,-91
8000afac:	c1 a8       	rjmp	8000afe0 <_malloc_r+0x1a8>
8000afae:	e0 4a 00 54 	cp.w	r10,84
8000afb2:	e0 8b 00 06 	brhi	8000afbe <_malloc_r+0x186>
8000afb6:	f2 0a 16 0c 	lsr	r10,r9,0xc
8000afba:	29 2a       	sub	r10,-110
8000afbc:	c1 28       	rjmp	8000afe0 <_malloc_r+0x1a8>
8000afbe:	e0 4a 01 54 	cp.w	r10,340
8000afc2:	e0 8b 00 06 	brhi	8000afce <_malloc_r+0x196>
8000afc6:	f2 0a 16 0f 	lsr	r10,r9,0xf
8000afca:	28 9a       	sub	r10,-119
8000afcc:	c0 a8       	rjmp	8000afe0 <_malloc_r+0x1a8>
8000afce:	e0 4a 05 54 	cp.w	r10,1364
8000afd2:	e0 88 00 04 	brls	8000afda <_malloc_r+0x1a2>
8000afd6:	37 ea       	mov	r10,126
8000afd8:	c0 48       	rjmp	8000afe0 <_malloc_r+0x1a8>
8000afda:	f2 0a 16 12 	lsr	r10,r9,0x12
8000afde:	28 4a       	sub	r10,-124
8000afe0:	e0 6b 00 fc 	mov	r11,252
8000afe4:	f6 0a 00 34 	add	r4,r11,r10<<0x3
8000afe8:	68 28       	ld.w	r8,r4[0x8]
8000afea:	08 38       	cp.w	r8,r4
8000afec:	c0 e1       	brne	8000b008 <_malloc_r+0x1d0>
8000afee:	76 19       	ld.w	r9,r11[0x4]
8000aff0:	a3 4a       	asr	r10,0x2
8000aff2:	30 1e       	mov	lr,1
8000aff4:	fc 0a 09 4a 	lsl	r10,lr,r10
8000aff8:	f3 ea 10 0a 	or	r10,r9,r10
8000affc:	10 99       	mov	r9,r8
8000affe:	97 1a       	st.w	r11[0x4],r10
8000b000:	c0 a8       	rjmp	8000b014 <_malloc_r+0x1dc>
8000b002:	70 28       	ld.w	r8,r8[0x8]
8000b004:	08 38       	cp.w	r8,r4
8000b006:	c0 60       	breq	8000b012 <_malloc_r+0x1da>
8000b008:	70 1a       	ld.w	r10,r8[0x4]
8000b00a:	e0 1a ff fc 	andl	r10,0xfffc
8000b00e:	14 39       	cp.w	r9,r10
8000b010:	cf 93       	brcs	8000b002 <_malloc_r+0x1ca>
8000b012:	70 39       	ld.w	r9,r8[0xc]
8000b014:	8d 39       	st.w	r6[0xc],r9
8000b016:	8d 28       	st.w	r6[0x8],r8
8000b018:	91 36       	st.w	r8[0xc],r6
8000b01a:	93 26       	st.w	r9[0x8],r6
8000b01c:	e6 08 14 02 	asr	r8,r3,0x2
8000b020:	30 1b       	mov	r11,1
8000b022:	e0 64 00 fc 	mov	r4,252
8000b026:	f6 08 09 4b 	lsl	r11,r11,r8
8000b02a:	68 18       	ld.w	r8,r4[0x4]
8000b02c:	10 3b       	cp.w	r11,r8
8000b02e:	e0 8b 00 69 	brhi	8000b100 <_malloc_r+0x2c8>
8000b032:	f7 e8 00 09 	and	r9,r11,r8
8000b036:	c0 b1       	brne	8000b04c <_malloc_r+0x214>
8000b038:	e0 13 ff fc 	andl	r3,0xfffc
8000b03c:	a1 7b       	lsl	r11,0x1
8000b03e:	2f c3       	sub	r3,-4
8000b040:	c0 38       	rjmp	8000b046 <_malloc_r+0x20e>
8000b042:	2f c3       	sub	r3,-4
8000b044:	a1 7b       	lsl	r11,0x1
8000b046:	f7 e8 00 09 	and	r9,r11,r8
8000b04a:	cf c0       	breq	8000b042 <_malloc_r+0x20a>
8000b04c:	e8 03 00 3e 	add	lr,r4,r3<<0x3
8000b050:	06 92       	mov	r2,r3
8000b052:	1c 91       	mov	r1,lr
8000b054:	62 36       	ld.w	r6,r1[0xc]
8000b056:	c2 d8       	rjmp	8000b0b0 <_malloc_r+0x278>
8000b058:	6c 1a       	ld.w	r10,r6[0x4]
8000b05a:	e0 1a ff fc 	andl	r10,0xfffc
8000b05e:	f4 07 01 08 	sub	r8,r10,r7
8000b062:	58 f8       	cp.w	r8,15
8000b064:	e0 8a 00 15 	brle	8000b08e <_malloc_r+0x256>
8000b068:	6c 3a       	ld.w	r10,r6[0xc]
8000b06a:	6c 29       	ld.w	r9,r6[0x8]
8000b06c:	95 29       	st.w	r10[0x8],r9
8000b06e:	93 3a       	st.w	r9[0xc],r10
8000b070:	0e 99       	mov	r9,r7
8000b072:	ec 07 00 07 	add	r7,r6,r7
8000b076:	a1 a9       	sbr	r9,0x0
8000b078:	99 37       	st.w	r12[0xc],r7
8000b07a:	99 27       	st.w	r12[0x8],r7
8000b07c:	8d 19       	st.w	r6[0x4],r9
8000b07e:	ee 08 09 08 	st.w	r7[r8],r8
8000b082:	8f 2c       	st.w	r7[0x8],r12
8000b084:	8f 3c       	st.w	r7[0xc],r12
8000b086:	a1 a8       	sbr	r8,0x0
8000b088:	0a 9c       	mov	r12,r5
8000b08a:	8f 18       	st.w	r7[0x4],r8
8000b08c:	c0 d8       	rjmp	8000b0a6 <_malloc_r+0x26e>
8000b08e:	6c 39       	ld.w	r9,r6[0xc]
8000b090:	58 08       	cp.w	r8,0
8000b092:	c0 e5       	brlt	8000b0ae <_malloc_r+0x276>
8000b094:	ec 0a 00 0a 	add	r10,r6,r10
8000b098:	74 18       	ld.w	r8,r10[0x4]
8000b09a:	a1 a8       	sbr	r8,0x0
8000b09c:	0a 9c       	mov	r12,r5
8000b09e:	95 18       	st.w	r10[0x4],r8
8000b0a0:	6c 28       	ld.w	r8,r6[0x8]
8000b0a2:	93 28       	st.w	r9[0x8],r8
8000b0a4:	91 39       	st.w	r8[0xc],r9
8000b0a6:	c1 3d       	rcall	8000b2cc <__malloc_unlock>
8000b0a8:	ec cc ff f8 	sub	r12,r6,-8
8000b0ac:	d8 32       	popm	r0-r7,pc
8000b0ae:	12 96       	mov	r6,r9
8000b0b0:	02 36       	cp.w	r6,r1
8000b0b2:	cd 31       	brne	8000b058 <_malloc_r+0x220>
8000b0b4:	2f f2       	sub	r2,-1
8000b0b6:	f1 d2 c0 02 	bfextu	r8,r2,0x0,0x2
8000b0ba:	c0 30       	breq	8000b0c0 <_malloc_r+0x288>
8000b0bc:	2f 81       	sub	r1,-8
8000b0be:	cc bb       	rjmp	8000b054 <_malloc_r+0x21c>
8000b0c0:	1c 98       	mov	r8,lr
8000b0c2:	f3 d3 c0 02 	bfextu	r9,r3,0x0,0x2
8000b0c6:	c0 81       	brne	8000b0d6 <_malloc_r+0x29e>
8000b0c8:	68 19       	ld.w	r9,r4[0x4]
8000b0ca:	f6 08 11 ff 	rsub	r8,r11,-1
8000b0ce:	f3 e8 00 08 	and	r8,r9,r8
8000b0d2:	89 18       	st.w	r4[0x4],r8
8000b0d4:	c0 78       	rjmp	8000b0e2 <_malloc_r+0x2aa>
8000b0d6:	f0 c9 00 08 	sub	r9,r8,8
8000b0da:	20 13       	sub	r3,1
8000b0dc:	70 08       	ld.w	r8,r8[0x0]
8000b0de:	12 38       	cp.w	r8,r9
8000b0e0:	cf 10       	breq	8000b0c2 <_malloc_r+0x28a>
8000b0e2:	a1 7b       	lsl	r11,0x1
8000b0e4:	68 18       	ld.w	r8,r4[0x4]
8000b0e6:	10 3b       	cp.w	r11,r8
8000b0e8:	e0 8b 00 0c 	brhi	8000b100 <_malloc_r+0x2c8>
8000b0ec:	58 0b       	cp.w	r11,0
8000b0ee:	c0 90       	breq	8000b100 <_malloc_r+0x2c8>
8000b0f0:	04 93       	mov	r3,r2
8000b0f2:	c0 38       	rjmp	8000b0f8 <_malloc_r+0x2c0>
8000b0f4:	2f c3       	sub	r3,-4
8000b0f6:	a1 7b       	lsl	r11,0x1
8000b0f8:	f7 e8 00 09 	and	r9,r11,r8
8000b0fc:	ca 81       	brne	8000b04c <_malloc_r+0x214>
8000b0fe:	cf bb       	rjmp	8000b0f4 <_malloc_r+0x2bc>
8000b100:	68 23       	ld.w	r3,r4[0x8]
8000b102:	66 12       	ld.w	r2,r3[0x4]
8000b104:	e0 12 ff fc 	andl	r2,0xfffc
8000b108:	0e 32       	cp.w	r2,r7
8000b10a:	5f 39       	srlo	r9
8000b10c:	e4 07 01 08 	sub	r8,r2,r7
8000b110:	58 f8       	cp.w	r8,15
8000b112:	5f aa       	srle	r10
8000b114:	f5 e9 10 09 	or	r9,r10,r9
8000b118:	e0 80 00 9a 	breq	8000b24c <_malloc_r+0x414>
8000b11c:	e0 68 06 34 	mov	r8,1588
8000b120:	70 01       	ld.w	r1,r8[0x0]
8000b122:	e0 68 05 08 	mov	r8,1288
8000b126:	2f 01       	sub	r1,-16
8000b128:	70 08       	ld.w	r8,r8[0x0]
8000b12a:	0e 01       	add	r1,r7
8000b12c:	5b f8       	cp.w	r8,-1
8000b12e:	c0 40       	breq	8000b136 <_malloc_r+0x2fe>
8000b130:	28 11       	sub	r1,-127
8000b132:	e0 11 ff 80 	andl	r1,0xff80
8000b136:	02 9b       	mov	r11,r1
8000b138:	0a 9c       	mov	r12,r5
8000b13a:	e0 a0 05 39 	rcall	8000bbac <_sbrk_r>
8000b13e:	18 96       	mov	r6,r12
8000b140:	5b fc       	cp.w	r12,-1
8000b142:	c7 50       	breq	8000b22c <_malloc_r+0x3f4>
8000b144:	e6 02 00 08 	add	r8,r3,r2
8000b148:	10 3c       	cp.w	r12,r8
8000b14a:	c0 32       	brcc	8000b150 <_malloc_r+0x318>
8000b14c:	08 33       	cp.w	r3,r4
8000b14e:	c6 f1       	brne	8000b22c <_malloc_r+0x3f4>
8000b150:	e0 6a 06 38 	mov	r10,1592
8000b154:	74 09       	ld.w	r9,r10[0x0]
8000b156:	e2 09 00 09 	add	r9,r1,r9
8000b15a:	95 09       	st.w	r10[0x0],r9
8000b15c:	10 36       	cp.w	r6,r8
8000b15e:	c0 a1       	brne	8000b172 <_malloc_r+0x33a>
8000b160:	f5 d6 c0 07 	bfextu	r10,r6,0x0,0x7
8000b164:	c0 71       	brne	8000b172 <_malloc_r+0x33a>
8000b166:	e2 02 00 02 	add	r2,r1,r2
8000b16a:	68 28       	ld.w	r8,r4[0x8]
8000b16c:	a1 a2       	sbr	r2,0x0
8000b16e:	91 12       	st.w	r8[0x4],r2
8000b170:	c4 f8       	rjmp	8000b20e <_malloc_r+0x3d6>
8000b172:	e0 6a 05 08 	mov	r10,1288
8000b176:	74 0b       	ld.w	r11,r10[0x0]
8000b178:	5b fb       	cp.w	r11,-1
8000b17a:	c0 31       	brne	8000b180 <_malloc_r+0x348>
8000b17c:	95 06       	st.w	r10[0x0],r6
8000b17e:	c0 78       	rjmp	8000b18c <_malloc_r+0x354>
8000b180:	ec 09 00 09 	add	r9,r6,r9
8000b184:	e0 6a 06 38 	mov	r10,1592
8000b188:	10 19       	sub	r9,r8
8000b18a:	95 09       	st.w	r10[0x0],r9
8000b18c:	f1 d6 c0 03 	bfextu	r8,r6,0x0,0x3
8000b190:	f0 09 11 08 	rsub	r9,r8,8
8000b194:	58 08       	cp.w	r8,0
8000b196:	f2 08 17 10 	movne	r8,r9
8000b19a:	ed d8 e1 06 	addne	r6,r6,r8
8000b19e:	28 08       	sub	r8,-128
8000b1a0:	ec 01 00 01 	add	r1,r6,r1
8000b1a4:	0a 9c       	mov	r12,r5
8000b1a6:	e3 d1 c0 07 	bfextu	r1,r1,0x0,0x7
8000b1aa:	f0 01 01 01 	sub	r1,r8,r1
8000b1ae:	02 9b       	mov	r11,r1
8000b1b0:	e0 a0 04 fe 	rcall	8000bbac <_sbrk_r>
8000b1b4:	e0 68 06 38 	mov	r8,1592
8000b1b8:	5b fc       	cp.w	r12,-1
8000b1ba:	ec 0c 17 00 	moveq	r12,r6
8000b1be:	f9 b1 00 00 	moveq	r1,0
8000b1c2:	70 09       	ld.w	r9,r8[0x0]
8000b1c4:	0c 1c       	sub	r12,r6
8000b1c6:	89 26       	st.w	r4[0x8],r6
8000b1c8:	02 0c       	add	r12,r1
8000b1ca:	12 01       	add	r1,r9
8000b1cc:	a1 ac       	sbr	r12,0x0
8000b1ce:	91 01       	st.w	r8[0x0],r1
8000b1d0:	8d 1c       	st.w	r6[0x4],r12
8000b1d2:	08 33       	cp.w	r3,r4
8000b1d4:	c1 d0       	breq	8000b20e <_malloc_r+0x3d6>
8000b1d6:	58 f2       	cp.w	r2,15
8000b1d8:	e0 8b 00 05 	brhi	8000b1e2 <_malloc_r+0x3aa>
8000b1dc:	30 18       	mov	r8,1
8000b1de:	8d 18       	st.w	r6[0x4],r8
8000b1e0:	c2 68       	rjmp	8000b22c <_malloc_r+0x3f4>
8000b1e2:	30 59       	mov	r9,5
8000b1e4:	20 c2       	sub	r2,12
8000b1e6:	e0 12 ff f8 	andl	r2,0xfff8
8000b1ea:	e6 02 00 08 	add	r8,r3,r2
8000b1ee:	91 29       	st.w	r8[0x8],r9
8000b1f0:	91 19       	st.w	r8[0x4],r9
8000b1f2:	66 18       	ld.w	r8,r3[0x4]
8000b1f4:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
8000b1f8:	e5 e8 10 08 	or	r8,r2,r8
8000b1fc:	87 18       	st.w	r3[0x4],r8
8000b1fe:	58 f2       	cp.w	r2,15
8000b200:	e0 88 00 07 	brls	8000b20e <_malloc_r+0x3d6>
8000b204:	e6 cb ff f8 	sub	r11,r3,-8
8000b208:	0a 9c       	mov	r12,r5
8000b20a:	fe b0 fb 71 	rcall	8000a8ec <_free_r>
8000b20e:	e0 69 06 30 	mov	r9,1584
8000b212:	72 0a       	ld.w	r10,r9[0x0]
8000b214:	e0 68 06 38 	mov	r8,1592
8000b218:	70 08       	ld.w	r8,r8[0x0]
8000b21a:	14 38       	cp.w	r8,r10
8000b21c:	f3 f8 ba 00 	st.whi	r9[0x0],r8
8000b220:	e0 69 06 2c 	mov	r9,1580
8000b224:	72 0a       	ld.w	r10,r9[0x0]
8000b226:	14 38       	cp.w	r8,r10
8000b228:	f3 f8 ba 00 	st.whi	r9[0x0],r8
8000b22c:	68 28       	ld.w	r8,r4[0x8]
8000b22e:	70 18       	ld.w	r8,r8[0x4]
8000b230:	e0 18 ff fc 	andl	r8,0xfffc
8000b234:	0e 38       	cp.w	r8,r7
8000b236:	5f 39       	srlo	r9
8000b238:	0e 18       	sub	r8,r7
8000b23a:	58 f8       	cp.w	r8,15
8000b23c:	5f aa       	srle	r10
8000b23e:	f5 e9 10 09 	or	r9,r10,r9
8000b242:	c0 50       	breq	8000b24c <_malloc_r+0x414>
8000b244:	0a 9c       	mov	r12,r5
8000b246:	c4 3c       	rcall	8000b2cc <__malloc_unlock>
8000b248:	d8 3a       	popm	r0-r7,pc,r12=0
8000b24a:	d7 03       	nop
8000b24c:	68 26       	ld.w	r6,r4[0x8]
8000b24e:	a1 a8       	sbr	r8,0x0
8000b250:	0e 99       	mov	r9,r7
8000b252:	a1 a9       	sbr	r9,0x0
8000b254:	8d 19       	st.w	r6[0x4],r9
8000b256:	ec 07 00 07 	add	r7,r6,r7
8000b25a:	0a 9c       	mov	r12,r5
8000b25c:	89 27       	st.w	r4[0x8],r7
8000b25e:	8f 18       	st.w	r7[0x4],r8
8000b260:	c3 6c       	rcall	8000b2cc <__malloc_unlock>
8000b262:	ec cc ff f8 	sub	r12,r6,-8
8000b266:	d8 32       	popm	r0-r7,pc

8000b268 <memchr>:
8000b268:	f7 db c0 08 	bfextu	r11,r11,0x0,0x8
8000b26c:	c0 68       	rjmp	8000b278 <memchr+0x10>
8000b26e:	20 1a       	sub	r10,1
8000b270:	19 88       	ld.ub	r8,r12[0x0]
8000b272:	16 38       	cp.w	r8,r11
8000b274:	5e 0c       	reteq	r12
8000b276:	2f fc       	sub	r12,-1
8000b278:	58 0a       	cp.w	r10,0
8000b27a:	cf a1       	brne	8000b26e <memchr+0x6>
8000b27c:	5e fa       	retal	r10

8000b27e <memmove>:
8000b27e:	d4 01       	pushm	lr
8000b280:	18 3b       	cp.w	r11,r12
8000b282:	c1 92       	brcc	8000b2b4 <memmove+0x36>
8000b284:	f6 0a 00 09 	add	r9,r11,r10
8000b288:	12 3c       	cp.w	r12,r9
8000b28a:	c1 52       	brcc	8000b2b4 <memmove+0x36>
8000b28c:	f8 0a 00 0b 	add	r11,r12,r10
8000b290:	30 08       	mov	r8,0
8000b292:	c0 68       	rjmp	8000b29e <memmove+0x20>
8000b294:	f2 08 07 0e 	ld.ub	lr,r9[r8]
8000b298:	20 1a       	sub	r10,1
8000b29a:	f6 08 0b 0e 	st.b	r11[r8],lr
8000b29e:	20 18       	sub	r8,1
8000b2a0:	58 0a       	cp.w	r10,0
8000b2a2:	cf 91       	brne	8000b294 <memmove+0x16>
8000b2a4:	d8 02       	popm	pc
8000b2a6:	f6 08 07 09 	ld.ub	r9,r11[r8]
8000b2aa:	20 1a       	sub	r10,1
8000b2ac:	f8 08 0b 09 	st.b	r12[r8],r9
8000b2b0:	2f f8       	sub	r8,-1
8000b2b2:	c0 28       	rjmp	8000b2b6 <memmove+0x38>
8000b2b4:	30 08       	mov	r8,0
8000b2b6:	58 0a       	cp.w	r10,0
8000b2b8:	cf 71       	brne	8000b2a6 <memmove+0x28>
8000b2ba:	d8 02       	popm	pc

8000b2bc <memset>:
8000b2bc:	18 98       	mov	r8,r12
8000b2be:	c0 38       	rjmp	8000b2c4 <memset+0x8>
8000b2c0:	10 cb       	st.b	r8++,r11
8000b2c2:	20 1a       	sub	r10,1
8000b2c4:	58 0a       	cp.w	r10,0
8000b2c6:	cf d1       	brne	8000b2c0 <memset+0x4>
8000b2c8:	5e fc       	retal	r12

8000b2ca <__malloc_lock>:
8000b2ca:	5e fc       	retal	r12

8000b2cc <__malloc_unlock>:
8000b2cc:	5e fc       	retal	r12

8000b2ce <__hi0bits>:
8000b2ce:	18 98       	mov	r8,r12
8000b2d0:	e0 1c 00 00 	andl	r12,0x0
8000b2d4:	f0 09 15 10 	lsl	r9,r8,0x10
8000b2d8:	58 0c       	cp.w	r12,0
8000b2da:	f2 08 17 00 	moveq	r8,r9
8000b2de:	f9 bc 00 10 	moveq	r12,16
8000b2e2:	f9 bc 01 00 	movne	r12,0
8000b2e6:	10 9a       	mov	r10,r8
8000b2e8:	f0 09 15 08 	lsl	r9,r8,0x8
8000b2ec:	e6 1a ff 00 	andh	r10,0xff00,COH
8000b2f0:	f7 bc 00 f8 	subeq	r12,-8
8000b2f4:	f2 08 17 00 	moveq	r8,r9
8000b2f8:	10 9a       	mov	r10,r8
8000b2fa:	f0 09 15 04 	lsl	r9,r8,0x4
8000b2fe:	e6 1a f0 00 	andh	r10,0xf000,COH
8000b302:	f7 bc 00 fc 	subeq	r12,-4
8000b306:	f2 08 17 00 	moveq	r8,r9
8000b30a:	10 9a       	mov	r10,r8
8000b30c:	f0 09 15 02 	lsl	r9,r8,0x2
8000b310:	e6 1a c0 00 	andh	r10,0xc000,COH
8000b314:	f7 bc 00 fe 	subeq	r12,-2
8000b318:	f2 08 17 00 	moveq	r8,r9
8000b31c:	58 08       	cp.w	r8,0
8000b31e:	5e 5c       	retlt	r12
8000b320:	ed b8 00 1e 	bld	r8,0x1e
8000b324:	f9 bc 01 20 	movne	r12,32
8000b328:	f7 bc 00 ff 	subeq	r12,-1
8000b32c:	5e fc       	retal	r12

8000b32e <__lo0bits>:
8000b32e:	18 99       	mov	r9,r12
8000b330:	78 08       	ld.w	r8,r12[0x0]
8000b332:	f9 d8 c0 03 	bfextu	r12,r8,0x0,0x3
8000b336:	c1 50       	breq	8000b360 <__lo0bits+0x32>
8000b338:	ed b8 00 00 	bld	r8,0x0
8000b33c:	c0 21       	brne	8000b340 <__lo0bits+0x12>
8000b33e:	5e fd       	retal	0
8000b340:	10 9b       	mov	r11,r8
8000b342:	f0 0a 16 01 	lsr	r10,r8,0x1
8000b346:	e2 1b 00 02 	andl	r11,0x2,COH
8000b34a:	a3 88       	lsr	r8,0x2
8000b34c:	58 0b       	cp.w	r11,0
8000b34e:	f3 fa 1a 00 	st.wne	r9[0x0],r10
8000b352:	f9 bc 01 01 	movne	r12,1
8000b356:	f3 f8 0a 00 	st.weq	r9[0x0],r8
8000b35a:	f9 bc 00 02 	moveq	r12,2
8000b35e:	5e fc       	retal	r12
8000b360:	f5 d8 c0 10 	bfextu	r10,r8,0x0,0x10
8000b364:	f0 0b 16 10 	lsr	r11,r8,0x10
8000b368:	58 0a       	cp.w	r10,0
8000b36a:	f6 08 17 00 	moveq	r8,r11
8000b36e:	f9 bc 00 10 	moveq	r12,16
8000b372:	f7 d8 c0 08 	bfextu	r11,r8,0x0,0x8
8000b376:	f0 0a 16 08 	lsr	r10,r8,0x8
8000b37a:	58 0b       	cp.w	r11,0
8000b37c:	f7 bc 00 f8 	subeq	r12,-8
8000b380:	f4 08 17 00 	moveq	r8,r10
8000b384:	f7 d8 c0 04 	bfextu	r11,r8,0x0,0x4
8000b388:	f0 0a 16 04 	lsr	r10,r8,0x4
8000b38c:	58 0b       	cp.w	r11,0
8000b38e:	f7 bc 00 fc 	subeq	r12,-4
8000b392:	f4 08 17 00 	moveq	r8,r10
8000b396:	f7 d8 c0 02 	bfextu	r11,r8,0x0,0x2
8000b39a:	f0 0a 16 02 	lsr	r10,r8,0x2
8000b39e:	58 0b       	cp.w	r11,0
8000b3a0:	f7 bc 00 fe 	subeq	r12,-2
8000b3a4:	f4 08 17 00 	moveq	r8,r10
8000b3a8:	ed b8 00 00 	bld	r8,0x0
8000b3ac:	c0 60       	breq	8000b3b8 <__lo0bits+0x8a>
8000b3ae:	a1 98       	lsr	r8,0x1
8000b3b0:	c0 31       	brne	8000b3b6 <__lo0bits+0x88>
8000b3b2:	32 0c       	mov	r12,32
8000b3b4:	5e fc       	retal	r12
8000b3b6:	2f fc       	sub	r12,-1
8000b3b8:	93 08       	st.w	r9[0x0],r8
8000b3ba:	5e fc       	retal	r12

8000b3bc <__mcmp>:
8000b3bc:	d4 01       	pushm	lr
8000b3be:	18 98       	mov	r8,r12
8000b3c0:	76 49       	ld.w	r9,r11[0x10]
8000b3c2:	78 4c       	ld.w	r12,r12[0x10]
8000b3c4:	12 1c       	sub	r12,r9
8000b3c6:	c1 31       	brne	8000b3ec <__mcmp+0x30>
8000b3c8:	2f b9       	sub	r9,-5
8000b3ca:	a3 69       	lsl	r9,0x2
8000b3cc:	12 0b       	add	r11,r9
8000b3ce:	f0 09 00 09 	add	r9,r8,r9
8000b3d2:	2e c8       	sub	r8,-20
8000b3d4:	13 4e       	ld.w	lr,--r9
8000b3d6:	17 4a       	ld.w	r10,--r11
8000b3d8:	14 3e       	cp.w	lr,r10
8000b3da:	c0 60       	breq	8000b3e6 <__mcmp+0x2a>
8000b3dc:	f9 bc 03 ff 	movlo	r12,-1
8000b3e0:	f9 bc 02 01 	movhs	r12,1
8000b3e4:	d8 02       	popm	pc
8000b3e6:	10 39       	cp.w	r9,r8
8000b3e8:	fe 9b ff f6 	brhi	8000b3d4 <__mcmp+0x18>
8000b3ec:	d8 02       	popm	pc
8000b3ee:	d7 03       	nop

8000b3f0 <_Bfree>:
8000b3f0:	d4 21       	pushm	r4-r7,lr
8000b3f2:	18 97       	mov	r7,r12
8000b3f4:	16 95       	mov	r5,r11
8000b3f6:	78 96       	ld.w	r6,r12[0x24]
8000b3f8:	58 06       	cp.w	r6,0
8000b3fa:	c0 91       	brne	8000b40c <_Bfree+0x1c>
8000b3fc:	31 0c       	mov	r12,16
8000b3fe:	fe b0 fd 15 	rcall	8000ae28 <malloc>
8000b402:	99 36       	st.w	r12[0xc],r6
8000b404:	8f 9c       	st.w	r7[0x24],r12
8000b406:	99 16       	st.w	r12[0x4],r6
8000b408:	99 26       	st.w	r12[0x8],r6
8000b40a:	99 06       	st.w	r12[0x0],r6
8000b40c:	58 05       	cp.w	r5,0
8000b40e:	c0 90       	breq	8000b420 <_Bfree+0x30>
8000b410:	6a 19       	ld.w	r9,r5[0x4]
8000b412:	6e 98       	ld.w	r8,r7[0x24]
8000b414:	70 38       	ld.w	r8,r8[0xc]
8000b416:	f0 09 03 2a 	ld.w	r10,r8[r9<<0x2]
8000b41a:	8b 0a       	st.w	r5[0x0],r10
8000b41c:	f0 09 09 25 	st.w	r8[r9<<0x2],r5
8000b420:	d8 22       	popm	r4-r7,pc
8000b422:	d7 03       	nop

8000b424 <_Balloc>:
8000b424:	d4 21       	pushm	r4-r7,lr
8000b426:	18 97       	mov	r7,r12
8000b428:	16 96       	mov	r6,r11
8000b42a:	78 95       	ld.w	r5,r12[0x24]
8000b42c:	58 05       	cp.w	r5,0
8000b42e:	c0 91       	brne	8000b440 <_Balloc+0x1c>
8000b430:	31 0c       	mov	r12,16
8000b432:	fe b0 fc fb 	rcall	8000ae28 <malloc>
8000b436:	99 35       	st.w	r12[0xc],r5
8000b438:	8f 9c       	st.w	r7[0x24],r12
8000b43a:	99 15       	st.w	r12[0x4],r5
8000b43c:	99 25       	st.w	r12[0x8],r5
8000b43e:	99 05       	st.w	r12[0x0],r5
8000b440:	6e 95       	ld.w	r5,r7[0x24]
8000b442:	6a 38       	ld.w	r8,r5[0xc]
8000b444:	58 08       	cp.w	r8,0
8000b446:	c0 b1       	brne	8000b45c <_Balloc+0x38>
8000b448:	31 0a       	mov	r10,16
8000b44a:	30 4b       	mov	r11,4
8000b44c:	0e 9c       	mov	r12,r7
8000b44e:	e0 a0 04 93 	rcall	8000bd74 <_calloc_r>
8000b452:	8b 3c       	st.w	r5[0xc],r12
8000b454:	6e 98       	ld.w	r8,r7[0x24]
8000b456:	70 3c       	ld.w	r12,r8[0xc]
8000b458:	58 0c       	cp.w	r12,0
8000b45a:	c1 b0       	breq	8000b490 <_Balloc+0x6c>
8000b45c:	6e 98       	ld.w	r8,r7[0x24]
8000b45e:	70 38       	ld.w	r8,r8[0xc]
8000b460:	f0 06 00 28 	add	r8,r8,r6<<0x2
8000b464:	70 0c       	ld.w	r12,r8[0x0]
8000b466:	58 0c       	cp.w	r12,0
8000b468:	c0 40       	breq	8000b470 <_Balloc+0x4c>
8000b46a:	78 09       	ld.w	r9,r12[0x0]
8000b46c:	91 09       	st.w	r8[0x0],r9
8000b46e:	c0 e8       	rjmp	8000b48a <_Balloc+0x66>
8000b470:	0e 9c       	mov	r12,r7
8000b472:	30 17       	mov	r7,1
8000b474:	0e 9b       	mov	r11,r7
8000b476:	ee 06 09 47 	lsl	r7,r7,r6
8000b47a:	ee ca ff fb 	sub	r10,r7,-5
8000b47e:	a3 6a       	lsl	r10,0x2
8000b480:	e0 a0 04 7a 	rcall	8000bd74 <_calloc_r>
8000b484:	c0 60       	breq	8000b490 <_Balloc+0x6c>
8000b486:	99 16       	st.w	r12[0x4],r6
8000b488:	99 27       	st.w	r12[0x8],r7
8000b48a:	30 08       	mov	r8,0
8000b48c:	99 38       	st.w	r12[0xc],r8
8000b48e:	99 48       	st.w	r12[0x10],r8
8000b490:	d8 22       	popm	r4-r7,pc
8000b492:	d7 03       	nop

8000b494 <__d2b>:
8000b494:	d4 31       	pushm	r0-r7,lr
8000b496:	20 2d       	sub	sp,8
8000b498:	16 93       	mov	r3,r11
8000b49a:	12 96       	mov	r6,r9
8000b49c:	10 95       	mov	r5,r8
8000b49e:	14 92       	mov	r2,r10
8000b4a0:	30 1b       	mov	r11,1
8000b4a2:	cc 1f       	rcall	8000b424 <_Balloc>
8000b4a4:	f3 d3 c0 14 	bfextu	r9,r3,0x0,0x14
8000b4a8:	50 09       	stdsp	sp[0x0],r9
8000b4aa:	f1 d3 c0 1f 	bfextu	r8,r3,0x0,0x1f
8000b4ae:	b5 a9       	sbr	r9,0x14
8000b4b0:	f0 01 16 14 	lsr	r1,r8,0x14
8000b4b4:	fb f9 1a 00 	st.wne	sp[0x0],r9
8000b4b8:	18 94       	mov	r4,r12
8000b4ba:	58 02       	cp.w	r2,0
8000b4bc:	c1 d0       	breq	8000b4f6 <__d2b+0x62>
8000b4be:	fa cc ff f8 	sub	r12,sp,-8
8000b4c2:	18 d2       	st.w	--r12,r2
8000b4c4:	c3 5f       	rcall	8000b32e <__lo0bits>
8000b4c6:	40 18       	lddsp	r8,sp[0x4]
8000b4c8:	c0 d0       	breq	8000b4e2 <__d2b+0x4e>
8000b4ca:	40 09       	lddsp	r9,sp[0x0]
8000b4cc:	f8 0a 11 20 	rsub	r10,r12,32
8000b4d0:	f2 0a 09 4a 	lsl	r10,r9,r10
8000b4d4:	f5 e8 10 08 	or	r8,r10,r8
8000b4d8:	89 58       	st.w	r4[0x14],r8
8000b4da:	f2 0c 0a 49 	lsr	r9,r9,r12
8000b4de:	50 09       	stdsp	sp[0x0],r9
8000b4e0:	c0 28       	rjmp	8000b4e4 <__d2b+0x50>
8000b4e2:	89 58       	st.w	r4[0x14],r8
8000b4e4:	40 08       	lddsp	r8,sp[0x0]
8000b4e6:	58 08       	cp.w	r8,0
8000b4e8:	f9 b3 01 02 	movne	r3,2
8000b4ec:	f9 b3 00 01 	moveq	r3,1
8000b4f0:	89 68       	st.w	r4[0x18],r8
8000b4f2:	89 43       	st.w	r4[0x10],r3
8000b4f4:	c0 88       	rjmp	8000b504 <__d2b+0x70>
8000b4f6:	1a 9c       	mov	r12,sp
8000b4f8:	c1 bf       	rcall	8000b32e <__lo0bits>
8000b4fa:	30 13       	mov	r3,1
8000b4fc:	40 08       	lddsp	r8,sp[0x0]
8000b4fe:	2e 0c       	sub	r12,-32
8000b500:	89 43       	st.w	r4[0x10],r3
8000b502:	89 58       	st.w	r4[0x14],r8
8000b504:	58 01       	cp.w	r1,0
8000b506:	c0 90       	breq	8000b518 <__d2b+0x84>
8000b508:	e2 c1 04 33 	sub	r1,r1,1075
8000b50c:	18 01       	add	r1,r12
8000b50e:	8d 01       	st.w	r6[0x0],r1
8000b510:	f8 0c 11 35 	rsub	r12,r12,53
8000b514:	8b 0c       	st.w	r5[0x0],r12
8000b516:	c0 c8       	rjmp	8000b52e <__d2b+0x9a>
8000b518:	e6 c8 ff fc 	sub	r8,r3,-4
8000b51c:	f8 cc 04 32 	sub	r12,r12,1074
8000b520:	a5 73       	lsl	r3,0x5
8000b522:	8d 0c       	st.w	r6[0x0],r12
8000b524:	e8 08 03 2c 	ld.w	r12,r4[r8<<0x2]
8000b528:	cd 3e       	rcall	8000b2ce <__hi0bits>
8000b52a:	18 13       	sub	r3,r12
8000b52c:	8b 03       	st.w	r5[0x0],r3
8000b52e:	08 9c       	mov	r12,r4
8000b530:	2f ed       	sub	sp,-8
8000b532:	d8 32       	popm	r0-r7,pc

8000b534 <__mdiff>:
8000b534:	d4 31       	pushm	r0-r7,lr
8000b536:	74 48       	ld.w	r8,r10[0x10]
8000b538:	76 45       	ld.w	r5,r11[0x10]
8000b53a:	16 97       	mov	r7,r11
8000b53c:	14 96       	mov	r6,r10
8000b53e:	10 15       	sub	r5,r8
8000b540:	c1 31       	brne	8000b566 <__mdiff+0x32>
8000b542:	2f b8       	sub	r8,-5
8000b544:	ee ce ff ec 	sub	lr,r7,-20
8000b548:	a3 68       	lsl	r8,0x2
8000b54a:	f4 08 00 0b 	add	r11,r10,r8
8000b54e:	ee 08 00 08 	add	r8,r7,r8
8000b552:	11 4a       	ld.w	r10,--r8
8000b554:	17 49       	ld.w	r9,--r11
8000b556:	12 3a       	cp.w	r10,r9
8000b558:	c0 30       	breq	8000b55e <__mdiff+0x2a>
8000b55a:	c0 e2       	brcc	8000b576 <__mdiff+0x42>
8000b55c:	c0 78       	rjmp	8000b56a <__mdiff+0x36>
8000b55e:	1c 38       	cp.w	r8,lr
8000b560:	fe 9b ff f9 	brhi	8000b552 <__mdiff+0x1e>
8000b564:	c4 98       	rjmp	8000b5f6 <__mdiff+0xc2>
8000b566:	58 05       	cp.w	r5,0
8000b568:	c0 64       	brge	8000b574 <__mdiff+0x40>
8000b56a:	0e 98       	mov	r8,r7
8000b56c:	30 15       	mov	r5,1
8000b56e:	0c 97       	mov	r7,r6
8000b570:	10 96       	mov	r6,r8
8000b572:	c0 28       	rjmp	8000b576 <__mdiff+0x42>
8000b574:	30 05       	mov	r5,0
8000b576:	6e 1b       	ld.w	r11,r7[0x4]
8000b578:	c5 6f       	rcall	8000b424 <_Balloc>
8000b57a:	6e 49       	ld.w	r9,r7[0x10]
8000b57c:	6c 44       	ld.w	r4,r6[0x10]
8000b57e:	99 35       	st.w	r12[0xc],r5
8000b580:	2f b4       	sub	r4,-5
8000b582:	f2 c5 ff fb 	sub	r5,r9,-5
8000b586:	ec 04 00 24 	add	r4,r6,r4<<0x2
8000b58a:	ee 05 00 25 	add	r5,r7,r5<<0x2
8000b58e:	2e c6       	sub	r6,-20
8000b590:	2e c7       	sub	r7,-20
8000b592:	f8 c8 ff ec 	sub	r8,r12,-20
8000b596:	30 0a       	mov	r10,0
8000b598:	0f 0e       	ld.w	lr,r7++
8000b59a:	0d 0b       	ld.w	r11,r6++
8000b59c:	fc 02 16 10 	lsr	r2,lr,0x10
8000b5a0:	f6 03 16 10 	lsr	r3,r11,0x10
8000b5a4:	fd de c0 10 	bfextu	lr,lr,0x0,0x10
8000b5a8:	e4 03 01 03 	sub	r3,r2,r3
8000b5ac:	f7 db c0 10 	bfextu	r11,r11,0x0,0x10
8000b5b0:	fc 0b 01 0b 	sub	r11,lr,r11
8000b5b4:	f6 0a 00 0a 	add	r10,r11,r10
8000b5b8:	b0 1a       	st.h	r8[0x2],r10
8000b5ba:	b1 4a       	asr	r10,0x10
8000b5bc:	e6 0a 00 0a 	add	r10,r3,r10
8000b5c0:	b0 0a       	st.h	r8[0x0],r10
8000b5c2:	2f c8       	sub	r8,-4
8000b5c4:	b1 4a       	asr	r10,0x10
8000b5c6:	08 36       	cp.w	r6,r4
8000b5c8:	ce 83       	brcs	8000b598 <__mdiff+0x64>
8000b5ca:	c0 d8       	rjmp	8000b5e4 <__mdiff+0xb0>
8000b5cc:	0f 0b       	ld.w	r11,r7++
8000b5ce:	f6 0e 16 10 	lsr	lr,r11,0x10
8000b5d2:	f7 db c0 10 	bfextu	r11,r11,0x0,0x10
8000b5d6:	16 0a       	add	r10,r11
8000b5d8:	b0 1a       	st.h	r8[0x2],r10
8000b5da:	b1 4a       	asr	r10,0x10
8000b5dc:	1c 0a       	add	r10,lr
8000b5de:	b0 0a       	st.h	r8[0x0],r10
8000b5e0:	2f c8       	sub	r8,-4
8000b5e2:	b1 4a       	asr	r10,0x10
8000b5e4:	0a 37       	cp.w	r7,r5
8000b5e6:	cf 33       	brcs	8000b5cc <__mdiff+0x98>
8000b5e8:	c0 28       	rjmp	8000b5ec <__mdiff+0xb8>
8000b5ea:	20 19       	sub	r9,1
8000b5ec:	11 4a       	ld.w	r10,--r8
8000b5ee:	58 0a       	cp.w	r10,0
8000b5f0:	cf d0       	breq	8000b5ea <__mdiff+0xb6>
8000b5f2:	99 49       	st.w	r12[0x10],r9
8000b5f4:	d8 32       	popm	r0-r7,pc
8000b5f6:	30 0b       	mov	r11,0
8000b5f8:	c1 6f       	rcall	8000b424 <_Balloc>
8000b5fa:	30 18       	mov	r8,1
8000b5fc:	99 48       	st.w	r12[0x10],r8
8000b5fe:	30 08       	mov	r8,0
8000b600:	99 58       	st.w	r12[0x14],r8
8000b602:	d8 32       	popm	r0-r7,pc

8000b604 <__lshift>:
8000b604:	d4 31       	pushm	r0-r7,lr
8000b606:	16 97       	mov	r7,r11
8000b608:	76 46       	ld.w	r6,r11[0x10]
8000b60a:	f4 02 14 05 	asr	r2,r10,0x5
8000b60e:	2f f6       	sub	r6,-1
8000b610:	14 93       	mov	r3,r10
8000b612:	18 94       	mov	r4,r12
8000b614:	04 06       	add	r6,r2
8000b616:	76 1b       	ld.w	r11,r11[0x4]
8000b618:	6e 28       	ld.w	r8,r7[0x8]
8000b61a:	c0 38       	rjmp	8000b620 <__lshift+0x1c>
8000b61c:	2f fb       	sub	r11,-1
8000b61e:	a1 78       	lsl	r8,0x1
8000b620:	10 36       	cp.w	r6,r8
8000b622:	fe 99 ff fd 	brgt	8000b61c <__lshift+0x18>
8000b626:	08 9c       	mov	r12,r4
8000b628:	cf ee       	rcall	8000b424 <_Balloc>
8000b62a:	30 09       	mov	r9,0
8000b62c:	18 95       	mov	r5,r12
8000b62e:	f8 c8 ff ec 	sub	r8,r12,-20
8000b632:	12 9a       	mov	r10,r9
8000b634:	c0 38       	rjmp	8000b63a <__lshift+0x36>
8000b636:	10 aa       	st.w	r8++,r10
8000b638:	2f f9       	sub	r9,-1
8000b63a:	04 39       	cp.w	r9,r2
8000b63c:	cf d5       	brlt	8000b636 <__lshift+0x32>
8000b63e:	6e 4b       	ld.w	r11,r7[0x10]
8000b640:	e7 d3 c0 05 	bfextu	r3,r3,0x0,0x5
8000b644:	2f bb       	sub	r11,-5
8000b646:	ee c9 ff ec 	sub	r9,r7,-20
8000b64a:	ee 0b 00 2b 	add	r11,r7,r11<<0x2
8000b64e:	58 03       	cp.w	r3,0
8000b650:	c1 30       	breq	8000b676 <__lshift+0x72>
8000b652:	e6 0c 11 20 	rsub	r12,r3,32
8000b656:	30 0a       	mov	r10,0
8000b658:	72 02       	ld.w	r2,r9[0x0]
8000b65a:	e4 03 09 42 	lsl	r2,r2,r3
8000b65e:	04 4a       	or	r10,r2
8000b660:	10 aa       	st.w	r8++,r10
8000b662:	13 0a       	ld.w	r10,r9++
8000b664:	f4 0c 0a 4a 	lsr	r10,r10,r12
8000b668:	16 39       	cp.w	r9,r11
8000b66a:	cf 73       	brcs	8000b658 <__lshift+0x54>
8000b66c:	91 0a       	st.w	r8[0x0],r10
8000b66e:	58 0a       	cp.w	r10,0
8000b670:	c0 70       	breq	8000b67e <__lshift+0x7a>
8000b672:	2f f6       	sub	r6,-1
8000b674:	c0 58       	rjmp	8000b67e <__lshift+0x7a>
8000b676:	13 0a       	ld.w	r10,r9++
8000b678:	10 aa       	st.w	r8++,r10
8000b67a:	16 39       	cp.w	r9,r11
8000b67c:	cf d3       	brcs	8000b676 <__lshift+0x72>
8000b67e:	08 9c       	mov	r12,r4
8000b680:	20 16       	sub	r6,1
8000b682:	0e 9b       	mov	r11,r7
8000b684:	8b 46       	st.w	r5[0x10],r6
8000b686:	cb 5e       	rcall	8000b3f0 <_Bfree>
8000b688:	0a 9c       	mov	r12,r5
8000b68a:	d8 32       	popm	r0-r7,pc

8000b68c <__multiply>:
8000b68c:	d4 31       	pushm	r0-r7,lr
8000b68e:	20 2d       	sub	sp,8
8000b690:	76 49       	ld.w	r9,r11[0x10]
8000b692:	74 48       	ld.w	r8,r10[0x10]
8000b694:	16 96       	mov	r6,r11
8000b696:	14 95       	mov	r5,r10
8000b698:	10 39       	cp.w	r9,r8
8000b69a:	ec 08 17 50 	movlt	r8,r6
8000b69e:	ea 06 17 50 	movlt	r6,r5
8000b6a2:	f0 05 17 50 	movlt	r5,r8
8000b6a6:	6c 28       	ld.w	r8,r6[0x8]
8000b6a8:	76 43       	ld.w	r3,r11[0x10]
8000b6aa:	74 42       	ld.w	r2,r10[0x10]
8000b6ac:	76 1b       	ld.w	r11,r11[0x4]
8000b6ae:	e4 03 00 07 	add	r7,r2,r3
8000b6b2:	10 37       	cp.w	r7,r8
8000b6b4:	f7 bb 09 ff 	subgt	r11,-1
8000b6b8:	cb 6e       	rcall	8000b424 <_Balloc>
8000b6ba:	ee c4 ff fb 	sub	r4,r7,-5
8000b6be:	f8 c9 ff ec 	sub	r9,r12,-20
8000b6c2:	f8 04 00 24 	add	r4,r12,r4<<0x2
8000b6c6:	30 0a       	mov	r10,0
8000b6c8:	12 98       	mov	r8,r9
8000b6ca:	c0 28       	rjmp	8000b6ce <__multiply+0x42>
8000b6cc:	10 aa       	st.w	r8++,r10
8000b6ce:	08 38       	cp.w	r8,r4
8000b6d0:	cf e3       	brcs	8000b6cc <__multiply+0x40>
8000b6d2:	2f b3       	sub	r3,-5
8000b6d4:	2f b2       	sub	r2,-5
8000b6d6:	ec 03 00 23 	add	r3,r6,r3<<0x2
8000b6da:	ea 02 00 22 	add	r2,r5,r2<<0x2
8000b6de:	ec cb ff ec 	sub	r11,r6,-20
8000b6e2:	50 12       	stdsp	sp[0x4],r2
8000b6e4:	ea ca ff ec 	sub	r10,r5,-20
8000b6e8:	c4 48       	rjmp	8000b770 <__multiply+0xe4>
8000b6ea:	94 95       	ld.uh	r5,r10[0x2]
8000b6ec:	58 05       	cp.w	r5,0
8000b6ee:	c2 00       	breq	8000b72e <__multiply+0xa2>
8000b6f0:	12 98       	mov	r8,r9
8000b6f2:	16 96       	mov	r6,r11
8000b6f4:	30 0e       	mov	lr,0
8000b6f6:	50 09       	stdsp	sp[0x0],r9
8000b6f8:	0d 02       	ld.w	r2,r6++
8000b6fa:	e4 00 16 10 	lsr	r0,r2,0x10
8000b6fe:	70 01       	ld.w	r1,r8[0x0]
8000b700:	70 09       	ld.w	r9,r8[0x0]
8000b702:	b1 81       	lsr	r1,0x10
8000b704:	e5 d2 c0 10 	bfextu	r2,r2,0x0,0x10
8000b708:	e0 05 03 41 	mac	r1,r0,r5
8000b70c:	ab 32       	mul	r2,r5
8000b70e:	e1 d9 c0 10 	bfextu	r0,r9,0x0,0x10
8000b712:	00 02       	add	r2,r0
8000b714:	e4 0e 00 0e 	add	lr,r2,lr
8000b718:	b0 1e       	st.h	r8[0x2],lr
8000b71a:	b1 8e       	lsr	lr,0x10
8000b71c:	1c 01       	add	r1,lr
8000b71e:	b0 01       	st.h	r8[0x0],r1
8000b720:	e2 0e 16 10 	lsr	lr,r1,0x10
8000b724:	2f c8       	sub	r8,-4
8000b726:	06 36       	cp.w	r6,r3
8000b728:	ce 83       	brcs	8000b6f8 <__multiply+0x6c>
8000b72a:	40 09       	lddsp	r9,sp[0x0]
8000b72c:	91 0e       	st.w	r8[0x0],lr
8000b72e:	94 86       	ld.uh	r6,r10[0x0]
8000b730:	58 06       	cp.w	r6,0
8000b732:	c1 d0       	breq	8000b76c <__multiply+0xe0>
8000b734:	72 02       	ld.w	r2,r9[0x0]
8000b736:	12 98       	mov	r8,r9
8000b738:	16 9e       	mov	lr,r11
8000b73a:	30 05       	mov	r5,0
8000b73c:	b0 12       	st.h	r8[0x2],r2
8000b73e:	1d 01       	ld.w	r1,lr++
8000b740:	90 82       	ld.uh	r2,r8[0x0]
8000b742:	e1 d1 c0 10 	bfextu	r0,r1,0x0,0x10
8000b746:	ad 30       	mul	r0,r6
8000b748:	e0 02 00 02 	add	r2,r0,r2
8000b74c:	e4 05 00 05 	add	r5,r2,r5
8000b750:	b0 05       	st.h	r8[0x0],r5
8000b752:	b1 85       	lsr	r5,0x10
8000b754:	b1 81       	lsr	r1,0x10
8000b756:	2f c8       	sub	r8,-4
8000b758:	ad 31       	mul	r1,r6
8000b75a:	90 92       	ld.uh	r2,r8[0x2]
8000b75c:	e2 02 00 02 	add	r2,r1,r2
8000b760:	0a 02       	add	r2,r5
8000b762:	e4 05 16 10 	lsr	r5,r2,0x10
8000b766:	06 3e       	cp.w	lr,r3
8000b768:	ce a3       	brcs	8000b73c <__multiply+0xb0>
8000b76a:	91 02       	st.w	r8[0x0],r2
8000b76c:	2f ca       	sub	r10,-4
8000b76e:	2f c9       	sub	r9,-4
8000b770:	40 18       	lddsp	r8,sp[0x4]
8000b772:	10 3a       	cp.w	r10,r8
8000b774:	cb b3       	brcs	8000b6ea <__multiply+0x5e>
8000b776:	c0 28       	rjmp	8000b77a <__multiply+0xee>
8000b778:	20 17       	sub	r7,1
8000b77a:	58 07       	cp.w	r7,0
8000b77c:	e0 8a 00 05 	brle	8000b786 <__multiply+0xfa>
8000b780:	09 48       	ld.w	r8,--r4
8000b782:	58 08       	cp.w	r8,0
8000b784:	cf a0       	breq	8000b778 <__multiply+0xec>
8000b786:	99 47       	st.w	r12[0x10],r7
8000b788:	2f ed       	sub	sp,-8
8000b78a:	d8 32       	popm	r0-r7,pc

8000b78c <__i2b>:
8000b78c:	d4 21       	pushm	r4-r7,lr
8000b78e:	16 97       	mov	r7,r11
8000b790:	30 1b       	mov	r11,1
8000b792:	c4 9e       	rcall	8000b424 <_Balloc>
8000b794:	30 19       	mov	r9,1
8000b796:	99 57       	st.w	r12[0x14],r7
8000b798:	99 49       	st.w	r12[0x10],r9
8000b79a:	d8 22       	popm	r4-r7,pc

8000b79c <__multadd>:
8000b79c:	d4 31       	pushm	r0-r7,lr
8000b79e:	30 08       	mov	r8,0
8000b7a0:	12 95       	mov	r5,r9
8000b7a2:	16 97       	mov	r7,r11
8000b7a4:	18 96       	mov	r6,r12
8000b7a6:	76 44       	ld.w	r4,r11[0x10]
8000b7a8:	f6 c9 ff ec 	sub	r9,r11,-20
8000b7ac:	72 0b       	ld.w	r11,r9[0x0]
8000b7ae:	f6 0c 16 10 	lsr	r12,r11,0x10
8000b7b2:	f7 db c0 10 	bfextu	r11,r11,0x0,0x10
8000b7b6:	f4 0c 02 4c 	mul	r12,r10,r12
8000b7ba:	f4 0b 03 45 	mac	r5,r10,r11
8000b7be:	f7 d5 c0 10 	bfextu	r11,r5,0x0,0x10
8000b7c2:	b1 85       	lsr	r5,0x10
8000b7c4:	18 05       	add	r5,r12
8000b7c6:	ea 0c 15 10 	lsl	r12,r5,0x10
8000b7ca:	f8 0b 00 0b 	add	r11,r12,r11
8000b7ce:	12 ab       	st.w	r9++,r11
8000b7d0:	2f f8       	sub	r8,-1
8000b7d2:	b1 85       	lsr	r5,0x10
8000b7d4:	08 38       	cp.w	r8,r4
8000b7d6:	ce b5       	brlt	8000b7ac <__multadd+0x10>
8000b7d8:	58 05       	cp.w	r5,0
8000b7da:	c1 c0       	breq	8000b812 <__multadd+0x76>
8000b7dc:	6e 28       	ld.w	r8,r7[0x8]
8000b7de:	10 34       	cp.w	r4,r8
8000b7e0:	c1 35       	brlt	8000b806 <__multadd+0x6a>
8000b7e2:	6e 1b       	ld.w	r11,r7[0x4]
8000b7e4:	0c 9c       	mov	r12,r6
8000b7e6:	2f fb       	sub	r11,-1
8000b7e8:	c1 ee       	rcall	8000b424 <_Balloc>
8000b7ea:	6e 4a       	ld.w	r10,r7[0x10]
8000b7ec:	ee cb ff f4 	sub	r11,r7,-12
8000b7f0:	18 93       	mov	r3,r12
8000b7f2:	2f ea       	sub	r10,-2
8000b7f4:	2f 4c       	sub	r12,-12
8000b7f6:	a3 6a       	lsl	r10,0x2
8000b7f8:	fe b0 de 3a 	rcall	8000746c <memcpy>
8000b7fc:	0e 9b       	mov	r11,r7
8000b7fe:	0c 9c       	mov	r12,r6
8000b800:	fe b0 fd f8 	rcall	8000b3f0 <_Bfree>
8000b804:	06 97       	mov	r7,r3
8000b806:	e8 c8 ff ff 	sub	r8,r4,-1
8000b80a:	2f b4       	sub	r4,-5
8000b80c:	8f 48       	st.w	r7[0x10],r8
8000b80e:	ee 04 09 25 	st.w	r7[r4<<0x2],r5
8000b812:	0e 9c       	mov	r12,r7
8000b814:	d8 32       	popm	r0-r7,pc
8000b816:	d7 03       	nop

8000b818 <__pow5mult>:
8000b818:	d4 31       	pushm	r0-r7,lr
8000b81a:	14 96       	mov	r6,r10
8000b81c:	18 97       	mov	r7,r12
8000b81e:	16 94       	mov	r4,r11
8000b820:	f1 da c0 02 	bfextu	r8,r10,0x0,0x2
8000b824:	c0 90       	breq	8000b836 <__pow5mult+0x1e>
8000b826:	20 18       	sub	r8,1
8000b828:	fe c9 e4 74 	sub	r9,pc,-7052
8000b82c:	f2 08 03 2a 	ld.w	r10,r9[r8<<0x2]
8000b830:	30 09       	mov	r9,0
8000b832:	cb 5f       	rcall	8000b79c <__multadd>
8000b834:	18 94       	mov	r4,r12
8000b836:	a3 46       	asr	r6,0x2
8000b838:	c3 40       	breq	8000b8a0 <__pow5mult+0x88>
8000b83a:	6e 95       	ld.w	r5,r7[0x24]
8000b83c:	58 05       	cp.w	r5,0
8000b83e:	c0 91       	brne	8000b850 <__pow5mult+0x38>
8000b840:	31 0c       	mov	r12,16
8000b842:	fe b0 fa f3 	rcall	8000ae28 <malloc>
8000b846:	99 35       	st.w	r12[0xc],r5
8000b848:	8f 9c       	st.w	r7[0x24],r12
8000b84a:	99 15       	st.w	r12[0x4],r5
8000b84c:	99 25       	st.w	r12[0x8],r5
8000b84e:	99 05       	st.w	r12[0x0],r5
8000b850:	6e 93       	ld.w	r3,r7[0x24]
8000b852:	66 25       	ld.w	r5,r3[0x8]
8000b854:	58 05       	cp.w	r5,0
8000b856:	c0 c1       	brne	8000b86e <__pow5mult+0x56>
8000b858:	e0 6b 02 71 	mov	r11,625
8000b85c:	0e 9c       	mov	r12,r7
8000b85e:	c9 7f       	rcall	8000b78c <__i2b>
8000b860:	87 2c       	st.w	r3[0x8],r12
8000b862:	30 08       	mov	r8,0
8000b864:	18 95       	mov	r5,r12
8000b866:	99 08       	st.w	r12[0x0],r8
8000b868:	c0 38       	rjmp	8000b86e <__pow5mult+0x56>
8000b86a:	06 9c       	mov	r12,r3
8000b86c:	18 95       	mov	r5,r12
8000b86e:	ed b6 00 00 	bld	r6,0x0
8000b872:	c0 b1       	brne	8000b888 <__pow5mult+0x70>
8000b874:	08 9b       	mov	r11,r4
8000b876:	0a 9a       	mov	r10,r5
8000b878:	0e 9c       	mov	r12,r7
8000b87a:	c0 9f       	rcall	8000b68c <__multiply>
8000b87c:	08 9b       	mov	r11,r4
8000b87e:	18 93       	mov	r3,r12
8000b880:	0e 9c       	mov	r12,r7
8000b882:	06 94       	mov	r4,r3
8000b884:	fe b0 fd b6 	rcall	8000b3f0 <_Bfree>
8000b888:	a1 56       	asr	r6,0x1
8000b88a:	c0 b0       	breq	8000b8a0 <__pow5mult+0x88>
8000b88c:	6a 03       	ld.w	r3,r5[0x0]
8000b88e:	58 03       	cp.w	r3,0
8000b890:	ce d1       	brne	8000b86a <__pow5mult+0x52>
8000b892:	0a 9a       	mov	r10,r5
8000b894:	0a 9b       	mov	r11,r5
8000b896:	0e 9c       	mov	r12,r7
8000b898:	cf ae       	rcall	8000b68c <__multiply>
8000b89a:	8b 0c       	st.w	r5[0x0],r12
8000b89c:	99 03       	st.w	r12[0x0],r3
8000b89e:	ce 7b       	rjmp	8000b86c <__pow5mult+0x54>
8000b8a0:	08 9c       	mov	r12,r4
8000b8a2:	d8 32       	popm	r0-r7,pc

8000b8a4 <_realloc_r>:
8000b8a4:	d4 31       	pushm	r0-r7,lr
8000b8a6:	20 1d       	sub	sp,4
8000b8a8:	16 94       	mov	r4,r11
8000b8aa:	18 92       	mov	r2,r12
8000b8ac:	14 9b       	mov	r11,r10
8000b8ae:	58 04       	cp.w	r4,0
8000b8b0:	c0 51       	brne	8000b8ba <_realloc_r+0x16>
8000b8b2:	fe b0 fa c3 	rcall	8000ae38 <_malloc_r>
8000b8b6:	18 95       	mov	r5,r12
8000b8b8:	c5 39       	rjmp	8000bb5e <_realloc_r+0x2ba>
8000b8ba:	50 0a       	stdsp	sp[0x0],r10
8000b8bc:	fe b0 fd 07 	rcall	8000b2ca <__malloc_lock>
8000b8c0:	40 0b       	lddsp	r11,sp[0x0]
8000b8c2:	f6 c8 ff f5 	sub	r8,r11,-11
8000b8c6:	e8 c1 00 08 	sub	r1,r4,8
8000b8ca:	10 96       	mov	r6,r8
8000b8cc:	62 1c       	ld.w	r12,r1[0x4]
8000b8ce:	e0 16 ff f8 	andl	r6,0xfff8
8000b8d2:	59 68       	cp.w	r8,22
8000b8d4:	f9 b6 08 10 	movls	r6,16
8000b8d8:	16 36       	cp.w	r6,r11
8000b8da:	5f 38       	srlo	r8
8000b8dc:	f1 e6 13 f8 	or	r8,r8,r6>>0x1f
8000b8e0:	c0 50       	breq	8000b8ea <_realloc_r+0x46>
8000b8e2:	30 c8       	mov	r8,12
8000b8e4:	30 05       	mov	r5,0
8000b8e6:	85 38       	st.w	r2[0xc],r8
8000b8e8:	c3 b9       	rjmp	8000bb5e <_realloc_r+0x2ba>
8000b8ea:	18 90       	mov	r0,r12
8000b8ec:	e0 10 ff fc 	andl	r0,0xfffc
8000b8f0:	0c 30       	cp.w	r0,r6
8000b8f2:	e0 84 01 0b 	brge	8000bb08 <_realloc_r+0x264>
8000b8f6:	e0 68 00 fc 	mov	r8,252
8000b8fa:	e2 00 00 09 	add	r9,r1,r0
8000b8fe:	70 25       	ld.w	r5,r8[0x8]
8000b900:	0a 39       	cp.w	r9,r5
8000b902:	c0 90       	breq	8000b914 <_realloc_r+0x70>
8000b904:	72 1a       	ld.w	r10,r9[0x4]
8000b906:	a1 ca       	cbr	r10,0x0
8000b908:	f2 0a 00 0a 	add	r10,r9,r10
8000b90c:	74 1a       	ld.w	r10,r10[0x4]
8000b90e:	ed ba 00 00 	bld	r10,0x0
8000b912:	c2 20       	breq	8000b956 <_realloc_r+0xb2>
8000b914:	72 1a       	ld.w	r10,r9[0x4]
8000b916:	e0 1a ff fc 	andl	r10,0xfffc
8000b91a:	f4 00 00 03 	add	r3,r10,r0
8000b91e:	0a 39       	cp.w	r9,r5
8000b920:	c1 31       	brne	8000b946 <_realloc_r+0xa2>
8000b922:	ec c7 ff f0 	sub	r7,r6,-16
8000b926:	0e 33       	cp.w	r3,r7
8000b928:	c1 95       	brlt	8000b95a <_realloc_r+0xb6>
8000b92a:	e2 06 00 09 	add	r9,r1,r6
8000b92e:	0c 13       	sub	r3,r6
8000b930:	a1 a3       	sbr	r3,0x0
8000b932:	93 13       	st.w	r9[0x4],r3
8000b934:	91 29       	st.w	r8[0x8],r9
8000b936:	04 9c       	mov	r12,r2
8000b938:	62 18       	ld.w	r8,r1[0x4]
8000b93a:	08 95       	mov	r5,r4
8000b93c:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
8000b940:	10 46       	or	r6,r8
8000b942:	83 16       	st.w	r1[0x4],r6
8000b944:	c0 b9       	rjmp	8000bb5a <_realloc_r+0x2b6>
8000b946:	0c 33       	cp.w	r3,r6
8000b948:	c0 95       	brlt	8000b95a <_realloc_r+0xb6>
8000b94a:	72 28       	ld.w	r8,r9[0x8]
8000b94c:	02 97       	mov	r7,r1
8000b94e:	72 39       	ld.w	r9,r9[0xc]
8000b950:	93 28       	st.w	r9[0x8],r8
8000b952:	91 39       	st.w	r8[0xc],r9
8000b954:	cd c8       	rjmp	8000bb0c <_realloc_r+0x268>
8000b956:	30 0a       	mov	r10,0
8000b958:	14 99       	mov	r9,r10
8000b95a:	ed bc 00 00 	bld	r12,0x0
8000b95e:	e0 80 00 95 	breq	8000ba88 <_realloc_r+0x1e4>
8000b962:	62 07       	ld.w	r7,r1[0x0]
8000b964:	e2 07 01 07 	sub	r7,r1,r7
8000b968:	6e 1c       	ld.w	r12,r7[0x4]
8000b96a:	e0 1c ff fc 	andl	r12,0xfffc
8000b96e:	58 09       	cp.w	r9,0
8000b970:	c5 60       	breq	8000ba1c <_realloc_r+0x178>
8000b972:	f8 00 00 03 	add	r3,r12,r0
8000b976:	0a 39       	cp.w	r9,r5
8000b978:	c4 81       	brne	8000ba08 <_realloc_r+0x164>
8000b97a:	14 03       	add	r3,r10
8000b97c:	ec c9 ff f0 	sub	r9,r6,-16
8000b980:	12 33       	cp.w	r3,r9
8000b982:	c4 d5       	brlt	8000ba1c <_realloc_r+0x178>
8000b984:	6e 3a       	ld.w	r10,r7[0xc]
8000b986:	6e 29       	ld.w	r9,r7[0x8]
8000b988:	95 29       	st.w	r10[0x8],r9
8000b98a:	93 3a       	st.w	r9[0xc],r10
8000b98c:	ee c5 ff f8 	sub	r5,r7,-8
8000b990:	e0 ca 00 04 	sub	r10,r0,4
8000b994:	e0 4a 00 24 	cp.w	r10,36
8000b998:	e0 8b 00 25 	brhi	8000b9e2 <_realloc_r+0x13e>
8000b99c:	0a 99       	mov	r9,r5
8000b99e:	59 3a       	cp.w	r10,19
8000b9a0:	e0 88 00 1a 	brls	8000b9d4 <_realloc_r+0x130>
8000b9a4:	09 09       	ld.w	r9,r4++
8000b9a6:	8b 09       	st.w	r5[0x0],r9
8000b9a8:	09 09       	ld.w	r9,r4++
8000b9aa:	8f 39       	st.w	r7[0xc],r9
8000b9ac:	ee c9 ff f0 	sub	r9,r7,-16
8000b9b0:	59 ba       	cp.w	r10,27
8000b9b2:	e0 88 00 11 	brls	8000b9d4 <_realloc_r+0x130>
8000b9b6:	09 0b       	ld.w	r11,r4++
8000b9b8:	93 0b       	st.w	r9[0x0],r11
8000b9ba:	09 09       	ld.w	r9,r4++
8000b9bc:	8f 59       	st.w	r7[0x14],r9
8000b9be:	ee c9 ff e8 	sub	r9,r7,-24
8000b9c2:	e0 4a 00 24 	cp.w	r10,36
8000b9c6:	c0 71       	brne	8000b9d4 <_realloc_r+0x130>
8000b9c8:	09 0a       	ld.w	r10,r4++
8000b9ca:	93 0a       	st.w	r9[0x0],r10
8000b9cc:	ee c9 ff e0 	sub	r9,r7,-32
8000b9d0:	09 0a       	ld.w	r10,r4++
8000b9d2:	8f 7a       	st.w	r7[0x1c],r10
8000b9d4:	09 0a       	ld.w	r10,r4++
8000b9d6:	12 aa       	st.w	r9++,r10
8000b9d8:	68 0a       	ld.w	r10,r4[0x0]
8000b9da:	93 0a       	st.w	r9[0x0],r10
8000b9dc:	68 1a       	ld.w	r10,r4[0x4]
8000b9de:	93 1a       	st.w	r9[0x4],r10
8000b9e0:	c0 78       	rjmp	8000b9ee <_realloc_r+0x14a>
8000b9e2:	50 08       	stdsp	sp[0x0],r8
8000b9e4:	08 9b       	mov	r11,r4
8000b9e6:	0a 9c       	mov	r12,r5
8000b9e8:	fe b0 fc 4b 	rcall	8000b27e <memmove>
8000b9ec:	40 08       	lddsp	r8,sp[0x0]
8000b9ee:	ee 06 00 09 	add	r9,r7,r6
8000b9f2:	0c 13       	sub	r3,r6
8000b9f4:	a1 a3       	sbr	r3,0x0
8000b9f6:	93 13       	st.w	r9[0x4],r3
8000b9f8:	91 29       	st.w	r8[0x8],r9
8000b9fa:	04 9c       	mov	r12,r2
8000b9fc:	6e 18       	ld.w	r8,r7[0x4]
8000b9fe:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
8000ba02:	10 46       	or	r6,r8
8000ba04:	8f 16       	st.w	r7[0x4],r6
8000ba06:	ca a8       	rjmp	8000bb5a <_realloc_r+0x2b6>
8000ba08:	14 03       	add	r3,r10
8000ba0a:	0c 33       	cp.w	r3,r6
8000ba0c:	c0 85       	brlt	8000ba1c <_realloc_r+0x178>
8000ba0e:	72 28       	ld.w	r8,r9[0x8]
8000ba10:	72 39       	ld.w	r9,r9[0xc]
8000ba12:	93 28       	st.w	r9[0x8],r8
8000ba14:	91 39       	st.w	r8[0xc],r9
8000ba16:	6e 28       	ld.w	r8,r7[0x8]
8000ba18:	6e 39       	ld.w	r9,r7[0xc]
8000ba1a:	c0 78       	rjmp	8000ba28 <_realloc_r+0x184>
8000ba1c:	f8 00 00 03 	add	r3,r12,r0
8000ba20:	0c 33       	cp.w	r3,r6
8000ba22:	c3 35       	brlt	8000ba88 <_realloc_r+0x1e4>
8000ba24:	6e 39       	ld.w	r9,r7[0xc]
8000ba26:	6e 28       	ld.w	r8,r7[0x8]
8000ba28:	93 28       	st.w	r9[0x8],r8
8000ba2a:	91 39       	st.w	r8[0xc],r9
8000ba2c:	e0 ca 00 04 	sub	r10,r0,4
8000ba30:	ee cc ff f8 	sub	r12,r7,-8
8000ba34:	e0 4a 00 24 	cp.w	r10,36
8000ba38:	e0 8b 00 24 	brhi	8000ba80 <_realloc_r+0x1dc>
8000ba3c:	59 3a       	cp.w	r10,19
8000ba3e:	e0 88 00 1a 	brls	8000ba72 <_realloc_r+0x1ce>
8000ba42:	09 08       	ld.w	r8,r4++
8000ba44:	99 08       	st.w	r12[0x0],r8
8000ba46:	09 08       	ld.w	r8,r4++
8000ba48:	8f 38       	st.w	r7[0xc],r8
8000ba4a:	ee cc ff f0 	sub	r12,r7,-16
8000ba4e:	59 ba       	cp.w	r10,27
8000ba50:	e0 88 00 11 	brls	8000ba72 <_realloc_r+0x1ce>
8000ba54:	09 08       	ld.w	r8,r4++
8000ba56:	99 08       	st.w	r12[0x0],r8
8000ba58:	09 08       	ld.w	r8,r4++
8000ba5a:	8f 58       	st.w	r7[0x14],r8
8000ba5c:	ee cc ff e8 	sub	r12,r7,-24
8000ba60:	e0 4a 00 24 	cp.w	r10,36
8000ba64:	c0 71       	brne	8000ba72 <_realloc_r+0x1ce>
8000ba66:	09 08       	ld.w	r8,r4++
8000ba68:	99 08       	st.w	r12[0x0],r8
8000ba6a:	ee cc ff e0 	sub	r12,r7,-32
8000ba6e:	09 08       	ld.w	r8,r4++
8000ba70:	8f 78       	st.w	r7[0x1c],r8
8000ba72:	09 08       	ld.w	r8,r4++
8000ba74:	18 a8       	st.w	r12++,r8
8000ba76:	68 08       	ld.w	r8,r4[0x0]
8000ba78:	99 08       	st.w	r12[0x0],r8
8000ba7a:	68 18       	ld.w	r8,r4[0x4]
8000ba7c:	99 18       	st.w	r12[0x4],r8
8000ba7e:	c4 78       	rjmp	8000bb0c <_realloc_r+0x268>
8000ba80:	08 9b       	mov	r11,r4
8000ba82:	fe b0 fb fe 	rcall	8000b27e <memmove>
8000ba86:	c4 38       	rjmp	8000bb0c <_realloc_r+0x268>
8000ba88:	04 9c       	mov	r12,r2
8000ba8a:	fe b0 f9 d7 	rcall	8000ae38 <_malloc_r>
8000ba8e:	18 95       	mov	r5,r12
8000ba90:	c3 a0       	breq	8000bb04 <_realloc_r+0x260>
8000ba92:	62 18       	ld.w	r8,r1[0x4]
8000ba94:	f8 c9 00 08 	sub	r9,r12,8
8000ba98:	a1 c8       	cbr	r8,0x0
8000ba9a:	e2 08 00 08 	add	r8,r1,r8
8000ba9e:	10 39       	cp.w	r9,r8
8000baa0:	c0 71       	brne	8000baae <_realloc_r+0x20a>
8000baa2:	72 13       	ld.w	r3,r9[0x4]
8000baa4:	02 97       	mov	r7,r1
8000baa6:	e0 13 ff fc 	andl	r3,0xfffc
8000baaa:	00 03       	add	r3,r0
8000baac:	c3 08       	rjmp	8000bb0c <_realloc_r+0x268>
8000baae:	e0 ca 00 04 	sub	r10,r0,4
8000bab2:	e0 4a 00 24 	cp.w	r10,36
8000bab6:	e0 8b 00 20 	brhi	8000baf6 <_realloc_r+0x252>
8000baba:	08 99       	mov	r9,r4
8000babc:	18 98       	mov	r8,r12
8000babe:	59 3a       	cp.w	r10,19
8000bac0:	e0 88 00 14 	brls	8000bae8 <_realloc_r+0x244>
8000bac4:	13 0b       	ld.w	r11,r9++
8000bac6:	10 ab       	st.w	r8++,r11
8000bac8:	13 0b       	ld.w	r11,r9++
8000baca:	10 ab       	st.w	r8++,r11
8000bacc:	59 ba       	cp.w	r10,27
8000bace:	e0 88 00 0d 	brls	8000bae8 <_realloc_r+0x244>
8000bad2:	13 0b       	ld.w	r11,r9++
8000bad4:	10 ab       	st.w	r8++,r11
8000bad6:	13 0b       	ld.w	r11,r9++
8000bad8:	10 ab       	st.w	r8++,r11
8000bada:	e0 4a 00 24 	cp.w	r10,36
8000bade:	c0 51       	brne	8000bae8 <_realloc_r+0x244>
8000bae0:	13 0a       	ld.w	r10,r9++
8000bae2:	10 aa       	st.w	r8++,r10
8000bae4:	13 0a       	ld.w	r10,r9++
8000bae6:	10 aa       	st.w	r8++,r10
8000bae8:	13 0a       	ld.w	r10,r9++
8000baea:	10 aa       	st.w	r8++,r10
8000baec:	72 0a       	ld.w	r10,r9[0x0]
8000baee:	91 0a       	st.w	r8[0x0],r10
8000baf0:	72 19       	ld.w	r9,r9[0x4]
8000baf2:	91 19       	st.w	r8[0x4],r9
8000baf4:	c0 48       	rjmp	8000bafc <_realloc_r+0x258>
8000baf6:	08 9b       	mov	r11,r4
8000baf8:	fe b0 fb c3 	rcall	8000b27e <memmove>
8000bafc:	08 9b       	mov	r11,r4
8000bafe:	04 9c       	mov	r12,r2
8000bb00:	fe b0 f6 f6 	rcall	8000a8ec <_free_r>
8000bb04:	04 9c       	mov	r12,r2
8000bb06:	c2 a8       	rjmp	8000bb5a <_realloc_r+0x2b6>
8000bb08:	00 93       	mov	r3,r0
8000bb0a:	02 97       	mov	r7,r1
8000bb0c:	e6 06 01 09 	sub	r9,r3,r6
8000bb10:	6e 18       	ld.w	r8,r7[0x4]
8000bb12:	58 f9       	cp.w	r9,15
8000bb14:	e0 88 00 16 	brls	8000bb40 <_realloc_r+0x29c>
8000bb18:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
8000bb1c:	ed e8 10 08 	or	r8,r6,r8
8000bb20:	8f 18       	st.w	r7[0x4],r8
8000bb22:	12 98       	mov	r8,r9
8000bb24:	a1 a8       	sbr	r8,0x0
8000bb26:	ee 06 00 0b 	add	r11,r7,r6
8000bb2a:	f6 09 00 09 	add	r9,r11,r9
8000bb2e:	97 18       	st.w	r11[0x4],r8
8000bb30:	72 18       	ld.w	r8,r9[0x4]
8000bb32:	a1 a8       	sbr	r8,0x0
8000bb34:	2f 8b       	sub	r11,-8
8000bb36:	93 18       	st.w	r9[0x4],r8
8000bb38:	04 9c       	mov	r12,r2
8000bb3a:	fe b0 f6 d9 	rcall	8000a8ec <_free_r>
8000bb3e:	c0 b8       	rjmp	8000bb54 <_realloc_r+0x2b0>
8000bb40:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
8000bb44:	e7 e8 10 08 	or	r8,r3,r8
8000bb48:	8f 18       	st.w	r7[0x4],r8
8000bb4a:	ee 03 00 03 	add	r3,r7,r3
8000bb4e:	66 18       	ld.w	r8,r3[0x4]
8000bb50:	a1 a8       	sbr	r8,0x0
8000bb52:	87 18       	st.w	r3[0x4],r8
8000bb54:	04 9c       	mov	r12,r2
8000bb56:	ee c5 ff f8 	sub	r5,r7,-8
8000bb5a:	fe b0 fb b9 	rcall	8000b2cc <__malloc_unlock>
8000bb5e:	0a 9c       	mov	r12,r5
8000bb60:	2f fd       	sub	sp,-4
8000bb62:	d8 32       	popm	r0-r7,pc

8000bb64 <__isinfd>:
8000bb64:	14 98       	mov	r8,r10
8000bb66:	fc 19 7f f0 	movh	r9,0x7ff0
8000bb6a:	f5 db c0 1f 	bfextu	r10,r11,0x0,0x1f
8000bb6e:	f0 0b 11 00 	rsub	r11,r8,0
8000bb72:	f7 e8 10 08 	or	r8,r11,r8
8000bb76:	f5 e8 13 f8 	or	r8,r10,r8>>0x1f
8000bb7a:	f2 08 01 08 	sub	r8,r9,r8
8000bb7e:	f0 0c 11 00 	rsub	r12,r8,0
8000bb82:	f9 e8 10 08 	or	r8,r12,r8
8000bb86:	f0 0c 14 1f 	asr	r12,r8,0x1f
8000bb8a:	2f fc       	sub	r12,-1
8000bb8c:	5e fc       	retal	r12

8000bb8e <__isnand>:
8000bb8e:	14 98       	mov	r8,r10
8000bb90:	f5 db c0 1f 	bfextu	r10,r11,0x0,0x1f
8000bb94:	f0 0c 11 00 	rsub	r12,r8,0
8000bb98:	10 4c       	or	r12,r8
8000bb9a:	fc 18 7f f0 	movh	r8,0x7ff0
8000bb9e:	f5 ec 13 fc 	or	r12,r10,r12>>0x1f
8000bba2:	f0 0c 01 0c 	sub	r12,r8,r12
8000bba6:	bf 9c       	lsr	r12,0x1f
8000bba8:	5e fc       	retal	r12
8000bbaa:	d7 03       	nop

8000bbac <_sbrk_r>:
8000bbac:	d4 21       	pushm	r4-r7,lr
8000bbae:	30 08       	mov	r8,0
8000bbb0:	18 97       	mov	r7,r12
8000bbb2:	e0 66 07 80 	mov	r6,1920
8000bbb6:	16 9c       	mov	r12,r11
8000bbb8:	8d 08       	st.w	r6[0x0],r8
8000bbba:	ca fc       	rcall	8000bd18 <_sbrk>
8000bbbc:	5b fc       	cp.w	r12,-1
8000bbbe:	c0 51       	brne	8000bbc8 <_sbrk_r+0x1c>
8000bbc0:	6c 08       	ld.w	r8,r6[0x0]
8000bbc2:	58 08       	cp.w	r8,0
8000bbc4:	ef f8 1a 03 	st.wne	r7[0xc],r8
8000bbc8:	d8 22       	popm	r4-r7,pc
8000bbca:	d7 03       	nop

8000bbcc <__sclose>:
8000bbcc:	d4 01       	pushm	lr
8000bbce:	96 7b       	ld.sh	r11,r11[0xe]
8000bbd0:	cf ec       	rcall	8000bdcc <_close_r>
8000bbd2:	d8 02       	popm	pc

8000bbd4 <__sseek>:
8000bbd4:	d4 21       	pushm	r4-r7,lr
8000bbd6:	16 97       	mov	r7,r11
8000bbd8:	96 7b       	ld.sh	r11,r11[0xe]
8000bbda:	c8 5d       	rcall	8000bee4 <_lseek_r>
8000bbdc:	8e 68       	ld.sh	r8,r7[0xc]
8000bbde:	10 99       	mov	r9,r8
8000bbe0:	ad c8       	cbr	r8,0xc
8000bbe2:	ad a9       	sbr	r9,0xc
8000bbe4:	5b fc       	cp.w	r12,-1
8000bbe6:	ef f8 0c 06 	st.heq	r7[0xc],r8
8000bbea:	ef f9 1c 06 	st.hne	r7[0xc],r9
8000bbee:	ef fc 1a 15 	st.wne	r7[0x54],r12
8000bbf2:	d8 22       	popm	r4-r7,pc

8000bbf4 <__swrite>:
8000bbf4:	d4 21       	pushm	r4-r7,lr
8000bbf6:	96 68       	ld.sh	r8,r11[0xc]
8000bbf8:	16 97       	mov	r7,r11
8000bbfa:	14 95       	mov	r5,r10
8000bbfc:	12 94       	mov	r4,r9
8000bbfe:	e2 18 01 00 	andl	r8,0x100,COH
8000bc02:	18 96       	mov	r6,r12
8000bc04:	c0 50       	breq	8000bc0e <__swrite+0x1a>
8000bc06:	30 29       	mov	r9,2
8000bc08:	30 0a       	mov	r10,0
8000bc0a:	96 7b       	ld.sh	r11,r11[0xe]
8000bc0c:	c6 cd       	rcall	8000bee4 <_lseek_r>
8000bc0e:	8e 68       	ld.sh	r8,r7[0xc]
8000bc10:	ad c8       	cbr	r8,0xc
8000bc12:	08 99       	mov	r9,r4
8000bc14:	0a 9a       	mov	r10,r5
8000bc16:	8e 7b       	ld.sh	r11,r7[0xe]
8000bc18:	0c 9c       	mov	r12,r6
8000bc1a:	ae 68       	st.h	r7[0xc],r8
8000bc1c:	c9 ac       	rcall	8000bd50 <_write_r>
8000bc1e:	d8 22       	popm	r4-r7,pc

8000bc20 <__sread>:
8000bc20:	d4 21       	pushm	r4-r7,lr
8000bc22:	16 97       	mov	r7,r11
8000bc24:	96 7b       	ld.sh	r11,r11[0xe]
8000bc26:	c7 1d       	rcall	8000bf08 <_read_r>
8000bc28:	c0 65       	brlt	8000bc34 <__sread+0x14>
8000bc2a:	6f 58       	ld.w	r8,r7[0x54]
8000bc2c:	18 08       	add	r8,r12
8000bc2e:	ef 48 00 54 	st.w	r7[84],r8
8000bc32:	d8 22       	popm	r4-r7,pc
8000bc34:	8e 68       	ld.sh	r8,r7[0xc]
8000bc36:	ad c8       	cbr	r8,0xc
8000bc38:	ae 68       	st.h	r7[0xc],r8
8000bc3a:	d8 22       	popm	r4-r7,pc

8000bc3c <strlen>:
8000bc3c:	30 09       	mov	r9,0
8000bc3e:	18 98       	mov	r8,r12
8000bc40:	c0 28       	rjmp	8000bc44 <strlen+0x8>
8000bc42:	2f f8       	sub	r8,-1
8000bc44:	11 8a       	ld.ub	r10,r8[0x0]
8000bc46:	f2 0a 18 00 	cp.b	r10,r9
8000bc4a:	cf c1       	brne	8000bc42 <strlen+0x6>
8000bc4c:	f0 0c 01 0c 	sub	r12,r8,r12
8000bc50:	5e fc       	retal	r12
8000bc52:	d7 03       	nop

8000bc54 <_close>:
8000bc54:	30 28       	mov	r8,2
8000bc56:	d6 73       	breakpoint
8000bc58:	3f fc       	mov	r12,-1
8000bc5a:	35 8b       	mov	r11,88
8000bc5c:	58 0c       	cp.w	r12,0
8000bc5e:	5e 4c       	retge	r12
8000bc60:	e0 6a 07 80 	mov	r10,1920
8000bc64:	95 0b       	st.w	r10[0x0],r11
8000bc66:	5e fc       	retal	r12

8000bc68 <_lseek>:
8000bc68:	30 58       	mov	r8,5
8000bc6a:	d6 73       	breakpoint
8000bc6c:	3f fc       	mov	r12,-1
8000bc6e:	35 8b       	mov	r11,88
8000bc70:	58 0c       	cp.w	r12,0
8000bc72:	5e 4c       	retge	r12
8000bc74:	e0 6a 07 80 	mov	r10,1920
8000bc78:	95 0b       	st.w	r10[0x0],r11
8000bc7a:	5e fc       	retal	r12

8000bc7c <_read>:
8000bc7c:	30 38       	mov	r8,3
8000bc7e:	d6 73       	breakpoint
8000bc80:	3f fc       	mov	r12,-1
8000bc82:	35 8b       	mov	r11,88
8000bc84:	58 0c       	cp.w	r12,0
8000bc86:	5e 4c       	retge	r12
8000bc88:	e0 6a 07 80 	mov	r10,1920
8000bc8c:	95 0b       	st.w	r10[0x0],r11
8000bc8e:	5e fc       	retal	r12

8000bc90 <_write>:
8000bc90:	30 48       	mov	r8,4
8000bc92:	d6 73       	breakpoint
8000bc94:	3f fc       	mov	r12,-1
8000bc96:	35 8b       	mov	r11,88
8000bc98:	58 0c       	cp.w	r12,0
8000bc9a:	5e 4c       	retge	r12
8000bc9c:	e0 6a 07 80 	mov	r10,1920
8000bca0:	95 0b       	st.w	r10[0x0],r11
8000bca2:	5e fc       	retal	r12

8000bca4 <isatty>:
8000bca4:	30 b8       	mov	r8,11
8000bca6:	d6 73       	breakpoint
8000bca8:	3f fc       	mov	r12,-1
8000bcaa:	35 8b       	mov	r11,88
8000bcac:	58 0c       	cp.w	r12,0
8000bcae:	5e 4c       	retge	r12
8000bcb0:	e0 6a 07 80 	mov	r10,1920
8000bcb4:	95 0b       	st.w	r10[0x0],r11
8000bcb6:	5e fc       	retal	r12

8000bcb8 <_fstat_host>:
8000bcb8:	30 98       	mov	r8,9
8000bcba:	d6 73       	breakpoint
8000bcbc:	3f fc       	mov	r12,-1
8000bcbe:	35 8b       	mov	r11,88
8000bcc0:	58 0c       	cp.w	r12,0
8000bcc2:	5e 4c       	retge	r12
8000bcc4:	e0 6a 07 80 	mov	r10,1920
8000bcc8:	95 0b       	st.w	r10[0x0],r11
8000bcca:	5e fc       	retal	r12

8000bccc <_fstat>:
8000bccc:	d4 21       	pushm	r4-r7,lr
8000bcce:	21 0d       	sub	sp,64
8000bcd0:	16 97       	mov	r7,r11
8000bcd2:	1a 9b       	mov	r11,sp
8000bcd4:	cf 2f       	rcall	8000bcb8 <_fstat_host>
8000bcd6:	c0 34       	brge	8000bcdc <_fstat+0x10>
8000bcd8:	3f fc       	mov	r12,-1
8000bcda:	c1 c8       	rjmp	8000bd12 <_fstat+0x46>
8000bcdc:	40 08       	lddsp	r8,sp[0x0]
8000bcde:	ae 08       	st.h	r7[0x0],r8
8000bce0:	40 18       	lddsp	r8,sp[0x4]
8000bce2:	ae 18       	st.h	r7[0x2],r8
8000bce4:	40 28       	lddsp	r8,sp[0x8]
8000bce6:	8f 18       	st.w	r7[0x4],r8
8000bce8:	40 38       	lddsp	r8,sp[0xc]
8000bcea:	ae 48       	st.h	r7[0x8],r8
8000bcec:	40 48       	lddsp	r8,sp[0x10]
8000bcee:	ae 58       	st.h	r7[0xa],r8
8000bcf0:	40 58       	lddsp	r8,sp[0x14]
8000bcf2:	ae 68       	st.h	r7[0xc],r8
8000bcf4:	40 68       	lddsp	r8,sp[0x18]
8000bcf6:	ae 78       	st.h	r7[0xe],r8
8000bcf8:	40 88       	lddsp	r8,sp[0x20]
8000bcfa:	8f 48       	st.w	r7[0x10],r8
8000bcfc:	40 a8       	lddsp	r8,sp[0x28]
8000bcfe:	8f b8       	st.w	r7[0x2c],r8
8000bd00:	40 c8       	lddsp	r8,sp[0x30]
8000bd02:	8f c8       	st.w	r7[0x30],r8
8000bd04:	40 d8       	lddsp	r8,sp[0x34]
8000bd06:	8f 58       	st.w	r7[0x14],r8
8000bd08:	40 e8       	lddsp	r8,sp[0x38]
8000bd0a:	30 0c       	mov	r12,0
8000bd0c:	8f 78       	st.w	r7[0x1c],r8
8000bd0e:	40 f8       	lddsp	r8,sp[0x3c]
8000bd10:	8f 98       	st.w	r7[0x24],r8
8000bd12:	2f 0d       	sub	sp,-64
8000bd14:	d8 22       	popm	r4-r7,pc
8000bd16:	d7 03       	nop

8000bd18 <_sbrk>:
8000bd18:	d4 01       	pushm	lr
8000bd1a:	e0 68 06 60 	mov	r8,1632
8000bd1e:	70 09       	ld.w	r9,r8[0x0]
8000bd20:	58 09       	cp.w	r9,0
8000bd22:	c0 41       	brne	8000bd2a <_sbrk+0x12>
8000bd24:	e0 69 07 88 	mov	r9,1928
8000bd28:	91 09       	st.w	r8[0x0],r9
8000bd2a:	e0 69 06 60 	mov	r9,1632
8000bd2e:	e0 6a 30 00 	mov	r10,12288
8000bd32:	72 08       	ld.w	r8,r9[0x0]
8000bd34:	f0 0c 00 0c 	add	r12,r8,r12
8000bd38:	14 3c       	cp.w	r12,r10
8000bd3a:	e0 8b 00 04 	brhi	8000bd42 <_sbrk+0x2a>
8000bd3e:	93 0c       	st.w	r9[0x0],r12
8000bd40:	c0 58       	rjmp	8000bd4a <_sbrk+0x32>
8000bd42:	c5 5c       	rcall	8000bdec <__errno>
8000bd44:	30 c8       	mov	r8,12
8000bd46:	99 08       	st.w	r12[0x0],r8
8000bd48:	3f f8       	mov	r8,-1
8000bd4a:	10 9c       	mov	r12,r8
8000bd4c:	d8 02       	popm	pc
8000bd4e:	d7 03       	nop

8000bd50 <_write_r>:
8000bd50:	d4 21       	pushm	r4-r7,lr
8000bd52:	16 98       	mov	r8,r11
8000bd54:	18 97       	mov	r7,r12
8000bd56:	10 9c       	mov	r12,r8
8000bd58:	30 08       	mov	r8,0
8000bd5a:	14 9b       	mov	r11,r10
8000bd5c:	e0 66 07 80 	mov	r6,1920
8000bd60:	12 9a       	mov	r10,r9
8000bd62:	8d 08       	st.w	r6[0x0],r8
8000bd64:	c9 6f       	rcall	8000bc90 <_write>
8000bd66:	5b fc       	cp.w	r12,-1
8000bd68:	c0 51       	brne	8000bd72 <_write_r+0x22>
8000bd6a:	6c 08       	ld.w	r8,r6[0x0]
8000bd6c:	58 08       	cp.w	r8,0
8000bd6e:	ef f8 1a 03 	st.wne	r7[0xc],r8
8000bd72:	d8 22       	popm	r4-r7,pc

8000bd74 <_calloc_r>:
8000bd74:	d4 21       	pushm	r4-r7,lr
8000bd76:	f4 0b 02 4b 	mul	r11,r10,r11
8000bd7a:	fe b0 f8 5f 	rcall	8000ae38 <_malloc_r>
8000bd7e:	18 97       	mov	r7,r12
8000bd80:	c2 30       	breq	8000bdc6 <_calloc_r+0x52>
8000bd82:	f8 fa ff fc 	ld.w	r10,r12[-4]
8000bd86:	e0 1a ff fc 	andl	r10,0xfffc
8000bd8a:	20 4a       	sub	r10,4
8000bd8c:	e0 4a 00 24 	cp.w	r10,36
8000bd90:	e0 8b 00 18 	brhi	8000bdc0 <_calloc_r+0x4c>
8000bd94:	18 98       	mov	r8,r12
8000bd96:	59 3a       	cp.w	r10,19
8000bd98:	e0 88 00 0f 	brls	8000bdb6 <_calloc_r+0x42>
8000bd9c:	30 09       	mov	r9,0
8000bd9e:	10 a9       	st.w	r8++,r9
8000bda0:	10 a9       	st.w	r8++,r9
8000bda2:	59 ba       	cp.w	r10,27
8000bda4:	e0 88 00 09 	brls	8000bdb6 <_calloc_r+0x42>
8000bda8:	10 a9       	st.w	r8++,r9
8000bdaa:	10 a9       	st.w	r8++,r9
8000bdac:	e0 4a 00 24 	cp.w	r10,36
8000bdb0:	c0 31       	brne	8000bdb6 <_calloc_r+0x42>
8000bdb2:	10 a9       	st.w	r8++,r9
8000bdb4:	10 a9       	st.w	r8++,r9
8000bdb6:	30 09       	mov	r9,0
8000bdb8:	10 a9       	st.w	r8++,r9
8000bdba:	91 19       	st.w	r8[0x4],r9
8000bdbc:	91 09       	st.w	r8[0x0],r9
8000bdbe:	c0 48       	rjmp	8000bdc6 <_calloc_r+0x52>
8000bdc0:	30 0b       	mov	r11,0
8000bdc2:	fe b0 fa 7d 	rcall	8000b2bc <memset>
8000bdc6:	0e 9c       	mov	r12,r7
8000bdc8:	d8 22       	popm	r4-r7,pc
8000bdca:	d7 03       	nop

8000bdcc <_close_r>:
8000bdcc:	d4 21       	pushm	r4-r7,lr
8000bdce:	30 08       	mov	r8,0
8000bdd0:	18 97       	mov	r7,r12
8000bdd2:	e0 66 07 80 	mov	r6,1920
8000bdd6:	16 9c       	mov	r12,r11
8000bdd8:	8d 08       	st.w	r6[0x0],r8
8000bdda:	c3 df       	rcall	8000bc54 <_close>
8000bddc:	5b fc       	cp.w	r12,-1
8000bdde:	c0 51       	brne	8000bde8 <_close_r+0x1c>
8000bde0:	6c 08       	ld.w	r8,r6[0x0]
8000bde2:	58 08       	cp.w	r8,0
8000bde4:	ef f8 1a 03 	st.wne	r7[0xc],r8
8000bde8:	d8 22       	popm	r4-r7,pc
8000bdea:	d7 03       	nop

8000bdec <__errno>:
8000bdec:	e0 68 00 f8 	mov	r8,248
8000bdf0:	70 0c       	ld.w	r12,r8[0x0]
8000bdf2:	2f 4c       	sub	r12,-12
8000bdf4:	5e fc       	retal	r12
8000bdf6:	d7 03       	nop

8000bdf8 <_fclose_r>:
8000bdf8:	d4 21       	pushm	r4-r7,lr
8000bdfa:	18 96       	mov	r6,r12
8000bdfc:	16 97       	mov	r7,r11
8000bdfe:	58 0b       	cp.w	r11,0
8000be00:	c0 31       	brne	8000be06 <_fclose_r+0xe>
8000be02:	16 95       	mov	r5,r11
8000be04:	c5 38       	rjmp	8000beaa <_fclose_r+0xb2>
8000be06:	fe b0 f4 87 	rcall	8000a714 <__sfp_lock_acquire>
8000be0a:	58 06       	cp.w	r6,0
8000be0c:	c0 70       	breq	8000be1a <_fclose_r+0x22>
8000be0e:	6c 68       	ld.w	r8,r6[0x18]
8000be10:	58 08       	cp.w	r8,0
8000be12:	c0 41       	brne	8000be1a <_fclose_r+0x22>
8000be14:	0c 9c       	mov	r12,r6
8000be16:	fe b0 f4 d1 	rcall	8000a7b8 <__sinit>
8000be1a:	fe c8 eb 0e 	sub	r8,pc,-5362
8000be1e:	10 37       	cp.w	r7,r8
8000be20:	c0 31       	brne	8000be26 <_fclose_r+0x2e>
8000be22:	6c 07       	ld.w	r7,r6[0x0]
8000be24:	c0 c8       	rjmp	8000be3c <_fclose_r+0x44>
8000be26:	fe c8 ea fa 	sub	r8,pc,-5382
8000be2a:	10 37       	cp.w	r7,r8
8000be2c:	c0 31       	brne	8000be32 <_fclose_r+0x3a>
8000be2e:	6c 17       	ld.w	r7,r6[0x4]
8000be30:	c0 68       	rjmp	8000be3c <_fclose_r+0x44>
8000be32:	fe c8 ea e6 	sub	r8,pc,-5402
8000be36:	10 37       	cp.w	r7,r8
8000be38:	ed f7 00 02 	ld.weq	r7,r6[0x8]
8000be3c:	8e 69       	ld.sh	r9,r7[0xc]
8000be3e:	30 08       	mov	r8,0
8000be40:	f0 09 19 00 	cp.h	r9,r8
8000be44:	c0 51       	brne	8000be4e <_fclose_r+0x56>
8000be46:	fe b0 f4 68 	rcall	8000a716 <__sfp_lock_release>
8000be4a:	30 05       	mov	r5,0
8000be4c:	c2 f8       	rjmp	8000beaa <_fclose_r+0xb2>
8000be4e:	0e 9b       	mov	r11,r7
8000be50:	0c 9c       	mov	r12,r6
8000be52:	fe b0 f3 db 	rcall	8000a608 <_fflush_r>
8000be56:	6e c8       	ld.w	r8,r7[0x30]
8000be58:	18 95       	mov	r5,r12
8000be5a:	58 08       	cp.w	r8,0
8000be5c:	c0 60       	breq	8000be68 <_fclose_r+0x70>
8000be5e:	6e 8b       	ld.w	r11,r7[0x20]
8000be60:	0c 9c       	mov	r12,r6
8000be62:	5d 18       	icall	r8
8000be64:	f9 b5 05 ff 	movlt	r5,-1
8000be68:	8e 68       	ld.sh	r8,r7[0xc]
8000be6a:	ed b8 00 07 	bld	r8,0x7
8000be6e:	c0 51       	brne	8000be78 <_fclose_r+0x80>
8000be70:	6e 4b       	ld.w	r11,r7[0x10]
8000be72:	0c 9c       	mov	r12,r6
8000be74:	fe b0 f5 3c 	rcall	8000a8ec <_free_r>
8000be78:	6e db       	ld.w	r11,r7[0x34]
8000be7a:	58 0b       	cp.w	r11,0
8000be7c:	c0 a0       	breq	8000be90 <_fclose_r+0x98>
8000be7e:	ee c8 ff bc 	sub	r8,r7,-68
8000be82:	10 3b       	cp.w	r11,r8
8000be84:	c0 40       	breq	8000be8c <_fclose_r+0x94>
8000be86:	0c 9c       	mov	r12,r6
8000be88:	fe b0 f5 32 	rcall	8000a8ec <_free_r>
8000be8c:	30 08       	mov	r8,0
8000be8e:	8f d8       	st.w	r7[0x34],r8
8000be90:	6f 2b       	ld.w	r11,r7[0x48]
8000be92:	58 0b       	cp.w	r11,0
8000be94:	c0 70       	breq	8000bea2 <_fclose_r+0xaa>
8000be96:	0c 9c       	mov	r12,r6
8000be98:	fe b0 f5 2a 	rcall	8000a8ec <_free_r>
8000be9c:	30 08       	mov	r8,0
8000be9e:	ef 48 00 48 	st.w	r7[72],r8
8000bea2:	30 08       	mov	r8,0
8000bea4:	ae 68       	st.h	r7[0xc],r8
8000bea6:	fe b0 f4 38 	rcall	8000a716 <__sfp_lock_release>
8000beaa:	0a 9c       	mov	r12,r5
8000beac:	d8 22       	popm	r4-r7,pc
8000beae:	d7 03       	nop

8000beb0 <fclose>:
8000beb0:	d4 01       	pushm	lr
8000beb2:	e0 68 00 f8 	mov	r8,248
8000beb6:	18 9b       	mov	r11,r12
8000beb8:	70 0c       	ld.w	r12,r8[0x0]
8000beba:	c9 ff       	rcall	8000bdf8 <_fclose_r>
8000bebc:	d8 02       	popm	pc
8000bebe:	d7 03       	nop

8000bec0 <_fstat_r>:
8000bec0:	d4 21       	pushm	r4-r7,lr
8000bec2:	16 98       	mov	r8,r11
8000bec4:	18 97       	mov	r7,r12
8000bec6:	10 9c       	mov	r12,r8
8000bec8:	30 08       	mov	r8,0
8000beca:	e0 66 07 80 	mov	r6,1920
8000bece:	14 9b       	mov	r11,r10
8000bed0:	8d 08       	st.w	r6[0x0],r8
8000bed2:	cf de       	rcall	8000bccc <_fstat>
8000bed4:	5b fc       	cp.w	r12,-1
8000bed6:	c0 51       	brne	8000bee0 <_fstat_r+0x20>
8000bed8:	6c 08       	ld.w	r8,r6[0x0]
8000beda:	58 08       	cp.w	r8,0
8000bedc:	ef f8 1a 03 	st.wne	r7[0xc],r8
8000bee0:	d8 22       	popm	r4-r7,pc
8000bee2:	d7 03       	nop

8000bee4 <_lseek_r>:
8000bee4:	d4 21       	pushm	r4-r7,lr
8000bee6:	16 98       	mov	r8,r11
8000bee8:	18 97       	mov	r7,r12
8000beea:	10 9c       	mov	r12,r8
8000beec:	30 08       	mov	r8,0
8000beee:	14 9b       	mov	r11,r10
8000bef0:	e0 66 07 80 	mov	r6,1920
8000bef4:	12 9a       	mov	r10,r9
8000bef6:	8d 08       	st.w	r6[0x0],r8
8000bef8:	cb 8e       	rcall	8000bc68 <_lseek>
8000befa:	5b fc       	cp.w	r12,-1
8000befc:	c0 51       	brne	8000bf06 <_lseek_r+0x22>
8000befe:	6c 08       	ld.w	r8,r6[0x0]
8000bf00:	58 08       	cp.w	r8,0
8000bf02:	ef f8 1a 03 	st.wne	r7[0xc],r8
8000bf06:	d8 22       	popm	r4-r7,pc

8000bf08 <_read_r>:
8000bf08:	d4 21       	pushm	r4-r7,lr
8000bf0a:	16 98       	mov	r8,r11
8000bf0c:	18 97       	mov	r7,r12
8000bf0e:	10 9c       	mov	r12,r8
8000bf10:	30 08       	mov	r8,0
8000bf12:	14 9b       	mov	r11,r10
8000bf14:	e0 66 07 80 	mov	r6,1920
8000bf18:	12 9a       	mov	r10,r9
8000bf1a:	8d 08       	st.w	r6[0x0],r8
8000bf1c:	cb 0e       	rcall	8000bc7c <_read>
8000bf1e:	5b fc       	cp.w	r12,-1
8000bf20:	c0 51       	brne	8000bf2a <_read_r+0x22>
8000bf22:	6c 08       	ld.w	r8,r6[0x0]
8000bf24:	58 08       	cp.w	r8,0
8000bf26:	ef f8 1a 03 	st.wne	r7[0xc],r8
8000bf2a:	d8 22       	popm	r4-r7,pc

8000bf2c <__avr32_f64_mul>:
8000bf2c:	f5 eb 10 1c 	or	r12,r10,r11<<0x1
8000bf30:	e0 80 00 dc 	breq	8000c0e8 <__avr32_f64_mul_op1_zero>
8000bf34:	d4 21       	pushm	r4-r7,lr
8000bf36:	f7 e9 20 0e 	eor	lr,r11,r9
8000bf3a:	ef db c2 8b 	bfextu	r7,r11,0x14,0xb
8000bf3e:	30 15       	mov	r5,1
8000bf40:	c4 30       	breq	8000bfc6 <__avr32_f64_mul_op1_subnormal>
8000bf42:	ab 6b       	lsl	r11,0xa
8000bf44:	f7 ea 13 6b 	or	r11,r11,r10>>0x16
8000bf48:	ab 6a       	lsl	r10,0xa
8000bf4a:	f7 d5 d3 c2 	bfins	r11,r5,0x1e,0x2
8000bf4e:	ed d9 c2 8b 	bfextu	r6,r9,0x14,0xb
8000bf52:	c5 c0       	breq	8000c00a <__avr32_f64_mul_op2_subnormal>
8000bf54:	a1 78       	lsl	r8,0x1
8000bf56:	5c f9       	rol	r9
8000bf58:	f3 d5 d2 ab 	bfins	r9,r5,0x15,0xb
8000bf5c:	e0 47 07 ff 	cp.w	r7,2047
8000bf60:	c7 70       	breq	8000c04e <__avr32_f64_mul_op_nan_or_inf>
8000bf62:	e0 46 07 ff 	cp.w	r6,2047
8000bf66:	c7 40       	breq	8000c04e <__avr32_f64_mul_op_nan_or_inf>
8000bf68:	ee 06 00 0c 	add	r12,r7,r6
8000bf6c:	e0 2c 03 fe 	sub	r12,1022
8000bf70:	f6 08 06 44 	mulu.d	r4,r11,r8
8000bf74:	f4 09 07 44 	macu.d	r4,r10,r9
8000bf78:	f4 08 06 46 	mulu.d	r6,r10,r8
8000bf7c:	f6 09 06 4a 	mulu.d	r10,r11,r9
8000bf80:	08 07       	add	r7,r4
8000bf82:	f4 05 00 4a 	adc	r10,r10,r5
8000bf86:	5c 0b       	acr	r11
8000bf88:	ed bb 00 14 	bld	r11,0x14
8000bf8c:	c0 50       	breq	8000bf96 <__avr32_f64_mul+0x6a>
8000bf8e:	a1 77       	lsl	r7,0x1
8000bf90:	5c fa       	rol	r10
8000bf92:	5c fb       	rol	r11
8000bf94:	20 1c       	sub	r12,1
8000bf96:	58 0c       	cp.w	r12,0
8000bf98:	e0 8a 00 6f 	brle	8000c076 <__avr32_f64_mul_res_subnormal>
8000bf9c:	e0 4c 07 ff 	cp.w	r12,2047
8000bfa0:	e0 84 00 9c 	brge	8000c0d8 <__avr32_f64_mul_res_inf>
8000bfa4:	f7 dc d2 8b 	bfins	r11,r12,0x14,0xb
8000bfa8:	ed ea 11 f6 	or	r6,r6,r10<<0x1f
8000bfac:	ef e6 12 17 	or	r7,r7,r6>>0x1
8000bfb0:	ee 17 80 00 	eorh	r7,0x8000
8000bfb4:	f1 b7 04 20 	satu	r7,0x1
8000bfb8:	0e 0a       	add	r10,r7
8000bfba:	5c 0b       	acr	r11
8000bfbc:	ed be 00 1f 	bld	lr,0x1f
8000bfc0:	ef bb 00 1f 	bst	r11,0x1f
8000bfc4:	d8 22       	popm	r4-r7,pc

8000bfc6 <__avr32_f64_mul_op1_subnormal>:
8000bfc6:	e4 1b 00 0f 	andh	r11,0xf
8000bfca:	f4 0c 12 00 	clz	r12,r10
8000bfce:	f6 06 12 00 	clz	r6,r11
8000bfd2:	f7 bc 03 e1 	sublo	r12,-31
8000bfd6:	f8 06 17 30 	movlo	r6,r12
8000bfda:	f7 b6 02 01 	subhs	r6,1
8000bfde:	e0 46 00 20 	cp.w	r6,32
8000bfe2:	c0 d4       	brge	8000bffc <__avr32_f64_mul_op1_subnormal+0x36>
8000bfe4:	ec 0c 11 20 	rsub	r12,r6,32
8000bfe8:	f6 06 09 4b 	lsl	r11,r11,r6
8000bfec:	f4 0c 0a 4c 	lsr	r12,r10,r12
8000bff0:	18 4b       	or	r11,r12
8000bff2:	f4 06 09 4a 	lsl	r10,r10,r6
8000bff6:	20 b6       	sub	r6,11
8000bff8:	0c 17       	sub	r7,r6
8000bffa:	ca ab       	rjmp	8000bf4e <__avr32_f64_mul+0x22>
8000bffc:	f4 06 09 4b 	lsl	r11,r10,r6
8000c000:	c6 40       	breq	8000c0c8 <__avr32_f64_mul_res_zero>
8000c002:	30 0a       	mov	r10,0
8000c004:	20 b6       	sub	r6,11
8000c006:	0c 17       	sub	r7,r6
8000c008:	ca 3b       	rjmp	8000bf4e <__avr32_f64_mul+0x22>

8000c00a <__avr32_f64_mul_op2_subnormal>:
8000c00a:	e4 19 00 0f 	andh	r9,0xf
8000c00e:	f0 0c 12 00 	clz	r12,r8
8000c012:	f2 05 12 00 	clz	r5,r9
8000c016:	f7 bc 03 ea 	sublo	r12,-22
8000c01a:	f8 05 17 30 	movlo	r5,r12
8000c01e:	f7 b5 02 0a 	subhs	r5,10
8000c022:	e0 45 00 20 	cp.w	r5,32
8000c026:	c0 d4       	brge	8000c040 <__avr32_f64_mul_op2_subnormal+0x36>
8000c028:	ea 0c 11 20 	rsub	r12,r5,32
8000c02c:	f2 05 09 49 	lsl	r9,r9,r5
8000c030:	f0 0c 0a 4c 	lsr	r12,r8,r12
8000c034:	18 49       	or	r9,r12
8000c036:	f0 05 09 48 	lsl	r8,r8,r5
8000c03a:	20 25       	sub	r5,2
8000c03c:	0a 16       	sub	r6,r5
8000c03e:	c8 fb       	rjmp	8000bf5c <__avr32_f64_mul+0x30>
8000c040:	f0 05 09 49 	lsl	r9,r8,r5
8000c044:	c4 20       	breq	8000c0c8 <__avr32_f64_mul_res_zero>
8000c046:	30 08       	mov	r8,0
8000c048:	20 25       	sub	r5,2
8000c04a:	0a 16       	sub	r6,r5
8000c04c:	c8 8b       	rjmp	8000bf5c <__avr32_f64_mul+0x30>

8000c04e <__avr32_f64_mul_op_nan_or_inf>:
8000c04e:	e4 19 00 0f 	andh	r9,0xf
8000c052:	e4 1b 00 0f 	andh	r11,0xf
8000c056:	14 4b       	or	r11,r10
8000c058:	10 49       	or	r9,r8
8000c05a:	e0 47 07 ff 	cp.w	r7,2047
8000c05e:	c0 91       	brne	8000c070 <__avr32_f64_mul_op1_not_naninf>
8000c060:	58 0b       	cp.w	r11,0
8000c062:	c3 81       	brne	8000c0d2 <__avr32_f64_mul_res_nan>
8000c064:	e0 46 07 ff 	cp.w	r6,2047
8000c068:	c3 81       	brne	8000c0d8 <__avr32_f64_mul_res_inf>
8000c06a:	58 09       	cp.w	r9,0
8000c06c:	c3 60       	breq	8000c0d8 <__avr32_f64_mul_res_inf>
8000c06e:	c3 28       	rjmp	8000c0d2 <__avr32_f64_mul_res_nan>

8000c070 <__avr32_f64_mul_op1_not_naninf>:
8000c070:	58 09       	cp.w	r9,0
8000c072:	c3 30       	breq	8000c0d8 <__avr32_f64_mul_res_inf>
8000c074:	c2 f8       	rjmp	8000c0d2 <__avr32_f64_mul_res_nan>

8000c076 <__avr32_f64_mul_res_subnormal>:
8000c076:	5c 3c       	neg	r12
8000c078:	2f fc       	sub	r12,-1
8000c07a:	f1 bc 04 c0 	satu	r12,0x6
8000c07e:	e0 4c 00 20 	cp.w	r12,32
8000c082:	c1 14       	brge	8000c0a4 <__avr32_f64_mul_res_subnormal+0x2e>
8000c084:	f8 08 11 20 	rsub	r8,r12,32
8000c088:	0e 46       	or	r6,r7
8000c08a:	ee 0c 0a 47 	lsr	r7,r7,r12
8000c08e:	f4 08 09 49 	lsl	r9,r10,r8
8000c092:	12 47       	or	r7,r9
8000c094:	f4 0c 0a 4a 	lsr	r10,r10,r12
8000c098:	f6 08 09 49 	lsl	r9,r11,r8
8000c09c:	12 4a       	or	r10,r9
8000c09e:	f6 0c 0a 4b 	lsr	r11,r11,r12
8000c0a2:	c8 3b       	rjmp	8000bfa8 <__avr32_f64_mul+0x7c>
8000c0a4:	f8 08 11 20 	rsub	r8,r12,32
8000c0a8:	f9 b9 00 00 	moveq	r9,0
8000c0ac:	c0 30       	breq	8000c0b2 <__avr32_f64_mul_res_subnormal+0x3c>
8000c0ae:	f6 08 09 49 	lsl	r9,r11,r8
8000c0b2:	0e 46       	or	r6,r7
8000c0b4:	ed ea 10 16 	or	r6,r6,r10<<0x1
8000c0b8:	f4 0c 0a 4a 	lsr	r10,r10,r12
8000c0bc:	f3 ea 10 07 	or	r7,r9,r10
8000c0c0:	f6 0c 0a 4a 	lsr	r10,r11,r12
8000c0c4:	30 0b       	mov	r11,0
8000c0c6:	c7 1b       	rjmp	8000bfa8 <__avr32_f64_mul+0x7c>

8000c0c8 <__avr32_f64_mul_res_zero>:
8000c0c8:	1c 9b       	mov	r11,lr
8000c0ca:	e6 1b 80 00 	andh	r11,0x8000,COH
8000c0ce:	30 0a       	mov	r10,0
8000c0d0:	d8 22       	popm	r4-r7,pc

8000c0d2 <__avr32_f64_mul_res_nan>:
8000c0d2:	3f fb       	mov	r11,-1
8000c0d4:	3f fa       	mov	r10,-1
8000c0d6:	d8 22       	popm	r4-r7,pc

8000c0d8 <__avr32_f64_mul_res_inf>:
8000c0d8:	f0 6b 00 00 	mov	r11,-1048576
8000c0dc:	ed be 00 1f 	bld	lr,0x1f
8000c0e0:	ef bb 00 1f 	bst	r11,0x1f
8000c0e4:	30 0a       	mov	r10,0
8000c0e6:	d8 22       	popm	r4-r7,pc

8000c0e8 <__avr32_f64_mul_op1_zero>:
8000c0e8:	f7 e9 20 0b 	eor	r11,r11,r9
8000c0ec:	e6 1b 80 00 	andh	r11,0x8000,COH
8000c0f0:	f9 d9 c2 8b 	bfextu	r12,r9,0x14,0xb
8000c0f4:	e0 4c 07 ff 	cp.w	r12,2047
8000c0f8:	5e 1c       	retne	r12
8000c0fa:	3f fa       	mov	r10,-1
8000c0fc:	3f fb       	mov	r11,-1
8000c0fe:	5e fc       	retal	r12

8000c100 <__avr32_f64_sub_from_add>:
8000c100:	ee 19 80 00 	eorh	r9,0x8000

8000c104 <__avr32_f64_sub>:
8000c104:	f7 e9 20 0c 	eor	r12,r11,r9
8000c108:	e0 86 00 ca 	brmi	8000c29c <__avr32_f64_add_from_sub>
8000c10c:	eb cd 40 e0 	pushm	r5-r7,lr
8000c110:	16 9c       	mov	r12,r11
8000c112:	e6 1c 80 00 	andh	r12,0x8000,COH
8000c116:	bf db       	cbr	r11,0x1f
8000c118:	bf d9       	cbr	r9,0x1f
8000c11a:	10 3a       	cp.w	r10,r8
8000c11c:	f2 0b 13 00 	cpc	r11,r9
8000c120:	c0 92       	brcc	8000c132 <__avr32_f64_sub+0x2e>
8000c122:	16 97       	mov	r7,r11
8000c124:	12 9b       	mov	r11,r9
8000c126:	0e 99       	mov	r9,r7
8000c128:	14 97       	mov	r7,r10
8000c12a:	10 9a       	mov	r10,r8
8000c12c:	0e 98       	mov	r8,r7
8000c12e:	ee 1c 80 00 	eorh	r12,0x8000
8000c132:	f6 07 16 14 	lsr	r7,r11,0x14
8000c136:	ab 7b       	lsl	r11,0xb
8000c138:	f7 ea 13 5b 	or	r11,r11,r10>>0x15
8000c13c:	ab 7a       	lsl	r10,0xb
8000c13e:	bf bb       	sbr	r11,0x1f
8000c140:	f2 06 16 14 	lsr	r6,r9,0x14
8000c144:	c4 40       	breq	8000c1cc <__avr32_f64_sub_opL_subnormal>
8000c146:	ab 79       	lsl	r9,0xb
8000c148:	f3 e8 13 59 	or	r9,r9,r8>>0x15
8000c14c:	ab 78       	lsl	r8,0xb
8000c14e:	bf b9       	sbr	r9,0x1f

8000c150 <__avr32_f64_sub_opL_subnormal_done>:
8000c150:	e0 47 07 ff 	cp.w	r7,2047
8000c154:	c4 f0       	breq	8000c1f2 <__avr32_f64_sub_opH_nan_or_inf>
8000c156:	0e 26       	rsub	r6,r7
8000c158:	c1 20       	breq	8000c17c <__avr32_f64_sub_shift_done>
8000c15a:	ec 05 11 20 	rsub	r5,r6,32
8000c15e:	e0 46 00 20 	cp.w	r6,32
8000c162:	c7 c2       	brcc	8000c25a <__avr32_f64_sub_longshift>
8000c164:	f0 05 09 4e 	lsl	lr,r8,r5
8000c168:	f2 05 09 45 	lsl	r5,r9,r5
8000c16c:	f0 06 0a 48 	lsr	r8,r8,r6
8000c170:	f2 06 0a 49 	lsr	r9,r9,r6
8000c174:	0a 48       	or	r8,r5
8000c176:	58 0e       	cp.w	lr,0
8000c178:	5f 1e       	srne	lr
8000c17a:	1c 48       	or	r8,lr

8000c17c <__avr32_f64_sub_shift_done>:
8000c17c:	10 1a       	sub	r10,r8
8000c17e:	f6 09 01 4b 	sbc	r11,r11,r9
8000c182:	f6 06 12 00 	clz	r6,r11
8000c186:	c0 e0       	breq	8000c1a2 <__avr32_f64_sub_longnormalize_done>
8000c188:	c7 83       	brcs	8000c278 <__avr32_f64_sub_longnormalize>
8000c18a:	ec 0e 11 20 	rsub	lr,r6,32
8000c18e:	f6 06 09 4b 	lsl	r11,r11,r6
8000c192:	f4 0e 0a 4e 	lsr	lr,r10,lr
8000c196:	1c 4b       	or	r11,lr
8000c198:	f4 06 09 4a 	lsl	r10,r10,r6
8000c19c:	0c 17       	sub	r7,r6
8000c19e:	e0 8a 00 39 	brle	8000c210 <__avr32_f64_sub_subnormal_result>

8000c1a2 <__avr32_f64_sub_longnormalize_done>:
8000c1a2:	f4 09 15 15 	lsl	r9,r10,0x15
8000c1a6:	ab 9a       	lsr	r10,0xb
8000c1a8:	f5 eb 11 5a 	or	r10,r10,r11<<0x15
8000c1ac:	ab 9b       	lsr	r11,0xb
8000c1ae:	f7 d7 d2 8b 	bfins	r11,r7,0x14,0xb
8000c1b2:	18 4b       	or	r11,r12

8000c1b4 <__avr32_f64_sub_round>:
8000c1b4:	fc 17 80 00 	movh	r7,0x8000
8000c1b8:	ed ba 00 00 	bld	r10,0x0
8000c1bc:	f7 b7 01 ff 	subne	r7,-1
8000c1c0:	0e 39       	cp.w	r9,r7
8000c1c2:	5f 29       	srhs	r9
8000c1c4:	12 0a       	add	r10,r9
8000c1c6:	5c 0b       	acr	r11
8000c1c8:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc

8000c1cc <__avr32_f64_sub_opL_subnormal>:
8000c1cc:	ab 79       	lsl	r9,0xb
8000c1ce:	f3 e8 13 59 	or	r9,r9,r8>>0x15
8000c1d2:	ab 78       	lsl	r8,0xb
8000c1d4:	f3 e8 10 0e 	or	lr,r9,r8
8000c1d8:	f9 b6 01 01 	movne	r6,1
8000c1dc:	ee 0e 11 00 	rsub	lr,r7,0
8000c1e0:	f9 b7 00 01 	moveq	r7,1
8000c1e4:	ef bb 00 1f 	bst	r11,0x1f
8000c1e8:	f7 ea 10 0e 	or	lr,r11,r10
8000c1ec:	f9 b7 00 00 	moveq	r7,0
8000c1f0:	cb 0b       	rjmp	8000c150 <__avr32_f64_sub_opL_subnormal_done>

8000c1f2 <__avr32_f64_sub_opH_nan_or_inf>:
8000c1f2:	bf db       	cbr	r11,0x1f
8000c1f4:	f7 ea 10 0e 	or	lr,r11,r10
8000c1f8:	c0 81       	brne	8000c208 <__avr32_f64_sub_return_nan>
8000c1fa:	e0 46 07 ff 	cp.w	r6,2047
8000c1fe:	c0 50       	breq	8000c208 <__avr32_f64_sub_return_nan>
8000c200:	f9 e7 11 4b 	or	r11,r12,r7<<0x14
8000c204:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc

8000c208 <__avr32_f64_sub_return_nan>:
8000c208:	3f fa       	mov	r10,-1
8000c20a:	3f fb       	mov	r11,-1
8000c20c:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc

8000c210 <__avr32_f64_sub_subnormal_result>:
8000c210:	5c 37       	neg	r7
8000c212:	2f f7       	sub	r7,-1
8000c214:	f1 b7 04 c0 	satu	r7,0x6
8000c218:	e0 47 00 20 	cp.w	r7,32
8000c21c:	c1 14       	brge	8000c23e <__avr32_f64_sub_subnormal_result+0x2e>
8000c21e:	ee 08 11 20 	rsub	r8,r7,32
8000c222:	f4 08 09 49 	lsl	r9,r10,r8
8000c226:	5f 16       	srne	r6
8000c228:	f4 07 0a 4a 	lsr	r10,r10,r7
8000c22c:	0c 4a       	or	r10,r6
8000c22e:	f6 08 09 49 	lsl	r9,r11,r8
8000c232:	f5 e9 10 0a 	or	r10,r10,r9
8000c236:	f4 07 0a 4b 	lsr	r11,r10,r7
8000c23a:	30 07       	mov	r7,0
8000c23c:	cb 3b       	rjmp	8000c1a2 <__avr32_f64_sub_longnormalize_done>
8000c23e:	ee 08 11 40 	rsub	r8,r7,64
8000c242:	f6 08 09 49 	lsl	r9,r11,r8
8000c246:	14 49       	or	r9,r10
8000c248:	5f 16       	srne	r6
8000c24a:	f6 07 0a 4a 	lsr	r10,r11,r7
8000c24e:	0c 4a       	or	r10,r6
8000c250:	30 0b       	mov	r11,0
8000c252:	30 07       	mov	r7,0
8000c254:	ca 7b       	rjmp	8000c1a2 <__avr32_f64_sub_longnormalize_done>
8000c256:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc

8000c25a <__avr32_f64_sub_longshift>:
8000c25a:	f1 b6 04 c0 	satu	r6,0x6
8000c25e:	f0 0e 17 00 	moveq	lr,r8
8000c262:	c0 40       	breq	8000c26a <__avr32_f64_sub_longshift+0x10>
8000c264:	f2 05 09 4e 	lsl	lr,r9,r5
8000c268:	10 4e       	or	lr,r8
8000c26a:	f2 06 0a 48 	lsr	r8,r9,r6
8000c26e:	30 09       	mov	r9,0
8000c270:	58 0e       	cp.w	lr,0
8000c272:	5f 1e       	srne	lr
8000c274:	1c 48       	or	r8,lr
8000c276:	c8 3b       	rjmp	8000c17c <__avr32_f64_sub_shift_done>

8000c278 <__avr32_f64_sub_longnormalize>:
8000c278:	f4 06 12 00 	clz	r6,r10
8000c27c:	f9 b7 03 00 	movlo	r7,0
8000c280:	f9 b6 03 00 	movlo	r6,0
8000c284:	f9 bc 03 00 	movlo	r12,0
8000c288:	f7 b6 02 e0 	subhs	r6,-32
8000c28c:	f4 06 09 4b 	lsl	r11,r10,r6
8000c290:	30 0a       	mov	r10,0
8000c292:	0c 17       	sub	r7,r6
8000c294:	fe 9a ff be 	brle	8000c210 <__avr32_f64_sub_subnormal_result>
8000c298:	c8 5b       	rjmp	8000c1a2 <__avr32_f64_sub_longnormalize_done>
8000c29a:	d7 03       	nop

8000c29c <__avr32_f64_add_from_sub>:
8000c29c:	ee 19 80 00 	eorh	r9,0x8000

8000c2a0 <__avr32_f64_add>:
8000c2a0:	f7 e9 20 0c 	eor	r12,r11,r9
8000c2a4:	fe 96 ff 2e 	brmi	8000c100 <__avr32_f64_sub_from_add>
8000c2a8:	eb cd 40 e0 	pushm	r5-r7,lr
8000c2ac:	16 9c       	mov	r12,r11
8000c2ae:	e6 1c 80 00 	andh	r12,0x8000,COH
8000c2b2:	bf db       	cbr	r11,0x1f
8000c2b4:	bf d9       	cbr	r9,0x1f
8000c2b6:	12 3b       	cp.w	r11,r9
8000c2b8:	c0 72       	brcc	8000c2c6 <__avr32_f64_add+0x26>
8000c2ba:	16 97       	mov	r7,r11
8000c2bc:	12 9b       	mov	r11,r9
8000c2be:	0e 99       	mov	r9,r7
8000c2c0:	14 97       	mov	r7,r10
8000c2c2:	10 9a       	mov	r10,r8
8000c2c4:	0e 98       	mov	r8,r7
8000c2c6:	30 0e       	mov	lr,0
8000c2c8:	ef db c2 8b 	bfextu	r7,r11,0x14,0xb
8000c2cc:	f7 db c0 14 	bfextu	r11,r11,0x0,0x14
8000c2d0:	b5 ab       	sbr	r11,0x14
8000c2d2:	ed d9 c2 8b 	bfextu	r6,r9,0x14,0xb
8000c2d6:	c6 20       	breq	8000c39a <__avr32_f64_add_op2_subnormal>
8000c2d8:	f3 d9 c0 14 	bfextu	r9,r9,0x0,0x14
8000c2dc:	b5 a9       	sbr	r9,0x14
8000c2de:	e0 47 07 ff 	cp.w	r7,2047
8000c2e2:	c2 80       	breq	8000c332 <__avr32_f64_add_opH_nan_or_inf>
8000c2e4:	0e 26       	rsub	r6,r7
8000c2e6:	c1 20       	breq	8000c30a <__avr32_f64_add_shift_done>
8000c2e8:	e0 46 00 36 	cp.w	r6,54
8000c2ec:	c1 52       	brcc	8000c316 <__avr32_f64_add_res_of_done>
8000c2ee:	ec 05 11 20 	rsub	r5,r6,32
8000c2f2:	e0 46 00 20 	cp.w	r6,32
8000c2f6:	c3 52       	brcc	8000c360 <__avr32_f64_add_longshift>
8000c2f8:	f0 05 09 4e 	lsl	lr,r8,r5
8000c2fc:	f2 05 09 45 	lsl	r5,r9,r5
8000c300:	f0 06 0a 48 	lsr	r8,r8,r6
8000c304:	f2 06 0a 49 	lsr	r9,r9,r6
8000c308:	0a 48       	or	r8,r5

8000c30a <__avr32_f64_add_shift_done>:
8000c30a:	10 0a       	add	r10,r8
8000c30c:	f6 09 00 4b 	adc	r11,r11,r9
8000c310:	ed bb 00 15 	bld	r11,0x15
8000c314:	c3 40       	breq	8000c37c <__avr32_f64_add_res_of>

8000c316 <__avr32_f64_add_res_of_done>:
8000c316:	f7 d7 d2 8b 	bfins	r11,r7,0x14,0xb
8000c31a:	18 4b       	or	r11,r12

8000c31c <__avr32_f64_add_round>:
8000c31c:	f9 da c0 01 	bfextu	r12,r10,0x0,0x1
8000c320:	18 4e       	or	lr,r12
8000c322:	ee 1e 80 00 	eorh	lr,0x8000
8000c326:	f1 be 04 20 	satu	lr,0x1
8000c32a:	1c 0a       	add	r10,lr
8000c32c:	5c 0b       	acr	r11
8000c32e:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc

8000c332 <__avr32_f64_add_opH_nan_or_inf>:
8000c332:	b5 cb       	cbr	r11,0x14
8000c334:	f7 ea 10 0e 	or	lr,r11,r10
8000c338:	c1 01       	brne	8000c358 <__avr32_f64_add_return_nan>
8000c33a:	e0 46 07 ff 	cp.w	r6,2047
8000c33e:	c0 30       	breq	8000c344 <__avr32_f64_add_opL_nan_or_inf>
8000c340:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc

8000c344 <__avr32_f64_add_opL_nan_or_inf>:
8000c344:	b5 c9       	cbr	r9,0x14
8000c346:	f3 e8 10 0e 	or	lr,r9,r8
8000c34a:	c0 71       	brne	8000c358 <__avr32_f64_add_return_nan>
8000c34c:	30 0a       	mov	r10,0
8000c34e:	fc 1b 7f f0 	movh	r11,0x7ff0
8000c352:	18 4b       	or	r11,r12
8000c354:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc

8000c358 <__avr32_f64_add_return_nan>:
8000c358:	3f fa       	mov	r10,-1
8000c35a:	3f fb       	mov	r11,-1
8000c35c:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc

8000c360 <__avr32_f64_add_longshift>:
8000c360:	f1 b6 04 c0 	satu	r6,0x6
8000c364:	f0 0e 17 00 	moveq	lr,r8
8000c368:	c0 60       	breq	8000c374 <__avr32_f64_add_longshift+0x14>
8000c36a:	f2 05 09 4e 	lsl	lr,r9,r5
8000c36e:	58 08       	cp.w	r8,0
8000c370:	5f 18       	srne	r8
8000c372:	10 4e       	or	lr,r8
8000c374:	f2 06 0a 48 	lsr	r8,r9,r6
8000c378:	30 09       	mov	r9,0
8000c37a:	cc 8b       	rjmp	8000c30a <__avr32_f64_add_shift_done>

8000c37c <__avr32_f64_add_res_of>:
8000c37c:	fd ee 10 1e 	or	lr,lr,lr<<0x1
8000c380:	a1 9b       	lsr	r11,0x1
8000c382:	5d 0a       	ror	r10
8000c384:	5d 0e       	ror	lr
8000c386:	2f f7       	sub	r7,-1
8000c388:	e0 47 07 ff 	cp.w	r7,2047
8000c38c:	f9 ba 00 00 	moveq	r10,0
8000c390:	f9 bb 00 00 	moveq	r11,0
8000c394:	f9 be 00 00 	moveq	lr,0
8000c398:	cb fb       	rjmp	8000c316 <__avr32_f64_add_res_of_done>

8000c39a <__avr32_f64_add_op2_subnormal>:
8000c39a:	30 16       	mov	r6,1
8000c39c:	58 07       	cp.w	r7,0
8000c39e:	ca 01       	brne	8000c2de <__avr32_f64_add+0x3e>
8000c3a0:	b5 cb       	cbr	r11,0x14
8000c3a2:	10 0a       	add	r10,r8
8000c3a4:	f6 09 00 4b 	adc	r11,r11,r9
8000c3a8:	18 4b       	or	r11,r12
8000c3aa:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc
8000c3ae:	d7 03       	nop

8000c3b0 <__avr32_f64_to_u32>:
8000c3b0:	58 0b       	cp.w	r11,0
8000c3b2:	5e 6d       	retmi	0

8000c3b4 <__avr32_f64_to_s32>:
8000c3b4:	f6 0c 15 01 	lsl	r12,r11,0x1
8000c3b8:	b5 9c       	lsr	r12,0x15
8000c3ba:	e0 2c 03 ff 	sub	r12,1023
8000c3be:	5e 3d       	retlo	0
8000c3c0:	f8 0c 11 1f 	rsub	r12,r12,31
8000c3c4:	16 99       	mov	r9,r11
8000c3c6:	ab 7b       	lsl	r11,0xb
8000c3c8:	bf bb       	sbr	r11,0x1f
8000c3ca:	f7 ea 13 5b 	or	r11,r11,r10>>0x15
8000c3ce:	f6 0c 0a 4b 	lsr	r11,r11,r12
8000c3d2:	a1 79       	lsl	r9,0x1
8000c3d4:	5e 2b       	reths	r11
8000c3d6:	5c 3b       	neg	r11
8000c3d8:	5e fb       	retal	r11

8000c3da <__avr32_u32_to_f64>:
8000c3da:	f8 cb 00 00 	sub	r11,r12,0
8000c3de:	30 0c       	mov	r12,0
8000c3e0:	c0 38       	rjmp	8000c3e6 <__avr32_s32_to_f64+0x4>

8000c3e2 <__avr32_s32_to_f64>:
8000c3e2:	18 9b       	mov	r11,r12
8000c3e4:	5c 4b       	abs	r11
8000c3e6:	30 0a       	mov	r10,0
8000c3e8:	5e 0b       	reteq	r11
8000c3ea:	d4 01       	pushm	lr
8000c3ec:	e0 69 04 1e 	mov	r9,1054
8000c3f0:	f6 08 12 00 	clz	r8,r11
8000c3f4:	c1 70       	breq	8000c422 <__avr32_s32_to_f64+0x40>
8000c3f6:	c0 c3       	brcs	8000c40e <__avr32_s32_to_f64+0x2c>
8000c3f8:	f0 0e 11 20 	rsub	lr,r8,32
8000c3fc:	f6 08 09 4b 	lsl	r11,r11,r8
8000c400:	f4 0e 0a 4e 	lsr	lr,r10,lr
8000c404:	1c 4b       	or	r11,lr
8000c406:	f4 08 09 4a 	lsl	r10,r10,r8
8000c40a:	10 19       	sub	r9,r8
8000c40c:	c0 b8       	rjmp	8000c422 <__avr32_s32_to_f64+0x40>
8000c40e:	f4 08 12 00 	clz	r8,r10
8000c412:	f9 b8 03 00 	movlo	r8,0
8000c416:	f7 b8 02 e0 	subhs	r8,-32
8000c41a:	f4 08 09 4b 	lsl	r11,r10,r8
8000c41e:	30 0a       	mov	r10,0
8000c420:	10 19       	sub	r9,r8
8000c422:	58 09       	cp.w	r9,0
8000c424:	e0 89 00 30 	brgt	8000c484 <__avr32_s32_to_f64+0xa2>
8000c428:	5c 39       	neg	r9
8000c42a:	2f f9       	sub	r9,-1
8000c42c:	e0 49 00 36 	cp.w	r9,54
8000c430:	c0 43       	brcs	8000c438 <__avr32_s32_to_f64+0x56>
8000c432:	30 0b       	mov	r11,0
8000c434:	30 0a       	mov	r10,0
8000c436:	c2 68       	rjmp	8000c482 <__avr32_s32_to_f64+0xa0>
8000c438:	2f 69       	sub	r9,-10
8000c43a:	f2 08 11 20 	rsub	r8,r9,32
8000c43e:	e0 49 00 20 	cp.w	r9,32
8000c442:	c0 b2       	brcc	8000c458 <__avr32_s32_to_f64+0x76>
8000c444:	f4 08 09 4e 	lsl	lr,r10,r8
8000c448:	f6 08 09 48 	lsl	r8,r11,r8
8000c44c:	f4 09 0a 4a 	lsr	r10,r10,r9
8000c450:	f6 09 0a 4b 	lsr	r11,r11,r9
8000c454:	10 4b       	or	r11,r8
8000c456:	c0 88       	rjmp	8000c466 <__avr32_s32_to_f64+0x84>
8000c458:	f6 08 09 4e 	lsl	lr,r11,r8
8000c45c:	14 4e       	or	lr,r10
8000c45e:	16 9a       	mov	r10,r11
8000c460:	30 0b       	mov	r11,0
8000c462:	f4 09 0a 4a 	lsr	r10,r10,r9
8000c466:	ed ba 00 00 	bld	r10,0x0
8000c46a:	c0 92       	brcc	8000c47c <__avr32_s32_to_f64+0x9a>
8000c46c:	1c 7e       	tst	lr,lr
8000c46e:	c0 41       	brne	8000c476 <__avr32_s32_to_f64+0x94>
8000c470:	ed ba 00 01 	bld	r10,0x1
8000c474:	c0 42       	brcc	8000c47c <__avr32_s32_to_f64+0x9a>
8000c476:	2f fa       	sub	r10,-1
8000c478:	f7 bb 02 ff 	subhs	r11,-1
8000c47c:	5c fc       	rol	r12
8000c47e:	5d 0b       	ror	r11
8000c480:	5d 0a       	ror	r10
8000c482:	d8 02       	popm	pc
8000c484:	e0 68 03 ff 	mov	r8,1023
8000c488:	ed ba 00 0b 	bld	r10,0xb
8000c48c:	f7 b8 00 ff 	subeq	r8,-1
8000c490:	10 0a       	add	r10,r8
8000c492:	5c 0b       	acr	r11
8000c494:	f7 b9 03 fe 	sublo	r9,-2
8000c498:	e0 49 07 ff 	cp.w	r9,2047
8000c49c:	c0 55       	brlt	8000c4a6 <__avr32_s32_to_f64+0xc4>
8000c49e:	30 0a       	mov	r10,0
8000c4a0:	fc 1b ff e0 	movh	r11,0xffe0
8000c4a4:	c0 c8       	rjmp	8000c4bc <__floatsidf_return_op1>
8000c4a6:	ed bb 00 1f 	bld	r11,0x1f
8000c4aa:	f7 b9 01 01 	subne	r9,1
8000c4ae:	ab 9a       	lsr	r10,0xb
8000c4b0:	f5 eb 11 5a 	or	r10,r10,r11<<0x15
8000c4b4:	a1 7b       	lsl	r11,0x1
8000c4b6:	ab 9b       	lsr	r11,0xb
8000c4b8:	f7 e9 11 5b 	or	r11,r11,r9<<0x15

8000c4bc <__floatsidf_return_op1>:
8000c4bc:	a1 7c       	lsl	r12,0x1
8000c4be:	5d 0b       	ror	r11
8000c4c0:	d8 02       	popm	pc

8000c4c2 <__avr32_f64_cmp_eq>:
8000c4c2:	10 3a       	cp.w	r10,r8
8000c4c4:	f2 0b 13 00 	cpc	r11,r9
8000c4c8:	c0 80       	breq	8000c4d8 <__avr32_f64_cmp_eq+0x16>
8000c4ca:	a1 7b       	lsl	r11,0x1
8000c4cc:	a1 79       	lsl	r9,0x1
8000c4ce:	14 4b       	or	r11,r10
8000c4d0:	12 4b       	or	r11,r9
8000c4d2:	10 4b       	or	r11,r8
8000c4d4:	5e 0f       	reteq	1
8000c4d6:	5e fd       	retal	0
8000c4d8:	a1 7b       	lsl	r11,0x1
8000c4da:	fc 1c ff e0 	movh	r12,0xffe0
8000c4de:	58 0a       	cp.w	r10,0
8000c4e0:	f8 0b 13 00 	cpc	r11,r12
8000c4e4:	5e 8f       	retls	1
8000c4e6:	5e fd       	retal	0

8000c4e8 <__avr32_f64_cmp_ge>:
8000c4e8:	1a de       	st.w	--sp,lr
8000c4ea:	1a d7       	st.w	--sp,r7
8000c4ec:	a1 7b       	lsl	r11,0x1
8000c4ee:	5f 3c       	srlo	r12
8000c4f0:	a1 79       	lsl	r9,0x1
8000c4f2:	5f 37       	srlo	r7
8000c4f4:	5c fc       	rol	r12
8000c4f6:	fc 1e ff e0 	movh	lr,0xffe0
8000c4fa:	58 0a       	cp.w	r10,0
8000c4fc:	fc 0b 13 00 	cpc	r11,lr
8000c500:	e0 8b 00 1d 	brhi	8000c53a <__avr32_f64_cmp_ge+0x52>
8000c504:	58 08       	cp.w	r8,0
8000c506:	fc 09 13 00 	cpc	r9,lr
8000c50a:	e0 8b 00 18 	brhi	8000c53a <__avr32_f64_cmp_ge+0x52>
8000c50e:	58 0b       	cp.w	r11,0
8000c510:	f5 ba 00 00 	subfeq	r10,0
8000c514:	c1 50       	breq	8000c53e <__avr32_f64_cmp_ge+0x56>
8000c516:	1b 07       	ld.w	r7,sp++
8000c518:	1b 0e       	ld.w	lr,sp++
8000c51a:	58 3c       	cp.w	r12,3
8000c51c:	c0 a0       	breq	8000c530 <__avr32_f64_cmp_ge+0x48>
8000c51e:	58 1c       	cp.w	r12,1
8000c520:	c0 33       	brcs	8000c526 <__avr32_f64_cmp_ge+0x3e>
8000c522:	5e 0f       	reteq	1
8000c524:	5e 1d       	retne	0
8000c526:	10 3a       	cp.w	r10,r8
8000c528:	f2 0b 13 00 	cpc	r11,r9
8000c52c:	5e 2f       	reths	1
8000c52e:	5e 3d       	retlo	0
8000c530:	14 38       	cp.w	r8,r10
8000c532:	f6 09 13 00 	cpc	r9,r11
8000c536:	5e 2f       	reths	1
8000c538:	5e 3d       	retlo	0
8000c53a:	1b 07       	ld.w	r7,sp++
8000c53c:	d8 0a       	popm	pc,r12=0
8000c53e:	58 17       	cp.w	r7,1
8000c540:	5f 0c       	sreq	r12
8000c542:	58 09       	cp.w	r9,0
8000c544:	f5 b8 00 00 	subfeq	r8,0
8000c548:	1b 07       	ld.w	r7,sp++
8000c54a:	1b 0e       	ld.w	lr,sp++
8000c54c:	5e 0f       	reteq	1
8000c54e:	5e fc       	retal	r12

8000c550 <__avr32_f64_cmp_lt>:
8000c550:	1a de       	st.w	--sp,lr
8000c552:	1a d7       	st.w	--sp,r7
8000c554:	a1 7b       	lsl	r11,0x1
8000c556:	5f 3c       	srlo	r12
8000c558:	a1 79       	lsl	r9,0x1
8000c55a:	5f 37       	srlo	r7
8000c55c:	5c fc       	rol	r12
8000c55e:	fc 1e ff e0 	movh	lr,0xffe0
8000c562:	58 0a       	cp.w	r10,0
8000c564:	fc 0b 13 00 	cpc	r11,lr
8000c568:	e0 8b 00 1d 	brhi	8000c5a2 <__avr32_f64_cmp_lt+0x52>
8000c56c:	58 08       	cp.w	r8,0
8000c56e:	fc 09 13 00 	cpc	r9,lr
8000c572:	e0 8b 00 18 	brhi	8000c5a2 <__avr32_f64_cmp_lt+0x52>
8000c576:	58 0b       	cp.w	r11,0
8000c578:	f5 ba 00 00 	subfeq	r10,0
8000c57c:	c1 50       	breq	8000c5a6 <__avr32_f64_cmp_lt+0x56>
8000c57e:	1b 07       	ld.w	r7,sp++
8000c580:	1b 0e       	ld.w	lr,sp++
8000c582:	58 3c       	cp.w	r12,3
8000c584:	c0 a0       	breq	8000c598 <__avr32_f64_cmp_lt+0x48>
8000c586:	58 1c       	cp.w	r12,1
8000c588:	c0 33       	brcs	8000c58e <__avr32_f64_cmp_lt+0x3e>
8000c58a:	5e 0d       	reteq	0
8000c58c:	5e 1f       	retne	1
8000c58e:	10 3a       	cp.w	r10,r8
8000c590:	f2 0b 13 00 	cpc	r11,r9
8000c594:	5e 2d       	reths	0
8000c596:	5e 3f       	retlo	1
8000c598:	14 38       	cp.w	r8,r10
8000c59a:	f6 09 13 00 	cpc	r9,r11
8000c59e:	5e 2d       	reths	0
8000c5a0:	5e 3f       	retlo	1
8000c5a2:	1b 07       	ld.w	r7,sp++
8000c5a4:	d8 0a       	popm	pc,r12=0
8000c5a6:	58 17       	cp.w	r7,1
8000c5a8:	5f 1c       	srne	r12
8000c5aa:	58 09       	cp.w	r9,0
8000c5ac:	f5 b8 00 00 	subfeq	r8,0
8000c5b0:	1b 07       	ld.w	r7,sp++
8000c5b2:	1b 0e       	ld.w	lr,sp++
8000c5b4:	5e 0d       	reteq	0
8000c5b6:	5e fc       	retal	r12

8000c5b8 <__avr32_f64_div>:
8000c5b8:	eb cd 40 ff 	pushm	r0-r7,lr
8000c5bc:	f7 e9 20 0e 	eor	lr,r11,r9
8000c5c0:	f6 07 16 14 	lsr	r7,r11,0x14
8000c5c4:	a9 7b       	lsl	r11,0x9
8000c5c6:	f7 ea 13 7b 	or	r11,r11,r10>>0x17
8000c5ca:	a9 7a       	lsl	r10,0x9
8000c5cc:	bd bb       	sbr	r11,0x1d
8000c5ce:	e4 1b 3f ff 	andh	r11,0x3fff
8000c5d2:	ab d7       	cbr	r7,0xb
8000c5d4:	e0 80 00 cc 	breq	8000c76c <__avr32_f64_div_round_subnormal+0x54>
8000c5d8:	e0 47 07 ff 	cp.w	r7,2047
8000c5dc:	e0 84 00 b5 	brge	8000c746 <__avr32_f64_div_round_subnormal+0x2e>
8000c5e0:	f2 06 16 14 	lsr	r6,r9,0x14
8000c5e4:	a9 79       	lsl	r9,0x9
8000c5e6:	f3 e8 13 79 	or	r9,r9,r8>>0x17
8000c5ea:	a9 78       	lsl	r8,0x9
8000c5ec:	bd b9       	sbr	r9,0x1d
8000c5ee:	e4 19 3f ff 	andh	r9,0x3fff
8000c5f2:	ab d6       	cbr	r6,0xb
8000c5f4:	e0 80 00 e2 	breq	8000c7b8 <__avr32_f64_div_round_subnormal+0xa0>
8000c5f8:	e0 46 07 ff 	cp.w	r6,2047
8000c5fc:	e0 84 00 b2 	brge	8000c760 <__avr32_f64_div_round_subnormal+0x48>
8000c600:	0c 17       	sub	r7,r6
8000c602:	fe 37 fc 01 	sub	r7,-1023
8000c606:	fc 1c 80 00 	movh	r12,0x8000
8000c60a:	f8 03 16 01 	lsr	r3,r12,0x1
8000c60e:	e9 d9 c3 62 	bfextu	r4,r9,0x1b,0x2
8000c612:	5c d4       	com	r4
8000c614:	e7 d4 d3 82 	bfins	r3,r4,0x1c,0x2
8000c618:	e6 09 06 44 	mulu.d	r4,r3,r9
8000c61c:	f8 05 01 25 	sub	r5,r12,r5<<0x2
8000c620:	e6 05 06 44 	mulu.d	r4,r3,r5
8000c624:	ea 03 15 02 	lsl	r3,r5,0x2
8000c628:	e6 09 06 44 	mulu.d	r4,r3,r9
8000c62c:	f8 05 01 25 	sub	r5,r12,r5<<0x2
8000c630:	e6 05 06 44 	mulu.d	r4,r3,r5
8000c634:	ea 03 15 02 	lsl	r3,r5,0x2
8000c638:	e6 09 06 44 	mulu.d	r4,r3,r9
8000c63c:	f8 05 01 25 	sub	r5,r12,r5<<0x2
8000c640:	e6 05 06 44 	mulu.d	r4,r3,r5
8000c644:	ea 03 15 02 	lsl	r3,r5,0x2
8000c648:	e6 08 06 40 	mulu.d	r0,r3,r8
8000c64c:	e4 09 07 40 	macu.d	r0,r2,r9
8000c650:	e6 09 06 44 	mulu.d	r4,r3,r9
8000c654:	02 04       	add	r4,r1
8000c656:	5c 05       	acr	r5
8000c658:	a3 65       	lsl	r5,0x2
8000c65a:	eb e4 13 e5 	or	r5,r5,r4>>0x1e
8000c65e:	a3 64       	lsl	r4,0x2
8000c660:	5c 34       	neg	r4
8000c662:	f8 05 01 45 	sbc	r5,r12,r5
8000c666:	e6 04 06 40 	mulu.d	r0,r3,r4
8000c66a:	e4 05 07 40 	macu.d	r0,r2,r5
8000c66e:	e6 05 06 44 	mulu.d	r4,r3,r5
8000c672:	02 04       	add	r4,r1
8000c674:	5c 05       	acr	r5
8000c676:	ea 03 15 02 	lsl	r3,r5,0x2
8000c67a:	e7 e4 13 e3 	or	r3,r3,r4>>0x1e
8000c67e:	e8 02 15 02 	lsl	r2,r4,0x2
8000c682:	e6 08 06 40 	mulu.d	r0,r3,r8
8000c686:	e4 09 07 40 	macu.d	r0,r2,r9
8000c68a:	e6 09 06 44 	mulu.d	r4,r3,r9
8000c68e:	02 04       	add	r4,r1
8000c690:	5c 05       	acr	r5
8000c692:	a3 65       	lsl	r5,0x2
8000c694:	eb e4 13 e5 	or	r5,r5,r4>>0x1e
8000c698:	a3 64       	lsl	r4,0x2
8000c69a:	5c 34       	neg	r4
8000c69c:	f8 05 01 45 	sbc	r5,r12,r5
8000c6a0:	e6 04 06 40 	mulu.d	r0,r3,r4
8000c6a4:	e4 05 07 40 	macu.d	r0,r2,r5
8000c6a8:	e6 05 06 44 	mulu.d	r4,r3,r5
8000c6ac:	02 04       	add	r4,r1
8000c6ae:	5c 05       	acr	r5
8000c6b0:	ea 03 15 02 	lsl	r3,r5,0x2
8000c6b4:	e7 e4 13 e3 	or	r3,r3,r4>>0x1e
8000c6b8:	e8 02 15 02 	lsl	r2,r4,0x2
8000c6bc:	e6 0a 06 40 	mulu.d	r0,r3,r10
8000c6c0:	e4 0b 07 40 	macu.d	r0,r2,r11
8000c6c4:	e6 0b 06 42 	mulu.d	r2,r3,r11
8000c6c8:	02 02       	add	r2,r1
8000c6ca:	5c 03       	acr	r3
8000c6cc:	ed b3 00 1c 	bld	r3,0x1c
8000c6d0:	c0 90       	breq	8000c6e2 <__avr32_f64_div+0x12a>
8000c6d2:	a1 72       	lsl	r2,0x1
8000c6d4:	5c f3       	rol	r3
8000c6d6:	20 17       	sub	r7,1
8000c6d8:	a3 9a       	lsr	r10,0x3
8000c6da:	f5 eb 11 da 	or	r10,r10,r11<<0x1d
8000c6de:	a3 9b       	lsr	r11,0x3
8000c6e0:	c0 58       	rjmp	8000c6ea <__avr32_f64_div+0x132>
8000c6e2:	a5 8a       	lsr	r10,0x4
8000c6e4:	f5 eb 11 ca 	or	r10,r10,r11<<0x1c
8000c6e8:	a5 8b       	lsr	r11,0x4
8000c6ea:	58 07       	cp.w	r7,0
8000c6ec:	e0 8a 00 8b 	brle	8000c802 <__avr32_f64_div_res_subnormal>
8000c6f0:	e0 12 ff 00 	andl	r2,0xff00
8000c6f4:	e8 12 00 80 	orl	r2,0x80
8000c6f8:	e6 08 06 40 	mulu.d	r0,r3,r8
8000c6fc:	e4 09 07 40 	macu.d	r0,r2,r9
8000c700:	e4 08 06 44 	mulu.d	r4,r2,r8
8000c704:	e6 09 06 48 	mulu.d	r8,r3,r9
8000c708:	00 05       	add	r5,r0
8000c70a:	f0 01 00 48 	adc	r8,r8,r1
8000c70e:	5c 09       	acr	r9
8000c710:	f9 d2 c1 01 	bfextu	r12,r2,0x8,0x1
8000c714:	58 04       	cp.w	r4,0
8000c716:	5c 25       	cpc	r5

8000c718 <__avr32_f64_div_round_subnormal>:
8000c718:	f4 08 13 00 	cpc	r8,r10
8000c71c:	f6 09 13 00 	cpc	r9,r11
8000c720:	5f 36       	srlo	r6
8000c722:	f8 06 17 00 	moveq	r6,r12
8000c726:	e4 0a 16 08 	lsr	r10,r2,0x8
8000c72a:	f5 e3 11 8a 	or	r10,r10,r3<<0x18
8000c72e:	e6 0b 16 08 	lsr	r11,r3,0x8
8000c732:	f7 d7 d2 8b 	bfins	r11,r7,0x14,0xb
8000c736:	ed be 00 1f 	bld	lr,0x1f
8000c73a:	ef bb 00 1f 	bst	r11,0x1f
8000c73e:	0c 0a       	add	r10,r6
8000c740:	5c 0b       	acr	r11
8000c742:	e3 cd 80 ff 	ldm	sp++,r0-r7,pc
8000c746:	e4 1b 00 0f 	andh	r11,0xf
8000c74a:	14 4b       	or	r11,r10
8000c74c:	e0 81 00 a7 	brne	8000c89a <__avr32_f64_div_res_subnormal+0x98>
8000c750:	f2 06 16 14 	lsr	r6,r9,0x14
8000c754:	ab d6       	cbr	r6,0xb
8000c756:	e0 46 07 ff 	cp.w	r6,2047
8000c75a:	e0 81 00 a4 	brne	8000c8a2 <__avr32_f64_div_res_subnormal+0xa0>
8000c75e:	c9 e8       	rjmp	8000c89a <__avr32_f64_div_res_subnormal+0x98>
8000c760:	e4 19 00 0f 	andh	r9,0xf
8000c764:	10 49       	or	r9,r8
8000c766:	e0 81 00 9a 	brne	8000c89a <__avr32_f64_div_res_subnormal+0x98>
8000c76a:	c9 28       	rjmp	8000c88e <__avr32_f64_div_res_subnormal+0x8c>
8000c76c:	a3 7b       	lsl	r11,0x3
8000c76e:	f7 ea 13 db 	or	r11,r11,r10>>0x1d
8000c772:	a3 7a       	lsl	r10,0x3
8000c774:	f5 eb 10 04 	or	r4,r10,r11
8000c778:	e0 80 00 a0 	breq	8000c8b8 <__avr32_f64_div_op1_zero>
8000c77c:	f6 04 12 00 	clz	r4,r11
8000c780:	c1 70       	breq	8000c7ae <__avr32_f64_div_round_subnormal+0x96>
8000c782:	c0 c3       	brcs	8000c79a <__avr32_f64_div_round_subnormal+0x82>
8000c784:	e8 05 11 20 	rsub	r5,r4,32
8000c788:	f6 04 09 4b 	lsl	r11,r11,r4
8000c78c:	f4 05 0a 45 	lsr	r5,r10,r5
8000c790:	0a 4b       	or	r11,r5
8000c792:	f4 04 09 4a 	lsl	r10,r10,r4
8000c796:	08 17       	sub	r7,r4
8000c798:	c0 b8       	rjmp	8000c7ae <__avr32_f64_div_round_subnormal+0x96>
8000c79a:	f4 04 12 00 	clz	r4,r10
8000c79e:	f9 b4 03 00 	movlo	r4,0
8000c7a2:	f7 b4 02 e0 	subhs	r4,-32
8000c7a6:	f4 04 09 4b 	lsl	r11,r10,r4
8000c7aa:	30 0a       	mov	r10,0
8000c7ac:	08 17       	sub	r7,r4
8000c7ae:	a3 8a       	lsr	r10,0x2
8000c7b0:	f5 eb 11 ea 	or	r10,r10,r11<<0x1e
8000c7b4:	a3 8b       	lsr	r11,0x2
8000c7b6:	c1 1b       	rjmp	8000c5d8 <__avr32_f64_div+0x20>
8000c7b8:	a3 79       	lsl	r9,0x3
8000c7ba:	f3 e8 13 d9 	or	r9,r9,r8>>0x1d
8000c7be:	a3 78       	lsl	r8,0x3
8000c7c0:	f3 e8 10 04 	or	r4,r9,r8
8000c7c4:	c6 f0       	breq	8000c8a2 <__avr32_f64_div_res_subnormal+0xa0>
8000c7c6:	f2 04 12 00 	clz	r4,r9
8000c7ca:	c1 70       	breq	8000c7f8 <__avr32_f64_div_round_subnormal+0xe0>
8000c7cc:	c0 c3       	brcs	8000c7e4 <__avr32_f64_div_round_subnormal+0xcc>
8000c7ce:	e8 05 11 20 	rsub	r5,r4,32
8000c7d2:	f2 04 09 49 	lsl	r9,r9,r4
8000c7d6:	f0 05 0a 45 	lsr	r5,r8,r5
8000c7da:	0a 49       	or	r9,r5
8000c7dc:	f0 04 09 48 	lsl	r8,r8,r4
8000c7e0:	08 16       	sub	r6,r4
8000c7e2:	c0 b8       	rjmp	8000c7f8 <__avr32_f64_div_round_subnormal+0xe0>
8000c7e4:	f0 04 12 00 	clz	r4,r8
8000c7e8:	f9 b4 03 00 	movlo	r4,0
8000c7ec:	f7 b4 02 e0 	subhs	r4,-32
8000c7f0:	f0 04 09 49 	lsl	r9,r8,r4
8000c7f4:	30 08       	mov	r8,0
8000c7f6:	08 16       	sub	r6,r4
8000c7f8:	a3 88       	lsr	r8,0x2
8000c7fa:	f1 e9 11 e8 	or	r8,r8,r9<<0x1e
8000c7fe:	a3 89       	lsr	r9,0x2
8000c800:	cf ca       	rjmp	8000c5f8 <__avr32_f64_div+0x40>

8000c802 <__avr32_f64_div_res_subnormal>:
8000c802:	5c 37       	neg	r7
8000c804:	2f f7       	sub	r7,-1
8000c806:	f1 b7 04 c0 	satu	r7,0x6
8000c80a:	e0 47 00 20 	cp.w	r7,32
8000c80e:	c1 54       	brge	8000c838 <__avr32_f64_div_res_subnormal+0x36>
8000c810:	ee 06 11 20 	rsub	r6,r7,32
8000c814:	e4 07 0a 42 	lsr	r2,r2,r7
8000c818:	e6 06 09 4c 	lsl	r12,r3,r6
8000c81c:	18 42       	or	r2,r12
8000c81e:	e6 07 0a 43 	lsr	r3,r3,r7
8000c822:	f4 06 09 41 	lsl	r1,r10,r6
8000c826:	f4 07 0a 4a 	lsr	r10,r10,r7
8000c82a:	f6 06 09 4c 	lsl	r12,r11,r6
8000c82e:	18 4a       	or	r10,r12
8000c830:	f6 07 0a 4b 	lsr	r11,r11,r7
8000c834:	30 00       	mov	r0,0
8000c836:	c1 58       	rjmp	8000c860 <__avr32_f64_div_res_subnormal+0x5e>
8000c838:	ee 06 11 20 	rsub	r6,r7,32
8000c83c:	f9 b0 00 00 	moveq	r0,0
8000c840:	f9 bc 00 00 	moveq	r12,0
8000c844:	c0 50       	breq	8000c84e <__avr32_f64_div_res_subnormal+0x4c>
8000c846:	f4 06 09 40 	lsl	r0,r10,r6
8000c84a:	f6 06 09 4c 	lsl	r12,r11,r6
8000c84e:	e6 07 0a 42 	lsr	r2,r3,r7
8000c852:	30 03       	mov	r3,0
8000c854:	f4 07 0a 41 	lsr	r1,r10,r7
8000c858:	18 41       	or	r1,r12
8000c85a:	f6 07 0a 4a 	lsr	r10,r11,r7
8000c85e:	30 0b       	mov	r11,0
8000c860:	e0 12 ff 00 	andl	r2,0xff00
8000c864:	e8 12 00 80 	orl	r2,0x80
8000c868:	e6 08 06 46 	mulu.d	r6,r3,r8
8000c86c:	e4 09 07 46 	macu.d	r6,r2,r9
8000c870:	e4 08 06 44 	mulu.d	r4,r2,r8
8000c874:	e6 09 06 48 	mulu.d	r8,r3,r9
8000c878:	0c 05       	add	r5,r6
8000c87a:	f0 07 00 48 	adc	r8,r8,r7
8000c87e:	5c 09       	acr	r9
8000c880:	30 07       	mov	r7,0
8000c882:	f9 d2 c1 01 	bfextu	r12,r2,0x8,0x1
8000c886:	00 34       	cp.w	r4,r0
8000c888:	e2 05 13 00 	cpc	r5,r1
8000c88c:	c4 6b       	rjmp	8000c718 <__avr32_f64_div_round_subnormal>
8000c88e:	1c 9b       	mov	r11,lr
8000c890:	e6 1b 80 00 	andh	r11,0x8000,COH
8000c894:	30 0a       	mov	r10,0
8000c896:	e3 cd 80 ff 	ldm	sp++,r0-r7,pc
8000c89a:	3f fb       	mov	r11,-1
8000c89c:	30 0a       	mov	r10,0
8000c89e:	e3 cd 80 ff 	ldm	sp++,r0-r7,pc
8000c8a2:	f5 eb 10 04 	or	r4,r10,r11
8000c8a6:	c0 90       	breq	8000c8b8 <__avr32_f64_div_op1_zero>
8000c8a8:	1c 9b       	mov	r11,lr
8000c8aa:	e6 1b 80 00 	andh	r11,0x8000,COH
8000c8ae:	ea 1b 7f f0 	orh	r11,0x7ff0
8000c8b2:	30 0a       	mov	r10,0
8000c8b4:	e3 cd 80 ff 	ldm	sp++,r0-r7,pc

8000c8b8 <__avr32_f64_div_op1_zero>:
8000c8b8:	f1 e9 10 15 	or	r5,r8,r9<<0x1
8000c8bc:	ce f0       	breq	8000c89a <__avr32_f64_div_res_subnormal+0x98>
8000c8be:	e9 d9 c2 8b 	bfextu	r4,r9,0x14,0xb
8000c8c2:	e0 44 07 ff 	cp.w	r4,2047
8000c8c6:	ce 41       	brne	8000c88e <__avr32_f64_div_res_subnormal+0x8c>
8000c8c8:	f1 e9 10 c5 	or	r5,r8,r9<<0xc
8000c8cc:	ce 10       	breq	8000c88e <__avr32_f64_div_res_subnormal+0x8c>
8000c8ce:	ce 6b       	rjmp	8000c89a <__avr32_f64_div_res_subnormal+0x98>

8000c8d0 <__avr32_umod64>:
8000c8d0:	d4 31       	pushm	r0-r7,lr
8000c8d2:	1a 97       	mov	r7,sp
8000c8d4:	20 3d       	sub	sp,12
8000c8d6:	10 9c       	mov	r12,r8
8000c8d8:	12 95       	mov	r5,r9
8000c8da:	14 9e       	mov	lr,r10
8000c8dc:	16 91       	mov	r1,r11
8000c8de:	16 96       	mov	r6,r11
8000c8e0:	58 09       	cp.w	r9,0
8000c8e2:	e0 81 00 81 	brne	8000c9e4 <__avr32_umod64+0x114>
8000c8e6:	16 38       	cp.w	r8,r11
8000c8e8:	e0 88 00 12 	brls	8000c90c <__avr32_umod64+0x3c>
8000c8ec:	f0 08 12 00 	clz	r8,r8
8000c8f0:	c4 e0       	breq	8000c98c <__avr32_umod64+0xbc>
8000c8f2:	f6 08 09 46 	lsl	r6,r11,r8
8000c8f6:	f8 08 09 4c 	lsl	r12,r12,r8
8000c8fa:	f0 0b 11 20 	rsub	r11,r8,32
8000c8fe:	f4 08 09 4e 	lsl	lr,r10,r8
8000c902:	f4 0b 0a 4b 	lsr	r11,r10,r11
8000c906:	f7 e6 10 06 	or	r6,r11,r6
8000c90a:	c4 18       	rjmp	8000c98c <__avr32_umod64+0xbc>
8000c90c:	58 08       	cp.w	r8,0
8000c90e:	c0 51       	brne	8000c918 <__avr32_umod64+0x48>
8000c910:	30 19       	mov	r9,1
8000c912:	f2 08 0d 08 	divu	r8,r9,r8
8000c916:	10 9c       	mov	r12,r8
8000c918:	f8 08 12 00 	clz	r8,r12
8000c91c:	c0 31       	brne	8000c922 <__avr32_umod64+0x52>
8000c91e:	18 16       	sub	r6,r12
8000c920:	c3 68       	rjmp	8000c98c <__avr32_umod64+0xbc>
8000c922:	f0 03 11 20 	rsub	r3,r8,32
8000c926:	f4 03 0a 4b 	lsr	r11,r10,r3
8000c92a:	f8 08 09 4c 	lsl	r12,r12,r8
8000c92e:	ec 08 09 49 	lsl	r9,r6,r8
8000c932:	ec 03 0a 43 	lsr	r3,r6,r3
8000c936:	f7 e9 10 09 	or	r9,r11,r9
8000c93a:	f8 05 16 10 	lsr	r5,r12,0x10
8000c93e:	ed dc c0 10 	bfextu	r6,r12,0x0,0x10
8000c942:	e6 05 0d 02 	divu	r2,r3,r5
8000c946:	f2 0e 16 10 	lsr	lr,r9,0x10
8000c94a:	ec 02 02 4b 	mul	r11,r6,r2
8000c94e:	fd e3 11 0e 	or	lr,lr,r3<<0x10
8000c952:	16 3e       	cp.w	lr,r11
8000c954:	c0 72       	brcc	8000c962 <__avr32_umod64+0x92>
8000c956:	18 0e       	add	lr,r12
8000c958:	18 3e       	cp.w	lr,r12
8000c95a:	c0 43       	brcs	8000c962 <__avr32_umod64+0x92>
8000c95c:	16 3e       	cp.w	lr,r11
8000c95e:	fd dc e3 0e 	addcs	lr,lr,r12
8000c962:	fc 0b 01 03 	sub	r3,lr,r11
8000c966:	f3 d9 c0 10 	bfextu	r9,r9,0x0,0x10
8000c96a:	e6 05 0d 02 	divu	r2,r3,r5
8000c96e:	f3 e3 11 09 	or	r9,r9,r3<<0x10
8000c972:	a5 36       	mul	r6,r2
8000c974:	0c 39       	cp.w	r9,r6
8000c976:	c0 72       	brcc	8000c984 <__avr32_umod64+0xb4>
8000c978:	18 09       	add	r9,r12
8000c97a:	18 39       	cp.w	r9,r12
8000c97c:	c0 43       	brcs	8000c984 <__avr32_umod64+0xb4>
8000c97e:	0c 39       	cp.w	r9,r6
8000c980:	f3 dc e3 09 	addcs	r9,r9,r12
8000c984:	f2 06 01 06 	sub	r6,r9,r6
8000c988:	f4 08 09 4e 	lsl	lr,r10,r8
8000c98c:	f8 0a 16 10 	lsr	r10,r12,0x10
8000c990:	eb dc c0 10 	bfextu	r5,r12,0x0,0x10
8000c994:	ec 0a 0d 02 	divu	r2,r6,r10
8000c998:	fc 09 16 10 	lsr	r9,lr,0x10
8000c99c:	ea 02 02 4b 	mul	r11,r5,r2
8000c9a0:	f3 e3 11 09 	or	r9,r9,r3<<0x10
8000c9a4:	16 39       	cp.w	r9,r11
8000c9a6:	c0 72       	brcc	8000c9b4 <__avr32_umod64+0xe4>
8000c9a8:	18 09       	add	r9,r12
8000c9aa:	18 39       	cp.w	r9,r12
8000c9ac:	c0 43       	brcs	8000c9b4 <__avr32_umod64+0xe4>
8000c9ae:	16 39       	cp.w	r9,r11
8000c9b0:	f3 dc e3 09 	addcs	r9,r9,r12
8000c9b4:	f2 0b 01 0b 	sub	r11,r9,r11
8000c9b8:	fd de c0 10 	bfextu	lr,lr,0x0,0x10
8000c9bc:	f6 0a 0d 0a 	divu	r10,r11,r10
8000c9c0:	fd eb 11 0e 	or	lr,lr,r11<<0x10
8000c9c4:	ea 0a 02 4a 	mul	r10,r5,r10
8000c9c8:	14 3e       	cp.w	lr,r10
8000c9ca:	c0 72       	brcc	8000c9d8 <__avr32_umod64+0x108>
8000c9cc:	18 0e       	add	lr,r12
8000c9ce:	18 3e       	cp.w	lr,r12
8000c9d0:	c0 43       	brcs	8000c9d8 <__avr32_umod64+0x108>
8000c9d2:	14 3e       	cp.w	lr,r10
8000c9d4:	fd dc e3 0e 	addcs	lr,lr,r12
8000c9d8:	fc 0a 01 0a 	sub	r10,lr,r10
8000c9dc:	30 0b       	mov	r11,0
8000c9de:	f4 08 0a 4a 	lsr	r10,r10,r8
8000c9e2:	c7 b8       	rjmp	8000cad8 <__avr32_umod64+0x208>
8000c9e4:	16 39       	cp.w	r9,r11
8000c9e6:	e0 8b 00 79 	brhi	8000cad8 <__avr32_umod64+0x208>
8000c9ea:	f2 09 12 00 	clz	r9,r9
8000c9ee:	c1 21       	brne	8000ca12 <__avr32_umod64+0x142>
8000c9f0:	10 3a       	cp.w	r10,r8
8000c9f2:	5f 2b       	srhs	r11
8000c9f4:	0a 31       	cp.w	r1,r5
8000c9f6:	5f ba       	srhi	r10
8000c9f8:	f7 ea 10 0a 	or	r10,r11,r10
8000c9fc:	f2 0a 18 00 	cp.b	r10,r9
8000ca00:	c0 60       	breq	8000ca0c <__avr32_umod64+0x13c>
8000ca02:	fc 08 01 0c 	sub	r12,lr,r8
8000ca06:	e2 05 01 46 	sbc	r6,r1,r5
8000ca0a:	18 9e       	mov	lr,r12
8000ca0c:	0c 9b       	mov	r11,r6
8000ca0e:	1c 9a       	mov	r10,lr
8000ca10:	c6 48       	rjmp	8000cad8 <__avr32_umod64+0x208>
8000ca12:	ea 09 09 4c 	lsl	r12,r5,r9
8000ca16:	f2 06 11 20 	rsub	r6,r9,32
8000ca1a:	f6 09 09 4b 	lsl	r11,r11,r9
8000ca1e:	f0 09 09 42 	lsl	r2,r8,r9
8000ca22:	ef 46 ff f4 	st.w	r7[-12],r6
8000ca26:	f0 06 0a 48 	lsr	r8,r8,r6
8000ca2a:	18 48       	or	r8,r12
8000ca2c:	e2 06 0a 4c 	lsr	r12,r1,r6
8000ca30:	f4 09 09 43 	lsl	r3,r10,r9
8000ca34:	fd d8 c0 10 	bfextu	lr,r8,0x0,0x10
8000ca38:	f4 06 0a 4a 	lsr	r10,r10,r6
8000ca3c:	16 4a       	or	r10,r11
8000ca3e:	f0 0b 16 10 	lsr	r11,r8,0x10
8000ca42:	f8 0b 0d 04 	divu	r4,r12,r11
8000ca46:	f4 0c 16 10 	lsr	r12,r10,0x10
8000ca4a:	08 91       	mov	r1,r4
8000ca4c:	f9 e5 11 0c 	or	r12,r12,r5<<0x10
8000ca50:	e8 0e 02 46 	mul	r6,r4,lr
8000ca54:	0c 3c       	cp.w	r12,r6
8000ca56:	c0 a2       	brcc	8000ca6a <__avr32_umod64+0x19a>
8000ca58:	20 11       	sub	r1,1
8000ca5a:	10 0c       	add	r12,r8
8000ca5c:	10 3c       	cp.w	r12,r8
8000ca5e:	c0 63       	brcs	8000ca6a <__avr32_umod64+0x19a>
8000ca60:	0c 3c       	cp.w	r12,r6
8000ca62:	f7 b1 03 01 	sublo	r1,1
8000ca66:	f9 d8 e3 0c 	addcs	r12,r12,r8
8000ca6a:	0c 1c       	sub	r12,r6
8000ca6c:	f5 da c0 10 	bfextu	r10,r10,0x0,0x10
8000ca70:	f8 0b 0d 04 	divu	r4,r12,r11
8000ca74:	f5 e5 11 0b 	or	r11,r10,r5<<0x10
8000ca78:	08 96       	mov	r6,r4
8000ca7a:	e8 0e 02 4e 	mul	lr,r4,lr
8000ca7e:	1c 3b       	cp.w	r11,lr
8000ca80:	c0 a2       	brcc	8000ca94 <__avr32_umod64+0x1c4>
8000ca82:	20 16       	sub	r6,1
8000ca84:	10 0b       	add	r11,r8
8000ca86:	10 3b       	cp.w	r11,r8
8000ca88:	c0 63       	brcs	8000ca94 <__avr32_umod64+0x1c4>
8000ca8a:	1c 3b       	cp.w	r11,lr
8000ca8c:	f7 b6 03 01 	sublo	r6,1
8000ca90:	f7 d8 e3 0b 	addcs	r11,r11,r8
8000ca94:	ed e1 11 01 	or	r1,r6,r1<<0x10
8000ca98:	1c 1b       	sub	r11,lr
8000ca9a:	e2 02 06 40 	mulu.d	r0,r1,r2
8000ca9e:	00 9e       	mov	lr,r0
8000caa0:	02 9c       	mov	r12,r1
8000caa2:	16 3c       	cp.w	r12,r11
8000caa4:	e0 8b 00 08 	brhi	8000cab4 <__avr32_umod64+0x1e4>
8000caa8:	5f 06       	sreq	r6
8000caaa:	06 30       	cp.w	r0,r3
8000caac:	5f ba       	srhi	r10
8000caae:	ed ea 00 0a 	and	r10,r6,r10
8000cab2:	c0 60       	breq	8000cabe <__avr32_umod64+0x1ee>
8000cab4:	fc 02 01 04 	sub	r4,lr,r2
8000cab8:	f8 08 01 4c 	sbc	r12,r12,r8
8000cabc:	08 9e       	mov	lr,r4
8000cabe:	e6 0e 01 0a 	sub	r10,r3,lr
8000cac2:	f6 0c 01 4c 	sbc	r12,r11,r12
8000cac6:	ee f1 ff f4 	ld.w	r1,r7[-12]
8000caca:	f8 09 0a 4b 	lsr	r11,r12,r9
8000cace:	f4 09 0a 4a 	lsr	r10,r10,r9
8000cad2:	f8 01 09 4c 	lsl	r12,r12,r1
8000cad6:	18 4a       	or	r10,r12
8000cad8:	2f dd       	sub	sp,-12
8000cada:	d8 32       	popm	r0-r7,pc

Disassembly of section .exception:

8000cc00 <_evba>:
8000cc00:	c0 08       	rjmp	8000cc00 <_evba>
	...

8000cc04 <_handle_TLB_Multiple_Hit>:
8000cc04:	c0 08       	rjmp	8000cc04 <_handle_TLB_Multiple_Hit>
	...

8000cc08 <_handle_Bus_Error_Data_Fetch>:
8000cc08:	c0 08       	rjmp	8000cc08 <_handle_Bus_Error_Data_Fetch>
	...

8000cc0c <_handle_Bus_Error_Instruction_Fetch>:
8000cc0c:	c0 08       	rjmp	8000cc0c <_handle_Bus_Error_Instruction_Fetch>
	...

8000cc10 <_handle_NMI>:
8000cc10:	c0 08       	rjmp	8000cc10 <_handle_NMI>
	...

8000cc14 <_handle_Instruction_Address>:
8000cc14:	c0 08       	rjmp	8000cc14 <_handle_Instruction_Address>
	...

8000cc18 <_handle_ITLB_Protection>:
8000cc18:	c0 08       	rjmp	8000cc18 <_handle_ITLB_Protection>
	...

8000cc1c <_handle_Breakpoint>:
8000cc1c:	c0 08       	rjmp	8000cc1c <_handle_Breakpoint>
	...

8000cc20 <_handle_Illegal_Opcode>:
8000cc20:	c0 08       	rjmp	8000cc20 <_handle_Illegal_Opcode>
	...

8000cc24 <_handle_Unimplemented_Instruction>:
8000cc24:	c0 08       	rjmp	8000cc24 <_handle_Unimplemented_Instruction>
	...

8000cc28 <_handle_Privilege_Violation>:
8000cc28:	c0 08       	rjmp	8000cc28 <_handle_Privilege_Violation>
	...

8000cc2c <_handle_Floating_Point>:
8000cc2c:	c0 08       	rjmp	8000cc2c <_handle_Floating_Point>
	...

8000cc30 <_handle_Coprocessor_Absent>:
8000cc30:	c0 08       	rjmp	8000cc30 <_handle_Coprocessor_Absent>
	...

8000cc34 <_handle_Data_Address_Read>:
8000cc34:	c0 08       	rjmp	8000cc34 <_handle_Data_Address_Read>
	...

8000cc38 <_handle_Data_Address_Write>:
8000cc38:	c0 08       	rjmp	8000cc38 <_handle_Data_Address_Write>
	...

8000cc3c <_handle_DTLB_Protection_Read>:
8000cc3c:	c0 08       	rjmp	8000cc3c <_handle_DTLB_Protection_Read>
	...

8000cc40 <_handle_DTLB_Protection_Write>:
8000cc40:	c0 08       	rjmp	8000cc40 <_handle_DTLB_Protection_Write>
	...

8000cc44 <_handle_DTLB_Modified>:
8000cc44:	c0 08       	rjmp	8000cc44 <_handle_DTLB_Modified>
	...

8000cc50 <_handle_ITLB_Miss>:
8000cc50:	c0 08       	rjmp	8000cc50 <_handle_ITLB_Miss>
	...

8000cc60 <_handle_DTLB_Miss_Read>:
8000cc60:	c0 08       	rjmp	8000cc60 <_handle_DTLB_Miss_Read>
	...

8000cc70 <_handle_DTLB_Miss_Write>:
8000cc70:	c0 08       	rjmp	8000cc70 <_handle_DTLB_Miss_Write>
	...

8000cd00 <_handle_Supervisor_Call>:
8000cd00:	c0 08       	rjmp	8000cd00 <_handle_Supervisor_Call>
8000cd02:	d7 03       	nop

8000cd04 <_int0>:
8000cd04:	30 0c       	mov	r12,0
8000cd06:	fe b0 cf b9 	rcall	80006c78 <_get_interrupt_handler>
8000cd0a:	58 0c       	cp.w	r12,0
8000cd0c:	f8 0f 17 10 	movne	pc,r12
8000cd10:	d6 03       	rete

8000cd12 <_int1>:
8000cd12:	30 1c       	mov	r12,1
8000cd14:	fe b0 cf b2 	rcall	80006c78 <_get_interrupt_handler>
8000cd18:	58 0c       	cp.w	r12,0
8000cd1a:	f8 0f 17 10 	movne	pc,r12
8000cd1e:	d6 03       	rete

8000cd20 <_int2>:
8000cd20:	30 2c       	mov	r12,2
8000cd22:	fe b0 cf ab 	rcall	80006c78 <_get_interrupt_handler>
8000cd26:	58 0c       	cp.w	r12,0
8000cd28:	f8 0f 17 10 	movne	pc,r12
8000cd2c:	d6 03       	rete

8000cd2e <_int3>:
8000cd2e:	30 3c       	mov	r12,3
8000cd30:	fe b0 cf a4 	rcall	80006c78 <_get_interrupt_handler>
8000cd34:	58 0c       	cp.w	r12,0
8000cd36:	f8 0f 17 10 	movne	pc,r12
8000cd3a:	d6 03       	rete
8000cd3c:	d7 03       	nop
8000cd3e:	d7 03       	nop
8000cd40:	d7 03       	nop
8000cd42:	d7 03       	nop
8000cd44:	d7 03       	nop
8000cd46:	d7 03       	nop
8000cd48:	d7 03       	nop
8000cd4a:	d7 03       	nop
8000cd4c:	d7 03       	nop
8000cd4e:	d7 03       	nop
8000cd50:	d7 03       	nop
8000cd52:	d7 03       	nop
8000cd54:	d7 03       	nop
8000cd56:	d7 03       	nop
8000cd58:	d7 03       	nop
8000cd5a:	d7 03       	nop
8000cd5c:	d7 03       	nop
8000cd5e:	d7 03       	nop
8000cd60:	d7 03       	nop
8000cd62:	d7 03       	nop
8000cd64:	d7 03       	nop
8000cd66:	d7 03       	nop
8000cd68:	d7 03       	nop
8000cd6a:	d7 03       	nop
8000cd6c:	d7 03       	nop
8000cd6e:	d7 03       	nop
8000cd70:	d7 03       	nop
8000cd72:	d7 03       	nop
8000cd74:	d7 03       	nop
8000cd76:	d7 03       	nop
8000cd78:	d7 03       	nop
8000cd7a:	d7 03       	nop
8000cd7c:	d7 03       	nop
8000cd7e:	d7 03       	nop
8000cd80:	d7 03       	nop
8000cd82:	d7 03       	nop
8000cd84:	d7 03       	nop
8000cd86:	d7 03       	nop
8000cd88:	d7 03       	nop
8000cd8a:	d7 03       	nop
8000cd8c:	d7 03       	nop
8000cd8e:	d7 03       	nop
8000cd90:	d7 03       	nop
8000cd92:	d7 03       	nop
8000cd94:	d7 03       	nop
8000cd96:	d7 03       	nop
8000cd98:	d7 03       	nop
8000cd9a:	d7 03       	nop
8000cd9c:	d7 03       	nop
8000cd9e:	d7 03       	nop
8000cda0:	d7 03       	nop
8000cda2:	d7 03       	nop
8000cda4:	d7 03       	nop
8000cda6:	d7 03       	nop
8000cda8:	d7 03       	nop
8000cdaa:	d7 03       	nop
8000cdac:	d7 03       	nop
8000cdae:	d7 03       	nop
8000cdb0:	d7 03       	nop
8000cdb2:	d7 03       	nop
8000cdb4:	d7 03       	nop
8000cdb6:	d7 03       	nop
8000cdb8:	d7 03       	nop
8000cdba:	d7 03       	nop
8000cdbc:	d7 03       	nop
8000cdbe:	d7 03       	nop
8000cdc0:	d7 03       	nop
8000cdc2:	d7 03       	nop
8000cdc4:	d7 03       	nop
8000cdc6:	d7 03       	nop
8000cdc8:	d7 03       	nop
8000cdca:	d7 03       	nop
8000cdcc:	d7 03       	nop
8000cdce:	d7 03       	nop
8000cdd0:	d7 03       	nop
8000cdd2:	d7 03       	nop
8000cdd4:	d7 03       	nop
8000cdd6:	d7 03       	nop
8000cdd8:	d7 03       	nop
8000cdda:	d7 03       	nop
8000cddc:	d7 03       	nop
8000cdde:	d7 03       	nop
8000cde0:	d7 03       	nop
8000cde2:	d7 03       	nop
8000cde4:	d7 03       	nop
8000cde6:	d7 03       	nop
8000cde8:	d7 03       	nop
8000cdea:	d7 03       	nop
8000cdec:	d7 03       	nop
8000cdee:	d7 03       	nop
8000cdf0:	d7 03       	nop
8000cdf2:	d7 03       	nop
8000cdf4:	d7 03       	nop
8000cdf6:	d7 03       	nop
8000cdf8:	d7 03       	nop
8000cdfa:	d7 03       	nop
8000cdfc:	d7 03       	nop
8000cdfe:	d7 03       	nop
