Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 58064ec4def349a0b2711923afce59e6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot shift_register_structural_test_behav xil_defaultlib.shift_register_structural_test -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.flipflop_d [flipflop_d_default]
Compiling architecture dataflow of entity xil_defaultlib.mux_4to1 [mux_4to1_default]
Compiling architecture structural of entity xil_defaultlib.shift_register_structural [shift_register_structural_defaul...]
Compiling architecture behavioral of entity xil_defaultlib.shift_register_structural_test
Built simulation snapshot shift_register_structural_test_behav
