From 750a953f1edfc70e3c81ecf38453045c9c1a63d0 Mon Sep 17 00:00:00 2001
From: zhongjia <quic_zhongjia@quicinc.com>
Date: Fri, 15 Jul 2022 21:16:56 +0800
Subject: [PATCH] [qca-ssdk]: enable autoneg when force mode is disable

Change-Id: Ic3684fd8bd509472966a9e6c2f06bcbb44989c0d
Signed-off-by: zhongjia <quic_zhongjia@quicinc.com>
---
 include/hsl/hppe/hppe_init.h     | 1 +
 src/adpt/hppe/adpt_hppe_uniphy.c | 6 ++++++
 2 files changed, 7 insertions(+)

--- a/include/hsl/hppe/hppe_init.h
+++ b/include/hsl/hppe/hppe_init.h
@@ -96,6 +96,7 @@ extern "C" {
 #define UNIPHY_PLL_RESET_REG_DEFAULT_VALUE                 0x02ff
 #define UNIPHY_MISC2_REG_SGMII_MODE                        0x30
 #define UNIPHY_FORCE_SPEED_MODE_ENABLE                     0x1
+#define UNIPHY_FORCE_SPEED_MODE_DISABLE                    0x0
 
 #define AQ_PHY_AUTO_STATUS_REG                             0x70001
 #define AQ_PHY_LINK_STATUS_REG                             0x7c800
--- a/src/adpt/hppe/adpt_hppe_uniphy.c
+++ b/src/adpt/hppe/adpt_hppe_uniphy.c
@@ -922,6 +922,12 @@ __adpt_hppe_uniphy_sgmii_mode_set(a_uint
 		SSDK_INFO("ssdk uniphy %d connects force port\n",
 				uniphy_index);
 	}
+	else
+	{
+		rv = hppe_uniphy_channel0_force_speed_mode_set(dev_id,
+			uniphy_index, UNIPHY_FORCE_SPEED_MODE_DISABLE);
+		SW_RTN_ON_ERROR (rv);
+	}
 	/* configure uniphy gcc software reset */
 	__adpt_ppe_gcc_uniphy_software_reset(dev_id, uniphy_index);
 
