# compile verilog/system verilog design source files
verilog xil_defaultlib "C:/Users/jl972/Desktop/HDL/Snake/Snake.srcs/sources_1/new/VGA_output.v" --include "../../../../Snake.srcs/sources_1/bd/display_block/ipshared/c923" --include "../../../../Snake.srcs/sources_1/new" \
"../../../../Snake.srcs/sources_1/new/memory_mapper.v" \
"../../../../Snake.srcs/sources_1/new/cell.v" \

sv xil_defaultlib "C:/Users/jl972/Desktop/HDL/Snake/Snake.srcs/sources_1/new/VGA_output.v" --include "../../../../Snake.srcs/sources_1/bd/display_block/ipshared/c923" --include "../../../../Snake.srcs/sources_1/new" \
"../../../../Snake.srcs/sources_1/new/cell_array_ag.v" \

verilog xil_defaultlib "C:/Users/jl972/Desktop/HDL/Snake/Snake.srcs/sources_1/new/VGA_output.v" --include "../../../../Snake.srcs/sources_1/bd/display_block/ipshared/c923" --include "../../../../Snake.srcs/sources_1/new" \
"../../../../Snake.srcs/sources_1/new/cell_array_ag_wraper.v" \
"../../../../Snake.srcs/sources_1/new/length_state_machine.v" \
"../../../../Snake.srcs/sources_1/new/apple_setter.v" \
"../../../../Snake.srcs/sources_1/new/snake_increment.v" \
"../../../../Snake.srcs/sources_1/new/debouncer.v" \
"../../../../Snake.srcs/sources_1/new/direction_decider.v" \
"../../../../Snake.ip_user_files/bd/display_block/ip/display_block_clk_wiz_0_0/display_block_clk_wiz_0_0_clk_wiz.v" \
"../../../../Snake.ip_user_files/bd/display_block/ip/display_block_clk_wiz_0_0/display_block_clk_wiz_0_0.v" \
"../../../../Snake.ip_user_files/bd/display_block/ip/display_block_VGA_output_0_1/sim/display_block_VGA_output_0_1.v" \
"../../../../Snake.ip_user_files/bd/display_block/ip/display_block_blk_mem_gen_0_0/sim/display_block_blk_mem_gen_0_0.v" \
"../../../../Snake.ip_user_files/bd/display_block/ip/display_block_memory_mapper_0_0/sim/display_block_memory_mapper_0_0.v" \
"../../../../Snake.ip_user_files/bd/display_block/ip/display_block_cell_array_ag_wraper_0_0/sim/display_block_cell_array_ag_wraper_0_0.v" \
"../../../../Snake.ip_user_files/bd/display_block/ip/display_block_length_state_machine_0_0/sim/display_block_length_state_machine_0_0.v" \
"../../../../Snake.ip_user_files/bd/display_block/ip/display_block_apple_setter_0_0/sim/display_block_apple_setter_0_0.v" \
"../../../../Snake.ip_user_files/bd/display_block/ip/display_block_snake_increment_0_0/sim/display_block_snake_increment_0_0.v" \
"../../../../Snake.ip_user_files/bd/display_block/ip/display_block_direction_decider_0_0/sim/display_block_direction_decider_0_0.v" \
"../../../../Snake.ip_user_files/bd/display_block/sim/display_block.v" \
"../../../../Snake.srcs/sim_1/new/whole_prodject_TB.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
