Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Sat May 18 17:33:58 2024
| Host         : Minseok running 64-bit Ubuntu 22.04.3 LTS
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (3)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.894        0.000                      0                  191        0.165        0.000                      0                  191        4.500        0.000                       0                   178  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.894        0.000                      0                  191        0.165        0.000                      0                  191        4.500        0.000                       0                   178  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.894ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.165ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.894ns  (required time - arrival time)
  Source:                 U_UART/U_RxD/bit_cnt_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART/U_RxD/bit_cnt_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.834ns  (logic 1.056ns (27.545%)  route 2.778ns (72.455%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.625     5.146    U_UART/U_RxD/CLK
    SLICE_X2Y29          FDCE                                         r  U_UART/U_RxD/bit_cnt_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y29          FDCE (Prop_fdce_C_Q)         0.478     5.624 f  U_UART/U_RxD/bit_cnt_reg_reg[1]/Q
                         net (fo=4, routed)           0.892     6.516    U_UART/U_RxD/bit_cnt_reg[1]
    SLICE_X2Y29          LUT3 (Prop_lut3_I0_O)        0.301     6.817 r  U_UART/U_RxD/FSM_sequential_state[0]_i_2__0/O
                         net (fo=3, routed)           0.692     7.509    U_UART/U_RxD/FSM_sequential_state[0]_i_2__0_n_0
    SLICE_X2Y29          LUT5 (Prop_lut5_I1_O)        0.124     7.633 r  U_UART/U_RxD/bit_cnt_reg[1]_i_2/O
                         net (fo=1, routed)           0.670     8.303    U_UART/U_RxD/bit_cnt_reg[1]_i_2_n_0
    SLICE_X2Y29          LUT5 (Prop_lut5_I3_O)        0.153     8.456 r  U_UART/U_RxD/bit_cnt_reg[1]_i_1/O
                         net (fo=1, routed)           0.524     8.980    U_UART/U_RxD/bit_cnt_reg[1]_i_1_n_0
    SLICE_X2Y29          FDCE                                         r  U_UART/U_RxD/bit_cnt_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.508    14.849    U_UART/U_RxD/CLK
    SLICE_X2Y29          FDCE                                         r  U_UART/U_RxD/bit_cnt_reg_reg[1]/C
                         clock pessimism              0.297    15.146    
                         clock uncertainty           -0.035    15.111    
    SLICE_X2Y29          FDCE (Setup_fdce_C_D)       -0.237    14.874    U_UART/U_RxD/bit_cnt_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         14.874    
                         arrival time                          -8.980    
  -------------------------------------------------------------------
                         slack                                  5.894    

Slack (MET) :             6.303ns  (required time - arrival time)
  Source:                 U_UART/U_BR_Gen/counter_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART/U_BR_Gen/counter_reg_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.715ns  (logic 1.799ns (48.432%)  route 1.916ns (51.568%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.621     5.142    U_UART/U_BR_Gen/CLK
    SLICE_X5Y28          FDCE                                         r  U_UART/U_BR_Gen/counter_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y28          FDCE (Prop_fdce_C_Q)         0.419     5.561 r  U_UART/U_BR_Gen/counter_reg_reg[9]/Q
                         net (fo=2, routed)           0.975     6.536    U_UART/U_BR_Gen/counter_reg[9]
    SLICE_X4Y29          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.831     7.367 r  U_UART/U_BR_Gen/counter_next0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.367    U_UART/U_BR_Gen/counter_next0_carry__1_n_0
    SLICE_X4Y30          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.589 r  U_UART/U_BR_Gen/counter_next0_carry__2/O[0]
                         net (fo=1, routed)           0.941     8.530    U_UART/U_BR_Gen/data0[13]
    SLICE_X5Y29          LUT2 (Prop_lut2_I1_O)        0.327     8.857 r  U_UART/U_BR_Gen/counter_reg[13]_i_1/O
                         net (fo=1, routed)           0.000     8.857    U_UART/U_BR_Gen/counter_next[13]
    SLICE_X5Y29          FDCE                                         r  U_UART/U_BR_Gen/counter_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.506    14.847    U_UART/U_BR_Gen/CLK
    SLICE_X5Y29          FDCE                                         r  U_UART/U_BR_Gen/counter_reg_reg[13]/C
                         clock pessimism              0.273    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X5Y29          FDCE (Setup_fdce_C_D)        0.075    15.160    U_UART/U_BR_Gen/counter_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         15.160    
                         arrival time                          -8.857    
  -------------------------------------------------------------------
                         slack                                  6.303    

Slack (MET) :             6.391ns  (required time - arrival time)
  Source:                 U_UART/U_BR_Gen/counter_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART/U_BR_Gen/counter_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.629ns  (logic 1.796ns (49.493%)  route 1.833ns (50.507%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.618     5.139    U_UART/U_BR_Gen/CLK
    SLICE_X5Y27          FDCE                                         r  U_UART/U_BR_Gen/counter_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y27          FDCE (Prop_fdce_C_Q)         0.419     5.558 r  U_UART/U_BR_Gen/counter_reg_reg[5]/Q
                         net (fo=2, routed)           0.834     6.392    U_UART/U_BR_Gen/counter_reg[5]
    SLICE_X4Y28          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.828     7.220 r  U_UART/U_BR_Gen/counter_next0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.220    U_UART/U_BR_Gen/counter_next0_carry__0_n_0
    SLICE_X4Y29          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.442 r  U_UART/U_BR_Gen/counter_next0_carry__1/O[0]
                         net (fo=1, routed)           0.999     8.441    U_UART/U_BR_Gen/data0[9]
    SLICE_X5Y28          LUT2 (Prop_lut2_I1_O)        0.327     8.768 r  U_UART/U_BR_Gen/counter_reg[9]_i_1/O
                         net (fo=1, routed)           0.000     8.768    U_UART/U_BR_Gen/counter_next[9]
    SLICE_X5Y28          FDCE                                         r  U_UART/U_BR_Gen/counter_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.505    14.846    U_UART/U_BR_Gen/CLK
    SLICE_X5Y28          FDCE                                         r  U_UART/U_BR_Gen/counter_reg_reg[9]/C
                         clock pessimism              0.273    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X5Y28          FDCE (Setup_fdce_C_D)        0.075    15.159    U_UART/U_BR_Gen/counter_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         15.159    
                         arrival time                          -8.768    
  -------------------------------------------------------------------
                         slack                                  6.391    

Slack (MET) :             6.468ns  (required time - arrival time)
  Source:                 U_UART/U_TxD/bit_cnt_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART/U_TxD/bit_cnt_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.450ns  (logic 1.064ns (30.839%)  route 2.386ns (69.161%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.623     5.144    U_UART/U_TxD/CLK
    SLICE_X7Y30          FDCE                                         r  U_UART/U_TxD/bit_cnt_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y30          FDCE (Prop_fdce_C_Q)         0.456     5.600 f  U_UART/U_TxD/bit_cnt_reg_reg[1]/Q
                         net (fo=4, routed)           0.879     6.479    U_UART/U_TxD/bit_cnt_reg[1]
    SLICE_X7Y30          LUT3 (Prop_lut3_I0_O)        0.152     6.631 r  U_UART/U_TxD/FSM_sequential_state[0]_i_2/O
                         net (fo=2, routed)           0.544     7.175    U_UART/U_TxD/FSM_sequential_state[0]_i_2_n_0
    SLICE_X6Y30          LUT6 (Prop_lut6_I2_O)        0.332     7.507 r  U_UART/U_TxD/bit_cnt_reg[2]_i_2/O
                         net (fo=3, routed)           0.584     8.091    U_UART/U_TxD/bit_cnt_next
    SLICE_X7Y30          LUT3 (Prop_lut3_I1_O)        0.124     8.215 r  U_UART/U_TxD/bit_cnt_reg[0]_i_1/O
                         net (fo=1, routed)           0.379     8.594    U_UART/U_TxD/bit_cnt_reg[0]_i_1_n_0
    SLICE_X7Y30          FDCE                                         r  U_UART/U_TxD/bit_cnt_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.506    14.847    U_UART/U_TxD/CLK
    SLICE_X7Y30          FDCE                                         r  U_UART/U_TxD/bit_cnt_reg_reg[0]/C
                         clock pessimism              0.297    15.144    
                         clock uncertainty           -0.035    15.109    
    SLICE_X7Y30          FDCE (Setup_fdce_C_D)       -0.047    15.062    U_UART/U_TxD/bit_cnt_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         15.062    
                         arrival time                          -8.594    
  -------------------------------------------------------------------
                         slack                                  6.468    

Slack (MET) :             6.553ns  (required time - arrival time)
  Source:                 U_BTN_Tx2/Q_reg_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_BTN_Tx2/diff_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.419ns  (logic 0.828ns (24.217%)  route 2.591ns (75.783%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.627     5.148    U_BTN_Tx2/CLK
    SLICE_X0Y31          FDRE                                         r  U_BTN_Tx2/Q_reg_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y31          FDRE (Prop_fdre_C_Q)         0.456     5.604 r  U_BTN_Tx2/Q_reg_reg[25]/Q
                         net (fo=2, routed)           1.150     6.754    U_BTN_Tx2/Q_next__0[26]
    SLICE_X0Y31          LUT6 (Prop_lut6_I1_O)        0.124     6.878 r  U_BTN_Tx2/diff_reg[0]_i_13/O
                         net (fo=1, routed)           0.635     7.513    U_BTN_Tx2/diff_reg[0]_i_13_n_0
    SLICE_X1Y31          LUT6 (Prop_lut6_I5_O)        0.124     7.637 r  U_BTN_Tx2/diff_reg[0]_i_5/O
                         net (fo=1, routed)           0.806     8.443    U_BTN_Tx2/diff_reg[0]_i_5_n_0
    SLICE_X1Y32          LUT4 (Prop_lut4_I3_O)        0.124     8.567 r  U_BTN_Tx2/diff_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     8.567    U_BTN_Tx2/diff_reg[0]_i_1_n_0
    SLICE_X1Y32          FDRE                                         r  U_BTN_Tx2/diff_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.511    14.852    U_BTN_Tx2/CLK
    SLICE_X1Y32          FDRE                                         r  U_BTN_Tx2/diff_reg_reg[0]/C
                         clock pessimism              0.274    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X1Y32          FDRE (Setup_fdre_C_D)        0.029    15.120    U_BTN_Tx2/diff_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         15.120    
                         arrival time                          -8.567    
  -------------------------------------------------------------------
                         slack                                  6.553    

Slack (MET) :             6.569ns  (required time - arrival time)
  Source:                 U_UART/U_BR_Gen/counter_reg_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART/U_BR_Gen/counter_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.401ns  (logic 0.963ns (28.315%)  route 2.438ns (71.685%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.622     5.143    U_UART/U_BR_Gen/CLK
    SLICE_X5Y29          FDCE                                         r  U_UART/U_BR_Gen/counter_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y29          FDCE (Prop_fdce_C_Q)         0.419     5.562 r  U_UART/U_BR_Gen/counter_reg_reg[12]/Q
                         net (fo=2, routed)           1.064     6.627    U_UART/U_BR_Gen/counter_reg[12]
    SLICE_X5Y29          LUT6 (Prop_lut6_I0_O)        0.296     6.923 r  U_UART/U_BR_Gen/counter_reg[13]_i_4/O
                         net (fo=1, routed)           0.513     7.436    U_UART/U_BR_Gen/counter_reg[13]_i_4_n_0
    SLICE_X5Y27          LUT6 (Prop_lut6_I5_O)        0.124     7.560 f  U_UART/U_BR_Gen/counter_reg[13]_i_2/O
                         net (fo=14, routed)          0.861     8.420    U_UART/U_BR_Gen/tick_next
    SLICE_X5Y28          LUT2 (Prop_lut2_I0_O)        0.124     8.544 r  U_UART/U_BR_Gen/counter_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     8.544    U_UART/U_BR_Gen/counter_next[6]
    SLICE_X5Y28          FDCE                                         r  U_UART/U_BR_Gen/counter_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.505    14.846    U_UART/U_BR_Gen/CLK
    SLICE_X5Y28          FDCE                                         r  U_UART/U_BR_Gen/counter_reg_reg[6]/C
                         clock pessimism              0.273    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X5Y28          FDCE (Setup_fdce_C_D)        0.029    15.113    U_UART/U_BR_Gen/counter_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         15.113    
                         arrival time                          -8.544    
  -------------------------------------------------------------------
                         slack                                  6.569    

Slack (MET) :             6.572ns  (required time - arrival time)
  Source:                 U_UART/U_BR_Gen/counter_reg_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART/U_BR_Gen/counter_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.400ns  (logic 0.963ns (28.323%)  route 2.437ns (71.677%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.622     5.143    U_UART/U_BR_Gen/CLK
    SLICE_X5Y29          FDCE                                         r  U_UART/U_BR_Gen/counter_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y29          FDCE (Prop_fdce_C_Q)         0.419     5.562 r  U_UART/U_BR_Gen/counter_reg_reg[12]/Q
                         net (fo=2, routed)           1.064     6.627    U_UART/U_BR_Gen/counter_reg[12]
    SLICE_X5Y29          LUT6 (Prop_lut6_I0_O)        0.296     6.923 r  U_UART/U_BR_Gen/counter_reg[13]_i_4/O
                         net (fo=1, routed)           0.513     7.436    U_UART/U_BR_Gen/counter_reg[13]_i_4_n_0
    SLICE_X5Y27          LUT6 (Prop_lut6_I5_O)        0.124     7.560 f  U_UART/U_BR_Gen/counter_reg[13]_i_2/O
                         net (fo=14, routed)          0.860     8.419    U_UART/U_BR_Gen/tick_next
    SLICE_X5Y28          LUT2 (Prop_lut2_I0_O)        0.124     8.543 r  U_UART/U_BR_Gen/counter_reg[7]_i_1/O
                         net (fo=1, routed)           0.000     8.543    U_UART/U_BR_Gen/counter_next[7]
    SLICE_X5Y28          FDCE                                         r  U_UART/U_BR_Gen/counter_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.505    14.846    U_UART/U_BR_Gen/CLK
    SLICE_X5Y28          FDCE                                         r  U_UART/U_BR_Gen/counter_reg_reg[7]/C
                         clock pessimism              0.273    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X5Y28          FDCE (Setup_fdce_C_D)        0.031    15.115    U_UART/U_BR_Gen/counter_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         15.115    
                         arrival time                          -8.543    
  -------------------------------------------------------------------
                         slack                                  6.572    

Slack (MET) :             6.572ns  (required time - arrival time)
  Source:                 U_UART/U_BR_Gen/counter_reg_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART/U_BR_Gen/tick_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.262ns  (logic 0.839ns (25.722%)  route 2.423ns (74.278%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.622     5.143    U_UART/U_BR_Gen/CLK
    SLICE_X5Y29          FDCE                                         r  U_UART/U_BR_Gen/counter_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y29          FDCE (Prop_fdce_C_Q)         0.419     5.562 f  U_UART/U_BR_Gen/counter_reg_reg[12]/Q
                         net (fo=2, routed)           1.064     6.627    U_UART/U_BR_Gen/counter_reg[12]
    SLICE_X5Y29          LUT6 (Prop_lut6_I0_O)        0.296     6.923 f  U_UART/U_BR_Gen/counter_reg[13]_i_4/O
                         net (fo=1, routed)           0.513     7.436    U_UART/U_BR_Gen/counter_reg[13]_i_4_n_0
    SLICE_X5Y27          LUT6 (Prop_lut6_I5_O)        0.124     7.560 r  U_UART/U_BR_Gen/counter_reg[13]_i_2/O
                         net (fo=14, routed)          0.846     8.405    U_UART/U_BR_Gen/tick_next
    SLICE_X4Y27          FDCE                                         r  U_UART/U_BR_Gen/tick_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.503    14.844    U_UART/U_BR_Gen/CLK
    SLICE_X4Y27          FDCE                                         r  U_UART/U_BR_Gen/tick_reg_reg/C
                         clock pessimism              0.273    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X4Y27          FDCE (Setup_fdce_C_D)       -0.105    14.977    U_UART/U_BR_Gen/tick_reg_reg
  -------------------------------------------------------------------
                         required time                         14.977    
                         arrival time                          -8.405    
  -------------------------------------------------------------------
                         slack                                  6.572    

Slack (MET) :             6.588ns  (required time - arrival time)
  Source:                 U_UART/U_BR_Gen/counter_reg_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART/U_BR_Gen/counter_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.428ns  (logic 0.991ns (28.909%)  route 2.437ns (71.091%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.622     5.143    U_UART/U_BR_Gen/CLK
    SLICE_X5Y29          FDCE                                         r  U_UART/U_BR_Gen/counter_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y29          FDCE (Prop_fdce_C_Q)         0.419     5.562 r  U_UART/U_BR_Gen/counter_reg_reg[12]/Q
                         net (fo=2, routed)           1.064     6.627    U_UART/U_BR_Gen/counter_reg[12]
    SLICE_X5Y29          LUT6 (Prop_lut6_I0_O)        0.296     6.923 r  U_UART/U_BR_Gen/counter_reg[13]_i_4/O
                         net (fo=1, routed)           0.513     7.436    U_UART/U_BR_Gen/counter_reg[13]_i_4_n_0
    SLICE_X5Y27          LUT6 (Prop_lut6_I5_O)        0.124     7.560 f  U_UART/U_BR_Gen/counter_reg[13]_i_2/O
                         net (fo=14, routed)          0.860     8.419    U_UART/U_BR_Gen/tick_next
    SLICE_X5Y28          LUT2 (Prop_lut2_I0_O)        0.152     8.571 r  U_UART/U_BR_Gen/counter_reg[8]_i_1/O
                         net (fo=1, routed)           0.000     8.571    U_UART/U_BR_Gen/counter_next[8]
    SLICE_X5Y28          FDCE                                         r  U_UART/U_BR_Gen/counter_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.505    14.846    U_UART/U_BR_Gen/CLK
    SLICE_X5Y28          FDCE                                         r  U_UART/U_BR_Gen/counter_reg_reg[8]/C
                         clock pessimism              0.273    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X5Y28          FDCE (Setup_fdce_C_D)        0.075    15.159    U_UART/U_BR_Gen/counter_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         15.159    
                         arrival time                          -8.571    
  -------------------------------------------------------------------
                         slack                                  6.588    

Slack (MET) :             6.632ns  (required time - arrival time)
  Source:                 U_UART/U_BR_Gen/counter_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART/U_BR_Gen/counter_reg_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.388ns  (logic 1.894ns (55.895%)  route 1.494ns (44.105%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.618     5.139    U_UART/U_BR_Gen/CLK
    SLICE_X5Y27          FDCE                                         r  U_UART/U_BR_Gen/counter_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y27          FDCE (Prop_fdce_C_Q)         0.419     5.558 r  U_UART/U_BR_Gen/counter_reg_reg[5]/Q
                         net (fo=2, routed)           0.834     6.392    U_UART/U_BR_Gen/counter_reg[5]
    SLICE_X4Y28          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.828     7.220 r  U_UART/U_BR_Gen/counter_next0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.220    U_UART/U_BR_Gen/counter_next0_carry__0_n_0
    SLICE_X4Y29          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.533 r  U_UART/U_BR_Gen/counter_next0_carry__1/O[3]
                         net (fo=1, routed)           0.661     8.194    U_UART/U_BR_Gen/data0[12]
    SLICE_X5Y29          LUT2 (Prop_lut2_I1_O)        0.334     8.528 r  U_UART/U_BR_Gen/counter_reg[12]_i_1/O
                         net (fo=1, routed)           0.000     8.528    U_UART/U_BR_Gen/counter_next[12]
    SLICE_X5Y29          FDCE                                         r  U_UART/U_BR_Gen/counter_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.506    14.847    U_UART/U_BR_Gen/CLK
    SLICE_X5Y29          FDCE                                         r  U_UART/U_BR_Gen/counter_reg_reg[12]/C
                         clock pessimism              0.273    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X5Y29          FDCE (Setup_fdce_C_D)        0.075    15.160    U_UART/U_BR_Gen/counter_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         15.160    
                         arrival time                          -8.528    
  -------------------------------------------------------------------
                         slack                                  6.632    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 U_BTN_Tx/Q_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_BTN_Tx/Q_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.504%)  route 0.113ns (44.496%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.585     1.468    U_BTN_Tx/CLK
    SLICE_X4Y30          FDRE                                         r  U_BTN_Tx/Q_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y30          FDRE (Prop_fdre_C_Q)         0.141     1.609 r  U_BTN_Tx/Q_reg_reg[4]/Q
                         net (fo=2, routed)           0.113     1.722    U_BTN_Tx/Q_next[5]
    SLICE_X6Y30          FDRE                                         r  U_BTN_Tx/Q_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.854     1.981    U_BTN_Tx/CLK
    SLICE_X6Y30          FDRE                                         r  U_BTN_Tx/Q_reg_reg[5]/C
                         clock pessimism             -0.499     1.482    
    SLICE_X6Y30          FDRE (Hold_fdre_C_D)         0.075     1.557    U_BTN_Tx/Q_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.557    
                         arrival time                           1.722    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 U_UART/U_RxD/rx_data_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART/U_RxD/rx_data_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.212ns (72.083%)  route 0.082ns (27.917%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.585     1.468    U_UART/U_RxD/CLK
    SLICE_X2Y27          FDCE                                         r  U_UART/U_RxD/rx_data_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y27          FDCE (Prop_fdce_C_Q)         0.164     1.632 r  U_UART/U_RxD/rx_data_reg_reg[4]/Q
                         net (fo=1, routed)           0.082     1.714    U_UART/U_RxD/rx_data_reg[4]
    SLICE_X3Y27          LUT2 (Prop_lut2_I1_O)        0.048     1.762 r  U_UART/U_RxD/rx_data_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     1.762    U_UART/U_RxD/rx_data_next[3]
    SLICE_X3Y27          FDCE                                         r  U_UART/U_RxD/rx_data_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.853     1.980    U_UART/U_RxD/CLK
    SLICE_X3Y27          FDCE                                         r  U_UART/U_RxD/rx_data_reg_reg[3]/C
                         clock pessimism             -0.499     1.481    
    SLICE_X3Y27          FDCE (Hold_fdce_C_D)         0.107     1.588    U_UART/U_RxD/rx_data_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.762    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 U_UART/U_TxD/tx_data_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART/U_TxD/tx_reg_reg/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.186ns (66.388%)  route 0.094ns (33.612%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.583     1.466    U_UART/U_TxD/CLK
    SLICE_X7Y28          FDCE                                         r  U_UART/U_TxD/tx_data_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y28          FDCE (Prop_fdce_C_Q)         0.141     1.607 r  U_UART/U_TxD/tx_data_reg_reg[0]/Q
                         net (fo=1, routed)           0.094     1.701    U_UART/U_TxD/tx_data_reg_reg_n_0_[0]
    SLICE_X5Y28          LUT3 (Prop_lut3_I2_O)        0.045     1.746 r  U_UART/U_TxD/tx_reg_i_1/O
                         net (fo=1, routed)           0.000     1.746    U_UART/U_TxD/tx_next
    SLICE_X5Y28          FDPE                                         r  U_UART/U_TxD/tx_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.852     1.979    U_UART/U_TxD/CLK
    SLICE_X5Y28          FDPE                                         r  U_UART/U_TxD/tx_reg_reg/C
                         clock pessimism             -0.499     1.480    
    SLICE_X5Y28          FDPE (Hold_fdpe_C_D)         0.092     1.572    U_UART/U_TxD/tx_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.746    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 U_UART/U_RxD/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART/U_RxD/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.189ns (56.851%)  route 0.143ns (43.149%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.586     1.469    U_UART/U_RxD/CLK
    SLICE_X3Y29          FDCE                                         r  U_UART/U_RxD/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y29          FDCE (Prop_fdce_C_Q)         0.141     1.610 r  U_UART/U_RxD/FSM_sequential_state_reg[1]/Q
                         net (fo=16, routed)          0.143     1.754    U_UART/U_RxD/state[1]
    SLICE_X2Y29          LUT5 (Prop_lut5_I4_O)        0.048     1.802 r  U_UART/U_RxD/FSM_sequential_state[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.802    U_UART/U_RxD/FSM_sequential_state[0]_i_1__0_n_0
    SLICE_X2Y29          FDCE                                         r  U_UART/U_RxD/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.855     1.982    U_UART/U_RxD/CLK
    SLICE_X2Y29          FDCE                                         r  U_UART/U_RxD/FSM_sequential_state_reg[0]/C
                         clock pessimism             -0.500     1.482    
    SLICE_X2Y29          FDCE (Hold_fdce_C_D)         0.133     1.615    U_UART/U_RxD/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 U_BTN_Tx2/Q_reg_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_BTN_Tx2/Q_reg_reg[36]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.204%)  route 0.129ns (47.796%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.586     1.469    U_BTN_Tx2/CLK
    SLICE_X0Y29          FDRE                                         r  U_BTN_Tx2/Q_reg_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y29          FDRE (Prop_fdre_C_Q)         0.141     1.610 r  U_BTN_Tx2/Q_reg_reg[35]/Q
                         net (fo=2, routed)           0.129     1.739    U_BTN_Tx2/Q_next__0[36]
    SLICE_X1Y29          FDRE                                         r  U_BTN_Tx2/Q_reg_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.855     1.982    U_BTN_Tx2/CLK
    SLICE_X1Y29          FDRE                                         r  U_BTN_Tx2/Q_reg_reg[36]/C
                         clock pessimism             -0.500     1.482    
    SLICE_X1Y29          FDRE (Hold_fdre_C_D)         0.070     1.552    U_BTN_Tx2/Q_reg_reg[36]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.739    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 U_BTN_Tx/Q_reg_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_BTN_Tx/Q_reg_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.141ns (56.618%)  route 0.108ns (43.382%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.587     1.470    U_BTN_Tx/CLK
    SLICE_X4Y32          FDRE                                         r  U_BTN_Tx/Q_reg_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y32          FDRE (Prop_fdre_C_Q)         0.141     1.611 r  U_BTN_Tx/Q_reg_reg[28]/Q
                         net (fo=2, routed)           0.108     1.719    U_BTN_Tx/Q_next[29]
    SLICE_X7Y32          FDRE                                         r  U_BTN_Tx/Q_reg_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.856     1.983    U_BTN_Tx/CLK
    SLICE_X7Y32          FDRE                                         r  U_BTN_Tx/Q_reg_reg[29]/C
                         clock pessimism             -0.499     1.484    
    SLICE_X7Y32          FDRE (Hold_fdre_C_D)         0.046     1.530    U_BTN_Tx/Q_reg_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.530    
                         arrival time                           1.719    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 U_BTN_Tx/Q_reg_reg[60]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_BTN_Tx/Q_reg_reg[61]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.559%)  route 0.127ns (47.441%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.584     1.467    U_BTN_Tx/CLK
    SLICE_X7Y29          FDRE                                         r  U_BTN_Tx/Q_reg_reg[60]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y29          FDRE (Prop_fdre_C_Q)         0.141     1.608 r  U_BTN_Tx/Q_reg_reg[60]/Q
                         net (fo=2, routed)           0.127     1.735    U_BTN_Tx/Q_next[61]
    SLICE_X6Y29          FDRE                                         r  U_BTN_Tx/Q_reg_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.853     1.980    U_BTN_Tx/CLK
    SLICE_X6Y29          FDRE                                         r  U_BTN_Tx/Q_reg_reg[61]/C
                         clock pessimism             -0.500     1.480    
    SLICE_X6Y29          FDRE (Hold_fdre_C_D)         0.060     1.540    U_BTN_Tx/Q_reg_reg[61]
  -------------------------------------------------------------------
                         required time                         -1.540    
                         arrival time                           1.735    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 U_BTN_Tx/Q_reg_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_BTN_Tx/Q_reg_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (52.114%)  route 0.130ns (47.886%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.588     1.471    U_BTN_Tx/CLK
    SLICE_X4Y33          FDRE                                         r  U_BTN_Tx/Q_reg_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y33          FDRE (Prop_fdre_C_Q)         0.141     1.612 r  U_BTN_Tx/Q_reg_reg[20]/Q
                         net (fo=2, routed)           0.130     1.742    U_BTN_Tx/Q_next[21]
    SLICE_X4Y33          FDRE                                         r  U_BTN_Tx/Q_reg_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.857     1.984    U_BTN_Tx/CLK
    SLICE_X4Y33          FDRE                                         r  U_BTN_Tx/Q_reg_reg[21]/C
                         clock pessimism             -0.513     1.471    
    SLICE_X4Y33          FDRE (Hold_fdre_C_D)         0.075     1.546    U_BTN_Tx/Q_reg_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.742    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 U_BTN_Tx2/Q_reg_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_BTN_Tx2/Q_reg_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (52.114%)  route 0.130ns (47.886%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.588     1.471    U_BTN_Tx2/CLK
    SLICE_X0Y31          FDRE                                         r  U_BTN_Tx2/Q_reg_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y31          FDRE (Prop_fdre_C_Q)         0.141     1.612 r  U_BTN_Tx2/Q_reg_reg[26]/Q
                         net (fo=2, routed)           0.130     1.742    U_BTN_Tx2/Q_next__0[27]
    SLICE_X0Y31          FDRE                                         r  U_BTN_Tx2/Q_reg_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.857     1.984    U_BTN_Tx2/CLK
    SLICE_X0Y31          FDRE                                         r  U_BTN_Tx2/Q_reg_reg[27]/C
                         clock pessimism             -0.513     1.471    
    SLICE_X0Y31          FDRE (Hold_fdre_C_D)         0.075     1.546    U_BTN_Tx2/Q_reg_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.742    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 U_BTN_Tx2/Q_reg_reg[54]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_BTN_Tx2/Q_reg_reg[55]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.559%)  route 0.127ns (47.441%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.589     1.472    U_BTN_Tx2/CLK
    SLICE_X3Y32          FDRE                                         r  U_BTN_Tx2/Q_reg_reg[54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y32          FDRE (Prop_fdre_C_Q)         0.141     1.613 r  U_BTN_Tx2/Q_reg_reg[54]/Q
                         net (fo=2, routed)           0.127     1.740    U_BTN_Tx2/Q_next__0[55]
    SLICE_X2Y32          FDRE                                         r  U_BTN_Tx2/Q_reg_reg[55]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.858     1.985    U_BTN_Tx2/CLK
    SLICE_X2Y32          FDRE                                         r  U_BTN_Tx2/Q_reg_reg[55]/C
                         clock pessimism             -0.500     1.485    
    SLICE_X2Y32          FDRE (Hold_fdre_C_D)         0.059     1.544    U_BTN_Tx2/Q_reg_reg[55]
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.740    
  -------------------------------------------------------------------
                         slack                                  0.196    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y29    U_BTN_Tx/Q_reg_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y33    U_BTN_Tx/Q_reg_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y33    U_BTN_Tx/Q_reg_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y33    U_BTN_Tx/Q_reg_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y33    U_BTN_Tx/Q_reg_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y33    U_BTN_Tx/Q_reg_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y33    U_BTN_Tx/Q_reg_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y33    U_BTN_Tx/Q_reg_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y33    U_BTN_Tx/Q_reg_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y29    U_BTN_Tx/Q_reg_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y33    U_BTN_Tx/Q_reg_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y33    U_BTN_Tx/Q_reg_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y33    U_BTN_Tx/Q_reg_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y33    U_BTN_Tx/Q_reg_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y33    U_BTN_Tx/Q_reg_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y33    U_BTN_Tx/Q_reg_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y33    U_BTN_Tx/Q_reg_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y33    U_BTN_Tx/Q_reg_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y33    U_BTN_Tx/Q_reg_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y32    U_BTN_Tx2/Q_reg_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y33    U_BTN_Tx2/Q_reg_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y33    U_BTN_Tx2/Q_reg_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y33    U_BTN_Tx2/Q_reg_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y33    U_BTN_Tx2/Q_reg_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y33    U_BTN_Tx2/Q_reg_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y33    U_BTN_Tx2/Q_reg_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y33    U_BTN_Tx2/Q_reg_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y33    U_BTN_Tx2/Q_reg_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y33    U_BTN_Tx2/Q_reg_reg[16]/C



