%CMF
# %PSECTS Section
# For each object file, details of its psects are enumerated here.
# The begining of the section is indicated by %PSECTS.  The first
# line indicates the name of the first object file, e.g.
#    $foo.obj
# Each line that follows describes a psect in that object file, until
# the next object file.  The lines that describe a psect have the
# format:
#    <psect name> <class name> <space> <link address> <load addresses> <length> <delta>
# All addresses and the length are given in unqualified hexadecimal
# in delta units.  Any other numeric values are decimal.
%PSECTS
$dist/default/debug\Clock.X.debug.o
cinit CODE 0 15C0 15C0 3E 1
idloc IDLOC 5 200000 200000 10 1
text0 CODE 0 14A8 14A8 4E 1
text1 CODE 0 19C8 19C8 4 1
text2 CODE 0 19CC 19CC 4 1
text3 CODE 0 18B0 18B0 16 1
text4 CODE 0 187E 187E 1A 1
text5 CODE 0 126C 126C 7C 1
text6 CODE 0 17A8 17A8 22 1
text7 CODE 0 1364 1364 76 1
text8 CODE 0 1916 1916 E 1
text9 CODE 0 FF0 FF0 B2 1
text10 CODE 0 180E 180E 1C 1
text11 CODE 0 1148 1148 A0 1
text12 CODE 0 17CA 17CA 22 1
text13 CODE 0 195E 195E 8 1
text14 CODE 0 157E 157E 42 1
text15 CODE 0 182A 182A 1C 1
text16 CODE 0 1904 1904 12 1
text17 CODE 0 1444 1444 64 1
text18 CODE 0 13DA 13DA 6A 1
text19 CODE 0 1940 1940 A 1
text20 CODE 0 1966 1966 8 1
text21 CODE 0 196E 196E 8 1
text22 CODE 0 1976 1976 8 1
text23 CODE 0 197E 197E 8 1
text24 CODE 0 1986 1986 8 1
text25 CODE 0 198E 198E 8 1
text26 CODE 0 1996 1996 8 1
text27 CODE 0 194A 194A A 1
text28 CODE 0 10A2 10A2 A6 1
text29 CODE 0 E74 E74 C4 1
text30 CODE 0 1924 1924 E 1
text31 CODE 0 1932 1932 E 1
text32 CODE 0 1954 1954 A 1
text33 CODE 0 12E8 12E8 7C 1
text34 CODE 0 19A6 19A6 6 1
text35 CODE 0 18DC 18DC 14 1
text36 CODE 0 199E 199E 8 1
text37 CODE 0 19AC 19AC 6 1
text38 CODE 0 19D0 19D0 4 1
text39 CODE 0 19B2 19B2 6 1
text40 CODE 0 19D4 19D4 4 1
text41 CODE 0 19D8 19D8 4 1
text42 CODE 0 19DC 19DC 4 1
text43 CODE 0 14F6 14F6 44 1
text44 CODE 0 15FE 15FE 30 1
text45 CODE 0 162E 162E 30 1
text46 CODE 0 165E 165E 30 1
text47 CODE 0 153A 153A 44 1
text48 CODE 0 168E 168E 30 1
text49 CODE 0 16BE 16BE 30 1
text50 CODE 0 16EE 16EE 30 1
text51 CODE 0 171E 171E 30 1
text52 CODE 0 174E 174E 30 1
text53 CODE 0 1846 1846 1C 1
text54 CODE 0 11E8 11E8 84 1
text55 CODE 0 17EC 17EC 22 1
text56 CODE 0 19E0 19E0 4 1
text57 CODE 0 19E4 19E4 4 1
text58 CODE 0 19E8 19E8 4 1
text59 CODE 0 177E 177E 2A 1
text60 CODE 0 19B8 19B8 6 1
text61 CODE 0 19EC 19EC 4 1
text62 CODE 0 19BE 19BE 6 1
text63 CODE 0 18C6 18C6 16 1
text64 CODE 0 1862 1862 1C 1
text65 CODE 0 F38 F38 B8 1
text66 CODE 0 1898 1898 18 1
text67 CODE 0 18F0 18F0 14 1
idataCOMRAM CODE 0 19C4 19C4 4 1
cstackCOMRAM COMRAM 1 3F 3F 1B 1
bssBANK0 BANK0 1 60 60 82 1
smallconst SMALLCONST 0 E00 E00 74 1
dataCOMRAM COMRAM 1 5A 5A 4 1
bssCOMRAM COMRAM 1 1 1 3E 1
config CONFIG 4 300000 300000 C 1
$C:\Users\swern\AppData\Local\Temp\sfbg.o
idloc IDLOC 5 200000 200000 10 1
init CODE 0 0 0 4 1
config CONFIG 4 300000 300000 C 1
# %UNUSED Section
# This section enumerates the unused ranges of each CLASS. Each entry
# is described on a single line as follows:
#    <class name> <range> <delta>
# Addresses given in the range are in hexadecimal and units of delta.
%UNUSED
RAM E2-DE9 1
SFR DEF-FFF 1
BANK0 E2-FF 1
BANK1 100-1FF 1
BANK2 200-2FF 1
BANK3 300-3FF 1
BANK4 400-4FF 1
BANK5 500-5FF 1
BANK6 600-6FF 1
BANK7 700-7FF 1
BANK8 800-8FF 1
BANK9 900-9FF 1
CONST 4-DFF 1
CONST 19F0-1FFFF 1
STACK E2-DE9 1
SMALLCONST 19F0-1FFFF 1
CODE 4-DFF 1
CODE 19F0-1FFFF 1
BANK10 A00-AFF 1
BANK11 B00-BFF 1
BANK12 C00-CFF 1
BANK13 D00-DE9 1
BIGRAM 5E-5F 1
BIGRAM E2-DE9 1
COMRAM 5E-5F 1
EEDATA 310000-3103FF 1
MEDIUMCONST 19F0-FFFF 1
MEDIUMCONST 10E00-1FFFF 1
# %LINETAB Section
# This section enumerates the file/line to address mappings.
# The beginning of the section is indicated by %LINETAB.
# The first line indicates the name of the first object file, e.g.
#   $foo.obj
# Each line that follows describes a single mapping until the next
# object file.  Mappings have the following format:
#    <address> <psect name> <class name> ><line number>:<file name>
# The address is absolute and given given in unqualified hex 
# in delta units of the psect. All mappings within an object file
# are in ascending order of addresses.
# All other numeric values are in decimal.
%LINETAB
$dist/default/debug\Clock.X.debug.o
18F0 text67 CODE >167:C:\Users\swern\MPLABXProjects\Clock.X\mcc_generated_files/i2c1_master.c
18F0 text67 CODE >169:C:\Users\swern\MPLABXProjects\Clock.X\mcc_generated_files/i2c1_master.c
18F4 text67 CODE >170:C:\Users\swern\MPLABXProjects\Clock.X\mcc_generated_files/i2c1_master.c
18F8 text67 CODE >171:C:\Users\swern\MPLABXProjects\Clock.X\mcc_generated_files/i2c1_master.c
18FC text67 CODE >172:C:\Users\swern\MPLABXProjects\Clock.X\mcc_generated_files/i2c1_master.c
1900 text67 CODE >173:C:\Users\swern\MPLABXProjects\Clock.X\mcc_generated_files/i2c1_master.c
1902 text67 CODE >174:C:\Users\swern\MPLABXProjects\Clock.X\mcc_generated_files/i2c1_master.c
1898 text66 CODE >60:C:\Users\swern\MPLABXProjects\Clock.X\mcc_generated_files/mcc.c
1898 text66 CODE >63:C:\Users\swern\MPLABXProjects\Clock.X\mcc_generated_files/mcc.c
189E text66 CODE >65:C:\Users\swern\MPLABXProjects\Clock.X\mcc_generated_files/mcc.c
18A2 text66 CODE >67:C:\Users\swern\MPLABXProjects\Clock.X\mcc_generated_files/mcc.c
18A6 text66 CODE >69:C:\Users\swern\MPLABXProjects\Clock.X\mcc_generated_files/mcc.c
18AA text66 CODE >71:C:\Users\swern\MPLABXProjects\Clock.X\mcc_generated_files/mcc.c
18AE text66 CODE >72:C:\Users\swern\MPLABXProjects\Clock.X\mcc_generated_files/mcc.c
F38 text65 CODE >55:C:\Users\swern\MPLABXProjects\Clock.X\mcc_generated_files/pin_manager.c
F38 text65 CODE >60:C:\Users\swern\MPLABXProjects\Clock.X\mcc_generated_files/pin_manager.c
F3C text65 CODE >61:C:\Users\swern\MPLABXProjects\Clock.X\mcc_generated_files/pin_manager.c
F40 text65 CODE >62:C:\Users\swern\MPLABXProjects\Clock.X\mcc_generated_files/pin_manager.c
F44 text65 CODE >63:C:\Users\swern\MPLABXProjects\Clock.X\mcc_generated_files/pin_manager.c
F48 text65 CODE >64:C:\Users\swern\MPLABXProjects\Clock.X\mcc_generated_files/pin_manager.c
F4C text65 CODE >65:C:\Users\swern\MPLABXProjects\Clock.X\mcc_generated_files/pin_manager.c
F50 text65 CODE >66:C:\Users\swern\MPLABXProjects\Clock.X\mcc_generated_files/pin_manager.c
F54 text65 CODE >67:C:\Users\swern\MPLABXProjects\Clock.X\mcc_generated_files/pin_manager.c
F58 text65 CODE >72:C:\Users\swern\MPLABXProjects\Clock.X\mcc_generated_files/pin_manager.c
F5A text65 CODE >73:C:\Users\swern\MPLABXProjects\Clock.X\mcc_generated_files/pin_manager.c
F5C text65 CODE >74:C:\Users\swern\MPLABXProjects\Clock.X\mcc_generated_files/pin_manager.c
F5E text65 CODE >75:C:\Users\swern\MPLABXProjects\Clock.X\mcc_generated_files/pin_manager.c
F62 text65 CODE >76:C:\Users\swern\MPLABXProjects\Clock.X\mcc_generated_files/pin_manager.c
F64 text65 CODE >77:C:\Users\swern\MPLABXProjects\Clock.X\mcc_generated_files/pin_manager.c
F68 text65 CODE >78:C:\Users\swern\MPLABXProjects\Clock.X\mcc_generated_files/pin_manager.c
F6A text65 CODE >79:C:\Users\swern\MPLABXProjects\Clock.X\mcc_generated_files/pin_manager.c
F6E text65 CODE >84:C:\Users\swern\MPLABXProjects\Clock.X\mcc_generated_files/pin_manager.c
F74 text65 CODE >85:C:\Users\swern\MPLABXProjects\Clock.X\mcc_generated_files/pin_manager.c
F76 text65 CODE >86:C:\Users\swern\MPLABXProjects\Clock.X\mcc_generated_files/pin_manager.c
F78 text65 CODE >87:C:\Users\swern\MPLABXProjects\Clock.X\mcc_generated_files/pin_manager.c
F7A text65 CODE >88:C:\Users\swern\MPLABXProjects\Clock.X\mcc_generated_files/pin_manager.c
F7C text65 CODE >89:C:\Users\swern\MPLABXProjects\Clock.X\mcc_generated_files/pin_manager.c
F7E text65 CODE >94:C:\Users\swern\MPLABXProjects\Clock.X\mcc_generated_files/pin_manager.c
F82 text65 CODE >95:C:\Users\swern\MPLABXProjects\Clock.X\mcc_generated_files/pin_manager.c
F86 text65 CODE >96:C:\Users\swern\MPLABXProjects\Clock.X\mcc_generated_files/pin_manager.c
F8A text65 CODE >97:C:\Users\swern\MPLABXProjects\Clock.X\mcc_generated_files/pin_manager.c
F8E text65 CODE >98:C:\Users\swern\MPLABXProjects\Clock.X\mcc_generated_files/pin_manager.c
F92 text65 CODE >99:C:\Users\swern\MPLABXProjects\Clock.X\mcc_generated_files/pin_manager.c
F96 text65 CODE >100:C:\Users\swern\MPLABXProjects\Clock.X\mcc_generated_files/pin_manager.c
F9A text65 CODE >101:C:\Users\swern\MPLABXProjects\Clock.X\mcc_generated_files/pin_manager.c
F9E text65 CODE >106:C:\Users\swern\MPLABXProjects\Clock.X\mcc_generated_files/pin_manager.c
FA2 text65 CODE >107:C:\Users\swern\MPLABXProjects\Clock.X\mcc_generated_files/pin_manager.c
FA6 text65 CODE >108:C:\Users\swern\MPLABXProjects\Clock.X\mcc_generated_files/pin_manager.c
FAA text65 CODE >109:C:\Users\swern\MPLABXProjects\Clock.X\mcc_generated_files/pin_manager.c
FAE text65 CODE >110:C:\Users\swern\MPLABXProjects\Clock.X\mcc_generated_files/pin_manager.c
FB2 text65 CODE >111:C:\Users\swern\MPLABXProjects\Clock.X\mcc_generated_files/pin_manager.c
FB6 text65 CODE >112:C:\Users\swern\MPLABXProjects\Clock.X\mcc_generated_files/pin_manager.c
FBA text65 CODE >113:C:\Users\swern\MPLABXProjects\Clock.X\mcc_generated_files/pin_manager.c
FBE text65 CODE >118:C:\Users\swern\MPLABXProjects\Clock.X\mcc_generated_files/pin_manager.c
FC0 text65 CODE >119:C:\Users\swern\MPLABXProjects\Clock.X\mcc_generated_files/pin_manager.c
FC2 text65 CODE >120:C:\Users\swern\MPLABXProjects\Clock.X\mcc_generated_files/pin_manager.c
FC4 text65 CODE >121:C:\Users\swern\MPLABXProjects\Clock.X\mcc_generated_files/pin_manager.c
FC6 text65 CODE >122:C:\Users\swern\MPLABXProjects\Clock.X\mcc_generated_files/pin_manager.c
FC8 text65 CODE >123:C:\Users\swern\MPLABXProjects\Clock.X\mcc_generated_files/pin_manager.c
FCA text65 CODE >124:C:\Users\swern\MPLABXProjects\Clock.X\mcc_generated_files/pin_manager.c
FCC text65 CODE >125:C:\Users\swern\MPLABXProjects\Clock.X\mcc_generated_files/pin_manager.c
FCE text65 CODE >130:C:\Users\swern\MPLABXProjects\Clock.X\mcc_generated_files/pin_manager.c
FD0 text65 CODE >131:C:\Users\swern\MPLABXProjects\Clock.X\mcc_generated_files/pin_manager.c
FD2 text65 CODE >132:C:\Users\swern\MPLABXProjects\Clock.X\mcc_generated_files/pin_manager.c
FD4 text65 CODE >133:C:\Users\swern\MPLABXProjects\Clock.X\mcc_generated_files/pin_manager.c
FD6 text65 CODE >134:C:\Users\swern\MPLABXProjects\Clock.X\mcc_generated_files/pin_manager.c
FD8 text65 CODE >135:C:\Users\swern\MPLABXProjects\Clock.X\mcc_generated_files/pin_manager.c
FDA text65 CODE >136:C:\Users\swern\MPLABXProjects\Clock.X\mcc_generated_files/pin_manager.c
FDC text65 CODE >137:C:\Users\swern\MPLABXProjects\Clock.X\mcc_generated_files/pin_manager.c
FDE text65 CODE >146:C:\Users\swern\MPLABXProjects\Clock.X\mcc_generated_files/pin_manager.c
FE2 text65 CODE >147:C:\Users\swern\MPLABXProjects\Clock.X\mcc_generated_files/pin_manager.c
FE6 text65 CODE >148:C:\Users\swern\MPLABXProjects\Clock.X\mcc_generated_files/pin_manager.c
FEA text65 CODE >149:C:\Users\swern\MPLABXProjects\Clock.X\mcc_generated_files/pin_manager.c
FEE text65 CODE >150:C:\Users\swern\MPLABXProjects\Clock.X\mcc_generated_files/pin_manager.c
1862 text64 CODE >74:C:\Users\swern\MPLABXProjects\Clock.X\mcc_generated_files/mcc.c
1862 text64 CODE >77:C:\Users\swern\MPLABXProjects\Clock.X\mcc_generated_files/mcc.c
1868 text64 CODE >79:C:\Users\swern\MPLABXProjects\Clock.X\mcc_generated_files/mcc.c
186C text64 CODE >81:C:\Users\swern\MPLABXProjects\Clock.X\mcc_generated_files/mcc.c
1870 text64 CODE >83:C:\Users\swern\MPLABXProjects\Clock.X\mcc_generated_files/mcc.c
1874 text64 CODE >85:C:\Users\swern\MPLABXProjects\Clock.X\mcc_generated_files/mcc.c
1878 text64 CODE >87:C:\Users\swern\MPLABXProjects\Clock.X\mcc_generated_files/mcc.c
187C text64 CODE >88:C:\Users\swern\MPLABXProjects\Clock.X\mcc_generated_files/mcc.c
18C6 text63 CODE >60:C:\Users\swern\MPLABXProjects\Clock.X\mcc_generated_files/tmr0.c
18C6 text63 CODE >65:C:\Users\swern\MPLABXProjects\Clock.X\mcc_generated_files/tmr0.c
18CA text63 CODE >68:C:\Users\swern\MPLABXProjects\Clock.X\mcc_generated_files/tmr0.c
18CE text63 CODE >71:C:\Users\swern\MPLABXProjects\Clock.X\mcc_generated_files/tmr0.c
18D2 text63 CODE >74:C:\Users\swern\MPLABXProjects\Clock.X\mcc_generated_files/tmr0.c
18D6 text63 CODE >77:C:\Users\swern\MPLABXProjects\Clock.X\mcc_generated_files/tmr0.c
18DA text63 CODE >78:C:\Users\swern\MPLABXProjects\Clock.X\mcc_generated_files/tmr0.c
19BE text62 CODE >640:C:\Users\swern\MPLABXProjects\Clock.X\mcc_generated_files/i2c1_master.c
19BE text62 CODE >642:C:\Users\swern\MPLABXProjects\Clock.X\mcc_generated_files/i2c1_master.c
19C2 text62 CODE >643:C:\Users\swern\MPLABXProjects\Clock.X\mcc_generated_files/i2c1_master.c
19EC text61 CODE >557:C:\Users\swern\MPLABXProjects\Clock.X\mcc_generated_files/i2c1_master.c
19EC text61 CODE >560:C:\Users\swern\MPLABXProjects\Clock.X\mcc_generated_files/i2c1_master.c
19EE text61 CODE >561:C:\Users\swern\MPLABXProjects\Clock.X\mcc_generated_files/i2c1_master.c
19B8 text60 CODE >635:C:\Users\swern\MPLABXProjects\Clock.X\mcc_generated_files/i2c1_master.c
19B8 text60 CODE >637:C:\Users\swern\MPLABXProjects\Clock.X\mcc_generated_files/i2c1_master.c
19BC text60 CODE >638:C:\Users\swern\MPLABXProjects\Clock.X\mcc_generated_files/i2c1_master.c
177E text59 CODE >209:C:\Users\swern\MPLABXProjects\Clock.X\mcc_generated_files/i2c1_master.c
177E text59 CODE >211:C:\Users\swern\MPLABXProjects\Clock.X\mcc_generated_files/i2c1_master.c
1782 text59 CODE >212:C:\Users\swern\MPLABXProjects\Clock.X\mcc_generated_files/i2c1_master.c
1790 text59 CODE >214:C:\Users\swern\MPLABXProjects\Clock.X\mcc_generated_files/i2c1_master.c
1792 text59 CODE >215:C:\Users\swern\MPLABXProjects\Clock.X\mcc_generated_files/i2c1_master.c
1794 text59 CODE >216:C:\Users\swern\MPLABXProjects\Clock.X\mcc_generated_files/i2c1_master.c
1798 text59 CODE >217:C:\Users\swern\MPLABXProjects\Clock.X\mcc_generated_files/i2c1_master.c
179C text59 CODE >218:C:\Users\swern\MPLABXProjects\Clock.X\mcc_generated_files/i2c1_master.c
17A0 text59 CODE >219:C:\Users\swern\MPLABXProjects\Clock.X\mcc_generated_files/i2c1_master.c
17A4 text59 CODE >221:C:\Users\swern\MPLABXProjects\Clock.X\mcc_generated_files/i2c1_master.c
17A6 text59 CODE >222:C:\Users\swern\MPLABXProjects\Clock.X\mcc_generated_files/i2c1_master.c
19E8 text58 CODE >588:C:\Users\swern\MPLABXProjects\Clock.X\mcc_generated_files/i2c1_master.c
19E8 text58 CODE >590:C:\Users\swern\MPLABXProjects\Clock.X\mcc_generated_files/i2c1_master.c
19EA text58 CODE >591:C:\Users\swern\MPLABXProjects\Clock.X\mcc_generated_files/i2c1_master.c
19E4 text57 CODE >573:C:\Users\swern\MPLABXProjects\Clock.X\mcc_generated_files/i2c1_master.c
19E4 text57 CODE >575:C:\Users\swern\MPLABXProjects\Clock.X\mcc_generated_files/i2c1_master.c
19E6 text57 CODE >576:C:\Users\swern\MPLABXProjects\Clock.X\mcc_generated_files/i2c1_master.c
19E0 text56 CODE >593:C:\Users\swern\MPLABXProjects\Clock.X\mcc_generated_files/i2c1_master.c
19E0 text56 CODE >595:C:\Users\swern\MPLABXProjects\Clock.X\mcc_generated_files/i2c1_master.c
19E2 text56 CODE >596:C:\Users\swern\MPLABXProjects\Clock.X\mcc_generated_files/i2c1_master.c
17EC text55 CODE >263:C:\Users\swern\MPLABXProjects\Clock.X\mcc_generated_files/i2c1_master.c
17EC text55 CODE >265:C:\Users\swern\MPLABXProjects\Clock.X\mcc_generated_files/i2c1_master.c
17FA text55 CODE >267:C:\Users\swern\MPLABXProjects\Clock.X\mcc_generated_files/i2c1_master.c
1802 text55 CODE >268:C:\Users\swern\MPLABXProjects\Clock.X\mcc_generated_files/i2c1_master.c
180A text55 CODE >269:C:\Users\swern\MPLABXProjects\Clock.X\mcc_generated_files/i2c1_master.c
180C text55 CODE >271:C:\Users\swern\MPLABXProjects\Clock.X\mcc_generated_files/i2c1_master.c
11E8 text54 CODE >298:C:\Users\swern\MPLABXProjects\Clock.X\mcc_generated_files/i2c1_master.c
11EA text54 CODE >300:C:\Users\swern\MPLABXProjects\Clock.X\mcc_generated_files/i2c1_master.c
11FE text54 CODE >302:C:\Users\swern\MPLABXProjects\Clock.X\mcc_generated_files/i2c1_master.c
121A text54 CODE >303:C:\Users\swern\MPLABXProjects\Clock.X\mcc_generated_files/i2c1_master.c
1232 text54 CODE >304:C:\Users\swern\MPLABXProjects\Clock.X\mcc_generated_files/i2c1_master.c
1236 text54 CODE >307:C:\Users\swern\MPLABXProjects\Clock.X\mcc_generated_files/i2c1_master.c
1252 text54 CODE >308:C:\Users\swern\MPLABXProjects\Clock.X\mcc_generated_files/i2c1_master.c
126A text54 CODE >310:C:\Users\swern\MPLABXProjects\Clock.X\mcc_generated_files/i2c1_master.c
1846 text53 CODE >273:C:\Users\swern\MPLABXProjects\Clock.X\mcc_generated_files/i2c1_master.c
1846 text53 CODE >275:C:\Users\swern\MPLABXProjects\Clock.X\mcc_generated_files/i2c1_master.c
1860 text53 CODE >276:C:\Users\swern\MPLABXProjects\Clock.X\mcc_generated_files/i2c1_master.c
174E text52 CODE >163:C:\Users\swern\MPLABXProjects\Clock.X\mcc_generated_files/examples/i2c1_master_example.c
174E text52 CODE >165:C:\Users\swern\MPLABXProjects\Clock.X\mcc_generated_files/examples/i2c1_master_example.c
1762 text52 CODE >166:C:\Users\swern\MPLABXProjects\Clock.X\mcc_generated_files/examples/i2c1_master_example.c
177A text52 CODE >167:C:\Users\swern\MPLABXProjects\Clock.X\mcc_generated_files/examples/i2c1_master_example.c
177C text52 CODE >168:C:\Users\swern\MPLABXProjects\Clock.X\mcc_generated_files/examples/i2c1_master_example.c
171E text51 CODE >34:C:\Users\swern\MPLABXProjects\Clock.X\mcc_generated_files/drivers/i2c_simple_master.c
171E text51 CODE >36:C:\Users\swern\MPLABXProjects\Clock.X\mcc_generated_files/drivers/i2c_simple_master.c
1732 text51 CODE >37:C:\Users\swern\MPLABXProjects\Clock.X\mcc_generated_files/drivers/i2c_simple_master.c
174A text51 CODE >38:C:\Users\swern\MPLABXProjects\Clock.X\mcc_generated_files/drivers/i2c_simple_master.c
174C text51 CODE >39:C:\Users\swern\MPLABXProjects\Clock.X\mcc_generated_files/drivers/i2c_simple_master.c
16EE text50 CODE >81:C:\Users\swern\MPLABXProjects\Clock.X\mcc_generated_files/drivers/i2c_simple_master.c
16EE text50 CODE >83:C:\Users\swern\MPLABXProjects\Clock.X\mcc_generated_files/drivers/i2c_simple_master.c
1702 text50 CODE >84:C:\Users\swern\MPLABXProjects\Clock.X\mcc_generated_files/drivers/i2c_simple_master.c
171A text50 CODE >85:C:\Users\swern\MPLABXProjects\Clock.X\mcc_generated_files/drivers/i2c_simple_master.c
171C text50 CODE >86:C:\Users\swern\MPLABXProjects\Clock.X\mcc_generated_files/drivers/i2c_simple_master.c
16BE text49 CODE >119:C:\Users\swern\MPLABXProjects\Clock.X\mcc_generated_files/drivers/i2c_simple_master.c
16BE text49 CODE >121:C:\Users\swern\MPLABXProjects\Clock.X\mcc_generated_files/drivers/i2c_simple_master.c
16D2 text49 CODE >122:C:\Users\swern\MPLABXProjects\Clock.X\mcc_generated_files/drivers/i2c_simple_master.c
16EA text49 CODE >123:C:\Users\swern\MPLABXProjects\Clock.X\mcc_generated_files/drivers/i2c_simple_master.c
16EC text49 CODE >124:C:\Users\swern\MPLABXProjects\Clock.X\mcc_generated_files/drivers/i2c_simple_master.c
168E text48 CODE >151:C:\Users\swern\MPLABXProjects\Clock.X\mcc_generated_files/drivers/i2c_simple_master.c
168E text48 CODE >153:C:\Users\swern\MPLABXProjects\Clock.X\mcc_generated_files/drivers/i2c_simple_master.c
16A2 text48 CODE >154:C:\Users\swern\MPLABXProjects\Clock.X\mcc_generated_files/drivers/i2c_simple_master.c
16BA text48 CODE >155:C:\Users\swern\MPLABXProjects\Clock.X\mcc_generated_files/drivers/i2c_simple_master.c
16BC text48 CODE >156:C:\Users\swern\MPLABXProjects\Clock.X\mcc_generated_files/drivers/i2c_simple_master.c
153A text47 CODE >185:C:\Users\swern\MPLABXProjects\Clock.X\mcc_generated_files/drivers/i2c_simple_master.c
153A text47 CODE >187:C:\Users\swern\MPLABXProjects\Clock.X\mcc_generated_files/drivers/i2c_simple_master.c
1562 text47 CODE >188:C:\Users\swern\MPLABXProjects\Clock.X\mcc_generated_files/drivers/i2c_simple_master.c
157A text47 CODE >189:C:\Users\swern\MPLABXProjects\Clock.X\mcc_generated_files/drivers/i2c_simple_master.c
157C text47 CODE >190:C:\Users\swern\MPLABXProjects\Clock.X\mcc_generated_files/drivers/i2c_simple_master.c
165E text46 CODE >142:C:\Users\swern\MPLABXProjects\Clock.X\mcc_generated_files/examples/i2c1_master_example.c
165E text46 CODE >144:C:\Users\swern\MPLABXProjects\Clock.X\mcc_generated_files/examples/i2c1_master_example.c
1672 text46 CODE >145:C:\Users\swern\MPLABXProjects\Clock.X\mcc_generated_files/examples/i2c1_master_example.c
168A text46 CODE >146:C:\Users\swern\MPLABXProjects\Clock.X\mcc_generated_files/examples/i2c1_master_example.c
168C text46 CODE >147:C:\Users\swern\MPLABXProjects\Clock.X\mcc_generated_files/examples/i2c1_master_example.c
162E text45 CODE >149:C:\Users\swern\MPLABXProjects\Clock.X\mcc_generated_files/examples/i2c1_master_example.c
162E text45 CODE >151:C:\Users\swern\MPLABXProjects\Clock.X\mcc_generated_files/examples/i2c1_master_example.c
1642 text45 CODE >152:C:\Users\swern\MPLABXProjects\Clock.X\mcc_generated_files/examples/i2c1_master_example.c
165A text45 CODE >153:C:\Users\swern\MPLABXProjects\Clock.X\mcc_generated_files/examples/i2c1_master_example.c
165C text45 CODE >154:C:\Users\swern\MPLABXProjects\Clock.X\mcc_generated_files/examples/i2c1_master_example.c
15FE text44 CODE >156:C:\Users\swern\MPLABXProjects\Clock.X\mcc_generated_files/examples/i2c1_master_example.c
15FE text44 CODE >158:C:\Users\swern\MPLABXProjects\Clock.X\mcc_generated_files/examples/i2c1_master_example.c
1612 text44 CODE >159:C:\Users\swern\MPLABXProjects\Clock.X\mcc_generated_files/examples/i2c1_master_example.c
162A text44 CODE >160:C:\Users\swern\MPLABXProjects\Clock.X\mcc_generated_files/examples/i2c1_master_example.c
162C text44 CODE >161:C:\Users\swern\MPLABXProjects\Clock.X\mcc_generated_files/examples/i2c1_master_example.c
14F6 text43 CODE >170:C:\Users\swern\MPLABXProjects\Clock.X\mcc_generated_files/examples/i2c1_master_example.c
14F6 text43 CODE >172:C:\Users\swern\MPLABXProjects\Clock.X\mcc_generated_files/examples/i2c1_master_example.c
151E text43 CODE >173:C:\Users\swern\MPLABXProjects\Clock.X\mcc_generated_files/examples/i2c1_master_example.c
1536 text43 CODE >174:C:\Users\swern\MPLABXProjects\Clock.X\mcc_generated_files/examples/i2c1_master_example.c
1538 text43 CODE >175:C:\Users\swern\MPLABXProjects\Clock.X\mcc_generated_files/examples/i2c1_master_example.c
19DC text42 CODE >520:C:\Users\swern\MPLABXProjects\Clock.X\mcc_generated_files/i2c1_master.c
19DC text42 CODE >522:C:\Users\swern\MPLABXProjects\Clock.X\mcc_generated_files/i2c1_master.c
19DE text42 CODE >523:C:\Users\swern\MPLABXProjects\Clock.X\mcc_generated_files/i2c1_master.c
19D8 text41 CODE >525:C:\Users\swern\MPLABXProjects\Clock.X\mcc_generated_files/i2c1_master.c
19D8 text41 CODE >527:C:\Users\swern\MPLABXProjects\Clock.X\mcc_generated_files/i2c1_master.c
19DA text41 CODE >528:C:\Users\swern\MPLABXProjects\Clock.X\mcc_generated_files/i2c1_master.c
19D4 text40 CODE >583:C:\Users\swern\MPLABXProjects\Clock.X\mcc_generated_files/i2c1_master.c
19D4 text40 CODE >585:C:\Users\swern\MPLABXProjects\Clock.X\mcc_generated_files/i2c1_master.c
19D6 text40 CODE >586:C:\Users\swern\MPLABXProjects\Clock.X\mcc_generated_files/i2c1_master.c
19B2 text39 CODE >609:C:\Users\swern\MPLABXProjects\Clock.X\mcc_generated_files/i2c1_master.c
19B2 text39 CODE >611:C:\Users\swern\MPLABXProjects\Clock.X\mcc_generated_files/i2c1_master.c
19B4 text39 CODE >612:C:\Users\swern\MPLABXProjects\Clock.X\mcc_generated_files/i2c1_master.c
19B6 text39 CODE >613:C:\Users\swern\MPLABXProjects\Clock.X\mcc_generated_files/i2c1_master.c
19D0 text38 CODE >563:C:\Users\swern\MPLABXProjects\Clock.X\mcc_generated_files/i2c1_master.c
19D0 text38 CODE >565:C:\Users\swern\MPLABXProjects\Clock.X\mcc_generated_files/i2c1_master.c
19D2 text38 CODE >566:C:\Users\swern\MPLABXProjects\Clock.X\mcc_generated_files/i2c1_master.c
19AC text37 CODE >603:C:\Users\swern\MPLABXProjects\Clock.X\mcc_generated_files/i2c1_master.c
19AC text37 CODE >605:C:\Users\swern\MPLABXProjects\Clock.X\mcc_generated_files/i2c1_master.c
19AE text37 CODE >606:C:\Users\swern\MPLABXProjects\Clock.X\mcc_generated_files/i2c1_master.c
19B0 text37 CODE >607:C:\Users\swern\MPLABXProjects\Clock.X\mcc_generated_files/i2c1_master.c
199E text36 CODE >568:C:\Users\swern\MPLABXProjects\Clock.X\mcc_generated_files/i2c1_master.c
19A0 text36 CODE >570:C:\Users\swern\MPLABXProjects\Clock.X\mcc_generated_files/i2c1_master.c
19A4 text36 CODE >571:C:\Users\swern\MPLABXProjects\Clock.X\mcc_generated_files/i2c1_master.c
18DC text35 CODE >598:C:\Users\swern\MPLABXProjects\Clock.X\mcc_generated_files/i2c1_master.c
18DC text35 CODE >600:C:\Users\swern\MPLABXProjects\Clock.X\mcc_generated_files/i2c1_master.c
18EE text35 CODE >601:C:\Users\swern\MPLABXProjects\Clock.X\mcc_generated_files/i2c1_master.c
19A6 text34 CODE >645:C:\Users\swern\MPLABXProjects\Clock.X\mcc_generated_files/i2c1_master.c
19A6 text34 CODE >647:C:\Users\swern\MPLABXProjects\Clock.X\mcc_generated_files/i2c1_master.c
19AA text34 CODE >648:C:\Users\swern\MPLABXProjects\Clock.X\mcc_generated_files/i2c1_master.c
12E8 text33 CODE >409:C:\Users\swern\MPLABXProjects\Clock.X\mcc_generated_files/i2c1_master.c
12E8 text33 CODE >411:C:\Users\swern\MPLABXProjects\Clock.X\mcc_generated_files/i2c1_master.c
12EA text33 CODE >412:C:\Users\swern\MPLABXProjects\Clock.X\mcc_generated_files/i2c1_master.c
12EE text33 CODE >416:C:\Users\swern\MPLABXProjects\Clock.X\mcc_generated_files/i2c1_master.c
12F6 text33 CODE >418:C:\Users\swern\MPLABXProjects\Clock.X\mcc_generated_files/i2c1_master.c
12FA text33 CODE >419:C:\Users\swern\MPLABXProjects\Clock.X\mcc_generated_files/i2c1_master.c
1300 text33 CODE >422:C:\Users\swern\MPLABXProjects\Clock.X\mcc_generated_files/i2c1_master.c
1308 text33 CODE >423:C:\Users\swern\MPLABXProjects\Clock.X\mcc_generated_files/i2c1_master.c
1362 text33 CODE >424:C:\Users\swern\MPLABXProjects\Clock.X\mcc_generated_files/i2c1_master.c
1954 text32 CODE >333:C:\Users\swern\MPLABXProjects\Clock.X\mcc_generated_files/i2c1_master.c
1954 text32 CODE >335:C:\Users\swern\MPLABXProjects\Clock.X\mcc_generated_files/i2c1_master.c
1956 text32 CODE >336:C:\Users\swern\MPLABXProjects\Clock.X\mcc_generated_files/i2c1_master.c
195A text32 CODE >337:C:\Users\swern\MPLABXProjects\Clock.X\mcc_generated_files/i2c1_master.c
195C text32 CODE >338:C:\Users\swern\MPLABXProjects\Clock.X\mcc_generated_files/i2c1_master.c
1932 text31 CODE >340:C:\Users\swern\MPLABXProjects\Clock.X\mcc_generated_files/i2c1_master.c
1932 text31 CODE >342:C:\Users\swern\MPLABXProjects\Clock.X\mcc_generated_files/i2c1_master.c
1934 text31 CODE >343:C:\Users\swern\MPLABXProjects\Clock.X\mcc_generated_files/i2c1_master.c
193C text31 CODE >344:C:\Users\swern\MPLABXProjects\Clock.X\mcc_generated_files/i2c1_master.c
193E text31 CODE >345:C:\Users\swern\MPLABXProjects\Clock.X\mcc_generated_files/i2c1_master.c
1924 text30 CODE >347:C:\Users\swern\MPLABXProjects\Clock.X\mcc_generated_files/i2c1_master.c
1924 text30 CODE >349:C:\Users\swern\MPLABXProjects\Clock.X\mcc_generated_files/i2c1_master.c
1926 text30 CODE >350:C:\Users\swern\MPLABXProjects\Clock.X\mcc_generated_files/i2c1_master.c
192E text30 CODE >351:C:\Users\swern\MPLABXProjects\Clock.X\mcc_generated_files/i2c1_master.c
1930 text30 CODE >352:C:\Users\swern\MPLABXProjects\Clock.X\mcc_generated_files/i2c1_master.c
E74 text29 CODE >354:C:\Users\swern\MPLABXProjects\Clock.X\mcc_generated_files/i2c1_master.c
E74 text29 CODE >356:C:\Users\swern\MPLABXProjects\Clock.X\mcc_generated_files/i2c1_master.c
E8C text29 CODE >361:C:\Users\swern\MPLABXProjects\Clock.X\mcc_generated_files/i2c1_master.c
E94 text29 CODE >363:C:\Users\swern\MPLABXProjects\Clock.X\mcc_generated_files/i2c1_master.c
E9C text29 CODE >367:C:\Users\swern\MPLABXProjects\Clock.X\mcc_generated_files/i2c1_master.c
EA4 text29 CODE >368:C:\Users\swern\MPLABXProjects\Clock.X\mcc_generated_files/i2c1_master.c
F02 text29 CODE >370:C:\Users\swern\MPLABXProjects\Clock.X\mcc_generated_files/i2c1_master.c
F02 text29 CODE >372:C:\Users\swern\MPLABXProjects\Clock.X\mcc_generated_files/i2c1_master.c
F04 text29 CODE >373:C:\Users\swern\MPLABXProjects\Clock.X\mcc_generated_files/i2c1_master.c
F16 text29 CODE >374:C:\Users\swern\MPLABXProjects\Clock.X\mcc_generated_files/i2c1_master.c
F36 text29 CODE >376:C:\Users\swern\MPLABXProjects\Clock.X\mcc_generated_files/i2c1_master.c
10A2 text28 CODE >378:C:\Users\swern\MPLABXProjects\Clock.X\mcc_generated_files/i2c1_master.c
10A2 text28 CODE >380:C:\Users\swern\MPLABXProjects\Clock.X\mcc_generated_files/i2c1_master.c
10B4 text28 CODE >381:C:\Users\swern\MPLABXProjects\Clock.X\mcc_generated_files/i2c1_master.c
10CC text28 CODE >383:C:\Users\swern\MPLABXProjects\Clock.X\mcc_generated_files/i2c1_master.c
10D0 text28 CODE >384:C:\Users\swern\MPLABXProjects\Clock.X\mcc_generated_files/i2c1_master.c
10D6 text28 CODE >386:C:\Users\swern\MPLABXProjects\Clock.X\mcc_generated_files/i2c1_master.c
10D6 text28 CODE >388:C:\Users\swern\MPLABXProjects\Clock.X\mcc_generated_files/i2c1_master.c
10D8 text28 CODE >389:C:\Users\swern\MPLABXProjects\Clock.X\mcc_generated_files/i2c1_master.c
10DC text28 CODE >393:C:\Users\swern\MPLABXProjects\Clock.X\mcc_generated_files/i2c1_master.c
10E4 text28 CODE >397:C:\Users\swern\MPLABXProjects\Clock.X\mcc_generated_files/i2c1_master.c
10EC text28 CODE >398:C:\Users\swern\MPLABXProjects\Clock.X\mcc_generated_files/i2c1_master.c
1146 text28 CODE >400:C:\Users\swern\MPLABXProjects\Clock.X\mcc_generated_files/i2c1_master.c
194A text27 CODE >402:C:\Users\swern\MPLABXProjects\Clock.X\mcc_generated_files/i2c1_master.c
194A text27 CODE >404:C:\Users\swern\MPLABXProjects\Clock.X\mcc_generated_files/i2c1_master.c
194C text27 CODE >405:C:\Users\swern\MPLABXProjects\Clock.X\mcc_generated_files/i2c1_master.c
1950 text27 CODE >406:C:\Users\swern\MPLABXProjects\Clock.X\mcc_generated_files/i2c1_master.c
1952 text27 CODE >407:C:\Users\swern\MPLABXProjects\Clock.X\mcc_generated_files/i2c1_master.c
1996 text26 CODE >450:C:\Users\swern\MPLABXProjects\Clock.X\mcc_generated_files/i2c1_master.c
1996 text26 CODE >452:C:\Users\swern\MPLABXProjects\Clock.X\mcc_generated_files/i2c1_master.c
199A text26 CODE >453:C:\Users\swern\MPLABXProjects\Clock.X\mcc_generated_files/i2c1_master.c
199C text26 CODE >454:C:\Users\swern\MPLABXProjects\Clock.X\mcc_generated_files/i2c1_master.c
198E text25 CODE >456:C:\Users\swern\MPLABXProjects\Clock.X\mcc_generated_files/i2c1_master.c
198E text25 CODE >458:C:\Users\swern\MPLABXProjects\Clock.X\mcc_generated_files/i2c1_master.c
1992 text25 CODE >459:C:\Users\swern\MPLABXProjects\Clock.X\mcc_generated_files/i2c1_master.c
1994 text25 CODE >460:C:\Users\swern\MPLABXProjects\Clock.X\mcc_generated_files/i2c1_master.c
1986 text24 CODE >463:C:\Users\swern\MPLABXProjects\Clock.X\mcc_generated_files/i2c1_master.c
1986 text24 CODE >465:C:\Users\swern\MPLABXProjects\Clock.X\mcc_generated_files/i2c1_master.c
198A text24 CODE >466:C:\Users\swern\MPLABXProjects\Clock.X\mcc_generated_files/i2c1_master.c
198C text24 CODE >467:C:\Users\swern\MPLABXProjects\Clock.X\mcc_generated_files/i2c1_master.c
197E text23 CODE >469:C:\Users\swern\MPLABXProjects\Clock.X\mcc_generated_files/i2c1_master.c
197E text23 CODE >471:C:\Users\swern\MPLABXProjects\Clock.X\mcc_generated_files/i2c1_master.c
1982 text23 CODE >472:C:\Users\swern\MPLABXProjects\Clock.X\mcc_generated_files/i2c1_master.c
1984 text23 CODE >473:C:\Users\swern\MPLABXProjects\Clock.X\mcc_generated_files/i2c1_master.c
1976 text22 CODE >475:C:\Users\swern\MPLABXProjects\Clock.X\mcc_generated_files/i2c1_master.c
1976 text22 CODE >477:C:\Users\swern\MPLABXProjects\Clock.X\mcc_generated_files/i2c1_master.c
197A text22 CODE >478:C:\Users\swern\MPLABXProjects\Clock.X\mcc_generated_files/i2c1_master.c
197C text22 CODE >479:C:\Users\swern\MPLABXProjects\Clock.X\mcc_generated_files/i2c1_master.c
196E text21 CODE >482:C:\Users\swern\MPLABXProjects\Clock.X\mcc_generated_files/i2c1_master.c
196E text21 CODE >484:C:\Users\swern\MPLABXProjects\Clock.X\mcc_generated_files/i2c1_master.c
1972 text21 CODE >485:C:\Users\swern\MPLABXProjects\Clock.X\mcc_generated_files/i2c1_master.c
1974 text21 CODE >486:C:\Users\swern\MPLABXProjects\Clock.X\mcc_generated_files/i2c1_master.c
1966 text20 CODE >488:C:\Users\swern\MPLABXProjects\Clock.X\mcc_generated_files/i2c1_master.c
1966 text20 CODE >490:C:\Users\swern\MPLABXProjects\Clock.X\mcc_generated_files/i2c1_master.c
196A text20 CODE >491:C:\Users\swern\MPLABXProjects\Clock.X\mcc_generated_files/i2c1_master.c
196C text20 CODE >492:C:\Users\swern\MPLABXProjects\Clock.X\mcc_generated_files/i2c1_master.c
1940 text19 CODE >494:C:\Users\swern\MPLABXProjects\Clock.X\mcc_generated_files/i2c1_master.c
1940 text19 CODE >496:C:\Users\swern\MPLABXProjects\Clock.X\mcc_generated_files/i2c1_master.c
1942 text19 CODE >497:C:\Users\swern\MPLABXProjects\Clock.X\mcc_generated_files/i2c1_master.c
1946 text19 CODE >498:C:\Users\swern\MPLABXProjects\Clock.X\mcc_generated_files/i2c1_master.c
1948 text19 CODE >499:C:\Users\swern\MPLABXProjects\Clock.X\mcc_generated_files/i2c1_master.c
13DA text18 CODE >500:C:\Users\swern\MPLABXProjects\Clock.X\mcc_generated_files/i2c1_master.c
13DA text18 CODE >502:C:\Users\swern\MPLABXProjects\Clock.X\mcc_generated_files/i2c1_master.c
13DC text18 CODE >503:C:\Users\swern\MPLABXProjects\Clock.X\mcc_generated_files/i2c1_master.c
13E0 text18 CODE >504:C:\Users\swern\MPLABXProjects\Clock.X\mcc_generated_files/i2c1_master.c
13E4 text18 CODE >508:C:\Users\swern\MPLABXProjects\Clock.X\mcc_generated_files/i2c1_master.c
13EC text18 CODE >510:C:\Users\swern\MPLABXProjects\Clock.X\mcc_generated_files/i2c1_master.c
13F4 text18 CODE >511:C:\Users\swern\MPLABXProjects\Clock.X\mcc_generated_files/i2c1_master.c
1442 text18 CODE >512:C:\Users\swern\MPLABXProjects\Clock.X\mcc_generated_files/i2c1_master.c
1444 text17 CODE >321:C:\Users\swern\MPLABXProjects\Clock.X\mcc_generated_files/i2c1_master.c
1444 text17 CODE >323:C:\Users\swern\MPLABXProjects\Clock.X\mcc_generated_files/i2c1_master.c
1448 text17 CODE >325:C:\Users\swern\MPLABXProjects\Clock.X\mcc_generated_files/i2c1_master.c
146A text17 CODE >327:C:\Users\swern\MPLABXProjects\Clock.X\mcc_generated_files/i2c1_master.c
146E text17 CODE >329:C:\Users\swern\MPLABXProjects\Clock.X\mcc_generated_files/i2c1_master.c
14A6 text17 CODE >330:C:\Users\swern\MPLABXProjects\Clock.X\mcc_generated_files/i2c1_master.c
1904 text16 CODE >650:C:\Users\swern\MPLABXProjects\Clock.X\mcc_generated_files/i2c1_master.c
1904 text16 CODE >652:C:\Users\swern\MPLABXProjects\Clock.X\mcc_generated_files/i2c1_master.c
1904 text16 CODE >654:C:\Users\swern\MPLABXProjects\Clock.X\mcc_generated_files/i2c1_master.c
1914 text16 CODE >659:C:\Users\swern\MPLABXProjects\Clock.X\mcc_generated_files/i2c1_master.c
182A text15 CODE >312:C:\Users\swern\MPLABXProjects\Clock.X\mcc_generated_files/i2c1_master.c
182A text15 CODE >314:C:\Users\swern\MPLABXProjects\Clock.X\mcc_generated_files/i2c1_master.c
182E text15 CODE >316:C:\Users\swern\MPLABXProjects\Clock.X\mcc_generated_files/i2c1_master.c
1832 text15 CODE >317:C:\Users\swern\MPLABXProjects\Clock.X\mcc_generated_files/i2c1_master.c
1836 text15 CODE >314:C:\Users\swern\MPLABXProjects\Clock.X\mcc_generated_files/i2c1_master.c
1844 text15 CODE >319:C:\Users\swern\MPLABXProjects\Clock.X\mcc_generated_files/i2c1_master.c
157E text14 CODE >224:C:\Users\swern\MPLABXProjects\Clock.X\mcc_generated_files/i2c1_master.c
1580 text14 CODE >226:C:\Users\swern\MPLABXProjects\Clock.X\mcc_generated_files/i2c1_master.c
1584 text14 CODE >227:C:\Users\swern\MPLABXProjects\Clock.X\mcc_generated_files/i2c1_master.c
1592 text14 CODE >229:C:\Users\swern\MPLABXProjects\Clock.X\mcc_generated_files/i2c1_master.c
1594 text14 CODE >230:C:\Users\swern\MPLABXProjects\Clock.X\mcc_generated_files/i2c1_master.c
1598 text14 CODE >232:C:\Users\swern\MPLABXProjects\Clock.X\mcc_generated_files/i2c1_master.c
15A8 text14 CODE >234:C:\Users\swern\MPLABXProjects\Clock.X\mcc_generated_files/i2c1_master.c
15AC text14 CODE >235:C:\Users\swern\MPLABXProjects\Clock.X\mcc_generated_files/i2c1_master.c
15B0 text14 CODE >238:C:\Users\swern\MPLABXProjects\Clock.X\mcc_generated_files/i2c1_master.c
15B4 text14 CODE >240:C:\Users\swern\MPLABXProjects\Clock.X\mcc_generated_files/i2c1_master.c
15B8 text14 CODE >241:C:\Users\swern\MPLABXProjects\Clock.X\mcc_generated_files/i2c1_master.c
15BC text14 CODE >243:C:\Users\swern\MPLABXProjects\Clock.X\mcc_generated_files/i2c1_master.c
15BE text14 CODE >244:C:\Users\swern\MPLABXProjects\Clock.X\mcc_generated_files/i2c1_master.c
195E text13 CODE >251:C:\Users\swern\MPLABXProjects\Clock.X\mcc_generated_files/i2c1_master.c
195E text13 CODE >253:C:\Users\swern\MPLABXProjects\Clock.X\mcc_generated_files/i2c1_master.c
1964 text13 CODE >254:C:\Users\swern\MPLABXProjects\Clock.X\mcc_generated_files/i2c1_master.c
17CA text12 CODE >543:C:\Users\swern\MPLABXProjects\Clock.X\mcc_generated_files/i2c1_master.c
17CA text12 CODE >545:C:\Users\swern\MPLABXProjects\Clock.X\mcc_generated_files/i2c1_master.c
17D8 text12 CODE >547:C:\Users\swern\MPLABXProjects\Clock.X\mcc_generated_files/i2c1_master.c
17DC text12 CODE >548:C:\Users\swern\MPLABXProjects\Clock.X\mcc_generated_files/i2c1_master.c
17E0 text12 CODE >549:C:\Users\swern\MPLABXProjects\Clock.X\mcc_generated_files/i2c1_master.c
17E4 text12 CODE >550:C:\Users\swern\MPLABXProjects\Clock.X\mcc_generated_files/i2c1_master.c
17E8 text12 CODE >551:C:\Users\swern\MPLABXProjects\Clock.X\mcc_generated_files/i2c1_master.c
17EA text12 CODE >555:C:\Users\swern\MPLABXProjects\Clock.X\mcc_generated_files/i2c1_master.c
1148 text11 CODE >176:C:\Users\swern\MPLABXProjects\Clock.X\mcc_generated_files/i2c1_master.c
114A text11 CODE >178:C:\Users\swern\MPLABXProjects\Clock.X\mcc_generated_files/i2c1_master.c
114E text11 CODE >180:C:\Users\swern\MPLABXProjects\Clock.X\mcc_generated_files/i2c1_master.c
115C text11 CODE >182:C:\Users\swern\MPLABXProjects\Clock.X\mcc_generated_files/i2c1_master.c
1160 text11 CODE >183:C:\Users\swern\MPLABXProjects\Clock.X\mcc_generated_files/i2c1_master.c
1162 text11 CODE >184:C:\Users\swern\MPLABXProjects\Clock.X\mcc_generated_files/i2c1_master.c
1164 text11 CODE >185:C:\Users\swern\MPLABXProjects\Clock.X\mcc_generated_files/i2c1_master.c
1166 text11 CODE >186:C:\Users\swern\MPLABXProjects\Clock.X\mcc_generated_files/i2c1_master.c
116A text11 CODE >187:C:\Users\swern\MPLABXProjects\Clock.X\mcc_generated_files/i2c1_master.c
1172 text11 CODE >188:C:\Users\swern\MPLABXProjects\Clock.X\mcc_generated_files/i2c1_master.c
1174 text11 CODE >191:C:\Users\swern\MPLABXProjects\Clock.X\mcc_generated_files/i2c1_master.c
1180 text11 CODE >192:C:\Users\swern\MPLABXProjects\Clock.X\mcc_generated_files/i2c1_master.c
1188 text11 CODE >193:C:\Users\swern\MPLABXProjects\Clock.X\mcc_generated_files/i2c1_master.c
1194 text11 CODE >194:C:\Users\swern\MPLABXProjects\Clock.X\mcc_generated_files/i2c1_master.c
119C text11 CODE >195:C:\Users\swern\MPLABXProjects\Clock.X\mcc_generated_files/i2c1_master.c
11A8 text11 CODE >196:C:\Users\swern\MPLABXProjects\Clock.X\mcc_generated_files/i2c1_master.c
11B0 text11 CODE >197:C:\Users\swern\MPLABXProjects\Clock.X\mcc_generated_files/i2c1_master.c
11BC text11 CODE >198:C:\Users\swern\MPLABXProjects\Clock.X\mcc_generated_files/i2c1_master.c
11C4 text11 CODE >199:C:\Users\swern\MPLABXProjects\Clock.X\mcc_generated_files/i2c1_master.c
11D0 text11 CODE >200:C:\Users\swern\MPLABXProjects\Clock.X\mcc_generated_files/i2c1_master.c
11D8 text11 CODE >202:C:\Users\swern\MPLABXProjects\Clock.X\mcc_generated_files/i2c1_master.c
11DC text11 CODE >203:C:\Users\swern\MPLABXProjects\Clock.X\mcc_generated_files/i2c1_master.c
11E0 text11 CODE >204:C:\Users\swern\MPLABXProjects\Clock.X\mcc_generated_files/i2c1_master.c
11E4 text11 CODE >206:C:\Users\swern\MPLABXProjects\Clock.X\mcc_generated_files/i2c1_master.c
11E6 text11 CODE >207:C:\Users\swern\MPLABXProjects\Clock.X\mcc_generated_files/i2c1_master.c
180E text10 CODE >283:C:\Users\swern\MPLABXProjects\Clock.X\mcc_generated_files/i2c1_master.c
180E text10 CODE >285:C:\Users\swern\MPLABXProjects\Clock.X\mcc_generated_files/i2c1_master.c
1828 text10 CODE >286:C:\Users\swern\MPLABXProjects\Clock.X\mcc_generated_files/i2c1_master.c
FF0 text9 CODE >97:C:\Users\swern\MPLABXProjects\Clock.X\mcc_generated_files/drivers/i2c_simple_master.c
FF2 text9 CODE >99:C:\Users\swern\MPLABXProjects\Clock.X\mcc_generated_files/drivers/i2c_simple_master.c
FF6 text9 CODE >103:C:\Users\swern\MPLABXProjects\Clock.X\mcc_generated_files/drivers/i2c_simple_master.c
FFE text9 CODE >105:C:\Users\swern\MPLABXProjects\Clock.X\mcc_generated_files/drivers/i2c_simple_master.c
1014 text9 CODE >106:C:\Users\swern\MPLABXProjects\Clock.X\mcc_generated_files/drivers/i2c_simple_master.c
102C text9 CODE >107:C:\Users\swern\MPLABXProjects\Clock.X\mcc_generated_files/drivers/i2c_simple_master.c
1040 text9 CODE >108:C:\Users\swern\MPLABXProjects\Clock.X\mcc_generated_files/drivers/i2c_simple_master.c
1058 text9 CODE >109:C:\Users\swern\MPLABXProjects\Clock.X\mcc_generated_files/drivers/i2c_simple_master.c
105C text9 CODE >110:C:\Users\swern\MPLABXProjects\Clock.X\mcc_generated_files/drivers/i2c_simple_master.c
1072 text9 CODE >111:C:\Users\swern\MPLABXProjects\Clock.X\mcc_generated_files/drivers/i2c_simple_master.c
1086 text9 CODE >112:C:\Users\swern\MPLABXProjects\Clock.X\mcc_generated_files/drivers/i2c_simple_master.c
109E text9 CODE >115:C:\Users\swern\MPLABXProjects\Clock.X\mcc_generated_files/drivers/i2c_simple_master.c
10A0 text9 CODE >116:C:\Users\swern\MPLABXProjects\Clock.X\mcc_generated_files/drivers/i2c_simple_master.c
1916 text8 CODE >102:C:\Users\swern\MPLABXProjects\Clock.X\mcc_generated_files/RTC6.c
1918 text8 CODE >103:C:\Users\swern\MPLABXProjects\Clock.X\mcc_generated_files/RTC6.c
1922 text8 CODE >104:C:\Users\swern\MPLABXProjects\Clock.X\mcc_generated_files/RTC6.c
1364 text7 CODE >51:C:\Users\swern\MPLABXProjects\Clock.X\mcc_generated_files/drivers/i2c_simple_master.c
1366 text7 CODE >53:C:\Users\swern\MPLABXProjects\Clock.X\mcc_generated_files/drivers/i2c_simple_master.c
137C text7 CODE >54:C:\Users\swern\MPLABXProjects\Clock.X\mcc_generated_files/drivers/i2c_simple_master.c
1394 text7 CODE >55:C:\Users\swern\MPLABXProjects\Clock.X\mcc_generated_files/drivers/i2c_simple_master.c
13A8 text7 CODE >56:C:\Users\swern\MPLABXProjects\Clock.X\mcc_generated_files/drivers/i2c_simple_master.c
13C0 text7 CODE >57:C:\Users\swern\MPLABXProjects\Clock.X\mcc_generated_files/drivers/i2c_simple_master.c
13C4 text7 CODE >58:C:\Users\swern\MPLABXProjects\Clock.X\mcc_generated_files/drivers/i2c_simple_master.c
13D8 text7 CODE >59:C:\Users\swern\MPLABXProjects\Clock.X\mcc_generated_files/drivers/i2c_simple_master.c
17A8 text6 CODE >106:C:\Users\swern\MPLABXProjects\Clock.X\mcc_generated_files/RTC6.c
17AA text6 CODE >107:C:\Users\swern\MPLABXProjects\Clock.X\mcc_generated_files/RTC6.c
17B8 text6 CODE >108:C:\Users\swern\MPLABXProjects\Clock.X\mcc_generated_files/RTC6.c
17C8 text6 CODE >109:C:\Users\swern\MPLABXProjects\Clock.X\mcc_generated_files/RTC6.c
126C text5 CODE >111:C:\Users\swern\MPLABXProjects\Clock.X\mcc_generated_files/RTC6.c
126C text5 CODE >112:C:\Users\swern\MPLABXProjects\Clock.X\mcc_generated_files/RTC6.c
1270 text5 CODE >114:C:\Users\swern\MPLABXProjects\Clock.X\mcc_generated_files/RTC6.c
1284 text5 CODE >115:C:\Users\swern\MPLABXProjects\Clock.X\mcc_generated_files/RTC6.c
1290 text5 CODE >116:C:\Users\swern\MPLABXProjects\Clock.X\mcc_generated_files/RTC6.c
12A0 text5 CODE >120:C:\Users\swern\MPLABXProjects\Clock.X\mcc_generated_files/RTC6.c
12AA text5 CODE >123:C:\Users\swern\MPLABXProjects\Clock.X\mcc_generated_files/RTC6.c
12B8 text5 CODE >124:C:\Users\swern\MPLABXProjects\Clock.X\mcc_generated_files/RTC6.c
12BC text5 CODE >125:C:\Users\swern\MPLABXProjects\Clock.X\mcc_generated_files/RTC6.c
12C4 text5 CODE >126:C:\Users\swern\MPLABXProjects\Clock.X\mcc_generated_files/RTC6.c
12C8 text5 CODE >124:C:\Users\swern\MPLABXProjects\Clock.X\mcc_generated_files/RTC6.c
12D8 text5 CODE >130:C:\Users\swern\MPLABXProjects\Clock.X\mcc_generated_files/RTC6.c
12E6 text5 CODE >132:C:\Users\swern\MPLABXProjects\Clock.X\mcc_generated_files/RTC6.c
187E text4 CODE >50:C:\Users\swern\MPLABXProjects\Clock.X\mcc_generated_files/mcc.c
187E text4 CODE >52:C:\Users\swern\MPLABXProjects\Clock.X\mcc_generated_files/mcc.c
1882 text4 CODE >53:C:\Users\swern\MPLABXProjects\Clock.X\mcc_generated_files/mcc.c
1886 text4 CODE >54:C:\Users\swern\MPLABXProjects\Clock.X\mcc_generated_files/mcc.c
188A text4 CODE >55:C:\Users\swern\MPLABXProjects\Clock.X\mcc_generated_files/mcc.c
188E text4 CODE >56:C:\Users\swern\MPLABXProjects\Clock.X\mcc_generated_files/mcc.c
1892 text4 CODE >57:C:\Users\swern\MPLABXProjects\Clock.X\mcc_generated_files/mcc.c
1896 text4 CODE >58:C:\Users\swern\MPLABXProjects\Clock.X\mcc_generated_files/mcc.c
18B0 text3 CODE >114:C:\Users\swern\MPLABXProjects\Clock.X\mcc_generated_files/tmr0.c
18B0 text3 CODE >117:C:\Users\swern\MPLABXProjects\Clock.X\mcc_generated_files/tmr0.c
18C4 text3 CODE >118:C:\Users\swern\MPLABXProjects\Clock.X\mcc_generated_files/tmr0.c
19CC text2 CODE >80:C:\Users\swern\MPLABXProjects\Clock.X\mcc_generated_files/tmr0.c
19CC text2 CODE >83:C:\Users\swern\MPLABXProjects\Clock.X\mcc_generated_files/tmr0.c
19CE text2 CODE >84:C:\Users\swern\MPLABXProjects\Clock.X\mcc_generated_files/tmr0.c
19C8 text1 CODE >86:C:\Users\swern\MPLABXProjects\Clock.X\mcc_generated_files/tmr0.c
19C8 text1 CODE >89:C:\Users\swern\MPLABXProjects\Clock.X\mcc_generated_files/tmr0.c
19CA text1 CODE >90:C:\Users\swern\MPLABXProjects\Clock.X\mcc_generated_files/tmr0.c
14A8 text0 CODE >6:C:\Users\swern\MPLABXProjects\Clock.X\main.c
14A8 text0 CODE >9:C:\Users\swern\MPLABXProjects\Clock.X\main.c
14AC text0 CODE >26:C:\Users\swern\MPLABXProjects\Clock.X\main.c
14B0 text0 CODE >29:C:\Users\swern\MPLABXProjects\Clock.X\main.c
14C4 text0 CODE >30:C:\Users\swern\MPLABXProjects\Clock.X\main.c
14C8 text0 CODE >31:C:\Users\swern\MPLABXProjects\Clock.X\main.c
14EA text0 CODE >32:C:\Users\swern\MPLABXProjects\Clock.X\main.c
15C0 cinit CODE >8549:C:\Users\swern\AppData\Local\Temp\sfbg.s
15C0 cinit CODE >8551:C:\Users\swern\AppData\Local\Temp\sfbg.s
15C0 cinit CODE >8554:C:\Users\swern\AppData\Local\Temp\sfbg.s
15C0 cinit CODE >8639:C:\Users\swern\AppData\Local\Temp\sfbg.s
15C2 cinit CODE >8640:C:\Users\swern\AppData\Local\Temp\sfbg.s
15C4 cinit CODE >8641:C:\Users\swern\AppData\Local\Temp\sfbg.s
15C6 cinit CODE >8642:C:\Users\swern\AppData\Local\Temp\sfbg.s
15C8 cinit CODE >8643:C:\Users\swern\AppData\Local\Temp\sfbg.s
15CA cinit CODE >8644:C:\Users\swern\AppData\Local\Temp\sfbg.s
15CC cinit CODE >8645:C:\Users\swern\AppData\Local\Temp\sfbg.s
15D0 cinit CODE >8646:C:\Users\swern\AppData\Local\Temp\sfbg.s
15D4 cinit CODE >8647:C:\Users\swern\AppData\Local\Temp\sfbg.s
15D4 cinit CODE >8648:C:\Users\swern\AppData\Local\Temp\sfbg.s
15D6 cinit CODE >8649:C:\Users\swern\AppData\Local\Temp\sfbg.s
15DA cinit CODE >8650:C:\Users\swern\AppData\Local\Temp\sfbg.s
15DC cinit CODE >8651:C:\Users\swern\AppData\Local\Temp\sfbg.s
15DE cinit CODE >8652:C:\Users\swern\AppData\Local\Temp\sfbg.s
15E0 cinit CODE >8656:C:\Users\swern\AppData\Local\Temp\sfbg.s
15E4 cinit CODE >8657:C:\Users\swern\AppData\Local\Temp\sfbg.s
15E6 cinit CODE >8658:C:\Users\swern\AppData\Local\Temp\sfbg.s
15E6 cinit CODE >8659:C:\Users\swern\AppData\Local\Temp\sfbg.s
15E8 cinit CODE >8660:C:\Users\swern\AppData\Local\Temp\sfbg.s
15EA cinit CODE >8661:C:\Users\swern\AppData\Local\Temp\sfbg.s
15EC cinit CODE >8664:C:\Users\swern\AppData\Local\Temp\sfbg.s
15F0 cinit CODE >8665:C:\Users\swern\AppData\Local\Temp\sfbg.s
15F2 cinit CODE >8666:C:\Users\swern\AppData\Local\Temp\sfbg.s
15F2 cinit CODE >8667:C:\Users\swern\AppData\Local\Temp\sfbg.s
15F4 cinit CODE >8668:C:\Users\swern\AppData\Local\Temp\sfbg.s
15F6 cinit CODE >8669:C:\Users\swern\AppData\Local\Temp\sfbg.s
15F8 cinit CODE >8675:C:\Users\swern\AppData\Local\Temp\sfbg.s
15F8 cinit CODE >8677:C:\Users\swern\AppData\Local\Temp\sfbg.s
15FA cinit CODE >8678:C:\Users\swern\AppData\Local\Temp\sfbg.s
# %SYMTAB Section
# An enumeration of all symbols in the program.
# The beginning of the section is indicated by %SYMTAB.
# Each line describes a single symbol as follows:
#    <label> <value> [-]<load-adj> <class> <space> <psect> <file-name>
# The value and load-adj are both in unqualified hexadecimal.
# All other numeric values are in decimal.  The load-adj is the
# quantity one needs to add to the symbol value in order to obtain the load
# address of the symbol.  This value may be signed. If the symbol
# was defined in a psect then <psect> will be "-". File-name
# is the name of the object file in which the symbol was defined.
%SYMTAB
__end_of_I2C1_SetCallback 126C 0 CODE 0 text54 dist/default/debug\Clock.X.debug.o
___month_to_secs@secs_through_month E01 0 SMALLCONST 0 smallconst dist/default/debug\Clock.X.debug.o
__Lmediumconst 0 0 MEDIUMCONST 0 mediumconst dist/default/debug\Clock.X.debug.o
_I2C1_Initialize 18F0 0 CODE 0 text67 dist/default/debug\Clock.X.debug.o
__size_of_I2C1_CallbackReturnStop 0 0 ABS 0 - dist/default/debug\Clock.X.debug.o
__size_of_i2c_read1ByteRegister 0 0 ABS 0 - dist/default/debug\Clock.X.debug.o
__Hspace_0 19F0 0 ABS 0 - dist/default/debug\Clock.X.debug.o
__Hspace_1 E2 0 ABS 0 - dist/default/debug\Clock.X.debug.o
__Hspace_2 0 0 ABS 0 - dist/default/debug\Clock.X.debug.o
__Hspace_4 60000C 0 ABS 0 - dist/default/debug\Clock.X.debug.o
_i2c_write1ByteRegister 1364 0 CODE 0 text7 dist/default/debug\Clock.X.debug.o
__end_of_rd2RegCompleteHandler@i2c1_master_example$F156 165E 0 CODE 0 text45 dist/default/debug\Clock.X.debug.o
_SSP1STATbits F94 0 ABS 0 - dist/default/debug\Clock.X.debug.o
_rtcc_write 17A8 0 CODE 0 text6 dist/default/debug\Clock.X.debug.o
__Hibigdata 0 0 CODE 0 ibigdata dist/default/debug\Clock.X.debug.o
__size_of_I2C1_SetCallback 0 0 ABS 0 - dist/default/debug\Clock.X.debug.o
i2c_write1ByteRegister@reg 50 0 COMRAM 1 cstackCOMRAM dist/default/debug\Clock.X.debug.o
__mediumconst 0 0 MEDIUMCONST 0 mediumconst C:\Users\swern\AppData\Local\Temp\sfbg.o
__size_of_I2C1_Poller 0 0 ABS 0 - dist/default/debug\Clock.X.debug.o
__Heeprom_data 0 0 EEDATA 0 eeprom_data dist/default/debug\Clock.X.debug.o
__end_of_I2C1_SetBuffer 180E 0 CODE 0 text55 dist/default/debug\Clock.X.debug.o
I2C1_SetDataCompleteCallback@ptr 48 0 COMRAM 1 cstackCOMRAM dist/default/debug\Clock.X.debug.o
_PMD_Initialize 1862 0 CODE 0 text64 dist/default/debug\Clock.X.debug.o
__end_of_I2C1_MasterDisableIrq 19BE 0 CODE 0 text60 dist/default/debug\Clock.X.debug.o
_r0 CA 0 BANK0 1 bssBANK0 dist/default/debug\Clock.X.debug.o
_r1 C0 0 BANK0 1 bssBANK0 dist/default/debug\Clock.X.debug.o
__end_of_TMR0_StopTimer 19CC 0 CODE 0 text1 dist/default/debug\Clock.X.debug.o
rd2RegCompleteHandler@i2c1_master_example$F156@ptr 4A 0 COMRAM 1 cstackCOMRAM dist/default/debug\Clock.X.debug.o
__Lsmallconst E00 0 SMALLCONST 0 smallconst dist/default/debug\Clock.X.debug.o
_LATA F79 0 ABS 0 - dist/default/debug\Clock.X.debug.o
_LATB F7A 0 ABS 0 - dist/default/debug\Clock.X.debug.o
_LATC F7B 0 ABS 0 - dist/default/debug\Clock.X.debug.o
_LATD F7C 0 ABS 0 - dist/default/debug\Clock.X.debug.o
_LATE F7D 0 ABS 0 - dist/default/debug\Clock.X.debug.o
_LATF F7E 0 ABS 0 - dist/default/debug\Clock.X.debug.o
_LATG F7F 0 ABS 0 - dist/default/debug\Clock.X.debug.o
_LATH F80 0 ABS 0 - dist/default/debug\Clock.X.debug.o
_PMD0 E4C 0 ABS 0 - dist/default/debug\Clock.X.debug.o
_PMD1 E4D 0 ABS 0 - dist/default/debug\Clock.X.debug.o
_PMD2 E4E 0 ABS 0 - dist/default/debug\Clock.X.debug.o
_PMD3 E4F 0 ABS 0 - dist/default/debug\Clock.X.debug.o
_PMD4 E50 0 ABS 0 - dist/default/debug\Clock.X.debug.o
_PMD5 E51 0 ABS 0 - dist/default/debug\Clock.X.debug.o
_WPUA E91 0 ABS 0 - dist/default/debug\Clock.X.debug.o
_WPUB E99 0 ABS 0 - dist/default/debug\Clock.X.debug.o
_WPUC EA1 0 ABS 0 - dist/default/debug\Clock.X.debug.o
_WPUD EA6 0 ABS 0 - dist/default/debug\Clock.X.debug.o
_WPUE EAE 0 ABS 0 - dist/default/debug\Clock.X.debug.o
_WPUF EB3 0 ABS 0 - dist/default/debug\Clock.X.debug.o
_WPUG EBB 0 ABS 0 - dist/default/debug\Clock.X.debug.o
_WPUH EC0 0 ABS 0 - dist/default/debug\Clock.X.debug.o
___sp 0 0 STACK 2 stack C:\Users\swern\AppData\Local\Temp\sfbg.o
_lock 74 0 BANK0 1 bssBANK0 dist/default/debug\Clock.X.debug.o
_main 14A8 0 CODE 0 text0 dist/default/debug\Clock.X.debug.o
localtime@tm A8 0 BANK0 1 bssBANK0 dist/default/debug\Clock.X.debug.o
start 0 0 CODE 0 init C:\Users\swern\AppData\Local\Temp\sfbg.o
__size_of_main 0 0 ABS 0 - dist/default/debug\Clock.X.debug.o
I2C1_Close@returnValue 3F 0 COMRAM 1 cstackCOMRAM dist/default/debug\Clock.X.debug.o
__HbssCOMRAM 0 0 ABS 0 bssCOMRAM dist/default/debug\Clock.X.debug.o
_I2C1_MasterSendAck 19AC 0 CODE 0 text37 dist/default/debug\Clock.X.debug.o
__end_of_rdBlkRegCompleteHandler@i2c1_master_example$F179 153A 0 CODE 0 text43 dist/default/debug\Clock.X.debug.o
wr1RegCompleteHandler@p 4A 0 COMRAM 1 cstackCOMRAM dist/default/debug\Clock.X.debug.o
__size_of_I2C1_MasterSendTxData 0 0 ABS 0 - dist/default/debug\Clock.X.debug.o
__size_of_I2C1_SetDataCompleteCallback 0 0 ABS 0 - dist/default/debug\Clock.X.debug.o
__size_of_I2C1_DO_SEND_RESTART_READ 0 0 ABS 0 - dist/default/debug\Clock.X.debug.o
_I2C1_MasterDisableIrq 19B8 0 CODE 0 text60 dist/default/debug\Clock.X.debug.o
__end_of_wr2RegCompleteHandler 16BE 0 CODE 0 text48 dist/default/debug\Clock.X.debug.o
rdBlkRegCompleteHandler@i2c1_master_example$F179@ptr 4A 0 COMRAM 1 cstackCOMRAM dist/default/debug\Clock.X.debug.o
__Hpowerup 0 0 CODE 0 powerup dist/default/debug\Clock.X.debug.o
_I2C1_DO_IDLE 1954 0 CODE 0 text32 dist/default/debug\Clock.X.debug.o
_I2C1_DO_RCEN 194A 0 CODE 0 text27 dist/default/debug\Clock.X.debug.o
_I2C1_CallbackReturnReset 19D8 0 CODE 0 text41 dist/default/debug\Clock.X.debug.o
__end_of_I2C1_SetDataCompleteCallback 1862 0 CODE 0 text53 dist/default/debug\Clock.X.debug.o
_std_name DB 0 BANK0 1 bssBANK0 dist/default/debug\Clock.X.debug.o
__size_of_SYSTEM_Initialize 0 0 ABS 0 - dist/default/debug\Clock.X.debug.o
__HdataCOMRAM 0 0 ABS 0 dataCOMRAM dist/default/debug\Clock.X.debug.o
__end_of_I2C1_MasterStartRx 19D8 0 CODE 0 text40 dist/default/debug\Clock.X.debug.o
_dst_name D4 0 BANK0 1 bssBANK0 dist/default/debug\Clock.X.debug.o
__size_of_rd1RegCompleteHandler 0 0 ABS 0 - dist/default/debug\Clock.X.debug.o
__size_of_I2C1_MasterWaitForEvent 0 0 ABS 0 - dist/default/debug\Clock.X.debug.o
__accesstop 60 0 ABS 0 - C:\Users\swern\AppData\Local\Temp\sfbg.o
intlevel0 0 0 CODE 0 text C:\Users\swern\AppData\Local\Temp\sfbg.o
intlevel1 0 0 CODE 0 text C:\Users\swern\AppData\Local\Temp\sfbg.o
intlevel2 0 0 CODE 0 text C:\Users\swern\AppData\Local\Temp\sfbg.o
intlevel3 0 0 CODE 0 text C:\Users\swern\AppData\Local\Temp\sfbg.o
__LbssCOMRAM 0 0 ABS 0 bssCOMRAM dist/default/debug\Clock.X.debug.o
__size_of_I2C1_MasterIsNack 0 0 ABS 0 - dist/default/debug\Clock.X.debug.o
__end_of_I2C1_DO_TX_EMPTY 1364 0 CODE 0 text33 dist/default/debug\Clock.X.debug.o
__size_of_I2C1_DO_SEND_RESTART_WRITE 0 0 ABS 0 - dist/default/debug\Clock.X.debug.o
__LnvFARRAM 0 0 FARRAM 0 nvFARRAM dist/default/debug\Clock.X.debug.o
_I2C1_MasterGetRxData 19D0 0 CODE 0 text38 dist/default/debug\Clock.X.debug.o
__size_of_I2C1_DO_RX_NACK_STOP 0 0 ABS 0 - dist/default/debug\Clock.X.debug.o
_wr2RegCompleteHandler 168E 0 CODE 0 text48 dist/default/debug\Clock.X.debug.o
__end_of_rtcc_write 17CA 0 CODE 0 text6 dist/default/debug\Clock.X.debug.o
__Hifardata 0 0 CODE 0 ifardata dist/default/debug\Clock.X.debug.o
__end_of_PMD_Initialize 187E 0 CODE 0 text64 dist/default/debug\Clock.X.debug.o
__size_of_I2C1_DO_RX_ACK 0 0 ABS 0 - dist/default/debug\Clock.X.debug.o
__size_of_I2C1_DO_TX_EMPTY 0 0 ABS 0 - dist/default/debug\Clock.X.debug.o
__Hclrtext 0 0 ABS 0 clrtext dist/default/debug\Clock.X.debug.o
__pidataCOMRAM 19C4 0 CODE 0 idataCOMRAM dist/default/debug\Clock.X.debug.o
i2c_read1ByteRegister@address 51 0 COMRAM 1 cstackCOMRAM dist/default/debug\Clock.X.debug.o
__size_of_I2C1_DO_RX_NACK_RESTART 0 0 ABS 0 - dist/default/debug\Clock.X.debug.o
_rdBlkRegCompleteHandler 153A 0 CODE 0 text47 dist/default/debug\Clock.X.debug.o
_ANSELA E92 0 ABS 0 - dist/default/debug\Clock.X.debug.o
_ANSELB E9A 0 ABS 0 - dist/default/debug\Clock.X.debug.o
_ANSELD EA7 0 ABS 0 - dist/default/debug\Clock.X.debug.o
_ANSELE EAF 0 ABS 0 - dist/default/debug\Clock.X.debug.o
_ANSELF EB4 0 ABS 0 - dist/default/debug\Clock.X.debug.o
_ANSELG EBC 0 ABS 0 - dist/default/debug\Clock.X.debug.o
_rdBlkRegCompleteHandler@i2c1_master_example$F179 14F6 0 CODE 0 text43 dist/default/debug\Clock.X.debug.o
__end_of_rtc6_Initialize 12E8 0 CODE 0 text5 dist/default/debug\Clock.X.debug.o
__size_of_I2C1_Initialize 0 0 ABS 0 - dist/default/debug\Clock.X.debug.o
__size_of_I2C1_MasterFsm 0 0 ABS 0 - dist/default/debug\Clock.X.debug.o
__end_of_I2C1_DO_RX_NACK_STOP 1976 0 CODE 0 text21 dist/default/debug\Clock.X.debug.o
_I2C1_MasterEnableRestart 19E4 0 CODE 0 text57 dist/default/debug\Clock.X.debug.o
___inthi_sp 0 0 STACK 2 stack C:\Users\swern\AppData\Local\Temp\sfbg.o
___intlo_sp 0 0 STACK 2 stack C:\Users\swern\AppData\Local\Temp\sfbg.o
__size_of_I2C1_DO_IDLE 0 0 ABS 0 - dist/default/debug\Clock.X.debug.o
__size_of_I2C1_DO_RCEN 0 0 ABS 0 - dist/default/debug\Clock.X.debug.o
__end_of_rdBlkRegCompleteHandler 157E 0 CODE 0 text47 dist/default/debug\Clock.X.debug.o
__LdataCOMRAM 0 0 ABS 0 dataCOMRAM dist/default/debug\Clock.X.debug.o
_I2C1_MasterStartRx 19D4 0 CODE 0 text40 dist/default/debug\Clock.X.debug.o
__size_of_I2C1_Close 0 0 ABS 0 - dist/default/debug\Clock.X.debug.o
__size_of_I2C1_DO_RX 0 0 ABS 0 - dist/default/debug\Clock.X.debug.o
__size_of_I2C1_DO_TX 0 0 ABS 0 - dist/default/debug\Clock.X.debug.o
__Hintcode_body 0 0 ABS 0 intcode_body dist/default/debug\Clock.X.debug.o
rd2RegCompleteHandler@p 4A 0 COMRAM 1 cstackCOMRAM dist/default/debug\Clock.X.debug.o
__size_of_I2C1_MasterSetIrq 0 0 ABS 0 - dist/default/debug\Clock.X.debug.o
rd1RegCompleteHandler@i2c1_master_example$F145@ptr 4A 0 COMRAM 1 cstackCOMRAM dist/default/debug\Clock.X.debug.o
__Lintsave_regs 0 0 BIGRAM 1 intsave_regs dist/default/debug\Clock.X.debug.o
wr2RegCompleteHandler@i2c1_master_example$F168@ptr 4A 0 COMRAM 1 cstackCOMRAM dist/default/debug\Clock.X.debug.o
__end_of___month_to_secs@secs_through_month E31 0 SMALLCONST 0 smallconst dist/default/debug\Clock.X.debug.o
__end_of_I2C1_MasterOpen 17EC 0 CODE 0 text12 dist/default/debug\Clock.X.debug.o
__end_of_I2C1_MasterStop 19E4 0 CODE 0 text56 dist/default/debug\Clock.X.debug.o
_I2C1_DO_SEND_RESTART 1986 0 CODE 0 text24 dist/default/debug\Clock.X.debug.o
__end_of___secs_to_tm@days_in_month E6D 0 SMALLCONST 0 smallconst dist/default/debug\Clock.X.debug.o
__Hmediumconst 0 0 MEDIUMCONST 0 mediumconst dist/default/debug\Clock.X.debug.o
__size_of_I2C1_MasterOperation 0 0 ABS 0 - dist/default/debug\Clock.X.debug.o
__Hintcodelo 0 0 CODE 0 intcodelo dist/default/debug\Clock.X.debug.o
_I2C1_DO_SEND_RESTART_WRITE 198E 0 CODE 0 text25 dist/default/debug\Clock.X.debug.o
__end_of_I2C1_DO_IDLE 195E 0 CODE 0 text32 dist/default/debug\Clock.X.debug.o
__end_of_I2C1_DO_RCEN 1954 0 CODE 0 text27 dist/default/debug\Clock.X.debug.o
_INLVLA E8E 0 ABS 0 - dist/default/debug\Clock.X.debug.o
_INLVLB E96 0 ABS 0 - dist/default/debug\Clock.X.debug.o
_INLVLC E9E 0 ABS 0 - dist/default/debug\Clock.X.debug.o
_INLVLD EA3 0 ABS 0 - dist/default/debug\Clock.X.debug.o
_INLVLE EAB 0 ABS 0 - dist/default/debug\Clock.X.debug.o
_INLVLF EB0 0 ABS 0 - dist/default/debug\Clock.X.debug.o
_INLVLG EB8 0 ABS 0 - dist/default/debug\Clock.X.debug.o
_INLVLH EBD 0 ABS 0 - dist/default/debug\Clock.X.debug.o
I2C1_MasterSendTxData@data 3F 0 COMRAM 1 cstackCOMRAM dist/default/debug\Clock.X.debug.o
__end_of_rtcc_read 1924 0 CODE 0 text8 dist/default/debug\Clock.X.debug.o
__size_of_rtcc_read 0 0 ABS 0 - dist/default/debug\Clock.X.debug.o
__end_of_I2C1_MasterOperation 15C0 0 CODE 0 text14 dist/default/debug\Clock.X.debug.o
__LidataCOMRAM 0 0 ABS 0 idataCOMRAM dist/default/debug\Clock.X.debug.o
__size_of_I2C1_DO_SEND_STOP 0 0 ABS 0 - dist/default/debug\Clock.X.debug.o
__size_of_I2C1_DO_SEND_ADR_READ 0 0 ABS 0 - dist/default/debug\Clock.X.debug.o
_dst_off 78 0 BANK0 1 bssBANK0 dist/default/debug\Clock.X.debug.o
__Lintcodelo 0 0 CODE 0 intcodelo dist/default/debug\Clock.X.debug.o
_I2C1_DO_SEND_RESTART_READ 1996 0 CODE 0 text26 dist/default/debug\Clock.X.debug.o
_PIN_MANAGER_Initialize F38 0 CODE 0 text65 dist/default/debug\Clock.X.debug.o
_rtc6_Initialize 126C 0 CODE 0 text5 dist/default/debug\Clock.X.debug.o
start_initialization 15C0 0 CODE 0 cinit dist/default/debug\Clock.X.debug.o
_ODCONA E90 0 ABS 0 - dist/default/debug\Clock.X.debug.o
_ODCONB E98 0 ABS 0 - dist/default/debug\Clock.X.debug.o
_ODCONC EA0 0 ABS 0 - dist/default/debug\Clock.X.debug.o
_ODCOND EA5 0 ABS 0 - dist/default/debug\Clock.X.debug.o
_ODCONE EAD 0 ABS 0 - dist/default/debug\Clock.X.debug.o
_ODCONF EB2 0 ABS 0 - dist/default/debug\Clock.X.debug.o
_ODCONG EBA 0 ABS 0 - dist/default/debug\Clock.X.debug.o
_ODCONH EBF 0 ABS 0 - dist/default/debug\Clock.X.debug.o
__end_of_i2c_write1ByteRegister 13DA 0 CODE 0 text7 dist/default/debug\Clock.X.debug.o
_OSCFRQ E49 0 ABS 0 - dist/default/debug\Clock.X.debug.o
__HnvFARRAM 0 0 FARRAM 0 nvFARRAM dist/default/debug\Clock.X.debug.o
_rtcc_read 1916 0 CODE 0 text8 dist/default/debug\Clock.X.debug.o
_I2C1_DO_SEND_ADR_WRITE 1924 0 CODE 0 text30 dist/default/debug\Clock.X.debug.o
___rparam_used 1 0 ABS 0 - dist/default/debug\Clock.X.debug.o
__size_of_I2C1_CallbackReturnReset 0 0 ABS 0 - dist/default/debug\Clock.X.debug.o
_RC3PPS E65 0 ABS 0 - dist/default/debug\Clock.X.debug.o
_RC5PPS E67 0 ABS 0 - dist/default/debug\Clock.X.debug.o
rdBlkRegCompleteHandler@p 4A 0 COMRAM 1 cstackCOMRAM dist/default/debug\Clock.X.debug.o
__end_of_SYSTEM_Initialize 1898 0 CODE 0 text4 dist/default/debug\Clock.X.debug.o
_I2C1_MasterOpen 17CA 0 CODE 0 text12 dist/default/debug\Clock.X.debug.o
_I2C1_MasterStop 19E0 0 CODE 0 text56 dist/default/debug\Clock.X.debug.o
__end_of_rd2RegCompleteHandler 16EE 0 CODE 0 text49 dist/default/debug\Clock.X.debug.o
I2C1_CallbackReturnReset@funPtr 4A 0 COMRAM 1 cstackCOMRAM dist/default/debug\Clock.X.debug.o
_T0CON0 FD5 0 ABS 0 - dist/default/debug\Clock.X.debug.o
_T0CON1 FD6 0 ABS 0 - dist/default/debug\Clock.X.debug.o
_STATUS FD8 0 ABS 0 - dist/default/debug\Clock.X.debug.o
_I2C1_Poller 182A 0 CODE 0 text15 dist/default/debug\Clock.X.debug.o
I2C1_SetCallback@idx 44 0 COMRAM 1 cstackCOMRAM dist/default/debug\Clock.X.debug.o
I2C1_SetCallback@ptr 42 0 COMRAM 1 cstackCOMRAM dist/default/debug\Clock.X.debug.o
__end_of_I2C1_MasterIsNack 18F0 0 CODE 0 text35 dist/default/debug\Clock.X.debug.o
__size_of_I2C1_MasterSendNack 0 0 ABS 0 - dist/default/debug\Clock.X.debug.o
_I2C1_Status 1 0 COMRAM 1 bssCOMRAM dist/default/debug\Clock.X.debug.o
__size_of_wr1RegCompleteHandler@i2c1_master_example$F162 0 0 ABS 0 - dist/default/debug\Clock.X.debug.o
wr2RegCompleteHandler@p 4A 0 COMRAM 1 cstackCOMRAM dist/default/debug\Clock.X.debug.o
_rd2RegCompleteHandler 16BE 0 CODE 0 text49 dist/default/debug\Clock.X.debug.o
__Hbank0 0 0 ABS 0 bank0 dist/default/debug\Clock.X.debug.o
__Hbank1 0 0 ABS 0 bank1 dist/default/debug\Clock.X.debug.o
__Hbank2 0 0 ABS 0 bank2 dist/default/debug\Clock.X.debug.o
__Hbank3 0 0 ABS 0 bank3 dist/default/debug\Clock.X.debug.o
__Hbank4 0 0 ABS 0 bank4 dist/default/debug\Clock.X.debug.o
__Hbank5 0 0 ABS 0 bank5 dist/default/debug\Clock.X.debug.o
__Hbank6 0 0 ABS 0 bank6 dist/default/debug\Clock.X.debug.o
__Hbank7 0 0 ABS 0 bank7 dist/default/debug\Clock.X.debug.o
__Hbank8 0 0 ABS 0 bank8 dist/default/debug\Clock.X.debug.o
__Hbank9 0 0 ABS 0 bank9 dist/default/debug\Clock.X.debug.o
__Hcinit 0 0 ABS 0 cinit dist/default/debug\Clock.X.debug.o
__Hconst 0 0 CONST 0 const dist/default/debug\Clock.X.debug.o
__Hidata 0 0 CODE 0 idata dist/default/debug\Clock.X.debug.o
__Hidloc 200010 0 IDLOC 5 idloc dist/default/debug\Clock.X.debug.o
__Hnvbit 0 0 COMRAM 1 nvbit dist/default/debug\Clock.X.debug.o
__Hparam 0 0 COMRAM 1 rparam dist/default/debug\Clock.X.debug.o
i2c_write1ByteRegister@address 52 0 COMRAM 1 cstackCOMRAM dist/default/debug\Clock.X.debug.o
__size_of_OSCILLATOR_Initialize 0 0 ABS 0 - dist/default/debug\Clock.X.debug.o
__Hrdata 0 0 COMRAM 1 rdata dist/default/debug\Clock.X.debug.o
wr1RegCompleteHandler@i2c1_master_example$F162@ptr 4A 0 COMRAM 1 cstackCOMRAM dist/default/debug\Clock.X.debug.o
__end_of_wr1RegCompleteHandler 174E 0 CODE 0 text51 dist/default/debug\Clock.X.debug.o
__Hstack 0 0 STACK 2 stack dist/default/debug\Clock.X.debug.o
__Htext0 0 0 ABS 0 text0 dist/default/debug\Clock.X.debug.o
__Htext1 0 0 ABS 0 text1 dist/default/debug\Clock.X.debug.o
__Htext2 0 0 ABS 0 text2 dist/default/debug\Clock.X.debug.o
__Htext3 0 0 ABS 0 text3 dist/default/debug\Clock.X.debug.o
__Htext4 0 0 ABS 0 text4 dist/default/debug\Clock.X.debug.o
__Htext5 0 0 ABS 0 text5 dist/default/debug\Clock.X.debug.o
__Htext6 0 0 ABS 0 text6 dist/default/debug\Clock.X.debug.o
__Htext7 0 0 ABS 0 text7 dist/default/debug\Clock.X.debug.o
__Htext8 0 0 ABS 0 text8 dist/default/debug\Clock.X.debug.o
__Htext9 0 0 ABS 0 text9 dist/default/debug\Clock.X.debug.o
_I2C1_SetAddressNackCallback 180E 0 CODE 0 text10 dist/default/debug\Clock.X.debug.o
__size_of_wr2RegCompleteHandler@i2c1_master_example$F168 0 0 ABS 0 - dist/default/debug\Clock.X.debug.o
__Hbank10 0 0 ABS 0 bank10 dist/default/debug\Clock.X.debug.o
__Hbank11 0 0 ABS 0 bank11 dist/default/debug\Clock.X.debug.o
__Hbank12 0 0 ABS 0 bank12 dist/default/debug\Clock.X.debug.o
__Hbank13 0 0 ABS 0 bank13 dist/default/debug\Clock.X.debug.o
__Hbigbss 0 0 BIGRAM 1 bigbss dist/default/debug\Clock.X.debug.o
__Hbigram 0 0 ABS 0 bigram dist/default/debug\Clock.X.debug.o
__smallconst E00 0 SMALLCONST 0 smallconst C:\Users\swern\AppData\Local\Temp\sfbg.o
__Hcomram 0 0 ABS 0 comram dist/default/debug\Clock.X.debug.o
__Hconfig 30000C 0 CONFIG 4 config dist/default/debug\Clock.X.debug.o
__size_of_I2C1_MasterSendAck 0 0 ABS 0 - dist/default/debug\Clock.X.debug.o
__size_of_I2C1_MasterEnableRestart 0 0 ABS 0 - dist/default/debug\Clock.X.debug.o
I2C1_MasterOperation@read 4E 0 COMRAM 1 cstackCOMRAM dist/default/debug\Clock.X.debug.o
_wr1RegCompleteHandler@i2c1_master_example$F162 15FE 0 CODE 0 text44 dist/default/debug\Clock.X.debug.o
__size_of_TMR0_HasOverflowOccured 0 0 ABS 0 - dist/default/debug\Clock.X.debug.o
__Lbank0 0 0 ABS 0 bank0 dist/default/debug\Clock.X.debug.o
__Lbank1 0 0 ABS 0 bank1 dist/default/debug\Clock.X.debug.o
__Lbank2 0 0 ABS 0 bank2 dist/default/debug\Clock.X.debug.o
__Lbank3 0 0 ABS 0 bank3 dist/default/debug\Clock.X.debug.o
__Lbank4 0 0 ABS 0 bank4 dist/default/debug\Clock.X.debug.o
__Lbank5 0 0 ABS 0 bank5 dist/default/debug\Clock.X.debug.o
__Lbank6 0 0 ABS 0 bank6 dist/default/debug\Clock.X.debug.o
__Lbank7 0 0 ABS 0 bank7 dist/default/debug\Clock.X.debug.o
__Lbank8 0 0 ABS 0 bank8 dist/default/debug\Clock.X.debug.o
__Lbank9 0 0 ABS 0 bank9 dist/default/debug\Clock.X.debug.o
__Lcinit 0 0 ABS 0 cinit dist/default/debug\Clock.X.debug.o
__Lconst 0 0 CONST 0 const dist/default/debug\Clock.X.debug.o
__Lidata 0 0 CODE 0 idata dist/default/debug\Clock.X.debug.o
__Lidloc 0 0 IDLOC 5 idloc dist/default/debug\Clock.X.debug.o
__Lnvbit 0 0 COMRAM 1 nvbit dist/default/debug\Clock.X.debug.o
__Lparam 0 0 COMRAM 1 rparam dist/default/debug\Clock.X.debug.o
__Lrdata 0 0 COMRAM 1 rdata dist/default/debug\Clock.X.debug.o
__Lstack 0 0 STACK 2 stack dist/default/debug\Clock.X.debug.o
__Ltext0 0 0 ABS 0 text0 dist/default/debug\Clock.X.debug.o
__Ltext1 0 0 ABS 0 text1 dist/default/debug\Clock.X.debug.o
__Ltext2 0 0 ABS 0 text2 dist/default/debug\Clock.X.debug.o
__Ltext3 0 0 ABS 0 text3 dist/default/debug\Clock.X.debug.o
__Ltext4 0 0 ABS 0 text4 dist/default/debug\Clock.X.debug.o
__Ltext5 0 0 ABS 0 text5 dist/default/debug\Clock.X.debug.o
__Ltext6 0 0 ABS 0 text6 dist/default/debug\Clock.X.debug.o
__Ltext7 0 0 ABS 0 text7 dist/default/debug\Clock.X.debug.o
__Ltext8 0 0 ABS 0 text8 dist/default/debug\Clock.X.debug.o
__Ltext9 0 0 ABS 0 text9 dist/default/debug\Clock.X.debug.o
__size_of_I2C1_DO_ADDRESS_NACK 0 0 ABS 0 - dist/default/debug\Clock.X.debug.o
__Hfarbss 0 0 FARRAM 0 farbss dist/default/debug\Clock.X.debug.o
__end_of_I2C1_MasterSetIrq 19AC 0 CODE 0 text34 dist/default/debug\Clock.X.debug.o
__Lintcode_body 0 0 ABS 0 intcode_body dist/default/debug\Clock.X.debug.o
_wr1RegCompleteHandler 171E 0 CODE 0 text51 dist/default/debug\Clock.X.debug.o
_wr2RegCompleteHandler@i2c1_master_example$F168 174E 0 CODE 0 text52 dist/default/debug\Clock.X.debug.o
__Habs1 0 0 ABS 0 abs1 dist/default/debug\Clock.X.debug.o
__Hdata 0 0 ABS 0 data dist/default/debug\Clock.X.debug.o
__Hinit 4 0 CODE 0 init dist/default/debug\Clock.X.debug.o
__Hrbit 0 0 COMRAM 1 rbit dist/default/debug\Clock.X.debug.o
__Hrbss 0 0 COMRAM 1 rbss dist/default/debug\Clock.X.debug.o
__Htemp 0 0 COMRAM 1 temp dist/default/debug\Clock.X.debug.o
__Htext 0 0 ABS 0 text dist/default/debug\Clock.X.debug.o
__Labs1 0 0 ABS 0 abs1 dist/default/debug\Clock.X.debug.o
__Ldata 0 0 ABS 0 data dist/default/debug\Clock.X.debug.o
__Linit 0 0 CODE 0 init dist/default/debug\Clock.X.debug.o
__Lrbit 0 0 COMRAM 1 rbit dist/default/debug\Clock.X.debug.o
__Lrbss 0 0 COMRAM 1 rbss dist/default/debug\Clock.X.debug.o
__Ltemp 0 0 COMRAM 1 temp dist/default/debug\Clock.X.debug.o
__Ltext 0 0 ABS 0 text dist/default/debug\Clock.X.debug.o
__size_of_I2C1_SetBuffer 0 0 ABS 0 - dist/default/debug\Clock.X.debug.o
__size_of_rtcc_write 0 0 ABS 0 - dist/default/debug\Clock.X.debug.o
_SSP1CON1 F95 0 ABS 0 - dist/default/debug\Clock.X.debug.o
_SSP1CON2 F96 0 ABS 0 - dist/default/debug\Clock.X.debug.o
_SSP1STAT F94 0 ABS 0 - dist/default/debug\Clock.X.debug.o
i2c_read1ByteRegister@d2 55 0 COMRAM 1 cstackCOMRAM dist/default/debug\Clock.X.debug.o
__size_of_rd1RegCompleteHandler@i2c1_master_example$F145 0 0 ABS 0 - dist/default/debug\Clock.X.debug.o
__HcstackCOMRAM 0 0 ABS 0 cstackCOMRAM dist/default/debug\Clock.X.debug.o
rtc6_Initialize@reg 58 0 COMRAM 1 cstackCOMRAM dist/default/debug\Clock.X.debug.o
__size_of_TMR0_StopTimer 0 0 ABS 0 - dist/default/debug\Clock.X.debug.o
_I2C1_MasterSendNack 19B2 0 CODE 0 text39 dist/default/debug\Clock.X.debug.o
__Hintret 0 0 ABS 0 intret dist/default/debug\Clock.X.debug.o
__Hirdata 0 0 CODE 0 irdata dist/default/debug\Clock.X.debug.o
__S0 19F0 0 ABS 0 - dist/default/debug\Clock.X.debug.o
__S1 E2 0 ABS 0 - dist/default/debug\Clock.X.debug.o
__S2 0 0 ABS 0 - dist/default/debug\Clock.X.debug.o
__S4 0 0 ABS 0 - dist/default/debug\Clock.X.debug.o
__S5 0 0 ABS 0 - dist/default/debug\Clock.X.debug.o
__size_of_rd2RegCompleteHandler@i2c1_master_example$F156 0 0 ABS 0 - dist/default/debug\Clock.X.debug.o
__end_of_I2C1_DO_ADDRESS_NACK 1444 0 CODE 0 text18 dist/default/debug\Clock.X.debug.o
__size_of_rtc6_Initialize 0 0 ABS 0 - dist/default/debug\Clock.X.debug.o
___tzname 80 0 BANK0 1 bssBANK0 dist/default/debug\Clock.X.debug.o
__size_of_I2C1_MasterDisableIrq 0 0 ABS 0 - dist/default/debug\Clock.X.debug.o
_I2C1_CallbackReturnStop 19DC 0 CODE 0 text42 dist/default/debug\Clock.X.debug.o
__end_of_I2C1_CallbackReturnReset 19DC 0 CODE 0 text41 dist/default/debug\Clock.X.debug.o
I2C1_Open@address 3F 0 COMRAM 1 cstackCOMRAM dist/default/debug\Clock.X.debug.o
_rd1RegCompleteHandler@i2c1_master_example$F145 165E 0 CODE 0 text46 dist/default/debug\Clock.X.debug.o
__HidataCOMRAM 0 0 ABS 0 idataCOMRAM dist/default/debug\Clock.X.debug.o
__end_of_I2C1_DO_SEND_STOP 1986 0 CODE 0 text23 dist/default/debug\Clock.X.debug.o
__Lbigdata 0 0 BIGRAM 1 bigdata dist/default/debug\Clock.X.debug.o
__end_of_I2C1_CallbackReturnStop 19E0 0 CODE 0 text42 dist/default/debug\Clock.X.debug.o
__Hnvrram 0 0 COMRAM 1 nvrram dist/default/debug\Clock.X.debug.o
_I2C1_DO_RESET 1940 0 CODE 0 text19 dist/default/debug\Clock.X.debug.o
_SYSTEM_Initialize 187E 0 CODE 0 text4 dist/default/debug\Clock.X.debug.o
__size_of_I2C1_MasterOpen 0 0 ABS 0 - dist/default/debug\Clock.X.debug.o
__size_of_I2C1_MasterStop 0 0 ABS 0 - dist/default/debug\Clock.X.debug.o
_rd2RegCompleteHandler@i2c1_master_example$F156 162E 0 CODE 0 text45 dist/default/debug\Clock.X.debug.o
__end_of_i2c_read1ByteRegister 10A2 0 CODE 0 text9 dist/default/debug\Clock.X.debug.o
_I2C1_MasterIsNack 18DC 0 CODE 0 text35 dist/default/debug\Clock.X.debug.o
__Lintentry 0 0 ABS 0 intentry dist/default/debug\Clock.X.debug.o
__Hramtop E00 0 RAM 0 ramtop dist/default/debug\Clock.X.debug.o
__size_of_wr2RegCompleteHandler 0 0 ABS 0 - dist/default/debug\Clock.X.debug.o
__Hrparam 0 0 COMRAM 1 rparam dist/default/debug\Clock.X.debug.o
__size_of_I2C1_MasterStartRx 0 0 ABS 0 - dist/default/debug\Clock.X.debug.o
__activetblptr 3 0 ABS 0 - dist/default/debug\Clock.X.debug.o
__Hstruct 0 0 COMRAM 1 struct dist/default/debug\Clock.X.debug.o
__LbssBANK0 0 0 ABS 0 bssBANK0 dist/default/debug\Clock.X.debug.o
__Htext10 0 0 ABS 0 text10 dist/default/debug\Clock.X.debug.o
__Htext11 0 0 ABS 0 text11 dist/default/debug\Clock.X.debug.o
__Htext12 0 0 ABS 0 text12 dist/default/debug\Clock.X.debug.o
__Htext13 0 0 ABS 0 text13 dist/default/debug\Clock.X.debug.o
__Htext14 0 0 ABS 0 text14 dist/default/debug\Clock.X.debug.o
__Htext15 0 0 ABS 0 text15 dist/default/debug\Clock.X.debug.o
__Htext16 0 0 ABS 0 text16 dist/default/debug\Clock.X.debug.o
__Htext17 0 0 ABS 0 text17 dist/default/debug\Clock.X.debug.o
__Htext18 0 0 ABS 0 text18 dist/default/debug\Clock.X.debug.o
__Htext19 0 0 ABS 0 text19 dist/default/debug\Clock.X.debug.o
__Htext20 0 0 ABS 0 text20 dist/default/debug\Clock.X.debug.o
__Htext21 0 0 ABS 0 text21 dist/default/debug\Clock.X.debug.o
__Htext22 0 0 ABS 0 text22 dist/default/debug\Clock.X.debug.o
__Htext23 0 0 ABS 0 text23 dist/default/debug\Clock.X.debug.o
__Htext24 0 0 ABS 0 text24 dist/default/debug\Clock.X.debug.o
__Htext25 0 0 ABS 0 text25 dist/default/debug\Clock.X.debug.o
__Htext26 0 0 ABS 0 text26 dist/default/debug\Clock.X.debug.o
__Htext27 0 0 ABS 0 text27 dist/default/debug\Clock.X.debug.o
__Htext28 0 0 ABS 0 text28 dist/default/debug\Clock.X.debug.o
__Htext29 0 0 ABS 0 text29 dist/default/debug\Clock.X.debug.o
__Htext30 0 0 ABS 0 text30 dist/default/debug\Clock.X.debug.o
__Htext31 0 0 ABS 0 text31 dist/default/debug\Clock.X.debug.o
__Htext32 0 0 ABS 0 text32 dist/default/debug\Clock.X.debug.o
__Htext33 0 0 ABS 0 text33 dist/default/debug\Clock.X.debug.o
__Htext34 0 0 ABS 0 text34 dist/default/debug\Clock.X.debug.o
__Htext35 0 0 ABS 0 text35 dist/default/debug\Clock.X.debug.o
__Htext36 0 0 ABS 0 text36 dist/default/debug\Clock.X.debug.o
__Htext37 0 0 ABS 0 text37 dist/default/debug\Clock.X.debug.o
__Htext38 0 0 ABS 0 text38 dist/default/debug\Clock.X.debug.o
__Htext39 0 0 ABS 0 text39 dist/default/debug\Clock.X.debug.o
__Htext40 0 0 ABS 0 text40 dist/default/debug\Clock.X.debug.o
__Htext41 0 0 ABS 0 text41 dist/default/debug\Clock.X.debug.o
__Htext42 0 0 ABS 0 text42 dist/default/debug\Clock.X.debug.o
__Htext43 0 0 ABS 0 text43 dist/default/debug\Clock.X.debug.o
__Htext44 0 0 ABS 0 text44 dist/default/debug\Clock.X.debug.o
__Htext45 0 0 ABS 0 text45 dist/default/debug\Clock.X.debug.o
__Htext46 0 0 ABS 0 text46 dist/default/debug\Clock.X.debug.o
__Htext47 0 0 ABS 0 text47 dist/default/debug\Clock.X.debug.o
__Htext48 0 0 ABS 0 text48 dist/default/debug\Clock.X.debug.o
__Htext49 0 0 ABS 0 text49 dist/default/debug\Clock.X.debug.o
__Htext50 0 0 ABS 0 text50 dist/default/debug\Clock.X.debug.o
__Htext51 0 0 ABS 0 text51 dist/default/debug\Clock.X.debug.o
__Htext52 0 0 ABS 0 text52 dist/default/debug\Clock.X.debug.o
__Htext53 0 0 ABS 0 text53 dist/default/debug\Clock.X.debug.o
__Htext54 0 0 ABS 0 text54 dist/default/debug\Clock.X.debug.o
__Htext55 0 0 ABS 0 text55 dist/default/debug\Clock.X.debug.o
__Htext56 0 0 ABS 0 text56 dist/default/debug\Clock.X.debug.o
__Htext57 0 0 ABS 0 text57 dist/default/debug\Clock.X.debug.o
__Htext58 0 0 ABS 0 text58 dist/default/debug\Clock.X.debug.o
__Htext59 0 0 ABS 0 text59 dist/default/debug\Clock.X.debug.o
__Htext60 0 0 ABS 0 text60 dist/default/debug\Clock.X.debug.o
__Htext61 0 0 ABS 0 text61 dist/default/debug\Clock.X.debug.o
__Htext62 0 0 ABS 0 text62 dist/default/debug\Clock.X.debug.o
__Htext63 0 0 ABS 0 text63 dist/default/debug\Clock.X.debug.o
__Htext64 0 0 ABS 0 text64 dist/default/debug\Clock.X.debug.o
__Htext65 0 0 ABS 0 text65 dist/default/debug\Clock.X.debug.o
__Htext66 0 0 ABS 0 text66 dist/default/debug\Clock.X.debug.o
__Htext67 0 0 ABS 0 text67 dist/default/debug\Clock.X.debug.o
__Htext68 0 0 ABS 0 text68 dist/default/debug\Clock.X.debug.o
rtcc_read@addr 56 0 COMRAM 1 cstackCOMRAM dist/default/debug\Clock.X.debug.o
__size_of_PMD_Initialize 0 0 ABS 0 - dist/default/debug\Clock.X.debug.o
_PIE3bits E2C 0 ABS 0 - dist/default/debug\Clock.X.debug.o
_i2c_read1ByteRegister FF0 0 CODE 0 text9 dist/default/debug\Clock.X.debug.o
I2C1_SetDataCompleteCallback@cb 45 0 COMRAM 1 cstackCOMRAM dist/default/debug\Clock.X.debug.o
__ptext10 180E 0 CODE 0 text10 dist/default/debug\Clock.X.debug.o
__ptext11 1148 0 CODE 0 text11 dist/default/debug\Clock.X.debug.o
__ptext12 17CA 0 CODE 0 text12 dist/default/debug\Clock.X.debug.o
__ptext13 195E 0 CODE 0 text13 dist/default/debug\Clock.X.debug.o
__ptext14 157E 0 CODE 0 text14 dist/default/debug\Clock.X.debug.o
__ptext15 182A 0 CODE 0 text15 dist/default/debug\Clock.X.debug.o
__ptext16 1904 0 CODE 0 text16 dist/default/debug\Clock.X.debug.o
__ptext17 1444 0 CODE 0 text17 dist/default/debug\Clock.X.debug.o
__ptext18 13DA 0 CODE 0 text18 dist/default/debug\Clock.X.debug.o
__ptext19 1940 0 CODE 0 text19 dist/default/debug\Clock.X.debug.o
__ptext20 1966 0 CODE 0 text20 dist/default/debug\Clock.X.debug.o
__ptext21 196E 0 CODE 0 text21 dist/default/debug\Clock.X.debug.o
__ptext22 1976 0 CODE 0 text22 dist/default/debug\Clock.X.debug.o
__ptext23 197E 0 CODE 0 text23 dist/default/debug\Clock.X.debug.o
__ptext24 1986 0 CODE 0 text24 dist/default/debug\Clock.X.debug.o
__ptext25 198E 0 CODE 0 text25 dist/default/debug\Clock.X.debug.o
__ptext26 1996 0 CODE 0 text26 dist/default/debug\Clock.X.debug.o
__ptext27 194A 0 CODE 0 text27 dist/default/debug\Clock.X.debug.o
__ptext28 10A2 0 CODE 0 text28 dist/default/debug\Clock.X.debug.o
__ptext29 E74 0 CODE 0 text29 dist/default/debug\Clock.X.debug.o
__ptext30 1924 0 CODE 0 text30 dist/default/debug\Clock.X.debug.o
__ptext31 1932 0 CODE 0 text31 dist/default/debug\Clock.X.debug.o
__ptext32 1954 0 CODE 0 text32 dist/default/debug\Clock.X.debug.o
__ptext33 12E8 0 CODE 0 text33 dist/default/debug\Clock.X.debug.o
__ptext34 19A6 0 CODE 0 text34 dist/default/debug\Clock.X.debug.o
__ptext35 18DC 0 CODE 0 text35 dist/default/debug\Clock.X.debug.o
__ptext36 199E 0 CODE 0 text36 dist/default/debug\Clock.X.debug.o
__ptext37 19AC 0 CODE 0 text37 dist/default/debug\Clock.X.debug.o
__ptext38 19D0 0 CODE 0 text38 dist/default/debug\Clock.X.debug.o
__ptext39 19B2 0 CODE 0 text39 dist/default/debug\Clock.X.debug.o
__ptext40 19D4 0 CODE 0 text40 dist/default/debug\Clock.X.debug.o
__ptext41 19D8 0 CODE 0 text41 dist/default/debug\Clock.X.debug.o
__ptext42 19DC 0 CODE 0 text42 dist/default/debug\Clock.X.debug.o
__ptext43 14F6 0 CODE 0 text43 dist/default/debug\Clock.X.debug.o
__ptext44 15FE 0 CODE 0 text44 dist/default/debug\Clock.X.debug.o
__ptext45 162E 0 CODE 0 text45 dist/default/debug\Clock.X.debug.o
__ptext46 165E 0 CODE 0 text46 dist/default/debug\Clock.X.debug.o
__ptext47 153A 0 CODE 0 text47 dist/default/debug\Clock.X.debug.o
__ptext48 168E 0 CODE 0 text48 dist/default/debug\Clock.X.debug.o
__ptext49 16BE 0 CODE 0 text49 dist/default/debug\Clock.X.debug.o
__ptext50 16EE 0 CODE 0 text50 dist/default/debug\Clock.X.debug.o
__ptext51 171E 0 CODE 0 text51 dist/default/debug\Clock.X.debug.o
__ptext52 174E 0 CODE 0 text52 dist/default/debug\Clock.X.debug.o
__ptext53 1846 0 CODE 0 text53 dist/default/debug\Clock.X.debug.o
__ptext54 11E8 0 CODE 0 text54 dist/default/debug\Clock.X.debug.o
__ptext55 17EC 0 CODE 0 text55 dist/default/debug\Clock.X.debug.o
__ptext56 19E0 0 CODE 0 text56 dist/default/debug\Clock.X.debug.o
__ptext57 19E4 0 CODE 0 text57 dist/default/debug\Clock.X.debug.o
__ptext58 19E8 0 CODE 0 text58 dist/default/debug\Clock.X.debug.o
__ptext59 177E 0 CODE 0 text59 dist/default/debug\Clock.X.debug.o
__ptext60 19B8 0 CODE 0 text60 dist/default/debug\Clock.X.debug.o
__ptext61 19EC 0 CODE 0 text61 dist/default/debug\Clock.X.debug.o
__ptext62 19BE 0 CODE 0 text62 dist/default/debug\Clock.X.debug.o
__ptext63 18C6 0 CODE 0 text63 dist/default/debug\Clock.X.debug.o
__ptext64 1862 0 CODE 0 text64 dist/default/debug\Clock.X.debug.o
__ptext65 F38 0 CODE 0 text65 dist/default/debug\Clock.X.debug.o
__ptext66 1898 0 CODE 0 text66 dist/default/debug\Clock.X.debug.o
__ptext67 18F0 0 CODE 0 text67 dist/default/debug\Clock.X.debug.o
__ptext68 0 0 CODE 0 text68 dist/default/debug\Clock.X.debug.o
_I2C1_DO_RX_ACK 1976 0 CODE 0 text22 dist/default/debug\Clock.X.debug.o
__end_of_I2C1_MasterEnableRestart 19E8 0 CODE 0 text57 dist/default/debug\Clock.X.debug.o
__end_of_PIN_MANAGER_Initialize FF0 0 CODE 0 text65 dist/default/debug\Clock.X.debug.o
__end_of_TMR0_Initialize 18DC 0 CODE 0 text63 dist/default/debug\Clock.X.debug.o
___secs_to_tm@days_in_month E61 0 SMALLCONST 0 smallconst dist/default/debug\Clock.X.debug.o
__end_of_TMR0_StartTimer 19D0 0 CODE 0 text2 dist/default/debug\Clock.X.debug.o
__Lbank10 0 0 ABS 0 bank10 dist/default/debug\Clock.X.debug.o
__Lbank11 0 0 ABS 0 bank11 dist/default/debug\Clock.X.debug.o
__Lbank12 0 0 ABS 0 bank12 dist/default/debug\Clock.X.debug.o
__Lbank13 0 0 ABS 0 bank13 dist/default/debug\Clock.X.debug.o
__Lbigbss 0 0 BIGRAM 1 bigbss dist/default/debug\Clock.X.debug.o
__Lbigram 0 0 ABS 0 bigram dist/default/debug\Clock.X.debug.o
__end_of_I2C1_MasterSendTxData 19A6 0 CODE 0 text36 dist/default/debug\Clock.X.debug.o
I2C1_SetBuffer@bufferSize 41 0 COMRAM 1 cstackCOMRAM dist/default/debug\Clock.X.debug.o
_I2C1_DO_RX_NACK_STOP 196E 0 CODE 0 text21 dist/default/debug\Clock.X.debug.o
__Lcomram 0 0 ABS 0 comram dist/default/debug\Clock.X.debug.o
__Lconfig 0 0 CONFIG 4 config dist/default/debug\Clock.X.debug.o
__end_of_I2C1_Open 11E8 0 CODE 0 text11 dist/default/debug\Clock.X.debug.o
__size_of_I2C1_MasterClearIrq 0 0 ABS 0 - dist/default/debug\Clock.X.debug.o
_I2C1_MasterWaitForEvent 1904 0 CODE 0 text16 dist/default/debug\Clock.X.debug.o
_I2C1_MasterSetIrq 19A6 0 CODE 0 text34 dist/default/debug\Clock.X.debug.o
__size_of_i2c_write1ByteRegister 0 0 ABS 0 - dist/default/debug\Clock.X.debug.o
_LATDbits F7C 0 ABS 0 - dist/default/debug\Clock.X.debug.o
__size_of_I2C1_Open 0 0 ABS 0 - dist/default/debug\Clock.X.debug.o
__end_of_I2C1_DO_SEND_ADR_WRITE 1932 0 CODE 0 text30 dist/default/debug\Clock.X.debug.o
_I2C1_MasterFsm 1444 0 CODE 0 text17 dist/default/debug\Clock.X.debug.o
I2C1_SetAddressNackCallback@ptr 48 0 COMRAM 1 cstackCOMRAM dist/default/debug\Clock.X.debug.o
I2C1_MasterOperation@returnValue 4F 0 COMRAM 1 cstackCOMRAM dist/default/debug\Clock.X.debug.o
__end_of_I2C1_MasterWaitForEvent 1916 0 CODE 0 text16 dist/default/debug\Clock.X.debug.o
i2c_read1ByteRegister@reg 50 0 COMRAM 1 cstackCOMRAM dist/default/debug\Clock.X.debug.o
_I2C1_MasterClose 19EC 0 CODE 0 text61 dist/default/debug\Clock.X.debug.o
_I2C1_MasterStart 19E8 0 CODE 0 text58 dist/default/debug\Clock.X.debug.o
__Lfarbss 0 0 FARRAM 0 farbss dist/default/debug\Clock.X.debug.o
_I2C1_MasterWrite 195E 0 CODE 0 text13 dist/default/debug\Clock.X.debug.o
__Lfardata 0 0 FARRAM 0 fardata dist/default/debug\Clock.X.debug.o
__end_of_rd1RegCompleteHandler 171E 0 CODE 0 text50 dist/default/debug\Clock.X.debug.o
_tzname 6E 0 BANK0 1 bssBANK0 dist/default/debug\Clock.X.debug.o
_I2C1_MasterSendTxData 199E 0 CODE 0 text36 dist/default/debug\Clock.X.debug.o
__size_of_I2C1_MasterGetRxData 0 0 ABS 0 - dist/default/debug\Clock.X.debug.o
stackhi DE9 0 ABS 0 - C:\Users\swern\AppData\Local\Temp\sfbg.o
stacklo E2 0 ABS 0 - C:\Users\swern\AppData\Local\Temp\sfbg.o
I2C1_Open@returnValue 40 0 COMRAM 1 cstackCOMRAM dist/default/debug\Clock.X.debug.o
__end_of_I2C1_MasterSendNack 19B8 0 CODE 0 text39 dist/default/debug\Clock.X.debug.o
_SSP1CLKPPS E19 0 ABS 0 - dist/default/debug\Clock.X.debug.o
__Lintcode 0 0 CODE 0 intcode dist/default/debug\Clock.X.debug.o
__size_of_rdBlkRegCompleteHandler 0 0 ABS 0 - dist/default/debug\Clock.X.debug.o
_OSCCON1 E43 0 ABS 0 - dist/default/debug\Clock.X.debug.o
_OSCCON3 E45 0 ABS 0 - dist/default/debug\Clock.X.debug.o
_OSCTUNE E48 0 ABS 0 - dist/default/debug\Clock.X.debug.o
__Lintret 0 0 ABS 0 intret dist/default/debug\Clock.X.debug.o
__Lirdata 0 0 CODE 0 irdata dist/default/debug\Clock.X.debug.o
_SSP1DATPPS E1A 0 ABS 0 - dist/default/debug\Clock.X.debug.o
_I2C1_Open 1148 0 CODE 0 text11 dist/default/debug\Clock.X.debug.o
_I2C1_DO_RX_NACK_RESTART 1966 0 CODE 0 text20 dist/default/debug\Clock.X.debug.o
__Lspace_0 0 0 ABS 0 - dist/default/debug\Clock.X.debug.o
__Lspace_1 0 0 ABS 0 - dist/default/debug\Clock.X.debug.o
__Lspace_2 0 0 ABS 0 - dist/default/debug\Clock.X.debug.o
__Lspace_4 0 0 ABS 0 - dist/default/debug\Clock.X.debug.o
__pbssCOMRAM 1 0 COMRAM 1 bssCOMRAM dist/default/debug\Clock.X.debug.o
__size_of_rdBlkRegCompleteHandler@i2c1_master_example$F179 0 0 ABS 0 - dist/default/debug\Clock.X.debug.o
i2c_read1ByteRegister@e 52 0 COMRAM 1 cstackCOMRAM dist/default/debug\Clock.X.debug.o
i2c_read1ByteRegister@x 53 0 COMRAM 1 cstackCOMRAM dist/default/debug\Clock.X.debug.o
__end_of_I2C1_DO_RX_NACK_RESTART 196E 0 CODE 0 text20 dist/default/debug\Clock.X.debug.o
_I2C1_DO_SEND_STOP 197E 0 CODE 0 text23 dist/default/debug\Clock.X.debug.o
_dateTime 60 0 BANK0 1 bssBANK0 dist/default/debug\Clock.X.debug.o
_rd1RegCompleteHandler 16EE 0 CODE 0 text50 dist/default/debug\Clock.X.debug.o
_PIR0bits E33 0 ABS 0 - dist/default/debug\Clock.X.debug.o
_PIR3bits E36 0 ABS 0 - dist/default/debug\Clock.X.debug.o
_I2C1_MasterOperation 157E 0 CODE 0 text14 dist/default/debug\Clock.X.debug.o
__LcstackCOMRAM 0 0 ABS 0 cstackCOMRAM dist/default/debug\Clock.X.debug.o
__end_of_I2C1_MasterGetRxData 19D4 0 CODE 0 text38 dist/default/debug\Clock.X.debug.o
___daylight 3B 0 COMRAM 1 bssCOMRAM dist/default/debug\Clock.X.debug.o
end_of_initialization 15F8 0 CODE 0 cinit dist/default/debug\Clock.X.debug.o
__end_of_I2C1_DO_RX_ACK 197E 0 CODE 0 text22 dist/default/debug\Clock.X.debug.o
__size_of_I2C1_DO_RESET 0 0 ABS 0 - dist/default/debug\Clock.X.debug.o
_TMR0_Initialize 18C6 0 CODE 0 text63 dist/default/debug\Clock.X.debug.o
_TMR0_StartTimer 19CC 0 CODE 0 text2 dist/default/debug\Clock.X.debug.o
__Lnvrram 0 0 COMRAM 1 nvrram dist/default/debug\Clock.X.debug.o
__Hintentry 0 0 ABS 0 intentry dist/default/debug\Clock.X.debug.o
_I2C1_MasterClearIrq 19BE 0 CODE 0 text62 dist/default/debug\Clock.X.debug.o
rtcc_write@addr 55 0 COMRAM 1 cstackCOMRAM dist/default/debug\Clock.X.debug.o
rtcc_write@data 53 0 COMRAM 1 cstackCOMRAM dist/default/debug\Clock.X.debug.o
__Hreset_vec 0 0 CODE 0 reset_vec dist/default/debug\Clock.X.debug.o
__HbssBANK0 0 0 ABS 0 bssBANK0 dist/default/debug\Clock.X.debug.o
_daylight 39 0 COMRAM 1 bssCOMRAM dist/default/debug\Clock.X.debug.o
__end_of_I2C1_Poller 1846 0 CODE 0 text15 dist/default/debug\Clock.X.debug.o
__end_of_I2C1_MasterFsm 14A8 0 CODE 0 text17 dist/default/debug\Clock.X.debug.o
_I2C1_Close 177E 0 CODE 0 text59 dist/default/debug\Clock.X.debug.o
_I2C1_DO_RX 10A2 0 CODE 0 text28 dist/default/debug\Clock.X.debug.o
_I2C1_DO_TX E74 0 CODE 0 text29 dist/default/debug\Clock.X.debug.o
__Lramtop E00 0 RAM 0 ramtop dist/default/debug\Clock.X.debug.o
__size_of_I2C1_DO_SEND_RESTART 0 0 ABS 0 - dist/default/debug\Clock.X.debug.o
__Lrparam 0 0 COMRAM 1 rparam dist/default/debug\Clock.X.debug.o
__pcinit 15C0 0 CODE 0 cinit dist/default/debug\Clock.X.debug.o
__ptext0 14A8 0 CODE 0 text0 dist/default/debug\Clock.X.debug.o
__ptext1 19C8 0 CODE 0 text1 dist/default/debug\Clock.X.debug.o
__ptext2 19CC 0 CODE 0 text2 dist/default/debug\Clock.X.debug.o
__ptext3 18B0 0 CODE 0 text3 dist/default/debug\Clock.X.debug.o
__ptext4 187E 0 CODE 0 text4 dist/default/debug\Clock.X.debug.o
__ptext5 126C 0 CODE 0 text5 dist/default/debug\Clock.X.debug.o
__ptext6 17A8 0 CODE 0 text6 dist/default/debug\Clock.X.debug.o
__ptext7 1364 0 CODE 0 text7 dist/default/debug\Clock.X.debug.o
__ptext8 1916 0 CODE 0 text8 dist/default/debug\Clock.X.debug.o
__ptext9 FF0 0 CODE 0 text9 dist/default/debug\Clock.X.debug.o
__Lstruct 0 0 COMRAM 1 struct dist/default/debug\Clock.X.debug.o
__Ltext10 0 0 ABS 0 text10 dist/default/debug\Clock.X.debug.o
__Ltext11 0 0 ABS 0 text11 dist/default/debug\Clock.X.debug.o
__Ltext12 0 0 ABS 0 text12 dist/default/debug\Clock.X.debug.o
__Ltext13 0 0 ABS 0 text13 dist/default/debug\Clock.X.debug.o
__Ltext14 0 0 ABS 0 text14 dist/default/debug\Clock.X.debug.o
__Ltext15 0 0 ABS 0 text15 dist/default/debug\Clock.X.debug.o
__Ltext16 0 0 ABS 0 text16 dist/default/debug\Clock.X.debug.o
__Ltext17 0 0 ABS 0 text17 dist/default/debug\Clock.X.debug.o
__Ltext18 0 0 ABS 0 text18 dist/default/debug\Clock.X.debug.o
__Ltext19 0 0 ABS 0 text19 dist/default/debug\Clock.X.debug.o
__Ltext20 0 0 ABS 0 text20 dist/default/debug\Clock.X.debug.o
__Ltext21 0 0 ABS 0 text21 dist/default/debug\Clock.X.debug.o
__Ltext22 0 0 ABS 0 text22 dist/default/debug\Clock.X.debug.o
__Ltext23 0 0 ABS 0 text23 dist/default/debug\Clock.X.debug.o
__Ltext24 0 0 ABS 0 text24 dist/default/debug\Clock.X.debug.o
__Ltext25 0 0 ABS 0 text25 dist/default/debug\Clock.X.debug.o
__Ltext26 0 0 ABS 0 text26 dist/default/debug\Clock.X.debug.o
__Ltext27 0 0 ABS 0 text27 dist/default/debug\Clock.X.debug.o
__Ltext28 0 0 ABS 0 text28 dist/default/debug\Clock.X.debug.o
__Ltext29 0 0 ABS 0 text29 dist/default/debug\Clock.X.debug.o
__Ltext30 0 0 ABS 0 text30 dist/default/debug\Clock.X.debug.o
__Ltext31 0 0 ABS 0 text31 dist/default/debug\Clock.X.debug.o
__Ltext32 0 0 ABS 0 text32 dist/default/debug\Clock.X.debug.o
__Ltext33 0 0 ABS 0 text33 dist/default/debug\Clock.X.debug.o
__Ltext34 0 0 ABS 0 text34 dist/default/debug\Clock.X.debug.o
__Ltext35 0 0 ABS 0 text35 dist/default/debug\Clock.X.debug.o
__Ltext36 0 0 ABS 0 text36 dist/default/debug\Clock.X.debug.o
__Ltext37 0 0 ABS 0 text37 dist/default/debug\Clock.X.debug.o
__Ltext38 0 0 ABS 0 text38 dist/default/debug\Clock.X.debug.o
__Ltext39 0 0 ABS 0 text39 dist/default/debug\Clock.X.debug.o
__Ltext40 0 0 ABS 0 text40 dist/default/debug\Clock.X.debug.o
__Ltext41 0 0 ABS 0 text41 dist/default/debug\Clock.X.debug.o
__Ltext42 0 0 ABS 0 text42 dist/default/debug\Clock.X.debug.o
__Ltext43 0 0 ABS 0 text43 dist/default/debug\Clock.X.debug.o
__Ltext44 0 0 ABS 0 text44 dist/default/debug\Clock.X.debug.o
__Ltext45 0 0 ABS 0 text45 dist/default/debug\Clock.X.debug.o
__Ltext46 0 0 ABS 0 text46 dist/default/debug\Clock.X.debug.o
__Ltext47 0 0 ABS 0 text47 dist/default/debug\Clock.X.debug.o
__Ltext48 0 0 ABS 0 text48 dist/default/debug\Clock.X.debug.o
__Ltext49 0 0 ABS 0 text49 dist/default/debug\Clock.X.debug.o
__Ltext50 0 0 ABS 0 text50 dist/default/debug\Clock.X.debug.o
__Ltext51 0 0 ABS 0 text51 dist/default/debug\Clock.X.debug.o
__Ltext52 0 0 ABS 0 text52 dist/default/debug\Clock.X.debug.o
__Ltext53 0 0 ABS 0 text53 dist/default/debug\Clock.X.debug.o
__Ltext54 0 0 ABS 0 text54 dist/default/debug\Clock.X.debug.o
__Ltext55 0 0 ABS 0 text55 dist/default/debug\Clock.X.debug.o
__Ltext56 0 0 ABS 0 text56 dist/default/debug\Clock.X.debug.o
__Ltext57 0 0 ABS 0 text57 dist/default/debug\Clock.X.debug.o
__Ltext58 0 0 ABS 0 text58 dist/default/debug\Clock.X.debug.o
__Ltext59 0 0 ABS 0 text59 dist/default/debug\Clock.X.debug.o
__Ltext60 0 0 ABS 0 text60 dist/default/debug\Clock.X.debug.o
__Ltext61 0 0 ABS 0 text61 dist/default/debug\Clock.X.debug.o
__Ltext62 0 0 ABS 0 text62 dist/default/debug\Clock.X.debug.o
__Ltext63 0 0 ABS 0 text63 dist/default/debug\Clock.X.debug.o
__Ltext64 0 0 ABS 0 text64 dist/default/debug\Clock.X.debug.o
__Ltext65 0 0 ABS 0 text65 dist/default/debug\Clock.X.debug.o
__Ltext66 0 0 ABS 0 text66 dist/default/debug\Clock.X.debug.o
__Ltext67 0 0 ABS 0 text67 dist/default/debug\Clock.X.debug.o
__Ltext68 0 0 ABS 0 text68 dist/default/debug\Clock.X.debug.o
___timezone 84 0 BANK0 1 bssBANK0 dist/default/debug\Clock.X.debug.o
__ramtop E00 0 RAM 0 ramtop C:\Users\swern\AppData\Local\Temp\sfbg.o
__Lpowerup 0 0 CODE 0 powerup dist/default/debug\Clock.X.debug.o
__Leeprom_data 0 0 EEDATA 0 eeprom_data dist/default/debug\Clock.X.debug.o
_I2C1_SetDataCompleteCallback 1846 0 CODE 0 text53 dist/default/debug\Clock.X.debug.o
__end_of_I2C1_DO_RESET 194A 0 CODE 0 text19 dist/default/debug\Clock.X.debug.o
__psmallconst E00 0 SMALLCONST 0 smallconst dist/default/debug\Clock.X.debug.o
__end_of_I2C1_DO_SEND_RESTART 198E 0 CODE 0 text24 dist/default/debug\Clock.X.debug.o
__Lreset_vec 0 0 CODE 0 reset_vec dist/default/debug\Clock.X.debug.o
__size_of_rd2RegCompleteHandler 0 0 ABS 0 - dist/default/debug\Clock.X.debug.o
_timezone 7C 0 BANK0 1 bssBANK0 dist/default/debug\Clock.X.debug.o
__end_of_I2C1_MasterClose 19F0 0 CODE 0 text61 dist/default/debug\Clock.X.debug.o
_I2C1_SetCallback 11E8 0 CODE 0 text54 dist/default/debug\Clock.X.debug.o
I2C1_SetCallback@cb 3F 0 COMRAM 1 cstackCOMRAM dist/default/debug\Clock.X.debug.o
_SLRCONA E8F 0 ABS 0 - dist/default/debug\Clock.X.debug.o
_SLRCONB E97 0 ABS 0 - dist/default/debug\Clock.X.debug.o
_SLRCONC E9F 0 ABS 0 - dist/default/debug\Clock.X.debug.o
_SLRCOND EA4 0 ABS 0 - dist/default/debug\Clock.X.debug.o
_SLRCONE EAC 0 ABS 0 - dist/default/debug\Clock.X.debug.o
_SLRCONF EB1 0 ABS 0 - dist/default/debug\Clock.X.debug.o
_SLRCONG EB9 0 ABS 0 - dist/default/debug\Clock.X.debug.o
_SLRCONH EBE 0 ABS 0 - dist/default/debug\Clock.X.debug.o
__end_of_I2C1_MasterStart 19EC 0 CODE 0 text58 dist/default/debug\Clock.X.debug.o
__end_of_I2C1_MasterWrite 1966 0 CODE 0 text13 dist/default/debug\Clock.X.debug.o
___param_bank 0 0 ABS 0 - dist/default/debug\Clock.X.debug.o
__end_of_I2C1_DO_SEND_ADR_READ 1940 0 CODE 0 text31 dist/default/debug\Clock.X.debug.o
__Hbigdata 0 0 BIGRAM 1 bigdata dist/default/debug\Clock.X.debug.o
__end_of__initialization 15F8 0 CODE 0 cinit dist/default/debug\Clock.X.debug.o
__Libigdata 0 0 CODE 0 ibigdata dist/default/debug\Clock.X.debug.o
__size_of_I2C1_MasterClose 0 0 ABS 0 - dist/default/debug\Clock.X.debug.o
I2C1_SetBuffer@buffer 3F 0 COMRAM 1 cstackCOMRAM dist/default/debug\Clock.X.debug.o
__size_of_I2C1_MasterStart 0 0 ABS 0 - dist/default/debug\Clock.X.debug.o
__size_of_I2C1_MasterWrite 0 0 ABS 0 - dist/default/debug\Clock.X.debug.o
__Lclrtext 0 0 ABS 0 clrtext dist/default/debug\Clock.X.debug.o
_SSP1CON1bits F95 0 ABS 0 - dist/default/debug\Clock.X.debug.o
_SSP1CON2bits F96 0 ABS 0 - dist/default/debug\Clock.X.debug.o
__end_of_I2C1_DO_SEND_RESTART_WRITE 1996 0 CODE 0 text25 dist/default/debug\Clock.X.debug.o
__end_of_i2c1_fsmStateTable E61 0 SMALLCONST 0 smallconst dist/default/debug\Clock.X.debug.o
__size_of_wr1RegCompleteHandler 0 0 ABS 0 - dist/default/debug\Clock.X.debug.o
__pcstackCOMRAM 3F 0 COMRAM 1 cstackCOMRAM dist/default/debug\Clock.X.debug.o
_I2C1_DO_SEND_ADR_READ 1932 0 CODE 0 text31 dist/default/debug\Clock.X.debug.o
_T0CON0bits FD5 0 ABS 0 - dist/default/debug\Clock.X.debug.o
__end_of_I2C1_Initialize 1904 0 CODE 0 text67 dist/default/debug\Clock.X.debug.o
_SSP1ADD F92 0 ABS 0 - dist/default/debug\Clock.X.debug.o
_SSP1BUF F91 0 ABS 0 - dist/default/debug\Clock.X.debug.o
__end_of_I2C1_Close 17A8 0 CODE 0 text59 dist/default/debug\Clock.X.debug.o
__end_of_I2C1_DO_RX 1148 0 CODE 0 text28 dist/default/debug\Clock.X.debug.o
__end_of_I2C1_DO_TX F38 0 CODE 0 text29 dist/default/debug\Clock.X.debug.o
__size_of_I2C1_SetAddressNackCallback 0 0 ABS 0 - dist/default/debug\Clock.X.debug.o
rd1RegCompleteHandler@p 4A 0 COMRAM 1 cstackCOMRAM dist/default/debug\Clock.X.debug.o
__end_of_main 14F6 0 CODE 0 text0 dist/default/debug\Clock.X.debug.o
__end_of___gmt E71 0 SMALLCONST 0 smallconst dist/default/debug\Clock.X.debug.o
__end_of_wr1RegCompleteHandler@i2c1_master_example$F162 162E 0 CODE 0 text44 dist/default/debug\Clock.X.debug.o
_I2C1_SetBuffer 17EC 0 CODE 0 text55 dist/default/debug\Clock.X.debug.o
_OSCEN E47 0 ABS 0 - dist/default/debug\Clock.X.debug.o
_TMR0H FD4 0 ABS 0 - dist/default/debug\Clock.X.debug.o
_TMR0L FD3 0 ABS 0 - dist/default/debug\Clock.X.debug.o
_TRISA F81 0 ABS 0 - dist/default/debug\Clock.X.debug.o
_TRISB F82 0 ABS 0 - dist/default/debug\Clock.X.debug.o
_TRISC F83 0 ABS 0 - dist/default/debug\Clock.X.debug.o
_TRISD F84 0 ABS 0 - dist/default/debug\Clock.X.debug.o
_TRISE F85 0 ABS 0 - dist/default/debug\Clock.X.debug.o
_TRISF F86 0 ABS 0 - dist/default/debug\Clock.X.debug.o
_TRISG F87 0 ABS 0 - dist/default/debug\Clock.X.debug.o
_TRISH F88 0 ABS 0 - dist/default/debug\Clock.X.debug.o
__size_of_TMR0_Initialize 0 0 ABS 0 - dist/default/debug\Clock.X.debug.o
__size_of_TMR0_StartTimer 0 0 ABS 0 - dist/default/debug\Clock.X.debug.o
__HRAM 0 0 ABS 0 - dist/default/debug\Clock.X.debug.o
__Hbss 0 0 RAM 1 bss dist/default/debug\Clock.X.debug.o
__Hram 0 0 ABS 0 ram dist/default/debug\Clock.X.debug.o
__Hsfr 0 0 ABS 0 sfr dist/default/debug\Clock.X.debug.o
__LRAM 1 0 ABS 0 - dist/default/debug\Clock.X.debug.o
__Lbss 0 0 RAM 1 bss dist/default/debug\Clock.X.debug.o
__Lram 0 0 ABS 0 ram dist/default/debug\Clock.X.debug.o
__Lsfr 0 0 ABS 0 sfr dist/default/debug\Clock.X.debug.o
___gmt E6D 0 SMALLCONST 0 smallconst dist/default/debug\Clock.X.debug.o
_errno 3D 0 COMRAM 1 bssCOMRAM dist/default/debug\Clock.X.debug.o
_I2C1_DO_ADDRESS_NACK 13DA 0 CODE 0 text18 dist/default/debug\Clock.X.debug.o
_TMR0_StopTimer 19C8 0 CODE 0 text1 dist/default/debug\Clock.X.debug.o
__size_of_PIN_MANAGER_Initialize 0 0 ABS 0 - dist/default/debug\Clock.X.debug.o
__end_of_I2C1_DO_SEND_RESTART_READ 199E 0 CODE 0 text26 dist/default/debug\Clock.X.debug.o
__end_of_wr2RegCompleteHandler@i2c1_master_example$F168 177E 0 CODE 0 text52 dist/default/debug\Clock.X.debug.o
__end_of_I2C1_MasterClearIrq 19C4 0 CODE 0 text62 dist/default/debug\Clock.X.debug.o
__end_of_OSCILLATOR_Initialize 18B0 0 CODE 0 text66 dist/default/debug\Clock.X.debug.o
_TMR0_HasOverflowOccured 18B0 0 CODE 0 text3 dist/default/debug\Clock.X.debug.o
__initialization 15C0 0 CODE 0 cinit dist/default/debug\Clock.X.debug.o
i2c_write1ByteRegister@data 51 0 COMRAM 1 cstackCOMRAM dist/default/debug\Clock.X.debug.o
I2C1_SetAddressNackCallback@cb 45 0 COMRAM 1 cstackCOMRAM dist/default/debug\Clock.X.debug.o
__pbssBANK0 60 0 BANK0 1 bssBANK0 dist/default/debug\Clock.X.debug.o
_i2c1_fsmStateTable E31 0 SMALLCONST 0 smallconst dist/default/debug\Clock.X.debug.o
__pdataCOMRAM 5A 0 COMRAM 1 dataCOMRAM dist/default/debug\Clock.X.debug.o
__size_of_I2C1_DO_SEND_ADR_WRITE 0 0 ABS 0 - dist/default/debug\Clock.X.debug.o
__end_of_TMR0_HasOverflowOccured 18C6 0 CODE 0 text3 dist/default/debug\Clock.X.debug.o
_I2C1_DO_TX_EMPTY 12E8 0 CODE 0 text33 dist/default/debug\Clock.X.debug.o
__end_of_I2C1_SetAddressNackCallback 182A 0 CODE 0 text10 dist/default/debug\Clock.X.debug.o
__Hfardata 0 0 FARRAM 0 fardata dist/default/debug\Clock.X.debug.o
__Hsmallconst E74 0 SMALLCONST 0 smallconst dist/default/debug\Clock.X.debug.o
__Lifardata 0 0 CODE 0 ifardata dist/default/debug\Clock.X.debug.o
__Hintsave_regs 0 0 BIGRAM 1 intsave_regs dist/default/debug\Clock.X.debug.o
__end_of_I2C1_MasterSendAck 19B2 0 CODE 0 text37 dist/default/debug\Clock.X.debug.o
__Hintcode 0 0 CODE 0 intcode dist/default/debug\Clock.X.debug.o
_OSCILLATOR_Initialize 1898 0 CODE 0 text66 dist/default/debug\Clock.X.debug.o
__end_of_rd1RegCompleteHandler@i2c1_master_example$F145 168E 0 CODE 0 text46 dist/default/debug\Clock.X.debug.o
# %SPLITSTAB Section
# This section enumerates all the psect splits performed by the assembler.
# The beginning of the section is indicated by %SPLITSTAB.
# Each line is a record a particular split, where the parent psect is on
# the left and the child on the right.  Note that a child psect is always
# split form the top of the parent psect. All splits from a given parent
# are listed in the order in which they occurred.
%SPLITSTAB
# %DABS Section
# This section contains a table of all usuage of the assember
# directive DABS in the program. Each line has the following format:
#   <name> <space> <address> <size>
# If the DABS was originally labelled then that shall be <name>,
# otherwise name will be "-".  The <space> number is in decimal.
# <address> and <size> are in byte units as unqaulified hexadecimal
%DABS
# %SEGMENTS Section
# This sections enumerates the segments of the program.  Each segment
# is described on a single line as follows:
#    <name> <space> <link address> <file address> <size> <delta>
# Addresses and size are in unqualified hexadecimal.  The link address
# and size are in units of delta. The file address is in units of bytes.
# All other numeric quantities are in decimal.
%SEGMENTS
text29 0 E74 E74 B7C 1
reset_vec 0 0 0 4 1
bssBANK0 1 60 60 82 1
smallconst 0 E00 E00 74 1
bssCOMRAM 1 1 1 5D 1
# %NOTES Section
# This section contains data of all the note-psects.  The beginning of the section
# is indicated by %NOTES. The first line indicates the name and decimal
# byte-length of the first note-psect, e.g.
#   $codecov_info_hdr 16
# Each line that follows contains the byte-data of the psect in hexadecimal as a
# space-separated list. These lines are limited to 16 bytes of data.
%NOTES
