$date
	Sat Jul 26 17:14:28 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module decoder2_4_tb $end
$var wire 1 ! d3 $end
$var wire 1 " d2 $end
$var wire 1 # d1 $end
$var wire 1 $ d0 $end
$var wire 1 % b $end
$var wire 1 & a $end
$var reg 2 ' din [1:0] $end
$scope module decoder $end
$var wire 1 & a $end
$var wire 1 % b $end
$var wire 1 $ d0 $end
$var wire 1 # d1 $end
$var wire 1 " d2 $end
$var wire 1 ! d3 $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 '
0&
0%
1$
0#
0"
0!
$end
#10
0$
1#
1%
b1 '
#20
1"
0#
1&
0%
b10 '
#30
0"
1!
1%
b11 '
#40
