--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml timinggenerator.twx timinggenerator.ncd -o
timinggenerator.twr timinggenerator.pcf -ucf timinggenerator_ucf.ucf

Design file:              timinggenerator.ncd
Physical constraint file: timinggenerator.pcf
Device,package,speed:     xc7a100t,csg324,C,-3 (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   4.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 2.000ns (Tmmcmpw_CLKIN1_100_150)
  Physical resource: XLXI_20/CLKIN1
  Logical resource: XLXI_20/CLKIN1
  Location pin: MMCME2_ADV_X1Y2.CLKIN1
  Clock network: clk_IBUF
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 2.000ns (Tmmcmpw_CLKIN1_100_150)
  Physical resource: XLXI_20/CLKIN1
  Logical resource: XLXI_20/CLKIN1
  Location pin: MMCME2_ADV_X1Y2.CLKIN1
  Clock network: clk_IBUF
--------------------------------------------------------------------------------
Slack: 8.751ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.249ns (800.641MHz) (Tmmcmper_CLKIN(Finmax))
  Physical resource: XLXI_20/CLKIN1
  Logical resource: XLXI_20/CLKIN1
  Location pin: MMCME2_ADV_X1Y2.CLKIN1
  Clock network: clk_IBUF
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_XLXN_19 = PERIOD TIMEGRP "XLXN_19" TS_sys_clk_pin * 0.2 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 23 paths analyzed, 23 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   2.922ns.
--------------------------------------------------------------------------------

Paths for end point XLXI_23/q_tmp (SLICE_X51Y89.A1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     47.078ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_23/q_tmp (FF)
  Destination:          XLXI_23/q_tmp (FF)
  Requirement:          50.000ns
  Data Path Delay:      2.814ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         outclock rising at 0.000ns
  Destination Clock:    outclock rising at 50.000ns
  Clock Uncertainty:    0.108ns

  Clock Uncertainty:          0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.203ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_23/q_tmp to XLXI_23/q_tmp
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y89.AQ      Tcko                  0.341   XLXI_23/q_tmp
                                                       XLXI_23/q_tmp
    BUFGCTRL_X0Y0.I0     net (fanout=1)        0.562   XLXI_23/q_tmp
    BUFGCTRL_X0Y0.O      Tbccko_O              0.076   XLXI_23/q_tmp_BUFG
                                                       XLXI_23/q_tmp_BUFG
    SLICE_X51Y89.A1      net (fanout=68)       1.768   msb_OBUF
    SLICE_X51Y89.CLK     Tas                   0.067   XLXI_23/q_tmp
                                                       XLXI_33
                                                       XLXI_23/q_tmp
    -------------------------------------------------  ---------------------------
    Total                                      2.814ns (0.484ns logic, 2.330ns route)
                                                       (17.2% logic, 82.8% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_24/q_tmp (SLICE_X50Y89.A1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     47.082ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_23/q_tmp (FF)
  Destination:          XLXI_24/q_tmp (FF)
  Requirement:          50.000ns
  Data Path Delay:      2.788ns (Levels of Logic = 2)
  Clock Path Skew:      -0.022ns (0.097 - 0.119)
  Source Clock:         outclock rising at 0.000ns
  Destination Clock:    outclock rising at 50.000ns
  Clock Uncertainty:    0.108ns

  Clock Uncertainty:          0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.203ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_23/q_tmp to XLXI_24/q_tmp
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y89.AQ      Tcko                  0.341   XLXI_23/q_tmp
                                                       XLXI_23/q_tmp
    BUFGCTRL_X0Y0.I0     net (fanout=1)        0.562   XLXI_23/q_tmp
    BUFGCTRL_X0Y0.O      Tbccko_O              0.076   XLXI_23/q_tmp_BUFG
                                                       XLXI_23/q_tmp_BUFG
    SLICE_X50Y89.A1      net (fanout=68)       1.781   msb_OBUF
    SLICE_X50Y89.CLK     Tas                   0.028   XLXN_48
                                                       XLXI_29
                                                       XLXI_24/q_tmp
    -------------------------------------------------  ---------------------------
    Total                                      2.788ns (0.445ns logic, 2.343ns route)
                                                       (16.0% logic, 84.0% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_25/q_tmp (SLICE_X50Y89.B1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     47.094ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_23/q_tmp (FF)
  Destination:          XLXI_25/q_tmp (FF)
  Requirement:          50.000ns
  Data Path Delay:      2.776ns (Levels of Logic = 2)
  Clock Path Skew:      -0.022ns (0.097 - 0.119)
  Source Clock:         outclock rising at 0.000ns
  Destination Clock:    outclock rising at 50.000ns
  Clock Uncertainty:    0.108ns

  Clock Uncertainty:          0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.203ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_23/q_tmp to XLXI_25/q_tmp
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y89.AQ      Tcko                  0.341   XLXI_23/q_tmp
                                                       XLXI_23/q_tmp
    BUFGCTRL_X0Y0.I0     net (fanout=1)        0.562   XLXI_23/q_tmp
    BUFGCTRL_X0Y0.O      Tbccko_O              0.076   XLXI_23/q_tmp_BUFG
                                                       XLXI_23/q_tmp_BUFG
    SLICE_X50Y89.B1      net (fanout=68)       1.772   msb_OBUF
    SLICE_X50Y89.CLK     Tas                   0.025   XLXN_48
                                                       XLXI_30
                                                       XLXI_25/q_tmp
    -------------------------------------------------  ---------------------------
    Total                                      2.776ns (0.442ns logic, 2.334ns route)
                                                       (15.9% logic, 84.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_XLXN_19 = PERIOD TIMEGRP "XLXN_19" TS_sys_clk_pin * 0.2 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point XLXI_23/q_tmp (SLICE_X51Y89.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.232ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_24/q_tmp (FF)
  Destination:          XLXI_23/q_tmp (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.245ns (Levels of Logic = 1)
  Clock Path Skew:      0.013ns (0.071 - 0.058)
  Source Clock:         outclock rising at 50.000ns
  Destination Clock:    outclock rising at 50.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: XLXI_24/q_tmp to XLXI_23/q_tmp
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y89.AQ      Tcko                  0.164   XLXN_48
                                                       XLXI_24/q_tmp
    SLICE_X51Y89.A6      net (fanout=4)        0.127   XLXN_33
    SLICE_X51Y89.CLK     Tah         (-Th)     0.046   XLXI_23/q_tmp
                                                       XLXI_33
                                                       XLXI_23/q_tmp
    -------------------------------------------------  ---------------------------
    Total                                      0.245ns (0.118ns logic, 0.127ns route)
                                                       (48.2% logic, 51.8% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_25/q_tmp (SLICE_X50Y89.B6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.234ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_25/q_tmp (FF)
  Destination:          XLXI_25/q_tmp (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.234ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         outclock rising at 50.000ns
  Destination Clock:    outclock rising at 50.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: XLXI_25/q_tmp to XLXI_25/q_tmp
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y89.BQ      Tcko                  0.164   XLXN_48
                                                       XLXI_25/q_tmp
    SLICE_X50Y89.B6      net (fanout=5)        0.146   XLXN_36
    SLICE_X50Y89.CLK     Tah         (-Th)     0.076   XLXN_48
                                                       XLXI_30
                                                       XLXI_25/q_tmp
    -------------------------------------------------  ---------------------------
    Total                                      0.234ns (0.088ns logic, 0.146ns route)
                                                       (37.6% logic, 62.4% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_26/q_tmp (SLICE_X50Y89.D3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.235ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_26/q_tmp (FF)
  Destination:          XLXI_26/q_tmp (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.235ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         outclock rising at 50.000ns
  Destination Clock:    outclock rising at 50.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: XLXI_26/q_tmp to XLXI_26/q_tmp
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y89.DQ      Tcko                  0.164   XLXN_48
                                                       XLXI_26/q_tmp
    SLICE_X50Y89.D3      net (fanout=4)        0.147   XLXN_48
    SLICE_X50Y89.CLK     Tah         (-Th)     0.076   XLXN_48
                                                       XLXI_31
                                                       XLXI_26/q_tmp
    -------------------------------------------------  ---------------------------
    Total                                      0.235ns (0.088ns logic, 0.147ns route)
                                                       (37.4% logic, 62.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_XLXN_19 = PERIOD TIMEGRP "XLXN_19" TS_sys_clk_pin * 0.2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 48.408ns (period - min period limit)
  Period: 50.000ns
  Min period limit: 1.592ns (628.141MHz) (Tbcper_I(Fmax))
  Physical resource: XLXI_22/I0
  Logical resource: XLXI_22/I0
  Location pin: BUFGCTRL_X0Y31.I0
  Clock network: XLXN_19
--------------------------------------------------------------------------------
Slack: 49.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 50.000ns
  Low pulse: 25.000ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: XLXI_23/q_tmp/CLK
  Logical resource: XLXI_23/q_tmp/CK
  Location pin: SLICE_X51Y89.CLK
  Clock network: outclock
--------------------------------------------------------------------------------
Slack: 49.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 50.000ns
  High pulse: 25.000ns
  High pulse limit: 0.500ns (Tch)
  Physical resource: XLXI_23/q_tmp/CLK
  Logical resource: XLXI_23/q_tmp/CK
  Location pin: SLICE_X51Y89.CLK
  Clock network: outclock
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_XLXN_54 = PERIOD TIMEGRP "XLXN_54" TS_sys_clk_pin * 0.2 
PHASE 25 ns HIGH         50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 94 paths analyzed, 78 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   9.926ns.
--------------------------------------------------------------------------------

Paths for end point XLXI_34/q_tmp_12 (SLICE_X66Y109.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     20.037ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_23/q_tmp (FF)
  Destination:          XLXI_34/q_tmp_12 (FF)
  Requirement:          25.000ns
  Data Path Delay:      3.633ns (Levels of Logic = 2)
  Clock Path Skew:      -1.102ns (1.516 - 2.618)
  Source Clock:         outclock rising at 0.000ns
  Destination Clock:    XLXN_54 rising at 25.000ns
  Clock Uncertainty:    0.228ns

  Clock Uncertainty:          0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.203ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: XLXI_23/q_tmp to XLXI_34/q_tmp_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y89.AQ      Tcko                  0.341   XLXI_23/q_tmp
                                                       XLXI_23/q_tmp
    BUFGCTRL_X0Y0.I0     net (fanout=1)        0.562   XLXI_23/q_tmp
    BUFGCTRL_X0Y0.O      Tbccko_O              0.076   XLXI_23/q_tmp_BUFG
                                                       XLXI_23/q_tmp_BUFG
    SLICE_X74Y107.B5     net (fanout=68)       1.666   msb_OBUF
    SLICE_X74Y107.B      Tilo                  0.097   XLXI_35/q_tmp<12>
                                                       XLXI_37
    SLICE_X66Y109.CE     net (fanout=6)        0.772   sync
    SLICE_X66Y109.CLK    Tceck                 0.119   XLXN_77<15>
                                                       XLXI_34/q_tmp_12
    -------------------------------------------------  ---------------------------
    Total                                      3.633ns (0.633ns logic, 3.000ns route)
                                                       (17.4% logic, 82.6% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_34/q_tmp_13 (SLICE_X66Y109.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     20.037ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_23/q_tmp (FF)
  Destination:          XLXI_34/q_tmp_13 (FF)
  Requirement:          25.000ns
  Data Path Delay:      3.633ns (Levels of Logic = 2)
  Clock Path Skew:      -1.102ns (1.516 - 2.618)
  Source Clock:         outclock rising at 0.000ns
  Destination Clock:    XLXN_54 rising at 25.000ns
  Clock Uncertainty:    0.228ns

  Clock Uncertainty:          0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.203ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: XLXI_23/q_tmp to XLXI_34/q_tmp_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y89.AQ      Tcko                  0.341   XLXI_23/q_tmp
                                                       XLXI_23/q_tmp
    BUFGCTRL_X0Y0.I0     net (fanout=1)        0.562   XLXI_23/q_tmp
    BUFGCTRL_X0Y0.O      Tbccko_O              0.076   XLXI_23/q_tmp_BUFG
                                                       XLXI_23/q_tmp_BUFG
    SLICE_X74Y107.B5     net (fanout=68)       1.666   msb_OBUF
    SLICE_X74Y107.B      Tilo                  0.097   XLXI_35/q_tmp<12>
                                                       XLXI_37
    SLICE_X66Y109.CE     net (fanout=6)        0.772   sync
    SLICE_X66Y109.CLK    Tceck                 0.119   XLXN_77<15>
                                                       XLXI_34/q_tmp_13
    -------------------------------------------------  ---------------------------
    Total                                      3.633ns (0.633ns logic, 3.000ns route)
                                                       (17.4% logic, 82.6% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_34/q_tmp_14 (SLICE_X66Y109.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     20.037ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_23/q_tmp (FF)
  Destination:          XLXI_34/q_tmp_14 (FF)
  Requirement:          25.000ns
  Data Path Delay:      3.633ns (Levels of Logic = 2)
  Clock Path Skew:      -1.102ns (1.516 - 2.618)
  Source Clock:         outclock rising at 0.000ns
  Destination Clock:    XLXN_54 rising at 25.000ns
  Clock Uncertainty:    0.228ns

  Clock Uncertainty:          0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.203ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: XLXI_23/q_tmp to XLXI_34/q_tmp_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y89.AQ      Tcko                  0.341   XLXI_23/q_tmp
                                                       XLXI_23/q_tmp
    BUFGCTRL_X0Y0.I0     net (fanout=1)        0.562   XLXI_23/q_tmp
    BUFGCTRL_X0Y0.O      Tbccko_O              0.076   XLXI_23/q_tmp_BUFG
                                                       XLXI_23/q_tmp_BUFG
    SLICE_X74Y107.B5     net (fanout=68)       1.666   msb_OBUF
    SLICE_X74Y107.B      Tilo                  0.097   XLXI_35/q_tmp<12>
                                                       XLXI_37
    SLICE_X66Y109.CE     net (fanout=6)        0.772   sync
    SLICE_X66Y109.CLK    Tceck                 0.119   XLXN_77<15>
                                                       XLXI_34/q_tmp_14
    -------------------------------------------------  ---------------------------
    Total                                      3.633ns (0.633ns logic, 3.000ns route)
                                                       (17.4% logic, 82.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_XLXN_54 = PERIOD TIMEGRP "XLXN_54" TS_sys_clk_pin * 0.2 PHASE 25 ns HIGH
        50%;
--------------------------------------------------------------------------------

Paths for end point XLXI_35/q_tmp_1 (SLICE_X74Y106.B3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.238ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_35/q_tmp_0 (FF)
  Destination:          XLXI_35/q_tmp_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.238ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         XLXN_54 rising at 75.000ns
  Destination Clock:    XLXN_54 rising at 75.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: XLXI_35/q_tmp_0 to XLXI_35/q_tmp_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X74Y106.AQ     Tcko                  0.164   XLXI_35/q_tmp<6>
                                                       XLXI_35/q_tmp_0
    SLICE_X74Y106.B3     net (fanout=1)        0.162   XLXI_35/q_tmp<0>
    SLICE_X74Y106.CLK    Tah         (-Th)     0.088   XLXI_35/q_tmp<6>
                                                       XLXI_35/Mmux_q_tmp[15]_D[15]_mux_2_OUT81
                                                       XLXI_35/q_tmp_1
    -------------------------------------------------  ---------------------------
    Total                                      0.238ns (0.076ns logic, 0.162ns route)
                                                       (31.9% logic, 68.1% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_34/q_tmp_4 (SLICE_X66Y106.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.248ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_34/q_tmp_3 (FF)
  Destination:          XLXI_34/q_tmp_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.261ns (Levels of Logic = 0)
  Clock Path Skew:      0.013ns (0.071 - 0.058)
  Source Clock:         XLXN_54 rising at 75.000ns
  Destination Clock:    XLXN_54 rising at 75.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: XLXI_34/q_tmp_3 to XLXI_34/q_tmp_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y106.BQ     Tcko                  0.141   XLXN_77<1>
                                                       XLXI_34/q_tmp_3
    SLICE_X66Y106.AX     net (fanout=3)        0.179   XLXN_77<3>
    SLICE_X66Y106.CLK    Tckdi       (-Th)     0.059   XLXN_77<7>
                                                       XLXI_34/q_tmp_4
    -------------------------------------------------  ---------------------------
    Total                                      0.261ns (0.082ns logic, 0.179ns route)
                                                       (31.4% logic, 68.6% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_34/q_tmp_2 (SLICE_X67Y106.C3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.249ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_34/q_tmp_1 (FF)
  Destination:          XLXI_34/q_tmp_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.249ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         XLXN_54 rising at 75.000ns
  Destination Clock:    XLXN_54 rising at 75.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: XLXI_34/q_tmp_1 to XLXI_34/q_tmp_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y106.DQ     Tcko                  0.141   XLXN_77<1>
                                                       XLXI_34/q_tmp_1
    SLICE_X67Y106.C3     net (fanout=3)        0.168   XLXN_77<1>
    SLICE_X67Y106.CLK    Tah         (-Th)     0.060   XLXN_77<1>
                                                       XLXN_77<1>_rt
                                                       XLXI_34/q_tmp_2
    -------------------------------------------------  ---------------------------
    Total                                      0.249ns (0.081ns logic, 0.168ns route)
                                                       (32.5% logic, 67.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_XLXN_54 = PERIOD TIMEGRP "XLXN_54" TS_sys_clk_pin * 0.2 PHASE 25 ns HIGH
        50%;
--------------------------------------------------------------------------------
Slack: 49.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 50.000ns
  Low pulse: 25.000ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: XLXN_77<7>/CLK
  Logical resource: XLXI_34/q_tmp_4/CK
  Location pin: SLICE_X66Y106.CLK
  Clock network: XLXN_54
--------------------------------------------------------------------------------
Slack: 49.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 50.000ns
  High pulse: 25.000ns
  High pulse limit: 0.500ns (Tch)
  Physical resource: XLXN_77<7>/CLK
  Logical resource: XLXI_34/q_tmp_4/CK
  Location pin: SLICE_X66Y106.CLK
  Clock network: XLXN_54
--------------------------------------------------------------------------------
Slack: 49.000ns (period - min period limit)
  Period: 50.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: XLXN_77<7>/CLK
  Logical resource: XLXI_34/q_tmp_4/CK
  Location pin: SLICE_X66Y106.CLK
  Clock network: XLXN_54
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     10.000ns|      4.000ns|      1.985ns|            0|            0|            0|          117|
| TS_XLXN_19                    |     50.000ns|      2.922ns|          N/A|            0|            0|           23|            0|
| TS_XLXN_54                    |     50.000ns|      9.926ns|          N/A|            0|            0|           94|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    4.963|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 117 paths, 0 nets, and 83 connections

Design statistics:
   Minimum period:   9.926ns{1}   (Maximum frequency: 100.746MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri May 02 11:00:15 2025 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 5001 MB



