<?xml version='1.0' encoding='UTF-8' standalone='no'?>
<section xmlns="http://docbook.org/ns/docbook" version="5.0" xmlns:xlink="http://www.w3.org/1999/xlink" xml:id="_group___d_b_g_m_c_u___freeze___unfreeze" xml:lang="en-US">
<title>Freeze Unfreeze Peripherals in Debug mode</title>
<indexterm><primary>Freeze Unfreeze Peripherals in Debug mode</primary></indexterm>
<para>

<para>Freeze/Unfreeze Peripherals in Debug mode Note: On devices STM32F10xx8 and STM32F10xxB, STM32F101xC/D/E and STM32F103xC/D/E, STM32F101xF/G and STM32F103xF/G STM32F10xx4 and STM32F10xx6 Debug registers DBGMCU_IDCODE and DBGMCU_CR are accessible only in debug mode (not accessible by the user software in normal mode). Refer to errata sheet of these devices for more details. </para>
 
</para>
<simplesect>
    <title>Macros    </title>
        <itemizedlist>
            <listitem><para><anchor xml:id="_group___d_b_g_m_c_u___freeze___unfreeze_1ga4a466905a367266e7c23417248dc741d"/>#define <link linkend="_group___d_b_g_m_c_u___freeze___unfreeze_1ga4a466905a367266e7c23417248dc741d">__HAL_DBGMCU_FREEZE_TIM2</link>()   SET_BIT(DBGMCU-&gt;CR, <link linkend="_group___peripheral___registers___bits___definition_1gaaa1ee73c14e640c4e97041a9ce3e221a">DBGMCU_CR_DBG_TIM2_STOP</link>)</para>

<para>TIM2 Peripherals Debug mode. </para>
</listitem>
            <listitem><para><anchor xml:id="_group___d_b_g_m_c_u___freeze___unfreeze_1gafd40134436233985a840e1cd8eb6c4c3"/>#define <emphasis role="strong">__HAL_DBGMCU_UNFREEZE_TIM2</emphasis>()   CLEAR_BIT(DBGMCU-&gt;CR, <link linkend="_group___peripheral___registers___bits___definition_1gaaa1ee73c14e640c4e97041a9ce3e221a">DBGMCU_CR_DBG_TIM2_STOP</link>)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___d_b_g_m_c_u___freeze___unfreeze_1gaf2fe2b6d0a5e8df4ebb38020acf210d9"/>#define <link linkend="_group___d_b_g_m_c_u___freeze___unfreeze_1gaf2fe2b6d0a5e8df4ebb38020acf210d9">__HAL_DBGMCU_FREEZE_TIM3</link>()   SET_BIT(DBGMCU-&gt;CR, <link linkend="_group___peripheral___registers___bits___definition_1gac6801756368b597301f4098b69bce4e7">DBGMCU_CR_DBG_TIM3_STOP</link>)</para>

<para>TIM3 Peripherals Debug mode. </para>
</listitem>
            <listitem><para><anchor xml:id="_group___d_b_g_m_c_u___freeze___unfreeze_1ga5aecefa008a37ef7c6489a2e29415e69"/>#define <emphasis role="strong">__HAL_DBGMCU_UNFREEZE_TIM3</emphasis>()   CLEAR_BIT(DBGMCU-&gt;CR, <link linkend="_group___peripheral___registers___bits___definition_1gac6801756368b597301f4098b69bce4e7">DBGMCU_CR_DBG_TIM3_STOP</link>)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___d_b_g_m_c_u___freeze___unfreeze_1ga81215154725c479c67fb1adac906fbd9"/>#define <link linkend="_group___d_b_g_m_c_u___freeze___unfreeze_1ga81215154725c479c67fb1adac906fbd9">__HAL_DBGMCU_FREEZE_WWDG</link>()   SET_BIT(DBGMCU-&gt;CR, <link linkend="_group___peripheral___registers___bits___definition_1ga626bea771c7fdb87e515685104d3a562">DBGMCU_CR_DBG_WWDG_STOP</link>)</para>

<para>WWDG Peripherals Debug mode. </para>
</listitem>
            <listitem><para><anchor xml:id="_group___d_b_g_m_c_u___freeze___unfreeze_1gaa14c8a2e8911976b8c8ce6ca278372a2"/>#define <emphasis role="strong">__HAL_DBGMCU_UNFREEZE_WWDG</emphasis>()   CLEAR_BIT(DBGMCU-&gt;CR, <link linkend="_group___peripheral___registers___bits___definition_1ga626bea771c7fdb87e515685104d3a562">DBGMCU_CR_DBG_WWDG_STOP</link>)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___d_b_g_m_c_u___freeze___unfreeze_1gabab7ab631ba58fb6246a9385e8af9d0d"/>#define <link linkend="_group___d_b_g_m_c_u___freeze___unfreeze_1gabab7ab631ba58fb6246a9385e8af9d0d">__HAL_DBGMCU_FREEZE_IWDG</link>()   SET_BIT(DBGMCU-&gt;CR, <link linkend="_group___peripheral___registers___bits___definition_1ga06e02885e11d05135dd967b33fad68f1">DBGMCU_CR_DBG_IWDG_STOP</link>)</para>

<para>IWDG Peripherals Debug mode. </para>
</listitem>
            <listitem><para><anchor xml:id="_group___d_b_g_m_c_u___freeze___unfreeze_1gab29a88ef9c31cbe107c58b9ecc3bdf79"/>#define <emphasis role="strong">__HAL_DBGMCU_UNFREEZE_IWDG</emphasis>()   CLEAR_BIT(DBGMCU-&gt;CR, <link linkend="_group___peripheral___registers___bits___definition_1ga06e02885e11d05135dd967b33fad68f1">DBGMCU_CR_DBG_IWDG_STOP</link>)</para>
</listitem>
            <listitem><para><anchor xml:id="_group___d_b_g_m_c_u___freeze___unfreeze_1ga6160f642dcff812be3a04c5b5c66e31d"/>#define <link linkend="_group___d_b_g_m_c_u___freeze___unfreeze_1ga6160f642dcff812be3a04c5b5c66e31d">__HAL_DBGMCU_FREEZE_I2C1_TIMEOUT</link>()   SET_BIT(DBGMCU-&gt;CR, <link linkend="_group___peripheral___registers___bits___definition_1ga74c71dedb4221750d7e3d8237c8b7846">DBGMCU_CR_DBG_I2C1_SMBUS_TIMEOUT</link>)</para>

<para>I2C1 Peripherals Debug mode. </para>
</listitem>
            <listitem><para><anchor xml:id="_group___d_b_g_m_c_u___freeze___unfreeze_1ga636083d6b6931b1cf35e7c39aebf0723"/>#define <emphasis role="strong">__HAL_DBGMCU_UNFREEZE_I2C1_TIMEOUT</emphasis>()   CLEAR_BIT(DBGMCU-&gt;CR, <link linkend="_group___peripheral___registers___bits___definition_1ga74c71dedb4221750d7e3d8237c8b7846">DBGMCU_CR_DBG_I2C1_SMBUS_TIMEOUT</link>)</para>
</listitem>
        </itemizedlist>
</simplesect>
<section>
<title>Detailed Description</title>

<para>Freeze/Unfreeze Peripherals in Debug mode Note: On devices STM32F10xx8 and STM32F10xxB, STM32F101xC/D/E and STM32F103xC/D/E, STM32F101xF/G and STM32F103xF/G STM32F10xx4 and STM32F10xx6 Debug registers DBGMCU_IDCODE and DBGMCU_CR are accessible only in debug mode (not accessible by the user software in normal mode). Refer to errata sheet of these devices for more details. </para>
</section>
</section>
