# Copyright (C) 1991-2013 Altera Corporation
# Your use of Altera Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Altera Program License 
# Subscription Agreement, Altera MegaCore Function License 
# Agreement, or other applicable license agreement, including, 
# without limitation, that your use is for the sole purpose of 
# programming logic devices manufactured by Altera and sold by 
# Altera or its authorized distributors.  Please refer to the 
# applicable agreement for further details.

# Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
# File: D:\Stack\Courses\KTH\Courses\01 - HDL\Laboratory\Lab1\Lab1.csv
# Generated on: Fri Sep 07 15:02:04 2018

# Note: The column header names should not be changed if you wish to import this .csv file into the Quartus II software.

To,Direction,Location,I/O Bank,VREF Group,I/O Standard,Reserved,Current Strength,Slew Rate,Differential Pair
a[7],Input,PIN_AB26,5,B5_N1,,,,,
a[6],Input,PIN_AD26,5,B5_N2,,,,,
a[5],Input,PIN_AC26,5,B5_N2,,,,,
a[4],Input,PIN_AB27,5,B5_N1,,,,,
a[3],Input,PIN_AD27,5,B5_N2,,,,,
a[2],Input,PIN_AC27,5,B5_N2,,,,,
a[1],Input,PIN_AC28,5,B5_N2,,,,,
a[0],Input,PIN_AB28,5,B5_N1,,,,,
b[7],Input,PIN_AA22,5,B5_N2,,,,,
b[6],Input,PIN_AA23,5,B5_N2,,,,,
b[5],Input,PIN_AA24,5,B5_N2,,,,,
b[4],Input,PIN_AB23,5,B5_N2,,,,,
b[3],Input,PIN_AB24,5,B5_N2,,,,,
b[2],Input,PIN_AC24,5,B5_N2,,,,,
b[1],Input,PIN_AB25,5,B5_N1,,,,,
b[0],Input,PIN_AC25,5,B5_N2,,,,,
cout,Output,PIN_G17,7,B7_N1,,,,,
ctrl[1],Input,PIN_Y24,5,B5_N2,,,,,
ctrl[0],Input,PIN_Y23,5,B5_N2,,,,,
q[7],Output,PIN_G19,7,B7_N2,,,,,
q[6],Output,PIN_F19,7,B7_N0,,,,,
q[5],Output,PIN_E19,7,B7_N0,,,,,
q[4],Output,PIN_F21,7,B7_N0,,,,,
q[3],Output,PIN_F18,7,B7_N1,,,,,
q[2],Output,PIN_E18,7,B7_N1,,,,,
q[1],Output,PIN_J19,7,B7_N2,,,,,
q[0],Output,PIN_H19,7,B7_N2,,,,,
