<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.14"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>GPGPU-Sim: Class Members - Variables</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">GPGPU-Sim
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.14 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
</div><!-- top -->
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="contents">
&#160;

<h3><a id="index_c"></a>- c -</h3><ul>
<li>c
: <a class="el" href="structXMLCharacterEntity.html#a8c5ed14bcc92397808660ac05509f714">XMLCharacterEntity</a>
</li>
<li>c_arb
: <a class="el" href="classHighRadix.html#a073f6de1b3c4206e11cddbf7598e50ea">HighRadix</a>
</li>
<li>C_bl
: <a class="el" href="classMat.html#a2ec2668493e38ca61eaf5717971cf8f8">Mat</a>
, <a class="el" href="classSubarray.html#a3b4f4cd63295cc1d8ada78ce2d041eb4">Subarray</a>
</li>
<li>C_bl_cam
: <a class="el" href="classSubarray.html#afd00168c5bb1d9b707455020a4bf0902">Subarray</a>
</li>
<li>c_buff
: <a class="el" href="classHighRadix.html#acdf7896b8244fd892c24fc6a6a83680b">HighRadix</a>
</li>
<li>C_fringe
: <a class="el" href="classTechnologyParameter_1_1DeviceType.html#a8115b5ce5487a39c5f13c1d213054916">TechnologyParameter::DeviceType</a>
</li>
<li>C_g_ideal
: <a class="el" href="classTechnologyParameter_1_1DeviceType.html#a0ca0859cf02a53ef466f05bbd9682665">TechnologyParameter::DeviceType</a>
</li>
<li>c_gate_load
: <a class="el" href="classDriver.html#adf16ae8fc4b487e4ba881e31e04f830b">Driver</a>
</li>
<li>C_junc
: <a class="el" href="classTechnologyParameter_1_1DeviceType.html#a826397d79b675e4ea0b48717c9d26c67">TechnologyParameter::DeviceType</a>
</li>
<li>C_junc_sidewall
: <a class="el" href="classTechnologyParameter_1_1DeviceType.html#ae916e88159f8c7e67f6129f746a83bb6">TechnologyParameter::DeviceType</a>
</li>
<li>C_ld_dec_out
: <a class="el" href="classDecoder.html#aedff785f6ee03a3b4678afe11c74d75c">Decoder</a>
</li>
<li>C_ld_predec_blk_out
: <a class="el" href="classPredecBlk.html#a722719c56b6a2f299807f851135d80a3">PredecBlk</a>
</li>
<li>c_load_nand2_path_out
: <a class="el" href="classPredecBlkDrv.html#aa3e4c373f061b935213675aa8f4af5e6">PredecBlkDrv</a>
</li>
<li>c_load_nand3_path_out
: <a class="el" href="classPredecBlkDrv.html#a8fbc3573cfbc517e9694523cd666b9a3">PredecBlkDrv</a>
</li>
<li>C_overlap
: <a class="el" href="classTechnologyParameter_1_1DeviceType.html#a004090b92b4e83c609b24b14326ec2e8">TechnologyParameter::DeviceType</a>
</li>
<li>C_ox
: <a class="el" href="classTechnologyParameter_1_1DeviceType.html#a5d99c09250423a8bf6219d792bc2d39e">TechnologyParameter::DeviceType</a>
</li>
<li>C_per_um
: <a class="el" href="classTechnologyParameter_1_1InterconnectType.html#a46950feee62e05935c431de8551f636e">TechnologyParameter::InterconnectType</a>
</li>
<li>c_wire_load
: <a class="el" href="classDriver.html#a25acd4ff227ae3c7db567a506d5d7dd9">Driver</a>
</li>
<li>C_wl
: <a class="el" href="classSubarray.html#ab03cd8194cb06aec7d434b672e97de25">Subarray</a>
</li>
<li>C_wl_cam
: <a class="el" href="classSubarray.html#a184280b4f3b72bcf7a4c51a3b010b1e1">Subarray</a>
</li>
<li>C_wl_ram
: <a class="el" href="classSubarray.html#a13c09499e034d1aaf09c7a9e81566420">Subarray</a>
</li>
<li>cache_ht
: <a class="el" href="classuca__org__t.html#a198b601387c5cb5849ea3cda2186c1b4">uca_org_t</a>
</li>
<li>cache_len
: <a class="el" href="classuca__org__t.html#a4428db1051154f0109d206f5fe0913ef">uca_org_t</a>
</li>
<li>cache_level
: <a class="el" href="classInputParameter.html#ac808842cdacdb4ccd3e0903006cba978">InputParameter</a>
</li>
<li>cache_op
: <a class="el" href="classinst__t.html#a329da97dfe6b0972748e988793b1d684">inst_t</a>
</li>
<li>cache_p
: <a class="el" href="classInstFetchU.html#a27654eb1a1125b891839c6d317dcbe15">InstFetchU</a>
, <a class="el" href="classLoadStoreU.html#a2ceb6b8a2ccbba4ef30d46dfd5a607c8">LoadStoreU</a>
</li>
<li>cache_policy
: <a class="el" href="structdcache__systemcore.html#a644da052701e1bb01970e749b78f5bc8">dcache_systemcore</a>
, <a class="el" href="structdtlb__systemcore.html#a2bf4a2f86f2825c57923b48ee3fa5ea1">dtlb_systemcore</a>
, <a class="el" href="structicache__systemcore.html#a1aef5185b89f3e244dbf0950e537532e">icache_systemcore</a>
, <a class="el" href="structitlb__systemcore.html#aabb285778b1d04a3e8a07168b99a275a">itlb_systemcore</a>
, <a class="el" href="structsystem__L1Directory.html#a344c3e471ecd6838a70d35bfebe33b68">system_L1Directory</a>
, <a class="el" href="structsystem__L2.html#af294d27f3cff979a8af186efbb0eb221">system_L2</a>
, <a class="el" href="structsystem__L2Directory.html#adf0360f84b74f7177619b33c49b59092">system_L2Directory</a>
, <a class="el" href="structsystem__L3.html#a2c0c01a1b23df45f2b03fcef9a2e94cf">system_L3</a>
</li>
<li>cache_status
: <a class="el" href="classcache__config.html#a524a3cef999f6ea8cfb26c2d4e24ea81">cache_config</a>
</li>
<li>cache_sz
: <a class="el" href="classInputParameter.html#a1de1de88d834a69b8a4e003a12ccf077">InputParameter</a>
</li>
<li>cacheL
: <a class="el" href="classSharedCache.html#a9ef135b6201d46c05cb38086b8bca1de">SharedCache</a>
</li>
<li>cachep
: <a class="el" href="classSharedCache.html#a401982499b2a7fe611e2b6286f62c89f">SharedCache</a>
</li>
<li>caches
: <a class="el" href="classInstCache.html#ad0a7d5632194b0dbf10973266f6631c3">InstCache</a>
</li>
<li>callback
: <a class="el" href="structwarp__inst__t_1_1per__thread__info.html#a7423921dc05cbb8b6b69216c0efe9514">warp_inst_t::per_thread_info</a>
</li>
<li>cam
: <a class="el" href="classTechnologyParameter.html#a5eaced805c1740e0d552b5dcbb76d8fe">TechnologyParameter</a>
</li>
<li>cam_bl_precharge_eq_drv
: <a class="el" href="classMat.html#a2111d6c9020f29c710355caeeba10d16">Mat</a>
</li>
<li>cam_cell
: <a class="el" href="classDynamicParameter.html#a2d3d6255a4d11a3687c12bb91f40e498">DynamicParameter</a>
, <a class="el" href="classMat.html#a849ec569487d1e4ff00c6cead030f59a">Mat</a>
, <a class="el" href="classSubarray.html#a779947d0773299d346b319f90b4ba117">Subarray</a>
, <a class="el" href="classTechnologyParameter.html#ae0d7c901f7792f5e4882ec3d712a095b">TechnologyParameter</a>
</li>
<li>camFlag
: <a class="el" href="classMat.html#aee3801982a878cb1a1f6250ce3338a65">Mat</a>
</li>
<li>capacity
: <a class="el" href="structarray__inputs.html#a486417efa35687ccb47d858478750b8a">array_inputs</a>
, <a class="el" href="classCacheDynParam.html#a3c2252ae2798a72a07abae7027eb2189">CacheDynParam</a>
</li>
<li>capacity_per_channel
: <a class="el" href="structsystem__mem.html#a4b1ac56894f20c74d24397a6c7d58061">system_mem</a>
</li>
<li>cas_latency
: <a class="el" href="structresults__mem__array.html#aee26eb61ac4fd1248a9c76d102b9d232">results_mem_array</a>
</li>
<li>cb
: <a class="el" href="classHighRadix.html#af40364bc1bebba41c5b2309cbd2e96e1">HighRadix</a>
</li>
<li>CB_ADJ
: <a class="el" href="classCrossbar.html#a7c7247dbe0086a5e277b55cbd8d5172f">Crossbar</a>
</li>
<li>cb_arb
: <a class="el" href="classHighRadix.html#a2e1396d213bacdf5e253e9f5cd0c5121">HighRadix</a>
</li>
<li>cbEndTag
: <a class="el" href="structXML.html#a73e0e13cd36312460aa828627b75a285">XML</a>
</li>
<li>cbNewElement
: <a class="el" href="structXML.html#a704f366b471b30e618951c1335e8b01c">XML</a>
</li>
<li>cc
: <a class="el" href="classCCdir.html#a0ca41b771ab4e8b569c5353241b6befd">CCdir</a>
, <a class="el" href="classProcessor.html#af29061d995098e87d7e14f22da167826">Processor</a>
</li>
<li>cc1
: <a class="el" href="classCCdir.html#af7860f9622242ed9407b5683b938bcf1">CCdir</a>
</li>
<li>ccache
: <a class="el" href="classLoadStoreU.html#af5264c2365c588c1f8f2940a3030dee5">LoadStoreU</a>
, <a class="el" href="structsystem__core.html#ab6af0adbbbedea5b3c1365fdf0c60da9">system_core</a>
</li>
<li>CCDc
: <a class="el" href="classdram__t.html#a7b177711f409f7dcb30793599e7a944b">dram_t</a>
</li>
<li>CCDLc
: <a class="el" href="structbankgrp__t.html#ace2501e6e411388dc9e1a046465c3bf7">bankgrp_t</a>
</li>
<li>ccTot
: <a class="el" href="classCCdir.html#a0eef91808776a7cacf69232d6cd4e93d">CCdir</a>
</li>
<li>Cd
: <a class="el" href="classPower__Module.html#ab390f22ed5e6a6fe60a8c14fff0d815f">Power_Module</a>
</li>
<li>Cd_pwr
: <a class="el" href="classPower__Module.html#a77c6ec8962847eba13abbbc25d664206">Power_Module</a>
</li>
<li>cdb_alu_accesses
: <a class="el" href="structsystem__core.html#a26cb49af6a9fca7cb157ca7492940c0e">system_core</a>
</li>
<li>cdb_fpu_accesses
: <a class="el" href="structsystem__core.html#acb0b5ccdfbb7ed63a44ee658119a270d">system_core</a>
</li>
<li>cdb_mul_accesses
: <a class="el" href="structsystem__core.html#a2849cd699d74eb5a5e87f6a03279b7aa">system_core</a>
</li>
<li>cell
: <a class="el" href="classDecoder.html#a386e526a85c4c1426c537cb8f1c9f97d">Decoder</a>
, <a class="el" href="classDynamicParameter.html#a7046108f259f12d67fafc1e6f9abc863">DynamicParameter</a>
, <a class="el" href="classMat.html#aeac9cc492e356b88a799ec4caec368d3">Mat</a>
, <a class="el" href="classSubarray.html#a58df5d7d657583b9778cbb55cbd10730">Subarray</a>
</li>
<li>cell_a_w
: <a class="el" href="classTechnologyParameter_1_1MemoryType.html#a79db9484b491de29678c7907b5d51885">TechnologyParameter::MemoryType</a>
</li>
<li>cell_h_def
: <a class="el" href="classTechnologyParameter.html#a037b35ba8545df452f1a4120cddb0fbf">TechnologyParameter</a>
</li>
<li>cell_load
: <a class="el" href="classDFFCell.html#a4a7f1ec4f3870c02f4e1c2a094c1118f">DFFCell</a>
</li>
<li>cell_nmos_w
: <a class="el" href="classTechnologyParameter_1_1MemoryType.html#a2c57a56d914345c9d48c48c884fc1115">TechnologyParameter::MemoryType</a>
</li>
<li>cell_pmos_w
: <a class="el" href="classTechnologyParameter_1_1MemoryType.html#a9deea87ccefd9dca4fce48a856e9c103">TechnologyParameter::MemoryType</a>
</li>
<li>Cg
: <a class="el" href="classPower__Module.html#ab465fe71c135182417b068cb5893dd0e">Power_Module</a>
</li>
<li>Cg_pwr
: <a class="el" href="classPower__Module.html#add9f7450c0779c8c90e0fb586e709eb5">Power_Module</a>
</li>
<li>Cgdl
: <a class="el" href="classPower__Module.html#aa7e82ee5b61dd5da18cb91aa5c3ac3e6">Power_Module</a>
</li>
<li>channel_sweep
: <a class="el" href="classPower__Module.html#ab7aa843c9fc8a95a220f7438bd0582ba">Power_Module</a>
</li>
<li>channel_width
: <a class="el" href="classPower__Module.html#a77ce1befeb66d7f4bb9b89514defe1a1">Power_Module</a>
</li>
<li>channelArea
: <a class="el" href="classPower__Module.html#af38066829c2ef6f9477f64ac42d3fd7b">Power_Module</a>
</li>
<li>channelClkPower
: <a class="el" href="classPower__Module.html#ac9c288c52c890c8c74a5a6a303553d60">Power_Module</a>
</li>
<li>channelDesc
: <a class="el" href="structtextureReference.html#af5088889b774c5854b2858c3906bebd5">textureReference</a>
</li>
<li>channelDFFPower
: <a class="el" href="classPower__Module.html#aa1e468a790c9b01490668cd854254811">Power_Module</a>
</li>
<li>channelLeakPower
: <a class="el" href="classPower__Module.html#abd79ac1f58d106f8a257b6413dc75e7a">Power_Module</a>
</li>
<li>ChannelPitch
: <a class="el" href="classPower__Module.html#a5e1a36e77a92bb319f79ba41bef029ae">Power_Module</a>
</li>
<li>channelWirePower
: <a class="el" href="classPower__Module.html#a624b1e457a376a9262966b6733311b7c">Power_Module</a>
</li>
<li>child
: <a class="el" href="structXMLNodeContents.html#a07bfee26b5b5c9e15adcb172f3b7f846">XMLNodeContents</a>
</li>
<li>chip
: <a class="el" href="structaddrdec__t.html#ad38416978610da35e9c1e97dadcce0ad">addrdec_t</a>
</li>
<li>chip_coverage
: <a class="el" href="classNoCParam.html#a030777e711663e589e4cb0bcb9ada7c8">NoCParam</a>
, <a class="el" href="structsystem__NoC.html#ad67bc561994cc62227d8950b6478ae00">system_NoC</a>
</li>
<li>chip_layout_overhead
: <a class="el" href="classTechnologyParameter.html#ad3a53b0dfda9a6854a6a892b0976b779">TechnologyParameter</a>
</li>
<li>chip_PR_overhead
: <a class="el" href="classBranchPredictor.html#ae9be5c5ca1b1f52ed678d2d3383ab9e7">BranchPredictor</a>
, <a class="el" href="classCore.html#a2d23c7a99f81b763f8a0dbe94b4af27d">Core</a>
, <a class="el" href="classEXECU.html#a095ab0f7d0c55f8723e723d70d005f6a">EXECU</a>
, <a class="el" href="classInstFetchU.html#a74ee7bf4ea144d344f5caa97425aac4f">InstFetchU</a>
, <a class="el" href="classLoadStoreU.html#ac423c26fa6765f70d82a0ea78f07a20e">LoadStoreU</a>
, <a class="el" href="classMemManU.html#a02be72ce0200c528777d277b6e31b66b">MemManU</a>
, <a class="el" href="classNoC.html#a81b04f481e78dc2dbee3cb6e8bc8f4c9">NoC</a>
, <a class="el" href="classRegFU.html#af50ecfcc35c80aa607295517304e68c7">RegFU</a>
, <a class="el" href="classSchedulerU.html#ac9c6de72a8d710128560c8749d78da9d">SchedulerU</a>
, <a class="el" href="classUndiffCore.html#adb2c90a42196bbc40a68c9f9e82519ab">UndiffCore</a>
</li>
<li>chooser
: <a class="el" href="classBranchPredictor.html#a7c103fa099d21681ceaa6da944c3ae72">BranchPredictor</a>
</li>
<li>chooser_predictor_bits
: <a class="el" href="structpredictor__systemcore.html#a73765401b5b61529fe570a8b31e31b49">predictor_systemcore</a>
</li>
<li>chooser_predictor_entries
: <a class="el" href="structpredictor__systemcore.html#ac4c2e5885287f25bbc68bd915076110c">predictor_systemcore</a>
</li>
<li>chunks
: <a class="el" href="structwarp__inst__t_1_1transaction__info.html#a7615a7e0788ad3a370dff42e5c62cfa0">warp_inst_t::transaction_info</a>
</li>
<li>Ci
: <a class="el" href="classPower__Module.html#a2791327a04f20b09d7f8306a2ff9d0df">Power_Module</a>
</li>
<li>Ci_delay
: <a class="el" href="classPower__Module.html#a952be84be40f237e68091b42b0210a02">Power_Module</a>
</li>
<li>cl
: <a class="el" href="classFlit.html#a83d53659b651973e2905fa92140e6ae8">Flit</a>
</li>
<li>CL
: <a class="el" href="structmemory__config.html#a6398ae70b92a141ceefbdadb3092fa90">memory_config</a>
</li>
<li>classes
: <a class="el" href="classPower__Module.html#a30515de8dd4cba274c1efd6ec6b1531e">Power_Module</a>
</li>
<li>clear
: <a class="el" href="structXMLNodeContents.html#a08ef8b489dd008060a1ff28269c6730e">XMLNodeContents</a>
</li>
<li>clock_cap
: <a class="el" href="classDFFCell.html#a1db92d8c9c3e0c18c779ca1a88d394d4">DFFCell</a>
</li>
<li>clock_rate
: <a class="el" href="structsystem__core.html#adb683ed382473f3112da307573cfe15a">system_core</a>
</li>
<li>clockRate
: <a class="el" href="classBranchPredictor.html#a216c44ecec3ef0811c1f058dba553e4b">BranchPredictor</a>
, <a class="el" href="classCacheDynParam.html#ad480690513036cb2641a2a35d680139b">CacheDynParam</a>
, <a class="el" href="classCCdir.html#aa9eb471433d68d255b79d461a542c8aa">CCdir</a>
, <a class="el" href="classCore.html#aabfd0e43a774e5a2f1fe310da25495a5">Core</a>
, <a class="el" href="classCoreDynParam.html#acc3686c1df822e87d048fbeca2b59516">CoreDynParam</a>
, <a class="el" href="classDRAMParam.html#a92b184ccff770b469da3c034c5dc9f9e">DRAMParam</a>
, <a class="el" href="classEXECU.html#ad2c26540ae76ffeb5c6ea267d7f02d4b">EXECU</a>
, <a class="el" href="classFunctionalUnit.html#a3b9efbc4f4fe7e337c40e45f3c77716d">FunctionalUnit</a>
, <a class="el" href="classInstFetchU.html#a67e867f0eb787b0fac26f0a58af8d8e5">InstFetchU</a>
, <a class="el" href="classLoadStoreU.html#ace6960f6636baf5a3bfd7c89cde6f9ff">LoadStoreU</a>
, <a class="el" href="classMCParam.html#a5f9c617f3222d774490e7c84ea1e07da">MCParam</a>
, <a class="el" href="classMemManU.html#ad80232fd27c4fa5208f7dd4bb46f2165">MemManU</a>
, <a class="el" href="classNIUParam.html#a026151a04dc1d636aafccadb629a3880">NIUParam</a>
, <a class="el" href="classNoCParam.html#aa1dea37ef9dd1e6e17daed5ac643710e">NoCParam</a>
, <a class="el" href="classPCIeParam.html#a59cb6bca940f356c4934c05d270bff0b">PCIeParam</a>
, <a class="el" href="classRegFU.html#aaaf0890af30b4dd5827c730ca603c227">RegFU</a>
, <a class="el" href="classRENAMINGU.html#a03ebe50bbb733bd282f0ffef3ce2b03c">RENAMINGU</a>
, <a class="el" href="classSchedulerU.html#a8d7ea0c166da41d89b475bdec3ec2ee7">SchedulerU</a>
</li>
<li>clockrate
: <a class="el" href="structsystem__L1Directory.html#acbe24c313fd78b3885d867f045115528">system_L1Directory</a>
, <a class="el" href="structsystem__L2.html#a2b7cc48efc05bf9b1c291ca1a92cc372">system_L2</a>
, <a class="el" href="structsystem__L2Directory.html#a80527c5170d53c7133ec822bc283f2a5">system_L2Directory</a>
, <a class="el" href="structsystem__L3.html#a88be702a9117cc3ca79ed6506ffe7982">system_L3</a>
, <a class="el" href="structsystem__niu.html#a29e5872a89d9ba53c4586cd1bc81aee4">system_niu</a>
, <a class="el" href="structsystem__NoC.html#a83882e89ecd6fe3048ecd0baf3640ed6">system_NoC</a>
, <a class="el" href="structsystem__pcie.html#ae70ec0e52f52f72ac67493d56f68219c">system_pcie</a>
</li>
<li>clockRate
: <a class="el" href="classUndiffCore.html#a71382bac63373c04a2a5a26294f05663">UndiffCore</a>
</li>
<li>cmd_coeff
: <a class="el" href="classDRAMParam.html#a5150e0fed63500697dc61db41430ca46">DRAMParam</a>
</li>
<li>cmem
: <a class="el" href="structgpgpu__ptx__sim__kernel__info.html#a65e2a92b82213c4db7279bbd122e1c04">gpgpu_ptx_sim_kernel_info</a>
</li>
<li>Co
: <a class="el" href="classPower__Module.html#a5fb45c0837a87657b054c74cd99f5699">Power_Module</a>
</li>
<li>Co_delay
: <a class="el" href="classPower__Module.html#a4f9f99e5360770c99d679fabc0eef6dc">Power_Module</a>
</li>
<li>coalesce_scale
: <a class="el" href="classMCFrontEnd.html#a8beb61bb75b92e97145756d2ace98fbf">MCFrontEnd</a>
</li>
<li>col
: <a class="el" href="structaddrdec__t.html#ad93fc9f1694ae22afe3a24903f38e02c">addrdec_t</a>
, <a class="el" href="classdram__req__t.html#af57caaddc5017853b4ba475117b5af50">dram_req_t</a>
</li>
<li>COL_BUFF_ENT
: <a class="el" href="classHighRadix.html#accf796ea83d34d586fa1832034b22534">HighRadix</a>
</li>
<li>COL_BUFF_SZ
: <a class="el" href="classHighRadix.html#ab94abb5200e9eaaabe0e5bdaa4ab882b">HighRadix</a>
</li>
<li>collector_units
: <a class="el" href="structsystem__core.html#a4112891034a50641380d4041f96fa9f0">system_core</a>
</li>
<li>COLUMNS
: <a class="el" href="classHighRadix.html#add5cda74d5012ddfcbcf19976a2616eb">HighRadix</a>
</li>
<li>columns
: <a class="el" href="classnuca__org__t.html#a4ef3b88d56b85910342465c55c6e2f9c">nuca_org_t</a>
</li>
<li>commit_width
: <a class="el" href="structsystem__core.html#a1a2084e6b1560e2c5ab21507a11edb29">system_core</a>
</li>
<li>committed_fp_instructions
: <a class="el" href="structsystem__core.html#a194f00c3cae848e6c308a14f749bbeb8">system_core</a>
</li>
<li>committed_instructions
: <a class="el" href="structsystem__core.html#a2c8f236946669f302b4a8700da6b5169">system_core</a>
</li>
<li>committed_int_instructions
: <a class="el" href="structsystem__core.html#a472897140d3bb1368a0b58389148fc95">system_core</a>
</li>
<li>commitW
: <a class="el" href="classCoreDynParam.html#a892a2c42d540f99f63445ae144aac498">CoreDynParam</a>
</li>
<li>compare_bits
: <a class="el" href="classdep__resource__conflict__check.html#abba357a602c1aed5b4dc880abe5c3d0a">dep_resource_conflict_check</a>
</li>
<li>concurrent_row_access
: <a class="el" href="classmemory__stats__t.html#a2db76ef354084d48e40551521f4f18c3">memory_stats_t</a>
</li>
<li>conflicts
: <a class="el" href="structdcache__systemcore.html#aec715c7bcaaf10969b400f7200981e74">dcache_systemcore</a>
, <a class="el" href="structdtlb__systemcore.html#a247b66262e08c4e683920f596815a608">dtlb_systemcore</a>
, <a class="el" href="structicache__systemcore.html#a0c519ee020d23265108791aa393137b1">icache_systemcore</a>
, <a class="el" href="structitlb__systemcore.html#ab57c2ab85350bd11880e49f54f458945">itlb_systemcore</a>
, <a class="el" href="structsystem__L1Directory.html#aa72179e2433d5079da2a3ac0c95b9e8c">system_L1Directory</a>
, <a class="el" href="structsystem__L2.html#a1d5b1834858ac1dd3a4fa84190970f2a">system_L2</a>
, <a class="el" href="structsystem__L2Directory.html#ad2e8b486776edb5a545cf305351776f6">system_L2Directory</a>
, <a class="el" href="structsystem__L3.html#a625c6c70e0b8e80c8b871954a90f81e9">system_L3</a>
</li>
<li>const_coeff
: <a class="el" href="classDRAMParam.html#abfa1fb7065634c7877277e37d2baf1a4">DRAMParam</a>
</li>
<li>const_dynamic_power
: <a class="el" href="classgpgpu__sim__wrapper.html#a3be34af8433e343ab76b6d282c85a8da">gpgpu_sim_wrapper</a>
</li>
<li>contention
: <a class="el" href="classnuca__org__t.html#aa2198a2e20e25b80c3f5673025e888d0">nuca_org_t</a>
</li>
<li>context_switches
: <a class="el" href="structsystem__core.html#ac6697ae3207b403978739ed9e4081bbf">system_core</a>
</li>
<li>coption
: <a class="el" href="classtesttype.html#aa7e289ecdec480c16a8ed7cbb20121f6">testtype</a>
</li>
<li>core
: <a class="el" href="classProcessor.html#a83155d6cf7d6e790d8b7c7524ec52a3d">Processor</a>
, <a class="el" href="structroot__system.html#ae0fa1cf7d976ac1e83ebe487cc49d3a3">root_system</a>
</li>
<li>core_cache_stats
: <a class="el" href="structmem__power__stats__pod.html#afa781be38143b7f0fb8e03cf70076ffd">mem_power_stats_pod</a>
</li>
<li>core_clock_ratio
: <a class="el" href="structsystem__core.html#ae969924df913a3aea224bb8df78cf1ac">system_core</a>
</li>
<li>core_freq
: <a class="el" href="classgpgpu__sim__config.html#a851d96d7de44c1cc5da50e5c0e6acea8">gpgpu_sim_config</a>
</li>
<li>core_period
: <a class="el" href="classgpgpu__sim__config.html#ae25c5c965dfa768a653d6fa0dfe855bf">gpgpu_sim_config</a>
</li>
<li>core_tech_node
: <a class="el" href="structroot__system.html#a91b36d9c13112a5af2d172e92c302aee">root_system</a>
</li>
<li>core_time
: <a class="el" href="classgpgpu__sim.html#a5840f3f3c1a11c62db83377590e010d3">gpgpu_sim</a>
</li>
<li>core_tx_density
: <a class="el" href="classTechnologyParameter_1_1ScalingFactor.html#ae7065c46ff472084d6b5599570857791">TechnologyParameter::ScalingFactor</a>
</li>
<li>core_ty
: <a class="el" href="classArrayST.html#a3c6d94bbbeebd0637aa30d7a4147e67a">ArrayST</a>
, <a class="el" href="classCoreDynParam.html#a18936aef91439c48e5b499c901ef4482">CoreDynParam</a>
, <a class="el" href="classinst__decoder.html#a5f6c8da37d90c8790f9db9cccbd84fba">inst_decoder</a>
, <a class="el" href="classinterconnect.html#acbaa3280eeae892b22f01cf3965ffe2a">interconnect</a>
, <a class="el" href="classselection__logic.html#a795210f9f1ba77a694ebe3ec15f23ba6">selection_logic</a>
, <a class="el" href="classUndiffCore.html#a2b4dd864861d2ff7a1a3afa7e8f819a2">UndiffCore</a>
</li>
<li>coredynp
: <a class="el" href="classBranchPredictor.html#aa8768feab127a7446b655b6b3e1f2867">BranchPredictor</a>
, <a class="el" href="classCore.html#aab5a0924da245b2281d1ad769d3068a4">Core</a>
, <a class="el" href="classdep__resource__conflict__check.html#a3342844b0707d37be7b6cc0382ba8678">dep_resource_conflict_check</a>
, <a class="el" href="classEXECU.html#acde08a81fad07a7d027c67bc634424b1">EXECU</a>
, <a class="el" href="classFunctionalUnit.html#a32fa21613ade1ded72234a98d3df5975">FunctionalUnit</a>
, <a class="el" href="classInstFetchU.html#a386881d8461584f93b840c00f7c56cf2">InstFetchU</a>
, <a class="el" href="classLoadStoreU.html#aae1bbad85a238245f2b3d219ad12ccdf">LoadStoreU</a>
, <a class="el" href="classMemManU.html#a79c134f842692ecdaff0a7b5b189317f">MemManU</a>
, <a class="el" href="classPipeline.html#ad2a82cbc1f8fb0b46902ccaaa88d5ad0">Pipeline</a>
, <a class="el" href="classRegFU.html#aaf4346b4465fdc379d018ea402228fce">RegFU</a>
, <a class="el" href="classRENAMINGU.html#a8ea558fcddac1f11d53a838dd8f88139">RENAMINGU</a>
, <a class="el" href="classSchedulerU.html#a4c5a0dc4fad31802a237377f350463c1">SchedulerU</a>
, <a class="el" href="classUndiffCore.html#abd4dee571ff5fe6128a8b0184814bedd">UndiffCore</a>
</li>
<li>corepipe
: <a class="el" href="classCore.html#a6e835618d8949f78c1caf8fdd0fa8f25">Core</a>
</li>
<li>cores
: <a class="el" href="classInputParameter.html#a50b9d8b2f895564fc308630718e39e75">InputParameter</a>
, <a class="el" href="classProcessor.html#a66eba18680e2f887b5b2c80d301cd52e">Processor</a>
</li>
<li>crossbar
: <a class="el" href="classMCPAT__Router.html#a4628cd4bcfdf0df9bd1b3ef913de36db">MCPAT_Router</a>
</li>
<li>crossbar_accesses
: <a class="el" href="structxbar0__systemNoC.html#a49d67f727fccaa29e4636574972f26ae">xbar0_systemNoC</a>
</li>
<li>crossbar_tot
: <a class="el" href="classHighRadix.html#a46f1ac7b5cec042a0801de985240b714">HighRadix</a>
</li>
<li>crossbar_type
: <a class="el" href="structsystem__NoC.html#a0d4104e316ef63fa5163ea47a09cf9e5">system_NoC</a>
</li>
<li>CrossbarPitch
: <a class="el" href="classPower__Module.html#ac0f66ddbed03035ed4ccf8ae7653c667">Power_Module</a>
</li>
<li>crosspoint_type
: <a class="el" href="structsystem__NoC.html#a07108aa23bd2bb1cd3d92736a8765e6a">system_NoC</a>
</li>
<li>ctime
: <a class="el" href="classFlit.html#a79051233092c355b8d01f2e5914c8eb0">Flit</a>
</li>
<li>curr_row
: <a class="el" href="structbank__t.html#a8b98f63dbd2d1e2f1136c7dba4583cd0">bank_t</a>
</li>
<li>curr_row_service_time
: <a class="el" href="classfrfcfs__scheduler.html#ab7f7b05927ac1fcd65c8c2fd2f2cb33e">frfcfs_scheduler</a>
</li>
<li>Cw
: <a class="el" href="classPower__Module.html#a46414cf49db28d6422d7458ece1b91cf">Power_Module</a>
</li>
<li>Cw_cpl
: <a class="el" href="classPower__Module.html#aaf5df262b176237293e481ee363e0eb2">Power_Module</a>
</li>
<li>Cw_gnd
: <a class="el" href="classPower__Module.html#a017bf54e49ecf383dba6c9ecfa7fe117">Power_Module</a>
</li>
<li>cycle_time
: <a class="el" href="classComponent.html#abf1cc962a87f9dc7c8f04af980674c20">Component</a>
, <a class="el" href="classMCPAT__Router.html#a5a1caa68dbfee44430dd0d27497b05ba">MCPAT_Router</a>
, <a class="el" href="classmem__array.html#af3f5e22031b79065cf1456ed4eae3a5a">mem_array</a>
, <a class="el" href="structresults__mem__array.html#aaf26d5bc232e718f03c5a1c0cb7ffefb">results_mem_array</a>
, <a class="el" href="structsolution.html#a613f2acb9ce97d6ba117379acf3179fb">solution</a>
, <a class="el" href="classuca__org__t.html#ae9e1345b0931c4cebecf2c5dea6194a5">uca_org_t</a>
</li>
<li>cycle_time_dev
: <a class="el" href="classInputParameter.html#af12121d5970aa0d67b05b97a8e6545e8">InputParameter</a>
</li>
<li>cycle_time_dev_nuca
: <a class="el" href="classInputParameter.html#a3f590bbdb5c39e0d42edda3963c3f2fb">InputParameter</a>
</li>
<li>cycle_time_wt
: <a class="el" href="classInputParameter.html#a2ac7e8e70a990b819a44d43e7f19f77d">InputParameter</a>
</li>
<li>cycle_time_wt_nuca
: <a class="el" href="classInputParameter.html#a15d3aa08c62456fe7acfa5467bb80227">InputParameter</a>
</li>
<li>cycles
: <a class="el" href="structVC_1_1state__info__t.html#aa3dfa24c09cd80707bcf8b2681b95392">VC::state_info_t</a>
, <a class="el" href="classwarp__inst__t.html#ace66fcd80575e113ae5019599c0a4128">warp_inst_t</a>
</li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.14
</small></address>
</body>
</html>
