---
layout: home
title: Home
---

<div class="hero">
  <h1>Hi, Iâ€™m <span class="name">Tri Than</span> ðŸ‘‹</h1>
  <p class="tagline">
    Digital-design engineer focused on ultra-low-latency FPGA & Computer Architecture.
  </p>
  {% include social.html %}
</div>

---

### What I work with

- **Hardware:** Kintex-7 / Versal, PCIe, DDR4/DDR5 controllers  
- **Network:** 10 GbE MACs, custom TCP/UDP pipelines  
- **Languages:** SystemVerilog, C/C++, Python  
- **Verifcatoin:** UVM, Verilator

---

### Featured projects

| Year | Project | Snapshot |
|------|---------|----------|
| 2025 | **[FPGA TCP Offload NIC](/fpga-nic.html)** | 64-bit XGMII, RTT &lt; 450 ns |
| 2025 | **[UVM Verification](/uvm_verification.html)** | UVM-based test for 10G MAC rx |
| 2025 | **[DDR4 Memory Controller](/ddr4-controller.html)** | Bank-group-aware scheduler, 92 % row-hit |
| 2024 | **[Dual Cores 32-bit Computer Architecture (RISC-V)](/in-order-cpu.html)** | 5-stage pipelined RISC-V core @ 70 MHz |



---

