<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>synthesis Report</title>
<style type="text/css">
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#main_wrapper{ width: 100%; }
div#content { margin-left: 350px; margin-right: 30px; }
div#catalog_wrapper {position: fixed; top: 30px; width: 350px; float: left; }
div#catalog ul { list-style-type: none; }
div#catalog li { text-align: left; list-style-type:circle; color: #0084ff; margin-top: 3px; margin-bottom: 3px; }
div#catalog a { display:inline-block; text-decoration: none; color: #0084ff; font-weight: bold; padding: 3px; }
div#catalog a:visited { color: #0084ff; }
div#catalog a:hover { color: #fff; background: #0084ff; }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td { border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table td.label { min-width: 100px; width: 8%;}
</style>
</head>
<body>
<div id="main_wrapper">
<div id="catalog_wrapper">
<div id="catalog">
<ul>
<li><a href="#about" style=" font-size: 16px;">Synthesis Messages</a></li>
<li><a href="#summary" style=" font-size: 16px;">Synthesis Details</a></li>
<li><a href="#resource" style=" font-size: 16px;">Resource</a>
<ul>
<li><a href="#usage" style=" font-size: 14px;">Resource Usage Summary</a></li>
<li><a href="#utilization" style=" font-size: 14px;">Resource Utilization Summary</a></li>
</ul>
</li>
<li><a href="#timing" style=" font-size: 16px;">Timing</a>
<ul>
<li><a href="#clock" style=" font-size: 14px;">Clock Summary</a></li>
<li><a href="#performance" style=" font-size: 14px;">Max Frequency Summary</a></li>
<li><a href="#detail timing" style=" font-size: 14px;">Detail Timing Paths Informations</a></li>
</ul>
</li>
</ul>
</div><!-- catalog -->
</div><!-- catalog_wrapper -->
<div id="content">
<h1><a name="about">Synthesis Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>GowinSynthesis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>/Users/yatagaclapotk/Desktop/Genel_Calismalar/FPGA/verilog_sorular/CPU/CPU/src/ALU.v<br>
/Users/yatagaclapotk/Desktop/Genel_Calismalar/FPGA/verilog_sorular/CPU/CPU/src/CU.v<br>
/Users/yatagaclapotk/Desktop/Genel_Calismalar/FPGA/verilog_sorular/CPU/CPU/src/Inputr.v<br>
/Users/yatagaclapotk/Desktop/Genel_Calismalar/FPGA/verilog_sorular/CPU/CPU/src/RAM.v<br>
/Users/yatagaclapotk/Desktop/Genel_Calismalar/FPGA/verilog_sorular/CPU/CPU/src/SC.v<br>
/Users/yatagaclapotk/Desktop/Genel_Calismalar/FPGA/verilog_sorular/CPU/CPU/src/Outr.v<br>
/Users/yatagaclapotk/Desktop/Genel_Calismalar/FPGA/verilog_sorular/CPU/CPU/src/CPU.v<br>
/Users/yatagaclapotk/Desktop/Genel_Calismalar/FPGA/verilog_sorular/CPU/CPU/src/REGÄ°STER12.v<br>
/Users/yatagaclapotk/Desktop/Genel_Calismalar/FPGA/verilog_sorular/CPU/CPU/src/REGISTER16.v<br>
</td>
</tr>
<tr>
<td class="label">GowinSynthesis Constraints File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.11.01 Education</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW1NR-LV9QN88PC6/I5</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW1NR-9</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Sat Sep 13 19:05:47 2025
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2025 Gowin Semiconductor Corporation. ALL rights reserved.</td>
</tr>
</table>
<h1><a name="summary">Synthesis Details</a></h1>
<table class="summary_table">
<tr>
<td class="label">Top Level Module</td>
<td>top</td>
</tr>
<tr>
<td class="label">Synthesis Process</td>
<td>Running parser:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0.052s, Elapsed time = 0h 0m 0.057s, Peak memory usage = 27.766MB<br/>Running netlist conversion:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0s, Peak memory usage = 0MB<br/>Running device independent optimization:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 0: CPU time = 0h 0m 0.011s, Elapsed time = 0h 0m 0.011s, Peak memory usage = 28.234MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 1: CPU time = 0h 0m 0.003s, Elapsed time = 0h 0m 0.003s, Peak memory usage = 28.328MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 2: CPU time = 0h 0m 0.01s, Elapsed time = 0h 0m 0.01s, Peak memory usage = 28.469MB<br/>Running inference:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 0: CPU time = 0h 0m 0.009s, Elapsed time = 0h 0m 0.009s, Peak memory usage = 29.453MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 1: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0.001s, Peak memory usage = 29.641MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 2: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0s, Peak memory usage = 29.688MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 3: CPU time = 0h 0m 0.001s, Elapsed time = 0h 0m 0.001s, Peak memory usage = 29.750MB<br/>Running technical mapping:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 0: CPU time = 0h 0m 0.014s, Elapsed time = 0h 0m 0.014s, Peak memory usage = 29.812MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 1: CPU time = 0h 0m 0.002s, Elapsed time = 0h 0m 0.002s, Peak memory usage = 29.812MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 2: CPU time = 0h 0m 0.005s, Elapsed time = 0h 0m 0.005s, Peak memory usage = 29.812MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 3: CPU time = 0h 0m 3s, Elapsed time = 0h 0m 3s, Peak memory usage = 84.375MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 4: CPU time = 0h 0m 0.073s, Elapsed time = 0h 0m 0.073s, Peak memory usage = 92.859MB<br/>Generate output files:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0.028s, Elapsed time = 0h 0m 0.032s, Peak memory usage = 100.625MB<br/></td>
</tr>
<tr>
<td class="label">Total Time and Memory Usage</td>
<td>CPU time = 0h 0m 3s, Elapsed time = 0h 0m 3s, Peak memory usage = 100.625MB</td>
</tr>
</table>
<h1><a name="resource">Resource</a></h1>
<h2><a name="usage">Resource Usage Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Resource</b></td>
<td><b>Usage</b></td>
</tr>
<tr>
<td class="label"><b>I/O Port </b></td>
<td>18</td>
</tr>
<tr>
<td class="label"><b>I/O Buf </b></td>
<td>18</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspIBUF</td>
<td>10</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspOBUF</td>
<td>8</td>
</tr>
<tr>
<td class="label"><b>Register </b></td>
<td>115</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFF</td>
<td>1</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFE</td>
<td>52</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFRE</td>
<td>20</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFC</td>
<td>4</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFCE</td>
<td>24</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDLC</td>
<td>2</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDLNE</td>
<td>12</td>
</tr>
<tr>
<td class="label"><b>LUT </b></td>
<td>382</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT2</td>
<td>25</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT3</td>
<td>108</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT4</td>
<td>249</td>
</tr>
<tr>
<td class="label"><b>ALU </b></td>
<td>16</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspALU</td>
<td>16</td>
</tr>
<tr>
<td class="label"><b>INV </b></td>
<td>1</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspINV</td>
<td>1</td>
</tr>
<tr>
<td class="label"><b>BSRAM </b></td>
<td>4</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspSDPB</td>
<td>4</td>
</tr>
</table>
<h2><a name="utilization">Resource Utilization Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Resource</b></td>
<td><b>Usage</b></td>
<td><b>Utilization</b></td>
</tr>
<tr>
<td class="label">Logic</td>
<td>399(383 LUT, 16 ALU) / 8640</td>
<td>5%</td>
</tr>
<tr>
<td class="label">Register</td>
<td>115 / 6693</td>
<td>2%</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp--Register as Latch</td>
<td>14 / 6693</td>
<td><1%</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp--Register as FF</td>
<td>101 / 6693</td>
<td>2%</td>
</tr>
<tr>
<td class="label">BSRAM</td>
<td>4 / 26</td>
<td>16%</td>
</tr>
</table>
<h1><a name="timing">Timing</a></h1>
<h2><a name="clock">Clock Summary:</a></h2>
<table class="summary_table">
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Type</th>
<th>Period</th>
<th>Frequency(MHz)</th>
<th>Rise</th>
<th>Fall</th>
<th>Source</th>
<th>Master</th>
<th>Object</th>
</tr>
<tr>
<td>1</td>
<td>clk_in</td>
<td>Base</td>
<td>20.000</td>
<td>50.000</td>
<td>0.000</td>
<td>10.000</td>
<td> </td>
<td> </td>
<td>clk_in_ibuf/I </td>
</tr>
<tr>
<td>2</td>
<td>CU_unit/n523_3</td>
<td>Base</td>
<td>20.000</td>
<td>50.000</td>
<td>0.000</td>
<td>10.000</td>
<td> </td>
<td> </td>
<td>CU_unit/n523_s0/F </td>
</tr>
<tr>
<td>3</td>
<td>reset</td>
<td>Base</td>
<td>20.000</td>
<td>50.000</td>
<td>0.000</td>
<td>10.000</td>
<td> </td>
<td> </td>
<td>reset_s0/F </td>
</tr>
</table>
<h2><a name="performance">Max Frequency Summary:</a></h2>
<table class="summary_table">
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clk_in</td>
<td>50.000(MHz)</td>
<td>31.308(MHz)</td>
<td>15</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>reset</td>
<td>50.000(MHz)</td>
<td>88.624(MHz)</td>
<td>6</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="detail timing">Detail Timing Paths Information</a></h2>
<h3>Path&nbsp1</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-11.208</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>31.504</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.296</td>
</tr>
<tr>
<td class="label">From</td>
<td>CU_unit/state_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>AC/out_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CU_unit/n523_3[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in[F]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>CU_unit/n523_3</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>2</td>
<td>CU_unit/n523_s0/F</td>
</tr>
<tr>
<td>10.960</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>CU_unit/state_0_s0/G</td>
</tr>
<tr>
<td>11.418</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>16</td>
<td>CU_unit/state_0_s0/Q</td>
</tr>
<tr>
<td>12.378</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>ALU_in_7_s2/I1</td>
</tr>
<tr>
<td>13.477</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>ALU_in_7_s2/F</td>
</tr>
<tr>
<td>14.437</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>ALU_in_0_s1/I2</td>
</tr>
<tr>
<td>15.259</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>ALU_in_0_s1/F</td>
</tr>
<tr>
<td>16.219</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>ALU_unit/n54_s/I0</td>
</tr>
<tr>
<td>17.177</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>ALU_unit/n54_s/COUT</td>
</tr>
<tr>
<td>17.177</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>ALU_unit/n53_s/CIN</td>
</tr>
<tr>
<td>17.234</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>ALU_unit/n53_s/COUT</td>
</tr>
<tr>
<td>17.234</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>ALU_unit/n52_s/CIN</td>
</tr>
<tr>
<td>17.291</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>ALU_unit/n52_s/COUT</td>
</tr>
<tr>
<td>17.291</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>ALU_unit/n51_s/CIN</td>
</tr>
<tr>
<td>17.348</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>ALU_unit/n51_s/COUT</td>
</tr>
<tr>
<td>17.348</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>ALU_unit/n50_s/CIN</td>
</tr>
<tr>
<td>17.405</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>ALU_unit/n50_s/COUT</td>
</tr>
<tr>
<td>17.405</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>ALU_unit/n49_s/CIN</td>
</tr>
<tr>
<td>17.462</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>ALU_unit/n49_s/COUT</td>
</tr>
<tr>
<td>17.462</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>ALU_unit/n48_s/CIN</td>
</tr>
<tr>
<td>17.519</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>ALU_unit/n48_s/COUT</td>
</tr>
<tr>
<td>17.519</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>ALU_unit/n47_s/CIN</td>
</tr>
<tr>
<td>17.576</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>ALU_unit/n47_s/COUT</td>
</tr>
<tr>
<td>17.576</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>ALU_unit/n46_s/CIN</td>
</tr>
<tr>
<td>17.633</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>ALU_unit/n46_s/COUT</td>
</tr>
<tr>
<td>17.633</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>ALU_unit/n45_s/CIN</td>
</tr>
<tr>
<td>17.690</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>ALU_unit/n45_s/COUT</td>
</tr>
<tr>
<td>17.690</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>ALU_unit/n44_s/CIN</td>
</tr>
<tr>
<td>17.747</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>ALU_unit/n44_s/COUT</td>
</tr>
<tr>
<td>17.747</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>ALU_unit/n43_s/CIN</td>
</tr>
<tr>
<td>17.804</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>ALU_unit/n43_s/COUT</td>
</tr>
<tr>
<td>17.804</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>ALU_unit/n42_s/CIN</td>
</tr>
<tr>
<td>17.861</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>ALU_unit/n42_s/COUT</td>
</tr>
<tr>
<td>17.861</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>ALU_unit/n41_s/CIN</td>
</tr>
<tr>
<td>17.918</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>ALU_unit/n41_s/COUT</td>
</tr>
<tr>
<td>17.918</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>ALU_unit/n40_s/CIN</td>
</tr>
<tr>
<td>17.975</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>ALU_unit/n40_s/COUT</td>
</tr>
<tr>
<td>17.975</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>ALU_unit/n39_s/CIN</td>
</tr>
<tr>
<td>18.032</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>ALU_unit/n39_s/COUT</td>
</tr>
<tr>
<td>18.992</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>ALU_unit/cout_s23/I1</td>
</tr>
<tr>
<td>20.091</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>ALU_unit/cout_s23/F</td>
</tr>
<tr>
<td>21.051</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>ALU_unit/cout_s22/I3</td>
</tr>
<tr>
<td>21.677</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>ALU_unit/cout_s22/F</td>
</tr>
<tr>
<td>22.637</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>ALU_unit/F_0_s24/I2</td>
</tr>
<tr>
<td>23.459</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>ALU_unit/F_0_s24/F</td>
</tr>
<tr>
<td>24.419</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>ALU_unit/F_0_s20/I0</td>
</tr>
<tr>
<td>24.568</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>ALU_unit/F_0_s20/O</td>
</tr>
<tr>
<td>25.528</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>ALU_unit/F_0_s22/I0</td>
</tr>
<tr>
<td>26.560</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>ALU_unit/F_0_s22/F</td>
</tr>
<tr>
<td>27.520</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>AC/n37_s1/I0</td>
</tr>
<tr>
<td>28.552</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>AC/n37_s1/F</td>
</tr>
<tr>
<td>29.512</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>AC/n37_s0/I0</td>
</tr>
<tr>
<td>30.544</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>AC/n37_s0/F</td>
</tr>
<tr>
<td>31.504</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>AC/out_0_s1/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk_in</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>109</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>20.726</td>
<td>0.726</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>AC/out_0_s1/CLK</td>
</tr>
<tr>
<td>20.696</td>
<td>-0.030</td>
<td>tUnc</td>
<td> </td>
<td> </td>
<td>AC/out_0_s1</td>
</tr>
<tr>
<td>20.296</td>
<td>-0.400</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>AC/out_0_s1</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>-0.234</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.960, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 9.526, 46.368%; route: 10.560, 51.401%; tC2Q: 0.458, 2.231%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.960, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp2</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-9.827</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>30.123</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.296</td>
</tr>
<tr>
<td class="label">From</td>
<td>CU_unit/state_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>AC/out_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CU_unit/n523_3[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in[F]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>CU_unit/n523_3</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>2</td>
<td>CU_unit/n523_s0/F</td>
</tr>
<tr>
<td>10.960</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>CU_unit/state_0_s0/G</td>
</tr>
<tr>
<td>11.418</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>16</td>
<td>CU_unit/state_0_s0/Q</td>
</tr>
<tr>
<td>12.378</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>ALU_in_7_s2/I1</td>
</tr>
<tr>
<td>13.477</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>ALU_in_7_s2/F</td>
</tr>
<tr>
<td>14.437</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>ALU_in_0_s1/I2</td>
</tr>
<tr>
<td>15.259</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>ALU_in_0_s1/F</td>
</tr>
<tr>
<td>16.219</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>ALU_unit/n54_s/I0</td>
</tr>
<tr>
<td>17.177</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>ALU_unit/n54_s/COUT</td>
</tr>
<tr>
<td>17.177</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>ALU_unit/n53_s/CIN</td>
</tr>
<tr>
<td>17.234</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>ALU_unit/n53_s/COUT</td>
</tr>
<tr>
<td>17.234</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>ALU_unit/n52_s/CIN</td>
</tr>
<tr>
<td>17.291</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>ALU_unit/n52_s/COUT</td>
</tr>
<tr>
<td>17.291</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>ALU_unit/n51_s/CIN</td>
</tr>
<tr>
<td>17.348</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>ALU_unit/n51_s/COUT</td>
</tr>
<tr>
<td>17.348</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>ALU_unit/n50_s/CIN</td>
</tr>
<tr>
<td>17.405</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>ALU_unit/n50_s/COUT</td>
</tr>
<tr>
<td>17.405</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>ALU_unit/n49_s/CIN</td>
</tr>
<tr>
<td>17.462</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>ALU_unit/n49_s/COUT</td>
</tr>
<tr>
<td>17.462</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>ALU_unit/n48_s/CIN</td>
</tr>
<tr>
<td>17.519</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>ALU_unit/n48_s/COUT</td>
</tr>
<tr>
<td>17.519</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>ALU_unit/n47_s/CIN</td>
</tr>
<tr>
<td>17.576</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>ALU_unit/n47_s/COUT</td>
</tr>
<tr>
<td>17.576</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>ALU_unit/n46_s/CIN</td>
</tr>
<tr>
<td>17.633</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>ALU_unit/n46_s/COUT</td>
</tr>
<tr>
<td>17.633</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>ALU_unit/n45_s/CIN</td>
</tr>
<tr>
<td>17.690</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>ALU_unit/n45_s/COUT</td>
</tr>
<tr>
<td>17.690</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>ALU_unit/n44_s/CIN</td>
</tr>
<tr>
<td>17.747</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>ALU_unit/n44_s/COUT</td>
</tr>
<tr>
<td>17.747</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>ALU_unit/n43_s/CIN</td>
</tr>
<tr>
<td>17.804</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>ALU_unit/n43_s/COUT</td>
</tr>
<tr>
<td>17.804</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>ALU_unit/n42_s/CIN</td>
</tr>
<tr>
<td>17.861</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>ALU_unit/n42_s/COUT</td>
</tr>
<tr>
<td>17.861</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>ALU_unit/n41_s/CIN</td>
</tr>
<tr>
<td>17.918</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>ALU_unit/n41_s/COUT</td>
</tr>
<tr>
<td>17.918</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>ALU_unit/n40_s/CIN</td>
</tr>
<tr>
<td>17.975</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>ALU_unit/n40_s/COUT</td>
</tr>
<tr>
<td>17.975</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>ALU_unit/n39_s/CIN</td>
</tr>
<tr>
<td>18.032</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>ALU_unit/n39_s/COUT</td>
</tr>
<tr>
<td>18.992</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>ALU_unit/cout_s23/I1</td>
</tr>
<tr>
<td>20.091</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>ALU_unit/cout_s23/F</td>
</tr>
<tr>
<td>21.051</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>ALU_unit/cout_s22/I3</td>
</tr>
<tr>
<td>21.677</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>ALU_unit/cout_s22/F</td>
</tr>
<tr>
<td>22.637</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>AC/n32_s4/I2</td>
</tr>
<tr>
<td>23.459</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>AC/n32_s4/F</td>
</tr>
<tr>
<td>24.419</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>AC/n29_s10/I3</td>
</tr>
<tr>
<td>25.045</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>AC/n29_s10/F</td>
</tr>
<tr>
<td>26.005</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>AC/n30_s2/I1</td>
</tr>
<tr>
<td>27.104</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>AC/n30_s2/F</td>
</tr>
<tr>
<td>28.064</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>AC/n30_s0/I1</td>
</tr>
<tr>
<td>29.163</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>AC/n30_s0/F</td>
</tr>
<tr>
<td>30.123</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>AC/out_7_s1/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk_in</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>109</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>20.726</td>
<td>0.726</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>AC/out_7_s1/CLK</td>
</tr>
<tr>
<td>20.696</td>
<td>-0.030</td>
<td>tUnc</td>
<td> </td>
<td> </td>
<td>AC/out_7_s1</td>
</tr>
<tr>
<td>20.296</td>
<td>-0.400</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>AC/out_7_s1</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>-0.234</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.960, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 9.105, 47.513%; route: 9.600, 50.095%; tC2Q: 0.458, 2.392%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.960, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp3</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-9.760</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>30.056</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.296</td>
</tr>
<tr>
<td class="label">From</td>
<td>CU_unit/state_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>AC/out_8_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CU_unit/n523_3[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in[F]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>CU_unit/n523_3</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>2</td>
<td>CU_unit/n523_s0/F</td>
</tr>
<tr>
<td>10.960</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>CU_unit/state_0_s0/G</td>
</tr>
<tr>
<td>11.418</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>16</td>
<td>CU_unit/state_0_s0/Q</td>
</tr>
<tr>
<td>12.378</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>ALU_in_7_s2/I1</td>
</tr>
<tr>
<td>13.477</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>ALU_in_7_s2/F</td>
</tr>
<tr>
<td>14.437</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>ALU_in_0_s1/I2</td>
</tr>
<tr>
<td>15.259</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>ALU_in_0_s1/F</td>
</tr>
<tr>
<td>16.219</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>ALU_unit/n54_s/I0</td>
</tr>
<tr>
<td>17.177</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>ALU_unit/n54_s/COUT</td>
</tr>
<tr>
<td>17.177</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>ALU_unit/n53_s/CIN</td>
</tr>
<tr>
<td>17.234</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>ALU_unit/n53_s/COUT</td>
</tr>
<tr>
<td>17.234</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>ALU_unit/n52_s/CIN</td>
</tr>
<tr>
<td>17.291</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>ALU_unit/n52_s/COUT</td>
</tr>
<tr>
<td>17.291</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>ALU_unit/n51_s/CIN</td>
</tr>
<tr>
<td>17.348</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>ALU_unit/n51_s/COUT</td>
</tr>
<tr>
<td>17.348</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>ALU_unit/n50_s/CIN</td>
</tr>
<tr>
<td>17.405</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>ALU_unit/n50_s/COUT</td>
</tr>
<tr>
<td>17.405</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>ALU_unit/n49_s/CIN</td>
</tr>
<tr>
<td>17.462</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>ALU_unit/n49_s/COUT</td>
</tr>
<tr>
<td>17.462</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>ALU_unit/n48_s/CIN</td>
</tr>
<tr>
<td>17.519</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>ALU_unit/n48_s/COUT</td>
</tr>
<tr>
<td>17.519</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>ALU_unit/n47_s/CIN</td>
</tr>
<tr>
<td>17.576</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>ALU_unit/n47_s/COUT</td>
</tr>
<tr>
<td>17.576</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>ALU_unit/n46_s/CIN</td>
</tr>
<tr>
<td>17.633</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>ALU_unit/n46_s/COUT</td>
</tr>
<tr>
<td>17.633</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>ALU_unit/n45_s/CIN</td>
</tr>
<tr>
<td>17.690</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>ALU_unit/n45_s/COUT</td>
</tr>
<tr>
<td>17.690</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>ALU_unit/n44_s/CIN</td>
</tr>
<tr>
<td>17.747</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>ALU_unit/n44_s/COUT</td>
</tr>
<tr>
<td>17.747</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>ALU_unit/n43_s/CIN</td>
</tr>
<tr>
<td>17.804</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>ALU_unit/n43_s/COUT</td>
</tr>
<tr>
<td>17.804</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>ALU_unit/n42_s/CIN</td>
</tr>
<tr>
<td>17.861</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>ALU_unit/n42_s/COUT</td>
</tr>
<tr>
<td>17.861</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>ALU_unit/n41_s/CIN</td>
</tr>
<tr>
<td>17.918</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>ALU_unit/n41_s/COUT</td>
</tr>
<tr>
<td>17.918</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>ALU_unit/n40_s/CIN</td>
</tr>
<tr>
<td>17.975</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>ALU_unit/n40_s/COUT</td>
</tr>
<tr>
<td>17.975</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>ALU_unit/n39_s/CIN</td>
</tr>
<tr>
<td>18.032</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>ALU_unit/n39_s/COUT</td>
</tr>
<tr>
<td>18.992</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>ALU_unit/cout_s23/I1</td>
</tr>
<tr>
<td>20.091</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>ALU_unit/cout_s23/F</td>
</tr>
<tr>
<td>21.051</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>ALU_unit/cout_s22/I3</td>
</tr>
<tr>
<td>21.677</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>ALU_unit/cout_s22/F</td>
</tr>
<tr>
<td>22.637</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>AC/n32_s4/I2</td>
</tr>
<tr>
<td>23.459</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>AC/n32_s4/F</td>
</tr>
<tr>
<td>24.419</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>AC/n29_s10/I3</td>
</tr>
<tr>
<td>25.045</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>AC/n29_s10/F</td>
</tr>
<tr>
<td>26.005</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>AC/n29_s1/I1</td>
</tr>
<tr>
<td>27.104</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>AC/n29_s1/F</td>
</tr>
<tr>
<td>28.064</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>AC/n29_s0/I0</td>
</tr>
<tr>
<td>29.096</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>AC/n29_s0/F</td>
</tr>
<tr>
<td>30.056</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>AC/out_8_s1/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk_in</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>109</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>20.726</td>
<td>0.726</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>AC/out_8_s1/CLK</td>
</tr>
<tr>
<td>20.696</td>
<td>-0.030</td>
<td>tUnc</td>
<td> </td>
<td> </td>
<td>AC/out_8_s1</td>
</tr>
<tr>
<td>20.296</td>
<td>-0.400</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>AC/out_8_s1</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>-0.234</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.960, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 9.038, 47.328%; route: 9.600, 50.272%; tC2Q: 0.458, 2.400%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.960, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp4</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-9.550</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>29.846</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.296</td>
</tr>
<tr>
<td class="label">From</td>
<td>CU_unit/state_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>AC/out_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CU_unit/n523_3[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in[F]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>CU_unit/n523_3</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>2</td>
<td>CU_unit/n523_s0/F</td>
</tr>
<tr>
<td>10.960</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>CU_unit/state_0_s0/G</td>
</tr>
<tr>
<td>11.418</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>16</td>
<td>CU_unit/state_0_s0/Q</td>
</tr>
<tr>
<td>12.378</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>ALU_in_7_s2/I1</td>
</tr>
<tr>
<td>13.477</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>ALU_in_7_s2/F</td>
</tr>
<tr>
<td>14.437</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>ALU_in_0_s1/I2</td>
</tr>
<tr>
<td>15.259</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>ALU_in_0_s1/F</td>
</tr>
<tr>
<td>16.219</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>ALU_unit/n54_s/I0</td>
</tr>
<tr>
<td>17.177</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>ALU_unit/n54_s/COUT</td>
</tr>
<tr>
<td>17.177</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>ALU_unit/n53_s/CIN</td>
</tr>
<tr>
<td>17.234</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>ALU_unit/n53_s/COUT</td>
</tr>
<tr>
<td>17.234</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>ALU_unit/n52_s/CIN</td>
</tr>
<tr>
<td>17.291</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>ALU_unit/n52_s/COUT</td>
</tr>
<tr>
<td>17.291</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>ALU_unit/n51_s/CIN</td>
</tr>
<tr>
<td>17.348</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>ALU_unit/n51_s/COUT</td>
</tr>
<tr>
<td>17.348</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>ALU_unit/n50_s/CIN</td>
</tr>
<tr>
<td>17.405</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>ALU_unit/n50_s/COUT</td>
</tr>
<tr>
<td>17.405</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>ALU_unit/n49_s/CIN</td>
</tr>
<tr>
<td>17.462</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>ALU_unit/n49_s/COUT</td>
</tr>
<tr>
<td>17.462</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>ALU_unit/n48_s/CIN</td>
</tr>
<tr>
<td>17.519</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>ALU_unit/n48_s/COUT</td>
</tr>
<tr>
<td>17.519</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>ALU_unit/n47_s/CIN</td>
</tr>
<tr>
<td>17.576</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>ALU_unit/n47_s/COUT</td>
</tr>
<tr>
<td>17.576</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>ALU_unit/n46_s/CIN</td>
</tr>
<tr>
<td>17.633</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>ALU_unit/n46_s/COUT</td>
</tr>
<tr>
<td>17.633</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>ALU_unit/n45_s/CIN</td>
</tr>
<tr>
<td>17.690</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>ALU_unit/n45_s/COUT</td>
</tr>
<tr>
<td>17.690</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>ALU_unit/n44_s/CIN</td>
</tr>
<tr>
<td>17.747</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>ALU_unit/n44_s/COUT</td>
</tr>
<tr>
<td>17.747</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>ALU_unit/n43_s/CIN</td>
</tr>
<tr>
<td>17.804</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>ALU_unit/n43_s/COUT</td>
</tr>
<tr>
<td>17.804</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>ALU_unit/n42_s/CIN</td>
</tr>
<tr>
<td>17.861</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>ALU_unit/n42_s/COUT</td>
</tr>
<tr>
<td>17.861</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>ALU_unit/n41_s/CIN</td>
</tr>
<tr>
<td>17.918</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>ALU_unit/n41_s/COUT</td>
</tr>
<tr>
<td>17.918</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>ALU_unit/n40_s/CIN</td>
</tr>
<tr>
<td>17.975</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>ALU_unit/n40_s/COUT</td>
</tr>
<tr>
<td>17.975</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>ALU_unit/n39_s/CIN</td>
</tr>
<tr>
<td>18.032</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>ALU_unit/n39_s/COUT</td>
</tr>
<tr>
<td>18.992</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>ALU_unit/cout_s23/I1</td>
</tr>
<tr>
<td>20.091</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>ALU_unit/cout_s23/F</td>
</tr>
<tr>
<td>21.051</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>ALU_unit/cout_s22/I3</td>
</tr>
<tr>
<td>21.677</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>ALU_unit/cout_s22/F</td>
</tr>
<tr>
<td>22.637</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>AC/n32_s4/I2</td>
</tr>
<tr>
<td>23.459</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>AC/n32_s4/F</td>
</tr>
<tr>
<td>24.419</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>AC/n29_s10/I3</td>
</tr>
<tr>
<td>25.045</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>AC/n29_s10/F</td>
</tr>
<tr>
<td>26.005</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>AC/n31_s2/I2</td>
</tr>
<tr>
<td>26.827</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>AC/n31_s2/F</td>
</tr>
<tr>
<td>27.787</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>AC/n31_s0/I1</td>
</tr>
<tr>
<td>28.886</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>AC/n31_s0/F</td>
</tr>
<tr>
<td>29.846</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>AC/out_6_s1/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk_in</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>109</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>20.726</td>
<td>0.726</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>AC/out_6_s1/CLK</td>
</tr>
<tr>
<td>20.696</td>
<td>-0.030</td>
<td>tUnc</td>
<td> </td>
<td> </td>
<td>AC/out_6_s1</td>
</tr>
<tr>
<td>20.296</td>
<td>-0.400</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>AC/out_6_s1</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>-0.234</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.960, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 8.828, 46.743%; route: 9.600, 50.830%; tC2Q: 0.458, 2.427%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.960, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp5</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-8.451</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>28.747</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.296</td>
</tr>
<tr>
<td class="label">From</td>
<td>CU_unit/state_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>AC/out_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CU_unit/n523_3[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in[F]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>CU_unit/n523_3</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>2</td>
<td>CU_unit/n523_s0/F</td>
</tr>
<tr>
<td>10.960</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>CU_unit/state_0_s0/G</td>
</tr>
<tr>
<td>11.418</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>16</td>
<td>CU_unit/state_0_s0/Q</td>
</tr>
<tr>
<td>12.378</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>ALU_in_7_s2/I1</td>
</tr>
<tr>
<td>13.477</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>ALU_in_7_s2/F</td>
</tr>
<tr>
<td>14.437</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>ALU_in_0_s1/I2</td>
</tr>
<tr>
<td>15.259</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>ALU_in_0_s1/F</td>
</tr>
<tr>
<td>16.219</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>ALU_unit/n54_s/I0</td>
</tr>
<tr>
<td>17.177</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>ALU_unit/n54_s/COUT</td>
</tr>
<tr>
<td>17.177</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>ALU_unit/n53_s/CIN</td>
</tr>
<tr>
<td>17.234</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>ALU_unit/n53_s/COUT</td>
</tr>
<tr>
<td>17.234</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>ALU_unit/n52_s/CIN</td>
</tr>
<tr>
<td>17.291</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>ALU_unit/n52_s/COUT</td>
</tr>
<tr>
<td>17.291</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>ALU_unit/n51_s/CIN</td>
</tr>
<tr>
<td>17.348</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>ALU_unit/n51_s/COUT</td>
</tr>
<tr>
<td>17.348</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>ALU_unit/n50_s/CIN</td>
</tr>
<tr>
<td>17.405</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>ALU_unit/n50_s/COUT</td>
</tr>
<tr>
<td>17.405</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>ALU_unit/n49_s/CIN</td>
</tr>
<tr>
<td>17.462</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>ALU_unit/n49_s/COUT</td>
</tr>
<tr>
<td>17.462</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>ALU_unit/n48_s/CIN</td>
</tr>
<tr>
<td>17.519</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>ALU_unit/n48_s/COUT</td>
</tr>
<tr>
<td>17.519</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>ALU_unit/n47_s/CIN</td>
</tr>
<tr>
<td>17.576</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>ALU_unit/n47_s/COUT</td>
</tr>
<tr>
<td>17.576</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>ALU_unit/n46_s/CIN</td>
</tr>
<tr>
<td>17.633</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>ALU_unit/n46_s/COUT</td>
</tr>
<tr>
<td>17.633</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>ALU_unit/n45_s/CIN</td>
</tr>
<tr>
<td>17.690</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>ALU_unit/n45_s/COUT</td>
</tr>
<tr>
<td>17.690</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>ALU_unit/n44_s/CIN</td>
</tr>
<tr>
<td>17.747</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>ALU_unit/n44_s/COUT</td>
</tr>
<tr>
<td>17.747</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>ALU_unit/n43_s/CIN</td>
</tr>
<tr>
<td>17.804</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>ALU_unit/n43_s/COUT</td>
</tr>
<tr>
<td>17.804</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>ALU_unit/n42_s/CIN</td>
</tr>
<tr>
<td>17.861</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>ALU_unit/n42_s/COUT</td>
</tr>
<tr>
<td>17.861</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>ALU_unit/n41_s/CIN</td>
</tr>
<tr>
<td>17.918</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>ALU_unit/n41_s/COUT</td>
</tr>
<tr>
<td>17.918</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>ALU_unit/n40_s/CIN</td>
</tr>
<tr>
<td>17.975</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>ALU_unit/n40_s/COUT</td>
</tr>
<tr>
<td>17.975</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>ALU_unit/n39_s/CIN</td>
</tr>
<tr>
<td>18.032</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>ALU_unit/n39_s/COUT</td>
</tr>
<tr>
<td>18.992</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>ALU_unit/cout_s23/I1</td>
</tr>
<tr>
<td>20.091</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>ALU_unit/cout_s23/F</td>
</tr>
<tr>
<td>21.051</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>ALU_unit/cout_s22/I3</td>
</tr>
<tr>
<td>21.677</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>ALU_unit/cout_s22/F</td>
</tr>
<tr>
<td>22.637</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>AC/n34_s4/I1</td>
</tr>
<tr>
<td>23.736</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>AC/n34_s4/F</td>
</tr>
<tr>
<td>24.696</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>AC/n34_s1/I0</td>
</tr>
<tr>
<td>25.728</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>AC/n34_s1/F</td>
</tr>
<tr>
<td>26.688</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>AC/n34_s0/I1</td>
</tr>
<tr>
<td>27.787</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>AC/n34_s0/F</td>
</tr>
<tr>
<td>28.747</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>AC/out_3_s1/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk_in</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>109</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>20.726</td>
<td>0.726</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>AC/out_3_s1/CLK</td>
</tr>
<tr>
<td>20.696</td>
<td>-0.030</td>
<td>tUnc</td>
<td> </td>
<td> </td>
<td>AC/out_3_s1</td>
</tr>
<tr>
<td>20.296</td>
<td>-0.400</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>AC/out_3_s1</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>-0.234</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.960, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 8.689, 48.849%; route: 8.640, 48.574%; tC2Q: 0.458, 2.577%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.960, 100.000%</td></tr>
</table>
<br/>
</div><!-- content -->
</div><!-- main_wrapper -->
</body>
</html>
