INFO:sim:172 - Generating IP...
Applying current project options...
Finished applying current project options.
WARNING:sim - VHDL simulation file type 'Behavioral' is not valid for this core.
   Overriding with simulation file type 'Structural'.
WARNING:sim - A core named 'xfft_v7_1' already exists in the project. Output
   products for this core may be overwritten.
Resolving generics for 'xfft_v7_1'...
WARNING:sim - VHDL simulation file type 'Behavioral' is not valid for this core.
   Overriding with simulation file type 'Structural'.
WARNING:sim - A core named 'xfft_v7_1' already exists in the project. Output
   products for this core may be overwritten.
Applying external generics to 'xfft_v7_1'...
Delivering associated files for 'xfft_v7_1'...
Generating implementation netlist for 'xfft_v7_1'...
INFO:sim - Pre-processing HDL files for 'xfft_v7_1'...
Running synthesis for 'xfft_v7_1'
Running ngcbuild...
Writing VHO instantiation template for 'xfft_v7_1'...
WARNING:sim - VHDL simulation file type 'Behavioral' is not valid for this core.
   Overriding with simulation file type 'Structural'.
Writing VHDL structural simulation model for 'xfft_v7_1'...
WARNING:sim - VHDL simulation file type 'Behavioral' is not valid for this core.
   Overriding with simulation file type 'Structural'.
Delivered 3 files into directory /home/ise/FrequencyFinder/tmp/_cg/xfft_v7_1
Generating ASY schematic symbol...
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating SYM schematic symbol for 'xfft_v7_1'...
Generating metadata file...
Generating ISE project...
XCO file found: xfft_v7_1.xco
XMDF file found: xfft_v7_1_xmdf.tcl
Adding /home/ise/FrequencyFinder/tmp/_cg/xfft_v7_1.asy -view all -origin_type
imported
Adding /home/ise/FrequencyFinder/tmp/_cg/xfft_v7_1.ngc -view all -origin_type
created
Checking file "/home/ise/FrequencyFinder/tmp/_cg/xfft_v7_1.ngc" for project
device match ...
File "/home/ise/FrequencyFinder/tmp/_cg/xfft_v7_1.ngc" device information
matches project device.
Adding /home/ise/FrequencyFinder/tmp/_cg/xfft_v7_1.sym -view all -origin_type
imported
Adding /home/ise/FrequencyFinder/tmp/_cg/xfft_v7_1.vhd -view all -origin_type
created
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/home/ise/FrequencyFinder/tmp/_cg/xfft_v7_1.vhd" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding /home/ise/FrequencyFinder/tmp/_cg/xfft_v7_1.vho -view all -origin_type
imported
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/xfft_v7_1"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Launching README viewer...
Moving files to output directory...
Finished moving files to output directory
Wrote CGP file for project 'xfft_v7_1'.
