#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Mon Dec 11 23:30:10 2023
# Process ID: 23976
# Current directory: C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent31324 C:\Users\22770\Desktop\Low Power FPGA\Project\Final-Project\Final-Project.xpr
# Log file: C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/vivado.log
# Journal file: C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project\vivado.jou
# Running On: little_handsome, OS: Windows, CPU Frequency: 2918 MHz, CPU Physical cores: 14, Host memory: 16890 MB
#-----------------------------------------------------------
start_gui
open_project {C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.xpr}
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.2 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.2 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.3 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.3/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.1/data/ip'.
open_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1524.434 ; gain = 347.402
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_tb_vlog.prj"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.srcs/sources_1/new/neuron.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module neuron
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.srcs/sources_1/new/relu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module relu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.srcs/sources_1/new/neuron2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module neuron2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.srcs/sources_1/new/dec7seg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dec7seg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.srcs/sources_1/new/clk_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_divider
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.srcs/sources_1/new/LED.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LED
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.srcs/sim_1/new/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.srcs/sim_1/new/test_bench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_bench
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.srcs/sim_1/new/neuron_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module neuron_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 9 differs from formal bit length 8 for port 'pixel_input' [C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.srcs/sim_1/new/top_tb.v:205]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'wr_en' [C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.srcs/sources_1/new/neuron.v:119]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.relu
Compiling module xil_defaultlib.neuron
Compiling module xil_defaultlib.neuron2
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_tb_behav -key {Behavioral:sim_1:Functional:top_tb} -tclbatch {top_tb.tcl} -view {{C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/top_tb_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config {C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/top_tb_behav.wcfg}
source top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 1586.844 ; gain = 49.023
restart
INFO: [Wavedata 42-604] Simulation restarted
run 1.6 ms
restart
INFO: [Wavedata 42-604] Simulation restarted
run 1.6 ms
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_tb_vlog.prj"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.srcs/sources_1/new/neuron.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module neuron
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.srcs/sources_1/new/relu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module relu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.srcs/sources_1/new/neuron2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module neuron2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.srcs/sources_1/new/dec7seg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dec7seg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.srcs/sources_1/new/clk_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_divider
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.srcs/sources_1/new/LED.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LED
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.srcs/sim_1/new/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.srcs/sim_1/new/test_bench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_bench
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.srcs/sim_1/new/neuron_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module neuron_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 9 differs from formal bit length 8 for port 'pixel_input' [C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.srcs/sim_1/new/top_tb.v:205]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'wr_en' [C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.srcs/sources_1/new/neuron.v:119]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.relu
Compiling module xil_defaultlib.neuron
Compiling module xil_defaultlib.neuron2
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_tb_behav -key {Behavioral:sim_1:Functional:top_tb} -tclbatch {top_tb.tcl} -view {{C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/top_tb_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config {C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/top_tb_behav.wcfg}
source top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1915.910 ; gain = 0.000
restart
INFO: [Wavedata 42-604] Simulation restarted
run 1.6 ms
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.srcs/utils_1/imports/synth_1/top.dcp with file C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.runs/synth_1/top.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.runs/synth_1

launch_runs synth_1 -jobs 20
[Mon Dec 11 23:39:36 2023] Launched synth_1...
Run output will be captured here: C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.runs/synth_1/runme.log
launch_runs impl_1 -jobs 20
[Mon Dec 11 23:45:57 2023] Launched impl_1...
Run output will be captured here: C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 20
[Mon Dec 11 23:47:25 2023] Launched impl_1...
Run output will be captured here: C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:
ECHO 处于关闭状态。
ECHO 处于关闭状态。

****** Xilinx hw_server v2023.1
  **** Build date : May  7 2023 at 15:26:57
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:
ECHO 处于关闭状态。
ECHO 处于关闭状态。


******** Xilinx cs_server v2023.1.0
  ****** Build date   : Apr 10 2023-11:59:24
    **** Build number : 2023.1.1681142364
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.
      ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1915.910 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292B9CD4BA
set_property PROGRAM.FILE {C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1435] Device xc7a100t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting value property on PARAM_VALUE.ALL_PROBE_SAME_MU is not allowed in procedure update_gui_for_PARAM_VALUE.C_ADV_TRIGGER
create_ip -name ila -vendor xilinx.com -library ip -version 6.2 -module_name ila_0
set_property -dict [list \
  CONFIG.ALL_PROBE_SAME_MU_CNT {2} \
  CONFIG.C_ADV_TRIGGER {true} \
  CONFIG.C_DATA_DEPTH {4096} \
  CONFIG.C_EN_STRG_QUAL {1} \
  CONFIG.C_NUM_OF_PROBES {3} \
  CONFIG.C_PROBE0_WIDTH {4} \
  CONFIG.C_PROBE1_WIDTH {32} \
  CONFIG.C_PROBE2_WIDTH {20} \
] [get_ips ila_0]
generate_target {instantiation_template} [get_files {{c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.srcs/sources_1/ip/ila_0/ila_0.xci}}]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'ila_0'...
set_property generate_synth_checkpoint false [get_files  {{c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.srcs/sources_1/ip/ila_0/ila_0.xci}}]
generate_target all [get_files  {{c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.srcs/sources_1/ip/ila_0/ila_0.xci}}]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'ila_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'ila_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'ila_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'ila_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'ila_0'...
export_ip_user_files -of_objects [get_files {{c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.srcs/sources_1/ip/ila_0/ila_0.xci}}] -no_script -sync -force -quiet
export_simulation -of_objects [get_files {{c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.srcs/sources_1/ip/ila_0/ila_0.xci}}] -directory {C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.ip_user_files/sim_scripts} -ip_user_files_dir {C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.ip_user_files} -ipstatic_source_dir {C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.ip_user_files/ipstatic} -lib_map_path [list {modelsim=C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.cache/compile_simlib/modelsim} {questa=C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.cache/compile_simlib/questa} {riviera=C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.cache/compile_simlib/riviera} {activehdl=C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
close_sim
INFO: [Simtcl 6-16] Simulation closed
synth_design -top top -part xc7a100tcsg324-1 -lint 
Command: synth_design -top top -part xc7a100tcsg324-1 -lint
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-11241] undeclared symbol 'out', assumed default net type 'wire' [C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.srcs/sources_1/new/top.v:136]
INFO: [Synth 8-11241] undeclared symbol 'out1', assumed default net type 'wire' [C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.srcs/sources_1/new/top.v:221]
INFO: [Synth 8-11241] undeclared symbol 'rddata_rst_i', assumed default net type 'wire' [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/hdl/xsdbm_v3_0_vl_rfs.v:2188]
INFO: [Synth 8-11241] undeclared symbol 'datard_overflow', assumed default net type 'wire' [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/hdl/xsdbm_v3_0_vl_rfs.v:2235]
INFO: [Synth 8-11241] undeclared symbol 'datard_underflow', assumed default net type 'wire' [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/hdl/xsdbm_v3_0_vl_rfs.v:2236]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/hdl/xsdbm_v3_0_vl_rfs.v:6379]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/hdl/xsdbm_v3_0_vl_rfs.v:6381]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/hdl/xsdbm_v3_0_vl_rfs.v:6412]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/hdl/xsdbm_v3_0_vl_rfs.v:6414]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/hdl/xsdbm_v3_0_vl_rfs.v:6447]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/hdl/xsdbm_v3_0_vl_rfs.v:6449]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_0_bs_core_ext.vh:30]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_0_bs_core_ext.vh:32]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_0_bs_core_ext.vh:69]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_0_bs_core_ext.vh:71]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_0_bs_core_ext.vh:109]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_0_bs_core_ext.vh:111]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_0_bs_core_ext.vh:150]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_0_bs_core_ext.vh:152]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_0_bs_core_ext.vh:192]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_0_bs_core_ext.vh:194]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_0_bs_core_ext.vh:235]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_0_bs_core_ext.vh:237]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_0_bs_core_ext.vh:279]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_0_bs_core_ext.vh:281]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_0_bs_core_ext.vh:324]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_0_bs_core_ext.vh:326]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_0_bs_core_ext.vh:370]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_0_bs_core_ext.vh:372]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_0_bs_core_ext.vh:417]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_0_bs_core_ext.vh:419]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_0_bs_core_ext.vh:465]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_0_bs_core_ext.vh:467]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_0_bs_core_ext.vh:514]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_0_bs_core_ext.vh:516]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_0_bs_core_ext.vh:564]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_0_bs_core_ext.vh:566]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_0_bs_core_ext.vh:615]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_0_bs_core_ext.vh:617]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/hdl/xsdbm_v3_0_vl_rfs.v:6554]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/hdl/xsdbm_v3_0_vl_rfs.v:6556]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/hdl/xsdbm_v3_0_vl_rfs.v:6589]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/hdl/xsdbm_v3_0_vl_rfs.v:6591]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:30]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:32]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:69]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:71]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:109]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:111]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:150]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:152]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:192]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:194]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:235]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:237]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:279]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:281]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:324]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:326]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:370]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:372]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:417]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:419]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:465]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:467]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:514]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:516]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:564]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:566]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:615]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_0_bs_core.vh:617]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/hdl/xsdbm_v3_0_vl_rfs.v:10347]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/hdl/xsdbm_v3_0_vl_rfs.v:10349]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/hdl/xsdbm_v3_0_vl_rfs.v:10380]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/hdl/xsdbm_v3_0_vl_rfs.v:10382]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/hdl/xsdbm_v3_0_vl_rfs.v:10413]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/hdl/xsdbm_v3_0_vl_rfs.v:10415]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh:30]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh:32]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh:65]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh:67]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh:100]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh:102]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh:135]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh:137]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh:170]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh:172]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh:205]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh:207]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh:240]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh:242]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh:275]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh:277]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh:310]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh:312]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh:345]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh:347]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh:380]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh:382]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh:415]
INFO: [Common 17-14] Message 'Synth 8-11241' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-10294] parameter declaration is not allowed here in this mode of Verilog [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/hdl/ila_v6_2_syn_rfs.v:4527]
WARNING: [Synth 8-10294] parameter declaration is not allowed here in this mode of Verilog [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/hdl/ila_v6_2_syn_rfs.v:4528]
WARNING: [Synth 8-10294] parameter declaration is not allowed here in this mode of Verilog [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/hdl/ila_v6_2_syn_rfs.v:4529]
WARNING: [Synth 8-10294] parameter declaration is not allowed here in this mode of Verilog [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/hdl/ila_v6_2_syn_rfs.v:4530]
WARNING: [Synth 8-10294] parameter declaration is not allowed here in this mode of Verilog [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/hdl/ila_v6_2_syn_rfs.v:4531]
WARNING: [Synth 8-10294] parameter declaration is not allowed here in this mode of Verilog [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/hdl/ila_v6_2_syn_rfs.v:4532]
WARNING: [Synth 8-10294] parameter declaration is not allowed here in this mode of Verilog [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/hdl/ila_v6_2_syn_rfs.v:4586]
WARNING: [Synth 8-10294] parameter declaration is not allowed here in this mode of Verilog [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/hdl/ila_v6_2_syn_rfs.v:4587]
WARNING: [Synth 8-10294] parameter declaration is not allowed here in this mode of Verilog [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/hdl/ila_v6_2_syn_rfs.v:4588]
WARNING: [Synth 8-10294] parameter declaration is not allowed here in this mode of Verilog [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/hdl/ila_v6_2_syn_rfs.v:5486]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:14 . Memory (MB): peak = 2566.719 ; gain = 404.750
---------------------------------------------------------------------------------
Clean up Linter database...
INFO: [Synth 8-6157] synthesizing module 'top' [C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.srcs/sources_1/new/top.v:23]
INFO: [Synth 8-3876] $readmem data file 'C:\Users\22770\Desktop\Low Power FPGA\Final Project\image_example_out.txt' is read successfully [C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.srcs/sources_1/new/top.v:63]
INFO: [Synth 8-6157] synthesizing module 'neuron' [C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.srcs/sources_1/new/neuron.v:23]
INFO: [Synth 8-3876] $readmem data file 'C:\Users\22770\Desktop\Low Power FPGA\Final Project\weights1_out.txt' is read successfully [C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.srcs/sources_1/new/neuron.v:54]
INFO: [Synth 8-6157] synthesizing module 'relu' [C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.srcs/sources_1/new/relu.v:23]
INFO: [Synth 8-6155] done synthesizing module 'relu' (1#1) [C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.srcs/sources_1/new/relu.v:23]
WARNING: [Synth 8-689] width (2) of port connection 'wr_en' does not match port width (1) of module 'relu' [C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.srcs/sources_1/new/neuron.v:119]
INFO: [Synth 8-6155] done synthesizing module 'neuron' (2#1) [C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.srcs/sources_1/new/neuron.v:23]
WARNING: [Synth 8-689] width (9) of port connection 'pixel_input' does not match port width (8) of module 'neuron' [C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.srcs/sources_1/new/top.v:132]
WARNING: [Synth 8-689] width (1) of port connection 'out' does not match port width (32) of module 'neuron' [C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.srcs/sources_1/new/top.v:136]
INFO: [Synth 8-6157] synthesizing module 'neuron2' [C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.srcs/sources_1/new/neuron2.v:23]
INFO: [Synth 8-3876] $readmem data file 'C:\Users\22770\Desktop\Low Power FPGA\Final Project\weights2_out.txt' is read successfully [C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.srcs/sources_1/new/neuron2.v:51]
INFO: [Synth 8-6155] done synthesizing module 'neuron2' (3#1) [C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.srcs/sources_1/new/neuron2.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'out1' does not match port width (32) of module 'neuron2' [C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.srcs/sources_1/new/top.v:221]
INFO: [Synth 8-6157] synthesizing module 'dec7seg' [C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.srcs/sources_1/new/dec7seg.v:23]
INFO: [Synth 8-6155] done synthesizing module 'dec7seg' (4#1) [C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.srcs/sources_1/new/dec7seg.v:23]
WARNING: [Synth 8-689] width (2) of port connection 'clk_div' does not match port width (1) of module 'dec7seg' [C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.srcs/sources_1/new/top.v:230]
INFO: [Synth 8-6157] synthesizing module 'clk_divider' [C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.srcs/sources_1/new/clk_divider.v:23]
INFO: [Synth 8-6155] done synthesizing module 'clk_divider' (5#1) [C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.srcs/sources_1/new/clk_divider.v:23]
WARNING: [Synth 8-689] width (2) of port connection 'clk_div' does not match port width (1) of module 'clk_divider' [C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.srcs/sources_1/new/top.v:232]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.srcs/sources_1/new/top.v:234]
INFO: [Synth 8-6157] synthesizing module 'ila_0' [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/synth/ila_0.v:48]
INFO: [Synth 8-6157] synthesizing module 'CFGLUT5' [C:/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:1971]
INFO: [Synth 8-6155] done synthesizing module 'CFGLUT5' (17#1) [C:/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:1971]
INFO: [Synth 8-6157] synthesizing module 'CARRY4' [C:/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:1934]
INFO: [Synth 8-6155] done synthesizing module 'CARRY4' (18#1) [C:/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:1934]
INFO: [Synth 8-6157] synthesizing module 'SRLC32E' [C:/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:132323]
INFO: [Synth 8-6155] done synthesizing module 'SRLC32E' (28#1) [C:/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:132323]
INFO: [Synth 8-6157] synthesizing module 'SRL16E' [C:/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:132173]
INFO: [Synth 8-6155] done synthesizing module 'SRL16E' (30#1) [C:/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:132173]
INFO: [Synth 8-6157] synthesizing module 'SRLC16E' [C:/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:132262]
INFO: [Synth 8-6155] done synthesizing module 'SRLC16E' (32#1) [C:/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:132262]
INFO: [Synth 8-6157] synthesizing module 'FDRE' [C:/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:39148]
INFO: [Synth 8-6155] done synthesizing module 'FDRE' (37#1) [C:/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:39148]
WARNING: [Synth 8-7071] port 'clk_nobuf' of module 'ila_v6_2_13_ila' is unconnected for instance 'inst' [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/synth/ila_0.v:3213]
WARNING: [Synth 8-7071] port 'clkdiv_out' of module 'ila_v6_2_13_ila' is unconnected for instance 'inst' [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/synth/ila_0.v:3213]
WARNING: [Synth 8-7071] port 'trig_in' of module 'ila_v6_2_13_ila' is unconnected for instance 'inst' [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/synth/ila_0.v:3213]
WARNING: [Synth 8-7071] port 'trig_in_ack' of module 'ila_v6_2_13_ila' is unconnected for instance 'inst' [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/synth/ila_0.v:3213]
WARNING: [Synth 8-7071] port 'trig_out' of module 'ila_v6_2_13_ila' is unconnected for instance 'inst' [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/synth/ila_0.v:3213]
WARNING: [Synth 8-7071] port 'trig_out_ack' of module 'ila_v6_2_13_ila' is unconnected for instance 'inst' [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/synth/ila_0.v:3213]
WARNING: [Synth 8-7023] instance 'inst' of module 'ila_v6_2_13_ila' has 1033 connections declared, but only 1027 given [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/synth/ila_0.v:3213]
WARNING: [Synth 8-3848] Net sl_iport0 in module/entity ila_0 does not have driver. [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/synth/ila_0.v:102]
INFO: [Synth 8-6155] done synthesizing module 'ila_0' (55#1) [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/synth/ila_0.v:48]
WARNING: [Synth 8-689] width (32) of port connection 'probe2' does not match port width (20) of module 'ila_0' [C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.srcs/sources_1/new/top.v:240]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'uut5'. This will prevent further optimization [C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.srcs/sources_1/new/top.v:234]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'uut3'. This will prevent further optimization [C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.srcs/sources_1/new/top.v:230]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'uut2'. This will prevent further optimization [C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.srcs/sources_1/new/top.v:214]
INFO: [Synth 8-6155] done synthesizing module 'top' (56#1) [C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.srcs/sources_1/new/top.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:18 ; elapsed = 00:00:52 . Memory (MB): peak = 3192.000 ; gain = 1030.031
---------------------------------------------------------------------------------
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Tue Dec 12 00:23:19 2023
| Host         : little_handsome running 64-bit major release  (build 9200)
---------------------------------------------------------------------------------------------------------------------------------------------

RTL Linter Report

Table of Contents
-----------------
1. Summary

1. Summary
----------

+-----------+--------------+----------+
| Rule ID   | # Violations | # Waived |
+-----------+--------------+----------+
| ASSIGN-5  | 144          | 0        |
| ASSIGN-6  | 1            | 0        |
| ASSIGN-10 | 1            | 0        |
| CLOCK-1   | 2            | 0        |
+-----------+--------------+----------+


WARNING: [Synth 37-87] [ASSIGN-5]All bits in array 'r_addr' are not set. First unset bit index is 0. 
RTL Name 'r_addr', Hierarchy 'neuron', File 'C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.srcs/sources_1/new/neuron.v', Line 38.
WARNING: [Synth 37-87] [ASSIGN-5]All bits in array 're_en' are not set. First unset bit index is 0. 
RTL Name 're_en', Hierarchy 'neuron', File 'C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.srcs/sources_1/new/neuron.v', Line 37.
WARNING: [Synth 37-89] [CLOCK-1]Module 'neuron' has registers with different clock edges. First register: 'weight_addr_reg'. Second register: 'mul_reg'. 
RTL Name 'neuron', File 'C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.srcs/sources_1/new/neuron.v', Line 75.
WARNING: [Synth 37-87] [ASSIGN-5]All bits in array 'neuron_en1' are not set. First unset bit index is 0. 
RTL Name 'neuron_en1', Hierarchy 'neuron2', File 'C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.srcs/sources_1/new/neuron2.v', Line 48.
WARNING: [Synth 37-87] [ASSIGN-5]All bits in array 'weight_en' are not set. First unset bit index is 0. 
RTL Name 'weight_en', Hierarchy 'neuron2', File 'C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.srcs/sources_1/new/neuron2.v', Line 47.
WARNING: [Synth 37-94] [CLOCK-1]Module 'neuron2' has registers with different clock edges. Clock name: 'clk'. First register: 'weight_addr_reg'. Second register: 'mul_reg'. 
RTL Name 'neuron2', File 'C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.srcs/sources_1/new/neuron2.v', Line 76.
WARNING: [Synth 37-87] [ASSIGN-5]All bits in array 'counter2' are not set. First unset bit index is 0. 
RTL Name 'counter2', Hierarchy 'top', File 'C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.srcs/sources_1/new/top.v', Line 60.
WARNING: [Synth 37-87] [ASSIGN-5]All bits in array 'feature_input' are not set. First unset bit index is 1. 
RTL Name 'feature_input', Hierarchy 'top', File 'C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.srcs/sources_1/new/top.v', Line 49.
WARNING: [Synth 37-87] [ASSIGN-5]All bits in array 'features_1[0]' are not set. First unset bit index is 1. 
RTL Name 'features_1[0]', Hierarchy 'top', File 'C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.srcs/sources_1/new/top.v', Line 41.
WARNING: [Synth 37-87] [ASSIGN-5]All bits in array 'features_1[100]' are not set. First unset bit index is 1. 
RTL Name 'features_1[100]', Hierarchy 'top', File 'C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.srcs/sources_1/new/top.v', Line 41.
WARNING: [Synth 37-87] [ASSIGN-5]All bits in array 'features_1[101]' are not set. First unset bit index is 1. 
RTL Name 'features_1[101]', Hierarchy 'top', File 'C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.srcs/sources_1/new/top.v', Line 41.
WARNING: [Synth 37-87] [ASSIGN-5]All bits in array 'features_1[102]' are not set. First unset bit index is 1. 
RTL Name 'features_1[102]', Hierarchy 'top', File 'C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.srcs/sources_1/new/top.v', Line 41.
WARNING: [Synth 37-87] [ASSIGN-5]All bits in array 'features_1[103]' are not set. First unset bit index is 1. 
RTL Name 'features_1[103]', Hierarchy 'top', File 'C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.srcs/sources_1/new/top.v', Line 41.
WARNING: [Synth 37-87] [ASSIGN-5]All bits in array 'features_1[104]' are not set. First unset bit index is 1. 
RTL Name 'features_1[104]', Hierarchy 'top', File 'C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.srcs/sources_1/new/top.v', Line 41.
WARNING: [Synth 37-87] [ASSIGN-5]All bits in array 'features_1[105]' are not set. First unset bit index is 1. 
RTL Name 'features_1[105]', Hierarchy 'top', File 'C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.srcs/sources_1/new/top.v', Line 41.
WARNING: [Synth 37-87] [ASSIGN-5]All bits in array 'features_1[106]' are not set. First unset bit index is 1. 
RTL Name 'features_1[106]', Hierarchy 'top', File 'C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.srcs/sources_1/new/top.v', Line 41.
WARNING: [Synth 37-87] [ASSIGN-5]All bits in array 'features_1[107]' are not set. First unset bit index is 1. 
RTL Name 'features_1[107]', Hierarchy 'top', File 'C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.srcs/sources_1/new/top.v', Line 41.
WARNING: [Synth 37-87] [ASSIGN-5]All bits in array 'features_1[108]' are not set. First unset bit index is 1. 
RTL Name 'features_1[108]', Hierarchy 'top', File 'C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.srcs/sources_1/new/top.v', Line 41.
WARNING: [Synth 37-87] [ASSIGN-5]All bits in array 'features_1[109]' are not set. First unset bit index is 1. 
RTL Name 'features_1[109]', Hierarchy 'top', File 'C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.srcs/sources_1/new/top.v', Line 41.
WARNING: [Synth 37-87] [ASSIGN-5]All bits in array 'features_1[10]' are not set. First unset bit index is 1. 
RTL Name 'features_1[10]', Hierarchy 'top', File 'C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.srcs/sources_1/new/top.v', Line 41.
WARNING: [Synth 37-87] [ASSIGN-5]All bits in array 'features_1[110]' are not set. First unset bit index is 1. 
RTL Name 'features_1[110]', Hierarchy 'top', File 'C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.srcs/sources_1/new/top.v', Line 41.
WARNING: [Synth 37-87] [ASSIGN-5]All bits in array 'features_1[111]' are not set. First unset bit index is 1. 
RTL Name 'features_1[111]', Hierarchy 'top', File 'C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.srcs/sources_1/new/top.v', Line 41.
WARNING: [Synth 37-87] [ASSIGN-5]All bits in array 'features_1[112]' are not set. First unset bit index is 1. 
RTL Name 'features_1[112]', Hierarchy 'top', File 'C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.srcs/sources_1/new/top.v', Line 41.
WARNING: [Synth 37-87] [ASSIGN-5]All bits in array 'features_1[113]' are not set. First unset bit index is 1. 
RTL Name 'features_1[113]', Hierarchy 'top', File 'C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.srcs/sources_1/new/top.v', Line 41.
WARNING: [Synth 37-87] [ASSIGN-5]All bits in array 'features_1[114]' are not set. First unset bit index is 1. 
RTL Name 'features_1[114]', Hierarchy 'top', File 'C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.srcs/sources_1/new/top.v', Line 41.
WARNING: [Synth 37-87] [ASSIGN-5]All bits in array 'features_1[115]' are not set. First unset bit index is 1. 
RTL Name 'features_1[115]', Hierarchy 'top', File 'C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.srcs/sources_1/new/top.v', Line 41.
WARNING: [Synth 37-87] [ASSIGN-5]All bits in array 'features_1[116]' are not set. First unset bit index is 1. 
RTL Name 'features_1[116]', Hierarchy 'top', File 'C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.srcs/sources_1/new/top.v', Line 41.
WARNING: [Synth 37-87] [ASSIGN-5]All bits in array 'features_1[117]' are not set. First unset bit index is 1. 
RTL Name 'features_1[117]', Hierarchy 'top', File 'C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.srcs/sources_1/new/top.v', Line 41.
WARNING: [Synth 37-87] [ASSIGN-5]All bits in array 'features_1[118]' are not set. First unset bit index is 1. 
RTL Name 'features_1[118]', Hierarchy 'top', File 'C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.srcs/sources_1/new/top.v', Line 41.
WARNING: [Synth 37-87] [ASSIGN-5]All bits in array 'features_1[119]' are not set. First unset bit index is 1. 
RTL Name 'features_1[119]', Hierarchy 'top', File 'C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.srcs/sources_1/new/top.v', Line 41.
WARNING: [Synth 37-87] [ASSIGN-5]All bits in array 'features_1[11]' are not set. First unset bit index is 1. 
RTL Name 'features_1[11]', Hierarchy 'top', File 'C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.srcs/sources_1/new/top.v', Line 41.
WARNING: [Synth 37-87] [ASSIGN-5]All bits in array 'features_1[120]' are not set. First unset bit index is 1. 
RTL Name 'features_1[120]', Hierarchy 'top', File 'C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.srcs/sources_1/new/top.v', Line 41.
WARNING: [Synth 37-87] [ASSIGN-5]All bits in array 'features_1[121]' are not set. First unset bit index is 1. 
RTL Name 'features_1[121]', Hierarchy 'top', File 'C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.srcs/sources_1/new/top.v', Line 41.
WARNING: [Synth 37-87] [ASSIGN-5]All bits in array 'features_1[122]' are not set. First unset bit index is 1. 
RTL Name 'features_1[122]', Hierarchy 'top', File 'C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.srcs/sources_1/new/top.v', Line 41.
WARNING: [Synth 37-87] [ASSIGN-5]All bits in array 'features_1[123]' are not set. First unset bit index is 1. 
RTL Name 'features_1[123]', Hierarchy 'top', File 'C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.srcs/sources_1/new/top.v', Line 41.
WARNING: [Synth 37-87] [ASSIGN-5]All bits in array 'features_1[124]' are not set. First unset bit index is 1. 
RTL Name 'features_1[124]', Hierarchy 'top', File 'C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.srcs/sources_1/new/top.v', Line 41.
WARNING: [Synth 37-87] [ASSIGN-5]All bits in array 'features_1[125]' are not set. First unset bit index is 1. 
RTL Name 'features_1[125]', Hierarchy 'top', File 'C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.srcs/sources_1/new/top.v', Line 41.
WARNING: [Synth 37-87] [ASSIGN-5]All bits in array 'features_1[126]' are not set. First unset bit index is 1. 
RTL Name 'features_1[126]', Hierarchy 'top', File 'C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.srcs/sources_1/new/top.v', Line 41.
WARNING: [Synth 37-87] [ASSIGN-5]All bits in array 'features_1[127]' are not set. First unset bit index is 1. 
RTL Name 'features_1[127]', Hierarchy 'top', File 'C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.srcs/sources_1/new/top.v', Line 41.
WARNING: [Synth 37-87] [ASSIGN-5]All bits in array 'features_1[12]' are not set. First unset bit index is 1. 
RTL Name 'features_1[12]', Hierarchy 'top', File 'C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.srcs/sources_1/new/top.v', Line 41.
WARNING: [Synth 37-87] [ASSIGN-5]All bits in array 'features_1[13]' are not set. First unset bit index is 1. 
RTL Name 'features_1[13]', Hierarchy 'top', File 'C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.srcs/sources_1/new/top.v', Line 41.
WARNING: [Synth 37-87] [ASSIGN-5]All bits in array 'features_1[14]' are not set. First unset bit index is 1. 
RTL Name 'features_1[14]', Hierarchy 'top', File 'C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.srcs/sources_1/new/top.v', Line 41.
WARNING: [Synth 37-87] [ASSIGN-5]All bits in array 'features_1[15]' are not set. First unset bit index is 1. 
RTL Name 'features_1[15]', Hierarchy 'top', File 'C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.srcs/sources_1/new/top.v', Line 41.
WARNING: [Synth 37-87] [ASSIGN-5]All bits in array 'features_1[16]' are not set. First unset bit index is 1. 
RTL Name 'features_1[16]', Hierarchy 'top', File 'C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.srcs/sources_1/new/top.v', Line 41.
WARNING: [Synth 37-87] [ASSIGN-5]All bits in array 'features_1[17]' are not set. First unset bit index is 1. 
RTL Name 'features_1[17]', Hierarchy 'top', File 'C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.srcs/sources_1/new/top.v', Line 41.
WARNING: [Synth 37-87] [ASSIGN-5]All bits in array 'features_1[18]' are not set. First unset bit index is 1. 
RTL Name 'features_1[18]', Hierarchy 'top', File 'C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.srcs/sources_1/new/top.v', Line 41.
WARNING: [Synth 37-87] [ASSIGN-5]All bits in array 'features_1[19]' are not set. First unset bit index is 1. 
RTL Name 'features_1[19]', Hierarchy 'top', File 'C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.srcs/sources_1/new/top.v', Line 41.
WARNING: [Synth 37-87] [ASSIGN-5]All bits in array 'features_1[1]' are not set. First unset bit index is 1. 
RTL Name 'features_1[1]', Hierarchy 'top', File 'C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.srcs/sources_1/new/top.v', Line 41.
WARNING: [Synth 37-87] [ASSIGN-5]All bits in array 'features_1[20]' are not set. First unset bit index is 1. 
RTL Name 'features_1[20]', Hierarchy 'top', File 'C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.srcs/sources_1/new/top.v', Line 41.
WARNING: [Synth 37-87] [ASSIGN-5]All bits in array 'features_1[21]' are not set. First unset bit index is 1. 
RTL Name 'features_1[21]', Hierarchy 'top', File 'C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.srcs/sources_1/new/top.v', Line 41.
WARNING: [Synth 37-87] [ASSIGN-5]All bits in array 'features_1[22]' are not set. First unset bit index is 1. 
RTL Name 'features_1[22]', Hierarchy 'top', File 'C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.srcs/sources_1/new/top.v', Line 41.
WARNING: [Synth 37-87] [ASSIGN-5]All bits in array 'features_1[23]' are not set. First unset bit index is 1. 
RTL Name 'features_1[23]', Hierarchy 'top', File 'C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.srcs/sources_1/new/top.v', Line 41.
WARNING: [Synth 37-87] [ASSIGN-5]All bits in array 'features_1[24]' are not set. First unset bit index is 1. 
RTL Name 'features_1[24]', Hierarchy 'top', File 'C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.srcs/sources_1/new/top.v', Line 41.
WARNING: [Synth 37-87] [ASSIGN-5]All bits in array 'features_1[25]' are not set. First unset bit index is 1. 
RTL Name 'features_1[25]', Hierarchy 'top', File 'C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.srcs/sources_1/new/top.v', Line 41.
WARNING: [Synth 37-87] [ASSIGN-5]All bits in array 'features_1[26]' are not set. First unset bit index is 1. 
RTL Name 'features_1[26]', Hierarchy 'top', File 'C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.srcs/sources_1/new/top.v', Line 41.
WARNING: [Synth 37-87] [ASSIGN-5]All bits in array 'features_1[27]' are not set. First unset bit index is 1. 
RTL Name 'features_1[27]', Hierarchy 'top', File 'C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.srcs/sources_1/new/top.v', Line 41.
WARNING: [Synth 37-87] [ASSIGN-5]All bits in array 'features_1[28]' are not set. First unset bit index is 1. 
RTL Name 'features_1[28]', Hierarchy 'top', File 'C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.srcs/sources_1/new/top.v', Line 41.
WARNING: [Synth 37-87] [ASSIGN-5]All bits in array 'features_1[29]' are not set. First unset bit index is 1. 
RTL Name 'features_1[29]', Hierarchy 'top', File 'C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.srcs/sources_1/new/top.v', Line 41.
WARNING: [Synth 37-87] [ASSIGN-5]All bits in array 'features_1[2]' are not set. First unset bit index is 1. 
RTL Name 'features_1[2]', Hierarchy 'top', File 'C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.srcs/sources_1/new/top.v', Line 41.
WARNING: [Synth 37-87] [ASSIGN-5]All bits in array 'features_1[30]' are not set. First unset bit index is 1. 
RTL Name 'features_1[30]', Hierarchy 'top', File 'C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.srcs/sources_1/new/top.v', Line 41.
WARNING: [Synth 37-87] [ASSIGN-5]All bits in array 'features_1[31]' are not set. First unset bit index is 1. 
RTL Name 'features_1[31]', Hierarchy 'top', File 'C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.srcs/sources_1/new/top.v', Line 41.
WARNING: [Synth 37-87] [ASSIGN-5]All bits in array 'features_1[32]' are not set. First unset bit index is 1. 
RTL Name 'features_1[32]', Hierarchy 'top', File 'C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.srcs/sources_1/new/top.v', Line 41.
WARNING: [Synth 37-87] [ASSIGN-5]All bits in array 'features_1[33]' are not set. First unset bit index is 1. 
RTL Name 'features_1[33]', Hierarchy 'top', File 'C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.srcs/sources_1/new/top.v', Line 41.
WARNING: [Synth 37-87] [ASSIGN-5]All bits in array 'features_1[34]' are not set. First unset bit index is 1. 
RTL Name 'features_1[34]', Hierarchy 'top', File 'C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.srcs/sources_1/new/top.v', Line 41.
WARNING: [Synth 37-87] [ASSIGN-5]All bits in array 'features_1[35]' are not set. First unset bit index is 1. 
RTL Name 'features_1[35]', Hierarchy 'top', File 'C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.srcs/sources_1/new/top.v', Line 41.
WARNING: [Synth 37-87] [ASSIGN-5]All bits in array 'features_1[36]' are not set. First unset bit index is 1. 
RTL Name 'features_1[36]', Hierarchy 'top', File 'C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.srcs/sources_1/new/top.v', Line 41.
WARNING: [Synth 37-87] [ASSIGN-5]All bits in array 'features_1[37]' are not set. First unset bit index is 1. 
RTL Name 'features_1[37]', Hierarchy 'top', File 'C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.srcs/sources_1/new/top.v', Line 41.
WARNING: [Synth 37-87] [ASSIGN-5]All bits in array 'features_1[38]' are not set. First unset bit index is 1. 
RTL Name 'features_1[38]', Hierarchy 'top', File 'C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.srcs/sources_1/new/top.v', Line 41.
WARNING: [Synth 37-87] [ASSIGN-5]All bits in array 'features_1[39]' are not set. First unset bit index is 1. 
RTL Name 'features_1[39]', Hierarchy 'top', File 'C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.srcs/sources_1/new/top.v', Line 41.
WARNING: [Synth 37-87] [ASSIGN-5]All bits in array 'features_1[3]' are not set. First unset bit index is 1. 
RTL Name 'features_1[3]', Hierarchy 'top', File 'C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.srcs/sources_1/new/top.v', Line 41.
WARNING: [Synth 37-87] [ASSIGN-5]All bits in array 'features_1[40]' are not set. First unset bit index is 1. 
RTL Name 'features_1[40]', Hierarchy 'top', File 'C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.srcs/sources_1/new/top.v', Line 41.
WARNING: [Synth 37-87] [ASSIGN-5]All bits in array 'features_1[41]' are not set. First unset bit index is 1. 
RTL Name 'features_1[41]', Hierarchy 'top', File 'C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.srcs/sources_1/new/top.v', Line 41.
WARNING: [Synth 37-87] [ASSIGN-5]All bits in array 'features_1[42]' are not set. First unset bit index is 1. 
RTL Name 'features_1[42]', Hierarchy 'top', File 'C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.srcs/sources_1/new/top.v', Line 41.
WARNING: [Synth 37-87] [ASSIGN-5]All bits in array 'features_1[43]' are not set. First unset bit index is 1. 
RTL Name 'features_1[43]', Hierarchy 'top', File 'C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.srcs/sources_1/new/top.v', Line 41.
WARNING: [Synth 37-87] [ASSIGN-5]All bits in array 'features_1[44]' are not set. First unset bit index is 1. 
RTL Name 'features_1[44]', Hierarchy 'top', File 'C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.srcs/sources_1/new/top.v', Line 41.
WARNING: [Synth 37-87] [ASSIGN-5]All bits in array 'features_1[45]' are not set. First unset bit index is 1. 
RTL Name 'features_1[45]', Hierarchy 'top', File 'C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.srcs/sources_1/new/top.v', Line 41.
WARNING: [Synth 37-87] [ASSIGN-5]All bits in array 'features_1[46]' are not set. First unset bit index is 1. 
RTL Name 'features_1[46]', Hierarchy 'top', File 'C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.srcs/sources_1/new/top.v', Line 41.
WARNING: [Synth 37-87] [ASSIGN-5]All bits in array 'features_1[47]' are not set. First unset bit index is 1. 
RTL Name 'features_1[47]', Hierarchy 'top', File 'C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.srcs/sources_1/new/top.v', Line 41.
WARNING: [Synth 37-87] [ASSIGN-5]All bits in array 'features_1[48]' are not set. First unset bit index is 1. 
RTL Name 'features_1[48]', Hierarchy 'top', File 'C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.srcs/sources_1/new/top.v', Line 41.
WARNING: [Synth 37-87] [ASSIGN-5]All bits in array 'features_1[49]' are not set. First unset bit index is 1. 
RTL Name 'features_1[49]', Hierarchy 'top', File 'C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.srcs/sources_1/new/top.v', Line 41.
WARNING: [Synth 37-87] [ASSIGN-5]All bits in array 'features_1[4]' are not set. First unset bit index is 1. 
RTL Name 'features_1[4]', Hierarchy 'top', File 'C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.srcs/sources_1/new/top.v', Line 41.
WARNING: [Synth 37-87] [ASSIGN-5]All bits in array 'features_1[50]' are not set. First unset bit index is 1. 
RTL Name 'features_1[50]', Hierarchy 'top', File 'C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.srcs/sources_1/new/top.v', Line 41.
WARNING: [Synth 37-87] [ASSIGN-5]All bits in array 'features_1[51]' are not set. First unset bit index is 1. 
RTL Name 'features_1[51]', Hierarchy 'top', File 'C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.srcs/sources_1/new/top.v', Line 41.
WARNING: [Synth 37-87] [ASSIGN-5]All bits in array 'features_1[52]' are not set. First unset bit index is 1. 
RTL Name 'features_1[52]', Hierarchy 'top', File 'C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.srcs/sources_1/new/top.v', Line 41.
WARNING: [Synth 37-87] [ASSIGN-5]All bits in array 'features_1[53]' are not set. First unset bit index is 1. 
RTL Name 'features_1[53]', Hierarchy 'top', File 'C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.srcs/sources_1/new/top.v', Line 41.
WARNING: [Synth 37-87] [ASSIGN-5]All bits in array 'features_1[54]' are not set. First unset bit index is 1. 
RTL Name 'features_1[54]', Hierarchy 'top', File 'C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.srcs/sources_1/new/top.v', Line 41.
WARNING: [Synth 37-87] [ASSIGN-5]All bits in array 'features_1[55]' are not set. First unset bit index is 1. 
RTL Name 'features_1[55]', Hierarchy 'top', File 'C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.srcs/sources_1/new/top.v', Line 41.
WARNING: [Synth 37-87] [ASSIGN-5]All bits in array 'features_1[56]' are not set. First unset bit index is 1. 
RTL Name 'features_1[56]', Hierarchy 'top', File 'C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.srcs/sources_1/new/top.v', Line 41.
WARNING: [Synth 37-87] [ASSIGN-5]All bits in array 'features_1[57]' are not set. First unset bit index is 1. 
RTL Name 'features_1[57]', Hierarchy 'top', File 'C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.srcs/sources_1/new/top.v', Line 41.
WARNING: [Synth 37-87] [ASSIGN-5]All bits in array 'features_1[58]' are not set. First unset bit index is 1. 
RTL Name 'features_1[58]', Hierarchy 'top', File 'C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.srcs/sources_1/new/top.v', Line 41.
WARNING: [Synth 37-87] [ASSIGN-5]All bits in array 'features_1[59]' are not set. First unset bit index is 1. 
RTL Name 'features_1[59]', Hierarchy 'top', File 'C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.srcs/sources_1/new/top.v', Line 41.
WARNING: [Synth 37-87] [ASSIGN-5]All bits in array 'features_1[5]' are not set. First unset bit index is 1. 
RTL Name 'features_1[5]', Hierarchy 'top', File 'C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.srcs/sources_1/new/top.v', Line 41.
WARNING: [Synth 37-87] [ASSIGN-5]All bits in array 'features_1[60]' are not set. First unset bit index is 1. 
RTL Name 'features_1[60]', Hierarchy 'top', File 'C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.srcs/sources_1/new/top.v', Line 41.
WARNING: [Synth 37-87] [ASSIGN-5]All bits in array 'features_1[61]' are not set. First unset bit index is 1. 
RTL Name 'features_1[61]', Hierarchy 'top', File 'C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.srcs/sources_1/new/top.v', Line 41.
WARNING: [Synth 37-87] [ASSIGN-5]All bits in array 'features_1[62]' are not set. First unset bit index is 1. 
RTL Name 'features_1[62]', Hierarchy 'top', File 'C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.srcs/sources_1/new/top.v', Line 41.
WARNING: [Synth 37-87] [ASSIGN-5]All bits in array 'features_1[63]' are not set. First unset bit index is 1. 
RTL Name 'features_1[63]', Hierarchy 'top', File 'C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.srcs/sources_1/new/top.v', Line 41.
WARNING: [Synth 37-87] [ASSIGN-5]All bits in array 'features_1[64]' are not set. First unset bit index is 1. 
RTL Name 'features_1[64]', Hierarchy 'top', File 'C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.srcs/sources_1/new/top.v', Line 41.
WARNING: [Synth 37-87] [ASSIGN-5]All bits in array 'features_1[65]' are not set. First unset bit index is 1. 
RTL Name 'features_1[65]', Hierarchy 'top', File 'C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.srcs/sources_1/new/top.v', Line 41.
WARNING: [Synth 37-87] [ASSIGN-5]All bits in array 'features_1[66]' are not set. First unset bit index is 1. 
RTL Name 'features_1[66]', Hierarchy 'top', File 'C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.srcs/sources_1/new/top.v', Line 41.
WARNING: [Synth 37-87] [ASSIGN-5]All bits in array 'features_1[67]' are not set. First unset bit index is 1. 
RTL Name 'features_1[67]', Hierarchy 'top', File 'C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.srcs/sources_1/new/top.v', Line 41.
WARNING: [Synth 37-87] [ASSIGN-5]All bits in array 'features_1[68]' are not set. First unset bit index is 1. 
RTL Name 'features_1[68]', Hierarchy 'top', File 'C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.srcs/sources_1/new/top.v', Line 41.
WARNING: [Synth 37-87] [ASSIGN-5]All bits in array 'features_1[69]' are not set. First unset bit index is 1. 
RTL Name 'features_1[69]', Hierarchy 'top', File 'C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.srcs/sources_1/new/top.v', Line 41.
INFO: [Common 17-14] Message 'Synth 37-87' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'seg_input' was assigned but not read. 
RTL Name 'seg_input', Hierarchy 'top', File 'C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.srcs/sources_1/new/top.v', Line 56.
WARNING: [Synth 37-102] [ASSIGN-10]All bits in IO 'clk' are not read. First unused bit index is 0. 
RTL Name 'clk', Hierarchy 'top', File 'C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.srcs/sources_1/new/top.v', Line 25.
INFO: [Synth 37-85] Total of 148 linter message(s) generated.
INFO: [Synth 37-45] Linter Run Finished!
INFO: [Synth 37-8] Instance 'ila_core_inst' of a module 'ila_v6_2_13_ila_core' contains a secure attribute.  This instance will appear as a black box in elaborated RTL design. [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/hdl/ila_v6_2_syn_rfs.v:1073]
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.057 . Memory (MB): peak = 3192.000 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-141] Inserted 9 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc] for cell 'uut5/inst'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer*/din_reg_reg*" && IS_SEQUENTIAL }'. [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc:4]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer*/dout_reg0_reg*" && IS_SEQUENTIAL }'. [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc:4]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/dout_reg*" && IS_SEQUENTIAL }'. [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc:5]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/temp_reg0_reg*" && IS_SEQUENTIAL }'. [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc:5]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/dout_reg*" && IS_SEQUENTIAL }'. [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc:6]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/temp_reg0_reg*" && IS_SEQUENTIAL }'. [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc:6]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/dout_reg*" && IS_SEQUENTIAL }'. [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc:7]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/temp_reg0_reg*" && IS_SEQUENTIAL }'. [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc:7]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/dout_reg*" && IS_SEQUENTIAL }'. [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc:8]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/temp_reg0_reg*" && IS_SEQUENTIAL }'. [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc:8]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg*" && IS_SEQUENTIAL }'. [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc:14]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter { NAME =~ "*ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg*" && IS_SEQUENTIAL }'. [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc:14]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg*" && IS_SEQUENTIAL }'. [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc:15]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter { NAME =~ "*ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/iwcnt_reg*" && IS_SEQUENTIAL }'. [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc:15]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg*" && IS_SEQUENTIAL }'. [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc:16]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter { NAME =~ "*ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp_q*" && IS_SEQUENTIAL }'. [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc:16]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg*" && IS_SEQUENTIAL }'. [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc:17]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter { NAME =~ "*ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp_q*" && IS_SEQUENTIAL }'. [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc:17]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg*" && IS_SEQUENTIAL }'. [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc:18]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter { NAME =~ "*ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp_q*" && IS_SEQUENTIAL }'. [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc:18]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg*" && IS_SEQUENTIAL }'. [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc:19]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter { NAME =~ "*ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp_q*" && IS_SEQUENTIAL }'. [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc:19]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg*" && IS_SEQUENTIAL }'. [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc:20]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter { NAME =~ "*ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp_q*" && IS_SEQUENTIAL }'. [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc:20]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg*" && IS_SEQUENTIAL }'. [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc:21]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter { NAME =~ "*ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp_q*" && IS_SEQUENTIAL }'. [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc:21]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg*" && IS_SEQUENTIAL }'. [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc:22]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter { NAME =~ "*ila_core_inst/u_ila_cap_ctrl/U_CDONE/I_YESLUT6.I_YES_OREG.O_reg*" && IS_SEQUENTIAL}'. [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc:22]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg*" && IS_SEQUENTIAL }'. [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc:23]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter { NAME =~ "*ila_core_inst/u_ila_cap_ctrl/U_NS0/I_YESLUT6.I_YES_OREG.O_reg*" && IS_SEQUENTIAL}'. [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc:23]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg*" && IS_SEQUENTIAL }'. [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc:24]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter { NAME =~ "*ila_core_inst/u_ila_cap_ctrl/U_NS1/I_YESLUT6.I_YES_OREG.O_reg*" && IS_SEQUENTIAL}'. [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc:24]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg*" && IS_SEQUENTIAL }'. [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc:25]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter { NAME =~ "*ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/icap_wr_en_reg*" && IS_SEQUENTIAL}'. [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc:25]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg*" && IS_SEQUENTIAL }'. [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc:26]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter { NAME =~ "*ila_core_inst/u_ila_cap_ctrl/itrigger_out_reg*" && IS_SEQUENTIAL}'. [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc:26]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg*" && IS_SEQUENTIAL }'. [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc:27]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter { NAME =~ "*ila_core_inst/use_probe_debug_circuit_2_reg*" && IS_SEQUENTIAL}'. [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc:27]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg*" && IS_SEQUENTIAL }'. [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc:28]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter { NAME =~ "*ila_core_inst/en_adv_trigger_2_reg*" && IS_SEQUENTIAL}'. [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc:28]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg*" && IS_SEQUENTIAL }'. [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc:29]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter { NAME =~ "*ila_core_inst/en_adv_trigger_2_reg*" && IS_SEQUENTIAL}'. [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc:29]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg*" && IS_SEQUENTIAL }'. [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc:30]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter { NAME =~ "*ila_core_inst/capture_qual_ctrl_2_reg*" && IS_SEQUENTIAL}'. [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc:30]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg*" && IS_SEQUENTIAL }'. [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc:31]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter { NAME =~ "*ila_core_inst/debug_data_in_sync1_reg*" && IS_SEQUENTIAL}'. [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc:31]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/*.cfg_data_vec_reg*" && IS_SEQUENTIAL }'. [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc:32]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter { NAME =~ "*ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg*" && IS_SEQUENTIAL}'. [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc:32]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_regs/s_dclk_flag_reg*" && IS_SEQUENTIAL }'. [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc:33]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter { NAME =~ "*ila_core_inst/u_ila_regs/s_dclk_flag_sync1_reg*" && IS_SEQUENTIAL}'. [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc:33]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_regs/ila_clk_flag_reg*" && IS_SEQUENTIAL }'. [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc:34]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter { NAME =~ "*ila_core_inst/u_ila_regs/ila_clk_flag_sync1_reg*" && IS_SEQUENTIAL}'. [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc:34]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter { NAME =~ "*ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg*" && IS_SEQUENTIAL}'. [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc:41]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter { NAME =~ "*ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[*].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg*" && IS_SEQUENTIAL}'. [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc:41]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg*" && IS_SEQUENTIAL }'. [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc:42]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter { NAME =~ "*ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[*].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg*" && IS_SEQUENTIAL}'. [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc:42]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter {NAME =~ "*allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/u_srl_drive*"}'. [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc:47]
WARNING: [Vivado 12-508] No pins matched 'get_pins -filter REF_PIN_NAME=~CLK -of_objects [get_cells -hierarchical -filter {NAME =~ "*allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/u_srl_drive*"}]'. [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc:47]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter {NAME =~ "*allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[*].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg*" && IS_SEQUENTIAL}'. [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc:47]
WARNING: [Vivado 12-508] No pins matched 'get_pins -filter REF_PIN_NAME=~D -of_objects [get_cells -hierarchical -filter {NAME =~ "*allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[*].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg*" && IS_SEQUENTIAL}]'. [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc:47]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/*cfg_data_vec_reg*" && IS_SEQUENTIAL }'. [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc:54]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/*icap_addr_reg*" && IS_SEQUENTIAL }'. [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc:54]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples*" && IS_SEQUENTIAL }'. [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc:55]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_regs/reg*/I_EN_STAT_EQ1.U_STAT/xsdb_reg*" && IS_SEQUENTIAL }'. [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc:55]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_cap_ctrl/CAP_DONE_O*" && IS_SEQUENTIAL }'. [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc:56]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_regs/reg*/I_EN_STAT_EQ1.U_STAT/xsdb_reg*" && IS_SEQUENTIAL }'. [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc:56]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_cap_ctrl/CAP_TRIGGER_O*" && IS_SEQUENTIAL }'. [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc:57]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_regs/reg*/I_EN_STAT_EQ1.U_STAT/xsdb_reg*" && IS_SEQUENTIAL }'. [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc:57]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_cap_ctrl/U_NS*/I_YESLUT6.I_YES_OREG.O_reg_reg*" && IS_SEQUENTIAL }'. [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc:62]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_regs/reg_*/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[*]*" && IS_SEQUENTIAL }'. [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc:62]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/I_YESLUT6.U_SRL32*"}'. [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc:67]
WARNING: [Vivado 12-508] No pins matched 'get_pins -filter REF_PIN_NAME=~CLK -of_objects [get_cells -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/I_YESLUT6.U_SRL32*"}]'. [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc:67]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp_q*" && IS_SEQUENTIAL }'. [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc:67]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/u_srl_drive*"}'. [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc:68]
WARNING: [Vivado 12-508] No pins matched 'get_pins -filter REF_PIN_NAME=~CLK -of_objects [get_cells -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/u_srl_drive*"}]'. [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc:68]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp_q*" && IS_SEQUENTIAL }'. [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc:68]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/I_YESLUT6.U_SRL32_*" }'. [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc:70]
WARNING: [Vivado 12-508] No pins matched 'get_pins -filter REF_PIN_NAME=~CLK -of_objects [get_cells -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/I_YESLUT6.U_SRL32_*" }]'. [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc:70]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp_q*" && IS_SEQUENTIAL }'. [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc:70]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/u_srl_drive*"}'. [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc:77]
WARNING: [Vivado 12-508] No pins matched 'get_pins -filter REF_PIN_NAME=~CLK -of_objects [get_cells -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/u_srl_drive*"}]'. [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc:77]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp_q*" && IS_SEQUENTIAL }'. [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc:77]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/u_srl_drive*"}'. [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc:78]
WARNING: [Vivado 12-508] No pins matched 'get_pins -filter REF_PIN_NAME=~CLK -of_objects [get_cells -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/u_srl_drive*"}]'. [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc:78]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp_q*" && IS_SEQUENTIAL }'. [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc:78]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/I_YESLUT6.U_SRL32*"}'. [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc:79]
WARNING: [Vivado 12-508] No pins matched 'get_pins -filter REF_PIN_NAME=~CLK -of_objects [get_cells -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/I_YESLUT6.U_SRL32*"}]'. [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc:79]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp_q*" && IS_SEQUENTIAL }'. [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc:79]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/I_YESLUT6.U_SRL32*"}'. [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc:80]
WARNING: [Vivado 12-508] No pins matched 'get_pins -filter REF_PIN_NAME=~CLK -of_objects [get_cells -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/I_YESLUT6.U_SRL32*"}]'. [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc:80]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp_q*" && IS_SEQUENTIAL }'. [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc:80]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/I_YESLUT6.U_SRL32_*" }'. [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc:81]
WARNING: [Vivado 12-508] No pins matched 'get_pins -filter REF_PIN_NAME=~CLK -of_objects [get_cells -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/I_YESLUT6.U_SRL32_*" }]'. [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc:81]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp_q*" && IS_SEQUENTIAL }'. [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc:81]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/I_YESLUT6.U_SRL32_*" }'. [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc:82]
WARNING: [Vivado 12-508] No pins matched 'get_pins -filter REF_PIN_NAME=~CLK -of_objects [get_cells -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/I_YESLUT6.U_SRL32_*" }]'. [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc:82]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp_q*" && IS_SEQUENTIAL }'. [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc:82]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/I_YESLUT6.U_SRLC16E*" }'. [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc:83]
WARNING: [Vivado 12-508] No pins matched 'get_pins -filter REF_PIN_NAME=~CLK -of_objects [get_cells -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/I_YESLUT6.U_SRLC16E*" }]'. [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc:83]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter { NAME =~ "*ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg*" && IS_SEQUENTIAL }'. [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc:83]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/I_YESLUT6.U_SRLC16E*" }'. [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc:84]
WARNING: [Vivado 12-508] No pins matched 'get_pins -filter REF_PIN_NAME=~CLK -of_objects [get_cells -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/I_YESLUT6.U_SRLC16E*" }]'. [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc:84]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter { NAME =~ "*ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/icap_wr_en_reg*" && IS_SEQUENTIAL }'. [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc:84]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_*" }'. [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc:85]
WARNING: [Vivado 12-508] No pins matched 'get_pins -filter REF_PIN_NAME=~CLK -of_objects [get_cells -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_*" }]'. [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc:85]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter { NAME =~ "*ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg*" && IS_SEQUENTIAL }'. [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc:85]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/I_YESLUT6.U_SRLC16E*" }'. [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc:86]
WARNING: [Vivado 12-508] No pins matched 'get_pins -filter REF_PIN_NAME=~CLK -of_objects [get_cells -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/I_YESLUT6.U_SRLC16E*" }]'. [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc:86]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter { NAME =~ "*ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/iwcnt_reg*" && IS_SEQUENTIAL }'. [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc:86]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_cap_ctrl/U_CDONE/I_YESLUT6.U_SRL32_*" }'. [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc:87]
WARNING: [Vivado 12-508] No pins matched 'get_pins -filter REF_PIN_NAME=~CLK -of_objects [get_cells -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_cap_ctrl/U_CDONE/I_YESLUT6.U_SRL32_*" }]'. [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc:87]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter { NAME =~ "*ila_core_inst/u_ila_cap_ctrl/U_CDONE/I_YESLUT6.I_YES_OREG.O_reg*" && IS_SEQUENTIAL}'. [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc:87]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_cap_ctrl/U_NS0/I_YESLUT6.U_SRL32_*" }'. [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc:88]
WARNING: [Vivado 12-508] No pins matched 'get_pins -filter REF_PIN_NAME=~CLK -of_objects [get_cells -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_cap_ctrl/U_NS0/I_YESLUT6.U_SRL32_*" }]'. [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc:88]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter { NAME =~ "*ila_core_inst/u_ila_cap_ctrl/U_NS0/I_YESLUT6.I_YES_OREG.O_reg*" && IS_SEQUENTIAL}'. [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc:88]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_cap_ctrl/U_NS1/I_YESLUT6.U_SRL32_*" }'. [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc:89]
WARNING: [Vivado 12-508] No pins matched 'get_pins -filter REF_PIN_NAME=~CLK -of_objects [get_cells -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_cap_ctrl/U_NS1/I_YESLUT6.U_SRL32_*" }]'. [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc:89]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter { NAME =~ "*ila_core_inst/u_ila_cap_ctrl/U_NS1/I_YESLUT6.I_YES_OREG.O_reg*" && IS_SEQUENTIAL}'. [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc:89]
INFO: [Common 17-14] Message 'Vivado 12-180' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc:89]
WARNING: [Vivado 12-508] No pins matched 'get_pins -filter REF_PIN_NAME=~C -of_objects [get_cells -hierarchical -filter { NAME =~ "*ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/dout_reg1_reg*" }]'. [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc:94]
WARNING: [Vivado 12-508] No pins matched 'get_pins -filter REF_PIN_NAME=~C -of_objects [get_cells -hierarchical -filter { NAME =~ "*ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/dout_reg1_reg*" }]'. [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc:95]
WARNING: [Vivado 12-508] No pins matched 'get_pins -filter REF_PIN_NAME=~C -of_objects [get_cells -hierarchical -filter { NAME =~ "*ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/dout_reg1_reg*" }]'. [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc:96]
WARNING: [Vivado 12-508] No pins matched 'get_pins -filter REF_PIN_NAME=~C -of_objects [get_cells -hierarchical -filter { NAME =~ "*ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/dout_reg1_reg*" }]'. [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc:97]
WARNING: [Vivado 12-508] No pins matched 'get_pins -filter REF_PIN_NAME=~C -of_objects [get_cells -hierarchical -filter { NAME =~ "*ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/dout_reg1_reg*" }]'. [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc:98]
WARNING: [Vivado 12-508] No pins matched 'get_pins -filter REF_PIN_NAME=~CLK -of_objects [get_cells -hierarchical -filter { NAME =~ "*ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32*" }]'. [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc:99]
WARNING: [Vivado 12-508] No pins matched 'get_pins -filter REF_PIN_NAME=~C -of_objects [get_cells -hierarchical -filter { NAME =~ "*ila_core_inst/COUNTER.u_count/G_COUNTER[*].U_COUNTER/counter_load_i*" }]'. [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc:100]
WARNING: [Vivado 12-508] No pins matched 'get_pins -filter REF_PIN_NAME=~D -of_objects [get_cells -hierarchical -filter { NAME =~  "*ila_core_inst/COUNTER.u_count/G_COUNTER[*].U_COUNTER/counter_reg[*]" }]'. [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc:100]
WARNING: [Vivado 12-508] No pins matched 'get_pins -filter REF_PIN_NAME=~C -of_objects [get_cells -hierarchical -filter { NAME =~ "*ila_core_inst/ADV_TRIG.u_adv_trig/SEQUENCER_STATE_O*" }]'. [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc:101]
WARNING: [Vivado 12-508] No pins matched 'get_pins -filter REF_PIN_NAME=~D -of_objects [get_cells -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg*" }]'. [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc:101]
WARNING: [Vivado 12-508] No pins matched 'get_pins -filter REF_PIN_NAME=~C -of_objects [get_cells -hierarchical -filter { NAME =~ "*ila_core_inst/ADV_TRIG.u_adv_trig/FLAG*" }]'. [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc:102]
WARNING: [Vivado 12-508] No pins matched 'get_pins -filter REF_PIN_NAME=~D -of_objects [get_cells -hierarchical -filter { NAME =~  "*ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg*" }]'. [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc:102]
Finished Parsing XDC File [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc] for cell 'uut5/inst'
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/top_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
Parsing XDC File [C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.srcs/constrs_1/new/constrain.xdc]
WARNING: [Vivado 12-507] No nets matched 'rst_IBUF'. [C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.srcs/constrs_1/new/constrain.xdc:8]
CRITICAL WARNING: [Common 17-163] Missing value for option 'objects', please type 'set_property -help' for usage info. [C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.srcs/constrs_1/new/constrain.xdc:8]
Finished Parsing XDC File [C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.srcs/constrs_1/new/constrain.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 3215.949 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Synthesis
144 Infos, 262 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
INFO: [Common 17-600] The following parameters have non-default value.
tcl.statsThreshold
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.srcs/utils_1/imports/synth_1/top.dcp with file C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.runs/synth_1/top.dcp
launch_runs synth_1 -jobs 20
[Tue Dec 12 00:25:05 2023] Launched synth_1...
Run output will be captured here: C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.runs/synth_1/runme.log
launch_runs impl_1 -jobs 20
[Tue Dec 12 00:33:52 2023] Launched impl_1...
Run output will be captured here: C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 20
[Tue Dec 12 00:39:32 2023] Launched impl_1...
Run output will be captured here: C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:
ECHO 处于关闭状态。
ECHO 处于关闭状态。

****** Xilinx hw_server v2023.1
  **** Build date : May  7 2023 at 15:26:57
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:
ECHO 处于关闭状态。
ECHO 处于关闭状态。


******** Xilinx cs_server v2023.1.0
  ****** Build date   : Apr 10 2023-11:59:24
    **** Build number : 2023.1.1681142364
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.
      ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.



open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292B9CD4BA
set_property PROGRAM.FILE {C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
set_property PROBES.FILE {C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.runs/impl_1/top.ltx} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.runs/impl_1/top.ltx} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
WARNING: [Labtools 27-3413] Dropping logic core with cellname:'uut5' at location 'uuid_1A393D45EAA1540A99ED97D144A239A6' from probes file, since it cannot be found on the programmed device.
set_property PROBES.FILE {C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.runs/impl_1/top.ltx} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.runs/impl_1/top.ltx} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-2302] Device xc7a100t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"uut5"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"uut5"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2023-Dec-12 00:47:13
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"uut5"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"uut5"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2023-Dec-12 00:47:13
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
save_wave_config {C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.hw/hw_1/wave/hw_ila_data_1/hw_ila_data_1.wcfg}
close_hw_manager
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:
ECHO 处于关闭状态。
ECHO 处于关闭状态。

****** Xilinx hw_server v2023.1
  **** Build date : May  7 2023 at 15:26:57
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:
ECHO 处于关闭状态。
ECHO 处于关闭状态。


******** Xilinx cs_server v2023.1.0
  ****** Build date   : Apr 10 2023-11:59:24
    **** Build number : 2023.1.1681142364
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.
      ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.



open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292B9CD4BA
set_property PROGRAM.FILE {C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
set_property PROBES.FILE {C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.runs/impl_1/top.ltx} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.runs/impl_1/top.ltx} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-2302] Device xc7a100t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"uut5"}]]
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.srcs/utils_1/imports/synth_1/top.dcp with file C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.runs/synth_1/top.dcp
launch_runs synth_1 -jobs 20
[Tue Dec 12 00:53:39 2023] Launched synth_1...
Run output will be captured here: C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.runs/synth_1/runme.log
save_wave_config {C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.hw/hw_1/wave/hw_ila_data_1/hw_ila_data_1.wcfg}
close_hw_manager
launch_runs impl_1 -jobs 20
[Tue Dec 12 01:02:20 2023] Launched impl_1...
Run output will be captured here: C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 20
[Tue Dec 12 01:08:35 2023] Launched impl_1...
Run output will be captured here: C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:
ECHO 处于关闭状态。
ECHO 处于关闭状态。

****** Xilinx hw_server v2023.1
  **** Build date : May  7 2023 at 15:26:57
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:
ECHO 处于关闭状态。
ECHO 处于关闭状态。


******** Xilinx cs_server v2023.1.0
  ****** Build date   : Apr 10 2023-11:59:24
    **** Build number : 2023.1.1681142364
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.
      ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.



open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292B9CD4BA
set_property PROGRAM.FILE {C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
set_property PROBES.FILE {C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.runs/impl_1/top.ltx} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.runs/impl_1/top.ltx} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-2302] Device xc7a100t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"uut5"}]]
WARNING: Simulation object <const0>_1 was not found in the design.
WARNING: Simulation object <const0>_2 was not found in the design.
WARNING: Simulation object <const0>_3 was not found in the design.
WARNING: Simulation object <const0>_4 was not found in the design.
WARNING: Simulation object <const0>_5 was not found in the design.
WARNING: Simulation object <const0>_6 was not found in the design.
WARNING: Simulation object <const0>_7 was not found in the design.
WARNING: Simulation object <const0>_8 was not found in the design.
WARNING: Simulation object <const0>_9 was not found in the design.
WARNING: Simulation object <const0>_10 was not found in the design.
WARNING: Simulation object <const0>_11 was not found in the design.
WARNING: Simulation object <const0>_12 was not found in the design.
WARNING: Simulation object <const0>_13 was not found in the design.
WARNING: Simulation object <const0>_14 was not found in the design.
WARNING: Simulation object <const0>_15 was not found in the design.
WARNING: Simulation object <const0>_16 was not found in the design.
WARNING: Simulation object <const0>_17 was not found in the design.
WARNING: Simulation object <const0>_18 was not found in the design.
WARNING: Simulation object <const0>_19 was not found in the design.
WARNING: Simulation object <const0>_20 was not found in the design.
WARNING: Simulation object <const0>_21 was not found in the design.
WARNING: Simulation object <const0>_22 was not found in the design.
WARNING: Simulation object <const0>_23 was not found in the design.
WARNING: Simulation object <const0>_24 was not found in the design.
WARNING: Simulation object <const0>_25 was not found in the design.
WARNING: Simulation object <const0>_26 was not found in the design.
WARNING: Simulation object <const0>_27 was not found in the design.
WARNING: Simulation object <const0>_28 was not found in the design.
WARNING: Simulation object <const0>_29 was not found in the design.
WARNING: Simulation object <const0>_30 was not found in the design.
WARNING: Simulation object <const0> was not found in the design.
set_property PROBES.FILE {C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.runs/impl_1/top.ltx} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.runs/impl_1/top.ltx} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-2302] Device xc7a100t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210292B9CD4BA
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292B9CD4BA
INFO: [Labtools 27-1435] Device xc7a100t (JTAG device index = 0) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.runs/impl_1/top.ltx} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.runs/impl_1/top.ltx} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-2302] Device xc7a100t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"uut5"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"uut5"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2023-Dec-12 01:11:33
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"uut5"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"uut5"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2023-Dec-12 01:11:33
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"uut5"}] -trigger_now
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2023-Dec-12 01:16:17
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"uut5"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"uut5"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2023-Dec-12 01:16:17
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"uut5"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2023-Dec-12 01:16:22
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"uut5"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"uut5"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2023-Dec-12 01:16:22
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
save_wave_config {C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.hw/hw_1/wave/hw_ila_data_1/hw_ila_data_1.wcfg}
close_hw_manager
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-12490] The selected simulation model for 'ila_0' IP changed to 'rtl' from '', the simulation run directory will be deleted.
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2023.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_tb_vlog.prj"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.srcs/sources_1/new/neuron.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module neuron
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.srcs/sources_1/new/relu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module relu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.srcs/sources_1/new/neuron2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module neuron2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.srcs/sources_1/new/dec7seg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dec7seg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.srcs/sources_1/new/clk_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_divider
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.srcs/sources_1/new/LED.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LED
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/sim/ila_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ila_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.srcs/sim_1/new/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.srcs/sim_1/new/test_bench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_bench
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.srcs/sim_1/new/neuron_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module neuron_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 9 differs from formal bit length 8 for port 'pixel_input' [C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.srcs/sim_1/new/top_tb.v:205]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'wr_en' [C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.srcs/sources_1/new/neuron.v:119]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.relu
Compiling module xil_defaultlib.neuron
Compiling module xil_defaultlib.neuron2
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_tb_behav -key {Behavioral:sim_1:Functional:top_tb} -tclbatch {top_tb.tcl} -view {{C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/top_tb_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config {C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/top_tb_behav.wcfg}
source top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
restart
INFO: [Wavedata 42-604] Simulation restarted
run 1.6 ms
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2023.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_tb_vlog.prj"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.srcs/sources_1/new/neuron.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module neuron
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.srcs/sources_1/new/relu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module relu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.srcs/sources_1/new/neuron2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module neuron2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.srcs/sources_1/new/dec7seg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dec7seg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.srcs/sources_1/new/clk_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_divider
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.srcs/sources_1/new/LED.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LED
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0/sim/ila_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ila_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.srcs/sim_1/new/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.srcs/sim_1/new/test_bench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_bench
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.srcs/sim_1/new/neuron_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module neuron_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 9 differs from formal bit length 8 for port 'pixel_input' [C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.srcs/sim_1/new/top_tb.v:205]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'wr_en' [C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.srcs/sources_1/new/neuron.v:119]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.relu
Compiling module xil_defaultlib.neuron
Compiling module xil_defaultlib.neuron2
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_tb_behav -key {Behavioral:sim_1:Functional:top_tb} -tclbatch {top_tb.tcl} -view {{C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/top_tb_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config {C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/top_tb_behav.wcfg}
source top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
restart
INFO: [Wavedata 42-604] Simulation restarted
run 1.6 ms
run 1.6 ms
run 1.6 ms
close_sim
INFO: [Simtcl 6-16] Simulation closed
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.srcs/utils_1/imports/synth_1/top.dcp with file C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.runs/synth_1/top.dcp
launch_runs synth_1 -jobs 20
[Tue Dec 12 01:35:13 2023] Launched synth_1...
Run output will be captured here: C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.runs/synth_1/runme.log
launch_runs impl_1 -jobs 20
[Tue Dec 12 01:47:39 2023] Launched impl_1...
Run output will be captured here: C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 20
[Tue Dec 12 01:53:18 2023] Launched impl_1...
Run output will be captured here: C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:
ECHO 处于关闭状态。
ECHO 处于关闭状态。

****** Xilinx hw_server v2023.1
  **** Build date : May  7 2023 at 15:26:57
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:
ECHO 处于关闭状态。
ECHO 处于关闭状态。


******** Xilinx cs_server v2023.1.0
  ****** Build date   : Apr 10 2023-11:59:24
    **** Build number : 2023.1.1681142364
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.
      ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.



open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292B9CD4BA
set_property PROGRAM.FILE {C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
set_property PROBES.FILE {C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.runs/impl_1/top.ltx} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.runs/impl_1/top.ltx} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-2302] Device xc7a100t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"uut5"}]]
set_property PROBES.FILE {C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.runs/impl_1/top.ltx} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.runs/impl_1/top.ltx} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-2302] Device xc7a100t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"uut5"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2023-Dec-12 01:55:43
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"uut5"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"uut5"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2023-Dec-12 01:55:43
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
save_wave_config {C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.hw/hw_1/wave/hw_ila_data_1/hw_ila_data_1.wcfg}
close_hw_manager
export_ip_user_files -of_objects  [get_files {{c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.srcs/sources_1/ip/ila_0/ila_0.xci}}] -no_script -reset -force -quiet
remove_files  {{c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.srcs/sources_1/ip/ila_0/ila_0.xci}}
file delete -force {c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.srcs/sources_1/ip/ila_0}
file delete -force {c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0}
file delete -force {C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.ip_user_files/ip/ila_0}
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
create_ip -name ila -vendor xilinx.com -library ip -version 6.2 -module_name ila_0
set_property -dict [list \
  CONFIG.C_DATA_DEPTH {2048} \
  CONFIG.C_NUM_OF_PROBES {3} \
] [get_ips ila_0]
generate_target {instantiation_template} [get_files {{c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.srcs/sources_1/ip/ila_0/ila_0.xci}}]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'ila_0'...
export_ip_user_files -of_objects  [get_files {{c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.srcs/sources_1/ip/ila_0/ila_0.xci}}] -no_script -reset -force -quiet
remove_files  {{c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.srcs/sources_1/ip/ila_0/ila_0.xci}}
file delete -force {c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.srcs/sources_1/ip/ila_0}
file delete -force {c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0}
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting value property on PARAM_VALUE.ALL_PROBE_SAME_MU is not allowed in procedure update_gui_for_PARAM_VALUE.C_ADV_TRIGGER
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting value property on PARAM_VALUE.ALL_PROBE_SAME_MU is not allowed in procedure update_gui_for_PARAM_VALUE.C_ADV_TRIGGER
create_ip -name ila -vendor xilinx.com -library ip -version 6.2 -module_name ila_0
set_property -dict [list \
  CONFIG.C_ADV_TRIGGER {true} \
  CONFIG.C_DATA_DEPTH {2048} \
  CONFIG.C_EN_STRG_QUAL {1} \
  CONFIG.C_NUM_OF_PROBES {3} \
] [get_ips ila_0]
generate_target {instantiation_template} [get_files {{c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.srcs/sources_1/ip/ila_0/ila_0.xci}}]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'ila_0'...
export_ip_user_files -of_objects  [get_files {{c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.srcs/sources_1/ip/ila_0/ila_0.xci}}] -no_script -reset -force -quiet
remove_files  {{c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.srcs/sources_1/ip/ila_0/ila_0.xci}}
file delete -force {c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.srcs/sources_1/ip/ila_0}
file delete -force {c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.gen/sources_1/ip/ila_0}
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting value property on PARAM_VALUE.ALL_PROBE_SAME_MU is not allowed in procedure update_gui_for_PARAM_VALUE.C_ADV_TRIGGER
create_ip -name ila -vendor xilinx.com -library ip -version 6.2 -module_name ila_0
set_property -dict [list \
  CONFIG.ALL_PROBE_SAME_MU_CNT {2} \
  CONFIG.C_ADV_TRIGGER {true} \
  CONFIG.C_DATA_DEPTH {2048} \
  CONFIG.C_EN_STRG_QUAL {1} \
  CONFIG.C_NUM_OF_PROBES {3} \
  CONFIG.C_PROBE0_WIDTH {10} \
  CONFIG.C_PROBE1_WIDTH {32} \
  CONFIG.C_PROBE2_WIDTH {32} \
] [get_ips ila_0]
generate_target {instantiation_template} [get_files {{c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.srcs/sources_1/ip/ila_0/ila_0.xci}}]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'ila_0'...
set_property generate_synth_checkpoint false [get_files  {{c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.srcs/sources_1/ip/ila_0/ila_0.xci}}]
generate_target all [get_files  {{c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.srcs/sources_1/ip/ila_0/ila_0.xci}}]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'ila_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'ila_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'ila_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'ila_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'ila_0'...
export_ip_user_files -of_objects [get_files {{c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.srcs/sources_1/ip/ila_0/ila_0.xci}}] -no_script -sync -force -quiet
export_simulation -of_objects [get_files {{c:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.srcs/sources_1/ip/ila_0/ila_0.xci}}] -directory {C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.ip_user_files/sim_scripts} -ip_user_files_dir {C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.ip_user_files} -ipstatic_source_dir {C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.ip_user_files/ipstatic} -lib_map_path [list {modelsim=C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.cache/compile_simlib/modelsim} {questa=C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.cache/compile_simlib/questa} {riviera=C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.cache/compile_simlib/riviera} {activehdl=C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.srcs/utils_1/imports/synth_1/top.dcp with file C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.runs/synth_1/top.dcp
launch_runs synth_1 -jobs 20
[Tue Dec 12 02:04:43 2023] Launched synth_1...
Run output will be captured here: C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.runs/synth_1/runme.log
launch_runs impl_1 -jobs 20
[Tue Dec 12 02:12:50 2023] Launched impl_1...
Run output will be captured here: C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 20
[Tue Dec 12 02:18:06 2023] Launched impl_1...
Run output will be captured here: C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:
ECHO 处于关闭状态。
ECHO 处于关闭状态。

****** Xilinx hw_server v2023.1
  **** Build date : May  7 2023 at 15:26:57
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:
ECHO 处于关闭状态。
ECHO 处于关闭状态。


******** Xilinx cs_server v2023.1.0
  ****** Build date   : Apr 10 2023-11:59:24
    **** Build number : 2023.1.1681142364
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.
      ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.



open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292B9CD4BA
set_property PROGRAM.FILE {C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
set_property PROBES.FILE {C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.runs/impl_1/top.ltx} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.runs/impl_1/top.ltx} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-2302] Device xc7a100t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
WARNING: [Labtools 27-3413] Dropping logic core with cellname:'your_instance_name' at location 'uuid_C43761E0C03650398C6907A263A83E64' from probes file, since it cannot be found on the programmed device.
WARNING: [Labtools 27-1974] Mismatch between the design programmed into the device xc7a100t_0 and the probes file(s) C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.runs/impl_1/top.ltx.
The device design has 1 ILA core(s) and 0 VIO core(s). 0 ILA core(s) and 0 VIO core(s) are matched in the probes file(s).
Resolution: 
1. Reprogram device with the correct programming file and associated probes file(s) OR
2. Goto device properties and associate the correct probes file(s) with the programming file already programmed in the device.
set_property PROBES.FILE {C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.runs/impl_1/top.ltx} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.runs/impl_1/top.ltx} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-2302] Device xc7a100t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"your_instance_name"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"your_instance_name"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2023-Dec-12 02:19:58
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"your_instance_name"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"your_instance_name"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2023-Dec-12 02:19:58
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
save_wave_config {C:/Users/22770/Desktop/Low Power FPGA/Project/Final-Project/Final-Project.hw/hw_1/wave/hw_ila_data_1/hw_ila_data_1.wcfg}
exit
INFO: [Common 17-206] Exiting Vivado at Tue Dec 12 02:20:34 2023...
