Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Wed Mar 18 10:33:30 2020
| Host         : DESKTOP-SJO1R2H running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Top_Student_control_sets_placed.rpt
| Design       : Top_Student
| Device       : xc7a35t
----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    31 |
| Unused register locations in slices containing registers |   134 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |           17 |
|      4 |            1 |
|     12 |            1 |
|     14 |            1 |
|    16+ |           11 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             172 |           27 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             170 |           31 |
| Yes          | No                    | No                     |              48 |            8 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             172 |           35 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------------+---------------------------------+------------------------------------+------------------+----------------+
|           Clock Signal           |          Enable Signal          |          Set/Reset Signal          | Slice Load Count | Bel Load Count |
+----------------------------------+---------------------------------+------------------------------------+------------------+----------------+
|  CLOCK_IBUF_BUFG                 | max_mic_read/E[4]               | max_mic_read/SR[13]                |                1 |              2 |
|  CLOCK_IBUF_BUFG                 | max_mic_read/E[5]               | max_mic_read/SR[14]                |                1 |              2 |
|  CLOCK_IBUF_BUFG                 | max_mic_read/E[0]               | max_mic_read/SR[1]                 |                1 |              2 |
|  CLOCK_IBUF_BUFG                 | max_mic_read/E[0]               | max_mic_read/SR[2]                 |                1 |              2 |
|  CLOCK_IBUF_BUFG                 | max_mic_read/E[1]               | max_mic_read/SR[4]                 |                1 |              2 |
|  CLOCK_IBUF_BUFG                 | max_mic_read/E[1]               | max_mic_read/SR[7]                 |                1 |              2 |
|  CLOCK_IBUF_BUFG                 | max_mic_read/E[1]               | max_mic_read/SR[6]                 |                1 |              2 |
|  CLOCK_IBUF_BUFG                 | max_mic_read/E[1]               | max_mic_read/SR[0]                 |                1 |              2 |
|  CLOCK_IBUF_BUFG                 | max_mic_read/E[1]               | max_mic_read/SR[5]                 |                1 |              2 |
|  CLOCK_IBUF_BUFG                 | max_mic_read/E[1]               | max_mic_read/SR[3]                 |                1 |              2 |
|  CLOCK_IBUF_BUFG                 | max_mic_read/E[2]               | max_mic_read/SR[8]                 |                1 |              2 |
|  CLOCK_IBUF_BUFG                 | max_mic_read/E[2]               | max_mic_read/SR[9]                 |                1 |              2 |
|  CLOCK_IBUF_BUFG                 | max_mic_read/E[2]               | max_mic_read/SR[11]                |                1 |              2 |
|  CLOCK_IBUF_BUFG                 | max_mic_read/E[2]               | max_mic_read/SR[10]                |                1 |              2 |
|  CLOCK_IBUF_BUFG                 | max_mic_read/E[3]               | max_mic_read/SR[12]                |                1 |              2 |
|  CLOCK_IBUF_BUFG                 | max_mic_read/E[6]               | max_mic_read/SR[15]                |                1 |              2 |
| ~clk625Hz_BUFG                   |                                 |                                    |                1 |              2 |
|  pulse_reset/slowclk/clock_out   |                                 |                                    |                1 |              4 |
|  CLOCK_IBUF_BUFG                 | mode_display1/an[3]_i_2_n_0     | mode_display1/an[3]_i_1_n_0        |                2 |             12 |
|  CLOCK_IBUF_BUFG                 | mode_display1/seg[7]_i_1_n_0    |                                    |                4 |             14 |
|  CLOCK_IBUF_BUFG                 |                                 | nolabel_line48/COUNTER[11]_i_1_n_0 |                3 |             22 |
|  CLOCK_IBUF_BUFG                 |                                 | nolabel_line48/J_MIC3_Pin1_OBUF    |                3 |             24 |
|  CLOCK_IBUF_BUFG                 | nolabel_line48/temp_max_reg[11] | nolabel_line48/temp_max_reg[11]_0  |                3 |             24 |
| ~mic_capture/J_MIC3_Pin4_OBUF    |                                 |                                    |                2 |             24 |
|  nolabel_line48/J_MIC3_Pin1_OBUF |                                 |                                    |                4 |             24 |
|  CLOCK_IBUF_BUFG                 | convert/max_read_reg[0]_0       |                                    |                4 |             34 |
| ~clk625Hz_BUFG                   |                                 | pulse_reset/dff_one/btc_pressed    |                7 |             34 |
| ~clk625Hz_BUFG                   | oled_display/delay[0]_i_1_n_0   | pulse_reset/dff_one/btc_pressed    |                5 |             40 |
| ~clk625Hz_BUFG                   | oled_display/state              | pulse_reset/dff_one/btc_pressed    |                9 |             64 |
| ~clk625Hz_BUFG                   |                                 | oled_display/spi_word[39]_i_1_n_0  |               18 |             90 |
|  CLOCK_IBUF_BUFG                 |                                 |                                    |               19 |            118 |
+----------------------------------+---------------------------------+------------------------------------+------------------+----------------+


