# âš¡ Verilog Clock Frequency Calculator âš¡

Helps to generate accurate Verilog clock code based on:

- Required frequency (kHz / MHz / GHz)
- Defined `timescale`
- Selected procedural construct

---

## Pre-Requisites

ğŸ‘‰ **[Pre-requisites for Timescale Units](https://github.com/Bhuv27nesh/Verilog_Clock_Frequency_Calculator/wiki/Pre%E2%80%90requisites--for-timescale-units)**

---

## Frequency-to-Delay Conversion Calculator

ğŸ‘‰ **[Open the Frequency-to-Delay Conversion Tool](https://Bhuv27nesh.github.io/Verilog_Clock_Frequency_Calculator/User_Intreface_Freq_Calculator/)**

### Preview of Frequency-to-Delay Conversion Tool is shown below:
<img width="977" height="723" alt="image" src="https://github.com/user-attachments/assets/dc6890ca-4e90-4271-a708-8ac99ad88641" />

---

## ğŸ“š Documentation 

This includes:

- How clock frequency is calculated   
- Different methods to generate clocks in Verilog
---

### ğŸ§® Frequency Calculation
Understanding how to convert frequency into delay.  
â¡ [Go to Frequency Calculation](https://github.com/Bhuv27nesh/Verilog_Clock_Frequency_Calculator/wiki/Frequency_Calculation)

### â± Clock Generation Methods
Different procedural constructs used to generate clocks.  
â¡ [Go to Clock Generation Methods](https://github.com/Bhuv27nesh/Verilog_Clock_Frequency_Calculator/wiki/Clock%E2%80%90Generation%E2%80%90Methods)

---

## ğŸ¯ Purpose

Clock generation is one of the most fundamental tasks in Verilog testbenches.  
This tool simplifies delay calculation and automatically generates correct code blocks for simulation.

---

## ğŸ“Œ Features

âœ” Automatic delay calculation  
âœ” Supports kHz, MHz, GHz  
âœ” Multiple clock generation constructs  

---
