0.7
2020.1
May 27 2020
20:09:33
D:/CPU_design/labcopy/lab/lab_1/lab_1.sim/sim_1/behav/xsim/glbl.v,1590624368,verilog,,,,glbl,,,,,,,,
D:/CPU_design/labcopy/lab/lab_1/lab_1.srcs/sim_1/new/cpu_tb.v,1662037138,verilog,,,,cpu_tb,,,,,,,,
D:/CPU_design/labcopy/lab/lab_1/lab_1.srcs/sources_1/new/ALU.v,1696596171,verilog,,D:/CPU_design/labcopy/lab/lab_1/lab_1.srcs/sources_1/new/AND.v,,CPU_ALU,,,,,,,,
D:/CPU_design/labcopy/lab/lab_1/lab_1.srcs/sources_1/new/AND.v,1696428440,verilog,,D:/CPU_design/labcopy/lab/lab_1/lab_1.srcs/sources_1/new/CLA.v,,AND,,,,,,,,
D:/CPU_design/labcopy/lab/lab_1/lab_1.srcs/sources_1/new/CLA.v,1695724703,verilog,,D:/CPU_design/labcopy/lab/lab_1/lab_1.srcs/sources_1/new/CLA_16.v,,CLA,,,,,,,,
D:/CPU_design/labcopy/lab/lab_1/lab_1.srcs/sources_1/new/CLA_16.v,1695724661,verilog,,D:/CPU_design/labcopy/lab/lab_1/lab_1.srcs/sources_1/new/DRAM.v,,CLA_16,,,,,,,,
D:/CPU_design/labcopy/lab/lab_1/lab_1.srcs/sources_1/new/DRAM.v,1697279468,verilog,,D:/CPU_design/labcopy/lab/lab_1/lab_1.srcs/sources_1/new/EX2v.v,,DRAM,,,,,,,,
D:/CPU_design/labcopy/lab/lab_1/lab_1.srcs/sources_1/new/EX.v,1696829626,verilog,,D:/CPU_design/labcopy/lab/lab_1/lab_1.srcs/sources_1/new/EX_MEM.v,,EX,,,,,,,,
D:/CPU_design/labcopy/lab/lab_1/lab_1.srcs/sources_1/new/EX2v.v,1696837595,verilog,,D:/CPU_design/labcopy/lab/lab_1/lab_1.srcs/sources_1/new/EX_MEM.v,,EX2v,,,,,,,,
D:/CPU_design/labcopy/lab/lab_1/lab_1.srcs/sources_1/new/EX_MEM.v,1696859014,verilog,,D:/CPU_design/labcopy/lab/lab_1/lab_1.srcs/sources_1/new/ID_EX_2v.v,,EX_MEM,,,,,,,,
D:/CPU_design/labcopy/lab/lab_1/lab_1.srcs/sources_1/new/ID_EX.v,1696774618,verilog,,D:/CPU_design/labcopy/lab/lab_1/lab_1.srcs/sources_1/new/IF.v,,ID_EX,,,,,,,,
D:/CPU_design/labcopy/lab/lab_1/lab_1.srcs/sources_1/new/ID_EX_2v.v,1696835265,verilog,,D:/CPU_design/labcopy/lab/lab_1/lab_1.srcs/sources_1/new/IF2v.v,,ID_EX_2v,,,,,,,,
D:/CPU_design/labcopy/lab/lab_1/lab_1.srcs/sources_1/new/IF.v,1696776219,verilog,,D:/CPU_design/labcopy/lab/lab_1/lab_1.srcs/sources_1/new/IF_ID.v,,IF,,,,,,,,
D:/CPU_design/labcopy/lab/lab_1/lab_1.srcs/sources_1/new/IF2v.v,1696832822,verilog,,D:/CPU_design/labcopy/lab/lab_1/lab_1.srcs/sources_1/new/IF_ID_2v.v,,IF2v,,,,,,,,
D:/CPU_design/labcopy/lab/lab_1/lab_1.srcs/sources_1/new/IF_ID.v,1696681952,verilog,,D:/CPU_design/labcopy/lab/lab_1/lab_1.srcs/sources_1/new/IRAM_top.v,,IF_ID,,,,,,,,
D:/CPU_design/labcopy/lab/lab_1/lab_1.srcs/sources_1/new/IF_ID_2v.v,1696835015,verilog,,D:/CPU_design/labcopy/lab/lab_1/lab_1.srcs/sources_1/new/MEM_WB.v,,IF_ID_2v,,,,,,,,
D:/CPU_design/labcopy/lab/lab_1/lab_1.srcs/sources_1/new/IRAM_top.v,1696830701,verilog,,D:/CPU_design/labcopy/lab/lab_1/lab_1.srcs/sources_1/new/MEM_WB.v,,IRAM,,,,,,,,
D:/CPU_design/labcopy/lab/lab_1/lab_1.srcs/sources_1/new/MEM_WB.v,1696858652,verilog,,D:/CPU_design/labcopy/lab/lab_1/lab_1.srcs/sources_1/new/OR.v,,MEM_WB,,,,,,,,
D:/CPU_design/labcopy/lab/lab_1/lab_1.srcs/sources_1/new/OR.v,1696429659,verilog,,D:/CPU_design/labcopy/lab/lab_1/lab_1.srcs/sources_1/new/XOR.v,,OR,,,,,,,,
D:/CPU_design/labcopy/lab/lab_1/lab_1.srcs/sources_1/new/XOR.v,1696428989,verilog,,D:/CPU_design/labcopy/lab/lab_1/lab_1.srcs/sources_1/new/add.v,,XOR,,,,,,,,
D:/CPU_design/labcopy/lab/lab_1/lab_1.srcs/sources_1/new/add.v,1696429214,verilog,,D:/CPU_design/labcopy/lab/lab_1/lab_1.srcs/sources_1/new/adder.v,,add,,,,,,,,
D:/CPU_design/labcopy/lab/lab_1/lab_1.srcs/sources_1/new/adder.v,1695724691,verilog,,D:/CPU_design/labcopy/lab/lab_1/lab_1.srcs/sources_1/new/adder32.v,,adder,,,,,,,,
D:/CPU_design/labcopy/lab/lab_1/lab_1.srcs/sources_1/new/adder32.v,1695724627,verilog,,D:/CPU_design/labcopy/lab/lab_1/lab_1.srcs/sources_1/new/adder_4.v,,adder32,,,,,,,,
D:/CPU_design/labcopy/lab/lab_1/lab_1.srcs/sources_1/new/adder_4.v,1695724678,verilog,,D:/CPU_design/labcopy/lab/lab_1/lab_1.srcs/sources_1/new/cpu3v.v,,adder_4,,,,,,,,
D:/CPU_design/labcopy/lab/lab_1/lab_1.srcs/sources_1/new/cpu2_1v.v,1696777164,verilog,,D:/CPU_design/labcopy/lab/lab_1/lab_1.srcs/sources_1/new/cpu_top.v,,cpu2_1v,,,,,,,,
D:/CPU_design/labcopy/lab/lab_1/lab_1.srcs/sources_1/new/cpu3v.v,1696859135,verilog,,D:/CPU_design/labcopy/lab/lab_1/lab_1.srcs/sources_1/new/cpu_top.v,,cpu3v,,,,,,,,
D:/CPU_design/labcopy/lab/lab_1/lab_1.srcs/sources_1/new/cpu_top.v,1697279437,verilog,,D:/CPU_design/labcopy/lab/lab_1/lab_1.srcs/sources_1/new/forwarding_control.v,,cpu_top,,,,,,,,
D:/CPU_design/labcopy/lab/lab_1/lab_1.srcs/sources_1/new/forwarding_control.v,1696858894,verilog,,D:/CPU_design/labcopy/lab/lab_1/lab_1.srcs/sources_1/new/iram2v.v,,forwarding_control,,,,,,,,
D:/CPU_design/labcopy/lab/lab_1/lab_1.srcs/sources_1/new/iram2v.v,1696832801,verilog,,D:/CPU_design/labcopy/lab/lab_1/lab_1.srcs/sources_1/new/regfile.v,,iram2v,,,,,,,,
D:/CPU_design/labcopy/lab/lab_1/lab_1.srcs/sources_1/new/regfile.v,1696830709,verilog,,D:/CPU_design/labcopy/lab/lab_1/lab_1.srcs/sources_1/new/select_A.v,,regfile,,,,,,,,
D:/CPU_design/labcopy/lab/lab_1/lab_1.srcs/sources_1/new/select_A.v,1696830016,verilog,,D:/CPU_design/labcopy/lab/lab_1/lab_1.srcs/sources_1/new/select_B.v,,select_A,,,,,,,,
D:/CPU_design/labcopy/lab/lab_1/lab_1.srcs/sources_1/new/select_B.v,1696830002,verilog,,D:/CPU_design/labcopy/lab/lab_1/lab_1.srcs/sources_1/new/stall_detect.v,,select_B,,,,,,,,
D:/CPU_design/labcopy/lab/lab_1/lab_1.srcs/sources_1/new/stall_detect.v,1696835648,verilog,,D:/CPU_design/labcopy/lab/lab_1/lab_1.srcs/sources_1/new/sub.v,,stall_detect,,,,,,,,
D:/CPU_design/labcopy/lab/lab_1/lab_1.srcs/sources_1/new/sub.v,1695725028,verilog,,D:/CPU_design/labcopy/lab/lab_1/lab_1.srcs/sim_1/new/cpu_tb.v,,sub,,,,,,,,
