m255
K4
z2
!s11f vlog 2020.1 2020.02, Feb 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
d/home/xe-user106
vCombinationalLogic
!s110 1720611297
!i10b 1
!s100 8O9J=nb4o;<dLoH>38:ED1
Z0 !s11b Dg1SIo80bB@j0V0VzS_@n1
IbZjdS1EI78U93=iCVOB^=2
Z1 VDg1SIo80bB@j0V0VzS_@n1
Z2 d/home/xe-user106/10x-Engineers/Remedial-Training/R3: DLD + DSD/Combinational Design/Assignment-2/code
w1720611087
8/home/xe-user106/10x-Engineers/Remedial-Training/R3: DLD + DSD/Combinational Design/Assignment-2/code/timing_diragram.v
F/home/xe-user106/10x-Engineers/Remedial-Training/R3: DLD + DSD/Combinational Design/Assignment-2/code/timing_diragram.v
!i122 4
L0 1 29
Z3 OV;L;2020.1;71
r1
!s85 0
31
!s108 1720611297.000000
!s107 /home/xe-user106/10x-Engineers/Remedial-Training/R3: DLD + DSD/Combinational Design/Assignment-2/code/timing_diragram.v|
!s90 -reportprogress|300|-work|work|-stats=none|/home/xe-user106/10x-Engineers/Remedial-Training/R3: DLD + DSD/Combinational Design/Assignment-2/code/timing_diragram.v|
!i113 1
Z4 o-work work
Z5 tCvgOpt 0
n@combinational@logic
vmux_2x1
Z6 !s110 1720608182
!i10b 1
!s100 gEGMMVBOOanBLbz]oXQI73
R0
I4EZ::H[3GCkFW3I`=c5U12
R1
R2
w1720608060
8/home/xe-user106/10x-Engineers/Remedial-Training/R3: DLD + DSD/Combinational Design/Assignment-2/code/mux_2x1.v
F/home/xe-user106/10x-Engineers/Remedial-Training/R3: DLD + DSD/Combinational Design/Assignment-2/code/mux_2x1.v
!i122 2
L0 4 6
R3
r1
!s85 0
31
Z7 !s108 1720608182.000000
!s107 /home/xe-user106/10x-Engineers/Remedial-Training/R3: DLD + DSD/Combinational Design/Assignment-2/code/mux_2x1.v|
!s90 -reportprogress|300|-work|work|-stats=none|/home/xe-user106/10x-Engineers/Remedial-Training/R3: DLD + DSD/Combinational Design/Assignment-2/code/mux_2x1.v|
!i113 1
R4
R5
vtb_CombinationalLogic
!s110 1720612830
!i10b 1
!s100 6;280?EX64L]o]f3l8?Yo0
R0
I@4:O2<U>gBc[H0ekjVjbT3
R1
R2
w1720612824
8/home/xe-user106/10x-Engineers/Remedial-Training/R3: DLD + DSD/Combinational Design/Assignment-2/code/tb_timing_diagram.v
F/home/xe-user106/10x-Engineers/Remedial-Training/R3: DLD + DSD/Combinational Design/Assignment-2/code/tb_timing_diagram.v
!i122 5
L0 3 69
R3
r1
!s85 0
31
!s108 1720612830.000000
!s107 /home/xe-user106/10x-Engineers/Remedial-Training/R3: DLD + DSD/Combinational Design/Assignment-2/code/tb_timing_diagram.v|
!s90 -reportprogress|300|-work|work|-stats=none|/home/xe-user106/10x-Engineers/Remedial-Training/R3: DLD + DSD/Combinational Design/Assignment-2/code/tb_timing_diagram.v|
!i113 1
R4
R5
ntb_@combinational@logic
vtestbench
R6
!i10b 1
!s100 E9YDIc@j]5:bj_<MT4AZN0
R0
IV1]?nE0k9ENao1R=3GZSF1
R1
R2
w1720608141
8/home/xe-user106/10x-Engineers/Remedial-Training/R3: DLD + DSD/Combinational Design/Assignment-2/code/tb_mux_2x1.v
F/home/xe-user106/10x-Engineers/Remedial-Training/R3: DLD + DSD/Combinational Design/Assignment-2/code/tb_mux_2x1.v
!i122 3
L0 6 47
R3
r1
!s85 0
31
R7
!s107 /home/xe-user106/10x-Engineers/Remedial-Training/R3: DLD + DSD/Combinational Design/Assignment-2/code/tb_mux_2x1.v|
!s90 -reportprogress|300|-work|work|-stats=none|/home/xe-user106/10x-Engineers/Remedial-Training/R3: DLD + DSD/Combinational Design/Assignment-2/code/tb_mux_2x1.v|
!i113 1
R4
R5
