# Verilog-Samples

A git repository full of verilog files to implement sample circuits.

This repository is to archive and store my verilog projects in the course of learning it.

The project and all files in it unless expressly specified is licensed under GPL v3 License file should be present in the repository.
