/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire [6:0] celloutsig_0_10z;
  wire [13:0] celloutsig_0_11z;
  wire [3:0] celloutsig_0_13z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire [3:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [23:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [3:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [4:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [3:0] celloutsig_1_4z;
  wire [16:0] celloutsig_1_5z;
  wire [2:0] celloutsig_1_6z;
  wire [13:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  reg [7:0] _00_;
  always_ff @(posedge celloutsig_1_19z, negedge clkin_data[32])
    if (!clkin_data[32]) _00_ <= 8'h00;
    else _00_ <= { celloutsig_0_10z[5], celloutsig_0_10z };
  assign out_data[7:0] = _00_;
  assign celloutsig_0_4z = in_data[79:73] && { in_data[47:44], celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_3z };
  assign celloutsig_1_17z = celloutsig_1_7z[13:4] && { in_data[125:124], celloutsig_1_8z, celloutsig_1_3z, celloutsig_1_9z, celloutsig_1_1z };
  assign celloutsig_1_18z = { celloutsig_1_5z[2:1], celloutsig_1_3z } && { celloutsig_1_10z[3:2], celloutsig_1_17z };
  assign celloutsig_1_19z = { in_data[126:123], celloutsig_1_2z, celloutsig_1_11z } && celloutsig_1_7z[6:1];
  assign celloutsig_0_8z = { in_data[88:84], celloutsig_0_6z, celloutsig_0_4z, celloutsig_0_2z } && { in_data[44:38], celloutsig_0_0z };
  assign celloutsig_0_16z = { celloutsig_0_5z[3], celloutsig_0_6z, celloutsig_0_2z, celloutsig_0_8z, celloutsig_0_13z, celloutsig_0_2z, celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_7z, celloutsig_0_1z, celloutsig_0_8z } && celloutsig_0_11z;
  assign celloutsig_1_3z = in_data[160:133] && in_data[162:135];
  assign celloutsig_0_3z = { in_data[35:29], celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z } && in_data[78:69];
  assign celloutsig_1_8z = celloutsig_1_5z[12:6] && { celloutsig_1_5z[9:8], celloutsig_1_1z };
  assign celloutsig_0_0z = ~^ in_data[92:89];
  assign celloutsig_0_6z = ~^ { celloutsig_0_1z, celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_1z };
  assign celloutsig_0_7z = ~^ { celloutsig_0_5z[2:1], celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_4z };
  assign celloutsig_0_1z = ~^ { in_data[51:45], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_15z = ~^ { celloutsig_0_10z[5:0], celloutsig_0_6z };
  assign celloutsig_0_17z = ~^ { celloutsig_0_9z[4:1], celloutsig_0_15z, celloutsig_0_1z, celloutsig_0_16z };
  assign celloutsig_0_19z = ~^ { celloutsig_0_9z[18:2], celloutsig_0_17z };
  assign celloutsig_0_2z = ~^ in_data[32:29];
  assign celloutsig_1_0z = ~^ in_data[125:123];
  assign celloutsig_1_2z = ~^ { in_data[108], celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_9z = ~^ { in_data[156:138], celloutsig_1_4z, celloutsig_1_6z };
  assign celloutsig_1_11z = ~^ { celloutsig_1_5z[6:5], celloutsig_1_6z };
  assign celloutsig_0_5z = { celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_0z } >>> { celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_0z };
  assign celloutsig_0_9z = in_data[42:19] >>> { celloutsig_0_7z, celloutsig_0_3z, celloutsig_0_7z, celloutsig_0_8z, celloutsig_0_7z, celloutsig_0_6z, celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_7z, celloutsig_0_7z, celloutsig_0_8z, celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_7z, celloutsig_0_0z };
  assign celloutsig_0_10z = in_data[52:46] >>> { celloutsig_0_9z[22:17], celloutsig_0_0z };
  assign celloutsig_0_11z = { in_data[75:64], celloutsig_0_7z, celloutsig_0_8z } >>> { in_data[89:78], celloutsig_0_6z, celloutsig_0_7z };
  assign celloutsig_0_13z = celloutsig_0_10z[4:1] >>> { celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_7z };
  assign celloutsig_1_1z = in_data[175:171] >>> in_data[148:144];
  assign celloutsig_1_4z = celloutsig_1_1z[4:1] >>> { in_data[137], celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_0z };
  assign celloutsig_1_5z = { celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_0z } >>> in_data[150:134];
  assign celloutsig_1_6z = celloutsig_1_4z[2:0] >>> { celloutsig_1_1z[1:0], celloutsig_1_3z };
  assign celloutsig_1_7z = { in_data[100:98], celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_6z, celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_0z } >>> { celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_6z, celloutsig_1_3z };
  assign celloutsig_1_10z = { celloutsig_1_1z[2:0], celloutsig_1_3z } >>> in_data[176:173];
  assign { out_data[128], out_data[96], out_data[32] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_19z };
endmodule
