{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 151 09/26/2007 SJ Full Version " "Info: Version 7.2 Build 151 09/26/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb 28 21:22:33 2018 " "Info: Processing started: Wed Feb 28 21:22:33 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off clkdic -c clkdiv --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off clkdic -c clkdiv --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "set:inst20\|dayi " "Warning: Node \"set:inst20\|dayi\" is a latch" {  } { { "set.vhd" "" { Text "D:/altera/test/set.vhd" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "month:inst17\|sel\[1\] " "Warning: Node \"month:inst17\|sel\[1\]\" is a latch" {  } { { "month.vhd" "" { Text "D:/altera/test/month.vhd" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "month:inst17\|sel\[0\] " "Warning: Node \"month:inst17\|sel\[0\]\" is a latch" {  } { { "month.vhd" "" { Text "D:/altera/test/month.vhd" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "set:inst20\|houri " "Warning: Node \"set:inst20\|houri\" is a latch" {  } { { "set.vhd" "" { Text "D:/altera/test/set.vhd" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "set:inst20\|monthi " "Warning: Node \"set:inst20\|monthi\" is a latch" {  } { { "set.vhd" "" { Text "D:/altera/test/set.vhd" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "set:inst20\|mini " "Warning: Node \"set:inst20\|mini\" is a latch" {  } { { "set.vhd" "" { Text "D:/altera/test/set.vhd" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "set:inst20\|yeari_h " "Warning: Node \"set:inst20\|yeari_h\" is a latch" {  } { { "set.vhd" "" { Text "D:/altera/test/set.vhd" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "seg:inst7\|seg_duan\[2\] " "Warning: Node \"seg:inst7\|seg_duan\[2\]\" is a latch" {  } { { "seg.vhd" "" { Text "D:/altera/test/seg.vhd" 47 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "seg:inst7\|seg_duan\[5\] " "Warning: Node \"seg:inst7\|seg_duan\[5\]\" is a latch" {  } { { "seg.vhd" "" { Text "D:/altera/test/seg.vhd" 47 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "seg:inst7\|seg_duan\[0\] " "Warning: Node \"seg:inst7\|seg_duan\[0\]\" is a latch" {  } { { "seg.vhd" "" { Text "D:/altera/test/seg.vhd" 47 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "seg:inst7\|seg_duan\[4\] " "Warning: Node \"seg:inst7\|seg_duan\[4\]\" is a latch" {  } { { "seg.vhd" "" { Text "D:/altera/test/seg.vhd" 47 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "seg:inst7\|seg_duan\[3\] " "Warning: Node \"seg:inst7\|seg_duan\[3\]\" is a latch" {  } { { "seg.vhd" "" { Text "D:/altera/test/seg.vhd" 47 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "seg:inst7\|seg_duan\[6\] " "Warning: Node \"seg:inst7\|seg_duan\[6\]\" is a latch" {  } { { "seg.vhd" "" { Text "D:/altera/test/seg.vhd" 47 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "seg:inst7\|seg_duan\[1\] " "Warning: Node \"seg:inst7\|seg_duan\[1\]\" is a latch" {  } { { "seg.vhd" "" { Text "D:/altera/test/seg.vhd" 47 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "set:inst20\|led1 " "Warning: Node \"set:inst20\|led1\" is a latch" {  } { { "set.vhd" "" { Text "D:/altera/test/set.vhd" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "set:inst20\|led2 " "Warning: Node \"set:inst20\|led2\" is a latch" {  } { { "set.vhd" "" { Text "D:/altera/test/set.vhd" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "set:inst20\|led3 " "Warning: Node \"set:inst20\|led3\" is a latch" {  } { { "set.vhd" "" { Text "D:/altera/test/set.vhd" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "Block1.bdf" "" { Schematic "D:/altera/test/Block1.bdf" { { 240 248 416 256 "clk" "" } } } } { "d:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "139 " "Warning: Found 139 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "set:inst20\|mini " "Info: Detected ripple clock \"set:inst20\|mini\" as buffer" {  } { { "set.vhd" "" { Text "D:/altera/test/set.vhd" 8 -1 0 } } { "d:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "set:inst20\|mini" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "set:inst20\|monthi " "Info: Detected ripple clock \"set:inst20\|monthi\" as buffer" {  } { { "set.vhd" "" { Text "D:/altera/test/set.vhd" 8 -1 0 } } { "d:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "set:inst20\|monthi" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "set:inst20\|houri " "Info: Detected ripple clock \"set:inst20\|houri\" as buffer" {  } { { "set.vhd" "" { Text "D:/altera/test/set.vhd" 8 -1 0 } } { "d:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "set:inst20\|houri" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "set:inst20\|dayi " "Info: Detected ripple clock \"set:inst20\|dayi\" as buffer" {  } { { "set.vhd" "" { Text "D:/altera/test/set.vhd" 8 -1 0 } } { "d:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "set:inst20\|dayi" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "set:inst20\|Mux8~24 " "Info: Detected gated clock \"set:inst20\|Mux8~24\" as buffer" {  } { { "set.vhd" "" { Text "D:/altera/test/set.vhd" 26 -1 0 } } { "d:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "set:inst20\|Mux8~24" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "light:inst4\|c " "Info: Detected ripple clock \"light:inst4\|c\" as buffer" {  } { { "light.vhd" "" { Text "D:/altera/test/light.vhd" 10 -1 0 } } { "d:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "light:inst4\|c" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "seg:inst7\|Mux8~315 " "Info: Detected gated clock \"seg:inst7\|Mux8~315\" as buffer" {  } { { "seg.vhd" "" { Text "D:/altera/test/seg.vhd" 94 -1 0 } } { "d:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "seg:inst7\|Mux8~315" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "seg:inst7\|Mux8~313 " "Info: Detected gated clock \"seg:inst7\|Mux8~313\" as buffer" {  } { { "seg.vhd" "" { Text "D:/altera/test/seg.vhd" 94 -1 0 } } { "d:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "seg:inst7\|Mux8~313" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "seg:inst7\|Mux10~590 " "Info: Detected gated clock \"seg:inst7\|Mux10~590\" as buffer" {  } { { "seg.vhd" "" { Text "D:/altera/test/seg.vhd" 94 -1 0 } } { "d:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "seg:inst7\|Mux10~590" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "seg:inst7\|Mux10~588 " "Info: Detected gated clock \"seg:inst7\|Mux10~588\" as buffer" {  } { { "seg.vhd" "" { Text "D:/altera/test/seg.vhd" 94 -1 0 } } { "d:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "seg:inst7\|Mux10~588" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "seg:inst7\|Mux10~586 " "Info: Detected gated clock \"seg:inst7\|Mux10~586\" as buffer" {  } { { "seg.vhd" "" { Text "D:/altera/test/seg.vhd" 94 -1 0 } } { "d:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "seg:inst7\|Mux10~586" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "seg:inst7\|Mux10~587 " "Info: Detected gated clock \"seg:inst7\|Mux10~587\" as buffer" {  } { { "seg.vhd" "" { Text "D:/altera/test/seg.vhd" 94 -1 0 } } { "d:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "seg:inst7\|Mux10~587" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "seg:inst7\|Mux9~355 " "Info: Detected gated clock \"seg:inst7\|Mux9~355\" as buffer" {  } { { "seg.vhd" "" { Text "D:/altera/test/seg.vhd" 94 -1 0 } } { "d:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "seg:inst7\|Mux9~355" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "seg:inst7\|Mux10~580 " "Info: Detected gated clock \"seg:inst7\|Mux10~580\" as buffer" {  } { { "seg.vhd" "" { Text "D:/altera/test/seg.vhd" 94 -1 0 } } { "d:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "seg:inst7\|Mux10~580" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "seg:inst7\|Mux10~579 " "Info: Detected gated clock \"seg:inst7\|Mux10~579\" as buffer" {  } { { "seg.vhd" "" { Text "D:/altera/test/seg.vhd" 94 -1 0 } } { "d:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "seg:inst7\|Mux10~579" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "seg:inst7\|Mux8~310 " "Info: Detected gated clock \"seg:inst7\|Mux8~310\" as buffer" {  } { { "seg.vhd" "" { Text "D:/altera/test/seg.vhd" 94 -1 0 } } { "d:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "seg:inst7\|Mux8~310" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "seg:inst7\|Mux8~316 " "Info: Detected gated clock \"seg:inst7\|Mux8~316\" as buffer" {  } { { "seg.vhd" "" { Text "D:/altera/test/seg.vhd" 94 -1 0 } } { "d:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "seg:inst7\|Mux8~316" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "seg:inst7\|Mux8~314 " "Info: Detected gated clock \"seg:inst7\|Mux8~314\" as buffer" {  } { { "seg.vhd" "" { Text "D:/altera/test/seg.vhd" 94 -1 0 } } { "d:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "seg:inst7\|Mux8~314" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "seg:inst7\|Mux8~318 " "Info: Detected gated clock \"seg:inst7\|Mux8~318\" as buffer" {  } { { "seg.vhd" "" { Text "D:/altera/test/seg.vhd" 94 -1 0 } } { "d:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "seg:inst7\|Mux8~318" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "seg:inst7\|Mux10~593 " "Info: Detected gated clock \"seg:inst7\|Mux10~593\" as buffer" {  } { { "seg.vhd" "" { Text "D:/altera/test/seg.vhd" 94 -1 0 } } { "d:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "seg:inst7\|Mux10~593" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "seg:inst7\|Mux10~591 " "Info: Detected gated clock \"seg:inst7\|Mux10~591\" as buffer" {  } { { "seg.vhd" "" { Text "D:/altera/test/seg.vhd" 94 -1 0 } } { "d:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "seg:inst7\|Mux10~591" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "seg:inst7\|Mux10~589 " "Info: Detected gated clock \"seg:inst7\|Mux10~589\" as buffer" {  } { { "seg.vhd" "" { Text "D:/altera/test/seg.vhd" 94 -1 0 } } { "d:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "seg:inst7\|Mux10~589" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "seg:inst7\|Mux10~581 " "Info: Detected gated clock \"seg:inst7\|Mux10~581\" as buffer" {  } { { "seg.vhd" "" { Text "D:/altera/test/seg.vhd" 94 -1 0 } } { "d:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "seg:inst7\|Mux10~581" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "seg:inst7\|Mux9~358 " "Info: Detected gated clock \"seg:inst7\|Mux9~358\" as buffer" {  } { { "seg.vhd" "" { Text "D:/altera/test/seg.vhd" 94 -1 0 } } { "d:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "seg:inst7\|Mux9~358" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "seg:inst7\|Mux9~353 " "Info: Detected gated clock \"seg:inst7\|Mux9~353\" as buffer" {  } { { "seg.vhd" "" { Text "D:/altera/test/seg.vhd" 94 -1 0 } } { "d:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "seg:inst7\|Mux9~353" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "seg:inst7\|Mux9~356 " "Info: Detected gated clock \"seg:inst7\|Mux9~356\" as buffer" {  } { { "seg.vhd" "" { Text "D:/altera/test/seg.vhd" 94 -1 0 } } { "d:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "seg:inst7\|Mux9~356" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "seg:inst7\|Mux10~578 " "Info: Detected gated clock \"seg:inst7\|Mux10~578\" as buffer" {  } { { "seg.vhd" "" { Text "D:/altera/test/seg.vhd" 94 -1 0 } } { "d:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "seg:inst7\|Mux10~578" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "seg:inst7\|Mux9~350 " "Info: Detected gated clock \"seg:inst7\|Mux9~350\" as buffer" {  } { { "seg.vhd" "" { Text "D:/altera/test/seg.vhd" 94 -1 0 } } { "d:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "seg:inst7\|Mux9~350" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "seg:inst7\|Mux8~311 " "Info: Detected gated clock \"seg:inst7\|Mux8~311\" as buffer" {  } { { "seg.vhd" "" { Text "D:/altera/test/seg.vhd" 94 -1 0 } } { "d:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "seg:inst7\|Mux8~311" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "seg:inst7\|Mux8~317 " "Info: Detected gated clock \"seg:inst7\|Mux8~317\" as buffer" {  } { { "seg.vhd" "" { Text "D:/altera/test/seg.vhd" 94 -1 0 } } { "d:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "seg:inst7\|Mux8~317" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "seg:inst7\|Mux8~319 " "Info: Detected gated clock \"seg:inst7\|Mux8~319\" as buffer" {  } { { "seg.vhd" "" { Text "D:/altera/test/seg.vhd" 94 -1 0 } } { "d:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "seg:inst7\|Mux8~319" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "seg:inst7\|Mux10~594 " "Info: Detected gated clock \"seg:inst7\|Mux10~594\" as buffer" {  } { { "seg.vhd" "" { Text "D:/altera/test/seg.vhd" 94 -1 0 } } { "d:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "seg:inst7\|Mux10~594" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "seg:inst7\|Mux10~585 " "Info: Detected gated clock \"seg:inst7\|Mux10~585\" as buffer" {  } { { "seg.vhd" "" { Text "D:/altera/test/seg.vhd" 94 -1 0 } } { "d:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "seg:inst7\|Mux10~585" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "seg:inst7\|Mux10~592 " "Info: Detected gated clock \"seg:inst7\|Mux10~592\" as buffer" {  } { { "seg.vhd" "" { Text "D:/altera/test/seg.vhd" 94 -1 0 } } { "d:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "seg:inst7\|Mux10~592" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "seg:inst7\|Mux10~582 " "Info: Detected gated clock \"seg:inst7\|Mux10~582\" as buffer" {  } { { "seg.vhd" "" { Text "D:/altera/test/seg.vhd" 94 -1 0 } } { "d:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "seg:inst7\|Mux10~582" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "seg:inst7\|Mux9~359 " "Info: Detected gated clock \"seg:inst7\|Mux9~359\" as buffer" {  } { { "seg.vhd" "" { Text "D:/altera/test/seg.vhd" 94 -1 0 } } { "d:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "seg:inst7\|Mux9~359" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "seg:inst7\|Mux9~354 " "Info: Detected gated clock \"seg:inst7\|Mux9~354\" as buffer" {  } { { "seg.vhd" "" { Text "D:/altera/test/seg.vhd" 94 -1 0 } } { "d:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "seg:inst7\|Mux9~354" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "seg:inst7\|Mux9~357 " "Info: Detected gated clock \"seg:inst7\|Mux9~357\" as buffer" {  } { { "seg.vhd" "" { Text "D:/altera/test/seg.vhd" 94 -1 0 } } { "d:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "seg:inst7\|Mux9~357" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "seg:inst7\|Mux9~351 " "Info: Detected gated clock \"seg:inst7\|Mux9~351\" as buffer" {  } { { "seg.vhd" "" { Text "D:/altera/test/seg.vhd" 94 -1 0 } } { "d:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "seg:inst7\|Mux9~351" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "change1:inst\|key_value\[0\] " "Info: Detected ripple clock \"change1:inst\|key_value\[0\]\" as buffer" {  } { { "change1.vhd" "" { Text "D:/altera/test/change1.vhd" 24 -1 0 } } { "d:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "change1:inst\|key_value\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "seg:inst7\|Mux10~583 " "Info: Detected gated clock \"seg:inst7\|Mux10~583\" as buffer" {  } { { "seg.vhd" "" { Text "D:/altera/test/seg.vhd" 94 -1 0 } } { "d:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "seg:inst7\|Mux10~583" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "seg:inst7\|Mux8~312 " "Info: Detected gated clock \"seg:inst7\|Mux8~312\" as buffer" {  } { { "seg.vhd" "" { Text "D:/altera/test/seg.vhd" 94 -1 0 } } { "d:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "seg:inst7\|Mux8~312" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "seg:inst7\|Mux8~320 " "Info: Detected gated clock \"seg:inst7\|Mux8~320\" as buffer" {  } { { "seg.vhd" "" { Text "D:/altera/test/seg.vhd" 94 -1 0 } } { "d:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "seg:inst7\|Mux8~320" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "seg:inst7\|Mux10~595 " "Info: Detected gated clock \"seg:inst7\|Mux10~595\" as buffer" {  } { { "seg.vhd" "" { Text "D:/altera/test/seg.vhd" 94 -1 0 } } { "d:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "seg:inst7\|Mux10~595" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "seg:inst7\|Mux10~584 " "Info: Detected gated clock \"seg:inst7\|Mux10~584\" as buffer" {  } { { "seg.vhd" "" { Text "D:/altera/test/seg.vhd" 94 -1 0 } } { "d:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "seg:inst7\|Mux10~584" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "seg:inst7\|Mux9~352 " "Info: Detected gated clock \"seg:inst7\|Mux9~352\" as buffer" {  } { { "seg.vhd" "" { Text "D:/altera/test/seg.vhd" 94 -1 0 } } { "d:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "seg:inst7\|Mux9~352" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "seg:inst7\|Mux8~321 " "Info: Detected gated clock \"seg:inst7\|Mux8~321\" as buffer" {  } { { "seg.vhd" "" { Text "D:/altera/test/seg.vhd" 94 -1 0 } } { "d:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "seg:inst7\|Mux8~321" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "seg:inst7\|Mux10~596 " "Info: Detected gated clock \"seg:inst7\|Mux10~596\" as buffer" {  } { { "seg.vhd" "" { Text "D:/altera/test/seg.vhd" 94 -1 0 } } { "d:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "seg:inst7\|Mux10~596" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "seg:inst7\|Mux9~361 " "Info: Detected gated clock \"seg:inst7\|Mux9~361\" as buffer" {  } { { "seg.vhd" "" { Text "D:/altera/test/seg.vhd" 94 -1 0 } } { "d:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "seg:inst7\|Mux9~361" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "seg:inst7\|Equal40~60 " "Info: Detected gated clock \"seg:inst7\|Equal40~60\" as buffer" {  } { { "seg.vhd" "" { Text "D:/altera/test/seg.vhd" 123 -1 0 } } { "d:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "seg:inst7\|Equal40~60" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "alarm_minute:inst6\|r\[6\] " "Info: Detected ripple clock \"alarm_minute:inst6\|r\[6\]\" as buffer" {  } { { "alarm_minute.vhd" "" { Text "D:/altera/test/alarm_minute.vhd" 13 -1 0 } } { "d:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "alarm_minute:inst6\|r\[6\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "alarm_minute:inst6\|r\[5\] " "Info: Detected ripple clock \"alarm_minute:inst6\|r\[5\]\" as buffer" {  } { { "alarm_minute.vhd" "" { Text "D:/altera/test/alarm_minute.vhd" 13 -1 0 } } { "d:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "alarm_minute:inst6\|r\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "alarm_minute:inst6\|r\[7\] " "Info: Detected ripple clock \"alarm_minute:inst6\|r\[7\]\" as buffer" {  } { { "alarm_minute.vhd" "" { Text "D:/altera/test/alarm_minute.vhd" 13 -1 0 } } { "d:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "alarm_minute:inst6\|r\[7\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "alarm_minute:inst6\|r\[2\] " "Info: Detected ripple clock \"alarm_minute:inst6\|r\[2\]\" as buffer" {  } { { "alarm_minute.vhd" "" { Text "D:/altera/test/alarm_minute.vhd" 13 -1 0 } } { "d:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "alarm_minute:inst6\|r\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "alarm_minute:inst6\|r\[3\] " "Info: Detected ripple clock \"alarm_minute:inst6\|r\[3\]\" as buffer" {  } { { "alarm_minute.vhd" "" { Text "D:/altera/test/alarm_minute.vhd" 13 -1 0 } } { "d:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "alarm_minute:inst6\|r\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "alarm_minute:inst6\|r\[1\] " "Info: Detected ripple clock \"alarm_minute:inst6\|r\[1\]\" as buffer" {  } { { "alarm_minute.vhd" "" { Text "D:/altera/test/alarm_minute.vhd" 13 -1 0 } } { "d:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "alarm_minute:inst6\|r\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "alarm_set:inst2\|min_up " "Info: Detected gated clock \"alarm_set:inst2\|min_up\" as buffer" {  } { { "alarm_set.vhd" "" { Text "D:/altera/test/alarm_set.vhd" 8 -1 0 } } { "d:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "alarm_set:inst2\|min_up" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "alarm_hour:inst5\|r\[7\] " "Info: Detected ripple clock \"alarm_hour:inst5\|r\[7\]\" as buffer" {  } { { "alarm_hour.vhd" "" { Text "D:/altera/test/alarm_hour.vhd" 13 -1 0 } } { "d:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "alarm_hour:inst5\|r\[7\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "alarm_hour:inst5\|r\[6\] " "Info: Detected ripple clock \"alarm_hour:inst5\|r\[6\]\" as buffer" {  } { { "alarm_hour.vhd" "" { Text "D:/altera/test/alarm_hour.vhd" 13 -1 0 } } { "d:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "alarm_hour:inst5\|r\[6\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "alarm_hour:inst5\|r\[5\] " "Info: Detected ripple clock \"alarm_hour:inst5\|r\[5\]\" as buffer" {  } { { "alarm_hour.vhd" "" { Text "D:/altera/test/alarm_hour.vhd" 13 -1 0 } } { "d:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "alarm_hour:inst5\|r\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "alarm_hour:inst5\|r\[1\] " "Info: Detected ripple clock \"alarm_hour:inst5\|r\[1\]\" as buffer" {  } { { "alarm_hour.vhd" "" { Text "D:/altera/test/alarm_hour.vhd" 13 -1 0 } } { "d:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "alarm_hour:inst5\|r\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "alarm_hour:inst5\|r\[3\] " "Info: Detected ripple clock \"alarm_hour:inst5\|r\[3\]\" as buffer" {  } { { "alarm_hour.vhd" "" { Text "D:/altera/test/alarm_hour.vhd" 13 -1 0 } } { "d:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "alarm_hour:inst5\|r\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "alarm_hour:inst5\|r\[2\] " "Info: Detected ripple clock \"alarm_hour:inst5\|r\[2\]\" as buffer" {  } { { "alarm_hour.vhd" "" { Text "D:/altera/test/alarm_hour.vhd" 13 -1 0 } } { "d:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "alarm_hour:inst5\|r\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "key_read:inst12\|low_sw_r " "Info: Detected ripple clock \"key_read:inst12\|low_sw_r\" as buffer" {  } { { "key_read.vhd" "" { Text "D:/altera/test/key_read.vhd" 14 -1 0 } } { "d:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "key_read:inst12\|low_sw_r" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "key_read:inst12\|low_sw " "Info: Detected ripple clock \"key_read:inst12\|low_sw\" as buffer" {  } { { "key_read.vhd" "" { Text "D:/altera/test/key_read.vhd" 13 -1 0 } } { "d:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "key_read:inst12\|low_sw" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "key_read:inst12\|low_sw_an " "Info: Detected gated clock \"key_read:inst12\|low_sw_an\" as buffer" {  } { { "key_read.vhd" "" { Text "D:/altera/test/key_read.vhd" 7 -1 0 } } { "d:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "key_read:inst12\|low_sw_an" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "alarm_set:inst2\|hour_up " "Info: Detected gated clock \"alarm_set:inst2\|hour_up\" as buffer" {  } { { "alarm_set.vhd" "" { Text "D:/altera/test/alarm_set.vhd" 8 -1 0 } } { "d:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "alarm_set:inst2\|hour_up" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "year:inst18\|r\[13\] " "Info: Detected ripple clock \"year:inst18\|r\[13\]\" as buffer" {  } { { "year.vhd" "" { Text "D:/altera/test/year.vhd" 18 -1 0 } } { "d:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "year:inst18\|r\[13\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "year:inst18\|r\[14\] " "Info: Detected ripple clock \"year:inst18\|r\[14\]\" as buffer" {  } { { "year.vhd" "" { Text "D:/altera/test/year.vhd" 18 -1 0 } } { "d:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "year:inst18\|r\[14\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "year:inst18\|r\[9\] " "Info: Detected ripple clock \"year:inst18\|r\[9\]\" as buffer" {  } { { "year.vhd" "" { Text "D:/altera/test/year.vhd" 18 -1 0 } } { "d:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "year:inst18\|r\[9\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "year:inst18\|r\[11\] " "Info: Detected ripple clock \"year:inst18\|r\[11\]\" as buffer" {  } { { "year.vhd" "" { Text "D:/altera/test/year.vhd" 18 -1 0 } } { "d:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "year:inst18\|r\[11\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "year:inst18\|r\[10\] " "Info: Detected ripple clock \"year:inst18\|r\[10\]\" as buffer" {  } { { "year.vhd" "" { Text "D:/altera/test/year.vhd" 18 -1 0 } } { "d:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "year:inst18\|r\[10\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "year:inst18\|r\[15\] " "Info: Detected ripple clock \"year:inst18\|r\[15\]\" as buffer" {  } { { "year.vhd" "" { Text "D:/altera/test/year.vhd" 18 -1 0 } } { "d:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "year:inst18\|r\[15\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "year:inst18\|r\[1\] " "Info: Detected ripple clock \"year:inst18\|r\[1\]\" as buffer" {  } { { "year.vhd" "" { Text "D:/altera/test/year.vhd" 18 -1 0 } } { "d:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "year:inst18\|r\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "year:inst18\|r\[7\] " "Info: Detected ripple clock \"year:inst18\|r\[7\]\" as buffer" {  } { { "year.vhd" "" { Text "D:/altera/test/year.vhd" 18 -1 0 } } { "d:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "year:inst18\|r\[7\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "year:inst18\|r\[5\] " "Info: Detected ripple clock \"year:inst18\|r\[5\]\" as buffer" {  } { { "year.vhd" "" { Text "D:/altera/test/year.vhd" 18 -1 0 } } { "d:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "year:inst18\|r\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "year:inst18\|r\[6\] " "Info: Detected ripple clock \"year:inst18\|r\[6\]\" as buffer" {  } { { "year.vhd" "" { Text "D:/altera/test/year.vhd" 18 -1 0 } } { "d:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "year:inst18\|r\[6\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "year:inst18\|r\[3\] " "Info: Detected ripple clock \"year:inst18\|r\[3\]\" as buffer" {  } { { "year.vhd" "" { Text "D:/altera/test/year.vhd" 18 -1 0 } } { "d:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "year:inst18\|r\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "year:inst18\|r\[2\] " "Info: Detected ripple clock \"year:inst18\|r\[2\]\" as buffer" {  } { { "year.vhd" "" { Text "D:/altera/test/year.vhd" 18 -1 0 } } { "d:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "year:inst18\|r\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "second:inst13\|r\[1\] " "Info: Detected ripple clock \"second:inst13\|r\[1\]\" as buffer" {  } { { "second.vhd" "" { Text "D:/altera/test/second.vhd" 14 -1 0 } } { "d:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "second:inst13\|r\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "second:inst13\|r\[3\] " "Info: Detected ripple clock \"second:inst13\|r\[3\]\" as buffer" {  } { { "second.vhd" "" { Text "D:/altera/test/second.vhd" 14 -1 0 } } { "d:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "second:inst13\|r\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "second:inst13\|r\[2\] " "Info: Detected ripple clock \"second:inst13\|r\[2\]\" as buffer" {  } { { "second.vhd" "" { Text "D:/altera/test/second.vhd" 14 -1 0 } } { "d:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "second:inst13\|r\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "second:inst13\|r\[5\] " "Info: Detected ripple clock \"second:inst13\|r\[5\]\" as buffer" {  } { { "second.vhd" "" { Text "D:/altera/test/second.vhd" 14 -1 0 } } { "d:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "second:inst13\|r\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "second:inst13\|r\[7\] " "Info: Detected ripple clock \"second:inst13\|r\[7\]\" as buffer" {  } { { "second.vhd" "" { Text "D:/altera/test/second.vhd" 14 -1 0 } } { "d:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "second:inst13\|r\[7\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "second:inst13\|r\[6\] " "Info: Detected ripple clock \"second:inst13\|r\[6\]\" as buffer" {  } { { "second.vhd" "" { Text "D:/altera/test/second.vhd" 14 -1 0 } } { "d:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "second:inst13\|r\[6\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "clkdiv:inst1\|Q " "Info: Detected ripple clock \"clkdiv:inst1\|Q\" as buffer" {  } { { "clkdiv.vhd" "" { Text "D:/altera/test/clkdiv.vhd" 4 -1 0 } } { "d:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "clkdiv:inst1\|Q" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "set:inst20\|Mux1~134 " "Info: Detected gated clock \"set:inst20\|Mux1~134\" as buffer" {  } { { "set.vhd" "" { Text "D:/altera/test/set.vhd" 26 -1 0 } } { "d:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "set:inst20\|Mux1~134" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "set:inst20\|Mux1~133 " "Info: Detected gated clock \"set:inst20\|Mux1~133\" as buffer" {  } { { "set.vhd" "" { Text "D:/altera/test/set.vhd" 26 -1 0 } } { "d:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "set:inst20\|Mux1~133" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "minute:inst14\|r\[7\] " "Info: Detected ripple clock \"minute:inst14\|r\[7\]\" as buffer" {  } { { "minute.vhd" "" { Text "D:/altera/test/minute.vhd" 14 -1 0 } } { "d:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "minute:inst14\|r\[7\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "minute:inst14\|r\[6\] " "Info: Detected ripple clock \"minute:inst14\|r\[6\]\" as buffer" {  } { { "minute.vhd" "" { Text "D:/altera/test/minute.vhd" 14 -1 0 } } { "d:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "minute:inst14\|r\[6\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "minute:inst14\|r\[5\] " "Info: Detected ripple clock \"minute:inst14\|r\[5\]\" as buffer" {  } { { "minute.vhd" "" { Text "D:/altera/test/minute.vhd" 14 -1 0 } } { "d:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "minute:inst14\|r\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "minute:inst14\|r\[3\] " "Info: Detected ripple clock \"minute:inst14\|r\[3\]\" as buffer" {  } { { "minute.vhd" "" { Text "D:/altera/test/minute.vhd" 14 -1 0 } } { "d:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "minute:inst14\|r\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "minute:inst14\|r\[2\] " "Info: Detected ripple clock \"minute:inst14\|r\[2\]\" as buffer" {  } { { "minute.vhd" "" { Text "D:/altera/test/minute.vhd" 14 -1 0 } } { "d:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "minute:inst14\|r\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "minute:inst14\|r\[1\] " "Info: Detected ripple clock \"minute:inst14\|r\[1\]\" as buffer" {  } { { "minute.vhd" "" { Text "D:/altera/test/minute.vhd" 14 -1 0 } } { "d:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "minute:inst14\|r\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "set:inst20\|Mux1~132 " "Info: Detected gated clock \"set:inst20\|Mux1~132\" as buffer" {  } { { "set.vhd" "" { Text "D:/altera/test/set.vhd" 26 -1 0 } } { "d:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "set:inst20\|Mux1~132" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "set:inst20\|Mux1~135 " "Info: Detected gated clock \"set:inst20\|Mux1~135\" as buffer" {  } { { "set.vhd" "" { Text "D:/altera/test/set.vhd" 26 -1 0 } } { "d:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "set:inst20\|Mux1~135" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "month:inst17\|c " "Info: Detected ripple clock \"month:inst17\|c\" as buffer" {  } { { "month.vhd" "" { Text "D:/altera/test/month.vhd" 9 -1 0 } } { "d:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "month:inst17\|c" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "set:inst20\|Mux1 " "Info: Detected gated clock \"set:inst20\|Mux1\" as buffer" {  } { { "set.vhd" "" { Text "D:/altera/test/set.vhd" 26 -1 0 } } { "d:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "set:inst20\|Mux1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "set:inst20\|yeari_l " "Info: Detected gated clock \"set:inst20\|yeari_l\" as buffer" {  } { { "set.vhd" "" { Text "D:/altera/test/set.vhd" 8 -1 0 } } { "d:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "set:inst20\|yeari_l" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "hour:inst15\|r\[2\] " "Info: Detected ripple clock \"hour:inst15\|r\[2\]\" as buffer" {  } { { "hour.vhd" "" { Text "D:/altera/test/hour.vhd" 14 -1 0 } } { "d:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "hour:inst15\|r\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "hour:inst15\|r\[1\] " "Info: Detected ripple clock \"hour:inst15\|r\[1\]\" as buffer" {  } { { "hour.vhd" "" { Text "D:/altera/test/hour.vhd" 14 -1 0 } } { "d:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "hour:inst15\|r\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "hour:inst15\|r\[3\] " "Info: Detected ripple clock \"hour:inst15\|r\[3\]\" as buffer" {  } { { "hour.vhd" "" { Text "D:/altera/test/hour.vhd" 14 -1 0 } } { "d:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "hour:inst15\|r\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "hour:inst15\|r\[5\] " "Info: Detected ripple clock \"hour:inst15\|r\[5\]\" as buffer" {  } { { "hour.vhd" "" { Text "D:/altera/test/hour.vhd" 14 -1 0 } } { "d:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "hour:inst15\|r\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "day:inst16\|r\[6\] " "Info: Detected ripple clock \"day:inst16\|r\[6\]\" as buffer" {  } { { "day.vhd" "" { Text "D:/altera/test/day.vhd" 15 -1 0 } } { "d:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "day:inst16\|r\[6\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "day:inst16\|r\[7\] " "Info: Detected ripple clock \"day:inst16\|r\[7\]\" as buffer" {  } { { "day.vhd" "" { Text "D:/altera/test/day.vhd" 15 -1 0 } } { "d:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "day:inst16\|r\[7\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "hour:inst15\|r\[7\] " "Info: Detected ripple clock \"hour:inst15\|r\[7\]\" as buffer" {  } { { "hour.vhd" "" { Text "D:/altera/test/hour.vhd" 14 -1 0 } } { "d:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "hour:inst15\|r\[7\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "hour:inst15\|r\[6\] " "Info: Detected ripple clock \"hour:inst15\|r\[6\]\" as buffer" {  } { { "hour.vhd" "" { Text "D:/altera/test/hour.vhd" 14 -1 0 } } { "d:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "hour:inst15\|r\[6\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "month:inst17\|r\[5\] " "Info: Detected ripple clock \"month:inst17\|r\[5\]\" as buffer" {  } { { "month.vhd" "" { Text "D:/altera/test/month.vhd" 16 -1 0 } } { "d:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "month:inst17\|r\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "month:inst17\|r\[3\] " "Info: Detected ripple clock \"month:inst17\|r\[3\]\" as buffer" {  } { { "month.vhd" "" { Text "D:/altera/test/month.vhd" 16 -1 0 } } { "d:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "month:inst17\|r\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "month:inst17\|r\[0\] " "Info: Detected ripple clock \"month:inst17\|r\[0\]\" as buffer" {  } { { "month.vhd" "" { Text "D:/altera/test/month.vhd" 16 -1 0 } } { "d:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "month:inst17\|r\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "day:inst16\|r\[2\] " "Info: Detected ripple clock \"day:inst16\|r\[2\]\" as buffer" {  } { { "day.vhd" "" { Text "D:/altera/test/day.vhd" 15 -1 0 } } { "d:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "day:inst16\|r\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "day:inst16\|r\[3\] " "Info: Detected ripple clock \"day:inst16\|r\[3\]\" as buffer" {  } { { "day.vhd" "" { Text "D:/altera/test/day.vhd" 15 -1 0 } } { "d:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "day:inst16\|r\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "key_read:inst10\|low_sw_r " "Info: Detected ripple clock \"key_read:inst10\|low_sw_r\" as buffer" {  } { { "key_read.vhd" "" { Text "D:/altera/test/key_read.vhd" 14 -1 0 } } { "d:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "key_read:inst10\|low_sw_r" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "key_read:inst10\|low_sw " "Info: Detected ripple clock \"key_read:inst10\|low_sw\" as buffer" {  } { { "key_read.vhd" "" { Text "D:/altera/test/key_read.vhd" 13 -1 0 } } { "d:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "key_read:inst10\|low_sw" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "month:inst17\|r\[6\] " "Info: Detected ripple clock \"month:inst17\|r\[6\]\" as buffer" {  } { { "month.vhd" "" { Text "D:/altera/test/month.vhd" 16 -1 0 } } { "d:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "month:inst17\|r\[6\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "month:inst17\|Mux2~562 " "Info: Detected gated clock \"month:inst17\|Mux2~562\" as buffer" {  } { { "month.vhd" "" { Text "D:/altera/test/month.vhd" 25 -1 0 } } { "d:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "month:inst17\|Mux2~562" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "month:inst17\|r\[7\] " "Info: Detected ripple clock \"month:inst17\|r\[7\]\" as buffer" {  } { { "month.vhd" "" { Text "D:/altera/test/month.vhd" 16 -1 0 } } { "d:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "month:inst17\|r\[7\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "month:inst17\|Mux2~563 " "Info: Detected gated clock \"month:inst17\|Mux2~563\" as buffer" {  } { { "month.vhd" "" { Text "D:/altera/test/month.vhd" 25 -1 0 } } { "d:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "month:inst17\|Mux2~563" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "month:inst17\|r\[2\] " "Info: Detected ripple clock \"month:inst17\|r\[2\]\" as buffer" {  } { { "month.vhd" "" { Text "D:/altera/test/month.vhd" 16 -1 0 } } { "d:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "month:inst17\|r\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "month:inst17\|r\[4\] " "Info: Detected ripple clock \"month:inst17\|r\[4\]\" as buffer" {  } { { "month.vhd" "" { Text "D:/altera/test/month.vhd" 16 -1 0 } } { "d:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "month:inst17\|r\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "month:inst17\|r\[1\] " "Info: Detected ripple clock \"month:inst17\|r\[1\]\" as buffer" {  } { { "month.vhd" "" { Text "D:/altera/test/month.vhd" 16 -1 0 } } { "d:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "month:inst17\|r\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "day:inst16\|r\[1\] " "Info: Detected ripple clock \"day:inst16\|r\[1\]\" as buffer" {  } { { "day.vhd" "" { Text "D:/altera/test/day.vhd" 15 -1 0 } } { "d:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "day:inst16\|r\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "key_read:inst10\|low_sw_an " "Info: Detected gated clock \"key_read:inst10\|low_sw_an\" as buffer" {  } { { "key_read.vhd" "" { Text "D:/altera/test/key_read.vhd" 7 -1 0 } } { "d:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "key_read:inst10\|low_sw_an" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "month:inst17\|Mux2~564 " "Info: Detected gated clock \"month:inst17\|Mux2~564\" as buffer" {  } { { "month.vhd" "" { Text "D:/altera/test/month.vhd" 25 -1 0 } } { "d:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "month:inst17\|Mux2~564" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "key_read:inst3\|low_sw " "Info: Detected ripple clock \"key_read:inst3\|low_sw\" as buffer" {  } { { "key_read.vhd" "" { Text "D:/altera/test/key_read.vhd" 13 -1 0 } } { "d:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "key_read:inst3\|low_sw" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "key_read:inst3\|low_sw_r " "Info: Detected ripple clock \"key_read:inst3\|low_sw_r\" as buffer" {  } { { "key_read.vhd" "" { Text "D:/altera/test/key_read.vhd" 14 -1 0 } } { "d:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "key_read:inst3\|low_sw_r" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "set:inst20\|r\[1\] " "Info: Detected ripple clock \"set:inst20\|r\[1\]\" as buffer" {  } { { "set.vhd" "" { Text "D:/altera/test/set.vhd" 18 -1 0 } } { "d:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "set:inst20\|r\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "set:inst20\|r\[0\] " "Info: Detected ripple clock \"set:inst20\|r\[0\]\" as buffer" {  } { { "set.vhd" "" { Text "D:/altera/test/set.vhd" 18 -1 0 } } { "d:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "set:inst20\|r\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "set:inst20\|r\[2\] " "Info: Detected ripple clock \"set:inst20\|r\[2\]\" as buffer" {  } { { "set.vhd" "" { Text "D:/altera/test/set.vhd" 18 -1 0 } } { "d:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "set:inst20\|r\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "modes:inst9\|t " "Info: Detected ripple clock \"modes:inst9\|t\" as buffer" {  } { { "modes.vhd" "" { Text "D:/altera/test/modes.vhd" 13 -1 0 } } { "d:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "modes:inst9\|t" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "key_read:inst11\|low_sw " "Info: Detected ripple clock \"key_read:inst11\|low_sw\" as buffer" {  } { { "key_read.vhd" "" { Text "D:/altera/test/key_read.vhd" 13 -1 0 } } { "d:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "key_read:inst11\|low_sw" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "key_read:inst3\|low_sw_an " "Info: Detected gated clock \"key_read:inst3\|low_sw_an\" as buffer" {  } { { "key_read.vhd" "" { Text "D:/altera/test/key_read.vhd" 7 -1 0 } } { "d:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "key_read:inst3\|low_sw_an" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "key_read:inst11\|low_sw_r " "Info: Detected ripple clock \"key_read:inst11\|low_sw_r\" as buffer" {  } { { "key_read.vhd" "" { Text "D:/altera/test/key_read.vhd" 14 -1 0 } } { "d:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "key_read:inst11\|low_sw_r" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "set:inst20\|houri~1 " "Info: Detected gated clock \"set:inst20\|houri~1\" as buffer" {  } { { "set.vhd" "" { Text "D:/altera/test/set.vhd" 8 -1 0 } } { "d:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "set:inst20\|houri~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "day:inst16\|r\[5\] " "Info: Detected ripple clock \"day:inst16\|r\[5\]\" as buffer" {  } { { "day.vhd" "" { Text "D:/altera/test/day.vhd" 15 -1 0 } } { "d:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "day:inst16\|r\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "seg:inst7\|cnt\[8\] " "Info: Detected ripple clock \"seg:inst7\|cnt\[8\]\" as buffer" {  } { { "seg.vhd" "" { Text "D:/altera/test/seg.vhd" 49 -1 0 } } { "d:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "seg:inst7\|cnt\[8\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "seg:inst7\|cnt\[7\] " "Info: Detected ripple clock \"seg:inst7\|cnt\[7\]\" as buffer" {  } { { "seg.vhd" "" { Text "D:/altera/test/seg.vhd" 49 -1 0 } } { "d:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "seg:inst7\|cnt\[7\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "seg:inst7\|cnt\[6\] " "Info: Detected ripple clock \"seg:inst7\|cnt\[6\]\" as buffer" {  } { { "seg.vhd" "" { Text "D:/altera/test/seg.vhd" 49 -1 0 } } { "d:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "seg:inst7\|cnt\[6\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "seg:inst7\|clk2 " "Info: Detected ripple clock \"seg:inst7\|clk2\" as buffer" {  } { { "seg.vhd" "" { Text "D:/altera/test/seg.vhd" 10 -1 0 } } { "d:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "seg:inst7\|clk2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register year:inst18\|r\[0\] register year:inst18\|r\[3\] 42.32 MHz 23.628 ns Internal " "Info: Clock \"clk\" has Internal fmax of 42.32 MHz between source register \"year:inst18\|r\[0\]\" and destination register \"year:inst18\|r\[3\]\" (period= 23.628 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "14.115 ns + Longest register register " "Info: + Longest register to register delay is 14.115 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns year:inst18\|r\[0\] 1 REG LCFF_X23_Y11_N19 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X23_Y11_N19; Fanout = 4; REG Node = 'year:inst18\|r\[0\]'" {  } { { "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { year:inst18|r[0] } "NODE_NAME" } } { "year.vhd" "" { Text "D:/altera/test/year.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.169 ns) + CELL(0.596 ns) 1.765 ns year:inst18\|Add5~563 2 COMB LCCOMB_X24_Y12_N0 2 " "Info: 2: + IC(1.169 ns) + CELL(0.596 ns) = 1.765 ns; Loc. = LCCOMB_X24_Y12_N0; Fanout = 2; COMB Node = 'year:inst18\|Add5~563'" {  } { { "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.765 ns" { year:inst18|r[0] year:inst18|Add5~563 } "NODE_NAME" } } { "d:/altera/72/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "d:/altera/72/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.851 ns year:inst18\|Add5~565 3 COMB LCCOMB_X24_Y12_N2 2 " "Info: 3: + IC(0.000 ns) + CELL(0.086 ns) = 1.851 ns; Loc. = LCCOMB_X24_Y12_N2; Fanout = 2; COMB Node = 'year:inst18\|Add5~565'" {  } { { "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { year:inst18|Add5~563 year:inst18|Add5~565 } "NODE_NAME" } } { "d:/altera/72/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "d:/altera/72/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.937 ns year:inst18\|Add5~568 4 COMB LCCOMB_X24_Y12_N4 2 " "Info: 4: + IC(0.000 ns) + CELL(0.086 ns) = 1.937 ns; Loc. = LCCOMB_X24_Y12_N4; Fanout = 2; COMB Node = 'year:inst18\|Add5~568'" {  } { { "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { year:inst18|Add5~565 year:inst18|Add5~568 } "NODE_NAME" } } { "d:/altera/72/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "d:/altera/72/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.023 ns year:inst18\|Add5~570 5 COMB LCCOMB_X24_Y12_N6 2 " "Info: 5: + IC(0.000 ns) + CELL(0.086 ns) = 2.023 ns; Loc. = LCCOMB_X24_Y12_N6; Fanout = 2; COMB Node = 'year:inst18\|Add5~570'" {  } { { "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { year:inst18|Add5~568 year:inst18|Add5~570 } "NODE_NAME" } } { "d:/altera/72/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "d:/altera/72/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.109 ns year:inst18\|Add5~575 6 COMB LCCOMB_X24_Y12_N8 2 " "Info: 6: + IC(0.000 ns) + CELL(0.086 ns) = 2.109 ns; Loc. = LCCOMB_X24_Y12_N8; Fanout = 2; COMB Node = 'year:inst18\|Add5~575'" {  } { { "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { year:inst18|Add5~570 year:inst18|Add5~575 } "NODE_NAME" } } { "d:/altera/72/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "d:/altera/72/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.195 ns year:inst18\|Add5~577 7 COMB LCCOMB_X24_Y12_N10 2 " "Info: 7: + IC(0.000 ns) + CELL(0.086 ns) = 2.195 ns; Loc. = LCCOMB_X24_Y12_N10; Fanout = 2; COMB Node = 'year:inst18\|Add5~577'" {  } { { "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { year:inst18|Add5~575 year:inst18|Add5~577 } "NODE_NAME" } } { "d:/altera/72/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "d:/altera/72/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.281 ns year:inst18\|Add5~579 8 COMB LCCOMB_X24_Y12_N12 2 " "Info: 8: + IC(0.000 ns) + CELL(0.086 ns) = 2.281 ns; Loc. = LCCOMB_X24_Y12_N12; Fanout = 2; COMB Node = 'year:inst18\|Add5~579'" {  } { { "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { year:inst18|Add5~577 year:inst18|Add5~579 } "NODE_NAME" } } { "d:/altera/72/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "d:/altera/72/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.190 ns) 2.471 ns year:inst18\|Add5~581 9 COMB LCCOMB_X24_Y12_N14 2 " "Info: 9: + IC(0.000 ns) + CELL(0.190 ns) = 2.471 ns; Loc. = LCCOMB_X24_Y12_N14; Fanout = 2; COMB Node = 'year:inst18\|Add5~581'" {  } { { "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.190 ns" { year:inst18|Add5~579 year:inst18|Add5~581 } "NODE_NAME" } } { "d:/altera/72/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "d:/altera/72/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.557 ns year:inst18\|Add5~583 10 COMB LCCOMB_X24_Y12_N16 2 " "Info: 10: + IC(0.000 ns) + CELL(0.086 ns) = 2.557 ns; Loc. = LCCOMB_X24_Y12_N16; Fanout = 2; COMB Node = 'year:inst18\|Add5~583'" {  } { { "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { year:inst18|Add5~581 year:inst18|Add5~583 } "NODE_NAME" } } { "d:/altera/72/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "d:/altera/72/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.643 ns year:inst18\|Add5~585 11 COMB LCCOMB_X24_Y12_N18 2 " "Info: 11: + IC(0.000 ns) + CELL(0.086 ns) = 2.643 ns; Loc. = LCCOMB_X24_Y12_N18; Fanout = 2; COMB Node = 'year:inst18\|Add5~585'" {  } { { "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { year:inst18|Add5~583 year:inst18|Add5~585 } "NODE_NAME" } } { "d:/altera/72/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "d:/altera/72/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 3.149 ns year:inst18\|Add5~586 12 COMB LCCOMB_X24_Y12_N20 1 " "Info: 12: + IC(0.000 ns) + CELL(0.506 ns) = 3.149 ns; Loc. = LCCOMB_X24_Y12_N20; Fanout = 1; COMB Node = 'year:inst18\|Add5~586'" {  } { { "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { year:inst18|Add5~585 year:inst18|Add5~586 } "NODE_NAME" } } { "d:/altera/72/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "d:/altera/72/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.079 ns) + CELL(0.206 ns) 4.434 ns year:inst18\|Add5~603 13 COMB LCCOMB_X24_Y11_N2 3 " "Info: 13: + IC(1.079 ns) + CELL(0.206 ns) = 4.434 ns; Loc. = LCCOMB_X24_Y11_N2; Fanout = 3; COMB Node = 'year:inst18\|Add5~603'" {  } { { "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.285 ns" { year:inst18|Add5~586 year:inst18|Add5~603 } "NODE_NAME" } } { "d:/altera/72/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "d:/altera/72/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.092 ns) + CELL(0.596 ns) 6.122 ns year:inst18\|Add7~101 14 COMB LCCOMB_X23_Y12_N20 2 " "Info: 14: + IC(1.092 ns) + CELL(0.596 ns) = 6.122 ns; Loc. = LCCOMB_X23_Y12_N20; Fanout = 2; COMB Node = 'year:inst18\|Add7~101'" {  } { { "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.688 ns" { year:inst18|Add5~603 year:inst18|Add7~101 } "NODE_NAME" } } { "d:/altera/72/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "d:/altera/72/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 6.628 ns year:inst18\|Add7~102 15 COMB LCCOMB_X23_Y12_N22 2 " "Info: 15: + IC(0.000 ns) + CELL(0.506 ns) = 6.628 ns; Loc. = LCCOMB_X23_Y12_N22; Fanout = 2; COMB Node = 'year:inst18\|Add7~102'" {  } { { "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { year:inst18|Add7~101 year:inst18|Add7~102 } "NODE_NAME" } } { "d:/altera/72/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "d:/altera/72/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.375 ns) + CELL(0.206 ns) 7.209 ns year:inst18\|Equal6~35 16 COMB LCCOMB_X23_Y12_N2 4 " "Info: 16: + IC(0.375 ns) + CELL(0.206 ns) = 7.209 ns; Loc. = LCCOMB_X23_Y12_N2; Fanout = 4; COMB Node = 'year:inst18\|Equal6~35'" {  } { { "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.581 ns" { year:inst18|Add7~102 year:inst18|Equal6~35 } "NODE_NAME" } } { "d:/altera/72/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/altera/72/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.725 ns) + CELL(0.621 ns) 8.555 ns year:inst18\|Add8~615 17 COMB LCCOMB_X22_Y12_N22 2 " "Info: 17: + IC(0.725 ns) + CELL(0.621 ns) = 8.555 ns; Loc. = LCCOMB_X22_Y12_N22; Fanout = 2; COMB Node = 'year:inst18\|Add8~615'" {  } { { "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.346 ns" { year:inst18|Equal6~35 year:inst18|Add8~615 } "NODE_NAME" } } { "d:/altera/72/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "d:/altera/72/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 9.061 ns year:inst18\|Add8~616 18 COMB LCCOMB_X22_Y12_N24 1 " "Info: 18: + IC(0.000 ns) + CELL(0.506 ns) = 9.061 ns; Loc. = LCCOMB_X22_Y12_N24; Fanout = 1; COMB Node = 'year:inst18\|Add8~616'" {  } { { "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { year:inst18|Add8~615 year:inst18|Add8~616 } "NODE_NAME" } } { "d:/altera/72/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "d:/altera/72/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.418 ns) + CELL(0.206 ns) 10.685 ns year:inst18\|Add8~622 19 COMB LCCOMB_X24_Y11_N0 2 " "Info: 19: + IC(1.418 ns) + CELL(0.206 ns) = 10.685 ns; Loc. = LCCOMB_X24_Y11_N0; Fanout = 2; COMB Node = 'year:inst18\|Add8~622'" {  } { { "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.624 ns" { year:inst18|Add8~616 year:inst18|Add8~622 } "NODE_NAME" } } { "d:/altera/72/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "d:/altera/72/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.058 ns) + CELL(0.370 ns) 12.113 ns year:inst18\|Equal7~197 20 COMB LCCOMB_X22_Y12_N12 7 " "Info: 20: + IC(1.058 ns) + CELL(0.370 ns) = 12.113 ns; Loc. = LCCOMB_X22_Y12_N12; Fanout = 7; COMB Node = 'year:inst18\|Equal7~197'" {  } { { "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.428 ns" { year:inst18|Add8~622 year:inst18|Equal7~197 } "NODE_NAME" } } { "d:/altera/72/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/altera/72/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1837 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.384 ns) + CELL(0.206 ns) 12.703 ns year:inst18\|r~1214 21 COMB LCCOMB_X22_Y12_N4 2 " "Info: 21: + IC(0.384 ns) + CELL(0.206 ns) = 12.703 ns; Loc. = LCCOMB_X22_Y12_N4; Fanout = 2; COMB Node = 'year:inst18\|r~1214'" {  } { { "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.590 ns" { year:inst18|Equal7~197 year:inst18|r~1214 } "NODE_NAME" } } { "year.vhd" "" { Text "D:/altera/test/year.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.098 ns) + CELL(0.206 ns) 14.007 ns year:inst18\|r~1224 22 COMB LCCOMB_X23_Y11_N4 1 " "Info: 22: + IC(1.098 ns) + CELL(0.206 ns) = 14.007 ns; Loc. = LCCOMB_X23_Y11_N4; Fanout = 1; COMB Node = 'year:inst18\|r~1224'" {  } { { "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.304 ns" { year:inst18|r~1214 year:inst18|r~1224 } "NODE_NAME" } } { "year.vhd" "" { Text "D:/altera/test/year.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 14.115 ns year:inst18\|r\[3\] 23 REG LCFF_X23_Y11_N5 5 " "Info: 23: + IC(0.000 ns) + CELL(0.108 ns) = 14.115 ns; Loc. = LCFF_X23_Y11_N5; Fanout = 5; REG Node = 'year:inst18\|r\[3\]'" {  } { { "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { year:inst18|r~1224 year:inst18|r[3] } "NODE_NAME" } } { "year.vhd" "" { Text "D:/altera/test/year.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.717 ns ( 40.50 % ) " "Info: Total cell delay = 5.717 ns ( 40.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "8.398 ns ( 59.50 % ) " "Info: Total interconnect delay = 8.398 ns ( 59.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "14.115 ns" { year:inst18|r[0] year:inst18|Add5~563 year:inst18|Add5~565 year:inst18|Add5~568 year:inst18|Add5~570 year:inst18|Add5~575 year:inst18|Add5~577 year:inst18|Add5~579 year:inst18|Add5~581 year:inst18|Add5~583 year:inst18|Add5~585 year:inst18|Add5~586 year:inst18|Add5~603 year:inst18|Add7~101 year:inst18|Add7~102 year:inst18|Equal6~35 year:inst18|Add8~615 year:inst18|Add8~616 year:inst18|Add8~622 year:inst18|Equal7~197 year:inst18|r~1214 year:inst18|r~1224 year:inst18|r[3] } "NODE_NAME" } } { "d:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/72/quartus/bin/Technology_Viewer.qrui" "14.115 ns" { year:inst18|r[0] {} year:inst18|Add5~563 {} year:inst18|Add5~565 {} year:inst18|Add5~568 {} year:inst18|Add5~570 {} year:inst18|Add5~575 {} year:inst18|Add5~577 {} year:inst18|Add5~579 {} year:inst18|Add5~581 {} year:inst18|Add5~583 {} year:inst18|Add5~585 {} year:inst18|Add5~586 {} year:inst18|Add5~603 {} year:inst18|Add7~101 {} year:inst18|Add7~102 {} year:inst18|Equal6~35 {} year:inst18|Add8~615 {} year:inst18|Add8~616 {} year:inst18|Add8~622 {} year:inst18|Equal7~197 {} year:inst18|r~1214 {} year:inst18|r~1224 {} year:inst18|r[3] {} } { 0.000ns 1.169ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.079ns 1.092ns 0.000ns 0.375ns 0.725ns 0.000ns 1.418ns 1.058ns 0.384ns 1.098ns 0.000ns } { 0.000ns 0.596ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.190ns 0.086ns 0.086ns 0.506ns 0.206ns 0.596ns 0.506ns 0.206ns 0.621ns 0.506ns 0.206ns 0.370ns 0.206ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-9.249 ns - Smallest " "Info: - Smallest clock skew is -9.249 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 10.029 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 10.029 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.140 ns) 1.140 ns clk 1 CLK PIN_23 12 " "Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 12; CLK Node = 'clk'" {  } { { "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "D:/altera/test/Block1.bdf" { { 240 248 416 256 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.441 ns) + CELL(0.970 ns) 3.551 ns key_read:inst10\|low_sw_r 2 REG LCFF_X18_Y9_N7 1 " "Info: 2: + IC(1.441 ns) + CELL(0.970 ns) = 3.551 ns; Loc. = LCFF_X18_Y9_N7; Fanout = 1; REG Node = 'key_read:inst10\|low_sw_r'" {  } { { "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.411 ns" { clk key_read:inst10|low_sw_r } "NODE_NAME" } } { "key_read.vhd" "" { Text "D:/altera/test/key_read.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.393 ns) 3.944 ns key_read:inst10\|low_sw_an 3 COMB LCCOMB_X18_Y9_N6 2 " "Info: 3: + IC(0.000 ns) + CELL(0.393 ns) = 3.944 ns; Loc. = LCCOMB_X18_Y9_N6; Fanout = 2; COMB Node = 'key_read:inst10\|low_sw_an'" {  } { { "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.393 ns" { key_read:inst10|low_sw_r key_read:inst10|low_sw_an } "NODE_NAME" } } { "key_read.vhd" "" { Text "D:/altera/test/key_read.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.441 ns) + CELL(0.970 ns) 6.355 ns modes:inst9\|t 4 REG LCFF_X19_Y11_N11 23 " "Info: 4: + IC(1.441 ns) + CELL(0.970 ns) = 6.355 ns; Loc. = LCFF_X19_Y11_N11; Fanout = 23; REG Node = 'modes:inst9\|t'" {  } { { "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.411 ns" { key_read:inst10|low_sw_an modes:inst9|t } "NODE_NAME" } } { "modes.vhd" "" { Text "D:/altera/test/modes.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.215 ns) + CELL(0.366 ns) 7.936 ns set:inst20\|yeari_l 5 COMB LCCOMB_X19_Y13_N0 13 " "Info: 5: + IC(1.215 ns) + CELL(0.366 ns) = 7.936 ns; Loc. = LCCOMB_X19_Y13_N0; Fanout = 13; COMB Node = 'set:inst20\|yeari_l'" {  } { { "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.581 ns" { modes:inst9|t set:inst20|yeari_l } "NODE_NAME" } } { "set.vhd" "" { Text "D:/altera/test/set.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.427 ns) + CELL(0.666 ns) 10.029 ns year:inst18\|r\[3\] 6 REG LCFF_X23_Y11_N5 5 " "Info: 6: + IC(1.427 ns) + CELL(0.666 ns) = 10.029 ns; Loc. = LCFF_X23_Y11_N5; Fanout = 5; REG Node = 'year:inst18\|r\[3\]'" {  } { { "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.093 ns" { set:inst20|yeari_l year:inst18|r[3] } "NODE_NAME" } } { "year.vhd" "" { Text "D:/altera/test/year.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.505 ns ( 44.92 % ) " "Info: Total cell delay = 4.505 ns ( 44.92 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.524 ns ( 55.08 % ) " "Info: Total interconnect delay = 5.524 ns ( 55.08 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "10.029 ns" { clk key_read:inst10|low_sw_r key_read:inst10|low_sw_an modes:inst9|t set:inst20|yeari_l year:inst18|r[3] } "NODE_NAME" } } { "d:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/72/quartus/bin/Technology_Viewer.qrui" "10.029 ns" { clk {} clk~combout {} key_read:inst10|low_sw_r {} key_read:inst10|low_sw_an {} modes:inst9|t {} set:inst20|yeari_l {} year:inst18|r[3] {} } { 0.000ns 0.000ns 1.441ns 0.000ns 1.441ns 1.215ns 1.427ns } { 0.000ns 1.140ns 0.970ns 0.393ns 0.970ns 0.366ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 19.278 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 19.278 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.140 ns) 1.140 ns clk 1 CLK PIN_23 12 " "Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 12; CLK Node = 'clk'" {  } { { "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "D:/altera/test/Block1.bdf" { { 240 248 416 256 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.510 ns) + CELL(0.970 ns) 3.620 ns key_read:inst10\|low_sw 2 REG LCFF_X17_Y13_N31 3 " "Info: 2: + IC(1.510 ns) + CELL(0.970 ns) = 3.620 ns; Loc. = LCFF_X17_Y13_N31; Fanout = 3; REG Node = 'key_read:inst10\|low_sw'" {  } { { "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.480 ns" { clk key_read:inst10|low_sw } "NODE_NAME" } } { "key_read.vhd" "" { Text "D:/altera/test/key_read.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.469 ns) + CELL(0.537 ns) 5.626 ns key_read:inst10\|low_sw_an 3 COMB LCCOMB_X18_Y9_N6 2 " "Info: 3: + IC(1.469 ns) + CELL(0.537 ns) = 5.626 ns; Loc. = LCCOMB_X18_Y9_N6; Fanout = 2; COMB Node = 'key_read:inst10\|low_sw_an'" {  } { { "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.006 ns" { key_read:inst10|low_sw key_read:inst10|low_sw_an } "NODE_NAME" } } { "key_read.vhd" "" { Text "D:/altera/test/key_read.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.441 ns) + CELL(0.970 ns) 8.037 ns modes:inst9\|t 4 REG LCFF_X19_Y11_N11 23 " "Info: 4: + IC(1.441 ns) + CELL(0.970 ns) = 8.037 ns; Loc. = LCFF_X19_Y11_N11; Fanout = 23; REG Node = 'modes:inst9\|t'" {  } { { "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.411 ns" { key_read:inst10|low_sw_an modes:inst9|t } "NODE_NAME" } } { "modes.vhd" "" { Text "D:/altera/test/modes.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.231 ns) + CELL(0.651 ns) 9.919 ns set:inst20\|houri~1 5 COMB LCCOMB_X19_Y13_N16 4 " "Info: 5: + IC(1.231 ns) + CELL(0.651 ns) = 9.919 ns; Loc. = LCCOMB_X19_Y13_N16; Fanout = 4; COMB Node = 'set:inst20\|houri~1'" {  } { { "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.882 ns" { modes:inst9|t set:inst20|houri~1 } "NODE_NAME" } } { "set.vhd" "" { Text "D:/altera/test/set.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.069 ns) + CELL(0.206 ns) 11.194 ns set:inst20\|monthi 6 REG LCCOMB_X16_Y13_N14 9 " "Info: 6: + IC(1.069 ns) + CELL(0.206 ns) = 11.194 ns; Loc. = LCCOMB_X16_Y13_N14; Fanout = 9; REG Node = 'set:inst20\|monthi'" {  } { { "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.275 ns" { set:inst20|houri~1 set:inst20|monthi } "NODE_NAME" } } { "set.vhd" "" { Text "D:/altera/test/set.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.573 ns) + CELL(0.970 ns) 12.737 ns month:inst17\|c 7 REG LCFF_X15_Y13_N23 2 " "Info: 7: + IC(0.573 ns) + CELL(0.970 ns) = 12.737 ns; Loc. = LCFF_X15_Y13_N23; Fanout = 2; REG Node = 'month:inst17\|c'" {  } { { "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.543 ns" { set:inst20|monthi month:inst17|c } "NODE_NAME" } } { "month.vhd" "" { Text "D:/altera/test/month.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.112 ns) + CELL(0.206 ns) 14.055 ns set:inst20\|Mux1~132 8 COMB LCCOMB_X19_Y13_N2 1 " "Info: 8: + IC(1.112 ns) + CELL(0.206 ns) = 14.055 ns; Loc. = LCCOMB_X19_Y13_N2; Fanout = 1; COMB Node = 'set:inst20\|Mux1~132'" {  } { { "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.318 ns" { month:inst17|c set:inst20|Mux1~132 } "NODE_NAME" } } { "set.vhd" "" { Text "D:/altera/test/set.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.406 ns) + CELL(0.206 ns) 14.667 ns set:inst20\|Mux1 9 COMB LCCOMB_X19_Y13_N26 1 " "Info: 9: + IC(0.406 ns) + CELL(0.206 ns) = 14.667 ns; Loc. = LCCOMB_X19_Y13_N26; Fanout = 1; COMB Node = 'set:inst20\|Mux1'" {  } { { "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.612 ns" { set:inst20|Mux1~132 set:inst20|Mux1 } "NODE_NAME" } } { "set.vhd" "" { Text "D:/altera/test/set.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.373 ns) + CELL(0.623 ns) 15.663 ns set:inst20\|yeari_l 10 COMB LCCOMB_X19_Y13_N0 13 " "Info: 10: + IC(0.373 ns) + CELL(0.623 ns) = 15.663 ns; Loc. = LCCOMB_X19_Y13_N0; Fanout = 13; COMB Node = 'set:inst20\|yeari_l'" {  } { { "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.996 ns" { set:inst20|Mux1 set:inst20|yeari_l } "NODE_NAME" } } { "set.vhd" "" { Text "D:/altera/test/set.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.061 ns) + CELL(0.000 ns) 17.724 ns set:inst20\|yeari_l~clkctrl 11 COMB CLKCTRL_G7 23 " "Info: 11: + IC(2.061 ns) + CELL(0.000 ns) = 17.724 ns; Loc. = CLKCTRL_G7; Fanout = 23; COMB Node = 'set:inst20\|yeari_l~clkctrl'" {  } { { "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.061 ns" { set:inst20|yeari_l set:inst20|yeari_l~clkctrl } "NODE_NAME" } } { "set.vhd" "" { Text "D:/altera/test/set.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.888 ns) + CELL(0.666 ns) 19.278 ns year:inst18\|r\[0\] 12 REG LCFF_X23_Y11_N19 4 " "Info: 12: + IC(0.888 ns) + CELL(0.666 ns) = 19.278 ns; Loc. = LCFF_X23_Y11_N19; Fanout = 4; REG Node = 'year:inst18\|r\[0\]'" {  } { { "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.554 ns" { set:inst20|yeari_l~clkctrl year:inst18|r[0] } "NODE_NAME" } } { "year.vhd" "" { Text "D:/altera/test/year.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.145 ns ( 37.06 % ) " "Info: Total cell delay = 7.145 ns ( 37.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "12.133 ns ( 62.94 % ) " "Info: Total interconnect delay = 12.133 ns ( 62.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "19.278 ns" { clk key_read:inst10|low_sw key_read:inst10|low_sw_an modes:inst9|t set:inst20|houri~1 set:inst20|monthi month:inst17|c set:inst20|Mux1~132 set:inst20|Mux1 set:inst20|yeari_l set:inst20|yeari_l~clkctrl year:inst18|r[0] } "NODE_NAME" } } { "d:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/72/quartus/bin/Technology_Viewer.qrui" "19.278 ns" { clk {} clk~combout {} key_read:inst10|low_sw {} key_read:inst10|low_sw_an {} modes:inst9|t {} set:inst20|houri~1 {} set:inst20|monthi {} month:inst17|c {} set:inst20|Mux1~132 {} set:inst20|Mux1 {} set:inst20|yeari_l {} set:inst20|yeari_l~clkctrl {} year:inst18|r[0] {} } { 0.000ns 0.000ns 1.510ns 1.469ns 1.441ns 1.231ns 1.069ns 0.573ns 1.112ns 0.406ns 0.373ns 2.061ns 0.888ns } { 0.000ns 1.140ns 0.970ns 0.537ns 0.970ns 0.651ns 0.206ns 0.970ns 0.206ns 0.206ns 0.623ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "10.029 ns" { clk key_read:inst10|low_sw_r key_read:inst10|low_sw_an modes:inst9|t set:inst20|yeari_l year:inst18|r[3] } "NODE_NAME" } } { "d:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/72/quartus/bin/Technology_Viewer.qrui" "10.029 ns" { clk {} clk~combout {} key_read:inst10|low_sw_r {} key_read:inst10|low_sw_an {} modes:inst9|t {} set:inst20|yeari_l {} year:inst18|r[3] {} } { 0.000ns 0.000ns 1.441ns 0.000ns 1.441ns 1.215ns 1.427ns } { 0.000ns 1.140ns 0.970ns 0.393ns 0.970ns 0.366ns 0.666ns } "" } } { "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "19.278 ns" { clk key_read:inst10|low_sw key_read:inst10|low_sw_an modes:inst9|t set:inst20|houri~1 set:inst20|monthi month:inst17|c set:inst20|Mux1~132 set:inst20|Mux1 set:inst20|yeari_l set:inst20|yeari_l~clkctrl year:inst18|r[0] } "NODE_NAME" } } { "d:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/72/quartus/bin/Technology_Viewer.qrui" "19.278 ns" { clk {} clk~combout {} key_read:inst10|low_sw {} key_read:inst10|low_sw_an {} modes:inst9|t {} set:inst20|houri~1 {} set:inst20|monthi {} month:inst17|c {} set:inst20|Mux1~132 {} set:inst20|Mux1 {} set:inst20|yeari_l {} set:inst20|yeari_l~clkctrl {} year:inst18|r[0] {} } { 0.000ns 0.000ns 1.510ns 1.469ns 1.441ns 1.231ns 1.069ns 0.573ns 1.112ns 0.406ns 0.373ns 2.061ns 0.888ns } { 0.000ns 1.140ns 0.970ns 0.537ns 0.970ns 0.651ns 0.206ns 0.970ns 0.206ns 0.206ns 0.623ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "year.vhd" "" { Text "D:/altera/test/year.vhd" 18 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "year.vhd" "" { Text "D:/altera/test/year.vhd" 18 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0}  } { { "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "14.115 ns" { year:inst18|r[0] year:inst18|Add5~563 year:inst18|Add5~565 year:inst18|Add5~568 year:inst18|Add5~570 year:inst18|Add5~575 year:inst18|Add5~577 year:inst18|Add5~579 year:inst18|Add5~581 year:inst18|Add5~583 year:inst18|Add5~585 year:inst18|Add5~586 year:inst18|Add5~603 year:inst18|Add7~101 year:inst18|Add7~102 year:inst18|Equal6~35 year:inst18|Add8~615 year:inst18|Add8~616 year:inst18|Add8~622 year:inst18|Equal7~197 year:inst18|r~1214 year:inst18|r~1224 year:inst18|r[3] } "NODE_NAME" } } { "d:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/72/quartus/bin/Technology_Viewer.qrui" "14.115 ns" { year:inst18|r[0] {} year:inst18|Add5~563 {} year:inst18|Add5~565 {} year:inst18|Add5~568 {} year:inst18|Add5~570 {} year:inst18|Add5~575 {} year:inst18|Add5~577 {} year:inst18|Add5~579 {} year:inst18|Add5~581 {} year:inst18|Add5~583 {} year:inst18|Add5~585 {} year:inst18|Add5~586 {} year:inst18|Add5~603 {} year:inst18|Add7~101 {} year:inst18|Add7~102 {} year:inst18|Equal6~35 {} year:inst18|Add8~615 {} year:inst18|Add8~616 {} year:inst18|Add8~622 {} year:inst18|Equal7~197 {} year:inst18|r~1214 {} year:inst18|r~1224 {} year:inst18|r[3] {} } { 0.000ns 1.169ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.079ns 1.092ns 0.000ns 0.375ns 0.725ns 0.000ns 1.418ns 1.058ns 0.384ns 1.098ns 0.000ns } { 0.000ns 0.596ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.190ns 0.086ns 0.086ns 0.506ns 0.206ns 0.596ns 0.506ns 0.206ns 0.621ns 0.506ns 0.206ns 0.370ns 0.206ns 0.206ns 0.108ns } "" } } { "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "10.029 ns" { clk key_read:inst10|low_sw_r key_read:inst10|low_sw_an modes:inst9|t set:inst20|yeari_l year:inst18|r[3] } "NODE_NAME" } } { "d:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/72/quartus/bin/Technology_Viewer.qrui" "10.029 ns" { clk {} clk~combout {} key_read:inst10|low_sw_r {} key_read:inst10|low_sw_an {} modes:inst9|t {} set:inst20|yeari_l {} year:inst18|r[3] {} } { 0.000ns 0.000ns 1.441ns 0.000ns 1.441ns 1.215ns 1.427ns } { 0.000ns 1.140ns 0.970ns 0.393ns 0.970ns 0.366ns 0.666ns } "" } } { "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "19.278 ns" { clk key_read:inst10|low_sw key_read:inst10|low_sw_an modes:inst9|t set:inst20|houri~1 set:inst20|monthi month:inst17|c set:inst20|Mux1~132 set:inst20|Mux1 set:inst20|yeari_l set:inst20|yeari_l~clkctrl year:inst18|r[0] } "NODE_NAME" } } { "d:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/72/quartus/bin/Technology_Viewer.qrui" "19.278 ns" { clk {} clk~combout {} key_read:inst10|low_sw {} key_read:inst10|low_sw_an {} modes:inst9|t {} set:inst20|houri~1 {} set:inst20|monthi {} month:inst17|c {} set:inst20|Mux1~132 {} set:inst20|Mux1 {} set:inst20|yeari_l {} set:inst20|yeari_l~clkctrl {} year:inst18|r[0] {} } { 0.000ns 0.000ns 1.510ns 1.469ns 1.441ns 1.231ns 1.069ns 0.573ns 1.112ns 0.406ns 0.373ns 2.061ns 0.888ns } { 0.000ns 1.140ns 0.970ns 0.537ns 0.970ns 0.651ns 0.206ns 0.970ns 0.206ns 0.206ns 0.623ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clk 201 " "Warning: Circuit may not operate. Detected 201 non-operational path(s) clocked by clock \"clk\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "set:inst20\|r\[1\] set:inst20\|led2 clk 17.88 ns " "Info: Found hold time violation between source  pin or register \"set:inst20\|r\[1\]\" and destination pin or register \"set:inst20\|led2\" for clock \"clk\" (Hold time is 17.88 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "18.909 ns + Largest " "Info: + Largest clock skew is 18.909 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 24.648 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 24.648 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.140 ns) 1.140 ns clk 1 CLK PIN_23 12 " "Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 12; CLK Node = 'clk'" {  } { { "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "D:/altera/test/Block1.bdf" { { 240 248 416 256 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.510 ns) + CELL(0.970 ns) 3.620 ns key_read:inst3\|low_sw 2 REG LCFF_X17_Y13_N1 3 " "Info: 2: + IC(1.510 ns) + CELL(0.970 ns) = 3.620 ns; Loc. = LCFF_X17_Y13_N1; Fanout = 3; REG Node = 'key_read:inst3\|low_sw'" {  } { { "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.480 ns" { clk key_read:inst3|low_sw } "NODE_NAME" } } { "key_read.vhd" "" { Text "D:/altera/test/key_read.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.447 ns) + CELL(0.202 ns) 4.269 ns key_read:inst3\|low_sw_an 3 COMB LCCOMB_X17_Y13_N16 5 " "Info: 3: + IC(0.447 ns) + CELL(0.202 ns) = 4.269 ns; Loc. = LCCOMB_X17_Y13_N16; Fanout = 5; COMB Node = 'key_read:inst3\|low_sw_an'" {  } { { "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.649 ns" { key_read:inst3|low_sw key_read:inst3|low_sw_an } "NODE_NAME" } } { "key_read.vhd" "" { Text "D:/altera/test/key_read.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.060 ns) + CELL(0.970 ns) 6.299 ns set:inst20\|r\[2\] 4 REG LCFF_X19_Y13_N31 13 " "Info: 4: + IC(1.060 ns) + CELL(0.970 ns) = 6.299 ns; Loc. = LCFF_X19_Y13_N31; Fanout = 13; REG Node = 'set:inst20\|r\[2\]'" {  } { { "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.030 ns" { key_read:inst3|low_sw_an set:inst20|r[2] } "NODE_NAME" } } { "set.vhd" "" { Text "D:/altera/test/set.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(8.661 ns) + CELL(0.624 ns) 15.584 ns set:inst20\|Mux8~24 5 COMB LCCOMB_X19_Y13_N24 3 " "Info: 5: + IC(8.661 ns) + CELL(0.624 ns) = 15.584 ns; Loc. = LCCOMB_X19_Y13_N24; Fanout = 3; COMB Node = 'set:inst20\|Mux8~24'" {  } { { "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "9.285 ns" { set:inst20|r[2] set:inst20|Mux8~24 } "NODE_NAME" } } { "set.vhd" "" { Text "D:/altera/test/set.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(8.440 ns) + CELL(0.624 ns) 24.648 ns set:inst20\|led2 6 REG LCCOMB_X19_Y13_N10 1 " "Info: 6: + IC(8.440 ns) + CELL(0.624 ns) = 24.648 ns; Loc. = LCCOMB_X19_Y13_N10; Fanout = 1; REG Node = 'set:inst20\|led2'" {  } { { "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "9.064 ns" { set:inst20|Mux8~24 set:inst20|led2 } "NODE_NAME" } } { "set.vhd" "" { Text "D:/altera/test/set.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.530 ns ( 18.38 % ) " "Info: Total cell delay = 4.530 ns ( 18.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "20.118 ns ( 81.62 % ) " "Info: Total interconnect delay = 20.118 ns ( 81.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "24.648 ns" { clk key_read:inst3|low_sw key_read:inst3|low_sw_an set:inst20|r[2] set:inst20|Mux8~24 set:inst20|led2 } "NODE_NAME" } } { "d:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/72/quartus/bin/Technology_Viewer.qrui" "24.648 ns" { clk {} clk~combout {} key_read:inst3|low_sw {} key_read:inst3|low_sw_an {} set:inst20|r[2] {} set:inst20|Mux8~24 {} set:inst20|led2 {} } { 0.000ns 0.000ns 1.510ns 0.447ns 1.060ns 8.661ns 8.440ns } { 0.000ns 1.140ns 0.970ns 0.202ns 0.970ns 0.624ns 0.624ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 5.739 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to source register is 5.739 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.140 ns) 1.140 ns clk 1 CLK PIN_23 12 " "Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 12; CLK Node = 'clk'" {  } { { "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "D:/altera/test/Block1.bdf" { { 240 248 416 256 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.510 ns) + CELL(0.970 ns) 3.620 ns key_read:inst3\|low_sw_r 2 REG LCFF_X17_Y13_N17 1 " "Info: 2: + IC(1.510 ns) + CELL(0.970 ns) = 3.620 ns; Loc. = LCFF_X17_Y13_N17; Fanout = 1; REG Node = 'key_read:inst3\|low_sw_r'" {  } { { "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.480 ns" { clk key_read:inst3|low_sw_r } "NODE_NAME" } } { "key_read.vhd" "" { Text "D:/altera/test/key_read.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.393 ns) 4.013 ns key_read:inst3\|low_sw_an 3 COMB LCCOMB_X17_Y13_N16 5 " "Info: 3: + IC(0.000 ns) + CELL(0.393 ns) = 4.013 ns; Loc. = LCCOMB_X17_Y13_N16; Fanout = 5; COMB Node = 'key_read:inst3\|low_sw_an'" {  } { { "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.393 ns" { key_read:inst3|low_sw_r key_read:inst3|low_sw_an } "NODE_NAME" } } { "key_read.vhd" "" { Text "D:/altera/test/key_read.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.060 ns) + CELL(0.666 ns) 5.739 ns set:inst20\|r\[1\] 4 REG LCFF_X19_Y13_N19 14 " "Info: 4: + IC(1.060 ns) + CELL(0.666 ns) = 5.739 ns; Loc. = LCFF_X19_Y13_N19; Fanout = 14; REG Node = 'set:inst20\|r\[1\]'" {  } { { "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.726 ns" { key_read:inst3|low_sw_an set:inst20|r[1] } "NODE_NAME" } } { "set.vhd" "" { Text "D:/altera/test/set.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.169 ns ( 55.22 % ) " "Info: Total cell delay = 3.169 ns ( 55.22 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.570 ns ( 44.78 % ) " "Info: Total interconnect delay = 2.570 ns ( 44.78 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.739 ns" { clk key_read:inst3|low_sw_r key_read:inst3|low_sw_an set:inst20|r[1] } "NODE_NAME" } } { "d:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/72/quartus/bin/Technology_Viewer.qrui" "5.739 ns" { clk {} clk~combout {} key_read:inst3|low_sw_r {} key_read:inst3|low_sw_an {} set:inst20|r[1] {} } { 0.000ns 0.000ns 1.510ns 0.000ns 1.060ns } { 0.000ns 1.140ns 0.970ns 0.393ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "24.648 ns" { clk key_read:inst3|low_sw key_read:inst3|low_sw_an set:inst20|r[2] set:inst20|Mux8~24 set:inst20|led2 } "NODE_NAME" } } { "d:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/72/quartus/bin/Technology_Viewer.qrui" "24.648 ns" { clk {} clk~combout {} key_read:inst3|low_sw {} key_read:inst3|low_sw_an {} set:inst20|r[2] {} set:inst20|Mux8~24 {} set:inst20|led2 {} } { 0.000ns 0.000ns 1.510ns 0.447ns 1.060ns 8.661ns 8.440ns } { 0.000ns 1.140ns 0.970ns 0.202ns 0.970ns 0.624ns 0.624ns } "" } } { "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.739 ns" { clk key_read:inst3|low_sw_r key_read:inst3|low_sw_an set:inst20|r[1] } "NODE_NAME" } } { "d:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/72/quartus/bin/Technology_Viewer.qrui" "5.739 ns" { clk {} clk~combout {} key_read:inst3|low_sw_r {} key_read:inst3|low_sw_an {} set:inst20|r[1] {} } { 0.000ns 0.000ns 1.510ns 0.000ns 1.060ns } { 0.000ns 1.140ns 0.970ns 0.393ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "set.vhd" "" { Text "D:/altera/test/set.vhd" 18 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.725 ns - Shortest register register " "Info: - Shortest register to register delay is 0.725 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns set:inst20\|r\[1\] 1 REG LCFF_X19_Y13_N19 14 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X19_Y13_N19; Fanout = 14; REG Node = 'set:inst20\|r\[1\]'" {  } { { "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { set:inst20|r[1] } "NODE_NAME" } } { "set.vhd" "" { Text "D:/altera/test/set.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.519 ns) + CELL(0.206 ns) 0.725 ns set:inst20\|led2 2 REG LCCOMB_X19_Y13_N10 1 " "Info: 2: + IC(0.519 ns) + CELL(0.206 ns) = 0.725 ns; Loc. = LCCOMB_X19_Y13_N10; Fanout = 1; REG Node = 'set:inst20\|led2'" {  } { { "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.725 ns" { set:inst20|r[1] set:inst20|led2 } "NODE_NAME" } } { "set.vhd" "" { Text "D:/altera/test/set.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.206 ns ( 28.41 % ) " "Info: Total cell delay = 0.206 ns ( 28.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.519 ns ( 71.59 % ) " "Info: Total interconnect delay = 0.519 ns ( 71.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.725 ns" { set:inst20|r[1] set:inst20|led2 } "NODE_NAME" } } { "d:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/72/quartus/bin/Technology_Viewer.qrui" "0.725 ns" { set:inst20|r[1] {} set:inst20|led2 {} } { 0.000ns 0.519ns } { 0.000ns 0.206ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "set.vhd" "" { Text "D:/altera/test/set.vhd" 9 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0}  } { { "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "24.648 ns" { clk key_read:inst3|low_sw key_read:inst3|low_sw_an set:inst20|r[2] set:inst20|Mux8~24 set:inst20|led2 } "NODE_NAME" } } { "d:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/72/quartus/bin/Technology_Viewer.qrui" "24.648 ns" { clk {} clk~combout {} key_read:inst3|low_sw {} key_read:inst3|low_sw_an {} set:inst20|r[2] {} set:inst20|Mux8~24 {} set:inst20|led2 {} } { 0.000ns 0.000ns 1.510ns 0.447ns 1.060ns 8.661ns 8.440ns } { 0.000ns 1.140ns 0.970ns 0.202ns 0.970ns 0.624ns 0.624ns } "" } } { "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.739 ns" { clk key_read:inst3|low_sw_r key_read:inst3|low_sw_an set:inst20|r[1] } "NODE_NAME" } } { "d:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/72/quartus/bin/Technology_Viewer.qrui" "5.739 ns" { clk {} clk~combout {} key_read:inst3|low_sw_r {} key_read:inst3|low_sw_an {} set:inst20|r[1] {} } { 0.000ns 0.000ns 1.510ns 0.000ns 1.060ns } { 0.000ns 1.140ns 0.970ns 0.393ns 0.666ns } "" } } { "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.725 ns" { set:inst20|r[1] set:inst20|led2 } "NODE_NAME" } } { "d:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/72/quartus/bin/Technology_Viewer.qrui" "0.725 ns" { set:inst20|r[1] {} set:inst20|led2 {} } { 0.000ns 0.519ns } { 0.000ns 0.206ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0}
{ "Info" "ITDB_TSU_RESULT" "key_read:inst11\|key_rst k2 clk 6.290 ns register " "Info: tsu for register \"key_read:inst11\|key_rst\" (data pin = \"k2\", clock pin = \"clk\") is 6.290 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.179 ns + Longest pin register " "Info: + Longest pin to register delay is 9.179 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.994 ns) 0.994 ns k2 1 PIN PIN_201 2 " "Info: 1: + IC(0.000 ns) + CELL(0.994 ns) = 0.994 ns; Loc. = PIN_201; Fanout = 2; PIN Node = 'k2'" {  } { { "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { k2 } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "D:/altera/test/Block1.bdf" { { 768 384 552 784 "k2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(7.725 ns) + CELL(0.460 ns) 9.179 ns key_read:inst11\|key_rst 2 REG LCFF_X23_Y13_N11 2 " "Info: 2: + IC(7.725 ns) + CELL(0.460 ns) = 9.179 ns; Loc. = LCFF_X23_Y13_N11; Fanout = 2; REG Node = 'key_read:inst11\|key_rst'" {  } { { "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "8.185 ns" { k2 key_read:inst11|key_rst } "NODE_NAME" } } { "key_read.vhd" "" { Text "D:/altera/test/key_read.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.454 ns ( 15.84 % ) " "Info: Total cell delay = 1.454 ns ( 15.84 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.725 ns ( 84.16 % ) " "Info: Total interconnect delay = 7.725 ns ( 84.16 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "9.179 ns" { k2 key_read:inst11|key_rst } "NODE_NAME" } } { "d:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/72/quartus/bin/Technology_Viewer.qrui" "9.179 ns" { k2 {} k2~combout {} key_read:inst11|key_rst {} } { 0.000ns 0.000ns 7.725ns } { 0.000ns 0.994ns 0.460ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "key_read.vhd" "" { Text "D:/altera/test/key_read.vhd" 10 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.849 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.849 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.140 ns) 1.140 ns clk 1 CLK PIN_23 12 " "Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 12; CLK Node = 'clk'" {  } { { "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "D:/altera/test/Block1.bdf" { { 240 248 416 256 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.139 ns) + CELL(0.000 ns) 1.279 ns clk~clkctrl 2 COMB CLKCTRL_G2 137 " "Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.279 ns; Loc. = CLKCTRL_G2; Fanout = 137; COMB Node = 'clk~clkctrl'" {  } { { "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.139 ns" { clk clk~clkctrl } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "D:/altera/test/Block1.bdf" { { 240 248 416 256 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.904 ns) + CELL(0.666 ns) 2.849 ns key_read:inst11\|key_rst 3 REG LCFF_X23_Y13_N11 2 " "Info: 3: + IC(0.904 ns) + CELL(0.666 ns) = 2.849 ns; Loc. = LCFF_X23_Y13_N11; Fanout = 2; REG Node = 'key_read:inst11\|key_rst'" {  } { { "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.570 ns" { clk~clkctrl key_read:inst11|key_rst } "NODE_NAME" } } { "key_read.vhd" "" { Text "D:/altera/test/key_read.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.806 ns ( 63.39 % ) " "Info: Total cell delay = 1.806 ns ( 63.39 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.043 ns ( 36.61 % ) " "Info: Total interconnect delay = 1.043 ns ( 36.61 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.849 ns" { clk clk~clkctrl key_read:inst11|key_rst } "NODE_NAME" } } { "d:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.849 ns" { clk {} clk~combout {} clk~clkctrl {} key_read:inst11|key_rst {} } { 0.000ns 0.000ns 0.139ns 0.904ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "9.179 ns" { k2 key_read:inst11|key_rst } "NODE_NAME" } } { "d:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/72/quartus/bin/Technology_Viewer.qrui" "9.179 ns" { k2 {} k2~combout {} key_read:inst11|key_rst {} } { 0.000ns 0.000ns 7.725ns } { 0.000ns 0.994ns 0.460ns } "" } } { "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.849 ns" { clk clk~clkctrl key_read:inst11|key_rst } "NODE_NAME" } } { "d:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.849 ns" { clk {} clk~combout {} clk~clkctrl {} key_read:inst11|key_rst {} } { 0.000ns 0.000ns 0.139ns 0.904ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk data seg:inst7\|seg_duan\[4\] 38.686 ns register " "Info: tco from clock \"clk\" to destination pin \"data\" through register \"seg:inst7\|seg_duan\[4\]\" is 38.686 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 28.363 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 28.363 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.140 ns) 1.140 ns clk 1 CLK PIN_23 12 " "Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 12; CLK Node = 'clk'" {  } { { "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "D:/altera/test/Block1.bdf" { { 240 248 416 256 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.510 ns) + CELL(0.970 ns) 3.620 ns key_read:inst10\|low_sw 2 REG LCFF_X17_Y13_N31 3 " "Info: 2: + IC(1.510 ns) + CELL(0.970 ns) = 3.620 ns; Loc. = LCFF_X17_Y13_N31; Fanout = 3; REG Node = 'key_read:inst10\|low_sw'" {  } { { "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.480 ns" { clk key_read:inst10|low_sw } "NODE_NAME" } } { "key_read.vhd" "" { Text "D:/altera/test/key_read.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.469 ns) + CELL(0.537 ns) 5.626 ns key_read:inst10\|low_sw_an 3 COMB LCCOMB_X18_Y9_N6 2 " "Info: 3: + IC(1.469 ns) + CELL(0.537 ns) = 5.626 ns; Loc. = LCCOMB_X18_Y9_N6; Fanout = 2; COMB Node = 'key_read:inst10\|low_sw_an'" {  } { { "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.006 ns" { key_read:inst10|low_sw key_read:inst10|low_sw_an } "NODE_NAME" } } { "key_read.vhd" "" { Text "D:/altera/test/key_read.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.441 ns) + CELL(0.970 ns) 8.037 ns modes:inst9\|t 4 REG LCFF_X19_Y11_N11 23 " "Info: 4: + IC(1.441 ns) + CELL(0.970 ns) = 8.037 ns; Loc. = LCFF_X19_Y11_N11; Fanout = 23; REG Node = 'modes:inst9\|t'" {  } { { "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.411 ns" { key_read:inst10|low_sw_an modes:inst9|t } "NODE_NAME" } } { "modes.vhd" "" { Text "D:/altera/test/modes.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.231 ns) + CELL(0.651 ns) 9.919 ns set:inst20\|houri~1 5 COMB LCCOMB_X19_Y13_N16 4 " "Info: 5: + IC(1.231 ns) + CELL(0.651 ns) = 9.919 ns; Loc. = LCCOMB_X19_Y13_N16; Fanout = 4; COMB Node = 'set:inst20\|houri~1'" {  } { { "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.882 ns" { modes:inst9|t set:inst20|houri~1 } "NODE_NAME" } } { "set.vhd" "" { Text "D:/altera/test/set.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.069 ns) + CELL(0.206 ns) 11.194 ns set:inst20\|monthi 6 REG LCCOMB_X16_Y13_N14 9 " "Info: 6: + IC(1.069 ns) + CELL(0.206 ns) = 11.194 ns; Loc. = LCCOMB_X16_Y13_N14; Fanout = 9; REG Node = 'set:inst20\|monthi'" {  } { { "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.275 ns" { set:inst20|houri~1 set:inst20|monthi } "NODE_NAME" } } { "set.vhd" "" { Text "D:/altera/test/set.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.573 ns) + CELL(0.970 ns) 12.737 ns month:inst17\|c 7 REG LCFF_X15_Y13_N23 2 " "Info: 7: + IC(0.573 ns) + CELL(0.970 ns) = 12.737 ns; Loc. = LCFF_X15_Y13_N23; Fanout = 2; REG Node = 'month:inst17\|c'" {  } { { "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.543 ns" { set:inst20|monthi month:inst17|c } "NODE_NAME" } } { "month.vhd" "" { Text "D:/altera/test/month.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.112 ns) + CELL(0.206 ns) 14.055 ns set:inst20\|Mux1~132 8 COMB LCCOMB_X19_Y13_N2 1 " "Info: 8: + IC(1.112 ns) + CELL(0.206 ns) = 14.055 ns; Loc. = LCCOMB_X19_Y13_N2; Fanout = 1; COMB Node = 'set:inst20\|Mux1~132'" {  } { { "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.318 ns" { month:inst17|c set:inst20|Mux1~132 } "NODE_NAME" } } { "set.vhd" "" { Text "D:/altera/test/set.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.406 ns) + CELL(0.206 ns) 14.667 ns set:inst20\|Mux1 9 COMB LCCOMB_X19_Y13_N26 1 " "Info: 9: + IC(0.406 ns) + CELL(0.206 ns) = 14.667 ns; Loc. = LCCOMB_X19_Y13_N26; Fanout = 1; COMB Node = 'set:inst20\|Mux1'" {  } { { "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.612 ns" { set:inst20|Mux1~132 set:inst20|Mux1 } "NODE_NAME" } } { "set.vhd" "" { Text "D:/altera/test/set.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.373 ns) + CELL(0.623 ns) 15.663 ns set:inst20\|yeari_l 10 COMB LCCOMB_X19_Y13_N0 13 " "Info: 10: + IC(0.373 ns) + CELL(0.623 ns) = 15.663 ns; Loc. = LCCOMB_X19_Y13_N0; Fanout = 13; COMB Node = 'set:inst20\|yeari_l'" {  } { { "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.996 ns" { set:inst20|Mux1 set:inst20|yeari_l } "NODE_NAME" } } { "set.vhd" "" { Text "D:/altera/test/set.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.511 ns) + CELL(0.970 ns) 18.144 ns year:inst18\|r\[15\] 11 REG LCFF_X21_Y10_N9 3 " "Info: 11: + IC(1.511 ns) + CELL(0.970 ns) = 18.144 ns; Loc. = LCFF_X21_Y10_N9; Fanout = 3; REG Node = 'year:inst18\|r\[15\]'" {  } { { "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.481 ns" { set:inst20|yeari_l year:inst18|r[15] } "NODE_NAME" } } { "year.vhd" "" { Text "D:/altera/test/year.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.154 ns) + CELL(0.206 ns) 19.504 ns seg:inst7\|Mux8~318 12 COMB LCCOMB_X21_Y12_N8 1 " "Info: 12: + IC(1.154 ns) + CELL(0.206 ns) = 19.504 ns; Loc. = LCCOMB_X21_Y12_N8; Fanout = 1; COMB Node = 'seg:inst7\|Mux8~318'" {  } { { "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.360 ns" { year:inst18|r[15] seg:inst7|Mux8~318 } "NODE_NAME" } } { "seg.vhd" "" { Text "D:/altera/test/seg.vhd" 94 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.365 ns) + CELL(0.366 ns) 20.235 ns seg:inst7\|Mux8~319 13 COMB LCCOMB_X21_Y12_N20 1 " "Info: 13: + IC(0.365 ns) + CELL(0.366 ns) = 20.235 ns; Loc. = LCCOMB_X21_Y12_N20; Fanout = 1; COMB Node = 'seg:inst7\|Mux8~319'" {  } { { "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.731 ns" { seg:inst7|Mux8~318 seg:inst7|Mux8~319 } "NODE_NAME" } } { "seg.vhd" "" { Text "D:/altera/test/seg.vhd" 94 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.030 ns) + CELL(0.366 ns) 21.631 ns seg:inst7\|Mux8~320 14 COMB LCCOMB_X23_Y12_N6 1 " "Info: 14: + IC(1.030 ns) + CELL(0.366 ns) = 21.631 ns; Loc. = LCCOMB_X23_Y12_N6; Fanout = 1; COMB Node = 'seg:inst7\|Mux8~320'" {  } { { "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.396 ns" { seg:inst7|Mux8~319 seg:inst7|Mux8~320 } "NODE_NAME" } } { "seg.vhd" "" { Text "D:/altera/test/seg.vhd" 94 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.125 ns) + CELL(0.624 ns) 23.380 ns seg:inst7\|Mux8~321 15 COMB LCCOMB_X23_Y9_N8 5 " "Info: 15: + IC(1.125 ns) + CELL(0.624 ns) = 23.380 ns; Loc. = LCCOMB_X23_Y9_N8; Fanout = 5; COMB Node = 'seg:inst7\|Mux8~321'" {  } { { "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.749 ns" { seg:inst7|Mux8~320 seg:inst7|Mux8~321 } "NODE_NAME" } } { "seg.vhd" "" { Text "D:/altera/test/seg.vhd" 94 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.021 ns) + CELL(0.370 ns) 24.771 ns seg:inst7\|Mux12~82 16 COMB LCCOMB_X26_Y9_N0 1 " "Info: 16: + IC(1.021 ns) + CELL(0.370 ns) = 24.771 ns; Loc. = LCCOMB_X26_Y9_N0; Fanout = 1; COMB Node = 'seg:inst7\|Mux12~82'" {  } { { "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.391 ns" { seg:inst7|Mux8~321 seg:inst7|Mux12~82 } "NODE_NAME" } } { "seg.vhd" "" { Text "D:/altera/test/seg.vhd" 105 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.820 ns) + CELL(0.000 ns) 26.591 ns seg:inst7\|Mux12~82clkctrl 17 COMB CLKCTRL_G6 7 " "Info: 17: + IC(1.820 ns) + CELL(0.000 ns) = 26.591 ns; Loc. = CLKCTRL_G6; Fanout = 7; COMB Node = 'seg:inst7\|Mux12~82clkctrl'" {  } { { "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.820 ns" { seg:inst7|Mux12~82 seg:inst7|Mux12~82clkctrl } "NODE_NAME" } } { "seg.vhd" "" { Text "D:/altera/test/seg.vhd" 105 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.406 ns) + CELL(0.366 ns) 28.363 ns seg:inst7\|seg_duan\[4\] 18 REG LCCOMB_X22_Y9_N16 1 " "Info: 18: + IC(1.406 ns) + CELL(0.366 ns) = 28.363 ns; Loc. = LCCOMB_X22_Y9_N16; Fanout = 1; REG Node = 'seg:inst7\|seg_duan\[4\]'" {  } { { "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.772 ns" { seg:inst7|Mux12~82clkctrl seg:inst7|seg_duan[4] } "NODE_NAME" } } { "seg.vhd" "" { Text "D:/altera/test/seg.vhd" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "9.747 ns ( 34.37 % ) " "Info: Total cell delay = 9.747 ns ( 34.37 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "18.616 ns ( 65.63 % ) " "Info: Total interconnect delay = 18.616 ns ( 65.63 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "28.363 ns" { clk key_read:inst10|low_sw key_read:inst10|low_sw_an modes:inst9|t set:inst20|houri~1 set:inst20|monthi month:inst17|c set:inst20|Mux1~132 set:inst20|Mux1 set:inst20|yeari_l year:inst18|r[15] seg:inst7|Mux8~318 seg:inst7|Mux8~319 seg:inst7|Mux8~320 seg:inst7|Mux8~321 seg:inst7|Mux12~82 seg:inst7|Mux12~82clkctrl seg:inst7|seg_duan[4] } "NODE_NAME" } } { "d:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/72/quartus/bin/Technology_Viewer.qrui" "28.363 ns" { clk {} clk~combout {} key_read:inst10|low_sw {} key_read:inst10|low_sw_an {} modes:inst9|t {} set:inst20|houri~1 {} set:inst20|monthi {} month:inst17|c {} set:inst20|Mux1~132 {} set:inst20|Mux1 {} set:inst20|yeari_l {} year:inst18|r[15] {} seg:inst7|Mux8~318 {} seg:inst7|Mux8~319 {} seg:inst7|Mux8~320 {} seg:inst7|Mux8~321 {} seg:inst7|Mux12~82 {} seg:inst7|Mux12~82clkctrl {} seg:inst7|seg_duan[4] {} } { 0.000ns 0.000ns 1.510ns 1.469ns 1.441ns 1.231ns 1.069ns 0.573ns 1.112ns 0.406ns 0.373ns 1.511ns 1.154ns 0.365ns 1.030ns 1.125ns 1.021ns 1.820ns 1.406ns } { 0.000ns 1.140ns 0.970ns 0.537ns 0.970ns 0.651ns 0.206ns 0.970ns 0.206ns 0.206ns 0.623ns 0.970ns 0.206ns 0.366ns 0.366ns 0.624ns 0.370ns 0.000ns 0.366ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "seg.vhd" "" { Text "D:/altera/test/seg.vhd" 47 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.323 ns + Longest register pin " "Info: + Longest register to pin delay is 10.323 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns seg:inst7\|seg_duan\[4\] 1 REG LCCOMB_X22_Y9_N16 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X22_Y9_N16; Fanout = 1; REG Node = 'seg:inst7\|seg_duan\[4\]'" {  } { { "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { seg:inst7|seg_duan[4] } "NODE_NAME" } } { "seg.vhd" "" { Text "D:/altera/test/seg.vhd" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.029 ns) + CELL(0.624 ns) 1.653 ns seg:inst7\|Selector0~431 2 COMB LCCOMB_X21_Y9_N14 1 " "Info: 2: + IC(1.029 ns) + CELL(0.624 ns) = 1.653 ns; Loc. = LCCOMB_X21_Y9_N14; Fanout = 1; COMB Node = 'seg:inst7\|Selector0~431'" {  } { { "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.653 ns" { seg:inst7|seg_duan[4] seg:inst7|Selector0~431 } "NODE_NAME" } } { "seg.vhd" "" { Text "D:/altera/test/seg.vhd" 121 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.357 ns) + CELL(0.624 ns) 2.634 ns seg:inst7\|Selector0~432 3 COMB LCCOMB_X21_Y9_N12 1 " "Info: 3: + IC(0.357 ns) + CELL(0.624 ns) = 2.634 ns; Loc. = LCCOMB_X21_Y9_N12; Fanout = 1; COMB Node = 'seg:inst7\|Selector0~432'" {  } { { "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.981 ns" { seg:inst7|Selector0~431 seg:inst7|Selector0~432 } "NODE_NAME" } } { "seg.vhd" "" { Text "D:/altera/test/seg.vhd" 121 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.391 ns) + CELL(0.614 ns) 3.639 ns seg:inst7\|Selector0~434 4 COMB LCCOMB_X21_Y9_N28 1 " "Info: 4: + IC(0.391 ns) + CELL(0.614 ns) = 3.639 ns; Loc. = LCCOMB_X21_Y9_N28; Fanout = 1; COMB Node = 'seg:inst7\|Selector0~434'" {  } { { "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.005 ns" { seg:inst7|Selector0~432 seg:inst7|Selector0~434 } "NODE_NAME" } } { "seg.vhd" "" { Text "D:/altera/test/seg.vhd" 121 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.366 ns) + CELL(0.206 ns) 4.211 ns seg:inst7\|Selector0~435 5 COMB LCCOMB_X21_Y9_N0 1 " "Info: 5: + IC(0.366 ns) + CELL(0.206 ns) = 4.211 ns; Loc. = LCCOMB_X21_Y9_N0; Fanout = 1; COMB Node = 'seg:inst7\|Selector0~435'" {  } { { "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.572 ns" { seg:inst7|Selector0~434 seg:inst7|Selector0~435 } "NODE_NAME" } } { "seg.vhd" "" { Text "D:/altera/test/seg.vhd" 121 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.836 ns) + CELL(3.276 ns) 10.323 ns data 6 PIN PIN_165 0 " "Info: 6: + IC(2.836 ns) + CELL(3.276 ns) = 10.323 ns; Loc. = PIN_165; Fanout = 0; PIN Node = 'data'" {  } { { "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.112 ns" { seg:inst7|Selector0~435 data } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "D:/altera/test/Block1.bdf" { { 224 1872 2048 240 "data" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.344 ns ( 51.77 % ) " "Info: Total cell delay = 5.344 ns ( 51.77 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.979 ns ( 48.23 % ) " "Info: Total interconnect delay = 4.979 ns ( 48.23 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "10.323 ns" { seg:inst7|seg_duan[4] seg:inst7|Selector0~431 seg:inst7|Selector0~432 seg:inst7|Selector0~434 seg:inst7|Selector0~435 data } "NODE_NAME" } } { "d:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/72/quartus/bin/Technology_Viewer.qrui" "10.323 ns" { seg:inst7|seg_duan[4] {} seg:inst7|Selector0~431 {} seg:inst7|Selector0~432 {} seg:inst7|Selector0~434 {} seg:inst7|Selector0~435 {} data {} } { 0.000ns 1.029ns 0.357ns 0.391ns 0.366ns 2.836ns } { 0.000ns 0.624ns 0.624ns 0.614ns 0.206ns 3.276ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "28.363 ns" { clk key_read:inst10|low_sw key_read:inst10|low_sw_an modes:inst9|t set:inst20|houri~1 set:inst20|monthi month:inst17|c set:inst20|Mux1~132 set:inst20|Mux1 set:inst20|yeari_l year:inst18|r[15] seg:inst7|Mux8~318 seg:inst7|Mux8~319 seg:inst7|Mux8~320 seg:inst7|Mux8~321 seg:inst7|Mux12~82 seg:inst7|Mux12~82clkctrl seg:inst7|seg_duan[4] } "NODE_NAME" } } { "d:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/72/quartus/bin/Technology_Viewer.qrui" "28.363 ns" { clk {} clk~combout {} key_read:inst10|low_sw {} key_read:inst10|low_sw_an {} modes:inst9|t {} set:inst20|houri~1 {} set:inst20|monthi {} month:inst17|c {} set:inst20|Mux1~132 {} set:inst20|Mux1 {} set:inst20|yeari_l {} year:inst18|r[15] {} seg:inst7|Mux8~318 {} seg:inst7|Mux8~319 {} seg:inst7|Mux8~320 {} seg:inst7|Mux8~321 {} seg:inst7|Mux12~82 {} seg:inst7|Mux12~82clkctrl {} seg:inst7|seg_duan[4] {} } { 0.000ns 0.000ns 1.510ns 1.469ns 1.441ns 1.231ns 1.069ns 0.573ns 1.112ns 0.406ns 0.373ns 1.511ns 1.154ns 0.365ns 1.030ns 1.125ns 1.021ns 1.820ns 1.406ns } { 0.000ns 1.140ns 0.970ns 0.537ns 0.970ns 0.651ns 0.206ns 0.970ns 0.206ns 0.206ns 0.623ns 0.970ns 0.206ns 0.366ns 0.366ns 0.624ns 0.370ns 0.000ns 0.366ns } "" } } { "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "10.323 ns" { seg:inst7|seg_duan[4] seg:inst7|Selector0~431 seg:inst7|Selector0~432 seg:inst7|Selector0~434 seg:inst7|Selector0~435 data } "NODE_NAME" } } { "d:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/72/quartus/bin/Technology_Viewer.qrui" "10.323 ns" { seg:inst7|seg_duan[4] {} seg:inst7|Selector0~431 {} seg:inst7|Selector0~432 {} seg:inst7|Selector0~434 {} seg:inst7|Selector0~435 {} data {} } { 0.000ns 1.029ns 0.357ns 0.391ns 0.366ns 2.836ns } { 0.000ns 0.624ns 0.624ns 0.614ns 0.206ns 3.276ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_TH_RESULT" "key_read:inst3\|low_sw k1 clk -4.540 ns register " "Info: th for register \"key_read:inst3\|low_sw\" (data pin = \"k1\", clock pin = \"clk\") is -4.540 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 3.316 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 3.316 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.140 ns) 1.140 ns clk 1 CLK PIN_23 12 " "Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 12; CLK Node = 'clk'" {  } { { "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "D:/altera/test/Block1.bdf" { { 240 248 416 256 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.510 ns) + CELL(0.666 ns) 3.316 ns key_read:inst3\|low_sw 2 REG LCFF_X17_Y13_N1 3 " "Info: 2: + IC(1.510 ns) + CELL(0.666 ns) = 3.316 ns; Loc. = LCFF_X17_Y13_N1; Fanout = 3; REG Node = 'key_read:inst3\|low_sw'" {  } { { "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.176 ns" { clk key_read:inst3|low_sw } "NODE_NAME" } } { "key_read.vhd" "" { Text "D:/altera/test/key_read.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.806 ns ( 54.46 % ) " "Info: Total cell delay = 1.806 ns ( 54.46 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.510 ns ( 45.54 % ) " "Info: Total interconnect delay = 1.510 ns ( 45.54 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.316 ns" { clk key_read:inst3|low_sw } "NODE_NAME" } } { "d:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/72/quartus/bin/Technology_Viewer.qrui" "3.316 ns" { clk {} clk~combout {} key_read:inst3|low_sw {} } { 0.000ns 0.000ns 1.510ns } { 0.000ns 1.140ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "key_read.vhd" "" { Text "D:/altera/test/key_read.vhd" 13 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.162 ns - Shortest pin register " "Info: - Shortest pin to register delay is 8.162 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.984 ns) 0.984 ns k1 1 PIN PIN_198 2 " "Info: 1: + IC(0.000 ns) + CELL(0.984 ns) = 0.984 ns; Loc. = PIN_198; Fanout = 2; PIN Node = 'k1'" {  } { { "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { k1 } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "D:/altera/test/Block1.bdf" { { 672 376 544 688 "k1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(6.864 ns) + CELL(0.206 ns) 8.054 ns key_read:inst3\|low_sw~163 2 COMB LCCOMB_X17_Y13_N0 1 " "Info: 2: + IC(6.864 ns) + CELL(0.206 ns) = 8.054 ns; Loc. = LCCOMB_X17_Y13_N0; Fanout = 1; COMB Node = 'key_read:inst3\|low_sw~163'" {  } { { "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "7.070 ns" { k1 key_read:inst3|low_sw~163 } "NODE_NAME" } } { "key_read.vhd" "" { Text "D:/altera/test/key_read.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 8.162 ns key_read:inst3\|low_sw 3 REG LCFF_X17_Y13_N1 3 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 8.162 ns; Loc. = LCFF_X17_Y13_N1; Fanout = 3; REG Node = 'key_read:inst3\|low_sw'" {  } { { "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { key_read:inst3|low_sw~163 key_read:inst3|low_sw } "NODE_NAME" } } { "key_read.vhd" "" { Text "D:/altera/test/key_read.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.298 ns ( 15.90 % ) " "Info: Total cell delay = 1.298 ns ( 15.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.864 ns ( 84.10 % ) " "Info: Total interconnect delay = 6.864 ns ( 84.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "8.162 ns" { k1 key_read:inst3|low_sw~163 key_read:inst3|low_sw } "NODE_NAME" } } { "d:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/72/quartus/bin/Technology_Viewer.qrui" "8.162 ns" { k1 {} k1~combout {} key_read:inst3|low_sw~163 {} key_read:inst3|low_sw {} } { 0.000ns 0.000ns 6.864ns 0.000ns } { 0.000ns 0.984ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.316 ns" { clk key_read:inst3|low_sw } "NODE_NAME" } } { "d:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/72/quartus/bin/Technology_Viewer.qrui" "3.316 ns" { clk {} clk~combout {} key_read:inst3|low_sw {} } { 0.000ns 0.000ns 1.510ns } { 0.000ns 1.140ns 0.666ns } "" } } { "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "8.162 ns" { k1 key_read:inst3|low_sw~163 key_read:inst3|low_sw } "NODE_NAME" } } { "d:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/72/quartus/bin/Technology_Viewer.qrui" "8.162 ns" { k1 {} k1~combout {} key_read:inst3|low_sw~163 {} key_read:inst3|low_sw {} } { 0.000ns 0.000ns 6.864ns 0.000ns } { 0.000ns 0.984ns 0.206ns 0.108ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 21 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 21 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "181 " "Info: Allocated 181 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Wed Feb 28 21:22:34 2018 " "Info: Processing ended: Wed Feb 28 21:22:34 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
