Calling target program-options parser
[16:37:03.039] [bmv2] [D] [thread 9500] Set default default entry for table 'tbl_add_int_filho': MyIngress.add_int_filho - 
[16:37:03.040] [bmv2] [D] [thread 9500] Set default default entry for table 'tbl_basic187': basic187 - 
[16:37:03.040] [bmv2] [D] [thread 9500] Set default default entry for table 'tbl_add_int_primeiro_filho': MyIngress.add_int_primeiro_filho - 
[16:37:03.040] [bmv2] [D] [thread 9500] Set default default entry for table 'MyIngress.ipv4_lpm': MyIngress.drop - 
Adding interface s2-eth1 as port 1
[16:37:03.040] [bmv2] [D] [thread 9500] Adding interface s2-eth1 as port 1
Adding interface s2-eth2 as port 2
[16:37:03.096] [bmv2] [D] [thread 9500] Adding interface s2-eth2 as port 2
Adding interface s2-eth3 as port 3
[16:37:03.150] [bmv2] [D] [thread 9500] Adding interface s2-eth3 as port 3
Server listening on 0.0.0.0:50052
[16:37:03.206] [bmv2] [I] [thread 9500] Starting Thrift server on port 9091
[16:37:03.206] [bmv2] [I] [thread 9500] Thrift server was started
[16:37:03.207] [bmv2] [D] [thread 9510] [0.0] [cxt 0] Processing packet received on port 2
[16:37:03.207] [bmv2] [D] [thread 9510] [0.0] [cxt 0] Parser 'parser': start
[16:37:03.207] [bmv2] [D] [thread 9510] [0.0] [cxt 0] Parser 'parser' entering state 'start'
[16:37:03.207] [bmv2] [D] [thread 9510] [0.0] [cxt 0] Extracting header 'ethernet'
[16:37:03.207] [bmv2] [D] [thread 9510] [0.0] [cxt 0] Parser state 'start': key is 86dd
[16:37:03.208] [bmv2] [T] [thread 9510] [0.0] [cxt 0] Bytes parsed: 14
[16:37:03.208] [bmv2] [D] [thread 9510] [0.0] [cxt 0] Parser 'parser': end
[16:37:03.208] [bmv2] [D] [thread 9510] [0.0] [cxt 0] Pipeline 'ingress': start
[16:37:03.208] [bmv2] [T] [thread 9510] [0.0] [cxt 0] basic.p4(186) Condition "hdr.int_pai.isValid()" (node_2) is false
[16:37:03.208] [bmv2] [T] [thread 9510] [0.0] [cxt 0] Applying table 'tbl_basic187'
[16:37:03.208] [bmv2] [D] [thread 9510] [0.0] [cxt 0] Looking up key:

[16:37:03.208] [bmv2] [D] [thread 9510] [0.0] [cxt 0] Table 'tbl_basic187': miss
[16:37:03.208] [bmv2] [D] [thread 9510] [0.0] [cxt 0] Action entry is basic187 - 
[16:37:03.208] [bmv2] [T] [thread 9510] [0.0] [cxt 0] Action basic187
[16:37:03.208] [bmv2] [T] [thread 9510] [0.0] [cxt 0] basic.p4(187) Primitive hdr.int_pai.setValid()
[16:37:03.208] [bmv2] [T] [thread 9510] [0.0] [cxt 0] basic.p4(188) Primitive hdr.int_pai.tamanho_filho = 13
[16:37:03.208] [bmv2] [T] [thread 9510] [0.0] [cxt 0] basic.p4(189) Primitive hdr.int_pai.quantidade_filhos = 0
[16:37:03.208] [bmv2] [T] [thread 9510] [0.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[16:37:03.208] [bmv2] [T] [thread 9510] [0.0] [cxt 0] Applying table 'tbl_add_int_primeiro_filho'
[16:37:03.208] [bmv2] [D] [thread 9510] [0.0] [cxt 0] Looking up key:

[16:37:03.209] [bmv2] [D] [thread 9510] [0.0] [cxt 0] Table 'tbl_add_int_primeiro_filho': miss
[16:37:03.209] [bmv2] [D] [thread 9510] [0.0] [cxt 0] Action entry is MyIngress.add_int_primeiro_filho - 
[16:37:03.209] [bmv2] [T] [thread 9510] [0.0] [cxt 0] Action MyIngress.add_int_primeiro_filho
[16:37:03.209] [bmv2] [T] [thread 9510] [0.0] [cxt 0] basic.p4(155) Primitive reg_switch_id.read(var_switch_id, 0)
[16:37:03.209] [bmv2] [T] [thread 9510] [0.0] [cxt 0] Read register 'MyIngress.reg_switch_id' at index 0 read value 0
[16:37:03.209] [bmv2] [T] [thread 9510] [0.0] [cxt 0] basic.p4(157) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[16:37:03.209] [bmv2] [T] [thread 9510] [0.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].setValid()
[16:37:03.209] [bmv2] [T] [thread 9510] [0.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].id_switch = var_switch_id
[16:37:03.209] [bmv2] [T] [thread 9510] [0.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[16:37:03.209] [bmv2] [T] [thread 9510] [0.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[16:37:03.209] [bmv2] [T] [thread 9510] [0.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[16:37:03.209] [bmv2] [T] [thread 9510] [0.0] [cxt 0] basic.p4(164) Primitive hdr.int_filho[0].padding = 0
[16:37:03.210] [bmv2] [T] [thread 9510] [0.0] [cxt 0] basic.p4(6) Primitive 0x1213; ...
[16:37:03.210] [bmv2] [T] [thread 9510] [0.0] [cxt 0] basic.p4(197) Condition "hdr.ipv4.isValid()" (node_6) is false
[16:37:03.210] [bmv2] [D] [thread 9510] [0.0] [cxt 0] Pipeline 'ingress': end
[16:37:03.210] [bmv2] [D] [thread 9510] [0.0] [cxt 0] Egress port is 0
[16:37:03.210] [bmv2] [D] [thread 9511] [0.0] [cxt 0] Pipeline 'egress': start
[16:37:03.210] [bmv2] [D] [thread 9511] [0.0] [cxt 0] Pipeline 'egress': end
[16:37:03.210] [bmv2] [D] [thread 9511] [0.0] [cxt 0] Deparser 'deparser': start
[16:37:03.210] [bmv2] [T] [thread 9511] [0.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[16:37:03.210] [bmv2] [D] [thread 9511] [0.0] [cxt 0] Deparsing header 'ethernet'
[16:37:03.210] [bmv2] [D] [thread 9511] [0.0] [cxt 0] Deparsing header 'int_pai'
[16:37:03.210] [bmv2] [D] [thread 9511] [0.0] [cxt 0] Deparsing header 'int_filho[0]'
[16:37:03.211] [bmv2] [D] [thread 9511] [0.0] [cxt 0] Deparser 'deparser': end
[16:37:03.211] [bmv2] [D] [thread 9515] [0.0] [cxt 0] Transmitting packet of size 113 out of port 0
[16:37:03.370] [bmv2] [D] [thread 9510] [1.0] [cxt 0] Processing packet received on port 2
[16:37:03.371] [bmv2] [D] [thread 9510] [1.0] [cxt 0] Parser 'parser': start
[16:37:03.371] [bmv2] [D] [thread 9510] [1.0] [cxt 0] Parser 'parser' entering state 'start'
[16:37:03.371] [bmv2] [D] [thread 9510] [1.0] [cxt 0] Extracting header 'ethernet'
[16:37:03.372] [bmv2] [D] [thread 9510] [1.0] [cxt 0] Parser state 'start': key is 86dd
[16:37:03.372] [bmv2] [T] [thread 9510] [1.0] [cxt 0] Bytes parsed: 14
[16:37:03.373] [bmv2] [D] [thread 9510] [1.0] [cxt 0] Parser 'parser': end
[16:37:03.373] [bmv2] [D] [thread 9510] [1.0] [cxt 0] Pipeline 'ingress': start
[16:37:03.373] [bmv2] [T] [thread 9510] [1.0] [cxt 0] basic.p4(186) Condition "hdr.int_pai.isValid()" (node_2) is false
[16:37:03.373] [bmv2] [T] [thread 9510] [1.0] [cxt 0] Applying table 'tbl_basic187'
[16:37:03.373] [bmv2] [D] [thread 9510] [1.0] [cxt 0] Looking up key:

[16:37:03.373] [bmv2] [D] [thread 9510] [1.0] [cxt 0] Table 'tbl_basic187': miss
[16:37:03.374] [bmv2] [D] [thread 9510] [1.0] [cxt 0] Action entry is basic187 - 
[16:37:03.374] [bmv2] [T] [thread 9510] [1.0] [cxt 0] Action basic187
[16:37:03.374] [bmv2] [T] [thread 9510] [1.0] [cxt 0] basic.p4(187) Primitive hdr.int_pai.setValid()
[16:37:03.374] [bmv2] [T] [thread 9510] [1.0] [cxt 0] basic.p4(188) Primitive hdr.int_pai.tamanho_filho = 13
[16:37:03.374] [bmv2] [T] [thread 9510] [1.0] [cxt 0] basic.p4(189) Primitive hdr.int_pai.quantidade_filhos = 0
[16:37:03.374] [bmv2] [T] [thread 9510] [1.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[16:37:03.374] [bmv2] [T] [thread 9510] [1.0] [cxt 0] Applying table 'tbl_add_int_primeiro_filho'
[16:37:03.374] [bmv2] [D] [thread 9510] [1.0] [cxt 0] Looking up key:

[16:37:03.374] [bmv2] [D] [thread 9510] [1.0] [cxt 0] Table 'tbl_add_int_primeiro_filho': miss
[16:37:03.374] [bmv2] [D] [thread 9510] [1.0] [cxt 0] Action entry is MyIngress.add_int_primeiro_filho - 
[16:37:03.374] [bmv2] [T] [thread 9510] [1.0] [cxt 0] Action MyIngress.add_int_primeiro_filho
[16:37:03.374] [bmv2] [T] [thread 9510] [1.0] [cxt 0] basic.p4(155) Primitive reg_switch_id.read(var_switch_id, 0)
[16:37:03.374] [bmv2] [T] [thread 9510] [1.0] [cxt 0] Read register 'MyIngress.reg_switch_id' at index 0 read value 0
[16:37:03.374] [bmv2] [T] [thread 9510] [1.0] [cxt 0] basic.p4(157) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[16:37:03.374] [bmv2] [T] [thread 9510] [1.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].setValid()
[16:37:03.374] [bmv2] [T] [thread 9510] [1.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].id_switch = var_switch_id
[16:37:03.374] [bmv2] [T] [thread 9510] [1.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[16:37:03.375] [bmv2] [T] [thread 9510] [1.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[16:37:03.375] [bmv2] [T] [thread 9510] [1.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[16:37:03.375] [bmv2] [T] [thread 9510] [1.0] [cxt 0] basic.p4(164) Primitive hdr.int_filho[0].padding = 0
[16:37:03.375] [bmv2] [T] [thread 9510] [1.0] [cxt 0] basic.p4(6) Primitive 0x1213; ...
[16:37:03.375] [bmv2] [T] [thread 9510] [1.0] [cxt 0] basic.p4(197) Condition "hdr.ipv4.isValid()" (node_6) is false
[16:37:03.375] [bmv2] [D] [thread 9510] [1.0] [cxt 0] Pipeline 'ingress': end
[16:37:03.375] [bmv2] [D] [thread 9510] [1.0] [cxt 0] Egress port is 0
[16:37:03.375] [bmv2] [D] [thread 9510] [2.0] [cxt 0] Processing packet received on port 2
[16:37:03.375] [bmv2] [D] [thread 9510] [2.0] [cxt 0] Parser 'parser': start
[16:37:03.376] [bmv2] [D] [thread 9510] [2.0] [cxt 0] Parser 'parser' entering state 'start'
[16:37:03.376] [bmv2] [D] [thread 9510] [2.0] [cxt 0] Extracting header 'ethernet'
[16:37:03.375] [bmv2] [D] [thread 9511] [1.0] [cxt 0] Pipeline 'egress': start
[16:37:03.376] [bmv2] [D] [thread 9511] [1.0] [cxt 0] Pipeline 'egress': end
[16:37:03.376] [bmv2] [D] [thread 9511] [1.0] [cxt 0] Deparser 'deparser': start
[16:37:03.376] [bmv2] [T] [thread 9511] [1.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[16:37:03.376] [bmv2] [D] [thread 9511] [1.0] [cxt 0] Deparsing header 'ethernet'
[16:37:03.376] [bmv2] [D] [thread 9511] [1.0] [cxt 0] Deparsing header 'int_pai'
[16:37:03.377] [bmv2] [D] [thread 9511] [1.0] [cxt 0] Deparsing header 'int_filho[0]'
[16:37:03.377] [bmv2] [D] [thread 9511] [1.0] [cxt 0] Deparser 'deparser': end
[16:37:03.377] [bmv2] [D] [thread 9515] [1.0] [cxt 0] Transmitting packet of size 113 out of port 0
[16:37:03.376] [bmv2] [D] [thread 9510] [2.0] [cxt 0] Parser state 'start': key is 86dd
[16:37:03.377] [bmv2] [T] [thread 9510] [2.0] [cxt 0] Bytes parsed: 14
[16:37:03.377] [bmv2] [D] [thread 9510] [2.0] [cxt 0] Parser 'parser': end
[16:37:03.377] [bmv2] [D] [thread 9510] [2.0] [cxt 0] Pipeline 'ingress': start
[16:37:03.377] [bmv2] [T] [thread 9510] [2.0] [cxt 0] basic.p4(186) Condition "hdr.int_pai.isValid()" (node_2) is false
[16:37:03.377] [bmv2] [T] [thread 9510] [2.0] [cxt 0] Applying table 'tbl_basic187'
[16:37:03.377] [bmv2] [D] [thread 9510] [2.0] [cxt 0] Looking up key:

[16:37:03.377] [bmv2] [D] [thread 9510] [2.0] [cxt 0] Table 'tbl_basic187': miss
[16:37:03.377] [bmv2] [D] [thread 9510] [2.0] [cxt 0] Action entry is basic187 - 
[16:37:03.378] [bmv2] [T] [thread 9510] [2.0] [cxt 0] Action basic187
[16:37:03.378] [bmv2] [T] [thread 9510] [2.0] [cxt 0] basic.p4(187) Primitive hdr.int_pai.setValid()
[16:37:03.378] [bmv2] [T] [thread 9510] [2.0] [cxt 0] basic.p4(188) Primitive hdr.int_pai.tamanho_filho = 13
[16:37:03.378] [bmv2] [T] [thread 9510] [2.0] [cxt 0] basic.p4(189) Primitive hdr.int_pai.quantidade_filhos = 0
[16:37:03.378] [bmv2] [T] [thread 9510] [2.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[16:37:03.378] [bmv2] [T] [thread 9510] [2.0] [cxt 0] Applying table 'tbl_add_int_primeiro_filho'
[16:37:03.378] [bmv2] [D] [thread 9510] [2.0] [cxt 0] Looking up key:

[16:37:03.378] [bmv2] [D] [thread 9510] [2.0] [cxt 0] Table 'tbl_add_int_primeiro_filho': miss
[16:37:03.378] [bmv2] [D] [thread 9510] [2.0] [cxt 0] Action entry is MyIngress.add_int_primeiro_filho - 
[16:37:03.378] [bmv2] [T] [thread 9510] [2.0] [cxt 0] Action MyIngress.add_int_primeiro_filho
[16:37:03.378] [bmv2] [T] [thread 9510] [2.0] [cxt 0] basic.p4(155) Primitive reg_switch_id.read(var_switch_id, 0)
[16:37:03.378] [bmv2] [T] [thread 9510] [2.0] [cxt 0] Read register 'MyIngress.reg_switch_id' at index 0 read value 0
[16:37:03.378] [bmv2] [T] [thread 9510] [2.0] [cxt 0] basic.p4(157) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[16:37:03.378] [bmv2] [T] [thread 9510] [2.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].setValid()
[16:37:03.378] [bmv2] [T] [thread 9510] [2.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].id_switch = var_switch_id
[16:37:03.378] [bmv2] [T] [thread 9510] [2.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[16:37:03.378] [bmv2] [T] [thread 9510] [2.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[16:37:03.379] [bmv2] [T] [thread 9510] [2.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[16:37:03.379] [bmv2] [T] [thread 9510] [2.0] [cxt 0] basic.p4(164) Primitive hdr.int_filho[0].padding = 0
[16:37:03.379] [bmv2] [T] [thread 9510] [2.0] [cxt 0] basic.p4(6) Primitive 0x1213; ...
[16:37:03.379] [bmv2] [T] [thread 9510] [2.0] [cxt 0] basic.p4(197) Condition "hdr.ipv4.isValid()" (node_6) is false
[16:37:03.379] [bmv2] [D] [thread 9510] [2.0] [cxt 0] Pipeline 'ingress': end
[16:37:03.379] [bmv2] [D] [thread 9510] [2.0] [cxt 0] Egress port is 0
[16:37:03.379] [bmv2] [D] [thread 9511] [2.0] [cxt 0] Pipeline 'egress': start
[16:37:03.379] [bmv2] [D] [thread 9511] [2.0] [cxt 0] Pipeline 'egress': end
[16:37:03.379] [bmv2] [D] [thread 9511] [2.0] [cxt 0] Deparser 'deparser': start
[16:37:03.379] [bmv2] [T] [thread 9511] [2.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[16:37:03.379] [bmv2] [D] [thread 9511] [2.0] [cxt 0] Deparsing header 'ethernet'
[16:37:03.379] [bmv2] [D] [thread 9511] [2.0] [cxt 0] Deparsing header 'int_pai'
[16:37:03.380] [bmv2] [D] [thread 9511] [2.0] [cxt 0] Deparsing header 'int_filho[0]'
[16:37:03.380] [bmv2] [D] [thread 9511] [2.0] [cxt 0] Deparser 'deparser': end
[16:37:03.380] [bmv2] [D] [thread 9515] [2.0] [cxt 0] Transmitting packet of size 93 out of port 0
[16:37:03.722] [bmv2] [D] [thread 9510] [3.0] [cxt 0] Processing packet received on port 1
[16:37:03.722] [bmv2] [D] [thread 9510] [3.0] [cxt 0] Parser 'parser': start
[16:37:03.722] [bmv2] [D] [thread 9510] [3.0] [cxt 0] Parser 'parser' entering state 'start'
[16:37:03.725] [bmv2] [D] [thread 9510] [3.0] [cxt 0] Extracting header 'ethernet'
[16:37:03.725] [bmv2] [D] [thread 9510] [3.0] [cxt 0] Parser state 'start': key is 86dd
[16:37:03.726] [bmv2] [T] [thread 9510] [3.0] [cxt 0] Bytes parsed: 14
[16:37:03.726] [bmv2] [D] [thread 9510] [3.0] [cxt 0] Parser 'parser': end
[16:37:03.726] [bmv2] [D] [thread 9510] [3.0] [cxt 0] Pipeline 'ingress': start
[16:37:03.727] [bmv2] [T] [thread 9510] [3.0] [cxt 0] basic.p4(186) Condition "hdr.int_pai.isValid()" (node_2) is false
[16:37:03.727] [bmv2] [T] [thread 9510] [3.0] [cxt 0] Applying table 'tbl_basic187'
[16:37:03.728] [bmv2] [D] [thread 9510] [3.0] [cxt 0] Looking up key:

[16:37:03.728] [bmv2] [D] [thread 9510] [3.0] [cxt 0] Table 'tbl_basic187': miss
[16:37:03.728] [bmv2] [D] [thread 9510] [3.0] [cxt 0] Action entry is basic187 - 
[16:37:03.729] [bmv2] [T] [thread 9510] [3.0] [cxt 0] Action basic187
[16:37:03.729] [bmv2] [T] [thread 9510] [3.0] [cxt 0] basic.p4(187) Primitive hdr.int_pai.setValid()
[16:37:03.729] [bmv2] [T] [thread 9510] [3.0] [cxt 0] basic.p4(188) Primitive hdr.int_pai.tamanho_filho = 13
[16:37:03.729] [bmv2] [T] [thread 9510] [3.0] [cxt 0] basic.p4(189) Primitive hdr.int_pai.quantidade_filhos = 0
[16:37:03.729] [bmv2] [T] [thread 9510] [3.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[16:37:03.729] [bmv2] [T] [thread 9510] [3.0] [cxt 0] Applying table 'tbl_add_int_primeiro_filho'
[16:37:03.730] [bmv2] [D] [thread 9510] [3.0] [cxt 0] Looking up key:

[16:37:03.730] [bmv2] [D] [thread 9510] [3.0] [cxt 0] Table 'tbl_add_int_primeiro_filho': miss
[16:37:03.730] [bmv2] [D] [thread 9510] [3.0] [cxt 0] Action entry is MyIngress.add_int_primeiro_filho - 
[16:37:03.730] [bmv2] [T] [thread 9510] [3.0] [cxt 0] Action MyIngress.add_int_primeiro_filho
[16:37:03.730] [bmv2] [T] [thread 9510] [3.0] [cxt 0] basic.p4(155) Primitive reg_switch_id.read(var_switch_id, 0)
[16:37:03.730] [bmv2] [T] [thread 9510] [3.0] [cxt 0] Read register 'MyIngress.reg_switch_id' at index 0 read value 0
[16:37:03.730] [bmv2] [T] [thread 9510] [3.0] [cxt 0] basic.p4(157) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[16:37:03.730] [bmv2] [T] [thread 9510] [3.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].setValid()
[16:37:03.731] [bmv2] [T] [thread 9510] [3.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].id_switch = var_switch_id
[16:37:03.731] [bmv2] [T] [thread 9510] [3.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[16:37:03.731] [bmv2] [T] [thread 9510] [3.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[16:37:03.731] [bmv2] [T] [thread 9510] [3.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[16:37:03.731] [bmv2] [T] [thread 9510] [3.0] [cxt 0] basic.p4(164) Primitive hdr.int_filho[0].padding = 0
[16:37:03.731] [bmv2] [T] [thread 9510] [3.0] [cxt 0] basic.p4(6) Primitive 0x1213; ...
[16:37:03.731] [bmv2] [T] [thread 9510] [3.0] [cxt 0] basic.p4(197) Condition "hdr.ipv4.isValid()" (node_6) is false
[16:37:03.731] [bmv2] [D] [thread 9510] [3.0] [cxt 0] Pipeline 'ingress': end
[16:37:03.731] [bmv2] [D] [thread 9510] [3.0] [cxt 0] Egress port is 0
[16:37:03.731] [bmv2] [D] [thread 9510] [4.0] [cxt 0] Processing packet received on port 1
[16:37:03.731] [bmv2] [D] [thread 9510] [4.0] [cxt 0] Parser 'parser': start
[16:37:03.731] [bmv2] [D] [thread 9510] [4.0] [cxt 0] Parser 'parser' entering state 'start'
[16:37:03.731] [bmv2] [D] [thread 9510] [4.0] [cxt 0] Extracting header 'ethernet'
[16:37:03.731] [bmv2] [D] [thread 9510] [4.0] [cxt 0] Parser state 'start': key is 86dd
[16:37:03.731] [bmv2] [T] [thread 9510] [4.0] [cxt 0] Bytes parsed: 14
[16:37:03.731] [bmv2] [D] [thread 9510] [4.0] [cxt 0] Parser 'parser': end
[16:37:03.732] [bmv2] [D] [thread 9510] [4.0] [cxt 0] Pipeline 'ingress': start
[16:37:03.732] [bmv2] [T] [thread 9510] [4.0] [cxt 0] basic.p4(186) Condition "hdr.int_pai.isValid()" (node_2) is false
[16:37:03.732] [bmv2] [T] [thread 9510] [4.0] [cxt 0] Applying table 'tbl_basic187'
[16:37:03.732] [bmv2] [D] [thread 9510] [4.0] [cxt 0] Looking up key:

[16:37:03.732] [bmv2] [D] [thread 9510] [4.0] [cxt 0] Table 'tbl_basic187': miss
[16:37:03.732] [bmv2] [D] [thread 9510] [4.0] [cxt 0] Action entry is basic187 - 
[16:37:03.732] [bmv2] [T] [thread 9510] [4.0] [cxt 0] Action basic187
[16:37:03.732] [bmv2] [T] [thread 9510] [4.0] [cxt 0] basic.p4(187) Primitive hdr.int_pai.setValid()
[16:37:03.732] [bmv2] [T] [thread 9510] [4.0] [cxt 0] basic.p4(188) Primitive hdr.int_pai.tamanho_filho = 13
[16:37:03.732] [bmv2] [T] [thread 9510] [4.0] [cxt 0] basic.p4(189) Primitive hdr.int_pai.quantidade_filhos = 0
[16:37:03.732] [bmv2] [T] [thread 9510] [4.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[16:37:03.732] [bmv2] [T] [thread 9510] [4.0] [cxt 0] Applying table 'tbl_add_int_primeiro_filho'
[16:37:03.732] [bmv2] [D] [thread 9510] [4.0] [cxt 0] Looking up key:

[16:37:03.732] [bmv2] [D] [thread 9510] [4.0] [cxt 0] Table 'tbl_add_int_primeiro_filho': miss
[16:37:03.732] [bmv2] [D] [thread 9510] [4.0] [cxt 0] Action entry is MyIngress.add_int_primeiro_filho - 
[16:37:03.732] [bmv2] [T] [thread 9510] [4.0] [cxt 0] Action MyIngress.add_int_primeiro_filho
[16:37:03.732] [bmv2] [T] [thread 9510] [4.0] [cxt 0] basic.p4(155) Primitive reg_switch_id.read(var_switch_id, 0)
[16:37:03.733] [bmv2] [T] [thread 9510] [4.0] [cxt 0] Read register 'MyIngress.reg_switch_id' at index 0 read value 0
[16:37:03.733] [bmv2] [T] [thread 9510] [4.0] [cxt 0] basic.p4(157) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[16:37:03.733] [bmv2] [T] [thread 9510] [4.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].setValid()
[16:37:03.733] [bmv2] [T] [thread 9510] [4.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].id_switch = var_switch_id
[16:37:03.733] [bmv2] [T] [thread 9510] [4.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[16:37:03.733] [bmv2] [T] [thread 9510] [4.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[16:37:03.733] [bmv2] [T] [thread 9510] [4.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[16:37:03.733] [bmv2] [T] [thread 9510] [4.0] [cxt 0] basic.p4(164) Primitive hdr.int_filho[0].padding = 0
[16:37:03.733] [bmv2] [T] [thread 9510] [4.0] [cxt 0] basic.p4(6) Primitive 0x1213; ...
[16:37:03.733] [bmv2] [T] [thread 9510] [4.0] [cxt 0] basic.p4(197) Condition "hdr.ipv4.isValid()" (node_6) is false
[16:37:03.733] [bmv2] [D] [thread 9510] [4.0] [cxt 0] Pipeline 'ingress': end
[16:37:03.733] [bmv2] [D] [thread 9510] [4.0] [cxt 0] Egress port is 0
[16:37:03.731] [bmv2] [D] [thread 9511] [3.0] [cxt 0] Pipeline 'egress': start
[16:37:03.733] [bmv2] [D] [thread 9511] [3.0] [cxt 0] Pipeline 'egress': end
[16:37:03.733] [bmv2] [D] [thread 9511] [3.0] [cxt 0] Deparser 'deparser': start
[16:37:03.734] [bmv2] [T] [thread 9511] [3.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[16:37:03.734] [bmv2] [D] [thread 9511] [3.0] [cxt 0] Deparsing header 'ethernet'
[16:37:03.734] [bmv2] [D] [thread 9511] [3.0] [cxt 0] Deparsing header 'int_pai'
[16:37:03.734] [bmv2] [D] [thread 9511] [3.0] [cxt 0] Deparsing header 'int_filho[0]'
[16:37:03.734] [bmv2] [D] [thread 9511] [3.0] [cxt 0] Deparser 'deparser': end
[16:37:03.734] [bmv2] [D] [thread 9511] [4.0] [cxt 0] Pipeline 'egress': start
[16:37:03.734] [bmv2] [D] [thread 9511] [4.0] [cxt 0] Pipeline 'egress': end
[16:37:03.734] [bmv2] [D] [thread 9511] [4.0] [cxt 0] Deparser 'deparser': start
[16:37:03.734] [bmv2] [T] [thread 9511] [4.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[16:37:03.734] [bmv2] [D] [thread 9511] [4.0] [cxt 0] Deparsing header 'ethernet'
[16:37:03.734] [bmv2] [D] [thread 9511] [4.0] [cxt 0] Deparsing header 'int_pai'
[16:37:03.734] [bmv2] [D] [thread 9511] [4.0] [cxt 0] Deparsing header 'int_filho[0]'
[16:37:03.734] [bmv2] [D] [thread 9511] [4.0] [cxt 0] Deparser 'deparser': end
[16:37:03.734] [bmv2] [D] [thread 9515] [3.0] [cxt 0] Transmitting packet of size 113 out of port 0
[16:37:03.735] [bmv2] [D] [thread 9515] [4.0] [cxt 0] Transmitting packet of size 93 out of port 0
[16:37:03.787] [bmv2] [D] [thread 9510] [5.0] [cxt 0] Processing packet received on port 2
[16:37:03.787] [bmv2] [D] [thread 9510] [5.0] [cxt 0] Parser 'parser': start
[16:37:03.787] [bmv2] [D] [thread 9510] [5.0] [cxt 0] Parser 'parser' entering state 'start'
[16:37:03.787] [bmv2] [D] [thread 9510] [5.0] [cxt 0] Extracting header 'ethernet'
[16:37:03.787] [bmv2] [D] [thread 9510] [5.0] [cxt 0] Parser state 'start': key is 86dd
[16:37:03.788] [bmv2] [T] [thread 9510] [5.0] [cxt 0] Bytes parsed: 14
[16:37:03.788] [bmv2] [D] [thread 9510] [5.0] [cxt 0] Parser 'parser': end
[16:37:03.788] [bmv2] [D] [thread 9510] [5.0] [cxt 0] Pipeline 'ingress': start
[16:37:03.788] [bmv2] [T] [thread 9510] [5.0] [cxt 0] basic.p4(186) Condition "hdr.int_pai.isValid()" (node_2) is false
[16:37:03.788] [bmv2] [T] [thread 9510] [5.0] [cxt 0] Applying table 'tbl_basic187'
[16:37:03.788] [bmv2] [D] [thread 9510] [5.0] [cxt 0] Looking up key:

[16:37:03.788] [bmv2] [D] [thread 9510] [5.0] [cxt 0] Table 'tbl_basic187': miss
[16:37:03.788] [bmv2] [D] [thread 9510] [5.0] [cxt 0] Action entry is basic187 - 
[16:37:03.788] [bmv2] [T] [thread 9510] [5.0] [cxt 0] Action basic187
[16:37:03.788] [bmv2] [T] [thread 9510] [5.0] [cxt 0] basic.p4(187) Primitive hdr.int_pai.setValid()
[16:37:03.788] [bmv2] [T] [thread 9510] [5.0] [cxt 0] basic.p4(188) Primitive hdr.int_pai.tamanho_filho = 13
[16:37:03.788] [bmv2] [T] [thread 9510] [5.0] [cxt 0] basic.p4(189) Primitive hdr.int_pai.quantidade_filhos = 0
[16:37:03.788] [bmv2] [T] [thread 9510] [5.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[16:37:03.788] [bmv2] [T] [thread 9510] [5.0] [cxt 0] Applying table 'tbl_add_int_primeiro_filho'
[16:37:03.788] [bmv2] [D] [thread 9510] [5.0] [cxt 0] Looking up key:

[16:37:03.788] [bmv2] [D] [thread 9510] [5.0] [cxt 0] Table 'tbl_add_int_primeiro_filho': miss
[16:37:03.789] [bmv2] [D] [thread 9510] [5.0] [cxt 0] Action entry is MyIngress.add_int_primeiro_filho - 
[16:37:03.789] [bmv2] [T] [thread 9510] [5.0] [cxt 0] Action MyIngress.add_int_primeiro_filho
[16:37:03.789] [bmv2] [T] [thread 9510] [5.0] [cxt 0] basic.p4(155) Primitive reg_switch_id.read(var_switch_id, 0)
[16:37:03.789] [bmv2] [T] [thread 9510] [5.0] [cxt 0] Read register 'MyIngress.reg_switch_id' at index 0 read value 0
[16:37:03.789] [bmv2] [T] [thread 9510] [5.0] [cxt 0] basic.p4(157) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[16:37:03.789] [bmv2] [T] [thread 9510] [5.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].setValid()
[16:37:03.789] [bmv2] [T] [thread 9510] [5.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].id_switch = var_switch_id
[16:37:03.789] [bmv2] [T] [thread 9510] [5.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[16:37:03.789] [bmv2] [T] [thread 9510] [5.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[16:37:03.789] [bmv2] [T] [thread 9510] [5.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[16:37:03.789] [bmv2] [T] [thread 9510] [5.0] [cxt 0] basic.p4(164) Primitive hdr.int_filho[0].padding = 0
[16:37:03.789] [bmv2] [T] [thread 9510] [5.0] [cxt 0] basic.p4(6) Primitive 0x1213; ...
[16:37:03.789] [bmv2] [T] [thread 9510] [5.0] [cxt 0] basic.p4(197) Condition "hdr.ipv4.isValid()" (node_6) is false
[16:37:03.789] [bmv2] [D] [thread 9510] [5.0] [cxt 0] Pipeline 'ingress': end
[16:37:03.789] [bmv2] [D] [thread 9510] [5.0] [cxt 0] Egress port is 0
[16:37:03.789] [bmv2] [D] [thread 9510] [6.0] [cxt 0] Processing packet received on port 2
[16:37:03.789] [bmv2] [D] [thread 9510] [6.0] [cxt 0] Parser 'parser': start
[16:37:03.789] [bmv2] [D] [thread 9510] [6.0] [cxt 0] Parser 'parser' entering state 'start'
[16:37:03.790] [bmv2] [D] [thread 9510] [6.0] [cxt 0] Extracting header 'ethernet'
[16:37:03.789] [bmv2] [D] [thread 9511] [5.0] [cxt 0] Pipeline 'egress': start
[16:37:03.790] [bmv2] [D] [thread 9511] [5.0] [cxt 0] Pipeline 'egress': end
[16:37:03.790] [bmv2] [D] [thread 9511] [5.0] [cxt 0] Deparser 'deparser': start
[16:37:03.790] [bmv2] [T] [thread 9511] [5.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[16:37:03.790] [bmv2] [D] [thread 9511] [5.0] [cxt 0] Deparsing header 'ethernet'
[16:37:03.790] [bmv2] [D] [thread 9511] [5.0] [cxt 0] Deparsing header 'int_pai'
[16:37:03.790] [bmv2] [D] [thread 9511] [5.0] [cxt 0] Deparsing header 'int_filho[0]'
[16:37:03.790] [bmv2] [D] [thread 9511] [5.0] [cxt 0] Deparser 'deparser': end
[16:37:03.790] [bmv2] [D] [thread 9510] [6.0] [cxt 0] Parser state 'start': key is 86dd
[16:37:03.790] [bmv2] [T] [thread 9510] [6.0] [cxt 0] Bytes parsed: 14
[16:37:03.790] [bmv2] [D] [thread 9510] [6.0] [cxt 0] Parser 'parser': end
[16:37:03.790] [bmv2] [D] [thread 9515] [5.0] [cxt 0] Transmitting packet of size 113 out of port 0
[16:37:03.790] [bmv2] [D] [thread 9510] [6.0] [cxt 0] Pipeline 'ingress': start
[16:37:03.791] [bmv2] [T] [thread 9510] [6.0] [cxt 0] basic.p4(186) Condition "hdr.int_pai.isValid()" (node_2) is false
[16:37:03.791] [bmv2] [T] [thread 9510] [6.0] [cxt 0] Applying table 'tbl_basic187'
[16:37:03.791] [bmv2] [D] [thread 9510] [6.0] [cxt 0] Looking up key:

[16:37:03.791] [bmv2] [D] [thread 9510] [6.0] [cxt 0] Table 'tbl_basic187': miss
[16:37:03.791] [bmv2] [D] [thread 9510] [6.0] [cxt 0] Action entry is basic187 - 
[16:37:03.791] [bmv2] [T] [thread 9510] [6.0] [cxt 0] Action basic187
[16:37:03.791] [bmv2] [T] [thread 9510] [6.0] [cxt 0] basic.p4(187) Primitive hdr.int_pai.setValid()
[16:37:03.791] [bmv2] [T] [thread 9510] [6.0] [cxt 0] basic.p4(188) Primitive hdr.int_pai.tamanho_filho = 13
[16:37:03.791] [bmv2] [T] [thread 9510] [6.0] [cxt 0] basic.p4(189) Primitive hdr.int_pai.quantidade_filhos = 0
[16:37:03.791] [bmv2] [T] [thread 9510] [6.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[16:37:03.791] [bmv2] [T] [thread 9510] [6.0] [cxt 0] Applying table 'tbl_add_int_primeiro_filho'
[16:37:03.791] [bmv2] [D] [thread 9510] [6.0] [cxt 0] Looking up key:

[16:37:03.791] [bmv2] [D] [thread 9510] [6.0] [cxt 0] Table 'tbl_add_int_primeiro_filho': miss
[16:37:03.792] [bmv2] [D] [thread 9510] [6.0] [cxt 0] Action entry is MyIngress.add_int_primeiro_filho - 
[16:37:03.792] [bmv2] [T] [thread 9510] [6.0] [cxt 0] Action MyIngress.add_int_primeiro_filho
[16:37:03.792] [bmv2] [T] [thread 9510] [6.0] [cxt 0] basic.p4(155) Primitive reg_switch_id.read(var_switch_id, 0)
[16:37:03.792] [bmv2] [T] [thread 9510] [6.0] [cxt 0] Read register 'MyIngress.reg_switch_id' at index 0 read value 0
[16:37:03.792] [bmv2] [T] [thread 9510] [6.0] [cxt 0] basic.p4(157) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[16:37:03.792] [bmv2] [T] [thread 9510] [6.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].setValid()
[16:37:03.792] [bmv2] [T] [thread 9510] [6.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].id_switch = var_switch_id
[16:37:03.792] [bmv2] [T] [thread 9510] [6.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[16:37:03.792] [bmv2] [T] [thread 9510] [6.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[16:37:03.792] [bmv2] [T] [thread 9510] [6.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[16:37:03.792] [bmv2] [T] [thread 9510] [6.0] [cxt 0] basic.p4(164) Primitive hdr.int_filho[0].padding = 0
[16:37:03.792] [bmv2] [T] [thread 9510] [6.0] [cxt 0] basic.p4(6) Primitive 0x1213; ...
[16:37:03.792] [bmv2] [T] [thread 9510] [6.0] [cxt 0] basic.p4(197) Condition "hdr.ipv4.isValid()" (node_6) is false
[16:37:03.792] [bmv2] [D] [thread 9510] [6.0] [cxt 0] Pipeline 'ingress': end
[16:37:03.792] [bmv2] [D] [thread 9510] [6.0] [cxt 0] Egress port is 0
[16:37:03.793] [bmv2] [D] [thread 9511] [6.0] [cxt 0] Pipeline 'egress': start
[16:37:03.793] [bmv2] [D] [thread 9511] [6.0] [cxt 0] Pipeline 'egress': end
[16:37:03.793] [bmv2] [D] [thread 9511] [6.0] [cxt 0] Deparser 'deparser': start
[16:37:03.793] [bmv2] [T] [thread 9511] [6.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[16:37:03.793] [bmv2] [D] [thread 9511] [6.0] [cxt 0] Deparsing header 'ethernet'
[16:37:03.793] [bmv2] [D] [thread 9511] [6.0] [cxt 0] Deparsing header 'int_pai'
[16:37:03.793] [bmv2] [D] [thread 9511] [6.0] [cxt 0] Deparsing header 'int_filho[0]'
[16:37:03.793] [bmv2] [D] [thread 9511] [6.0] [cxt 0] Deparser 'deparser': end
[16:37:03.793] [bmv2] [D] [thread 9515] [6.0] [cxt 0] Transmitting packet of size 93 out of port 0
[16:37:03.850] [bmv2] [D] [thread 9510] [7.0] [cxt 0] Processing packet received on port 3
[16:37:03.851] [bmv2] [D] [thread 9510] [7.0] [cxt 0] Parser 'parser': start
[16:37:03.851] [bmv2] [D] [thread 9510] [7.0] [cxt 0] Parser 'parser' entering state 'start'
[16:37:03.851] [bmv2] [D] [thread 9510] [7.0] [cxt 0] Extracting header 'ethernet'
[16:37:03.851] [bmv2] [D] [thread 9510] [7.0] [cxt 0] Parser state 'start': key is 86dd
[16:37:03.852] [bmv2] [T] [thread 9510] [7.0] [cxt 0] Bytes parsed: 14
[16:37:03.852] [bmv2] [D] [thread 9510] [7.0] [cxt 0] Parser 'parser': end
[16:37:03.853] [bmv2] [D] [thread 9510] [7.0] [cxt 0] Pipeline 'ingress': start
[16:37:03.853] [bmv2] [T] [thread 9510] [7.0] [cxt 0] basic.p4(186) Condition "hdr.int_pai.isValid()" (node_2) is false
[16:37:03.853] [bmv2] [T] [thread 9510] [7.0] [cxt 0] Applying table 'tbl_basic187'
[16:37:03.853] [bmv2] [D] [thread 9510] [7.0] [cxt 0] Looking up key:

[16:37:03.853] [bmv2] [D] [thread 9510] [7.0] [cxt 0] Table 'tbl_basic187': miss
[16:37:03.853] [bmv2] [D] [thread 9510] [7.0] [cxt 0] Action entry is basic187 - 
[16:37:03.854] [bmv2] [T] [thread 9510] [7.0] [cxt 0] Action basic187
[16:37:03.854] [bmv2] [T] [thread 9510] [7.0] [cxt 0] basic.p4(187) Primitive hdr.int_pai.setValid()
[16:37:03.854] [bmv2] [T] [thread 9510] [7.0] [cxt 0] basic.p4(188) Primitive hdr.int_pai.tamanho_filho = 13
[16:37:03.854] [bmv2] [T] [thread 9510] [7.0] [cxt 0] basic.p4(189) Primitive hdr.int_pai.quantidade_filhos = 0
[16:37:03.854] [bmv2] [T] [thread 9510] [7.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[16:37:03.854] [bmv2] [T] [thread 9510] [7.0] [cxt 0] Applying table 'tbl_add_int_primeiro_filho'
[16:37:03.854] [bmv2] [D] [thread 9510] [7.0] [cxt 0] Looking up key:

[16:37:03.854] [bmv2] [D] [thread 9510] [7.0] [cxt 0] Table 'tbl_add_int_primeiro_filho': miss
[16:37:03.854] [bmv2] [D] [thread 9510] [7.0] [cxt 0] Action entry is MyIngress.add_int_primeiro_filho - 
[16:37:03.854] [bmv2] [T] [thread 9510] [7.0] [cxt 0] Action MyIngress.add_int_primeiro_filho
[16:37:03.855] [bmv2] [T] [thread 9510] [7.0] [cxt 0] basic.p4(155) Primitive reg_switch_id.read(var_switch_id, 0)
[16:37:03.855] [bmv2] [T] [thread 9510] [7.0] [cxt 0] Read register 'MyIngress.reg_switch_id' at index 0 read value 0
[16:37:03.855] [bmv2] [T] [thread 9510] [7.0] [cxt 0] basic.p4(157) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[16:37:03.856] [bmv2] [T] [thread 9510] [7.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].setValid()
[16:37:03.856] [bmv2] [T] [thread 9510] [7.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].id_switch = var_switch_id
[16:37:03.856] [bmv2] [T] [thread 9510] [7.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[16:37:03.856] [bmv2] [T] [thread 9510] [7.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[16:37:03.857] [bmv2] [T] [thread 9510] [7.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[16:37:03.857] [bmv2] [T] [thread 9510] [7.0] [cxt 0] basic.p4(164) Primitive hdr.int_filho[0].padding = 0
[16:37:03.857] [bmv2] [T] [thread 9510] [7.0] [cxt 0] basic.p4(6) Primitive 0x1213; ...
[16:37:03.857] [bmv2] [T] [thread 9510] [7.0] [cxt 0] basic.p4(197) Condition "hdr.ipv4.isValid()" (node_6) is false
[16:37:03.857] [bmv2] [D] [thread 9510] [7.0] [cxt 0] Pipeline 'ingress': end
[16:37:03.858] [bmv2] [D] [thread 9510] [7.0] [cxt 0] Egress port is 0
[16:37:03.858] [bmv2] [D] [thread 9510] [8.0] [cxt 0] Processing packet received on port 3
[16:37:03.858] [bmv2] [D] [thread 9510] [8.0] [cxt 0] Parser 'parser': start
[16:37:03.858] [bmv2] [D] [thread 9510] [8.0] [cxt 0] Parser 'parser' entering state 'start'
[16:37:03.858] [bmv2] [D] [thread 9511] [7.0] [cxt 0] Pipeline 'egress': start
[16:37:03.859] [bmv2] [D] [thread 9511] [7.0] [cxt 0] Pipeline 'egress': end
[16:37:03.859] [bmv2] [D] [thread 9511] [7.0] [cxt 0] Deparser 'deparser': start
[16:37:03.859] [bmv2] [D] [thread 9510] [8.0] [cxt 0] Extracting header 'ethernet'
[16:37:03.859] [bmv2] [D] [thread 9510] [8.0] [cxt 0] Parser state 'start': key is 86dd
[16:37:03.859] [bmv2] [T] [thread 9510] [8.0] [cxt 0] Bytes parsed: 14
[16:37:03.859] [bmv2] [T] [thread 9511] [7.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[16:37:03.859] [bmv2] [D] [thread 9511] [7.0] [cxt 0] Deparsing header 'ethernet'
[16:37:03.859] [bmv2] [D] [thread 9511] [7.0] [cxt 0] Deparsing header 'int_pai'
[16:37:03.859] [bmv2] [D] [thread 9511] [7.0] [cxt 0] Deparsing header 'int_filho[0]'
[16:37:03.859] [bmv2] [D] [thread 9511] [7.0] [cxt 0] Deparser 'deparser': end
[16:37:03.859] [bmv2] [D] [thread 9515] [7.0] [cxt 0] Transmitting packet of size 113 out of port 0
[16:37:03.859] [bmv2] [D] [thread 9510] [8.0] [cxt 0] Parser 'parser': end
[16:37:03.860] [bmv2] [D] [thread 9510] [8.0] [cxt 0] Pipeline 'ingress': start
[16:37:03.860] [bmv2] [T] [thread 9510] [8.0] [cxt 0] basic.p4(186) Condition "hdr.int_pai.isValid()" (node_2) is false
[16:37:03.860] [bmv2] [T] [thread 9510] [8.0] [cxt 0] Applying table 'tbl_basic187'
[16:37:03.860] [bmv2] [D] [thread 9510] [8.0] [cxt 0] Looking up key:

[16:37:03.860] [bmv2] [D] [thread 9510] [8.0] [cxt 0] Table 'tbl_basic187': miss
[16:37:03.860] [bmv2] [D] [thread 9510] [8.0] [cxt 0] Action entry is basic187 - 
[16:37:03.860] [bmv2] [T] [thread 9510] [8.0] [cxt 0] Action basic187
[16:37:03.860] [bmv2] [T] [thread 9510] [8.0] [cxt 0] basic.p4(187) Primitive hdr.int_pai.setValid()
[16:37:03.860] [bmv2] [T] [thread 9510] [8.0] [cxt 0] basic.p4(188) Primitive hdr.int_pai.tamanho_filho = 13
[16:37:03.860] [bmv2] [T] [thread 9510] [8.0] [cxt 0] basic.p4(189) Primitive hdr.int_pai.quantidade_filhos = 0
[16:37:03.860] [bmv2] [T] [thread 9510] [8.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[16:37:03.860] [bmv2] [T] [thread 9510] [8.0] [cxt 0] Applying table 'tbl_add_int_primeiro_filho'
[16:37:03.861] [bmv2] [D] [thread 9510] [8.0] [cxt 0] Looking up key:

[16:37:03.861] [bmv2] [D] [thread 9510] [8.0] [cxt 0] Table 'tbl_add_int_primeiro_filho': miss
[16:37:03.861] [bmv2] [D] [thread 9510] [8.0] [cxt 0] Action entry is MyIngress.add_int_primeiro_filho - 
[16:37:03.861] [bmv2] [T] [thread 9510] [8.0] [cxt 0] Action MyIngress.add_int_primeiro_filho
[16:37:03.861] [bmv2] [T] [thread 9510] [8.0] [cxt 0] basic.p4(155) Primitive reg_switch_id.read(var_switch_id, 0)
[16:37:03.861] [bmv2] [T] [thread 9510] [8.0] [cxt 0] Read register 'MyIngress.reg_switch_id' at index 0 read value 0
[16:37:03.861] [bmv2] [T] [thread 9510] [8.0] [cxt 0] basic.p4(157) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[16:37:03.861] [bmv2] [T] [thread 9510] [8.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].setValid()
[16:37:03.861] [bmv2] [T] [thread 9510] [8.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].id_switch = var_switch_id
[16:37:03.861] [bmv2] [T] [thread 9510] [8.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[16:37:03.861] [bmv2] [T] [thread 9510] [8.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[16:37:03.861] [bmv2] [T] [thread 9510] [8.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[16:37:03.861] [bmv2] [T] [thread 9510] [8.0] [cxt 0] basic.p4(164) Primitive hdr.int_filho[0].padding = 0
[16:37:03.861] [bmv2] [T] [thread 9510] [8.0] [cxt 0] basic.p4(6) Primitive 0x1213; ...
[16:37:03.861] [bmv2] [T] [thread 9510] [8.0] [cxt 0] basic.p4(197) Condition "hdr.ipv4.isValid()" (node_6) is false
[16:37:03.861] [bmv2] [D] [thread 9510] [8.0] [cxt 0] Pipeline 'ingress': end
[16:37:03.862] [bmv2] [D] [thread 9510] [8.0] [cxt 0] Egress port is 0
[16:37:03.862] [bmv2] [D] [thread 9511] [8.0] [cxt 0] Pipeline 'egress': start
[16:37:03.862] [bmv2] [D] [thread 9511] [8.0] [cxt 0] Pipeline 'egress': end
[16:37:03.862] [bmv2] [D] [thread 9511] [8.0] [cxt 0] Deparser 'deparser': start
[16:37:03.862] [bmv2] [T] [thread 9511] [8.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[16:37:03.862] [bmv2] [D] [thread 9511] [8.0] [cxt 0] Deparsing header 'ethernet'
[16:37:03.862] [bmv2] [D] [thread 9511] [8.0] [cxt 0] Deparsing header 'int_pai'
[16:37:03.862] [bmv2] [D] [thread 9511] [8.0] [cxt 0] Deparsing header 'int_filho[0]'
[16:37:03.862] [bmv2] [D] [thread 9511] [8.0] [cxt 0] Deparser 'deparser': end
[16:37:03.862] [bmv2] [D] [thread 9515] [8.0] [cxt 0] Transmitting packet of size 93 out of port 0
[16:37:03.886] [bmv2] [D] [thread 9510] [9.0] [cxt 0] Processing packet received on port 3
[16:37:03.886] [bmv2] [D] [thread 9510] [9.0] [cxt 0] Parser 'parser': start
[16:37:03.886] [bmv2] [D] [thread 9510] [9.0] [cxt 0] Parser 'parser' entering state 'start'
[16:37:03.886] [bmv2] [D] [thread 9510] [9.0] [cxt 0] Extracting header 'ethernet'
[16:37:03.887] [bmv2] [D] [thread 9510] [9.0] [cxt 0] Parser state 'start': key is 86dd
[16:37:03.887] [bmv2] [T] [thread 9510] [9.0] [cxt 0] Bytes parsed: 14
[16:37:03.888] [bmv2] [D] [thread 9510] [9.0] [cxt 0] Parser 'parser': end
[16:37:03.888] [bmv2] [D] [thread 9510] [9.0] [cxt 0] Pipeline 'ingress': start
[16:37:03.889] [bmv2] [T] [thread 9510] [9.0] [cxt 0] basic.p4(186) Condition "hdr.int_pai.isValid()" (node_2) is false
[16:37:03.889] [bmv2] [T] [thread 9510] [9.0] [cxt 0] Applying table 'tbl_basic187'
[16:37:03.889] [bmv2] [D] [thread 9510] [9.0] [cxt 0] Looking up key:

[16:37:03.889] [bmv2] [D] [thread 9510] [9.0] [cxt 0] Table 'tbl_basic187': miss
[16:37:03.889] [bmv2] [D] [thread 9510] [9.0] [cxt 0] Action entry is basic187 - 
[16:37:03.889] [bmv2] [T] [thread 9510] [9.0] [cxt 0] Action basic187
[16:37:03.889] [bmv2] [T] [thread 9510] [9.0] [cxt 0] basic.p4(187) Primitive hdr.int_pai.setValid()
[16:37:03.889] [bmv2] [T] [thread 9510] [9.0] [cxt 0] basic.p4(188) Primitive hdr.int_pai.tamanho_filho = 13
[16:37:03.889] [bmv2] [T] [thread 9510] [9.0] [cxt 0] basic.p4(189) Primitive hdr.int_pai.quantidade_filhos = 0
[16:37:03.889] [bmv2] [T] [thread 9510] [9.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[16:37:03.890] [bmv2] [T] [thread 9510] [9.0] [cxt 0] Applying table 'tbl_add_int_primeiro_filho'
[16:37:03.890] [bmv2] [D] [thread 9510] [9.0] [cxt 0] Looking up key:

[16:37:03.890] [bmv2] [D] [thread 9510] [9.0] [cxt 0] Table 'tbl_add_int_primeiro_filho': miss
[16:37:03.890] [bmv2] [D] [thread 9510] [9.0] [cxt 0] Action entry is MyIngress.add_int_primeiro_filho - 
[16:37:03.890] [bmv2] [T] [thread 9510] [9.0] [cxt 0] Action MyIngress.add_int_primeiro_filho
[16:37:03.890] [bmv2] [T] [thread 9510] [9.0] [cxt 0] basic.p4(155) Primitive reg_switch_id.read(var_switch_id, 0)
[16:37:03.890] [bmv2] [T] [thread 9510] [9.0] [cxt 0] Read register 'MyIngress.reg_switch_id' at index 0 read value 0
[16:37:03.890] [bmv2] [T] [thread 9510] [9.0] [cxt 0] basic.p4(157) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[16:37:03.890] [bmv2] [T] [thread 9510] [9.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].setValid()
[16:37:03.890] [bmv2] [T] [thread 9510] [9.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].id_switch = var_switch_id
[16:37:03.890] [bmv2] [T] [thread 9510] [9.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[16:37:03.890] [bmv2] [T] [thread 9510] [9.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[16:37:03.890] [bmv2] [T] [thread 9510] [9.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[16:37:03.891] [bmv2] [T] [thread 9510] [9.0] [cxt 0] basic.p4(164) Primitive hdr.int_filho[0].padding = 0
[16:37:03.891] [bmv2] [T] [thread 9510] [9.0] [cxt 0] basic.p4(6) Primitive 0x1213; ...
[16:37:03.891] [bmv2] [T] [thread 9510] [9.0] [cxt 0] basic.p4(197) Condition "hdr.ipv4.isValid()" (node_6) is false
[16:37:03.891] [bmv2] [D] [thread 9510] [9.0] [cxt 0] Pipeline 'ingress': end
[16:37:03.891] [bmv2] [D] [thread 9510] [9.0] [cxt 0] Egress port is 0
[16:37:03.891] [bmv2] [D] [thread 9511] [9.0] [cxt 0] Pipeline 'egress': start
[16:37:03.891] [bmv2] [D] [thread 9511] [9.0] [cxt 0] Pipeline 'egress': end
[16:37:03.891] [bmv2] [D] [thread 9511] [9.0] [cxt 0] Deparser 'deparser': start
[16:37:03.891] [bmv2] [T] [thread 9511] [9.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[16:37:03.892] [bmv2] [D] [thread 9511] [9.0] [cxt 0] Deparsing header 'ethernet'
[16:37:03.892] [bmv2] [D] [thread 9511] [9.0] [cxt 0] Deparsing header 'int_pai'
[16:37:03.892] [bmv2] [D] [thread 9511] [9.0] [cxt 0] Deparsing header 'int_filho[0]'
[16:37:03.892] [bmv2] [D] [thread 9511] [9.0] [cxt 0] Deparser 'deparser': end
[16:37:03.892] [bmv2] [D] [thread 9515] [9.0] [cxt 0] Transmitting packet of size 113 out of port 0
[16:37:03.891] [bmv2] [D] [thread 9510] [10.0] [cxt 0] Processing packet received on port 3
[16:37:03.892] [bmv2] [D] [thread 9510] [10.0] [cxt 0] Parser 'parser': start
[16:37:03.892] [bmv2] [D] [thread 9510] [10.0] [cxt 0] Parser 'parser' entering state 'start'
[16:37:03.892] [bmv2] [D] [thread 9510] [10.0] [cxt 0] Extracting header 'ethernet'
[16:37:03.892] [bmv2] [D] [thread 9510] [10.0] [cxt 0] Parser state 'start': key is 86dd
[16:37:03.893] [bmv2] [T] [thread 9510] [10.0] [cxt 0] Bytes parsed: 14
[16:37:03.893] [bmv2] [D] [thread 9510] [10.0] [cxt 0] Parser 'parser': end
[16:37:03.893] [bmv2] [D] [thread 9510] [10.0] [cxt 0] Pipeline 'ingress': start
[16:37:03.893] [bmv2] [T] [thread 9510] [10.0] [cxt 0] basic.p4(186) Condition "hdr.int_pai.isValid()" (node_2) is false
[16:37:03.893] [bmv2] [T] [thread 9510] [10.0] [cxt 0] Applying table 'tbl_basic187'
[16:37:03.893] [bmv2] [D] [thread 9510] [10.0] [cxt 0] Looking up key:

[16:37:03.893] [bmv2] [D] [thread 9510] [10.0] [cxt 0] Table 'tbl_basic187': miss
[16:37:03.893] [bmv2] [D] [thread 9510] [10.0] [cxt 0] Action entry is basic187 - 
[16:37:03.893] [bmv2] [T] [thread 9510] [10.0] [cxt 0] Action basic187
[16:37:03.893] [bmv2] [T] [thread 9510] [10.0] [cxt 0] basic.p4(187) Primitive hdr.int_pai.setValid()
[16:37:03.893] [bmv2] [T] [thread 9510] [10.0] [cxt 0] basic.p4(188) Primitive hdr.int_pai.tamanho_filho = 13
[16:37:03.893] [bmv2] [T] [thread 9510] [10.0] [cxt 0] basic.p4(189) Primitive hdr.int_pai.quantidade_filhos = 0
[16:37:03.893] [bmv2] [T] [thread 9510] [10.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[16:37:03.893] [bmv2] [T] [thread 9510] [10.0] [cxt 0] Applying table 'tbl_add_int_primeiro_filho'
[16:37:03.893] [bmv2] [D] [thread 9510] [10.0] [cxt 0] Looking up key:

[16:37:03.893] [bmv2] [D] [thread 9510] [10.0] [cxt 0] Table 'tbl_add_int_primeiro_filho': miss
[16:37:03.894] [bmv2] [D] [thread 9510] [10.0] [cxt 0] Action entry is MyIngress.add_int_primeiro_filho - 
[16:37:03.894] [bmv2] [T] [thread 9510] [10.0] [cxt 0] Action MyIngress.add_int_primeiro_filho
[16:37:03.894] [bmv2] [T] [thread 9510] [10.0] [cxt 0] basic.p4(155) Primitive reg_switch_id.read(var_switch_id, 0)
[16:37:03.894] [bmv2] [T] [thread 9510] [10.0] [cxt 0] Read register 'MyIngress.reg_switch_id' at index 0 read value 0
[16:37:03.894] [bmv2] [T] [thread 9510] [10.0] [cxt 0] basic.p4(157) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[16:37:03.894] [bmv2] [T] [thread 9510] [10.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].setValid()
[16:37:03.894] [bmv2] [T] [thread 9510] [10.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].id_switch = var_switch_id
[16:37:03.894] [bmv2] [T] [thread 9510] [10.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[16:37:03.894] [bmv2] [T] [thread 9510] [10.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[16:37:03.894] [bmv2] [T] [thread 9510] [10.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[16:37:03.894] [bmv2] [T] [thread 9510] [10.0] [cxt 0] basic.p4(164) Primitive hdr.int_filho[0].padding = 0
[16:37:03.894] [bmv2] [T] [thread 9510] [10.0] [cxt 0] basic.p4(6) Primitive 0x1213; ...
[16:37:03.894] [bmv2] [T] [thread 9510] [10.0] [cxt 0] basic.p4(197) Condition "hdr.ipv4.isValid()" (node_6) is false
[16:37:03.894] [bmv2] [D] [thread 9510] [10.0] [cxt 0] Pipeline 'ingress': end
[16:37:03.894] [bmv2] [D] [thread 9510] [10.0] [cxt 0] Egress port is 0
[16:37:03.894] [bmv2] [D] [thread 9511] [10.0] [cxt 0] Pipeline 'egress': start
[16:37:03.895] [bmv2] [D] [thread 9511] [10.0] [cxt 0] Pipeline 'egress': end
[16:37:03.895] [bmv2] [D] [thread 9511] [10.0] [cxt 0] Deparser 'deparser': start
[16:37:03.895] [bmv2] [T] [thread 9511] [10.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[16:37:03.895] [bmv2] [D] [thread 9511] [10.0] [cxt 0] Deparsing header 'ethernet'
[16:37:03.895] [bmv2] [D] [thread 9511] [10.0] [cxt 0] Deparsing header 'int_pai'
[16:37:03.895] [bmv2] [D] [thread 9511] [10.0] [cxt 0] Deparsing header 'int_filho[0]'
[16:37:03.895] [bmv2] [D] [thread 9511] [10.0] [cxt 0] Deparser 'deparser': end
[16:37:03.895] [bmv2] [D] [thread 9515] [10.0] [cxt 0] Transmitting packet of size 93 out of port 0
[16:37:03.962] [bmv2] [D] [thread 9510] [11.0] [cxt 0] Processing packet received on port 2
[16:37:03.962] [bmv2] [D] [thread 9510] [11.0] [cxt 0] Parser 'parser': start
[16:37:03.962] [bmv2] [D] [thread 9510] [11.0] [cxt 0] Parser 'parser' entering state 'start'
[16:37:03.963] [bmv2] [D] [thread 9510] [11.0] [cxt 0] Extracting header 'ethernet'
[16:37:03.963] [bmv2] [D] [thread 9510] [11.0] [cxt 0] Parser state 'start': key is 86dd
[16:37:03.963] [bmv2] [T] [thread 9510] [11.0] [cxt 0] Bytes parsed: 14
[16:37:03.964] [bmv2] [D] [thread 9510] [11.0] [cxt 0] Parser 'parser': end
[16:37:03.964] [bmv2] [D] [thread 9510] [11.0] [cxt 0] Pipeline 'ingress': start
[16:37:03.964] [bmv2] [T] [thread 9510] [11.0] [cxt 0] basic.p4(186) Condition "hdr.int_pai.isValid()" (node_2) is false
[16:37:03.964] [bmv2] [T] [thread 9510] [11.0] [cxt 0] Applying table 'tbl_basic187'
[16:37:03.964] [bmv2] [D] [thread 9510] [11.0] [cxt 0] Looking up key:

[16:37:03.965] [bmv2] [D] [thread 9510] [11.0] [cxt 0] Table 'tbl_basic187': miss
[16:37:03.965] [bmv2] [D] [thread 9510] [11.0] [cxt 0] Action entry is basic187 - 
[16:37:03.965] [bmv2] [T] [thread 9510] [11.0] [cxt 0] Action basic187
[16:37:03.965] [bmv2] [T] [thread 9510] [11.0] [cxt 0] basic.p4(187) Primitive hdr.int_pai.setValid()
[16:37:03.965] [bmv2] [T] [thread 9510] [11.0] [cxt 0] basic.p4(188) Primitive hdr.int_pai.tamanho_filho = 13
[16:37:03.965] [bmv2] [T] [thread 9510] [11.0] [cxt 0] basic.p4(189) Primitive hdr.int_pai.quantidade_filhos = 0
[16:37:03.965] [bmv2] [T] [thread 9510] [11.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[16:37:03.965] [bmv2] [T] [thread 9510] [11.0] [cxt 0] Applying table 'tbl_add_int_primeiro_filho'
[16:37:03.965] [bmv2] [D] [thread 9510] [11.0] [cxt 0] Looking up key:

[16:37:03.965] [bmv2] [D] [thread 9510] [11.0] [cxt 0] Table 'tbl_add_int_primeiro_filho': miss
[16:37:03.965] [bmv2] [D] [thread 9510] [11.0] [cxt 0] Action entry is MyIngress.add_int_primeiro_filho - 
[16:37:03.966] [bmv2] [T] [thread 9510] [11.0] [cxt 0] Action MyIngress.add_int_primeiro_filho
[16:37:03.966] [bmv2] [T] [thread 9510] [11.0] [cxt 0] basic.p4(155) Primitive reg_switch_id.read(var_switch_id, 0)
[16:37:03.966] [bmv2] [T] [thread 9510] [11.0] [cxt 0] Read register 'MyIngress.reg_switch_id' at index 0 read value 0
[16:37:03.966] [bmv2] [T] [thread 9510] [11.0] [cxt 0] basic.p4(157) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[16:37:03.966] [bmv2] [T] [thread 9510] [11.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].setValid()
[16:37:03.966] [bmv2] [T] [thread 9510] [11.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].id_switch = var_switch_id
[16:37:03.966] [bmv2] [T] [thread 9510] [11.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[16:37:03.966] [bmv2] [T] [thread 9510] [11.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[16:37:03.967] [bmv2] [T] [thread 9510] [11.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[16:37:03.967] [bmv2] [T] [thread 9510] [11.0] [cxt 0] basic.p4(164) Primitive hdr.int_filho[0].padding = 0
[16:37:03.967] [bmv2] [T] [thread 9510] [11.0] [cxt 0] basic.p4(6) Primitive 0x1213; ...
[16:37:03.967] [bmv2] [T] [thread 9510] [11.0] [cxt 0] basic.p4(197) Condition "hdr.ipv4.isValid()" (node_6) is false
[16:37:03.967] [bmv2] [D] [thread 9510] [11.0] [cxt 0] Pipeline 'ingress': end
[16:37:03.967] [bmv2] [D] [thread 9510] [11.0] [cxt 0] Egress port is 0
[16:37:03.967] [bmv2] [D] [thread 9511] [11.0] [cxt 0] Pipeline 'egress': start
[16:37:03.967] [bmv2] [D] [thread 9511] [11.0] [cxt 0] Pipeline 'egress': end
[16:37:03.967] [bmv2] [D] [thread 9511] [11.0] [cxt 0] Deparser 'deparser': start
[16:37:03.967] [bmv2] [T] [thread 9511] [11.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[16:37:03.967] [bmv2] [D] [thread 9511] [11.0] [cxt 0] Deparsing header 'ethernet'
[16:37:03.968] [bmv2] [D] [thread 9511] [11.0] [cxt 0] Deparsing header 'int_pai'
[16:37:03.968] [bmv2] [D] [thread 9511] [11.0] [cxt 0] Deparsing header 'int_filho[0]'
[16:37:03.968] [bmv2] [D] [thread 9511] [11.0] [cxt 0] Deparser 'deparser': end
[16:37:03.968] [bmv2] [D] [thread 9515] [11.0] [cxt 0] Transmitting packet of size 113 out of port 0
[16:37:04.042] [bmv2] [D] [thread 9510] [12.0] [cxt 0] Processing packet received on port 2
[16:37:04.042] [bmv2] [D] [thread 9510] [12.0] [cxt 0] Parser 'parser': start
[16:37:04.042] [bmv2] [D] [thread 9510] [12.0] [cxt 0] Parser 'parser' entering state 'start'
[16:37:04.043] [bmv2] [D] [thread 9510] [12.0] [cxt 0] Extracting header 'ethernet'
[16:37:04.043] [bmv2] [D] [thread 9510] [12.0] [cxt 0] Parser state 'start': key is 86dd
[16:37:04.043] [bmv2] [T] [thread 9510] [12.0] [cxt 0] Bytes parsed: 14
[16:37:04.044] [bmv2] [D] [thread 9510] [12.0] [cxt 0] Parser 'parser': end
[16:37:04.044] [bmv2] [D] [thread 9510] [12.0] [cxt 0] Pipeline 'ingress': start
[16:37:04.044] [bmv2] [T] [thread 9510] [12.0] [cxt 0] basic.p4(186) Condition "hdr.int_pai.isValid()" (node_2) is false
[16:37:04.044] [bmv2] [T] [thread 9510] [12.0] [cxt 0] Applying table 'tbl_basic187'
[16:37:04.044] [bmv2] [D] [thread 9510] [12.0] [cxt 0] Looking up key:

[16:37:04.044] [bmv2] [D] [thread 9510] [12.0] [cxt 0] Table 'tbl_basic187': miss
[16:37:04.045] [bmv2] [D] [thread 9510] [12.0] [cxt 0] Action entry is basic187 - 
[16:37:04.045] [bmv2] [T] [thread 9510] [12.0] [cxt 0] Action basic187
[16:37:04.045] [bmv2] [T] [thread 9510] [12.0] [cxt 0] basic.p4(187) Primitive hdr.int_pai.setValid()
[16:37:04.045] [bmv2] [T] [thread 9510] [12.0] [cxt 0] basic.p4(188) Primitive hdr.int_pai.tamanho_filho = 13
[16:37:04.045] [bmv2] [T] [thread 9510] [12.0] [cxt 0] basic.p4(189) Primitive hdr.int_pai.quantidade_filhos = 0
[16:37:04.045] [bmv2] [T] [thread 9510] [12.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[16:37:04.045] [bmv2] [T] [thread 9510] [12.0] [cxt 0] Applying table 'tbl_add_int_primeiro_filho'
[16:37:04.045] [bmv2] [D] [thread 9510] [12.0] [cxt 0] Looking up key:

[16:37:04.045] [bmv2] [D] [thread 9510] [12.0] [cxt 0] Table 'tbl_add_int_primeiro_filho': miss
[16:37:04.045] [bmv2] [D] [thread 9510] [12.0] [cxt 0] Action entry is MyIngress.add_int_primeiro_filho - 
[16:37:04.045] [bmv2] [T] [thread 9510] [12.0] [cxt 0] Action MyIngress.add_int_primeiro_filho
[16:37:04.045] [bmv2] [T] [thread 9510] [12.0] [cxt 0] basic.p4(155) Primitive reg_switch_id.read(var_switch_id, 0)
[16:37:04.046] [bmv2] [T] [thread 9510] [12.0] [cxt 0] Read register 'MyIngress.reg_switch_id' at index 0 read value 0
[16:37:04.046] [bmv2] [T] [thread 9510] [12.0] [cxt 0] basic.p4(157) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[16:37:04.046] [bmv2] [T] [thread 9510] [12.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].setValid()
[16:37:04.046] [bmv2] [T] [thread 9510] [12.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].id_switch = var_switch_id
[16:37:04.046] [bmv2] [T] [thread 9510] [12.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[16:37:04.046] [bmv2] [T] [thread 9510] [12.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[16:37:04.046] [bmv2] [T] [thread 9510] [12.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[16:37:04.046] [bmv2] [T] [thread 9510] [12.0] [cxt 0] basic.p4(164) Primitive hdr.int_filho[0].padding = 0
[16:37:04.047] [bmv2] [T] [thread 9510] [12.0] [cxt 0] basic.p4(6) Primitive 0x1213; ...
[16:37:04.047] [bmv2] [T] [thread 9510] [12.0] [cxt 0] basic.p4(197) Condition "hdr.ipv4.isValid()" (node_6) is false
[16:37:04.047] [bmv2] [D] [thread 9510] [12.0] [cxt 0] Pipeline 'ingress': end
[16:37:04.047] [bmv2] [D] [thread 9510] [12.0] [cxt 0] Egress port is 0
[16:37:04.047] [bmv2] [D] [thread 9511] [12.0] [cxt 0] Pipeline 'egress': start
[16:37:04.047] [bmv2] [D] [thread 9511] [12.0] [cxt 0] Pipeline 'egress': end
[16:37:04.047] [bmv2] [D] [thread 9511] [12.0] [cxt 0] Deparser 'deparser': start
[16:37:04.047] [bmv2] [T] [thread 9511] [12.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[16:37:04.047] [bmv2] [D] [thread 9511] [12.0] [cxt 0] Deparsing header 'ethernet'
[16:37:04.047] [bmv2] [D] [thread 9511] [12.0] [cxt 0] Deparsing header 'int_pai'
[16:37:04.047] [bmv2] [D] [thread 9511] [12.0] [cxt 0] Deparsing header 'int_filho[0]'
[16:37:04.048] [bmv2] [D] [thread 9511] [12.0] [cxt 0] Deparser 'deparser': end
[16:37:04.048] [bmv2] [D] [thread 9515] [12.0] [cxt 0] Transmitting packet of size 113 out of port 0
[16:37:04.238] [bmv2] [D] [thread 9510] [13.0] [cxt 0] Processing packet received on port 1
[16:37:04.238] [bmv2] [D] [thread 9510] [13.0] [cxt 0] Parser 'parser': start
[16:37:04.239] [bmv2] [D] [thread 9510] [13.0] [cxt 0] Parser 'parser' entering state 'start'
[16:37:04.239] [bmv2] [D] [thread 9510] [13.0] [cxt 0] Extracting header 'ethernet'
[16:37:04.240] [bmv2] [D] [thread 9510] [13.0] [cxt 0] Parser state 'start': key is 86dd
[16:37:04.240] [bmv2] [T] [thread 9510] [13.0] [cxt 0] Bytes parsed: 14
[16:37:04.240] [bmv2] [D] [thread 9510] [13.0] [cxt 0] Parser 'parser': end
[16:37:04.241] [bmv2] [D] [thread 9510] [13.0] [cxt 0] Pipeline 'ingress': start
[16:37:04.241] [bmv2] [T] [thread 9510] [13.0] [cxt 0] basic.p4(186) Condition "hdr.int_pai.isValid()" (node_2) is false
[16:37:04.241] [bmv2] [T] [thread 9510] [13.0] [cxt 0] Applying table 'tbl_basic187'
[16:37:04.241] [bmv2] [D] [thread 9510] [13.0] [cxt 0] Looking up key:

[16:37:04.241] [bmv2] [D] [thread 9510] [13.0] [cxt 0] Table 'tbl_basic187': miss
[16:37:04.241] [bmv2] [D] [thread 9510] [13.0] [cxt 0] Action entry is basic187 - 
[16:37:04.241] [bmv2] [T] [thread 9510] [13.0] [cxt 0] Action basic187
[16:37:04.241] [bmv2] [T] [thread 9510] [13.0] [cxt 0] basic.p4(187) Primitive hdr.int_pai.setValid()
[16:37:04.241] [bmv2] [T] [thread 9510] [13.0] [cxt 0] basic.p4(188) Primitive hdr.int_pai.tamanho_filho = 13
[16:37:04.241] [bmv2] [T] [thread 9510] [13.0] [cxt 0] basic.p4(189) Primitive hdr.int_pai.quantidade_filhos = 0
[16:37:04.242] [bmv2] [T] [thread 9510] [13.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[16:37:04.242] [bmv2] [T] [thread 9510] [13.0] [cxt 0] Applying table 'tbl_add_int_primeiro_filho'
[16:37:04.242] [bmv2] [D] [thread 9510] [13.0] [cxt 0] Looking up key:

[16:37:04.242] [bmv2] [D] [thread 9510] [13.0] [cxt 0] Table 'tbl_add_int_primeiro_filho': miss
[16:37:04.242] [bmv2] [D] [thread 9510] [13.0] [cxt 0] Action entry is MyIngress.add_int_primeiro_filho - 
[16:37:04.242] [bmv2] [T] [thread 9510] [13.0] [cxt 0] Action MyIngress.add_int_primeiro_filho
[16:37:04.242] [bmv2] [T] [thread 9510] [13.0] [cxt 0] basic.p4(155) Primitive reg_switch_id.read(var_switch_id, 0)
[16:37:04.242] [bmv2] [T] [thread 9510] [13.0] [cxt 0] Read register 'MyIngress.reg_switch_id' at index 0 read value 0
[16:37:04.242] [bmv2] [T] [thread 9510] [13.0] [cxt 0] basic.p4(157) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[16:37:04.242] [bmv2] [T] [thread 9510] [13.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].setValid()
[16:37:04.242] [bmv2] [T] [thread 9510] [13.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].id_switch = var_switch_id
[16:37:04.242] [bmv2] [T] [thread 9510] [13.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[16:37:04.242] [bmv2] [T] [thread 9510] [13.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[16:37:04.242] [bmv2] [T] [thread 9510] [13.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[16:37:04.243] [bmv2] [T] [thread 9510] [13.0] [cxt 0] basic.p4(164) Primitive hdr.int_filho[0].padding = 0
[16:37:04.243] [bmv2] [T] [thread 9510] [13.0] [cxt 0] basic.p4(6) Primitive 0x1213; ...
[16:37:04.243] [bmv2] [T] [thread 9510] [13.0] [cxt 0] basic.p4(197) Condition "hdr.ipv4.isValid()" (node_6) is false
[16:37:04.243] [bmv2] [D] [thread 9510] [13.0] [cxt 0] Pipeline 'ingress': end
[16:37:04.243] [bmv2] [D] [thread 9510] [13.0] [cxt 0] Egress port is 0
[16:37:04.243] [bmv2] [D] [thread 9511] [13.0] [cxt 0] Pipeline 'egress': start
[16:37:04.243] [bmv2] [D] [thread 9511] [13.0] [cxt 0] Pipeline 'egress': end
[16:37:04.243] [bmv2] [D] [thread 9511] [13.0] [cxt 0] Deparser 'deparser': start
[16:37:04.243] [bmv2] [T] [thread 9511] [13.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[16:37:04.244] [bmv2] [D] [thread 9511] [13.0] [cxt 0] Deparsing header 'ethernet'
[16:37:04.244] [bmv2] [D] [thread 9511] [13.0] [cxt 0] Deparsing header 'int_pai'
[16:37:04.244] [bmv2] [D] [thread 9511] [13.0] [cxt 0] Deparsing header 'int_filho[0]'
[16:37:04.244] [bmv2] [D] [thread 9511] [13.0] [cxt 0] Deparser 'deparser': end
[16:37:04.244] [bmv2] [D] [thread 9515] [13.0] [cxt 0] Transmitting packet of size 113 out of port 0
[16:37:04.301] [bmv2] [D] [thread 9510] [14.0] [cxt 0] Processing packet received on port 3
[16:37:04.301] [bmv2] [D] [thread 9510] [14.0] [cxt 0] Parser 'parser': start
[16:37:04.301] [bmv2] [D] [thread 9510] [14.0] [cxt 0] Parser 'parser' entering state 'start'
[16:37:04.302] [bmv2] [D] [thread 9510] [14.0] [cxt 0] Extracting header 'ethernet'
[16:37:04.302] [bmv2] [D] [thread 9510] [14.0] [cxt 0] Parser state 'start': key is 86dd
[16:37:04.302] [bmv2] [T] [thread 9510] [14.0] [cxt 0] Bytes parsed: 14
[16:37:04.302] [bmv2] [D] [thread 9510] [14.0] [cxt 0] Parser 'parser': end
[16:37:04.302] [bmv2] [D] [thread 9510] [14.0] [cxt 0] Pipeline 'ingress': start
[16:37:04.302] [bmv2] [T] [thread 9510] [14.0] [cxt 0] basic.p4(186) Condition "hdr.int_pai.isValid()" (node_2) is false
[16:37:04.302] [bmv2] [T] [thread 9510] [14.0] [cxt 0] Applying table 'tbl_basic187'
[16:37:04.302] [bmv2] [D] [thread 9510] [14.0] [cxt 0] Looking up key:

[16:37:04.302] [bmv2] [D] [thread 9510] [14.0] [cxt 0] Table 'tbl_basic187': miss
[16:37:04.303] [bmv2] [D] [thread 9510] [14.0] [cxt 0] Action entry is basic187 - 
[16:37:04.303] [bmv2] [T] [thread 9510] [14.0] [cxt 0] Action basic187
[16:37:04.303] [bmv2] [T] [thread 9510] [14.0] [cxt 0] basic.p4(187) Primitive hdr.int_pai.setValid()
[16:37:04.303] [bmv2] [T] [thread 9510] [14.0] [cxt 0] basic.p4(188) Primitive hdr.int_pai.tamanho_filho = 13
[16:37:04.303] [bmv2] [T] [thread 9510] [14.0] [cxt 0] basic.p4(189) Primitive hdr.int_pai.quantidade_filhos = 0
[16:37:04.303] [bmv2] [T] [thread 9510] [14.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[16:37:04.303] [bmv2] [T] [thread 9510] [14.0] [cxt 0] Applying table 'tbl_add_int_primeiro_filho'
[16:37:04.303] [bmv2] [D] [thread 9510] [14.0] [cxt 0] Looking up key:

[16:37:04.303] [bmv2] [D] [thread 9510] [14.0] [cxt 0] Table 'tbl_add_int_primeiro_filho': miss
[16:37:04.303] [bmv2] [D] [thread 9510] [14.0] [cxt 0] Action entry is MyIngress.add_int_primeiro_filho - 
[16:37:04.303] [bmv2] [T] [thread 9510] [14.0] [cxt 0] Action MyIngress.add_int_primeiro_filho
[16:37:04.304] [bmv2] [T] [thread 9510] [14.0] [cxt 0] basic.p4(155) Primitive reg_switch_id.read(var_switch_id, 0)
[16:37:04.304] [bmv2] [T] [thread 9510] [14.0] [cxt 0] Read register 'MyIngress.reg_switch_id' at index 0 read value 0
[16:37:04.304] [bmv2] [T] [thread 9510] [14.0] [cxt 0] basic.p4(157) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[16:37:04.304] [bmv2] [T] [thread 9510] [14.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].setValid()
[16:37:04.304] [bmv2] [T] [thread 9510] [14.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].id_switch = var_switch_id
[16:37:04.304] [bmv2] [T] [thread 9510] [14.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[16:37:04.305] [bmv2] [T] [thread 9510] [14.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[16:37:04.305] [bmv2] [T] [thread 9510] [14.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[16:37:04.305] [bmv2] [T] [thread 9510] [14.0] [cxt 0] basic.p4(164) Primitive hdr.int_filho[0].padding = 0
[16:37:04.305] [bmv2] [T] [thread 9510] [14.0] [cxt 0] basic.p4(6) Primitive 0x1213; ...
[16:37:04.305] [bmv2] [T] [thread 9510] [14.0] [cxt 0] basic.p4(197) Condition "hdr.ipv4.isValid()" (node_6) is false
[16:37:04.305] [bmv2] [D] [thread 9510] [14.0] [cxt 0] Pipeline 'ingress': end
[16:37:04.305] [bmv2] [D] [thread 9510] [14.0] [cxt 0] Egress port is 0
[16:37:04.305] [bmv2] [D] [thread 9511] [14.0] [cxt 0] Pipeline 'egress': start
[16:37:04.306] [bmv2] [D] [thread 9511] [14.0] [cxt 0] Pipeline 'egress': end
[16:37:04.306] [bmv2] [D] [thread 9511] [14.0] [cxt 0] Deparser 'deparser': start
[16:37:04.307] [bmv2] [T] [thread 9511] [14.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[16:37:04.307] [bmv2] [D] [thread 9511] [14.0] [cxt 0] Deparsing header 'ethernet'
[16:37:04.307] [bmv2] [D] [thread 9511] [14.0] [cxt 0] Deparsing header 'int_pai'
[16:37:04.307] [bmv2] [D] [thread 9511] [14.0] [cxt 0] Deparsing header 'int_filho[0]'
[16:37:04.308] [bmv2] [D] [thread 9511] [14.0] [cxt 0] Deparser 'deparser': end
[16:37:04.308] [bmv2] [D] [thread 9515] [14.0] [cxt 0] Transmitting packet of size 113 out of port 0
[16:37:04.749] [bmv2] [D] [thread 9510] [15.0] [cxt 0] Processing packet received on port 3
[16:37:04.749] [bmv2] [D] [thread 9510] [15.0] [cxt 0] Parser 'parser': start
[16:37:04.750] [bmv2] [D] [thread 9510] [15.0] [cxt 0] Parser 'parser' entering state 'start'
[16:37:04.750] [bmv2] [D] [thread 9510] [15.0] [cxt 0] Extracting header 'ethernet'
[16:37:04.751] [bmv2] [D] [thread 9510] [15.0] [cxt 0] Parser state 'start': key is 86dd
[16:37:04.751] [bmv2] [T] [thread 9510] [15.0] [cxt 0] Bytes parsed: 14
[16:37:04.752] [bmv2] [D] [thread 9510] [15.0] [cxt 0] Parser 'parser': end
[16:37:04.752] [bmv2] [D] [thread 9510] [15.0] [cxt 0] Pipeline 'ingress': start
[16:37:04.752] [bmv2] [T] [thread 9510] [15.0] [cxt 0] basic.p4(186) Condition "hdr.int_pai.isValid()" (node_2) is false
[16:37:04.752] [bmv2] [T] [thread 9510] [15.0] [cxt 0] Applying table 'tbl_basic187'
[16:37:04.753] [bmv2] [D] [thread 9510] [15.0] [cxt 0] Looking up key:

[16:37:04.753] [bmv2] [D] [thread 9510] [15.0] [cxt 0] Table 'tbl_basic187': miss
[16:37:04.753] [bmv2] [D] [thread 9510] [15.0] [cxt 0] Action entry is basic187 - 
[16:37:04.753] [bmv2] [T] [thread 9510] [15.0] [cxt 0] Action basic187
[16:37:04.753] [bmv2] [T] [thread 9510] [15.0] [cxt 0] basic.p4(187) Primitive hdr.int_pai.setValid()
[16:37:04.754] [bmv2] [T] [thread 9510] [15.0] [cxt 0] basic.p4(188) Primitive hdr.int_pai.tamanho_filho = 13
[16:37:04.754] [bmv2] [T] [thread 9510] [15.0] [cxt 0] basic.p4(189) Primitive hdr.int_pai.quantidade_filhos = 0
[16:37:04.754] [bmv2] [T] [thread 9510] [15.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[16:37:04.754] [bmv2] [T] [thread 9510] [15.0] [cxt 0] Applying table 'tbl_add_int_primeiro_filho'
[16:37:04.754] [bmv2] [D] [thread 9510] [15.0] [cxt 0] Looking up key:

[16:37:04.754] [bmv2] [D] [thread 9510] [15.0] [cxt 0] Table 'tbl_add_int_primeiro_filho': miss
[16:37:04.754] [bmv2] [D] [thread 9510] [15.0] [cxt 0] Action entry is MyIngress.add_int_primeiro_filho - 
[16:37:04.754] [bmv2] [T] [thread 9510] [15.0] [cxt 0] Action MyIngress.add_int_primeiro_filho
[16:37:04.754] [bmv2] [T] [thread 9510] [15.0] [cxt 0] basic.p4(155) Primitive reg_switch_id.read(var_switch_id, 0)
[16:37:04.754] [bmv2] [T] [thread 9510] [15.0] [cxt 0] Read register 'MyIngress.reg_switch_id' at index 0 read value 0
[16:37:04.754] [bmv2] [T] [thread 9510] [15.0] [cxt 0] basic.p4(157) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[16:37:04.754] [bmv2] [T] [thread 9510] [15.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].setValid()
[16:37:04.754] [bmv2] [T] [thread 9510] [15.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].id_switch = var_switch_id
[16:37:04.754] [bmv2] [T] [thread 9510] [15.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[16:37:04.754] [bmv2] [T] [thread 9510] [15.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[16:37:04.755] [bmv2] [T] [thread 9510] [15.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[16:37:04.755] [bmv2] [T] [thread 9510] [15.0] [cxt 0] basic.p4(164) Primitive hdr.int_filho[0].padding = 0
[16:37:04.755] [bmv2] [T] [thread 9510] [15.0] [cxt 0] basic.p4(6) Primitive 0x1213; ...
[16:37:04.755] [bmv2] [T] [thread 9510] [15.0] [cxt 0] basic.p4(197) Condition "hdr.ipv4.isValid()" (node_6) is false
[16:37:04.755] [bmv2] [D] [thread 9510] [15.0] [cxt 0] Pipeline 'ingress': end
[16:37:04.755] [bmv2] [D] [thread 9510] [15.0] [cxt 0] Egress port is 0
[16:37:04.755] [bmv2] [D] [thread 9511] [15.0] [cxt 0] Pipeline 'egress': start
[16:37:04.755] [bmv2] [D] [thread 9511] [15.0] [cxt 0] Pipeline 'egress': end
[16:37:04.755] [bmv2] [D] [thread 9511] [15.0] [cxt 0] Deparser 'deparser': start
[16:37:04.755] [bmv2] [T] [thread 9511] [15.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[16:37:04.755] [bmv2] [D] [thread 9511] [15.0] [cxt 0] Deparsing header 'ethernet'
[16:37:04.756] [bmv2] [D] [thread 9511] [15.0] [cxt 0] Deparsing header 'int_pai'
[16:37:04.756] [bmv2] [D] [thread 9511] [15.0] [cxt 0] Deparsing header 'int_filho[0]'
[16:37:04.756] [bmv2] [D] [thread 9511] [15.0] [cxt 0] Deparser 'deparser': end
[16:37:04.756] [bmv2] [D] [thread 9515] [15.0] [cxt 0] Transmitting packet of size 113 out of port 0
[16:37:05.123] [bmv2] [W] [thread 9555] [P4Runtime] p4::tmp::P4DeviceConfig is deprecated
[16:37:05.125] [bmv2] [D] [thread 9555] Set default default entry for table 'tbl_add_int_filho': MyIngress.add_int_filho - 
[16:37:05.125] [bmv2] [D] [thread 9555] Set default default entry for table 'tbl_basic187': basic187 - 
[16:37:05.125] [bmv2] [D] [thread 9555] Set default default entry for table 'tbl_add_int_primeiro_filho': MyIngress.add_int_primeiro_filho - 
[16:37:05.125] [bmv2] [D] [thread 9555] Set default default entry for table 'MyIngress.ipv4_lpm': MyIngress.drop - 
[16:37:05.126] [bmv2] [D] [thread 9555] simple_switch target has been notified of a config swap
[16:37:05.128] [bmv2] [D] [thread 9556] Set default entry for table 'MyIngress.ipv4_lpm': MyIngress.drop - 
[16:37:05.130] [bmv2] [D] [thread 9555] Entry 0 added to table 'MyIngress.ipv4_lpm'
[16:37:05.130] [bmv2] [D] [thread 9555] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000101/32
Action entry: MyIngress.ipv4_forward - 80000000100,2,

[16:37:05.131] [bmv2] [D] [thread 9556] Entry 1 added to table 'MyIngress.ipv4_lpm'
[16:37:05.132] [bmv2] [D] [thread 9556] Dumping entry 1
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000202/32
Action entry: MyIngress.ipv4_forward - 80000000222,1,

[16:37:05.133] [bmv2] [D] [thread 9555] Entry 2 added to table 'MyIngress.ipv4_lpm'
[16:37:05.134] [bmv2] [D] [thread 9555] Dumping entry 2
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000303/32
Action entry: MyIngress.ipv4_forward - 80000000300,3,

[16:37:07.561] [bmv2] [D] [thread 9510] [16.0] [cxt 0] Processing packet received on port 2
[16:37:07.562] [bmv2] [D] [thread 9510] [16.0] [cxt 0] Parser 'parser': start
[16:37:07.562] [bmv2] [D] [thread 9510] [16.0] [cxt 0] Parser 'parser' entering state 'start'
[16:37:07.562] [bmv2] [D] [thread 9510] [16.0] [cxt 0] Extracting header 'ethernet'
[16:37:07.563] [bmv2] [D] [thread 9510] [16.0] [cxt 0] Parser state 'start': key is 86dd
[16:37:07.563] [bmv2] [T] [thread 9510] [16.0] [cxt 0] Bytes parsed: 14
[16:37:07.563] [bmv2] [D] [thread 9510] [16.0] [cxt 0] Parser 'parser': end
[16:37:07.563] [bmv2] [D] [thread 9510] [16.0] [cxt 0] Pipeline 'ingress': start
[16:37:07.563] [bmv2] [T] [thread 9510] [16.0] [cxt 0] basic.p4(186) Condition "hdr.int_pai.isValid()" (node_2) is false
[16:37:07.564] [bmv2] [T] [thread 9510] [16.0] [cxt 0] Applying table 'tbl_basic187'
[16:37:07.564] [bmv2] [D] [thread 9510] [16.0] [cxt 0] Looking up key:

[16:37:07.564] [bmv2] [D] [thread 9510] [16.0] [cxt 0] Table 'tbl_basic187': miss
[16:37:07.564] [bmv2] [D] [thread 9510] [16.0] [cxt 0] Action entry is basic187 - 
[16:37:07.564] [bmv2] [T] [thread 9510] [16.0] [cxt 0] Action basic187
[16:37:07.564] [bmv2] [T] [thread 9510] [16.0] [cxt 0] basic.p4(187) Primitive hdr.int_pai.setValid()
[16:37:07.564] [bmv2] [T] [thread 9510] [16.0] [cxt 0] basic.p4(188) Primitive hdr.int_pai.tamanho_filho = 13
[16:37:07.564] [bmv2] [T] [thread 9510] [16.0] [cxt 0] basic.p4(189) Primitive hdr.int_pai.quantidade_filhos = 0
[16:37:07.564] [bmv2] [T] [thread 9510] [16.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[16:37:07.564] [bmv2] [T] [thread 9510] [16.0] [cxt 0] Applying table 'tbl_add_int_primeiro_filho'
[16:37:07.564] [bmv2] [D] [thread 9510] [16.0] [cxt 0] Looking up key:

[16:37:07.564] [bmv2] [D] [thread 9510] [16.0] [cxt 0] Table 'tbl_add_int_primeiro_filho': miss
[16:37:07.564] [bmv2] [D] [thread 9510] [16.0] [cxt 0] Action entry is MyIngress.add_int_primeiro_filho - 
[16:37:07.564] [bmv2] [T] [thread 9510] [16.0] [cxt 0] Action MyIngress.add_int_primeiro_filho
[16:37:07.564] [bmv2] [T] [thread 9510] [16.0] [cxt 0] basic.p4(155) Primitive reg_switch_id.read(var_switch_id, 0)
[16:37:07.565] [bmv2] [T] [thread 9510] [16.0] [cxt 0] Read register 'MyIngress.reg_switch_id' at index 0 read value 0
[16:37:07.565] [bmv2] [T] [thread 9510] [16.0] [cxt 0] basic.p4(157) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[16:37:07.565] [bmv2] [T] [thread 9510] [16.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].setValid()
[16:37:07.565] [bmv2] [T] [thread 9510] [16.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].id_switch = var_switch_id
[16:37:07.565] [bmv2] [T] [thread 9510] [16.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[16:37:07.565] [bmv2] [T] [thread 9510] [16.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[16:37:07.565] [bmv2] [T] [thread 9510] [16.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[16:37:07.565] [bmv2] [T] [thread 9510] [16.0] [cxt 0] basic.p4(164) Primitive hdr.int_filho[0].padding = 0
[16:37:07.565] [bmv2] [T] [thread 9510] [16.0] [cxt 0] basic.p4(6) Primitive 0x1213; ...
[16:37:07.565] [bmv2] [T] [thread 9510] [16.0] [cxt 0] basic.p4(197) Condition "hdr.ipv4.isValid()" (node_6) is false
[16:37:07.565] [bmv2] [D] [thread 9510] [16.0] [cxt 0] Pipeline 'ingress': end
[16:37:07.565] [bmv2] [D] [thread 9510] [16.0] [cxt 0] Egress port is 0
[16:37:07.565] [bmv2] [D] [thread 9510] [17.0] [cxt 0] Processing packet received on port 1
[16:37:07.565] [bmv2] [D] [thread 9510] [17.0] [cxt 0] Parser 'parser': start
[16:37:07.565] [bmv2] [D] [thread 9510] [17.0] [cxt 0] Parser 'parser' entering state 'start'
[16:37:07.566] [bmv2] [D] [thread 9510] [17.0] [cxt 0] Extracting header 'ethernet'
[16:37:07.565] [bmv2] [D] [thread 9511] [16.0] [cxt 0] Pipeline 'egress': start
[16:37:07.566] [bmv2] [D] [thread 9510] [17.0] [cxt 0] Parser state 'start': key is 86dd
[16:37:07.566] [bmv2] [T] [thread 9510] [17.0] [cxt 0] Bytes parsed: 14
[16:37:07.566] [bmv2] [D] [thread 9510] [17.0] [cxt 0] Parser 'parser': end
[16:37:07.566] [bmv2] [D] [thread 9510] [17.0] [cxt 0] Pipeline 'ingress': start
[16:37:07.566] [bmv2] [T] [thread 9510] [17.0] [cxt 0] basic.p4(186) Condition "hdr.int_pai.isValid()" (node_2) is false
[16:37:07.566] [bmv2] [T] [thread 9510] [17.0] [cxt 0] Applying table 'tbl_basic187'
[16:37:07.566] [bmv2] [D] [thread 9510] [17.0] [cxt 0] Looking up key:

[16:37:07.566] [bmv2] [D] [thread 9510] [17.0] [cxt 0] Table 'tbl_basic187': miss
[16:37:07.566] [bmv2] [D] [thread 9510] [17.0] [cxt 0] Action entry is basic187 - 
[16:37:07.566] [bmv2] [T] [thread 9510] [17.0] [cxt 0] Action basic187
[16:37:07.566] [bmv2] [T] [thread 9510] [17.0] [cxt 0] basic.p4(187) Primitive hdr.int_pai.setValid()
[16:37:07.566] [bmv2] [T] [thread 9510] [17.0] [cxt 0] basic.p4(188) Primitive hdr.int_pai.tamanho_filho = 13
[16:37:07.567] [bmv2] [T] [thread 9510] [17.0] [cxt 0] basic.p4(189) Primitive hdr.int_pai.quantidade_filhos = 0
[16:37:07.567] [bmv2] [T] [thread 9510] [17.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[16:37:07.567] [bmv2] [T] [thread 9510] [17.0] [cxt 0] Applying table 'tbl_add_int_primeiro_filho'
[16:37:07.567] [bmv2] [D] [thread 9510] [17.0] [cxt 0] Looking up key:

[16:37:07.567] [bmv2] [D] [thread 9510] [17.0] [cxt 0] Table 'tbl_add_int_primeiro_filho': miss
[16:37:07.567] [bmv2] [D] [thread 9510] [17.0] [cxt 0] Action entry is MyIngress.add_int_primeiro_filho - 
[16:37:07.567] [bmv2] [T] [thread 9510] [17.0] [cxt 0] Action MyIngress.add_int_primeiro_filho
[16:37:07.567] [bmv2] [T] [thread 9510] [17.0] [cxt 0] basic.p4(155) Primitive reg_switch_id.read(var_switch_id, 0)
[16:37:07.567] [bmv2] [T] [thread 9510] [17.0] [cxt 0] Read register 'MyIngress.reg_switch_id' at index 0 read value 0
[16:37:07.567] [bmv2] [T] [thread 9510] [17.0] [cxt 0] basic.p4(157) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[16:37:07.567] [bmv2] [T] [thread 9510] [17.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].setValid()
[16:37:07.567] [bmv2] [T] [thread 9510] [17.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].id_switch = var_switch_id
[16:37:07.567] [bmv2] [T] [thread 9510] [17.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[16:37:07.567] [bmv2] [T] [thread 9510] [17.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[16:37:07.567] [bmv2] [T] [thread 9510] [17.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[16:37:07.568] [bmv2] [T] [thread 9510] [17.0] [cxt 0] basic.p4(164) Primitive hdr.int_filho[0].padding = 0
[16:37:07.568] [bmv2] [T] [thread 9510] [17.0] [cxt 0] basic.p4(6) Primitive 0x1213; ...
[16:37:07.568] [bmv2] [T] [thread 9510] [17.0] [cxt 0] basic.p4(197) Condition "hdr.ipv4.isValid()" (node_6) is false
[16:37:07.568] [bmv2] [D] [thread 9510] [17.0] [cxt 0] Pipeline 'ingress': end
[16:37:07.568] [bmv2] [D] [thread 9510] [17.0] [cxt 0] Egress port is 0
[16:37:07.566] [bmv2] [D] [thread 9511] [16.0] [cxt 0] Pipeline 'egress': end
[16:37:07.568] [bmv2] [D] [thread 9511] [16.0] [cxt 0] Deparser 'deparser': start
[16:37:07.568] [bmv2] [T] [thread 9511] [16.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[16:37:07.568] [bmv2] [D] [thread 9511] [16.0] [cxt 0] Deparsing header 'ethernet'
[16:37:07.568] [bmv2] [D] [thread 9511] [16.0] [cxt 0] Deparsing header 'int_pai'
[16:37:07.568] [bmv2] [D] [thread 9511] [16.0] [cxt 0] Deparsing header 'int_filho[0]'
[16:37:07.568] [bmv2] [D] [thread 9511] [16.0] [cxt 0] Deparser 'deparser': end
[16:37:07.568] [bmv2] [D] [thread 9511] [17.0] [cxt 0] Pipeline 'egress': start
[16:37:07.568] [bmv2] [D] [thread 9511] [17.0] [cxt 0] Pipeline 'egress': end
[16:37:07.569] [bmv2] [D] [thread 9511] [17.0] [cxt 0] Deparser 'deparser': start
[16:37:07.569] [bmv2] [T] [thread 9511] [17.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[16:37:07.569] [bmv2] [D] [thread 9511] [17.0] [cxt 0] Deparsing header 'ethernet'
[16:37:07.569] [bmv2] [D] [thread 9511] [17.0] [cxt 0] Deparsing header 'int_pai'
[16:37:07.569] [bmv2] [D] [thread 9511] [17.0] [cxt 0] Deparsing header 'int_filho[0]'
[16:37:07.569] [bmv2] [D] [thread 9511] [17.0] [cxt 0] Deparser 'deparser': end
[16:37:07.568] [bmv2] [D] [thread 9515] [16.0] [cxt 0] Transmitting packet of size 93 out of port 0
[16:37:07.569] [bmv2] [D] [thread 9515] [17.0] [cxt 0] Transmitting packet of size 93 out of port 0
[16:37:07.818] [bmv2] [D] [thread 9510] [18.0] [cxt 0] Processing packet received on port 2
[16:37:07.819] [bmv2] [D] [thread 9510] [18.0] [cxt 0] Parser 'parser': start
[16:37:07.819] [bmv2] [D] [thread 9510] [18.0] [cxt 0] Parser 'parser' entering state 'start'
[16:37:07.819] [bmv2] [D] [thread 9510] [18.0] [cxt 0] Extracting header 'ethernet'
[16:37:07.820] [bmv2] [D] [thread 9510] [18.0] [cxt 0] Parser state 'start': key is 86dd
[16:37:07.820] [bmv2] [T] [thread 9510] [18.0] [cxt 0] Bytes parsed: 14
[16:37:07.820] [bmv2] [D] [thread 9510] [18.0] [cxt 0] Parser 'parser': end
[16:37:07.820] [bmv2] [D] [thread 9510] [18.0] [cxt 0] Pipeline 'ingress': start
[16:37:07.820] [bmv2] [T] [thread 9510] [18.0] [cxt 0] basic.p4(186) Condition "hdr.int_pai.isValid()" (node_2) is false
[16:37:07.820] [bmv2] [T] [thread 9510] [18.0] [cxt 0] Applying table 'tbl_basic187'
[16:37:07.820] [bmv2] [D] [thread 9510] [18.0] [cxt 0] Looking up key:

[16:37:07.820] [bmv2] [D] [thread 9510] [18.0] [cxt 0] Table 'tbl_basic187': miss
[16:37:07.821] [bmv2] [D] [thread 9510] [18.0] [cxt 0] Action entry is basic187 - 
[16:37:07.821] [bmv2] [T] [thread 9510] [18.0] [cxt 0] Action basic187
[16:37:07.821] [bmv2] [T] [thread 9510] [18.0] [cxt 0] basic.p4(187) Primitive hdr.int_pai.setValid()
[16:37:07.821] [bmv2] [T] [thread 9510] [18.0] [cxt 0] basic.p4(188) Primitive hdr.int_pai.tamanho_filho = 13
[16:37:07.821] [bmv2] [T] [thread 9510] [18.0] [cxt 0] basic.p4(189) Primitive hdr.int_pai.quantidade_filhos = 0
[16:37:07.821] [bmv2] [T] [thread 9510] [18.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[16:37:07.821] [bmv2] [T] [thread 9510] [18.0] [cxt 0] Applying table 'tbl_add_int_primeiro_filho'
[16:37:07.821] [bmv2] [D] [thread 9510] [18.0] [cxt 0] Looking up key:

[16:37:07.821] [bmv2] [D] [thread 9510] [18.0] [cxt 0] Table 'tbl_add_int_primeiro_filho': miss
[16:37:07.821] [bmv2] [D] [thread 9510] [18.0] [cxt 0] Action entry is MyIngress.add_int_primeiro_filho - 
[16:37:07.821] [bmv2] [T] [thread 9510] [18.0] [cxt 0] Action MyIngress.add_int_primeiro_filho
[16:37:07.821] [bmv2] [T] [thread 9510] [18.0] [cxt 0] basic.p4(155) Primitive reg_switch_id.read(var_switch_id, 0)
[16:37:07.822] [bmv2] [T] [thread 9510] [18.0] [cxt 0] Read register 'MyIngress.reg_switch_id' at index 0 read value 0
[16:37:07.822] [bmv2] [T] [thread 9510] [18.0] [cxt 0] basic.p4(157) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[16:37:07.822] [bmv2] [T] [thread 9510] [18.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].setValid()
[16:37:07.822] [bmv2] [T] [thread 9510] [18.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].id_switch = var_switch_id
[16:37:07.822] [bmv2] [T] [thread 9510] [18.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[16:37:07.822] [bmv2] [T] [thread 9510] [18.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[16:37:07.822] [bmv2] [T] [thread 9510] [18.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[16:37:07.822] [bmv2] [T] [thread 9510] [18.0] [cxt 0] basic.p4(164) Primitive hdr.int_filho[0].padding = 0
[16:37:07.822] [bmv2] [T] [thread 9510] [18.0] [cxt 0] basic.p4(6) Primitive 0x1213; ...
[16:37:07.822] [bmv2] [T] [thread 9510] [18.0] [cxt 0] basic.p4(197) Condition "hdr.ipv4.isValid()" (node_6) is false
[16:37:07.822] [bmv2] [D] [thread 9510] [18.0] [cxt 0] Pipeline 'ingress': end
[16:37:07.822] [bmv2] [D] [thread 9510] [18.0] [cxt 0] Egress port is 0
[16:37:07.822] [bmv2] [D] [thread 9510] [19.0] [cxt 0] Processing packet received on port 3
[16:37:07.822] [bmv2] [D] [thread 9510] [19.0] [cxt 0] Parser 'parser': start
[16:37:07.823] [bmv2] [D] [thread 9510] [19.0] [cxt 0] Parser 'parser' entering state 'start'
[16:37:07.823] [bmv2] [D] [thread 9510] [19.0] [cxt 0] Extracting header 'ethernet'
[16:37:07.823] [bmv2] [D] [thread 9510] [19.0] [cxt 0] Parser state 'start': key is 86dd
[16:37:07.823] [bmv2] [T] [thread 9510] [19.0] [cxt 0] Bytes parsed: 14
[16:37:07.823] [bmv2] [D] [thread 9510] [19.0] [cxt 0] Parser 'parser': end
[16:37:07.823] [bmv2] [D] [thread 9510] [19.0] [cxt 0] Pipeline 'ingress': start
[16:37:07.823] [bmv2] [D] [thread 9511] [18.0] [cxt 0] Pipeline 'egress': start
[16:37:07.823] [bmv2] [D] [thread 9511] [18.0] [cxt 0] Pipeline 'egress': end
[16:37:07.823] [bmv2] [T] [thread 9510] [19.0] [cxt 0] basic.p4(186) Condition "hdr.int_pai.isValid()" (node_2) is false
[16:37:07.823] [bmv2] [T] [thread 9510] [19.0] [cxt 0] Applying table 'tbl_basic187'
[16:37:07.823] [bmv2] [D] [thread 9510] [19.0] [cxt 0] Looking up key:

[16:37:07.823] [bmv2] [D] [thread 9510] [19.0] [cxt 0] Table 'tbl_basic187': miss
[16:37:07.824] [bmv2] [D] [thread 9510] [19.0] [cxt 0] Action entry is basic187 - 
[16:37:07.824] [bmv2] [T] [thread 9510] [19.0] [cxt 0] Action basic187
[16:37:07.824] [bmv2] [T] [thread 9510] [19.0] [cxt 0] basic.p4(187) Primitive hdr.int_pai.setValid()
[16:37:07.824] [bmv2] [T] [thread 9510] [19.0] [cxt 0] basic.p4(188) Primitive hdr.int_pai.tamanho_filho = 13
[16:37:07.824] [bmv2] [T] [thread 9510] [19.0] [cxt 0] basic.p4(189) Primitive hdr.int_pai.quantidade_filhos = 0
[16:37:07.824] [bmv2] [T] [thread 9510] [19.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[16:37:07.824] [bmv2] [T] [thread 9510] [19.0] [cxt 0] Applying table 'tbl_add_int_primeiro_filho'
[16:37:07.824] [bmv2] [D] [thread 9510] [19.0] [cxt 0] Looking up key:

[16:37:07.824] [bmv2] [D] [thread 9510] [19.0] [cxt 0] Table 'tbl_add_int_primeiro_filho': miss
[16:37:07.823] [bmv2] [D] [thread 9511] [18.0] [cxt 0] Deparser 'deparser': start
[16:37:07.824] [bmv2] [T] [thread 9511] [18.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[16:37:07.824] [bmv2] [D] [thread 9511] [18.0] [cxt 0] Deparsing header 'ethernet'
[16:37:07.824] [bmv2] [D] [thread 9511] [18.0] [cxt 0] Deparsing header 'int_pai'
[16:37:07.824] [bmv2] [D] [thread 9511] [18.0] [cxt 0] Deparsing header 'int_filho[0]'
[16:37:07.824] [bmv2] [D] [thread 9511] [18.0] [cxt 0] Deparser 'deparser': end
[16:37:07.824] [bmv2] [D] [thread 9510] [19.0] [cxt 0] Action entry is MyIngress.add_int_primeiro_filho - 
[16:37:07.824] [bmv2] [D] [thread 9515] [18.0] [cxt 0] Transmitting packet of size 93 out of port 0
[16:37:07.824] [bmv2] [T] [thread 9510] [19.0] [cxt 0] Action MyIngress.add_int_primeiro_filho
[16:37:07.825] [bmv2] [T] [thread 9510] [19.0] [cxt 0] basic.p4(155) Primitive reg_switch_id.read(var_switch_id, 0)
[16:37:07.825] [bmv2] [T] [thread 9510] [19.0] [cxt 0] Read register 'MyIngress.reg_switch_id' at index 0 read value 0
[16:37:07.825] [bmv2] [T] [thread 9510] [19.0] [cxt 0] basic.p4(157) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[16:37:07.825] [bmv2] [T] [thread 9510] [19.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].setValid()
[16:37:07.825] [bmv2] [T] [thread 9510] [19.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].id_switch = var_switch_id
[16:37:07.825] [bmv2] [T] [thread 9510] [19.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[16:37:07.825] [bmv2] [T] [thread 9510] [19.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[16:37:07.825] [bmv2] [T] [thread 9510] [19.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[16:37:07.825] [bmv2] [T] [thread 9510] [19.0] [cxt 0] basic.p4(164) Primitive hdr.int_filho[0].padding = 0
[16:37:07.825] [bmv2] [T] [thread 9510] [19.0] [cxt 0] basic.p4(6) Primitive 0x1213; ...
[16:37:07.825] [bmv2] [T] [thread 9510] [19.0] [cxt 0] basic.p4(197) Condition "hdr.ipv4.isValid()" (node_6) is false
[16:37:07.825] [bmv2] [D] [thread 9510] [19.0] [cxt 0] Pipeline 'ingress': end
[16:37:07.825] [bmv2] [D] [thread 9510] [19.0] [cxt 0] Egress port is 0
[16:37:07.825] [bmv2] [D] [thread 9511] [19.0] [cxt 0] Pipeline 'egress': start
[16:37:07.825] [bmv2] [D] [thread 9511] [19.0] [cxt 0] Pipeline 'egress': end
[16:37:07.825] [bmv2] [D] [thread 9511] [19.0] [cxt 0] Deparser 'deparser': start
[16:37:07.825] [bmv2] [T] [thread 9511] [19.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[16:37:07.825] [bmv2] [D] [thread 9511] [19.0] [cxt 0] Deparsing header 'ethernet'
[16:37:07.825] [bmv2] [D] [thread 9511] [19.0] [cxt 0] Deparsing header 'int_pai'
[16:37:07.826] [bmv2] [D] [thread 9511] [19.0] [cxt 0] Deparsing header 'int_filho[0]'
[16:37:07.826] [bmv2] [D] [thread 9511] [19.0] [cxt 0] Deparser 'deparser': end
[16:37:07.826] [bmv2] [D] [thread 9515] [19.0] [cxt 0] Transmitting packet of size 93 out of port 0
[16:37:08.075] [bmv2] [D] [thread 9510] [20.0] [cxt 0] Processing packet received on port 3
[16:37:08.076] [bmv2] [D] [thread 9510] [20.0] [cxt 0] Parser 'parser': start
[16:37:08.076] [bmv2] [D] [thread 9510] [20.0] [cxt 0] Parser 'parser' entering state 'start'
[16:37:08.076] [bmv2] [D] [thread 9510] [20.0] [cxt 0] Extracting header 'ethernet'
[16:37:08.077] [bmv2] [D] [thread 9510] [20.0] [cxt 0] Parser state 'start': key is 86dd
[16:37:08.077] [bmv2] [T] [thread 9510] [20.0] [cxt 0] Bytes parsed: 14
[16:37:08.078] [bmv2] [D] [thread 9510] [20.0] [cxt 0] Parser 'parser': end
[16:37:08.078] [bmv2] [D] [thread 9510] [20.0] [cxt 0] Pipeline 'ingress': start
[16:37:08.078] [bmv2] [T] [thread 9510] [20.0] [cxt 0] basic.p4(186) Condition "hdr.int_pai.isValid()" (node_2) is false
[16:37:08.079] [bmv2] [T] [thread 9510] [20.0] [cxt 0] Applying table 'tbl_basic187'
[16:37:08.079] [bmv2] [D] [thread 9510] [20.0] [cxt 0] Looking up key:

[16:37:08.079] [bmv2] [D] [thread 9510] [20.0] [cxt 0] Table 'tbl_basic187': miss
[16:37:08.080] [bmv2] [D] [thread 9510] [20.0] [cxt 0] Action entry is basic187 - 
[16:37:08.080] [bmv2] [T] [thread 9510] [20.0] [cxt 0] Action basic187
[16:37:08.080] [bmv2] [T] [thread 9510] [20.0] [cxt 0] basic.p4(187) Primitive hdr.int_pai.setValid()
[16:37:08.080] [bmv2] [T] [thread 9510] [20.0] [cxt 0] basic.p4(188) Primitive hdr.int_pai.tamanho_filho = 13
[16:37:08.080] [bmv2] [T] [thread 9510] [20.0] [cxt 0] basic.p4(189) Primitive hdr.int_pai.quantidade_filhos = 0
[16:37:08.080] [bmv2] [T] [thread 9510] [20.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[16:37:08.080] [bmv2] [T] [thread 9510] [20.0] [cxt 0] Applying table 'tbl_add_int_primeiro_filho'
[16:37:08.080] [bmv2] [D] [thread 9510] [20.0] [cxt 0] Looking up key:

[16:37:08.080] [bmv2] [D] [thread 9510] [20.0] [cxt 0] Table 'tbl_add_int_primeiro_filho': miss
[16:37:08.080] [bmv2] [D] [thread 9510] [20.0] [cxt 0] Action entry is MyIngress.add_int_primeiro_filho - 
[16:37:08.080] [bmv2] [T] [thread 9510] [20.0] [cxt 0] Action MyIngress.add_int_primeiro_filho
[16:37:08.081] [bmv2] [T] [thread 9510] [20.0] [cxt 0] basic.p4(155) Primitive reg_switch_id.read(var_switch_id, 0)
[16:37:08.081] [bmv2] [T] [thread 9510] [20.0] [cxt 0] Read register 'MyIngress.reg_switch_id' at index 0 read value 0
[16:37:08.081] [bmv2] [T] [thread 9510] [20.0] [cxt 0] basic.p4(157) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[16:37:08.081] [bmv2] [T] [thread 9510] [20.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].setValid()
[16:37:08.081] [bmv2] [T] [thread 9510] [20.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].id_switch = var_switch_id
[16:37:08.081] [bmv2] [T] [thread 9510] [20.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[16:37:08.081] [bmv2] [T] [thread 9510] [20.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[16:37:08.081] [bmv2] [T] [thread 9510] [20.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[16:37:08.081] [bmv2] [T] [thread 9510] [20.0] [cxt 0] basic.p4(164) Primitive hdr.int_filho[0].padding = 0
[16:37:08.081] [bmv2] [T] [thread 9510] [20.0] [cxt 0] basic.p4(6) Primitive 0x1213; ...
[16:37:08.081] [bmv2] [T] [thread 9510] [20.0] [cxt 0] basic.p4(197) Condition "hdr.ipv4.isValid()" (node_6) is false
[16:37:08.081] [bmv2] [D] [thread 9510] [20.0] [cxt 0] Pipeline 'ingress': end
[16:37:08.082] [bmv2] [D] [thread 9510] [20.0] [cxt 0] Egress port is 0
[16:37:08.082] [bmv2] [D] [thread 9511] [20.0] [cxt 0] Pipeline 'egress': start
[16:37:08.082] [bmv2] [D] [thread 9511] [20.0] [cxt 0] Pipeline 'egress': end
[16:37:08.082] [bmv2] [D] [thread 9511] [20.0] [cxt 0] Deparser 'deparser': start
[16:37:08.082] [bmv2] [T] [thread 9511] [20.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[16:37:08.082] [bmv2] [D] [thread 9511] [20.0] [cxt 0] Deparsing header 'ethernet'
[16:37:08.083] [bmv2] [D] [thread 9511] [20.0] [cxt 0] Deparsing header 'int_pai'
[16:37:08.083] [bmv2] [D] [thread 9511] [20.0] [cxt 0] Deparsing header 'int_filho[0]'
[16:37:08.083] [bmv2] [D] [thread 9511] [20.0] [cxt 0] Deparser 'deparser': end
[16:37:08.083] [bmv2] [D] [thread 9515] [20.0] [cxt 0] Transmitting packet of size 93 out of port 0
[16:37:14.808] [bmv2] [D] [thread 9510] [21.0] [cxt 0] Processing packet received on port 2
[16:37:14.809] [bmv2] [D] [thread 9510] [21.0] [cxt 0] Parser 'parser': start
[16:37:14.809] [bmv2] [D] [thread 9510] [21.0] [cxt 0] Parser 'parser' entering state 'start'
[16:37:14.809] [bmv2] [D] [thread 9510] [21.0] [cxt 0] Extracting header 'ethernet'
[16:37:14.809] [bmv2] [D] [thread 9510] [21.0] [cxt 0] Parser state 'start': key is 1212
[16:37:14.809] [bmv2] [T] [thread 9510] [21.0] [cxt 0] Bytes parsed: 14
[16:37:14.809] [bmv2] [D] [thread 9510] [21.0] [cxt 0] Parser 'parser' entering state 'parse_int_pai'
[16:37:14.810] [bmv2] [D] [thread 9510] [21.0] [cxt 0] Extracting header 'int_pai'
[16:37:14.810] [bmv2] [D] [thread 9510] [21.0] [cxt 0] Parser set: setting field 'scalars.metadata.filhos_restantes' from field 'int_pai.quantidade_filhos' (1)
[16:37:14.810] [bmv2] [D] [thread 9510] [21.0] [cxt 0] Parser state 'parse_int_pai' has no switch, going to default next state
[16:37:14.810] [bmv2] [T] [thread 9510] [21.0] [cxt 0] Bytes parsed: 22
[16:37:14.810] [bmv2] [D] [thread 9510] [21.0] [cxt 0] Parser 'parser' entering state 'parse_int_filho'
[16:37:14.810] [bmv2] [D] [thread 9510] [21.0] [cxt 0] Extracting to header stack 0, next header is 5
[16:37:14.810] [bmv2] [D] [thread 9510] [21.0] [cxt 0] Parser set: setting field 'scalars.metadata.filhos_restantes' from expression, new value is 0
[16:37:14.810] [bmv2] [D] [thread 9510] [21.0] [cxt 0] Parser state 'parse_int_filho': key is 00000000
[16:37:14.810] [bmv2] [T] [thread 9510] [21.0] [cxt 0] Bytes parsed: 37
[16:37:14.810] [bmv2] [D] [thread 9510] [21.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[16:37:14.811] [bmv2] [D] [thread 9510] [21.0] [cxt 0] Extracting header 'ipv4'
[16:37:14.811] [bmv2] [D] [thread 9510] [21.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[16:37:14.811] [bmv2] [T] [thread 9510] [21.0] [cxt 0] Bytes parsed: 57
[16:37:14.811] [bmv2] [D] [thread 9510] [21.0] [cxt 0] Parser 'parser': end
[16:37:14.811] [bmv2] [D] [thread 9510] [21.0] [cxt 0] Pipeline 'ingress': start
[16:37:14.811] [bmv2] [T] [thread 9510] [21.0] [cxt 0] basic.p4(186) Condition "hdr.int_pai.isValid()" (node_2) is true
[16:37:14.811] [bmv2] [T] [thread 9510] [21.0] [cxt 0] Applying table 'tbl_add_int_filho'
[16:37:14.811] [bmv2] [D] [thread 9510] [21.0] [cxt 0] Looking up key:

[16:37:14.811] [bmv2] [D] [thread 9510] [21.0] [cxt 0] Table 'tbl_add_int_filho': miss
[16:37:14.811] [bmv2] [D] [thread 9510] [21.0] [cxt 0] Action entry is MyIngress.add_int_filho - 
[16:37:14.811] [bmv2] [T] [thread 9510] [21.0] [cxt 0] Action MyIngress.add_int_filho
[16:37:14.812] [bmv2] [T] [thread 9510] [21.0] [cxt 0] basic.p4(170) Primitive reg_switch_id.read(var_switch_id, 0)
[16:37:14.812] [bmv2] [T] [thread 9510] [21.0] [cxt 0] Read register 'MyIngress.reg_switch_id' at index 0 read value 0
[16:37:14.812] [bmv2] [T] [thread 9510] [21.0] [cxt 0] basic.p4(172) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[16:37:14.812] [bmv2] [T] [thread 9510] [21.0] [cxt 0] basic.p4(174) Primitive hdr.int_filho.push_front(1)
[16:37:14.812] [bmv2] [T] [thread 9510] [21.0] [cxt 0] basic.p4(175) Primitive hdr.int_filho[0].setValid()
[16:37:14.812] [bmv2] [T] [thread 9510] [21.0] [cxt 0] basic.p4(176) Primitive hdr.int_filho[0].id_switch = var_switch_id
[16:37:14.812] [bmv2] [T] [thread 9510] [21.0] [cxt 0] basic.p4(177) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[16:37:14.812] [bmv2] [T] [thread 9510] [21.0] [cxt 0] basic.p4(178) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[16:37:14.812] [bmv2] [T] [thread 9510] [21.0] [cxt 0] basic.p4(179) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[16:37:14.812] [bmv2] [T] [thread 9510] [21.0] [cxt 0] basic.p4(180) Primitive hdr.int_filho[0].padding = 0
[16:37:14.812] [bmv2] [T] [thread 9510] [21.0] [cxt 0] basic.p4(6) Primitive 0x1213; ...
[16:37:14.812] [bmv2] [T] [thread 9510] [21.0] [cxt 0] basic.p4(7) Primitive 0x800; ...
[16:37:14.812] [bmv2] [T] [thread 9510] [21.0] [cxt 0] basic.p4(197) Condition "hdr.ipv4.isValid()" (node_6) is true
[16:37:14.812] [bmv2] [T] [thread 9510] [21.0] [cxt 0] Applying table 'MyIngress.ipv4_lpm'
[16:37:14.812] [bmv2] [D] [thread 9510] [21.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000202

[16:37:14.812] [bmv2] [D] [thread 9510] [21.0] [cxt 0] Table 'MyIngress.ipv4_lpm': hit with handle 1
[16:37:14.812] [bmv2] [D] [thread 9510] [21.0] [cxt 0] Dumping entry 1
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000202/32
Action entry: MyIngress.ipv4_forward - 80000000222,1,

[16:37:14.812] [bmv2] [D] [thread 9510] [21.0] [cxt 0] Action entry is MyIngress.ipv4_forward - 80000000222,1,
[16:37:14.813] [bmv2] [T] [thread 9510] [21.0] [cxt 0] Action MyIngress.ipv4_forward
[16:37:14.813] [bmv2] [T] [thread 9510] [21.0] [cxt 0] basic.p4(133) Primitive standard_metadata.egress_spec = port
[16:37:14.813] [bmv2] [T] [thread 9510] [21.0] [cxt 0] basic.p4(134) Primitive hdr.ethernet.srcAddr = hdr.ethernet.dstAddr
[16:37:14.813] [bmv2] [T] [thread 9510] [21.0] [cxt 0] basic.p4(135) Primitive hdr.ethernet.dstAddr = dstAddr
[16:37:14.813] [bmv2] [T] [thread 9510] [21.0] [cxt 0] basic.p4(136) Primitive hdr.ipv4.ttl = hdr.ipv4.ttl - 1
[16:37:14.813] [bmv2] [D] [thread 9510] [21.0] [cxt 0] Pipeline 'ingress': end
[16:37:14.813] [bmv2] [D] [thread 9510] [21.0] [cxt 0] Egress port is 1
[16:37:14.813] [bmv2] [D] [thread 9512] [21.0] [cxt 0] Pipeline 'egress': start
[16:37:14.813] [bmv2] [D] [thread 9512] [21.0] [cxt 0] Pipeline 'egress': end
[16:37:14.813] [bmv2] [D] [thread 9512] [21.0] [cxt 0] Deparser 'deparser': start
[16:37:14.813] [bmv2] [D] [thread 9512] [21.0] [cxt 0] Updating checksum 'cksum'
[16:37:14.814] [bmv2] [D] [thread 9512] [21.0] [cxt 0] Deparsing header 'ethernet'
[16:37:14.814] [bmv2] [D] [thread 9512] [21.0] [cxt 0] Deparsing header 'int_pai'
[16:37:14.814] [bmv2] [D] [thread 9512] [21.0] [cxt 0] Deparsing header 'int_filho[0]'
[16:37:14.814] [bmv2] [D] [thread 9512] [21.0] [cxt 0] Deparsing header 'int_filho[1]'
[16:37:14.814] [bmv2] [D] [thread 9512] [21.0] [cxt 0] Deparsing header 'ipv4'
[16:37:14.814] [bmv2] [D] [thread 9512] [21.0] [cxt 0] Deparser 'deparser': end
[16:37:14.814] [bmv2] [D] [thread 9515] [21.0] [cxt 0] Transmitting packet of size 97 out of port 1
[16:37:14.987] [bmv2] [D] [thread 9510] [22.0] [cxt 0] Processing packet received on port 1
[16:37:14.987] [bmv2] [D] [thread 9510] [22.0] [cxt 0] Parser 'parser': start
[16:37:14.988] [bmv2] [D] [thread 9510] [22.0] [cxt 0] Parser 'parser' entering state 'start'
[16:37:14.988] [bmv2] [D] [thread 9510] [22.0] [cxt 0] Extracting header 'ethernet'
[16:37:14.989] [bmv2] [D] [thread 9510] [22.0] [cxt 0] Parser state 'start': key is 86dd
[16:37:14.989] [bmv2] [T] [thread 9510] [22.0] [cxt 0] Bytes parsed: 14
[16:37:14.989] [bmv2] [D] [thread 9510] [22.0] [cxt 0] Parser 'parser': end
[16:37:14.989] [bmv2] [D] [thread 9510] [22.0] [cxt 0] Pipeline 'ingress': start
[16:37:14.990] [bmv2] [T] [thread 9510] [22.0] [cxt 0] basic.p4(186) Condition "hdr.int_pai.isValid()" (node_2) is false
[16:37:14.990] [bmv2] [T] [thread 9510] [22.0] [cxt 0] Applying table 'tbl_basic187'
[16:37:14.991] [bmv2] [D] [thread 9510] [22.0] [cxt 0] Looking up key:

[16:37:14.991] [bmv2] [D] [thread 9510] [22.0] [cxt 0] Table 'tbl_basic187': miss
[16:37:14.992] [bmv2] [D] [thread 9510] [22.0] [cxt 0] Action entry is basic187 - 
[16:37:14.992] [bmv2] [T] [thread 9510] [22.0] [cxt 0] Action basic187
[16:37:14.992] [bmv2] [T] [thread 9510] [22.0] [cxt 0] basic.p4(187) Primitive hdr.int_pai.setValid()
[16:37:14.992] [bmv2] [T] [thread 9510] [22.0] [cxt 0] basic.p4(188) Primitive hdr.int_pai.tamanho_filho = 13
[16:37:14.993] [bmv2] [T] [thread 9510] [22.0] [cxt 0] basic.p4(189) Primitive hdr.int_pai.quantidade_filhos = 0
[16:37:14.993] [bmv2] [T] [thread 9510] [22.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[16:37:14.993] [bmv2] [T] [thread 9510] [22.0] [cxt 0] Applying table 'tbl_add_int_primeiro_filho'
[16:37:14.993] [bmv2] [D] [thread 9510] [22.0] [cxt 0] Looking up key:

[16:37:14.993] [bmv2] [D] [thread 9510] [22.0] [cxt 0] Table 'tbl_add_int_primeiro_filho': miss
[16:37:14.993] [bmv2] [D] [thread 9510] [22.0] [cxt 0] Action entry is MyIngress.add_int_primeiro_filho - 
[16:37:14.993] [bmv2] [T] [thread 9510] [22.0] [cxt 0] Action MyIngress.add_int_primeiro_filho
[16:37:14.994] [bmv2] [T] [thread 9510] [22.0] [cxt 0] basic.p4(155) Primitive reg_switch_id.read(var_switch_id, 0)
[16:37:14.994] [bmv2] [T] [thread 9510] [22.0] [cxt 0] Read register 'MyIngress.reg_switch_id' at index 0 read value 0
[16:37:14.994] [bmv2] [T] [thread 9510] [22.0] [cxt 0] basic.p4(157) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[16:37:14.994] [bmv2] [T] [thread 9510] [22.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].setValid()
[16:37:14.994] [bmv2] [T] [thread 9510] [22.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].id_switch = var_switch_id
[16:37:14.994] [bmv2] [T] [thread 9510] [22.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[16:37:14.994] [bmv2] [T] [thread 9510] [22.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[16:37:14.994] [bmv2] [T] [thread 9510] [22.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[16:37:14.994] [bmv2] [T] [thread 9510] [22.0] [cxt 0] basic.p4(164) Primitive hdr.int_filho[0].padding = 0
[16:37:14.994] [bmv2] [T] [thread 9510] [22.0] [cxt 0] basic.p4(6) Primitive 0x1213; ...
[16:37:14.995] [bmv2] [T] [thread 9510] [22.0] [cxt 0] basic.p4(197) Condition "hdr.ipv4.isValid()" (node_6) is false
[16:37:14.995] [bmv2] [D] [thread 9510] [22.0] [cxt 0] Pipeline 'ingress': end
[16:37:14.995] [bmv2] [D] [thread 9510] [22.0] [cxt 0] Egress port is 0
[16:37:14.995] [bmv2] [D] [thread 9511] [22.0] [cxt 0] Pipeline 'egress': start
[16:37:14.995] [bmv2] [D] [thread 9511] [22.0] [cxt 0] Pipeline 'egress': end
[16:37:14.995] [bmv2] [D] [thread 9511] [22.0] [cxt 0] Deparser 'deparser': start
[16:37:14.995] [bmv2] [T] [thread 9511] [22.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[16:37:14.995] [bmv2] [D] [thread 9511] [22.0] [cxt 0] Deparsing header 'ethernet'
[16:37:14.995] [bmv2] [D] [thread 9511] [22.0] [cxt 0] Deparsing header 'int_pai'
[16:37:14.995] [bmv2] [D] [thread 9511] [22.0] [cxt 0] Deparsing header 'int_filho[0]'
[16:37:14.996] [bmv2] [D] [thread 9511] [22.0] [cxt 0] Deparser 'deparser': end
[16:37:14.996] [bmv2] [D] [thread 9515] [22.0] [cxt 0] Transmitting packet of size 93 out of port 0
[16:37:15.242] [bmv2] [D] [thread 9510] [23.0] [cxt 0] Processing packet received on port 3
[16:37:15.242] [bmv2] [D] [thread 9510] [23.0] [cxt 0] Parser 'parser': start
[16:37:15.243] [bmv2] [D] [thread 9510] [23.0] [cxt 0] Parser 'parser' entering state 'start'
[16:37:15.243] [bmv2] [D] [thread 9510] [23.0] [cxt 0] Extracting header 'ethernet'
[16:37:15.243] [bmv2] [D] [thread 9510] [23.0] [cxt 0] Parser state 'start': key is 86dd
[16:37:15.243] [bmv2] [T] [thread 9510] [23.0] [cxt 0] Bytes parsed: 14
[16:37:15.243] [bmv2] [D] [thread 9510] [23.0] [cxt 0] Parser 'parser': end
[16:37:15.243] [bmv2] [D] [thread 9510] [23.0] [cxt 0] Pipeline 'ingress': start
[16:37:15.243] [bmv2] [T] [thread 9510] [23.0] [cxt 0] basic.p4(186) Condition "hdr.int_pai.isValid()" (node_2) is false
[16:37:15.244] [bmv2] [T] [thread 9510] [23.0] [cxt 0] Applying table 'tbl_basic187'
[16:37:15.244] [bmv2] [D] [thread 9510] [23.0] [cxt 0] Looking up key:

[16:37:15.244] [bmv2] [D] [thread 9510] [23.0] [cxt 0] Table 'tbl_basic187': miss
[16:37:15.244] [bmv2] [D] [thread 9510] [23.0] [cxt 0] Action entry is basic187 - 
[16:37:15.244] [bmv2] [T] [thread 9510] [23.0] [cxt 0] Action basic187
[16:37:15.244] [bmv2] [T] [thread 9510] [23.0] [cxt 0] basic.p4(187) Primitive hdr.int_pai.setValid()
[16:37:15.244] [bmv2] [T] [thread 9510] [23.0] [cxt 0] basic.p4(188) Primitive hdr.int_pai.tamanho_filho = 13
[16:37:15.244] [bmv2] [T] [thread 9510] [23.0] [cxt 0] basic.p4(189) Primitive hdr.int_pai.quantidade_filhos = 0
[16:37:15.244] [bmv2] [T] [thread 9510] [23.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[16:37:15.244] [bmv2] [T] [thread 9510] [23.0] [cxt 0] Applying table 'tbl_add_int_primeiro_filho'
[16:37:15.244] [bmv2] [D] [thread 9510] [23.0] [cxt 0] Looking up key:

[16:37:15.244] [bmv2] [D] [thread 9510] [23.0] [cxt 0] Table 'tbl_add_int_primeiro_filho': miss
[16:37:15.245] [bmv2] [D] [thread 9510] [23.0] [cxt 0] Action entry is MyIngress.add_int_primeiro_filho - 
[16:37:15.245] [bmv2] [T] [thread 9510] [23.0] [cxt 0] Action MyIngress.add_int_primeiro_filho
[16:37:15.245] [bmv2] [T] [thread 9510] [23.0] [cxt 0] basic.p4(155) Primitive reg_switch_id.read(var_switch_id, 0)
[16:37:15.245] [bmv2] [T] [thread 9510] [23.0] [cxt 0] Read register 'MyIngress.reg_switch_id' at index 0 read value 0
[16:37:15.245] [bmv2] [T] [thread 9510] [23.0] [cxt 0] basic.p4(157) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[16:37:15.245] [bmv2] [T] [thread 9510] [23.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].setValid()
[16:37:15.245] [bmv2] [T] [thread 9510] [23.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].id_switch = var_switch_id
[16:37:15.245] [bmv2] [T] [thread 9510] [23.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[16:37:15.245] [bmv2] [T] [thread 9510] [23.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[16:37:15.245] [bmv2] [T] [thread 9510] [23.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[16:37:15.246] [bmv2] [T] [thread 9510] [23.0] [cxt 0] basic.p4(164) Primitive hdr.int_filho[0].padding = 0
[16:37:15.246] [bmv2] [T] [thread 9510] [23.0] [cxt 0] basic.p4(6) Primitive 0x1213; ...
[16:37:15.246] [bmv2] [T] [thread 9510] [23.0] [cxt 0] basic.p4(197) Condition "hdr.ipv4.isValid()" (node_6) is false
[16:37:15.246] [bmv2] [D] [thread 9510] [23.0] [cxt 0] Pipeline 'ingress': end
[16:37:15.246] [bmv2] [D] [thread 9510] [23.0] [cxt 0] Egress port is 0
[16:37:15.246] [bmv2] [D] [thread 9511] [23.0] [cxt 0] Pipeline 'egress': start
[16:37:15.246] [bmv2] [D] [thread 9511] [23.0] [cxt 0] Pipeline 'egress': end
[16:37:15.246] [bmv2] [D] [thread 9511] [23.0] [cxt 0] Deparser 'deparser': start
[16:37:15.246] [bmv2] [T] [thread 9511] [23.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[16:37:15.246] [bmv2] [D] [thread 9511] [23.0] [cxt 0] Deparsing header 'ethernet'
[16:37:15.246] [bmv2] [D] [thread 9511] [23.0] [cxt 0] Deparsing header 'int_pai'
[16:37:15.246] [bmv2] [D] [thread 9511] [23.0] [cxt 0] Deparsing header 'int_filho[0]'
[16:37:15.247] [bmv2] [D] [thread 9511] [23.0] [cxt 0] Deparser 'deparser': end
[16:37:15.247] [bmv2] [D] [thread 9515] [23.0] [cxt 0] Transmitting packet of size 93 out of port 0
[16:37:15.754] [bmv2] [D] [thread 9510] [24.0] [cxt 0] Processing packet received on port 2
[16:37:15.754] [bmv2] [D] [thread 9510] [24.0] [cxt 0] Parser 'parser': start
[16:37:15.755] [bmv2] [D] [thread 9510] [24.0] [cxt 0] Parser 'parser' entering state 'start'
[16:37:15.755] [bmv2] [D] [thread 9510] [24.0] [cxt 0] Extracting header 'ethernet'
[16:37:15.755] [bmv2] [D] [thread 9510] [24.0] [cxt 0] Parser state 'start': key is 86dd
[16:37:15.756] [bmv2] [T] [thread 9510] [24.0] [cxt 0] Bytes parsed: 14
[16:37:15.756] [bmv2] [D] [thread 9510] [24.0] [cxt 0] Parser 'parser': end
[16:37:15.756] [bmv2] [D] [thread 9510] [24.0] [cxt 0] Pipeline 'ingress': start
[16:37:15.756] [bmv2] [T] [thread 9510] [24.0] [cxt 0] basic.p4(186) Condition "hdr.int_pai.isValid()" (node_2) is false
[16:37:15.756] [bmv2] [T] [thread 9510] [24.0] [cxt 0] Applying table 'tbl_basic187'
[16:37:15.756] [bmv2] [D] [thread 9510] [24.0] [cxt 0] Looking up key:

[16:37:15.756] [bmv2] [D] [thread 9510] [24.0] [cxt 0] Table 'tbl_basic187': miss
[16:37:15.756] [bmv2] [D] [thread 9510] [24.0] [cxt 0] Action entry is basic187 - 
[16:37:15.756] [bmv2] [T] [thread 9510] [24.0] [cxt 0] Action basic187
[16:37:15.757] [bmv2] [T] [thread 9510] [24.0] [cxt 0] basic.p4(187) Primitive hdr.int_pai.setValid()
[16:37:15.757] [bmv2] [T] [thread 9510] [24.0] [cxt 0] basic.p4(188) Primitive hdr.int_pai.tamanho_filho = 13
[16:37:15.757] [bmv2] [T] [thread 9510] [24.0] [cxt 0] basic.p4(189) Primitive hdr.int_pai.quantidade_filhos = 0
[16:37:15.757] [bmv2] [T] [thread 9510] [24.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[16:37:15.757] [bmv2] [T] [thread 9510] [24.0] [cxt 0] Applying table 'tbl_add_int_primeiro_filho'
[16:37:15.757] [bmv2] [D] [thread 9510] [24.0] [cxt 0] Looking up key:

[16:37:15.757] [bmv2] [D] [thread 9510] [24.0] [cxt 0] Table 'tbl_add_int_primeiro_filho': miss
[16:37:15.757] [bmv2] [D] [thread 9510] [24.0] [cxt 0] Action entry is MyIngress.add_int_primeiro_filho - 
[16:37:15.757] [bmv2] [T] [thread 9510] [24.0] [cxt 0] Action MyIngress.add_int_primeiro_filho
[16:37:15.757] [bmv2] [T] [thread 9510] [24.0] [cxt 0] basic.p4(155) Primitive reg_switch_id.read(var_switch_id, 0)
[16:37:15.757] [bmv2] [T] [thread 9510] [24.0] [cxt 0] Read register 'MyIngress.reg_switch_id' at index 0 read value 0
[16:37:15.757] [bmv2] [T] [thread 9510] [24.0] [cxt 0] basic.p4(157) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[16:37:15.757] [bmv2] [T] [thread 9510] [24.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].setValid()
[16:37:15.757] [bmv2] [T] [thread 9510] [24.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].id_switch = var_switch_id
[16:37:15.758] [bmv2] [T] [thread 9510] [24.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[16:37:15.758] [bmv2] [T] [thread 9510] [24.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[16:37:15.758] [bmv2] [T] [thread 9510] [24.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[16:37:15.758] [bmv2] [T] [thread 9510] [24.0] [cxt 0] basic.p4(164) Primitive hdr.int_filho[0].padding = 0
[16:37:15.758] [bmv2] [T] [thread 9510] [24.0] [cxt 0] basic.p4(6) Primitive 0x1213; ...
[16:37:15.758] [bmv2] [T] [thread 9510] [24.0] [cxt 0] basic.p4(197) Condition "hdr.ipv4.isValid()" (node_6) is false
[16:37:15.758] [bmv2] [D] [thread 9510] [24.0] [cxt 0] Pipeline 'ingress': end
[16:37:15.758] [bmv2] [D] [thread 9510] [24.0] [cxt 0] Egress port is 0
[16:37:15.758] [bmv2] [D] [thread 9511] [24.0] [cxt 0] Pipeline 'egress': start
[16:37:15.758] [bmv2] [D] [thread 9511] [24.0] [cxt 0] Pipeline 'egress': end
[16:37:15.758] [bmv2] [D] [thread 9511] [24.0] [cxt 0] Deparser 'deparser': start
[16:37:15.758] [bmv2] [T] [thread 9511] [24.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[16:37:15.758] [bmv2] [D] [thread 9511] [24.0] [cxt 0] Deparsing header 'ethernet'
[16:37:15.758] [bmv2] [D] [thread 9511] [24.0] [cxt 0] Deparsing header 'int_pai'
[16:37:15.759] [bmv2] [D] [thread 9511] [24.0] [cxt 0] Deparsing header 'int_filho[0]'
[16:37:15.759] [bmv2] [D] [thread 9511] [24.0] [cxt 0] Deparser 'deparser': end
[16:37:15.759] [bmv2] [D] [thread 9515] [24.0] [cxt 0] Transmitting packet of size 93 out of port 0
[16:37:15.758] [bmv2] [D] [thread 9510] [25.0] [cxt 0] Processing packet received on port 2
[16:37:15.759] [bmv2] [D] [thread 9510] [25.0] [cxt 0] Parser 'parser': start
[16:37:15.759] [bmv2] [D] [thread 9510] [25.0] [cxt 0] Parser 'parser' entering state 'start'
[16:37:15.759] [bmv2] [D] [thread 9510] [25.0] [cxt 0] Extracting header 'ethernet'
[16:37:15.759] [bmv2] [D] [thread 9510] [25.0] [cxt 0] Parser state 'start': key is 86dd
[16:37:15.759] [bmv2] [T] [thread 9510] [25.0] [cxt 0] Bytes parsed: 14
[16:37:15.759] [bmv2] [D] [thread 9510] [25.0] [cxt 0] Parser 'parser': end
[16:37:15.759] [bmv2] [D] [thread 9510] [25.0] [cxt 0] Pipeline 'ingress': start
[16:37:15.759] [bmv2] [T] [thread 9510] [25.0] [cxt 0] basic.p4(186) Condition "hdr.int_pai.isValid()" (node_2) is false
[16:37:15.759] [bmv2] [T] [thread 9510] [25.0] [cxt 0] Applying table 'tbl_basic187'
[16:37:15.760] [bmv2] [D] [thread 9510] [25.0] [cxt 0] Looking up key:

[16:37:15.760] [bmv2] [D] [thread 9510] [25.0] [cxt 0] Table 'tbl_basic187': miss
[16:37:15.760] [bmv2] [D] [thread 9510] [25.0] [cxt 0] Action entry is basic187 - 
[16:37:15.760] [bmv2] [T] [thread 9510] [25.0] [cxt 0] Action basic187
[16:37:15.760] [bmv2] [T] [thread 9510] [25.0] [cxt 0] basic.p4(187) Primitive hdr.int_pai.setValid()
[16:37:15.760] [bmv2] [T] [thread 9510] [25.0] [cxt 0] basic.p4(188) Primitive hdr.int_pai.tamanho_filho = 13
[16:37:15.760] [bmv2] [T] [thread 9510] [25.0] [cxt 0] basic.p4(189) Primitive hdr.int_pai.quantidade_filhos = 0
[16:37:15.760] [bmv2] [T] [thread 9510] [25.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[16:37:15.760] [bmv2] [T] [thread 9510] [25.0] [cxt 0] Applying table 'tbl_add_int_primeiro_filho'
[16:37:15.760] [bmv2] [D] [thread 9510] [25.0] [cxt 0] Looking up key:

[16:37:15.760] [bmv2] [D] [thread 9510] [25.0] [cxt 0] Table 'tbl_add_int_primeiro_filho': miss
[16:37:15.760] [bmv2] [D] [thread 9510] [25.0] [cxt 0] Action entry is MyIngress.add_int_primeiro_filho - 
[16:37:15.760] [bmv2] [T] [thread 9510] [25.0] [cxt 0] Action MyIngress.add_int_primeiro_filho
[16:37:15.760] [bmv2] [T] [thread 9510] [25.0] [cxt 0] basic.p4(155) Primitive reg_switch_id.read(var_switch_id, 0)
[16:37:15.760] [bmv2] [T] [thread 9510] [25.0] [cxt 0] Read register 'MyIngress.reg_switch_id' at index 0 read value 0
[16:37:15.760] [bmv2] [T] [thread 9510] [25.0] [cxt 0] basic.p4(157) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[16:37:15.761] [bmv2] [T] [thread 9510] [25.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].setValid()
[16:37:15.761] [bmv2] [T] [thread 9510] [25.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].id_switch = var_switch_id
[16:37:15.761] [bmv2] [T] [thread 9510] [25.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[16:37:15.761] [bmv2] [T] [thread 9510] [25.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[16:37:15.761] [bmv2] [T] [thread 9510] [25.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[16:37:15.761] [bmv2] [T] [thread 9510] [25.0] [cxt 0] basic.p4(164) Primitive hdr.int_filho[0].padding = 0
[16:37:15.761] [bmv2] [T] [thread 9510] [25.0] [cxt 0] basic.p4(6) Primitive 0x1213; ...
[16:37:15.761] [bmv2] [T] [thread 9510] [25.0] [cxt 0] basic.p4(197) Condition "hdr.ipv4.isValid()" (node_6) is false
[16:37:15.761] [bmv2] [D] [thread 9510] [25.0] [cxt 0] Pipeline 'ingress': end
[16:37:15.761] [bmv2] [D] [thread 9510] [25.0] [cxt 0] Egress port is 0
[16:37:15.761] [bmv2] [D] [thread 9511] [25.0] [cxt 0] Pipeline 'egress': start
[16:37:15.761] [bmv2] [D] [thread 9511] [25.0] [cxt 0] Pipeline 'egress': end
[16:37:15.761] [bmv2] [D] [thread 9511] [25.0] [cxt 0] Deparser 'deparser': start
[16:37:15.761] [bmv2] [T] [thread 9511] [25.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[16:37:15.761] [bmv2] [D] [thread 9511] [25.0] [cxt 0] Deparsing header 'ethernet'
[16:37:15.761] [bmv2] [D] [thread 9511] [25.0] [cxt 0] Deparsing header 'int_pai'
[16:37:15.761] [bmv2] [D] [thread 9511] [25.0] [cxt 0] Deparsing header 'int_filho[0]'
[16:37:15.762] [bmv2] [D] [thread 9511] [25.0] [cxt 0] Deparser 'deparser': end
[16:37:15.762] [bmv2] [D] [thread 9515] [25.0] [cxt 0] Transmitting packet of size 93 out of port 0
[16:37:16.273] [bmv2] [D] [thread 9510] [26.0] [cxt 0] Processing packet received on port 3
[16:37:16.273] [bmv2] [D] [thread 9510] [26.0] [cxt 0] Parser 'parser': start
[16:37:16.273] [bmv2] [D] [thread 9510] [26.0] [cxt 0] Parser 'parser' entering state 'start'
[16:37:16.273] [bmv2] [D] [thread 9510] [26.0] [cxt 0] Extracting header 'ethernet'
[16:37:16.273] [bmv2] [D] [thread 9510] [26.0] [cxt 0] Parser state 'start': key is 86dd
[16:37:16.274] [bmv2] [T] [thread 9510] [26.0] [cxt 0] Bytes parsed: 14
[16:37:16.274] [bmv2] [D] [thread 9510] [26.0] [cxt 0] Parser 'parser': end
[16:37:16.274] [bmv2] [D] [thread 9510] [26.0] [cxt 0] Pipeline 'ingress': start
[16:37:16.274] [bmv2] [T] [thread 9510] [26.0] [cxt 0] basic.p4(186) Condition "hdr.int_pai.isValid()" (node_2) is false
[16:37:16.274] [bmv2] [T] [thread 9510] [26.0] [cxt 0] Applying table 'tbl_basic187'
[16:37:16.274] [bmv2] [D] [thread 9510] [26.0] [cxt 0] Looking up key:

[16:37:16.274] [bmv2] [D] [thread 9510] [26.0] [cxt 0] Table 'tbl_basic187': miss
[16:37:16.274] [bmv2] [D] [thread 9510] [26.0] [cxt 0] Action entry is basic187 - 
[16:37:16.274] [bmv2] [T] [thread 9510] [26.0] [cxt 0] Action basic187
[16:37:16.274] [bmv2] [T] [thread 9510] [26.0] [cxt 0] basic.p4(187) Primitive hdr.int_pai.setValid()
[16:37:16.274] [bmv2] [T] [thread 9510] [26.0] [cxt 0] basic.p4(188) Primitive hdr.int_pai.tamanho_filho = 13
[16:37:16.274] [bmv2] [T] [thread 9510] [26.0] [cxt 0] basic.p4(189) Primitive hdr.int_pai.quantidade_filhos = 0
[16:37:16.274] [bmv2] [T] [thread 9510] [26.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[16:37:16.275] [bmv2] [T] [thread 9510] [26.0] [cxt 0] Applying table 'tbl_add_int_primeiro_filho'
[16:37:16.275] [bmv2] [D] [thread 9510] [26.0] [cxt 0] Looking up key:

[16:37:16.275] [bmv2] [D] [thread 9510] [26.0] [cxt 0] Table 'tbl_add_int_primeiro_filho': miss
[16:37:16.275] [bmv2] [D] [thread 9510] [26.0] [cxt 0] Action entry is MyIngress.add_int_primeiro_filho - 
[16:37:16.275] [bmv2] [T] [thread 9510] [26.0] [cxt 0] Action MyIngress.add_int_primeiro_filho
[16:37:16.275] [bmv2] [T] [thread 9510] [26.0] [cxt 0] basic.p4(155) Primitive reg_switch_id.read(var_switch_id, 0)
[16:37:16.275] [bmv2] [T] [thread 9510] [26.0] [cxt 0] Read register 'MyIngress.reg_switch_id' at index 0 read value 0
[16:37:16.275] [bmv2] [T] [thread 9510] [26.0] [cxt 0] basic.p4(157) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[16:37:16.275] [bmv2] [T] [thread 9510] [26.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].setValid()
[16:37:16.275] [bmv2] [T] [thread 9510] [26.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].id_switch = var_switch_id
[16:37:16.275] [bmv2] [T] [thread 9510] [26.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[16:37:16.275] [bmv2] [T] [thread 9510] [26.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[16:37:16.275] [bmv2] [T] [thread 9510] [26.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[16:37:16.275] [bmv2] [T] [thread 9510] [26.0] [cxt 0] basic.p4(164) Primitive hdr.int_filho[0].padding = 0
[16:37:16.275] [bmv2] [T] [thread 9510] [26.0] [cxt 0] basic.p4(6) Primitive 0x1213; ...
[16:37:16.276] [bmv2] [T] [thread 9510] [26.0] [cxt 0] basic.p4(197) Condition "hdr.ipv4.isValid()" (node_6) is false
[16:37:16.276] [bmv2] [D] [thread 9510] [26.0] [cxt 0] Pipeline 'ingress': end
[16:37:16.276] [bmv2] [D] [thread 9510] [26.0] [cxt 0] Egress port is 0
[16:37:16.276] [bmv2] [D] [thread 9511] [26.0] [cxt 0] Pipeline 'egress': start
[16:37:16.276] [bmv2] [D] [thread 9511] [26.0] [cxt 0] Pipeline 'egress': end
[16:37:16.276] [bmv2] [D] [thread 9511] [26.0] [cxt 0] Deparser 'deparser': start
[16:37:16.276] [bmv2] [T] [thread 9511] [26.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[16:37:16.277] [bmv2] [D] [thread 9511] [26.0] [cxt 0] Deparsing header 'ethernet'
[16:37:16.277] [bmv2] [D] [thread 9511] [26.0] [cxt 0] Deparsing header 'int_pai'
[16:37:16.277] [bmv2] [D] [thread 9511] [26.0] [cxt 0] Deparsing header 'int_filho[0]'
[16:37:16.277] [bmv2] [D] [thread 9511] [26.0] [cxt 0] Deparser 'deparser': end
[16:37:16.277] [bmv2] [D] [thread 9515] [26.0] [cxt 0] Transmitting packet of size 93 out of port 0
[16:37:29.578] [bmv2] [D] [thread 9510] [27.0] [cxt 0] Processing packet received on port 1
[16:37:29.579] [bmv2] [D] [thread 9510] [27.0] [cxt 0] Parser 'parser': start
[16:37:29.579] [bmv2] [D] [thread 9510] [27.0] [cxt 0] Parser 'parser' entering state 'start'
[16:37:29.580] [bmv2] [D] [thread 9510] [27.0] [cxt 0] Extracting header 'ethernet'
[16:37:29.580] [bmv2] [D] [thread 9510] [27.0] [cxt 0] Parser state 'start': key is 86dd
[16:37:29.580] [bmv2] [T] [thread 9510] [27.0] [cxt 0] Bytes parsed: 14
[16:37:29.581] [bmv2] [D] [thread 9510] [27.0] [cxt 0] Parser 'parser': end
[16:37:29.581] [bmv2] [D] [thread 9510] [27.0] [cxt 0] Pipeline 'ingress': start
[16:37:29.581] [bmv2] [T] [thread 9510] [27.0] [cxt 0] basic.p4(186) Condition "hdr.int_pai.isValid()" (node_2) is false
[16:37:29.582] [bmv2] [T] [thread 9510] [27.0] [cxt 0] Applying table 'tbl_basic187'
[16:37:29.582] [bmv2] [D] [thread 9510] [27.0] [cxt 0] Looking up key:

[16:37:29.582] [bmv2] [D] [thread 9510] [27.0] [cxt 0] Table 'tbl_basic187': miss
[16:37:29.583] [bmv2] [D] [thread 9510] [27.0] [cxt 0] Action entry is basic187 - 
[16:37:29.583] [bmv2] [T] [thread 9510] [27.0] [cxt 0] Action basic187
[16:37:29.583] [bmv2] [T] [thread 9510] [27.0] [cxt 0] basic.p4(187) Primitive hdr.int_pai.setValid()
[16:37:29.583] [bmv2] [T] [thread 9510] [27.0] [cxt 0] basic.p4(188) Primitive hdr.int_pai.tamanho_filho = 13
[16:37:29.583] [bmv2] [T] [thread 9510] [27.0] [cxt 0] basic.p4(189) Primitive hdr.int_pai.quantidade_filhos = 0
[16:37:29.583] [bmv2] [T] [thread 9510] [27.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[16:37:29.583] [bmv2] [T] [thread 9510] [27.0] [cxt 0] Applying table 'tbl_add_int_primeiro_filho'
[16:37:29.583] [bmv2] [D] [thread 9510] [27.0] [cxt 0] Looking up key:

[16:37:29.583] [bmv2] [D] [thread 9510] [27.0] [cxt 0] Table 'tbl_add_int_primeiro_filho': miss
[16:37:29.584] [bmv2] [D] [thread 9510] [27.0] [cxt 0] Action entry is MyIngress.add_int_primeiro_filho - 
[16:37:29.584] [bmv2] [T] [thread 9510] [27.0] [cxt 0] Action MyIngress.add_int_primeiro_filho
[16:37:29.584] [bmv2] [T] [thread 9510] [27.0] [cxt 0] basic.p4(155) Primitive reg_switch_id.read(var_switch_id, 0)
[16:37:29.584] [bmv2] [T] [thread 9510] [27.0] [cxt 0] Read register 'MyIngress.reg_switch_id' at index 0 read value 0
[16:37:29.584] [bmv2] [T] [thread 9510] [27.0] [cxt 0] basic.p4(157) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[16:37:29.584] [bmv2] [T] [thread 9510] [27.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].setValid()
[16:37:29.584] [bmv2] [T] [thread 9510] [27.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].id_switch = var_switch_id
[16:37:29.584] [bmv2] [T] [thread 9510] [27.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[16:37:29.584] [bmv2] [T] [thread 9510] [27.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[16:37:29.584] [bmv2] [T] [thread 9510] [27.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[16:37:29.584] [bmv2] [T] [thread 9510] [27.0] [cxt 0] basic.p4(164) Primitive hdr.int_filho[0].padding = 0
[16:37:29.584] [bmv2] [T] [thread 9510] [27.0] [cxt 0] basic.p4(6) Primitive 0x1213; ...
[16:37:29.584] [bmv2] [T] [thread 9510] [27.0] [cxt 0] basic.p4(197) Condition "hdr.ipv4.isValid()" (node_6) is false
[16:37:29.584] [bmv2] [D] [thread 9510] [27.0] [cxt 0] Pipeline 'ingress': end
[16:37:29.585] [bmv2] [D] [thread 9510] [27.0] [cxt 0] Egress port is 0
[16:37:29.585] [bmv2] [D] [thread 9511] [27.0] [cxt 0] Pipeline 'egress': start
[16:37:29.585] [bmv2] [D] [thread 9511] [27.0] [cxt 0] Pipeline 'egress': end
[16:37:29.585] [bmv2] [D] [thread 9511] [27.0] [cxt 0] Deparser 'deparser': start
[16:37:29.585] [bmv2] [T] [thread 9511] [27.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[16:37:29.585] [bmv2] [D] [thread 9511] [27.0] [cxt 0] Deparsing header 'ethernet'
[16:37:29.585] [bmv2] [D] [thread 9511] [27.0] [cxt 0] Deparsing header 'int_pai'
[16:37:29.585] [bmv2] [D] [thread 9511] [27.0] [cxt 0] Deparsing header 'int_filho[0]'
[16:37:29.585] [bmv2] [D] [thread 9511] [27.0] [cxt 0] Deparser 'deparser': end
[16:37:29.585] [bmv2] [D] [thread 9515] [27.0] [cxt 0] Transmitting packet of size 93 out of port 0
[16:37:30.093] [bmv2] [D] [thread 9510] [28.0] [cxt 0] Processing packet received on port 3
[16:37:30.094] [bmv2] [D] [thread 9510] [28.0] [cxt 0] Parser 'parser': start
[16:37:30.094] [bmv2] [D] [thread 9510] [28.0] [cxt 0] Parser 'parser' entering state 'start'
[16:37:30.094] [bmv2] [D] [thread 9510] [28.0] [cxt 0] Extracting header 'ethernet'
[16:37:30.095] [bmv2] [D] [thread 9510] [28.0] [cxt 0] Parser state 'start': key is 86dd
[16:37:30.095] [bmv2] [T] [thread 9510] [28.0] [cxt 0] Bytes parsed: 14
[16:37:30.095] [bmv2] [D] [thread 9510] [28.0] [cxt 0] Parser 'parser': end
[16:37:30.095] [bmv2] [D] [thread 9510] [28.0] [cxt 0] Pipeline 'ingress': start
[16:37:30.095] [bmv2] [T] [thread 9510] [28.0] [cxt 0] basic.p4(186) Condition "hdr.int_pai.isValid()" (node_2) is false
[16:37:30.096] [bmv2] [T] [thread 9510] [28.0] [cxt 0] Applying table 'tbl_basic187'
[16:37:30.096] [bmv2] [D] [thread 9510] [28.0] [cxt 0] Looking up key:

[16:37:30.096] [bmv2] [D] [thread 9510] [28.0] [cxt 0] Table 'tbl_basic187': miss
[16:37:30.096] [bmv2] [D] [thread 9510] [28.0] [cxt 0] Action entry is basic187 - 
[16:37:30.096] [bmv2] [T] [thread 9510] [28.0] [cxt 0] Action basic187
[16:37:30.096] [bmv2] [T] [thread 9510] [28.0] [cxt 0] basic.p4(187) Primitive hdr.int_pai.setValid()
[16:37:30.096] [bmv2] [T] [thread 9510] [28.0] [cxt 0] basic.p4(188) Primitive hdr.int_pai.tamanho_filho = 13
[16:37:30.096] [bmv2] [T] [thread 9510] [28.0] [cxt 0] basic.p4(189) Primitive hdr.int_pai.quantidade_filhos = 0
[16:37:30.096] [bmv2] [T] [thread 9510] [28.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[16:37:30.097] [bmv2] [T] [thread 9510] [28.0] [cxt 0] Applying table 'tbl_add_int_primeiro_filho'
[16:37:30.097] [bmv2] [D] [thread 9510] [28.0] [cxt 0] Looking up key:

[16:37:30.097] [bmv2] [D] [thread 9510] [28.0] [cxt 0] Table 'tbl_add_int_primeiro_filho': miss
[16:37:30.097] [bmv2] [D] [thread 9510] [28.0] [cxt 0] Action entry is MyIngress.add_int_primeiro_filho - 
[16:37:30.097] [bmv2] [T] [thread 9510] [28.0] [cxt 0] Action MyIngress.add_int_primeiro_filho
[16:37:30.097] [bmv2] [T] [thread 9510] [28.0] [cxt 0] basic.p4(155) Primitive reg_switch_id.read(var_switch_id, 0)
[16:37:30.097] [bmv2] [T] [thread 9510] [28.0] [cxt 0] Read register 'MyIngress.reg_switch_id' at index 0 read value 0
[16:37:30.097] [bmv2] [T] [thread 9510] [28.0] [cxt 0] basic.p4(157) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[16:37:30.097] [bmv2] [T] [thread 9510] [28.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].setValid()
[16:37:30.097] [bmv2] [T] [thread 9510] [28.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].id_switch = var_switch_id
[16:37:30.097] [bmv2] [T] [thread 9510] [28.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[16:37:30.097] [bmv2] [T] [thread 9510] [28.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[16:37:30.098] [bmv2] [T] [thread 9510] [28.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[16:37:30.098] [bmv2] [T] [thread 9510] [28.0] [cxt 0] basic.p4(164) Primitive hdr.int_filho[0].padding = 0
[16:37:30.098] [bmv2] [T] [thread 9510] [28.0] [cxt 0] basic.p4(6) Primitive 0x1213; ...
[16:37:30.098] [bmv2] [T] [thread 9510] [28.0] [cxt 0] basic.p4(197) Condition "hdr.ipv4.isValid()" (node_6) is false
[16:37:30.098] [bmv2] [D] [thread 9510] [28.0] [cxt 0] Pipeline 'ingress': end
[16:37:30.098] [bmv2] [D] [thread 9510] [28.0] [cxt 0] Egress port is 0
[16:37:30.098] [bmv2] [D] [thread 9511] [28.0] [cxt 0] Pipeline 'egress': start
[16:37:30.098] [bmv2] [D] [thread 9511] [28.0] [cxt 0] Pipeline 'egress': end
[16:37:30.099] [bmv2] [D] [thread 9511] [28.0] [cxt 0] Deparser 'deparser': start
[16:37:30.099] [bmv2] [T] [thread 9511] [28.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[16:37:30.099] [bmv2] [D] [thread 9511] [28.0] [cxt 0] Deparsing header 'ethernet'
[16:37:30.099] [bmv2] [D] [thread 9511] [28.0] [cxt 0] Deparsing header 'int_pai'
[16:37:30.099] [bmv2] [D] [thread 9511] [28.0] [cxt 0] Deparsing header 'int_filho[0]'
[16:37:30.100] [bmv2] [D] [thread 9511] [28.0] [cxt 0] Deparser 'deparser': end
[16:37:30.100] [bmv2] [D] [thread 9515] [28.0] [cxt 0] Transmitting packet of size 93 out of port 0
[16:37:31.894] [bmv2] [D] [thread 9510] [29.0] [cxt 0] Processing packet received on port 2
[16:37:31.894] [bmv2] [D] [thread 9510] [29.0] [cxt 0] Parser 'parser': start
[16:37:31.895] [bmv2] [D] [thread 9510] [29.0] [cxt 0] Parser 'parser' entering state 'start'
[16:37:31.895] [bmv2] [D] [thread 9510] [29.0] [cxt 0] Extracting header 'ethernet'
[16:37:31.895] [bmv2] [D] [thread 9510] [29.0] [cxt 0] Parser state 'start': key is 86dd
[16:37:31.895] [bmv2] [T] [thread 9510] [29.0] [cxt 0] Bytes parsed: 14
[16:37:31.896] [bmv2] [D] [thread 9510] [29.0] [cxt 0] Parser 'parser': end
[16:37:31.896] [bmv2] [D] [thread 9510] [29.0] [cxt 0] Pipeline 'ingress': start
[16:37:31.896] [bmv2] [T] [thread 9510] [29.0] [cxt 0] basic.p4(186) Condition "hdr.int_pai.isValid()" (node_2) is false
[16:37:31.896] [bmv2] [T] [thread 9510] [29.0] [cxt 0] Applying table 'tbl_basic187'
[16:37:31.896] [bmv2] [D] [thread 9510] [29.0] [cxt 0] Looking up key:

[16:37:31.896] [bmv2] [D] [thread 9510] [29.0] [cxt 0] Table 'tbl_basic187': miss
[16:37:31.896] [bmv2] [D] [thread 9510] [29.0] [cxt 0] Action entry is basic187 - 
[16:37:31.896] [bmv2] [T] [thread 9510] [29.0] [cxt 0] Action basic187
[16:37:31.896] [bmv2] [T] [thread 9510] [29.0] [cxt 0] basic.p4(187) Primitive hdr.int_pai.setValid()
[16:37:31.896] [bmv2] [T] [thread 9510] [29.0] [cxt 0] basic.p4(188) Primitive hdr.int_pai.tamanho_filho = 13
[16:37:31.896] [bmv2] [T] [thread 9510] [29.0] [cxt 0] basic.p4(189) Primitive hdr.int_pai.quantidade_filhos = 0
[16:37:31.896] [bmv2] [T] [thread 9510] [29.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[16:37:31.897] [bmv2] [T] [thread 9510] [29.0] [cxt 0] Applying table 'tbl_add_int_primeiro_filho'
[16:37:31.897] [bmv2] [D] [thread 9510] [29.0] [cxt 0] Looking up key:

[16:37:31.897] [bmv2] [D] [thread 9510] [29.0] [cxt 0] Table 'tbl_add_int_primeiro_filho': miss
[16:37:31.897] [bmv2] [D] [thread 9510] [29.0] [cxt 0] Action entry is MyIngress.add_int_primeiro_filho - 
[16:37:31.897] [bmv2] [T] [thread 9510] [29.0] [cxt 0] Action MyIngress.add_int_primeiro_filho
[16:37:31.897] [bmv2] [T] [thread 9510] [29.0] [cxt 0] basic.p4(155) Primitive reg_switch_id.read(var_switch_id, 0)
[16:37:31.897] [bmv2] [T] [thread 9510] [29.0] [cxt 0] Read register 'MyIngress.reg_switch_id' at index 0 read value 0
[16:37:31.897] [bmv2] [T] [thread 9510] [29.0] [cxt 0] basic.p4(157) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[16:37:31.897] [bmv2] [T] [thread 9510] [29.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].setValid()
[16:37:31.897] [bmv2] [T] [thread 9510] [29.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].id_switch = var_switch_id
[16:37:31.897] [bmv2] [T] [thread 9510] [29.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[16:37:31.897] [bmv2] [T] [thread 9510] [29.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[16:37:31.897] [bmv2] [T] [thread 9510] [29.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[16:37:31.897] [bmv2] [T] [thread 9510] [29.0] [cxt 0] basic.p4(164) Primitive hdr.int_filho[0].padding = 0
[16:37:31.897] [bmv2] [T] [thread 9510] [29.0] [cxt 0] basic.p4(6) Primitive 0x1213; ...
[16:37:31.897] [bmv2] [T] [thread 9510] [29.0] [cxt 0] basic.p4(197) Condition "hdr.ipv4.isValid()" (node_6) is false
[16:37:31.897] [bmv2] [D] [thread 9510] [29.0] [cxt 0] Pipeline 'ingress': end
[16:37:31.898] [bmv2] [D] [thread 9510] [29.0] [cxt 0] Egress port is 0
[16:37:31.898] [bmv2] [D] [thread 9511] [29.0] [cxt 0] Pipeline 'egress': start
[16:37:31.898] [bmv2] [D] [thread 9511] [29.0] [cxt 0] Pipeline 'egress': end
[16:37:31.898] [bmv2] [D] [thread 9511] [29.0] [cxt 0] Deparser 'deparser': start
[16:37:31.898] [bmv2] [T] [thread 9511] [29.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[16:37:31.898] [bmv2] [D] [thread 9511] [29.0] [cxt 0] Deparsing header 'ethernet'
[16:37:31.898] [bmv2] [D] [thread 9511] [29.0] [cxt 0] Deparsing header 'int_pai'
[16:37:31.898] [bmv2] [D] [thread 9511] [29.0] [cxt 0] Deparsing header 'int_filho[0]'
[16:37:31.898] [bmv2] [D] [thread 9511] [29.0] [cxt 0] Deparser 'deparser': end
[16:37:31.898] [bmv2] [D] [thread 9515] [29.0] [cxt 0] Transmitting packet of size 93 out of port 0
[16:37:32.146] [bmv2] [D] [thread 9510] [30.0] [cxt 0] Processing packet received on port 3
[16:37:32.146] [bmv2] [D] [thread 9510] [30.0] [cxt 0] Parser 'parser': start
[16:37:32.147] [bmv2] [D] [thread 9510] [30.0] [cxt 0] Parser 'parser' entering state 'start'
[16:37:32.147] [bmv2] [D] [thread 9510] [30.0] [cxt 0] Extracting header 'ethernet'
[16:37:32.147] [bmv2] [D] [thread 9510] [30.0] [cxt 0] Parser state 'start': key is 86dd
[16:37:32.148] [bmv2] [T] [thread 9510] [30.0] [cxt 0] Bytes parsed: 14
[16:37:32.148] [bmv2] [D] [thread 9510] [30.0] [cxt 0] Parser 'parser': end
[16:37:32.148] [bmv2] [D] [thread 9510] [30.0] [cxt 0] Pipeline 'ingress': start
[16:37:32.148] [bmv2] [T] [thread 9510] [30.0] [cxt 0] basic.p4(186) Condition "hdr.int_pai.isValid()" (node_2) is false
[16:37:32.148] [bmv2] [T] [thread 9510] [30.0] [cxt 0] Applying table 'tbl_basic187'
[16:37:32.148] [bmv2] [D] [thread 9510] [30.0] [cxt 0] Looking up key:

[16:37:32.149] [bmv2] [D] [thread 9510] [30.0] [cxt 0] Table 'tbl_basic187': miss
[16:37:32.149] [bmv2] [D] [thread 9510] [30.0] [cxt 0] Action entry is basic187 - 
[16:37:32.149] [bmv2] [T] [thread 9510] [30.0] [cxt 0] Action basic187
[16:37:32.149] [bmv2] [T] [thread 9510] [30.0] [cxt 0] basic.p4(187) Primitive hdr.int_pai.setValid()
[16:37:32.149] [bmv2] [T] [thread 9510] [30.0] [cxt 0] basic.p4(188) Primitive hdr.int_pai.tamanho_filho = 13
[16:37:32.149] [bmv2] [T] [thread 9510] [30.0] [cxt 0] basic.p4(189) Primitive hdr.int_pai.quantidade_filhos = 0
[16:37:32.149] [bmv2] [T] [thread 9510] [30.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[16:37:32.149] [bmv2] [T] [thread 9510] [30.0] [cxt 0] Applying table 'tbl_add_int_primeiro_filho'
[16:37:32.149] [bmv2] [D] [thread 9510] [30.0] [cxt 0] Looking up key:

[16:37:32.149] [bmv2] [D] [thread 9510] [30.0] [cxt 0] Table 'tbl_add_int_primeiro_filho': miss
[16:37:32.149] [bmv2] [D] [thread 9510] [30.0] [cxt 0] Action entry is MyIngress.add_int_primeiro_filho - 
[16:37:32.150] [bmv2] [T] [thread 9510] [30.0] [cxt 0] Action MyIngress.add_int_primeiro_filho
[16:37:32.150] [bmv2] [T] [thread 9510] [30.0] [cxt 0] basic.p4(155) Primitive reg_switch_id.read(var_switch_id, 0)
[16:37:32.150] [bmv2] [T] [thread 9510] [30.0] [cxt 0] Read register 'MyIngress.reg_switch_id' at index 0 read value 0
[16:37:32.150] [bmv2] [T] [thread 9510] [30.0] [cxt 0] basic.p4(157) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[16:37:32.150] [bmv2] [T] [thread 9510] [30.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].setValid()
[16:37:32.150] [bmv2] [T] [thread 9510] [30.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].id_switch = var_switch_id
[16:37:32.151] [bmv2] [T] [thread 9510] [30.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[16:37:32.151] [bmv2] [T] [thread 9510] [30.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[16:37:32.151] [bmv2] [T] [thread 9510] [30.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[16:37:32.151] [bmv2] [T] [thread 9510] [30.0] [cxt 0] basic.p4(164) Primitive hdr.int_filho[0].padding = 0
[16:37:32.151] [bmv2] [T] [thread 9510] [30.0] [cxt 0] basic.p4(6) Primitive 0x1213; ...
[16:37:32.151] [bmv2] [T] [thread 9510] [30.0] [cxt 0] basic.p4(197) Condition "hdr.ipv4.isValid()" (node_6) is false
[16:37:32.151] [bmv2] [D] [thread 9510] [30.0] [cxt 0] Pipeline 'ingress': end
[16:37:32.151] [bmv2] [D] [thread 9510] [30.0] [cxt 0] Egress port is 0
[16:37:32.152] [bmv2] [D] [thread 9511] [30.0] [cxt 0] Pipeline 'egress': start
[16:37:32.152] [bmv2] [D] [thread 9511] [30.0] [cxt 0] Pipeline 'egress': end
[16:37:32.152] [bmv2] [D] [thread 9511] [30.0] [cxt 0] Deparser 'deparser': start
[16:37:32.152] [bmv2] [T] [thread 9511] [30.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[16:37:32.152] [bmv2] [D] [thread 9511] [30.0] [cxt 0] Deparsing header 'ethernet'
[16:37:32.152] [bmv2] [D] [thread 9511] [30.0] [cxt 0] Deparsing header 'int_pai'
[16:37:32.152] [bmv2] [D] [thread 9511] [30.0] [cxt 0] Deparsing header 'int_filho[0]'
[16:37:32.152] [bmv2] [D] [thread 9511] [30.0] [cxt 0] Deparser 'deparser': end
[16:37:32.152] [bmv2] [D] [thread 9515] [30.0] [cxt 0] Transmitting packet of size 93 out of port 0
[16:37:33.435] [bmv2] [D] [thread 9510] [31.0] [cxt 0] Processing packet received on port 2
[16:37:33.435] [bmv2] [D] [thread 9510] [31.0] [cxt 0] Parser 'parser': start
[16:37:33.436] [bmv2] [D] [thread 9510] [31.0] [cxt 0] Parser 'parser' entering state 'start'
[16:37:33.436] [bmv2] [D] [thread 9510] [31.0] [cxt 0] Extracting header 'ethernet'
[16:37:33.436] [bmv2] [D] [thread 9510] [31.0] [cxt 0] Parser state 'start': key is 86dd
[16:37:33.436] [bmv2] [T] [thread 9510] [31.0] [cxt 0] Bytes parsed: 14
[16:37:33.436] [bmv2] [D] [thread 9510] [31.0] [cxt 0] Parser 'parser': end
[16:37:33.436] [bmv2] [D] [thread 9510] [31.0] [cxt 0] Pipeline 'ingress': start
[16:37:33.437] [bmv2] [T] [thread 9510] [31.0] [cxt 0] basic.p4(186) Condition "hdr.int_pai.isValid()" (node_2) is false
[16:37:33.437] [bmv2] [T] [thread 9510] [31.0] [cxt 0] Applying table 'tbl_basic187'
[16:37:33.437] [bmv2] [D] [thread 9510] [31.0] [cxt 0] Looking up key:

[16:37:33.437] [bmv2] [D] [thread 9510] [31.0] [cxt 0] Table 'tbl_basic187': miss
[16:37:33.437] [bmv2] [D] [thread 9510] [31.0] [cxt 0] Action entry is basic187 - 
[16:37:33.437] [bmv2] [T] [thread 9510] [31.0] [cxt 0] Action basic187
[16:37:33.437] [bmv2] [T] [thread 9510] [31.0] [cxt 0] basic.p4(187) Primitive hdr.int_pai.setValid()
[16:37:33.437] [bmv2] [T] [thread 9510] [31.0] [cxt 0] basic.p4(188) Primitive hdr.int_pai.tamanho_filho = 13
[16:37:33.437] [bmv2] [T] [thread 9510] [31.0] [cxt 0] basic.p4(189) Primitive hdr.int_pai.quantidade_filhos = 0
[16:37:33.437] [bmv2] [T] [thread 9510] [31.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[16:37:33.437] [bmv2] [T] [thread 9510] [31.0] [cxt 0] Applying table 'tbl_add_int_primeiro_filho'
[16:37:33.437] [bmv2] [D] [thread 9510] [31.0] [cxt 0] Looking up key:

[16:37:33.437] [bmv2] [D] [thread 9510] [31.0] [cxt 0] Table 'tbl_add_int_primeiro_filho': miss
[16:37:33.437] [bmv2] [D] [thread 9510] [31.0] [cxt 0] Action entry is MyIngress.add_int_primeiro_filho - 
[16:37:33.437] [bmv2] [T] [thread 9510] [31.0] [cxt 0] Action MyIngress.add_int_primeiro_filho
[16:37:33.438] [bmv2] [T] [thread 9510] [31.0] [cxt 0] basic.p4(155) Primitive reg_switch_id.read(var_switch_id, 0)
[16:37:33.438] [bmv2] [T] [thread 9510] [31.0] [cxt 0] Read register 'MyIngress.reg_switch_id' at index 0 read value 0
[16:37:33.438] [bmv2] [T] [thread 9510] [31.0] [cxt 0] basic.p4(157) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[16:37:33.438] [bmv2] [T] [thread 9510] [31.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].setValid()
[16:37:33.438] [bmv2] [T] [thread 9510] [31.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].id_switch = var_switch_id
[16:37:33.438] [bmv2] [T] [thread 9510] [31.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[16:37:33.438] [bmv2] [T] [thread 9510] [31.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[16:37:33.438] [bmv2] [T] [thread 9510] [31.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[16:37:33.438] [bmv2] [T] [thread 9510] [31.0] [cxt 0] basic.p4(164) Primitive hdr.int_filho[0].padding = 0
[16:37:33.438] [bmv2] [T] [thread 9510] [31.0] [cxt 0] basic.p4(6) Primitive 0x1213; ...
[16:37:33.438] [bmv2] [T] [thread 9510] [31.0] [cxt 0] basic.p4(197) Condition "hdr.ipv4.isValid()" (node_6) is false
[16:37:33.438] [bmv2] [D] [thread 9510] [31.0] [cxt 0] Pipeline 'ingress': end
[16:37:33.439] [bmv2] [D] [thread 9510] [31.0] [cxt 0] Egress port is 0
[16:37:33.439] [bmv2] [D] [thread 9511] [31.0] [cxt 0] Pipeline 'egress': start
[16:37:33.439] [bmv2] [D] [thread 9511] [31.0] [cxt 0] Pipeline 'egress': end
[16:37:33.439] [bmv2] [D] [thread 9511] [31.0] [cxt 0] Deparser 'deparser': start
[16:37:33.439] [bmv2] [T] [thread 9511] [31.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[16:37:33.439] [bmv2] [D] [thread 9511] [31.0] [cxt 0] Deparsing header 'ethernet'
[16:37:33.439] [bmv2] [D] [thread 9511] [31.0] [cxt 0] Deparsing header 'int_pai'
[16:37:33.439] [bmv2] [D] [thread 9511] [31.0] [cxt 0] Deparsing header 'int_filho[0]'
[16:37:33.439] [bmv2] [D] [thread 9511] [31.0] [cxt 0] Deparser 'deparser': end
[16:37:33.439] [bmv2] [D] [thread 9515] [31.0] [cxt 0] Transmitting packet of size 93 out of port 0
[16:37:57.994] [bmv2] [D] [thread 9510] [32.0] [cxt 0] Processing packet received on port 1
[16:37:57.994] [bmv2] [D] [thread 9510] [32.0] [cxt 0] Parser 'parser': start
[16:37:57.995] [bmv2] [D] [thread 9510] [32.0] [cxt 0] Parser 'parser' entering state 'start'
[16:37:57.995] [bmv2] [D] [thread 9510] [32.0] [cxt 0] Extracting header 'ethernet'
[16:37:57.996] [bmv2] [D] [thread 9510] [32.0] [cxt 0] Parser state 'start': key is 86dd
[16:37:57.996] [bmv2] [T] [thread 9510] [32.0] [cxt 0] Bytes parsed: 14
[16:37:57.997] [bmv2] [D] [thread 9510] [32.0] [cxt 0] Parser 'parser': end
[16:37:57.997] [bmv2] [D] [thread 9510] [32.0] [cxt 0] Pipeline 'ingress': start
[16:37:57.997] [bmv2] [T] [thread 9510] [32.0] [cxt 0] basic.p4(186) Condition "hdr.int_pai.isValid()" (node_2) is false
[16:37:57.998] [bmv2] [T] [thread 9510] [32.0] [cxt 0] Applying table 'tbl_basic187'
[16:37:57.998] [bmv2] [D] [thread 9510] [32.0] [cxt 0] Looking up key:

[16:37:57.999] [bmv2] [D] [thread 9510] [32.0] [cxt 0] Table 'tbl_basic187': miss
[16:37:57.999] [bmv2] [D] [thread 9510] [32.0] [cxt 0] Action entry is basic187 - 
[16:37:58.000] [bmv2] [T] [thread 9510] [32.0] [cxt 0] Action basic187
[16:37:58.000] [bmv2] [T] [thread 9510] [32.0] [cxt 0] basic.p4(187) Primitive hdr.int_pai.setValid()
[16:37:58.000] [bmv2] [T] [thread 9510] [32.0] [cxt 0] basic.p4(188) Primitive hdr.int_pai.tamanho_filho = 13
[16:37:58.001] [bmv2] [T] [thread 9510] [32.0] [cxt 0] basic.p4(189) Primitive hdr.int_pai.quantidade_filhos = 0
[16:37:58.001] [bmv2] [T] [thread 9510] [32.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[16:37:58.001] [bmv2] [T] [thread 9510] [32.0] [cxt 0] Applying table 'tbl_add_int_primeiro_filho'
[16:37:58.001] [bmv2] [D] [thread 9510] [32.0] [cxt 0] Looking up key:

[16:37:58.001] [bmv2] [D] [thread 9510] [32.0] [cxt 0] Table 'tbl_add_int_primeiro_filho': miss
[16:37:58.001] [bmv2] [D] [thread 9510] [32.0] [cxt 0] Action entry is MyIngress.add_int_primeiro_filho - 
[16:37:58.001] [bmv2] [T] [thread 9510] [32.0] [cxt 0] Action MyIngress.add_int_primeiro_filho
[16:37:58.001] [bmv2] [T] [thread 9510] [32.0] [cxt 0] basic.p4(155) Primitive reg_switch_id.read(var_switch_id, 0)
[16:37:58.001] [bmv2] [T] [thread 9510] [32.0] [cxt 0] Read register 'MyIngress.reg_switch_id' at index 0 read value 0
[16:37:58.001] [bmv2] [T] [thread 9510] [32.0] [cxt 0] basic.p4(157) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[16:37:58.001] [bmv2] [T] [thread 9510] [32.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].setValid()
[16:37:58.001] [bmv2] [T] [thread 9510] [32.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].id_switch = var_switch_id
[16:37:58.002] [bmv2] [T] [thread 9510] [32.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[16:37:58.002] [bmv2] [T] [thread 9510] [32.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[16:37:58.002] [bmv2] [T] [thread 9510] [32.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[16:37:58.002] [bmv2] [T] [thread 9510] [32.0] [cxt 0] basic.p4(164) Primitive hdr.int_filho[0].padding = 0
[16:37:58.002] [bmv2] [T] [thread 9510] [32.0] [cxt 0] basic.p4(6) Primitive 0x1213; ...
[16:37:58.002] [bmv2] [T] [thread 9510] [32.0] [cxt 0] basic.p4(197) Condition "hdr.ipv4.isValid()" (node_6) is false
[16:37:58.002] [bmv2] [D] [thread 9510] [32.0] [cxt 0] Pipeline 'ingress': end
[16:37:58.002] [bmv2] [D] [thread 9510] [32.0] [cxt 0] Egress port is 0
[16:37:58.002] [bmv2] [D] [thread 9511] [32.0] [cxt 0] Pipeline 'egress': start
[16:37:58.002] [bmv2] [D] [thread 9511] [32.0] [cxt 0] Pipeline 'egress': end
[16:37:58.002] [bmv2] [D] [thread 9511] [32.0] [cxt 0] Deparser 'deparser': start
[16:37:58.002] [bmv2] [T] [thread 9511] [32.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[16:37:58.002] [bmv2] [D] [thread 9511] [32.0] [cxt 0] Deparsing header 'ethernet'
[16:37:58.003] [bmv2] [D] [thread 9511] [32.0] [cxt 0] Deparsing header 'int_pai'
[16:37:58.003] [bmv2] [D] [thread 9511] [32.0] [cxt 0] Deparsing header 'int_filho[0]'
[16:37:58.003] [bmv2] [D] [thread 9511] [32.0] [cxt 0] Deparser 'deparser': end
[16:37:58.003] [bmv2] [D] [thread 9515] [32.0] [cxt 0] Transmitting packet of size 93 out of port 0
[16:38:00.041] [bmv2] [D] [thread 9510] [33.0] [cxt 0] Processing packet received on port 3
[16:38:00.042] [bmv2] [D] [thread 9510] [33.0] [cxt 0] Parser 'parser': start
[16:38:00.042] [bmv2] [D] [thread 9510] [33.0] [cxt 0] Parser 'parser' entering state 'start'
[16:38:00.042] [bmv2] [D] [thread 9510] [33.0] [cxt 0] Extracting header 'ethernet'
[16:38:00.042] [bmv2] [D] [thread 9510] [33.0] [cxt 0] Parser state 'start': key is 86dd
[16:38:00.042] [bmv2] [T] [thread 9510] [33.0] [cxt 0] Bytes parsed: 14
[16:38:00.042] [bmv2] [D] [thread 9510] [33.0] [cxt 0] Parser 'parser': end
[16:38:00.042] [bmv2] [D] [thread 9510] [33.0] [cxt 0] Pipeline 'ingress': start
[16:38:00.043] [bmv2] [T] [thread 9510] [33.0] [cxt 0] basic.p4(186) Condition "hdr.int_pai.isValid()" (node_2) is false
[16:38:00.043] [bmv2] [T] [thread 9510] [33.0] [cxt 0] Applying table 'tbl_basic187'
[16:38:00.043] [bmv2] [D] [thread 9510] [33.0] [cxt 0] Looking up key:

[16:38:00.043] [bmv2] [D] [thread 9510] [33.0] [cxt 0] Table 'tbl_basic187': miss
[16:38:00.043] [bmv2] [D] [thread 9510] [33.0] [cxt 0] Action entry is basic187 - 
[16:38:00.043] [bmv2] [T] [thread 9510] [33.0] [cxt 0] Action basic187
[16:38:00.043] [bmv2] [T] [thread 9510] [33.0] [cxt 0] basic.p4(187) Primitive hdr.int_pai.setValid()
[16:38:00.043] [bmv2] [T] [thread 9510] [33.0] [cxt 0] basic.p4(188) Primitive hdr.int_pai.tamanho_filho = 13
[16:38:00.043] [bmv2] [T] [thread 9510] [33.0] [cxt 0] basic.p4(189) Primitive hdr.int_pai.quantidade_filhos = 0
[16:38:00.043] [bmv2] [T] [thread 9510] [33.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[16:38:00.043] [bmv2] [T] [thread 9510] [33.0] [cxt 0] Applying table 'tbl_add_int_primeiro_filho'
[16:38:00.044] [bmv2] [D] [thread 9510] [33.0] [cxt 0] Looking up key:

[16:38:00.044] [bmv2] [D] [thread 9510] [33.0] [cxt 0] Table 'tbl_add_int_primeiro_filho': miss
[16:38:00.044] [bmv2] [D] [thread 9510] [33.0] [cxt 0] Action entry is MyIngress.add_int_primeiro_filho - 
[16:38:00.044] [bmv2] [T] [thread 9510] [33.0] [cxt 0] Action MyIngress.add_int_primeiro_filho
[16:38:00.044] [bmv2] [T] [thread 9510] [33.0] [cxt 0] basic.p4(155) Primitive reg_switch_id.read(var_switch_id, 0)
[16:38:00.044] [bmv2] [T] [thread 9510] [33.0] [cxt 0] Read register 'MyIngress.reg_switch_id' at index 0 read value 0
[16:38:00.044] [bmv2] [T] [thread 9510] [33.0] [cxt 0] basic.p4(157) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[16:38:00.044] [bmv2] [T] [thread 9510] [33.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].setValid()
[16:38:00.044] [bmv2] [T] [thread 9510] [33.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].id_switch = var_switch_id
[16:38:00.044] [bmv2] [T] [thread 9510] [33.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[16:38:00.044] [bmv2] [T] [thread 9510] [33.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[16:38:00.044] [bmv2] [T] [thread 9510] [33.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[16:38:00.044] [bmv2] [T] [thread 9510] [33.0] [cxt 0] basic.p4(164) Primitive hdr.int_filho[0].padding = 0
[16:38:00.044] [bmv2] [T] [thread 9510] [33.0] [cxt 0] basic.p4(6) Primitive 0x1213; ...
[16:38:00.045] [bmv2] [T] [thread 9510] [33.0] [cxt 0] basic.p4(197) Condition "hdr.ipv4.isValid()" (node_6) is false
[16:38:00.045] [bmv2] [D] [thread 9510] [33.0] [cxt 0] Pipeline 'ingress': end
[16:38:00.045] [bmv2] [D] [thread 9510] [33.0] [cxt 0] Egress port is 0
[16:38:00.045] [bmv2] [D] [thread 9511] [33.0] [cxt 0] Pipeline 'egress': start
[16:38:00.045] [bmv2] [D] [thread 9511] [33.0] [cxt 0] Pipeline 'egress': end
[16:38:00.045] [bmv2] [D] [thread 9511] [33.0] [cxt 0] Deparser 'deparser': start
[16:38:00.045] [bmv2] [T] [thread 9511] [33.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[16:38:00.045] [bmv2] [D] [thread 9511] [33.0] [cxt 0] Deparsing header 'ethernet'
[16:38:00.045] [bmv2] [D] [thread 9511] [33.0] [cxt 0] Deparsing header 'int_pai'
[16:38:00.045] [bmv2] [D] [thread 9511] [33.0] [cxt 0] Deparsing header 'int_filho[0]'
[16:38:00.045] [bmv2] [D] [thread 9511] [33.0] [cxt 0] Deparser 'deparser': end
[16:38:00.045] [bmv2] [D] [thread 9515] [33.0] [cxt 0] Transmitting packet of size 93 out of port 0
[16:38:04.138] [bmv2] [D] [thread 9510] [34.0] [cxt 0] Processing packet received on port 2
[16:38:04.138] [bmv2] [D] [thread 9510] [34.0] [cxt 0] Parser 'parser': start
[16:38:04.138] [bmv2] [D] [thread 9510] [34.0] [cxt 0] Parser 'parser' entering state 'start'
[16:38:04.138] [bmv2] [D] [thread 9510] [34.0] [cxt 0] Extracting header 'ethernet'
[16:38:04.139] [bmv2] [D] [thread 9510] [34.0] [cxt 0] Parser state 'start': key is 86dd
[16:38:04.139] [bmv2] [T] [thread 9510] [34.0] [cxt 0] Bytes parsed: 14
[16:38:04.139] [bmv2] [D] [thread 9510] [34.0] [cxt 0] Parser 'parser': end
[16:38:04.139] [bmv2] [D] [thread 9510] [34.0] [cxt 0] Pipeline 'ingress': start
[16:38:04.139] [bmv2] [T] [thread 9510] [34.0] [cxt 0] basic.p4(186) Condition "hdr.int_pai.isValid()" (node_2) is false
[16:38:04.141] [bmv2] [T] [thread 9510] [34.0] [cxt 0] Applying table 'tbl_basic187'
[16:38:04.141] [bmv2] [D] [thread 9510] [34.0] [cxt 0] Looking up key:

[16:38:04.141] [bmv2] [D] [thread 9510] [34.0] [cxt 0] Table 'tbl_basic187': miss
[16:38:04.141] [bmv2] [D] [thread 9510] [34.0] [cxt 0] Action entry is basic187 - 
[16:38:04.141] [bmv2] [T] [thread 9510] [34.0] [cxt 0] Action basic187
[16:38:04.141] [bmv2] [T] [thread 9510] [34.0] [cxt 0] basic.p4(187) Primitive hdr.int_pai.setValid()
[16:38:04.141] [bmv2] [T] [thread 9510] [34.0] [cxt 0] basic.p4(188) Primitive hdr.int_pai.tamanho_filho = 13
[16:38:04.141] [bmv2] [T] [thread 9510] [34.0] [cxt 0] basic.p4(189) Primitive hdr.int_pai.quantidade_filhos = 0
[16:38:04.141] [bmv2] [T] [thread 9510] [34.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[16:38:04.141] [bmv2] [T] [thread 9510] [34.0] [cxt 0] Applying table 'tbl_add_int_primeiro_filho'
[16:38:04.141] [bmv2] [D] [thread 9510] [34.0] [cxt 0] Looking up key:

[16:38:04.142] [bmv2] [D] [thread 9510] [34.0] [cxt 0] Table 'tbl_add_int_primeiro_filho': miss
[16:38:04.142] [bmv2] [D] [thread 9510] [34.0] [cxt 0] Action entry is MyIngress.add_int_primeiro_filho - 
[16:38:04.142] [bmv2] [T] [thread 9510] [34.0] [cxt 0] Action MyIngress.add_int_primeiro_filho
[16:38:04.142] [bmv2] [T] [thread 9510] [34.0] [cxt 0] basic.p4(155) Primitive reg_switch_id.read(var_switch_id, 0)
[16:38:04.142] [bmv2] [T] [thread 9510] [34.0] [cxt 0] Read register 'MyIngress.reg_switch_id' at index 0 read value 0
[16:38:04.142] [bmv2] [T] [thread 9510] [34.0] [cxt 0] basic.p4(157) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[16:38:04.142] [bmv2] [T] [thread 9510] [34.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].setValid()
[16:38:04.142] [bmv2] [T] [thread 9510] [34.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].id_switch = var_switch_id
[16:38:04.142] [bmv2] [T] [thread 9510] [34.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[16:38:04.142] [bmv2] [T] [thread 9510] [34.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[16:38:04.142] [bmv2] [T] [thread 9510] [34.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[16:38:04.142] [bmv2] [T] [thread 9510] [34.0] [cxt 0] basic.p4(164) Primitive hdr.int_filho[0].padding = 0
[16:38:04.142] [bmv2] [T] [thread 9510] [34.0] [cxt 0] basic.p4(6) Primitive 0x1213; ...
[16:38:04.142] [bmv2] [T] [thread 9510] [34.0] [cxt 0] basic.p4(197) Condition "hdr.ipv4.isValid()" (node_6) is false
[16:38:04.143] [bmv2] [D] [thread 9510] [34.0] [cxt 0] Pipeline 'ingress': end
[16:38:04.143] [bmv2] [D] [thread 9510] [34.0] [cxt 0] Egress port is 0
[16:38:04.143] [bmv2] [D] [thread 9510] [35.0] [cxt 0] Processing packet received on port 3
[16:38:04.143] [bmv2] [D] [thread 9510] [35.0] [cxt 0] Parser 'parser': start
[16:38:04.143] [bmv2] [D] [thread 9510] [35.0] [cxt 0] Parser 'parser' entering state 'start'
[16:38:04.143] [bmv2] [D] [thread 9510] [35.0] [cxt 0] Extracting header 'ethernet'
[16:38:04.143] [bmv2] [D] [thread 9510] [35.0] [cxt 0] Parser state 'start': key is 86dd
[16:38:04.143] [bmv2] [T] [thread 9510] [35.0] [cxt 0] Bytes parsed: 14
[16:38:04.143] [bmv2] [D] [thread 9510] [35.0] [cxt 0] Parser 'parser': end
[16:38:04.143] [bmv2] [D] [thread 9510] [35.0] [cxt 0] Pipeline 'ingress': start
[16:38:04.143] [bmv2] [T] [thread 9510] [35.0] [cxt 0] basic.p4(186) Condition "hdr.int_pai.isValid()" (node_2) is false
[16:38:04.143] [bmv2] [T] [thread 9510] [35.0] [cxt 0] Applying table 'tbl_basic187'
[16:38:04.143] [bmv2] [D] [thread 9510] [35.0] [cxt 0] Looking up key:

[16:38:04.143] [bmv2] [D] [thread 9510] [35.0] [cxt 0] Table 'tbl_basic187': miss
[16:38:04.143] [bmv2] [D] [thread 9510] [35.0] [cxt 0] Action entry is basic187 - 
[16:38:04.143] [bmv2] [T] [thread 9510] [35.0] [cxt 0] Action basic187
[16:38:04.144] [bmv2] [T] [thread 9510] [35.0] [cxt 0] basic.p4(187) Primitive hdr.int_pai.setValid()
[16:38:04.144] [bmv2] [T] [thread 9510] [35.0] [cxt 0] basic.p4(188) Primitive hdr.int_pai.tamanho_filho = 13
[16:38:04.144] [bmv2] [T] [thread 9510] [35.0] [cxt 0] basic.p4(189) Primitive hdr.int_pai.quantidade_filhos = 0
[16:38:04.144] [bmv2] [T] [thread 9510] [35.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[16:38:04.144] [bmv2] [T] [thread 9510] [35.0] [cxt 0] Applying table 'tbl_add_int_primeiro_filho'
[16:38:04.144] [bmv2] [D] [thread 9510] [35.0] [cxt 0] Looking up key:

[16:38:04.144] [bmv2] [D] [thread 9510] [35.0] [cxt 0] Table 'tbl_add_int_primeiro_filho': miss
[16:38:04.144] [bmv2] [D] [thread 9510] [35.0] [cxt 0] Action entry is MyIngress.add_int_primeiro_filho - 
[16:38:04.144] [bmv2] [T] [thread 9510] [35.0] [cxt 0] Action MyIngress.add_int_primeiro_filho
[16:38:04.144] [bmv2] [T] [thread 9510] [35.0] [cxt 0] basic.p4(155) Primitive reg_switch_id.read(var_switch_id, 0)
[16:38:04.144] [bmv2] [T] [thread 9510] [35.0] [cxt 0] Read register 'MyIngress.reg_switch_id' at index 0 read value 0
[16:38:04.144] [bmv2] [T] [thread 9510] [35.0] [cxt 0] basic.p4(157) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[16:38:04.144] [bmv2] [T] [thread 9510] [35.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].setValid()
[16:38:04.144] [bmv2] [T] [thread 9510] [35.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].id_switch = var_switch_id
[16:38:04.144] [bmv2] [T] [thread 9510] [35.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[16:38:04.144] [bmv2] [T] [thread 9510] [35.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[16:38:04.144] [bmv2] [T] [thread 9510] [35.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[16:38:04.145] [bmv2] [T] [thread 9510] [35.0] [cxt 0] basic.p4(164) Primitive hdr.int_filho[0].padding = 0
[16:38:04.145] [bmv2] [T] [thread 9510] [35.0] [cxt 0] basic.p4(6) Primitive 0x1213; ...
[16:38:04.145] [bmv2] [T] [thread 9510] [35.0] [cxt 0] basic.p4(197) Condition "hdr.ipv4.isValid()" (node_6) is false
[16:38:04.145] [bmv2] [D] [thread 9510] [35.0] [cxt 0] Pipeline 'ingress': end
[16:38:04.145] [bmv2] [D] [thread 9510] [35.0] [cxt 0] Egress port is 0
[16:38:04.143] [bmv2] [D] [thread 9511] [34.0] [cxt 0] Pipeline 'egress': start
[16:38:04.145] [bmv2] [D] [thread 9511] [34.0] [cxt 0] Pipeline 'egress': end
[16:38:04.145] [bmv2] [D] [thread 9511] [34.0] [cxt 0] Deparser 'deparser': start
[16:38:04.145] [bmv2] [T] [thread 9511] [34.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[16:38:04.145] [bmv2] [D] [thread 9511] [34.0] [cxt 0] Deparsing header 'ethernet'
[16:38:04.145] [bmv2] [D] [thread 9511] [34.0] [cxt 0] Deparsing header 'int_pai'
[16:38:04.145] [bmv2] [D] [thread 9511] [34.0] [cxt 0] Deparsing header 'int_filho[0]'
[16:38:04.145] [bmv2] [D] [thread 9511] [34.0] [cxt 0] Deparser 'deparser': end
[16:38:04.145] [bmv2] [D] [thread 9511] [35.0] [cxt 0] Pipeline 'egress': start
[16:38:04.145] [bmv2] [D] [thread 9511] [35.0] [cxt 0] Pipeline 'egress': end
[16:38:04.145] [bmv2] [D] [thread 9511] [35.0] [cxt 0] Deparser 'deparser': start
[16:38:04.145] [bmv2] [T] [thread 9511] [35.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[16:38:04.145] [bmv2] [D] [thread 9511] [35.0] [cxt 0] Deparsing header 'ethernet'
[16:38:04.146] [bmv2] [D] [thread 9511] [35.0] [cxt 0] Deparsing header 'int_pai'
[16:38:04.146] [bmv2] [D] [thread 9511] [35.0] [cxt 0] Deparsing header 'int_filho[0]'
[16:38:04.146] [bmv2] [D] [thread 9511] [35.0] [cxt 0] Deparser 'deparser': end
[16:38:04.145] [bmv2] [D] [thread 9515] [34.0] [cxt 0] Transmitting packet of size 93 out of port 0
[16:38:04.146] [bmv2] [D] [thread 9515] [35.0] [cxt 0] Transmitting packet of size 93 out of port 0
[16:38:08.234] [bmv2] [D] [thread 9510] [36.0] [cxt 0] Processing packet received on port 2
[16:38:08.234] [bmv2] [D] [thread 9510] [36.0] [cxt 0] Parser 'parser': start
[16:38:08.234] [bmv2] [D] [thread 9510] [36.0] [cxt 0] Parser 'parser' entering state 'start'
[16:38:08.234] [bmv2] [D] [thread 9510] [36.0] [cxt 0] Extracting header 'ethernet'
[16:38:08.234] [bmv2] [D] [thread 9510] [36.0] [cxt 0] Parser state 'start': key is 86dd
[16:38:08.234] [bmv2] [T] [thread 9510] [36.0] [cxt 0] Bytes parsed: 14
[16:38:08.234] [bmv2] [D] [thread 9510] [36.0] [cxt 0] Parser 'parser': end
[16:38:08.235] [bmv2] [D] [thread 9510] [36.0] [cxt 0] Pipeline 'ingress': start
[16:38:08.235] [bmv2] [T] [thread 9510] [36.0] [cxt 0] basic.p4(186) Condition "hdr.int_pai.isValid()" (node_2) is false
[16:38:08.235] [bmv2] [T] [thread 9510] [36.0] [cxt 0] Applying table 'tbl_basic187'
[16:38:08.235] [bmv2] [D] [thread 9510] [36.0] [cxt 0] Looking up key:

[16:38:08.235] [bmv2] [D] [thread 9510] [36.0] [cxt 0] Table 'tbl_basic187': miss
[16:38:08.235] [bmv2] [D] [thread 9510] [36.0] [cxt 0] Action entry is basic187 - 
[16:38:08.235] [bmv2] [T] [thread 9510] [36.0] [cxt 0] Action basic187
[16:38:08.236] [bmv2] [T] [thread 9510] [36.0] [cxt 0] basic.p4(187) Primitive hdr.int_pai.setValid()
[16:38:08.236] [bmv2] [T] [thread 9510] [36.0] [cxt 0] basic.p4(188) Primitive hdr.int_pai.tamanho_filho = 13
[16:38:08.236] [bmv2] [T] [thread 9510] [36.0] [cxt 0] basic.p4(189) Primitive hdr.int_pai.quantidade_filhos = 0
[16:38:08.236] [bmv2] [T] [thread 9510] [36.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[16:38:08.237] [bmv2] [T] [thread 9510] [36.0] [cxt 0] Applying table 'tbl_add_int_primeiro_filho'
[16:38:08.237] [bmv2] [D] [thread 9510] [36.0] [cxt 0] Looking up key:

[16:38:08.237] [bmv2] [D] [thread 9510] [36.0] [cxt 0] Table 'tbl_add_int_primeiro_filho': miss
[16:38:08.237] [bmv2] [D] [thread 9510] [36.0] [cxt 0] Action entry is MyIngress.add_int_primeiro_filho - 
[16:38:08.237] [bmv2] [T] [thread 9510] [36.0] [cxt 0] Action MyIngress.add_int_primeiro_filho
[16:38:08.237] [bmv2] [T] [thread 9510] [36.0] [cxt 0] basic.p4(155) Primitive reg_switch_id.read(var_switch_id, 0)
[16:38:08.237] [bmv2] [T] [thread 9510] [36.0] [cxt 0] Read register 'MyIngress.reg_switch_id' at index 0 read value 0
[16:38:08.237] [bmv2] [T] [thread 9510] [36.0] [cxt 0] basic.p4(157) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[16:38:08.237] [bmv2] [T] [thread 9510] [36.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].setValid()
[16:38:08.238] [bmv2] [T] [thread 9510] [36.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].id_switch = var_switch_id
[16:38:08.238] [bmv2] [T] [thread 9510] [36.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[16:38:08.238] [bmv2] [T] [thread 9510] [36.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[16:38:08.238] [bmv2] [T] [thread 9510] [36.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[16:38:08.238] [bmv2] [T] [thread 9510] [36.0] [cxt 0] basic.p4(164) Primitive hdr.int_filho[0].padding = 0
[16:38:08.239] [bmv2] [T] [thread 9510] [36.0] [cxt 0] basic.p4(6) Primitive 0x1213; ...
[16:38:08.239] [bmv2] [T] [thread 9510] [36.0] [cxt 0] basic.p4(197) Condition "hdr.ipv4.isValid()" (node_6) is false
[16:38:08.239] [bmv2] [D] [thread 9510] [36.0] [cxt 0] Pipeline 'ingress': end
[16:38:08.239] [bmv2] [D] [thread 9510] [36.0] [cxt 0] Egress port is 0
[16:38:08.239] [bmv2] [D] [thread 9511] [36.0] [cxt 0] Pipeline 'egress': start
[16:38:08.239] [bmv2] [D] [thread 9511] [36.0] [cxt 0] Pipeline 'egress': end
[16:38:08.239] [bmv2] [D] [thread 9511] [36.0] [cxt 0] Deparser 'deparser': start
[16:38:08.239] [bmv2] [T] [thread 9511] [36.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[16:38:08.239] [bmv2] [D] [thread 9511] [36.0] [cxt 0] Deparsing header 'ethernet'
[16:38:08.239] [bmv2] [D] [thread 9511] [36.0] [cxt 0] Deparsing header 'int_pai'
[16:38:08.239] [bmv2] [D] [thread 9511] [36.0] [cxt 0] Deparsing header 'int_filho[0]'
[16:38:08.239] [bmv2] [D] [thread 9511] [36.0] [cxt 0] Deparser 'deparser': end
[16:38:08.239] [bmv2] [D] [thread 9515] [36.0] [cxt 0] Transmitting packet of size 93 out of port 0
