\subsection{arch Architecture Reference}
\label{classclock__test_1_1arch}\index{arch@{arch}}


Collaboration diagram for arch\+:\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=205pt]{db/d25/classclock__test_1_1arch__coll__graph}
\end{center}
\end{figure}
\subsubsection*{Components}
 \begin{DoxyCompactItemize}
\item 
{\bf clk\+\_\+no\+\_\+ref\+\_\+test}  {\bfseries }  
\item 
{\bf clk\+\_\+with\+\_\+ref\+\_\+test}  {\bfseries }  
\item 
{\bf singl\+\_\+clk\+\_\+with\+\_\+ref\+\_\+test}  {\bfseries }  
\item 
{\bf transition\+\_\+count}  {\bfseries }  
\end{DoxyCompactItemize}
\subsubsection*{Instantiations}
 \begin{DoxyCompactItemize}
\item 
{\bf fx3\+\_\+clk\+\_\+test}  {\bfseries clk\+\_\+no\+\_\+ref\+\_\+test}   
\item 
{\bf si5351c\+\_\+test}  {\bfseries clk\+\_\+with\+\_\+ref\+\_\+test}   
\item 
{\bf lml\+\_\+clk\+\_\+test}  {\bfseries singl\+\_\+clk\+\_\+with\+\_\+ref\+\_\+test}   
\item 
{\bf adf\+\_\+muxout\+\_\+test}  {\bfseries transition\+\_\+count}   
\end{DoxyCompactItemize}


\subsubsection{Detailed Description}


Definition at line {\bf 56} of file {\bf clock\+\_\+test.\+vhd}.



\subsubsection{Member Data Documentation}
\index{clock\+\_\+test\+::arch@{clock\+\_\+test\+::arch}!adf\+\_\+muxout\+\_\+test@{adf\+\_\+muxout\+\_\+test}}
\index{adf\+\_\+muxout\+\_\+test@{adf\+\_\+muxout\+\_\+test}!clock\+\_\+test\+::arch@{clock\+\_\+test\+::arch}}
\paragraph[{adf\+\_\+muxout\+\_\+test}]{\setlength{\rightskip}{0pt plus 5cm}{\bf adf\+\_\+muxout\+\_\+test} {\bfseries \textcolor{vhdlchar}{transition\+\_\+count}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Instantiation]}}\label{classclock__test_1_1arch_ada1e5c8811c9e6ef0f2f77665724dc37}


Definition at line {\bf 191} of file {\bf clock\+\_\+test.\+vhd}.

\index{clock\+\_\+test\+::arch@{clock\+\_\+test\+::arch}!clk\+\_\+no\+\_\+ref\+\_\+test@{clk\+\_\+no\+\_\+ref\+\_\+test}}
\index{clk\+\_\+no\+\_\+ref\+\_\+test@{clk\+\_\+no\+\_\+ref\+\_\+test}!clock\+\_\+test\+::arch@{clock\+\_\+test\+::arch}}
\paragraph[{clk\+\_\+no\+\_\+ref\+\_\+test}]{\setlength{\rightskip}{0pt plus 5cm}{\bf clk\+\_\+no\+\_\+ref\+\_\+test} {\bfseries \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Component]}}\label{classclock__test_1_1arch_a167c87454b2d03a7340e4d0da68cb258}


Definition at line {\bf 59} of file {\bf clock\+\_\+test.\+vhd}.

\index{clock\+\_\+test\+::arch@{clock\+\_\+test\+::arch}!clk\+\_\+with\+\_\+ref\+\_\+test@{clk\+\_\+with\+\_\+ref\+\_\+test}}
\index{clk\+\_\+with\+\_\+ref\+\_\+test@{clk\+\_\+with\+\_\+ref\+\_\+test}!clock\+\_\+test\+::arch@{clock\+\_\+test\+::arch}}
\paragraph[{clk\+\_\+with\+\_\+ref\+\_\+test}]{\setlength{\rightskip}{0pt plus 5cm}{\bf clk\+\_\+with\+\_\+ref\+\_\+test} {\bfseries \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Component]}}\label{classclock__test_1_1arch_a36e5d711662187d786a4a484dffea0d0}


Definition at line {\bf 71} of file {\bf clock\+\_\+test.\+vhd}.

\index{clock\+\_\+test\+::arch@{clock\+\_\+test\+::arch}!fx3\+\_\+clk\+\_\+test@{fx3\+\_\+clk\+\_\+test}}
\index{fx3\+\_\+clk\+\_\+test@{fx3\+\_\+clk\+\_\+test}!clock\+\_\+test\+::arch@{clock\+\_\+test\+::arch}}
\paragraph[{fx3\+\_\+clk\+\_\+test}]{\setlength{\rightskip}{0pt plus 5cm}{\bf fx3\+\_\+clk\+\_\+test} {\bfseries \textcolor{vhdlchar}{clk\+\_\+no\+\_\+ref\+\_\+test}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Instantiation]}}\label{classclock__test_1_1arch_ab48b8c1a84beea4b7592802ee58afce2}


Definition at line {\bf 138} of file {\bf clock\+\_\+test.\+vhd}.

\index{clock\+\_\+test\+::arch@{clock\+\_\+test\+::arch}!lml\+\_\+clk\+\_\+test@{lml\+\_\+clk\+\_\+test}}
\index{lml\+\_\+clk\+\_\+test@{lml\+\_\+clk\+\_\+test}!clock\+\_\+test\+::arch@{clock\+\_\+test\+::arch}}
\paragraph[{lml\+\_\+clk\+\_\+test}]{\setlength{\rightskip}{0pt plus 5cm}{\bf lml\+\_\+clk\+\_\+test} {\bfseries \textcolor{vhdlchar}{singl\+\_\+clk\+\_\+with\+\_\+ref\+\_\+test}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Instantiation]}}\label{classclock__test_1_1arch_a43490198efb0b2ecb67914f86d070d30}


Definition at line {\bf 177} of file {\bf clock\+\_\+test.\+vhd}.

\index{clock\+\_\+test\+::arch@{clock\+\_\+test\+::arch}!si5351c\+\_\+test@{si5351c\+\_\+test}}
\index{si5351c\+\_\+test@{si5351c\+\_\+test}!clock\+\_\+test\+::arch@{clock\+\_\+test\+::arch}}
\paragraph[{si5351c\+\_\+test}]{\setlength{\rightskip}{0pt plus 5cm}{\bf si5351c\+\_\+test} {\bfseries \textcolor{vhdlchar}{clk\+\_\+with\+\_\+ref\+\_\+test}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Instantiation]}}\label{classclock__test_1_1arch_a2de6dc909b7d2900c9bcc1bb96a180bb}


Definition at line {\bf 164} of file {\bf clock\+\_\+test.\+vhd}.

\index{clock\+\_\+test\+::arch@{clock\+\_\+test\+::arch}!singl\+\_\+clk\+\_\+with\+\_\+ref\+\_\+test@{singl\+\_\+clk\+\_\+with\+\_\+ref\+\_\+test}}
\index{singl\+\_\+clk\+\_\+with\+\_\+ref\+\_\+test@{singl\+\_\+clk\+\_\+with\+\_\+ref\+\_\+test}!clock\+\_\+test\+::arch@{clock\+\_\+test\+::arch}}
\paragraph[{singl\+\_\+clk\+\_\+with\+\_\+ref\+\_\+test}]{\setlength{\rightskip}{0pt plus 5cm}{\bf singl\+\_\+clk\+\_\+with\+\_\+ref\+\_\+test} {\bfseries \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Component]}}\label{classclock__test_1_1arch_a1ad3413922c0af341b7cf18b5abdedb2}


Definition at line {\bf 97} of file {\bf clock\+\_\+test.\+vhd}.

\index{clock\+\_\+test\+::arch@{clock\+\_\+test\+::arch}!transition\+\_\+count@{transition\+\_\+count}}
\index{transition\+\_\+count@{transition\+\_\+count}!clock\+\_\+test\+::arch@{clock\+\_\+test\+::arch}}
\paragraph[{transition\+\_\+count}]{\setlength{\rightskip}{0pt plus 5cm}{\bf transition\+\_\+count} {\bfseries \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Component]}}\label{classclock__test_1_1arch_aa1922afacc1b2d448f55cc4423ce93d6}


Definition at line {\bf 112} of file {\bf clock\+\_\+test.\+vhd}.



The documentation for this class was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/git/dev/\+Lime\+S\+D\+R-\/\+U\+S\+B\+\_\+\+G\+W/src/self\+\_\+test/{\bf clock\+\_\+test.\+vhd}\end{DoxyCompactItemize}
