{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1744834819040 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1744834819043 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 16 22:20:18 2025 " "Processing started: Wed Apr 16 22:20:18 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1744834819043 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744834819043 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off conv_signed13to8bit -c conv_signed13to8bit " "Command: quartus_map --read_settings_files=on --write_settings_files=off conv_signed13to8bit -c conv_signed13to8bit" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744834819043 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1744834819409 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1744834819409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conv_signed13to8bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file conv_signed13to8bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 conv_signed13to8bit-behavioral " "Found design unit 1: conv_signed13to8bit-behavioral" {  } { { "conv_signed13to8bit.vhd" "" { Text "C:/Users/danie/OneDrive/Desktop/Documenti Daniele/Daniele Scuola/Politecnico di Torino/DSE/DSE_Lab6/conv_signed13to8bit.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744834827862 ""} { "Info" "ISGN_ENTITY_NAME" "1 conv_signed13to8bit " "Found entity 1: conv_signed13to8bit" {  } { { "conv_signed13to8bit.vhd" "" { Text "C:/Users/danie/OneDrive/Desktop/Documenti Daniele/Daniele Scuola/Politecnico di Torino/DSE/DSE_Lab6/conv_signed13to8bit.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744834827862 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744834827862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conv_signed13to8bit_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file conv_signed13to8bit_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 conv_signed13to8bit_tb-testbench " "Found design unit 1: conv_signed13to8bit_tb-testbench" {  } { { "conv_signed13to8bit_tb.vhd" "" { Text "C:/Users/danie/OneDrive/Desktop/Documenti Daniele/Daniele Scuola/Politecnico di Torino/DSE/DSE_Lab6/conv_signed13to8bit_tb.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744834827864 ""} { "Info" "ISGN_ENTITY_NAME" "1 conv_signed13to8bit_tb " "Found entity 1: conv_signed13to8bit_tb" {  } { { "conv_signed13to8bit_tb.vhd" "" { Text "C:/Users/danie/OneDrive/Desktop/Documenti Daniele/Daniele Scuola/Politecnico di Torino/DSE/DSE_Lab6/conv_signed13to8bit_tb.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744834827864 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744834827864 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "conv_signed13to8bit " "Elaborating entity \"conv_signed13to8bit\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1744834827890 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Y11s conv_signed13to8bit.vhd(21) " "Verilog HDL or VHDL warning at conv_signed13to8bit.vhd(21): object \"Y11s\" assigned a value but never read" {  } { { "conv_signed13to8bit.vhd" "" { Text "C:/Users/danie/OneDrive/Desktop/Documenti Daniele/Daniele Scuola/Politecnico di Torino/DSE/DSE_Lab6/conv_signed13to8bit.vhd" 21 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1744834827890 "|conv_signed13to8bit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Y11i conv_signed13to8bit.vhd(47) " "VHDL Process Statement warning at conv_signed13to8bit.vhd(47): signal \"Y11i\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "conv_signed13to8bit.vhd" "" { Text "C:/Users/danie/OneDrive/Desktop/Documenti Daniele/Daniele Scuola/Politecnico di Torino/DSE/DSE_Lab6/conv_signed13to8bit.vhd" 47 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1744834827902 "|conv_signed13to8bit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Y11i conv_signed13to8bit.vhd(49) " "VHDL Process Statement warning at conv_signed13to8bit.vhd(49): signal \"Y11i\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "conv_signed13to8bit.vhd" "" { Text "C:/Users/danie/OneDrive/Desktop/Documenti Daniele/Daniele Scuola/Politecnico di Torino/DSE/DSE_Lab6/conv_signed13to8bit.vhd" 49 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1744834827902 "|conv_signed13to8bit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Y11i conv_signed13to8bit.vhd(52) " "VHDL Process Statement warning at conv_signed13to8bit.vhd(52): signal \"Y11i\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "conv_signed13to8bit.vhd" "" { Text "C:/Users/danie/OneDrive/Desktop/Documenti Daniele/Daniele Scuola/Politecnico di Torino/DSE/DSE_Lab6/conv_signed13to8bit.vhd" 52 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1744834827902 "|conv_signed13to8bit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Y8i conv_signed13to8bit.vhd(56) " "VHDL Process Statement warning at conv_signed13to8bit.vhd(56): signal \"Y8i\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "conv_signed13to8bit.vhd" "" { Text "C:/Users/danie/OneDrive/Desktop/Documenti Daniele/Daniele Scuola/Politecnico di Torino/DSE/DSE_Lab6/conv_signed13to8bit.vhd" 56 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1744834827902 "|conv_signed13to8bit"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Y11i conv_signed13to8bit.vhd(25) " "VHDL Process Statement warning at conv_signed13to8bit.vhd(25): inferring latch(es) for signal or variable \"Y11i\", which holds its previous value in one or more paths through the process" {  } { { "conv_signed13to8bit.vhd" "" { Text "C:/Users/danie/OneDrive/Desktop/Documenti Daniele/Daniele Scuola/Politecnico di Torino/DSE/DSE_Lab6/conv_signed13to8bit.vhd" 25 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1744834827902 "|conv_signed13to8bit"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Y8i conv_signed13to8bit.vhd(25) " "VHDL Process Statement warning at conv_signed13to8bit.vhd(25): inferring latch(es) for signal or variable \"Y8i\", which holds its previous value in one or more paths through the process" {  } { { "conv_signed13to8bit.vhd" "" { Text "C:/Users/danie/OneDrive/Desktop/Documenti Daniele/Daniele Scuola/Politecnico di Torino/DSE/DSE_Lab6/conv_signed13to8bit.vhd" 25 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1744834827902 "|conv_signed13to8bit"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Y8s conv_signed13to8bit.vhd(25) " "VHDL Process Statement warning at conv_signed13to8bit.vhd(25): inferring latch(es) for signal or variable \"Y8s\", which holds its previous value in one or more paths through the process" {  } { { "conv_signed13to8bit.vhd" "" { Text "C:/Users/danie/OneDrive/Desktop/Documenti Daniele/Daniele Scuola/Politecnico di Torino/DSE/DSE_Lab6/conv_signed13to8bit.vhd" 25 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1744834827902 "|conv_signed13to8bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y8s\[0\] conv_signed13to8bit.vhd(25) " "Inferred latch for \"Y8s\[0\]\" at conv_signed13to8bit.vhd(25)" {  } { { "conv_signed13to8bit.vhd" "" { Text "C:/Users/danie/OneDrive/Desktop/Documenti Daniele/Daniele Scuola/Politecnico di Torino/DSE/DSE_Lab6/conv_signed13to8bit.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744834827905 "|conv_signed13to8bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y8s\[1\] conv_signed13to8bit.vhd(25) " "Inferred latch for \"Y8s\[1\]\" at conv_signed13to8bit.vhd(25)" {  } { { "conv_signed13to8bit.vhd" "" { Text "C:/Users/danie/OneDrive/Desktop/Documenti Daniele/Daniele Scuola/Politecnico di Torino/DSE/DSE_Lab6/conv_signed13to8bit.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744834827905 "|conv_signed13to8bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y8s\[2\] conv_signed13to8bit.vhd(25) " "Inferred latch for \"Y8s\[2\]\" at conv_signed13to8bit.vhd(25)" {  } { { "conv_signed13to8bit.vhd" "" { Text "C:/Users/danie/OneDrive/Desktop/Documenti Daniele/Daniele Scuola/Politecnico di Torino/DSE/DSE_Lab6/conv_signed13to8bit.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744834827905 "|conv_signed13to8bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y8s\[3\] conv_signed13to8bit.vhd(25) " "Inferred latch for \"Y8s\[3\]\" at conv_signed13to8bit.vhd(25)" {  } { { "conv_signed13to8bit.vhd" "" { Text "C:/Users/danie/OneDrive/Desktop/Documenti Daniele/Daniele Scuola/Politecnico di Torino/DSE/DSE_Lab6/conv_signed13to8bit.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744834827905 "|conv_signed13to8bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y8s\[4\] conv_signed13to8bit.vhd(25) " "Inferred latch for \"Y8s\[4\]\" at conv_signed13to8bit.vhd(25)" {  } { { "conv_signed13to8bit.vhd" "" { Text "C:/Users/danie/OneDrive/Desktop/Documenti Daniele/Daniele Scuola/Politecnico di Torino/DSE/DSE_Lab6/conv_signed13to8bit.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744834827905 "|conv_signed13to8bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y8s\[5\] conv_signed13to8bit.vhd(25) " "Inferred latch for \"Y8s\[5\]\" at conv_signed13to8bit.vhd(25)" {  } { { "conv_signed13to8bit.vhd" "" { Text "C:/Users/danie/OneDrive/Desktop/Documenti Daniele/Daniele Scuola/Politecnico di Torino/DSE/DSE_Lab6/conv_signed13to8bit.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744834827905 "|conv_signed13to8bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y8s\[6\] conv_signed13to8bit.vhd(25) " "Inferred latch for \"Y8s\[6\]\" at conv_signed13to8bit.vhd(25)" {  } { { "conv_signed13to8bit.vhd" "" { Text "C:/Users/danie/OneDrive/Desktop/Documenti Daniele/Daniele Scuola/Politecnico di Torino/DSE/DSE_Lab6/conv_signed13to8bit.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744834827905 "|conv_signed13to8bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y8s\[7\] conv_signed13to8bit.vhd(25) " "Inferred latch for \"Y8s\[7\]\" at conv_signed13to8bit.vhd(25)" {  } { { "conv_signed13to8bit.vhd" "" { Text "C:/Users/danie/OneDrive/Desktop/Documenti Daniele/Daniele Scuola/Politecnico di Torino/DSE/DSE_Lab6/conv_signed13to8bit.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744834827905 "|conv_signed13to8bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y8i\[0\] conv_signed13to8bit.vhd(25) " "Inferred latch for \"Y8i\[0\]\" at conv_signed13to8bit.vhd(25)" {  } { { "conv_signed13to8bit.vhd" "" { Text "C:/Users/danie/OneDrive/Desktop/Documenti Daniele/Daniele Scuola/Politecnico di Torino/DSE/DSE_Lab6/conv_signed13to8bit.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744834827905 "|conv_signed13to8bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y8i\[1\] conv_signed13to8bit.vhd(25) " "Inferred latch for \"Y8i\[1\]\" at conv_signed13to8bit.vhd(25)" {  } { { "conv_signed13to8bit.vhd" "" { Text "C:/Users/danie/OneDrive/Desktop/Documenti Daniele/Daniele Scuola/Politecnico di Torino/DSE/DSE_Lab6/conv_signed13to8bit.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744834827905 "|conv_signed13to8bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y8i\[2\] conv_signed13to8bit.vhd(25) " "Inferred latch for \"Y8i\[2\]\" at conv_signed13to8bit.vhd(25)" {  } { { "conv_signed13to8bit.vhd" "" { Text "C:/Users/danie/OneDrive/Desktop/Documenti Daniele/Daniele Scuola/Politecnico di Torino/DSE/DSE_Lab6/conv_signed13to8bit.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744834827905 "|conv_signed13to8bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y8i\[3\] conv_signed13to8bit.vhd(25) " "Inferred latch for \"Y8i\[3\]\" at conv_signed13to8bit.vhd(25)" {  } { { "conv_signed13to8bit.vhd" "" { Text "C:/Users/danie/OneDrive/Desktop/Documenti Daniele/Daniele Scuola/Politecnico di Torino/DSE/DSE_Lab6/conv_signed13to8bit.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744834827905 "|conv_signed13to8bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y8i\[4\] conv_signed13to8bit.vhd(25) " "Inferred latch for \"Y8i\[4\]\" at conv_signed13to8bit.vhd(25)" {  } { { "conv_signed13to8bit.vhd" "" { Text "C:/Users/danie/OneDrive/Desktop/Documenti Daniele/Daniele Scuola/Politecnico di Torino/DSE/DSE_Lab6/conv_signed13to8bit.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744834827905 "|conv_signed13to8bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y8i\[5\] conv_signed13to8bit.vhd(25) " "Inferred latch for \"Y8i\[5\]\" at conv_signed13to8bit.vhd(25)" {  } { { "conv_signed13to8bit.vhd" "" { Text "C:/Users/danie/OneDrive/Desktop/Documenti Daniele/Daniele Scuola/Politecnico di Torino/DSE/DSE_Lab6/conv_signed13to8bit.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744834827905 "|conv_signed13to8bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y8i\[6\] conv_signed13to8bit.vhd(25) " "Inferred latch for \"Y8i\[6\]\" at conv_signed13to8bit.vhd(25)" {  } { { "conv_signed13to8bit.vhd" "" { Text "C:/Users/danie/OneDrive/Desktop/Documenti Daniele/Daniele Scuola/Politecnico di Torino/DSE/DSE_Lab6/conv_signed13to8bit.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744834827905 "|conv_signed13to8bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y8i\[7\] conv_signed13to8bit.vhd(25) " "Inferred latch for \"Y8i\[7\]\" at conv_signed13to8bit.vhd(25)" {  } { { "conv_signed13to8bit.vhd" "" { Text "C:/Users/danie/OneDrive/Desktop/Documenti Daniele/Daniele Scuola/Politecnico di Torino/DSE/DSE_Lab6/conv_signed13to8bit.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744834827905 "|conv_signed13to8bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y11i\[0\] conv_signed13to8bit.vhd(25) " "Inferred latch for \"Y11i\[0\]\" at conv_signed13to8bit.vhd(25)" {  } { { "conv_signed13to8bit.vhd" "" { Text "C:/Users/danie/OneDrive/Desktop/Documenti Daniele/Daniele Scuola/Politecnico di Torino/DSE/DSE_Lab6/conv_signed13to8bit.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744834827905 "|conv_signed13to8bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y11i\[1\] conv_signed13to8bit.vhd(25) " "Inferred latch for \"Y11i\[1\]\" at conv_signed13to8bit.vhd(25)" {  } { { "conv_signed13to8bit.vhd" "" { Text "C:/Users/danie/OneDrive/Desktop/Documenti Daniele/Daniele Scuola/Politecnico di Torino/DSE/DSE_Lab6/conv_signed13to8bit.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744834827905 "|conv_signed13to8bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y11i\[2\] conv_signed13to8bit.vhd(25) " "Inferred latch for \"Y11i\[2\]\" at conv_signed13to8bit.vhd(25)" {  } { { "conv_signed13to8bit.vhd" "" { Text "C:/Users/danie/OneDrive/Desktop/Documenti Daniele/Daniele Scuola/Politecnico di Torino/DSE/DSE_Lab6/conv_signed13to8bit.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744834827905 "|conv_signed13to8bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y11i\[3\] conv_signed13to8bit.vhd(25) " "Inferred latch for \"Y11i\[3\]\" at conv_signed13to8bit.vhd(25)" {  } { { "conv_signed13to8bit.vhd" "" { Text "C:/Users/danie/OneDrive/Desktop/Documenti Daniele/Daniele Scuola/Politecnico di Torino/DSE/DSE_Lab6/conv_signed13to8bit.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744834827905 "|conv_signed13to8bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y11i\[4\] conv_signed13to8bit.vhd(25) " "Inferred latch for \"Y11i\[4\]\" at conv_signed13to8bit.vhd(25)" {  } { { "conv_signed13to8bit.vhd" "" { Text "C:/Users/danie/OneDrive/Desktop/Documenti Daniele/Daniele Scuola/Politecnico di Torino/DSE/DSE_Lab6/conv_signed13to8bit.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744834827905 "|conv_signed13to8bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y11i\[5\] conv_signed13to8bit.vhd(25) " "Inferred latch for \"Y11i\[5\]\" at conv_signed13to8bit.vhd(25)" {  } { { "conv_signed13to8bit.vhd" "" { Text "C:/Users/danie/OneDrive/Desktop/Documenti Daniele/Daniele Scuola/Politecnico di Torino/DSE/DSE_Lab6/conv_signed13to8bit.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744834827905 "|conv_signed13to8bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y11i\[6\] conv_signed13to8bit.vhd(25) " "Inferred latch for \"Y11i\[6\]\" at conv_signed13to8bit.vhd(25)" {  } { { "conv_signed13to8bit.vhd" "" { Text "C:/Users/danie/OneDrive/Desktop/Documenti Daniele/Daniele Scuola/Politecnico di Torino/DSE/DSE_Lab6/conv_signed13to8bit.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744834827905 "|conv_signed13to8bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y11i\[7\] conv_signed13to8bit.vhd(25) " "Inferred latch for \"Y11i\[7\]\" at conv_signed13to8bit.vhd(25)" {  } { { "conv_signed13to8bit.vhd" "" { Text "C:/Users/danie/OneDrive/Desktop/Documenti Daniele/Daniele Scuola/Politecnico di Torino/DSE/DSE_Lab6/conv_signed13to8bit.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744834827907 "|conv_signed13to8bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y11i\[8\] conv_signed13to8bit.vhd(25) " "Inferred latch for \"Y11i\[8\]\" at conv_signed13to8bit.vhd(25)" {  } { { "conv_signed13to8bit.vhd" "" { Text "C:/Users/danie/OneDrive/Desktop/Documenti Daniele/Daniele Scuola/Politecnico di Torino/DSE/DSE_Lab6/conv_signed13to8bit.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744834827907 "|conv_signed13to8bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y11i\[9\] conv_signed13to8bit.vhd(25) " "Inferred latch for \"Y11i\[9\]\" at conv_signed13to8bit.vhd(25)" {  } { { "conv_signed13to8bit.vhd" "" { Text "C:/Users/danie/OneDrive/Desktop/Documenti Daniele/Daniele Scuola/Politecnico di Torino/DSE/DSE_Lab6/conv_signed13to8bit.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744834827907 "|conv_signed13to8bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y11i\[10\] conv_signed13to8bit.vhd(25) " "Inferred latch for \"Y11i\[10\]\" at conv_signed13to8bit.vhd(25)" {  } { { "conv_signed13to8bit.vhd" "" { Text "C:/Users/danie/OneDrive/Desktop/Documenti Daniele/Daniele Scuola/Politecnico di Torino/DSE/DSE_Lab6/conv_signed13to8bit.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744834827907 "|conv_signed13to8bit"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1744834828425 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1744834828869 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744834828869 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Y13s\[0\] " "No output dependent on input pin \"Y13s\[0\]\"" {  } { { "conv_signed13to8bit.vhd" "" { Text "C:/Users/danie/OneDrive/Desktop/Documenti Daniele/Daniele Scuola/Politecnico di Torino/DSE/DSE_Lab6/conv_signed13to8bit.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1744834828958 "|conv_signed13to8bit|Y13s[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "conv_signed13to8bit.vhd" "" { Text "C:/Users/danie/OneDrive/Desktop/Documenti Daniele/Daniele Scuola/Politecnico di Torino/DSE/DSE_Lab6/conv_signed13to8bit.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1744834828958 "|conv_signed13to8bit|clk"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1744834828958 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "79 " "Implemented 79 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1744834828958 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1744834828958 ""} { "Info" "ICUT_CUT_TM_LCELLS" "56 " "Implemented 56 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1744834828958 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1744834828958 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 12 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4857 " "Peak virtual memory: 4857 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1744834828970 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 16 22:20:28 2025 " "Processing ended: Wed Apr 16 22:20:28 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1744834828970 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1744834828970 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1744834828970 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1744834828970 ""}
