Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Sun Oct 20 18:21:04 2024
| Host         : leegwongho running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file fft_soc_wrapper_control_sets_placed.rpt
| Design       : fft_soc_wrapper
| Device       : xc7a35t
--------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    96 |
|    Minimum number of control sets                        |    96 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   229 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    96 |
| >= 0 to < 4        |    17 |
| >= 4 to < 6        |     8 |
| >= 6 to < 8        |     7 |
| >= 8 to < 10       |    36 |
| >= 10 to < 12      |     3 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    25 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             288 |          100 |
| No           | No                    | Yes                    |              29 |            7 |
| No           | Yes                   | No                     |             654 |          222 |
| Yes          | No                    | No                     |             233 |           82 |
| Yes          | No                    | Yes                    |              15 |            8 |
| Yes          | Yes                   | No                     |             608 |          187 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                        Clock Signal                       |                                                                                               Enable Signal                                                                                              |                                                                             Set/Reset Signal                                                                             | Slice Load Count | Bel Load Count |
+-----------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
| ~fft_soc_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | fft_soc_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CE                                                                                                                                         | fft_soc_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/D_1                                                                                                        |                1 |              1 |
|  fft_soc_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                          | fft_soc_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.New_Carry_MUXCY/ex_Valid_reg                                                                   |                1 |              1 |
|  fft_soc_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                          | fft_soc_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/MSR_Rst                                                                                                   |                1 |              1 |
|  fft_soc_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | fft_soc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_BSCAN.PORT_Selector_reg[0]                                                                                                                                         | fft_soc_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_with_scan_reset                                                                                                        |                1 |              1 |
|  fft_soc_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG   | fft_soc_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En                                                                                        | fft_soc_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_reg_n_0                             |                1 |              1 |
|  fft_soc_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG   | fft_soc_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En                                                                                        | fft_soc_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/normal_stop_cmd_rst                                                   |                1 |              1 |
|  fft_soc_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG   | fft_soc_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En                                                                                        | fft_soc_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/force_stop_cmd_rst                                                    |                1 |              1 |
|  fft_soc_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG   | fft_soc_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En                                                                                        | fft_soc_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/start_single_step_reg_n_0                                             |                1 |              1 |
| ~fft_soc_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG   |                                                                                                                                                                                                          | fft_soc_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n                                                                                                                      |                1 |              1 |
|  fft_soc_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                          | fft_soc_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.Native                                                                                         |                1 |              1 |
|  fft_soc_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                          | fft_soc_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Using_FPGA.Native_i_1__83_n_0 |                1 |              1 |
|  fft_soc_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                          | fft_soc_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Using_FPGA.Native_i_1__84_n_0       |                1 |              1 |
|  fft_soc_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                          | fft_soc_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/start_single_step_reg       |                1 |              1 |
|  fft_soc_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                          | fft_soc_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/capture_1                                                             |                1 |              1 |
|  fft_soc_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG   | fft_soc_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Command_Reg_En                                                                                        | fft_soc_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/command_reg_clear                                                     |                1 |              2 |
|  fft_soc_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG   |                                                                                                                                                                                                          |                                                                                                                                                                          |                2 |              3 |
|  fft_soc_i/clk_wiz_0/inst/clk_out1                        | fft_soc_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.of_PipeRun_MuxCY_1/Using_FPGA.Native_1                                                                                         | fft_soc_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                   |                1 |              3 |
|  fft_soc_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG   | fft_soc_i/mdm_1/U0/MDM_Core_I1/MDM_SEL                                                                                                                                                                   | fft_soc_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                                                  |                1 |              4 |
|  fft_soc_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | fft_soc_i/mdm_1/U0/MDM_Core_I1/TDI_Shifter0                                                                                                                                                              | fft_soc_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                                                  |                1 |              4 |
|  fft_soc_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG   | fft_soc_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En                                                                                        |                                                                                                                                                                          |                3 |              4 |
| ~fft_soc_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG   |                                                                                                                                                                                                          | fft_soc_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                                                  |                1 |              4 |
|  fft_soc_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                          | fft_soc_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/S                                   |                2 |              4 |
|  fft_soc_i/clk_wiz_0/inst/clk_out1                        | fft_soc_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/p_11_out[0]                                                                                                                                      |                                                                                                                                                                          |                1 |              4 |
|  fft_soc_i/clk_wiz_0/inst/clk_out1                        | fft_soc_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                    | fft_soc_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                       |                1 |              4 |
|  fft_soc_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                          | fft_soc_i/rst_clk_wiz_0_100M/U0/EXT_LPF/lpf_int                                                                                                                          |                3 |              5 |
|  fft_soc_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                          | fft_soc_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                      |                2 |              6 |
|  fft_soc_i/clk_wiz_0/inst/clk_out1                        | fft_soc_i/rst_clk_wiz_0_100M/U0/SEQ/seq_cnt_en                                                                                                                                                           | fft_soc_i/rst_clk_wiz_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                    |                1 |              6 |
|  fft_soc_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                          | fft_soc_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                      |                3 |              6 |
|  fft_soc_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | fft_soc_i/mdm_1/U0/Use_E2.BSCAN_I/E[0]                                                                                                                                                                   |                                                                                                                                                                          |                2 |              6 |
|  fft_soc_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | fft_soc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_BSCAN.command_reg[5][0]                                                                                                                                            |                                                                                                                                                                          |                3 |              6 |
|  fft_soc_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | fft_soc_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_BSCAN.command_reg[5][0]                                                                                                                |                                                                                                                                                                          |                1 |              6 |
|  fft_soc_i/clk_wiz_0/inst/clk_out1                        | fft_soc_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/p_11_out[0]                                                                                                                                      | fft_soc_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din[8]_i_1_n_0                                                                      |                2 |              7 |
| ~fft_soc_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG   | fft_soc_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0                                                                                                                               |                                                                                                                                                                          |                2 |              8 |
|  fft_soc_i/clk_wiz_0/inst/clk_out1                        | fft_soc_i/myip_fft_0/inst/myip_fft_v1_0_S00_AXI_inst/slv_reg7[15]_i_1_n_0                                                                                                                                | fft_soc_i/myip_fft_0/inst/myip_fft_v1_0_S00_AXI_inst/DUT/second_stage_reg4/SS[0]                                                                                         |                4 |              8 |
|  fft_soc_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | fft_soc_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter0                                                                                                                                               |                                                                                                                                                                          |                1 |              8 |
|  fft_soc_i/clk_wiz_0/inst/clk_out1                        | fft_soc_i/myip_fft_0/inst/myip_fft_v1_0_S00_AXI_inst/slv_reg6[15]_i_1_n_0                                                                                                                                | fft_soc_i/myip_fft_0/inst/myip_fft_v1_0_S00_AXI_inst/DUT/second_stage_reg4/SS[0]                                                                                         |                3 |              8 |
|  fft_soc_i/clk_wiz_0/inst/clk_out1                        | fft_soc_i/myip_fft_0/inst/myip_fft_v1_0_S00_AXI_inst/slv_reg6[7]_i_1_n_0                                                                                                                                 | fft_soc_i/myip_fft_0/inst/myip_fft_v1_0_S00_AXI_inst/DUT/second_stage_reg4/SS[0]                                                                                         |                1 |              8 |
|  fft_soc_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG   | fft_soc_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_BSCAN.PORT_Selector_reg[2][0]                                                                                                          |                                                                                                                                                                          |                1 |              8 |
|  fft_soc_i/clk_wiz_0/inst/clk_out1                        | fft_soc_i/myip_fft_0/inst/myip_fft_v1_0_S00_AXI_inst/slv_reg7[23]_i_1_n_0                                                                                                                                | fft_soc_i/myip_fft_0/inst/myip_fft_v1_0_S00_AXI_inst/DUT/second_stage_reg4/SS[0]                                                                                         |                2 |              8 |
|  fft_soc_i/clk_wiz_0/inst/clk_out1                        | fft_soc_i/myip_fft_0/inst/myip_fft_v1_0_S00_AXI_inst/slv_reg7[31]_i_1_n_0                                                                                                                                | fft_soc_i/myip_fft_0/inst/myip_fft_v1_0_S00_AXI_inst/DUT/second_stage_reg4/SS[0]                                                                                         |                3 |              8 |
|  fft_soc_i/clk_wiz_0/inst/clk_out1                        | fft_soc_i/myip_fft_0/inst/myip_fft_v1_0_S00_AXI_inst/slv_reg6[23]_i_1_n_0                                                                                                                                | fft_soc_i/myip_fft_0/inst/myip_fft_v1_0_S00_AXI_inst/DUT/second_stage_reg4/SS[0]                                                                                         |                2 |              8 |
|  fft_soc_i/clk_wiz_0/inst/clk_out1                        | fft_soc_i/myip_fft_0/inst/myip_fft_v1_0_S00_AXI_inst/slv_reg6[31]_i_1_n_0                                                                                                                                | fft_soc_i/myip_fft_0/inst/myip_fft_v1_0_S00_AXI_inst/DUT/second_stage_reg4/SS[0]                                                                                         |                2 |              8 |
|  fft_soc_i/clk_wiz_0/inst/clk_out1                        | fft_soc_i/myip_fft_0/inst/myip_fft_v1_0_S00_AXI_inst/slv_reg7[7]_i_1_n_0                                                                                                                                 | fft_soc_i/myip_fft_0/inst/myip_fft_v1_0_S00_AXI_inst/DUT/second_stage_reg4/SS[0]                                                                                         |                2 |              8 |
|  fft_soc_i/clk_wiz_0/inst/clk_out1                        | fft_soc_i/myip_fft_0/inst/myip_fft_v1_0_S00_AXI_inst/p_1_in[7]                                                                                                                                           | fft_soc_i/myip_fft_0/inst/myip_fft_v1_0_S00_AXI_inst/DUT/second_stage_reg4/SS[0]                                                                                         |                1 |              8 |
|  fft_soc_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | fft_soc_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/which_pc__0 |                                                                                                                                                                          |                7 |              8 |
|  fft_soc_i/clk_wiz_0/inst/clk_out1                        | fft_soc_i/myip_fft_0/inst/myip_fft_v1_0_S00_AXI_inst/p_1_in[15]                                                                                                                                          | fft_soc_i/myip_fft_0/inst/myip_fft_v1_0_S00_AXI_inst/DUT/second_stage_reg4/SS[0]                                                                                         |                1 |              8 |
|  fft_soc_i/clk_wiz_0/inst/clk_out1                        | fft_soc_i/myip_fft_0/inst/myip_fft_v1_0_S00_AXI_inst/p_1_in[23]                                                                                                                                          | fft_soc_i/myip_fft_0/inst/myip_fft_v1_0_S00_AXI_inst/DUT/second_stage_reg4/SS[0]                                                                                         |                3 |              8 |
|  fft_soc_i/clk_wiz_0/inst/clk_out1                        | fft_soc_i/myip_fft_0/inst/myip_fft_v1_0_S00_AXI_inst/p_1_in[31]                                                                                                                                          | fft_soc_i/myip_fft_0/inst/myip_fft_v1_0_S00_AXI_inst/DUT/second_stage_reg4/SS[0]                                                                                         |                1 |              8 |
|  fft_soc_i/clk_wiz_0/inst/clk_out1                        | fft_soc_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                             | fft_soc_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                       |                3 |              8 |
|  fft_soc_i/clk_wiz_0/inst/clk_out1                        | fft_soc_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.of_PipeRun_MuxCY_1/mul_Executing_reg                                                                                           | fft_soc_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.MUXCY_JUMP_CARRY3/S72_out                                                                      |                3 |              8 |
|  fft_soc_i/clk_wiz_0/inst/clk_out1                        | fft_soc_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/fifo_wr                                                                                                                         |                                                                                                                                                                          |                1 |              8 |
|  fft_soc_i/clk_wiz_0/inst/clk_out1                        | fft_soc_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/fifo_wr                                                                                               |                                                                                                                                                                          |                1 |              8 |
|  fft_soc_i/clk_wiz_0/inst/clk_out1                        | fft_soc_i/myip_fft_0/inst/myip_fft_v1_0_S00_AXI_inst/slv_reg2[23]_i_1_n_0                                                                                                                                | fft_soc_i/myip_fft_0/inst/myip_fft_v1_0_S00_AXI_inst/DUT/second_stage_reg4/SS[0]                                                                                         |                2 |              8 |
|  fft_soc_i/clk_wiz_0/inst/clk_out1                        | fft_soc_i/myip_fft_0/inst/myip_fft_v1_0_S00_AXI_inst/slv_reg2[31]_i_1_n_0                                                                                                                                | fft_soc_i/myip_fft_0/inst/myip_fft_v1_0_S00_AXI_inst/DUT/second_stage_reg4/SS[0]                                                                                         |                2 |              8 |
|  fft_soc_i/clk_wiz_0/inst/clk_out1                        | fft_soc_i/myip_fft_0/inst/myip_fft_v1_0_S00_AXI_inst/slv_reg2[7]_i_1_n_0                                                                                                                                 | fft_soc_i/myip_fft_0/inst/myip_fft_v1_0_S00_AXI_inst/DUT/second_stage_reg4/SS[0]                                                                                         |                1 |              8 |
|  fft_soc_i/clk_wiz_0/inst/clk_out1                        | fft_soc_i/myip_fft_0/inst/myip_fft_v1_0_S00_AXI_inst/slv_reg2[15]_i_1_n_0                                                                                                                                | fft_soc_i/myip_fft_0/inst/myip_fft_v1_0_S00_AXI_inst/DUT/second_stage_reg4/SS[0]                                                                                         |                1 |              8 |
|  fft_soc_i/clk_wiz_0/inst/clk_out1                        | fft_soc_i/myip_fft_0/inst/myip_fft_v1_0_S00_AXI_inst/slv_reg3[15]_i_1_n_0                                                                                                                                | fft_soc_i/myip_fft_0/inst/myip_fft_v1_0_S00_AXI_inst/DUT/second_stage_reg4/SS[0]                                                                                         |                2 |              8 |
|  fft_soc_i/clk_wiz_0/inst/clk_out1                        | fft_soc_i/myip_fft_0/inst/myip_fft_v1_0_S00_AXI_inst/slv_reg3[31]_i_1_n_0                                                                                                                                | fft_soc_i/myip_fft_0/inst/myip_fft_v1_0_S00_AXI_inst/DUT/second_stage_reg4/SS[0]                                                                                         |                1 |              8 |
|  fft_soc_i/clk_wiz_0/inst/clk_out1                        | fft_soc_i/myip_fft_0/inst/myip_fft_v1_0_S00_AXI_inst/slv_reg3[7]_i_1_n_0                                                                                                                                 | fft_soc_i/myip_fft_0/inst/myip_fft_v1_0_S00_AXI_inst/DUT/second_stage_reg4/SS[0]                                                                                         |                2 |              8 |
|  fft_soc_i/clk_wiz_0/inst/clk_out1                        | fft_soc_i/myip_fft_0/inst/myip_fft_v1_0_S00_AXI_inst/slv_reg3[23]_i_1_n_0                                                                                                                                | fft_soc_i/myip_fft_0/inst/myip_fft_v1_0_S00_AXI_inst/DUT/second_stage_reg4/SS[0]                                                                                         |                2 |              8 |
|  fft_soc_i/clk_wiz_0/inst/clk_out1                        | fft_soc_i/myip_fft_0/inst/myip_fft_v1_0_S00_AXI_inst/slv_reg5[15]_i_1_n_0                                                                                                                                | fft_soc_i/myip_fft_0/inst/myip_fft_v1_0_S00_AXI_inst/DUT/second_stage_reg4/SS[0]                                                                                         |                1 |              8 |
|  fft_soc_i/clk_wiz_0/inst/clk_out1                        | fft_soc_i/myip_fft_0/inst/myip_fft_v1_0_S00_AXI_inst/slv_reg4[15]_i_1_n_0                                                                                                                                | fft_soc_i/myip_fft_0/inst/myip_fft_v1_0_S00_AXI_inst/DUT/second_stage_reg4/SS[0]                                                                                         |                2 |              8 |
|  fft_soc_i/clk_wiz_0/inst/clk_out1                        | fft_soc_i/myip_fft_0/inst/myip_fft_v1_0_S00_AXI_inst/slv_reg4[23]_i_1_n_0                                                                                                                                | fft_soc_i/myip_fft_0/inst/myip_fft_v1_0_S00_AXI_inst/DUT/second_stage_reg4/SS[0]                                                                                         |                2 |              8 |
|  fft_soc_i/clk_wiz_0/inst/clk_out1                        | fft_soc_i/myip_fft_0/inst/myip_fft_v1_0_S00_AXI_inst/slv_reg4[31]_i_1_n_0                                                                                                                                | fft_soc_i/myip_fft_0/inst/myip_fft_v1_0_S00_AXI_inst/DUT/second_stage_reg4/SS[0]                                                                                         |                1 |              8 |
|  fft_soc_i/clk_wiz_0/inst/clk_out1                        | fft_soc_i/myip_fft_0/inst/myip_fft_v1_0_S00_AXI_inst/slv_reg5[23]_i_1_n_0                                                                                                                                | fft_soc_i/myip_fft_0/inst/myip_fft_v1_0_S00_AXI_inst/DUT/second_stage_reg4/SS[0]                                                                                         |                2 |              8 |
|  fft_soc_i/clk_wiz_0/inst/clk_out1                        | fft_soc_i/myip_fft_0/inst/myip_fft_v1_0_S00_AXI_inst/slv_reg5[31]_i_1_n_0                                                                                                                                | fft_soc_i/myip_fft_0/inst/myip_fft_v1_0_S00_AXI_inst/DUT/second_stage_reg4/SS[0]                                                                                         |                5 |              8 |
|  fft_soc_i/clk_wiz_0/inst/clk_out1                        | fft_soc_i/myip_fft_0/inst/myip_fft_v1_0_S00_AXI_inst/slv_reg5[7]_i_1_n_0                                                                                                                                 | fft_soc_i/myip_fft_0/inst/myip_fft_v1_0_S00_AXI_inst/DUT/second_stage_reg4/SS[0]                                                                                         |                3 |              8 |
|  fft_soc_i/clk_wiz_0/inst/clk_out1                        | fft_soc_i/myip_fft_0/inst/myip_fft_v1_0_S00_AXI_inst/slv_reg4[7]_i_1_n_0                                                                                                                                 | fft_soc_i/myip_fft_0/inst/myip_fft_v1_0_S00_AXI_inst/DUT/second_stage_reg4/SS[0]                                                                                         |                2 |              8 |
|  fft_soc_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | fft_soc_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/E[0]                                                                                                                                       |                                                                                                                                                                          |                4 |             10 |
|  fft_soc_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                          | fft_soc_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                       |                4 |             10 |
|  fft_soc_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                          | fft_soc_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                             |                6 |             11 |
|  fft_soc_i/clk_wiz_0/inst/clk_out1                        | fft_soc_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[0].SRL16E_I/E[0]                                                                                       | fft_soc_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                   |                8 |             16 |
|  fft_soc_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                          | fft_soc_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/ex_not_mul_op                                                                                             |                5 |             17 |
|  fft_soc_i/clk_wiz_0/inst/clk_out1                        | fft_soc_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                        | fft_soc_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                             |                8 |             19 |
|  fft_soc_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 |                                                                                                                                                                                                          | fft_soc_i/mdm_1/U0/Use_E2.BSCAN_I/shift_n_reset                                                                                                                          |                4 |             23 |
|  fft_soc_i/clk_wiz_0/inst/clk_out1                        | fft_soc_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/p_11_out[0]                                                                                                                                      | fft_soc_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn_0                                                                                                |                5 |             28 |
|  fft_soc_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                          | fft_soc_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn_0                                                                                                |               10 |             30 |
|  fft_soc_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | fft_soc_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/New_Dbg_Instr_TCK                                                                                     |                                                                                                                                                                          |               10 |             32 |
|  fft_soc_i/clk_wiz_0/inst/clk_out1                        | fft_soc_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.MUXCY_JUMP_CARRY3/PC_Write                                                                                                     | fft_soc_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                   |               10 |             32 |
|  fft_soc_i/clk_wiz_0/inst/clk_out1                        | fft_soc_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.of_PipeRun_MuxCY_1/Using_FPGA.Native_1                                                                                         |                                                                                                                                                                          |               10 |             32 |
|  fft_soc_i/clk_wiz_0/inst/clk_out1                        | fft_soc_i/myip_fft_0/inst/myip_fft_v1_0_S00_AXI_inst/slv_reg_rden__0                                                                                                                                     | fft_soc_i/myip_fft_0/inst/myip_fft_v1_0_S00_AXI_inst/DUT/second_stage_reg4/SS[0]                                                                                         |               20 |             32 |
|  fft_soc_i/clk_wiz_0/inst/clk_out1                        | fft_soc_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.of_PipeRun_MuxCY_1/mul_Executing_reg                                                                                           |                                                                                                                                                                          |               18 |             32 |
|  fft_soc_i/clk_wiz_0/inst/clk_out1                        | fft_soc_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/E[0]                                                        | fft_soc_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                   |               12 |             32 |
|  fft_soc_i/clk_wiz_0/inst/clk_out1                        | fft_soc_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_rvalid[0]                                                                                                   | fft_soc_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                   |               11 |             32 |
|  fft_soc_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                          | fft_soc_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/SR[0]                         |               13 |             33 |
|  fft_soc_i/clk_wiz_0/inst/clk_out1                        | fft_soc_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                              |                                                                                                                                                                          |                9 |             33 |
|  fft_soc_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | fft_soc_i/mdm_1/U0/Use_E2.BSCAN_I/Use_BSCAN.PORT_Selector_reg[0]                                                                                                                                         |                                                                                                                                                                          |               17 |             46 |
|  fft_soc_i/clk_wiz_0/inst/clk_out1                        | fft_soc_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/M_AXI_DP_AWADDR0                                                                                               | fft_soc_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                   |               19 |             55 |
|  fft_soc_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                          | fft_soc_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/in0                                                                                                       |               28 |             63 |
|  fft_soc_i/clk_wiz_0/inst/clk_out1                        | fft_soc_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.clean_iReady_MuxCY/IReady                                                                                                      |                                                                                                                                                                          |               16 |             64 |
|  fft_soc_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                          | fft_soc_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                   |               26 |             80 |
|  fft_soc_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 |                                                                                                                                                                                                          |                                                                                                                                                                          |               23 |             81 |
|  fft_soc_i/clk_wiz_0/inst/clk_out1                        | fft_soc_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.of_PipeRun_MuxCY_1/mul_Executing_reg                                                                                           | fft_soc_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                   |               26 |            101 |
|  fft_soc_i/clk_wiz_0/inst/clk_out1                        | fft_soc_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Reg_Write                                                     |                                                                                                                                                                          |               32 |            128 |
|  fft_soc_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                          |                                                                                                                                                                          |               79 |            246 |
|  fft_soc_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                          | fft_soc_i/myip_fft_0/inst/myip_fft_v1_0_S00_AXI_inst/DUT/second_stage_reg4/SS[0]                                                                                         |              114 |            383 |
+-----------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


