#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Sat Oct 29 16:27:35 2022
# Process ID: 31750
# Current directory: /home/landon/Desktop/Vivado/ECE522/Lab0/GPIO_BRAM/Vivado
# Command line: vivado
# Log file: /home/landon/Desktop/Vivado/ECE522/Lab0/GPIO_BRAM/Vivado/vivado.log
# Journal file: /home/landon/Desktop/Vivado/ECE522/Lab0/GPIO_BRAM/Vivado/vivado.jou
#-----------------------------------------------------------
start_gui
create_project GPIO_BRAM /home/landon/Desktop/Vivado/ECE522/Lab0/GPIO_BRAM/Vivado/GPIO_BRAM -part xc7z007sclg400-1
set_property board_part digilentinc.com:cora-z7-07s:part0:1.0 [current_project]
set_property target_language VHDL [current_project]
create_bd_design "design_1"
update_compile_order -fileset sources_1
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.5 processing_system7_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:processing_system7 -config {make_external "FIXED_IO, DDR" apply_board_preset "1" Master "Disable" Slave "Disable" }  [get_bd_cells processing_system7_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_0
endgroup
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Board_Interface {btns_2bits ( 2 Buttons ) } Manual_Source {Auto}}  [get_bd_intf_pins axi_gpio_0/GPIO]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_gpio_0/S_AXI} ddr_seg {Auto} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins axi_gpio_0/S_AXI]
endgroup
regenerate_bd_layout
startgroup
set_property -dict [list CONFIG.C_GPIO_WIDTH {32} CONFIG.C_IS_DUAL {1} CONFIG.GPIO_BOARD_INTERFACE {Custom} CONFIG.C_ALL_OUTPUTS_2 {1}] [get_bd_cells axi_gpio_0]
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Board_Interface {Custom} Manual_Source {Auto}}  [get_bd_intf_pins axi_gpio_0/GPIO2]
regenerate_bd_layout
set_property name GPIO_Ins [get_bd_intf_ports btns_2bits]
set_property name GPIO_Outs [get_bd_intf_ports gpio_rtl]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.4 blk_mem_gen_0
endgroup
set_property -dict [list CONFIG.Enable_32bit_Address {false} CONFIG.Use_Byte_Write_Enable {false} CONFIG.Byte_Size {9} CONFIG.Write_Width_A {16} CONFIG.Write_Depth_A {16384} CONFIG.Read_Width_A {16} CONFIG.Enable_A {Always_Enabled} CONFIG.Write_Width_B {16} CONFIG.Read_Width_B {16} CONFIG.Register_PortA_Output_of_Memory_Primitives {false} CONFIG.Use_RSTA_Pin {false} CONFIG.use_bram_block {Stand_Alone} CONFIG.EN_SAFETY_CKT {false}] [get_bd_cells blk_mem_gen_0]
regenerate_bd_layout
startgroup
create_bd_intf_port -mode Slave -vlnv xilinx.com:interface:bram_rtl:1.0 PNL_BRAM
connect_bd_intf_net [get_bd_intf_pins blk_mem_gen_0/BRAM_PORTA] [get_bd_intf_ports PNL_BRAM]
endgroup
regenerate_bd_layout
validate_bd_design
connect_bd_net [get_bd_pins blk_mem_gen_0/clka] [get_bd_pins processing_system7_0/FCLK_CLK0]
validate_bd_design
regenerate_bd_layout
validate_bd_design -force
save_bd_design
make_wrapper -files [get_files /home/landon/Desktop/Vivado/ECE522/Lab0/GPIO_BRAM/Vivado/GPIO_BRAM/GPIO_BRAM.srcs/sources_1/bd/design_1/design_1.bd] -top
import_files -force -norecurse /home/landon/Desktop/Vivado/ECE522/Lab0/GPIO_BRAM/Vivado/GPIO_BRAM/GPIO_BRAM.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
