{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1685725638934 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1685725639006 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 02 11:07:18 2023 " "Processing started: Fri Jun 02 11:07:18 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1685725639006 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685725639006 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off m68hc11 -c m68hc11 " "Command: quartus_map --read_settings_files=on --write_settings_files=off m68hc11 -c m68hc11" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685725639006 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1685725639620 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1685725639620 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram/ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram/ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram-Behavioral " "Found design unit 1: ram-Behavioral" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/RAM/ram.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685725650497 ""} { "Info" "ISGN_ENTITY_NAME" "1 ram " "Found entity 1: ram" {  } { { "RAM/ram.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/RAM/ram.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685725650497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685725650497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interrupciones/ctrl_interrupciones.vhd 2 1 " "Found 2 design units, including 1 entities, in source file interrupciones/ctrl_interrupciones.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ctrl_interrupciones-Behavioral " "Found design unit 1: ctrl_interrupciones-Behavioral" {  } { { "Interrupciones/ctrl_interrupciones.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/Interrupciones/ctrl_interrupciones.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685725650508 ""} { "Info" "ISGN_ENTITY_NAME" "1 ctrl_interrupciones " "Found entity 1: ctrl_interrupciones" {  } { { "Interrupciones/ctrl_interrupciones.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/Interrupciones/ctrl_interrupciones.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685725650508 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685725650508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flags/registro.vhd 2 1 " "Found 2 design units, including 1 entities, in source file flags/registro.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registro-Behavioral " "Found design unit 1: registro-Behavioral" {  } { { "flags/registro.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/flags/registro.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685725650508 ""} { "Info" "ISGN_ENTITY_NAME" "1 registro " "Found entity 1: registro" {  } { { "flags/registro.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/flags/registro.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685725650508 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685725650508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flags/mux3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file flags/mux3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux3-Behavioral " "Found design unit 1: mux3-Behavioral" {  } { { "flags/mux3.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/flags/mux3.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685725650518 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux3 " "Found entity 1: mux3" {  } { { "flags/mux3.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/flags/mux3.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685725650518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685725650518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flags/mux2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file flags/mux2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2-Behavioral " "Found design unit 1: mux2-Behavioral" {  } { { "flags/mux2.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/flags/mux2.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685725650518 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Found entity 1: mux2" {  } { { "flags/mux2.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/flags/mux2.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685725650518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685725650518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flags/mux1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file flags/mux1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux1-Behavioral " "Found design unit 1: mux1-Behavioral" {  } { { "flags/mux1.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/flags/mux1.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685725650518 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux1 " "Found entity 1: mux1" {  } { { "flags/mux1.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/flags/mux1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685725650518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685725650518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flags/flags.bdf 1 1 " "Found 1 design units, including 1 entities, in source file flags/flags.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Flags " "Found entity 1: Flags" {  } { { "flags/Flags.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/oac/CISC/flags/Flags.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685725650528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685725650528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flags/divisor_datos.vhd 2 1 " "Found 2 design units, including 1 entities, in source file flags/divisor_datos.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divisor_datos-Behavioral " "Found design unit 1: divisor_datos-Behavioral" {  } { { "flags/divisor_datos.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/flags/divisor_datos.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685725650528 ""} { "Info" "ISGN_ENTITY_NAME" "1 divisor_datos " "Found entity 1: divisor_datos" {  } { { "flags/divisor_datos.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/flags/divisor_datos.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685725650528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685725650528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flags/concatenador_datos.vhd 2 1 " "Found 2 design units, including 1 entities, in source file flags/concatenador_datos.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 concatenador_datos-Behavioral " "Found design unit 1: concatenador_datos-Behavioral" {  } { { "flags/concatenador_datos.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/flags/concatenador_datos.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685725650528 ""} { "Info" "ISGN_ENTITY_NAME" "1 concatenador_datos " "Found entity 1: concatenador_datos" {  } { { "flags/concatenador_datos.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/flags/concatenador_datos.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685725650528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685725650528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador/contador_id.vhd 2 1 " "Found 2 design units, including 1 entities, in source file contador/contador_id.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 contador_ID-Behavioral " "Found design unit 1: contador_ID-Behavioral" {  } { { "Contador/contador_id.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/Contador/contador_id.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685725650538 ""} { "Info" "ISGN_ENTITY_NAME" "1 contador_ID " "Found entity 1: contador_ID" {  } { { "Contador/contador_id.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/Contador/contador_id.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685725650538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685725650538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador/contador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file contador/contador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 contador-Behavioral " "Found design unit 1: contador-Behavioral" {  } { { "Contador/contador.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/Contador/contador.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685725650538 ""} { "Info" "ISGN_ENTITY_NAME" "1 contador " "Found entity 1: contador" {  } { { "Contador/contador.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/Contador/contador.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685725650538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685725650538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "acumulador/acumulador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file acumulador/acumulador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 acumulador-Behavioral " "Found design unit 1: acumulador-Behavioral" {  } { { "Acumulador/acumulador.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/Acumulador/acumulador.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685725650548 ""} { "Info" "ISGN_ENTITY_NAME" "1 acumulador " "Found entity 1: acumulador" {  } { { "Acumulador/acumulador.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/Acumulador/acumulador.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685725650548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685725650548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "upa/upa.vhd 2 1 " "Found 2 design units, including 1 entities, in source file upa/upa.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 upa-Behavioral " "Found design unit 1: upa-Behavioral" {  } { { "UPA/upa.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/UPA/upa.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685725650548 ""} { "Info" "ISGN_ENTITY_NAME" "1 upa " "Found entity 1: upa" {  } { { "UPA/upa.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/UPA/upa.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685725650548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685725650548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "m68hc11.bdf 1 1 " "Found 1 design units, including 1 entities, in source file m68hc11.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 m68hc11 " "Found entity 1: m68hc11" {  } { { "m68hc11.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/oac/CISC/m68hc11.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685725650548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685725650548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "secuenciador/secuenciador.bdf 1 1 " "Found 1 design units, including 1 entities, in source file secuenciador/secuenciador.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 secuenciador " "Found entity 1: secuenciador" {  } { { "Secuenciador/secuenciador.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/oac/CISC/Secuenciador/secuenciador.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685725650558 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685725650558 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "secuenciador/memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file secuenciador/memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memory-Behavioral " "Found design unit 1: memory-Behavioral" {  } { { "Secuenciador/memory.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/Secuenciador/memory.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685725650558 ""} { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "Secuenciador/memory.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/Secuenciador/memory.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685725650558 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685725650558 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "secuenciador/registro_sec.vhd 2 1 " "Found 2 design units, including 1 entities, in source file secuenciador/registro_sec.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registro_sec-Behavioral " "Found design unit 1: registro_sec-Behavioral" {  } { { "Secuenciador/registro_sec.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/Secuenciador/registro_sec.vhd" 73 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685725650558 ""} { "Info" "ISGN_ENTITY_NAME" "1 registro_sec " "Found entity 1: registro_sec" {  } { { "Secuenciador/registro_sec.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/Secuenciador/registro_sec.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685725650558 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685725650558 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "secuenciador/logica_seleccion.vhd 2 1 " "Found 2 design units, including 1 entities, in source file secuenciador/logica_seleccion.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 logica_seleccion-Behavioral " "Found design unit 1: logica_seleccion-Behavioral" {  } { { "Secuenciador/logica_seleccion.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/Secuenciador/logica_seleccion.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685725650568 ""} { "Info" "ISGN_ENTITY_NAME" "1 logica_seleccion " "Found entity 1: logica_seleccion" {  } { { "Secuenciador/logica_seleccion.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/Secuenciador/logica_seleccion.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685725650568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685725650568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "secuenciador/registro_microinst.vhd 2 1 " "Found 2 design units, including 1 entities, in source file secuenciador/registro_microinst.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registro_MicroInst-Behavioral " "Found design unit 1: registro_MicroInst-Behavioral" {  } { { "Secuenciador/registro_MicroInst.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/Secuenciador/registro_MicroInst.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685725650568 ""} { "Info" "ISGN_ENTITY_NAME" "1 registro_MicroInst " "Found entity 1: registro_MicroInst" {  } { { "Secuenciador/registro_MicroInst.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/Secuenciador/registro_MicroInst.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685725650568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685725650568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registro_instruccion.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registro_instruccion.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registro_instruccion-Behavioral " "Found design unit 1: registro_instruccion-Behavioral" {  } { { "registro_instruccion.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/registro_instruccion.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685725650578 ""} { "Info" "ISGN_ENTITY_NAME" "1 registro_instruccion " "Found entity 1: registro_instruccion" {  } { { "registro_instruccion.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/registro_instruccion.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685725650578 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685725650578 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bufferdatabus.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bufferdatabus.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bufferDataBus-Behavioral " "Found design unit 1: bufferDataBus-Behavioral" {  } { { "bufferDataBus.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/bufferDataBus.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685725650578 ""} { "Info" "ISGN_ENTITY_NAME" "1 bufferDataBus " "Found entity 1: bufferDataBus" {  } { { "bufferDataBus.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/bufferDataBus.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685725650578 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685725650578 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registro_direccion.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registro_direccion.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registro_direccion-Behavioral " "Found design unit 1: registro_direccion-Behavioral" {  } { { "registro_direccion.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/registro_direccion.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685725650578 ""} { "Info" "ISGN_ENTITY_NAME" "1 registro_direccion " "Found entity 1: registro_direccion" {  } { { "registro_direccion.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/registro_direccion.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685725650578 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685725650578 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "concatenador_entradas.vhd 2 1 " "Found 2 design units, including 1 entities, in source file concatenador_entradas.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 concatenador_entradas-Behavioral " "Found design unit 1: concatenador_entradas-Behavioral" {  } { { "concatenador_entradas.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/concatenador_entradas.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685725650588 ""} { "Info" "ISGN_ENTITY_NAME" "1 concatenador_entradas " "Found entity 1: concatenador_entradas" {  } { { "concatenador_entradas.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/concatenador_entradas.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685725650588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685725650588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interrupciones/registro_interrupciones.vhd 2 1 " "Found 2 design units, including 1 entities, in source file interrupciones/registro_interrupciones.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registro_interrupciones-Behavioral " "Found design unit 1: registro_interrupciones-Behavioral" {  } { { "Interrupciones/registro_interrupciones.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/Interrupciones/registro_interrupciones.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685725650588 ""} { "Info" "ISGN_ENTITY_NAME" "1 registro_interrupciones " "Found entity 1: registro_interrupciones" {  } { { "Interrupciones/registro_interrupciones.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/Interrupciones/registro_interrupciones.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685725650588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685725650588 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "m68hc11 " "Elaborating entity \"m68hc11\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1685725650689 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "Yupa2\[7..0\] Yupa " "Bus \"Yupa2\[7..0\]\" found using same base name as \"Yupa\", which might lead to a name conflict." {  } { { "m68hc11.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/oac/CISC/m68hc11.bdf" { { 344 2608 2840 616 "inst1" "" } { 344 2608 2840 616 "inst1" "" } { 344 2608 2840 616 "inst1" "" } { 344 2608 2840 616 "inst1" "" } { 344 2608 2840 616 "inst1" "" } { 344 2608 2840 616 "inst1" "" } { 344 2608 2840 616 "inst1" "" } { 344 2608 2840 616 "inst1" "" } { 344 2608 2840 616 "inst1" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1685725650689 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "Yupa " "Converted elements in bus name \"Yupa\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Yupa\[7..0\] Yupa7..0 " "Converted element name(s) from \"Yupa\[7..0\]\" to \"Yupa7..0\"" {  } { { "m68hc11.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/oac/CISC/m68hc11.bdf" { { 344 2608 2840 616 "inst1" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1685725650689 ""}  } { { "m68hc11.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/oac/CISC/m68hc11.bdf" { { 344 2608 2840 616 "inst1" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1685725650689 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "Yupa2 " "Converted elements in bus name \"Yupa2\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Yupa2\[7..0\] Yupa27..0 " "Converted element name(s) from \"Yupa2\[7..0\]\" to \"Yupa27..0\"" {  } { { "m68hc11.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/oac/CISC/m68hc11.bdf" { { 344 2608 2840 616 "inst1" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1685725650689 ""}  } { { "m68hc11.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/oac/CISC/m68hc11.bdf" { { 344 2608 2840 616 "inst1" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1685725650689 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Flags Flags:inst5 " "Elaborating entity \"Flags\" for hierarchy \"Flags:inst5\"" {  } { { "m68hc11.bdf" "inst5" { Schematic "C:/intelFPGA_lite/18.0/oac/CISC/m68hc11.bdf" { { 776 2248 2440 1384 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685725650689 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "registro inst4 " "Block or symbol \"registro\" of instance \"inst4\" overlaps another block or symbol" {  } { { "flags/Flags.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/oac/CISC/flags/Flags.bdf" { { 520 640 832 632 "inst4" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1685725650689 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registro Flags:inst5\|registro:inst4 " "Elaborating entity \"registro\" for hierarchy \"Flags:inst5\|registro:inst4\"" {  } { { "flags/Flags.bdf" "inst4" { Schematic "C:/intelFPGA_lite/18.0/oac/CISC/flags/Flags.bdf" { { 520 640 832 632 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685725650689 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divisor_datos Flags:inst5\|divisor_datos:inst15 " "Elaborating entity \"divisor_datos\" for hierarchy \"Flags:inst5\|divisor_datos:inst15\"" {  } { { "flags/Flags.bdf" "inst15" { Schematic "C:/intelFPGA_lite/18.0/oac/CISC/flags/Flags.bdf" { { 152 -368 -216 360 "inst15" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685725650699 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux1 Flags:inst5\|mux1:inst13 " "Elaborating entity \"mux1\" for hierarchy \"Flags:inst5\|mux1:inst13\"" {  } { { "flags/Flags.bdf" "inst13" { Schematic "C:/intelFPGA_lite/18.0/oac/CISC/flags/Flags.bdf" { { 120 232 368 232 "inst13" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685725650699 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "output mux1.vhd(13) " "VHDL Process Statement warning at mux1.vhd(13): inferring latch(es) for signal or variable \"output\", which holds its previous value in one or more paths through the process" {  } { { "flags/mux1.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/flags/mux1.vhd" 13 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1685725650699 "|m68hc11|Flags:inst5|mux1:inst13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output mux1.vhd(13) " "Inferred latch for \"output\" at mux1.vhd(13)" {  } { { "flags/mux1.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/flags/mux1.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685725650699 "|m68hc11|Flags:inst5|mux1:inst13"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 Flags:inst5\|mux2:inst9 " "Elaborating entity \"mux2\" for hierarchy \"Flags:inst5\|mux2:inst9\"" {  } { { "flags/Flags.bdf" "inst9" { Schematic "C:/intelFPGA_lite/18.0/oac/CISC/flags/Flags.bdf" { { 232 224 368 376 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685725650699 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux3 Flags:inst5\|mux3:inst10 " "Elaborating entity \"mux3\" for hierarchy \"Flags:inst5\|mux3:inst10\"" {  } { { "flags/Flags.bdf" "inst10" { Schematic "C:/intelFPGA_lite/18.0/oac/CISC/flags/Flags.bdf" { { 376 224 368 616 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685725650709 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "concatenador_datos Flags:inst5\|concatenador_datos:inst14 " "Elaborating entity \"concatenador_datos\" for hierarchy \"Flags:inst5\|concatenador_datos:inst14\"" {  } { { "flags/Flags.bdf" "inst14" { Schematic "C:/intelFPGA_lite/18.0/oac/CISC/flags/Flags.bdf" { { 72 1152 1304 248 "inst14" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685725650709 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "secuenciador secuenciador:inst14 " "Elaborating entity \"secuenciador\" for hierarchy \"secuenciador:inst14\"" {  } { { "m68hc11.bdf" "inst14" { Schematic "C:/intelFPGA_lite/18.0/oac/CISC/m68hc11.bdf" { { 152 880 1120 1208 "inst14" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685725650719 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registro_sec secuenciador:inst14\|registro_sec:inst13 " "Elaborating entity \"registro_sec\" for hierarchy \"secuenciador:inst14\|registro_sec:inst13\"" {  } { { "Secuenciador/secuenciador.bdf" "inst13" { Schematic "C:/intelFPGA_lite/18.0/oac/CISC/Secuenciador/secuenciador.bdf" { { 192 912 1152 1264 "inst13" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685725650719 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory secuenciador:inst14\|memory:inst9 " "Elaborating entity \"memory\" for hierarchy \"secuenciador:inst14\|memory:inst9\"" {  } { { "Secuenciador/secuenciador.bdf" "inst9" { Schematic "C:/intelFPGA_lite/18.0/oac/CISC/Secuenciador/secuenciador.bdf" { { 224 624 800 304 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685725650719 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUSMUX secuenciador:inst14\|BUSMUX:inst5 " "Elaborating entity \"BUSMUX\" for hierarchy \"secuenciador:inst14\|BUSMUX:inst5\"" {  } { { "Secuenciador/secuenciador.bdf" "inst5" { Schematic "C:/intelFPGA_lite/18.0/oac/CISC/Secuenciador/secuenciador.bdf" { { 208 256 368 296 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685725650750 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "secuenciador:inst14\|BUSMUX:inst5 " "Elaborated megafunction instantiation \"secuenciador:inst14\|BUSMUX:inst5\"" {  } { { "Secuenciador/secuenciador.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/oac/CISC/Secuenciador/secuenciador.bdf" { { 208 256 368 296 "inst5" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685725650750 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "secuenciador:inst14\|BUSMUX:inst5 " "Instantiated megafunction \"secuenciador:inst14\|BUSMUX:inst5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 12 " "Parameter \"WIDTH\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685725650750 ""}  } { { "Secuenciador/secuenciador.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/oac/CISC/Secuenciador/secuenciador.bdf" { { 208 256 368 296 "inst5" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1685725650750 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux secuenciador:inst14\|BUSMUX:inst5\|lpm_mux:\$00000 " "Elaborating entity \"lpm_mux\" for hierarchy \"secuenciador:inst14\|BUSMUX:inst5\|lpm_mux:\$00000\"" {  } { { "busmux.tdf" "\$00000" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/busmux.tdf" 43 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685725650791 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "secuenciador:inst14\|BUSMUX:inst5\|lpm_mux:\$00000 secuenciador:inst14\|BUSMUX:inst5 " "Elaborated megafunction instantiation \"secuenciador:inst14\|BUSMUX:inst5\|lpm_mux:\$00000\", which is child of megafunction instantiation \"secuenciador:inst14\|BUSMUX:inst5\"" {  } { { "busmux.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/busmux.tdf" 43 13 0 } } { "Secuenciador/secuenciador.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/oac/CISC/Secuenciador/secuenciador.bdf" { { 208 256 368 296 "inst5" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685725650791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_f7c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_f7c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_f7c " "Found entity 1: mux_f7c" {  } { { "db/mux_f7c.tdf" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/db/mux_f7c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685725650841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685725650841 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_f7c secuenciador:inst14\|BUSMUX:inst5\|lpm_mux:\$00000\|mux_f7c:auto_generated " "Elaborating entity \"mux_f7c\" for hierarchy \"secuenciador:inst14\|BUSMUX:inst5\|lpm_mux:\$00000\|mux_f7c:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685725650851 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "logica_seleccion secuenciador:inst14\|logica_seleccion:inst3 " "Elaborating entity \"logica_seleccion\" for hierarchy \"secuenciador:inst14\|logica_seleccion:inst3\"" {  } { { "Secuenciador/secuenciador.bdf" "inst3" { Schematic "C:/intelFPGA_lite/18.0/oac/CISC/Secuenciador/secuenciador.bdf" { { 408 656 840 520 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685725650862 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "SELECTOR logica_seleccion.vhd(17) " "VHDL Process Statement warning at logica_seleccion.vhd(17): inferring latch(es) for signal or variable \"SELECTOR\", which holds its previous value in one or more paths through the process" {  } { { "Secuenciador/logica_seleccion.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/Secuenciador/logica_seleccion.vhd" 17 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1685725650862 "|m68hc11|secuenciador:inst14|logica_seleccion:inst3"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "PL logica_seleccion.vhd(17) " "VHDL Process Statement warning at logica_seleccion.vhd(17): inferring latch(es) for signal or variable \"PL\", which holds its previous value in one or more paths through the process" {  } { { "Secuenciador/logica_seleccion.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/Secuenciador/logica_seleccion.vhd" 17 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1685725650862 "|m68hc11|secuenciador:inst14|logica_seleccion:inst3"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "MAP1 logica_seleccion.vhd(17) " "VHDL Process Statement warning at logica_seleccion.vhd(17): inferring latch(es) for signal or variable \"MAP1\", which holds its previous value in one or more paths through the process" {  } { { "Secuenciador/logica_seleccion.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/Secuenciador/logica_seleccion.vhd" 17 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1685725650862 "|m68hc11|secuenciador:inst14|logica_seleccion:inst3"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "VECT logica_seleccion.vhd(17) " "VHDL Process Statement warning at logica_seleccion.vhd(17): inferring latch(es) for signal or variable \"VECT\", which holds its previous value in one or more paths through the process" {  } { { "Secuenciador/logica_seleccion.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/Secuenciador/logica_seleccion.vhd" 17 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1685725650862 "|m68hc11|secuenciador:inst14|logica_seleccion:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VECT logica_seleccion.vhd(17) " "Inferred latch for \"VECT\" at logica_seleccion.vhd(17)" {  } { { "Secuenciador/logica_seleccion.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/Secuenciador/logica_seleccion.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685725650862 "|m68hc11|secuenciador:inst14|logica_seleccion:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MAP1 logica_seleccion.vhd(17) " "Inferred latch for \"MAP1\" at logica_seleccion.vhd(17)" {  } { { "Secuenciador/logica_seleccion.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/Secuenciador/logica_seleccion.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685725650862 "|m68hc11|secuenciador:inst14|logica_seleccion:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PL logica_seleccion.vhd(17) " "Inferred latch for \"PL\" at logica_seleccion.vhd(17)" {  } { { "Secuenciador/logica_seleccion.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/Secuenciador/logica_seleccion.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685725650862 "|m68hc11|secuenciador:inst14|logica_seleccion:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SELECTOR logica_seleccion.vhd(17) " "Inferred latch for \"SELECTOR\" at logica_seleccion.vhd(17)" {  } { { "Secuenciador/logica_seleccion.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/Secuenciador/logica_seleccion.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685725650862 "|m68hc11|secuenciador:inst14|logica_seleccion:inst3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX secuenciador:inst14\|MUX:inst6 " "Elaborating entity \"MUX\" for hierarchy \"secuenciador:inst14\|MUX:inst6\"" {  } { { "Secuenciador/secuenciador.bdf" "inst6" { Schematic "C:/intelFPGA_lite/18.0/oac/CISC/Secuenciador/secuenciador.bdf" { { 40 1400 1512 128 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685725650882 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "secuenciador:inst14\|MUX:inst6 " "Elaborated megafunction instantiation \"secuenciador:inst14\|MUX:inst6\"" {  } { { "Secuenciador/secuenciador.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/oac/CISC/Secuenciador/secuenciador.bdf" { { 40 1400 1512 128 "inst6" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685725650882 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "secuenciador:inst14\|MUX:inst6 " "Instantiated megafunction \"secuenciador:inst14\|MUX:inst6\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 32 " "Parameter \"WIDTH\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685725650882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHS 5 " "Parameter \"WIDTHS\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685725650882 ""}  } { { "Secuenciador/secuenciador.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/oac/CISC/Secuenciador/secuenciador.bdf" { { 40 1400 1512 128 "inst6" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1685725650882 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux secuenciador:inst14\|MUX:inst6\|lpm_mux:\$00001 " "Elaborating entity \"lpm_mux\" for hierarchy \"secuenciador:inst14\|MUX:inst6\|lpm_mux:\$00001\"" {  } { { "mux.tdf" "\$00001" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/mux.tdf" 43 11 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685725650894 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "secuenciador:inst14\|MUX:inst6\|lpm_mux:\$00001 secuenciador:inst14\|MUX:inst6 " "Elaborated megafunction instantiation \"secuenciador:inst14\|MUX:inst6\|lpm_mux:\$00001\", which is child of megafunction instantiation \"secuenciador:inst14\|MUX:inst6\"" {  } { { "mux.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/mux.tdf" 43 11 0 } } { "Secuenciador/secuenciador.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/oac/CISC/Secuenciador/secuenciador.bdf" { { 40 1400 1512 128 "inst6" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685725650894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_k7c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_k7c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_k7c " "Found entity 1: mux_k7c" {  } { { "db/mux_k7c.tdf" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/db/mux_k7c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685725650944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685725650944 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_k7c secuenciador:inst14\|MUX:inst6\|lpm_mux:\$00001\|mux_k7c:auto_generated " "Elaborating entity \"mux_k7c\" for hierarchy \"secuenciador:inst14\|MUX:inst6\|lpm_mux:\$00001\|mux_k7c:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685725650944 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registro_MicroInst secuenciador:inst14\|registro_MicroInst:inst4 " "Elaborating entity \"registro_MicroInst\" for hierarchy \"secuenciador:inst14\|registro_MicroInst:inst4\"" {  } { { "Secuenciador/secuenciador.bdf" "inst4" { Schematic "C:/intelFPGA_lite/18.0/oac/CISC/Secuenciador/secuenciador.bdf" { { -40 144 384 72 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685725650955 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ctrl_interrupciones ctrl_interrupciones:inst3 " "Elaborating entity \"ctrl_interrupciones\" for hierarchy \"ctrl_interrupciones:inst3\"" {  } { { "m68hc11.bdf" "inst3" { Schematic "C:/intelFPGA_lite/18.0/oac/CISC/m68hc11.bdf" { { 264 2088 2264 472 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685725650955 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registro_instruccion registro_instruccion:inst8 " "Elaborating entity \"registro_instruccion\" for hierarchy \"registro_instruccion:inst8\"" {  } { { "m68hc11.bdf" "inst8" { Schematic "C:/intelFPGA_lite/18.0/oac/CISC/m68hc11.bdf" { { 224 448 680 336 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685725650964 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acumulador acumulador:ACCB " "Elaborating entity \"acumulador\" for hierarchy \"acumulador:ACCB\"" {  } { { "m68hc11.bdf" "ACCB" { Schematic "C:/intelFPGA_lite/18.0/oac/CISC/m68hc11.bdf" { { 152 2344 2520 296 "ACCB" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685725650964 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bufferDataBus bufferDataBus:BusAlta " "Elaborating entity \"bufferDataBus\" for hierarchy \"bufferDataBus:BusAlta\"" {  } { { "m68hc11.bdf" "BusAlta" { Schematic "C:/intelFPGA_lite/18.0/oac/CISC/m68hc11.bdf" { { -80 3256 3424 0 "BusAlta" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685725650964 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram ram:inst6 " "Elaborating entity \"ram\" for hierarchy \"ram:inst6\"" {  } { { "m68hc11.bdf" "inst6" { Schematic "C:/intelFPGA_lite/18.0/oac/CISC/m68hc11.bdf" { { 304 3416 3528 496 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685725650974 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registro_direccion registro_direccion:inst " "Elaborating entity \"registro_direccion\" for hierarchy \"registro_direccion:inst\"" {  } { { "m68hc11.bdf" "inst" { Schematic "C:/intelFPGA_lite/18.0/oac/CISC/m68hc11.bdf" { { 1592 3424 3536 1832 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685725650974 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador contador:PC " "Elaborating entity \"contador\" for hierarchy \"contador:PC\"" {  } { { "m68hc11.bdf" "PC" { Schematic "C:/intelFPGA_lite/18.0/oac/CISC/m68hc11.bdf" { { 1616 3136 3336 1792 "PC" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685725650974 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador_ID contador_ID:X " "Elaborating entity \"contador_ID\" for hierarchy \"contador_ID:X\"" {  } { { "m68hc11.bdf" "X" { Schematic "C:/intelFPGA_lite/18.0/oac/CISC/m68hc11.bdf" { { 1616 2200 2400 1792 "X" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685725650974 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "upa upa:inst1 " "Elaborating entity \"upa\" for hierarchy \"upa:inst1\"" {  } { { "m68hc11.bdf" "inst1" { Schematic "C:/intelFPGA_lite/18.0/oac/CISC/m68hc11.bdf" { { 344 2608 2840 616 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685725650984 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R upa.vhd(107) " "VHDL Process Statement warning at upa.vhd(107): signal \"R\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "UPA/upa.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/UPA/upa.vhd" 107 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1685725650984 "|m68hc11|upa:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "S upa.vhd(108) " "VHDL Process Statement warning at upa.vhd(108): signal \"S\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "UPA/upa.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/UPA/upa.vhd" 108 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1685725650984 "|m68hc11|upa:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R upa.vhd(112) " "VHDL Process Statement warning at upa.vhd(112): signal \"R\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "UPA/upa.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/UPA/upa.vhd" 112 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1685725650984 "|m68hc11|upa:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "S upa.vhd(113) " "VHDL Process Statement warning at upa.vhd(113): signal \"S\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "UPA/upa.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/UPA/upa.vhd" 113 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1685725650984 "|m68hc11|upa:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R upa.vhd(122) " "VHDL Process Statement warning at upa.vhd(122): signal \"R\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "UPA/upa.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/UPA/upa.vhd" 122 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1685725650984 "|m68hc11|upa:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "S upa.vhd(123) " "VHDL Process Statement warning at upa.vhd(123): signal \"S\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "UPA/upa.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/UPA/upa.vhd" 123 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1685725650984 "|m68hc11|upa:inst1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "R upa.vhd(53) " "VHDL Process Statement warning at upa.vhd(53): inferring latch(es) for signal or variable \"R\", which holds its previous value in one or more paths through the process" {  } { { "UPA/upa.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/UPA/upa.vhd" 53 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1685725650984 "|m68hc11|upa:inst1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "S upa.vhd(53) " "VHDL Process Statement warning at upa.vhd(53): inferring latch(es) for signal or variable \"S\", which holds its previous value in one or more paths through the process" {  } { { "UPA/upa.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/UPA/upa.vhd" 53 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1685725650984 "|m68hc11|upa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[0\] upa.vhd(53) " "Inferred latch for \"S\[0\]\" at upa.vhd(53)" {  } { { "UPA/upa.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/UPA/upa.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685725650984 "|m68hc11|upa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[1\] upa.vhd(53) " "Inferred latch for \"S\[1\]\" at upa.vhd(53)" {  } { { "UPA/upa.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/UPA/upa.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685725650984 "|m68hc11|upa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[2\] upa.vhd(53) " "Inferred latch for \"S\[2\]\" at upa.vhd(53)" {  } { { "UPA/upa.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/UPA/upa.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685725650984 "|m68hc11|upa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[3\] upa.vhd(53) " "Inferred latch for \"S\[3\]\" at upa.vhd(53)" {  } { { "UPA/upa.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/UPA/upa.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685725650984 "|m68hc11|upa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[4\] upa.vhd(53) " "Inferred latch for \"S\[4\]\" at upa.vhd(53)" {  } { { "UPA/upa.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/UPA/upa.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685725650984 "|m68hc11|upa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[5\] upa.vhd(53) " "Inferred latch for \"S\[5\]\" at upa.vhd(53)" {  } { { "UPA/upa.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/UPA/upa.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685725650984 "|m68hc11|upa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[6\] upa.vhd(53) " "Inferred latch for \"S\[6\]\" at upa.vhd(53)" {  } { { "UPA/upa.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/UPA/upa.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685725650984 "|m68hc11|upa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[7\] upa.vhd(53) " "Inferred latch for \"S\[7\]\" at upa.vhd(53)" {  } { { "UPA/upa.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/UPA/upa.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685725650984 "|m68hc11|upa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[0\] upa.vhd(53) " "Inferred latch for \"R\[0\]\" at upa.vhd(53)" {  } { { "UPA/upa.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/UPA/upa.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685725650984 "|m68hc11|upa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[1\] upa.vhd(53) " "Inferred latch for \"R\[1\]\" at upa.vhd(53)" {  } { { "UPA/upa.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/UPA/upa.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685725650984 "|m68hc11|upa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[2\] upa.vhd(53) " "Inferred latch for \"R\[2\]\" at upa.vhd(53)" {  } { { "UPA/upa.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/UPA/upa.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685725650984 "|m68hc11|upa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[3\] upa.vhd(53) " "Inferred latch for \"R\[3\]\" at upa.vhd(53)" {  } { { "UPA/upa.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/UPA/upa.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685725650984 "|m68hc11|upa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[4\] upa.vhd(53) " "Inferred latch for \"R\[4\]\" at upa.vhd(53)" {  } { { "UPA/upa.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/UPA/upa.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685725650984 "|m68hc11|upa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[5\] upa.vhd(53) " "Inferred latch for \"R\[5\]\" at upa.vhd(53)" {  } { { "UPA/upa.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/UPA/upa.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685725650984 "|m68hc11|upa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[6\] upa.vhd(53) " "Inferred latch for \"R\[6\]\" at upa.vhd(53)" {  } { { "UPA/upa.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/UPA/upa.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685725650984 "|m68hc11|upa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[7\] upa.vhd(53) " "Inferred latch for \"R\[7\]\" at upa.vhd(53)" {  } { { "UPA/upa.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/UPA/upa.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685725650984 "|m68hc11|upa:inst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUSMUX BUSMUX:inst13 " "Elaborating entity \"BUSMUX\" for hierarchy \"BUSMUX:inst13\"" {  } { { "m68hc11.bdf" "inst13" { Schematic "C:/intelFPGA_lite/18.0/oac/CISC/m68hc11.bdf" { { 568 2264 2376 656 "inst13" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685725650984 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "BUSMUX:inst13 " "Elaborated megafunction instantiation \"BUSMUX:inst13\"" {  } { { "m68hc11.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/oac/CISC/m68hc11.bdf" { { 568 2264 2376 656 "inst13" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685725650994 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BUSMUX:inst13 " "Instantiated megafunction \"BUSMUX:inst13\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 1 " "Parameter \"WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685725650994 ""}  } { { "m68hc11.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/oac/CISC/m68hc11.bdf" { { 568 2264 2376 656 "inst13" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1685725650994 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux BUSMUX:inst13\|lpm_mux:\$00000 " "Elaborating entity \"lpm_mux\" for hierarchy \"BUSMUX:inst13\|lpm_mux:\$00000\"" {  } { { "busmux.tdf" "\$00000" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/busmux.tdf" 43 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685725650994 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "BUSMUX:inst13\|lpm_mux:\$00000 BUSMUX:inst13 " "Elaborated megafunction instantiation \"BUSMUX:inst13\|lpm_mux:\$00000\", which is child of megafunction instantiation \"BUSMUX:inst13\"" {  } { { "busmux.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/busmux.tdf" 43 13 0 } } { "m68hc11.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/oac/CISC/m68hc11.bdf" { { 568 2264 2376 656 "inst13" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685725650994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_t5c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_t5c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_t5c " "Found entity 1: mux_t5c" {  } { { "db/mux_t5c.tdf" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/db/mux_t5c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685725651046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685725651046 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_t5c BUSMUX:inst13\|lpm_mux:\$00000\|mux_t5c:auto_generated " "Elaborating entity \"mux_t5c\" for hierarchy \"BUSMUX:inst13\|lpm_mux:\$00000\|mux_t5c:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685725651046 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUSMUX BUSMUX:inst12 " "Elaborating entity \"BUSMUX\" for hierarchy \"BUSMUX:inst12\"" {  } { { "m68hc11.bdf" "inst12" { Schematic "C:/intelFPGA_lite/18.0/oac/CISC/m68hc11.bdf" { { -32 2608 2696 80 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685725651056 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "BUSMUX:inst12 " "Elaborated megafunction instantiation \"BUSMUX:inst12\"" {  } { { "m68hc11.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/oac/CISC/m68hc11.bdf" { { -32 2608 2696 80 "inst12" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685725651056 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BUSMUX:inst12 " "Instantiated megafunction \"BUSMUX:inst12\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 8 " "Parameter \"WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1685725651056 ""}  } { { "m68hc11.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/oac/CISC/m68hc11.bdf" { { -32 2608 2696 80 "inst12" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1685725651056 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux BUSMUX:inst12\|lpm_mux:\$00000 " "Elaborating entity \"lpm_mux\" for hierarchy \"BUSMUX:inst12\|lpm_mux:\$00000\"" {  } { { "busmux.tdf" "\$00000" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/busmux.tdf" 43 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685725651066 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "BUSMUX:inst12\|lpm_mux:\$00000 BUSMUX:inst12 " "Elaborated megafunction instantiation \"BUSMUX:inst12\|lpm_mux:\$00000\", which is child of megafunction instantiation \"BUSMUX:inst12\"" {  } { { "busmux.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/busmux.tdf" 43 13 0 } } { "m68hc11.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/oac/CISC/m68hc11.bdf" { { -32 2608 2696 80 "inst12" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685725651066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_46c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_46c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_46c " "Found entity 1: mux_46c" {  } { { "db/mux_46c.tdf" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/db/mux_46c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685725651116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685725651116 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_46c BUSMUX:inst12\|lpm_mux:\$00000\|mux_46c:auto_generated " "Elaborating entity \"mux_46c\" for hierarchy \"BUSMUX:inst12\|lpm_mux:\$00000\|mux_46c:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685725651116 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registro_interrupciones registro_interrupciones:IRX " "Elaborating entity \"registro_interrupciones\" for hierarchy \"registro_interrupciones:IRX\"" {  } { { "m68hc11.bdf" "IRX" { Schematic "C:/intelFPGA_lite/18.0/oac/CISC/m68hc11.bdf" { { 1392 3064 3248 1504 "IRX" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685725651126 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clk registro_interrupciones.vhd(45) " "VHDL Process Statement warning at registro_interrupciones.vhd(45): signal \"clk\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Interrupciones/registro_interrupciones.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/Interrupciones/registro_interrupciones.vhd" 45 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1685725651126 "|m68hc11|registro_interrupciones:IRX"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "concatenador_entradas concatenador_entradas:inst2 " "Elaborating entity \"concatenador_entradas\" for hierarchy \"concatenador_entradas:inst2\"" {  } { { "m68hc11.bdf" "inst2" { Schematic "C:/intelFPGA_lite/18.0/oac/CISC/m68hc11.bdf" { { 368 624 784 928 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685725651126 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"registro_direccion:inst\|valor_interno\[7\]\" " "Converted tri-state node feeding \"registro_direccion:inst\|valor_interno\[7\]\" into a selector" {  } { { "registro_direccion.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/registro_direccion.vhd" 18 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1685725651371 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"registro_direccion:inst\|valor_interno\[6\]\" " "Converted tri-state node feeding \"registro_direccion:inst\|valor_interno\[6\]\" into a selector" {  } { { "registro_direccion.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/registro_direccion.vhd" 18 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1685725651371 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"registro_direccion:inst\|valor_interno\[5\]\" " "Converted tri-state node feeding \"registro_direccion:inst\|valor_interno\[5\]\" into a selector" {  } { { "registro_direccion.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/registro_direccion.vhd" 18 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1685725651371 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"registro_direccion:inst\|valor_interno\[4\]\" " "Converted tri-state node feeding \"registro_direccion:inst\|valor_interno\[4\]\" into a selector" {  } { { "registro_direccion.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/registro_direccion.vhd" 18 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1685725651371 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"registro_direccion:inst\|valor_interno\[3\]\" " "Converted tri-state node feeding \"registro_direccion:inst\|valor_interno\[3\]\" into a selector" {  } { { "registro_direccion.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/registro_direccion.vhd" 18 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1685725651371 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"registro_direccion:inst\|valor_interno\[2\]\" " "Converted tri-state node feeding \"registro_direccion:inst\|valor_interno\[2\]\" into a selector" {  } { { "registro_direccion.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/registro_direccion.vhd" 18 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1685725651371 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"registro_direccion:inst\|valor_interno\[1\]\" " "Converted tri-state node feeding \"registro_direccion:inst\|valor_interno\[1\]\" into a selector" {  } { { "registro_direccion.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/registro_direccion.vhd" 18 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1685725651371 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"registro_direccion:inst\|valor_interno\[0\]\" " "Converted tri-state node feeding \"registro_direccion:inst\|valor_interno\[0\]\" into a selector" {  } { { "registro_direccion.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/registro_direccion.vhd" 18 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1685725651371 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"Flags:inst5\|mux3:inst10\|output\" " "Converted tri-state node feeding \"Flags:inst5\|mux3:inst10\|output\" into a selector" {  } { { "flags/mux3.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/flags/mux3.vhd" 16 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1685725651371 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"Flags:inst5\|mux3:inst11\|output\" " "Converted tri-state node feeding \"Flags:inst5\|mux3:inst11\|output\" into a selector" {  } { { "flags/mux3.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/flags/mux3.vhd" 16 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1685725651371 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "contador_ID:Y\|R15~synth " "Converted tri-state buffer \"contador_ID:Y\|R15~synth\" feeding internal logic into a wire" {  } { { "Contador/contador_id.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/Contador/contador_id.vhd" 15 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1685725651371 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "contador_ID:Y\|R0~synth " "Converted tri-state buffer \"contador_ID:Y\|R0~synth\" feeding internal logic into a wire" {  } { { "Contador/contador_id.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/Contador/contador_id.vhd" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1685725651371 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "contador_ID:X\|R15~synth " "Converted tri-state buffer \"contador_ID:X\|R15~synth\" feeding internal logic into a wire" {  } { { "Contador/contador_id.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/Contador/contador_id.vhd" 15 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1685725651371 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "contador_ID:X\|R0~synth " "Converted tri-state buffer \"contador_ID:X\|R0~synth\" feeding internal logic into a wire" {  } { { "Contador/contador_id.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/Contador/contador_id.vhd" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1685725651371 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "contador:AP\|R15~synth " "Converted tri-state buffer \"contador:AP\|R15~synth\" feeding internal logic into a wire" {  } { { "Contador/contador.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/Contador/contador.vhd" 15 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1685725651371 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "contador:AP\|R0~synth " "Converted tri-state buffer \"contador:AP\|R0~synth\" feeding internal logic into a wire" {  } { { "Contador/contador.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/Contador/contador.vhd" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1685725651371 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "contador:PC\|R15~synth " "Converted tri-state buffer \"contador:PC\|R15~synth\" feeding internal logic into a wire" {  } { { "Contador/contador.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/Contador/contador.vhd" 15 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1685725651371 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "contador:PC\|R0~synth " "Converted tri-state buffer \"contador:PC\|R0~synth\" feeding internal logic into a wire" {  } { { "Contador/contador.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/Contador/contador.vhd" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1685725651371 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"secuenciador:inst14\|busmux:inst5\|lpm_mux:\$00000\|mux_f7c:auto_generated\|result_node\[11\]\" " "Converted tri-state node feeding \"secuenciador:inst14\|busmux:inst5\|lpm_mux:\$00000\|mux_f7c:auto_generated\|result_node\[11\]\" into a selector" {  } { { "db/mux_f7c.tdf" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/db/mux_f7c.tdf" 29 13 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1685725651371 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"secuenciador:inst14\|busmux:inst5\|lpm_mux:\$00000\|mux_f7c:auto_generated\|result_node\[10\]\" " "Converted tri-state node feeding \"secuenciador:inst14\|busmux:inst5\|lpm_mux:\$00000\|mux_f7c:auto_generated\|result_node\[10\]\" into a selector" {  } { { "db/mux_f7c.tdf" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/db/mux_f7c.tdf" 29 13 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1685725651371 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"secuenciador:inst14\|busmux:inst5\|lpm_mux:\$00000\|mux_f7c:auto_generated\|result_node\[9\]\" " "Converted tri-state node feeding \"secuenciador:inst14\|busmux:inst5\|lpm_mux:\$00000\|mux_f7c:auto_generated\|result_node\[9\]\" into a selector" {  } { { "db/mux_f7c.tdf" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/db/mux_f7c.tdf" 29 13 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1685725651371 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"secuenciador:inst14\|busmux:inst5\|lpm_mux:\$00000\|mux_f7c:auto_generated\|result_node\[8\]\" " "Converted tri-state node feeding \"secuenciador:inst14\|busmux:inst5\|lpm_mux:\$00000\|mux_f7c:auto_generated\|result_node\[8\]\" into a selector" {  } { { "db/mux_f7c.tdf" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/db/mux_f7c.tdf" 29 13 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1685725651371 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"secuenciador:inst14\|busmux:inst5\|lpm_mux:\$00000\|mux_f7c:auto_generated\|result_node\[7\]\" " "Converted tri-state node feeding \"secuenciador:inst14\|busmux:inst5\|lpm_mux:\$00000\|mux_f7c:auto_generated\|result_node\[7\]\" into a selector" {  } { { "db/mux_f7c.tdf" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/db/mux_f7c.tdf" 29 13 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1685725651371 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"secuenciador:inst14\|busmux:inst5\|lpm_mux:\$00000\|mux_f7c:auto_generated\|result_node\[6\]\" " "Converted tri-state node feeding \"secuenciador:inst14\|busmux:inst5\|lpm_mux:\$00000\|mux_f7c:auto_generated\|result_node\[6\]\" into a selector" {  } { { "db/mux_f7c.tdf" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/db/mux_f7c.tdf" 29 13 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1685725651371 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"secuenciador:inst14\|busmux:inst5\|lpm_mux:\$00000\|mux_f7c:auto_generated\|result_node\[5\]\" " "Converted tri-state node feeding \"secuenciador:inst14\|busmux:inst5\|lpm_mux:\$00000\|mux_f7c:auto_generated\|result_node\[5\]\" into a selector" {  } { { "db/mux_f7c.tdf" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/db/mux_f7c.tdf" 29 13 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1685725651371 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"secuenciador:inst14\|busmux:inst5\|lpm_mux:\$00000\|mux_f7c:auto_generated\|result_node\[4\]\" " "Converted tri-state node feeding \"secuenciador:inst14\|busmux:inst5\|lpm_mux:\$00000\|mux_f7c:auto_generated\|result_node\[4\]\" into a selector" {  } { { "db/mux_f7c.tdf" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/db/mux_f7c.tdf" 29 13 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1685725651371 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"secuenciador:inst14\|busmux:inst5\|lpm_mux:\$00000\|mux_f7c:auto_generated\|result_node\[3\]\" " "Converted tri-state node feeding \"secuenciador:inst14\|busmux:inst5\|lpm_mux:\$00000\|mux_f7c:auto_generated\|result_node\[3\]\" into a selector" {  } { { "db/mux_f7c.tdf" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/db/mux_f7c.tdf" 29 13 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1685725651371 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"secuenciador:inst14\|busmux:inst5\|lpm_mux:\$00000\|mux_f7c:auto_generated\|result_node\[2\]\" " "Converted tri-state node feeding \"secuenciador:inst14\|busmux:inst5\|lpm_mux:\$00000\|mux_f7c:auto_generated\|result_node\[2\]\" into a selector" {  } { { "db/mux_f7c.tdf" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/db/mux_f7c.tdf" 29 13 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1685725651371 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"secuenciador:inst14\|busmux:inst5\|lpm_mux:\$00000\|mux_f7c:auto_generated\|result_node\[1\]\" " "Converted tri-state node feeding \"secuenciador:inst14\|busmux:inst5\|lpm_mux:\$00000\|mux_f7c:auto_generated\|result_node\[1\]\" into a selector" {  } { { "db/mux_f7c.tdf" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/db/mux_f7c.tdf" 29 13 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1685725651371 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"secuenciador:inst14\|busmux:inst5\|lpm_mux:\$00000\|mux_f7c:auto_generated\|result_node\[0\]\" " "Converted tri-state node feeding \"secuenciador:inst14\|busmux:inst5\|lpm_mux:\$00000\|mux_f7c:auto_generated\|result_node\[0\]\" into a selector" {  } { { "db/mux_f7c.tdf" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/db/mux_f7c.tdf" 29 13 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1685725651371 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1685725651371 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "upa:inst1\|S\[0\] " "LATCH primitive \"upa:inst1\|S\[0\]\" is permanently enabled" {  } { { "UPA/upa.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/UPA/upa.vhd" 53 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1685725651423 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "upa:inst1\|S\[1\] " "LATCH primitive \"upa:inst1\|S\[1\]\" is permanently enabled" {  } { { "UPA/upa.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/UPA/upa.vhd" 53 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1685725651423 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "upa:inst1\|S\[2\] " "LATCH primitive \"upa:inst1\|S\[2\]\" is permanently enabled" {  } { { "UPA/upa.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/UPA/upa.vhd" 53 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1685725651423 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "upa:inst1\|S\[3\] " "LATCH primitive \"upa:inst1\|S\[3\]\" is permanently enabled" {  } { { "UPA/upa.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/UPA/upa.vhd" 53 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1685725651423 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "upa:inst1\|S\[4\] " "LATCH primitive \"upa:inst1\|S\[4\]\" is permanently enabled" {  } { { "UPA/upa.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/UPA/upa.vhd" 53 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1685725651423 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "upa:inst1\|S\[5\] " "LATCH primitive \"upa:inst1\|S\[5\]\" is permanently enabled" {  } { { "UPA/upa.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/UPA/upa.vhd" 53 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1685725651423 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "upa:inst1\|S\[6\] " "LATCH primitive \"upa:inst1\|S\[6\]\" is permanently enabled" {  } { { "UPA/upa.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/UPA/upa.vhd" 53 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1685725651423 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "upa:inst1\|S\[7\] " "LATCH primitive \"upa:inst1\|S\[7\]\" is permanently enabled" {  } { { "UPA/upa.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/UPA/upa.vhd" 53 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1685725651423 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "upa:inst1\|R\[0\] " "LATCH primitive \"upa:inst1\|R\[0\]\" is permanently enabled" {  } { { "UPA/upa.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/UPA/upa.vhd" 53 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1685725651423 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "upa:inst1\|R\[1\] " "LATCH primitive \"upa:inst1\|R\[1\]\" is permanently enabled" {  } { { "UPA/upa.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/UPA/upa.vhd" 53 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1685725651423 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "upa:inst1\|R\[2\] " "LATCH primitive \"upa:inst1\|R\[2\]\" is permanently enabled" {  } { { "UPA/upa.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/UPA/upa.vhd" 53 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1685725651423 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "upa:inst1\|R\[3\] " "LATCH primitive \"upa:inst1\|R\[3\]\" is permanently enabled" {  } { { "UPA/upa.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/UPA/upa.vhd" 53 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1685725651423 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "upa:inst1\|R\[4\] " "LATCH primitive \"upa:inst1\|R\[4\]\" is permanently enabled" {  } { { "UPA/upa.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/UPA/upa.vhd" 53 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1685725651423 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "upa:inst1\|R\[5\] " "LATCH primitive \"upa:inst1\|R\[5\]\" is permanently enabled" {  } { { "UPA/upa.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/UPA/upa.vhd" 53 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1685725651423 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "upa:inst1\|R\[6\] " "LATCH primitive \"upa:inst1\|R\[6\]\" is permanently enabled" {  } { { "UPA/upa.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/UPA/upa.vhd" 53 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1685725651423 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "upa:inst1\|R\[7\] " "LATCH primitive \"upa:inst1\|R\[7\]\" is permanently enabled" {  } { { "UPA/upa.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/UPA/upa.vhd" 53 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1685725651423 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "upa:inst1\|S\[0\] " "LATCH primitive \"upa:inst1\|S\[0\]\" is permanently enabled" {  } { { "UPA/upa.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/UPA/upa.vhd" 53 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1685725651443 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "upa:inst1\|S\[1\] " "LATCH primitive \"upa:inst1\|S\[1\]\" is permanently enabled" {  } { { "UPA/upa.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/UPA/upa.vhd" 53 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1685725651443 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "upa:inst1\|S\[2\] " "LATCH primitive \"upa:inst1\|S\[2\]\" is permanently enabled" {  } { { "UPA/upa.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/UPA/upa.vhd" 53 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1685725651443 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "upa:inst1\|S\[3\] " "LATCH primitive \"upa:inst1\|S\[3\]\" is permanently enabled" {  } { { "UPA/upa.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/UPA/upa.vhd" 53 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1685725651443 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "upa:inst1\|S\[4\] " "LATCH primitive \"upa:inst1\|S\[4\]\" is permanently enabled" {  } { { "UPA/upa.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/UPA/upa.vhd" 53 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1685725651443 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "upa:inst1\|S\[5\] " "LATCH primitive \"upa:inst1\|S\[5\]\" is permanently enabled" {  } { { "UPA/upa.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/UPA/upa.vhd" 53 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1685725651443 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "upa:inst1\|S\[6\] " "LATCH primitive \"upa:inst1\|S\[6\]\" is permanently enabled" {  } { { "UPA/upa.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/UPA/upa.vhd" 53 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1685725651443 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "upa:inst1\|S\[7\] " "LATCH primitive \"upa:inst1\|S\[7\]\" is permanently enabled" {  } { { "UPA/upa.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/UPA/upa.vhd" 53 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1685725651443 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "upa:inst1\|R\[0\] " "LATCH primitive \"upa:inst1\|R\[0\]\" is permanently enabled" {  } { { "UPA/upa.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/UPA/upa.vhd" 53 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1685725651443 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "upa:inst1\|R\[1\] " "LATCH primitive \"upa:inst1\|R\[1\]\" is permanently enabled" {  } { { "UPA/upa.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/UPA/upa.vhd" 53 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1685725651443 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "upa:inst1\|R\[2\] " "LATCH primitive \"upa:inst1\|R\[2\]\" is permanently enabled" {  } { { "UPA/upa.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/UPA/upa.vhd" 53 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1685725651443 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "upa:inst1\|R\[3\] " "LATCH primitive \"upa:inst1\|R\[3\]\" is permanently enabled" {  } { { "UPA/upa.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/UPA/upa.vhd" 53 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1685725651443 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "upa:inst1\|R\[4\] " "LATCH primitive \"upa:inst1\|R\[4\]\" is permanently enabled" {  } { { "UPA/upa.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/UPA/upa.vhd" 53 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1685725651443 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "upa:inst1\|R\[5\] " "LATCH primitive \"upa:inst1\|R\[5\]\" is permanently enabled" {  } { { "UPA/upa.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/UPA/upa.vhd" 53 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1685725651443 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "upa:inst1\|R\[6\] " "LATCH primitive \"upa:inst1\|R\[6\]\" is permanently enabled" {  } { { "UPA/upa.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/UPA/upa.vhd" 53 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1685725651443 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "upa:inst1\|R\[7\] " "LATCH primitive \"upa:inst1\|R\[7\]\" is permanently enabled" {  } { { "UPA/upa.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/UPA/upa.vhd" 53 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1685725651443 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "ram:inst6\|mem " "RAM logic \"ram:inst6\|mem\" is uninferred because MIF is not supported for the selected family" {  } { { "RAM/ram.vhd" "mem" { Text "C:/intelFPGA_lite/18.0/oac/CISC/RAM/ram.vhd" 17 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1685725652079 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1685725652079 ""}
{ "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS_HDR" "" "Removed fan-outs from the following always-disabled I/O buffers" { { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "Flags:inst5\|registro:inst5\|SALIDA bufferDataBus:BusBaja\|PortR\[5\] " "Removed fan-out from the always-disabled I/O buffer \"Flags:inst5\|registro:inst5\|SALIDA\" to the node \"bufferDataBus:BusBaja\|PortR\[5\]\"" {  } { { "flags/registro.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/flags/registro.vhd" 9 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1685725654020 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "Flags:inst5\|registro:inst3\|SALIDA bufferDataBus:BusBaja\|PortR\[3\] " "Removed fan-out from the always-disabled I/O buffer \"Flags:inst5\|registro:inst3\|SALIDA\" to the node \"bufferDataBus:BusBaja\|PortR\[3\]\"" {  } { { "flags/registro.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/flags/registro.vhd" 9 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1685725654020 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "registro_interrupciones:IRI\|D\[3\] bufferDataBus:BusBaja\|PortR\[3\] " "Removed fan-out from the always-disabled I/O buffer \"registro_interrupciones:IRI\|D\[3\]\" to the node \"bufferDataBus:BusBaja\|PortR\[3\]\"" {  } { { "Interrupciones/registro_interrupciones.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/Interrupciones/registro_interrupciones.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1685725654020 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "Flags:inst5\|registro:inst2\|SALIDA bufferDataBus:BusBaja\|PortR\[2\] " "Removed fan-out from the always-disabled I/O buffer \"Flags:inst5\|registro:inst2\|SALIDA\" to the node \"bufferDataBus:BusBaja\|PortR\[2\]\"" {  } { { "flags/registro.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/flags/registro.vhd" 9 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1685725654020 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "Flags:inst5\|registro:inst1\|SALIDA bufferDataBus:BusBaja\|PortR\[1\] " "Removed fan-out from the always-disabled I/O buffer \"Flags:inst5\|registro:inst1\|SALIDA\" to the node \"bufferDataBus:BusBaja\|PortR\[1\]\"" {  } { { "flags/registro.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/flags/registro.vhd" 9 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1685725654020 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "Flags:inst5\|registro:inst\|SALIDA bufferDataBus:BusBaja\|PortR\[0\] " "Removed fan-out from the always-disabled I/O buffer \"Flags:inst5\|registro:inst\|SALIDA\" to the node \"bufferDataBus:BusBaja\|PortR\[0\]\"" {  } { { "flags/registro.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/flags/registro.vhd" 9 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1685725654020 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "contador_ID:Y\|D\[7\] bufferDataBus:BusBaja\|PortR\[7\] " "Removed fan-out from the always-disabled I/O buffer \"contador_ID:Y\|D\[7\]\" to the node \"bufferDataBus:BusBaja\|PortR\[7\]\"" {  } { { "Contador/contador_id.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/Contador/contador_id.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1685725654020 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "contador_ID:X\|D\[7\] bufferDataBus:BusBaja\|PortR\[7\] " "Removed fan-out from the always-disabled I/O buffer \"contador_ID:X\|D\[7\]\" to the node \"bufferDataBus:BusBaja\|PortR\[7\]\"" {  } { { "Contador/contador_id.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/Contador/contador_id.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1685725654020 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "Flags:inst5\|registro:inst7\|SALIDA bufferDataBus:BusBaja\|PortR\[7\] " "Removed fan-out from the always-disabled I/O buffer \"Flags:inst5\|registro:inst7\|SALIDA\" to the node \"bufferDataBus:BusBaja\|PortR\[7\]\"" {  } { { "flags/registro.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/flags/registro.vhd" 9 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1685725654020 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "contador:AP\|D\[7\] bufferDataBus:BusBaja\|PortR\[7\] " "Removed fan-out from the always-disabled I/O buffer \"contador:AP\|D\[7\]\" to the node \"bufferDataBus:BusBaja\|PortR\[7\]\"" {  } { { "Contador/contador.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/Contador/contador.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1685725654020 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "registro_interrupciones:IRI\|D\[7\] bufferDataBus:BusBaja\|PortR\[7\] " "Removed fan-out from the always-disabled I/O buffer \"registro_interrupciones:IRI\|D\[7\]\" to the node \"bufferDataBus:BusBaja\|PortR\[7\]\"" {  } { { "Interrupciones/registro_interrupciones.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/Interrupciones/registro_interrupciones.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1685725654020 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "contador_ID:Y\|D\[6\] bufferDataBus:BusBaja\|PortR\[6\] " "Removed fan-out from the always-disabled I/O buffer \"contador_ID:Y\|D\[6\]\" to the node \"bufferDataBus:BusBaja\|PortR\[6\]\"" {  } { { "Contador/contador_id.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/Contador/contador_id.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1685725654020 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "contador_ID:X\|D\[6\] bufferDataBus:BusBaja\|PortR\[6\] " "Removed fan-out from the always-disabled I/O buffer \"contador_ID:X\|D\[6\]\" to the node \"bufferDataBus:BusBaja\|PortR\[6\]\"" {  } { { "Contador/contador_id.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/Contador/contador_id.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1685725654020 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "Flags:inst5\|registro:inst6\|SALIDA bufferDataBus:BusBaja\|PortR\[6\] " "Removed fan-out from the always-disabled I/O buffer \"Flags:inst5\|registro:inst6\|SALIDA\" to the node \"bufferDataBus:BusBaja\|PortR\[6\]\"" {  } { { "flags/registro.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/flags/registro.vhd" 9 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1685725654020 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "contador:AP\|D\[6\] bufferDataBus:BusBaja\|PortR\[6\] " "Removed fan-out from the always-disabled I/O buffer \"contador:AP\|D\[6\]\" to the node \"bufferDataBus:BusBaja\|PortR\[6\]\"" {  } { { "Contador/contador.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/Contador/contador.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1685725654020 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "registro_interrupciones:IRI\|D\[6\] bufferDataBus:BusBaja\|PortR\[6\] " "Removed fan-out from the always-disabled I/O buffer \"registro_interrupciones:IRI\|D\[6\]\" to the node \"bufferDataBus:BusBaja\|PortR\[6\]\"" {  } { { "Interrupciones/registro_interrupciones.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/Interrupciones/registro_interrupciones.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1685725654020 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "contador_ID:Y\|D\[5\] bufferDataBus:BusBaja\|PortR\[5\] " "Removed fan-out from the always-disabled I/O buffer \"contador_ID:Y\|D\[5\]\" to the node \"bufferDataBus:BusBaja\|PortR\[5\]\"" {  } { { "Contador/contador_id.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/Contador/contador_id.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1685725654020 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "contador_ID:X\|D\[5\] bufferDataBus:BusBaja\|PortR\[5\] " "Removed fan-out from the always-disabled I/O buffer \"contador_ID:X\|D\[5\]\" to the node \"bufferDataBus:BusBaja\|PortR\[5\]\"" {  } { { "Contador/contador_id.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/Contador/contador_id.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1685725654020 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "contador:AP\|D\[5\] bufferDataBus:BusBaja\|PortR\[5\] " "Removed fan-out from the always-disabled I/O buffer \"contador:AP\|D\[5\]\" to the node \"bufferDataBus:BusBaja\|PortR\[5\]\"" {  } { { "Contador/contador.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/Contador/contador.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1685725654020 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "registro_interrupciones:IRI\|D\[5\] bufferDataBus:BusBaja\|PortR\[5\] " "Removed fan-out from the always-disabled I/O buffer \"registro_interrupciones:IRI\|D\[5\]\" to the node \"bufferDataBus:BusBaja\|PortR\[5\]\"" {  } { { "Interrupciones/registro_interrupciones.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/Interrupciones/registro_interrupciones.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1685725654020 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "contador_ID:Y\|D\[4\] bufferDataBus:BusBaja\|PortR\[4\] " "Removed fan-out from the always-disabled I/O buffer \"contador_ID:Y\|D\[4\]\" to the node \"bufferDataBus:BusBaja\|PortR\[4\]\"" {  } { { "Contador/contador_id.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/Contador/contador_id.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1685725654020 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "contador_ID:X\|D\[4\] bufferDataBus:BusBaja\|PortR\[4\] " "Removed fan-out from the always-disabled I/O buffer \"contador_ID:X\|D\[4\]\" to the node \"bufferDataBus:BusBaja\|PortR\[4\]\"" {  } { { "Contador/contador_id.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/Contador/contador_id.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1685725654020 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "Flags:inst5\|registro:inst4\|SALIDA bufferDataBus:BusBaja\|PortR\[4\] " "Removed fan-out from the always-disabled I/O buffer \"Flags:inst5\|registro:inst4\|SALIDA\" to the node \"bufferDataBus:BusBaja\|PortR\[4\]\"" {  } { { "flags/registro.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/flags/registro.vhd" 9 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1685725654020 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "contador:AP\|D\[4\] bufferDataBus:BusBaja\|PortR\[4\] " "Removed fan-out from the always-disabled I/O buffer \"contador:AP\|D\[4\]\" to the node \"bufferDataBus:BusBaja\|PortR\[4\]\"" {  } { { "Contador/contador.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/Contador/contador.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1685725654020 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "registro_interrupciones:IRI\|D\[4\] bufferDataBus:BusBaja\|PortR\[4\] " "Removed fan-out from the always-disabled I/O buffer \"registro_interrupciones:IRI\|D\[4\]\" to the node \"bufferDataBus:BusBaja\|PortR\[4\]\"" {  } { { "Interrupciones/registro_interrupciones.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/Interrupciones/registro_interrupciones.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1685725654020 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "contador_ID:Y\|D\[3\] bufferDataBus:BusBaja\|PortR\[3\] " "Removed fan-out from the always-disabled I/O buffer \"contador_ID:Y\|D\[3\]\" to the node \"bufferDataBus:BusBaja\|PortR\[3\]\"" {  } { { "Contador/contador_id.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/Contador/contador_id.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1685725654020 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "contador_ID:X\|D\[3\] bufferDataBus:BusBaja\|PortR\[3\] " "Removed fan-out from the always-disabled I/O buffer \"contador_ID:X\|D\[3\]\" to the node \"bufferDataBus:BusBaja\|PortR\[3\]\"" {  } { { "Contador/contador_id.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/Contador/contador_id.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1685725654020 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "contador:AP\|D\[3\] bufferDataBus:BusBaja\|PortR\[3\] " "Removed fan-out from the always-disabled I/O buffer \"contador:AP\|D\[3\]\" to the node \"bufferDataBus:BusBaja\|PortR\[3\]\"" {  } { { "Contador/contador.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/Contador/contador.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1685725654020 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "contador_ID:Y\|D\[2\] bufferDataBus:BusBaja\|PortR\[2\] " "Removed fan-out from the always-disabled I/O buffer \"contador_ID:Y\|D\[2\]\" to the node \"bufferDataBus:BusBaja\|PortR\[2\]\"" {  } { { "Contador/contador_id.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/Contador/contador_id.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1685725654020 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "contador_ID:X\|D\[2\] bufferDataBus:BusBaja\|PortR\[2\] " "Removed fan-out from the always-disabled I/O buffer \"contador_ID:X\|D\[2\]\" to the node \"bufferDataBus:BusBaja\|PortR\[2\]\"" {  } { { "Contador/contador_id.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/Contador/contador_id.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1685725654020 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "contador:AP\|D\[2\] bufferDataBus:BusBaja\|PortR\[2\] " "Removed fan-out from the always-disabled I/O buffer \"contador:AP\|D\[2\]\" to the node \"bufferDataBus:BusBaja\|PortR\[2\]\"" {  } { { "Contador/contador.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/Contador/contador.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1685725654020 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "registro_interrupciones:IRI\|D\[2\] bufferDataBus:BusBaja\|PortR\[2\] " "Removed fan-out from the always-disabled I/O buffer \"registro_interrupciones:IRI\|D\[2\]\" to the node \"bufferDataBus:BusBaja\|PortR\[2\]\"" {  } { { "Interrupciones/registro_interrupciones.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/Interrupciones/registro_interrupciones.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1685725654020 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "contador_ID:Y\|D\[1\] bufferDataBus:BusBaja\|PortR\[1\] " "Removed fan-out from the always-disabled I/O buffer \"contador_ID:Y\|D\[1\]\" to the node \"bufferDataBus:BusBaja\|PortR\[1\]\"" {  } { { "Contador/contador_id.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/Contador/contador_id.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1685725654020 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "contador_ID:X\|D\[1\] bufferDataBus:BusBaja\|PortR\[1\] " "Removed fan-out from the always-disabled I/O buffer \"contador_ID:X\|D\[1\]\" to the node \"bufferDataBus:BusBaja\|PortR\[1\]\"" {  } { { "Contador/contador_id.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/Contador/contador_id.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1685725654020 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "contador:AP\|D\[1\] bufferDataBus:BusBaja\|PortR\[1\] " "Removed fan-out from the always-disabled I/O buffer \"contador:AP\|D\[1\]\" to the node \"bufferDataBus:BusBaja\|PortR\[1\]\"" {  } { { "Contador/contador.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/Contador/contador.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1685725654020 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "registro_interrupciones:IRI\|D\[1\] bufferDataBus:BusBaja\|PortR\[1\] " "Removed fan-out from the always-disabled I/O buffer \"registro_interrupciones:IRI\|D\[1\]\" to the node \"bufferDataBus:BusBaja\|PortR\[1\]\"" {  } { { "Interrupciones/registro_interrupciones.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/Interrupciones/registro_interrupciones.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1685725654020 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "contador_ID:Y\|D\[0\] bufferDataBus:BusBaja\|PortR\[0\] " "Removed fan-out from the always-disabled I/O buffer \"contador_ID:Y\|D\[0\]\" to the node \"bufferDataBus:BusBaja\|PortR\[0\]\"" {  } { { "Contador/contador_id.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/Contador/contador_id.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1685725654020 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "contador_ID:X\|D\[0\] bufferDataBus:BusBaja\|PortR\[0\] " "Removed fan-out from the always-disabled I/O buffer \"contador_ID:X\|D\[0\]\" to the node \"bufferDataBus:BusBaja\|PortR\[0\]\"" {  } { { "Contador/contador_id.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/Contador/contador_id.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1685725654020 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "contador:AP\|D\[0\] bufferDataBus:BusBaja\|PortR\[0\] " "Removed fan-out from the always-disabled I/O buffer \"contador:AP\|D\[0\]\" to the node \"bufferDataBus:BusBaja\|PortR\[0\]\"" {  } { { "Contador/contador.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/Contador/contador.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1685725654020 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "registro_interrupciones:IRI\|D\[0\] bufferDataBus:BusBaja\|PortR\[0\] " "Removed fan-out from the always-disabled I/O buffer \"registro_interrupciones:IRI\|D\[0\]\" to the node \"bufferDataBus:BusBaja\|PortR\[0\]\"" {  } { { "Interrupciones/registro_interrupciones.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/Interrupciones/registro_interrupciones.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1685725654020 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "contador_ID:Y\|C\[7\] bufferDataBus:BusAlta\|PortR\[7\] " "Removed fan-out from the always-disabled I/O buffer \"contador_ID:Y\|C\[7\]\" to the node \"bufferDataBus:BusAlta\|PortR\[7\]\"" {  } { { "Contador/contador_id.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/Contador/contador_id.vhd" 9 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1685725654020 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "contador_ID:X\|C\[7\] bufferDataBus:BusAlta\|PortR\[7\] " "Removed fan-out from the always-disabled I/O buffer \"contador_ID:X\|C\[7\]\" to the node \"bufferDataBus:BusAlta\|PortR\[7\]\"" {  } { { "Contador/contador_id.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/Contador/contador_id.vhd" 9 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1685725654020 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "contador:AP\|C\[7\] bufferDataBus:BusAlta\|PortR\[7\] " "Removed fan-out from the always-disabled I/O buffer \"contador:AP\|C\[7\]\" to the node \"bufferDataBus:BusAlta\|PortR\[7\]\"" {  } { { "Contador/contador.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/Contador/contador.vhd" 9 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1685725654020 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "registro_interrupciones:IRI\|C\[7\] bufferDataBus:BusAlta\|PortR\[7\] " "Removed fan-out from the always-disabled I/O buffer \"registro_interrupciones:IRI\|C\[7\]\" to the node \"bufferDataBus:BusAlta\|PortR\[7\]\"" {  } { { "Interrupciones/registro_interrupciones.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/Interrupciones/registro_interrupciones.vhd" 9 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1685725654020 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "contador_ID:Y\|C\[6\] bufferDataBus:BusAlta\|PortR\[6\] " "Removed fan-out from the always-disabled I/O buffer \"contador_ID:Y\|C\[6\]\" to the node \"bufferDataBus:BusAlta\|PortR\[6\]\"" {  } { { "Contador/contador_id.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/Contador/contador_id.vhd" 9 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1685725654020 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "contador_ID:X\|C\[6\] bufferDataBus:BusAlta\|PortR\[6\] " "Removed fan-out from the always-disabled I/O buffer \"contador_ID:X\|C\[6\]\" to the node \"bufferDataBus:BusAlta\|PortR\[6\]\"" {  } { { "Contador/contador_id.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/Contador/contador_id.vhd" 9 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1685725654020 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "contador:AP\|C\[6\] bufferDataBus:BusAlta\|PortR\[6\] " "Removed fan-out from the always-disabled I/O buffer \"contador:AP\|C\[6\]\" to the node \"bufferDataBus:BusAlta\|PortR\[6\]\"" {  } { { "Contador/contador.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/Contador/contador.vhd" 9 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1685725654020 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "registro_interrupciones:IRI\|C\[6\] bufferDataBus:BusAlta\|PortR\[6\] " "Removed fan-out from the always-disabled I/O buffer \"registro_interrupciones:IRI\|C\[6\]\" to the node \"bufferDataBus:BusAlta\|PortR\[6\]\"" {  } { { "Interrupciones/registro_interrupciones.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/Interrupciones/registro_interrupciones.vhd" 9 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1685725654020 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "contador_ID:Y\|C\[5\] bufferDataBus:BusAlta\|PortR\[5\] " "Removed fan-out from the always-disabled I/O buffer \"contador_ID:Y\|C\[5\]\" to the node \"bufferDataBus:BusAlta\|PortR\[5\]\"" {  } { { "Contador/contador_id.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/Contador/contador_id.vhd" 9 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1685725654020 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "contador_ID:X\|C\[5\] bufferDataBus:BusAlta\|PortR\[5\] " "Removed fan-out from the always-disabled I/O buffer \"contador_ID:X\|C\[5\]\" to the node \"bufferDataBus:BusAlta\|PortR\[5\]\"" {  } { { "Contador/contador_id.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/Contador/contador_id.vhd" 9 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1685725654020 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "contador:AP\|C\[5\] bufferDataBus:BusAlta\|PortR\[5\] " "Removed fan-out from the always-disabled I/O buffer \"contador:AP\|C\[5\]\" to the node \"bufferDataBus:BusAlta\|PortR\[5\]\"" {  } { { "Contador/contador.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/Contador/contador.vhd" 9 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1685725654020 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "registro_interrupciones:IRI\|C\[5\] bufferDataBus:BusAlta\|PortR\[5\] " "Removed fan-out from the always-disabled I/O buffer \"registro_interrupciones:IRI\|C\[5\]\" to the node \"bufferDataBus:BusAlta\|PortR\[5\]\"" {  } { { "Interrupciones/registro_interrupciones.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/Interrupciones/registro_interrupciones.vhd" 9 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1685725654020 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "contador_ID:Y\|C\[4\] bufferDataBus:BusAlta\|PortR\[4\] " "Removed fan-out from the always-disabled I/O buffer \"contador_ID:Y\|C\[4\]\" to the node \"bufferDataBus:BusAlta\|PortR\[4\]\"" {  } { { "Contador/contador_id.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/Contador/contador_id.vhd" 9 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1685725654020 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "contador_ID:X\|C\[4\] bufferDataBus:BusAlta\|PortR\[4\] " "Removed fan-out from the always-disabled I/O buffer \"contador_ID:X\|C\[4\]\" to the node \"bufferDataBus:BusAlta\|PortR\[4\]\"" {  } { { "Contador/contador_id.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/Contador/contador_id.vhd" 9 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1685725654020 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "contador:AP\|C\[4\] bufferDataBus:BusAlta\|PortR\[4\] " "Removed fan-out from the always-disabled I/O buffer \"contador:AP\|C\[4\]\" to the node \"bufferDataBus:BusAlta\|PortR\[4\]\"" {  } { { "Contador/contador.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/Contador/contador.vhd" 9 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1685725654020 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "registro_interrupciones:IRI\|C\[4\] bufferDataBus:BusAlta\|PortR\[4\] " "Removed fan-out from the always-disabled I/O buffer \"registro_interrupciones:IRI\|C\[4\]\" to the node \"bufferDataBus:BusAlta\|PortR\[4\]\"" {  } { { "Interrupciones/registro_interrupciones.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/Interrupciones/registro_interrupciones.vhd" 9 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1685725654020 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "contador_ID:Y\|C\[3\] bufferDataBus:BusAlta\|PortR\[3\] " "Removed fan-out from the always-disabled I/O buffer \"contador_ID:Y\|C\[3\]\" to the node \"bufferDataBus:BusAlta\|PortR\[3\]\"" {  } { { "Contador/contador_id.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/Contador/contador_id.vhd" 9 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1685725654020 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "contador_ID:X\|C\[3\] bufferDataBus:BusAlta\|PortR\[3\] " "Removed fan-out from the always-disabled I/O buffer \"contador_ID:X\|C\[3\]\" to the node \"bufferDataBus:BusAlta\|PortR\[3\]\"" {  } { { "Contador/contador_id.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/Contador/contador_id.vhd" 9 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1685725654020 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "contador:AP\|C\[3\] bufferDataBus:BusAlta\|PortR\[3\] " "Removed fan-out from the always-disabled I/O buffer \"contador:AP\|C\[3\]\" to the node \"bufferDataBus:BusAlta\|PortR\[3\]\"" {  } { { "Contador/contador.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/Contador/contador.vhd" 9 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1685725654020 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "registro_interrupciones:IRI\|C\[3\] bufferDataBus:BusAlta\|PortR\[3\] " "Removed fan-out from the always-disabled I/O buffer \"registro_interrupciones:IRI\|C\[3\]\" to the node \"bufferDataBus:BusAlta\|PortR\[3\]\"" {  } { { "Interrupciones/registro_interrupciones.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/Interrupciones/registro_interrupciones.vhd" 9 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1685725654020 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "contador_ID:Y\|C\[2\] bufferDataBus:BusAlta\|PortR\[2\] " "Removed fan-out from the always-disabled I/O buffer \"contador_ID:Y\|C\[2\]\" to the node \"bufferDataBus:BusAlta\|PortR\[2\]\"" {  } { { "Contador/contador_id.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/Contador/contador_id.vhd" 9 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1685725654020 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "contador_ID:X\|C\[2\] bufferDataBus:BusAlta\|PortR\[2\] " "Removed fan-out from the always-disabled I/O buffer \"contador_ID:X\|C\[2\]\" to the node \"bufferDataBus:BusAlta\|PortR\[2\]\"" {  } { { "Contador/contador_id.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/Contador/contador_id.vhd" 9 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1685725654020 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "contador:AP\|C\[2\] bufferDataBus:BusAlta\|PortR\[2\] " "Removed fan-out from the always-disabled I/O buffer \"contador:AP\|C\[2\]\" to the node \"bufferDataBus:BusAlta\|PortR\[2\]\"" {  } { { "Contador/contador.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/Contador/contador.vhd" 9 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1685725654020 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "registro_interrupciones:IRI\|C\[2\] bufferDataBus:BusAlta\|PortR\[2\] " "Removed fan-out from the always-disabled I/O buffer \"registro_interrupciones:IRI\|C\[2\]\" to the node \"bufferDataBus:BusAlta\|PortR\[2\]\"" {  } { { "Interrupciones/registro_interrupciones.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/Interrupciones/registro_interrupciones.vhd" 9 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1685725654020 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "contador_ID:Y\|C\[1\] bufferDataBus:BusAlta\|PortR\[1\] " "Removed fan-out from the always-disabled I/O buffer \"contador_ID:Y\|C\[1\]\" to the node \"bufferDataBus:BusAlta\|PortR\[1\]\"" {  } { { "Contador/contador_id.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/Contador/contador_id.vhd" 9 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1685725654020 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "contador_ID:X\|C\[1\] bufferDataBus:BusAlta\|PortR\[1\] " "Removed fan-out from the always-disabled I/O buffer \"contador_ID:X\|C\[1\]\" to the node \"bufferDataBus:BusAlta\|PortR\[1\]\"" {  } { { "Contador/contador_id.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/Contador/contador_id.vhd" 9 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1685725654020 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "contador:AP\|C\[1\] bufferDataBus:BusAlta\|PortR\[1\] " "Removed fan-out from the always-disabled I/O buffer \"contador:AP\|C\[1\]\" to the node \"bufferDataBus:BusAlta\|PortR\[1\]\"" {  } { { "Contador/contador.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/Contador/contador.vhd" 9 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1685725654020 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "registro_interrupciones:IRI\|C\[1\] bufferDataBus:BusAlta\|PortR\[1\] " "Removed fan-out from the always-disabled I/O buffer \"registro_interrupciones:IRI\|C\[1\]\" to the node \"bufferDataBus:BusAlta\|PortR\[1\]\"" {  } { { "Interrupciones/registro_interrupciones.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/Interrupciones/registro_interrupciones.vhd" 9 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1685725654020 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "contador_ID:Y\|C\[0\] bufferDataBus:BusAlta\|PortR\[0\] " "Removed fan-out from the always-disabled I/O buffer \"contador_ID:Y\|C\[0\]\" to the node \"bufferDataBus:BusAlta\|PortR\[0\]\"" {  } { { "Contador/contador_id.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/Contador/contador_id.vhd" 9 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1685725654020 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "contador_ID:X\|C\[0\] bufferDataBus:BusAlta\|PortR\[0\] " "Removed fan-out from the always-disabled I/O buffer \"contador_ID:X\|C\[0\]\" to the node \"bufferDataBus:BusAlta\|PortR\[0\]\"" {  } { { "Contador/contador_id.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/Contador/contador_id.vhd" 9 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1685725654020 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "contador:AP\|C\[0\] bufferDataBus:BusAlta\|PortR\[0\] " "Removed fan-out from the always-disabled I/O buffer \"contador:AP\|C\[0\]\" to the node \"bufferDataBus:BusAlta\|PortR\[0\]\"" {  } { { "Contador/contador.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/Contador/contador.vhd" 9 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1685725654020 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "registro_interrupciones:IRI\|C\[0\] bufferDataBus:BusAlta\|PortR\[0\] " "Removed fan-out from the always-disabled I/O buffer \"registro_interrupciones:IRI\|C\[0\]\" to the node \"bufferDataBus:BusAlta\|PortR\[0\]\"" {  } { { "Interrupciones/registro_interrupciones.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/Interrupciones/registro_interrupciones.vhd" 9 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1685725654020 ""}  } {  } 0 13027 "Removed fan-outs from the following always-disabled I/O buffers" 0 0 "Analysis & Synthesis" 0 -1 1685725654020 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "contador:AUX\|R15 secuenciador:inst14\|mux:inst6\|lpm_mux:\$00001\|mux_k7c:auto_generated\|_ " "Converted the fan-out from the tri-state buffer \"contador:AUX\|R15\" to the node \"secuenciador:inst14\|mux:inst6\|lpm_mux:\$00001\|mux_k7c:auto_generated\|_\" into an OR gate" {  } { { "Contador/contador.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/Contador/contador.vhd" 15 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1685725654020 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "acumulador:ACCB\|C\[7\] upa:inst1\|Mux35 " "Converted the fan-out from the tri-state buffer \"acumulador:ACCB\|C\[7\]\" to the node \"upa:inst1\|Mux35\" into an OR gate" {  } { { "Acumulador/acumulador.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/Acumulador/acumulador.vhd" 11 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1685725654020 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "acumulador:ACCA\|C\[7\] upa:inst1\|Add0 " "Converted the fan-out from the tri-state buffer \"acumulador:ACCA\|C\[7\]\" to the node \"upa:inst1\|Add0\" into an OR gate" {  } { { "Acumulador/acumulador.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/Acumulador/acumulador.vhd" 11 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1685725654020 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "acumulador:ACCB\|C\[6\] upa:inst1\|Mux34 " "Converted the fan-out from the tri-state buffer \"acumulador:ACCB\|C\[6\]\" to the node \"upa:inst1\|Mux34\" into an OR gate" {  } { { "Acumulador/acumulador.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/Acumulador/acumulador.vhd" 11 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1685725654020 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "acumulador:ACCA\|C\[6\] upa:inst1\|Add0 " "Converted the fan-out from the tri-state buffer \"acumulador:ACCA\|C\[6\]\" to the node \"upa:inst1\|Add0\" into an OR gate" {  } { { "Acumulador/acumulador.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/Acumulador/acumulador.vhd" 11 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1685725654020 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "acumulador:ACCB\|C\[5\] upa:inst1\|Mux33 " "Converted the fan-out from the tri-state buffer \"acumulador:ACCB\|C\[5\]\" to the node \"upa:inst1\|Mux33\" into an OR gate" {  } { { "Acumulador/acumulador.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/Acumulador/acumulador.vhd" 11 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1685725654020 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "acumulador:ACCA\|C\[5\] upa:inst1\|Add0 " "Converted the fan-out from the tri-state buffer \"acumulador:ACCA\|C\[5\]\" to the node \"upa:inst1\|Add0\" into an OR gate" {  } { { "Acumulador/acumulador.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/Acumulador/acumulador.vhd" 11 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1685725654020 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "acumulador:ACCB\|C\[4\] upa:inst1\|Mux32 " "Converted the fan-out from the tri-state buffer \"acumulador:ACCB\|C\[4\]\" to the node \"upa:inst1\|Mux32\" into an OR gate" {  } { { "Acumulador/acumulador.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/Acumulador/acumulador.vhd" 11 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1685725654020 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "acumulador:ACCA\|C\[4\] upa:inst1\|Add0 " "Converted the fan-out from the tri-state buffer \"acumulador:ACCA\|C\[4\]\" to the node \"upa:inst1\|Add0\" into an OR gate" {  } { { "Acumulador/acumulador.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/Acumulador/acumulador.vhd" 11 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1685725654020 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "acumulador:ACCB\|C\[3\] upa:inst1\|Mux31 " "Converted the fan-out from the tri-state buffer \"acumulador:ACCB\|C\[3\]\" to the node \"upa:inst1\|Mux31\" into an OR gate" {  } { { "Acumulador/acumulador.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/Acumulador/acumulador.vhd" 11 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1685725654020 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "acumulador:ACCA\|C\[3\] upa:inst1\|Add0 " "Converted the fan-out from the tri-state buffer \"acumulador:ACCA\|C\[3\]\" to the node \"upa:inst1\|Add0\" into an OR gate" {  } { { "Acumulador/acumulador.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/Acumulador/acumulador.vhd" 11 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1685725654020 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "acumulador:ACCB\|C\[2\] upa:inst1\|Mux30 " "Converted the fan-out from the tri-state buffer \"acumulador:ACCB\|C\[2\]\" to the node \"upa:inst1\|Mux30\" into an OR gate" {  } { { "Acumulador/acumulador.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/Acumulador/acumulador.vhd" 11 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1685725654020 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "acumulador:ACCA\|C\[2\] upa:inst1\|Add0 " "Converted the fan-out from the tri-state buffer \"acumulador:ACCA\|C\[2\]\" to the node \"upa:inst1\|Add0\" into an OR gate" {  } { { "Acumulador/acumulador.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/Acumulador/acumulador.vhd" 11 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1685725654020 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "acumulador:ACCB\|C\[1\] upa:inst1\|Mux29 " "Converted the fan-out from the tri-state buffer \"acumulador:ACCB\|C\[1\]\" to the node \"upa:inst1\|Mux29\" into an OR gate" {  } { { "Acumulador/acumulador.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/Acumulador/acumulador.vhd" 11 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1685725654020 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "acumulador:ACCA\|C\[1\] upa:inst1\|Add0 " "Converted the fan-out from the tri-state buffer \"acumulador:ACCA\|C\[1\]\" to the node \"upa:inst1\|Add0\" into an OR gate" {  } { { "Acumulador/acumulador.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/Acumulador/acumulador.vhd" 11 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1685725654020 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "acumulador:ACCB\|C\[0\] upa:inst1\|Mux27 " "Converted the fan-out from the tri-state buffer \"acumulador:ACCB\|C\[0\]\" to the node \"upa:inst1\|Mux27\" into an OR gate" {  } { { "Acumulador/acumulador.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/Acumulador/acumulador.vhd" 11 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1685725654020 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "acumulador:ACCA\|C\[0\] upa:inst1\|Add0 " "Converted the fan-out from the tri-state buffer \"acumulador:ACCA\|C\[0\]\" to the node \"upa:inst1\|Add0\" into an OR gate" {  } { { "Acumulador/acumulador.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/Acumulador/acumulador.vhd" 11 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1685725654020 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1685725654020 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "registro_interrupciones:IRX\|D\[7\] registro_instruccion:inst8\|valor_interno\[11\] " "Converted the fan-out from the tri-state buffer \"registro_interrupciones:IRX\|D\[7\]\" to the node \"registro_instruccion:inst8\|valor_interno\[11\]\" into an OR gate" {  } { { "Interrupciones/registro_interrupciones.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/Interrupciones/registro_interrupciones.vhd" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1685725654030 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "registro_interrupciones:IRX\|D\[6\] registro_instruccion:inst8\|valor_interno\[10\] " "Converted the fan-out from the tri-state buffer \"registro_interrupciones:IRX\|D\[6\]\" to the node \"registro_instruccion:inst8\|valor_interno\[10\]\" into an OR gate" {  } { { "Interrupciones/registro_interrupciones.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/Interrupciones/registro_interrupciones.vhd" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1685725654030 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "registro_interrupciones:IRX\|D\[5\] registro_instruccion:inst8\|valor_interno\[9\] " "Converted the fan-out from the tri-state buffer \"registro_interrupciones:IRX\|D\[5\]\" to the node \"registro_instruccion:inst8\|valor_interno\[9\]\" into an OR gate" {  } { { "Interrupciones/registro_interrupciones.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/Interrupciones/registro_interrupciones.vhd" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1685725654030 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "registro_interrupciones:IRX\|D\[4\] registro_instruccion:inst8\|valor_interno\[8\] " "Converted the fan-out from the tri-state buffer \"registro_interrupciones:IRX\|D\[4\]\" to the node \"registro_instruccion:inst8\|valor_interno\[8\]\" into an OR gate" {  } { { "Interrupciones/registro_interrupciones.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/Interrupciones/registro_interrupciones.vhd" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1685725654030 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "upa:inst1\|Yupa\[3\] registro_instruccion:inst8\|valor_interno\[7\] " "Converted the fan-out from the tri-state buffer \"upa:inst1\|Yupa\[3\]\" to the node \"registro_instruccion:inst8\|valor_interno\[7\]\" into an OR gate" {  } { { "UPA/upa.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/UPA/upa.vhd" 25 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1685725654030 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "registro_interrupciones:IRX\|D\[2\] registro_instruccion:inst8\|valor_interno\[6\] " "Converted the fan-out from the tri-state buffer \"registro_interrupciones:IRX\|D\[2\]\" to the node \"registro_instruccion:inst8\|valor_interno\[6\]\" into an OR gate" {  } { { "Interrupciones/registro_interrupciones.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/Interrupciones/registro_interrupciones.vhd" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1685725654030 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "registro_interrupciones:IRX\|D\[1\] registro_instruccion:inst8\|valor_interno\[5\] " "Converted the fan-out from the tri-state buffer \"registro_interrupciones:IRX\|D\[1\]\" to the node \"registro_instruccion:inst8\|valor_interno\[5\]\" into an OR gate" {  } { { "Interrupciones/registro_interrupciones.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/Interrupciones/registro_interrupciones.vhd" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1685725654030 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "registro_interrupciones:IRX\|D\[0\] registro_instruccion:inst8\|valor_interno\[4\] " "Converted the fan-out from the tri-state buffer \"registro_interrupciones:IRX\|D\[0\]\" to the node \"registro_instruccion:inst8\|valor_interno\[4\]\" into an OR gate" {  } { { "Interrupciones/registro_interrupciones.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/Interrupciones/registro_interrupciones.vhd" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1685725654030 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "registro_interrupciones:IRX\|C\[7\] acumulador:ACCA\|data_out\[7\] " "Converted the fan-out from the tri-state buffer \"registro_interrupciones:IRX\|C\[7\]\" to the node \"acumulador:ACCA\|data_out\[7\]\" into an OR gate" {  } { { "Interrupciones/registro_interrupciones.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/Interrupciones/registro_interrupciones.vhd" 9 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1685725654030 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "registro_interrupciones:IRX\|C\[6\] acumulador:ACCA\|data_out\[6\] " "Converted the fan-out from the tri-state buffer \"registro_interrupciones:IRX\|C\[6\]\" to the node \"acumulador:ACCA\|data_out\[6\]\" into an OR gate" {  } { { "Interrupciones/registro_interrupciones.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/Interrupciones/registro_interrupciones.vhd" 9 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1685725654030 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "registro_interrupciones:IRX\|C\[5\] acumulador:ACCA\|data_out\[5\] " "Converted the fan-out from the tri-state buffer \"registro_interrupciones:IRX\|C\[5\]\" to the node \"acumulador:ACCA\|data_out\[5\]\" into an OR gate" {  } { { "Interrupciones/registro_interrupciones.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/Interrupciones/registro_interrupciones.vhd" 9 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1685725654030 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "registro_interrupciones:IRX\|C\[4\] acumulador:ACCA\|data_out\[4\] " "Converted the fan-out from the tri-state buffer \"registro_interrupciones:IRX\|C\[4\]\" to the node \"acumulador:ACCA\|data_out\[4\]\" into an OR gate" {  } { { "Interrupciones/registro_interrupciones.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/Interrupciones/registro_interrupciones.vhd" 9 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1685725654030 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "registro_interrupciones:IRX\|C\[3\] acumulador:ACCA\|data_out\[3\] " "Converted the fan-out from the tri-state buffer \"registro_interrupciones:IRX\|C\[3\]\" to the node \"acumulador:ACCA\|data_out\[3\]\" into an OR gate" {  } { { "Interrupciones/registro_interrupciones.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/Interrupciones/registro_interrupciones.vhd" 9 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1685725654030 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "registro_interrupciones:IRX\|C\[2\] acumulador:ACCA\|data_out\[2\] " "Converted the fan-out from the tri-state buffer \"registro_interrupciones:IRX\|C\[2\]\" to the node \"acumulador:ACCA\|data_out\[2\]\" into an OR gate" {  } { { "Interrupciones/registro_interrupciones.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/Interrupciones/registro_interrupciones.vhd" 9 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1685725654030 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "registro_interrupciones:IRX\|C\[1\] acumulador:ACCA\|data_out\[1\] " "Converted the fan-out from the tri-state buffer \"registro_interrupciones:IRX\|C\[1\]\" to the node \"acumulador:ACCA\|data_out\[1\]\" into an OR gate" {  } { { "Interrupciones/registro_interrupciones.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/Interrupciones/registro_interrupciones.vhd" 9 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1685725654030 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "registro_interrupciones:IRX\|C\[0\] acumulador:ACCA\|data_out\[0\] " "Converted the fan-out from the tri-state buffer \"registro_interrupciones:IRX\|C\[0\]\" to the node \"acumulador:ACCA\|data_out\[0\]\" into an OR gate" {  } { { "Interrupciones/registro_interrupciones.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/Interrupciones/registro_interrupciones.vhd" 9 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1685725654030 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "bufferDataBus:BusAlta\|PortR\[7\] ram:inst6\|mem " "Converted the fan-out from the tri-state buffer \"bufferDataBus:BusAlta\|PortR\[7\]\" to the node \"ram:inst6\|mem\" into an OR gate" {  } { { "bufferDataBus.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/bufferDataBus.vhd" 7 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1685725654030 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "bufferDataBus:BusAlta\|PortR\[6\] ram:inst6\|mem " "Converted the fan-out from the tri-state buffer \"bufferDataBus:BusAlta\|PortR\[6\]\" to the node \"ram:inst6\|mem\" into an OR gate" {  } { { "bufferDataBus.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/bufferDataBus.vhd" 7 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1685725654030 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "bufferDataBus:BusAlta\|PortR\[5\] ram:inst6\|mem " "Converted the fan-out from the tri-state buffer \"bufferDataBus:BusAlta\|PortR\[5\]\" to the node \"ram:inst6\|mem\" into an OR gate" {  } { { "bufferDataBus.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/bufferDataBus.vhd" 7 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1685725654030 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "bufferDataBus:BusAlta\|PortR\[4\] ram:inst6\|mem " "Converted the fan-out from the tri-state buffer \"bufferDataBus:BusAlta\|PortR\[4\]\" to the node \"ram:inst6\|mem\" into an OR gate" {  } { { "bufferDataBus.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/bufferDataBus.vhd" 7 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1685725654030 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "bufferDataBus:BusAlta\|PortR\[3\] ram:inst6\|mem " "Converted the fan-out from the tri-state buffer \"bufferDataBus:BusAlta\|PortR\[3\]\" to the node \"ram:inst6\|mem\" into an OR gate" {  } { { "bufferDataBus.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/bufferDataBus.vhd" 7 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1685725654030 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "bufferDataBus:BusAlta\|PortR\[2\] ram:inst6\|mem " "Converted the fan-out from the tri-state buffer \"bufferDataBus:BusAlta\|PortR\[2\]\" to the node \"ram:inst6\|mem\" into an OR gate" {  } { { "bufferDataBus.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/bufferDataBus.vhd" 7 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1685725654030 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "bufferDataBus:BusAlta\|PortR\[1\] ram:inst6\|mem " "Converted the fan-out from the tri-state buffer \"bufferDataBus:BusAlta\|PortR\[1\]\" to the node \"ram:inst6\|mem\" into an OR gate" {  } { { "bufferDataBus.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/bufferDataBus.vhd" 7 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1685725654030 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "bufferDataBus:BusAlta\|PortR\[0\] ram:inst6\|mem " "Converted the fan-out from the tri-state buffer \"bufferDataBus:BusAlta\|PortR\[0\]\" to the node \"ram:inst6\|mem\" into an OR gate" {  } { { "bufferDataBus.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/bufferDataBus.vhd" 7 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1685725654030 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1685725654030 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "Secuenciador/registro_sec.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/Secuenciador/registro_sec.vhd" 44 -1 0 } } { "Secuenciador/registro_sec.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/Secuenciador/registro_sec.vhd" 16 -1 0 } } { "Secuenciador/registro_sec.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/Secuenciador/registro_sec.vhd" 14 -1 0 } } { "Secuenciador/registro_sec.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/Secuenciador/registro_sec.vhd" 20 -1 0 } } { "Secuenciador/registro_sec.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/Secuenciador/registro_sec.vhd" 12 -1 0 } } { "Secuenciador/registro_sec.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/Secuenciador/registro_sec.vhd" 45 -1 0 } } { "Secuenciador/registro_sec.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/Secuenciador/registro_sec.vhd" 29 -1 0 } } { "Secuenciador/registro_sec.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/Secuenciador/registro_sec.vhd" 41 -1 0 } } { "Secuenciador/registro_sec.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/Secuenciador/registro_sec.vhd" 37 -1 0 } } { "Secuenciador/registro_sec.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/Secuenciador/registro_sec.vhd" 28 -1 0 } } { "Secuenciador/registro_sec.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/Secuenciador/registro_sec.vhd" 35 -1 0 } } { "Secuenciador/registro_sec.vhd" "" { Text "C:/intelFPGA_lite/18.0/oac/CISC/Secuenciador/registro_sec.vhd" 39 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1685725654040 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1685725654040 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "AP_D\[15\] GND " "Pin \"AP_D\[15\]\" is stuck at GND" {  } { { "m68hc11.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/oac/CISC/m68hc11.bdf" { { 1592 2792 2978 1608 "AP_D\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685725654693 "|m68hc11|AP_D[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AP_D\[14\] GND " "Pin \"AP_D\[14\]\" is stuck at GND" {  } { { "m68hc11.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/oac/CISC/m68hc11.bdf" { { 1592 2792 2978 1608 "AP_D\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685725654693 "|m68hc11|AP_D[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AP_D\[13\] GND " "Pin \"AP_D\[13\]\" is stuck at GND" {  } { { "m68hc11.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/oac/CISC/m68hc11.bdf" { { 1592 2792 2978 1608 "AP_D\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685725654693 "|m68hc11|AP_D[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AP_D\[12\] GND " "Pin \"AP_D\[12\]\" is stuck at GND" {  } { { "m68hc11.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/oac/CISC/m68hc11.bdf" { { 1592 2792 2978 1608 "AP_D\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685725654693 "|m68hc11|AP_D[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AP_D\[11\] GND " "Pin \"AP_D\[11\]\" is stuck at GND" {  } { { "m68hc11.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/oac/CISC/m68hc11.bdf" { { 1592 2792 2978 1608 "AP_D\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685725654693 "|m68hc11|AP_D[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AP_D\[10\] GND " "Pin \"AP_D\[10\]\" is stuck at GND" {  } { { "m68hc11.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/oac/CISC/m68hc11.bdf" { { 1592 2792 2978 1608 "AP_D\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685725654693 "|m68hc11|AP_D[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AP_D\[9\] GND " "Pin \"AP_D\[9\]\" is stuck at GND" {  } { { "m68hc11.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/oac/CISC/m68hc11.bdf" { { 1592 2792 2978 1608 "AP_D\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685725654693 "|m68hc11|AP_D[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AP_D\[8\] GND " "Pin \"AP_D\[8\]\" is stuck at GND" {  } { { "m68hc11.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/oac/CISC/m68hc11.bdf" { { 1592 2792 2978 1608 "AP_D\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685725654693 "|m68hc11|AP_D[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AP_D\[7\] GND " "Pin \"AP_D\[7\]\" is stuck at GND" {  } { { "m68hc11.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/oac/CISC/m68hc11.bdf" { { 1592 2792 2978 1608 "AP_D\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685725654693 "|m68hc11|AP_D[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AP_D\[6\] GND " "Pin \"AP_D\[6\]\" is stuck at GND" {  } { { "m68hc11.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/oac/CISC/m68hc11.bdf" { { 1592 2792 2978 1608 "AP_D\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685725654693 "|m68hc11|AP_D[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AP_D\[5\] GND " "Pin \"AP_D\[5\]\" is stuck at GND" {  } { { "m68hc11.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/oac/CISC/m68hc11.bdf" { { 1592 2792 2978 1608 "AP_D\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685725654693 "|m68hc11|AP_D[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AP_D\[4\] GND " "Pin \"AP_D\[4\]\" is stuck at GND" {  } { { "m68hc11.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/oac/CISC/m68hc11.bdf" { { 1592 2792 2978 1608 "AP_D\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685725654693 "|m68hc11|AP_D[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AP_D\[3\] GND " "Pin \"AP_D\[3\]\" is stuck at GND" {  } { { "m68hc11.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/oac/CISC/m68hc11.bdf" { { 1592 2792 2978 1608 "AP_D\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685725654693 "|m68hc11|AP_D[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AP_D\[2\] GND " "Pin \"AP_D\[2\]\" is stuck at GND" {  } { { "m68hc11.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/oac/CISC/m68hc11.bdf" { { 1592 2792 2978 1608 "AP_D\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685725654693 "|m68hc11|AP_D[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AP_D\[1\] GND " "Pin \"AP_D\[1\]\" is stuck at GND" {  } { { "m68hc11.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/oac/CISC/m68hc11.bdf" { { 1592 2792 2978 1608 "AP_D\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685725654693 "|m68hc11|AP_D[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AP_D\[0\] GND " "Pin \"AP_D\[0\]\" is stuck at GND" {  } { { "m68hc11.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/oac/CISC/m68hc11.bdf" { { 1592 2792 2978 1608 "AP_D\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685725654693 "|m68hc11|AP_D[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IX\[15\] GND " "Pin \"IX\[15\]\" is stuck at GND" {  } { { "m68hc11.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/oac/CISC/m68hc11.bdf" { { 1448 3504 3680 1464 "IX\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685725654693 "|m68hc11|IX[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IX\[14\] GND " "Pin \"IX\[14\]\" is stuck at GND" {  } { { "m68hc11.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/oac/CISC/m68hc11.bdf" { { 1448 3504 3680 1464 "IX\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685725654693 "|m68hc11|IX[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IX\[13\] GND " "Pin \"IX\[13\]\" is stuck at GND" {  } { { "m68hc11.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/oac/CISC/m68hc11.bdf" { { 1448 3504 3680 1464 "IX\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685725654693 "|m68hc11|IX[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IX\[12\] GND " "Pin \"IX\[12\]\" is stuck at GND" {  } { { "m68hc11.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/oac/CISC/m68hc11.bdf" { { 1448 3504 3680 1464 "IX\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685725654693 "|m68hc11|IX[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IX\[11\] GND " "Pin \"IX\[11\]\" is stuck at GND" {  } { { "m68hc11.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/oac/CISC/m68hc11.bdf" { { 1448 3504 3680 1464 "IX\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685725654693 "|m68hc11|IX[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IX\[10\] GND " "Pin \"IX\[10\]\" is stuck at GND" {  } { { "m68hc11.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/oac/CISC/m68hc11.bdf" { { 1448 3504 3680 1464 "IX\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685725654693 "|m68hc11|IX[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IX\[9\] GND " "Pin \"IX\[9\]\" is stuck at GND" {  } { { "m68hc11.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/oac/CISC/m68hc11.bdf" { { 1448 3504 3680 1464 "IX\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685725654693 "|m68hc11|IX[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IX\[8\] GND " "Pin \"IX\[8\]\" is stuck at GND" {  } { { "m68hc11.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/oac/CISC/m68hc11.bdf" { { 1448 3504 3680 1464 "IX\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685725654693 "|m68hc11|IX[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IX\[7\] GND " "Pin \"IX\[7\]\" is stuck at GND" {  } { { "m68hc11.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/oac/CISC/m68hc11.bdf" { { 1448 3504 3680 1464 "IX\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685725654693 "|m68hc11|IX[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IX\[6\] GND " "Pin \"IX\[6\]\" is stuck at GND" {  } { { "m68hc11.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/oac/CISC/m68hc11.bdf" { { 1448 3504 3680 1464 "IX\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685725654693 "|m68hc11|IX[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IX\[5\] GND " "Pin \"IX\[5\]\" is stuck at GND" {  } { { "m68hc11.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/oac/CISC/m68hc11.bdf" { { 1448 3504 3680 1464 "IX\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685725654693 "|m68hc11|IX[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IX\[4\] GND " "Pin \"IX\[4\]\" is stuck at GND" {  } { { "m68hc11.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/oac/CISC/m68hc11.bdf" { { 1448 3504 3680 1464 "IX\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685725654693 "|m68hc11|IX[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IX\[3\] VCC " "Pin \"IX\[3\]\" is stuck at VCC" {  } { { "m68hc11.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/oac/CISC/m68hc11.bdf" { { 1448 3504 3680 1464 "IX\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685725654693 "|m68hc11|IX[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IX\[2\] GND " "Pin \"IX\[2\]\" is stuck at GND" {  } { { "m68hc11.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/oac/CISC/m68hc11.bdf" { { 1448 3504 3680 1464 "IX\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685725654693 "|m68hc11|IX[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IX\[1\] GND " "Pin \"IX\[1\]\" is stuck at GND" {  } { { "m68hc11.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/oac/CISC/m68hc11.bdf" { { 1448 3504 3680 1464 "IX\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685725654693 "|m68hc11|IX[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IX\[0\] GND " "Pin \"IX\[0\]\" is stuck at GND" {  } { { "m68hc11.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/oac/CISC/m68hc11.bdf" { { 1448 3504 3680 1464 "IX\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685725654693 "|m68hc11|IX[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "X_D\[15\] GND " "Pin \"X_D\[15\]\" is stuck at GND" {  } { { "m68hc11.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/oac/CISC/m68hc11.bdf" { { 1592 2216 2394 1608 "X_D\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685725654693 "|m68hc11|X_D[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "X_D\[14\] GND " "Pin \"X_D\[14\]\" is stuck at GND" {  } { { "m68hc11.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/oac/CISC/m68hc11.bdf" { { 1592 2216 2394 1608 "X_D\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685725654693 "|m68hc11|X_D[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "X_D\[13\] GND " "Pin \"X_D\[13\]\" is stuck at GND" {  } { { "m68hc11.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/oac/CISC/m68hc11.bdf" { { 1592 2216 2394 1608 "X_D\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685725654693 "|m68hc11|X_D[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "X_D\[12\] GND " "Pin \"X_D\[12\]\" is stuck at GND" {  } { { "m68hc11.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/oac/CISC/m68hc11.bdf" { { 1592 2216 2394 1608 "X_D\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685725654693 "|m68hc11|X_D[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "X_D\[11\] GND " "Pin \"X_D\[11\]\" is stuck at GND" {  } { { "m68hc11.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/oac/CISC/m68hc11.bdf" { { 1592 2216 2394 1608 "X_D\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685725654693 "|m68hc11|X_D[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "X_D\[10\] GND " "Pin \"X_D\[10\]\" is stuck at GND" {  } { { "m68hc11.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/oac/CISC/m68hc11.bdf" { { 1592 2216 2394 1608 "X_D\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685725654693 "|m68hc11|X_D[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "X_D\[9\] GND " "Pin \"X_D\[9\]\" is stuck at GND" {  } { { "m68hc11.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/oac/CISC/m68hc11.bdf" { { 1592 2216 2394 1608 "X_D\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685725654693 "|m68hc11|X_D[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "X_D\[8\] GND " "Pin \"X_D\[8\]\" is stuck at GND" {  } { { "m68hc11.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/oac/CISC/m68hc11.bdf" { { 1592 2216 2394 1608 "X_D\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685725654693 "|m68hc11|X_D[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "X_D\[7\] GND " "Pin \"X_D\[7\]\" is stuck at GND" {  } { { "m68hc11.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/oac/CISC/m68hc11.bdf" { { 1592 2216 2394 1608 "X_D\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685725654693 "|m68hc11|X_D[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "X_D\[6\] GND " "Pin \"X_D\[6\]\" is stuck at GND" {  } { { "m68hc11.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/oac/CISC/m68hc11.bdf" { { 1592 2216 2394 1608 "X_D\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685725654693 "|m68hc11|X_D[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "X_D\[5\] GND " "Pin \"X_D\[5\]\" is stuck at GND" {  } { { "m68hc11.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/oac/CISC/m68hc11.bdf" { { 1592 2216 2394 1608 "X_D\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685725654693 "|m68hc11|X_D[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "X_D\[4\] GND " "Pin \"X_D\[4\]\" is stuck at GND" {  } { { "m68hc11.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/oac/CISC/m68hc11.bdf" { { 1592 2216 2394 1608 "X_D\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685725654693 "|m68hc11|X_D[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "X_D\[3\] GND " "Pin \"X_D\[3\]\" is stuck at GND" {  } { { "m68hc11.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/oac/CISC/m68hc11.bdf" { { 1592 2216 2394 1608 "X_D\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685725654693 "|m68hc11|X_D[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "X_D\[2\] GND " "Pin \"X_D\[2\]\" is stuck at GND" {  } { { "m68hc11.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/oac/CISC/m68hc11.bdf" { { 1592 2216 2394 1608 "X_D\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685725654693 "|m68hc11|X_D[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "X_D\[1\] GND " "Pin \"X_D\[1\]\" is stuck at GND" {  } { { "m68hc11.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/oac/CISC/m68hc11.bdf" { { 1592 2216 2394 1608 "X_D\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685725654693 "|m68hc11|X_D[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "X_D\[0\] GND " "Pin \"X_D\[0\]\" is stuck at GND" {  } { { "m68hc11.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/oac/CISC/m68hc11.bdf" { { 1592 2216 2394 1608 "X_D\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1685725654693 "|m68hc11|X_D[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1685725654693 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1685725654846 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "6 " "6 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1685725657214 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1685725657548 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685725657548 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4307 " "Implemented 4307 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1685725657793 ""} { "Info" "ICUT_CUT_TM_OPINS" "127 " "Implemented 127 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1685725657793 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4176 " "Implemented 4176 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1685725657793 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1685725657793 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 249 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 249 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4807 " "Peak virtual memory: 4807 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1685725657860 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 02 11:07:37 2023 " "Processing ended: Fri Jun 02 11:07:37 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1685725657860 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1685725657860 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:33 " "Total CPU time (on all processors): 00:00:33" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1685725657860 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1685725657860 ""}
