Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 2.00 secs
Total CPU time to Xst completion: 1.90 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 2.00 secs
Total CPU time to Xst completion: 1.90 secs
 
--> Reading design: Syndrome.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Syndrome.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Syndrome"
Output Format                      : NGC
Target Device                      : xc6slx45-3-csg324

---- Source Options
Top Module Name                    : Syndrome
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "E:\my_files\course\projects\alpha tuple\tuple_to_alpha\Tuple_To_Alpha\Tuple_To_Alpha.v" into library work
Parsing module <Tuple_To_Alpha>.
Analyzing Verilog file "E:\my_files\course\projects\alpha tuple\alpha_to_tuple\Alpha_To_Tuple\Alpha_To_Tuple.v" into library work
Parsing module <Alpha_To_Tuple>.
Analyzing Verilog file "E:\my_files\course\projects\RS_decoder\Verilog\Syndrome\Syndrome\Syndrome.v" into library work
Parsing module <Syndrome>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <Syndrome>.

Elaborating module <Tuple_To_Alpha>.

Elaborating module <Alpha_To_Tuple>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <Syndrome>.
    Related source file is "E:\my_files\course\projects\RS_decoder\Verilog\Syndrome\Syndrome\Syndrome.v".
    Found 9-bit register for signal <counter>.
    Found 1-bit register for signal <done>.
    Found 8-bit register for signal <S>.
    Found 8-bit subtractor for signal <PWR_1_o_GND_1_o_sub_16_OUT> created at line 55.
    Found 9-bit adder for signal <counter[8]_GND_1_o_add_2_OUT> created at line 35.
    Found 9-bit adder for signal <n0058> created at line 56.
    Found 9-bit adder for signal <n0057> created at line 58.
    Found 1-bit tristate buffer for signal <S_i<7>> created at line 61
    Found 1-bit tristate buffer for signal <S_i<6>> created at line 61
    Found 1-bit tristate buffer for signal <S_i<5>> created at line 61
    Found 1-bit tristate buffer for signal <S_i<4>> created at line 61
    Found 1-bit tristate buffer for signal <S_i<3>> created at line 61
    Found 1-bit tristate buffer for signal <S_i<2>> created at line 61
    Found 1-bit tristate buffer for signal <S_i<1>> created at line 61
    Found 1-bit tristate buffer for signal <S_i<0>> created at line 61
    Found 9-bit comparator greater for signal <counter[8]_PWR_1_o_LessThan_2_o> created at line 34
    Found 8-bit comparator greater for signal <PWR_1_o_S[7]_LessThan_17_o> created at line 55
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  18 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred   2 Multiplexer(s).
	inferred   8 Tristate(s).
Unit <Syndrome> synthesized.

Synthesizing Unit <Tuple_To_Alpha>.
    Related source file is "E:\my_files\course\projects\alpha tuple\tuple_to_alpha\Tuple_To_Alpha\Tuple_To_Alpha.v".
    Summary:
	no macro.
Unit <Tuple_To_Alpha> synthesized.

Synthesizing Unit <Alpha_To_Tuple>.
    Related source file is "E:\my_files\course\projects\alpha tuple\alpha_to_tuple\Alpha_To_Tuple\Alpha_To_Tuple.v".
    Summary:
	no macro.
Unit <Alpha_To_Tuple> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 3
 8-bit subtractor                                      : 1
 9-bit adder                                           : 2
# Registers                                            : 3
 1-bit register                                        : 1
 8-bit register                                        : 1
 9-bit register                                        : 1
# Comparators                                          : 2
 8-bit comparator greater                              : 1
 9-bit comparator greater                              : 1
# Multiplexers                                         : 2
 9-bit 2-to-1 multiplexer                              : 2
# Tristates                                            : 8
 1-bit tristate buffer                                 : 8
# Xors                                                 : 1
 8-bit xor2                                            : 1

=========================================================================
INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <Syndrome>.
The following registers are absorbed into counter <counter>: 1 register on signal <counter>.
Unit <Syndrome> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 2
 8-bit subtractor                                      : 1
 9-bit adder                                           : 1
# Counters                                             : 1
 9-bit up counter                                      : 1
# Registers                                            : 9
 Flip-Flops                                            : 9
# Comparators                                          : 2
 8-bit comparator greater                              : 1
 9-bit comparator greater                              : 1
# Multiplexers                                         : 2
 9-bit 2-to-1 multiplexer                              : 2
# Xors                                                 : 1
 8-bit xor2                                            : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <Syndrome> ...

Optimizing unit <Tuple_To_Alpha> ...

Optimizing unit <Alpha_To_Tuple> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Syndrome, actual ratio is 1.
FlipFlop S_0 has been replicated 1 time(s)
FlipFlop S_1 has been replicated 1 time(s)
FlipFlop S_2 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 21
 Flip-Flops                                            : 21

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : Syndrome.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 573
#      GND                         : 1
#      INV                         : 2
#      LUT1                        : 8
#      LUT2                        : 11
#      LUT3                        : 15
#      LUT4                        : 36
#      LUT5                        : 52
#      LUT6                        : 420
#      MUXCY                       : 8
#      MUXF7                       : 10
#      VCC                         : 1
#      XORCY                       : 9
# FlipFlops/Latches                : 21
#      FDR                         : 1
#      FDRE                        : 20
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 24
#      IBUF                        : 15
#      OBUF                        : 1
#      OBUFT                       : 8

Device utilization summary:
---------------------------

Selected Device : 6slx45csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:              21  out of  54576     0%  
 Number of Slice LUTs:                  544  out of  27288     1%  
    Number used as Logic:               544  out of  27288     1%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    547
   Number with an unused Flip Flop:     526  out of    547    96%  
   Number with an unused LUT:             3  out of    547     0%  
   Number of fully used LUT-FF pairs:    18  out of    547     3%  
   Number of unique control sets:         3

IO Utilization: 
 Number of IOs:                          25
 Number of bonded IOBs:                  25  out of    218    11%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
Clk                                | BUFGP                  | 21    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 12.734ns (Maximum Frequency: 78.528MHz)
   Minimum input arrival time before clock: 13.567ns
   Maximum output required time after clock: 4.676ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'Clk'
  Clock period: 12.734ns (frequency: 78.528MHz)
  Total number of paths / destination ports: 3325390 / 52
-------------------------------------------------------------------------
Delay:               12.734ns (Levels of Logic = 12)
  Source:            S_7 (FF)
  Destination:       S_4 (FF)
  Source Clock:      Clk rising
  Destination Clock: Clk rising

  Data Path: S_7 to S_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q            10   0.447   1.085  S_7 (S_7)
     LUT3:I0->O            9   0.205   0.830  PWR_1_o_S[7]_LessThan_17_o1_SW0 (N4)
     LUT6:I5->O            8   0.205   0.907  Mmux_SSM621 (Mmux_SSM62)
     LUT4:I2->O           18   0.203   1.154  Mmux_SSM71 (SSM<6>)
     LUT5:I3->O            2   0.203   0.617  Stage_SSA/Tuple<0>51 (Stage_SSA/Tuple<0>_bdd8)
     LUT6:I5->O           19   0.205   1.072  Stage_SSA/Tuple<0>31 (Stage_SSA/Tuple<0>_bdd5)
     LUT6:I5->O           11   0.205   0.883  Stage_SSA/Tuple<0>13_2 (Stage_SSA/Tuple<0>131)
     LUT4:I3->O            2   0.205   0.864  Stage_SS/Tuple[0]_Tuple[1]_AND_46_o1_1 (Stage_SS/Tuple[0]_Tuple[1]_AND_46_o1)
     LUT6:I2->O            1   0.203   0.580  Stage_SS/Alpha<4>11 (Stage_SS/Alpha<4>12)
     LUT5:I4->O            1   0.205   0.580  Stage_SS/Alpha<4>12_SW0 (N39)
     LUT6:I5->O            1   0.205   0.580  Stage_SS/Alpha<4>12 (Stage_SS/Alpha<4>13)
     LUT6:I5->O            1   0.205   0.580  Stage_SS/Alpha<4>13 (Stage_SS/Alpha<4>14)
     LUT6:I5->O            1   0.205   0.000  Stage_SS/Alpha<4>22 (SS<4>)
     FDRE:D                    0.102          S_4
    ----------------------------------------
    Total                     12.734ns (3.003ns logic, 9.731ns route)
                                       (23.6% logic, 76.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Clk'
  Total number of paths / destination ports: 1190042 / 53
-------------------------------------------------------------------------
Offset:              13.567ns (Levels of Logic = 13)
  Source:            Alpha_i<0> (PAD)
  Destination:       S_4 (FF)
  Destination Clock: Clk rising

  Data Path: Alpha_i<0> to S_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.222   0.944  Alpha_i_0_IBUF (Alpha_i_0_IBUF)
     LUT6:I0->O            8   0.203   1.031  PWR_1_o_S[7]_LessThan_17_o2 (PWR_1_o_S[7]_LessThan_17_o1)
     LUT6:I3->O            8   0.205   0.907  Mmux_SSM621 (Mmux_SSM62)
     LUT4:I2->O           18   0.203   1.154  Mmux_SSM71 (SSM<6>)
     LUT5:I3->O            2   0.203   0.617  Stage_SSA/Tuple<0>51 (Stage_SSA/Tuple<0>_bdd8)
     LUT6:I5->O           19   0.205   1.072  Stage_SSA/Tuple<0>31 (Stage_SSA/Tuple<0>_bdd5)
     LUT6:I5->O           11   0.205   0.883  Stage_SSA/Tuple<0>13_2 (Stage_SSA/Tuple<0>131)
     LUT4:I3->O            2   0.205   0.864  Stage_SS/Tuple[0]_Tuple[1]_AND_46_o1_1 (Stage_SS/Tuple[0]_Tuple[1]_AND_46_o1)
     LUT6:I2->O            1   0.203   0.580  Stage_SS/Alpha<4>11 (Stage_SS/Alpha<4>12)
     LUT5:I4->O            1   0.205   0.580  Stage_SS/Alpha<4>12_SW0 (N39)
     LUT6:I5->O            1   0.205   0.580  Stage_SS/Alpha<4>12 (Stage_SS/Alpha<4>13)
     LUT6:I5->O            1   0.205   0.580  Stage_SS/Alpha<4>13 (Stage_SS/Alpha<4>14)
     LUT6:I5->O            1   0.205   0.000  Stage_SS/Alpha<4>22 (SS<4>)
     FDRE:D                    0.102          S_4
    ----------------------------------------
    Total                     13.567ns (3.776ns logic, 9.791ns route)
                                       (27.8% logic, 72.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Clk'
  Total number of paths / destination ports: 17 / 9
-------------------------------------------------------------------------
Offset:              4.676ns (Levels of Logic = 2)
  Source:            done (FF)
  Destination:       S_i<7> (PAD)
  Source Clock:      Clk rising

  Data Path: done to S_i<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              3   0.447   0.650  done (done_OBUF)
     INV:I->O              8   0.206   0.802  done_inv1_INV_0 (done_inv)
     OBUFT:T->O                2.571          S_i_7_OBUFT (S_i<7>)
    ----------------------------------------
    Total                      4.676ns (3.224ns logic, 1.452ns route)
                                       (69.0% logic, 31.0% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock Clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clk            |   12.734|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 29.00 secs
Total CPU time to Xst completion: 29.11 secs
 
--> 

Total memory usage is 268900 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    1 (   0 filtered)

