INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/College Work/3rd Year/3C7/Lab 2/8bit_GEQ/8bit_GEQ.srcs/sources_1/new/2bit_GTH.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bit2_GTH
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/College Work/3rd Year/3C7/Lab 2/8bit_GEQ/8bit_GEQ.srcs/sources_1/new/bit8_GEQ.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bit8_GEQ
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/College Work/3rd Year/3C7/Lab 2/eq1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eq1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/College Work/3rd Year/3C7/Lab 2/eq2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eq2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/College Work/3rd Year/3C7/Lab 2/8bit_GEQ/8bit_GEQ.srcs/sources_1/new/bit8_GEQ_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bit8_GEQ_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/College Work/3rd Year/3C7/Lab 2/8bit_GEQ/8bit_GEQ.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
