module dpram (
    input              clk,
    input              read,
    input              write,
    input  [11:0]      wr_address,   // 12 bits for 4096 locations (2^12 = 4096)
    input  [11:0]      rd_address,
    input  [63:0]      data_in,
    output reg [63:0]  data_out
);

    // Memory declaration: 4096 locations, each 64 bits wide
    reg [63:0] mem [0:4095];

    always @(posedge clk) begin
        if (write) begin
            // Write operation
            mem[wr_address] <= data_in;
        end 
        else if (read) begin
            // Read operation
            data_out <= mem[rd_address];
        end
        else begin
            // No read or write operation
            data_out <= 64'bz;  // High impedance state to indicate no read operation
        end
    end
endmodule
