// SPDX-License-Identifier: GPL-2.0-or-later
// Copyright 2019 IBM Corp.

/dts-v1/;

#include "aspeed-g6.dtsi"
#include "aspeed-g6-pinctrl.dtsi"
#include <dt-bindings/i2c/i2c.h>
#include <dt-bindings/gpio/aspeed-gpio.h>

/ {
	model = "SUPERION BMC";
	compatible = "inventec,superion-bmc", "aspeed,ast2600";

	aliases {
		serial4 = &uart5;
	};

	chosen {
		bootargs = "console=ttyS4,115200n8";
	};

	memory@80000000 {
		device_type = "memory";
		reg = <0x80000000 0x80000000>;
	};

	reserved-memory {
		#address-cells = <1>;
		#size-cells = <1>;
		ranges;

		gfx_memory: framebuffer {
				size = <0x01000000>;
				alignment = <0x01000000>;
				compatible = "shared-dma-pool";
				reusable;
		};

		video_engine_memory: jpegbuffer {
				size = <0x04000000>; /*64MB*/
				alignment = <0x01000000>;
				compatible = "shared-dma-pool";
				reusable;
		};

		ssp_memory: ssp_memory {
				size = <0x00200000>;
				alignment = <0x00100000>;
				compatible = "shared-dma-pool";
				no-map;
		};
#if 0
		espi_peripheral_memory: espi_peripheral_memory {
				no-map;
				reg = <0x98000000 0x04000000>; /* 64M */
				size = <0x01000000>;
				alignment = <0x01000000>;
				compatible = "shared-dma-pool";
				reusable;
		};
#endif
};

	vga-shared-memory {
			compatible = "aspeed,ast2500-vga-sharedmem";
			reg = <0xbff00000 0x10000>;
	};

	vcc_sdhci0: regulator-vcc-sdhci0 {
		compatible = "regulator-fixed";
		regulator-name = "SDHCI0 Vcc";
		regulator-min-microvolt = <3300000>;
		regulator-max-microvolt = <3300000>;
		gpios = <&gpio0 ASPEED_GPIO(V, 0) GPIO_ACTIVE_HIGH>;
		enable-active-high;
	};

	vccq_sdhci0: regulator-vccq-sdhci0 {
		compatible = "regulator-gpio";
		regulator-name = "SDHCI0 VccQ";
		regulator-min-microvolt = <1800000>;
		regulator-max-microvolt = <3300000>;
		gpios = <&gpio0 ASPEED_GPIO(V, 1) GPIO_ACTIVE_HIGH>;
		gpios-states = <1>;
		states = <3300000 1>,
			 <1800000 0>;
	};

	vcc_sdhci1: regulator-vcc-sdhci1 {
		compatible = "regulator-fixed";
		regulator-name = "SDHCI1 Vcc";
		regulator-min-microvolt = <3300000>;
		regulator-max-microvolt = <3300000>;
		gpios = <&gpio0 ASPEED_GPIO(V, 2) GPIO_ACTIVE_HIGH>;
		enable-active-high;
	};

	vccq_sdhci1: regulator-vccq-sdhci1 {
		compatible = "regulator-gpio";
		regulator-name = "SDHCI1 VccQ";
		regulator-min-microvolt = <1800000>;
		regulator-max-microvolt = <3300000>;
		gpios = <&gpio0 ASPEED_GPIO(V, 3) GPIO_ACTIVE_HIGH>;
		gpios-states = <1>;
		states = <3300000 1>,
			 <1800000 0>;
	};
};

&mdio0 {
	status = "okay";

	ethphy0: ethernet-phy@0 {
		compatible = "ethernet-phy-ieee802.3-c22";
		reg = <1>;
	};
};

&mac3 {
	status = "okay";

	phy-mode = "rgmii";
	phy-handle = <&ethphy0>;

	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_rgmii4_default>;
};

&emmc_controller {
	status = "okay";
};

&emmc {
	non-removable;
	bus-width = <4>;
	max-frequency = <100000000>;
	clk-phase-mmc-hs200 = <9>, <225>;
};

&rtc {
	status = "okay";
};

&fmc {
	fmc-spi-user-mode;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_fwqspi_default>;
	timing-calibration-disabled;
	status = "okay";
	num-cs = <1>;
	flash@0 {
			status = "okay";
			m25p,fast-read;
			label = "bmc";
			spi-max-frequency = <33000000>;
			spi-tx-bus-width = <2>;
			spi-rx-bus-width = <2>;
			partitions {
					compatible = "fixed-partitions";
					#address-cells = <0x1>;
					#size-cells = <0x1>;

					u-boot@0 {
							reg = <0x0 0xe0000>;
							label = "u-boot";
					};

					u-boot-env@e0000 {
							reg = <0xe0000 0x20000>;
							label = "u-boot-env";
					};

					kernel@100000 {
							reg = <0x100000 0x900000>;
							label = "kernel";
					};

					rofs@a00000 {
							reg = <0xa00000 0x2000000>;
							label = "rofs";
					};

					rwfs@2a00000 {
							reg = <0x2a00000 0x1600000>;
							label = "rwfs";
					};
			};
	};
};

&spi1 {
	status = "okay";
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_spi1_default>;
	flash@0 {
			status = "okay";
			m25p,fast-read;
			label = "bios";
			spi-max-frequency = <33000000>;
			spi-tx-bus-width = <1>;
			spi-rx-bus-width = <1>;
	};
};

&uart5 {
	// Workaround for A0
	compatible = "snps,dw-apb-uart";
};

&i2c0 {
	status = "okay";
};

&i2c1 {
	status = "okay";
};

&i2c2 {
	status = "okay";
};

&i2c3 {
	status = "okay";
};

&i2c4 {
	status = "okay";
};

&i2c5 {
	// I2C EXPANDER
	status = "okay";
	i2c-switch@70 {
			compatible = "nxp,pca9546";
			#address-cells = <1>;
			#size-cells = <0>;
			reg = <0x70>;

			hsbp_picpwr0: i2c@0 {
				#address-cells = <1>;
				#size-cells = <0>;
				reg = <0>;

				hsbp_picpwr0_cpld: i2c@0 {
					#address-cells = <1>;
					#size-cells = <0>;
					reg = <0>;					
				};

				hsbp_picpwr0_non_cpld: i2c@1 {
					#address-cells = <1>;
					#size-cells = <0>;
					reg = <1>;

					//FRU
					eeprom@51 {
						compatible = "atmel,24c512";
						reg = <0x51>;
						pagesize = <128>;
					};

					// I2C EXPANDER
					i2c-switch@71 {
						compatible = "nxp,pca9546";
						#address-cells = <1>;
						#size-cells = <0>;
						reg = <0x71>;

						hsbp_picpwr0_non_cpld_0: i2c@0 {
							//E3.S
							#address-cells = <1>;
							#size-cells = <0>;
							reg = <0>;
						};

						hsbp_picpwr0_non_cpld_1: i2c@1 {
							//E3.S
							#address-cells = <1>;
							#size-cells = <0>;
							reg = <1>;
						};

						hsbp_picpwr0_non_cpld_2: i2c@2 {
							//CPLD_UPGRADE
							#address-cells = <1>;
							#size-cells = <0>;
							reg = <2>;
						};

						hsbp_picpwr0_non_cpld_3: i2c@3 {
							#address-cells = <1>;
							#size-cells = <0>;
							reg = <3>;
							//PWR MON INA220
							ina220@40 {
								compatible = "ti,ina220";
								reg = <0x40>;
								shunt-resistor = <500>;
							};							
						};				
			
					};

				};
			};
			
			hsbp_picpwr1: i2c@1 {
				#address-cells = <1>;
				#size-cells = <0>;
				reg = <1>;

				hsbp_picpwr1_cpld: i2c@0 {
					#address-cells = <1>;
					#size-cells = <0>;
					reg = <0>;					
				};

				hsbp_picpwr1_non_cpld: i2c@1 {
					#address-cells = <1>;
					#size-cells = <0>;
					reg = <1>;
					eeprom@51 {
						compatible = "atmel,24c512";
						reg = <0x51>;
						pagesize = <128>;
					};
					i2c-switch@71 {
						compatible = "nxp,pca9546";
						#address-cells = <1>;
						#size-cells = <0>;
						reg = <0x71>;

						hsbp_picpwr1_non_cpld_0: i2c@0 {
							//E3.S
							#address-cells = <1>;
							#size-cells = <0>;
							reg = <0>;
						};

						hsbp_picpwr1_non_cpld_1: i2c@1 {
							//E3.S
							#address-cells = <1>;
							#size-cells = <0>;
							reg = <1>;
						};

						hsbp_picpwr1_non_cpld_2: i2c@2 {
							//CPLD_UPGRADE
							#address-cells = <1>;
							#size-cells = <0>;
							reg = <2>;
						};

						hsbp_picpwr1_non_cpld_3: i2c@3 {
							#address-cells = <1>;
							#size-cells = <0>;
							reg = <3>;
							//PWR MON INA220
							ina220@40 {
								compatible = "ti,ina220";
								reg = <0x40>;
								shunt-resistor = <500>;
							};							
						};				
			
					};

				};
			};
	};
};	

&i2c6 {
	status = "okay";
	tmp75@48 {
			compatible = "ti,tmp75";
			reg = <0x48>;
	};

	tmp75@49 {
			compatible = "ti,tmp75";
			reg = <0x49>;
		};
};

&i2c7 {
	status = "okay";
};

&i2c8 {
	status = "okay";

	//lm75@4d {
	//	compatible = "national,lm75";
	//	reg = <0x4d>;
	//};
	
	    // FRU AT24C512C-SSHM-T
    	eeprom@50 {
                compatible = "atmel,24c64";
                reg = <0x50>;
                pagesize = <32>;
        };

        eeprom@51 {
                compatible = "atmel,24c512";
                reg = <0x51>;
                pagesize = <128>;
        };
};

&i2c9 {
	status = "okay";
};

&i2c10 {
	status = "okay";
};

&i2c11 {
	// I2C EXPANDER
	status = "okay";
	i2c-switch@70 {
			compatible = "nxp,pca9546";
			#address-cells = <1>;
			#size-cells = <0>;
			reg = <0x70>;
		
			cem_side: i2c@0 {
					#address-cells = <1>;
					#size-cells = <0>;
					reg = <0>;

					tmp75@48 {
						compatible = "ti,tmp75";
						reg = <0x48>;
					};	

					eeprom@50 {
							compatible = "atmel,24c512";
							reg = <0x50>;
							pagesize = <128>;
					};
			};
			fan_side: i2c@1 {
					#address-cells = <1>;
					#size-cells = <0>;
					reg = <1>;

					tmp75@48 {
						compatible = "ti,tmp75";
						reg = <0x48>;
					};

					max31790@20 {
						compatible = "maxim,max31790";
						reg = <0x20>;
					};

					max31790@21 {
						compatible = "maxim,max31790";
						reg = <0x21>;
					};

					emc2302@2e {
						compatible = "emc2302";
						reg = <0x2e>;
					};
			};
	};
};

&i2c12 {
	status = "okay";
};

&i2c13 {
	status = "okay";
};

&i2c14 {
	// I2C EXPANDER
	status = "okay";
	i2c-switch@70 {
			compatible = "nxp,pca9546";
			#address-cells = <1>;
			#size-cells = <0>;
			reg = <0x70>;

			switch_mux0: i2c0 {
				#address-cells = <1>;
				#size-cells = <0>;
				reg = <0>;	

				switch_mux0_pvccin_vr: xdpe19284b@60 {/* XDPE19284B - PVCCIN VR */
					compatible = "infineon,xdpe12284";
					reg = <0x60>;
				};	
				
				switch_mux0_pvccfa_ehv_fivra: xdpe19284b@62 {/* XDPE19284B - PVCCFA EHV FIVRA */
					compatible = "infineon,xdpe12284";
					reg = <0x62>;
				};	
				
				switch_mux0_pvccd0_d1_vr: xdpe19284b@76 {/* XDPE19284B - PVCCD0 & D1 VR */
					compatible = "infineon,xdpe12284";
					reg = <0x76>;
				};	
				
				switch_mux0_pvcca_ehv_pvnn_vr: xdpe19284b@74 {/* XDPE19284B - PVCCA EHV PVNN VR */
					compatible = "infineon,xdpe12284";
					reg = <0x74>;
				};

				//PWR MON INA219
				ina219@40 {
					compatible = "ti,ina219";
					reg = <0x40>;
					shunt-resistor = <500>;
				};		

				//PWR MON INA219
				ina219@41 {
					compatible = "ti,ina219";
					reg = <0x41>;
					shunt-resistor = <500>;
				};	
			};

			switch_mux1: i2c1 {
				#address-cells = <1>;
				#size-cells = <0>;
				reg = <1>;	

				switch_mux1_pvccin_vr: xdpe19284b@60 {/* XDPE19284B - PVCCIN VR */
					compatible = "infineon,xdpe12284";
					reg = <0x60>;
				};	
				
				switch_mux1_pvccfa_ehv_fivra: xdpe19284b@62 {/* XDPE19284B - PVCCFA EHV FIVRA */
					compatible = "infineon,xdpe12284";
					reg = <0x62>;
				};	
				
				switch_mux1_pvccd0_d1_vr: xdpe19284b@76 {/* XDPE19284B - PVCCD0 & D1 VR */
					compatible = "infineon,xdpe12284";
					reg = <0x76>;
				};	
				
				switch_mux1_pvcca_ehv_pvnn_vr: xdpe19284b@74 {/* XDPE19284B - PVCCA EHV PVNN VR */
					compatible = "infineon,xdpe12284";
					reg = <0x74>;
				};

				//Voltage Sensor MAX1139
				adc: voltage-sensor@35 {
					compatible = "maxim,max1139";
					reg = <0x35>;
					#io-channel-cells = <1>;
				};		
			};

			switch_mux2: i2c2 {
				#address-cells = <1>;
				#size-cells = <0>;
				reg = <2>;

				//PSU1
				switch_mux2_psu: psu0@58 {
					compatible = "pmbus";
					reg = <0x58>;
				};
			};

			switch_mux3: i2c3 {
				#address-cells = <1>;
				#size-cells = <0>;
				reg = <3>;

				//PSU2
				switch_mux3_psu: psu0@58 {
					compatible = "pmbus";
					reg = <0x58>;
				};
			};
	};
};

&i2c15 {
	// I2C EXPANDER
	status = "okay";
	i2c-switch@70 { /* MUX 0xE0 */
			compatible = "nxp,pca9546";
			#address-cells = <1>;
			#size-cells = <0>;
			reg = <0x70>;

			ocp_nic: i2c@0 {
				#address-cells = <1>;
				#size-cells = <0>;
				reg = <0>;
				
				//OCP NIC P0 PE3
			};

			pcie_riser1: i2c@1 { /* Riser1 P0 PE0 */
				#address-cells = <1>;
				#size-cells = <0>;
				reg = <1>;		
				
				eeprom@50 {//Riser1 FRU
					compatible = "atmel,24c512";
					reg = <0x50>;
					pagesize = <128>;			
				};		
			
				i2c-switch@70 {//Riser1 MUX
					compatible = "nxp,pca9546";
					#address-cells = <1>;
					#size-cells = <0>;
					reg = <0x70>;

					pcie_riser1_mux0: i2c@0 {
						#address-cells = <1>;
						#size-cells = <0>;
						reg = <0>;

						//pcie slot1					
					};
				
					pcie_riser1_mux1: i2c@1 {
						#address-cells = <1>;
						#size-cells = <0>;
						reg = <1>;

						//pcie slot2					
					};			

					pcie_riser1_mux2: i2c@2 {
						#address-cells = <1>;
						#size-cells = <0>;
						reg = <2>;

						//PWR MON INA220
						ina220@40 {
							compatible = "ti,ina220";
							reg = <0x40>;
							shunt-resistor = <500>;
						};						
					};	

					pcie_riser1_mux3: i2c@3 {
						#address-cells = <1>;
						#size-cells = <0>;
						reg = <3>;

						//TMP75
						tmp75@49 {
							compatible = "ti,tmp75";
							reg = <0x49>;
						};				
					};	

				};
			};

			pcie_riser2: i2c@2 { /* Riser2 P0 PE2 */
				#address-cells = <1>;
				#size-cells = <0>;
				reg = <2>;		
				
				eeprom@50 {//Riser1 FRU
					compatible = "atmel,24c512";
					reg = <0x50>;
					pagesize = <128>;			
				};		
			
				i2c-switch@70 {//Riser1 MUX
					compatible = "nxp,pca9546";
					#address-cells = <1>;
					#size-cells = <0>;
					reg = <0x70>;

					pcie_riser2_mux0: i2c@0 {
						#address-cells = <1>;
						#size-cells = <0>;
						reg = <0>;

						//pcie slot1					
					};
				
					pcie_riser2_mux1: i2c@1 {
						#address-cells = <1>;
						#size-cells = <0>;
						reg = <1>;

						//pcie slot2					
					};			

					pcie_riser2_mux2: i2c@2 {
						#address-cells = <1>;
						#size-cells = <0>;
						reg = <2>;

						//PWR MON INA220
						ina220@40 {
							compatible = "ti,ina220";
							reg = <0x40>;
							shunt-resistor = <500>;
						};						
					};	

					pcie_riser2_mux3: i2c@3 {
						#address-cells = <1>;
						#size-cells = <0>;
						reg = <3>;

						//TMP75
						tmp75@49 {
							compatible = "ti,tmp75";
							reg = <0x49>;
						};				
					};	

				};
			};
			
			m_2: i2c@3 {
				#address-cells = <1>;
				#size-cells = <0>;
				reg = <3>;
				
				//M.2 P0 PE1
			};

	};

	i2c-switch@71 { /* MUX 0xE2 */
		compatible = "nxp,pca9546";
		#address-cells = <1>;
		#size-cells = <0>;
		reg = <0x71>;

		pcie_riser3: i2c@0 { /* Riser3 P1 PE3 */
			#address-cells = <1>;
			#size-cells = <0>;
			reg = <0>;		
			
			eeprom@50 {//Riser1 FRU
				compatible = "atmel,24c512";
				reg = <0x50>;
				pagesize = <128>;			
			};		
		
			i2c-switch@70 {//Riser1 MUX
				compatible = "nxp,pca9546";
				#address-cells = <1>;
				#size-cells = <0>;
				reg = <0x70>;
	
				pcie_riser3_mux0: i2c@0 {
					#address-cells = <1>;
					#size-cells = <0>;
					reg = <0>;
	
					//pcie slot1					
				};
			
				pcie_riser3_mux1: i2c@1 {
					#address-cells = <1>;
					#size-cells = <0>;
					reg = <1>;
	
					//pcie slot2					
				};			
	
				pcie_riser3_mux2: i2c@2 {
					#address-cells = <1>;
					#size-cells = <0>;
					reg = <2>;
	
					//PWR MON INA220
					ina220@40 {
						compatible = "ti,ina220";
						reg = <0x40>;
						shunt-resistor = <500>;
					};						
				};	
	
				pcie_riser3_mux3: i2c@3 {
					#address-cells = <1>;
					#size-cells = <0>;
					reg = <3>;
	
					//TMP75
					tmp75@49 {
						compatible = "ti,tmp75";
						reg = <0x49>;
					};				
				};	
	
			};
		};

		pcie_riser4: i2c@1 { /* Riser4 P1 PE0 */
			#address-cells = <1>;
			#size-cells = <0>;
			reg = <1>;		
			
			eeprom@50 {//Riser1 FRU
				compatible = "atmel,24c512";
				reg = <0x50>;
				pagesize = <128>;			
			};		
		
			i2c-switch@70 {//Riser1 MUX
				compatible = "nxp,pca9546";
				#address-cells = <1>;
				#size-cells = <0>;
				reg = <0x70>;

				pcie_riser4_mux0: i2c@0 {
					#address-cells = <1>;
					#size-cells = <0>;
					reg = <0>;

					//pcie slot1					
				};
			
				pcie_riser4_mux1: i2c@1 {
					#address-cells = <1>;
					#size-cells = <0>;
					reg = <1>;

					//pcie slot2					
				};			

				pcie_riser4_mux2: i2c@2 {
					#address-cells = <1>;
					#size-cells = <0>;
					reg = <2>;

					//PWR MON INA220
					ina220@40 {
						compatible = "ti,ina220";
						reg = <0x40>;
						shunt-resistor = <500>;
					};						
				};	

				pcie_riser4_mux3: i2c@3 {
					#address-cells = <1>;
					#size-cells = <0>;
					reg = <3>;

					//TMP75
					tmp75@49 {
						compatible = "ti,tmp75";
						reg = <0x49>;
					};				
				};	

			};
		};

		pcie_riser5: i2c@2 { /* Riser5 P1 PE2 */
			#address-cells = <1>;
			#size-cells = <0>;
			reg = <2>;		
			
			eeprom@50 {//Riser1 FRU
				compatible = "atmel,24c512";
				reg = <0x50>;
				pagesize = <128>;			
			};		
		
			i2c-switch@70 {//Riser1 MUX
				compatible = "nxp,pca9546";
				#address-cells = <1>;
				#size-cells = <0>;
				reg = <0x70>;

				pcie_riser5_mux0: i2c@0 {
					#address-cells = <1>;
					#size-cells = <0>;
					reg = <0>;

					//pcie slot1					
				};
			
				pcie_riser5_mux1: i2c@1 {
					#address-cells = <1>;
					#size-cells = <0>;
					reg = <1>;

					//pcie slot2					
				};			

				pcie_riser5_mux2: i2c@2 {
					#address-cells = <1>;
					#size-cells = <0>;
					reg = <2>;

					//PWR MON INA220
					ina220@40 {
						compatible = "ti,ina220";
						reg = <0x40>;
						shunt-resistor = <500>;
					};						
				};	

				pcie_riser5_mux3: i2c@3 {
					#address-cells = <1>;
					#size-cells = <0>;
					reg = <3>;

					//TMP75
					tmp75@49 {
						compatible = "ti,tmp75";
						reg = <0x49>;
					};				
				};	

			};
		};

		mcio: i2c@3 {
			#address-cells = <1>;
			#size-cells = <0>;
			reg = <3>;
			
			//MCIO P1 PE1
		};
		
	};
};

&gpio0 {
	status = "okay";
};

&sgpiom0 {
	status = "okay";
};

&fsim0 {
	status = "okay";
};

&ehci1 {
	status = "okay";
};

&uhci {
	status = "okay";
};

&sdc {
	status = "okay";
};

/*
 * The signal voltage of sdhci0 and sdhci1 on AST2600-A2 EVB is able to be
 * toggled by GPIO pins.
 * In the reference design, GPIOV0 of AST2600-A2 EVB is connected to the
 * power load switch that provides 3.3v to sdhci0 vdd, GPIOV1 is connected to
 * a 1.8v and a 3.3v power load switch that provides signal voltage to
 * sdhci0 bus.
 * If GPIOV0 is active high, sdhci0 is enabled, otherwise, sdhci0 is disabled.
 * If GPIOV1 is active high, 3.3v power load switch is enabled, sdhci0 signal
 * voltage is 3.3v, otherwise, 1.8v power load switch will be enabled,
 * sdhci0 signal voltage becomes 1.8v.
 * AST2600-A2 EVB also supports toggling signal voltage for sdhci1.
 * The design is the same as sdhci0, it uses GPIOV2 as power-gpio and GPIOV3
 * as power-switch-gpio.
 */
&sdhci0 {
	status = "okay";
	bus-width = <4>;
	max-frequency = <100000000>;
	sdhci-drive-type = /bits/ 8 <3>;
	sdhci-caps-mask = <0x7 0x0>;
	sdhci,wp-inverted;
	vmmc-supply = <&vcc_sdhci0>;
	vqmmc-supply = <&vccq_sdhci0>;
	clk-phase-sd-hs = <7>, <200>;
};

&sdhci1 {
	status = "okay";
	bus-width = <4>;
	max-frequency = <100000000>;
	sdhci-drive-type = /bits/ 8 <3>;
	sdhci-caps-mask = <0x7 0x0>;
	sdhci,wp-inverted;
	vmmc-supply = <&vcc_sdhci1>;
	vqmmc-supply = <&vccq_sdhci1>;
	clk-phase-sd-hs = <7>, <200>;
};

&vhub {
	status = "okay";
	pinctrl-names = "default";
};
