--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 4 -n
3 -fastpaths -xml top_embed.twx top_embed.ncd -o top_embed.twr top_embed.pcf

Design file:              top_embed.ncd
Physical constraint file: top_embed.pcf
Device,package,speed:     xc3s50a,vq100,-4 (PRODUCTION 1.42 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: PATH "TS_D2_TO_T2_ila_pro_0_path" TIG;

 3 paths analyzed, 3 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO (SLICE_X8Y15.G2), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     7.672ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      7.672ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<13> falling
  Destination Clock:    icon_control0<0> rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path: U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y25.YQ      Tcklo                 0.705   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X8Y7.F3        net (fanout=1)        1.743   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X8Y7.X         Tilo                  0.692   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat1
    SLICE_X9Y17.G1       net (fanout=2)        0.826   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X9Y17.X        Tif5x                 0.924   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/ACT_dstat
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91_F
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91
    SLICE_X10Y15.F1      net (fanout=1)        0.565   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91
    SLICE_X10Y15.X       Tilo                  0.692   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/dout_tmp
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_4
    SLICE_X8Y15.G2       net (fanout=1)        0.428   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_4
    SLICE_X8Y15.CLK      Tgck                  1.097   U_ila_pro_0/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O58_F
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O58
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      7.672ns (4.110ns logic, 3.562ns route)
                                                       (53.6% logic, 46.4% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE (SLICE_X9Y0.BY), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     4.104ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE (FF)
  Data Path Delay:      4.104ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<13> falling
  Destination Clock:    icon_control0<0> rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path: U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y25.YQ      Tcklo                 0.705   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X8Y7.F3        net (fanout=1)        1.743   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X8Y7.X         Tilo                  0.692   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat1
    SLICE_X9Y0.BY        net (fanout=2)        0.650   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X9Y0.CLK       Tdick                 0.314   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D1
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE
    -------------------------------------------------  ---------------------------
    Total                                      4.104ns (1.711ns logic, 2.393ns route)
                                                       (41.7% logic, 58.3% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE (SLICE_X8Y7.F3), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     3.250ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE (FF)
  Data Path Delay:      3.250ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<13> falling
  Destination Clock:    icon_control0<0> rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path: U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y25.YQ      Tcklo                 0.705   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X8Y7.F3        net (fanout=1)        1.743   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X8Y7.CLK       Tfck                  0.802   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat1
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE
    -------------------------------------------------  ---------------------------
    Total                                      3.250ns (1.507ns logic, 1.743ns route)
                                                       (46.4% logic, 53.6% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_D2_TO_T2_ila_pro_0_path" TIG;
--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE (SLICE_X8Y7.F3), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      2.463ns (datapath - clock path skew - uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE (FF)
  Data Path Delay:      2.463ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<13> falling
  Destination Clock:    icon_control0<0> rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path: U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y25.YQ      Tcklo                 0.564   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X8Y7.F3        net (fanout=1)        1.394   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X8Y7.CLK       Tckf        (-Th)    -0.505   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat1
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE
    -------------------------------------------------  ---------------------------
    Total                                      2.463ns (1.069ns logic, 1.394ns route)
                                                       (43.4% logic, 56.6% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE (SLICE_X9Y0.BY), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      3.172ns (datapath - clock path skew - uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE (FF)
  Data Path Delay:      3.172ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<13> falling
  Destination Clock:    icon_control0<0> rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path: U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y25.YQ      Tcklo                 0.564   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X8Y7.F3        net (fanout=1)        1.394   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X8Y7.X         Tilo                  0.554   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat1
    SLICE_X9Y0.BY        net (fanout=2)        0.520   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X9Y0.CLK       Tckdi       (-Th)    -0.140   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D1
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE
    -------------------------------------------------  ---------------------------
    Total                                      3.172ns (1.258ns logic, 1.914ns route)
                                                       (39.7% logic, 60.3% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO (SLICE_X8Y15.G2), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      6.001ns (datapath - clock path skew - uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      6.001ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<13> falling
  Destination Clock:    icon_control0<0> rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path: U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y25.YQ      Tcklo                 0.564   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X8Y7.F3        net (fanout=1)        1.394   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X8Y7.X         Tilo                  0.554   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat1
    SLICE_X9Y17.G1       net (fanout=2)        0.661   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X9Y17.X        Tif5x                 0.739   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/ACT_dstat
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91_F
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91
    SLICE_X10Y15.F1      net (fanout=1)        0.452   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91
    SLICE_X10Y15.X       Tilo                  0.554   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/dout_tmp
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_4
    SLICE_X8Y15.G2       net (fanout=1)        0.342   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_4
    SLICE_X8Y15.CLK      Tckg        (-Th)    -0.741   U_ila_pro_0/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O58_F
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O58
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      6.001ns (3.152ns logic, 2.849ns route)
                                                       (52.5% logic, 47.5% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J2_TO_D2_ila_pro_0_path" TIG;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J3_TO_D2_ila_pro_0_path" TIG;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J4_TO_D2_ila_pro_0_path" TIG;

 11 paths analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (SLICE_X17Y25.CLK), 11 paths
--------------------------------------------------------------------------------
Delay (setup path):     6.304ns (data path)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      6.304ns (Levels of Logic = 2)
  Source Clock:         icon_control0<0> rising

  Maximum Data Path: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y30.XQ      Tcko                  0.631   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET
    SLICE_X23Y22.G1      net (fanout=4)        1.067   U_icon_pro/U0/U_ICON/iCORE_ID<3>
    SLICE_X23Y22.Y       Tilo                  0.648   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<15>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X16Y14.G4      net (fanout=14)       1.551   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X16Y14.Y       Tilo                  0.707   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X17Y25.CLK     net (fanout=4)        1.700   icon_control0<13>
    -------------------------------------------------  ---------------------------
    Total                                      6.304ns (1.986ns logic, 4.318ns route)
                                                       (31.5% logic, 68.5% route)

--------------------------------------------------------------------------------
Delay (setup path):     6.297ns (data path)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      6.297ns (Levels of Logic = 2)
  Source Clock:         icon_control0<0> rising

  Maximum Data Path: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y30.YQ      Tcko                  0.676   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET
    SLICE_X23Y22.G4      net (fanout=5)        1.015   U_icon_pro/U0/U_ICON/iCORE_ID<2>
    SLICE_X23Y22.Y       Tilo                  0.648   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<15>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X16Y14.G4      net (fanout=14)       1.551   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X16Y14.Y       Tilo                  0.707   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X17Y25.CLK     net (fanout=4)        1.700   icon_control0<13>
    -------------------------------------------------  ---------------------------
    Total                                      6.297ns (2.031ns logic, 4.266ns route)
                                                       (32.3% logic, 67.7% route)

--------------------------------------------------------------------------------
Delay (setup path):     5.895ns (data path)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      5.895ns (Levels of Logic = 2)
  Source Clock:         icon_control0<0> rising

  Maximum Data Path: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y22.YQ      Tcko                  0.676   U_icon_pro/U0/U_ICON/iCORE_ID<1>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET
    SLICE_X23Y22.G2      net (fanout=5)        0.613   U_icon_pro/U0/U_ICON/iCORE_ID<0>
    SLICE_X23Y22.Y       Tilo                  0.648   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<15>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X16Y14.G4      net (fanout=14)       1.551   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X16Y14.Y       Tilo                  0.707   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X17Y25.CLK     net (fanout=4)        1.700   icon_control0<13>
    -------------------------------------------------  ---------------------------
    Total                                      5.895ns (2.031ns logic, 3.864ns route)
                                                       (34.5% logic, 65.5% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_U_TO_U = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "U_CLK" 
15 ns;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   1.550ns.
--------------------------------------------------------------------------------

Paths for end point U_icon_pro/U0/U_ICON/U_iDATA_CMD (SLICE_X20Y30.BY), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    13.450ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Requirement:          15.000ns
  Data Path Delay:      1.550ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         U_icon_pro/U0/iUPDATE_OUT rising
  Destination Clock:    U_icon_pro/U0/iUPDATE_OUT rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path: U_icon_pro/U0/U_ICON/U_iDATA_CMD to U_icon_pro/U0/U_ICON/U_iDATA_CMD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y30.YQ      Tcko                  0.676   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    SLICE_X20Y30.BY      net (fanout=7)        0.488   U_icon_pro/U0/U_ICON/iDATA_CMD
    SLICE_X20Y30.CLK     Tdick                 0.386   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    -------------------------------------------------  ---------------------------
    Total                                      1.550ns (1.062ns logic, 0.488ns route)
                                                       (68.5% logic, 31.5% route)

--------------------------------------------------------------------------------
Hold Paths: TS_U_TO_U = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "U_CLK" 15 ns;
--------------------------------------------------------------------------------

Paths for end point U_icon_pro/U0/U_ICON/U_iDATA_CMD (SLICE_X20Y30.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.105ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.105ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         U_icon_pro/U0/iUPDATE_OUT rising
  Destination Clock:    U_icon_pro/U0/iUPDATE_OUT rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path: U_icon_pro/U0/U_ICON/U_iDATA_CMD to U_icon_pro/U0/U_ICON/U_iDATA_CMD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y30.YQ      Tcko                  0.541   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    SLICE_X20Y30.BY      net (fanout=7)        0.391   U_icon_pro/U0/U_ICON/iDATA_CMD
    SLICE_X20Y30.CLK     Tckdi       (-Th)    -0.173   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    -------------------------------------------------  ---------------------------
    Total                                      1.105ns (0.714ns logic, 0.391ns route)
                                                       (64.6% logic, 35.4% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_sys_clk = PERIOD TIMEGRP "sys_clk" 83.333 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is  20.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk = PERIOD TIMEGRP "sys_clk" 83.333 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.831ns (period - min period limit)
  Period: 20.833ns
  Min period limit: 3.002ns (333.111MHz) ()
  Physical resource: clk_wizard_instance/DCM_SP_INST/CLKFX
  Logical resource: clk_wizard_instance/DCM_SP_INST/CLKFX
  Location pin: DCM_X1Y0.CLKFX
  Clock network: clk_wizard_instance/CLKFX_BUF
--------------------------------------------------------------------------------
Slack: 38.638ns (period - min period limit)
  Period: 41.666ns
  Min period limit: 3.029ns (330.142MHz) (Tdcmpco)
  Physical resource: clk_wizard_instance/DCM_SP_INST/CLK2X
  Logical resource: clk_wizard_instance/DCM_SP_INST/CLK2X
  Location pin: DCM_X1Y0.CLK2X
  Clock network: clk_wizard_instance/CLK2X_BUF
--------------------------------------------------------------------------------
Slack: 58.334ns (max period limit - period)
  Period: 41.666ns
  Max period limit: 100.000ns (10.000MHz) (Tdcmpco)
  Physical resource: clk_wizard_instance/DCM_SP_INST/CLK2X
  Logical resource: clk_wizard_instance/DCM_SP_INST/CLK2X
  Location pin: DCM_X1Y0.CLK2X
  Clock network: clk_wizard_instance/CLK2X_BUF
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk_wizard_instance_CLK2X_BUF = PERIOD TIMEGRP         
"clk_wizard_instance_CLK2X_BUF" TS_sys_clk / 2 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 9516 paths analyzed, 1634 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  15.054ns.
--------------------------------------------------------------------------------

Paths for end point ilx_instance/flag_sel_clok (SLICE_X7Y21.CE), 50 paths
--------------------------------------------------------------------------------
Slack (setup path):     13.306ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fpga_spi_instance/FPGA_INTCLOCK_7 (FF)
  Destination:          ilx_instance/flag_sel_clok (FF)
  Requirement:          20.833ns
  Data Path Delay:      7.342ns (Levels of Logic = 4)
  Clock Path Skew:      -0.185ns (0.839 - 1.024)
  Source Clock:         sys_4xclk rising at 20.833ns
  Destination Clock:    sys_2xclk rising at 41.666ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: fpga_spi_instance/FPGA_INTCLOCK_7 to ilx_instance/flag_sel_clok
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y23.XQ      Tcko                  0.591   fpga_spi_instance/FPGA_INTCLOCK<7>
                                                       fpga_spi_instance/FPGA_INTCLOCK_7
    SLICE_X19Y22.G3      net (fanout=2)        1.651   fpga_spi_instance/FPGA_INTCLOCK<7>
    SLICE_X19Y22.COUT    Topcyg                1.178   U_ila_pro_0/U0/iTRIG_IN<11>
                                                       ilx_instance/Mcompar_integ_done_cmp_ne0000_lut<3>
                                                       ilx_instance/Mcompar_integ_done_cmp_ne0000_cy<3>
    SLICE_X19Y23.CIN     net (fanout=1)        0.000   ilx_instance/Mcompar_integ_done_cmp_ne0000_cy<3>
    SLICE_X19Y23.COUT    Tbyp                  0.130   U_ila_pro_0/U0/iTRIG_IN<1>
                                                       ilx_instance/Mcompar_integ_done_cmp_ne0000_cy<4>
                                                       ilx_instance/Mcompar_integ_done_cmp_ne0000_cy<5>
    SLICE_X19Y24.CIN     net (fanout=1)        0.000   ilx_instance/Mcompar_integ_done_cmp_ne0000_cy<5>
    SLICE_X19Y24.COUT    Tbyp                  0.130   ilx_instance/adc_start_instant/d_i_ff3
                                                       ilx_instance/Mcompar_integ_done_cmp_ne0000_cy<6>
                                                       ilx_instance/Mcompar_integ_done_cmp_ne0000_cy<7>
    SLICE_X22Y27.F4      net (fanout=2)        0.783   ilx_instance/Mcompar_integ_done_cmp_ne0000_cy<7>
    SLICE_X22Y27.X       Tilo                  0.692   ilx_instance/flag_sel_clok_or0001
                                                       ilx_instance/flag_sel_clok_or0001
    SLICE_X7Y21.CE       net (fanout=1)        1.876   ilx_instance/flag_sel_clok_or0001
    SLICE_X7Y21.CLK      Tceck                 0.311   ilx_instance/flag_sel_clok
                                                       ilx_instance/flag_sel_clok
    -------------------------------------------------  ---------------------------
    Total                                      7.342ns (3.032ns logic, 4.310ns route)
                                                       (41.3% logic, 58.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.773ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fpga_spi_instance/FPGA_INTCLOCK_8 (FF)
  Destination:          ilx_instance/flag_sel_clok (FF)
  Requirement:          20.833ns
  Data Path Delay:      6.801ns (Levels of Logic = 3)
  Clock Path Skew:      -0.259ns (0.839 - 1.098)
  Source Clock:         sys_4xclk rising at 20.833ns
  Destination Clock:    sys_2xclk rising at 41.666ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: fpga_spi_instance/FPGA_INTCLOCK_8 to ilx_instance/flag_sel_clok
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y22.YQ      Tcko                  0.580   fpga_spi_instance/FPGA_INTCLOCK<9>
                                                       fpga_spi_instance/FPGA_INTCLOCK_8
    SLICE_X19Y23.F2      net (fanout=2)        1.234   fpga_spi_instance/FPGA_INTCLOCK<8>
    SLICE_X19Y23.COUT    Topcyf                1.195   U_ila_pro_0/U0/iTRIG_IN<1>
                                                       ilx_instance/Mcompar_integ_done_cmp_ne0000_lut<4>
                                                       ilx_instance/Mcompar_integ_done_cmp_ne0000_cy<4>
                                                       ilx_instance/Mcompar_integ_done_cmp_ne0000_cy<5>
    SLICE_X19Y24.CIN     net (fanout=1)        0.000   ilx_instance/Mcompar_integ_done_cmp_ne0000_cy<5>
    SLICE_X19Y24.COUT    Tbyp                  0.130   ilx_instance/adc_start_instant/d_i_ff3
                                                       ilx_instance/Mcompar_integ_done_cmp_ne0000_cy<6>
                                                       ilx_instance/Mcompar_integ_done_cmp_ne0000_cy<7>
    SLICE_X22Y27.F4      net (fanout=2)        0.783   ilx_instance/Mcompar_integ_done_cmp_ne0000_cy<7>
    SLICE_X22Y27.X       Tilo                  0.692   ilx_instance/flag_sel_clok_or0001
                                                       ilx_instance/flag_sel_clok_or0001
    SLICE_X7Y21.CE       net (fanout=1)        1.876   ilx_instance/flag_sel_clok_or0001
    SLICE_X7Y21.CLK      Tceck                 0.311   ilx_instance/flag_sel_clok
                                                       ilx_instance/flag_sel_clok
    -------------------------------------------------  ---------------------------
    Total                                      6.801ns (2.908ns logic, 3.893ns route)
                                                       (42.8% logic, 57.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.866ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fpga_spi_instance/FPGA_INTCLOCK_6 (FF)
  Destination:          ilx_instance/flag_sel_clok (FF)
  Requirement:          20.833ns
  Data Path Delay:      6.782ns (Levels of Logic = 4)
  Clock Path Skew:      -0.185ns (0.839 - 1.024)
  Source Clock:         sys_4xclk rising at 20.833ns
  Destination Clock:    sys_2xclk rising at 41.666ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: fpga_spi_instance/FPGA_INTCLOCK_6 to ilx_instance/flag_sel_clok
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y23.YQ      Tcko                  0.580   fpga_spi_instance/FPGA_INTCLOCK<7>
                                                       fpga_spi_instance/FPGA_INTCLOCK_6
    SLICE_X19Y22.G2      net (fanout=2)        1.102   fpga_spi_instance/FPGA_INTCLOCK<6>
    SLICE_X19Y22.COUT    Topcyg                1.178   U_ila_pro_0/U0/iTRIG_IN<11>
                                                       ilx_instance/Mcompar_integ_done_cmp_ne0000_lut<3>
                                                       ilx_instance/Mcompar_integ_done_cmp_ne0000_cy<3>
    SLICE_X19Y23.CIN     net (fanout=1)        0.000   ilx_instance/Mcompar_integ_done_cmp_ne0000_cy<3>
    SLICE_X19Y23.COUT    Tbyp                  0.130   U_ila_pro_0/U0/iTRIG_IN<1>
                                                       ilx_instance/Mcompar_integ_done_cmp_ne0000_cy<4>
                                                       ilx_instance/Mcompar_integ_done_cmp_ne0000_cy<5>
    SLICE_X19Y24.CIN     net (fanout=1)        0.000   ilx_instance/Mcompar_integ_done_cmp_ne0000_cy<5>
    SLICE_X19Y24.COUT    Tbyp                  0.130   ilx_instance/adc_start_instant/d_i_ff3
                                                       ilx_instance/Mcompar_integ_done_cmp_ne0000_cy<6>
                                                       ilx_instance/Mcompar_integ_done_cmp_ne0000_cy<7>
    SLICE_X22Y27.F4      net (fanout=2)        0.783   ilx_instance/Mcompar_integ_done_cmp_ne0000_cy<7>
    SLICE_X22Y27.X       Tilo                  0.692   ilx_instance/flag_sel_clok_or0001
                                                       ilx_instance/flag_sel_clok_or0001
    SLICE_X7Y21.CE       net (fanout=1)        1.876   ilx_instance/flag_sel_clok_or0001
    SLICE_X7Y21.CLK      Tceck                 0.311   ilx_instance/flag_sel_clok
                                                       ilx_instance/flag_sel_clok
    -------------------------------------------------  ---------------------------
    Total                                      6.782ns (3.021ns logic, 3.761ns route)
                                                       (44.5% logic, 55.5% route)

--------------------------------------------------------------------------------

Paths for end point ad7621_instance/div_instance/q1_7 (SLICE_X13Y6.CE), 25 paths
--------------------------------------------------------------------------------
Slack (setup path):     13.791ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fpga_spi_instance/FPGA_MAXSATVALUE_12 (FF)
  Destination:          ad7621_instance/div_instance/q1_7 (FF)
  Requirement:          20.833ns
  Data Path Delay:      6.827ns (Levels of Logic = 3)
  Clock Path Skew:      -0.215ns (0.892 - 1.107)
  Source Clock:         sys_4xclk rising at 20.833ns
  Destination Clock:    sys_2xclk rising at 41.666ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: fpga_spi_instance/FPGA_MAXSATVALUE_12 to ad7621_instance/div_instance/q1_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y23.YQ       Tcko                  0.676   fpga_spi_instance/FPGA_MAXSATVALUE<13>
                                                       fpga_spi_instance/FPGA_MAXSATVALUE_12
    SLICE_X2Y23.F3       net (fanout=3)        1.232   fpga_spi_instance/FPGA_MAXSATVALUE<12>
    SLICE_X2Y23.X        Tilo                  0.692   fpga_spi_instance/FPGA_MAXSATVALUE<13>
                                                       ad7621_instance/div_instance/busy_cmp_eq000037
    SLICE_X4Y17.G4       net (fanout=1)        0.731   ad7621_instance/div_instance/busy_cmp_eq000037
    SLICE_X4Y17.Y        Tilo                  0.707   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_CMP_Q
                                                       ad7621_instance/div_instance/busy_cmp_eq000039
    SLICE_X4Y17.F3       net (fanout=2)        0.114   ad7621_instance/div_instance/busy_cmp_eq0000
    SLICE_X4Y17.X        Tilo                  0.692   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_CMP_Q
                                                       ad7621_instance/div_instance/q1_not0001
    SLICE_X13Y6.CE       net (fanout=11)       1.672   ad7621_instance/div_instance/q1_not0001
    SLICE_X13Y6.CLK      Tceck                 0.311   ad7621_instance/div_instance/q1<7>
                                                       ad7621_instance/div_instance/q1_7
    -------------------------------------------------  ---------------------------
    Total                                      6.827ns (3.078ns logic, 3.749ns route)
                                                       (45.1% logic, 54.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.483ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fpga_spi_instance/FPGA_MAXSATVALUE_9 (FF)
  Destination:          ad7621_instance/div_instance/q1_7 (FF)
  Requirement:          20.833ns
  Data Path Delay:      6.099ns (Levels of Logic = 3)
  Clock Path Skew:      -0.251ns (0.892 - 1.143)
  Source Clock:         sys_4xclk rising at 20.833ns
  Destination Clock:    sys_2xclk rising at 41.666ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: fpga_spi_instance/FPGA_MAXSATVALUE_9 to ad7621_instance/div_instance/q1_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y27.XQ       Tcko                  0.631   fpga_spi_instance/FPGA_MAXSATVALUE<9>
                                                       fpga_spi_instance/FPGA_MAXSATVALUE_9
    SLICE_X3Y21.F2       net (fanout=3)        0.717   fpga_spi_instance/FPGA_MAXSATVALUE<9>
    SLICE_X3Y21.X        Tilo                  0.643   fpga_spi_instance/FPGA_MAXSATVALUE<7>
                                                       ad7621_instance/div_instance/busy_cmp_eq000039_SW0
    SLICE_X4Y17.G3       net (fanout=1)        0.612   N26
    SLICE_X4Y17.Y        Tilo                  0.707   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_CMP_Q
                                                       ad7621_instance/div_instance/busy_cmp_eq000039
    SLICE_X4Y17.F3       net (fanout=2)        0.114   ad7621_instance/div_instance/busy_cmp_eq0000
    SLICE_X4Y17.X        Tilo                  0.692   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_CMP_Q
                                                       ad7621_instance/div_instance/q1_not0001
    SLICE_X13Y6.CE       net (fanout=11)       1.672   ad7621_instance/div_instance/q1_not0001
    SLICE_X13Y6.CLK      Tceck                 0.311   ad7621_instance/div_instance/q1<7>
                                                       ad7621_instance/div_instance/q1_7
    -------------------------------------------------  ---------------------------
    Total                                      6.099ns (2.984ns logic, 3.115ns route)
                                                       (48.9% logic, 51.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.489ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fpga_spi_instance/FPGA_MAXSATVALUE_14 (FF)
  Destination:          ad7621_instance/div_instance/q1_7 (FF)
  Requirement:          20.833ns
  Data Path Delay:      6.129ns (Levels of Logic = 3)
  Clock Path Skew:      -0.215ns (0.892 - 1.107)
  Source Clock:         sys_4xclk rising at 20.833ns
  Destination Clock:    sys_2xclk rising at 41.666ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: fpga_spi_instance/FPGA_MAXSATVALUE_14 to ad7621_instance/div_instance/q1_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y22.YQ       Tcko                  0.676   fpga_spi_instance/FPGA_MAXSATVALUE<15>
                                                       fpga_spi_instance/FPGA_MAXSATVALUE_14
    SLICE_X2Y23.F1       net (fanout=3)        0.534   fpga_spi_instance/FPGA_MAXSATVALUE<14>
    SLICE_X2Y23.X        Tilo                  0.692   fpga_spi_instance/FPGA_MAXSATVALUE<13>
                                                       ad7621_instance/div_instance/busy_cmp_eq000037
    SLICE_X4Y17.G4       net (fanout=1)        0.731   ad7621_instance/div_instance/busy_cmp_eq000037
    SLICE_X4Y17.Y        Tilo                  0.707   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_CMP_Q
                                                       ad7621_instance/div_instance/busy_cmp_eq000039
    SLICE_X4Y17.F3       net (fanout=2)        0.114   ad7621_instance/div_instance/busy_cmp_eq0000
    SLICE_X4Y17.X        Tilo                  0.692   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_CMP_Q
                                                       ad7621_instance/div_instance/q1_not0001
    SLICE_X13Y6.CE       net (fanout=11)       1.672   ad7621_instance/div_instance/q1_not0001
    SLICE_X13Y6.CLK      Tceck                 0.311   ad7621_instance/div_instance/q1<7>
                                                       ad7621_instance/div_instance/q1_7
    -------------------------------------------------  ---------------------------
    Total                                      6.129ns (3.078ns logic, 3.051ns route)
                                                       (50.2% logic, 49.8% route)

--------------------------------------------------------------------------------

Paths for end point ad7621_instance/div_instance/q1_6 (SLICE_X13Y6.CE), 25 paths
--------------------------------------------------------------------------------
Slack (setup path):     13.791ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fpga_spi_instance/FPGA_MAXSATVALUE_12 (FF)
  Destination:          ad7621_instance/div_instance/q1_6 (FF)
  Requirement:          20.833ns
  Data Path Delay:      6.827ns (Levels of Logic = 3)
  Clock Path Skew:      -0.215ns (0.892 - 1.107)
  Source Clock:         sys_4xclk rising at 20.833ns
  Destination Clock:    sys_2xclk rising at 41.666ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: fpga_spi_instance/FPGA_MAXSATVALUE_12 to ad7621_instance/div_instance/q1_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y23.YQ       Tcko                  0.676   fpga_spi_instance/FPGA_MAXSATVALUE<13>
                                                       fpga_spi_instance/FPGA_MAXSATVALUE_12
    SLICE_X2Y23.F3       net (fanout=3)        1.232   fpga_spi_instance/FPGA_MAXSATVALUE<12>
    SLICE_X2Y23.X        Tilo                  0.692   fpga_spi_instance/FPGA_MAXSATVALUE<13>
                                                       ad7621_instance/div_instance/busy_cmp_eq000037
    SLICE_X4Y17.G4       net (fanout=1)        0.731   ad7621_instance/div_instance/busy_cmp_eq000037
    SLICE_X4Y17.Y        Tilo                  0.707   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_CMP_Q
                                                       ad7621_instance/div_instance/busy_cmp_eq000039
    SLICE_X4Y17.F3       net (fanout=2)        0.114   ad7621_instance/div_instance/busy_cmp_eq0000
    SLICE_X4Y17.X        Tilo                  0.692   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_CMP_Q
                                                       ad7621_instance/div_instance/q1_not0001
    SLICE_X13Y6.CE       net (fanout=11)       1.672   ad7621_instance/div_instance/q1_not0001
    SLICE_X13Y6.CLK      Tceck                 0.311   ad7621_instance/div_instance/q1<7>
                                                       ad7621_instance/div_instance/q1_6
    -------------------------------------------------  ---------------------------
    Total                                      6.827ns (3.078ns logic, 3.749ns route)
                                                       (45.1% logic, 54.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.483ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fpga_spi_instance/FPGA_MAXSATVALUE_9 (FF)
  Destination:          ad7621_instance/div_instance/q1_6 (FF)
  Requirement:          20.833ns
  Data Path Delay:      6.099ns (Levels of Logic = 3)
  Clock Path Skew:      -0.251ns (0.892 - 1.143)
  Source Clock:         sys_4xclk rising at 20.833ns
  Destination Clock:    sys_2xclk rising at 41.666ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: fpga_spi_instance/FPGA_MAXSATVALUE_9 to ad7621_instance/div_instance/q1_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y27.XQ       Tcko                  0.631   fpga_spi_instance/FPGA_MAXSATVALUE<9>
                                                       fpga_spi_instance/FPGA_MAXSATVALUE_9
    SLICE_X3Y21.F2       net (fanout=3)        0.717   fpga_spi_instance/FPGA_MAXSATVALUE<9>
    SLICE_X3Y21.X        Tilo                  0.643   fpga_spi_instance/FPGA_MAXSATVALUE<7>
                                                       ad7621_instance/div_instance/busy_cmp_eq000039_SW0
    SLICE_X4Y17.G3       net (fanout=1)        0.612   N26
    SLICE_X4Y17.Y        Tilo                  0.707   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_CMP_Q
                                                       ad7621_instance/div_instance/busy_cmp_eq000039
    SLICE_X4Y17.F3       net (fanout=2)        0.114   ad7621_instance/div_instance/busy_cmp_eq0000
    SLICE_X4Y17.X        Tilo                  0.692   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_CMP_Q
                                                       ad7621_instance/div_instance/q1_not0001
    SLICE_X13Y6.CE       net (fanout=11)       1.672   ad7621_instance/div_instance/q1_not0001
    SLICE_X13Y6.CLK      Tceck                 0.311   ad7621_instance/div_instance/q1<7>
                                                       ad7621_instance/div_instance/q1_6
    -------------------------------------------------  ---------------------------
    Total                                      6.099ns (2.984ns logic, 3.115ns route)
                                                       (48.9% logic, 51.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.489ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fpga_spi_instance/FPGA_MAXSATVALUE_14 (FF)
  Destination:          ad7621_instance/div_instance/q1_6 (FF)
  Requirement:          20.833ns
  Data Path Delay:      6.129ns (Levels of Logic = 3)
  Clock Path Skew:      -0.215ns (0.892 - 1.107)
  Source Clock:         sys_4xclk rising at 20.833ns
  Destination Clock:    sys_2xclk rising at 41.666ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: fpga_spi_instance/FPGA_MAXSATVALUE_14 to ad7621_instance/div_instance/q1_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y22.YQ       Tcko                  0.676   fpga_spi_instance/FPGA_MAXSATVALUE<15>
                                                       fpga_spi_instance/FPGA_MAXSATVALUE_14
    SLICE_X2Y23.F1       net (fanout=3)        0.534   fpga_spi_instance/FPGA_MAXSATVALUE<14>
    SLICE_X2Y23.X        Tilo                  0.692   fpga_spi_instance/FPGA_MAXSATVALUE<13>
                                                       ad7621_instance/div_instance/busy_cmp_eq000037
    SLICE_X4Y17.G4       net (fanout=1)        0.731   ad7621_instance/div_instance/busy_cmp_eq000037
    SLICE_X4Y17.Y        Tilo                  0.707   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_CMP_Q
                                                       ad7621_instance/div_instance/busy_cmp_eq000039
    SLICE_X4Y17.F3       net (fanout=2)        0.114   ad7621_instance/div_instance/busy_cmp_eq0000
    SLICE_X4Y17.X        Tilo                  0.692   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_CMP_Q
                                                       ad7621_instance/div_instance/q1_not0001
    SLICE_X13Y6.CE       net (fanout=11)       1.672   ad7621_instance/div_instance/q1_not0001
    SLICE_X13Y6.CLK      Tceck                 0.311   ad7621_instance/div_instance/q1<7>
                                                       ad7621_instance/div_instance/q1_6
    -------------------------------------------------  ---------------------------
    Total                                      6.129ns (3.078ns logic, 3.051ns route)
                                                       (50.2% logic, 49.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk_wizard_instance_CLK2X_BUF = PERIOD TIMEGRP
        "clk_wizard_instance_CLK2X_BUF" TS_sys_clk / 2 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[30].I_SRLT_NE_0.DLY9/SRL16E (SLICE_X10Y19.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.773ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_ila_pro_0/U0/I_TQ4.G_TW[0].U_TQ (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[30].I_SRLT_NE_0.DLY9/SRL16E (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.773ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         sys_2xclk rising at 0.000ns
  Destination Clock:    sys_2xclk rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: U_ila_pro_0/U0/I_TQ4.G_TW[0].U_TQ to U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[30].I_SRLT_NE_0.DLY9/SRL16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y19.XQ      Tcko                  0.505   U_ila_pro_0/U0/iTRIG_IN<30>
                                                       U_ila_pro_0/U0/I_TQ4.G_TW[0].U_TQ
    SLICE_X10Y19.BY      net (fanout=2)        0.394   U_ila_pro_0/U0/iTRIG_IN<30>
    SLICE_X10Y19.CLK     Tdh         (-Th)     0.126   U_ila_pro_0/U0/iTRIG_IN<30>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[30].I_SRLT_NE_0.DLY9/SRL16E
    -------------------------------------------------  ---------------------------
    Total                                      0.773ns (0.379ns logic, 0.394ns route)
                                                       (49.0% logic, 51.0% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[6].I_SRLT_NE_0.DLY9/SRL16E (SLICE_X16Y3.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.875ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_ila_pro_0/U0/I_TQ1.G_TW[5].U_TQ (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[6].I_SRLT_NE_0.DLY9/SRL16E (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.930ns (Levels of Logic = 1)
  Clock Path Skew:      0.055ns (0.385 - 0.330)
  Source Clock:         sys_2xclk rising at 0.000ns
  Destination Clock:    sys_2xclk rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: U_ila_pro_0/U0/I_TQ1.G_TW[5].U_TQ to U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[6].I_SRLT_NE_0.DLY9/SRL16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y7.YQ       Tcko                  0.464   U_ila_pro_0/U0/iTRIG_IN<7>
                                                       U_ila_pro_0/U0/I_TQ1.G_TW[5].U_TQ
    SLICE_X16Y3.BY       net (fanout=2)        0.592   U_ila_pro_0/U0/iTRIG_IN<6>
    SLICE_X16Y3.CLK      Tdh         (-Th)     0.126   U_ila_pro_0/U0/I_NO_D.U_ILA/iDATA<7>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[6].I_SRLT_NE_0.DLY9/SRL16E
    -------------------------------------------------  ---------------------------
    Total                                      0.930ns (0.338ns logic, 0.592ns route)
                                                       (36.3% logic, 63.7% route)

--------------------------------------------------------------------------------

Paths for end point fifo_ccd_instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d1_9 (SLICE_X17Y3.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.879ns (requirement - (clock path skew + uncertainty - data path))
  Source:               fifo_ccd_instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_9 (FF)
  Destination:          fifo_ccd_instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d1_9 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.917ns (Levels of Logic = 0)
  Clock Path Skew:      0.038ns (0.385 - 0.347)
  Source Clock:         sys_2xclk rising at 0.000ns
  Destination Clock:    sys_2xclk rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: fifo_ccd_instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_9 to fifo_ccd_instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d1_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y4.YQ       Tcko                  0.464   fifo_ccd_instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count<8>
                                                       fifo_ccd_instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_9
    SLICE_X17Y3.BX       net (fanout=3)        0.364   fifo_ccd_instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count<9>
    SLICE_X17Y3.CLK      Tckdi       (-Th)    -0.089   fifo_ccd_instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d1<9>
                                                       fifo_ccd_instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d1_9
    -------------------------------------------------  ---------------------------
    Total                                      0.917ns (0.553ns logic, 0.364ns route)
                                                       (60.3% logic, 39.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk_wizard_instance_CLK2X_BUF = PERIOD TIMEGRP
        "clk_wizard_instance_CLK2X_BUF" TS_sys_clk / 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 38.462ns (period - (min low pulse limit / (low pulse / period)))
  Period: 41.666ns
  Low pulse: 20.833ns
  Low pulse limit: 1.602ns (Trpw)
  Physical resource: fifo_ccd_instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d1<7>/SR
  Logical resource: fifo_ccd_instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d1_7/SR
  Location pin: SLICE_X20Y3.SR
  Clock network: fifo_ccd_instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg<1>
--------------------------------------------------------------------------------
Slack: 38.462ns (period - (min high pulse limit / (high pulse / period)))
  Period: 41.666ns
  High pulse: 20.833ns
  High pulse limit: 1.602ns (Trpw)
  Physical resource: fifo_ccd_instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d1<7>/SR
  Logical resource: fifo_ccd_instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d1_7/SR
  Location pin: SLICE_X20Y3.SR
  Clock network: fifo_ccd_instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg<1>
--------------------------------------------------------------------------------
Slack: 38.462ns (period - (min low pulse limit / (low pulse / period)))
  Period: 41.666ns
  Low pulse: 20.833ns
  Low pulse limit: 1.602ns (Trpw)
  Physical resource: fifo_ccd_instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d1<7>/SR
  Logical resource: fifo_ccd_instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d1_6/SR
  Location pin: SLICE_X20Y3.SR
  Clock network: fifo_ccd_instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg<1>
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk_wizard_instance_CLKFX_BUF = PERIOD TIMEGRP         
"clk_wizard_instance_CLKFX_BUF" TS_sys_clk / 4 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2268 paths analyzed, 460 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.847ns.
--------------------------------------------------------------------------------

Paths for end point fpga_spi_instance/transmit_data_2 (SLICE_X4Y26.F1), 14 paths
--------------------------------------------------------------------------------
Slack (setup path):     12.986ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fpga_spi_instance/fpga_addr_3 (FF)
  Destination:          fpga_spi_instance/transmit_data_2 (FF)
  Requirement:          20.833ns
  Data Path Delay:      7.770ns (Levels of Logic = 4)
  Clock Path Skew:      -0.077ns (0.299 - 0.376)
  Source Clock:         sys_4xclk rising at 0.000ns
  Destination Clock:    sys_4xclk rising at 20.833ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: fpga_spi_instance/fpga_addr_3 to fpga_spi_instance/transmit_data_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y27.XQ       Tcko                  0.631   fpga_spi_instance/fpga_addr<3>
                                                       fpga_spi_instance/fpga_addr_3
    SLICE_X7Y24.G4       net (fanout=6)        1.469   fpga_spi_instance/fpga_addr<3>
    SLICE_X7Y24.Y        Tilo                  0.648   fpga_spi_instance/N25
                                                       fpga_spi_instance/transmit_data_mux0000<0>211
    SLICE_X9Y22.G3       net (fanout=2)        0.970   fpga_spi_instance/N52
    SLICE_X9Y22.Y        Tilo                  0.648   fpga_spi_instance/transmit_data_mux0000<1>16
                                                       fpga_spi_instance/transmit_data_mux0000<0>21
    SLICE_X4Y26.G3       net (fanout=15)       1.445   fpga_spi_instance/N19
    SLICE_X4Y26.Y        Tilo                  0.707   fpga_spi_instance/transmit_data<2>
                                                       fpga_spi_instance/transmit_data_mux0000<14>4
    SLICE_X4Y26.F1       net (fanout=1)        0.450   fpga_spi_instance/transmit_data_mux0000<14>4/O
    SLICE_X4Y26.CLK      Tfck                  0.802   fpga_spi_instance/transmit_data<2>
                                                       fpga_spi_instance/transmit_data_mux0000<14>47
                                                       fpga_spi_instance/transmit_data_2
    -------------------------------------------------  ---------------------------
    Total                                      7.770ns (3.436ns logic, 4.334ns route)
                                                       (44.2% logic, 55.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.636ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fpga_spi_instance/fpga_addr_4 (FF)
  Destination:          fpga_spi_instance/transmit_data_2 (FF)
  Requirement:          20.833ns
  Data Path Delay:      7.108ns (Levels of Logic = 3)
  Clock Path Skew:      -0.089ns (0.299 - 0.388)
  Source Clock:         sys_4xclk rising at 0.000ns
  Destination Clock:    sys_4xclk rising at 20.833ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: fpga_spi_instance/fpga_addr_4 to fpga_spi_instance/transmit_data_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y29.YQ       Tcko                  0.676   fpga_spi_instance/fpga_addr<5>
                                                       fpga_spi_instance/fpga_addr_4
    SLICE_X9Y22.G4       net (fanout=25)       2.380   fpga_spi_instance/fpga_addr<4>
    SLICE_X9Y22.Y        Tilo                  0.648   fpga_spi_instance/transmit_data_mux0000<1>16
                                                       fpga_spi_instance/transmit_data_mux0000<0>21
    SLICE_X4Y26.G3       net (fanout=15)       1.445   fpga_spi_instance/N19
    SLICE_X4Y26.Y        Tilo                  0.707   fpga_spi_instance/transmit_data<2>
                                                       fpga_spi_instance/transmit_data_mux0000<14>4
    SLICE_X4Y26.F1       net (fanout=1)        0.450   fpga_spi_instance/transmit_data_mux0000<14>4/O
    SLICE_X4Y26.CLK      Tfck                  0.802   fpga_spi_instance/transmit_data<2>
                                                       fpga_spi_instance/transmit_data_mux0000<14>47
                                                       fpga_spi_instance/transmit_data_2
    -------------------------------------------------  ---------------------------
    Total                                      7.108ns (2.833ns logic, 4.275ns route)
                                                       (39.9% logic, 60.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.668ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fpga_spi_instance/fpga_addr_7 (FF)
  Destination:          fpga_spi_instance/transmit_data_2 (FF)
  Requirement:          20.833ns
  Data Path Delay:      7.107ns (Levels of Logic = 4)
  Clock Path Skew:      -0.058ns (0.299 - 0.357)
  Source Clock:         sys_4xclk rising at 0.000ns
  Destination Clock:    sys_4xclk rising at 20.833ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: fpga_spi_instance/fpga_addr_7 to fpga_spi_instance/transmit_data_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y24.XQ       Tcko                  0.631   fpga_spi_instance/fpga_addr<7>
                                                       fpga_spi_instance/fpga_addr_7
    SLICE_X7Y24.G1       net (fanout=5)        0.806   fpga_spi_instance/fpga_addr<7>
    SLICE_X7Y24.Y        Tilo                  0.648   fpga_spi_instance/N25
                                                       fpga_spi_instance/transmit_data_mux0000<0>211
    SLICE_X9Y22.G3       net (fanout=2)        0.970   fpga_spi_instance/N52
    SLICE_X9Y22.Y        Tilo                  0.648   fpga_spi_instance/transmit_data_mux0000<1>16
                                                       fpga_spi_instance/transmit_data_mux0000<0>21
    SLICE_X4Y26.G3       net (fanout=15)       1.445   fpga_spi_instance/N19
    SLICE_X4Y26.Y        Tilo                  0.707   fpga_spi_instance/transmit_data<2>
                                                       fpga_spi_instance/transmit_data_mux0000<14>4
    SLICE_X4Y26.F1       net (fanout=1)        0.450   fpga_spi_instance/transmit_data_mux0000<14>4/O
    SLICE_X4Y26.CLK      Tfck                  0.802   fpga_spi_instance/transmit_data<2>
                                                       fpga_spi_instance/transmit_data_mux0000<14>47
                                                       fpga_spi_instance/transmit_data_2
    -------------------------------------------------  ---------------------------
    Total                                      7.107ns (3.436ns logic, 3.671ns route)
                                                       (48.3% logic, 51.7% route)

--------------------------------------------------------------------------------

Paths for end point fpga_spi_instance/transmit_data_12 (SLICE_X8Y18.F4), 14 paths
--------------------------------------------------------------------------------
Slack (setup path):     13.083ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fpga_spi_instance/fpga_addr_3 (FF)
  Destination:          fpga_spi_instance/transmit_data_12 (FF)
  Requirement:          20.833ns
  Data Path Delay:      7.602ns (Levels of Logic = 4)
  Clock Path Skew:      -0.148ns (0.228 - 0.376)
  Source Clock:         sys_4xclk rising at 0.000ns
  Destination Clock:    sys_4xclk rising at 20.833ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: fpga_spi_instance/fpga_addr_3 to fpga_spi_instance/transmit_data_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y27.XQ       Tcko                  0.631   fpga_spi_instance/fpga_addr<3>
                                                       fpga_spi_instance/fpga_addr_3
    SLICE_X7Y24.G4       net (fanout=6)        1.469   fpga_spi_instance/fpga_addr<3>
    SLICE_X7Y24.Y        Tilo                  0.648   fpga_spi_instance/N25
                                                       fpga_spi_instance/transmit_data_mux0000<0>211
    SLICE_X7Y24.F2       net (fanout=2)        0.390   fpga_spi_instance/N52
    SLICE_X7Y24.X        Tilo                  0.643   fpga_spi_instance/N25
                                                       fpga_spi_instance/transmit_data_mux0000<0>31
    SLICE_X8Y18.G2       net (fanout=15)       2.252   fpga_spi_instance/N25
    SLICE_X8Y18.Y        Tilo                  0.707   fpga_spi_instance/transmit_data<12>
                                                       fpga_spi_instance/transmit_data_mux0000<4>4
    SLICE_X8Y18.F4       net (fanout=1)        0.060   fpga_spi_instance/transmit_data_mux0000<4>4/O
    SLICE_X8Y18.CLK      Tfck                  0.802   fpga_spi_instance/transmit_data<12>
                                                       fpga_spi_instance/transmit_data_mux0000<4>47
                                                       fpga_spi_instance/transmit_data_12
    -------------------------------------------------  ---------------------------
    Total                                      7.602ns (3.431ns logic, 4.171ns route)
                                                       (45.1% logic, 54.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.513ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fpga_spi_instance/fpga_addr_5 (FF)
  Destination:          fpga_spi_instance/transmit_data_12 (FF)
  Requirement:          20.833ns
  Data Path Delay:      7.160ns (Levels of Logic = 3)
  Clock Path Skew:      -0.160ns (0.228 - 0.388)
  Source Clock:         sys_4xclk rising at 0.000ns
  Destination Clock:    sys_4xclk rising at 20.833ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: fpga_spi_instance/fpga_addr_5 to fpga_spi_instance/transmit_data_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y29.XQ       Tcko                  0.631   fpga_spi_instance/fpga_addr<5>
                                                       fpga_spi_instance/fpga_addr_5
    SLICE_X7Y24.F4       net (fanout=22)       2.065   fpga_spi_instance/fpga_addr<5>
    SLICE_X7Y24.X        Tilo                  0.643   fpga_spi_instance/N25
                                                       fpga_spi_instance/transmit_data_mux0000<0>31
    SLICE_X8Y18.G2       net (fanout=15)       2.252   fpga_spi_instance/N25
    SLICE_X8Y18.Y        Tilo                  0.707   fpga_spi_instance/transmit_data<12>
                                                       fpga_spi_instance/transmit_data_mux0000<4>4
    SLICE_X8Y18.F4       net (fanout=1)        0.060   fpga_spi_instance/transmit_data_mux0000<4>4/O
    SLICE_X8Y18.CLK      Tfck                  0.802   fpga_spi_instance/transmit_data<12>
                                                       fpga_spi_instance/transmit_data_mux0000<4>47
                                                       fpga_spi_instance/transmit_data_12
    -------------------------------------------------  ---------------------------
    Total                                      7.160ns (2.783ns logic, 4.377ns route)
                                                       (38.9% logic, 61.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.689ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fpga_spi_instance/fpga_addr_3 (FF)
  Destination:          fpga_spi_instance/transmit_data_12 (FF)
  Requirement:          20.833ns
  Data Path Delay:      6.996ns (Levels of Logic = 4)
  Clock Path Skew:      -0.148ns (0.228 - 0.376)
  Source Clock:         sys_4xclk rising at 0.000ns
  Destination Clock:    sys_4xclk rising at 20.833ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: fpga_spi_instance/fpga_addr_3 to fpga_spi_instance/transmit_data_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y27.XQ       Tcko                  0.631   fpga_spi_instance/fpga_addr<3>
                                                       fpga_spi_instance/fpga_addr_3
    SLICE_X7Y24.G4       net (fanout=6)        1.469   fpga_spi_instance/fpga_addr<3>
    SLICE_X7Y24.Y        Tilo                  0.648   fpga_spi_instance/N25
                                                       fpga_spi_instance/transmit_data_mux0000<0>211
    SLICE_X9Y22.G3       net (fanout=2)        0.970   fpga_spi_instance/N52
    SLICE_X9Y22.Y        Tilo                  0.648   fpga_spi_instance/transmit_data_mux0000<1>16
                                                       fpga_spi_instance/transmit_data_mux0000<0>21
    SLICE_X8Y18.G3       net (fanout=15)       1.061   fpga_spi_instance/N19
    SLICE_X8Y18.Y        Tilo                  0.707   fpga_spi_instance/transmit_data<12>
                                                       fpga_spi_instance/transmit_data_mux0000<4>4
    SLICE_X8Y18.F4       net (fanout=1)        0.060   fpga_spi_instance/transmit_data_mux0000<4>4/O
    SLICE_X8Y18.CLK      Tfck                  0.802   fpga_spi_instance/transmit_data<12>
                                                       fpga_spi_instance/transmit_data_mux0000<4>47
                                                       fpga_spi_instance/transmit_data_12
    -------------------------------------------------  ---------------------------
    Total                                      6.996ns (3.436ns logic, 3.560ns route)
                                                       (49.1% logic, 50.9% route)

--------------------------------------------------------------------------------

Paths for end point fpga_spi_instance/transmit_data_16 (SLICE_X11Y22.F4), 14 paths
--------------------------------------------------------------------------------
Slack (setup path):     13.181ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fpga_spi_instance/fpga_addr_3 (FF)
  Destination:          fpga_spi_instance/transmit_data_16 (FF)
  Requirement:          20.833ns
  Data Path Delay:      7.503ns (Levels of Logic = 4)
  Clock Path Skew:      -0.149ns (0.227 - 0.376)
  Source Clock:         sys_4xclk rising at 0.000ns
  Destination Clock:    sys_4xclk rising at 20.833ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: fpga_spi_instance/fpga_addr_3 to fpga_spi_instance/transmit_data_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y27.XQ       Tcko                  0.631   fpga_spi_instance/fpga_addr<3>
                                                       fpga_spi_instance/fpga_addr_3
    SLICE_X7Y24.G4       net (fanout=6)        1.469   fpga_spi_instance/fpga_addr<3>
    SLICE_X7Y24.Y        Tilo                  0.648   fpga_spi_instance/N25
                                                       fpga_spi_instance/transmit_data_mux0000<0>211
    SLICE_X7Y24.F2       net (fanout=2)        0.390   fpga_spi_instance/N52
    SLICE_X7Y24.X        Tilo                  0.643   fpga_spi_instance/N25
                                                       fpga_spi_instance/transmit_data_mux0000<0>31
    SLICE_X11Y22.G3      net (fanout=15)       2.013   fpga_spi_instance/N25
    SLICE_X11Y22.Y       Tilo                  0.648   fpga_spi_instance/transmit_data<16>
                                                       fpga_spi_instance/transmit_data_mux0000<0>4
    SLICE_X11Y22.F4      net (fanout=1)        0.339   fpga_spi_instance/transmit_data_mux0000<0>4/O
    SLICE_X11Y22.CLK     Tfck                  0.722   fpga_spi_instance/transmit_data<16>
                                                       fpga_spi_instance/transmit_data_mux0000<0>47
                                                       fpga_spi_instance/transmit_data_16
    -------------------------------------------------  ---------------------------
    Total                                      7.503ns (3.292ns logic, 4.211ns route)
                                                       (43.9% logic, 56.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.611ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fpga_spi_instance/fpga_addr_5 (FF)
  Destination:          fpga_spi_instance/transmit_data_16 (FF)
  Requirement:          20.833ns
  Data Path Delay:      7.061ns (Levels of Logic = 3)
  Clock Path Skew:      -0.161ns (0.227 - 0.388)
  Source Clock:         sys_4xclk rising at 0.000ns
  Destination Clock:    sys_4xclk rising at 20.833ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: fpga_spi_instance/fpga_addr_5 to fpga_spi_instance/transmit_data_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y29.XQ       Tcko                  0.631   fpga_spi_instance/fpga_addr<5>
                                                       fpga_spi_instance/fpga_addr_5
    SLICE_X7Y24.F4       net (fanout=22)       2.065   fpga_spi_instance/fpga_addr<5>
    SLICE_X7Y24.X        Tilo                  0.643   fpga_spi_instance/N25
                                                       fpga_spi_instance/transmit_data_mux0000<0>31
    SLICE_X11Y22.G3      net (fanout=15)       2.013   fpga_spi_instance/N25
    SLICE_X11Y22.Y       Tilo                  0.648   fpga_spi_instance/transmit_data<16>
                                                       fpga_spi_instance/transmit_data_mux0000<0>4
    SLICE_X11Y22.F4      net (fanout=1)        0.339   fpga_spi_instance/transmit_data_mux0000<0>4/O
    SLICE_X11Y22.CLK     Tfck                  0.722   fpga_spi_instance/transmit_data<16>
                                                       fpga_spi_instance/transmit_data_mux0000<0>47
                                                       fpga_spi_instance/transmit_data_16
    -------------------------------------------------  ---------------------------
    Total                                      7.061ns (2.644ns logic, 4.417ns route)
                                                       (37.4% logic, 62.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.863ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fpga_spi_instance/fpga_addr_7 (FF)
  Destination:          fpga_spi_instance/transmit_data_16 (FF)
  Requirement:          20.833ns
  Data Path Delay:      6.840ns (Levels of Logic = 4)
  Clock Path Skew:      -0.130ns (0.227 - 0.357)
  Source Clock:         sys_4xclk rising at 0.000ns
  Destination Clock:    sys_4xclk rising at 20.833ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: fpga_spi_instance/fpga_addr_7 to fpga_spi_instance/transmit_data_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y24.XQ       Tcko                  0.631   fpga_spi_instance/fpga_addr<7>
                                                       fpga_spi_instance/fpga_addr_7
    SLICE_X7Y24.G1       net (fanout=5)        0.806   fpga_spi_instance/fpga_addr<7>
    SLICE_X7Y24.Y        Tilo                  0.648   fpga_spi_instance/N25
                                                       fpga_spi_instance/transmit_data_mux0000<0>211
    SLICE_X7Y24.F2       net (fanout=2)        0.390   fpga_spi_instance/N52
    SLICE_X7Y24.X        Tilo                  0.643   fpga_spi_instance/N25
                                                       fpga_spi_instance/transmit_data_mux0000<0>31
    SLICE_X11Y22.G3      net (fanout=15)       2.013   fpga_spi_instance/N25
    SLICE_X11Y22.Y       Tilo                  0.648   fpga_spi_instance/transmit_data<16>
                                                       fpga_spi_instance/transmit_data_mux0000<0>4
    SLICE_X11Y22.F4      net (fanout=1)        0.339   fpga_spi_instance/transmit_data_mux0000<0>4/O
    SLICE_X11Y22.CLK     Tfck                  0.722   fpga_spi_instance/transmit_data<16>
                                                       fpga_spi_instance/transmit_data_mux0000<0>47
                                                       fpga_spi_instance/transmit_data_16
    -------------------------------------------------  ---------------------------
    Total                                      6.840ns (3.292ns logic, 3.548ns route)
                                                       (48.1% logic, 51.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk_wizard_instance_CLKFX_BUF = PERIOD TIMEGRP
        "clk_wizard_instance_CLKFX_BUF" TS_sys_clk / 4 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point fpga_spi_instance/FPGA_LAMPENABLE_15 (SLICE_X5Y25.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.923ns (requirement - (clock path skew + uncertainty - data path))
  Source:               fpga_spi_instance/receive_data_15 (FF)
  Destination:          fpga_spi_instance/FPGA_LAMPENABLE_15 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.943ns (Levels of Logic = 0)
  Clock Path Skew:      0.020ns (0.339 - 0.319)
  Source Clock:         sys_4xclk rising at 20.833ns
  Destination Clock:    sys_4xclk rising at 20.833ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: fpga_spi_instance/receive_data_15 to fpga_spi_instance/FPGA_LAMPENABLE_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y26.XQ       Tcko                  0.473   fpga_spi_instance/receive_data<15>
                                                       fpga_spi_instance/receive_data_15
    SLICE_X5Y25.BX       net (fanout=9)        0.381   fpga_spi_instance/receive_data<15>
    SLICE_X5Y25.CLK      Tckdi       (-Th)    -0.089   fpga_spi_instance/FPGA_LAMPENABLE<15>
                                                       fpga_spi_instance/FPGA_LAMPENABLE_15
    -------------------------------------------------  ---------------------------
    Total                                      0.943ns (0.562ns logic, 0.381ns route)
                                                       (59.6% logic, 40.4% route)

--------------------------------------------------------------------------------

Paths for end point fpga_spi_instance/FPGA_INTCLOCK_13 (SLICE_X17Y23.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.959ns (requirement - (clock path skew + uncertainty - data path))
  Source:               fpga_spi_instance/receive_data_13 (FF)
  Destination:          fpga_spi_instance/FPGA_INTCLOCK_13 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.970ns (Levels of Logic = 0)
  Clock Path Skew:      0.011ns (0.065 - 0.054)
  Source Clock:         sys_4xclk rising at 20.833ns
  Destination Clock:    sys_4xclk rising at 20.833ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: fpga_spi_instance/receive_data_13 to fpga_spi_instance/FPGA_INTCLOCK_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y22.XQ      Tcko                  0.505   fpga_spi_instance/receive_data<13>
                                                       fpga_spi_instance/receive_data_13
    SLICE_X17Y23.BX      net (fanout=9)        0.376   fpga_spi_instance/receive_data<13>
    SLICE_X17Y23.CLK     Tckdi       (-Th)    -0.089   fpga_spi_instance/FPGA_INTCLOCK<13>
                                                       fpga_spi_instance/FPGA_INTCLOCK_13
    -------------------------------------------------  ---------------------------
    Total                                      0.970ns (0.594ns logic, 0.376ns route)
                                                       (61.2% logic, 38.8% route)

--------------------------------------------------------------------------------

Paths for end point fpga_spi_instance/FPGA_COUNTBASE_5 (SLICE_X17Y27.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.977ns (requirement - (clock path skew + uncertainty - data path))
  Source:               fpga_spi_instance/receive_data_5 (FF)
  Destination:          fpga_spi_instance/FPGA_COUNTBASE_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.046ns (Levels of Logic = 0)
  Clock Path Skew:      0.069ns (0.349 - 0.280)
  Source Clock:         sys_4xclk rising at 20.833ns
  Destination Clock:    sys_4xclk rising at 20.833ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: fpga_spi_instance/receive_data_5 to fpga_spi_instance/FPGA_COUNTBASE_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y29.XQ      Tcko                  0.505   fpga_spi_instance/receive_data<5>
                                                       fpga_spi_instance/receive_data_5
    SLICE_X17Y27.BX      net (fanout=12)       0.452   fpga_spi_instance/receive_data<5>
    SLICE_X17Y27.CLK     Tckdi       (-Th)    -0.089   fpga_spi_instance/FPGA_COUNTBASE<5>
                                                       fpga_spi_instance/FPGA_COUNTBASE_5
    -------------------------------------------------  ---------------------------
    Total                                      1.046ns (0.594ns logic, 0.452ns route)
                                                       (56.8% logic, 43.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk_wizard_instance_CLKFX_BUF = PERIOD TIMEGRP
        "clk_wizard_instance_CLKFX_BUF" TS_sys_clk / 4 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 18.819ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.833ns
  Low pulse: 10.416ns
  Low pulse limit: 1.007ns (Twpl)
  Physical resource: fpga_spi_instance/fpga_cs_rise_edge_instance/d_i_ff3/CLK
  Logical resource: fpga_spi_instance/fpga_cs_rise_edge_instance/Mshreg_d_i_ff2/SRL16E/WS
  Location pin: SLICE_X2Y25.CLK
  Clock network: sys_4xclk
--------------------------------------------------------------------------------
Slack: 18.819ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.833ns
  High pulse: 10.416ns
  High pulse limit: 1.007ns (Twph)
  Physical resource: fpga_spi_instance/fpga_cs_rise_edge_instance/d_i_ff3/CLK
  Logical resource: fpga_spi_instance/fpga_cs_rise_edge_instance/Mshreg_d_i_ff2/SRL16E/WS
  Location pin: SLICE_X2Y25.CLK
  Clock network: sys_4xclk
--------------------------------------------------------------------------------
Slack: 18.819ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.833ns
  Low pulse: 10.416ns
  Low pulse limit: 1.007ns (Twpl)
  Physical resource: fpga_spi_instance/fpga_clk_rise_edge_instance/d_i_ff3/CLK
  Logical resource: fpga_spi_instance/fpga_clk_rise_edge_instance/Mshreg_d_i_ff2/SRL16E/WS
  Location pin: SLICE_X2Y26.CLK
  Clock network: sys_4xclk
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_sys_clk
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk                     |     83.333ns|     20.000ns|     31.388ns|            0|            0|            0|        11784|
| TS_clk_wizard_instance_CLK2X_B|     41.666ns|     15.054ns|          N/A|            0|            0|         9516|            0|
| UF                            |             |             |             |             |             |             |             |
| TS_clk_wizard_instance_CLKFX_B|     20.833ns|      7.847ns|          N/A|            0|            0|         2268|            0|
| UF                            |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock sys_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sys_clk        |   12.438|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 11799 paths, 0 nets, and 3646 connections

Design statistics:
   Minimum period:  20.000ns{1}   (Maximum frequency:  50.000MHz)
   Maximum path delay from/to any node:   1.550ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Sep 15 04:56:33 2022 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 388 MB



