
Day16_3.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000003c4  08000188  08000188  00001188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  0800054c  0800054c  00002004  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .ARM.extab    00000000  0800054c  0800054c  00002004  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  0800054c  0800054c  00002004  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  0800054c  0800054c  00002004  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800054c  0800054c  0000154c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08000550  08000550  00001550  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000004  20000000  08000554  00002000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00002004  2**0
                  CONTENTS
 10 .bss          00000020  20000004  20000004  00002004  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  20000024  20000024  00002004  2**0
                  ALLOC
 12 .ARM.attributes 0000002a  00000000  00000000  00002004  2**0
                  CONTENTS, READONLY
 13 .debug_info   000014c1  00000000  00000000  0000202e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000004bf  00000000  00000000  000034ef  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000000d8  00000000  00000000  000039b0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 0000008b  00000000  00000000  00003a88  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00018faa  00000000  00000000  00003b13  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000139a  00000000  00000000  0001cabd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0008bdf7  00000000  00000000  0001de57  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  000a9c4e  2**0
                  CONTENTS, READONLY
 21 .debug_frame  000001ac  00000000  00000000  000a9c94  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_loclists 00000025  00000000  00000000  000a9e40  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 23 .debug_line_str 00000049  00000000  00000000  000a9e65  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	@ (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	@ (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	@ (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000004 	.word	0x20000004
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08000534 	.word	0x08000534

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	@ (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	@ (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	@ (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000008 	.word	0x20000008
 80001c4:	08000534 	.word	0x08000534

080001c8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80001c8:	b480      	push	{r7}
 80001ca:	b083      	sub	sp, #12
 80001cc:	af00      	add	r7, sp, #0
 80001ce:	4603      	mov	r3, r0
 80001d0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80001d2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80001d6:	2b00      	cmp	r3, #0
 80001d8:	db0b      	blt.n	80001f2 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80001da:	79fb      	ldrb	r3, [r7, #7]
 80001dc:	f003 021f 	and.w	r2, r3, #31
 80001e0:	4906      	ldr	r1, [pc, #24]	@ (80001fc <__NVIC_EnableIRQ+0x34>)
 80001e2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80001e6:	095b      	lsrs	r3, r3, #5
 80001e8:	2001      	movs	r0, #1
 80001ea:	fa00 f202 	lsl.w	r2, r0, r2
 80001ee:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80001f2:	bf00      	nop
 80001f4:	370c      	adds	r7, #12
 80001f6:	46bd      	mov	sp, r7
 80001f8:	bc80      	pop	{r7}
 80001fa:	4770      	bx	lr
 80001fc:	e000e100 	.word	0xe000e100

08000200 <extint_init>:
#include "stm32f4xx.h"

volatile int ext_flag = 0;

void extint_init(void)
{
 8000200:	b580      	push	{r7, lr}
 8000202:	af00      	add	r7, sp, #0
	//1. Enable clock for GPIOA
	RCC->AHB1ENR |= BV(0);
 8000204:	4b14      	ldr	r3, [pc, #80]	@ (8000258 <extint_init+0x58>)
 8000206:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000208:	4a13      	ldr	r2, [pc, #76]	@ (8000258 <extint_init+0x58>)
 800020a:	f043 0301 	orr.w	r3, r3, #1
 800020e:	6313      	str	r3, [r2, #48]	@ 0x30

	//2. Configure GPIOA0 as input
	GPIOA->MODER &= ~(BV(0) | BV(1));
 8000210:	4b12      	ldr	r3, [pc, #72]	@ (800025c <extint_init+0x5c>)
 8000212:	681b      	ldr	r3, [r3, #0]
 8000214:	4a11      	ldr	r2, [pc, #68]	@ (800025c <extint_init+0x5c>)
 8000216:	f023 0303 	bic.w	r3, r3, #3
 800021a:	6013      	str	r3, [r2, #0]
	GPIOA->PUPDR &= ~(BV(0) | BV(1));
 800021c:	4b0f      	ldr	r3, [pc, #60]	@ (800025c <extint_init+0x5c>)
 800021e:	68db      	ldr	r3, [r3, #12]
 8000220:	4a0e      	ldr	r2, [pc, #56]	@ (800025c <extint_init+0x5c>)
 8000222:	f023 0303 	bic.w	r3, r3, #3
 8000226:	60d3      	str	r3, [r2, #12]

	//3. Configure external interrupt EXTI0 into system configuration (stm)
	SYSCFG->EXTICR[0] &= ~(BV(0) | BV(1) | BV(2) | BV(3));
 8000228:	4b0d      	ldr	r3, [pc, #52]	@ (8000260 <extint_init+0x60>)
 800022a:	689b      	ldr	r3, [r3, #8]
 800022c:	4a0c      	ldr	r2, [pc, #48]	@ (8000260 <extint_init+0x60>)
 800022e:	f023 030f 	bic.w	r3, r3, #15
 8000232:	6093      	str	r3, [r2, #8]

	//4. Configure external interrupt EXTI0 into external circuit
	EXTI->IMR |= BV(0);
 8000234:	4b0b      	ldr	r3, [pc, #44]	@ (8000264 <extint_init+0x64>)
 8000236:	681b      	ldr	r3, [r3, #0]
 8000238:	4a0a      	ldr	r2, [pc, #40]	@ (8000264 <extint_init+0x64>)
 800023a:	f043 0301 	orr.w	r3, r3, #1
 800023e:	6013      	str	r3, [r2, #0]
	EXTI->RTSR |= BV(0);
 8000240:	4b08      	ldr	r3, [pc, #32]	@ (8000264 <extint_init+0x64>)
 8000242:	689b      	ldr	r3, [r3, #8]
 8000244:	4a07      	ldr	r2, [pc, #28]	@ (8000264 <extint_init+0x64>)
 8000246:	f043 0301 	orr.w	r3, r3, #1
 800024a:	6093      	str	r3, [r2, #8]

	//5. Configure external interrupt EXTI0 into NVIC
	NVIC_EnableIRQ(EXTI0_IRQn);
 800024c:	2006      	movs	r0, #6
 800024e:	f7ff ffbb 	bl	80001c8 <__NVIC_EnableIRQ>
}
 8000252:	bf00      	nop
 8000254:	bd80      	pop	{r7, pc}
 8000256:	bf00      	nop
 8000258:	40023800 	.word	0x40023800
 800025c:	40020000 	.word	0x40020000
 8000260:	40013800 	.word	0x40013800
 8000264:	40013c00 	.word	0x40013c00

08000268 <EXTI0_IRQHandler>:

void EXTI0_IRQHandler(void)
{
 8000268:	b480      	push	{r7}
 800026a:	af00      	add	r7, sp, #0
	//1. clear pending bit of EXTI0 in PR
	EXTI->PR |= BV(0);
 800026c:	4b06      	ldr	r3, [pc, #24]	@ (8000288 <EXTI0_IRQHandler+0x20>)
 800026e:	695b      	ldr	r3, [r3, #20]
 8000270:	4a05      	ldr	r2, [pc, #20]	@ (8000288 <EXTI0_IRQHandler+0x20>)
 8000272:	f043 0301 	orr.w	r3, r3, #1
 8000276:	6153      	str	r3, [r2, #20]
	//2. take action
	ext_flag = 1;
 8000278:	4b04      	ldr	r3, [pc, #16]	@ (800028c <EXTI0_IRQHandler+0x24>)
 800027a:	2201      	movs	r2, #1
 800027c:	601a      	str	r2, [r3, #0]

}
 800027e:	bf00      	nop
 8000280:	46bd      	mov	sp, r7
 8000282:	bc80      	pop	{r7}
 8000284:	4770      	bx	lr
 8000286:	bf00      	nop
 8000288:	40013c00 	.word	0x40013c00
 800028c:	20000020 	.word	0x20000020

08000290 <DelayMs>:

void SwDelayMs(uint32_t ms);

uint32_t DWT_Init(void);

static inline void DelayMs(volatile uint32_t ms) {
 8000290:	b480      	push	{r7}
 8000292:	b085      	sub	sp, #20
 8000294:	af00      	add	r7, sp, #0
 8000296:	6078      	str	r0, [r7, #4]
	uint32_t init_ticks = DWT->CYCCNT;
 8000298:	4b0e      	ldr	r3, [pc, #56]	@ (80002d4 <DelayMs+0x44>)
 800029a:	685b      	ldr	r3, [r3, #4]
 800029c:	60fb      	str	r3, [r7, #12]
	uint32_t ticks = (SystemCoreClock / 1000);
 800029e:	4b0e      	ldr	r3, [pc, #56]	@ (80002d8 <DelayMs+0x48>)
 80002a0:	681b      	ldr	r3, [r3, #0]
 80002a2:	4a0e      	ldr	r2, [pc, #56]	@ (80002dc <DelayMs+0x4c>)
 80002a4:	fba2 2303 	umull	r2, r3, r2, r3
 80002a8:	099b      	lsrs	r3, r3, #6
 80002aa:	60bb      	str	r3, [r7, #8]
	ms *= ticks;
 80002ac:	687b      	ldr	r3, [r7, #4]
 80002ae:	68ba      	ldr	r2, [r7, #8]
 80002b0:	fb02 f303 	mul.w	r3, r2, r3
 80002b4:	607b      	str	r3, [r7, #4]
	while ((DWT->CYCCNT - init_ticks) < ms);
 80002b6:	bf00      	nop
 80002b8:	4b06      	ldr	r3, [pc, #24]	@ (80002d4 <DelayMs+0x44>)
 80002ba:	685a      	ldr	r2, [r3, #4]
 80002bc:	68fb      	ldr	r3, [r7, #12]
 80002be:	1ad2      	subs	r2, r2, r3
 80002c0:	687b      	ldr	r3, [r7, #4]
 80002c2:	429a      	cmp	r2, r3
 80002c4:	d3f8      	bcc.n	80002b8 <DelayMs+0x28>
}
 80002c6:	bf00      	nop
 80002c8:	bf00      	nop
 80002ca:	3714      	adds	r7, #20
 80002cc:	46bd      	mov	sp, r7
 80002ce:	bc80      	pop	{r7}
 80002d0:	4770      	bx	lr
 80002d2:	bf00      	nop
 80002d4:	e0001000 	.word	0xe0001000
 80002d8:	20000000 	.word	0x20000000
 80002dc:	10624dd3 	.word	0x10624dd3

080002e0 <main>:

#if !defined(__SOFT_FP__) && defined(__ARM_FP)
  #warning "FPU is not initialized, but the project is compiling for an FPU. Please initialize the FPU before use."
#endif
volatile extern int ext_flag;
int main(void) {
 80002e0:	b580      	push	{r7, lr}
 80002e2:	b082      	sub	sp, #8
 80002e4:	af00      	add	r7, sp, #0
	int duty=0;
 80002e6:	2300      	movs	r3, #0
 80002e8:	607b      	str	r3, [r7, #4]
	int count = 0;
 80002ea:	2300      	movs	r3, #0
 80002ec:	603b      	str	r3, [r7, #0]
	TimerPwmInit();
 80002ee:	f000 f863 	bl	80003b8 <TimerPwmInit>
	extint_init();
 80002f2:	f7ff ff85 	bl	8000200 <extint_init>
	while(1) {
		if(ext_flag)
 80002f6:	4b13      	ldr	r3, [pc, #76]	@ (8000344 <main+0x64>)
 80002f8:	681b      	ldr	r3, [r3, #0]
 80002fa:	2b00      	cmp	r3, #0
 80002fc:	d0fb      	beq.n	80002f6 <main+0x16>
		{
			count++;
 80002fe:	683b      	ldr	r3, [r7, #0]
 8000300:	3301      	adds	r3, #1
 8000302:	603b      	str	r3, [r7, #0]
			if(count <= 10)
 8000304:	683b      	ldr	r3, [r7, #0]
 8000306:	2b0a      	cmp	r3, #10
 8000308:	dc09      	bgt.n	800031e <main+0x3e>
			{
				duty += 10;
 800030a:	687b      	ldr	r3, [r7, #4]
 800030c:	330a      	adds	r3, #10
 800030e:	607b      	str	r3, [r7, #4]
				TIM1->CCR1 = duty;
 8000310:	4a0d      	ldr	r2, [pc, #52]	@ (8000348 <main+0x68>)
 8000312:	687b      	ldr	r3, [r7, #4]
 8000314:	6353      	str	r3, [r2, #52]	@ 0x34
				DelayMs(40);
 8000316:	2028      	movs	r0, #40	@ 0x28
 8000318:	f7ff ffba 	bl	8000290 <DelayMs>
 800031c:	e00d      	b.n	800033a <main+0x5a>
			}
			else
			{
				duty -= 10;
 800031e:	687b      	ldr	r3, [r7, #4]
 8000320:	3b0a      	subs	r3, #10
 8000322:	607b      	str	r3, [r7, #4]
				TIM1->CCR1 = duty;
 8000324:	4a08      	ldr	r2, [pc, #32]	@ (8000348 <main+0x68>)
 8000326:	687b      	ldr	r3, [r7, #4]
 8000328:	6353      	str	r3, [r2, #52]	@ 0x34
				DelayMs(40);
 800032a:	2028      	movs	r0, #40	@ 0x28
 800032c:	f7ff ffb0 	bl	8000290 <DelayMs>
				if(count == 20)
 8000330:	683b      	ldr	r3, [r7, #0]
 8000332:	2b14      	cmp	r3, #20
 8000334:	d101      	bne.n	800033a <main+0x5a>
				{
					count = 0;
 8000336:	2300      	movs	r3, #0
 8000338:	603b      	str	r3, [r7, #0]
				}
			}
			ext_flag = 0;
 800033a:	4b02      	ldr	r3, [pc, #8]	@ (8000344 <main+0x64>)
 800033c:	2200      	movs	r2, #0
 800033e:	601a      	str	r2, [r3, #0]
		if(ext_flag)
 8000340:	e7d9      	b.n	80002f6 <main+0x16>
 8000342:	bf00      	nop
 8000344:	20000020 	.word	0x20000020
 8000348:	40010000 	.word	0x40010000

0800034c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800034c:	b580      	push	{r7, lr}
 800034e:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */

  DWT_Init();
 8000350:	f000 f802 	bl	8000358 <DWT_Init>
}
 8000354:	bf00      	nop
 8000356:	bd80      	pop	{r7, pc}

08000358 <DWT_Init>:
}
#pragma GCC pop_options


uint32_t DWT_Init(void)
{
 8000358:	b480      	push	{r7}
 800035a:	af00      	add	r7, sp, #0
    /* Disable TRC */
    CoreDebug->DEMCR &= ~CoreDebug_DEMCR_TRCENA_Msk; // ~0x01000000;
 800035c:	4b14      	ldr	r3, [pc, #80]	@ (80003b0 <DWT_Init+0x58>)
 800035e:	68db      	ldr	r3, [r3, #12]
 8000360:	4a13      	ldr	r2, [pc, #76]	@ (80003b0 <DWT_Init+0x58>)
 8000362:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8000366:	60d3      	str	r3, [r2, #12]
    /* Enable TRC */
    CoreDebug->DEMCR |=  CoreDebug_DEMCR_TRCENA_Msk; // 0x01000000;
 8000368:	4b11      	ldr	r3, [pc, #68]	@ (80003b0 <DWT_Init+0x58>)
 800036a:	68db      	ldr	r3, [r3, #12]
 800036c:	4a10      	ldr	r2, [pc, #64]	@ (80003b0 <DWT_Init+0x58>)
 800036e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8000372:	60d3      	str	r3, [r2, #12]
    /* Disable clock cycle counter */
    DWT->CTRL &= ~DWT_CTRL_CYCCNTENA_Msk; //~0x00000001;
 8000374:	4b0f      	ldr	r3, [pc, #60]	@ (80003b4 <DWT_Init+0x5c>)
 8000376:	681b      	ldr	r3, [r3, #0]
 8000378:	4a0e      	ldr	r2, [pc, #56]	@ (80003b4 <DWT_Init+0x5c>)
 800037a:	f023 0301 	bic.w	r3, r3, #1
 800037e:	6013      	str	r3, [r2, #0]
    /* Enable  clock cycle counter */
    DWT->CTRL |=  DWT_CTRL_CYCCNTENA_Msk; //0x00000001;
 8000380:	4b0c      	ldr	r3, [pc, #48]	@ (80003b4 <DWT_Init+0x5c>)
 8000382:	681b      	ldr	r3, [r3, #0]
 8000384:	4a0b      	ldr	r2, [pc, #44]	@ (80003b4 <DWT_Init+0x5c>)
 8000386:	f043 0301 	orr.w	r3, r3, #1
 800038a:	6013      	str	r3, [r2, #0]
    /* Reset the clock cycle counter value */
    DWT->CYCCNT = 0;
 800038c:	4b09      	ldr	r3, [pc, #36]	@ (80003b4 <DWT_Init+0x5c>)
 800038e:	2200      	movs	r2, #0
 8000390:	605a      	str	r2, [r3, #4]
    /* 3 NO OPERATION instructions */
    __ASM volatile ("NOP");
 8000392:	bf00      	nop
    __ASM volatile ("NOP");
 8000394:	bf00      	nop
    __ASM volatile ("NOP");
 8000396:	bf00      	nop
    /* Check if clock cycle counter has started: 0 on success */
    return !(DWT->CYCCNT);
 8000398:	4b06      	ldr	r3, [pc, #24]	@ (80003b4 <DWT_Init+0x5c>)
 800039a:	685b      	ldr	r3, [r3, #4]
 800039c:	2b00      	cmp	r3, #0
 800039e:	bf0c      	ite	eq
 80003a0:	2301      	moveq	r3, #1
 80003a2:	2300      	movne	r3, #0
 80003a4:	b2db      	uxtb	r3, r3
}
 80003a6:	4618      	mov	r0, r3
 80003a8:	46bd      	mov	sp, r7
 80003aa:	bc80      	pop	{r7}
 80003ac:	4770      	bx	lr
 80003ae:	bf00      	nop
 80003b0:	e000edf0 	.word	0xe000edf0
 80003b4:	e0001000 	.word	0xe0001000

080003b8 <TimerPwmInit>:
 */

#include "timer.h"

void TimerPwmInit(void)
{
 80003b8:	b480      	push	{r7}
 80003ba:	af00      	add	r7, sp, #0
	// config PA8 as TIM8 CH1
	// enable PC clock
	RCC->AHB1ENR |= RCC_AHB1ENR_GPIOAEN;
 80003bc:	4b33      	ldr	r3, [pc, #204]	@ (800048c <TimerPwmInit+0xd4>)
 80003be:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80003c0:	4a32      	ldr	r2, [pc, #200]	@ (800048c <TimerPwmInit+0xd4>)
 80003c2:	f043 0301 	orr.w	r3, r3, #1
 80003c6:	6313      	str	r3, [r2, #48]	@ 0x30
	// set PC6 mode as Alt Fn (10)
	GPIOA->MODER |= BV(2 * 8 + 1);
 80003c8:	4b31      	ldr	r3, [pc, #196]	@ (8000490 <TimerPwmInit+0xd8>)
 80003ca:	681b      	ldr	r3, [r3, #0]
 80003cc:	4a30      	ldr	r2, [pc, #192]	@ (8000490 <TimerPwmInit+0xd8>)
 80003ce:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80003d2:	6013      	str	r3, [r2, #0]
	GPIOA->MODER &= ~BV(2 * 8);
 80003d4:	4b2e      	ldr	r3, [pc, #184]	@ (8000490 <TimerPwmInit+0xd8>)
 80003d6:	681b      	ldr	r3, [r3, #0]
 80003d8:	4a2d      	ldr	r2, [pc, #180]	@ (8000490 <TimerPwmInit+0xd8>)
 80003da:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80003de:	6013      	str	r3, [r2, #0]
	// disable pull-up and pull-down regrs
	GPIOA->PUPDR &= ~(BV(2 * 8) | BV(2 * 8 + 1));
 80003e0:	4b2b      	ldr	r3, [pc, #172]	@ (8000490 <TimerPwmInit+0xd8>)
 80003e2:	68db      	ldr	r3, [r3, #12]
 80003e4:	4a2a      	ldr	r2, [pc, #168]	@ (8000490 <TimerPwmInit+0xd8>)
 80003e6:	f423 3340 	bic.w	r3, r3, #196608	@ 0x30000
 80003ea:	60d3      	str	r3, [r2, #12]
	// set alt fn "3" as TIM8
	GPIOA->AFR[1] |= BV(0);
 80003ec:	4b28      	ldr	r3, [pc, #160]	@ (8000490 <TimerPwmInit+0xd8>)
 80003ee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80003f0:	4a27      	ldr	r2, [pc, #156]	@ (8000490 <TimerPwmInit+0xd8>)
 80003f2:	f043 0301 	orr.w	r3, r3, #1
 80003f6:	6253      	str	r3, [r2, #36]	@ 0x24

	// PWM config
	// 0. Enable TIM1 clock
	RCC->APB2ENR |= RCC_APB2ENR_TIM1EN;
 80003f8:	4b24      	ldr	r3, [pc, #144]	@ (800048c <TimerPwmInit+0xd4>)
 80003fa:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80003fc:	4a23      	ldr	r2, [pc, #140]	@ (800048c <TimerPwmInit+0xd4>)
 80003fe:	f043 0301 	orr.w	r3, r3, #1
 8000402:	6453      	str	r3, [r2, #68]	@ 0x44
	// 1. Setup PWM clock (10 KHz to 100 KHz). Program the period (ARR) and the duty cycle (CCR) respectively in ARR and CCRx registers.
	//    - PCLK = 16MHz, PSC = 16 --> TCLK = 1MHz
	//    - ARR = 100 => PWM output freq = TCLK / ARR = 1 MHz / 100 = 10 KHz
	//    - CCR = 50 => 50% Duty Cycle
	TIM1->PSC = TIM_PR - 1;
 8000404:	4b23      	ldr	r3, [pc, #140]	@ (8000494 <TimerPwmInit+0xdc>)
 8000406:	220f      	movs	r2, #15
 8000408:	629a      	str	r2, [r3, #40]	@ 0x28
	TIM1->ARR = 100 - 1;
 800040a:	4b22      	ldr	r3, [pc, #136]	@ (8000494 <TimerPwmInit+0xdc>)
 800040c:	2263      	movs	r2, #99	@ 0x63
 800040e:	62da      	str	r2, [r3, #44]	@ 0x2c
	TIM1->CCR1 = 0;
 8000410:	4b20      	ldr	r3, [pc, #128]	@ (8000494 <TimerPwmInit+0xdc>)
 8000412:	2200      	movs	r2, #0
 8000414:	635a      	str	r2, [r3, #52]	@ 0x34
	// 2. Configure the output pin:
	//    - Select the output mode by writing CCS bits (00 = output) in CCMRx register.
	//    - Select the polarity by writing the CCxP bit (0 = active high) in CCER register.
	TIM1->CCMR1 &= ~(TIM_CCMR1_CC1S_0 | TIM_CCMR1_CC1S_1);
 8000416:	4b1f      	ldr	r3, [pc, #124]	@ (8000494 <TimerPwmInit+0xdc>)
 8000418:	699b      	ldr	r3, [r3, #24]
 800041a:	4a1e      	ldr	r2, [pc, #120]	@ (8000494 <TimerPwmInit+0xdc>)
 800041c:	f023 0303 	bic.w	r3, r3, #3
 8000420:	6193      	str	r3, [r2, #24]
	TIM1->CCER &= ~TIM_CCER_CC1P;
 8000422:	4b1c      	ldr	r3, [pc, #112]	@ (8000494 <TimerPwmInit+0xdc>)
 8000424:	6a1b      	ldr	r3, [r3, #32]
 8000426:	4a1b      	ldr	r2, [pc, #108]	@ (8000494 <TimerPwmInit+0xdc>)
 8000428:	f023 0302 	bic.w	r3, r3, #2
 800042c:	6213      	str	r3, [r2, #32]
	// 3. Select the PWM mode (PWM1 or PWM2) by writing OCxM bits in CCMRx register.
	//    - The PWM mode can be selected independently on each channel (one PWM per OCx output) by writing 110 (PWM mode 1) or 111 (PWM mode 2) in the TIMx_CCMRx register.
	TIM1->CCMR1 |= TIM_CCMR1_OC1M_1 | TIM_CCMR1_OC1M_2; // PWM Mode1
 800042e:	4b19      	ldr	r3, [pc, #100]	@ (8000494 <TimerPwmInit+0xdc>)
 8000430:	699b      	ldr	r3, [r3, #24]
 8000432:	4a18      	ldr	r2, [pc, #96]	@ (8000494 <TimerPwmInit+0xdc>)
 8000434:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8000438:	6193      	str	r3, [r2, #24]
	// 4. Set the preload bit in CCMRx register and the ARPE bit in the CR1 register.
	TIM1->CCMR1 |= TIM_CCMR1_OC1PE;
 800043a:	4b16      	ldr	r3, [pc, #88]	@ (8000494 <TimerPwmInit+0xdc>)
 800043c:	699b      	ldr	r3, [r3, #24]
 800043e:	4a15      	ldr	r2, [pc, #84]	@ (8000494 <TimerPwmInit+0xdc>)
 8000440:	f043 0308 	orr.w	r3, r3, #8
 8000444:	6193      	str	r3, [r2, #24]
	TIM1->CR1 |= TIM_CR1_ARPE;
 8000446:	4b13      	ldr	r3, [pc, #76]	@ (8000494 <TimerPwmInit+0xdc>)
 8000448:	681b      	ldr	r3, [r3, #0]
 800044a:	4a12      	ldr	r2, [pc, #72]	@ (8000494 <TimerPwmInit+0xdc>)
 800044c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000450:	6013      	str	r3, [r2, #0]
	// 5. Select the counting mode in CR1:
	//    - PWM edge-aligned mode (00): the counter must be configured up-counting or down-counting.
	//    - PWM center aligned mode: the counter mode must be center aligned counting mode (CMS bits different from '00').
	TIM1->CR1 &= ~(TIM_CR1_CMS_0 | TIM_CR1_CMS_1);
 8000452:	4b10      	ldr	r3, [pc, #64]	@ (8000494 <TimerPwmInit+0xdc>)
 8000454:	681b      	ldr	r3, [r3, #0]
 8000456:	4a0f      	ldr	r2, [pc, #60]	@ (8000494 <TimerPwmInit+0xdc>)
 8000458:	f023 0360 	bic.w	r3, r3, #96	@ 0x60
 800045c:	6013      	str	r3, [r2, #0]
	// 6. Enable the capture compare in CCER.
	TIM1->CCER |= TIM_CCER_CC1E;
 800045e:	4b0d      	ldr	r3, [pc, #52]	@ (8000494 <TimerPwmInit+0xdc>)
 8000460:	6a1b      	ldr	r3, [r3, #32]
 8000462:	4a0c      	ldr	r2, [pc, #48]	@ (8000494 <TimerPwmInit+0xdc>)
 8000464:	f043 0301 	orr.w	r3, r3, #1
 8000468:	6213      	str	r3, [r2, #32]
	// 7. Enable main output in BDTR and Enable the counter.
	TIM1->BDTR |= TIM_BDTR_MOE;
 800046a:	4b0a      	ldr	r3, [pc, #40]	@ (8000494 <TimerPwmInit+0xdc>)
 800046c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800046e:	4a09      	ldr	r2, [pc, #36]	@ (8000494 <TimerPwmInit+0xdc>)
 8000470:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8000474:	6453      	str	r3, [r2, #68]	@ 0x44
	TIM1->CR1 |= TIM_CR1_CEN;
 8000476:	4b07      	ldr	r3, [pc, #28]	@ (8000494 <TimerPwmInit+0xdc>)
 8000478:	681b      	ldr	r3, [r3, #0]
 800047a:	4a06      	ldr	r2, [pc, #24]	@ (8000494 <TimerPwmInit+0xdc>)
 800047c:	f043 0301 	orr.w	r3, r3, #1
 8000480:	6013      	str	r3, [r2, #0]
}
 8000482:	bf00      	nop
 8000484:	46bd      	mov	sp, r7
 8000486:	bc80      	pop	{r7}
 8000488:	4770      	bx	lr
 800048a:	bf00      	nop
 800048c:	40023800 	.word	0x40023800
 8000490:	40020000 	.word	0x40020000
 8000494:	40010000 	.word	0x40010000

08000498 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000498:	480d      	ldr	r0, [pc, #52]	@ (80004d0 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800049a:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 800049c:	f7ff ff56 	bl	800034c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80004a0:	480c      	ldr	r0, [pc, #48]	@ (80004d4 <LoopForever+0x6>)
  ldr r1, =_edata
 80004a2:	490d      	ldr	r1, [pc, #52]	@ (80004d8 <LoopForever+0xa>)
  ldr r2, =_sidata
 80004a4:	4a0d      	ldr	r2, [pc, #52]	@ (80004dc <LoopForever+0xe>)
  movs r3, #0
 80004a6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80004a8:	e002      	b.n	80004b0 <LoopCopyDataInit>

080004aa <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80004aa:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80004ac:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80004ae:	3304      	adds	r3, #4

080004b0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80004b0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80004b2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80004b4:	d3f9      	bcc.n	80004aa <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80004b6:	4a0a      	ldr	r2, [pc, #40]	@ (80004e0 <LoopForever+0x12>)
  ldr r4, =_ebss
 80004b8:	4c0a      	ldr	r4, [pc, #40]	@ (80004e4 <LoopForever+0x16>)
  movs r3, #0
 80004ba:	2300      	movs	r3, #0
  b LoopFillZerobss
 80004bc:	e001      	b.n	80004c2 <LoopFillZerobss>

080004be <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80004be:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80004c0:	3204      	adds	r2, #4

080004c2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80004c2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80004c4:	d3fb      	bcc.n	80004be <FillZerobss>


/* Call static constructors */
  bl __libc_init_array
 80004c6:	f000 f811 	bl	80004ec <__libc_init_array>
/* Call the application's entry point.*/

  bl main
 80004ca:	f7ff ff09 	bl	80002e0 <main>

080004ce <LoopForever>:

LoopForever:
  b LoopForever
 80004ce:	e7fe      	b.n	80004ce <LoopForever>
  ldr   r0, =_estack
 80004d0:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80004d4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80004d8:	20000004 	.word	0x20000004
  ldr r2, =_sidata
 80004dc:	08000554 	.word	0x08000554
  ldr r2, =_sbss
 80004e0:	20000004 	.word	0x20000004
  ldr r4, =_ebss
 80004e4:	20000024 	.word	0x20000024

080004e8 <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80004e8:	e7fe      	b.n	80004e8 <ADC_IRQHandler>
	...

080004ec <__libc_init_array>:
 80004ec:	b570      	push	{r4, r5, r6, lr}
 80004ee:	4d0d      	ldr	r5, [pc, #52]	@ (8000524 <__libc_init_array+0x38>)
 80004f0:	4c0d      	ldr	r4, [pc, #52]	@ (8000528 <__libc_init_array+0x3c>)
 80004f2:	1b64      	subs	r4, r4, r5
 80004f4:	10a4      	asrs	r4, r4, #2
 80004f6:	2600      	movs	r6, #0
 80004f8:	42a6      	cmp	r6, r4
 80004fa:	d109      	bne.n	8000510 <__libc_init_array+0x24>
 80004fc:	4d0b      	ldr	r5, [pc, #44]	@ (800052c <__libc_init_array+0x40>)
 80004fe:	4c0c      	ldr	r4, [pc, #48]	@ (8000530 <__libc_init_array+0x44>)
 8000500:	f000 f818 	bl	8000534 <_init>
 8000504:	1b64      	subs	r4, r4, r5
 8000506:	10a4      	asrs	r4, r4, #2
 8000508:	2600      	movs	r6, #0
 800050a:	42a6      	cmp	r6, r4
 800050c:	d105      	bne.n	800051a <__libc_init_array+0x2e>
 800050e:	bd70      	pop	{r4, r5, r6, pc}
 8000510:	f855 3b04 	ldr.w	r3, [r5], #4
 8000514:	4798      	blx	r3
 8000516:	3601      	adds	r6, #1
 8000518:	e7ee      	b.n	80004f8 <__libc_init_array+0xc>
 800051a:	f855 3b04 	ldr.w	r3, [r5], #4
 800051e:	4798      	blx	r3
 8000520:	3601      	adds	r6, #1
 8000522:	e7f2      	b.n	800050a <__libc_init_array+0x1e>
 8000524:	0800054c 	.word	0x0800054c
 8000528:	0800054c 	.word	0x0800054c
 800052c:	0800054c 	.word	0x0800054c
 8000530:	08000550 	.word	0x08000550

08000534 <_init>:
 8000534:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000536:	bf00      	nop
 8000538:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800053a:	bc08      	pop	{r3}
 800053c:	469e      	mov	lr, r3
 800053e:	4770      	bx	lr

08000540 <_fini>:
 8000540:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000542:	bf00      	nop
 8000544:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000546:	bc08      	pop	{r3}
 8000548:	469e      	mov	lr, r3
 800054a:	4770      	bx	lr
