#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Mon Apr 10 06:29:28 2023
# Process ID: 1033768
# Current directory: /home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/project/project.runs/synth_1
# Command line: vivado -log top_module.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_module.tcl
# Log file: /home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/project/project.runs/synth_1/top_module.vds
# Journal file: /home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/project/project.runs/synth_1/vivado.jou
# Running On: gralerfics-HP-ZHAN-66-Pro-G1-MT, OS: Linux, CPU Frequency: 3000.000 MHz, CPU Physical cores: 6, Host memory: 16585 MB
#-----------------------------------------------------------
Sourcing tcl script '/home/gralerfics/MyFiles/Softwares/Xilinx/Vivado/2022.2/scripts/Vivado_init.tcl'
source top_module.tcl -notrace
Command: read_checkpoint -auto_incremental -incremental /home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/project/project.srcs/utils_1/imports/synth_1/test.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from /home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/project/project.srcs/utils_1/imports/synth_1/test.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top top_module -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 1033806
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/home/gralerfics/MyFiles/Softwares/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1952.426 ; gain = 372.738 ; free physical = 2269 ; free virtual = 21023
Synthesis current peak Physical Memory [PSS] (MB): peak = 1494.117; parent = 1252.396; children = 241.722
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2964.246; parent = 1955.398; children = 1008.848
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top_module' [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/hdl/top_module.vhd:17]
INFO: [Synth 8-3491] module 'block_collision' declared at '/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/hdl/compute/block_collision.vhd:9' bound to instance 'uut' of component 'block_collision' [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/hdl/top_module.vhd:36]
INFO: [Synth 8-638] synthesizing module 'block_collision' [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/hdl/compute/block_collision.vhd:21]
	Parameter T bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'plane_collision' declared at '/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/hdl/compute/plane_collision.vhd:8' bound to instance 'plane_collision_yz1' of component 'plane_collision' [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/hdl/compute/block_collision.vhd:46]
INFO: [Synth 8-638] synthesizing module 'plane_collision' [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/hdl/compute/plane_collision.vhd:21]
	Parameter T bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'plane_collision' (0#1) [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/hdl/compute/plane_collision.vhd:21]
	Parameter T bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'plane_collision' declared at '/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/hdl/compute/plane_collision.vhd:8' bound to instance 'plane_collision_yz2' of component 'plane_collision' [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/hdl/compute/block_collision.vhd:55]
	Parameter T bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'plane_collision' declared at '/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/hdl/compute/plane_collision.vhd:8' bound to instance 'plane_collision_xz1' of component 'plane_collision' [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/hdl/compute/block_collision.vhd:64]
INFO: [Synth 8-638] synthesizing module 'plane_collision__parameterized2' [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/hdl/compute/plane_collision.vhd:21]
	Parameter T bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'plane_collision__parameterized2' (0#1) [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/hdl/compute/plane_collision.vhd:21]
	Parameter T bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'plane_collision' declared at '/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/hdl/compute/plane_collision.vhd:8' bound to instance 'plane_collision_xz2' of component 'plane_collision' [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/hdl/compute/block_collision.vhd:73]
	Parameter T bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'plane_collision' declared at '/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/hdl/compute/plane_collision.vhd:8' bound to instance 'plane_collision_xy1' of component 'plane_collision' [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/hdl/compute/block_collision.vhd:82]
INFO: [Synth 8-638] synthesizing module 'plane_collision__parameterized4' [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/hdl/compute/plane_collision.vhd:21]
	Parameter T bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'plane_collision__parameterized4' (0#1) [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/hdl/compute/plane_collision.vhd:21]
	Parameter T bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'plane_collision' declared at '/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/hdl/compute/plane_collision.vhd:8' bound to instance 'plane_collision_xy2' of component 'plane_collision' [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/hdl/compute/block_collision.vhd:91]
WARNING: [Synth 8-614] signal 'hit_p_yz1' is read in the process but is not in the sensitivity list [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/hdl/compute/block_collision.vhd:100]
WARNING: [Synth 8-614] signal 'hit_p_yz2' is read in the process but is not in the sensitivity list [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/hdl/compute/block_collision.vhd:100]
WARNING: [Synth 8-614] signal 'hit_p_xz1' is read in the process but is not in the sensitivity list [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/hdl/compute/block_collision.vhd:100]
WARNING: [Synth 8-614] signal 'hit_p_xz2' is read in the process but is not in the sensitivity list [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/hdl/compute/block_collision.vhd:100]
WARNING: [Synth 8-614] signal 'hit_p_xy1' is read in the process but is not in the sensitivity list [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/hdl/compute/block_collision.vhd:100]
WARNING: [Synth 8-614] signal 'hit_p_xy2' is read in the process but is not in the sensitivity list [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/hdl/compute/block_collision.vhd:100]
INFO: [Synth 8-256] done synthesizing module 'block_collision' (0#1) [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/hdl/compute/block_collision.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'top_module' (0#1) [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/hdl/top_module.vhd:17]
WARNING: [Synth 8-5863] Implementing Library version of Mod/Rem due to signed path. This typically leads to poor QOR. Check RTL to see if unsigned path for the operator is possible  [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/hdl/compute/block_collision.vhd:163]
WARNING: [Synth 8-5863] Implementing Library version of Mod/Rem due to signed path. This typically leads to poor QOR. Check RTL to see if unsigned path for the operator is possible  [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/hdl/compute/block_collision.vhd:163]
WARNING: [Synth 8-5863] Implementing Library version of Mod/Rem due to signed path. This typically leads to poor QOR. Check RTL to see if unsigned path for the operator is possible  [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/hdl/compute/block_collision.vhd:153]
WARNING: [Synth 8-5863] Implementing Library version of Mod/Rem due to signed path. This typically leads to poor QOR. Check RTL to see if unsigned path for the operator is possible  [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/hdl/compute/block_collision.vhd:153]
WARNING: [Synth 8-5863] Implementing Library version of Mod/Rem due to signed path. This typically leads to poor QOR. Check RTL to see if unsigned path for the operator is possible  [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/hdl/compute/block_collision.vhd:143]
WARNING: [Synth 8-5863] Implementing Library version of Mod/Rem due to signed path. This typically leads to poor QOR. Check RTL to see if unsigned path for the operator is possible  [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/hdl/compute/block_collision.vhd:143]
WARNING: [Synth 8-5863] Implementing Library version of Mod/Rem due to signed path. This typically leads to poor QOR. Check RTL to see if unsigned path for the operator is possible  [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/hdl/compute/block_collision.vhd:133]
WARNING: [Synth 8-5863] Implementing Library version of Mod/Rem due to signed path. This typically leads to poor QOR. Check RTL to see if unsigned path for the operator is possible  [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/hdl/compute/block_collision.vhd:133]
WARNING: [Synth 8-5863] Implementing Library version of Mod/Rem due to signed path. This typically leads to poor QOR. Check RTL to see if unsigned path for the operator is possible  [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/hdl/compute/block_collision.vhd:123]
WARNING: [Synth 8-5863] Implementing Library version of Mod/Rem due to signed path. This typically leads to poor QOR. Check RTL to see if unsigned path for the operator is possible  [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/hdl/compute/block_collision.vhd:123]
WARNING: [Synth 8-5863] Implementing Library version of Mod/Rem due to signed path. This typically leads to poor QOR. Check RTL to see if unsigned path for the operator is possible  [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/hdl/compute/block_collision.vhd:113]
WARNING: [Synth 8-5863] Implementing Library version of Mod/Rem due to signed path. This typically leads to poor QOR. Check RTL to see if unsigned path for the operator is possible  [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/hdl/compute/block_collision.vhd:113]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2035.363 ; gain = 455.676 ; free physical = 2347 ; free virtual = 21104
Synthesis current peak Physical Memory [PSS] (MB): peak = 1494.117; parent = 1252.396; children = 241.722
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3044.215; parent = 2035.367; children = 1008.848
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2047.238 ; gain = 467.551 ; free physical = 2347 ; free virtual = 21104
Synthesis current peak Physical Memory [PSS] (MB): peak = 1494.117; parent = 1252.396; children = 241.722
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3056.090; parent = 2047.242; children = 1008.848
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2047.238 ; gain = 467.551 ; free physical = 2347 ; free virtual = 21104
Synthesis current peak Physical Memory [PSS] (MB): peak = 1494.117; parent = 1252.396; children = 241.722
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3056.090; parent = 2047.242; children = 1008.848
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2047.238 ; gain = 0.000 ; free physical = 2327 ; free virtual = 21093
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/xdc/test.xdc]
Finished Parsing XDC File [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/xdc/test.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/xdc/test.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_module_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_module_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2191.980 ; gain = 0.000 ; free physical = 2234 ; free virtual = 20997
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2191.980 ; gain = 0.000 ; free physical = 2234 ; free virtual = 20997
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/home/gralerfics/MyFiles/Softwares/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2191.980 ; gain = 612.293 ; free physical = 2284 ; free virtual = 21045
Synthesis current peak Physical Memory [PSS] (MB): peak = 1524.658; parent = 1286.249; children = 241.722
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3184.824; parent = 2175.977; children = 1008.848
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2191.980 ; gain = 612.293 ; free physical = 2284 ; free virtual = 21045
Synthesis current peak Physical Memory [PSS] (MB): peak = 1524.658; parent = 1286.249; children = 241.722
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3184.824; parent = 2175.977; children = 1008.848
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2191.980 ; gain = 612.293 ; free physical = 2284 ; free virtual = 21045
Synthesis current peak Physical Memory [PSS] (MB): peak = 1524.658; parent = 1286.249; children = 241.722
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3184.824; parent = 2175.977; children = 1008.848
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'hit_p_reg[x]' [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/hdl/compute/block_collision.vhd:111]
WARNING: [Synth 8-327] inferring latch for variable 'hit_p_reg[y]' [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/hdl/compute/block_collision.vhd:111]
WARNING: [Synth 8-327] inferring latch for variable 'hit_p_reg[z]' [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/hdl/compute/block_collision.vhd:111]
WARNING: [Synth 8-327] inferring latch for variable 'hit_dir_reg' [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/hdl/compute/block_collision.vhd:112]
WARNING: [Synth 8-327] inferring latch for variable 'uv_coord_reg[x]' [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/hdl/compute/block_collision.vhd:113]
WARNING: [Synth 8-327] inferring latch for variable 'uv_coord_reg[y]' [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/hdl/compute/block_collision.vhd:113]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2191.980 ; gain = 612.293 ; free physical = 2256 ; free virtual = 21018
Synthesis current peak Physical Memory [PSS] (MB): peak = 1524.658; parent = 1286.249; children = 241.722
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3184.824; parent = 2175.977; children = 1008.848
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   32 Bit       Adders := 42    
	   2 Input   32 Bit       Adders := 39    
	   2 Input   31 Bit       Adders := 36    
	   3 Input   31 Bit       Adders := 6     
	   2 Input    8 Bit       Adders := 7     
	   2 Input    6 Bit       Adders := 24    
+---Muxes : 
	   2 Input   32 Bit        Muxes := 70    
	   2 Input   31 Bit        Muxes := 36    
	   2 Input   18 Bit        Muxes := 2     
	   2 Input   17 Bit        Muxes := 2     
	   2 Input   16 Bit        Muxes := 2     
	   2 Input   15 Bit        Muxes := 2     
	   2 Input   14 Bit        Muxes := 2     
	   2 Input   13 Bit        Muxes := 2     
	   2 Input   12 Bit        Muxes := 2     
	   2 Input   11 Bit        Muxes := 2     
	   2 Input   10 Bit        Muxes := 2     
	   2 Input    9 Bit        Muxes := 2     
	   2 Input    6 Bit        Muxes := 60    
	   2 Input    3 Bit        Muxes := 2     
	   2 Input    2 Bit        Muxes := 4     
	   6 Input    1 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 18    
	   3 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
DSP Report: Generating DSP hit_p[y]5, operation Mode is: A*B.
DSP Report: operator hit_p[y]5 is absorbed into DSP hit_p[y]5.
DSP Report: operator hit_p[y]5 is absorbed into DSP hit_p[y]5.
DSP Report: Generating DSP hit_p[y]5, operation Mode is: A*B.
DSP Report: operator hit_p[y]5 is absorbed into DSP hit_p[y]5.
DSP Report: operator hit_p[y]5 is absorbed into DSP hit_p[y]5.
DSP Report: Generating DSP hit_p[y]5, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator hit_p[y]5 is absorbed into DSP hit_p[y]5.
DSP Report: operator hit_p[y]5 is absorbed into DSP hit_p[y]5.
DSP Report: Generating DSP hit_p[z]5, operation Mode is: A*B.
DSP Report: operator hit_p[z]5 is absorbed into DSP hit_p[z]5.
DSP Report: operator hit_p[z]5 is absorbed into DSP hit_p[z]5.
DSP Report: Generating DSP hit_p[z]5, operation Mode is: A*B.
DSP Report: operator hit_p[z]5 is absorbed into DSP hit_p[z]5.
DSP Report: operator hit_p[z]5 is absorbed into DSP hit_p[z]5.
DSP Report: Generating DSP hit_p[z]5, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator hit_p[z]5 is absorbed into DSP hit_p[z]5.
DSP Report: operator hit_p[z]5 is absorbed into DSP hit_p[z]5.
DSP Report: Generating DSP hit_p[x]5, operation Mode is: A*B.
DSP Report: operator hit_p[x]5 is absorbed into DSP hit_p[x]5.
DSP Report: operator hit_p[x]5 is absorbed into DSP hit_p[x]5.
DSP Report: Generating DSP hit_p[x]5, operation Mode is: A*B.
DSP Report: operator hit_p[x]5 is absorbed into DSP hit_p[x]5.
DSP Report: operator hit_p[x]5 is absorbed into DSP hit_p[x]5.
DSP Report: Generating DSP hit_p[x]5, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator hit_p[x]5 is absorbed into DSP hit_p[x]5.
DSP Report: operator hit_p[x]5 is absorbed into DSP hit_p[x]5.
DSP Report: Generating DSP hit_p[z]5, operation Mode is: A*B.
DSP Report: operator hit_p[z]5 is absorbed into DSP hit_p[z]5.
DSP Report: operator hit_p[z]5 is absorbed into DSP hit_p[z]5.
DSP Report: Generating DSP hit_p[z]5, operation Mode is: A*B.
DSP Report: operator hit_p[z]5 is absorbed into DSP hit_p[z]5.
DSP Report: operator hit_p[z]5 is absorbed into DSP hit_p[z]5.
DSP Report: Generating DSP hit_p[z]5, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator hit_p[z]5 is absorbed into DSP hit_p[z]5.
DSP Report: operator hit_p[z]5 is absorbed into DSP hit_p[z]5.
DSP Report: Generating DSP hit_p[x]5, operation Mode is: A*B.
DSP Report: operator hit_p[x]5 is absorbed into DSP hit_p[x]5.
DSP Report: operator hit_p[x]5 is absorbed into DSP hit_p[x]5.
DSP Report: Generating DSP hit_p[x]5, operation Mode is: A*B.
DSP Report: operator hit_p[x]5 is absorbed into DSP hit_p[x]5.
DSP Report: operator hit_p[x]5 is absorbed into DSP hit_p[x]5.
DSP Report: Generating DSP hit_p[x]5, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator hit_p[x]5 is absorbed into DSP hit_p[x]5.
DSP Report: operator hit_p[x]5 is absorbed into DSP hit_p[x]5.
DSP Report: Generating DSP hit_p[y]5, operation Mode is: A*B.
DSP Report: operator hit_p[y]5 is absorbed into DSP hit_p[y]5.
DSP Report: operator hit_p[y]5 is absorbed into DSP hit_p[y]5.
DSP Report: Generating DSP hit_p[y]5, operation Mode is: A*B.
DSP Report: operator hit_p[y]5 is absorbed into DSP hit_p[y]5.
DSP Report: operator hit_p[y]5 is absorbed into DSP hit_p[y]5.
DSP Report: Generating DSP hit_p[y]5, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator hit_p[y]5 is absorbed into DSP hit_p[y]5.
DSP Report: operator hit_p[y]5 is absorbed into DSP hit_p[y]5.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 2191.980 ; gain = 612.293 ; free physical = 2105 ; free virtual = 20878
Synthesis current peak Physical Memory [PSS] (MB): peak = 1524.658; parent = 1286.249; children = 241.722
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3184.824; parent = 2175.977; children = 1008.848
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+----------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name     | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+----------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|plane_collision | A*B            | 15     | 15     | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|plane_collision | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|plane_collision | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|plane_collision | A*B            | 15     | 15     | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|plane_collision | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|plane_collision | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|plane_collision | A*B            | 15     | 15     | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|plane_collision | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|plane_collision | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|plane_collision | A*B            | 15     | 15     | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|plane_collision | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|plane_collision | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|plane_collision | A*B            | 15     | 15     | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|plane_collision | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|plane_collision | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|plane_collision | A*B            | 15     | 15     | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|plane_collision | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|plane_collision | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+----------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 2191.980 ; gain = 612.293 ; free physical = 1841 ; free virtual = 20619
Synthesis current peak Physical Memory [PSS] (MB): peak = 1650.257; parent = 1409.034; children = 241.722
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3184.824; parent = 2175.977; children = 1008.848
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 2191.980 ; gain = 612.293 ; free physical = 1841 ; free virtual = 20619
Synthesis current peak Physical Memory [PSS] (MB): peak = 1650.304; parent = 1409.081; children = 241.722
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3184.824; parent = 2175.977; children = 1008.848
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 2191.980 ; gain = 612.293 ; free physical = 1882 ; free virtual = 20656
Synthesis current peak Physical Memory [PSS] (MB): peak = 1650.304; parent = 1409.081; children = 241.722
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3184.824; parent = 2175.977; children = 1008.848
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:37 ; elapsed = 00:00:39 . Memory (MB): peak = 2191.980 ; gain = 612.293 ; free physical = 1886 ; free virtual = 20664
Synthesis current peak Physical Memory [PSS] (MB): peak = 1650.452; parent = 1409.229; children = 241.722
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3184.824; parent = 2175.977; children = 1008.848
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:37 ; elapsed = 00:00:39 . Memory (MB): peak = 2191.980 ; gain = 612.293 ; free physical = 1886 ; free virtual = 20664
Synthesis current peak Physical Memory [PSS] (MB): peak = 1650.460; parent = 1409.237; children = 241.722
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3184.824; parent = 2175.977; children = 1008.848
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:37 ; elapsed = 00:00:39 . Memory (MB): peak = 2191.980 ; gain = 612.293 ; free physical = 1886 ; free virtual = 20664
Synthesis current peak Physical Memory [PSS] (MB): peak = 1652.421; parent = 1411.198; children = 241.722
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3184.824; parent = 2175.977; children = 1008.848
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:37 ; elapsed = 00:00:39 . Memory (MB): peak = 2191.980 ; gain = 612.293 ; free physical = 1886 ; free virtual = 20664
Synthesis current peak Physical Memory [PSS] (MB): peak = 1652.421; parent = 1411.198; children = 241.722
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3184.824; parent = 2175.977; children = 1008.848
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:37 ; elapsed = 00:00:39 . Memory (MB): peak = 2191.980 ; gain = 612.293 ; free physical = 1886 ; free virtual = 20664
Synthesis current peak Physical Memory [PSS] (MB): peak = 1652.421; parent = 1411.198; children = 241.722
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3184.824; parent = 2175.977; children = 1008.848
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:37 ; elapsed = 00:00:39 . Memory (MB): peak = 2191.980 ; gain = 612.293 ; free physical = 1886 ; free virtual = 20664
Synthesis current peak Physical Memory [PSS] (MB): peak = 1652.421; parent = 1411.198; children = 241.722
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3184.824; parent = 2175.977; children = 1008.848
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+----------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name     | DSP Mapping  | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+----------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|plane_collision | A*B          | 0      | 18     | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|plane_collision | A*B          | 5      | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|plane_collision | PCIN>>17+A*B | 0      | 18     | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|plane_collision | A*B          | 30     | 18     | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|plane_collision | A*B          | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|plane_collision | PCIN>>17+A*B | 30     | 18     | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|plane_collision | A*B          | 5      | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|plane_collision | PCIN>>17+A*B | 0      | 0      | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|plane_collision | A*B          | 30     | 0      | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|plane_collision | A*B          | 17     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|plane_collision | PCIN>>17+A*B | 30     | 0      | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|plane_collision | A*B          | 0      | 18     | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|plane_collision | A*B          | 5      | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|plane_collision | PCIN>>17+A*B | 0      | 18     | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|plane_collision | A*B          | 30     | 18     | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|plane_collision | A*B          | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|plane_collision | PCIN>>17+A*B | 30     | 18     | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|plane_collision | A*B          | 0      | 18     | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|plane_collision | A*B          | 5      | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|plane_collision | PCIN>>17+A*B | 0      | 18     | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|plane_collision | A*B          | 30     | 18     | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|plane_collision | A*B          | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|plane_collision | PCIN>>17+A*B | 30     | 18     | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|plane_collision | A*B          | 30     | 0      | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|plane_collision | A*B          | 17     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|plane_collision | PCIN>>17+A*B | 30     | 0      | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|plane_collision | A*B          | 30     | 0      | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|plane_collision | A*B          | 17     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|plane_collision | PCIN>>17+A*B | 30     | 0      | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|plane_collision | A*B          | 30     | 5      | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|plane_collision | A*B          | 17     | 5      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|plane_collision | PCIN>>17+A*B | 30     | 0      | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|plane_collision | A*B          | 30     | 5      | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|plane_collision | A*B          | 17     | 5      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|plane_collision | PCIN>>17+A*B | 30     | 0      | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+----------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |CARRY4  |  2396|
|2     |DSP48E1 |    35|
|3     |LUT1    |  1377|
|4     |LUT2    |  6412|
|5     |LUT3    |   821|
|6     |LUT4    |   439|
|7     |LUT5    |   426|
|8     |LUT6    |   316|
|9     |LD      |    16|
|10    |OBUF    |    16|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:37 ; elapsed = 00:00:39 . Memory (MB): peak = 2191.980 ; gain = 612.293 ; free physical = 1886 ; free virtual = 20660
Synthesis current peak Physical Memory [PSS] (MB): peak = 1652.421; parent = 1411.198; children = 241.722
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3184.824; parent = 2175.977; children = 1008.848
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 7 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:36 ; elapsed = 00:00:38 . Memory (MB): peak = 2191.980 ; gain = 467.551 ; free physical = 1943 ; free virtual = 20717
Synthesis Optimization Complete : Time (s): cpu = 00:00:37 ; elapsed = 00:00:39 . Memory (MB): peak = 2191.980 ; gain = 612.293 ; free physical = 1943 ; free virtual = 20717
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2191.980 ; gain = 0.000 ; free physical = 2042 ; free virtual = 20820
INFO: [Netlist 29-17] Analyzing 2447 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2191.980 ; gain = 0.000 ; free physical = 1981 ; free virtual = 20761
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 16 instances were transformed.
  LD => LDCE: 16 instances

Synth Design complete, checksum: e83178b
INFO: [Common 17-83] Releasing license: Synthesis
40 Infos, 25 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:45 ; elapsed = 00:00:45 . Memory (MB): peak = 2191.980 ; gain = 870.676 ; free physical = 2190 ; free virtual = 20970
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
INFO: [Common 17-1381] The checkpoint '/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/project/project.runs/synth_1/top_module.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_module_utilization_synth.rpt -pb top_module_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Apr 10 06:30:20 2023...
