

================================================================
== Vivado HLS Report for 'needlemanWunsch'
================================================================
* Date:           Sun Nov 15 12:28:44 2015

* Version:        2015.2 (Build 1266856 on Fri Jun 26 16:57:37 PM 2015)
* Project:        643_PE
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|      7.51|        0.63|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  209|  210|  210|  211|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- COL     |  204|  204|         7|          2|          1|   100|    yes   |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      -|       -|      -|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|      -|
|Register         |        -|      -|       -|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|       0|      0|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|       0|      0|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 7


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 13
* Pipeline: 1
  Pipeline-0: II = 2, D = 7, States = { 2 3 4 5 6 7 8 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	9  / (exitcond)
	3  / (!exitcond)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	2  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / (tmp_2)
	13  / (!tmp_2)
12 --> 
	13  / true
13 --> 
* FSM state operations: 

 <State 1>: 2.52ns
ST_1: stg_14 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecBitsMap([100 x i8]* %reads) nounwind, !map !19

ST_1: stg_15 [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecBitsMap(i8 %ref_genome) nounwind, !map !25

ST_1: stg_16 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecBitsMap([101 x i32]* %orig_in) nounwind, !map !31

ST_1: stg_17 [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecBitsMap([101 x i32]* %orig_out) nounwind, !map !37

ST_1: stg_18 [1/1] 0.00ns
:4  call void (...)* @_ssdm_op_SpecBitsMap([101 x i8]* %score_in) nounwind, !map !41

ST_1: stg_19 [1/1] 0.00ns
:5  call void (...)* @_ssdm_op_SpecBitsMap([101 x i8]* %score_out) nounwind, !map !45

ST_1: stg_20 [1/1] 0.00ns
:6  call void (...)* @_ssdm_op_SpecBitsMap(i32 %i) nounwind, !map !49

ST_1: stg_21 [1/1] 0.00ns
:7  call void (...)* @_ssdm_op_SpecBitsMap(i32 0) nounwind, !map !53

ST_1: stg_22 [1/1] 0.00ns
:8  call void (...)* @_ssdm_op_SpecTopModule([16 x i8]* @needlemanWunsch_str) nounwind

ST_1: i_read [1/1] 0.00ns
:9  %i_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %i) nounwind

ST_1: ref_genome_read [1/1] 0.00ns
:10  %ref_genome_read = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %ref_genome) nounwind

ST_1: tmp [1/1] 2.52ns
:11  %tmp = icmp eq i32 %i_read, 1

ST_1: stg_26 [1/1] 0.00ns
:12  br i1 %tmp, label %1, label %._crit_edge

ST_1: stg_27 [1/1] 1.57ns
:0  store i32 0, i32* @max_orig, align 4

ST_1: stg_28 [1/1] 1.57ns
:1  store i32 -100, i32* @max_score, align 4

ST_1: stg_29 [1/1] 0.00ns
:2  br label %._crit_edge

ST_1: stg_30 [1/1] 1.57ns
._crit_edge:0  br label %2


 <State 2>: 4.11ns
ST_2: j [1/1] 0.00ns
:0  %j = phi i7 [ 1, %._crit_edge ], [ %j_1, %9 ]

ST_2: exitcond [1/1] 1.97ns
:1  %exitcond = icmp eq i7 %j, -27

ST_2: stg_33 [1/1] 0.00ns
:2  br i1 %exitcond, label %10, label %3

ST_2: tmp_3 [1/1] 1.72ns
:4  %tmp_3 = add i7 %j, -1

ST_2: tmp_4 [1/1] 0.00ns
:5  %tmp_4 = zext i7 %tmp_3 to i64

ST_2: reads_addr [1/1] 0.00ns
:16  %reads_addr = getelementptr [100 x i8]* %reads, i64 0, i64 %tmp_4

ST_2: reads_load [2/2] 2.39ns
:17  %reads_load = load i8* %reads_addr, align 1


 <State 3>: 2.39ns
ST_3: reads_load [1/2] 2.39ns
:17  %reads_load = load i8* %reads_addr, align 1

ST_3: j_1 [1/1] 1.72ns
:1  %j_1 = add i7 %j, 1


 <State 4>: 2.39ns
ST_4: score_in_addr [1/1] 0.00ns
:6  %score_in_addr = getelementptr [101 x i8]* %score_in, i64 0, i64 %tmp_4

ST_4: score_in_load [2/2] 2.39ns
:7  %score_in_load = load i8* %score_in_addr, align 1

ST_4: tmp_5 [1/1] 0.00ns
:9  %tmp_5 = zext i7 %j to i64

ST_4: score_in_addr_1 [1/1] 0.00ns
:10  %score_in_addr_1 = getelementptr [101 x i8]* %score_in, i64 0, i64 %tmp_5

ST_4: score_in_load_1 [2/2] 2.39ns
:11  %score_in_load_1 = load i8* %score_in_addr_1, align 1

ST_4: tmp_6 [1/1] 2.00ns
:18  %tmp_6 = icmp eq i8 %reads_load, %ref_genome_read


 <State 5>: 4.23ns
ST_5: score_in_load [1/2] 2.39ns
:7  %score_in_load = load i8* %score_in_addr, align 1

ST_5: diag_cast [1/1] 0.00ns
:8  %diag_cast = sext i8 %score_in_load to i9

ST_5: score_in_load_1 [1/2] 2.39ns
:11  %score_in_load_1 = load i8* %score_in_addr_1, align 1

ST_5: up_cast [1/1] 0.00ns
:12  %up_cast = sext i8 %score_in_load_1 to i9

ST_5: score_out_addr_1 [1/1] 0.00ns
:13  %score_out_addr_1 = getelementptr [101 x i8]* %score_out, i64 0, i64 %tmp_4

ST_5: score_out_load_1 [2/2] 2.39ns
:14  %score_out_load_1 = load i8* %score_out_addr_1, align 1

ST_5: diag_score_0_v_cast_cast [1/1] 1.37ns
:19  %diag_score_0_v_cast_cast = select i1 %tmp_6, i9 1, i9 -1

ST_5: diag_score [1/1] 1.84ns
:20  %diag_score = add i9 %diag_cast, %diag_score_0_v_cast_cast

ST_5: up_score [1/1] 1.72ns
:22  %up_score = add i9 %up_cast, -1


 <State 6>: 7.51ns
ST_6: score_out_load_1 [1/2] 2.39ns
:14  %score_out_load_1 = load i8* %score_out_addr_1, align 1

ST_6: left_cast [1/1] 0.00ns
:15  %left_cast = sext i8 %score_out_load_1 to i9

ST_6: left_score [1/1] 1.72ns
:21  %left_score = add i9 %left_cast, -1

ST_6: tmp_7 [1/1] 2.03ns
:23  %tmp_7 = icmp slt i9 %diag_score, %left_score

ST_6: tmp_8 [1/1] 2.03ns
:24  %tmp_8 = icmp slt i9 %diag_score, %up_score

ST_6: or_cond [1/1] 1.37ns
:25  %or_cond = or i1 %tmp_7, %tmp_8

ST_6: stg_61 [1/1] 0.00ns
:26  br i1 %or_cond, label %5, label %4

ST_6: tmp_11 [1/1] 0.00ns
:0  %tmp_11 = trunc i9 %diag_score to i8

ST_6: score_out_addr_2 [1/1] 0.00ns
:1  %score_out_addr_2 = getelementptr [101 x i8]* %score_out, i64 0, i64 %tmp_5

ST_6: stg_64 [1/1] 2.39ns
:2  store i8 %tmp_11, i8* %score_out_addr_2, align 1

ST_6: orig_in_addr [1/1] 0.00ns
:3  %orig_in_addr = getelementptr [101 x i32]* %orig_in, i64 0, i64 %tmp_4

ST_6: orig_in_load [2/2] 2.71ns
:4  %orig_in_load = load i32* %orig_in_addr, align 4

ST_6: tmp_9 [1/1] 2.03ns
:0  %tmp_9 = icmp slt i9 %left_score, %diag_score

ST_6: tmp_s [1/1] 2.03ns
:1  %tmp_s = icmp slt i9 %left_score, %up_score

ST_6: or_cond1 [1/1] 1.37ns
:2  %or_cond1 = or i1 %tmp_9, %tmp_s

ST_6: stg_70 [1/1] 0.00ns
:3  br i1 %or_cond1, label %7, label %6

ST_6: tmp_13 [1/1] 0.00ns
:0  %tmp_13 = trunc i9 %left_score to i8

ST_6: score_out_addr_4 [1/1] 0.00ns
:1  %score_out_addr_4 = getelementptr [101 x i8]* %score_out, i64 0, i64 %tmp_5

ST_6: stg_73 [1/1] 2.39ns
:2  store i8 %tmp_13, i8* %score_out_addr_4, align 1

ST_6: tmp_12 [1/1] 0.00ns
:0  %tmp_12 = trunc i9 %up_score to i8

ST_6: score_out_addr_3 [1/1] 0.00ns
:1  %score_out_addr_3 = getelementptr [101 x i8]* %score_out, i64 0, i64 %tmp_5

ST_6: stg_76 [1/1] 2.39ns
:2  store i8 %tmp_12, i8* %score_out_addr_3, align 1

ST_6: orig_in_addr_1 [1/1] 0.00ns
:3  %orig_in_addr_1 = getelementptr [101 x i32]* %orig_in, i64 0, i64 %tmp_5

ST_6: orig_in_load_1 [2/2] 2.71ns
:4  %orig_in_load_1 = load i32* %orig_in_addr_1, align 4


 <State 7>: 2.71ns
ST_7: orig_in_load [1/2] 2.71ns
:4  %orig_in_load = load i32* %orig_in_addr, align 4

ST_7: orig_out_addr_3 [1/1] 0.00ns
:3  %orig_out_addr_3 = getelementptr [101 x i32]* %orig_out, i64 0, i64 %tmp_4

ST_7: orig_out_load_1 [2/2] 2.71ns
:4  %orig_out_load_1 = load i32* %orig_out_addr_3, align 4

ST_7: orig_in_load_1 [1/2] 2.71ns
:4  %orig_in_load_1 = load i32* %orig_in_addr_1, align 4


 <State 8>: 5.42ns
ST_8: empty [1/1] 0.00ns
:0  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 100, i64 100, i64 100) nounwind

ST_8: stg_84 [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecLoopName([4 x i8]* @p_str) nounwind

ST_8: tmp_10 [1/1] 0.00ns
:2  %tmp_10 = call i32 (...)* @_ssdm_op_SpecRegionBegin([4 x i8]* @p_str) nounwind

ST_8: stg_86 [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

ST_8: orig_out_addr_1 [1/1] 0.00ns
:5  %orig_out_addr_1 = getelementptr [101 x i32]* %orig_out, i64 0, i64 %tmp_5

ST_8: stg_88 [1/1] 2.71ns
:6  store i32 %orig_in_load, i32* %orig_out_addr_1, align 4

ST_8: stg_89 [1/1] 0.00ns
:7  br label %9

ST_8: orig_out_load_1 [1/2] 2.71ns
:4  %orig_out_load_1 = load i32* %orig_out_addr_3, align 4

ST_8: orig_out_addr_4 [1/1] 0.00ns
:5  %orig_out_addr_4 = getelementptr [101 x i32]* %orig_out, i64 0, i64 %tmp_5

ST_8: stg_92 [1/1] 2.71ns
:6  store i32 %orig_out_load_1, i32* %orig_out_addr_4, align 4

ST_8: stg_93 [1/1] 0.00ns
:7  br label %8

ST_8: orig_out_addr_2 [1/1] 0.00ns
:5  %orig_out_addr_2 = getelementptr [101 x i32]* %orig_out, i64 0, i64 %tmp_5

ST_8: stg_95 [1/1] 2.71ns
:6  store i32 %orig_in_load_1, i32* %orig_out_addr_2, align 4

ST_8: stg_96 [1/1] 0.00ns
:7  br label %8

ST_8: stg_97 [1/1] 0.00ns
:0  br label %9

ST_8: empty_2 [1/1] 0.00ns
:0  %empty_2 = call i32 (...)* @_ssdm_op_SpecRegionEnd([4 x i8]* @p_str, i32 %tmp_10) nounwind

ST_8: stg_99 [1/1] 0.00ns
:2  br label %2


 <State 9>: 2.39ns
ST_9: score_out_addr [1/1] 0.00ns
:0  %score_out_addr = getelementptr [101 x i8]* %score_out, i64 0, i64 100

ST_9: score_out_load [2/2] 2.39ns
:1  %score_out_load = load i8* %score_out_addr, align 1


 <State 10>: 2.39ns
ST_10: score_out_load [1/2] 2.39ns
:1  %score_out_load = load i8* %score_out_addr, align 1


 <State 11>: 2.71ns
ST_11: tmp_1 [1/1] 0.00ns
:2  %tmp_1 = sext i8 %score_out_load to i32

ST_11: max_score_load [1/1] 0.00ns
:3  %max_score_load = load i32* @max_score, align 4

ST_11: tmp_2 [1/1] 2.52ns
:4  %tmp_2 = icmp sgt i32 %tmp_1, %max_score_load

ST_11: stg_106 [1/1] 0.00ns
:5  br i1 %tmp_2, label %11, label %._crit_edge2

ST_11: stg_107 [1/1] 1.57ns
:0  store i32 %tmp_1, i32* @max_score, align 4

ST_11: orig_out_addr [1/1] 0.00ns
:1  %orig_out_addr = getelementptr [101 x i32]* %orig_out, i64 0, i64 100

ST_11: orig_out_load [2/2] 2.71ns
:2  %orig_out_load = load i32* %orig_out_addr, align 4


 <State 12>: 4.28ns
ST_12: orig_out_load [1/2] 2.71ns
:2  %orig_out_load = load i32* %orig_out_addr, align 4

ST_12: stg_111 [1/1] 1.57ns
:3  store i32 %orig_out_load, i32* @max_orig, align 4

ST_12: stg_112 [1/1] 0.00ns
:4  br label %._crit_edge2


 <State 13>: 0.00ns
ST_13: max_orig_load [1/1] 0.00ns
._crit_edge2:0  %max_orig_load = load i32* @max_orig, align 4

ST_13: stg_114 [1/1] 0.00ns
._crit_edge2:1  ret i32 %max_orig_load



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ reads]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; mode=0x8d56910; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ ref_genome]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x8d569a0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ orig_in]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; mode=0x8d57450; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ orig_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; mode=0x8d578d0; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ score_in]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; mode=0x8d57330; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ score_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; mode=0x8d57a80; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ i]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x8d584a0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ max_orig]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=0; extern=0; dir=2; type=0; mode=0x8d57600; pingpong=0; private_global=1; linkage=15; visibility=0; IO mode=ap_ovld:ce=0
Port [ max_score]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=0; extern=0; dir=2; type=0; mode=0x8d58140; pingpong=0; private_global=1; linkage=15; visibility=0; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
stg_14                   (specbitsmap      ) [ 00000000000000]
stg_15                   (specbitsmap      ) [ 00000000000000]
stg_16                   (specbitsmap      ) [ 00000000000000]
stg_17                   (specbitsmap      ) [ 00000000000000]
stg_18                   (specbitsmap      ) [ 00000000000000]
stg_19                   (specbitsmap      ) [ 00000000000000]
stg_20                   (specbitsmap      ) [ 00000000000000]
stg_21                   (specbitsmap      ) [ 00000000000000]
stg_22                   (spectopmodule    ) [ 00000000000000]
i_read                   (read             ) [ 00000000000000]
ref_genome_read          (read             ) [ 00111111100000]
tmp                      (icmp             ) [ 01000000000000]
stg_26                   (br               ) [ 00000000000000]
stg_27                   (store            ) [ 00000000000000]
stg_28                   (store            ) [ 00000000000000]
stg_29                   (br               ) [ 00000000000000]
stg_30                   (br               ) [ 01111111100000]
j                        (phi              ) [ 00111000000000]
exitcond                 (icmp             ) [ 00111111100000]
stg_33                   (br               ) [ 00000000000000]
tmp_3                    (add              ) [ 00000000000000]
tmp_4                    (zext             ) [ 00111111000000]
reads_addr               (getelementptr    ) [ 00010000000000]
reads_load               (load             ) [ 00101000000000]
j_1                      (add              ) [ 01111111100000]
score_in_addr            (getelementptr    ) [ 00010100000000]
tmp_5                    (zext             ) [ 00110111100000]
score_in_addr_1          (getelementptr    ) [ 00010100000000]
tmp_6                    (icmp             ) [ 00010100000000]
score_in_load            (load             ) [ 00000000000000]
diag_cast                (sext             ) [ 00000000000000]
score_in_load_1          (load             ) [ 00000000000000]
up_cast                  (sext             ) [ 00000000000000]
score_out_addr_1         (getelementptr    ) [ 00100010000000]
diag_score_0_v_cast_cast (select           ) [ 00000000000000]
diag_score               (add              ) [ 00100010000000]
up_score                 (add              ) [ 00100010000000]
score_out_load_1         (load             ) [ 00000000000000]
left_cast                (sext             ) [ 00000000000000]
left_score               (add              ) [ 00000000000000]
tmp_7                    (icmp             ) [ 00000000000000]
tmp_8                    (icmp             ) [ 00000000000000]
or_cond                  (or               ) [ 00111111100000]
stg_61                   (br               ) [ 00000000000000]
tmp_11                   (trunc            ) [ 00000000000000]
score_out_addr_2         (getelementptr    ) [ 00000000000000]
stg_64                   (store            ) [ 00000000000000]
orig_in_addr             (getelementptr    ) [ 00010001000000]
tmp_9                    (icmp             ) [ 00000000000000]
tmp_s                    (icmp             ) [ 00000000000000]
or_cond1                 (or               ) [ 00111111100000]
stg_70                   (br               ) [ 00000000000000]
tmp_13                   (trunc            ) [ 00000000000000]
score_out_addr_4         (getelementptr    ) [ 00000000000000]
stg_73                   (store            ) [ 00000000000000]
tmp_12                   (trunc            ) [ 00000000000000]
score_out_addr_3         (getelementptr    ) [ 00000000000000]
stg_76                   (store            ) [ 00000000000000]
orig_in_addr_1           (getelementptr    ) [ 00010001000000]
orig_in_load             (load             ) [ 00100000100000]
orig_out_addr_3          (getelementptr    ) [ 00100000100000]
orig_in_load_1           (load             ) [ 00100000100000]
empty                    (speclooptripcount) [ 00000000000000]
stg_84                   (specloopname     ) [ 00000000000000]
tmp_10                   (specregionbegin  ) [ 00000000000000]
stg_86                   (specpipeline     ) [ 00000000000000]
orig_out_addr_1          (getelementptr    ) [ 00000000000000]
stg_88                   (store            ) [ 00000000000000]
stg_89                   (br               ) [ 00000000000000]
orig_out_load_1          (load             ) [ 00000000000000]
orig_out_addr_4          (getelementptr    ) [ 00000000000000]
stg_92                   (store            ) [ 00000000000000]
stg_93                   (br               ) [ 00000000000000]
orig_out_addr_2          (getelementptr    ) [ 00000000000000]
stg_95                   (store            ) [ 00000000000000]
stg_96                   (br               ) [ 00000000000000]
stg_97                   (br               ) [ 00000000000000]
empty_2                  (specregionend    ) [ 00000000000000]
stg_99                   (br               ) [ 01111111100000]
score_out_addr           (getelementptr    ) [ 00000000001000]
score_out_load           (load             ) [ 00000000000100]
tmp_1                    (sext             ) [ 00000000000000]
max_score_load           (load             ) [ 00000000000000]
tmp_2                    (icmp             ) [ 00000000000100]
stg_106                  (br               ) [ 00000000000000]
stg_107                  (store            ) [ 00000000000000]
orig_out_addr            (getelementptr    ) [ 00000000000010]
orig_out_load            (load             ) [ 00000000000000]
stg_111                  (store            ) [ 00000000000000]
stg_112                  (br               ) [ 00000000000000]
max_orig_load            (load             ) [ 00000000000000]
stg_114                  (ret              ) [ 00000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="reads">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reads"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="ref_genome">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ref_genome"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="orig_in">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="orig_in"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="orig_out">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="orig_out"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="score_in">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="score_in"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="score_out">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="score_out"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="i">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="i"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="max_orig">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_orig"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="max_score">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_score"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="needlemanWunsch_str"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="62" class="1004" name="i_read_read_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="32" slack="0"/>
<pin id="64" dir="0" index="1" bw="32" slack="0"/>
<pin id="65" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="i_read/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="ref_genome_read_read_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="8" slack="0"/>
<pin id="70" dir="0" index="1" bw="8" slack="0"/>
<pin id="71" dir="1" index="2" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ref_genome_read/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="reads_addr_gep_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="8" slack="0"/>
<pin id="76" dir="0" index="1" bw="1" slack="0"/>
<pin id="77" dir="0" index="2" bw="7" slack="0"/>
<pin id="78" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="reads_addr/2 "/>
</bind>
</comp>

<comp id="81" class="1004" name="grp_access_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="7" slack="0"/>
<pin id="83" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="84" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="reads_load/2 "/>
</bind>
</comp>

<comp id="86" class="1004" name="score_in_addr_gep_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="8" slack="0"/>
<pin id="88" dir="0" index="1" bw="1" slack="0"/>
<pin id="89" dir="0" index="2" bw="7" slack="2"/>
<pin id="90" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="score_in_addr/4 "/>
</bind>
</comp>

<comp id="93" class="1004" name="grp_access_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="7" slack="0"/>
<pin id="95" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="105" dir="0" index="3" bw="7" slack="0"/>
<pin id="106" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="96" dir="1" index="2" bw="8" slack="0"/>
<pin id="107" dir="1" index="5" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="score_in_load/4 score_in_load_1/4 "/>
</bind>
</comp>

<comp id="98" class="1004" name="score_in_addr_1_gep_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="8" slack="0"/>
<pin id="100" dir="0" index="1" bw="1" slack="0"/>
<pin id="101" dir="0" index="2" bw="7" slack="0"/>
<pin id="102" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="score_in_addr_1/4 "/>
</bind>
</comp>

<comp id="109" class="1004" name="score_out_addr_1_gep_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="8" slack="0"/>
<pin id="111" dir="0" index="1" bw="1" slack="0"/>
<pin id="112" dir="0" index="2" bw="7" slack="3"/>
<pin id="113" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="score_out_addr_1/5 "/>
</bind>
</comp>

<comp id="116" class="1004" name="grp_access_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="7" slack="0"/>
<pin id="118" dir="0" index="1" bw="8" slack="0"/>
<pin id="119" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="score_out_load_1/5 stg_64/6 stg_73/6 stg_76/6 score_out_load/9 "/>
</bind>
</comp>

<comp id="121" class="1004" name="score_out_addr_2_gep_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="8" slack="0"/>
<pin id="123" dir="0" index="1" bw="1" slack="0"/>
<pin id="124" dir="0" index="2" bw="7" slack="2"/>
<pin id="125" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="score_out_addr_2/6 "/>
</bind>
</comp>

<comp id="129" class="1004" name="orig_in_addr_gep_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="32" slack="0"/>
<pin id="131" dir="0" index="1" bw="1" slack="0"/>
<pin id="132" dir="0" index="2" bw="7" slack="4"/>
<pin id="133" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="orig_in_addr/6 "/>
</bind>
</comp>

<comp id="136" class="1004" name="grp_access_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="7" slack="0"/>
<pin id="138" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="139" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="orig_in_load/6 orig_in_load_1/6 "/>
</bind>
</comp>

<comp id="141" class="1004" name="score_out_addr_4_gep_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="8" slack="0"/>
<pin id="143" dir="0" index="1" bw="1" slack="0"/>
<pin id="144" dir="0" index="2" bw="7" slack="2"/>
<pin id="145" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="score_out_addr_4/6 "/>
</bind>
</comp>

<comp id="149" class="1004" name="score_out_addr_3_gep_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="8" slack="0"/>
<pin id="151" dir="0" index="1" bw="1" slack="0"/>
<pin id="152" dir="0" index="2" bw="7" slack="2"/>
<pin id="153" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="score_out_addr_3/6 "/>
</bind>
</comp>

<comp id="157" class="1004" name="orig_in_addr_1_gep_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="32" slack="0"/>
<pin id="159" dir="0" index="1" bw="1" slack="0"/>
<pin id="160" dir="0" index="2" bw="7" slack="2"/>
<pin id="161" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="orig_in_addr_1/6 "/>
</bind>
</comp>

<comp id="165" class="1004" name="orig_out_addr_3_gep_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="32" slack="0"/>
<pin id="167" dir="0" index="1" bw="1" slack="0"/>
<pin id="168" dir="0" index="2" bw="7" slack="5"/>
<pin id="169" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="orig_out_addr_3/7 "/>
</bind>
</comp>

<comp id="172" class="1004" name="grp_access_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="7" slack="0"/>
<pin id="174" dir="0" index="1" bw="32" slack="0"/>
<pin id="175" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="orig_out_load_1/7 stg_88/8 stg_92/8 stg_95/8 orig_out_load/11 "/>
</bind>
</comp>

<comp id="177" class="1004" name="orig_out_addr_1_gep_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="32" slack="0"/>
<pin id="179" dir="0" index="1" bw="1" slack="0"/>
<pin id="180" dir="0" index="2" bw="7" slack="4"/>
<pin id="181" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="orig_out_addr_1/8 "/>
</bind>
</comp>

<comp id="185" class="1004" name="orig_out_addr_4_gep_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="32" slack="0"/>
<pin id="187" dir="0" index="1" bw="1" slack="0"/>
<pin id="188" dir="0" index="2" bw="7" slack="4"/>
<pin id="189" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="orig_out_addr_4/8 "/>
</bind>
</comp>

<comp id="194" class="1004" name="orig_out_addr_2_gep_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="32" slack="0"/>
<pin id="196" dir="0" index="1" bw="1" slack="0"/>
<pin id="197" dir="0" index="2" bw="7" slack="4"/>
<pin id="198" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="orig_out_addr_2/8 "/>
</bind>
</comp>

<comp id="202" class="1004" name="score_out_addr_gep_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="8" slack="0"/>
<pin id="204" dir="0" index="1" bw="1" slack="0"/>
<pin id="205" dir="0" index="2" bw="8" slack="0"/>
<pin id="206" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="score_out_addr/9 "/>
</bind>
</comp>

<comp id="211" class="1004" name="orig_out_addr_gep_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="32" slack="0"/>
<pin id="213" dir="0" index="1" bw="1" slack="0"/>
<pin id="214" dir="0" index="2" bw="8" slack="0"/>
<pin id="215" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="orig_out_addr/11 "/>
</bind>
</comp>

<comp id="220" class="1005" name="j_reg_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="7" slack="1"/>
<pin id="222" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="224" class="1004" name="j_phi_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="1" slack="1"/>
<pin id="226" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="227" dir="0" index="2" bw="7" slack="1"/>
<pin id="228" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="229" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/2 "/>
</bind>
</comp>

<comp id="232" class="1005" name="reg_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="32" slack="1"/>
<pin id="234" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="orig_in_load orig_in_load_1 "/>
</bind>
</comp>

<comp id="237" class="1004" name="tmp_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="32" slack="0"/>
<pin id="239" dir="0" index="1" bw="1" slack="0"/>
<pin id="240" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="243" class="1004" name="stg_27_store_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="1" slack="0"/>
<pin id="245" dir="0" index="1" bw="32" slack="0"/>
<pin id="246" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_27/1 "/>
</bind>
</comp>

<comp id="249" class="1004" name="stg_28_store_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="8" slack="0"/>
<pin id="251" dir="0" index="1" bw="32" slack="0"/>
<pin id="252" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_28/1 "/>
</bind>
</comp>

<comp id="255" class="1004" name="exitcond_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="7" slack="0"/>
<pin id="257" dir="0" index="1" bw="6" slack="0"/>
<pin id="258" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/2 "/>
</bind>
</comp>

<comp id="261" class="1004" name="tmp_3_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="7" slack="0"/>
<pin id="263" dir="0" index="1" bw="1" slack="0"/>
<pin id="264" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_3/2 "/>
</bind>
</comp>

<comp id="267" class="1004" name="tmp_4_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="7" slack="0"/>
<pin id="269" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_4/2 "/>
</bind>
</comp>

<comp id="272" class="1004" name="j_1_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="7" slack="1"/>
<pin id="274" dir="0" index="1" bw="1" slack="0"/>
<pin id="275" dir="1" index="2" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_1/3 "/>
</bind>
</comp>

<comp id="278" class="1004" name="tmp_5_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="7" slack="2"/>
<pin id="280" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_5/4 "/>
</bind>
</comp>

<comp id="283" class="1004" name="tmp_6_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="8" slack="1"/>
<pin id="285" dir="0" index="1" bw="8" slack="3"/>
<pin id="286" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_6/4 "/>
</bind>
</comp>

<comp id="287" class="1004" name="diag_cast_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="8" slack="0"/>
<pin id="289" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="diag_cast/5 "/>
</bind>
</comp>

<comp id="291" class="1004" name="up_cast_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="8" slack="0"/>
<pin id="293" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="up_cast/5 "/>
</bind>
</comp>

<comp id="295" class="1004" name="diag_score_0_v_cast_cast_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="1" slack="1"/>
<pin id="297" dir="0" index="1" bw="1" slack="0"/>
<pin id="298" dir="0" index="2" bw="1" slack="0"/>
<pin id="299" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="diag_score_0_v_cast_cast/5 "/>
</bind>
</comp>

<comp id="302" class="1004" name="diag_score_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="8" slack="0"/>
<pin id="304" dir="0" index="1" bw="9" slack="0"/>
<pin id="305" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="diag_score/5 "/>
</bind>
</comp>

<comp id="308" class="1004" name="up_score_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="8" slack="0"/>
<pin id="310" dir="0" index="1" bw="1" slack="0"/>
<pin id="311" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="up_score/5 "/>
</bind>
</comp>

<comp id="314" class="1004" name="left_cast_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="8" slack="0"/>
<pin id="316" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="left_cast/6 "/>
</bind>
</comp>

<comp id="318" class="1004" name="left_score_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="8" slack="0"/>
<pin id="320" dir="0" index="1" bw="1" slack="0"/>
<pin id="321" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="left_score/6 "/>
</bind>
</comp>

<comp id="324" class="1004" name="tmp_7_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="9" slack="1"/>
<pin id="326" dir="0" index="1" bw="9" slack="0"/>
<pin id="327" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_7/6 "/>
</bind>
</comp>

<comp id="329" class="1004" name="tmp_8_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="9" slack="1"/>
<pin id="331" dir="0" index="1" bw="9" slack="1"/>
<pin id="332" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_8/6 "/>
</bind>
</comp>

<comp id="333" class="1004" name="or_cond_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="1" slack="0"/>
<pin id="335" dir="0" index="1" bw="1" slack="0"/>
<pin id="336" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_cond/6 "/>
</bind>
</comp>

<comp id="339" class="1004" name="tmp_11_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="9" slack="1"/>
<pin id="341" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_11/6 "/>
</bind>
</comp>

<comp id="343" class="1004" name="tmp_9_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="9" slack="0"/>
<pin id="345" dir="0" index="1" bw="9" slack="1"/>
<pin id="346" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_9/6 "/>
</bind>
</comp>

<comp id="348" class="1004" name="tmp_s_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="9" slack="0"/>
<pin id="350" dir="0" index="1" bw="9" slack="1"/>
<pin id="351" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_s/6 "/>
</bind>
</comp>

<comp id="353" class="1004" name="or_cond1_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="1" slack="0"/>
<pin id="355" dir="0" index="1" bw="1" slack="0"/>
<pin id="356" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_cond1/6 "/>
</bind>
</comp>

<comp id="359" class="1004" name="tmp_13_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="9" slack="0"/>
<pin id="361" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_13/6 "/>
</bind>
</comp>

<comp id="364" class="1004" name="tmp_12_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="9" slack="1"/>
<pin id="366" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_12/6 "/>
</bind>
</comp>

<comp id="368" class="1004" name="tmp_1_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="8" slack="1"/>
<pin id="370" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_1/11 "/>
</bind>
</comp>

<comp id="371" class="1004" name="max_score_load_load_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="32" slack="0"/>
<pin id="373" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="max_score_load/11 "/>
</bind>
</comp>

<comp id="375" class="1004" name="tmp_2_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="8" slack="0"/>
<pin id="377" dir="0" index="1" bw="32" slack="0"/>
<pin id="378" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_2/11 "/>
</bind>
</comp>

<comp id="381" class="1004" name="stg_107_store_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="8" slack="0"/>
<pin id="383" dir="0" index="1" bw="32" slack="0"/>
<pin id="384" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_107/11 "/>
</bind>
</comp>

<comp id="387" class="1004" name="stg_111_store_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="32" slack="0"/>
<pin id="389" dir="0" index="1" bw="32" slack="0"/>
<pin id="390" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_111/12 "/>
</bind>
</comp>

<comp id="393" class="1004" name="max_orig_load_load_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="32" slack="0"/>
<pin id="395" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="max_orig_load/13 "/>
</bind>
</comp>

<comp id="397" class="1005" name="ref_genome_read_reg_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="8" slack="3"/>
<pin id="399" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="ref_genome_read "/>
</bind>
</comp>

<comp id="405" class="1005" name="exitcond_reg_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="1" slack="1"/>
<pin id="407" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond "/>
</bind>
</comp>

<comp id="409" class="1005" name="tmp_4_reg_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="64" slack="2"/>
<pin id="411" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="tmp_4 "/>
</bind>
</comp>

<comp id="417" class="1005" name="reads_addr_reg_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="7" slack="1"/>
<pin id="419" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="reads_addr "/>
</bind>
</comp>

<comp id="422" class="1005" name="reads_load_reg_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="8" slack="1"/>
<pin id="424" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="reads_load "/>
</bind>
</comp>

<comp id="427" class="1005" name="j_1_reg_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="7" slack="1"/>
<pin id="429" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="j_1 "/>
</bind>
</comp>

<comp id="432" class="1005" name="score_in_addr_reg_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="7" slack="1"/>
<pin id="434" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="score_in_addr "/>
</bind>
</comp>

<comp id="437" class="1005" name="tmp_5_reg_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="64" slack="2"/>
<pin id="439" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="tmp_5 "/>
</bind>
</comp>

<comp id="448" class="1005" name="score_in_addr_1_reg_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="7" slack="1"/>
<pin id="450" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="score_in_addr_1 "/>
</bind>
</comp>

<comp id="453" class="1005" name="tmp_6_reg_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="1" slack="1"/>
<pin id="455" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_6 "/>
</bind>
</comp>

<comp id="458" class="1005" name="score_out_addr_1_reg_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="7" slack="1"/>
<pin id="460" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="score_out_addr_1 "/>
</bind>
</comp>

<comp id="463" class="1005" name="diag_score_reg_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="9" slack="1"/>
<pin id="465" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="diag_score "/>
</bind>
</comp>

<comp id="471" class="1005" name="up_score_reg_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="9" slack="1"/>
<pin id="473" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="up_score "/>
</bind>
</comp>

<comp id="478" class="1005" name="or_cond_reg_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="1" slack="1"/>
<pin id="480" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_cond "/>
</bind>
</comp>

<comp id="482" class="1005" name="orig_in_addr_reg_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="7" slack="1"/>
<pin id="484" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="orig_in_addr "/>
</bind>
</comp>

<comp id="487" class="1005" name="or_cond1_reg_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="1" slack="1"/>
<pin id="489" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_cond1 "/>
</bind>
</comp>

<comp id="491" class="1005" name="orig_in_addr_1_reg_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="7" slack="1"/>
<pin id="493" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="orig_in_addr_1 "/>
</bind>
</comp>

<comp id="496" class="1005" name="orig_out_addr_3_reg_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="7" slack="1"/>
<pin id="498" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="orig_out_addr_3 "/>
</bind>
</comp>

<comp id="501" class="1005" name="score_out_addr_reg_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="7" slack="1"/>
<pin id="503" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="score_out_addr "/>
</bind>
</comp>

<comp id="506" class="1005" name="score_out_load_reg_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="8" slack="1"/>
<pin id="508" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="score_out_load "/>
</bind>
</comp>

<comp id="514" class="1005" name="orig_out_addr_reg_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="7" slack="1"/>
<pin id="516" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="orig_out_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="66"><net_src comp="26" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="67"><net_src comp="12" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="72"><net_src comp="28" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="73"><net_src comp="2" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="79"><net_src comp="0" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="80"><net_src comp="40" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="85"><net_src comp="74" pin="3"/><net_sink comp="81" pin=0"/></net>

<net id="91"><net_src comp="8" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="92"><net_src comp="40" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="97"><net_src comp="86" pin="3"/><net_sink comp="93" pin=0"/></net>

<net id="103"><net_src comp="8" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="104"><net_src comp="40" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="108"><net_src comp="98" pin="3"/><net_sink comp="93" pin=3"/></net>

<net id="114"><net_src comp="10" pin="0"/><net_sink comp="109" pin=0"/></net>

<net id="115"><net_src comp="40" pin="0"/><net_sink comp="109" pin=1"/></net>

<net id="120"><net_src comp="109" pin="3"/><net_sink comp="116" pin=0"/></net>

<net id="126"><net_src comp="10" pin="0"/><net_sink comp="121" pin=0"/></net>

<net id="127"><net_src comp="40" pin="0"/><net_sink comp="121" pin=1"/></net>

<net id="128"><net_src comp="121" pin="3"/><net_sink comp="116" pin=0"/></net>

<net id="134"><net_src comp="4" pin="0"/><net_sink comp="129" pin=0"/></net>

<net id="135"><net_src comp="40" pin="0"/><net_sink comp="129" pin=1"/></net>

<net id="140"><net_src comp="129" pin="3"/><net_sink comp="136" pin=0"/></net>

<net id="146"><net_src comp="10" pin="0"/><net_sink comp="141" pin=0"/></net>

<net id="147"><net_src comp="40" pin="0"/><net_sink comp="141" pin=1"/></net>

<net id="148"><net_src comp="141" pin="3"/><net_sink comp="116" pin=0"/></net>

<net id="154"><net_src comp="10" pin="0"/><net_sink comp="149" pin=0"/></net>

<net id="155"><net_src comp="40" pin="0"/><net_sink comp="149" pin=1"/></net>

<net id="156"><net_src comp="149" pin="3"/><net_sink comp="116" pin=0"/></net>

<net id="162"><net_src comp="4" pin="0"/><net_sink comp="157" pin=0"/></net>

<net id="163"><net_src comp="40" pin="0"/><net_sink comp="157" pin=1"/></net>

<net id="164"><net_src comp="157" pin="3"/><net_sink comp="136" pin=0"/></net>

<net id="170"><net_src comp="6" pin="0"/><net_sink comp="165" pin=0"/></net>

<net id="171"><net_src comp="40" pin="0"/><net_sink comp="165" pin=1"/></net>

<net id="176"><net_src comp="165" pin="3"/><net_sink comp="172" pin=0"/></net>

<net id="182"><net_src comp="6" pin="0"/><net_sink comp="177" pin=0"/></net>

<net id="183"><net_src comp="40" pin="0"/><net_sink comp="177" pin=1"/></net>

<net id="184"><net_src comp="177" pin="3"/><net_sink comp="172" pin=0"/></net>

<net id="190"><net_src comp="6" pin="0"/><net_sink comp="185" pin=0"/></net>

<net id="191"><net_src comp="40" pin="0"/><net_sink comp="185" pin=1"/></net>

<net id="192"><net_src comp="172" pin="2"/><net_sink comp="172" pin=1"/></net>

<net id="193"><net_src comp="185" pin="3"/><net_sink comp="172" pin=0"/></net>

<net id="199"><net_src comp="6" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="200"><net_src comp="40" pin="0"/><net_sink comp="194" pin=1"/></net>

<net id="201"><net_src comp="194" pin="3"/><net_sink comp="172" pin=0"/></net>

<net id="207"><net_src comp="10" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="208"><net_src comp="40" pin="0"/><net_sink comp="202" pin=1"/></net>

<net id="209"><net_src comp="48" pin="0"/><net_sink comp="202" pin=2"/></net>

<net id="210"><net_src comp="202" pin="3"/><net_sink comp="116" pin=0"/></net>

<net id="216"><net_src comp="6" pin="0"/><net_sink comp="211" pin=0"/></net>

<net id="217"><net_src comp="40" pin="0"/><net_sink comp="211" pin=1"/></net>

<net id="218"><net_src comp="48" pin="0"/><net_sink comp="211" pin=2"/></net>

<net id="219"><net_src comp="211" pin="3"/><net_sink comp="172" pin=0"/></net>

<net id="223"><net_src comp="34" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="230"><net_src comp="220" pin="1"/><net_sink comp="224" pin=0"/></net>

<net id="231"><net_src comp="224" pin="4"/><net_sink comp="220" pin=0"/></net>

<net id="235"><net_src comp="136" pin="2"/><net_sink comp="232" pin=0"/></net>

<net id="236"><net_src comp="232" pin="1"/><net_sink comp="172" pin=1"/></net>

<net id="241"><net_src comp="62" pin="2"/><net_sink comp="237" pin=0"/></net>

<net id="242"><net_src comp="30" pin="0"/><net_sink comp="237" pin=1"/></net>

<net id="247"><net_src comp="20" pin="0"/><net_sink comp="243" pin=0"/></net>

<net id="248"><net_src comp="14" pin="0"/><net_sink comp="243" pin=1"/></net>

<net id="253"><net_src comp="32" pin="0"/><net_sink comp="249" pin=0"/></net>

<net id="254"><net_src comp="16" pin="0"/><net_sink comp="249" pin=1"/></net>

<net id="259"><net_src comp="224" pin="4"/><net_sink comp="255" pin=0"/></net>

<net id="260"><net_src comp="36" pin="0"/><net_sink comp="255" pin=1"/></net>

<net id="265"><net_src comp="224" pin="4"/><net_sink comp="261" pin=0"/></net>

<net id="266"><net_src comp="38" pin="0"/><net_sink comp="261" pin=1"/></net>

<net id="270"><net_src comp="261" pin="2"/><net_sink comp="267" pin=0"/></net>

<net id="271"><net_src comp="267" pin="1"/><net_sink comp="74" pin=2"/></net>

<net id="276"><net_src comp="220" pin="1"/><net_sink comp="272" pin=0"/></net>

<net id="277"><net_src comp="34" pin="0"/><net_sink comp="272" pin=1"/></net>

<net id="281"><net_src comp="220" pin="1"/><net_sink comp="278" pin=0"/></net>

<net id="282"><net_src comp="278" pin="1"/><net_sink comp="98" pin=2"/></net>

<net id="290"><net_src comp="93" pin="2"/><net_sink comp="287" pin=0"/></net>

<net id="294"><net_src comp="93" pin="5"/><net_sink comp="291" pin=0"/></net>

<net id="300"><net_src comp="42" pin="0"/><net_sink comp="295" pin=1"/></net>

<net id="301"><net_src comp="44" pin="0"/><net_sink comp="295" pin=2"/></net>

<net id="306"><net_src comp="287" pin="1"/><net_sink comp="302" pin=0"/></net>

<net id="307"><net_src comp="295" pin="3"/><net_sink comp="302" pin=1"/></net>

<net id="312"><net_src comp="291" pin="1"/><net_sink comp="308" pin=0"/></net>

<net id="313"><net_src comp="44" pin="0"/><net_sink comp="308" pin=1"/></net>

<net id="317"><net_src comp="116" pin="2"/><net_sink comp="314" pin=0"/></net>

<net id="322"><net_src comp="314" pin="1"/><net_sink comp="318" pin=0"/></net>

<net id="323"><net_src comp="44" pin="0"/><net_sink comp="318" pin=1"/></net>

<net id="328"><net_src comp="318" pin="2"/><net_sink comp="324" pin=1"/></net>

<net id="337"><net_src comp="324" pin="2"/><net_sink comp="333" pin=0"/></net>

<net id="338"><net_src comp="329" pin="2"/><net_sink comp="333" pin=1"/></net>

<net id="342"><net_src comp="339" pin="1"/><net_sink comp="116" pin=1"/></net>

<net id="347"><net_src comp="318" pin="2"/><net_sink comp="343" pin=0"/></net>

<net id="352"><net_src comp="318" pin="2"/><net_sink comp="348" pin=0"/></net>

<net id="357"><net_src comp="343" pin="2"/><net_sink comp="353" pin=0"/></net>

<net id="358"><net_src comp="348" pin="2"/><net_sink comp="353" pin=1"/></net>

<net id="362"><net_src comp="318" pin="2"/><net_sink comp="359" pin=0"/></net>

<net id="363"><net_src comp="359" pin="1"/><net_sink comp="116" pin=1"/></net>

<net id="367"><net_src comp="364" pin="1"/><net_sink comp="116" pin=1"/></net>

<net id="374"><net_src comp="16" pin="0"/><net_sink comp="371" pin=0"/></net>

<net id="379"><net_src comp="368" pin="1"/><net_sink comp="375" pin=0"/></net>

<net id="380"><net_src comp="371" pin="1"/><net_sink comp="375" pin=1"/></net>

<net id="385"><net_src comp="368" pin="1"/><net_sink comp="381" pin=0"/></net>

<net id="386"><net_src comp="16" pin="0"/><net_sink comp="381" pin=1"/></net>

<net id="391"><net_src comp="172" pin="2"/><net_sink comp="387" pin=0"/></net>

<net id="392"><net_src comp="14" pin="0"/><net_sink comp="387" pin=1"/></net>

<net id="396"><net_src comp="14" pin="0"/><net_sink comp="393" pin=0"/></net>

<net id="400"><net_src comp="68" pin="2"/><net_sink comp="397" pin=0"/></net>

<net id="401"><net_src comp="397" pin="1"/><net_sink comp="283" pin=1"/></net>

<net id="408"><net_src comp="255" pin="2"/><net_sink comp="405" pin=0"/></net>

<net id="412"><net_src comp="267" pin="1"/><net_sink comp="409" pin=0"/></net>

<net id="413"><net_src comp="409" pin="1"/><net_sink comp="86" pin=2"/></net>

<net id="414"><net_src comp="409" pin="1"/><net_sink comp="109" pin=2"/></net>

<net id="415"><net_src comp="409" pin="1"/><net_sink comp="129" pin=2"/></net>

<net id="416"><net_src comp="409" pin="1"/><net_sink comp="165" pin=2"/></net>

<net id="420"><net_src comp="74" pin="3"/><net_sink comp="417" pin=0"/></net>

<net id="421"><net_src comp="417" pin="1"/><net_sink comp="81" pin=0"/></net>

<net id="425"><net_src comp="81" pin="2"/><net_sink comp="422" pin=0"/></net>

<net id="426"><net_src comp="422" pin="1"/><net_sink comp="283" pin=0"/></net>

<net id="430"><net_src comp="272" pin="2"/><net_sink comp="427" pin=0"/></net>

<net id="431"><net_src comp="427" pin="1"/><net_sink comp="224" pin=2"/></net>

<net id="435"><net_src comp="86" pin="3"/><net_sink comp="432" pin=0"/></net>

<net id="436"><net_src comp="432" pin="1"/><net_sink comp="93" pin=0"/></net>

<net id="440"><net_src comp="278" pin="1"/><net_sink comp="437" pin=0"/></net>

<net id="441"><net_src comp="437" pin="1"/><net_sink comp="121" pin=2"/></net>

<net id="442"><net_src comp="437" pin="1"/><net_sink comp="141" pin=2"/></net>

<net id="443"><net_src comp="437" pin="1"/><net_sink comp="149" pin=2"/></net>

<net id="444"><net_src comp="437" pin="1"/><net_sink comp="157" pin=2"/></net>

<net id="445"><net_src comp="437" pin="1"/><net_sink comp="177" pin=2"/></net>

<net id="446"><net_src comp="437" pin="1"/><net_sink comp="185" pin=2"/></net>

<net id="447"><net_src comp="437" pin="1"/><net_sink comp="194" pin=2"/></net>

<net id="451"><net_src comp="98" pin="3"/><net_sink comp="448" pin=0"/></net>

<net id="452"><net_src comp="448" pin="1"/><net_sink comp="93" pin=3"/></net>

<net id="456"><net_src comp="283" pin="2"/><net_sink comp="453" pin=0"/></net>

<net id="457"><net_src comp="453" pin="1"/><net_sink comp="295" pin=0"/></net>

<net id="461"><net_src comp="109" pin="3"/><net_sink comp="458" pin=0"/></net>

<net id="462"><net_src comp="458" pin="1"/><net_sink comp="116" pin=0"/></net>

<net id="466"><net_src comp="302" pin="2"/><net_sink comp="463" pin=0"/></net>

<net id="467"><net_src comp="463" pin="1"/><net_sink comp="324" pin=0"/></net>

<net id="468"><net_src comp="463" pin="1"/><net_sink comp="329" pin=0"/></net>

<net id="469"><net_src comp="463" pin="1"/><net_sink comp="339" pin=0"/></net>

<net id="470"><net_src comp="463" pin="1"/><net_sink comp="343" pin=1"/></net>

<net id="474"><net_src comp="308" pin="2"/><net_sink comp="471" pin=0"/></net>

<net id="475"><net_src comp="471" pin="1"/><net_sink comp="329" pin=1"/></net>

<net id="476"><net_src comp="471" pin="1"/><net_sink comp="348" pin=1"/></net>

<net id="477"><net_src comp="471" pin="1"/><net_sink comp="364" pin=0"/></net>

<net id="481"><net_src comp="333" pin="2"/><net_sink comp="478" pin=0"/></net>

<net id="485"><net_src comp="129" pin="3"/><net_sink comp="482" pin=0"/></net>

<net id="486"><net_src comp="482" pin="1"/><net_sink comp="136" pin=0"/></net>

<net id="490"><net_src comp="353" pin="2"/><net_sink comp="487" pin=0"/></net>

<net id="494"><net_src comp="157" pin="3"/><net_sink comp="491" pin=0"/></net>

<net id="495"><net_src comp="491" pin="1"/><net_sink comp="136" pin=0"/></net>

<net id="499"><net_src comp="165" pin="3"/><net_sink comp="496" pin=0"/></net>

<net id="500"><net_src comp="496" pin="1"/><net_sink comp="172" pin=0"/></net>

<net id="504"><net_src comp="202" pin="3"/><net_sink comp="501" pin=0"/></net>

<net id="505"><net_src comp="501" pin="1"/><net_sink comp="116" pin=0"/></net>

<net id="509"><net_src comp="116" pin="2"/><net_sink comp="506" pin=0"/></net>

<net id="510"><net_src comp="506" pin="1"/><net_sink comp="368" pin=0"/></net>

<net id="517"><net_src comp="211" pin="3"/><net_sink comp="514" pin=0"/></net>

<net id="518"><net_src comp="514" pin="1"/><net_sink comp="172" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
  - Chain level:
	State 1
		stg_26 : 1
	State 2
		exitcond : 1
		stg_33 : 2
		tmp_3 : 1
		tmp_4 : 2
		reads_addr : 3
		reads_load : 4
	State 3
	State 4
		score_in_load : 1
		score_in_addr_1 : 1
		score_in_load_1 : 2
	State 5
		diag_cast : 1
		up_cast : 1
		score_out_load_1 : 1
		diag_score : 2
		up_score : 2
	State 6
		left_cast : 1
		left_score : 2
		tmp_7 : 3
		or_cond : 4
		stg_61 : 4
		stg_64 : 1
		orig_in_load : 1
		tmp_9 : 3
		tmp_s : 3
		or_cond1 : 4
		stg_70 : 4
		tmp_13 : 3
		stg_73 : 4
		stg_76 : 1
		orig_in_load_1 : 1
	State 7
		orig_out_load_1 : 1
	State 8
		stg_88 : 1
		stg_92 : 1
		stg_95 : 1
		empty_2 : 1
	State 9
		score_out_load : 1
	State 10
	State 11
		tmp_2 : 1
		stg_106 : 2
		stg_107 : 1
		orig_out_load : 1
	State 12
		stg_111 : 1
	State 13
		stg_114 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------|---------|---------|
| Operation|         Functional Unit         |    FF   |   LUT   |
|----------|---------------------------------|---------|---------|
|          |            tmp_fu_237           |    0    |    11   |
|          |         exitcond_fu_255         |    0    |    3    |
|          |           tmp_6_fu_283          |    0    |    3    |
|   icmp   |           tmp_7_fu_324          |    0    |    3    |
|          |           tmp_8_fu_329          |    0    |    3    |
|          |           tmp_9_fu_343          |    0    |    3    |
|          |           tmp_s_fu_348          |    0    |    3    |
|          |           tmp_2_fu_375          |    0    |    11   |
|----------|---------------------------------|---------|---------|
|          |           tmp_3_fu_261          |    0    |    7    |
|          |            j_1_fu_272           |    0    |    7    |
|    add   |        diag_score_fu_302        |    0    |    9    |
|          |         up_score_fu_308         |    0    |    8    |
|          |        left_score_fu_318        |    0    |    8    |
|----------|---------------------------------|---------|---------|
|    or    |          or_cond_fu_333         |    0    |    1    |
|          |         or_cond1_fu_353         |    0    |    1    |
|----------|---------------------------------|---------|---------|
|  select  | diag_score_0_v_cast_cast_fu_295 |    0    |    1    |
|----------|---------------------------------|---------|---------|
|   read   |        i_read_read_fu_62        |    0    |    0    |
|          |    ref_genome_read_read_fu_68   |    0    |    0    |
|----------|---------------------------------|---------|---------|
|   zext   |           tmp_4_fu_267          |    0    |    0    |
|          |           tmp_5_fu_278          |    0    |    0    |
|----------|---------------------------------|---------|---------|
|          |         diag_cast_fu_287        |    0    |    0    |
|   sext   |          up_cast_fu_291         |    0    |    0    |
|          |         left_cast_fu_314        |    0    |    0    |
|          |           tmp_1_fu_368          |    0    |    0    |
|----------|---------------------------------|---------|---------|
|          |          tmp_11_fu_339          |    0    |    0    |
|   trunc  |          tmp_13_fu_359          |    0    |    0    |
|          |          tmp_12_fu_364          |    0    |    0    |
|----------|---------------------------------|---------|---------|
|   Total  |                                 |    0    |    82   |
|----------|---------------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|   diag_score_reg_463   |    9   |
|    exitcond_reg_405    |    1   |
|       j_1_reg_427      |    7   |
|        j_reg_220       |    7   |
|    or_cond1_reg_487    |    1   |
|     or_cond_reg_478    |    1   |
| orig_in_addr_1_reg_491 |    7   |
|  orig_in_addr_reg_482  |    7   |
| orig_out_addr_3_reg_496|    7   |
|  orig_out_addr_reg_514 |    7   |
|   reads_addr_reg_417   |    7   |
|   reads_load_reg_422   |    8   |
| ref_genome_read_reg_397|    8   |
|         reg_232        |   32   |
| score_in_addr_1_reg_448|    7   |
|  score_in_addr_reg_432 |    7   |
|score_out_addr_1_reg_458|    7   |
| score_out_addr_reg_501 |    7   |
| score_out_load_reg_506 |    8   |
|      tmp_4_reg_409     |   64   |
|      tmp_5_reg_437     |   64   |
|      tmp_6_reg_453     |    1   |
|    up_score_reg_471    |    9   |
+------------------------+--------+
|          Total         |   283  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_81 |  p0  |   2  |   7  |   14   ||    7    |
|  grp_access_fu_93 |  p0  |   2  |   7  |   14   ||    7    |
|  grp_access_fu_93 |  p3  |   2  |   7  |   14   ||    7    |
| grp_access_fu_116 |  p0  |   7  |   7  |   49   ||    7    |
| grp_access_fu_116 |  p1  |   3  |   8  |   24   ||    8    |
| grp_access_fu_136 |  p0  |   4  |   7  |   28   ||    7    |
| grp_access_fu_172 |  p0  |   7  |   7  |   49   ||    7    |
| grp_access_fu_172 |  p1  |   2  |  32  |   64   ||    32   |
|     j_reg_220     |  p0  |   2  |   7  |   14   ||    7    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   270  ||  14.875 ||    89   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   82   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|   14   |    -   |   89   |
|  Register |    -   |   283  |    -   |
+-----------+--------+--------+--------+
|   Total   |   14   |   283  |   171  |
+-----------+--------+--------+--------+
