Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Mon Mar  2 01:05:21 2020
| Host         : Pine-Ripper running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file nexys4fpga_v2_timing_summary_routed.rpt -pb nexys4fpga_v2_timing_summary_routed.pb -rpx nexys4fpga_v2_timing_summary_routed.rpx -warn_on_violation
| Design       : nexys4fpga_v2
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 22 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 35 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 1340 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.512        0.000                      0                 2576        0.030        0.000                      0                 2576        2.682        0.000                       0                  1346  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                   ------------         ----------      --------------
clk                     {0.000 5.000}        10.000          100.000         
  clk_157_clk_wiz_0     {0.000 3.182}        6.364           157.143         
  clkfbout_clk_wiz_0    {0.000 5.000}        10.000          100.000         
sys_clk_pin             {0.000 5.000}        10.000          100.000         
  clk_157_clk_wiz_0_1   {0.000 3.182}        6.364           157.143         
  clkfbout_clk_wiz_0_1  {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                       3.000        0.000                       0                     1  
  clk_157_clk_wiz_0           1.512        0.000                      0                 2576        0.097        0.000                      0                 2576        2.682        0.000                       0                  1342  
  clkfbout_clk_wiz_0                                                                                                                                                      7.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_157_clk_wiz_0_1         1.513        0.000                      0                 2576        0.097        0.000                      0                 2576        2.682        0.000                       0                  1342  
  clkfbout_clk_wiz_0_1                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock           To Clock                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------           --------                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_157_clk_wiz_0_1  clk_157_clk_wiz_0          1.512        0.000                      0                 2576        0.030        0.000                      0                 2576  
clk_157_clk_wiz_0    clk_157_clk_wiz_0_1        1.512        0.000                      0                 2576        0.030        0.000                      0                 2576  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_157_clk_wiz_0
  To Clock:  clk_157_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        1.512ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.097ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.682ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.512ns  (required time - arrival time)
  Source:                 CTL/state_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0  {rise@0.000ns fall@3.182ns period=6.364ns})
  Destination:            OUTMUX/leds_reg[15]_lopt_replica_7/D
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0  {rise@0.000ns fall@3.182ns period=6.364ns})
  Path Group:             clk_157_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.364ns  (clk_157_clk_wiz_0 rise@6.364ns - clk_157_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.609ns  (logic 0.934ns (20.266%)  route 3.675ns (79.734%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns = ( 4.943 - 6.364 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_157_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1341, routed)        1.709    -0.831    CTL/JA_OBUF[0]
    SLICE_X4Y102         FDRE                                         r  CTL/state_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y102         FDRE (Prop_fdre_C_Q)         0.456    -0.375 f  CTL/state_reg[8]/Q
                         net (fo=5, routed)           0.852     0.476    CTL/Q[7]
    SLICE_X4Y102         LUT4 (Prop_lut4_I0_O)        0.152     0.628 r  CTL/dig7[3]_i_3/O
                         net (fo=13, routed)          0.675     1.304    CTL/dig7[3]_i_3_n_0
    SLICE_X5Y102         LUT5 (Prop_lut5_I3_O)        0.326     1.630 r  CTL/leds[4]_i_1/O
                         net (fo=16, routed)          2.148     3.778    OUTMUX/SS[0]
    SLICE_X0Y63          FDRE                                         r  OUTMUX/leds_reg[15]_lopt_replica_7/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_157_clk_wiz_0 rise edge)
                                                      6.364     6.364 r  
    E3                                                0.000     6.364 r  clk (IN)
                         net (fo=0)                   0.000     6.364    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     7.775 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.937    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324     1.613 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639     3.252    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.343 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1341, routed)        1.600     4.943    OUTMUX/JA_OBUF[0]
    SLICE_X0Y63          FDRE                                         r  OUTMUX/leds_reg[15]_lopt_replica_7/C
                         clock pessimism              0.480     5.424    
                         clock uncertainty           -0.067     5.357    
    SLICE_X0Y63          FDRE (Setup_fdre_C_D)       -0.067     5.290    OUTMUX/leds_reg[15]_lopt_replica_7
  -------------------------------------------------------------------
                         required time                          5.290    
                         arrival time                          -3.778    
  -------------------------------------------------------------------
                         slack                                  1.512    

Slack (MET) :             1.513ns  (required time - arrival time)
  Source:                 CTL/state_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0  {rise@0.000ns fall@3.182ns period=6.364ns})
  Destination:            OUTMUX/leds_reg[15]_lopt_replica_4/D
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0  {rise@0.000ns fall@3.182ns period=6.364ns})
  Path Group:             clk_157_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.364ns  (clk_157_clk_wiz_0 rise@6.364ns - clk_157_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.600ns  (logic 0.934ns (20.307%)  route 3.666ns (79.693%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 4.948 - 6.364 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_157_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1341, routed)        1.709    -0.831    CTL/JA_OBUF[0]
    SLICE_X4Y102         FDRE                                         r  CTL/state_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y102         FDRE (Prop_fdre_C_Q)         0.456    -0.375 f  CTL/state_reg[8]/Q
                         net (fo=5, routed)           0.852     0.476    CTL/Q[7]
    SLICE_X4Y102         LUT4 (Prop_lut4_I0_O)        0.152     0.628 r  CTL/dig7[3]_i_3/O
                         net (fo=13, routed)          0.675     1.304    CTL/dig7[3]_i_3_n_0
    SLICE_X5Y102         LUT5 (Prop_lut5_I3_O)        0.326     1.630 r  CTL/leds[4]_i_1/O
                         net (fo=16, routed)          2.139     3.768    OUTMUX/SS[0]
    SLICE_X0Y56          FDRE                                         r  OUTMUX/leds_reg[15]_lopt_replica_4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_157_clk_wiz_0 rise edge)
                                                      6.364     6.364 r  
    E3                                                0.000     6.364 r  clk (IN)
                         net (fo=0)                   0.000     6.364    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     7.775 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.937    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324     1.613 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639     3.252    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.343 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1341, routed)        1.605     4.948    OUTMUX/JA_OBUF[0]
    SLICE_X0Y56          FDRE                                         r  OUTMUX/leds_reg[15]_lopt_replica_4/C
                         clock pessimism              0.480     5.429    
                         clock uncertainty           -0.067     5.362    
    SLICE_X0Y56          FDRE (Setup_fdre_C_D)       -0.081     5.281    OUTMUX/leds_reg[15]_lopt_replica_4
  -------------------------------------------------------------------
                         required time                          5.281    
                         arrival time                          -3.768    
  -------------------------------------------------------------------
                         slack                                  1.513    

Slack (MET) :             1.513ns  (required time - arrival time)
  Source:                 CTL/state_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0  {rise@0.000ns fall@3.182ns period=6.364ns})
  Destination:            OUTMUX/leds_reg[15]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0  {rise@0.000ns fall@3.182ns period=6.364ns})
  Path Group:             clk_157_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.364ns  (clk_157_clk_wiz_0 rise@6.364ns - clk_157_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.613ns  (logic 0.934ns (20.245%)  route 3.679ns (79.755%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 4.948 - 6.364 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_157_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1341, routed)        1.709    -0.831    CTL/JA_OBUF[0]
    SLICE_X4Y102         FDRE                                         r  CTL/state_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y102         FDRE (Prop_fdre_C_Q)         0.456    -0.375 f  CTL/state_reg[8]/Q
                         net (fo=5, routed)           0.852     0.476    CTL/Q[7]
    SLICE_X4Y102         LUT4 (Prop_lut4_I0_O)        0.152     0.628 r  CTL/dig7[3]_i_3/O
                         net (fo=13, routed)          0.675     1.304    CTL/dig7[3]_i_3_n_0
    SLICE_X5Y102         LUT5 (Prop_lut5_I3_O)        0.326     1.630 r  CTL/leds[4]_i_1/O
                         net (fo=16, routed)          2.153     3.782    OUTMUX/SS[0]
    SLICE_X0Y56          FDRE                                         r  OUTMUX/leds_reg[15]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_157_clk_wiz_0 rise edge)
                                                      6.364     6.364 r  
    E3                                                0.000     6.364 r  clk (IN)
                         net (fo=0)                   0.000     6.364    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     7.775 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.937    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324     1.613 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639     3.252    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.343 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1341, routed)        1.605     4.948    OUTMUX/JA_OBUF[0]
    SLICE_X0Y56          FDRE                                         r  OUTMUX/leds_reg[15]_lopt_replica/C
                         clock pessimism              0.480     5.429    
                         clock uncertainty           -0.067     5.362    
    SLICE_X0Y56          FDRE (Setup_fdre_C_D)       -0.067     5.295    OUTMUX/leds_reg[15]_lopt_replica
  -------------------------------------------------------------------
                         required time                          5.295    
                         arrival time                          -3.782    
  -------------------------------------------------------------------
                         slack                                  1.513    

Slack (MET) :             1.652ns  (required time - arrival time)
  Source:                 CTL/state_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0  {rise@0.000ns fall@3.182ns period=6.364ns})
  Destination:            OUTMUX/leds_reg[15]_lopt_replica_6/D
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0  {rise@0.000ns fall@3.182ns period=6.364ns})
  Path Group:             clk_157_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.364ns  (clk_157_clk_wiz_0 rise@6.364ns - clk_157_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.474ns  (logic 0.934ns (20.878%)  route 3.540ns (79.122%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 4.947 - 6.364 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_157_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1341, routed)        1.709    -0.831    CTL/JA_OBUF[0]
    SLICE_X4Y102         FDRE                                         r  CTL/state_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y102         FDRE (Prop_fdre_C_Q)         0.456    -0.375 f  CTL/state_reg[8]/Q
                         net (fo=5, routed)           0.852     0.476    CTL/Q[7]
    SLICE_X4Y102         LUT4 (Prop_lut4_I0_O)        0.152     0.628 r  CTL/dig7[3]_i_3/O
                         net (fo=13, routed)          0.675     1.304    CTL/dig7[3]_i_3_n_0
    SLICE_X5Y102         LUT5 (Prop_lut5_I3_O)        0.326     1.630 r  CTL/leds[4]_i_1/O
                         net (fo=16, routed)          2.013     3.642    OUTMUX/SS[0]
    SLICE_X0Y57          FDRE                                         r  OUTMUX/leds_reg[15]_lopt_replica_6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_157_clk_wiz_0 rise edge)
                                                      6.364     6.364 r  
    E3                                                0.000     6.364 r  clk (IN)
                         net (fo=0)                   0.000     6.364    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     7.775 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.937    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324     1.613 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639     3.252    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.343 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1341, routed)        1.604     4.947    OUTMUX/JA_OBUF[0]
    SLICE_X0Y57          FDRE                                         r  OUTMUX/leds_reg[15]_lopt_replica_6/C
                         clock pessimism              0.480     5.428    
                         clock uncertainty           -0.067     5.361    
    SLICE_X0Y57          FDRE (Setup_fdre_C_D)       -0.067     5.294    OUTMUX/leds_reg[15]_lopt_replica_6
  -------------------------------------------------------------------
                         required time                          5.294    
                         arrival time                          -3.642    
  -------------------------------------------------------------------
                         slack                                  1.652    

Slack (MET) :             1.654ns  (required time - arrival time)
  Source:                 CTL/state_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0  {rise@0.000ns fall@3.182ns period=6.364ns})
  Destination:            OUTMUX/leds_reg[15]_lopt_replica_8/D
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0  {rise@0.000ns fall@3.182ns period=6.364ns})
  Path Group:             clk_157_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.364ns  (clk_157_clk_wiz_0 rise@6.364ns - clk_157_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.466ns  (logic 0.934ns (20.916%)  route 3.532ns (79.084%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.421ns = ( 4.942 - 6.364 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_157_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1341, routed)        1.709    -0.831    CTL/JA_OBUF[0]
    SLICE_X4Y102         FDRE                                         r  CTL/state_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y102         FDRE (Prop_fdre_C_Q)         0.456    -0.375 f  CTL/state_reg[8]/Q
                         net (fo=5, routed)           0.852     0.476    CTL/Q[7]
    SLICE_X4Y102         LUT4 (Prop_lut4_I0_O)        0.152     0.628 r  CTL/dig7[3]_i_3/O
                         net (fo=13, routed)          0.675     1.304    CTL/dig7[3]_i_3_n_0
    SLICE_X5Y102         LUT5 (Prop_lut5_I3_O)        0.326     1.630 r  CTL/leds[4]_i_1/O
                         net (fo=16, routed)          2.005     3.634    OUTMUX/SS[0]
    SLICE_X0Y65          FDRE                                         r  OUTMUX/leds_reg[15]_lopt_replica_8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_157_clk_wiz_0 rise edge)
                                                      6.364     6.364 r  
    E3                                                0.000     6.364 r  clk (IN)
                         net (fo=0)                   0.000     6.364    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     7.775 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.937    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324     1.613 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639     3.252    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.343 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1341, routed)        1.599     4.942    OUTMUX/JA_OBUF[0]
    SLICE_X0Y65          FDRE                                         r  OUTMUX/leds_reg[15]_lopt_replica_8/C
                         clock pessimism              0.480     5.423    
                         clock uncertainty           -0.067     5.356    
    SLICE_X0Y65          FDRE (Setup_fdre_C_D)       -0.067     5.289    OUTMUX/leds_reg[15]_lopt_replica_8
  -------------------------------------------------------------------
                         required time                          5.289    
                         arrival time                          -3.634    
  -------------------------------------------------------------------
                         slack                                  1.654    

Slack (MET) :             1.666ns  (required time - arrival time)
  Source:                 CTL/state_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0  {rise@0.000ns fall@3.182ns period=6.364ns})
  Destination:            OUTMUX/leds_reg[15]_lopt_replica_3/D
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0  {rise@0.000ns fall@3.182ns period=6.364ns})
  Path Group:             clk_157_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.364ns  (clk_157_clk_wiz_0 rise@6.364ns - clk_157_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.439ns  (logic 0.934ns (21.043%)  route 3.505ns (78.957%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.423ns = ( 4.940 - 6.364 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_157_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1341, routed)        1.709    -0.831    CTL/JA_OBUF[0]
    SLICE_X4Y102         FDRE                                         r  CTL/state_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y102         FDRE (Prop_fdre_C_Q)         0.456    -0.375 f  CTL/state_reg[8]/Q
                         net (fo=5, routed)           0.852     0.476    CTL/Q[7]
    SLICE_X4Y102         LUT4 (Prop_lut4_I0_O)        0.152     0.628 r  CTL/dig7[3]_i_3/O
                         net (fo=13, routed)          0.675     1.304    CTL/dig7[3]_i_3_n_0
    SLICE_X5Y102         LUT5 (Prop_lut5_I3_O)        0.326     1.630 r  CTL/leds[4]_i_1/O
                         net (fo=16, routed)          1.978     3.607    OUTMUX/SS[0]
    SLICE_X0Y67          FDRE                                         r  OUTMUX/leds_reg[15]_lopt_replica_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_157_clk_wiz_0 rise edge)
                                                      6.364     6.364 r  
    E3                                                0.000     6.364 r  clk (IN)
                         net (fo=0)                   0.000     6.364    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     7.775 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.937    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324     1.613 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639     3.252    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.343 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1341, routed)        1.597     4.940    OUTMUX/JA_OBUF[0]
    SLICE_X0Y67          FDRE                                         r  OUTMUX/leds_reg[15]_lopt_replica_3/C
                         clock pessimism              0.480     5.421    
                         clock uncertainty           -0.067     5.354    
    SLICE_X0Y67          FDRE (Setup_fdre_C_D)       -0.081     5.273    OUTMUX/leds_reg[15]_lopt_replica_3
  -------------------------------------------------------------------
                         required time                          5.273    
                         arrival time                          -3.607    
  -------------------------------------------------------------------
                         slack                                  1.666    

Slack (MET) :             1.677ns  (required time - arrival time)
  Source:                 CTL/state_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0  {rise@0.000ns fall@3.182ns period=6.364ns})
  Destination:            OUTMUX/leds_reg[15]_lopt_replica_9/D
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0  {rise@0.000ns fall@3.182ns period=6.364ns})
  Path Group:             clk_157_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.364ns  (clk_157_clk_wiz_0 rise@6.364ns - clk_157_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.430ns  (logic 0.934ns (21.081%)  route 3.496ns (78.919%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns = ( 4.943 - 6.364 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_157_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1341, routed)        1.709    -0.831    CTL/JA_OBUF[0]
    SLICE_X4Y102         FDRE                                         r  CTL/state_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y102         FDRE (Prop_fdre_C_Q)         0.456    -0.375 f  CTL/state_reg[8]/Q
                         net (fo=5, routed)           0.852     0.476    CTL/Q[7]
    SLICE_X4Y102         LUT4 (Prop_lut4_I0_O)        0.152     0.628 r  CTL/dig7[3]_i_3/O
                         net (fo=13, routed)          0.675     1.304    CTL/dig7[3]_i_3_n_0
    SLICE_X5Y102         LUT5 (Prop_lut5_I3_O)        0.326     1.630 r  CTL/leds[4]_i_1/O
                         net (fo=16, routed)          1.970     3.599    OUTMUX/SS[0]
    SLICE_X0Y63          FDRE                                         r  OUTMUX/leds_reg[15]_lopt_replica_9/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_157_clk_wiz_0 rise edge)
                                                      6.364     6.364 r  
    E3                                                0.000     6.364 r  clk (IN)
                         net (fo=0)                   0.000     6.364    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     7.775 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.937    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324     1.613 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639     3.252    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.343 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1341, routed)        1.600     4.943    OUTMUX/JA_OBUF[0]
    SLICE_X0Y63          FDRE                                         r  OUTMUX/leds_reg[15]_lopt_replica_9/C
                         clock pessimism              0.480     5.424    
                         clock uncertainty           -0.067     5.357    
    SLICE_X0Y63          FDRE (Setup_fdre_C_D)       -0.081     5.276    OUTMUX/leds_reg[15]_lopt_replica_9
  -------------------------------------------------------------------
                         required time                          5.276    
                         arrival time                          -3.599    
  -------------------------------------------------------------------
                         slack                                  1.677    

Slack (MET) :             1.709ns  (required time - arrival time)
  Source:                 CTL/state_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0  {rise@0.000ns fall@3.182ns period=6.364ns})
  Destination:            OUTMUX/leds_reg[15]_lopt_replica_2/D
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0  {rise@0.000ns fall@3.182ns period=6.364ns})
  Path Group:             clk_157_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.364ns  (clk_157_clk_wiz_0 rise@6.364ns - clk_157_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.406ns  (logic 0.934ns (21.198%)  route 3.472ns (78.802%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns = ( 4.937 - 6.364 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_157_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1341, routed)        1.709    -0.831    CTL/JA_OBUF[0]
    SLICE_X4Y102         FDRE                                         r  CTL/state_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y102         FDRE (Prop_fdre_C_Q)         0.456    -0.375 f  CTL/state_reg[8]/Q
                         net (fo=5, routed)           0.852     0.476    CTL/Q[7]
    SLICE_X4Y102         LUT4 (Prop_lut4_I0_O)        0.152     0.628 r  CTL/dig7[3]_i_3/O
                         net (fo=13, routed)          0.675     1.304    CTL/dig7[3]_i_3_n_0
    SLICE_X5Y102         LUT5 (Prop_lut5_I3_O)        0.326     1.630 r  CTL/leds[4]_i_1/O
                         net (fo=16, routed)          1.945     3.575    OUTMUX/SS[0]
    SLICE_X0Y69          FDRE                                         r  OUTMUX/leds_reg[15]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_157_clk_wiz_0 rise edge)
                                                      6.364     6.364 r  
    E3                                                0.000     6.364 r  clk (IN)
                         net (fo=0)                   0.000     6.364    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     7.775 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.937    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324     1.613 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639     3.252    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.343 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1341, routed)        1.594     4.937    OUTMUX/JA_OBUF[0]
    SLICE_X0Y69          FDRE                                         r  OUTMUX/leds_reg[15]_lopt_replica_2/C
                         clock pessimism              0.480     5.418    
                         clock uncertainty           -0.067     5.351    
    SLICE_X0Y69          FDRE (Setup_fdre_C_D)       -0.067     5.284    OUTMUX/leds_reg[15]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                          5.284    
                         arrival time                          -3.575    
  -------------------------------------------------------------------
                         slack                                  1.709    

Slack (MET) :             1.804ns  (required time - arrival time)
  Source:                 CTL/state_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0  {rise@0.000ns fall@3.182ns period=6.364ns})
  Destination:            OUTMUX/leds_reg[15]_lopt_replica_5/D
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0  {rise@0.000ns fall@3.182ns period=6.364ns})
  Path Group:             clk_157_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.364ns  (clk_157_clk_wiz_0 rise@6.364ns - clk_157_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.320ns  (logic 0.934ns (21.618%)  route 3.386ns (78.382%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 4.946 - 6.364 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_157_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1341, routed)        1.709    -0.831    CTL/JA_OBUF[0]
    SLICE_X4Y102         FDRE                                         r  CTL/state_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y102         FDRE (Prop_fdre_C_Q)         0.456    -0.375 f  CTL/state_reg[8]/Q
                         net (fo=5, routed)           0.852     0.476    CTL/Q[7]
    SLICE_X4Y102         LUT4 (Prop_lut4_I0_O)        0.152     0.628 r  CTL/dig7[3]_i_3/O
                         net (fo=13, routed)          0.675     1.304    CTL/dig7[3]_i_3_n_0
    SLICE_X5Y102         LUT5 (Prop_lut5_I3_O)        0.326     1.630 r  CTL/leds[4]_i_1/O
                         net (fo=16, routed)          1.860     3.489    OUTMUX/SS[0]
    SLICE_X0Y59          FDRE                                         r  OUTMUX/leds_reg[15]_lopt_replica_5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_157_clk_wiz_0 rise edge)
                                                      6.364     6.364 r  
    E3                                                0.000     6.364 r  clk (IN)
                         net (fo=0)                   0.000     6.364    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     7.775 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.937    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324     1.613 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639     3.252    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.343 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1341, routed)        1.603     4.946    OUTMUX/JA_OBUF[0]
    SLICE_X0Y59          FDRE                                         r  OUTMUX/leds_reg[15]_lopt_replica_5/C
                         clock pessimism              0.480     5.427    
                         clock uncertainty           -0.067     5.360    
    SLICE_X0Y59          FDRE (Setup_fdre_C_D)       -0.067     5.293    OUTMUX/leds_reg[15]_lopt_replica_5
  -------------------------------------------------------------------
                         required time                          5.293    
                         arrival time                          -3.489    
  -------------------------------------------------------------------
                         slack                                  1.804    

Slack (MET) :             1.822ns  (required time - arrival time)
  Source:                 CTL/state_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0  {rise@0.000ns fall@3.182ns period=6.364ns})
  Destination:            OUTMUX/leds_reg[15]_lopt_replica_10/D
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0  {rise@0.000ns fall@3.182ns period=6.364ns})
  Path Group:             clk_157_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.364ns  (clk_157_clk_wiz_0 rise@6.364ns - clk_157_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.296ns  (logic 0.934ns (21.740%)  route 3.362ns (78.260%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.423ns = ( 4.940 - 6.364 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_157_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1341, routed)        1.709    -0.831    CTL/JA_OBUF[0]
    SLICE_X4Y102         FDRE                                         r  CTL/state_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y102         FDRE (Prop_fdre_C_Q)         0.456    -0.375 f  CTL/state_reg[8]/Q
                         net (fo=5, routed)           0.852     0.476    CTL/Q[7]
    SLICE_X4Y102         LUT4 (Prop_lut4_I0_O)        0.152     0.628 r  CTL/dig7[3]_i_3/O
                         net (fo=13, routed)          0.675     1.304    CTL/dig7[3]_i_3_n_0
    SLICE_X5Y102         LUT5 (Prop_lut5_I3_O)        0.326     1.630 r  CTL/leds[4]_i_1/O
                         net (fo=16, routed)          1.835     3.465    OUTMUX/SS[0]
    SLICE_X0Y67          FDRE                                         r  OUTMUX/leds_reg[15]_lopt_replica_10/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_157_clk_wiz_0 rise edge)
                                                      6.364     6.364 r  
    E3                                                0.000     6.364 r  clk (IN)
                         net (fo=0)                   0.000     6.364    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     7.775 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.937    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324     1.613 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639     3.252    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.343 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1341, routed)        1.597     4.940    OUTMUX/JA_OBUF[0]
    SLICE_X0Y67          FDRE                                         r  OUTMUX/leds_reg[15]_lopt_replica_10/C
                         clock pessimism              0.480     5.421    
                         clock uncertainty           -0.067     5.354    
    SLICE_X0Y67          FDRE (Setup_fdre_C_D)       -0.067     5.287    OUTMUX/leds_reg[15]_lopt_replica_10
  -------------------------------------------------------------------
                         required time                          5.287    
                         arrival time                          -3.465    
  -------------------------------------------------------------------
                         slack                                  1.822    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 OUTMUX/result_dly_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0  {rise@0.000ns fall@3.182ns period=6.364ns})
  Destination:            OUTMUX/result_not_equal_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0  {rise@0.000ns fall@3.182ns period=6.364ns})
  Path Group:             clk_157_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_157_clk_wiz_0 rise@0.000ns - clk_157_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.491ns  (logic 0.363ns (73.925%)  route 0.128ns (26.075%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_157_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1341, routed)        0.576    -0.588    OUTMUX/JA_OBUF[0]
    SLICE_X12Y99         FDRE                                         r  OUTMUX/result_dly_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y99         FDRE (Prop_fdre_C_Q)         0.164    -0.424 r  OUTMUX/result_dly_reg[11]/Q
                         net (fo=1, routed)           0.127    -0.297    OUTMUX/result_dly[11]
    SLICE_X14Y99         LUT6 (Prop_lut6_I2_O)        0.045    -0.252 r  OUTMUX/i__carry_i_1__14/O
                         net (fo=1, routed)           0.000    -0.252    OUTMUX/i__carry_i_1__14_n_0
    SLICE_X14Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109    -0.143 r  OUTMUX/result_not_equal0_inferred__15/i__carry/CO[3]
                         net (fo=1, routed)           0.001    -0.142    OUTMUX/result_not_equal0_inferred__15/i__carry_n_0
    SLICE_X14Y100        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045    -0.097 r  OUTMUX/result_not_equal0_inferred__15/i__carry__0/CO[1]
                         net (fo=1, routed)           0.000    -0.097    OUTMUX/result_not_equal0
    SLICE_X14Y100        FDRE                                         r  OUTMUX/result_not_equal_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_157_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1341, routed)        0.841    -0.832    OUTMUX/JA_OBUF[0]
    SLICE_X14Y100        FDRE                                         r  OUTMUX/result_not_equal_reg[16]/C
                         clock pessimism              0.509    -0.323    
    SLICE_X14Y100        FDRE (Hold_fdre_C_D)         0.129    -0.194    OUTMUX/result_not_equal_reg[16]
  -------------------------------------------------------------------
                         required time                          0.194    
                         arrival time                          -0.097    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 position_tmp_transpose_reg[3][11]/C
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0  {rise@0.000ns fall@3.182ns period=6.364ns})
  Destination:            position_reg[0]_rep__2/D
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0  {rise@0.000ns fall@3.182ns period=6.364ns})
  Path Group:             clk_157_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_157_clk_wiz_0 rise@0.000ns - clk_157_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.508ns  (logic 0.231ns (45.468%)  route 0.277ns (54.532%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_157_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1341, routed)        0.598    -0.566    JA_OBUF[4]
    SLICE_X7Y101         FDRE                                         r  position_tmp_transpose_reg[3][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y101         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  position_tmp_transpose_reg[3][11]/Q
                         net (fo=4, routed)           0.122    -0.303    position_tmp_transpose_reg[3][11]
    SLICE_X6Y101         LUT4 (Prop_lut4_I0_O)        0.045    -0.258 r  position[0]_i_2/O
                         net (fo=5, routed)           0.155    -0.103    position[0]_i_2_n_0
    SLICE_X6Y99          LUT5 (Prop_lut5_I4_O)        0.045    -0.058 r  position[0]_rep__2_i_1/O
                         net (fo=1, routed)           0.000    -0.058    position[0]_rep__2_i_1_n_0
    SLICE_X6Y99          FDRE                                         r  position_reg[0]_rep__2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_157_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1341, routed)        0.875    -0.798    JA_OBUF[4]
    SLICE_X6Y99          FDRE                                         r  position_reg[0]_rep__2/C
                         clock pessimism              0.509    -0.289    
    SLICE_X6Y99          FDRE (Hold_fdre_C_D)         0.120    -0.169    position_reg[0]_rep__2
  -------------------------------------------------------------------
                         required time                          0.169    
                         arrival time                          -0.058    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 position_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0  {rise@0.000ns fall@3.182ns period=6.364ns})
  Destination:            OUTMUX/leds_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clk_157_clk_wiz_0  {rise@0.000ns fall@3.182ns period=6.364ns})
  Path Group:             clk_157_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_157_clk_wiz_0 rise@0.000ns - clk_157_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.275ns (53.557%)  route 0.238ns (46.443%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_157_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1341, routed)        0.598    -0.566    JA_OBUF[4]
    SLICE_X6Y101         FDRE                                         r  position_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y101         FDRE (Prop_fdre_C_Q)         0.164    -0.402 f  position_reg[3]/Q
                         net (fo=17, routed)          0.238    -0.164    OUTMUX/position_reg[3][3]
    SLICE_X0Y96          LUT1 (Prop_lut1_I0_O)        0.045    -0.119 r  OUTMUX/leds[4]_i_4/O
                         net (fo=1, routed)           0.000    -0.119    OUTMUX/leds[4]_i_4_n_0
    SLICE_X0Y96          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066    -0.053 r  OUTMUX/leds_reg[4]_i_2/O[2]
                         net (fo=1, routed)           0.000    -0.053    OUTMUX/pos[3]
    SLICE_X0Y96          FDSE                                         r  OUTMUX/leds_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_157_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1341, routed)        0.877    -0.796    OUTMUX/JA_OBUF[0]
    SLICE_X0Y96          FDSE                                         r  OUTMUX/leds_reg[3]/C
                         clock pessimism              0.509    -0.287    
    SLICE_X0Y96          FDSE (Hold_fdse_C_D)         0.105    -0.182    OUTMUX/leds_reg[3]
  -------------------------------------------------------------------
                         required time                          0.182    
                         arrival time                          -0.053    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 DB/shift_swtch13_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0  {rise@0.000ns fall@3.182ns period=6.364ns})
  Destination:            DB/swtch_db_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0  {rise@0.000ns fall@3.182ns period=6.364ns})
  Path Group:             clk_157_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_157_clk_wiz_0 rise@0.000ns - clk_157_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.515%)  route 0.054ns (22.485%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_157_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1341, routed)        0.598    -0.566    DB/clk_157
    SLICE_X4Y83          FDRE                                         r  DB/shift_swtch13_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y83          FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  DB/shift_swtch13_reg[3]/Q
                         net (fo=1, routed)           0.054    -0.371    DB/shift_swtch13[3]
    SLICE_X5Y83          LUT5 (Prop_lut5_I0_O)        0.045    -0.326 r  DB/swtch_db[13]_i_1/O
                         net (fo=1, routed)           0.000    -0.326    DB/swtch_db[13]_i_1_n_0
    SLICE_X5Y83          FDRE                                         r  DB/swtch_db_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_157_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1341, routed)        0.867    -0.806    DB/clk_157
    SLICE_X5Y83          FDRE                                         r  DB/swtch_db_reg[13]/C
                         clock pessimism              0.253    -0.553    
    SLICE_X5Y83          FDRE (Hold_fdre_C_D)         0.091    -0.462    DB/swtch_db_reg[13]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.326    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 OUTMUX/decpts_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_157_clk_wiz_0  {rise@0.000ns fall@3.182ns period=6.364ns})
  Destination:            SSB/Digit0/seg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0  {rise@0.000ns fall@3.182ns period=6.364ns})
  Path Group:             clk_157_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_157_clk_wiz_0 rise@0.000ns - clk_157_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_157_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1341, routed)        0.597    -0.567    OUTMUX/JA_OBUF[0]
    SLICE_X3Y108         FDSE                                         r  OUTMUX/decpts_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y108         FDSE (Prop_fdse_C_Q)         0.141    -0.426 f  OUTMUX/decpts_reg[0]/Q
                         net (fo=1, routed)           0.087    -0.339    OUTMUX/decpts[0]
    SLICE_X2Y108         LUT1 (Prop_lut1_I0_O)        0.045    -0.294 r  OUTMUX/seg[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.294    SSB/Digit0/seg0
    SLICE_X2Y108         FDRE                                         r  SSB/Digit0/seg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_157_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1341, routed)        0.870    -0.803    SSB/Digit0/JA_OBUF[0]
    SLICE_X2Y108         FDRE                                         r  SSB/Digit0/seg_reg[7]/C
                         clock pessimism              0.249    -0.554    
    SLICE_X2Y108         FDRE (Hold_fdre_C_D)         0.120    -0.434    SSB/Digit0/seg_reg[7]
  -------------------------------------------------------------------
                         required time                          0.434    
                         arrival time                          -0.294    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 inputs_reg[4][11]/C
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0  {rise@0.000ns fall@3.182ns period=6.364ns})
  Destination:            OUTMUX/operands_dly_reg[4][11]/D
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0  {rise@0.000ns fall@3.182ns period=6.364ns})
  Path Group:             clk_157_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_157_clk_wiz_0 rise@0.000ns - clk_157_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.232ns  (logic 0.141ns (60.888%)  route 0.091ns (39.112%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_157_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1341, routed)        0.602    -0.562    JA_OBUF[4]
    SLICE_X7Y91          FDRE                                         r  inputs_reg[4][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y91          FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  inputs_reg[4][11]/Q
                         net (fo=5, routed)           0.091    -0.331    OUTMUX/inputs_reg[4][15][11]
    SLICE_X6Y91          FDRE                                         r  OUTMUX/operands_dly_reg[4][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_157_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1341, routed)        0.873    -0.800    OUTMUX/JA_OBUF[0]
    SLICE_X6Y91          FDRE                                         r  OUTMUX/operands_dly_reg[4][11]/C
                         clock pessimism              0.251    -0.549    
    SLICE_X6Y91          FDRE (Hold_fdre_C_D)         0.076    -0.473    OUTMUX/operands_dly_reg[4][11]
  -------------------------------------------------------------------
                         required time                          0.473    
                         arrival time                          -0.331    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 DB/shift_pb2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0  {rise@0.000ns fall@3.182ns period=6.364ns})
  Destination:            DB/pbtn_db_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0  {rise@0.000ns fall@3.182ns period=6.364ns})
  Path Group:             clk_157_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_157_clk_wiz_0 rise@0.000ns - clk_157_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.186ns (74.147%)  route 0.065ns (25.853%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_157_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1341, routed)        0.598    -0.566    DB/clk_157
    SLICE_X0Y82          FDRE                                         r  DB/shift_pb2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y82          FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  DB/shift_pb2_reg[2]/Q
                         net (fo=2, routed)           0.065    -0.360    DB/shift_pb2[2]
    SLICE_X1Y82          LUT5 (Prop_lut5_I1_O)        0.045    -0.315 r  DB/pbtn_db[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.315    DB/pbtn_db[2]_i_1_n_0
    SLICE_X1Y82          FDRE                                         r  DB/pbtn_db_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_157_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1341, routed)        0.869    -0.804    DB/clk_157
    SLICE_X1Y82          FDRE                                         r  DB/pbtn_db_reg[2]/C
                         clock pessimism              0.251    -0.553    
    SLICE_X1Y82          FDRE (Hold_fdre_C_D)         0.091    -0.462    DB/pbtn_db_reg[2]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.315    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 DB/shift_pb5_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0  {rise@0.000ns fall@3.182ns period=6.364ns})
  Destination:            DB/pbtn_db_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0  {rise@0.000ns fall@3.182ns period=6.364ns})
  Path Group:             clk_157_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_157_clk_wiz_0 rise@0.000ns - clk_157_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.224%)  route 0.099ns (34.776%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_157_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1341, routed)        0.598    -0.566    DB/clk_157
    SLICE_X1Y103         FDRE                                         r  DB/shift_pb5_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y103         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  DB/shift_pb5_reg[3]/Q
                         net (fo=1, routed)           0.099    -0.326    DB/shift_pb5[3]
    SLICE_X2Y103         LUT5 (Prop_lut5_I0_O)        0.045    -0.281 r  DB/pbtn_db[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.281    DB/pbtn_db[5]_i_1_n_0
    SLICE_X2Y103         FDRE                                         r  DB/pbtn_db_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_157_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1341, routed)        0.871    -0.802    DB/clk_157
    SLICE_X2Y103         FDRE                                         r  DB/pbtn_db_reg[5]/C
                         clock pessimism              0.252    -0.550    
    SLICE_X2Y103         FDRE (Hold_fdre_C_D)         0.121    -0.429    DB/pbtn_db_reg[5]
  -------------------------------------------------------------------
                         required time                          0.429    
                         arrival time                          -0.281    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 OUTMUX/BINBCD/dat_bcd_o_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0  {rise@0.000ns fall@3.182ns period=6.364ns})
  Destination:            OUTMUX/dig4_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clk_157_clk_wiz_0  {rise@0.000ns fall@3.182ns period=6.364ns})
  Path Group:             clk_157_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_157_clk_wiz_0 rise@0.000ns - clk_157_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.755%)  route 0.117ns (45.245%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_157_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1341, routed)        0.567    -0.597    OUTMUX/BINBCD/JA_OBUF[0]
    SLICE_X11Y111        FDRE                                         r  OUTMUX/BINBCD/dat_bcd_o_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y111        FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  OUTMUX/BINBCD/dat_bcd_o_reg[19]/Q
                         net (fo=1, routed)           0.117    -0.340    OUTMUX/bcd_converter_out[19]
    SLICE_X9Y111         FDSE                                         r  OUTMUX/dig4_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_157_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1341, routed)        0.838    -0.835    OUTMUX/JA_OBUF[0]
    SLICE_X9Y111         FDSE                                         r  OUTMUX/dig4_reg[3]/C
                         clock pessimism              0.275    -0.560    
    SLICE_X9Y111         FDSE (Hold_fdse_C_D)         0.071    -0.489    OUTMUX/dig4_reg[3]
  -------------------------------------------------------------------
                         required time                          0.489    
                         arrival time                          -0.340    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 DB/shift_swtch10_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0  {rise@0.000ns fall@3.182ns period=6.364ns})
  Destination:            DB/swtch_db_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0  {rise@0.000ns fall@3.182ns period=6.364ns})
  Path Group:             clk_157_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_157_clk_wiz_0 rise@0.000ns - clk_157_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.224%)  route 0.099ns (34.776%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_157_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1341, routed)        0.597    -0.567    DB/clk_157
    SLICE_X1Y81          FDRE                                         r  DB/shift_swtch10_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y81          FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  DB/shift_swtch10_reg[3]/Q
                         net (fo=1, routed)           0.099    -0.327    DB/shift_swtch10_reg_n_0_[3]
    SLICE_X2Y81          LUT5 (Prop_lut5_I0_O)        0.045    -0.282 r  DB/swtch_db[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.282    DB/swtch_db[10]_i_1_n_0
    SLICE_X2Y81          FDRE                                         r  DB/swtch_db_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_157_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1341, routed)        0.868    -0.805    DB/clk_157
    SLICE_X2Y81          FDRE                                         r  DB/swtch_db_reg[10]/C
                         clock pessimism              0.252    -0.553    
    SLICE_X2Y81          FDRE (Hold_fdre_C_D)         0.121    -0.432    DB/swtch_db_reg[10]
  -------------------------------------------------------------------
                         required time                          0.432    
                         arrival time                          -0.282    
  -------------------------------------------------------------------
                         slack                                  0.150    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_157_clk_wiz_0
Waveform(ns):       { 0.000 3.182 }
Period(ns):         6.364
Sources:            { generated_clock/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         6.364       4.208      BUFGCTRL_X0Y16   generated_clock/inst/clkout3_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         6.364       5.115      MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKOUT2
Min Period        n/a     FDRE/C              n/a            1.000         6.364       5.364      SLICE_X1Y77      DB/is_top_cnt_reached_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         6.364       5.364      SLICE_X0Y104     DB/pbtn_db_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.364       5.364      SLICE_X2Y81      DB/pbtn_db_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.364       5.364      SLICE_X1Y82      DB/pbtn_db_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.364       5.364      SLICE_X3Y100     DB/pbtn_db_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.364       5.364      SLICE_X2Y103     DB/pbtn_db_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.364       5.364      SLICE_X2Y103     DB/pbtn_db_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.364       5.364      SLICE_X10Y107    OUTMUX/BINBCD/bcd_reg_reg[29]/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       6.364       206.996    MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.182       2.682      SLICE_X9Y112     OUTMUX/BINBCD/bcd_reg_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.182       2.682      SLICE_X9Y112     OUTMUX/BINBCD/bcd_reg_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.182       2.682      SLICE_X7Y113     OUTMUX/BINBCD/bcd_reg_reg[9]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.182       2.682      SLICE_X12Y93     OUTMUX/bcd_converter_in_delay_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.182       2.682      SLICE_X12Y93     OUTMUX/bcd_converter_in_delay_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.182       2.682      SLICE_X12Y97     OUTMUX/bcd_converter_in_delay_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.182       2.682      SLICE_X12Y97     OUTMUX/bcd_converter_in_delay_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.182       2.682      SLICE_X13Y95     OUTMUX/bcd_converter_in_delay_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.182       2.682      SLICE_X13Y95     OUTMUX/bcd_converter_in_delay_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.182       2.682      SLICE_X13Y95     OUTMUX/bcd_converter_in_delay_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.182       2.682      SLICE_X2Y81      DB/pbtn_db_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.182       2.682      SLICE_X1Y82      DB/pbtn_db_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.182       2.682      SLICE_X3Y100     DB/pbtn_db_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.182       2.682      SLICE_X10Y107    OUTMUX/BINBCD/bcd_reg_reg[29]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.182       2.682      SLICE_X9Y112     OUTMUX/BINBCD/bcd_reg_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.182       2.682      SLICE_X10Y107    OUTMUX/BINBCD/bcd_reg_reg[30]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.182       2.682      SLICE_X10Y107    OUTMUX/BINBCD/bcd_reg_reg[31]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.182       2.682      SLICE_X9Y112     OUTMUX/BINBCD/bcd_reg_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.182       2.682      SLICE_X10Y113    OUTMUX/BINBCD/bcd_reg_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.182       2.682      SLICE_X10Y113    OUTMUX/BINBCD/bcd_reg_reg[5]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { generated_clock/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   generated_clock/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_157_clk_wiz_0_1
  To Clock:  clk_157_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        1.513ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.097ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.682ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.513ns  (required time - arrival time)
  Source:                 CTL/state_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0_1  {rise@0.000ns fall@3.182ns period=6.364ns})
  Destination:            OUTMUX/leds_reg[15]_lopt_replica_7/D
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0_1  {rise@0.000ns fall@3.182ns period=6.364ns})
  Path Group:             clk_157_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.364ns  (clk_157_clk_wiz_0_1 rise@6.364ns - clk_157_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.609ns  (logic 0.934ns (20.266%)  route 3.675ns (79.734%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns = ( 4.943 - 6.364 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_157_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1341, routed)        1.709    -0.831    CTL/JA_OBUF[0]
    SLICE_X4Y102         FDRE                                         r  CTL/state_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y102         FDRE (Prop_fdre_C_Q)         0.456    -0.375 f  CTL/state_reg[8]/Q
                         net (fo=5, routed)           0.852     0.476    CTL/Q[7]
    SLICE_X4Y102         LUT4 (Prop_lut4_I0_O)        0.152     0.628 r  CTL/dig7[3]_i_3/O
                         net (fo=13, routed)          0.675     1.304    CTL/dig7[3]_i_3_n_0
    SLICE_X5Y102         LUT5 (Prop_lut5_I3_O)        0.326     1.630 r  CTL/leds[4]_i_1/O
                         net (fo=16, routed)          2.148     3.778    OUTMUX/SS[0]
    SLICE_X0Y63          FDRE                                         r  OUTMUX/leds_reg[15]_lopt_replica_7/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_157_clk_wiz_0_1 rise edge)
                                                      6.364     6.364 r  
    E3                                                0.000     6.364 r  clk (IN)
                         net (fo=0)                   0.000     6.364    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     7.775 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.937    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324     1.613 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639     3.252    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.343 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1341, routed)        1.600     4.943    OUTMUX/JA_OBUF[0]
    SLICE_X0Y63          FDRE                                         r  OUTMUX/leds_reg[15]_lopt_replica_7/C
                         clock pessimism              0.480     5.424    
                         clock uncertainty           -0.066     5.358    
    SLICE_X0Y63          FDRE (Setup_fdre_C_D)       -0.067     5.291    OUTMUX/leds_reg[15]_lopt_replica_7
  -------------------------------------------------------------------
                         required time                          5.291    
                         arrival time                          -3.778    
  -------------------------------------------------------------------
                         slack                                  1.513    

Slack (MET) :             1.513ns  (required time - arrival time)
  Source:                 CTL/state_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0_1  {rise@0.000ns fall@3.182ns period=6.364ns})
  Destination:            OUTMUX/leds_reg[15]_lopt_replica_4/D
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0_1  {rise@0.000ns fall@3.182ns period=6.364ns})
  Path Group:             clk_157_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.364ns  (clk_157_clk_wiz_0_1 rise@6.364ns - clk_157_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.600ns  (logic 0.934ns (20.307%)  route 3.666ns (79.693%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 4.948 - 6.364 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_157_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1341, routed)        1.709    -0.831    CTL/JA_OBUF[0]
    SLICE_X4Y102         FDRE                                         r  CTL/state_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y102         FDRE (Prop_fdre_C_Q)         0.456    -0.375 f  CTL/state_reg[8]/Q
                         net (fo=5, routed)           0.852     0.476    CTL/Q[7]
    SLICE_X4Y102         LUT4 (Prop_lut4_I0_O)        0.152     0.628 r  CTL/dig7[3]_i_3/O
                         net (fo=13, routed)          0.675     1.304    CTL/dig7[3]_i_3_n_0
    SLICE_X5Y102         LUT5 (Prop_lut5_I3_O)        0.326     1.630 r  CTL/leds[4]_i_1/O
                         net (fo=16, routed)          2.139     3.768    OUTMUX/SS[0]
    SLICE_X0Y56          FDRE                                         r  OUTMUX/leds_reg[15]_lopt_replica_4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_157_clk_wiz_0_1 rise edge)
                                                      6.364     6.364 r  
    E3                                                0.000     6.364 r  clk (IN)
                         net (fo=0)                   0.000     6.364    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     7.775 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.937    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324     1.613 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639     3.252    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.343 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1341, routed)        1.605     4.948    OUTMUX/JA_OBUF[0]
    SLICE_X0Y56          FDRE                                         r  OUTMUX/leds_reg[15]_lopt_replica_4/C
                         clock pessimism              0.480     5.429    
                         clock uncertainty           -0.066     5.363    
    SLICE_X0Y56          FDRE (Setup_fdre_C_D)       -0.081     5.282    OUTMUX/leds_reg[15]_lopt_replica_4
  -------------------------------------------------------------------
                         required time                          5.282    
                         arrival time                          -3.768    
  -------------------------------------------------------------------
                         slack                                  1.513    

Slack (MET) :             1.513ns  (required time - arrival time)
  Source:                 CTL/state_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0_1  {rise@0.000ns fall@3.182ns period=6.364ns})
  Destination:            OUTMUX/leds_reg[15]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0_1  {rise@0.000ns fall@3.182ns period=6.364ns})
  Path Group:             clk_157_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.364ns  (clk_157_clk_wiz_0_1 rise@6.364ns - clk_157_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.613ns  (logic 0.934ns (20.245%)  route 3.679ns (79.755%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 4.948 - 6.364 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_157_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1341, routed)        1.709    -0.831    CTL/JA_OBUF[0]
    SLICE_X4Y102         FDRE                                         r  CTL/state_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y102         FDRE (Prop_fdre_C_Q)         0.456    -0.375 f  CTL/state_reg[8]/Q
                         net (fo=5, routed)           0.852     0.476    CTL/Q[7]
    SLICE_X4Y102         LUT4 (Prop_lut4_I0_O)        0.152     0.628 r  CTL/dig7[3]_i_3/O
                         net (fo=13, routed)          0.675     1.304    CTL/dig7[3]_i_3_n_0
    SLICE_X5Y102         LUT5 (Prop_lut5_I3_O)        0.326     1.630 r  CTL/leds[4]_i_1/O
                         net (fo=16, routed)          2.153     3.782    OUTMUX/SS[0]
    SLICE_X0Y56          FDRE                                         r  OUTMUX/leds_reg[15]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_157_clk_wiz_0_1 rise edge)
                                                      6.364     6.364 r  
    E3                                                0.000     6.364 r  clk (IN)
                         net (fo=0)                   0.000     6.364    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     7.775 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.937    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324     1.613 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639     3.252    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.343 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1341, routed)        1.605     4.948    OUTMUX/JA_OBUF[0]
    SLICE_X0Y56          FDRE                                         r  OUTMUX/leds_reg[15]_lopt_replica/C
                         clock pessimism              0.480     5.429    
                         clock uncertainty           -0.066     5.363    
    SLICE_X0Y56          FDRE (Setup_fdre_C_D)       -0.067     5.296    OUTMUX/leds_reg[15]_lopt_replica
  -------------------------------------------------------------------
                         required time                          5.296    
                         arrival time                          -3.782    
  -------------------------------------------------------------------
                         slack                                  1.513    

Slack (MET) :             1.652ns  (required time - arrival time)
  Source:                 CTL/state_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0_1  {rise@0.000ns fall@3.182ns period=6.364ns})
  Destination:            OUTMUX/leds_reg[15]_lopt_replica_6/D
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0_1  {rise@0.000ns fall@3.182ns period=6.364ns})
  Path Group:             clk_157_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.364ns  (clk_157_clk_wiz_0_1 rise@6.364ns - clk_157_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.474ns  (logic 0.934ns (20.878%)  route 3.540ns (79.122%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 4.947 - 6.364 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_157_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1341, routed)        1.709    -0.831    CTL/JA_OBUF[0]
    SLICE_X4Y102         FDRE                                         r  CTL/state_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y102         FDRE (Prop_fdre_C_Q)         0.456    -0.375 f  CTL/state_reg[8]/Q
                         net (fo=5, routed)           0.852     0.476    CTL/Q[7]
    SLICE_X4Y102         LUT4 (Prop_lut4_I0_O)        0.152     0.628 r  CTL/dig7[3]_i_3/O
                         net (fo=13, routed)          0.675     1.304    CTL/dig7[3]_i_3_n_0
    SLICE_X5Y102         LUT5 (Prop_lut5_I3_O)        0.326     1.630 r  CTL/leds[4]_i_1/O
                         net (fo=16, routed)          2.013     3.642    OUTMUX/SS[0]
    SLICE_X0Y57          FDRE                                         r  OUTMUX/leds_reg[15]_lopt_replica_6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_157_clk_wiz_0_1 rise edge)
                                                      6.364     6.364 r  
    E3                                                0.000     6.364 r  clk (IN)
                         net (fo=0)                   0.000     6.364    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     7.775 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.937    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324     1.613 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639     3.252    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.343 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1341, routed)        1.604     4.947    OUTMUX/JA_OBUF[0]
    SLICE_X0Y57          FDRE                                         r  OUTMUX/leds_reg[15]_lopt_replica_6/C
                         clock pessimism              0.480     5.428    
                         clock uncertainty           -0.066     5.362    
    SLICE_X0Y57          FDRE (Setup_fdre_C_D)       -0.067     5.295    OUTMUX/leds_reg[15]_lopt_replica_6
  -------------------------------------------------------------------
                         required time                          5.295    
                         arrival time                          -3.642    
  -------------------------------------------------------------------
                         slack                                  1.652    

Slack (MET) :             1.655ns  (required time - arrival time)
  Source:                 CTL/state_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0_1  {rise@0.000ns fall@3.182ns period=6.364ns})
  Destination:            OUTMUX/leds_reg[15]_lopt_replica_8/D
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0_1  {rise@0.000ns fall@3.182ns period=6.364ns})
  Path Group:             clk_157_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.364ns  (clk_157_clk_wiz_0_1 rise@6.364ns - clk_157_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.466ns  (logic 0.934ns (20.916%)  route 3.532ns (79.084%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.421ns = ( 4.942 - 6.364 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_157_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1341, routed)        1.709    -0.831    CTL/JA_OBUF[0]
    SLICE_X4Y102         FDRE                                         r  CTL/state_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y102         FDRE (Prop_fdre_C_Q)         0.456    -0.375 f  CTL/state_reg[8]/Q
                         net (fo=5, routed)           0.852     0.476    CTL/Q[7]
    SLICE_X4Y102         LUT4 (Prop_lut4_I0_O)        0.152     0.628 r  CTL/dig7[3]_i_3/O
                         net (fo=13, routed)          0.675     1.304    CTL/dig7[3]_i_3_n_0
    SLICE_X5Y102         LUT5 (Prop_lut5_I3_O)        0.326     1.630 r  CTL/leds[4]_i_1/O
                         net (fo=16, routed)          2.005     3.634    OUTMUX/SS[0]
    SLICE_X0Y65          FDRE                                         r  OUTMUX/leds_reg[15]_lopt_replica_8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_157_clk_wiz_0_1 rise edge)
                                                      6.364     6.364 r  
    E3                                                0.000     6.364 r  clk (IN)
                         net (fo=0)                   0.000     6.364    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     7.775 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.937    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324     1.613 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639     3.252    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.343 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1341, routed)        1.599     4.942    OUTMUX/JA_OBUF[0]
    SLICE_X0Y65          FDRE                                         r  OUTMUX/leds_reg[15]_lopt_replica_8/C
                         clock pessimism              0.480     5.423    
                         clock uncertainty           -0.066     5.357    
    SLICE_X0Y65          FDRE (Setup_fdre_C_D)       -0.067     5.290    OUTMUX/leds_reg[15]_lopt_replica_8
  -------------------------------------------------------------------
                         required time                          5.290    
                         arrival time                          -3.634    
  -------------------------------------------------------------------
                         slack                                  1.655    

Slack (MET) :             1.666ns  (required time - arrival time)
  Source:                 CTL/state_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0_1  {rise@0.000ns fall@3.182ns period=6.364ns})
  Destination:            OUTMUX/leds_reg[15]_lopt_replica_3/D
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0_1  {rise@0.000ns fall@3.182ns period=6.364ns})
  Path Group:             clk_157_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.364ns  (clk_157_clk_wiz_0_1 rise@6.364ns - clk_157_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.439ns  (logic 0.934ns (21.043%)  route 3.505ns (78.957%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.423ns = ( 4.940 - 6.364 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_157_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1341, routed)        1.709    -0.831    CTL/JA_OBUF[0]
    SLICE_X4Y102         FDRE                                         r  CTL/state_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y102         FDRE (Prop_fdre_C_Q)         0.456    -0.375 f  CTL/state_reg[8]/Q
                         net (fo=5, routed)           0.852     0.476    CTL/Q[7]
    SLICE_X4Y102         LUT4 (Prop_lut4_I0_O)        0.152     0.628 r  CTL/dig7[3]_i_3/O
                         net (fo=13, routed)          0.675     1.304    CTL/dig7[3]_i_3_n_0
    SLICE_X5Y102         LUT5 (Prop_lut5_I3_O)        0.326     1.630 r  CTL/leds[4]_i_1/O
                         net (fo=16, routed)          1.978     3.607    OUTMUX/SS[0]
    SLICE_X0Y67          FDRE                                         r  OUTMUX/leds_reg[15]_lopt_replica_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_157_clk_wiz_0_1 rise edge)
                                                      6.364     6.364 r  
    E3                                                0.000     6.364 r  clk (IN)
                         net (fo=0)                   0.000     6.364    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     7.775 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.937    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324     1.613 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639     3.252    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.343 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1341, routed)        1.597     4.940    OUTMUX/JA_OBUF[0]
    SLICE_X0Y67          FDRE                                         r  OUTMUX/leds_reg[15]_lopt_replica_3/C
                         clock pessimism              0.480     5.421    
                         clock uncertainty           -0.066     5.355    
    SLICE_X0Y67          FDRE (Setup_fdre_C_D)       -0.081     5.274    OUTMUX/leds_reg[15]_lopt_replica_3
  -------------------------------------------------------------------
                         required time                          5.274    
                         arrival time                          -3.607    
  -------------------------------------------------------------------
                         slack                                  1.666    

Slack (MET) :             1.677ns  (required time - arrival time)
  Source:                 CTL/state_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0_1  {rise@0.000ns fall@3.182ns period=6.364ns})
  Destination:            OUTMUX/leds_reg[15]_lopt_replica_9/D
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0_1  {rise@0.000ns fall@3.182ns period=6.364ns})
  Path Group:             clk_157_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.364ns  (clk_157_clk_wiz_0_1 rise@6.364ns - clk_157_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.430ns  (logic 0.934ns (21.081%)  route 3.496ns (78.919%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns = ( 4.943 - 6.364 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_157_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1341, routed)        1.709    -0.831    CTL/JA_OBUF[0]
    SLICE_X4Y102         FDRE                                         r  CTL/state_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y102         FDRE (Prop_fdre_C_Q)         0.456    -0.375 f  CTL/state_reg[8]/Q
                         net (fo=5, routed)           0.852     0.476    CTL/Q[7]
    SLICE_X4Y102         LUT4 (Prop_lut4_I0_O)        0.152     0.628 r  CTL/dig7[3]_i_3/O
                         net (fo=13, routed)          0.675     1.304    CTL/dig7[3]_i_3_n_0
    SLICE_X5Y102         LUT5 (Prop_lut5_I3_O)        0.326     1.630 r  CTL/leds[4]_i_1/O
                         net (fo=16, routed)          1.970     3.599    OUTMUX/SS[0]
    SLICE_X0Y63          FDRE                                         r  OUTMUX/leds_reg[15]_lopt_replica_9/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_157_clk_wiz_0_1 rise edge)
                                                      6.364     6.364 r  
    E3                                                0.000     6.364 r  clk (IN)
                         net (fo=0)                   0.000     6.364    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     7.775 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.937    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324     1.613 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639     3.252    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.343 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1341, routed)        1.600     4.943    OUTMUX/JA_OBUF[0]
    SLICE_X0Y63          FDRE                                         r  OUTMUX/leds_reg[15]_lopt_replica_9/C
                         clock pessimism              0.480     5.424    
                         clock uncertainty           -0.066     5.358    
    SLICE_X0Y63          FDRE (Setup_fdre_C_D)       -0.081     5.277    OUTMUX/leds_reg[15]_lopt_replica_9
  -------------------------------------------------------------------
                         required time                          5.277    
                         arrival time                          -3.599    
  -------------------------------------------------------------------
                         slack                                  1.677    

Slack (MET) :             1.710ns  (required time - arrival time)
  Source:                 CTL/state_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0_1  {rise@0.000ns fall@3.182ns period=6.364ns})
  Destination:            OUTMUX/leds_reg[15]_lopt_replica_2/D
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0_1  {rise@0.000ns fall@3.182ns period=6.364ns})
  Path Group:             clk_157_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.364ns  (clk_157_clk_wiz_0_1 rise@6.364ns - clk_157_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.406ns  (logic 0.934ns (21.198%)  route 3.472ns (78.802%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns = ( 4.937 - 6.364 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_157_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1341, routed)        1.709    -0.831    CTL/JA_OBUF[0]
    SLICE_X4Y102         FDRE                                         r  CTL/state_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y102         FDRE (Prop_fdre_C_Q)         0.456    -0.375 f  CTL/state_reg[8]/Q
                         net (fo=5, routed)           0.852     0.476    CTL/Q[7]
    SLICE_X4Y102         LUT4 (Prop_lut4_I0_O)        0.152     0.628 r  CTL/dig7[3]_i_3/O
                         net (fo=13, routed)          0.675     1.304    CTL/dig7[3]_i_3_n_0
    SLICE_X5Y102         LUT5 (Prop_lut5_I3_O)        0.326     1.630 r  CTL/leds[4]_i_1/O
                         net (fo=16, routed)          1.945     3.575    OUTMUX/SS[0]
    SLICE_X0Y69          FDRE                                         r  OUTMUX/leds_reg[15]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_157_clk_wiz_0_1 rise edge)
                                                      6.364     6.364 r  
    E3                                                0.000     6.364 r  clk (IN)
                         net (fo=0)                   0.000     6.364    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     7.775 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.937    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324     1.613 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639     3.252    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.343 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1341, routed)        1.594     4.937    OUTMUX/JA_OBUF[0]
    SLICE_X0Y69          FDRE                                         r  OUTMUX/leds_reg[15]_lopt_replica_2/C
                         clock pessimism              0.480     5.418    
                         clock uncertainty           -0.066     5.352    
    SLICE_X0Y69          FDRE (Setup_fdre_C_D)       -0.067     5.285    OUTMUX/leds_reg[15]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                          5.285    
                         arrival time                          -3.575    
  -------------------------------------------------------------------
                         slack                                  1.710    

Slack (MET) :             1.804ns  (required time - arrival time)
  Source:                 CTL/state_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0_1  {rise@0.000ns fall@3.182ns period=6.364ns})
  Destination:            OUTMUX/leds_reg[15]_lopt_replica_5/D
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0_1  {rise@0.000ns fall@3.182ns period=6.364ns})
  Path Group:             clk_157_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.364ns  (clk_157_clk_wiz_0_1 rise@6.364ns - clk_157_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.320ns  (logic 0.934ns (21.618%)  route 3.386ns (78.382%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 4.946 - 6.364 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_157_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1341, routed)        1.709    -0.831    CTL/JA_OBUF[0]
    SLICE_X4Y102         FDRE                                         r  CTL/state_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y102         FDRE (Prop_fdre_C_Q)         0.456    -0.375 f  CTL/state_reg[8]/Q
                         net (fo=5, routed)           0.852     0.476    CTL/Q[7]
    SLICE_X4Y102         LUT4 (Prop_lut4_I0_O)        0.152     0.628 r  CTL/dig7[3]_i_3/O
                         net (fo=13, routed)          0.675     1.304    CTL/dig7[3]_i_3_n_0
    SLICE_X5Y102         LUT5 (Prop_lut5_I3_O)        0.326     1.630 r  CTL/leds[4]_i_1/O
                         net (fo=16, routed)          1.860     3.489    OUTMUX/SS[0]
    SLICE_X0Y59          FDRE                                         r  OUTMUX/leds_reg[15]_lopt_replica_5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_157_clk_wiz_0_1 rise edge)
                                                      6.364     6.364 r  
    E3                                                0.000     6.364 r  clk (IN)
                         net (fo=0)                   0.000     6.364    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     7.775 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.937    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324     1.613 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639     3.252    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.343 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1341, routed)        1.603     4.946    OUTMUX/JA_OBUF[0]
    SLICE_X0Y59          FDRE                                         r  OUTMUX/leds_reg[15]_lopt_replica_5/C
                         clock pessimism              0.480     5.427    
                         clock uncertainty           -0.066     5.361    
    SLICE_X0Y59          FDRE (Setup_fdre_C_D)       -0.067     5.294    OUTMUX/leds_reg[15]_lopt_replica_5
  -------------------------------------------------------------------
                         required time                          5.294    
                         arrival time                          -3.489    
  -------------------------------------------------------------------
                         slack                                  1.804    

Slack (MET) :             1.823ns  (required time - arrival time)
  Source:                 CTL/state_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0_1  {rise@0.000ns fall@3.182ns period=6.364ns})
  Destination:            OUTMUX/leds_reg[15]_lopt_replica_10/D
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0_1  {rise@0.000ns fall@3.182ns period=6.364ns})
  Path Group:             clk_157_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.364ns  (clk_157_clk_wiz_0_1 rise@6.364ns - clk_157_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.296ns  (logic 0.934ns (21.740%)  route 3.362ns (78.260%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.423ns = ( 4.940 - 6.364 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_157_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1341, routed)        1.709    -0.831    CTL/JA_OBUF[0]
    SLICE_X4Y102         FDRE                                         r  CTL/state_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y102         FDRE (Prop_fdre_C_Q)         0.456    -0.375 f  CTL/state_reg[8]/Q
                         net (fo=5, routed)           0.852     0.476    CTL/Q[7]
    SLICE_X4Y102         LUT4 (Prop_lut4_I0_O)        0.152     0.628 r  CTL/dig7[3]_i_3/O
                         net (fo=13, routed)          0.675     1.304    CTL/dig7[3]_i_3_n_0
    SLICE_X5Y102         LUT5 (Prop_lut5_I3_O)        0.326     1.630 r  CTL/leds[4]_i_1/O
                         net (fo=16, routed)          1.835     3.465    OUTMUX/SS[0]
    SLICE_X0Y67          FDRE                                         r  OUTMUX/leds_reg[15]_lopt_replica_10/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_157_clk_wiz_0_1 rise edge)
                                                      6.364     6.364 r  
    E3                                                0.000     6.364 r  clk (IN)
                         net (fo=0)                   0.000     6.364    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     7.775 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.937    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324     1.613 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639     3.252    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.343 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1341, routed)        1.597     4.940    OUTMUX/JA_OBUF[0]
    SLICE_X0Y67          FDRE                                         r  OUTMUX/leds_reg[15]_lopt_replica_10/C
                         clock pessimism              0.480     5.421    
                         clock uncertainty           -0.066     5.355    
    SLICE_X0Y67          FDRE (Setup_fdre_C_D)       -0.067     5.288    OUTMUX/leds_reg[15]_lopt_replica_10
  -------------------------------------------------------------------
                         required time                          5.288    
                         arrival time                          -3.465    
  -------------------------------------------------------------------
                         slack                                  1.823    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 OUTMUX/result_dly_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0_1  {rise@0.000ns fall@3.182ns period=6.364ns})
  Destination:            OUTMUX/result_not_equal_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0_1  {rise@0.000ns fall@3.182ns period=6.364ns})
  Path Group:             clk_157_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_157_clk_wiz_0_1 rise@0.000ns - clk_157_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.491ns  (logic 0.363ns (73.925%)  route 0.128ns (26.075%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_157_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1341, routed)        0.576    -0.588    OUTMUX/JA_OBUF[0]
    SLICE_X12Y99         FDRE                                         r  OUTMUX/result_dly_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y99         FDRE (Prop_fdre_C_Q)         0.164    -0.424 r  OUTMUX/result_dly_reg[11]/Q
                         net (fo=1, routed)           0.127    -0.297    OUTMUX/result_dly[11]
    SLICE_X14Y99         LUT6 (Prop_lut6_I2_O)        0.045    -0.252 r  OUTMUX/i__carry_i_1__14/O
                         net (fo=1, routed)           0.000    -0.252    OUTMUX/i__carry_i_1__14_n_0
    SLICE_X14Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109    -0.143 r  OUTMUX/result_not_equal0_inferred__15/i__carry/CO[3]
                         net (fo=1, routed)           0.001    -0.142    OUTMUX/result_not_equal0_inferred__15/i__carry_n_0
    SLICE_X14Y100        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045    -0.097 r  OUTMUX/result_not_equal0_inferred__15/i__carry__0/CO[1]
                         net (fo=1, routed)           0.000    -0.097    OUTMUX/result_not_equal0
    SLICE_X14Y100        FDRE                                         r  OUTMUX/result_not_equal_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_157_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1341, routed)        0.841    -0.832    OUTMUX/JA_OBUF[0]
    SLICE_X14Y100        FDRE                                         r  OUTMUX/result_not_equal_reg[16]/C
                         clock pessimism              0.509    -0.323    
    SLICE_X14Y100        FDRE (Hold_fdre_C_D)         0.129    -0.194    OUTMUX/result_not_equal_reg[16]
  -------------------------------------------------------------------
                         required time                          0.194    
                         arrival time                          -0.097    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 position_tmp_transpose_reg[3][11]/C
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0_1  {rise@0.000ns fall@3.182ns period=6.364ns})
  Destination:            position_reg[0]_rep__2/D
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0_1  {rise@0.000ns fall@3.182ns period=6.364ns})
  Path Group:             clk_157_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_157_clk_wiz_0_1 rise@0.000ns - clk_157_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.508ns  (logic 0.231ns (45.468%)  route 0.277ns (54.532%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_157_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1341, routed)        0.598    -0.566    JA_OBUF[4]
    SLICE_X7Y101         FDRE                                         r  position_tmp_transpose_reg[3][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y101         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  position_tmp_transpose_reg[3][11]/Q
                         net (fo=4, routed)           0.122    -0.303    position_tmp_transpose_reg[3][11]
    SLICE_X6Y101         LUT4 (Prop_lut4_I0_O)        0.045    -0.258 r  position[0]_i_2/O
                         net (fo=5, routed)           0.155    -0.103    position[0]_i_2_n_0
    SLICE_X6Y99          LUT5 (Prop_lut5_I4_O)        0.045    -0.058 r  position[0]_rep__2_i_1/O
                         net (fo=1, routed)           0.000    -0.058    position[0]_rep__2_i_1_n_0
    SLICE_X6Y99          FDRE                                         r  position_reg[0]_rep__2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_157_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1341, routed)        0.875    -0.798    JA_OBUF[4]
    SLICE_X6Y99          FDRE                                         r  position_reg[0]_rep__2/C
                         clock pessimism              0.509    -0.289    
    SLICE_X6Y99          FDRE (Hold_fdre_C_D)         0.120    -0.169    position_reg[0]_rep__2
  -------------------------------------------------------------------
                         required time                          0.169    
                         arrival time                          -0.058    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 position_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0_1  {rise@0.000ns fall@3.182ns period=6.364ns})
  Destination:            OUTMUX/leds_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clk_157_clk_wiz_0_1  {rise@0.000ns fall@3.182ns period=6.364ns})
  Path Group:             clk_157_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_157_clk_wiz_0_1 rise@0.000ns - clk_157_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.275ns (53.557%)  route 0.238ns (46.443%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_157_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1341, routed)        0.598    -0.566    JA_OBUF[4]
    SLICE_X6Y101         FDRE                                         r  position_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y101         FDRE (Prop_fdre_C_Q)         0.164    -0.402 f  position_reg[3]/Q
                         net (fo=17, routed)          0.238    -0.164    OUTMUX/position_reg[3][3]
    SLICE_X0Y96          LUT1 (Prop_lut1_I0_O)        0.045    -0.119 r  OUTMUX/leds[4]_i_4/O
                         net (fo=1, routed)           0.000    -0.119    OUTMUX/leds[4]_i_4_n_0
    SLICE_X0Y96          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066    -0.053 r  OUTMUX/leds_reg[4]_i_2/O[2]
                         net (fo=1, routed)           0.000    -0.053    OUTMUX/pos[3]
    SLICE_X0Y96          FDSE                                         r  OUTMUX/leds_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_157_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1341, routed)        0.877    -0.796    OUTMUX/JA_OBUF[0]
    SLICE_X0Y96          FDSE                                         r  OUTMUX/leds_reg[3]/C
                         clock pessimism              0.509    -0.287    
    SLICE_X0Y96          FDSE (Hold_fdse_C_D)         0.105    -0.182    OUTMUX/leds_reg[3]
  -------------------------------------------------------------------
                         required time                          0.182    
                         arrival time                          -0.053    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 DB/shift_swtch13_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0_1  {rise@0.000ns fall@3.182ns period=6.364ns})
  Destination:            DB/swtch_db_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0_1  {rise@0.000ns fall@3.182ns period=6.364ns})
  Path Group:             clk_157_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_157_clk_wiz_0_1 rise@0.000ns - clk_157_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.515%)  route 0.054ns (22.485%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_157_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1341, routed)        0.598    -0.566    DB/clk_157
    SLICE_X4Y83          FDRE                                         r  DB/shift_swtch13_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y83          FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  DB/shift_swtch13_reg[3]/Q
                         net (fo=1, routed)           0.054    -0.371    DB/shift_swtch13[3]
    SLICE_X5Y83          LUT5 (Prop_lut5_I0_O)        0.045    -0.326 r  DB/swtch_db[13]_i_1/O
                         net (fo=1, routed)           0.000    -0.326    DB/swtch_db[13]_i_1_n_0
    SLICE_X5Y83          FDRE                                         r  DB/swtch_db_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_157_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1341, routed)        0.867    -0.806    DB/clk_157
    SLICE_X5Y83          FDRE                                         r  DB/swtch_db_reg[13]/C
                         clock pessimism              0.253    -0.553    
    SLICE_X5Y83          FDRE (Hold_fdre_C_D)         0.091    -0.462    DB/swtch_db_reg[13]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.326    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 OUTMUX/decpts_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_157_clk_wiz_0_1  {rise@0.000ns fall@3.182ns period=6.364ns})
  Destination:            SSB/Digit0/seg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0_1  {rise@0.000ns fall@3.182ns period=6.364ns})
  Path Group:             clk_157_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_157_clk_wiz_0_1 rise@0.000ns - clk_157_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_157_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1341, routed)        0.597    -0.567    OUTMUX/JA_OBUF[0]
    SLICE_X3Y108         FDSE                                         r  OUTMUX/decpts_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y108         FDSE (Prop_fdse_C_Q)         0.141    -0.426 f  OUTMUX/decpts_reg[0]/Q
                         net (fo=1, routed)           0.087    -0.339    OUTMUX/decpts[0]
    SLICE_X2Y108         LUT1 (Prop_lut1_I0_O)        0.045    -0.294 r  OUTMUX/seg[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.294    SSB/Digit0/seg0
    SLICE_X2Y108         FDRE                                         r  SSB/Digit0/seg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_157_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1341, routed)        0.870    -0.803    SSB/Digit0/JA_OBUF[0]
    SLICE_X2Y108         FDRE                                         r  SSB/Digit0/seg_reg[7]/C
                         clock pessimism              0.249    -0.554    
    SLICE_X2Y108         FDRE (Hold_fdre_C_D)         0.120    -0.434    SSB/Digit0/seg_reg[7]
  -------------------------------------------------------------------
                         required time                          0.434    
                         arrival time                          -0.294    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 inputs_reg[4][11]/C
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0_1  {rise@0.000ns fall@3.182ns period=6.364ns})
  Destination:            OUTMUX/operands_dly_reg[4][11]/D
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0_1  {rise@0.000ns fall@3.182ns period=6.364ns})
  Path Group:             clk_157_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_157_clk_wiz_0_1 rise@0.000ns - clk_157_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.232ns  (logic 0.141ns (60.888%)  route 0.091ns (39.112%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_157_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1341, routed)        0.602    -0.562    JA_OBUF[4]
    SLICE_X7Y91          FDRE                                         r  inputs_reg[4][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y91          FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  inputs_reg[4][11]/Q
                         net (fo=5, routed)           0.091    -0.331    OUTMUX/inputs_reg[4][15][11]
    SLICE_X6Y91          FDRE                                         r  OUTMUX/operands_dly_reg[4][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_157_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1341, routed)        0.873    -0.800    OUTMUX/JA_OBUF[0]
    SLICE_X6Y91          FDRE                                         r  OUTMUX/operands_dly_reg[4][11]/C
                         clock pessimism              0.251    -0.549    
    SLICE_X6Y91          FDRE (Hold_fdre_C_D)         0.076    -0.473    OUTMUX/operands_dly_reg[4][11]
  -------------------------------------------------------------------
                         required time                          0.473    
                         arrival time                          -0.331    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 DB/shift_pb2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0_1  {rise@0.000ns fall@3.182ns period=6.364ns})
  Destination:            DB/pbtn_db_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0_1  {rise@0.000ns fall@3.182ns period=6.364ns})
  Path Group:             clk_157_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_157_clk_wiz_0_1 rise@0.000ns - clk_157_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.186ns (74.147%)  route 0.065ns (25.853%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_157_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1341, routed)        0.598    -0.566    DB/clk_157
    SLICE_X0Y82          FDRE                                         r  DB/shift_pb2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y82          FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  DB/shift_pb2_reg[2]/Q
                         net (fo=2, routed)           0.065    -0.360    DB/shift_pb2[2]
    SLICE_X1Y82          LUT5 (Prop_lut5_I1_O)        0.045    -0.315 r  DB/pbtn_db[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.315    DB/pbtn_db[2]_i_1_n_0
    SLICE_X1Y82          FDRE                                         r  DB/pbtn_db_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_157_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1341, routed)        0.869    -0.804    DB/clk_157
    SLICE_X1Y82          FDRE                                         r  DB/pbtn_db_reg[2]/C
                         clock pessimism              0.251    -0.553    
    SLICE_X1Y82          FDRE (Hold_fdre_C_D)         0.091    -0.462    DB/pbtn_db_reg[2]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.315    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 DB/shift_pb5_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0_1  {rise@0.000ns fall@3.182ns period=6.364ns})
  Destination:            DB/pbtn_db_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0_1  {rise@0.000ns fall@3.182ns period=6.364ns})
  Path Group:             clk_157_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_157_clk_wiz_0_1 rise@0.000ns - clk_157_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.224%)  route 0.099ns (34.776%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_157_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1341, routed)        0.598    -0.566    DB/clk_157
    SLICE_X1Y103         FDRE                                         r  DB/shift_pb5_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y103         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  DB/shift_pb5_reg[3]/Q
                         net (fo=1, routed)           0.099    -0.326    DB/shift_pb5[3]
    SLICE_X2Y103         LUT5 (Prop_lut5_I0_O)        0.045    -0.281 r  DB/pbtn_db[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.281    DB/pbtn_db[5]_i_1_n_0
    SLICE_X2Y103         FDRE                                         r  DB/pbtn_db_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_157_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1341, routed)        0.871    -0.802    DB/clk_157
    SLICE_X2Y103         FDRE                                         r  DB/pbtn_db_reg[5]/C
                         clock pessimism              0.252    -0.550    
    SLICE_X2Y103         FDRE (Hold_fdre_C_D)         0.121    -0.429    DB/pbtn_db_reg[5]
  -------------------------------------------------------------------
                         required time                          0.429    
                         arrival time                          -0.281    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 OUTMUX/BINBCD/dat_bcd_o_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0_1  {rise@0.000ns fall@3.182ns period=6.364ns})
  Destination:            OUTMUX/dig4_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clk_157_clk_wiz_0_1  {rise@0.000ns fall@3.182ns period=6.364ns})
  Path Group:             clk_157_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_157_clk_wiz_0_1 rise@0.000ns - clk_157_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.755%)  route 0.117ns (45.245%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_157_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1341, routed)        0.567    -0.597    OUTMUX/BINBCD/JA_OBUF[0]
    SLICE_X11Y111        FDRE                                         r  OUTMUX/BINBCD/dat_bcd_o_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y111        FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  OUTMUX/BINBCD/dat_bcd_o_reg[19]/Q
                         net (fo=1, routed)           0.117    -0.340    OUTMUX/bcd_converter_out[19]
    SLICE_X9Y111         FDSE                                         r  OUTMUX/dig4_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_157_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1341, routed)        0.838    -0.835    OUTMUX/JA_OBUF[0]
    SLICE_X9Y111         FDSE                                         r  OUTMUX/dig4_reg[3]/C
                         clock pessimism              0.275    -0.560    
    SLICE_X9Y111         FDSE (Hold_fdse_C_D)         0.071    -0.489    OUTMUX/dig4_reg[3]
  -------------------------------------------------------------------
                         required time                          0.489    
                         arrival time                          -0.340    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 DB/shift_swtch10_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0_1  {rise@0.000ns fall@3.182ns period=6.364ns})
  Destination:            DB/swtch_db_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0_1  {rise@0.000ns fall@3.182ns period=6.364ns})
  Path Group:             clk_157_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_157_clk_wiz_0_1 rise@0.000ns - clk_157_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.224%)  route 0.099ns (34.776%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_157_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1341, routed)        0.597    -0.567    DB/clk_157
    SLICE_X1Y81          FDRE                                         r  DB/shift_swtch10_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y81          FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  DB/shift_swtch10_reg[3]/Q
                         net (fo=1, routed)           0.099    -0.327    DB/shift_swtch10_reg_n_0_[3]
    SLICE_X2Y81          LUT5 (Prop_lut5_I0_O)        0.045    -0.282 r  DB/swtch_db[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.282    DB/swtch_db[10]_i_1_n_0
    SLICE_X2Y81          FDRE                                         r  DB/swtch_db_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_157_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1341, routed)        0.868    -0.805    DB/clk_157
    SLICE_X2Y81          FDRE                                         r  DB/swtch_db_reg[10]/C
                         clock pessimism              0.252    -0.553    
    SLICE_X2Y81          FDRE (Hold_fdre_C_D)         0.121    -0.432    DB/swtch_db_reg[10]
  -------------------------------------------------------------------
                         required time                          0.432    
                         arrival time                          -0.282    
  -------------------------------------------------------------------
                         slack                                  0.150    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_157_clk_wiz_0_1
Waveform(ns):       { 0.000 3.182 }
Period(ns):         6.364
Sources:            { generated_clock/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         6.364       4.208      BUFGCTRL_X0Y16   generated_clock/inst/clkout3_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         6.364       5.115      MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKOUT2
Min Period        n/a     FDRE/C              n/a            1.000         6.364       5.364      SLICE_X1Y77      DB/is_top_cnt_reached_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         6.364       5.364      SLICE_X0Y104     DB/pbtn_db_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.364       5.364      SLICE_X2Y81      DB/pbtn_db_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.364       5.364      SLICE_X1Y82      DB/pbtn_db_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.364       5.364      SLICE_X3Y100     DB/pbtn_db_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.364       5.364      SLICE_X2Y103     DB/pbtn_db_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.364       5.364      SLICE_X2Y103     DB/pbtn_db_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.364       5.364      SLICE_X10Y107    OUTMUX/BINBCD/bcd_reg_reg[29]/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       6.364       206.996    MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.182       2.682      SLICE_X9Y112     OUTMUX/BINBCD/bcd_reg_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.182       2.682      SLICE_X9Y112     OUTMUX/BINBCD/bcd_reg_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.182       2.682      SLICE_X7Y113     OUTMUX/BINBCD/bcd_reg_reg[9]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.182       2.682      SLICE_X12Y93     OUTMUX/bcd_converter_in_delay_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.182       2.682      SLICE_X12Y93     OUTMUX/bcd_converter_in_delay_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.182       2.682      SLICE_X12Y97     OUTMUX/bcd_converter_in_delay_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.182       2.682      SLICE_X12Y97     OUTMUX/bcd_converter_in_delay_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.182       2.682      SLICE_X13Y95     OUTMUX/bcd_converter_in_delay_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.182       2.682      SLICE_X13Y95     OUTMUX/bcd_converter_in_delay_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.182       2.682      SLICE_X13Y95     OUTMUX/bcd_converter_in_delay_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.182       2.682      SLICE_X2Y81      DB/pbtn_db_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.182       2.682      SLICE_X1Y82      DB/pbtn_db_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.182       2.682      SLICE_X3Y100     DB/pbtn_db_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.182       2.682      SLICE_X10Y107    OUTMUX/BINBCD/bcd_reg_reg[29]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.182       2.682      SLICE_X9Y112     OUTMUX/BINBCD/bcd_reg_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.182       2.682      SLICE_X10Y107    OUTMUX/BINBCD/bcd_reg_reg[30]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.182       2.682      SLICE_X10Y107    OUTMUX/BINBCD/bcd_reg_reg[31]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.182       2.682      SLICE_X9Y112     OUTMUX/BINBCD/bcd_reg_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.182       2.682      SLICE_X10Y113    OUTMUX/BINBCD/bcd_reg_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.182       2.682      SLICE_X10Y113    OUTMUX/BINBCD/bcd_reg_reg[5]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { generated_clock/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   generated_clock/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_157_clk_wiz_0_1
  To Clock:  clk_157_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        1.512ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.030ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.512ns  (required time - arrival time)
  Source:                 CTL/state_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0_1  {rise@0.000ns fall@3.182ns period=6.364ns})
  Destination:            OUTMUX/leds_reg[15]_lopt_replica_7/D
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0  {rise@0.000ns fall@3.182ns period=6.364ns})
  Path Group:             clk_157_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.364ns  (clk_157_clk_wiz_0 rise@6.364ns - clk_157_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.609ns  (logic 0.934ns (20.266%)  route 3.675ns (79.734%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns = ( 4.943 - 6.364 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_157_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1341, routed)        1.709    -0.831    CTL/JA_OBUF[0]
    SLICE_X4Y102         FDRE                                         r  CTL/state_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y102         FDRE (Prop_fdre_C_Q)         0.456    -0.375 f  CTL/state_reg[8]/Q
                         net (fo=5, routed)           0.852     0.476    CTL/Q[7]
    SLICE_X4Y102         LUT4 (Prop_lut4_I0_O)        0.152     0.628 r  CTL/dig7[3]_i_3/O
                         net (fo=13, routed)          0.675     1.304    CTL/dig7[3]_i_3_n_0
    SLICE_X5Y102         LUT5 (Prop_lut5_I3_O)        0.326     1.630 r  CTL/leds[4]_i_1/O
                         net (fo=16, routed)          2.148     3.778    OUTMUX/SS[0]
    SLICE_X0Y63          FDRE                                         r  OUTMUX/leds_reg[15]_lopt_replica_7/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_157_clk_wiz_0 rise edge)
                                                      6.364     6.364 r  
    E3                                                0.000     6.364 r  clk (IN)
                         net (fo=0)                   0.000     6.364    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     7.775 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.937    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324     1.613 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639     3.252    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.343 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1341, routed)        1.600     4.943    OUTMUX/JA_OBUF[0]
    SLICE_X0Y63          FDRE                                         r  OUTMUX/leds_reg[15]_lopt_replica_7/C
                         clock pessimism              0.480     5.424    
                         clock uncertainty           -0.067     5.357    
    SLICE_X0Y63          FDRE (Setup_fdre_C_D)       -0.067     5.290    OUTMUX/leds_reg[15]_lopt_replica_7
  -------------------------------------------------------------------
                         required time                          5.290    
                         arrival time                          -3.778    
  -------------------------------------------------------------------
                         slack                                  1.512    

Slack (MET) :             1.513ns  (required time - arrival time)
  Source:                 CTL/state_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0_1  {rise@0.000ns fall@3.182ns period=6.364ns})
  Destination:            OUTMUX/leds_reg[15]_lopt_replica_4/D
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0  {rise@0.000ns fall@3.182ns period=6.364ns})
  Path Group:             clk_157_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.364ns  (clk_157_clk_wiz_0 rise@6.364ns - clk_157_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.600ns  (logic 0.934ns (20.307%)  route 3.666ns (79.693%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 4.948 - 6.364 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_157_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1341, routed)        1.709    -0.831    CTL/JA_OBUF[0]
    SLICE_X4Y102         FDRE                                         r  CTL/state_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y102         FDRE (Prop_fdre_C_Q)         0.456    -0.375 f  CTL/state_reg[8]/Q
                         net (fo=5, routed)           0.852     0.476    CTL/Q[7]
    SLICE_X4Y102         LUT4 (Prop_lut4_I0_O)        0.152     0.628 r  CTL/dig7[3]_i_3/O
                         net (fo=13, routed)          0.675     1.304    CTL/dig7[3]_i_3_n_0
    SLICE_X5Y102         LUT5 (Prop_lut5_I3_O)        0.326     1.630 r  CTL/leds[4]_i_1/O
                         net (fo=16, routed)          2.139     3.768    OUTMUX/SS[0]
    SLICE_X0Y56          FDRE                                         r  OUTMUX/leds_reg[15]_lopt_replica_4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_157_clk_wiz_0 rise edge)
                                                      6.364     6.364 r  
    E3                                                0.000     6.364 r  clk (IN)
                         net (fo=0)                   0.000     6.364    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     7.775 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.937    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324     1.613 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639     3.252    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.343 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1341, routed)        1.605     4.948    OUTMUX/JA_OBUF[0]
    SLICE_X0Y56          FDRE                                         r  OUTMUX/leds_reg[15]_lopt_replica_4/C
                         clock pessimism              0.480     5.429    
                         clock uncertainty           -0.067     5.362    
    SLICE_X0Y56          FDRE (Setup_fdre_C_D)       -0.081     5.281    OUTMUX/leds_reg[15]_lopt_replica_4
  -------------------------------------------------------------------
                         required time                          5.281    
                         arrival time                          -3.768    
  -------------------------------------------------------------------
                         slack                                  1.513    

Slack (MET) :             1.513ns  (required time - arrival time)
  Source:                 CTL/state_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0_1  {rise@0.000ns fall@3.182ns period=6.364ns})
  Destination:            OUTMUX/leds_reg[15]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0  {rise@0.000ns fall@3.182ns period=6.364ns})
  Path Group:             clk_157_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.364ns  (clk_157_clk_wiz_0 rise@6.364ns - clk_157_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.613ns  (logic 0.934ns (20.245%)  route 3.679ns (79.755%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 4.948 - 6.364 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_157_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1341, routed)        1.709    -0.831    CTL/JA_OBUF[0]
    SLICE_X4Y102         FDRE                                         r  CTL/state_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y102         FDRE (Prop_fdre_C_Q)         0.456    -0.375 f  CTL/state_reg[8]/Q
                         net (fo=5, routed)           0.852     0.476    CTL/Q[7]
    SLICE_X4Y102         LUT4 (Prop_lut4_I0_O)        0.152     0.628 r  CTL/dig7[3]_i_3/O
                         net (fo=13, routed)          0.675     1.304    CTL/dig7[3]_i_3_n_0
    SLICE_X5Y102         LUT5 (Prop_lut5_I3_O)        0.326     1.630 r  CTL/leds[4]_i_1/O
                         net (fo=16, routed)          2.153     3.782    OUTMUX/SS[0]
    SLICE_X0Y56          FDRE                                         r  OUTMUX/leds_reg[15]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_157_clk_wiz_0 rise edge)
                                                      6.364     6.364 r  
    E3                                                0.000     6.364 r  clk (IN)
                         net (fo=0)                   0.000     6.364    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     7.775 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.937    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324     1.613 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639     3.252    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.343 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1341, routed)        1.605     4.948    OUTMUX/JA_OBUF[0]
    SLICE_X0Y56          FDRE                                         r  OUTMUX/leds_reg[15]_lopt_replica/C
                         clock pessimism              0.480     5.429    
                         clock uncertainty           -0.067     5.362    
    SLICE_X0Y56          FDRE (Setup_fdre_C_D)       -0.067     5.295    OUTMUX/leds_reg[15]_lopt_replica
  -------------------------------------------------------------------
                         required time                          5.295    
                         arrival time                          -3.782    
  -------------------------------------------------------------------
                         slack                                  1.513    

Slack (MET) :             1.652ns  (required time - arrival time)
  Source:                 CTL/state_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0_1  {rise@0.000ns fall@3.182ns period=6.364ns})
  Destination:            OUTMUX/leds_reg[15]_lopt_replica_6/D
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0  {rise@0.000ns fall@3.182ns period=6.364ns})
  Path Group:             clk_157_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.364ns  (clk_157_clk_wiz_0 rise@6.364ns - clk_157_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.474ns  (logic 0.934ns (20.878%)  route 3.540ns (79.122%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 4.947 - 6.364 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_157_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1341, routed)        1.709    -0.831    CTL/JA_OBUF[0]
    SLICE_X4Y102         FDRE                                         r  CTL/state_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y102         FDRE (Prop_fdre_C_Q)         0.456    -0.375 f  CTL/state_reg[8]/Q
                         net (fo=5, routed)           0.852     0.476    CTL/Q[7]
    SLICE_X4Y102         LUT4 (Prop_lut4_I0_O)        0.152     0.628 r  CTL/dig7[3]_i_3/O
                         net (fo=13, routed)          0.675     1.304    CTL/dig7[3]_i_3_n_0
    SLICE_X5Y102         LUT5 (Prop_lut5_I3_O)        0.326     1.630 r  CTL/leds[4]_i_1/O
                         net (fo=16, routed)          2.013     3.642    OUTMUX/SS[0]
    SLICE_X0Y57          FDRE                                         r  OUTMUX/leds_reg[15]_lopt_replica_6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_157_clk_wiz_0 rise edge)
                                                      6.364     6.364 r  
    E3                                                0.000     6.364 r  clk (IN)
                         net (fo=0)                   0.000     6.364    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     7.775 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.937    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324     1.613 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639     3.252    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.343 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1341, routed)        1.604     4.947    OUTMUX/JA_OBUF[0]
    SLICE_X0Y57          FDRE                                         r  OUTMUX/leds_reg[15]_lopt_replica_6/C
                         clock pessimism              0.480     5.428    
                         clock uncertainty           -0.067     5.361    
    SLICE_X0Y57          FDRE (Setup_fdre_C_D)       -0.067     5.294    OUTMUX/leds_reg[15]_lopt_replica_6
  -------------------------------------------------------------------
                         required time                          5.294    
                         arrival time                          -3.642    
  -------------------------------------------------------------------
                         slack                                  1.652    

Slack (MET) :             1.654ns  (required time - arrival time)
  Source:                 CTL/state_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0_1  {rise@0.000ns fall@3.182ns period=6.364ns})
  Destination:            OUTMUX/leds_reg[15]_lopt_replica_8/D
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0  {rise@0.000ns fall@3.182ns period=6.364ns})
  Path Group:             clk_157_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.364ns  (clk_157_clk_wiz_0 rise@6.364ns - clk_157_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.466ns  (logic 0.934ns (20.916%)  route 3.532ns (79.084%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.421ns = ( 4.942 - 6.364 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_157_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1341, routed)        1.709    -0.831    CTL/JA_OBUF[0]
    SLICE_X4Y102         FDRE                                         r  CTL/state_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y102         FDRE (Prop_fdre_C_Q)         0.456    -0.375 f  CTL/state_reg[8]/Q
                         net (fo=5, routed)           0.852     0.476    CTL/Q[7]
    SLICE_X4Y102         LUT4 (Prop_lut4_I0_O)        0.152     0.628 r  CTL/dig7[3]_i_3/O
                         net (fo=13, routed)          0.675     1.304    CTL/dig7[3]_i_3_n_0
    SLICE_X5Y102         LUT5 (Prop_lut5_I3_O)        0.326     1.630 r  CTL/leds[4]_i_1/O
                         net (fo=16, routed)          2.005     3.634    OUTMUX/SS[0]
    SLICE_X0Y65          FDRE                                         r  OUTMUX/leds_reg[15]_lopt_replica_8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_157_clk_wiz_0 rise edge)
                                                      6.364     6.364 r  
    E3                                                0.000     6.364 r  clk (IN)
                         net (fo=0)                   0.000     6.364    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     7.775 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.937    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324     1.613 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639     3.252    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.343 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1341, routed)        1.599     4.942    OUTMUX/JA_OBUF[0]
    SLICE_X0Y65          FDRE                                         r  OUTMUX/leds_reg[15]_lopt_replica_8/C
                         clock pessimism              0.480     5.423    
                         clock uncertainty           -0.067     5.356    
    SLICE_X0Y65          FDRE (Setup_fdre_C_D)       -0.067     5.289    OUTMUX/leds_reg[15]_lopt_replica_8
  -------------------------------------------------------------------
                         required time                          5.289    
                         arrival time                          -3.634    
  -------------------------------------------------------------------
                         slack                                  1.654    

Slack (MET) :             1.666ns  (required time - arrival time)
  Source:                 CTL/state_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0_1  {rise@0.000ns fall@3.182ns period=6.364ns})
  Destination:            OUTMUX/leds_reg[15]_lopt_replica_3/D
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0  {rise@0.000ns fall@3.182ns period=6.364ns})
  Path Group:             clk_157_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.364ns  (clk_157_clk_wiz_0 rise@6.364ns - clk_157_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.439ns  (logic 0.934ns (21.043%)  route 3.505ns (78.957%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.423ns = ( 4.940 - 6.364 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_157_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1341, routed)        1.709    -0.831    CTL/JA_OBUF[0]
    SLICE_X4Y102         FDRE                                         r  CTL/state_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y102         FDRE (Prop_fdre_C_Q)         0.456    -0.375 f  CTL/state_reg[8]/Q
                         net (fo=5, routed)           0.852     0.476    CTL/Q[7]
    SLICE_X4Y102         LUT4 (Prop_lut4_I0_O)        0.152     0.628 r  CTL/dig7[3]_i_3/O
                         net (fo=13, routed)          0.675     1.304    CTL/dig7[3]_i_3_n_0
    SLICE_X5Y102         LUT5 (Prop_lut5_I3_O)        0.326     1.630 r  CTL/leds[4]_i_1/O
                         net (fo=16, routed)          1.978     3.607    OUTMUX/SS[0]
    SLICE_X0Y67          FDRE                                         r  OUTMUX/leds_reg[15]_lopt_replica_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_157_clk_wiz_0 rise edge)
                                                      6.364     6.364 r  
    E3                                                0.000     6.364 r  clk (IN)
                         net (fo=0)                   0.000     6.364    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     7.775 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.937    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324     1.613 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639     3.252    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.343 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1341, routed)        1.597     4.940    OUTMUX/JA_OBUF[0]
    SLICE_X0Y67          FDRE                                         r  OUTMUX/leds_reg[15]_lopt_replica_3/C
                         clock pessimism              0.480     5.421    
                         clock uncertainty           -0.067     5.354    
    SLICE_X0Y67          FDRE (Setup_fdre_C_D)       -0.081     5.273    OUTMUX/leds_reg[15]_lopt_replica_3
  -------------------------------------------------------------------
                         required time                          5.273    
                         arrival time                          -3.607    
  -------------------------------------------------------------------
                         slack                                  1.666    

Slack (MET) :             1.677ns  (required time - arrival time)
  Source:                 CTL/state_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0_1  {rise@0.000ns fall@3.182ns period=6.364ns})
  Destination:            OUTMUX/leds_reg[15]_lopt_replica_9/D
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0  {rise@0.000ns fall@3.182ns period=6.364ns})
  Path Group:             clk_157_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.364ns  (clk_157_clk_wiz_0 rise@6.364ns - clk_157_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.430ns  (logic 0.934ns (21.081%)  route 3.496ns (78.919%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns = ( 4.943 - 6.364 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_157_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1341, routed)        1.709    -0.831    CTL/JA_OBUF[0]
    SLICE_X4Y102         FDRE                                         r  CTL/state_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y102         FDRE (Prop_fdre_C_Q)         0.456    -0.375 f  CTL/state_reg[8]/Q
                         net (fo=5, routed)           0.852     0.476    CTL/Q[7]
    SLICE_X4Y102         LUT4 (Prop_lut4_I0_O)        0.152     0.628 r  CTL/dig7[3]_i_3/O
                         net (fo=13, routed)          0.675     1.304    CTL/dig7[3]_i_3_n_0
    SLICE_X5Y102         LUT5 (Prop_lut5_I3_O)        0.326     1.630 r  CTL/leds[4]_i_1/O
                         net (fo=16, routed)          1.970     3.599    OUTMUX/SS[0]
    SLICE_X0Y63          FDRE                                         r  OUTMUX/leds_reg[15]_lopt_replica_9/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_157_clk_wiz_0 rise edge)
                                                      6.364     6.364 r  
    E3                                                0.000     6.364 r  clk (IN)
                         net (fo=0)                   0.000     6.364    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     7.775 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.937    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324     1.613 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639     3.252    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.343 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1341, routed)        1.600     4.943    OUTMUX/JA_OBUF[0]
    SLICE_X0Y63          FDRE                                         r  OUTMUX/leds_reg[15]_lopt_replica_9/C
                         clock pessimism              0.480     5.424    
                         clock uncertainty           -0.067     5.357    
    SLICE_X0Y63          FDRE (Setup_fdre_C_D)       -0.081     5.276    OUTMUX/leds_reg[15]_lopt_replica_9
  -------------------------------------------------------------------
                         required time                          5.276    
                         arrival time                          -3.599    
  -------------------------------------------------------------------
                         slack                                  1.677    

Slack (MET) :             1.709ns  (required time - arrival time)
  Source:                 CTL/state_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0_1  {rise@0.000ns fall@3.182ns period=6.364ns})
  Destination:            OUTMUX/leds_reg[15]_lopt_replica_2/D
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0  {rise@0.000ns fall@3.182ns period=6.364ns})
  Path Group:             clk_157_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.364ns  (clk_157_clk_wiz_0 rise@6.364ns - clk_157_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.406ns  (logic 0.934ns (21.198%)  route 3.472ns (78.802%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns = ( 4.937 - 6.364 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_157_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1341, routed)        1.709    -0.831    CTL/JA_OBUF[0]
    SLICE_X4Y102         FDRE                                         r  CTL/state_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y102         FDRE (Prop_fdre_C_Q)         0.456    -0.375 f  CTL/state_reg[8]/Q
                         net (fo=5, routed)           0.852     0.476    CTL/Q[7]
    SLICE_X4Y102         LUT4 (Prop_lut4_I0_O)        0.152     0.628 r  CTL/dig7[3]_i_3/O
                         net (fo=13, routed)          0.675     1.304    CTL/dig7[3]_i_3_n_0
    SLICE_X5Y102         LUT5 (Prop_lut5_I3_O)        0.326     1.630 r  CTL/leds[4]_i_1/O
                         net (fo=16, routed)          1.945     3.575    OUTMUX/SS[0]
    SLICE_X0Y69          FDRE                                         r  OUTMUX/leds_reg[15]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_157_clk_wiz_0 rise edge)
                                                      6.364     6.364 r  
    E3                                                0.000     6.364 r  clk (IN)
                         net (fo=0)                   0.000     6.364    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     7.775 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.937    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324     1.613 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639     3.252    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.343 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1341, routed)        1.594     4.937    OUTMUX/JA_OBUF[0]
    SLICE_X0Y69          FDRE                                         r  OUTMUX/leds_reg[15]_lopt_replica_2/C
                         clock pessimism              0.480     5.418    
                         clock uncertainty           -0.067     5.351    
    SLICE_X0Y69          FDRE (Setup_fdre_C_D)       -0.067     5.284    OUTMUX/leds_reg[15]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                          5.284    
                         arrival time                          -3.575    
  -------------------------------------------------------------------
                         slack                                  1.709    

Slack (MET) :             1.804ns  (required time - arrival time)
  Source:                 CTL/state_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0_1  {rise@0.000ns fall@3.182ns period=6.364ns})
  Destination:            OUTMUX/leds_reg[15]_lopt_replica_5/D
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0  {rise@0.000ns fall@3.182ns period=6.364ns})
  Path Group:             clk_157_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.364ns  (clk_157_clk_wiz_0 rise@6.364ns - clk_157_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.320ns  (logic 0.934ns (21.618%)  route 3.386ns (78.382%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 4.946 - 6.364 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_157_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1341, routed)        1.709    -0.831    CTL/JA_OBUF[0]
    SLICE_X4Y102         FDRE                                         r  CTL/state_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y102         FDRE (Prop_fdre_C_Q)         0.456    -0.375 f  CTL/state_reg[8]/Q
                         net (fo=5, routed)           0.852     0.476    CTL/Q[7]
    SLICE_X4Y102         LUT4 (Prop_lut4_I0_O)        0.152     0.628 r  CTL/dig7[3]_i_3/O
                         net (fo=13, routed)          0.675     1.304    CTL/dig7[3]_i_3_n_0
    SLICE_X5Y102         LUT5 (Prop_lut5_I3_O)        0.326     1.630 r  CTL/leds[4]_i_1/O
                         net (fo=16, routed)          1.860     3.489    OUTMUX/SS[0]
    SLICE_X0Y59          FDRE                                         r  OUTMUX/leds_reg[15]_lopt_replica_5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_157_clk_wiz_0 rise edge)
                                                      6.364     6.364 r  
    E3                                                0.000     6.364 r  clk (IN)
                         net (fo=0)                   0.000     6.364    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     7.775 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.937    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324     1.613 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639     3.252    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.343 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1341, routed)        1.603     4.946    OUTMUX/JA_OBUF[0]
    SLICE_X0Y59          FDRE                                         r  OUTMUX/leds_reg[15]_lopt_replica_5/C
                         clock pessimism              0.480     5.427    
                         clock uncertainty           -0.067     5.360    
    SLICE_X0Y59          FDRE (Setup_fdre_C_D)       -0.067     5.293    OUTMUX/leds_reg[15]_lopt_replica_5
  -------------------------------------------------------------------
                         required time                          5.293    
                         arrival time                          -3.489    
  -------------------------------------------------------------------
                         slack                                  1.804    

Slack (MET) :             1.822ns  (required time - arrival time)
  Source:                 CTL/state_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0_1  {rise@0.000ns fall@3.182ns period=6.364ns})
  Destination:            OUTMUX/leds_reg[15]_lopt_replica_10/D
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0  {rise@0.000ns fall@3.182ns period=6.364ns})
  Path Group:             clk_157_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.364ns  (clk_157_clk_wiz_0 rise@6.364ns - clk_157_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.296ns  (logic 0.934ns (21.740%)  route 3.362ns (78.260%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.423ns = ( 4.940 - 6.364 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_157_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1341, routed)        1.709    -0.831    CTL/JA_OBUF[0]
    SLICE_X4Y102         FDRE                                         r  CTL/state_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y102         FDRE (Prop_fdre_C_Q)         0.456    -0.375 f  CTL/state_reg[8]/Q
                         net (fo=5, routed)           0.852     0.476    CTL/Q[7]
    SLICE_X4Y102         LUT4 (Prop_lut4_I0_O)        0.152     0.628 r  CTL/dig7[3]_i_3/O
                         net (fo=13, routed)          0.675     1.304    CTL/dig7[3]_i_3_n_0
    SLICE_X5Y102         LUT5 (Prop_lut5_I3_O)        0.326     1.630 r  CTL/leds[4]_i_1/O
                         net (fo=16, routed)          1.835     3.465    OUTMUX/SS[0]
    SLICE_X0Y67          FDRE                                         r  OUTMUX/leds_reg[15]_lopt_replica_10/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_157_clk_wiz_0 rise edge)
                                                      6.364     6.364 r  
    E3                                                0.000     6.364 r  clk (IN)
                         net (fo=0)                   0.000     6.364    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     7.775 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.937    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324     1.613 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639     3.252    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.343 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1341, routed)        1.597     4.940    OUTMUX/JA_OBUF[0]
    SLICE_X0Y67          FDRE                                         r  OUTMUX/leds_reg[15]_lopt_replica_10/C
                         clock pessimism              0.480     5.421    
                         clock uncertainty           -0.067     5.354    
    SLICE_X0Y67          FDRE (Setup_fdre_C_D)       -0.067     5.287    OUTMUX/leds_reg[15]_lopt_replica_10
  -------------------------------------------------------------------
                         required time                          5.287    
                         arrival time                          -3.465    
  -------------------------------------------------------------------
                         slack                                  1.822    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 OUTMUX/result_dly_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0_1  {rise@0.000ns fall@3.182ns period=6.364ns})
  Destination:            OUTMUX/result_not_equal_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0  {rise@0.000ns fall@3.182ns period=6.364ns})
  Path Group:             clk_157_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_157_clk_wiz_0 rise@0.000ns - clk_157_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.491ns  (logic 0.363ns (73.925%)  route 0.128ns (26.075%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_157_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1341, routed)        0.576    -0.588    OUTMUX/JA_OBUF[0]
    SLICE_X12Y99         FDRE                                         r  OUTMUX/result_dly_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y99         FDRE (Prop_fdre_C_Q)         0.164    -0.424 r  OUTMUX/result_dly_reg[11]/Q
                         net (fo=1, routed)           0.127    -0.297    OUTMUX/result_dly[11]
    SLICE_X14Y99         LUT6 (Prop_lut6_I2_O)        0.045    -0.252 r  OUTMUX/i__carry_i_1__14/O
                         net (fo=1, routed)           0.000    -0.252    OUTMUX/i__carry_i_1__14_n_0
    SLICE_X14Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109    -0.143 r  OUTMUX/result_not_equal0_inferred__15/i__carry/CO[3]
                         net (fo=1, routed)           0.001    -0.142    OUTMUX/result_not_equal0_inferred__15/i__carry_n_0
    SLICE_X14Y100        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045    -0.097 r  OUTMUX/result_not_equal0_inferred__15/i__carry__0/CO[1]
                         net (fo=1, routed)           0.000    -0.097    OUTMUX/result_not_equal0
    SLICE_X14Y100        FDRE                                         r  OUTMUX/result_not_equal_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_157_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1341, routed)        0.841    -0.832    OUTMUX/JA_OBUF[0]
    SLICE_X14Y100        FDRE                                         r  OUTMUX/result_not_equal_reg[16]/C
                         clock pessimism              0.509    -0.323    
                         clock uncertainty            0.067    -0.256    
    SLICE_X14Y100        FDRE (Hold_fdre_C_D)         0.129    -0.127    OUTMUX/result_not_equal_reg[16]
  -------------------------------------------------------------------
                         required time                          0.127    
                         arrival time                          -0.097    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 position_tmp_transpose_reg[3][11]/C
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0_1  {rise@0.000ns fall@3.182ns period=6.364ns})
  Destination:            position_reg[0]_rep__2/D
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0  {rise@0.000ns fall@3.182ns period=6.364ns})
  Path Group:             clk_157_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_157_clk_wiz_0 rise@0.000ns - clk_157_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.508ns  (logic 0.231ns (45.468%)  route 0.277ns (54.532%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_157_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1341, routed)        0.598    -0.566    JA_OBUF[4]
    SLICE_X7Y101         FDRE                                         r  position_tmp_transpose_reg[3][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y101         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  position_tmp_transpose_reg[3][11]/Q
                         net (fo=4, routed)           0.122    -0.303    position_tmp_transpose_reg[3][11]
    SLICE_X6Y101         LUT4 (Prop_lut4_I0_O)        0.045    -0.258 r  position[0]_i_2/O
                         net (fo=5, routed)           0.155    -0.103    position[0]_i_2_n_0
    SLICE_X6Y99          LUT5 (Prop_lut5_I4_O)        0.045    -0.058 r  position[0]_rep__2_i_1/O
                         net (fo=1, routed)           0.000    -0.058    position[0]_rep__2_i_1_n_0
    SLICE_X6Y99          FDRE                                         r  position_reg[0]_rep__2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_157_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1341, routed)        0.875    -0.798    JA_OBUF[4]
    SLICE_X6Y99          FDRE                                         r  position_reg[0]_rep__2/C
                         clock pessimism              0.509    -0.289    
                         clock uncertainty            0.067    -0.222    
    SLICE_X6Y99          FDRE (Hold_fdre_C_D)         0.120    -0.102    position_reg[0]_rep__2
  -------------------------------------------------------------------
                         required time                          0.102    
                         arrival time                          -0.058    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 position_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0_1  {rise@0.000ns fall@3.182ns period=6.364ns})
  Destination:            OUTMUX/leds_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clk_157_clk_wiz_0  {rise@0.000ns fall@3.182ns period=6.364ns})
  Path Group:             clk_157_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_157_clk_wiz_0 rise@0.000ns - clk_157_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.275ns (53.557%)  route 0.238ns (46.443%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_157_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1341, routed)        0.598    -0.566    JA_OBUF[4]
    SLICE_X6Y101         FDRE                                         r  position_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y101         FDRE (Prop_fdre_C_Q)         0.164    -0.402 f  position_reg[3]/Q
                         net (fo=17, routed)          0.238    -0.164    OUTMUX/position_reg[3][3]
    SLICE_X0Y96          LUT1 (Prop_lut1_I0_O)        0.045    -0.119 r  OUTMUX/leds[4]_i_4/O
                         net (fo=1, routed)           0.000    -0.119    OUTMUX/leds[4]_i_4_n_0
    SLICE_X0Y96          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066    -0.053 r  OUTMUX/leds_reg[4]_i_2/O[2]
                         net (fo=1, routed)           0.000    -0.053    OUTMUX/pos[3]
    SLICE_X0Y96          FDSE                                         r  OUTMUX/leds_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_157_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1341, routed)        0.877    -0.796    OUTMUX/JA_OBUF[0]
    SLICE_X0Y96          FDSE                                         r  OUTMUX/leds_reg[3]/C
                         clock pessimism              0.509    -0.287    
                         clock uncertainty            0.067    -0.220    
    SLICE_X0Y96          FDSE (Hold_fdse_C_D)         0.105    -0.115    OUTMUX/leds_reg[3]
  -------------------------------------------------------------------
                         required time                          0.115    
                         arrival time                          -0.053    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 DB/shift_swtch13_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0_1  {rise@0.000ns fall@3.182ns period=6.364ns})
  Destination:            DB/swtch_db_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0  {rise@0.000ns fall@3.182ns period=6.364ns})
  Path Group:             clk_157_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_157_clk_wiz_0 rise@0.000ns - clk_157_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.515%)  route 0.054ns (22.485%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_157_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1341, routed)        0.598    -0.566    DB/clk_157
    SLICE_X4Y83          FDRE                                         r  DB/shift_swtch13_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y83          FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  DB/shift_swtch13_reg[3]/Q
                         net (fo=1, routed)           0.054    -0.371    DB/shift_swtch13[3]
    SLICE_X5Y83          LUT5 (Prop_lut5_I0_O)        0.045    -0.326 r  DB/swtch_db[13]_i_1/O
                         net (fo=1, routed)           0.000    -0.326    DB/swtch_db[13]_i_1_n_0
    SLICE_X5Y83          FDRE                                         r  DB/swtch_db_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_157_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1341, routed)        0.867    -0.806    DB/clk_157
    SLICE_X5Y83          FDRE                                         r  DB/swtch_db_reg[13]/C
                         clock pessimism              0.253    -0.553    
                         clock uncertainty            0.067    -0.486    
    SLICE_X5Y83          FDRE (Hold_fdre_C_D)         0.091    -0.395    DB/swtch_db_reg[13]
  -------------------------------------------------------------------
                         required time                          0.395    
                         arrival time                          -0.326    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 OUTMUX/decpts_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_157_clk_wiz_0_1  {rise@0.000ns fall@3.182ns period=6.364ns})
  Destination:            SSB/Digit0/seg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0  {rise@0.000ns fall@3.182ns period=6.364ns})
  Path Group:             clk_157_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_157_clk_wiz_0 rise@0.000ns - clk_157_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_157_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1341, routed)        0.597    -0.567    OUTMUX/JA_OBUF[0]
    SLICE_X3Y108         FDSE                                         r  OUTMUX/decpts_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y108         FDSE (Prop_fdse_C_Q)         0.141    -0.426 f  OUTMUX/decpts_reg[0]/Q
                         net (fo=1, routed)           0.087    -0.339    OUTMUX/decpts[0]
    SLICE_X2Y108         LUT1 (Prop_lut1_I0_O)        0.045    -0.294 r  OUTMUX/seg[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.294    SSB/Digit0/seg0
    SLICE_X2Y108         FDRE                                         r  SSB/Digit0/seg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_157_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1341, routed)        0.870    -0.803    SSB/Digit0/JA_OBUF[0]
    SLICE_X2Y108         FDRE                                         r  SSB/Digit0/seg_reg[7]/C
                         clock pessimism              0.249    -0.554    
                         clock uncertainty            0.067    -0.487    
    SLICE_X2Y108         FDRE (Hold_fdre_C_D)         0.120    -0.367    SSB/Digit0/seg_reg[7]
  -------------------------------------------------------------------
                         required time                          0.367    
                         arrival time                          -0.294    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 inputs_reg[4][11]/C
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0_1  {rise@0.000ns fall@3.182ns period=6.364ns})
  Destination:            OUTMUX/operands_dly_reg[4][11]/D
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0  {rise@0.000ns fall@3.182ns period=6.364ns})
  Path Group:             clk_157_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_157_clk_wiz_0 rise@0.000ns - clk_157_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.232ns  (logic 0.141ns (60.888%)  route 0.091ns (39.112%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_157_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1341, routed)        0.602    -0.562    JA_OBUF[4]
    SLICE_X7Y91          FDRE                                         r  inputs_reg[4][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y91          FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  inputs_reg[4][11]/Q
                         net (fo=5, routed)           0.091    -0.331    OUTMUX/inputs_reg[4][15][11]
    SLICE_X6Y91          FDRE                                         r  OUTMUX/operands_dly_reg[4][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_157_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1341, routed)        0.873    -0.800    OUTMUX/JA_OBUF[0]
    SLICE_X6Y91          FDRE                                         r  OUTMUX/operands_dly_reg[4][11]/C
                         clock pessimism              0.251    -0.549    
                         clock uncertainty            0.067    -0.482    
    SLICE_X6Y91          FDRE (Hold_fdre_C_D)         0.076    -0.406    OUTMUX/operands_dly_reg[4][11]
  -------------------------------------------------------------------
                         required time                          0.406    
                         arrival time                          -0.331    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 DB/shift_pb2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0_1  {rise@0.000ns fall@3.182ns period=6.364ns})
  Destination:            DB/pbtn_db_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0  {rise@0.000ns fall@3.182ns period=6.364ns})
  Path Group:             clk_157_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_157_clk_wiz_0 rise@0.000ns - clk_157_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.186ns (74.147%)  route 0.065ns (25.853%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_157_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1341, routed)        0.598    -0.566    DB/clk_157
    SLICE_X0Y82          FDRE                                         r  DB/shift_pb2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y82          FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  DB/shift_pb2_reg[2]/Q
                         net (fo=2, routed)           0.065    -0.360    DB/shift_pb2[2]
    SLICE_X1Y82          LUT5 (Prop_lut5_I1_O)        0.045    -0.315 r  DB/pbtn_db[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.315    DB/pbtn_db[2]_i_1_n_0
    SLICE_X1Y82          FDRE                                         r  DB/pbtn_db_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_157_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1341, routed)        0.869    -0.804    DB/clk_157
    SLICE_X1Y82          FDRE                                         r  DB/pbtn_db_reg[2]/C
                         clock pessimism              0.251    -0.553    
                         clock uncertainty            0.067    -0.486    
    SLICE_X1Y82          FDRE (Hold_fdre_C_D)         0.091    -0.395    DB/pbtn_db_reg[2]
  -------------------------------------------------------------------
                         required time                          0.395    
                         arrival time                          -0.315    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 DB/shift_pb5_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0_1  {rise@0.000ns fall@3.182ns period=6.364ns})
  Destination:            DB/pbtn_db_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0  {rise@0.000ns fall@3.182ns period=6.364ns})
  Path Group:             clk_157_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_157_clk_wiz_0 rise@0.000ns - clk_157_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.224%)  route 0.099ns (34.776%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_157_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1341, routed)        0.598    -0.566    DB/clk_157
    SLICE_X1Y103         FDRE                                         r  DB/shift_pb5_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y103         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  DB/shift_pb5_reg[3]/Q
                         net (fo=1, routed)           0.099    -0.326    DB/shift_pb5[3]
    SLICE_X2Y103         LUT5 (Prop_lut5_I0_O)        0.045    -0.281 r  DB/pbtn_db[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.281    DB/pbtn_db[5]_i_1_n_0
    SLICE_X2Y103         FDRE                                         r  DB/pbtn_db_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_157_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1341, routed)        0.871    -0.802    DB/clk_157
    SLICE_X2Y103         FDRE                                         r  DB/pbtn_db_reg[5]/C
                         clock pessimism              0.252    -0.550    
                         clock uncertainty            0.067    -0.483    
    SLICE_X2Y103         FDRE (Hold_fdre_C_D)         0.121    -0.362    DB/pbtn_db_reg[5]
  -------------------------------------------------------------------
                         required time                          0.362    
                         arrival time                          -0.281    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 OUTMUX/BINBCD/dat_bcd_o_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0_1  {rise@0.000ns fall@3.182ns period=6.364ns})
  Destination:            OUTMUX/dig4_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clk_157_clk_wiz_0  {rise@0.000ns fall@3.182ns period=6.364ns})
  Path Group:             clk_157_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_157_clk_wiz_0 rise@0.000ns - clk_157_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.755%)  route 0.117ns (45.245%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_157_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1341, routed)        0.567    -0.597    OUTMUX/BINBCD/JA_OBUF[0]
    SLICE_X11Y111        FDRE                                         r  OUTMUX/BINBCD/dat_bcd_o_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y111        FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  OUTMUX/BINBCD/dat_bcd_o_reg[19]/Q
                         net (fo=1, routed)           0.117    -0.340    OUTMUX/bcd_converter_out[19]
    SLICE_X9Y111         FDSE                                         r  OUTMUX/dig4_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_157_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1341, routed)        0.838    -0.835    OUTMUX/JA_OBUF[0]
    SLICE_X9Y111         FDSE                                         r  OUTMUX/dig4_reg[3]/C
                         clock pessimism              0.275    -0.560    
                         clock uncertainty            0.067    -0.493    
    SLICE_X9Y111         FDSE (Hold_fdse_C_D)         0.071    -0.422    OUTMUX/dig4_reg[3]
  -------------------------------------------------------------------
                         required time                          0.422    
                         arrival time                          -0.340    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 DB/shift_swtch10_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0_1  {rise@0.000ns fall@3.182ns period=6.364ns})
  Destination:            DB/swtch_db_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0  {rise@0.000ns fall@3.182ns period=6.364ns})
  Path Group:             clk_157_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_157_clk_wiz_0 rise@0.000ns - clk_157_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.224%)  route 0.099ns (34.776%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_157_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1341, routed)        0.597    -0.567    DB/clk_157
    SLICE_X1Y81          FDRE                                         r  DB/shift_swtch10_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y81          FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  DB/shift_swtch10_reg[3]/Q
                         net (fo=1, routed)           0.099    -0.327    DB/shift_swtch10_reg_n_0_[3]
    SLICE_X2Y81          LUT5 (Prop_lut5_I0_O)        0.045    -0.282 r  DB/swtch_db[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.282    DB/swtch_db[10]_i_1_n_0
    SLICE_X2Y81          FDRE                                         r  DB/swtch_db_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_157_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1341, routed)        0.868    -0.805    DB/clk_157
    SLICE_X2Y81          FDRE                                         r  DB/swtch_db_reg[10]/C
                         clock pessimism              0.252    -0.553    
                         clock uncertainty            0.067    -0.486    
    SLICE_X2Y81          FDRE (Hold_fdre_C_D)         0.121    -0.365    DB/swtch_db_reg[10]
  -------------------------------------------------------------------
                         required time                          0.365    
                         arrival time                          -0.282    
  -------------------------------------------------------------------
                         slack                                  0.083    





---------------------------------------------------------------------------------------------------
From Clock:  clk_157_clk_wiz_0
  To Clock:  clk_157_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        1.512ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.030ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.512ns  (required time - arrival time)
  Source:                 CTL/state_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0  {rise@0.000ns fall@3.182ns period=6.364ns})
  Destination:            OUTMUX/leds_reg[15]_lopt_replica_7/D
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0_1  {rise@0.000ns fall@3.182ns period=6.364ns})
  Path Group:             clk_157_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.364ns  (clk_157_clk_wiz_0_1 rise@6.364ns - clk_157_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.609ns  (logic 0.934ns (20.266%)  route 3.675ns (79.734%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns = ( 4.943 - 6.364 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_157_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1341, routed)        1.709    -0.831    CTL/JA_OBUF[0]
    SLICE_X4Y102         FDRE                                         r  CTL/state_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y102         FDRE (Prop_fdre_C_Q)         0.456    -0.375 f  CTL/state_reg[8]/Q
                         net (fo=5, routed)           0.852     0.476    CTL/Q[7]
    SLICE_X4Y102         LUT4 (Prop_lut4_I0_O)        0.152     0.628 r  CTL/dig7[3]_i_3/O
                         net (fo=13, routed)          0.675     1.304    CTL/dig7[3]_i_3_n_0
    SLICE_X5Y102         LUT5 (Prop_lut5_I3_O)        0.326     1.630 r  CTL/leds[4]_i_1/O
                         net (fo=16, routed)          2.148     3.778    OUTMUX/SS[0]
    SLICE_X0Y63          FDRE                                         r  OUTMUX/leds_reg[15]_lopt_replica_7/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_157_clk_wiz_0_1 rise edge)
                                                      6.364     6.364 r  
    E3                                                0.000     6.364 r  clk (IN)
                         net (fo=0)                   0.000     6.364    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     7.775 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.937    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324     1.613 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639     3.252    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.343 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1341, routed)        1.600     4.943    OUTMUX/JA_OBUF[0]
    SLICE_X0Y63          FDRE                                         r  OUTMUX/leds_reg[15]_lopt_replica_7/C
                         clock pessimism              0.480     5.424    
                         clock uncertainty           -0.067     5.357    
    SLICE_X0Y63          FDRE (Setup_fdre_C_D)       -0.067     5.290    OUTMUX/leds_reg[15]_lopt_replica_7
  -------------------------------------------------------------------
                         required time                          5.290    
                         arrival time                          -3.778    
  -------------------------------------------------------------------
                         slack                                  1.512    

Slack (MET) :             1.513ns  (required time - arrival time)
  Source:                 CTL/state_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0  {rise@0.000ns fall@3.182ns period=6.364ns})
  Destination:            OUTMUX/leds_reg[15]_lopt_replica_4/D
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0_1  {rise@0.000ns fall@3.182ns period=6.364ns})
  Path Group:             clk_157_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.364ns  (clk_157_clk_wiz_0_1 rise@6.364ns - clk_157_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.600ns  (logic 0.934ns (20.307%)  route 3.666ns (79.693%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 4.948 - 6.364 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_157_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1341, routed)        1.709    -0.831    CTL/JA_OBUF[0]
    SLICE_X4Y102         FDRE                                         r  CTL/state_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y102         FDRE (Prop_fdre_C_Q)         0.456    -0.375 f  CTL/state_reg[8]/Q
                         net (fo=5, routed)           0.852     0.476    CTL/Q[7]
    SLICE_X4Y102         LUT4 (Prop_lut4_I0_O)        0.152     0.628 r  CTL/dig7[3]_i_3/O
                         net (fo=13, routed)          0.675     1.304    CTL/dig7[3]_i_3_n_0
    SLICE_X5Y102         LUT5 (Prop_lut5_I3_O)        0.326     1.630 r  CTL/leds[4]_i_1/O
                         net (fo=16, routed)          2.139     3.768    OUTMUX/SS[0]
    SLICE_X0Y56          FDRE                                         r  OUTMUX/leds_reg[15]_lopt_replica_4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_157_clk_wiz_0_1 rise edge)
                                                      6.364     6.364 r  
    E3                                                0.000     6.364 r  clk (IN)
                         net (fo=0)                   0.000     6.364    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     7.775 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.937    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324     1.613 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639     3.252    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.343 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1341, routed)        1.605     4.948    OUTMUX/JA_OBUF[0]
    SLICE_X0Y56          FDRE                                         r  OUTMUX/leds_reg[15]_lopt_replica_4/C
                         clock pessimism              0.480     5.429    
                         clock uncertainty           -0.067     5.362    
    SLICE_X0Y56          FDRE (Setup_fdre_C_D)       -0.081     5.281    OUTMUX/leds_reg[15]_lopt_replica_4
  -------------------------------------------------------------------
                         required time                          5.281    
                         arrival time                          -3.768    
  -------------------------------------------------------------------
                         slack                                  1.513    

Slack (MET) :             1.513ns  (required time - arrival time)
  Source:                 CTL/state_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0  {rise@0.000ns fall@3.182ns period=6.364ns})
  Destination:            OUTMUX/leds_reg[15]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0_1  {rise@0.000ns fall@3.182ns period=6.364ns})
  Path Group:             clk_157_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.364ns  (clk_157_clk_wiz_0_1 rise@6.364ns - clk_157_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.613ns  (logic 0.934ns (20.245%)  route 3.679ns (79.755%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 4.948 - 6.364 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_157_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1341, routed)        1.709    -0.831    CTL/JA_OBUF[0]
    SLICE_X4Y102         FDRE                                         r  CTL/state_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y102         FDRE (Prop_fdre_C_Q)         0.456    -0.375 f  CTL/state_reg[8]/Q
                         net (fo=5, routed)           0.852     0.476    CTL/Q[7]
    SLICE_X4Y102         LUT4 (Prop_lut4_I0_O)        0.152     0.628 r  CTL/dig7[3]_i_3/O
                         net (fo=13, routed)          0.675     1.304    CTL/dig7[3]_i_3_n_0
    SLICE_X5Y102         LUT5 (Prop_lut5_I3_O)        0.326     1.630 r  CTL/leds[4]_i_1/O
                         net (fo=16, routed)          2.153     3.782    OUTMUX/SS[0]
    SLICE_X0Y56          FDRE                                         r  OUTMUX/leds_reg[15]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_157_clk_wiz_0_1 rise edge)
                                                      6.364     6.364 r  
    E3                                                0.000     6.364 r  clk (IN)
                         net (fo=0)                   0.000     6.364    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     7.775 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.937    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324     1.613 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639     3.252    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.343 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1341, routed)        1.605     4.948    OUTMUX/JA_OBUF[0]
    SLICE_X0Y56          FDRE                                         r  OUTMUX/leds_reg[15]_lopt_replica/C
                         clock pessimism              0.480     5.429    
                         clock uncertainty           -0.067     5.362    
    SLICE_X0Y56          FDRE (Setup_fdre_C_D)       -0.067     5.295    OUTMUX/leds_reg[15]_lopt_replica
  -------------------------------------------------------------------
                         required time                          5.295    
                         arrival time                          -3.782    
  -------------------------------------------------------------------
                         slack                                  1.513    

Slack (MET) :             1.652ns  (required time - arrival time)
  Source:                 CTL/state_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0  {rise@0.000ns fall@3.182ns period=6.364ns})
  Destination:            OUTMUX/leds_reg[15]_lopt_replica_6/D
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0_1  {rise@0.000ns fall@3.182ns period=6.364ns})
  Path Group:             clk_157_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.364ns  (clk_157_clk_wiz_0_1 rise@6.364ns - clk_157_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.474ns  (logic 0.934ns (20.878%)  route 3.540ns (79.122%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 4.947 - 6.364 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_157_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1341, routed)        1.709    -0.831    CTL/JA_OBUF[0]
    SLICE_X4Y102         FDRE                                         r  CTL/state_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y102         FDRE (Prop_fdre_C_Q)         0.456    -0.375 f  CTL/state_reg[8]/Q
                         net (fo=5, routed)           0.852     0.476    CTL/Q[7]
    SLICE_X4Y102         LUT4 (Prop_lut4_I0_O)        0.152     0.628 r  CTL/dig7[3]_i_3/O
                         net (fo=13, routed)          0.675     1.304    CTL/dig7[3]_i_3_n_0
    SLICE_X5Y102         LUT5 (Prop_lut5_I3_O)        0.326     1.630 r  CTL/leds[4]_i_1/O
                         net (fo=16, routed)          2.013     3.642    OUTMUX/SS[0]
    SLICE_X0Y57          FDRE                                         r  OUTMUX/leds_reg[15]_lopt_replica_6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_157_clk_wiz_0_1 rise edge)
                                                      6.364     6.364 r  
    E3                                                0.000     6.364 r  clk (IN)
                         net (fo=0)                   0.000     6.364    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     7.775 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.937    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324     1.613 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639     3.252    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.343 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1341, routed)        1.604     4.947    OUTMUX/JA_OBUF[0]
    SLICE_X0Y57          FDRE                                         r  OUTMUX/leds_reg[15]_lopt_replica_6/C
                         clock pessimism              0.480     5.428    
                         clock uncertainty           -0.067     5.361    
    SLICE_X0Y57          FDRE (Setup_fdre_C_D)       -0.067     5.294    OUTMUX/leds_reg[15]_lopt_replica_6
  -------------------------------------------------------------------
                         required time                          5.294    
                         arrival time                          -3.642    
  -------------------------------------------------------------------
                         slack                                  1.652    

Slack (MET) :             1.654ns  (required time - arrival time)
  Source:                 CTL/state_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0  {rise@0.000ns fall@3.182ns period=6.364ns})
  Destination:            OUTMUX/leds_reg[15]_lopt_replica_8/D
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0_1  {rise@0.000ns fall@3.182ns period=6.364ns})
  Path Group:             clk_157_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.364ns  (clk_157_clk_wiz_0_1 rise@6.364ns - clk_157_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.466ns  (logic 0.934ns (20.916%)  route 3.532ns (79.084%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.421ns = ( 4.942 - 6.364 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_157_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1341, routed)        1.709    -0.831    CTL/JA_OBUF[0]
    SLICE_X4Y102         FDRE                                         r  CTL/state_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y102         FDRE (Prop_fdre_C_Q)         0.456    -0.375 f  CTL/state_reg[8]/Q
                         net (fo=5, routed)           0.852     0.476    CTL/Q[7]
    SLICE_X4Y102         LUT4 (Prop_lut4_I0_O)        0.152     0.628 r  CTL/dig7[3]_i_3/O
                         net (fo=13, routed)          0.675     1.304    CTL/dig7[3]_i_3_n_0
    SLICE_X5Y102         LUT5 (Prop_lut5_I3_O)        0.326     1.630 r  CTL/leds[4]_i_1/O
                         net (fo=16, routed)          2.005     3.634    OUTMUX/SS[0]
    SLICE_X0Y65          FDRE                                         r  OUTMUX/leds_reg[15]_lopt_replica_8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_157_clk_wiz_0_1 rise edge)
                                                      6.364     6.364 r  
    E3                                                0.000     6.364 r  clk (IN)
                         net (fo=0)                   0.000     6.364    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     7.775 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.937    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324     1.613 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639     3.252    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.343 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1341, routed)        1.599     4.942    OUTMUX/JA_OBUF[0]
    SLICE_X0Y65          FDRE                                         r  OUTMUX/leds_reg[15]_lopt_replica_8/C
                         clock pessimism              0.480     5.423    
                         clock uncertainty           -0.067     5.356    
    SLICE_X0Y65          FDRE (Setup_fdre_C_D)       -0.067     5.289    OUTMUX/leds_reg[15]_lopt_replica_8
  -------------------------------------------------------------------
                         required time                          5.289    
                         arrival time                          -3.634    
  -------------------------------------------------------------------
                         slack                                  1.654    

Slack (MET) :             1.666ns  (required time - arrival time)
  Source:                 CTL/state_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0  {rise@0.000ns fall@3.182ns period=6.364ns})
  Destination:            OUTMUX/leds_reg[15]_lopt_replica_3/D
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0_1  {rise@0.000ns fall@3.182ns period=6.364ns})
  Path Group:             clk_157_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.364ns  (clk_157_clk_wiz_0_1 rise@6.364ns - clk_157_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.439ns  (logic 0.934ns (21.043%)  route 3.505ns (78.957%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.423ns = ( 4.940 - 6.364 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_157_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1341, routed)        1.709    -0.831    CTL/JA_OBUF[0]
    SLICE_X4Y102         FDRE                                         r  CTL/state_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y102         FDRE (Prop_fdre_C_Q)         0.456    -0.375 f  CTL/state_reg[8]/Q
                         net (fo=5, routed)           0.852     0.476    CTL/Q[7]
    SLICE_X4Y102         LUT4 (Prop_lut4_I0_O)        0.152     0.628 r  CTL/dig7[3]_i_3/O
                         net (fo=13, routed)          0.675     1.304    CTL/dig7[3]_i_3_n_0
    SLICE_X5Y102         LUT5 (Prop_lut5_I3_O)        0.326     1.630 r  CTL/leds[4]_i_1/O
                         net (fo=16, routed)          1.978     3.607    OUTMUX/SS[0]
    SLICE_X0Y67          FDRE                                         r  OUTMUX/leds_reg[15]_lopt_replica_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_157_clk_wiz_0_1 rise edge)
                                                      6.364     6.364 r  
    E3                                                0.000     6.364 r  clk (IN)
                         net (fo=0)                   0.000     6.364    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     7.775 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.937    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324     1.613 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639     3.252    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.343 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1341, routed)        1.597     4.940    OUTMUX/JA_OBUF[0]
    SLICE_X0Y67          FDRE                                         r  OUTMUX/leds_reg[15]_lopt_replica_3/C
                         clock pessimism              0.480     5.421    
                         clock uncertainty           -0.067     5.354    
    SLICE_X0Y67          FDRE (Setup_fdre_C_D)       -0.081     5.273    OUTMUX/leds_reg[15]_lopt_replica_3
  -------------------------------------------------------------------
                         required time                          5.273    
                         arrival time                          -3.607    
  -------------------------------------------------------------------
                         slack                                  1.666    

Slack (MET) :             1.677ns  (required time - arrival time)
  Source:                 CTL/state_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0  {rise@0.000ns fall@3.182ns period=6.364ns})
  Destination:            OUTMUX/leds_reg[15]_lopt_replica_9/D
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0_1  {rise@0.000ns fall@3.182ns period=6.364ns})
  Path Group:             clk_157_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.364ns  (clk_157_clk_wiz_0_1 rise@6.364ns - clk_157_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.430ns  (logic 0.934ns (21.081%)  route 3.496ns (78.919%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns = ( 4.943 - 6.364 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_157_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1341, routed)        1.709    -0.831    CTL/JA_OBUF[0]
    SLICE_X4Y102         FDRE                                         r  CTL/state_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y102         FDRE (Prop_fdre_C_Q)         0.456    -0.375 f  CTL/state_reg[8]/Q
                         net (fo=5, routed)           0.852     0.476    CTL/Q[7]
    SLICE_X4Y102         LUT4 (Prop_lut4_I0_O)        0.152     0.628 r  CTL/dig7[3]_i_3/O
                         net (fo=13, routed)          0.675     1.304    CTL/dig7[3]_i_3_n_0
    SLICE_X5Y102         LUT5 (Prop_lut5_I3_O)        0.326     1.630 r  CTL/leds[4]_i_1/O
                         net (fo=16, routed)          1.970     3.599    OUTMUX/SS[0]
    SLICE_X0Y63          FDRE                                         r  OUTMUX/leds_reg[15]_lopt_replica_9/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_157_clk_wiz_0_1 rise edge)
                                                      6.364     6.364 r  
    E3                                                0.000     6.364 r  clk (IN)
                         net (fo=0)                   0.000     6.364    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     7.775 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.937    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324     1.613 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639     3.252    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.343 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1341, routed)        1.600     4.943    OUTMUX/JA_OBUF[0]
    SLICE_X0Y63          FDRE                                         r  OUTMUX/leds_reg[15]_lopt_replica_9/C
                         clock pessimism              0.480     5.424    
                         clock uncertainty           -0.067     5.357    
    SLICE_X0Y63          FDRE (Setup_fdre_C_D)       -0.081     5.276    OUTMUX/leds_reg[15]_lopt_replica_9
  -------------------------------------------------------------------
                         required time                          5.276    
                         arrival time                          -3.599    
  -------------------------------------------------------------------
                         slack                                  1.677    

Slack (MET) :             1.709ns  (required time - arrival time)
  Source:                 CTL/state_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0  {rise@0.000ns fall@3.182ns period=6.364ns})
  Destination:            OUTMUX/leds_reg[15]_lopt_replica_2/D
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0_1  {rise@0.000ns fall@3.182ns period=6.364ns})
  Path Group:             clk_157_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.364ns  (clk_157_clk_wiz_0_1 rise@6.364ns - clk_157_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.406ns  (logic 0.934ns (21.198%)  route 3.472ns (78.802%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns = ( 4.937 - 6.364 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_157_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1341, routed)        1.709    -0.831    CTL/JA_OBUF[0]
    SLICE_X4Y102         FDRE                                         r  CTL/state_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y102         FDRE (Prop_fdre_C_Q)         0.456    -0.375 f  CTL/state_reg[8]/Q
                         net (fo=5, routed)           0.852     0.476    CTL/Q[7]
    SLICE_X4Y102         LUT4 (Prop_lut4_I0_O)        0.152     0.628 r  CTL/dig7[3]_i_3/O
                         net (fo=13, routed)          0.675     1.304    CTL/dig7[3]_i_3_n_0
    SLICE_X5Y102         LUT5 (Prop_lut5_I3_O)        0.326     1.630 r  CTL/leds[4]_i_1/O
                         net (fo=16, routed)          1.945     3.575    OUTMUX/SS[0]
    SLICE_X0Y69          FDRE                                         r  OUTMUX/leds_reg[15]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_157_clk_wiz_0_1 rise edge)
                                                      6.364     6.364 r  
    E3                                                0.000     6.364 r  clk (IN)
                         net (fo=0)                   0.000     6.364    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     7.775 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.937    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324     1.613 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639     3.252    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.343 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1341, routed)        1.594     4.937    OUTMUX/JA_OBUF[0]
    SLICE_X0Y69          FDRE                                         r  OUTMUX/leds_reg[15]_lopt_replica_2/C
                         clock pessimism              0.480     5.418    
                         clock uncertainty           -0.067     5.351    
    SLICE_X0Y69          FDRE (Setup_fdre_C_D)       -0.067     5.284    OUTMUX/leds_reg[15]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                          5.284    
                         arrival time                          -3.575    
  -------------------------------------------------------------------
                         slack                                  1.709    

Slack (MET) :             1.804ns  (required time - arrival time)
  Source:                 CTL/state_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0  {rise@0.000ns fall@3.182ns period=6.364ns})
  Destination:            OUTMUX/leds_reg[15]_lopt_replica_5/D
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0_1  {rise@0.000ns fall@3.182ns period=6.364ns})
  Path Group:             clk_157_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.364ns  (clk_157_clk_wiz_0_1 rise@6.364ns - clk_157_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.320ns  (logic 0.934ns (21.618%)  route 3.386ns (78.382%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 4.946 - 6.364 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_157_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1341, routed)        1.709    -0.831    CTL/JA_OBUF[0]
    SLICE_X4Y102         FDRE                                         r  CTL/state_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y102         FDRE (Prop_fdre_C_Q)         0.456    -0.375 f  CTL/state_reg[8]/Q
                         net (fo=5, routed)           0.852     0.476    CTL/Q[7]
    SLICE_X4Y102         LUT4 (Prop_lut4_I0_O)        0.152     0.628 r  CTL/dig7[3]_i_3/O
                         net (fo=13, routed)          0.675     1.304    CTL/dig7[3]_i_3_n_0
    SLICE_X5Y102         LUT5 (Prop_lut5_I3_O)        0.326     1.630 r  CTL/leds[4]_i_1/O
                         net (fo=16, routed)          1.860     3.489    OUTMUX/SS[0]
    SLICE_X0Y59          FDRE                                         r  OUTMUX/leds_reg[15]_lopt_replica_5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_157_clk_wiz_0_1 rise edge)
                                                      6.364     6.364 r  
    E3                                                0.000     6.364 r  clk (IN)
                         net (fo=0)                   0.000     6.364    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     7.775 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.937    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324     1.613 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639     3.252    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.343 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1341, routed)        1.603     4.946    OUTMUX/JA_OBUF[0]
    SLICE_X0Y59          FDRE                                         r  OUTMUX/leds_reg[15]_lopt_replica_5/C
                         clock pessimism              0.480     5.427    
                         clock uncertainty           -0.067     5.360    
    SLICE_X0Y59          FDRE (Setup_fdre_C_D)       -0.067     5.293    OUTMUX/leds_reg[15]_lopt_replica_5
  -------------------------------------------------------------------
                         required time                          5.293    
                         arrival time                          -3.489    
  -------------------------------------------------------------------
                         slack                                  1.804    

Slack (MET) :             1.822ns  (required time - arrival time)
  Source:                 CTL/state_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0  {rise@0.000ns fall@3.182ns period=6.364ns})
  Destination:            OUTMUX/leds_reg[15]_lopt_replica_10/D
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0_1  {rise@0.000ns fall@3.182ns period=6.364ns})
  Path Group:             clk_157_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.364ns  (clk_157_clk_wiz_0_1 rise@6.364ns - clk_157_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.296ns  (logic 0.934ns (21.740%)  route 3.362ns (78.260%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.423ns = ( 4.940 - 6.364 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_157_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1341, routed)        1.709    -0.831    CTL/JA_OBUF[0]
    SLICE_X4Y102         FDRE                                         r  CTL/state_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y102         FDRE (Prop_fdre_C_Q)         0.456    -0.375 f  CTL/state_reg[8]/Q
                         net (fo=5, routed)           0.852     0.476    CTL/Q[7]
    SLICE_X4Y102         LUT4 (Prop_lut4_I0_O)        0.152     0.628 r  CTL/dig7[3]_i_3/O
                         net (fo=13, routed)          0.675     1.304    CTL/dig7[3]_i_3_n_0
    SLICE_X5Y102         LUT5 (Prop_lut5_I3_O)        0.326     1.630 r  CTL/leds[4]_i_1/O
                         net (fo=16, routed)          1.835     3.465    OUTMUX/SS[0]
    SLICE_X0Y67          FDRE                                         r  OUTMUX/leds_reg[15]_lopt_replica_10/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_157_clk_wiz_0_1 rise edge)
                                                      6.364     6.364 r  
    E3                                                0.000     6.364 r  clk (IN)
                         net (fo=0)                   0.000     6.364    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     7.775 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.937    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324     1.613 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639     3.252    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.343 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1341, routed)        1.597     4.940    OUTMUX/JA_OBUF[0]
    SLICE_X0Y67          FDRE                                         r  OUTMUX/leds_reg[15]_lopt_replica_10/C
                         clock pessimism              0.480     5.421    
                         clock uncertainty           -0.067     5.354    
    SLICE_X0Y67          FDRE (Setup_fdre_C_D)       -0.067     5.287    OUTMUX/leds_reg[15]_lopt_replica_10
  -------------------------------------------------------------------
                         required time                          5.287    
                         arrival time                          -3.465    
  -------------------------------------------------------------------
                         slack                                  1.822    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 OUTMUX/result_dly_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0  {rise@0.000ns fall@3.182ns period=6.364ns})
  Destination:            OUTMUX/result_not_equal_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0_1  {rise@0.000ns fall@3.182ns period=6.364ns})
  Path Group:             clk_157_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_157_clk_wiz_0_1 rise@0.000ns - clk_157_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.491ns  (logic 0.363ns (73.925%)  route 0.128ns (26.075%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_157_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1341, routed)        0.576    -0.588    OUTMUX/JA_OBUF[0]
    SLICE_X12Y99         FDRE                                         r  OUTMUX/result_dly_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y99         FDRE (Prop_fdre_C_Q)         0.164    -0.424 r  OUTMUX/result_dly_reg[11]/Q
                         net (fo=1, routed)           0.127    -0.297    OUTMUX/result_dly[11]
    SLICE_X14Y99         LUT6 (Prop_lut6_I2_O)        0.045    -0.252 r  OUTMUX/i__carry_i_1__14/O
                         net (fo=1, routed)           0.000    -0.252    OUTMUX/i__carry_i_1__14_n_0
    SLICE_X14Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109    -0.143 r  OUTMUX/result_not_equal0_inferred__15/i__carry/CO[3]
                         net (fo=1, routed)           0.001    -0.142    OUTMUX/result_not_equal0_inferred__15/i__carry_n_0
    SLICE_X14Y100        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045    -0.097 r  OUTMUX/result_not_equal0_inferred__15/i__carry__0/CO[1]
                         net (fo=1, routed)           0.000    -0.097    OUTMUX/result_not_equal0
    SLICE_X14Y100        FDRE                                         r  OUTMUX/result_not_equal_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_157_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1341, routed)        0.841    -0.832    OUTMUX/JA_OBUF[0]
    SLICE_X14Y100        FDRE                                         r  OUTMUX/result_not_equal_reg[16]/C
                         clock pessimism              0.509    -0.323    
                         clock uncertainty            0.067    -0.256    
    SLICE_X14Y100        FDRE (Hold_fdre_C_D)         0.129    -0.127    OUTMUX/result_not_equal_reg[16]
  -------------------------------------------------------------------
                         required time                          0.127    
                         arrival time                          -0.097    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 position_tmp_transpose_reg[3][11]/C
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0  {rise@0.000ns fall@3.182ns period=6.364ns})
  Destination:            position_reg[0]_rep__2/D
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0_1  {rise@0.000ns fall@3.182ns period=6.364ns})
  Path Group:             clk_157_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_157_clk_wiz_0_1 rise@0.000ns - clk_157_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.508ns  (logic 0.231ns (45.468%)  route 0.277ns (54.532%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_157_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1341, routed)        0.598    -0.566    JA_OBUF[4]
    SLICE_X7Y101         FDRE                                         r  position_tmp_transpose_reg[3][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y101         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  position_tmp_transpose_reg[3][11]/Q
                         net (fo=4, routed)           0.122    -0.303    position_tmp_transpose_reg[3][11]
    SLICE_X6Y101         LUT4 (Prop_lut4_I0_O)        0.045    -0.258 r  position[0]_i_2/O
                         net (fo=5, routed)           0.155    -0.103    position[0]_i_2_n_0
    SLICE_X6Y99          LUT5 (Prop_lut5_I4_O)        0.045    -0.058 r  position[0]_rep__2_i_1/O
                         net (fo=1, routed)           0.000    -0.058    position[0]_rep__2_i_1_n_0
    SLICE_X6Y99          FDRE                                         r  position_reg[0]_rep__2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_157_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1341, routed)        0.875    -0.798    JA_OBUF[4]
    SLICE_X6Y99          FDRE                                         r  position_reg[0]_rep__2/C
                         clock pessimism              0.509    -0.289    
                         clock uncertainty            0.067    -0.222    
    SLICE_X6Y99          FDRE (Hold_fdre_C_D)         0.120    -0.102    position_reg[0]_rep__2
  -------------------------------------------------------------------
                         required time                          0.102    
                         arrival time                          -0.058    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 position_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0  {rise@0.000ns fall@3.182ns period=6.364ns})
  Destination:            OUTMUX/leds_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clk_157_clk_wiz_0_1  {rise@0.000ns fall@3.182ns period=6.364ns})
  Path Group:             clk_157_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_157_clk_wiz_0_1 rise@0.000ns - clk_157_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.275ns (53.557%)  route 0.238ns (46.443%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_157_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1341, routed)        0.598    -0.566    JA_OBUF[4]
    SLICE_X6Y101         FDRE                                         r  position_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y101         FDRE (Prop_fdre_C_Q)         0.164    -0.402 f  position_reg[3]/Q
                         net (fo=17, routed)          0.238    -0.164    OUTMUX/position_reg[3][3]
    SLICE_X0Y96          LUT1 (Prop_lut1_I0_O)        0.045    -0.119 r  OUTMUX/leds[4]_i_4/O
                         net (fo=1, routed)           0.000    -0.119    OUTMUX/leds[4]_i_4_n_0
    SLICE_X0Y96          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066    -0.053 r  OUTMUX/leds_reg[4]_i_2/O[2]
                         net (fo=1, routed)           0.000    -0.053    OUTMUX/pos[3]
    SLICE_X0Y96          FDSE                                         r  OUTMUX/leds_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_157_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1341, routed)        0.877    -0.796    OUTMUX/JA_OBUF[0]
    SLICE_X0Y96          FDSE                                         r  OUTMUX/leds_reg[3]/C
                         clock pessimism              0.509    -0.287    
                         clock uncertainty            0.067    -0.220    
    SLICE_X0Y96          FDSE (Hold_fdse_C_D)         0.105    -0.115    OUTMUX/leds_reg[3]
  -------------------------------------------------------------------
                         required time                          0.115    
                         arrival time                          -0.053    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 DB/shift_swtch13_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0  {rise@0.000ns fall@3.182ns period=6.364ns})
  Destination:            DB/swtch_db_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0_1  {rise@0.000ns fall@3.182ns period=6.364ns})
  Path Group:             clk_157_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_157_clk_wiz_0_1 rise@0.000ns - clk_157_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.515%)  route 0.054ns (22.485%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_157_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1341, routed)        0.598    -0.566    DB/clk_157
    SLICE_X4Y83          FDRE                                         r  DB/shift_swtch13_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y83          FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  DB/shift_swtch13_reg[3]/Q
                         net (fo=1, routed)           0.054    -0.371    DB/shift_swtch13[3]
    SLICE_X5Y83          LUT5 (Prop_lut5_I0_O)        0.045    -0.326 r  DB/swtch_db[13]_i_1/O
                         net (fo=1, routed)           0.000    -0.326    DB/swtch_db[13]_i_1_n_0
    SLICE_X5Y83          FDRE                                         r  DB/swtch_db_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_157_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1341, routed)        0.867    -0.806    DB/clk_157
    SLICE_X5Y83          FDRE                                         r  DB/swtch_db_reg[13]/C
                         clock pessimism              0.253    -0.553    
                         clock uncertainty            0.067    -0.486    
    SLICE_X5Y83          FDRE (Hold_fdre_C_D)         0.091    -0.395    DB/swtch_db_reg[13]
  -------------------------------------------------------------------
                         required time                          0.395    
                         arrival time                          -0.326    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 OUTMUX/decpts_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_157_clk_wiz_0  {rise@0.000ns fall@3.182ns period=6.364ns})
  Destination:            SSB/Digit0/seg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0_1  {rise@0.000ns fall@3.182ns period=6.364ns})
  Path Group:             clk_157_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_157_clk_wiz_0_1 rise@0.000ns - clk_157_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_157_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1341, routed)        0.597    -0.567    OUTMUX/JA_OBUF[0]
    SLICE_X3Y108         FDSE                                         r  OUTMUX/decpts_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y108         FDSE (Prop_fdse_C_Q)         0.141    -0.426 f  OUTMUX/decpts_reg[0]/Q
                         net (fo=1, routed)           0.087    -0.339    OUTMUX/decpts[0]
    SLICE_X2Y108         LUT1 (Prop_lut1_I0_O)        0.045    -0.294 r  OUTMUX/seg[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.294    SSB/Digit0/seg0
    SLICE_X2Y108         FDRE                                         r  SSB/Digit0/seg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_157_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1341, routed)        0.870    -0.803    SSB/Digit0/JA_OBUF[0]
    SLICE_X2Y108         FDRE                                         r  SSB/Digit0/seg_reg[7]/C
                         clock pessimism              0.249    -0.554    
                         clock uncertainty            0.067    -0.487    
    SLICE_X2Y108         FDRE (Hold_fdre_C_D)         0.120    -0.367    SSB/Digit0/seg_reg[7]
  -------------------------------------------------------------------
                         required time                          0.367    
                         arrival time                          -0.294    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 inputs_reg[4][11]/C
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0  {rise@0.000ns fall@3.182ns period=6.364ns})
  Destination:            OUTMUX/operands_dly_reg[4][11]/D
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0_1  {rise@0.000ns fall@3.182ns period=6.364ns})
  Path Group:             clk_157_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_157_clk_wiz_0_1 rise@0.000ns - clk_157_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.232ns  (logic 0.141ns (60.888%)  route 0.091ns (39.112%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_157_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1341, routed)        0.602    -0.562    JA_OBUF[4]
    SLICE_X7Y91          FDRE                                         r  inputs_reg[4][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y91          FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  inputs_reg[4][11]/Q
                         net (fo=5, routed)           0.091    -0.331    OUTMUX/inputs_reg[4][15][11]
    SLICE_X6Y91          FDRE                                         r  OUTMUX/operands_dly_reg[4][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_157_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1341, routed)        0.873    -0.800    OUTMUX/JA_OBUF[0]
    SLICE_X6Y91          FDRE                                         r  OUTMUX/operands_dly_reg[4][11]/C
                         clock pessimism              0.251    -0.549    
                         clock uncertainty            0.067    -0.482    
    SLICE_X6Y91          FDRE (Hold_fdre_C_D)         0.076    -0.406    OUTMUX/operands_dly_reg[4][11]
  -------------------------------------------------------------------
                         required time                          0.406    
                         arrival time                          -0.331    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 DB/shift_pb2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0  {rise@0.000ns fall@3.182ns period=6.364ns})
  Destination:            DB/pbtn_db_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0_1  {rise@0.000ns fall@3.182ns period=6.364ns})
  Path Group:             clk_157_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_157_clk_wiz_0_1 rise@0.000ns - clk_157_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.186ns (74.147%)  route 0.065ns (25.853%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_157_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1341, routed)        0.598    -0.566    DB/clk_157
    SLICE_X0Y82          FDRE                                         r  DB/shift_pb2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y82          FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  DB/shift_pb2_reg[2]/Q
                         net (fo=2, routed)           0.065    -0.360    DB/shift_pb2[2]
    SLICE_X1Y82          LUT5 (Prop_lut5_I1_O)        0.045    -0.315 r  DB/pbtn_db[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.315    DB/pbtn_db[2]_i_1_n_0
    SLICE_X1Y82          FDRE                                         r  DB/pbtn_db_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_157_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1341, routed)        0.869    -0.804    DB/clk_157
    SLICE_X1Y82          FDRE                                         r  DB/pbtn_db_reg[2]/C
                         clock pessimism              0.251    -0.553    
                         clock uncertainty            0.067    -0.486    
    SLICE_X1Y82          FDRE (Hold_fdre_C_D)         0.091    -0.395    DB/pbtn_db_reg[2]
  -------------------------------------------------------------------
                         required time                          0.395    
                         arrival time                          -0.315    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 DB/shift_pb5_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0  {rise@0.000ns fall@3.182ns period=6.364ns})
  Destination:            DB/pbtn_db_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0_1  {rise@0.000ns fall@3.182ns period=6.364ns})
  Path Group:             clk_157_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_157_clk_wiz_0_1 rise@0.000ns - clk_157_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.224%)  route 0.099ns (34.776%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_157_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1341, routed)        0.598    -0.566    DB/clk_157
    SLICE_X1Y103         FDRE                                         r  DB/shift_pb5_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y103         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  DB/shift_pb5_reg[3]/Q
                         net (fo=1, routed)           0.099    -0.326    DB/shift_pb5[3]
    SLICE_X2Y103         LUT5 (Prop_lut5_I0_O)        0.045    -0.281 r  DB/pbtn_db[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.281    DB/pbtn_db[5]_i_1_n_0
    SLICE_X2Y103         FDRE                                         r  DB/pbtn_db_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_157_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1341, routed)        0.871    -0.802    DB/clk_157
    SLICE_X2Y103         FDRE                                         r  DB/pbtn_db_reg[5]/C
                         clock pessimism              0.252    -0.550    
                         clock uncertainty            0.067    -0.483    
    SLICE_X2Y103         FDRE (Hold_fdre_C_D)         0.121    -0.362    DB/pbtn_db_reg[5]
  -------------------------------------------------------------------
                         required time                          0.362    
                         arrival time                          -0.281    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 OUTMUX/BINBCD/dat_bcd_o_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0  {rise@0.000ns fall@3.182ns period=6.364ns})
  Destination:            OUTMUX/dig4_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clk_157_clk_wiz_0_1  {rise@0.000ns fall@3.182ns period=6.364ns})
  Path Group:             clk_157_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_157_clk_wiz_0_1 rise@0.000ns - clk_157_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.755%)  route 0.117ns (45.245%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_157_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1341, routed)        0.567    -0.597    OUTMUX/BINBCD/JA_OBUF[0]
    SLICE_X11Y111        FDRE                                         r  OUTMUX/BINBCD/dat_bcd_o_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y111        FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  OUTMUX/BINBCD/dat_bcd_o_reg[19]/Q
                         net (fo=1, routed)           0.117    -0.340    OUTMUX/bcd_converter_out[19]
    SLICE_X9Y111         FDSE                                         r  OUTMUX/dig4_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_157_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1341, routed)        0.838    -0.835    OUTMUX/JA_OBUF[0]
    SLICE_X9Y111         FDSE                                         r  OUTMUX/dig4_reg[3]/C
                         clock pessimism              0.275    -0.560    
                         clock uncertainty            0.067    -0.493    
    SLICE_X9Y111         FDSE (Hold_fdse_C_D)         0.071    -0.422    OUTMUX/dig4_reg[3]
  -------------------------------------------------------------------
                         required time                          0.422    
                         arrival time                          -0.340    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 DB/shift_swtch10_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0  {rise@0.000ns fall@3.182ns period=6.364ns})
  Destination:            DB/swtch_db_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_157_clk_wiz_0_1  {rise@0.000ns fall@3.182ns period=6.364ns})
  Path Group:             clk_157_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_157_clk_wiz_0_1 rise@0.000ns - clk_157_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.224%)  route 0.099ns (34.776%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_157_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1341, routed)        0.597    -0.567    DB/clk_157
    SLICE_X1Y81          FDRE                                         r  DB/shift_swtch10_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y81          FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  DB/shift_swtch10_reg[3]/Q
                         net (fo=1, routed)           0.099    -0.327    DB/shift_swtch10_reg_n_0_[3]
    SLICE_X2Y81          LUT5 (Prop_lut5_I0_O)        0.045    -0.282 r  DB/swtch_db[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.282    DB/swtch_db[10]_i_1_n_0
    SLICE_X2Y81          FDRE                                         r  DB/swtch_db_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_157_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_157_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout3_buf/O
                         net (fo=1341, routed)        0.868    -0.805    DB/clk_157
    SLICE_X2Y81          FDRE                                         r  DB/swtch_db_reg[10]/C
                         clock pessimism              0.252    -0.553    
                         clock uncertainty            0.067    -0.486    
    SLICE_X2Y81          FDRE (Hold_fdre_C_D)         0.121    -0.365    DB/swtch_db_reg[10]
  -------------------------------------------------------------------
                         required time                          0.365    
                         arrival time                          -0.282    
  -------------------------------------------------------------------
                         slack                                  0.083    





