// Seed: 469389720
module module_0 (
    output tri1 id_0,
    input  tri  id_1,
    input  tri1 id_2
);
  reg id_4, id_5;
  assign id_0 = -1;
  always id_4 <= id_1 <-> 1 <-> {-1};
  integer id_6;
  wire id_7;
  wire id_8;
  wire id_9, id_10;
  assign id_8 = id_10;
  wire id_11;
  wire id_12, id_13;
endmodule
module module_1 (
    input supply0 id_0,
    input uwire id_1,
    input uwire id_2,
    input tri id_3,
    output supply1 id_4,
    input wire id_5,
    output wire id_6,
    input tri1 id_7,
    input tri id_8
);
  wire id_10;
  module_0 modCall_1 (
      id_6,
      id_5,
      id_1
  );
endmodule
