Analysis & Synthesis report for Lab3
Mon Nov 10 15:13:52 2014
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis IP Cores Summary
  7. Partition Status Summary
  8. Partition for Top-Level Resource Utilization by Entity
  9. Registers Removed During Synthesis
 10. Removed Registers Triggering Further Register Optimizations
 11. Multiplexer Restructuring Statistics (Restructuring Performed)
 12. Parameter Settings for Inferred Entity Instance: gainLogic:gainLogic|lpm_mult:Mult0
 13. Parameter Settings for User Entity Instance: NCO:NCO|NCO_st:NCO_st_inst
 14. Parameter Settings for User Entity Instance: PLL:PLL|altpll:altpll_component
 15. Partition Dependent Files
 16. Port Connectivity Checks: "PLL:PLL"
 17. Port Connectivity Checks: "NCO:NCO"
 18. Analysis & Synthesis Messages
 19. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Mon Nov 10 15:13:52 2014       ;
; Quartus II 64-Bit Version          ; 13.1.0 Build 162 10/23/2013 SJ Full Version ;
; Revision Name                      ; Lab3                                        ;
; Top-level Entity Name              ; Lab3                                        ;
; Family                             ; Cyclone III                                 ;
; Total logic elements               ; N/A until Partition Merge                   ;
;     Total combinational functions  ; N/A until Partition Merge                   ;
;     Dedicated logic registers      ; N/A until Partition Merge                   ;
; Total registers                    ; N/A until Partition Merge                   ;
; Total pins                         ; N/A until Partition Merge                   ;
; Total virtual pins                 ; N/A until Partition Merge                   ;
; Total memory bits                  ; N/A until Partition Merge                   ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge                   ;
; Total PLLs                         ; N/A until Partition Merge                   ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP3C16F484C6       ;                    ;
; Top-level entity name                                                      ; Lab3               ; Lab3               ;
; Family name                                                                ; Cyclone III        ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                             ;
+----------------------------------+-----------------+----------------------------------------+----------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                               ; Library ;
+----------------------------------+-----------------+----------------------------------------+----------------------------------------------------------------------------+---------+
; DAC.v                            ; yes             ; User Verilog HDL File                  ; C:/Users/Sergio/Downloads/EECS301/labbbb/DAC.v                             ;         ;
; Lab3.v                           ; yes             ; User Verilog HDL File                  ; C:/Users/Sergio/Downloads/EECS301/labbbb/Lab3.v                            ;         ;
; aCounter.v                       ; yes             ; User Verilog HDL File                  ; C:/Users/Sergio/Downloads/EECS301/labbbb/aCounter.v                        ;         ;
; binaryConverter.v                ; yes             ; User Verilog HDL File                  ; C:/Users/Sergio/Downloads/EECS301/labbbb/binaryConverter.v                 ;         ;
; clock.v                          ; yes             ; User Verilog HDL File                  ; C:/Users/Sergio/Downloads/EECS301/labbbb/clock.v                           ;         ;
; fCounter.v                       ; yes             ; User Verilog HDL File                  ; C:/Users/Sergio/Downloads/EECS301/labbbb/fCounter.v                        ;         ;
; gainLogic.v                      ; yes             ; User Verilog HDL File                  ; C:/Users/Sergio/Downloads/EECS301/labbbb/gainLogic.v                       ;         ;
; motorSpeed.v                     ; yes             ; User Verilog HDL File                  ; C:/Users/Sergio/Downloads/EECS301/labbbb/motorSpeed.v                      ;         ;
; switches.v                       ; yes             ; User Verilog HDL File                  ; C:/Users/Sergio/Downloads/EECS301/labbbb/switches.v                        ;         ;
; PLL.v                            ; yes             ; User Wizard-Generated File             ; C:/Users/Sergio/Downloads/EECS301/labbbb/PLL.v                             ;         ;
; NCO_st.v                         ; yes             ; User Verilog HDL File                  ; C:/Users/Sergio/Downloads/EECS301/labbbb/NCO_st.v                          ;         ;
; NCO.v                            ; yes             ; User Wizard-Generated File             ; C:/Users/Sergio/Downloads/EECS301/labbbb/NCO.v                             ;         ;
; asj_altqmcpipe.v                 ; yes             ; Encrypted Altera IP File               ; C:/Users/Sergio/Downloads/EECS301/labbbb/nco-library/asj_altqmcpipe.v      ;         ;
; lpm_add_sub.tdf                  ; yes             ; Megafunction                           ; c:/altera/13.1/quartus/libraries/megafunctions/lpm_add_sub.tdf             ;         ;
; addcore.inc                      ; yes             ; Megafunction                           ; c:/altera/13.1/quartus/libraries/megafunctions/addcore.inc                 ;         ;
; look_add.inc                     ; yes             ; Megafunction                           ; c:/altera/13.1/quartus/libraries/megafunctions/look_add.inc                ;         ;
; bypassff.inc                     ; yes             ; Megafunction                           ; c:/altera/13.1/quartus/libraries/megafunctions/bypassff.inc                ;         ;
; altshift.inc                     ; yes             ; Megafunction                           ; c:/altera/13.1/quartus/libraries/megafunctions/altshift.inc                ;         ;
; alt_stratix_add_sub.inc          ; yes             ; Megafunction                           ; c:/altera/13.1/quartus/libraries/megafunctions/alt_stratix_add_sub.inc     ;         ;
; aglobal131.inc                   ; yes             ; Megafunction                           ; c:/altera/13.1/quartus/libraries/megafunctions/aglobal131.inc              ;         ;
; db/add_sub_j3i.tdf               ; yes             ; Auto-Generated Megafunction            ; C:/Users/Sergio/Downloads/EECS301/labbbb/db/add_sub_j3i.tdf                ;         ;
; asj_dxx_g.v                      ; yes             ; Encrypted Altera IP File               ; C:/Users/Sergio/Downloads/EECS301/labbbb/nco-library/asj_dxx_g.v           ;         ;
; asj_dxx.v                        ; yes             ; Encrypted Altera IP File               ; C:/Users/Sergio/Downloads/EECS301/labbbb/nco-library/asj_dxx.v             ;         ;
; db/add_sub_gsh.tdf               ; yes             ; Auto-Generated Megafunction            ; C:/Users/Sergio/Downloads/EECS301/labbbb/db/add_sub_gsh.tdf                ;         ;
; asj_nco_apr_dxx.v                ; yes             ; Encrypted Altera IP File               ; C:/Users/Sergio/Downloads/EECS301/labbbb/nco-library/asj_nco_apr_dxx.v     ;         ;
; asj_gam_dp.v                     ; yes             ; Encrypted Altera IP File               ; C:/Users/Sergio/Downloads/EECS301/labbbb/nco-library/asj_gam_dp.v          ;         ;
; asj_nco_as_m_dp_cen.v            ; yes             ; Encrypted Altera IP File               ; C:/Users/Sergio/Downloads/EECS301/labbbb/nco-library/asj_nco_as_m_dp_cen.v ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                           ; c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf              ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                           ; c:/altera/13.1/quartus/libraries/megafunctions/stratix_ram_block.inc       ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                           ; c:/altera/13.1/quartus/libraries/megafunctions/lpm_mux.inc                 ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                           ; c:/altera/13.1/quartus/libraries/megafunctions/lpm_decode.inc              ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                           ; c:/altera/13.1/quartus/libraries/megafunctions/a_rdenreg.inc               ;         ;
; altrom.inc                       ; yes             ; Megafunction                           ; c:/altera/13.1/quartus/libraries/megafunctions/altrom.inc                  ;         ;
; altram.inc                       ; yes             ; Megafunction                           ; c:/altera/13.1/quartus/libraries/megafunctions/altram.inc                  ;         ;
; altdpram.inc                     ; yes             ; Megafunction                           ; c:/altera/13.1/quartus/libraries/megafunctions/altdpram.inc                ;         ;
; db/altsyncram_d772.tdf           ; yes             ; Auto-Generated Megafunction            ; C:/Users/Sergio/Downloads/EECS301/labbbb/db/altsyncram_d772.tdf            ;         ;
; nco_sin_c.hex                    ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/Sergio/Downloads/EECS301/labbbb/nco_sin_c.hex                     ;         ;
; asj_nco_as_m_cen.v               ; yes             ; Encrypted Altera IP File               ; C:/Users/Sergio/Downloads/EECS301/labbbb/nco-library/asj_nco_as_m_cen.v    ;         ;
; db/altsyncram_cv81.tdf           ; yes             ; Auto-Generated Megafunction            ; C:/Users/Sergio/Downloads/EECS301/labbbb/db/altsyncram_cv81.tdf            ;         ;
; nco_sin_f.hex                    ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/Sergio/Downloads/EECS301/labbbb/nco_sin_f.hex                     ;         ;
; db/altsyncram_7v81.tdf           ; yes             ; Auto-Generated Megafunction            ; C:/Users/Sergio/Downloads/EECS301/labbbb/db/altsyncram_7v81.tdf            ;         ;
; nco_cos_f.hex                    ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/Sergio/Downloads/EECS301/labbbb/nco_cos_f.hex                     ;         ;
; mac_i_lpmd.v                     ; yes             ; Encrypted Altera IP File               ; C:/Users/Sergio/Downloads/EECS301/labbbb/nco-library/mac_i_lpmd.v          ;         ;
; lmsd.v                           ; yes             ; Encrypted Altera IP File               ; C:/Users/Sergio/Downloads/EECS301/labbbb/nco-library/lmsd.v                ;         ;
; lpm_mult.tdf                     ; yes             ; Megafunction                           ; c:/altera/13.1/quartus/libraries/megafunctions/lpm_mult.tdf                ;         ;
; lpm_add_sub.inc                  ; yes             ; Megafunction                           ; c:/altera/13.1/quartus/libraries/megafunctions/lpm_add_sub.inc             ;         ;
; multcore.inc                     ; yes             ; Megafunction                           ; c:/altera/13.1/quartus/libraries/megafunctions/multcore.inc                ;         ;
; db/mult_ohu.tdf                  ; yes             ; Auto-Generated Megafunction            ; C:/Users/Sergio/Downloads/EECS301/labbbb/db/mult_ohu.tdf                   ;         ;
; las.v                            ; yes             ; Encrypted Altera IP File               ; C:/Users/Sergio/Downloads/EECS301/labbbb/nco-library/las.v                 ;         ;
; db/add_sub_5vi.tdf               ; yes             ; Auto-Generated Megafunction            ; C:/Users/Sergio/Downloads/EECS301/labbbb/db/add_sub_5vi.tdf                ;         ;
; asj_nco_derot.v                  ; yes             ; Encrypted Altera IP File               ; C:/Users/Sergio/Downloads/EECS301/labbbb/nco-library/asj_nco_derot.v       ;         ;
; asj_nco_mob_w.v                  ; yes             ; Encrypted Altera IP File               ; C:/Users/Sergio/Downloads/EECS301/labbbb/nco-library/asj_nco_mob_w.v       ;         ;
; db/add_sub_86l.tdf               ; yes             ; Auto-Generated Megafunction            ; C:/Users/Sergio/Downloads/EECS301/labbbb/db/add_sub_86l.tdf                ;         ;
; asj_nco_isdr.v                   ; yes             ; Encrypted Altera IP File               ; C:/Users/Sergio/Downloads/EECS301/labbbb/nco-library/asj_nco_isdr.v        ;         ;
; lpm_counter.tdf                  ; yes             ; Megafunction                           ; c:/altera/13.1/quartus/libraries/megafunctions/lpm_counter.tdf             ;         ;
; lpm_constant.inc                 ; yes             ; Megafunction                           ; c:/altera/13.1/quartus/libraries/megafunctions/lpm_constant.inc            ;         ;
; cmpconst.inc                     ; yes             ; Megafunction                           ; c:/altera/13.1/quartus/libraries/megafunctions/cmpconst.inc                ;         ;
; lpm_compare.inc                  ; yes             ; Megafunction                           ; c:/altera/13.1/quartus/libraries/megafunctions/lpm_compare.inc             ;         ;
; lpm_counter.inc                  ; yes             ; Megafunction                           ; c:/altera/13.1/quartus/libraries/megafunctions/lpm_counter.inc             ;         ;
; dffeea.inc                       ; yes             ; Megafunction                           ; c:/altera/13.1/quartus/libraries/megafunctions/dffeea.inc                  ;         ;
; alt_counter_stratix.inc          ; yes             ; Megafunction                           ; c:/altera/13.1/quartus/libraries/megafunctions/alt_counter_stratix.inc     ;         ;
; db/cntr_fqi.tdf                  ; yes             ; Auto-Generated Megafunction            ; C:/Users/Sergio/Downloads/EECS301/labbbb/db/cntr_fqi.tdf                   ;         ;
; altpll.tdf                       ; yes             ; Megafunction                           ; c:/altera/13.1/quartus/libraries/megafunctions/altpll.tdf                  ;         ;
; stratix_pll.inc                  ; yes             ; Megafunction                           ; c:/altera/13.1/quartus/libraries/megafunctions/stratix_pll.inc             ;         ;
; stratixii_pll.inc                ; yes             ; Megafunction                           ; c:/altera/13.1/quartus/libraries/megafunctions/stratixii_pll.inc           ;         ;
; cycloneii_pll.inc                ; yes             ; Megafunction                           ; c:/altera/13.1/quartus/libraries/megafunctions/cycloneii_pll.inc           ;         ;
; db/pll_altpll.v                  ; yes             ; Auto-Generated Megafunction            ; C:/Users/Sergio/Downloads/EECS301/labbbb/db/pll_altpll.v                   ;         ;
+----------------------------------+-----------------+----------------------------------------+----------------------------------------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                    ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------------+----------------------------------------------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                             ; IP Include File                                                            ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------------+----------------------------------------------------------------------------+
; Altera ; NCO          ; 13.1    ; N/A          ; N/A          ; |Lab3|NCO:NCO                                               ; C:/Users/Sergio/Downloads/EECS301/labbbb/NCO.v                             ;
; Altera ; NCO          ; N/A     ; Oct 2013     ; Licensed     ; |Lab3|NCO:NCO|NCO_st:NCO_st_inst|asj_nco_mob_w:blk0         ; C:/Users/Sergio/Downloads/EECS301/labbbb/nco-library/asj_nco_mob_w.v       ;
; Altera ; NCO          ; N/A     ; Oct 2013     ; Licensed     ; |Lab3|NCO:NCO|NCO_st:NCO_st_inst|mac_i_lpmd:m0              ; C:/Users/Sergio/Downloads/EECS301/labbbb/nco-library/mac_i_lpmd.v          ;
; Altera ; NCO          ; N/A     ; Oct 2013     ; Licensed     ; |Lab3|NCO:NCO|NCO_st:NCO_st_inst|asj_altqmcpipe:ux000       ; C:/Users/Sergio/Downloads/EECS301/labbbb/nco-library/asj_altqmcpipe.v      ;
; Altera ; NCO          ; N/A     ; Oct 2013     ; Licensed     ; |Lab3|NCO:NCO|NCO_st:NCO_st_inst|asj_dxx_g:ux001            ; C:/Users/Sergio/Downloads/EECS301/labbbb/nco-library/asj_dxx_g.v           ;
; Altera ; NCO          ; N/A     ; Oct 2013     ; Licensed     ; |Lab3|NCO:NCO|NCO_st:NCO_st_inst|asj_dxx:ux002              ; C:/Users/Sergio/Downloads/EECS301/labbbb/nco-library/asj_dxx.v             ;
; Altera ; NCO          ; N/A     ; Oct 2013     ; Licensed     ; |Lab3|NCO:NCO|NCO_st:NCO_st_inst|asj_gam_dp:ux008           ; C:/Users/Sergio/Downloads/EECS301/labbbb/nco-library/asj_gam_dp.v          ;
; Altera ; NCO          ; N/A     ; Oct 2013     ; Licensed     ; |Lab3|NCO:NCO|NCO_st:NCO_st_inst|asj_nco_as_m_cen:ux0122    ; C:/Users/Sergio/Downloads/EECS301/labbbb/nco-library/asj_nco_as_m_cen.v    ;
; Altera ; NCO          ; N/A     ; Oct 2013     ; Licensed     ; |Lab3|NCO:NCO|NCO_st:NCO_st_inst|asj_nco_as_m_cen:ux0122    ; C:/Users/Sergio/Downloads/EECS301/labbbb/nco-library/asj_nco_as_m_cen.v    ;
; Altera ; NCO          ; N/A     ; Oct 2013     ; Licensed     ; |Lab3|NCO:NCO|NCO_st:NCO_st_inst|asj_nco_derot:ux0136       ; C:/Users/Sergio/Downloads/EECS301/labbbb/nco-library/asj_nco_derot.v       ;
; Altera ; NCO          ; N/A     ; Oct 2013     ; Licensed     ; |Lab3|NCO:NCO|NCO_st:NCO_st_inst|asj_nco_apr_dxx:ux0219     ; C:/Users/Sergio/Downloads/EECS301/labbbb/nco-library/asj_nco_apr_dxx.v     ;
; Altera ; NCO          ; N/A     ; Oct 2013     ; Licensed     ; |Lab3|NCO:NCO|NCO_st:NCO_st_inst|asj_nco_as_m_dp_cen:ux0220 ; C:/Users/Sergio/Downloads/EECS301/labbbb/nco-library/asj_nco_as_m_dp_cen.v ;
; Altera ; NCO          ; N/A     ; Oct 2013     ; Licensed     ; |Lab3|NCO:NCO|NCO_st:NCO_st_inst|asj_nco_isdr:ux710isdr     ; C:/Users/Sergio/Downloads/EECS301/labbbb/nco-library/asj_nco_isdr.v        ;
; Altera ; ALTPLL       ; 13.1    ; N/A          ; N/A          ; |Lab3|PLL:PLL                                               ; C:/Users/Sergio/Downloads/EECS301/labbbb/PLL.v                             ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------------+----------------------------------------------------------------------------+


+----------------------------------------------------+
; Partition Status Summary                           ;
+----------------+-------------+---------------------+
; Partition Name ; Synthesized ; Reason              ;
+----------------+-------------+---------------------+
; Top            ; no          ; No relevant changes ;
+----------------+-------------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition for Top-Level Resource Utilization by Entity                                                                                                                                                                                                                                                     ;
+----------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                         ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                        ; Library Name ;
+----------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------+--------------+
; |Lab3                                              ; 440 (1)           ; 419 (0)      ; 7680        ; 6            ; 0       ; 3         ; 0    ; 0            ; |Lab3                                                                                                                      ; work         ;
;    |DAC:DAC|                                       ; 96 (96)           ; 34 (34)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab3|DAC:DAC                                                                                                              ; work         ;
;    |NCO:NCO|                                       ; 95 (0)            ; 237 (0)      ; 7680        ; 4            ; 0       ; 2         ; 0    ; 0            ; |Lab3|NCO:NCO                                                                                                              ; work         ;
;       |NCO_st:NCO_st_inst|                         ; 95 (0)            ; 237 (0)      ; 7680        ; 4            ; 0       ; 2         ; 0    ; 0            ; |Lab3|NCO:NCO|NCO_st:NCO_st_inst                                                                                           ; work         ;
;          |asj_altqmcpipe:ux000|                    ; 25 (5)            ; 36 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab3|NCO:NCO|NCO_st:NCO_st_inst|asj_altqmcpipe:ux000                                                                      ; work         ;
;             |lpm_add_sub:acc|                      ; 20 (0)            ; 20 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab3|NCO:NCO|NCO_st:NCO_st_inst|asj_altqmcpipe:ux000|lpm_add_sub:acc                                                      ; work         ;
;                |add_sub_j3i:auto_generated|        ; 20 (20)           ; 20 (20)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab3|NCO:NCO|NCO_st:NCO_st_inst|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_j3i:auto_generated                           ; work         ;
;          |asj_dxx:ux002|                           ; 20 (0)            ; 30 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab3|NCO:NCO|NCO_st:NCO_st_inst|asj_dxx:ux002                                                                             ; work         ;
;             |lpm_add_sub:ux014|                    ; 20 (0)            ; 15 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab3|NCO:NCO|NCO_st:NCO_st_inst|asj_dxx:ux002|lpm_add_sub:ux014                                                           ; work         ;
;                |add_sub_gsh:auto_generated|        ; 20 (20)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab3|NCO:NCO|NCO_st:NCO_st_inst|asj_dxx:ux002|lpm_add_sub:ux014|add_sub_gsh:auto_generated                                ; work         ;
;          |asj_dxx_g:ux001|                         ; 6 (6)             ; 21 (21)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab3|NCO:NCO|NCO_st:NCO_st_inst|asj_dxx_g:ux001                                                                           ; work         ;
;          |asj_gam_dp:ux008|                        ; 3 (3)             ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab3|NCO:NCO|NCO_st:NCO_st_inst|asj_gam_dp:ux008                                                                          ; work         ;
;          |asj_nco_as_m_cen:ux0122|                 ; 0 (0)             ; 0 (0)        ; 3072        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab3|NCO:NCO|NCO_st:NCO_st_inst|asj_nco_as_m_cen:ux0122                                                                   ; work         ;
;             |altsyncram:altsyncram_component0|     ; 0 (0)             ; 0 (0)        ; 3072        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab3|NCO:NCO|NCO_st:NCO_st_inst|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0                                  ; work         ;
;                |altsyncram_cv81:auto_generated|    ; 0 (0)             ; 0 (0)        ; 3072        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab3|NCO:NCO|NCO_st:NCO_st_inst|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_cv81:auto_generated   ; work         ;
;          |asj_nco_as_m_cen:ux0123|                 ; 0 (0)             ; 0 (0)        ; 3072        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab3|NCO:NCO|NCO_st:NCO_st_inst|asj_nco_as_m_cen:ux0123                                                                   ; work         ;
;             |altsyncram:altsyncram_component0|     ; 0 (0)             ; 0 (0)        ; 3072        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab3|NCO:NCO|NCO_st:NCO_st_inst|asj_nco_as_m_cen:ux0123|altsyncram:altsyncram_component0                                  ; work         ;
;                |altsyncram_7v81:auto_generated|    ; 0 (0)             ; 0 (0)        ; 3072        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab3|NCO:NCO|NCO_st:NCO_st_inst|asj_nco_as_m_cen:ux0123|altsyncram:altsyncram_component0|altsyncram_7v81:auto_generated   ; work         ;
;          |asj_nco_as_m_dp_cen:ux0220|              ; 0 (0)             ; 0 (0)        ; 1536        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab3|NCO:NCO|NCO_st:NCO_st_inst|asj_nco_as_m_dp_cen:ux0220                                                                ; work         ;
;             |altsyncram:altsyncram_component|      ; 0 (0)             ; 0 (0)        ; 1536        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab3|NCO:NCO|NCO_st:NCO_st_inst|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component                                ; work         ;
;                |altsyncram_d772:auto_generated|    ; 0 (0)             ; 0 (0)        ; 1536        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab3|NCO:NCO|NCO_st:NCO_st_inst|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_d772:auto_generated ; work         ;
;          |asj_nco_mob_w:blk0|                      ; 17 (5)            ; 25 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab3|NCO:NCO|NCO_st:NCO_st_inst|asj_nco_mob_w:blk0                                                                        ; work         ;
;             |lpm_add_sub:lpm_add_sub_component|    ; 12 (0)            ; 12 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab3|NCO:NCO|NCO_st:NCO_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component                                      ; work         ;
;                |add_sub_86l:auto_generated|        ; 12 (12)           ; 12 (12)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab3|NCO:NCO|NCO_st:NCO_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_86l:auto_generated           ; work         ;
;          |mac_i_lpmd:m0|                           ; 24 (0)            ; 109 (48)     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |Lab3|NCO:NCO|NCO_st:NCO_st_inst|mac_i_lpmd:m0                                                                             ; work         ;
;             |las:a_0|                              ; 24 (0)            ; 13 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab3|NCO:NCO|NCO_st:NCO_st_inst|mac_i_lpmd:m0|las:a_0                                                                     ; work         ;
;                |lpm_add_sub:lpm_add_sub_component| ; 24 (0)            ; 13 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab3|NCO:NCO|NCO_st:NCO_st_inst|mac_i_lpmd:m0|las:a_0|lpm_add_sub:lpm_add_sub_component                                   ; work         ;
;                   |add_sub_5vi:auto_generated|     ; 24 (24)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab3|NCO:NCO|NCO_st:NCO_st_inst|mac_i_lpmd:m0|las:a_0|lpm_add_sub:lpm_add_sub_component|add_sub_5vi:auto_generated        ; work         ;
;             |lmsd:m_0|                             ; 0 (0)             ; 24 (0)       ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Lab3|NCO:NCO|NCO_st:NCO_st_inst|mac_i_lpmd:m0|lmsd:m_0                                                                    ; work         ;
;                |lpm_mult:lpm_mult_component|       ; 0 (0)             ; 24 (0)       ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Lab3|NCO:NCO|NCO_st:NCO_st_inst|mac_i_lpmd:m0|lmsd:m_0|lpm_mult:lpm_mult_component                                        ; work         ;
;                   |mult_ohu:auto_generated|        ; 0 (0)             ; 24 (24)      ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Lab3|NCO:NCO|NCO_st:NCO_st_inst|mac_i_lpmd:m0|lmsd:m_0|lpm_mult:lpm_mult_component|mult_ohu:auto_generated                ; work         ;
;             |lmsd:m_1|                             ; 0 (0)             ; 24 (0)       ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Lab3|NCO:NCO|NCO_st:NCO_st_inst|mac_i_lpmd:m0|lmsd:m_1                                                                    ; work         ;
;                |lpm_mult:lpm_mult_component|       ; 0 (0)             ; 24 (0)       ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Lab3|NCO:NCO|NCO_st:NCO_st_inst|mac_i_lpmd:m0|lmsd:m_1|lpm_mult:lpm_mult_component                                        ; work         ;
;                   |mult_ohu:auto_generated|        ; 0 (0)             ; 24 (24)      ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Lab3|NCO:NCO|NCO_st:NCO_st_inst|mac_i_lpmd:m0|lmsd:m_1|lpm_mult:lpm_mult_component|mult_ohu:auto_generated                ; work         ;
;    |PLL:PLL|                                       ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab3|PLL:PLL                                                                                                              ; work         ;
;       |altpll:altpll_component|                    ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab3|PLL:PLL|altpll:altpll_component                                                                                      ; work         ;
;          |PLL_altpll:auto_generated|               ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab3|PLL:PLL|altpll:altpll_component|PLL_altpll:auto_generated                                                            ; work         ;
;    |aCounter:aCounter|                             ; 17 (17)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab3|aCounter:aCounter                                                                                                    ; work         ;
;    |binaryConverter:binaryConverter|               ; 24 (24)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab3|binaryConverter:binaryConverter                                                                                      ; work         ;
;    |clock:clock|                                   ; 155 (155)         ; 95 (95)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab3|clock:clock                                                                                                          ; work         ;
;    |fCounter:fCounter|                             ; 35 (35)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab3|fCounter:fCounter                                                                                                    ; work         ;
;    |gainLogic:gainLogic|                           ; 0 (0)             ; 12 (12)      ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Lab3|gainLogic:gainLogic                                                                                                  ; work         ;
;       |lpm_mult:Mult0|                             ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Lab3|gainLogic:gainLogic|lpm_mult:Mult0                                                                                   ; work         ;
;          |mult_7at:auto_generated|                 ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Lab3|gainLogic:gainLogic|lpm_mult:Mult0|mult_7at:auto_generated                                                           ; work         ;
;    |motorSpeed:motorSpeed|                         ; 17 (17)           ; 17 (17)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab3|motorSpeed:motorSpeed                                                                                                ; work         ;
+----------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                        ;
+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+
; Register name                                                                                                                     ; Reason for Removal                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+
; NCO:NCO|NCO_st:NCO_st_inst|asj_nco_isdr:ux710isdr|data_ready                                                                      ; Stuck at VCC due to stuck port data_in                                ;
; NCO:NCO|NCO_st:NCO_st_inst|asj_nco_isdr:ux710isdr|lpm_counter:lpm_counter_component|cntr_fqi:auto_generated|counter_reg_bit[0..3] ; Lost fanout                                                           ;
; NCO:NCO|NCO_st:NCO_st_inst|mac_i_lpmd:m0|result_a[24]                                                                             ; Stuck at GND due to stuck port data_in                                ;
; NCO:NCO|NCO_st:NCO_st_inst|mac_i_lpmd:m0|result_b[24]                                                                             ; Stuck at GND due to stuck port data_in                                ;
; NCO:NCO|NCO_st:NCO_st_inst|asj_altqmcpipe:ux000|phi_int_arr_reg[16..19]                                                           ; Stuck at GND due to stuck port data_in                                ;
; NCO:NCO|NCO_st:NCO_st_inst|asj_gam_dp:ux008|rom_add_cc_temp[4]                                                                    ; Merged with NCO:NCO|NCO_st:NCO_st_inst|asj_gam_dp:ux008|rom_add_cs[4] ;
; NCO:NCO|NCO_st:NCO_st_inst|asj_gam_dp:ux008|rom_add_cc_temp[3]                                                                    ; Merged with NCO:NCO|NCO_st:NCO_st_inst|asj_gam_dp:ux008|rom_add_cs[3] ;
; NCO:NCO|NCO_st:NCO_st_inst|asj_gam_dp:ux008|rom_add_cc_temp[2]                                                                    ; Merged with NCO:NCO|NCO_st:NCO_st_inst|asj_gam_dp:ux008|rom_add_cs[2] ;
; NCO:NCO|NCO_st:NCO_st_inst|asj_gam_dp:ux008|rom_add_cc_temp[1]                                                                    ; Merged with NCO:NCO|NCO_st:NCO_st_inst|asj_gam_dp:ux008|rom_add_cs[1] ;
; NCO:NCO|NCO_st:NCO_st_inst|asj_gam_dp:ux008|rom_add_cc_temp[0]                                                                    ; Merged with NCO:NCO|NCO_st:NCO_st_inst|asj_gam_dp:ux008|rom_add_cs[0] ;
; clock:clock|syncDAC                                                                                                               ; Merged with clock:clock|syncDACold                                    ;
; NCO:NCO|NCO_st:NCO_st_inst|asj_gam_dp:ux008|rom_add_cc_temp[5]                                                                    ; Merged with NCO:NCO|NCO_st:NCO_st_inst|asj_gam_dp:ux008|rom_add_cs[5] ;
; clock:clock|countMotorSpeedReset[0]                                                                                               ; Merged with clock:clock|countSyncDAC[0]                               ;
; clock:clock|countFaEnable[0]                                                                                                      ; Merged with clock:clock|countSyncDAC[0]                               ;
; clock:clock|countMotorSpeedReset[1]                                                                                               ; Merged with clock:clock|countFaEnable[1]                              ;
; clock:clock|countMotorSpeedReset[2]                                                                                               ; Merged with clock:clock|countFaEnable[2]                              ;
; clock:clock|countMotorSpeedReset[3]                                                                                               ; Merged with clock:clock|countFaEnable[3]                              ;
; Total Number of Removed Registers = 23                                                                                            ;                                                                       ;
+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                ;
+--------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                ; Reason for Removal        ; Registers Removed due to This Register                                                                                          ;
+--------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; NCO:NCO|NCO_st:NCO_st_inst|asj_nco_isdr:ux710isdr|data_ready ; Stuck at VCC              ; NCO:NCO|NCO_st:NCO_st_inst|asj_nco_isdr:ux710isdr|lpm_counter:lpm_counter_component|cntr_fqi:auto_generated|counter_reg_bit[3], ;
;                                                              ; due to stuck port data_in ; NCO:NCO|NCO_st:NCO_st_inst|asj_nco_isdr:ux710isdr|lpm_counter:lpm_counter_component|cntr_fqi:auto_generated|counter_reg_bit[2]  ;
+--------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------+
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |Lab3|clock:clock|countSyncDAC[6] ;
; 3:1                ; 11 bits   ; 22 LEs        ; 0 LEs                ; 22 LEs                 ; Yes        ; |Lab3|fCounter:fCounter|fCount[2] ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |Lab3|DAC:DAC|count[16]           ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |Lab3|aCounter:aCounter|aCount[2] ;
; 3:1                ; 5 bits    ; 10 LEs        ; 0 LEs                ; 10 LEs                 ; Yes        ; |Lab3|fCounter:fCounter|fCount[0] ;
; 7:1                ; 31 bits   ; 124 LEs       ; 31 LEs               ; 93 LEs                 ; No         ; |Lab3|DAC:DAC|count               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------+


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: gainLogic:gainLogic|lpm_mult:Mult0 ;
+------------------------------------------------+-------------+----------------------+
; Parameter Name                                 ; Value       ; Type                 ;
+------------------------------------------------+-------------+----------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY           ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY         ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE         ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE       ;
; LPM_WIDTHA                                     ; 12          ; Untyped              ;
; LPM_WIDTHB                                     ; 8           ; Untyped              ;
; LPM_WIDTHP                                     ; 20          ; Untyped              ;
; LPM_WIDTHR                                     ; 20          ; Untyped              ;
; LPM_WIDTHS                                     ; 1           ; Untyped              ;
; LPM_REPRESENTATION                             ; UNSIGNED    ; Untyped              ;
; LPM_PIPELINE                                   ; 0           ; Untyped              ;
; LATENCY                                        ; 0           ; Untyped              ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped              ;
; INPUT_B_IS_CONSTANT                            ; NO          ; Untyped              ;
; USE_EAB                                        ; OFF         ; Untyped              ;
; MAXIMIZE_SPEED                                 ; 5           ; Untyped              ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped              ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped              ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K  ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped              ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped              ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped              ;
; CBXI_PARAMETER                                 ; mult_7at    ; Untyped              ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped              ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped              ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped              ;
+------------------------------------------------+-------------+----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NCO:NCO|NCO_st:NCO_st_inst ;
+----------------+---------------+----------------------------------------+
; Parameter Name ; Value         ; Type                                   ;
+----------------+---------------+----------------------------------------+
; mpr            ; 12            ; Signed Integer                         ;
; opr            ; 24            ; Signed Integer                         ;
; oprp1          ; 25            ; Signed Integer                         ;
; apr            ; 20            ; Signed Integer                         ;
; apri           ; 15            ; Signed Integer                         ;
; aprf           ; 32            ; Signed Integer                         ;
; aprp           ; 16            ; Signed Integer                         ;
; aprid          ; 20            ; Signed Integer                         ;
; dpri           ; 5             ; Signed Integer                         ;
; rdw            ; 12            ; Signed Integer                         ;
; rawc           ; 7             ; Signed Integer                         ;
; rnwc           ; 128           ; Signed Integer                         ;
; rawf           ; 8             ; Signed Integer                         ;
; rnwf           ; 256           ; Signed Integer                         ;
; Pn             ; 8192          ; Signed Integer                         ;
; mxnbc          ; 1536          ; Signed Integer                         ;
; mxnbf          ; 3072          ; Signed Integer                         ;
; rsfc           ; NCO_sin_c.hex ; String                                 ;
; rsff           ; NCO_sin_f.hex ; String                                 ;
; rcfc           ; NCO_cos_c.hex ; String                                 ;
; rcff           ; NCO_cos_f.hex ; String                                 ;
; nc             ; 1             ; Signed Integer                         ;
; pl             ; 1             ; Signed Integer                         ;
; log2nc         ; 0             ; Signed Integer                         ;
; outselinit     ; -1            ; Signed Integer                         ;
; paci0          ; 0             ; Signed Integer                         ;
; paci1          ; 0             ; Signed Integer                         ;
; paci2          ; 0             ; Signed Integer                         ;
; paci3          ; 0             ; Signed Integer                         ;
; paci4          ; 0             ; Signed Integer                         ;
; paci5          ; 0             ; Signed Integer                         ;
; paci6          ; 0             ; Signed Integer                         ;
; paci7          ; 0             ; Signed Integer                         ;
+----------------+---------------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PLL:PLL|altpll:altpll_component ;
+-------------------------------+-----------------------+----------------------+
; Parameter Name                ; Value                 ; Type                 ;
+-------------------------------+-----------------------+----------------------+
; OPERATION_MODE                ; NORMAL                ; Untyped              ;
; PLL_TYPE                      ; AUTO                  ; Untyped              ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=PLL ; Untyped              ;
; QUALIFY_CONF_DONE             ; OFF                   ; Untyped              ;
; COMPENSATE_CLOCK              ; CLK0                  ; Untyped              ;
; SCAN_CHAIN                    ; LONG                  ; Untyped              ;
; PRIMARY_CLOCK                 ; INCLK0                ; Untyped              ;
; INCLK0_INPUT_FREQUENCY        ; 20000                 ; Signed Integer       ;
; INCLK1_INPUT_FREQUENCY        ; 0                     ; Untyped              ;
; GATE_LOCK_SIGNAL              ; NO                    ; Untyped              ;
; GATE_LOCK_COUNTER             ; 0                     ; Untyped              ;
; LOCK_HIGH                     ; 1                     ; Untyped              ;
; LOCK_LOW                      ; 1                     ; Untyped              ;
; VALID_LOCK_MULTIPLIER         ; 1                     ; Untyped              ;
; INVALID_LOCK_MULTIPLIER       ; 5                     ; Untyped              ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                   ; Untyped              ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                   ; Untyped              ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                   ; Untyped              ;
; SKIP_VCO                      ; OFF                   ; Untyped              ;
; SWITCH_OVER_COUNTER           ; 0                     ; Untyped              ;
; SWITCH_OVER_TYPE              ; AUTO                  ; Untyped              ;
; FEEDBACK_SOURCE               ; EXTCLK0               ; Untyped              ;
; BANDWIDTH                     ; 0                     ; Untyped              ;
; BANDWIDTH_TYPE                ; AUTO                  ; Untyped              ;
; SPREAD_FREQUENCY              ; 0                     ; Untyped              ;
; DOWN_SPREAD                   ; 0                     ; Untyped              ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                   ; Untyped              ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                   ; Untyped              ;
; CLK9_MULTIPLY_BY              ; 0                     ; Untyped              ;
; CLK8_MULTIPLY_BY              ; 0                     ; Untyped              ;
; CLK7_MULTIPLY_BY              ; 0                     ; Untyped              ;
; CLK6_MULTIPLY_BY              ; 0                     ; Untyped              ;
; CLK5_MULTIPLY_BY              ; 1                     ; Untyped              ;
; CLK4_MULTIPLY_BY              ; 1                     ; Untyped              ;
; CLK3_MULTIPLY_BY              ; 1                     ; Untyped              ;
; CLK2_MULTIPLY_BY              ; 1                     ; Untyped              ;
; CLK1_MULTIPLY_BY              ; 1                     ; Untyped              ;
; CLK0_MULTIPLY_BY              ; 1                     ; Signed Integer       ;
; CLK9_DIVIDE_BY                ; 0                     ; Untyped              ;
; CLK8_DIVIDE_BY                ; 0                     ; Untyped              ;
; CLK7_DIVIDE_BY                ; 0                     ; Untyped              ;
; CLK6_DIVIDE_BY                ; 0                     ; Untyped              ;
; CLK5_DIVIDE_BY                ; 1                     ; Untyped              ;
; CLK4_DIVIDE_BY                ; 1                     ; Untyped              ;
; CLK3_DIVIDE_BY                ; 1                     ; Untyped              ;
; CLK2_DIVIDE_BY                ; 1                     ; Untyped              ;
; CLK1_DIVIDE_BY                ; 1                     ; Untyped              ;
; CLK0_DIVIDE_BY                ; 12                    ; Signed Integer       ;
; CLK9_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK8_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK7_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK6_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK5_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK4_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK3_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK2_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK1_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK0_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK5_TIME_DELAY               ; 0                     ; Untyped              ;
; CLK4_TIME_DELAY               ; 0                     ; Untyped              ;
; CLK3_TIME_DELAY               ; 0                     ; Untyped              ;
; CLK2_TIME_DELAY               ; 0                     ; Untyped              ;
; CLK1_TIME_DELAY               ; 0                     ; Untyped              ;
; CLK0_TIME_DELAY               ; 0                     ; Untyped              ;
; CLK9_DUTY_CYCLE               ; 50                    ; Untyped              ;
; CLK8_DUTY_CYCLE               ; 50                    ; Untyped              ;
; CLK7_DUTY_CYCLE               ; 50                    ; Untyped              ;
; CLK6_DUTY_CYCLE               ; 50                    ; Untyped              ;
; CLK5_DUTY_CYCLE               ; 50                    ; Untyped              ;
; CLK4_DUTY_CYCLE               ; 50                    ; Untyped              ;
; CLK3_DUTY_CYCLE               ; 50                    ; Untyped              ;
; CLK2_DUTY_CYCLE               ; 50                    ; Untyped              ;
; CLK1_DUTY_CYCLE               ; 50                    ; Untyped              ;
; CLK0_DUTY_CYCLE               ; 50                    ; Signed Integer       ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; LOCK_WINDOW_UI                ;  0.05                 ; Untyped              ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                ; Untyped              ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                ; Untyped              ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                ; Untyped              ;
; DPA_MULTIPLY_BY               ; 0                     ; Untyped              ;
; DPA_DIVIDE_BY                 ; 1                     ; Untyped              ;
; DPA_DIVIDER                   ; 0                     ; Untyped              ;
; EXTCLK3_MULTIPLY_BY           ; 1                     ; Untyped              ;
; EXTCLK2_MULTIPLY_BY           ; 1                     ; Untyped              ;
; EXTCLK1_MULTIPLY_BY           ; 1                     ; Untyped              ;
; EXTCLK0_MULTIPLY_BY           ; 1                     ; Untyped              ;
; EXTCLK3_DIVIDE_BY             ; 1                     ; Untyped              ;
; EXTCLK2_DIVIDE_BY             ; 1                     ; Untyped              ;
; EXTCLK1_DIVIDE_BY             ; 1                     ; Untyped              ;
; EXTCLK0_DIVIDE_BY             ; 1                     ; Untyped              ;
; EXTCLK3_PHASE_SHIFT           ; 0                     ; Untyped              ;
; EXTCLK2_PHASE_SHIFT           ; 0                     ; Untyped              ;
; EXTCLK1_PHASE_SHIFT           ; 0                     ; Untyped              ;
; EXTCLK0_PHASE_SHIFT           ; 0                     ; Untyped              ;
; EXTCLK3_TIME_DELAY            ; 0                     ; Untyped              ;
; EXTCLK2_TIME_DELAY            ; 0                     ; Untyped              ;
; EXTCLK1_TIME_DELAY            ; 0                     ; Untyped              ;
; EXTCLK0_TIME_DELAY            ; 0                     ; Untyped              ;
; EXTCLK3_DUTY_CYCLE            ; 50                    ; Untyped              ;
; EXTCLK2_DUTY_CYCLE            ; 50                    ; Untyped              ;
; EXTCLK1_DUTY_CYCLE            ; 50                    ; Untyped              ;
; EXTCLK0_DUTY_CYCLE            ; 50                    ; Untyped              ;
; VCO_MULTIPLY_BY               ; 0                     ; Untyped              ;
; VCO_DIVIDE_BY                 ; 0                     ; Untyped              ;
; SCLKOUT0_PHASE_SHIFT          ; 0                     ; Untyped              ;
; SCLKOUT1_PHASE_SHIFT          ; 0                     ; Untyped              ;
; VCO_MIN                       ; 0                     ; Untyped              ;
; VCO_MAX                       ; 0                     ; Untyped              ;
; VCO_CENTER                    ; 0                     ; Untyped              ;
; PFD_MIN                       ; 0                     ; Untyped              ;
; PFD_MAX                       ; 0                     ; Untyped              ;
; M_INITIAL                     ; 0                     ; Untyped              ;
; M                             ; 0                     ; Untyped              ;
; N                             ; 1                     ; Untyped              ;
; M2                            ; 1                     ; Untyped              ;
; N2                            ; 1                     ; Untyped              ;
; SS                            ; 1                     ; Untyped              ;
; C0_HIGH                       ; 0                     ; Untyped              ;
; C1_HIGH                       ; 0                     ; Untyped              ;
; C2_HIGH                       ; 0                     ; Untyped              ;
; C3_HIGH                       ; 0                     ; Untyped              ;
; C4_HIGH                       ; 0                     ; Untyped              ;
; C5_HIGH                       ; 0                     ; Untyped              ;
; C6_HIGH                       ; 0                     ; Untyped              ;
; C7_HIGH                       ; 0                     ; Untyped              ;
; C8_HIGH                       ; 0                     ; Untyped              ;
; C9_HIGH                       ; 0                     ; Untyped              ;
; C0_LOW                        ; 0                     ; Untyped              ;
; C1_LOW                        ; 0                     ; Untyped              ;
; C2_LOW                        ; 0                     ; Untyped              ;
; C3_LOW                        ; 0                     ; Untyped              ;
; C4_LOW                        ; 0                     ; Untyped              ;
; C5_LOW                        ; 0                     ; Untyped              ;
; C6_LOW                        ; 0                     ; Untyped              ;
; C7_LOW                        ; 0                     ; Untyped              ;
; C8_LOW                        ; 0                     ; Untyped              ;
; C9_LOW                        ; 0                     ; Untyped              ;
; C0_INITIAL                    ; 0                     ; Untyped              ;
; C1_INITIAL                    ; 0                     ; Untyped              ;
; C2_INITIAL                    ; 0                     ; Untyped              ;
; C3_INITIAL                    ; 0                     ; Untyped              ;
; C4_INITIAL                    ; 0                     ; Untyped              ;
; C5_INITIAL                    ; 0                     ; Untyped              ;
; C6_INITIAL                    ; 0                     ; Untyped              ;
; C7_INITIAL                    ; 0                     ; Untyped              ;
; C8_INITIAL                    ; 0                     ; Untyped              ;
; C9_INITIAL                    ; 0                     ; Untyped              ;
; C0_MODE                       ; BYPASS                ; Untyped              ;
; C1_MODE                       ; BYPASS                ; Untyped              ;
; C2_MODE                       ; BYPASS                ; Untyped              ;
; C3_MODE                       ; BYPASS                ; Untyped              ;
; C4_MODE                       ; BYPASS                ; Untyped              ;
; C5_MODE                       ; BYPASS                ; Untyped              ;
; C6_MODE                       ; BYPASS                ; Untyped              ;
; C7_MODE                       ; BYPASS                ; Untyped              ;
; C8_MODE                       ; BYPASS                ; Untyped              ;
; C9_MODE                       ; BYPASS                ; Untyped              ;
; C0_PH                         ; 0                     ; Untyped              ;
; C1_PH                         ; 0                     ; Untyped              ;
; C2_PH                         ; 0                     ; Untyped              ;
; C3_PH                         ; 0                     ; Untyped              ;
; C4_PH                         ; 0                     ; Untyped              ;
; C5_PH                         ; 0                     ; Untyped              ;
; C6_PH                         ; 0                     ; Untyped              ;
; C7_PH                         ; 0                     ; Untyped              ;
; C8_PH                         ; 0                     ; Untyped              ;
; C9_PH                         ; 0                     ; Untyped              ;
; L0_HIGH                       ; 1                     ; Untyped              ;
; L1_HIGH                       ; 1                     ; Untyped              ;
; G0_HIGH                       ; 1                     ; Untyped              ;
; G1_HIGH                       ; 1                     ; Untyped              ;
; G2_HIGH                       ; 1                     ; Untyped              ;
; G3_HIGH                       ; 1                     ; Untyped              ;
; E0_HIGH                       ; 1                     ; Untyped              ;
; E1_HIGH                       ; 1                     ; Untyped              ;
; E2_HIGH                       ; 1                     ; Untyped              ;
; E3_HIGH                       ; 1                     ; Untyped              ;
; L0_LOW                        ; 1                     ; Untyped              ;
; L1_LOW                        ; 1                     ; Untyped              ;
; G0_LOW                        ; 1                     ; Untyped              ;
; G1_LOW                        ; 1                     ; Untyped              ;
; G2_LOW                        ; 1                     ; Untyped              ;
; G3_LOW                        ; 1                     ; Untyped              ;
; E0_LOW                        ; 1                     ; Untyped              ;
; E1_LOW                        ; 1                     ; Untyped              ;
; E2_LOW                        ; 1                     ; Untyped              ;
; E3_LOW                        ; 1                     ; Untyped              ;
; L0_INITIAL                    ; 1                     ; Untyped              ;
; L1_INITIAL                    ; 1                     ; Untyped              ;
; G0_INITIAL                    ; 1                     ; Untyped              ;
; G1_INITIAL                    ; 1                     ; Untyped              ;
; G2_INITIAL                    ; 1                     ; Untyped              ;
; G3_INITIAL                    ; 1                     ; Untyped              ;
; E0_INITIAL                    ; 1                     ; Untyped              ;
; E1_INITIAL                    ; 1                     ; Untyped              ;
; E2_INITIAL                    ; 1                     ; Untyped              ;
; E3_INITIAL                    ; 1                     ; Untyped              ;
; L0_MODE                       ; BYPASS                ; Untyped              ;
; L1_MODE                       ; BYPASS                ; Untyped              ;
; G0_MODE                       ; BYPASS                ; Untyped              ;
; G1_MODE                       ; BYPASS                ; Untyped              ;
; G2_MODE                       ; BYPASS                ; Untyped              ;
; G3_MODE                       ; BYPASS                ; Untyped              ;
; E0_MODE                       ; BYPASS                ; Untyped              ;
; E1_MODE                       ; BYPASS                ; Untyped              ;
; E2_MODE                       ; BYPASS                ; Untyped              ;
; E3_MODE                       ; BYPASS                ; Untyped              ;
; L0_PH                         ; 0                     ; Untyped              ;
; L1_PH                         ; 0                     ; Untyped              ;
; G0_PH                         ; 0                     ; Untyped              ;
; G1_PH                         ; 0                     ; Untyped              ;
; G2_PH                         ; 0                     ; Untyped              ;
; G3_PH                         ; 0                     ; Untyped              ;
; E0_PH                         ; 0                     ; Untyped              ;
; E1_PH                         ; 0                     ; Untyped              ;
; E2_PH                         ; 0                     ; Untyped              ;
; E3_PH                         ; 0                     ; Untyped              ;
; M_PH                          ; 0                     ; Untyped              ;
; C1_USE_CASC_IN                ; OFF                   ; Untyped              ;
; C2_USE_CASC_IN                ; OFF                   ; Untyped              ;
; C3_USE_CASC_IN                ; OFF                   ; Untyped              ;
; C4_USE_CASC_IN                ; OFF                   ; Untyped              ;
; C5_USE_CASC_IN                ; OFF                   ; Untyped              ;
; C6_USE_CASC_IN                ; OFF                   ; Untyped              ;
; C7_USE_CASC_IN                ; OFF                   ; Untyped              ;
; C8_USE_CASC_IN                ; OFF                   ; Untyped              ;
; C9_USE_CASC_IN                ; OFF                   ; Untyped              ;
; CLK0_COUNTER                  ; G0                    ; Untyped              ;
; CLK1_COUNTER                  ; G0                    ; Untyped              ;
; CLK2_COUNTER                  ; G0                    ; Untyped              ;
; CLK3_COUNTER                  ; G0                    ; Untyped              ;
; CLK4_COUNTER                  ; G0                    ; Untyped              ;
; CLK5_COUNTER                  ; G0                    ; Untyped              ;
; CLK6_COUNTER                  ; E0                    ; Untyped              ;
; CLK7_COUNTER                  ; E1                    ; Untyped              ;
; CLK8_COUNTER                  ; E2                    ; Untyped              ;
; CLK9_COUNTER                  ; E3                    ; Untyped              ;
; L0_TIME_DELAY                 ; 0                     ; Untyped              ;
; L1_TIME_DELAY                 ; 0                     ; Untyped              ;
; G0_TIME_DELAY                 ; 0                     ; Untyped              ;
; G1_TIME_DELAY                 ; 0                     ; Untyped              ;
; G2_TIME_DELAY                 ; 0                     ; Untyped              ;
; G3_TIME_DELAY                 ; 0                     ; Untyped              ;
; E0_TIME_DELAY                 ; 0                     ; Untyped              ;
; E1_TIME_DELAY                 ; 0                     ; Untyped              ;
; E2_TIME_DELAY                 ; 0                     ; Untyped              ;
; E3_TIME_DELAY                 ; 0                     ; Untyped              ;
; M_TIME_DELAY                  ; 0                     ; Untyped              ;
; N_TIME_DELAY                  ; 0                     ; Untyped              ;
; EXTCLK3_COUNTER               ; E3                    ; Untyped              ;
; EXTCLK2_COUNTER               ; E2                    ; Untyped              ;
; EXTCLK1_COUNTER               ; E1                    ; Untyped              ;
; EXTCLK0_COUNTER               ; E0                    ; Untyped              ;
; ENABLE0_COUNTER               ; L0                    ; Untyped              ;
; ENABLE1_COUNTER               ; L0                    ; Untyped              ;
; CHARGE_PUMP_CURRENT           ; 2                     ; Untyped              ;
; LOOP_FILTER_R                 ;  1.000000             ; Untyped              ;
; LOOP_FILTER_C                 ; 5                     ; Untyped              ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                  ; Untyped              ;
; LOOP_FILTER_R_BITS            ; 9999                  ; Untyped              ;
; LOOP_FILTER_C_BITS            ; 9999                  ; Untyped              ;
; VCO_POST_SCALE                ; 0                     ; Untyped              ;
; CLK2_OUTPUT_FREQUENCY         ; 0                     ; Untyped              ;
; CLK1_OUTPUT_FREQUENCY         ; 0                     ; Untyped              ;
; CLK0_OUTPUT_FREQUENCY         ; 0                     ; Untyped              ;
; INTENDED_DEVICE_FAMILY        ; Cyclone III           ; Untyped              ;
; PORT_CLKENA0                  ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKENA1                  ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKENA2                  ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKENA3                  ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKENA4                  ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKENA5                  ; PORT_UNUSED           ; Untyped              ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_EXTCLK0                  ; PORT_UNUSED           ; Untyped              ;
; PORT_EXTCLK1                  ; PORT_UNUSED           ; Untyped              ;
; PORT_EXTCLK2                  ; PORT_UNUSED           ; Untyped              ;
; PORT_EXTCLK3                  ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKBAD0                  ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKBAD1                  ; PORT_UNUSED           ; Untyped              ;
; PORT_CLK0                     ; PORT_USED             ; Untyped              ;
; PORT_CLK1                     ; PORT_UNUSED           ; Untyped              ;
; PORT_CLK2                     ; PORT_UNUSED           ; Untyped              ;
; PORT_CLK3                     ; PORT_UNUSED           ; Untyped              ;
; PORT_CLK4                     ; PORT_UNUSED           ; Untyped              ;
; PORT_CLK5                     ; PORT_UNUSED           ; Untyped              ;
; PORT_CLK6                     ; PORT_UNUSED           ; Untyped              ;
; PORT_CLK7                     ; PORT_UNUSED           ; Untyped              ;
; PORT_CLK8                     ; PORT_UNUSED           ; Untyped              ;
; PORT_CLK9                     ; PORT_UNUSED           ; Untyped              ;
; PORT_SCANDATA                 ; PORT_UNUSED           ; Untyped              ;
; PORT_SCANDATAOUT              ; PORT_UNUSED           ; Untyped              ;
; PORT_SCANDONE                 ; PORT_UNUSED           ; Untyped              ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKLOSS                  ; PORT_UNUSED           ; Untyped              ;
; PORT_INCLK1                   ; PORT_UNUSED           ; Untyped              ;
; PORT_INCLK0                   ; PORT_USED             ; Untyped              ;
; PORT_FBIN                     ; PORT_UNUSED           ; Untyped              ;
; PORT_PLLENA                   ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKSWITCH                ; PORT_UNUSED           ; Untyped              ;
; PORT_ARESET                   ; PORT_USED             ; Untyped              ;
; PORT_PFDENA                   ; PORT_UNUSED           ; Untyped              ;
; PORT_SCANCLK                  ; PORT_UNUSED           ; Untyped              ;
; PORT_SCANACLR                 ; PORT_UNUSED           ; Untyped              ;
; PORT_SCANREAD                 ; PORT_UNUSED           ; Untyped              ;
; PORT_SCANWRITE                ; PORT_UNUSED           ; Untyped              ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_LOCKED                   ; PORT_USED             ; Untyped              ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED           ; Untyped              ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_PHASEDONE                ; PORT_UNUSED           ; Untyped              ;
; PORT_PHASESTEP                ; PORT_UNUSED           ; Untyped              ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED           ; Untyped              ;
; PORT_SCANCLKENA               ; PORT_UNUSED           ; Untyped              ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED           ; Untyped              ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY     ; Untyped              ;
; M_TEST_SOURCE                 ; 5                     ; Untyped              ;
; C0_TEST_SOURCE                ; 5                     ; Untyped              ;
; C1_TEST_SOURCE                ; 5                     ; Untyped              ;
; C2_TEST_SOURCE                ; 5                     ; Untyped              ;
; C3_TEST_SOURCE                ; 5                     ; Untyped              ;
; C4_TEST_SOURCE                ; 5                     ; Untyped              ;
; C5_TEST_SOURCE                ; 5                     ; Untyped              ;
; C6_TEST_SOURCE                ; 5                     ; Untyped              ;
; C7_TEST_SOURCE                ; 5                     ; Untyped              ;
; C8_TEST_SOURCE                ; 5                     ; Untyped              ;
; C9_TEST_SOURCE                ; 5                     ; Untyped              ;
; CBXI_PARAMETER                ; PLL_altpll            ; Untyped              ;
; VCO_FREQUENCY_CONTROL         ; AUTO                  ; Untyped              ;
; VCO_PHASE_SHIFT_STEP          ; 0                     ; Untyped              ;
; WIDTH_CLOCK                   ; 5                     ; Signed Integer       ;
; WIDTH_PHASECOUNTERSELECT      ; 4                     ; Untyped              ;
; USING_FBMIMICBIDIR_PORT       ; OFF                   ; Untyped              ;
; DEVICE_FAMILY                 ; Cyclone III           ; Untyped              ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                ; Untyped              ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                   ; Untyped              ;
; AUTO_CARRY_CHAINS             ; ON                    ; AUTO_CARRY           ;
; IGNORE_CARRY_BUFFERS          ; OFF                   ; IGNORE_CARRY         ;
; AUTO_CASCADE_CHAINS           ; ON                    ; AUTO_CASCADE         ;
; IGNORE_CASCADE_BUFFERS        ; OFF                   ; IGNORE_CASCADE       ;
+-------------------------------+-----------------------+----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Partition Dependent Files                                                                                         ;
+-------------------------------------------------+--------------------+---------+----------------------------------+
; File                                            ; Location           ; Library ; Checksum                         ;
+-------------------------------------------------+--------------------+---------+----------------------------------+
; libraries/megafunctions/a_rdenreg.inc           ; Quartus II Install ; work    ; 3fcdce7559590d5a8afbe64788d201fb ;
; libraries/megafunctions/addcore.inc             ; Quartus II Install ; work    ; e15993f131a5367862d60283fbb5a133 ;
; libraries/megafunctions/aglobal131.inc          ; Quartus II Install ; work    ; 46a692cfa63d614e604a6d817facb03f ;
; libraries/megafunctions/alt_counter_stratix.inc ; Quartus II Install ; work    ; 3e1db420f0a6e888a1525f4eff14d5be ;
; libraries/megafunctions/alt_stratix_add_sub.inc ; Quartus II Install ; work    ; 16df31198e4f1dce2b8df944fbafaefe ;
; libraries/megafunctions/altdpram.inc            ; Quartus II Install ; work    ; 2f9e6727b678ffd76e72bc5a95a26300 ;
; libraries/megafunctions/altpll.tdf              ; Quartus II Install ; work    ; 1f754b85029d1ecdd51b53547338e8e2 ;
; libraries/megafunctions/altram.inc              ; Quartus II Install ; work    ; ad5518b39ffd3cf1df377e6360d1c9b6 ;
; libraries/megafunctions/altrom.inc              ; Quartus II Install ; work    ; 192b74eafa8debf2248ea73881e77f91 ;
; libraries/megafunctions/altshift.inc            ; Quartus II Install ; work    ; 5c767a29f11db3f131fc886ea42a52bd ;
; libraries/megafunctions/altsyncram.tdf          ; Quartus II Install ; work    ; 76fa39e5e3333865ead3c4853c7cdc4b ;
; libraries/megafunctions/bypassff.inc            ; Quartus II Install ; work    ; 42d08f243d3471f724fd61ea21a0eb9f ;
; libraries/megafunctions/cmpconst.inc            ; Quartus II Install ; work    ; fe4bfdfa5310384231b99c696fe2e348 ;
; libraries/megafunctions/cycloneii_pll.inc       ; Quartus II Install ; work    ; c2ee779f089b03bc181df753ea85b3ef ;
; libraries/megafunctions/dffeea.inc              ; Quartus II Install ; work    ; 0f11711657cd42ee78437f4349496034 ;
; libraries/megafunctions/look_add.inc            ; Quartus II Install ; work    ; 9091c394592369a07bdf7fbf1ce9ced6 ;
; libraries/megafunctions/lpm_add_sub.inc         ; Quartus II Install ; work    ; 144a73b61081a2a03554ff5acc5e8842 ;
; libraries/megafunctions/lpm_add_sub.tdf         ; Quartus II Install ; work    ; 18fbbd5dff01a5294d78b569036a1202 ;
; libraries/megafunctions/lpm_compare.inc         ; Quartus II Install ; work    ; bbd3e8c93afb7320934629e5fb011566 ;
; libraries/megafunctions/lpm_constant.inc        ; Quartus II Install ; work    ; 97ffb7e3fef9ce9fce4eff08455d5da5 ;
; libraries/megafunctions/lpm_counter.inc         ; Quartus II Install ; work    ; c5cfeeabc5f2ab60b3453f6abbc42b41 ;
; libraries/megafunctions/lpm_counter.tdf         ; Quartus II Install ; work    ; 5753d6dab5f660976a47948e9a00f71a ;
; libraries/megafunctions/lpm_decode.inc          ; Quartus II Install ; work    ; 10da69a8bbd590d66779e7a142f73790 ;
; libraries/megafunctions/lpm_mult.tdf            ; Quartus II Install ; work    ; 7a51a51aae2c3b8b64c807bd37eefef2 ;
; libraries/megafunctions/lpm_mux.inc             ; Quartus II Install ; work    ; dd87bed90959d6126db09970164b7ba6 ;
; libraries/megafunctions/multcore.inc            ; Quartus II Install ; work    ; ee598ea39a3d6bdc35b167eefc3ee3da ;
; libraries/megafunctions/stratix_pll.inc         ; Quartus II Install ; work    ; a9a94c5b0e18105f7ae8c218a67ec9f7 ;
; libraries/megafunctions/stratix_ram_block.inc   ; Quartus II Install ; work    ; e3a03868917f0b3dd57b6ed1dd195f22 ;
; libraries/megafunctions/stratixii_pll.inc       ; Quartus II Install ; work    ; 6797ab505ed700f1a221e4a213e106a6 ;
; aCounter.v                                      ; Project Directory  ; work    ; 2cc41d4aed566f3bf6f6e849c6092243 ;
; binaryConverter.v                               ; Project Directory  ; work    ; a28e3984a1da25e8145bf668555c43df ;
; clock.v                                         ; Project Directory  ; work    ; 9e47a55f299ae493e8bb6b10786de037 ;
; DAC.v                                           ; Project Directory  ; work    ; febbaca1ff94330c02b5135cf3aa1cb0 ;
; db/add_sub_5vi.tdf                              ; Project Directory  ; work    ; f7a6332dbe18f518211acafff85d553f ;
; db/add_sub_86l.tdf                              ; Project Directory  ; work    ; 69bb8ca3661f2eda36ae6e7d26136830 ;
; db/add_sub_gsh.tdf                              ; Project Directory  ; work    ; 54b83d129bf74b4b0201858f35b56927 ;
; db/add_sub_j3i.tdf                              ; Project Directory  ; work    ; 770d48c54467b9c24627ef1b9b2246a1 ;
; db/altsyncram_7v81.tdf                          ; Project Directory  ; work    ; c04b84de9366a7b3d9cd7f5e8905bdc6 ;
; db/altsyncram_cv81.tdf                          ; Project Directory  ; work    ; 81d7b034e15b5bcdde188f7fa313f053 ;
; db/altsyncram_d772.tdf                          ; Project Directory  ; work    ; 803a49848ca573334b2ff62cc8ca1ec9 ;
; db/cntr_fqi.tdf                                 ; Project Directory  ; work    ; dd69e4fd4f599cc20b706862d8482c88 ;
; db/mult_ohu.tdf                                 ; Project Directory  ; work    ; 986f1de9a7b346344b5e8a8db07706d4 ;
; db/pll_altpll.v                                 ; Project Directory  ; work    ; bf6589d8aff17d1f540df5c5a6c36527 ;
; fCounter.v                                      ; Project Directory  ; work    ; e93cf06f2ffd3c349938ad003e66d8e4 ;
; gainLogic.v                                     ; Project Directory  ; work    ; 8be61291bae40903af00ff0d8f78b4fb ;
; Lab3.v                                          ; Project Directory  ; work    ; 03ce2883d0674cc35d1efa375e496a62 ;
; motorSpeed.v                                    ; Project Directory  ; work    ; 1aca65479dedac0eb1240a0cb363d9a1 ;
; nco-library/asj_altqmcpipe.v                    ; Project Directory  ; work    ; 79522d87fb6eaf24a4ef6e447e7fe8f1 ;
; nco-library/asj_dxx.v                           ; Project Directory  ; work    ; 4987a604b7215b011ffd21ca58830670 ;
; nco-library/asj_dxx_g.v                         ; Project Directory  ; work    ; e4c68d37ce15fec6d620fbd59e79343a ;
; nco-library/asj_gam_dp.v                        ; Project Directory  ; work    ; 0a450c53a9dc575c40c792b234c72792 ;
; nco-library/asj_nco_apr_dxx.v                   ; Project Directory  ; work    ; ebe99ade406d985665852ca3616ee80e ;
; nco-library/asj_nco_as_m_cen.v                  ; Project Directory  ; work    ; 3b9e9521c90a3ecef431c9ccc70b63e2 ;
; nco-library/asj_nco_as_m_dp_cen.v               ; Project Directory  ; work    ; 2ddb4f33341dfdd16a998aa992f84b04 ;
; nco-library/asj_nco_derot.v                     ; Project Directory  ; work    ; 274a2dcc43df8e73afcc1f01ff84bdaa ;
; nco-library/asj_nco_isdr.v                      ; Project Directory  ; work    ; d5dc688b757703dbe3438926f9a95fd0 ;
; nco-library/asj_nco_mob_w.v                     ; Project Directory  ; work    ; cf0c9bdfacaa1fcbab96d7bee3165261 ;
; nco-library/las.v                               ; Project Directory  ; work    ; 9a14bcbad56ba2dd2b2eed7ee9081ad0 ;
; nco-library/lmsd.v                              ; Project Directory  ; work    ; 71ea6db63bcea621f45f237e5b28baaa ;
; nco-library/mac_i_lpmd.v                        ; Project Directory  ; work    ; b0f6267c9ea6c487944b74e45efc8f13 ;
; NCO.v                                           ; Project Directory  ; work    ; 7e14b687b4ec4a11edf927729743ba47 ;
; nco_cos_f.hex                                   ; Project Directory  ; work    ; 09097e1107ff089bdb419de684ef0ba0 ;
; nco_sin_c.hex                                   ; Project Directory  ; work    ; e8ced2615c0faf1009142b882d9589d3 ;
; nco_sin_f.hex                                   ; Project Directory  ; work    ; b8db374939618cedd734af86bb267ea0 ;
; NCO_st.v                                        ; Project Directory  ; work    ; 9078acc20af4a5d2cf3dea0bca70e876 ;
; PLL.v                                           ; Project Directory  ; work    ; d427457f3904ccf0acd99d34f38107a2 ;
; switches.v                                      ; Project Directory  ; work    ; 8fa1094e34c9f0d46adf74e44a671624 ;
+-------------------------------------------------+--------------------+---------+----------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "PLL:PLL"                                                                                                   ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                  ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+
; areset ; Input  ; Info     ; Explicitly unconnected                                                                                   ;
; locked ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NCO:NCO"                                                                                                                                                  ;
+-----------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                                                                               ;
+-----------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; phi_inc_i ; Input ; Warning  ; Input port expression (16 bits) is smaller than the input port (20 bits) it drives.  Extra input bit(s) "phi_inc_i[19..16]" will be connected to GND. ;
; reset_n   ; Input ; Info     ; Stuck at VCC                                                                                                                                          ;
+-----------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Full Version
    Info: Processing started: Mon Nov 10 15:13:43 2014
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Lab3 -c Lab3
Info (11104): Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead.
Info (12021): Found 1 design units, including 1 entities, in source file dac.v
    Info (12023): Found entity 1: DAC
Info (12021): Found 1 design units, including 1 entities, in source file lab3.v
    Info (12023): Found entity 1: Lab3
Info (12021): Found 1 design units, including 1 entities, in source file acounter.v
    Info (12023): Found entity 1: aCounter
Info (12021): Found 1 design units, including 1 entities, in source file binaryconverter.v
    Info (12023): Found entity 1: binaryConverter
Info (12021): Found 1 design units, including 1 entities, in source file clock.v
    Info (12023): Found entity 1: clock
Info (12021): Found 1 design units, including 1 entities, in source file fcounter.v
    Info (12023): Found entity 1: fCounter
Info (12021): Found 1 design units, including 1 entities, in source file gainlogic.v
    Info (12023): Found entity 1: gainLogic
Info (12021): Found 1 design units, including 1 entities, in source file motorspeed.v
    Info (12023): Found entity 1: motorSpeed
Info (12021): Found 1 design units, including 1 entities, in source file switches.v
    Info (12023): Found entity 1: switches
Info (12021): Found 1 design units, including 1 entities, in source file pll.v
    Info (12023): Found entity 1: PLL
Info (12021): Found 1 design units, including 1 entities, in source file nco_st.v
    Info (12023): Found entity 1: NCO_st
Info (12021): Found 1 design units, including 1 entities, in source file nco.v
    Info (12023): Found entity 1: NCO
Info (12127): Elaborating entity "Lab3" for the top level hierarchy
Info (12128): Elaborating entity "switches" for hierarchy "switches:switches"
Info (12128): Elaborating entity "clock" for hierarchy "clock:clock"
Info (12128): Elaborating entity "fCounter" for hierarchy "fCounter:fCounter"
Info (12128): Elaborating entity "aCounter" for hierarchy "aCounter:aCounter"
Info (12128): Elaborating entity "NCO" for hierarchy "NCO:NCO"
Info (12128): Elaborating entity "NCO_st" for hierarchy "NCO:NCO|NCO_st:NCO_st_inst"
Warning (10036): Verilog HDL or VHDL warning at NCO_st.v(89): object "select_s" assigned a value but never read
Info (12021): Found 1 design units, including 1 entities, in source file nco-library/asj_altqmcpipe.v
    Info (12023): Found entity 1: asj_altqmcpipe
Info (12128): Elaborating entity "asj_altqmcpipe" for hierarchy "NCO:NCO|NCO_st:NCO_st_inst|asj_altqmcpipe:ux000"
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "NCO:NCO|NCO_st:NCO_st_inst|asj_altqmcpipe:ux000|lpm_add_sub:acc"
Info (12130): Elaborated megafunction instantiation "NCO:NCO|NCO_st:NCO_st_inst|asj_altqmcpipe:ux000|lpm_add_sub:acc"
Info (12133): Instantiated megafunction "NCO:NCO|NCO_st:NCO_st_inst|asj_altqmcpipe:ux000|lpm_add_sub:acc" with the following parameter:
    Info (12134): Parameter "lpm_direction" = "ADD"
    Info (12134): Parameter "lpm_width" = "20"
    Info (12134): Parameter "lpm_pipeline" = "1"
    Info (12134): Parameter "lpm_representation" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_j3i.tdf
    Info (12023): Found entity 1: add_sub_j3i
Info (12128): Elaborating entity "add_sub_j3i" for hierarchy "NCO:NCO|NCO_st:NCO_st_inst|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_j3i:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file nco-library/asj_dxx_g.v
    Info (12023): Found entity 1: asj_dxx_g
Info (12128): Elaborating entity "asj_dxx_g" for hierarchy "NCO:NCO|NCO_st:NCO_st_inst|asj_dxx_g:ux001"
Info (12021): Found 1 design units, including 1 entities, in source file nco-library/asj_dxx.v
    Info (12023): Found entity 1: asj_dxx
Info (12128): Elaborating entity "asj_dxx" for hierarchy "NCO:NCO|NCO_st:NCO_st_inst|asj_dxx:ux002"
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "NCO:NCO|NCO_st:NCO_st_inst|asj_dxx:ux002|lpm_add_sub:ux014"
Info (12130): Elaborated megafunction instantiation "NCO:NCO|NCO_st:NCO_st_inst|asj_dxx:ux002|lpm_add_sub:ux014"
Info (12133): Instantiated megafunction "NCO:NCO|NCO_st:NCO_st_inst|asj_dxx:ux002|lpm_add_sub:ux014" with the following parameter:
    Info (12134): Parameter "lpm_direction" = "ADD"
    Info (12134): Parameter "lpm_width" = "20"
    Info (12134): Parameter "lpm_pipeline" = "1"
    Info (12134): Parameter "lpm_representation" = "SIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_gsh.tdf
    Info (12023): Found entity 1: add_sub_gsh
Info (12128): Elaborating entity "add_sub_gsh" for hierarchy "NCO:NCO|NCO_st:NCO_st_inst|asj_dxx:ux002|lpm_add_sub:ux014|add_sub_gsh:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file nco-library/asj_nco_apr_dxx.v
    Info (12023): Found entity 1: asj_nco_apr_dxx
Info (12128): Elaborating entity "asj_nco_apr_dxx" for hierarchy "NCO:NCO|NCO_st:NCO_st_inst|asj_nco_apr_dxx:ux0219"
Info (12021): Found 1 design units, including 1 entities, in source file nco-library/asj_gam_dp.v
    Info (12023): Found entity 1: asj_gam_dp
Info (12128): Elaborating entity "asj_gam_dp" for hierarchy "NCO:NCO|NCO_st:NCO_st_inst|asj_gam_dp:ux008"
Info (12021): Found 1 design units, including 1 entities, in source file nco-library/asj_nco_as_m_dp_cen.v
    Info (12023): Found entity 1: asj_nco_as_m_dp_cen
Info (12128): Elaborating entity "asj_nco_as_m_dp_cen" for hierarchy "NCO:NCO|NCO_st:NCO_st_inst|asj_nco_as_m_dp_cen:ux0220"
Info (12128): Elaborating entity "altsyncram" for hierarchy "NCO:NCO|NCO_st:NCO_st_inst|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "NCO:NCO|NCO_st:NCO_st_inst|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "NCO:NCO|NCO_st:NCO_st_inst|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "width_a" = "12"
    Info (12134): Parameter "widthad_a" = "7"
    Info (12134): Parameter "numwords_a" = "128"
    Info (12134): Parameter "width_b" = "12"
    Info (12134): Parameter "widthad_b" = "7"
    Info (12134): Parameter "numwords_b" = "128"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK0"
    Info (12134): Parameter "indata_aclr_a" = "NONE"
    Info (12134): Parameter "wrcontrol_aclr_a" = "NONE"
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK0"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK0"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "init_file" = "NCO_sin_c.hex"
    Info (12134): Parameter "intended_device_family" = "CycloneII"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_d772.tdf
    Info (12023): Found entity 1: altsyncram_d772
Info (12128): Elaborating entity "altsyncram_d772" for hierarchy "NCO:NCO|NCO_st:NCO_st_inst|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_d772:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file nco-library/asj_nco_as_m_cen.v
    Info (12023): Found entity 1: asj_nco_as_m_cen
Info (12128): Elaborating entity "asj_nco_as_m_cen" for hierarchy "NCO:NCO|NCO_st:NCO_st_inst|asj_nco_as_m_cen:ux0122"
Info (12128): Elaborating entity "altsyncram" for hierarchy "NCO:NCO|NCO_st:NCO_st_inst|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0"
Info (12130): Elaborated megafunction instantiation "NCO:NCO|NCO_st:NCO_st_inst|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0"
Info (12133): Instantiated megafunction "NCO:NCO|NCO_st:NCO_st_inst|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0" with the following parameter:
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "width_a" = "12"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "init_file" = "NCO_sin_f.hex"
    Info (12134): Parameter "intended_device_family" = "CycloneII"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_cv81.tdf
    Info (12023): Found entity 1: altsyncram_cv81
Info (12128): Elaborating entity "altsyncram_cv81" for hierarchy "NCO:NCO|NCO_st:NCO_st_inst|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_cv81:auto_generated"
Info (12128): Elaborating entity "asj_nco_as_m_cen" for hierarchy "NCO:NCO|NCO_st:NCO_st_inst|asj_nco_as_m_cen:ux0123"
Info (12128): Elaborating entity "altsyncram" for hierarchy "NCO:NCO|NCO_st:NCO_st_inst|asj_nco_as_m_cen:ux0123|altsyncram:altsyncram_component0"
Info (12130): Elaborated megafunction instantiation "NCO:NCO|NCO_st:NCO_st_inst|asj_nco_as_m_cen:ux0123|altsyncram:altsyncram_component0"
Info (12133): Instantiated megafunction "NCO:NCO|NCO_st:NCO_st_inst|asj_nco_as_m_cen:ux0123|altsyncram:altsyncram_component0" with the following parameter:
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "width_a" = "12"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "init_file" = "NCO_cos_f.hex"
    Info (12134): Parameter "intended_device_family" = "CycloneII"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_7v81.tdf
    Info (12023): Found entity 1: altsyncram_7v81
Info (12128): Elaborating entity "altsyncram_7v81" for hierarchy "NCO:NCO|NCO_st:NCO_st_inst|asj_nco_as_m_cen:ux0123|altsyncram:altsyncram_component0|altsyncram_7v81:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file nco-library/mac_i_lpmd.v
    Info (12023): Found entity 1: mac_i_lpmd
Info (12128): Elaborating entity "mac_i_lpmd" for hierarchy "NCO:NCO|NCO_st:NCO_st_inst|mac_i_lpmd:m0"
Info (12021): Found 1 design units, including 1 entities, in source file nco-library/lmsd.v
    Info (12023): Found entity 1: lmsd
Info (12128): Elaborating entity "lmsd" for hierarchy "NCO:NCO|NCO_st:NCO_st_inst|mac_i_lpmd:m0|lmsd:m_0"
Info (12128): Elaborating entity "lpm_mult" for hierarchy "NCO:NCO|NCO_st:NCO_st_inst|mac_i_lpmd:m0|lmsd:m_0|lpm_mult:lpm_mult_component"
Info (12130): Elaborated megafunction instantiation "NCO:NCO|NCO_st:NCO_st_inst|mac_i_lpmd:m0|lmsd:m_0|lpm_mult:lpm_mult_component"
Info (12133): Instantiated megafunction "NCO:NCO|NCO_st:NCO_st_inst|mac_i_lpmd:m0|lmsd:m_0|lpm_mult:lpm_mult_component" with the following parameter:
    Info (12134): Parameter "lpm_widtha" = "12"
    Info (12134): Parameter "lpm_widthb" = "12"
    Info (12134): Parameter "lpm_widthp" = "24"
    Info (12134): Parameter "lpm_widths" = "24"
    Info (12134): Parameter "lpm_type" = "LPM_MULT"
    Info (12134): Parameter "lpm_representation" = "SIGNED"
    Info (12134): Parameter "lpm_hint" = "DEDICATED_MULTIPLIER_CIRCUITRY=YES,MAXIMIZE_SPEED=7"
    Info (12134): Parameter "lpm_pipeline" = "3"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_ohu.tdf
    Info (12023): Found entity 1: mult_ohu
Info (12128): Elaborating entity "mult_ohu" for hierarchy "NCO:NCO|NCO_st:NCO_st_inst|mac_i_lpmd:m0|lmsd:m_0|lpm_mult:lpm_mult_component|mult_ohu:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file nco-library/las.v
    Info (12023): Found entity 1: las
Info (12128): Elaborating entity "las" for hierarchy "NCO:NCO|NCO_st:NCO_st_inst|mac_i_lpmd:m0|las:a_0"
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "NCO:NCO|NCO_st:NCO_st_inst|mac_i_lpmd:m0|las:a_0|lpm_add_sub:lpm_add_sub_component"
Info (12130): Elaborated megafunction instantiation "NCO:NCO|NCO_st:NCO_st_inst|mac_i_lpmd:m0|las:a_0|lpm_add_sub:lpm_add_sub_component"
Info (12133): Instantiated megafunction "NCO:NCO|NCO_st:NCO_st_inst|mac_i_lpmd:m0|las:a_0|lpm_add_sub:lpm_add_sub_component" with the following parameter:
    Info (12134): Parameter "lpm_width" = "25"
    Info (12134): Parameter "lpm_direction" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "LPM_ADD_SUB"
    Info (12134): Parameter "lpm_hint" = "ONE_INPUT_IS_CONSTANT=NO"
    Info (12134): Parameter "lpm_pipeline" = "1"
    Info (12134): Parameter "lpm_representation" = "SIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_5vi.tdf
    Info (12023): Found entity 1: add_sub_5vi
Info (12128): Elaborating entity "add_sub_5vi" for hierarchy "NCO:NCO|NCO_st:NCO_st_inst|mac_i_lpmd:m0|las:a_0|lpm_add_sub:lpm_add_sub_component|add_sub_5vi:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file nco-library/asj_nco_derot.v
    Info (12023): Found entity 1: asj_nco_derot
Info (12128): Elaborating entity "asj_nco_derot" for hierarchy "NCO:NCO|NCO_st:NCO_st_inst|asj_nco_derot:ux0136"
Info (12021): Found 1 design units, including 1 entities, in source file nco-library/asj_nco_mob_w.v
    Info (12023): Found entity 1: asj_nco_mob_w
Info (12128): Elaborating entity "asj_nco_mob_w" for hierarchy "NCO:NCO|NCO_st:NCO_st_inst|asj_nco_mob_w:blk0"
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "NCO:NCO|NCO_st:NCO_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component"
Info (12130): Elaborated megafunction instantiation "NCO:NCO|NCO_st:NCO_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component"
Info (12133): Instantiated megafunction "NCO:NCO|NCO_st:NCO_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component" with the following parameter:
    Info (12134): Parameter "lpm_width" = "12"
    Info (12134): Parameter "lpm_direction" = "ADD"
    Info (12134): Parameter "lpm_type" = "LPM_ADD_SUB"
    Info (12134): Parameter "lpm_hint" = "ONE_INPUT_IS_CONSTANT=NO"
    Info (12134): Parameter "lpm_pipeline" = "1"
    Info (12134): Parameter "lpm_representation" = "SIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_86l.tdf
    Info (12023): Found entity 1: add_sub_86l
Info (12128): Elaborating entity "add_sub_86l" for hierarchy "NCO:NCO|NCO_st:NCO_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_86l:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file nco-library/asj_nco_isdr.v
    Info (12023): Found entity 1: asj_nco_isdr
Info (12128): Elaborating entity "asj_nco_isdr" for hierarchy "NCO:NCO|NCO_st:NCO_st_inst|asj_nco_isdr:ux710isdr"
Info (12128): Elaborating entity "lpm_counter" for hierarchy "NCO:NCO|NCO_st:NCO_st_inst|asj_nco_isdr:ux710isdr|lpm_counter:lpm_counter_component"
Info (12130): Elaborated megafunction instantiation "NCO:NCO|NCO_st:NCO_st_inst|asj_nco_isdr:ux710isdr|lpm_counter:lpm_counter_component"
Info (12133): Instantiated megafunction "NCO:NCO|NCO_st:NCO_st_inst|asj_nco_isdr:ux710isdr|lpm_counter:lpm_counter_component" with the following parameter:
    Info (12134): Parameter "lpm_width" = "4"
    Info (12134): Parameter "lpm_type" = "LPM_COUNTER"
    Info (12134): Parameter "lpm_direction" = "UP"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_fqi.tdf
    Info (12023): Found entity 1: cntr_fqi
Info (12128): Elaborating entity "cntr_fqi" for hierarchy "NCO:NCO|NCO_st:NCO_st_inst|asj_nco_isdr:ux710isdr|lpm_counter:lpm_counter_component|cntr_fqi:auto_generated"
Info (12128): Elaborating entity "binaryConverter" for hierarchy "binaryConverter:binaryConverter"
Info (12128): Elaborating entity "motorSpeed" for hierarchy "motorSpeed:motorSpeed"
Info (12128): Elaborating entity "gainLogic" for hierarchy "gainLogic:gainLogic"
Info (12128): Elaborating entity "DAC" for hierarchy "DAC:DAC"
Info (12128): Elaborating entity "PLL" for hierarchy "PLL:PLL"
Info (12128): Elaborating entity "altpll" for hierarchy "PLL:PLL|altpll:altpll_component"
Info (12130): Elaborated megafunction instantiation "PLL:PLL|altpll:altpll_component"
Info (12133): Instantiated megafunction "PLL:PLL|altpll:altpll_component" with the following parameter:
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "12"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone III"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=PLL"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "OFF"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/pll_altpll.v
    Info (12023): Found entity 1: PLL_altpll
Info (12128): Elaborating entity "PLL_altpll" for hierarchy "PLL:PLL|altpll:altpll_component|PLL_altpll:auto_generated"
Warning (12020): Port "datab" on the entity instantiation of "lpm_add_sub_component" is connected to a signal of width 32. The formal width of the signal in the module is 12.  The extra bits will be ignored.
Warning (12020): Port "data_in" on the entity instantiation of "blk0" is connected to a signal of width 25. The formal width of the signal in the module is 24.  The extra bits will be ignored.
Warning (12030): Port "pcc_d" on the entity instantiation of "ux0219" is connected to a signal of width 20. The formal width of the signal in the module is 21.  The extra bits will be left dangling without any fan-out logic.
Info (12206): 0 design partitions require synthesis
Info (12207): 1 design partition does not require synthesis
    Info (12229): Partition "Top" does not require synthesis because there were no relevant design changes
Warning (12241): 2 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (144001): Generated suppressed messages file C:/Users/Sergio/Downloads/EECS301/labbbb/output_files/Lab3.map.smsg
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 495 megabytes
    Info: Processing ended: Mon Nov 10 15:13:53 2014
    Info: Elapsed time: 00:00:10
    Info: Total CPU time (on all processors): 00:00:08


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/Sergio/Downloads/EECS301/labbbb/output_files/Lab3.map.smsg.


