// Seed: 1652422602
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  tri id_4;
  assign id_4 = -1;
endmodule
module module_1 #(
    parameter id_11 = 32'd28,
    parameter id_9  = 32'd82
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    _id_9,
    id_10,
    _id_11
);
  inout wire _id_11;
  inout wire id_10;
  module_0 modCall_1 (
      id_3,
      id_10,
      id_10
  );
  input wire _id_9;
  input wire id_8;
  input wire id_7;
  output wire id_6;
  nor primCall (id_10, id_4, id_1, id_5, id_7, id_8, id_2, id_3);
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  logic [-1 : id_9  ==  id_11] id_12;
  ;
  wire id_13;
endmodule
