/************************************************************************
 * WARNING: DO NOT EDIT THIS FILE.  THIS FILE WAS AUTOMATICALLY GENERATED
 * ANY CHANGES MADE TO THIS FILE WILL BE LOST
 *
 * File translated:      ../alpha-emulator/ifuncom2.as
 ************************************************************************/

  /* The most commonly used instructions, part 2. */
/* start DoPushInstanceVariable */

  /* Halfword 10 bit immediate instruction - DoPushInstanceVariable */

dopushinstancevariable:
  if (_trace) printf("dopushinstancevariable:\n");
  /* Actually only one entry point, but simulate others for dispatch */
#ifdef TRACING
#endif

DoPushInstanceVariableIM:
  if (_trace) printf("DoPushInstanceVariableIM:\n");

DoPushInstanceVariableSP:
  if (_trace) printf("DoPushInstanceVariableSP:\n");

DoPushInstanceVariableLP:
  if (_trace) printf("DoPushInstanceVariableLP:\n");

DoPushInstanceVariableFP:
  if (_trace) printf("DoPushInstanceVariableFP:\n");
  /* arg1 has operand preloaded. */
  arg1 = arg2;
  t11 = *(u64 *)&(processor->stackcachebasevma);
  /* Size of the stack cache (words) */
  t12 = *(s32 *)&processor->scovlimit;
  /* Locate Instance Variable Mapped */
  /* Map */
  arg2 = *(s32 *)(iFP + 16);
  arg5 = *(s32 *)(iFP + 20);
  arg2 = (u32)arg2;
  t2 = arg5 - Type_Array;
  /* Strip CDR code */
  t2 = t2 & 63;
  if (t2 != 0)
    goto ivbadmap;
  /* Memory Read Internal */

g4096:
  t7 = arg2 + ivory;
  arg6 = (t7 * 4);
  arg5 = LDQ_U(t7);
  /* Stack cache offset */
  t5 = arg2 - t11;
  t8 = *(u64 *)&(processor->header_mask);
  /* In range? */
  t6 = ((u64)t5 < (u64)t12) ? 1 : 0;
  arg6 = *(s32 *)arg6;
  arg5 = (u8)(arg5 >> ((t7&7)*8));
  if (t6 != 0)
    goto g4098;

g4097:
  t7 = zero + 64;
  t8 = t8 >> (arg5 & 63);
  t7 = t7 >> (arg5 & 63);
  if (t8 & 1)
    goto g4100;

g4105:
  arg6 = arg6 & Array_LengthMask;
  t3 = arg6 - arg1;
  /* J. if mapping-table-index-out-of-bounds */
  if ((s64)t3 <= 0)
    goto ivbadindex;
  arg2 = arg2 + arg1;
  arg2 = arg2 + 1;
  /* Memory Read Internal */

g4106:
  t7 = arg2 + ivory;
  arg6 = (t7 * 4);
  arg5 = LDQ_U(t7);
  /* Stack cache offset */
  t5 = arg2 - t11;
  t8 = *(u64 *)&(processor->dataread_mask);
  /* In range? */
  t6 = ((u64)t5 < (u64)t12) ? 1 : 0;
  arg6 = *(s32 *)arg6;
  arg5 = (u8)(arg5 >> ((t7&7)*8));
  if (t6 != 0)
    goto g4108;

g4107:
  t7 = zero + 240;
  t8 = t8 >> (arg5 & 63);
  t7 = t7 >> (arg5 & 63);
  arg6 = (u32)arg6;
  if (t8 & 1)
    goto g4110;

g4117:
  t1 = arg6;
  t4 = arg5 - Type_Fixnum;
  /* Strip CDR code */
  t4 = t4 & 63;
  if (t4 != 0)
    goto pushivexception;
  /* Self */
  arg2 = *(s32 *)(iFP + 24);
  t4 = *(s32 *)(iFP + 28);
  arg2 = (u32)arg2;
  t3 = t4 - Type_Instance;
  /* Strip CDR code, low bits */
  t3 = t3 & 60;
  if (t3 != 0)
    goto ivbadinst;
  /* Unshifted cdr code */
  t3 = t4 & 192;
  /* Check for CDR code 1 */
  t3 = t3 - 64;
  /* J. if CDR code is not 1 */
  if (t3 != 0)
    goto g4095;

g4094:
  if (_trace) printf("g4094:\n");
  arg2 = arg2 + t1;

g4093:
  if (_trace) printf("g4093:\n");
  /* Memory Read Internal */

g4118:
  t7 = arg2 + ivory;
  arg6 = (t7 * 4);
  arg5 = LDQ_U(t7);
  /* Stack cache offset */
  t5 = arg2 - t11;
  t8 = *(u64 *)&(processor->dataread_mask);
  /* In range? */
  t6 = ((u64)t5 < (u64)t12) ? 1 : 0;
  arg6 = *(s32 *)arg6;
  arg5 = (u8)(arg5 >> ((t7&7)*8));
  if (t6 != 0)
    goto g4120;

g4119:
  t7 = zero + 240;
  t8 = t8 >> (arg5 & 63);
  t7 = t7 >> (arg5 & 63);
  if (t8 & 1)
    goto g4122;

g4129:
  iPC = *(u64 *)&(((CACHELINEP)iCP)->nextpcdata);
  iCP = *(u64 *)&(((CACHELINEP)iCP)->nextcp);
  /* set CDR-NEXT */
  t7 = arg5 & 63;
  *(u32 *)(iSP + 8) = arg6;
  /* write the stack cache */
  *(u32 *)(iSP + 12) = t7;
  iSP = iSP + 8;
  goto cachevalid;

g4122:
  if (_trace) printf("g4122:\n");
  if ((t7 & 1) == 0)
    goto g4121;
  /* Do the indirect thing */
  arg2 = (u32)arg6;
  goto g4118;

g4121:
  if (_trace) printf("g4121:\n");

g4120:
  if (_trace) printf("g4120:\n");
  r0 = (u64)&&return0133;
  goto memoryreaddatadecode;
return0133:
  goto g4129;

g4110:
  if (_trace) printf("g4110:\n");
  if ((t7 & 1) == 0)
    goto g4109;
  /* Do the indirect thing */
  arg2 = (u32)arg6;
  goto g4106;

g4109:
  if (_trace) printf("g4109:\n");

g4108:
  if (_trace) printf("g4108:\n");
  r0 = (u64)&&return0134;
  goto memoryreaddatadecode;
return0134:
  goto g4117;

g4100:
  if (_trace) printf("g4100:\n");
  if ((t7 & 1) == 0)
    goto g4099;
  /* Do the indirect thing */
  arg2 = (u32)arg6;
  goto g4096;

g4099:
  if (_trace) printf("g4099:\n");

g4098:
  if (_trace) printf("g4098:\n");
  r0 = (u64)&&return0135;
  goto memoryreadheaderdecode;
return0135:
  goto g4105;

g4095:
  if (_trace) printf("g4095:\n");
  t3 = arg2;
  /* Memory Read Internal */

g4130:
  t7 = arg2 + ivory;
  arg6 = (t7 * 4);
  arg5 = LDQ_U(t7);
  /* Stack cache offset */
  t5 = arg2 - t11;
  t8 = *(u64 *)&(processor->header_mask);
  /* In range? */
  t6 = ((u64)t5 < (u64)t12) ? 1 : 0;
  arg6 = *(s32 *)arg6;
  arg5 = (u8)(arg5 >> ((t7&7)*8));
  if (t6 != 0)
    goto g4132;

g4131:
  t7 = zero + 64;
  t8 = t8 >> (arg5 & 63);
  t7 = t7 >> (arg5 & 63);
  arg6 = (u32)arg6;
  if (t8 & 1)
    goto g4134;

g4139:
  t3 = t3 - arg2;
  if (t3 != 0)
    goto g4094;
  /* TagType. */
  t4 = t4 & 63;
  /* Set CDR code to 1 */
  t4 = t4 | 64;
  /* Update self */
  *(u32 *)(iFP + 24) = arg2;
  /* write the stack cache */
  *(u32 *)(iFP + 28) = t4;
  goto g4094;

g4134:
  if (_trace) printf("g4134:\n");
  if ((t7 & 1) == 0)
    goto g4133;
  /* Do the indirect thing */
  arg2 = (u32)arg6;
  goto g4130;

g4133:
  if (_trace) printf("g4133:\n");

g4132:
  if (_trace) printf("g4132:\n");
  r0 = (u64)&&return0136;
  goto memoryreadheaderdecode;
return0136:
  goto g4139;

/* end DoPushInstanceVariable */
  /* End of Halfword operand from stack instruction - DoPushInstanceVariable */
/* start DoAdd */

  /* Halfword operand from stack instruction - DoAdd */
  /* arg2 has the preloaded 8 bit operand. */

doadd:
  if (_trace) printf("doadd:\n");
#ifdef TRACING
#endif

DoAddSP:
  if (_trace) printf("DoAddSP:\n");
  /* Assume SP mode */
  arg1 = arg5;
  if (arg2 != 0)
    goto begindoadd;
  /* SP-pop, Reload TOS */
  arg6 = *(u64 *)arg4;
  /* SP-pop mode */
  arg1 = iSP;
  /* Adjust SP */
  iSP = arg4;
#ifdef TRACING
  goto begindoadd;
#endif

DoAddLP:
  if (_trace) printf("DoAddLP:\n");
#ifdef TRACING
  goto begindoadd;
#endif

DoAddFP:
  if (_trace) printf("DoAddFP:\n");

begindoadd:
  if (_trace) printf("begindoadd:\n");
  /* arg1 has the operand address. */
  /* Compute operand address */
  arg1 = (arg2 * 8) + arg1;
  LDS(1, f1, *(u32 *)iSP );
  /* ARG1 tag */
  t1 = (u32)(arg6 >> ((4&7)*8));
  /* ARG2 tag */
  t3 = *(s32 *)(arg1 + 4);
  /* ARG1 data */
  t2 = (s32)arg6;
  /* ARG2 data */
  t4 = *(s32 *)arg1;
  LDS(2, f2, *(u32 *)arg1 );
  /* NIL */
  /* Strip off any CDR code bits. */
  t9 = t1 & 63;
  /* Strip off any CDR code bits. */
  t11 = t3 & 63;
  t10 = (t9 == Type_Fixnum) ? 1 : 0;

g4179:
  if (_trace) printf("g4179:\n");
  if (t10 == 0)
    goto g4150;
  /* Here if argument TypeFixnum */
  t12 = (t11 == Type_Fixnum) ? 1 : 0;

g4156:
  if (_trace) printf("g4156:\n");
  if (t12 == 0)
    goto g4152;
  /* Here if argument TypeFixnum */
  t6 = *(u64 *)&(((CACHELINEP)iCP)->nextpcdata);
  /* compute 64-bit result */
  t5 = (u64)((s32)t2 + (s64)(s32)t4); /* addl/v */
  if (t5 >> 32)
    exception();
  t7 = *(u64 *)&(((CACHELINEP)iCP)->nextcp);
  /* Force the trap to occur here */
  /* trapb force the trap to occur here */
  /* Semi-cheat, we know temp2 has CDRNext/TypeFixnum */
  *(u32 *)(iSP + 4) = t9;
  iPC = t6;
  *(u32 *)iSP = t5;
  iCP = t7;
  goto cachevalid;

g4152:
  if (_trace) printf("g4152:\n");
  t12 = (t11 == Type_SingleFloat) ? 1 : 0;

g4157:
  if (_trace) printf("g4157:\n");
  if (t12 == 0)
    goto g4153;
  /* Here if argument TypeSingleFloat */
  CVTLQ(1, f1, f31, 1, f1);
  CVTQT(1, f1, f31, 1, f1);
  goto g4140;

g4153:
  if (_trace) printf("g4153:\n");
  t12 = (t11 == Type_DoubleFloat) ? 1 : 0;

g4158:
  if (_trace) printf("g4158:\n");
  if (t12 == 0)
    goto g4147;
  /* Here if argument TypeDoubleFloat */
  CVTLQ(1, f1, f31, 1, f1);
  CVTQT(1, f1, f31, 1, f1);
  goto g4143;

g4151:
  if (_trace) printf("g4151:\n");

g4150:
  if (_trace) printf("g4150:\n");
  t10 = (t9 == Type_SingleFloat) ? 1 : 0;

g4180:
  if (_trace) printf("g4180:\n");
  if (t10 == 0)
    goto g4159;
  /* Here if argument TypeSingleFloat */
  t12 = (t11 == Type_SingleFloat) ? 1 : 0;

g4165:
  if (_trace) printf("g4165:\n");
  if (t12 == 0)
    goto g4161;
  /* Here if argument TypeSingleFloat */

g4140:
  if (_trace) printf("g4140:\n");
  ADDS(0, f0, 1, f1, 2, f2); /* adds */
  /* Force the trap to occur here */
  /* trapb force the trap to occur here */
  iPC = *(u64 *)&(((CACHELINEP)iCP)->nextpcdata);
  iCP = *(u64 *)&(((CACHELINEP)iCP)->nextcp);
  t8 = Type_SingleFloat;
  /* write the stack cache */
  *(u32 *)(iSP + 4) = t8;
  STS( (u32 *)iSP, 0, f0 );
  goto cachevalid;

g4161:
  if (_trace) printf("g4161:\n");
  t12 = (t11 == Type_Fixnum) ? 1 : 0;

g4166:
  if (_trace) printf("g4166:\n");
  if (t12 == 0)
    goto g4162;
  /* Here if argument TypeFixnum */
  CVTLQ(2, f2, f31, 2, f2);
  CVTQT(2, f2, f31, 2, f2);
  goto g4140;

g4162:
  if (_trace) printf("g4162:\n");
  t12 = (t11 == Type_DoubleFloat) ? 1 : 0;

g4167:
  if (_trace) printf("g4167:\n");
  if (t12 == 0)
    goto g4147;
  /* Here if argument TypeDoubleFloat */

g4143:
  if (_trace) printf("g4143:\n");
  t11 = *(u64 *)&(processor->stackcachebasevma);
  /* Size of the stack cache (words) */
  t12 = *(s32 *)&processor->scovlimit;
  goto g4144;

g4160:
  if (_trace) printf("g4160:\n");

g4159:
  if (_trace) printf("g4159:\n");
  t10 = (t9 == Type_DoubleFloat) ? 1 : 0;

g4181:
  if (_trace) printf("g4181:\n");
  if (t10 == 0)
    goto g4168;
  /* Here if argument TypeDoubleFloat */
  t12 = (t11 == Type_DoubleFloat) ? 1 : 0;

g4174:
  if (_trace) printf("g4174:\n");
  if (t12 == 0)
    goto g4170;
  /* Here if argument TypeDoubleFloat */
  t11 = *(u64 *)&(processor->stackcachebasevma);
  /* Size of the stack cache (words) */
  t12 = *(s32 *)&processor->scovlimit;
  arg2 = (u32)t2;
  r0 = (u64)&&return0137;
  goto fetchdoublefloat;
return0137:
  LDT(1, f1, processor->fp0);

g4144:
  if (_trace) printf("g4144:\n");
  arg2 = (u32)t4;
  r0 = (u64)&&return0138;
  goto fetchdoublefloat;
return0138:
  LDT(2, f2, processor->fp0);

g4141:
  if (_trace) printf("g4141:\n");
  ADDT(0, f0, 1, f1, 2, f2); /* addt */
  STT( (u64 *)&processor->fp0, 0, f0 );
  r0 = (u64)&&return0139;
  goto consdoublefloat;
return0139:
  iPC = *(u64 *)&(((CACHELINEP)iCP)->nextpcdata);
  iCP = *(u64 *)&(((CACHELINEP)iCP)->nextcp);
  t8 = Type_DoubleFloat;
  *(u32 *)iSP = arg2;
  /* write the stack cache */
  *(u32 *)(iSP + 4) = t8;
  goto cachevalid;

g4170:
  if (_trace) printf("g4170:\n");
  t12 = (t11 == Type_SingleFloat) ? 1 : 0;

g4175:
  if (_trace) printf("g4175:\n");
  if (t12 == 0)
    goto g4171;
  /* Here if argument TypeSingleFloat */

g4142:
  if (_trace) printf("g4142:\n");
  t11 = *(u64 *)&(processor->stackcachebasevma);
  /* Size of the stack cache (words) */
  t12 = *(s32 *)&processor->scovlimit;
  arg2 = (u32)t2;
  r0 = (u64)&&return0140;
  goto fetchdoublefloat;
return0140:
  LDT(1, f1, processor->fp0);
  goto g4141;

g4171:
  if (_trace) printf("g4171:\n");
  t12 = (t11 == Type_Fixnum) ? 1 : 0;

g4176:
  if (_trace) printf("g4176:\n");
  if (t12 == 0)
    goto g4147;
  /* Here if argument TypeFixnum */
  CVTLQ(2, f2, f31, 2, f2);
  CVTQT(2, f2, f31, 2, f2);
  goto g4142;

g4169:
  if (_trace) printf("g4169:\n");

g4168:
  if (_trace) printf("g4168:\n");
  /* Here for all other cases */

g4146:
  if (_trace) printf("g4146:\n");

doaddovfl:
  if (_trace) printf("doaddovfl:\n");
  /* arg6 = tag to dispatch on */
  arg6 = t1;
  /* arg3 = stackp */
  arg3 = 0;
  /* arg1 = instruction arity */
  arg1 = 2;
  /* arg4 = arithmeticp */
  arg4 = 1;
  goto numericexception;
  goto g4148;

g4147:
  if (_trace) printf("g4147:\n");
  t1 = t3;
  goto doaddovfl;

g4148:
  if (_trace) printf("g4148:\n");

g4149:
  if (_trace) printf("g4149:\n");
#ifdef TRACING
  goto DoAddIM;
#endif

DoAddIM:
  if (_trace) printf("DoAddIM:\n");
  t1 = (u32)(arg6 >> ((4&7)*8));
  /* get ARG1 tag/data */
  t2 = (s32)arg6;
  /* Strip off any CDR code bits. */
  t11 = t1 & 63;
  t12 = (t11 == Type_Fixnum) ? 1 : 0;

g4186:
  if (_trace) printf("g4186:\n");
  if (t12 == 0)
    goto g4183;
  /* Here if argument TypeFixnum */
  /* compute 64-bit result */
  t3 = t2 + arg2;
  t4 = *(u64 *)&(((CACHELINEP)iCP)->nextpcdata);
  /* compute 32-bit sign-extended result */
  t10 = (s32)t3;
  t5 = *(u64 *)&(((CACHELINEP)iCP)->nextcp);
  /* is it the same as the 64-bit result? */
  t10 = (t3 == t10) ? 1 : 0;
  /* if not, we overflowed */
  if (t10 == 0)
    goto doaddovfl;
  /* Semi-cheat, we know temp2 has CDRNext/TypeFixnum */
  *(u32 *)(iSP + 4) = t11;
  iPC = t4;
  *(u32 *)iSP = t3;
  iCP = t5;
  goto cachevalid;

g4183:
  if (_trace) printf("g4183:\n");
  /* Here for all other cases */
  *(u32 *)&processor->immediate_arg = arg2;
  arg1 = (u64)&processor->immediate_arg;
  arg2 = zero;
  goto begindoadd;

g4182:
  if (_trace) printf("g4182:\n");

/* end DoAdd */
  /* End of Halfword operand from stack instruction - DoAdd */
/* start DoBlock3Write */

  /* Halfword operand from stack instruction - DoBlock3Write */

doblock3write:
  if (_trace) printf("doblock3write:\n");
  /* arg2 has the preloaded 8 bit operand. */
#ifdef TRACING
#endif

DoBlock3WriteIM:
  if (_trace) printf("DoBlock3WriteIM:\n");
  /* This sequence only sucks a moderate amount */
  /* sign extend the byte argument. */
  arg2 = arg2 << 56;

g4187:
  if (_trace) printf("g4187:\n");
  /* Rest of sign extension */
  arg2 = (s64)arg2 >> 56;
  *(u32 *)&processor->immediate_arg = arg2;
  arg1 = *(u64 *)&(processor->immediate_arg);
  goto begindoblock3write;
#ifdef TRACING
#endif

DoBlock3WriteSP:
  if (_trace) printf("DoBlock3WriteSP:\n");
  /* Assume SP mode */
  arg1 = arg5;
  /* SP-pop mode */
  if (arg2 == 0)
    arg1 = iSP;
  /* Adjust SP if SP-pop mode */
  if (arg2 == 0)
    iSP = arg4;
#ifdef TRACING
  goto headdoblock3write;
#endif

DoBlock3WriteLP:
  if (_trace) printf("DoBlock3WriteLP:\n");
#ifdef TRACING
  goto headdoblock3write;
#endif

DoBlock3WriteFP:
  if (_trace) printf("DoBlock3WriteFP:\n");

headdoblock3write:
  if (_trace) printf("headdoblock3write:\n");
  /* Compute operand address */
  arg1 = (arg2 * 8) + arg1;
  /* Get the operand */
  arg1 = *(u64 *)arg1;

begindoblock3write:
  if (_trace) printf("begindoblock3write:\n");
  /* arg1 has the operand, sign extended if immediate. */
  arg3 = *(s32 *)&processor->bar3;
  arg2 = (u64)&processor->bar3;
  goto blockwrite;

/* end DoBlock3Write */
  /* End of Halfword operand from stack instruction - DoBlock3Write */
/* start DoAset1 */

  /* Halfword operand from stack instruction - DoAset1 */
  /* arg2 has the preloaded 8 bit operand. */

doaset1:
  if (_trace) printf("doaset1:\n");
#ifdef TRACING
#endif

DoAset1SP:
  if (_trace) printf("DoAset1SP:\n");
  /* Assume SP mode */
  arg1 = arg5;
  /* SP-pop mode */
  if (arg2 == 0)
    arg1 = iSP;
  /* Adjust SP if SP-pop mode */
  if (arg2 == 0)
    iSP = arg4;
#ifdef TRACING
  goto headdoaset1;
#endif

DoAset1LP:
  if (_trace) printf("DoAset1LP:\n");
#ifdef TRACING
  goto headdoaset1;
#endif

DoAset1FP:
  if (_trace) printf("DoAset1FP:\n");

headdoaset1:
  if (_trace) printf("headdoaset1:\n");
  /* Compute operand address */
  arg1 = (arg2 * 8) + arg1;
  /* Get the operand */
  arg1 = *(u64 *)arg1;

begindoaset1:
  if (_trace) printf("begindoaset1:\n");
  /* arg1 has the operand, not sign extended if immediate. */
  /* Get the array tag/data */
  arg4 = *(s32 *)iSP;
  /* Get the array tag/data */
  arg3 = *(s32 *)(iSP + 4);
  /* Pop Stack. */
  iSP = iSP - 8;
  arg4 = (u32)arg4;
  /* Get the new value tag/data */
  t6 = *(s32 *)iSP;
  /* Get the new value tag/data */
  t5 = *(s32 *)(iSP + 4);
  /* Pop Stack. */
  iSP = iSP - 8;
  t6 = (u32)t6;
  /* (sign-extended, for fast bounds check) Index Data */
  arg2 = (s32)arg1 + (s32)0;
  t8 = zero + AutoArrayRegMask;
  t8 = arg4 & t8;
  /* Index Tag */
  arg1 = arg1 >> 32;
  t7 = (u64)&processor->ac0array;
  /* This is the address if the array register block. */
  t7 = t7 + t8;
  t1 = arg1 - Type_Fixnum;
  /* Strip CDR code */
  t1 = t1 & 63;
  if (t1 != 0)
    goto aset1illegal;

aset1merge:
  if (_trace) printf("aset1merge:\n");
  if (arg4 == 0)
    goto aset1regset;
  /* Cached array object. */
  t8 = *(u64 *)&(((ARRAYCACHEP)t7)->array);
  t1 = arg3 - Type_Array;
  /* Strip CDR code, low bits */
  t1 = t1 & 62;
  if (t1 != 0)
    goto reallyaset1exc;
  /* t8==1 iff cached array is ours. */
  t8 = (arg4 == t8) ? 1 : 0;
  /* Go and setup the array register. */
  if (t8 == 0)
    goto aset1regset;
#ifdef SLOWARRAYS
  goto aset1regset;
#endif
  arg6 = *(u64 *)&(((ARRAYCACHEP)t7)->arword);
  /* high order bits all zero */
  t9 = *(u64 *)&(((ARRAYCACHEP)t7)->locat);
  /* high order bits all zero */
  t3 = *(u64 *)&(((ARRAYCACHEP)t7)->length);
  t11 = arg6 << 42;
  t4 = *(u64 *)&(processor->areventcount);
  t11 = t11 >> 42;
  t2 = ((u64)arg2 < (u64)t3) ? 1 : 0;
  t12 = t4 - t11;
  /* J. if event count ticked. */
  if (t12 != 0)
    goto aset1regset;
  if (t2 == 0)
    goto aset1bounds;
  arg5 = arg6 >> (Array_RegisterBytePackingPos & 63);
  t8 = arg6 >> (Array_RegisterElementTypePos & 63);
  arg4 = arg6 >> (Array_RegisterByteOffsetPos & 63);
  arg5 = arg5 & Array_RegisterBytePackingMask;
  arg4 = arg4 & Array_RegisterByteOffsetMask;
  arg6 = t8 & Array_RegisterElementTypeMask;

aset1restart:
  if (_trace) printf("aset1restart:\n");
  /* Element checking and foreplay. */
  /* TagType. */
  t1 = t5 & 63;
  t8 = (arg6 == Array_ElementTypeCharacter) ? 1 : 0;

g4198:
  if (_trace) printf("g4198:\n");
  if (t8 == 0)
    goto g4194;
  /* Here if argument ArrayElementTypeCharacter */
  t2 = t1 - Type_Character;
  if (t2 == 0)
    goto g4189;
  arg5 = 0;
  arg2 = 29;
  goto illegaloperand;

g4189:
  if (_trace) printf("g4189:\n");
  /* Certainly will fit if not packed! */
  if (arg5 == 0)
    goto g4188;
  t2 = 32;
  /* Compute size of byte */
  t2 = t2 >> (arg5 & 63);
  t1 = ~zero;
  t1 = t1 << (t2 & 63);
  /* Compute mask for byte */
  t1 = ~t1;
  t1 = t6 & t1;
  t1 = t6 - t1;
  /* J. if character fits. */
  if (t1 == 0)
    goto g4188;
  arg5 = 0;
  arg2 = 62;
  goto illegaloperand;

g4194:
  if (_trace) printf("g4194:\n");
  t8 = (arg6 == Array_ElementTypeFixnum) ? 1 : 0;

g4199:
  if (_trace) printf("g4199:\n");
  if (t8 == 0)
    goto g4195;
  /* Here if argument ArrayElementTypeFixnum */
  t2 = t1 - Type_Fixnum;
  if (t2 == 0)
    goto g4188;
  arg5 = 0;
  arg2 = 33;
  goto illegaloperand;

g4195:
  if (_trace) printf("g4195:\n");
  t8 = (arg6 == Array_ElementTypeBoolean) ? 1 : 0;

g4200:
  if (_trace) printf("g4200:\n");
  if (t8 == 0)
    goto g4193;
  /* Here if argument ArrayElementTypeBoolean */
  t6 = 1;
  t1 = t1 - Type_NIL;
  /* J. if True */
  if (t1 != 0)
    goto g4188;
  t6 = zero;
  goto g4188;

g4193:
  if (_trace) printf("g4193:\n");
  /* Shove it in. */

g4188:
  if (_trace) printf("g4188:\n");
  /* J. if packed */
  if (arg5 != 0)
    goto g4190;
  t1 = arg6 - Array_ElementTypeObject;
  if (t1 != 0)
    goto g4190;
  /* Here for the simple non packed case */
  t1 = t9 + arg2;
  /* Memory Read Internal */

g4201:
  /* Base of stack cache */
  t4 = *(u64 *)&(processor->stackcachebasevma);
  t8 = t1 + ivory;
  t7 = *(s32 *)&processor->scovlimit;
  t3 = (t8 * 4);
  t2 = LDQ_U(t8);
  /* Stack cache offset */
  t4 = t1 - t4;
  arg1 = *(u64 *)&(processor->datawrite_mask);
  /* In range? */
  t7 = ((u64)t4 < (u64)t7) ? 1 : 0;
  t3 = *(s32 *)t3;
  t2 = (u8)(t2 >> ((t8&7)*8));
  if (t7 != 0)
    goto g4203;

g4202:
  t8 = zero + 240;
  arg1 = arg1 >> (t2 & 63);
  t8 = t8 >> (t2 & 63);
  if (arg1 & 1)
    goto g4205;

g4211:
  /* Merge cdr-code */
  t3 = t5 & 63;
  t2 = t2 & 192;
  t2 = t2 | t3;
  t7 = *(u64 *)&(processor->stackcachebasevma);
  t4 = t1 + ivory;
  arg1 = *(s32 *)&processor->scovlimit;
  t3 = (t4 * 4);
  t8 = LDQ_U(t4);
  /* Stack cache offset */
  t7 = t1 - t7;
  /* In range? */
  arg1 = ((u64)t7 < (u64)arg1) ? 1 : 0;
  t7 = (t2 & 0xff) << ((t4&7)*8);
  t8 = t8 & ~(0xffL << (t4&7)*8);

g4213:
  if (_trace) printf("g4213:\n");
  t8 = t8 | t7;
  STQ_U(t4, t8);
  *(u32 *)t3 = t6;
  /* J. if in cache */
  if (arg1 != 0)
    goto g4212;
  goto NEXTINSTRUCTION;
  goto NEXTINSTRUCTION;
  /* Here for the slow packed version */

g4190:
  if (_trace) printf("g4190:\n");
  arg2 = arg4 + arg2;
  /* Convert byte index to word index */
  t1 = arg2 >> (arg5 & 63);
  /* Address of word containing byte */
  t1 = t1 + t9;
  /* Memory Read Internal */

g4214:
  /* Base of stack cache */
  t2 = *(u64 *)&(processor->stackcachebasevma);
  t4 = t1 + ivory;
  t3 = *(s32 *)&processor->scovlimit;
  t9 = (t4 * 4);
  arg3 = LDQ_U(t4);
  /* Stack cache offset */
  t2 = t1 - t2;
  t7 = *(u64 *)&(processor->dataread_mask);
  /* In range? */
  t3 = ((u64)t2 < (u64)t3) ? 1 : 0;
  t9 = *(s32 *)t9;
  arg3 = (u8)(arg3 >> ((t4&7)*8));
  if (t3 != 0)
    goto g4216;

g4215:
  t4 = zero + 240;
  t7 = t7 >> (arg3 & 63);
  t4 = t4 >> (arg3 & 63);
  t9 = (u32)t9;
  if (t7 & 1)
    goto g4218;

g4225:
  /* Check fixnum element type */
  /* TagType. */
  t2 = arg3 & 63;
  t2 = t2 - Type_Fixnum;
  /* J. if element type not fixnum. */
  if (t2 != 0)
    goto g4191;
  /* J. if unpacked fixnum element type. */
  if (arg5 == 0)
    goto g4192;
  t8 = ~zero;
  t8 = t8 << (arg5 & 63);
  t2 = zero - arg5;
  /* Compute subword index */
  t8 = arg2 & ~t8;
  t2 = t2 + 5;
  /* Compute shift to get byte */
  t2 = t8 << (t2 & 63);
  t8 = 32;
  /* Compute size of byte */
  t8 = t8 >> (arg5 & 63);
  t3 = ~zero;
  t3 = t3 << (t8 & 63);
  /* Compute mask for byte */
  t4 = ~t3;
  /* inserting into the low byte is easy */
  if (t2 == 0)
    goto g4226;
  /* Inserting the byte into any byte other than the low byte */
  t7 = 64;
  /* = the left shift rotate amount */
  t8 = t7 - t2;
  /* shift selected byte into low end of word. */
  t7 = t9 >> (t2 & 63);
  /* rotate low bits into high end of word. */
  t9 = t9 << (t8 & 63);
  /* Remove unwanted bits */
  t7 = t3 & t7;
  /* rotate low bits back into place. */
  t9 = t9 >> (t8 & 63);
  /* Strip any extra bits from element */
  t8 = t6 & t4;
  /* Insert new bits. */
  t7 = t8 | t7;
  /* reposition bits */
  t7 = t7 << (t2 & 63);
  /* Replace low order bits */
  t9 = t9 | t7;
  goto g4227;

g4226:
  if (_trace) printf("g4226:\n");
  /* Inserting the byte into the low byte */
  /* Remove the old low byte */
  t9 = t9 & t3;
  /* Remove unwanted bits from the new byte */
  t8 = t6 & t4;
  /* Insert the new byte in place of the old byte */
  t9 = t9 | t8;

g4227:
  if (_trace) printf("g4227:\n");
  t6 = t9;

g4192:
  if (_trace) printf("g4192:\n");
  t3 = *(u64 *)&(processor->stackcachebasevma);
  t2 = t1 + ivory;
  t8 = *(s32 *)&processor->scovlimit;
  t7 = (t2 * 4);
  t4 = LDQ_U(t2);
  /* Stack cache offset */
  t3 = t1 - t3;
  /* In range? */
  t8 = ((u64)t3 < (u64)t8) ? 1 : 0;
  t3 = (arg3 & 0xff) << ((t2&7)*8);
  t4 = t4 & ~(0xffL << (t2&7)*8);

g4229:
  if (_trace) printf("g4229:\n");
  t4 = t4 | t3;
  STQ_U(t2, t4);
  *(u32 *)t7 = t6;
  /* J. if in cache */
  if (t8 != 0)
    goto g4228;
  goto NEXTINSTRUCTION;
  goto NEXTINSTRUCTION;

g4191:
  if (_trace) printf("g4191:\n");
  arg5 = t1;
  arg2 = 25;
  goto illegaloperand;
#ifdef TRACING
  goto DoAset1IM;
#endif

DoAset1IM:
  if (_trace) printf("DoAset1IM:\n");
  t8 = zero + AutoArrayRegMask;
  /* Get the array tag/data */
  arg4 = *(s32 *)iSP;
  /* Get the array tag/data */
  arg3 = *(s32 *)(iSP + 4);
  /* Pop Stack. */
  iSP = iSP - 8;
  arg4 = (u32)arg4;
  t7 = (u64)&processor->ac0array;
  t8 = arg4 & t8;
  /* This is the address of the array register block. */
  t7 = t7 + t8;
  /* Get the new value tag/data */
  t6 = *(s32 *)iSP;
  /* Get the new value tag/data */
  t5 = *(s32 *)(iSP + 4);
  /* Pop Stack. */
  iSP = iSP - 8;
  t6 = (u32)t6;
  goto aset1merge;

g4228:
  if (_trace) printf("g4228:\n");
  t3 = *(u64 *)&(processor->stackcachebasevma);

g4230:
  if (_trace) printf("g4230:\n");
  t2 = *(u64 *)&(processor->stackcachedata);
  /* Stack cache offset */
  t3 = t1 - t3;
  /* reconstruct SCA */
  t2 = (t3 * 8) + t2;
  /* Store in stack */
  *(u32 *)t2 = t6;
  /* write the stack cache */
  *(u32 *)(t2 + 4) = arg3;
  goto NEXTINSTRUCTION;

g4216:
  if (_trace) printf("g4216:\n");
  t3 = *(u64 *)&(processor->stackcachedata);
  /* reconstruct SCA */
  t2 = (t2 * 8) + t3;
  t9 = *(s32 *)t2;
  /* Read from stack cache */
  arg3 = *(s32 *)(t2 + 4);
  goto g4215;

g4218:
  if (_trace) printf("g4218:\n");
  if ((t4 & 1) == 0)
    goto g4217;
  /* Do the indirect thing */
  t1 = (u32)t9;
  goto g4214;

g4217:
  if (_trace) printf("g4217:\n");
  /* Load the memory action table for cycle */
  t7 = *(u64 *)&(processor->dataread);
  /* TagType. */
  /* Discard the CDR code */
  t4 = arg3 & 63;
  /* stash the VMA for the (likely) trap */
  *(u64 *)&processor->vma = t1;
  /* Adjust for a longword load */
  t4 = (t4 * 4) + t7;
  /* Get the memory action */
  t7 = *(s32 *)t4;

g4222:
  if (_trace) printf("g4222:\n");
  t4 = t7 & MemoryActionTransform;
  if (t4 == 0)
    goto g4221;
  arg3 = arg3 & ~63L;
  arg3 = arg3 | Type_ExternalValueCellPointer;
  goto g4225;
#ifndef MINIMA

g4221:
#endif
#ifdef MINIMA

g4221:
  if (_trace) printf("g4221:\n");
  t4 = t7 & MemoryActionBinding;
  t3 = *(u64 *)&(processor->dbcmask);
  if (t4 == 0)
    goto g4220;
  t2 = t1 << 1;
  t4 = *(u64 *)&(processor->dbcbase);
  /* Hash index */
  t2 = t2 & t3;
  t3 = 1;
  t3 = t3 << (ivorymemorydata & 63);
  t2 = (s32)t2 + (s32)t4;
  /* Clear sign-extension */
  t2 = (u32)t2;
  t3 = (t2 * 4) + t3;
  /* Fetch the key */
  t2 = *(s32 *)t3;
  /* Fetch value */
  t9 = *(s32 *)(t3 + 4);
  /* Compare */
  t4 = (s32)t1 - (s32)t2;
  /* Trap on miss */
  if (t4 != 0)
    goto g4224;
  /* Extract the pointer, and indirect */
  t1 = (u32)t9;
  goto g4214;

g4224:
  if (_trace) printf("g4224:\n");
  goto dbcachemisstrap;
#endif

g4220:
  /* Perform memory action */
  arg1 = t7;
  arg2 = 0;
  goto performmemoryaction;

g4212:
  if (_trace) printf("g4212:\n");
  t7 = *(u64 *)&(processor->stackcachebasevma);

g4231:
  if (_trace) printf("g4231:\n");
  t4 = *(u64 *)&(processor->stackcachedata);
  /* Stack cache offset */
  t7 = t1 - t7;
  /* reconstruct SCA */
  t4 = (t7 * 8) + t4;
  /* Store in stack */
  *(u32 *)t4 = t6;
  /* write the stack cache */
  *(u32 *)(t4 + 4) = t2;
  goto NEXTINSTRUCTION;

g4203:
  if (_trace) printf("g4203:\n");
  t7 = *(u64 *)&(processor->stackcachedata);
  /* reconstruct SCA */
  t4 = (t4 * 8) + t7;
  t3 = *(s32 *)t4;
  /* Read from stack cache */
  t2 = *(s32 *)(t4 + 4);
  goto g4202;

g4205:
  if (_trace) printf("g4205:\n");
  if ((t8 & 1) == 0)
    goto g4204;
  /* Do the indirect thing */
  t1 = (u32)t3;
  goto g4201;

g4204:
  if (_trace) printf("g4204:\n");
  /* Load the memory action table for cycle */
  arg1 = *(u64 *)&(processor->datawrite);
  /* TagType. */
  /* Discard the CDR code */
  t8 = t2 & 63;
  /* stash the VMA for the (likely) trap */
  *(u64 *)&processor->vma = t1;
  /* Adjust for a longword load */
  t8 = (t8 * 4) + arg1;
  /* Get the memory action */
  arg1 = *(s32 *)t8;
#ifndef MINIMA

g4208:
#endif
#ifdef MINIMA

g4208:
  if (_trace) printf("g4208:\n");
  t8 = arg1 & MemoryActionBinding;
  t7 = *(u64 *)&(processor->dbcmask);
  if (t8 == 0)
    goto g4207;
  t4 = t1 << 1;
  t8 = *(u64 *)&(processor->dbcbase);
  /* Hash index */
  t4 = t4 & t7;
  t7 = 1;
  t7 = t7 << (ivorymemorydata & 63);
  t4 = (s32)t4 + (s32)t8;
  /* Clear sign-extension */
  t4 = (u32)t4;
  t7 = (t4 * 4) + t7;
  /* Fetch the key */
  t4 = *(s32 *)t7;
  /* Fetch value */
  t3 = *(s32 *)(t7 + 4);
  /* Compare */
  t8 = (s32)t1 - (s32)t4;
  /* Trap on miss */
  if (t8 != 0)
    goto g4210;
  /* Extract the pointer, and indirect */
  t1 = (u32)t3;
  goto g4201;

g4210:
  if (_trace) printf("g4210:\n");
  goto dbcachemisstrap;
#endif

g4207:
  /* Perform memory action */
  arg1 = arg1;
  arg2 = 1;
  goto performmemoryaction;

/* end DoAset1 */
  /* End of Halfword operand from stack instruction - DoAset1 */
/* start DoFastAref1 */

  /* Halfword operand from stack instruction - DoFastAref1 */
  /* arg2 has the preloaded 8 bit operand. */

dofastaref1:
  if (_trace) printf("dofastaref1:\n");
#ifdef TRACING
#endif

DoFastAref1SP:
  if (_trace) printf("DoFastAref1SP:\n");
  /* Assume SP mode */
  arg1 = arg5;
  if (arg2 != 0)
    goto begindofastaref1;
  /* SP-pop, Reload TOS */
  arg6 = *(u64 *)arg4;
  /* SP-pop mode */
  arg1 = iSP;
  /* Adjust SP */
  iSP = arg4;
#ifdef TRACING
  goto begindofastaref1;
#endif

DoFastAref1LP:
  if (_trace) printf("DoFastAref1LP:\n");
#ifdef TRACING
  goto begindofastaref1;
#endif

DoFastAref1FP:
  if (_trace) printf("DoFastAref1FP:\n");

begindofastaref1:
  if (_trace) printf("begindofastaref1:\n");
  /* arg1 has the operand address. */
  /* Compute operand address */
  arg1 = (arg2 * 8) + arg1;
  arg3 = (u32)(arg6 >> ((4&7)*8));
  arg4 = (s32)arg6;
  t1 = arg3 - Type_Fixnum;
  /* Strip CDR code */
  t1 = t1 & 63;
  if (t1 != 0)
    goto fastaref1iop;

fastaref1retry:
  if (_trace) printf("fastaref1retry:\n");
  arg6 = *(s32 *)arg1;
  t9 = *(s32 *)(arg1 + 8);
  t3 = *(s32 *)(arg1 + 16);
  arg6 = (u32)arg6;
  t9 = (u32)t9;
  t5 = arg6 << 42;
  t3 = (u32)t3;
  t4 = *(u64 *)&(processor->areventcount);
  t5 = t5 >> 42;
  t2 = ((u64)arg4 < (u64)t3) ? 1 : 0;
  if (t2 == 0)
    goto fastaref1bounds;
  t6 = t4 - t5;
  if (t6 != 0)
    goto aref1recomputearrayregister;
  t6 = arg6 >> (Array_RegisterBytePackingPos & 63);
  t7 = arg6 >> (Array_RegisterByteOffsetPos & 63);
  t8 = arg6 >> (Array_RegisterElementTypePos & 63);
  t6 = t6 & Array_RegisterBytePackingMask;
  t7 = t7 & Array_RegisterByteOffsetMask;
  t8 = t8 & Array_RegisterElementTypeMask;
  if (t6 != 0)
    goto g4232;
  t1 = t9 + arg4;

g4233:
  if (_trace) printf("g4233:\n");
  /* Memory Read Internal */

g4240:
  /* Base of stack cache */
  t2 = *(u64 *)&(processor->stackcachebasevma);
  t4 = t1 + ivory;
  t3 = *(s32 *)&processor->scovlimit;
  t9 = (t4 * 4);
  arg5 = LDQ_U(t4);
  /* Stack cache offset */
  t2 = t1 - t2;
  t5 = *(u64 *)&(processor->dataread_mask);
  /* In range? */
  t3 = ((u64)t2 < (u64)t3) ? 1 : 0;
  t9 = *(s32 *)t9;
  arg5 = (u8)(arg5 >> ((t4&7)*8));
  if (t3 != 0)
    goto g4242;

g4241:
  t4 = zero + 240;
  t5 = t5 >> (arg5 & 63);
  t4 = t4 >> (arg5 & 63);
  t9 = (u32)t9;
  if (t5 & 1)
    goto g4244;

g4251:
  if (t6 != 0)
    goto g4234;

g4235:
  if (_trace) printf("g4235:\n");
  r31 = r31 | r31;
  t1 = t8 - 2;
  if ((s64)t1 <= 0)
    goto g4236;
  /* TagType. */
  arg5 = arg5 & 63;

g4237:
  if (_trace) printf("g4237:\n");
  *(u32 *)(iSP + 4) = arg5;
  t4 = (t6 == 0) ? 1 : 0;
  if (t4 == 0)
    goto case_others_35;

case_0_29:
  if (_trace) printf("case_0_29:\n");
  r31 = r31 | r31;
  if (t1 == 0)
    goto g4238;
  *(u32 *)iSP = t9;
  goto NEXTINSTRUCTION;

case_2_30:
  if (_trace) printf("case_2_30:\n");
  /* AREF1-8B */
  r31 = r31 | r31;
  t4 = arg4 & 3;
  t5 = (u8)(t9 >> ((t4&7)*8));
  if (t1 == 0)
    goto g4238;
  *(u32 *)iSP = t5;
  goto NEXTINSTRUCTION;

case_3_31:
  if (_trace) printf("case_3_31:\n");
  /* AREF1-4B */
  r31 = r31 | r31;
  /* byte-index */
  t4 = arg4 & 7;
  /* byte-position */
  t4 = t4 << 2;
  /* byte in position */
  t5 = t9 >> (t4 & 63);
  /* byte masked */
  t5 = t5 & 15;
  if (t1 == 0)
    goto g4238;
  *(u32 *)iSP = t5;
  goto NEXTINSTRUCTION;

case_5_32:
  if (_trace) printf("case_5_32:\n");
  /* AREF1-1B */
  r31 = r31 | r31;
  /* byte-index */
  t4 = arg4 & 31;
  r31 = r31 | r31;
  /* byte in position */
  t5 = t9 >> (t4 & 63);
  /* byte masked */
  t5 = t5 & 1;
  if (t1 == 0)
    goto g4238;
  *(u32 *)iSP = t5;
  goto NEXTINSTRUCTION;

case_1_33:
  if (_trace) printf("case_1_33:\n");
  /* AREF1-16B */
  t4 = arg4 & 1;
  /* Bletch, it's a byte ref */
  t4 = t4 + t4;
  t5 = (u16)(t9 >> ((t4&7)*8));
  if (t1 == 0)
    goto g4238;
  *(u32 *)iSP = t5;
  goto NEXTINSTRUCTION;

case_others_35:
  if (_trace) printf("case_others_35:\n");
  r31 = r31 | r31;
  t4 = (t6 == 2) ? 1 : 0;
  t5 = (t6 == 3) ? 1 : 0;
  if (t4 != 0)
    goto case_2_30;
  t4 = (t6 == 5) ? 1 : 0;
  if (t5 != 0)
    goto case_3_31;
  t5 = (t6 == 1) ? 1 : 0;
  if (t4 != 0)
    goto case_5_32;
  if (t5 != 0)
    goto case_1_33;

case_4_34:
  if (_trace) printf("case_4_34:\n");
  /* AREF1-2B */
  r31 = r31 | r31;
  /* byte-index */
  t4 = arg4 & 15;
  /* byte-position */
  t4 = t4 << 1;
  /* byte in position */
  t5 = t9 >> (t4 & 63);
  /* byte masked */
  t5 = t5 & 3;
  if (t1 == 0)
    goto g4238;
  *(u32 *)iSP = t5;
  goto NEXTINSTRUCTION;

g4232:
  if (_trace) printf("g4232:\n");
  arg4 = t7 + arg4;
  /* Convert byte index to word index */
  t1 = arg4 >> (t6 & 63);
  /* Address of word containing byte */
  t1 = t1 + t9;
  goto g4233;

g4234:
  if (_trace) printf("g4234:\n");
  t1 = arg5 - Type_Fixnum;
  /* Strip CDR code */
  t1 = t1 & 63;
  if (t1 != 0)
    goto g4239;
  goto g4235;

g4236:
  if (_trace) printf("g4236:\n");
  arg5 = Type_Character;
  if (t8 & 1)
    goto g4237;
  arg5 = Type_Fixnum;
  if (t8 == 0)
    goto g4237;
  t2 = *(u64 *)&(processor->niladdress);
  t3 = *(u64 *)&(processor->taddress);
  goto g4237;

g4238:
  if (_trace) printf("g4238:\n");
  if (t5)
    t2 = t3;
  *(u64 *)iSP = t2;
  goto NEXTINSTRUCTION;

g4239:
  if (_trace) printf("g4239:\n");
  arg5 = t1;
  arg2 = 25;
  goto illegaloperand;

fastaref1iop:
  if (_trace) printf("fastaref1iop:\n");
  arg5 = 0;
  arg2 = 32;
  goto illegaloperand;

fastaref1bounds:
  if (_trace) printf("fastaref1bounds:\n");
  arg5 = 0;
  arg2 = 13;
  goto illegaloperand;

g4242:
  if (_trace) printf("g4242:\n");
  t3 = *(u64 *)&(processor->stackcachedata);
  /* reconstruct SCA */
  t2 = (t2 * 8) + t3;
  t9 = *(s32 *)t2;
  /* Read from stack cache */
  arg5 = *(s32 *)(t2 + 4);
  goto g4241;

g4244:
  if (_trace) printf("g4244:\n");
  if ((t4 & 1) == 0)
    goto g4243;
  /* Do the indirect thing */
  t1 = (u32)t9;
  goto g4240;

g4243:
  if (_trace) printf("g4243:\n");
  /* Load the memory action table for cycle */
  t5 = *(u64 *)&(processor->dataread);
  /* TagType. */
  /* Discard the CDR code */
  t4 = arg5 & 63;
  /* stash the VMA for the (likely) trap */
  *(u64 *)&processor->vma = t1;
  /* Adjust for a longword load */
  t4 = (t4 * 4) + t5;
  /* Get the memory action */
  t5 = *(s32 *)t4;

g4248:
  if (_trace) printf("g4248:\n");
  t4 = t5 & MemoryActionTransform;
  if (t4 == 0)
    goto g4247;
  arg5 = arg5 & ~63L;
  arg5 = arg5 | Type_ExternalValueCellPointer;
  goto g4251;
#ifndef MINIMA

g4247:
#endif
#ifdef MINIMA

g4247:
  if (_trace) printf("g4247:\n");
  t4 = t5 & MemoryActionBinding;
  t3 = *(u64 *)&(processor->dbcmask);
  if (t4 == 0)
    goto g4246;
  t2 = t1 << 1;
  t4 = *(u64 *)&(processor->dbcbase);
  /* Hash index */
  t2 = t2 & t3;
  t3 = 1;
  t3 = t3 << (ivorymemorydata & 63);
  t2 = (s32)t2 + (s32)t4;
  /* Clear sign-extension */
  t2 = (u32)t2;
  t3 = (t2 * 4) + t3;
  /* Fetch the key */
  t2 = *(s32 *)t3;
  /* Fetch value */
  t9 = *(s32 *)(t3 + 4);
  /* Compare */
  t4 = (s32)t1 - (s32)t2;
  /* Trap on miss */
  if (t4 != 0)
    goto g4250;
  /* Extract the pointer, and indirect */
  t1 = (u32)t9;
  goto g4240;

g4250:
  if (_trace) printf("g4250:\n");
  goto dbcachemisstrap;
#endif

g4246:
  /* Perform memory action */
  arg1 = t5;
  arg2 = 0;
  goto performmemoryaction;
#ifdef TRACING
#endif

DoFastAref1IM:
  goto doistageerror;

/* end DoFastAref1 */
  /* End of Halfword operand from stack instruction - DoFastAref1 */
/* start DoRplaca */

  /* Halfword operand from stack instruction - DoRplaca */

dorplaca:
  if (_trace) printf("dorplaca:\n");
  /* arg2 has the preloaded 8 bit operand. */
#ifdef TRACING
#endif

DoRplacaIM:
  if (_trace) printf("DoRplacaIM:\n");
  /* This sequence only sucks a moderate amount */
  /* sign extend the byte argument. */
  arg2 = arg2 << 56;

g4265:
  if (_trace) printf("g4265:\n");
  /* Rest of sign extension */
  arg2 = (s64)arg2 >> 56;
  *(u32 *)&processor->immediate_arg = arg2;
  arg1 = *(u64 *)&(processor->immediate_arg);
  goto begindorplaca;
#ifdef TRACING
#endif

DoRplacaSP:
  if (_trace) printf("DoRplacaSP:\n");
  /* Assume SP mode */
  arg1 = arg5;
  if (arg2 != 0)
    goto headdorplaca;
  /* SP-pop mode, TOS->arg1 */
  arg1 = arg6;
  /* Reload TOS */
  arg6 = *(u64 *)arg4;
  /* Adjust SP */
  iSP = arg4;
  goto begindorplaca;
#ifdef TRACING
  goto headdorplaca;
#endif

DoRplacaLP:
  if (_trace) printf("DoRplacaLP:\n");
#ifdef TRACING
  goto headdorplaca;
#endif

DoRplacaFP:
  if (_trace) printf("DoRplacaFP:\n");

headdorplaca:
  if (_trace) printf("headdorplaca:\n");
  /* Compute operand address */
  arg1 = (arg2 * 8) + arg1;
  /* Get the operand */
  arg1 = *(u64 *)arg1;

begindorplaca:
  if (_trace) printf("begindorplaca:\n");
  /* arg1 has the operand, sign extended if immediate. */
  t11 = *(u64 *)&(processor->stackcachebasevma);
  /* Size of the stack cache (words) */
  t12 = *(s32 *)&processor->scovlimit;
  t1 = (u32)(arg6 >> ((4&7)*8));
  /* Read ARG1, the list */
  arg2 = (u32)arg6;
  /* Pop Stack. */
  iSP = iSP - 8;
  /* TagType. */
  t3 = t1 & 63;
  t4 = t3 - Type_List;
  t4 = t4 & ~4L;
  if (t4 != 0)
    goto rplacaexception;

rplacstore:
  if (_trace) printf("rplacstore:\n");
  /* Tag for t2 */
  t2 = arg1 >> 32;
  /* data for t2 */
  arg1 = (u32)arg1;
  /* Memory Read Internal */

g4252:
  t7 = arg2 + ivory;
  arg6 = (t7 * 4);
  arg5 = LDQ_U(t7);
  /* Stack cache offset */
  t5 = arg2 - t11;
  t8 = *(u64 *)&(processor->datawrite_mask);
  /* In range? */
  t6 = ((u64)t5 < (u64)t12) ? 1 : 0;
  arg6 = *(s32 *)arg6;
  arg5 = (u8)(arg5 >> ((t7&7)*8));
  if (t6 != 0)
    goto g4254;

g4253:
  t7 = zero + 240;
  t8 = t8 >> (arg5 & 63);
  t7 = t7 >> (arg5 & 63);
  if (t8 & 1)
    goto g4256;

g4262:
  /* Merge cdr-code */
  arg6 = t2 & 63;
  arg5 = arg5 & 192;
  arg5 = arg5 | arg6;
  t5 = arg2 + ivory;
  arg6 = (t5 * 4);
  t7 = LDQ_U(t5);
  /* Stack cache offset */
  t6 = arg2 - t11;
  /* In range? */
  t8 = ((u64)t6 < (u64)t12) ? 1 : 0;
  t6 = (arg5 & 0xff) << ((t5&7)*8);
  t7 = t7 & ~(0xffL << (t5&7)*8);

g4264:
  if (_trace) printf("g4264:\n");
  t7 = t7 | t6;
  STQ_U(t5, t7);
  *(u32 *)arg6 = arg1;
  /* J. if in cache */
  if (t8 != 0)
    goto g4263;
  goto NEXTINSTRUCTION;
  goto NEXTINSTRUCTION;

g4263:
  if (_trace) printf("g4263:\n");
  t5 = *(u64 *)&(processor->stackcachedata);
  /* Stack cache offset */
  t6 = arg2 - t11;
  /* reconstruct SCA */
  t5 = (t6 * 8) + t5;
  /* Store in stack */
  *(u32 *)t5 = arg1;
  /* write the stack cache */
  *(u32 *)(t5 + 4) = arg5;
  goto NEXTINSTRUCTION;

g4256:
  if (_trace) printf("g4256:\n");
  if ((t7 & 1) == 0)
    goto g4255;
  /* Do the indirect thing */
  arg2 = (u32)arg6;
  goto g4252;

g4255:
  if (_trace) printf("g4255:\n");

g4254:
  if (_trace) printf("g4254:\n");
  r0 = (u64)&&return0141;
  goto memoryreadwritedecode;
return0141:
  goto g4262;

/* end DoRplaca */
  /* End of Halfword operand from stack instruction - DoRplaca */
/* start MemoryReadWrite */


memoryreadwrite:
  if (_trace) printf("memoryreadwrite:\n");
  /* Memory Read Internal */

g4266:
  t7 = arg2 + ivory;
  arg6 = (t7 * 4);
  arg5 = LDQ_U(t7);
  /* Stack cache offset */
  t5 = arg2 - t11;
  t8 = *(u64 *)&(processor->datawrite_mask);
  /* In range? */
  t6 = ((u64)t5 < (u64)t12) ? 1 : 0;
  arg6 = *(s32 *)arg6;
  arg5 = (u8)(arg5 >> ((t7&7)*8));
  if (t6 != 0)
    goto g4268;

g4267:
  t7 = zero + 240;
  t8 = t8 >> (arg5 & 63);
  t7 = t7 >> (arg5 & 63);
  arg6 = (u32)arg6;
  if (t8 & 1)
    goto g4270;

g4275:
  goto *r0; /* ret */

memoryreadwritedecode:
  if (_trace) printf("memoryreadwritedecode:\n");
  if (t6 == 0)
    goto g4269;

g4268:
  if (_trace) printf("g4268:\n");
  t6 = *(u64 *)&(processor->stackcachedata);
  /* reconstruct SCA */
  t5 = (t5 * 8) + t6;
  arg6 = *(s32 *)t5;
  /* Read from stack cache */
  arg5 = *(s32 *)(t5 + 4);
  goto g4267;

g4270:
  if (_trace) printf("g4270:\n");
  if ((t7 & 1) == 0)
    goto g4269;
  /* Do the indirect thing */
  arg2 = (u32)arg6;
  goto g4266;

g4269:
  if (_trace) printf("g4269:\n");
  /* Load the memory action table for cycle */
  t8 = *(u64 *)&(processor->datawrite);
  /* TagType. */
  /* Discard the CDR code */
  t7 = arg5 & 63;
  /* stash the VMA for the (likely) trap */
  *(u64 *)&processor->vma = arg2;
  /* Adjust for a longword load */
  t7 = (t7 * 4) + t8;
  /* Get the memory action */
  t8 = *(s32 *)t7;
#ifndef MINIMA

g4272:
#endif
#ifdef MINIMA

g4272:
  if (_trace) printf("g4272:\n");
  t7 = t8 & MemoryActionBinding;
  t6 = *(u64 *)&(processor->dbcmask);
  if (t7 == 0)
    goto g4271;
  t5 = arg2 << 1;
  t7 = *(u64 *)&(processor->dbcbase);
  /* Hash index */
  t5 = t5 & t6;
  t6 = 1;
  t6 = t6 << (ivorymemorydata & 63);
  t5 = (s32)t5 + (s32)t7;
  /* Clear sign-extension */
  t5 = (u32)t5;
  t6 = (t5 * 4) + t6;
  /* Fetch the key */
  t5 = *(s32 *)t6;
  /* Fetch value */
  arg6 = *(s32 *)(t6 + 4);
  /* Compare */
  t7 = (s32)arg2 - (s32)t5;
  /* Trap on miss */
  if (t7 != 0)
    goto g4274;
  /* Extract the pointer, and indirect */
  arg2 = (u32)arg6;
  goto g4266;

g4274:
  if (_trace) printf("g4274:\n");
  goto dbcachemisstrap;
#endif

g4271:
  /* Perform memory action */
  arg1 = t8;
  arg2 = 1;
  goto performmemoryaction;

/* end MemoryReadWrite */
/* start DoRplacd */

  /* Halfword operand from stack instruction - DoRplacd */

dorplacd:
  if (_trace) printf("dorplacd:\n");
  /* arg2 has the preloaded 8 bit operand. */
#ifdef TRACING
#endif

DoRplacdIM:
  if (_trace) printf("DoRplacdIM:\n");
  /* This sequence only sucks a moderate amount */
  /* sign extend the byte argument. */
  arg2 = arg2 << 56;

g4286:
  if (_trace) printf("g4286:\n");
  /* Rest of sign extension */
  arg2 = (s64)arg2 >> 56;
  *(u32 *)&processor->immediate_arg = arg2;
  arg1 = *(u64 *)&(processor->immediate_arg);
  goto begindorplacd;
#ifdef TRACING
#endif

DoRplacdSP:
  if (_trace) printf("DoRplacdSP:\n");
  /* Assume SP mode */
  arg1 = arg5;
  if (arg2 != 0)
    goto headdorplacd;
  /* SP-pop mode, TOS->arg1 */
  arg1 = arg6;
  /* Reload TOS */
  arg6 = *(u64 *)arg4;
  /* Adjust SP */
  iSP = arg4;
  goto begindorplacd;
#ifdef TRACING
  goto headdorplacd;
#endif

DoRplacdLP:
  if (_trace) printf("DoRplacdLP:\n");
#ifdef TRACING
  goto headdorplacd;
#endif

DoRplacdFP:
  if (_trace) printf("DoRplacdFP:\n");

headdorplacd:
  if (_trace) printf("headdorplacd:\n");
  /* Compute operand address */
  arg1 = (arg2 * 8) + arg1;
  /* Get the operand */
  arg1 = *(u64 *)arg1;

begindorplacd:
  if (_trace) printf("begindorplacd:\n");
  /* arg1 has the operand, sign extended if immediate. */
  t11 = *(u64 *)&(processor->stackcachebasevma);
  /* Size of the stack cache (words) */
  t12 = *(s32 *)&processor->scovlimit;
  t1 = (u32)(arg6 >> ((4&7)*8));
  /* Read ARG1, the list */
  arg2 = (u32)arg6;
  /* Pop Stack. */
  iSP = iSP - 8;
  /* TagType. */
  t3 = t1 & 63;
  t4 = t3 - Type_Locative;
  if (t4 == 0)
    goto rplacstore;
  t4 = t3 - Type_List;
  if (t4 != 0)
    goto rplacdexception;
  /* Memory Read Internal */

g4276:
  t7 = arg2 + ivory;
  arg6 = (t7 * 4);
  arg5 = LDQ_U(t7);
  /* Stack cache offset */
  t5 = arg2 - t11;
  t8 = *(u64 *)&(processor->cdr_mask);
  /* In range? */
  t6 = ((u64)t5 < (u64)t12) ? 1 : 0;
  arg6 = *(s32 *)arg6;
  arg5 = (u8)(arg5 >> ((t7&7)*8));
  if (t6 != 0)
    goto g4278;

g4277:
  t7 = zero + 192;
  t8 = t8 >> (arg5 & 63);
  t7 = t7 >> (arg5 & 63);
  if (t8 & 1)
    goto g4280;

g4285:
  /* TagCdr. */
  arg5 = arg5 >> 6;
  arg5 = arg5 - Cdr_Normal;
  /* J. if CDR coded */
  if (arg5 != 0)
    goto rplacdexception;
  /* address of CDR */
  arg2 = arg2 + 1;
  goto rplacstore;

g4280:
  if (_trace) printf("g4280:\n");
  if ((t7 & 1) == 0)
    goto g4279;
  /* Do the indirect thing */
  arg2 = (u32)arg6;
  goto g4276;

g4279:
  if (_trace) printf("g4279:\n");

g4278:
  if (_trace) printf("g4278:\n");
  r0 = (u64)&&return0142;
  goto memoryreadcdrdecode;
return0142:
  goto g4285;

/* end DoRplacd */
  /* End of Halfword operand from stack instruction - DoRplacd */
/* start DoBranchTrueAndExtraPop */

  /* Halfword 10 bit immediate instruction - DoBranchTrueAndExtraPop */

dobranchtrueandextrapop:
  if (_trace) printf("dobranchtrueandextrapop:\n");
  /* Actually only one entry point, but simulate others for dispatch */
#ifdef TRACING
#endif

DoBranchTrueAndExtraPopIM:
  if (_trace) printf("DoBranchTrueAndExtraPopIM:\n");

DoBranchTrueAndExtraPopSP:
  if (_trace) printf("DoBranchTrueAndExtraPopSP:\n");

DoBranchTrueAndExtraPopLP:
  if (_trace) printf("DoBranchTrueAndExtraPopLP:\n");

DoBranchTrueAndExtraPopFP:
  if (_trace) printf("DoBranchTrueAndExtraPopFP:\n");
  /* arg1 has signed operand preloaded. */
  /* Check tag of word in TOS. */
  t1 = (u32)(arg6 >> ((4&7)*8));
#ifndef CACHEMETERING
  arg2 = *(u64 *)&(((CACHELINEP)iCP)->annotation);
#endif
  /* Get signed 10-bit immediate arg */
  arg1 = (s64)arg3 >> 48;
  /* TagType. */
  /* strip the cdr code off. */
  t1 = t1 & 63;
  /* Compare to NIL */
  t1 = t1 - Type_NIL;
  if (t1 != 0)
    goto dobrpopextrapop;
  /* Here if branch not taken.  Pop the argument. */
  iPC = *(u64 *)&(((CACHELINEP)iCP)->nextpcdata);
  iCP = *(u64 *)&(((CACHELINEP)iCP)->nextcp);
  iSP = iSP - 8;
  goto cachevalid;

dobrpopextrapop:
  if (_trace) printf("dobrpopextrapop:\n");
  /* Can't branch to ourself */
  if (arg1 == 0)
    goto branchexception;
  iSP = iSP - 16;
  /* Update the PC in halfwords */
  iPC = iPC + arg1;
#ifndef CACHEMETERING
  if (arg2 != 0)
    goto interpretinstructionpredicted;
#endif
  goto interpretinstructionforbranch;

/* end DoBranchTrueAndExtraPop */
  /* End of Halfword operand from stack instruction - DoBranchTrueAndExtraPop */
/* start DoBranchFalseAndExtraPop */

  /* Halfword 10 bit immediate instruction - DoBranchFalseAndExtraPop */

dobranchfalseandextrapop:
  if (_trace) printf("dobranchfalseandextrapop:\n");
  /* Actually only one entry point, but simulate others for dispatch */
#ifdef TRACING
#endif

DoBranchFalseAndExtraPopIM:
  if (_trace) printf("DoBranchFalseAndExtraPopIM:\n");

DoBranchFalseAndExtraPopSP:
  if (_trace) printf("DoBranchFalseAndExtraPopSP:\n");

DoBranchFalseAndExtraPopLP:
  if (_trace) printf("DoBranchFalseAndExtraPopLP:\n");

DoBranchFalseAndExtraPopFP:
  if (_trace) printf("DoBranchFalseAndExtraPopFP:\n");
  /* arg1 has signed operand preloaded. */
  /* Check tag of word in TOS. */
  t1 = (u32)(arg6 >> ((4&7)*8));
#ifndef CACHEMETERING
  arg2 = *(u64 *)&(((CACHELINEP)iCP)->annotation);
#endif
  /* Get signed 10-bit immediate arg */
  arg1 = (s64)arg3 >> 48;
  /* TagType. */
  /* strip the cdr code off. */
  t1 = t1 & 63;
  /* Compare to NIL */
  t1 = t1 - Type_NIL;
  if (t1 == 0)
    goto dobrnpopextrapop;
  /* Here if branch not taken.  Pop the argument. */
  iPC = *(u64 *)&(((CACHELINEP)iCP)->nextpcdata);
  iCP = *(u64 *)&(((CACHELINEP)iCP)->nextcp);
  iSP = iSP - 8;
  goto cachevalid;

dobrnpopextrapop:
  if (_trace) printf("dobrnpopextrapop:\n");
  /* Can't branch to ourself */
  if (arg1 == 0)
    goto branchexception;
  iSP = iSP - 16;
  /* Update the PC in halfwords */
  iPC = iPC + arg1;
#ifndef CACHEMETERING
  if (arg2 != 0)
    goto interpretinstructionpredicted;
#endif
  goto interpretinstructionforbranch;

/* end DoBranchFalseAndExtraPop */
  /* End of Halfword operand from stack instruction - DoBranchFalseAndExtraPop */
/* start DoBranchTrueAndNoPop */

  /* Halfword 10 bit immediate instruction - DoBranchTrueAndNoPop */

dobranchtrueandnopop:
  if (_trace) printf("dobranchtrueandnopop:\n");
  /* Actually only one entry point, but simulate others for dispatch */
#ifdef TRACING
#endif

DoBranchTrueAndNoPopIM:
  if (_trace) printf("DoBranchTrueAndNoPopIM:\n");

DoBranchTrueAndNoPopSP:
  if (_trace) printf("DoBranchTrueAndNoPopSP:\n");

DoBranchTrueAndNoPopLP:
  if (_trace) printf("DoBranchTrueAndNoPopLP:\n");

DoBranchTrueAndNoPopFP:
  if (_trace) printf("DoBranchTrueAndNoPopFP:\n");
  /* arg1 has signed operand preloaded. */
  /* Check tag of word in TOS. */
  t1 = (u32)(arg6 >> ((4&7)*8));
#ifndef CACHEMETERING
  arg2 = *(u64 *)&(((CACHELINEP)iCP)->annotation);
#endif
  /* Get signed 10-bit immediate arg */
  arg1 = (s64)arg3 >> 48;
  /* TagType. */
  /* strip the cdr code off. */
  t1 = t1 & 63;
  /* Compare to NIL */
  t1 = t1 - Type_NIL;
  if (t1 != 0)
    goto dobrelsepop;
  /* Here if branch not taken.  Pop the argument. */
  iPC = *(u64 *)&(((CACHELINEP)iCP)->nextpcdata);
  iCP = *(u64 *)&(((CACHELINEP)iCP)->nextcp);
  iSP = iSP - 8;
  goto cachevalid;

dobrelsepop:
  if (_trace) printf("dobrelsepop:\n");
  /* Can't branch to ourself */
  if (arg1 == 0)
    goto branchexception;
  /* Update the PC in halfwords */
  iPC = iPC + arg1;
#ifndef CACHEMETERING
  if (arg2 != 0)
    goto interpretinstructionpredicted;
#endif
  goto interpretinstructionforbranch;

/* end DoBranchTrueAndNoPop */
  /* End of Halfword operand from stack instruction - DoBranchTrueAndNoPop */
/* start DoBranchFalseAndNoPop */

  /* Halfword 10 bit immediate instruction - DoBranchFalseAndNoPop */

dobranchfalseandnopop:
  if (_trace) printf("dobranchfalseandnopop:\n");
  /* Actually only one entry point, but simulate others for dispatch */
#ifdef TRACING
#endif

DoBranchFalseAndNoPopIM:
  if (_trace) printf("DoBranchFalseAndNoPopIM:\n");

DoBranchFalseAndNoPopSP:
  if (_trace) printf("DoBranchFalseAndNoPopSP:\n");

DoBranchFalseAndNoPopLP:
  if (_trace) printf("DoBranchFalseAndNoPopLP:\n");

DoBranchFalseAndNoPopFP:
  if (_trace) printf("DoBranchFalseAndNoPopFP:\n");
  /* arg1 has signed operand preloaded. */
  /* Check tag of word in TOS. */
  t1 = (u32)(arg6 >> ((4&7)*8));
#ifndef CACHEMETERING
  arg2 = *(u64 *)&(((CACHELINEP)iCP)->annotation);
#endif
  /* Get signed 10-bit immediate arg */
  arg1 = (s64)arg3 >> 48;
  /* TagType. */
  /* strip the cdr code off. */
  t1 = t1 & 63;
  /* Compare to NIL */
  t1 = t1 - Type_NIL;
  if (t1 == 0)
    goto dobrnelsepop;
  /* Here if branch not taken.  Pop the argument. */
  iPC = *(u64 *)&(((CACHELINEP)iCP)->nextpcdata);
  iCP = *(u64 *)&(((CACHELINEP)iCP)->nextcp);
  iSP = iSP - 8;
  goto cachevalid;

dobrnelsepop:
  if (_trace) printf("dobrnelsepop:\n");
  /* Can't branch to ourself */
  if (arg1 == 0)
    goto branchexception;
  /* Update the PC in halfwords */
  iPC = iPC + arg1;
#ifndef CACHEMETERING
  if (arg2 != 0)
    goto interpretinstructionpredicted;
#endif
  goto interpretinstructionforbranch;

/* end DoBranchFalseAndNoPop */
  /* End of Halfword operand from stack instruction - DoBranchFalseAndNoPop */
/* start DoBranchFalseElseNoPop */

  /* Halfword 10 bit immediate instruction - DoBranchFalseElseNoPop */

dobranchfalseelsenopop:
  if (_trace) printf("dobranchfalseelsenopop:\n");
  /* Actually only one entry point, but simulate others for dispatch */
#ifdef TRACING
#endif

DoBranchFalseElseNoPopIM:
  if (_trace) printf("DoBranchFalseElseNoPopIM:\n");

DoBranchFalseElseNoPopSP:
  if (_trace) printf("DoBranchFalseElseNoPopSP:\n");

DoBranchFalseElseNoPopLP:
  if (_trace) printf("DoBranchFalseElseNoPopLP:\n");

DoBranchFalseElseNoPopFP:
  if (_trace) printf("DoBranchFalseElseNoPopFP:\n");
  /* arg1 has signed operand preloaded. */
  /* Check tag of word in TOS. */
  t1 = (u32)(arg6 >> ((4&7)*8));
#ifndef CACHEMETERING
  arg2 = *(u64 *)&(((CACHELINEP)iCP)->annotation);
#endif
  /* Get signed 10-bit immediate arg */
  arg1 = (s64)arg3 >> 48;
  /* TagType. */
  /* strip the cdr code off. */
  t1 = t1 & 63;
  /* Compare to NIL */
  t1 = t1 - Type_NIL;
  if (t1 != 0)
    goto NEXTINSTRUCTION;
  /* Can't branch to ourself */
  if (arg1 == 0)
    goto branchexception;
  iSP = iSP - 8;
  /* Update the PC in halfwords */
  iPC = iPC + arg1;
#ifndef CACHEMETERING
  if (arg2 != 0)
    goto interpretinstructionpredicted;
#endif
  goto interpretinstructionforbranch;

/* end DoBranchFalseElseNoPop */
  /* End of Halfword operand from stack instruction - DoBranchFalseElseNoPop */
/* start DoEqualNumber */

  /* Halfword operand from stack instruction - DoEqualNumber */
  /* arg2 has the preloaded 8 bit operand. */

doequalnumber:
  if (_trace) printf("doequalnumber:\n");
#ifdef TRACING
#endif

DoEqualNumberSP:
  if (_trace) printf("DoEqualNumberSP:\n");
  /* Assume SP mode */
  arg1 = arg5;
  if (arg2 != 0)
    goto begindoequalnumber;
  /* SP-pop, Reload TOS */
  arg6 = *(u64 *)arg4;
  /* SP-pop mode */
  arg1 = iSP;
  /* Adjust SP */
  iSP = arg4;
#ifdef TRACING
  goto begindoequalnumber;
#endif

DoEqualNumberLP:
  if (_trace) printf("DoEqualNumberLP:\n");
#ifdef TRACING
  goto begindoequalnumber;
#endif

DoEqualNumberFP:
  if (_trace) printf("DoEqualNumberFP:\n");

begindoequalnumber:
  if (_trace) printf("begindoequalnumber:\n");
  /* arg1 has the operand address. */
  /* Compute operand address */
  arg1 = (arg2 * 8) + arg1;
  t11 = *(u64 *)&(processor->niladdress);
  t7 = arg3 >> 12;
  t12 = *(u64 *)&(processor->taddress);
  /* Get ARG1 tag */
  arg3 = (u32)(arg6 >> ((4&7)*8));
  /* t1 is tag of arg2 */
  t1 = *(s32 *)(arg1 + 4);
  LDS(1, f1, *(u32 *)iSP );
  t7 = t7 & 1;
  arg2 = *(s32 *)arg1;
  arg4 = (s32)arg6;
  LDS(2, f2, *(u32 *)arg1 );
  /* Strip off any CDR code bits. */
  t5 = arg3 & 63;
  /* Strip off any CDR code bits. */
  t4 = t1 & 63;
  t6 = (t5 == Type_Fixnum) ? 1 : 0;

g4304:
  if (_trace) printf("g4304:\n");
  if (t6 == 0)
    goto g4292;
  /* Here if argument TypeFixnum */
  t3 = (t4 == Type_Fixnum) ? 1 : 0;

g4296:
  if (_trace) printf("g4296:\n");
  if (t3 == 0)
    goto g4287;
  /* Here if argument TypeFixnum */
  t2 = (s32)arg4 - (s32)arg2;
  iPC = *(u64 *)&(((CACHELINEP)iCP)->nextpcdata);
  /* Pop/No-pop */
  iSP = (t7 * 8) + iSP;
  iCP = *(u64 *)&(((CACHELINEP)iCP)->nextcp);
  /* T if the test succeeds */
  if (t2 == 0)
    t11 = t12;
  *(u64 *)iSP = t11;
  goto cachevalid;

g4293:
  if (_trace) printf("g4293:\n");

g4292:
  if (_trace) printf("g4292:\n");
  t6 = (t5 == Type_SingleFloat) ? 1 : 0;

g4305:
  if (_trace) printf("g4305:\n");
  if (t6 == 0)
    goto g4297;
  /* Here if argument TypeSingleFloat */
  t3 = (t4 == Type_SingleFloat) ? 1 : 0;

g4301:
  if (_trace) printf("g4301:\n");
  if (t3 == 0)
    goto g4287;
  /* Here if argument TypeSingleFloat */

equalnumbermmexcfltflt:
  if (_trace) printf("equalnumbermmexcfltflt:\n");
  SETFLTT(3,f3, FLTU64(1,f1) == FLTU64(2,f2) ? 2.0:0);
  /* Force the trap to occur here */
  /* trapb force the trap to occur here */
  iPC = *(u64 *)&(((CACHELINEP)iCP)->nextpcdata);
  iSP = (t7 * 8) + iSP;
  iCP = *(u64 *)&(((CACHELINEP)iCP)->nextcp);
  *(u64 *)iSP = t12;
  if (FLTU64(3, f3) != 0.0)
    goto cachevalid;
  /* Didn't branch, answer is NIL */
  *(u64 *)iSP = t11;
  goto cachevalid;

g4298:
  if (_trace) printf("g4298:\n");

g4297:
  if (_trace) printf("g4297:\n");
  /* Here for all other cases */

g4287:
  if (_trace) printf("g4287:\n");
  goto equalnumbermmexc;

g4291:
  if (_trace) printf("g4291:\n");
#ifdef TRACING
  goto DoEqualNumberIM;
#endif

DoEqualNumberIM:
  if (_trace) printf("DoEqualNumberIM:\n");
  t11 = *(u64 *)&(processor->niladdress);
  /* First half of sign extension */
  arg2 = arg2 << 56;
  t12 = *(u64 *)&(processor->taddress);
  t7 = arg3 >> 12;
  arg3 = (u32)(arg6 >> ((4&7)*8));
  arg4 = (s32)arg6;
  /* Second half of sign extension */
  arg2 = (s64)arg2 >> 56;
  t7 = t7 & 1;
  /* Strip off any CDR code bits. */
  t3 = arg3 & 63;
  t4 = (t3 == Type_Fixnum) ? 1 : 0;

g4310:
  if (_trace) printf("g4310:\n");
  if (t4 == 0)
    goto g4307;
  /* Here if argument TypeFixnum */
  t2 = (s32)arg4 - (s32)arg2;
  iPC = *(u64 *)&(((CACHELINEP)iCP)->nextpcdata);
  iSP = (t7 * 8) + iSP;
  iCP = *(u64 *)&(((CACHELINEP)iCP)->nextcp);
  /* T if the test succeeds */
  if (t2 == 0)
    t11 = t12;
  *(u64 *)iSP = t11;
  goto cachevalid;

g4307:
  if (_trace) printf("g4307:\n");
  /* Here for all other cases */
  /* arg6 = tag to dispatch on */
  arg6 = arg3;
  /* arg3 = stackp */
  arg3 = 0;
  /* arg1 = instruction arity */
  arg1 = 2;
  /* arg4 = arithmeticp */
  arg4 = 1;
  goto numericexception;

g4306:
  if (_trace) printf("g4306:\n");

/* end DoEqualNumber */
  /* End of Halfword operand from stack instruction - DoEqualNumber */
/* start DoSetToCdrPushCar */

  /* Halfword operand from stack instruction - DoSetToCdrPushCar */
  /* arg2 has the preloaded 8 bit operand. */

dosettocdrpushcar:
  if (_trace) printf("dosettocdrpushcar:\n");
#ifdef TRACING
#endif

DoSetToCdrPushCarSP:
  if (_trace) printf("DoSetToCdrPushCarSP:\n");
  /* Assume SP mode */
  arg1 = arg5;
  /* SP-pop mode */
  if (arg2 == 0)
    arg1 = iSP;
  /* Adjust SP if SP-pop mode */
  if (arg2 == 0)
    iSP = arg4;
#ifdef TRACING
  goto begindosettocdrpushcar;
#endif

DoSetToCdrPushCarLP:
  if (_trace) printf("DoSetToCdrPushCarLP:\n");
#ifdef TRACING
  goto begindosettocdrpushcar;
#endif

DoSetToCdrPushCarFP:
  if (_trace) printf("DoSetToCdrPushCarFP:\n");

begindosettocdrpushcar:
  if (_trace) printf("begindosettocdrpushcar:\n");
  /* arg1 has the operand address. */
  /* Compute operand address */
  arg1 = (arg2 * 8) + arg1;
  t11 = *(u64 *)&(processor->stackcachebasevma);
  /* Size of the stack cache (words) */
  t12 = *(s32 *)&processor->scovlimit;
  /* Get the operand from the stack. */
  t2 = *(s32 *)arg1;
  t1 = *(s32 *)(arg1 + 4);
  t2 = (u32)t2;
  /* Save the old CDR code */
  t3 = t1 & 192;
  t5 = t1 - Type_Locative;
  /* Strip CDR code */
  t5 = t5 & 63;
  if (t5 == 0)
    goto settocdrpushcarlocative;
  r0 = (u64)&&return0143;
  goto carcdrinternal;
return0143:
  /* TagType. */
  arg5 = arg5 & 63;
  /* Put back the original CDR codes */
  arg5 = arg5 | t3;
  *(u32 *)arg1 = arg6;
  /* write the stack cache */
  *(u32 *)(arg1 + 4) = arg5;
  /* set CDR-NEXT */
  t5 = t1 & 63;
  *(u32 *)(iSP + 8) = t2;
  /* write the stack cache */
  *(u32 *)(iSP + 12) = t5;
  iSP = iSP + 8;
  goto NEXTINSTRUCTION;
#ifdef TRACING
#endif

DoSetToCdrPushCarIM:
  goto doistageerror;

/* end DoSetToCdrPushCar */
  /* End of Halfword operand from stack instruction - DoSetToCdrPushCar */
/* start DoSub */

  /* Halfword operand from stack instruction - DoSub */
  /* arg2 has the preloaded 8 bit operand. */

dosub:
  if (_trace) printf("dosub:\n");
#ifdef TRACING
#endif

DoSubSP:
  if (_trace) printf("DoSubSP:\n");
  /* Assume SP mode */
  arg1 = arg5;
  if (arg2 != 0)
    goto begindosub;
  /* SP-pop, Reload TOS */
  arg6 = *(u64 *)arg4;
  /* SP-pop mode */
  arg1 = iSP;
  /* Adjust SP */
  iSP = arg4;
#ifdef TRACING
  goto begindosub;
#endif

DoSubLP:
  if (_trace) printf("DoSubLP:\n");
#ifdef TRACING
  goto begindosub;
#endif

DoSubFP:
  if (_trace) printf("DoSubFP:\n");

begindosub:
  if (_trace) printf("begindosub:\n");
  /* arg1 has the operand address. */
  /* Compute operand address */
  arg1 = (arg2 * 8) + arg1;
  LDS(1, f1, *(u32 *)iSP );
  /* ARG1 tag */
  t1 = (u32)(arg6 >> ((4&7)*8));
  /* ARG2 tag */
  t3 = *(s32 *)(arg1 + 4);
  /* ARG1 data */
  t2 = (s32)arg6;
  /* ARG2 data */
  t4 = *(s32 *)arg1;
  LDS(2, f2, *(u32 *)arg1 );
  /* NIL */
  /* Strip off any CDR code bits. */
  t9 = t1 & 63;
  /* Strip off any CDR code bits. */
  t11 = t3 & 63;
  t10 = (t9 == Type_Fixnum) ? 1 : 0;

g4350:
  if (_trace) printf("g4350:\n");
  if (t10 == 0)
    goto g4321;
  /* Here if argument TypeFixnum */
  t12 = (t11 == Type_Fixnum) ? 1 : 0;

g4327:
  if (_trace) printf("g4327:\n");
  if (t12 == 0)
    goto g4323;
  /* Here if argument TypeFixnum */
  t6 = *(u64 *)&(((CACHELINEP)iCP)->nextpcdata);
  /* compute 64-bit result */
  t5 = (s64)((s32)t2 - (s64)(s32)t4); /* subl/v */
  if (t5 >> 32)
    exception();
  t7 = *(u64 *)&(((CACHELINEP)iCP)->nextcp);
  /* Force the trap to occur here */
  /* trapb force the trap to occur here */
  /* Semi-cheat, we know temp2 has CDRNext/TypeFixnum */
  *(u32 *)(iSP + 4) = t9;
  iPC = t6;
  *(u32 *)iSP = t5;
  iCP = t7;
  goto cachevalid;

g4323:
  if (_trace) printf("g4323:\n");
  t12 = (t11 == Type_SingleFloat) ? 1 : 0;

g4328:
  if (_trace) printf("g4328:\n");
  if (t12 == 0)
    goto g4324;
  /* Here if argument TypeSingleFloat */
  CVTLQ(1, f1, f31, 1, f1);
  CVTQT(1, f1, f31, 1, f1);
  goto g4311;

g4324:
  if (_trace) printf("g4324:\n");
  t12 = (t11 == Type_DoubleFloat) ? 1 : 0;

g4329:
  if (_trace) printf("g4329:\n");
  if (t12 == 0)
    goto g4318;
  /* Here if argument TypeDoubleFloat */
  CVTLQ(1, f1, f31, 1, f1);
  CVTQT(1, f1, f31, 1, f1);
  goto g4314;

g4322:
  if (_trace) printf("g4322:\n");

g4321:
  if (_trace) printf("g4321:\n");
  t10 = (t9 == Type_SingleFloat) ? 1 : 0;

g4351:
  if (_trace) printf("g4351:\n");
  if (t10 == 0)
    goto g4330;
  /* Here if argument TypeSingleFloat */
  t12 = (t11 == Type_SingleFloat) ? 1 : 0;

g4336:
  if (_trace) printf("g4336:\n");
  if (t12 == 0)
    goto g4332;
  /* Here if argument TypeSingleFloat */

g4311:
  if (_trace) printf("g4311:\n");
  SUBS(0, f0, 1, f1, 2, f2); /* subs */
  /* Force the trap to occur here */
  /* trapb force the trap to occur here */
  iPC = *(u64 *)&(((CACHELINEP)iCP)->nextpcdata);
  iCP = *(u64 *)&(((CACHELINEP)iCP)->nextcp);
  t8 = Type_SingleFloat;
  /* write the stack cache */
  *(u32 *)(iSP + 4) = t8;
  STS( (u32 *)iSP, 0, f0 );
  goto cachevalid;

g4332:
  if (_trace) printf("g4332:\n");
  t12 = (t11 == Type_Fixnum) ? 1 : 0;

g4337:
  if (_trace) printf("g4337:\n");
  if (t12 == 0)
    goto g4333;
  /* Here if argument TypeFixnum */
  CVTLQ(2, f2, f31, 2, f2);
  CVTQT(2, f2, f31, 2, f2);
  goto g4311;

g4333:
  if (_trace) printf("g4333:\n");
  t12 = (t11 == Type_DoubleFloat) ? 1 : 0;

g4338:
  if (_trace) printf("g4338:\n");
  if (t12 == 0)
    goto g4318;
  /* Here if argument TypeDoubleFloat */

g4314:
  if (_trace) printf("g4314:\n");
  t11 = *(u64 *)&(processor->stackcachebasevma);
  /* Size of the stack cache (words) */
  t12 = *(s32 *)&processor->scovlimit;
  goto g4315;

g4331:
  if (_trace) printf("g4331:\n");

g4330:
  if (_trace) printf("g4330:\n");
  t10 = (t9 == Type_DoubleFloat) ? 1 : 0;

g4352:
  if (_trace) printf("g4352:\n");
  if (t10 == 0)
    goto g4339;
  /* Here if argument TypeDoubleFloat */
  t12 = (t11 == Type_DoubleFloat) ? 1 : 0;

g4345:
  if (_trace) printf("g4345:\n");
  if (t12 == 0)
    goto g4341;
  /* Here if argument TypeDoubleFloat */
  t11 = *(u64 *)&(processor->stackcachebasevma);
  /* Size of the stack cache (words) */
  t12 = *(s32 *)&processor->scovlimit;
  arg2 = (u32)t2;
  r0 = (u64)&&return0144;
  goto fetchdoublefloat;
return0144:
  LDT(1, f1, processor->fp0);

g4315:
  if (_trace) printf("g4315:\n");
  arg2 = (u32)t4;
  r0 = (u64)&&return0145;
  goto fetchdoublefloat;
return0145:
  LDT(2, f2, processor->fp0);

g4312:
  if (_trace) printf("g4312:\n");
  SUBT(0, f0, 1, f1, 2, f2);
  STT( (u64 *)&processor->fp0, 0, f0 );
  r0 = (u64)&&return0146;
  goto consdoublefloat;
return0146:
  iPC = *(u64 *)&(((CACHELINEP)iCP)->nextpcdata);
  iCP = *(u64 *)&(((CACHELINEP)iCP)->nextcp);
  t8 = Type_DoubleFloat;
  *(u32 *)iSP = arg2;
  /* write the stack cache */
  *(u32 *)(iSP + 4) = t8;
  goto cachevalid;

g4341:
  if (_trace) printf("g4341:\n");
  t12 = (t11 == Type_SingleFloat) ? 1 : 0;

g4346:
  if (_trace) printf("g4346:\n");
  if (t12 == 0)
    goto g4342;
  /* Here if argument TypeSingleFloat */

g4313:
  if (_trace) printf("g4313:\n");
  t11 = *(u64 *)&(processor->stackcachebasevma);
  /* Size of the stack cache (words) */
  t12 = *(s32 *)&processor->scovlimit;
  arg2 = (u32)t2;
  r0 = (u64)&&return0147;
  goto fetchdoublefloat;
return0147:
  LDT(1, f1, processor->fp0);
  goto g4312;

g4342:
  if (_trace) printf("g4342:\n");
  t12 = (t11 == Type_Fixnum) ? 1 : 0;

g4347:
  if (_trace) printf("g4347:\n");
  if (t12 == 0)
    goto g4318;
  /* Here if argument TypeFixnum */
  CVTLQ(2, f2, f31, 2, f2);
  CVTQT(2, f2, f31, 2, f2);
  goto g4313;

g4340:
  if (_trace) printf("g4340:\n");

g4339:
  if (_trace) printf("g4339:\n");
  /* Here for all other cases */

g4317:
  if (_trace) printf("g4317:\n");

dosubovfl:
  if (_trace) printf("dosubovfl:\n");
  /* arg6 = tag to dispatch on */
  arg6 = t1;
  /* arg3 = stackp */
  arg3 = 0;
  /* arg1 = instruction arity */
  arg1 = 2;
  /* arg4 = arithmeticp */
  arg4 = 1;
  goto numericexception;
  goto g4319;

g4318:
  if (_trace) printf("g4318:\n");
  t1 = t3;
  goto dosubovfl;

g4319:
  if (_trace) printf("g4319:\n");

g4320:
  if (_trace) printf("g4320:\n");
#ifdef TRACING
  goto DoSubIM;
#endif

DoSubIM:
  if (_trace) printf("DoSubIM:\n");
  t1 = (u32)(arg6 >> ((4&7)*8));
  /* get ARG1 tag/data */
  t2 = (s32)arg6;
  /* Strip off any CDR code bits. */
  t11 = t1 & 63;
  t12 = (t11 == Type_Fixnum) ? 1 : 0;

g4357:
  if (_trace) printf("g4357:\n");
  if (t12 == 0)
    goto g4354;
  /* Here if argument TypeFixnum */
  /* compute 64-bit result */
  t3 = t2 - arg2;
  t4 = *(u64 *)&(((CACHELINEP)iCP)->nextpcdata);
  /* compute 32-bit sign-extended result */
  t10 = (s32)t3;
  t5 = *(u64 *)&(((CACHELINEP)iCP)->nextcp);
  /* is it the same as the 64-bit result? */
  t10 = (t3 == t10) ? 1 : 0;
  /* if not, we overflowed */
  if (t10 == 0)
    goto dosubovfl;
  /* Semi-cheat, we know temp2 has CDRNext/TypeFixnum */
  *(u32 *)(iSP + 4) = t11;
  iPC = t4;
  *(u32 *)iSP = t3;
  iCP = t5;
  goto cachevalid;

g4354:
  if (_trace) printf("g4354:\n");
  /* Here for all other cases */
  *(u32 *)&processor->immediate_arg = arg2;
  arg1 = (u64)&processor->immediate_arg;
  arg2 = zero;
  goto begindosub;

g4353:
  if (_trace) printf("g4353:\n");

/* end DoSub */
  /* End of Halfword operand from stack instruction - DoSub */
/* start DoTag */

  /* Halfword operand from stack instruction - DoTag */
  /* arg2 has the preloaded 8 bit operand. */

dotag:
  if (_trace) printf("dotag:\n");
  /* arg2 has the preloaded 8 bit operand. */
#ifdef TRACING
#endif

DoTagIM:
  if (_trace) printf("DoTagIM:\n");
  /* This sequence is lukewarm */
  *(u32 *)&processor->immediate_arg = arg2;
  arg1 = (u64)&processor->immediate_arg;
  arg2 = zero;
  goto begindotag;
#ifdef TRACING
#endif

DoTagSP:
  if (_trace) printf("DoTagSP:\n");
  /* Assume SP mode */
  arg1 = arg5;
  /* SP-pop mode */
  if (arg2 == 0)
    arg1 = iSP;
  /* Adjust SP if SP-pop mode */
  if (arg2 == 0)
    iSP = arg4;
#ifdef TRACING
  goto begindotag;
#endif

DoTagLP:
  if (_trace) printf("DoTagLP:\n");
#ifdef TRACING
  goto begindotag;
#endif

DoTagFP:
  if (_trace) printf("DoTagFP:\n");

begindotag:
  if (_trace) printf("begindotag:\n");
  /* arg1 has the operand address. */
  /* Compute operand address */
  arg1 = (arg2 * 8) + arg1;
  iPC = *(u64 *)&(((CACHELINEP)iCP)->nextpcdata);
  /* Get the tag of the operand */
  arg1 = *(s32 *)(arg1 + 4);
  iCP = *(u64 *)&(((CACHELINEP)iCP)->nextcp);
  t3 = Type_Fixnum;
  /* write the stack cache */
  *(u32 *)(iSP + 12) = t3;
  *(u32 *)(iSP + 8) = arg1;
  iSP = iSP + 8;
  goto cachevalid;

/* end DoTag */
  /* End of Halfword operand from stack instruction - DoTag */
/* start DoEndp */

  /* Halfword operand from stack instruction - DoEndp */
  /* arg2 has the preloaded 8 bit operand. */

doendp:
  if (_trace) printf("doendp:\n");
#ifdef TRACING
#endif

DoEndpSP:
  if (_trace) printf("DoEndpSP:\n");
  /* Assume SP mode */
  arg1 = arg5;
  /* SP-pop mode */
  if (arg2 == 0)
    arg1 = iSP;
  /* Adjust SP if SP-pop mode */
  if (arg2 == 0)
    iSP = arg4;
#ifdef TRACING
  goto begindoendp;
#endif

DoEndpLP:
  if (_trace) printf("DoEndpLP:\n");
#ifdef TRACING
  goto begindoendp;
#endif

DoEndpFP:
  if (_trace) printf("DoEndpFP:\n");

begindoendp:
  if (_trace) printf("begindoendp:\n");
  /* arg1 has the operand address. */
  /* Compute operand address */
  arg1 = (arg2 * 8) + arg1;
  t1 = *(u64 *)&(processor->niladdress);
  /* Get tag. */
  arg2 = *(s32 *)(arg1 + 4);
  t2 = *(u64 *)&(processor->taddress);
  /* TagType. */
  arg2 = arg2 & 63;
  /* Compare */
  t6 = arg2 - Type_NIL;
  if (t6 != 0)
    goto endpnotnil;
  iPC = *(u64 *)&(((CACHELINEP)iCP)->nextpcdata);
  iCP = *(u64 *)&(((CACHELINEP)iCP)->nextcp);
  *(u64 *)(iSP + 8) = t2;
  iSP = iSP + 8;
  goto cachevalid;

endpnil:
  if (_trace) printf("endpnil:\n");
  iPC = *(u64 *)&(((CACHELINEP)iCP)->nextpcdata);
  iCP = *(u64 *)&(((CACHELINEP)iCP)->nextcp);
  *(u64 *)(iSP + 8) = t1;
  iSP = iSP + 8;
  goto cachevalid;

endpnotnil:
  if (_trace) printf("endpnotnil:\n");
  /* Now check for list */
  t6 = t6 - 1;
  if (t6 == 0)
    goto endpnil;
  t6 = arg2 - Type_ListInstance;
  if (t6 == 0)
    goto endpnil;
#ifdef TRACING
  goto DoEndpIM;
#endif

DoEndpIM:
  if (_trace) printf("DoEndpIM:\n");
  arg5 = 0;
  arg2 = 64;
  goto illegaloperand;

/* end DoEndp */
  /* End of Halfword operand from stack instruction - DoEndp */
/* start DoMinusp */

  /* Halfword operand from stack instruction - DoMinusp */
  /* arg2 has the preloaded 8 bit operand. */

dominusp:
  if (_trace) printf("dominusp:\n");
#ifdef TRACING
#endif

DoMinuspSP:
  if (_trace) printf("DoMinuspSP:\n");
  /* Assume SP mode */
  arg1 = arg5;
  /* SP-pop mode */
  if (arg2 == 0)
    arg1 = iSP;
  /* Adjust SP if SP-pop mode */
  if (arg2 == 0)
    iSP = arg4;
#ifdef TRACING
  goto begindominusp;
#endif

DoMinuspLP:
  if (_trace) printf("DoMinuspLP:\n");
#ifdef TRACING
  goto begindominusp;
#endif

DoMinuspFP:
  if (_trace) printf("DoMinuspFP:\n");

begindominusp:
  if (_trace) printf("begindominusp:\n");
  /* arg1 has the operand address. */
  /* Compute operand address */
  arg1 = (arg2 * 8) + arg1;
  t11 = *(u64 *)&(processor->niladdress);
  t6 = *(u64 *)&(((CACHELINEP)iCP)->nextpcdata);
  t1 = *(s32 *)(arg1 + 4);
  t12 = *(u64 *)&(processor->taddress);
  t2 = *(s32 *)arg1;
  LDS(1, f1, *(u32 *)arg1 );
  /* Strip off any CDR code bits. */
  t4 = t1 & 63;
  t5 = (t4 == Type_Fixnum) ? 1 : 0;

g4363:
  if (_trace) printf("g4363:\n");
  if (t5 == 0)
    goto g4359;
  /* Here if argument TypeFixnum */
  iPC = t6;
  iCP = *(u64 *)&(((CACHELINEP)iCP)->nextcp);
  /* T if predicate succeeds */
  if ((s64)t2 < 0)
    t11 = t12;
  *(u64 *)(iSP + 8) = t11;
  iSP = iSP + 8;
  goto cachevalid;

g4359:
  if (_trace) printf("g4359:\n");
  t5 = (t4 == Type_SingleFloat) ? 1 : 0;

g4364:
  if (_trace) printf("g4364:\n");
  if (t5 == 0)
    goto g4360;
  /* Here if argument TypeSingleFloat */
  iPC = t6;
  *(u64 *)(iSP + 8) = t12;
  iSP = iSP + 8;
  iCP = *(u64 *)&(((CACHELINEP)iCP)->nextcp);
  if (FLTU64(1, f1) < 0.0)
    goto cachevalid;
  /* Didn't branch, answer is NIL */
  *(u64 *)iSP = t11;
  goto cachevalid;

g4360:
  if (_trace) printf("g4360:\n");
  /* Here for all other cases */
  /* arg6 = tag to dispatch on */
  arg6 = t1;
  /* arg3 = stackp */
  arg3 = 0;
  /* arg1 = instruction arity */
  arg1 = 1;
  /* arg4 = arithmeticp */
  arg4 = 1;
  goto unarynumericexception;

g4358:
  if (_trace) printf("g4358:\n");
#ifdef TRACING
  goto DoMinuspIM;
#endif

DoMinuspIM:
  if (_trace) printf("DoMinuspIM:\n");
  t1 = *(u64 *)&(processor->niladdress);
  /* Turned into a signed number */
  arg2 = arg2 << 56;
  t2 = *(u64 *)&(processor->taddress);
  iSP = iSP + 8;
  iPC = *(u64 *)&(((CACHELINEP)iCP)->nextpcdata);
  iCP = *(u64 *)&(((CACHELINEP)iCP)->nextcp);
  /* stall 2 then di */
  if ((s64)arg2 < 0)
    t1 = t2;
  /* yes Virginia, we dual issue with above yahoo */
  *(u64 *)iSP = t1;
  goto cachevalid;

/* end DoMinusp */
  /* End of Halfword operand from stack instruction - DoMinusp */
/* start DoPlusp */

  /* Halfword operand from stack instruction - DoPlusp */
  /* arg2 has the preloaded 8 bit operand. */

doplusp:
  if (_trace) printf("doplusp:\n");
#ifdef TRACING
#endif

DoPluspSP:
  if (_trace) printf("DoPluspSP:\n");
  /* Assume SP mode */
  arg1 = arg5;
  /* SP-pop mode */
  if (arg2 == 0)
    arg1 = iSP;
  /* Adjust SP if SP-pop mode */
  if (arg2 == 0)
    iSP = arg4;
#ifdef TRACING
  goto begindoplusp;
#endif

DoPluspLP:
  if (_trace) printf("DoPluspLP:\n");
#ifdef TRACING
  goto begindoplusp;
#endif

DoPluspFP:
  if (_trace) printf("DoPluspFP:\n");

begindoplusp:
  if (_trace) printf("begindoplusp:\n");
  /* arg1 has the operand address. */
  /* Compute operand address */
  arg1 = (arg2 * 8) + arg1;
  t11 = *(u64 *)&(processor->niladdress);
  t6 = *(u64 *)&(((CACHELINEP)iCP)->nextpcdata);
  t1 = *(s32 *)(arg1 + 4);
  t12 = *(u64 *)&(processor->taddress);
  t2 = *(s32 *)arg1;
  LDS(1, f1, *(u32 *)arg1 );
  /* Strip off any CDR code bits. */
  t4 = t1 & 63;
  t5 = (t4 == Type_Fixnum) ? 1 : 0;

g4370:
  if (_trace) printf("g4370:\n");
  if (t5 == 0)
    goto g4366;
  /* Here if argument TypeFixnum */
  iPC = t6;
  iCP = *(u64 *)&(((CACHELINEP)iCP)->nextcp);
  /* T if predicate succeeds */
  if ((s64)t2 > 0)
    t11 = t12;
  *(u64 *)(iSP + 8) = t11;
  iSP = iSP + 8;
  goto cachevalid;

g4366:
  if (_trace) printf("g4366:\n");
  t5 = (t4 == Type_SingleFloat) ? 1 : 0;

g4371:
  if (_trace) printf("g4371:\n");
  if (t5 == 0)
    goto g4367;
  /* Here if argument TypeSingleFloat */
  iPC = t6;
  *(u64 *)(iSP + 8) = t12;
  iSP = iSP + 8;
  iCP = *(u64 *)&(((CACHELINEP)iCP)->nextcp);
  if (FLTU64(1, f1) > 0.0)
    goto cachevalid;
  /* Didn't branch, answer is NIL */
  *(u64 *)iSP = t11;
  goto cachevalid;

g4367:
  if (_trace) printf("g4367:\n");
  /* Here for all other cases */
  /* arg6 = tag to dispatch on */
  arg6 = t1;
  /* arg3 = stackp */
  arg3 = 0;
  /* arg1 = instruction arity */
  arg1 = 1;
  /* arg4 = arithmeticp */
  arg4 = 1;
  goto unarynumericexception;

g4365:
  if (_trace) printf("g4365:\n");
#ifdef TRACING
  goto DoPluspIM;
#endif

DoPluspIM:
  if (_trace) printf("DoPluspIM:\n");
  t1 = *(u64 *)&(processor->niladdress);
  /* Turned into a signed number */
  arg2 = arg2 << 56;
  t2 = *(u64 *)&(processor->taddress);
  iSP = iSP + 8;
  iPC = *(u64 *)&(((CACHELINEP)iCP)->nextpcdata);
  iCP = *(u64 *)&(((CACHELINEP)iCP)->nextcp);
  /* stall 2 then di */
  if ((s64)arg2 > 0)
    t1 = t2;
  /* yes Virginia, we dual issue with above yahoo */
  *(u64 *)iSP = t1;
  goto cachevalid;

/* end DoPlusp */
  /* End of Halfword operand from stack instruction - DoPlusp */
/* start DoLessp */

  /* Halfword operand from stack instruction - DoLessp */
  /* arg2 has the preloaded 8 bit operand. */

dolessp:
  if (_trace) printf("dolessp:\n");
#ifdef TRACING
#endif

DoLesspSP:
  if (_trace) printf("DoLesspSP:\n");
  /* Assume SP mode */
  arg1 = arg5;
  if (arg2 != 0)
    goto begindolessp;
  /* SP-pop, Reload TOS */
  arg6 = *(u64 *)arg4;
  /* SP-pop mode */
  arg1 = iSP;
  /* Adjust SP */
  iSP = arg4;
#ifdef TRACING
  goto begindolessp;
#endif

DoLesspLP:
  if (_trace) printf("DoLesspLP:\n");
#ifdef TRACING
  goto begindolessp;
#endif

DoLesspFP:
  if (_trace) printf("DoLesspFP:\n");

begindolessp:
  if (_trace) printf("begindolessp:\n");
  /* arg1 has the operand address. */
  /* Compute operand address */
  arg1 = (arg2 * 8) + arg1;
  t11 = *(u64 *)&(processor->niladdress);
  t7 = arg3 >> 12;
  t12 = *(u64 *)&(processor->taddress);
  /* Get ARG1 tag */
  arg3 = (u32)(arg6 >> ((4&7)*8));
  /* t1 is tag of arg2 */
  t1 = *(s32 *)(arg1 + 4);
  LDS(1, f1, *(u32 *)iSP );
  t7 = t7 & 1;
  arg2 = *(s32 *)arg1;
  arg4 = (s32)arg6;
  LDS(2, f2, *(u32 *)arg1 );
  /* Strip off any CDR code bits. */
  t5 = arg3 & 63;
  /* Strip off any CDR code bits. */
  t4 = t1 & 63;
  t6 = (t5 == Type_Fixnum) ? 1 : 0;

g4389:
  if (_trace) printf("g4389:\n");
  if (t6 == 0)
    goto g4377;
  /* Here if argument TypeFixnum */
  t3 = (t4 == Type_Fixnum) ? 1 : 0;

g4381:
  if (_trace) printf("g4381:\n");
  if (t3 == 0)
    goto g4372;
  /* Here if argument TypeFixnum */
  t2 = arg4 - arg2;
  iPC = *(u64 *)&(((CACHELINEP)iCP)->nextpcdata);
  /* Pop/No-pop */
  iSP = (t7 * 8) + iSP;
  iCP = *(u64 *)&(((CACHELINEP)iCP)->nextcp);
  /* T if the test succeeds */
  if ((s64)t2 < 0)
    t11 = t12;
  *(u64 *)iSP = t11;
  goto cachevalid;

g4378:
  if (_trace) printf("g4378:\n");

g4377:
  if (_trace) printf("g4377:\n");
  t6 = (t5 == Type_SingleFloat) ? 1 : 0;

g4390:
  if (_trace) printf("g4390:\n");
  if (t6 == 0)
    goto g4382;
  /* Here if argument TypeSingleFloat */
  t3 = (t4 == Type_SingleFloat) ? 1 : 0;

g4386:
  if (_trace) printf("g4386:\n");
  if (t3 == 0)
    goto g4372;
  /* Here if argument TypeSingleFloat */

lesspmmexcfltflt:
  if (_trace) printf("lesspmmexcfltflt:\n");
  SETFLTT(3,f3, FLTU64(1,f1) < FLTU64(2,f2) ? 2.0:0);
  /* Force the trap to occur here */
  /* trapb force the trap to occur here */
  iPC = *(u64 *)&(((CACHELINEP)iCP)->nextpcdata);
  iSP = (t7 * 8) + iSP;
  iCP = *(u64 *)&(((CACHELINEP)iCP)->nextcp);
  *(u64 *)iSP = t12;
  if (FLTU64(3, f3) != 0.0)
    goto cachevalid;
  /* Didn't branch, answer is NIL */
  *(u64 *)iSP = t11;
  goto cachevalid;

g4383:
  if (_trace) printf("g4383:\n");

g4382:
  if (_trace) printf("g4382:\n");
  /* Here for all other cases */

g4372:
  if (_trace) printf("g4372:\n");
  goto lesspmmexc;

g4376:
  if (_trace) printf("g4376:\n");
#ifdef TRACING
  goto DoLesspIM;
#endif

DoLesspIM:
  if (_trace) printf("DoLesspIM:\n");
  t11 = *(u64 *)&(processor->niladdress);
  /* First half of sign extension */
  arg2 = arg2 << 56;
  t12 = *(u64 *)&(processor->taddress);
  t7 = arg3 >> 12;
  arg3 = (u32)(arg6 >> ((4&7)*8));
  arg4 = (s32)arg6;
  /* Second half of sign extension */
  arg2 = (s64)arg2 >> 56;
  t7 = t7 & 1;
  /* Strip off any CDR code bits. */
  t3 = arg3 & 63;
  t4 = (t3 == Type_Fixnum) ? 1 : 0;

g4395:
  if (_trace) printf("g4395:\n");
  if (t4 == 0)
    goto g4392;
  /* Here if argument TypeFixnum */
  t2 = arg4 - arg2;
  iPC = *(u64 *)&(((CACHELINEP)iCP)->nextpcdata);
  iSP = (t7 * 8) + iSP;
  iCP = *(u64 *)&(((CACHELINEP)iCP)->nextcp);
  /* T if the test succeeds */
  if ((s64)t2 < 0)
    t11 = t12;
  *(u64 *)iSP = t11;
  goto cachevalid;

g4392:
  if (_trace) printf("g4392:\n");
  /* Here for all other cases */
  /* arg6 = tag to dispatch on */
  arg6 = arg3;
  /* arg3 = stackp */
  arg3 = 0;
  /* arg1 = instruction arity */
  arg1 = 2;
  /* arg4 = arithmeticp */
  arg4 = 1;
  goto numericexception;

g4391:
  if (_trace) printf("g4391:\n");

/* end DoLessp */
  /* End of Halfword operand from stack instruction - DoLessp */
/* start DoDecrement */

  /* Halfword operand from stack instruction - DoDecrement */
  /* arg2 has the preloaded 8 bit operand. */

dodecrement:
  if (_trace) printf("dodecrement:\n");
#ifdef TRACING
#endif

DoDecrementSP:
  if (_trace) printf("DoDecrementSP:\n");
  /* Assume SP mode */
  arg1 = arg5;
  /* SP-pop mode */
  if (arg2 == 0)
    arg1 = iSP;
  /* Adjust SP if SP-pop mode */
  if (arg2 == 0)
    iSP = arg4;
#ifdef TRACING
  goto begindodecrement;
#endif

DoDecrementLP:
  if (_trace) printf("DoDecrementLP:\n");
#ifdef TRACING
  goto begindodecrement;
#endif

DoDecrementFP:
  if (_trace) printf("DoDecrementFP:\n");

begindodecrement:
  if (_trace) printf("begindodecrement:\n");
  /* arg1 has the operand address. */
  /* Compute operand address */
  arg1 = (arg2 * 8) + arg1;
  /* read tag/data of arg1 */
  arg3 = *(s32 *)arg1;
  arg2 = *(s32 *)(arg1 + 4);
  arg3 = (u32)arg3;
  /* Strip off any CDR code bits. */
  t1 = arg2 & 63;
  t2 = (t1 == Type_Fixnum) ? 1 : 0;

g4401:
  if (_trace) printf("g4401:\n");
  if (t2 == 0)
    goto g4397;
  /* Here if argument TypeFixnum */
  t2 = *(u64 *)&(processor->mostnegativefixnum);
  t3 = arg3 - 1;
  t2 = (arg3 == t2) ? 1 : 0;
  if (t2 != 0)
    goto decrementexception;
  iPC = *(u64 *)&(((CACHELINEP)iCP)->nextpcdata);
  iCP = *(u64 *)&(((CACHELINEP)iCP)->nextcp);
  *(u32 *)arg1 = t3;
  /* write the stack cache */
  *(u32 *)(arg1 + 4) = arg2;
  goto cachevalid;

g4397:
  if (_trace) printf("g4397:\n");
  t2 = (t1 == Type_SingleFloat) ? 1 : 0;

g4402:
  if (_trace) printf("g4402:\n");
  if (t2 == 0)
    goto g4398;
  /* Here if argument TypeSingleFloat */
  /* NIL */
  /* Get the floating data */
  LDS(1, f1, *(u32 *)arg1 );
  /* constant 1.0 */
  LDS(2, f2, processor->sfp1);
  SUBS(0, f0, 1, f1, 2, f2); /* subs */
  /* Force the trap to occur here */
  /* trapb force the trap to occur here */
  iPC = *(u64 *)&(((CACHELINEP)iCP)->nextpcdata);
  iCP = *(u64 *)&(((CACHELINEP)iCP)->nextcp);
  /* Put the floating result */
  STS( (u32 *)arg1, 0, f0 );
  goto cachevalid;

g4398:
  if (_trace) printf("g4398:\n");
  /* Here for all other cases */
  goto decrementexception;

g4396:
  if (_trace) printf("g4396:\n");
#ifdef TRACING
#endif

DoDecrementIM:
  goto doistageerror;

/* end DoDecrement */
  /* End of Halfword operand from stack instruction - DoDecrement */
/* start DoMergeCdrNoPop */

  /* Halfword operand from stack instruction - DoMergeCdrNoPop */
  /* arg2 has the preloaded 8 bit operand. */

domergecdrnopop:
  if (_trace) printf("domergecdrnopop:\n");
#ifdef TRACING
#endif

DoMergeCdrNoPopSP:
  if (_trace) printf("DoMergeCdrNoPopSP:\n");
  /* Assume SP mode */
  arg1 = arg5;
  if (arg2 != 0)
    goto begindomergecdrnopop;
  /* SP-pop, Reload TOS */
  arg6 = *(u64 *)arg4;
  /* SP-pop mode */
  arg1 = iSP;
  /* Adjust SP */
  iSP = arg4;
#ifdef TRACING
  goto begindomergecdrnopop;
#endif

DoMergeCdrNoPopLP:
  if (_trace) printf("DoMergeCdrNoPopLP:\n");
#ifdef TRACING
  goto begindomergecdrnopop;
#endif

DoMergeCdrNoPopFP:
  if (_trace) printf("DoMergeCdrNoPopFP:\n");

begindomergecdrnopop:
  if (_trace) printf("begindomergecdrnopop:\n");
  /* arg1 has the operand address. */
  /* Compute operand address */
  arg1 = (arg2 * 8) + arg1;
  iPC = *(u64 *)&(((CACHELINEP)iCP)->nextpcdata);
  iCP = *(u64 *)&(((CACHELINEP)iCP)->nextcp);
  /* Get the CDR CODE/TAG of arg2 */
  t1 = *(s32 *)(arg1 + 4);
  /* Get the CDR CODE/TAG of arg1 */
  t2 = (u32)(arg6 >> ((4&7)*8));

g4403:
  if (_trace) printf("g4403:\n");
  /* Get Just the CDR code in position */
  t2 = t2 & 192;
  /* Get the TAG of arg1 */
  t1 = t1 & 63;
  /* Merge the tag of arg2 with the cdr code of arg1 */
  t3 = t1 | t2;
  /* Replace tag/cdr code no pop */
  *(u32 *)(arg1 + 4) = t3;
  goto cachevalid;
#ifdef TRACING
#endif

DoMergeCdrNoPopIM:
  goto doistageerror;

/* end DoMergeCdrNoPop */
  /* End of Halfword operand from stack instruction - DoMergeCdrNoPop */
/* start DoEqImmediateHandler */


doeqimmediatehandler:
  if (_trace) printf("doeqimmediatehandler:\n");
#ifdef TRACING
  goto DoEqIM;
#endif

DoEqIM:
  if (_trace) printf("DoEqIM:\n");
  arg2 = arg2 << 56;
  /* t4=tag t3=data */
  t4 = *(s32 *)(iSP + 4);
  t3 = *(s32 *)iSP;
  arg3 = arg3 >> 12;
  t11 = *(u64 *)&(processor->niladdress);
  /* Sign extension of arg2 is complete */
  arg2 = (s64)arg2 >> 56;
  /* TagType. */
  t4 = t4 & 63;
  t12 = *(u64 *)&(processor->taddress);
  /* 1 if no-pop, 0 if pop */
  arg3 = arg3 & 1;
  arg2 = (s32)t3 - (s32)arg2;
  t4 = t4 ^ Type_Fixnum;
  /* Either a stack-push or a stack-write */
  iSP = (arg3 * 8) + iSP;
  iPC = *(u64 *)&(((CACHELINEP)iCP)->nextpcdata);
  t4 = arg2 | t4;
  iCP = *(u64 *)&(((CACHELINEP)iCP)->nextcp);
  if (t4 == 0)
    t11 = t12;
  /* Yes Virginia, this does dual issue with above */
  *(u64 *)iSP = t11;
  goto cachevalid;

/* end DoEqImmediateHandler */
/* start DoIncrement */

  /* Halfword operand from stack instruction - DoIncrement */
  /* arg2 has the preloaded 8 bit operand. */

doincrement:
  if (_trace) printf("doincrement:\n");
#ifdef TRACING
#endif

DoIncrementSP:
  if (_trace) printf("DoIncrementSP:\n");
  /* Assume SP mode */
  arg1 = arg5;
  /* SP-pop mode */
  if (arg2 == 0)
    arg1 = iSP;
  /* Adjust SP if SP-pop mode */
  if (arg2 == 0)
    iSP = arg4;
#ifdef TRACING
  goto begindoincrement;
#endif

DoIncrementLP:
  if (_trace) printf("DoIncrementLP:\n");
#ifdef TRACING
  goto begindoincrement;
#endif

DoIncrementFP:
  if (_trace) printf("DoIncrementFP:\n");

begindoincrement:
  if (_trace) printf("begindoincrement:\n");
  /* arg1 has the operand address. */
  /* Compute operand address */
  arg1 = (arg2 * 8) + arg1;
  /* read tag/data of arg1 */
  arg3 = *(s32 *)arg1;
  arg2 = *(s32 *)(arg1 + 4);
  arg3 = (u32)arg3;
  /* Strip off any CDR code bits. */
  t1 = arg2 & 63;
  t2 = (t1 == Type_Fixnum) ? 1 : 0;

g4409:
  if (_trace) printf("g4409:\n");
  if (t2 == 0)
    goto g4405;
  /* Here if argument TypeFixnum */
  t2 = *(u64 *)&(processor->mostpositivefixnum);
  t3 = arg3 + 1;
  t2 = (arg3 == t2) ? 1 : 0;
  if (t2 != 0)
    goto incrementexception;
  iPC = *(u64 *)&(((CACHELINEP)iCP)->nextpcdata);
  iCP = *(u64 *)&(((CACHELINEP)iCP)->nextcp);
  *(u32 *)arg1 = t3;
  /* write the stack cache */
  *(u32 *)(arg1 + 4) = arg2;
  goto cachevalid;

g4405:
  if (_trace) printf("g4405:\n");
  t2 = (t1 == Type_SingleFloat) ? 1 : 0;

g4410:
  if (_trace) printf("g4410:\n");
  if (t2 == 0)
    goto g4406;
  /* Here if argument TypeSingleFloat */
  /* NIL */
  /* Get the floating data */
  LDS(1, f1, *(u32 *)arg1 );
  /* constant 1.0 */
  LDS(2, f2, processor->sfp1);
  ADDS(0, f0, 1, f1, 2, f2); /* adds */
  /* Force the trap to occur here */
  /* trapb force the trap to occur here */
  iPC = *(u64 *)&(((CACHELINEP)iCP)->nextpcdata);
  iCP = *(u64 *)&(((CACHELINEP)iCP)->nextcp);
  /* Put the floating result */
  STS( (u32 *)arg1, 0, f0 );
  goto cachevalid;

g4406:
  if (_trace) printf("g4406:\n");
  /* Here for all other cases */
  goto incrementexception;

g4404:
  if (_trace) printf("g4404:\n");
#ifdef TRACING
#endif

DoIncrementIM:
  goto doistageerror;

/* end DoIncrement */
  /* End of Halfword operand from stack instruction - DoIncrement */
  /* Fin. */



/* End of file automatically generated from ../alpha-emulator/ifuncom2.as */
