=========================================================================================================
Auto created by the td v5.0.30786
@Copy Right: Shanghai Anlogic Infotech, 2011 - 2021.
Wed Sep 22 23:54:37 2021
=========================================================================================================


Top Model:                top                                                             
Device:                   eagle_s20                                                       
Timing Constraint File:   test.sdc                                                        
STA Level:                Detail                                                          

=========================================================================================================
Timing constraint:        clock: u_pll/pll_inst.clkc[1]                                   
Clock = u_pll/pll_inst.clkc[1], period 19.965ns, rising at 0ns, falling at 9.982ns

17198 endpoints analyzed totally, and 23442648 paths analyzed
0 errors detected : 0 setup errors (TNS = 0.000), 0 hold errors (TNS = 0.000)
Minimum period is 17.993ns
---------------------------------------------------------------------------------------------------------

Paths for end point u_briey/axi_core_cpu/reg8_b7|u_briey/axi_core_cpu/reg8_b3 (284205 paths)
---------------------------------------------------------------------------------------------------------
 Slack (setup check):     1.972 ns                                                        
 Start Point:             u_briey/axi_core_cpu/reg59_b5_hfnopt2_0.clk (rising edge triggered by clock u_pll/pll_inst.clkc[1])
 End Point:               u_briey/axi_core_cpu/reg8_b7|u_briey/axi_core_cpu/reg8_b3.b[1] (rising edge triggered by clock u_pll/pll_inst.clkc[1])
 Clock group:             u_pll/pll_inst.refclk                                           
 Data Path Delay:         17.749ns  (logic 6.690ns, net 11.059ns, 37% logic)              
 Logic Levels:            16                                                              

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u_briey/axi_core_cpu/reg59_b5_hfnopt2_0.clk (clk50mp)       net                     2.276       2.276      top.v(49)     
 launch clock edge                                                                   0.000       2.276
---------------------------------------------------------------------------------------------------------
 u_briey/axi_core_cpu/reg59_b5_hfnopt2_0.q[0]                clk2q                   0.146 r     2.422
 u_briey/axi_core_cpu/IBusCachedPlugin_cache/al_ram_ways_0_tags_r3_c5_m0.a[1] (u_briey/axi_core_cpu/IBusCachedPlugin_fetchPc_pcReg[5]_hfnopt2_0) net  (fanout = 24)      1.040 r     3.462      Briey.v(5812) 
 u_briey/axi_core_cpu/IBusCachedPlugin_cache/al_ram_ways_0_tags_r3_c5_m0.f[1] cell                    0.408 r     3.870
 u_briey/axi_core_cpu/IBusCachedPlugin_cache/_al_u111|u_briey/axi_core_cpu/IBusCachedPlugin_cache/_al_u180.b[0] (u_briey/axi_core_cpu/IBusCachedPlugin_cache/al_ram_ways_0_tags_do_i3_021) net  (fanout = 1)       0.594 r     4.464                    
 u_briey/axi_core_cpu/IBusCachedPlugin_cache/_al_u111|u_briey/axi_core_cpu/IBusCachedPlugin_cache/_al_u180.f[0] cell                    0.431 r     4.895
 u_briey/axi_core_cpu/IBusCachedPlugin_cache/_al_u179|u_briey/axi_core_cpu/IBusCachedPlugin_cache/_al_u181.c[0] (u_briey/axi_core_cpu/IBusCachedPlugin_cache/_al_u180_o) net  (fanout = 1)       0.456 r     5.351                    
 u_briey/axi_core_cpu/IBusCachedPlugin_cache/_al_u179|u_briey/axi_core_cpu/IBusCachedPlugin_cache/_al_u181.f[0] cell                    0.348 r     5.699
 u_briey/axi_core_cpu/IBusCachedPlugin_cache/_al_u191|u_briey/axi_core_cpu/reg59_b7_hfnopt2_2.b[1] (u_briey/axi_core_cpu/IBusCachedPlugin_cache/_al_u181_o) net  (fanout = 2)       0.897 r     6.596                    
 u_briey/axi_core_cpu/IBusCachedPlugin_cache/_al_u191|u_briey/axi_core_cpu/reg59_b7_hfnopt2_2.f[1] cell                    0.431 r     7.027
 u_briey/axi_core_cpu/IBusCachedPlugin_cache/_al_u193|u_briey/axi_core_cpu/IBusCachedPlugin_cache/_al_u190.c[1] (u_briey/axi_core_cpu/IBusCachedPlugin_cache/_al_u191_o) net  (fanout = 1)       0.459 r     7.486                    
 u_briey/axi_core_cpu/IBusCachedPlugin_cache/_al_u193|u_briey/axi_core_cpu/IBusCachedPlugin_cache/_al_u190.f[1] cell                    0.348 r     7.834
 u_briey/axi_core_cpu/IBusCachedPlugin_cache/_al_u201|u_briey/axi_core_cpu/IBusCachedPlugin_cache/_al_u122.b[1] (u_briey/axi_core_cpu/IBusCachedPlugin_cache/_al_u193_o) net  (fanout = 1)       0.515 r     8.349                    
 u_briey/axi_core_cpu/IBusCachedPlugin_cache/_al_u201|u_briey/axi_core_cpu/IBusCachedPlugin_cache/_al_u122.f[1] cell                    0.431 r     8.780
 u_briey/axi_core_cpu/IBusCachedPlugin_cache/_al_u202.a[1] (u_briey/axi_core_cpu/IBusCachedPlugin_cache/_al_u201_o) net  (fanout = 2)       0.468 r     9.248                    
 u_briey/axi_core_cpu/IBusCachedPlugin_cache/_al_u202.fx[0]  cell                    0.618 r     9.866
 u_briey/axi_core_cpu/_al_u2421|u_briey/axi_core_cpu/IBusCachedPlugin_decompressor_bufferValidLatch_reg.c[0] (u_briey/axi_core_cpu/IBusCachedPlugin_cache_io_cpu_fetch_cacheMiss) net  (fanout = 7)       1.000 r    10.866      Briey.v(5239) 
 u_briey/axi_core_cpu/_al_u2421|u_briey/axi_core_cpu/IBusCachedPlugin_decompressor_bufferValidLatch_reg.f[0] cell                    0.348 r    11.214
 u_briey/axi_core_cpu/reg6_b4|u_briey/axi_core_cpu/reg6_b6.a[0] (u_briey/axi_core_cpu/IBusCachedPlugin_decompressor_bufferValidPatched_lutinv) net  (fanout = 34)      1.094 r    12.308      Briey.v(5885) 
 u_briey/axi_core_cpu/reg6_b4|u_briey/axi_core_cpu/reg6_b6.f[0] cell                    0.424 r    12.732
 u_briey/axi_core_cpu/_al_u2739|u_briey/axi_core_cpu/_al_u2831.d[1] (u_briey/axi_core_cpu/IBusCachedPlugin_decompressor_raw[5]_neg_lutinv) net  (fanout = 9)       0.946 r    13.678                    
 u_briey/axi_core_cpu/_al_u2739|u_briey/axi_core_cpu/_al_u2831.f[1] cell                    0.262 r    13.940
 u_briey/axi_core_cpu/_al_u2857.a[0] (u_briey/axi_core_cpu/mux132_b2_sel_is_0_o) net  (fanout = 4)       0.696 r    14.636                    
 u_briey/axi_core_cpu/_al_u2857.f[0]                         cell                    0.408 r    15.044
 u_briey/axi_core_cpu/_al_u2901|u_briey/axi_core_cpu/_al_u2944.e[1] (u_briey/axi_core_cpu/_al_u2857_o) net  (fanout = 2)       0.519 r    15.563                    
 u_briey/axi_core_cpu/_al_u2901|u_briey/axi_core_cpu/_al_u2944.f[1] cell                    0.282 r    15.845
 u_briey/axi_core_cpu/_al_u2941|u_briey/axi_core_cpu/_al_u2915.a[1] (u_briey/axi_core_cpu/_al_u2901_o) net  (fanout = 4)       0.470 r    16.315                    
 u_briey/axi_core_cpu/_al_u2941|u_briey/axi_core_cpu/_al_u2915.f[1] cell                    0.424 r    16.739
 u_briey/axi_core_cpu/_al_u2916|u_briey/axi_core_cpu/_al_u2942.a[0] (u_briey/axi_core_cpu/n202[7]) net  (fanout = 1)       0.901 r    17.640                    
 u_briey/axi_core_cpu/_al_u2916|u_briey/axi_core_cpu/_al_u2942.f[0] cell                    0.424 r    18.064
 u_briey/systemDebugger_1/reg2_b21|u_briey/systemDebugger_1/reg2_b25.a[0] (u_briey/axi_core_cpu/_al_u2942_o) net  (fanout = 1)       0.548 r    18.612                    
 u_briey/systemDebugger_1/reg2_b21|u_briey/systemDebugger_1/reg2_b25.f[0] cell                    0.408 r    19.020
 u_briey/axi_core_cpu/reg8_b7|u_briey/axi_core_cpu/reg8_b3.b[1] (u_briey/axi_core_cpu/_al_u2946_o) net  (fanout = 1)       0.456 r    19.476      Briey.v(5934) 
 u_briey/axi_core_cpu/reg8_b7|u_briey/axi_core_cpu/reg8_b3   path2reg1               0.549      20.025
 Arrival time                                                                       20.025                  (16 lvl)      

 source latency                                                                      0.000       0.000                    
 u_briey/axi_core_cpu/reg8_b7|u_briey/axi_core_cpu/reg8_b3.clk (clk50mp) net                     1.976       1.976      top.v(49)     
 capture clock edge                                                                 19.965      21.941
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.116      21.825
 clock uncertainty                                                                  -0.000      21.825
 clock recovergence pessimism                                                        0.172      21.997
 Required time                                                                      21.997            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               1.972ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):     1.972 ns                                                        
 Start Point:             u_briey/axi_core_cpu/reg59_b5_hfnopt2_0.clk (rising edge triggered by clock u_pll/pll_inst.clkc[1])
 End Point:               u_briey/axi_core_cpu/reg8_b7|u_briey/axi_core_cpu/reg8_b3.b[1] (rising edge triggered by clock u_pll/pll_inst.clkc[1])
 Clock group:             u_pll/pll_inst.refclk                                           
 Data Path Delay:         17.749ns  (logic 6.690ns, net 11.059ns, 37% logic)              
 Logic Levels:            16                                                              

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u_briey/axi_core_cpu/reg59_b5_hfnopt2_0.clk (clk50mp)       net                     2.276       2.276      top.v(49)     
 launch clock edge                                                                   0.000       2.276
---------------------------------------------------------------------------------------------------------
 u_briey/axi_core_cpu/reg59_b5_hfnopt2_0.q[0]                clk2q                   0.146 r     2.422
 u_briey/axi_core_cpu/IBusCachedPlugin_cache/al_ram_ways_0_tags_r3_c5_m0.a[1] (u_briey/axi_core_cpu/IBusCachedPlugin_fetchPc_pcReg[5]_hfnopt2_0) net  (fanout = 24)      1.040 r     3.462      Briey.v(5812) 
 u_briey/axi_core_cpu/IBusCachedPlugin_cache/al_ram_ways_0_tags_r3_c5_m0.f[1] cell                    0.408 r     3.870
 u_briey/axi_core_cpu/IBusCachedPlugin_cache/_al_u111|u_briey/axi_core_cpu/IBusCachedPlugin_cache/_al_u180.b[0] (u_briey/axi_core_cpu/IBusCachedPlugin_cache/al_ram_ways_0_tags_do_i3_021) net  (fanout = 1)       0.594 r     4.464                    
 u_briey/axi_core_cpu/IBusCachedPlugin_cache/_al_u111|u_briey/axi_core_cpu/IBusCachedPlugin_cache/_al_u180.f[0] cell                    0.431 r     4.895
 u_briey/axi_core_cpu/IBusCachedPlugin_cache/_al_u179|u_briey/axi_core_cpu/IBusCachedPlugin_cache/_al_u181.c[0] (u_briey/axi_core_cpu/IBusCachedPlugin_cache/_al_u180_o) net  (fanout = 1)       0.456 r     5.351                    
 u_briey/axi_core_cpu/IBusCachedPlugin_cache/_al_u179|u_briey/axi_core_cpu/IBusCachedPlugin_cache/_al_u181.f[0] cell                    0.348 r     5.699
 u_briey/axi_core_cpu/IBusCachedPlugin_cache/_al_u191|u_briey/axi_core_cpu/reg59_b7_hfnopt2_2.b[1] (u_briey/axi_core_cpu/IBusCachedPlugin_cache/_al_u181_o) net  (fanout = 2)       0.897 r     6.596                    
 u_briey/axi_core_cpu/IBusCachedPlugin_cache/_al_u191|u_briey/axi_core_cpu/reg59_b7_hfnopt2_2.f[1] cell                    0.431 r     7.027
 u_briey/axi_core_cpu/IBusCachedPlugin_cache/_al_u193|u_briey/axi_core_cpu/IBusCachedPlugin_cache/_al_u190.c[1] (u_briey/axi_core_cpu/IBusCachedPlugin_cache/_al_u191_o) net  (fanout = 1)       0.459 r     7.486                    
 u_briey/axi_core_cpu/IBusCachedPlugin_cache/_al_u193|u_briey/axi_core_cpu/IBusCachedPlugin_cache/_al_u190.f[1] cell                    0.348 r     7.834
 u_briey/axi_core_cpu/IBusCachedPlugin_cache/_al_u201|u_briey/axi_core_cpu/IBusCachedPlugin_cache/_al_u122.b[1] (u_briey/axi_core_cpu/IBusCachedPlugin_cache/_al_u193_o) net  (fanout = 1)       0.515 r     8.349                    
 u_briey/axi_core_cpu/IBusCachedPlugin_cache/_al_u201|u_briey/axi_core_cpu/IBusCachedPlugin_cache/_al_u122.f[1] cell                    0.431 r     8.780
 u_briey/axi_core_cpu/IBusCachedPlugin_cache/_al_u202.a[0] (u_briey/axi_core_cpu/IBusCachedPlugin_cache/_al_u201_o) net  (fanout = 2)       0.468 r     9.248                    
 u_briey/axi_core_cpu/IBusCachedPlugin_cache/_al_u202.fx[0]  cell                    0.618 r     9.866
 u_briey/axi_core_cpu/_al_u2421|u_briey/axi_core_cpu/IBusCachedPlugin_decompressor_bufferValidLatch_reg.c[0] (u_briey/axi_core_cpu/IBusCachedPlugin_cache_io_cpu_fetch_cacheMiss) net  (fanout = 7)       1.000 r    10.866      Briey.v(5239) 
 u_briey/axi_core_cpu/_al_u2421|u_briey/axi_core_cpu/IBusCachedPlugin_decompressor_bufferValidLatch_reg.f[0] cell                    0.348 r    11.214
 u_briey/axi_core_cpu/reg6_b4|u_briey/axi_core_cpu/reg6_b6.a[0] (u_briey/axi_core_cpu/IBusCachedPlugin_decompressor_bufferValidPatched_lutinv) net  (fanout = 34)      1.094 r    12.308      Briey.v(5885) 
 u_briey/axi_core_cpu/reg6_b4|u_briey/axi_core_cpu/reg6_b6.f[0] cell                    0.424 r    12.732
 u_briey/axi_core_cpu/_al_u2739|u_briey/axi_core_cpu/_al_u2831.d[1] (u_briey/axi_core_cpu/IBusCachedPlugin_decompressor_raw[5]_neg_lutinv) net  (fanout = 9)       0.946 r    13.678                    
 u_briey/axi_core_cpu/_al_u2739|u_briey/axi_core_cpu/_al_u2831.f[1] cell                    0.262 r    13.940
 u_briey/axi_core_cpu/_al_u2857.a[0] (u_briey/axi_core_cpu/mux132_b2_sel_is_0_o) net  (fanout = 4)       0.696 r    14.636                    
 u_briey/axi_core_cpu/_al_u2857.f[0]                         cell                    0.408 r    15.044
 u_briey/axi_core_cpu/_al_u2901|u_briey/axi_core_cpu/_al_u2944.e[1] (u_briey/axi_core_cpu/_al_u2857_o) net  (fanout = 2)       0.519 r    15.563                    
 u_briey/axi_core_cpu/_al_u2901|u_briey/axi_core_cpu/_al_u2944.f[1] cell                    0.282 r    15.845
 u_briey/axi_core_cpu/_al_u2941|u_briey/axi_core_cpu/_al_u2915.a[1] (u_briey/axi_core_cpu/_al_u2901_o) net  (fanout = 4)       0.470 r    16.315                    
 u_briey/axi_core_cpu/_al_u2941|u_briey/axi_core_cpu/_al_u2915.f[1] cell                    0.424 r    16.739
 u_briey/axi_core_cpu/_al_u2916|u_briey/axi_core_cpu/_al_u2942.a[0] (u_briey/axi_core_cpu/n202[7]) net  (fanout = 1)       0.901 r    17.640                    
 u_briey/axi_core_cpu/_al_u2916|u_briey/axi_core_cpu/_al_u2942.f[0] cell                    0.424 r    18.064
 u_briey/systemDebugger_1/reg2_b21|u_briey/systemDebugger_1/reg2_b25.a[0] (u_briey/axi_core_cpu/_al_u2942_o) net  (fanout = 1)       0.548 r    18.612                    
 u_briey/systemDebugger_1/reg2_b21|u_briey/systemDebugger_1/reg2_b25.f[0] cell                    0.408 r    19.020
 u_briey/axi_core_cpu/reg8_b7|u_briey/axi_core_cpu/reg8_b3.b[1] (u_briey/axi_core_cpu/_al_u2946_o) net  (fanout = 1)       0.456 r    19.476      Briey.v(5934) 
 u_briey/axi_core_cpu/reg8_b7|u_briey/axi_core_cpu/reg8_b3   path2reg1               0.549      20.025
 Arrival time                                                                       20.025                  (16 lvl)      

 source latency                                                                      0.000       0.000                    
 u_briey/axi_core_cpu/reg8_b7|u_briey/axi_core_cpu/reg8_b3.clk (clk50mp) net                     1.976       1.976      top.v(49)     
 capture clock edge                                                                 19.965      21.941
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.116      21.825
 clock uncertainty                                                                  -0.000      21.825
 clock recovergence pessimism                                                        0.172      21.997
 Required time                                                                      21.997            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               1.972ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):     2.060 ns                                                        
 Start Point:             u_briey/axi_core_cpu/reg59_b5_hfnopt2_0.clk (rising edge triggered by clock u_pll/pll_inst.clkc[1])
 End Point:               u_briey/axi_core_cpu/reg8_b7|u_briey/axi_core_cpu/reg8_b3.b[1] (rising edge triggered by clock u_pll/pll_inst.clkc[1])
 Clock group:             u_pll/pll_inst.refclk                                           
 Data Path Delay:         17.661ns  (logic 6.773ns, net 10.888ns, 38% logic)              
 Logic Levels:            16                                                              

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u_briey/axi_core_cpu/reg59_b5_hfnopt2_0.clk (clk50mp)       net                     2.276       2.276      top.v(49)     
 launch clock edge                                                                   0.000       2.276
---------------------------------------------------------------------------------------------------------
 u_briey/axi_core_cpu/reg59_b5_hfnopt2_0.q[0]                clk2q                   0.146 r     2.422
 u_briey/axi_core_cpu/IBusCachedPlugin_cache/al_ram_ways_0_tags_r3_c5_m0.a[1] (u_briey/axi_core_cpu/IBusCachedPlugin_fetchPc_pcReg[5]_hfnopt2_0) net  (fanout = 24)      1.040 r     3.462      Briey.v(5812) 
 u_briey/axi_core_cpu/IBusCachedPlugin_cache/al_ram_ways_0_tags_r3_c5_m0.f[1] cell                    0.408 r     3.870
 u_briey/axi_core_cpu/IBusCachedPlugin_cache/_al_u111|u_briey/axi_core_cpu/IBusCachedPlugin_cache/_al_u180.b[0] (u_briey/axi_core_cpu/IBusCachedPlugin_cache/al_ram_ways_0_tags_do_i3_021) net  (fanout = 1)       0.594 r     4.464                    
 u_briey/axi_core_cpu/IBusCachedPlugin_cache/_al_u111|u_briey/axi_core_cpu/IBusCachedPlugin_cache/_al_u180.f[0] cell                    0.431 r     4.895
 u_briey/axi_core_cpu/IBusCachedPlugin_cache/_al_u179|u_briey/axi_core_cpu/IBusCachedPlugin_cache/_al_u181.c[0] (u_briey/axi_core_cpu/IBusCachedPlugin_cache/_al_u180_o) net  (fanout = 1)       0.456 r     5.351                    
 u_briey/axi_core_cpu/IBusCachedPlugin_cache/_al_u179|u_briey/axi_core_cpu/IBusCachedPlugin_cache/_al_u181.f[0] cell                    0.348 r     5.699
 u_briey/axi_core_cpu/IBusCachedPlugin_cache/_al_u191|u_briey/axi_core_cpu/reg59_b7_hfnopt2_2.b[1] (u_briey/axi_core_cpu/IBusCachedPlugin_cache/_al_u181_o) net  (fanout = 2)       0.897 r     6.596                    
 u_briey/axi_core_cpu/IBusCachedPlugin_cache/_al_u191|u_briey/axi_core_cpu/reg59_b7_hfnopt2_2.f[1] cell                    0.431 r     7.027
 u_briey/axi_core_cpu/IBusCachedPlugin_cache/_al_u193|u_briey/axi_core_cpu/IBusCachedPlugin_cache/_al_u190.c[1] (u_briey/axi_core_cpu/IBusCachedPlugin_cache/_al_u191_o) net  (fanout = 1)       0.459 r     7.486                    
 u_briey/axi_core_cpu/IBusCachedPlugin_cache/_al_u193|u_briey/axi_core_cpu/IBusCachedPlugin_cache/_al_u190.f[1] cell                    0.348 r     7.834
 u_briey/axi_core_cpu/IBusCachedPlugin_cache/_al_u201|u_briey/axi_core_cpu/IBusCachedPlugin_cache/_al_u122.b[1] (u_briey/axi_core_cpu/IBusCachedPlugin_cache/_al_u193_o) net  (fanout = 1)       0.515 r     8.349                    
 u_briey/axi_core_cpu/IBusCachedPlugin_cache/_al_u201|u_briey/axi_core_cpu/IBusCachedPlugin_cache/_al_u122.f[1] cell                    0.431 r     8.780
 u_briey/axi_core_cpu/IBusCachedPlugin_cache/_al_u202.a[1] (u_briey/axi_core_cpu/IBusCachedPlugin_cache/_al_u201_o) net  (fanout = 2)       0.468 r     9.248                    
 u_briey/axi_core_cpu/IBusCachedPlugin_cache/_al_u202.fx[0]  cell                    0.618 r     9.866
 u_briey/axi_core_cpu/_al_u2421|u_briey/axi_core_cpu/IBusCachedPlugin_decompressor_bufferValidLatch_reg.a[1] (u_briey/axi_core_cpu/IBusCachedPlugin_cache_io_cpu_fetch_cacheMiss) net  (fanout = 7)       0.977 r    10.843      Briey.v(5239) 
 u_briey/axi_core_cpu/_al_u2421|u_briey/axi_core_cpu/IBusCachedPlugin_decompressor_bufferValidLatch_reg.f[1] cell                    0.424 r    11.267
 u_briey/axi_core_cpu/reg6_b4|u_briey/axi_core_cpu/reg6_b6.b[0] (u_briey/axi_core_cpu/_al_u2421_o) net  (fanout = 16)      0.946 r    12.213                    
 u_briey/axi_core_cpu/reg6_b4|u_briey/axi_core_cpu/reg6_b6.f[0] cell                    0.431 r    12.644
 u_briey/axi_core_cpu/_al_u2739|u_briey/axi_core_cpu/_al_u2831.d[1] (u_briey/axi_core_cpu/IBusCachedPlugin_decompressor_raw[5]_neg_lutinv) net  (fanout = 9)       0.946 r    13.590                    
 u_briey/axi_core_cpu/_al_u2739|u_briey/axi_core_cpu/_al_u2831.f[1] cell                    0.262 r    13.852
 u_briey/axi_core_cpu/_al_u2857.a[0] (u_briey/axi_core_cpu/mux132_b2_sel_is_0_o) net  (fanout = 4)       0.696 r    14.548                    
 u_briey/axi_core_cpu/_al_u2857.f[0]                         cell                    0.408 r    14.956
 u_briey/axi_core_cpu/_al_u2901|u_briey/axi_core_cpu/_al_u2944.e[1] (u_briey/axi_core_cpu/_al_u2857_o) net  (fanout = 2)       0.519 r    15.475                    
 u_briey/axi_core_cpu/_al_u2901|u_briey/axi_core_cpu/_al_u2944.f[1] cell                    0.282 r    15.757
 u_briey/axi_core_cpu/_al_u2941|u_briey/axi_core_cpu/_al_u2915.a[1] (u_briey/axi_core_cpu/_al_u2901_o) net  (fanout = 4)       0.470 r    16.227                    
 u_briey/axi_core_cpu/_al_u2941|u_briey/axi_core_cpu/_al_u2915.f[1] cell                    0.424 r    16.651
 u_briey/axi_core_cpu/_al_u2916|u_briey/axi_core_cpu/_al_u2942.a[0] (u_briey/axi_core_cpu/n202[7]) net  (fanout = 1)       0.901 r    17.552                    
 u_briey/axi_core_cpu/_al_u2916|u_briey/axi_core_cpu/_al_u2942.f[0] cell                    0.424 r    17.976
 u_briey/systemDebugger_1/reg2_b21|u_briey/systemDebugger_1/reg2_b25.a[0] (u_briey/axi_core_cpu/_al_u2942_o) net  (fanout = 1)       0.548 r    18.524                    
 u_briey/systemDebugger_1/reg2_b21|u_briey/systemDebugger_1/reg2_b25.f[0] cell                    0.408 r    18.932
 u_briey/axi_core_cpu/reg8_b7|u_briey/axi_core_cpu/reg8_b3.b[1] (u_briey/axi_core_cpu/_al_u2946_o) net  (fanout = 1)       0.456 r    19.388      Briey.v(5934) 
 u_briey/axi_core_cpu/reg8_b7|u_briey/axi_core_cpu/reg8_b3   path2reg1               0.549      19.937
 Arrival time                                                                       19.937                  (16 lvl)      

 source latency                                                                      0.000       0.000                    
 u_briey/axi_core_cpu/reg8_b7|u_briey/axi_core_cpu/reg8_b3.clk (clk50mp) net                     1.976       1.976      top.v(49)     
 capture clock edge                                                                 19.965      21.941
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.116      21.825
 clock uncertainty                                                                  -0.000      21.825
 clock recovergence pessimism                                                        0.172      21.997
 Required time                                                                      21.997            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               2.060ns          

---------------------------------------------------------------------------------------------------------

Paths for end point u_briey/axi_core_cpu/dataCache_1/_al_u1965|u_briey/axi_core_cpu/dataCache_1/reg12_b1 (51946 paths)
---------------------------------------------------------------------------------------------------------
 Slack (setup check):     2.207 ns                                                        
 Start Point:             u_briey/axi_core_cpu/dataCache_1/_al_u2251|u_briey/axi_core_cpu/dataCache_1/stageB_tagsReadRsp_0_error_reg.clk (rising edge triggered by clock u_pll/pll_inst.clkc[1])
 End Point:               u_briey/axi_core_cpu/dataCache_1/_al_u1965|u_briey/axi_core_cpu/dataCache_1/reg12_b1.c[0] (rising edge triggered by clock u_pll/pll_inst.clkc[1])
 Clock group:             u_pll/pll_inst.refclk                                           
 Data Path Delay:         17.514ns  (logic 4.310ns, net 13.204ns, 24% logic)              
 Logic Levels:            12                                                              

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u_briey/axi_core_cpu/dataCache_1/_al_u2251|u_briey/axi_core_cpu/dataCache_1/stageB_tagsReadRsp_0_error_reg.clk (clk50mp) net                     2.276       2.276      top.v(49)     
 launch clock edge                                                                   0.000       2.276
---------------------------------------------------------------------------------------------------------
 u_briey/axi_core_cpu/dataCache_1/_al_u2251|u_briey/axi_core_cpu/dataCache_1/stageB_tagsReadRsp_0_error_reg.q[0] clk2q                   0.146 r     2.422
 u_briey/axi_core_cpu/dataCache_1/_al_u383|u_briey/axi_core_cpu/dataCache_1/reg6_b9.d[1] (u_briey/axi_core_cpu/dataCache_1/stageB_tagsReadRsp_0_error) net  (fanout = 1)       1.263 r     3.685      Briey.v(14452)
 u_briey/axi_core_cpu/dataCache_1/_al_u383|u_briey/axi_core_cpu/dataCache_1/reg6_b9.f[1] cell                    0.262 r     3.947
 u_briey/axi_core_cpu/dataCache_1/_al_u384|u_briey/axi_core_cpu/dataCache_1/stageB_dataColisions_reg[0].a[1] (u_briey/axi_core_cpu/dataCache_1/n57) net  (fanout = 1)       0.309 r     4.256                    
 u_briey/axi_core_cpu/dataCache_1/_al_u384|u_briey/axi_core_cpu/dataCache_1/stageB_dataColisions_reg[0].f[1] cell                    0.424 r     4.680
 u_briey/axi_core_cpu/dataCache_1/_al_u462|u_briey/axi_core_cpu/_al_u2256.c[1] (u_briey/axi_core_cpu/dataCache_1_io_cpu_writeBack_accessError) net  (fanout = 2)       0.669 r     5.349      Briey.v(5253) 
 u_briey/axi_core_cpu/dataCache_1/_al_u462|u_briey/axi_core_cpu/_al_u2256.f[1] cell                    0.348 r     5.697
 u_briey/axi_core_cpu/dataCache_1/reg6_b2|u_briey/axi_core_cpu/dataCache_1/reg6_b3_hfnopt2_4.b[0] (u_briey/axi_core_cpu/dataCache_1/when_DataCache_l1052_neg_lutinv) net  (fanout = 15)      0.380 r     6.077                    
 u_briey/axi_core_cpu/dataCache_1/reg6_b2|u_briey/axi_core_cpu/dataCache_1/reg6_b3_hfnopt2_4.f[0] cell                    0.431 r     6.508
 u_briey/axi_core_cpu/_al_u1046|u_briey/axi_core_cpu/_al_u1254_hfnopt2_5_hfnopt2_9.d[0] (u_briey/axi_core_cpu/dataCache_1_io_cpu_writeBack_haltIt_hfnopt2_4) net  (fanout = 15)      2.127 r     8.635      Briey.v(5249) 
 u_briey/axi_core_cpu/_al_u1046|u_briey/axi_core_cpu/_al_u1254_hfnopt2_5_hfnopt2_9.f[0] cell                    0.205 r     8.840
 u_briey/axi_core_cpu/dataCache_1/_al_u2578|u_briey/axi_core_cpu/dataCache_1/_al_u366_hfnopt2_41.d[0] (u_briey/axi_core_cpu/memory_arbitration_isStuck_hfnopt2_5) net  (fanout = 8)       4.810 r    13.650      Briey.v(5702) 
 u_briey/axi_core_cpu/dataCache_1/_al_u2578|u_briey/axi_core_cpu/dataCache_1/_al_u366_hfnopt2_41.f[0] cell                    0.262 r    13.912
 u_briey/axi_core_cpu/dataCache_1/al_ram_ways_0_data_symbol0_r25_c0_m0.d[1] (u_briey/axi_core_cpu/dataCache_1/tagsReadCmd_payload[0]_hfnopt2_41) net  (fanout = 24)      0.764 r    14.676      Briey.v(14378)
 u_briey/axi_core_cpu/dataCache_1/al_ram_ways_0_data_symbol0_r25_c0_m0.f[1] cell                    0.205 r    14.881
 u_briey/axi_core_cpu/dataCache_1/_al_u1942|u_briey/axi_core_cpu/dataCache_1/_al_u2046.c[0] (u_briey/axi_core_cpu/dataCache_1/al_ram_ways_0_data_symbol0_do_i25_001) net  (fanout = 1)       0.468 r    15.349                    
 u_briey/axi_core_cpu/dataCache_1/_al_u1942|u_briey/axi_core_cpu/dataCache_1/_al_u2046.f[0] cell                    0.348 r    15.697
 u_briey/axi_core_cpu/dataCache_1/_al_u1943|u_briey/axi_core_cpu/dataCache_1/_al_u2047.b[0] (u_briey/axi_core_cpu/dataCache_1/_al_u2046_o) net  (fanout = 1)       0.307 r    16.004                    
 u_briey/axi_core_cpu/dataCache_1/_al_u1943|u_briey/axi_core_cpu/dataCache_1/_al_u2047.f[0] cell                    0.333 r    16.337
 u_briey/axi_core_cpu/dataCache_1/_al_u1947|u_briey/axi_core_cpu/dataCache_1/_al_u2051.d[0] (u_briey/axi_core_cpu/dataCache_1/_al_u2047_o) net  (fanout = 1)       0.738 r    17.075                    
 u_briey/axi_core_cpu/dataCache_1/_al_u1947|u_briey/axi_core_cpu/dataCache_1/_al_u2051.f[0] cell                    0.262 r    17.337
 u_briey/axi_core_cpu/dataCache_1/_al_u2060.a[1] (u_briey/axi_core_cpu/dataCache_1/_al_u2051_o) net  (fanout = 2)       0.818 r    18.155                    
 u_briey/axi_core_cpu/dataCache_1/_al_u2060.fx[0]            cell                    0.618 r    18.773
 u_briey/axi_core_cpu/dataCache_1/_al_u1965|u_briey/axi_core_cpu/dataCache_1/reg12_b1.c[0] (u_briey/axi_core_cpu/dataCache_1/_al_u2060_o) net  (fanout = 1)       0.551 r    19.324      Briey.v(14366)
 u_briey/axi_core_cpu/dataCache_1/_al_u1965|u_briey/axi_core_cpu/dataCache_1/reg12_b1 path2reg0               0.466      19.790
 Arrival time                                                                       19.790                  (12 lvl)      

 source latency                                                                      0.000       0.000                    
 u_briey/axi_core_cpu/dataCache_1/_al_u1965|u_briey/axi_core_cpu/dataCache_1/reg12_b1.clk (clk50mp) net                     1.976       1.976      top.v(49)     
 capture clock edge                                                                 19.965      21.941
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.116      21.825
 clock uncertainty                                                                  -0.000      21.825
 clock recovergence pessimism                                                        0.172      21.997
 Required time                                                                      21.997            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               2.207ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):     2.207 ns                                                        
 Start Point:             u_briey/axi_core_cpu/dataCache_1/_al_u2251|u_briey/axi_core_cpu/dataCache_1/stageB_tagsReadRsp_0_error_reg.clk (rising edge triggered by clock u_pll/pll_inst.clkc[1])
 End Point:               u_briey/axi_core_cpu/dataCache_1/_al_u1965|u_briey/axi_core_cpu/dataCache_1/reg12_b1.c[0] (rising edge triggered by clock u_pll/pll_inst.clkc[1])
 Clock group:             u_pll/pll_inst.refclk                                           
 Data Path Delay:         17.514ns  (logic 4.310ns, net 13.204ns, 24% logic)              
 Logic Levels:            12                                                              

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u_briey/axi_core_cpu/dataCache_1/_al_u2251|u_briey/axi_core_cpu/dataCache_1/stageB_tagsReadRsp_0_error_reg.clk (clk50mp) net                     2.276       2.276      top.v(49)     
 launch clock edge                                                                   0.000       2.276
---------------------------------------------------------------------------------------------------------
 u_briey/axi_core_cpu/dataCache_1/_al_u2251|u_briey/axi_core_cpu/dataCache_1/stageB_tagsReadRsp_0_error_reg.q[0] clk2q                   0.146 r     2.422
 u_briey/axi_core_cpu/dataCache_1/_al_u383|u_briey/axi_core_cpu/dataCache_1/reg6_b9.d[1] (u_briey/axi_core_cpu/dataCache_1/stageB_tagsReadRsp_0_error) net  (fanout = 1)       1.263 r     3.685      Briey.v(14452)
 u_briey/axi_core_cpu/dataCache_1/_al_u383|u_briey/axi_core_cpu/dataCache_1/reg6_b9.f[1] cell                    0.262 r     3.947
 u_briey/axi_core_cpu/dataCache_1/_al_u384|u_briey/axi_core_cpu/dataCache_1/stageB_dataColisions_reg[0].a[1] (u_briey/axi_core_cpu/dataCache_1/n57) net  (fanout = 1)       0.309 r     4.256                    
 u_briey/axi_core_cpu/dataCache_1/_al_u384|u_briey/axi_core_cpu/dataCache_1/stageB_dataColisions_reg[0].f[1] cell                    0.424 r     4.680
 u_briey/axi_core_cpu/dataCache_1/_al_u462|u_briey/axi_core_cpu/_al_u2256.c[1] (u_briey/axi_core_cpu/dataCache_1_io_cpu_writeBack_accessError) net  (fanout = 2)       0.669 r     5.349      Briey.v(5253) 
 u_briey/axi_core_cpu/dataCache_1/_al_u462|u_briey/axi_core_cpu/_al_u2256.f[1] cell                    0.348 r     5.697
 u_briey/axi_core_cpu/dataCache_1/reg6_b2|u_briey/axi_core_cpu/dataCache_1/reg6_b3_hfnopt2_4.b[0] (u_briey/axi_core_cpu/dataCache_1/when_DataCache_l1052_neg_lutinv) net  (fanout = 15)      0.380 r     6.077                    
 u_briey/axi_core_cpu/dataCache_1/reg6_b2|u_briey/axi_core_cpu/dataCache_1/reg6_b3_hfnopt2_4.f[0] cell                    0.431 r     6.508
 u_briey/axi_core_cpu/_al_u1046|u_briey/axi_core_cpu/_al_u1254_hfnopt2_5_hfnopt2_9.d[0] (u_briey/axi_core_cpu/dataCache_1_io_cpu_writeBack_haltIt_hfnopt2_4) net  (fanout = 15)      2.127 r     8.635      Briey.v(5249) 
 u_briey/axi_core_cpu/_al_u1046|u_briey/axi_core_cpu/_al_u1254_hfnopt2_5_hfnopt2_9.f[0] cell                    0.205 r     8.840
 u_briey/axi_core_cpu/dataCache_1/_al_u2578|u_briey/axi_core_cpu/dataCache_1/_al_u366_hfnopt2_41.d[0] (u_briey/axi_core_cpu/memory_arbitration_isStuck_hfnopt2_5) net  (fanout = 8)       4.810 r    13.650      Briey.v(5702) 
 u_briey/axi_core_cpu/dataCache_1/_al_u2578|u_briey/axi_core_cpu/dataCache_1/_al_u366_hfnopt2_41.f[0] cell                    0.262 r    13.912
 u_briey/axi_core_cpu/dataCache_1/al_ram_ways_0_data_symbol0_r25_c0_m0.d[1] (u_briey/axi_core_cpu/dataCache_1/tagsReadCmd_payload[0]_hfnopt2_41) net  (fanout = 24)      0.764 r    14.676      Briey.v(14378)
 u_briey/axi_core_cpu/dataCache_1/al_ram_ways_0_data_symbol0_r25_c0_m0.f[1] cell                    0.205 r    14.881
 u_briey/axi_core_cpu/dataCache_1/_al_u1942|u_briey/axi_core_cpu/dataCache_1/_al_u2046.c[0] (u_briey/axi_core_cpu/dataCache_1/al_ram_ways_0_data_symbol0_do_i25_001) net  (fanout = 1)       0.468 r    15.349                    
 u_briey/axi_core_cpu/dataCache_1/_al_u1942|u_briey/axi_core_cpu/dataCache_1/_al_u2046.f[0] cell                    0.348 r    15.697
 u_briey/axi_core_cpu/dataCache_1/_al_u1943|u_briey/axi_core_cpu/dataCache_1/_al_u2047.b[0] (u_briey/axi_core_cpu/dataCache_1/_al_u2046_o) net  (fanout = 1)       0.307 r    16.004                    
 u_briey/axi_core_cpu/dataCache_1/_al_u1943|u_briey/axi_core_cpu/dataCache_1/_al_u2047.f[0] cell                    0.333 r    16.337
 u_briey/axi_core_cpu/dataCache_1/_al_u1947|u_briey/axi_core_cpu/dataCache_1/_al_u2051.d[0] (u_briey/axi_core_cpu/dataCache_1/_al_u2047_o) net  (fanout = 1)       0.738 r    17.075                    
 u_briey/axi_core_cpu/dataCache_1/_al_u1947|u_briey/axi_core_cpu/dataCache_1/_al_u2051.f[0] cell                    0.262 r    17.337
 u_briey/axi_core_cpu/dataCache_1/_al_u2060.a[0] (u_briey/axi_core_cpu/dataCache_1/_al_u2051_o) net  (fanout = 2)       0.818 r    18.155                    
 u_briey/axi_core_cpu/dataCache_1/_al_u2060.fx[0]            cell                    0.618 r    18.773
 u_briey/axi_core_cpu/dataCache_1/_al_u1965|u_briey/axi_core_cpu/dataCache_1/reg12_b1.c[0] (u_briey/axi_core_cpu/dataCache_1/_al_u2060_o) net  (fanout = 1)       0.551 r    19.324      Briey.v(14366)
 u_briey/axi_core_cpu/dataCache_1/_al_u1965|u_briey/axi_core_cpu/dataCache_1/reg12_b1 path2reg0               0.466      19.790
 Arrival time                                                                       19.790                  (12 lvl)      

 source latency                                                                      0.000       0.000                    
 u_briey/axi_core_cpu/dataCache_1/_al_u1965|u_briey/axi_core_cpu/dataCache_1/reg12_b1.clk (clk50mp) net                     1.976       1.976      top.v(49)     
 capture clock edge                                                                 19.965      21.941
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.116      21.825
 clock uncertainty                                                                  -0.000      21.825
 clock recovergence pessimism                                                        0.172      21.997
 Required time                                                                      21.997            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               2.207ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):     2.255 ns                                                        
 Start Point:             u_briey/axi_core_cpu/dataCache_1/_al_u359_hfnopt2_80|u_briey/axi_core_cpu/dataCache_1/stageB_waysHitsBeforeInvalidate_reg[0].clk (rising edge triggered by clock u_pll/pll_inst.clkc[1])
 End Point:               u_briey/axi_core_cpu/dataCache_1/_al_u1965|u_briey/axi_core_cpu/dataCache_1/reg12_b1.c[0] (rising edge triggered by clock u_pll/pll_inst.clkc[1])
 Clock group:             u_pll/pll_inst.refclk                                           
 Data Path Delay:         17.466ns  (logic 4.396ns, net 13.070ns, 25% logic)              
 Logic Levels:            12                                                              

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u_briey/axi_core_cpu/dataCache_1/_al_u359_hfnopt2_80|u_briey/axi_core_cpu/dataCache_1/stageB_waysHitsBeforeInvalidate_reg[0].clk (clk50mp) net                     2.276       2.276      top.v(49)     
 launch clock edge                                                                   0.000       2.276
---------------------------------------------------------------------------------------------------------
 u_briey/axi_core_cpu/dataCache_1/_al_u359_hfnopt2_80|u_briey/axi_core_cpu/dataCache_1/stageB_waysHitsBeforeInvalidate_reg[0].q[0] clk2q                   0.146 r     2.422
 u_briey/axi_core_cpu/dataCache_1/_al_u383|u_briey/axi_core_cpu/dataCache_1/reg6_b9.c[1] (u_briey/axi_core_cpu/dataCache_1/stageB_waysHitsBeforeInvalidate[0]) net  (fanout = 7)       1.129 r     3.551      Briey.v(14464)
 u_briey/axi_core_cpu/dataCache_1/_al_u383|u_briey/axi_core_cpu/dataCache_1/reg6_b9.f[1] cell                    0.348 r     3.899
 u_briey/axi_core_cpu/dataCache_1/_al_u384|u_briey/axi_core_cpu/dataCache_1/stageB_dataColisions_reg[0].a[1] (u_briey/axi_core_cpu/dataCache_1/n57) net  (fanout = 1)       0.309 r     4.208                    
 u_briey/axi_core_cpu/dataCache_1/_al_u384|u_briey/axi_core_cpu/dataCache_1/stageB_dataColisions_reg[0].f[1] cell                    0.424 r     4.632
 u_briey/axi_core_cpu/dataCache_1/_al_u462|u_briey/axi_core_cpu/_al_u2256.c[1] (u_briey/axi_core_cpu/dataCache_1_io_cpu_writeBack_accessError) net  (fanout = 2)       0.669 r     5.301      Briey.v(5253) 
 u_briey/axi_core_cpu/dataCache_1/_al_u462|u_briey/axi_core_cpu/_al_u2256.f[1] cell                    0.348 r     5.649
 u_briey/axi_core_cpu/dataCache_1/reg6_b2|u_briey/axi_core_cpu/dataCache_1/reg6_b3_hfnopt2_4.b[0] (u_briey/axi_core_cpu/dataCache_1/when_DataCache_l1052_neg_lutinv) net  (fanout = 15)      0.380 r     6.029                    
 u_briey/axi_core_cpu/dataCache_1/reg6_b2|u_briey/axi_core_cpu/dataCache_1/reg6_b3_hfnopt2_4.f[0] cell                    0.431 r     6.460
 u_briey/axi_core_cpu/_al_u1046|u_briey/axi_core_cpu/_al_u1254_hfnopt2_5_hfnopt2_9.d[0] (u_briey/axi_core_cpu/dataCache_1_io_cpu_writeBack_haltIt_hfnopt2_4) net  (fanout = 15)      2.127 r     8.587      Briey.v(5249) 
 u_briey/axi_core_cpu/_al_u1046|u_briey/axi_core_cpu/_al_u1254_hfnopt2_5_hfnopt2_9.f[0] cell                    0.205 r     8.792
 u_briey/axi_core_cpu/dataCache_1/_al_u2578|u_briey/axi_core_cpu/dataCache_1/_al_u366_hfnopt2_41.d[0] (u_briey/axi_core_cpu/memory_arbitration_isStuck_hfnopt2_5) net  (fanout = 8)       4.810 r    13.602      Briey.v(5702) 
 u_briey/axi_core_cpu/dataCache_1/_al_u2578|u_briey/axi_core_cpu/dataCache_1/_al_u366_hfnopt2_41.f[0] cell                    0.262 r    13.864
 u_briey/axi_core_cpu/dataCache_1/al_ram_ways_0_data_symbol0_r25_c0_m0.d[1] (u_briey/axi_core_cpu/dataCache_1/tagsReadCmd_payload[0]_hfnopt2_41) net  (fanout = 24)      0.764 r    14.628      Briey.v(14378)
 u_briey/axi_core_cpu/dataCache_1/al_ram_ways_0_data_symbol0_r25_c0_m0.f[1] cell                    0.205 r    14.833
 u_briey/axi_core_cpu/dataCache_1/_al_u1942|u_briey/axi_core_cpu/dataCache_1/_al_u2046.c[0] (u_briey/axi_core_cpu/dataCache_1/al_ram_ways_0_data_symbol0_do_i25_001) net  (fanout = 1)       0.468 r    15.301                    
 u_briey/axi_core_cpu/dataCache_1/_al_u1942|u_briey/axi_core_cpu/dataCache_1/_al_u2046.f[0] cell                    0.348 r    15.649
 u_briey/axi_core_cpu/dataCache_1/_al_u1943|u_briey/axi_core_cpu/dataCache_1/_al_u2047.b[0] (u_briey/axi_core_cpu/dataCache_1/_al_u2046_o) net  (fanout = 1)       0.307 r    15.956                    
 u_briey/axi_core_cpu/dataCache_1/_al_u1943|u_briey/axi_core_cpu/dataCache_1/_al_u2047.f[0] cell                    0.333 r    16.289
 u_briey/axi_core_cpu/dataCache_1/_al_u1947|u_briey/axi_core_cpu/dataCache_1/_al_u2051.d[0] (u_briey/axi_core_cpu/dataCache_1/_al_u2047_o) net  (fanout = 1)       0.738 r    17.027                    
 u_briey/axi_core_cpu/dataCache_1/_al_u1947|u_briey/axi_core_cpu/dataCache_1/_al_u2051.f[0] cell                    0.262 r    17.289
 u_briey/axi_core_cpu/dataCache_1/_al_u2060.a[1] (u_briey/axi_core_cpu/dataCache_1/_al_u2051_o) net  (fanout = 2)       0.818 r    18.107                    
 u_briey/axi_core_cpu/dataCache_1/_al_u2060.fx[0]            cell                    0.618 r    18.725
 u_briey/axi_core_cpu/dataCache_1/_al_u1965|u_briey/axi_core_cpu/dataCache_1/reg12_b1.c[0] (u_briey/axi_core_cpu/dataCache_1/_al_u2060_o) net  (fanout = 1)       0.551 r    19.276      Briey.v(14366)
 u_briey/axi_core_cpu/dataCache_1/_al_u1965|u_briey/axi_core_cpu/dataCache_1/reg12_b1 path2reg0               0.466      19.742
 Arrival time                                                                       19.742                  (12 lvl)      

 source latency                                                                      0.000       0.000                    
 u_briey/axi_core_cpu/dataCache_1/_al_u1965|u_briey/axi_core_cpu/dataCache_1/reg12_b1.clk (clk50mp) net                     1.976       1.976      top.v(49)     
 capture clock edge                                                                 19.965      21.941
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.116      21.825
 clock uncertainty                                                                  -0.000      21.825
 clock recovergence pessimism                                                        0.172      21.997
 Required time                                                                      21.997            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               2.255ns          

---------------------------------------------------------------------------------------------------------

Paths for end point u_briey/axi_core_cpu/dataCache_1/reg12_b6|u_briey/axi_core_cpu/dataCache_1/reg12_b7 (75219 paths)
---------------------------------------------------------------------------------------------------------
 Slack (setup check):     2.236 ns                                                        
 Start Point:             u_briey/axi_core_cpu/dataCache_1/_al_u2251|u_briey/axi_core_cpu/dataCache_1/stageB_tagsReadRsp_0_error_reg.clk (rising edge triggered by clock u_pll/pll_inst.clkc[1])
 End Point:               u_briey/axi_core_cpu/dataCache_1/reg12_b6|u_briey/axi_core_cpu/dataCache_1/reg12_b7.c[1] (rising edge triggered by clock u_pll/pll_inst.clkc[1])
 Clock group:             u_pll/pll_inst.refclk                                           
 Data Path Delay:         17.485ns  (logic 4.667ns, net 12.818ns, 26% logic)              
 Logic Levels:            12                                                              

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u_briey/axi_core_cpu/dataCache_1/_al_u2251|u_briey/axi_core_cpu/dataCache_1/stageB_tagsReadRsp_0_error_reg.clk (clk50mp) net                     2.276       2.276      top.v(49)     
 launch clock edge                                                                   0.000       2.276
---------------------------------------------------------------------------------------------------------
 u_briey/axi_core_cpu/dataCache_1/_al_u2251|u_briey/axi_core_cpu/dataCache_1/stageB_tagsReadRsp_0_error_reg.q[0] clk2q                   0.146 r     2.422
 u_briey/axi_core_cpu/dataCache_1/_al_u383|u_briey/axi_core_cpu/dataCache_1/reg6_b9.d[1] (u_briey/axi_core_cpu/dataCache_1/stageB_tagsReadRsp_0_error) net  (fanout = 1)       1.263 r     3.685      Briey.v(14452)
 u_briey/axi_core_cpu/dataCache_1/_al_u383|u_briey/axi_core_cpu/dataCache_1/reg6_b9.f[1] cell                    0.262 r     3.947
 u_briey/axi_core_cpu/dataCache_1/_al_u384|u_briey/axi_core_cpu/dataCache_1/stageB_dataColisions_reg[0].a[1] (u_briey/axi_core_cpu/dataCache_1/n57) net  (fanout = 1)       0.309 r     4.256                    
 u_briey/axi_core_cpu/dataCache_1/_al_u384|u_briey/axi_core_cpu/dataCache_1/stageB_dataColisions_reg[0].f[1] cell                    0.424 r     4.680
 u_briey/axi_core_cpu/dataCache_1/_al_u462|u_briey/axi_core_cpu/_al_u2256.c[1] (u_briey/axi_core_cpu/dataCache_1_io_cpu_writeBack_accessError) net  (fanout = 2)       0.669 r     5.349      Briey.v(5253) 
 u_briey/axi_core_cpu/dataCache_1/_al_u462|u_briey/axi_core_cpu/_al_u2256.f[1] cell                    0.348 r     5.697
 u_briey/axi_core_cpu/dataCache_1/reg6_b2|u_briey/axi_core_cpu/dataCache_1/reg6_b3_hfnopt2_4.b[0] (u_briey/axi_core_cpu/dataCache_1/when_DataCache_l1052_neg_lutinv) net  (fanout = 15)      0.380 r     6.077                    
 u_briey/axi_core_cpu/dataCache_1/reg6_b2|u_briey/axi_core_cpu/dataCache_1/reg6_b3_hfnopt2_4.f[0] cell                    0.431 r     6.508
 u_briey/axi_core_cpu/_al_u1046|u_briey/axi_core_cpu/_al_u1254_hfnopt2_5_hfnopt2_9.d[0] (u_briey/axi_core_cpu/dataCache_1_io_cpu_writeBack_haltIt_hfnopt2_4) net  (fanout = 15)      2.127 r     8.635      Briey.v(5249) 
 u_briey/axi_core_cpu/_al_u1046|u_briey/axi_core_cpu/_al_u1254_hfnopt2_5_hfnopt2_9.f[0] cell                    0.205 r     8.840
 u_briey/axi_core_cpu/dataCache_1/_al_u366_hfnopt2_45|u_briey/axi_core_cpu/dataCache_1/_al_u358_hfnopt2_67.d[1] (u_briey/axi_core_cpu/memory_arbitration_isStuck_hfnopt2_5) net  (fanout = 8)       4.358 r    13.198      Briey.v(5702) 
 u_briey/axi_core_cpu/dataCache_1/_al_u366_hfnopt2_45|u_briey/axi_core_cpu/dataCache_1/_al_u358_hfnopt2_67.f[1] cell                    0.262 r    13.460
 u_briey/axi_core_cpu/dataCache_1/al_ram_ways_0_data_symbol0_r25_c1_m1.d[0] (u_briey/axi_core_cpu/dataCache_1/tagsReadCmd_payload[0]_hfnopt2_45) net  (fanout = 24)      0.841 r    14.301      Briey.v(14378)
 u_briey/axi_core_cpu/dataCache_1/al_ram_ways_0_data_symbol0_r25_c1_m1.f[0] cell                    0.205 r    14.506
 u_briey/axi_core_cpu/dataCache_1/_al_u1791|u_briey/axi_core_cpu/dataCache_1/_al_u1892.c[1] (u_briey/axi_core_cpu/dataCache_1/al_ram_ways_0_data_symbol0_do_i25_006) net  (fanout = 1)       0.456 r    14.962                    
 u_briey/axi_core_cpu/dataCache_1/_al_u1791|u_briey/axi_core_cpu/dataCache_1/_al_u1892.f[1] cell                    0.251 r    15.213
 u_briey/axi_core_cpu/dataCache_1/_al_u1792|u_briey/axi_core_cpu/dataCache_1/_al_u1860.b[1] (u_briey/axi_core_cpu/dataCache_1/_al_u1791_o) net  (fanout = 1)       0.456 r    15.669                    
 u_briey/axi_core_cpu/dataCache_1/_al_u1792|u_briey/axi_core_cpu/dataCache_1/_al_u1860.f[1] cell                    0.431 r    16.100
 u_briey/axi_core_cpu/dataCache_1/_al_u1796.a[1] (u_briey/axi_core_cpu/dataCache_1/_al_u1792_o) net  (fanout = 2)       0.309 r    16.409                    
 u_briey/axi_core_cpu/dataCache_1/_al_u1796.fx[0]            cell                    0.618 r    17.027
 u_briey/axi_core_cpu/dataCache_1/_al_u1805.a[1] (u_briey/axi_core_cpu/dataCache_1/_al_u1796_o) net  (fanout = 2)       0.804 r    17.831                    
 u_briey/axi_core_cpu/dataCache_1/_al_u1805.fx[0]            cell                    0.618 r    18.449
 u_briey/axi_core_cpu/dataCache_1/reg12_b6|u_briey/axi_core_cpu/dataCache_1/reg12_b7.c[1] (u_briey/axi_core_cpu/dataCache_1/_al_u1805_o) net  (fanout = 1)       0.846 r    19.295      Briey.v(14366)
 u_briey/axi_core_cpu/dataCache_1/reg12_b6|u_briey/axi_core_cpu/dataCache_1/reg12_b7 path2reg1               0.466      19.761
 Arrival time                                                                       19.761                  (12 lvl)      

 source latency                                                                      0.000       0.000                    
 u_briey/axi_core_cpu/dataCache_1/reg12_b6|u_briey/axi_core_cpu/dataCache_1/reg12_b7.clk (clk50mp) net                     1.976       1.976      top.v(49)     
 capture clock edge                                                                 19.965      21.941
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.116      21.825
 clock uncertainty                                                                  -0.000      21.825
 clock recovergence pessimism                                                        0.172      21.997
 Required time                                                                      21.997            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               2.236ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):     2.236 ns                                                        
 Start Point:             u_briey/axi_core_cpu/dataCache_1/_al_u2251|u_briey/axi_core_cpu/dataCache_1/stageB_tagsReadRsp_0_error_reg.clk (rising edge triggered by clock u_pll/pll_inst.clkc[1])
 End Point:               u_briey/axi_core_cpu/dataCache_1/reg12_b6|u_briey/axi_core_cpu/dataCache_1/reg12_b7.c[1] (rising edge triggered by clock u_pll/pll_inst.clkc[1])
 Clock group:             u_pll/pll_inst.refclk                                           
 Data Path Delay:         17.485ns  (logic 4.667ns, net 12.818ns, 26% logic)              
 Logic Levels:            12                                                              

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u_briey/axi_core_cpu/dataCache_1/_al_u2251|u_briey/axi_core_cpu/dataCache_1/stageB_tagsReadRsp_0_error_reg.clk (clk50mp) net                     2.276       2.276      top.v(49)     
 launch clock edge                                                                   0.000       2.276
---------------------------------------------------------------------------------------------------------
 u_briey/axi_core_cpu/dataCache_1/_al_u2251|u_briey/axi_core_cpu/dataCache_1/stageB_tagsReadRsp_0_error_reg.q[0] clk2q                   0.146 r     2.422
 u_briey/axi_core_cpu/dataCache_1/_al_u383|u_briey/axi_core_cpu/dataCache_1/reg6_b9.d[1] (u_briey/axi_core_cpu/dataCache_1/stageB_tagsReadRsp_0_error) net  (fanout = 1)       1.263 r     3.685      Briey.v(14452)
 u_briey/axi_core_cpu/dataCache_1/_al_u383|u_briey/axi_core_cpu/dataCache_1/reg6_b9.f[1] cell                    0.262 r     3.947
 u_briey/axi_core_cpu/dataCache_1/_al_u384|u_briey/axi_core_cpu/dataCache_1/stageB_dataColisions_reg[0].a[1] (u_briey/axi_core_cpu/dataCache_1/n57) net  (fanout = 1)       0.309 r     4.256                    
 u_briey/axi_core_cpu/dataCache_1/_al_u384|u_briey/axi_core_cpu/dataCache_1/stageB_dataColisions_reg[0].f[1] cell                    0.424 r     4.680
 u_briey/axi_core_cpu/dataCache_1/_al_u462|u_briey/axi_core_cpu/_al_u2256.c[1] (u_briey/axi_core_cpu/dataCache_1_io_cpu_writeBack_accessError) net  (fanout = 2)       0.669 r     5.349      Briey.v(5253) 
 u_briey/axi_core_cpu/dataCache_1/_al_u462|u_briey/axi_core_cpu/_al_u2256.f[1] cell                    0.348 r     5.697
 u_briey/axi_core_cpu/dataCache_1/reg6_b2|u_briey/axi_core_cpu/dataCache_1/reg6_b3_hfnopt2_4.b[0] (u_briey/axi_core_cpu/dataCache_1/when_DataCache_l1052_neg_lutinv) net  (fanout = 15)      0.380 r     6.077                    
 u_briey/axi_core_cpu/dataCache_1/reg6_b2|u_briey/axi_core_cpu/dataCache_1/reg6_b3_hfnopt2_4.f[0] cell                    0.431 r     6.508
 u_briey/axi_core_cpu/_al_u1046|u_briey/axi_core_cpu/_al_u1254_hfnopt2_5_hfnopt2_9.d[0] (u_briey/axi_core_cpu/dataCache_1_io_cpu_writeBack_haltIt_hfnopt2_4) net  (fanout = 15)      2.127 r     8.635      Briey.v(5249) 
 u_briey/axi_core_cpu/_al_u1046|u_briey/axi_core_cpu/_al_u1254_hfnopt2_5_hfnopt2_9.f[0] cell                    0.205 r     8.840
 u_briey/axi_core_cpu/dataCache_1/_al_u366_hfnopt2_45|u_briey/axi_core_cpu/dataCache_1/_al_u358_hfnopt2_67.d[1] (u_briey/axi_core_cpu/memory_arbitration_isStuck_hfnopt2_5) net  (fanout = 8)       4.358 r    13.198      Briey.v(5702) 
 u_briey/axi_core_cpu/dataCache_1/_al_u366_hfnopt2_45|u_briey/axi_core_cpu/dataCache_1/_al_u358_hfnopt2_67.f[1] cell                    0.262 r    13.460
 u_briey/axi_core_cpu/dataCache_1/al_ram_ways_0_data_symbol0_r25_c1_m1.d[0] (u_briey/axi_core_cpu/dataCache_1/tagsReadCmd_payload[0]_hfnopt2_45) net  (fanout = 24)      0.841 r    14.301      Briey.v(14378)
 u_briey/axi_core_cpu/dataCache_1/al_ram_ways_0_data_symbol0_r25_c1_m1.f[0] cell                    0.205 r    14.506
 u_briey/axi_core_cpu/dataCache_1/_al_u1791|u_briey/axi_core_cpu/dataCache_1/_al_u1892.c[1] (u_briey/axi_core_cpu/dataCache_1/al_ram_ways_0_data_symbol0_do_i25_006) net  (fanout = 1)       0.456 r    14.962                    
 u_briey/axi_core_cpu/dataCache_1/_al_u1791|u_briey/axi_core_cpu/dataCache_1/_al_u1892.f[1] cell                    0.251 r    15.213
 u_briey/axi_core_cpu/dataCache_1/_al_u1792|u_briey/axi_core_cpu/dataCache_1/_al_u1860.b[1] (u_briey/axi_core_cpu/dataCache_1/_al_u1791_o) net  (fanout = 1)       0.456 r    15.669                    
 u_briey/axi_core_cpu/dataCache_1/_al_u1792|u_briey/axi_core_cpu/dataCache_1/_al_u1860.f[1] cell                    0.431 r    16.100
 u_briey/axi_core_cpu/dataCache_1/_al_u1796.a[0] (u_briey/axi_core_cpu/dataCache_1/_al_u1792_o) net  (fanout = 2)       0.309 r    16.409                    
 u_briey/axi_core_cpu/dataCache_1/_al_u1796.fx[0]            cell                    0.618 r    17.027
 u_briey/axi_core_cpu/dataCache_1/_al_u1805.a[1] (u_briey/axi_core_cpu/dataCache_1/_al_u1796_o) net  (fanout = 2)       0.804 r    17.831                    
 u_briey/axi_core_cpu/dataCache_1/_al_u1805.fx[0]            cell                    0.618 r    18.449
 u_briey/axi_core_cpu/dataCache_1/reg12_b6|u_briey/axi_core_cpu/dataCache_1/reg12_b7.c[1] (u_briey/axi_core_cpu/dataCache_1/_al_u1805_o) net  (fanout = 1)       0.846 r    19.295      Briey.v(14366)
 u_briey/axi_core_cpu/dataCache_1/reg12_b6|u_briey/axi_core_cpu/dataCache_1/reg12_b7 path2reg1               0.466      19.761
 Arrival time                                                                       19.761                  (12 lvl)      

 source latency                                                                      0.000       0.000                    
 u_briey/axi_core_cpu/dataCache_1/reg12_b6|u_briey/axi_core_cpu/dataCache_1/reg12_b7.clk (clk50mp) net                     1.976       1.976      top.v(49)     
 capture clock edge                                                                 19.965      21.941
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.116      21.825
 clock uncertainty                                                                  -0.000      21.825
 clock recovergence pessimism                                                        0.172      21.997
 Required time                                                                      21.997            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               2.236ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):     2.236 ns                                                        
 Start Point:             u_briey/axi_core_cpu/dataCache_1/_al_u2251|u_briey/axi_core_cpu/dataCache_1/stageB_tagsReadRsp_0_error_reg.clk (rising edge triggered by clock u_pll/pll_inst.clkc[1])
 End Point:               u_briey/axi_core_cpu/dataCache_1/reg12_b6|u_briey/axi_core_cpu/dataCache_1/reg12_b7.c[1] (rising edge triggered by clock u_pll/pll_inst.clkc[1])
 Clock group:             u_pll/pll_inst.refclk                                           
 Data Path Delay:         17.485ns  (logic 4.667ns, net 12.818ns, 26% logic)              
 Logic Levels:            12                                                              

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u_briey/axi_core_cpu/dataCache_1/_al_u2251|u_briey/axi_core_cpu/dataCache_1/stageB_tagsReadRsp_0_error_reg.clk (clk50mp) net                     2.276       2.276      top.v(49)     
 launch clock edge                                                                   0.000       2.276
---------------------------------------------------------------------------------------------------------
 u_briey/axi_core_cpu/dataCache_1/_al_u2251|u_briey/axi_core_cpu/dataCache_1/stageB_tagsReadRsp_0_error_reg.q[0] clk2q                   0.146 r     2.422
 u_briey/axi_core_cpu/dataCache_1/_al_u383|u_briey/axi_core_cpu/dataCache_1/reg6_b9.d[1] (u_briey/axi_core_cpu/dataCache_1/stageB_tagsReadRsp_0_error) net  (fanout = 1)       1.263 r     3.685      Briey.v(14452)
 u_briey/axi_core_cpu/dataCache_1/_al_u383|u_briey/axi_core_cpu/dataCache_1/reg6_b9.f[1] cell                    0.262 r     3.947
 u_briey/axi_core_cpu/dataCache_1/_al_u384|u_briey/axi_core_cpu/dataCache_1/stageB_dataColisions_reg[0].a[1] (u_briey/axi_core_cpu/dataCache_1/n57) net  (fanout = 1)       0.309 r     4.256                    
 u_briey/axi_core_cpu/dataCache_1/_al_u384|u_briey/axi_core_cpu/dataCache_1/stageB_dataColisions_reg[0].f[1] cell                    0.424 r     4.680
 u_briey/axi_core_cpu/dataCache_1/_al_u462|u_briey/axi_core_cpu/_al_u2256.c[1] (u_briey/axi_core_cpu/dataCache_1_io_cpu_writeBack_accessError) net  (fanout = 2)       0.669 r     5.349      Briey.v(5253) 
 u_briey/axi_core_cpu/dataCache_1/_al_u462|u_briey/axi_core_cpu/_al_u2256.f[1] cell                    0.348 r     5.697
 u_briey/axi_core_cpu/dataCache_1/reg6_b2|u_briey/axi_core_cpu/dataCache_1/reg6_b3_hfnopt2_4.b[0] (u_briey/axi_core_cpu/dataCache_1/when_DataCache_l1052_neg_lutinv) net  (fanout = 15)      0.380 r     6.077                    
 u_briey/axi_core_cpu/dataCache_1/reg6_b2|u_briey/axi_core_cpu/dataCache_1/reg6_b3_hfnopt2_4.f[0] cell                    0.431 r     6.508
 u_briey/axi_core_cpu/_al_u1046|u_briey/axi_core_cpu/_al_u1254_hfnopt2_5_hfnopt2_9.d[0] (u_briey/axi_core_cpu/dataCache_1_io_cpu_writeBack_haltIt_hfnopt2_4) net  (fanout = 15)      2.127 r     8.635      Briey.v(5249) 
 u_briey/axi_core_cpu/_al_u1046|u_briey/axi_core_cpu/_al_u1254_hfnopt2_5_hfnopt2_9.f[0] cell                    0.205 r     8.840
 u_briey/axi_core_cpu/dataCache_1/_al_u366_hfnopt2_45|u_briey/axi_core_cpu/dataCache_1/_al_u358_hfnopt2_67.d[1] (u_briey/axi_core_cpu/memory_arbitration_isStuck_hfnopt2_5) net  (fanout = 8)       4.358 r    13.198      Briey.v(5702) 
 u_briey/axi_core_cpu/dataCache_1/_al_u366_hfnopt2_45|u_briey/axi_core_cpu/dataCache_1/_al_u358_hfnopt2_67.f[1] cell                    0.262 r    13.460
 u_briey/axi_core_cpu/dataCache_1/al_ram_ways_0_data_symbol0_r25_c1_m1.d[0] (u_briey/axi_core_cpu/dataCache_1/tagsReadCmd_payload[0]_hfnopt2_45) net  (fanout = 24)      0.841 r    14.301      Briey.v(14378)
 u_briey/axi_core_cpu/dataCache_1/al_ram_ways_0_data_symbol0_r25_c1_m1.f[0] cell                    0.205 r    14.506
 u_briey/axi_core_cpu/dataCache_1/_al_u1791|u_briey/axi_core_cpu/dataCache_1/_al_u1892.c[1] (u_briey/axi_core_cpu/dataCache_1/al_ram_ways_0_data_symbol0_do_i25_006) net  (fanout = 1)       0.456 r    14.962                    
 u_briey/axi_core_cpu/dataCache_1/_al_u1791|u_briey/axi_core_cpu/dataCache_1/_al_u1892.f[1] cell                    0.251 r    15.213
 u_briey/axi_core_cpu/dataCache_1/_al_u1792|u_briey/axi_core_cpu/dataCache_1/_al_u1860.b[1] (u_briey/axi_core_cpu/dataCache_1/_al_u1791_o) net  (fanout = 1)       0.456 r    15.669                    
 u_briey/axi_core_cpu/dataCache_1/_al_u1792|u_briey/axi_core_cpu/dataCache_1/_al_u1860.f[1] cell                    0.431 r    16.100
 u_briey/axi_core_cpu/dataCache_1/_al_u1796.a[1] (u_briey/axi_core_cpu/dataCache_1/_al_u1792_o) net  (fanout = 2)       0.309 r    16.409                    
 u_briey/axi_core_cpu/dataCache_1/_al_u1796.fx[0]            cell                    0.618 r    17.027
 u_briey/axi_core_cpu/dataCache_1/_al_u1805.a[0] (u_briey/axi_core_cpu/dataCache_1/_al_u1796_o) net  (fanout = 2)       0.804 r    17.831                    
 u_briey/axi_core_cpu/dataCache_1/_al_u1805.fx[0]            cell                    0.618 r    18.449
 u_briey/axi_core_cpu/dataCache_1/reg12_b6|u_briey/axi_core_cpu/dataCache_1/reg12_b7.c[1] (u_briey/axi_core_cpu/dataCache_1/_al_u1805_o) net  (fanout = 1)       0.846 r    19.295      Briey.v(14366)
 u_briey/axi_core_cpu/dataCache_1/reg12_b6|u_briey/axi_core_cpu/dataCache_1/reg12_b7 path2reg1               0.466      19.761
 Arrival time                                                                       19.761                  (12 lvl)      

 source latency                                                                      0.000       0.000                    
 u_briey/axi_core_cpu/dataCache_1/reg12_b6|u_briey/axi_core_cpu/dataCache_1/reg12_b7.clk (clk50mp) net                     1.976       1.976      top.v(49)     
 capture clock edge                                                                 19.965      21.941
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.116      21.825
 clock uncertainty                                                                  -0.000      21.825
 clock recovergence pessimism                                                        0.172      21.997
 Required time                                                                      21.997            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               2.236ns          

---------------------------------------------------------------------------------------------------------

Hold checks:
---------------------------------------------------------------------------------------------------------
Paths for end point u_briey/axi_core_cpu/IBusCachedPlugin_cache/al_ram_ways_0_tags_r6_c2_l (4 paths)
---------------------------------------------------------------------------------------------------------
 Slack (hold check):      0.149 ns                                                        
 Start Point:             u_briey/axi_core_cpu/_al_u1619|u_briey/axi_core_cpu/IBusCachedPlugin_cache/reg1_b19.clk (rising edge triggered by clock u_pll/pll_inst.clkc[1])
 End Point:               u_briey/axi_core_cpu/IBusCachedPlugin_cache/al_ram_ways_0_tags_r6_c2_l.b[1] (rising edge triggered by clock u_pll/pll_inst.clkc[1])
 Clock group:             u_pll/pll_inst.refclk                                           
 Data Path Delay:         0.304ns  (logic 0.137ns, net 0.167ns, 45% logic)                
 Logic Levels:            1                                                               

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u_briey/axi_core_cpu/_al_u1619|u_briey/axi_core_cpu/IBusCachedPlugin_cache/reg1_b19.clk (clk50mp) net                     1.976       1.976      top.v(49)     
 launch clock edge                                                                   0.000       1.976
---------------------------------------------------------------------------------------------------------
 u_briey/axi_core_cpu/_al_u1619|u_briey/axi_core_cpu/IBusCachedPlugin_cache/reg1_b19.q[0] clk2q                   0.137 r     2.113
 u_briey/axi_core_cpu/IBusCachedPlugin_cache/al_ram_ways_0_tags_r6_c2_l.b[1] (u_briey/axi_core_cpu/IBusCachedPlugin_cache/lineLoader_address[19]) net  (fanout = 11)      0.167 r     2.280      Briey.v(15176)
 u_briey/axi_core_cpu/IBusCachedPlugin_cache/al_ram_ways_0_tags_r6_c2_l                         0.000       2.280
 Arrival time                                                                        2.280                  (1 lvl)       

 source latency                                                                      0.000       0.000                    
 u_briey/axi_core_cpu/IBusCachedPlugin_cache/al_ram_ways_0_tags_r6_c2_l.clk (clk50mp) net                     2.276       2.276      top.v(49)     
 capture clock edge                                                                  0.000       2.276
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.134       2.410
 clock uncertainty                                                                   0.000       2.410
 clock recovergence pessimism                                                       -0.279       2.131
 Required time                                                                       2.131            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.149ns          

---------------------------------------------------------------------------------------------------------

 Slack (hold check):      2.030 ns                                                        
 Start Point:             u_briey/axi_core_cpu/IBusCachedPlugin_cache/reg1_b5|u_briey/axi_core_cpu/IBusCachedPlugin_cache/reg1_b6.clk (rising edge triggered by clock u_pll/pll_inst.clkc[1])
 End Point:               u_briey/axi_core_cpu/IBusCachedPlugin_cache/al_ram_ways_0_tags_r6_c2_l.b[0] (rising edge triggered by clock u_pll/pll_inst.clkc[1])
 Clock group:             u_pll/pll_inst.refclk                                           
 Data Path Delay:         2.292ns  (logic 0.295ns, net 1.997ns, 12% logic)                
 Logic Levels:            2                                                               

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u_briey/axi_core_cpu/IBusCachedPlugin_cache/reg1_b5|u_briey/axi_core_cpu/IBusCachedPlugin_cache/reg1_b6.clk (clk50mp) net                     1.976       1.976      top.v(49)     
 launch clock edge                                                                   0.000       1.976
---------------------------------------------------------------------------------------------------------
 u_briey/axi_core_cpu/IBusCachedPlugin_cache/reg1_b5|u_briey/axi_core_cpu/IBusCachedPlugin_cache/reg1_b6.q[0] clk2q                   0.137 r     2.113
 u_briey/axi_core_cpu/IBusCachedPlugin_cache/reg2_b1|u_briey/axi_core_cpu/IBusCachedPlugin_cache/reg2_b2.d[1] (u_briey/axi_core_cpu/IBusCachedPlugin_cache/lineLoader_address[6]) net  (fanout = 7)       0.271 r     2.384      Briey.v(15176)
 u_briey/axi_core_cpu/IBusCachedPlugin_cache/reg2_b1|u_briey/axi_core_cpu/IBusCachedPlugin_cache/reg2_b2.f[1] cell                    0.158 r     2.542
 u_briey/axi_core_cpu/IBusCachedPlugin_cache/al_ram_ways_0_tags_r6_c2_l.b[0] (u_briey/axi_core_cpu/IBusCachedPlugin_cache/lineLoader_write_tag_0_payload_address[1]) net  (fanout = 48)      1.726 r     4.268      Briey.v(15193)
 u_briey/axi_core_cpu/IBusCachedPlugin_cache/al_ram_ways_0_tags_r6_c2_l                         0.000       4.268
 Arrival time                                                                        4.268                  (2 lvl)       

 source latency                                                                      0.000       0.000                    
 u_briey/axi_core_cpu/IBusCachedPlugin_cache/al_ram_ways_0_tags_r6_c2_l.clk (clk50mp) net                     2.276       2.276      top.v(49)     
 capture clock edge                                                                  0.000       2.276
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.134       2.410
 clock uncertainty                                                                   0.000       2.410
 clock recovergence pessimism                                                       -0.172       2.238
 Required time                                                                       2.238            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               2.030ns          

---------------------------------------------------------------------------------------------------------

 Slack (hold check):      2.093 ns                                                        
 Start Point:             u_briey/axi_core_cpu/IBusCachedPlugin_cache/reg2_b1|u_briey/axi_core_cpu/IBusCachedPlugin_cache/reg2_b2.clk (rising edge triggered by clock u_pll/pll_inst.clkc[1])
 End Point:               u_briey/axi_core_cpu/IBusCachedPlugin_cache/al_ram_ways_0_tags_r6_c2_l.b[0] (rising edge triggered by clock u_pll/pll_inst.clkc[1])
 Clock group:             u_pll/pll_inst.refclk                                           
 Data Path Delay:         2.355ns  (logic 0.490ns, net 1.865ns, 20% logic)                
 Logic Levels:            2                                                               

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u_briey/axi_core_cpu/IBusCachedPlugin_cache/reg2_b1|u_briey/axi_core_cpu/IBusCachedPlugin_cache/reg2_b2.clk (clk50mp) net                     1.976       1.976      top.v(49)     
 launch clock edge                                                                   0.000       1.976
---------------------------------------------------------------------------------------------------------
 u_briey/axi_core_cpu/IBusCachedPlugin_cache/reg2_b1|u_briey/axi_core_cpu/IBusCachedPlugin_cache/reg2_b2.q[1] clk2q                   0.137 r     2.113
 u_briey/axi_core_cpu/IBusCachedPlugin_cache/reg2_b1|u_briey/axi_core_cpu/IBusCachedPlugin_cache/reg2_b2.a[1] (u_briey/axi_core_cpu/IBusCachedPlugin_cache/lineLoader_flushCounter[1]) net  (fanout = 2)       0.139 r     2.252      Briey.v(15179)
 u_briey/axi_core_cpu/IBusCachedPlugin_cache/reg2_b1|u_briey/axi_core_cpu/IBusCachedPlugin_cache/reg2_b2.f[1] cell                    0.353 r     2.605
 u_briey/axi_core_cpu/IBusCachedPlugin_cache/al_ram_ways_0_tags_r6_c2_l.b[0] (u_briey/axi_core_cpu/IBusCachedPlugin_cache/lineLoader_write_tag_0_payload_address[1]) net  (fanout = 48)      1.726 r     4.331      Briey.v(15193)
 u_briey/axi_core_cpu/IBusCachedPlugin_cache/al_ram_ways_0_tags_r6_c2_l                         0.000       4.331
 Arrival time                                                                        4.331                  (2 lvl)       

 source latency                                                                      0.000       0.000                    
 u_briey/axi_core_cpu/IBusCachedPlugin_cache/al_ram_ways_0_tags_r6_c2_l.clk (clk50mp) net                     2.276       2.276      top.v(49)     
 capture clock edge                                                                  0.000       2.276
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.134       2.410
 clock uncertainty                                                                   0.000       2.410
 clock recovergence pessimism                                                       -0.172       2.238
 Required time                                                                       2.238            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               2.093ns          

---------------------------------------------------------------------------------------------------------

Paths for end point u_briey/axi_core_cpu/IBusCachedPlugin_cache/al_ram_ways_0_tags_r0_c1_l (4 paths)
---------------------------------------------------------------------------------------------------------
 Slack (hold check):      0.176 ns                                                        
 Start Point:             u_briey/axi_core_cpu/IBusCachedPlugin_cache/reg1_b12|u_briey/axi_core_cpu/IBusCachedPlugin_cache/reg1_b14.clk (rising edge triggered by clock u_pll/pll_inst.clkc[1])
 End Point:               u_briey/axi_core_cpu/IBusCachedPlugin_cache/al_ram_ways_0_tags_r0_c1_l.a[1] (rising edge triggered by clock u_pll/pll_inst.clkc[1])
 Clock group:             u_pll/pll_inst.refclk                                           
 Data Path Delay:         0.438ns  (logic 0.137ns, net 0.301ns, 31% logic)                
 Logic Levels:            1                                                               

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u_briey/axi_core_cpu/IBusCachedPlugin_cache/reg1_b12|u_briey/axi_core_cpu/IBusCachedPlugin_cache/reg1_b14.clk (clk50mp) net                     1.976       1.976      top.v(49)     
 launch clock edge                                                                   0.000       1.976
---------------------------------------------------------------------------------------------------------
 u_briey/axi_core_cpu/IBusCachedPlugin_cache/reg1_b12|u_briey/axi_core_cpu/IBusCachedPlugin_cache/reg1_b14.q[0] clk2q                   0.137 r     2.113
 u_briey/axi_core_cpu/IBusCachedPlugin_cache/al_ram_ways_0_tags_r0_c1_l.a[1] (u_briey/axi_core_cpu/IBusCachedPlugin_cache/lineLoader_address[14]) net  (fanout = 11)      0.301 r     2.414      Briey.v(15176)
 u_briey/axi_core_cpu/IBusCachedPlugin_cache/al_ram_ways_0_tags_r0_c1_l                         0.000       2.414
 Arrival time                                                                        2.414                  (1 lvl)       

 source latency                                                                      0.000       0.000                    
 u_briey/axi_core_cpu/IBusCachedPlugin_cache/al_ram_ways_0_tags_r0_c1_l.clk (clk50mp) net                     2.276       2.276      top.v(49)     
 capture clock edge                                                                  0.000       2.276
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.134       2.410
 clock uncertainty                                                                   0.000       2.410
 clock recovergence pessimism                                                       -0.172       2.238
 Required time                                                                       2.238            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.176ns          

---------------------------------------------------------------------------------------------------------

 Slack (hold check):      1.108 ns                                                        
 Start Point:             u_briey/axi_core_cpu/IBusCachedPlugin_cache/reg1_b5|u_briey/axi_core_cpu/IBusCachedPlugin_cache/reg1_b6.clk (rising edge triggered by clock u_pll/pll_inst.clkc[1])
 End Point:               u_briey/axi_core_cpu/IBusCachedPlugin_cache/al_ram_ways_0_tags_r0_c1_l.a[0] (rising edge triggered by clock u_pll/pll_inst.clkc[1])
 Clock group:             u_pll/pll_inst.refclk                                           
 Data Path Delay:         1.370ns  (logic 0.361ns, net 1.009ns, 26% logic)                
 Logic Levels:            2                                                               

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u_briey/axi_core_cpu/IBusCachedPlugin_cache/reg1_b5|u_briey/axi_core_cpu/IBusCachedPlugin_cache/reg1_b6.clk (clk50mp) net                     1.976       1.976      top.v(49)     
 launch clock edge                                                                   0.000       1.976
---------------------------------------------------------------------------------------------------------
 u_briey/axi_core_cpu/IBusCachedPlugin_cache/reg1_b5|u_briey/axi_core_cpu/IBusCachedPlugin_cache/reg1_b6.q[1] clk2q                   0.137 r     2.113
 u_briey/axi_core_cpu/IBusCachedPlugin_cache/reg2_b0|u_briey/axi_core_cpu/IBusCachedPlugin_cache/reg2_b3.d[1] (u_briey/axi_core_cpu/IBusCachedPlugin_cache/lineLoader_address[5]) net  (fanout = 7)       0.292 r     2.405      Briey.v(15176)
 u_briey/axi_core_cpu/IBusCachedPlugin_cache/reg2_b0|u_briey/axi_core_cpu/IBusCachedPlugin_cache/reg2_b3.f[1] cell                    0.224 r     2.629
 u_briey/axi_core_cpu/IBusCachedPlugin_cache/al_ram_ways_0_tags_r0_c1_l.a[0] (u_briey/axi_core_cpu/IBusCachedPlugin_cache/lineLoader_write_tag_0_payload_address[0]) net  (fanout = 48)      0.717 r     3.346      Briey.v(15193)
 u_briey/axi_core_cpu/IBusCachedPlugin_cache/al_ram_ways_0_tags_r0_c1_l                         0.000       3.346
 Arrival time                                                                        3.346                  (2 lvl)       

 source latency                                                                      0.000       0.000                    
 u_briey/axi_core_cpu/IBusCachedPlugin_cache/al_ram_ways_0_tags_r0_c1_l.clk (clk50mp) net                     2.276       2.276      top.v(49)     
 capture clock edge                                                                  0.000       2.276
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.134       2.410
 clock uncertainty                                                                   0.000       2.410
 clock recovergence pessimism                                                       -0.172       2.238
 Required time                                                                       2.238            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               1.108ns          

---------------------------------------------------------------------------------------------------------

 Slack (hold check):      1.126 ns                                                        
 Start Point:             u_briey/axi_core_cpu/IBusCachedPlugin_cache/reg2_b0|u_briey/axi_core_cpu/IBusCachedPlugin_cache/reg2_b3.clk (rising edge triggered by clock u_pll/pll_inst.clkc[1])
 End Point:               u_briey/axi_core_cpu/IBusCachedPlugin_cache/al_ram_ways_0_tags_r0_c1_l.a[0] (rising edge triggered by clock u_pll/pll_inst.clkc[1])
 Clock group:             u_pll/pll_inst.refclk                                           
 Data Path Delay:         1.388ns  (logic 0.532ns, net 0.856ns, 38% logic)                
 Logic Levels:            2                                                               

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u_briey/axi_core_cpu/IBusCachedPlugin_cache/reg2_b0|u_briey/axi_core_cpu/IBusCachedPlugin_cache/reg2_b3.clk (clk50mp) net                     1.976       1.976      top.v(49)     
 launch clock edge                                                                   0.000       1.976
---------------------------------------------------------------------------------------------------------
 u_briey/axi_core_cpu/IBusCachedPlugin_cache/reg2_b0|u_briey/axi_core_cpu/IBusCachedPlugin_cache/reg2_b3.q[1] clk2q                   0.137 r     2.113
 u_briey/axi_core_cpu/IBusCachedPlugin_cache/reg2_b0|u_briey/axi_core_cpu/IBusCachedPlugin_cache/reg2_b3.a[1] (u_briey/axi_core_cpu/IBusCachedPlugin_cache/lineLoader_flushCounter[0]) net  (fanout = 2)       0.139 r     2.252      Briey.v(15179)
 u_briey/axi_core_cpu/IBusCachedPlugin_cache/reg2_b0|u_briey/axi_core_cpu/IBusCachedPlugin_cache/reg2_b3.f[1] cell                    0.395 r     2.647
 u_briey/axi_core_cpu/IBusCachedPlugin_cache/al_ram_ways_0_tags_r0_c1_l.a[0] (u_briey/axi_core_cpu/IBusCachedPlugin_cache/lineLoader_write_tag_0_payload_address[0]) net  (fanout = 48)      0.717 r     3.364      Briey.v(15193)
 u_briey/axi_core_cpu/IBusCachedPlugin_cache/al_ram_ways_0_tags_r0_c1_l                         0.000       3.364
 Arrival time                                                                        3.364                  (2 lvl)       

 source latency                                                                      0.000       0.000                    
 u_briey/axi_core_cpu/IBusCachedPlugin_cache/al_ram_ways_0_tags_r0_c1_l.clk (clk50mp) net                     2.276       2.276      top.v(49)     
 capture clock edge                                                                  0.000       2.276
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.134       2.410
 clock uncertainty                                                                   0.000       2.410
 clock recovergence pessimism                                                       -0.172       2.238
 Required time                                                                       2.238            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               1.126ns          

---------------------------------------------------------------------------------------------------------

Paths for end point u_briey/axi_core_cpu/IBusCachedPlugin_cache/al_ram_ways_0_tags_r1_c1_l (4 paths)
---------------------------------------------------------------------------------------------------------
 Slack (hold check):      0.177 ns                                                        
 Start Point:             u_briey/axi_core_cpu/IBusCachedPlugin_cache/reg1_b16|u_briey/axi_core_cpu/IBusCachedPlugin_cache/reg1_b17.clk (rising edge triggered by clock u_pll/pll_inst.clkc[1])
 End Point:               u_briey/axi_core_cpu/IBusCachedPlugin_cache/al_ram_ways_0_tags_r1_c1_l.c[1] (rising edge triggered by clock u_pll/pll_inst.clkc[1])
 Clock group:             u_pll/pll_inst.refclk                                           
 Data Path Delay:         0.439ns  (logic 0.137ns, net 0.302ns, 31% logic)                
 Logic Levels:            1                                                               

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u_briey/axi_core_cpu/IBusCachedPlugin_cache/reg1_b16|u_briey/axi_core_cpu/IBusCachedPlugin_cache/reg1_b17.clk (clk50mp) net                     1.976       1.976      top.v(49)     
 launch clock edge                                                                   0.000       1.976
---------------------------------------------------------------------------------------------------------
 u_briey/axi_core_cpu/IBusCachedPlugin_cache/reg1_b16|u_briey/axi_core_cpu/IBusCachedPlugin_cache/reg1_b17.q[1] clk2q                   0.137 r     2.113
 u_briey/axi_core_cpu/IBusCachedPlugin_cache/al_ram_ways_0_tags_r1_c1_l.c[1] (u_briey/axi_core_cpu/IBusCachedPlugin_cache/lineLoader_address[16]) net  (fanout = 11)      0.302 r     2.415      Briey.v(15176)
 u_briey/axi_core_cpu/IBusCachedPlugin_cache/al_ram_ways_0_tags_r1_c1_l                         0.000       2.415
 Arrival time                                                                        2.415                  (1 lvl)       

 source latency                                                                      0.000       0.000                    
 u_briey/axi_core_cpu/IBusCachedPlugin_cache/al_ram_ways_0_tags_r1_c1_l.clk (clk50mp) net                     2.276       2.276      top.v(49)     
 capture clock edge                                                                  0.000       2.276
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.134       2.410
 clock uncertainty                                                                   0.000       2.410
 clock recovergence pessimism                                                       -0.172       2.238
 Required time                                                                       2.238            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.177ns          

---------------------------------------------------------------------------------------------------------

 Slack (hold check):      1.513 ns                                                        
 Start Point:             u_briey/axi_core_cpu/IBusCachedPlugin_cache/reg2_b1|u_briey/axi_core_cpu/IBusCachedPlugin_cache/reg2_b2.clk (rising edge triggered by clock u_pll/pll_inst.clkc[1])
 End Point:               u_briey/axi_core_cpu/IBusCachedPlugin_cache/al_ram_ways_0_tags_r1_c1_l.c[0] (rising edge triggered by clock u_pll/pll_inst.clkc[1])
 Clock group:             u_pll/pll_inst.refclk                                           
 Data Path Delay:         1.775ns  (logic 0.490ns, net 1.285ns, 27% logic)                
 Logic Levels:            2                                                               

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u_briey/axi_core_cpu/IBusCachedPlugin_cache/reg2_b1|u_briey/axi_core_cpu/IBusCachedPlugin_cache/reg2_b2.clk (clk50mp) net                     1.976       1.976      top.v(49)     
 launch clock edge                                                                   0.000       1.976
---------------------------------------------------------------------------------------------------------
 u_briey/axi_core_cpu/IBusCachedPlugin_cache/reg2_b1|u_briey/axi_core_cpu/IBusCachedPlugin_cache/reg2_b2.q[0] clk2q                   0.137 r     2.113
 u_briey/axi_core_cpu/IBusCachedPlugin_cache/reg2_b1|u_briey/axi_core_cpu/IBusCachedPlugin_cache/reg2_b2.a[0] (u_briey/axi_core_cpu/IBusCachedPlugin_cache/lineLoader_flushCounter[2]) net  (fanout = 2)       0.139 r     2.252      Briey.v(15179)
 u_briey/axi_core_cpu/IBusCachedPlugin_cache/reg2_b1|u_briey/axi_core_cpu/IBusCachedPlugin_cache/reg2_b2.f[0] cell                    0.353 r     2.605
 u_briey/axi_core_cpu/IBusCachedPlugin_cache/al_ram_ways_0_tags_r1_c1_l.c[0] (u_briey/axi_core_cpu/IBusCachedPlugin_cache/lineLoader_write_tag_0_payload_address[2]) net  (fanout = 48)      1.146 r     3.751      Briey.v(15193)
 u_briey/axi_core_cpu/IBusCachedPlugin_cache/al_ram_ways_0_tags_r1_c1_l                         0.000       3.751
 Arrival time                                                                        3.751                  (2 lvl)       

 source latency                                                                      0.000       0.000                    
 u_briey/axi_core_cpu/IBusCachedPlugin_cache/al_ram_ways_0_tags_r1_c1_l.clk (clk50mp) net                     2.276       2.276      top.v(49)     
 capture clock edge                                                                  0.000       2.276
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.134       2.410
 clock uncertainty                                                                   0.000       2.410
 clock recovergence pessimism                                                       -0.172       2.238
 Required time                                                                       2.238            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               1.513ns          

---------------------------------------------------------------------------------------------------------

 Slack (hold check):      1.675 ns                                                        
 Start Point:             u_briey/axi_core_cpu/IBusCachedPlugin_cache/reg1_b7|u_briey/axi_core_cpu/IBusCachedPlugin_cache/reg1_b8.clk (rising edge triggered by clock u_pll/pll_inst.clkc[1])
 End Point:               u_briey/axi_core_cpu/IBusCachedPlugin_cache/al_ram_ways_0_tags_r1_c1_l.c[0] (rising edge triggered by clock u_pll/pll_inst.clkc[1])
 Clock group:             u_pll/pll_inst.refclk                                           
 Data Path Delay:         1.937ns  (logic 0.326ns, net 1.611ns, 16% logic)                
 Logic Levels:            2                                                               

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u_briey/axi_core_cpu/IBusCachedPlugin_cache/reg1_b7|u_briey/axi_core_cpu/IBusCachedPlugin_cache/reg1_b8.clk (clk50mp) net                     1.976       1.976      top.v(49)     
 launch clock edge                                                                   0.000       1.976
---------------------------------------------------------------------------------------------------------
 u_briey/axi_core_cpu/IBusCachedPlugin_cache/reg1_b7|u_briey/axi_core_cpu/IBusCachedPlugin_cache/reg1_b8.q[1] clk2q                   0.137 r     2.113
 u_briey/axi_core_cpu/IBusCachedPlugin_cache/reg2_b1|u_briey/axi_core_cpu/IBusCachedPlugin_cache/reg2_b2.c[0] (u_briey/axi_core_cpu/IBusCachedPlugin_cache/lineLoader_address[7]) net  (fanout = 7)       0.465 r     2.578      Briey.v(15176)
 u_briey/axi_core_cpu/IBusCachedPlugin_cache/reg2_b1|u_briey/axi_core_cpu/IBusCachedPlugin_cache/reg2_b2.f[0] cell                    0.189 r     2.767
 u_briey/axi_core_cpu/IBusCachedPlugin_cache/al_ram_ways_0_tags_r1_c1_l.c[0] (u_briey/axi_core_cpu/IBusCachedPlugin_cache/lineLoader_write_tag_0_payload_address[2]) net  (fanout = 48)      1.146 r     3.913      Briey.v(15193)
 u_briey/axi_core_cpu/IBusCachedPlugin_cache/al_ram_ways_0_tags_r1_c1_l                         0.000       3.913
 Arrival time                                                                        3.913                  (2 lvl)       

 source latency                                                                      0.000       0.000                    
 u_briey/axi_core_cpu/IBusCachedPlugin_cache/al_ram_ways_0_tags_r1_c1_l.clk (clk50mp) net                     2.276       2.276      top.v(49)     
 capture clock edge                                                                  0.000       2.276
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.134       2.410
 clock uncertainty                                                                   0.000       2.410
 clock recovergence pessimism                                                       -0.172       2.238
 Required time                                                                       2.238            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               1.675ns          

---------------------------------------------------------------------------------------------------------

Recovery checks:
---------------------------------------------------------------------------------------------------------
Paths for end point u_briey/axi_core_cpu/_al_u1256|u_briey/axi_core_cpu/writeBack_arbitration_isValid_reg_hfnopt2_4 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (recovery check):  14.674 ns                                                       
 Start Point:             u_briey/resetCtrl_axiReset_reg_hfnopt2_5.clk (rising edge triggered by clock u_pll/pll_inst.clkc[1])
 End Point:               u_briey/axi_core_cpu/_al_u1256|u_briey/axi_core_cpu/writeBack_arbitration_isValid_reg_hfnopt2_4.sr (rising edge triggered by clock u_pll/pll_inst.clkc[1])
 Clock group:             u_pll/pll_inst.refclk                                           
 Data Path Delay:         4.782ns  (logic 0.232ns, net 4.550ns, 4% logic)                 
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u_briey/resetCtrl_axiReset_reg_hfnopt2_5.clk (clk50mp)      net                     2.276       2.276      top.v(49)     
 launch clock edge                                                                   0.000       2.276
---------------------------------------------------------------------------------------------------------
 u_briey/resetCtrl_axiReset_reg_hfnopt2_5.q[0]               clk2q                   0.146 r     2.422
 u_briey/axi_core_cpu/_al_u1256|u_briey/axi_core_cpu/writeBack_arbitration_isValid_reg_hfnopt2_4.sr (u_briey/resetCtrl_axiReset_hfnopt2_5) net  (fanout = 36)      4.550 r     6.972      Briey.v(496)  
 u_briey/axi_core_cpu/_al_u1256|u_briey/axi_core_cpu/writeBack_arbitration_isValid_reg_hfnopt2_4 path2reg                0.086       7.058
 Arrival time                                                                        7.058                  (0 lvl)       

 source latency                                                                      0.000       0.000                    
 u_briey/axi_core_cpu/_al_u1256|u_briey/axi_core_cpu/writeBack_arbitration_isValid_reg_hfnopt2_4.clk (clk50mp) net                     1.976       1.976      top.v(49)     
 capture clock edge                                                                 19.965      21.941
---------------------------------------------------------------------------------------------------------
 cell recovery                                                                      -0.300      21.641
 clock uncertainty                                                                  -0.000      21.641
 clock recovergence pessimism                                                        0.091      21.732
 Required time                                                                      21.732            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              14.674ns          

---------------------------------------------------------------------------------------------------------

Paths for end point u_briey/axi_core_cpu/_al_u1200|u_briey/axi_core_cpu/HazardSimplePlugin_writeBackBuffer_valid_reg (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (recovery check):  14.845 ns                                                       
 Start Point:             u_briey/resetCtrl_axiReset_reg_hfnopt2_5.clk (rising edge triggered by clock u_pll/pll_inst.clkc[1])
 End Point:               u_briey/axi_core_cpu/_al_u1200|u_briey/axi_core_cpu/HazardSimplePlugin_writeBackBuffer_valid_reg.sr (rising edge triggered by clock u_pll/pll_inst.clkc[1])
 Clock group:             u_pll/pll_inst.refclk                                           
 Data Path Delay:         4.692ns  (logic 0.232ns, net 4.460ns, 4% logic)                 
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u_briey/resetCtrl_axiReset_reg_hfnopt2_5.clk (clk50mp)      net                     2.276       2.276      top.v(49)     
 launch clock edge                                                                   0.000       2.276
---------------------------------------------------------------------------------------------------------
 u_briey/resetCtrl_axiReset_reg_hfnopt2_5.q[0]               clk2q                   0.146 r     2.422
 u_briey/axi_core_cpu/_al_u1200|u_briey/axi_core_cpu/HazardSimplePlugin_writeBackBuffer_valid_reg.sr (u_briey/resetCtrl_axiReset_hfnopt2_5) net  (fanout = 36)      4.460 r     6.882      Briey.v(496)  
 u_briey/axi_core_cpu/_al_u1200|u_briey/axi_core_cpu/HazardSimplePlugin_writeBackBuffer_valid_reg path2reg                0.086       6.968
 Arrival time                                                                        6.968                  (0 lvl)       

 source latency                                                                      0.000       0.000                    
 u_briey/axi_core_cpu/_al_u1200|u_briey/axi_core_cpu/HazardSimplePlugin_writeBackBuffer_valid_reg.clk (clk50mp) net                     1.976       1.976      top.v(49)     
 capture clock edge                                                                 19.965      21.941
---------------------------------------------------------------------------------------------------------
 cell recovery                                                                      -0.300      21.641
 clock uncertainty                                                                  -0.000      21.641
 clock recovergence pessimism                                                        0.172      21.813
 Required time                                                                      21.813            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              14.845ns          

---------------------------------------------------------------------------------------------------------

Paths for end point u_briey/axi_core_cpu/reg5_b2|u_briey/axi_core_cpu/reg5_b0 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (recovery check):  14.913 ns                                                       
 Start Point:             u_briey/resetCtrl_axiReset_reg_hfnopt2_5.clk (rising edge triggered by clock u_pll/pll_inst.clkc[1])
 End Point:               u_briey/axi_core_cpu/reg5_b2|u_briey/axi_core_cpu/reg5_b0.sr (rising edge triggered by clock u_pll/pll_inst.clkc[1])
 Clock group:             u_pll/pll_inst.refclk                                           
 Data Path Delay:         4.624ns  (logic 0.232ns, net 4.392ns, 5% logic)                 
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u_briey/resetCtrl_axiReset_reg_hfnopt2_5.clk (clk50mp)      net                     2.276       2.276      top.v(49)     
 launch clock edge                                                                   0.000       2.276
---------------------------------------------------------------------------------------------------------
 u_briey/resetCtrl_axiReset_reg_hfnopt2_5.q[0]               clk2q                   0.146 r     2.422
 u_briey/axi_core_cpu/reg5_b2|u_briey/axi_core_cpu/reg5_b0.sr (u_briey/resetCtrl_axiReset_hfnopt2_5) net  (fanout = 36)      4.392 r     6.814      Briey.v(496)  
 u_briey/axi_core_cpu/reg5_b2|u_briey/axi_core_cpu/reg5_b0   path2reg                0.086       6.900
 Arrival time                                                                        6.900                  (0 lvl)       

 source latency                                                                      0.000       0.000                    
 u_briey/axi_core_cpu/reg5_b2|u_briey/axi_core_cpu/reg5_b0.clk (clk50mp) net                     1.976       1.976      top.v(49)     
 capture clock edge                                                                 19.965      21.941
---------------------------------------------------------------------------------------------------------
 cell recovery                                                                      -0.300      21.641
 clock uncertainty                                                                  -0.000      21.641
 clock recovergence pessimism                                                        0.172      21.813
 Required time                                                                      21.813            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              14.913ns          

---------------------------------------------------------------------------------------------------------

Removal checks:
---------------------------------------------------------------------------------------------------------
Paths for end point u_briey/axi_sdramCtrl/ctrl/reg0_b1|u_briey/axi_sdramCtrl/ctrl/reg0_b3 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (removal check):   0.076 ns                                                        
 Start Point:             u_briey/axi_uartCtrl/uartCtrl_1/tx/_al_u10|u_briey/resetCtrl_axiReset_reg_hfnopt2_9.clk (rising edge triggered by clock u_pll/pll_inst.clkc[1])
 End Point:               u_briey/axi_sdramCtrl/ctrl/reg0_b1|u_briey/axi_sdramCtrl/ctrl/reg0_b3.sr (rising edge triggered by clock u_pll/pll_inst.clkc[1])
 Clock group:             u_pll/pll_inst.refclk                                           
 Data Path Delay:         0.504ns  (logic 0.202ns, net 0.302ns, 40% logic)                
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u_briey/axi_uartCtrl/uartCtrl_1/tx/_al_u10|u_briey/resetCtrl_axiReset_reg_hfnopt2_9.clk (clk50mp) net                     1.976       1.976      top.v(49)     
 launch clock edge                                                                   0.000       1.976
---------------------------------------------------------------------------------------------------------
 u_briey/axi_uartCtrl/uartCtrl_1/tx/_al_u10|u_briey/resetCtrl_axiReset_reg_hfnopt2_9.q[0] clk2q                   0.137 r     2.113
 u_briey/axi_sdramCtrl/ctrl/reg0_b1|u_briey/axi_sdramCtrl/ctrl/reg0_b3.sr (u_briey/resetCtrl_axiReset_hfnopt2_9) net  (fanout = 28)      0.302 r     2.415      Briey.v(496)  
 u_briey/axi_sdramCtrl/ctrl/reg0_b1|u_briey/axi_sdramCtrl/ctrl/reg0_b3 path2reg                0.065       2.480
 Arrival time                                                                        2.480                  (0 lvl)       

 source latency                                                                      0.000       0.000                    
 u_briey/axi_sdramCtrl/ctrl/reg0_b1|u_briey/axi_sdramCtrl/ctrl/reg0_b3.clk (clk50mp) net                     2.276       2.276      top.v(49)     
 capture clock edge                                                                  0.000       2.276
---------------------------------------------------------------------------------------------------------
 cell removal                                                                        0.300       2.576
 clock uncertainty                                                                   0.000       2.576
 clock recovergence pessimism                                                       -0.172       2.404
 Required time                                                                       2.404            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.076ns          

---------------------------------------------------------------------------------------------------------

Paths for end point u_briey/axi_sdramCtrl/ctrl/reg0_b0|u_briey/axi_sdramCtrl/ctrl/reg0_b13 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (removal check):   0.076 ns                                                        
 Start Point:             u_briey/axi_uartCtrl/uartCtrl_1/tx/_al_u10|u_briey/resetCtrl_axiReset_reg_hfnopt2_9.clk (rising edge triggered by clock u_pll/pll_inst.clkc[1])
 End Point:               u_briey/axi_sdramCtrl/ctrl/reg0_b0|u_briey/axi_sdramCtrl/ctrl/reg0_b13.sr (rising edge triggered by clock u_pll/pll_inst.clkc[1])
 Clock group:             u_pll/pll_inst.refclk                                           
 Data Path Delay:         0.504ns  (logic 0.202ns, net 0.302ns, 40% logic)                
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u_briey/axi_uartCtrl/uartCtrl_1/tx/_al_u10|u_briey/resetCtrl_axiReset_reg_hfnopt2_9.clk (clk50mp) net                     1.976       1.976      top.v(49)     
 launch clock edge                                                                   0.000       1.976
---------------------------------------------------------------------------------------------------------
 u_briey/axi_uartCtrl/uartCtrl_1/tx/_al_u10|u_briey/resetCtrl_axiReset_reg_hfnopt2_9.q[0] clk2q                   0.137 r     2.113
 u_briey/axi_sdramCtrl/ctrl/reg0_b0|u_briey/axi_sdramCtrl/ctrl/reg0_b13.sr (u_briey/resetCtrl_axiReset_hfnopt2_9) net  (fanout = 28)      0.302 r     2.415      Briey.v(496)  
 u_briey/axi_sdramCtrl/ctrl/reg0_b0|u_briey/axi_sdramCtrl/ctrl/reg0_b13 path2reg                0.065       2.480
 Arrival time                                                                        2.480                  (0 lvl)       

 source latency                                                                      0.000       0.000                    
 u_briey/axi_sdramCtrl/ctrl/reg0_b0|u_briey/axi_sdramCtrl/ctrl/reg0_b13.clk (clk50mp) net                     2.276       2.276      top.v(49)     
 capture clock edge                                                                  0.000       2.276
---------------------------------------------------------------------------------------------------------
 cell removal                                                                        0.300       2.576
 clock uncertainty                                                                   0.000       2.576
 clock recovergence pessimism                                                       -0.172       2.404
 Required time                                                                       2.404            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.076ns          

---------------------------------------------------------------------------------------------------------

Paths for end point u_briey/axi_gpioACtrl/reg1_b20|u_briey/axi_gpioACtrl/reg1_b18 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (removal check):   0.096 ns                                                        
 Start Point:             u_briey/axi_uartCtrl/uartCtrl_1/tx/_al_u7|u_briey/resetCtrl_axiReset_reg_hfnopt2_12.clk (rising edge triggered by clock u_pll/pll_inst.clkc[1])
 End Point:               u_briey/axi_gpioACtrl/reg1_b20|u_briey/axi_gpioACtrl/reg1_b18.sr (rising edge triggered by clock u_pll/pll_inst.clkc[1])
 Clock group:             u_pll/pll_inst.refclk                                           
 Data Path Delay:         0.524ns  (logic 0.202ns, net 0.322ns, 38% logic)                
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path      Info          
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 u_briey/axi_uartCtrl/uartCtrl_1/tx/_al_u7|u_briey/resetCtrl_axiReset_reg_hfnopt2_12.clk (clk50mp) net                     1.976       1.976      top.v(49)     
 launch clock edge                                                                   0.000       1.976
---------------------------------------------------------------------------------------------------------
 u_briey/axi_uartCtrl/uartCtrl_1/tx/_al_u7|u_briey/resetCtrl_axiReset_reg_hfnopt2_12.q[0] clk2q                   0.137 r     2.113
 u_briey/axi_gpioACtrl/reg1_b20|u_briey/axi_gpioACtrl/reg1_b18.sr (u_briey/resetCtrl_axiReset_hfnopt2_12) net  (fanout = 23)      0.322 r     2.435      Briey.v(496)  
 u_briey/axi_gpioACtrl/reg1_b20|u_briey/axi_gpioACtrl/reg1_b18 path2reg                0.065       2.500
 Arrival time                                                                        2.500                  (0 lvl)       

 source latency                                                                      0.000       0.000                    
 u_briey/axi_gpioACtrl/reg1_b20|u_briey/axi_gpioACtrl/reg1_b18.clk (clk50mp) net                     2.276       2.276      top.v(49)     
 capture clock edge                                                                  0.000       2.276
---------------------------------------------------------------------------------------------------------
 cell removal                                                                        0.300       2.576
 clock uncertainty                                                                   0.000       2.576
 clock recovergence pessimism                                                       -0.172       2.404
 Required time                                                                       2.404            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.096ns          

---------------------------------------------------------------------------------------------------------


=========================================================================================================
Timing summary:                                                                           
---------------------------------------------------------------------------------------------------------
Constraint path number: 23442648 (STA coverage = 97.38%)
Timing violations: 0 setup errors, and 0 hold errors.
Minimal setup slack: 1.972, minimal hold slack: 0.076

Timing group statistics: 
	Clock constraints: 
	  Clock Name                                  Min Period     Max Freq           Skew      Fanout            TNS
	  u_pll/pll_inst.clkc[1] (50.088MHz)            17.993ns      55.577MHz        0.571ns      2805        0.000ns
	Minimum input arrival time before clock: no constraint path
	Maximum output required time after clock: no constraint path
	Maximum combinational path delay: no constraint path


Warning: No clock constraint on 3 clock net(s): 
	LCD_CLK_pad
	clk24m_pad
	u_briey/jtagBridge_1/io_jtag_tck_pad

---------------------------------------------------------------------------------------------------------
