
----------------------------------- FullProof -----------------------------------

PRE	S0= CP0[ASID]=pid                                           Premise(F0)
	S1= PC[Out]=addr                                            Premise(F1)
	S2= IMem[{pid,addr}]={1,rS,17,offset}                       Premise(F2)
	S3= GPR[rS]=a                                               Premise(F3)

IF	S4= CP0.ASID=pid                                            CP0-Read-ASID(S0)
	S5= PC.Out=addr                                             PC-Out(S1)
	S6= PC.Out=>IMem.RAddr                                      Premise(F4)
	S7= IMem.RAddr=addr                                         Path(S5,S6)
	S8= CP0.ASID=>IMem.ASID                                     Premise(F5)
	S9= IMem.ASID=pid                                           Path(S4,S8)
	S10= IMem.Out={1,rS,17,offset}                              IMem-Read(S9,S7,S2)
	S11= IMem.Out=>IR.In                                        Premise(F6)
	S12= IR.In={1,rS,17,offset}                                 Path(S10,S11)
	S13= CtrlPC=0                                               Premise(F7)
	S14= CtrlPCInc=1                                            Premise(F8)
	S15= PC[Out]=addr+4                                         PC-Inc(S1,S13,S14)
	S16= PC[CIA]=addr                                           PC-Inc(S1,S13,S14)
	S17= CtrlIMem=0                                             Premise(F9)
	S18= IMem[{pid,addr}]={1,rS,17,offset}                      IMem-Hold(S2,S17)
	S19= CtrlASIDIn=0                                           Premise(F10)
	S20= CtrlCP0=0                                              Premise(F11)
	S21= CP0[ASID]=pid                                          CP0-Hold(S0,S20)
	S22= CtrlEPCIn=0                                            Premise(F12)
	S23= CtrlExCodeIn=0                                         Premise(F13)
	S24= CtrlIR=1                                               Premise(F14)
	S25= [IR]={1,rS,17,offset}                                  IR-Write(S12,S24)
	S26= CtrlGPR=0                                              Premise(F15)
	S27= GPR[rS]=a                                              GPR-Hold(S3,S26)
	S28= CtrlA=0                                                Premise(F16)
	S29= CtrlB=0                                                Premise(F17)
	S30= CtrlALUOut=0                                           Premise(F18)
	S31= CtrlConditionReg=0                                     Premise(F19)

ID	S32= PC.Out=addr+4                                          PC-Out(S15)
	S33= PC.CIA=addr                                            PC-Out(S16)
	S34= PC.CIA31_28=addr[31:28]                                PC-Out(S16)
	S35= CP0.ASID=pid                                           CP0-Read-ASID(S21)
	S36= IR.Out={1,rS,17,offset}                                IR-Out(S25)
	S37= IR.Out31_26=1                                          IR-Out(S25)
	S38= IR.Out25_21=rS                                         IR-Out(S25)
	S39= IR.Out20_16=17                                         IR-Out(S25)
	S40= IR.Out15_0=offset                                      IR-Out(S25)
	S41= IR.Out31_26=>CU.Op                                     Premise(F20)
	S42= CU.Op=1                                                Path(S37,S41)
	S43= IR.Out25_21=>GPR.RReg1                                 Premise(F21)
	S44= GPR.RReg1=rS                                           Path(S38,S43)
	S45= GPR.Rdata1=a                                           GPR-Read(S44,S27)
	S46= IR.Out20_16=>GPR.RReg2                                 Premise(F22)
	S47= GPR.RReg2=17                                           Path(S39,S46)
	S48= GPR.Rdata2=32'b0                                       GPR-ReadGPR0()
	S49= GPR.Rdata1=>A.In                                       Premise(F23)
	S50= A.In=a                                                 Path(S45,S49)
	S51= GPR.Rdata2=>B.In                                       Premise(F24)
	S52= B.In=32'b0                                             Path(S48,S51)
	S53= CtrlPC=0                                               Premise(F25)
	S54= CtrlPCInc=0                                            Premise(F26)
	S55= PC[CIA]=addr                                           PC-Hold(S16,S54)
	S56= PC[Out]=addr+4                                         PC-Hold(S15,S53,S54)
	S57= CtrlIMem=0                                             Premise(F27)
	S58= IMem[{pid,addr}]={1,rS,17,offset}                      IMem-Hold(S18,S57)
	S59= CtrlASIDIn=0                                           Premise(F28)
	S60= CtrlCP0=0                                              Premise(F29)
	S61= CP0[ASID]=pid                                          CP0-Hold(S21,S60)
	S62= CtrlEPCIn=0                                            Premise(F30)
	S63= CtrlExCodeIn=0                                         Premise(F31)
	S64= CtrlIR=0                                               Premise(F32)
	S65= [IR]={1,rS,17,offset}                                  IR-Hold(S25,S64)
	S66= CtrlGPR=0                                              Premise(F33)
	S67= GPR[rS]=a                                              GPR-Hold(S27,S66)
	S68= CtrlA=1                                                Premise(F34)
	S69= [A]=a                                                  A-Write(S50,S68)
	S70= CtrlB=1                                                Premise(F35)
	S71= [B]=32'b0                                              B-Write(S52,S70)
	S72= CtrlALUOut=0                                           Premise(F36)
	S73= CtrlConditionReg=0                                     Premise(F37)

EX	S74= PC.CIA=addr                                            PC-Out(S55)
	S75= PC.CIA31_28=addr[31:28]                                PC-Out(S55)
	S76= PC.Out=addr+4                                          PC-Out(S56)
	S77= CP0.ASID=pid                                           CP0-Read-ASID(S61)
	S78= IR.Out={1,rS,17,offset}                                IR-Out(S65)
	S79= IR.Out31_26=1                                          IR-Out(S65)
	S80= IR.Out25_21=rS                                         IR-Out(S65)
	S81= IR.Out20_16=17                                         IR-Out(S65)
	S82= IR.Out15_0=offset                                      IR-Out(S65)
	S83= A.Out=a                                                A-Out(S69)
	S84= A.Out1_0={a}[1:0]                                      A-Out(S69)
	S85= A.Out4_0={a}[4:0]                                      A-Out(S69)
	S86= B.Out=32'b0                                            B-Out(S71)
	S87= B.Out1_0={32'b0}[1:0]                                  B-Out(S71)
	S88= B.Out4_0={32'b0}[4:0]                                  B-Out(S71)
	S89= IR.Out15_0=>SEXT.In                                    Premise(F38)
	S90= SEXT.In=offset                                         Path(S82,S89)
	S91= SEXT.Out={14{offset[15]},offset,2{0}}                  SEXT(S90)
	S92= PC.CIA=>ALU.A                                          Premise(F39)
	S93= ALU.A=addr                                             Path(S74,S92)
	S94= SEXT.Out=>ALU.B                                        Premise(F40)
	S95= ALU.B={14{offset[15]},offset,2{0}}                     Path(S91,S94)
	S96= ALU.Func=6'b010010                                     Premise(F41)
	S97= ALU.Out=addr+{14{offset[15]},offset,2{0}}              ALU(S93,S95)
	S98= ALU.Out1_0={addr+{14{offset[15]},offset,2{0}}}[1:0]    ALU(S93,S95)
	S99= ALU.CMP=Compare0(addr+{14{offset[15]},offset,2{0}})    ALU(S93,S95)
	S100= ALU.OV=OverFlow(addr+{14{offset[15]},offset,2{0}})    ALU(S93,S95)
	S101= ALU.CA=Carry(addr+{14{offset[15]},offset,2{0}})       ALU(S93,S95)
	S102= ALU.Out=>ALUOut.In                                    Premise(F42)
	S103= ALUOut.In=addr+{14{offset[15]},offset,2{0}}           Path(S97,S102)
	S104= A.Out=>CMPU.A                                         Premise(F43)
	S105= CMPU.A=a                                              Path(S83,S104)
	S106= B.Out=>CMPU.B                                         Premise(F44)
	S107= CMPU.B=32'b0                                          Path(S86,S106)
	S108= CMPU.Func=6'b000011                                   Premise(F45)
	S109= CMPU.Out=CompareS(a,32'b0)                            CMPU-CMPS(S105,S107)
	S110= CMPU.zero=CompareS(a,32'b0)                           CMPU-CMPS(S105,S107)
	S111= CMPU.gt=CompareS(a,32'b0)                             CMPU-CMPS(S105,S107)
	S112= CMPU.lt=CompareS(a,32'b0)                             CMPU-CMPS(S105,S107)
	S113= CMPU.lt=>ConditionReg.In                              Premise(F46)
	S114= ConditionReg.In=CompareS(a,32'b0)                     Path(S112,S113)
	S115= GPR.WReg=5'd31                                        Premise(F47)
	S116= PC.Out=>GPR.WData                                     Premise(F48)
	S117= GPR.WData=addr+4                                      Path(S76,S116)
	S118= CtrlPC=0                                              Premise(F49)
	S119= CtrlPCInc=0                                           Premise(F50)
	S120= PC[CIA]=addr                                          PC-Hold(S55,S119)
	S121= PC[Out]=addr+4                                        PC-Hold(S56,S118,S119)
	S122= CtrlIMem=0                                            Premise(F51)
	S123= IMem[{pid,addr}]={1,rS,17,offset}                     IMem-Hold(S58,S122)
	S124= CtrlASIDIn=0                                          Premise(F52)
	S125= CtrlCP0=0                                             Premise(F53)
	S126= CP0[ASID]=pid                                         CP0-Hold(S61,S125)
	S127= CtrlEPCIn=0                                           Premise(F54)
	S128= CtrlExCodeIn=0                                        Premise(F55)
	S129= CtrlIR=0                                              Premise(F56)
	S130= [IR]={1,rS,17,offset}                                 IR-Hold(S65,S129)
	S131= CtrlGPR=1                                             Premise(F57)
	S132= GPR[5'd31]=addr+4                                     GPR-Write(S115,S117,S131)
	S133= CtrlA=0                                               Premise(F58)
	S134= [A]=a                                                 A-Hold(S69,S133)
	S135= CtrlB=0                                               Premise(F59)
	S136= [B]=32'b0                                             B-Hold(S71,S135)
	S137= CtrlALUOut=1                                          Premise(F60)
	S138= [ALUOut]=addr+{14{offset[15]},offset,2{0}}            ALUOut-Write(S103,S137)
	S139= CtrlConditionReg=1                                    Premise(F61)
	S140= [ConditionReg]=CompareS(a,32'b0)                      ConditionReg-Write(S114,S139)

MEM	S141= PC.CIA=addr                                           PC-Out(S120)
	S142= PC.CIA31_28=addr[31:28]                               PC-Out(S120)
	S143= PC.Out=addr+4                                         PC-Out(S121)
	S144= CP0.ASID=pid                                          CP0-Read-ASID(S126)
	S145= IR.Out={1,rS,17,offset}                               IR-Out(S130)
	S146= IR.Out31_26=1                                         IR-Out(S130)
	S147= IR.Out25_21=rS                                        IR-Out(S130)
	S148= IR.Out20_16=17                                        IR-Out(S130)
	S149= IR.Out15_0=offset                                     IR-Out(S130)
	S150= A.Out=a                                               A-Out(S134)
	S151= A.Out1_0={a}[1:0]                                     A-Out(S134)
	S152= A.Out4_0={a}[4:0]                                     A-Out(S134)
	S153= B.Out=32'b0                                           B-Out(S136)
	S154= B.Out1_0={32'b0}[1:0]                                 B-Out(S136)
	S155= B.Out4_0={32'b0}[4:0]                                 B-Out(S136)
	S156= ALUOut.Out=addr+{14{offset[15]},offset,2{0}}          ALUOut-Out(S138)
	S157= ALUOut.Out1_0={addr+{14{offset[15]},offset,2{0}}}[1:0]ALUOut-Out(S138)
	S158= ALUOut.Out4_0={addr+{14{offset[15]},offset,2{0}}}[4:0]ALUOut-Out(S138)
	S159= ConditionReg.Out=CompareS(a,32'b0)                    ConditionReg-Out(S140)
	S160= ConditionReg.Out1_0={CompareS(a,32'b0)}[1:0]          ConditionReg-Out(S140)
	S161= ConditionReg.Out4_0={CompareS(a,32'b0)}[4:0]          ConditionReg-Out(S140)
	S162= ALUOut.Out=>PC.In                                     Premise(F62)
	S163= PC.In=addr+{14{offset[15]},offset,2{0}}               Path(S156,S162)
	S164= ConditionReg.Out=>CU.lt                               Premise(F63)
	S165= CU.lt=CompareS(a,32'b0)                               Path(S159,S164)
	S166= CtrlPC=1                                              Premise(F64)
	S167= CtrlPCInc=0                                           Premise(F65)
	S168= PC[CIA]=addr                                          PC-Hold(S120,S167)
	S169= PC[Out]=addr+{14{offset[15]},offset,2{0}}             PC-Write(S163,S166,S167)
	S170= CtrlIMem=0                                            Premise(F66)
	S171= IMem[{pid,addr}]={1,rS,17,offset}                     IMem-Hold(S123,S170)
	S172= CtrlASIDIn=0                                          Premise(F67)
	S173= CtrlCP0=0                                             Premise(F68)
	S174= CP0[ASID]=pid                                         CP0-Hold(S126,S173)
	S175= CtrlEPCIn=0                                           Premise(F69)
	S176= CtrlExCodeIn=0                                        Premise(F70)
	S177= CtrlIR=0                                              Premise(F71)
	S178= [IR]={1,rS,17,offset}                                 IR-Hold(S130,S177)
	S179= CtrlGPR=0                                             Premise(F72)
	S180= GPR[5'd31]=addr+4                                     GPR-Hold(S132,S179)
	S181= CtrlA=0                                               Premise(F73)
	S182= [A]=a                                                 A-Hold(S134,S181)
	S183= CtrlB=0                                               Premise(F74)
	S184= [B]=32'b0                                             B-Hold(S136,S183)
	S185= CtrlALUOut=0                                          Premise(F75)
	S186= [ALUOut]=addr+{14{offset[15]},offset,2{0}}            ALUOut-Hold(S138,S185)
	S187= CtrlConditionReg=0                                    Premise(F76)
	S188= [ConditionReg]=CompareS(a,32'b0)                      ConditionReg-Hold(S140,S187)

WB	S189= PC.CIA=addr                                           PC-Out(S168)
	S190= PC.CIA31_28=addr[31:28]                               PC-Out(S168)
	S191= PC.Out=addr+{14{offset[15]},offset,2{0}}              PC-Out(S169)
	S192= CP0.ASID=pid                                          CP0-Read-ASID(S174)
	S193= IR.Out={1,rS,17,offset}                               IR-Out(S178)
	S194= IR.Out31_26=1                                         IR-Out(S178)
	S195= IR.Out25_21=rS                                        IR-Out(S178)
	S196= IR.Out20_16=17                                        IR-Out(S178)
	S197= IR.Out15_0=offset                                     IR-Out(S178)
	S198= A.Out=a                                               A-Out(S182)
	S199= A.Out1_0={a}[1:0]                                     A-Out(S182)
	S200= A.Out4_0={a}[4:0]                                     A-Out(S182)
	S201= B.Out=32'b0                                           B-Out(S184)
	S202= B.Out1_0={32'b0}[1:0]                                 B-Out(S184)
	S203= B.Out4_0={32'b0}[4:0]                                 B-Out(S184)
	S204= ALUOut.Out=addr+{14{offset[15]},offset,2{0}}          ALUOut-Out(S186)
	S205= ALUOut.Out1_0={addr+{14{offset[15]},offset,2{0}}}[1:0]ALUOut-Out(S186)
	S206= ALUOut.Out4_0={addr+{14{offset[15]},offset,2{0}}}[4:0]ALUOut-Out(S186)
	S207= ConditionReg.Out=CompareS(a,32'b0)                    ConditionReg-Out(S188)
	S208= ConditionReg.Out1_0={CompareS(a,32'b0)}[1:0]          ConditionReg-Out(S188)
	S209= ConditionReg.Out4_0={CompareS(a,32'b0)}[4:0]          ConditionReg-Out(S188)
	S210= CtrlPC=0                                              Premise(F77)
	S211= CtrlPCInc=0                                           Premise(F78)
	S212= PC[CIA]=addr                                          PC-Hold(S168,S211)
	S213= PC[Out]=addr+{14{offset[15]},offset,2{0}}             PC-Hold(S169,S210,S211)
	S214= CtrlIMem=0                                            Premise(F79)
	S215= IMem[{pid,addr}]={1,rS,17,offset}                     IMem-Hold(S171,S214)
	S216= CtrlASIDIn=0                                          Premise(F80)
	S217= CtrlCP0=0                                             Premise(F81)
	S218= CP0[ASID]=pid                                         CP0-Hold(S174,S217)
	S219= CtrlEPCIn=0                                           Premise(F82)
	S220= CtrlExCodeIn=0                                        Premise(F83)
	S221= CtrlIR=0                                              Premise(F84)
	S222= [IR]={1,rS,17,offset}                                 IR-Hold(S178,S221)
	S223= CtrlGPR=0                                             Premise(F85)
	S224= GPR[5'd31]=addr+4                                     GPR-Hold(S180,S223)
	S225= CtrlA=0                                               Premise(F86)
	S226= [A]=a                                                 A-Hold(S182,S225)
	S227= CtrlB=0                                               Premise(F87)
	S228= [B]=32'b0                                             B-Hold(S184,S227)
	S229= CtrlALUOut=0                                          Premise(F88)
	S230= [ALUOut]=addr+{14{offset[15]},offset,2{0}}            ALUOut-Hold(S186,S229)
	S231= CtrlConditionReg=0                                    Premise(F89)
	S232= [ConditionReg]=CompareS(a,32'b0)                      ConditionReg-Hold(S188,S231)

POST	S212= PC[CIA]=addr                                          PC-Hold(S168,S211)
	S213= PC[Out]=addr+{14{offset[15]},offset,2{0}}             PC-Hold(S169,S210,S211)
	S215= IMem[{pid,addr}]={1,rS,17,offset}                     IMem-Hold(S171,S214)
	S218= CP0[ASID]=pid                                         CP0-Hold(S174,S217)
	S222= [IR]={1,rS,17,offset}                                 IR-Hold(S178,S221)
	S224= GPR[5'd31]=addr+4                                     GPR-Hold(S180,S223)
	S226= [A]=a                                                 A-Hold(S182,S225)
	S228= [B]=32'b0                                             B-Hold(S184,S227)
	S230= [ALUOut]=addr+{14{offset[15]},offset,2{0}}            ALUOut-Hold(S186,S229)
	S232= [ConditionReg]=CompareS(a,32'b0)                      ConditionReg-Hold(S188,S231)

