#-----------------------------------------------------------
# xsim v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:35 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Sun Jan 15 22:10:45 2017
# Process ID: 25789
# Current directory: /home/brett/workspace/Vivado_WS/ws_rsa64bit/solution1/sim/vhdl
# Command line: xsim -mode tcl -source {xsim.dir/rsaModExp/xsim_script.tcl}
# Log file: /home/brett/workspace/Vivado_WS/ws_rsa64bit/solution1/sim/vhdl/xsim.log
# Journal file: /home/brett/workspace/Vivado_WS/ws_rsa64bit/solution1/sim/vhdl/xsim.jou
#-----------------------------------------------------------
source xsim.dir/rsaModExp/xsim_script.tcl
# xsim {rsaModExp} -autoloadwcfg -tclbatch {rsaModExp.tcl}
Vivado Simulator 2016.2
Time resolution is 1 ps
source rsaModExp.tcl
## run all
Note: simulation done!
Time: 156659187500 ps  Iteration: 1  Process: /apatb_rsaModExp_top/generate_sim_done_proc  File: /home/brett/workspace/Vivado_WS/ws_rsa64bit/solution1/sim/vhdl/rsaModExp.autotb.vhd
Failure: NORMAL EXIT (note: failure is to force the simulator to stop)
Time: 156659187500 ps  Iteration: 1  Process: /apatb_rsaModExp_top/generate_sim_done_proc  File: /home/brett/workspace/Vivado_WS/ws_rsa64bit/solution1/sim/vhdl/rsaModExp.autotb.vhd
$finish called at time : 156659187500 ps
run: Time (s): cpu = 00:00:00.02 ; elapsed = 00:02:50 . Memory (MB): peak = 252.012 ; gain = 0.000 ; free physical = 22271 ; free virtual = 60625
## quit
INFO: [Common 17-206] Exiting xsim at Sun Jan 15 22:13:37 2017...
