Reading OpenROAD database at '/Users/ricardonunes/Desktop/SAR_ADC_12b/SAR_ADC_12bit/state_machine/openlane/runs/RUN_2024-04-14_19-21-46/39-openroad-repairantennas/1-diodeinsertion/state_machine.odb'…
Reading library file at '/Users/ricardonunes/.volare/volare/sky130/versions/bdc9412b3e468c102d01b7cf6337be06ec6e9c9a/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib'…
Reading design constraints file at '/nix/store/xhwkk1nyrhfgxgb87jl3m1gz0fbr8vi4-python3-3.11.6-env/lib/python3.11/site-packages/openlane/scripts/base.sdc'…
[WARNING STA-0337] port '__VIRTUAL_CLK__' not found.
[INFO] Using clock __VIRTUAL_CLK__…
[INFO] Setting output delay to: 2
[INFO] Setting input delay to: 2
[WARNING STA-0337] port '__VIRTUAL_CLK__' not found.
[INFO] Setting load to: 0.033442
[INFO] Setting clock uncertainty to: 0.25
[INFO] Setting clock transition to: 0.1499999999999999944488848768742172978818416595458984375
[WARNING STA-0559] transition time can not be specified for virtual clocks.
[INFO] Setting timing derate to: 5%
[INFO ORD-0030] Using 8 thread(s).
[INFO DRT-0149] Reading tech and libs.

Units:                1000
Number of layers:     13
Number of macros:     441
Number of vias:       25
Number of viarulegen: 25

[INFO DRT-0150] Reading design.

Design:                   state_machine
Die area:                 ( 0 0 ) ( 145000 50000 )
Number of track patterns: 12
Number of DEF vias:       0
Number of components:     472
Number of terminals:      96
Number of snets:          2
Number of nets:           412

[INFO DRT-0167] List of default vias:
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: M2M3_PR
  Layer via3
    default via: M3M4_PR
  Layer via4
    default via: M4M5_PR
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
[INFO DRT-0164] Number of unique instances = 132.
[INFO DRT-0168] Init region query.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete Fr_VIA.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0033] FR_MASTERSLICE shape region query size = 0.
[INFO DRT-0033] FR_VIA shape region query size = 0.
[INFO DRT-0033] li1 shape region query size = 10502.
[INFO DRT-0033] mcon shape region query size = 5370.
[INFO DRT-0033] met1 shape region query size = 1358.
[INFO DRT-0033] via shape region query size = 55.
[INFO DRT-0033] met2 shape region query size = 81.
[INFO DRT-0033] via2 shape region query size = 44.
[INFO DRT-0033] met3 shape region query size = 79.
[INFO DRT-0033] via3 shape region query size = 44.
[INFO DRT-0033] met4 shape region query size = 15.
[INFO DRT-0033] via4 shape region query size = 0.
[INFO DRT-0033] met5 shape region query size = 0.
[INFO DRT-0165] Start pin access.
[INFO DRT-0076]   Complete 100 pins.
[INFO DRT-0076]   Complete 200 pins.
[INFO DRT-0076]   Complete 300 pins.
[INFO DRT-0076]   Complete 400 pins.
[INFO DRT-0078]   Complete 473 pins.
[INFO DRT-0079]   Complete 100 unique inst patterns.
[INFO DRT-0081]   Complete 126 unique inst patterns.
[INFO DRT-0084]   Complete 172 groups.
#scanned instances     = 472
#unique  instances     = 132
#stdCellGenAp          = 3627
#stdCellValidPlanarAp  = 40
#stdCellValidViaAp     = 2848
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 1240
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:00:36, elapsed time = 00:00:05, memory = 88.84 (MB), peak = 88.84 (MB)

Number of guides:     3063

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 21 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 7 STEP 6900 ;
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete Fr_VIA.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete Fr_VIA (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] FR_VIA guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 969.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 797.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 464.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 118.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 7.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 0.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 1440 vertical wires in 1 frboxes and 915 horizontal wires in 1 frboxes.
[INFO DRT-0186] Done with 137 vertical wires in 1 frboxes and 381 horizontal wires in 1 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:00, memory = 93.92 (MB), peak = 94.00 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 93.94 (MB), peak = 94.00 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:04, memory = 148.21 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:08, memory = 149.61 (MB).
    Completing 30% with 150 violations.
    elapsed time = 00:00:15, memory = 140.27 (MB).
[INFO DRT-0199]   Number of violations = 345.
Viol/Layer        met1   met2   met3
Metal Spacing       41      6      1
Min Hole             1      0      0
Recheck             28     18      0
Short              244      2      4
[INFO DRT-0267] cpu time = 00:00:25, elapsed time = 00:00:16, memory = 155.64 (MB), peak = 412.27 (MB)
Total wire length = 12096 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 5497 um.
Total wire length on LAYER met2 = 3716 um.
Total wire length on LAYER met3 = 2852 um.
Total wire length on LAYER met4 = 29 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 2738.
Up-via summary (total 2738):.

-----------------------
 FR_MASTERSLICE       0
            li1    1217
           met1    1316
           met2     199
           met3       6
           met4       0
-----------------------
                   2738


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 345 violations.
    elapsed time = 00:00:01, memory = 154.27 (MB).
    Completing 20% with 345 violations.
    elapsed time = 00:00:05, memory = 153.22 (MB).
    Completing 30% with 326 violations.
    elapsed time = 00:00:06, memory = 153.08 (MB).
    Completing 40% with 326 violations.
    elapsed time = 00:00:06, memory = 143.15 (MB).
    Completing 50% with 317 violations.
    elapsed time = 00:00:06, memory = 143.79 (MB).
    Completing 60% with 317 violations.
    elapsed time = 00:00:10, memory = 144.25 (MB).
    Completing 70% with 287 violations.
    elapsed time = 00:00:10, memory = 143.79 (MB).
    Completing 80% with 287 violations.
    elapsed time = 00:00:11, memory = 143.79 (MB).
[INFO DRT-0199]   Number of violations = 277.
Viol/Layer        met1   met2
Metal Spacing       30     10
Short              229      8
[INFO DRT-0267] cpu time = 00:00:20, elapsed time = 00:00:11, memory = 156.86 (MB), peak = 412.93 (MB)
Total wire length = 12067 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 5408 um.
Total wire length on LAYER met2 = 3748 um.
Total wire length on LAYER met3 = 2880 um.
Total wire length on LAYER met4 = 29 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 2744.
Up-via summary (total 2744):.

-----------------------
 FR_MASTERSLICE       0
            li1    1217
           met1    1317
           met2     204
           met3       6
           met4       0
-----------------------
                   2744


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 277 violations.
    elapsed time = 00:00:00, memory = 156.86 (MB).
    Completing 20% with 277 violations.
    elapsed time = 00:00:00, memory = 147.77 (MB).
    Completing 30% with 280 violations.
    elapsed time = 00:00:00, memory = 144.77 (MB).
    Completing 40% with 280 violations.
    elapsed time = 00:00:06, memory = 140.24 (MB).
    Completing 50% with 278 violations.
    elapsed time = 00:00:06, memory = 140.15 (MB).
    Completing 60% with 278 violations.
    elapsed time = 00:00:06, memory = 140.15 (MB).
    Completing 70% with 278 violations.
    elapsed time = 00:00:09, memory = 153.74 (MB).
    Completing 80% with 278 violations.
    elapsed time = 00:00:11, memory = 153.36 (MB).
[INFO DRT-0199]   Number of violations = 248.
Viol/Layer        met1   met2
Metal Spacing       31      3
Short              208      6
[INFO DRT-0267] cpu time = 00:00:21, elapsed time = 00:00:12, memory = 161.23 (MB), peak = 417.81 (MB)
Total wire length = 12140 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 5471 um.
Total wire length on LAYER met2 = 3737 um.
Total wire length on LAYER met3 = 2912 um.
Total wire length on LAYER met4 = 18 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 2750.
Up-via summary (total 2750):.

-----------------------
 FR_MASTERSLICE       0
            li1    1217
           met1    1325
           met2     204
           met3       4
           met4       0
-----------------------
                   2750


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 248 violations.
    elapsed time = 00:00:04, memory = 171.61 (MB).
    Completing 20% with 248 violations.
    elapsed time = 00:00:05, memory = 170.60 (MB).
    Completing 30% with 121 violations.
    elapsed time = 00:00:14, memory = 152.12 (MB).
[INFO DRT-0199]   Number of violations = 24.
Viol/Layer        met1
Metal Spacing        7
Short               17
[INFO DRT-0267] cpu time = 00:00:23, elapsed time = 00:00:14, memory = 158.83 (MB), peak = 420.43 (MB)
Total wire length = 12083 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 4966 um.
Total wire length on LAYER met2 = 3768 um.
Total wire length on LAYER met3 = 3321 um.
Total wire length on LAYER met4 = 27 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 2828.
Up-via summary (total 2828):.

-----------------------
 FR_MASTERSLICE       0
            li1    1217
           met1    1343
           met2     260
           met3       8
           met4       0
-----------------------
                   2828


[INFO DRT-0195] Start 4th optimization iteration.
    Completing 10% with 24 violations.
    elapsed time = 00:00:00, memory = 150.20 (MB).
    Completing 20% with 24 violations.
    elapsed time = 00:00:00, memory = 151.97 (MB).
    Completing 30% with 14 violations.
    elapsed time = 00:00:00, memory = 150.54 (MB).
    Completing 40% with 14 violations.
    elapsed time = 00:00:00, memory = 150.54 (MB).
    Completing 50% with 14 violations.
    elapsed time = 00:00:00, memory = 150.54 (MB).
    Completing 60% with 14 violations.
    elapsed time = 00:00:01, memory = 140.84 (MB).
    Completing 70% with 0 violations.
    elapsed time = 00:00:01, memory = 140.79 (MB).
    Completing 80% with 0 violations.
    elapsed time = 00:00:01, memory = 140.79 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:06, elapsed time = 00:00:01, memory = 158.58 (MB), peak = 420.43 (MB)
Total wire length = 12082 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 4967 um.
Total wire length on LAYER met2 = 3774 um.
Total wire length on LAYER met3 = 3313 um.
Total wire length on LAYER met4 = 27 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 2826.
Up-via summary (total 2826):.

-----------------------
 FR_MASTERSLICE       0
            li1    1217
           met1    1346
           met2     255
           met3       8
           met4       0
-----------------------
                   2826


[INFO DRT-0198] Complete detail routing.
Total wire length = 12082 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 4967 um.
Total wire length on LAYER met2 = 3774 um.
Total wire length on LAYER met3 = 3313 um.
Total wire length on LAYER met4 = 27 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 2826.
Up-via summary (total 2826):.

-----------------------
 FR_MASTERSLICE       0
            li1    1217
           met1    1346
           met2     255
           met3       8
           met4       0
-----------------------
                   2826


[INFO DRT-0267] cpu time = 00:01:37, elapsed time = 00:00:56, memory = 158.59 (MB), peak = 420.43 (MB)

[INFO DRT-0180] Post processing.
Setting global connections for newly added cells…
[INFO] Setting global connections...
Writing OpenROAD database to '/Users/ricardonunes/Desktop/SAR_ADC_12b/SAR_ADC_12bit/state_machine/openlane/runs/RUN_2024-04-14_19-21-46/41-openroad-detailedrouting/state_machine.odb'…
Writing netlist to '/Users/ricardonunes/Desktop/SAR_ADC_12b/SAR_ADC_12bit/state_machine/openlane/runs/RUN_2024-04-14_19-21-46/41-openroad-detailedrouting/state_machine.nl.v'…
Writing powered netlist to '/Users/ricardonunes/Desktop/SAR_ADC_12b/SAR_ADC_12bit/state_machine/openlane/runs/RUN_2024-04-14_19-21-46/41-openroad-detailedrouting/state_machine.pnl.v'…
Writing layout to '/Users/ricardonunes/Desktop/SAR_ADC_12b/SAR_ADC_12bit/state_machine/openlane/runs/RUN_2024-04-14_19-21-46/41-openroad-detailedrouting/state_machine.def'…
Writing timing constraints to '/Users/ricardonunes/Desktop/SAR_ADC_12b/SAR_ADC_12bit/state_machine/openlane/runs/RUN_2024-04-14_19-21-46/41-openroad-detailedrouting/state_machine.sdc'…
