Adrijean Adriahantenaina , Herve Charlery , Alain Greiner , Laurent Mortiez , Cesar Albenes Zeferino, SPIN: A Scalable, Packet Switched, On-Chip Micro-Network, Proceedings of the conference on Design, Automation and Test in Europe: Designers' Forum, p.20070, March 03-07, 2003
ARM Holdings PLC. 2002. Advanced Microcontroller Bus Architecture (AMBA) specification rev 2.0. http://www.arm.com/products/solutions/AMBA_Spec.html.
Borgatti, M., Fedeli, A., Rossi, U., Bombieri, N., and Fummi, F. 2005. TLM library for System-on-Chip design and verification. The Eleventh European SystemC Users Group Meeting, http://www-ti.informatik.uni-tuebingen.de/~systemc/eleventh_escugm.html.
Burger, D., Austin, T. M., and Bennett, S. 1996. Evaluating future microprocessors: The SimpleScalar tool set. Tech. Rep. CS-TR-1996-1308, Computer Sciences Department, University of Wisconsin at Madison.
Lukai Cai , Daniel Gajski, Transaction level modeling: an overview, Proceedings of the 1st IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis, October 01-03, 2003, Newport Beach, CA, USA[doi>10.1145/944645.944651]
Coppola, M. 2003. OCCN: A NoC modeling framework for design space exploration. The Eighth European SystemC Users Group Meeting, http://www-ti.informatik.uni-tuebingen.de/~systemc/eighth_escugm.html.
CoWare Inc. 2003. CoWare ConvergenSC System Designer. http://www.coware.com/products/convergensc.php.
W. J. Dally, Virtual-Channel Flow Control, IEEE Transactions on Parallel and Distributed Systems, v.3 n.2, p.194-205, March 1992[doi>10.1109/71.127260]
William J. Dally , Brian Towles, Route packets, not wires: on-chip inteconnection networks, Proceedings of the 38th annual Design Automation Conference, p.684-689, June 2001, Las Vegas, Nevada, USA[doi>10.1145/378239.379048]
Gamma, E., Helm, R., Johnson, R., and Vlissides, J. 1995. Design Patterns: Elements of Reusable Object-Oriented Software. Addison-Wesley, New York.
Jingcao Hu , Radu Marculescu, Energy-Aware Communication and Task Scheduling for Network-on-Chip Architectures under Real-Time Constraints, Proceedings of the conference on Design, automation and test in Europe, p.10234, February 16-20, 2004
IBM Corp. 2000. The CoreConnect bus architecture. Technical White Paper http://www-306.ibm.com/chips/techlib/techlib.nsf/productfamilies/CoreConnect_Bus_Architecture.
IBM Corp. 2003. IBM InfiniBand 8-port 12x switch. http://www-3.ibm.com/chips/products/infiniband/.
Intel Corp. 2002. Intel IXP2800 Network Processor. http://www.intel.com/design/network/products/npfamily/docs/ixp2800_docs.htm.
David Seal, ARM Architecture Reference Manual, Addison-Wesley Longman Publishing Co., Inc., Boston, MA, 2000
Antoine Jalabert , Srinivasan Murali , Luca Benini , Giovanni De Micheli, Ã—pipesCompiler: A Tool for Instantiating Application Specific Networks on Chip, Proceedings of the conference on Design, automation and test in Europe, p.20884, February 16-20, 2004
Kamas, A. 2004. The SystemC OCP Channel Models. The Second North American SystemC Users Group Meeting, http://www.nascug.org/nascug2004_fall_agenda.html.
Kobrinsky, M. J., Block, B. A., Zheng, J.-F., Barnett, B. C., Mohammed, E., Reshotko, M., Robertson, F., List, S., Young, I., and Cadien, K. 2004. On-chip optical interconnects. Intel Tech. J. 08, 02, 129--141.
Walter B. Ligon, III , Umakishore Ramachandran, Toward a More Realistic Performance Evaluation of Interconnection Networks, IEEE Transactions on Parallel and Distributed Systems, v.8 n.7, p.681-694, July 1997[doi>10.1109/71.598344]
Mirko Loghi , Federico Angiolini , Davide Bertozzi , Luca Benini , Roberto Zafalon, Analyzing On-Chip Communication in a MPSoC Environment, Proceedings of the conference on Design, automation and test in Europe, p.20752, February 16-20, 2004
Message Passing Interface Forum. 1994. MPI: A Message Passing Interface Standard. Tech. rep., University of Tennessee, Knoxville, TN.
The Metropolis Group. 2004. The Metropolis Project. http://www.gigascale.org/metropolis.
Mikael Millberg , Erland Nilsson , Rikard Thid , Axel Jantsch, Guaranteed Bandwidth Using Looped Containers in Temporally Disjoint Networks within the Nostrum Network on Chip, Proceedings of the conference on Design, automation and test in Europe, p.20890, February 16-20, 2004
Pierre Paulin , Chuck Pilkington , Essaid Bensoudane, StepNP: A System-Level Exploration Platform for Network Processors, IEEE Design & Test, v.19 n.6, p.17-26, November 2002[doi>10.1109/MDT.2002.1047740]
Wei Qin , Sharad Malik, Modeling and description of embedded processors for the development of software tools, Princeton University, Princeton, NJ, 2004
Schneier, B. 1996. Applied Cryptography. Wiley, New York.
M. Sgroi , M. Sheets , A. Mihal , K. Keutzer , S. Malik , J. Rabaey , A. Sangiovanni-Vencentelli, Addressing the system-on-a-chip interconnect woes through communication-based design, Proceedings of the 38th annual Design Automation Conference, p.667-672, June 2001, Las Vegas, Nevada, USA[doi>10.1145/378239.379045]
Sonics Inc. 2003. Product Brief: SiliconBackplane III MiroNetwork IP. http://www.sonicsinc.com/sonics/products/siliconbackplaneIII/productin fo/docs/siliconbackplaneIII.pdf.
Swan, S. 2004. Towards a SystemC TLM Standard. The First North American SystemC Users Group Meeting, http://www.nascug.org/nascug2004_spring.html.
Synopsys Inc. 2003. Synopsys CoCentric System Studio. http://www.synopsys.com/products/cocentric_studio/cocentric_studio_ds.pdf.
Michael Bedford Taylor , Jason Kim , Jason Miller , David Wentzlaff , Fae Ghodrat , Ben Greenwald , Henry Hoffman , Paul Johnson , Jae-Wook Lee , Walter Lee , Albert Ma , Arvind Saraf , Mark Seneski , Nathan Shnidman , Volker Strumpen , Matt Frank , Saman Amarasinghe , Anant Agarwal, The Raw Microprocessor: A Computational Fabric for Software Circuits and General-Purpose Programs, IEEE Micro, v.22 n.2, p.25-35, March 2002[doi>10.1109/MM.2002.997877]
Manish Vachharajani , Neil Vachharajani , David A. Penry , Jason A. Blome , David I. August, Microarchitectural exploration with Liberty, Proceedings of the 35th annual ACM/IEEE international symposium on Microarchitecture, November 18-22, 2002, Istanbul, Turkey
Hang-Sheng Wang , Xinping Zhu , Li-Shiuan Peh , Sharad Malik, Orion: a power-performance simulator for interconnection networks, Proceedings of the 35th annual ACM/IEEE international symposium on Microarchitecture, November 18-22, 2002, Istanbul, Turkey
Andreas Wieferink , Tim Kogel , Rainer Leupers , Gerd Ascheid , Heinrich Meyr , Gunnar Braun , Achim Nohl, A System Level Processor/Communication Co-Exploration Methodology for Multi-Processor System-on-Chip Platforms, Proceedings of the conference on Design, automation and test in Europe, p.21256, February 16-20, 2004
Ye, T. T. 2003. On-chip multiprocessor communication network design and analysis. Ph.D. dissertation, Stanford University, Stanford, CA.
Xinping Zhu , Sharad Malik, A hierarchical modeling framework for on-chip communication architectures, Proceedings of the 2002 IEEE/ACM international conference on Computer-aided design, p.663-671, November 10-14, 2002, San Jose, California[doi>10.1145/774572.774670]
Xinping Zhu , Sharad Malik, Using a Communication Architecture Specification in an Application-Driven Retargetable Prototyping Platform for Multiprocessing, Proceedings of the conference on Design, automation and test in Europe, p.21244, February 16-20, 2004
Xinping Zhu , Wei Qin , Sharad Malik, Modeling operation and microarchitecture concurrency for communication architectures with application to retargetable simulation, Proceedings of the 2nd IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis, September 08-10, 2004, Stockholm, Sweden[doi>10.1145/1016720.1016738]
