Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (lin64) Build 1577090 Thu Jun  2 16:32:35 MDT 2016
| Date         : Wed Nov 28 21:44:05 2018
| Host         : eecs-digital-18 running 64-bit Ubuntu 14.04.5 LTS
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file top_timing_summary_routed.rpt -rpx top_timing_summary_routed.rpx
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 159 register/latch pins with no clock driven by root clock pin: JB[7] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/eight_score_reg[0]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/eight_score_reg[1]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/eight_score_reg[2]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/eight_score_reg[3]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/eight_score_reg[4]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/eight_score_reg[5]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/eight_score_reg[6]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/eight_score_reg[7]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/eight_score_reg[8]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/five_score_reg[0]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/five_score_reg[1]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/five_score_reg[2]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/five_score_reg[3]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/five_score_reg[4]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/five_score_reg[5]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/five_score_reg[6]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/five_score_reg[7]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/five_score_reg[8]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/four_score_reg[0]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/four_score_reg[1]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/four_score_reg[2]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/four_score_reg[3]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/four_score_reg[4]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/four_score_reg[5]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/four_score_reg[6]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/four_score_reg[7]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/four_score_reg[8]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/nine_score_reg[0]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/nine_score_reg[1]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/nine_score_reg[2]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/nine_score_reg[3]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/nine_score_reg[4]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/nine_score_reg[5]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/nine_score_reg[6]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/nine_score_reg[7]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/nine_score_reg[8]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/none_score_reg[0]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/none_score_reg[1]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/none_score_reg[2]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/none_score_reg[3]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/none_score_reg[4]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/none_score_reg[5]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/none_score_reg[6]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/none_score_reg[7]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/none_score_reg[8]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/one_score_reg[0]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/one_score_reg[1]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/one_score_reg[2]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/one_score_reg[3]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/one_score_reg[4]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/one_score_reg[5]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/one_score_reg[6]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/one_score_reg[7]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/one_score_reg[8]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/seven_score_reg[0]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/seven_score_reg[1]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/seven_score_reg[2]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/seven_score_reg[3]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/seven_score_reg[4]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/seven_score_reg[5]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/seven_score_reg[6]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/seven_score_reg[7]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/seven_score_reg[8]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/six_score_reg[0]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/six_score_reg[1]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/six_score_reg[2]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/six_score_reg[3]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/six_score_reg[4]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/six_score_reg[5]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/six_score_reg[6]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/six_score_reg[7]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/six_score_reg[8]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/three_score_reg[0]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/three_score_reg[1]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/three_score_reg[2]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/three_score_reg[3]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/three_score_reg[4]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/three_score_reg[5]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/three_score_reg[6]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/three_score_reg[7]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/three_score_reg[8]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/two_score_reg[0]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/two_score_reg[1]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/two_score_reg[2]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/two_score_reg[3]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/two_score_reg[4]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/two_score_reg[5]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/two_score_reg[6]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/two_score_reg[7]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/two_score_reg[8]/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 2324 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 18 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 35 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.051      -89.310                    105                 4660        0.050        0.000                      0                 4660        3.000        0.000                       0                  1216  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                     Waveform(ns)       Period(ns)      Frequency(MHz)
-----                     ------------       ----------      --------------
CLK_sys                   {0.000 5.000}      10.000          100.000         
video_clk_1/inst/clk_in1  {0.000 5.000}      10.000          100.000         
  clk_out1_video_clk      {0.000 20.000}     40.000          25.000          
  clkfbout_video_clk      {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK_sys                         8.414        0.000                      0                    1        0.370        0.000                      0                    1        4.020        0.000                       0                     2  
video_clk_1/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_video_clk           13.908        0.000                      0                 4659        0.050        0.000                      0                 4659       19.020        0.000                       0                  1210  
  clkfbout_video_clk                                                                                                                                                        7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
CLK_sys             clk_out1_video_clk       -1.051      -89.310                    105                  110        3.543        0.000                      0                  110  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK_sys
  To Clock:  CLK_sys

Setup :            0  Failing Endpoints,  Worst Slack        8.414ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.370ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.414ns  (required time - arrival time)
  Source:                 reset_1/sr_reg[14]_srl15/CLK
                            (rising edge-triggered cell SRL16E clocked by CLK_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_1/sr_reg[15]__0/D
                            (rising edge-triggered cell FDRE clocked by CLK_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_sys
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_sys rise@10.000ns - CLK_sys rise@0.000ns)
  Data Path Delay:        1.628ns  (logic 1.628ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.950ns = ( 14.950 - 10.000 ) 
    Source Clock Delay      (SCD):    5.596ns
    Clock Pessimism Removal (CPR):    0.647ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_sys rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100M (IN)
                         net (fo=0)                   0.000     0.000    CLK_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           4.114     5.596    reset_1/CLK_100M
    SLICE_X34Y78         SRL16E                                       r  reset_1/sr_reg[14]_srl15/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y78         SRL16E (Prop_srl16e_CLK_Q)
                                                      1.628     7.224 r  reset_1/sr_reg[14]_srl15/Q
                         net (fo=1, routed)           0.000     7.224    reset_1/sr_reg[14]_srl15_n_0
    SLICE_X34Y78         FDRE                                         r  reset_1/sr_reg[15]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_sys rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_100M (IN)
                         net (fo=0)                   0.000    10.000    CLK_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           3.538    14.950    reset_1/CLK_100M
    SLICE_X34Y78         FDRE                                         r  reset_1/sr_reg[15]__0/C
                         clock pessimism              0.647    15.596    
                         clock uncertainty           -0.035    15.561    
    SLICE_X34Y78         FDRE (Setup_fdre_C_D)        0.077    15.638    reset_1/sr_reg[15]__0
  -------------------------------------------------------------------
                         required time                         15.638    
                         arrival time                          -7.224    
  -------------------------------------------------------------------
                         slack                                  8.414    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.370ns  (arrival time - required time)
  Source:                 reset_1/sr_reg[14]_srl15/CLK
                            (rising edge-triggered cell SRL16E clocked by CLK_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_1/sr_reg[15]__0/D
                            (rising edge-triggered cell FDRE clocked by CLK_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_sys
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_sys rise@0.000ns - CLK_sys rise@0.000ns)
  Data Path Delay:        0.490ns  (logic 0.490ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.610ns
    Source Clock Delay      (SCD):    2.155ns
    Clock Pessimism Removal (CPR):    0.455ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_sys rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100M (IN)
                         net (fo=0)                   0.000     0.000    CLK_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           1.905     2.155    reset_1/CLK_100M
    SLICE_X34Y78         SRL16E                                       r  reset_1/sr_reg[14]_srl15/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y78         SRL16E (Prop_srl16e_CLK_Q)
                                                      0.490     2.645 r  reset_1/sr_reg[14]_srl15/Q
                         net (fo=1, routed)           0.000     2.645    reset_1/sr_reg[14]_srl15_n_0
    SLICE_X34Y78         FDRE                                         r  reset_1/sr_reg[15]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_sys rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100M (IN)
                         net (fo=0)                   0.000     0.000    CLK_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           2.172     2.610    reset_1/CLK_100M
    SLICE_X34Y78         FDRE                                         r  reset_1/sr_reg[15]__0/C
                         clock pessimism             -0.455     2.155    
    SLICE_X34Y78         FDRE (Hold_fdre_C_D)         0.120     2.275    reset_1/sr_reg[15]__0
  -------------------------------------------------------------------
                         required time                         -2.275    
                         arrival time                           2.645    
  -------------------------------------------------------------------
                         slack                                  0.370    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_sys
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK_100M }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X34Y78  reset_1/sr_reg[15]__0/C
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y78  reset_1/sr_reg[14]_srl15/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y78  reset_1/sr_reg[14]_srl15/CLK
Low Pulse Width   Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X34Y78  reset_1/sr_reg[15]__0/C
Low Pulse Width   Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X34Y78  reset_1/sr_reg[15]__0/C
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y78  reset_1/sr_reg[14]_srl15/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y78  reset_1/sr_reg[14]_srl15/CLK
High Pulse Width  Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X34Y78  reset_1/sr_reg[15]__0/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X34Y78  reset_1/sr_reg[15]__0/C



---------------------------------------------------------------------------------------------------
From Clock:  video_clk_1/inst/clk_in1
  To Clock:  video_clk_1/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         video_clk_1/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { video_clk_1/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  video_clk_1/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  video_clk_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  video_clk_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  video_clk_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  video_clk_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  video_clk_1/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_video_clk
  To Clock:  clk_out1_video_clk

Setup :            0  Failing Endpoints,  Worst Slack       13.908ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.050ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.908ns  (required time - arrival time)
  Source:                 video_playback_1/vcount_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_playback_1/display_grid_1/rom_8/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_video_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_video_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_video_clk rise@40.000ns - clk_out1_video_clk rise@0.000ns)
  Data Path Delay:        25.540ns  (logic 6.846ns (26.805%)  route 18.694ns (73.195%))
  Logic Levels:           14  (CARRY4=2 DSP48E1=1 LUT1=1 LUT2=1 LUT3=1 LUT5=5 LUT6=3)
  Clock Path Skew:        0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.681ns = ( 37.319 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.383ns
    Clock Pessimism Removal (CPR):    0.410ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_clk rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    video_clk_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  video_clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    video_clk_1/inst/clk_out1_video_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  video_clk_1/inst/clkout1_buf/O
                         net (fo=1212, routed)        1.638    -2.383    video_playback_1/clk_out1
    SLICE_X14Y83         FDRE                                         r  video_playback_1/vcount_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y83         FDRE (Prop_fdre_C_Q)         0.518    -1.865 r  video_playback_1/vcount_reg[7]/Q
                         net (fo=11, routed)          1.325    -0.541    video_playback_1/display_grid_1/Q[7]
    SLICE_X29Y85         LUT5 (Prop_lut5_I0_O)        0.124    -0.417 r  video_playback_1/display_grid_1/start_y_i_13/O
                         net (fo=57, routed)          1.549     1.132    video_playback_1/display_grid_1/start_y_2
    SLICE_X46Y86         LUT6 (Prop_lut6_I1_O)        0.124     1.256 r  video_playback_1/display_grid_1/start_y_i_6/O
                         net (fo=76, routed)          1.598     2.853    video_playback_1/display_grid_1/start_y_6
    SLICE_X29Y97         LUT3 (Prop_lut3_I0_O)        0.124     2.977 f  video_playback_1/display_grid_1/start_y_i_11/O
                         net (fo=37, routed)          0.460     3.437    video_playback_1/display_grid_1/start_y_7
    SLICE_X28Y100        LUT1 (Prop_lut1_I0_O)        0.124     3.561 r  video_playback_1/display_grid_1/start_y_i_3/O
                         net (fo=1, routed)           0.592     4.153    video_playback_1/display_grid_1/start_y_i_3_n_0
    DSP48_X0Y40          DSP48E1 (Prop_dsp48e1_A[2]_P[3])
                                                      3.841     7.994 r  video_playback_1/display_grid_1/start_y/P[3]
                         net (fo=108, routed)         3.616    11.610    video_playback_1/display_grid_1/start_y_n_102
    SLICE_X46Y87         LUT6 (Prop_lut6_I2_O)        0.124    11.734 r  video_playback_1/display_grid_1/rom_1_i_1093/O
                         net (fo=2, routed)           0.501    12.235    video_playback_1/display_grid_1/rom_1_i_1093_n_0
    SLICE_X46Y87         LUT5 (Prop_lut5_I2_O)        0.124    12.359 r  video_playback_1/display_grid_1/rom_1_i_1095/O
                         net (fo=1, routed)           0.338    12.697    video_playback_1/display_grid_1/rom_1_i_1095_n_0
    SLICE_X47Y87         LUT5 (Prop_lut5_I4_O)        0.124    12.821 r  video_playback_1/display_grid_1/rom_1_i_980/O
                         net (fo=1, routed)           0.000    12.821    video_playback_1/display_grid_1/rom_1_i_980_n_0
    SLICE_X47Y87         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    13.219 r  video_playback_1/display_grid_1/rom_1_i_612/CO[3]
                         net (fo=15, routed)          1.153    14.372    video_playback_1/display_grid_1/addr_y_component165_out
    SLICE_X51Y93         LUT2 (Prop_lut2_I0_O)        0.124    14.496 r  video_playback_1/display_grid_1/rom_1_i_827/O
                         net (fo=1, routed)           0.000    14.496    video_playback_1/display_grid_1/rom_1_i_827_n_0
    SLICE_X51Y93         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    15.043 r  video_playback_1/display_grid_1/rom_1_i_469/O[2]
                         net (fo=1, routed)           0.802    15.845    video_playback_1/display_grid_1/address_arr[14]_13[6]
    SLICE_X51Y92         LUT5 (Prop_lut5_I0_O)        0.302    16.147 r  video_playback_1/display_grid_1/rom_1_i_164/O
                         net (fo=1, routed)           0.669    16.815    video_playback_1/display_grid_1/rom_1_i_164_n_0
    SLICE_X46Y93         LUT5 (Prop_lut5_I4_O)        0.124    16.939 r  video_playback_1/display_grid_1/rom_1_i_43/O
                         net (fo=1, routed)           1.038    17.977    video_playback_1/display_grid_1/rom_1_i_43_n_0
    SLICE_X45Y92         LUT6 (Prop_lut6_I0_O)        0.124    18.101 r  video_playback_1/display_grid_1/rom_1_i_6/O
                         net (fo=9, routed)           5.055    23.156    video_playback_1/display_grid_1/rom_8/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[6]
    RAMB18_X2Y73         RAMB18E1                                     r  video_playback_1/display_grid_1/rom_8/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_clk rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           1.162    41.162    video_clk_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    33.838 r  video_clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    35.477    video_clk_1/inst/clk_out1_video_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.568 r  video_clk_1/inst/clkout1_buf/O
                         net (fo=1212, routed)        1.750    37.319    video_playback_1/display_grid_1/rom_8/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y73         RAMB18E1                                     r  video_playback_1/display_grid_1/rom_8/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.410    37.729    
                         clock uncertainty           -0.098    37.631    
    RAMB18_X2Y73         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566    37.065    video_playback_1/display_grid_1/rom_8/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         37.065    
                         arrival time                         -23.156    
  -------------------------------------------------------------------
                         slack                                 13.908    

Slack (MET) :             13.908ns  (required time - arrival time)
  Source:                 video_playback_1/vcount_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_playback_1/display_grid_1/rom_9/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_video_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_video_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_video_clk rise@40.000ns - clk_out1_video_clk rise@0.000ns)
  Data Path Delay:        25.540ns  (logic 6.846ns (26.805%)  route 18.694ns (73.195%))
  Logic Levels:           14  (CARRY4=2 DSP48E1=1 LUT1=1 LUT2=1 LUT3=1 LUT5=5 LUT6=3)
  Clock Path Skew:        0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.681ns = ( 37.319 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.383ns
    Clock Pessimism Removal (CPR):    0.410ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_clk rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    video_clk_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  video_clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    video_clk_1/inst/clk_out1_video_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  video_clk_1/inst/clkout1_buf/O
                         net (fo=1212, routed)        1.638    -2.383    video_playback_1/clk_out1
    SLICE_X14Y83         FDRE                                         r  video_playback_1/vcount_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y83         FDRE (Prop_fdre_C_Q)         0.518    -1.865 r  video_playback_1/vcount_reg[7]/Q
                         net (fo=11, routed)          1.325    -0.541    video_playback_1/display_grid_1/Q[7]
    SLICE_X29Y85         LUT5 (Prop_lut5_I0_O)        0.124    -0.417 r  video_playback_1/display_grid_1/start_y_i_13/O
                         net (fo=57, routed)          1.549     1.132    video_playback_1/display_grid_1/start_y_2
    SLICE_X46Y86         LUT6 (Prop_lut6_I1_O)        0.124     1.256 r  video_playback_1/display_grid_1/start_y_i_6/O
                         net (fo=76, routed)          1.598     2.853    video_playback_1/display_grid_1/start_y_6
    SLICE_X29Y97         LUT3 (Prop_lut3_I0_O)        0.124     2.977 f  video_playback_1/display_grid_1/start_y_i_11/O
                         net (fo=37, routed)          0.460     3.437    video_playback_1/display_grid_1/start_y_7
    SLICE_X28Y100        LUT1 (Prop_lut1_I0_O)        0.124     3.561 r  video_playback_1/display_grid_1/start_y_i_3/O
                         net (fo=1, routed)           0.592     4.153    video_playback_1/display_grid_1/start_y_i_3_n_0
    DSP48_X0Y40          DSP48E1 (Prop_dsp48e1_A[2]_P[3])
                                                      3.841     7.994 r  video_playback_1/display_grid_1/start_y/P[3]
                         net (fo=108, routed)         3.616    11.610    video_playback_1/display_grid_1/start_y_n_102
    SLICE_X46Y87         LUT6 (Prop_lut6_I2_O)        0.124    11.734 r  video_playback_1/display_grid_1/rom_1_i_1093/O
                         net (fo=2, routed)           0.501    12.235    video_playback_1/display_grid_1/rom_1_i_1093_n_0
    SLICE_X46Y87         LUT5 (Prop_lut5_I2_O)        0.124    12.359 r  video_playback_1/display_grid_1/rom_1_i_1095/O
                         net (fo=1, routed)           0.338    12.697    video_playback_1/display_grid_1/rom_1_i_1095_n_0
    SLICE_X47Y87         LUT5 (Prop_lut5_I4_O)        0.124    12.821 r  video_playback_1/display_grid_1/rom_1_i_980/O
                         net (fo=1, routed)           0.000    12.821    video_playback_1/display_grid_1/rom_1_i_980_n_0
    SLICE_X47Y87         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    13.219 r  video_playback_1/display_grid_1/rom_1_i_612/CO[3]
                         net (fo=15, routed)          1.153    14.372    video_playback_1/display_grid_1/addr_y_component165_out
    SLICE_X51Y93         LUT2 (Prop_lut2_I0_O)        0.124    14.496 r  video_playback_1/display_grid_1/rom_1_i_827/O
                         net (fo=1, routed)           0.000    14.496    video_playback_1/display_grid_1/rom_1_i_827_n_0
    SLICE_X51Y93         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    15.043 r  video_playback_1/display_grid_1/rom_1_i_469/O[2]
                         net (fo=1, routed)           0.802    15.845    video_playback_1/display_grid_1/address_arr[14]_13[6]
    SLICE_X51Y92         LUT5 (Prop_lut5_I0_O)        0.302    16.147 r  video_playback_1/display_grid_1/rom_1_i_164/O
                         net (fo=1, routed)           0.669    16.815    video_playback_1/display_grid_1/rom_1_i_164_n_0
    SLICE_X46Y93         LUT5 (Prop_lut5_I4_O)        0.124    16.939 r  video_playback_1/display_grid_1/rom_1_i_43/O
                         net (fo=1, routed)           1.038    17.977    video_playback_1/display_grid_1/rom_1_i_43_n_0
    SLICE_X45Y92         LUT6 (Prop_lut6_I0_O)        0.124    18.101 r  video_playback_1/display_grid_1/rom_1_i_6/O
                         net (fo=9, routed)           5.055    23.156    video_playback_1/display_grid_1/rom_9/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[6]
    RAMB18_X2Y72         RAMB18E1                                     r  video_playback_1/display_grid_1/rom_9/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_clk rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           1.162    41.162    video_clk_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    33.838 r  video_clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    35.477    video_clk_1/inst/clk_out1_video_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.568 r  video_clk_1/inst/clkout1_buf/O
                         net (fo=1212, routed)        1.750    37.319    video_playback_1/display_grid_1/rom_9/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y72         RAMB18E1                                     r  video_playback_1/display_grid_1/rom_9/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.410    37.729    
                         clock uncertainty           -0.098    37.631    
    RAMB18_X2Y72         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566    37.065    video_playback_1/display_grid_1/rom_9/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         37.065    
                         arrival time                         -23.156    
  -------------------------------------------------------------------
                         slack                                 13.908    

Slack (MET) :             13.956ns  (required time - arrival time)
  Source:                 video_playback_1/vcount_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_playback_1/display_grid_1/rom_4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_video_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_video_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_video_clk rise@40.000ns - clk_out1_video_clk rise@0.000ns)
  Data Path Delay:        25.447ns  (logic 6.846ns (26.903%)  route 18.601ns (73.097%))
  Logic Levels:           14  (CARRY4=2 DSP48E1=1 LUT1=1 LUT2=1 LUT3=1 LUT5=5 LUT6=3)
  Clock Path Skew:        0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.726ns = ( 37.274 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.383ns
    Clock Pessimism Removal (CPR):    0.410ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_clk rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    video_clk_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  video_clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    video_clk_1/inst/clk_out1_video_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  video_clk_1/inst/clkout1_buf/O
                         net (fo=1212, routed)        1.638    -2.383    video_playback_1/clk_out1
    SLICE_X14Y83         FDRE                                         r  video_playback_1/vcount_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y83         FDRE (Prop_fdre_C_Q)         0.518    -1.865 r  video_playback_1/vcount_reg[7]/Q
                         net (fo=11, routed)          1.325    -0.541    video_playback_1/display_grid_1/Q[7]
    SLICE_X29Y85         LUT5 (Prop_lut5_I0_O)        0.124    -0.417 r  video_playback_1/display_grid_1/start_y_i_13/O
                         net (fo=57, routed)          1.549     1.132    video_playback_1/display_grid_1/start_y_2
    SLICE_X46Y86         LUT6 (Prop_lut6_I1_O)        0.124     1.256 r  video_playback_1/display_grid_1/start_y_i_6/O
                         net (fo=76, routed)          1.598     2.853    video_playback_1/display_grid_1/start_y_6
    SLICE_X29Y97         LUT3 (Prop_lut3_I0_O)        0.124     2.977 f  video_playback_1/display_grid_1/start_y_i_11/O
                         net (fo=37, routed)          0.460     3.437    video_playback_1/display_grid_1/start_y_7
    SLICE_X28Y100        LUT1 (Prop_lut1_I0_O)        0.124     3.561 r  video_playback_1/display_grid_1/start_y_i_3/O
                         net (fo=1, routed)           0.592     4.153    video_playback_1/display_grid_1/start_y_i_3_n_0
    DSP48_X0Y40          DSP48E1 (Prop_dsp48e1_A[2]_P[3])
                                                      3.841     7.994 r  video_playback_1/display_grid_1/start_y/P[3]
                         net (fo=108, routed)         3.616    11.610    video_playback_1/display_grid_1/start_y_n_102
    SLICE_X46Y87         LUT6 (Prop_lut6_I2_O)        0.124    11.734 r  video_playback_1/display_grid_1/rom_1_i_1093/O
                         net (fo=2, routed)           0.501    12.235    video_playback_1/display_grid_1/rom_1_i_1093_n_0
    SLICE_X46Y87         LUT5 (Prop_lut5_I2_O)        0.124    12.359 r  video_playback_1/display_grid_1/rom_1_i_1095/O
                         net (fo=1, routed)           0.338    12.697    video_playback_1/display_grid_1/rom_1_i_1095_n_0
    SLICE_X47Y87         LUT5 (Prop_lut5_I4_O)        0.124    12.821 r  video_playback_1/display_grid_1/rom_1_i_980/O
                         net (fo=1, routed)           0.000    12.821    video_playback_1/display_grid_1/rom_1_i_980_n_0
    SLICE_X47Y87         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    13.219 r  video_playback_1/display_grid_1/rom_1_i_612/CO[3]
                         net (fo=15, routed)          1.153    14.372    video_playback_1/display_grid_1/addr_y_component165_out
    SLICE_X51Y93         LUT2 (Prop_lut2_I0_O)        0.124    14.496 r  video_playback_1/display_grid_1/rom_1_i_827/O
                         net (fo=1, routed)           0.000    14.496    video_playback_1/display_grid_1/rom_1_i_827_n_0
    SLICE_X51Y93         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    15.043 r  video_playback_1/display_grid_1/rom_1_i_469/O[2]
                         net (fo=1, routed)           0.802    15.845    video_playback_1/display_grid_1/address_arr[14]_13[6]
    SLICE_X51Y92         LUT5 (Prop_lut5_I0_O)        0.302    16.147 r  video_playback_1/display_grid_1/rom_1_i_164/O
                         net (fo=1, routed)           0.669    16.815    video_playback_1/display_grid_1/rom_1_i_164_n_0
    SLICE_X46Y93         LUT5 (Prop_lut5_I4_O)        0.124    16.939 r  video_playback_1/display_grid_1/rom_1_i_43/O
                         net (fo=1, routed)           1.038    17.977    video_playback_1/display_grid_1/rom_1_i_43_n_0
    SLICE_X45Y92         LUT6 (Prop_lut6_I0_O)        0.124    18.101 r  video_playback_1/display_grid_1/rom_1_i_6/O
                         net (fo=9, routed)           4.963    23.064    video_playback_1/display_grid_1/rom_4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[6]
    RAMB18_X1Y76         RAMB18E1                                     r  video_playback_1/display_grid_1/rom_4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_clk rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           1.162    41.162    video_clk_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    33.838 r  video_clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    35.477    video_clk_1/inst/clk_out1_video_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.568 r  video_clk_1/inst/clkout1_buf/O
                         net (fo=1212, routed)        1.705    37.274    video_playback_1/display_grid_1/rom_4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y76         RAMB18E1                                     r  video_playback_1/display_grid_1/rom_4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.410    37.683    
                         clock uncertainty           -0.098    37.586    
    RAMB18_X1Y76         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566    37.020    video_playback_1/display_grid_1/rom_4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         37.020    
                         arrival time                         -23.064    
  -------------------------------------------------------------------
                         slack                                 13.956    

Slack (MET) :             13.956ns  (required time - arrival time)
  Source:                 video_playback_1/vcount_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_playback_1/display_grid_1/rom_5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_video_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_video_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_video_clk rise@40.000ns - clk_out1_video_clk rise@0.000ns)
  Data Path Delay:        25.447ns  (logic 6.846ns (26.903%)  route 18.601ns (73.097%))
  Logic Levels:           14  (CARRY4=2 DSP48E1=1 LUT1=1 LUT2=1 LUT3=1 LUT5=5 LUT6=3)
  Clock Path Skew:        0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.726ns = ( 37.274 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.383ns
    Clock Pessimism Removal (CPR):    0.410ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_clk rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    video_clk_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  video_clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    video_clk_1/inst/clk_out1_video_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  video_clk_1/inst/clkout1_buf/O
                         net (fo=1212, routed)        1.638    -2.383    video_playback_1/clk_out1
    SLICE_X14Y83         FDRE                                         r  video_playback_1/vcount_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y83         FDRE (Prop_fdre_C_Q)         0.518    -1.865 r  video_playback_1/vcount_reg[7]/Q
                         net (fo=11, routed)          1.325    -0.541    video_playback_1/display_grid_1/Q[7]
    SLICE_X29Y85         LUT5 (Prop_lut5_I0_O)        0.124    -0.417 r  video_playback_1/display_grid_1/start_y_i_13/O
                         net (fo=57, routed)          1.549     1.132    video_playback_1/display_grid_1/start_y_2
    SLICE_X46Y86         LUT6 (Prop_lut6_I1_O)        0.124     1.256 r  video_playback_1/display_grid_1/start_y_i_6/O
                         net (fo=76, routed)          1.598     2.853    video_playback_1/display_grid_1/start_y_6
    SLICE_X29Y97         LUT3 (Prop_lut3_I0_O)        0.124     2.977 f  video_playback_1/display_grid_1/start_y_i_11/O
                         net (fo=37, routed)          0.460     3.437    video_playback_1/display_grid_1/start_y_7
    SLICE_X28Y100        LUT1 (Prop_lut1_I0_O)        0.124     3.561 r  video_playback_1/display_grid_1/start_y_i_3/O
                         net (fo=1, routed)           0.592     4.153    video_playback_1/display_grid_1/start_y_i_3_n_0
    DSP48_X0Y40          DSP48E1 (Prop_dsp48e1_A[2]_P[3])
                                                      3.841     7.994 r  video_playback_1/display_grid_1/start_y/P[3]
                         net (fo=108, routed)         3.616    11.610    video_playback_1/display_grid_1/start_y_n_102
    SLICE_X46Y87         LUT6 (Prop_lut6_I2_O)        0.124    11.734 r  video_playback_1/display_grid_1/rom_1_i_1093/O
                         net (fo=2, routed)           0.501    12.235    video_playback_1/display_grid_1/rom_1_i_1093_n_0
    SLICE_X46Y87         LUT5 (Prop_lut5_I2_O)        0.124    12.359 r  video_playback_1/display_grid_1/rom_1_i_1095/O
                         net (fo=1, routed)           0.338    12.697    video_playback_1/display_grid_1/rom_1_i_1095_n_0
    SLICE_X47Y87         LUT5 (Prop_lut5_I4_O)        0.124    12.821 r  video_playback_1/display_grid_1/rom_1_i_980/O
                         net (fo=1, routed)           0.000    12.821    video_playback_1/display_grid_1/rom_1_i_980_n_0
    SLICE_X47Y87         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    13.219 r  video_playback_1/display_grid_1/rom_1_i_612/CO[3]
                         net (fo=15, routed)          1.153    14.372    video_playback_1/display_grid_1/addr_y_component165_out
    SLICE_X51Y93         LUT2 (Prop_lut2_I0_O)        0.124    14.496 r  video_playback_1/display_grid_1/rom_1_i_827/O
                         net (fo=1, routed)           0.000    14.496    video_playback_1/display_grid_1/rom_1_i_827_n_0
    SLICE_X51Y93         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    15.043 r  video_playback_1/display_grid_1/rom_1_i_469/O[2]
                         net (fo=1, routed)           0.802    15.845    video_playback_1/display_grid_1/address_arr[14]_13[6]
    SLICE_X51Y92         LUT5 (Prop_lut5_I0_O)        0.302    16.147 r  video_playback_1/display_grid_1/rom_1_i_164/O
                         net (fo=1, routed)           0.669    16.815    video_playback_1/display_grid_1/rom_1_i_164_n_0
    SLICE_X46Y93         LUT5 (Prop_lut5_I4_O)        0.124    16.939 r  video_playback_1/display_grid_1/rom_1_i_43/O
                         net (fo=1, routed)           1.038    17.977    video_playback_1/display_grid_1/rom_1_i_43_n_0
    SLICE_X45Y92         LUT6 (Prop_lut6_I0_O)        0.124    18.101 r  video_playback_1/display_grid_1/rom_1_i_6/O
                         net (fo=9, routed)           4.963    23.064    video_playback_1/display_grid_1/rom_5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[6]
    RAMB18_X1Y77         RAMB18E1                                     r  video_playback_1/display_grid_1/rom_5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_clk rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           1.162    41.162    video_clk_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    33.838 r  video_clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    35.477    video_clk_1/inst/clk_out1_video_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.568 r  video_clk_1/inst/clkout1_buf/O
                         net (fo=1212, routed)        1.705    37.274    video_playback_1/display_grid_1/rom_5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y77         RAMB18E1                                     r  video_playback_1/display_grid_1/rom_5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.410    37.683    
                         clock uncertainty           -0.098    37.586    
    RAMB18_X1Y77         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566    37.020    video_playback_1/display_grid_1/rom_5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         37.020    
                         arrival time                         -23.064    
  -------------------------------------------------------------------
                         slack                                 13.956    

Slack (MET) :             14.250ns  (required time - arrival time)
  Source:                 video_playback_1/vcount_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_playback_1/display_grid_1/rom_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_video_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_video_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_video_clk rise@40.000ns - clk_out1_video_clk rise@0.000ns)
  Data Path Delay:        25.202ns  (logic 6.846ns (27.165%)  route 18.356ns (72.835%))
  Logic Levels:           14  (CARRY4=2 DSP48E1=1 LUT1=1 LUT2=1 LUT3=1 LUT5=5 LUT6=3)
  Clock Path Skew:        0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.677ns = ( 37.323 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.383ns
    Clock Pessimism Removal (CPR):    0.410ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_clk rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    video_clk_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  video_clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    video_clk_1/inst/clk_out1_video_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  video_clk_1/inst/clkout1_buf/O
                         net (fo=1212, routed)        1.638    -2.383    video_playback_1/clk_out1
    SLICE_X14Y83         FDRE                                         r  video_playback_1/vcount_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y83         FDRE (Prop_fdre_C_Q)         0.518    -1.865 r  video_playback_1/vcount_reg[7]/Q
                         net (fo=11, routed)          1.325    -0.541    video_playback_1/display_grid_1/Q[7]
    SLICE_X29Y85         LUT5 (Prop_lut5_I0_O)        0.124    -0.417 r  video_playback_1/display_grid_1/start_y_i_13/O
                         net (fo=57, routed)          1.549     1.132    video_playback_1/display_grid_1/start_y_2
    SLICE_X46Y86         LUT6 (Prop_lut6_I1_O)        0.124     1.256 r  video_playback_1/display_grid_1/start_y_i_6/O
                         net (fo=76, routed)          1.598     2.853    video_playback_1/display_grid_1/start_y_6
    SLICE_X29Y97         LUT3 (Prop_lut3_I0_O)        0.124     2.977 f  video_playback_1/display_grid_1/start_y_i_11/O
                         net (fo=37, routed)          0.460     3.437    video_playback_1/display_grid_1/start_y_7
    SLICE_X28Y100        LUT1 (Prop_lut1_I0_O)        0.124     3.561 r  video_playback_1/display_grid_1/start_y_i_3/O
                         net (fo=1, routed)           0.592     4.153    video_playback_1/display_grid_1/start_y_i_3_n_0
    DSP48_X0Y40          DSP48E1 (Prop_dsp48e1_A[2]_P[3])
                                                      3.841     7.994 r  video_playback_1/display_grid_1/start_y/P[3]
                         net (fo=108, routed)         3.616    11.610    video_playback_1/display_grid_1/start_y_n_102
    SLICE_X46Y87         LUT6 (Prop_lut6_I2_O)        0.124    11.734 r  video_playback_1/display_grid_1/rom_1_i_1093/O
                         net (fo=2, routed)           0.501    12.235    video_playback_1/display_grid_1/rom_1_i_1093_n_0
    SLICE_X46Y87         LUT5 (Prop_lut5_I2_O)        0.124    12.359 r  video_playback_1/display_grid_1/rom_1_i_1095/O
                         net (fo=1, routed)           0.338    12.697    video_playback_1/display_grid_1/rom_1_i_1095_n_0
    SLICE_X47Y87         LUT5 (Prop_lut5_I4_O)        0.124    12.821 r  video_playback_1/display_grid_1/rom_1_i_980/O
                         net (fo=1, routed)           0.000    12.821    video_playback_1/display_grid_1/rom_1_i_980_n_0
    SLICE_X47Y87         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    13.219 r  video_playback_1/display_grid_1/rom_1_i_612/CO[3]
                         net (fo=15, routed)          1.153    14.372    video_playback_1/display_grid_1/addr_y_component165_out
    SLICE_X51Y93         LUT2 (Prop_lut2_I0_O)        0.124    14.496 r  video_playback_1/display_grid_1/rom_1_i_827/O
                         net (fo=1, routed)           0.000    14.496    video_playback_1/display_grid_1/rom_1_i_827_n_0
    SLICE_X51Y93         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    15.043 r  video_playback_1/display_grid_1/rom_1_i_469/O[2]
                         net (fo=1, routed)           0.802    15.845    video_playback_1/display_grid_1/address_arr[14]_13[6]
    SLICE_X51Y92         LUT5 (Prop_lut5_I0_O)        0.302    16.147 r  video_playback_1/display_grid_1/rom_1_i_164/O
                         net (fo=1, routed)           0.669    16.815    video_playback_1/display_grid_1/rom_1_i_164_n_0
    SLICE_X46Y93         LUT5 (Prop_lut5_I4_O)        0.124    16.939 r  video_playback_1/display_grid_1/rom_1_i_43/O
                         net (fo=1, routed)           1.038    17.977    video_playback_1/display_grid_1/rom_1_i_43_n_0
    SLICE_X45Y92         LUT6 (Prop_lut6_I0_O)        0.124    18.101 r  video_playback_1/display_grid_1/rom_1_i_6/O
                         net (fo=9, routed)           4.717    22.818    video_playback_1/display_grid_1/rom_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[6]
    RAMB18_X2Y74         RAMB18E1                                     r  video_playback_1/display_grid_1/rom_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_clk rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           1.162    41.162    video_clk_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    33.838 r  video_clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    35.477    video_clk_1/inst/clk_out1_video_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.568 r  video_clk_1/inst/clkout1_buf/O
                         net (fo=1212, routed)        1.754    37.323    video_playback_1/display_grid_1/rom_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y74         RAMB18E1                                     r  video_playback_1/display_grid_1/rom_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.410    37.733    
                         clock uncertainty           -0.098    37.635    
    RAMB18_X2Y74         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566    37.069    video_playback_1/display_grid_1/rom_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         37.069    
                         arrival time                         -22.818    
  -------------------------------------------------------------------
                         slack                                 14.250    

Slack (MET) :             14.278ns  (required time - arrival time)
  Source:                 video_playback_1/vcount_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_playback_1/display_grid_1/rom_4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_video_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_video_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_video_clk rise@40.000ns - clk_out1_video_clk rise@0.000ns)
  Data Path Delay:        25.125ns  (logic 6.724ns (26.762%)  route 18.401ns (73.238%))
  Logic Levels:           14  (CARRY4=2 DSP48E1=1 LUT1=1 LUT2=1 LUT3=1 LUT5=5 LUT6=3)
  Clock Path Skew:        0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.726ns = ( 37.274 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.383ns
    Clock Pessimism Removal (CPR):    0.410ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_clk rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    video_clk_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  video_clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    video_clk_1/inst/clk_out1_video_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  video_clk_1/inst/clkout1_buf/O
                         net (fo=1212, routed)        1.638    -2.383    video_playback_1/clk_out1
    SLICE_X14Y83         FDRE                                         r  video_playback_1/vcount_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y83         FDRE (Prop_fdre_C_Q)         0.518    -1.865 r  video_playback_1/vcount_reg[7]/Q
                         net (fo=11, routed)          1.325    -0.541    video_playback_1/display_grid_1/Q[7]
    SLICE_X29Y85         LUT5 (Prop_lut5_I0_O)        0.124    -0.417 r  video_playback_1/display_grid_1/start_y_i_13/O
                         net (fo=57, routed)          1.549     1.132    video_playback_1/display_grid_1/start_y_2
    SLICE_X46Y86         LUT6 (Prop_lut6_I1_O)        0.124     1.256 r  video_playback_1/display_grid_1/start_y_i_6/O
                         net (fo=76, routed)          1.598     2.853    video_playback_1/display_grid_1/start_y_6
    SLICE_X29Y97         LUT3 (Prop_lut3_I0_O)        0.124     2.977 f  video_playback_1/display_grid_1/start_y_i_11/O
                         net (fo=37, routed)          0.460     3.437    video_playback_1/display_grid_1/start_y_7
    SLICE_X28Y100        LUT1 (Prop_lut1_I0_O)        0.124     3.561 r  video_playback_1/display_grid_1/start_y_i_3/O
                         net (fo=1, routed)           0.592     4.153    video_playback_1/display_grid_1/start_y_i_3_n_0
    DSP48_X0Y40          DSP48E1 (Prop_dsp48e1_A[2]_P[3])
                                                      3.841     7.994 r  video_playback_1/display_grid_1/start_y/P[3]
                         net (fo=108, routed)         3.616    11.610    video_playback_1/display_grid_1/start_y_n_102
    SLICE_X46Y87         LUT6 (Prop_lut6_I2_O)        0.124    11.734 r  video_playback_1/display_grid_1/rom_1_i_1093/O
                         net (fo=2, routed)           0.501    12.235    video_playback_1/display_grid_1/rom_1_i_1093_n_0
    SLICE_X46Y87         LUT5 (Prop_lut5_I2_O)        0.124    12.359 r  video_playback_1/display_grid_1/rom_1_i_1095/O
                         net (fo=1, routed)           0.338    12.697    video_playback_1/display_grid_1/rom_1_i_1095_n_0
    SLICE_X47Y87         LUT5 (Prop_lut5_I4_O)        0.124    12.821 r  video_playback_1/display_grid_1/rom_1_i_980/O
                         net (fo=1, routed)           0.000    12.821    video_playback_1/display_grid_1/rom_1_i_980_n_0
    SLICE_X47Y87         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    13.219 r  video_playback_1/display_grid_1/rom_1_i_612/CO[3]
                         net (fo=15, routed)          1.153    14.372    video_playback_1/display_grid_1/addr_y_component165_out
    SLICE_X51Y93         LUT2 (Prop_lut2_I0_O)        0.124    14.496 r  video_playback_1/display_grid_1/rom_1_i_827/O
                         net (fo=1, routed)           0.000    14.496    video_playback_1/display_grid_1/rom_1_i_827_n_0
    SLICE_X51Y93         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    14.920 r  video_playback_1/display_grid_1/rom_1_i_469/O[1]
                         net (fo=1, routed)           0.795    15.715    video_playback_1/display_grid_1/address_arr[14]_13[5]
    SLICE_X48Y93         LUT5 (Prop_lut5_I0_O)        0.303    16.018 r  video_playback_1/display_grid_1/rom_1_i_175/O
                         net (fo=1, routed)           0.304    16.322    video_playback_1/display_grid_1/rom_1_i_175_n_0
    SLICE_X46Y93         LUT5 (Prop_lut5_I4_O)        0.124    16.446 r  video_playback_1/display_grid_1/rom_1_i_49/O
                         net (fo=1, routed)           1.026    17.472    video_playback_1/display_grid_1/rom_1_i_49_n_0
    SLICE_X40Y90         LUT6 (Prop_lut6_I0_O)        0.124    17.596 r  video_playback_1/display_grid_1/rom_1_i_7/O
                         net (fo=9, routed)           5.145    22.742    video_playback_1/display_grid_1/rom_4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[5]
    RAMB18_X1Y76         RAMB18E1                                     r  video_playback_1/display_grid_1/rom_4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_clk rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           1.162    41.162    video_clk_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    33.838 r  video_clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    35.477    video_clk_1/inst/clk_out1_video_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.568 r  video_clk_1/inst/clkout1_buf/O
                         net (fo=1212, routed)        1.705    37.274    video_playback_1/display_grid_1/rom_4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y76         RAMB18E1                                     r  video_playback_1/display_grid_1/rom_4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.410    37.683    
                         clock uncertainty           -0.098    37.586    
    RAMB18_X1Y76         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566    37.020    video_playback_1/display_grid_1/rom_4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         37.020    
                         arrival time                         -22.742    
  -------------------------------------------------------------------
                         slack                                 14.278    

Slack (MET) :             14.278ns  (required time - arrival time)
  Source:                 video_playback_1/vcount_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_playback_1/display_grid_1/rom_5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_video_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_video_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_video_clk rise@40.000ns - clk_out1_video_clk rise@0.000ns)
  Data Path Delay:        25.125ns  (logic 6.724ns (26.762%)  route 18.401ns (73.238%))
  Logic Levels:           14  (CARRY4=2 DSP48E1=1 LUT1=1 LUT2=1 LUT3=1 LUT5=5 LUT6=3)
  Clock Path Skew:        0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.726ns = ( 37.274 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.383ns
    Clock Pessimism Removal (CPR):    0.410ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_clk rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    video_clk_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  video_clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    video_clk_1/inst/clk_out1_video_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  video_clk_1/inst/clkout1_buf/O
                         net (fo=1212, routed)        1.638    -2.383    video_playback_1/clk_out1
    SLICE_X14Y83         FDRE                                         r  video_playback_1/vcount_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y83         FDRE (Prop_fdre_C_Q)         0.518    -1.865 r  video_playback_1/vcount_reg[7]/Q
                         net (fo=11, routed)          1.325    -0.541    video_playback_1/display_grid_1/Q[7]
    SLICE_X29Y85         LUT5 (Prop_lut5_I0_O)        0.124    -0.417 r  video_playback_1/display_grid_1/start_y_i_13/O
                         net (fo=57, routed)          1.549     1.132    video_playback_1/display_grid_1/start_y_2
    SLICE_X46Y86         LUT6 (Prop_lut6_I1_O)        0.124     1.256 r  video_playback_1/display_grid_1/start_y_i_6/O
                         net (fo=76, routed)          1.598     2.853    video_playback_1/display_grid_1/start_y_6
    SLICE_X29Y97         LUT3 (Prop_lut3_I0_O)        0.124     2.977 f  video_playback_1/display_grid_1/start_y_i_11/O
                         net (fo=37, routed)          0.460     3.437    video_playback_1/display_grid_1/start_y_7
    SLICE_X28Y100        LUT1 (Prop_lut1_I0_O)        0.124     3.561 r  video_playback_1/display_grid_1/start_y_i_3/O
                         net (fo=1, routed)           0.592     4.153    video_playback_1/display_grid_1/start_y_i_3_n_0
    DSP48_X0Y40          DSP48E1 (Prop_dsp48e1_A[2]_P[3])
                                                      3.841     7.994 r  video_playback_1/display_grid_1/start_y/P[3]
                         net (fo=108, routed)         3.616    11.610    video_playback_1/display_grid_1/start_y_n_102
    SLICE_X46Y87         LUT6 (Prop_lut6_I2_O)        0.124    11.734 r  video_playback_1/display_grid_1/rom_1_i_1093/O
                         net (fo=2, routed)           0.501    12.235    video_playback_1/display_grid_1/rom_1_i_1093_n_0
    SLICE_X46Y87         LUT5 (Prop_lut5_I2_O)        0.124    12.359 r  video_playback_1/display_grid_1/rom_1_i_1095/O
                         net (fo=1, routed)           0.338    12.697    video_playback_1/display_grid_1/rom_1_i_1095_n_0
    SLICE_X47Y87         LUT5 (Prop_lut5_I4_O)        0.124    12.821 r  video_playback_1/display_grid_1/rom_1_i_980/O
                         net (fo=1, routed)           0.000    12.821    video_playback_1/display_grid_1/rom_1_i_980_n_0
    SLICE_X47Y87         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    13.219 r  video_playback_1/display_grid_1/rom_1_i_612/CO[3]
                         net (fo=15, routed)          1.153    14.372    video_playback_1/display_grid_1/addr_y_component165_out
    SLICE_X51Y93         LUT2 (Prop_lut2_I0_O)        0.124    14.496 r  video_playback_1/display_grid_1/rom_1_i_827/O
                         net (fo=1, routed)           0.000    14.496    video_playback_1/display_grid_1/rom_1_i_827_n_0
    SLICE_X51Y93         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    14.920 r  video_playback_1/display_grid_1/rom_1_i_469/O[1]
                         net (fo=1, routed)           0.795    15.715    video_playback_1/display_grid_1/address_arr[14]_13[5]
    SLICE_X48Y93         LUT5 (Prop_lut5_I0_O)        0.303    16.018 r  video_playback_1/display_grid_1/rom_1_i_175/O
                         net (fo=1, routed)           0.304    16.322    video_playback_1/display_grid_1/rom_1_i_175_n_0
    SLICE_X46Y93         LUT5 (Prop_lut5_I4_O)        0.124    16.446 r  video_playback_1/display_grid_1/rom_1_i_49/O
                         net (fo=1, routed)           1.026    17.472    video_playback_1/display_grid_1/rom_1_i_49_n_0
    SLICE_X40Y90         LUT6 (Prop_lut6_I0_O)        0.124    17.596 r  video_playback_1/display_grid_1/rom_1_i_7/O
                         net (fo=9, routed)           5.145    22.742    video_playback_1/display_grid_1/rom_5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[5]
    RAMB18_X1Y77         RAMB18E1                                     r  video_playback_1/display_grid_1/rom_5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_clk rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           1.162    41.162    video_clk_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    33.838 r  video_clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    35.477    video_clk_1/inst/clk_out1_video_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.568 r  video_clk_1/inst/clkout1_buf/O
                         net (fo=1212, routed)        1.705    37.274    video_playback_1/display_grid_1/rom_5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y77         RAMB18E1                                     r  video_playback_1/display_grid_1/rom_5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.410    37.683    
                         clock uncertainty           -0.098    37.586    
    RAMB18_X1Y77         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566    37.020    video_playback_1/display_grid_1/rom_5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         37.020    
                         arrival time                         -22.742    
  -------------------------------------------------------------------
                         slack                                 14.278    

Slack (MET) :             14.292ns  (required time - arrival time)
  Source:                 video_playback_1/vcount_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_playback_1/display_grid_1/rom_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_video_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_video_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_video_clk rise@40.000ns - clk_out1_video_clk rise@0.000ns)
  Data Path Delay:        25.109ns  (logic 6.846ns (27.265%)  route 18.263ns (72.735%))
  Logic Levels:           14  (CARRY4=2 DSP48E1=1 LUT1=1 LUT2=1 LUT3=1 LUT5=5 LUT6=3)
  Clock Path Skew:        0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.728ns = ( 37.272 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.383ns
    Clock Pessimism Removal (CPR):    0.410ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_clk rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    video_clk_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  video_clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    video_clk_1/inst/clk_out1_video_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  video_clk_1/inst/clkout1_buf/O
                         net (fo=1212, routed)        1.638    -2.383    video_playback_1/clk_out1
    SLICE_X14Y83         FDRE                                         r  video_playback_1/vcount_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y83         FDRE (Prop_fdre_C_Q)         0.518    -1.865 r  video_playback_1/vcount_reg[7]/Q
                         net (fo=11, routed)          1.325    -0.541    video_playback_1/display_grid_1/Q[7]
    SLICE_X29Y85         LUT5 (Prop_lut5_I0_O)        0.124    -0.417 r  video_playback_1/display_grid_1/start_y_i_13/O
                         net (fo=57, routed)          1.549     1.132    video_playback_1/display_grid_1/start_y_2
    SLICE_X46Y86         LUT6 (Prop_lut6_I1_O)        0.124     1.256 r  video_playback_1/display_grid_1/start_y_i_6/O
                         net (fo=76, routed)          1.598     2.853    video_playback_1/display_grid_1/start_y_6
    SLICE_X29Y97         LUT3 (Prop_lut3_I0_O)        0.124     2.977 f  video_playback_1/display_grid_1/start_y_i_11/O
                         net (fo=37, routed)          0.460     3.437    video_playback_1/display_grid_1/start_y_7
    SLICE_X28Y100        LUT1 (Prop_lut1_I0_O)        0.124     3.561 r  video_playback_1/display_grid_1/start_y_i_3/O
                         net (fo=1, routed)           0.592     4.153    video_playback_1/display_grid_1/start_y_i_3_n_0
    DSP48_X0Y40          DSP48E1 (Prop_dsp48e1_A[2]_P[3])
                                                      3.841     7.994 r  video_playback_1/display_grid_1/start_y/P[3]
                         net (fo=108, routed)         3.616    11.610    video_playback_1/display_grid_1/start_y_n_102
    SLICE_X46Y87         LUT6 (Prop_lut6_I2_O)        0.124    11.734 r  video_playback_1/display_grid_1/rom_1_i_1093/O
                         net (fo=2, routed)           0.501    12.235    video_playback_1/display_grid_1/rom_1_i_1093_n_0
    SLICE_X46Y87         LUT5 (Prop_lut5_I2_O)        0.124    12.359 r  video_playback_1/display_grid_1/rom_1_i_1095/O
                         net (fo=1, routed)           0.338    12.697    video_playback_1/display_grid_1/rom_1_i_1095_n_0
    SLICE_X47Y87         LUT5 (Prop_lut5_I4_O)        0.124    12.821 r  video_playback_1/display_grid_1/rom_1_i_980/O
                         net (fo=1, routed)           0.000    12.821    video_playback_1/display_grid_1/rom_1_i_980_n_0
    SLICE_X47Y87         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    13.219 r  video_playback_1/display_grid_1/rom_1_i_612/CO[3]
                         net (fo=15, routed)          1.153    14.372    video_playback_1/display_grid_1/addr_y_component165_out
    SLICE_X51Y93         LUT2 (Prop_lut2_I0_O)        0.124    14.496 r  video_playback_1/display_grid_1/rom_1_i_827/O
                         net (fo=1, routed)           0.000    14.496    video_playback_1/display_grid_1/rom_1_i_827_n_0
    SLICE_X51Y93         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    15.043 r  video_playback_1/display_grid_1/rom_1_i_469/O[2]
                         net (fo=1, routed)           0.802    15.845    video_playback_1/display_grid_1/address_arr[14]_13[6]
    SLICE_X51Y92         LUT5 (Prop_lut5_I0_O)        0.302    16.147 r  video_playback_1/display_grid_1/rom_1_i_164/O
                         net (fo=1, routed)           0.669    16.815    video_playback_1/display_grid_1/rom_1_i_164_n_0
    SLICE_X46Y93         LUT5 (Prop_lut5_I4_O)        0.124    16.939 r  video_playback_1/display_grid_1/rom_1_i_43/O
                         net (fo=1, routed)           1.038    17.977    video_playback_1/display_grid_1/rom_1_i_43_n_0
    SLICE_X45Y92         LUT6 (Prop_lut6_I0_O)        0.124    18.101 r  video_playback_1/display_grid_1/rom_1_i_6/O
                         net (fo=9, routed)           4.625    22.726    video_playback_1/display_grid_1/rom_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[6]
    RAMB18_X1Y75         RAMB18E1                                     r  video_playback_1/display_grid_1/rom_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_clk rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           1.162    41.162    video_clk_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    33.838 r  video_clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    35.477    video_clk_1/inst/clk_out1_video_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.568 r  video_clk_1/inst/clkout1_buf/O
                         net (fo=1212, routed)        1.703    37.272    video_playback_1/display_grid_1/rom_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y75         RAMB18E1                                     r  video_playback_1/display_grid_1/rom_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.410    37.681    
                         clock uncertainty           -0.098    37.584    
    RAMB18_X1Y75         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566    37.018    video_playback_1/display_grid_1/rom_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         37.018    
                         arrival time                         -22.726    
  -------------------------------------------------------------------
                         slack                                 14.292    

Slack (MET) :             14.292ns  (required time - arrival time)
  Source:                 video_playback_1/vcount_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_playback_1/display_grid_1/rom_7/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_video_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_video_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_video_clk rise@40.000ns - clk_out1_video_clk rise@0.000ns)
  Data Path Delay:        25.109ns  (logic 6.846ns (27.265%)  route 18.263ns (72.735%))
  Logic Levels:           14  (CARRY4=2 DSP48E1=1 LUT1=1 LUT2=1 LUT3=1 LUT5=5 LUT6=3)
  Clock Path Skew:        0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.728ns = ( 37.272 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.383ns
    Clock Pessimism Removal (CPR):    0.410ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_clk rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    video_clk_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  video_clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    video_clk_1/inst/clk_out1_video_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  video_clk_1/inst/clkout1_buf/O
                         net (fo=1212, routed)        1.638    -2.383    video_playback_1/clk_out1
    SLICE_X14Y83         FDRE                                         r  video_playback_1/vcount_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y83         FDRE (Prop_fdre_C_Q)         0.518    -1.865 r  video_playback_1/vcount_reg[7]/Q
                         net (fo=11, routed)          1.325    -0.541    video_playback_1/display_grid_1/Q[7]
    SLICE_X29Y85         LUT5 (Prop_lut5_I0_O)        0.124    -0.417 r  video_playback_1/display_grid_1/start_y_i_13/O
                         net (fo=57, routed)          1.549     1.132    video_playback_1/display_grid_1/start_y_2
    SLICE_X46Y86         LUT6 (Prop_lut6_I1_O)        0.124     1.256 r  video_playback_1/display_grid_1/start_y_i_6/O
                         net (fo=76, routed)          1.598     2.853    video_playback_1/display_grid_1/start_y_6
    SLICE_X29Y97         LUT3 (Prop_lut3_I0_O)        0.124     2.977 f  video_playback_1/display_grid_1/start_y_i_11/O
                         net (fo=37, routed)          0.460     3.437    video_playback_1/display_grid_1/start_y_7
    SLICE_X28Y100        LUT1 (Prop_lut1_I0_O)        0.124     3.561 r  video_playback_1/display_grid_1/start_y_i_3/O
                         net (fo=1, routed)           0.592     4.153    video_playback_1/display_grid_1/start_y_i_3_n_0
    DSP48_X0Y40          DSP48E1 (Prop_dsp48e1_A[2]_P[3])
                                                      3.841     7.994 r  video_playback_1/display_grid_1/start_y/P[3]
                         net (fo=108, routed)         3.616    11.610    video_playback_1/display_grid_1/start_y_n_102
    SLICE_X46Y87         LUT6 (Prop_lut6_I2_O)        0.124    11.734 r  video_playback_1/display_grid_1/rom_1_i_1093/O
                         net (fo=2, routed)           0.501    12.235    video_playback_1/display_grid_1/rom_1_i_1093_n_0
    SLICE_X46Y87         LUT5 (Prop_lut5_I2_O)        0.124    12.359 r  video_playback_1/display_grid_1/rom_1_i_1095/O
                         net (fo=1, routed)           0.338    12.697    video_playback_1/display_grid_1/rom_1_i_1095_n_0
    SLICE_X47Y87         LUT5 (Prop_lut5_I4_O)        0.124    12.821 r  video_playback_1/display_grid_1/rom_1_i_980/O
                         net (fo=1, routed)           0.000    12.821    video_playback_1/display_grid_1/rom_1_i_980_n_0
    SLICE_X47Y87         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    13.219 r  video_playback_1/display_grid_1/rom_1_i_612/CO[3]
                         net (fo=15, routed)          1.153    14.372    video_playback_1/display_grid_1/addr_y_component165_out
    SLICE_X51Y93         LUT2 (Prop_lut2_I0_O)        0.124    14.496 r  video_playback_1/display_grid_1/rom_1_i_827/O
                         net (fo=1, routed)           0.000    14.496    video_playback_1/display_grid_1/rom_1_i_827_n_0
    SLICE_X51Y93         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    15.043 r  video_playback_1/display_grid_1/rom_1_i_469/O[2]
                         net (fo=1, routed)           0.802    15.845    video_playback_1/display_grid_1/address_arr[14]_13[6]
    SLICE_X51Y92         LUT5 (Prop_lut5_I0_O)        0.302    16.147 r  video_playback_1/display_grid_1/rom_1_i_164/O
                         net (fo=1, routed)           0.669    16.815    video_playback_1/display_grid_1/rom_1_i_164_n_0
    SLICE_X46Y93         LUT5 (Prop_lut5_I4_O)        0.124    16.939 r  video_playback_1/display_grid_1/rom_1_i_43/O
                         net (fo=1, routed)           1.038    17.977    video_playback_1/display_grid_1/rom_1_i_43_n_0
    SLICE_X45Y92         LUT6 (Prop_lut6_I0_O)        0.124    18.101 r  video_playback_1/display_grid_1/rom_1_i_6/O
                         net (fo=9, routed)           4.625    22.726    video_playback_1/display_grid_1/rom_7/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[6]
    RAMB18_X1Y74         RAMB18E1                                     r  video_playback_1/display_grid_1/rom_7/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_clk rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           1.162    41.162    video_clk_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    33.838 r  video_clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    35.477    video_clk_1/inst/clk_out1_video_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.568 r  video_clk_1/inst/clkout1_buf/O
                         net (fo=1212, routed)        1.703    37.272    video_playback_1/display_grid_1/rom_7/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y74         RAMB18E1                                     r  video_playback_1/display_grid_1/rom_7/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.410    37.681    
                         clock uncertainty           -0.098    37.584    
    RAMB18_X1Y74         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566    37.018    video_playback_1/display_grid_1/rom_7/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         37.018    
                         arrival time                         -22.726    
  -------------------------------------------------------------------
                         slack                                 14.292    

Slack (MET) :             14.324ns  (required time - arrival time)
  Source:                 video_playback_1/vcount_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_playback_1/display_grid_1/rom_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_video_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_video_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_video_clk rise@40.000ns - clk_out1_video_clk rise@0.000ns)
  Data Path Delay:        25.129ns  (logic 7.070ns (28.135%)  route 18.059ns (71.865%))
  Logic Levels:           15  (CARRY4=3 DSP48E1=1 LUT1=1 LUT2=1 LUT3=1 LUT4=1 LUT5=4 LUT6=3)
  Clock Path Skew:        0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.677ns = ( 37.323 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.383ns
    Clock Pessimism Removal (CPR):    0.410ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_clk rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    video_clk_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  video_clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    video_clk_1/inst/clk_out1_video_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  video_clk_1/inst/clkout1_buf/O
                         net (fo=1212, routed)        1.638    -2.383    video_playback_1/clk_out1
    SLICE_X14Y83         FDRE                                         r  video_playback_1/vcount_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y83         FDRE (Prop_fdre_C_Q)         0.518    -1.865 r  video_playback_1/vcount_reg[7]/Q
                         net (fo=11, routed)          1.325    -0.541    video_playback_1/display_grid_1/Q[7]
    SLICE_X29Y85         LUT5 (Prop_lut5_I0_O)        0.124    -0.417 r  video_playback_1/display_grid_1/start_y_i_13/O
                         net (fo=57, routed)          1.549     1.132    video_playback_1/display_grid_1/start_y_2
    SLICE_X46Y86         LUT6 (Prop_lut6_I1_O)        0.124     1.256 r  video_playback_1/display_grid_1/start_y_i_6/O
                         net (fo=76, routed)          1.598     2.853    video_playback_1/display_grid_1/start_y_6
    SLICE_X29Y97         LUT3 (Prop_lut3_I0_O)        0.124     2.977 f  video_playback_1/display_grid_1/start_y_i_11/O
                         net (fo=37, routed)          0.460     3.437    video_playback_1/display_grid_1/start_y_7
    SLICE_X28Y100        LUT1 (Prop_lut1_I0_O)        0.124     3.561 r  video_playback_1/display_grid_1/start_y_i_3/O
                         net (fo=1, routed)           0.592     4.153    video_playback_1/display_grid_1/start_y_i_3_n_0
    DSP48_X0Y40          DSP48E1 (Prop_dsp48e1_A[2]_P[3])
                                                      3.841     7.994 r  video_playback_1/display_grid_1/start_y/P[3]
                         net (fo=108, routed)         3.616    11.610    video_playback_1/display_grid_1/start_y_n_102
    SLICE_X46Y87         LUT6 (Prop_lut6_I2_O)        0.124    11.734 r  video_playback_1/display_grid_1/rom_1_i_1093/O
                         net (fo=2, routed)           0.501    12.235    video_playback_1/display_grid_1/rom_1_i_1093_n_0
    SLICE_X46Y87         LUT5 (Prop_lut5_I2_O)        0.124    12.359 r  video_playback_1/display_grid_1/rom_1_i_1095/O
                         net (fo=1, routed)           0.338    12.697    video_playback_1/display_grid_1/rom_1_i_1095_n_0
    SLICE_X47Y87         LUT5 (Prop_lut5_I4_O)        0.124    12.821 r  video_playback_1/display_grid_1/rom_1_i_980/O
                         net (fo=1, routed)           0.000    12.821    video_playback_1/display_grid_1/rom_1_i_980_n_0
    SLICE_X47Y87         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    13.219 r  video_playback_1/display_grid_1/rom_1_i_612/CO[3]
                         net (fo=15, routed)          1.153    14.372    video_playback_1/display_grid_1/addr_y_component165_out
    SLICE_X51Y93         LUT2 (Prop_lut2_I0_O)        0.124    14.496 r  video_playback_1/display_grid_1/rom_1_i_827/O
                         net (fo=1, routed)           0.000    14.496    video_playback_1/display_grid_1/rom_1_i_827_n_0
    SLICE_X51Y93         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.028 r  video_playback_1/display_grid_1/rom_1_i_469/CO[3]
                         net (fo=1, routed)           0.000    15.028    video_playback_1/display_grid_1/rom_1_i_469_n_0
    SLICE_X51Y94         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.267 r  video_playback_1/display_grid_1/rom_1_i_252/O[2]
                         net (fo=1, routed)           0.734    16.001    video_playback_1/display_grid_1/address_arr[14]_13[10]
    SLICE_X50Y95         LUT4 (Prop_lut4_I0_O)        0.302    16.303 r  video_playback_1/display_grid_1/rom_1_i_116/O
                         net (fo=1, routed)           0.421    16.723    video_playback_1/display_grid_1/rom_1_i_116_n_0
    SLICE_X47Y95         LUT5 (Prop_lut5_I4_O)        0.124    16.847 r  video_playback_1/display_grid_1/rom_1_i_19/O
                         net (fo=1, routed)           0.951    17.799    video_playback_1/display_grid_1/rom_1_i_19_n_0
    SLICE_X44Y93         LUT6 (Prop_lut6_I0_O)        0.124    17.923 r  video_playback_1/display_grid_1/rom_1_i_2/O
                         net (fo=9, routed)           4.822    22.745    video_playback_1/display_grid_1/rom_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[10]
    RAMB18_X2Y74         RAMB18E1                                     r  video_playback_1/display_grid_1/rom_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_clk rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           1.162    41.162    video_clk_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    33.838 r  video_clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    35.477    video_clk_1/inst/clk_out1_video_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.568 r  video_clk_1/inst/clkout1_buf/O
                         net (fo=1212, routed)        1.754    37.323    video_playback_1/display_grid_1/rom_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y74         RAMB18E1                                     r  video_playback_1/display_grid_1/rom_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.410    37.733    
                         clock uncertainty           -0.098    37.635    
    RAMB18_X2Y74         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.566    37.069    video_playback_1/display_grid_1/rom_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         37.069    
                         arrival time                         -22.745    
  -------------------------------------------------------------------
                         slack                                 14.324    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 camera_1/camera_configure_1/config_1/rom_addr_reg_rep[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            camera_1/camera_configure_1/rom1/dout_reg/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_video_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_video_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_clk rise@0.000ns - clk_out1_video_clk rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.141ns (48.708%)  route 0.148ns (51.292%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.240ns
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    -0.442ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_clk rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    video_clk_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  video_clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    video_clk_1/inst/clk_out1_video_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  video_clk_1/inst/clkout1_buf/O
                         net (fo=1212, routed)        0.559    -0.855    camera_1/camera_configure_1/config_1/clk_out1
    SLICE_X9Y127         FDRE                                         r  camera_1/camera_configure_1/config_1/rom_addr_reg_rep[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y127         FDRE (Prop_fdre_C_Q)         0.141    -0.714 r  camera_1/camera_configure_1/config_1/rom_addr_reg_rep[1]/Q
                         net (fo=1, routed)           0.148    -0.565    camera_1/camera_configure_1/rom1/ADDRARDADDR[1]
    RAMB18_X0Y50         RAMB18E1                                     r  camera_1/camera_configure_1/rom1/dout_reg/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_clk rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    video_clk_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  video_clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    video_clk_1/inst/clk_out1_video_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  video_clk_1/inst/clkout1_buf/O
                         net (fo=1212, routed)        0.870    -1.240    camera_1/camera_configure_1/rom1/clk_out1
    RAMB18_X0Y50         RAMB18E1                                     r  camera_1/camera_configure_1/rom1/dout_reg/CLKARDCLK
                         clock pessimism              0.442    -0.798    
    RAMB18_X0Y50         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183    -0.615    camera_1/camera_configure_1/rom1/dout_reg
  -------------------------------------------------------------------
                         required time                          0.615    
                         arrival time                          -0.565    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 camera_1/camera_configure_1/config_1/rom_addr_reg_rep[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            camera_1/camera_configure_1/rom1/dout_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_video_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_video_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_clk rise@0.000ns - clk_out1_video_clk rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.164ns (52.410%)  route 0.149ns (47.590%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.240ns
    Source Clock Delay      (SCD):    -0.858ns
    Clock Pessimism Removal (CPR):    -0.442ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_clk rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    video_clk_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  video_clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    video_clk_1/inst/clk_out1_video_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  video_clk_1/inst/clkout1_buf/O
                         net (fo=1212, routed)        0.556    -0.858    camera_1/camera_configure_1/config_1/clk_out1
    SLICE_X8Y125         FDRE                                         r  camera_1/camera_configure_1/config_1/rom_addr_reg_rep[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y125         FDRE (Prop_fdre_C_Q)         0.164    -0.694 r  camera_1/camera_configure_1/config_1/rom_addr_reg_rep[6]/Q
                         net (fo=1, routed)           0.149    -0.545    camera_1/camera_configure_1/rom1/ADDRARDADDR[6]
    RAMB18_X0Y50         RAMB18E1                                     r  camera_1/camera_configure_1/rom1/dout_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_clk rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    video_clk_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  video_clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    video_clk_1/inst/clk_out1_video_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  video_clk_1/inst/clkout1_buf/O
                         net (fo=1212, routed)        0.870    -1.240    camera_1/camera_configure_1/rom1/clk_out1
    RAMB18_X0Y50         RAMB18E1                                     r  camera_1/camera_configure_1/rom1/dout_reg/CLKARDCLK
                         clock pessimism              0.442    -0.798    
    RAMB18_X0Y50         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183    -0.615    camera_1/camera_configure_1/rom1/dout_reg
  -------------------------------------------------------------------
                         required time                          0.615    
                         arrival time                          -0.545    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 camera_1/camera_configure_1/config_1/rom_addr_reg_rep[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            camera_1/camera_configure_1/rom1/dout_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_video_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_video_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_clk rise@0.000ns - clk_out1_video_clk rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.164ns (52.150%)  route 0.150ns (47.850%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.240ns
    Source Clock Delay      (SCD):    -0.858ns
    Clock Pessimism Removal (CPR):    -0.442ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_clk rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    video_clk_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  video_clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    video_clk_1/inst/clk_out1_video_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  video_clk_1/inst/clkout1_buf/O
                         net (fo=1212, routed)        0.556    -0.858    camera_1/camera_configure_1/config_1/clk_out1
    SLICE_X8Y125         FDRE                                         r  camera_1/camera_configure_1/config_1/rom_addr_reg_rep[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y125         FDRE (Prop_fdre_C_Q)         0.164    -0.694 r  camera_1/camera_configure_1/config_1/rom_addr_reg_rep[3]/Q
                         net (fo=1, routed)           0.150    -0.543    camera_1/camera_configure_1/rom1/ADDRARDADDR[3]
    RAMB18_X0Y50         RAMB18E1                                     r  camera_1/camera_configure_1/rom1/dout_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_clk rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    video_clk_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  video_clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    video_clk_1/inst/clk_out1_video_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  video_clk_1/inst/clkout1_buf/O
                         net (fo=1212, routed)        0.870    -1.240    camera_1/camera_configure_1/rom1/clk_out1
    RAMB18_X0Y50         RAMB18E1                                     r  camera_1/camera_configure_1/rom1/dout_reg/CLKARDCLK
                         clock pessimism              0.442    -0.798    
    RAMB18_X0Y50         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183    -0.615    camera_1/camera_configure_1/rom1/dout_reg
  -------------------------------------------------------------------
                         required time                          0.615    
                         arrival time                          -0.543    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 char_rec_1/eight_score_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            char_rec_1/eight_score_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_video_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_clk rise@0.000ns - clk_out1_video_clk rise@0.000ns)
  Data Path Delay:        0.532ns  (logic 0.254ns (47.764%)  route 0.278ns (52.236%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.335ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.206ns
    Source Clock Delay      (SCD):    -0.849ns
    Clock Pessimism Removal (CPR):    -0.692ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_clk rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    video_clk_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  video_clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    video_clk_1/inst/clk_out1_video_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  video_clk_1/inst/clkout1_buf/O
                         net (fo=1212, routed)        0.565    -0.849    char_rec_1/clk_out1
    SLICE_X54Y50         FDRE                                         r  char_rec_1/eight_score_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y50         FDRE (Prop_fdre_C_Q)         0.164    -0.685 f  char_rec_1/eight_score_reg[0]/Q
                         net (fo=39, routed)          0.174    -0.511    char_rec_1/eight_score[0]
    SLICE_X53Y49         LUT6 (Prop_lut6_I1_O)        0.045    -0.466 r  char_rec_1/eight_score[8]_i_2/O
                         net (fo=5, routed)           0.104    -0.362    char_rec_1/eight_score[8]_i_2_n_0
    SLICE_X53Y49         LUT6 (Prop_lut6_I4_O)        0.045    -0.317 r  char_rec_1/eight_score[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.317    char_rec_1/eight_score[8]_i_1_n_0
    SLICE_X53Y49         FDRE                                         r  char_rec_1/eight_score_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_clk rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    video_clk_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  video_clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    video_clk_1/inst/clk_out1_video_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  video_clk_1/inst/clkout1_buf/O
                         net (fo=1212, routed)        0.905    -1.206    char_rec_1/clk_out1
    SLICE_X53Y49         FDRE                                         r  char_rec_1/eight_score_reg[8]/C
                         clock pessimism              0.692    -0.514    
    SLICE_X53Y49         FDRE (Hold_fdre_C_D)         0.092    -0.422    char_rec_1/eight_score_reg[8]
  -------------------------------------------------------------------
                         required time                          0.422    
                         arrival time                          -0.317    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 camera_1/camera_configure_1/config_1/rom_addr_reg_rep[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            camera_1/camera_configure_1/rom1/dout_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_video_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_video_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_clk rise@0.000ns - clk_out1_video_clk rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.141ns (40.310%)  route 0.209ns (59.690%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.240ns
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    -0.442ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_clk rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    video_clk_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  video_clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    video_clk_1/inst/clk_out1_video_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  video_clk_1/inst/clkout1_buf/O
                         net (fo=1212, routed)        0.559    -0.855    camera_1/camera_configure_1/config_1/clk_out1
    SLICE_X9Y127         FDRE                                         r  camera_1/camera_configure_1/config_1/rom_addr_reg_rep[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y127         FDRE (Prop_fdre_C_Q)         0.141    -0.714 r  camera_1/camera_configure_1/config_1/rom_addr_reg_rep[7]/Q
                         net (fo=1, routed)           0.209    -0.505    camera_1/camera_configure_1/rom1/ADDRARDADDR[7]
    RAMB18_X0Y50         RAMB18E1                                     r  camera_1/camera_configure_1/rom1/dout_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_clk rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    video_clk_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  video_clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    video_clk_1/inst/clk_out1_video_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  video_clk_1/inst/clkout1_buf/O
                         net (fo=1212, routed)        0.870    -1.240    camera_1/camera_configure_1/rom1/clk_out1
    RAMB18_X0Y50         RAMB18E1                                     r  camera_1/camera_configure_1/rom1/dout_reg/CLKARDCLK
                         clock pessimism              0.442    -0.798    
    RAMB18_X0Y50         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183    -0.615    camera_1/camera_configure_1/rom1/dout_reg
  -------------------------------------------------------------------
                         required time                          0.615    
                         arrival time                          -0.505    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 char_rec_1/nine_score_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            char_rec_1/nine_score_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_video_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_clk rise@0.000ns - clk_out1_video_clk rise@0.000ns)
  Data Path Delay:        0.591ns  (logic 0.247ns (41.784%)  route 0.344ns (58.216%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.336ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.201ns
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    -0.692ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_clk rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    video_clk_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  video_clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    video_clk_1/inst/clk_out1_video_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  video_clk_1/inst/clkout1_buf/O
                         net (fo=1212, routed)        0.569    -0.845    char_rec_1/clk_out1
    SLICE_X62Y50         FDRE                                         r  char_rec_1/nine_score_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y50         FDRE (Prop_fdre_C_Q)         0.148    -0.697 r  char_rec_1/nine_score_reg[0]/Q
                         net (fo=39, routed)          0.344    -0.353    char_rec_1/nine_score[0]
    SLICE_X62Y48         LUT5 (Prop_lut5_I4_O)        0.099    -0.254 r  char_rec_1/nine_score[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.254    char_rec_1/nine_score[2]_i_1_n_0
    SLICE_X62Y48         FDRE                                         r  char_rec_1/nine_score_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_clk rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    video_clk_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  video_clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    video_clk_1/inst/clk_out1_video_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  video_clk_1/inst/clkout1_buf/O
                         net (fo=1212, routed)        0.910    -1.201    char_rec_1/clk_out1
    SLICE_X62Y48         FDRE                                         r  char_rec_1/nine_score_reg[2]/C
                         clock pessimism              0.692    -0.509    
    SLICE_X62Y48         FDRE (Hold_fdre_C_D)         0.131    -0.378    char_rec_1/nine_score_reg[2]
  -------------------------------------------------------------------
                         required time                          0.378    
                         arrival time                          -0.254    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 char_rec_1/recg_sudoku_reg[102]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            char_rec_1/recg_sudoku_reg[98]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_video_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_clk rise@0.000ns - clk_out1_video_clk rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.788%)  route 0.067ns (32.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.281ns
    Source Clock Delay      (SCD):    -0.853ns
    Clock Pessimism Removal (CPR):    -0.428ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_clk rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    video_clk_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  video_clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    video_clk_1/inst/clk_out1_video_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  video_clk_1/inst/clkout1_buf/O
                         net (fo=1212, routed)        0.561    -0.853    char_rec_1/clk_out1
    SLICE_X57Y85         FDRE                                         r  char_rec_1/recg_sudoku_reg[102]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y85         FDRE (Prop_fdre_C_Q)         0.141    -0.712 r  char_rec_1/recg_sudoku_reg[102]/Q
                         net (fo=2, routed)           0.067    -0.645    char_rec_1/recg_sudoku[102]
    SLICE_X57Y85         FDRE                                         r  char_rec_1/recg_sudoku_reg[98]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_clk rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    video_clk_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  video_clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    video_clk_1/inst/clk_out1_video_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  video_clk_1/inst/clkout1_buf/O
                         net (fo=1212, routed)        0.830    -1.281    char_rec_1/clk_out1
    SLICE_X57Y85         FDRE                                         r  char_rec_1/recg_sudoku_reg[98]/C
                         clock pessimism              0.428    -0.853    
    SLICE_X57Y85         FDRE (Hold_fdre_C_D)         0.075    -0.778    char_rec_1/recg_sudoku_reg[98]
  -------------------------------------------------------------------
                         required time                          0.778    
                         arrival time                          -0.645    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 char_rec_1/nine_score_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            char_rec_1/nine_score_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_video_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_clk rise@0.000ns - clk_out1_video_clk rise@0.000ns)
  Data Path Delay:        0.590ns  (logic 0.246ns (41.685%)  route 0.344ns (58.315%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.336ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.201ns
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    -0.692ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_clk rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    video_clk_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  video_clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    video_clk_1/inst/clk_out1_video_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  video_clk_1/inst/clkout1_buf/O
                         net (fo=1212, routed)        0.569    -0.845    char_rec_1/clk_out1
    SLICE_X62Y50         FDRE                                         r  char_rec_1/nine_score_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y50         FDRE (Prop_fdre_C_Q)         0.148    -0.697 r  char_rec_1/nine_score_reg[0]/Q
                         net (fo=39, routed)          0.344    -0.353    char_rec_1/nine_score[0]
    SLICE_X62Y48         LUT4 (Prop_lut4_I1_O)        0.098    -0.255 r  char_rec_1/nine_score[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.255    char_rec_1/nine_score[1]_i_1_n_0
    SLICE_X62Y48         FDRE                                         r  char_rec_1/nine_score_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_clk rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    video_clk_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  video_clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    video_clk_1/inst/clk_out1_video_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  video_clk_1/inst/clkout1_buf/O
                         net (fo=1212, routed)        0.910    -1.201    char_rec_1/clk_out1
    SLICE_X62Y48         FDRE                                         r  char_rec_1/nine_score_reg[1]/C
                         clock pessimism              0.692    -0.509    
    SLICE_X62Y48         FDRE (Hold_fdre_C_D)         0.120    -0.389    char_rec_1/nine_score_reg[1]
  -------------------------------------------------------------------
                         required time                          0.389    
                         arrival time                          -0.255    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 char_rec_1/vcount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            char_rec_1/rom_addr_reg[6]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_video_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_video_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_clk rise@0.000ns - clk_out1_video_clk rise@0.000ns)
  Data Path Delay:        0.221ns  (logic 0.141ns (63.705%)  route 0.080ns (36.295%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.270ns
    Source Clock Delay      (SCD):    -0.844ns
    Clock Pessimism Removal (CPR):    -0.439ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_clk rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    video_clk_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  video_clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    video_clk_1/inst/clk_out1_video_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  video_clk_1/inst/clkout1_buf/O
                         net (fo=1212, routed)        0.570    -0.844    char_rec_1/clk_out1
    SLICE_X33Y59         FDRE                                         r  char_rec_1/vcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y59         FDRE (Prop_fdre_C_Q)         0.141    -0.703 r  char_rec_1/vcount_reg[2]/Q
                         net (fo=6, routed)           0.080    -0.623    char_rec_1/vcount[2]
    SLICE_X32Y59         FDSE                                         r  char_rec_1/rom_addr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_clk rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    video_clk_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  video_clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    video_clk_1/inst/clk_out1_video_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  video_clk_1/inst/clkout1_buf/O
                         net (fo=1212, routed)        0.841    -1.270    char_rec_1/clk_out1
    SLICE_X32Y59         FDSE                                         r  char_rec_1/rom_addr_reg[6]/C
                         clock pessimism              0.439    -0.831    
    SLICE_X32Y59         FDSE (Hold_fdse_C_D)         0.070    -0.761    char_rec_1/rom_addr_reg[6]
  -------------------------------------------------------------------
                         required time                          0.761    
                         arrival time                          -0.623    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 video_playback_1/vsync_pre_delay_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_playback_1/vsync_pre_delay_2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_video_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_clk rise@0.000ns - clk_out1_video_clk rise@0.000ns)
  Data Path Delay:        0.210ns  (logic 0.141ns (67.198%)  route 0.069ns (32.802%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.274ns
    Source Clock Delay      (SCD):    -0.846ns
    Clock Pessimism Removal (CPR):    -0.428ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_clk rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    video_clk_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  video_clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    video_clk_1/inst/clk_out1_video_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  video_clk_1/inst/clkout1_buf/O
                         net (fo=1212, routed)        0.568    -0.846    video_playback_1/clk_out1
    SLICE_X28Y86         FDRE                                         r  video_playback_1/vsync_pre_delay_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y86         FDRE (Prop_fdre_C_Q)         0.141    -0.705 r  video_playback_1/vsync_pre_delay_reg/Q
                         net (fo=2, routed)           0.069    -0.636    video_playback_1/vsync_pre_delay
    SLICE_X28Y86         FDRE                                         r  video_playback_1/vsync_pre_delay_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_clk rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    video_clk_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  video_clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    video_clk_1/inst/clk_out1_video_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  video_clk_1/inst/clkout1_buf/O
                         net (fo=1212, routed)        0.837    -1.274    video_playback_1/clk_out1
    SLICE_X28Y86         FDRE                                         r  video_playback_1/vsync_pre_delay_2_reg/C
                         clock pessimism              0.428    -0.846    
    SLICE_X28Y86         FDRE (Hold_fdre_C_D)         0.071    -0.775    video_playback_1/vsync_pre_delay_2_reg
  -------------------------------------------------------------------
                         required time                          0.775    
                         arrival time                          -0.636    
  -------------------------------------------------------------------
                         slack                                  0.139    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_video_clk
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { video_clk_1/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X2Y7      frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X0Y20     frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X0Y21     frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X2Y4      frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X2Y5      frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X0Y2      frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X0Y3      frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X0Y8      frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X0Y9      frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X0Y6      frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  video_clk_1/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X42Y84     video_playback_1/blank_delay_reg_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X42Y84     video_playback_1/blank_delay_reg_srl2/CLK
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y129     camera_1/camera_configure_1/SCCB1/SIOC_oe_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X4Y128     camera_1/camera_configure_1/SCCB1/byte_counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X4Y128     camera_1/camera_configure_1/SCCB1/byte_counter_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X4Y127     camera_1/camera_configure_1/SCCB1/latched_address_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X7Y128     camera_1/camera_configure_1/SCCB1/latched_address_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X7Y128     camera_1/camera_configure_1/SCCB1/latched_address_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X4Y127     camera_1/camera_configure_1/SCCB1/latched_data_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X7Y128     camera_1/camera_configure_1/SCCB1/latched_data_reg[1]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X42Y84     video_playback_1/blank_delay_reg_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X42Y84     video_playback_1/blank_delay_reg_srl2/CLK
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X29Y79     FSM_sequential_state_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X29Y79     FSM_sequential_state_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X29Y79     FSM_sequential_state_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X31Y80     frame_parser_1/rescale_start_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X8Y42      frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_88_cooolDelFlop/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X39Y86     video_playback_1/hblank_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X12Y84     video_playback_1/hcount_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X14Y84     video_playback_1/hcount_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_video_clk
  To Clock:  clkfbout_video_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_video_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { video_clk_1/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y18   video_clk_1/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  video_clk_1/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  video_clk_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  video_clk_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  video_clk_1/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  CLK_sys
  To Clock:  clk_out1_video_clk

Setup :          105  Failing Endpoints,  Worst Slack       -1.051ns,  Total Violation      -89.310ns
Hold  :            0  Failing Endpoints,  Worst Slack        3.543ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.051ns  (required time - arrival time)
  Source:                 reset_1/sr_reg[15]__0/C
                            (rising edge-triggered cell FDRE clocked by CLK_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deb_btnd/count_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_video_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_video_clk rise@40.000ns - CLK_sys rise@30.000ns)
  Data Path Delay:        1.805ns  (logic 0.642ns (35.572%)  route 1.163ns (64.428%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -8.521ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.924ns = ( 37.076 - 40.000 ) 
    Source Clock Delay      (SCD):    5.596ns = ( 35.596 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_sys rise edge)   30.000    30.000 r  
    E3                                                0.000    30.000 r  CLK_100M (IN)
                         net (fo=0)                   0.000    30.000    CLK_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           4.114    35.596    reset_1/CLK_100M
    SLICE_X34Y78         FDRE                                         r  reset_1/sr_reg[15]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y78         FDRE (Prop_fdre_C_Q)         0.518    36.114 f  reset_1/sr_reg[15]__0/Q
                         net (fo=10, routed)          0.489    36.604    reset_1/p_0_in
    SLICE_X39Y78         LUT4 (Prop_lut4_I0_O)        0.124    36.728 r  reset_1/new_i_1__0/O
                         net (fo=21, routed)          0.673    37.401    deb_btnd/sr_reg[15]__0
    SLICE_X38Y80         FDRE                                         r  deb_btnd/count_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_clk rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           1.162    41.162    video_clk_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    33.838 r  video_clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    35.477    video_clk_1/inst/clk_out1_video_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.568 r  video_clk_1/inst/clkout1_buf/O
                         net (fo=1212, routed)        1.507    37.076    deb_btnd/clk_out1
    SLICE_X38Y80         FDRE                                         r  deb_btnd/count_reg[12]/C
                         clock pessimism              0.000    37.076    
                         clock uncertainty           -0.202    36.874    
    SLICE_X38Y80         FDRE (Setup_fdre_C_R)       -0.524    36.350    deb_btnd/count_reg[12]
  -------------------------------------------------------------------
                         required time                         36.350    
                         arrival time                         -37.401    
  -------------------------------------------------------------------
                         slack                                 -1.051    

Slack (VIOLATED) :        -1.051ns  (required time - arrival time)
  Source:                 reset_1/sr_reg[15]__0/C
                            (rising edge-triggered cell FDRE clocked by CLK_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deb_btnd/count_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_video_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_video_clk rise@40.000ns - CLK_sys rise@30.000ns)
  Data Path Delay:        1.805ns  (logic 0.642ns (35.572%)  route 1.163ns (64.428%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -8.521ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.924ns = ( 37.076 - 40.000 ) 
    Source Clock Delay      (SCD):    5.596ns = ( 35.596 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_sys rise edge)   30.000    30.000 r  
    E3                                                0.000    30.000 r  CLK_100M (IN)
                         net (fo=0)                   0.000    30.000    CLK_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           4.114    35.596    reset_1/CLK_100M
    SLICE_X34Y78         FDRE                                         r  reset_1/sr_reg[15]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y78         FDRE (Prop_fdre_C_Q)         0.518    36.114 f  reset_1/sr_reg[15]__0/Q
                         net (fo=10, routed)          0.489    36.604    reset_1/p_0_in
    SLICE_X39Y78         LUT4 (Prop_lut4_I0_O)        0.124    36.728 r  reset_1/new_i_1__0/O
                         net (fo=21, routed)          0.673    37.401    deb_btnd/sr_reg[15]__0
    SLICE_X38Y80         FDRE                                         r  deb_btnd/count_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_clk rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           1.162    41.162    video_clk_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    33.838 r  video_clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    35.477    video_clk_1/inst/clk_out1_video_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.568 r  video_clk_1/inst/clkout1_buf/O
                         net (fo=1212, routed)        1.507    37.076    deb_btnd/clk_out1
    SLICE_X38Y80         FDRE                                         r  deb_btnd/count_reg[13]/C
                         clock pessimism              0.000    37.076    
                         clock uncertainty           -0.202    36.874    
    SLICE_X38Y80         FDRE (Setup_fdre_C_R)       -0.524    36.350    deb_btnd/count_reg[13]
  -------------------------------------------------------------------
                         required time                         36.350    
                         arrival time                         -37.401    
  -------------------------------------------------------------------
                         slack                                 -1.051    

Slack (VIOLATED) :        -1.051ns  (required time - arrival time)
  Source:                 reset_1/sr_reg[15]__0/C
                            (rising edge-triggered cell FDRE clocked by CLK_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deb_btnd/count_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_video_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_video_clk rise@40.000ns - CLK_sys rise@30.000ns)
  Data Path Delay:        1.805ns  (logic 0.642ns (35.572%)  route 1.163ns (64.428%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -8.521ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.924ns = ( 37.076 - 40.000 ) 
    Source Clock Delay      (SCD):    5.596ns = ( 35.596 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_sys rise edge)   30.000    30.000 r  
    E3                                                0.000    30.000 r  CLK_100M (IN)
                         net (fo=0)                   0.000    30.000    CLK_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           4.114    35.596    reset_1/CLK_100M
    SLICE_X34Y78         FDRE                                         r  reset_1/sr_reg[15]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y78         FDRE (Prop_fdre_C_Q)         0.518    36.114 f  reset_1/sr_reg[15]__0/Q
                         net (fo=10, routed)          0.489    36.604    reset_1/p_0_in
    SLICE_X39Y78         LUT4 (Prop_lut4_I0_O)        0.124    36.728 r  reset_1/new_i_1__0/O
                         net (fo=21, routed)          0.673    37.401    deb_btnd/sr_reg[15]__0
    SLICE_X38Y80         FDRE                                         r  deb_btnd/count_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_clk rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           1.162    41.162    video_clk_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    33.838 r  video_clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    35.477    video_clk_1/inst/clk_out1_video_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.568 r  video_clk_1/inst/clkout1_buf/O
                         net (fo=1212, routed)        1.507    37.076    deb_btnd/clk_out1
    SLICE_X38Y80         FDRE                                         r  deb_btnd/count_reg[14]/C
                         clock pessimism              0.000    37.076    
                         clock uncertainty           -0.202    36.874    
    SLICE_X38Y80         FDRE (Setup_fdre_C_R)       -0.524    36.350    deb_btnd/count_reg[14]
  -------------------------------------------------------------------
                         required time                         36.350    
                         arrival time                         -37.401    
  -------------------------------------------------------------------
                         slack                                 -1.051    

Slack (VIOLATED) :        -1.051ns  (required time - arrival time)
  Source:                 reset_1/sr_reg[15]__0/C
                            (rising edge-triggered cell FDRE clocked by CLK_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deb_btnd/count_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_video_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_video_clk rise@40.000ns - CLK_sys rise@30.000ns)
  Data Path Delay:        1.805ns  (logic 0.642ns (35.572%)  route 1.163ns (64.428%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -8.521ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.924ns = ( 37.076 - 40.000 ) 
    Source Clock Delay      (SCD):    5.596ns = ( 35.596 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_sys rise edge)   30.000    30.000 r  
    E3                                                0.000    30.000 r  CLK_100M (IN)
                         net (fo=0)                   0.000    30.000    CLK_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           4.114    35.596    reset_1/CLK_100M
    SLICE_X34Y78         FDRE                                         r  reset_1/sr_reg[15]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y78         FDRE (Prop_fdre_C_Q)         0.518    36.114 f  reset_1/sr_reg[15]__0/Q
                         net (fo=10, routed)          0.489    36.604    reset_1/p_0_in
    SLICE_X39Y78         LUT4 (Prop_lut4_I0_O)        0.124    36.728 r  reset_1/new_i_1__0/O
                         net (fo=21, routed)          0.673    37.401    deb_btnd/sr_reg[15]__0
    SLICE_X38Y80         FDRE                                         r  deb_btnd/count_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_clk rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           1.162    41.162    video_clk_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    33.838 r  video_clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    35.477    video_clk_1/inst/clk_out1_video_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.568 r  video_clk_1/inst/clkout1_buf/O
                         net (fo=1212, routed)        1.507    37.076    deb_btnd/clk_out1
    SLICE_X38Y80         FDRE                                         r  deb_btnd/count_reg[15]/C
                         clock pessimism              0.000    37.076    
                         clock uncertainty           -0.202    36.874    
    SLICE_X38Y80         FDRE (Setup_fdre_C_R)       -0.524    36.350    deb_btnd/count_reg[15]
  -------------------------------------------------------------------
                         required time                         36.350    
                         arrival time                         -37.401    
  -------------------------------------------------------------------
                         slack                                 -1.051    

Slack (VIOLATED) :        -1.050ns  (required time - arrival time)
  Source:                 reset_1/sr_reg[15]__0/C
                            (rising edge-triggered cell FDRE clocked by CLK_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deb_btnd/count_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_video_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_video_clk rise@40.000ns - CLK_sys rise@30.000ns)
  Data Path Delay:        1.805ns  (logic 0.642ns (35.568%)  route 1.163ns (64.432%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -8.520ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.923ns = ( 37.077 - 40.000 ) 
    Source Clock Delay      (SCD):    5.596ns = ( 35.596 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_sys rise edge)   30.000    30.000 r  
    E3                                                0.000    30.000 r  CLK_100M (IN)
                         net (fo=0)                   0.000    30.000    CLK_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           4.114    35.596    reset_1/CLK_100M
    SLICE_X34Y78         FDRE                                         r  reset_1/sr_reg[15]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y78         FDRE (Prop_fdre_C_Q)         0.518    36.114 f  reset_1/sr_reg[15]__0/Q
                         net (fo=10, routed)          0.489    36.604    reset_1/p_0_in
    SLICE_X39Y78         LUT4 (Prop_lut4_I0_O)        0.124    36.728 r  reset_1/new_i_1__0/O
                         net (fo=21, routed)          0.674    37.401    deb_btnd/sr_reg[15]__0
    SLICE_X38Y81         FDRE                                         r  deb_btnd/count_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_clk rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           1.162    41.162    video_clk_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    33.838 r  video_clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    35.477    video_clk_1/inst/clk_out1_video_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.568 r  video_clk_1/inst/clkout1_buf/O
                         net (fo=1212, routed)        1.508    37.077    deb_btnd/clk_out1
    SLICE_X38Y81         FDRE                                         r  deb_btnd/count_reg[16]/C
                         clock pessimism              0.000    37.077    
                         clock uncertainty           -0.202    36.875    
    SLICE_X38Y81         FDRE (Setup_fdre_C_R)       -0.524    36.351    deb_btnd/count_reg[16]
  -------------------------------------------------------------------
                         required time                         36.351    
                         arrival time                         -37.401    
  -------------------------------------------------------------------
                         slack                                 -1.050    

Slack (VIOLATED) :        -1.050ns  (required time - arrival time)
  Source:                 reset_1/sr_reg[15]__0/C
                            (rising edge-triggered cell FDRE clocked by CLK_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deb_btnd/count_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_video_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_video_clk rise@40.000ns - CLK_sys rise@30.000ns)
  Data Path Delay:        1.805ns  (logic 0.642ns (35.568%)  route 1.163ns (64.432%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -8.520ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.923ns = ( 37.077 - 40.000 ) 
    Source Clock Delay      (SCD):    5.596ns = ( 35.596 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_sys rise edge)   30.000    30.000 r  
    E3                                                0.000    30.000 r  CLK_100M (IN)
                         net (fo=0)                   0.000    30.000    CLK_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           4.114    35.596    reset_1/CLK_100M
    SLICE_X34Y78         FDRE                                         r  reset_1/sr_reg[15]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y78         FDRE (Prop_fdre_C_Q)         0.518    36.114 f  reset_1/sr_reg[15]__0/Q
                         net (fo=10, routed)          0.489    36.604    reset_1/p_0_in
    SLICE_X39Y78         LUT4 (Prop_lut4_I0_O)        0.124    36.728 r  reset_1/new_i_1__0/O
                         net (fo=21, routed)          0.674    37.401    deb_btnd/sr_reg[15]__0
    SLICE_X38Y81         FDRE                                         r  deb_btnd/count_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_clk rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           1.162    41.162    video_clk_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    33.838 r  video_clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    35.477    video_clk_1/inst/clk_out1_video_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.568 r  video_clk_1/inst/clkout1_buf/O
                         net (fo=1212, routed)        1.508    37.077    deb_btnd/clk_out1
    SLICE_X38Y81         FDRE                                         r  deb_btnd/count_reg[17]/C
                         clock pessimism              0.000    37.077    
                         clock uncertainty           -0.202    36.875    
    SLICE_X38Y81         FDRE (Setup_fdre_C_R)       -0.524    36.351    deb_btnd/count_reg[17]
  -------------------------------------------------------------------
                         required time                         36.351    
                         arrival time                         -37.401    
  -------------------------------------------------------------------
                         slack                                 -1.050    

Slack (VIOLATED) :        -1.050ns  (required time - arrival time)
  Source:                 reset_1/sr_reg[15]__0/C
                            (rising edge-triggered cell FDRE clocked by CLK_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deb_btnd/count_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_video_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_video_clk rise@40.000ns - CLK_sys rise@30.000ns)
  Data Path Delay:        1.805ns  (logic 0.642ns (35.568%)  route 1.163ns (64.432%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -8.520ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.923ns = ( 37.077 - 40.000 ) 
    Source Clock Delay      (SCD):    5.596ns = ( 35.596 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_sys rise edge)   30.000    30.000 r  
    E3                                                0.000    30.000 r  CLK_100M (IN)
                         net (fo=0)                   0.000    30.000    CLK_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           4.114    35.596    reset_1/CLK_100M
    SLICE_X34Y78         FDRE                                         r  reset_1/sr_reg[15]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y78         FDRE (Prop_fdre_C_Q)         0.518    36.114 f  reset_1/sr_reg[15]__0/Q
                         net (fo=10, routed)          0.489    36.604    reset_1/p_0_in
    SLICE_X39Y78         LUT4 (Prop_lut4_I0_O)        0.124    36.728 r  reset_1/new_i_1__0/O
                         net (fo=21, routed)          0.674    37.401    deb_btnd/sr_reg[15]__0
    SLICE_X38Y81         FDRE                                         r  deb_btnd/count_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_clk rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           1.162    41.162    video_clk_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    33.838 r  video_clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    35.477    video_clk_1/inst/clk_out1_video_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.568 r  video_clk_1/inst/clkout1_buf/O
                         net (fo=1212, routed)        1.508    37.077    deb_btnd/clk_out1
    SLICE_X38Y81         FDRE                                         r  deb_btnd/count_reg[18]/C
                         clock pessimism              0.000    37.077    
                         clock uncertainty           -0.202    36.875    
    SLICE_X38Y81         FDRE (Setup_fdre_C_R)       -0.524    36.351    deb_btnd/count_reg[18]
  -------------------------------------------------------------------
                         required time                         36.351    
                         arrival time                         -37.401    
  -------------------------------------------------------------------
                         slack                                 -1.050    

Slack (VIOLATED) :        -1.050ns  (required time - arrival time)
  Source:                 reset_1/sr_reg[15]__0/C
                            (rising edge-triggered cell FDRE clocked by CLK_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deb_btnd/count_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_video_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_video_clk rise@40.000ns - CLK_sys rise@30.000ns)
  Data Path Delay:        1.805ns  (logic 0.642ns (35.568%)  route 1.163ns (64.432%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -8.520ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.923ns = ( 37.077 - 40.000 ) 
    Source Clock Delay      (SCD):    5.596ns = ( 35.596 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_sys rise edge)   30.000    30.000 r  
    E3                                                0.000    30.000 r  CLK_100M (IN)
                         net (fo=0)                   0.000    30.000    CLK_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           4.114    35.596    reset_1/CLK_100M
    SLICE_X34Y78         FDRE                                         r  reset_1/sr_reg[15]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y78         FDRE (Prop_fdre_C_Q)         0.518    36.114 f  reset_1/sr_reg[15]__0/Q
                         net (fo=10, routed)          0.489    36.604    reset_1/p_0_in
    SLICE_X39Y78         LUT4 (Prop_lut4_I0_O)        0.124    36.728 r  reset_1/new_i_1__0/O
                         net (fo=21, routed)          0.674    37.401    deb_btnd/sr_reg[15]__0
    SLICE_X38Y81         FDRE                                         r  deb_btnd/count_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_clk rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           1.162    41.162    video_clk_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    33.838 r  video_clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    35.477    video_clk_1/inst/clk_out1_video_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.568 r  video_clk_1/inst/clkout1_buf/O
                         net (fo=1212, routed)        1.508    37.077    deb_btnd/clk_out1
    SLICE_X38Y81         FDRE                                         r  deb_btnd/count_reg[19]/C
                         clock pessimism              0.000    37.077    
                         clock uncertainty           -0.202    36.875    
    SLICE_X38Y81         FDRE (Setup_fdre_C_R)       -0.524    36.351    deb_btnd/count_reg[19]
  -------------------------------------------------------------------
                         required time                         36.351    
                         arrival time                         -37.401    
  -------------------------------------------------------------------
                         slack                                 -1.050    

Slack (VIOLATED) :        -1.036ns  (required time - arrival time)
  Source:                 reset_1/sr_reg[15]__0/C
                            (rising edge-triggered cell FDRE clocked by CLK_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deb_btnd/count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_video_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_video_clk rise@40.000ns - CLK_sys rise@30.000ns)
  Data Path Delay:        1.789ns  (logic 0.642ns (35.894%)  route 1.147ns (64.106%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -8.522ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.925ns = ( 37.075 - 40.000 ) 
    Source Clock Delay      (SCD):    5.596ns = ( 35.596 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_sys rise edge)   30.000    30.000 r  
    E3                                                0.000    30.000 r  CLK_100M (IN)
                         net (fo=0)                   0.000    30.000    CLK_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           4.114    35.596    reset_1/CLK_100M
    SLICE_X34Y78         FDRE                                         r  reset_1/sr_reg[15]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y78         FDRE (Prop_fdre_C_Q)         0.518    36.114 f  reset_1/sr_reg[15]__0/Q
                         net (fo=10, routed)          0.489    36.604    reset_1/p_0_in
    SLICE_X39Y78         LUT4 (Prop_lut4_I0_O)        0.124    36.728 r  reset_1/new_i_1__0/O
                         net (fo=21, routed)          0.657    37.385    deb_btnd/sr_reg[15]__0
    SLICE_X38Y78         FDRE                                         r  deb_btnd/count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_clk rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           1.162    41.162    video_clk_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    33.838 r  video_clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    35.477    video_clk_1/inst/clk_out1_video_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.568 r  video_clk_1/inst/clkout1_buf/O
                         net (fo=1212, routed)        1.506    37.075    deb_btnd/clk_out1
    SLICE_X38Y78         FDRE                                         r  deb_btnd/count_reg[4]/C
                         clock pessimism              0.000    37.075    
                         clock uncertainty           -0.202    36.873    
    SLICE_X38Y78         FDRE (Setup_fdre_C_R)       -0.524    36.349    deb_btnd/count_reg[4]
  -------------------------------------------------------------------
                         required time                         36.349    
                         arrival time                         -37.385    
  -------------------------------------------------------------------
                         slack                                 -1.036    

Slack (VIOLATED) :        -1.036ns  (required time - arrival time)
  Source:                 reset_1/sr_reg[15]__0/C
                            (rising edge-triggered cell FDRE clocked by CLK_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deb_btnd/count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_video_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_video_clk rise@40.000ns - CLK_sys rise@30.000ns)
  Data Path Delay:        1.789ns  (logic 0.642ns (35.894%)  route 1.147ns (64.106%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -8.522ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.925ns = ( 37.075 - 40.000 ) 
    Source Clock Delay      (SCD):    5.596ns = ( 35.596 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_sys rise edge)   30.000    30.000 r  
    E3                                                0.000    30.000 r  CLK_100M (IN)
                         net (fo=0)                   0.000    30.000    CLK_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           4.114    35.596    reset_1/CLK_100M
    SLICE_X34Y78         FDRE                                         r  reset_1/sr_reg[15]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y78         FDRE (Prop_fdre_C_Q)         0.518    36.114 f  reset_1/sr_reg[15]__0/Q
                         net (fo=10, routed)          0.489    36.604    reset_1/p_0_in
    SLICE_X39Y78         LUT4 (Prop_lut4_I0_O)        0.124    36.728 r  reset_1/new_i_1__0/O
                         net (fo=21, routed)          0.657    37.385    deb_btnd/sr_reg[15]__0
    SLICE_X38Y78         FDRE                                         r  deb_btnd/count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_clk rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           1.162    41.162    video_clk_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    33.838 r  video_clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    35.477    video_clk_1/inst/clk_out1_video_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.568 r  video_clk_1/inst/clkout1_buf/O
                         net (fo=1212, routed)        1.506    37.075    deb_btnd/clk_out1
    SLICE_X38Y78         FDRE                                         r  deb_btnd/count_reg[5]/C
                         clock pessimism              0.000    37.075    
                         clock uncertainty           -0.202    36.873    
    SLICE_X38Y78         FDRE (Setup_fdre_C_R)       -0.524    36.349    deb_btnd/count_reg[5]
  -------------------------------------------------------------------
                         required time                         36.349    
                         arrival time                         -37.385    
  -------------------------------------------------------------------
                         slack                                 -1.036    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.543ns  (arrival time - required time)
  Source:                 reset_1/sr_reg[15]__0/C
                            (rising edge-triggered cell FDRE clocked by CLK_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deb_btnl/clean_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_video_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_clk rise@0.000ns - CLK_sys rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.209ns (52.045%)  route 0.193ns (47.955%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -3.436ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.281ns
    Source Clock Delay      (SCD):    2.155ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_sys rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100M (IN)
                         net (fo=0)                   0.000     0.000    CLK_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           1.905     2.155    reset_1/CLK_100M
    SLICE_X34Y78         FDRE                                         r  reset_1/sr_reg[15]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y78         FDRE (Prop_fdre_C_Q)         0.164     2.319 r  reset_1/sr_reg[15]__0/Q
                         net (fo=10, routed)          0.193     2.512    deb_btnl/p_0_in
    SLICE_X33Y78         LUT6 (Prop_lut6_I0_O)        0.045     2.557 r  deb_btnl/clean_i_1__0/O
                         net (fo=1, routed)           0.000     2.557    deb_btnl/clean_i_1__0_n_0
    SLICE_X33Y78         FDRE                                         r  deb_btnl/clean_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_clk rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    video_clk_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  video_clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    video_clk_1/inst/clk_out1_video_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  video_clk_1/inst/clkout1_buf/O
                         net (fo=1212, routed)        0.830    -1.281    deb_btnl/clk_out1
    SLICE_X33Y78         FDRE                                         r  deb_btnl/clean_reg/C
                         clock pessimism              0.000    -1.281    
                         clock uncertainty            0.202    -1.079    
    SLICE_X33Y78         FDRE (Hold_fdre_C_D)         0.092    -0.987    deb_btnl/clean_reg
  -------------------------------------------------------------------
                         required time                          0.987    
                         arrival time                           2.557    
  -------------------------------------------------------------------
                         slack                                  3.543    

Slack (MET) :             3.546ns  (arrival time - required time)
  Source:                 reset_1/sr_reg[15]__0/C
                            (rising edge-triggered cell FDRE clocked by CLK_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deb_btnu/clean_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_video_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_clk rise@0.000ns - CLK_sys rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.209ns (51.659%)  route 0.196ns (48.341%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -3.436ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.281ns
    Source Clock Delay      (SCD):    2.155ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_sys rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100M (IN)
                         net (fo=0)                   0.000     0.000    CLK_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           1.905     2.155    reset_1/CLK_100M
    SLICE_X34Y78         FDRE                                         r  reset_1/sr_reg[15]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y78         FDRE (Prop_fdre_C_Q)         0.164     2.319 r  reset_1/sr_reg[15]__0/Q
                         net (fo=10, routed)          0.196     2.515    deb_btnu/p_0_in
    SLICE_X33Y78         LUT6 (Prop_lut6_I0_O)        0.045     2.560 r  deb_btnu/clean_i_1__2/O
                         net (fo=1, routed)           0.000     2.560    deb_btnu/clean_i_1__2_n_0
    SLICE_X33Y78         FDRE                                         r  deb_btnu/clean_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_clk rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    video_clk_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  video_clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    video_clk_1/inst/clk_out1_video_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  video_clk_1/inst/clkout1_buf/O
                         net (fo=1212, routed)        0.830    -1.281    deb_btnu/clk_out1
    SLICE_X33Y78         FDRE                                         r  deb_btnu/clean_reg/C
                         clock pessimism              0.000    -1.281    
                         clock uncertainty            0.202    -1.079    
    SLICE_X33Y78         FDRE (Hold_fdre_C_D)         0.092    -0.987    deb_btnu/clean_reg
  -------------------------------------------------------------------
                         required time                          0.987    
                         arrival time                           2.560    
  -------------------------------------------------------------------
                         slack                                  3.546    

Slack (MET) :             3.553ns  (arrival time - required time)
  Source:                 reset_1/sr_reg[15]__0/C
                            (rising edge-triggered cell FDRE clocked by CLK_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deb_btnc/clean_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_video_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_clk rise@0.000ns - CLK_sys rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.209ns (47.439%)  route 0.232ns (52.561%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -3.436ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.281ns
    Source Clock Delay      (SCD):    2.155ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_sys rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100M (IN)
                         net (fo=0)                   0.000     0.000    CLK_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           1.905     2.155    reset_1/CLK_100M
    SLICE_X34Y78         FDRE                                         r  reset_1/sr_reg[15]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y78         FDRE (Prop_fdre_C_Q)         0.164     2.319 r  reset_1/sr_reg[15]__0/Q
                         net (fo=10, routed)          0.232     2.551    deb_btnc/p_0_in
    SLICE_X34Y79         LUT6 (Prop_lut6_I0_O)        0.045     2.596 r  deb_btnc/clean_i_1/O
                         net (fo=1, routed)           0.000     2.596    deb_btnc/clean_i_1_n_0
    SLICE_X34Y79         FDRE                                         r  deb_btnc/clean_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_clk rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    video_clk_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  video_clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    video_clk_1/inst/clk_out1_video_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  video_clk_1/inst/clkout1_buf/O
                         net (fo=1212, routed)        0.830    -1.281    deb_btnc/clk_out1
    SLICE_X34Y79         FDRE                                         r  deb_btnc/clean_reg/C
                         clock pessimism              0.000    -1.281    
                         clock uncertainty            0.202    -1.079    
    SLICE_X34Y79         FDRE (Hold_fdre_C_D)         0.121    -0.958    deb_btnc/clean_reg
  -------------------------------------------------------------------
                         required time                          0.958    
                         arrival time                           2.596    
  -------------------------------------------------------------------
                         slack                                  3.553    

Slack (MET) :             3.567ns  (arrival time - required time)
  Source:                 reset_1/sr_reg[15]__0/C
                            (rising edge-triggered cell FDRE clocked by CLK_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deb_btnr/clean_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_video_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_clk rise@0.000ns - CLK_sys rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.209ns (49.334%)  route 0.215ns (50.666%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -3.437ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.282ns
    Source Clock Delay      (SCD):    2.155ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_sys rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100M (IN)
                         net (fo=0)                   0.000     0.000    CLK_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           1.905     2.155    reset_1/CLK_100M
    SLICE_X34Y78         FDRE                                         r  reset_1/sr_reg[15]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y78         FDRE (Prop_fdre_C_Q)         0.164     2.319 r  reset_1/sr_reg[15]__0/Q
                         net (fo=10, routed)          0.215     2.534    deb_btnr/p_0_in
    SLICE_X33Y77         LUT6 (Prop_lut6_I0_O)        0.045     2.579 r  deb_btnr/clean_i_1__1/O
                         net (fo=1, routed)           0.000     2.579    deb_btnr/clean_i_1__1_n_0
    SLICE_X33Y77         FDRE                                         r  deb_btnr/clean_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_clk rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    video_clk_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  video_clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    video_clk_1/inst/clk_out1_video_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  video_clk_1/inst/clkout1_buf/O
                         net (fo=1212, routed)        0.829    -1.282    deb_btnr/clk_out1
    SLICE_X33Y77         FDRE                                         r  deb_btnr/clean_reg/C
                         clock pessimism              0.000    -1.282    
                         clock uncertainty            0.202    -1.080    
    SLICE_X33Y77         FDRE (Hold_fdre_C_D)         0.092    -0.988    deb_btnr/clean_reg
  -------------------------------------------------------------------
                         required time                          0.988    
                         arrival time                           2.579    
  -------------------------------------------------------------------
                         slack                                  3.567    

Slack (MET) :             3.590ns  (arrival time - required time)
  Source:                 reset_1/sr_reg[15]__0/C
                            (rising edge-triggered cell FDRE clocked by CLK_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deb_btnd/clean_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_video_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_clk rise@0.000ns - CLK_sys rise@0.000ns)
  Data Path Delay:        0.448ns  (logic 0.209ns (46.691%)  route 0.239ns (53.309%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -3.436ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.281ns
    Source Clock Delay      (SCD):    2.155ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_sys rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100M (IN)
                         net (fo=0)                   0.000     0.000    CLK_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           1.905     2.155    reset_1/CLK_100M
    SLICE_X34Y78         FDRE                                         r  reset_1/sr_reg[15]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y78         FDRE (Prop_fdre_C_Q)         0.164     2.319 r  reset_1/sr_reg[15]__0/Q
                         net (fo=10, routed)          0.239     2.558    deb_btnd/p_0_in
    SLICE_X32Y78         LUT6 (Prop_lut6_I0_O)        0.045     2.603 r  deb_btnd/clean_i_1__3/O
                         net (fo=1, routed)           0.000     2.603    deb_btnd/clean_i_1__3_n_0
    SLICE_X32Y78         FDRE                                         r  deb_btnd/clean_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_clk rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    video_clk_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  video_clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    video_clk_1/inst/clk_out1_video_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  video_clk_1/inst/clkout1_buf/O
                         net (fo=1212, routed)        0.830    -1.281    deb_btnd/clk_out1
    SLICE_X32Y78         FDRE                                         r  deb_btnd/clean_reg/C
                         clock pessimism              0.000    -1.281    
                         clock uncertainty            0.202    -1.079    
    SLICE_X32Y78         FDRE (Hold_fdre_C_D)         0.092    -0.987    deb_btnd/clean_reg
  -------------------------------------------------------------------
                         required time                          0.987    
                         arrival time                           2.603    
  -------------------------------------------------------------------
                         slack                                  3.590    

Slack (MET) :             3.803ns  (arrival time - required time)
  Source:                 reset_1/sr_reg[15]__0/C
                            (rising edge-triggered cell FDRE clocked by CLK_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deb_btnr/new_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_video_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_clk rise@0.000ns - CLK_sys rise@0.000ns)
  Data Path Delay:        0.526ns  (logic 0.209ns (39.729%)  route 0.317ns (60.271%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -3.440ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.285ns
    Source Clock Delay      (SCD):    2.155ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_sys rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100M (IN)
                         net (fo=0)                   0.000     0.000    CLK_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           1.905     2.155    reset_1/CLK_100M
    SLICE_X34Y78         FDRE                                         r  reset_1/sr_reg[15]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y78         FDRE (Prop_fdre_C_Q)         0.164     2.319 f  reset_1/sr_reg[15]__0/Q
                         net (fo=10, routed)          0.183     2.502    reset_1/p_0_in
    SLICE_X34Y77         LUT4 (Prop_lut4_I0_O)        0.045     2.547 r  reset_1/new_i_1__2/O
                         net (fo=21, routed)          0.134     2.681    deb_btnr/sr_reg[15]__0
    SLICE_X35Y76         FDRE                                         r  deb_btnr/new_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_clk rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    video_clk_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  video_clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    video_clk_1/inst/clk_out1_video_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  video_clk_1/inst/clkout1_buf/O
                         net (fo=1212, routed)        0.826    -1.285    deb_btnr/clk_out1
    SLICE_X35Y76         FDRE                                         r  deb_btnr/new_reg/C
                         clock pessimism              0.000    -1.285    
                         clock uncertainty            0.202    -1.083    
    SLICE_X35Y76         FDRE (Hold_fdre_C_CE)       -0.039    -1.122    deb_btnr/new_reg
  -------------------------------------------------------------------
                         required time                          1.122    
                         arrival time                           2.681    
  -------------------------------------------------------------------
                         slack                                  3.803    

Slack (MET) :             3.808ns  (arrival time - required time)
  Source:                 reset_1/sr_reg[15]__0/C
                            (rising edge-triggered cell FDRE clocked by CLK_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deb_btnd/count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_video_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_clk rise@0.000ns - CLK_sys rise@0.000ns)
  Data Path Delay:        0.580ns  (logic 0.209ns (36.057%)  route 0.371ns (63.943%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -3.439ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.284ns
    Source Clock Delay      (SCD):    2.155ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_sys rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100M (IN)
                         net (fo=0)                   0.000     0.000    CLK_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           1.905     2.155    reset_1/CLK_100M
    SLICE_X34Y78         FDRE                                         r  reset_1/sr_reg[15]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y78         FDRE (Prop_fdre_C_Q)         0.164     2.319 f  reset_1/sr_reg[15]__0/Q
                         net (fo=10, routed)          0.218     2.537    reset_1/p_0_in
    SLICE_X39Y78         LUT4 (Prop_lut4_I0_O)        0.045     2.582 r  reset_1/new_i_1__0/O
                         net (fo=21, routed)          0.152     2.735    deb_btnd/sr_reg[15]__0
    SLICE_X38Y77         FDRE                                         r  deb_btnd/count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_clk rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    video_clk_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  video_clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    video_clk_1/inst/clk_out1_video_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  video_clk_1/inst/clkout1_buf/O
                         net (fo=1212, routed)        0.827    -1.284    deb_btnd/clk_out1
    SLICE_X38Y77         FDRE                                         r  deb_btnd/count_reg[0]/C
                         clock pessimism              0.000    -1.284    
                         clock uncertainty            0.202    -1.082    
    SLICE_X38Y77         FDRE (Hold_fdre_C_R)         0.009    -1.073    deb_btnd/count_reg[0]
  -------------------------------------------------------------------
                         required time                          1.073    
                         arrival time                           2.735    
  -------------------------------------------------------------------
                         slack                                  3.808    

Slack (MET) :             3.808ns  (arrival time - required time)
  Source:                 reset_1/sr_reg[15]__0/C
                            (rising edge-triggered cell FDRE clocked by CLK_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deb_btnd/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_video_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_clk rise@0.000ns - CLK_sys rise@0.000ns)
  Data Path Delay:        0.580ns  (logic 0.209ns (36.057%)  route 0.371ns (63.943%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -3.439ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.284ns
    Source Clock Delay      (SCD):    2.155ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_sys rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100M (IN)
                         net (fo=0)                   0.000     0.000    CLK_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           1.905     2.155    reset_1/CLK_100M
    SLICE_X34Y78         FDRE                                         r  reset_1/sr_reg[15]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y78         FDRE (Prop_fdre_C_Q)         0.164     2.319 f  reset_1/sr_reg[15]__0/Q
                         net (fo=10, routed)          0.218     2.537    reset_1/p_0_in
    SLICE_X39Y78         LUT4 (Prop_lut4_I0_O)        0.045     2.582 r  reset_1/new_i_1__0/O
                         net (fo=21, routed)          0.152     2.735    deb_btnd/sr_reg[15]__0
    SLICE_X38Y77         FDRE                                         r  deb_btnd/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_clk rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    video_clk_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  video_clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    video_clk_1/inst/clk_out1_video_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  video_clk_1/inst/clkout1_buf/O
                         net (fo=1212, routed)        0.827    -1.284    deb_btnd/clk_out1
    SLICE_X38Y77         FDRE                                         r  deb_btnd/count_reg[1]/C
                         clock pessimism              0.000    -1.284    
                         clock uncertainty            0.202    -1.082    
    SLICE_X38Y77         FDRE (Hold_fdre_C_R)         0.009    -1.073    deb_btnd/count_reg[1]
  -------------------------------------------------------------------
                         required time                          1.073    
                         arrival time                           2.735    
  -------------------------------------------------------------------
                         slack                                  3.808    

Slack (MET) :             3.808ns  (arrival time - required time)
  Source:                 reset_1/sr_reg[15]__0/C
                            (rising edge-triggered cell FDRE clocked by CLK_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deb_btnd/count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_video_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_clk rise@0.000ns - CLK_sys rise@0.000ns)
  Data Path Delay:        0.580ns  (logic 0.209ns (36.057%)  route 0.371ns (63.943%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -3.439ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.284ns
    Source Clock Delay      (SCD):    2.155ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_sys rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100M (IN)
                         net (fo=0)                   0.000     0.000    CLK_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           1.905     2.155    reset_1/CLK_100M
    SLICE_X34Y78         FDRE                                         r  reset_1/sr_reg[15]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y78         FDRE (Prop_fdre_C_Q)         0.164     2.319 f  reset_1/sr_reg[15]__0/Q
                         net (fo=10, routed)          0.218     2.537    reset_1/p_0_in
    SLICE_X39Y78         LUT4 (Prop_lut4_I0_O)        0.045     2.582 r  reset_1/new_i_1__0/O
                         net (fo=21, routed)          0.152     2.735    deb_btnd/sr_reg[15]__0
    SLICE_X38Y77         FDRE                                         r  deb_btnd/count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_clk rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    video_clk_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  video_clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    video_clk_1/inst/clk_out1_video_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  video_clk_1/inst/clkout1_buf/O
                         net (fo=1212, routed)        0.827    -1.284    deb_btnd/clk_out1
    SLICE_X38Y77         FDRE                                         r  deb_btnd/count_reg[2]/C
                         clock pessimism              0.000    -1.284    
                         clock uncertainty            0.202    -1.082    
    SLICE_X38Y77         FDRE (Hold_fdre_C_R)         0.009    -1.073    deb_btnd/count_reg[2]
  -------------------------------------------------------------------
                         required time                          1.073    
                         arrival time                           2.735    
  -------------------------------------------------------------------
                         slack                                  3.808    

Slack (MET) :             3.808ns  (arrival time - required time)
  Source:                 reset_1/sr_reg[15]__0/C
                            (rising edge-triggered cell FDRE clocked by CLK_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deb_btnd/count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_video_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_clk rise@0.000ns - CLK_sys rise@0.000ns)
  Data Path Delay:        0.580ns  (logic 0.209ns (36.057%)  route 0.371ns (63.943%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -3.439ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.284ns
    Source Clock Delay      (SCD):    2.155ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_sys rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100M (IN)
                         net (fo=0)                   0.000     0.000    CLK_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           1.905     2.155    reset_1/CLK_100M
    SLICE_X34Y78         FDRE                                         r  reset_1/sr_reg[15]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y78         FDRE (Prop_fdre_C_Q)         0.164     2.319 f  reset_1/sr_reg[15]__0/Q
                         net (fo=10, routed)          0.218     2.537    reset_1/p_0_in
    SLICE_X39Y78         LUT4 (Prop_lut4_I0_O)        0.045     2.582 r  reset_1/new_i_1__0/O
                         net (fo=21, routed)          0.152     2.735    deb_btnd/sr_reg[15]__0
    SLICE_X38Y77         FDRE                                         r  deb_btnd/count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_clk rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    video_clk_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  video_clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    video_clk_1/inst/clk_out1_video_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  video_clk_1/inst/clkout1_buf/O
                         net (fo=1212, routed)        0.827    -1.284    deb_btnd/clk_out1
    SLICE_X38Y77         FDRE                                         r  deb_btnd/count_reg[3]/C
                         clock pessimism              0.000    -1.284    
                         clock uncertainty            0.202    -1.082    
    SLICE_X38Y77         FDRE (Hold_fdre_C_R)         0.009    -1.073    deb_btnd/count_reg[3]
  -------------------------------------------------------------------
                         required time                          1.073    
                         arrival time                           2.735    
  -------------------------------------------------------------------
                         slack                                  3.808    





