{
  "Top": "top",
  "RtlTop": "top",
  "RtlPrefix": "",
  "RtlSubPrefix": "top_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynquplus",
    "Device": "xczu3eg",
    "Package": "-sbva484",
    "Speed": "-1-i",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "fmap": {
      "index": "0",
      "direction": "in",
      "srcType": "ap_int<128>*",
      "srcSize": "128",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_gmem0",
          "name": "",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "fmap_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "fmap_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "out": {
      "index": "1",
      "direction": "out",
      "srcType": "ap_int<128>*",
      "srcSize": "128",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_gmem1",
          "name": "",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "out_r_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "out_r_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "k0_1": {
      "index": "2",
      "direction": "in",
      "srcType": "ap_int<64>*",
      "srcSize": "64",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_gmem2",
          "name": "",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "k0_1_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "k0_1_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "k0_3": {
      "index": "3",
      "direction": "in",
      "srcType": "ap_int<64>*",
      "srcSize": "64",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_gmem3",
          "name": "",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "k0_3_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "k0_3_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "quant": {
      "index": "4",
      "direction": "in",
      "srcType": "ap_int<16>*",
      "srcSize": "16",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_gmem4",
          "name": "",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "quant_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "quant_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "offsets": {
      "index": "5",
      "direction": "in",
      "srcType": "ap_uint<8>*",
      "srcSize": "8",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_gmem5",
          "name": "",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "offsets_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "offsets_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "D": {
      "index": "6",
      "direction": "in",
      "srcType": "int",
      "srcSize": "32",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_control",
          "name": "D",
          "usage": "data",
          "direction": "in"
        }]
    },
    "IC": {
      "index": "7",
      "direction": "in",
      "srcType": "int",
      "srcSize": "32",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_control",
          "name": "IC",
          "usage": "data",
          "direction": "in"
        }]
    },
    "OC": {
      "index": "8",
      "direction": "in",
      "srcType": "int",
      "srcSize": "32",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_control",
          "name": "OC",
          "usage": "data",
          "direction": "in"
        }]
    },
    "batch": {
      "index": "9",
      "direction": "in",
      "srcType": "int",
      "srcSize": "32",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_control",
          "name": "batch",
          "usage": "data",
          "direction": "in"
        }]
    },
    "STRIDE_2": {
      "index": "10",
      "direction": "in",
      "srcType": "bool",
      "srcSize": "1",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_control",
          "name": "STRIDE_2",
          "usage": "data",
          "direction": "in"
        }]
    },
    "skip3": {
      "index": "11",
      "direction": "in",
      "srcType": "bool",
      "srcSize": "1",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_control",
          "name": "skip3",
          "usage": "data",
          "direction": "in"
        }]
    },
    "skip1": {
      "index": "12",
      "direction": "in",
      "srcType": "bool",
      "srcSize": "1",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_control",
          "name": "skip1",
          "usage": "data",
          "direction": "in"
        }]
    },
    "deform": {
      "index": "13",
      "direction": "in",
      "srcType": "bool",
      "srcSize": "1",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_control",
          "name": "deform",
          "usage": "data",
          "direction": "in"
        }]
    },
    "relu1": {
      "index": "14",
      "direction": "in",
      "srcType": "bool",
      "srcSize": "1",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_control",
          "name": "relu1",
          "usage": "data",
          "direction": "in"
        }]
    },
    "relu3": {
      "index": "15",
      "direction": "in",
      "srcType": "bool",
      "srcSize": "1",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_control",
          "name": "relu3",
          "usage": "data",
          "direction": "in"
        }]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "DirectiveTcl": ["set_directive_top top -name top"],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "top"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "3",
    "Uncertainty": "0.81",
    "IsCombinational": "0",
    "II": "x",
    "Latency": "undef"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 3.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "top",
    "Version": "1.0",
    "DisplayName": "Top",
    "Revision": "",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_top_1_0.zip"
  },
  "Files": {
    "CSource": ["..\/..\/deform.cpp"],
    "Vhdl": [
      "impl\/vhdl\/top_am_addmul_16ns_5ns_16ns_33_4_1.vhd",
      "impl\/vhdl\/top_Block_split77_proc.vhd",
      "impl\/vhdl\/top_Block_split7793_proc.vhd",
      "impl\/vhdl\/top_Block_split7796_proc.vhd",
      "impl\/vhdl\/top_Block_Z7wrapperP6ap_intILi128EES1_PS_ILi64EES3_PS_ILi16EEP7ap_uintILi8EEiiiibbbbbb_exit89_proc.vhd",
      "impl\/vhdl\/top_Block_Z7wrapperP6ap_intILi128EES1_PS_ILi64EES3_PS_ILi16EEP7ap_uintILi8EEiiiibbbbbb_exit_proc.vhd",
      "impl\/vhdl\/top_Block_Z12conv1x1_packILi16ELi16ELi512ELi1024ELi512ELi8ELi24ELi4ELi16ELi16EEvRN3hls6streamI6ap_intIXmlT4_T_EELi0EEERNS1_IS2_IXmlT4_T0_EELi0EEEPS2_IXmlT6_T_EEPS2_IXT7_EEPS2_IXT8_EE7ap_uintILi16EESG_SG_ibb_exit_i_proc.vhd",
      "impl\/vhdl\/top_control_s_axi.vhd",
      "impl\/vhdl\/top_conv1x1_v4_512_512_1024_16_16_24_8_4_s.vhd",
      "impl\/vhdl\/top_conv1x1_v4_512_512_1024_16_16_24_8_4_s_in_value_V.vhd",
      "impl\/vhdl\/top_conv_3x3_linebuffer_512_1024_1024_16_8_1024_ap_int_128_MultiChanData_9u_128u_bkb.vhd",
      "impl\/vhdl\/top_conv_3x3_linebuffer_512_1024_1024_16_8_1024_ap_int_128_MultiChanData_9u_128u_s.vhd",
      "impl\/vhdl\/top_dw_deform_M_512_1024_16_24_8_4_1_s.vhd",
      "impl\/vhdl\/top_fifo_w1_d2_S.vhd",
      "impl\/vhdl\/top_fifo_w1_d3_S.vhd",
      "impl\/vhdl\/top_fifo_w1_d4_S.vhd",
      "impl\/vhdl\/top_fifo_w1_d6_S.vhd",
      "impl\/vhdl\/top_fifo_w1_d7_S.vhd",
      "impl\/vhdl\/top_fifo_w1_d9_S.vhd",
      "impl\/vhdl\/top_fifo_w8_d2_S.vhd",
      "impl\/vhdl\/top_fifo_w12_d2_S.vhd",
      "impl\/vhdl\/top_fifo_w12_d3_S.vhd",
      "impl\/vhdl\/top_fifo_w16_d2_S.vhd",
      "impl\/vhdl\/top_fifo_w16_d4_S.vhd",
      "impl\/vhdl\/top_fifo_w16_d6_S.vhd",
      "impl\/vhdl\/top_fifo_w24_d2_S.vhd",
      "impl\/vhdl\/top_fifo_w29_d2_S.vhd",
      "impl\/vhdl\/top_fifo_w29_d8_S.vhd",
      "impl\/vhdl\/top_fifo_w32_d2_S.vhd",
      "impl\/vhdl\/top_fifo_w32_d3_S.vhd",
      "impl\/vhdl\/top_fifo_w32_d6_S.vhd",
      "impl\/vhdl\/top_fifo_w32_d7_S.vhd",
      "impl\/vhdl\/top_fifo_w64_d2_S.vhd",
      "impl\/vhdl\/top_fifo_w64_d3_S.vhd",
      "impl\/vhdl\/top_fifo_w64_d10_S.vhd",
      "impl\/vhdl\/top_fifo_w128_d2_S.vhd",
      "impl\/vhdl\/top_fifo_w256_d2_S.vhd",
      "impl\/vhdl\/top_fifo_w512_d2_S.vhd",
      "impl\/vhdl\/top_fifo_w576_d2_S.vhd",
      "impl\/vhdl\/top_fifo_w1024_d2_S.vhd",
      "impl\/vhdl\/top_fifo_w1152_d2_S.vhd",
      "impl\/vhdl\/top_gmem0_m_axi.vhd",
      "impl\/vhdl\/top_gmem1_m_axi.vhd",
      "impl\/vhdl\/top_gmem2_m_axi.vhd",
      "impl\/vhdl\/top_gmem3_m_axi.vhd",
      "impl\/vhdl\/top_gmem4_m_axi.vhd",
      "impl\/vhdl\/top_gmem5_m_axi.vhd",
      "impl\/vhdl\/top_k1_buffer_V_0.vhd",
      "impl\/vhdl\/top_k1_buffer_V_0_memcore.vhd",
      "impl\/vhdl\/top_k3_buffer_V_0.vhd",
      "impl\/vhdl\/top_k3_buffer_V_0_memcore.vhd",
      "impl\/vhdl\/top_Loop_VITIS_LOOP_38_1_proc.vhd",
      "impl\/vhdl\/top_Loop_VITIS_LOOP_88_1_proc.vhd",
      "impl\/vhdl\/top_M2S_16_8_8_ap_int_128_ap_int_128_s.vhd",
      "impl\/vhdl\/top_M2S_addr_ap_uint_8_ap_uint_8_s.vhd",
      "impl\/vhdl\/top_M2S_repeat_16_16_ap_int_16_ap_int_256_21.vhd",
      "impl\/vhdl\/top_M2S_repeat_16_16_ap_int_16_ap_int_256_22.vhd",
      "impl\/vhdl\/top_M2S_repeat_16_16_ap_int_16_ap_int_256_24.vhd",
      "impl\/vhdl\/top_M2S_repeat_16_16_ap_int_16_ap_int_256_s.vhd",
      "impl\/vhdl\/top_M2S_repeat_merge_1x1_v2_4_16_16_ap_int_64_MultiChanData_16u_64u_s.vhd",
      "impl\/vhdl\/top_M2S_repeat_merge_3x3_4_1_16_ap_int_64_MultiChanData_9u_64u_s.vhd",
      "impl\/vhdl\/top_mac_muladd_8s_4s_12s_13_4_1.vhd",
      "impl\/vhdl\/top_mac_muladd_8s_4s_13s_13_4_1.vhd",
      "impl\/vhdl\/top_mac_muladd_8s_4s_13s_14_4_1.vhd",
      "impl\/vhdl\/top_mac_muladd_24s_16s_17ns_40_4_1.vhd",
      "impl\/vhdl\/top_mul_8s_4s_12_1_1.vhd",
      "impl\/vhdl\/top_mul_10s_10s_10_1_1.vhd",
      "impl\/vhdl\/top_mul_32ns_12ns_44_5_1.vhd",
      "impl\/vhdl\/top_mul_32ns_24ns_56_5_1.vhd",
      "impl\/vhdl\/top_mul_32ns_32ns_64_5_1.vhd",
      "impl\/vhdl\/top_mul_32ns_33ns_65_5_1.vhd",
      "impl\/vhdl\/top_mul_32s_32s_32_5_1.vhd",
      "impl\/vhdl\/top_mul_mul_16ns_16ns_32_4_1.vhd",
      "impl\/vhdl\/top_mul_mul_16ns_18ns_33_4_1.vhd",
      "impl\/vhdl\/top_mux_154_128_1_1.vhd",
      "impl\/vhdl\/top_mux_864_16_1_1.vhd",
      "impl\/vhdl\/top_mux_964_64_1_1.vhd",
      "impl\/vhdl\/top_mux_1664_64_1_1.vhd",
      "impl\/vhdl\/top_PackReadBuffer_ap_int_16_s.vhd",
      "impl\/vhdl\/top_quantize_mul_shift_24_8_16_16_16_16_23.vhd",
      "impl\/vhdl\/top_quantize_mul_shift_24_8_16_16_16_16_s.vhd",
      "impl\/vhdl\/top_S2M_16_8_8_ap_int_128_ap_int_128_s.vhd",
      "impl\/vhdl\/top_scale_buffer3_V_0.vhd",
      "impl\/vhdl\/top_scale_buffer3_V_0_memcore.vhd",
      "impl\/vhdl\/top_srem_17ns_3ns_2_21_seq_1.vhd",
      "impl\/vhdl\/top_start_for_Block_split77_proc_U0.vhd",
      "impl\/vhdl\/top_start_for_Block_split7793_proc_U0.vhd",
      "impl\/vhdl\/top_start_for_Block_split7796_proc_U0.vhd",
      "impl\/vhdl\/top_start_for_Block_Z7wrapperP6ap_intILi128EES1_PS_ILi64EES3_PS_ILi16EEP7ap_uintIqcK.vhd",
      "impl\/vhdl\/top_start_for_Block_Z7wrapperP6ap_intILi128EES1_PS_ILi64EES3_PS_ILi16EEP7ap_uintIsc4.vhd",
      "impl\/vhdl\/top_start_for_Block_Z12conv1x1_packILi16ELi16ELi512ELi1024ELi512ELi8ELi24ELi4ELi1tde.vhd",
      "impl\/vhdl\/top_start_for_conv1x1_v4_512_512_1024_16_16_24_8_4_U0.vhd",
      "impl\/vhdl\/top_start_for_conv_3x3_linebuffer_512_1024_1024_16_8_1024_ap_int_128_MultiChanDatrcU.vhd",
      "impl\/vhdl\/top_start_for_dw_deform_M_512_1024_16_24_8_4_1_U0.vhd",
      "impl\/vhdl\/top_start_for_quantize_mul_shift_24_8_16_16_16_16_23_U0.vhd",
      "impl\/vhdl\/top_start_for_quantize_mul_shift_24_8_16_16_16_16_U0.vhd",
      "impl\/vhdl\/top_start_for_S2M_16_8_8_ap_int_128_ap_int_128_U0.vhd",
      "impl\/vhdl\/top_top_entry39.vhd",
      "impl\/vhdl\/top_urem_16ns_5ns_16_20_1.vhd",
      "impl\/vhdl\/top_urem_32s_5ns_4_36_seq_1.vhd",
      "impl\/vhdl\/top.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/top_am_addmul_16ns_5ns_16ns_33_4_1.v",
      "impl\/verilog\/top_Block_split77_proc.v",
      "impl\/verilog\/top_Block_split7793_proc.v",
      "impl\/verilog\/top_Block_split7796_proc.v",
      "impl\/verilog\/top_Block_Z7wrapperP6ap_intILi128EES1_PS_ILi64EES3_PS_ILi16EEP7ap_uintILi8EEiiiibbbbbb_exit89_proc.v",
      "impl\/verilog\/top_Block_Z7wrapperP6ap_intILi128EES1_PS_ILi64EES3_PS_ILi16EEP7ap_uintILi8EEiiiibbbbbb_exit_proc.v",
      "impl\/verilog\/top_Block_Z12conv1x1_packILi16ELi16ELi512ELi1024ELi512ELi8ELi24ELi4ELi16ELi16EEvRN3hls6streamI6ap_intIXmlT4_T_EELi0EEERNS1_IS2_IXmlT4_T0_EELi0EEEPS2_IXmlT6_T_EEPS2_IXT7_EEPS2_IXT8_EE7ap_uintILi16EESG_SG_ibb_exit_i_proc.v",
      "impl\/verilog\/top_control_s_axi.v",
      "impl\/verilog\/top_conv1x1_v4_512_512_1024_16_16_24_8_4_s.v",
      "impl\/verilog\/top_conv1x1_v4_512_512_1024_16_16_24_8_4_s_in_value_V.v",
      "impl\/verilog\/top_conv_3x3_linebuffer_512_1024_1024_16_8_1024_ap_int_128_MultiChanData_9u_128u_bkb.v",
      "impl\/verilog\/top_conv_3x3_linebuffer_512_1024_1024_16_8_1024_ap_int_128_MultiChanData_9u_128u_s.v",
      "impl\/verilog\/top_dw_deform_M_512_1024_16_24_8_4_1_s.v",
      "impl\/verilog\/top_fifo_w1_d2_S.v",
      "impl\/verilog\/top_fifo_w1_d3_S.v",
      "impl\/verilog\/top_fifo_w1_d4_S.v",
      "impl\/verilog\/top_fifo_w1_d6_S.v",
      "impl\/verilog\/top_fifo_w1_d7_S.v",
      "impl\/verilog\/top_fifo_w1_d9_S.v",
      "impl\/verilog\/top_fifo_w8_d2_S.v",
      "impl\/verilog\/top_fifo_w12_d2_S.v",
      "impl\/verilog\/top_fifo_w12_d3_S.v",
      "impl\/verilog\/top_fifo_w16_d2_S.v",
      "impl\/verilog\/top_fifo_w16_d4_S.v",
      "impl\/verilog\/top_fifo_w16_d6_S.v",
      "impl\/verilog\/top_fifo_w24_d2_S.v",
      "impl\/verilog\/top_fifo_w29_d2_S.v",
      "impl\/verilog\/top_fifo_w29_d8_S.v",
      "impl\/verilog\/top_fifo_w32_d2_S.v",
      "impl\/verilog\/top_fifo_w32_d3_S.v",
      "impl\/verilog\/top_fifo_w32_d6_S.v",
      "impl\/verilog\/top_fifo_w32_d7_S.v",
      "impl\/verilog\/top_fifo_w64_d2_S.v",
      "impl\/verilog\/top_fifo_w64_d3_S.v",
      "impl\/verilog\/top_fifo_w64_d10_S.v",
      "impl\/verilog\/top_fifo_w128_d2_S.v",
      "impl\/verilog\/top_fifo_w256_d2_S.v",
      "impl\/verilog\/top_fifo_w512_d2_S.v",
      "impl\/verilog\/top_fifo_w576_d2_S.v",
      "impl\/verilog\/top_fifo_w1024_d2_S.v",
      "impl\/verilog\/top_fifo_w1152_d2_S.v",
      "impl\/verilog\/top_gmem0_m_axi.v",
      "impl\/verilog\/top_gmem1_m_axi.v",
      "impl\/verilog\/top_gmem2_m_axi.v",
      "impl\/verilog\/top_gmem3_m_axi.v",
      "impl\/verilog\/top_gmem4_m_axi.v",
      "impl\/verilog\/top_gmem5_m_axi.v",
      "impl\/verilog\/top_k1_buffer_V_0.v",
      "impl\/verilog\/top_k1_buffer_V_0_memcore.v",
      "impl\/verilog\/top_k3_buffer_V_0.v",
      "impl\/verilog\/top_k3_buffer_V_0_memcore.v",
      "impl\/verilog\/top_Loop_VITIS_LOOP_38_1_proc.v",
      "impl\/verilog\/top_Loop_VITIS_LOOP_88_1_proc.v",
      "impl\/verilog\/top_M2S_16_8_8_ap_int_128_ap_int_128_s.v",
      "impl\/verilog\/top_M2S_addr_ap_uint_8_ap_uint_8_s.v",
      "impl\/verilog\/top_M2S_repeat_16_16_ap_int_16_ap_int_256_21.v",
      "impl\/verilog\/top_M2S_repeat_16_16_ap_int_16_ap_int_256_22.v",
      "impl\/verilog\/top_M2S_repeat_16_16_ap_int_16_ap_int_256_24.v",
      "impl\/verilog\/top_M2S_repeat_16_16_ap_int_16_ap_int_256_s.v",
      "impl\/verilog\/top_M2S_repeat_merge_1x1_v2_4_16_16_ap_int_64_MultiChanData_16u_64u_s.v",
      "impl\/verilog\/top_M2S_repeat_merge_3x3_4_1_16_ap_int_64_MultiChanData_9u_64u_s.v",
      "impl\/verilog\/top_mac_muladd_8s_4s_12s_13_4_1.v",
      "impl\/verilog\/top_mac_muladd_8s_4s_13s_13_4_1.v",
      "impl\/verilog\/top_mac_muladd_8s_4s_13s_14_4_1.v",
      "impl\/verilog\/top_mac_muladd_24s_16s_17ns_40_4_1.v",
      "impl\/verilog\/top_mul_8s_4s_12_1_1.v",
      "impl\/verilog\/top_mul_10s_10s_10_1_1.v",
      "impl\/verilog\/top_mul_32ns_12ns_44_5_1.v",
      "impl\/verilog\/top_mul_32ns_24ns_56_5_1.v",
      "impl\/verilog\/top_mul_32ns_32ns_64_5_1.v",
      "impl\/verilog\/top_mul_32ns_33ns_65_5_1.v",
      "impl\/verilog\/top_mul_32s_32s_32_5_1.v",
      "impl\/verilog\/top_mul_mul_16ns_16ns_32_4_1.v",
      "impl\/verilog\/top_mul_mul_16ns_18ns_33_4_1.v",
      "impl\/verilog\/top_mux_154_128_1_1.v",
      "impl\/verilog\/top_mux_864_16_1_1.v",
      "impl\/verilog\/top_mux_964_64_1_1.v",
      "impl\/verilog\/top_mux_1664_64_1_1.v",
      "impl\/verilog\/top_PackReadBuffer_ap_int_16_s.v",
      "impl\/verilog\/top_quantize_mul_shift_24_8_16_16_16_16_23.v",
      "impl\/verilog\/top_quantize_mul_shift_24_8_16_16_16_16_s.v",
      "impl\/verilog\/top_S2M_16_8_8_ap_int_128_ap_int_128_s.v",
      "impl\/verilog\/top_scale_buffer3_V_0.v",
      "impl\/verilog\/top_scale_buffer3_V_0_memcore.v",
      "impl\/verilog\/top_srem_17ns_3ns_2_21_seq_1.v",
      "impl\/verilog\/top_start_for_Block_split77_proc_U0.v",
      "impl\/verilog\/top_start_for_Block_split7793_proc_U0.v",
      "impl\/verilog\/top_start_for_Block_split7796_proc_U0.v",
      "impl\/verilog\/top_start_for_Block_Z7wrapperP6ap_intILi128EES1_PS_ILi64EES3_PS_ILi16EEP7ap_uintIqcK.v",
      "impl\/verilog\/top_start_for_Block_Z7wrapperP6ap_intILi128EES1_PS_ILi64EES3_PS_ILi16EEP7ap_uintIsc4.v",
      "impl\/verilog\/top_start_for_Block_Z12conv1x1_packILi16ELi16ELi512ELi1024ELi512ELi8ELi24ELi4ELi1tde.v",
      "impl\/verilog\/top_start_for_conv1x1_v4_512_512_1024_16_16_24_8_4_U0.v",
      "impl\/verilog\/top_start_for_conv_3x3_linebuffer_512_1024_1024_16_8_1024_ap_int_128_MultiChanDatrcU.v",
      "impl\/verilog\/top_start_for_dw_deform_M_512_1024_16_24_8_4_1_U0.v",
      "impl\/verilog\/top_start_for_quantize_mul_shift_24_8_16_16_16_16_23_U0.v",
      "impl\/verilog\/top_start_for_quantize_mul_shift_24_8_16_16_16_16_U0.v",
      "impl\/verilog\/top_start_for_S2M_16_8_8_ap_int_128_ap_int_128_U0.v",
      "impl\/verilog\/top_top_entry39.v",
      "impl\/verilog\/top_urem_16ns_5ns_16_20_1.v",
      "impl\/verilog\/top_urem_32s_5ns_4_36_seq_1.v",
      "impl\/verilog\/top.v"
    ],
    "SwDriver": [
      "impl\/misc\/drivers\/top_v1_0\/data\/top.mdd",
      "impl\/misc\/drivers\/top_v1_0\/data\/top.tcl",
      "impl\/misc\/drivers\/top_v1_0\/src\/Makefile",
      "impl\/misc\/drivers\/top_v1_0\/src\/xtop.c",
      "impl\/misc\/drivers\/top_v1_0\/src\/xtop.h",
      "impl\/misc\/drivers\/top_v1_0\/src\/xtop_hw.h",
      "impl\/misc\/drivers\/top_v1_0\/src\/xtop_linux.c",
      "impl\/misc\/drivers\/top_v1_0\/src\/xtop_sinit.c"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "DesignXml": ".autopilot\/db\/top.design.xml",
    "DebugDir": ".debug",
    "ProtoInst": ["\/home\/bill\/workspace\/CoDeNet\/CoDeNet_hls\/batch\/solution1\/.debug\/top.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": []
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {
        "ASSOCIATED_BUSIF": "s_axi_control:m_axi_gmem0:m_axi_gmem1:m_axi_gmem2:m_axi_gmem3:m_axi_gmem4:m_axi_gmem5",
        "ASSOCIATED_RESET": "ap_rst_n"
      },
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst_n": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_LOW"},
      "portMap": {"ap_rst_n": "RST"},
      "ports": ["ap_rst_n"]
    },
    "interrupt": {
      "type": "interrupt",
      "busTypeName": "interrupt",
      "mode": "master",
      "dataWidth": "1",
      "busParams": {"SENSITIVITY": "LEVEL_HIGH"},
      "portMap": {"interrupt": "INTERRUPT"},
      "ports": ["interrupt"]
    },
    "m_axi_gmem0": {
      "type": "axi4full",
      "busTypeName": "aximm",
      "mode": "master",
      "dataWidth": "128",
      "addrWidth": "64",
      "portPrefix": "m_axi_gmem0_",
      "paramPrefix": "C_M_AXI_GMEM0_",
      "offsetSlaveName": "s_axi_control",
      "preferredUsageValue": "MEMORY",
      "busParams": {
        "NUM_READ_OUTSTANDING": "16",
        "NUM_WRITE_OUTSTANDING": "16",
        "MAX_READ_BURST_LENGTH": "16",
        "MAX_WRITE_BURST_LENGTH": "16",
        "MAX_BURST_LENGTH": "256",
        "PROTOCOL": "AXI4",
        "READ_WRITE_MODE": "READ_WRITE",
        "HAS_BURST": "0",
        "SUPPORTS_NARROW_BURST": "0"
      },
      "ports": [
        "m_axi_gmem0_ARADDR",
        "m_axi_gmem0_ARBURST",
        "m_axi_gmem0_ARCACHE",
        "m_axi_gmem0_ARID",
        "m_axi_gmem0_ARLEN",
        "m_axi_gmem0_ARLOCK",
        "m_axi_gmem0_ARPROT",
        "m_axi_gmem0_ARQOS",
        "m_axi_gmem0_ARREADY",
        "m_axi_gmem0_ARREGION",
        "m_axi_gmem0_ARSIZE",
        "m_axi_gmem0_ARUSER",
        "m_axi_gmem0_ARVALID",
        "m_axi_gmem0_AWADDR",
        "m_axi_gmem0_AWBURST",
        "m_axi_gmem0_AWCACHE",
        "m_axi_gmem0_AWID",
        "m_axi_gmem0_AWLEN",
        "m_axi_gmem0_AWLOCK",
        "m_axi_gmem0_AWPROT",
        "m_axi_gmem0_AWQOS",
        "m_axi_gmem0_AWREADY",
        "m_axi_gmem0_AWREGION",
        "m_axi_gmem0_AWSIZE",
        "m_axi_gmem0_AWUSER",
        "m_axi_gmem0_AWVALID",
        "m_axi_gmem0_BID",
        "m_axi_gmem0_BREADY",
        "m_axi_gmem0_BRESP",
        "m_axi_gmem0_BUSER",
        "m_axi_gmem0_BVALID",
        "m_axi_gmem0_RDATA",
        "m_axi_gmem0_RID",
        "m_axi_gmem0_RLAST",
        "m_axi_gmem0_RREADY",
        "m_axi_gmem0_RRESP",
        "m_axi_gmem0_RUSER",
        "m_axi_gmem0_RVALID",
        "m_axi_gmem0_WDATA",
        "m_axi_gmem0_WID",
        "m_axi_gmem0_WLAST",
        "m_axi_gmem0_WREADY",
        "m_axi_gmem0_WSTRB",
        "m_axi_gmem0_WUSER",
        "m_axi_gmem0_WVALID"
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "0",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "0",
          "argName": "fmap"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "128",
          "final_bitwidth": "128",
          "argName": "fmap"
        }
      ]
    },
    "m_axi_gmem1": {
      "type": "axi4full",
      "busTypeName": "aximm",
      "mode": "master",
      "dataWidth": "128",
      "addrWidth": "64",
      "portPrefix": "m_axi_gmem1_",
      "paramPrefix": "C_M_AXI_GMEM1_",
      "offsetSlaveName": "s_axi_control",
      "preferredUsageValue": "MEMORY",
      "busParams": {
        "NUM_READ_OUTSTANDING": "16",
        "NUM_WRITE_OUTSTANDING": "16",
        "MAX_READ_BURST_LENGTH": "16",
        "MAX_WRITE_BURST_LENGTH": "16",
        "MAX_BURST_LENGTH": "256",
        "PROTOCOL": "AXI4",
        "READ_WRITE_MODE": "READ_WRITE",
        "HAS_BURST": "0",
        "SUPPORTS_NARROW_BURST": "0"
      },
      "ports": [
        "m_axi_gmem1_ARADDR",
        "m_axi_gmem1_ARBURST",
        "m_axi_gmem1_ARCACHE",
        "m_axi_gmem1_ARID",
        "m_axi_gmem1_ARLEN",
        "m_axi_gmem1_ARLOCK",
        "m_axi_gmem1_ARPROT",
        "m_axi_gmem1_ARQOS",
        "m_axi_gmem1_ARREADY",
        "m_axi_gmem1_ARREGION",
        "m_axi_gmem1_ARSIZE",
        "m_axi_gmem1_ARUSER",
        "m_axi_gmem1_ARVALID",
        "m_axi_gmem1_AWADDR",
        "m_axi_gmem1_AWBURST",
        "m_axi_gmem1_AWCACHE",
        "m_axi_gmem1_AWID",
        "m_axi_gmem1_AWLEN",
        "m_axi_gmem1_AWLOCK",
        "m_axi_gmem1_AWPROT",
        "m_axi_gmem1_AWQOS",
        "m_axi_gmem1_AWREADY",
        "m_axi_gmem1_AWREGION",
        "m_axi_gmem1_AWSIZE",
        "m_axi_gmem1_AWUSER",
        "m_axi_gmem1_AWVALID",
        "m_axi_gmem1_BID",
        "m_axi_gmem1_BREADY",
        "m_axi_gmem1_BRESP",
        "m_axi_gmem1_BUSER",
        "m_axi_gmem1_BVALID",
        "m_axi_gmem1_RDATA",
        "m_axi_gmem1_RID",
        "m_axi_gmem1_RLAST",
        "m_axi_gmem1_RREADY",
        "m_axi_gmem1_RRESP",
        "m_axi_gmem1_RUSER",
        "m_axi_gmem1_RVALID",
        "m_axi_gmem1_WDATA",
        "m_axi_gmem1_WID",
        "m_axi_gmem1_WLAST",
        "m_axi_gmem1_WREADY",
        "m_axi_gmem1_WSTRB",
        "m_axi_gmem1_WUSER",
        "m_axi_gmem1_WVALID"
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "0",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "0",
          "argName": "out"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "128",
          "final_bitwidth": "128",
          "argName": "out"
        }
      ]
    },
    "m_axi_gmem2": {
      "type": "axi4full",
      "busTypeName": "aximm",
      "mode": "master",
      "dataWidth": "64",
      "addrWidth": "64",
      "portPrefix": "m_axi_gmem2_",
      "paramPrefix": "C_M_AXI_GMEM2_",
      "offsetSlaveName": "s_axi_control",
      "preferredUsageValue": "MEMORY",
      "busParams": {
        "NUM_READ_OUTSTANDING": "16",
        "NUM_WRITE_OUTSTANDING": "16",
        "MAX_READ_BURST_LENGTH": "16",
        "MAX_WRITE_BURST_LENGTH": "16",
        "MAX_BURST_LENGTH": "256",
        "PROTOCOL": "AXI4",
        "READ_WRITE_MODE": "READ_WRITE",
        "HAS_BURST": "0",
        "SUPPORTS_NARROW_BURST": "0"
      },
      "ports": [
        "m_axi_gmem2_ARADDR",
        "m_axi_gmem2_ARBURST",
        "m_axi_gmem2_ARCACHE",
        "m_axi_gmem2_ARID",
        "m_axi_gmem2_ARLEN",
        "m_axi_gmem2_ARLOCK",
        "m_axi_gmem2_ARPROT",
        "m_axi_gmem2_ARQOS",
        "m_axi_gmem2_ARREADY",
        "m_axi_gmem2_ARREGION",
        "m_axi_gmem2_ARSIZE",
        "m_axi_gmem2_ARUSER",
        "m_axi_gmem2_ARVALID",
        "m_axi_gmem2_AWADDR",
        "m_axi_gmem2_AWBURST",
        "m_axi_gmem2_AWCACHE",
        "m_axi_gmem2_AWID",
        "m_axi_gmem2_AWLEN",
        "m_axi_gmem2_AWLOCK",
        "m_axi_gmem2_AWPROT",
        "m_axi_gmem2_AWQOS",
        "m_axi_gmem2_AWREADY",
        "m_axi_gmem2_AWREGION",
        "m_axi_gmem2_AWSIZE",
        "m_axi_gmem2_AWUSER",
        "m_axi_gmem2_AWVALID",
        "m_axi_gmem2_BID",
        "m_axi_gmem2_BREADY",
        "m_axi_gmem2_BRESP",
        "m_axi_gmem2_BUSER",
        "m_axi_gmem2_BVALID",
        "m_axi_gmem2_RDATA",
        "m_axi_gmem2_RID",
        "m_axi_gmem2_RLAST",
        "m_axi_gmem2_RREADY",
        "m_axi_gmem2_RRESP",
        "m_axi_gmem2_RUSER",
        "m_axi_gmem2_RVALID",
        "m_axi_gmem2_WDATA",
        "m_axi_gmem2_WID",
        "m_axi_gmem2_WLAST",
        "m_axi_gmem2_WREADY",
        "m_axi_gmem2_WSTRB",
        "m_axi_gmem2_WUSER",
        "m_axi_gmem2_WVALID"
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "0",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "0",
          "argName": "k0_1"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "64",
          "final_bitwidth": "64",
          "argName": "k0_1"
        }
      ]
    },
    "m_axi_gmem3": {
      "type": "axi4full",
      "busTypeName": "aximm",
      "mode": "master",
      "dataWidth": "64",
      "addrWidth": "64",
      "portPrefix": "m_axi_gmem3_",
      "paramPrefix": "C_M_AXI_GMEM3_",
      "offsetSlaveName": "s_axi_control",
      "preferredUsageValue": "MEMORY",
      "busParams": {
        "NUM_READ_OUTSTANDING": "16",
        "NUM_WRITE_OUTSTANDING": "16",
        "MAX_READ_BURST_LENGTH": "16",
        "MAX_WRITE_BURST_LENGTH": "16",
        "MAX_BURST_LENGTH": "256",
        "PROTOCOL": "AXI4",
        "READ_WRITE_MODE": "READ_WRITE",
        "HAS_BURST": "0",
        "SUPPORTS_NARROW_BURST": "0"
      },
      "ports": [
        "m_axi_gmem3_ARADDR",
        "m_axi_gmem3_ARBURST",
        "m_axi_gmem3_ARCACHE",
        "m_axi_gmem3_ARID",
        "m_axi_gmem3_ARLEN",
        "m_axi_gmem3_ARLOCK",
        "m_axi_gmem3_ARPROT",
        "m_axi_gmem3_ARQOS",
        "m_axi_gmem3_ARREADY",
        "m_axi_gmem3_ARREGION",
        "m_axi_gmem3_ARSIZE",
        "m_axi_gmem3_ARUSER",
        "m_axi_gmem3_ARVALID",
        "m_axi_gmem3_AWADDR",
        "m_axi_gmem3_AWBURST",
        "m_axi_gmem3_AWCACHE",
        "m_axi_gmem3_AWID",
        "m_axi_gmem3_AWLEN",
        "m_axi_gmem3_AWLOCK",
        "m_axi_gmem3_AWPROT",
        "m_axi_gmem3_AWQOS",
        "m_axi_gmem3_AWREADY",
        "m_axi_gmem3_AWREGION",
        "m_axi_gmem3_AWSIZE",
        "m_axi_gmem3_AWUSER",
        "m_axi_gmem3_AWVALID",
        "m_axi_gmem3_BID",
        "m_axi_gmem3_BREADY",
        "m_axi_gmem3_BRESP",
        "m_axi_gmem3_BUSER",
        "m_axi_gmem3_BVALID",
        "m_axi_gmem3_RDATA",
        "m_axi_gmem3_RID",
        "m_axi_gmem3_RLAST",
        "m_axi_gmem3_RREADY",
        "m_axi_gmem3_RRESP",
        "m_axi_gmem3_RUSER",
        "m_axi_gmem3_RVALID",
        "m_axi_gmem3_WDATA",
        "m_axi_gmem3_WID",
        "m_axi_gmem3_WLAST",
        "m_axi_gmem3_WREADY",
        "m_axi_gmem3_WSTRB",
        "m_axi_gmem3_WUSER",
        "m_axi_gmem3_WVALID"
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "0",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "0",
          "argName": "k0_3"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "64",
          "final_bitwidth": "64",
          "argName": "k0_3"
        }
      ]
    },
    "m_axi_gmem4": {
      "type": "axi4full",
      "busTypeName": "aximm",
      "mode": "master",
      "dataWidth": "32",
      "addrWidth": "64",
      "portPrefix": "m_axi_gmem4_",
      "paramPrefix": "C_M_AXI_GMEM4_",
      "offsetSlaveName": "s_axi_control",
      "preferredUsageValue": "MEMORY",
      "busParams": {
        "NUM_READ_OUTSTANDING": "16",
        "NUM_WRITE_OUTSTANDING": "16",
        "MAX_READ_BURST_LENGTH": "16",
        "MAX_WRITE_BURST_LENGTH": "16",
        "MAX_BURST_LENGTH": "256",
        "PROTOCOL": "AXI4",
        "READ_WRITE_MODE": "READ_WRITE",
        "HAS_BURST": "0",
        "SUPPORTS_NARROW_BURST": "0"
      },
      "ports": [
        "m_axi_gmem4_ARADDR",
        "m_axi_gmem4_ARBURST",
        "m_axi_gmem4_ARCACHE",
        "m_axi_gmem4_ARID",
        "m_axi_gmem4_ARLEN",
        "m_axi_gmem4_ARLOCK",
        "m_axi_gmem4_ARPROT",
        "m_axi_gmem4_ARQOS",
        "m_axi_gmem4_ARREADY",
        "m_axi_gmem4_ARREGION",
        "m_axi_gmem4_ARSIZE",
        "m_axi_gmem4_ARUSER",
        "m_axi_gmem4_ARVALID",
        "m_axi_gmem4_AWADDR",
        "m_axi_gmem4_AWBURST",
        "m_axi_gmem4_AWCACHE",
        "m_axi_gmem4_AWID",
        "m_axi_gmem4_AWLEN",
        "m_axi_gmem4_AWLOCK",
        "m_axi_gmem4_AWPROT",
        "m_axi_gmem4_AWQOS",
        "m_axi_gmem4_AWREADY",
        "m_axi_gmem4_AWREGION",
        "m_axi_gmem4_AWSIZE",
        "m_axi_gmem4_AWUSER",
        "m_axi_gmem4_AWVALID",
        "m_axi_gmem4_BID",
        "m_axi_gmem4_BREADY",
        "m_axi_gmem4_BRESP",
        "m_axi_gmem4_BUSER",
        "m_axi_gmem4_BVALID",
        "m_axi_gmem4_RDATA",
        "m_axi_gmem4_RID",
        "m_axi_gmem4_RLAST",
        "m_axi_gmem4_RREADY",
        "m_axi_gmem4_RRESP",
        "m_axi_gmem4_RUSER",
        "m_axi_gmem4_RVALID",
        "m_axi_gmem4_WDATA",
        "m_axi_gmem4_WID",
        "m_axi_gmem4_WLAST",
        "m_axi_gmem4_WREADY",
        "m_axi_gmem4_WSTRB",
        "m_axi_gmem4_WUSER",
        "m_axi_gmem4_WVALID"
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "0",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "0",
          "argName": "quant"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "16",
          "final_bitwidth": "16",
          "argName": "quant"
        }
      ]
    },
    "m_axi_gmem5": {
      "type": "axi4full",
      "busTypeName": "aximm",
      "mode": "master",
      "dataWidth": "32",
      "addrWidth": "64",
      "portPrefix": "m_axi_gmem5_",
      "paramPrefix": "C_M_AXI_GMEM5_",
      "offsetSlaveName": "s_axi_control",
      "preferredUsageValue": "MEMORY",
      "busParams": {
        "NUM_READ_OUTSTANDING": "16",
        "NUM_WRITE_OUTSTANDING": "16",
        "MAX_READ_BURST_LENGTH": "16",
        "MAX_WRITE_BURST_LENGTH": "16",
        "MAX_BURST_LENGTH": "256",
        "PROTOCOL": "AXI4",
        "READ_WRITE_MODE": "READ_WRITE",
        "HAS_BURST": "0",
        "SUPPORTS_NARROW_BURST": "0"
      },
      "ports": [
        "m_axi_gmem5_ARADDR",
        "m_axi_gmem5_ARBURST",
        "m_axi_gmem5_ARCACHE",
        "m_axi_gmem5_ARID",
        "m_axi_gmem5_ARLEN",
        "m_axi_gmem5_ARLOCK",
        "m_axi_gmem5_ARPROT",
        "m_axi_gmem5_ARQOS",
        "m_axi_gmem5_ARREADY",
        "m_axi_gmem5_ARREGION",
        "m_axi_gmem5_ARSIZE",
        "m_axi_gmem5_ARUSER",
        "m_axi_gmem5_ARVALID",
        "m_axi_gmem5_AWADDR",
        "m_axi_gmem5_AWBURST",
        "m_axi_gmem5_AWCACHE",
        "m_axi_gmem5_AWID",
        "m_axi_gmem5_AWLEN",
        "m_axi_gmem5_AWLOCK",
        "m_axi_gmem5_AWPROT",
        "m_axi_gmem5_AWQOS",
        "m_axi_gmem5_AWREADY",
        "m_axi_gmem5_AWREGION",
        "m_axi_gmem5_AWSIZE",
        "m_axi_gmem5_AWUSER",
        "m_axi_gmem5_AWVALID",
        "m_axi_gmem5_BID",
        "m_axi_gmem5_BREADY",
        "m_axi_gmem5_BRESP",
        "m_axi_gmem5_BUSER",
        "m_axi_gmem5_BVALID",
        "m_axi_gmem5_RDATA",
        "m_axi_gmem5_RID",
        "m_axi_gmem5_RLAST",
        "m_axi_gmem5_RREADY",
        "m_axi_gmem5_RRESP",
        "m_axi_gmem5_RUSER",
        "m_axi_gmem5_RVALID",
        "m_axi_gmem5_WDATA",
        "m_axi_gmem5_WID",
        "m_axi_gmem5_WLAST",
        "m_axi_gmem5_WREADY",
        "m_axi_gmem5_WSTRB",
        "m_axi_gmem5_WUSER",
        "m_axi_gmem5_WVALID"
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "0",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "0",
          "argName": "offsets"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "8",
          "final_bitwidth": "8",
          "argName": "offsets"
        }
      ]
    },
    "s_axi_control": {
      "type": "axi4lite",
      "busTypeName": "aximm",
      "mode": "slave",
      "dataWidth": "32",
      "addrWidth": "8",
      "portPrefix": "s_axi_control_",
      "paramPrefix": "C_S_AXI_CONTROL_",
      "offsetMasterName": "m_axi_gmem5",
      "ports": [
        "s_axi_control_ARADDR",
        "s_axi_control_ARREADY",
        "s_axi_control_ARVALID",
        "s_axi_control_AWADDR",
        "s_axi_control_AWREADY",
        "s_axi_control_AWVALID",
        "s_axi_control_BREADY",
        "s_axi_control_BRESP",
        "s_axi_control_BVALID",
        "s_axi_control_RDATA",
        "s_axi_control_RREADY",
        "s_axi_control_RRESP",
        "s_axi_control_RVALID",
        "s_axi_control_WDATA",
        "s_axi_control_WREADY",
        "s_axi_control_WSTRB",
        "s_axi_control_WVALID"
      ],
      "registers": [
        {
          "offset": "0x00",
          "name": "CTRL",
          "access": "RW",
          "resetValue": "0x0",
          "description": "Control signals",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "AP_START",
              "access": "RW",
              "resetValue": "0",
              "description": "Control signal Register for 'ap_start'."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "AP_DONE",
              "access": "R",
              "resetValue": "0",
              "description": "Control signal Register for 'ap_done'."
            },
            {
              "offset": "2",
              "width": "1",
              "name": "AP_IDLE",
              "access": "R",
              "resetValue": "0",
              "description": "Control signal Register for 'ap_idle'."
            },
            {
              "offset": "3",
              "width": "1",
              "name": "AP_READY",
              "access": "R",
              "resetValue": "0",
              "description": "Control signal Register for 'ap_ready'."
            },
            {
              "offset": "4",
              "width": "3",
              "name": "RESERVED_1",
              "access": "R",
              "resetValue": "0",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "7",
              "width": "1",
              "name": "AUTO_RESTART",
              "access": "RW",
              "resetValue": "0",
              "description": "Control signal Register for 'auto_restart'."
            },
            {
              "offset": "8",
              "width": "24",
              "name": "RESERVED_2",
              "access": "R",
              "resetValue": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x04",
          "name": "GIER",
          "access": "RW",
          "resetValue": "0x0",
          "description": "Global Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "Enable",
              "access": "RW",
              "resetValue": "0",
              "description": "Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "resetValue": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x08",
          "name": "IP_IER",
          "access": "RW",
          "resetValue": "0x0",
          "description": "IP Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_EN",
              "access": "RW",
              "resetValue": "0",
              "description": "Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_EN",
              "access": "RW",
              "resetValue": "0",
              "description": "Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED",
              "access": "R",
              "resetValue": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x0c",
          "name": "IP_ISR",
          "access": "RW",
          "resetValue": "0x0",
          "description": "IP Interrupt Status Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_ST",
              "access": "RTOW",
              "resetValue": "0",
              "description": "Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 input interrupt, 1 = Channel 0 input interrup"
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_ST",
              "access": "RTOW",
              "resetValue": "0",
              "description": "Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 input interrupt, 1 = Channel 1 input interrup"
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED",
              "access": "R",
              "resetValue": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x10",
          "name": "fmap_1",
          "access": "W",
          "resetValue": "0x0",
          "description": "Data signal of fmap",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "fmap",
              "access": "W",
              "resetValue": "0",
              "description": "Bit 31 to 0 of fmap"
            }]
        },
        {
          "offset": "0x14",
          "name": "fmap_2",
          "access": "W",
          "resetValue": "0x0",
          "description": "Data signal of fmap",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "fmap",
              "access": "W",
              "resetValue": "0",
              "description": "Bit 63 to 32 of fmap"
            }]
        },
        {
          "offset": "0x1c",
          "name": "out_r_1",
          "access": "W",
          "resetValue": "0x0",
          "description": "Data signal of out_r",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "out_r",
              "access": "W",
              "resetValue": "0",
              "description": "Bit 31 to 0 of out_r"
            }]
        },
        {
          "offset": "0x20",
          "name": "out_r_2",
          "access": "W",
          "resetValue": "0x0",
          "description": "Data signal of out_r",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "out_r",
              "access": "W",
              "resetValue": "0",
              "description": "Bit 63 to 32 of out_r"
            }]
        },
        {
          "offset": "0x28",
          "name": "k0_1_1",
          "access": "W",
          "resetValue": "0x0",
          "description": "Data signal of k0_1",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "k0_1",
              "access": "W",
              "resetValue": "0",
              "description": "Bit 31 to 0 of k0_1"
            }]
        },
        {
          "offset": "0x2c",
          "name": "k0_1_2",
          "access": "W",
          "resetValue": "0x0",
          "description": "Data signal of k0_1",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "k0_1",
              "access": "W",
              "resetValue": "0",
              "description": "Bit 63 to 32 of k0_1"
            }]
        },
        {
          "offset": "0x34",
          "name": "k0_3_1",
          "access": "W",
          "resetValue": "0x0",
          "description": "Data signal of k0_3",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "k0_3",
              "access": "W",
              "resetValue": "0",
              "description": "Bit 31 to 0 of k0_3"
            }]
        },
        {
          "offset": "0x38",
          "name": "k0_3_2",
          "access": "W",
          "resetValue": "0x0",
          "description": "Data signal of k0_3",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "k0_3",
              "access": "W",
              "resetValue": "0",
              "description": "Bit 63 to 32 of k0_3"
            }]
        },
        {
          "offset": "0x40",
          "name": "quant_1",
          "access": "W",
          "resetValue": "0x0",
          "description": "Data signal of quant",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "quant",
              "access": "W",
              "resetValue": "0",
              "description": "Bit 31 to 0 of quant"
            }]
        },
        {
          "offset": "0x44",
          "name": "quant_2",
          "access": "W",
          "resetValue": "0x0",
          "description": "Data signal of quant",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "quant",
              "access": "W",
              "resetValue": "0",
              "description": "Bit 63 to 32 of quant"
            }]
        },
        {
          "offset": "0x4c",
          "name": "offsets_1",
          "access": "W",
          "resetValue": "0x0",
          "description": "Data signal of offsets",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "offsets",
              "access": "W",
              "resetValue": "0",
              "description": "Bit 31 to 0 of offsets"
            }]
        },
        {
          "offset": "0x50",
          "name": "offsets_2",
          "access": "W",
          "resetValue": "0x0",
          "description": "Data signal of offsets",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "offsets",
              "access": "W",
              "resetValue": "0",
              "description": "Bit 63 to 32 of offsets"
            }]
        },
        {
          "offset": "0x58",
          "name": "D",
          "access": "W",
          "resetValue": "0x0",
          "description": "Data signal of D",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "D",
              "access": "W",
              "resetValue": "0",
              "description": "Bit 31 to 0 of D"
            }]
        },
        {
          "offset": "0x60",
          "name": "IC",
          "access": "W",
          "resetValue": "0x0",
          "description": "Data signal of IC",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "IC",
              "access": "W",
              "resetValue": "0",
              "description": "Bit 31 to 0 of IC"
            }]
        },
        {
          "offset": "0x68",
          "name": "OC",
          "access": "W",
          "resetValue": "0x0",
          "description": "Data signal of OC",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "OC",
              "access": "W",
              "resetValue": "0",
              "description": "Bit 31 to 0 of OC"
            }]
        },
        {
          "offset": "0x70",
          "name": "batch",
          "access": "W",
          "resetValue": "0x0",
          "description": "Data signal of batch",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "batch",
              "access": "W",
              "resetValue": "0",
              "description": "Bit 31 to 0 of batch"
            }]
        },
        {
          "offset": "0x78",
          "name": "STRIDE_2",
          "access": "W",
          "resetValue": "0x0",
          "description": "Data signal of STRIDE_2",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "STRIDE_2",
              "access": "W",
              "resetValue": "0",
              "description": "Bit 0 to 0 of STRIDE_2"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "resetValue": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x80",
          "name": "skip3",
          "access": "W",
          "resetValue": "0x0",
          "description": "Data signal of skip3",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "skip3",
              "access": "W",
              "resetValue": "0",
              "description": "Bit 0 to 0 of skip3"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "resetValue": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x88",
          "name": "skip1",
          "access": "W",
          "resetValue": "0x0",
          "description": "Data signal of skip1",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "skip1",
              "access": "W",
              "resetValue": "0",
              "description": "Bit 0 to 0 of skip1"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "resetValue": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x90",
          "name": "deform",
          "access": "W",
          "resetValue": "0x0",
          "description": "Data signal of deform",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "deform",
              "access": "W",
              "resetValue": "0",
              "description": "Bit 0 to 0 of deform"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "resetValue": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x98",
          "name": "relu1",
          "access": "W",
          "resetValue": "0x0",
          "description": "Data signal of relu1",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "relu1",
              "access": "W",
              "resetValue": "0",
              "description": "Bit 0 to 0 of relu1"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "resetValue": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0xa0",
          "name": "relu3",
          "access": "W",
          "resetValue": "0x0",
          "description": "Data signal of relu3",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "relu3",
              "access": "W",
              "resetValue": "0",
              "description": "Bit 0 to 0 of relu3"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "resetValue": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        }
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "16",
          "argName": "fmap"
        }]
    }
  },
  "RtlPorts": {
    "s_axi_control_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_AWADDR": {
      "dir": "in",
      "width": "8"
    },
    "s_axi_control_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_control_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_control_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_ARADDR": {
      "dir": "in",
      "width": "8"
    },
    "s_axi_control_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_control_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_control_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "interrupt": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem0_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem0_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem0_AWADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem0_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem0_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem0_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem0_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem0_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem0_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem0_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem0_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem0_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem0_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem0_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem0_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem0_WDATA": {
      "dir": "out",
      "width": "128"
    },
    "m_axi_gmem0_WSTRB": {
      "dir": "out",
      "width": "16"
    },
    "m_axi_gmem0_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem0_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem0_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem0_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem0_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem0_ARADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem0_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem0_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem0_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem0_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem0_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem0_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem0_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem0_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem0_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem0_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem0_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem0_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem0_RDATA": {
      "dir": "in",
      "width": "128"
    },
    "m_axi_gmem0_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem0_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem0_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem0_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem0_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem0_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem0_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem0_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem0_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem1_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem1_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem1_AWADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem1_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem1_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem1_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem1_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem1_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem1_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem1_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem1_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem1_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem1_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem1_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem1_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem1_WDATA": {
      "dir": "out",
      "width": "128"
    },
    "m_axi_gmem1_WSTRB": {
      "dir": "out",
      "width": "16"
    },
    "m_axi_gmem1_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem1_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem1_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem1_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem1_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem1_ARADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem1_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem1_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem1_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem1_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem1_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem1_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem1_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem1_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem1_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem1_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem1_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem1_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem1_RDATA": {
      "dir": "in",
      "width": "128"
    },
    "m_axi_gmem1_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem1_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem1_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem1_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem1_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem1_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem1_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem1_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem1_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem2_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem2_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem2_AWADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem2_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem2_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem2_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem2_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem2_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem2_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem2_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem2_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem2_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem2_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem2_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem2_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem2_WDATA": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem2_WSTRB": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem2_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem2_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem2_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem2_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem2_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem2_ARADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem2_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem2_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem2_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem2_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem2_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem2_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem2_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem2_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem2_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem2_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem2_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem2_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem2_RDATA": {
      "dir": "in",
      "width": "64"
    },
    "m_axi_gmem2_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem2_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem2_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem2_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem2_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem2_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem2_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem2_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem2_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem3_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem3_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem3_AWADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem3_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem3_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem3_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem3_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem3_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem3_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem3_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem3_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem3_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem3_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem3_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem3_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem3_WDATA": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem3_WSTRB": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem3_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem3_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem3_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem3_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem3_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem3_ARADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem3_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem3_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem3_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem3_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem3_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem3_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem3_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem3_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem3_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem3_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem3_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem3_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem3_RDATA": {
      "dir": "in",
      "width": "64"
    },
    "m_axi_gmem3_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem3_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem3_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem3_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem3_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem3_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem3_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem3_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem3_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem4_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem4_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem4_AWADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem4_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem4_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem4_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem4_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem4_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem4_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem4_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem4_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem4_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem4_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem4_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem4_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem4_WDATA": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_gmem4_WSTRB": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem4_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem4_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem4_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem4_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem4_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem4_ARADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem4_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem4_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem4_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem4_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem4_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem4_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem4_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem4_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem4_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem4_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem4_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem4_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem4_RDATA": {
      "dir": "in",
      "width": "32"
    },
    "m_axi_gmem4_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem4_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem4_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem4_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem4_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem4_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem4_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem4_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem4_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem5_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem5_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem5_AWADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem5_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem5_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem5_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem5_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem5_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem5_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem5_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem5_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem5_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem5_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem5_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem5_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem5_WDATA": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_gmem5_WSTRB": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem5_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem5_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem5_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem5_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem5_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem5_ARADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem5_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem5_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem5_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem5_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem5_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem5_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem5_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem5_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem5_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem5_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem5_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem5_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem5_RDATA": {
      "dir": "in",
      "width": "32"
    },
    "m_axi_gmem5_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem5_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem5_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem5_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem5_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem5_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem5_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem5_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem5_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "top",
      "Instances": [
        {
          "ModuleName": "conv1x1_v4_512_512_1024_16_16_24_8_4_s",
          "InstanceName": "conv1x1_v4_512_512_1024_16_16_24_8_4_U0"
        },
        {
          "ModuleName": "dw_deform_M_512_1024_16_24_8_4_1_s",
          "InstanceName": "dw_deform_M_512_1024_16_24_8_4_1_U0"
        },
        {
          "ModuleName": "conv_3x3_linebuffer_512_1024_1024_16_8_1024_ap_int_128_MultiChanData_9u_128u_s",
          "InstanceName": "conv_3x3_linebuffer_512_1024_1024_16_8_1024_ap_int_128_MultiChanData_9u_128u_U0"
        },
        {
          "ModuleName": "M2S_repeat_merge_3x3_4_1_16_ap_int_64_MultiChanData_9u_64u_s",
          "InstanceName": "M2S_repeat_merge_3x3_4_1_16_ap_int_64_MultiChanData_9u_64u_U0"
        },
        {
          "ModuleName": "quantize_mul_shift_24_8_16_16_16_16_23",
          "InstanceName": "quantize_mul_shift_24_8_16_16_16_16_23_U0"
        },
        {
          "ModuleName": "quantize_mul_shift_24_8_16_16_16_16_s",
          "InstanceName": "quantize_mul_shift_24_8_16_16_16_16_U0"
        },
        {
          "ModuleName": "M2S_repeat_merge_1x1_v2_4_16_16_ap_int_64_MultiChanData_16u_64u_s",
          "InstanceName": "M2S_repeat_merge_1x1_v2_4_16_16_ap_int_64_MultiChanData_16u_64u_U0"
        },
        {
          "ModuleName": "M2S_repeat_16_16_ap_int_16_ap_int_256_21",
          "InstanceName": "M2S_repeat_16_16_ap_int_16_ap_int_256_21_U0"
        },
        {
          "ModuleName": "M2S_repeat_16_16_ap_int_16_ap_int_256_22",
          "InstanceName": "M2S_repeat_16_16_ap_int_16_ap_int_256_22_U0"
        },
        {
          "ModuleName": "M2S_repeat_16_16_ap_int_16_ap_int_256_24",
          "InstanceName": "M2S_repeat_16_16_ap_int_16_ap_int_256_24_U0"
        },
        {
          "ModuleName": "M2S_repeat_16_16_ap_int_16_ap_int_256_s",
          "InstanceName": "M2S_repeat_16_16_ap_int_16_ap_int_256_U0"
        },
        {
          "ModuleName": "PackReadBuffer_ap_int_16_s",
          "InstanceName": "PackReadBuffer_ap_int_16_U0"
        },
        {
          "ModuleName": "M2S_addr_ap_uint_8_ap_uint_8_s",
          "InstanceName": "M2S_addr_ap_uint_8_ap_uint_8_U0"
        },
        {
          "ModuleName": "Block_Z7wrapperP6ap_intILi128EES1_PS_ILi64EES3_PS_ILi16EEP7ap_uintILi8EEiiiibbbbbb_exit89_proc",
          "InstanceName": "Block_Z7wrapperP6ap_intILi128EES1_PS_ILi64EES3_PS_ILi16EEP7ap_uintILi8EEiiiibbbbbb_exit89_proc_U0"
        },
        {
          "ModuleName": "Block_split7793_proc",
          "InstanceName": "Block_split7793_proc_U0"
        },
        {
          "ModuleName": "Loop_VITIS_LOOP_88_1_proc",
          "InstanceName": "Loop_VITIS_LOOP_88_1_proc_U0"
        },
        {
          "ModuleName": "M2S_16_8_8_ap_int_128_ap_int_128_s",
          "InstanceName": "M2S_16_8_8_ap_int_128_ap_int_128_U0"
        },
        {
          "ModuleName": "Block_split7796_proc",
          "InstanceName": "Block_split7796_proc_U0"
        },
        {
          "ModuleName": "S2M_16_8_8_ap_int_128_ap_int_128_s",
          "InstanceName": "S2M_16_8_8_ap_int_128_ap_int_128_U0"
        },
        {
          "ModuleName": "Loop_VITIS_LOOP_38_1_proc",
          "InstanceName": "Loop_VITIS_LOOP_38_1_proc_U0"
        },
        {
          "ModuleName": "Block_Z7wrapperP6ap_intILi128EES1_PS_ILi64EES3_PS_ILi16EEP7ap_uintILi8EEiiiibbbbbb_exit_proc",
          "InstanceName": "Block_Z7wrapperP6ap_intILi128EES1_PS_ILi64EES3_PS_ILi16EEP7ap_uintILi8EEiiiibbbbbb_exit_proc_U0"
        },
        {
          "ModuleName": "Block_split77_proc",
          "InstanceName": "Block_split77_proc_U0"
        },
        {
          "ModuleName": "top_entry39",
          "InstanceName": "top_entry39_U0"
        },
        {
          "ModuleName": "Block_Z12conv1x1_packILi16ELi16ELi512ELi1024ELi512ELi8ELi24ELi4ELi16ELi16EEvRN3hls6streamI6ap_intIXmlT4_T_EELi0EEERNS1_IS2_IXmlT4_T0_EELi0EEEPS2_IXmlT6_T_EEPS2_IXT7_EEPS2_IXT8_EE7ap_uintILi16EESG_SG_ibb_exit_i_proc",
          "InstanceName": "Block_Z12conv1x1_packILi16ELi16ELi512ELi1024ELi512ELi8ELi24ELi4ELi16ELi16EEvRN3hls6streamI6ap_intIXmlT4_T_EELi0EEERNS1_IS2_IXmlT4_T0_EELi0EEEPS2_IXmlT6_T_EEPS2_IXT7_EEPS2_IXT8_EE7ap_uintILi16EESG_SG_ibb_exit_i_proc_U0"
        }
      ]
    },
    "Info": {
      "top_entry39": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "1"
      },
      "Block_split77_proc": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "M2S_addr_ap_uint_8_ap_uint_8_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Block_split7793_proc": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "M2S_16_8_8_ap_int_128_ap_int_128_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "PackReadBuffer_ap_int_16_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Block_split7796_proc": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "M2S_repeat_16_16_ap_int_16_ap_int_256_21": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "M2S_repeat_16_16_ap_int_16_ap_int_256_22": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Loop_VITIS_LOOP_38_1_proc": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Block_Z12conv1x1_packILi16ELi16ELi512ELi1024ELi512ELi8ELi24ELi4ELi16ELi16EEvRN3hls6streamI6ap_intIXmlT4_T_EELi0EEERNS1_IS2_IXmlT4_T0_EELi0EEEPS2_IXmlT6_T_EEPS2_IXT7_EEPS2_IXT8_EE7ap_uintILi16EESG_SG_ibb_exit_i_proc": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "1"
      },
      "M2S_repeat_merge_1x1_v2_4_16_16_ap_int_64_MultiChanData_16u_64u_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "conv1x1_v4_512_512_1024_16_16_24_8_4_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "quantize_mul_shift_24_8_16_16_16_16_23": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Loop_VITIS_LOOP_88_1_proc": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Block_Z7wrapperP6ap_intILi128EES1_PS_ILi64EES3_PS_ILi16EEP7ap_uintILi8EEiiiibbbbbb_exit_proc": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "M2S_repeat_16_16_ap_int_16_ap_int_256_24": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "M2S_repeat_16_16_ap_int_16_ap_int_256_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "M2S_repeat_merge_3x3_4_1_16_ap_int_64_MultiChanData_9u_64u_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "conv_3x3_linebuffer_512_1024_1024_16_8_1024_ap_int_128_MultiChanData_9u_128u_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "dw_deform_M_512_1024_16_24_8_4_1_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "quantize_mul_shift_24_8_16_16_16_16_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Block_Z7wrapperP6ap_intILi128EES1_PS_ILi64EES3_PS_ILi16EEP7ap_uintILi8EEiiiibbbbbb_exit89_proc": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "S2M_16_8_8_ap_int_128_ap_int_128_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "top": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "top_entry39": {
        "Latency": {
          "LatencyBest": "0",
          "LatencyAvg": "0",
          "LatencyWorst": "0",
          "PipelineII": "0",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "3.00",
          "Uncertainty": "0.81",
          "Estimate": "1.095"
        },
        "Area": {
          "FF": "3",
          "AVAIL_FF": "141120",
          "UTIL_FF": "~0",
          "LUT": "317",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "Block_split77_proc": {
        "Latency": {
          "LatencyBest": "1",
          "LatencyAvg": "1",
          "LatencyWorst": "1",
          "PipelineII": "1",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "3.00",
          "Uncertainty": "0.81",
          "Estimate": "1.620"
        },
        "Area": {
          "FF": "35",
          "AVAIL_FF": "141120",
          "UTIL_FF": "~0",
          "LUT": "95",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "M2S_addr_ap_uint_8_ap_uint_8_s": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "3.00",
          "Uncertainty": "0.81",
          "Estimate": "2.190"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_60_1_VITIS_LOOP_61_2",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "2",
            "PipelineDepth": "11"
          }],
        "Area": {
          "DSP": "0",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "0",
          "FF": "973",
          "AVAIL_FF": "141120",
          "UTIL_FF": "~0",
          "LUT": "503",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "Block_split7793_proc": {
        "Latency": {
          "LatencyBest": "12",
          "LatencyAvg": "12",
          "LatencyWorst": "12",
          "PipelineII": "12",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "3.00",
          "Uncertainty": "0.81",
          "Estimate": "2.020"
        },
        "Area": {
          "DSP": "0",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "0",
          "FF": "908",
          "AVAIL_FF": "141120",
          "UTIL_FF": "~0",
          "LUT": "209",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "M2S_16_8_8_ap_int_128_ap_int_128_s": {
        "Latency": {
          "LatencyBest": "2",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineIIMin": "2",
          "PipelineIIMax": "-1",
          "PipelineII": "2 ~ -1",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "3.00",
          "Uncertainty": "0.81",
          "Estimate": "2.190"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_76_1",
            "TripCount": "",
            "LatencyMin": "2",
            "LatencyMax": "?",
            "Latency": "2 ~ ?",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }],
        "Area": {
          "FF": "266",
          "AVAIL_FF": "141120",
          "UTIL_FF": "~0",
          "LUT": "225",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "PackReadBuffer_ap_int_16_s": {
        "Latency": {
          "LatencyBest": "3",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineIIMin": "3",
          "PipelineIIMax": "-1",
          "PipelineII": "3 ~ -1",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "3.00",
          "Uncertainty": "0.81",
          "Estimate": "2.190"
        },
        "Loops": [
          {
            "Name": "VITIS_LOOP_10_1",
            "TripCount": "",
            "LatencyMin": "2",
            "LatencyMax": "?",
            "Latency": "2 ~ ?",
            "PipelineII": "1",
            "PipelineDepth": "3"
          },
          {
            "Name": "VITIS_LOOP_14_2",
            "TripCount": "",
            "LatencyMin": "2",
            "LatencyMax": "?",
            "Latency": "2 ~ ?",
            "PipelineII": "1",
            "PipelineDepth": "3"
          },
          {
            "Name": "VITIS_LOOP_18_3",
            "TripCount": "",
            "LatencyMin": "2",
            "LatencyMax": "?",
            "Latency": "2 ~ ?",
            "PipelineII": "1",
            "PipelineDepth": "3"
          },
          {
            "Name": "VITIS_LOOP_23_4",
            "TripCount": "",
            "LatencyMin": "2",
            "LatencyMax": "?",
            "Latency": "2 ~ ?",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }
        ],
        "Area": {
          "FF": "831",
          "AVAIL_FF": "141120",
          "UTIL_FF": "~0",
          "LUT": "1034",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "1",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "Block_split7796_proc": {
        "Latency": {
          "LatencyBest": "9",
          "LatencyAvg": "9",
          "LatencyWorst": "9",
          "PipelineII": "9",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "3.00",
          "Uncertainty": "0.81",
          "Estimate": "2.020"
        },
        "Area": {
          "DSP": "2",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "~0",
          "FF": "383",
          "AVAIL_FF": "141120",
          "UTIL_FF": "~0",
          "LUT": "271",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "M2S_repeat_16_16_ap_int_16_ap_int_256_21": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "3.00",
          "Uncertainty": "0.81",
          "Estimate": "2.020"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_35_1_VITIS_LOOP_36_2",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "2",
            "PipelineDepth": "4"
          }],
        "Area": {
          "DSP": "1",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "~0",
          "FF": "703",
          "AVAIL_FF": "141120",
          "UTIL_FF": "~0",
          "LUT": "996",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "1",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "M2S_repeat_16_16_ap_int_16_ap_int_256_22": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "3.00",
          "Uncertainty": "0.81",
          "Estimate": "2.020"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_35_1_VITIS_LOOP_36_2",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "2",
            "PipelineDepth": "4"
          }],
        "Area": {
          "DSP": "1",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "~0",
          "FF": "703",
          "AVAIL_FF": "141120",
          "UTIL_FF": "~0",
          "LUT": "996",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "1",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "Loop_VITIS_LOOP_38_1_proc": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "3.00",
          "Uncertainty": "0.81",
          "Estimate": "2.190"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_38_1",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }],
        "Area": {
          "FF": "225",
          "AVAIL_FF": "141120",
          "UTIL_FF": "~0",
          "LUT": "192",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "Block_Z12conv1x1_packILi16ELi16ELi512ELi1024ELi512ELi8ELi24ELi4ELi16ELi16EEvRN3hls6streamI6ap_intIXmlT4_T_EELi0EEERNS1_IS2_IXmlT4_T0_EELi0EEEPS2_IXmlT6_T_EEPS2_IXT7_EEPS2_IXT8_EE7ap_uintILi16EESG_SG_ibb_exit_i_proc": {
        "Latency": {
          "LatencyBest": "0",
          "LatencyAvg": "0",
          "LatencyWorst": "0",
          "PipelineII": "0",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "3.00",
          "Uncertainty": "0.81",
          "Estimate": "1.095"
        },
        "Area": {
          "FF": "26",
          "AVAIL_FF": "141120",
          "UTIL_FF": "~0",
          "LUT": "29",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "M2S_repeat_merge_1x1_v2_4_16_16_ap_int_64_MultiChanData_16u_64u_s": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "3.00",
          "Uncertainty": "0.81",
          "Estimate": "2.190"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_110_1_VITIS_LOOP_111_2",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "2",
            "PipelineDepth": "4"
          }],
        "Area": {
          "DSP": "1",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "~0",
          "FF": "1525",
          "AVAIL_FF": "141120",
          "UTIL_FF": "1",
          "LUT": "1394",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "1",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "conv1x1_v4_512_512_1024_16_16_24_8_4_s": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "3.00",
          "Uncertainty": "0.81",
          "Estimate": "2.190"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_140_2",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "",
            "PipelineDepth": "",
            "Loops": [
              {
                "Name": "VITIS_LOOP_141_3",
                "TripCount": "",
                "Latency": "",
                "PipelineII": "1",
                "PipelineDepth": "3"
              },
              {
                "Name": "VITIS_LOOP_157_5",
                "TripCount": "",
                "Latency": "",
                "PipelineII": "",
                "PipelineDepth": "",
                "Loops": [{
                    "Name": "VITIS_LOOP_159_6",
                    "TripCount": "",
                    "Latency": "",
                    "PipelineII": "1",
                    "PipelineDepth": "8"
                  }]
              }
            ]
          }],
        "Area": {
          "BRAM_18K": "4",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "~0",
          "DSP": "128",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "35",
          "FF": "4181",
          "AVAIL_FF": "141120",
          "UTIL_FF": "2",
          "LUT": "8643",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "12",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "quantize_mul_shift_24_8_16_16_16_16_23": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "3.00",
          "Uncertainty": "0.81",
          "Estimate": "2.190"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_272_1_VITIS_LOOP_273_2",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "1",
            "PipelineDepth": "8"
          }],
        "Area": {
          "DSP": "17",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "4",
          "FF": "3198",
          "AVAIL_FF": "141120",
          "UTIL_FF": "2",
          "LUT": "3900",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "5",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "Loop_VITIS_LOOP_88_1_proc": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "3.00",
          "Uncertainty": "0.81",
          "Estimate": "2.302"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_88_1",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }],
        "Area": {
          "FF": "255",
          "AVAIL_FF": "141120",
          "UTIL_FF": "~0",
          "LUT": "326",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "Block_Z7wrapperP6ap_intILi128EES1_PS_ILi64EES3_PS_ILi16EEP7ap_uintILi8EEiiiibbbbbb_exit_proc": {
        "Latency": {
          "LatencyBest": "10",
          "LatencyAvg": "10",
          "LatencyWorst": "10",
          "PipelineII": "10",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "3.00",
          "Uncertainty": "0.81",
          "Estimate": "2.020"
        },
        "Area": {
          "DSP": "1",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "~0",
          "FF": "339",
          "AVAIL_FF": "141120",
          "UTIL_FF": "~0",
          "LUT": "158",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "M2S_repeat_16_16_ap_int_16_ap_int_256_24": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "3.00",
          "Uncertainty": "0.81",
          "Estimate": "2.020"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_35_1_VITIS_LOOP_36_2",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "2",
            "PipelineDepth": "4"
          }],
        "Area": {
          "DSP": "1",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "~0",
          "FF": "703",
          "AVAIL_FF": "141120",
          "UTIL_FF": "~0",
          "LUT": "996",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "1",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "M2S_repeat_16_16_ap_int_16_ap_int_256_s": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "3.00",
          "Uncertainty": "0.81",
          "Estimate": "2.020"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_35_1_VITIS_LOOP_36_2",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "2",
            "PipelineDepth": "4"
          }],
        "Area": {
          "DSP": "1",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "~0",
          "FF": "703",
          "AVAIL_FF": "141120",
          "UTIL_FF": "~0",
          "LUT": "996",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "1",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "M2S_repeat_merge_3x3_4_1_16_ap_int_64_MultiChanData_9u_64u_s": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "3.00",
          "Uncertainty": "0.81",
          "Estimate": "2.020"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_129_1_VITIS_LOOP_130_2",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "5",
            "PipelineDepth": "23"
          }],
        "Area": {
          "DSP": "10",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "2",
          "FF": "6395",
          "AVAIL_FF": "141120",
          "UTIL_FF": "4",
          "LUT": "1939",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "2",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "conv_3x3_linebuffer_512_1024_1024_16_8_1024_ap_int_128_MultiChanData_9u_128u_s": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "3.00",
          "Uncertainty": "0.81",
          "Estimate": "3.000"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_47_1_VITIS_LOOP_51_2_VITIS_LOOP_53_3",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "",
            "PipelineDepth": "",
            "Loops": [
              {
                "Name": "VITIS_LOOP_59_4",
                "TripCount": "",
                "Latency": "",
                "PipelineII": "1",
                "PipelineDepth": "3"
              },
              {
                "Name": "VITIS_LOOP_85_6",
                "TripCount": "",
                "LatencyMin": "3",
                "LatencyMax": "?",
                "Latency": "3 ~ ?",
                "PipelineII": "1",
                "PipelineDepth": "4"
              }
            ]
          }],
        "Area": {
          "BRAM_18K": "240",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "55",
          "DSP": "1",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "~0",
          "FF": "5650",
          "AVAIL_FF": "141120",
          "UTIL_FF": "4",
          "LUT": "5522",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "7",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "dw_deform_M_512_1024_16_24_8_4_1_s": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "3.00",
          "Uncertainty": "0.81",
          "Estimate": "2.190"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_210_1_VITIS_LOOP_211_2_VITIS_LOOP_212_3",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "",
            "PipelineDepthMin": "3",
            "PipelineDepthMax": "76",
            "PipelineDepth": "3 ~ 76",
            "Loops": [{
                "Name": "VITIS_LOOP_215_4",
                "TripCount": "",
                "LatencyMin": "9",
                "LatencyMax": "72",
                "Latency": "9 ~ 72",
                "PipelineII": "1",
                "PipelineDepth": "10"
              }]
          }],
        "Area": {
          "DSP": "97",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "26",
          "FF": "5031",
          "AVAIL_FF": "141120",
          "UTIL_FF": "3",
          "LUT": "3796",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "5",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "quantize_mul_shift_24_8_16_16_16_16_s": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "3.00",
          "Uncertainty": "0.81",
          "Estimate": "2.190"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_272_1_VITIS_LOOP_273_2",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "1",
            "PipelineDepth": "8"
          }],
        "Area": {
          "DSP": "17",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "4",
          "FF": "3198",
          "AVAIL_FF": "141120",
          "UTIL_FF": "2",
          "LUT": "3891",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "5",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "Block_Z7wrapperP6ap_intILi128EES1_PS_ILi64EES3_PS_ILi16EEP7ap_uintILi8EEiiiibbbbbb_exit89_proc": {
        "Latency": {
          "LatencyBest": "13",
          "LatencyAvg": "13",
          "LatencyWorst": "13",
          "PipelineII": "13",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "3.00",
          "Uncertainty": "0.81",
          "Estimate": "2.020"
        },
        "Area": {
          "DSP": "0",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "0",
          "FF": "938",
          "AVAIL_FF": "141120",
          "UTIL_FF": "~0",
          "LUT": "218",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "S2M_16_8_8_ap_int_128_ap_int_128_s": {
        "Latency": {
          "LatencyBest": "2",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineIIMin": "2",
          "PipelineIIMax": "-1",
          "PipelineII": "2 ~ -1",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "3.00",
          "Uncertainty": "0.81",
          "Estimate": "2.190"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_91_1",
            "TripCount": "",
            "LatencyMin": "2",
            "LatencyMax": "?",
            "Latency": "2 ~ ?",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }],
        "Area": {
          "FF": "292",
          "AVAIL_FF": "141120",
          "UTIL_FF": "~0",
          "LUT": "228",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "top": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "dataflow"
        },
        "Timing": {
          "Target": "3.00",
          "Uncertainty": "0.81",
          "Estimate": "3.000"
        },
        "Area": {
          "BRAM_18K": "648",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "150",
          "DSP": "278",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "77",
          "FF": "50233",
          "AVAIL_FF": "141120",
          "UTIL_FF": "35",
          "LUT": "49095",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "69",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2021-02-24 15:50:36 CST",
    "ToolName": "vivado_hls",
    "ToolVersion": "2020.2"
  }
}
