Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Tue Mar 18 22:35:40 2025
| Host         : DESKTOP-O4N5DF9 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file project_top_timing_summary_routed.rpt -pb project_top_timing_summary_routed.pb -rpx project_top_timing_summary_routed.rpx -warn_on_violation
| Design       : project_top
| Device       : 7a35t-fgg484
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                  Violations  
---------  ----------------  -------------------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell                  525         
CKBF-1     Warning           connects_I_driver_BUFR                       1           
SYNTH-9    Warning           Small multiplier                             19          
TIMING-18  Warning           Missing input or output delay                1           
XDCB-5     Warning           Runtime inefficient way to find pin objects  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (525)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (1245)
5. checking no_input_delay (4)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (525)
--------------------------
 There are 525 register/latch pins with no clock driven by root clock pin: i_tmds_clk_p (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (1245)
---------------------------------------------------
 There are 1239 pins that are not constrained for maximum delay. (HIGH)

 There are 6 pins that are not constrained for maximum delay due to constant clock. (MEDIUM)


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     16.581        0.000                      0                  250        0.121        0.000                      0                  250      -14.736      -14.736                       1                   102  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock    Waveform(ns)       Period(ns)      Frequency(MHz)
-----    ------------       ----------      --------------
sys_clk  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk            16.581        0.000                      0                  247        0.121        0.000                      0                  247      -14.736      -14.736                       1                   102  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk            sys_clk                 18.702        0.000                      0                    3        0.448        0.000                      0                    3  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk                     
(none)                      sys_clk       


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk                     
(none)                      sys_clk       


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack       16.581ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.121ns,  Total Violation        0.000ns
PW    :            1  Failing Endpoint ,  Worst Slack      -14.736ns,  Total Violation      -14.736ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.581ns  (required time - arrival time)
  Source:                 dvi2rgb_0_inst/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dvi2rgb_0_inst/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.221ns  (logic 0.643ns (19.965%)  route 2.578ns (80.035%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.436ns = ( 24.436 - 20.000 ) 
    Source Clock Delay      (SCD):    4.714ns
    Clock Pessimism Removal (CPR):    0.251ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    R4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.121    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.202 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.512     4.714    dvi2rgb_0_inst/U0/DataDecoders[0].DecoderX/RefClk
    SLICE_X14Y117        FDRE                                         r  dvi2rgb_0_inst/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y117        FDRE (Prop_fdre_C_Q)         0.433     5.147 f  dvi2rgb_0_inst/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[15]/Q
                         net (fo=2, routed)           1.114     6.261    dvi2rgb_0_inst/U0/DataDecoders[0].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[15]
    SLICE_X15Y114        LUT4 (Prop_lut4_I1_O)        0.105     6.366 r  dvi2rgb_0_inst/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_4__1/O
                         net (fo=2, routed)           0.785     7.152    dvi2rgb_0_inst/U0/DataDecoders[0].DecoderX/SyncBaseOvf_n_3
    SLICE_X15Y116        LUT6 (Prop_lut6_I2_O)        0.105     7.257 r  dvi2rgb_0_inst/U0/DataDecoders[0].DecoderX/rTimeoutCnt[0]_i_1__1/O
                         net (fo=24, routed)          0.678     7.935    dvi2rgb_0_inst/U0/DataDecoders[0].DecoderX/rTimeoutCnt[0]_i_1__1_n_0
    SLICE_X14Y119        FDRE                                         r  dvi2rgb_0_inst/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    R4                                                0.000    20.000 r  i_clk (IN)
                         net (fo=0)                   0.000    20.000    i_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.366    21.366 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    22.965    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.042 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.394    24.436    dvi2rgb_0_inst/U0/DataDecoders[0].DecoderX/RefClk
    SLICE_X14Y119        FDRE                                         r  dvi2rgb_0_inst/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[20]/C
                         clock pessimism              0.251    24.687    
                         clock uncertainty           -0.035    24.651    
    SLICE_X14Y119        FDRE (Setup_fdre_C_CE)      -0.136    24.515    dvi2rgb_0_inst/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[20]
  -------------------------------------------------------------------
                         required time                         24.515    
                         arrival time                          -7.935    
  -------------------------------------------------------------------
                         slack                                 16.581    

Slack (MET) :             16.581ns  (required time - arrival time)
  Source:                 dvi2rgb_0_inst/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dvi2rgb_0_inst/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.221ns  (logic 0.643ns (19.965%)  route 2.578ns (80.035%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.436ns = ( 24.436 - 20.000 ) 
    Source Clock Delay      (SCD):    4.714ns
    Clock Pessimism Removal (CPR):    0.251ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    R4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.121    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.202 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.512     4.714    dvi2rgb_0_inst/U0/DataDecoders[0].DecoderX/RefClk
    SLICE_X14Y117        FDRE                                         r  dvi2rgb_0_inst/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y117        FDRE (Prop_fdre_C_Q)         0.433     5.147 f  dvi2rgb_0_inst/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[15]/Q
                         net (fo=2, routed)           1.114     6.261    dvi2rgb_0_inst/U0/DataDecoders[0].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[15]
    SLICE_X15Y114        LUT4 (Prop_lut4_I1_O)        0.105     6.366 r  dvi2rgb_0_inst/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_4__1/O
                         net (fo=2, routed)           0.785     7.152    dvi2rgb_0_inst/U0/DataDecoders[0].DecoderX/SyncBaseOvf_n_3
    SLICE_X15Y116        LUT6 (Prop_lut6_I2_O)        0.105     7.257 r  dvi2rgb_0_inst/U0/DataDecoders[0].DecoderX/rTimeoutCnt[0]_i_1__1/O
                         net (fo=24, routed)          0.678     7.935    dvi2rgb_0_inst/U0/DataDecoders[0].DecoderX/rTimeoutCnt[0]_i_1__1_n_0
    SLICE_X14Y119        FDRE                                         r  dvi2rgb_0_inst/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    R4                                                0.000    20.000 r  i_clk (IN)
                         net (fo=0)                   0.000    20.000    i_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.366    21.366 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    22.965    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.042 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.394    24.436    dvi2rgb_0_inst/U0/DataDecoders[0].DecoderX/RefClk
    SLICE_X14Y119        FDRE                                         r  dvi2rgb_0_inst/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[21]/C
                         clock pessimism              0.251    24.687    
                         clock uncertainty           -0.035    24.651    
    SLICE_X14Y119        FDRE (Setup_fdre_C_CE)      -0.136    24.515    dvi2rgb_0_inst/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[21]
  -------------------------------------------------------------------
                         required time                         24.515    
                         arrival time                          -7.935    
  -------------------------------------------------------------------
                         slack                                 16.581    

Slack (MET) :             16.581ns  (required time - arrival time)
  Source:                 dvi2rgb_0_inst/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dvi2rgb_0_inst/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.221ns  (logic 0.643ns (19.965%)  route 2.578ns (80.035%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.436ns = ( 24.436 - 20.000 ) 
    Source Clock Delay      (SCD):    4.714ns
    Clock Pessimism Removal (CPR):    0.251ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    R4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.121    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.202 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.512     4.714    dvi2rgb_0_inst/U0/DataDecoders[0].DecoderX/RefClk
    SLICE_X14Y117        FDRE                                         r  dvi2rgb_0_inst/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y117        FDRE (Prop_fdre_C_Q)         0.433     5.147 f  dvi2rgb_0_inst/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[15]/Q
                         net (fo=2, routed)           1.114     6.261    dvi2rgb_0_inst/U0/DataDecoders[0].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[15]
    SLICE_X15Y114        LUT4 (Prop_lut4_I1_O)        0.105     6.366 r  dvi2rgb_0_inst/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_4__1/O
                         net (fo=2, routed)           0.785     7.152    dvi2rgb_0_inst/U0/DataDecoders[0].DecoderX/SyncBaseOvf_n_3
    SLICE_X15Y116        LUT6 (Prop_lut6_I2_O)        0.105     7.257 r  dvi2rgb_0_inst/U0/DataDecoders[0].DecoderX/rTimeoutCnt[0]_i_1__1/O
                         net (fo=24, routed)          0.678     7.935    dvi2rgb_0_inst/U0/DataDecoders[0].DecoderX/rTimeoutCnt[0]_i_1__1_n_0
    SLICE_X14Y119        FDRE                                         r  dvi2rgb_0_inst/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    R4                                                0.000    20.000 r  i_clk (IN)
                         net (fo=0)                   0.000    20.000    i_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.366    21.366 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    22.965    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.042 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.394    24.436    dvi2rgb_0_inst/U0/DataDecoders[0].DecoderX/RefClk
    SLICE_X14Y119        FDRE                                         r  dvi2rgb_0_inst/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[22]/C
                         clock pessimism              0.251    24.687    
                         clock uncertainty           -0.035    24.651    
    SLICE_X14Y119        FDRE (Setup_fdre_C_CE)      -0.136    24.515    dvi2rgb_0_inst/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[22]
  -------------------------------------------------------------------
                         required time                         24.515    
                         arrival time                          -7.935    
  -------------------------------------------------------------------
                         slack                                 16.581    

Slack (MET) :             16.581ns  (required time - arrival time)
  Source:                 dvi2rgb_0_inst/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dvi2rgb_0_inst/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.221ns  (logic 0.643ns (19.965%)  route 2.578ns (80.035%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.436ns = ( 24.436 - 20.000 ) 
    Source Clock Delay      (SCD):    4.714ns
    Clock Pessimism Removal (CPR):    0.251ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    R4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.121    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.202 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.512     4.714    dvi2rgb_0_inst/U0/DataDecoders[0].DecoderX/RefClk
    SLICE_X14Y117        FDRE                                         r  dvi2rgb_0_inst/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y117        FDRE (Prop_fdre_C_Q)         0.433     5.147 f  dvi2rgb_0_inst/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[15]/Q
                         net (fo=2, routed)           1.114     6.261    dvi2rgb_0_inst/U0/DataDecoders[0].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[15]
    SLICE_X15Y114        LUT4 (Prop_lut4_I1_O)        0.105     6.366 r  dvi2rgb_0_inst/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_4__1/O
                         net (fo=2, routed)           0.785     7.152    dvi2rgb_0_inst/U0/DataDecoders[0].DecoderX/SyncBaseOvf_n_3
    SLICE_X15Y116        LUT6 (Prop_lut6_I2_O)        0.105     7.257 r  dvi2rgb_0_inst/U0/DataDecoders[0].DecoderX/rTimeoutCnt[0]_i_1__1/O
                         net (fo=24, routed)          0.678     7.935    dvi2rgb_0_inst/U0/DataDecoders[0].DecoderX/rTimeoutCnt[0]_i_1__1_n_0
    SLICE_X14Y119        FDRE                                         r  dvi2rgb_0_inst/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    R4                                                0.000    20.000 r  i_clk (IN)
                         net (fo=0)                   0.000    20.000    i_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.366    21.366 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    22.965    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.042 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.394    24.436    dvi2rgb_0_inst/U0/DataDecoders[0].DecoderX/RefClk
    SLICE_X14Y119        FDRE                                         r  dvi2rgb_0_inst/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[23]/C
                         clock pessimism              0.251    24.687    
                         clock uncertainty           -0.035    24.651    
    SLICE_X14Y119        FDRE (Setup_fdre_C_CE)      -0.136    24.515    dvi2rgb_0_inst/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[23]
  -------------------------------------------------------------------
                         required time                         24.515    
                         arrival time                          -7.935    
  -------------------------------------------------------------------
                         slack                                 16.581    

Slack (MET) :             16.694ns  (required time - arrival time)
  Source:                 dvi2rgb_0_inst/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dvi2rgb_0_inst/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.109ns  (logic 0.643ns (20.683%)  route 2.466ns (79.317%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.437ns = ( 24.437 - 20.000 ) 
    Source Clock Delay      (SCD):    4.714ns
    Clock Pessimism Removal (CPR):    0.251ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    R4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.121    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.202 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.512     4.714    dvi2rgb_0_inst/U0/DataDecoders[0].DecoderX/RefClk
    SLICE_X14Y117        FDRE                                         r  dvi2rgb_0_inst/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y117        FDRE (Prop_fdre_C_Q)         0.433     5.147 f  dvi2rgb_0_inst/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[15]/Q
                         net (fo=2, routed)           1.114     6.261    dvi2rgb_0_inst/U0/DataDecoders[0].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[15]
    SLICE_X15Y114        LUT4 (Prop_lut4_I1_O)        0.105     6.366 r  dvi2rgb_0_inst/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_4__1/O
                         net (fo=2, routed)           0.785     7.152    dvi2rgb_0_inst/U0/DataDecoders[0].DecoderX/SyncBaseOvf_n_3
    SLICE_X15Y116        LUT6 (Prop_lut6_I2_O)        0.105     7.257 r  dvi2rgb_0_inst/U0/DataDecoders[0].DecoderX/rTimeoutCnt[0]_i_1__1/O
                         net (fo=24, routed)          0.566     7.823    dvi2rgb_0_inst/U0/DataDecoders[0].DecoderX/rTimeoutCnt[0]_i_1__1_n_0
    SLICE_X14Y118        FDRE                                         r  dvi2rgb_0_inst/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    R4                                                0.000    20.000 r  i_clk (IN)
                         net (fo=0)                   0.000    20.000    i_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.366    21.366 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    22.965    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.042 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.395    24.437    dvi2rgb_0_inst/U0/DataDecoders[0].DecoderX/RefClk
    SLICE_X14Y118        FDRE                                         r  dvi2rgb_0_inst/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[16]/C
                         clock pessimism              0.251    24.688    
                         clock uncertainty           -0.035    24.652    
    SLICE_X14Y118        FDRE (Setup_fdre_C_CE)      -0.136    24.516    dvi2rgb_0_inst/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[16]
  -------------------------------------------------------------------
                         required time                         24.516    
                         arrival time                          -7.823    
  -------------------------------------------------------------------
                         slack                                 16.694    

Slack (MET) :             16.694ns  (required time - arrival time)
  Source:                 dvi2rgb_0_inst/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dvi2rgb_0_inst/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.109ns  (logic 0.643ns (20.683%)  route 2.466ns (79.317%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.437ns = ( 24.437 - 20.000 ) 
    Source Clock Delay      (SCD):    4.714ns
    Clock Pessimism Removal (CPR):    0.251ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    R4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.121    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.202 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.512     4.714    dvi2rgb_0_inst/U0/DataDecoders[0].DecoderX/RefClk
    SLICE_X14Y117        FDRE                                         r  dvi2rgb_0_inst/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y117        FDRE (Prop_fdre_C_Q)         0.433     5.147 f  dvi2rgb_0_inst/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[15]/Q
                         net (fo=2, routed)           1.114     6.261    dvi2rgb_0_inst/U0/DataDecoders[0].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[15]
    SLICE_X15Y114        LUT4 (Prop_lut4_I1_O)        0.105     6.366 r  dvi2rgb_0_inst/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_4__1/O
                         net (fo=2, routed)           0.785     7.152    dvi2rgb_0_inst/U0/DataDecoders[0].DecoderX/SyncBaseOvf_n_3
    SLICE_X15Y116        LUT6 (Prop_lut6_I2_O)        0.105     7.257 r  dvi2rgb_0_inst/U0/DataDecoders[0].DecoderX/rTimeoutCnt[0]_i_1__1/O
                         net (fo=24, routed)          0.566     7.823    dvi2rgb_0_inst/U0/DataDecoders[0].DecoderX/rTimeoutCnt[0]_i_1__1_n_0
    SLICE_X14Y118        FDRE                                         r  dvi2rgb_0_inst/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    R4                                                0.000    20.000 r  i_clk (IN)
                         net (fo=0)                   0.000    20.000    i_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.366    21.366 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    22.965    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.042 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.395    24.437    dvi2rgb_0_inst/U0/DataDecoders[0].DecoderX/RefClk
    SLICE_X14Y118        FDRE                                         r  dvi2rgb_0_inst/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[17]/C
                         clock pessimism              0.251    24.688    
                         clock uncertainty           -0.035    24.652    
    SLICE_X14Y118        FDRE (Setup_fdre_C_CE)      -0.136    24.516    dvi2rgb_0_inst/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[17]
  -------------------------------------------------------------------
                         required time                         24.516    
                         arrival time                          -7.823    
  -------------------------------------------------------------------
                         slack                                 16.694    

Slack (MET) :             16.694ns  (required time - arrival time)
  Source:                 dvi2rgb_0_inst/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dvi2rgb_0_inst/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.109ns  (logic 0.643ns (20.683%)  route 2.466ns (79.317%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.437ns = ( 24.437 - 20.000 ) 
    Source Clock Delay      (SCD):    4.714ns
    Clock Pessimism Removal (CPR):    0.251ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    R4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.121    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.202 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.512     4.714    dvi2rgb_0_inst/U0/DataDecoders[0].DecoderX/RefClk
    SLICE_X14Y117        FDRE                                         r  dvi2rgb_0_inst/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y117        FDRE (Prop_fdre_C_Q)         0.433     5.147 f  dvi2rgb_0_inst/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[15]/Q
                         net (fo=2, routed)           1.114     6.261    dvi2rgb_0_inst/U0/DataDecoders[0].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[15]
    SLICE_X15Y114        LUT4 (Prop_lut4_I1_O)        0.105     6.366 r  dvi2rgb_0_inst/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_4__1/O
                         net (fo=2, routed)           0.785     7.152    dvi2rgb_0_inst/U0/DataDecoders[0].DecoderX/SyncBaseOvf_n_3
    SLICE_X15Y116        LUT6 (Prop_lut6_I2_O)        0.105     7.257 r  dvi2rgb_0_inst/U0/DataDecoders[0].DecoderX/rTimeoutCnt[0]_i_1__1/O
                         net (fo=24, routed)          0.566     7.823    dvi2rgb_0_inst/U0/DataDecoders[0].DecoderX/rTimeoutCnt[0]_i_1__1_n_0
    SLICE_X14Y118        FDRE                                         r  dvi2rgb_0_inst/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    R4                                                0.000    20.000 r  i_clk (IN)
                         net (fo=0)                   0.000    20.000    i_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.366    21.366 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    22.965    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.042 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.395    24.437    dvi2rgb_0_inst/U0/DataDecoders[0].DecoderX/RefClk
    SLICE_X14Y118        FDRE                                         r  dvi2rgb_0_inst/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[18]/C
                         clock pessimism              0.251    24.688    
                         clock uncertainty           -0.035    24.652    
    SLICE_X14Y118        FDRE (Setup_fdre_C_CE)      -0.136    24.516    dvi2rgb_0_inst/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[18]
  -------------------------------------------------------------------
                         required time                         24.516    
                         arrival time                          -7.823    
  -------------------------------------------------------------------
                         slack                                 16.694    

Slack (MET) :             16.694ns  (required time - arrival time)
  Source:                 dvi2rgb_0_inst/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dvi2rgb_0_inst/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.109ns  (logic 0.643ns (20.683%)  route 2.466ns (79.317%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.437ns = ( 24.437 - 20.000 ) 
    Source Clock Delay      (SCD):    4.714ns
    Clock Pessimism Removal (CPR):    0.251ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    R4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.121    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.202 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.512     4.714    dvi2rgb_0_inst/U0/DataDecoders[0].DecoderX/RefClk
    SLICE_X14Y117        FDRE                                         r  dvi2rgb_0_inst/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y117        FDRE (Prop_fdre_C_Q)         0.433     5.147 f  dvi2rgb_0_inst/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[15]/Q
                         net (fo=2, routed)           1.114     6.261    dvi2rgb_0_inst/U0/DataDecoders[0].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[15]
    SLICE_X15Y114        LUT4 (Prop_lut4_I1_O)        0.105     6.366 r  dvi2rgb_0_inst/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_4__1/O
                         net (fo=2, routed)           0.785     7.152    dvi2rgb_0_inst/U0/DataDecoders[0].DecoderX/SyncBaseOvf_n_3
    SLICE_X15Y116        LUT6 (Prop_lut6_I2_O)        0.105     7.257 r  dvi2rgb_0_inst/U0/DataDecoders[0].DecoderX/rTimeoutCnt[0]_i_1__1/O
                         net (fo=24, routed)          0.566     7.823    dvi2rgb_0_inst/U0/DataDecoders[0].DecoderX/rTimeoutCnt[0]_i_1__1_n_0
    SLICE_X14Y118        FDRE                                         r  dvi2rgb_0_inst/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    R4                                                0.000    20.000 r  i_clk (IN)
                         net (fo=0)                   0.000    20.000    i_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.366    21.366 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    22.965    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.042 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.395    24.437    dvi2rgb_0_inst/U0/DataDecoders[0].DecoderX/RefClk
    SLICE_X14Y118        FDRE                                         r  dvi2rgb_0_inst/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[19]/C
                         clock pessimism              0.251    24.688    
                         clock uncertainty           -0.035    24.652    
    SLICE_X14Y118        FDRE (Setup_fdre_C_CE)      -0.136    24.516    dvi2rgb_0_inst/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[19]
  -------------------------------------------------------------------
                         required time                         24.516    
                         arrival time                          -7.823    
  -------------------------------------------------------------------
                         slack                                 16.694    

Slack (MET) :             16.797ns  (required time - arrival time)
  Source:                 dvi2rgb_0_inst/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dvi2rgb_0_inst/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.990ns  (logic 0.643ns (21.504%)  route 2.347ns (78.496%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.432ns = ( 24.432 - 20.000 ) 
    Source Clock Delay      (SCD):    4.707ns
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    R4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.121    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.202 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.505     4.707    dvi2rgb_0_inst/U0/DataDecoders[1].DecoderX/RefClk
    SLICE_X10Y126        FDRE                                         r  dvi2rgb_0_inst/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y126        FDRE (Prop_fdre_C_Q)         0.433     5.140 f  dvi2rgb_0_inst/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[15]/Q
                         net (fo=2, routed)           0.739     5.879    dvi2rgb_0_inst/U0/DataDecoders[1].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[15]
    SLICE_X11Y123        LUT4 (Prop_lut4_I1_O)        0.105     5.984 r  dvi2rgb_0_inst/U0/DataDecoders[1].DecoderX/SyncBaseOvf/iIn_q_i_4__0/O
                         net (fo=2, routed)           1.077     7.060    dvi2rgb_0_inst/U0/DataDecoders[1].DecoderX/SyncBaseOvf_n_3
    SLICE_X11Y126        LUT6 (Prop_lut6_I2_O)        0.105     7.165 r  dvi2rgb_0_inst/U0/DataDecoders[1].DecoderX/rTimeoutCnt[0]_i_1__0/O
                         net (fo=24, routed)          0.532     7.697    dvi2rgb_0_inst/U0/DataDecoders[1].DecoderX/rTimeoutCnt[0]_i_1__0_n_0
    SLICE_X10Y123        FDRE                                         r  dvi2rgb_0_inst/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    R4                                                0.000    20.000 r  i_clk (IN)
                         net (fo=0)                   0.000    20.000    i_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.366    21.366 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    22.965    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.042 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.390    24.432    dvi2rgb_0_inst/U0/DataDecoders[1].DecoderX/RefClk
    SLICE_X10Y123        FDRE                                         r  dvi2rgb_0_inst/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[0]/C
                         clock pessimism              0.234    24.666    
                         clock uncertainty           -0.035    24.630    
    SLICE_X10Y123        FDRE (Setup_fdre_C_CE)      -0.136    24.494    dvi2rgb_0_inst/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[0]
  -------------------------------------------------------------------
                         required time                         24.494    
                         arrival time                          -7.697    
  -------------------------------------------------------------------
                         slack                                 16.797    

Slack (MET) :             16.797ns  (required time - arrival time)
  Source:                 dvi2rgb_0_inst/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dvi2rgb_0_inst/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.990ns  (logic 0.643ns (21.504%)  route 2.347ns (78.496%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.432ns = ( 24.432 - 20.000 ) 
    Source Clock Delay      (SCD):    4.707ns
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    R4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.121    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.202 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.505     4.707    dvi2rgb_0_inst/U0/DataDecoders[1].DecoderX/RefClk
    SLICE_X10Y126        FDRE                                         r  dvi2rgb_0_inst/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y126        FDRE (Prop_fdre_C_Q)         0.433     5.140 f  dvi2rgb_0_inst/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[15]/Q
                         net (fo=2, routed)           0.739     5.879    dvi2rgb_0_inst/U0/DataDecoders[1].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[15]
    SLICE_X11Y123        LUT4 (Prop_lut4_I1_O)        0.105     5.984 r  dvi2rgb_0_inst/U0/DataDecoders[1].DecoderX/SyncBaseOvf/iIn_q_i_4__0/O
                         net (fo=2, routed)           1.077     7.060    dvi2rgb_0_inst/U0/DataDecoders[1].DecoderX/SyncBaseOvf_n_3
    SLICE_X11Y126        LUT6 (Prop_lut6_I2_O)        0.105     7.165 r  dvi2rgb_0_inst/U0/DataDecoders[1].DecoderX/rTimeoutCnt[0]_i_1__0/O
                         net (fo=24, routed)          0.532     7.697    dvi2rgb_0_inst/U0/DataDecoders[1].DecoderX/rTimeoutCnt[0]_i_1__0_n_0
    SLICE_X10Y123        FDRE                                         r  dvi2rgb_0_inst/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    R4                                                0.000    20.000 r  i_clk (IN)
                         net (fo=0)                   0.000    20.000    i_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.366    21.366 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    22.965    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.042 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.390    24.432    dvi2rgb_0_inst/U0/DataDecoders[1].DecoderX/RefClk
    SLICE_X10Y123        FDRE                                         r  dvi2rgb_0_inst/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[1]/C
                         clock pessimism              0.234    24.666    
                         clock uncertainty           -0.035    24.630    
    SLICE_X10Y123        FDRE (Setup_fdre_C_CE)      -0.136    24.494    dvi2rgb_0_inst/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[1]
  -------------------------------------------------------------------
                         required time                         24.494    
                         arrival time                          -7.697    
  -------------------------------------------------------------------
                         slack                                 16.797    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 dvi2rgb_0_inst/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dvi2rgb_0_inst/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.084ns
    Source Clock Delay      (SCD):    1.568ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    R4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.900    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.926 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.642     1.568    dvi2rgb_0_inst/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X13Y115        FDPE                                         r  dvi2rgb_0_inst/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y115        FDPE (Prop_fdpe_C_Q)         0.141     1.709 r  dvi2rgb_0_inst/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.055     1.764    dvi2rgb_0_inst/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages[0]
    SLICE_X13Y115        FDPE                                         r  dvi2rgb_0_inst/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    R4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.141    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.170 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.914     2.084    dvi2rgb_0_inst/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X13Y115        FDPE                                         r  dvi2rgb_0_inst/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.517     1.568    
    SLICE_X13Y115        FDPE (Hold_fdpe_C_D)         0.075     1.643    dvi2rgb_0_inst/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.643    
                         arrival time                           1.764    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 dvi2rgb_0_inst/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dvi2rgb_0_inst/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.076ns
    Source Clock Delay      (SCD):    1.560ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    R4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.900    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.926 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.634     1.560    dvi2rgb_0_inst/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X11Y123        FDPE                                         r  dvi2rgb_0_inst/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y123        FDPE (Prop_fdpe_C_Q)         0.141     1.701 r  dvi2rgb_0_inst/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.055     1.756    dvi2rgb_0_inst/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages[0]
    SLICE_X11Y123        FDPE                                         r  dvi2rgb_0_inst/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    R4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.141    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.170 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.906     2.076    dvi2rgb_0_inst/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X11Y123        FDPE                                         r  dvi2rgb_0_inst/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.517     1.560    
    SLICE_X11Y123        FDPE (Hold_fdpe_C_D)         0.075     1.635    dvi2rgb_0_inst/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.635    
                         arrival time                           1.756    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 dvi2rgb_0_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dvi2rgb_0_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.109ns
    Source Clock Delay      (SCD):    1.592ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    R4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.900    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.926 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.666     1.592    dvi2rgb_0_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X1Y129         FDPE                                         r  dvi2rgb_0_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y129         FDPE (Prop_fdpe_C_Q)         0.141     1.733 r  dvi2rgb_0_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.055     1.788    dvi2rgb_0_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages[0]
    SLICE_X1Y129         FDPE                                         r  dvi2rgb_0_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    R4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.141    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.170 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.939     2.109    dvi2rgb_0_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X1Y129         FDPE                                         r  dvi2rgb_0_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.518     1.592    
    SLICE_X1Y129         FDPE (Hold_fdpe_C_D)         0.075     1.667    dvi2rgb_0_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.667    
                         arrival time                           1.788    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 dvi2rgb_0_inst/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dvi2rgb_0_inst/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.104ns
    Source Clock Delay      (SCD):    1.588ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    R4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.900    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.926 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.662     1.588    dvi2rgb_0_inst/U0/TMDS_ClockingX/MMCM_LockSync/RefClk
    SLICE_X1Y125         FDRE                                         r  dvi2rgb_0_inst/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y125         FDRE (Prop_fdre_C_Q)         0.141     1.729 r  dvi2rgb_0_inst/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.055     1.784    dvi2rgb_0_inst/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages[0]
    SLICE_X1Y125         FDRE                                         r  dvi2rgb_0_inst/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    R4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.141    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.170 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.934     2.104    dvi2rgb_0_inst/U0/TMDS_ClockingX/MMCM_LockSync/RefClk
    SLICE_X1Y125         FDRE                                         r  dvi2rgb_0_inst/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]/C
                         clock pessimism             -0.517     1.588    
    SLICE_X1Y125         FDRE (Hold_fdre_C_D)         0.075     1.663    dvi2rgb_0_inst/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.663    
                         arrival time                           1.784    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 dvi2rgb_0_inst/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dvi2rgb_0_inst/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.141ns (68.843%)  route 0.064ns (31.157%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.111ns
    Source Clock Delay      (SCD):    1.594ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    R4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.900    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.926 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.668     1.594    dvi2rgb_0_inst/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/RefClk
    SLICE_X0Y131         FDPE                                         r  dvi2rgb_0_inst/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y131         FDPE (Prop_fdpe_C_Q)         0.141     1.735 r  dvi2rgb_0_inst/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.064     1.799    dvi2rgb_0_inst/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages[0]
    SLICE_X0Y131         FDPE                                         r  dvi2rgb_0_inst/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    R4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.141    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.170 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.941     2.111    dvi2rgb_0_inst/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/RefClk
    SLICE_X0Y131         FDPE                                         r  dvi2rgb_0_inst/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.518     1.594    
    SLICE_X0Y131         FDPE (Hold_fdpe_C_D)         0.075     1.669    dvi2rgb_0_inst/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.669    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 dvi2rgb_0_inst/U0/TMDS_ClockingX/rMMCM_LckdFallingFlag_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dvi2rgb_0_inst/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.141ns (57.101%)  route 0.106ns (42.899%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.109ns
    Source Clock Delay      (SCD):    1.591ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    R4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.900    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.926 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.665     1.591    dvi2rgb_0_inst/U0/TMDS_ClockingX/RefClk
    SLICE_X1Y128         FDRE                                         r  dvi2rgb_0_inst/U0/TMDS_ClockingX/rMMCM_LckdFallingFlag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y128         FDRE (Prop_fdre_C_Q)         0.141     1.732 r  dvi2rgb_0_inst/U0/TMDS_ClockingX/rMMCM_LckdFallingFlag_reg/Q
                         net (fo=2, routed)           0.106     1.838    dvi2rgb_0_inst/U0/TMDS_ClockingX/rMMCM_LckdFallingFlag
    SLICE_X3Y129         FDPE                                         r  dvi2rgb_0_inst/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    R4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.141    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.170 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.939     2.109    dvi2rgb_0_inst/U0/TMDS_ClockingX/RefClk
    SLICE_X3Y129         FDPE                                         r  dvi2rgb_0_inst/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/C
                         clock pessimism             -0.504     1.606    
    SLICE_X3Y129         FDPE (Hold_fdpe_C_D)         0.075     1.681    dvi2rgb_0_inst/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.681    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 dvi2rgb_0_inst/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dvi2rgb_0_inst/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.227ns (81.240%)  route 0.052ns (18.760%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.109ns
    Source Clock Delay      (SCD):    1.592ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    R4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.900    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.926 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.666     1.592    dvi2rgb_0_inst/U0/TMDS_ClockingX/RefClk
    SLICE_X3Y129         FDPE                                         r  dvi2rgb_0_inst/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y129         FDPE (Prop_fdpe_C_Q)         0.128     1.720 r  dvi2rgb_0_inst/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/Q
                         net (fo=1, routed)           0.052     1.772    dvi2rgb_0_inst/U0/TMDS_ClockingX/rMMCM_Reset_q[1]
    SLICE_X3Y129         LUT2 (Prop_lut2_I1_O)        0.099     1.871 r  dvi2rgb_0_inst/U0/TMDS_ClockingX/rMMCM_Reset_q[0]_i_1/O
                         net (fo=1, routed)           0.000     1.871    dvi2rgb_0_inst/U0/TMDS_ClockingX/rMMCM_Reset_q[0]_i_1_n_0
    SLICE_X3Y129         FDPE                                         r  dvi2rgb_0_inst/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    R4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.141    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.170 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.939     2.109    dvi2rgb_0_inst/U0/TMDS_ClockingX/RefClk
    SLICE_X3Y129         FDPE                                         r  dvi2rgb_0_inst/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/C
                         clock pessimism             -0.518     1.592    
    SLICE_X3Y129         FDPE (Hold_fdpe_C_D)         0.091     1.683    dvi2rgb_0_inst/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.683    
                         arrival time                           1.871    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 dvi2rgb_0_inst/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dvi2rgb_0_inst/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.227ns (77.690%)  route 0.065ns (22.310%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.104ns
    Source Clock Delay      (SCD):    1.588ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    R4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.900    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.926 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.662     1.588    dvi2rgb_0_inst/U0/TMDS_ClockingX/MMCM_LockSync/RefClk
    SLICE_X1Y125         FDRE                                         r  dvi2rgb_0_inst/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y125         FDRE (Prop_fdre_C_Q)         0.128     1.716 r  dvi2rgb_0_inst/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]/Q
                         net (fo=3, routed)           0.065     1.781    dvi2rgb_0_inst/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages[1]
    SLICE_X1Y125         LUT2 (Prop_lut2_I0_O)        0.099     1.880 r  dvi2rgb_0_inst/U0/TMDS_ClockingX/MMCM_LockSync/rMMCM_LckdRisingFlag_i_1/O
                         net (fo=1, routed)           0.000     1.880    dvi2rgb_0_inst/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag0
    SLICE_X1Y125         FDRE                                         r  dvi2rgb_0_inst/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    R4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.141    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.170 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.934     2.104    dvi2rgb_0_inst/U0/TMDS_ClockingX/RefClk
    SLICE_X1Y125         FDRE                                         r  dvi2rgb_0_inst/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg/C
                         clock pessimism             -0.517     1.588    
    SLICE_X1Y125         FDRE (Hold_fdre_C_D)         0.092     1.680    dvi2rgb_0_inst/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg
  -------------------------------------------------------------------
                         required time                         -1.680    
                         arrival time                           1.880    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 dvi2rgb_0_inst/U0/TMDS_ClockingX/rMMCM_Locked_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dvi2rgb_0_inst/U0/TMDS_ClockingX/rMMCM_LckdFallingFlag_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.227ns (73.952%)  route 0.080ns (26.048%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.108ns
    Source Clock Delay      (SCD):    1.591ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    R4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.900    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.926 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.665     1.591    dvi2rgb_0_inst/U0/TMDS_ClockingX/RefClk
    SLICE_X1Y128         FDRE                                         r  dvi2rgb_0_inst/U0/TMDS_ClockingX/rMMCM_Locked_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y128         FDRE (Prop_fdre_C_Q)         0.128     1.719 r  dvi2rgb_0_inst/U0/TMDS_ClockingX/rMMCM_Locked_q_reg[1]/Q
                         net (fo=3, routed)           0.080     1.799    dvi2rgb_0_inst/U0/TMDS_ClockingX/MMCM_LockSync/Q[0]
    SLICE_X1Y128         LUT2 (Prop_lut2_I0_O)        0.099     1.898 r  dvi2rgb_0_inst/U0/TMDS_ClockingX/MMCM_LockSync/rMMCM_LckdFallingFlag_i_1/O
                         net (fo=1, routed)           0.000     1.898    dvi2rgb_0_inst/U0/TMDS_ClockingX/rMMCM_LckdFallingFlag0
    SLICE_X1Y128         FDRE                                         r  dvi2rgb_0_inst/U0/TMDS_ClockingX/rMMCM_LckdFallingFlag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    R4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.141    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.170 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.938     2.108    dvi2rgb_0_inst/U0/TMDS_ClockingX/RefClk
    SLICE_X1Y128         FDRE                                         r  dvi2rgb_0_inst/U0/TMDS_ClockingX/rMMCM_LckdFallingFlag_reg/C
                         clock pessimism             -0.518     1.591    
    SLICE_X1Y128         FDRE (Hold_fdre_C_D)         0.091     1.682    dvi2rgb_0_inst/U0/TMDS_ClockingX/rMMCM_LckdFallingFlag_reg
  -------------------------------------------------------------------
                         required time                         -1.682    
                         arrival time                           1.898    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 dvi2rgb_0_inst/U0/TMDS_ClockingX/rMMCM_Locked_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dvi2rgb_0_inst/U0/TMDS_ClockingX/aLocked_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.503%)  route 0.176ns (55.497%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.110ns
    Source Clock Delay      (SCD):    1.593ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    R4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.900    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.926 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.667     1.593    dvi2rgb_0_inst/U0/TMDS_ClockingX/RefClk
    SLICE_X1Y130         FDRE                                         r  dvi2rgb_0_inst/U0/TMDS_ClockingX/rMMCM_Locked_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y130         FDRE (Prop_fdre_C_Q)         0.141     1.734 r  dvi2rgb_0_inst/U0/TMDS_ClockingX/rMMCM_Locked_q_reg[0]/Q
                         net (fo=1, routed)           0.176     1.910    dvi2rgb_0_inst/U0/TMDS_ClockingX/rMMCM_Locked_q_reg_n_0_[0]
    SLICE_X2Y130         FDCE                                         r  dvi2rgb_0_inst/U0/TMDS_ClockingX/aLocked_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    R4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.141    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.170 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.940     2.110    dvi2rgb_0_inst/U0/TMDS_ClockingX/RefClk
    SLICE_X2Y130         FDCE                                         r  dvi2rgb_0_inst/U0/TMDS_ClockingX/aLocked_reg/C
                         clock pessimism             -0.504     1.607    
    SLICE_X2Y130         FDCE (Hold_fdce_C_D)         0.059     1.666    dvi2rgb_0_inst/U0/TMDS_ClockingX/aLocked_reg
  -------------------------------------------------------------------
                         required time                         -1.666    
                         arrival time                           1.910    
  -------------------------------------------------------------------
                         slack                                  0.244    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { i_clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYCTRL/REFCLK  n/a            2.438         20.000      17.562     IDELAYCTRL_X0Y2  dvi2rgb_0_inst/U0/TMDS_ClockingX/IDelayCtrlX/REFCLK
Min Period        n/a     BUFG/I             n/a            1.592         20.000      18.408     BUFGCTRL_X0Y0    i_clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C             n/a            1.000         20.000      19.000     SLICE_X14Y114    dvi2rgb_0_inst/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         20.000      19.000     SLICE_X14Y116    dvi2rgb_0_inst/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[10]/C
Min Period        n/a     FDRE/C             n/a            1.000         20.000      19.000     SLICE_X14Y116    dvi2rgb_0_inst/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[11]/C
Min Period        n/a     FDRE/C             n/a            1.000         20.000      19.000     SLICE_X14Y117    dvi2rgb_0_inst/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[12]/C
Min Period        n/a     FDRE/C             n/a            1.000         20.000      19.000     SLICE_X14Y117    dvi2rgb_0_inst/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[13]/C
Min Period        n/a     FDRE/C             n/a            1.000         20.000      19.000     SLICE_X14Y117    dvi2rgb_0_inst/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[14]/C
Min Period        n/a     FDRE/C             n/a            1.000         20.000      19.000     SLICE_X14Y117    dvi2rgb_0_inst/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[15]/C
Min Period        n/a     FDRE/C             n/a            1.000         20.000      19.000     SLICE_X14Y118    dvi2rgb_0_inst/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[16]/C
Max Period        n/a     IDELAYCTRL/REFCLK  n/a            5.264         20.000      -14.736    IDELAYCTRL_X0Y2  dvi2rgb_0_inst/U0/TMDS_ClockingX/IDelayCtrlX/REFCLK
Low Pulse Width   Slow    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X14Y114    dvi2rgb_0_inst/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X14Y114    dvi2rgb_0_inst/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X14Y116    dvi2rgb_0_inst/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[10]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X14Y116    dvi2rgb_0_inst/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[10]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X14Y116    dvi2rgb_0_inst/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[11]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X14Y116    dvi2rgb_0_inst/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[11]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X14Y117    dvi2rgb_0_inst/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[12]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X14Y117    dvi2rgb_0_inst/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[12]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X14Y117    dvi2rgb_0_inst/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[13]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X14Y117    dvi2rgb_0_inst/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[13]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X14Y114    dvi2rgb_0_inst/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X14Y114    dvi2rgb_0_inst/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X14Y116    dvi2rgb_0_inst/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[10]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X14Y116    dvi2rgb_0_inst/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[10]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X14Y116    dvi2rgb_0_inst/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[11]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X14Y116    dvi2rgb_0_inst/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[11]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X14Y117    dvi2rgb_0_inst/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[12]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X14Y117    dvi2rgb_0_inst/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[12]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X14Y117    dvi2rgb_0_inst/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[13]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X14Y117    dvi2rgb_0_inst/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[13]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack       18.702ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.448ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             18.702ns  (required time - arrival time)
  Source:                 dvi2rgb_0_inst/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dvi2rgb_0_inst/U0/TMDS_ClockingX/aLocked_reg/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.841ns  (logic 0.348ns (41.370%)  route 0.493ns (58.630%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.505ns = ( 24.505 - 20.000 ) 
    Source Clock Delay      (SCD):    4.781ns
    Clock Pessimism Removal (CPR):    0.250ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    R4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.121    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.202 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.579     4.781    dvi2rgb_0_inst/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/RefClk
    SLICE_X0Y131         FDPE                                         r  dvi2rgb_0_inst/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y131         FDPE (Prop_fdpe_C_Q)         0.348     5.129 f  dvi2rgb_0_inst/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.493     5.622    dvi2rgb_0_inst/U0/TMDS_ClockingX/RdyLostReset_n_0
    SLICE_X2Y130         FDCE                                         f  dvi2rgb_0_inst/U0/TMDS_ClockingX/aLocked_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    R4                                                0.000    20.000 r  i_clk (IN)
                         net (fo=0)                   0.000    20.000    i_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.366    21.366 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    22.965    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.042 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.463    24.505    dvi2rgb_0_inst/U0/TMDS_ClockingX/RefClk
    SLICE_X2Y130         FDCE                                         r  dvi2rgb_0_inst/U0/TMDS_ClockingX/aLocked_reg/C
                         clock pessimism              0.250    24.755    
                         clock uncertainty           -0.035    24.719    
    SLICE_X2Y130         FDCE (Recov_fdce_C_CLR)     -0.395    24.324    dvi2rgb_0_inst/U0/TMDS_ClockingX/aLocked_reg
  -------------------------------------------------------------------
                         required time                         24.324    
                         arrival time                          -5.622    
  -------------------------------------------------------------------
                         slack                                 18.702    

Slack (MET) :             18.751ns  (required time - arrival time)
  Source:                 dvi2rgb_0_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dvi2rgb_0_inst/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.760ns  (logic 0.348ns (45.789%)  route 0.412ns (54.211%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.504ns = ( 24.504 - 20.000 ) 
    Source Clock Delay      (SCD):    4.779ns
    Clock Pessimism Removal (CPR):    0.250ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    R4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.121    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.202 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.577     4.779    dvi2rgb_0_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X1Y129         FDPE                                         r  dvi2rgb_0_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y129         FDPE (Prop_fdpe_C_Q)         0.348     5.127 f  dvi2rgb_0_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.412     5.539    dvi2rgb_0_inst/U0/TMDS_ClockingX/rLockLostRst
    SLICE_X3Y129         FDPE                                         f  dvi2rgb_0_inst/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    R4                                                0.000    20.000 r  i_clk (IN)
                         net (fo=0)                   0.000    20.000    i_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.366    21.366 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    22.965    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.042 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.462    24.504    dvi2rgb_0_inst/U0/TMDS_ClockingX/RefClk
    SLICE_X3Y129         FDPE                                         r  dvi2rgb_0_inst/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/C
                         clock pessimism              0.250    24.754    
                         clock uncertainty           -0.035    24.718    
    SLICE_X3Y129         FDPE (Recov_fdpe_C_PRE)     -0.429    24.289    dvi2rgb_0_inst/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]
  -------------------------------------------------------------------
                         required time                         24.289    
                         arrival time                          -5.539    
  -------------------------------------------------------------------
                         slack                                 18.751    

Slack (MET) :             18.751ns  (required time - arrival time)
  Source:                 dvi2rgb_0_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dvi2rgb_0_inst/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.760ns  (logic 0.348ns (45.789%)  route 0.412ns (54.211%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.504ns = ( 24.504 - 20.000 ) 
    Source Clock Delay      (SCD):    4.779ns
    Clock Pessimism Removal (CPR):    0.250ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    R4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.121    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.202 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.577     4.779    dvi2rgb_0_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X1Y129         FDPE                                         r  dvi2rgb_0_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y129         FDPE (Prop_fdpe_C_Q)         0.348     5.127 f  dvi2rgb_0_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.412     5.539    dvi2rgb_0_inst/U0/TMDS_ClockingX/rLockLostRst
    SLICE_X3Y129         FDPE                                         f  dvi2rgb_0_inst/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    R4                                                0.000    20.000 r  i_clk (IN)
                         net (fo=0)                   0.000    20.000    i_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.366    21.366 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    22.965    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.042 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.462    24.504    dvi2rgb_0_inst/U0/TMDS_ClockingX/RefClk
    SLICE_X3Y129         FDPE                                         r  dvi2rgb_0_inst/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/C
                         clock pessimism              0.250    24.754    
                         clock uncertainty           -0.035    24.718    
    SLICE_X3Y129         FDPE (Recov_fdpe_C_PRE)     -0.429    24.289    dvi2rgb_0_inst/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]
  -------------------------------------------------------------------
                         required time                         24.289    
                         arrival time                          -5.539    
  -------------------------------------------------------------------
                         slack                                 18.751    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.448ns  (arrival time - required time)
  Source:                 dvi2rgb_0_inst/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dvi2rgb_0_inst/U0/TMDS_ClockingX/aLocked_reg/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.128ns (37.626%)  route 0.212ns (62.374%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.110ns
    Source Clock Delay      (SCD):    1.594ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    R4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.900    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.926 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.668     1.594    dvi2rgb_0_inst/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/RefClk
    SLICE_X0Y131         FDPE                                         r  dvi2rgb_0_inst/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y131         FDPE (Prop_fdpe_C_Q)         0.128     1.722 f  dvi2rgb_0_inst/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.212     1.934    dvi2rgb_0_inst/U0/TMDS_ClockingX/RdyLostReset_n_0
    SLICE_X2Y130         FDCE                                         f  dvi2rgb_0_inst/U0/TMDS_ClockingX/aLocked_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    R4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.141    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.170 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.940     2.110    dvi2rgb_0_inst/U0/TMDS_ClockingX/RefClk
    SLICE_X2Y130         FDCE                                         r  dvi2rgb_0_inst/U0/TMDS_ClockingX/aLocked_reg/C
                         clock pessimism             -0.504     1.607    
    SLICE_X2Y130         FDCE (Remov_fdce_C_CLR)     -0.121     1.486    dvi2rgb_0_inst/U0/TMDS_ClockingX/aLocked_reg
  -------------------------------------------------------------------
                         required time                         -1.486    
                         arrival time                           1.934    
  -------------------------------------------------------------------
                         slack                                  0.448    

Slack (MET) :             0.450ns  (arrival time - required time)
  Source:                 dvi2rgb_0_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dvi2rgb_0_inst/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.128ns (40.633%)  route 0.187ns (59.367%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.109ns
    Source Clock Delay      (SCD):    1.592ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    R4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.900    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.926 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.666     1.592    dvi2rgb_0_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X1Y129         FDPE                                         r  dvi2rgb_0_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y129         FDPE (Prop_fdpe_C_Q)         0.128     1.720 f  dvi2rgb_0_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.187     1.907    dvi2rgb_0_inst/U0/TMDS_ClockingX/rLockLostRst
    SLICE_X3Y129         FDPE                                         f  dvi2rgb_0_inst/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    R4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.141    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.170 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.939     2.109    dvi2rgb_0_inst/U0/TMDS_ClockingX/RefClk
    SLICE_X3Y129         FDPE                                         r  dvi2rgb_0_inst/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/C
                         clock pessimism             -0.504     1.606    
    SLICE_X3Y129         FDPE (Remov_fdpe_C_PRE)     -0.149     1.457    dvi2rgb_0_inst/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.457    
                         arrival time                           1.907    
  -------------------------------------------------------------------
                         slack                                  0.450    

Slack (MET) :             0.450ns  (arrival time - required time)
  Source:                 dvi2rgb_0_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dvi2rgb_0_inst/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.128ns (40.633%)  route 0.187ns (59.367%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.109ns
    Source Clock Delay      (SCD):    1.592ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    R4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.900    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.926 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.666     1.592    dvi2rgb_0_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X1Y129         FDPE                                         r  dvi2rgb_0_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y129         FDPE (Prop_fdpe_C_Q)         0.128     1.720 f  dvi2rgb_0_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.187     1.907    dvi2rgb_0_inst/U0/TMDS_ClockingX/rLockLostRst
    SLICE_X3Y129         FDPE                                         f  dvi2rgb_0_inst/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    R4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.141    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.170 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.939     2.109    dvi2rgb_0_inst/U0/TMDS_ClockingX/RefClk
    SLICE_X3Y129         FDPE                                         r  dvi2rgb_0_inst/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/C
                         clock pessimism             -0.504     1.606    
    SLICE_X3Y129         FDPE (Remov_fdpe_C_PRE)     -0.149     1.457    dvi2rgb_0_inst/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.457    
                         arrival time                           1.907    
  -------------------------------------------------------------------
                         slack                                  0.450    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             9 Endpoints
Min Delay             9 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dvi2rgb_0_inst/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE)
  Destination:            dvi2rgb_0_inst/U0/DataDecoders[2].DecoderX/SyncBaseRst/iIn_q_reg/PRE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.484ns  (logic 0.348ns (14.008%)  route 2.136ns (85.992%))
  Logic Levels:           1  (FDPE=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y130         FDPE                         0.000     0.000 r  dvi2rgb_0_inst/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
    SLICE_X3Y130         FDPE (Prop_fdpe_C_Q)         0.348     0.348 f  dvi2rgb_0_inst/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=27, routed)          2.136     2.484    dvi2rgb_0_inst/U0/DataDecoders[2].DecoderX/SyncBaseRst/oSyncStages_reg[1][0]
    SLICE_X3Y115         FDPE                                         f  dvi2rgb_0_inst/U0/DataDecoders[2].DecoderX/SyncBaseRst/iIn_q_reg/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dvi2rgb_0_inst/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE)
  Destination:            dvi2rgb_0_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/SyncAsyncx/oSyncStages_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.326ns  (logic 0.348ns (14.964%)  route 1.978ns (85.036%))
  Logic Levels:           1  (FDPE=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y130         FDPE                         0.000     0.000 r  dvi2rgb_0_inst/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
    SLICE_X3Y130         FDPE (Prop_fdpe_C_Q)         0.348     0.348 f  dvi2rgb_0_inst/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=27, routed)          1.978     2.326    dvi2rgb_0_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/SyncAsyncx/oSyncStages_reg[1]_0[0]
    SLICE_X5Y115         FDCE                                         f  dvi2rgb_0_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/SyncAsyncx/oSyncStages_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dvi2rgb_0_inst/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE)
  Destination:            dvi2rgb_0_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/SyncAsyncx/oSyncStages_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.326ns  (logic 0.348ns (14.964%)  route 1.978ns (85.036%))
  Logic Levels:           1  (FDPE=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y130         FDPE                         0.000     0.000 r  dvi2rgb_0_inst/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
    SLICE_X3Y130         FDPE (Prop_fdpe_C_Q)         0.348     0.348 f  dvi2rgb_0_inst/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=27, routed)          1.978     2.326    dvi2rgb_0_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/SyncAsyncx/oSyncStages_reg[1]_0[0]
    SLICE_X5Y115         FDCE                                         f  dvi2rgb_0_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/SyncAsyncx/oSyncStages_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dvi2rgb_0_inst/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE)
  Destination:            dvi2rgb_0_inst/U0/DataDecoders[0].DecoderX/SyncBaseRst/iIn_q_reg/PRE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.886ns  (logic 0.348ns (18.454%)  route 1.538ns (81.546%))
  Logic Levels:           1  (FDPE=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y130         FDPE                         0.000     0.000 r  dvi2rgb_0_inst/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
    SLICE_X3Y130         FDPE (Prop_fdpe_C_Q)         0.348     0.348 f  dvi2rgb_0_inst/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=27, routed)          1.538     1.886    dvi2rgb_0_inst/U0/DataDecoders[0].DecoderX/SyncBaseRst/AS[0]
    SLICE_X12Y115        FDPE                                         f  dvi2rgb_0_inst/U0/DataDecoders[0].DecoderX/SyncBaseRst/iIn_q_reg/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dvi2rgb_0_inst/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE)
  Destination:            dvi2rgb_0_inst/U0/DataDecoders[0].DecoderX/SyncBaseOvf/SyncAsyncx/oSyncStages_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.845ns  (logic 0.348ns (18.858%)  route 1.497ns (81.142%))
  Logic Levels:           1  (FDPE=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y130         FDPE                         0.000     0.000 r  dvi2rgb_0_inst/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
    SLICE_X3Y130         FDPE (Prop_fdpe_C_Q)         0.348     0.348 f  dvi2rgb_0_inst/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=27, routed)          1.497     1.845    dvi2rgb_0_inst/U0/DataDecoders[0].DecoderX/SyncBaseOvf/SyncAsyncx/AS[0]
    SLICE_X15Y115        FDCE                                         f  dvi2rgb_0_inst/U0/DataDecoders[0].DecoderX/SyncBaseOvf/SyncAsyncx/oSyncStages_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dvi2rgb_0_inst/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE)
  Destination:            dvi2rgb_0_inst/U0/DataDecoders[0].DecoderX/SyncBaseOvf/SyncAsyncx/oSyncStages_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.845ns  (logic 0.348ns (18.858%)  route 1.497ns (81.142%))
  Logic Levels:           1  (FDPE=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y130         FDPE                         0.000     0.000 r  dvi2rgb_0_inst/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
    SLICE_X3Y130         FDPE (Prop_fdpe_C_Q)         0.348     0.348 f  dvi2rgb_0_inst/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=27, routed)          1.497     1.845    dvi2rgb_0_inst/U0/DataDecoders[0].DecoderX/SyncBaseOvf/SyncAsyncx/AS[0]
    SLICE_X15Y115        FDCE                                         f  dvi2rgb_0_inst/U0/DataDecoders[0].DecoderX/SyncBaseOvf/SyncAsyncx/oSyncStages_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dvi2rgb_0_inst/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE)
  Destination:            dvi2rgb_0_inst/U0/DataDecoders[1].DecoderX/SyncBaseRst/iIn_q_reg/PRE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.653ns  (logic 0.348ns (21.059%)  route 1.305ns (78.941%))
  Logic Levels:           1  (FDPE=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y130         FDPE                         0.000     0.000 r  dvi2rgb_0_inst/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
    SLICE_X3Y130         FDPE (Prop_fdpe_C_Q)         0.348     0.348 f  dvi2rgb_0_inst/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=27, routed)          1.305     1.653    dvi2rgb_0_inst/U0/DataDecoders[1].DecoderX/SyncBaseRst/AS[0]
    SLICE_X12Y122        FDPE                                         f  dvi2rgb_0_inst/U0/DataDecoders[1].DecoderX/SyncBaseRst/iIn_q_reg/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dvi2rgb_0_inst/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE)
  Destination:            dvi2rgb_0_inst/U0/DataDecoders[1].DecoderX/SyncBaseOvf/SyncAsyncx/oSyncStages_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.409ns  (logic 0.348ns (24.700%)  route 1.061ns (75.300%))
  Logic Levels:           1  (FDPE=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y130         FDPE                         0.000     0.000 r  dvi2rgb_0_inst/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
    SLICE_X3Y130         FDPE (Prop_fdpe_C_Q)         0.348     0.348 f  dvi2rgb_0_inst/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=27, routed)          1.061     1.409    dvi2rgb_0_inst/U0/DataDecoders[1].DecoderX/SyncBaseOvf/SyncAsyncx/AS[0]
    SLICE_X10Y122        FDCE                                         f  dvi2rgb_0_inst/U0/DataDecoders[1].DecoderX/SyncBaseOvf/SyncAsyncx/oSyncStages_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dvi2rgb_0_inst/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE)
  Destination:            dvi2rgb_0_inst/U0/DataDecoders[1].DecoderX/SyncBaseOvf/SyncAsyncx/oSyncStages_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.409ns  (logic 0.348ns (24.700%)  route 1.061ns (75.300%))
  Logic Levels:           1  (FDPE=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y130         FDPE                         0.000     0.000 r  dvi2rgb_0_inst/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
    SLICE_X3Y130         FDPE (Prop_fdpe_C_Q)         0.348     0.348 f  dvi2rgb_0_inst/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=27, routed)          1.061     1.409    dvi2rgb_0_inst/U0/DataDecoders[1].DecoderX/SyncBaseOvf/SyncAsyncx/AS[0]
    SLICE_X10Y122        FDCE                                         f  dvi2rgb_0_inst/U0/DataDecoders[1].DecoderX/SyncBaseOvf/SyncAsyncx/oSyncStages_reg[1]/CLR
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dvi2rgb_0_inst/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE)
  Destination:            dvi2rgb_0_inst/U0/DataDecoders[1].DecoderX/SyncBaseOvf/SyncAsyncx/oSyncStages_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.702ns  (logic 0.128ns (18.236%)  route 0.574ns (81.764%))
  Logic Levels:           1  (FDPE=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y130         FDPE                         0.000     0.000 r  dvi2rgb_0_inst/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
    SLICE_X3Y130         FDPE (Prop_fdpe_C_Q)         0.128     0.128 f  dvi2rgb_0_inst/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=27, routed)          0.574     0.702    dvi2rgb_0_inst/U0/DataDecoders[1].DecoderX/SyncBaseOvf/SyncAsyncx/AS[0]
    SLICE_X10Y122        FDCE                                         f  dvi2rgb_0_inst/U0/DataDecoders[1].DecoderX/SyncBaseOvf/SyncAsyncx/oSyncStages_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dvi2rgb_0_inst/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE)
  Destination:            dvi2rgb_0_inst/U0/DataDecoders[1].DecoderX/SyncBaseOvf/SyncAsyncx/oSyncStages_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.702ns  (logic 0.128ns (18.236%)  route 0.574ns (81.764%))
  Logic Levels:           1  (FDPE=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y130         FDPE                         0.000     0.000 r  dvi2rgb_0_inst/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
    SLICE_X3Y130         FDPE (Prop_fdpe_C_Q)         0.128     0.128 f  dvi2rgb_0_inst/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=27, routed)          0.574     0.702    dvi2rgb_0_inst/U0/DataDecoders[1].DecoderX/SyncBaseOvf/SyncAsyncx/AS[0]
    SLICE_X10Y122        FDCE                                         f  dvi2rgb_0_inst/U0/DataDecoders[1].DecoderX/SyncBaseOvf/SyncAsyncx/oSyncStages_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dvi2rgb_0_inst/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE)
  Destination:            dvi2rgb_0_inst/U0/DataDecoders[1].DecoderX/SyncBaseRst/iIn_q_reg/PRE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.812ns  (logic 0.128ns (15.773%)  route 0.684ns (84.227%))
  Logic Levels:           1  (FDPE=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y130         FDPE                         0.000     0.000 r  dvi2rgb_0_inst/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
    SLICE_X3Y130         FDPE (Prop_fdpe_C_Q)         0.128     0.128 f  dvi2rgb_0_inst/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=27, routed)          0.684     0.812    dvi2rgb_0_inst/U0/DataDecoders[1].DecoderX/SyncBaseRst/AS[0]
    SLICE_X12Y122        FDPE                                         f  dvi2rgb_0_inst/U0/DataDecoders[1].DecoderX/SyncBaseRst/iIn_q_reg/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dvi2rgb_0_inst/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE)
  Destination:            dvi2rgb_0_inst/U0/DataDecoders[0].DecoderX/SyncBaseOvf/SyncAsyncx/oSyncStages_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.900ns  (logic 0.128ns (14.216%)  route 0.772ns (85.784%))
  Logic Levels:           1  (FDPE=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y130         FDPE                         0.000     0.000 r  dvi2rgb_0_inst/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
    SLICE_X3Y130         FDPE (Prop_fdpe_C_Q)         0.128     0.128 f  dvi2rgb_0_inst/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=27, routed)          0.772     0.900    dvi2rgb_0_inst/U0/DataDecoders[0].DecoderX/SyncBaseOvf/SyncAsyncx/AS[0]
    SLICE_X15Y115        FDCE                                         f  dvi2rgb_0_inst/U0/DataDecoders[0].DecoderX/SyncBaseOvf/SyncAsyncx/oSyncStages_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dvi2rgb_0_inst/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE)
  Destination:            dvi2rgb_0_inst/U0/DataDecoders[0].DecoderX/SyncBaseOvf/SyncAsyncx/oSyncStages_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.900ns  (logic 0.128ns (14.216%)  route 0.772ns (85.784%))
  Logic Levels:           1  (FDPE=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y130         FDPE                         0.000     0.000 r  dvi2rgb_0_inst/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
    SLICE_X3Y130         FDPE (Prop_fdpe_C_Q)         0.128     0.128 f  dvi2rgb_0_inst/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=27, routed)          0.772     0.900    dvi2rgb_0_inst/U0/DataDecoders[0].DecoderX/SyncBaseOvf/SyncAsyncx/AS[0]
    SLICE_X15Y115        FDCE                                         f  dvi2rgb_0_inst/U0/DataDecoders[0].DecoderX/SyncBaseOvf/SyncAsyncx/oSyncStages_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dvi2rgb_0_inst/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE)
  Destination:            dvi2rgb_0_inst/U0/DataDecoders[0].DecoderX/SyncBaseRst/iIn_q_reg/PRE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.923ns  (logic 0.128ns (13.871%)  route 0.795ns (86.129%))
  Logic Levels:           1  (FDPE=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y130         FDPE                         0.000     0.000 r  dvi2rgb_0_inst/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
    SLICE_X3Y130         FDPE (Prop_fdpe_C_Q)         0.128     0.128 f  dvi2rgb_0_inst/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=27, routed)          0.795     0.923    dvi2rgb_0_inst/U0/DataDecoders[0].DecoderX/SyncBaseRst/AS[0]
    SLICE_X12Y115        FDPE                                         f  dvi2rgb_0_inst/U0/DataDecoders[0].DecoderX/SyncBaseRst/iIn_q_reg/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dvi2rgb_0_inst/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE)
  Destination:            dvi2rgb_0_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/SyncAsyncx/oSyncStages_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.192ns  (logic 0.128ns (10.742%)  route 1.064ns (89.258%))
  Logic Levels:           1  (FDPE=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y130         FDPE                         0.000     0.000 r  dvi2rgb_0_inst/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
    SLICE_X3Y130         FDPE (Prop_fdpe_C_Q)         0.128     0.128 f  dvi2rgb_0_inst/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=27, routed)          1.064     1.192    dvi2rgb_0_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/SyncAsyncx/oSyncStages_reg[1]_0[0]
    SLICE_X5Y115         FDCE                                         f  dvi2rgb_0_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/SyncAsyncx/oSyncStages_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dvi2rgb_0_inst/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE)
  Destination:            dvi2rgb_0_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/SyncAsyncx/oSyncStages_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.192ns  (logic 0.128ns (10.742%)  route 1.064ns (89.258%))
  Logic Levels:           1  (FDPE=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y130         FDPE                         0.000     0.000 r  dvi2rgb_0_inst/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
    SLICE_X3Y130         FDPE (Prop_fdpe_C_Q)         0.128     0.128 f  dvi2rgb_0_inst/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=27, routed)          1.064     1.192    dvi2rgb_0_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/SyncAsyncx/oSyncStages_reg[1]_0[0]
    SLICE_X5Y115         FDCE                                         f  dvi2rgb_0_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/SyncAsyncx/oSyncStages_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dvi2rgb_0_inst/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE)
  Destination:            dvi2rgb_0_inst/U0/DataDecoders[2].DecoderX/SyncBaseRst/iIn_q_reg/PRE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.248ns  (logic 0.128ns (10.255%)  route 1.120ns (89.745%))
  Logic Levels:           1  (FDPE=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y130         FDPE                         0.000     0.000 r  dvi2rgb_0_inst/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
    SLICE_X3Y130         FDPE (Prop_fdpe_C_Q)         0.128     0.128 f  dvi2rgb_0_inst/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=27, routed)          1.120     1.248    dvi2rgb_0_inst/U0/DataDecoders[2].DecoderX/SyncBaseRst/oSyncStages_reg[1][0]
    SLICE_X3Y115         FDPE                                         f  dvi2rgb_0_inst/U0/DataDecoders[2].DecoderX/SyncBaseRst/iIn_q_reg/PRE
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk
  To Clock:  

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dvi2rgb_0_inst/U0/TMDS_ClockingX/aLocked_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dvi2rgb_0_inst/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/PRE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.141ns  (logic 0.538ns (47.140%)  route 0.603ns (52.860%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    R4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.121    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.202 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.578     4.780    dvi2rgb_0_inst/U0/TMDS_ClockingX/RefClk
    SLICE_X2Y130         FDCE                                         r  dvi2rgb_0_inst/U0/TMDS_ClockingX/aLocked_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y130         FDCE (Prop_fdce_C_Q)         0.433     5.213 r  dvi2rgb_0_inst/U0/TMDS_ClockingX/aLocked_reg/Q
                         net (fo=1, routed)           0.202     5.415    dvi2rgb_0_inst/U0/TMDS_ClockingX/aPixelClkLckd
    SLICE_X3Y130         LUT1 (Prop_lut1_I0_O)        0.105     5.520 f  dvi2rgb_0_inst/U0/TMDS_ClockingX/aRst_int_inferred_i_1__0/O
                         net (fo=2, routed)           0.401     5.921    dvi2rgb_0_inst/U0/LockLostReset/SyncAsyncx/AS[0]
    SLICE_X3Y130         FDPE                                         f  dvi2rgb_0_inst/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dvi2rgb_0_inst/U0/TMDS_ClockingX/aLocked_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dvi2rgb_0_inst/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/PRE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.141ns  (logic 0.538ns (47.140%)  route 0.603ns (52.860%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    R4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.121    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.202 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.578     4.780    dvi2rgb_0_inst/U0/TMDS_ClockingX/RefClk
    SLICE_X2Y130         FDCE                                         r  dvi2rgb_0_inst/U0/TMDS_ClockingX/aLocked_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y130         FDCE (Prop_fdce_C_Q)         0.433     5.213 r  dvi2rgb_0_inst/U0/TMDS_ClockingX/aLocked_reg/Q
                         net (fo=1, routed)           0.202     5.415    dvi2rgb_0_inst/U0/TMDS_ClockingX/aPixelClkLckd
    SLICE_X3Y130         LUT1 (Prop_lut1_I0_O)        0.105     5.520 f  dvi2rgb_0_inst/U0/TMDS_ClockingX/aRst_int_inferred_i_1__0/O
                         net (fo=2, routed)           0.401     5.921    dvi2rgb_0_inst/U0/LockLostReset/SyncAsyncx/AS[0]
    SLICE_X3Y130         FDPE                                         f  dvi2rgb_0_inst/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dvi2rgb_0_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dvi2rgb_0_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/SyncAsyncx/oSyncStages_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.086ns  (logic 0.433ns (39.887%)  route 0.653ns (60.113%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    R4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.121    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.202 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.580     4.782    dvi2rgb_0_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/RefClk
    SLICE_X6Y115         FDCE                                         r  dvi2rgb_0_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y115         FDCE (Prop_fdce_C_Q)         0.433     5.215 r  dvi2rgb_0_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_reg/Q
                         net (fo=1, routed)           0.653     5.867    dvi2rgb_0_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/SyncAsyncx/D[0]
    SLICE_X5Y115         FDCE                                         r  dvi2rgb_0_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/SyncAsyncx/oSyncStages_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dvi2rgb_0_inst/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dvi2rgb_0_inst/U0/DataDecoders[0].DecoderX/SyncBaseOvf/SyncAsyncx/oSyncStages_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.032ns  (logic 0.379ns (36.740%)  route 0.653ns (63.260%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    R4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.121    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.202 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.513     4.715    dvi2rgb_0_inst/U0/DataDecoders[0].DecoderX/SyncBaseOvf/RefClk
    SLICE_X15Y116        FDCE                                         r  dvi2rgb_0_inst/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y116        FDCE (Prop_fdce_C_Q)         0.379     5.094 r  dvi2rgb_0_inst/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_reg/Q
                         net (fo=1, routed)           0.653     5.746    dvi2rgb_0_inst/U0/DataDecoders[0].DecoderX/SyncBaseOvf/SyncAsyncx/D[0]
    SLICE_X15Y115        FDCE                                         r  dvi2rgb_0_inst/U0/DataDecoders[0].DecoderX/SyncBaseOvf/SyncAsyncx/oSyncStages_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dvi2rgb_0_inst/U0/DataDecoders[1].DecoderX/SyncBaseOvf/iIn_q_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dvi2rgb_0_inst/U0/DataDecoders[1].DecoderX/SyncBaseOvf/SyncAsyncx/oSyncStages_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.875ns  (logic 0.379ns (43.317%)  route 0.496ns (56.683%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    R4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.121    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.202 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.505     4.707    dvi2rgb_0_inst/U0/DataDecoders[1].DecoderX/SyncBaseOvf/RefClk
    SLICE_X11Y126        FDCE                                         r  dvi2rgb_0_inst/U0/DataDecoders[1].DecoderX/SyncBaseOvf/iIn_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y126        FDCE (Prop_fdce_C_Q)         0.379     5.086 r  dvi2rgb_0_inst/U0/DataDecoders[1].DecoderX/SyncBaseOvf/iIn_q_reg/Q
                         net (fo=1, routed)           0.496     5.582    dvi2rgb_0_inst/U0/DataDecoders[1].DecoderX/SyncBaseOvf/SyncAsyncx/D[0]
    SLICE_X10Y122        FDCE                                         r  dvi2rgb_0_inst/U0/DataDecoders[1].DecoderX/SyncBaseOvf/SyncAsyncx/oSyncStages_reg[0]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dvi2rgb_0_inst/U0/DataDecoders[1].DecoderX/SyncBaseOvf/iIn_q_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dvi2rgb_0_inst/U0/DataDecoders[1].DecoderX/SyncBaseOvf/SyncAsyncx/oSyncStages_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.391ns  (logic 0.141ns (36.067%)  route 0.250ns (63.933%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    R4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.900    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.926 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.634     1.560    dvi2rgb_0_inst/U0/DataDecoders[1].DecoderX/SyncBaseOvf/RefClk
    SLICE_X11Y126        FDCE                                         r  dvi2rgb_0_inst/U0/DataDecoders[1].DecoderX/SyncBaseOvf/iIn_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y126        FDCE (Prop_fdce_C_Q)         0.141     1.701 r  dvi2rgb_0_inst/U0/DataDecoders[1].DecoderX/SyncBaseOvf/iIn_q_reg/Q
                         net (fo=1, routed)           0.250     1.951    dvi2rgb_0_inst/U0/DataDecoders[1].DecoderX/SyncBaseOvf/SyncAsyncx/D[0]
    SLICE_X10Y122        FDCE                                         r  dvi2rgb_0_inst/U0/DataDecoders[1].DecoderX/SyncBaseOvf/SyncAsyncx/oSyncStages_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dvi2rgb_0_inst/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dvi2rgb_0_inst/U0/DataDecoders[0].DecoderX/SyncBaseOvf/SyncAsyncx/oSyncStages_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.415ns  (logic 0.141ns (34.011%)  route 0.274ns (65.989%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    R4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.900    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.926 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.641     1.567    dvi2rgb_0_inst/U0/DataDecoders[0].DecoderX/SyncBaseOvf/RefClk
    SLICE_X15Y116        FDCE                                         r  dvi2rgb_0_inst/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y116        FDCE (Prop_fdce_C_Q)         0.141     1.708 r  dvi2rgb_0_inst/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_reg/Q
                         net (fo=1, routed)           0.274     1.981    dvi2rgb_0_inst/U0/DataDecoders[0].DecoderX/SyncBaseOvf/SyncAsyncx/D[0]
    SLICE_X15Y115        FDCE                                         r  dvi2rgb_0_inst/U0/DataDecoders[0].DecoderX/SyncBaseOvf/SyncAsyncx/oSyncStages_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dvi2rgb_0_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dvi2rgb_0_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/SyncAsyncx/oSyncStages_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.427ns  (logic 0.164ns (38.446%)  route 0.263ns (61.554%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    R4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.900    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.926 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.670     1.596    dvi2rgb_0_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/RefClk
    SLICE_X6Y115         FDCE                                         r  dvi2rgb_0_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y115         FDCE (Prop_fdce_C_Q)         0.164     1.760 r  dvi2rgb_0_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_reg/Q
                         net (fo=1, routed)           0.263     2.022    dvi2rgb_0_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/SyncAsyncx/D[0]
    SLICE_X5Y115         FDCE                                         r  dvi2rgb_0_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/SyncAsyncx/oSyncStages_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dvi2rgb_0_inst/U0/TMDS_ClockingX/aLocked_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dvi2rgb_0_inst/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/PRE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.459ns  (logic 0.209ns (45.506%)  route 0.250ns (54.494%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    R4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.900    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.926 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.667     1.593    dvi2rgb_0_inst/U0/TMDS_ClockingX/RefClk
    SLICE_X2Y130         FDCE                                         r  dvi2rgb_0_inst/U0/TMDS_ClockingX/aLocked_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y130         FDCE (Prop_fdce_C_Q)         0.164     1.757 r  dvi2rgb_0_inst/U0/TMDS_ClockingX/aLocked_reg/Q
                         net (fo=1, routed)           0.081     1.838    dvi2rgb_0_inst/U0/TMDS_ClockingX/aPixelClkLckd
    SLICE_X3Y130         LUT1 (Prop_lut1_I0_O)        0.045     1.883 f  dvi2rgb_0_inst/U0/TMDS_ClockingX/aRst_int_inferred_i_1__0/O
                         net (fo=2, routed)           0.169     2.052    dvi2rgb_0_inst/U0/LockLostReset/SyncAsyncx/AS[0]
    SLICE_X3Y130         FDPE                                         f  dvi2rgb_0_inst/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dvi2rgb_0_inst/U0/TMDS_ClockingX/aLocked_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dvi2rgb_0_inst/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/PRE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.459ns  (logic 0.209ns (45.506%)  route 0.250ns (54.494%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    R4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.900    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.926 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.667     1.593    dvi2rgb_0_inst/U0/TMDS_ClockingX/RefClk
    SLICE_X2Y130         FDCE                                         r  dvi2rgb_0_inst/U0/TMDS_ClockingX/aLocked_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y130         FDCE (Prop_fdce_C_Q)         0.164     1.757 r  dvi2rgb_0_inst/U0/TMDS_ClockingX/aLocked_reg/Q
                         net (fo=1, routed)           0.081     1.838    dvi2rgb_0_inst/U0/TMDS_ClockingX/aPixelClkLckd
    SLICE_X3Y130         LUT1 (Prop_lut1_I0_O)        0.045     1.883 f  dvi2rgb_0_inst/U0/TMDS_ClockingX/aRst_int_inferred_i_1__0/O
                         net (fo=2, routed)           0.169     2.052    dvi2rgb_0_inst/U0/LockLostReset/SyncAsyncx/AS[0]
    SLICE_X3Y130         FDPE                                         f  dvi2rgb_0_inst/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/PRE
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk

Max Delay            16 Endpoints
Min Delay            16 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_rst_n
                            (input port)
  Destination:            dvi2rgb_0_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/PRE
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.537ns  (logic 1.560ns (20.699%)  route 5.977ns (79.301%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.504ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.504ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U2                                                0.000     0.000 r  i_rst_n (IN)
                         net (fo=0)                   0.000     0.000    i_rst_n
    U2                   IBUF (Prop_ibuf_I_O)         1.455     1.455 r  i_rst_n_IBUF_inst/O
                         net (fo=50, routed)          4.437     5.892    rgb2gray_inst/srst
    SLICE_X4Y120         LUT1 (Prop_lut1_I0_O)        0.105     5.997 f  rgb2gray_inst/dvi2rgb_0_inst_i_1/O
                         net (fo=88, routed)          1.540     7.537    dvi2rgb_0_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/AS[0]
    SLICE_X1Y129         FDPE                                         f  dvi2rgb_0_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    R4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.366     1.366 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.599     2.965    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.042 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.462     4.504    dvi2rgb_0_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X1Y129         FDPE                                         r  dvi2rgb_0_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C

Slack:                    inf
  Source:                 i_rst_n
                            (input port)
  Destination:            dvi2rgb_0_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/PRE
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.537ns  (logic 1.560ns (20.699%)  route 5.977ns (79.301%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.504ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.504ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U2                                                0.000     0.000 r  i_rst_n (IN)
                         net (fo=0)                   0.000     0.000    i_rst_n
    U2                   IBUF (Prop_ibuf_I_O)         1.455     1.455 r  i_rst_n_IBUF_inst/O
                         net (fo=50, routed)          4.437     5.892    rgb2gray_inst/srst
    SLICE_X4Y120         LUT1 (Prop_lut1_I0_O)        0.105     5.997 f  rgb2gray_inst/dvi2rgb_0_inst_i_1/O
                         net (fo=88, routed)          1.540     7.537    dvi2rgb_0_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/AS[0]
    SLICE_X1Y129         FDPE                                         f  dvi2rgb_0_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    R4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.366     1.366 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.599     2.965    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.042 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.462     4.504    dvi2rgb_0_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X1Y129         FDPE                                         r  dvi2rgb_0_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C

Slack:                    inf
  Source:                 dvi2rgb_0_inst/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE)
  Destination:            dvi2rgb_0_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_reg/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.059ns  (logic 0.348ns (16.904%)  route 1.711ns (83.096%))
  Logic Levels:           1  (FDPE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y130         FDPE                         0.000     0.000 r  dvi2rgb_0_inst/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
    SLICE_X3Y130         FDPE (Prop_fdpe_C_Q)         0.348     0.348 f  dvi2rgb_0_inst/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=27, routed)          1.711     2.059    dvi2rgb_0_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/oSyncStages_reg[1][0]
    SLICE_X6Y115         FDCE                                         f  dvi2rgb_0_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    R4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.366     1.366 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.599     2.965    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.042 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.465     4.507    dvi2rgb_0_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/RefClk
    SLICE_X6Y115         FDCE                                         r  dvi2rgb_0_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_reg/C

Slack:                    inf
  Source:                 dvi2rgb_0_inst/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE)
  Destination:            dvi2rgb_0_inst/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/PRE
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.059ns  (logic 0.348ns (16.904%)  route 1.711ns (83.096%))
  Logic Levels:           1  (FDPE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y130         FDPE                         0.000     0.000 r  dvi2rgb_0_inst/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
    SLICE_X3Y130         FDPE (Prop_fdpe_C_Q)         0.348     0.348 f  dvi2rgb_0_inst/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=27, routed)          1.711     2.059    dvi2rgb_0_inst/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]_0[0]
    SLICE_X6Y115         FDPE                                         f  dvi2rgb_0_inst/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    R4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.366     1.366 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.599     2.965    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.042 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.465     4.507    dvi2rgb_0_inst/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X6Y115         FDPE                                         r  dvi2rgb_0_inst/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C

Slack:                    inf
  Source:                 dvi2rgb_0_inst/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE)
  Destination:            dvi2rgb_0_inst/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/PRE
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.059ns  (logic 0.348ns (16.904%)  route 1.711ns (83.096%))
  Logic Levels:           1  (FDPE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y130         FDPE                         0.000     0.000 r  dvi2rgb_0_inst/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
    SLICE_X3Y130         FDPE (Prop_fdpe_C_Q)         0.348     0.348 f  dvi2rgb_0_inst/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=27, routed)          1.711     2.059    dvi2rgb_0_inst/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]_0[0]
    SLICE_X6Y115         FDPE                                         f  dvi2rgb_0_inst/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    R4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.366     1.366 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.599     2.965    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.042 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.465     4.507    dvi2rgb_0_inst/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X6Y115         FDPE                                         r  dvi2rgb_0_inst/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/C

Slack:                    inf
  Source:                 dvi2rgb_0_inst/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE)
  Destination:            dvi2rgb_0_inst/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/PRE
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.886ns  (logic 0.348ns (18.454%)  route 1.538ns (81.546%))
  Logic Levels:           1  (FDPE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y130         FDPE                         0.000     0.000 r  dvi2rgb_0_inst/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
    SLICE_X3Y130         FDPE (Prop_fdpe_C_Q)         0.348     0.348 f  dvi2rgb_0_inst/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=27, routed)          1.538     1.886    dvi2rgb_0_inst/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/AS[0]
    SLICE_X13Y115        FDPE                                         f  dvi2rgb_0_inst/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    R4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.366     1.366 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.599     2.965    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.042 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.397     4.439    dvi2rgb_0_inst/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X13Y115        FDPE                                         r  dvi2rgb_0_inst/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C

Slack:                    inf
  Source:                 dvi2rgb_0_inst/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE)
  Destination:            dvi2rgb_0_inst/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/PRE
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.886ns  (logic 0.348ns (18.454%)  route 1.538ns (81.546%))
  Logic Levels:           1  (FDPE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y130         FDPE                         0.000     0.000 r  dvi2rgb_0_inst/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
    SLICE_X3Y130         FDPE (Prop_fdpe_C_Q)         0.348     0.348 f  dvi2rgb_0_inst/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=27, routed)          1.538     1.886    dvi2rgb_0_inst/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/AS[0]
    SLICE_X13Y115        FDPE                                         f  dvi2rgb_0_inst/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    R4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.366     1.366 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.599     2.965    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.042 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.397     4.439    dvi2rgb_0_inst/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X13Y115        FDPE                                         r  dvi2rgb_0_inst/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/C

Slack:                    inf
  Source:                 dvi2rgb_0_inst/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE)
  Destination:            dvi2rgb_0_inst/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_reg/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.729ns  (logic 0.348ns (20.131%)  route 1.381ns (79.869%))
  Logic Levels:           1  (FDPE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y130         FDPE                         0.000     0.000 r  dvi2rgb_0_inst/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
    SLICE_X3Y130         FDPE (Prop_fdpe_C_Q)         0.348     0.348 f  dvi2rgb_0_inst/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=27, routed)          1.381     1.729    dvi2rgb_0_inst/U0/DataDecoders[0].DecoderX/SyncBaseOvf/AS[0]
    SLICE_X15Y116        FDCE                                         f  dvi2rgb_0_inst/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    R4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.366     1.366 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.599     2.965    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.042 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.397     4.439    dvi2rgb_0_inst/U0/DataDecoders[0].DecoderX/SyncBaseOvf/RefClk
    SLICE_X15Y116        FDCE                                         r  dvi2rgb_0_inst/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_reg/C

Slack:                    inf
  Source:                 dvi2rgb_0_inst/U0/TMDS_ClockingX/IDelayCtrlX/RDY
                            (internal pin)
  Destination:            dvi2rgb_0_inst/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[0]/PRE
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.446ns  (logic 0.105ns (7.260%)  route 1.341ns (92.740%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    IDELAYCTRL_X0Y2      IDELAYCTRL                   0.000     0.000 r  dvi2rgb_0_inst/U0/TMDS_ClockingX/IDelayCtrlX/RDY
                         net (fo=1, routed)           1.077     1.077    dvi2rgb_0_inst/U0/TMDS_ClockingX/RdyLostReset/aDlyLckd
    SLICE_X0Y130         LUT1 (Prop_lut1_I0_O)        0.105     1.182 f  dvi2rgb_0_inst/U0/TMDS_ClockingX/RdyLostReset/aRst_int_inferred_i_1/O
                         net (fo=2, routed)           0.264     1.446    dvi2rgb_0_inst/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/AS[0]
    SLICE_X0Y131         FDPE                                         f  dvi2rgb_0_inst/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    R4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.366     1.366 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.599     2.965    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.042 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.464     4.506    dvi2rgb_0_inst/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/RefClk
    SLICE_X0Y131         FDPE                                         r  dvi2rgb_0_inst/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[0]/C

Slack:                    inf
  Source:                 dvi2rgb_0_inst/U0/TMDS_ClockingX/IDelayCtrlX/RDY
                            (internal pin)
  Destination:            dvi2rgb_0_inst/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/PRE
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.446ns  (logic 0.105ns (7.260%)  route 1.341ns (92.740%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    IDELAYCTRL_X0Y2      IDELAYCTRL                   0.000     0.000 r  dvi2rgb_0_inst/U0/TMDS_ClockingX/IDelayCtrlX/RDY
                         net (fo=1, routed)           1.077     1.077    dvi2rgb_0_inst/U0/TMDS_ClockingX/RdyLostReset/aDlyLckd
    SLICE_X0Y130         LUT1 (Prop_lut1_I0_O)        0.105     1.182 f  dvi2rgb_0_inst/U0/TMDS_ClockingX/RdyLostReset/aRst_int_inferred_i_1/O
                         net (fo=2, routed)           0.264     1.446    dvi2rgb_0_inst/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/AS[0]
    SLICE_X0Y131         FDPE                                         f  dvi2rgb_0_inst/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    R4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.366     1.366 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.599     2.965    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.042 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.464     4.506    dvi2rgb_0_inst/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/RefClk
    SLICE_X0Y131         FDPE                                         r  dvi2rgb_0_inst/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dvi2rgb_0_inst/U0/DataDecoders[0].DecoderX/SyncBaseRst/iIn_q_reg/C
                            (rising edge-triggered cell FDPE)
  Destination:            dvi2rgb_0_inst/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.268ns  (logic 0.164ns (61.293%)  route 0.104ns (38.707%))
  Logic Levels:           1  (FDPE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y115        FDPE                         0.000     0.000 r  dvi2rgb_0_inst/U0/DataDecoders[0].DecoderX/SyncBaseRst/iIn_q_reg/C
    SLICE_X12Y115        FDPE (Prop_fdpe_C_Q)         0.164     0.164 r  dvi2rgb_0_inst/U0/DataDecoders[0].DecoderX/SyncBaseRst/iIn_q_reg/Q
                         net (fo=1, routed)           0.104     0.268    dvi2rgb_0_inst/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/D[0]
    SLICE_X13Y115        FDPE                                         r  dvi2rgb_0_inst/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    R4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.141    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.170 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.914     2.084    dvi2rgb_0_inst/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X13Y115        FDPE                                         r  dvi2rgb_0_inst/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C

Slack:                    inf
  Source:                 dvi2rgb_0_inst/U0/DataDecoders[2].DecoderX/SyncBaseRst/iIn_q_reg/C
                            (rising edge-triggered cell FDPE)
  Destination:            dvi2rgb_0_inst/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.355ns  (logic 0.141ns (39.742%)  route 0.214ns (60.258%))
  Logic Levels:           1  (FDPE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y115         FDPE                         0.000     0.000 r  dvi2rgb_0_inst/U0/DataDecoders[2].DecoderX/SyncBaseRst/iIn_q_reg/C
    SLICE_X3Y115         FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  dvi2rgb_0_inst/U0/DataDecoders[2].DecoderX/SyncBaseRst/iIn_q_reg/Q
                         net (fo=1, routed)           0.214     0.355    dvi2rgb_0_inst/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/D[0]
    SLICE_X6Y115         FDPE                                         r  dvi2rgb_0_inst/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    R4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.141    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.170 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.942     2.112    dvi2rgb_0_inst/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X6Y115         FDPE                                         r  dvi2rgb_0_inst/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C

Slack:                    inf
  Source:                 dvi2rgb_0_inst/U0/DataDecoders[1].DecoderX/SyncBaseRst/iIn_q_reg/C
                            (rising edge-triggered cell FDPE)
  Destination:            dvi2rgb_0_inst/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.493ns  (logic 0.164ns (33.282%)  route 0.329ns (66.718%))
  Logic Levels:           1  (FDPE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y122        FDPE                         0.000     0.000 r  dvi2rgb_0_inst/U0/DataDecoders[1].DecoderX/SyncBaseRst/iIn_q_reg/C
    SLICE_X12Y122        FDPE (Prop_fdpe_C_Q)         0.164     0.164 r  dvi2rgb_0_inst/U0/DataDecoders[1].DecoderX/SyncBaseRst/iIn_q_reg/Q
                         net (fo=1, routed)           0.329     0.493    dvi2rgb_0_inst/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/D[0]
    SLICE_X11Y123        FDPE                                         r  dvi2rgb_0_inst/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    R4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.141    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.170 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.906     2.076    dvi2rgb_0_inst/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X11Y123        FDPE                                         r  dvi2rgb_0_inst/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C

Slack:                    inf
  Source:                 dvi2rgb_0_inst/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE)
  Destination:            dvi2rgb_0_inst/U0/DataDecoders[1].DecoderX/SyncBaseOvf/iIn_q_reg/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.616ns  (logic 0.128ns (20.764%)  route 0.488ns (79.236%))
  Logic Levels:           1  (FDPE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y130         FDPE                         0.000     0.000 r  dvi2rgb_0_inst/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
    SLICE_X3Y130         FDPE (Prop_fdpe_C_Q)         0.128     0.128 f  dvi2rgb_0_inst/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=27, routed)          0.488     0.616    dvi2rgb_0_inst/U0/DataDecoders[1].DecoderX/SyncBaseOvf/AS[0]
    SLICE_X11Y126        FDCE                                         f  dvi2rgb_0_inst/U0/DataDecoders[1].DecoderX/SyncBaseOvf/iIn_q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    R4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.141    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.170 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.906     2.076    dvi2rgb_0_inst/U0/DataDecoders[1].DecoderX/SyncBaseOvf/RefClk
    SLICE_X11Y126        FDCE                                         r  dvi2rgb_0_inst/U0/DataDecoders[1].DecoderX/SyncBaseOvf/iIn_q_reg/C

Slack:                    inf
  Source:                 dvi2rgb_0_inst/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE)
  Destination:            dvi2rgb_0_inst/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/PRE
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.639ns  (logic 0.128ns (20.018%)  route 0.511ns (79.982%))
  Logic Levels:           1  (FDPE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y130         FDPE                         0.000     0.000 r  dvi2rgb_0_inst/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
    SLICE_X3Y130         FDPE (Prop_fdpe_C_Q)         0.128     0.128 f  dvi2rgb_0_inst/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=27, routed)          0.511     0.639    dvi2rgb_0_inst/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/AS[0]
    SLICE_X11Y123        FDPE                                         f  dvi2rgb_0_inst/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    R4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.141    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.170 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.906     2.076    dvi2rgb_0_inst/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X11Y123        FDPE                                         r  dvi2rgb_0_inst/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C

Slack:                    inf
  Source:                 dvi2rgb_0_inst/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE)
  Destination:            dvi2rgb_0_inst/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/PRE
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.639ns  (logic 0.128ns (20.018%)  route 0.511ns (79.982%))
  Logic Levels:           1  (FDPE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y130         FDPE                         0.000     0.000 r  dvi2rgb_0_inst/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
    SLICE_X3Y130         FDPE (Prop_fdpe_C_Q)         0.128     0.128 f  dvi2rgb_0_inst/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=27, routed)          0.511     0.639    dvi2rgb_0_inst/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/AS[0]
    SLICE_X11Y123        FDPE                                         f  dvi2rgb_0_inst/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    R4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.141    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.170 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.906     2.076    dvi2rgb_0_inst/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X11Y123        FDPE                                         r  dvi2rgb_0_inst/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/C

Slack:                    inf
  Source:                 dvi2rgb_0_inst/U0/TMDS_ClockingX/IDelayCtrlX/RDY
                            (internal pin)
  Destination:            dvi2rgb_0_inst/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[0]/PRE
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.681ns  (logic 0.045ns (6.606%)  route 0.636ns (93.394%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    IDELAYCTRL_X0Y2      IDELAYCTRL                   0.000     0.000 r  dvi2rgb_0_inst/U0/TMDS_ClockingX/IDelayCtrlX/RDY
                         net (fo=1, routed)           0.519     0.519    dvi2rgb_0_inst/U0/TMDS_ClockingX/RdyLostReset/aDlyLckd
    SLICE_X0Y130         LUT1 (Prop_lut1_I0_O)        0.045     0.564 f  dvi2rgb_0_inst/U0/TMDS_ClockingX/RdyLostReset/aRst_int_inferred_i_1/O
                         net (fo=2, routed)           0.117     0.681    dvi2rgb_0_inst/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/AS[0]
    SLICE_X0Y131         FDPE                                         f  dvi2rgb_0_inst/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    R4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.141    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.170 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.941     2.111    dvi2rgb_0_inst/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/RefClk
    SLICE_X0Y131         FDPE                                         r  dvi2rgb_0_inst/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[0]/C

Slack:                    inf
  Source:                 dvi2rgb_0_inst/U0/TMDS_ClockingX/IDelayCtrlX/RDY
                            (internal pin)
  Destination:            dvi2rgb_0_inst/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/PRE
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.681ns  (logic 0.045ns (6.606%)  route 0.636ns (93.394%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    IDELAYCTRL_X0Y2      IDELAYCTRL                   0.000     0.000 r  dvi2rgb_0_inst/U0/TMDS_ClockingX/IDelayCtrlX/RDY
                         net (fo=1, routed)           0.519     0.519    dvi2rgb_0_inst/U0/TMDS_ClockingX/RdyLostReset/aDlyLckd
    SLICE_X0Y130         LUT1 (Prop_lut1_I0_O)        0.045     0.564 f  dvi2rgb_0_inst/U0/TMDS_ClockingX/RdyLostReset/aRst_int_inferred_i_1/O
                         net (fo=2, routed)           0.117     0.681    dvi2rgb_0_inst/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/AS[0]
    SLICE_X0Y131         FDPE                                         f  dvi2rgb_0_inst/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    R4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.141    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.170 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.941     2.111    dvi2rgb_0_inst/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/RefClk
    SLICE_X0Y131         FDPE                                         r  dvi2rgb_0_inst/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C

Slack:                    inf
  Source:                 dvi2rgb_0_inst/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE)
  Destination:            dvi2rgb_0_inst/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_reg/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.840ns  (logic 0.128ns (15.244%)  route 0.712ns (84.756%))
  Logic Levels:           1  (FDPE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y130         FDPE                         0.000     0.000 r  dvi2rgb_0_inst/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
    SLICE_X3Y130         FDPE (Prop_fdpe_C_Q)         0.128     0.128 f  dvi2rgb_0_inst/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=27, routed)          0.712     0.840    dvi2rgb_0_inst/U0/DataDecoders[0].DecoderX/SyncBaseOvf/AS[0]
    SLICE_X15Y116        FDCE                                         f  dvi2rgb_0_inst/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    R4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.141    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.170 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.913     2.083    dvi2rgb_0_inst/U0/DataDecoders[0].DecoderX/SyncBaseOvf/RefClk
    SLICE_X15Y116        FDCE                                         r  dvi2rgb_0_inst/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_reg/C

Slack:                    inf
  Source:                 dvi2rgb_0_inst/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE)
  Destination:            dvi2rgb_0_inst/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/PRE
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.923ns  (logic 0.128ns (13.871%)  route 0.795ns (86.129%))
  Logic Levels:           1  (FDPE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y130         FDPE                         0.000     0.000 r  dvi2rgb_0_inst/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
    SLICE_X3Y130         FDPE (Prop_fdpe_C_Q)         0.128     0.128 f  dvi2rgb_0_inst/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=27, routed)          0.795     0.923    dvi2rgb_0_inst/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/AS[0]
    SLICE_X13Y115        FDPE                                         f  dvi2rgb_0_inst/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    R4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.141    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.170 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.914     2.084    dvi2rgb_0_inst/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X13Y115        FDPE                                         r  dvi2rgb_0_inst/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          1227 Endpoints
Min Delay          1227 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart_tx_inst/uart_txd_reg/C
                            (rising edge-triggered cell FDPE)
  Destination:            o_uart_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.069ns  (logic 3.645ns (40.197%)  route 5.424ns (59.803%))
  Logic Levels:           2  (FDPE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y120        FDPE                         0.000     0.000 r  uart_tx_inst/uart_txd_reg/C
    SLICE_X11Y120        FDPE (Prop_fdpe_C_Q)         0.379     0.379 r  uart_tx_inst/uart_txd_reg/Q
                         net (fo=1, routed)           5.424     5.803    o_uart_tx_OBUF
    T6                   OBUF (Prop_obuf_I_O)         3.266     9.069 r  o_uart_tx_OBUF_inst/O
                         net (fo=0)                   0.000     9.069    o_uart_tx
    T6                                                                r  o_uart_tx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_rst_n
                            (input port)
  Destination:            rgb2gray_inst/s_gray_g_reg[10]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.434ns  (logic 1.560ns (20.985%)  route 5.874ns (79.015%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U2                                                0.000     0.000 r  i_rst_n (IN)
                         net (fo=0)                   0.000     0.000    i_rst_n
    U2                   IBUF (Prop_ibuf_I_O)         1.455     1.455 r  i_rst_n_IBUF_inst/O
                         net (fo=50, routed)          4.437     5.892    rgb2gray_inst/srst
    SLICE_X4Y120         LUT1 (Prop_lut1_I0_O)        0.105     5.997 f  rgb2gray_inst/dvi2rgb_0_inst_i_1/O
                         net (fo=88, routed)          1.438     7.434    rgb2gray_inst/pRst
    SLICE_X2Y127         FDCE                                         f  rgb2gray_inst/s_gray_g_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_rst_n
                            (input port)
  Destination:            rgb2gray_inst/s_gray_g_reg[7]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.434ns  (logic 1.560ns (20.985%)  route 5.874ns (79.015%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U2                                                0.000     0.000 r  i_rst_n (IN)
                         net (fo=0)                   0.000     0.000    i_rst_n
    U2                   IBUF (Prop_ibuf_I_O)         1.455     1.455 r  i_rst_n_IBUF_inst/O
                         net (fo=50, routed)          4.437     5.892    rgb2gray_inst/srst
    SLICE_X4Y120         LUT1 (Prop_lut1_I0_O)        0.105     5.997 f  rgb2gray_inst/dvi2rgb_0_inst_i_1/O
                         net (fo=88, routed)          1.438     7.434    rgb2gray_inst/pRst
    SLICE_X2Y127         FDCE                                         f  rgb2gray_inst/s_gray_g_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_rst_n
                            (input port)
  Destination:            rgb2gray_inst/s_gray_g_reg[8]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.434ns  (logic 1.560ns (20.985%)  route 5.874ns (79.015%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U2                                                0.000     0.000 r  i_rst_n (IN)
                         net (fo=0)                   0.000     0.000    i_rst_n
    U2                   IBUF (Prop_ibuf_I_O)         1.455     1.455 r  i_rst_n_IBUF_inst/O
                         net (fo=50, routed)          4.437     5.892    rgb2gray_inst/srst
    SLICE_X4Y120         LUT1 (Prop_lut1_I0_O)        0.105     5.997 f  rgb2gray_inst/dvi2rgb_0_inst_i_1/O
                         net (fo=88, routed)          1.438     7.434    rgb2gray_inst/pRst
    SLICE_X2Y127         FDCE                                         f  rgb2gray_inst/s_gray_g_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_rst_n
                            (input port)
  Destination:            rgb2gray_inst/s_gray_g_reg[9]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.434ns  (logic 1.560ns (20.985%)  route 5.874ns (79.015%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U2                                                0.000     0.000 r  i_rst_n (IN)
                         net (fo=0)                   0.000     0.000    i_rst_n
    U2                   IBUF (Prop_ibuf_I_O)         1.455     1.455 r  i_rst_n_IBUF_inst/O
                         net (fo=50, routed)          4.437     5.892    rgb2gray_inst/srst
    SLICE_X4Y120         LUT1 (Prop_lut1_I0_O)        0.105     5.997 f  rgb2gray_inst/dvi2rgb_0_inst_i_1/O
                         net (fo=88, routed)          1.438     7.434    rgb2gray_inst/pRst
    SLICE_X2Y127         FDCE                                         f  rgb2gray_inst/s_gray_g_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_rst_n
                            (input port)
  Destination:            rgb2gray_inst/s_gray_g_reg[15]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.413ns  (logic 1.560ns (21.045%)  route 5.853ns (78.955%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U2                                                0.000     0.000 r  i_rst_n (IN)
                         net (fo=0)                   0.000     0.000    i_rst_n
    U2                   IBUF (Prop_ibuf_I_O)         1.455     1.455 r  i_rst_n_IBUF_inst/O
                         net (fo=50, routed)          4.437     5.892    rgb2gray_inst/srst
    SLICE_X4Y120         LUT1 (Prop_lut1_I0_O)        0.105     5.997 f  rgb2gray_inst/dvi2rgb_0_inst_i_1/O
                         net (fo=88, routed)          1.416     7.413    rgb2gray_inst/pRst
    SLICE_X2Y129         FDCE                                         f  rgb2gray_inst/s_gray_g_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_rst_n
                            (input port)
  Destination:            rgb2gray_inst/s_gray_g_reg[11]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.321ns  (logic 1.560ns (21.310%)  route 5.761ns (78.690%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U2                                                0.000     0.000 r  i_rst_n (IN)
                         net (fo=0)                   0.000     0.000    i_rst_n
    U2                   IBUF (Prop_ibuf_I_O)         1.455     1.455 r  i_rst_n_IBUF_inst/O
                         net (fo=50, routed)          4.437     5.892    rgb2gray_inst/srst
    SLICE_X4Y120         LUT1 (Prop_lut1_I0_O)        0.105     5.997 f  rgb2gray_inst/dvi2rgb_0_inst_i_1/O
                         net (fo=88, routed)          1.324     7.321    rgb2gray_inst/pRst
    SLICE_X2Y128         FDCE                                         f  rgb2gray_inst/s_gray_g_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_rst_n
                            (input port)
  Destination:            rgb2gray_inst/s_gray_g_reg[12]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.321ns  (logic 1.560ns (21.310%)  route 5.761ns (78.690%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U2                                                0.000     0.000 r  i_rst_n (IN)
                         net (fo=0)                   0.000     0.000    i_rst_n
    U2                   IBUF (Prop_ibuf_I_O)         1.455     1.455 r  i_rst_n_IBUF_inst/O
                         net (fo=50, routed)          4.437     5.892    rgb2gray_inst/srst
    SLICE_X4Y120         LUT1 (Prop_lut1_I0_O)        0.105     5.997 f  rgb2gray_inst/dvi2rgb_0_inst_i_1/O
                         net (fo=88, routed)          1.324     7.321    rgb2gray_inst/pRst
    SLICE_X2Y128         FDCE                                         f  rgb2gray_inst/s_gray_g_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_rst_n
                            (input port)
  Destination:            rgb2gray_inst/s_gray_g_reg[13]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.321ns  (logic 1.560ns (21.310%)  route 5.761ns (78.690%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U2                                                0.000     0.000 r  i_rst_n (IN)
                         net (fo=0)                   0.000     0.000    i_rst_n
    U2                   IBUF (Prop_ibuf_I_O)         1.455     1.455 r  i_rst_n_IBUF_inst/O
                         net (fo=50, routed)          4.437     5.892    rgb2gray_inst/srst
    SLICE_X4Y120         LUT1 (Prop_lut1_I0_O)        0.105     5.997 f  rgb2gray_inst/dvi2rgb_0_inst_i_1/O
                         net (fo=88, routed)          1.324     7.321    rgb2gray_inst/pRst
    SLICE_X2Y128         FDCE                                         f  rgb2gray_inst/s_gray_g_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_rst_n
                            (input port)
  Destination:            rgb2gray_inst/s_gray_g_reg[14]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.321ns  (logic 1.560ns (21.310%)  route 5.761ns (78.690%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U2                                                0.000     0.000 r  i_rst_n (IN)
                         net (fo=0)                   0.000     0.000    i_rst_n
    U2                   IBUF (Prop_ibuf_I_O)         1.455     1.455 r  i_rst_n_IBUF_inst/O
                         net (fo=50, routed)          4.437     5.892    rgb2gray_inst/srst
    SLICE_X4Y120         LUT1 (Prop_lut1_I0_O)        0.105     5.997 f  rgb2gray_inst/dvi2rgb_0_inst_i_1/O
                         net (fo=88, routed)          1.324     7.321    rgb2gray_inst/pRst
    SLICE_X2Y128         FDCE                                         f  rgb2gray_inst/s_gray_g_reg[14]/CLR
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dvi2rgb_0_inst/U0/DataDecoders[0].DecoderX/SyncBaseOvf/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            dvi2rgb_0_inst/U0/DataDecoders[0].DecoderX/SyncBaseOvf/SyncAsyncx/oSyncStages_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y115        FDCE                         0.000     0.000 r  dvi2rgb_0_inst/U0/DataDecoders[0].DecoderX/SyncBaseOvf/SyncAsyncx/oSyncStages_reg[0]/C
    SLICE_X15Y115        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  dvi2rgb_0_inst/U0/DataDecoders[0].DecoderX/SyncBaseOvf/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.055     0.196    dvi2rgb_0_inst/U0/DataDecoders[0].DecoderX/SyncBaseOvf/SyncAsyncx/oSyncStages[0]
    SLICE_X15Y115        FDCE                                         r  dvi2rgb_0_inst/U0/DataDecoders[0].DecoderX/SyncBaseOvf/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dvi2rgb_0_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            dvi2rgb_0_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/SyncAsyncx/oSyncStages_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y115         FDCE                         0.000     0.000 r  dvi2rgb_0_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/SyncAsyncx/oSyncStages_reg[0]/C
    SLICE_X5Y115         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  dvi2rgb_0_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.055     0.196    dvi2rgb_0_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/SyncAsyncx/oSyncStages[0]
    SLICE_X5Y115         FDCE                                         r  dvi2rgb_0_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dvi2rgb_0_inst/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE)
  Destination:            dvi2rgb_0_inst/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y130         FDPE                         0.000     0.000 r  dvi2rgb_0_inst/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
    SLICE_X3Y130         FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  dvi2rgb_0_inst/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.055     0.196    dvi2rgb_0_inst/U0/LockLostReset/SyncAsyncx/oSyncStages[0]
    SLICE_X3Y130         FDPE                                         r  dvi2rgb_0_inst/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dvi2rgb_0_inst/U0/DataDecoders[1].DecoderX/SyncBaseOvf/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            dvi2rgb_0_inst/U0/DataDecoders[1].DecoderX/SyncBaseOvf/SyncAsyncx/oSyncStages_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.219ns  (logic 0.164ns (74.792%)  route 0.055ns (25.208%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y122        FDCE                         0.000     0.000 r  dvi2rgb_0_inst/U0/DataDecoders[1].DecoderX/SyncBaseOvf/SyncAsyncx/oSyncStages_reg[0]/C
    SLICE_X10Y122        FDCE (Prop_fdce_C_Q)         0.164     0.164 r  dvi2rgb_0_inst/U0/DataDecoders[1].DecoderX/SyncBaseOvf/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.055     0.219    dvi2rgb_0_inst/U0/DataDecoders[1].DecoderX/SyncBaseOvf/SyncAsyncx/oSyncStages[0]
    SLICE_X10Y122        FDCE                                         r  dvi2rgb_0_inst/U0/DataDecoders[1].DecoderX/SyncBaseOvf/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb2gray_inst/s_hsync_r_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            rgb2gray_inst/s_hsync_r_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.238ns  (logic 0.128ns (53.691%)  route 0.110ns (46.309%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y124         FDCE                         0.000     0.000 r  rgb2gray_inst/s_hsync_r_reg[1]/C
    SLICE_X4Y124         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  rgb2gray_inst/s_hsync_r_reg[1]/Q
                         net (fo=1, routed)           0.110     0.238    rgb2gray_inst/s_hsync_r[1]
    SLICE_X5Y123         FDCE                                         r  rgb2gray_inst/s_hsync_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dvi2rgb_0_inst/U0/DataDecoders[2].DecoderX/pDataIn_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dvi2rgb_0_inst/U0/GenerateBUFG.ResyncToBUFG_X/poData_reg[20]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.239ns  (logic 0.141ns (58.888%)  route 0.098ns (41.112%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y121         FDRE                         0.000     0.000 r  dvi2rgb_0_inst/U0/DataDecoders[2].DecoderX/pDataIn_reg[4]/C
    SLICE_X3Y121         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  dvi2rgb_0_inst/U0/DataDecoders[2].DecoderX/pDataIn_reg[4]/Q
                         net (fo=1, routed)           0.098     0.239    dvi2rgb_0_inst/U0/GenerateBUFG.ResyncToBUFG_X/D[20]
    SLICE_X1Y121         FDRE                                         r  dvi2rgb_0_inst/U0/GenerateBUFG.ResyncToBUFG_X/poData_reg[20]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dvi2rgb_0_inst/U0/DataDecoders[1].DecoderX/pDataIn_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dvi2rgb_0_inst/U0/GenerateBUFG.ResyncToBUFG_X/poData_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.245ns  (logic 0.128ns (52.259%)  route 0.117ns (47.741%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y122         FDRE                         0.000     0.000 r  dvi2rgb_0_inst/U0/DataDecoders[1].DecoderX/pDataIn_reg[3]/C
    SLICE_X7Y122         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  dvi2rgb_0_inst/U0/DataDecoders[1].DecoderX/pDataIn_reg[3]/Q
                         net (fo=1, routed)           0.117     0.245    dvi2rgb_0_inst/U0/GenerateBUFG.ResyncToBUFG_X/D[3]
    SLICE_X7Y124         FDRE                                         r  dvi2rgb_0_inst/U0/GenerateBUFG.ResyncToBUFG_X/poData_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb2gray_inst/s_hsync_r_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            rgb2gray_inst/s_hsync_r_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.248ns  (logic 0.128ns (51.642%)  route 0.120ns (48.358%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y124         FDCE                         0.000     0.000 r  rgb2gray_inst/s_hsync_r_reg[0]/C
    SLICE_X4Y124         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  rgb2gray_inst/s_hsync_r_reg[0]/Q
                         net (fo=1, routed)           0.120     0.248    rgb2gray_inst/s_hsync_r[0]
    SLICE_X4Y124         FDCE                                         r  rgb2gray_inst/s_hsync_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dvi2rgb_0_inst/U0/DataDecoders[1].DecoderX/PhaseAlignX/pCenterTap_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dvi2rgb_0_inst/U0/DataDecoders[1].DecoderX/PhaseAlignX/pDelayCenter_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.250ns  (logic 0.186ns (74.432%)  route 0.064ns (25.568%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y114         FDRE                         0.000     0.000 r  dvi2rgb_0_inst/U0/DataDecoders[1].DecoderX/PhaseAlignX/pCenterTap_reg[5]/C
    SLICE_X9Y114         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  dvi2rgb_0_inst/U0/DataDecoders[1].DecoderX/PhaseAlignX/pCenterTap_reg[5]/Q
                         net (fo=2, routed)           0.064     0.205    dvi2rgb_0_inst/U0/DataDecoders[1].DecoderX/PhaseAlignX/pCenterTap_reg_n_0_[5]
    SLICE_X8Y114         LUT5 (Prop_lut5_I1_O)        0.045     0.250 r  dvi2rgb_0_inst/U0/DataDecoders[1].DecoderX/PhaseAlignX/pDelayCenter_i_1__0/O
                         net (fo=1, routed)           0.000     0.250    dvi2rgb_0_inst/U0/DataDecoders[1].DecoderX/PhaseAlignX/pDelayCenter_i_1__0_n_0
    SLICE_X8Y114         FDRE                                         r  dvi2rgb_0_inst/U0/DataDecoders[1].DecoderX/PhaseAlignX/pDelayCenter_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dvi2rgb_0_inst/U0/DataDecoders[0].DecoderX/pDataIn_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dvi2rgb_0_inst/U0/GenerateBUFG.ResyncToBUFG_X/poData_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.251ns  (logic 0.141ns (56.078%)  route 0.110ns (43.922%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y123         FDRE                         0.000     0.000 r  dvi2rgb_0_inst/U0/DataDecoders[0].DecoderX/pDataIn_reg[4]/C
    SLICE_X3Y123         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  dvi2rgb_0_inst/U0/DataDecoders[0].DecoderX/pDataIn_reg[4]/Q
                         net (fo=1, routed)           0.110     0.251    dvi2rgb_0_inst/U0/GenerateBUFG.ResyncToBUFG_X/D[12]
    SLICE_X3Y124         FDRE                                         r  dvi2rgb_0_inst/U0/GenerateBUFG.ResyncToBUFG_X/poData_reg[12]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_clk
                            (clock source 'sys_clk'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dvi2rgb_0_inst/U0/TMDS_ClockingX/IDelayCtrlX/REFCLK
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.535ns  (logic 1.513ns (33.363%)  route 3.022ns (66.637%))
  Logic Levels:           2  (BUFG=1 IBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk fall edge)   10.000    10.000 f  
    R4                                                0.000    10.000 f  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.432    11.432 f  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.689    13.121    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    13.202 f  i_clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.333    14.535    dvi2rgb_0_inst/U0/TMDS_ClockingX/RefClk
    IDELAYCTRL_X0Y2      IDELAYCTRL                                   f  dvi2rgb_0_inst/U0/TMDS_ClockingX/IDelayCtrlX/REFCLK
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_clk
                            (clock source 'sys_clk'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dvi2rgb_0_inst/U0/TMDS_ClockingX/IDelayCtrlX/REFCLK
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.502ns  (logic 0.295ns (19.615%)  route 1.207ns (80.385%))
  Logic Levels:           2  (BUFG=1 IBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    R4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.900    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.926 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.576     1.502    dvi2rgb_0_inst/U0/TMDS_ClockingX/RefClk
    IDELAYCTRL_X0Y2      IDELAYCTRL                                   r  dvi2rgb_0_inst/U0/TMDS_ClockingX/IDelayCtrlX/REFCLK
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dvi2rgb_0_inst/U0/TMDS_ClockingX/DVI_ClkGenerator/LOCKED
                            (internal pin)
  Destination:            dvi2rgb_0_inst/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.779ns  (logic 0.000ns (0.000%)  route 1.779ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 r  dvi2rgb_0_inst/U0/TMDS_ClockingX/DVI_ClkGenerator/LOCKED
                         net (fo=1, routed)           1.779     1.779    dvi2rgb_0_inst/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[0]_0[0]
    SLICE_X1Y125         FDRE                                         r  dvi2rgb_0_inst/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    R4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.366     1.366 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.599     2.965    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.042 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.457     4.499    dvi2rgb_0_inst/U0/TMDS_ClockingX/MMCM_LockSync/RefClk
    SLICE_X1Y125         FDRE                                         r  dvi2rgb_0_inst/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dvi2rgb_0_inst/U0/TMDS_ClockingX/DVI_ClkGenerator/LOCKED
                            (internal pin)
  Destination:            dvi2rgb_0_inst/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.902ns  (logic 0.000ns (0.000%)  route 0.902ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 r  dvi2rgb_0_inst/U0/TMDS_ClockingX/DVI_ClkGenerator/LOCKED
                         net (fo=1, routed)           0.902     0.902    dvi2rgb_0_inst/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[0]_0[0]
    SLICE_X1Y125         FDRE                                         r  dvi2rgb_0_inst/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    R4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.141    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.170 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.934     2.104    dvi2rgb_0_inst/U0/TMDS_ClockingX/MMCM_LockSync/RefClk
    SLICE_X1Y125         FDRE                                         r  dvi2rgb_0_inst/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[0]/C





