Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Tue Aug  3 19:40:26 2021
| Host         : Tars running 64-bit Ubuntu 18.04.4 LTS
| Command      : report_utilization -hierarchical -file mult_utilization_hierarchical_place.rpt
| Design       : mult
| Device       : 7z010clg400-1
| Design State : Fully Placed
------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Utilization by Hierarchy

1. Utilization by Hierarchy
---------------------------

+----------------------------+------------------+------------+------------+---------+------+------+--------+--------+--------------+
|          Instance          |      Module      | Total LUTs | Logic LUTs | LUTRAMs | SRLs |  FFs | RAMB36 | RAMB18 | DSP48 Blocks |
+----------------------------+------------------+------------+------------+---------+------+------+--------+--------+--------------+
| mult                       |            (top) |       2403 |       2387 |      16 |    0 | 1770 |     15 |      8 |            4 |
|   (mult)                   |            (top) |        201 |        185 |      16 |    0 |  492 |     14 |      0 |            0 |
|   VexRiscv                 |         VexRiscv |       2139 |       2139 |       0 |    0 | 1246 |      1 |      8 |            4 |
|     (VexRiscv)             |         VexRiscv |        931 |        931 |       0 |    0 | 1019 |      0 |      2 |            4 |
|     IBusCachedPlugin_cache | InstructionCache |        679 |        679 |       0 |    0 |  106 |      1 |      1 |            0 |
|     dataCache_1_           |        DataCache |        536 |        536 |       0 |    0 |  121 |      0 |      5 |            0 |
|   signed_mult              |      signed_mult |         65 |         65 |       0 |    0 |   32 |      0 |      0 |            0 |
+----------------------------+------------------+------------+------------+---------+------+------+--------+--------+--------------+
* Note: The sum of lower-level cells may be larger than their parent cells total, due to cross-hierarchy LUT combining


