Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
| Date              : Mon Jun 12 03:06:08 2023
| Host              : ip-172-31-6-247.ec2.internal running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command           : report_timing_summary -file /home/centos/aws-fpga/hdk/cl/developer_designs/p2p_test/build/reports/23_06_12-004904.SH_CL_final_timing_summary.rpt
| Design            : top_sp
| Device            : xcvu9p-flgb2104
| Speed File        : -2  PRODUCTION 1.27 02-28-2020
| Temperature Grade : I
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (44)
5. checking no_input_delay (4)
6. checking no_output_delay (12)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (44)
-------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 44 pins that are not constrained for maximum delay due to constant clock. (MEDIUM)


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (12)
--------------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.018        0.000                      0              1114783        0.010        0.000                      0              1111290        0.000        0.000                       0                494128  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                                                                                                                                                                                                                                                     Waveform(ns)           Period(ns)      Frequency(MHz)
-----                                                                                                                                                                                                                                                                                                                     ------------           ----------      --------------
CLK_300M_DIMM0_DP                                                                                                                                                                                                                                                                                                         {0.000 1.666}          3.332           300.120         
  mmcm_clkout0                                                                                                                                                                                                                                                                                                            {0.000 1.874}          3.749           266.773         
    pll_clk[0]                                                                                                                                                                                                                                                                                                            {0.000 0.234}          0.469           2134.187        
      pll_clk[0]_DIV                                                                                                                                                                                                                                                                                                      {0.000 1.874}          3.749           266.773         
    pll_clk[1]                                                                                                                                                                                                                                                                                                            {0.000 0.234}          0.469           2134.187        
      pll_clk[1]_DIV                                                                                                                                                                                                                                                                                                      {0.000 1.874}          3.749           266.773         
    pll_clk[2]                                                                                                                                                                                                                                                                                                            {0.000 0.234}          0.469           2134.187        
      pll_clk[2]_DIV                                                                                                                                                                                                                                                                                                      {0.000 1.874}          3.749           266.773         
  mmcm_clkout6                                                                                                                                                                                                                                                                                                            {0.000 3.749}          7.497           133.387         
CLK_300M_DIMM1_DP                                                                                                                                                                                                                                                                                                         {0.000 1.666}          3.332           300.120         
  mmcm_clkout0_1                                                                                                                                                                                                                                                                                                          {0.000 1.874}          3.749           266.773         
    pll_clk[0]_1                                                                                                                                                                                                                                                                                                          {0.000 0.234}          0.469           2134.187        
      pll_clk[0]_1_DIV                                                                                                                                                                                                                                                                                                    {0.000 1.874}          3.749           266.773         
    pll_clk[1]_1                                                                                                                                                                                                                                                                                                          {0.000 0.234}          0.469           2134.187        
      pll_clk[1]_1_DIV                                                                                                                                                                                                                                                                                                    {0.000 1.874}          3.749           266.773         
    pll_clk[2]_1                                                                                                                                                                                                                                                                                                          {0.000 0.234}          0.469           2134.187        
      pll_clk[2]_1_DIV                                                                                                                                                                                                                                                                                                    {0.000 1.874}          3.749           266.773         
  mmcm_clkout6_1                                                                                                                                                                                                                                                                                                          {0.000 3.749}          7.497           133.387         
CLK_300M_DIMM2_DP                                                                                                                                                                                                                                                                                                         {0.000 1.666}          3.332           300.120         
  mmcm_clkout0_3                                                                                                                                                                                                                                                                                                          {0.000 1.874}          3.749           266.773         
    pll_clk[0]_3                                                                                                                                                                                                                                                                                                          {0.000 0.234}          0.469           2134.187        
      pll_clk[0]_3_DIV                                                                                                                                                                                                                                                                                                    {0.000 1.874}          3.749           266.773         
    pll_clk[1]_3                                                                                                                                                                                                                                                                                                          {0.000 0.234}          0.469           2134.187        
      pll_clk[1]_3_DIV                                                                                                                                                                                                                                                                                                    {0.000 1.874}          3.749           266.773         
    pll_clk[2]_3                                                                                                                                                                                                                                                                                                          {0.000 0.234}          0.469           2134.187        
      pll_clk[2]_3_DIV                                                                                                                                                                                                                                                                                                    {0.000 1.874}          3.749           266.773         
    pll_clk[3]                                                                                                                                                                                                                                                                                                            {0.000 0.234}          0.469           2134.187        
      pll_clk[3]_DIV                                                                                                                                                                                                                                                                                                      {0.000 1.874}          3.749           266.773         
  mmcm_clkout6_3                                                                                                                                                                                                                                                                                                          {0.000 3.749}          7.497           133.387         
CLK_300M_DIMM3_DP                                                                                                                                                                                                                                                                                                         {0.000 1.666}          3.332           300.120         
  mmcm_clkout0_2                                                                                                                                                                                                                                                                                                          {0.000 1.874}          3.749           266.773         
    pll_clk[0]_2                                                                                                                                                                                                                                                                                                          {0.000 0.234}          0.469           2134.187        
      pll_clk[0]_2_DIV                                                                                                                                                                                                                                                                                                    {0.000 1.874}          3.749           266.773         
    pll_clk[1]_2                                                                                                                                                                                                                                                                                                          {0.000 0.234}          0.469           2134.187        
      pll_clk[1]_2_DIV                                                                                                                                                                                                                                                                                                    {0.000 1.874}          3.749           266.773         
    pll_clk[2]_2                                                                                                                                                                                                                                                                                                          {0.000 0.234}          0.469           2134.187        
      pll_clk[2]_2_DIV                                                                                                                                                                                                                                                                                                    {0.000 1.874}          3.749           266.773         
  mmcm_clkout6_2                                                                                                                                                                                                                                                                                                          {0.000 3.749}          7.497           133.387         
clk_spi_sck                                                                                                                                                                                                                                                                                                               {0.000 20.000}         40.000          25.000          
clk_xtra                                                                                                                                                                                                                                                                                                                  {0.000 4.000}          8.000           125.000         
intclk                                                                                                                                                                                                                                                                                                                    {0.000 500.000}        1000.000        1.000           
refclk_100                                                                                                                                                                                                                                                                                                                {0.000 5.000}          10.000          100.000         
  qpll0outclk_out[0]                                                                                                                                                                                                                                                                                                      {0.000 0.100}          0.200           5000.001        
  qpll0outclk_out[1]                                                                                                                                                                                                                                                                                                      {0.000 0.100}          0.200           5000.001        
  qpll0outclk_out[2]                                                                                                                                                                                                                                                                                                      {0.000 0.100}          0.200           5000.001        
  qpll0outclk_out[3]                                                                                                                                                                                                                                                                                                      {0.000 0.100}          0.200           5000.001        
  qpll0outrefclk_out[0]                                                                                                                                                                                                                                                                                                   {0.000 5.000}          10.000          100.000         
  qpll0outrefclk_out[1]                                                                                                                                                                                                                                                                                                   {0.000 5.000}          10.000          100.000         
  qpll0outrefclk_out[2]                                                                                                                                                                                                                                                                                                   {0.000 5.000}          10.000          100.000         
  qpll0outrefclk_out[3]                                                                                                                                                                                                                                                                                                   {0.000 5.000}          10.000          100.000         
  qpll1outclk_out[0]                                                                                                                                                                                                                                                                                                      {0.000 0.100}          0.200           5000.001        
    txoutclk_out[0]                                                                                                                                                                                                                                                                                                       {0.000 1.000}          2.000           500.000         
    txoutclk_out[1]                                                                                                                                                                                                                                                                                                       {0.000 1.000}          2.000           500.000         
    txoutclk_out[2]                                                                                                                                                                                                                                                                                                       {0.000 1.000}          2.000           500.000         
    txoutclk_out[3]                                                                                                                                                                                                                                                                                                       {0.000 1.000}          2.000           500.000         
  qpll1outclk_out[1]                                                                                                                                                                                                                                                                                                      {0.000 0.100}          0.200           5000.001        
    txoutclk_out[4]                                                                                                                                                                                                                                                                                                       {0.000 1.000}          2.000           500.000         
    txoutclk_out[5]                                                                                                                                                                                                                                                                                                       {0.000 1.000}          2.000           500.000         
    txoutclk_out[6]                                                                                                                                                                                                                                                                                                       {0.000 1.000}          2.000           500.000         
    txoutclk_out[7]                                                                                                                                                                                                                                                                                                       {0.000 1.000}          2.000           500.000         
  qpll1outclk_out[2]                                                                                                                                                                                                                                                                                                      {0.000 0.100}          0.200           5000.001        
    txoutclk_out[10]                                                                                                                                                                                                                                                                                                      {0.000 1.000}          2.000           500.000         
    txoutclk_out[11]                                                                                                                                                                                                                                                                                                      {0.000 1.000}          2.000           500.000         
    txoutclk_out[8]                                                                                                                                                                                                                                                                                                       {0.000 1.000}          2.000           500.000         
    txoutclk_out[9]                                                                                                                                                                                                                                                                                                       {0.000 1.000}          2.000           500.000         
  qpll1outclk_out[3]                                                                                                                                                                                                                                                                                                      {0.000 0.100}          0.200           5000.001        
    txoutclk_out[12]                                                                                                                                                                                                                                                                                                      {0.000 1.000}          2.000           500.000         
    txoutclk_out[13]                                                                                                                                                                                                                                                                                                      {0.000 1.000}          2.000           500.000         
    txoutclk_out[14]                                                                                                                                                                                                                                                                                                      {0.000 1.000}          2.000           500.000         
    txoutclk_out[15]                                                                                                                                                                                                                                                                                                      {0.000 1.000}          2.000           500.000         
      clk_core                                                                                                                                                                                                                                                                                                            {0.000 2.000}          4.000           250.000         
        clk_extra_a1                                                                                                                                                                                                                                                                                                      {0.000 8.000}          16.000          62.500          
        clk_extra_a2                                                                                                                                                                                                                                                                                                      {0.000 2.667}          5.333           187.500         
        clk_extra_a3                                                                                                                                                                                                                                                                                                      {0.000 2.000}          4.000           250.000         
        clk_extra_b0                                                                                                                                                                                                                                                                                                      {0.000 2.000}          4.000           250.000         
        clk_extra_b1                                                                                                                                                                                                                                                                                                      {0.000 4.000}          8.000           125.000         
        clk_extra_c0                                                                                                                                                                                                                                                                                                      {0.000 1.667}          3.333           300.000         
        clk_extra_c1                                                                                                                                                                                                                                                                                                      {0.000 1.250}          2.500           400.000         
        clk_main_a0                                                                                                                                                                                                                                                                                                       {0.000 4.000}          8.000           125.000         
        clkfbout_kernel_clks_clkwiz_kernel_clk0_0                                                                                                                                                                                                                                                                         {0.000 2.000}          4.000           250.000         
        clkfbout_kernel_clks_clkwiz_kernel_clk1_0                                                                                                                                                                                                                                                                         {0.000 10.000}         20.000          50.000          
        clkfbout_kernel_clks_clkwiz_sys_clk_0                                                                                                                                                                                                                                                                             {0.000 2.000}          4.000           250.000         
        drck                                                                                                                                                                                                                                                                                                              {0.000 16.000}         32.000          31.250          
        ext_spi_clk                                                                                                                                                                                                                                                                                                       {0.000 8.000}          16.000          62.500          
        tck                                                                                                                                                                                                                                                                                                               {0.000 16.000}         32.000          31.250          
      diablo_gt.diablo_gt_phy_wrapper/pclk2_gt                                                                                                                                                                                                                                                                            {0.000 2.000}          4.000           250.000         
      mcap_clk                                                                                                                                                                                                                                                                                                            {0.000 4.000}          8.000           125.000         
      pci_drp_clk                                                                                                                                                                                                                                                                                                         {0.000 4.000}          8.000           125.000         
  qpll1outrefclk_out[0]                                                                                                                                                                                                                                                                                                   {0.000 5.000}          10.000          100.000         
  qpll1outrefclk_out[1]                                                                                                                                                                                                                                                                                                   {0.000 5.000}          10.000          100.000         
  qpll1outrefclk_out[2]                                                                                                                                                                                                                                                                                                   {0.000 5.000}          10.000          100.000         
  qpll1outrefclk_out[3]                                                                                                                                                                                                                                                                                                   {0.000 5.000}          10.000          100.000         
static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O   {0.000 4.000}          8.000           125.000         
static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[10].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O  {0.000 4.000}          8.000           125.000         
static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[11].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O  {0.000 4.000}          8.000           125.000         
static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[12].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O  {0.000 4.000}          8.000           125.000         
static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[13].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O  {0.000 4.000}          8.000           125.000         
static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[14].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O  {0.000 4.000}          8.000           125.000         
static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[15].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O  {0.000 4.000}          8.000           125.000         
static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O   {0.000 4.000}          8.000           125.000         
static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O   {0.000 4.000}          8.000           125.000         
static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O   {0.000 4.000}          8.000           125.000         
static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O   {0.000 4.000}          8.000           125.000         
static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O   {0.000 4.000}          8.000           125.000         
static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O   {0.000 4.000}          8.000           125.000         
static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O   {0.000 4.000}          8.000           125.000         
static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[8].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O   {0.000 4.000}          8.000           125.000         
static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[9].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O   {0.000 4.000}          8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                                                                                                                                                                                                                                                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                                                                                                                                                                                                                                                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK_300M_DIMM0_DP                                                                                                                                                                                                                                                                                                               1.791        0.000                      0                   23        0.023        0.000                      0                   23        0.500        0.000                       0                    19  
  mmcm_clkout0                                                                                                                                                                                                                                                                                                                  0.103        0.000                      0                69503        0.010        0.000                      0                69503        0.562        0.000                       0                 31627  
    pll_clk[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                              0.065        0.000                       0                     9  
      pll_clk[0]_DIV                                                                                                                                                                                                                                                                                                                                                                                                                                                        0.674        0.000                       0                    40  
    pll_clk[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                              0.065        0.000                       0                     9  
      pll_clk[1]_DIV                                                                                                                                                                                                                                                                                                                                                                                                                                                        0.674        0.000                       0                    38  
    pll_clk[2]                                                                                                                                                                                                                                                                                                                                                                                                                                                              0.065        0.000                       0                     9  
      pll_clk[2]_DIV                                                                                                                                                                                                                                                                                                                                                                                                                                                        0.674        0.000                       0                    40  
  mmcm_clkout6                                                                                                                                                                                                                                                                                                                  1.675        0.000                      0                 5918        0.017        0.000                      0                 5390        1.195        0.000                       0                  2024  
CLK_300M_DIMM1_DP                                                                                                                                                                                                                                                                                                               1.600        0.000                      0                   23        0.058        0.000                      0                   23        0.500        0.000                       0                    19  
  mmcm_clkout0_1                                                                                                                                                                                                                                                                                                                0.122        0.000                      0                69514        0.010        0.000                      0                69514        0.562        0.000                       0                 31637  
    pll_clk[0]_1                                                                                                                                                                                                                                                                                                                                                                                                                                                            0.065        0.000                       0                     9  
      pll_clk[0]_1_DIV                                                                                                                                                                                                                                                                                                                                                                                                                                                      0.674        0.000                       0                    40  
    pll_clk[1]_1                                                                                                                                                                                                                                                                                                                                                                                                                                                            0.065        0.000                       0                     9  
      pll_clk[1]_1_DIV                                                                                                                                                                                                                                                                                                                                                                                                                                                      0.674        0.000                       0                    38  
    pll_clk[2]_1                                                                                                                                                                                                                                                                                                                                                                                                                                                            0.065        0.000                       0                     9  
      pll_clk[2]_1_DIV                                                                                                                                                                                                                                                                                                                                                                                                                                                      0.674        0.000                       0                    40  
  mmcm_clkout6_1                                                                                                                                                                                                                                                                                                                1.380        0.000                      0                 5918        0.012        0.000                      0                 5390        1.193        0.000                       0                  2024  
CLK_300M_DIMM2_DP                                                                                                                                                                                                                                                                                                               0.960        0.000                      0                   23        0.044        0.000                      0                   23        0.500        0.000                       0                    19  
  mmcm_clkout0_3                                                                                                                                                                                                                                                                                                                0.034        0.000                      0                65448        0.010        0.000                      0                65448        0.562        0.000                       0                 28212  
    pll_clk[0]_3                                                                                                                                                                                                                                                                                                                                                                                                                                                            0.065        0.000                       0                     7  
      pll_clk[0]_3_DIV                                                                                                                                                                                                                                                                                                                                                                                                                                                      0.674        0.000                       0                    30  
    pll_clk[1]_3                                                                                                                                                                                                                                                                                                                                                                                                                                                            0.065        0.000                       0                     9  
      pll_clk[1]_3_DIV                                                                                                                                                                                                                                                                                                                                                                                                                                                      0.674        0.000                       0                    40  
    pll_clk[2]_3                                                                                                                                                                                                                                                                                                                                                                                                                                                            0.065        0.000                       0                     9  
      pll_clk[2]_3_DIV                                                                                                                                                                                                                                                                                                                                                                                                                                                      0.674        0.000                       0                    38  
    pll_clk[3]                                                                                                                                                                                                                                                                                                                                                                                                                                                              0.065        0.000                       0                     3  
      pll_clk[3]_DIV                                                                                                                                                                                                                                                                                                                                                                                                                                                        0.674        0.000                       0                    10  
  mmcm_clkout6_3                                                                                                                                                                                                                                                                                                                0.408        0.000                      0                 5903        0.011        0.000                      0                 5375        1.165        0.000                       0                  1970  
CLK_300M_DIMM3_DP                                                                                                                                                                                                                                                                                                               1.218        0.000                      0                   23        0.046        0.000                      0                   23        0.500        0.000                       0                    19  
  mmcm_clkout0_2                                                                                                                                                                                                                                                                                                                0.029        0.000                      0                69514        0.010        0.000                      0                69514        0.562        0.000                       0                 31625  
    pll_clk[0]_2                                                                                                                                                                                                                                                                                                                                                                                                                                                            0.065        0.000                       0                     9  
      pll_clk[0]_2_DIV                                                                                                                                                                                                                                                                                                                                                                                                                                                      0.674        0.000                       0                    40  
    pll_clk[1]_2                                                                                                                                                                                                                                                                                                                                                                                                                                                            0.065        0.000                       0                     9  
      pll_clk[1]_2_DIV                                                                                                                                                                                                                                                                                                                                                                                                                                                      0.674        0.000                       0                    38  
    pll_clk[2]_2                                                                                                                                                                                                                                                                                                                                                                                                                                                            0.065        0.000                       0                     9  
      pll_clk[2]_2_DIV                                                                                                                                                                                                                                                                                                                                                                                                                                                      0.674        0.000                       0                    40  
  mmcm_clkout6_2                                                                                                                                                                                                                                                                                                                2.267        0.000                      0                 5918        0.011        0.000                      0                 5390        1.213        0.000                       0                  2024  
clk_spi_sck                                                                                                                                                                                                                                                                                                                     3.059        0.000                      0                   73        0.261        0.000                      0                   73       19.725        0.000                       0                    74  
clk_xtra                                                                                                                                                                                                                                                                                                                        0.454        0.000                      0                14039        0.011        0.000                      0                14039        2.000        0.000                       0                  5835  
intclk                                                                                                                                                                                                                                                                                                                        999.362        0.000                      0                   20        0.037        0.000                      0                   20      499.725        0.000                       0                    13  
refclk_100                                                                                                                                                                                                                                                                                                                      6.017        0.000                      0                14672        0.030        0.000                      0                14672        3.200        0.000                       0                  6940  
    txoutclk_out[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                         0.710        0.000                       0                     1  
    txoutclk_out[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                         0.710        0.000                       0                     1  
    txoutclk_out[2]                                                                                                                                                                                                                                                                                                                                                                                                                                                         0.710        0.000                       0                     1  
    txoutclk_out[3]                                                                                                                                                                                                                                                                                                                                                                                                                                                         0.710        0.000                       0                     1  
    txoutclk_out[4]                                                                                                                                                                                                                                                                                                                                                                                                                                                         0.710        0.000                       0                     1  
    txoutclk_out[5]                                                                                                                                                                                                                                                                                                                                                                                                                                                         0.710        0.000                       0                     1  
    txoutclk_out[6]                                                                                                                                                                                                                                                                                                                                                                                                                                                         0.710        0.000                       0                     1  
    txoutclk_out[7]                                                                                                                                                                                                                                                                                                                                                                                                                                                         0.710        0.000                       0                     1  
    txoutclk_out[10]                                                                                                                                                                                                                                                                                                                                                                                                                                                        0.710        0.000                       0                     1  
    txoutclk_out[11]                                                                                                                                                                                                                                                                                                                                                                                                                                                        0.710        0.000                       0                     1  
    txoutclk_out[8]                                                                                                                                                                                                                                                                                                                                                                                                                                                         0.710        0.000                       0                     1  
    txoutclk_out[9]                                                                                                                                                                                                                                                                                                                                                                                                                                                         0.710        0.000                       0                     1  
    txoutclk_out[12]                                                                                                                                                                                                                                                                                                                                                                                                                                                        0.710        0.000                       0                     1  
    txoutclk_out[13]                                                                                                                                                                                                                                                                                                                                                                                                                                                        0.710        0.000                       0                     1  
    txoutclk_out[14]                                                                                                                                                                                                                                                                                                                                                                                                                                                        0.710        0.000                       0                     1  
    txoutclk_out[15]                                                                                                                                                                                                                                                                                                            0.020        0.000                      0                17996        0.031        0.000                      0                17996        0.000        0.000                       0                  6451  
      clk_core                                                                                                                                                                                                                                                                                                                  0.018        0.000                      0               343861        0.010        0.000                      0               343861        0.600        0.000                       0                149525  
        clk_extra_a1                                                                                                                                                                                                                                                                                                           12.573        0.000                      0                 1174        0.014        0.000                      0                 1174        7.458        0.000                       0                   924  
        clk_extra_a2                                                                                                                                                                                                                                                                                                                                                                                                                                                        4.043        0.000                       0                     2  
        clk_extra_a3                                                                                                                                                                                                                                                                                                                                                                                                                                                        2.710        0.000                       0                     2  
        clk_extra_b0                                                                                                                                                                                                                                                                                                                                                                                                                                                        2.710        0.000                       0                     2  
        clk_extra_b1                                                                                                                                                                                                                                                                                                                                                                                                                                                        6.710        0.000                       0                     2  
        clk_extra_c0                                                                                                                                                                                                                                                                                                                                                                                                                                                        2.043        0.000                       0                     2  
        clk_extra_c1                                                                                                                                                                                                                                                                                                                                                                                                                                                        1.210        0.000                       0                     2  
        clk_main_a0                                                                                                                                                                                                                                                                                                             0.791        0.000                      0               382778        0.010        0.000                      0               382778        3.458        0.000                       0                183524  
        clkfbout_kernel_clks_clkwiz_kernel_clk0_0                                                                                                                                                                                                                                                                                                                                                                                                                           2.929        0.000                       0                     2  
        clkfbout_kernel_clks_clkwiz_kernel_clk1_0                                                                                                                                                                                                                                                                                                                                                                                                                          18.929        0.000                       0                     2  
        clkfbout_kernel_clks_clkwiz_sys_clk_0                                                                                                                                                                                                                                                                                                                                                                                                                               2.929        0.000                       0                     2  
        drck                                                                                                                                                                                                                                                                                                                    3.976        0.000                      0                 1111        0.041        0.000                      0                 1111       15.468        0.000                       0                   529  
        ext_spi_clk                                                                                                                                                                                                                                                                                                            10.910        0.000                      0                  772        0.023        0.000                      0                  772        7.468        0.000                       0                   346  
        tck                                                                                                                                                                                                                                                                                                                    29.718        0.000                      0                  663        0.019        0.000                      0                  663       15.468        0.000                       0                   368  
      diablo_gt.diablo_gt_phy_wrapper/pclk2_gt                                                                                                                                                                                                                                                                                  0.187        0.000                      0                10427        0.030        0.000                      0                10427        0.000        0.000                       0                  4759  
      mcap_clk                                                                                                                                                                                                                                                                                                                                                                                                                                                              0.000        0.000                       0                     1  
      pci_drp_clk                                                                                                                                                                                                                                                                                                               2.572        0.000                      0                 4147        0.012        0.000                      0                 4147        1.725        0.000                       0                  2510  
static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O         6.960        0.000                      0                   50        0.050        0.000                      0                   50        3.725        0.000                       0                    31  
static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[10].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O        6.725        0.000                      0                   50        0.051        0.000                      0                   50        3.725        0.000                       0                    31  
static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[11].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O        6.482        0.000                      0                   50        0.064        0.000                      0                   50        3.725        0.000                       0                    31  
static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[12].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O        6.981        0.000                      0                   50        0.050        0.000                      0                   50        3.725        0.000                       0                    31  
static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[13].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O        7.110        0.000                      0                   50        0.059        0.000                      0                   50        3.725        0.000                       0                    31  
static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[14].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O        6.927        0.000                      0                   50        0.052        0.000                      0                   50        3.725        0.000                       0                    31  
static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[15].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O        6.826        0.000                      0                   50        0.054        0.000                      0                   50        3.725        0.000                       0                    31  
static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O         6.895        0.000                      0                   50        0.045        0.000                      0                   50        3.725        0.000                       0                    31  
static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O         6.634        0.000                      0                   50        0.052        0.000                      0                   50        3.725        0.000                       0                    31  
static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O         6.958        0.000                      0                   50        0.060        0.000                      0                   50        3.725        0.000                       0                    31  
static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O         6.924        0.000                      0                   50        0.051        0.000                      0                   50        3.725        0.000                       0                    31  
static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O         6.883        0.000                      0                   50        0.046        0.000                      0                   50        3.725        0.000                       0                    31  
static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O         7.046        0.000                      0                   50        0.052        0.000                      0                   50        3.725        0.000                       0                    31  
static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O         6.859        0.000                      0                   50        0.059        0.000                      0                   50        3.725        0.000                       0                    31  
static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[8].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O         7.222        0.000                      0                   50        0.048        0.000                      0                   50        3.725        0.000                       0                    31  
static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[9].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O         6.919        0.000                      0                   50        0.045        0.000                      0                   50        3.725        0.000                       0                    31  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                To Clock                                      WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                --------                                      -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
mmcm_clkout6                              mmcm_clkout0                                    1.729        0.000                      0                  133                                                                        
clk_main_a0                               mmcm_clkout0                                    7.253        0.000                      0                   40                                                                        
mmcm_clkout0                              pll_clk[0]_DIV                                  0.730        0.000                      0                  320        0.749        0.000                      0                  320  
mmcm_clkout0                              pll_clk[1]_DIV                                  0.699        0.000                      0                  320        0.695        0.000                      0                  320  
mmcm_clkout0                              pll_clk[2]_DIV                                  0.797        0.000                      0                  320        0.605        0.000                      0                  320  
mmcm_clkout0                              mmcm_clkout6                                    4.276        0.000                      0                   35                                                                        
mmcm_clkout6_1                            mmcm_clkout0_1                                  0.712        0.000                      0                  133                                                                        
clk_main_a0                               mmcm_clkout0_1                                  7.548        0.000                      0                   40                                                                        
mmcm_clkout0_1                            pll_clk[0]_1_DIV                                0.583        0.000                      0                  320        0.818        0.000                      0                  320  
mmcm_clkout0_1                            pll_clk[1]_1_DIV                                0.692        0.000                      0                  320        0.758        0.000                      0                  320  
mmcm_clkout0_1                            pll_clk[2]_1_DIV                                0.703        0.000                      0                  320        0.614        0.000                      0                  320  
mmcm_clkout0_1                            mmcm_clkout6_1                                  4.319        0.000                      0                   35                                                                        
mmcm_clkout6_3                            mmcm_clkout0_3                                  0.567        0.000                      0                  133                                                                        
clk_main_a0                               mmcm_clkout0_3                                  2.359        0.000                      0                   84                                                                        
mmcm_clkout0_3                            pll_clk[0]_3_DIV                                0.447        0.000                      0                  240        0.780        0.000                      0                  240  
mmcm_clkout0_3                            pll_clk[1]_3_DIV                                0.869        0.000                      0                  320        0.698        0.000                      0                  320  
mmcm_clkout0_3                            pll_clk[2]_3_DIV                                1.043        0.000                      0                  320        0.701        0.000                      0                  320  
mmcm_clkout0_3                            pll_clk[3]_DIV                                  1.176        0.000                      0                   80        0.728        0.000                      0                   80  
mmcm_clkout0_3                            mmcm_clkout6_3                                  4.184        0.000                      0                   35                                                                        
mmcm_clkout6_2                            mmcm_clkout0_2                                  1.260        0.000                      0                  133                                                                        
clk_main_a0                               mmcm_clkout0_2                                  7.244        0.000                      0                   40                                                                        
mmcm_clkout0_2                            pll_clk[0]_2_DIV                                0.537        0.000                      0                  320        0.655        0.000                      0                  320  
mmcm_clkout0_2                            pll_clk[1]_2_DIV                                0.972        0.000                      0                  320        0.696        0.000                      0                  320  
mmcm_clkout0_2                            pll_clk[2]_2_DIV                                0.621        0.000                      0                  320        0.763        0.000                      0                  320  
mmcm_clkout0_2                            mmcm_clkout6_2                                  3.391        0.000                      0                   35                                                                        
clk_core                                  txoutclk_out[15]                                0.038        0.000                      0                 1588        0.033        0.000                      0                 1588  
clk_xtra                                  clk_core                                        5.350        0.000                      0                  206                                                                        
txoutclk_out[15]                          clk_core                                        0.075        0.000                      0                 1631        0.034        0.000                      0                 1631  
drck                                      clk_core                                        3.720        0.000                      0                    1        0.069        0.000                      0                    1  
ext_spi_clk                               clk_core                                       14.871        0.000                      0                   16                                                                        
tck                                       clk_core                                        3.529        0.000                      0                    1        0.128        0.000                      0                    1  
diablo_gt.diablo_gt_phy_wrapper/pclk2_gt  clk_core                                        2.327        0.000                      0                    3        0.183        0.000                      0                    3  
pci_drp_clk                               clk_core                                        2.982        0.000                      0                   77                                                                        
clk_core                                  clk_extra_a1                                    3.139        0.000                      0                    1        0.285        0.000                      0                    1  
clk_core                                  clk_extra_a2                                    0.500        0.000                      0                    1        0.281        0.000                      0                    1  
clk_core                                  clk_extra_a3                                    3.175        0.000                      0                    1        0.275        0.000                      0                    1  
mmcm_clkout0                              clk_main_a0                                     1.012        0.000                      0                   43                                                                        
mmcm_clkout0_1                            clk_main_a0                                     1.777        0.000                      0                   43                                                                        
mmcm_clkout0_3                            clk_main_a0                                     0.329        0.000                      0                   78                                                                        
mmcm_clkout0_2                            clk_main_a0                                     2.019        0.000                      0                   43                                                                        
clk_xtra                                  clk_main_a0                                     6.259        0.000                      0                    1        0.070        0.000                      0                    1  
tck                                       clk_main_a0                                    31.377        0.000                      0                    8                                                                        
tck                                       drck                                            7.791        0.000                      0                    2        1.848        0.000                      0                    2  
pci_drp_clk                               drck                                            7.335        0.000                      0                    8                                                                        
clk_core                                  ext_spi_clk                                     3.145        0.000                      0                   16                                                                        
clk_main_a0                               tck                                             7.681        0.000                      0                    8                                                                        
drck                                      tck                                            10.711        0.000                      0                   93        0.047        0.000                      0                   93  
clk_core                                  diablo_gt.diablo_gt_phy_wrapper/pclk2_gt        2.657        0.000                      0                    1        0.273        0.000                      0                    1  
clk_core                                  pci_drp_clk                                     1.643        0.000                      0                   83        0.133        0.000                      0                   29  
drck                                      pci_drp_clk                                    31.469        0.000                      0                    8                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                                                                                                                                                                                                                                                From Clock                                                                                                                                                                                                                                                                                                                To Clock                                                                                                                                                                                                                                                                                                                      WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                                                                                                                                                                                                                                                ----------                                                                                                                                                                                                                                                                                                                --------                                                                                                                                                                                                                                                                                                                      -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                                                                                                                                                                                                                                                                         clk_core                                                                                                                                                                                                                                                                                                                  clk_core                                                                                                                                                                                                                                                                                                                        0.202        0.000                      0                 8228        0.103        0.000                      0                 8228  
**async_default**                                                                                                                                                                                                                                                                                                         txoutclk_out[15]                                                                                                                                                                                                                                                                                                          clk_core                                                                                                                                                                                                                                                                                                                        1.658        0.000                      0                    1        0.803        0.000                      0                    1  
**async_default**                                                                                                                                                                                                                                                                                                         clk_main_a0                                                                                                                                                                                                                                                                                                               clk_main_a0                                                                                                                                                                                                                                                                                                                     1.369        0.000                      0                 6457        0.040        0.000                      0                 6457  
**async_default**                                                                                                                                                                                                                                                                                                         clk_xtra                                                                                                                                                                                                                                                                                                                  clk_xtra                                                                                                                                                                                                                                                                                                                        1.179        0.000                      0                  348        1.332        0.000                      0                  348  
**async_default**                                                                                                                                                                                                                                                                                                         clk_core                                                                                                                                                                                                                                                                                                                  diablo_gt.diablo_gt_phy_wrapper/pclk2_gt                                                                                                                                                                                                                                                                                        0.998        0.000                      0                    5        0.967        0.000                      0                    5  
**async_default**                                                                                                                                                                                                                                                                                                         diablo_gt.diablo_gt_phy_wrapper/pclk2_gt                                                                                                                                                                                                                                                                                  diablo_gt.diablo_gt_phy_wrapper/pclk2_gt                                                                                                                                                                                                                                                                                        2.265        0.000                      0                   32        0.125        0.000                      0                   32  
**async_default**                                                                                                                                                                                                                                                                                                         txoutclk_out[15]                                                                                                                                                                                                                                                                                                          diablo_gt.diablo_gt_phy_wrapper/pclk2_gt                                                                                                                                                                                                                                                                                        1.472        0.000                      0                    5        0.764        0.000                      0                    5  
**async_default**                                                                                                                                                                                                                                                                                                         drck                                                                                                                                                                                                                                                                                                                      drck                                                                                                                                                                                                                                                                                                                           14.762        0.000                      0                  107        0.314        0.000                      0                  107  
**async_default**                                                                                                                                                                                                                                                                                                         ext_spi_clk                                                                                                                                                                                                                                                                                                               ext_spi_clk                                                                                                                                                                                                                                                                                                                    13.113        0.000                      0                   97        0.154        0.000                      0                   97  
**async_default**                                                                                                                                                                                                                                                                                                         mmcm_clkout0                                                                                                                                                                                                                                                                                                              mmcm_clkout0                                                                                                                                                                                                                                                                                                                    2.007        0.000                      0                  242        0.112        0.000                      0                  242  
**async_default**                                                                                                                                                                                                                                                                                                         mmcm_clkout0_1                                                                                                                                                                                                                                                                                                            mmcm_clkout0_1                                                                                                                                                                                                                                                                                                                  2.579        0.000                      0                  242        0.113        0.000                      0                  242  
**async_default**                                                                                                                                                                                                                                                                                                         mmcm_clkout0_2                                                                                                                                                                                                                                                                                                            mmcm_clkout0_2                                                                                                                                                                                                                                                                                                                  2.275        0.000                      0                  242        0.100        0.000                      0                  242  
**async_default**                                                                                                                                                                                                                                                                                                         mmcm_clkout0_3                                                                                                                                                                                                                                                                                                            mmcm_clkout0_3                                                                                                                                                                                                                                                                                                                  1.778        0.000                      0                  235        0.111        0.000                      0                  235  
**async_default**                                                                                                                                                                                                                                                                                                         clk_core                                                                                                                                                                                                                                                                                                                  pci_drp_clk                                                                                                                                                                                                                                                                                                                     1.035        0.000                      0                   17        0.156        0.000                      0                   17  
**async_default**                                                                                                                                                                                                                                                                                                         pci_drp_clk                                                                                                                                                                                                                                                                                                               pci_drp_clk                                                                                                                                                                                                                                                                                                                     5.701        0.000                      0                  176        0.107        0.000                      0                  176  
**async_default**                                                                                                                                                                                                                                                                                                         refclk_100                                                                                                                                                                                                                                                                                                                refclk_100                                                                                                                                                                                                                                                                                                                      7.262        0.000                      0                  500        0.096        0.000                      0                  500  
**async_default**                                                                                                                                                                                                                                                                                                         static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O   static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O         7.397        0.000                      0                   18        0.148        0.000                      0                   18  
**async_default**                                                                                                                                                                                                                                                                                                         static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[10].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O  static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[10].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O        7.318        0.000                      0                   18        0.148        0.000                      0                   18  
**async_default**                                                                                                                                                                                                                                                                                                         static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[11].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O  static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[11].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O        7.420        0.000                      0                   18        0.166        0.000                      0                   18  
**async_default**                                                                                                                                                                                                                                                                                                         static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[12].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O  static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[12].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O        7.132        0.000                      0                   18        0.208        0.000                      0                   18  
**async_default**                                                                                                                                                                                                                                                                                                         static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[13].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O  static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[13].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O        7.131        0.000                      0                   18        0.269        0.000                      0                   18  
**async_default**                                                                                                                                                                                                                                                                                                         static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[14].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O  static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[14].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O        7.429        0.000                      0                   18        0.161        0.000                      0                   18  
**async_default**                                                                                                                                                                                                                                                                                                         static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[15].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O  static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[15].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O        7.051        0.000                      0                   18        0.298        0.000                      0                   18  
**async_default**                                                                                                                                                                                                                                                                                                         static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O   static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O         7.277        0.000                      0                   18        0.143        0.000                      0                   18  
**async_default**                                                                                                                                                                                                                                                                                                         static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O   static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O         7.182        0.000                      0                   18        0.164        0.000                      0                   18  
**async_default**                                                                                                                                                                                                                                                                                                         static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O   static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O         7.332        0.000                      0                   18        0.146        0.000                      0                   18  
**async_default**                                                                                                                                                                                                                                                                                                         static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O   static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O         7.289        0.000                      0                   18        0.189        0.000                      0                   18  
**async_default**                                                                                                                                                                                                                                                                                                         static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O   static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O         7.371        0.000                      0                   18        0.123        0.000                      0                   18  
**async_default**                                                                                                                                                                                                                                                                                                         static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O   static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O         7.507        0.000                      0                   18        0.127        0.000                      0                   18  
**async_default**                                                                                                                                                                                                                                                                                                         static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O   static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O         7.320        0.000                      0                   18        0.116        0.000                      0                   18  
**async_default**                                                                                                                                                                                                                                                                                                         static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[8].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O   static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[8].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O         7.387        0.000                      0                   18        0.163        0.000                      0                   18  
**async_default**                                                                                                                                                                                                                                                                                                         static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[9].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O   static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[9].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O         7.260        0.000                      0                   18        0.216        0.000                      0                   18  
**async_default**                                                                                                                                                                                                                                                                                                         drck                                                                                                                                                                                                                                                                                                                      tck                                                                                                                                                                                                                                                                                                                            24.822        0.000                      0                   10        0.767        0.000                      0                   10  
**async_default**                                                                                                                                                                                                                                                                                                         tck                                                                                                                                                                                                                                                                                                                       tck                                                                                                                                                                                                                                                                                                                            30.994        0.000                      0                   90        0.122        0.000                      0                   90  
**async_default**                                                                                                                                                                                                                                                                                                         clk_core                                                                                                                                                                                                                                                                                                                  txoutclk_out[15]                                                                                                                                                                                                                                                                                                                0.129        0.000                      0                   15        0.174        0.000                      0                   15  
**default**                                                                                                                                                                                                                                                                                                               mmcm_clkout0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             11.551        0.000                      0                   10                                                                        
**default**                                                                                                                                                                                                                                                                                                               mmcm_clkout0_1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           11.607        0.000                      0                   10                                                                        
**default**                                                                                                                                                                                                                                                                                                               mmcm_clkout0_2                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           11.588        0.000                      0                   10                                                                        
**default**                                                                                                                                                                                                                                                                                                               mmcm_clkout0_3                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           11.600        0.000                      0                   10                                                                        


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK_300M_DIMM0_DP
  To Clock:  CLK_300M_DIMM0_DP

Setup :            0  Failing Endpoints,  Worst Slack        1.791ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.023ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.791ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CLK_300M_DIMM0_DP  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/input_rst_design_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_300M_DIMM0_DP  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             CLK_300M_DIMM0_DP
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.332ns  (CLK_300M_DIMM0_DP rise@3.332ns - CLK_300M_DIMM0_DP rise@0.000ns)
  Data Path Delay:        1.442ns  (logic 0.214ns (14.840%)  route 1.228ns (85.160%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.357ns = ( 5.689 - 3.332 ) 
    Source Clock Delay      (SCD):    2.646ns
    Clock Pessimism Removal (CPR):    0.200ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.724ns (routing 0.582ns, distribution 1.142ns)
  Clock Net Delay (Destination): 1.584ns (routing 0.531ns, distribution 1.053ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock CLK_300M_DIMM0_DP rise edge)
                                                      0.000     0.000 r                 
    K18                                               0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.496     0.496 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.546    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.546 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.348     0.894    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/sys_clk_in
    BUFGCE_X1Y290        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.922 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_inst/O
    X3Y12 (CLOCK_ROOT)   net (fo=17, routed)          1.724     2.646    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/sys_clk_in_bufg
    SLICE_X112Y779       FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[6]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X112Y779       FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     2.727 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[6]/Q
                         net (fo=7, routed)           1.213     3.940    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/counter_input_rst[6]
    SLICE_X112Y781       LUT4 (Prop_H5LUT_SLICEL_I0_O)
                                                      0.133     4.073 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/input_rst_design_i_1/O
                         net (fo=1, routed)           0.015     4.088    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/input_rst_design_i_1_n_0
    SLICE_X112Y781       FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/input_rst_design_reg/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock CLK_300M_DIMM0_DP rise edge)
                                                      3.332     3.332 r                 
    K18                                               0.000     3.332 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     3.332    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.400     3.732 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.772    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.772 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.309     4.081    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/sys_clk_in
    BUFGCE_X1Y290        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.105 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_inst/O
    X3Y12 (CLOCK_ROOT)   net (fo=17, routed)          1.584     5.689    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/sys_clk_in_bufg
    SLICE_X112Y781       FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/input_rst_design_reg/C
                         clock pessimism              0.200     5.889                     
                         clock uncertainty           -0.035     5.853                     
    SLICE_X112Y781       FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.025     5.878    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/input_rst_design_reg
  -------------------------------------------------------------------
                         required time                          5.878                     
                         arrival time                          -4.088                     
  -------------------------------------------------------------------
                         slack                                  1.791                     





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_300M_DIMM0_DP  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by CLK_300M_DIMM0_DP  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             CLK_300M_DIMM0_DP
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_300M_DIMM0_DP rise@0.000ns - CLK_300M_DIMM0_DP rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.125ns (45.956%)  route 0.147ns (54.044%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.189ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.697ns
    Source Clock Delay      (SCD):    2.308ns
    Clock Pessimism Removal (CPR):    0.200ns
  Clock Net Delay (Source):      1.535ns (routing 0.531ns, distribution 1.004ns)
  Clock Net Delay (Destination): 1.775ns (routing 0.582ns, distribution 1.193ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock CLK_300M_DIMM0_DP rise edge)
                                                      0.000     0.000 r                 
    K18                                               0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.400     0.400 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.440    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.440 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.309     0.749    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/sys_clk_in
    BUFGCE_X1Y290        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.773 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_inst/O
    X3Y12 (CLOCK_ROOT)   net (fo=17, routed)          1.535     2.308    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/sys_clk_in_bufg
    SLICE_X112Y779       FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X112Y779       FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.060     2.368 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[0]/Q
                         net (fo=6, routed)           0.123     2.491    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/counter_input_rst[0]
    SLICE_X112Y780       LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.065     2.556 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/counter_input_rst[1]_i_1/O
                         net (fo=1, routed)           0.024     2.580    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/counter_input_rst[1]_i_1_n_0
    SLICE_X112Y780       FDSE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[1]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock CLK_300M_DIMM0_DP rise edge)
                                                      0.000     0.000 r                 
    K18                                               0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.496     0.496 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.546    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.546 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.348     0.894    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/sys_clk_in
    BUFGCE_X1Y290        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.922 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_inst/O
    X3Y12 (CLOCK_ROOT)   net (fo=17, routed)          1.775     2.697    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/sys_clk_in_bufg
    SLICE_X112Y780       FDSE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[1]/C
                         clock pessimism             -0.200     2.497                     
    SLICE_X112Y780       FDSE (Hold_CFF_SLICEL_C_D)
                                                      0.060     2.557    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/counter_input_rst_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.557                     
                         arrival time                           2.580                     
  -------------------------------------------------------------------
                         slack                                  0.023                     





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_300M_DIMM0_DP
Waveform(ns):       { 0.000 1.666 }
Period(ns):         3.332
Sources:            { CLK_300M_DIMM0_DP }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFGCE/I           n/a            1.290         3.332       2.042      BUFGCE_X1Y290  WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_inst/I
Max Period        n/a     MMCME4_ADV/CLKIN1  n/a            100.000       3.332       96.668     MMCM_X1Y12     WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME4_ADV/CLKIN1  n/a            1.166         1.666       0.500      MMCM_X1Y12     WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME4_ADV/CLKIN1  n/a            1.166         1.666       0.500      MMCM_X1Y12     WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  mmcm_clkout0
  To Clock:  mmcm_clkout0

Setup :            0  Failing Endpoints,  Worst Slack        0.103ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.010ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.562ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.103ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_VALID_Q_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_inst[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[36]/CE
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.749ns  (mmcm_clkout0 rise@3.749ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        3.376ns  (logic 0.383ns (11.345%)  route 2.993ns (88.655%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.345ns = ( 7.093 - 3.749 ) 
    Source Clock Delay      (SCD):    3.002ns
    Clock Pessimism Removal (CPR):    -0.483ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.914ns (routing 0.854ns, distribution 1.060ns)
  Clock Net Delay (Destination): 1.693ns (routing 0.777ns, distribution 0.916ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r                 
    K18                                               0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.496     0.496 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.546    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.546 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.397     0.943    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y12           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.816 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.060    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y308        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.088 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y11 (CLOCK_ROOT)   net (fo=31625, routed)       1.914     3.002    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/addr_q_reg[4]_0
    SLICE_X133Y667       FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_VALID_Q_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X133Y667       FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     3.078 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_VALID_Q_reg/Q
                         net (fo=78, routed)          0.455     3.533    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_VALID_Q_reg_0
    SLICE_X126Y666       LUT5 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.149     3.682 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/c0_ddr4_s_axi_wready_INST_0/O
                         net (fo=9, routed)           0.999     4.681    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_inst[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_axi_wready
    SLICE_X105Y666       LUT4 (Prop_H5LUT_SLICEL_I3_O)
                                                      0.158     4.839 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_inst[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_dm.dout_i[577]_i_1/O
                         net (fo=577, routed)         1.539     6.378    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_inst[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[577]_0[0]
    SLICE_X129Y657       FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_inst[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[36]/CE
  -------------------------------------------------------------------    ----------------------------------

                         (clock mmcm_clkout0 rise edge)
                                                      3.749     3.749 r                 
    K18                                               0.000     3.749 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     3.749    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.400     4.148 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.188    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.188 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.344     4.532    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y12           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.162 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     5.376    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y308        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.400 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y11 (CLOCK_ROOT)   net (fo=31625, routed)       1.693     7.093    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_inst[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/m_aclk
    SLICE_X129Y657       FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_inst[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[36]/C
                         clock pessimism             -0.483     6.610                     
                         clock uncertainty           -0.069     6.542                     
    SLICE_X129Y657       FDRE (Setup_EFF_SLICEM_C_CE)
                                                     -0.061     6.481    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_inst[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[36]
  -------------------------------------------------------------------
                         required time                          6.481                     
                         arrival time                          -6.378                     
  -------------------------------------------------------------------
                         slack                                  0.103                     





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.app_rd_data_ns_reg[463]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][463]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by mmcm_clkout0  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             mmcm_clkout0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mmcm_clkout0 rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.059ns (21.071%)  route 0.221ns (78.929%))
  Logic Levels:           0  
  Clock Path Skew:        0.215ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.058ns
    Source Clock Delay      (SCD):    3.330ns
    Clock Pessimism Removal (CPR):    -0.487ns
  Clock Net Delay (Source):      1.678ns (routing 0.777ns, distribution 0.901ns)
  Clock Net Delay (Destination): 1.970ns (routing 0.854ns, distribution 1.116ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r                 
    K18                                               0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.400     0.400 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.440    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.440 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.344     0.784    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y12           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.414 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.628    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y308        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.652 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y11 (CLOCK_ROOT)   net (fo=31625, routed)       1.678     3.330    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.rd_buf_we_r_reg[2]_0
    SLICE_X128Y712       FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.app_rd_data_ns_reg[463]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X128Y712       FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.059     3.389 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.app_rd_data_ns_reg[463]/Q
                         net (fo=1, routed)           0.221     3.610    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/in[463]
    SLICE_X129Y720       SRLC32E                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][463]_srl32/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r                 
    K18                                               0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.496     0.496 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.546    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.546 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.397     0.943    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y12           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.816 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.060    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y308        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.088 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y11 (CLOCK_ROOT)   net (fo=31625, routed)       1.970     3.058    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/cnt_read_reg[5]_0
    SLICE_X129Y720       SRLC32E                                      r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][463]_srl32/CLK
                         clock pessimism              0.487     3.545                     
    SLICE_X129Y720       SRLC32E (Hold_A6LUT_SLICEM_CLK_D)
                                                      0.055     3.600    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][463]_srl32
  -------------------------------------------------------------------
                         required time                         -3.600                     
                         arrival time                           3.610                     
  -------------------------------------------------------------------
                         slack                                  0.010                     





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mmcm_clkout0
Waveform(ns):       { 0.000 1.874 }
Period(ns):         3.749
Sources:            { WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin                    Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location               Pin
Min Period        n/a     RXTX_BITSLICE/FIFO_RD_CLK  n/a            1.694         3.749       2.055      BITSLICE_RX_TX_X1Y572  WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/FIFO_RD_CLK
Max Period        n/a     PLLE4_ADV/CLKIN            n/a            14.286        3.749       10.537     PLL_X1Y23              WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle4.PLLE4_BASE_INST_OTHER/CLKIN
Low Pulse Width   Slow    PLLE4_ADV/CLKIN            n/a            1.312         1.874       0.562      PLL_X1Y23              WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle4.PLLE4_BASE_INST_OTHER/CLKIN
High Pulse Width  Slow    PLLE4_ADV/CLKIN            n/a            1.312         1.874       0.562      PLL_X1Y23              WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle4.PLLE4_BASE_INST_OTHER/CLKIN



---------------------------------------------------------------------------------------------------
From Clock:  pll_clk[0]
  To Clock:  pll_clk[0]

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.065ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_clk[0]
Waveform(ns):       { 0.000 0.234 }
Period(ns):         0.469
Sources:            { WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY }

Check Type        Corner  Lib Pin                   Reference Pin             Required(ns)  Actual(ns)  Slack(ns)  Location                Pin
Min Period        n/a     BITSLICE_CONTROL/PLL_CLK  n/a                       0.375         0.469       0.094      BITSLICE_CONTROL_X1Y88  WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Low Pulse Width   Slow    BITSLICE_CONTROL/PLL_CLK  n/a                       0.169         0.234       0.065      BITSLICE_CONTROL_X1Y88  WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
High Pulse Width  Slow    BITSLICE_CONTROL/PLL_CLK  n/a                       0.169         0.234       0.065      BITSLICE_CONTROL_X1Y88  WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Max Skew          Fast    BITSLICE_CONTROL/PLL_CLK  BITSLICE_CONTROL/RIU_CLK  -0.300        -1.430      1.130      BITSLICE_CONTROL_X1Y92  WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK



---------------------------------------------------------------------------------------------------
From Clock:  pll_clk[0]_DIV
  To Clock:  pll_clk[0]_DIV

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.674ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_clk[0]_DIV
Waveform(ns):       { 0.000 1.874 }
Period(ns):         3.749
Sources:            { WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q }

Check Type        Corner  Lib Pin                           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location               Pin
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            2.667         3.749       1.082      BITSLICE_RX_TX_X1Y572  WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Low Pulse Width   Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.200         1.874       0.674      BITSLICE_RX_TX_X1Y572  WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
High Pulse Width  Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.200         1.874       0.674      BITSLICE_RX_TX_X1Y572  WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]



---------------------------------------------------------------------------------------------------
From Clock:  pll_clk[1]
  To Clock:  pll_clk[1]

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.065ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_clk[1]
Waveform(ns):       { 0.000 0.234 }
Period(ns):         0.469
Sources:            { WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY }

Check Type        Corner  Lib Pin                   Reference Pin             Required(ns)  Actual(ns)  Slack(ns)  Location                 Pin
Min Period        n/a     BITSLICE_CONTROL/PLL_CLK  n/a                       0.375         0.469       0.094      BITSLICE_CONTROL_X1Y96   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Low Pulse Width   Slow    BITSLICE_CONTROL/PLL_CLK  n/a                       0.169         0.234       0.065      BITSLICE_CONTROL_X1Y96   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
High Pulse Width  Slow    BITSLICE_CONTROL/PLL_CLK  n/a                       0.169         0.234       0.065      BITSLICE_CONTROL_X1Y96   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Max Skew          Fast    BITSLICE_CONTROL/PLL_CLK  BITSLICE_CONTROL/RIU_CLK  -0.300        -1.426      1.126      BITSLICE_CONTROL_X1Y102  WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK



---------------------------------------------------------------------------------------------------
From Clock:  pll_clk[1]_DIV
  To Clock:  pll_clk[1]_DIV

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.674ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_clk[1]_DIV
Waveform(ns):       { 0.000 1.874 }
Period(ns):         3.749
Sources:            { WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q }

Check Type        Corner  Lib Pin                           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location               Pin
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            2.667         3.749       1.082      BITSLICE_RX_TX_X1Y624  WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Low Pulse Width   Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.200         1.874       0.674      BITSLICE_RX_TX_X1Y624  WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
High Pulse Width  Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.200         1.874       0.674      BITSLICE_RX_TX_X1Y624  WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]



---------------------------------------------------------------------------------------------------
From Clock:  pll_clk[2]
  To Clock:  pll_clk[2]

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.065ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_clk[2]
Waveform(ns):       { 0.000 0.234 }
Period(ns):         0.469
Sources:            { WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY }

Check Type        Corner  Lib Pin                   Reference Pin             Required(ns)  Actual(ns)  Slack(ns)  Location                 Pin
Min Period        n/a     BITSLICE_CONTROL/PLL_CLK  n/a                       0.375         0.469       0.094      BITSLICE_CONTROL_X1Y108  WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Low Pulse Width   Slow    BITSLICE_CONTROL/PLL_CLK  n/a                       0.169         0.234       0.065      BITSLICE_CONTROL_X1Y108  WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
High Pulse Width  Slow    BITSLICE_CONTROL/PLL_CLK  n/a                       0.169         0.234       0.065      BITSLICE_CONTROL_X1Y108  WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Max Skew          Fast    BITSLICE_CONTROL/PLL_CLK  BITSLICE_CONTROL/RIU_CLK  -0.300        -1.422      1.122      BITSLICE_CONTROL_X1Y108  WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK



---------------------------------------------------------------------------------------------------
From Clock:  pll_clk[2]_DIV
  To Clock:  pll_clk[2]_DIV

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.674ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_clk[2]_DIV
Waveform(ns):       { 0.000 1.874 }
Period(ns):         3.749
Sources:            { WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q }

Check Type        Corner  Lib Pin                           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location               Pin
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            2.667         3.749       1.082      BITSLICE_RX_TX_X1Y702  WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Low Pulse Width   Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.200         1.874       0.674      BITSLICE_RX_TX_X1Y702  WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
High Pulse Width  Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.200         1.874       0.674      BITSLICE_RX_TX_X1Y702  WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]



---------------------------------------------------------------------------------------------------
From Clock:  mmcm_clkout6
  To Clock:  mmcm_clkout6

Setup :            0  Failing Endpoints,  Worst Slack        1.675ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.017ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.195ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.675ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.749ns period=7.497ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.749ns period=7.497ns})
  Path Group:             mmcm_clkout6
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.497ns  (mmcm_clkout6 rise@7.497ns - mmcm_clkout6 rise@0.000ns)
  Data Path Delay:        5.647ns  (logic 0.616ns (10.908%)  route 5.031ns (89.092%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.374ns = ( 10.871 - 7.497 ) 
    Source Clock Delay      (SCD):    3.024ns
    Clock Pessimism Removal (CPR):    -0.474ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.919ns (routing 0.835ns, distribution 1.084ns)
  Clock Net Delay (Destination): 1.710ns (routing 0.758ns, distribution 0.952ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r                 
    K18                                               0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.496     0.496 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.546    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.546 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.397     0.943    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y12           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                     -0.127     0.816 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.261     1.077    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X1Y302        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.105 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X4Y11 (CLOCK_ROOT)   net (fo=2038, routed)        1.919     3.024    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/CLK
    SLICE_X126Y802       FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[3]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X126Y802       FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     3.103 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[3]/Q
                         net (fo=42, routed)          0.682     3.785    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/io_address_riuclk[3]
    SLICE_X125Y798       LUT4 (Prop_D5LUT_SLICEM_I3_O)
                                                      0.158     3.943 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[1]_INST_0_i_11/O
                         net (fo=6, routed)           0.323     4.266    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[1]_INST_0_i_11_n_0
    SLICE_X124Y800       LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.149     4.415 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[1]_INST_0_i_3/O
                         net (fo=1, routed)           0.240     4.655    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[1]_INST_0_i_3_n_0
    SLICE_X122Y799       LUT6 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.050     4.705 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[1]_INST_0_i_1/O
                         net (fo=85, routed)          2.492     7.197    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/io_address_riuclk[9]_1
    SLICE_X112Y699       LUT6 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.090     7.287 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[7]_i_3/O
                         net (fo=1, routed)           1.243     8.530    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[7]_i_3_n_0
    SLICE_X112Y773       LUT5 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.090     8.620 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[7]_i_1/O
                         net (fo=1, routed)           0.051     8.671    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[7]_i_1_n_0
    SLICE_X112Y773       FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[7]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock mmcm_clkout6 rise edge)
                                                      7.497     7.497 r                 
    K18                                               0.000     7.497 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     7.497    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.400     7.897 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     7.937    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.937 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.344     8.281    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y12           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                      0.630     8.911 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.226     9.137    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X1Y302        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.161 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X4Y11 (CLOCK_ROOT)   net (fo=2038, routed)        1.710    10.871    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_clk
    SLICE_X112Y773       FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[7]/C
                         clock pessimism             -0.474    10.397                     
                         clock uncertainty           -0.076    10.321                     
    SLICE_X112Y773       FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.025    10.346    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[7]
  -------------------------------------------------------------------
                         required time                         10.346                     
                         arrival time                          -8.671                     
  -------------------------------------------------------------------
                         slack                                  1.675                     





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by mmcm_clkout6  {rise@0.000ns fall@3.749ns period=7.497ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][5]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by mmcm_clkout6  {rise@0.000ns fall@3.749ns period=7.497ns})
  Path Group:             mmcm_clkout6
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mmcm_clkout6 rise@0.000ns - mmcm_clkout6 rise@0.000ns)
  Data Path Delay:        0.153ns  (logic 0.060ns (39.216%)  route 0.093ns (60.784%))
  Logic Levels:           0  
  Clock Path Skew:        0.107ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.019ns
    Source Clock Delay      (SCD):    3.335ns
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Net Delay (Source):      1.671ns (routing 0.758ns, distribution 0.913ns)
  Clock Net Delay (Destination): 1.914ns (routing 0.835ns, distribution 1.079ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r                 
    K18                                               0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.400     0.400 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.440    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.440 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.344     0.784    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y12           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                      0.630     1.414 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.226     1.640    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X1Y302        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.664 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X4Y11 (CLOCK_ROOT)   net (fo=2038, routed)        1.671     3.335    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Clk
    SLICE_X127Y814       FDSE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc_reg[5]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X127Y814       FDSE (Prop_GFF2_SLICEM_C_Q)
                                                      0.060     3.395 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc_reg[5]/Q
                         net (fo=4, routed)           0.093     3.488    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/S127_in
    SLICE_X129Y814       SRL16E                                       r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][5]_srl4/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r                 
    K18                                               0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.496     0.496 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.546    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.546 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.397     0.943    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y12           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                     -0.127     0.816 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.261     1.077    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X1Y302        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.105 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X4Y11 (CLOCK_ROOT)   net (fo=2038, routed)        1.914     3.019    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Clk
    SLICE_X129Y814       SRL16E                                       r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][5]_srl4/CLK
                         clock pessimism              0.423     3.442                     
    SLICE_X129Y814       SRL16E (Hold_F6LUT_SLICEM_CLK_D)
                                                      0.029     3.471    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][5]_srl4
  -------------------------------------------------------------------
                         required time                         -3.471                     
                         arrival time                           3.488                     
  -------------------------------------------------------------------
                         slack                                  0.017                     





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mmcm_clkout6
Waveform(ns):       { 0.000 3.749 }
Period(ns):         7.497
Sources:            { WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6 }

Check Type        Corner  Lib Pin                   Reference Pin             Required(ns)  Actual(ns)  Slack(ns)  Location                 Pin
Min Period        n/a     BITSLICE_CONTROL/RIU_CLK  n/a                       3.846         7.497       3.651      BITSLICE_CONTROL_X1Y88   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
Low Pulse Width   Slow    BITSLICE_CONTROL/RIU_CLK  n/a                       1.731         3.749       2.018      BITSLICE_CONTROL_X1Y88   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
High Pulse Width  Slow    BITSLICE_CONTROL/RIU_CLK  n/a                       1.731         3.749       2.018      BITSLICE_CONTROL_X1Y88   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
Max Skew          Fast    BITSLICE_CONTROL/RIU_CLK  BITSLICE_CONTROL/PLL_CLK  2.192         0.997       1.195      BITSLICE_CONTROL_X1Y105  WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK



---------------------------------------------------------------------------------------------------
From Clock:  CLK_300M_DIMM1_DP
  To Clock:  CLK_300M_DIMM1_DP

Setup :            0  Failing Endpoints,  Worst Slack        1.600ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.058ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.600ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/input_rst_design_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_300M_DIMM1_DP  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/rst_async_riu_div_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_300M_DIMM1_DP  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             CLK_300M_DIMM1_DP
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.332ns  (CLK_300M_DIMM1_DP rise@3.332ns - CLK_300M_DIMM1_DP rise@0.000ns)
  Data Path Delay:        1.688ns  (logic 0.245ns (14.514%)  route 1.443ns (85.486%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.924ns = ( 5.256 - 3.332 ) 
    Source Clock Delay      (SCD):    2.169ns
    Clock Pessimism Removal (CPR):    0.212ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.137ns (routing 0.171ns, distribution 0.966ns)
  Clock Net Delay (Destination): 1.039ns (routing 0.155ns, distribution 0.884ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock CLK_300M_DIMM1_DP rise edge)
                                                      0.000     0.000 r                 
    E38                                               0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y202
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.631     0.631 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.681    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E38                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.681 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.323     1.004    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/sys_clk_in
    BUFGCE_X0Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.032 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_inst/O
    X2Y8 (CLOCK_ROOT)    net (fo=17, routed)          1.137     2.169    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/sys_clk_in_bufg
    SLICE_X64Y552        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/input_rst_design_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X64Y552        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     2.249 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/input_rst_design_reg/Q
                         net (fo=2, routed)           0.405     2.654    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/input_rst_design
    SLICE_X55Y552        LUT3 (Prop_B5LUT_SLICEL_I1_O)
                                                      0.165     2.819 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/rst_async_riu_div_i_1/O
                         net (fo=1, routed)           1.038     3.857    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/rst_async_riu_div_reg0
    SLICE_X52Y594        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/rst_async_riu_div_reg/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock CLK_300M_DIMM1_DP rise edge)
                                                      3.332     3.332 r                 
    E38                                               0.000     3.332 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     3.332    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y202
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.534     3.866 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.906    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E38                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.906 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.287     4.193    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/sys_clk_in
    BUFGCE_X0Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.217 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_inst/O
    X2Y8 (CLOCK_ROOT)    net (fo=17, routed)          1.039     5.256    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/sys_clk_in_bufg
    SLICE_X52Y594        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/rst_async_riu_div_reg/C
                         clock pessimism              0.212     5.467                     
                         clock uncertainty           -0.035     5.432                     
    SLICE_X52Y594        FDRE (Setup_AFF2_SLICEL_C_D)
                                                      0.025     5.457    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/rst_async_riu_div_reg
  -------------------------------------------------------------------
                         required time                          5.457                     
                         arrival time                          -3.857                     
  -------------------------------------------------------------------
                         slack                                  1.600                     





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/counter_input_rst_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_300M_DIMM1_DP  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/counter_input_rst_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_300M_DIMM1_DP  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             CLK_300M_DIMM1_DP
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_300M_DIMM1_DP rise@0.000ns - CLK_300M_DIMM1_DP rise@0.000ns)
  Data Path Delay:        0.111ns  (logic 0.059ns (53.153%)  route 0.052ns (46.847%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.467ns
    Source Clock Delay      (SCD):    1.230ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Net Delay (Source):      0.640ns (routing 0.096ns, distribution 0.544ns)
  Clock Net Delay (Destination): 0.729ns (routing 0.108ns, distribution 0.621ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock CLK_300M_DIMM1_DP rise edge)
                                                      0.000     0.000 r                 
    E38                                               0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y202
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.389     0.389 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.429    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E38                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.429 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.144     0.573    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/sys_clk_in
    BUFGCE_X0Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.590 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_inst/O
    X2Y8 (CLOCK_ROOT)    net (fo=17, routed)          0.640     1.230    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/sys_clk_in_bufg
    SLICE_X65Y552        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/counter_input_rst_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X65Y552        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     1.269 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/counter_input_rst_reg[2]/Q
                         net (fo=4, routed)           0.046     1.315    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/counter_input_rst[2]
    SLICE_X65Y552        LUT4 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.020     1.335 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/counter_input_rst[3]_i_1/O
                         net (fo=1, routed)           0.006     1.341    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/counter_input_rst0[3]
    SLICE_X65Y552        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/counter_input_rst_reg[3]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock CLK_300M_DIMM1_DP rise edge)
                                                      0.000     0.000 r                 
    E38                                               0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y202
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.488     0.488 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.538    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E38                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.538 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.181     0.719    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/sys_clk_in
    BUFGCE_X0Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.738 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_inst/O
    X2Y8 (CLOCK_ROOT)    net (fo=17, routed)          0.729     1.467    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/sys_clk_in_bufg
    SLICE_X65Y552        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/counter_input_rst_reg[3]/C
                         clock pessimism             -0.231     1.236                     
    SLICE_X65Y552        FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.047     1.283    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/counter_input_rst_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.283                     
                         arrival time                           1.341                     
  -------------------------------------------------------------------
                         slack                                  0.058                     





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_300M_DIMM1_DP
Waveform(ns):       { 0.000 1.666 }
Period(ns):         3.332
Sources:            { CLK_300M_DIMM1_DP }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFGCE/I           n/a            1.290         3.332       2.042      BUFGCE_X0Y194  WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_inst/I
Max Period        n/a     MMCME4_ADV/CLKIN1  n/a            100.000       3.332       96.668     MMCM_X0Y8      WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME4_ADV/CLKIN1  n/a            1.166         1.666       0.500      MMCM_X0Y8      WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME4_ADV/CLKIN1  n/a            1.166         1.666       0.500      MMCM_X0Y8      WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  mmcm_clkout0_1
  To Clock:  mmcm_clkout0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.010ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.562ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_io_write_strobe_sync/SYNC[0].sync_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0_1  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/lowCL0_reg[33]/CE
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0_1  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             mmcm_clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.749ns  (mmcm_clkout0_1 rise@3.749ns - mmcm_clkout0_1 rise@0.000ns)
  Data Path Delay:        3.338ns  (logic 0.793ns (23.757%)  route 2.545ns (76.243%))
  Logic Levels:           5  (LUT2=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.697ns = ( 7.445 - 3.749 ) 
    Source Clock Delay      (SCD):    3.439ns
    Clock Pessimism Removal (CPR):    -0.417ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.229ns (routing 0.871ns, distribution 1.358ns)
  Clock Net Delay (Destination): 1.922ns (routing 0.793ns, distribution 1.129ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0_1 rise edge)
                                                      0.000     0.000 r                 
    E38                                               0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y202
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.631     0.631 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.681    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E38                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.681 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.384     1.065    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.938 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.182    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.210 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y7 (CLOCK_ROOT)    net (fo=31635, routed)       2.229     3.439    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_io_write_strobe_sync/SYNC[0].sync_reg_reg[1]_1
    SLICE_X55Y546        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_io_write_strobe_sync/SYNC[0].sync_reg_reg[1]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X55Y546        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     3.520 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_io_write_strobe_sync/SYNC[0].sync_reg_reg[1]/Q
                         net (fo=21, routed)          0.536     4.056    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cmd_go_ind_reg_0[0]
    SLICE_X52Y548        LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.150     4.206 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cmd_go_ind_i_1/O
                         net (fo=41, routed)          0.672     4.878    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_io_addr_sync/p_50_in
    SLICE_X60Y552        LUT6 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.148     5.026 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_io_addr_sync/lowCL3[53]_i_8/O
                         net (fo=1, routed)           0.111     5.137    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_io_addr_sync/lowCL3[53]_i_8_n_0
    SLICE_X60Y552        LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.150     5.287 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_io_addr_sync/lowCL3[53]_i_4/O
                         net (fo=7, routed)           0.522     5.809    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_io_addr_sync/lowCL3[53]_i_4_n_0
    SLICE_X65Y569        LUT5 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.165     5.974 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_io_addr_sync/lowCL3[33]_i_3/O
                         net (fo=14, routed)          0.284     6.258    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_io_addr_sync/lowCL3[33]_i_3_n_0
    SLICE_X68Y570        LUT2 (Prop_C5LUT_SLICEM_I1_O)
                                                      0.099     6.357 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_io_addr_sync/lowCL3[33]_i_1/O
                         net (fo=4, routed)           0.420     6.777    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/lowCL1_reg[53]_0[32]
    SLICE_X67Y569        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/lowCL0_reg[33]/CE
  -------------------------------------------------------------------    ----------------------------------

                         (clock mmcm_clkout0_1 rise edge)
                                                      3.749     3.749 r                 
    E38                                               0.000     3.749 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     3.749    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y202
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.534     4.282 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.322    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E38                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.322 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.333     4.655    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.285 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     5.499    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.523 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y7 (CLOCK_ROOT)    net (fo=31635, routed)       1.922     7.445    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/odt_shift_reg[0][16]
    SLICE_X67Y569        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/lowCL0_reg[33]/C
                         clock pessimism             -0.417     7.028                     
                         clock uncertainty           -0.069     6.960                     
    SLICE_X67Y569        FDRE (Setup_HFF2_SLICEL_C_CE)
                                                     -0.060     6.900    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/lowCL0_reg[33]
  -------------------------------------------------------------------
                         required time                          6.900                     
                         arrival time                          -6.777                     
  -------------------------------------------------------------------
                         slack                                  0.122                     





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.rd_buf_indx_cpy_r_reg[11][4]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0_1  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.init_done_r_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0_1  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             mmcm_clkout0_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mmcm_clkout0_1 rise@0.000ns - mmcm_clkout0_1 rise@0.000ns)
  Data Path Delay:        0.174ns  (logic 0.082ns (47.126%)  route 0.092ns (52.873%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.104ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.523ns
    Source Clock Delay      (SCD):    3.831ns
    Clock Pessimism Removal (CPR):    -0.412ns
  Clock Net Delay (Source):      2.056ns (routing 0.793ns, distribution 1.263ns)
  Clock Net Delay (Destination): 2.313ns (routing 0.871ns, distribution 1.442ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0_1 rise edge)
                                                      0.000     0.000 r                 
    E38                                               0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y202
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.534     0.534 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.574    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E38                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.574 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.333     0.907    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.537 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.751    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.775 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y7 (CLOCK_ROOT)    net (fo=31635, routed)       2.056     3.831    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.rd_buf_we_r_reg[2]_0
    SLICE_X38Y456        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.rd_buf_indx_cpy_r_reg[11][4]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X38Y456        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.060     3.891 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.rd_buf_indx_cpy_r_reg[11][4]/Q
                         net (fo=11, routed)          0.070     3.961    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.rd_buf_indx_cpy_r_reg[11][4]_0[4]
    SLICE_X37Y456        LUT6 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.022     3.983 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.init_done_r[11]_i_1/O
                         net (fo=1, routed)           0.022     4.005    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.init_done_r[11]_i_1_n_0
    SLICE_X37Y456        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.init_done_r_reg[11]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock mmcm_clkout0_1 rise edge)
                                                      0.000     0.000 r                 
    E38                                               0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y202
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.631     0.631 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.681    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E38                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.681 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.384     1.065    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.938 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.182    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.210 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y7 (CLOCK_ROOT)    net (fo=31635, routed)       2.313     3.523    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.rd_buf_we_r_reg[2]_0
    SLICE_X37Y456        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.init_done_r_reg[11]/C
                         clock pessimism              0.412     3.935                     
    SLICE_X37Y456        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.060     3.995    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.init_done_r_reg[11]
  -------------------------------------------------------------------
                         required time                         -3.995                     
                         arrival time                           4.005                     
  -------------------------------------------------------------------
                         slack                                  0.010                     





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mmcm_clkout0_1
Waveform(ns):       { 0.000 1.874 }
Period(ns):         3.749
Sources:            { WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin                    Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location               Pin
Min Period        n/a     RXTX_BITSLICE/FIFO_RD_CLK  n/a            1.694         3.749       2.055      BITSLICE_RX_TX_X0Y364  WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/FIFO_RD_CLK
Max Period        n/a     PLLE4_ADV/CLKIN            n/a            14.286        3.749       10.537     PLL_X0Y15              WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle4.PLLE4_BASE_INST_OTHER/CLKIN
Low Pulse Width   Slow    PLLE4_ADV/CLKIN            n/a            1.312         1.874       0.562      PLL_X0Y15              WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle4.PLLE4_BASE_INST_OTHER/CLKIN
High Pulse Width  Slow    PLLE4_ADV/CLKIN            n/a            1.312         1.874       0.562      PLL_X0Y15              WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle4.PLLE4_BASE_INST_OTHER/CLKIN



---------------------------------------------------------------------------------------------------
From Clock:  pll_clk[0]_1
  To Clock:  pll_clk[0]_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.065ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_clk[0]_1
Waveform(ns):       { 0.000 0.234 }
Period(ns):         0.469
Sources:            { WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY }

Check Type        Corner  Lib Pin                   Reference Pin             Required(ns)  Actual(ns)  Slack(ns)  Location                Pin
Min Period        n/a     BITSLICE_CONTROL/PLL_CLK  n/a                       0.375         0.469       0.094      BITSLICE_CONTROL_X0Y56  WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Low Pulse Width   Slow    BITSLICE_CONTROL/PLL_CLK  n/a                       0.169         0.234       0.065      BITSLICE_CONTROL_X0Y56  WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
High Pulse Width  Slow    BITSLICE_CONTROL/PLL_CLK  n/a                       0.169         0.234       0.065      BITSLICE_CONTROL_X0Y56  WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Max Skew          Fast    BITSLICE_CONTROL/PLL_CLK  BITSLICE_CONTROL/RIU_CLK  -0.300        -1.415      1.115      BITSLICE_CONTROL_X0Y60  WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK



---------------------------------------------------------------------------------------------------
From Clock:  pll_clk[0]_1_DIV
  To Clock:  pll_clk[0]_1_DIV

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.674ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_clk[0]_1_DIV
Waveform(ns):       { 0.000 1.874 }
Period(ns):         3.749
Sources:            { WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q }

Check Type        Corner  Lib Pin                           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location               Pin
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            2.667         3.749       1.082      BITSLICE_RX_TX_X0Y364  WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Low Pulse Width   Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.200         1.874       0.674      BITSLICE_RX_TX_X0Y364  WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
High Pulse Width  Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.200         1.874       0.674      BITSLICE_RX_TX_X0Y364  WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]



---------------------------------------------------------------------------------------------------
From Clock:  pll_clk[1]_1
  To Clock:  pll_clk[1]_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.065ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_clk[1]_1
Waveform(ns):       { 0.000 0.234 }
Period(ns):         0.469
Sources:            { WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY }

Check Type        Corner  Lib Pin                   Reference Pin             Required(ns)  Actual(ns)  Slack(ns)  Location                Pin
Min Period        n/a     BITSLICE_CONTROL/PLL_CLK  n/a                       0.375         0.469       0.094      BITSLICE_CONTROL_X0Y64  WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Low Pulse Width   Slow    BITSLICE_CONTROL/PLL_CLK  n/a                       0.169         0.234       0.065      BITSLICE_CONTROL_X0Y64  WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
High Pulse Width  Slow    BITSLICE_CONTROL/PLL_CLK  n/a                       0.169         0.234       0.065      BITSLICE_CONTROL_X0Y64  WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Max Skew          Fast    BITSLICE_CONTROL/PLL_CLK  BITSLICE_CONTROL/RIU_CLK  -0.300        -1.411      1.111      BITSLICE_CONTROL_X0Y70  WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK



---------------------------------------------------------------------------------------------------
From Clock:  pll_clk[1]_1_DIV
  To Clock:  pll_clk[1]_1_DIV

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.674ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_clk[1]_1_DIV
Waveform(ns):       { 0.000 1.874 }
Period(ns):         3.749
Sources:            { WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q }

Check Type        Corner  Lib Pin                           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location               Pin
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            2.667         3.749       1.082      BITSLICE_RX_TX_X0Y416  WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Low Pulse Width   Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.200         1.874       0.674      BITSLICE_RX_TX_X0Y416  WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
High Pulse Width  Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.200         1.874       0.674      BITSLICE_RX_TX_X0Y416  WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]



---------------------------------------------------------------------------------------------------
From Clock:  pll_clk[2]_1
  To Clock:  pll_clk[2]_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.065ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_clk[2]_1
Waveform(ns):       { 0.000 0.234 }
Period(ns):         0.469
Sources:            { WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY }

Check Type        Corner  Lib Pin                   Reference Pin             Required(ns)  Actual(ns)  Slack(ns)  Location                Pin
Min Period        n/a     BITSLICE_CONTROL/PLL_CLK  n/a                       0.375         0.469       0.094      BITSLICE_CONTROL_X0Y76  WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Low Pulse Width   Slow    BITSLICE_CONTROL/PLL_CLK  n/a                       0.169         0.234       0.065      BITSLICE_CONTROL_X0Y76  WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
High Pulse Width  Slow    BITSLICE_CONTROL/PLL_CLK  n/a                       0.169         0.234       0.065      BITSLICE_CONTROL_X0Y76  WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Max Skew          Fast    BITSLICE_CONTROL/PLL_CLK  BITSLICE_CONTROL/RIU_CLK  -0.300        -1.402      1.102      BITSLICE_CONTROL_X0Y76  WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK



---------------------------------------------------------------------------------------------------
From Clock:  pll_clk[2]_1_DIV
  To Clock:  pll_clk[2]_1_DIV

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.674ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_clk[2]_1_DIV
Waveform(ns):       { 0.000 1.874 }
Period(ns):         3.749
Sources:            { WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q }

Check Type        Corner  Lib Pin                           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location               Pin
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            2.667         3.749       1.082      BITSLICE_RX_TX_X0Y494  WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Low Pulse Width   Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.200         1.874       0.674      BITSLICE_RX_TX_X0Y494  WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
High Pulse Width  Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.200         1.874       0.674      BITSLICE_RX_TX_X0Y494  WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]



---------------------------------------------------------------------------------------------------
From Clock:  mmcm_clkout6_1
  To Clock:  mmcm_clkout6_1

Setup :            0  Failing Endpoints,  Worst Slack        1.380ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.012ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.193ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.380ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6_1  {rise@0.000ns fall@3.749ns period=7.497ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6_1  {rise@0.000ns fall@3.749ns period=7.497ns})
  Path Group:             mmcm_clkout6_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.497ns  (mmcm_clkout6_1 rise@7.497ns - mmcm_clkout6_1 rise@0.000ns)
  Data Path Delay:        5.882ns  (logic 0.461ns (7.837%)  route 5.421ns (92.163%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.702ns = ( 11.199 - 7.497 ) 
    Source Clock Delay      (SCD):    3.479ns
    Clock Pessimism Removal (CPR):    -0.407ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.252ns (routing 0.841ns, distribution 1.411ns)
  Clock Net Delay (Destination): 1.915ns (routing 0.762ns, distribution 1.153ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout6_1 rise edge)
                                                      0.000     0.000 r                 
    E38                                               0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y202
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.631     0.631 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.681    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E38                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.681 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.384     1.065    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                     -0.127     0.938 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.261     1.199    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X0Y206        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.227 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X2Y7 (CLOCK_ROOT)    net (fo=2038, routed)        2.252     3.479    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/CLK
    SLICE_X49Y565        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[7]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X49Y565        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.081     3.560 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[7]/Q
                         net (fo=50, routed)          0.721     4.281    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/io_address_riuclk[7]
    SLICE_X51Y572        LUT2 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.066     4.347 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[1]_INST_0_i_8/O
                         net (fo=1, routed)           0.285     4.632    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[1]_INST_0_i_8_n_0
    SLICE_X51Y572        LUT6 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.100     4.732 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[1]_INST_0_i_4/O
                         net (fo=1, routed)           0.243     4.975    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[1]_INST_0_i_4_n_0
    SLICE_X52Y573        LUT6 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.090     5.065 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[1]_INST_0_i_1/O
                         net (fo=85, routed)          2.954     8.019    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/io_address_riuclk_7_sn_1
    SLICE_X55Y454        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.036     8.055 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[10]_i_3/O
                         net (fo=1, routed)           1.146     9.201    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[10]_i_3_n_0
    SLICE_X56Y547        LUT5 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.088     9.289 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[10]_i_1/O
                         net (fo=1, routed)           0.072     9.361    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[10]_i_1_n_0
    SLICE_X56Y547        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[10]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock mmcm_clkout6_1 rise edge)
                                                      7.497     7.497 r                 
    E38                                               0.000     7.497 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     7.497    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y202
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.534     8.031 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     8.071    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E38                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.071 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.333     8.404    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                      0.630     9.034 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.226     9.260    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X0Y206        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.284 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X2Y7 (CLOCK_ROOT)    net (fo=2038, routed)        1.915    11.199    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_clk
    SLICE_X56Y547        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[10]/C
                         clock pessimism             -0.407    10.792                     
                         clock uncertainty           -0.076    10.716                     
    SLICE_X56Y547        FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.025    10.741    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[10]
  -------------------------------------------------------------------
                         required time                         10.741                     
                         arrival time                          -9.361                     
  -------------------------------------------------------------------
                         slack                                  1.380                     





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc_reg[17]/C
                            (rising edge-triggered cell FDSE clocked by mmcm_clkout6_1  {rise@0.000ns fall@3.749ns period=7.497ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][17]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by mmcm_clkout6_1  {rise@0.000ns fall@3.749ns period=7.497ns})
  Path Group:             mmcm_clkout6_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mmcm_clkout6_1 rise@0.000ns - mmcm_clkout6_1 rise@0.000ns)
  Data Path Delay:        0.156ns  (logic 0.061ns (39.103%)  route 0.095ns (60.897%))
  Logic Levels:           0  
  Clock Path Skew:        0.115ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.553ns
    Source Clock Delay      (SCD):    3.838ns
    Clock Pessimism Removal (CPR):    -0.400ns
  Clock Net Delay (Source):      2.051ns (routing 0.762ns, distribution 1.289ns)
  Clock Net Delay (Destination): 2.326ns (routing 0.841ns, distribution 1.485ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout6_1 rise edge)
                                                      0.000     0.000 r                 
    E38                                               0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y202
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.534     0.534 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.574    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E38                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.574 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.333     0.907    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                      0.630     1.537 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.226     1.763    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X0Y206        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.787 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X2Y7 (CLOCK_ROOT)    net (fo=2038, routed)        2.051     3.838    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Clk
    SLICE_X38Y562        FDSE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc_reg[17]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X38Y562        FDSE (Prop_DFF2_SLICEM_C_Q)
                                                      0.061     3.899 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc_reg[17]/Q
                         net (fo=4, routed)           0.095     3.994    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/S67_in
    SLICE_X36Y563        SRL16E                                       r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][17]_srl4/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock mmcm_clkout6_1 rise edge)
                                                      0.000     0.000 r                 
    E38                                               0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y202
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.631     0.631 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.681    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E38                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.681 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.384     1.065    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                     -0.127     0.938 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.261     1.199    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X0Y206        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.227 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X2Y7 (CLOCK_ROOT)    net (fo=2038, routed)        2.326     3.553    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Clk
    SLICE_X36Y563        SRL16E                                       r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][17]_srl4/CLK
                         clock pessimism              0.400     3.953                     
    SLICE_X36Y563        SRL16E (Hold_B6LUT_SLICEM_CLK_D)
                                                      0.029     3.982    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][17]_srl4
  -------------------------------------------------------------------
                         required time                         -3.982                     
                         arrival time                           3.994                     
  -------------------------------------------------------------------
                         slack                                  0.012                     





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mmcm_clkout6_1
Waveform(ns):       { 0.000 3.749 }
Period(ns):         7.497
Sources:            { WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6 }

Check Type        Corner  Lib Pin                   Reference Pin             Required(ns)  Actual(ns)  Slack(ns)  Location                Pin
Min Period        n/a     BITSLICE_CONTROL/RIU_CLK  n/a                       3.846         7.497       3.651      BITSLICE_CONTROL_X0Y56  WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
Low Pulse Width   Slow    BITSLICE_CONTROL/RIU_CLK  n/a                       1.731         3.749       2.018      BITSLICE_CONTROL_X0Y56  WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
High Pulse Width  Slow    BITSLICE_CONTROL/RIU_CLK  n/a                       1.731         3.749       2.018      BITSLICE_CONTROL_X0Y56  WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
Max Skew          Fast    BITSLICE_CONTROL/RIU_CLK  BITSLICE_CONTROL/PLL_CLK  2.192         0.999       1.193      BITSLICE_CONTROL_X0Y73  WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK



---------------------------------------------------------------------------------------------------
From Clock:  CLK_300M_DIMM2_DP
  To Clock:  CLK_300M_DIMM2_DP

Setup :            0  Failing Endpoints,  Worst Slack        0.960ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.044ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.960ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by CLK_300M_DIMM2_DP  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by CLK_300M_DIMM2_DP  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             CLK_300M_DIMM2_DP
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.332ns  (CLK_300M_DIMM2_DP rise@3.332ns - CLK_300M_DIMM2_DP rise@0.000ns)
  Data Path Delay:        2.141ns  (logic 0.131ns (6.119%)  route 2.010ns (93.881%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.651ns = ( 5.983 - 3.332 ) 
    Source Clock Delay      (SCD):    2.986ns
    Clock Pessimism Removal (CPR):    0.213ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.963ns (routing 0.733ns, distribution 1.230ns)
  Clock Net Delay (Destination): 1.775ns (routing 0.667ns, distribution 1.108ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock CLK_300M_DIMM2_DP rise edge)
                                                      0.000     0.000 r                 
    BA15                                              0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y202
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.622     0.622 r  reconfigurable WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.672    reconfigurable WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    BA15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.672 r  reconfigurable WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.323     0.995    reconfigurable <hidden>
    BUFGCE_X1Y200        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.023 r  reconfigurable <hidden>
    X4Y7 (CLOCK_ROOT)    net (fo=17, routed)          1.963     2.986    reconfigurable <hidden>
    SLICE_X121Y348       FDRE                                         r  reconfigurable <hidden>
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X121Y348       FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     3.066 r  reconfigurable <hidden>
                         net (fo=4, routed)           1.806     4.872    reconfigurable <hidden>
    SLICE_X112Y529       LUT2 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.051     4.923 r  reconfigurable <hidden>
                         net (fo=4, routed)           0.204     5.127    reconfigurable <hidden>
    SLICE_X112Y529       FDRE                                         r  reconfigurable <hidden>
  -------------------------------------------------------------------    ----------------------------------

                         (clock CLK_300M_DIMM2_DP rise edge)
                                                      3.332     3.332 r                 
    BA15                                              0.000     3.332 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     3.332    reconfigurable WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y202
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.525     3.857 r  reconfigurable WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.897    reconfigurable WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    BA15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.897 r  reconfigurable WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.287     4.184    reconfigurable <hidden>
    BUFGCE_X1Y200        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.208 r  reconfigurable <hidden>
    X4Y7 (CLOCK_ROOT)    net (fo=17, routed)          1.775     5.983    reconfigurable <hidden>
    SLICE_X112Y529       FDRE                                         r  reconfigurable <hidden>
                         clock pessimism              0.213     6.196                     
                         clock uncertainty           -0.035     6.160                     
    SLICE_X112Y529       FDRE (Setup_CFF2_SLICEL_C_R)
                                                     -0.074     6.086    reconfigurable   <hidden>
  -------------------------------------------------------------------
                         required time                          6.086                     
                         arrival time                          -5.127                     
  -------------------------------------------------------------------
                         slack                                  0.960                     





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by CLK_300M_DIMM2_DP  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by CLK_300M_DIMM2_DP  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             CLK_300M_DIMM2_DP
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_300M_DIMM2_DP rise@0.000ns - CLK_300M_DIMM2_DP rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.054ns (56.250%)  route 0.042ns (43.750%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.677ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Net Delay (Source):      1.096ns (routing 0.406ns, distribution 0.690ns)
  Clock Net Delay (Destination): 1.230ns (routing 0.451ns, distribution 0.779ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock CLK_300M_DIMM2_DP rise edge)
                                                      0.000     0.000 r                 
    BA15                                              0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y202
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.380     0.380 r  reconfigurable WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.420    reconfigurable WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    BA15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.420 r  reconfigurable WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.144     0.564    reconfigurable <hidden>
    BUFGCE_X1Y200        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.581 r  reconfigurable <hidden>
    X4Y7 (CLOCK_ROOT)    net (fo=17, routed)          1.096     1.677    reconfigurable <hidden>
    SLICE_X112Y529       FDRE                                         r  reconfigurable <hidden>
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X112Y529       FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     1.716 r  reconfigurable <hidden>
                         net (fo=4, routed)           0.027     1.743    reconfigurable <hidden>
    SLICE_X112Y529       LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.015     1.758 r  reconfigurable <hidden>
                         net (fo=1, routed)           0.015     1.773    reconfigurable <hidden>
    SLICE_X112Y529       FDRE                                         r  reconfigurable <hidden>
  -------------------------------------------------------------------    ----------------------------------

                         (clock CLK_300M_DIMM2_DP rise edge)
                                                      0.000     0.000 r                 
    BA15                                              0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y202
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.479     0.479 r  reconfigurable WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.529    reconfigurable WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    BA15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.529 r  reconfigurable WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.181     0.710    reconfigurable <hidden>
    BUFGCE_X1Y200        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.729 r  reconfigurable <hidden>
    X4Y7 (CLOCK_ROOT)    net (fo=17, routed)          1.230     1.959    reconfigurable <hidden>
    SLICE_X112Y529       FDRE                                         r  reconfigurable <hidden>
                         clock pessimism             -0.276     1.683                     
    SLICE_X112Y529       FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     1.729    reconfigurable   <hidden>
  -------------------------------------------------------------------
                         required time                         -1.729                     
                         arrival time                           1.773                     
  -------------------------------------------------------------------
                         slack                                  0.044                     





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_300M_DIMM2_DP
Waveform(ns):       { 0.000 1.666 }
Period(ns):         3.332
Sources:            { CLK_300M_DIMM2_DP }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFGCE/I           n/a            1.290         3.332       2.042      BUFGCE_X1Y200  <hidden>
Max Period        n/a     MMCME4_ADV/CLKIN1  n/a            100.000       3.332       96.668     MMCM_X1Y8      <hidden>
Low Pulse Width   Slow    MMCME4_ADV/CLKIN1  n/a            1.166         1.666       0.500      MMCM_X1Y8      <hidden>
High Pulse Width  Slow    MMCME4_ADV/CLKIN1  n/a            1.166         1.666       0.500      MMCM_X1Y8      <hidden>



---------------------------------------------------------------------------------------------------
From Clock:  mmcm_clkout0_3
  To Clock:  mmcm_clkout0_3

Setup :            0  Failing Endpoints,  Worst Slack        0.034ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.010ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.562ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.034ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0_3  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0_3  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             mmcm_clkout0_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.749ns  (mmcm_clkout0_3 rise@3.749ns - mmcm_clkout0_3 rise@0.000ns)
  Data Path Delay:        3.464ns  (logic 0.076ns (2.194%)  route 3.388ns (97.806%))
  Logic Levels:           0  
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.631ns = ( 7.379 - 3.749 ) 
    Source Clock Delay      (SCD):    3.252ns
    Clock Pessimism Removal (CPR):    -0.487ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.050ns (routing 0.847ns, distribution 1.203ns)
  Clock Net Delay (Destination): 1.864ns (routing 0.769ns, distribution 1.095ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0_3 rise edge)
                                                      0.000     0.000 r                 
    BA15                                              0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y202
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.622     0.622 r  reconfigurable WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.672    reconfigurable WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    BA15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.672 r  reconfigurable WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.384     1.056    reconfigurable <hidden>
    MMCM_X1Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.929 r  reconfigurable <hidden>
                         net (fo=1, routed)           0.245     1.174    reconfigurable <hidden>
    BUFGCE_X1Y210        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.202 r  reconfigurable <hidden>
    X4Y7 (CLOCK_ROOT)    net (fo=28210, routed)       2.050     3.252    reconfigurable <hidden>
    SLICE_X127Y396       FDRE                                         r  reconfigurable <hidden>
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X127Y396       FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     3.328 r  reconfigurable <hidden>
                         net (fo=176, routed)         3.388     6.716    reconfigurable <hidden>
    SLICE_X126Y502       FDRE                                         r  reconfigurable <hidden>
  -------------------------------------------------------------------    ----------------------------------

                         (clock mmcm_clkout0_3 rise edge)
                                                      3.749     3.749 r                 
    BA15                                              0.000     3.749 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     3.749    reconfigurable WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y202
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.525     4.273 r  reconfigurable WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.313    reconfigurable WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    BA15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.313 r  reconfigurable WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.333     4.646    reconfigurable <hidden>
    MMCM_X1Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.276 r  reconfigurable <hidden>
                         net (fo=1, routed)           0.215     5.491    reconfigurable <hidden>
    BUFGCE_X1Y210        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.515 r  reconfigurable <hidden>
    X4Y7 (CLOCK_ROOT)    net (fo=28210, routed)       1.864     7.379    reconfigurable <hidden>
    SLICE_X126Y502       FDRE                                         r  reconfigurable <hidden>
                         clock pessimism             -0.487     6.892                     
                         clock uncertainty           -0.069     6.824                     
    SLICE_X126Y502       FDRE (Setup_CFF_SLICEL_C_R)
                                                     -0.074     6.750    reconfigurable   <hidden>
  -------------------------------------------------------------------
                         required time                          6.750                     
                         arrival time                          -6.716                     
  -------------------------------------------------------------------
                         slack                                  0.034                     





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDSE clocked by mmcm_clkout0_3  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0_3  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             mmcm_clkout0_3
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mmcm_clkout0_3 rise@0.000ns - mmcm_clkout0_3 rise@0.000ns)
  Data Path Delay:        0.124ns  (logic 0.058ns (46.774%)  route 0.066ns (53.226%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.333ns
    Source Clock Delay      (SCD):    3.650ns
    Clock Pessimism Removal (CPR):    -0.369ns
  Clock Net Delay (Source):      1.883ns (routing 0.769ns, distribution 1.114ns)
  Clock Net Delay (Destination): 2.131ns (routing 0.847ns, distribution 1.284ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0_3 rise edge)
                                                      0.000     0.000 r                 
    BA15                                              0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y202
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.525     0.525 r  reconfigurable WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.565    reconfigurable WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    BA15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.565 r  reconfigurable WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.333     0.898    reconfigurable <hidden>
    MMCM_X1Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.528 r  reconfigurable <hidden>
                         net (fo=1, routed)           0.215     1.743    reconfigurable <hidden>
    BUFGCE_X1Y210        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.767 r  reconfigurable <hidden>
    X4Y7 (CLOCK_ROOT)    net (fo=28210, routed)       1.883     3.650    reconfigurable <hidden>
    SLICE_X120Y519       FDSE                                         r  reconfigurable <hidden>
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X120Y519       FDSE (Prop_AFF_SLICEL_C_Q)
                                                      0.058     3.708 r  reconfigurable <hidden>
                         net (fo=1, routed)           0.066     3.774    reconfigurable <hidden>
    SLICE_X120Y518       FDRE                                         r  reconfigurable <hidden>
  -------------------------------------------------------------------    ----------------------------------

                         (clock mmcm_clkout0_3 rise edge)
                                                      0.000     0.000 r                 
    BA15                                              0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y202
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.622     0.622 r  reconfigurable WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.672    reconfigurable WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    BA15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.672 r  reconfigurable WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.384     1.056    reconfigurable <hidden>
    MMCM_X1Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.929 r  reconfigurable <hidden>
                         net (fo=1, routed)           0.245     1.174    reconfigurable <hidden>
    BUFGCE_X1Y210        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.202 r  reconfigurable <hidden>
    X4Y7 (CLOCK_ROOT)    net (fo=28210, routed)       2.131     3.333    reconfigurable <hidden>
    SLICE_X120Y518       FDRE                                         r  reconfigurable <hidden>
                         clock pessimism              0.369     3.702                     
    SLICE_X120Y518       FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.062     3.764    reconfigurable   <hidden>
  -------------------------------------------------------------------
                         required time                         -3.764                     
                         arrival time                           3.774                     
  -------------------------------------------------------------------
                         slack                                  0.010                     





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mmcm_clkout0_3
Waveform(ns):       { 0.000 1.874 }
Period(ns):         3.749
Sources:            { WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin                    Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location               Pin
Min Period        n/a     RXTX_BITSLICE/FIFO_RD_CLK  n/a            1.694         3.749       2.055      BITSLICE_RX_TX_X1Y312  <hidden>
Max Period        n/a     PLLE4_ADV/CLKIN            n/a            14.286        3.749       10.537     PLL_X1Y12              <hidden>
Low Pulse Width   Slow    PLLE4_ADV/CLKIN            n/a            1.312         1.874       0.562      PLL_X1Y12              <hidden>
High Pulse Width  Slow    PLLE4_ADV/CLKIN            n/a            1.312         1.874       0.562      PLL_X1Y12              <hidden>



---------------------------------------------------------------------------------------------------
From Clock:  pll_clk[0]_3
  To Clock:  pll_clk[0]_3

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.065ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_clk[0]_3
Waveform(ns):       { 0.000 0.234 }
Period(ns):         0.469
Sources:            { WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY }

Check Type        Corner  Lib Pin                   Reference Pin             Required(ns)  Actual(ns)  Slack(ns)  Location                Pin
Min Period        n/a     BITSLICE_CONTROL/PLL_CLK  n/a                       0.375         0.469       0.094      BITSLICE_CONTROL_X1Y48  <hidden>
Low Pulse Width   Slow    BITSLICE_CONTROL/PLL_CLK  n/a                       0.169         0.234       0.065      BITSLICE_CONTROL_X1Y48  <hidden>
High Pulse Width  Slow    BITSLICE_CONTROL/PLL_CLK  n/a                       0.169         0.234       0.065      BITSLICE_CONTROL_X1Y48  <hidden>
Max Skew          Fast    BITSLICE_CONTROL/PLL_CLK  BITSLICE_CONTROL/RIU_CLK  -0.300        -1.442      1.142      BITSLICE_CONTROL_X1Y52  <hidden>



---------------------------------------------------------------------------------------------------
From Clock:  pll_clk[0]_3_DIV
  To Clock:  pll_clk[0]_3_DIV

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.674ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_clk[0]_3_DIV
Waveform(ns):       { 0.000 1.874 }
Period(ns):         3.749
Sources:            { WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q }

Check Type        Corner  Lib Pin                           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location               Pin
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            2.667         3.749       1.082      BITSLICE_RX_TX_X1Y312  <hidden>
Low Pulse Width   Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.200         1.874       0.674      BITSLICE_RX_TX_X1Y312  <hidden>
High Pulse Width  Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.200         1.874       0.674      BITSLICE_RX_TX_X1Y312  <hidden>



---------------------------------------------------------------------------------------------------
From Clock:  pll_clk[1]_3
  To Clock:  pll_clk[1]_3

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.065ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_clk[1]_3
Waveform(ns):       { 0.000 0.234 }
Period(ns):         0.469
Sources:            { WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY }

Check Type        Corner  Lib Pin                   Reference Pin             Required(ns)  Actual(ns)  Slack(ns)  Location                Pin
Min Period        n/a     BITSLICE_CONTROL/PLL_CLK  n/a                       0.375         0.469       0.094      BITSLICE_CONTROL_X1Y56  <hidden>
Low Pulse Width   Slow    BITSLICE_CONTROL/PLL_CLK  n/a                       0.169         0.234       0.065      BITSLICE_CONTROL_X1Y56  <hidden>
High Pulse Width  Slow    BITSLICE_CONTROL/PLL_CLK  n/a                       0.169         0.234       0.065      BITSLICE_CONTROL_X1Y56  <hidden>
Max Skew          Fast    BITSLICE_CONTROL/PLL_CLK  BITSLICE_CONTROL/RIU_CLK  -0.300        -1.444      1.144      BITSLICE_CONTROL_X1Y60  <hidden>



---------------------------------------------------------------------------------------------------
From Clock:  pll_clk[1]_3_DIV
  To Clock:  pll_clk[1]_3_DIV

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.674ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_clk[1]_3_DIV
Waveform(ns):       { 0.000 1.874 }
Period(ns):         3.749
Sources:            { WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q }

Check Type        Corner  Lib Pin                           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location               Pin
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            2.667         3.749       1.082      BITSLICE_RX_TX_X1Y364  <hidden>
Low Pulse Width   Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.200         1.874       0.674      BITSLICE_RX_TX_X1Y364  <hidden>
High Pulse Width  Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.200         1.874       0.674      BITSLICE_RX_TX_X1Y364  <hidden>



---------------------------------------------------------------------------------------------------
From Clock:  pll_clk[2]_3
  To Clock:  pll_clk[2]_3

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.065ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_clk[2]_3
Waveform(ns):       { 0.000 0.234 }
Period(ns):         0.469
Sources:            { WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY }

Check Type        Corner  Lib Pin                   Reference Pin             Required(ns)  Actual(ns)  Slack(ns)  Location                Pin
Min Period        n/a     BITSLICE_CONTROL/PLL_CLK  n/a                       0.375         0.469       0.094      BITSLICE_CONTROL_X1Y68  <hidden>
Low Pulse Width   Slow    BITSLICE_CONTROL/PLL_CLK  n/a                       0.169         0.234       0.065      BITSLICE_CONTROL_X1Y68  <hidden>
High Pulse Width  Slow    BITSLICE_CONTROL/PLL_CLK  n/a                       0.169         0.234       0.065      BITSLICE_CONTROL_X1Y68  <hidden>
Max Skew          Fast    BITSLICE_CONTROL/PLL_CLK  BITSLICE_CONTROL/RIU_CLK  -0.300        -1.447      1.147      BITSLICE_CONTROL_X1Y70  <hidden>



---------------------------------------------------------------------------------------------------
From Clock:  pll_clk[2]_3_DIV
  To Clock:  pll_clk[2]_3_DIV

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.674ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_clk[2]_3_DIV
Waveform(ns):       { 0.000 1.874 }
Period(ns):         3.749
Sources:            { WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q }

Check Type        Corner  Lib Pin                           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location               Pin
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            2.667         3.749       1.082      BITSLICE_RX_TX_X1Y444  <hidden>
Low Pulse Width   Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.200         1.874       0.674      BITSLICE_RX_TX_X1Y444  <hidden>
High Pulse Width  Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.200         1.874       0.674      BITSLICE_RX_TX_X1Y444  <hidden>



---------------------------------------------------------------------------------------------------
From Clock:  pll_clk[3]
  To Clock:  pll_clk[3]

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.065ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_clk[3]
Waveform(ns):       { 0.000 0.234 }
Period(ns):         0.469
Sources:            { WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[3].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY }

Check Type        Corner  Lib Pin                   Reference Pin             Required(ns)  Actual(ns)  Slack(ns)  Location                Pin
Min Period        n/a     BITSLICE_CONTROL/PLL_CLK  n/a                       0.375         0.469       0.094      BITSLICE_CONTROL_X1Y72  <hidden>
Low Pulse Width   Slow    BITSLICE_CONTROL/PLL_CLK  n/a                       0.169         0.234       0.065      BITSLICE_CONTROL_X1Y72  <hidden>
High Pulse Width  Slow    BITSLICE_CONTROL/PLL_CLK  n/a                       0.169         0.234       0.065      BITSLICE_CONTROL_X1Y72  <hidden>
Max Skew          Fast    BITSLICE_CONTROL/PLL_CLK  BITSLICE_CONTROL/RIU_CLK  -0.300        -1.449      1.149      BITSLICE_CONTROL_X1Y72  <hidden>



---------------------------------------------------------------------------------------------------
From Clock:  pll_clk[3]_DIV
  To Clock:  pll_clk[3]_DIV

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.674ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_clk[3]_DIV
Waveform(ns):       { 0.000 1.874 }
Period(ns):         3.749
Sources:            { WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[12].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[12].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[12].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[12].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q }

Check Type        Corner  Lib Pin                           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location               Pin
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            2.667         3.749       1.082      BITSLICE_RX_TX_X1Y468  <hidden>
Low Pulse Width   Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.200         1.874       0.674      BITSLICE_RX_TX_X1Y468  <hidden>
High Pulse Width  Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.200         1.874       0.674      BITSLICE_RX_TX_X1Y468  <hidden>



---------------------------------------------------------------------------------------------------
From Clock:  mmcm_clkout6_3
  To Clock:  mmcm_clkout6_3

Setup :            0  Failing Endpoints,  Worst Slack        0.408ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.011ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.165ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.408ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6_3  {rise@0.000ns fall@3.749ns period=7.497ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6_3  {rise@0.000ns fall@3.749ns period=7.497ns})
  Path Group:             mmcm_clkout6_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.497ns  (mmcm_clkout6_3 rise@7.497ns - mmcm_clkout6_3 rise@0.000ns)
  Data Path Delay:        6.918ns  (logic 0.503ns (7.271%)  route 6.415ns (92.729%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.672ns = ( 11.169 - 7.497 ) 
    Source Clock Delay      (SCD):    3.317ns
    Clock Pessimism Removal (CPR):    -0.475ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.098ns (routing 0.841ns, distribution 1.257ns)
  Clock Net Delay (Destination): 1.893ns (routing 0.764ns, distribution 1.129ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout6_3 rise edge)
                                                      0.000     0.000 r                 
    BA15                                              0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y202
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.622     0.622 r  reconfigurable WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.672    reconfigurable WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    BA15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.672 r  reconfigurable WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.384     1.056    reconfigurable <hidden>
    MMCM_X1Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                     -0.127     0.929 r  reconfigurable <hidden>
                         net (fo=1, routed)           0.262     1.191    reconfigurable <hidden>
    BUFGCE_X1Y208        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.219 r  reconfigurable <hidden>
    X4Y7 (CLOCK_ROOT)    net (fo=1984, routed)        2.098     3.317    reconfigurable <hidden>
    SLICE_X129Y552       FDRE                                         r  reconfigurable <hidden>
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X129Y552       FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     3.394 r  reconfigurable <hidden>
                         net (fo=93, routed)          1.234     4.628    reconfigurable <hidden>
    SLICE_X114Y538       LUT3 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.090     4.718 r  reconfigurable <hidden>
                         net (fo=2, routed)           0.095     4.813    reconfigurable <hidden>
    SLICE_X113Y538       LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.101     4.914 r  reconfigurable <hidden>
                         net (fo=1, routed)           0.216     5.130    reconfigurable <hidden>
    SLICE_X114Y534       LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.149     5.279 r  reconfigurable <hidden>
                         net (fo=101, routed)         3.204     8.483    reconfigurable <hidden>
    SLICE_X112Y357       LUT5 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.036     8.519 r  reconfigurable <hidden>
                         net (fo=1, routed)           1.617    10.136    reconfigurable <hidden>
    SLICE_X112Y536       LUT6 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.050    10.186 r  reconfigurable <hidden>
                         net (fo=1, routed)           0.049    10.235    reconfigurable <hidden>
    SLICE_X112Y536       FDRE                                         r  reconfigurable <hidden>
  -------------------------------------------------------------------    ----------------------------------

                         (clock mmcm_clkout6_3 rise edge)
                                                      7.497     7.497 r                 
    BA15                                              0.000     7.497 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     7.497    reconfigurable WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y202
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.525     8.022 r  reconfigurable WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     8.062    reconfigurable WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    BA15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.062 r  reconfigurable WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.333     8.395    reconfigurable <hidden>
    MMCM_X1Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                      0.630     9.025 r  reconfigurable <hidden>
                         net (fo=1, routed)           0.227     9.252    reconfigurable <hidden>
    BUFGCE_X1Y208        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.276 r  reconfigurable <hidden>
    X4Y7 (CLOCK_ROOT)    net (fo=1984, routed)        1.893    11.169    reconfigurable <hidden>
    SLICE_X112Y536       FDRE                                         r  reconfigurable <hidden>
                         clock pessimism             -0.475    10.694                     
                         clock uncertainty           -0.076    10.618                     
    SLICE_X112Y536       FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.025    10.643    reconfigurable   <hidden>
  -------------------------------------------------------------------
                         required time                         10.643                     
                         arrival time                         -10.235                     
  -------------------------------------------------------------------
                         slack                                  0.408                     





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/second_lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6_3  {rise@0.000ns fall@3.749ns period=7.497ns})
  Destination:            WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/second_lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/SAFETY_CKT_GEN.POR_B_reg/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6_3  {rise@0.000ns fall@3.749ns period=7.497ns})
  Path Group:             mmcm_clkout6_3
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mmcm_clkout6_3 rise@0.000ns - mmcm_clkout6_3 rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.125ns (51.229%)  route 0.119ns (48.770%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.173ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.327ns
    Source Clock Delay      (SCD):    3.629ns
    Clock Pessimism Removal (CPR):    -0.475ns
  Clock Net Delay (Source):      1.850ns (routing 0.764ns, distribution 1.086ns)
  Clock Net Delay (Destination): 2.108ns (routing 0.841ns, distribution 1.267ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout6_3 rise edge)
                                                      0.000     0.000 r                 
    BA15                                              0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y202
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.525     0.525 r  reconfigurable WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.565    reconfigurable WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    BA15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.565 r  reconfigurable WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.333     0.898    reconfigurable <hidden>
    MMCM_X1Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                      0.630     1.528 r  reconfigurable <hidden>
                         net (fo=1, routed)           0.227     1.755    reconfigurable <hidden>
    BUFGCE_X1Y208        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.779 r  reconfigurable <hidden>
    X4Y7 (CLOCK_ROOT)    net (fo=1984, routed)        1.850     3.629    reconfigurable WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/second_lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/clkb
    SLICE_X125Y538       FDRE                                         r  reconfigurable WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/second_lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[4]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X125Y538       FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.058     3.687 r  reconfigurable WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/second_lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[4]/Q
                         net (fo=1, routed)           0.094     3.781    reconfigurable WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/second_lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[4]
    SLICE_X125Y540       LUT2 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.067     3.848 r  reconfigurable WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/second_lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/SAFETY_CKT_GEN.POR_B_i_1__2/O
                         net (fo=1, routed)           0.025     3.873    reconfigurable WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/second_lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/SAFETY_CKT_GEN.POR_B_i_1__2_n_0
    SLICE_X125Y540       FDRE                                         r  reconfigurable WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/second_lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/SAFETY_CKT_GEN.POR_B_reg/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock mmcm_clkout6_3 rise edge)
                                                      0.000     0.000 r                 
    BA15                                              0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y202
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.622     0.622 r  reconfigurable WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.672    reconfigurable WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    BA15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.672 r  reconfigurable WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.384     1.056    reconfigurable <hidden>
    MMCM_X1Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                     -0.127     0.929 r  reconfigurable <hidden>
                         net (fo=1, routed)           0.262     1.191    reconfigurable <hidden>
    BUFGCE_X1Y208        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.219 r  reconfigurable <hidden>
    X4Y7 (CLOCK_ROOT)    net (fo=1984, routed)        2.108     3.327    reconfigurable WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/second_lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/clkb
    SLICE_X125Y540       FDRE                                         r  reconfigurable WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/second_lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/SAFETY_CKT_GEN.POR_B_reg/C
                         clock pessimism              0.475     3.802                     
    SLICE_X125Y540       FDRE (Hold_AFF_SLICEM_C_D)
                                                      0.060     3.862    reconfigurable   WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/second_lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/SAFETY_CKT_GEN.POR_B_reg
  -------------------------------------------------------------------
                         required time                         -3.862                     
                         arrival time                           3.873                     
  -------------------------------------------------------------------
                         slack                                  0.011                     





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mmcm_clkout6_3
Waveform(ns):       { 0.000 3.749 }
Period(ns):         7.497
Sources:            { WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6 }

Check Type        Corner  Lib Pin                   Reference Pin             Required(ns)  Actual(ns)  Slack(ns)  Location                Pin
Min Period        n/a     BITSLICE_CONTROL/RIU_CLK  n/a                       3.846         7.497       3.651      BITSLICE_CONTROL_X1Y48  <hidden>
Low Pulse Width   Slow    BITSLICE_CONTROL/RIU_CLK  n/a                       1.731         3.749       2.018      BITSLICE_CONTROL_X1Y48  <hidden>
High Pulse Width  Slow    BITSLICE_CONTROL/RIU_CLK  n/a                       1.731         3.749       2.018      BITSLICE_CONTROL_X1Y48  <hidden>
Max Skew          Fast    BITSLICE_CONTROL/RIU_CLK  BITSLICE_CONTROL/PLL_CLK  2.192         1.027       1.165      BITSLICE_CONTROL_X1Y73  <hidden>



---------------------------------------------------------------------------------------------------
From Clock:  CLK_300M_DIMM3_DP
  To Clock:  CLK_300M_DIMM3_DP

Setup :            0  Failing Endpoints,  Worst Slack        1.218ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.046ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.218ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_300M_DIMM3_DP  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/counter_input_rst_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by CLK_300M_DIMM3_DP  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             CLK_300M_DIMM3_DP
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.332ns  (CLK_300M_DIMM3_DP rise@3.332ns - CLK_300M_DIMM3_DP rise@0.000ns)
  Data Path Delay:        1.795ns  (logic 0.180ns (10.028%)  route 1.615ns (89.972%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.742ns = ( 5.074 - 3.332 ) 
    Source Clock Delay      (SCD):    2.117ns
    Clock Pessimism Removal (CPR):    0.166ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.140ns (routing 0.171ns, distribution 0.969ns)
  Clock Net Delay (Destination): 0.914ns (routing 0.155ns, distribution 0.759ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock CLK_300M_DIMM3_DP rise edge)
                                                      0.000     0.000 r                 
    BB36                                              0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.551     0.551 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.601    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.601 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.348     0.949    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/sys_clk_in
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.977 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=17, routed)          1.140     2.117    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/sys_clk_in_bufg
    SLICE_X67Y183        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[3]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X67Y183        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     2.198 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[3]/Q
                         net (fo=4, routed)           1.335     3.533    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/rst_input_sync_r[3]
    SLICE_X55Y174        LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.099     3.632 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/counter_input_rst[6]_i_1/O
                         net (fo=4, routed)           0.280     3.912    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/counter_input_rst[6]_i_1_n_0
    SLICE_X55Y171        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/counter_input_rst_reg[0]/R
  -------------------------------------------------------------------    ----------------------------------

                         (clock CLK_300M_DIMM3_DP rise edge)
                                                      3.332     3.332 r                 
    BB36                                              0.000     3.332 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     3.332    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.455     3.787 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.827    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.827 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.309     4.136    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/sys_clk_in
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.160 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=17, routed)          0.914     5.074    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/sys_clk_in_bufg
    SLICE_X55Y171        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/counter_input_rst_reg[0]/C
                         clock pessimism              0.166     5.239                     
                         clock uncertainty           -0.035     5.204                     
    SLICE_X55Y171        FDRE (Setup_CFF2_SLICEL_C_R)
                                                     -0.074     5.130    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/counter_input_rst_reg[0]
  -------------------------------------------------------------------
                         required time                          5.130                     
                         arrival time                          -3.912                     
  -------------------------------------------------------------------
                         slack                                  1.218                     





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/counter_input_rst_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by CLK_300M_DIMM3_DP  {rise@0.000ns fall@1.666ns period=3.332ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/counter_input_rst_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by CLK_300M_DIMM3_DP  {rise@0.000ns fall@1.666ns period=3.332ns})
  Path Group:             CLK_300M_DIMM3_DP
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_300M_DIMM3_DP rise@0.000ns - CLK_300M_DIMM3_DP rise@0.000ns)
  Data Path Delay:        0.098ns  (logic 0.053ns (54.082%)  route 0.045ns (45.918%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.344ns
    Source Clock Delay      (SCD):    1.115ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Net Delay (Source):      0.592ns (routing 0.096ns, distribution 0.496ns)
  Clock Net Delay (Destination): 0.676ns (routing 0.108ns, distribution 0.568ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock CLK_300M_DIMM3_DP rise edge)
                                                      0.000     0.000 r                 
    BB36                                              0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.310     0.310 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.350    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.350 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.156     0.506    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/sys_clk_in
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.523 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=17, routed)          0.592     1.115    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/sys_clk_in_bufg
    SLICE_X55Y174        FDSE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/counter_input_rst_reg[1]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X55Y174        FDSE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     1.154 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/counter_input_rst_reg[1]/Q
                         net (fo=5, routed)           0.028     1.182    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/counter_input_rst[1]
    SLICE_X55Y174        LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.014     1.196 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/counter_input_rst[1]_i_1/O
                         net (fo=1, routed)           0.017     1.213    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/counter_input_rst[1]_i_1_n_0
    SLICE_X55Y174        FDSE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/counter_input_rst_reg[1]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock CLK_300M_DIMM3_DP rise edge)
                                                      0.000     0.000 r                 
    BB36                                              0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.408     0.408 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.458    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.458 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.191     0.649    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/sys_clk_in
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.668 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_inst/O
    X2Y2 (CLOCK_ROOT)    net (fo=17, routed)          0.676     1.344    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/sys_clk_in_bufg
    SLICE_X55Y174        FDSE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/counter_input_rst_reg[1]/C
                         clock pessimism             -0.224     1.121                     
    SLICE_X55Y174        FDSE (Hold_CFF_SLICEL_C_D)
                                                      0.046     1.167    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/counter_input_rst_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.167                     
                         arrival time                           1.213                     
  -------------------------------------------------------------------
                         slack                                  0.046                     





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_300M_DIMM3_DP
Waveform(ns):       { 0.000 1.666 }
Period(ns):         3.332
Sources:            { CLK_300M_DIMM3_DP }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     BUFGCE/I           n/a            1.290         3.332       2.042      BUFGCE_X0Y50  WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_inst/I
Max Period        n/a     MMCME4_ADV/CLKIN1  n/a            100.000       3.332       96.668     MMCM_X0Y2     WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME4_ADV/CLKIN1  n/a            1.166         1.666       0.500      MMCM_X0Y2     WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME4_ADV/CLKIN1  n/a            1.166         1.666       0.500      MMCM_X0Y2     WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  mmcm_clkout0_2
  To Clock:  mmcm_clkout0_2

Setup :            0  Failing Endpoints,  Worst Slack        0.029ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.010ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.562ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.029ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/u_ddr_cal_cplx_data/rd_addr_101_reg_rep/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by mmcm_clkout0_2  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cplx_DQOut_reg[485]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0_2  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             mmcm_clkout0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.749ns  (mmcm_clkout0_2 rise@3.749ns - mmcm_clkout0_2 rise@0.000ns)
  Data Path Delay:        3.377ns  (logic 0.342ns (10.127%)  route 3.035ns (89.873%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.798ns = ( 6.546 - 3.749 ) 
    Source Clock Delay      (SCD):    2.549ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.406ns (routing 0.171ns, distribution 1.235ns)
  Clock Net Delay (Destination): 1.091ns (routing 0.155ns, distribution 0.936ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0_2 rise edge)
                                                      0.000     0.000 r                 
    BB36                                              0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.551     0.551 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.601    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.601 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.397     0.998    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.871 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.115    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.143 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y2 (CLOCK_ROOT)    net (fo=31623, routed)       1.406     2.549    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/u_ddr_cal_cplx_data/rd_addr_101_reg_rep_1
    RAMB18_X3Y70         RAMB18E2                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/u_ddr_cal_cplx_data/rd_addr_101_reg_rep/CLKARDCLK
  -------------------------------------------------------------------    ----------------------------------
    RAMB18_X3Y70         RAMB18E2 (Prop_RAMB18E2_L_RAMB180_CLKARDCLK_DOUTADOUT[2])
                                                      0.219     2.768 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/u_ddr_cal_cplx_data/rd_addr_101_reg_rep/DOUTADOUT[2]
                         net (fo=82, routed)          2.987     5.755    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/u_ddr_cal_cplx_data/p_2_in19_in
    SLICE_X63Y209        LUT4 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.123     5.878 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/u_ddr_cal_cplx_data/cplx_DQOut[485]_i_1/O
                         net (fo=1, routed)           0.048     5.926    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/u_ddr_cal_cplx_data_n_91
    SLICE_X63Y209        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cplx_DQOut_reg[485]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock mmcm_clkout0_2 rise edge)
                                                      3.749     3.749 r                 
    BB36                                              0.000     3.749 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     3.749    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.455     4.203 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.243    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.243 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.344     4.587    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.217 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     5.431    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.455 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y2 (CLOCK_ROOT)    net (fo=31623, routed)       1.091     6.546    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/rd_addr_101_reg_rep
    SLICE_X63Y209        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cplx_DQOut_reg[485]/C
                         clock pessimism             -0.547     5.999                     
                         clock uncertainty           -0.069     5.930                     
    SLICE_X63Y209        FDRE (Setup_GFF_SLICEL_C_D)
                                                      0.025     5.955    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cplx_DQOut_reg[485]
  -------------------------------------------------------------------
                         required time                          5.955                     
                         arrival time                          -5.926                     
  -------------------------------------------------------------------
                         slack                                  0.029                     





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[492]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0_2  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[489]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0_2  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             mmcm_clkout0_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mmcm_clkout0_2 rise@0.000ns - mmcm_clkout0_2 rise@0.000ns)
  Data Path Delay:        0.173ns  (logic 0.061ns (35.260%)  route 0.112ns (64.740%))
  Logic Levels:           0  
  Clock Path Skew:        0.103ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.502ns
    Source Clock Delay      (SCD):    2.882ns
    Clock Pessimism Removal (CPR):    -0.483ns
  Clock Net Delay (Source):      1.175ns (routing 0.155ns, distribution 1.020ns)
  Clock Net Delay (Destination): 1.359ns (routing 0.171ns, distribution 1.188ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0_2 rise edge)
                                                      0.000     0.000 r                 
    BB36                                              0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.455     0.455 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.495    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.495 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.344     0.839    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.469 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.683    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.707 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y2 (CLOCK_ROOT)    net (fo=31623, routed)       1.175     2.882    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/FSM_onehot_state_reg[1]_rep__1_0
    SLICE_X53Y258        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[492]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X53Y258        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.061     2.943 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[492]/Q
                         net (fo=2, routed)           0.112     3.055    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/Q[490]
    SLICE_X52Y259        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[489]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock mmcm_clkout0_2 rise edge)
                                                      0.000     0.000 r                 
    BB36                                              0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.551     0.551 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.601    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.601 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.397     0.998    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.871 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.115    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.143 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y2 (CLOCK_ROOT)    net (fo=31623, routed)       1.359     2.502    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/USE_REGISTER.S_AXI_RLAST_q_reg_0
    SLICE_X52Y259        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[489]/C
                         clock pessimism              0.483     2.985                     
    SLICE_X52Y259        FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.060     3.045    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr_axi/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/M_AXI_RDATA_I_reg[489]
  -------------------------------------------------------------------
                         required time                         -3.045                     
                         arrival time                           3.055                     
  -------------------------------------------------------------------
                         slack                                  0.010                     





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mmcm_clkout0_2
Waveform(ns):       { 0.000 1.874 }
Period(ns):         3.749
Sources:            { WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin                    Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location              Pin
Min Period        n/a     RXTX_BITSLICE/FIFO_RD_CLK  n/a            1.694         3.749       2.055      BITSLICE_RX_TX_X0Y52  WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/FIFO_RD_CLK
Max Period        n/a     PLLE4_ADV/CLKIN            n/a            14.286        3.749       10.537     PLL_X0Y2              WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle4.PLLE4_BASE_INST_OTHER/CLKIN
Low Pulse Width   Slow    PLLE4_ADV/CLKIN            n/a            1.312         1.874       0.562      PLL_X0Y2              WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle4.PLLE4_BASE_INST_OTHER/CLKIN
High Pulse Width  Slow    PLLE4_ADV/CLKIN            n/a            1.312         1.874       0.562      PLL_X0Y2              WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle4.PLLE4_BASE_INST_OTHER/CLKIN



---------------------------------------------------------------------------------------------------
From Clock:  pll_clk[0]_2
  To Clock:  pll_clk[0]_2

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.065ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_clk[0]_2
Waveform(ns):       { 0.000 0.234 }
Period(ns):         0.469
Sources:            { WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY }

Check Type        Corner  Lib Pin                   Reference Pin             Required(ns)  Actual(ns)  Slack(ns)  Location                Pin
Min Period        n/a     BITSLICE_CONTROL/PLL_CLK  n/a                       0.375         0.469       0.094      BITSLICE_CONTROL_X0Y8   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Low Pulse Width   Slow    BITSLICE_CONTROL/PLL_CLK  n/a                       0.169         0.234       0.065      BITSLICE_CONTROL_X0Y8   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
High Pulse Width  Slow    BITSLICE_CONTROL/PLL_CLK  n/a                       0.169         0.234       0.065      BITSLICE_CONTROL_X0Y8   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Max Skew          Fast    BITSLICE_CONTROL/PLL_CLK  BITSLICE_CONTROL/RIU_CLK  -0.300        -1.506      1.206      BITSLICE_CONTROL_X0Y12  WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK



---------------------------------------------------------------------------------------------------
From Clock:  pll_clk[0]_2_DIV
  To Clock:  pll_clk[0]_2_DIV

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.674ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_clk[0]_2_DIV
Waveform(ns):       { 0.000 1.874 }
Period(ns):         3.749
Sources:            { WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q }

Check Type        Corner  Lib Pin                           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location              Pin
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            2.667         3.749       1.082      BITSLICE_RX_TX_X0Y52  WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Low Pulse Width   Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.200         1.874       0.674      BITSLICE_RX_TX_X0Y52  WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
High Pulse Width  Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.200         1.874       0.674      BITSLICE_RX_TX_X0Y52  WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]



---------------------------------------------------------------------------------------------------
From Clock:  pll_clk[1]_2
  To Clock:  pll_clk[1]_2

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.065ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_clk[1]_2
Waveform(ns):       { 0.000 0.234 }
Period(ns):         0.469
Sources:            { WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY }

Check Type        Corner  Lib Pin                   Reference Pin             Required(ns)  Actual(ns)  Slack(ns)  Location                Pin
Min Period        n/a     BITSLICE_CONTROL/PLL_CLK  n/a                       0.375         0.469       0.094      BITSLICE_CONTROL_X0Y16  WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Low Pulse Width   Slow    BITSLICE_CONTROL/PLL_CLK  n/a                       0.169         0.234       0.065      BITSLICE_CONTROL_X0Y16  WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
High Pulse Width  Slow    BITSLICE_CONTROL/PLL_CLK  n/a                       0.169         0.234       0.065      BITSLICE_CONTROL_X0Y16  WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Max Skew          Fast    BITSLICE_CONTROL/PLL_CLK  BITSLICE_CONTROL/RIU_CLK  -0.300        -1.516      1.216      BITSLICE_CONTROL_X0Y22  WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK



---------------------------------------------------------------------------------------------------
From Clock:  pll_clk[1]_2_DIV
  To Clock:  pll_clk[1]_2_DIV

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.674ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_clk[1]_2_DIV
Waveform(ns):       { 0.000 1.874 }
Period(ns):         3.749
Sources:            { WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q }

Check Type        Corner  Lib Pin                           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location               Pin
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            2.667         3.749       1.082      BITSLICE_RX_TX_X0Y104  WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Low Pulse Width   Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.200         1.874       0.674      BITSLICE_RX_TX_X0Y104  WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
High Pulse Width  Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.200         1.874       0.674      BITSLICE_RX_TX_X0Y104  WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]



---------------------------------------------------------------------------------------------------
From Clock:  pll_clk[2]_2
  To Clock:  pll_clk[2]_2

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.065ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_clk[2]_2
Waveform(ns):       { 0.000 0.234 }
Period(ns):         0.469
Sources:            { WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY }

Check Type        Corner  Lib Pin                   Reference Pin             Required(ns)  Actual(ns)  Slack(ns)  Location                Pin
Min Period        n/a     BITSLICE_CONTROL/PLL_CLK  n/a                       0.375         0.469       0.094      BITSLICE_CONTROL_X0Y28  WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Low Pulse Width   Slow    BITSLICE_CONTROL/PLL_CLK  n/a                       0.169         0.234       0.065      BITSLICE_CONTROL_X0Y28  WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
High Pulse Width  Slow    BITSLICE_CONTROL/PLL_CLK  n/a                       0.169         0.234       0.065      BITSLICE_CONTROL_X0Y28  WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Max Skew          Fast    BITSLICE_CONTROL/PLL_CLK  BITSLICE_CONTROL/RIU_CLK  -0.300        -1.506      1.206      BITSLICE_CONTROL_X0Y28  WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK



---------------------------------------------------------------------------------------------------
From Clock:  pll_clk[2]_2_DIV
  To Clock:  pll_clk[2]_2_DIV

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.674ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_clk[2]_2_DIV
Waveform(ns):       { 0.000 1.874 }
Period(ns):         3.749
Sources:            { WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q }

Check Type        Corner  Lib Pin                           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location               Pin
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            2.667         3.749       1.082      BITSLICE_RX_TX_X0Y182  WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Low Pulse Width   Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.200         1.874       0.674      BITSLICE_RX_TX_X0Y182  WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
High Pulse Width  Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.200         1.874       0.674      BITSLICE_RX_TX_X0Y182  WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]



---------------------------------------------------------------------------------------------------
From Clock:  mmcm_clkout6_2
  To Clock:  mmcm_clkout6_2

Setup :            0  Failing Endpoints,  Worst Slack        2.267ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.011ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.213ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.267ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/OF_EX_MSR_Bits[29].Using_FDR.MSR_ex_I/Using_FPGA.Native/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6_2  {rise@0.000ns fall@3.749ns period=7.497ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E2 clocked by mmcm_clkout6_2  {rise@0.000ns fall@3.749ns period=7.497ns})
  Path Group:             mmcm_clkout6_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.497ns  (mmcm_clkout6_2 rise@7.497ns - mmcm_clkout6_2 rise@0.000ns)
  Data Path Delay:        4.799ns  (logic 0.391ns (8.148%)  route 4.408ns (91.852%))
  Logic Levels:           3  (CARRY8=2 LUT3=1)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.779ns = ( 10.276 - 7.497 ) 
    Source Clock Delay      (SCD):    2.363ns
    Clock Pessimism Removal (CPR):    -0.486ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.203ns (routing 0.171ns, distribution 1.032ns)
  Clock Net Delay (Destination): 1.060ns (routing 0.155ns, distribution 0.905ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout6_2 rise edge)
                                                      0.000     0.000 r                 
    BB36                                              0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.551     0.551 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.601    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.601 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.397     0.998    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                     -0.127     0.871 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.261     1.132    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.160 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X2Y2 (CLOCK_ROOT)    net (fo=2038, routed)        1.203     2.363    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/OF_EX_MSR_Bits[29].Using_FDR.MSR_ex_I/Clk
    SLICE_X61Y145        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/OF_EX_MSR_Bits[29].Using_FDR.MSR_ex_I/Using_FPGA.Native/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X61Y145        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     2.442 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/OF_EX_MSR_Bits[29].Using_FDR.MSR_ex_I/Using_FPGA.Native/Q
                         net (fo=7, routed)           1.409     3.851    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Use_Carry_Decoding.CarryIn_MUXCY/Using_FPGA.Native_0
    SLICE_X57Y137        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.151     4.002 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Use_Carry_Decoding.CarryIn_MUXCY/Using_FPGA.Native_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     4.028    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[24].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X57Y138        CARRY8 (Prop_CARRY8_SLICEL_CI_O[6])
                                                      0.110     4.138 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[24].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4_CARRY8/O[6]
                         net (fo=27, routed)          0.479     4.617    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/if_pc_reg[0][13]
    SLICE_X57Y132        LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.051     4.668 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[18]_INST_0/O
                         net (fo=25, routed)          2.494     7.162    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/addrb[11]
    RAMB36_X4Y33         RAMB36E2                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[12]
  -------------------------------------------------------------------    ----------------------------------

                         (clock mmcm_clkout6_2 rise edge)
                                                      7.497     7.497 r                 
    BB36                                              0.000     7.497 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     7.497    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.455     7.952 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     7.992    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.992 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.344     8.336    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                      0.630     8.966 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.226     9.192    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.216 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X2Y2 (CLOCK_ROOT)    net (fo=2038, routed)        1.060    10.276    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clkb
    RAMB36_X4Y33         RAMB36E2                                     r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism             -0.486     9.790                     
                         clock uncertainty           -0.076     9.714                     
    RAMB36_X4Y33         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ADDRBWRADDR[12])
                                                     -0.284     9.430    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          9.430                     
                         arrival time                          -7.162                     
  -------------------------------------------------------------------
                         slack                                  2.267                     





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6_2  {rise@0.000ns fall@3.749ns period=7.497ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/SAFETY_CKT_GEN.POR_B_reg/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6_2  {rise@0.000ns fall@3.749ns period=7.497ns})
  Path Group:             mmcm_clkout6_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mmcm_clkout6_2 rise@0.000ns - mmcm_clkout6_2 rise@0.000ns)
  Data Path Delay:        0.162ns  (logic 0.080ns (49.383%)  route 0.082ns (50.617%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.091ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.418ns
    Source Clock Delay      (SCD):    2.811ns
    Clock Pessimism Removal (CPR):    -0.483ns
  Clock Net Delay (Source):      1.092ns (routing 0.155ns, distribution 0.937ns)
  Clock Net Delay (Destination): 1.258ns (routing 0.171ns, distribution 1.087ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout6_2 rise edge)
                                                      0.000     0.000 r                 
    BB36                                              0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.455     0.455 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.495    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.495 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.344     0.839    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                      0.630     1.469 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.226     1.695    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.719 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X2Y2 (CLOCK_ROOT)    net (fo=2038, routed)        1.092     2.811    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/clkb
    SLICE_X53Y156        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[4]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X53Y156        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.058     2.869 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[4]/Q
                         net (fo=1, routed)           0.060     2.929    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[4]
    SLICE_X52Y156        LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.022     2.951 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/SAFETY_CKT_GEN.POR_B_i_1__4/O
                         net (fo=1, routed)           0.022     2.973    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/SAFETY_CKT_GEN.POR_B_i_1__4_n_0
    SLICE_X52Y156        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/SAFETY_CKT_GEN.POR_B_reg/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock mmcm_clkout6_2 rise edge)
                                                      0.000     0.000 r                 
    BB36                                              0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.551     0.551 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.601    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.601 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.397     0.998    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                     -0.127     0.871 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.261     1.132    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.160 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X2Y2 (CLOCK_ROOT)    net (fo=2038, routed)        1.258     2.418    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/clkb
    SLICE_X52Y156        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/SAFETY_CKT_GEN.POR_B_reg/C
                         clock pessimism              0.483     2.902                     
    SLICE_X52Y156        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.060     2.962    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/SAFETY_CKT_GEN.POR_B_reg
  -------------------------------------------------------------------
                         required time                         -2.962                     
                         arrival time                           2.973                     
  -------------------------------------------------------------------
                         slack                                  0.011                     





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mmcm_clkout6_2
Waveform(ns):       { 0.000 3.749 }
Period(ns):         7.497
Sources:            { WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6 }

Check Type        Corner  Lib Pin                   Reference Pin             Required(ns)  Actual(ns)  Slack(ns)  Location               Pin
Min Period        n/a     BITSLICE_CONTROL/RIU_CLK  n/a                       3.846         7.497       3.651      BITSLICE_CONTROL_X0Y8  WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
Low Pulse Width   Slow    BITSLICE_CONTROL/RIU_CLK  n/a                       1.731         3.749       2.018      BITSLICE_CONTROL_X0Y8  WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
High Pulse Width  Slow    BITSLICE_CONTROL/RIU_CLK  n/a                       1.731         3.749       2.018      BITSLICE_CONTROL_X0Y8  WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
Max Skew          Fast    BITSLICE_CONTROL/RIU_CLK  BITSLICE_CONTROL/PLL_CLK  2.192         0.979       1.213      BITSLICE_CONTROL_X0Y8  WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_spi_sck
  To Clock:  clk_spi_sck

Setup :            0  Failing Endpoints,  Worst Slack        3.059ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.261ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.725ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.059ns  (required time - arrival time)
  Source:                 <hidden>
                            (falling edge-triggered cell FDPE clocked by clk_spi_sck  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            <hidden>
                            (output port clocked by clk_spi_sck  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_spi_sck
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (clk_spi_sck rise@40.000ns - clk_spi_sck fall@20.000ns)
  Data Path Delay:        8.213ns  (logic 1.461ns (17.793%)  route 6.752ns (82.207%))
  Logic Levels:           6  (LUT6=4 MUXF7=1 OBUF=1)
  Output Delay:           5.000ns
  Clock Path Skew:        -3.493ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 40.000 - 40.000 ) 
    Source Clock Delay      (SCD):    3.493ns = ( 23.493 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_spi_sck fall edge)
                                                     20.000    20.000 f                 
    BB22                                              0.000    20.000 f  reconfigurable <hidden>
                         net (fo=0)                   0.000    20.000    reconfigurable WRAPPER_INST/SH/SH/SPI_CLK_BUF/I
    BB22                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.564    20.564 f  reconfigurable WRAPPER_INST/SH/SH/SPI_CLK_BUF/INBUF_INST/O
                         net (fo=1, routed)           0.000    20.564    reconfigurable WRAPPER_INST/SH/SH/SPI_CLK_BUF/OUT
    BB22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    20.564 f  reconfigurable WRAPPER_INST/SH/SH/SPI_CLK_BUF/IBUFCTRL_INST/O
                         net (fo=74, routed)          2.929    23.493    reconfigurable <hidden>
    SLR Crossing[1->0]   
    SLICE_X147Y226       FDPE                                         r  reconfigurable <hidden>  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X147Y226       FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.079    23.572 r  reconfigurable <hidden>
                         net (fo=19, routed)          1.439    25.011    reconfigurable <hidden>
    SLICE_X144Y170       LUT6 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.099    25.110 r  reconfigurable <hidden>
                         net (fo=1, routed)           0.025    25.135    reconfigurable <hidden>
    SLICE_X144Y170       MUXF7 (Prop_F7MUX_CD_SLICEM_I0_O)
                                                      0.069    25.204 r  reconfigurable <hidden>
                         net (fo=1, routed)           0.665    25.869    reconfigurable <hidden>
    SLICE_X134Y187       LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.149    26.018 r  reconfigurable <hidden>
                         net (fo=1, routed)           0.879    26.897    reconfigurable <hidden>
    SLICE_X133Y228       LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.090    26.987 r  reconfigurable <hidden>
                         net (fo=1, routed)           0.813    27.800    reconfigurable <hidden>
    SLICE_X126Y228       LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.036    27.836 r  reconfigurable <hidden>
                         net (fo=1, routed)           2.931    30.767    reconfigurable <hidden>
    SLR Crossing[0->1]   
    BC22                 OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.939    31.706 r  reconfigurable <hidden>
                         net (fo=0)                   0.000    31.706    boundary       <hidden>
    BC22                                                              r  static         <hidden>
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_spi_sck rise edge)
                                                     40.000    40.000 r                 
                         clock pessimism              0.000    40.000                     
                         clock uncertainty           -0.235    39.765                     
                         output delay                -5.000    34.765                     
  -------------------------------------------------------------------
                         required time                         34.765                     
                         arrival time                         -31.706                     
  -------------------------------------------------------------------
                         slack                                  3.059                     





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by clk_spi_sck  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_spi_sck  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_spi_sck
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_spi_sck rise@0.000ns - clk_spi_sck rise@0.000ns)
  Data Path Delay:        0.806ns  (logic 0.115ns (14.268%)  route 0.691ns (85.732%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.485ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.258ns
    Source Clock Delay      (SCD):    1.642ns
    Clock Pessimism Removal (CPR):    1.130ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_spi_sck rise edge)
                                                      0.000     0.000 r                 
    BB22                                              0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/SH/SH/SPI_CLK_BUF/I
    BB22                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.312     0.312 r  reconfigurable WRAPPER_INST/SH/SH/SPI_CLK_BUF/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.312    reconfigurable WRAPPER_INST/SH/SH/SPI_CLK_BUF/OUT
    BB22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.312 r  reconfigurable WRAPPER_INST/SH/SH/SPI_CLK_BUF/IBUFCTRL_INST/O
                         net (fo=74, routed)          1.330     1.642    reconfigurable <hidden>
    SLR Crossing[1->0]   
    SLICE_X121Y226       FDPE                                         r  reconfigurable <hidden>
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X121Y226       FDPE (Prop_HFF2_SLICEM_C_Q)
                                                      0.059     1.701 r  reconfigurable <hidden>
                         net (fo=19, routed)          0.656     2.357    reconfigurable <hidden>
    SLICE_X129Y229       LUT6 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.056     2.413 r  reconfigurable <hidden>
                         net (fo=1, routed)           0.035     2.448    reconfigurable <hidden>
    SLICE_X129Y229       FDRE                                         r  reconfigurable <hidden>
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_spi_sck rise edge)
                                                      0.000     0.000 r                 
    BB22                                              0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/SH/SH/SPI_CLK_BUF/I
    BB22                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.564     0.564 r  reconfigurable WRAPPER_INST/SH/SH/SPI_CLK_BUF/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.564    reconfigurable WRAPPER_INST/SH/SH/SPI_CLK_BUF/OUT
    BB22                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.564 r  reconfigurable WRAPPER_INST/SH/SH/SPI_CLK_BUF/IBUFCTRL_INST/O
                         net (fo=74, routed)          2.694     3.258    reconfigurable <hidden>
    SLR Crossing[1->0]   
    SLICE_X129Y229       FDRE                                         r  reconfigurable <hidden>
                         clock pessimism             -1.130     2.127                     
    SLICE_X129Y229       FDRE (Hold_CFF_SLICEM_C_D)
                                                      0.060     2.187    reconfigurable   <hidden>
  -------------------------------------------------------------------
                         required time                         -2.187                     
                         arrival time                           2.448                     
  -------------------------------------------------------------------
                         slack                                  0.261                     





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_spi_sck
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { SPI_UCTRL_SCK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     FDPE/C   n/a            0.550         40.000      39.450     SLICE_X147Y226  <hidden>
Low Pulse Width   Slow    FDPE/C   n/a            0.275         20.000      19.725     SLICE_X147Y226  <hidden>
High Pulse Width  Slow    FDPE/C   n/a            0.275         20.000      19.725     SLICE_X147Y226  <hidden>



---------------------------------------------------------------------------------------------------
From Clock:  clk_xtra
  To Clock:  clk_xtra

Setup :            0  Failing Endpoints,  Worst Slack        0.454ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.011ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.454ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_xtra  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_xtra  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_xtra
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_xtra rise@8.000ns - clk_xtra rise@0.000ns)
  Data Path Delay:        7.516ns  (logic 0.504ns (6.706%)  route 7.012ns (93.294%))
  Logic Levels:           4  (LUT2=2 LUT6=2)
  Clock Path Skew:        0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.732ns = ( 11.732 - 8.000 ) 
    Source Clock Delay      (SCD):    4.046ns
    Clock Pessimism Removal (CPR):    0.380ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.837ns (routing 1.341ns, distribution 1.496ns)
  Clock Net Delay (Destination): 2.685ns (routing 1.216ns, distribution 1.469ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_xtra rise edge)
                                                      0.000     0.000 r                 
    BA9                                               0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/SH/SH/clk_xtra_buf/I
    HPIOBDIFFINBUF_X1Y227
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.808     0.808 r  reconfigurable WRAPPER_INST/SH/SH/clk_xtra_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.858    reconfigurable WRAPPER_INST/SH/SH/clk_xtra_buf/OUT
    BA9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.858 r  reconfigurable WRAPPER_INST/SH/SH/clk_xtra_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.181    reconfigurable <hidden>
    BUFGCE_X1Y218        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.209 r  reconfigurable <hidden>
    X4Y5 (CLOCK_ROOT)    net (fo=5834, routed)        2.837     4.046    reconfigurable <hidden>
    SLICE_X121Y558       FDRE                                         r  reconfigurable <hidden>
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X121Y558       FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     4.124 r  reconfigurable <hidden>
                         net (fo=309, routed)         2.150     6.274    reconfigurable <hidden>
    SLICE_X125Y412       LUT2 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.088     6.362 r  reconfigurable <hidden>
                         net (fo=5, routed)           0.731     7.093    reconfigurable <hidden>
    SLICE_X119Y415       LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.053     7.146 r  reconfigurable <hidden>
                         net (fo=37, routed)          0.510     7.656    reconfigurable <hidden>
    SLICE_X130Y413       LUT2 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.133     7.789 r  reconfigurable <hidden>
                         net (fo=30, routed)          0.623     8.412    reconfigurable <hidden>
    SLICE_X123Y394       LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.152     8.564 r  reconfigurable <hidden>
                         net (fo=32, routed)          2.998    11.562    reconfigurable <hidden>
    SLICE_X158Y551       FDRE                                         r  reconfigurable <hidden>
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_xtra rise edge)
                                                      8.000     8.000 r                 
    BA9                                               0.000     8.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     8.000    reconfigurable WRAPPER_INST/SH/SH/clk_xtra_buf/I
    HPIOBDIFFINBUF_X1Y227
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.696     8.696 r  reconfigurable WRAPPER_INST/SH/SH/clk_xtra_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     8.736    reconfigurable WRAPPER_INST/SH/SH/clk_xtra_buf/OUT
    BA9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.736 r  reconfigurable WRAPPER_INST/SH/SH/clk_xtra_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     9.023    reconfigurable <hidden>
    BUFGCE_X1Y218        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.047 r  reconfigurable <hidden>
    X4Y5 (CLOCK_ROOT)    net (fo=5834, routed)        2.685    11.732    reconfigurable <hidden>
    SLICE_X158Y551       FDRE                                         r  reconfigurable <hidden>
                         clock pessimism              0.380    12.113                     
                         clock uncertainty           -0.035    12.077                     
    SLICE_X158Y551       FDRE (Setup_HFF2_SLICEM_C_CE)
                                                     -0.061    12.016    reconfigurable   <hidden>
  -------------------------------------------------------------------
                         required time                         12.016                     
                         arrival time                         -11.562                     
  -------------------------------------------------------------------
                         slack                                  0.454                     





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_xtra  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_xtra  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_xtra
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_xtra rise@0.000ns - clk_xtra rise@0.000ns)
  Data Path Delay:        0.192ns  (logic 0.060ns (31.250%)  route 0.132ns (68.750%))
  Logic Levels:           0  
  Clock Path Skew:        0.121ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.977ns
    Source Clock Delay      (SCD):    3.492ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Net Delay (Source):      2.445ns (routing 1.216ns, distribution 1.229ns)
  Clock Net Delay (Destination): 2.768ns (routing 1.341ns, distribution 1.427ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_xtra rise edge)
                                                      0.000     0.000 r                 
    BA9                                               0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/SH/SH/clk_xtra_buf/I
    HPIOBDIFFINBUF_X1Y227
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.696     0.696 r  reconfigurable WRAPPER_INST/SH/SH/clk_xtra_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.736    reconfigurable WRAPPER_INST/SH/SH/clk_xtra_buf/OUT
    BA9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.736 r  reconfigurable WRAPPER_INST/SH/SH/clk_xtra_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     1.023    reconfigurable <hidden>
    BUFGCE_X1Y218        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.047 r  reconfigurable <hidden>
    X4Y5 (CLOCK_ROOT)    net (fo=5834, routed)        2.445     3.492    reconfigurable <hidden>
    SLICE_X122Y305       FDRE                                         r  reconfigurable <hidden>
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X122Y305       FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.060     3.552 r  reconfigurable <hidden>
                         net (fo=36, routed)          0.132     3.684    reconfigurable <hidden>
    SLICE_X124Y303       FDRE                                         r  reconfigurable <hidden>
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_xtra rise edge)
                                                      0.000     0.000 r                 
    BA9                                               0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/SH/SH/clk_xtra_buf/I
    HPIOBDIFFINBUF_X1Y227
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.808     0.808 r  reconfigurable WRAPPER_INST/SH/SH/clk_xtra_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.858    reconfigurable WRAPPER_INST/SH/SH/clk_xtra_buf/OUT
    BA9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.858 r  reconfigurable WRAPPER_INST/SH/SH/clk_xtra_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.181    reconfigurable <hidden>
    BUFGCE_X1Y218        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.209 r  reconfigurable <hidden>
    X4Y5 (CLOCK_ROOT)    net (fo=5834, routed)        2.768     3.977    reconfigurable <hidden>
    SLICE_X124Y303       FDRE                                         r  reconfigurable <hidden>
                         clock pessimism             -0.364     3.613                     
    SLICE_X124Y303       FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.060     3.673    reconfigurable   <hidden>
  -------------------------------------------------------------------
                         required time                         -3.673                     
                         arrival time                           3.684                     
  -------------------------------------------------------------------
                         slack                                  0.011                     





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_xtra
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { CLK_125MHZ_P }

Check Type        Corner  Lib Pin          Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location   Pin
Min Period        n/a     MMCME4_ADV/DCLK  n/a            4.000         8.000       4.000      MMCM_X1Y9  <hidden>
Low Pulse Width   Slow    MMCME4_ADV/DCLK  n/a            2.000         4.000       2.000      MMCM_X1Y9  <hidden>
High Pulse Width  Slow    MMCME4_ADV/DCLK  n/a            2.000         4.000       2.000      MMCM_X1Y9  <hidden>



---------------------------------------------------------------------------------------------------
From Clock:  intclk
  To Clock:  intclk

Setup :            0  Failing Endpoints,  Worst Slack      999.362ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.037ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack      499.725ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             999.362ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by intclk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by intclk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             intclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (intclk rise@1000.000ns - intclk rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.115ns (26.744%)  route 0.315ns (73.256%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.486ns = ( 1000.486 - 1000.000 ) 
    Source Clock Delay      (SCD):    0.576ns
    Clock Pessimism Removal (CPR):    0.003ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.576ns (routing 0.002ns, distribution 0.574ns)
  Clock Net Delay (Destination): 0.486ns (routing 0.001ns, distribution 0.485ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock intclk rise edge)     0.000     0.000 r                 
    BUFG_GT_X1Y210       BUFG_GT                      0.000     0.000 r  static         <hidden>
    X5Y8 (CLOCK_ROOT)    net (fo=13, routed)          0.576     0.576    static         <hidden>
    SLICE_X168Y480       FDCE                                         r  static         <hidden>
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X168Y480       FDCE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     0.656 r  static         <hidden>
                         net (fo=4, routed)           0.099     0.755    static         <hidden>
    SLICE_X167Y480       LUT2 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.035     0.790 r  static         <hidden>
                         net (fo=5, routed)           0.216     1.006    static         <hidden>
    SLICE_X167Y480       FDRE                                         r  static         <hidden>
  -------------------------------------------------------------------    ----------------------------------

                         (clock intclk rise edge)  1000.000  1000.000 r                 
    BUFG_GT_X1Y210       BUFG_GT                      0.000  1000.000 r  static         <hidden>
    X5Y8 (CLOCK_ROOT)    net (fo=13, routed)          0.486  1000.486    static         <hidden>
    SLICE_X167Y480       FDRE                                         r  static         <hidden>
                         clock pessimism              0.003  1000.489                     
                         clock uncertainty           -0.046  1000.442                     
    SLICE_X167Y480       FDRE (Setup_DFF2_SLICEL_C_R)
                                                     -0.074  1000.368    static           <hidden>
  -------------------------------------------------------------------
                         required time                       1000.368                     
                         arrival time                          -1.006                     
  -------------------------------------------------------------------
                         slack                                999.362                     





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by intclk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by intclk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             intclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (intclk rise@0.000ns - intclk rise@0.000ns)
  Data Path Delay:        0.090ns  (logic 0.060ns (66.667%)  route 0.030ns (33.333%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.365ns
    Source Clock Delay      (SCD):    0.318ns
    Clock Pessimism Removal (CPR):    0.041ns
  Clock Net Delay (Source):      0.318ns (routing 0.001ns, distribution 0.317ns)
  Clock Net Delay (Destination): 0.365ns (routing 0.001ns, distribution 0.364ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock intclk rise edge)     0.000     0.000 r                 
    BUFG_GT_X1Y210       BUFG_GT                      0.000     0.000 r  static         <hidden>
    X5Y8 (CLOCK_ROOT)    net (fo=13, routed)          0.318     0.318    static         <hidden>
    SLICE_X167Y480       FDRE                                         r  static         <hidden>
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X167Y480       FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.357 r  static         <hidden>
                         net (fo=2, routed)           0.023     0.380    static         <hidden>
    SLICE_X167Y480       LUT5 (Prop_B5LUT_SLICEL_I3_O)
                                                      0.021     0.401 r  static         <hidden>
                         net (fo=1, routed)           0.007     0.408    static         <hidden>
    SLICE_X167Y480       FDRE                                         r  static         <hidden>
  -------------------------------------------------------------------    ----------------------------------

                         (clock intclk rise edge)     0.000     0.000 r                 
    BUFG_GT_X1Y210       BUFG_GT                      0.000     0.000 r  static         <hidden>
    X5Y8 (CLOCK_ROOT)    net (fo=13, routed)          0.365     0.365    static         <hidden>
    SLICE_X167Y480       FDRE                                         r  static         <hidden>
                         clock pessimism             -0.041     0.324                     
    SLICE_X167Y480       FDRE (Hold_BFF2_SLICEL_C_D)
                                                      0.047     0.371    static           <hidden>
  -------------------------------------------------------------------
                         required time                         -0.371                     
                         arrival time                           0.408                     
  -------------------------------------------------------------------
                         slack                                  0.037                     





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         intclk
Waveform(ns):       { 0.000 500.000 }
Period(ns):         1000.000
Sources:            { static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/bufg_gt_intclk/O }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     FDCE/C   n/a            0.550         1000.000    999.450    SLICE_X168Y480  <hidden>
Low Pulse Width   Slow    FDCE/C   n/a            0.275         500.000     499.725    SLICE_X168Y480  <hidden>
High Pulse Width  Slow    FDCE/C   n/a            0.275         500.000     499.725    SLICE_X168Y480  <hidden>



---------------------------------------------------------------------------------------------------
From Clock:  refclk_100
  To Clock:  refclk_100

Setup :            0  Failing Endpoints,  Worst Slack        6.017ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.030ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.200ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.017ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by refclk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by refclk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             refclk_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (refclk_100 rise@10.000ns - refclk_100 rise@0.000ns)
  Data Path Delay:        3.708ns  (logic 0.080ns (2.157%)  route 3.628ns (97.842%))
  Logic Levels:           0  
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.612ns = ( 11.612 - 10.000 ) 
    Source Clock Delay      (SCD):    2.117ns
    Clock Pessimism Removal (CPR):    0.339ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.462ns (routing 0.352ns, distribution 1.110ns)
  Clock Net Delay (Destination): 1.256ns (routing 0.312ns, distribution 0.944ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock refclk_100 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_COMMON_X1Y6                                 0.000     0.000 r  static         <hidden>
                         net (fo=0)                   0.000     0.000    static         <hidden>
    GTYE4_COMMON_X1Y6    IBUFDS_GTE4 (Prop_IBUFDS0_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.439     0.439 r  static         <hidden>
                         net (fo=2, routed)           0.086     0.525    static         <hidden>
    BUFG_GT_X1Y145       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.655 r  static         <hidden>
    X5Y6 (CLOCK_ROOT)    net (fo=6939, routed)        1.462     2.117    static         <hidden>
    SLICE_X168Y464       FDRE                                         r  static         <hidden>
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X168Y464       FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     2.197 f  static         <hidden>
                         net (fo=138, routed)         3.628     5.825    static         <hidden>
    SLICE_X168Y317       FDRE                                         r  static         <hidden>  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------

                         (clock refclk_100 rise edge)
                                                     10.000    10.000 r                 
    GTYE4_COMMON_X1Y6                                 0.000    10.000 r  static         <hidden>
                         net (fo=0)                   0.000    10.000    static         <hidden>
    GTYE4_COMMON_X1Y6    IBUFDS_GTE4 (Prop_IBUFDS0_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.164    10.164 r  static         <hidden>
                         net (fo=2, routed)           0.078    10.242    static         <hidden>
    BUFG_GT_X1Y145       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114    10.356 r  static         <hidden>
    X5Y6 (CLOCK_ROOT)    net (fo=6939, routed)        1.256    11.612    static         <hidden>
    SLICE_X168Y317       FDRE                                         r  static         <hidden>
                         clock pessimism              0.339    11.951                     
                         clock uncertainty           -0.035    11.916                     
    SLICE_X168Y317       FDRE (Setup_DFF_SLICEM_C_R)
                                                     -0.074    11.842    static           <hidden>
  -------------------------------------------------------------------
                         required time                         11.842                     
                         arrival time                          -5.825                     
  -------------------------------------------------------------------
                         slack                                  6.017                     





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by refclk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by refclk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             refclk_100
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (refclk_100 rise@0.000ns - refclk_100 rise@0.000ns)
  Data Path Delay:        0.182ns  (logic 0.058ns (31.868%)  route 0.124ns (68.132%))
  Logic Levels:           0  
  Clock Path Skew:        0.090ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.113ns
    Source Clock Delay      (SCD):    1.631ns
    Clock Pessimism Removal (CPR):    0.392ns
  Clock Net Delay (Source):      1.275ns (routing 0.312ns, distribution 0.963ns)
  Clock Net Delay (Destination): 1.458ns (routing 0.352ns, distribution 1.106ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock refclk_100 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_COMMON_X1Y6                                 0.000     0.000 r  static         <hidden>
                         net (fo=0)                   0.000     0.000    static         <hidden>
    GTYE4_COMMON_X1Y6    IBUFDS_GTE4 (Prop_IBUFDS0_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.164     0.164 r  static         <hidden>
                         net (fo=2, routed)           0.078     0.242    static         <hidden>
    BUFG_GT_X1Y145       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.356 r  static         <hidden>
    X5Y6 (CLOCK_ROOT)    net (fo=6939, routed)        1.275     1.631    static         <hidden>
    SLICE_X166Y301       FDRE                                         r  static         <hidden>
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X166Y301       FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.058     1.689 r  static         <hidden>
                         net (fo=14, routed)          0.124     1.813    static         <hidden>
    SLICE_X168Y300       FDRE                                         r  static         <hidden>
  -------------------------------------------------------------------    ----------------------------------

                         (clock refclk_100 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_COMMON_X1Y6                                 0.000     0.000 r  static         <hidden>
                         net (fo=0)                   0.000     0.000    static         <hidden>
    GTYE4_COMMON_X1Y6    IBUFDS_GTE4 (Prop_IBUFDS0_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.439     0.439 r  static         <hidden>
                         net (fo=2, routed)           0.086     0.525    static         <hidden>
    BUFG_GT_X1Y145       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.655 r  static         <hidden>
    X5Y6 (CLOCK_ROOT)    net (fo=6939, routed)        1.458     2.113    static         <hidden>
    SLICE_X168Y300       FDRE                                         r  static         <hidden>
                         clock pessimism             -0.392     1.722                     
    SLICE_X168Y300       FDRE (Hold_CFF2_SLICEM_C_D)
                                                      0.062     1.784    static           <hidden>
  -------------------------------------------------------------------
                         required time                         -1.784                     
                         arrival time                           1.813                     
  -------------------------------------------------------------------
                         slack                                  0.030                     





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         refclk_100
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK_100M_PCIE0_DP }

Check Type        Corner  Lib Pin               Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     GTYE4_CHANNEL/DRPCLK  n/a            4.000         10.000      6.000      GTYE4_CHANNEL_X1Y20  <hidden>
Low Pulse Width   Slow    GTYE4_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTYE4_CHANNEL_X1Y20  <hidden>
High Pulse Width  Slow    GTYE4_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTYE4_CHANNEL_X1Y20  <hidden>



---------------------------------------------------------------------------------------------------
From Clock:  txoutclk_out[0]
  To Clock:  txoutclk_out[0]

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.710ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         txoutclk_out[0]
Waveform(ns):       { 0.000 1.000 }
Period(ns):         2.000
Sources:            { static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK }

Check Type  Corner  Lib Pin    Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG_GT/I  n/a            1.290         2.000       0.710      BUFG_GT_X1Y126  <hidden>



---------------------------------------------------------------------------------------------------
From Clock:  txoutclk_out[1]
  To Clock:  txoutclk_out[1]

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.710ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         txoutclk_out[1]
Waveform(ns):       { 0.000 1.000 }
Period(ns):         2.000
Sources:            { static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK }

Check Type  Corner  Lib Pin    Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG_GT/I  n/a            1.290         2.000       0.710      BUFG_GT_X1Y131  <hidden>



---------------------------------------------------------------------------------------------------
From Clock:  txoutclk_out[2]
  To Clock:  txoutclk_out[2]

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.710ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         txoutclk_out[2]
Waveform(ns):       { 0.000 1.000 }
Period(ns):         2.000
Sources:            { static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK }

Check Type  Corner  Lib Pin    Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG_GT/I  n/a            1.290         2.000       0.710      BUFG_GT_X1Y130  <hidden>



---------------------------------------------------------------------------------------------------
From Clock:  txoutclk_out[3]
  To Clock:  txoutclk_out[3]

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.710ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         txoutclk_out[3]
Waveform(ns):       { 0.000 1.000 }
Period(ns):         2.000
Sources:            { static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK }

Check Type  Corner  Lib Pin    Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG_GT/I  n/a            1.290         2.000       0.710      BUFG_GT_X1Y127  <hidden>



---------------------------------------------------------------------------------------------------
From Clock:  txoutclk_out[4]
  To Clock:  txoutclk_out[4]

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.710ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         txoutclk_out[4]
Waveform(ns):       { 0.000 1.000 }
Period(ns):         2.000
Sources:            { static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[30].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK }

Check Type  Corner  Lib Pin    Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG_GT/I  n/a            1.290         2.000       0.710      BUFG_GT_X1Y150  <hidden>



---------------------------------------------------------------------------------------------------
From Clock:  txoutclk_out[5]
  To Clock:  txoutclk_out[5]

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.710ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         txoutclk_out[5]
Waveform(ns):       { 0.000 1.000 }
Period(ns):         2.000
Sources:            { static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[30].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK }

Check Type  Corner  Lib Pin    Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG_GT/I  n/a            1.290         2.000       0.710      BUFG_GT_X1Y146  <hidden>



---------------------------------------------------------------------------------------------------
From Clock:  txoutclk_out[6]
  To Clock:  txoutclk_out[6]

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.710ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         txoutclk_out[6]
Waveform(ns):       { 0.000 1.000 }
Period(ns):         2.000
Sources:            { static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[30].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK }

Check Type  Corner  Lib Pin    Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG_GT/I  n/a            1.290         2.000       0.710      BUFG_GT_X1Y162  <hidden>



---------------------------------------------------------------------------------------------------
From Clock:  txoutclk_out[7]
  To Clock:  txoutclk_out[7]

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.710ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         txoutclk_out[7]
Waveform(ns):       { 0.000 1.000 }
Period(ns):         2.000
Sources:            { static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[30].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK }

Check Type  Corner  Lib Pin    Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG_GT/I  n/a            1.290         2.000       0.710      BUFG_GT_X1Y153  <hidden>



---------------------------------------------------------------------------------------------------
From Clock:  txoutclk_out[10]
  To Clock:  txoutclk_out[10]

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.710ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         txoutclk_out[10]
Waveform(ns):       { 0.000 1.000 }
Period(ns):         2.000
Sources:            { static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK }

Check Type  Corner  Lib Pin    Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG_GT/I  n/a            1.290         2.000       0.710      BUFG_GT_X1Y170  <hidden>



---------------------------------------------------------------------------------------------------
From Clock:  txoutclk_out[11]
  To Clock:  txoutclk_out[11]

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.710ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         txoutclk_out[11]
Waveform(ns):       { 0.000 1.000 }
Period(ns):         2.000
Sources:            { static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK }

Check Type  Corner  Lib Pin    Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG_GT/I  n/a            1.290         2.000       0.710      BUFG_GT_X1Y178  <hidden>



---------------------------------------------------------------------------------------------------
From Clock:  txoutclk_out[8]
  To Clock:  txoutclk_out[8]

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.710ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         txoutclk_out[8]
Waveform(ns):       { 0.000 1.000 }
Period(ns):         2.000
Sources:            { static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK }

Check Type  Corner  Lib Pin    Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG_GT/I  n/a            1.290         2.000       0.710      BUFG_GT_X1Y175  <hidden>



---------------------------------------------------------------------------------------------------
From Clock:  txoutclk_out[9]
  To Clock:  txoutclk_out[9]

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.710ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         txoutclk_out[9]
Waveform(ns):       { 0.000 1.000 }
Period(ns):         2.000
Sources:            { static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[31].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK }

Check Type  Corner  Lib Pin    Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG_GT/I  n/a            1.290         2.000       0.710      BUFG_GT_X1Y174  <hidden>



---------------------------------------------------------------------------------------------------
From Clock:  txoutclk_out[12]
  To Clock:  txoutclk_out[12]

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.710ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         txoutclk_out[12]
Waveform(ns):       { 0.000 1.000 }
Period(ns):         2.000
Sources:            { static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[32].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK }

Check Type  Corner  Lib Pin    Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG_GT/I  n/a            1.290         2.000       0.710      BUFG_GT_X1Y201  <hidden>



---------------------------------------------------------------------------------------------------
From Clock:  txoutclk_out[13]
  To Clock:  txoutclk_out[13]

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.710ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         txoutclk_out[13]
Waveform(ns):       { 0.000 1.000 }
Period(ns):         2.000
Sources:            { static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[32].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK }

Check Type  Corner  Lib Pin    Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG_GT/I  n/a            1.290         2.000       0.710      BUFG_GT_X1Y197  <hidden>



---------------------------------------------------------------------------------------------------
From Clock:  txoutclk_out[14]
  To Clock:  txoutclk_out[14]

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.710ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         txoutclk_out[14]
Waveform(ns):       { 0.000 1.000 }
Period(ns):         2.000
Sources:            { static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[32].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK }

Check Type  Corner  Lib Pin    Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG_GT/I  n/a            1.290         2.000       0.710      BUFG_GT_X1Y199  <hidden>



---------------------------------------------------------------------------------------------------
From Clock:  txoutclk_out[15]
  To Clock:  txoutclk_out[15]

Setup :            0  Failing Endpoints,  Worst Slack        0.020ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.031ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.020ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell PCIE40E4 clocked by txoutclk_out[15]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[15]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             txoutclk_out[15]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (txoutclk_out[15] rise@2.000ns - txoutclk_out[15] rise@0.000ns)
  Data Path Delay:        1.805ns  (logic 0.621ns (34.404%)  route 1.184ns (65.596%))
  Logic Levels:           0  
  Clock Path Skew:        -0.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.496ns = ( 4.496 - 2.000 ) 
    Source Clock Delay      (SCD):    2.754ns
    Clock Pessimism Removal (CPR):    0.104ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.000ns
  Clock Net Delay (Source):      2.539ns (routing 0.819ns, distribution 1.720ns)
  Clock Net Delay (Destination): 2.304ns (routing 0.742ns, distribution 1.562ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock txoutclk_out[15] rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  static         <hidden>
                         net (fo=8, routed)           0.085     0.085    static         <hidden>
    BUFG_GT_X1Y204       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         <hidden>
    X5Y6 (CLOCK_ROOT)    net (fo=6444, routed)        2.539     2.754    static         <hidden>
    PCIE40E4_X1Y2        PCIE40E4                                     r  static         <hidden>
  -------------------------------------------------------------------    ----------------------------------
    PCIE40E4_X1Y2        PCIE40E4 (Prop_PCIE40E4_CORECLK_MAXISCQTUSER[64])
                                                      0.621     3.375 r  static         <hidden>
                         net (fo=2, routed)           1.184     4.559    static         <hidden>
    SLICE_X152Y376       FDRE                                         r  static         <hidden>
  -------------------------------------------------------------------    ----------------------------------

                         (clock txoutclk_out[15] rise edge)
                                                      2.000     2.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     2.000 r  static         <hidden>
                         net (fo=8, routed)           0.078     2.078    static         <hidden>
    BUFG_GT_X1Y204       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     2.192 r  static         <hidden>
    X5Y6 (CLOCK_ROOT)    net (fo=6444, routed)        2.304     4.496    static         <hidden>
    SLICE_X152Y376       FDRE                                         r  static         <hidden>
                         clock pessimism              0.104     4.600                     
                         clock uncertainty           -0.046     4.554                     
    SLICE_X152Y376       FDRE (Setup_FFF2_SLICEM_C_D)
                                                      0.025     4.579    static           <hidden>
  -------------------------------------------------------------------
                         required time                          4.579                     
                         arrival time                          -4.559                     
  -------------------------------------------------------------------
                         slack                                  0.020                     





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[15]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by txoutclk_out[15]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             txoutclk_out[15]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (txoutclk_out[15] rise@0.000ns - txoutclk_out[15] rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.058ns (21.245%)  route 0.215ns (78.755%))
  Logic Levels:           0  
  Clock Path Skew:        0.213ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.830ns
    Source Clock Delay      (SCD):    2.513ns
    Clock Pessimism Removal (CPR):    0.104ns
  Clock Net Delay (Source):      2.321ns (routing 0.742ns, distribution 1.579ns)
  Clock Net Delay (Destination): 2.615ns (routing 0.819ns, distribution 1.796ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock txoutclk_out[15] rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  static         <hidden>
                         net (fo=8, routed)           0.078     0.078    static         <hidden>
    BUFG_GT_X1Y204       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  static         <hidden>
    X5Y6 (CLOCK_ROOT)    net (fo=6444, routed)        2.321     2.513    static         <hidden>
    SLICE_X146Y349       FDRE                                         r  static         <hidden>
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X146Y349       FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.058     2.571 r  static         <hidden>
                         net (fo=1, routed)           0.215     2.786    static         <hidden>
    SLICE_X146Y361       SRL16E                                       r  static         <hidden>
  -------------------------------------------------------------------    ----------------------------------

                         (clock txoutclk_out[15] rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  static         <hidden>
                         net (fo=8, routed)           0.085     0.085    static         <hidden>
    BUFG_GT_X1Y204       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         <hidden>
    X5Y6 (CLOCK_ROOT)    net (fo=6444, routed)        2.615     2.830    static         <hidden>
    SLICE_X146Y361       SRL16E                                       r  static         <hidden>
                         clock pessimism             -0.104     2.726                     
    SLICE_X146Y361       SRL16E (Hold_A6LUT_SLICEM_CLK_D)
                                                      0.029     2.755    static           <hidden>
  -------------------------------------------------------------------
                         required time                         -2.755                     
                         arrival time                           2.786                     
  -------------------------------------------------------------------
                         slack                                  0.031                     





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         txoutclk_out[15]
Waveform(ns):       { 0.000 1.000 }
Period(ns):         2.000
Sources:            { static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[32].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK }

Check Type        Corner  Lib Pin                       Reference Pin     Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     PCIE40E4/CORECLK              n/a               2.000         2.000       0.000      PCIE40E4_X1Y2  <hidden>
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK            n/a               0.542         1.000       0.458      RAMB36_X11Y64  <hidden>
High Pulse Width  Slow    RAMB36E2/CLKARDCLK            n/a               0.542         1.000       0.458      RAMB36_X11Y64  <hidden>
Max Skew          Fast    PCIE40E4/CORECLKMIREPLAYRAM0  PCIE40E4/CORECLK  0.281         0.078       0.203      PCIE40E4_X1Y2  <hidden>



---------------------------------------------------------------------------------------------------
From Clock:  clk_core
  To Clock:  clk_core

Setup :            0  Failing Endpoints,  Worst Slack        0.018ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.010ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.018ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_core rise@4.000ns - clk_core rise@0.000ns)
  Data Path Delay:        3.736ns  (logic 0.180ns (4.818%)  route 3.556ns (95.182%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.225ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.484ns = ( 6.484 - 4.000 ) 
    Source Clock Delay      (SCD):    2.812ns
    Clock Pessimism Removal (CPR):    0.103ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.000ns
  Clock Net Delay (Source):      2.597ns (routing 0.780ns, distribution 1.817ns)
  Clock Net Delay (Destination): 2.292ns (routing 0.704ns, distribution 1.588ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  static         <hidden>
                         net (fo=8, routed)           0.085     0.085    static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         <hidden>
    X5Y6 (CLOCK_ROOT)    net (fo=149525, routed)      2.597     2.812    static         <hidden>
    SLICE_X147Y322       FDRE                                         r  static         <hidden>
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X147Y322       FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     2.893 r  static         <hidden>
                         net (fo=669, routed)         3.507     6.400    static         <hidden>
    SLICE_X149Y387       LUT3 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.099     6.499 r  static         <hidden>
                         net (fo=1, routed)           0.049     6.548    static         <hidden>
    SLICE_X149Y387       FDRE                                         r  static         <hidden>
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_core rise edge)
                                                      4.000     4.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     4.000 r  static         <hidden>
                         net (fo=8, routed)           0.078     4.078    static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.192 r  static         <hidden>
    X5Y6 (CLOCK_ROOT)    net (fo=149525, routed)      2.292     6.484    static         <hidden>
    SLICE_X149Y387       FDRE                                         r  static         <hidden>
                         clock pessimism              0.103     6.587                     
                         clock uncertainty           -0.046     6.541                     
    SLICE_X149Y387       FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.025     6.566    static           <hidden>
  -------------------------------------------------------------------
                         required time                          6.566                     
                         arrival time                          -6.548                     
  -------------------------------------------------------------------
                         slack                                  0.018                     





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/rcp_dat_101_reg[510]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.gen_c2h_bram[1].C2H_DAT_FIFO/genblk1[7].u_buffermem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DINBDIN[30]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_core  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.058ns (23.577%)  route 0.188ns (76.423%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.034ns
    Source Clock Delay      (SCD):    2.551ns
    Clock Pessimism Removal (CPR):    0.219ns
  Clock Net Delay (Source):      2.359ns (routing 0.704ns, distribution 1.655ns)
  Clock Net Delay (Destination): 2.819ns (routing 0.780ns, distribution 2.039ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  static         <hidden>
                         net (fo=8, routed)           0.078     0.078    static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  static         <hidden>
    X5Y6 (CLOCK_ROOT)    net (fo=149525, routed)      2.359     2.551    boundary       WRAPPER_INST/SH/dma_inst/inst/dma_top/user_clk
    SLR Crossing[1->0]   
    SLICE_X144Y284       FDRE                                         r  reconfigurable WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/rcp_dat_101_reg[510]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X144Y284       FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.058     2.609 r  reconfigurable WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[1].gen_rdwr_eng.RDWR_INST/rcp_dat_101_reg[510]/Q
                         net (fo=1, routed)           0.188     2.797    reconfigurable WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.gen_c2h_bram[1].C2H_DAT_FIFO/genblk1[7].u_buffermem/U0/dina[69]
    RAMB36_X9Y57         RAMB36E2                                     r  reconfigurable WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.gen_c2h_bram[1].C2H_DAT_FIFO/genblk1[7].u_buffermem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DINBDIN[30]
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  static         <hidden>
                         net (fo=8, routed)           0.085     0.085    static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         <hidden>
    X5Y6 (CLOCK_ROOT)    net (fo=149525, routed)      2.819     3.034    boundary       WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.gen_c2h_bram[1].C2H_DAT_FIFO/genblk1[7].u_buffermem/U0/clka
    SLR Crossing[1->0]   
    RAMB36_X9Y57         RAMB36E2                                     r  reconfigurable WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.gen_c2h_bram[1].C2H_DAT_FIFO/genblk1[7].u_buffermem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism             -0.219     2.815                     
    RAMB36_X9Y57         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKBWRCLK_DINBDIN[30])
                                                     -0.028     2.787    reconfigurable   WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_enable.gen_c2h_bram[1].C2H_DAT_FIFO/genblk1[7].u_buffermem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                         -2.787                     
                         arrival time                           2.797                     
  -------------------------------------------------------------------
                         slack                                  0.010                     





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_core
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     URAM288/CLK        n/a            2.000         4.000       2.000      URAM288_X3Y132  <hidden>
Max Period        n/a     MMCME4_ADV/CLKIN1  n/a            100.000       4.000       96.000     MMCM_X1Y9       <hidden>
Low Pulse Width   Slow    MMCME4_ADV/CLKIN1  n/a            1.400         2.000       0.600      MMCM_X1Y9       <hidden>
High Pulse Width  Slow    MMCME4_ADV/CLKIN1  n/a            1.400         2.000       0.600      MMCM_X1Y9       <hidden>



---------------------------------------------------------------------------------------------------
From Clock:  clk_extra_a1
  To Clock:  clk_extra_a1

Setup :            0  Failing Endpoints,  Worst Slack       12.573ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.014ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.458ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.573ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_extra_a1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_extra_a1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_extra_a1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk_extra_a1 rise@16.000ns - clk_extra_a1 rise@0.000ns)
  Data Path Delay:        3.349ns  (logic 1.393ns (41.595%)  route 1.956ns (58.406%))
  Logic Levels:           11  (CARRY8=5 LUT3=1 LUT4=4 LUT5=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.949ns = ( 21.949 - 16.000 ) 
    Source Clock Delay      (SCD):    5.781ns
    Clock Pessimism Removal (CPR):    -0.207ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.812ns (routing 0.462ns, distribution 2.350ns)
  Clock Net Delay (Destination): 2.528ns (routing 0.420ns, distribution 2.108ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_extra_a1 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  static         <hidden>
                         net (fo=8, routed)           0.085     0.085    static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         <hidden>
                         net (fo=149525, routed)      2.602     2.817    boundary       <hidden>
    MMCM_X1Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.690 r  reconfigurable <hidden>
                         net (fo=1, routed)           0.251     2.941    reconfigurable <hidden>
    BUFGCE_X1Y183        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.969 r  reconfigurable <hidden>
    X4Y7 (CLOCK_ROOT)    net (fo=922, routed)         2.812     5.781    boundary       <hidden>
    SLICE_X97Y523        FDRE                                         r  reconfigurable <hidden>
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X97Y523        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     5.859 r  reconfigurable <hidden>
                         net (fo=14, routed)          0.408     6.267    reconfigurable <hidden>
    SLICE_X103Y520       LUT4 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.124     6.391 r  reconfigurable <hidden>
                         net (fo=1, routed)           0.009     6.400    reconfigurable <hidden>
    SLICE_X103Y520       CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[3])
                                                      0.184     6.584 f  reconfigurable <hidden>
                         net (fo=16, routed)          0.390     6.974    reconfigurable <hidden>
    SLICE_X96Y522        LUT5 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.098     7.072 r  reconfigurable <hidden>
                         net (fo=2, routed)           0.357     7.429    reconfigurable <hidden>
    SLICE_X103Y522       LUT4 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.050     7.479 r  reconfigurable <hidden>
                         net (fo=1, routed)           0.010     7.489    reconfigurable <hidden>
    SLICE_X103Y522       CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[3])
                                                      0.151     7.640 r  reconfigurable <hidden>
                         net (fo=2, routed)           0.311     7.951    reconfigurable <hidden>
    SLICE_X98Y527        LUT3 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.050     8.001 r  reconfigurable <hidden>
                         net (fo=1, routed)           0.009     8.010    reconfigurable <hidden>
    SLICE_X98Y527        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190     8.200 r  reconfigurable <hidden>
                         net (fo=1, routed)           0.026     8.226    reconfigurable <hidden>
    SLICE_X98Y528        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     8.282 r  reconfigurable <hidden>
                         net (fo=2, routed)           0.182     8.464    reconfigurable <hidden>
    SLICE_X99Y527        LUT4 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.101     8.565 r  reconfigurable <hidden>
                         net (fo=2, routed)           0.196     8.761    reconfigurable <hidden>
    SLICE_X97Y527        LUT4 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.148     8.909 r  reconfigurable <hidden>
                         net (fo=1, routed)           0.014     8.923    reconfigurable <hidden>
    SLICE_X97Y527        CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[7])
                                                      0.163     9.086 r  reconfigurable <hidden>
                         net (fo=1, routed)           0.044     9.130    reconfigurable <hidden>
    SLICE_X97Y527        FDRE                                         r  reconfigurable <hidden>
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_extra_a1 rise edge)
                                                     16.000    16.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000    16.000 r  static         <hidden>
                         net (fo=8, routed)           0.078    16.078    static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114    16.192 r  static         <hidden>
                         net (fo=149525, routed)      2.355    18.547    boundary       <hidden>
    MMCM_X1Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630    19.177 r  reconfigurable <hidden>
                         net (fo=1, routed)           0.220    19.397    reconfigurable <hidden>
    BUFGCE_X1Y183        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    19.421 r  reconfigurable <hidden>
    X4Y7 (CLOCK_ROOT)    net (fo=922, routed)         2.528    21.949    boundary       <hidden>
    SLICE_X97Y527        FDRE                                         r  reconfigurable <hidden>
                         clock pessimism             -0.207    21.742                     
                         clock uncertainty           -0.063    21.678                     
    SLICE_X97Y527        FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.025    21.703    reconfigurable   <hidden>
  -------------------------------------------------------------------
                         required time                         21.703                     
                         arrival time                          -9.130                     
  -------------------------------------------------------------------
                         slack                                 12.573                     





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 WRAPPER_INST/CL/CL_VIO/CL_VIO_ILA/inst/PROBE_PIPE.shift_probes_reg[3][53]/C
                            (rising edge-triggered cell FDRE clocked by clk_extra_a1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            WRAPPER_INST/CL/CL_VIO/CL_VIO_ILA/inst/ila_core_inst/shifted_data_in_reg[7][53]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_extra_a1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_extra_a1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_extra_a1 rise@0.000ns - clk_extra_a1 rise@0.000ns)
  Data Path Delay:        0.193ns  (logic 0.057ns (29.534%)  route 0.136ns (70.466%))
  Logic Levels:           0  
  Clock Path Skew:        0.150ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.845ns
    Source Clock Delay      (SCD):    5.959ns
    Clock Pessimism Removal (CPR):    -0.264ns
  Clock Net Delay (Source):      2.538ns (routing 0.420ns, distribution 2.118ns)
  Clock Net Delay (Destination): 2.876ns (routing 0.462ns, distribution 2.414ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_extra_a1 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  static         <hidden>
                         net (fo=8, routed)           0.078     0.078    static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  static         <hidden>
                         net (fo=149525, routed)      2.355     2.547    boundary       <hidden>
    MMCM_X1Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     3.177 r  reconfigurable <hidden>
                         net (fo=1, routed)           0.220     3.397    reconfigurable <hidden>
    BUFGCE_X1Y183        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.421 r  reconfigurable <hidden>
    X4Y7 (CLOCK_ROOT)    net (fo=922, routed)         2.538     5.959    boundary       WRAPPER_INST/CL/CL_VIO/CL_VIO_ILA/inst/clk1x
    SLICE_X93Y519        FDRE                                         r  reconfigurable WRAPPER_INST/CL/CL_VIO/CL_VIO_ILA/inst/PROBE_PIPE.shift_probes_reg[3][53]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X93Y519        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.057     6.016 r  reconfigurable WRAPPER_INST/CL/CL_VIO/CL_VIO_ILA/inst/PROBE_PIPE.shift_probes_reg[3][53]/Q
                         net (fo=2, routed)           0.136     6.152    reconfigurable WRAPPER_INST/CL/CL_VIO/CL_VIO_ILA/inst/ila_core_inst/probeDelay1_reg[15][53]
    SLICE_X90Y519        SRL16E                                       r  reconfigurable WRAPPER_INST/CL/CL_VIO/CL_VIO_ILA/inst/ila_core_inst/shifted_data_in_reg[7][53]_srl8/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_extra_a1 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  static         <hidden>
                         net (fo=8, routed)           0.085     0.085    static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         <hidden>
                         net (fo=149525, routed)      2.602     2.817    boundary       <hidden>
    MMCM_X1Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.690 r  reconfigurable <hidden>
                         net (fo=1, routed)           0.251     2.941    reconfigurable <hidden>
    BUFGCE_X1Y183        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.969 r  reconfigurable <hidden>
    X4Y7 (CLOCK_ROOT)    net (fo=922, routed)         2.876     5.845    boundary       WRAPPER_INST/CL/CL_VIO/CL_VIO_ILA/inst/ila_core_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg
    SLICE_X90Y519        SRL16E                                       r  reconfigurable WRAPPER_INST/CL/CL_VIO/CL_VIO_ILA/inst/ila_core_inst/shifted_data_in_reg[7][53]_srl8/CLK
                         clock pessimism              0.264     6.109                     
    SLICE_X90Y519        SRL16E (Hold_F6LUT_SLICEM_CLK_D)
                                                      0.029     6.138    reconfigurable   WRAPPER_INST/CL/CL_VIO/CL_VIO_ILA/inst/ila_core_inst/shifted_data_in_reg[7][53]_srl8
  -------------------------------------------------------------------
                         required time                         -6.138                     
                         arrival time                           6.152                     
  -------------------------------------------------------------------
                         slack                                  0.014                     





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_extra_a1
Waveform(ns):       { 0.000 8.000 }
Period(ns):         16.000
Sources:            { WRAPPER_INST/SH/kernel_clks_i/clkwiz_sys_clk/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.355         16.000      14.645     RAMB36_X6Y102  WRAPPER_INST/CL/CL_VIO/CL_VIO_ILA/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.542         8.000       7.458      RAMB36_X6Y102  WRAPPER_INST/CL/CL_VIO/CL_VIO_ILA/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         8.000       7.458      RAMB36_X6Y102  WRAPPER_INST/CL/CL_VIO/CL_VIO_ILA/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_extra_a2
  To Clock:  clk_extra_a2

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.043ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_extra_a2
Waveform(ns):       { 0.000 2.667 }
Period(ns):         5.333
Sources:            { WRAPPER_INST/SH/kernel_clks_i/clkwiz_sys_clk/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst/CLKOUT2 }

Check Type  Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     BUFGCE/I  n/a            1.290         5.333       4.043      BUFGCE_X1Y172  <hidden>



---------------------------------------------------------------------------------------------------
From Clock:  clk_extra_a3
  To Clock:  clk_extra_a3

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.710ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_extra_a3
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { WRAPPER_INST/SH/kernel_clks_i/clkwiz_sys_clk/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst/CLKOUT3 }

Check Type  Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     BUFGCE/I  n/a            1.290         4.000       2.710      BUFGCE_X1Y171  <hidden>



---------------------------------------------------------------------------------------------------
From Clock:  clk_extra_b0
  To Clock:  clk_extra_b0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.710ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_extra_b0
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { WRAPPER_INST/SH/kernel_clks_i/clkwiz_kernel_clk0/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst/CLKOUT0 }

Check Type  Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     BUFGCE/I  n/a            1.290         4.000       2.710      BUFGCE_X1Y235  <hidden>



---------------------------------------------------------------------------------------------------
From Clock:  clk_extra_b1
  To Clock:  clk_extra_b1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        6.710ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_extra_b1
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { WRAPPER_INST/SH/kernel_clks_i/clkwiz_kernel_clk0/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     BUFGCE/I  n/a            1.290         8.000       6.710      BUFGCE_X1Y237  <hidden>



---------------------------------------------------------------------------------------------------
From Clock:  clk_extra_c0
  To Clock:  clk_extra_c0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.043ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_extra_c0
Waveform(ns):       { 0.000 1.667 }
Period(ns):         3.333
Sources:            { WRAPPER_INST/SH/kernel_clks_i/clkwiz_kernel_clk1/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst/CLKOUT0 }

Check Type  Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     BUFGCE/I  n/a            1.290         3.333       2.043      BUFGCE_X1Y166  <hidden>



---------------------------------------------------------------------------------------------------
From Clock:  clk_extra_c1
  To Clock:  clk_extra_c1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.210ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_extra_c1
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { WRAPPER_INST/SH/kernel_clks_i/clkwiz_kernel_clk1/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     BUFGCE/I  n/a            1.290         2.500       1.210      BUFGCE_X1Y161  <hidden>



---------------------------------------------------------------------------------------------------
From Clock:  clk_main_a0
  To Clock:  clk_main_a0

Setup :            0  Failing Endpoints,  Worst Slack        0.791ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.010ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.458ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.791ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/CL_DMA_PCIS_SLV/DDR_C_TST_AXI4_REG_SLC/inst/w.w_pipe/s_ready_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_main_a0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            WRAPPER_INST/CL/CL_DMA_PCIS_SLV/AXI_CROSSBAR/axi_interconnect_0/m02_couplers/m02_regslice/inst/w.w_pipe/m_payload_i_reg[310]/CE
                            (rising edge-triggered cell FDRE clocked by clk_main_a0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_main_a0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_main_a0 rise@8.000ns - clk_main_a0 rise@0.000ns)
  Data Path Delay:        6.906ns  (logic 0.179ns (2.592%)  route 6.727ns (97.408%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.930ns = ( 13.930 - 8.000 ) 
    Source Clock Delay      (SCD):    5.703ns
    Clock Pessimism Removal (CPR):    -0.412ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.092ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.000ns
  Clock Net Delay (Source):      2.740ns (routing 0.453ns, distribution 2.287ns)
  Clock Net Delay (Destination): 2.514ns (routing 0.412ns, distribution 2.102ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_main_a0 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  static         <hidden>
                         net (fo=8, routed)           0.085     0.085    static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         <hidden>
                         net (fo=149525, routed)      2.602     2.817    boundary       <hidden>
    MMCM_X1Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.690 r  reconfigurable <hidden>
                         net (fo=1, routed)           0.245     2.935    reconfigurable <hidden>
    BUFGCE_X1Y181        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.963 r  reconfigurable <hidden>
    X4Y7 (CLOCK_ROOT)    net (fo=183522, routed)      2.740     5.703    boundary       WRAPPER_INST/CL/CL_DMA_PCIS_SLV/DDR_C_TST_AXI4_REG_SLC/inst/w.w_pipe/aclk
    SLICE_X98Y464        FDRE                                         r  reconfigurable WRAPPER_INST/CL/CL_DMA_PCIS_SLV/DDR_C_TST_AXI4_REG_SLC/inst/w.w_pipe/s_ready_i_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X98Y464        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     5.784 r  reconfigurable WRAPPER_INST/CL/CL_DMA_PCIS_SLV/DDR_C_TST_AXI4_REG_SLC/inst/w.w_pipe/s_ready_i_reg/Q
                         net (fo=1159, routed)        2.572     8.356    reconfigurable WRAPPER_INST/CL/CL_DMA_PCIS_SLV/AXI_CROSSBAR/axi_interconnect_0/m02_couplers/m02_regslice/inst/w.w_pipe/m_axi_wready
    SLICE_X73Y392        LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.098     8.454 r  reconfigurable WRAPPER_INST/CL/CL_DMA_PCIS_SLV/AXI_CROSSBAR/axi_interconnect_0/m02_couplers/m02_regslice/inst/w.w_pipe/m_payload_i[511]_i_1__0/O
                         net (fo=577, routed)         4.155    12.609    reconfigurable WRAPPER_INST/CL/CL_DMA_PCIS_SLV/AXI_CROSSBAR/axi_interconnect_0/m02_couplers/m02_regslice/inst/w.w_pipe/m_payload_i[511]_i_1__0_n_0
    SLICE_X94Y535        FDRE                                         r  reconfigurable WRAPPER_INST/CL/CL_DMA_PCIS_SLV/AXI_CROSSBAR/axi_interconnect_0/m02_couplers/m02_regslice/inst/w.w_pipe/m_payload_i_reg[310]/CE
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_main_a0 rise edge)
                                                      8.000     8.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     8.000 r  static         <hidden>
                         net (fo=8, routed)           0.078     8.078    static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     8.192 r  static         <hidden>
                         net (fo=149525, routed)      2.355    10.547    boundary       <hidden>
    MMCM_X1Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.177 r  reconfigurable <hidden>
                         net (fo=1, routed)           0.215    11.392    reconfigurable <hidden>
    BUFGCE_X1Y181        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.416 r  reconfigurable <hidden>
    X4Y7 (CLOCK_ROOT)    net (fo=183522, routed)      2.514    13.930    boundary       WRAPPER_INST/CL/CL_DMA_PCIS_SLV/AXI_CROSSBAR/axi_interconnect_0/m02_couplers/m02_regslice/inst/w.w_pipe/aclk
    SLICE_X94Y535        FDRE                                         r  reconfigurable WRAPPER_INST/CL/CL_DMA_PCIS_SLV/AXI_CROSSBAR/axi_interconnect_0/m02_couplers/m02_regslice/inst/w.w_pipe/m_payload_i_reg[310]/C
                         clock pessimism             -0.412    13.518                     
                         clock uncertainty           -0.058    13.460                     
    SLICE_X94Y535        FDRE (Setup_DFF_SLICEL_C_CE)
                                                     -0.060    13.400    reconfigurable   WRAPPER_INST/CL/CL_DMA_PCIS_SLV/AXI_CROSSBAR/axi_interconnect_0/m02_couplers/m02_regslice/inst/w.w_pipe/m_payload_i_reg[310]
  -------------------------------------------------------------------
                         required time                         13.400                     
                         arrival time                         -12.609                     
  -------------------------------------------------------------------
                         slack                                  0.791                     





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 WRAPPER_INST/CL/CL_DMA_PCIS_SLV/DDR_D_TST_AXI4_REG_SLC_2/inst/w.w_pipe/s_payload_d_reg[576]/C
                            (rising edge-triggered cell FDRE clocked by clk_main_a0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            WRAPPER_INST/CL/CL_DMA_PCIS_SLV/DDR_D_TST_AXI4_REG_SLC_2/inst/w.w_pipe/gen_srls[576].srl_nx1/shift_reg_reg[0]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_main_a0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_main_a0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_main_a0 rise@0.000ns - clk_main_a0 rise@0.000ns)
  Data Path Delay:        0.168ns  (logic 0.058ns (34.524%)  route 0.110ns (65.476%))
  Logic Levels:           0  
  Clock Path Skew:        0.132ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.896ns
    Source Clock Delay      (SCD):    6.007ns
    Clock Pessimism Removal (CPR):    -0.243ns
  Clock Net Delay (Source):      2.591ns (routing 0.412ns, distribution 2.179ns)
  Clock Net Delay (Destination): 2.933ns (routing 0.453ns, distribution 2.480ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_main_a0 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  static         <hidden>
                         net (fo=8, routed)           0.078     0.078    static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  static         <hidden>
                         net (fo=149525, routed)      2.355     2.547    boundary       <hidden>
    MMCM_X1Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     3.177 r  reconfigurable <hidden>
                         net (fo=1, routed)           0.215     3.392    reconfigurable <hidden>
    BUFGCE_X1Y181        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.416 r  reconfigurable <hidden>
    X4Y7 (CLOCK_ROOT)    net (fo=183522, routed)      2.591     6.007    boundary       WRAPPER_INST/CL/CL_DMA_PCIS_SLV/DDR_D_TST_AXI4_REG_SLC_2/inst/w.w_pipe/aclk
    SLR Crossing[1->0]   
    SLICE_X86Y269        FDRE                                         r  reconfigurable WRAPPER_INST/CL/CL_DMA_PCIS_SLV/DDR_D_TST_AXI4_REG_SLC_2/inst/w.w_pipe/s_payload_d_reg[576]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X86Y269        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.058     6.065 r  reconfigurable WRAPPER_INST/CL/CL_DMA_PCIS_SLV/DDR_D_TST_AXI4_REG_SLC_2/inst/w.w_pipe/s_payload_d_reg[576]/Q
                         net (fo=2, routed)           0.110     6.175    reconfigurable WRAPPER_INST/CL/CL_DMA_PCIS_SLV/DDR_D_TST_AXI4_REG_SLC_2/inst/w.w_pipe/gen_srls[576].srl_nx1/Q[0]
    SLICE_X87Y268        SRL16E                                       r  reconfigurable WRAPPER_INST/CL/CL_DMA_PCIS_SLV/DDR_D_TST_AXI4_REG_SLC_2/inst/w.w_pipe/gen_srls[576].srl_nx1/shift_reg_reg[0]_srl4/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_main_a0 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  static         <hidden>
                         net (fo=8, routed)           0.085     0.085    static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         <hidden>
                         net (fo=149525, routed)      2.602     2.817    boundary       <hidden>
    MMCM_X1Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.690 r  reconfigurable <hidden>
                         net (fo=1, routed)           0.245     2.935    reconfigurable <hidden>
    BUFGCE_X1Y181        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.963 r  reconfigurable <hidden>
    X4Y7 (CLOCK_ROOT)    net (fo=183522, routed)      2.933     5.896    boundary       WRAPPER_INST/CL/CL_DMA_PCIS_SLV/DDR_D_TST_AXI4_REG_SLC_2/inst/w.w_pipe/gen_srls[576].srl_nx1/aclk
    SLR Crossing[1->0]   
    SLICE_X87Y268        SRL16E                                       r  reconfigurable WRAPPER_INST/CL/CL_DMA_PCIS_SLV/DDR_D_TST_AXI4_REG_SLC_2/inst/w.w_pipe/gen_srls[576].srl_nx1/shift_reg_reg[0]_srl4/CLK
                         clock pessimism              0.243     6.139                     
    SLICE_X87Y268        SRL16E (Hold_E6LUT_SLICEM_CLK_D)
                                                      0.026     6.165    reconfigurable   WRAPPER_INST/CL/CL_DMA_PCIS_SLV/DDR_D_TST_AXI4_REG_SLC_2/inst/w.w_pipe/gen_srls[576].srl_nx1/shift_reg_reg[0]_srl4
  -------------------------------------------------------------------
                         required time                         -6.165                     
                         arrival time                           6.175                     
  -------------------------------------------------------------------
                         slack                                  0.010                     





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_main_a0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { WRAPPER_INST/SH/kernel_clks_i/clkwiz_sys_clk/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         8.000       6.431      RAMB36_X5Y129  WRAPPER_INST/CL/CL_DMA_PCIS_SLV/CL_TST_DDR_A/CL_TST/RD_TRK_MD_RAM/xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_b.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.542         4.000       3.458      RAMB36_X5Y129  WRAPPER_INST/CL/CL_DMA_PCIS_SLV/CL_TST_DDR_A/CL_TST/RD_TRK_MD_RAM/xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_b.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         4.000       3.458      RAMB36_X5Y129  WRAPPER_INST/CL/CL_DMA_PCIS_SLV/CL_TST_DDR_A/CL_TST/RD_TRK_MD_RAM/xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_b.gen_word_narrow.mem_reg_bram_0/CLKARDCLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_kernel_clks_clkwiz_kernel_clk0_0
  To Clock:  clkfbout_kernel_clks_clkwiz_kernel_clk0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.929ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_kernel_clks_clkwiz_kernel_clk0_0
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { WRAPPER_INST/SH/kernel_clks_i/clkwiz_kernel_clk0/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location   Pin
Min Period  n/a     MMCME4_ADV/CLKFBOUT  n/a            1.071         4.000       2.929      MMCM_X1Y9  <hidden>
Max Period  n/a     MMCME4_ADV/CLKFBIN   n/a            100.000       4.000       96.000     MMCM_X1Y9  <hidden>



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_kernel_clks_clkwiz_kernel_clk1_0
  To Clock:  clkfbout_kernel_clks_clkwiz_kernel_clk1_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       18.929ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_kernel_clks_clkwiz_kernel_clk1_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { WRAPPER_INST/SH/kernel_clks_i/clkwiz_kernel_clk1/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location   Pin
Min Period  n/a     MMCME4_ADV/CLKFBOUT  n/a            1.071         20.000      18.929     MMCM_X1Y6  <hidden>
Max Period  n/a     MMCME4_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCM_X1Y6  <hidden>



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_kernel_clks_clkwiz_sys_clk_0
  To Clock:  clkfbout_kernel_clks_clkwiz_sys_clk_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.929ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_kernel_clks_clkwiz_sys_clk_0
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { WRAPPER_INST/SH/kernel_clks_i/clkwiz_sys_clk/inst/CLK_CORE_DRP_I/clk_inst/mmcme3_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location   Pin
Min Period  n/a     MMCME4_ADV/CLKFBOUT  n/a            1.071         4.000       2.929      MMCM_X1Y7  <hidden>
Max Period  n/a     MMCME4_ADV/CLKFBIN   n/a            100.000       4.000       96.000     MMCM_X1Y7  <hidden>



---------------------------------------------------------------------------------------------------
From Clock:  drck
  To Clock:  drck

Setup :            0  Failing Endpoints,  Worst Slack        3.976ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.041ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.468ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.976ns  (required time - arrival time)
  Source:                 static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by drck  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/TDO_O_reg/D
                            (falling edge-triggered cell FDCE clocked by drck  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             drck
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (drck fall@16.000ns - drck rise@0.000ns)
  Data Path Delay:        11.599ns  (logic 0.830ns (7.156%)  route 10.769ns (92.844%))
  Logic Levels:           8  (LUT1=1 LUT2=1 LUT3=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.242ns = ( 19.242 - 16.000 ) 
    Source Clock Delay      (SCD):    4.071ns
    Clock Pessimism Removal (CPR):    0.641ns
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Inter-SLR Compensation: 0.016ns  ((DCD - CCD) * PF)
    Destination Clock Delay (DCD):    3.242ns
    Common Clock Delay      (CCD):    3.138ns
    Prorating Factor         (PF):    0.150
  Clock Net Delay (Source):      2.651ns (routing 0.780ns, distribution 1.871ns)
  Clock Net Delay (Destination): 2.361ns (routing 0.704ns, distribution 1.657ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock drck rise edge)       0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  static         <hidden>
                         net (fo=8, routed)           0.085     0.085    static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         <hidden>
    X5Y6 (CLOCK_ROOT)    net (fo=149525, routed)      2.651     2.866    static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X142Y499       FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     2.945 r  static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg_replicated/Q
                         net (fo=532, routed)         1.126     4.071    static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/tck_i_reg
    SLICE_X144Y424       FDCE                                         r  static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[1]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X144Y424       FDCE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     4.150 r  static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[1]/Q
                         net (fo=4, routed)           1.617     5.767    static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/instr_reg[1]
    SLICE_X144Y424       LUT6 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.148     5.915 r  static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/user_code_sel_inferred__1/i_/O
                         net (fo=19, routed)          0.413     6.328    static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/REG_O_reg[5]_0
    SLICE_X145Y420       LUT2 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.089     6.417 r  static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/shift_INST_0/O
                         net (fo=36, routed)          1.784     8.201    static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X143Y359       LUT4 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.035     8.236 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN.bscan_switch/m_bscan_bscanid_en[0]_INST_0/O
                         net (fo=69, routed)          3.549    11.785    boundary       WRAPPER_INST/SH/SH_SDA_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/bscanid_en
    SLR Crossing[1->0]   
    SLICE_X114Y282       LUT3 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.090    11.875 r  reconfigurable WRAPPER_INST/SH/SH_SDA_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/tdo_INST_0/O
                         net (fo=1, routed)           0.435    12.310    reconfigurable WRAPPER_INST/SH/SH_SDA_DEBUG_BRIDGE/inst/lut_buffer/inst/tdo_i
    SLICE_X113Y270       LUT1 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.052    12.362 r  reconfigurable WRAPPER_INST/SH/SH_SDA_DEBUG_BRIDGE/inst/lut_buffer/inst/u_tdo/O
                         net (fo=2, routed)           2.610    14.972    boundary       dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN.bscan_switch/m_bscan_tdo[1]
    SLR Crossing[0->1]   
    SLICE_X144Y418       LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.123    15.095 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN.bscan_switch/s_bscan_tdo_INST_0/O
                         net (fo=1, routed)           0.245    15.340    static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/tdo
    SLICE_X144Y424       LUT5 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.148    15.488 r  static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/dr_tdo_inferred_i_1/O
                         net (fo=1, routed)           0.086    15.574    static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/sh_reg_reg[0]
    SLICE_X144Y423       LUT3 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.066    15.640 r  static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/tdo_rise_edge_inferred_i_1/O
                         net (fo=1, routed)           0.030    15.670    static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/tdo_rise_edge
    SLICE_X144Y423       FDCE                                         r  static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/TDO_O_reg/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock drck fall edge)      16.000    16.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000    16.000 r  static         <hidden>
                         net (fo=8, routed)           0.078    16.078    static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114    16.192 r  static         <hidden>
    X5Y6 (CLOCK_ROOT)    net (fo=149525, routed)      2.361    18.553    static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X142Y499       FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.058    18.611 f  static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg_replicated/Q
                         net (fo=532, routed)         0.631    19.242    static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/tck_i_reg
    SLICE_X144Y423       FDCE                                         r  static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/TDO_O_reg/C  (IS_INVERTED)
                         clock pessimism              0.641    19.883                     
                         inter-SLR compensation      -0.016    19.867                     
                         clock uncertainty           -0.246    19.621                     
    SLICE_X144Y423       FDCE (Setup_DFF2_SLICEM_C_D)
                                                      0.025    19.646    static           static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/TDO_O_reg
  -------------------------------------------------------------------
                         required time                         19.646                     
                         arrival time                         -15.670                     
  -------------------------------------------------------------------
                         slack                                  3.976                     





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_ID/sh_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by drck  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_ID/sh_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by drck  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             drck
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (drck rise@0.000ns - drck rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.060ns (17.964%)  route 0.274ns (82.036%))
  Logic Levels:           0  
  Clock Path Skew:        0.231ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.397ns
    Source Clock Delay      (SCD):    2.830ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Net Delay (Source):      2.361ns (routing 0.704ns, distribution 1.657ns)
  Clock Net Delay (Destination): 2.651ns (routing 0.780ns, distribution 1.871ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock drck rise edge)       0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  static         <hidden>
                         net (fo=8, routed)           0.078     0.078    static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  static         <hidden>
    X5Y6 (CLOCK_ROOT)    net (fo=149525, routed)      2.361     2.553    static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X142Y499       FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.058     2.611 r  static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg_replicated/Q
                         net (fo=532, routed)         0.219     2.830    static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_ID/tck_i_reg
    SLICE_X144Y495       FDRE                                         r  static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_ID/sh_reg_reg[9]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X144Y495       FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.060     2.890 r  static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_ID/sh_reg_reg[9]/Q
                         net (fo=1, routed)           0.274     3.164    static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_ID/sh_reg[9]
    SLICE_X154Y497       FDRE                                         r  static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_ID/sh_reg_reg[8]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock drck rise edge)       0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  static         <hidden>
                         net (fo=8, routed)           0.085     0.085    static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         <hidden>
    X5Y6 (CLOCK_ROOT)    net (fo=149525, routed)      2.651     2.866    static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X142Y499       FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     2.945 r  static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg_replicated/Q
                         net (fo=532, routed)         0.452     3.397    static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_ID/tck_i_reg
    SLICE_X154Y497       FDRE                                         r  static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_ID/sh_reg_reg[8]/C
                         clock pessimism             -0.336     3.061                     
    SLICE_X154Y497       FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.062     3.123    static           static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_ID/sh_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -3.123                     
                         arrival time                           3.164                     
  -------------------------------------------------------------------
                         slack                                  0.041                     





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         drck
Waveform(ns):       { 0.000 16.000 }
Period(ns):         32.000
Sources:            { static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg_replicated/Q }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMD32/CLK  n/a            1.064         32.000      30.936     SLICE_X116Y3  WRAPPER_INST/SH/SH_SDA_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.532         16.000      15.468     SLICE_X116Y3  WRAPPER_INST/SH/SH_SDA_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.532         16.000      15.468     SLICE_X116Y3  WRAPPER_INST/SH/SH_SDA_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  ext_spi_clk
  To Clock:  ext_spi_clk

Setup :            0  Failing Endpoints,  Worst Slack       10.910ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.023ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.468ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.910ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by ext_spi_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by ext_spi_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             ext_spi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (ext_spi_clk rise@16.000ns - ext_spi_clk rise@0.000ns)
  Data Path Delay:        4.877ns  (logic 0.169ns (3.465%)  route 4.708ns (96.535%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.106ns = ( 21.106 - 16.000 ) 
    Source Clock Delay      (SCD):    5.720ns
    Clock Pessimism Removal (CPR):    0.521ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.307ns (routing 1.191ns, distribution 1.116ns)
  Clock Net Delay (Destination): 2.103ns (routing 1.080ns, distribution 1.023ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock ext_spi_clk rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  static         <hidden>
                         net (fo=8, routed)           0.085     0.085    static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         <hidden>
                         net (fo=149525, routed)      3.046     3.261    boundary       <hidden>
    BUFGCE_DIV_X1Y23     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     3.413 r  reconfigurable <hidden>
    X4Y2 (CLOCK_ROOT)    net (fo=346, routed)         2.307     5.720    reconfigurable <hidden>
    SLR Crossing[1->0]   
    SLICE_X151Y177       FDRE                                         r  reconfigurable <hidden>
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X151Y177       FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.081     5.801 r  reconfigurable <hidden>
                         net (fo=71, routed)          3.463     9.264    reconfigurable <hidden>
    SLICE_X135Y224       LUT2 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.088     9.352 r  reconfigurable <hidden>
                         net (fo=8, routed)           1.245    10.597    reconfigurable <hidden>
    SLICE_X153Y226       FDRE                                         r  reconfigurable <hidden>
  -------------------------------------------------------------------    ----------------------------------

                         (clock ext_spi_clk rise edge)
                                                     16.000    16.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000    16.000 r  static         <hidden>
                         net (fo=8, routed)           0.078    16.078    static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114    16.192 r  static         <hidden>
                         net (fo=149525, routed)      2.679    18.871    boundary       <hidden>
    BUFGCE_DIV_X1Y23     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132    19.003 r  reconfigurable <hidden>
    X4Y2 (CLOCK_ROOT)    net (fo=346, routed)         2.103    21.106    reconfigurable <hidden>
    SLR Crossing[1->0]   
    SLICE_X153Y226       FDRE                                         r  reconfigurable <hidden>
                         clock pessimism              0.521    21.627                     
                         clock uncertainty           -0.046    21.581                     
    SLICE_X153Y226       FDRE (Setup_EFF_SLICEM_C_R)
                                                     -0.074    21.507    reconfigurable   <hidden>
  -------------------------------------------------------------------
                         required time                         21.507                     
                         arrival time                         -10.597                     
  -------------------------------------------------------------------
                         slack                                 10.910                     





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 WRAPPER_INST/SH/SH/AXI_QUAD_SPI/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by ext_spi_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            WRAPPER_INST/SH/SH/AXI_QUAD_SPI/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by ext_spi_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             ext_spi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ext_spi_clk rise@0.000ns - ext_spi_clk rise@0.000ns)
  Data Path Delay:        0.076ns  (logic 0.039ns (51.316%)  route 0.037ns (48.684%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.609ns
    Source Clock Delay      (SCD):    3.189ns
    Clock Pessimism Removal (CPR):    0.414ns
  Clock Net Delay (Source):      1.305ns (routing 0.657ns, distribution 0.648ns)
  Clock Net Delay (Destination): 1.469ns (routing 0.735ns, distribution 0.734ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock ext_spi_clk rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  static         <hidden>
                         net (fo=8, routed)           0.052     0.052    static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  static         <hidden>
                         net (fo=149525, routed)      1.670     1.795    boundary       <hidden>
    BUFGCE_DIV_X1Y23     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     1.884 r  reconfigurable <hidden>
    X4Y2 (CLOCK_ROOT)    net (fo=346, routed)         1.305     3.189    reconfigurable WRAPPER_INST/SH/SH/AXI_QUAD_SPI/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ext_spi_clk
    SLR Crossing[1->0]   
    SLICE_X164Y175       FDCE                                         r  reconfigurable WRAPPER_INST/SH/SH/AXI_QUAD_SPI/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_reg[5]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X164Y175       FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     3.228 r  reconfigurable WRAPPER_INST/SH/SH/AXI_QUAD_SPI/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_reg[5]/Q
                         net (fo=2, routed)           0.037     3.265    reconfigurable WRAPPER_INST/SH/SH/AXI_QUAD_SPI/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_pntr_plus2[5]
    SLICE_X164Y175       FDCE                                         r  reconfigurable WRAPPER_INST/SH/SH/AXI_QUAD_SPI/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_reg[5]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock ext_spi_clk rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  static         <hidden>
                         net (fo=8, routed)           0.057     0.057    static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  static         <hidden>
                         net (fo=149525, routed)      1.900     2.039    boundary       <hidden>
    BUFGCE_DIV_X1Y23     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.101     2.140 r  reconfigurable <hidden>
    X4Y2 (CLOCK_ROOT)    net (fo=346, routed)         1.469     3.609    reconfigurable WRAPPER_INST/SH/SH/AXI_QUAD_SPI/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ext_spi_clk
    SLR Crossing[1->0]   
    SLICE_X164Y175       FDCE                                         r  reconfigurable WRAPPER_INST/SH/SH/AXI_QUAD_SPI/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_reg[5]/C
                         clock pessimism             -0.414     3.195                     
    SLICE_X164Y175       FDCE (Hold_CFF2_SLICEL_C_D)
                                                      0.047     3.242    reconfigurable   WRAPPER_INST/SH/SH/AXI_QUAD_SPI/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_reg[5]
  -------------------------------------------------------------------
                         required time                         -3.242                     
                         arrival time                           3.265                     
  -------------------------------------------------------------------
                         slack                                  0.023                     





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ext_spi_clk
Waveform(ns):       { 0.000 8.000 }
Period(ns):         16.000
Sources:            { WRAPPER_INST/SH/SH/spi_clk_div/O }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMD64E/CLK  n/a            1.064         16.000      14.936     SLICE_X146Y204  WRAPPER_INST/SH/SH/AXI_QUAD_SPI/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_0_6/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            0.532         8.000       7.468      SLICE_X146Y204  WRAPPER_INST/SH/SH/AXI_QUAD_SPI/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_0_6/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            0.532         8.000       7.468      SLICE_X146Y204  WRAPPER_INST/SH/SH/AXI_QUAD_SPI/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_0_6/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  tck
  To Clock:  tck

Setup :            0  Failing Endpoints,  Worst Slack       29.718ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.019ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.468ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             29.718ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/CL_ILA/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by tck  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            WRAPPER_INST/CL/CL_ILA/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by tck  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             tck
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (tck rise@32.000ns - tck rise@0.000ns)
  Data Path Delay:        2.146ns  (logic 0.280ns (13.048%)  route 1.866ns (86.952%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.966ns = ( 37.966 - 32.000 ) 
    Source Clock Delay      (SCD):    6.705ns
    Clock Pessimism Removal (CPR):    0.709ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.950ns (routing 0.481ns, distribution 2.469ns)
  Clock Net Delay (Destination): 2.718ns (routing 0.441ns, distribution 2.277ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock tck rise edge)        0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  static         <hidden>
                         net (fo=8, routed)           0.085     0.085    static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         <hidden>
                         net (fo=149525, routed)      2.795     3.010    static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLR Crossing[1->0]   
    SLICE_X112Y296       FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     3.091 r  static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.636     3.727    static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/tap_tck
    BUFGCE_X1Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.755 r  static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X4Y4 (CLOCK_ROOT)    net (fo=367, routed)         2.950     6.705    boundary       WRAPPER_INST/CL/CL_ILA/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/tck
    SLR Crossing[0->1]   
    SLICE_X96Y492        FDRE                                         r  reconfigurable WRAPPER_INST/CL/CL_ILA/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X96Y492        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.079     6.784 r  reconfigurable WRAPPER_INST/CL/CL_ILA/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/Q
                         net (fo=25, routed)          0.719     7.503    reconfigurable WRAPPER_INST/CL/CL_ILA/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/p_0_in_0
    SLICE_X87Y504        LUT3 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.089     7.592 r  reconfigurable WRAPPER_INST/CL/CL_ILA/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst_i_2/O
                         net (fo=10, routed)          0.455     8.047    reconfigurable WRAPPER_INST/CL/CL_ILA/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_en
    SLICE_X82Y501        LUT4 (Prop_A5LUT_SLICEL_I3_O)
                                                      0.112     8.159 r  reconfigurable WRAPPER_INST/CL/CL_ILA/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_dm.dout_i[15]_i_1/O
                         net (fo=16, routed)          0.692     8.851    reconfigurable WRAPPER_INST/CL/CL_ILA/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[15]_0[0]
    SLICE_X87Y505        FDRE                                         r  reconfigurable WRAPPER_INST/CL/CL_ILA/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[0]/CE
  -------------------------------------------------------------------    ----------------------------------

                         (clock tck rise edge)       32.000    32.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000    32.000 r  static         <hidden>
                         net (fo=8, routed)           0.078    32.078    static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114    32.192 r  static         <hidden>
                         net (fo=149525, routed)      2.508    34.700    static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLR Crossing[1->0]   
    SLICE_X112Y296       FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.061    34.761 r  static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.463    35.224    static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/tap_tck
    BUFGCE_X1Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    35.248 r  static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X4Y4 (CLOCK_ROOT)    net (fo=367, routed)         2.718    37.966    boundary       WRAPPER_INST/CL/CL_ILA/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/rd_clk
    SLR Crossing[0->1]   
    SLICE_X87Y505        FDRE                                         r  reconfigurable WRAPPER_INST/CL/CL_ILA/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[0]/C
                         clock pessimism              0.709    38.675                     
                         clock uncertainty           -0.046    38.629                     
    SLICE_X87Y505        FDRE (Setup_DFF2_SLICEM_C_CE)
                                                     -0.060    38.569    reconfigurable   WRAPPER_INST/CL/CL_ILA/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[0]
  -------------------------------------------------------------------
                         required time                         38.569                     
                         arrival time                          -8.851                     
  -------------------------------------------------------------------
                         slack                                 29.718                     





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 WRAPPER_INST/CL/CL_ILA/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            WRAPPER_INST/CL/CL_ILA/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/SP/I
                            (rising edge-triggered cell RAMD32 clocked by tck  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             tck
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (tck rise@0.000ns - tck rise@0.000ns)
  Data Path Delay:        0.136ns  (logic 0.058ns (42.647%)  route 0.078ns (57.353%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.725ns
    Source Clock Delay      (SCD):    5.904ns
    Clock Pessimism Removal (CPR):    0.760ns
  Clock Net Delay (Source):      2.656ns (routing 0.441ns, distribution 2.215ns)
  Clock Net Delay (Destination): 2.970ns (routing 0.481ns, distribution 2.489ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock tck rise edge)        0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  static         <hidden>
                         net (fo=8, routed)           0.078     0.078    static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  static         <hidden>
                         net (fo=149525, routed)      2.508     2.700    static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLR Crossing[1->0]   
    SLICE_X112Y296       FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.061     2.761 r  static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.463     3.224    static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/tap_tck
    BUFGCE_X1Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.248 r  static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X4Y4 (CLOCK_ROOT)    net (fo=367, routed)         2.656     5.904    boundary       WRAPPER_INST/CL/CL_ILA/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/tck
    SLR Crossing[0->1]   
    SLICE_X95Y478        FDCE                                         r  reconfigurable WRAPPER_INST/CL/CL_ILA/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[15]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X95Y478        FDCE (Prop_GFF_SLICEM_C_Q)
                                                      0.058     5.962 r  reconfigurable WRAPPER_INST/CL/CL_ILA/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[15]/Q
                         net (fo=3, routed)           0.078     6.040    reconfigurable WRAPPER_INST/CL/CL_ILA/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/D
    SLICE_X95Y476        RAMD32                                       r  reconfigurable WRAPPER_INST/CL/CL_ILA/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/SP/I
  -------------------------------------------------------------------    ----------------------------------

                         (clock tck rise edge)        0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  static         <hidden>
                         net (fo=8, routed)           0.085     0.085    static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         <hidden>
                         net (fo=149525, routed)      2.795     3.010    static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLR Crossing[1->0]   
    SLICE_X112Y296       FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     3.091 r  static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.636     3.727    static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/tap_tck
    BUFGCE_X1Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.755 r  static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X4Y4 (CLOCK_ROOT)    net (fo=367, routed)         2.970     6.725    boundary       WRAPPER_INST/CL/CL_ILA/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/WCLK
    SLR Crossing[0->1]   
    SLICE_X95Y476        RAMD32                                       r  reconfigurable WRAPPER_INST/CL/CL_ILA/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/SP/CLK
                         clock pessimism             -0.760     5.965                     
    SLICE_X95Y476        RAMD32 (Hold_H6LUT_SLICEM_CLK_I)
                                                      0.056     6.021    reconfigurable   WRAPPER_INST/CL/CL_ILA/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/SP
  -------------------------------------------------------------------
                         required time                         -6.021                     
                         arrival time                           6.040                     
  -------------------------------------------------------------------
                         slack                                  0.019                     





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         tck
Waveform(ns):       { 0.000 16.000 }
Period(ns):         32.000
Sources:            { static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFGCE/I    n/a            1.290         32.000      30.710     BUFGCE_X1Y119  static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/I
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.532         16.000      15.468     SLICE_X95Y477  WRAPPER_INST/CL/CL_ILA/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.532         16.000      15.468     SLICE_X95Y477  WRAPPER_INST/CL/CL_ILA/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  diablo_gt.diablo_gt_phy_wrapper/pclk2_gt
  To Clock:  diablo_gt.diablo_gt_phy_wrapper/pclk2_gt

Setup :            0  Failing Endpoints,  Worst Slack        0.187ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.030ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.187ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell PCIE40E4 clocked by diablo_gt.diablo_gt_phy_wrapper/pclk2_gt  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by diablo_gt.diablo_gt_phy_wrapper/pclk2_gt  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             diablo_gt.diablo_gt_phy_wrapper/pclk2_gt
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (diablo_gt.diablo_gt_phy_wrapper/pclk2_gt rise@4.000ns - diablo_gt.diablo_gt_phy_wrapper/pclk2_gt rise@0.000ns)
  Data Path Delay:        3.647ns  (logic 0.709ns (19.441%)  route 2.938ns (80.559%))
  Logic Levels:           0  
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.502ns = ( 6.502 - 4.000 ) 
    Source Clock Delay      (SCD):    2.747ns
    Clock Pessimism Removal (CPR):    0.100ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.532ns (routing 0.805ns, distribution 1.727ns)
  Clock Net Delay (Destination): 2.310ns (routing 0.728ns, distribution 1.582ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock diablo_gt.diablo_gt_phy_wrapper/pclk2_gt rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  static         <hidden>
                         net (fo=8, routed)           0.085     0.085    static         <hidden>
    BUFG_GT_X1Y206       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         <hidden>
    X5Y6 (CLOCK_ROOT)    net (fo=4759, routed)        2.532     2.747    static         <hidden>
    PCIE40E4_X1Y2        PCIE40E4                                     r  static         <hidden>
  -------------------------------------------------------------------    ----------------------------------
    PCIE40E4_X1Y2        PCIE40E4 (Prop_PCIE40E4_PIPECLK_PIPETX04DATA[21])
                                                      0.709     3.456 r  static         <hidden>
                         net (fo=1, routed)           2.938     6.394    static         <hidden>
    SLICE_X164Y475       FDRE                                         r  static         <hidden>
  -------------------------------------------------------------------    ----------------------------------

                         (clock diablo_gt.diablo_gt_phy_wrapper/pclk2_gt rise edge)
                                                      4.000     4.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     4.000 r  static         <hidden>
                         net (fo=8, routed)           0.078     4.078    static         <hidden>
    BUFG_GT_X1Y206       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.192 r  static         <hidden>
    X5Y6 (CLOCK_ROOT)    net (fo=4759, routed)        2.310     6.502    static         <hidden>
    SLICE_X164Y475       FDRE                                         r  static         <hidden>
                         clock pessimism              0.100     6.602                     
                         clock uncertainty           -0.046     6.556                     
    SLICE_X164Y475       FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.025     6.581    static           <hidden>
  -------------------------------------------------------------------
                         required time                          6.581                     
                         arrival time                          -6.394                     
  -------------------------------------------------------------------
                         slack                                  0.187                     





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by diablo_gt.diablo_gt_phy_wrapper/pclk2_gt  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell GTYE4_CHANNEL clocked by diablo_gt.diablo_gt_phy_wrapper/pclk2_gt  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             diablo_gt.diablo_gt_phy_wrapper/pclk2_gt
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (diablo_gt.diablo_gt_phy_wrapper/pclk2_gt rise@0.000ns - diablo_gt.diablo_gt_phy_wrapper/pclk2_gt rise@0.000ns)
  Data Path Delay:        0.469ns  (logic 0.058ns (12.367%)  route 0.411ns (87.633%))
  Logic Levels:           0  
  Clock Path Skew:        0.219ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.799ns
    Source Clock Delay      (SCD):    2.480ns
    Clock Pessimism Removal (CPR):    0.100ns
  Clock Net Delay (Source):      2.288ns (routing 0.728ns, distribution 1.560ns)
  Clock Net Delay (Destination): 2.584ns (routing 0.805ns, distribution 1.779ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock diablo_gt.diablo_gt_phy_wrapper/pclk2_gt rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  static         <hidden>
                         net (fo=8, routed)           0.078     0.078    static         <hidden>
    BUFG_GT_X1Y206       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  static         <hidden>
    X5Y6 (CLOCK_ROOT)    net (fo=4759, routed)        2.288     2.480    static         <hidden>
    SLICE_X156Y418       FDRE                                         r  static         <hidden>
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X156Y418       FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.058     2.538 r  static         <hidden>
                         net (fo=1, routed)           0.411     2.949    static         <hidden>
    GTYE4_CHANNEL_X1Y28  GTYE4_CHANNEL                                r  static         <hidden>
  -------------------------------------------------------------------    ----------------------------------

                         (clock diablo_gt.diablo_gt_phy_wrapper/pclk2_gt rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  static         <hidden>
                         net (fo=8, routed)           0.085     0.085    static         <hidden>
    BUFG_GT_X1Y206       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         <hidden>
    X5Y6 (CLOCK_ROOT)    net (fo=4759, routed)        2.584     2.799    static         <hidden>
    GTYE4_CHANNEL_X1Y28  GTYE4_CHANNEL                                r  static         <hidden>
                         clock pessimism             -0.100     2.699                     
    GTYE4_CHANNEL_X1Y28  GTYE4_CHANNEL (Hold_GTYE4_CHANNEL_TXUSRCLK2_TXDATA[16])
                                                      0.220     2.919    static           <hidden>
  -------------------------------------------------------------------
                         required time                         -2.919                     
                         arrival time                           2.949                     
  -------------------------------------------------------------------
                         slack                                  0.030                     





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         diablo_gt.diablo_gt_phy_wrapper/pclk2_gt
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_pclk/O }

Check Type        Corner  Lib Pin                 Reference Pin     Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     PCIE40E4/PIPECLK        n/a               4.000         4.000       0.000      PCIE40E4_X1Y2        <hidden>
Low Pulse Width   Slow    GTYE4_CHANNEL/RXUSRCLK  n/a               0.880         2.000       1.120      GTYE4_CHANNEL_X1Y20  <hidden>
High Pulse Width  Slow    GTYE4_CHANNEL/RXUSRCLK  n/a               0.880         2.000       1.120      GTYE4_CHANNEL_X1Y20  <hidden>
Max Skew          Fast    PCIE40E4/PIPECLK        PCIE40E4/CORECLK  0.357         0.187       0.170      PCIE40E4_X1Y2        <hidden>



---------------------------------------------------------------------------------------------------
From Clock:  mcap_clk
  To Clock:  mcap_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mcap_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_mcapclk/O }

Check Type  Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     PCIE40E4/MCAPCLK  n/a            8.000         8.000       0.000      PCIE40E4_X1Y2  <hidden>



---------------------------------------------------------------------------------------------------
From Clock:  pci_drp_clk
  To Clock:  pci_drp_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.572ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.012ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.725ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.572ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by pci_drp_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            WRAPPER_INST/SH/SH/SYNC_FROM/ram_reg_0_1_6_11/RAMA/WE
                            (rising edge-triggered cell RAMD32 clocked by pci_drp_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pci_drp_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pci_drp_clk rise@8.000ns - pci_drp_clk rise@0.000ns)
  Data Path Delay:        4.592ns  (logic 0.131ns (2.853%)  route 4.461ns (97.147%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.394ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.108ns = ( 11.108 - 8.000 ) 
    Source Clock Delay      (SCD):    3.687ns
    Clock Pessimism Removal (CPR):    0.185ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Inter-SLR Compensation: 0.215ns  ((DCD - CCD) * PF)
    Destination Clock Delay (DCD):    3.108ns
    Common Clock Delay      (CCD):    1.673ns
    Prorating Factor         (PF):    0.150
  Clock Net Delay (Source):      3.472ns (routing 1.643ns, distribution 1.829ns)
  Clock Net Delay (Destination): 2.916ns (routing 1.481ns, distribution 1.435ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock pci_drp_clk rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  static         <hidden>
                         net (fo=8, routed)           0.085     0.085    static         <hidden>
    BUFG_GT_X1Y192       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         <hidden>
    X4Y4 (CLOCK_ROOT)    net (fo=2510, routed)        3.472     3.687    boundary       <hidden>
    SLICE_X144Y540       FDRE                                         r  reconfigurable <hidden>
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X144Y540       FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     3.766 r  reconfigurable <hidden>
                         net (fo=1, routed)           4.093     7.859    reconfigurable <hidden>
    SLR Crossing[1->0]   
    SLICE_X127Y296       LUT5 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.052     7.911 r  reconfigurable <hidden>
                         net (fo=35, routed)          0.368     8.279    reconfigurable WRAPPER_INST/SH/SH/SYNC_FROM/ram_reg_0_1_6_11/WE
    SLICE_X125Y298       RAMD32                                       r  reconfigurable WRAPPER_INST/SH/SH/SYNC_FROM/ram_reg_0_1_6_11/RAMA/WE
  -------------------------------------------------------------------    ----------------------------------

                         (clock pci_drp_clk rise edge)
                                                      8.000     8.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     8.000 r  static         <hidden>
                         net (fo=8, routed)           0.078     8.078    static         <hidden>
    BUFG_GT_X1Y192       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     8.192 r  static         <hidden>
    X4Y4 (CLOCK_ROOT)    net (fo=2510, routed)        2.916    11.108    boundary       WRAPPER_INST/SH/SH/SYNC_FROM/ram_reg_0_1_6_11/WCLK
    SLR Crossing[1->0]   
    SLICE_X125Y298       RAMD32                                       r  reconfigurable WRAPPER_INST/SH/SH/SYNC_FROM/ram_reg_0_1_6_11/RAMA/CLK
                         clock pessimism              0.185    11.293                     
                         inter-SLR compensation      -0.215    11.078                     
                         clock uncertainty           -0.046    11.031                     
    SLICE_X125Y298       RAMD32 (Setup_A5LUT_SLICEM_CLK_WE)
                                                     -0.180    10.851    reconfigurable   WRAPPER_INST/SH/SH/SYNC_FROM/ram_reg_0_1_6_11/RAMA
  -------------------------------------------------------------------
                         required time                         10.851                     
                         arrival time                          -8.279                     
  -------------------------------------------------------------------
                         slack                                  2.572                     





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 WRAPPER_INST/SH/SH_SDA_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by pci_drp_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            WRAPPER_INST/SH/SH_SDA_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by pci_drp_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pci_drp_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pci_drp_clk rise@0.000ns - pci_drp_clk rise@0.000ns)
  Data Path Delay:        0.161ns  (logic 0.060ns (37.267%)  route 0.101ns (62.733%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.534ns
    Source Clock Delay      (SCD):    3.120ns
    Clock Pessimism Removal (CPR):    0.352ns
  Clock Net Delay (Source):      2.928ns (routing 1.481ns, distribution 1.447ns)
  Clock Net Delay (Destination): 3.319ns (routing 1.643ns, distribution 1.676ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock pci_drp_clk rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  static         <hidden>
                         net (fo=8, routed)           0.078     0.078    static         <hidden>
    BUFG_GT_X1Y192       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  static         <hidden>
    X4Y4 (CLOCK_ROOT)    net (fo=2510, routed)        2.928     3.120    boundary       WRAPPER_INST/SH/SH_SDA_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLR Crossing[1->0]   
    SLICE_X114Y2         FDCE                                         r  reconfigurable WRAPPER_INST/SH/SH_SDA_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X114Y2         FDCE (Prop_FFF2_SLICEL_C_Q)
                                                      0.060     3.180 r  reconfigurable WRAPPER_INST/SH/SH_SDA_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=34, routed)          0.101     3.281    reconfigurable WRAPPER_INST/SH/SH_SDA_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/ADDRH1
    SLICE_X113Y2         RAMD32                                       r  reconfigurable WRAPPER_INST/SH/SH_SDA_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/WADR1
  -------------------------------------------------------------------    ----------------------------------

                         (clock pci_drp_clk rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  static         <hidden>
                         net (fo=8, routed)           0.085     0.085    static         <hidden>
    BUFG_GT_X1Y192       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         <hidden>
    X4Y4 (CLOCK_ROOT)    net (fo=2510, routed)        3.319     3.534    boundary       WRAPPER_INST/SH/SH_SDA_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLR Crossing[1->0]   
    SLICE_X113Y2         RAMD32                                       r  reconfigurable WRAPPER_INST/SH/SH_SDA_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/CLK
                         clock pessimism             -0.352     3.181                     
    SLICE_X113Y2         RAMD32 (Hold_A5LUT_SLICEM_CLK_WADR1)
                                                      0.088     3.270    reconfigurable   WRAPPER_INST/SH/SH_SDA_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA
  -------------------------------------------------------------------
                         required time                         -3.270                     
                         arrival time                           3.281                     
  -------------------------------------------------------------------
                         slack                                  0.012                     





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pci_drp_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_clk125/O }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location          Pin
Min Period        n/a     ICAPE3/CLK  n/a            4.875         8.000       3.125      CONFIG_SITE_X0Y1  <hidden>
Low Pulse Width   Slow    ICAPE3/CLK  n/a            2.275         4.000       1.725      CONFIG_SITE_X0Y1  <hidden>
High Pulse Width  Slow    ICAPE3/CLK  n/a            2.275         4.000       1.725      CONFIG_SITE_X0Y1  <hidden>



---------------------------------------------------------------------------------------------------
From Clock:  static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O
  To Clock:  static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O

Setup :            0  Failing Endpoints,  Worst Slack        6.960ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.050ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.725ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.960ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O rise@8.000ns - static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.898ns  (logic 0.231ns (25.724%)  route 0.667ns (74.276%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.478ns = ( 8.478 - 8.000 ) 
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.050ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.562ns (routing 0.002ns, distribution 0.560ns)
  Clock Net Delay (Destination): 0.478ns (routing 0.001ns, distribution 0.477ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r                 
    BUFG_GT_X1Y126       BUFG_GT                      0.000     0.000 r  static         <hidden>
    X5Y5 (CLOCK_ROOT)    net (fo=31, routed)          0.562     0.562    static         <hidden>
    SLICE_X166Y312       FDRE                                         r  static         <hidden>
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X166Y312       FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     0.641 r  static         <hidden>
                         net (fo=2, routed)           0.214     0.855    static         <hidden>
    SLICE_X166Y312       LUT5 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.152     1.007 r  static         <hidden>
                         net (fo=18, routed)          0.453     1.460    static         <hidden>
    SLICE_X166Y314       FDCE                                         r  static         <hidden>
  -------------------------------------------------------------------    ----------------------------------

                         (clock static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      8.000     8.000 r                 
    BUFG_GT_X1Y126       BUFG_GT                      0.000     8.000 r  static         <hidden>
    X5Y5 (CLOCK_ROOT)    net (fo=31, routed)          0.478     8.478    static         <hidden>
    SLICE_X166Y314       FDCE                                         r  static         <hidden>
                         clock pessimism              0.050     8.528                     
                         clock uncertainty           -0.046     8.481                     
    SLICE_X166Y314       FDCE (Setup_EFF_SLICEM_C_CE)
                                                     -0.061     8.420    static           <hidden>
  -------------------------------------------------------------------
                         required time                          8.420                     
                         arrival time                          -1.460                     
  -------------------------------------------------------------------
                         slack                                  6.960                     





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDSE clocked by static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O rise@0.000ns - static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.103ns  (logic 0.038ns (36.893%)  route 0.065ns (63.107%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.363ns
    Source Clock Delay      (SCD):    0.315ns
    Clock Pessimism Removal (CPR):    0.042ns
  Clock Net Delay (Source):      0.315ns (routing 0.001ns, distribution 0.314ns)
  Clock Net Delay (Destination): 0.363ns (routing 0.001ns, distribution 0.362ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r                 
    BUFG_GT_X1Y126       BUFG_GT                      0.000     0.000 r  static         <hidden>
    X5Y5 (CLOCK_ROOT)    net (fo=31, routed)          0.315     0.315    static         <hidden>
    SLICE_X166Y312       FDSE                                         r  static         <hidden>
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X166Y312       FDSE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     0.353 r  static         <hidden>
                         net (fo=2, routed)           0.065     0.418    static         <hidden>
    SLICE_X166Y312       FDRE                                         r  static         <hidden>
  -------------------------------------------------------------------    ----------------------------------

                         (clock static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r                 
    BUFG_GT_X1Y126       BUFG_GT                      0.000     0.000 r  static         <hidden>
    X5Y5 (CLOCK_ROOT)    net (fo=31, routed)          0.363     0.363    static         <hidden>
    SLICE_X166Y312       FDRE                                         r  static         <hidden>
                         clock pessimism             -0.042     0.321                     
    SLICE_X166Y312       FDRE (Hold_EFF2_SLICEM_C_D)
                                                      0.047     0.368    static           <hidden>
  -------------------------------------------------------------------
                         required time                         -0.368                     
                         arrival time                           0.418                     
  -------------------------------------------------------------------
                         slack                                  0.050                     





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     FDPE/C   n/a            0.550         8.000       7.450      SLICE_X167Y316  <hidden>
Low Pulse Width   Slow    FDPE/C   n/a            0.275         4.000       3.725      SLICE_X167Y316  <hidden>
High Pulse Width  Slow    FDPE/C   n/a            0.275         4.000       3.725      SLICE_X167Y316  <hidden>



---------------------------------------------------------------------------------------------------
From Clock:  static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[10].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O
  To Clock:  static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[10].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O

Setup :            0  Failing Endpoints,  Worst Slack        6.725ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.051ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.725ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.725ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[10].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[10].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[10].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[10].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O rise@8.000ns - static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[10].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        1.074ns  (logic 0.231ns (21.508%)  route 0.843ns (78.492%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.206ns = ( 9.206 - 8.000 ) 
    Source Clock Delay      (SCD):    1.396ns
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.396ns (routing 0.565ns, distribution 0.831ns)
  Clock Net Delay (Destination): 1.206ns (routing 0.505ns, distribution 0.701ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[10].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r                 
    BUFG_GT_X1Y170       BUFG_GT                      0.000     0.000 r  static         <hidden>
    X5Y8 (CLOCK_ROOT)    net (fo=31, routed)          1.396     1.396    static         <hidden>
    SLICE_X153Y524       FDRE                                         r  static         <hidden>
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X153Y524       FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     1.475 r  static         <hidden>
                         net (fo=2, routed)           0.214     1.689    static         <hidden>
    SLICE_X153Y524       LUT5 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.152     1.841 r  static         <hidden>
                         net (fo=18, routed)          0.629     2.470    static         <hidden>
    SLICE_X151Y529       FDCE                                         r  static         <hidden>
  -------------------------------------------------------------------    ----------------------------------

                         (clock static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[10].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      8.000     8.000 r                 
    BUFG_GT_X1Y170       BUFG_GT                      0.000     8.000 r  static         <hidden>
    X5Y8 (CLOCK_ROOT)    net (fo=31, routed)          1.206     9.206    static         <hidden>
    SLICE_X151Y529       FDCE                                         r  static         <hidden>
                         clock pessimism              0.095     9.301                     
                         clock uncertainty           -0.046     9.255                     
    SLICE_X151Y529       FDCE (Setup_AFF_SLICEL_C_CE)
                                                     -0.060     9.195    static           <hidden>
  -------------------------------------------------------------------
                         required time                          9.195                     
                         arrival time                          -2.470                     
  -------------------------------------------------------------------
                         slack                                  6.725                     





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDSE clocked by static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[10].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[10].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[10].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[10].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O rise@0.000ns - static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[10].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.104ns  (logic 0.038ns (36.538%)  route 0.066ns (63.462%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.891ns
    Source Clock Delay      (SCD):    0.776ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Net Delay (Source):      0.776ns (routing 0.316ns, distribution 0.460ns)
  Clock Net Delay (Destination): 0.891ns (routing 0.360ns, distribution 0.531ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[10].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r                 
    BUFG_GT_X1Y170       BUFG_GT                      0.000     0.000 r  static         <hidden>
    X5Y8 (CLOCK_ROOT)    net (fo=31, routed)          0.776     0.776    static         <hidden>
    SLICE_X153Y524       FDSE                                         r  static         <hidden>
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X153Y524       FDSE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     0.814 r  static         <hidden>
                         net (fo=2, routed)           0.066     0.880    static         <hidden>
    SLICE_X153Y524       FDRE                                         r  static         <hidden>
  -------------------------------------------------------------------    ----------------------------------

                         (clock static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[10].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r                 
    BUFG_GT_X1Y170       BUFG_GT                      0.000     0.000 r  static         <hidden>
    X5Y8 (CLOCK_ROOT)    net (fo=31, routed)          0.891     0.891    static         <hidden>
    SLICE_X153Y524       FDRE                                         r  static         <hidden>
                         clock pessimism             -0.109     0.782                     
    SLICE_X153Y524       FDRE (Hold_EFF2_SLICEM_C_D)
                                                      0.047     0.829    static           <hidden>
  -------------------------------------------------------------------
                         required time                         -0.829                     
                         arrival time                           0.880                     
  -------------------------------------------------------------------
                         slack                                  0.051                     





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[10].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[10].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     FDPE/C   n/a            0.550         8.000       7.450      SLICE_X153Y525  <hidden>
Low Pulse Width   Slow    FDPE/C   n/a            0.275         4.000       3.725      SLICE_X153Y525  <hidden>
High Pulse Width  Slow    FDPE/C   n/a            0.275         4.000       3.725      SLICE_X153Y525  <hidden>



---------------------------------------------------------------------------------------------------
From Clock:  static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[11].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O
  To Clock:  static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[11].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O

Setup :            0  Failing Endpoints,  Worst Slack        6.482ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.064ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.725ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.482ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[11].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[11].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[11].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[11].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O rise@8.000ns - static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[11].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        1.393ns  (logic 0.116ns (8.327%)  route 1.277ns (91.673%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.196ns = ( 9.196 - 8.000 ) 
    Source Clock Delay      (SCD):    1.357ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.357ns (routing 0.545ns, distribution 0.812ns)
  Clock Net Delay (Destination): 1.196ns (routing 0.486ns, distribution 0.710ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[11].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r                 
    BUFG_GT_X1Y178       BUFG_GT                      0.000     0.000 r  static         <hidden>
    X5Y8 (CLOCK_ROOT)    net (fo=31, routed)          1.357     1.357    static         <hidden>
    SLICE_X156Y518       FDRE                                         r  static         <hidden>
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X156Y518       FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.080     1.437 r  static         <hidden>
                         net (fo=1, routed)           0.538     1.975    static         <hidden>
    SLICE_X157Y526       LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.036     2.011 r  static         <hidden>
                         net (fo=18, routed)          0.739     2.750    static         <hidden>
    SLICE_X156Y528       FDCE                                         r  static         <hidden>
  -------------------------------------------------------------------    ----------------------------------

                         (clock static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[11].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      8.000     8.000 r                 
    BUFG_GT_X1Y178       BUFG_GT                      0.000     8.000 r  static         <hidden>
    X5Y8 (CLOCK_ROOT)    net (fo=31, routed)          1.196     9.196    static         <hidden>
    SLICE_X156Y528       FDCE                                         r  static         <hidden>
                         clock pessimism              0.144     9.340                     
                         clock uncertainty           -0.046     9.293                     
    SLICE_X156Y528       FDCE (Setup_EFF_SLICEM_C_CE)
                                                     -0.061     9.232    static           <hidden>
  -------------------------------------------------------------------
                         required time                          9.232                     
                         arrival time                          -2.750                     
  -------------------------------------------------------------------
                         slack                                  6.482                     





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[11].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[11].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[11].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[11].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O rise@0.000ns - static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[11].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.116ns  (logic 0.056ns (48.276%)  route 0.060ns (51.724%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.877ns
    Source Clock Delay      (SCD):    0.764ns
    Clock Pessimism Removal (CPR):    0.107ns
  Clock Net Delay (Source):      0.764ns (routing 0.306ns, distribution 0.458ns)
  Clock Net Delay (Destination): 0.877ns (routing 0.348ns, distribution 0.529ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[11].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r                 
    BUFG_GT_X1Y178       BUFG_GT                      0.000     0.000 r  static         <hidden>
    X5Y8 (CLOCK_ROOT)    net (fo=31, routed)          0.764     0.764    static         <hidden>
    SLICE_X156Y529       FDCE                                         r  static         <hidden>
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X156Y529       FDCE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     0.802 r  static         <hidden>
                         net (fo=2, routed)           0.053     0.855    static         <hidden>
    SLICE_X156Y529       CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[1])
                                                      0.018     0.873 r  static         <hidden>
                         net (fo=1, routed)           0.007     0.880    static         <hidden>
    SLICE_X156Y529       FDCE                                         r  static         <hidden>
  -------------------------------------------------------------------    ----------------------------------

                         (clock static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[11].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r                 
    BUFG_GT_X1Y178       BUFG_GT                      0.000     0.000 r  static         <hidden>
    X5Y8 (CLOCK_ROOT)    net (fo=31, routed)          0.877     0.877    static         <hidden>
    SLICE_X156Y529       FDCE                                         r  static         <hidden>
                         clock pessimism             -0.107     0.770                     
    SLICE_X156Y529       FDCE (Hold_BFF_SLICEM_C_D)
                                                      0.046     0.816    static           <hidden>
  -------------------------------------------------------------------
                         required time                         -0.816                     
                         arrival time                           0.880                     
  -------------------------------------------------------------------
                         slack                                  0.064                     





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[11].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[11].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     FDPE/C   n/a            0.550         8.000       7.450      SLICE_X156Y526  <hidden>
Low Pulse Width   Slow    FDPE/C   n/a            0.275         4.000       3.725      SLICE_X156Y526  <hidden>
High Pulse Width  Slow    FDPE/C   n/a            0.275         4.000       3.725      SLICE_X156Y526  <hidden>



---------------------------------------------------------------------------------------------------
From Clock:  static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[12].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O
  To Clock:  static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[12].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O

Setup :            0  Failing Endpoints,  Worst Slack        6.981ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.050ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.725ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.981ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[12].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[12].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[12].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[12].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O rise@8.000ns - static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[12].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.822ns  (logic 0.231ns (28.102%)  route 0.591ns (71.898%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 8.483 - 8.000 ) 
    Source Clock Delay      (SCD):    0.578ns
    Clock Pessimism Removal (CPR):    0.005ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.578ns (routing 0.002ns, distribution 0.576ns)
  Clock Net Delay (Destination): 0.483ns (routing 0.001ns, distribution 0.482ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[12].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r                 
    BUFG_GT_X1Y201       BUFG_GT                      0.000     0.000 r  static         <hidden>
    X5Y8 (CLOCK_ROOT)    net (fo=31, routed)          0.578     0.578    static         <hidden>
    SLICE_X158Y523       FDRE                                         r  static         <hidden>
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X158Y523       FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     0.657 r  static         <hidden>
                         net (fo=2, routed)           0.217     0.874    static         <hidden>
    SLICE_X158Y523       LUT5 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.152     1.026 r  static         <hidden>
                         net (fo=18, routed)          0.374     1.400    static         <hidden>
    SLICE_X161Y525       FDCE                                         r  static         <hidden>
  -------------------------------------------------------------------    ----------------------------------

                         (clock static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[12].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      8.000     8.000 r                 
    BUFG_GT_X1Y201       BUFG_GT                      0.000     8.000 r  static         <hidden>
    X5Y8 (CLOCK_ROOT)    net (fo=31, routed)          0.483     8.483    static         <hidden>
    SLICE_X161Y525       FDCE                                         r  static         <hidden>
                         clock pessimism              0.005     8.488                     
                         clock uncertainty           -0.046     8.442                     
    SLICE_X161Y525       FDCE (Setup_AFF_SLICEM_C_CE)
                                                     -0.061     8.381    static           <hidden>
  -------------------------------------------------------------------
                         required time                          8.381                     
                         arrival time                          -1.400                     
  -------------------------------------------------------------------
                         slack                                  6.981                     





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDSE clocked by static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[12].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[12].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[12].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[12].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O rise@0.000ns - static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[12].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.103ns  (logic 0.038ns (36.893%)  route 0.065ns (63.107%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.373ns
    Source Clock Delay      (SCD):    0.325ns
    Clock Pessimism Removal (CPR):    0.042ns
  Clock Net Delay (Source):      0.325ns (routing 0.001ns, distribution 0.324ns)
  Clock Net Delay (Destination): 0.373ns (routing 0.001ns, distribution 0.372ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[12].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r                 
    BUFG_GT_X1Y201       BUFG_GT                      0.000     0.000 r  static         <hidden>
    X5Y8 (CLOCK_ROOT)    net (fo=31, routed)          0.325     0.325    static         <hidden>
    SLICE_X158Y523       FDSE                                         r  static         <hidden>
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X158Y523       FDSE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     0.363 r  static         <hidden>
                         net (fo=2, routed)           0.065     0.428    static         <hidden>
    SLICE_X158Y523       FDRE                                         r  static         <hidden>
  -------------------------------------------------------------------    ----------------------------------

                         (clock static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[12].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r                 
    BUFG_GT_X1Y201       BUFG_GT                      0.000     0.000 r  static         <hidden>
    X5Y8 (CLOCK_ROOT)    net (fo=31, routed)          0.373     0.373    static         <hidden>
    SLICE_X158Y523       FDRE                                         r  static         <hidden>
                         clock pessimism             -0.042     0.331                     
    SLICE_X158Y523       FDRE (Hold_EFF2_SLICEM_C_D)
                                                      0.047     0.378    static           <hidden>
  -------------------------------------------------------------------
                         required time                         -0.378                     
                         arrival time                           0.428                     
  -------------------------------------------------------------------
                         slack                                  0.050                     





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[12].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[12].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     FDPE/C   n/a            0.550         8.000       7.450      SLICE_X162Y531  <hidden>
Low Pulse Width   Slow    FDPE/C   n/a            0.275         4.000       3.725      SLICE_X162Y531  <hidden>
High Pulse Width  Slow    FDPE/C   n/a            0.275         4.000       3.725      SLICE_X162Y531  <hidden>



---------------------------------------------------------------------------------------------------
From Clock:  static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[13].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O
  To Clock:  static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[13].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O

Setup :            0  Failing Endpoints,  Worst Slack        7.110ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.059ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.725ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.110ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[13].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[13].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[13].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[13].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O rise@8.000ns - static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[13].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.745ns  (logic 0.231ns (31.007%)  route 0.514ns (68.993%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.500ns = ( 8.500 - 8.000 ) 
    Source Clock Delay      (SCD):    0.588ns
    Clock Pessimism Removal (CPR):    0.050ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.588ns (routing 0.002ns, distribution 0.586ns)
  Clock Net Delay (Destination): 0.500ns (routing 0.001ns, distribution 0.499ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[13].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r                 
    BUFG_GT_X1Y197       BUFG_GT                      0.000     0.000 r  static         <hidden>
    X5Y8 (CLOCK_ROOT)    net (fo=31, routed)          0.588     0.588    static         <hidden>
    SLICE_X157Y531       FDRE                                         r  static         <hidden>
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X157Y531       FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.081     0.669 r  static         <hidden>
                         net (fo=2, routed)           0.205     0.874    static         <hidden>
    SLICE_X157Y531       LUT5 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.150     1.024 r  static         <hidden>
                         net (fo=18, routed)          0.309     1.333    static         <hidden>
    SLICE_X157Y529       FDCE                                         r  static         <hidden>
  -------------------------------------------------------------------    ----------------------------------

                         (clock static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[13].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      8.000     8.000 r                 
    BUFG_GT_X1Y197       BUFG_GT                      0.000     8.000 r  static         <hidden>
    X5Y8 (CLOCK_ROOT)    net (fo=31, routed)          0.500     8.500    static         <hidden>
    SLICE_X157Y529       FDCE                                         r  static         <hidden>
                         clock pessimism              0.050     8.550                     
                         clock uncertainty           -0.046     8.503                     
    SLICE_X157Y529       FDCE (Setup_AFF_SLICEL_C_CE)
                                                     -0.060     8.443    static           <hidden>
  -------------------------------------------------------------------
                         required time                          8.443                     
                         arrival time                          -1.333                     
  -------------------------------------------------------------------
                         slack                                  7.110                     





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[13].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[13].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[13].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[13].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O rise@0.000ns - static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[13].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.111ns  (logic 0.056ns (50.450%)  route 0.055ns (49.550%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.376ns
    Source Clock Delay      (SCD):    0.328ns
    Clock Pessimism Removal (CPR):    0.042ns
  Clock Net Delay (Source):      0.328ns (routing 0.001ns, distribution 0.327ns)
  Clock Net Delay (Destination): 0.376ns (routing 0.001ns, distribution 0.375ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[13].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r                 
    BUFG_GT_X1Y197       BUFG_GT                      0.000     0.000 r  static         <hidden>
    X5Y8 (CLOCK_ROOT)    net (fo=31, routed)          0.328     0.328    static         <hidden>
    SLICE_X157Y530       FDCE                                         r  static         <hidden>
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X157Y530       FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.367 r  static         <hidden>
                         net (fo=2, routed)           0.048     0.415    static         <hidden>
    SLICE_X157Y530       CARRY8 (Prop_CARRY8_SLICEL_S[3]_O[3])
                                                      0.017     0.432 r  static         <hidden>
                         net (fo=1, routed)           0.007     0.439    static         <hidden>
    SLICE_X157Y530       FDCE                                         r  static         <hidden>
  -------------------------------------------------------------------    ----------------------------------

                         (clock static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[13].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r                 
    BUFG_GT_X1Y197       BUFG_GT                      0.000     0.000 r  static         <hidden>
    X5Y8 (CLOCK_ROOT)    net (fo=31, routed)          0.376     0.376    static         <hidden>
    SLICE_X157Y530       FDCE                                         r  static         <hidden>
                         clock pessimism             -0.042     0.334                     
    SLICE_X157Y530       FDCE (Hold_DFF_SLICEL_C_D)
                                                      0.046     0.380    static           <hidden>
  -------------------------------------------------------------------
                         required time                         -0.380                     
                         arrival time                           0.439                     
  -------------------------------------------------------------------
                         slack                                  0.059                     





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[13].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[13].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     FDPE/C   n/a            0.550         8.000       7.450      SLICE_X156Y530  <hidden>
Low Pulse Width   Slow    FDPE/C   n/a            0.275         4.000       3.725      SLICE_X156Y530  <hidden>
High Pulse Width  Slow    FDPE/C   n/a            0.275         4.000       3.725      SLICE_X156Y530  <hidden>



---------------------------------------------------------------------------------------------------
From Clock:  static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[14].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O
  To Clock:  static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[14].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O

Setup :            0  Failing Endpoints,  Worst Slack        6.927ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.052ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.725ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.927ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[14].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[14].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[14].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[14].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O rise@8.000ns - static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[14].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.882ns  (logic 0.118ns (13.379%)  route 0.764ns (86.621%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.552ns = ( 8.552 - 8.000 ) 
    Source Clock Delay      (SCD):    0.640ns
    Clock Pessimism Removal (CPR):    0.004ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.640ns (routing 0.002ns, distribution 0.638ns)
  Clock Net Delay (Destination): 0.552ns (routing 0.001ns, distribution 0.551ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[14].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r                 
    BUFG_GT_X1Y199       BUFG_GT                      0.000     0.000 r  static         <hidden>
    X5Y8 (CLOCK_ROOT)    net (fo=31, routed)          0.640     0.640    static         <hidden>
    SLICE_X152Y538       FDRE                                         r  static         <hidden>
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X152Y538       FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     0.719 r  static         <hidden>
                         net (fo=2, routed)           0.285     1.004    static         <hidden>
    SLICE_X152Y538       LUT5 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.039     1.043 r  static         <hidden>
                         net (fo=18, routed)          0.479     1.522    static         <hidden>
    SLICE_X150Y534       FDCE                                         r  static         <hidden>
  -------------------------------------------------------------------    ----------------------------------

                         (clock static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[14].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      8.000     8.000 r                 
    BUFG_GT_X1Y199       BUFG_GT                      0.000     8.000 r  static         <hidden>
    X5Y8 (CLOCK_ROOT)    net (fo=31, routed)          0.552     8.552    static         <hidden>
    SLICE_X150Y534       FDCE                                         r  static         <hidden>
                         clock pessimism              0.004     8.556                     
                         clock uncertainty           -0.046     8.510                     
    SLICE_X150Y534       FDCE (Setup_EFF_SLICEM_C_CE)
                                                     -0.061     8.449    static           <hidden>
  -------------------------------------------------------------------
                         required time                          8.449                     
                         arrival time                          -1.522                     
  -------------------------------------------------------------------
                         slack                                  6.927                     





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDSE clocked by static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[14].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[14].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[14].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[14].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O rise@0.000ns - static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[14].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.105ns  (logic 0.038ns (36.190%)  route 0.067ns (63.810%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.408ns
    Source Clock Delay      (SCD):    0.357ns
    Clock Pessimism Removal (CPR):    0.045ns
  Clock Net Delay (Source):      0.357ns (routing 0.001ns, distribution 0.356ns)
  Clock Net Delay (Destination): 0.408ns (routing 0.001ns, distribution 0.407ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[14].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r                 
    BUFG_GT_X1Y199       BUFG_GT                      0.000     0.000 r  static         <hidden>
    X5Y8 (CLOCK_ROOT)    net (fo=31, routed)          0.357     0.357    static         <hidden>
    SLICE_X152Y538       FDSE                                         r  static         <hidden>
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X152Y538       FDSE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     0.395 r  static         <hidden>
                         net (fo=2, routed)           0.067     0.462    static         <hidden>
    SLICE_X152Y538       FDRE                                         r  static         <hidden>
  -------------------------------------------------------------------    ----------------------------------

                         (clock static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[14].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r                 
    BUFG_GT_X1Y199       BUFG_GT                      0.000     0.000 r  static         <hidden>
    X5Y8 (CLOCK_ROOT)    net (fo=31, routed)          0.408     0.408    static         <hidden>
    SLICE_X152Y538       FDRE                                         r  static         <hidden>
                         clock pessimism             -0.045     0.363                     
    SLICE_X152Y538       FDRE (Hold_EFF2_SLICEM_C_D)
                                                      0.047     0.410    static           <hidden>
  -------------------------------------------------------------------
                         required time                         -0.410                     
                         arrival time                           0.462                     
  -------------------------------------------------------------------
                         slack                                  0.052                     





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[14].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[14].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     FDPE/C   n/a            0.550         8.000       7.450      SLICE_X151Y538  <hidden>
Low Pulse Width   Slow    FDPE/C   n/a            0.275         4.000       3.725      SLICE_X151Y538  <hidden>
High Pulse Width  Slow    FDPE/C   n/a            0.275         4.000       3.725      SLICE_X151Y538  <hidden>



---------------------------------------------------------------------------------------------------
From Clock:  static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[15].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O
  To Clock:  static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[15].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O

Setup :            0  Failing Endpoints,  Worst Slack        6.826ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.054ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.725ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.826ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[15].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[15].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[15].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[15].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O rise@8.000ns - static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[15].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.956ns  (logic 0.228ns (23.849%)  route 0.728ns (76.151%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.503ns = ( 8.503 - 8.000 ) 
    Source Clock Delay      (SCD):    0.615ns
    Clock Pessimism Removal (CPR):    0.001ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.615ns (routing 0.002ns, distribution 0.613ns)
  Clock Net Delay (Destination): 0.503ns (routing 0.001ns, distribution 0.502ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[15].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r                 
    BUFG_GT_X1Y208       BUFG_GT                      0.000     0.000 r  static         <hidden>
    X5Y8 (CLOCK_ROOT)    net (fo=31, routed)          0.615     0.615    static         <hidden>
    SLICE_X156Y535       FDRE                                         r  static         <hidden>
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X156Y535       FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.079     0.694 r  static         <hidden>
                         net (fo=2, routed)           0.388     1.082    static         <hidden>
    SLICE_X157Y535       LUT5 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.149     1.231 r  static         <hidden>
                         net (fo=18, routed)          0.340     1.571    static         <hidden>
    SLICE_X158Y537       FDCE                                         r  static         <hidden>
  -------------------------------------------------------------------    ----------------------------------

                         (clock static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[15].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      8.000     8.000 r                 
    BUFG_GT_X1Y208       BUFG_GT                      0.000     8.000 r  static         <hidden>
    X5Y8 (CLOCK_ROOT)    net (fo=31, routed)          0.503     8.503    static         <hidden>
    SLICE_X158Y537       FDCE                                         r  static         <hidden>
                         clock pessimism              0.001     8.504                     
                         clock uncertainty           -0.046     8.458                     
    SLICE_X158Y537       FDCE (Setup_AFF_SLICEM_C_CE)
                                                     -0.061     8.397    static           <hidden>
  -------------------------------------------------------------------
                         required time                          8.397                     
                         arrival time                          -1.571                     
  -------------------------------------------------------------------
                         slack                                  6.826                     





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDSE clocked by static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[15].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[15].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[15].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[15].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O rise@0.000ns - static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[15].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.107ns  (logic 0.038ns (35.514%)  route 0.069ns (64.486%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.397ns
    Source Clock Delay      (SCD):    0.346ns
    Clock Pessimism Removal (CPR):    0.045ns
  Clock Net Delay (Source):      0.346ns (routing 0.001ns, distribution 0.345ns)
  Clock Net Delay (Destination): 0.397ns (routing 0.001ns, distribution 0.396ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[15].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r                 
    BUFG_GT_X1Y208       BUFG_GT                      0.000     0.000 r  static         <hidden>
    X5Y8 (CLOCK_ROOT)    net (fo=31, routed)          0.346     0.346    static         <hidden>
    SLICE_X156Y535       FDSE                                         r  static         <hidden>
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X156Y535       FDSE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     0.384 r  static         <hidden>
                         net (fo=2, routed)           0.069     0.453    static         <hidden>
    SLICE_X156Y535       FDRE                                         r  static         <hidden>
  -------------------------------------------------------------------    ----------------------------------

                         (clock static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[15].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r                 
    BUFG_GT_X1Y208       BUFG_GT                      0.000     0.000 r  static         <hidden>
    X5Y8 (CLOCK_ROOT)    net (fo=31, routed)          0.397     0.397    static         <hidden>
    SLICE_X156Y535       FDRE                                         r  static         <hidden>
                         clock pessimism             -0.045     0.352                     
    SLICE_X156Y535       FDRE (Hold_EFF2_SLICEM_C_D)
                                                      0.047     0.399    static           <hidden>
  -------------------------------------------------------------------
                         required time                         -0.399                     
                         arrival time                           0.453                     
  -------------------------------------------------------------------
                         slack                                  0.054                     





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[15].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[15].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     FDPE/C   n/a            0.550         8.000       7.450      SLICE_X156Y533  <hidden>
Low Pulse Width   Slow    FDPE/C   n/a            0.275         4.000       3.725      SLICE_X156Y533  <hidden>
High Pulse Width  Slow    FDPE/C   n/a            0.275         4.000       3.725      SLICE_X156Y533  <hidden>



---------------------------------------------------------------------------------------------------
From Clock:  static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O
  To Clock:  static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O

Setup :            0  Failing Endpoints,  Worst Slack        6.895ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.045ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.725ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.895ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O rise@8.000ns - static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.972ns  (logic 0.182ns (18.724%)  route 0.790ns (81.276%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.221ns = ( 9.221 - 8.000 ) 
    Source Clock Delay      (SCD):    1.394ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.394ns (routing 0.544ns, distribution 0.850ns)
  Clock Net Delay (Destination): 1.221ns (routing 0.485ns, distribution 0.736ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r                 
    BUFG_GT_X1Y131       BUFG_GT                      0.000     0.000 r  static         <hidden>
    X5Y6 (CLOCK_ROOT)    net (fo=31, routed)          1.394     1.394    static         <hidden>
    SLICE_X164Y375       FDRE                                         r  static         <hidden>
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X164Y375       FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     1.475 r  static         <hidden>
                         net (fo=1, routed)           0.314     1.789    static         <hidden>
    SLICE_X165Y382       LUT5 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.101     1.890 r  static         <hidden>
                         net (fo=18, routed)          0.476     2.366    static         <hidden>
    SLICE_X163Y381       FDCE                                         r  static         <hidden>
  -------------------------------------------------------------------    ----------------------------------

                         (clock static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      8.000     8.000 r                 
    BUFG_GT_X1Y131       BUFG_GT                      0.000     8.000 r  static         <hidden>
    X5Y6 (CLOCK_ROOT)    net (fo=31, routed)          1.221     9.221    static         <hidden>
    SLICE_X163Y381       FDCE                                         r  static         <hidden>
                         clock pessimism              0.147     9.368                     
                         clock uncertainty           -0.046     9.322                     
    SLICE_X163Y381       FDCE (Setup_CFF_SLICEM_C_CE)
                                                     -0.061     9.261    static           <hidden>
  -------------------------------------------------------------------
                         required time                          9.261                     
                         arrival time                          -2.366                     
  -------------------------------------------------------------------
                         slack                                  6.895                     





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDSE clocked by static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O rise@0.000ns - static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.098ns  (logic 0.038ns (38.776%)  route 0.060ns (61.224%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.892ns
    Source Clock Delay      (SCD):    0.776ns
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Net Delay (Source):      0.776ns (routing 0.305ns, distribution 0.471ns)
  Clock Net Delay (Destination): 0.892ns (routing 0.348ns, distribution 0.544ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r                 
    BUFG_GT_X1Y131       BUFG_GT                      0.000     0.000 r  static         <hidden>
    X5Y6 (CLOCK_ROOT)    net (fo=31, routed)          0.776     0.776    static         <hidden>
    SLICE_X165Y382       FDSE                                         r  static         <hidden>
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X165Y382       FDSE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     0.814 r  static         <hidden>
                         net (fo=2, routed)           0.060     0.874    static         <hidden>
    SLICE_X165Y382       FDRE                                         r  static         <hidden>
  -------------------------------------------------------------------    ----------------------------------

                         (clock static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r                 
    BUFG_GT_X1Y131       BUFG_GT                      0.000     0.000 r  static         <hidden>
    X5Y6 (CLOCK_ROOT)    net (fo=31, routed)          0.892     0.892    static         <hidden>
    SLICE_X165Y382       FDRE                                         r  static         <hidden>
                         clock pessimism             -0.110     0.782                     
    SLICE_X165Y382       FDRE (Hold_AFF2_SLICEM_C_D)
                                                      0.047     0.829    static           <hidden>
  -------------------------------------------------------------------
                         required time                         -0.829                     
                         arrival time                           0.874                     
  -------------------------------------------------------------------
                         slack                                  0.045                     





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     FDPE/C   n/a            0.550         8.000       7.450      SLICE_X161Y382  <hidden>
Low Pulse Width   Slow    FDPE/C   n/a            0.275         4.000       3.725      SLICE_X161Y382  <hidden>
High Pulse Width  Slow    FDPE/C   n/a            0.275         4.000       3.725      SLICE_X161Y382  <hidden>



---------------------------------------------------------------------------------------------------
From Clock:  static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O
  To Clock:  static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O

Setup :            0  Failing Endpoints,  Worst Slack        6.634ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.052ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.725ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.634ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O rise@8.000ns - static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        1.160ns  (logic 0.231ns (19.914%)  route 0.929ns (80.086%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.205ns = ( 9.205 - 8.000 ) 
    Source Clock Delay      (SCD):    1.398ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.398ns (routing 0.546ns, distribution 0.852ns)
  Clock Net Delay (Destination): 1.205ns (routing 0.488ns, distribution 0.717ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r                 
    BUFG_GT_X1Y130       BUFG_GT                      0.000     0.000 r  static         <hidden>
    X5Y6 (CLOCK_ROOT)    net (fo=31, routed)          1.398     1.398    static         <hidden>
    SLICE_X161Y372       FDRE                                         r  static         <hidden>
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X161Y372       FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     1.477 r  static         <hidden>
                         net (fo=1, routed)           0.312     1.789    static         <hidden>
    SLICE_X161Y384       LUT5 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.152     1.941 r  static         <hidden>
                         net (fo=18, routed)          0.617     2.558    static         <hidden>
    SLICE_X163Y390       FDCE                                         r  static         <hidden>
  -------------------------------------------------------------------    ----------------------------------

                         (clock static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      8.000     8.000 r                 
    BUFG_GT_X1Y130       BUFG_GT                      0.000     8.000 r  static         <hidden>
    X5Y6 (CLOCK_ROOT)    net (fo=31, routed)          1.205     9.205    static         <hidden>
    SLICE_X163Y390       FDCE                                         r  static         <hidden>
                         clock pessimism              0.094     9.299                     
                         clock uncertainty           -0.046     9.253                     
    SLICE_X163Y390       FDCE (Setup_AFF_SLICEM_C_CE)
                                                     -0.061     9.192    static           <hidden>
  -------------------------------------------------------------------
                         required time                          9.192                     
                         arrival time                          -2.558                     
  -------------------------------------------------------------------
                         slack                                  6.634                     





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDSE clocked by static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O rise@0.000ns - static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.105ns  (logic 0.038ns (36.190%)  route 0.067ns (63.810%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.886ns
    Source Clock Delay      (SCD):    0.773ns
    Clock Pessimism Removal (CPR):    0.107ns
  Clock Net Delay (Source):      0.773ns (routing 0.306ns, distribution 0.467ns)
  Clock Net Delay (Destination): 0.886ns (routing 0.348ns, distribution 0.538ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r                 
    BUFG_GT_X1Y130       BUFG_GT                      0.000     0.000 r  static         <hidden>
    X5Y6 (CLOCK_ROOT)    net (fo=31, routed)          0.773     0.773    static         <hidden>
    SLICE_X161Y384       FDSE                                         r  static         <hidden>
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X161Y384       FDSE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     0.811 r  static         <hidden>
                         net (fo=2, routed)           0.067     0.878    static         <hidden>
    SLICE_X161Y384       FDRE                                         r  static         <hidden>
  -------------------------------------------------------------------    ----------------------------------

                         (clock static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r                 
    BUFG_GT_X1Y130       BUFG_GT                      0.000     0.000 r  static         <hidden>
    X5Y6 (CLOCK_ROOT)    net (fo=31, routed)          0.886     0.886    static         <hidden>
    SLICE_X161Y384       FDRE                                         r  static         <hidden>
                         clock pessimism             -0.107     0.779                     
    SLICE_X161Y384       FDRE (Hold_EFF2_SLICEM_C_D)
                                                      0.047     0.826    static           <hidden>
  -------------------------------------------------------------------
                         required time                         -0.826                     
                         arrival time                           0.878                     
  -------------------------------------------------------------------
                         slack                                  0.052                     





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     FDPE/C   n/a            0.550         8.000       7.450      SLICE_X165Y389  <hidden>
Low Pulse Width   Slow    FDPE/C   n/a            0.275         4.000       3.725      SLICE_X165Y389  <hidden>
High Pulse Width  Slow    FDPE/C   n/a            0.275         4.000       3.725      SLICE_X165Y389  <hidden>



---------------------------------------------------------------------------------------------------
From Clock:  static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O
  To Clock:  static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O

Setup :            0  Failing Endpoints,  Worst Slack        6.958ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.060ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.725ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.958ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O rise@8.000ns - static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.858ns  (logic 0.229ns (26.690%)  route 0.629ns (73.310%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.211ns = ( 9.211 - 8.000 ) 
    Source Clock Delay      (SCD):    1.383ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.383ns (routing 0.546ns, distribution 0.837ns)
  Clock Net Delay (Destination): 1.211ns (routing 0.488ns, distribution 0.723ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r                 
    BUFG_GT_X1Y127       BUFG_GT                      0.000     0.000 r  static         <hidden>
    X5Y6 (CLOCK_ROOT)    net (fo=31, routed)          1.383     1.383    static         <hidden>
    SLICE_X165Y395       FDRE                                         r  static         <hidden>
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X165Y395       FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     1.462 r  static         <hidden>
                         net (fo=1, routed)           0.114     1.576    static         <hidden>
    SLICE_X164Y395       LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.150     1.726 r  static         <hidden>
                         net (fo=18, routed)          0.515     2.241    static         <hidden>
    SLICE_X164Y394       FDCE                                         r  static         <hidden>
  -------------------------------------------------------------------    ----------------------------------

                         (clock static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      8.000     8.000 r                 
    BUFG_GT_X1Y127       BUFG_GT                      0.000     8.000 r  static         <hidden>
    X5Y6 (CLOCK_ROOT)    net (fo=31, routed)          1.211     9.211    static         <hidden>
    SLICE_X164Y394       FDCE                                         r  static         <hidden>
                         clock pessimism              0.094     9.305                     
                         clock uncertainty           -0.046     9.259                     
    SLICE_X164Y394       FDCE (Setup_CFF_SLICEL_C_CE)
                                                     -0.060     9.199    static           <hidden>
  -------------------------------------------------------------------
                         required time                          9.199                     
                         arrival time                          -2.241                     
  -------------------------------------------------------------------
                         slack                                  6.958                     





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O rise@0.000ns - static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.112ns  (logic 0.056ns (50.000%)  route 0.056ns (50.000%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.885ns
    Source Clock Delay      (SCD):    0.774ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Net Delay (Source):      0.774ns (routing 0.306ns, distribution 0.468ns)
  Clock Net Delay (Destination): 0.885ns (routing 0.348ns, distribution 0.537ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r                 
    BUFG_GT_X1Y127       BUFG_GT                      0.000     0.000 r  static         <hidden>
    X5Y6 (CLOCK_ROOT)    net (fo=31, routed)          0.774     0.774    static         <hidden>
    SLICE_X164Y395       FDCE                                         r  static         <hidden>
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X164Y395       FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.813 r  static         <hidden>
                         net (fo=2, routed)           0.049     0.862    static         <hidden>
    SLICE_X164Y395       CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[1])
                                                      0.017     0.879 r  static         <hidden>
                         net (fo=1, routed)           0.007     0.886    static         <hidden>
    SLICE_X164Y395       FDCE                                         r  static         <hidden>
  -------------------------------------------------------------------    ----------------------------------

                         (clock static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r                 
    BUFG_GT_X1Y127       BUFG_GT                      0.000     0.000 r  static         <hidden>
    X5Y6 (CLOCK_ROOT)    net (fo=31, routed)          0.885     0.885    static         <hidden>
    SLICE_X164Y395       FDCE                                         r  static         <hidden>
                         clock pessimism             -0.105     0.780                     
    SLICE_X164Y395       FDCE (Hold_BFF_SLICEL_C_D)
                                                      0.046     0.826    static           <hidden>
  -------------------------------------------------------------------
                         required time                         -0.826                     
                         arrival time                           0.886                     
  -------------------------------------------------------------------
                         slack                                  0.060                     





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     FDPE/C   n/a            0.550         8.000       7.450      SLICE_X166Y393  <hidden>
Low Pulse Width   Slow    FDPE/C   n/a            0.275         4.000       3.725      SLICE_X166Y393  <hidden>
High Pulse Width  Slow    FDPE/C   n/a            0.275         4.000       3.725      SLICE_X166Y393  <hidden>



---------------------------------------------------------------------------------------------------
From Clock:  static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O
  To Clock:  static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O

Setup :            0  Failing Endpoints,  Worst Slack        6.924ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.051ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.725ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.924ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O rise@8.000ns - static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.897ns  (logic 0.231ns (25.753%)  route 0.666ns (74.247%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.478ns = ( 8.478 - 8.000 ) 
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.558ns (routing 0.002ns, distribution 0.556ns)
  Clock Net Delay (Destination): 0.478ns (routing 0.001ns, distribution 0.477ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r                 
    BUFG_GT_X1Y150       BUFG_GT                      0.000     0.000 r  static         <hidden>
    X5Y6 (CLOCK_ROOT)    net (fo=31, routed)          0.558     0.558    static         <hidden>
    SLICE_X165Y415       FDRE                                         r  static         <hidden>
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X165Y415       FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     0.637 r  static         <hidden>
                         net (fo=2, routed)           0.265     0.902    static         <hidden>
    SLICE_X165Y415       LUT5 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.152     1.054 r  static         <hidden>
                         net (fo=18, routed)          0.401     1.455    static         <hidden>
    SLICE_X162Y417       FDCE                                         r  static         <hidden>
  -------------------------------------------------------------------    ----------------------------------

                         (clock static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      8.000     8.000 r                 
    BUFG_GT_X1Y150       BUFG_GT                      0.000     8.000 r  static         <hidden>
    X5Y6 (CLOCK_ROOT)    net (fo=31, routed)          0.478     8.478    static         <hidden>
    SLICE_X162Y417       FDCE                                         r  static         <hidden>
                         clock pessimism              0.007     8.485                     
                         clock uncertainty           -0.046     8.439                     
    SLICE_X162Y417       FDCE (Setup_AFF_SLICEL_C_CE)
                                                     -0.060     8.379    static           <hidden>
  -------------------------------------------------------------------
                         required time                          8.379                     
                         arrival time                          -1.455                     
  -------------------------------------------------------------------
                         slack                                  6.924                     





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDSE clocked by static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O rise@0.000ns - static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.104ns  (logic 0.038ns (36.538%)  route 0.066ns (63.462%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.363ns
    Source Clock Delay      (SCD):    0.315ns
    Clock Pessimism Removal (CPR):    0.042ns
  Clock Net Delay (Source):      0.315ns (routing 0.001ns, distribution 0.314ns)
  Clock Net Delay (Destination): 0.363ns (routing 0.001ns, distribution 0.362ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r                 
    BUFG_GT_X1Y150       BUFG_GT                      0.000     0.000 r  static         <hidden>
    X5Y6 (CLOCK_ROOT)    net (fo=31, routed)          0.315     0.315    static         <hidden>
    SLICE_X165Y415       FDSE                                         r  static         <hidden>
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X165Y415       FDSE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     0.353 r  static         <hidden>
                         net (fo=2, routed)           0.066     0.419    static         <hidden>
    SLICE_X165Y415       FDRE                                         r  static         <hidden>
  -------------------------------------------------------------------    ----------------------------------

                         (clock static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r                 
    BUFG_GT_X1Y150       BUFG_GT                      0.000     0.000 r  static         <hidden>
    X5Y6 (CLOCK_ROOT)    net (fo=31, routed)          0.363     0.363    static         <hidden>
    SLICE_X165Y415       FDRE                                         r  static         <hidden>
                         clock pessimism             -0.042     0.321                     
    SLICE_X165Y415       FDRE (Hold_EFF2_SLICEM_C_D)
                                                      0.047     0.368    static           <hidden>
  -------------------------------------------------------------------
                         required time                         -0.368                     
                         arrival time                           0.419                     
  -------------------------------------------------------------------
                         slack                                  0.051                     





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     FDPE/C   n/a            0.550         8.000       7.450      SLICE_X163Y411  <hidden>
Low Pulse Width   Slow    FDPE/C   n/a            0.275         4.000       3.725      SLICE_X163Y411  <hidden>
High Pulse Width  Slow    FDPE/C   n/a            0.275         4.000       3.725      SLICE_X163Y411  <hidden>



---------------------------------------------------------------------------------------------------
From Clock:  static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O
  To Clock:  static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O

Setup :            0  Failing Endpoints,  Worst Slack        6.883ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.046ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.725ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.883ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDSE clocked by static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O rise@8.000ns - static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.923ns  (logic 0.081ns (8.776%)  route 0.842ns (91.224%))
  Logic Levels:           0  
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.493ns = ( 8.493 - 8.000 ) 
    Source Clock Delay      (SCD):    0.574ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.574ns (routing 0.002ns, distribution 0.572ns)
  Clock Net Delay (Destination): 0.493ns (routing 0.001ns, distribution 0.492ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r                 
    BUFG_GT_X1Y146       BUFG_GT                      0.000     0.000 r  static         <hidden>
    X5Y6 (CLOCK_ROOT)    net (fo=31, routed)          0.574     0.574    static         <hidden>
    SLICE_X160Y417       FDRE                                         r  static         <hidden>
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X160Y417       FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     0.655 r  static         <hidden>
                         net (fo=4, routed)           0.842     1.497    static         <hidden>
    SLICE_X159Y417       FDSE                                         r  static         <hidden>
  -------------------------------------------------------------------    ----------------------------------

                         (clock static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      8.000     8.000 r                 
    BUFG_GT_X1Y146       BUFG_GT                      0.000     8.000 r  static         <hidden>
    X5Y6 (CLOCK_ROOT)    net (fo=31, routed)          0.493     8.493    static         <hidden>
    SLICE_X159Y417       FDSE                                         r  static         <hidden>
                         clock pessimism              0.007     8.500                     
                         clock uncertainty           -0.046     8.454                     
    SLICE_X159Y417       FDSE (Setup_EFF_SLICEL_C_S)
                                                     -0.074     8.380    static           <hidden>
  -------------------------------------------------------------------
                         required time                          8.380                     
                         arrival time                          -1.497                     
  -------------------------------------------------------------------
                         slack                                  6.883                     





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDSE clocked by static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O rise@0.000ns - static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.099ns  (logic 0.039ns (39.394%)  route 0.060ns (60.606%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.373ns
    Source Clock Delay      (SCD):    0.324ns
    Clock Pessimism Removal (CPR):    0.043ns
  Clock Net Delay (Source):      0.324ns (routing 0.001ns, distribution 0.323ns)
  Clock Net Delay (Destination): 0.373ns (routing 0.001ns, distribution 0.372ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r                 
    BUFG_GT_X1Y146       BUFG_GT                      0.000     0.000 r  static         <hidden>
    X5Y6 (CLOCK_ROOT)    net (fo=31, routed)          0.324     0.324    static         <hidden>
    SLICE_X159Y417       FDSE                                         r  static         <hidden>
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X159Y417       FDSE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     0.363 r  static         <hidden>
                         net (fo=2, routed)           0.060     0.423    static         <hidden>
    SLICE_X159Y417       FDRE                                         r  static         <hidden>
  -------------------------------------------------------------------    ----------------------------------

                         (clock static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r                 
    BUFG_GT_X1Y146       BUFG_GT                      0.000     0.000 r  static         <hidden>
    X5Y6 (CLOCK_ROOT)    net (fo=31, routed)          0.373     0.373    static         <hidden>
    SLICE_X159Y417       FDRE                                         r  static         <hidden>
                         clock pessimism             -0.043     0.330                     
    SLICE_X159Y417       FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.047     0.377    static           <hidden>
  -------------------------------------------------------------------
                         required time                         -0.377                     
                         arrival time                           0.423                     
  -------------------------------------------------------------------
                         slack                                  0.046                     





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     FDPE/C   n/a            0.550         8.000       7.450      SLICE_X160Y417  <hidden>
Low Pulse Width   Slow    FDPE/C   n/a            0.275         4.000       3.725      SLICE_X160Y417  <hidden>
High Pulse Width  Slow    FDPE/C   n/a            0.275         4.000       3.725      SLICE_X160Y417  <hidden>



---------------------------------------------------------------------------------------------------
From Clock:  static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O
  To Clock:  static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O

Setup :            0  Failing Endpoints,  Worst Slack        7.046ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.052ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.725ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.046ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O rise@8.000ns - static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.778ns  (logic 0.180ns (23.136%)  route 0.598ns (76.864%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.075ns = ( 9.075 - 8.000 ) 
    Source Clock Delay      (SCD):    1.269ns
    Clock Pessimism Removal (CPR):    0.124ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.269ns (routing 0.419ns, distribution 0.850ns)
  Clock Net Delay (Destination): 1.075ns (routing 0.379ns, distribution 0.696ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r                 
    BUFG_GT_X1Y162       BUFG_GT                      0.000     0.000 r  static         <hidden>
    X5Y7 (CLOCK_ROOT)    net (fo=31, routed)          1.269     1.269    static         <hidden>
    SLICE_X161Y435       FDRE                                         r  static         <hidden>
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X161Y435       FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     1.348 r  static         <hidden>
                         net (fo=2, routed)           0.247     1.595    static         <hidden>
    SLICE_X161Y435       LUT5 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.101     1.696 r  static         <hidden>
                         net (fo=18, routed)          0.351     2.047    static         <hidden>
    SLICE_X162Y436       FDCE                                         r  static         <hidden>
  -------------------------------------------------------------------    ----------------------------------

                         (clock static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      8.000     8.000 r                 
    BUFG_GT_X1Y162       BUFG_GT                      0.000     8.000 r  static         <hidden>
    X5Y7 (CLOCK_ROOT)    net (fo=31, routed)          1.075     9.075    static         <hidden>
    SLICE_X162Y436       FDCE                                         r  static         <hidden>
                         clock pessimism              0.124     9.199                     
                         clock uncertainty           -0.046     9.153                     
    SLICE_X162Y436       FDCE (Setup_AFF_SLICEL_C_CE)
                                                     -0.060     9.093    static           <hidden>
  -------------------------------------------------------------------
                         required time                          9.093                     
                         arrival time                          -2.047                     
  -------------------------------------------------------------------
                         slack                                  7.046                     





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDSE clocked by static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O rise@0.000ns - static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.105ns  (logic 0.038ns (36.190%)  route 0.067ns (63.810%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.798ns
    Source Clock Delay      (SCD):    0.697ns
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Net Delay (Source):      0.697ns (routing 0.231ns, distribution 0.466ns)
  Clock Net Delay (Destination): 0.798ns (routing 0.259ns, distribution 0.539ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r                 
    BUFG_GT_X1Y162       BUFG_GT                      0.000     0.000 r  static         <hidden>
    X5Y7 (CLOCK_ROOT)    net (fo=31, routed)          0.697     0.697    static         <hidden>
    SLICE_X161Y435       FDSE                                         r  static         <hidden>
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X161Y435       FDSE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     0.735 r  static         <hidden>
                         net (fo=2, routed)           0.067     0.802    static         <hidden>
    SLICE_X161Y435       FDRE                                         r  static         <hidden>
  -------------------------------------------------------------------    ----------------------------------

                         (clock static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r                 
    BUFG_GT_X1Y162       BUFG_GT                      0.000     0.000 r  static         <hidden>
    X5Y7 (CLOCK_ROOT)    net (fo=31, routed)          0.798     0.798    static         <hidden>
    SLICE_X161Y435       FDRE                                         r  static         <hidden>
                         clock pessimism             -0.095     0.703                     
    SLICE_X161Y435       FDRE (Hold_EFF2_SLICEM_C_D)
                                                      0.047     0.750    static           <hidden>
  -------------------------------------------------------------------
                         required time                         -0.750                     
                         arrival time                           0.802                     
  -------------------------------------------------------------------
                         slack                                  0.052                     





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     FDPE/C   n/a            0.550         8.000       7.450      SLICE_X161Y434  <hidden>
Low Pulse Width   Slow    FDPE/C   n/a            0.275         4.000       3.725      SLICE_X161Y434  <hidden>
High Pulse Width  Slow    FDPE/C   n/a            0.275         4.000       3.725      SLICE_X161Y434  <hidden>



---------------------------------------------------------------------------------------------------
From Clock:  static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O
  To Clock:  static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O

Setup :            0  Failing Endpoints,  Worst Slack        6.859ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.059ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.725ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.859ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O rise@8.000ns - static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.994ns  (logic 0.171ns (17.203%)  route 0.823ns (82.797%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.213ns = ( 9.213 - 8.000 ) 
    Source Clock Delay      (SCD):    1.401ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.401ns (routing 0.543ns, distribution 0.858ns)
  Clock Net Delay (Destination): 1.213ns (routing 0.485ns, distribution 0.728ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r                 
    BUFG_GT_X1Y153       BUFG_GT                      0.000     0.000 r  static         <hidden>
    X5Y7 (CLOCK_ROOT)    net (fo=31, routed)          1.401     1.401    static         <hidden>
    SLICE_X164Y439       FDRE                                         r  static         <hidden>
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X164Y439       FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     1.482 r  static         <hidden>
                         net (fo=2, routed)           0.231     1.713    static         <hidden>
    SLICE_X164Y439       LUT5 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.090     1.803 r  static         <hidden>
                         net (fo=18, routed)          0.592     2.395    static         <hidden>
    SLICE_X164Y446       FDCE                                         r  static         <hidden>
  -------------------------------------------------------------------    ----------------------------------

                         (clock static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      8.000     8.000 r                 
    BUFG_GT_X1Y153       BUFG_GT                      0.000     8.000 r  static         <hidden>
    X5Y7 (CLOCK_ROOT)    net (fo=31, routed)          1.213     9.213    static         <hidden>
    SLICE_X164Y446       FDCE                                         r  static         <hidden>
                         clock pessimism              0.147     9.360                     
                         clock uncertainty           -0.046     9.314                     
    SLICE_X164Y446       FDCE (Setup_EFF_SLICEL_C_CE)
                                                     -0.060     9.254    static           <hidden>
  -------------------------------------------------------------------
                         required time                          9.254                     
                         arrival time                          -2.395                     
  -------------------------------------------------------------------
                         slack                                  6.859                     





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O rise@0.000ns - static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.111ns  (logic 0.056ns (50.450%)  route 0.055ns (49.550%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.886ns
    Source Clock Delay      (SCD):    0.775ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Net Delay (Source):      0.775ns (routing 0.306ns, distribution 0.469ns)
  Clock Net Delay (Destination): 0.886ns (routing 0.347ns, distribution 0.539ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r                 
    BUFG_GT_X1Y153       BUFG_GT                      0.000     0.000 r  static         <hidden>
    X5Y7 (CLOCK_ROOT)    net (fo=31, routed)          0.775     0.775    static         <hidden>
    SLICE_X164Y446       FDCE                                         r  static         <hidden>
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X164Y446       FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.814 r  static         <hidden>
                         net (fo=2, routed)           0.048     0.862    static         <hidden>
    SLICE_X164Y446       CARRY8 (Prop_CARRY8_SLICEL_S[3]_O[3])
                                                      0.017     0.879 r  static         <hidden>
                         net (fo=1, routed)           0.007     0.886    static         <hidden>
    SLICE_X164Y446       FDCE                                         r  static         <hidden>
  -------------------------------------------------------------------    ----------------------------------

                         (clock static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r                 
    BUFG_GT_X1Y153       BUFG_GT                      0.000     0.000 r  static         <hidden>
    X5Y7 (CLOCK_ROOT)    net (fo=31, routed)          0.886     0.886    static         <hidden>
    SLICE_X164Y446       FDCE                                         r  static         <hidden>
                         clock pessimism             -0.105     0.781                     
    SLICE_X164Y446       FDCE (Hold_DFF_SLICEL_C_D)
                                                      0.046     0.827    static           <hidden>
  -------------------------------------------------------------------
                         required time                         -0.827                     
                         arrival time                           0.886                     
  -------------------------------------------------------------------
                         slack                                  0.059                     





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     FDPE/C   n/a            0.550         8.000       7.450      SLICE_X165Y445  <hidden>
Low Pulse Width   Slow    FDPE/C   n/a            0.275         4.000       3.725      SLICE_X165Y445  <hidden>
High Pulse Width  Slow    FDPE/C   n/a            0.275         4.000       3.725      SLICE_X165Y445  <hidden>



---------------------------------------------------------------------------------------------------
From Clock:  static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[8].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O
  To Clock:  static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[8].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O

Setup :            0  Failing Endpoints,  Worst Slack        7.222ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.048ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.725ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.222ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[8].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[8].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[8].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[8].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O rise@8.000ns - static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[8].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.639ns  (logic 0.221ns (34.585%)  route 0.418ns (65.415%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.476ns = ( 8.476 - 8.000 ) 
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    0.048ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.557ns (routing 0.002ns, distribution 0.555ns)
  Clock Net Delay (Destination): 0.476ns (routing 0.001ns, distribution 0.475ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[8].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r                 
    BUFG_GT_X1Y175       BUFG_GT                      0.000     0.000 r  static         <hidden>
    X5Y7 (CLOCK_ROOT)    net (fo=31, routed)          0.557     0.557    static         <hidden>
    SLICE_X163Y465       FDRE                                         r  static         <hidden>
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X163Y465       FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.076     0.633 r  static         <hidden>
                         net (fo=2, routed)           0.173     0.806    static         <hidden>
    SLICE_X163Y465       LUT5 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.145     0.951 r  static         <hidden>
                         net (fo=18, routed)          0.245     1.196    static         <hidden>
    SLICE_X164Y469       FDCE                                         r  static         <hidden>
  -------------------------------------------------------------------    ----------------------------------

                         (clock static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[8].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      8.000     8.000 r                 
    BUFG_GT_X1Y175       BUFG_GT                      0.000     8.000 r  static         <hidden>
    X5Y7 (CLOCK_ROOT)    net (fo=31, routed)          0.476     8.476    static         <hidden>
    SLICE_X164Y469       FDCE                                         r  static         <hidden>
                         clock pessimism              0.048     8.524                     
                         clock uncertainty           -0.046     8.478                     
    SLICE_X164Y469       FDCE (Setup_AFF_SLICEL_C_CE)
                                                     -0.060     8.418    static           <hidden>
  -------------------------------------------------------------------
                         required time                          8.418                     
                         arrival time                          -1.196                     
  -------------------------------------------------------------------
                         slack                                  7.222                     





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDSE clocked by static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[8].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[8].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[8].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[8].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O rise@0.000ns - static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[8].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.101ns  (logic 0.038ns (37.624%)  route 0.063ns (62.376%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.362ns
    Source Clock Delay      (SCD):    0.314ns
    Clock Pessimism Removal (CPR):    0.042ns
  Clock Net Delay (Source):      0.314ns (routing 0.001ns, distribution 0.313ns)
  Clock Net Delay (Destination): 0.362ns (routing 0.001ns, distribution 0.361ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[8].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r                 
    BUFG_GT_X1Y175       BUFG_GT                      0.000     0.000 r  static         <hidden>
    X5Y7 (CLOCK_ROOT)    net (fo=31, routed)          0.314     0.314    static         <hidden>
    SLICE_X163Y465       FDSE                                         r  static         <hidden>
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X163Y465       FDSE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     0.352 r  static         <hidden>
                         net (fo=2, routed)           0.063     0.415    static         <hidden>
    SLICE_X163Y465       FDRE                                         r  static         <hidden>
  -------------------------------------------------------------------    ----------------------------------

                         (clock static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[8].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r                 
    BUFG_GT_X1Y175       BUFG_GT                      0.000     0.000 r  static         <hidden>
    X5Y7 (CLOCK_ROOT)    net (fo=31, routed)          0.362     0.362    static         <hidden>
    SLICE_X163Y465       FDRE                                         r  static         <hidden>
                         clock pessimism             -0.042     0.320                     
    SLICE_X163Y465       FDRE (Hold_EFF2_SLICEM_C_D)
                                                      0.047     0.367    static           <hidden>
  -------------------------------------------------------------------
                         required time                         -0.367                     
                         arrival time                           0.415                     
  -------------------------------------------------------------------
                         slack                                  0.048                     





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[8].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[8].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     FDPE/C   n/a            0.550         8.000       7.450      SLICE_X163Y470  <hidden>
Low Pulse Width   Slow    FDPE/C   n/a            0.275         4.000       3.725      SLICE_X163Y470  <hidden>
High Pulse Width  Slow    FDPE/C   n/a            0.275         4.000       3.725      SLICE_X163Y470  <hidden>



---------------------------------------------------------------------------------------------------
From Clock:  static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[9].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O
  To Clock:  static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[9].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O

Setup :            0  Failing Endpoints,  Worst Slack        6.919ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.045ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.725ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.919ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[9].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[9].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[9].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[9].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O rise@8.000ns - static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[9].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.942ns  (logic 0.203ns (21.550%)  route 0.739ns (78.450%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.199ns = ( 9.199 - 8.000 ) 
    Source Clock Delay      (SCD):    1.374ns
    Clock Pessimism Removal (CPR):    0.143ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.374ns (routing 0.558ns, distribution 0.816ns)
  Clock Net Delay (Destination): 1.199ns (routing 0.498ns, distribution 0.701ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[9].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r                 
    BUFG_GT_X1Y174       BUFG_GT                      0.000     0.000 r  static         <hidden>
    X5Y8 (CLOCK_ROOT)    net (fo=31, routed)          1.374     1.374    static         <hidden>
    SLICE_X154Y525       FDRE                                         r  static         <hidden>
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X154Y525       FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.079     1.453 r  static         <hidden>
                         net (fo=2, routed)           0.279     1.732    static         <hidden>
    SLICE_X154Y525       LUT5 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.124     1.856 r  static         <hidden>
                         net (fo=18, routed)          0.460     2.316    static         <hidden>
    SLICE_X154Y530       FDCE                                         r  static         <hidden>
  -------------------------------------------------------------------    ----------------------------------

                         (clock static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[9].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      8.000     8.000 r                 
    BUFG_GT_X1Y174       BUFG_GT                      0.000     8.000 r  static         <hidden>
    X5Y8 (CLOCK_ROOT)    net (fo=31, routed)          1.199     9.199    static         <hidden>
    SLICE_X154Y530       FDCE                                         r  static         <hidden>
                         clock pessimism              0.143     9.342                     
                         clock uncertainty           -0.046     9.295                     
    SLICE_X154Y530       FDCE (Setup_EFF_SLICEL_C_CE)
                                                     -0.060     9.235    static           <hidden>
  -------------------------------------------------------------------
                         required time                          9.235                     
                         arrival time                          -2.316                     
  -------------------------------------------------------------------
                         slack                                  6.919                     





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDSE clocked by static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[9].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[9].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[9].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[9].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O rise@0.000ns - static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[9].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.098ns  (logic 0.039ns (39.796%)  route 0.059ns (60.204%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.877ns
    Source Clock Delay      (SCD):    0.766ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Net Delay (Source):      0.766ns (routing 0.312ns, distribution 0.454ns)
  Clock Net Delay (Destination): 0.877ns (routing 0.355ns, distribution 0.522ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[9].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r                 
    BUFG_GT_X1Y174       BUFG_GT                      0.000     0.000 r  static         <hidden>
    X5Y8 (CLOCK_ROOT)    net (fo=31, routed)          0.766     0.766    static         <hidden>
    SLICE_X154Y525       FDSE                                         r  static         <hidden>
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X154Y525       FDSE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     0.805 r  static         <hidden>
                         net (fo=2, routed)           0.059     0.864    static         <hidden>
    SLICE_X154Y525       FDRE                                         r  static         <hidden>
  -------------------------------------------------------------------    ----------------------------------

                         (clock static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[9].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r                 
    BUFG_GT_X1Y174       BUFG_GT                      0.000     0.000 r  static         <hidden>
    X5Y8 (CLOCK_ROOT)    net (fo=31, routed)          0.877     0.877    static         <hidden>
    SLICE_X154Y525       FDRE                                         r  static         <hidden>
                         clock pessimism             -0.105     0.772                     
    SLICE_X154Y525       FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.047     0.819    static           <hidden>
  -------------------------------------------------------------------
                         required time                         -0.819                     
                         arrival time                           0.864                     
  -------------------------------------------------------------------
                         slack                                  0.045                     





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[9].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[9].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     FDPE/C   n/a            0.550         8.000       7.450      SLICE_X153Y526  <hidden>
Low Pulse Width   Slow    FDPE/C   n/a            0.275         4.000       3.725      SLICE_X153Y526  <hidden>
High Pulse Width  Slow    FDPE/C   n/a            0.275         4.000       3.725      SLICE_X153Y526  <hidden>



---------------------------------------------------------------------------------------------------
From Clock:  mmcm_clkout6
  To Clock:  mmcm_clkout0

Setup :            0  Failing Endpoints,  Worst Slack        1.729ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.729ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_write_strobe_riuclk_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.749ns period=7.497ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_io_write_strobe_sync/SYNC[0].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (MaxDelay Path 3.000ns)
  Data Path Delay:        1.296ns  (logic 0.076ns (5.864%)  route 1.220ns (94.136%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X123Y804                                    0.000     0.000 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_write_strobe_riuclk_reg/C
    SLICE_X123Y804       FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     0.076 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_write_strobe_riuclk_reg/Q
                         net (fo=17, routed)          1.220     1.296    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_io_write_strobe_sync/D[0]
    SLICE_X122Y760       FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_io_write_strobe_sync/SYNC[0].sync_reg_reg[0]/D
  -------------------------------------------------------------------    ----------------------------------

                         max delay                    3.000     3.000                   
    SLICE_X122Y760       FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025     3.025    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_io_write_strobe_sync/SYNC[0].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          3.025                     
                         arrival time                          -1.296                     
  -------------------------------------------------------------------
                         slack                                  1.729                     





---------------------------------------------------------------------------------------------------
From Clock:  clk_main_a0
  To Clock:  mmcm_clkout0

Setup :            0  Failing Endpoints,  Worst Slack        7.253ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.253ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_stat[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_main_a0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_stat[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.772ns  (logic 0.079ns (10.233%)  route 0.693ns (89.767%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X111Y710                                    0.000     0.000 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_stat[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X111Y710       FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     0.079 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_stat[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.693     0.772    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_stat[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X111Y710       FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_stat[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    ----------------------------------

                         max delay                    8.000     8.000                   
    SLICE_X111Y710       FDRE (Setup_GFF2_SLICEL_C_D)
                                                      0.025     8.025    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_stat[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          8.025                     
                         arrival time                          -0.772                     
  -------------------------------------------------------------------
                         slack                                  7.253                     





---------------------------------------------------------------------------------------------------
From Clock:  mmcm_clkout0
  To Clock:  pll_clk[0]_DIV

Setup :            0  Failing Endpoints,  Worst Slack        0.730ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.749ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.730ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_low_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[1]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[0]_DIV  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             pll_clk[0]_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.749ns  (pll_clk[0]_DIV rise@3.749ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        1.818ns  (logic 0.081ns (4.455%)  route 1.737ns (95.545%))
  Logic Levels:           0  
  Clock Path Skew:        -0.866ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.714ns = ( 6.462 - 3.749 ) 
    Source Clock Delay      (SCD):    3.089ns
    Clock Pessimism Removal (CPR):    -0.491ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.070ns
    Phase Error              (PE):    0.141ns
  Clock Net Delay (Source):      2.001ns (routing 0.854ns, distribution 1.147ns)
  Clock Net Delay (Destination): 1.594ns (routing 0.777ns, distribution 0.817ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r                 
    K18                                               0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.496     0.496 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.546    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.546 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.397     0.943    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y12           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.816 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.060    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y308        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.088 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y11 (CLOCK_ROOT)   net (fo=31625, routed)       2.001     3.089    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/wosp_reg[2]_80
    SLICE_X112Y770       FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_low_reg[1]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X112Y770       FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     3.170 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_low_reg[1]/Q
                         net (fo=9, routed)           1.737     4.907    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/ch0_mcal_clb2phy_t_b_low[1]
    BITSLICE_CONTROL_X1Y92
                         BITSLICE_CONTROL                             r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[1]
  -------------------------------------------------------------------    ----------------------------------

                         (clock pll_clk[0]_DIV rise edge)
                                                      3.749     3.749 r                 
    K18                                               0.000     3.749 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     3.749    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.400     4.148 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.188    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.188 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.344     4.532    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y12           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.162 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     5.376    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y308        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.400 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y11 (CLOCK_ROOT)   net (fo=31625, routed)       1.594     6.994    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLL_X1Y23            PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                     -0.817     6.177 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.093     6.270    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X1Y92
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_DIV2_CLK_Q)
                                                      0.117     6.387 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV2_CLK_Q
    BITSLICE_CONTROL_X1Y92
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV2_CLK_Q_TX_DIV4_CLK_Q)
                                                      0.075     6.462 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q
                         clock pessimism             -0.491     5.971                     
                         clock uncertainty           -0.191     5.780                     
    BITSLICE_CONTROL_X1Y92
                         BITSLICE_CONTROL (Setup_CONTROL_BITSLICE_CONTROL_TX_DIV4_CLK_Q_TBYTE_IN[1])
                                                     -0.144     5.636    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                          5.636                     
                         arrival time                          -4.907                     
  -------------------------------------------------------------------
                         slack                                  0.730                     





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.749ns  (arrival time - required time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[3].u_ddr_mc_rd_en_low/rdEn_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[3]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[0]_DIV  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             pll_clk[0]_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[0]_DIV rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.058ns (16.812%)  route 0.287ns (83.188%))
  Logic Levels:           0  
  Clock Path Skew:        -0.863ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.070ns
    Source Clock Delay      (SCD):    3.424ns
    Clock Pessimism Removal (CPR):    -0.491ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.070ns
    Phase Error              (PE):    0.141ns
  Clock Net Delay (Source):      1.772ns (routing 0.777ns, distribution 0.995ns)
  Clock Net Delay (Destination): 1.775ns (routing 0.854ns, distribution 0.921ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r                 
    K18                                               0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.400     0.400 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.440    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.440 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.344     0.784    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y12           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.414 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.628    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y308        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.652 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y11 (CLOCK_ROOT)   net (fo=31625, routed)       1.772     3.424    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[3].u_ddr_mc_rd_en_low/rsMask_reg[7][4]_0
    SLICE_X112Y736       FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[3].u_ddr_mc_rd_en_low/rdEn_reg[3]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X112Y736       FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.058     3.482 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[3].u_ddr_mc_rd_en_low/rdEn_reg[3]/Q
                         net (fo=1, routed)           0.287     3.769    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/ch0_mcal_clb2phy_rden_low[3]
    BITSLICE_CONTROL_X1Y94
                         BITSLICE_CONTROL                             r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[3]
  -------------------------------------------------------------------    ----------------------------------

                         (clock pll_clk[0]_DIV rise edge)
                                                      0.000     0.000 f                 
    K18                                               0.000     0.000 f  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.496     0.496 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.546    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.546 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.397     0.943    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y12           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.816 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.060    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y308        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.088 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y11 (CLOCK_ROOT)   net (fo=31625, routed)       1.775     2.863    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLL_X1Y23            PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                     -1.245     1.618 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.140     1.758    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X1Y94
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_RX_DIV2_CLK_Q)
                                                      0.193     1.951 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV2_CLK_Q
    BITSLICE_CONTROL_X1Y94
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_DIV2_CLK_Q_RX_DIV4_CLK_Q)
                                                      0.119     2.070 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q
                         clock pessimism              0.491     2.561                     
                         clock uncertainty            0.191     2.752                     
    BITSLICE_CONTROL_X1Y94
                         BITSLICE_CONTROL (Hold_CONTROL_BITSLICE_CONTROL_RX_DIV4_CLK_Q_PHY_RDEN[3])
                                                      0.268     3.020    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                         -3.020                     
                         arrival time                           3.769                     
  -------------------------------------------------------------------
                         slack                                  0.749                     





---------------------------------------------------------------------------------------------------
From Clock:  mmcm_clkout0
  To Clock:  pll_clk[1]_DIV

Setup :            0  Failing Endpoints,  Worst Slack        0.699ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.695ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.699ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/clb2phy_t_b_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[0]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[1]_DIV  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             pll_clk[1]_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.749ns  (pll_clk[1]_DIV rise@3.749ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        1.951ns  (logic 0.079ns (4.049%)  route 1.872ns (95.951%))
  Logic Levels:           0  
  Clock Path Skew:        -0.768ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.767ns = ( 6.515 - 3.749 ) 
    Source Clock Delay      (SCD):    3.095ns
    Clock Pessimism Removal (CPR):    -0.439ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.070ns
    Phase Error              (PE):    0.141ns
  Clock Net Delay (Source):      2.007ns (routing 0.854ns, distribution 1.153ns)
  Clock Net Delay (Destination): 1.637ns (routing 0.777ns, distribution 0.860ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r                 
    K18                                               0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.496     0.496 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.546    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.546 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.397     0.943    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y12           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.816 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.060    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y308        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.088 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y11 (CLOCK_ROOT)   net (fo=31625, routed)       2.007     3.095    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/div_clk
    SLICE_X113Y766       FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/clb2phy_t_b_addr_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X113Y766       FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.079     3.174 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/clb2phy_t_b_addr_reg[0]/Q
                         net (fo=6, routed)           1.872     5.046    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/clb2phy_t_b_low[0]
    BITSLICE_CONTROL_X1Y96
                         BITSLICE_CONTROL                             r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[0]
  -------------------------------------------------------------------    ----------------------------------

                         (clock pll_clk[1]_DIV rise edge)
                                                      3.749     3.749 r                 
    K18                                               0.000     3.749 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     3.749    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.400     4.148 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.188    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.188 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.344     4.532    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y12           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.162 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     5.376    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y308        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.400 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y11 (CLOCK_ROOT)   net (fo=31625, routed)       1.637     7.037    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLL_X1Y24            PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                     -0.817     6.220 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.103     6.323    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X1Y96
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_DIV2_CLK_Q)
                                                      0.117     6.440 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV2_CLK_Q
    BITSLICE_CONTROL_X1Y96
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV2_CLK_Q_TX_DIV4_CLK_Q)
                                                      0.075     6.515 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q
                         clock pessimism             -0.439     6.076                     
                         clock uncertainty           -0.191     5.885                     
    BITSLICE_CONTROL_X1Y96
                         BITSLICE_CONTROL (Setup_CONTROL_BITSLICE_CONTROL_TX_DIV4_CLK_Q_TBYTE_IN[0])
                                                     -0.140     5.745    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                          5.745                     
                         arrival time                          -5.046                     
  -------------------------------------------------------------------
                         slack                                  0.699                     





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.695ns  (arrival time - required time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[5].u_ddr_mc_rd_en_low/rdEn_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[3]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[1]_DIV  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             pll_clk[1]_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[1]_DIV rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.058ns (20.209%)  route 0.229ns (79.791%))
  Logic Levels:           0  
  Clock Path Skew:        -0.867ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.125ns
    Source Clock Delay      (SCD):    3.431ns
    Clock Pessimism Removal (CPR):    -0.440ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.070ns
    Phase Error              (PE):    0.141ns
  Clock Net Delay (Source):      1.779ns (routing 0.777ns, distribution 1.002ns)
  Clock Net Delay (Destination): 1.822ns (routing 0.854ns, distribution 0.968ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r                 
    K18                                               0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.400     0.400 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.440    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.440 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.344     0.784    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y12           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.414 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.628    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y308        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.652 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y11 (CLOCK_ROOT)   net (fo=31625, routed)       1.779     3.431    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[5].u_ddr_mc_rd_en_low/rsMask_reg[7][4]_0
    SLICE_X113Y774       FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[5].u_ddr_mc_rd_en_low/rdEn_reg[3]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X113Y774       FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.058     3.489 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[5].u_ddr_mc_rd_en_low/rdEn_reg[3]/Q
                         net (fo=1, routed)           0.229     3.718    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/ch0_mcal_clb2phy_rden_low[3]
    BITSLICE_CONTROL_X1Y102
                         BITSLICE_CONTROL                             r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[3]
  -------------------------------------------------------------------    ----------------------------------

                         (clock pll_clk[1]_DIV rise edge)
                                                      0.000     0.000 r                 
    K18                                               0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.496     0.496 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.546    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.546 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.397     0.943    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y12           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.816 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.060    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y308        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.088 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y11 (CLOCK_ROOT)   net (fo=31625, routed)       1.822     2.910    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLL_X1Y24            PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                     -1.245     1.665 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.148     1.813    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X1Y102
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_RX_DIV2_CLK_Q)
                                                      0.193     2.006 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV2_CLK_Q
    BITSLICE_CONTROL_X1Y102
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_DIV2_CLK_Q_RX_DIV4_CLK_Q)
                                                      0.119     2.125 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q
                         clock pessimism              0.440     2.564                     
                         clock uncertainty            0.191     2.755                     
    BITSLICE_CONTROL_X1Y102
                         BITSLICE_CONTROL (Hold_CONTROL_BITSLICE_CONTROL_RX_DIV4_CLK_Q_PHY_RDEN[3])
                                                      0.268     3.023    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                         -3.023                     
                         arrival time                           3.718                     
  -------------------------------------------------------------------
                         slack                                  0.695                     





---------------------------------------------------------------------------------------------------
From Clock:  mmcm_clkout0
  To Clock:  pll_clk[2]_DIV

Setup :            0  Failing Endpoints,  Worst Slack        0.797ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.605ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.797ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[8].u_ddr_mc_wr_byte/genBit[1].u_ddr_mc_wr_bit/dReg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[7]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[2]_DIV  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             pll_clk[2]_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.749ns  (pll_clk[2]_DIV rise@3.749ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        2.087ns  (logic 0.077ns (3.690%)  route 2.010ns (96.311%))
  Logic Levels:           0  
  Clock Path Skew:        -0.668ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.901ns = ( 6.649 - 3.749 ) 
    Source Clock Delay      (SCD):    3.090ns
    Clock Pessimism Removal (CPR):    -0.479ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.070ns
    Phase Error              (PE):    0.141ns
  Clock Net Delay (Source):      2.002ns (routing 0.854ns, distribution 1.148ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r                 
    K18                                               0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.496     0.496 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.546    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.546 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.397     0.943    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y12           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.816 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.060    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y308        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.088 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y11 (CLOCK_ROOT)   net (fo=31625, routed)       2.002     3.090    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[8].u_ddr_mc_wr_byte/genBit[1].u_ddr_mc_wr_bit/wosp_reg[2]_1
    SLICE_X119Y732       FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[8].u_ddr_mc_wr_byte/genBit[1].u_ddr_mc_wr_bit/dReg_reg[7]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X119Y732       FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     3.167 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[8].u_ddr_mc_wr_byte/genBit[1].u_ddr_mc_wr_bit/dReg_reg[7]/Q
                         net (fo=1, routed)           2.010     5.177    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/ch0_mcal_DQOut[7]
    BITSLICE_RX_TX_X1Y711
                         RXTX_BITSLICE                                r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[7]
  -------------------------------------------------------------------    ----------------------------------

                         (clock pll_clk[2]_DIV rise edge)
                                                      3.749     3.749 r                 
    K18                                               0.000     3.749 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     3.749    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.400     4.148 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.188    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.188 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.344     4.532    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y12           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.162 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     5.376    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y308        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.400 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=31625, routed)       1.655     7.055    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLL_X1Y27            PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                     -0.817     6.238 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.096     6.334    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X1Y109
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_DIV2_CLK_Q)
                                                      0.106     6.440 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV2_CLK_Q
    BITSLICE_CONTROL_X1Y109
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV2_CLK_Q_TX_DIV4_CLK_Q)
                                                      0.075     6.515 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q
    BITSLICE_CONTROL_X1Y109
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV4_CLK_Q_TX_BIT_CTRL_OUT3[26])
                                                      0.122     6.637 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT3[26]
                         net (fo=1, routed)           0.012     6.649    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/TX_BIT_CTRL_OUT3[26]
    BITSLICE_RX_TX_X1Y711
                         RXTX_BITSLICE                                r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism             -0.479     6.170                     
                         clock uncertainty           -0.191     5.979                     
    BITSLICE_RX_TX_X1Y711
                         RXTX_BITSLICE (Setup_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[7])
                                                     -0.006     5.973    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                          5.973                     
                         arrival time                          -5.177                     
  -------------------------------------------------------------------
                         slack                                  0.797                     





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.605ns  (arrival time - required time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[7].u_ddr_mc_rd_en_low/rdEn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[0]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[2]_DIV  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             pll_clk[2]_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[2]_DIV rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.058ns (29.442%)  route 0.139ns (70.558%))
  Logic Levels:           0  
  Clock Path Skew:        -0.866ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.132ns
    Source Clock Delay      (SCD):    3.434ns
    Clock Pessimism Removal (CPR):    -0.437ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.070ns
    Phase Error              (PE):    0.141ns
  Clock Net Delay (Source):      1.782ns (routing 0.777ns, distribution 1.005ns)
  Clock Net Delay (Destination): 1.843ns (routing 0.854ns, distribution 0.989ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r                 
    K18                                               0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.400     0.400 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.440    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.440 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.344     0.784    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y12           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.414 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.628    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y308        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.652 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y11 (CLOCK_ROOT)   net (fo=31625, routed)       1.782     3.434    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[7].u_ddr_mc_rd_en_low/rsMask_reg[7][4]_0
    SLICE_X112Y799       FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[7].u_ddr_mc_rd_en_low/rdEn_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X112Y799       FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.058     3.492 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[7].u_ddr_mc_rd_en_low/rdEn_reg[0]/Q
                         net (fo=1, routed)           0.139     3.631    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/ch0_mcal_clb2phy_rden_low[0]
    BITSLICE_CONTROL_X1Y106
                         BITSLICE_CONTROL                             r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[0]
  -------------------------------------------------------------------    ----------------------------------

                         (clock pll_clk[2]_DIV rise edge)
                                                      0.000     0.000 r                 
    K18                                               0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.496     0.496 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.546    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.546 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.397     0.943    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y12           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.816 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.060    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y308        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.088 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y11 (CLOCK_ROOT)   net (fo=31625, routed)       1.843     2.931    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLL_X1Y27            PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                     -1.245     1.686 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.134     1.820    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X1Y106
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_RX_DIV2_CLK_Q)
                                                      0.193     2.013 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV2_CLK_Q
    BITSLICE_CONTROL_X1Y106
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_DIV2_CLK_Q_RX_DIV4_CLK_Q)
                                                      0.119     2.132 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q
                         clock pessimism              0.437     2.568                     
                         clock uncertainty            0.191     2.759                     
    BITSLICE_CONTROL_X1Y106
                         BITSLICE_CONTROL (Hold_CONTROL_BITSLICE_CONTROL_RX_DIV4_CLK_Q_PHY_RDEN[0])
                                                      0.267     3.026    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                         -3.026                     
                         arrival time                           3.631                     
  -------------------------------------------------------------------
                         slack                                  0.605                     





---------------------------------------------------------------------------------------------------
From Clock:  mmcm_clkout0
  To Clock:  mmcm_clkout6

Setup :            0  Failing Endpoints,  Worst Slack        4.276ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.276ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_read_data_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[25].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.749ns period=7.497ns})
  Path Group:             mmcm_clkout6
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.749ns  (logic 0.076ns (10.147%)  route 0.673ns (89.853%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X123Y772                                    0.000     0.000 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_read_data_reg[25]/C
    SLICE_X123Y772       FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     0.076 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_read_data_reg[25]/Q
                         net (fo=1, routed)           0.673     0.749    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[31].sync_reg_reg[0]_0[25]
    SLICE_X123Y777       FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[25].sync_reg_reg[0]/D
  -------------------------------------------------------------------    ----------------------------------

                         max delay                    5.000     5.000                   
    SLICE_X123Y777       FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025     5.025    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[25].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          5.025                     
                         arrival time                          -0.749                     
  -------------------------------------------------------------------
                         slack                                  4.276                     





---------------------------------------------------------------------------------------------------
From Clock:  mmcm_clkout6_1
  To Clock:  mmcm_clkout0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.712ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.712ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6_1  {rise@0.000ns fall@3.749ns period=7.497ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[8].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0_1  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             mmcm_clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (MaxDelay Path 3.000ns)
  Data Path Delay:        2.313ns  (logic 0.079ns (3.415%)  route 2.234ns (96.585%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X49Y565                                     0.000     0.000 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[8]/C
    SLICE_X49Y565        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     0.079 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[8]/Q
                         net (fo=46, routed)          2.234     2.313    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_io_addr_sync/io_address_riuclk[8]
    SLICE_X54Y534        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[8].sync_reg_reg[0]/D
  -------------------------------------------------------------------    ----------------------------------

                         max delay                    3.000     3.000                   
    SLICE_X54Y534        FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.025     3.025    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[8].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          3.025                     
                         arrival time                          -2.313                     
  -------------------------------------------------------------------
                         slack                                  0.712                     





---------------------------------------------------------------------------------------------------
From Clock:  clk_main_a0
  To Clock:  mmcm_clkout0_1

Setup :            0  Failing Endpoints,  Worst Slack        7.548ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.548ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_stat[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_main_a0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_stat[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0_1  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             mmcm_clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.477ns  (logic 0.079ns (16.562%)  route 0.398ns (83.438%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X92Y524                                     0.000     0.000 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_stat[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X92Y524        FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.079     0.079 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_stat[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.398     0.477    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_stat[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X94Y524        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_stat[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    ----------------------------------

                         max delay                    8.000     8.000                   
    SLICE_X94Y524        FDRE (Setup_GFF2_SLICEL_C_D)
                                                      0.025     8.025    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_stat[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          8.025                     
                         arrival time                          -0.477                     
  -------------------------------------------------------------------
                         slack                                  7.548                     





---------------------------------------------------------------------------------------------------
From Clock:  mmcm_clkout0_1
  To Clock:  pll_clk[0]_1_DIV

Setup :            0  Failing Endpoints,  Worst Slack        0.583ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.818ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.583ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_low_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0_1  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[1]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[0]_1_DIV  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             pll_clk[0]_1_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.749ns  (pll_clk[0]_1_DIV rise@3.749ns - mmcm_clkout0_1 rise@0.000ns)
  Data Path Delay:        1.960ns  (logic 0.081ns (4.133%)  route 1.879ns (95.867%))
  Logic Levels:           0  
  Clock Path Skew:        -0.871ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.033ns = ( 6.781 - 3.749 ) 
    Source Clock Delay      (SCD):    3.412ns
    Clock Pessimism Removal (CPR):    -0.492ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.070ns
    Phase Error              (PE):    0.141ns
  Clock Net Delay (Source):      2.202ns (routing 0.871ns, distribution 1.331ns)
  Clock Net Delay (Destination): 1.786ns (routing 0.793ns, distribution 0.993ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0_1 rise edge)
                                                      0.000     0.000 r                 
    E38                                               0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y202
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.631     0.631 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.681    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E38                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.681 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.384     1.065    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.938 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.182    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.210 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y7 (CLOCK_ROOT)    net (fo=31635, routed)       2.202     3.412    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/wosp_reg[2]_80
    SLICE_X57Y538        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_low_reg[1]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X57Y538        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     3.493 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_low_reg[1]/Q
                         net (fo=9, routed)           1.879     5.372    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/ch0_mcal_clb2phy_t_b_low[1]
    BITSLICE_CONTROL_X0Y56
                         BITSLICE_CONTROL                             r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[1]
  -------------------------------------------------------------------    ----------------------------------

                         (clock pll_clk[0]_1_DIV rise edge)
                                                      3.749     3.749 f                 
    E38                                               0.000     3.749 f  reconfigurable <hidden>
                         net (fo=0)                   0.000     3.749    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y202
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.534     4.282 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.322    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E38                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.322 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.333     4.655    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.285 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     5.499    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.523 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y7 (CLOCK_ROOT)    net (fo=31635, routed)       1.786     7.309    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLL_X0Y15            PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                     -0.817     6.492 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.097     6.589    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y56
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_DIV2_CLK_Q)
                                                      0.117     6.706 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV2_CLK_Q
    BITSLICE_CONTROL_X0Y56
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV2_CLK_Q_TX_DIV4_CLK_Q)
                                                      0.075     6.781 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q
                         clock pessimism             -0.492     6.290                     
                         clock uncertainty           -0.191     6.099                     
    BITSLICE_CONTROL_X0Y56
                         BITSLICE_CONTROL (Setup_CONTROL_BITSLICE_CONTROL_TX_DIV4_CLK_Q_TBYTE_IN[1])
                                                     -0.144     5.955    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                          5.955                     
                         arrival time                          -5.372                     
  -------------------------------------------------------------------
                         slack                                  0.583                     





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.818ns  (arrival time - required time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[1].u_ddr_mc_wr_byte/genBit[6].u_ddr_mc_wr_bit/dReg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0_1  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[0]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[0]_1_DIV  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             pll_clk[0]_1_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[0]_1_DIV rise@0.000ns - mmcm_clkout0_1 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.058ns (15.104%)  route 0.326ns (84.896%))
  Logic Levels:           0  
  Clock Path Skew:        -0.669ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.574ns
    Source Clock Delay      (SCD):    3.675ns
    Clock Pessimism Removal (CPR):    -0.431ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.070ns
    Phase Error              (PE):    0.141ns
  Clock Net Delay (Source):      1.900ns (routing 0.793ns, distribution 1.107ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0_1 rise edge)
                                                      0.000     0.000 r                 
    E38                                               0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y202
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.534     0.534 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.574    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E38                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.574 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.333     0.907    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.537 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.751    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.775 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y7 (CLOCK_ROOT)    net (fo=31635, routed)       1.900     3.675    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[1].u_ddr_mc_wr_byte/genBit[6].u_ddr_mc_wr_bit/dReg_reg[5]_0
    SLICE_X55Y443        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[1].u_ddr_mc_wr_byte/genBit[6].u_ddr_mc_wr_bit/dReg_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X55Y443        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.058     3.733 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[1].u_ddr_mc_wr_byte/genBit[6].u_ddr_mc_wr_bit/dReg_reg[0]/Q
                         net (fo=1, routed)           0.326     4.059    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/ch0_mcal_DQOut[0]
    BITSLICE_RX_TX_X0Y381
                         RXTX_BITSLICE                                r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[0]
  -------------------------------------------------------------------    ----------------------------------

                         (clock pll_clk[0]_1_DIV rise edge)
                                                      0.000     0.000 r                 
    E38                                               0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y202
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.631     0.631 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.681    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E38                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.681 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.384     1.065    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.938 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.182    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.210 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=31635, routed)       1.981     3.191    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLL_X0Y15            PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                     -1.245     1.946 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.134     2.080    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y58
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_DIV2_CLK_Q)
                                                      0.177     2.257 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV2_CLK_Q
    BITSLICE_CONTROL_X0Y58
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV2_CLK_Q_TX_DIV4_CLK_Q)
                                                      0.109     2.366 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q
    BITSLICE_CONTROL_X0Y58
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV4_CLK_Q_TX_BIT_CTRL_OUT4[26])
                                                      0.186     2.552 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT4[26]
                         net (fo=1, routed)           0.022     2.574    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/TX_BIT_CTRL_OUT4[26]
    BITSLICE_RX_TX_X0Y381
                         RXTX_BITSLICE                                r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism              0.431     3.005                     
                         clock uncertainty            0.191     3.196                     
    BITSLICE_RX_TX_X0Y381
                         RXTX_BITSLICE (Hold_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[0])
                                                      0.045     3.241    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                         -3.241                     
                         arrival time                           4.059                     
  -------------------------------------------------------------------
                         slack                                  0.818                     





---------------------------------------------------------------------------------------------------
From Clock:  mmcm_clkout0_1
  To Clock:  pll_clk[1]_1_DIV

Setup :            0  Failing Endpoints,  Worst Slack        0.692ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.758ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.692ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_CKE_dly_reg[1][5]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0_1  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[5]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[1]_1_DIV  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             pll_clk[1]_1_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.749ns  (pll_clk[1]_1_DIV rise@3.749ns - mmcm_clkout0_1 rise@0.000ns)
  Data Path Delay:        2.138ns  (logic 0.078ns (3.648%)  route 2.060ns (96.352%))
  Logic Levels:           0  
  Clock Path Skew:        -0.673ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.207ns = ( 6.955 - 3.749 ) 
    Source Clock Delay      (SCD):    3.392ns
    Clock Pessimism Removal (CPR):    -0.488ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.070ns
    Phase Error              (PE):    0.141ns
  Clock Net Delay (Source):      2.182ns (routing 0.871ns, distribution 1.311ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0_1 rise edge)
                                                      0.000     0.000 r                 
    E38                                               0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y202
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.631     0.631 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.681    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E38                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.681 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.384     1.065    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.938 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.182    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.210 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y7 (CLOCK_ROOT)    net (fo=31635, routed)       2.182     3.392    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/wosp_reg[2]
    SLICE_X66Y542        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_CKE_dly_reg[1][5]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X66Y542        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     3.470 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_CKE_dly_reg[1][5]/Q
                         net (fo=2, routed)           2.060     5.530    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/mcal_CKE[5]
    BITSLICE_RX_TX_X0Y424
                         RXTX_BITSLICE                                r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[5]
  -------------------------------------------------------------------    ----------------------------------

                         (clock pll_clk[1]_1_DIV rise edge)
                                                      3.749     3.749 r                 
    E38                                               0.000     3.749 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     3.749    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y202
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.534     4.282 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.322    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E38                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.322 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.333     4.655    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.285 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     5.499    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.523 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=31635, routed)       1.829     7.352    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLL_X0Y16            PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                     -0.817     6.535 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.102     6.637    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y65
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_DIV2_CLK_Q)
                                                      0.106     6.743 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV2_CLK_Q
    BITSLICE_CONTROL_X0Y65
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV2_CLK_Q_TX_DIV4_CLK_Q)
                                                      0.075     6.818 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q
    BITSLICE_CONTROL_X0Y65
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV4_CLK_Q_TX_BIT_CTRL_OUT2[26])
                                                      0.124     6.942 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT2[26]
                         net (fo=1, routed)           0.013     6.955    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/TX_BIT_CTRL_OUT2[26]
    BITSLICE_RX_TX_X0Y424
                         RXTX_BITSLICE                                r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism             -0.488     6.467                     
                         clock uncertainty           -0.191     6.276                     
    BITSLICE_RX_TX_X0Y424
                         RXTX_BITSLICE (Setup_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[5])
                                                     -0.054     6.222    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                          6.222                     
                         arrival time                          -5.530                     
  -------------------------------------------------------------------
                         slack                                  0.692                     





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.758ns  (arrival time - required time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[5].u_ddr_mc_wr_byte/genBit[5].u_ddr_mc_wr_bit/dReg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0_1  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[0]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[1]_1_DIV  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             pll_clk[1]_1_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[1]_1_DIV rise@0.000ns - mmcm_clkout0_1 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.058ns (17.957%)  route 0.265ns (82.043%))
  Logic Levels:           0  
  Clock Path Skew:        -0.677ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.635ns
    Source Clock Delay      (SCD):    3.740ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.070ns
    Phase Error              (PE):    0.141ns
  Clock Net Delay (Source):      1.965ns (routing 0.793ns, distribution 1.172ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0_1 rise edge)
                                                      0.000     0.000 r                 
    E38                                               0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y202
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.534     0.534 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.574    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E38                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.574 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.333     0.907    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.537 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.751    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.775 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y7 (CLOCK_ROOT)    net (fo=31635, routed)       1.965     3.740    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[5].u_ddr_mc_wr_byte/genBit[5].u_ddr_mc_wr_bit/dReg_reg[5]_0
    SLICE_X56Y529        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[5].u_ddr_mc_wr_byte/genBit[5].u_ddr_mc_wr_bit/dReg_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X56Y529        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.058     3.798 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[5].u_ddr_mc_wr_byte/genBit[5].u_ddr_mc_wr_bit/dReg_reg[0]/Q
                         net (fo=1, routed)           0.265     4.063    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/ch0_mcal_DQOut[0]
    BITSLICE_RX_TX_X0Y458
                         RXTX_BITSLICE                                r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[0]
  -------------------------------------------------------------------    ----------------------------------

                         (clock pll_clk[1]_1_DIV rise edge)
                                                      0.000     0.000 r                 
    E38                                               0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y202
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.631     0.631 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.681    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E38                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.681 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.384     1.065    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.938 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.182    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.210 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=31635, routed)       2.028     3.238    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLL_X0Y16            PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                     -1.245     1.993 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.148     2.141    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y70
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_DIV2_CLK_Q)
                                                      0.177     2.318 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV2_CLK_Q
    BITSLICE_CONTROL_X0Y70
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV2_CLK_Q_TX_DIV4_CLK_Q)
                                                      0.109     2.427 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q
    BITSLICE_CONTROL_X0Y70
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV4_CLK_Q_TX_BIT_CTRL_OUT3[26])
                                                      0.187     2.614 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT3[26]
                         net (fo=1, routed)           0.021     2.635    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/TX_BIT_CTRL_OUT3[26]
    BITSLICE_RX_TX_X0Y458
                         RXTX_BITSLICE                                r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism              0.427     3.062                     
                         clock uncertainty            0.191     3.253                     
    BITSLICE_RX_TX_X0Y458
                         RXTX_BITSLICE (Hold_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[0])
                                                      0.052     3.305    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                         -3.305                     
                         arrival time                           4.063                     
  -------------------------------------------------------------------
                         slack                                  0.758                     





---------------------------------------------------------------------------------------------------
From Clock:  mmcm_clkout0_1
  To Clock:  pll_clk[2]_1_DIV

Setup :            0  Failing Endpoints,  Worst Slack        0.703ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.614ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.703ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[3].u_ddr_mc_wr_byte/genBit[0].u_ddr_mc_wr_bit/dReg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0_1  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[4]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[2]_1_DIV  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             pll_clk[2]_1_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.749ns  (pll_clk[2]_1_DIV rise@3.749ns - mmcm_clkout0_1 rise@0.000ns)
  Data Path Delay:        2.027ns  (logic 0.079ns (3.897%)  route 1.948ns (96.103%))
  Logic Levels:           0  
  Clock Path Skew:        -0.806ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.223ns = ( 6.971 - 3.749 ) 
    Source Clock Delay      (SCD):    3.550ns
    Clock Pessimism Removal (CPR):    -0.479ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.070ns
    Phase Error              (PE):    0.141ns
  Clock Net Delay (Source):      2.340ns (routing 0.871ns, distribution 1.469ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0_1 rise edge)
                                                      0.000     0.000 r                 
    E38                                               0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y202
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.631     0.631 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.681    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E38                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.681 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.384     1.065    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.938 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.182    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.210 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y7 (CLOCK_ROOT)    net (fo=31635, routed)       2.340     3.550    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[3].u_ddr_mc_wr_byte/genBit[0].u_ddr_mc_wr_bit/dReg_reg[5]_0
    SLICE_X53Y496        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[3].u_ddr_mc_wr_byte/genBit[0].u_ddr_mc_wr_bit/dReg_reg[4]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X53Y496        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     3.629 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[3].u_ddr_mc_wr_byte/genBit[0].u_ddr_mc_wr_bit/dReg_reg[4]/Q
                         net (fo=1, routed)           1.948     5.577    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/ch0_mcal_DQOut[4]
    BITSLICE_RX_TX_X0Y502
                         RXTX_BITSLICE                                r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[4]
  -------------------------------------------------------------------    ----------------------------------

                         (clock pll_clk[2]_1_DIV rise edge)
                                                      3.749     3.749 f                 
    E38                                               0.000     3.749 f  reconfigurable <hidden>
                         net (fo=0)                   0.000     3.749    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y202
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.534     4.282 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.322    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E38                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.322 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.333     4.655    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.285 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     5.499    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.523 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=31635, routed)       1.845     7.368    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLL_X0Y18            PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                     -0.817     6.551 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.102     6.653    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y77
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_DIV2_CLK_Q)
                                                      0.106     6.759 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV2_CLK_Q
    BITSLICE_CONTROL_X0Y77
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV2_CLK_Q_TX_DIV4_CLK_Q)
                                                      0.075     6.834 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q
    BITSLICE_CONTROL_X0Y77
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV4_CLK_Q_TX_BIT_CTRL_OUT2[26])
                                                      0.124     6.958 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT2[26]
                         net (fo=1, routed)           0.013     6.971    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/TX_BIT_CTRL_OUT2[26]
    BITSLICE_RX_TX_X0Y502
                         RXTX_BITSLICE                                r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism             -0.479     6.492                     
                         clock uncertainty           -0.191     6.302                     
    BITSLICE_RX_TX_X0Y502
                         RXTX_BITSLICE (Setup_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[4])
                                                     -0.022     6.280    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                          6.280                     
                         arrival time                          -5.577                     
  -------------------------------------------------------------------
                         slack                                  0.703                     





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.614ns  (arrival time - required time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[4].u_ddr_mc_rd_en_low/rdEn_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0_1  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[3]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[2]_1_DIV  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             pll_clk[2]_1_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[2]_1_DIV rise@0.000ns - mmcm_clkout0_1 rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.058ns (26.484%)  route 0.161ns (73.516%))
  Logic Levels:           0  
  Clock Path Skew:        -0.853ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.474ns
    Source Clock Delay      (SCD):    3.750ns
    Clock Pessimism Removal (CPR):    -0.422ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.070ns
    Phase Error              (PE):    0.141ns
  Clock Net Delay (Source):      1.975ns (routing 0.793ns, distribution 1.182ns)
  Clock Net Delay (Destination): 2.049ns (routing 0.871ns, distribution 1.178ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0_1 rise edge)
                                                      0.000     0.000 r                 
    E38                                               0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y202
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.534     0.534 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.574    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E38                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.574 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.333     0.907    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.537 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.751    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.775 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y7 (CLOCK_ROOT)    net (fo=31635, routed)       1.975     3.750    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[4].u_ddr_mc_rd_en_low/rsMask_reg[7][4]_0
    SLICE_X55Y589        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[4].u_ddr_mc_rd_en_low/rdEn_reg[3]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X55Y589        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.058     3.808 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[4].u_ddr_mc_rd_en_low/rdEn_reg[3]/Q
                         net (fo=1, routed)           0.161     3.969    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/ch0_mcal_clb2phy_rden_low[3]
    BITSLICE_CONTROL_X0Y78
                         BITSLICE_CONTROL                             r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[3]
  -------------------------------------------------------------------    ----------------------------------

                         (clock pll_clk[2]_1_DIV rise edge)
                                                      0.000     0.000 f                 
    E38                                               0.000     0.000 f  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y202
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.631     0.631 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.681    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E38                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.681 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.384     1.065    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.938 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.182    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.210 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y7 (CLOCK_ROOT)    net (fo=31635, routed)       2.049     3.259    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLL_X0Y18            PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                     -1.245     2.014 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.148     2.162    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y78
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_RX_DIV2_CLK_Q)
                                                      0.193     2.355 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV2_CLK_Q
    BITSLICE_CONTROL_X0Y78
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_DIV2_CLK_Q_RX_DIV4_CLK_Q)
                                                      0.119     2.474 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q
                         clock pessimism              0.422     2.896                     
                         clock uncertainty            0.191     3.087                     
    BITSLICE_CONTROL_X0Y78
                         BITSLICE_CONTROL (Hold_CONTROL_BITSLICE_CONTROL_RX_DIV4_CLK_Q_PHY_RDEN[3])
                                                      0.268     3.355    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                         -3.355                     
                         arrival time                           3.969                     
  -------------------------------------------------------------------
                         slack                                  0.614                     





---------------------------------------------------------------------------------------------------
From Clock:  mmcm_clkout0_1
  To Clock:  mmcm_clkout6_1

Setup :            0  Failing Endpoints,  Worst Slack        4.319ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.319ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_read_data_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0_1  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[18].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6_1  {rise@0.000ns fall@3.749ns period=7.497ns})
  Path Group:             mmcm_clkout6_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.706ns  (logic 0.079ns (11.190%)  route 0.627ns (88.810%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X49Y549                                     0.000     0.000 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_read_data_reg[18]/C
    SLICE_X49Y549        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     0.079 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_read_data_reg[18]/Q
                         net (fo=1, routed)           0.627     0.706    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[31].sync_reg_reg[0]_0[18]
    SLICE_X49Y549        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[18].sync_reg_reg[0]/D
  -------------------------------------------------------------------    ----------------------------------

                         max delay                    5.000     5.000                   
    SLICE_X49Y549        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025     5.025    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[18].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          5.025                     
                         arrival time                          -0.706                     
  -------------------------------------------------------------------
                         slack                                  4.319                     





---------------------------------------------------------------------------------------------------
From Clock:  mmcm_clkout6_3
  To Clock:  mmcm_clkout0_3

Setup :            0  Failing Endpoints,  Worst Slack        0.567ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.567ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6_3  {rise@0.000ns fall@3.749ns period=7.497ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0_3  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             mmcm_clkout0_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (MaxDelay Path 3.000ns)
  Data Path Delay:        2.458ns  (logic 0.079ns (3.214%)  route 2.379ns (96.786%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X129Y554                                    0.000     0.000 r  reconfigurable <hidden>
    SLICE_X129Y554       FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     0.079 r  reconfigurable <hidden>
                         net (fo=60, routed)          2.379     2.458    reconfigurable <hidden>
    SLICE_X129Y497       FDRE                                         r  reconfigurable <hidden>
  -------------------------------------------------------------------    ----------------------------------

                         max delay                    3.000     3.000                   
    SLICE_X129Y497       FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.025     3.025    reconfigurable   <hidden>
  -------------------------------------------------------------------
                         required time                          3.025                     
                         arrival time                          -2.458                     
  -------------------------------------------------------------------
                         slack                                  0.567                     





---------------------------------------------------------------------------------------------------
From Clock:  clk_main_a0
  To Clock:  mmcm_clkout0_3

Setup :            0  Failing Endpoints,  Worst Slack        2.359ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.359ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_main_a0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout0_3  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             mmcm_clkout0_3
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        1.575ns  (logic 0.170ns (10.794%)  route 1.405ns (89.206%))
  Logic Levels:           1  (LUT2=1)
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X115Y328                                    0.000     0.000 r  reconfigurable <hidden>
    SLICE_X115Y328       FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.080     0.080 r  reconfigurable <hidden>
                         net (fo=367, routed)         1.008     1.088    reconfigurable <hidden>
    SLICE_X134Y347       LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.090     1.178 f  reconfigurable <hidden>
                         net (fo=4, routed)           0.397     1.575    reconfigurable <hidden>
    SLICE_X137Y359       FDCE                                         f  reconfigurable <hidden>
  -------------------------------------------------------------------    ----------------------------------

                         max delay                    4.000     4.000                   
    SLICE_X137Y359       FDCE (Recov_EFF_SLICEM_C_CLR)
                                                     -0.066     3.934    reconfigurable   <hidden>
  -------------------------------------------------------------------
                         required time                          3.934                     
                         arrival time                          -1.575                     
  -------------------------------------------------------------------
                         slack                                  2.359                     





---------------------------------------------------------------------------------------------------
From Clock:  mmcm_clkout0_3
  To Clock:  pll_clk[0]_3_DIV

Setup :            0  Failing Endpoints,  Worst Slack        0.447ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.780ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.447ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0_3  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            <hidden>
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[0]_3_DIV  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             pll_clk[0]_3_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.749ns  (pll_clk[0]_3_DIV rise@3.749ns - mmcm_clkout0_3 rise@0.000ns)
  Data Path Delay:        2.202ns  (logic 0.079ns (3.588%)  route 2.123ns (96.412%))
  Logic Levels:           0  
  Clock Path Skew:        -0.794ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.990ns = ( 6.739 - 3.749 ) 
    Source Clock Delay      (SCD):    3.302ns
    Clock Pessimism Removal (CPR):    -0.483ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.070ns
    Phase Error              (PE):    0.141ns
  Clock Net Delay (Source):      2.100ns (routing 0.847ns, distribution 1.253ns)
  Clock Net Delay (Destination): 1.746ns (routing 0.769ns, distribution 0.977ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0_3 rise edge)
                                                      0.000     0.000 r                 
    BA15                                              0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y202
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.622     0.622 r  reconfigurable WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.672    reconfigurable WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    BA15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.672 r  reconfigurable WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.384     1.056    reconfigurable <hidden>
    MMCM_X1Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.929 r  reconfigurable <hidden>
                         net (fo=1, routed)           0.245     1.174    reconfigurable <hidden>
    BUFGCE_X1Y210        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.202 r  reconfigurable <hidden>
    X4Y7 (CLOCK_ROOT)    net (fo=28210, routed)       2.100     3.302    reconfigurable <hidden>
    SLICE_X112Y477       FDRE                                         r  reconfigurable <hidden>
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X112Y477       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     3.381 r  reconfigurable <hidden>
                         net (fo=9, routed)           2.123     5.504    reconfigurable <hidden>
    BITSLICE_CONTROL_X1Y48
                         BITSLICE_CONTROL                             r  reconfigurable <hidden>
  -------------------------------------------------------------------    ----------------------------------

                         (clock pll_clk[0]_3_DIV rise edge)
                                                      3.749     3.749 f                 
    BA15                                              0.000     3.749 f  reconfigurable <hidden>
                         net (fo=0)                   0.000     3.749    reconfigurable WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y202
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.525     4.273 f  reconfigurable WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.313    reconfigurable WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    BA15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.313 f  reconfigurable WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.333     4.646    reconfigurable <hidden>
    MMCM_X1Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.276 f  reconfigurable <hidden>
                         net (fo=1, routed)           0.215     5.491    reconfigurable <hidden>
    BUFGCE_X1Y210        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.515 f  reconfigurable <hidden>
    X4Y7 (CLOCK_ROOT)    net (fo=28210, routed)       1.746     7.261    reconfigurable <hidden>
    PLL_X1Y12            PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                     -0.817     6.444 f  reconfigurable <hidden>
                         net (fo=6, routed)           0.103     6.547    reconfigurable <hidden>
    BITSLICE_CONTROL_X1Y48
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_DIV2_CLK_Q)
                                                      0.117     6.664 r  reconfigurable <hidden>
    BITSLICE_CONTROL_X1Y48
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV2_CLK_Q_TX_DIV4_CLK_Q)
                                                      0.075     6.739 r  reconfigurable <hidden>
                         clock pessimism             -0.483     6.256                     
                         clock uncertainty           -0.191     6.065                     
    BITSLICE_CONTROL_X1Y48
                         BITSLICE_CONTROL (Setup_CONTROL_BITSLICE_CONTROL_TX_DIV4_CLK_Q_TBYTE_IN[2])
                                                     -0.115     5.950    reconfigurable   <hidden>
  -------------------------------------------------------------------
                         required time                          5.950                     
                         arrival time                          -5.504                     
  -------------------------------------------------------------------
                         slack                                  0.447                     





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.780ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0_3  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[0]_3_DIV  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             pll_clk[0]_3_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[0]_3_DIV rise@0.000ns - mmcm_clkout0_3 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.061ns (19.365%)  route 0.254ns (80.635%))
  Logic Levels:           0  
  Clock Path Skew:        -0.706ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.515ns
    Source Clock Delay      (SCD):    3.645ns
    Clock Pessimism Removal (CPR):    -0.424ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.070ns
    Phase Error              (PE):    0.141ns
  Clock Net Delay (Source):      1.878ns (routing 0.769ns, distribution 1.109ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0_3 rise edge)
                                                      0.000     0.000 r                 
    BA15                                              0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y202
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.525     0.525 r  reconfigurable WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.565    reconfigurable WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    BA15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.565 r  reconfigurable WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.333     0.898    reconfigurable <hidden>
    MMCM_X1Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.528 r  reconfigurable <hidden>
                         net (fo=1, routed)           0.215     1.743    reconfigurable <hidden>
    BUFGCE_X1Y210        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.767 r  reconfigurable <hidden>
    X4Y7 (CLOCK_ROOT)    net (fo=28210, routed)       1.878     3.645    reconfigurable <hidden>
    SLICE_X112Y372       FDRE                                         r  reconfigurable <hidden>
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X112Y372       FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.061     3.706 r  reconfigurable <hidden>
                         net (fo=1, routed)           0.254     3.960    reconfigurable <hidden>
    BITSLICE_RX_TX_X1Y323
                         RXTX_BITSLICE                                r  reconfigurable <hidden>
  -------------------------------------------------------------------    ----------------------------------

                         (clock pll_clk[0]_3_DIV rise edge)
                                                      0.000     0.000 f                 
    BA15                                              0.000     0.000 f  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y202
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.622     0.622 f  reconfigurable WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.672    reconfigurable WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    BA15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.672 f  reconfigurable WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.384     1.056    reconfigurable <hidden>
    MMCM_X1Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.929 f  reconfigurable <hidden>
                         net (fo=1, routed)           0.245     1.174    reconfigurable <hidden>
    BUFGCE_X1Y210        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.202 f  reconfigurable <hidden>
                         net (fo=28210, routed)       1.946     3.148    reconfigurable <hidden>
    PLL_X1Y12            PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                     -1.245     1.903 f  reconfigurable <hidden>
                         net (fo=6, routed)           0.146     2.049    reconfigurable <hidden>
    BITSLICE_CONTROL_X1Y49
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_DIV2_CLK_Q)
                                                      0.151     2.200 r  reconfigurable <hidden>
    BITSLICE_CONTROL_X1Y49
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV2_CLK_Q_TX_DIV4_CLK_Q)
                                                      0.109     2.309 r  reconfigurable <hidden>
    BITSLICE_CONTROL_X1Y49
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV4_CLK_Q_TX_BIT_CTRL_OUT5[26])
                                                      0.182     2.491 r  reconfigurable <hidden>
                         net (fo=1, routed)           0.024     2.515    reconfigurable <hidden>
    BITSLICE_RX_TX_X1Y323
                         RXTX_BITSLICE                                r  reconfigurable <hidden>
                         clock pessimism              0.424     2.938                     
                         clock uncertainty            0.191     3.129                     
    BITSLICE_RX_TX_X1Y323
                         RXTX_BITSLICE (Hold_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[0])
                                                      0.050     3.179    reconfigurable   <hidden>
  -------------------------------------------------------------------
                         required time                         -3.179                     
                         arrival time                           3.960                     
  -------------------------------------------------------------------
                         slack                                  0.780                     





---------------------------------------------------------------------------------------------------
From Clock:  mmcm_clkout0_3
  To Clock:  pll_clk[1]_3_DIV

Setup :            0  Failing Endpoints,  Worst Slack        0.869ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.698ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.869ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0_3  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            <hidden>
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[1]_3_DIV  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             pll_clk[1]_3_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.749ns  (pll_clk[1]_3_DIV rise@3.749ns - mmcm_clkout0_3 rise@0.000ns)
  Data Path Delay:        1.761ns  (logic 0.080ns (4.543%)  route 1.681ns (95.457%))
  Logic Levels:           0  
  Clock Path Skew:        -0.772ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.977ns = ( 6.726 - 3.749 ) 
    Source Clock Delay      (SCD):    3.319ns
    Clock Pessimism Removal (CPR):    -0.431ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.070ns
    Phase Error              (PE):    0.141ns
  Clock Net Delay (Source):      2.117ns (routing 0.847ns, distribution 1.270ns)
  Clock Net Delay (Destination): 1.733ns (routing 0.769ns, distribution 0.964ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0_3 rise edge)
                                                      0.000     0.000 r                 
    BA15                                              0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y202
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.622     0.622 r  reconfigurable WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.672    reconfigurable WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    BA15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.672 r  reconfigurable WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.384     1.056    reconfigurable <hidden>
    MMCM_X1Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.929 r  reconfigurable <hidden>
                         net (fo=1, routed)           0.245     1.174    reconfigurable <hidden>
    BUFGCE_X1Y210        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.202 r  reconfigurable <hidden>
    X4Y7 (CLOCK_ROOT)    net (fo=28210, routed)       2.117     3.319    reconfigurable <hidden>
    SLICE_X112Y479       FDRE                                         r  reconfigurable <hidden>
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X112Y479       FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.080     3.399 r  reconfigurable <hidden>
                         net (fo=10, routed)          1.681     5.080    reconfigurable <hidden>
    BITSLICE_CONTROL_X1Y56
                         BITSLICE_CONTROL                             r  reconfigurable <hidden>
  -------------------------------------------------------------------    ----------------------------------

                         (clock pll_clk[1]_3_DIV rise edge)
                                                      3.749     3.749 f                 
    BA15                                              0.000     3.749 f  reconfigurable <hidden>
                         net (fo=0)                   0.000     3.749    reconfigurable WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y202
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.525     4.273 f  reconfigurable WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.313    reconfigurable WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    BA15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.313 f  reconfigurable WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.333     4.646    reconfigurable <hidden>
    MMCM_X1Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.276 f  reconfigurable <hidden>
                         net (fo=1, routed)           0.215     5.491    reconfigurable <hidden>
    BUFGCE_X1Y210        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.515 f  reconfigurable <hidden>
    X4Y7 (CLOCK_ROOT)    net (fo=28210, routed)       1.733     7.248    reconfigurable <hidden>
    PLL_X1Y14            PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                     -0.817     6.431 f  reconfigurable <hidden>
                         net (fo=8, routed)           0.103     6.534    reconfigurable <hidden>
    BITSLICE_CONTROL_X1Y56
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_DIV2_CLK_Q)
                                                      0.117     6.651 r  reconfigurable <hidden>
    BITSLICE_CONTROL_X1Y56
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV2_CLK_Q_TX_DIV4_CLK_Q)
                                                      0.075     6.726 r  reconfigurable <hidden>
                         clock pessimism             -0.431     6.295                     
                         clock uncertainty           -0.191     6.105                     
    BITSLICE_CONTROL_X1Y56
                         BITSLICE_CONTROL (Setup_CONTROL_BITSLICE_CONTROL_TX_DIV4_CLK_Q_TBYTE_IN[3])
                                                     -0.156     5.949    reconfigurable   <hidden>
  -------------------------------------------------------------------
                         required time                          5.949                     
                         arrival time                          -5.080                     
  -------------------------------------------------------------------
                         slack                                  0.869                     





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.698ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0_3  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            <hidden>
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[1]_3_DIV  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             pll_clk[1]_3_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[1]_3_DIV rise@0.000ns - mmcm_clkout0_3 rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.058ns (19.728%)  route 0.236ns (80.272%))
  Logic Levels:           0  
  Clock Path Skew:        -0.865ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.336ns
    Source Clock Delay      (SCD):    3.632ns
    Clock Pessimism Removal (CPR):    -0.431ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.070ns
    Phase Error              (PE):    0.141ns
  Clock Net Delay (Source):      1.865ns (routing 0.769ns, distribution 1.096ns)
  Clock Net Delay (Destination): 1.926ns (routing 0.847ns, distribution 1.079ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0_3 rise edge)
                                                      0.000     0.000 r                 
    BA15                                              0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y202
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.525     0.525 r  reconfigurable WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.565    reconfigurable WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    BA15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.565 r  reconfigurable WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.333     0.898    reconfigurable <hidden>
    MMCM_X1Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.528 r  reconfigurable <hidden>
                         net (fo=1, routed)           0.215     1.743    reconfigurable <hidden>
    BUFGCE_X1Y210        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.767 r  reconfigurable <hidden>
    X4Y7 (CLOCK_ROOT)    net (fo=28210, routed)       1.865     3.632    reconfigurable <hidden>
    SLICE_X113Y455       FDRE                                         r  reconfigurable <hidden>
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X113Y455       FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.058     3.690 r  reconfigurable <hidden>
                         net (fo=1, routed)           0.236     3.926    reconfigurable <hidden>
    BITSLICE_CONTROL_X1Y60
                         BITSLICE_CONTROL                             r  reconfigurable <hidden>
  -------------------------------------------------------------------    ----------------------------------

                         (clock pll_clk[1]_3_DIV rise edge)
                                                      0.000     0.000 f                 
    BA15                                              0.000     0.000 f  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y202
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.622     0.622 f  reconfigurable WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.672    reconfigurable WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    BA15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.672 f  reconfigurable WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.384     1.056    reconfigurable <hidden>
    MMCM_X1Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.929 f  reconfigurable <hidden>
                         net (fo=1, routed)           0.245     1.174    reconfigurable <hidden>
    BUFGCE_X1Y210        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.202 f  reconfigurable <hidden>
    X4Y7 (CLOCK_ROOT)    net (fo=28210, routed)       1.926     3.128    reconfigurable <hidden>
    PLL_X1Y14            PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                     -1.245     1.883 f  reconfigurable <hidden>
                         net (fo=8, routed)           0.141     2.024    reconfigurable <hidden>
    BITSLICE_CONTROL_X1Y60
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_RX_DIV2_CLK_Q)
                                                      0.193     2.217 r  reconfigurable <hidden>
    BITSLICE_CONTROL_X1Y60
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_DIV2_CLK_Q_RX_DIV4_CLK_Q)
                                                      0.119     2.336 r  reconfigurable <hidden>
                         clock pessimism              0.431     2.766                     
                         clock uncertainty            0.191     2.957                     
    BITSLICE_CONTROL_X1Y60
                         BITSLICE_CONTROL (Hold_CONTROL_BITSLICE_CONTROL_RX_DIV4_CLK_Q_PHY_RDEN[2])
                                                      0.270     3.227    reconfigurable   <hidden>
  -------------------------------------------------------------------
                         required time                         -3.227                     
                         arrival time                           3.926                     
  -------------------------------------------------------------------
                         slack                                  0.698                     





---------------------------------------------------------------------------------------------------
From Clock:  mmcm_clkout0_3
  To Clock:  pll_clk[2]_3_DIV

Setup :            0  Failing Endpoints,  Worst Slack        1.043ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.701ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.043ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0_3  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            <hidden>
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[2]_3_DIV  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             pll_clk[2]_3_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.749ns  (pll_clk[2]_3_DIV rise@3.749ns - mmcm_clkout0_3 rise@0.000ns)
  Data Path Delay:        1.562ns  (logic 0.081ns (5.186%)  route 1.481ns (94.814%))
  Logic Levels:           0  
  Clock Path Skew:        -0.838ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.018ns = ( 6.767 - 3.749 ) 
    Source Clock Delay      (SCD):    3.369ns
    Clock Pessimism Removal (CPR):    -0.488ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.070ns
    Phase Error              (PE):    0.141ns
  Clock Net Delay (Source):      2.167ns (routing 0.847ns, distribution 1.320ns)
  Clock Net Delay (Destination): 1.774ns (routing 0.769ns, distribution 1.005ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0_3 rise edge)
                                                      0.000     0.000 r                 
    BA15                                              0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y202
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.622     0.622 r  reconfigurable WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.672    reconfigurable WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    BA15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.672 r  reconfigurable WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.384     1.056    reconfigurable <hidden>
    MMCM_X1Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.929 r  reconfigurable <hidden>
                         net (fo=1, routed)           0.245     1.174    reconfigurable <hidden>
    BUFGCE_X1Y210        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.202 r  reconfigurable <hidden>
    X4Y7 (CLOCK_ROOT)    net (fo=28210, routed)       2.167     3.369    reconfigurable <hidden>
    SLICE_X112Y548       FDRE                                         r  reconfigurable <hidden>
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X112Y548       FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.081     3.450 r  reconfigurable <hidden>
                         net (fo=6, routed)           1.481     4.931    reconfigurable <hidden>
    BITSLICE_CONTROL_X1Y64
                         BITSLICE_CONTROL                             r  reconfigurable <hidden>
  -------------------------------------------------------------------    ----------------------------------

                         (clock pll_clk[2]_3_DIV rise edge)
                                                      3.749     3.749 f                 
    BA15                                              0.000     3.749 f  reconfigurable <hidden>
                         net (fo=0)                   0.000     3.749    reconfigurable WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y202
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.525     4.273 f  reconfigurable WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.313    reconfigurable WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    BA15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.313 f  reconfigurable WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.333     4.646    reconfigurable <hidden>
    MMCM_X1Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.276 f  reconfigurable <hidden>
                         net (fo=1, routed)           0.215     5.491    reconfigurable <hidden>
    BUFGCE_X1Y210        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.515 f  reconfigurable <hidden>
    X4Y7 (CLOCK_ROOT)    net (fo=28210, routed)       1.774     7.289    reconfigurable <hidden>
    PLL_X1Y16            PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                     -0.817     6.472 f  reconfigurable <hidden>
                         net (fo=8, routed)           0.103     6.575    reconfigurable <hidden>
    BITSLICE_CONTROL_X1Y64
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_DIV2_CLK_Q)
                                                      0.117     6.692 r  reconfigurable <hidden>
    BITSLICE_CONTROL_X1Y64
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV2_CLK_Q_TX_DIV4_CLK_Q)
                                                      0.075     6.767 r  reconfigurable <hidden>
                         clock pessimism             -0.488     6.279                     
                         clock uncertainty           -0.191     6.088                     
    BITSLICE_CONTROL_X1Y64
                         BITSLICE_CONTROL (Setup_CONTROL_BITSLICE_CONTROL_TX_DIV4_CLK_Q_TBYTE_IN[2])
                                                     -0.115     5.973    reconfigurable   <hidden>
  -------------------------------------------------------------------
                         required time                          5.973                     
                         arrival time                          -4.931                     
  -------------------------------------------------------------------
                         slack                                  1.043                     





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.701ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0_3  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            <hidden>
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[2]_3_DIV  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             pll_clk[2]_3_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[2]_3_DIV rise@0.000ns - mmcm_clkout0_3 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.058ns (19.529%)  route 0.239ns (80.471%))
  Logic Levels:           0  
  Clock Path Skew:        -0.865ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.388ns
    Source Clock Delay      (SCD):    3.680ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.070ns
    Phase Error              (PE):    0.141ns
  Clock Net Delay (Source):      1.913ns (routing 0.769ns, distribution 1.144ns)
  Clock Net Delay (Destination): 1.971ns (routing 0.847ns, distribution 1.124ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0_3 rise edge)
                                                      0.000     0.000 r                 
    BA15                                              0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y202
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.525     0.525 r  reconfigurable WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.565    reconfigurable WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    BA15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.565 r  reconfigurable WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.333     0.898    reconfigurable <hidden>
    MMCM_X1Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.528 r  reconfigurable <hidden>
                         net (fo=1, routed)           0.215     1.743    reconfigurable <hidden>
    BUFGCE_X1Y210        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.767 r  reconfigurable <hidden>
    X4Y7 (CLOCK_ROOT)    net (fo=28210, routed)       1.913     3.680    reconfigurable <hidden>
    SLICE_X113Y521       FDRE                                         r  reconfigurable <hidden>
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X113Y521       FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.058     3.738 r  reconfigurable <hidden>
                         net (fo=1, routed)           0.239     3.977    reconfigurable <hidden>
    BITSLICE_CONTROL_X1Y70
                         BITSLICE_CONTROL                             r  reconfigurable <hidden>
  -------------------------------------------------------------------    ----------------------------------

                         (clock pll_clk[2]_3_DIV rise edge)
                                                      0.000     0.000 f                 
    BA15                                              0.000     0.000 f  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y202
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.622     0.622 f  reconfigurable WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.672    reconfigurable WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    BA15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.672 f  reconfigurable WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.384     1.056    reconfigurable <hidden>
    MMCM_X1Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.929 f  reconfigurable <hidden>
                         net (fo=1, routed)           0.245     1.174    reconfigurable <hidden>
    BUFGCE_X1Y210        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.202 f  reconfigurable <hidden>
    X4Y7 (CLOCK_ROOT)    net (fo=28210, routed)       1.971     3.173    reconfigurable <hidden>
    PLL_X1Y16            PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                     -1.245     1.928 f  reconfigurable <hidden>
                         net (fo=8, routed)           0.148     2.076    reconfigurable <hidden>
    BITSLICE_CONTROL_X1Y70
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_RX_DIV2_CLK_Q)
                                                      0.193     2.269 r  reconfigurable <hidden>
    BITSLICE_CONTROL_X1Y70
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_DIV2_CLK_Q_RX_DIV4_CLK_Q)
                                                      0.119     2.388 r  reconfigurable <hidden>
                         clock pessimism              0.427     2.814                     
                         clock uncertainty            0.191     3.005                     
    BITSLICE_CONTROL_X1Y70
                         BITSLICE_CONTROL (Hold_CONTROL_BITSLICE_CONTROL_RX_DIV4_CLK_Q_PHY_RDEN[2])
                                                      0.270     3.275    reconfigurable   <hidden>
  -------------------------------------------------------------------
                         required time                         -3.275                     
                         arrival time                           3.977                     
  -------------------------------------------------------------------
                         slack                                  0.701                     





---------------------------------------------------------------------------------------------------
From Clock:  mmcm_clkout0_3
  To Clock:  pll_clk[3]_DIV

Setup :            0  Failing Endpoints,  Worst Slack        1.176ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.728ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.176ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0_3  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            <hidden>
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[3]_DIV  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             pll_clk[3]_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.749ns  (pll_clk[3]_DIV rise@3.749ns - mmcm_clkout0_3 rise@0.000ns)
  Data Path Delay:        1.468ns  (logic 0.079ns (5.381%)  route 1.389ns (94.619%))
  Logic Levels:           0  
  Clock Path Skew:        -0.774ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.031ns = ( 6.780 - 3.749 ) 
    Source Clock Delay      (SCD):    3.319ns
    Clock Pessimism Removal (CPR):    -0.487ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.070ns
    Phase Error              (PE):    0.141ns
  Clock Net Delay (Source):      2.117ns (routing 0.847ns, distribution 1.270ns)
  Clock Net Delay (Destination): 1.787ns (routing 0.769ns, distribution 1.018ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0_3 rise edge)
                                                      0.000     0.000 r                 
    BA15                                              0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y202
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.622     0.622 r  reconfigurable WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.672    reconfigurable WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    BA15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.672 r  reconfigurable WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.384     1.056    reconfigurable <hidden>
    MMCM_X1Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.929 r  reconfigurable <hidden>
                         net (fo=1, routed)           0.245     1.174    reconfigurable <hidden>
    BUFGCE_X1Y210        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.202 r  reconfigurable <hidden>
    X4Y7 (CLOCK_ROOT)    net (fo=28210, routed)       2.117     3.319    reconfigurable <hidden>
    SLICE_X112Y479       FDRE                                         r  reconfigurable <hidden>
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X112Y479       FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     3.398 r  reconfigurable <hidden>
                         net (fo=9, routed)           1.389     4.787    reconfigurable <hidden>
    BITSLICE_CONTROL_X1Y72
                         BITSLICE_CONTROL                             r  reconfigurable <hidden>
  -------------------------------------------------------------------    ----------------------------------

                         (clock pll_clk[3]_DIV rise edge)
                                                      3.749     3.749 f                 
    BA15                                              0.000     3.749 f  reconfigurable <hidden>
                         net (fo=0)                   0.000     3.749    reconfigurable WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y202
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.525     4.273 f  reconfigurable WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.313    reconfigurable WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    BA15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.313 f  reconfigurable WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.333     4.646    reconfigurable <hidden>
    MMCM_X1Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.276 f  reconfigurable <hidden>
                         net (fo=1, routed)           0.215     5.491    reconfigurable <hidden>
    BUFGCE_X1Y210        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.515 f  reconfigurable <hidden>
    X4Y7 (CLOCK_ROOT)    net (fo=28210, routed)       1.787     7.302    reconfigurable <hidden>
    PLL_X1Y18            PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                     -0.817     6.485 f  reconfigurable <hidden>
                         net (fo=2, routed)           0.103     6.588    reconfigurable <hidden>
    BITSLICE_CONTROL_X1Y72
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_DIV2_CLK_Q)
                                                      0.117     6.705 r  reconfigurable <hidden>
    BITSLICE_CONTROL_X1Y72
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV2_CLK_Q_TX_DIV4_CLK_Q)
                                                      0.075     6.780 r  reconfigurable <hidden>
                         clock pessimism             -0.487     6.293                     
                         clock uncertainty           -0.191     6.102                     
    BITSLICE_CONTROL_X1Y72
                         BITSLICE_CONTROL (Setup_CONTROL_BITSLICE_CONTROL_TX_DIV4_CLK_Q_TBYTE_IN[0])
                                                     -0.140     5.962    reconfigurable   <hidden>
  -------------------------------------------------------------------
                         required time                          5.962                     
                         arrival time                          -4.787                     
  -------------------------------------------------------------------
                         slack                                  1.176                     





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.728ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0_3  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            <hidden>
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[3]_DIV  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             pll_clk[3]_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[3]_DIV rise@0.000ns - mmcm_clkout0_3 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.058ns (13.876%)  route 0.360ns (86.124%))
  Logic Levels:           0  
  Clock Path Skew:        -0.771ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.407ns
    Source Clock Delay      (SCD):    3.657ns
    Clock Pessimism Removal (CPR):    -0.479ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.070ns
    Phase Error              (PE):    0.141ns
  Clock Net Delay (Source):      1.890ns (routing 0.769ns, distribution 1.121ns)
  Clock Net Delay (Destination): 1.991ns (routing 0.847ns, distribution 1.144ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0_3 rise edge)
                                                      0.000     0.000 r                 
    BA15                                              0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y202
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.525     0.525 r  reconfigurable WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.565    reconfigurable WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    BA15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.565 r  reconfigurable WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.333     0.898    reconfigurable <hidden>
    MMCM_X1Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.528 r  reconfigurable <hidden>
                         net (fo=1, routed)           0.215     1.743    reconfigurable <hidden>
    BUFGCE_X1Y210        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.767 r  reconfigurable <hidden>
    X4Y7 (CLOCK_ROOT)    net (fo=28210, routed)       1.890     3.657    reconfigurable <hidden>
    SLICE_X112Y511       FDRE                                         r  reconfigurable <hidden>
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X112Y511       FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.058     3.715 r  reconfigurable <hidden>
                         net (fo=1, routed)           0.360     4.075    reconfigurable <hidden>
    BITSLICE_CONTROL_X1Y72
                         BITSLICE_CONTROL                             r  reconfigurable <hidden>
  -------------------------------------------------------------------    ----------------------------------

                         (clock pll_clk[3]_DIV rise edge)
                                                      0.000     0.000 f                 
    BA15                                              0.000     0.000 f  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y202
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.622     0.622 f  reconfigurable WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.672    reconfigurable WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    BA15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.672 f  reconfigurable WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.384     1.056    reconfigurable <hidden>
    MMCM_X1Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.929 f  reconfigurable <hidden>
                         net (fo=1, routed)           0.245     1.174    reconfigurable <hidden>
    BUFGCE_X1Y210        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.202 f  reconfigurable <hidden>
    X4Y7 (CLOCK_ROOT)    net (fo=28210, routed)       1.991     3.193    reconfigurable <hidden>
    PLL_X1Y18            PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                     -1.245     1.948 f  reconfigurable <hidden>
                         net (fo=2, routed)           0.147     2.095    reconfigurable <hidden>
    BITSLICE_CONTROL_X1Y72
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_RX_DIV2_CLK_Q)
                                                      0.193     2.288 r  reconfigurable <hidden>
    BITSLICE_CONTROL_X1Y72
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_DIV2_CLK_Q_RX_DIV4_CLK_Q)
                                                      0.119     2.407 r  reconfigurable <hidden>
                         clock pessimism              0.479     2.885                     
                         clock uncertainty            0.191     3.076                     
    BITSLICE_CONTROL_X1Y72
                         BITSLICE_CONTROL (Hold_CONTROL_BITSLICE_CONTROL_RX_DIV4_CLK_Q_PHY_RDEN[2])
                                                      0.270     3.346    reconfigurable   <hidden>
  -------------------------------------------------------------------
                         required time                         -3.346                     
                         arrival time                           4.075                     
  -------------------------------------------------------------------
                         slack                                  0.728                     





---------------------------------------------------------------------------------------------------
From Clock:  mmcm_clkout0_3
  To Clock:  mmcm_clkout6_3

Setup :            0  Failing Endpoints,  Worst Slack        4.184ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.184ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0_3  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6_3  {rise@0.000ns fall@3.749ns period=7.497ns})
  Path Group:             mmcm_clkout6_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.841ns  (logic 0.081ns (9.631%)  route 0.760ns (90.369%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X132Y521                                    0.000     0.000 r  reconfigurable <hidden>
    SLICE_X132Y521       FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.081     0.081 r  reconfigurable <hidden>
                         net (fo=1, routed)           0.760     0.841    reconfigurable <hidden>
    SLICE_X114Y536       FDRE                                         r  reconfigurable <hidden>
  -------------------------------------------------------------------    ----------------------------------

                         max delay                    5.000     5.000                   
    SLICE_X114Y536       FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025     5.025    reconfigurable   <hidden>
  -------------------------------------------------------------------
                         required time                          5.025                     
                         arrival time                          -0.841                     
  -------------------------------------------------------------------
                         slack                                  4.184                     





---------------------------------------------------------------------------------------------------
From Clock:  mmcm_clkout6_2
  To Clock:  mmcm_clkout0_2

Setup :            0  Failing Endpoints,  Worst Slack        1.260ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.260ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6_2  {rise@0.000ns fall@3.749ns period=7.497ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[6].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0_2  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             mmcm_clkout0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (MaxDelay Path 3.000ns)
  Data Path Delay:        1.765ns  (logic 0.077ns (4.363%)  route 1.688ns (95.637%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X59Y144                                     0.000     0.000 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[6]/C
    SLICE_X59Y144        FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.077     0.077 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[6]/Q
                         net (fo=47, routed)          1.688     1.765    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_io_addr_sync/io_address_riuclk[6]
    SLICE_X53Y150        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[6].sync_reg_reg[0]/D
  -------------------------------------------------------------------    ----------------------------------

                         max delay                    3.000     3.000                   
    SLICE_X53Y150        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025     3.025    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[6].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          3.025                     
                         arrival time                          -1.765                     
  -------------------------------------------------------------------
                         slack                                  1.260                     





---------------------------------------------------------------------------------------------------
From Clock:  clk_main_a0
  To Clock:  mmcm_clkout0_2

Setup :            0  Failing Endpoints,  Worst Slack        7.244ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.244ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_inst[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_main_a0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_inst[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0_2  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             mmcm_clkout0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.781ns  (logic 0.079ns (10.115%)  route 0.702ns (89.885%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X53Y252                                     0.000     0.000 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_inst[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X53Y252        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     0.079 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_inst[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.702     0.781    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_inst[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X53Y252        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_inst[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    ----------------------------------

                         max delay                    8.000     8.000                   
    SLICE_X53Y252        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025     8.025    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_inst[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          8.025                     
                         arrival time                          -0.781                     
  -------------------------------------------------------------------
                         slack                                  7.244                     





---------------------------------------------------------------------------------------------------
From Clock:  mmcm_clkout0_2
  To Clock:  pll_clk[0]_2_DIV

Setup :            0  Failing Endpoints,  Worst Slack        0.537ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.655ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.537ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_low_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0_2  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[0]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[0]_2_DIV  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             pll_clk[0]_2_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.749ns  (pll_clk[0]_2_DIV rise@3.749ns - mmcm_clkout0_2 rise@0.000ns)
  Data Path Delay:        2.053ns  (logic 0.077ns (3.751%)  route 1.976ns (96.249%))
  Logic Levels:           0  
  Clock Path Skew:        -0.828ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.068ns = ( 5.816 - 3.749 ) 
    Source Clock Delay      (SCD):    2.348ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.070ns
    Phase Error              (PE):    0.141ns
  Clock Net Delay (Source):      1.205ns (routing 0.171ns, distribution 1.034ns)
  Clock Net Delay (Destination): 0.883ns (routing 0.155ns, distribution 0.728ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0_2 rise edge)
                                                      0.000     0.000 r                 
    BB36                                              0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.551     0.551 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.601    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.601 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.397     0.998    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.871 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.115    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.143 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y2 (CLOCK_ROOT)    net (fo=31623, routed)       1.205     2.348    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/dReg_reg[6]
    SLICE_X56Y171        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_low_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X56Y171        FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.077     2.425 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_low_reg[0]/Q
                         net (fo=9, routed)           1.976     4.401    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/ch0_mcal_clb2phy_t_b_low[0]
    BITSLICE_CONTROL_X0Y8
                         BITSLICE_CONTROL                             r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[0]
  -------------------------------------------------------------------    ----------------------------------

                         (clock pll_clk[0]_2_DIV rise edge)
                                                      3.749     3.749 r                 
    BB36                                              0.000     3.749 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     3.749    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.455     4.203 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.243    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.243 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.344     4.587    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.217 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     5.431    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.455 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y2 (CLOCK_ROOT)    net (fo=31623, routed)       0.883     6.338    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                     -0.817     5.521 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.103     5.624    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y8
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_DIV2_CLK_Q)
                                                      0.117     5.741 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV2_CLK_Q
    BITSLICE_CONTROL_X0Y8
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV2_CLK_Q_TX_DIV4_CLK_Q)
                                                      0.075     5.816 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q
                         clock pessimism             -0.547     5.269                     
                         clock uncertainty           -0.191     5.078                     
    BITSLICE_CONTROL_X0Y8
                         BITSLICE_CONTROL (Setup_CONTROL_BITSLICE_CONTROL_TX_DIV4_CLK_Q_TBYTE_IN[0])
                                                     -0.140     4.938    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                          4.938                     
                         arrival time                          -4.401                     
  -------------------------------------------------------------------
                         slack                                  0.537                     





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.655ns  (arrival time - required time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[0].u_ddr_mc_rd_en_low/rdEn_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0_2  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[3]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[0]_2_DIV  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             pll_clk[0]_2_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[0]_2_DIV rise@0.000ns - mmcm_clkout0_2 rise@0.000ns)
  Data Path Delay:        0.228ns  (logic 0.059ns (25.877%)  route 0.169ns (74.123%))
  Logic Levels:           0  
  Clock Path Skew:        -0.886ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.360ns
    Source Clock Delay      (SCD):    2.742ns
    Clock Pessimism Removal (CPR):    -0.496ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.070ns
    Phase Error              (PE):    0.141ns
  Clock Net Delay (Source):      1.035ns (routing 0.155ns, distribution 0.880ns)
  Clock Net Delay (Destination): 1.002ns (routing 0.171ns, distribution 0.831ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0_2 rise edge)
                                                      0.000     0.000 r                 
    BB36                                              0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.455     0.455 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.495    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.495 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.344     0.839    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.469 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.683    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.707 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y2 (CLOCK_ROOT)    net (fo=31623, routed)       1.035     2.742    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[0].u_ddr_mc_rd_en_low/rsMask_reg[7][12]_1
    SLICE_X55Y110        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[0].u_ddr_mc_rd_en_low/rdEn_reg[3]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X55Y110        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.059     2.801 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[0].u_ddr_mc_rd_en_low/rdEn_reg[3]/Q
                         net (fo=1, routed)           0.169     2.970    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/ch0_mcal_clb2phy_rden_low[3]
    BITSLICE_CONTROL_X0Y14
                         BITSLICE_CONTROL                             r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[3]
  -------------------------------------------------------------------    ----------------------------------

                         (clock pll_clk[0]_2_DIV rise edge)
                                                      0.000     0.000 r                 
    BB36                                              0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.551     0.551 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.601    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.601 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.397     0.998    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.871 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.115    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.143 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y2 (CLOCK_ROOT)    net (fo=31623, routed)       1.002     2.145    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLL_X0Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                     -1.245     0.900 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.148     1.048    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y14
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_RX_DIV2_CLK_Q)
                                                      0.193     1.241 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV2_CLK_Q
    BITSLICE_CONTROL_X0Y14
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_DIV2_CLK_Q_RX_DIV4_CLK_Q)
                                                      0.119     1.360 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q
                         clock pessimism              0.496     1.856                     
                         clock uncertainty            0.191     2.047                     
    BITSLICE_CONTROL_X0Y14
                         BITSLICE_CONTROL (Hold_CONTROL_BITSLICE_CONTROL_RX_DIV4_CLK_Q_PHY_RDEN[3])
                                                      0.268     2.315    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                         -2.315                     
                         arrival time                           2.970                     
  -------------------------------------------------------------------
                         slack                                  0.655                     





---------------------------------------------------------------------------------------------------
From Clock:  mmcm_clkout0_2
  To Clock:  pll_clk[1]_2_DIV

Setup :            0  Failing Endpoints,  Worst Slack        0.972ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.696ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.972ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[4].u_ddr_mc_wr_byte/genBit[6].u_ddr_mc_wr_bit/dReg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0_2  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[7]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[1]_2_DIV  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             pll_clk[1]_2_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.749ns  (pll_clk[1]_2_DIV rise@3.749ns - mmcm_clkout0_2 rise@0.000ns)
  Data Path Delay:        1.720ns  (logic 0.077ns (4.477%)  route 1.643ns (95.523%))
  Logic Levels:           0  
  Clock Path Skew:        -0.782ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.192ns = ( 5.940 - 3.749 ) 
    Source Clock Delay      (SCD):    2.426ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.070ns
    Phase Error              (PE):    0.141ns
  Clock Net Delay (Source):      1.283ns (routing 0.171ns, distribution 1.112ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0_2 rise edge)
                                                      0.000     0.000 r                 
    BB36                                              0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.551     0.551 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.601    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.601 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.397     0.998    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.871 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.115    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.143 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y2 (CLOCK_ROOT)    net (fo=31623, routed)       1.283     2.426    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[4].u_ddr_mc_wr_byte/genBit[6].u_ddr_mc_wr_bit/dReg_reg[6]_0
    SLICE_X60Y183        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[4].u_ddr_mc_wr_byte/genBit[6].u_ddr_mc_wr_bit/dReg_reg[7]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X60Y183        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     2.503 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[4].u_ddr_mc_wr_byte/genBit[6].u_ddr_mc_wr_bit/dReg_reg[7]/Q
                         net (fo=1, routed)           1.643     4.146    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/ch0_mcal_DQOut[7]
    BITSLICE_RX_TX_X0Y147
                         RXTX_BITSLICE                                r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[7]
  -------------------------------------------------------------------    ----------------------------------

                         (clock pll_clk[1]_2_DIV rise edge)
                                                      3.749     3.749 r                 
    BB36                                              0.000     3.749 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     3.749    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.455     4.203 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.243    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.243 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.344     4.587    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.217 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     5.431    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.455 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=31623, routed)       0.872     6.327    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLL_X0Y5             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                     -0.817     5.510 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.098     5.608    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y22
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_DIV2_CLK_Q)
                                                      0.117     5.725 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV2_CLK_Q
    BITSLICE_CONTROL_X0Y22
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV2_CLK_Q_TX_DIV4_CLK_Q)
                                                      0.075     5.800 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q
    BITSLICE_CONTROL_X0Y22
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV4_CLK_Q_TX_BIT_CTRL_OUT4[26])
                                                      0.127     5.927 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT4[26]
                         net (fo=1, routed)           0.013     5.940    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/TX_BIT_CTRL_OUT4[26]
    BITSLICE_RX_TX_X0Y147
                         RXTX_BITSLICE                                r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism             -0.547     5.393                     
                         clock uncertainty           -0.191     5.202                     
    BITSLICE_RX_TX_X0Y147
                         RXTX_BITSLICE (Setup_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[7])
                                                     -0.084     5.118    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                          5.118                     
                         arrival time                          -4.146                     
  -------------------------------------------------------------------
                         slack                                  0.972                     





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.696ns  (arrival time - required time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[4].u_ddr_mc_rd_en_low/rdEn_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0_2  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[2]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[1]_2_DIV  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             pll_clk[1]_2_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[1]_2_DIV rise@0.000ns - mmcm_clkout0_2 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.058ns (22.925%)  route 0.195ns (77.075%))
  Logic Levels:           0  
  Clock Path Skew:        -0.904ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.340ns
    Source Clock Delay      (SCD):    2.741ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.070ns
    Phase Error              (PE):    0.141ns
  Clock Net Delay (Source):      1.034ns (routing 0.155ns, distribution 0.879ns)
  Clock Net Delay (Destination): 0.990ns (routing 0.171ns, distribution 0.819ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0_2 rise edge)
                                                      0.000     0.000 r                 
    BB36                                              0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.455     0.455 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.495    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.495 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.344     0.839    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.469 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.683    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.707 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y2 (CLOCK_ROOT)    net (fo=31623, routed)       1.034     2.741    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[4].u_ddr_mc_rd_en_low/rsMask_reg[7][12]_1
    SLICE_X56Y165        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[4].u_ddr_mc_rd_en_low/rdEn_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X56Y165        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.058     2.799 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[4].u_ddr_mc_rd_en_low/rdEn_reg[2]/Q
                         net (fo=1, routed)           0.195     2.994    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/ch0_mcal_clb2phy_rden_low[2]
    BITSLICE_CONTROL_X0Y22
                         BITSLICE_CONTROL                             r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[2]
  -------------------------------------------------------------------    ----------------------------------

                         (clock pll_clk[1]_2_DIV rise edge)
                                                      0.000     0.000 r                 
    BB36                                              0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.551     0.551 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.601    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.601 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.397     0.998    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.871 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.115    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.143 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y2 (CLOCK_ROOT)    net (fo=31623, routed)       0.990     2.133    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLL_X0Y5             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                     -1.245     0.888 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.140     1.028    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y22
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_RX_DIV2_CLK_Q)
                                                      0.193     1.221 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV2_CLK_Q
    BITSLICE_CONTROL_X0Y22
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_DIV2_CLK_Q_RX_DIV4_CLK_Q)
                                                      0.119     1.340 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q
                         clock pessimism              0.497     1.837                     
                         clock uncertainty            0.191     2.028                     
    BITSLICE_CONTROL_X0Y22
                         BITSLICE_CONTROL (Hold_CONTROL_BITSLICE_CONTROL_RX_DIV4_CLK_Q_PHY_RDEN[2])
                                                      0.270     2.298    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                         -2.298                     
                         arrival time                           2.994                     
  -------------------------------------------------------------------
                         slack                                  0.696                     





---------------------------------------------------------------------------------------------------
From Clock:  mmcm_clkout0_2
  To Clock:  pll_clk[2]_2_DIV

Setup :            0  Failing Endpoints,  Worst Slack        0.621ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.763ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.621ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_low_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0_2  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[3]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[2]_2_DIV  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             pll_clk[2]_2_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.749ns  (pll_clk[2]_2_DIV rise@3.749ns - mmcm_clkout0_2 rise@0.000ns)
  Data Path Delay:        1.980ns  (logic 0.078ns (3.939%)  route 1.902ns (96.061%))
  Logic Levels:           0  
  Clock Path Skew:        -0.801ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.093ns = ( 5.841 - 3.749 ) 
    Source Clock Delay      (SCD):    2.346ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.070ns
    Phase Error              (PE):    0.141ns
  Clock Net Delay (Source):      1.203ns (routing 0.171ns, distribution 1.032ns)
  Clock Net Delay (Destination): 0.907ns (routing 0.155ns, distribution 0.752ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0_2 rise edge)
                                                      0.000     0.000 r                 
    BB36                                              0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.551     0.551 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.601    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.601 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.397     0.998    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.871 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.115    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.143 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y2 (CLOCK_ROOT)    net (fo=31623, routed)       1.203     2.346    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/dReg_reg[6]
    SLICE_X56Y171        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_low_reg[3]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X56Y171        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.078     2.424 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_low_reg[3]/Q
                         net (fo=9, routed)           1.902     4.326    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/ch0_mcal_clb2phy_t_b_low[3]
    BITSLICE_CONTROL_X0Y30
                         BITSLICE_CONTROL                             r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[3]
  -------------------------------------------------------------------    ----------------------------------

                         (clock pll_clk[2]_2_DIV rise edge)
                                                      3.749     3.749 r                 
    BB36                                              0.000     3.749 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     3.749    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.455     4.203 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.243    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.243 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.344     4.587    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.217 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     5.431    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.455 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y2 (CLOCK_ROOT)    net (fo=31623, routed)       0.907     6.362    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLL_X0Y6             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                     -0.817     5.545 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.104     5.649    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y30
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_DIV2_CLK_Q)
                                                      0.117     5.766 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV2_CLK_Q
    BITSLICE_CONTROL_X0Y30
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV2_CLK_Q_TX_DIV4_CLK_Q)
                                                      0.075     5.841 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q
                         clock pessimism             -0.547     5.294                     
                         clock uncertainty           -0.191     5.103                     
    BITSLICE_CONTROL_X0Y30
                         BITSLICE_CONTROL (Setup_CONTROL_BITSLICE_CONTROL_TX_DIV4_CLK_Q_TBYTE_IN[3])
                                                     -0.156     4.947    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                          4.947                     
                         arrival time                          -4.326                     
  -------------------------------------------------------------------
                         slack                                  0.621                     





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.763ns  (arrival time - required time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[6].u_ddr_mc_wr_byte/genBit[4].u_ddr_mc_wr_bit/dReg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0_2  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[5]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[2]_2_DIV  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             pll_clk[2]_2_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[2]_2_DIV rise@0.000ns - mmcm_clkout0_2 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.058ns (18.530%)  route 0.255ns (81.470%))
  Logic Levels:           0  
  Clock Path Skew:        -0.713ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.561ns
    Source Clock Delay      (SCD):    2.767ns
    Clock Pessimism Removal (CPR):    -0.493ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.070ns
    Phase Error              (PE):    0.141ns
  Clock Net Delay (Source):      1.060ns (routing 0.155ns, distribution 0.905ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0_2 rise edge)
                                                      0.000     0.000 r                 
    BB36                                              0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.455     0.455 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.495    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.495 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.344     0.839    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.469 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.683    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.707 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y2 (CLOCK_ROOT)    net (fo=31623, routed)       1.060     2.767    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[6].u_ddr_mc_wr_byte/genBit[4].u_ddr_mc_wr_bit/dReg_reg[6]_0
    SLICE_X55Y198        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[6].u_ddr_mc_wr_byte/genBit[4].u_ddr_mc_wr_bit/dReg_reg[5]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X55Y198        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.058     2.825 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[6].u_ddr_mc_wr_byte/genBit[4].u_ddr_mc_wr_bit/dReg_reg[5]/Q
                         net (fo=1, routed)           0.255     3.080    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/ch0_mcal_DQOut[5]
    BITSLICE_RX_TX_X0Y171
                         RXTX_BITSLICE                                r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[5]
  -------------------------------------------------------------------    ----------------------------------

                         (clock pll_clk[2]_2_DIV rise edge)
                                                      0.000     0.000 r                 
    BB36                                              0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.551     0.551 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.601    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.601 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.397     0.998    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.871 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.115    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.143 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=31623, routed)       1.029     2.172    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLL_X0Y6             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                     -1.245     0.927 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.143     1.070    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X0Y26
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_DIV2_CLK_Q)
                                                      0.177     1.247 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV2_CLK_Q
    BITSLICE_CONTROL_X0Y26
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV2_CLK_Q_TX_DIV4_CLK_Q)
                                                      0.109     1.356 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q
    BITSLICE_CONTROL_X0Y26
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV4_CLK_Q_TX_BIT_CTRL_OUT2[26])
                                                      0.187     1.543 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT2[26]
                         net (fo=1, routed)           0.018     1.561    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/TX_BIT_CTRL_OUT2[26]
    BITSLICE_RX_TX_X0Y171
                         RXTX_BITSLICE                                r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism              0.493     2.054                     
                         clock uncertainty            0.191     2.245                     
    BITSLICE_RX_TX_X0Y171
                         RXTX_BITSLICE (Hold_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[5])
                                                      0.072     2.317    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                         -2.317                     
                         arrival time                           3.080                     
  -------------------------------------------------------------------
                         slack                                  0.763                     





---------------------------------------------------------------------------------------------------
From Clock:  mmcm_clkout0_2
  To Clock:  mmcm_clkout6_2

Setup :            0  Failing Endpoints,  Worst Slack        3.391ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.391ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_read_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0_2  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[3].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6_2  {rise@0.000ns fall@3.749ns period=7.497ns})
  Path Group:             mmcm_clkout6_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        1.634ns  (logic 0.080ns (4.896%)  route 1.554ns (95.104%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X53Y159                                     0.000     0.000 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_read_data_reg[3]/C
    SLICE_X53Y159        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     0.080 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_read_data_reg[3]/Q
                         net (fo=1, routed)           1.554     1.634    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[31].sync_reg_reg[0]_0[3]
    SLICE_X55Y155        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[3].sync_reg_reg[0]/D
  -------------------------------------------------------------------    ----------------------------------

                         max delay                    5.000     5.000                   
    SLICE_X55Y155        FDRE (Setup_CFF2_SLICEL_C_D)
                                                      0.025     5.025    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[3].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          5.025                     
                         arrival time                          -1.634                     
  -------------------------------------------------------------------
                         slack                                  3.391                     





---------------------------------------------------------------------------------------------------
From Clock:  clk_core
  To Clock:  txoutclk_out[15]

Setup :            0  Failing Endpoints,  Worst Slack        0.038ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.033ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.038ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[15]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             txoutclk_out[15]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (txoutclk_out[15] rise@2.000ns - clk_core rise@0.000ns)
  Data Path Delay:        1.616ns  (logic 0.112ns (6.931%)  route 1.504ns (93.069%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.325ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.502ns = ( 4.502 - 2.000 ) 
    Source Clock Delay      (SCD):    2.828ns
    Clock Pessimism Removal (CPR):    0.001ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.000ns
  Clock Net Delay (Source):      2.613ns (routing 0.780ns, distribution 1.833ns)
  Clock Net Delay (Destination): 2.310ns (routing 0.742ns, distribution 1.568ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  static         <hidden>
                         net (fo=8, routed)           0.085     0.085    static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         <hidden>
    X5Y6 (CLOCK_ROOT)    net (fo=149525, routed)      2.613     2.828    static         <hidden>
    SLICE_X146Y359       FDRE                                         r  static         <hidden>
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X146Y359       FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     2.905 r  static         <hidden>
                         net (fo=328, routed)         1.456     4.361    static         <hidden>
    SLICE_X149Y325       LUT4 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.035     4.396 r  static         <hidden>
                         net (fo=1, routed)           0.048     4.444    static         <hidden>
    SLICE_X149Y325       FDRE                                         r  static         <hidden>
  -------------------------------------------------------------------    ----------------------------------

                         (clock txoutclk_out[15] rise edge)
                                                      2.000     2.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     2.000 r  static         <hidden>
                         net (fo=8, routed)           0.078     2.078    static         <hidden>
    BUFG_GT_X1Y204       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     2.192 r  static         <hidden>
    X5Y6 (CLOCK_ROOT)    net (fo=6444, routed)        2.310     4.502    static         <hidden>
    SLICE_X149Y325       FDRE                                         r  static         <hidden>
                         clock pessimism              0.001     4.503                     
                         clock uncertainty           -0.046     4.457                     
    SLICE_X149Y325       FDRE (Setup_GFF_SLICEL_C_D)
                                                      0.025     4.482    static           <hidden>
  -------------------------------------------------------------------
                         required time                          4.482                     
                         arrival time                          -4.444                     
  -------------------------------------------------------------------
                         slack                                  0.038                     





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[15]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             txoutclk_out[15]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (txoutclk_out[15] rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.115ns (30.343%)  route 0.264ns (69.657%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.286ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.788ns
    Source Clock Delay      (SCD):    2.501ns
    Clock Pessimism Removal (CPR):    0.001ns
  Clock Net Delay (Source):      2.309ns (routing 0.704ns, distribution 1.605ns)
  Clock Net Delay (Destination): 2.573ns (routing 0.819ns, distribution 1.754ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  static         <hidden>
                         net (fo=8, routed)           0.078     0.078    static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  static         <hidden>
    X5Y6 (CLOCK_ROOT)    net (fo=149525, routed)      2.309     2.501    static         <hidden>
    SLICE_X143Y365       FDRE                                         r  static         <hidden>
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X143Y365       FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.059     2.560 r  static         <hidden>
                         net (fo=1, routed)           0.229     2.789    static         <hidden>
    SLICE_X142Y365       LUT4 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.056     2.845 r  static         <hidden>
                         net (fo=1, routed)           0.035     2.880    static         <hidden>
    SLICE_X142Y365       FDRE                                         r  static         <hidden>
  -------------------------------------------------------------------    ----------------------------------

                         (clock txoutclk_out[15] rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  static         <hidden>
                         net (fo=8, routed)           0.085     0.085    static         <hidden>
    BUFG_GT_X1Y204       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         <hidden>
    X5Y6 (CLOCK_ROOT)    net (fo=6444, routed)        2.573     2.788    static         <hidden>
    SLICE_X142Y365       FDRE                                         r  static         <hidden>
                         clock pessimism             -0.001     2.787                     
    SLICE_X142Y365       FDRE (Hold_CFF_SLICEM_C_D)
                                                      0.060     2.847    static           <hidden>
  -------------------------------------------------------------------
                         required time                         -2.847                     
                         arrival time                           2.880                     
  -------------------------------------------------------------------
                         slack                                  0.033                     





---------------------------------------------------------------------------------------------------
From Clock:  clk_xtra
  To Clock:  clk_core

Setup :            0  Failing Endpoints,  Worst Slack        5.350ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.350ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_xtra  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        2.675ns  (logic 0.078ns (2.916%)  route 2.597ns (97.084%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X156Y541                                    0.000     0.000 r  reconfigurable <hidden>
    SLICE_X156Y541       FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     0.078 r  reconfigurable <hidden>
                         net (fo=1, routed)           2.597     2.675    reconfigurable <hidden>
    SLICE_X136Y335       FDRE                                         r  reconfigurable <hidden>
  -------------------------------------------------------------------    ----------------------------------

                         max delay                    8.000     8.000                   
    SLICE_X136Y335       FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.025     8.025    reconfigurable   <hidden>
  -------------------------------------------------------------------
                         required time                          8.025                     
                         arrival time                          -2.675                     
  -------------------------------------------------------------------
                         slack                                  5.350                     





---------------------------------------------------------------------------------------------------
From Clock:  txoutclk_out[15]
  To Clock:  clk_core

Setup :            0  Failing Endpoints,  Worst Slack        0.075ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.034ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.075ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[15]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_core rise@4.000ns - txoutclk_out[15] rise@2.000ns)
  Data Path Delay:        1.574ns  (logic 0.079ns (5.019%)  route 1.495ns (94.981%))
  Logic Levels:           0  
  Clock Path Skew:        -0.330ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.463ns = ( 6.463 - 4.000 ) 
    Source Clock Delay      (SCD):    2.794ns = ( 4.794 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.001ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.000ns
  Clock Net Delay (Source):      2.579ns (routing 0.819ns, distribution 1.760ns)
  Clock Net Delay (Destination): 2.271ns (routing 0.704ns, distribution 1.567ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock txoutclk_out[15] rise edge)
                                                      2.000     2.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     2.000 r  static         <hidden>
                         net (fo=8, routed)           0.085     2.085    static         <hidden>
    BUFG_GT_X1Y204       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     2.215 r  static         <hidden>
    X5Y6 (CLOCK_ROOT)    net (fo=6444, routed)        2.579     4.794    static         <hidden>
    SLICE_X155Y345       FDRE                                         r  static         <hidden>
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X155Y345       FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     4.873 r  static         <hidden>
                         net (fo=1, routed)           1.495     6.368    static         <hidden>
    SLICE_X156Y393       FDRE                                         r  static         <hidden>
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_core rise edge)
                                                      4.000     4.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     4.000 r  static         <hidden>
                         net (fo=8, routed)           0.078     4.078    static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.192 r  static         <hidden>
    X5Y6 (CLOCK_ROOT)    net (fo=149525, routed)      2.271     6.463    static         <hidden>
    SLICE_X156Y393       FDRE                                         r  static         <hidden>
                         clock pessimism              0.001     6.464                     
                         clock uncertainty           -0.046     6.418                     
    SLICE_X156Y393       FDRE (Setup_GFF_SLICEM_C_D)
                                                      0.025     6.443    static           <hidden>
  -------------------------------------------------------------------
                         required time                          6.443                     
                         arrival time                          -6.368                     
  -------------------------------------------------------------------
                         slack                                  0.075                     





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[15]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - txoutclk_out[15] rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.059ns (16.120%)  route 0.307ns (83.880%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.739ns
    Source Clock Delay      (SCD):    2.468ns
    Clock Pessimism Removal (CPR):    0.001ns
  Clock Net Delay (Source):      2.276ns (routing 0.742ns, distribution 1.534ns)
  Clock Net Delay (Destination): 2.524ns (routing 0.780ns, distribution 1.744ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock txoutclk_out[15] rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  static         <hidden>
                         net (fo=8, routed)           0.078     0.078    static         <hidden>
    BUFG_GT_X1Y204       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  static         <hidden>
    X5Y6 (CLOCK_ROOT)    net (fo=6444, routed)        2.276     2.468    static         <hidden>
    SLICE_X157Y371       FDRE                                         r  static         <hidden>
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X157Y371       FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.059     2.527 r  static         <hidden>
                         net (fo=1, routed)           0.307     2.834    static         <hidden>
    SLICE_X157Y411       FDRE                                         r  static         <hidden>
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  static         <hidden>
                         net (fo=8, routed)           0.085     0.085    static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         <hidden>
    X5Y6 (CLOCK_ROOT)    net (fo=149525, routed)      2.524     2.739    static         <hidden>
    SLICE_X157Y411       FDRE                                         r  static         <hidden>
                         clock pessimism             -0.001     2.738                     
    SLICE_X157Y411       FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.062     2.800    static           <hidden>
  -------------------------------------------------------------------
                         required time                         -2.800                     
                         arrival time                           2.834                     
  -------------------------------------------------------------------
                         slack                                  0.034                     





---------------------------------------------------------------------------------------------------
From Clock:  drck
  To Clock:  clk_core

Setup :            0  Failing Endpoints,  Worst Slack        3.720ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.069ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.720ns  (required time - arrival time)
  Source:                 static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg_replicated/Q
                            (clock source 'drck'  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg_replicated/D
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_core rise@4.000ns - drck rise@0.000ns)
  Data Path Delay:        0.171ns  (logic 0.053ns (30.994%)  route 0.118ns (69.006%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.553ns = ( 6.553 - 4.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.304ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.000ns
  Clock Net Delay (Source):      2.651ns (routing 0.780ns, distribution 1.871ns)
  Clock Net Delay (Destination): 2.361ns (routing 0.704ns, distribution 1.657ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock drck rise edge)       0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  static         <hidden>
                         net (fo=8, routed)           0.085     0.085    static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         <hidden>
    X5Y6 (CLOCK_ROOT)    net (fo=149525, routed)      2.651     2.866    static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X142Y499       FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     2.945 r  static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg_replicated/Q
                         net (fo=532, routed)         0.060     3.005    static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/drck
    SLICE_X142Y499       LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.053     3.058 r  static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/tck_i_i_1_replicated/O
                         net (fo=1, routed)           0.058     3.116    static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/tck_i_i_1_n_0_replicated
    SLICE_X142Y499       FDRE                                         r  static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg_replicated/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_core rise edge)
                                                      4.000     4.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     4.000 r  static         <hidden>
                         net (fo=8, routed)           0.078     4.078    static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.192 r  static         <hidden>
    X5Y6 (CLOCK_ROOT)    net (fo=149525, routed)      2.361     6.553    static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X142Y499       FDRE                                         r  static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg_replicated/C
                         clock pessimism              0.304     6.857                     
                         clock uncertainty           -0.046     6.811                     
    SLICE_X142Y499       FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.025     6.836    static           static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg_replicated
  -------------------------------------------------------------------
                         required time                          6.836                     
                         arrival time                          -3.116                     
  -------------------------------------------------------------------
                         slack                                  3.720                     





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg_replicated/Q
                            (clock source 'drck'  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg_replicated/D
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@16.000ns - drck fall@16.000ns)
  Data Path Delay:        0.082ns  (logic 0.023ns (28.049%)  route 0.059ns (71.951%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.763ns = ( 17.763 - 16.000 ) 
    Source Clock Delay      (SCD):    1.614ns = ( 17.614 - 16.000 ) 
    Clock Pessimism Removal (CPR):    0.182ns
  Clock Net Delay (Source):      1.450ns (routing 0.429ns, distribution 1.021ns)
  Clock Net Delay (Destination): 1.624ns (routing 0.484ns, distribution 1.140ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock drck fall edge)      16.000    16.000 f                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000    16.000 r  static         <hidden>
                         net (fo=8, routed)           0.052    16.052    static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073    16.125 r  static         <hidden>
    X5Y6 (CLOCK_ROOT)    net (fo=149525, routed)      1.450    17.575    static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X142Y499       FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039    17.614 f  static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg_replicated/Q
                         net (fo=532, routed)         0.038    17.652    static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/drck
    SLICE_X142Y499       LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.023    17.675 r  static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/tck_i_i_1_replicated/O
                         net (fo=1, routed)           0.021    17.696    static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/tck_i_i_1_n_0_replicated
    SLICE_X142Y499       FDRE                                         r  static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg_replicated/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_core rise edge)
                                                     16.000    16.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000    16.000 r  static         <hidden>
                         net (fo=8, routed)           0.057    16.057    static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082    16.139 r  static         <hidden>
    X5Y6 (CLOCK_ROOT)    net (fo=149525, routed)      1.624    17.763    static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X142Y499       FDRE                                         r  static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg_replicated/C
                         clock pessimism             -0.182    17.581                     
    SLICE_X142Y499       FDRE (Hold_HFF_SLICEM_C_D)
                                                      0.046    17.627    static           static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg_replicated
  -------------------------------------------------------------------
                         required time                        -17.627                     
                         arrival time                          17.696                     
  -------------------------------------------------------------------
                         slack                                  0.069                     





---------------------------------------------------------------------------------------------------
From Clock:  ext_spi_clk
  To Clock:  clk_core

Setup :            0  Failing Endpoints,  Worst Slack       14.871ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.871ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by ext_spi_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (MaxDelay Path 16.000ns)
  Data Path Delay:        1.154ns  (logic 0.080ns (6.932%)  route 1.074ns (93.068%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 16.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X156Y220                                    0.000     0.000 r  reconfigurable <hidden>
    SLICE_X156Y220       FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     0.080 r  reconfigurable <hidden>
                         net (fo=1, routed)           1.074     1.154    reconfigurable <hidden>
    SLICE_X160Y208       FDRE                                         r  reconfigurable <hidden>
  -------------------------------------------------------------------    ----------------------------------

                         max delay                   16.000    16.000                   
    SLICE_X160Y208       FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025    16.025    reconfigurable   <hidden>
  -------------------------------------------------------------------
                         required time                         16.025                     
                         arrival time                          -1.154                     
  -------------------------------------------------------------------
                         slack                                 14.871                     





---------------------------------------------------------------------------------------------------
From Clock:  tck
  To Clock:  clk_core

Setup :            0  Failing Endpoints,  Worst Slack        3.529ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.128ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.529ns  (required time - arrival time)
  Source:                 static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                            (clock source 'tck'  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_core rise@4.000ns - tck rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.122ns (34.078%)  route 0.236ns (65.922%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.700ns = ( 6.700 - 4.000 ) 
    Source Clock Delay      (SCD):    3.091ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.000ns
  Inter-SLR Compensation: 0.003ns  ((DCD - CCD) * PF)
    Destination Clock Delay (DCD):    2.700ns
    Common Clock Delay      (CCD):    2.680ns
    Prorating Factor         (PF):    0.150
  Clock Net Delay (Source):      2.795ns (routing 0.780ns, distribution 2.015ns)
  Clock Net Delay (Destination): 2.508ns (routing 0.704ns, distribution 1.804ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock tck rise edge)        0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  static         <hidden>
                         net (fo=8, routed)           0.085     0.085    static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         <hidden>
    X5Y6 (CLOCK_ROOT)    net (fo=149525, routed)      2.795     3.010    static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLR Crossing[1->0]   
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X112Y296       FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     3.091 r  static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.188     3.279    static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/tck
    SLICE_X112Y296       LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.122     3.401 r  static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/tck_i_i_1/O
                         net (fo=1, routed)           0.048     3.449    static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/tck_i_i_1_n_0
    SLICE_X112Y296       FDRE                                         r  static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_core rise edge)
                                                      4.000     4.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     4.000 r  static         <hidden>
                         net (fo=8, routed)           0.078     4.078    static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.192 r  static         <hidden>
    X5Y6 (CLOCK_ROOT)    net (fo=149525, routed)      2.508     6.700    static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLR Crossing[1->0]   
    SLICE_X112Y296       FDRE                                         r  static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/C
                         clock pessimism              0.302     7.002                     
                         inter-SLR compensation      -0.003     6.999                     
                         clock uncertainty           -0.046     6.953                     
    SLICE_X112Y296       FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025     6.978    static           static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg
  -------------------------------------------------------------------
                         required time                          6.978                     
                         arrival time                          -3.449                     
  -------------------------------------------------------------------
                         slack                                  3.529                     





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                            (clock source 'tck'  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@16.000ns - tck fall@16.000ns)
  Data Path Delay:        0.143ns  (logic 0.050ns (34.965%)  route 0.093ns (65.036%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.858ns = ( 17.858 - 16.000 ) 
    Source Clock Delay      (SCD):    1.703ns = ( 17.703 - 16.000 ) 
    Clock Pessimism Removal (CPR):    0.190ns
  Inter-SLR Compensation: 0.003ns  ((DCD - CCD) * DF)
    Destination Clock Delay (DCD):    1.858ns
    Common Clock Delay      (CCD):    1.840ns
    Derating Factor          (DF):    0.150
  Clock Net Delay (Source):      1.537ns (routing 0.429ns, distribution 1.108ns)
  Clock Net Delay (Destination): 1.719ns (routing 0.484ns, distribution 1.235ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock tck fall edge)       16.000    16.000 f                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000    16.000 r  static         <hidden>
                         net (fo=8, routed)           0.052    16.052    static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073    16.125 r  static         <hidden>
    X5Y6 (CLOCK_ROOT)    net (fo=149525, routed)      1.537    17.662    static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLR Crossing[1->0]   
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X112Y296       FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041    17.703 f  static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.079    17.782    static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/tck
    SLICE_X112Y296       LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.050    17.832 r  static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/tck_i_i_1/O
                         net (fo=1, routed)           0.014    17.846    static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/tck_i_i_1_n_0
    SLICE_X112Y296       FDRE                                         r  static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_core rise edge)
                                                     16.000    16.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000    16.000 r  static         <hidden>
                         net (fo=8, routed)           0.057    16.057    static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082    16.139 r  static         <hidden>
    X5Y6 (CLOCK_ROOT)    net (fo=149525, routed)      1.719    17.858    static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLR Crossing[1->0]   
    SLICE_X112Y296       FDRE                                         r  static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/C
                         clock pessimism             -0.190    17.668                     
                         inter-SLR compensation       0.003    17.671                     
    SLICE_X112Y296       FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.047    17.718    static           static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg
  -------------------------------------------------------------------
                         required time                        -17.718                     
                         arrival time                          17.846                     
  -------------------------------------------------------------------
                         slack                                  0.128                     





---------------------------------------------------------------------------------------------------
From Clock:  diablo_gt.diablo_gt_phy_wrapper/pclk2_gt
  To Clock:  clk_core

Setup :            0  Failing Endpoints,  Worst Slack        2.327ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.183ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.327ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by diablo_gt.diablo_gt_phy_wrapper/pclk2_gt  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_core rise@4.000ns - diablo_gt.diablo_gt_phy_wrapper/pclk2_gt rise@0.000ns)
  Data Path Delay:        1.222ns  (logic 0.079ns (6.465%)  route 1.143ns (93.535%))
  Logic Levels:           0  
  Clock Path Skew:        -0.331ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.429ns = ( 6.429 - 4.000 ) 
    Source Clock Delay      (SCD):    2.761ns
    Clock Pessimism Removal (CPR):    0.001ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.000ns
  Clock Net Delay (Source):      2.546ns (routing 0.805ns, distribution 1.741ns)
  Clock Net Delay (Destination): 2.237ns (routing 0.704ns, distribution 1.533ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock diablo_gt.diablo_gt_phy_wrapper/pclk2_gt rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  static         <hidden>
                         net (fo=8, routed)           0.085     0.085    static         <hidden>
    BUFG_GT_X1Y206       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         <hidden>
    X5Y6 (CLOCK_ROOT)    net (fo=4759, routed)        2.546     2.761    static         <hidden>
    SLICE_X155Y414       FDCE                                         r  static         <hidden>
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X155Y414       FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.840 f  static         <hidden>
                         net (fo=55, routed)          1.143     3.983    static         <hidden>
    SLICE_X160Y399       FDRE                                         r  static         <hidden>  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_core rise edge)
                                                      4.000     4.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     4.000 r  static         <hidden>
                         net (fo=8, routed)           0.078     4.078    static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.192 r  static         <hidden>
    X5Y6 (CLOCK_ROOT)    net (fo=149525, routed)      2.237     6.429    static         <hidden>
    SLICE_X160Y399       FDRE                                         r  static         <hidden>
                         clock pessimism              0.001     6.430                     
                         clock uncertainty           -0.046     6.384                     
    SLICE_X160Y399       FDRE (Setup_CFF_SLICEL_C_R)
                                                     -0.074     6.310    static           <hidden>
  -------------------------------------------------------------------
                         required time                          6.310                     
                         arrival time                          -3.983                     
  -------------------------------------------------------------------
                         slack                                  2.327                     





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by diablo_gt.diablo_gt_phy_wrapper/pclk2_gt  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - diablo_gt.diablo_gt_phy_wrapper/pclk2_gt rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.040ns (10.256%)  route 0.350ns (89.744%))
  Logic Levels:           0  
  Clock Path Skew:        0.160ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.671ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.001ns
  Clock Net Delay (Source):      1.385ns (routing 0.444ns, distribution 0.941ns)
  Clock Net Delay (Destination): 1.532ns (routing 0.484ns, distribution 1.048ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock diablo_gt.diablo_gt_phy_wrapper/pclk2_gt rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  static         <hidden>
                         net (fo=8, routed)           0.052     0.052    static         <hidden>
    BUFG_GT_X1Y206       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  static         <hidden>
    X5Y6 (CLOCK_ROOT)    net (fo=4759, routed)        1.385     1.510    static         <hidden>
    SLICE_X162Y396       FDCE                                         r  static         <hidden>
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X162Y396       FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     1.550 r  static         <hidden>
                         net (fo=188, routed)         0.350     1.900    static         <hidden>
    SLICE_X160Y398       FDRE                                         r  static         <hidden>
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  static         <hidden>
                         net (fo=8, routed)           0.057     0.057    static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  static         <hidden>
    X5Y6 (CLOCK_ROOT)    net (fo=149525, routed)      1.532     1.671    static         <hidden>
    SLICE_X160Y398       FDRE                                         r  static         <hidden>
                         clock pessimism             -0.001     1.670                     
    SLICE_X160Y398       FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     1.717    static           <hidden>
  -------------------------------------------------------------------
                         required time                         -1.717                     
                         arrival time                           1.900                     
  -------------------------------------------------------------------
                         slack                                  0.183                     





---------------------------------------------------------------------------------------------------
From Clock:  pci_drp_clk
  To Clock:  clk_core

Setup :            0  Failing Endpoints,  Worst Slack        2.982ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.982ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell SYSMONE4 clocked by pci_drp_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        7.043ns  (logic 2.022ns (28.709%)  route 5.021ns (71.291%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    SYSMONE4_X0Y1                                     0.000     0.000 r  static         <hidden>
    SYSMONE4_X0Y1        SYSMONE4 (Prop_SYSMONE4_DCLK_ALM[7])
                                                      2.022     2.022 r  static         <hidden>
                         net (fo=2, routed)           5.021     7.043    boundary       <hidden>
    SLR Crossing[1->0]   
    SLICE_X134Y203       FDRE                                         r  reconfigurable <hidden>
  -------------------------------------------------------------------    ----------------------------------

                         max delay                   10.000    10.000                   
    SLICE_X134Y203       FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.025    10.025    reconfigurable   <hidden>
  -------------------------------------------------------------------
                         required time                         10.025                     
                         arrival time                          -7.043                     
  -------------------------------------------------------------------
                         slack                                  2.982                     





---------------------------------------------------------------------------------------------------
From Clock:  clk_core
  To Clock:  clk_extra_a1

Setup :            0  Failing Endpoints,  Worst Slack        3.139ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.285ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.139ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell BUFGCE clocked by clk_extra_a1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_extra_a1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_extra_a1 rise@16.000ns - clk_core rise@12.000ns)
  Data Path Delay:        1.232ns  (logic 0.077ns (6.250%)  route 1.155ns (93.750%))
  Logic Levels:           0  
  Clock Path Skew:        0.566ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.397ns = ( 19.397 - 16.000 ) 
    Source Clock Delay      (SCD):    2.930ns = ( 14.930 - 12.000 ) 
    Clock Pessimism Removal (CPR):    0.099ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.073ns
  Clock Net Delay (Source):      2.715ns (routing 0.780ns, distribution 1.935ns)
  Clock Net Delay (Destination): 2.355ns (routing 0.704ns, distribution 1.651ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_core rise edge)
                                                     12.000    12.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000    12.000 r  static         <hidden>
                         net (fo=8, routed)           0.085    12.085    static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130    12.215 r  static         <hidden>
    X5Y6 (CLOCK_ROOT)    net (fo=149525, routed)      2.715    14.930    boundary       <hidden>
    SLICE_X117Y387       FDRE                                         r  reconfigurable <hidden>
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X117Y387       FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077    15.007 r  reconfigurable <hidden>
                         net (fo=8, routed)           1.155    16.162    reconfigurable <hidden>
    BUFGCE_X1Y183        BUFGCE                                       r  reconfigurable <hidden>
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_extra_a1 rise edge)
                                                     16.000    16.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000    16.000 r  static         <hidden>
                         net (fo=8, routed)           0.078    16.078    static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114    16.192 r  static         <hidden>
    X5Y6 (CLOCK_ROOT)    net (fo=149525, routed)      2.355    18.547    boundary       <hidden>
    MMCM_X1Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630    19.177 r  reconfigurable <hidden>
                         net (fo=1, routed)           0.220    19.397    reconfigurable <hidden>
    BUFGCE_X1Y183        BUFGCE                                       r  reconfigurable <hidden>
                         clock pessimism              0.099    19.496                     
                         clock uncertainty           -0.136    19.360                     
    BUFGCE_X1Y183        BUFGCE (Setup_BUFCE_BUFGCE_I_CE)
                                                     -0.059    19.301    reconfigurable   <hidden>
  -------------------------------------------------------------------
                         required time                         19.301                     
                         arrival time                         -16.162                     
  -------------------------------------------------------------------
                         slack                                  3.139                     





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell BUFGCE clocked by clk_extra_a1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_extra_a1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_extra_a1 rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.784ns  (logic 0.058ns (7.398%)  route 0.726ns (92.602%))
  Logic Levels:           0  
  Clock Path Skew:        0.216ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.941ns
    Source Clock Delay      (SCD):    2.626ns
    Clock Pessimism Removal (CPR):    0.099ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.073ns
  Clock Net Delay (Source):      2.434ns (routing 0.704ns, distribution 1.730ns)
  Clock Net Delay (Destination): 2.602ns (routing 0.780ns, distribution 1.822ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  static         <hidden>
                         net (fo=8, routed)           0.078     0.078    static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  static         <hidden>
    X5Y6 (CLOCK_ROOT)    net (fo=149525, routed)      2.434     2.626    boundary       <hidden>
    SLICE_X117Y387       FDRE                                         r  reconfigurable <hidden>
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X117Y387       FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.058     2.684 r  reconfigurable <hidden>
                         net (fo=8, routed)           0.726     3.410    reconfigurable <hidden>
    BUFGCE_X1Y183        BUFGCE                                       r  reconfigurable <hidden>
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_extra_a1 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  static         <hidden>
                         net (fo=8, routed)           0.085     0.085    static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         <hidden>
    X5Y6 (CLOCK_ROOT)    net (fo=149525, routed)      2.602     2.817    boundary       <hidden>
    MMCM_X1Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.690 r  reconfigurable <hidden>
                         net (fo=1, routed)           0.251     2.941    reconfigurable <hidden>
    BUFGCE_X1Y183        BUFGCE                                       r  reconfigurable <hidden>
                         clock pessimism             -0.099     2.842                     
                         clock uncertainty            0.136     2.978                     
    BUFGCE_X1Y183        BUFGCE (Hold_BUFCE_BUFGCE_I_CE)
                                                      0.147     3.125    reconfigurable   <hidden>
  -------------------------------------------------------------------
                         required time                         -3.125                     
                         arrival time                           3.410                     
  -------------------------------------------------------------------
                         slack                                  0.285                     





---------------------------------------------------------------------------------------------------
From Clock:  clk_core
  To Clock:  clk_extra_a2

Setup :            0  Failing Endpoints,  Worst Slack        0.500ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.281ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.500ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell BUFGCE clocked by clk_extra_a2  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             clk_extra_a2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.333ns  (clk_extra_a2 rise@5.333ns - clk_core rise@4.000ns)
  Data Path Delay:        1.210ns  (logic 0.077ns (6.364%)  route 1.133ns (93.636%))
  Logic Levels:           0  
  Clock Path Skew:        0.563ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.394ns = ( 8.727 - 5.333 ) 
    Source Clock Delay      (SCD):    2.930ns = ( 6.930 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.099ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.084ns
    Phase Error              (PE):    0.073ns
  Clock Net Delay (Source):      2.715ns (routing 0.780ns, distribution 1.935ns)
  Clock Net Delay (Destination): 2.355ns (routing 0.704ns, distribution 1.651ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_core rise edge)
                                                      4.000     4.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     4.000 r  static         <hidden>
                         net (fo=8, routed)           0.085     4.085    static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     4.215 r  static         <hidden>
    X5Y6 (CLOCK_ROOT)    net (fo=149525, routed)      2.715     6.930    boundary       <hidden>
    SLICE_X117Y387       FDRE                                         r  reconfigurable <hidden>
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X117Y387       FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     7.007 r  reconfigurable <hidden>
                         net (fo=8, routed)           1.133     8.140    reconfigurable <hidden>
    BUFGCE_X1Y172        BUFGCE                                       r  reconfigurable <hidden>
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_extra_a2 rise edge)
                                                      5.333     5.333 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     5.333 r  static         <hidden>
                         net (fo=8, routed)           0.078     5.411    static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     5.525 r  static         <hidden>
    X5Y6 (CLOCK_ROOT)    net (fo=149525, routed)      2.355     7.880    boundary       <hidden>
    MMCM_X1Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     8.510 r  reconfigurable <hidden>
                         net (fo=1, routed)           0.217     8.727    reconfigurable <hidden>
    BUFGCE_X1Y172        BUFGCE                                       r  reconfigurable <hidden>
                         clock pessimism              0.099     8.826                     
                         clock uncertainty           -0.128     8.699                     
    BUFGCE_X1Y172        BUFGCE (Setup_BUFCE_BUFGCE_I_CE)
                                                     -0.059     8.640    reconfigurable   <hidden>
  -------------------------------------------------------------------
                         required time                          8.640                     
                         arrival time                          -8.140                     
  -------------------------------------------------------------------
                         slack                                  0.500                     





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell BUFGCE clocked by clk_extra_a2  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             clk_extra_a2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_extra_a2 rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.769ns  (logic 0.058ns (7.542%)  route 0.711ns (92.458%))
  Logic Levels:           0  
  Clock Path Skew:        0.213ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.938ns
    Source Clock Delay      (SCD):    2.626ns
    Clock Pessimism Removal (CPR):    0.099ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.084ns
    Phase Error              (PE):    0.073ns
  Clock Net Delay (Source):      2.434ns (routing 0.704ns, distribution 1.730ns)
  Clock Net Delay (Destination): 2.602ns (routing 0.780ns, distribution 1.822ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  static         <hidden>
                         net (fo=8, routed)           0.078     0.078    static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  static         <hidden>
    X5Y6 (CLOCK_ROOT)    net (fo=149525, routed)      2.434     2.626    boundary       <hidden>
    SLICE_X117Y387       FDRE                                         r  reconfigurable <hidden>
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X117Y387       FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.058     2.684 r  reconfigurable <hidden>
                         net (fo=8, routed)           0.711     3.395    reconfigurable <hidden>
    BUFGCE_X1Y172        BUFGCE                                       r  reconfigurable <hidden>
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_extra_a2 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  static         <hidden>
                         net (fo=8, routed)           0.085     0.085    static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         <hidden>
    X5Y6 (CLOCK_ROOT)    net (fo=149525, routed)      2.602     2.817    boundary       <hidden>
    MMCM_X1Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     2.690 r  reconfigurable <hidden>
                         net (fo=1, routed)           0.248     2.938    reconfigurable <hidden>
    BUFGCE_X1Y172        BUFGCE                                       r  reconfigurable <hidden>
                         clock pessimism             -0.099     2.839                     
                         clock uncertainty            0.128     2.967                     
    BUFGCE_X1Y172        BUFGCE (Hold_BUFCE_BUFGCE_I_CE)
                                                      0.147     3.114    reconfigurable   <hidden>
  -------------------------------------------------------------------
                         required time                         -3.114                     
                         arrival time                           3.395                     
  -------------------------------------------------------------------
                         slack                                  0.281                     





---------------------------------------------------------------------------------------------------
From Clock:  clk_core
  To Clock:  clk_extra_a3

Setup :            0  Failing Endpoints,  Worst Slack        3.175ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.275ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.175ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell BUFGCE clocked by clk_extra_a3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_extra_a3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_extra_a3 rise@4.000ns - clk_core rise@0.000ns)
  Data Path Delay:        1.210ns  (logic 0.077ns (6.364%)  route 1.133ns (93.636%))
  Logic Levels:           0  
  Clock Path Skew:        0.570ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.401ns = ( 7.401 - 4.000 ) 
    Source Clock Delay      (SCD):    2.930ns
    Clock Pessimism Removal (CPR):    0.099ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.080ns
    Phase Error              (PE):    0.073ns
  Clock Net Delay (Source):      2.715ns (routing 0.780ns, distribution 1.935ns)
  Clock Net Delay (Destination): 2.355ns (routing 0.704ns, distribution 1.651ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  static         <hidden>
                         net (fo=8, routed)           0.085     0.085    static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         <hidden>
    X5Y6 (CLOCK_ROOT)    net (fo=149525, routed)      2.715     2.930    boundary       <hidden>
    SLICE_X117Y387       FDRE                                         r  reconfigurable <hidden>
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X117Y387       FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     3.007 r  reconfigurable <hidden>
                         net (fo=8, routed)           1.133     4.140    reconfigurable <hidden>
    BUFGCE_X1Y171        BUFGCE                                       r  reconfigurable <hidden>
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_extra_a3 rise edge)
                                                      4.000     4.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     4.000 r  static         <hidden>
                         net (fo=8, routed)           0.078     4.078    static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.192 r  static         <hidden>
    X5Y6 (CLOCK_ROOT)    net (fo=149525, routed)      2.355     6.547    boundary       <hidden>
    MMCM_X1Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                      0.630     7.177 r  reconfigurable <hidden>
                         net (fo=1, routed)           0.224     7.401    reconfigurable <hidden>
    BUFGCE_X1Y171        BUFGCE                                       r  reconfigurable <hidden>
                         clock pessimism              0.099     7.500                     
                         clock uncertainty           -0.126     7.374                     
    BUFGCE_X1Y171        BUFGCE (Setup_BUFCE_BUFGCE_I_CE)
                                                     -0.059     7.315    reconfigurable   <hidden>
  -------------------------------------------------------------------
                         required time                          7.315                     
                         arrival time                          -4.140                     
  -------------------------------------------------------------------
                         slack                                  3.175                     





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell BUFGCE clocked by clk_extra_a3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_extra_a3
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_extra_a3 rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.769ns  (logic 0.058ns (7.542%)  route 0.711ns (92.458%))
  Logic Levels:           0  
  Clock Path Skew:        0.221ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.946ns
    Source Clock Delay      (SCD):    2.626ns
    Clock Pessimism Removal (CPR):    0.099ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.080ns
    Phase Error              (PE):    0.073ns
  Clock Net Delay (Source):      2.434ns (routing 0.704ns, distribution 1.730ns)
  Clock Net Delay (Destination): 2.602ns (routing 0.780ns, distribution 1.822ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  static         <hidden>
                         net (fo=8, routed)           0.078     0.078    static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  static         <hidden>
    X5Y6 (CLOCK_ROOT)    net (fo=149525, routed)      2.434     2.626    boundary       <hidden>
    SLICE_X117Y387       FDRE                                         r  reconfigurable <hidden>
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X117Y387       FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.058     2.684 r  reconfigurable <hidden>
                         net (fo=8, routed)           0.711     3.395    reconfigurable <hidden>
    BUFGCE_X1Y171        BUFGCE                                       r  reconfigurable <hidden>
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_extra_a3 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  static         <hidden>
                         net (fo=8, routed)           0.085     0.085    static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         <hidden>
    X5Y6 (CLOCK_ROOT)    net (fo=149525, routed)      2.602     2.817    boundary       <hidden>
    MMCM_X1Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -0.127     2.690 r  reconfigurable <hidden>
                         net (fo=1, routed)           0.256     2.946    reconfigurable <hidden>
    BUFGCE_X1Y171        BUFGCE                                       r  reconfigurable <hidden>
                         clock pessimism             -0.099     2.847                     
                         clock uncertainty            0.126     2.973                     
    BUFGCE_X1Y171        BUFGCE (Hold_BUFCE_BUFGCE_I_CE)
                                                      0.147     3.120    reconfigurable   <hidden>
  -------------------------------------------------------------------
                         required time                         -3.120                     
                         arrival time                           3.395                     
  -------------------------------------------------------------------
                         slack                                  0.275                     





---------------------------------------------------------------------------------------------------
From Clock:  mmcm_clkout0
  To Clock:  clk_main_a0

Setup :            0  Failing Endpoints,  Worst Slack        1.012ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.012ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/cal_RESET_n_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by mmcm_clkout0  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_main_a0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_main_a0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.749ns  (MaxDelay Path 3.749ns)
  Data Path Delay:        2.762ns  (logic 0.080ns (2.896%)  route 2.682ns (97.104%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.749ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X117Y743                                    0.000     0.000 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/cal_RESET_n_reg[0]/C
    SLICE_X117Y743       FDSE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     0.080 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/cal_RESET_n_reg[0]/Q
                         net (fo=1, routed)           2.682     2.762    boundary       <hidden>
    SLR Crossing[2->1]   
    SLICE_X108Y576       FDRE                                         r  static         <hidden>
  -------------------------------------------------------------------    ----------------------------------

                         max delay                    3.749     3.749                   
    SLICE_X108Y576       FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.025     3.774    static           <hidden>
  -------------------------------------------------------------------
                         required time                          3.774                     
                         arrival time                          -2.762                     
  -------------------------------------------------------------------
                         slack                                  1.012                     





---------------------------------------------------------------------------------------------------
From Clock:  mmcm_clkout0_1
  To Clock:  clk_main_a0

Setup :            0  Failing Endpoints,  Worst Slack        1.777ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.777ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/cal_RESET_n_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by mmcm_clkout0_1  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_main_a0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_main_a0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.749ns  (MaxDelay Path 3.749ns)
  Data Path Delay:        1.997ns  (logic 0.081ns (4.056%)  route 1.916ns (95.944%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.749ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X65Y533                                     0.000     0.000 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/cal_RESET_n_reg[0]/C
    SLICE_X65Y533        FDSE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     0.081 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/cal_RESET_n_reg[0]/Q
                         net (fo=1, routed)           1.916     1.997    boundary       <hidden>
    SLICE_X110Y401       FDRE                                         r  static         <hidden>
  -------------------------------------------------------------------    ----------------------------------

                         max delay                    3.749     3.749                   
    SLICE_X110Y401       FDRE (Setup_GFF2_SLICEM_C_D)
                                                      0.025     3.774    static           <hidden>
  -------------------------------------------------------------------
                         required time                          3.774                     
                         arrival time                          -1.997                     
  -------------------------------------------------------------------
                         slack                                  1.777                     





---------------------------------------------------------------------------------------------------
From Clock:  mmcm_clkout0_3
  To Clock:  clk_main_a0

Setup :            0  Failing Endpoints,  Worst Slack        0.329ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.329ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0_3  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by clk_main_a0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_main_a0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.749ns  (MaxDelay Path 3.749ns)
  Data Path Delay:        3.445ns  (logic 0.395ns (11.466%)  route 3.050ns (88.534%))
  Logic Levels:           5  (LUT3=1 LUT5=2 MUXF7=2)
  Timing Exception:       MaxDelay Path 3.749ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X120Y513                                    0.000     0.000 r  reconfigurable <hidden>
    SLICE_X120Y513       FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     0.079 r  reconfigurable <hidden>
                         net (fo=75, routed)          2.626     2.705    reconfigurable <hidden>
    SLICE_X132Y341       LUT3 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.098     2.803 r  reconfigurable <hidden>
                         net (fo=1, routed)           0.138     2.941    reconfigurable <hidden>
    SLICE_X129Y341       LUT5 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.051     2.992 r  reconfigurable <hidden>
                         net (fo=1, routed)           0.021     3.013    reconfigurable <hidden>
    SLICE_X129Y341       MUXF7 (Prop_F7MUX_CD_SLICEM_I1_O)
                                                      0.068     3.081 r  reconfigurable <hidden>
                         net (fo=1, routed)           0.225     3.306    reconfigurable <hidden>
    SLICE_X130Y338       LUT5 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.036     3.342 r  reconfigurable <hidden>
                         net (fo=1, routed)           0.009     3.351    reconfigurable <hidden>
    SLICE_X130Y338       MUXF7 (Prop_F7MUX_CD_SLICEL_I0_O)
                                                      0.063     3.414 r  reconfigurable <hidden>
                         net (fo=1, routed)           0.031     3.445    reconfigurable <hidden>
    SLICE_X130Y338       FDCE                                         r  reconfigurable <hidden>
  -------------------------------------------------------------------    ----------------------------------

                         max delay                    3.749     3.749                   
    SLICE_X130Y338       FDCE (Setup_DFF_SLICEL_C_D)
                                                      0.025     3.774    reconfigurable   <hidden>
  -------------------------------------------------------------------
                         required time                          3.774                     
                         arrival time                          -3.445                     
  -------------------------------------------------------------------
                         slack                                  0.329                     





---------------------------------------------------------------------------------------------------
From Clock:  mmcm_clkout0_2
  To Clock:  clk_main_a0

Setup :            0  Failing Endpoints,  Worst Slack        2.019ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.019ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/cal_RESET_n_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by mmcm_clkout0_2  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_main_a0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_main_a0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.749ns  (MaxDelay Path 3.749ns)
  Data Path Delay:        1.755ns  (logic 0.080ns (4.558%)  route 1.675ns (95.442%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.749ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X53Y158                                     0.000     0.000 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/cal_RESET_n_reg[0]/C
    SLICE_X53Y158        FDSE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     0.080 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/cal_RESET_n_reg[0]/Q
                         net (fo=1, routed)           1.675     1.755    boundary       <hidden>
    SLICE_X110Y159       FDRE                                         r  static         <hidden>
  -------------------------------------------------------------------    ----------------------------------

                         max delay                    3.749     3.749                   
    SLICE_X110Y159       FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.025     3.774    static           <hidden>
  -------------------------------------------------------------------
                         required time                          3.774                     
                         arrival time                          -1.755                     
  -------------------------------------------------------------------
                         slack                                  2.019                     





---------------------------------------------------------------------------------------------------
From Clock:  clk_xtra
  To Clock:  clk_main_a0

Setup :            0  Failing Endpoints,  Worst Slack        6.259ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.070ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.259ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDSE clocked by clk_xtra  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_main_a0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_main_a0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_main_a0 rise@8.000ns - clk_xtra rise@0.000ns)
  Data Path Delay:        3.610ns  (logic 0.079ns (2.188%)  route 3.531ns (97.812%))
  Logic Levels:           0  
  Clock Path Skew:        1.974ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.882ns = ( 13.882 - 8.000 ) 
    Source Clock Delay      (SCD):    3.908ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.073ns
    User Uncertainty         (UU):    0.000ns
  Clock Net Delay (Source):      2.699ns (routing 1.341ns, distribution 1.358ns)
  Clock Net Delay (Destination): 2.466ns (routing 0.412ns, distribution 2.054ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_xtra rise edge)
                                                      0.000     0.000 r                 
    BA9                                               0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/SH/SH/clk_xtra_buf/I
    HPIOBDIFFINBUF_X1Y227
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.808     0.808 r  reconfigurable WRAPPER_INST/SH/SH/clk_xtra_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.858    reconfigurable WRAPPER_INST/SH/SH/clk_xtra_buf/OUT
    BA9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.858 r  reconfigurable WRAPPER_INST/SH/SH/clk_xtra_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.181    reconfigurable <hidden>
    BUFGCE_X1Y218        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.209 r  reconfigurable <hidden>
    X4Y5 (CLOCK_ROOT)    net (fo=5834, routed)        2.699     3.908    reconfigurable <hidden>
    SLICE_X112Y313       FDSE                                         r  reconfigurable <hidden>
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X112Y313       FDSE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     3.987 r  reconfigurable <hidden>
                         net (fo=3, routed)           3.531     7.518    boundary       <hidden>
    SLICE_X110Y322       FDRE                                         r  static         <hidden>
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_main_a0 rise edge)
                                                      8.000     8.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     8.000 r  static         <hidden>
                         net (fo=8, routed)           0.078     8.078    static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     8.192 r  static         <hidden>
                         net (fo=149525, routed)      2.355    10.547    boundary       <hidden>
    MMCM_X1Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.177 r  reconfigurable <hidden>
                         net (fo=1, routed)           0.215    11.392    reconfigurable <hidden>
    BUFGCE_X1Y181        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.416 r  reconfigurable <hidden>
    X4Y7 (CLOCK_ROOT)    net (fo=183522, routed)      2.466    13.882    boundary       <hidden>
    SLICE_X110Y322       FDRE                                         r  static         <hidden>
                         clock pessimism              0.000    13.882                     
                         clock uncertainty           -0.130    13.752                     
    SLICE_X110Y322       FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.025    13.777    static           <hidden>
  -------------------------------------------------------------------
                         required time                         13.777                     
                         arrival time                          -7.518                     
  -------------------------------------------------------------------
                         slack                                  6.259                     





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDSE clocked by clk_xtra  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_main_a0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_main_a0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_main_a0 rise@0.000ns - clk_xtra rise@0.000ns)
  Data Path Delay:        2.515ns  (logic 0.058ns (2.306%)  route 2.457ns (97.694%))
  Logic Levels:           0  
  Clock Path Skew:        2.253ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.720ns
    Source Clock Delay      (SCD):    3.467ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.073ns
  Clock Net Delay (Source):      2.420ns (routing 1.216ns, distribution 1.204ns)
  Clock Net Delay (Destination): 2.757ns (routing 0.453ns, distribution 2.304ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_xtra rise edge)
                                                      0.000     0.000 r                 
    BA9                                               0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/SH/SH/clk_xtra_buf/I
    HPIOBDIFFINBUF_X1Y227
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.696     0.696 r  reconfigurable WRAPPER_INST/SH/SH/clk_xtra_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.736    reconfigurable WRAPPER_INST/SH/SH/clk_xtra_buf/OUT
    BA9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.736 r  reconfigurable WRAPPER_INST/SH/SH/clk_xtra_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     1.023    reconfigurable <hidden>
    BUFGCE_X1Y218        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.047 r  reconfigurable <hidden>
    X4Y5 (CLOCK_ROOT)    net (fo=5834, routed)        2.420     3.467    reconfigurable <hidden>
    SLICE_X112Y313       FDSE                                         r  reconfigurable <hidden>
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X112Y313       FDSE (Prop_AFF_SLICEL_C_Q)
                                                      0.058     3.525 r  reconfigurable <hidden>
                         net (fo=3, routed)           2.457     5.982    boundary       <hidden>
    SLICE_X110Y322       FDRE                                         r  static         <hidden>
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_main_a0 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  static         <hidden>
                         net (fo=8, routed)           0.085     0.085    static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         <hidden>
                         net (fo=149525, routed)      2.602     2.817    boundary       <hidden>
    MMCM_X1Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.690 r  reconfigurable <hidden>
                         net (fo=1, routed)           0.245     2.935    reconfigurable <hidden>
    BUFGCE_X1Y181        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.963 r  reconfigurable <hidden>
    X4Y7 (CLOCK_ROOT)    net (fo=183522, routed)      2.757     5.720    boundary       <hidden>
    SLICE_X110Y322       FDRE                                         r  static         <hidden>
                         clock pessimism              0.000     5.720                     
                         clock uncertainty            0.130     5.850                     
    SLICE_X110Y322       FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.062     5.912    static           <hidden>
  -------------------------------------------------------------------
                         required time                         -5.912                     
                         arrival time                           5.982                     
  -------------------------------------------------------------------
                         slack                                  0.070                     





---------------------------------------------------------------------------------------------------
From Clock:  tck
  To Clock:  clk_main_a0

Setup :            0  Failing Endpoints,  Worst Slack       31.377ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             31.377ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/CL_ILA/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            WRAPPER_INST/CL/CL_ILA/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_main_a0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_main_a0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (MaxDelay Path 32.000ns)
  Data Path Delay:        0.648ns  (logic 0.079ns (12.191%)  route 0.569ns (87.809%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 32.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X96Y473                                     0.000     0.000 r  reconfigurable WRAPPER_INST/CL/CL_ILA/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X96Y473        FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     0.079 r  reconfigurable WRAPPER_INST/CL/CL_ILA/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.569     0.648    reconfigurable WRAPPER_INST/CL/CL_ILA/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X96Y473        FDCE                                         r  reconfigurable WRAPPER_INST/CL/CL_ILA/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    ----------------------------------

                         max delay                   32.000    32.000                   
    SLICE_X96Y473        FDCE (Setup_DFF2_SLICEL_C_D)
                                                      0.025    32.025    reconfigurable   WRAPPER_INST/CL/CL_ILA/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         32.025                     
                         arrival time                          -0.648                     
  -------------------------------------------------------------------
                         slack                                 31.377                     





---------------------------------------------------------------------------------------------------
From Clock:  tck
  To Clock:  drck

Setup :            0  Failing Endpoints,  Worst Slack        7.791ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.848ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.791ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/CL_ILA/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDO_reg/C
                            (rising edge-triggered cell FDRE clocked by tck  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/TDO_O_reg/D
                            (falling edge-triggered cell FDCE clocked by drck  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             drck
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (drck fall@16.000ns - tck rise@0.000ns)
  Data Path Delay:        4.468ns  (logic 0.679ns (15.197%)  route 3.789ns (84.803%))
  Logic Levels:           5  (LUT1=1 LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -3.368ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.242ns = ( 19.242 - 16.000 ) 
    Source Clock Delay      (SCD):    6.709ns
    Clock Pessimism Removal (CPR):    0.099ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Inter-SLR Compensation: 0.352ns  ((DCD - CCD) * PF)
    Destination Clock Delay (DCD):    3.242ns
    Common Clock Delay      (CCD):    0.896ns
    Prorating Factor         (PF):    0.150
  Clock Net Delay (Source):      2.954ns (routing 0.481ns, distribution 2.473ns)
  Clock Net Delay (Destination): 2.361ns (routing 0.704ns, distribution 1.657ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock tck rise edge)        0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  static         <hidden>
                         net (fo=8, routed)           0.085     0.085    static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         <hidden>
                         net (fo=149525, routed)      2.795     3.010    static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLR Crossing[1->0]   
    SLICE_X112Y296       FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     3.091 r  static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.636     3.727    static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/tap_tck
    BUFGCE_X1Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.755 r  static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X4Y4 (CLOCK_ROOT)    net (fo=367, routed)         2.954     6.709    boundary       WRAPPER_INST/CL/CL_ILA/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/tck
    SLR Crossing[0->1]   
    SLICE_X97Y490        FDRE                                         r  reconfigurable WRAPPER_INST/CL/CL_ILA/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDO_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X97Y490        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.079     6.788 r  reconfigurable WRAPPER_INST/CL/CL_ILA/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDO_reg/Q
                         net (fo=1, routed)           1.487     8.275    reconfigurable WRAPPER_INST/CL/CL_ILA/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/TDO
    SLICE_X101Y359       LUT3 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.146     8.421 r  reconfigurable WRAPPER_INST/CL/CL_ILA/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/tdo_INST_0/O
                         net (fo=1, routed)           0.041     8.462    reconfigurable WRAPPER_INST/CL/CL_ILA/CL_DEBUG_BRIDGE/inst/lut_buffer/inst/tdo_i
    SLICE_X101Y359       LUT1 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.090     8.552 r  reconfigurable WRAPPER_INST/CL/CL_ILA/CL_DEBUG_BRIDGE/inst/lut_buffer/inst/u_tdo/O
                         net (fo=2, routed)           1.900    10.452    boundary       dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN.bscan_switch/m_bscan_tdo[0]
    SLICE_X144Y418       LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.150    10.602 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN.bscan_switch/s_bscan_tdo_INST_0/O
                         net (fo=1, routed)           0.245    10.847    static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/tdo
    SLICE_X144Y424       LUT5 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.148    10.995 r  static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/dr_tdo_inferred_i_1/O
                         net (fo=1, routed)           0.086    11.081    static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/sh_reg_reg[0]
    SLICE_X144Y423       LUT3 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.066    11.147 r  static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/tdo_rise_edge_inferred_i_1/O
                         net (fo=1, routed)           0.030    11.177    static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/tdo_rise_edge
    SLICE_X144Y423       FDCE                                         r  static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/TDO_O_reg/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock drck fall edge)      16.000    16.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000    16.000 r  static         <hidden>
                         net (fo=8, routed)           0.078    16.078    static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114    16.192 r  static         <hidden>
    X5Y6 (CLOCK_ROOT)    net (fo=149525, routed)      2.361    18.553    static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X142Y499       FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.058    18.611 f  static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg_replicated/Q
                         net (fo=532, routed)         0.631    19.242    static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/tck_i_reg
    SLICE_X144Y423       FDCE                                         r  static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/TDO_O_reg/C  (IS_INVERTED)
                         clock pessimism              0.099    19.341                     
                         inter-SLR compensation      -0.352    18.989                     
                         clock uncertainty           -0.046    18.943                     
    SLICE_X144Y423       FDCE (Setup_DFF2_SLICEM_C_D)
                                                      0.025    18.968    static           static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/TDO_O_reg
  -------------------------------------------------------------------
                         required time                         18.968                     
                         arrival time                         -11.177                     
  -------------------------------------------------------------------
                         slack                                  7.791                     





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.848ns  (arrival time - required time)
  Source:                 WRAPPER_INST/CL/CL_ILA/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/EXT_BSCAN.bscanid_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by tck  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN.bscan_switch/temp_curid_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by drck  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             drck
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (drck rise@0.000ns - tck rise@0.000ns)
  Data Path Delay:        1.071ns  (logic 0.130ns (12.138%)  route 0.941ns (87.862%))
  Logic Levels:           3  (LUT1=1 LUT3=2)
  Clock Path Skew:        -1.119ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.591ns
    Source Clock Delay      (SCD):    3.641ns
    Clock Pessimism Removal (CPR):    0.069ns
  Inter-SLR Compensation: 0.295ns  ((DCD - CCD) * DF)
    Destination Clock Delay (DCD):    2.591ns
    Common Clock Delay      (CCD):    0.623ns
    Derating Factor          (DF):    0.150
  Clock Net Delay (Source):      1.576ns (routing 0.263ns, distribution 1.313ns)
  Clock Net Delay (Destination): 1.624ns (routing 0.484ns, distribution 1.140ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock tck rise edge)        0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  static         <hidden>
                         net (fo=8, routed)           0.052     0.052    static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  static         <hidden>
                         net (fo=149525, routed)      1.537     1.662    static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLR Crossing[1->0]   
    SLICE_X112Y296       FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     1.703 r  static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.345     2.048    static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/tap_tck
    BUFGCE_X1Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.065 r  static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X4Y4 (CLOCK_ROOT)    net (fo=367, routed)         1.576     3.641    boundary       WRAPPER_INST/CL/CL_ILA/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/tck
    SLR Crossing[0->1]   
    SLICE_X103Y357       FDRE                                         r  reconfigurable WRAPPER_INST/CL/CL_ILA/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/EXT_BSCAN.bscanid_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X103Y357       FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.039     3.680 r  reconfigurable WRAPPER_INST/CL/CL_ILA/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/EXT_BSCAN.bscanid_reg[0]/Q
                         net (fo=2, routed)           0.136     3.816    reconfigurable WRAPPER_INST/CL/CL_ILA/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/bscanid[0]
    SLICE_X101Y359       LUT3 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.022     3.838 r  reconfigurable WRAPPER_INST/CL/CL_ILA/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/tdo_INST_0/O
                         net (fo=1, routed)           0.022     3.860    reconfigurable WRAPPER_INST/CL/CL_ILA/CL_DEBUG_BRIDGE/inst/lut_buffer/inst/tdo_i
    SLICE_X101Y359       LUT1 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.036     3.896 r  reconfigurable WRAPPER_INST/CL/CL_ILA/CL_DEBUG_BRIDGE/inst/lut_buffer/inst/u_tdo/O
                         net (fo=2, routed)           0.777     4.673    boundary       dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN.bscan_switch/m_bscan_tdo[0]
    SLICE_X143Y388       LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.033     4.706 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN.bscan_switch/temp_curid[31]_i_3/O
                         net (fo=1, routed)           0.006     4.712    static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN.bscan_switch/temp_curid[31]_i_3_n_0
    SLICE_X143Y388       FDRE                                         r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN.bscan_switch/temp_curid_reg[31]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock drck rise edge)       0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  static         <hidden>
                         net (fo=8, routed)           0.057     0.057    static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  static         <hidden>
    X5Y6 (CLOCK_ROOT)    net (fo=149525, routed)      1.624     1.763    static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X142Y499       FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.052     1.815 r  static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg_replicated/Q
                         net (fo=532, routed)         0.776     2.591    static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X143Y388       FDRE                                         r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN.bscan_switch/temp_curid_reg[31]/C
                         clock pessimism             -0.069     2.522                     
                         inter-SLR compensation       0.295     2.817                     
    SLICE_X143Y388       FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     2.864    static           dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN.bscan_switch/temp_curid_reg[31]
  -------------------------------------------------------------------
                         required time                         -2.864                     
                         arrival time                           4.712                     
  -------------------------------------------------------------------
                         slack                                  1.848                     





---------------------------------------------------------------------------------------------------
From Clock:  pci_drp_clk
  To Clock:  drck

Setup :            0  Failing Endpoints,  Worst Slack        7.335ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.335ns  (required time - arrival time)
  Source:                 WRAPPER_INST/SH/SH_SDA_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by pci_drp_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            WRAPPER_INST/SH/SH_SDA_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by drck  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             drck
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.690ns  (logic 0.080ns (11.594%)  route 0.610ns (88.406%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X116Y1                                      0.000     0.000 r  reconfigurable WRAPPER_INST/SH/SH_SDA_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X116Y1         FDCE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     0.080 r  reconfigurable WRAPPER_INST/SH/SH_SDA_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.610     0.690    reconfigurable WRAPPER_INST/SH/SH_SDA_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X121Y3         FDCE                                         r  reconfigurable WRAPPER_INST/SH/SH_SDA_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    ----------------------------------

                         max delay                    8.000     8.000                   
    SLICE_X121Y3         FDCE (Setup_FFF2_SLICEM_C_D)
                                                      0.025     8.025    reconfigurable   WRAPPER_INST/SH/SH_SDA_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          8.025                     
                         arrival time                          -0.690                     
  -------------------------------------------------------------------
                         slack                                  7.335                     





---------------------------------------------------------------------------------------------------
From Clock:  clk_core
  To Clock:  ext_spi_clk

Setup :            0  Failing Endpoints,  Worst Slack        3.145ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.145ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by ext_spi_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             ext_spi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.880ns  (logic 0.080ns (9.091%)  route 0.800ns (90.909%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X156Y195                                    0.000     0.000 r  reconfigurable <hidden>
    SLICE_X156Y195       FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     0.080 r  reconfigurable <hidden>
                         net (fo=1, routed)           0.800     0.880    reconfigurable <hidden>
    SLICE_X160Y195       FDRE                                         r  reconfigurable <hidden>
  -------------------------------------------------------------------    ----------------------------------

                         max delay                    4.000     4.000                   
    SLICE_X160Y195       FDRE (Setup_CFF2_SLICEL_C_D)
                                                      0.025     4.025    reconfigurable   <hidden>
  -------------------------------------------------------------------
                         required time                          4.025                     
                         arrival time                          -0.880                     
  -------------------------------------------------------------------
                         slack                                  3.145                     





---------------------------------------------------------------------------------------------------
From Clock:  clk_main_a0
  To Clock:  tck

Setup :            0  Failing Endpoints,  Worst Slack        7.681ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.681ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/CL_ILA/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_main_a0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            WRAPPER_INST/CL/CL_ILA/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             tck
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.344ns  (logic 0.079ns (22.965%)  route 0.265ns (77.035%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X96Y473                                     0.000     0.000 r  reconfigurable WRAPPER_INST/CL/CL_ILA/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X96Y473        FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     0.079 r  reconfigurable WRAPPER_INST/CL/CL_ILA/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.265     0.344    reconfigurable WRAPPER_INST/CL/CL_ILA/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X96Y473        FDCE                                         r  reconfigurable WRAPPER_INST/CL/CL_ILA/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    ----------------------------------

                         max delay                    8.000     8.000                   
    SLICE_X96Y473        FDCE (Setup_HFF2_SLICEL_C_D)
                                                      0.025     8.025    reconfigurable   WRAPPER_INST/CL/CL_ILA/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          8.025                     
                         arrival time                          -0.344                     
  -------------------------------------------------------------------
                         slack                                  7.681                     





---------------------------------------------------------------------------------------------------
From Clock:  drck
  To Clock:  tck

Setup :            0  Failing Endpoints,  Worst Slack       10.711ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.047ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.711ns  (required time - arrival time)
  Source:                 static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/SHIFTDR_O_reg/C
                            (falling edge-triggered cell FDRE clocked by drck  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            WRAPPER_INST/CL/CL_ILA/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             tck
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (tck rise@32.000ns - drck fall@16.000ns)
  Data Path Delay:        6.429ns  (logic 0.493ns (7.668%)  route 5.936ns (92.332%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        1.998ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.908ns = ( 37.908 - 32.000 ) 
    Source Clock Delay      (SCD):    4.009ns = ( 20.009 - 16.000 ) 
    Clock Pessimism Removal (CPR):    0.099ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Inter-SLR Compensation: 0.752ns  ((DCD - CCD) * PF)
    Destination Clock Delay (DCD):    5.908ns
    Common Clock Delay      (CCD):    0.896ns
    Prorating Factor         (PF):    0.150
  Clock Net Delay (Source):      2.651ns (routing 0.780ns, distribution 1.871ns)
  Clock Net Delay (Destination): 2.660ns (routing 0.441ns, distribution 2.219ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock drck fall edge)      16.000    16.000 f                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000    16.000 r  static         <hidden>
                         net (fo=8, routed)           0.085    16.085    static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130    16.215 r  static         <hidden>
    X5Y6 (CLOCK_ROOT)    net (fo=149525, routed)      2.651    18.866    static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X142Y499       FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079    18.945 f  static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg_replicated/Q
                         net (fo=532, routed)         1.064    20.009    static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/tck_i_reg
    SLICE_X144Y420       FDRE                                         r  static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/SHIFTDR_O_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X144Y420       FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078    20.087 r  static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/SHIFTDR_O_reg/Q
                         net (fo=2, routed)           0.112    20.199    static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/SHIFTDR_O
    SLICE_X145Y420       LUT2 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.149    20.348 r  static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/shift_INST_0/O
                         net (fo=36, routed)          1.711    22.059    static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X142Y360       LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.101    22.160 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           3.572    25.732    boundary       WRAPPER_INST/CL/CL_ILA/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X96Y490        LUT2 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.165    25.897 r  reconfigurable WRAPPER_INST/CL/CL_ILA/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_1/O
                         net (fo=10, routed)          0.541    26.438    reconfigurable WRAPPER_INST/CL/CL_ILA/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_CE
    SLICE_X96Y490        FDCE                                         r  reconfigurable WRAPPER_INST/CL/CL_ILA/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CE
  -------------------------------------------------------------------    ----------------------------------

                         (clock tck rise edge)       32.000    32.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000    32.000 r  static         <hidden>
                         net (fo=8, routed)           0.078    32.078    static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114    32.192 r  static         <hidden>
                         net (fo=149525, routed)      2.508    34.700    static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLR Crossing[1->0]   
    SLICE_X112Y296       FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.061    34.761 r  static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.463    35.224    static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/tap_tck
    BUFGCE_X1Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    35.248 r  static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X4Y4 (CLOCK_ROOT)    net (fo=367, routed)         2.660    37.908    boundary       WRAPPER_INST/CL/CL_ILA/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/tck
    SLR Crossing[0->1]   
    SLICE_X96Y490        FDCE                                         r  reconfigurable WRAPPER_INST/CL/CL_ILA/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/C
                         clock pessimism              0.099    38.007                     
                         inter-SLR compensation      -0.752    37.255                     
                         clock uncertainty           -0.046    37.209                     
    SLICE_X96Y490        FDCE (Setup_EFF2_SLICEL_C_CE)
                                                     -0.060    37.149    reconfigurable   WRAPPER_INST/CL/CL_ILA/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]
  -------------------------------------------------------------------
                         required time                         37.149                     
                         arrival time                         -26.438                     
  -------------------------------------------------------------------
                         slack                                 10.711                     





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by drck  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            WRAPPER_INST/CL/CL_ILA/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iDATA_CMD_reg/D
                            (rising edge-triggered cell FDRE clocked by tck  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             tck
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (tck rise@0.000ns - drck rise@0.000ns)
  Data Path Delay:        4.418ns  (logic 0.240ns (5.432%)  route 4.178ns (94.568%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        3.288ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.673ns
    Source Clock Delay      (SCD):    3.286ns
    Clock Pessimism Removal (CPR):    0.099ns
  Inter-SLR Compensation: 1.021ns  ((SCD + DPD - CCD) * PF)
    Source Clock Delay      (SCD):    3.286ns
    Data Path Delay         (DPD):    4.418ns
    Common Clock Delay      (CCD):    0.896ns
    Prorating Factor         (PF):    0.150
  Clock Net Delay (Source):      2.361ns (routing 0.704ns, distribution 1.657ns)
  Clock Net Delay (Destination): 2.918ns (routing 0.481ns, distribution 2.437ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock drck rise edge)       0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  static         <hidden>
                         net (fo=8, routed)           0.078     0.078    static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  static         <hidden>
    X5Y6 (CLOCK_ROOT)    net (fo=149525, routed)      2.361     2.553    static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X142Y499       FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.058     2.611 r  static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg_replicated/Q
                         net (fo=532, routed)         0.675     3.286    static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/tck_i_reg
    SLICE_X144Y424       FDPE                                         r  static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X144Y424       FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.058     3.344 r  static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[0]/Q
                         net (fo=4, routed)           0.563     3.907    static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/instr_reg[0]
    SLICE_X144Y424       LUT6 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.065     3.972 r  static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/user_code_sel_inferred__1/i_/O
                         net (fo=19, routed)          0.259     4.231    static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/REG_O_reg[5]_0
    SLICE_X145Y420       LUT2 (Prop_G5LUT_SLICEL_I0_O)
                                                      0.053     4.284 r  static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/update_INST_0/O
                         net (fo=7, routed)           3.347     7.631    boundary       WRAPPER_INST/CL/CL_ILA/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iDATA_CMD_reg_0
    SLICE_X99Y472        LUT3 (Prop_H5LUT_SLICEM_I1_O)
                                                      0.064     7.695 r  reconfigurable WRAPPER_INST/CL/CL_ILA/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iDATA_CMD_i_1/O
                         net (fo=1, routed)           0.009     7.704    reconfigurable WRAPPER_INST/CL/CL_ILA/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iDATA_CMD_i_1_n_0
    SLICE_X99Y472        FDRE                                         r  reconfigurable WRAPPER_INST/CL/CL_ILA/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iDATA_CMD_reg/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock tck rise edge)        0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  static         <hidden>
                         net (fo=8, routed)           0.085     0.085    static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         <hidden>
                         net (fo=149525, routed)      2.795     3.010    static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLR Crossing[1->0]   
    SLICE_X112Y296       FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     3.091 r  static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.636     3.727    static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/tap_tck
    BUFGCE_X1Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.755 r  static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X4Y4 (CLOCK_ROOT)    net (fo=367, routed)         2.918     6.673    boundary       WRAPPER_INST/CL/CL_ILA/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/tck
    SLR Crossing[0->1]   
    SLICE_X99Y472        FDRE                                         r  reconfigurable WRAPPER_INST/CL/CL_ILA/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                         clock pessimism             -0.099     6.574                     
                         inter-SLR compensation       1.021     7.595                     
    SLICE_X99Y472        FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.062     7.657    reconfigurable   WRAPPER_INST/CL/CL_ILA/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iDATA_CMD_reg
  -------------------------------------------------------------------
                         required time                         -7.657                     
                         arrival time                           7.704                     
  -------------------------------------------------------------------
                         slack                                  0.047                     





---------------------------------------------------------------------------------------------------
From Clock:  clk_core
  To Clock:  diablo_gt.diablo_gt_phy_wrapper/pclk2_gt

Setup :            0  Failing Endpoints,  Worst Slack        2.657ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.273ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.657ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by clk_core  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDPE clocked by diablo_gt.diablo_gt_phy_wrapper/pclk2_gt  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             diablo_gt.diablo_gt_phy_wrapper/pclk2_gt
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (diablo_gt.diablo_gt_phy_wrapper/pclk2_gt rise@4.000ns - clk_core rise@0.000ns)
  Data Path Delay:        1.034ns  (logic 0.078ns (7.544%)  route 0.956ns (92.456%))
  Logic Levels:           0  
  Clock Path Skew:        -0.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.474ns = ( 6.474 - 4.000 ) 
    Source Clock Delay      (SCD):    2.763ns
    Clock Pessimism Removal (CPR):    0.001ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.548ns (routing 0.780ns, distribution 1.768ns)
  Clock Net Delay (Destination): 2.282ns (routing 0.728ns, distribution 1.554ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  static         <hidden>
                         net (fo=8, routed)           0.085     0.085    static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         <hidden>
    X5Y6 (CLOCK_ROOT)    net (fo=149525, routed)      2.548     2.763    static         <hidden>
    SLICE_X156Y366       FDPE                                         r  static         <hidden>
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X156Y366       FDPE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     2.841 r  static         <hidden>
                         net (fo=1, routed)           0.956     3.797    static         <hidden>
    SLICE_X156Y380       FDPE                                         r  static         <hidden>
  -------------------------------------------------------------------    ----------------------------------

                         (clock diablo_gt.diablo_gt_phy_wrapper/pclk2_gt rise edge)
                                                      4.000     4.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     4.000 r  static         <hidden>
                         net (fo=8, routed)           0.078     4.078    static         <hidden>
    BUFG_GT_X1Y206       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.192 r  static         <hidden>
    X5Y6 (CLOCK_ROOT)    net (fo=4759, routed)        2.282     6.474    static         <hidden>
    SLICE_X156Y380       FDPE                                         r  static         <hidden>
                         clock pessimism              0.001     6.475                     
                         clock uncertainty           -0.046     6.429                     
    SLICE_X156Y380       FDPE (Setup_AFF2_SLICEM_C_D)
                                                      0.025     6.454    static           <hidden>
  -------------------------------------------------------------------
                         required time                          6.454                     
                         arrival time                          -3.797                     
  -------------------------------------------------------------------
                         slack                                  2.657                     





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by clk_core  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDPE clocked by diablo_gt.diablo_gt_phy_wrapper/pclk2_gt  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             diablo_gt.diablo_gt_phy_wrapper/pclk2_gt
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (diablo_gt.diablo_gt_phy_wrapper/pclk2_gt rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.039ns (7.816%)  route 0.460ns (92.184%))
  Logic Levels:           0  
  Clock Path Skew:        0.179ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.703ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.001ns
  Clock Net Delay (Source):      1.398ns (routing 0.429ns, distribution 0.969ns)
  Clock Net Delay (Destination): 1.564ns (routing 0.496ns, distribution 1.068ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  static         <hidden>
                         net (fo=8, routed)           0.052     0.052    static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  static         <hidden>
    X5Y6 (CLOCK_ROOT)    net (fo=149525, routed)      1.398     1.523    static         <hidden>
    SLICE_X156Y366       FDPE                                         r  static         <hidden>
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X156Y366       FDPE (Prop_HFF2_SLICEM_C_Q)
                                                      0.039     1.562 r  static         <hidden>
                         net (fo=1, routed)           0.460     2.022    static         <hidden>
    SLICE_X156Y380       FDPE                                         r  static         <hidden>
  -------------------------------------------------------------------    ----------------------------------

                         (clock diablo_gt.diablo_gt_phy_wrapper/pclk2_gt rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  static         <hidden>
                         net (fo=8, routed)           0.057     0.057    static         <hidden>
    BUFG_GT_X1Y206       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  static         <hidden>
    X5Y6 (CLOCK_ROOT)    net (fo=4759, routed)        1.564     1.703    static         <hidden>
    SLICE_X156Y380       FDPE                                         r  static         <hidden>
                         clock pessimism             -0.001     1.702                     
    SLICE_X156Y380       FDPE (Hold_AFF2_SLICEM_C_D)
                                                      0.047     1.749    static           <hidden>
  -------------------------------------------------------------------
                         required time                         -1.749                     
                         arrival time                           2.022                     
  -------------------------------------------------------------------
                         slack                                  0.273                     





---------------------------------------------------------------------------------------------------
From Clock:  clk_core
  To Clock:  pci_drp_clk

Setup :            0  Failing Endpoints,  Worst Slack        1.643ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.133ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.643ns  (required time - arrival time)
  Source:                 static_sh/SYNC_TO_SYSMON_DRP/ram_reg_0_1_6_11/RAMB_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_core  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by pci_drp_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pci_drp_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pci_drp_clk rise@8.000ns - clk_core rise@4.000ns)
  Data Path Delay:        2.787ns  (logic 0.307ns (11.015%)  route 2.480ns (88.985%))
  Logic Levels:           0  
  Clock Path Skew:        0.451ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.307ns = ( 11.307 - 8.000 ) 
    Source Clock Delay      (SCD):    2.857ns = ( 6.857 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.001ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.642ns (routing 0.780ns, distribution 1.862ns)
  Clock Net Delay (Destination): 3.115ns (routing 1.481ns, distribution 1.634ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_core rise edge)
                                                      4.000     4.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     4.000 r  static         <hidden>
                         net (fo=8, routed)           0.085     4.085    static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     4.215 r  static         <hidden>
    X5Y6 (CLOCK_ROOT)    net (fo=149525, routed)      2.642     6.857    static         static_sh/SYNC_TO_SYSMON_DRP/ram_reg_0_1_6_11/WCLK
    SLICE_X156Y497       RAMD32                                       r  static         static_sh/SYNC_TO_SYSMON_DRP/ram_reg_0_1_6_11/RAMB_D1/CLK
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X156Y497       RAMD32 (Prop_B6LUT_SLICEM_CLK_O)
                                                      0.307     7.164 r  static         static_sh/SYNC_TO_SYSMON_DRP/ram_reg_0_1_6_11/RAMB_D1/O
                         net (fo=1, routed)           2.480     9.644    static         <hidden>
    SLICE_X156Y496       FDRE                                         r  static         <hidden>
  -------------------------------------------------------------------    ----------------------------------

                         (clock pci_drp_clk rise edge)
                                                      8.000     8.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     8.000 r  static         <hidden>
                         net (fo=8, routed)           0.078     8.078    static         <hidden>
    BUFG_GT_X1Y192       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     8.192 r  static         <hidden>
    X4Y4 (CLOCK_ROOT)    net (fo=2510, routed)        3.115    11.307    static         <hidden>
    SLICE_X156Y496       FDRE                                         r  static         <hidden>
                         clock pessimism              0.001    11.308                     
                         clock uncertainty           -0.046    11.262                     
    SLICE_X156Y496       FDRE (Setup_FFF_SLICEM_C_D)
                                                      0.025    11.287    static           <hidden>
  -------------------------------------------------------------------
                         required time                         11.287                     
                         arrival time                          -9.644                     
  -------------------------------------------------------------------
                         slack                                  1.643                     





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by pci_drp_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pci_drp_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pci_drp_clk rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        1.419ns  (logic 0.058ns (4.087%)  route 1.361ns (95.913%))
  Logic Levels:           0  
  Clock Path Skew:        1.224ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.718ns
    Source Clock Delay      (SCD):    2.493ns
    Clock Pessimism Removal (CPR):    0.001ns
  Clock Net Delay (Source):      2.301ns (routing 0.704ns, distribution 1.597ns)
  Clock Net Delay (Destination): 3.503ns (routing 1.643ns, distribution 1.860ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  static         <hidden>
                         net (fo=8, routed)           0.078     0.078    static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  static         <hidden>
    X5Y6 (CLOCK_ROOT)    net (fo=149525, routed)      2.301     2.493    static         <hidden>
    SLICE_X158Y517       FDCE                                         r  static         <hidden>
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X158Y517       FDCE (Prop_CFF_SLICEM_C_Q)
                                                      0.058     2.551 r  static         <hidden>
                         net (fo=4, routed)           1.361     3.912    static         <hidden>
    SLICE_X158Y517       FDCE                                         r  static         <hidden>
  -------------------------------------------------------------------    ----------------------------------

                         (clock pci_drp_clk rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  static         <hidden>
                         net (fo=8, routed)           0.085     0.085    static         <hidden>
    BUFG_GT_X1Y192       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         <hidden>
    X4Y4 (CLOCK_ROOT)    net (fo=2510, routed)        3.503     3.718    static         <hidden>
    SLICE_X158Y517       FDCE                                         r  static         <hidden>
                         clock pessimism             -0.001     3.717                     
    SLICE_X158Y517       FDCE (Hold_EFF2_SLICEM_C_D)
                                                      0.062     3.779    static           <hidden>
  -------------------------------------------------------------------
                         required time                         -3.779                     
                         arrival time                           3.912                     
  -------------------------------------------------------------------
                         slack                                  0.133                     





---------------------------------------------------------------------------------------------------
From Clock:  drck
  To Clock:  pci_drp_clk

Setup :            0  Failing Endpoints,  Worst Slack       31.469ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             31.469ns  (required time - arrival time)
  Source:                 WRAPPER_INST/SH/SH_SDA_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by drck  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            WRAPPER_INST/SH/SH_SDA_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by pci_drp_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pci_drp_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (MaxDelay Path 32.000ns)
  Data Path Delay:        0.556ns  (logic 0.079ns (14.209%)  route 0.477ns (85.791%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 32.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X118Y0                                      0.000     0.000 r  reconfigurable WRAPPER_INST/SH/SH_SDA_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X118Y0         FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.079     0.079 r  reconfigurable WRAPPER_INST/SH/SH_SDA_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.477     0.556    reconfigurable WRAPPER_INST/SH/SH_SDA_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X128Y0         FDCE                                         r  reconfigurable WRAPPER_INST/SH/SH_SDA_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    ----------------------------------

                         max delay                   32.000    32.000                   
    SLICE_X128Y0         FDCE (Setup_HFF2_SLICEL_C_D)
                                                      0.025    32.025    reconfigurable   WRAPPER_INST/SH/SH_SDA_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         32.025                     
                         arrival time                          -0.556                     
  -------------------------------------------------------------------
                         slack                                 31.469                     





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_core
  To Clock:  clk_core

Setup :            0  Failing Endpoints,  Worst Slack        0.202ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.103ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.202ns  (required time - arrival time)
  Source:                 WRAPPER_INST/SH/dma_inst/inst/dma_top/user_rst_3ff_reg[0]_replica_30/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_pcie_req/dma_pcie_rc/tlp_stg2_pload_reg[320]/CLR
                            (recovery check against rising-edge clock clk_core  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_core rise@4.000ns - clk_core rise@0.000ns)
  Data Path Delay:        3.509ns  (logic 0.079ns (2.251%)  route 3.430ns (97.749%))
  Logic Levels:           0  
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.531ns = ( 6.531 - 4.000 ) 
    Source Clock Delay      (SCD):    2.871ns
    Clock Pessimism Removal (CPR):    0.163ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.000ns
  Clock Net Delay (Source):      2.656ns (routing 0.780ns, distribution 1.876ns)
  Clock Net Delay (Destination): 2.339ns (routing 0.704ns, distribution 1.635ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  static         <hidden>
                         net (fo=8, routed)           0.085     0.085    static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         <hidden>
    X5Y6 (CLOCK_ROOT)    net (fo=149525, routed)      2.656     2.871    boundary       WRAPPER_INST/SH/dma_inst/inst/dma_top/user_clk
    SLR Crossing[1->0]   
    SLICE_X151Y212       FDRE                                         r  reconfigurable WRAPPER_INST/SH/dma_inst/inst/dma_top/user_rst_3ff_reg[0]_replica_30/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X151Y212       FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.079     2.950 f  reconfigurable WRAPPER_INST/SH/dma_inst/inst/dma_top/user_rst_3ff_reg[0]_replica_30/Q
                         net (fo=128, routed)         3.430     6.380    reconfigurable WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_pcie_req/dma_pcie_rc/user_rst_3ff[0]_repN_30_alias
    SLICE_X161Y176       FDCE                                         f  reconfigurable WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_pcie_req/dma_pcie_rc/tlp_stg2_pload_reg[320]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_core rise edge)
                                                      4.000     4.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     4.000 r  static         <hidden>
                         net (fo=8, routed)           0.078     4.078    static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.192 r  static         <hidden>
    X5Y6 (CLOCK_ROOT)    net (fo=149525, routed)      2.339     6.531    boundary       WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_pcie_req/dma_pcie_rc/clk
    SLR Crossing[1->0]   
    SLICE_X161Y176       FDCE                                         r  reconfigurable WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_pcie_req/dma_pcie_rc/tlp_stg2_pload_reg[320]/C
                         clock pessimism              0.163     6.694                     
                         clock uncertainty           -0.046     6.648                     
    SLICE_X161Y176       FDCE (Recov_DFF2_SLICEM_C_CLR)
                                                     -0.066     6.582    reconfigurable   WRAPPER_INST/SH/dma_inst/inst/dma_top/dma_pcie_req/dma_pcie_rc/tlp_stg2_pload_reg[320]
  -------------------------------------------------------------------
                         required time                          6.582                     
                         arrival time                          -6.380                     
  -------------------------------------------------------------------
                         slack                                  0.202                     





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by clk_core  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            WRAPPER_INST/SH/SH/PCIM_AXI_CLOCK_CONV/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/CLR
                            (removal check against rising-edge clock clk_core  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.141ns  (logic 0.040ns (28.369%)  route 0.101ns (71.631%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.835ns
    Source Clock Delay      (SCD):    1.639ns
    Clock Pessimism Removal (CPR):    0.138ns
  Clock Net Delay (Source):      1.514ns (routing 0.429ns, distribution 1.085ns)
  Clock Net Delay (Destination): 1.696ns (routing 0.484ns, distribution 1.212ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  static         <hidden>
                         net (fo=8, routed)           0.052     0.052    static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  static         <hidden>
    X5Y6 (CLOCK_ROOT)    net (fo=149525, routed)      1.514     1.639    boundary       <hidden>
    SLICE_X114Y311       FDPE                                         r  reconfigurable <hidden>
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X114Y311       FDPE (Prop_BFF2_SLICEL_C_Q)
                                                      0.040     1.679 f  reconfigurable <hidden>
                         net (fo=9, routed)           0.101     1.780    reconfigurable WRAPPER_INST/SH/SH/PCIM_AXI_CLOCK_CONV/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/rst_wr_reg2
    SLICE_X112Y311       FDCE                                         f  reconfigurable WRAPPER_INST/SH/SH/PCIM_AXI_CLOCK_CONV/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  static         <hidden>
                         net (fo=8, routed)           0.057     0.057    static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  static         <hidden>
    X5Y6 (CLOCK_ROOT)    net (fo=149525, routed)      1.696     1.835    boundary       WRAPPER_INST/SH/SH/PCIM_AXI_CLOCK_CONV/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/m_aclk
    SLICE_X112Y311       FDCE                                         r  reconfigurable WRAPPER_INST/SH/SH/PCIM_AXI_CLOCK_CONV/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/C
                         clock pessimism             -0.138     1.697                     
    SLICE_X112Y311       FDCE (Remov_EFF_SLICEL_C_CLR)
                                                     -0.020     1.677    reconfigurable   WRAPPER_INST/SH/SH/PCIM_AXI_CLOCK_CONV/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.677                     
                         arrival time                           1.780                     
  -------------------------------------------------------------------
                         slack                                  0.103                     





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  txoutclk_out[15]
  To Clock:  clk_core

Setup :            0  Failing Endpoints,  Worst Slack        1.658ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.803ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.658ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell PCIE40E4 clocked by txoutclk_out[15]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_core  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_core rise@4.000ns - txoutclk_out[15] rise@0.000ns)
  Data Path Delay:        1.956ns  (logic 0.849ns (43.405%)  route 1.107ns (56.595%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.274ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.479ns = ( 6.479 - 4.000 ) 
    Source Clock Delay      (SCD):    2.754ns = ( 4.754 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.001ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.000ns
  Clock Net Delay (Source):      2.539ns (routing 0.819ns, distribution 1.720ns)
  Clock Net Delay (Destination): 2.287ns (routing 0.704ns, distribution 1.583ns)
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock txoutclk_out[15] rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  static         <hidden>
                         net (fo=8, routed)           0.085     0.085    static         <hidden>
    BUFG_GT_X1Y204       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         <hidden>
    X5Y6 (CLOCK_ROOT)    net (fo=6444, routed)        2.539     2.754    static         <hidden>
    PCIE40E4_X1Y2        PCIE40E4                                     r  static         <hidden>
  -------------------------------------------------------------------    ----------------------------------
    PCIE40E4_X1Y2        PCIE40E4 (Prop_PCIE40E4_CORECLK_CFGHOTRESETOUT)
                                                      0.748     3.502 r  static         <hidden>
                         net (fo=3, routed)           0.715     4.217    static         <hidden>
    SLICE_X156Y374       LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.101     4.318 f  static         <hidden>
                         net (fo=6, routed)           0.392     4.710    static         <hidden>
    SLICE_X156Y366       FDPE                                         f  static         <hidden>
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_core rise edge)
                                                      4.000     4.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     4.000 r  static         <hidden>
                         net (fo=8, routed)           0.078     4.078    static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.192 r  static         <hidden>
    X5Y6 (CLOCK_ROOT)    net (fo=149525, routed)      2.287     6.479    static         <hidden>
    SLICE_X156Y366       FDPE                                         r  static         <hidden>
                         clock pessimism              0.001     6.480                     
                         clock uncertainty           -0.046     6.434                     
    SLICE_X156Y366       FDPE (Recov_HFF2_SLICEM_C_PRE)
                                                     -0.066     6.368    static           <hidden>
  -------------------------------------------------------------------
                         required time                          6.368                     
                         arrival time                          -4.710                     
  -------------------------------------------------------------------
                         slack                                  1.658                     





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.803ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell PCIE40E4 clocked by txoutclk_out[15]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_core  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - txoutclk_out[15] rise@0.000ns)
  Data Path Delay:        0.974ns  (logic 0.444ns (45.585%)  route 0.530ns (54.415%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.191ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.705ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.001ns
  Clock Net Delay (Source):      1.388ns (routing 0.449ns, distribution 0.939ns)
  Clock Net Delay (Destination): 1.566ns (routing 0.484ns, distribution 1.082ns)
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock txoutclk_out[15] rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  static         <hidden>
                         net (fo=8, routed)           0.052     0.052    static         <hidden>
    BUFG_GT_X1Y204       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  static         <hidden>
    X5Y6 (CLOCK_ROOT)    net (fo=6444, routed)        1.388     1.513    static         <hidden>
    PCIE40E4_X1Y2        PCIE40E4                                     r  static         <hidden>
  -------------------------------------------------------------------    ----------------------------------
    PCIE40E4_X1Y2        PCIE40E4 (Prop_PCIE40E4_CORECLK_CFGHOTRESETOUT)
                                                      0.403     1.916 r  static         <hidden>
                         net (fo=3, routed)           0.357     2.273    static         <hidden>
    SLICE_X156Y374       LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.041     2.314 f  static         <hidden>
                         net (fo=6, routed)           0.173     2.487    static         <hidden>
    SLICE_X156Y366       FDPE                                         f  static         <hidden>
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  static         <hidden>
                         net (fo=8, routed)           0.057     0.057    static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  static         <hidden>
    X5Y6 (CLOCK_ROOT)    net (fo=149525, routed)      1.566     1.705    static         <hidden>
    SLICE_X156Y366       FDPE                                         r  static         <hidden>
                         clock pessimism             -0.001     1.704                     
    SLICE_X156Y366       FDPE (Remov_HFF2_SLICEM_C_PRE)
                                                     -0.020     1.684    static           <hidden>
  -------------------------------------------------------------------
                         required time                         -1.684                     
                         arrival time                           2.487                     
  -------------------------------------------------------------------
                         slack                                  0.803                     





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_main_a0
  To Clock:  clk_main_a0

Setup :            0  Failing Endpoints,  Worst Slack        1.369ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.040ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.369ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/gen_sync_rst[0].SYNC_STAT_RST/pipe_reg[3][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_main_a0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/gen_ddr_tst[0].sh_ddr_stat_wdata_q_reg[0][21]/CLR
                            (recovery check against rising-edge clock clk_main_a0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_main_a0 rise@8.000ns - clk_main_a0 rise@0.000ns)
  Data Path Delay:        5.947ns  (logic 0.079ns (1.328%)  route 5.868ns (98.672%))
  Logic Levels:           0  
  Clock Path Skew:        -0.225ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.063ns = ( 14.063 - 8.000 ) 
    Source Clock Delay      (SCD):    5.876ns
    Clock Pessimism Removal (CPR):    -0.412ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.092ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.000ns
  Inter-SLR Compensation: 0.335ns  ((DCD - CCD) * PF)
    Destination Clock Delay (DCD):    6.063ns
    Common Clock Delay      (CCD):    3.828ns
    Prorating Factor         (PF):    0.150
  Clock Net Delay (Source):      2.913ns (routing 0.453ns, distribution 2.460ns)
  Clock Net Delay (Destination): 2.647ns (routing 0.412ns, distribution 2.235ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_main_a0 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  static         <hidden>
                         net (fo=8, routed)           0.085     0.085    static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         <hidden>
                         net (fo=149525, routed)      2.602     2.817    boundary       <hidden>
    MMCM_X1Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.690 r  reconfigurable <hidden>
                         net (fo=1, routed)           0.245     2.935    reconfigurable <hidden>
    BUFGCE_X1Y181        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.963 r  reconfigurable <hidden>
    X4Y7 (CLOCK_ROOT)    net (fo=183522, routed)      2.913     5.876    boundary       WRAPPER_INST/CL/SH_DDR/gen_sync_rst[0].SYNC_STAT_RST/clk_main_a0
    SLICE_X65Y330        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/gen_sync_rst[0].SYNC_STAT_RST/pipe_reg[3][0]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X65Y330        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.079     5.955 r  reconfigurable WRAPPER_INST/CL/SH_DDR/gen_sync_rst[0].SYNC_STAT_RST/pipe_reg[3][0]/Q
                         net (fo=138, routed)         5.868    11.823    reconfigurable WRAPPER_INST/CL/SH_DDR/gen_sync_rst[0].SYNC_STAT_RST_n_1
    SLR Crossing[1->2]   
    SLICE_X84Y693        FDCE                                         f  reconfigurable WRAPPER_INST/CL/SH_DDR/gen_ddr_tst[0].sh_ddr_stat_wdata_q_reg[0][21]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_main_a0 rise edge)
                                                      8.000     8.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     8.000 r  static         <hidden>
                         net (fo=8, routed)           0.078     8.078    static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     8.192 r  static         <hidden>
                         net (fo=149525, routed)      2.355    10.547    boundary       <hidden>
    MMCM_X1Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.177 r  reconfigurable <hidden>
                         net (fo=1, routed)           0.215    11.392    reconfigurable <hidden>
    BUFGCE_X1Y181        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.416 r  reconfigurable <hidden>
    X4Y7 (CLOCK_ROOT)    net (fo=183522, routed)      2.647    14.063    boundary       WRAPPER_INST/CL/SH_DDR/clk_main_a0
    SLR Crossing[1->2]   
    SLICE_X84Y693        FDCE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/gen_ddr_tst[0].sh_ddr_stat_wdata_q_reg[0][21]/C
                         clock pessimism             -0.412    13.651                     
                         inter-SLR compensation      -0.335    13.316                     
                         clock uncertainty           -0.058    13.258                     
    SLICE_X84Y693        FDCE (Recov_EFF_SLICEM_C_CLR)
                                                     -0.066    13.192    reconfigurable   WRAPPER_INST/CL/SH_DDR/gen_ddr_tst[0].sh_ddr_stat_wdata_q_reg[0][21]
  -------------------------------------------------------------------
                         required time                         13.192                     
                         arrival time                         -11.823                     
  -------------------------------------------------------------------
                         slack                                  1.369                     





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_inst[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_main_a0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_inst[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
                            (removal check against rising-edge clock clk_main_a0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_main_a0 rise@0.000ns - clk_main_a0 rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.060ns (29.268%)  route 0.145ns (70.732%))
  Logic Levels:           0  
  Clock Path Skew:        0.197ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.980ns
    Source Clock Delay      (SCD):    6.134ns
    Clock Pessimism Removal (CPR):    -0.351ns
  Clock Net Delay (Source):      2.718ns (routing 0.412ns, distribution 2.306ns)
  Clock Net Delay (Destination): 3.017ns (routing 0.453ns, distribution 2.564ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_main_a0 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  static         <hidden>
                         net (fo=8, routed)           0.078     0.078    static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  static         <hidden>
                         net (fo=149525, routed)      2.355     2.547    boundary       <hidden>
    MMCM_X1Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     3.177 r  reconfigurable <hidden>
                         net (fo=1, routed)           0.215     3.392    reconfigurable <hidden>
    BUFGCE_X1Y181        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.416 r  reconfigurable <hidden>
    X4Y7 (CLOCK_ROOT)    net (fo=183522, routed)      2.718     6.134    boundary       WRAPPER_INST/CL/SH_DDR/ddr_inst[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLR Crossing[1->0]   
    SLICE_X64Y237        FDPE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_inst[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X64Y237        FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.060     6.194 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_inst[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.145     6.339    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_inst[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rst_wr_reg2
    SLICE_X64Y241        FDPE                                         f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_inst[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_main_a0 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  static         <hidden>
                         net (fo=8, routed)           0.085     0.085    static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         <hidden>
                         net (fo=149525, routed)      2.602     2.817    boundary       <hidden>
    MMCM_X1Y7            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.690 r  reconfigurable <hidden>
                         net (fo=1, routed)           0.245     2.935    reconfigurable <hidden>
    BUFGCE_X1Y181        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.963 r  reconfigurable <hidden>
    X4Y7 (CLOCK_ROOT)    net (fo=183522, routed)      3.017     5.980    boundary       WRAPPER_INST/CL/SH_DDR/ddr_inst[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/s_aclk
    SLR Crossing[1->0]   
    SLICE_X64Y241        FDPE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_inst[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/C
                         clock pessimism              0.351     6.331                     
    SLICE_X64Y241        FDPE (Remov_DFF2_SLICEM_C_PRE)
                                                     -0.032     6.299    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_inst[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg
  -------------------------------------------------------------------
                         required time                         -6.299                     
                         arrival time                           6.339                     
  -------------------------------------------------------------------
                         slack                                  0.040                     





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_xtra
  To Clock:  clk_xtra

Setup :            0  Failing Endpoints,  Worst Slack        1.179ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.332ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.179ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by clk_xtra  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_xtra  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_xtra rise@8.000ns - clk_xtra rise@0.000ns)
  Data Path Delay:        6.404ns  (logic 0.079ns (1.234%)  route 6.325ns (98.766%))
  Logic Levels:           0  
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.650ns = ( 11.650 - 8.000 ) 
    Source Clock Delay      (SCD):    4.045ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Inter-SLR Compensation: 0.208ns  ((DCD - CCD) * PF)
    Destination Clock Delay (DCD):    3.650ns
    Common Clock Delay      (CCD):    2.263ns
    Prorating Factor         (PF):    0.150
  Clock Net Delay (Source):      2.836ns (routing 1.341ns, distribution 1.495ns)
  Clock Net Delay (Destination): 2.603ns (routing 1.216ns, distribution 1.387ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_xtra rise edge)
                                                      0.000     0.000 r                 
    BA9                                               0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/SH/SH/clk_xtra_buf/I
    HPIOBDIFFINBUF_X1Y227
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.808     0.808 r  reconfigurable WRAPPER_INST/SH/SH/clk_xtra_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.858    reconfigurable WRAPPER_INST/SH/SH/clk_xtra_buf/OUT
    BA9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.858 r  reconfigurable WRAPPER_INST/SH/SH/clk_xtra_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.181    reconfigurable <hidden>
    BUFGCE_X1Y218        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.209 r  reconfigurable <hidden>
    X4Y5 (CLOCK_ROOT)    net (fo=5834, routed)        2.836     4.045    reconfigurable <hidden>
    SLICE_X139Y524       FDCE                                         r  reconfigurable <hidden>
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X139Y524       FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     4.124 r  reconfigurable <hidden>
                         net (fo=373, routed)         6.325    10.449    reconfigurable <hidden>
    SLR Crossing[1->0]   
    SLICE_X153Y183       FDCE                                         f  reconfigurable <hidden>  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_xtra rise edge)
                                                      8.000     8.000 r                 
    BA9                                               0.000     8.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     8.000    reconfigurable WRAPPER_INST/SH/SH/clk_xtra_buf/I
    HPIOBDIFFINBUF_X1Y227
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.696     8.696 r  reconfigurable WRAPPER_INST/SH/SH/clk_xtra_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     8.736    reconfigurable WRAPPER_INST/SH/SH/clk_xtra_buf/OUT
    BA9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.736 r  reconfigurable WRAPPER_INST/SH/SH/clk_xtra_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     9.023    reconfigurable <hidden>
    BUFGCE_X1Y218        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.047 r  reconfigurable <hidden>
    X4Y5 (CLOCK_ROOT)    net (fo=5834, routed)        2.603    11.650    reconfigurable <hidden>
    SLR Crossing[1->0]   
    SLICE_X153Y183       FDCE                                         r  reconfigurable <hidden>
                         clock pessimism              0.287    11.937                     
                         inter-SLR compensation      -0.208    11.729                     
                         clock uncertainty           -0.035    11.694                     
    SLICE_X153Y183       FDCE (Recov_HFF_SLICEM_C_CLR)
                                                     -0.066    11.628    reconfigurable   <hidden>
  -------------------------------------------------------------------
                         required time                         11.628                     
                         arrival time                         -10.449                     
  -------------------------------------------------------------------
                         slack                                  1.179                     





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.332ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by clk_xtra  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_xtra  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_xtra rise@0.000ns - clk_xtra rise@0.000ns)
  Data Path Delay:        1.394ns  (logic 0.039ns (2.798%)  route 1.355ns (97.202%))
  Logic Levels:           0  
  Clock Path Skew:        0.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.562ns
    Source Clock Delay      (SCD):    2.238ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Net Delay (Source):      1.565ns (routing 0.740ns, distribution 0.825ns)
  Clock Net Delay (Destination): 1.733ns (routing 0.826ns, distribution 0.907ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_xtra rise edge)
                                                      0.000     0.000 r                 
    BA9                                               0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/SH/SH/clk_xtra_buf/I
    HPIOBDIFFINBUF_X1Y227
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.472     0.472 r  reconfigurable WRAPPER_INST/SH/SH/clk_xtra_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.512    reconfigurable WRAPPER_INST/SH/SH/clk_xtra_buf/OUT
    BA9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.512 r  reconfigurable WRAPPER_INST/SH/SH/clk_xtra_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.656    reconfigurable <hidden>
    BUFGCE_X1Y218        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.673 r  reconfigurable <hidden>
    X4Y5 (CLOCK_ROOT)    net (fo=5834, routed)        1.565     2.238    reconfigurable <hidden>
    SLICE_X139Y524       FDCE                                         r  reconfigurable <hidden>
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X139Y524       FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     2.277 r  reconfigurable <hidden>
                         net (fo=373, routed)         1.355     3.632    reconfigurable <hidden>
    SLICE_X151Y334       FDCE                                         f  reconfigurable <hidden>  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_xtra rise edge)
                                                      0.000     0.000 r                 
    BA9                                               0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/SH/SH/clk_xtra_buf/I
    HPIOBDIFFINBUF_X1Y227
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.579     0.579 r  reconfigurable WRAPPER_INST/SH/SH/clk_xtra_buf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.629    reconfigurable WRAPPER_INST/SH/SH/clk_xtra_buf/OUT
    BA9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.629 r  reconfigurable WRAPPER_INST/SH/SH/clk_xtra_buf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.810    reconfigurable <hidden>
    BUFGCE_X1Y218        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.829 r  reconfigurable <hidden>
    X4Y5 (CLOCK_ROOT)    net (fo=5834, routed)        1.733     2.562    reconfigurable <hidden>
    SLICE_X151Y334       FDCE                                         r  reconfigurable <hidden>
                         clock pessimism             -0.242     2.320                     
    SLICE_X151Y334       FDCE (Remov_EFF_SLICEL_C_CLR)
                                                     -0.020     2.300    reconfigurable   <hidden>
  -------------------------------------------------------------------
                         required time                         -2.300                     
                         arrival time                           3.632                     
  -------------------------------------------------------------------
                         slack                                  1.332                     





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_core
  To Clock:  diablo_gt.diablo_gt_phy_wrapper/pclk2_gt

Setup :            0  Failing Endpoints,  Worst Slack        0.998ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.967ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.998ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock diablo_gt.diablo_gt_phy_wrapper/pclk2_gt  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (diablo_gt.diablo_gt_phy_wrapper/pclk2_gt rise@4.000ns - clk_core rise@0.000ns)
  Data Path Delay:        2.513ns  (logic 0.205ns (8.158%)  route 2.308ns (91.842%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -0.377ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.462ns = ( 6.462 - 4.000 ) 
    Source Clock Delay      (SCD):    2.840ns
    Clock Pessimism Removal (CPR):    0.001ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.625ns (routing 0.780ns, distribution 1.845ns)
  Clock Net Delay (Destination): 2.270ns (routing 0.728ns, distribution 1.542ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  static         <hidden>
                         net (fo=8, routed)           0.085     0.085    static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         <hidden>
    X5Y6 (CLOCK_ROOT)    net (fo=149525, routed)      2.625     2.840    static         <hidden>
    SLICE_X148Y459       FDRE                                         r  static         <hidden>
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X148Y459       FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     2.916 r  static         <hidden>
                         net (fo=56, routed)          0.665     3.581    static         <hidden>
    SLICE_X142Y411       LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.039     3.620 r  static         <hidden>
                         net (fo=8, routed)           1.082     4.702    static         <hidden>
    SLICE_X156Y374       LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.090     4.792 f  static         <hidden>
                         net (fo=6, routed)           0.561     5.353    static         <hidden>
    SLICE_X158Y374       FDCE                                         f  static         <hidden>
  -------------------------------------------------------------------    ----------------------------------

                         (clock diablo_gt.diablo_gt_phy_wrapper/pclk2_gt rise edge)
                                                      4.000     4.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     4.000 r  static         <hidden>
                         net (fo=8, routed)           0.078     4.078    static         <hidden>
    BUFG_GT_X1Y206       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.192 r  static         <hidden>
    X5Y6 (CLOCK_ROOT)    net (fo=4759, routed)        2.270     6.462    static         <hidden>
    SLICE_X158Y374       FDCE                                         r  static         <hidden>
                         clock pessimism              0.001     6.463                     
                         clock uncertainty           -0.046     6.417                     
    SLICE_X158Y374       FDCE (Recov_DFF_SLICEM_C_CLR)
                                                     -0.066     6.351    static           <hidden>
  -------------------------------------------------------------------
                         required time                          6.351                     
                         arrival time                          -5.353                     
  -------------------------------------------------------------------
                         slack                                  0.998                     





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.967ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock diablo_gt.diablo_gt_phy_wrapper/pclk2_gt  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (diablo_gt.diablo_gt_phy_wrapper/pclk2_gt rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        1.092ns  (logic 0.088ns (8.059%)  route 1.004ns (91.941%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.703ns
    Source Clock Delay      (SCD):    1.557ns
    Clock Pessimism Removal (CPR):    0.001ns
  Clock Net Delay (Source):      1.432ns (routing 0.429ns, distribution 1.003ns)
  Clock Net Delay (Destination): 1.564ns (routing 0.496ns, distribution 1.068ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  static         <hidden>
                         net (fo=8, routed)           0.052     0.052    static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  static         <hidden>
    X5Y6 (CLOCK_ROOT)    net (fo=149525, routed)      1.432     1.557    static         <hidden>
    SLICE_X148Y459       FDRE                                         r  static         <hidden>
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X148Y459       FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.595 r  static         <hidden>
                         net (fo=56, routed)          0.342     1.937    static         <hidden>
    SLICE_X142Y411       LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.015     1.952 r  static         <hidden>
                         net (fo=8, routed)           0.530     2.482    static         <hidden>
    SLICE_X156Y374       LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.035     2.517 f  static         <hidden>
                         net (fo=6, routed)           0.132     2.649    static         <hidden>
    SLICE_X156Y380       FDPE                                         f  static         <hidden>
  -------------------------------------------------------------------    ----------------------------------

                         (clock diablo_gt.diablo_gt_phy_wrapper/pclk2_gt rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  static         <hidden>
                         net (fo=8, routed)           0.057     0.057    static         <hidden>
    BUFG_GT_X1Y206       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  static         <hidden>
    X5Y6 (CLOCK_ROOT)    net (fo=4759, routed)        1.564     1.703    static         <hidden>
    SLICE_X156Y380       FDPE                                         r  static         <hidden>
                         clock pessimism             -0.001     1.702                     
    SLICE_X156Y380       FDPE (Remov_AFF_SLICEM_C_PRE)
                                                     -0.020     1.682    static           <hidden>
  -------------------------------------------------------------------
                         required time                         -1.682                     
                         arrival time                           2.649                     
  -------------------------------------------------------------------
                         slack                                  0.967                     





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  diablo_gt.diablo_gt_phy_wrapper/pclk2_gt
  To Clock:  diablo_gt.diablo_gt_phy_wrapper/pclk2_gt

Setup :            0  Failing Endpoints,  Worst Slack        2.265ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.125ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.265ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by diablo_gt.diablo_gt_phy_wrapper/pclk2_gt  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock diablo_gt.diablo_gt_phy_wrapper/pclk2_gt  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (diablo_gt.diablo_gt_phy_wrapper/pclk2_gt rise@4.000ns - diablo_gt.diablo_gt_phy_wrapper/pclk2_gt rise@0.000ns)
  Data Path Delay:        1.457ns  (logic 0.076ns (5.216%)  route 1.381ns (94.784%))
  Logic Levels:           0  
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.485ns = ( 6.485 - 4.000 ) 
    Source Clock Delay      (SCD):    2.755ns
    Clock Pessimism Removal (CPR):    0.104ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.540ns (routing 0.805ns, distribution 1.735ns)
  Clock Net Delay (Destination): 2.293ns (routing 0.728ns, distribution 1.565ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock diablo_gt.diablo_gt_phy_wrapper/pclk2_gt rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  static         <hidden>
                         net (fo=8, routed)           0.085     0.085    static         <hidden>
    BUFG_GT_X1Y206       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         <hidden>
    X5Y6 (CLOCK_ROOT)    net (fo=4759, routed)        2.540     2.755    static         <hidden>
    SLICE_X163Y367       FDCE                                         r  static         <hidden>
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X163Y367       FDCE (Prop_FFF_SLICEM_C_Q)
                                                      0.076     2.831 r  static         <hidden>
                         net (fo=215, routed)         1.381     4.212    static         <hidden>
    SLICE_X163Y346       FDPE                                         f  static         <hidden>  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------

                         (clock diablo_gt.diablo_gt_phy_wrapper/pclk2_gt rise edge)
                                                      4.000     4.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     4.000 r  static         <hidden>
                         net (fo=8, routed)           0.078     4.078    static         <hidden>
    BUFG_GT_X1Y206       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.192 r  static         <hidden>
    X5Y6 (CLOCK_ROOT)    net (fo=4759, routed)        2.293     6.485    static         <hidden>
    SLICE_X163Y346       FDPE                                         r  static         <hidden>
                         clock pessimism              0.104     6.589                     
                         clock uncertainty           -0.046     6.543                     
    SLICE_X163Y346       FDPE (Recov_AFF_SLICEM_C_PRE)
                                                     -0.066     6.477    static           <hidden>
  -------------------------------------------------------------------
                         required time                          6.477                     
                         arrival time                          -4.212                     
  -------------------------------------------------------------------
                         slack                                  2.265                     





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by diablo_gt.diablo_gt_phy_wrapper/pclk2_gt  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock diablo_gt.diablo_gt_phy_wrapper/pclk2_gt  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (diablo_gt.diablo_gt_phy_wrapper/pclk2_gt rise@0.000ns - diablo_gt.diablo_gt_phy_wrapper/pclk2_gt rise@0.000ns)
  Data Path Delay:        0.126ns  (logic 0.040ns (31.746%)  route 0.086ns (68.254%))
  Logic Levels:           0  
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.696ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.165ns
  Clock Net Delay (Source):      1.385ns (routing 0.444ns, distribution 0.941ns)
  Clock Net Delay (Destination): 1.557ns (routing 0.496ns, distribution 1.061ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock diablo_gt.diablo_gt_phy_wrapper/pclk2_gt rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  static         <hidden>
                         net (fo=8, routed)           0.052     0.052    static         <hidden>
    BUFG_GT_X1Y206       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  static         <hidden>
    X5Y6 (CLOCK_ROOT)    net (fo=4759, routed)        1.385     1.510    static         <hidden>
    SLICE_X162Y396       FDCE                                         r  static         <hidden>
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X162Y396       FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     1.550 r  static         <hidden>
                         net (fo=188, routed)         0.086     1.636    static         <hidden>
    SLICE_X161Y396       FDPE                                         f  static         <hidden>  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------

                         (clock diablo_gt.diablo_gt_phy_wrapper/pclk2_gt rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  static         <hidden>
                         net (fo=8, routed)           0.057     0.057    static         <hidden>
    BUFG_GT_X1Y206       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  static         <hidden>
    X5Y6 (CLOCK_ROOT)    net (fo=4759, routed)        1.557     1.696    static         <hidden>
    SLICE_X161Y396       FDPE                                         r  static         <hidden>
                         clock pessimism             -0.165     1.531                     
    SLICE_X161Y396       FDPE (Remov_AFF_SLICEM_C_PRE)
                                                     -0.020     1.511    static           <hidden>
  -------------------------------------------------------------------
                         required time                         -1.511                     
                         arrival time                           1.636                     
  -------------------------------------------------------------------
                         slack                                  0.125                     





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  txoutclk_out[15]
  To Clock:  diablo_gt.diablo_gt_phy_wrapper/pclk2_gt

Setup :            0  Failing Endpoints,  Worst Slack        1.472ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.764ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.472ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell PCIE40E4 clocked by txoutclk_out[15]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock diablo_gt.diablo_gt_phy_wrapper/pclk2_gt  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (diablo_gt.diablo_gt_phy_wrapper/pclk2_gt rise@4.000ns - txoutclk_out[15] rise@0.000ns)
  Data Path Delay:        2.125ns  (logic 0.849ns (39.953%)  route 1.276ns (60.047%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.291ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.462ns = ( 6.462 - 4.000 ) 
    Source Clock Delay      (SCD):    2.754ns = ( 4.754 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.001ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.539ns (routing 0.819ns, distribution 1.720ns)
  Clock Net Delay (Destination): 2.270ns (routing 0.728ns, distribution 1.542ns)
  Timing Exception:       MultiCycle Path   Setup -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock txoutclk_out[15] rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  static         <hidden>
                         net (fo=8, routed)           0.085     0.085    static         <hidden>
    BUFG_GT_X1Y204       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         <hidden>
    X5Y6 (CLOCK_ROOT)    net (fo=6444, routed)        2.539     2.754    static         <hidden>
    PCIE40E4_X1Y2        PCIE40E4                                     r  static         <hidden>
  -------------------------------------------------------------------    ----------------------------------
    PCIE40E4_X1Y2        PCIE40E4 (Prop_PCIE40E4_CORECLK_CFGHOTRESETOUT)
                                                      0.748     3.502 r  static         <hidden>
                         net (fo=3, routed)           0.715     4.217    static         <hidden>
    SLICE_X156Y374       LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.101     4.318 f  static         <hidden>
                         net (fo=6, routed)           0.561     4.879    static         <hidden>
    SLICE_X158Y374       FDCE                                         f  static         <hidden>
  -------------------------------------------------------------------    ----------------------------------

                         (clock diablo_gt.diablo_gt_phy_wrapper/pclk2_gt rise edge)
                                                      4.000     4.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     4.000 r  static         <hidden>
                         net (fo=8, routed)           0.078     4.078    static         <hidden>
    BUFG_GT_X1Y206       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.192 r  static         <hidden>
    X5Y6 (CLOCK_ROOT)    net (fo=4759, routed)        2.270     6.462    static         <hidden>
    SLICE_X158Y374       FDCE                                         r  static         <hidden>
                         clock pessimism              0.001     6.463                     
                         clock uncertainty           -0.046     6.417                     
    SLICE_X158Y374       FDCE (Recov_DFF_SLICEM_C_CLR)
                                                     -0.066     6.351    static           <hidden>
  -------------------------------------------------------------------
                         required time                          6.351                     
                         arrival time                          -4.879                     
  -------------------------------------------------------------------
                         slack                                  1.472                     





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.764ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell PCIE40E4 clocked by txoutclk_out[15]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock diablo_gt.diablo_gt_phy_wrapper/pclk2_gt  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (diablo_gt.diablo_gt_phy_wrapper/pclk2_gt rise@0.000ns - txoutclk_out[15] rise@0.000ns)
  Data Path Delay:        0.933ns  (logic 0.444ns (47.588%)  route 0.489ns (52.412%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.189ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.703ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.001ns
  Clock Net Delay (Source):      1.388ns (routing 0.449ns, distribution 0.939ns)
  Clock Net Delay (Destination): 1.564ns (routing 0.496ns, distribution 1.068ns)
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock txoutclk_out[15] rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  static         <hidden>
                         net (fo=8, routed)           0.052     0.052    static         <hidden>
    BUFG_GT_X1Y204       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  static         <hidden>
    X5Y6 (CLOCK_ROOT)    net (fo=6444, routed)        1.388     1.513    static         <hidden>
    PCIE40E4_X1Y2        PCIE40E4                                     r  static         <hidden>
  -------------------------------------------------------------------    ----------------------------------
    PCIE40E4_X1Y2        PCIE40E4 (Prop_PCIE40E4_CORECLK_CFGHOTRESETOUT)
                                                      0.403     1.916 r  static         <hidden>
                         net (fo=3, routed)           0.357     2.273    static         <hidden>
    SLICE_X156Y374       LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.041     2.314 f  static         <hidden>
                         net (fo=6, routed)           0.132     2.446    static         <hidden>
    SLICE_X156Y380       FDPE                                         f  static         <hidden>
  -------------------------------------------------------------------    ----------------------------------

                         (clock diablo_gt.diablo_gt_phy_wrapper/pclk2_gt rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  static         <hidden>
                         net (fo=8, routed)           0.057     0.057    static         <hidden>
    BUFG_GT_X1Y206       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  static         <hidden>
    X5Y6 (CLOCK_ROOT)    net (fo=4759, routed)        1.564     1.703    static         <hidden>
    SLICE_X156Y380       FDPE                                         r  static         <hidden>
                         clock pessimism             -0.001     1.702                     
    SLICE_X156Y380       FDPE (Remov_AFF_SLICEM_C_PRE)
                                                     -0.020     1.682    static           <hidden>
  -------------------------------------------------------------------
                         required time                         -1.682                     
                         arrival time                           2.446                     
  -------------------------------------------------------------------
                         slack                                  0.764                     





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  drck
  To Clock:  drck

Setup :            0  Failing Endpoints,  Worst Slack       14.762ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.314ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.762ns  (required time - arrival time)
  Source:                 static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/RESET_O_reg/C
                            (falling edge-triggered cell FDRE clocked by drck  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[0]/PRE
                            (recovery check against rising-edge clock drck  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.000ns  (drck rise@32.000ns - drck fall@16.000ns)
  Data Path Delay:        0.746ns  (logic 0.079ns (10.590%)  route 0.667ns (89.410%))
  Logic Levels:           0  
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.286ns = ( 35.286 - 32.000 ) 
    Source Clock Delay      (SCD):    4.007ns = ( 20.007 - 16.000 ) 
    Clock Pessimism Removal (CPR):    0.541ns
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      2.651ns (routing 0.780ns, distribution 1.871ns)
  Clock Net Delay (Destination): 2.361ns (routing 0.704ns, distribution 1.657ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock drck fall edge)      16.000    16.000 f                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000    16.000 r  static         <hidden>
                         net (fo=8, routed)           0.085    16.085    static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130    16.215 r  static         <hidden>
    X5Y6 (CLOCK_ROOT)    net (fo=149525, routed)      2.651    18.866    static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X142Y499       FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079    18.945 f  static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg_replicated/Q
                         net (fo=532, routed)         1.062    20.007    static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/tck_i_reg
    SLICE_X144Y420       FDRE                                         r  static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/RESET_O_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X144Y420       FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079    20.086 f  static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/RESET_O_reg/Q
                         net (fo=94, routed)          0.667    20.753    static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/AS[0]
    SLICE_X144Y424       FDPE                                         f  static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[0]/PRE
  -------------------------------------------------------------------    ----------------------------------

                         (clock drck rise edge)      32.000    32.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000    32.000 r  static         <hidden>
                         net (fo=8, routed)           0.078    32.078    static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114    32.192 r  static         <hidden>
    X5Y6 (CLOCK_ROOT)    net (fo=149525, routed)      2.361    34.553    static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X142Y499       FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.058    34.611 r  static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg_replicated/Q
                         net (fo=532, routed)         0.675    35.286    static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/tck_i_reg
    SLICE_X144Y424       FDPE                                         r  static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[0]/C
                         clock pessimism              0.541    35.827                     
                         clock uncertainty           -0.246    35.581                     
    SLICE_X144Y424       FDPE (Recov_EFF_SLICEM_C_PRE)
                                                     -0.066    35.515    static           static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[0]
  -------------------------------------------------------------------
                         required time                         35.515                     
                         arrival time                         -20.753                     
  -------------------------------------------------------------------
                         slack                                 14.762                     





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/RESET_O_reg/C
                            (falling edge-triggered cell FDRE clocked by drck  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/TDO_O_reg/CLR
                            (removal check against rising-edge clock drck  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (drck fall@16.000ns - drck fall@16.000ns)
  Data Path Delay:        0.445ns  (logic 0.058ns (13.034%)  route 0.387ns (86.966%))
  Logic Levels:           0  
  Clock Path Skew:        0.163ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.950ns = ( 19.950 - 16.000 ) 
    Source Clock Delay      (SCD):    3.246ns = ( 19.246 - 16.000 ) 
    Clock Pessimism Removal (CPR):    0.541ns
  Clock Net Delay (Source):      2.361ns (routing 0.704ns, distribution 1.657ns)
  Clock Net Delay (Destination): 2.651ns (routing 0.780ns, distribution 1.871ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock drck fall edge)      16.000    16.000 f                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000    16.000 r  static         <hidden>
                         net (fo=8, routed)           0.078    16.078    static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114    16.192 r  static         <hidden>
    X5Y6 (CLOCK_ROOT)    net (fo=149525, routed)      2.361    18.553    static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X142Y499       FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.058    18.611 f  static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg_replicated/Q
                         net (fo=532, routed)         0.635    19.246    static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/tck_i_reg
    SLICE_X144Y420       FDRE                                         r  static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/RESET_O_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X144Y420       FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.058    19.304 f  static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/RESET_O_reg/Q
                         net (fo=94, routed)          0.387    19.691    static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/AR[0]
    SLICE_X144Y423       FDCE                                         f  static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/TDO_O_reg/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock drck fall edge)      16.000    16.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000    16.000 r  static         <hidden>
                         net (fo=8, routed)           0.085    16.085    static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130    16.215 r  static         <hidden>
    X5Y6 (CLOCK_ROOT)    net (fo=149525, routed)      2.651    18.866    static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X142Y499       FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079    18.945 f  static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg_replicated/Q
                         net (fo=532, routed)         1.005    19.950    static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/tck_i_reg
    SLICE_X144Y423       FDCE                                         r  static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/TDO_O_reg/C  (IS_INVERTED)
                         clock pessimism             -0.541    19.409                     
    SLICE_X144Y423       FDCE (Remov_DFF2_SLICEM_C_CLR)
                                                     -0.032    19.377    static           static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/TDO_O_reg
  -------------------------------------------------------------------
                         required time                        -19.377                     
                         arrival time                          19.691                     
  -------------------------------------------------------------------
                         slack                                  0.314                     





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  ext_spi_clk
  To Clock:  ext_spi_clk

Setup :            0  Failing Endpoints,  Worst Slack       13.113ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.154ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.113ns  (required time - arrival time)
  Source:                 WRAPPER_INST/SH/SH/AXI_QUAD_SPI/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by ext_spi_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            WRAPPER_INST/SH/SH/AXI_QUAD_SPI/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
                            (recovery check against rising-edge clock ext_spi_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.000ns  (ext_spi_clk rise@16.000ns - ext_spi_clk rise@0.000ns)
  Data Path Delay:        2.683ns  (logic 0.078ns (2.907%)  route 2.605ns (97.093%))
  Logic Levels:           0  
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.097ns = ( 21.097 - 16.000 ) 
    Source Clock Delay      (SCD):    5.710ns
    Clock Pessimism Removal (CPR):    0.521ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.297ns (routing 1.191ns, distribution 1.106ns)
  Clock Net Delay (Destination): 2.094ns (routing 1.080ns, distribution 1.014ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock ext_spi_clk rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  static         <hidden>
                         net (fo=8, routed)           0.085     0.085    static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         <hidden>
                         net (fo=149525, routed)      3.046     3.261    boundary       <hidden>
    BUFGCE_DIV_X1Y23     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     3.413 r  reconfigurable <hidden>
    X4Y2 (CLOCK_ROOT)    net (fo=346, routed)         2.297     5.710    reconfigurable WRAPPER_INST/SH/SH/AXI_QUAD_SPI/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ext_spi_clk
    SLR Crossing[1->0]   
    SLICE_X144Y179       FDPE                                         r  reconfigurable WRAPPER_INST/SH/SH/AXI_QUAD_SPI/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X144Y179       FDPE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     5.788 f  reconfigurable WRAPPER_INST/SH/SH/AXI_QUAD_SPI/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=52, routed)          2.605     8.393    reconfigurable WRAPPER_INST/SH/SH/AXI_QUAD_SPI/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg
    SLICE_X152Y220       FDCE                                         f  reconfigurable WRAPPER_INST/SH/SH/AXI_QUAD_SPI/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock ext_spi_clk rise edge)
                                                     16.000    16.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000    16.000 r  static         <hidden>
                         net (fo=8, routed)           0.078    16.078    static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114    16.192 r  static         <hidden>
                         net (fo=149525, routed)      2.679    18.871    boundary       <hidden>
    BUFGCE_DIV_X1Y23     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132    19.003 r  reconfigurable <hidden>
    X4Y2 (CLOCK_ROOT)    net (fo=346, routed)         2.094    21.097    reconfigurable WRAPPER_INST/SH/SH/AXI_QUAD_SPI/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ext_spi_clk
    SLR Crossing[1->0]   
    SLICE_X152Y220       FDCE                                         r  reconfigurable WRAPPER_INST/SH/SH/AXI_QUAD_SPI/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
                         clock pessimism              0.521    21.618                     
                         clock uncertainty           -0.046    21.572                     
    SLICE_X152Y220       FDCE (Recov_AFF2_SLICEM_C_CLR)
                                                     -0.066    21.506    reconfigurable   WRAPPER_INST/SH/SH/AXI_QUAD_SPI/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]
  -------------------------------------------------------------------
                         required time                         21.506                     
                         arrival time                          -8.393                     
  -------------------------------------------------------------------
                         slack                                 13.113                     





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by ext_spi_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            WRAPPER_INST/SH/SH/AXI_QUAD_SPI/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/CLR
                            (removal check against rising-edge clock ext_spi_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ext_spi_clk rise@0.000ns - ext_spi_clk rise@0.000ns)
  Data Path Delay:        0.182ns  (logic 0.040ns (21.978%)  route 0.142ns (78.022%))
  Logic Levels:           0  
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.579ns
    Source Clock Delay      (SCD):    3.161ns
    Clock Pessimism Removal (CPR):    0.370ns
  Clock Net Delay (Source):      1.277ns (routing 0.657ns, distribution 0.620ns)
  Clock Net Delay (Destination): 1.439ns (routing 0.735ns, distribution 0.704ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock ext_spi_clk rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  static         <hidden>
                         net (fo=8, routed)           0.052     0.052    static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  static         <hidden>
                         net (fo=149525, routed)      1.670     1.795    boundary       <hidden>
    BUFGCE_DIV_X1Y23     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     1.884 r  reconfigurable <hidden>
    X4Y2 (CLOCK_ROOT)    net (fo=346, routed)         1.277     3.161    reconfigurable <hidden>
    SLR Crossing[1->0]   
    SLICE_X154Y174       FDPE                                         r  reconfigurable <hidden>
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X154Y174       FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     3.201 f  reconfigurable <hidden>
                         net (fo=9, routed)           0.142     3.343    reconfigurable WRAPPER_INST/SH/SH/AXI_QUAD_SPI/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X152Y170       FDCE                                         f  reconfigurable WRAPPER_INST/SH/SH/AXI_QUAD_SPI/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock ext_spi_clk rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  static         <hidden>
                         net (fo=8, routed)           0.057     0.057    static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  static         <hidden>
                         net (fo=149525, routed)      1.900     2.039    boundary       <hidden>
    BUFGCE_DIV_X1Y23     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.101     2.140 r  reconfigurable <hidden>
    X4Y2 (CLOCK_ROOT)    net (fo=346, routed)         1.439     3.579    reconfigurable WRAPPER_INST/SH/SH/AXI_QUAD_SPI/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ext_spi_clk
    SLR Crossing[1->0]   
    SLICE_X152Y170       FDCE                                         r  reconfigurable WRAPPER_INST/SH/SH/AXI_QUAD_SPI/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/C
                         clock pessimism             -0.370     3.209                     
    SLICE_X152Y170       FDCE (Remov_AFF_SLICEM_C_CLR)
                                                     -0.020     3.189    reconfigurable   WRAPPER_INST/SH/SH/AXI_QUAD_SPI/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.189                     
                         arrival time                           3.343                     
  -------------------------------------------------------------------
                         slack                                  0.154                     





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  mmcm_clkout0
  To Clock:  mmcm_clkout0

Setup :            0  Failing Endpoints,  Worst Slack        2.007ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.112ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.007ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/div_clk_rst_r1_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock mmcm_clkout0  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.749ns  (mmcm_clkout0 rise@3.749ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        1.441ns  (logic 0.079ns (5.482%)  route 1.362ns (94.518%))
  Logic Levels:           0  
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.361ns = ( 7.109 - 3.749 ) 
    Source Clock Delay      (SCD):    3.040ns
    Clock Pessimism Removal (CPR):    -0.487ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.952ns (routing 0.854ns, distribution 1.098ns)
  Clock Net Delay (Destination): 1.709ns (routing 0.777ns, distribution 0.932ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r                 
    K18                                               0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.496     0.496 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.546    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.546 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.397     0.943    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y12           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.816 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.060    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y308        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.088 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y11 (CLOCK_ROOT)   net (fo=31625, routed)       1.952     3.040    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/c0_ddr4_ui_clk
    SLICE_X130Y732       FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/div_clk_rst_r1_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X130Y732       FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.079     3.119 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/div_clk_rst_r1_reg/Q
                         net (fo=250, routed)         1.362     4.481    reconfigurable <hidden>
    SLICE_X112Y692       FDCE                                         f  reconfigurable <hidden>
  -------------------------------------------------------------------    ----------------------------------

                         (clock mmcm_clkout0 rise edge)
                                                      3.749     3.749 r                 
    K18                                               0.000     3.749 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     3.749    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.400     4.148 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.188    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.188 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.344     4.532    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y12           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.162 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     5.376    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y308        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.400 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y11 (CLOCK_ROOT)   net (fo=31625, routed)       1.709     7.109    reconfigurable <hidden>
    SLICE_X112Y692       FDCE                                         r  reconfigurable <hidden>
                         clock pessimism             -0.487     6.622                     
                         clock uncertainty           -0.069     6.554                     
    SLICE_X112Y692       FDCE (Recov_HFF2_SLICEL_C_CLR)
                                                     -0.066     6.488    reconfigurable   <hidden>
  -------------------------------------------------------------------
                         required time                          6.488                     
                         arrival time                          -4.481                     
  -------------------------------------------------------------------
                         slack                                  2.007                     





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_inst[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by mmcm_clkout0  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_inst[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
                            (removal check against rising-edge clock mmcm_clkout0  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout0 rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.137ns  (logic 0.041ns (29.927%)  route 0.096ns (70.073%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.710ns
    Source Clock Delay      (SCD):    1.944ns
    Clock Pessimism Removal (CPR):    -0.279ns
  Clock Net Delay (Source):      1.054ns (routing 0.468ns, distribution 0.586ns)
  Clock Net Delay (Destination): 1.188ns (routing 0.521ns, distribution 0.667ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r                 
    K18                                               0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.255     0.255 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.295    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.295 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.203     0.498    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y12           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.728 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.873    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y308        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.890 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y11 (CLOCK_ROOT)   net (fo=31625, routed)       1.054     1.944    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_inst[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/m_aclk
    SLICE_X126Y658       FDPE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_inst[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X126Y658       FDPE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     1.985 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_inst[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.096     2.081    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_inst[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X130Y658       FDPE                                         f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_inst[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
  -------------------------------------------------------------------    ----------------------------------

                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r                 
    K18                                               0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y298
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.353     0.353 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.403    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    K18                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.403 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.230     0.633    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y12           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.338 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.503    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y308        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.522 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y11 (CLOCK_ROOT)   net (fo=31625, routed)       1.188     1.710    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_inst[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_aclk
    SLICE_X130Y658       FDPE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_inst[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/C
                         clock pessimism              0.279     1.989                     
    SLICE_X130Y658       FDPE (Remov_EFF_SLICEL_C_PRE)
                                                     -0.020     1.969    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_inst[0].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.969                     
                         arrival time                           2.081                     
  -------------------------------------------------------------------
                         slack                                  0.112                     





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  mmcm_clkout0_1
  To Clock:  mmcm_clkout0_1

Setup :            0  Failing Endpoints,  Worst Slack        2.579ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.113ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.579ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_inst[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by mmcm_clkout0_1  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_inst[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
                            (recovery check against rising-edge clock mmcm_clkout0_1  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.749ns  (mmcm_clkout0_1 rise@3.749ns - mmcm_clkout0_1 rise@0.000ns)
  Data Path Delay:        1.056ns  (logic 0.080ns (7.576%)  route 0.976ns (92.424%))
  Logic Levels:           0  
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.796ns = ( 7.544 - 3.749 ) 
    Source Clock Delay      (SCD):    3.351ns
    Clock Pessimism Removal (CPR):    -0.424ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.141ns (routing 0.871ns, distribution 1.270ns)
  Clock Net Delay (Destination): 2.021ns (routing 0.793ns, distribution 1.228ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0_1 rise edge)
                                                      0.000     0.000 r                 
    E38                                               0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y202
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.631     0.631 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.681    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E38                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.681 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.384     1.065    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.938 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.182    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.210 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y7 (CLOCK_ROOT)    net (fo=31635, routed)       2.141     3.351    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_inst[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/m_aclk
    SLICE_X61Y444        FDPE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_inst[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X61Y444        FDPE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     3.431 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_inst[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=21, routed)          0.976     4.407    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_inst[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X52Y445        FDPE                                         f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_inst[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    ----------------------------------

                         (clock mmcm_clkout0_1 rise edge)
                                                      3.749     3.749 r                 
    E38                                               0.000     3.749 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     3.749    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y202
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.534     4.282 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.322    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E38                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.322 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.333     4.655    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.285 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     5.499    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.523 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y7 (CLOCK_ROOT)    net (fo=31635, routed)       2.021     7.544    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_inst[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_aclk
    SLICE_X52Y445        FDPE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_inst[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/C
                         clock pessimism             -0.424     7.121                     
                         clock uncertainty           -0.069     7.052                     
    SLICE_X52Y445        FDPE (Recov_AFF_SLICEL_C_PRE)
                                                     -0.066     6.986    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_inst[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                          6.986                     
                         arrival time                          -4.407                     
  -------------------------------------------------------------------
                         slack                                  2.579                     





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_stat[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by mmcm_clkout0_1  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_stat[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/PRE
                            (removal check against rising-edge clock mmcm_clkout0_1  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout0_1 rise@0.000ns - mmcm_clkout0_1 rise@0.000ns)
  Data Path Delay:        0.109ns  (logic 0.040ns (36.697%)  route 0.069ns (63.303%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.966ns
    Source Clock Delay      (SCD):    2.186ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Net Delay (Source):      1.169ns (routing 0.477ns, distribution 0.692ns)
  Clock Net Delay (Destination): 1.317ns (routing 0.531ns, distribution 0.786ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0_1 rise edge)
                                                      0.000     0.000 r                 
    E38                                               0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y202
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.389     0.389 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.429    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E38                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.429 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.196     0.625    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.855 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.017 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y7 (CLOCK_ROOT)    net (fo=31635, routed)       1.169     2.186    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_stat[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X73Y528        FDPE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_stat[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X73Y528        FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     2.226 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_stat[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.069     2.295    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_stat[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rst_rd_reg2
    SLICE_X73Y528        FDPE                                         f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_stat[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/PRE
  -------------------------------------------------------------------    ----------------------------------

                         (clock mmcm_clkout0_1 rise edge)
                                                      0.000     0.000 r                 
    E38                                               0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y202
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.488     0.488 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.538    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E38                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.538 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.222     0.760    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.465 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.630    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.649 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y7 (CLOCK_ROOT)    net (fo=31635, routed)       1.317     1.966    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_stat[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/m_aclk
    SLICE_X73Y528        FDPE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_stat[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                         clock pessimism              0.236     2.202                     
    SLICE_X73Y528        FDPE (Remov_HFF2_SLICEL_C_PRE)
                                                     -0.020     2.182    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_stat[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg
  -------------------------------------------------------------------
                         required time                         -2.182                     
                         arrival time                           2.295                     
  -------------------------------------------------------------------
                         slack                                  0.113                     





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  mmcm_clkout0_2
  To Clock:  mmcm_clkout0_2

Setup :            0  Failing Endpoints,  Worst Slack        2.275ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.275ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_inst[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by mmcm_clkout0_2  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_inst[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
                            (recovery check against rising-edge clock mmcm_clkout0_2  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.749ns  (mmcm_clkout0_2 rise@3.749ns - mmcm_clkout0_2 rise@0.000ns)
  Data Path Delay:        1.092ns  (logic 0.080ns (7.326%)  route 1.012ns (92.674%))
  Logic Levels:           0  
  Clock Path Skew:        -0.247ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.804ns = ( 6.552 - 3.749 ) 
    Source Clock Delay      (SCD):    2.503ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.360ns (routing 0.171ns, distribution 1.189ns)
  Clock Net Delay (Destination): 1.097ns (routing 0.155ns, distribution 0.942ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0_2 rise edge)
                                                      0.000     0.000 r                 
    BB36                                              0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.551     0.551 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.601    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.601 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.397     0.998    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.871 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.115    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.143 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y2 (CLOCK_ROOT)    net (fo=31623, routed)       1.360     2.503    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_inst[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/m_aclk
    SLICE_X53Y255        FDPE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_inst[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X53Y255        FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.080     2.583 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_inst[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           1.012     3.595    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_inst[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X64Y237        FDPE                                         f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_inst[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
  -------------------------------------------------------------------    ----------------------------------

                         (clock mmcm_clkout0_2 rise edge)
                                                      3.749     3.749 r                 
    BB36                                              0.000     3.749 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     3.749    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.455     4.203 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.243    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.243 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.344     4.587    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.217 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     5.431    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.455 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y2 (CLOCK_ROOT)    net (fo=31623, routed)       1.097     6.552    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_inst[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/m_aclk
    SLICE_X64Y237        FDPE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_inst[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism             -0.547     6.005                     
                         clock uncertainty           -0.069     5.936                     
    SLICE_X64Y237        FDPE (Recov_AFF_SLICEM_C_PRE)
                                                     -0.066     5.870    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_inst[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                          5.870                     
                         arrival time                          -3.595                     
  -------------------------------------------------------------------
                         slack                                  2.275                     





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_stat[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by mmcm_clkout0_2  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_stat[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/CLR
                            (removal check against rising-edge clock mmcm_clkout0_2  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout0_2 rise@0.000ns - mmcm_clkout0_2 rise@0.000ns)
  Data Path Delay:        0.136ns  (logic 0.039ns (28.676%)  route 0.097ns (71.324%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.412ns
    Source Clock Delay      (SCD):    1.678ns
    Clock Pessimism Removal (CPR):    -0.321ns
  Clock Net Delay (Source):      0.733ns (routing 0.096ns, distribution 0.637ns)
  Clock Net Delay (Destination): 0.835ns (routing 0.108ns, distribution 0.727ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0_2 rise edge)
                                                      0.000     0.000 r                 
    BB36                                              0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.310     0.310 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.350    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.350 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.203     0.553    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.783 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.928    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.945 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y2 (CLOCK_ROOT)    net (fo=31623, routed)       0.733     1.678    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_stat[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X76Y193        FDPE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_stat[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X76Y193        FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.039     1.717 f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_stat[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.097     1.814    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_stat[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/rst_rd_reg2
    SLICE_X75Y193        FDCE                                         f  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_stat[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock mmcm_clkout0_2 rise edge)
                                                      0.000     0.000 r                 
    BB36                                              0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X0Y58 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.408     0.408 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.458    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    BB36                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.458 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.230     0.688    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.393 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.558    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X0Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.577 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X2Y2 (CLOCK_ROOT)    net (fo=31623, routed)       0.835     1.412    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_stat[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/m_aclk
    SLICE_X75Y193        FDCE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_stat[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/C
                         clock pessimism              0.321     1.733                     
    SLICE_X75Y193        FDCE (Remov_EFF_SLICEL_C_CLR)
                                                     -0.020     1.713    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_stat[2].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.713                     
                         arrival time                           1.814                     
  -------------------------------------------------------------------
                         slack                                  0.100                     





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  mmcm_clkout0_3
  To Clock:  mmcm_clkout0_3

Setup :            0  Failing Endpoints,  Worst Slack        1.778ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.111ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.778ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0_3  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock mmcm_clkout0_3  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.749ns  (mmcm_clkout0_3 rise@3.749ns - mmcm_clkout0_3 rise@0.000ns)
  Data Path Delay:        1.703ns  (logic 0.178ns (10.452%)  route 1.525ns (89.548%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.594ns = ( 7.342 - 3.749 ) 
    Source Clock Delay      (SCD):    3.263ns
    Clock Pessimism Removal (CPR):    -0.464ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.061ns (routing 0.847ns, distribution 1.214ns)
  Clock Net Delay (Destination): 1.827ns (routing 0.769ns, distribution 1.058ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0_3 rise edge)
                                                      0.000     0.000 r                 
    BA15                                              0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y202
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.622     0.622 r  reconfigurable WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.672    reconfigurable WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    BA15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.672 r  reconfigurable WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.384     1.056    reconfigurable <hidden>
    MMCM_X1Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.929 r  reconfigurable <hidden>
                         net (fo=1, routed)           0.245     1.174    reconfigurable <hidden>
    BUFGCE_X1Y210        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.202 r  reconfigurable <hidden>
    X4Y7 (CLOCK_ROOT)    net (fo=28210, routed)       2.061     3.263    reconfigurable <hidden>
    SLICE_X122Y395       FDRE                                         r  reconfigurable <hidden>
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X122Y395       FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.079     3.342 r  reconfigurable <hidden>
                         net (fo=100, routed)         1.128     4.470    reconfigurable <hidden>
    SLICE_X134Y347       LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.099     4.569 f  reconfigurable <hidden>
                         net (fo=4, routed)           0.397     4.966    reconfigurable <hidden>
    SLICE_X137Y359       FDCE                                         f  reconfigurable <hidden>
  -------------------------------------------------------------------    ----------------------------------

                         (clock mmcm_clkout0_3 rise edge)
                                                      3.749     3.749 r                 
    BA15                                              0.000     3.749 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     3.749    reconfigurable WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y202
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.525     4.273 r  reconfigurable WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.313    reconfigurable WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    BA15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.313 r  reconfigurable WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.333     4.646    reconfigurable <hidden>
    MMCM_X1Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.276 r  reconfigurable <hidden>
                         net (fo=1, routed)           0.215     5.491    reconfigurable <hidden>
    BUFGCE_X1Y210        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.515 r  reconfigurable <hidden>
    X4Y7 (CLOCK_ROOT)    net (fo=28210, routed)       1.827     7.342    reconfigurable <hidden>
    SLICE_X137Y359       FDCE                                         r  reconfigurable <hidden>
                         clock pessimism             -0.464     6.878                     
                         clock uncertainty           -0.069     6.810                     
    SLICE_X137Y359       FDCE (Recov_EFF_SLICEM_C_CLR)
                                                     -0.066     6.744    reconfigurable   <hidden>
  -------------------------------------------------------------------
                         required time                          6.744                     
                         arrival time                          -4.966                     
  -------------------------------------------------------------------
                         slack                                  1.778                     





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by mmcm_clkout0_3  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/SH/SH/CL_DDR/ddr_stat[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/PRE
                            (removal check against rising-edge clock mmcm_clkout0_3  {rise@0.000ns fall@1.874ns period=3.749ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout0_3 rise@0.000ns - mmcm_clkout0_3 rise@0.000ns)
  Data Path Delay:        0.106ns  (logic 0.040ns (37.736%)  route 0.066ns (62.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.914ns
    Source Clock Delay      (SCD):    2.137ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Net Delay (Source):      1.128ns (routing 0.464ns, distribution 0.664ns)
  Clock Net Delay (Destination): 1.273ns (routing 0.518ns, distribution 0.755ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock mmcm_clkout0_3 rise edge)
                                                      0.000     0.000 r                 
    BA15                                              0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y202
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.380     0.380 r  reconfigurable WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.420    reconfigurable WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    BA15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.420 r  reconfigurable WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.196     0.616    reconfigurable <hidden>
    MMCM_X1Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.846 r  reconfigurable <hidden>
                         net (fo=1, routed)           0.146     0.992    reconfigurable <hidden>
    BUFGCE_X1Y210        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.009 r  reconfigurable <hidden>
    X4Y7 (CLOCK_ROOT)    net (fo=28210, routed)       1.128     2.137    reconfigurable <hidden>
    SLICE_X139Y332       FDPE                                         r  reconfigurable <hidden>
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X139Y332       FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     2.177 f  reconfigurable <hidden>
                         net (fo=3, routed)           0.066     2.243    reconfigurable WRAPPER_INST/SH/SH/CL_DDR/ddr_stat[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rst_rd_reg2
    SLICE_X139Y332       FDPE                                         f  reconfigurable WRAPPER_INST/SH/SH/CL_DDR/ddr_stat[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/PRE
  -------------------------------------------------------------------    ----------------------------------

                         (clock mmcm_clkout0_3 rise edge)
                                                      0.000     0.000 r                 
    BA15                                              0.000     0.000 r  reconfigurable <hidden>
                         net (fo=0)                   0.000     0.000    reconfigurable WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y202
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.479     0.479 r  reconfigurable WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.529    reconfigurable WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    BA15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.529 r  reconfigurable WRAPPER_INST/SH/SH/CL_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.222     0.751    reconfigurable <hidden>
    MMCM_X1Y8            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.456 r  reconfigurable <hidden>
                         net (fo=1, routed)           0.166     0.622    reconfigurable <hidden>
    BUFGCE_X1Y210        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.641 r  reconfigurable <hidden>
    X4Y7 (CLOCK_ROOT)    net (fo=28210, routed)       1.273     1.914    reconfigurable WRAPPER_INST/SH/SH/CL_DDR/ddr_stat[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/m_aclk
    SLICE_X139Y332       FDPE                                         r  reconfigurable WRAPPER_INST/SH/SH/CL_DDR/ddr_stat[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                         clock pessimism              0.238     2.151                     
    SLICE_X139Y332       FDPE (Remov_HFF2_SLICEL_C_PRE)
                                                     -0.020     2.131    reconfigurable   WRAPPER_INST/SH/SH/CL_DDR/ddr_stat[1].AXI_CCF/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg
  -------------------------------------------------------------------
                         required time                         -2.131                     
                         arrival time                           2.243                     
  -------------------------------------------------------------------
                         slack                                  0.111                     





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_core
  To Clock:  pci_drp_clk

Setup :            0  Failing Endpoints,  Worst Slack        1.035ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.156ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.035ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by clk_core  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock pci_drp_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (pci_drp_clk rise@8.000ns - clk_core rise@4.000ns)
  Data Path Delay:        3.343ns  (logic 0.166ns (4.966%)  route 3.177ns (95.034%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.490ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.291ns = ( 11.291 - 8.000 ) 
    Source Clock Delay      (SCD):    2.802ns = ( 6.802 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.001ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.587ns (routing 0.780ns, distribution 1.807ns)
  Clock Net Delay (Destination): 3.099ns (routing 1.481ns, distribution 1.618ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_core rise edge)
                                                      4.000     4.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     4.000 r  static         <hidden>
                         net (fo=8, routed)           0.085     4.085    static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     4.215 r  static         <hidden>
    X5Y6 (CLOCK_ROOT)    net (fo=149525, routed)      2.587     6.802    static         <hidden>
    SLICE_X158Y471       FDPE                                         r  static         <hidden>
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X158Y471       FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     6.878 r  static         <hidden>
                         net (fo=158, routed)         2.724     9.602    static         <hidden>
    SLICE_X156Y516       LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.090     9.692 f  static         <hidden>
                         net (fo=2, routed)           0.453    10.145    static         <hidden>
    SLICE_X156Y516       FDCE                                         f  static         <hidden>
  -------------------------------------------------------------------    ----------------------------------

                         (clock pci_drp_clk rise edge)
                                                      8.000     8.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     8.000 r  static         <hidden>
                         net (fo=8, routed)           0.078     8.078    static         <hidden>
    BUFG_GT_X1Y192       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     8.192 r  static         <hidden>
    X4Y4 (CLOCK_ROOT)    net (fo=2510, routed)        3.099    11.291    static         <hidden>
    SLICE_X156Y516       FDCE                                         r  static         <hidden>
                         clock pessimism              0.001    11.292                     
                         clock uncertainty           -0.046    11.246                     
    SLICE_X156Y516       FDCE (Recov_AFF_SLICEM_C_CLR)
                                                     -0.066    11.180    static           <hidden>
  -------------------------------------------------------------------
                         required time                         11.180                     
                         arrival time                         -10.145                     
  -------------------------------------------------------------------
                         slack                                  1.035                     





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock pci_drp_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (pci_drp_clk rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        1.327ns  (logic 0.060ns (4.521%)  route 1.267ns (95.479%))
  Logic Levels:           0  
  Clock Path Skew:        1.203ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.720ns
    Source Clock Delay      (SCD):    2.516ns
    Clock Pessimism Removal (CPR):    0.001ns
  Clock Net Delay (Source):      2.324ns (routing 0.704ns, distribution 1.620ns)
  Clock Net Delay (Destination): 3.505ns (routing 1.643ns, distribution 1.862ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  static         <hidden>
                         net (fo=8, routed)           0.078     0.078    static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  static         <hidden>
    X5Y6 (CLOCK_ROOT)    net (fo=149525, routed)      2.324     2.516    static         <hidden>
    SLICE_X156Y516       FDCE                                         r  static         <hidden>
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X156Y516       FDCE (Prop_EFF2_SLICEM_C_Q)
                                                      0.060     2.576 r  static         <hidden>
                         net (fo=14, routed)          1.267     3.843    static         <hidden>
    SLICE_X158Y518       FDCE                                         f  static         <hidden>  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------

                         (clock pci_drp_clk rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  static         <hidden>
                         net (fo=8, routed)           0.085     0.085    static         <hidden>
    BUFG_GT_X1Y192       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         <hidden>
    X4Y4 (CLOCK_ROOT)    net (fo=2510, routed)        3.505     3.720    static         <hidden>
    SLICE_X158Y518       FDCE                                         r  static         <hidden>
                         clock pessimism             -0.001     3.719                     
    SLICE_X158Y518       FDCE (Remov_CFF2_SLICEM_C_CLR)
                                                     -0.032     3.687    static           <hidden>
  -------------------------------------------------------------------
                         required time                         -3.687                     
                         arrival time                           3.843                     
  -------------------------------------------------------------------
                         slack                                  0.156                     





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  pci_drp_clk
  To Clock:  pci_drp_clk

Setup :            0  Failing Endpoints,  Worst Slack        5.701ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.107ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.701ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by pci_drp_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock pci_drp_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (pci_drp_clk rise@8.000ns - pci_drp_clk rise@0.000ns)
  Data Path Delay:        2.055ns  (logic 0.132ns (6.423%)  route 1.923ns (93.577%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.291ns = ( 11.291 - 8.000 ) 
    Source Clock Delay      (SCD):    3.655ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.440ns (routing 1.643ns, distribution 1.797ns)
  Clock Net Delay (Destination): 3.099ns (routing 1.481ns, distribution 1.618ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock pci_drp_clk rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  static         <hidden>
                         net (fo=8, routed)           0.085     0.085    static         <hidden>
    BUFG_GT_X1Y192       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         <hidden>
    X4Y4 (CLOCK_ROOT)    net (fo=2510, routed)        3.440     3.655    static         <hidden>
    SLICE_X155Y447       FDRE                                         r  static         <hidden>
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X155Y447       FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     3.734 r  static         <hidden>
                         net (fo=48, routed)          1.470     5.204    static         <hidden>
    SLICE_X156Y516       LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.053     5.257 f  static         <hidden>
                         net (fo=2, routed)           0.453     5.710    static         <hidden>
    SLICE_X156Y516       FDCE                                         f  static         <hidden>
  -------------------------------------------------------------------    ----------------------------------

                         (clock pci_drp_clk rise edge)
                                                      8.000     8.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     8.000 r  static         <hidden>
                         net (fo=8, routed)           0.078     8.078    static         <hidden>
    BUFG_GT_X1Y192       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     8.192 r  static         <hidden>
    X4Y4 (CLOCK_ROOT)    net (fo=2510, routed)        3.099    11.291    static         <hidden>
    SLICE_X156Y516       FDCE                                         r  static         <hidden>
                         clock pessimism              0.232    11.523                     
                         clock uncertainty           -0.046    11.477                     
    SLICE_X156Y516       FDCE (Recov_AFF_SLICEM_C_CLR)
                                                     -0.066    11.411    static           <hidden>
  -------------------------------------------------------------------
                         required time                         11.411                     
                         arrival time                          -5.710                     
  -------------------------------------------------------------------
                         slack                                  5.701                     





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 static_sh/hwicap_inst/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by pci_drp_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            static_sh/hwicap_inst/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
                            (removal check against rising-edge clock pci_drp_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (pci_drp_clk rise@0.000ns - pci_drp_clk rise@0.000ns)
  Data Path Delay:        0.140ns  (logic 0.040ns (28.571%)  route 0.100ns (71.429%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.320ns
    Source Clock Delay      (SCD):    2.059ns
    Clock Pessimism Removal (CPR):    0.208ns
  Clock Net Delay (Source):      1.934ns (routing 0.902ns, distribution 1.032ns)
  Clock Net Delay (Destination): 2.181ns (routing 1.016ns, distribution 1.165ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock pci_drp_clk rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  static         <hidden>
                         net (fo=8, routed)           0.052     0.052    static         <hidden>
    BUFG_GT_X1Y192       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  static         <hidden>
    X4Y4 (CLOCK_ROOT)    net (fo=2510, routed)        1.934     2.059    static         static_sh/hwicap_inst/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/icap_clk
    SLICE_X164Y490       FDPE                                         r  static         static_sh/hwicap_inst/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X164Y490       FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     2.099 f  static         static_sh/hwicap_inst/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=2, routed)           0.100     2.199    static         static_sh/hwicap_inst/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/grstd1.grst_full.grst_f.rst_d2_reg
    SLICE_X165Y490       FDPE                                         f  static         static_sh/hwicap_inst/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
  -------------------------------------------------------------------    ----------------------------------

                         (clock pci_drp_clk rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  static         <hidden>
                         net (fo=8, routed)           0.057     0.057    static         <hidden>
    BUFG_GT_X1Y192       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  static         <hidden>
    X4Y4 (CLOCK_ROOT)    net (fo=2510, routed)        2.181     2.320    static         static_sh/hwicap_inst/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/icap_clk
    SLICE_X165Y490       FDPE                                         r  static         static_sh/hwicap_inst/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism             -0.208     2.112                     
    SLICE_X165Y490       FDPE (Remov_EFF_SLICEM_C_PRE)
                                                     -0.020     2.092    static           static_sh/hwicap_inst/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         -2.092                     
                         arrival time                           2.199                     
  -------------------------------------------------------------------
                         slack                                  0.107                     





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  refclk_100
  To Clock:  refclk_100

Setup :            0  Failing Endpoints,  Worst Slack        7.262ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.096ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.262ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by refclk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock refclk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (refclk_100 rise@10.000ns - refclk_100 rise@0.000ns)
  Data Path Delay:        2.556ns  (logic 0.079ns (3.091%)  route 2.477ns (96.909%))
  Logic Levels:           0  
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.639ns = ( 11.639 - 10.000 ) 
    Source Clock Delay      (SCD):    2.116ns
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.461ns (routing 0.352ns, distribution 1.109ns)
  Clock Net Delay (Destination): 1.283ns (routing 0.312ns, distribution 0.971ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock refclk_100 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_COMMON_X1Y6                                 0.000     0.000 r  static         <hidden>
                         net (fo=0)                   0.000     0.000    static         <hidden>
    GTYE4_COMMON_X1Y6    IBUFDS_GTE4 (Prop_IBUFDS0_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.439     0.439 r  static         <hidden>
                         net (fo=2, routed)           0.086     0.525    static         <hidden>
    BUFG_GT_X1Y145       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.655 r  static         <hidden>
    X5Y6 (CLOCK_ROOT)    net (fo=6939, routed)        1.461     2.116    static         <hidden>
    SLICE_X157Y516       FDPE                                         r  static         <hidden>
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X157Y516       FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.195 f  static         <hidden>
                         net (fo=71, routed)          2.477     4.672    static         <hidden>
    SLICE_X160Y502       FDCE                                         f  static         <hidden>
  -------------------------------------------------------------------    ----------------------------------

                         (clock refclk_100 rise edge)
                                                     10.000    10.000 r                 
    GTYE4_COMMON_X1Y6                                 0.000    10.000 r  static         <hidden>
                         net (fo=0)                   0.000    10.000    static         <hidden>
    GTYE4_COMMON_X1Y6    IBUFDS_GTE4 (Prop_IBUFDS0_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.164    10.164 r  static         <hidden>
                         net (fo=2, routed)           0.078    10.242    static         <hidden>
    BUFG_GT_X1Y145       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114    10.356 r  static         <hidden>
    X5Y6 (CLOCK_ROOT)    net (fo=6939, routed)        1.283    11.639    static         <hidden>
    SLICE_X160Y502       FDCE                                         r  static         <hidden>
                         clock pessimism              0.396    12.035                     
                         clock uncertainty           -0.035    12.000                     
    SLICE_X160Y502       FDCE (Recov_HFF_SLICEL_C_CLR)
                                                     -0.066    11.934    static           <hidden>
  -------------------------------------------------------------------
                         required time                         11.934                     
                         arrival time                          -4.672                     
  -------------------------------------------------------------------
                         slack                                  7.262                     





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by refclk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock refclk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (refclk_100 rise@0.000ns - refclk_100 rise@0.000ns)
  Data Path Delay:        0.134ns  (logic 0.039ns (29.104%)  route 0.095ns (70.896%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.397ns
    Source Clock Delay      (SCD):    1.090ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Net Delay (Source):      0.815ns (routing 0.200ns, distribution 0.615ns)
  Clock Net Delay (Destination): 0.940ns (routing 0.228ns, distribution 0.712ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock refclk_100 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_COMMON_X1Y6                                 0.000     0.000 r  static         <hidden>
                         net (fo=0)                   0.000     0.000    static         <hidden>
    GTYE4_COMMON_X1Y6    IBUFDS_GTE4 (Prop_IBUFDS0_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.149     0.149 r  static         <hidden>
                         net (fo=2, routed)           0.053     0.202    static         <hidden>
    BUFG_GT_X1Y145       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.275 r  static         <hidden>
    X5Y6 (CLOCK_ROOT)    net (fo=6939, routed)        0.815     1.090    static         <hidden>
    SLICE_X160Y511       FDPE                                         r  static         <hidden>
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X160Y511       FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.129 f  static         <hidden>
                         net (fo=71, routed)          0.095     1.224    static         <hidden>
    SLICE_X164Y511       FDCE                                         f  static         <hidden>
  -------------------------------------------------------------------    ----------------------------------

                         (clock refclk_100 rise edge)
                                                      0.000     0.000 r                 
    GTYE4_COMMON_X1Y6                                 0.000     0.000 r  static         <hidden>
                         net (fo=0)                   0.000     0.000    static         <hidden>
    GTYE4_COMMON_X1Y6    IBUFDS_GTE4 (Prop_IBUFDS0_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.317     0.317 r  static         <hidden>
                         net (fo=2, routed)           0.058     0.375    static         <hidden>
    BUFG_GT_X1Y145       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.457 r  static         <hidden>
    X5Y6 (CLOCK_ROOT)    net (fo=6939, routed)        0.940     1.397    static         <hidden>
    SLICE_X164Y511       FDCE                                         r  static         <hidden>
                         clock pessimism             -0.249     1.149                     
    SLICE_X164Y511       FDCE (Remov_EFF_SLICEL_C_CLR)
                                                     -0.020     1.129    static           <hidden>
  -------------------------------------------------------------------
                         required time                         -1.129                     
                         arrival time                           1.224                     
  -------------------------------------------------------------------
                         slack                                  0.096                     





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O
  To Clock:  static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O

Setup :            0  Failing Endpoints,  Worst Slack        7.397ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.148ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.397ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O rise@8.000ns - static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.079ns (17.174%)  route 0.381ns (82.826%))
  Logic Levels:           0  
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.479ns = ( 8.479 - 8.000 ) 
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.050ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.559ns (routing 0.002ns, distribution 0.557ns)
  Clock Net Delay (Destination): 0.479ns (routing 0.001ns, distribution 0.478ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r                 
    BUFG_GT_X1Y126       BUFG_GT                      0.000     0.000 r  static         <hidden>
    X5Y5 (CLOCK_ROOT)    net (fo=31, routed)          0.559     0.559    static         <hidden>
    SLICE_X167Y316       FDPE                                         r  static         <hidden>
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X167Y316       FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     0.638 f  static         <hidden>
                         net (fo=18, routed)          0.381     1.019    static         <hidden>
    SLICE_X166Y314       FDCE                                         f  static         <hidden>
  -------------------------------------------------------------------    ----------------------------------

                         (clock static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      8.000     8.000 r                 
    BUFG_GT_X1Y126       BUFG_GT                      0.000     8.000 r  static         <hidden>
    X5Y5 (CLOCK_ROOT)    net (fo=31, routed)          0.479     8.479    static         <hidden>
    SLICE_X166Y314       FDCE                                         r  static         <hidden>
                         clock pessimism              0.050     8.529                     
                         clock uncertainty           -0.046     8.482                     
    SLICE_X166Y314       FDCE (Recov_CFF_SLICEM_C_CLR)
                                                     -0.066     8.416    static           <hidden>
  -------------------------------------------------------------------
                         required time                          8.416                     
                         arrival time                          -1.019                     
  -------------------------------------------------------------------
                         slack                                  7.397                     





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O rise@0.000ns - static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.144ns  (logic 0.039ns (27.083%)  route 0.105ns (72.917%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.360ns
    Source Clock Delay      (SCD):    0.315ns
    Clock Pessimism Removal (CPR):    0.029ns
  Clock Net Delay (Source):      0.315ns (routing 0.001ns, distribution 0.314ns)
  Clock Net Delay (Destination): 0.360ns (routing 0.001ns, distribution 0.359ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r                 
    BUFG_GT_X1Y126       BUFG_GT                      0.000     0.000 r  static         <hidden>
    X5Y5 (CLOCK_ROOT)    net (fo=31, routed)          0.315     0.315    static         <hidden>
    SLICE_X167Y316       FDPE                                         r  static         <hidden>
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X167Y316       FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     0.354 f  static         <hidden>
                         net (fo=18, routed)          0.105     0.459    static         <hidden>
    SLICE_X166Y315       FDCE                                         f  static         <hidden>
  -------------------------------------------------------------------    ----------------------------------

                         (clock static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r                 
    BUFG_GT_X1Y126       BUFG_GT                      0.000     0.000 r  static         <hidden>
    X5Y5 (CLOCK_ROOT)    net (fo=31, routed)          0.360     0.360    static         <hidden>
    SLICE_X166Y315       FDCE                                         r  static         <hidden>
                         clock pessimism             -0.029     0.331                     
    SLICE_X166Y315       FDCE (Remov_AFF_SLICEM_C_CLR)
                                                     -0.020     0.311    static           <hidden>
  -------------------------------------------------------------------
                         required time                         -0.311                     
                         arrival time                           0.459                     
  -------------------------------------------------------------------
                         slack                                  0.148                     





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[10].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O
  To Clock:  static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[10].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O

Setup :            0  Failing Endpoints,  Worst Slack        7.318ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.148ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.318ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[10].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[10].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[10].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O rise@8.000ns - static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[10].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.471ns  (logic 0.076ns (16.136%)  route 0.395ns (83.864%))
  Logic Levels:           0  
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.202ns = ( 9.202 - 8.000 ) 
    Source Clock Delay      (SCD):    1.396ns
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.396ns (routing 0.565ns, distribution 0.831ns)
  Clock Net Delay (Destination): 1.202ns (routing 0.505ns, distribution 0.697ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[10].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r                 
    BUFG_GT_X1Y170       BUFG_GT                      0.000     0.000 r  static         <hidden>
    X5Y8 (CLOCK_ROOT)    net (fo=31, routed)          1.396     1.396    static         <hidden>
    SLICE_X153Y525       FDPE                                         r  static         <hidden>
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X153Y525       FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     1.472 f  static         <hidden>
                         net (fo=18, routed)          0.395     1.867    static         <hidden>
    SLICE_X151Y531       FDCE                                         f  static         <hidden>
  -------------------------------------------------------------------    ----------------------------------

                         (clock static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[10].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      8.000     8.000 r                 
    BUFG_GT_X1Y170       BUFG_GT                      0.000     8.000 r  static         <hidden>
    X5Y8 (CLOCK_ROOT)    net (fo=31, routed)          1.202     9.202    static         <hidden>
    SLICE_X151Y531       FDCE                                         r  static         <hidden>
                         clock pessimism              0.095     9.297                     
                         clock uncertainty           -0.046     9.251                     
    SLICE_X151Y531       FDCE (Recov_AFF_SLICEL_C_CLR)
                                                     -0.066     9.185    static           <hidden>
  -------------------------------------------------------------------
                         required time                          9.185                     
                         arrival time                          -1.867                     
  -------------------------------------------------------------------
                         slack                                  7.318                     





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[10].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[10].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[10].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O rise@0.000ns - static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[10].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.172ns  (logic 0.038ns (22.093%)  route 0.134ns (77.907%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.886ns
    Source Clock Delay      (SCD):    0.776ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Net Delay (Source):      0.776ns (routing 0.316ns, distribution 0.460ns)
  Clock Net Delay (Destination): 0.886ns (routing 0.360ns, distribution 0.526ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[10].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r                 
    BUFG_GT_X1Y170       BUFG_GT                      0.000     0.000 r  static         <hidden>
    X5Y8 (CLOCK_ROOT)    net (fo=31, routed)          0.776     0.776    static         <hidden>
    SLICE_X153Y525       FDPE                                         r  static         <hidden>
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X153Y525       FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     0.814 f  static         <hidden>
                         net (fo=18, routed)          0.134     0.948    static         <hidden>
    SLICE_X151Y529       FDCE                                         f  static         <hidden>
  -------------------------------------------------------------------    ----------------------------------

                         (clock static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[10].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r                 
    BUFG_GT_X1Y170       BUFG_GT                      0.000     0.000 r  static         <hidden>
    X5Y8 (CLOCK_ROOT)    net (fo=31, routed)          0.886     0.886    static         <hidden>
    SLICE_X151Y529       FDCE                                         r  static         <hidden>
                         clock pessimism             -0.066     0.820                     
    SLICE_X151Y529       FDCE (Remov_EFF_SLICEL_C_CLR)
                                                     -0.020     0.800    static           <hidden>
  -------------------------------------------------------------------
                         required time                         -0.800                     
                         arrival time                           0.948                     
  -------------------------------------------------------------------
                         slack                                  0.148                     





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[11].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O
  To Clock:  static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[11].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O

Setup :            0  Failing Endpoints,  Worst Slack        7.420ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.166ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.420ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[11].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[11].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[11].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O rise@8.000ns - static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[11].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.077ns (17.824%)  route 0.355ns (82.176%))
  Logic Levels:           0  
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.197ns = ( 9.197 - 8.000 ) 
    Source Clock Delay      (SCD):    1.376ns
    Clock Pessimism Removal (CPR):    0.143ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.376ns (routing 0.545ns, distribution 0.831ns)
  Clock Net Delay (Destination): 1.197ns (routing 0.486ns, distribution 0.711ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[11].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r                 
    BUFG_GT_X1Y178       BUFG_GT                      0.000     0.000 r  static         <hidden>
    X5Y8 (CLOCK_ROOT)    net (fo=31, routed)          1.376     1.376    static         <hidden>
    SLICE_X156Y526       FDPE                                         r  static         <hidden>
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X156Y526       FDPE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     1.453 f  static         <hidden>
                         net (fo=18, routed)          0.355     1.808    static         <hidden>
    SLICE_X156Y528       FDCE                                         f  static         <hidden>
  -------------------------------------------------------------------    ----------------------------------

                         (clock static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[11].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      8.000     8.000 r                 
    BUFG_GT_X1Y178       BUFG_GT                      0.000     8.000 r  static         <hidden>
    X5Y8 (CLOCK_ROOT)    net (fo=31, routed)          1.197     9.197    static         <hidden>
    SLICE_X156Y528       FDCE                                         r  static         <hidden>
                         clock pessimism              0.143     9.340                     
                         clock uncertainty           -0.046     9.294                     
    SLICE_X156Y528       FDCE (Recov_CFF_SLICEM_C_CLR)
                                                     -0.066     9.228    static           <hidden>
  -------------------------------------------------------------------
                         required time                          9.228                     
                         arrival time                          -1.808                     
  -------------------------------------------------------------------
                         slack                                  7.420                     





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[11].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[11].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[11].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O rise@0.000ns - static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[11].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.165ns  (logic 0.038ns (23.030%)  route 0.127ns (76.970%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.880ns
    Source Clock Delay      (SCD):    0.767ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Net Delay (Source):      0.767ns (routing 0.306ns, distribution 0.461ns)
  Clock Net Delay (Destination): 0.880ns (routing 0.348ns, distribution 0.532ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[11].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r                 
    BUFG_GT_X1Y178       BUFG_GT                      0.000     0.000 r  static         <hidden>
    X5Y8 (CLOCK_ROOT)    net (fo=31, routed)          0.767     0.767    static         <hidden>
    SLICE_X156Y526       FDPE                                         r  static         <hidden>
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X156Y526       FDPE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     0.805 f  static         <hidden>
                         net (fo=18, routed)          0.127     0.932    static         <hidden>
    SLICE_X156Y527       FDCE                                         f  static         <hidden>
  -------------------------------------------------------------------    ----------------------------------

                         (clock static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[11].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r                 
    BUFG_GT_X1Y178       BUFG_GT                      0.000     0.000 r  static         <hidden>
    X5Y8 (CLOCK_ROOT)    net (fo=31, routed)          0.880     0.880    static         <hidden>
    SLICE_X156Y527       FDCE                                         r  static         <hidden>
                         clock pessimism             -0.094     0.786                     
    SLICE_X156Y527       FDCE (Remov_AFF_SLICEM_C_CLR)
                                                     -0.020     0.766    static           <hidden>
  -------------------------------------------------------------------
                         required time                         -0.766                     
                         arrival time                           0.932                     
  -------------------------------------------------------------------
                         slack                                  0.166                     





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[12].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O
  To Clock:  static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[12].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O

Setup :            0  Failing Endpoints,  Worst Slack        7.132ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.208ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.132ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[12].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[12].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[12].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O rise@8.000ns - static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[12].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.683ns  (logic 0.079ns (11.567%)  route 0.604ns (88.433%))
  Logic Levels:           0  
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 8.483 - 8.000 ) 
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.005ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.561ns (routing 0.002ns, distribution 0.559ns)
  Clock Net Delay (Destination): 0.483ns (routing 0.001ns, distribution 0.482ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[12].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r                 
    BUFG_GT_X1Y201       BUFG_GT                      0.000     0.000 r  static         <hidden>
    X5Y8 (CLOCK_ROOT)    net (fo=31, routed)          0.561     0.561    static         <hidden>
    SLICE_X160Y531       FDPE                                         r  static         <hidden>
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X160Y531       FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     0.640 f  static         <hidden>
                         net (fo=18, routed)          0.604     1.244    static         <hidden>
    SLICE_X161Y525       FDCE                                         f  static         <hidden>
  -------------------------------------------------------------------    ----------------------------------

                         (clock static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[12].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      8.000     8.000 r                 
    BUFG_GT_X1Y201       BUFG_GT                      0.000     8.000 r  static         <hidden>
    X5Y8 (CLOCK_ROOT)    net (fo=31, routed)          0.483     8.483    static         <hidden>
    SLICE_X161Y525       FDCE                                         r  static         <hidden>
                         clock pessimism              0.005     8.488                     
                         clock uncertainty           -0.046     8.442                     
    SLICE_X161Y525       FDCE (Recov_AFF_SLICEM_C_CLR)
                                                     -0.066     8.376    static           <hidden>
  -------------------------------------------------------------------
                         required time                          8.376                     
                         arrival time                          -1.244                     
  -------------------------------------------------------------------
                         slack                                  7.132                     





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[12].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[12].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[12].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O rise@0.000ns - static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[12].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.235ns  (logic 0.039ns (16.596%)  route 0.196ns (83.404%))
  Logic Levels:           0  
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.368ns
    Source Clock Delay      (SCD):    0.318ns
    Clock Pessimism Removal (CPR):    0.003ns
  Clock Net Delay (Source):      0.318ns (routing 0.001ns, distribution 0.317ns)
  Clock Net Delay (Destination): 0.368ns (routing 0.001ns, distribution 0.367ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[12].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r                 
    BUFG_GT_X1Y201       BUFG_GT                      0.000     0.000 r  static         <hidden>
    X5Y8 (CLOCK_ROOT)    net (fo=31, routed)          0.318     0.318    static         <hidden>
    SLICE_X160Y531       FDPE                                         r  static         <hidden>
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X160Y531       FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     0.357 f  static         <hidden>
                         net (fo=18, routed)          0.196     0.553    static         <hidden>
    SLICE_X161Y523       FDCE                                         f  static         <hidden>
  -------------------------------------------------------------------    ----------------------------------

                         (clock static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[12].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r                 
    BUFG_GT_X1Y201       BUFG_GT                      0.000     0.000 r  static         <hidden>
    X5Y8 (CLOCK_ROOT)    net (fo=31, routed)          0.368     0.368    static         <hidden>
    SLICE_X161Y523       FDCE                                         r  static         <hidden>
                         clock pessimism             -0.003     0.365                     
    SLICE_X161Y523       FDCE (Remov_AFF_SLICEM_C_CLR)
                                                     -0.020     0.345    static           <hidden>
  -------------------------------------------------------------------
                         required time                         -0.345                     
                         arrival time                           0.553                     
  -------------------------------------------------------------------
                         slack                                  0.208                     





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[13].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O
  To Clock:  static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[13].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O

Setup :            0  Failing Endpoints,  Worst Slack        7.131ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.269ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.131ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[13].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[13].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[13].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O rise@8.000ns - static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[13].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.651ns  (logic 0.076ns (11.674%)  route 0.575ns (88.326%))
  Logic Levels:           0  
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.500ns = ( 8.500 - 8.000 ) 
    Source Clock Delay      (SCD):    0.612ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.612ns (routing 0.002ns, distribution 0.610ns)
  Clock Net Delay (Destination): 0.500ns (routing 0.001ns, distribution 0.499ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[13].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r                 
    BUFG_GT_X1Y197       BUFG_GT                      0.000     0.000 r  static         <hidden>
    X5Y8 (CLOCK_ROOT)    net (fo=31, routed)          0.612     0.612    static         <hidden>
    SLICE_X156Y530       FDPE                                         r  static         <hidden>
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X156Y530       FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     0.688 f  static         <hidden>
                         net (fo=18, routed)          0.575     1.263    static         <hidden>
    SLICE_X157Y529       FDCE                                         f  static         <hidden>
  -------------------------------------------------------------------    ----------------------------------

                         (clock static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[13].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      8.000     8.000 r                 
    BUFG_GT_X1Y197       BUFG_GT                      0.000     8.000 r  static         <hidden>
    X5Y8 (CLOCK_ROOT)    net (fo=31, routed)          0.500     8.500    static         <hidden>
    SLICE_X157Y529       FDCE                                         r  static         <hidden>
                         clock pessimism              0.007     8.507                     
                         clock uncertainty           -0.046     8.460                     
    SLICE_X157Y529       FDCE (Recov_AFF_SLICEL_C_CLR)
                                                     -0.066     8.394    static           <hidden>
  -------------------------------------------------------------------
                         required time                          8.394                     
                         arrival time                          -1.263                     
  -------------------------------------------------------------------
                         slack                                  7.131                     





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[13].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[13].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[13].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O rise@0.000ns - static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[13].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.038ns (13.523%)  route 0.243ns (86.477%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.380ns
    Source Clock Delay      (SCD):    0.344ns
    Clock Pessimism Removal (CPR):    0.004ns
  Clock Net Delay (Source):      0.344ns (routing 0.001ns, distribution 0.343ns)
  Clock Net Delay (Destination): 0.380ns (routing 0.001ns, distribution 0.379ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[13].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r                 
    BUFG_GT_X1Y197       BUFG_GT                      0.000     0.000 r  static         <hidden>
    X5Y8 (CLOCK_ROOT)    net (fo=31, routed)          0.344     0.344    static         <hidden>
    SLICE_X156Y530       FDPE                                         r  static         <hidden>
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X156Y530       FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     0.382 f  static         <hidden>
                         net (fo=18, routed)          0.243     0.625    static         <hidden>
    SLICE_X157Y530       FDCE                                         f  static         <hidden>
  -------------------------------------------------------------------    ----------------------------------

                         (clock static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[13].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r                 
    BUFG_GT_X1Y197       BUFG_GT                      0.000     0.000 r  static         <hidden>
    X5Y8 (CLOCK_ROOT)    net (fo=31, routed)          0.380     0.380    static         <hidden>
    SLICE_X157Y530       FDCE                                         r  static         <hidden>
                         clock pessimism             -0.004     0.376                     
    SLICE_X157Y530       FDCE (Remov_EFF_SLICEL_C_CLR)
                                                     -0.020     0.356    static           <hidden>
  -------------------------------------------------------------------
                         required time                         -0.356                     
                         arrival time                           0.625                     
  -------------------------------------------------------------------
                         slack                                  0.269                     





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[14].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O
  To Clock:  static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[14].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O

Setup :            0  Failing Endpoints,  Worst Slack        7.429ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.161ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.429ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[14].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[14].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[14].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O rise@8.000ns - static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[14].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.079ns (17.833%)  route 0.364ns (82.167%))
  Logic Levels:           0  
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.553ns = ( 8.553 - 8.000 ) 
    Source Clock Delay      (SCD):    0.620ns
    Clock Pessimism Removal (CPR):    0.052ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.620ns (routing 0.002ns, distribution 0.618ns)
  Clock Net Delay (Destination): 0.553ns (routing 0.001ns, distribution 0.552ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[14].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r                 
    BUFG_GT_X1Y199       BUFG_GT                      0.000     0.000 r  static         <hidden>
    X5Y8 (CLOCK_ROOT)    net (fo=31, routed)          0.620     0.620    static         <hidden>
    SLICE_X151Y538       FDPE                                         r  static         <hidden>
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X151Y538       FDPE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     0.699 f  static         <hidden>
                         net (fo=18, routed)          0.364     1.063    static         <hidden>
    SLICE_X150Y534       FDCE                                         f  static         <hidden>
  -------------------------------------------------------------------    ----------------------------------

                         (clock static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[14].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      8.000     8.000 r                 
    BUFG_GT_X1Y199       BUFG_GT                      0.000     8.000 r  static         <hidden>
    X5Y8 (CLOCK_ROOT)    net (fo=31, routed)          0.553     8.553    static         <hidden>
    SLICE_X150Y534       FDCE                                         r  static         <hidden>
                         clock pessimism              0.052     8.605                     
                         clock uncertainty           -0.046     8.558                     
    SLICE_X150Y534       FDCE (Recov_AFF_SLICEM_C_CLR)
                                                     -0.066     8.492    static           <hidden>
  -------------------------------------------------------------------
                         required time                          8.492                     
                         arrival time                          -1.063                     
  -------------------------------------------------------------------
                         slack                                  7.429                     





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[14].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[14].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[14].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O rise@0.000ns - static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[14].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.166ns  (logic 0.039ns (23.494%)  route 0.127ns (76.506%))
  Logic Levels:           0  
  Clock Path Skew:        0.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.406ns
    Source Clock Delay      (SCD):    0.349ns
    Clock Pessimism Removal (CPR):    0.032ns
  Clock Net Delay (Source):      0.349ns (routing 0.001ns, distribution 0.348ns)
  Clock Net Delay (Destination): 0.406ns (routing 0.001ns, distribution 0.405ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[14].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r                 
    BUFG_GT_X1Y199       BUFG_GT                      0.000     0.000 r  static         <hidden>
    X5Y8 (CLOCK_ROOT)    net (fo=31, routed)          0.349     0.349    static         <hidden>
    SLICE_X151Y538       FDPE                                         r  static         <hidden>
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X151Y538       FDPE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     0.388 f  static         <hidden>
                         net (fo=18, routed)          0.127     0.515    static         <hidden>
    SLICE_X150Y536       FDCE                                         f  static         <hidden>
  -------------------------------------------------------------------    ----------------------------------

                         (clock static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[14].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r                 
    BUFG_GT_X1Y199       BUFG_GT                      0.000     0.000 r  static         <hidden>
    X5Y8 (CLOCK_ROOT)    net (fo=31, routed)          0.406     0.406    static         <hidden>
    SLICE_X150Y536       FDCE                                         r  static         <hidden>
                         clock pessimism             -0.032     0.374                     
    SLICE_X150Y536       FDCE (Remov_AFF_SLICEM_C_CLR)
                                                     -0.020     0.354    static           <hidden>
  -------------------------------------------------------------------
                         required time                         -0.354                     
                         arrival time                           0.515                     
  -------------------------------------------------------------------
                         slack                                  0.161                     





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[15].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O
  To Clock:  static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[15].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O

Setup :            0  Failing Endpoints,  Worst Slack        7.051ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.298ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.051ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[15].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[15].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[15].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O rise@8.000ns - static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[15].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.720ns  (logic 0.076ns (10.556%)  route 0.644ns (89.444%))
  Logic Levels:           0  
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.508ns = ( 8.508 - 8.000 ) 
    Source Clock Delay      (SCD):    0.626ns
    Clock Pessimism Removal (CPR):    0.001ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.626ns (routing 0.002ns, distribution 0.624ns)
  Clock Net Delay (Destination): 0.508ns (routing 0.001ns, distribution 0.507ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[15].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r                 
    BUFG_GT_X1Y208       BUFG_GT                      0.000     0.000 r  static         <hidden>
    X5Y8 (CLOCK_ROOT)    net (fo=31, routed)          0.626     0.626    static         <hidden>
    SLICE_X156Y533       FDPE                                         r  static         <hidden>
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X156Y533       FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     0.702 f  static         <hidden>
                         net (fo=18, routed)          0.644     1.346    static         <hidden>
    SLICE_X158Y536       FDCE                                         f  static         <hidden>
  -------------------------------------------------------------------    ----------------------------------

                         (clock static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[15].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      8.000     8.000 r                 
    BUFG_GT_X1Y208       BUFG_GT                      0.000     8.000 r  static         <hidden>
    X5Y8 (CLOCK_ROOT)    net (fo=31, routed)          0.508     8.508    static         <hidden>
    SLICE_X158Y536       FDCE                                         r  static         <hidden>
                         clock pessimism              0.001     8.509                     
                         clock uncertainty           -0.046     8.463                     
    SLICE_X158Y536       FDCE (Recov_CFF_SLICEM_C_CLR)
                                                     -0.066     8.397    static           <hidden>
  -------------------------------------------------------------------
                         required time                          8.397                     
                         arrival time                          -1.346                     
  -------------------------------------------------------------------
                         slack                                  7.051                     





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[15].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[15].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[15].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O rise@0.000ns - static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[15].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.038ns (12.258%)  route 0.272ns (87.742%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.383ns
    Source Clock Delay      (SCD):    0.349ns
    Clock Pessimism Removal (CPR):    0.002ns
  Clock Net Delay (Source):      0.349ns (routing 0.001ns, distribution 0.348ns)
  Clock Net Delay (Destination): 0.383ns (routing 0.001ns, distribution 0.382ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[15].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r                 
    BUFG_GT_X1Y208       BUFG_GT                      0.000     0.000 r  static         <hidden>
    X5Y8 (CLOCK_ROOT)    net (fo=31, routed)          0.349     0.349    static         <hidden>
    SLICE_X156Y533       FDPE                                         r  static         <hidden>
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X156Y533       FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     0.387 f  static         <hidden>
                         net (fo=18, routed)          0.272     0.659    static         <hidden>
    SLICE_X158Y535       FDCE                                         f  static         <hidden>
  -------------------------------------------------------------------    ----------------------------------

                         (clock static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[15].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r                 
    BUFG_GT_X1Y208       BUFG_GT                      0.000     0.000 r  static         <hidden>
    X5Y8 (CLOCK_ROOT)    net (fo=31, routed)          0.383     0.383    static         <hidden>
    SLICE_X158Y535       FDCE                                         r  static         <hidden>
                         clock pessimism             -0.002     0.381                     
    SLICE_X158Y535       FDCE (Remov_AFF_SLICEM_C_CLR)
                                                     -0.020     0.361    static           <hidden>
  -------------------------------------------------------------------
                         required time                         -0.361                     
                         arrival time                           0.659                     
  -------------------------------------------------------------------
                         slack                                  0.298                     





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O
  To Clock:  static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O

Setup :            0  Failing Endpoints,  Worst Slack        7.277ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.143ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.277ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O rise@8.000ns - static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.530ns  (logic 0.076ns (14.340%)  route 0.454ns (85.660%))
  Logic Levels:           0  
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.222ns = ( 9.222 - 8.000 ) 
    Source Clock Delay      (SCD):    1.397ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.397ns (routing 0.544ns, distribution 0.853ns)
  Clock Net Delay (Destination): 1.222ns (routing 0.485ns, distribution 0.737ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r                 
    BUFG_GT_X1Y131       BUFG_GT                      0.000     0.000 r  static         <hidden>
    X5Y6 (CLOCK_ROOT)    net (fo=31, routed)          1.397     1.397    static         <hidden>
    SLICE_X161Y382       FDPE                                         r  static         <hidden>
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X161Y382       FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     1.473 f  static         <hidden>
                         net (fo=18, routed)          0.454     1.927    static         <hidden>
    SLICE_X163Y380       FDCE                                         f  static         <hidden>
  -------------------------------------------------------------------    ----------------------------------

                         (clock static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      8.000     8.000 r                 
    BUFG_GT_X1Y131       BUFG_GT                      0.000     8.000 r  static         <hidden>
    X5Y6 (CLOCK_ROOT)    net (fo=31, routed)          1.222     9.222    static         <hidden>
    SLICE_X163Y380       FDCE                                         r  static         <hidden>
                         clock pessimism              0.094     9.316                     
                         clock uncertainty           -0.046     9.270                     
    SLICE_X163Y380       FDCE (Recov_AFF_SLICEM_C_CLR)
                                                     -0.066     9.204    static           <hidden>
  -------------------------------------------------------------------
                         required time                          9.204                     
                         arrival time                          -1.927                     
  -------------------------------------------------------------------
                         slack                                  7.277                     





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O rise@0.000ns - static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.170ns  (logic 0.038ns (22.353%)  route 0.132ns (77.647%))
  Logic Levels:           0  
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.891ns
    Source Clock Delay      (SCD):    0.778ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Net Delay (Source):      0.778ns (routing 0.305ns, distribution 0.473ns)
  Clock Net Delay (Destination): 0.891ns (routing 0.348ns, distribution 0.543ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r                 
    BUFG_GT_X1Y131       BUFG_GT                      0.000     0.000 r  static         <hidden>
    X5Y6 (CLOCK_ROOT)    net (fo=31, routed)          0.778     0.778    static         <hidden>
    SLICE_X161Y382       FDPE                                         r  static         <hidden>
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X161Y382       FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     0.816 f  static         <hidden>
                         net (fo=18, routed)          0.132     0.948    static         <hidden>
    SLICE_X163Y382       FDCE                                         f  static         <hidden>
  -------------------------------------------------------------------    ----------------------------------

                         (clock static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r                 
    BUFG_GT_X1Y131       BUFG_GT                      0.000     0.000 r  static         <hidden>
    X5Y6 (CLOCK_ROOT)    net (fo=31, routed)          0.891     0.891    static         <hidden>
    SLICE_X163Y382       FDCE                                         r  static         <hidden>
                         clock pessimism             -0.066     0.825                     
    SLICE_X163Y382       FDCE (Remov_AFF_SLICEM_C_CLR)
                                                     -0.020     0.805    static           <hidden>
  -------------------------------------------------------------------
                         required time                         -0.805                     
                         arrival time                           0.948                     
  -------------------------------------------------------------------
                         slack                                  0.143                     





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O
  To Clock:  static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O

Setup :            0  Failing Endpoints,  Worst Slack        7.182ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.164ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.182ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O rise@8.000ns - static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.613ns  (logic 0.076ns (12.398%)  route 0.537ns (87.602%))
  Logic Levels:           0  
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.205ns = ( 9.205 - 8.000 ) 
    Source Clock Delay      (SCD):    1.392ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.392ns (routing 0.546ns, distribution 0.846ns)
  Clock Net Delay (Destination): 1.205ns (routing 0.488ns, distribution 0.717ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r                 
    BUFG_GT_X1Y130       BUFG_GT                      0.000     0.000 r  static         <hidden>
    X5Y6 (CLOCK_ROOT)    net (fo=31, routed)          1.392     1.392    static         <hidden>
    SLICE_X165Y389       FDPE                                         r  static         <hidden>
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X165Y389       FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     1.468 f  static         <hidden>
                         net (fo=18, routed)          0.537     2.005    static         <hidden>
    SLICE_X163Y390       FDCE                                         f  static         <hidden>
  -------------------------------------------------------------------    ----------------------------------

                         (clock static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      8.000     8.000 r                 
    BUFG_GT_X1Y130       BUFG_GT                      0.000     8.000 r  static         <hidden>
    X5Y6 (CLOCK_ROOT)    net (fo=31, routed)          1.205     9.205    static         <hidden>
    SLICE_X163Y390       FDCE                                         r  static         <hidden>
                         clock pessimism              0.094     9.299                     
                         clock uncertainty           -0.046     9.253                     
    SLICE_X163Y390       FDCE (Recov_AFF_SLICEM_C_CLR)
                                                     -0.066     9.187    static           <hidden>
  -------------------------------------------------------------------
                         required time                          9.187                     
                         arrival time                          -2.005                     
  -------------------------------------------------------------------
                         slack                                  7.182                     





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O rise@0.000ns - static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.193ns  (logic 0.038ns (19.689%)  route 0.155ns (80.311%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.889ns
    Source Clock Delay      (SCD):    0.775ns
    Clock Pessimism Removal (CPR):    0.065ns
  Clock Net Delay (Source):      0.775ns (routing 0.306ns, distribution 0.469ns)
  Clock Net Delay (Destination): 0.889ns (routing 0.348ns, distribution 0.541ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r                 
    BUFG_GT_X1Y130       BUFG_GT                      0.000     0.000 r  static         <hidden>
    X5Y6 (CLOCK_ROOT)    net (fo=31, routed)          0.775     0.775    static         <hidden>
    SLICE_X165Y389       FDPE                                         r  static         <hidden>
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X165Y389       FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     0.813 f  static         <hidden>
                         net (fo=18, routed)          0.155     0.968    static         <hidden>
    SLICE_X163Y389       FDCE                                         f  static         <hidden>
  -------------------------------------------------------------------    ----------------------------------

                         (clock static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r                 
    BUFG_GT_X1Y130       BUFG_GT                      0.000     0.000 r  static         <hidden>
    X5Y6 (CLOCK_ROOT)    net (fo=31, routed)          0.889     0.889    static         <hidden>
    SLICE_X163Y389       FDCE                                         r  static         <hidden>
                         clock pessimism             -0.065     0.824                     
    SLICE_X163Y389       FDCE (Remov_CFF_SLICEM_C_CLR)
                                                     -0.020     0.804    static           <hidden>
  -------------------------------------------------------------------
                         required time                         -0.804                     
                         arrival time                           0.968                     
  -------------------------------------------------------------------
                         slack                                  0.164                     





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O
  To Clock:  static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O

Setup :            0  Failing Endpoints,  Worst Slack        7.332ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.146ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.332ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O rise@8.000ns - static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.469ns  (logic 0.076ns (16.205%)  route 0.393ns (83.795%))
  Logic Levels:           0  
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.212ns = ( 9.212 - 8.000 ) 
    Source Clock Delay      (SCD):    1.393ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.393ns (routing 0.546ns, distribution 0.847ns)
  Clock Net Delay (Destination): 1.212ns (routing 0.488ns, distribution 0.724ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r                 
    BUFG_GT_X1Y127       BUFG_GT                      0.000     0.000 r  static         <hidden>
    X5Y6 (CLOCK_ROOT)    net (fo=31, routed)          1.393     1.393    static         <hidden>
    SLICE_X166Y393       FDPE                                         r  static         <hidden>
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X166Y393       FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     1.469 f  static         <hidden>
                         net (fo=18, routed)          0.393     1.862    static         <hidden>
    SLICE_X164Y395       FDCE                                         f  static         <hidden>
  -------------------------------------------------------------------    ----------------------------------

                         (clock static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      8.000     8.000 r                 
    BUFG_GT_X1Y127       BUFG_GT                      0.000     8.000 r  static         <hidden>
    X5Y6 (CLOCK_ROOT)    net (fo=31, routed)          1.212     9.212    static         <hidden>
    SLICE_X164Y395       FDCE                                         r  static         <hidden>
                         clock pessimism              0.094     9.306                     
                         clock uncertainty           -0.046     9.260                     
    SLICE_X164Y395       FDCE (Recov_AFF_SLICEL_C_CLR)
                                                     -0.066     9.194    static           <hidden>
  -------------------------------------------------------------------
                         required time                          9.194                     
                         arrival time                          -1.862                     
  -------------------------------------------------------------------
                         slack                                  7.332                     





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O rise@0.000ns - static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.174ns  (logic 0.038ns (21.839%)  route 0.136ns (78.161%))
  Logic Levels:           0  
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.888ns
    Source Clock Delay      (SCD):    0.775ns
    Clock Pessimism Removal (CPR):    0.065ns
  Clock Net Delay (Source):      0.775ns (routing 0.306ns, distribution 0.469ns)
  Clock Net Delay (Destination): 0.888ns (routing 0.348ns, distribution 0.540ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r                 
    BUFG_GT_X1Y127       BUFG_GT                      0.000     0.000 r  static         <hidden>
    X5Y6 (CLOCK_ROOT)    net (fo=31, routed)          0.775     0.775    static         <hidden>
    SLICE_X166Y393       FDPE                                         r  static         <hidden>
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X166Y393       FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     0.813 f  static         <hidden>
                         net (fo=18, routed)          0.136     0.949    static         <hidden>
    SLICE_X164Y393       FDCE                                         f  static         <hidden>
  -------------------------------------------------------------------    ----------------------------------

                         (clock static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r                 
    BUFG_GT_X1Y127       BUFG_GT                      0.000     0.000 r  static         <hidden>
    X5Y6 (CLOCK_ROOT)    net (fo=31, routed)          0.888     0.888    static         <hidden>
    SLICE_X164Y393       FDCE                                         r  static         <hidden>
                         clock pessimism             -0.065     0.823                     
    SLICE_X164Y393       FDCE (Remov_EFF_SLICEL_C_CLR)
                                                     -0.020     0.803    static           <hidden>
  -------------------------------------------------------------------
                         required time                         -0.803                     
                         arrival time                           0.949                     
  -------------------------------------------------------------------
                         slack                                  0.146                     





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O
  To Clock:  static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O

Setup :            0  Failing Endpoints,  Worst Slack        7.289ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.189ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.289ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O rise@8.000ns - static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.519ns  (logic 0.076ns (14.644%)  route 0.443ns (85.356%))
  Logic Levels:           0  
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 8.483 - 8.000 ) 
    Source Clock Delay      (SCD):    0.570ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.570ns (routing 0.002ns, distribution 0.568ns)
  Clock Net Delay (Destination): 0.483ns (routing 0.001ns, distribution 0.482ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r                 
    BUFG_GT_X1Y150       BUFG_GT                      0.000     0.000 r  static         <hidden>
    X5Y6 (CLOCK_ROOT)    net (fo=31, routed)          0.570     0.570    static         <hidden>
    SLICE_X163Y411       FDPE                                         r  static         <hidden>
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X163Y411       FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     0.646 f  static         <hidden>
                         net (fo=18, routed)          0.443     1.089    static         <hidden>
    SLICE_X162Y416       FDCE                                         f  static         <hidden>
  -------------------------------------------------------------------    ----------------------------------

                         (clock static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      8.000     8.000 r                 
    BUFG_GT_X1Y150       BUFG_GT                      0.000     8.000 r  static         <hidden>
    X5Y6 (CLOCK_ROOT)    net (fo=31, routed)          0.483     8.483    static         <hidden>
    SLICE_X162Y416       FDCE                                         r  static         <hidden>
                         clock pessimism              0.007     8.490                     
                         clock uncertainty           -0.046     8.444                     
    SLICE_X162Y416       FDCE (Recov_CFF_SLICEL_C_CLR)
                                                     -0.066     8.378    static           <hidden>
  -------------------------------------------------------------------
                         required time                          8.378                     
                         arrival time                          -1.089                     
  -------------------------------------------------------------------
                         slack                                  7.289                     





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O rise@0.000ns - static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.214ns  (logic 0.038ns (17.757%)  route 0.176ns (82.243%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.367ns
    Source Clock Delay      (SCD):    0.319ns
    Clock Pessimism Removal (CPR):    0.003ns
  Clock Net Delay (Source):      0.319ns (routing 0.001ns, distribution 0.318ns)
  Clock Net Delay (Destination): 0.367ns (routing 0.001ns, distribution 0.366ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r                 
    BUFG_GT_X1Y150       BUFG_GT                      0.000     0.000 r  static         <hidden>
    X5Y6 (CLOCK_ROOT)    net (fo=31, routed)          0.319     0.319    static         <hidden>
    SLICE_X163Y411       FDPE                                         r  static         <hidden>
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X163Y411       FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     0.357 f  static         <hidden>
                         net (fo=18, routed)          0.176     0.533    static         <hidden>
    SLICE_X162Y415       FDCE                                         f  static         <hidden>
  -------------------------------------------------------------------    ----------------------------------

                         (clock static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r                 
    BUFG_GT_X1Y150       BUFG_GT                      0.000     0.000 r  static         <hidden>
    X5Y6 (CLOCK_ROOT)    net (fo=31, routed)          0.367     0.367    static         <hidden>
    SLICE_X162Y415       FDCE                                         r  static         <hidden>
                         clock pessimism             -0.003     0.364                     
    SLICE_X162Y415       FDCE (Remov_EFF_SLICEL_C_CLR)
                                                     -0.020     0.344    static           <hidden>
  -------------------------------------------------------------------
                         required time                         -0.344                     
                         arrival time                           0.533                     
  -------------------------------------------------------------------
                         slack                                  0.189                     





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O
  To Clock:  static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O

Setup :            0  Failing Endpoints,  Worst Slack        7.371ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.123ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.371ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O rise@8.000ns - static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.455ns  (logic 0.079ns (17.363%)  route 0.376ns (82.637%))
  Logic Levels:           0  
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.500ns = ( 8.500 - 8.000 ) 
    Source Clock Delay      (SCD):    0.569ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.569ns (routing 0.002ns, distribution 0.567ns)
  Clock Net Delay (Destination): 0.500ns (routing 0.001ns, distribution 0.499ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r                 
    BUFG_GT_X1Y146       BUFG_GT                      0.000     0.000 r  static         <hidden>
    X5Y6 (CLOCK_ROOT)    net (fo=31, routed)          0.569     0.569    static         <hidden>
    SLICE_X160Y417       FDPE                                         r  static         <hidden>
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X160Y417       FDPE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     0.648 f  static         <hidden>
                         net (fo=18, routed)          0.376     1.024    static         <hidden>
    SLICE_X157Y418       FDCE                                         f  static         <hidden>
  -------------------------------------------------------------------    ----------------------------------

                         (clock static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      8.000     8.000 r                 
    BUFG_GT_X1Y146       BUFG_GT                      0.000     8.000 r  static         <hidden>
    X5Y6 (CLOCK_ROOT)    net (fo=31, routed)          0.500     8.500    static         <hidden>
    SLICE_X157Y418       FDCE                                         r  static         <hidden>
                         clock pessimism              0.007     8.507                     
                         clock uncertainty           -0.046     8.461                     
    SLICE_X157Y418       FDCE (Recov_CFF_SLICEL_C_CLR)
                                                     -0.066     8.395    static           <hidden>
  -------------------------------------------------------------------
                         required time                          8.395                     
                         arrival time                          -1.024                     
  -------------------------------------------------------------------
                         slack                                  7.371                     





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O rise@0.000ns - static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.161ns  (logic 0.039ns (24.224%)  route 0.122ns (75.776%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.381ns
    Source Clock Delay      (SCD):    0.320ns
    Clock Pessimism Removal (CPR):    0.003ns
  Clock Net Delay (Source):      0.320ns (routing 0.001ns, distribution 0.319ns)
  Clock Net Delay (Destination): 0.381ns (routing 0.001ns, distribution 0.380ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r                 
    BUFG_GT_X1Y146       BUFG_GT                      0.000     0.000 r  static         <hidden>
    X5Y6 (CLOCK_ROOT)    net (fo=31, routed)          0.320     0.320    static         <hidden>
    SLICE_X160Y417       FDPE                                         r  static         <hidden>
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X160Y417       FDPE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     0.359 f  static         <hidden>
                         net (fo=18, routed)          0.122     0.481    static         <hidden>
    SLICE_X157Y417       FDCE                                         f  static         <hidden>
  -------------------------------------------------------------------    ----------------------------------

                         (clock static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r                 
    BUFG_GT_X1Y146       BUFG_GT                      0.000     0.000 r  static         <hidden>
    X5Y6 (CLOCK_ROOT)    net (fo=31, routed)          0.381     0.381    static         <hidden>
    SLICE_X157Y417       FDCE                                         r  static         <hidden>
                         clock pessimism             -0.003     0.378                     
    SLICE_X157Y417       FDCE (Remov_EFF_SLICEL_C_CLR)
                                                     -0.020     0.358    static           <hidden>
  -------------------------------------------------------------------
                         required time                         -0.358                     
                         arrival time                           0.481                     
  -------------------------------------------------------------------
                         slack                                  0.123                     





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O
  To Clock:  static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O

Setup :            0  Failing Endpoints,  Worst Slack        7.507ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.127ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.507ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O rise@8.000ns - static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.076ns (23.385%)  route 0.249ns (76.615%))
  Logic Levels:           0  
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.090ns = ( 9.090 - 8.000 ) 
    Source Clock Delay      (SCD):    1.270ns
    Clock Pessimism Removal (CPR):    0.124ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.270ns (routing 0.419ns, distribution 0.851ns)
  Clock Net Delay (Destination): 1.090ns (routing 0.379ns, distribution 0.711ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r                 
    BUFG_GT_X1Y162       BUFG_GT                      0.000     0.000 r  static         <hidden>
    X5Y7 (CLOCK_ROOT)    net (fo=31, routed)          1.270     1.270    static         <hidden>
    SLICE_X161Y434       FDPE                                         r  static         <hidden>
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X161Y434       FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     1.346 f  static         <hidden>
                         net (fo=18, routed)          0.249     1.595    static         <hidden>
    SLICE_X162Y435       FDCE                                         f  static         <hidden>
  -------------------------------------------------------------------    ----------------------------------

                         (clock static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      8.000     8.000 r                 
    BUFG_GT_X1Y162       BUFG_GT                      0.000     8.000 r  static         <hidden>
    X5Y7 (CLOCK_ROOT)    net (fo=31, routed)          1.090     9.090    static         <hidden>
    SLICE_X162Y435       FDCE                                         r  static         <hidden>
                         clock pessimism              0.124     9.214                     
                         clock uncertainty           -0.046     9.168                     
    SLICE_X162Y435       FDCE (Recov_CFF_SLICEL_C_CLR)
                                                     -0.066     9.102    static           <hidden>
  -------------------------------------------------------------------
                         required time                          9.102                     
                         arrival time                          -1.595                     
  -------------------------------------------------------------------
                         slack                                  7.507                     





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O rise@0.000ns - static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.119ns  (logic 0.038ns (31.933%)  route 0.081ns (68.067%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.795ns
    Source Clock Delay      (SCD):    0.698ns
    Clock Pessimism Removal (CPR):    0.085ns
  Clock Net Delay (Source):      0.698ns (routing 0.231ns, distribution 0.467ns)
  Clock Net Delay (Destination): 0.795ns (routing 0.259ns, distribution 0.536ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r                 
    BUFG_GT_X1Y162       BUFG_GT                      0.000     0.000 r  static         <hidden>
    X5Y7 (CLOCK_ROOT)    net (fo=31, routed)          0.698     0.698    static         <hidden>
    SLICE_X161Y434       FDPE                                         r  static         <hidden>
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X161Y434       FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     0.736 f  static         <hidden>
                         net (fo=18, routed)          0.081     0.817    static         <hidden>
    SLICE_X162Y434       FDCE                                         f  static         <hidden>
  -------------------------------------------------------------------    ----------------------------------

                         (clock static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r                 
    BUFG_GT_X1Y162       BUFG_GT                      0.000     0.000 r  static         <hidden>
    X5Y7 (CLOCK_ROOT)    net (fo=31, routed)          0.795     0.795    static         <hidden>
    SLICE_X162Y434       FDCE                                         r  static         <hidden>
                         clock pessimism             -0.085     0.710                     
    SLICE_X162Y434       FDCE (Remov_EFF_SLICEL_C_CLR)
                                                     -0.020     0.690    static           <hidden>
  -------------------------------------------------------------------
                         required time                         -0.690                     
                         arrival time                           0.817                     
  -------------------------------------------------------------------
                         slack                                  0.127                     





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O
  To Clock:  static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O

Setup :            0  Failing Endpoints,  Worst Slack        7.320ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.116ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.320ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O rise@8.000ns - static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.478ns  (logic 0.076ns (15.900%)  route 0.402ns (84.100%))
  Logic Levels:           0  
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.211ns = ( 9.211 - 8.000 ) 
    Source Clock Delay      (SCD):    1.395ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.395ns (routing 0.543ns, distribution 0.852ns)
  Clock Net Delay (Destination): 1.211ns (routing 0.485ns, distribution 0.726ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r                 
    BUFG_GT_X1Y153       BUFG_GT                      0.000     0.000 r  static         <hidden>
    X5Y7 (CLOCK_ROOT)    net (fo=31, routed)          1.395     1.395    static         <hidden>
    SLICE_X165Y445       FDPE                                         r  static         <hidden>
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X165Y445       FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     1.471 f  static         <hidden>
                         net (fo=18, routed)          0.402     1.873    static         <hidden>
    SLICE_X164Y446       FDCE                                         f  static         <hidden>
  -------------------------------------------------------------------    ----------------------------------

                         (clock static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      8.000     8.000 r                 
    BUFG_GT_X1Y153       BUFG_GT                      0.000     8.000 r  static         <hidden>
    X5Y7 (CLOCK_ROOT)    net (fo=31, routed)          1.211     9.211    static         <hidden>
    SLICE_X164Y446       FDCE                                         r  static         <hidden>
                         clock pessimism              0.094     9.305                     
                         clock uncertainty           -0.046     9.259                     
    SLICE_X164Y446       FDCE (Recov_CFF_SLICEL_C_CLR)
                                                     -0.066     9.193    static           <hidden>
  -------------------------------------------------------------------
                         required time                          9.193                     
                         arrival time                          -1.873                     
  -------------------------------------------------------------------
                         slack                                  7.320                     





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O rise@0.000ns - static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.144ns  (logic 0.038ns (26.389%)  route 0.106ns (73.611%))
  Logic Levels:           0  
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.890ns
    Source Clock Delay      (SCD):    0.778ns
    Clock Pessimism Removal (CPR):    0.064ns
  Clock Net Delay (Source):      0.778ns (routing 0.306ns, distribution 0.472ns)
  Clock Net Delay (Destination): 0.890ns (routing 0.347ns, distribution 0.543ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r                 
    BUFG_GT_X1Y153       BUFG_GT                      0.000     0.000 r  static         <hidden>
    X5Y7 (CLOCK_ROOT)    net (fo=31, routed)          0.778     0.778    static         <hidden>
    SLICE_X165Y445       FDPE                                         r  static         <hidden>
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X165Y445       FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     0.816 f  static         <hidden>
                         net (fo=18, routed)          0.106     0.922    static         <hidden>
    SLICE_X164Y445       FDCE                                         f  static         <hidden>
  -------------------------------------------------------------------    ----------------------------------

                         (clock static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r                 
    BUFG_GT_X1Y153       BUFG_GT                      0.000     0.000 r  static         <hidden>
    X5Y7 (CLOCK_ROOT)    net (fo=31, routed)          0.890     0.890    static         <hidden>
    SLICE_X164Y445       FDCE                                         r  static         <hidden>
                         clock pessimism             -0.064     0.826                     
    SLICE_X164Y445       FDCE (Remov_EFF_SLICEL_C_CLR)
                                                     -0.020     0.806    static           <hidden>
  -------------------------------------------------------------------
                         required time                         -0.806                     
                         arrival time                           0.922                     
  -------------------------------------------------------------------
                         slack                                  0.116                     





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[8].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O
  To Clock:  static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[8].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O

Setup :            0  Failing Endpoints,  Worst Slack        7.387ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.163ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.387ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[8].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[8].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[8].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O rise@8.000ns - static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[8].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.466ns  (logic 0.076ns (16.309%)  route 0.390ns (83.691%))
  Logic Levels:           0  
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.479ns = ( 8.479 - 8.000 ) 
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.048ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.561ns (routing 0.002ns, distribution 0.559ns)
  Clock Net Delay (Destination): 0.479ns (routing 0.001ns, distribution 0.478ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[8].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r                 
    BUFG_GT_X1Y175       BUFG_GT                      0.000     0.000 r  static         <hidden>
    X5Y7 (CLOCK_ROOT)    net (fo=31, routed)          0.561     0.561    static         <hidden>
    SLICE_X163Y470       FDPE                                         r  static         <hidden>
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X163Y470       FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     0.637 f  static         <hidden>
                         net (fo=18, routed)          0.390     1.027    static         <hidden>
    SLICE_X164Y467       FDCE                                         f  static         <hidden>
  -------------------------------------------------------------------    ----------------------------------

                         (clock static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[8].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      8.000     8.000 r                 
    BUFG_GT_X1Y175       BUFG_GT                      0.000     8.000 r  static         <hidden>
    X5Y7 (CLOCK_ROOT)    net (fo=31, routed)          0.479     8.479    static         <hidden>
    SLICE_X164Y467       FDCE                                         r  static         <hidden>
                         clock pessimism              0.048     8.527                     
                         clock uncertainty           -0.046     8.480                     
    SLICE_X164Y467       FDCE (Recov_AFF_SLICEL_C_CLR)
                                                     -0.066     8.414    static           <hidden>
  -------------------------------------------------------------------
                         required time                          8.414                     
                         arrival time                          -1.027                     
  -------------------------------------------------------------------
                         slack                                  7.387                     





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[8].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[8].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[8].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O rise@0.000ns - static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[8].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.038ns (24.516%)  route 0.117ns (75.484%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.357ns
    Source Clock Delay      (SCD):    0.316ns
    Clock Pessimism Removal (CPR):    0.029ns
  Clock Net Delay (Source):      0.316ns (routing 0.001ns, distribution 0.315ns)
  Clock Net Delay (Destination): 0.357ns (routing 0.001ns, distribution 0.356ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[8].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r                 
    BUFG_GT_X1Y175       BUFG_GT                      0.000     0.000 r  static         <hidden>
    X5Y7 (CLOCK_ROOT)    net (fo=31, routed)          0.316     0.316    static         <hidden>
    SLICE_X163Y470       FDPE                                         r  static         <hidden>
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X163Y470       FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     0.354 f  static         <hidden>
                         net (fo=18, routed)          0.117     0.471    static         <hidden>
    SLICE_X164Y469       FDCE                                         f  static         <hidden>
  -------------------------------------------------------------------    ----------------------------------

                         (clock static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[8].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r                 
    BUFG_GT_X1Y175       BUFG_GT                      0.000     0.000 r  static         <hidden>
    X5Y7 (CLOCK_ROOT)    net (fo=31, routed)          0.357     0.357    static         <hidden>
    SLICE_X164Y469       FDCE                                         r  static         <hidden>
                         clock pessimism             -0.029     0.328                     
    SLICE_X164Y469       FDCE (Remov_AFF_SLICEL_C_CLR)
                                                     -0.020     0.308    static           <hidden>
  -------------------------------------------------------------------
                         required time                         -0.308                     
                         arrival time                           0.471                     
  -------------------------------------------------------------------
                         slack                                  0.163                     





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[9].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O
  To Clock:  static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[9].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O

Setup :            0  Failing Endpoints,  Worst Slack        7.260ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.216ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.260ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[9].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[9].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[9].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O rise@8.000ns - static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[9].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.597ns  (logic 0.077ns (12.898%)  route 0.520ns (87.102%))
  Logic Levels:           0  
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.197ns = ( 9.197 - 8.000 ) 
    Source Clock Delay      (SCD):    1.370ns
    Clock Pessimism Removal (CPR):    0.143ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.370ns (routing 0.558ns, distribution 0.812ns)
  Clock Net Delay (Destination): 1.197ns (routing 0.498ns, distribution 0.699ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[9].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r                 
    BUFG_GT_X1Y174       BUFG_GT                      0.000     0.000 r  static         <hidden>
    X5Y8 (CLOCK_ROOT)    net (fo=31, routed)          1.370     1.370    static         <hidden>
    SLICE_X153Y526       FDPE                                         r  static         <hidden>
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X153Y526       FDPE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     1.447 f  static         <hidden>
                         net (fo=18, routed)          0.520     1.967    static         <hidden>
    SLICE_X154Y529       FDCE                                         f  static         <hidden>
  -------------------------------------------------------------------    ----------------------------------

                         (clock static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[9].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      8.000     8.000 r                 
    BUFG_GT_X1Y174       BUFG_GT                      0.000     8.000 r  static         <hidden>
    X5Y8 (CLOCK_ROOT)    net (fo=31, routed)          1.197     9.197    static         <hidden>
    SLICE_X154Y529       FDCE                                         r  static         <hidden>
                         clock pessimism              0.143     9.340                     
                         clock uncertainty           -0.046     9.293                     
    SLICE_X154Y529       FDCE (Recov_AFF_SLICEL_C_CLR)
                                                     -0.066     9.227    static           <hidden>
  -------------------------------------------------------------------
                         required time                          9.227                     
                         arrival time                          -1.967                     
  -------------------------------------------------------------------
                         slack                                  7.260                     





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[9].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[9].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[9].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O rise@0.000ns - static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[9].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.216ns  (logic 0.038ns (17.593%)  route 0.178ns (82.407%))
  Logic Levels:           0  
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.879ns
    Source Clock Delay      (SCD):    0.766ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Net Delay (Source):      0.766ns (routing 0.312ns, distribution 0.454ns)
  Clock Net Delay (Destination): 0.879ns (routing 0.355ns, distribution 0.524ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[9].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r                 
    BUFG_GT_X1Y174       BUFG_GT                      0.000     0.000 r  static         <hidden>
    X5Y8 (CLOCK_ROOT)    net (fo=31, routed)          0.766     0.766    static         <hidden>
    SLICE_X153Y526       FDPE                                         r  static         <hidden>
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X153Y526       FDPE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     0.804 f  static         <hidden>
                         net (fo=18, routed)          0.178     0.982    static         <hidden>
    SLICE_X154Y530       FDCE                                         f  static         <hidden>
  -------------------------------------------------------------------    ----------------------------------

                         (clock static_sh/pcie_inst/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[9].gtwizard_ultrascale_v1_6_6_gtye4_cpll_cal_inst/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r                 
    BUFG_GT_X1Y174       BUFG_GT                      0.000     0.000 r  static         <hidden>
    X5Y8 (CLOCK_ROOT)    net (fo=31, routed)          0.879     0.879    static         <hidden>
    SLICE_X154Y530       FDCE                                         r  static         <hidden>
                         clock pessimism             -0.093     0.786                     
    SLICE_X154Y530       FDCE (Remov_EFF_SLICEL_C_CLR)
                                                     -0.020     0.766    static           <hidden>
  -------------------------------------------------------------------
                         required time                         -0.766                     
                         arrival time                           0.982                     
  -------------------------------------------------------------------
                         slack                                  0.216                     





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  drck
  To Clock:  tck

Setup :            0  Failing Endpoints,  Worst Slack       24.822ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.767ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             24.822ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN.bscan_switch/portno_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by drck  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            WRAPPER_INST/CL/CL_ILA/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
                            (recovery check against rising-edge clock tck  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            32.000ns  (tck rise@32.000ns - drck rise@0.000ns)
  Data Path Delay:        8.252ns  (logic 0.327ns (3.963%)  route 7.925ns (96.037%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        1.938ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.907ns = ( 37.907 - 32.000 ) 
    Source Clock Delay      (SCD):    4.068ns
    Clock Pessimism Removal (CPR):    0.099ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Inter-SLR Compensation: 0.752ns  ((DCD - CCD) * PF)
    Destination Clock Delay (DCD):    5.907ns
    Common Clock Delay      (CCD):    0.896ns
    Prorating Factor         (PF):    0.150
  Clock Net Delay (Source):      2.651ns (routing 0.780ns, distribution 1.871ns)
  Clock Net Delay (Destination): 2.659ns (routing 0.441ns, distribution 2.218ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock drck rise edge)       0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  static         <hidden>
                         net (fo=8, routed)           0.085     0.085    static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         <hidden>
    X5Y6 (CLOCK_ROOT)    net (fo=149525, routed)      2.651     2.866    static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X142Y499       FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     2.945 r  static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg_replicated/Q
                         net (fo=532, routed)         1.123     4.068    static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X144Y419       FDRE                                         r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN.bscan_switch/portno_reg[5]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X144Y419       FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     4.147 f  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN.bscan_switch/portno_reg[5]/Q
                         net (fo=1, routed)           1.161     5.308    static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN.bscan_switch/portno[5]
    SLICE_X144Y419       LUT5 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.125     5.433 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN.bscan_switch/m_bscan_drck[1]_INST_0_i_1/O
                         net (fo=10, routed)          2.118     7.551    static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN.bscan_switch/m_bscan_drck[1]_INST_0_i_1_n_0
    SLICE_X143Y359       LUT5 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.123     7.674 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          4.646    12.320    boundary       WRAPPER_INST/CL/CL_ILA/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X96Y491        FDCE                                         f  reconfigurable WRAPPER_INST/CL/CL_ILA/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------

                         (clock tck rise edge)       32.000    32.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000    32.000 r  static         <hidden>
                         net (fo=8, routed)           0.078    32.078    static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114    32.192 r  static         <hidden>
                         net (fo=149525, routed)      2.508    34.700    static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLR Crossing[1->0]   
    SLICE_X112Y296       FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.061    34.761 r  static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.463    35.224    static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/tap_tck
    BUFGCE_X1Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    35.248 r  static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X4Y4 (CLOCK_ROOT)    net (fo=367, routed)         2.659    37.907    boundary       WRAPPER_INST/CL/CL_ILA/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/tck
    SLR Crossing[0->1]   
    SLICE_X96Y491        FDCE                                         r  reconfigurable WRAPPER_INST/CL/CL_ILA/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C
                         clock pessimism              0.099    38.006                     
                         inter-SLR compensation      -0.752    37.254                     
                         clock uncertainty           -0.046    37.208                     
    SLICE_X96Y491        FDCE (Recov_EFF_SLICEL_C_CLR)
                                                     -0.066    37.142    reconfigurable   WRAPPER_INST/CL/CL_ILA/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]
  -------------------------------------------------------------------
                         required time                         37.142                     
                         arrival time                         -12.320                     
  -------------------------------------------------------------------
                         slack                                 24.822                     





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.767ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by drck  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            WRAPPER_INST/CL/CL_ILA/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
                            (removal check against rising-edge clock tck  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (tck rise@0.000ns - drck rise@0.000ns)
  Data Path Delay:        5.189ns  (logic 0.122ns (2.351%)  route 5.067ns (97.649%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        3.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.700ns
    Source Clock Delay      (SCD):    3.283ns
    Clock Pessimism Removal (CPR):    0.099ns
  Inter-SLR Compensation: 1.136ns  ((SCD + DPD - CCD) * PF)
    Source Clock Delay      (SCD):    3.283ns
    Data Path Delay         (DPD):    5.189ns
    Common Clock Delay      (CCD):    0.896ns
    Prorating Factor         (PF):    0.150
  Clock Net Delay (Source):      2.361ns (routing 0.704ns, distribution 1.657ns)
  Clock Net Delay (Destination): 2.945ns (routing 0.481ns, distribution 2.464ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock drck rise edge)       0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  static         <hidden>
                         net (fo=8, routed)           0.078     0.078    static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.192 r  static         <hidden>
    X5Y6 (CLOCK_ROOT)    net (fo=149525, routed)      2.361     2.553    static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X142Y499       FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.058     2.611 r  static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg_replicated/Q
                         net (fo=532, routed)         0.672     3.283    static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X144Y419       FDRE                                         r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X144Y419       FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.057     3.340 f  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=12, routed)          2.001     5.341    static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X143Y359       LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.065     5.406 r  static         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          3.066     8.472    boundary       WRAPPER_INST/CL/CL_ILA/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X96Y490        FDCE                                         f  reconfigurable WRAPPER_INST/CL/CL_ILA/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------

                         (clock tck rise edge)        0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  static         <hidden>
                         net (fo=8, routed)           0.085     0.085    static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         <hidden>
                         net (fo=149525, routed)      2.795     3.010    static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLR Crossing[1->0]   
    SLICE_X112Y296       FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     3.091 r  static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.636     3.727    static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/tap_tck
    BUFGCE_X1Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.755 r  static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X4Y4 (CLOCK_ROOT)    net (fo=367, routed)         2.945     6.700    boundary       WRAPPER_INST/CL/CL_ILA/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/tck
    SLR Crossing[0->1]   
    SLICE_X96Y490        FDCE                                         r  reconfigurable WRAPPER_INST/CL/CL_ILA/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/C
                         clock pessimism             -0.099     6.601                     
                         inter-SLR compensation       1.136     7.737                     
    SLICE_X96Y490        FDCE (Remov_EFF_SLICEL_C_CLR)
                                                     -0.032     7.705    reconfigurable   WRAPPER_INST/CL/CL_ILA/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]
  -------------------------------------------------------------------
                         required time                         -7.705                     
                         arrival time                           8.472                     
  -------------------------------------------------------------------
                         slack                                  0.767                     





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  tck
  To Clock:  tck

Setup :            0  Failing Endpoints,  Worst Slack       30.994ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             30.994ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/CL_ILA/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by tck  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            WRAPPER_INST/CL/CL_ILA/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
                            (recovery check against rising-edge clock tck  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            32.000ns  (tck rise@32.000ns - tck rise@0.000ns)
  Data Path Delay:        0.782ns  (logic 0.079ns (10.102%)  route 0.703ns (89.898%))
  Logic Levels:           0  
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.983ns = ( 37.983 - 32.000 ) 
    Source Clock Delay      (SCD):    6.816ns
    Clock Pessimism Removal (CPR):    0.721ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.061ns (routing 0.481ns, distribution 2.580ns)
  Clock Net Delay (Destination): 2.735ns (routing 0.441ns, distribution 2.294ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock tck rise edge)        0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  static         <hidden>
                         net (fo=8, routed)           0.085     0.085    static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         <hidden>
                         net (fo=149525, routed)      2.795     3.010    static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLR Crossing[1->0]   
    SLICE_X112Y296       FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     3.091 r  static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.636     3.727    static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/tap_tck
    BUFGCE_X1Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.755 r  static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X4Y4 (CLOCK_ROOT)    net (fo=367, routed)         3.061     6.816    boundary       WRAPPER_INST/CL/CL_ILA/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLR Crossing[0->1]   
    SLICE_X82Y500        FDPE                                         r  reconfigurable WRAPPER_INST/CL/CL_ILA/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X82Y500        FDPE (Prop_FFF_SLICEL_C_Q)
                                                      0.079     6.895 f  reconfigurable WRAPPER_INST/CL/CL_ILA/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.703     7.598    reconfigurable WRAPPER_INST/CL/CL_ILA/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X85Y502        FDCE                                         f  reconfigurable WRAPPER_INST/CL/CL_ILA/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock tck rise edge)       32.000    32.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000    32.000 r  static         <hidden>
                         net (fo=8, routed)           0.078    32.078    static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114    32.192 r  static         <hidden>
                         net (fo=149525, routed)      2.508    34.700    static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLR Crossing[1->0]   
    SLICE_X112Y296       FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.061    34.761 r  static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.463    35.224    static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/tap_tck
    BUFGCE_X1Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    35.248 r  static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X4Y4 (CLOCK_ROOT)    net (fo=367, routed)         2.735    37.983    boundary       WRAPPER_INST/CL/CL_ILA/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLR Crossing[0->1]   
    SLICE_X85Y502        FDCE                                         r  reconfigurable WRAPPER_INST/CL/CL_ILA/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
                         clock pessimism              0.721    38.704                     
                         clock uncertainty           -0.046    38.658                     
    SLICE_X85Y502        FDCE (Recov_DFF_SLICEL_C_CLR)
                                                     -0.066    38.592    reconfigurable   WRAPPER_INST/CL/CL_ILA/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]
  -------------------------------------------------------------------
                         required time                         38.592                     
                         arrival time                          -7.598                     
  -------------------------------------------------------------------
                         slack                                 30.994                     





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 WRAPPER_INST/CL/CL_ILA/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by tck  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            WRAPPER_INST/CL/CL_ILA/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock tck  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck rise@0.000ns - tck rise@0.000ns)
  Data Path Delay:        0.110ns  (logic 0.039ns (35.455%)  route 0.071ns (64.545%))
  Logic Levels:           0  
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.252ns
    Source Clock Delay      (SCD):    3.748ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Net Delay (Source):      1.683ns (routing 0.263ns, distribution 1.420ns)
  Clock Net Delay (Destination): 1.872ns (routing 0.291ns, distribution 1.581ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock tck rise edge)        0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  static         <hidden>
                         net (fo=8, routed)           0.052     0.052    static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  static         <hidden>
                         net (fo=149525, routed)      1.537     1.662    static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLR Crossing[1->0]   
    SLICE_X112Y296       FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     1.703 r  static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.345     2.048    static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/tap_tck
    BUFGCE_X1Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.065 r  static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X4Y4 (CLOCK_ROOT)    net (fo=367, routed)         1.683     3.748    boundary       WRAPPER_INST/CL/CL_ILA/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLR Crossing[0->1]   
    SLICE_X82Y500        FDPE                                         r  reconfigurable WRAPPER_INST/CL/CL_ILA/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X82Y500        FDPE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     3.787 f  reconfigurable WRAPPER_INST/CL/CL_ILA/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.071     3.858    reconfigurable WRAPPER_INST/CL/CL_ILA/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X82Y500        FDPE                                         f  reconfigurable WRAPPER_INST/CL/CL_ILA/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    ----------------------------------

                         (clock tck rise edge)        0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  static         <hidden>
                         net (fo=8, routed)           0.057     0.057    static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  static         <hidden>
                         net (fo=149525, routed)      1.719     1.858    static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLR Crossing[1->0]   
    SLICE_X112Y296       FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.055     1.913 r  static         static_sh/SH_DEBUG_BRIDGE/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.448     2.361    static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/tap_tck
    BUFGCE_X1Y119        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     2.380 r  static         static_sh/SH_DEBUG_BRIDGE/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X4Y4 (CLOCK_ROOT)    net (fo=367, routed)         1.872     4.252    boundary       WRAPPER_INST/CL/CL_ILA/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLR Crossing[0->1]   
    SLICE_X82Y500        FDPE                                         r  reconfigurable WRAPPER_INST/CL/CL_ILA/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/C
                         clock pessimism             -0.496     3.756                     
    SLICE_X82Y500        FDPE (Remov_AFF_SLICEL_C_PRE)
                                                     -0.020     3.736    reconfigurable   WRAPPER_INST/CL/CL_ILA/CL_DEBUG_BRIDGE/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -3.736                     
                         arrival time                           3.858                     
  -------------------------------------------------------------------
                         slack                                  0.122                     





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_core
  To Clock:  txoutclk_out[15]

Setup :            0  Failing Endpoints,  Worst Slack        0.129ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.174ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.129ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock txoutclk_out[15]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.000ns  (txoutclk_out[15] rise@2.000ns - clk_core rise@0.000ns)
  Data Path Delay:        1.538ns  (logic 0.081ns (5.267%)  route 1.457ns (94.733%))
  Logic Levels:           0  
  Clock Path Skew:        -0.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.493ns = ( 4.493 - 2.000 ) 
    Source Clock Delay      (SCD):    2.715ns
    Clock Pessimism Removal (CPR):    0.001ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.000ns
  Clock Net Delay (Source):      2.500ns (routing 0.780ns, distribution 1.720ns)
  Clock Net Delay (Destination): 2.301ns (routing 0.742ns, distribution 1.559ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  static         <hidden>
                         net (fo=8, routed)           0.085     0.085    static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.215 r  static         <hidden>
    X5Y6 (CLOCK_ROOT)    net (fo=149525, routed)      2.500     2.715    static         <hidden>
    SLICE_X160Y398       FDCE                                         r  static         <hidden>
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X160Y398       FDCE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     2.796 r  static         <hidden>
                         net (fo=17, routed)          1.457     4.253    static         <hidden>
    SLICE_X155Y331       FDCE                                         f  static         <hidden>  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------

                         (clock txoutclk_out[15] rise edge)
                                                      2.000     2.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     2.000 r  static         <hidden>
                         net (fo=8, routed)           0.078     2.078    static         <hidden>
    BUFG_GT_X1Y204       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     2.192 r  static         <hidden>
    X5Y6 (CLOCK_ROOT)    net (fo=6444, routed)        2.301     4.493    static         <hidden>
    SLICE_X155Y331       FDCE                                         r  static         <hidden>
                         clock pessimism              0.001     4.494                     
                         clock uncertainty           -0.046     4.448                     
    SLICE_X155Y331       FDCE (Recov_AFF_SLICEL_C_CLR)
                                                     -0.066     4.382    static           <hidden>
  -------------------------------------------------------------------
                         required time                          4.382                     
                         arrival time                          -4.253                     
  -------------------------------------------------------------------
                         slack                                  0.129                     





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock txoutclk_out[15]  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[15] rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.040ns (11.080%)  route 0.321ns (88.920%))
  Logic Levels:           0  
  Clock Path Skew:        0.207ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.705ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.001ns
  Clock Net Delay (Source):      1.372ns (routing 0.429ns, distribution 0.943ns)
  Clock Net Delay (Destination): 1.566ns (routing 0.506ns, distribution 1.060ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  static         <hidden>
                         net (fo=8, routed)           0.052     0.052    static         <hidden>
    BUFG_GT_X1Y212       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.125 r  static         <hidden>
    X5Y6 (CLOCK_ROOT)    net (fo=149525, routed)      1.372     1.497    static         <hidden>
    SLICE_X160Y398       FDCE                                         r  static         <hidden>
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X160Y398       FDCE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     1.537 r  static         <hidden>
                         net (fo=17, routed)          0.321     1.858    static         <hidden>
    SLICE_X150Y398       FDCE                                         f  static         <hidden>  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------

                         (clock txoutclk_out[15] rise edge)
                                                      0.000     0.000 r                 
    GTYE4_CHANNEL_X1Y35  GTYE4_CHANNEL                0.000     0.000 r  static         <hidden>
                         net (fo=8, routed)           0.057     0.057    static         <hidden>
    BUFG_GT_X1Y204       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.139 r  static         <hidden>
    X5Y6 (CLOCK_ROOT)    net (fo=6444, routed)        1.566     1.705    static         <hidden>
    SLICE_X150Y398       FDCE                                         r  static         <hidden>
                         clock pessimism             -0.001     1.704                     
    SLICE_X150Y398       FDCE (Remov_EFF_SLICEM_C_CLR)
                                                     -0.020     1.684    static           <hidden>
  -------------------------------------------------------------------
                         required time                         -1.684                     
                         arrival time                           1.858                     
  -------------------------------------------------------------------
                         slack                                  0.174                     





---------------------------------------------------------------------------------------------------
Path Group:  **default**
From Clock:  mmcm_clkout0
  To Clock:  

Setup :            0  Failing Endpoints,  Worst Slack       11.551ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.551ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[3].sync_reg_reg[0]/D
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            12.000ns  (MaxDelay Path 12.000ns)
  Data Path Delay:        0.449ns  (logic 0.080ns (17.817%)  route 0.369ns (82.183%))
  Logic Levels:           0  
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 12.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X114Y735                                    0.000     0.000 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[3]/C
    SLICE_X114Y735       FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.080     0.080 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[3]/Q
                         net (fo=1, routed)           0.369     0.449    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/out[3]
    SLICE_X115Y735       FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[3].sync_reg_reg[0]/D
  -------------------------------------------------------------------    ----------------------------------

                         max delay                   12.000    12.000                   
    SLICE_X115Y735       FDRE                         0.000    12.000    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[3].sync_reg_reg[0]
                         output delay                -0.000    12.000                     
  -------------------------------------------------------------------
                         required time                         12.000                     
                         arrival time                          -0.449                     
  -------------------------------------------------------------------
                         slack                                 11.551                     





---------------------------------------------------------------------------------------------------
Path Group:  **default**
From Clock:  mmcm_clkout0_1
  To Clock:  

Setup :            0  Failing Endpoints,  Worst Slack       11.607ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.607ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0_1  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[8].sync_reg_reg[0]/D
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            12.000ns  (MaxDelay Path 12.000ns)
  Data Path Delay:        0.393ns  (logic 0.079ns (20.102%)  route 0.314ns (79.898%))
  Logic Levels:           0  
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 12.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X72Y542                                     0.000     0.000 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[8]/C
    SLICE_X72Y542        FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.079     0.079 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[8]/Q
                         net (fo=1, routed)           0.314     0.393    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/out[8]
    SLICE_X72Y542        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[8].sync_reg_reg[0]/D
  -------------------------------------------------------------------    ----------------------------------

                         max delay                   12.000    12.000                   
    SLICE_X72Y542        FDRE                         0.000    12.000    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_1/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[8].sync_reg_reg[0]
                         output delay                -0.000    12.000                     
  -------------------------------------------------------------------
                         required time                         12.000                     
                         arrival time                          -0.393                     
  -------------------------------------------------------------------
                         slack                                 11.607                     





---------------------------------------------------------------------------------------------------
Path Group:  **default**
From Clock:  mmcm_clkout0_2
  To Clock:  

Setup :            0  Failing Endpoints,  Worst Slack       11.588ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.588ns  (required time - arrival time)
  Source:                 WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0_2  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[0].sync_reg_reg[0]/D
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            12.000ns  (MaxDelay Path 12.000ns)
  Data Path Delay:        0.412ns  (logic 0.079ns (19.175%)  route 0.333ns (80.825%))
  Logic Levels:           0  
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 12.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X70Y173                                     0.000     0.000 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[0]/C
    SLICE_X70Y173        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     0.079 r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[0]/Q
                         net (fo=1, routed)           0.333     0.412    reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/out[0]
    SLICE_X70Y173        FDRE                                         r  reconfigurable WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[0].sync_reg_reg[0]/D
  -------------------------------------------------------------------    ----------------------------------

                         max delay                   12.000    12.000                   
    SLICE_X70Y173        FDRE                         0.000    12.000    reconfigurable   WRAPPER_INST/CL/SH_DDR/ddr_cores.DDR4_2/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[0].sync_reg_reg[0]
                         output delay                -0.000    12.000                     
  -------------------------------------------------------------------
                         required time                         12.000                     
                         arrival time                          -0.412                     
  -------------------------------------------------------------------
                         slack                                 11.588                     





---------------------------------------------------------------------------------------------------
Path Group:  **default**
From Clock:  mmcm_clkout0_3
  To Clock:  

Setup :            0  Failing Endpoints,  Worst Slack       11.600ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.600ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0_3  {rise@0.000ns fall@1.874ns period=3.749ns})
  Destination:            <hidden>
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            12.000ns  (MaxDelay Path 12.000ns)
  Data Path Delay:        0.400ns  (logic 0.076ns (19.000%)  route 0.324ns (81.000%))
  Logic Levels:           0  
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 12.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X141Y361                                    0.000     0.000 r  reconfigurable <hidden>
    SLICE_X141Y361       FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     0.076 r  reconfigurable <hidden>
                         net (fo=1, routed)           0.324     0.400    reconfigurable <hidden>
    SLICE_X141Y361       FDRE                                         r  reconfigurable <hidden>
  -------------------------------------------------------------------    ----------------------------------

                         max delay                   12.000    12.000                   
    SLICE_X141Y361       FDRE                         0.000    12.000    reconfigurable   <hidden>
                         output delay                -0.000    12.000                     
  -------------------------------------------------------------------
                         required time                         12.000                     
                         arrival time                          -0.400                     
  -------------------------------------------------------------------
                         slack                                 11.600                     





