<?xml version="1.0" encoding="UTF-8"?>
<probeData version="2" minor="2">
  <probeset name="EDA_PROBESET" active="true">
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="CORE_UUID" value="9feb5343acb95919a8929d1d9e4d352e"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value="100000000"/>
        <Option Id="HW_VIO" value="sistema_i/vio_0"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="HEX"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="8"/>
      </probeOptions>
      <nets>
        <net name="sistema_i/led_ip_0_led[7]"/>
        <net name="sistema_i/led_ip_0_led[6]"/>
        <net name="sistema_i/led_ip_0_led[5]"/>
        <net name="sistema_i/led_ip_0_led[4]"/>
        <net name="sistema_i/led_ip_0_led[3]"/>
        <net name="sistema_i/led_ip_0_led[2]"/>
        <net name="sistema_i/led_ip_0_led[1]"/>
        <net name="sistema_i/led_ip_0_led[0]"/>
      </nets>
    </probe>
  </probeset>
</probeData>
