# FPGA-verilog-aes
#AES  algorithm based on  FPGA connected with UART
1.add rtl partion
