{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1575291666674 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1575291666674 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 02 10:01:06 2019 " "Processing started: Mon Dec 02 10:01:06 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1575291666674 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1575291666674 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Datapath -c Datapath " "Command: quartus_map --read_settings_files=on --write_settings_files=off Datapath -c Datapath" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1575291666674 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1575291667554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file somador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somador-comportamento " "Found design unit 1: somador-comportamento" {  } { { "somador.vhd" "" { Text "C:/Users/ALUNOS/Desktop/Projeto_AOC-master/Datapath/somador.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575291669303 ""} { "Info" "ISGN_ENTITY_NAME" "1 somador " "Found entity 1: somador" {  } { { "somador.vhd" "" { Text "C:/Users/ALUNOS/Desktop/Projeto_AOC-master/Datapath/somador.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575291669303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575291669303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signextend.vhd 2 1 " "Found 2 design units, including 1 entities, in source file signextend.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SignExtend-struct " "Found design unit 1: SignExtend-struct" {  } { { "SignExtend.vhd" "" { Text "C:/Users/ALUNOS/Desktop/Projeto_AOC-master/Datapath/SignExtend.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575291669319 ""} { "Info" "ISGN_ENTITY_NAME" "1 SignExtend " "Found entity 1: SignExtend" {  } { { "SignExtend.vhd" "" { Text "C:/Users/ALUNOS/Desktop/Projeto_AOC-master/Datapath/SignExtend.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575291669319 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575291669319 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regw.vhd 2 1 " "Found 2 design units, including 1 entities, in source file regw.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 regW-comportamento " "Found design unit 1: regW-comportamento" {  } { { "regW.vhd" "" { Text "C:/Users/ALUNOS/Desktop/Projeto_AOC-master/Datapath/regW.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575291669319 ""} { "Info" "ISGN_ENTITY_NAME" "1 regW " "Found entity 1: regW" {  } { { "regW.vhd" "" { Text "C:/Users/ALUNOS/Desktop/Projeto_AOC-master/Datapath/regW.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575291669319 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575291669319 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regpc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file regpc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 regPC-comportamento " "Found design unit 1: regPC-comportamento" {  } { { "regPC.vhd" "" { Text "C:/Users/ALUNOS/Desktop/Projeto_AOC-master/Datapath/regPC.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575291669334 ""} { "Info" "ISGN_ENTITY_NAME" "1 regPC " "Found entity 1: regPC" {  } { { "regPC.vhd" "" { Text "C:/Users/ALUNOS/Desktop/Projeto_AOC-master/Datapath/regPC.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575291669334 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575291669334 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rege.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rege.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 regE-comportamento " "Found design unit 1: regE-comportamento" {  } { { "regE.vhd" "" { Text "C:/Users/ALUNOS/Desktop/Projeto_AOC-master/Datapath/regE.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575291669350 ""} { "Info" "ISGN_ENTITY_NAME" "1 regE " "Found entity 1: regE" {  } { { "regE.vhd" "" { Text "C:/Users/ALUNOS/Desktop/Projeto_AOC-master/Datapath/regE.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575291669350 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575291669350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file regd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 regD-comportamento " "Found design unit 1: regD-comportamento" {  } { { "regD.vhd" "" { Text "C:/Users/ALUNOS/Desktop/Projeto_AOC-master/Datapath/regD.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575291669350 ""} { "Info" "ISGN_ENTITY_NAME" "1 regD " "Found entity 1: regD" {  } { { "regD.vhd" "" { Text "C:/Users/ALUNOS/Desktop/Projeto_AOC-master/Datapath/regD.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575291669350 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575291669350 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Mux1b.vhd " "Can't analyze file -- file Mux1b.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1575291669365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisor_sinal.vhd 2 1 " "Found 2 design units, including 1 entities, in source file divisor_sinal.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divisor_sinal-comportamento " "Found design unit 1: divisor_sinal-comportamento" {  } { { "divisor_sinal.vhd" "" { Text "C:/Users/ALUNOS/Desktop/Projeto_AOC-master/Datapath/divisor_sinal.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575291669381 ""} { "Info" "ISGN_ENTITY_NAME" "1 divisor_sinal " "Found entity 1: divisor_sinal" {  } { { "divisor_sinal.vhd" "" { Text "C:/Users/ALUNOS/Desktop/Projeto_AOC-master/Datapath/divisor_sinal.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575291669381 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575291669381 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-comportamento " "Found design unit 1: ALU-comportamento" {  } { { "ALU.vhd" "" { Text "C:/Users/ALUNOS/Desktop/Projeto_AOC-master/Datapath/ALU.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575291669381 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.vhd" "" { Text "C:/Users/ALUNOS/Desktop/Projeto_AOC-master/Datapath/ALU.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575291669381 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575291669381 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.vhd 2 1 " "Found 2 design units, including 1 entities, in source file datapath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 datapath-struct " "Found design unit 1: datapath-struct" {  } { { "Datapath.vhd" "" { Text "C:/Users/ALUNOS/Desktop/Projeto_AOC-master/Datapath/Datapath.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575291669397 ""} { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "Datapath.vhd" "" { Text "C:/Users/ALUNOS/Desktop/Projeto_AOC-master/Datapath/Datapath.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575291669397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575291669397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2x1_32bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux2x1_32bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux2x1_32bits-Logic " "Found design unit 1: Mux2x1_32bits-Logic" {  } { { "Mux2x1_32bits.vhd" "" { Text "C:/Users/ALUNOS/Desktop/Projeto_AOC-master/Datapath/Mux2x1_32bits.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575291669412 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux2x1_32bits " "Found entity 1: Mux2x1_32bits" {  } { { "Mux2x1_32bits.vhd" "" { Text "C:/Users/ALUNOS/Desktop/Projeto_AOC-master/Datapath/Mux2x1_32bits.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575291669412 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575291669412 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Datapath " "Elaborating entity \"Datapath\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1575291669537 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "RD Datapath.vhd(144) " "VHDL Signal Declaration warning at Datapath.vhd(144): used implicit default value for signal \"RD\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Datapath.vhd" "" { Text "C:/Users/ALUNOS/Desktop/Projeto_AOC-master/Datapath/Datapath.vhd" 144 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1575291669553 "|Datapath"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "RD1 Datapath.vhd(145) " "VHDL Signal Declaration warning at Datapath.vhd(145): used implicit default value for signal \"RD1\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Datapath.vhd" "" { Text "C:/Users/ALUNOS/Desktop/Projeto_AOC-master/Datapath/Datapath.vhd" 145 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1575291669553 "|Datapath"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "RD2 Datapath.vhd(145) " "VHDL Signal Declaration warning at Datapath.vhd(145): used implicit default value for signal \"RD2\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Datapath.vhd" "" { Text "C:/Users/ALUNOS/Desktop/Projeto_AOC-master/Datapath/Datapath.vhd" 145 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1575291669553 "|Datapath"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "RsA1 Datapath.vhd(148) " "Verilog HDL or VHDL warning at Datapath.vhd(148): object \"RsA1\" assigned a value but never read" {  } { { "Datapath.vhd" "" { Text "C:/Users/ALUNOS/Desktop/Projeto_AOC-master/Datapath/Datapath.vhd" 148 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1575291669553 "|Datapath"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "RtA2 Datapath.vhd(148) " "Verilog HDL or VHDL warning at Datapath.vhd(148): object \"RtA2\" assigned a value but never read" {  } { { "Datapath.vhd" "" { Text "C:/Users/ALUNOS/Desktop/Projeto_AOC-master/Datapath/Datapath.vhd" 148 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1575291669553 "|Datapath"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "RsE Datapath.vhd(151) " "Verilog HDL or VHDL warning at Datapath.vhd(151): object \"RsE\" assigned a value but never read" {  } { { "Datapath.vhd" "" { Text "C:/Users/ALUNOS/Desktop/Projeto_AOC-master/Datapath/Datapath.vhd" 151 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1575291669553 "|Datapath"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "RegWriteW Datapath.vhd(152) " "Verilog HDL or VHDL warning at Datapath.vhd(152): object \"RegWriteW\" assigned a value but never read" {  } { { "Datapath.vhd" "" { Text "C:/Users/ALUNOS/Desktop/Projeto_AOC-master/Datapath/Datapath.vhd" 152 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1575291669553 "|Datapath"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "WriteRegW Datapath.vhd(155) " "Verilog HDL or VHDL warning at Datapath.vhd(155): object \"WriteRegW\" assigned a value but never read" {  } { { "Datapath.vhd" "" { Text "C:/Users/ALUNOS/Desktop/Projeto_AOC-master/Datapath/Datapath.vhd" 155 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1575291669553 "|Datapath"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regPC regPC:Registrador_PC " "Elaborating entity \"regPC\" for hierarchy \"regPC:Registrador_PC\"" {  } { { "Datapath.vhd" "Registrador_PC" { Text "C:/Users/ALUNOS/Desktop/Projeto_AOC-master/Datapath/Datapath.vhd" 163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575291669553 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somador somador:PC_incremento " "Elaborating entity \"somador\" for hierarchy \"somador:PC_incremento\"" {  } { { "Datapath.vhd" "PC_incremento" { Text "C:/Users/ALUNOS/Desktop/Projeto_AOC-master/Datapath/Datapath.vhd" 164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575291669568 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regD regD:Registrador_D " "Elaborating entity \"regD\" for hierarchy \"regD:Registrador_D\"" {  } { { "Datapath.vhd" "Registrador_D" { Text "C:/Users/ALUNOS/Desktop/Projeto_AOC-master/Datapath/Datapath.vhd" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575291669568 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divisor_sinal divisor_sinal:Divisor " "Elaborating entity \"divisor_sinal\" for hierarchy \"divisor_sinal:Divisor\"" {  } { { "Datapath.vhd" "Divisor" { Text "C:/Users/ALUNOS/Desktop/Projeto_AOC-master/Datapath/Datapath.vhd" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575291669584 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SignExtend SignExtend:Extensao_de_sinal " "Elaborating entity \"SignExtend\" for hierarchy \"SignExtend:Extensao_de_sinal\"" {  } { { "Datapath.vhd" "Extensao_de_sinal" { Text "C:/Users/ALUNOS/Desktop/Projeto_AOC-master/Datapath/Datapath.vhd" 167 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575291669584 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regE regE:Registrador_E " "Elaborating entity \"regE\" for hierarchy \"regE:Registrador_E\"" {  } { { "Datapath.vhd" "Registrador_E" { Text "C:/Users/ALUNOS/Desktop/Projeto_AOC-master/Datapath/Datapath.vhd" 168 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575291669584 ""}
{ "Warning" "WSGN_SEARCH_FILE" "mux2x1_5bits.vhd 2 1 " "Using design file mux2x1_5bits.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux2x1_5bits-Logic " "Found design unit 1: Mux2x1_5bits-Logic" {  } { { "mux2x1_5bits.vhd" "" { Text "C:/Users/ALUNOS/Desktop/Projeto_AOC-master/Datapath/mux2x1_5bits.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575291669615 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux2x1_5bits " "Found entity 1: Mux2x1_5bits" {  } { { "mux2x1_5bits.vhd" "" { Text "C:/Users/ALUNOS/Desktop/Projeto_AOC-master/Datapath/mux2x1_5bits.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575291669615 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1575291669615 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux2x1_5bits Mux2x1_5bits:Mux1 " "Elaborating entity \"Mux2x1_5bits\" for hierarchy \"Mux2x1_5bits:Mux1\"" {  } { { "Datapath.vhd" "Mux1" { Text "C:/Users/ALUNOS/Desktop/Projeto_AOC-master/Datapath/Datapath.vhd" 170 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575291669631 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux2x1_32bits Mux2x1_32bits:Mux2 " "Elaborating entity \"Mux2x1_32bits\" for hierarchy \"Mux2x1_32bits:Mux2\"" {  } { { "Datapath.vhd" "Mux2" { Text "C:/Users/ALUNOS/Desktop/Projeto_AOC-master/Datapath/Datapath.vhd" 171 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575291669631 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:ALU_1 " "Elaborating entity \"ALU\" for hierarchy \"ALU:ALU_1\"" {  } { { "Datapath.vhd" "ALU_1" { Text "C:/Users/ALUNOS/Desktop/Projeto_AOC-master/Datapath/Datapath.vhd" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575291669677 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regW regW:Registrador_W " "Elaborating entity \"regW\" for hierarchy \"regW:Registrador_W\"" {  } { { "Datapath.vhd" "Registrador_W" { Text "C:/Users/ALUNOS/Desktop/Projeto_AOC-master/Datapath/Datapath.vhd" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575291669693 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "Op\[0\] GND " "Pin \"Op\[0\]\" is stuck at GND" {  } { { "Datapath.vhd" "" { Text "C:/Users/ALUNOS/Desktop/Projeto_AOC-master/Datapath/Datapath.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1575291671097 "|datapath|Op[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Op\[1\] GND " "Pin \"Op\[1\]\" is stuck at GND" {  } { { "Datapath.vhd" "" { Text "C:/Users/ALUNOS/Desktop/Projeto_AOC-master/Datapath/Datapath.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1575291671097 "|datapath|Op[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Op\[2\] GND " "Pin \"Op\[2\]\" is stuck at GND" {  } { { "Datapath.vhd" "" { Text "C:/Users/ALUNOS/Desktop/Projeto_AOC-master/Datapath/Datapath.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1575291671097 "|datapath|Op[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Op\[3\] GND " "Pin \"Op\[3\]\" is stuck at GND" {  } { { "Datapath.vhd" "" { Text "C:/Users/ALUNOS/Desktop/Projeto_AOC-master/Datapath/Datapath.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1575291671097 "|datapath|Op[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Op\[4\] GND " "Pin \"Op\[4\]\" is stuck at GND" {  } { { "Datapath.vhd" "" { Text "C:/Users/ALUNOS/Desktop/Projeto_AOC-master/Datapath/Datapath.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1575291671097 "|datapath|Op[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Op\[5\] GND " "Pin \"Op\[5\]\" is stuck at GND" {  } { { "Datapath.vhd" "" { Text "C:/Users/ALUNOS/Desktop/Projeto_AOC-master/Datapath/Datapath.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1575291671097 "|datapath|Op[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Funct\[0\] GND " "Pin \"Funct\[0\]\" is stuck at GND" {  } { { "Datapath.vhd" "" { Text "C:/Users/ALUNOS/Desktop/Projeto_AOC-master/Datapath/Datapath.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1575291671097 "|datapath|Funct[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Funct\[1\] GND " "Pin \"Funct\[1\]\" is stuck at GND" {  } { { "Datapath.vhd" "" { Text "C:/Users/ALUNOS/Desktop/Projeto_AOC-master/Datapath/Datapath.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1575291671097 "|datapath|Funct[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Funct\[2\] GND " "Pin \"Funct\[2\]\" is stuck at GND" {  } { { "Datapath.vhd" "" { Text "C:/Users/ALUNOS/Desktop/Projeto_AOC-master/Datapath/Datapath.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1575291671097 "|datapath|Funct[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Funct\[3\] GND " "Pin \"Funct\[3\]\" is stuck at GND" {  } { { "Datapath.vhd" "" { Text "C:/Users/ALUNOS/Desktop/Projeto_AOC-master/Datapath/Datapath.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1575291671097 "|datapath|Funct[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Funct\[4\] GND " "Pin \"Funct\[4\]\" is stuck at GND" {  } { { "Datapath.vhd" "" { Text "C:/Users/ALUNOS/Desktop/Projeto_AOC-master/Datapath/Datapath.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1575291671097 "|datapath|Funct[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Funct\[5\] GND " "Pin \"Funct\[5\]\" is stuck at GND" {  } { { "Datapath.vhd" "" { Text "C:/Users/ALUNOS/Desktop/Projeto_AOC-master/Datapath/Datapath.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1575291671097 "|datapath|Funct[5]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1575291671097 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1575291671472 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575291671472 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "8 " "Design contains 8 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "Datapath.vhd" "" { Text "C:/Users/ALUNOS/Desktop/Projeto_AOC-master/Datapath/Datapath.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575291671939 "|datapath|clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RegDst " "No output dependent on input pin \"RegDst\"" {  } { { "Datapath.vhd" "" { Text "C:/Users/ALUNOS/Desktop/Projeto_AOC-master/Datapath/Datapath.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575291671939 "|datapath|RegDst"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ALUSrc " "No output dependent on input pin \"ALUSrc\"" {  } { { "Datapath.vhd" "" { Text "C:/Users/ALUNOS/Desktop/Projeto_AOC-master/Datapath/Datapath.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575291671939 "|datapath|ALUSrc"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RegWrite " "No output dependent on input pin \"RegWrite\"" {  } { { "Datapath.vhd" "" { Text "C:/Users/ALUNOS/Desktop/Projeto_AOC-master/Datapath/Datapath.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575291671939 "|datapath|RegWrite"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AlUControl\[0\] " "No output dependent on input pin \"AlUControl\[0\]\"" {  } { { "Datapath.vhd" "" { Text "C:/Users/ALUNOS/Desktop/Projeto_AOC-master/Datapath/Datapath.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575291671939 "|datapath|AlUControl[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AlUControl\[1\] " "No output dependent on input pin \"AlUControl\[1\]\"" {  } { { "Datapath.vhd" "" { Text "C:/Users/ALUNOS/Desktop/Projeto_AOC-master/Datapath/Datapath.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575291671939 "|datapath|AlUControl[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FowardAE " "No output dependent on input pin \"FowardAE\"" {  } { { "Datapath.vhd" "" { Text "C:/Users/ALUNOS/Desktop/Projeto_AOC-master/Datapath/Datapath.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575291671939 "|datapath|FowardAE"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FowardBE " "No output dependent on input pin \"FowardBE\"" {  } { { "Datapath.vhd" "" { Text "C:/Users/ALUNOS/Desktop/Projeto_AOC-master/Datapath/Datapath.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575291671939 "|datapath|FowardBE"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1575291671939 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "20 " "Implemented 20 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1575291671941 ""} { "Info" "ICUT_CUT_TM_OPINS" "12 " "Implemented 12 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1575291671941 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1575291671941 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 33 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 33 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "492 " "Peak virtual memory: 492 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1575291672008 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 02 10:01:12 2019 " "Processing ended: Mon Dec 02 10:01:12 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1575291672008 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1575291672008 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1575291672008 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1575291672008 ""}
