// Seed: 3353628241
`define pp_3 0
`define pp_4 0
`define pp_5 0
`define pp_6 0
`default_nettype id_1
`define pp_7 0
`define pp_8 0
`default_nettype id_3
`define pp_9 0
`define pp_10 (  pp_11  )  0
`define pp_12 0
`define pp_13 0
`define pp_14 0
`define pp_15 0
`define pp_16 0
`define pp_17 0
`timescale 1ps / 1ps
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout id_3;
  inout id_2;
  inout id_1;
  always @(posedge 1) begin
    assign id_2 = 1 & 1 - 1;
    if (1) id_3 <= 1;
  end
  assign id_3 = 1;
  reg   id_3;
  logic id_4;
  logic id_5, id_6, id_7, id_8;
  assign id_6 = 1'h0 ? id_7 : !id_5;
endmodule
