// hssi_ss_1_hssi_ss_axilite_avmm_bridge_2110_udjcpgi.v

// This file was auto-generated from hssi_ss_axilite_avmm_bridge_hw.tcl.  If you edit it your changes
// will probably be lost.
// 
// Generated using ACDS version 24.1 115

`timescale 1 ps / 1 ps
module hssi_ss_1_hssi_ss_axilite_avmm_bridge_2110_udjcpgi (
		input  wire        clk_clk,                           //                 clk.clk,          Clock Input
		input  wire        reset_reset_n,                     //               reset.reset_n,      Reset Input
		output wire [15:0] p0_eth_reconfig_address,           //     p0_eth_reconfig.address
		output wire [0:0]  p0_eth_reconfig_burstcount,        //                    .burstcount
		output wire        p0_eth_reconfig_read,              //                    .read
		output wire        p0_eth_reconfig_write,             //                    .write
		input  wire        p0_eth_reconfig_waitrequest,       //                    .waitrequest
		input  wire        p0_eth_reconfig_readdatavalid,     //                    .readdatavalid
		output wire [3:0]  p0_eth_reconfig_byteenable,        //                    .byteenable
		input  wire [31:0] p0_eth_reconfig_readdata,          //                    .readdata
		output wire [31:0] p0_eth_reconfig_writedata,         //                    .writedata
		output wire        p0_eth_reconfig_lock,              //                    .lock
		output wire        p0_eth_reconfig_debugaccess,       //                    .debugaccess
		output wire [19:0] p0_c0_xcvr_reconfig_address,       // p0_c0_xcvr_reconfig.address
		output wire [0:0]  p0_c0_xcvr_reconfig_burstcount,    //                    .burstcount
		output wire        p0_c0_xcvr_reconfig_read,          //                    .read
		output wire        p0_c0_xcvr_reconfig_write,         //                    .write
		input  wire        p0_c0_xcvr_reconfig_waitrequest,   //                    .waitrequest
		input  wire        p0_c0_xcvr_reconfig_readdatavalid, //                    .readdatavalid
		output wire [3:0]  p0_c0_xcvr_reconfig_byteenable,    //                    .byteenable
		input  wire [31:0] p0_c0_xcvr_reconfig_readdata,      //                    .readdata
		output wire [31:0] p0_c0_xcvr_reconfig_writedata,     //                    .writedata
		output wire        p0_c0_xcvr_reconfig_lock,          //                    .lock
		output wire        p0_c0_xcvr_reconfig_debugaccess,   //                    .debugaccess
		output wire [9:0]  ss_reconfig_address,               //         ss_reconfig.address
		output wire [0:0]  ss_reconfig_burstcount,            //                    .burstcount
		output wire        ss_reconfig_read,                  //                    .read
		output wire        ss_reconfig_write,                 //                    .write
		input  wire        ss_reconfig_waitrequest,           //                    .waitrequest
		input  wire        ss_reconfig_readdatavalid,         //                    .readdatavalid
		output wire [3:0]  ss_reconfig_byteenable,            //                    .byteenable
		input  wire [31:0] ss_reconfig_readdata,              //                    .readdata
		output wire [31:0] ss_reconfig_writedata,             //                    .writedata
		output wire        ss_reconfig_lock,                  //                    .lock
		output wire        ss_reconfig_debugaccess,           //                    .debugaccess
		output wire [16:0] ptp_asym_reconfig_address,         //   ptp_asym_reconfig.address
		output wire [0:0]  ptp_asym_reconfig_burstcount,      //                    .burstcount
		output wire        ptp_asym_reconfig_read,            //                    .read
		output wire        ptp_asym_reconfig_write,           //                    .write
		input  wire        ptp_asym_reconfig_waitrequest,     //                    .waitrequest
		input  wire        ptp_asym_reconfig_readdatavalid,   //                    .readdatavalid
		output wire [3:0]  ptp_asym_reconfig_byteenable,      //                    .byteenable
		input  wire [31:0] ptp_asym_reconfig_readdata,        //                    .readdata
		output wire [31:0] ptp_asym_reconfig_writedata,       //                    .writedata
		output wire        ptp_asym_reconfig_lock,            //                    .lock
		output wire        ptp_asym_reconfig_debugaccess,     //                    .debugaccess
		output wire [16:0] ptp_p2p_reconfig_address,          //    ptp_p2p_reconfig.address
		output wire [0:0]  ptp_p2p_reconfig_burstcount,       //                    .burstcount
		output wire        ptp_p2p_reconfig_read,             //                    .read
		output wire        ptp_p2p_reconfig_write,            //                    .write
		input  wire        ptp_p2p_reconfig_waitrequest,      //                    .waitrequest
		input  wire        ptp_p2p_reconfig_readdatavalid,    //                    .readdatavalid
		output wire [3:0]  ptp_p2p_reconfig_byteenable,       //                    .byteenable
		input  wire [31:0] ptp_p2p_reconfig_readdata,         //                    .readdata
		output wire [31:0] ptp_p2p_reconfig_writedata,        //                    .writedata
		output wire        ptp_p2p_reconfig_lock,             //                    .lock
		output wire        ptp_p2p_reconfig_debugaccess,      //                    .debugaccess
		input  wire [25:0] axi_bridge_0_s0_awaddr,            //     axi_bridge_0_s0.awaddr
		input  wire [2:0]  axi_bridge_0_s0_awprot,            //                    .awprot
		input  wire        axi_bridge_0_s0_awvalid,           //                    .awvalid
		output wire        axi_bridge_0_s0_awready,           //                    .awready
		input  wire [31:0] axi_bridge_0_s0_wdata,             //                    .wdata
		input  wire [3:0]  axi_bridge_0_s0_wstrb,             //                    .wstrb
		input  wire        axi_bridge_0_s0_wvalid,            //                    .wvalid
		output wire        axi_bridge_0_s0_wready,            //                    .wready
		output wire [1:0]  axi_bridge_0_s0_bresp,             //                    .bresp
		output wire        axi_bridge_0_s0_bvalid,            //                    .bvalid
		input  wire        axi_bridge_0_s0_bready,            //                    .bready
		input  wire [25:0] axi_bridge_0_s0_araddr,            //                    .araddr
		input  wire [2:0]  axi_bridge_0_s0_arprot,            //                    .arprot
		input  wire        axi_bridge_0_s0_arvalid,           //                    .arvalid
		output wire        axi_bridge_0_s0_arready,           //                    .arready
		output wire [31:0] axi_bridge_0_s0_rdata,             //                    .rdata
		output wire [1:0]  axi_bridge_0_s0_rresp,             //                    .rresp
		output wire        axi_bridge_0_s0_rvalid,            //                    .rvalid
		input  wire        axi_bridge_0_s0_rready,            //                    .rready
		output wire        cpu_reconfig_s0_waitrequest,       //     cpu_reconfig_s0.waitrequest
		output wire [31:0] cpu_reconfig_s0_readdata,          //                    .readdata
		output wire        cpu_reconfig_s0_readdatavalid,     //                    .readdatavalid
		input  wire [0:0]  cpu_reconfig_s0_burstcount,        //                    .burstcount
		input  wire [31:0] cpu_reconfig_s0_writedata,         //                    .writedata
		input  wire [25:0] cpu_reconfig_s0_address,           //                    .address
		input  wire        cpu_reconfig_s0_write,             //                    .write
		input  wire        cpu_reconfig_s0_read,              //                    .read
		input  wire [3:0]  cpu_reconfig_s0_byteenable,        //                    .byteenable
		input  wire        cpu_reconfig_s0_debugaccess        //                    .debugaccess
	);

	wire  [25:0] axilite_pipeline_bridge_m0_awaddr;                                             // axilite_pipeline_bridge:m0_awaddr -> axi4_lite_inst:s0_awaddr
	wire   [1:0] axilite_pipeline_bridge_m0_bresp;                                              // axi4_lite_inst:s0_bresp -> axilite_pipeline_bridge:m0_bresp
	wire         axilite_pipeline_bridge_m0_arready;                                            // axi4_lite_inst:s0_arready -> axilite_pipeline_bridge:m0_arready
	wire  [31:0] axilite_pipeline_bridge_m0_rdata;                                              // axi4_lite_inst:s0_rdata -> axilite_pipeline_bridge:m0_rdata
	wire   [3:0] axilite_pipeline_bridge_m0_wstrb;                                              // axilite_pipeline_bridge:m0_wstrb -> axi4_lite_inst:s0_wstrb
	wire         axilite_pipeline_bridge_m0_wready;                                             // axi4_lite_inst:s0_wready -> axilite_pipeline_bridge:m0_wready
	wire         axilite_pipeline_bridge_m0_awready;                                            // axi4_lite_inst:s0_awready -> axilite_pipeline_bridge:m0_awready
	wire         axilite_pipeline_bridge_m0_rready;                                             // axilite_pipeline_bridge:m0_rready -> axi4_lite_inst:s0_rready
	wire         axilite_pipeline_bridge_m0_bready;                                             // axilite_pipeline_bridge:m0_bready -> axi4_lite_inst:s0_bready
	wire         axilite_pipeline_bridge_m0_wvalid;                                             // axilite_pipeline_bridge:m0_wvalid -> axi4_lite_inst:s0_wvalid
	wire  [25:0] axilite_pipeline_bridge_m0_araddr;                                             // axilite_pipeline_bridge:m0_araddr -> axi4_lite_inst:s0_araddr
	wire   [2:0] axilite_pipeline_bridge_m0_arprot;                                             // axilite_pipeline_bridge:m0_arprot -> axi4_lite_inst:s0_arprot
	wire   [1:0] axilite_pipeline_bridge_m0_rresp;                                              // axi4_lite_inst:s0_rresp -> axilite_pipeline_bridge:m0_rresp
	wire   [2:0] axilite_pipeline_bridge_m0_awprot;                                             // axilite_pipeline_bridge:m0_awprot -> axi4_lite_inst:s0_awprot
	wire  [31:0] axilite_pipeline_bridge_m0_wdata;                                              // axilite_pipeline_bridge:m0_wdata -> axi4_lite_inst:s0_wdata
	wire         axilite_pipeline_bridge_m0_arvalid;                                            // axilite_pipeline_bridge:m0_arvalid -> axi4_lite_inst:s0_arvalid
	wire         axilite_pipeline_bridge_m0_bvalid;                                             // axi4_lite_inst:s0_bvalid -> axilite_pipeline_bridge:m0_bvalid
	wire         axilite_pipeline_bridge_m0_awvalid;                                            // axilite_pipeline_bridge:m0_awvalid -> axi4_lite_inst:s0_awvalid
	wire         axilite_pipeline_bridge_m0_rvalid;                                             // axi4_lite_inst:s0_rvalid -> axilite_pipeline_bridge:m0_rvalid
	wire  [25:0] axi4_lite_inst_m0_awaddr;                                                      // axi4_lite_inst:m0_awaddr -> mm_interconnect_0:axi4_lite_inst_m0_awaddr
	wire   [1:0] axi4_lite_inst_m0_bresp;                                                       // mm_interconnect_0:axi4_lite_inst_m0_bresp -> axi4_lite_inst:m0_bresp
	wire         axi4_lite_inst_m0_arready;                                                     // mm_interconnect_0:axi4_lite_inst_m0_arready -> axi4_lite_inst:m0_arready
	wire  [31:0] axi4_lite_inst_m0_rdata;                                                       // mm_interconnect_0:axi4_lite_inst_m0_rdata -> axi4_lite_inst:m0_rdata
	wire   [3:0] axi4_lite_inst_m0_wstrb;                                                       // axi4_lite_inst:m0_wstrb -> mm_interconnect_0:axi4_lite_inst_m0_wstrb
	wire         axi4_lite_inst_m0_wready;                                                      // mm_interconnect_0:axi4_lite_inst_m0_wready -> axi4_lite_inst:m0_wready
	wire         axi4_lite_inst_m0_awready;                                                     // mm_interconnect_0:axi4_lite_inst_m0_awready -> axi4_lite_inst:m0_awready
	wire         axi4_lite_inst_m0_rready;                                                      // axi4_lite_inst:m0_rready -> mm_interconnect_0:axi4_lite_inst_m0_rready
	wire         axi4_lite_inst_m0_bready;                                                      // axi4_lite_inst:m0_bready -> mm_interconnect_0:axi4_lite_inst_m0_bready
	wire         axi4_lite_inst_m0_wvalid;                                                      // axi4_lite_inst:m0_wvalid -> mm_interconnect_0:axi4_lite_inst_m0_wvalid
	wire  [25:0] axi4_lite_inst_m0_araddr;                                                      // axi4_lite_inst:m0_araddr -> mm_interconnect_0:axi4_lite_inst_m0_araddr
	wire   [2:0] axi4_lite_inst_m0_arprot;                                                      // axi4_lite_inst:m0_arprot -> mm_interconnect_0:axi4_lite_inst_m0_arprot
	wire   [1:0] axi4_lite_inst_m0_rresp;                                                       // mm_interconnect_0:axi4_lite_inst_m0_rresp -> axi4_lite_inst:m0_rresp
	wire   [2:0] axi4_lite_inst_m0_awprot;                                                      // axi4_lite_inst:m0_awprot -> mm_interconnect_0:axi4_lite_inst_m0_awprot
	wire  [31:0] axi4_lite_inst_m0_wdata;                                                       // axi4_lite_inst:m0_wdata -> mm_interconnect_0:axi4_lite_inst_m0_wdata
	wire         axi4_lite_inst_m0_arvalid;                                                     // axi4_lite_inst:m0_arvalid -> mm_interconnect_0:axi4_lite_inst_m0_arvalid
	wire         axi4_lite_inst_m0_bvalid;                                                      // mm_interconnect_0:axi4_lite_inst_m0_bvalid -> axi4_lite_inst:m0_bvalid
	wire         axi4_lite_inst_m0_awvalid;                                                     // axi4_lite_inst:m0_awvalid -> mm_interconnect_0:axi4_lite_inst_m0_awvalid
	wire         axi4_lite_inst_m0_rvalid;                                                      // mm_interconnect_0:axi4_lite_inst_m0_rvalid -> axi4_lite_inst:m0_rvalid
	wire  [31:0] mm_interconnect_0_ss_reconfig_inst_avalon_anti_master_0_readdata;              // ss_reconfig_inst:av_readdata -> mm_interconnect_0:ss_reconfig_inst_avalon_anti_master_0_readdata
	wire         mm_interconnect_0_ss_reconfig_inst_avalon_anti_master_0_waitrequest;           // ss_reconfig_inst:av_waitrequest -> mm_interconnect_0:ss_reconfig_inst_avalon_anti_master_0_waitrequest
	wire   [9:0] mm_interconnect_0_ss_reconfig_inst_avalon_anti_master_0_address;               // mm_interconnect_0:ss_reconfig_inst_avalon_anti_master_0_address -> ss_reconfig_inst:av_address
	wire         mm_interconnect_0_ss_reconfig_inst_avalon_anti_master_0_read;                  // mm_interconnect_0:ss_reconfig_inst_avalon_anti_master_0_read -> ss_reconfig_inst:av_read
	wire   [3:0] mm_interconnect_0_ss_reconfig_inst_avalon_anti_master_0_byteenable;            // mm_interconnect_0:ss_reconfig_inst_avalon_anti_master_0_byteenable -> ss_reconfig_inst:av_byteenable
	wire         mm_interconnect_0_ss_reconfig_inst_avalon_anti_master_0_readdatavalid;         // ss_reconfig_inst:av_readdatavalid -> mm_interconnect_0:ss_reconfig_inst_avalon_anti_master_0_readdatavalid
	wire         mm_interconnect_0_ss_reconfig_inst_avalon_anti_master_0_write;                 // mm_interconnect_0:ss_reconfig_inst_avalon_anti_master_0_write -> ss_reconfig_inst:av_write
	wire  [31:0] mm_interconnect_0_ss_reconfig_inst_avalon_anti_master_0_writedata;             // mm_interconnect_0:ss_reconfig_inst_avalon_anti_master_0_writedata -> ss_reconfig_inst:av_writedata
	wire   [1:0] mm_interconnect_0_default_slave_inst_axi_error_if_awburst;                     // mm_interconnect_0:default_slave_inst_axi_error_if_awburst -> default_slave_inst:awburst
	wire   [3:0] mm_interconnect_0_default_slave_inst_axi_error_if_arlen;                       // mm_interconnect_0:default_slave_inst_axi_error_if_arlen -> default_slave_inst:arlen
	wire   [3:0] mm_interconnect_0_default_slave_inst_axi_error_if_wstrb;                       // mm_interconnect_0:default_slave_inst_axi_error_if_wstrb -> default_slave_inst:wstrb
	wire         mm_interconnect_0_default_slave_inst_axi_error_if_wready;                      // default_slave_inst:wready -> mm_interconnect_0:default_slave_inst_axi_error_if_wready
	wire   [3:0] mm_interconnect_0_default_slave_inst_axi_error_if_rid;                         // default_slave_inst:rid -> mm_interconnect_0:default_slave_inst_axi_error_if_rid
	wire         mm_interconnect_0_default_slave_inst_axi_error_if_rready;                      // mm_interconnect_0:default_slave_inst_axi_error_if_rready -> default_slave_inst:rready
	wire   [3:0] mm_interconnect_0_default_slave_inst_axi_error_if_awlen;                       // mm_interconnect_0:default_slave_inst_axi_error_if_awlen -> default_slave_inst:awlen
	wire   [3:0] mm_interconnect_0_default_slave_inst_axi_error_if_wid;                         // mm_interconnect_0:default_slave_inst_axi_error_if_wid -> default_slave_inst:wid
	wire   [3:0] mm_interconnect_0_default_slave_inst_axi_error_if_arcache;                     // mm_interconnect_0:default_slave_inst_axi_error_if_arcache -> default_slave_inst:arcache
	wire         mm_interconnect_0_default_slave_inst_axi_error_if_wvalid;                      // mm_interconnect_0:default_slave_inst_axi_error_if_wvalid -> default_slave_inst:wvalid
	wire  [25:0] mm_interconnect_0_default_slave_inst_axi_error_if_araddr;                      // mm_interconnect_0:default_slave_inst_axi_error_if_araddr -> default_slave_inst:araddr
	wire   [2:0] mm_interconnect_0_default_slave_inst_axi_error_if_arprot;                      // mm_interconnect_0:default_slave_inst_axi_error_if_arprot -> default_slave_inst:arprot
	wire   [2:0] mm_interconnect_0_default_slave_inst_axi_error_if_awprot;                      // mm_interconnect_0:default_slave_inst_axi_error_if_awprot -> default_slave_inst:awprot
	wire  [31:0] mm_interconnect_0_default_slave_inst_axi_error_if_wdata;                       // mm_interconnect_0:default_slave_inst_axi_error_if_wdata -> default_slave_inst:wdata
	wire         mm_interconnect_0_default_slave_inst_axi_error_if_arvalid;                     // mm_interconnect_0:default_slave_inst_axi_error_if_arvalid -> default_slave_inst:arvalid
	wire   [3:0] mm_interconnect_0_default_slave_inst_axi_error_if_awcache;                     // mm_interconnect_0:default_slave_inst_axi_error_if_awcache -> default_slave_inst:awcache
	wire   [3:0] mm_interconnect_0_default_slave_inst_axi_error_if_arid;                        // mm_interconnect_0:default_slave_inst_axi_error_if_arid -> default_slave_inst:arid
	wire   [1:0] mm_interconnect_0_default_slave_inst_axi_error_if_arlock;                      // mm_interconnect_0:default_slave_inst_axi_error_if_arlock -> default_slave_inst:arlock
	wire   [1:0] mm_interconnect_0_default_slave_inst_axi_error_if_awlock;                      // mm_interconnect_0:default_slave_inst_axi_error_if_awlock -> default_slave_inst:awlock
	wire  [25:0] mm_interconnect_0_default_slave_inst_axi_error_if_awaddr;                      // mm_interconnect_0:default_slave_inst_axi_error_if_awaddr -> default_slave_inst:awaddr
	wire   [1:0] mm_interconnect_0_default_slave_inst_axi_error_if_bresp;                       // default_slave_inst:bresp -> mm_interconnect_0:default_slave_inst_axi_error_if_bresp
	wire         mm_interconnect_0_default_slave_inst_axi_error_if_arready;                     // default_slave_inst:arready -> mm_interconnect_0:default_slave_inst_axi_error_if_arready
	wire  [31:0] mm_interconnect_0_default_slave_inst_axi_error_if_rdata;                       // default_slave_inst:rdata -> mm_interconnect_0:default_slave_inst_axi_error_if_rdata
	wire         mm_interconnect_0_default_slave_inst_axi_error_if_awready;                     // default_slave_inst:awready -> mm_interconnect_0:default_slave_inst_axi_error_if_awready
	wire   [1:0] mm_interconnect_0_default_slave_inst_axi_error_if_arburst;                     // mm_interconnect_0:default_slave_inst_axi_error_if_arburst -> default_slave_inst:arburst
	wire   [2:0] mm_interconnect_0_default_slave_inst_axi_error_if_arsize;                      // mm_interconnect_0:default_slave_inst_axi_error_if_arsize -> default_slave_inst:arsize
	wire         mm_interconnect_0_default_slave_inst_axi_error_if_bready;                      // mm_interconnect_0:default_slave_inst_axi_error_if_bready -> default_slave_inst:bready
	wire         mm_interconnect_0_default_slave_inst_axi_error_if_rlast;                       // default_slave_inst:rlast -> mm_interconnect_0:default_slave_inst_axi_error_if_rlast
	wire         mm_interconnect_0_default_slave_inst_axi_error_if_wlast;                       // mm_interconnect_0:default_slave_inst_axi_error_if_wlast -> default_slave_inst:wlast
	wire   [1:0] mm_interconnect_0_default_slave_inst_axi_error_if_rresp;                       // default_slave_inst:rresp -> mm_interconnect_0:default_slave_inst_axi_error_if_rresp
	wire   [3:0] mm_interconnect_0_default_slave_inst_axi_error_if_awid;                        // mm_interconnect_0:default_slave_inst_axi_error_if_awid -> default_slave_inst:awid
	wire   [3:0] mm_interconnect_0_default_slave_inst_axi_error_if_bid;                         // default_slave_inst:bid -> mm_interconnect_0:default_slave_inst_axi_error_if_bid
	wire         mm_interconnect_0_default_slave_inst_axi_error_if_bvalid;                      // default_slave_inst:bvalid -> mm_interconnect_0:default_slave_inst_axi_error_if_bvalid
	wire   [2:0] mm_interconnect_0_default_slave_inst_axi_error_if_awsize;                      // mm_interconnect_0:default_slave_inst_axi_error_if_awsize -> default_slave_inst:awsize
	wire         mm_interconnect_0_default_slave_inst_axi_error_if_awvalid;                     // mm_interconnect_0:default_slave_inst_axi_error_if_awvalid -> default_slave_inst:awvalid
	wire         mm_interconnect_0_default_slave_inst_axi_error_if_rvalid;                      // default_slave_inst:rvalid -> mm_interconnect_0:default_slave_inst_axi_error_if_rvalid
	wire  [31:0] mm_interconnect_0_p0_eth_reconfig_inst_avalon_anti_master_0_readdata;          // p0_eth_reconfig_inst:av_readdata -> mm_interconnect_0:p0_eth_reconfig_inst_avalon_anti_master_0_readdata
	wire         mm_interconnect_0_p0_eth_reconfig_inst_avalon_anti_master_0_waitrequest;       // p0_eth_reconfig_inst:av_waitrequest -> mm_interconnect_0:p0_eth_reconfig_inst_avalon_anti_master_0_waitrequest
	wire  [15:0] mm_interconnect_0_p0_eth_reconfig_inst_avalon_anti_master_0_address;           // mm_interconnect_0:p0_eth_reconfig_inst_avalon_anti_master_0_address -> p0_eth_reconfig_inst:av_address
	wire         mm_interconnect_0_p0_eth_reconfig_inst_avalon_anti_master_0_read;              // mm_interconnect_0:p0_eth_reconfig_inst_avalon_anti_master_0_read -> p0_eth_reconfig_inst:av_read
	wire   [3:0] mm_interconnect_0_p0_eth_reconfig_inst_avalon_anti_master_0_byteenable;        // mm_interconnect_0:p0_eth_reconfig_inst_avalon_anti_master_0_byteenable -> p0_eth_reconfig_inst:av_byteenable
	wire         mm_interconnect_0_p0_eth_reconfig_inst_avalon_anti_master_0_readdatavalid;     // p0_eth_reconfig_inst:av_readdatavalid -> mm_interconnect_0:p0_eth_reconfig_inst_avalon_anti_master_0_readdatavalid
	wire         mm_interconnect_0_p0_eth_reconfig_inst_avalon_anti_master_0_write;             // mm_interconnect_0:p0_eth_reconfig_inst_avalon_anti_master_0_write -> p0_eth_reconfig_inst:av_write
	wire  [31:0] mm_interconnect_0_p0_eth_reconfig_inst_avalon_anti_master_0_writedata;         // mm_interconnect_0:p0_eth_reconfig_inst_avalon_anti_master_0_writedata -> p0_eth_reconfig_inst:av_writedata
	wire  [31:0] mm_interconnect_0_p0_c0_xcvr_reconfig_inst_avalon_anti_master_0_readdata;      // p0_c0_xcvr_reconfig_inst:av_readdata -> mm_interconnect_0:p0_c0_xcvr_reconfig_inst_avalon_anti_master_0_readdata
	wire         mm_interconnect_0_p0_c0_xcvr_reconfig_inst_avalon_anti_master_0_waitrequest;   // p0_c0_xcvr_reconfig_inst:av_waitrequest -> mm_interconnect_0:p0_c0_xcvr_reconfig_inst_avalon_anti_master_0_waitrequest
	wire  [19:0] mm_interconnect_0_p0_c0_xcvr_reconfig_inst_avalon_anti_master_0_address;       // mm_interconnect_0:p0_c0_xcvr_reconfig_inst_avalon_anti_master_0_address -> p0_c0_xcvr_reconfig_inst:av_address
	wire         mm_interconnect_0_p0_c0_xcvr_reconfig_inst_avalon_anti_master_0_read;          // mm_interconnect_0:p0_c0_xcvr_reconfig_inst_avalon_anti_master_0_read -> p0_c0_xcvr_reconfig_inst:av_read
	wire   [3:0] mm_interconnect_0_p0_c0_xcvr_reconfig_inst_avalon_anti_master_0_byteenable;    // mm_interconnect_0:p0_c0_xcvr_reconfig_inst_avalon_anti_master_0_byteenable -> p0_c0_xcvr_reconfig_inst:av_byteenable
	wire         mm_interconnect_0_p0_c0_xcvr_reconfig_inst_avalon_anti_master_0_readdatavalid; // p0_c0_xcvr_reconfig_inst:av_readdatavalid -> mm_interconnect_0:p0_c0_xcvr_reconfig_inst_avalon_anti_master_0_readdatavalid
	wire         mm_interconnect_0_p0_c0_xcvr_reconfig_inst_avalon_anti_master_0_write;         // mm_interconnect_0:p0_c0_xcvr_reconfig_inst_avalon_anti_master_0_write -> p0_c0_xcvr_reconfig_inst:av_write
	wire  [31:0] mm_interconnect_0_p0_c0_xcvr_reconfig_inst_avalon_anti_master_0_writedata;     // mm_interconnect_0:p0_c0_xcvr_reconfig_inst_avalon_anti_master_0_writedata -> p0_c0_xcvr_reconfig_inst:av_writedata
	wire  [31:0] mm_interconnect_0_ptp_asym_reconfig_inst_avalon_anti_master_0_readdata;        // ptp_asym_reconfig_inst:av_readdata -> mm_interconnect_0:ptp_asym_reconfig_inst_avalon_anti_master_0_readdata
	wire         mm_interconnect_0_ptp_asym_reconfig_inst_avalon_anti_master_0_waitrequest;     // ptp_asym_reconfig_inst:av_waitrequest -> mm_interconnect_0:ptp_asym_reconfig_inst_avalon_anti_master_0_waitrequest
	wire  [16:0] mm_interconnect_0_ptp_asym_reconfig_inst_avalon_anti_master_0_address;         // mm_interconnect_0:ptp_asym_reconfig_inst_avalon_anti_master_0_address -> ptp_asym_reconfig_inst:av_address
	wire         mm_interconnect_0_ptp_asym_reconfig_inst_avalon_anti_master_0_read;            // mm_interconnect_0:ptp_asym_reconfig_inst_avalon_anti_master_0_read -> ptp_asym_reconfig_inst:av_read
	wire   [3:0] mm_interconnect_0_ptp_asym_reconfig_inst_avalon_anti_master_0_byteenable;      // mm_interconnect_0:ptp_asym_reconfig_inst_avalon_anti_master_0_byteenable -> ptp_asym_reconfig_inst:av_byteenable
	wire         mm_interconnect_0_ptp_asym_reconfig_inst_avalon_anti_master_0_readdatavalid;   // ptp_asym_reconfig_inst:av_readdatavalid -> mm_interconnect_0:ptp_asym_reconfig_inst_avalon_anti_master_0_readdatavalid
	wire         mm_interconnect_0_ptp_asym_reconfig_inst_avalon_anti_master_0_write;           // mm_interconnect_0:ptp_asym_reconfig_inst_avalon_anti_master_0_write -> ptp_asym_reconfig_inst:av_write
	wire  [31:0] mm_interconnect_0_ptp_asym_reconfig_inst_avalon_anti_master_0_writedata;       // mm_interconnect_0:ptp_asym_reconfig_inst_avalon_anti_master_0_writedata -> ptp_asym_reconfig_inst:av_writedata
	wire  [31:0] mm_interconnect_0_ptp_p2p_reconfig_inst_avalon_anti_master_0_readdata;         // ptp_p2p_reconfig_inst:av_readdata -> mm_interconnect_0:ptp_p2p_reconfig_inst_avalon_anti_master_0_readdata
	wire         mm_interconnect_0_ptp_p2p_reconfig_inst_avalon_anti_master_0_waitrequest;      // ptp_p2p_reconfig_inst:av_waitrequest -> mm_interconnect_0:ptp_p2p_reconfig_inst_avalon_anti_master_0_waitrequest
	wire  [16:0] mm_interconnect_0_ptp_p2p_reconfig_inst_avalon_anti_master_0_address;          // mm_interconnect_0:ptp_p2p_reconfig_inst_avalon_anti_master_0_address -> ptp_p2p_reconfig_inst:av_address
	wire         mm_interconnect_0_ptp_p2p_reconfig_inst_avalon_anti_master_0_read;             // mm_interconnect_0:ptp_p2p_reconfig_inst_avalon_anti_master_0_read -> ptp_p2p_reconfig_inst:av_read
	wire   [3:0] mm_interconnect_0_ptp_p2p_reconfig_inst_avalon_anti_master_0_byteenable;       // mm_interconnect_0:ptp_p2p_reconfig_inst_avalon_anti_master_0_byteenable -> ptp_p2p_reconfig_inst:av_byteenable
	wire         mm_interconnect_0_ptp_p2p_reconfig_inst_avalon_anti_master_0_readdatavalid;    // ptp_p2p_reconfig_inst:av_readdatavalid -> mm_interconnect_0:ptp_p2p_reconfig_inst_avalon_anti_master_0_readdatavalid
	wire         mm_interconnect_0_ptp_p2p_reconfig_inst_avalon_anti_master_0_write;            // mm_interconnect_0:ptp_p2p_reconfig_inst_avalon_anti_master_0_write -> ptp_p2p_reconfig_inst:av_write
	wire  [31:0] mm_interconnect_0_ptp_p2p_reconfig_inst_avalon_anti_master_0_writedata;        // mm_interconnect_0:ptp_p2p_reconfig_inst_avalon_anti_master_0_writedata -> ptp_p2p_reconfig_inst:av_writedata
	wire  [25:0] axilite_user_master_m0_awaddr;                                                 // axilite_user_master:m0_awaddr -> mm_interconnect_1:axilite_user_master_m0_awaddr
	wire   [1:0] axilite_user_master_m0_bresp;                                                  // mm_interconnect_1:axilite_user_master_m0_bresp -> axilite_user_master:m0_bresp
	wire         axilite_user_master_m0_arready;                                                // mm_interconnect_1:axilite_user_master_m0_arready -> axilite_user_master:m0_arready
	wire  [31:0] axilite_user_master_m0_rdata;                                                  // mm_interconnect_1:axilite_user_master_m0_rdata -> axilite_user_master:m0_rdata
	wire   [3:0] axilite_user_master_m0_wstrb;                                                  // axilite_user_master:m0_wstrb -> mm_interconnect_1:axilite_user_master_m0_wstrb
	wire         axilite_user_master_m0_wready;                                                 // mm_interconnect_1:axilite_user_master_m0_wready -> axilite_user_master:m0_wready
	wire         axilite_user_master_m0_awready;                                                // mm_interconnect_1:axilite_user_master_m0_awready -> axilite_user_master:m0_awready
	wire         axilite_user_master_m0_rready;                                                 // axilite_user_master:m0_rready -> mm_interconnect_1:axilite_user_master_m0_rready
	wire         axilite_user_master_m0_bready;                                                 // axilite_user_master:m0_bready -> mm_interconnect_1:axilite_user_master_m0_bready
	wire         axilite_user_master_m0_wvalid;                                                 // axilite_user_master:m0_wvalid -> mm_interconnect_1:axilite_user_master_m0_wvalid
	wire  [25:0] axilite_user_master_m0_araddr;                                                 // axilite_user_master:m0_araddr -> mm_interconnect_1:axilite_user_master_m0_araddr
	wire   [2:0] axilite_user_master_m0_arprot;                                                 // axilite_user_master:m0_arprot -> mm_interconnect_1:axilite_user_master_m0_arprot
	wire   [1:0] axilite_user_master_m0_rresp;                                                  // mm_interconnect_1:axilite_user_master_m0_rresp -> axilite_user_master:m0_rresp
	wire   [2:0] axilite_user_master_m0_awprot;                                                 // axilite_user_master:m0_awprot -> mm_interconnect_1:axilite_user_master_m0_awprot
	wire  [31:0] axilite_user_master_m0_wdata;                                                  // axilite_user_master:m0_wdata -> mm_interconnect_1:axilite_user_master_m0_wdata
	wire         axilite_user_master_m0_arvalid;                                                // axilite_user_master:m0_arvalid -> mm_interconnect_1:axilite_user_master_m0_arvalid
	wire         axilite_user_master_m0_bvalid;                                                 // mm_interconnect_1:axilite_user_master_m0_bvalid -> axilite_user_master:m0_bvalid
	wire         axilite_user_master_m0_awvalid;                                                // axilite_user_master:m0_awvalid -> mm_interconnect_1:axilite_user_master_m0_awvalid
	wire         axilite_user_master_m0_rvalid;                                                 // mm_interconnect_1:axilite_user_master_m0_rvalid -> axilite_user_master:m0_rvalid
	wire         cpu_avmm_master_m0_waitrequest;                                                // mm_interconnect_1:cpu_avmm_master_m0_waitrequest -> cpu_avmm_master:m0_waitrequest
	wire  [31:0] cpu_avmm_master_m0_readdata;                                                   // mm_interconnect_1:cpu_avmm_master_m0_readdata -> cpu_avmm_master:m0_readdata
	wire         cpu_avmm_master_m0_debugaccess;                                                // cpu_avmm_master:m0_debugaccess -> mm_interconnect_1:cpu_avmm_master_m0_debugaccess
	wire  [25:0] cpu_avmm_master_m0_address;                                                    // cpu_avmm_master:m0_address -> mm_interconnect_1:cpu_avmm_master_m0_address
	wire         cpu_avmm_master_m0_read;                                                       // cpu_avmm_master:m0_read -> mm_interconnect_1:cpu_avmm_master_m0_read
	wire   [3:0] cpu_avmm_master_m0_byteenable;                                                 // cpu_avmm_master:m0_byteenable -> mm_interconnect_1:cpu_avmm_master_m0_byteenable
	wire         cpu_avmm_master_m0_readdatavalid;                                              // mm_interconnect_1:cpu_avmm_master_m0_readdatavalid -> cpu_avmm_master:m0_readdatavalid
	wire  [31:0] cpu_avmm_master_m0_writedata;                                                  // cpu_avmm_master:m0_writedata -> mm_interconnect_1:cpu_avmm_master_m0_writedata
	wire         cpu_avmm_master_m0_write;                                                      // cpu_avmm_master:m0_write -> mm_interconnect_1:cpu_avmm_master_m0_write
	wire   [0:0] cpu_avmm_master_m0_burstcount;                                                 // cpu_avmm_master:m0_burstcount -> mm_interconnect_1:cpu_avmm_master_m0_burstcount
	wire  [25:0] mm_interconnect_1_axilite_pipeline_bridge_s0_awaddr;                           // mm_interconnect_1:axilite_pipeline_bridge_s0_awaddr -> axilite_pipeline_bridge:s0_awaddr
	wire   [1:0] mm_interconnect_1_axilite_pipeline_bridge_s0_bresp;                            // axilite_pipeline_bridge:s0_bresp -> mm_interconnect_1:axilite_pipeline_bridge_s0_bresp
	wire         mm_interconnect_1_axilite_pipeline_bridge_s0_arready;                          // axilite_pipeline_bridge:s0_arready -> mm_interconnect_1:axilite_pipeline_bridge_s0_arready
	wire  [31:0] mm_interconnect_1_axilite_pipeline_bridge_s0_rdata;                            // axilite_pipeline_bridge:s0_rdata -> mm_interconnect_1:axilite_pipeline_bridge_s0_rdata
	wire   [3:0] mm_interconnect_1_axilite_pipeline_bridge_s0_wstrb;                            // mm_interconnect_1:axilite_pipeline_bridge_s0_wstrb -> axilite_pipeline_bridge:s0_wstrb
	wire         mm_interconnect_1_axilite_pipeline_bridge_s0_wready;                           // axilite_pipeline_bridge:s0_wready -> mm_interconnect_1:axilite_pipeline_bridge_s0_wready
	wire         mm_interconnect_1_axilite_pipeline_bridge_s0_awready;                          // axilite_pipeline_bridge:s0_awready -> mm_interconnect_1:axilite_pipeline_bridge_s0_awready
	wire         mm_interconnect_1_axilite_pipeline_bridge_s0_rready;                           // mm_interconnect_1:axilite_pipeline_bridge_s0_rready -> axilite_pipeline_bridge:s0_rready
	wire         mm_interconnect_1_axilite_pipeline_bridge_s0_bready;                           // mm_interconnect_1:axilite_pipeline_bridge_s0_bready -> axilite_pipeline_bridge:s0_bready
	wire         mm_interconnect_1_axilite_pipeline_bridge_s0_wvalid;                           // mm_interconnect_1:axilite_pipeline_bridge_s0_wvalid -> axilite_pipeline_bridge:s0_wvalid
	wire  [25:0] mm_interconnect_1_axilite_pipeline_bridge_s0_araddr;                           // mm_interconnect_1:axilite_pipeline_bridge_s0_araddr -> axilite_pipeline_bridge:s0_araddr
	wire   [2:0] mm_interconnect_1_axilite_pipeline_bridge_s0_arprot;                           // mm_interconnect_1:axilite_pipeline_bridge_s0_arprot -> axilite_pipeline_bridge:s0_arprot
	wire   [1:0] mm_interconnect_1_axilite_pipeline_bridge_s0_rresp;                            // axilite_pipeline_bridge:s0_rresp -> mm_interconnect_1:axilite_pipeline_bridge_s0_rresp
	wire   [2:0] mm_interconnect_1_axilite_pipeline_bridge_s0_awprot;                           // mm_interconnect_1:axilite_pipeline_bridge_s0_awprot -> axilite_pipeline_bridge:s0_awprot
	wire  [31:0] mm_interconnect_1_axilite_pipeline_bridge_s0_wdata;                            // mm_interconnect_1:axilite_pipeline_bridge_s0_wdata -> axilite_pipeline_bridge:s0_wdata
	wire         mm_interconnect_1_axilite_pipeline_bridge_s0_arvalid;                          // mm_interconnect_1:axilite_pipeline_bridge_s0_arvalid -> axilite_pipeline_bridge:s0_arvalid
	wire         mm_interconnect_1_axilite_pipeline_bridge_s0_bvalid;                           // axilite_pipeline_bridge:s0_bvalid -> mm_interconnect_1:axilite_pipeline_bridge_s0_bvalid
	wire         mm_interconnect_1_axilite_pipeline_bridge_s0_awvalid;                          // mm_interconnect_1:axilite_pipeline_bridge_s0_awvalid -> axilite_pipeline_bridge:s0_awvalid
	wire         mm_interconnect_1_axilite_pipeline_bridge_s0_rvalid;                           // axilite_pipeline_bridge:s0_rvalid -> mm_interconnect_1:axilite_pipeline_bridge_s0_rvalid

	hssi_ss_1_altera_merlin_axi_translator_1950_yxywpoy #(
		.USE_S0_AWID                       (0),
		.USE_S0_AWREGION                   (0),
		.USE_M0_AWREGION                   (0),
		.USE_S0_AWLEN                      (0),
		.USE_S0_AWSIZE                     (0),
		.USE_S0_AWBURST                    (0),
		.USE_S0_AWLOCK                     (0),
		.USE_M0_AWLOCK                     (0),
		.USE_S0_AWCACHE                    (0),
		.USE_M0_AWCACHE                    (0),
		.USE_M0_AWPROT                     (0),
		.USE_S0_AWQOS                      (0),
		.USE_M0_AWQOS                      (0),
		.USE_S0_WSTRB                      (1),
		.USE_M0_WLAST                      (0),
		.USE_S0_BID                        (0),
		.USE_S0_BRESP                      (1),
		.USE_M0_BRESP                      (1),
		.USE_S0_ARID                       (0),
		.USE_S0_ARREGION                   (0),
		.USE_M0_ARREGION                   (0),
		.USE_S0_ARLEN                      (0),
		.USE_S0_ARSIZE                     (0),
		.USE_S0_ARBURST                    (0),
		.USE_S0_ARLOCK                     (0),
		.USE_M0_ARLOCK                     (0),
		.USE_M0_ARCACHE                    (0),
		.USE_M0_ARQOS                      (0),
		.USE_M0_ARPROT                     (0),
		.USE_S0_ARCACHE                    (0),
		.USE_S0_ARQOS                      (0),
		.USE_S0_RID                        (0),
		.USE_S0_RRESP                      (1),
		.USE_M0_RRESP                      (1),
		.USE_S0_RLAST                      (0),
		.M0_ID_WIDTH                       (4),
		.DATA_WIDTH                        (32),
		.M0_SAI_WIDTH                      (4),
		.S0_SAI_WIDTH                      (4),
		.USER_DATA_WIDTH                   (4),
		.M0_USER_ADDRCHK_WIDTH             (4),
		.S0_USER_ADDRCHK_WIDTH             (4),
		.S0_ID_WIDTH                       (4),
		.M0_ADDR_WIDTH                     (26),
		.S0_WRITE_ADDR_USER_WIDTH          (1),
		.S0_READ_ADDR_USER_WIDTH           (1),
		.M0_WRITE_ADDR_USER_WIDTH          (1),
		.M0_READ_ADDR_USER_WIDTH           (1),
		.S0_WRITE_DATA_USER_WIDTH          (1),
		.S0_WRITE_RESPONSE_DATA_USER_WIDTH (1),
		.S0_READ_DATA_USER_WIDTH           (1),
		.M0_WRITE_DATA_USER_WIDTH          (1),
		.M0_WRITE_RESPONSE_DATA_USER_WIDTH (1),
		.M0_READ_DATA_USER_WIDTH           (1),
		.S0_ADDR_WIDTH                     (26),
		.USE_S0_AWUSER                     (0),
		.USE_S0_ARUSER                     (0),
		.USE_S0_WUSER                      (0),
		.USE_S0_RUSER                      (0),
		.USE_S0_BUSER                      (0),
		.USE_M0_AWUSER                     (0),
		.USE_M0_ARUSER                     (0),
		.USE_M0_WUSER                      (0),
		.USE_M0_RUSER                      (0),
		.USE_M0_BUSER                      (0),
		.M0_AXI_VERSION                    ("AXI4Lite"),
		.M0_BURST_LENGTH_WIDTH             (4),
		.S0_BURST_LENGTH_WIDTH             (4),
		.M0_LOCK_WIDTH                     (2),
		.S0_LOCK_WIDTH                     (2),
		.S0_AXI_VERSION                    ("AXI4Lite"),
		.ACE_LITE_SUPPORT                  (0),
		.USE_M0_AWUSER_ADDRCHK             (0),
		.USE_M0_AWUSER_SAI                 (0),
		.USE_M0_ARUSER_ADDRCHK             (0),
		.USE_M0_ARUSER_SAI                 (0),
		.USE_M0_WUSER_DATACHK              (0),
		.USE_M0_WUSER_POISON               (0),
		.USE_M0_RUSER_DATACHK              (0),
		.USE_M0_RUSER_POISON               (0),
		.USE_M0_WUSER_DATA                 (0),
		.USE_M0_RUSER_DATA                 (0),
		.USE_S0_AWUSER_ADDRCHK             (0),
		.USE_S0_AWUSER_SAI                 (0),
		.USE_S0_ARUSER_ADDRCHK             (0),
		.USE_S0_ARUSER_SAI                 (0),
		.USE_S0_WUSER_DATACHK              (0),
		.USE_S0_WUSER_POISON               (0),
		.USE_S0_RUSER_DATACHK              (0),
		.USE_S0_WUSER_DATA                 (0),
		.USE_S0_RUSER_DATA                 (0),
		.USE_S0_RUSER_POISON               (0),
		.REGENERATE_ADDRCHK                (0),
		.ROLE_BASED_USER                   (0)
	) axi4_lite_inst (
		.aclk              (clk_clk),                            //   input,   width = 1,       clk.clk
		.aresetn           (reset_reset_n),                      //   input,   width = 1, clk_reset.reset_n
		.m0_awaddr         (axi4_lite_inst_m0_awaddr),           //  output,  width = 26,        m0.awaddr
		.m0_awprot         (axi4_lite_inst_m0_awprot),           //  output,   width = 3,          .awprot
		.m0_awvalid        (axi4_lite_inst_m0_awvalid),          //  output,   width = 1,          .awvalid
		.m0_awready        (axi4_lite_inst_m0_awready),          //   input,   width = 1,          .awready
		.m0_wdata          (axi4_lite_inst_m0_wdata),            //  output,  width = 32,          .wdata
		.m0_wstrb          (axi4_lite_inst_m0_wstrb),            //  output,   width = 4,          .wstrb
		.m0_wvalid         (axi4_lite_inst_m0_wvalid),           //  output,   width = 1,          .wvalid
		.m0_wready         (axi4_lite_inst_m0_wready),           //   input,   width = 1,          .wready
		.m0_bresp          (axi4_lite_inst_m0_bresp),            //   input,   width = 2,          .bresp
		.m0_bvalid         (axi4_lite_inst_m0_bvalid),           //   input,   width = 1,          .bvalid
		.m0_bready         (axi4_lite_inst_m0_bready),           //  output,   width = 1,          .bready
		.m0_araddr         (axi4_lite_inst_m0_araddr),           //  output,  width = 26,          .araddr
		.m0_arprot         (axi4_lite_inst_m0_arprot),           //  output,   width = 3,          .arprot
		.m0_arvalid        (axi4_lite_inst_m0_arvalid),          //  output,   width = 1,          .arvalid
		.m0_arready        (axi4_lite_inst_m0_arready),          //   input,   width = 1,          .arready
		.m0_rdata          (axi4_lite_inst_m0_rdata),            //   input,  width = 32,          .rdata
		.m0_rresp          (axi4_lite_inst_m0_rresp),            //   input,   width = 2,          .rresp
		.m0_rvalid         (axi4_lite_inst_m0_rvalid),           //   input,   width = 1,          .rvalid
		.m0_rready         (axi4_lite_inst_m0_rready),           //  output,   width = 1,          .rready
		.s0_awaddr         (axilite_pipeline_bridge_m0_awaddr),  //   input,  width = 26,        s0.awaddr
		.s0_awprot         (axilite_pipeline_bridge_m0_awprot),  //   input,   width = 3,          .awprot
		.s0_awvalid        (axilite_pipeline_bridge_m0_awvalid), //   input,   width = 1,          .awvalid
		.s0_awready        (axilite_pipeline_bridge_m0_awready), //  output,   width = 1,          .awready
		.s0_wdata          (axilite_pipeline_bridge_m0_wdata),   //   input,  width = 32,          .wdata
		.s0_wstrb          (axilite_pipeline_bridge_m0_wstrb),   //   input,   width = 4,          .wstrb
		.s0_wvalid         (axilite_pipeline_bridge_m0_wvalid),  //   input,   width = 1,          .wvalid
		.s0_wready         (axilite_pipeline_bridge_m0_wready),  //  output,   width = 1,          .wready
		.s0_bresp          (axilite_pipeline_bridge_m0_bresp),   //  output,   width = 2,          .bresp
		.s0_bvalid         (axilite_pipeline_bridge_m0_bvalid),  //  output,   width = 1,          .bvalid
		.s0_bready         (axilite_pipeline_bridge_m0_bready),  //   input,   width = 1,          .bready
		.s0_araddr         (axilite_pipeline_bridge_m0_araddr),  //   input,  width = 26,          .araddr
		.s0_arprot         (axilite_pipeline_bridge_m0_arprot),  //   input,   width = 3,          .arprot
		.s0_arvalid        (axilite_pipeline_bridge_m0_arvalid), //   input,   width = 1,          .arvalid
		.s0_arready        (axilite_pipeline_bridge_m0_arready), //  output,   width = 1,          .arready
		.s0_rdata          (axilite_pipeline_bridge_m0_rdata),   //  output,  width = 32,          .rdata
		.s0_rresp          (axilite_pipeline_bridge_m0_rresp),   //  output,   width = 2,          .rresp
		.s0_rvalid         (axilite_pipeline_bridge_m0_rvalid),  //  output,   width = 1,          .rvalid
		.s0_rready         (axilite_pipeline_bridge_m0_rready),  //   input,   width = 1,          .rready
		.m0_wuser_datachk  (),                                   // (terminated),                        
		.m0_wuser_data     (),                                   // (terminated),                        
		.m0_wuser_poison   (),                                   // (terminated),                        
		.m0_awuser_addrchk (),                                   // (terminated),                        
		.m0_awuser_sai     (),                                   // (terminated),                        
		.m0_ruser_datachk  (4'b0000),                            // (terminated),                        
		.m0_ruser_data     (4'b0000),                            // (terminated),                        
		.m0_ruser_poison   (1'b0),                               // (terminated),                        
		.m0_aruser_addrchk (),                                   // (terminated),                        
		.m0_aruser_sai     (),                                   // (terminated),                        
		.s0_ruser_datachk  (),                                   // (terminated),                        
		.s0_ruser_data     (),                                   // (terminated),                        
		.s0_ruser_poison   (),                                   // (terminated),                        
		.s0_awuser_addrchk (4'b0000),                            // (terminated),                        
		.s0_awuser_sai     (4'b0000),                            // (terminated),                        
		.s0_wuser_datachk  (4'b0000),                            // (terminated),                        
		.s0_wuser_data     (4'b0000),                            // (terminated),                        
		.s0_wuser_poison   (1'b0),                               // (terminated),                        
		.s0_aruser_addrchk (4'b0000),                            // (terminated),                        
		.s0_aruser_sai     (4'b0000)                             // (terminated),                        
	);

	hssi_ss_1_altera_merlin_master_translator_192_lykd4la #(
		.AV_ADDRESS_W                (16),
		.AV_DATA_W                   (32),
		.AV_BURSTCOUNT_W             (1),
		.AV_BYTEENABLE_W             (4),
		.UAV_ADDRESS_W               (16),
		.UAV_BURSTCOUNT_W            (1),
		.USE_READ                    (1),
		.USE_WRITE                   (1),
		.USE_BEGINBURSTTRANSFER      (0),
		.USE_BEGINTRANSFER           (0),
		.USE_CHIPSELECT              (0),
		.USE_BURSTCOUNT              (0),
		.USE_READDATAVALID           (1),
		.USE_WAITREQUEST             (1),
		.USE_READRESPONSE            (0),
		.USE_WRITERESPONSE           (0),
		.AV_SYMBOLS_PER_WORD         (4),
		.AV_ADDRESS_SYMBOLS          (1),
		.AV_BURSTCOUNT_SYMBOLS       (1),
		.AV_CONSTANT_BURST_BEHAVIOR  (0),
		.UAV_CONSTANT_BURST_BEHAVIOR (0),
		.AV_LINEWRAPBURSTS           (0),
		.AV_REGISTERINCOMINGSIGNALS  (0),
		.SYNC_RESET                  (0),
		.WAITREQUEST_ALLOWANCE       (0),
		.USE_OUTPUTENABLE            (0)
	) p0_eth_reconfig_inst (
		.clk                    (clk_clk),                                                                   //   input,   width = 1,                       clk.clk
		.reset                  (~reset_reset_n),                                                            //   input,   width = 1,                     reset.reset
		.uav_address            (p0_eth_reconfig_address),                                                   //  output,  width = 16, avalon_universal_master_0.address
		.uav_burstcount         (p0_eth_reconfig_burstcount),                                                //  output,   width = 1,                          .burstcount
		.uav_read               (p0_eth_reconfig_read),                                                      //  output,   width = 1,                          .read
		.uav_write              (p0_eth_reconfig_write),                                                     //  output,   width = 1,                          .write
		.uav_waitrequest        (p0_eth_reconfig_waitrequest),                                               //   input,   width = 1,                          .waitrequest
		.uav_readdatavalid      (p0_eth_reconfig_readdatavalid),                                             //   input,   width = 1,                          .readdatavalid
		.uav_byteenable         (p0_eth_reconfig_byteenable),                                                //  output,   width = 4,                          .byteenable
		.uav_readdata           (p0_eth_reconfig_readdata),                                                  //   input,  width = 32,                          .readdata
		.uav_writedata          (p0_eth_reconfig_writedata),                                                 //  output,  width = 32,                          .writedata
		.uav_lock               (p0_eth_reconfig_lock),                                                      //  output,   width = 1,                          .lock
		.uav_debugaccess        (p0_eth_reconfig_debugaccess),                                               //  output,   width = 1,                          .debugaccess
		.av_address             (mm_interconnect_0_p0_eth_reconfig_inst_avalon_anti_master_0_address),       //   input,  width = 16,      avalon_anti_master_0.address
		.av_waitrequest         (mm_interconnect_0_p0_eth_reconfig_inst_avalon_anti_master_0_waitrequest),   //  output,   width = 1,                          .waitrequest
		.av_byteenable          (mm_interconnect_0_p0_eth_reconfig_inst_avalon_anti_master_0_byteenable),    //   input,   width = 4,                          .byteenable
		.av_read                (mm_interconnect_0_p0_eth_reconfig_inst_avalon_anti_master_0_read),          //   input,   width = 1,                          .read
		.av_readdata            (mm_interconnect_0_p0_eth_reconfig_inst_avalon_anti_master_0_readdata),      //  output,  width = 32,                          .readdata
		.av_readdatavalid       (mm_interconnect_0_p0_eth_reconfig_inst_avalon_anti_master_0_readdatavalid), //  output,   width = 1,                          .readdatavalid
		.av_write               (mm_interconnect_0_p0_eth_reconfig_inst_avalon_anti_master_0_write),         //   input,   width = 1,                          .write
		.av_writedata           (mm_interconnect_0_p0_eth_reconfig_inst_avalon_anti_master_0_writedata),     //   input,  width = 32,                          .writedata
		.av_burstcount          (1'b1),                                                                      // (terminated),                                        
		.av_beginbursttransfer  (1'b0),                                                                      // (terminated),                                        
		.av_begintransfer       (1'b0),                                                                      // (terminated),                                        
		.av_chipselect          (1'b0),                                                                      // (terminated),                                        
		.av_lock                (1'b0),                                                                      // (terminated),                                        
		.av_debugaccess         (1'b0),                                                                      // (terminated),                                        
		.uav_outputenable       (1'b0),                                                                      // (terminated),                                        
		.uav_clken              (),                                                                          // (terminated),                                        
		.av_clken               (1'b1),                                                                      // (terminated),                                        
		.uav_response           (2'b00),                                                                     // (terminated),                                        
		.av_response            (),                                                                          // (terminated),                                        
		.uav_writeresponsevalid (1'b0),                                                                      // (terminated),                                        
		.av_writeresponsevalid  ()                                                                           // (terminated),                                        
	);

	hssi_ss_1_altera_merlin_master_translator_192_lykd4la #(
		.AV_ADDRESS_W                (20),
		.AV_DATA_W                   (32),
		.AV_BURSTCOUNT_W             (1),
		.AV_BYTEENABLE_W             (4),
		.UAV_ADDRESS_W               (20),
		.UAV_BURSTCOUNT_W            (1),
		.USE_READ                    (1),
		.USE_WRITE                   (1),
		.USE_BEGINBURSTTRANSFER      (0),
		.USE_BEGINTRANSFER           (0),
		.USE_CHIPSELECT              (0),
		.USE_BURSTCOUNT              (0),
		.USE_READDATAVALID           (1),
		.USE_WAITREQUEST             (1),
		.USE_READRESPONSE            (0),
		.USE_WRITERESPONSE           (0),
		.AV_SYMBOLS_PER_WORD         (4),
		.AV_ADDRESS_SYMBOLS          (1),
		.AV_BURSTCOUNT_SYMBOLS       (1),
		.AV_CONSTANT_BURST_BEHAVIOR  (0),
		.UAV_CONSTANT_BURST_BEHAVIOR (0),
		.AV_LINEWRAPBURSTS           (0),
		.AV_REGISTERINCOMINGSIGNALS  (0),
		.SYNC_RESET                  (0),
		.WAITREQUEST_ALLOWANCE       (0),
		.USE_OUTPUTENABLE            (0)
	) p0_c0_xcvr_reconfig_inst (
		.clk                    (clk_clk),                                                                       //   input,   width = 1,                       clk.clk
		.reset                  (~reset_reset_n),                                                                //   input,   width = 1,                     reset.reset
		.uav_address            (p0_c0_xcvr_reconfig_address),                                                   //  output,  width = 20, avalon_universal_master_0.address
		.uav_burstcount         (p0_c0_xcvr_reconfig_burstcount),                                                //  output,   width = 1,                          .burstcount
		.uav_read               (p0_c0_xcvr_reconfig_read),                                                      //  output,   width = 1,                          .read
		.uav_write              (p0_c0_xcvr_reconfig_write),                                                     //  output,   width = 1,                          .write
		.uav_waitrequest        (p0_c0_xcvr_reconfig_waitrequest),                                               //   input,   width = 1,                          .waitrequest
		.uav_readdatavalid      (p0_c0_xcvr_reconfig_readdatavalid),                                             //   input,   width = 1,                          .readdatavalid
		.uav_byteenable         (p0_c0_xcvr_reconfig_byteenable),                                                //  output,   width = 4,                          .byteenable
		.uav_readdata           (p0_c0_xcvr_reconfig_readdata),                                                  //   input,  width = 32,                          .readdata
		.uav_writedata          (p0_c0_xcvr_reconfig_writedata),                                                 //  output,  width = 32,                          .writedata
		.uav_lock               (p0_c0_xcvr_reconfig_lock),                                                      //  output,   width = 1,                          .lock
		.uav_debugaccess        (p0_c0_xcvr_reconfig_debugaccess),                                               //  output,   width = 1,                          .debugaccess
		.av_address             (mm_interconnect_0_p0_c0_xcvr_reconfig_inst_avalon_anti_master_0_address),       //   input,  width = 20,      avalon_anti_master_0.address
		.av_waitrequest         (mm_interconnect_0_p0_c0_xcvr_reconfig_inst_avalon_anti_master_0_waitrequest),   //  output,   width = 1,                          .waitrequest
		.av_byteenable          (mm_interconnect_0_p0_c0_xcvr_reconfig_inst_avalon_anti_master_0_byteenable),    //   input,   width = 4,                          .byteenable
		.av_read                (mm_interconnect_0_p0_c0_xcvr_reconfig_inst_avalon_anti_master_0_read),          //   input,   width = 1,                          .read
		.av_readdata            (mm_interconnect_0_p0_c0_xcvr_reconfig_inst_avalon_anti_master_0_readdata),      //  output,  width = 32,                          .readdata
		.av_readdatavalid       (mm_interconnect_0_p0_c0_xcvr_reconfig_inst_avalon_anti_master_0_readdatavalid), //  output,   width = 1,                          .readdatavalid
		.av_write               (mm_interconnect_0_p0_c0_xcvr_reconfig_inst_avalon_anti_master_0_write),         //   input,   width = 1,                          .write
		.av_writedata           (mm_interconnect_0_p0_c0_xcvr_reconfig_inst_avalon_anti_master_0_writedata),     //   input,  width = 32,                          .writedata
		.av_burstcount          (1'b1),                                                                          // (terminated),                                        
		.av_beginbursttransfer  (1'b0),                                                                          // (terminated),                                        
		.av_begintransfer       (1'b0),                                                                          // (terminated),                                        
		.av_chipselect          (1'b0),                                                                          // (terminated),                                        
		.av_lock                (1'b0),                                                                          // (terminated),                                        
		.av_debugaccess         (1'b0),                                                                          // (terminated),                                        
		.uav_outputenable       (1'b0),                                                                          // (terminated),                                        
		.uav_clken              (),                                                                              // (terminated),                                        
		.av_clken               (1'b1),                                                                          // (terminated),                                        
		.uav_response           (2'b00),                                                                         // (terminated),                                        
		.av_response            (),                                                                              // (terminated),                                        
		.uav_writeresponsevalid (1'b0),                                                                          // (terminated),                                        
		.av_writeresponsevalid  ()                                                                               // (terminated),                                        
	);

	hssi_ss_1_altera_merlin_master_translator_192_lykd4la #(
		.AV_ADDRESS_W                (10),
		.AV_DATA_W                   (32),
		.AV_BURSTCOUNT_W             (1),
		.AV_BYTEENABLE_W             (4),
		.UAV_ADDRESS_W               (10),
		.UAV_BURSTCOUNT_W            (1),
		.USE_READ                    (1),
		.USE_WRITE                   (1),
		.USE_BEGINBURSTTRANSFER      (0),
		.USE_BEGINTRANSFER           (0),
		.USE_CHIPSELECT              (0),
		.USE_BURSTCOUNT              (0),
		.USE_READDATAVALID           (1),
		.USE_WAITREQUEST             (1),
		.USE_READRESPONSE            (0),
		.USE_WRITERESPONSE           (0),
		.AV_SYMBOLS_PER_WORD         (4),
		.AV_ADDRESS_SYMBOLS          (1),
		.AV_BURSTCOUNT_SYMBOLS       (1),
		.AV_CONSTANT_BURST_BEHAVIOR  (0),
		.UAV_CONSTANT_BURST_BEHAVIOR (0),
		.AV_LINEWRAPBURSTS           (0),
		.AV_REGISTERINCOMINGSIGNALS  (0),
		.SYNC_RESET                  (0),
		.WAITREQUEST_ALLOWANCE       (0),
		.USE_OUTPUTENABLE            (0)
	) ss_reconfig_inst (
		.clk                    (clk_clk),                                                               //   input,   width = 1,                       clk.clk
		.reset                  (~reset_reset_n),                                                        //   input,   width = 1,                     reset.reset
		.uav_address            (ss_reconfig_address),                                                   //  output,  width = 10, avalon_universal_master_0.address
		.uav_burstcount         (ss_reconfig_burstcount),                                                //  output,   width = 1,                          .burstcount
		.uav_read               (ss_reconfig_read),                                                      //  output,   width = 1,                          .read
		.uav_write              (ss_reconfig_write),                                                     //  output,   width = 1,                          .write
		.uav_waitrequest        (ss_reconfig_waitrequest),                                               //   input,   width = 1,                          .waitrequest
		.uav_readdatavalid      (ss_reconfig_readdatavalid),                                             //   input,   width = 1,                          .readdatavalid
		.uav_byteenable         (ss_reconfig_byteenable),                                                //  output,   width = 4,                          .byteenable
		.uav_readdata           (ss_reconfig_readdata),                                                  //   input,  width = 32,                          .readdata
		.uav_writedata          (ss_reconfig_writedata),                                                 //  output,  width = 32,                          .writedata
		.uav_lock               (ss_reconfig_lock),                                                      //  output,   width = 1,                          .lock
		.uav_debugaccess        (ss_reconfig_debugaccess),                                               //  output,   width = 1,                          .debugaccess
		.av_address             (mm_interconnect_0_ss_reconfig_inst_avalon_anti_master_0_address),       //   input,  width = 10,      avalon_anti_master_0.address
		.av_waitrequest         (mm_interconnect_0_ss_reconfig_inst_avalon_anti_master_0_waitrequest),   //  output,   width = 1,                          .waitrequest
		.av_byteenable          (mm_interconnect_0_ss_reconfig_inst_avalon_anti_master_0_byteenable),    //   input,   width = 4,                          .byteenable
		.av_read                (mm_interconnect_0_ss_reconfig_inst_avalon_anti_master_0_read),          //   input,   width = 1,                          .read
		.av_readdata            (mm_interconnect_0_ss_reconfig_inst_avalon_anti_master_0_readdata),      //  output,  width = 32,                          .readdata
		.av_readdatavalid       (mm_interconnect_0_ss_reconfig_inst_avalon_anti_master_0_readdatavalid), //  output,   width = 1,                          .readdatavalid
		.av_write               (mm_interconnect_0_ss_reconfig_inst_avalon_anti_master_0_write),         //   input,   width = 1,                          .write
		.av_writedata           (mm_interconnect_0_ss_reconfig_inst_avalon_anti_master_0_writedata),     //   input,  width = 32,                          .writedata
		.av_burstcount          (1'b1),                                                                  // (terminated),                                        
		.av_beginbursttransfer  (1'b0),                                                                  // (terminated),                                        
		.av_begintransfer       (1'b0),                                                                  // (terminated),                                        
		.av_chipselect          (1'b0),                                                                  // (terminated),                                        
		.av_lock                (1'b0),                                                                  // (terminated),                                        
		.av_debugaccess         (1'b0),                                                                  // (terminated),                                        
		.uav_outputenable       (1'b0),                                                                  // (terminated),                                        
		.uav_clken              (),                                                                      // (terminated),                                        
		.av_clken               (1'b1),                                                                  // (terminated),                                        
		.uav_response           (2'b00),                                                                 // (terminated),                                        
		.av_response            (),                                                                      // (terminated),                                        
		.uav_writeresponsevalid (1'b0),                                                                  // (terminated),                                        
		.av_writeresponsevalid  ()                                                                       // (terminated),                                        
	);

	altera_error_response_slave #(
		.AXI_ID_W           (4),
		.AXI_ADDR_W         (26),
		.AXI_DATA_W         (32),
		.SUPPORT_CSR        (0),
		.LOG_CSR_DEPTH      (8),
		.REGISTER_AV_INPUTS (1),
		.SYNC_RESET         (0)
	) default_slave_inst (
		.aclk         (clk_clk),                                                   //   input,   width = 1,          clk.clk
		.aresetn      (reset_reset_n),                                             //   input,   width = 1,    clk_reset.reset_n
		.awid         (mm_interconnect_0_default_slave_inst_axi_error_if_awid),    //   input,   width = 4, axi_error_if.awid
		.awaddr       (mm_interconnect_0_default_slave_inst_axi_error_if_awaddr),  //   input,  width = 26,             .awaddr
		.awlen        (mm_interconnect_0_default_slave_inst_axi_error_if_awlen),   //   input,   width = 4,             .awlen
		.awsize       (mm_interconnect_0_default_slave_inst_axi_error_if_awsize),  //   input,   width = 3,             .awsize
		.awburst      (mm_interconnect_0_default_slave_inst_axi_error_if_awburst), //   input,   width = 2,             .awburst
		.awlock       (mm_interconnect_0_default_slave_inst_axi_error_if_awlock),  //   input,   width = 2,             .awlock
		.awcache      (mm_interconnect_0_default_slave_inst_axi_error_if_awcache), //   input,   width = 4,             .awcache
		.awprot       (mm_interconnect_0_default_slave_inst_axi_error_if_awprot),  //   input,   width = 3,             .awprot
		.awvalid      (mm_interconnect_0_default_slave_inst_axi_error_if_awvalid), //   input,   width = 1,             .awvalid
		.awready      (mm_interconnect_0_default_slave_inst_axi_error_if_awready), //  output,   width = 1,             .awready
		.wid          (mm_interconnect_0_default_slave_inst_axi_error_if_wid),     //   input,   width = 4,             .wid
		.wdata        (mm_interconnect_0_default_slave_inst_axi_error_if_wdata),   //   input,  width = 32,             .wdata
		.wstrb        (mm_interconnect_0_default_slave_inst_axi_error_if_wstrb),   //   input,   width = 4,             .wstrb
		.wlast        (mm_interconnect_0_default_slave_inst_axi_error_if_wlast),   //   input,   width = 1,             .wlast
		.wvalid       (mm_interconnect_0_default_slave_inst_axi_error_if_wvalid),  //   input,   width = 1,             .wvalid
		.wready       (mm_interconnect_0_default_slave_inst_axi_error_if_wready),  //  output,   width = 1,             .wready
		.bid          (mm_interconnect_0_default_slave_inst_axi_error_if_bid),     //  output,   width = 4,             .bid
		.bresp        (mm_interconnect_0_default_slave_inst_axi_error_if_bresp),   //  output,   width = 2,             .bresp
		.bvalid       (mm_interconnect_0_default_slave_inst_axi_error_if_bvalid),  //  output,   width = 1,             .bvalid
		.bready       (mm_interconnect_0_default_slave_inst_axi_error_if_bready),  //   input,   width = 1,             .bready
		.arid         (mm_interconnect_0_default_slave_inst_axi_error_if_arid),    //   input,   width = 4,             .arid
		.araddr       (mm_interconnect_0_default_slave_inst_axi_error_if_araddr),  //   input,  width = 26,             .araddr
		.arlen        (mm_interconnect_0_default_slave_inst_axi_error_if_arlen),   //   input,   width = 4,             .arlen
		.arsize       (mm_interconnect_0_default_slave_inst_axi_error_if_arsize),  //   input,   width = 3,             .arsize
		.arburst      (mm_interconnect_0_default_slave_inst_axi_error_if_arburst), //   input,   width = 2,             .arburst
		.arlock       (mm_interconnect_0_default_slave_inst_axi_error_if_arlock),  //   input,   width = 2,             .arlock
		.arcache      (mm_interconnect_0_default_slave_inst_axi_error_if_arcache), //   input,   width = 4,             .arcache
		.arprot       (mm_interconnect_0_default_slave_inst_axi_error_if_arprot),  //   input,   width = 3,             .arprot
		.arvalid      (mm_interconnect_0_default_slave_inst_axi_error_if_arvalid), //   input,   width = 1,             .arvalid
		.arready      (mm_interconnect_0_default_slave_inst_axi_error_if_arready), //  output,   width = 1,             .arready
		.rid          (mm_interconnect_0_default_slave_inst_axi_error_if_rid),     //  output,   width = 4,             .rid
		.rdata        (mm_interconnect_0_default_slave_inst_axi_error_if_rdata),   //  output,  width = 32,             .rdata
		.rresp        (mm_interconnect_0_default_slave_inst_axi_error_if_rresp),   //  output,   width = 2,             .rresp
		.rlast        (mm_interconnect_0_default_slave_inst_axi_error_if_rlast),   //  output,   width = 1,             .rlast
		.rvalid       (mm_interconnect_0_default_slave_inst_axi_error_if_rvalid),  //  output,   width = 1,             .rvalid
		.rready       (mm_interconnect_0_default_slave_inst_axi_error_if_rready),  //   input,   width = 1,             .rready
		.av_address   (12'b000000000000),                                          // (terminated),                           
		.av_write     (1'b0),                                                      // (terminated),                           
		.av_read      (1'b0),                                                      // (terminated),                           
		.av_writedata (32'b00000000000000000000000000000000),                      // (terminated),                           
		.av_readdata  (),                                                          // (terminated),                           
		.irq          ()                                                           // (terminated),                           
	);

	hssi_ss_1_altera_merlin_master_translator_192_lykd4la #(
		.AV_ADDRESS_W                (17),
		.AV_DATA_W                   (32),
		.AV_BURSTCOUNT_W             (1),
		.AV_BYTEENABLE_W             (4),
		.UAV_ADDRESS_W               (17),
		.UAV_BURSTCOUNT_W            (1),
		.USE_READ                    (1),
		.USE_WRITE                   (1),
		.USE_BEGINBURSTTRANSFER      (0),
		.USE_BEGINTRANSFER           (0),
		.USE_CHIPSELECT              (0),
		.USE_BURSTCOUNT              (0),
		.USE_READDATAVALID           (1),
		.USE_WAITREQUEST             (1),
		.USE_READRESPONSE            (0),
		.USE_WRITERESPONSE           (0),
		.AV_SYMBOLS_PER_WORD         (4),
		.AV_ADDRESS_SYMBOLS          (1),
		.AV_BURSTCOUNT_SYMBOLS       (1),
		.AV_CONSTANT_BURST_BEHAVIOR  (0),
		.UAV_CONSTANT_BURST_BEHAVIOR (0),
		.AV_LINEWRAPBURSTS           (0),
		.AV_REGISTERINCOMINGSIGNALS  (0),
		.SYNC_RESET                  (0),
		.WAITREQUEST_ALLOWANCE       (0),
		.USE_OUTPUTENABLE            (0)
	) ptp_asym_reconfig_inst (
		.clk                    (clk_clk),                                                                     //   input,   width = 1,                       clk.clk
		.reset                  (~reset_reset_n),                                                              //   input,   width = 1,                     reset.reset
		.uav_address            (ptp_asym_reconfig_address),                                                   //  output,  width = 17, avalon_universal_master_0.address
		.uav_burstcount         (ptp_asym_reconfig_burstcount),                                                //  output,   width = 1,                          .burstcount
		.uav_read               (ptp_asym_reconfig_read),                                                      //  output,   width = 1,                          .read
		.uav_write              (ptp_asym_reconfig_write),                                                     //  output,   width = 1,                          .write
		.uav_waitrequest        (ptp_asym_reconfig_waitrequest),                                               //   input,   width = 1,                          .waitrequest
		.uav_readdatavalid      (ptp_asym_reconfig_readdatavalid),                                             //   input,   width = 1,                          .readdatavalid
		.uav_byteenable         (ptp_asym_reconfig_byteenable),                                                //  output,   width = 4,                          .byteenable
		.uav_readdata           (ptp_asym_reconfig_readdata),                                                  //   input,  width = 32,                          .readdata
		.uav_writedata          (ptp_asym_reconfig_writedata),                                                 //  output,  width = 32,                          .writedata
		.uav_lock               (ptp_asym_reconfig_lock),                                                      //  output,   width = 1,                          .lock
		.uav_debugaccess        (ptp_asym_reconfig_debugaccess),                                               //  output,   width = 1,                          .debugaccess
		.av_address             (mm_interconnect_0_ptp_asym_reconfig_inst_avalon_anti_master_0_address),       //   input,  width = 17,      avalon_anti_master_0.address
		.av_waitrequest         (mm_interconnect_0_ptp_asym_reconfig_inst_avalon_anti_master_0_waitrequest),   //  output,   width = 1,                          .waitrequest
		.av_byteenable          (mm_interconnect_0_ptp_asym_reconfig_inst_avalon_anti_master_0_byteenable),    //   input,   width = 4,                          .byteenable
		.av_read                (mm_interconnect_0_ptp_asym_reconfig_inst_avalon_anti_master_0_read),          //   input,   width = 1,                          .read
		.av_readdata            (mm_interconnect_0_ptp_asym_reconfig_inst_avalon_anti_master_0_readdata),      //  output,  width = 32,                          .readdata
		.av_readdatavalid       (mm_interconnect_0_ptp_asym_reconfig_inst_avalon_anti_master_0_readdatavalid), //  output,   width = 1,                          .readdatavalid
		.av_write               (mm_interconnect_0_ptp_asym_reconfig_inst_avalon_anti_master_0_write),         //   input,   width = 1,                          .write
		.av_writedata           (mm_interconnect_0_ptp_asym_reconfig_inst_avalon_anti_master_0_writedata),     //   input,  width = 32,                          .writedata
		.av_burstcount          (1'b1),                                                                        // (terminated),                                        
		.av_beginbursttransfer  (1'b0),                                                                        // (terminated),                                        
		.av_begintransfer       (1'b0),                                                                        // (terminated),                                        
		.av_chipselect          (1'b0),                                                                        // (terminated),                                        
		.av_lock                (1'b0),                                                                        // (terminated),                                        
		.av_debugaccess         (1'b0),                                                                        // (terminated),                                        
		.uav_outputenable       (1'b0),                                                                        // (terminated),                                        
		.uav_clken              (),                                                                            // (terminated),                                        
		.av_clken               (1'b1),                                                                        // (terminated),                                        
		.uav_response           (2'b00),                                                                       // (terminated),                                        
		.av_response            (),                                                                            // (terminated),                                        
		.uav_writeresponsevalid (1'b0),                                                                        // (terminated),                                        
		.av_writeresponsevalid  ()                                                                             // (terminated),                                        
	);

	hssi_ss_1_altera_merlin_master_translator_192_lykd4la #(
		.AV_ADDRESS_W                (17),
		.AV_DATA_W                   (32),
		.AV_BURSTCOUNT_W             (1),
		.AV_BYTEENABLE_W             (4),
		.UAV_ADDRESS_W               (17),
		.UAV_BURSTCOUNT_W            (1),
		.USE_READ                    (1),
		.USE_WRITE                   (1),
		.USE_BEGINBURSTTRANSFER      (0),
		.USE_BEGINTRANSFER           (0),
		.USE_CHIPSELECT              (0),
		.USE_BURSTCOUNT              (0),
		.USE_READDATAVALID           (1),
		.USE_WAITREQUEST             (1),
		.USE_READRESPONSE            (0),
		.USE_WRITERESPONSE           (0),
		.AV_SYMBOLS_PER_WORD         (4),
		.AV_ADDRESS_SYMBOLS          (1),
		.AV_BURSTCOUNT_SYMBOLS       (1),
		.AV_CONSTANT_BURST_BEHAVIOR  (0),
		.UAV_CONSTANT_BURST_BEHAVIOR (0),
		.AV_LINEWRAPBURSTS           (0),
		.AV_REGISTERINCOMINGSIGNALS  (0),
		.SYNC_RESET                  (0),
		.WAITREQUEST_ALLOWANCE       (0),
		.USE_OUTPUTENABLE            (0)
	) ptp_p2p_reconfig_inst (
		.clk                    (clk_clk),                                                                    //   input,   width = 1,                       clk.clk
		.reset                  (~reset_reset_n),                                                             //   input,   width = 1,                     reset.reset
		.uav_address            (ptp_p2p_reconfig_address),                                                   //  output,  width = 17, avalon_universal_master_0.address
		.uav_burstcount         (ptp_p2p_reconfig_burstcount),                                                //  output,   width = 1,                          .burstcount
		.uav_read               (ptp_p2p_reconfig_read),                                                      //  output,   width = 1,                          .read
		.uav_write              (ptp_p2p_reconfig_write),                                                     //  output,   width = 1,                          .write
		.uav_waitrequest        (ptp_p2p_reconfig_waitrequest),                                               //   input,   width = 1,                          .waitrequest
		.uav_readdatavalid      (ptp_p2p_reconfig_readdatavalid),                                             //   input,   width = 1,                          .readdatavalid
		.uav_byteenable         (ptp_p2p_reconfig_byteenable),                                                //  output,   width = 4,                          .byteenable
		.uav_readdata           (ptp_p2p_reconfig_readdata),                                                  //   input,  width = 32,                          .readdata
		.uav_writedata          (ptp_p2p_reconfig_writedata),                                                 //  output,  width = 32,                          .writedata
		.uav_lock               (ptp_p2p_reconfig_lock),                                                      //  output,   width = 1,                          .lock
		.uav_debugaccess        (ptp_p2p_reconfig_debugaccess),                                               //  output,   width = 1,                          .debugaccess
		.av_address             (mm_interconnect_0_ptp_p2p_reconfig_inst_avalon_anti_master_0_address),       //   input,  width = 17,      avalon_anti_master_0.address
		.av_waitrequest         (mm_interconnect_0_ptp_p2p_reconfig_inst_avalon_anti_master_0_waitrequest),   //  output,   width = 1,                          .waitrequest
		.av_byteenable          (mm_interconnect_0_ptp_p2p_reconfig_inst_avalon_anti_master_0_byteenable),    //   input,   width = 4,                          .byteenable
		.av_read                (mm_interconnect_0_ptp_p2p_reconfig_inst_avalon_anti_master_0_read),          //   input,   width = 1,                          .read
		.av_readdata            (mm_interconnect_0_ptp_p2p_reconfig_inst_avalon_anti_master_0_readdata),      //  output,  width = 32,                          .readdata
		.av_readdatavalid       (mm_interconnect_0_ptp_p2p_reconfig_inst_avalon_anti_master_0_readdatavalid), //  output,   width = 1,                          .readdatavalid
		.av_write               (mm_interconnect_0_ptp_p2p_reconfig_inst_avalon_anti_master_0_write),         //   input,   width = 1,                          .write
		.av_writedata           (mm_interconnect_0_ptp_p2p_reconfig_inst_avalon_anti_master_0_writedata),     //   input,  width = 32,                          .writedata
		.av_burstcount          (1'b1),                                                                       // (terminated),                                        
		.av_beginbursttransfer  (1'b0),                                                                       // (terminated),                                        
		.av_begintransfer       (1'b0),                                                                       // (terminated),                                        
		.av_chipselect          (1'b0),                                                                       // (terminated),                                        
		.av_lock                (1'b0),                                                                       // (terminated),                                        
		.av_debugaccess         (1'b0),                                                                       // (terminated),                                        
		.uav_outputenable       (1'b0),                                                                       // (terminated),                                        
		.uav_clken              (),                                                                           // (terminated),                                        
		.av_clken               (1'b1),                                                                       // (terminated),                                        
		.uav_response           (2'b00),                                                                      // (terminated),                                        
		.av_response            (),                                                                           // (terminated),                                        
		.uav_writeresponsevalid (1'b0),                                                                       // (terminated),                                        
		.av_writeresponsevalid  ()                                                                            // (terminated),                                        
	);

	hssi_ss_1_altera_axi_bridge_1940_nkm7uua #(
		.USE_PIPELINE              (1),
		.USE_M0_AWID               (0),
		.USE_M0_AWREGION           (0),
		.USE_M0_AWLEN              (0),
		.USE_M0_AWSIZE             (0),
		.USE_M0_AWBURST            (0),
		.USE_M0_AWLOCK             (0),
		.USE_M0_AWCACHE            (0),
		.USE_M0_AWQOS              (0),
		.USE_S0_AWREGION           (0),
		.USE_S0_AWLOCK             (0),
		.USE_S0_AWCACHE            (0),
		.USE_S0_AWQOS              (0),
		.USE_S0_AWPROT             (1),
		.USE_M0_WSTRB              (1),
		.USE_S0_WLAST              (0),
		.USE_M0_BID                (0),
		.USE_M0_BRESP              (1),
		.USE_S0_BRESP              (1),
		.USE_M0_ARID               (0),
		.USE_M0_ARREGION           (0),
		.USE_M0_ARLEN              (0),
		.USE_M0_ARSIZE             (0),
		.USE_M0_ARBURST            (0),
		.USE_M0_ARLOCK             (0),
		.USE_M0_ARCACHE            (0),
		.USE_M0_ARQOS              (0),
		.USE_S0_ARREGION           (0),
		.USE_S0_ARLOCK             (0),
		.USE_S0_ARCACHE            (0),
		.USE_S0_ARQOS              (0),
		.USE_S0_ARPROT             (1),
		.USE_M0_RID                (0),
		.USE_M0_RRESP              (1),
		.USE_M0_RLAST              (0),
		.USE_S0_RRESP              (1),
		.M0_ID_WIDTH               (4),
		.S0_ID_WIDTH               (4),
		.DATA_WIDTH                (32),
		.WRITE_ADDR_USER_WIDTH     (4),
		.READ_ADDR_USER_WIDTH      (4),
		.WRITE_DATA_USER_WIDTH     (4),
		.WRITE_RESP_USER_WIDTH     (4),
		.READ_DATA_USER_WIDTH      (4),
		.ADDR_WIDTH                (26),
		.USE_S0_AWUSER             (0),
		.USE_S0_ARUSER             (0),
		.USE_S0_WUSER              (0),
		.USE_S0_RUSER              (0),
		.USE_S0_BUSER              (0),
		.USE_M0_AWUSER             (0),
		.USE_M0_ARUSER             (0),
		.USE_M0_WUSER              (0),
		.USE_M0_RUSER              (0),
		.USE_M0_BUSER              (0),
		.AXI_VERSION               ("AXI4-Lite"),
		.BURST_LENGTH_WIDTH        (4),
		.LOCK_WIDTH                (2),
		.ACE_LITE_SUPPORT          (0),
		.SYNC_RESET                (0),
		.BACKPRESSURE_DURING_RESET (0)
	) axilite_pipeline_bridge (
		.aclk        (clk_clk),                                              //   input,   width = 1,       clk.clk
		.aresetn     (reset_reset_n),                                        //   input,   width = 1, clk_reset.reset_n
		.s0_awaddr   (mm_interconnect_1_axilite_pipeline_bridge_s0_awaddr),  //   input,  width = 26,        s0.awaddr
		.s0_awprot   (mm_interconnect_1_axilite_pipeline_bridge_s0_awprot),  //   input,   width = 3,          .awprot
		.s0_awvalid  (mm_interconnect_1_axilite_pipeline_bridge_s0_awvalid), //   input,   width = 1,          .awvalid
		.s0_awready  (mm_interconnect_1_axilite_pipeline_bridge_s0_awready), //  output,   width = 1,          .awready
		.s0_wdata    (mm_interconnect_1_axilite_pipeline_bridge_s0_wdata),   //   input,  width = 32,          .wdata
		.s0_wstrb    (mm_interconnect_1_axilite_pipeline_bridge_s0_wstrb),   //   input,   width = 4,          .wstrb
		.s0_wvalid   (mm_interconnect_1_axilite_pipeline_bridge_s0_wvalid),  //   input,   width = 1,          .wvalid
		.s0_wready   (mm_interconnect_1_axilite_pipeline_bridge_s0_wready),  //  output,   width = 1,          .wready
		.s0_bresp    (mm_interconnect_1_axilite_pipeline_bridge_s0_bresp),   //  output,   width = 2,          .bresp
		.s0_bvalid   (mm_interconnect_1_axilite_pipeline_bridge_s0_bvalid),  //  output,   width = 1,          .bvalid
		.s0_bready   (mm_interconnect_1_axilite_pipeline_bridge_s0_bready),  //   input,   width = 1,          .bready
		.s0_araddr   (mm_interconnect_1_axilite_pipeline_bridge_s0_araddr),  //   input,  width = 26,          .araddr
		.s0_arprot   (mm_interconnect_1_axilite_pipeline_bridge_s0_arprot),  //   input,   width = 3,          .arprot
		.s0_arvalid  (mm_interconnect_1_axilite_pipeline_bridge_s0_arvalid), //   input,   width = 1,          .arvalid
		.s0_arready  (mm_interconnect_1_axilite_pipeline_bridge_s0_arready), //  output,   width = 1,          .arready
		.s0_rdata    (mm_interconnect_1_axilite_pipeline_bridge_s0_rdata),   //  output,  width = 32,          .rdata
		.s0_rresp    (mm_interconnect_1_axilite_pipeline_bridge_s0_rresp),   //  output,   width = 2,          .rresp
		.s0_rvalid   (mm_interconnect_1_axilite_pipeline_bridge_s0_rvalid),  //  output,   width = 1,          .rvalid
		.s0_rready   (mm_interconnect_1_axilite_pipeline_bridge_s0_rready),  //   input,   width = 1,          .rready
		.m0_awaddr   (axilite_pipeline_bridge_m0_awaddr),                    //  output,  width = 26,        m0.awaddr
		.m0_awprot   (axilite_pipeline_bridge_m0_awprot),                    //  output,   width = 3,          .awprot
		.m0_awvalid  (axilite_pipeline_bridge_m0_awvalid),                   //  output,   width = 1,          .awvalid
		.m0_awready  (axilite_pipeline_bridge_m0_awready),                   //   input,   width = 1,          .awready
		.m0_wdata    (axilite_pipeline_bridge_m0_wdata),                     //  output,  width = 32,          .wdata
		.m0_wstrb    (axilite_pipeline_bridge_m0_wstrb),                     //  output,   width = 4,          .wstrb
		.m0_wvalid   (axilite_pipeline_bridge_m0_wvalid),                    //  output,   width = 1,          .wvalid
		.m0_wready   (axilite_pipeline_bridge_m0_wready),                    //   input,   width = 1,          .wready
		.m0_bresp    (axilite_pipeline_bridge_m0_bresp),                     //   input,   width = 2,          .bresp
		.m0_bvalid   (axilite_pipeline_bridge_m0_bvalid),                    //   input,   width = 1,          .bvalid
		.m0_bready   (axilite_pipeline_bridge_m0_bready),                    //  output,   width = 1,          .bready
		.m0_araddr   (axilite_pipeline_bridge_m0_araddr),                    //  output,  width = 26,          .araddr
		.m0_arprot   (axilite_pipeline_bridge_m0_arprot),                    //  output,   width = 3,          .arprot
		.m0_arvalid  (axilite_pipeline_bridge_m0_arvalid),                   //  output,   width = 1,          .arvalid
		.m0_arready  (axilite_pipeline_bridge_m0_arready),                   //   input,   width = 1,          .arready
		.m0_rdata    (axilite_pipeline_bridge_m0_rdata),                     //   input,  width = 32,          .rdata
		.m0_rresp    (axilite_pipeline_bridge_m0_rresp),                     //   input,   width = 2,          .rresp
		.m0_rvalid   (axilite_pipeline_bridge_m0_rvalid),                    //   input,   width = 1,          .rvalid
		.m0_rready   (axilite_pipeline_bridge_m0_rready),                    //  output,   width = 1,          .rready
		.s0_awid     (4'b0000),                                              // (terminated),                        
		.s0_awlen    (4'b0000),                                              // (terminated),                        
		.s0_awsize   (3'b000),                                               // (terminated),                        
		.s0_awburst  (2'b00),                                                // (terminated),                        
		.s0_awlock   (2'b00),                                                // (terminated),                        
		.s0_awcache  (4'b0000),                                              // (terminated),                        
		.s0_awuser   (4'b0000),                                              // (terminated),                        
		.s0_awqos    (4'b0000),                                              // (terminated),                        
		.s0_awregion (4'b0000),                                              // (terminated),                        
		.s0_wid      (4'b0000),                                              // (terminated),                        
		.s0_wlast    (1'b0),                                                 // (terminated),                        
		.s0_wuser    (4'b0000),                                              // (terminated),                        
		.s0_bid      (),                                                     // (terminated),                        
		.s0_buser    (),                                                     // (terminated),                        
		.s0_arid     (4'b0000),                                              // (terminated),                        
		.s0_arlen    (4'b0000),                                              // (terminated),                        
		.s0_arsize   (3'b000),                                               // (terminated),                        
		.s0_arburst  (2'b00),                                                // (terminated),                        
		.s0_arlock   (2'b00),                                                // (terminated),                        
		.s0_arcache  (4'b0000),                                              // (terminated),                        
		.s0_aruser   (4'b0000),                                              // (terminated),                        
		.s0_arqos    (4'b0000),                                              // (terminated),                        
		.s0_arregion (4'b0000),                                              // (terminated),                        
		.s0_rid      (),                                                     // (terminated),                        
		.s0_rlast    (),                                                     // (terminated),                        
		.s0_ruser    (),                                                     // (terminated),                        
		.s0_ardomain (2'b00),                                                // (terminated),                        
		.s0_arsnoop  (4'b0000),                                              // (terminated),                        
		.s0_arbar    (2'b00),                                                // (terminated),                        
		.s0_awdomain (2'b00),                                                // (terminated),                        
		.s0_awsnoop  (3'b000),                                               // (terminated),                        
		.s0_awbar    (2'b00),                                                // (terminated),                        
		.s0_awunique (1'b0),                                                 // (terminated),                        
		.m0_awid     (),                                                     // (terminated),                        
		.m0_awlen    (),                                                     // (terminated),                        
		.m0_awsize   (),                                                     // (terminated),                        
		.m0_awburst  (),                                                     // (terminated),                        
		.m0_awlock   (),                                                     // (terminated),                        
		.m0_awcache  (),                                                     // (terminated),                        
		.m0_awuser   (),                                                     // (terminated),                        
		.m0_awqos    (),                                                     // (terminated),                        
		.m0_awregion (),                                                     // (terminated),                        
		.m0_wid      (),                                                     // (terminated),                        
		.m0_wlast    (),                                                     // (terminated),                        
		.m0_wuser    (),                                                     // (terminated),                        
		.m0_bid      (4'b0000),                                              // (terminated),                        
		.m0_buser    (4'b0000),                                              // (terminated),                        
		.m0_arid     (),                                                     // (terminated),                        
		.m0_arlen    (),                                                     // (terminated),                        
		.m0_arsize   (),                                                     // (terminated),                        
		.m0_arburst  (),                                                     // (terminated),                        
		.m0_arlock   (),                                                     // (terminated),                        
		.m0_arcache  (),                                                     // (terminated),                        
		.m0_aruser   (),                                                     // (terminated),                        
		.m0_arqos    (),                                                     // (terminated),                        
		.m0_arregion (),                                                     // (terminated),                        
		.m0_rid      (4'b0000),                                              // (terminated),                        
		.m0_rlast    (1'b0),                                                 // (terminated),                        
		.m0_ruser    (4'b0000),                                              // (terminated),                        
		.m0_ardomain (),                                                     // (terminated),                        
		.m0_arsnoop  (),                                                     // (terminated),                        
		.m0_arbar    (),                                                     // (terminated),                        
		.m0_awdomain (),                                                     // (terminated),                        
		.m0_awsnoop  (),                                                     // (terminated),                        
		.m0_awbar    (),                                                     // (terminated),                        
		.m0_awunique ()                                                      // (terminated),                        
	);

	hssi_ss_1_altera_axi_bridge_1940_nkm7uua #(
		.USE_PIPELINE              (1),
		.USE_M0_AWID               (0),
		.USE_M0_AWREGION           (0),
		.USE_M0_AWLEN              (0),
		.USE_M0_AWSIZE             (0),
		.USE_M0_AWBURST            (0),
		.USE_M0_AWLOCK             (0),
		.USE_M0_AWCACHE            (0),
		.USE_M0_AWQOS              (0),
		.USE_S0_AWREGION           (0),
		.USE_S0_AWLOCK             (0),
		.USE_S0_AWCACHE            (0),
		.USE_S0_AWQOS              (0),
		.USE_S0_AWPROT             (1),
		.USE_M0_WSTRB              (1),
		.USE_S0_WLAST              (0),
		.USE_M0_BID                (0),
		.USE_M0_BRESP              (1),
		.USE_S0_BRESP              (1),
		.USE_M0_ARID               (0),
		.USE_M0_ARREGION           (0),
		.USE_M0_ARLEN              (0),
		.USE_M0_ARSIZE             (0),
		.USE_M0_ARBURST            (0),
		.USE_M0_ARLOCK             (0),
		.USE_M0_ARCACHE            (0),
		.USE_M0_ARQOS              (0),
		.USE_S0_ARREGION           (0),
		.USE_S0_ARLOCK             (0),
		.USE_S0_ARCACHE            (0),
		.USE_S0_ARQOS              (0),
		.USE_S0_ARPROT             (1),
		.USE_M0_RID                (0),
		.USE_M0_RRESP              (1),
		.USE_M0_RLAST              (0),
		.USE_S0_RRESP              (1),
		.M0_ID_WIDTH               (4),
		.S0_ID_WIDTH               (4),
		.DATA_WIDTH                (32),
		.WRITE_ADDR_USER_WIDTH     (4),
		.READ_ADDR_USER_WIDTH      (4),
		.WRITE_DATA_USER_WIDTH     (4),
		.WRITE_RESP_USER_WIDTH     (4),
		.READ_DATA_USER_WIDTH      (4),
		.ADDR_WIDTH                (26),
		.USE_S0_AWUSER             (0),
		.USE_S0_ARUSER             (0),
		.USE_S0_WUSER              (0),
		.USE_S0_RUSER              (0),
		.USE_S0_BUSER              (0),
		.USE_M0_AWUSER             (0),
		.USE_M0_ARUSER             (0),
		.USE_M0_WUSER              (0),
		.USE_M0_RUSER              (0),
		.USE_M0_BUSER              (0),
		.AXI_VERSION               ("AXI4-Lite"),
		.BURST_LENGTH_WIDTH        (4),
		.LOCK_WIDTH                (2),
		.ACE_LITE_SUPPORT          (0),
		.SYNC_RESET                (0),
		.BACKPRESSURE_DURING_RESET (0)
	) axilite_user_master (
		.aclk        (clk_clk),                        //   input,   width = 1,       clk.clk
		.aresetn     (reset_reset_n),                  //   input,   width = 1, clk_reset.reset_n
		.s0_awaddr   (axi_bridge_0_s0_awaddr),         //   input,  width = 26,        s0.awaddr
		.s0_awprot   (axi_bridge_0_s0_awprot),         //   input,   width = 3,          .awprot
		.s0_awvalid  (axi_bridge_0_s0_awvalid),        //   input,   width = 1,          .awvalid
		.s0_awready  (axi_bridge_0_s0_awready),        //  output,   width = 1,          .awready
		.s0_wdata    (axi_bridge_0_s0_wdata),          //   input,  width = 32,          .wdata
		.s0_wstrb    (axi_bridge_0_s0_wstrb),          //   input,   width = 4,          .wstrb
		.s0_wvalid   (axi_bridge_0_s0_wvalid),         //   input,   width = 1,          .wvalid
		.s0_wready   (axi_bridge_0_s0_wready),         //  output,   width = 1,          .wready
		.s0_bresp    (axi_bridge_0_s0_bresp),          //  output,   width = 2,          .bresp
		.s0_bvalid   (axi_bridge_0_s0_bvalid),         //  output,   width = 1,          .bvalid
		.s0_bready   (axi_bridge_0_s0_bready),         //   input,   width = 1,          .bready
		.s0_araddr   (axi_bridge_0_s0_araddr),         //   input,  width = 26,          .araddr
		.s0_arprot   (axi_bridge_0_s0_arprot),         //   input,   width = 3,          .arprot
		.s0_arvalid  (axi_bridge_0_s0_arvalid),        //   input,   width = 1,          .arvalid
		.s0_arready  (axi_bridge_0_s0_arready),        //  output,   width = 1,          .arready
		.s0_rdata    (axi_bridge_0_s0_rdata),          //  output,  width = 32,          .rdata
		.s0_rresp    (axi_bridge_0_s0_rresp),          //  output,   width = 2,          .rresp
		.s0_rvalid   (axi_bridge_0_s0_rvalid),         //  output,   width = 1,          .rvalid
		.s0_rready   (axi_bridge_0_s0_rready),         //   input,   width = 1,          .rready
		.m0_awaddr   (axilite_user_master_m0_awaddr),  //  output,  width = 26,        m0.awaddr
		.m0_awprot   (axilite_user_master_m0_awprot),  //  output,   width = 3,          .awprot
		.m0_awvalid  (axilite_user_master_m0_awvalid), //  output,   width = 1,          .awvalid
		.m0_awready  (axilite_user_master_m0_awready), //   input,   width = 1,          .awready
		.m0_wdata    (axilite_user_master_m0_wdata),   //  output,  width = 32,          .wdata
		.m0_wstrb    (axilite_user_master_m0_wstrb),   //  output,   width = 4,          .wstrb
		.m0_wvalid   (axilite_user_master_m0_wvalid),  //  output,   width = 1,          .wvalid
		.m0_wready   (axilite_user_master_m0_wready),  //   input,   width = 1,          .wready
		.m0_bresp    (axilite_user_master_m0_bresp),   //   input,   width = 2,          .bresp
		.m0_bvalid   (axilite_user_master_m0_bvalid),  //   input,   width = 1,          .bvalid
		.m0_bready   (axilite_user_master_m0_bready),  //  output,   width = 1,          .bready
		.m0_araddr   (axilite_user_master_m0_araddr),  //  output,  width = 26,          .araddr
		.m0_arprot   (axilite_user_master_m0_arprot),  //  output,   width = 3,          .arprot
		.m0_arvalid  (axilite_user_master_m0_arvalid), //  output,   width = 1,          .arvalid
		.m0_arready  (axilite_user_master_m0_arready), //   input,   width = 1,          .arready
		.m0_rdata    (axilite_user_master_m0_rdata),   //   input,  width = 32,          .rdata
		.m0_rresp    (axilite_user_master_m0_rresp),   //   input,   width = 2,          .rresp
		.m0_rvalid   (axilite_user_master_m0_rvalid),  //   input,   width = 1,          .rvalid
		.m0_rready   (axilite_user_master_m0_rready),  //  output,   width = 1,          .rready
		.s0_awid     (4'b0000),                        // (terminated),                        
		.s0_awlen    (4'b0000),                        // (terminated),                        
		.s0_awsize   (3'b000),                         // (terminated),                        
		.s0_awburst  (2'b00),                          // (terminated),                        
		.s0_awlock   (2'b00),                          // (terminated),                        
		.s0_awcache  (4'b0000),                        // (terminated),                        
		.s0_awuser   (4'b0000),                        // (terminated),                        
		.s0_awqos    (4'b0000),                        // (terminated),                        
		.s0_awregion (4'b0000),                        // (terminated),                        
		.s0_wid      (4'b0000),                        // (terminated),                        
		.s0_wlast    (1'b0),                           // (terminated),                        
		.s0_wuser    (4'b0000),                        // (terminated),                        
		.s0_bid      (),                               // (terminated),                        
		.s0_buser    (),                               // (terminated),                        
		.s0_arid     (4'b0000),                        // (terminated),                        
		.s0_arlen    (4'b0000),                        // (terminated),                        
		.s0_arsize   (3'b000),                         // (terminated),                        
		.s0_arburst  (2'b00),                          // (terminated),                        
		.s0_arlock   (2'b00),                          // (terminated),                        
		.s0_arcache  (4'b0000),                        // (terminated),                        
		.s0_aruser   (4'b0000),                        // (terminated),                        
		.s0_arqos    (4'b0000),                        // (terminated),                        
		.s0_arregion (4'b0000),                        // (terminated),                        
		.s0_rid      (),                               // (terminated),                        
		.s0_rlast    (),                               // (terminated),                        
		.s0_ruser    (),                               // (terminated),                        
		.s0_ardomain (2'b00),                          // (terminated),                        
		.s0_arsnoop  (4'b0000),                        // (terminated),                        
		.s0_arbar    (2'b00),                          // (terminated),                        
		.s0_awdomain (2'b00),                          // (terminated),                        
		.s0_awsnoop  (3'b000),                         // (terminated),                        
		.s0_awbar    (2'b00),                          // (terminated),                        
		.s0_awunique (1'b0),                           // (terminated),                        
		.m0_awid     (),                               // (terminated),                        
		.m0_awlen    (),                               // (terminated),                        
		.m0_awsize   (),                               // (terminated),                        
		.m0_awburst  (),                               // (terminated),                        
		.m0_awlock   (),                               // (terminated),                        
		.m0_awcache  (),                               // (terminated),                        
		.m0_awuser   (),                               // (terminated),                        
		.m0_awqos    (),                               // (terminated),                        
		.m0_awregion (),                               // (terminated),                        
		.m0_wid      (),                               // (terminated),                        
		.m0_wlast    (),                               // (terminated),                        
		.m0_wuser    (),                               // (terminated),                        
		.m0_bid      (4'b0000),                        // (terminated),                        
		.m0_buser    (4'b0000),                        // (terminated),                        
		.m0_arid     (),                               // (terminated),                        
		.m0_arlen    (),                               // (terminated),                        
		.m0_arsize   (),                               // (terminated),                        
		.m0_arburst  (),                               // (terminated),                        
		.m0_arlock   (),                               // (terminated),                        
		.m0_arcache  (),                               // (terminated),                        
		.m0_aruser   (),                               // (terminated),                        
		.m0_arqos    (),                               // (terminated),                        
		.m0_arregion (),                               // (terminated),                        
		.m0_rid      (4'b0000),                        // (terminated),                        
		.m0_rlast    (1'b0),                           // (terminated),                        
		.m0_ruser    (4'b0000),                        // (terminated),                        
		.m0_ardomain (),                               // (terminated),                        
		.m0_arsnoop  (),                               // (terminated),                        
		.m0_arbar    (),                               // (terminated),                        
		.m0_awdomain (),                               // (terminated),                        
		.m0_awsnoop  (),                               // (terminated),                        
		.m0_awbar    (),                               // (terminated),                        
		.m0_awunique ()                                // (terminated),                        
	);

	hssi_ss_1_altera_avalon_mm_bridge_2010_xnk2xbi #(
		.DATA_WIDTH               (32),
		.SYMBOL_WIDTH             (8),
		.HDL_ADDR_WIDTH           (26),
		.BURSTCOUNT_WIDTH         (1),
		.PIPELINE_COMMAND         (0),
		.PIPELINE_RESPONSE        (0),
		.SYNC_RESET               (0),
		.USE_WRITERESPONSE        (0),
		.S0_WAITREQUEST_ALLOWANCE (0),
		.M0_WAITREQUEST_ALLOWANCE (0)
	) cpu_avmm_master (
		.clk                   (clk_clk),                          //   input,   width = 1,   clk.clk
		.reset                 (~reset_reset_n),                   //   input,   width = 1, reset.reset
		.s0_waitrequest        (cpu_reconfig_s0_waitrequest),      //  output,   width = 1,    s0.waitrequest
		.s0_readdata           (cpu_reconfig_s0_readdata),         //  output,  width = 32,      .readdata
		.s0_readdatavalid      (cpu_reconfig_s0_readdatavalid),    //  output,   width = 1,      .readdatavalid
		.s0_burstcount         (cpu_reconfig_s0_burstcount),       //   input,   width = 1,      .burstcount
		.s0_writedata          (cpu_reconfig_s0_writedata),        //   input,  width = 32,      .writedata
		.s0_address            (cpu_reconfig_s0_address),          //   input,  width = 26,      .address
		.s0_write              (cpu_reconfig_s0_write),            //   input,   width = 1,      .write
		.s0_read               (cpu_reconfig_s0_read),             //   input,   width = 1,      .read
		.s0_byteenable         (cpu_reconfig_s0_byteenable),       //   input,   width = 4,      .byteenable
		.s0_debugaccess        (cpu_reconfig_s0_debugaccess),      //   input,   width = 1,      .debugaccess
		.m0_waitrequest        (cpu_avmm_master_m0_waitrequest),   //   input,   width = 1,    m0.waitrequest
		.m0_readdata           (cpu_avmm_master_m0_readdata),      //   input,  width = 32,      .readdata
		.m0_readdatavalid      (cpu_avmm_master_m0_readdatavalid), //   input,   width = 1,      .readdatavalid
		.m0_burstcount         (cpu_avmm_master_m0_burstcount),    //  output,   width = 1,      .burstcount
		.m0_writedata          (cpu_avmm_master_m0_writedata),     //  output,  width = 32,      .writedata
		.m0_address            (cpu_avmm_master_m0_address),       //  output,  width = 26,      .address
		.m0_write              (cpu_avmm_master_m0_write),         //  output,   width = 1,      .write
		.m0_read               (cpu_avmm_master_m0_read),          //  output,   width = 1,      .read
		.m0_byteenable         (cpu_avmm_master_m0_byteenable),    //  output,   width = 4,      .byteenable
		.m0_debugaccess        (cpu_avmm_master_m0_debugaccess),   //  output,   width = 1,      .debugaccess
		.s0_response           (),                                 // (terminated),                    
		.s0_writeresponsevalid (),                                 // (terminated),                    
		.m0_response           (2'b00),                            // (terminated),                    
		.m0_writeresponsevalid (1'b0)                              // (terminated),                    
	);

	hssi_ss_1_altera_mm_interconnect_1920_plzlqqi mm_interconnect_0 (
		.ss_reconfig_inst_avalon_anti_master_0_address               (mm_interconnect_0_ss_reconfig_inst_avalon_anti_master_0_address),               //  output,  width = 10,          ss_reconfig_inst_avalon_anti_master_0.address
		.ss_reconfig_inst_avalon_anti_master_0_write                 (mm_interconnect_0_ss_reconfig_inst_avalon_anti_master_0_write),                 //  output,   width = 1,                                               .write
		.ss_reconfig_inst_avalon_anti_master_0_read                  (mm_interconnect_0_ss_reconfig_inst_avalon_anti_master_0_read),                  //  output,   width = 1,                                               .read
		.ss_reconfig_inst_avalon_anti_master_0_readdata              (mm_interconnect_0_ss_reconfig_inst_avalon_anti_master_0_readdata),              //   input,  width = 32,                                               .readdata
		.ss_reconfig_inst_avalon_anti_master_0_writedata             (mm_interconnect_0_ss_reconfig_inst_avalon_anti_master_0_writedata),             //  output,  width = 32,                                               .writedata
		.ss_reconfig_inst_avalon_anti_master_0_byteenable            (mm_interconnect_0_ss_reconfig_inst_avalon_anti_master_0_byteenable),            //  output,   width = 4,                                               .byteenable
		.ss_reconfig_inst_avalon_anti_master_0_readdatavalid         (mm_interconnect_0_ss_reconfig_inst_avalon_anti_master_0_readdatavalid),         //   input,   width = 1,                                               .readdatavalid
		.ss_reconfig_inst_avalon_anti_master_0_waitrequest           (mm_interconnect_0_ss_reconfig_inst_avalon_anti_master_0_waitrequest),           //   input,   width = 1,                                               .waitrequest
		.p0_eth_reconfig_inst_avalon_anti_master_0_address           (mm_interconnect_0_p0_eth_reconfig_inst_avalon_anti_master_0_address),           //  output,  width = 16,      p0_eth_reconfig_inst_avalon_anti_master_0.address
		.p0_eth_reconfig_inst_avalon_anti_master_0_write             (mm_interconnect_0_p0_eth_reconfig_inst_avalon_anti_master_0_write),             //  output,   width = 1,                                               .write
		.p0_eth_reconfig_inst_avalon_anti_master_0_read              (mm_interconnect_0_p0_eth_reconfig_inst_avalon_anti_master_0_read),              //  output,   width = 1,                                               .read
		.p0_eth_reconfig_inst_avalon_anti_master_0_readdata          (mm_interconnect_0_p0_eth_reconfig_inst_avalon_anti_master_0_readdata),          //   input,  width = 32,                                               .readdata
		.p0_eth_reconfig_inst_avalon_anti_master_0_writedata         (mm_interconnect_0_p0_eth_reconfig_inst_avalon_anti_master_0_writedata),         //  output,  width = 32,                                               .writedata
		.p0_eth_reconfig_inst_avalon_anti_master_0_byteenable        (mm_interconnect_0_p0_eth_reconfig_inst_avalon_anti_master_0_byteenable),        //  output,   width = 4,                                               .byteenable
		.p0_eth_reconfig_inst_avalon_anti_master_0_readdatavalid     (mm_interconnect_0_p0_eth_reconfig_inst_avalon_anti_master_0_readdatavalid),     //   input,   width = 1,                                               .readdatavalid
		.p0_eth_reconfig_inst_avalon_anti_master_0_waitrequest       (mm_interconnect_0_p0_eth_reconfig_inst_avalon_anti_master_0_waitrequest),       //   input,   width = 1,                                               .waitrequest
		.p0_c0_xcvr_reconfig_inst_avalon_anti_master_0_address       (mm_interconnect_0_p0_c0_xcvr_reconfig_inst_avalon_anti_master_0_address),       //  output,  width = 20,  p0_c0_xcvr_reconfig_inst_avalon_anti_master_0.address
		.p0_c0_xcvr_reconfig_inst_avalon_anti_master_0_write         (mm_interconnect_0_p0_c0_xcvr_reconfig_inst_avalon_anti_master_0_write),         //  output,   width = 1,                                               .write
		.p0_c0_xcvr_reconfig_inst_avalon_anti_master_0_read          (mm_interconnect_0_p0_c0_xcvr_reconfig_inst_avalon_anti_master_0_read),          //  output,   width = 1,                                               .read
		.p0_c0_xcvr_reconfig_inst_avalon_anti_master_0_readdata      (mm_interconnect_0_p0_c0_xcvr_reconfig_inst_avalon_anti_master_0_readdata),      //   input,  width = 32,                                               .readdata
		.p0_c0_xcvr_reconfig_inst_avalon_anti_master_0_writedata     (mm_interconnect_0_p0_c0_xcvr_reconfig_inst_avalon_anti_master_0_writedata),     //  output,  width = 32,                                               .writedata
		.p0_c0_xcvr_reconfig_inst_avalon_anti_master_0_byteenable    (mm_interconnect_0_p0_c0_xcvr_reconfig_inst_avalon_anti_master_0_byteenable),    //  output,   width = 4,                                               .byteenable
		.p0_c0_xcvr_reconfig_inst_avalon_anti_master_0_readdatavalid (mm_interconnect_0_p0_c0_xcvr_reconfig_inst_avalon_anti_master_0_readdatavalid), //   input,   width = 1,                                               .readdatavalid
		.p0_c0_xcvr_reconfig_inst_avalon_anti_master_0_waitrequest   (mm_interconnect_0_p0_c0_xcvr_reconfig_inst_avalon_anti_master_0_waitrequest),   //   input,   width = 1,                                               .waitrequest
		.ptp_asym_reconfig_inst_avalon_anti_master_0_address         (mm_interconnect_0_ptp_asym_reconfig_inst_avalon_anti_master_0_address),         //  output,  width = 17,    ptp_asym_reconfig_inst_avalon_anti_master_0.address
		.ptp_asym_reconfig_inst_avalon_anti_master_0_write           (mm_interconnect_0_ptp_asym_reconfig_inst_avalon_anti_master_0_write),           //  output,   width = 1,                                               .write
		.ptp_asym_reconfig_inst_avalon_anti_master_0_read            (mm_interconnect_0_ptp_asym_reconfig_inst_avalon_anti_master_0_read),            //  output,   width = 1,                                               .read
		.ptp_asym_reconfig_inst_avalon_anti_master_0_readdata        (mm_interconnect_0_ptp_asym_reconfig_inst_avalon_anti_master_0_readdata),        //   input,  width = 32,                                               .readdata
		.ptp_asym_reconfig_inst_avalon_anti_master_0_writedata       (mm_interconnect_0_ptp_asym_reconfig_inst_avalon_anti_master_0_writedata),       //  output,  width = 32,                                               .writedata
		.ptp_asym_reconfig_inst_avalon_anti_master_0_byteenable      (mm_interconnect_0_ptp_asym_reconfig_inst_avalon_anti_master_0_byteenable),      //  output,   width = 4,                                               .byteenable
		.ptp_asym_reconfig_inst_avalon_anti_master_0_readdatavalid   (mm_interconnect_0_ptp_asym_reconfig_inst_avalon_anti_master_0_readdatavalid),   //   input,   width = 1,                                               .readdatavalid
		.ptp_asym_reconfig_inst_avalon_anti_master_0_waitrequest     (mm_interconnect_0_ptp_asym_reconfig_inst_avalon_anti_master_0_waitrequest),     //   input,   width = 1,                                               .waitrequest
		.ptp_p2p_reconfig_inst_avalon_anti_master_0_address          (mm_interconnect_0_ptp_p2p_reconfig_inst_avalon_anti_master_0_address),          //  output,  width = 17,     ptp_p2p_reconfig_inst_avalon_anti_master_0.address
		.ptp_p2p_reconfig_inst_avalon_anti_master_0_write            (mm_interconnect_0_ptp_p2p_reconfig_inst_avalon_anti_master_0_write),            //  output,   width = 1,                                               .write
		.ptp_p2p_reconfig_inst_avalon_anti_master_0_read             (mm_interconnect_0_ptp_p2p_reconfig_inst_avalon_anti_master_0_read),             //  output,   width = 1,                                               .read
		.ptp_p2p_reconfig_inst_avalon_anti_master_0_readdata         (mm_interconnect_0_ptp_p2p_reconfig_inst_avalon_anti_master_0_readdata),         //   input,  width = 32,                                               .readdata
		.ptp_p2p_reconfig_inst_avalon_anti_master_0_writedata        (mm_interconnect_0_ptp_p2p_reconfig_inst_avalon_anti_master_0_writedata),        //  output,  width = 32,                                               .writedata
		.ptp_p2p_reconfig_inst_avalon_anti_master_0_byteenable       (mm_interconnect_0_ptp_p2p_reconfig_inst_avalon_anti_master_0_byteenable),       //  output,   width = 4,                                               .byteenable
		.ptp_p2p_reconfig_inst_avalon_anti_master_0_readdatavalid    (mm_interconnect_0_ptp_p2p_reconfig_inst_avalon_anti_master_0_readdatavalid),    //   input,   width = 1,                                               .readdatavalid
		.ptp_p2p_reconfig_inst_avalon_anti_master_0_waitrequest      (mm_interconnect_0_ptp_p2p_reconfig_inst_avalon_anti_master_0_waitrequest),      //   input,   width = 1,                                               .waitrequest
		.axi4_lite_inst_m0_awaddr                                    (axi4_lite_inst_m0_awaddr),                                                      //   input,  width = 26,                              axi4_lite_inst_m0.awaddr
		.axi4_lite_inst_m0_awprot                                    (axi4_lite_inst_m0_awprot),                                                      //   input,   width = 3,                                               .awprot
		.axi4_lite_inst_m0_awvalid                                   (axi4_lite_inst_m0_awvalid),                                                     //   input,   width = 1,                                               .awvalid
		.axi4_lite_inst_m0_awready                                   (axi4_lite_inst_m0_awready),                                                     //  output,   width = 1,                                               .awready
		.axi4_lite_inst_m0_wdata                                     (axi4_lite_inst_m0_wdata),                                                       //   input,  width = 32,                                               .wdata
		.axi4_lite_inst_m0_wstrb                                     (axi4_lite_inst_m0_wstrb),                                                       //   input,   width = 4,                                               .wstrb
		.axi4_lite_inst_m0_wvalid                                    (axi4_lite_inst_m0_wvalid),                                                      //   input,   width = 1,                                               .wvalid
		.axi4_lite_inst_m0_wready                                    (axi4_lite_inst_m0_wready),                                                      //  output,   width = 1,                                               .wready
		.axi4_lite_inst_m0_bresp                                     (axi4_lite_inst_m0_bresp),                                                       //  output,   width = 2,                                               .bresp
		.axi4_lite_inst_m0_bvalid                                    (axi4_lite_inst_m0_bvalid),                                                      //  output,   width = 1,                                               .bvalid
		.axi4_lite_inst_m0_bready                                    (axi4_lite_inst_m0_bready),                                                      //   input,   width = 1,                                               .bready
		.axi4_lite_inst_m0_araddr                                    (axi4_lite_inst_m0_araddr),                                                      //   input,  width = 26,                                               .araddr
		.axi4_lite_inst_m0_arprot                                    (axi4_lite_inst_m0_arprot),                                                      //   input,   width = 3,                                               .arprot
		.axi4_lite_inst_m0_arvalid                                   (axi4_lite_inst_m0_arvalid),                                                     //   input,   width = 1,                                               .arvalid
		.axi4_lite_inst_m0_arready                                   (axi4_lite_inst_m0_arready),                                                     //  output,   width = 1,                                               .arready
		.axi4_lite_inst_m0_rdata                                     (axi4_lite_inst_m0_rdata),                                                       //  output,  width = 32,                                               .rdata
		.axi4_lite_inst_m0_rresp                                     (axi4_lite_inst_m0_rresp),                                                       //  output,   width = 2,                                               .rresp
		.axi4_lite_inst_m0_rvalid                                    (axi4_lite_inst_m0_rvalid),                                                      //  output,   width = 1,                                               .rvalid
		.axi4_lite_inst_m0_rready                                    (axi4_lite_inst_m0_rready),                                                      //   input,   width = 1,                                               .rready
		.default_slave_inst_axi_error_if_awid                        (mm_interconnect_0_default_slave_inst_axi_error_if_awid),                        //  output,   width = 4,                default_slave_inst_axi_error_if.awid
		.default_slave_inst_axi_error_if_awaddr                      (mm_interconnect_0_default_slave_inst_axi_error_if_awaddr),                      //  output,  width = 26,                                               .awaddr
		.default_slave_inst_axi_error_if_awlen                       (mm_interconnect_0_default_slave_inst_axi_error_if_awlen),                       //  output,   width = 4,                                               .awlen
		.default_slave_inst_axi_error_if_awsize                      (mm_interconnect_0_default_slave_inst_axi_error_if_awsize),                      //  output,   width = 3,                                               .awsize
		.default_slave_inst_axi_error_if_awburst                     (mm_interconnect_0_default_slave_inst_axi_error_if_awburst),                     //  output,   width = 2,                                               .awburst
		.default_slave_inst_axi_error_if_awlock                      (mm_interconnect_0_default_slave_inst_axi_error_if_awlock),                      //  output,   width = 2,                                               .awlock
		.default_slave_inst_axi_error_if_awcache                     (mm_interconnect_0_default_slave_inst_axi_error_if_awcache),                     //  output,   width = 4,                                               .awcache
		.default_slave_inst_axi_error_if_awprot                      (mm_interconnect_0_default_slave_inst_axi_error_if_awprot),                      //  output,   width = 3,                                               .awprot
		.default_slave_inst_axi_error_if_awvalid                     (mm_interconnect_0_default_slave_inst_axi_error_if_awvalid),                     //  output,   width = 1,                                               .awvalid
		.default_slave_inst_axi_error_if_awready                     (mm_interconnect_0_default_slave_inst_axi_error_if_awready),                     //   input,   width = 1,                                               .awready
		.default_slave_inst_axi_error_if_wid                         (mm_interconnect_0_default_slave_inst_axi_error_if_wid),                         //  output,   width = 4,                                               .wid
		.default_slave_inst_axi_error_if_wdata                       (mm_interconnect_0_default_slave_inst_axi_error_if_wdata),                       //  output,  width = 32,                                               .wdata
		.default_slave_inst_axi_error_if_wstrb                       (mm_interconnect_0_default_slave_inst_axi_error_if_wstrb),                       //  output,   width = 4,                                               .wstrb
		.default_slave_inst_axi_error_if_wlast                       (mm_interconnect_0_default_slave_inst_axi_error_if_wlast),                       //  output,   width = 1,                                               .wlast
		.default_slave_inst_axi_error_if_wvalid                      (mm_interconnect_0_default_slave_inst_axi_error_if_wvalid),                      //  output,   width = 1,                                               .wvalid
		.default_slave_inst_axi_error_if_wready                      (mm_interconnect_0_default_slave_inst_axi_error_if_wready),                      //   input,   width = 1,                                               .wready
		.default_slave_inst_axi_error_if_bid                         (mm_interconnect_0_default_slave_inst_axi_error_if_bid),                         //   input,   width = 4,                                               .bid
		.default_slave_inst_axi_error_if_bresp                       (mm_interconnect_0_default_slave_inst_axi_error_if_bresp),                       //   input,   width = 2,                                               .bresp
		.default_slave_inst_axi_error_if_bvalid                      (mm_interconnect_0_default_slave_inst_axi_error_if_bvalid),                      //   input,   width = 1,                                               .bvalid
		.default_slave_inst_axi_error_if_bready                      (mm_interconnect_0_default_slave_inst_axi_error_if_bready),                      //  output,   width = 1,                                               .bready
		.default_slave_inst_axi_error_if_arid                        (mm_interconnect_0_default_slave_inst_axi_error_if_arid),                        //  output,   width = 4,                                               .arid
		.default_slave_inst_axi_error_if_araddr                      (mm_interconnect_0_default_slave_inst_axi_error_if_araddr),                      //  output,  width = 26,                                               .araddr
		.default_slave_inst_axi_error_if_arlen                       (mm_interconnect_0_default_slave_inst_axi_error_if_arlen),                       //  output,   width = 4,                                               .arlen
		.default_slave_inst_axi_error_if_arsize                      (mm_interconnect_0_default_slave_inst_axi_error_if_arsize),                      //  output,   width = 3,                                               .arsize
		.default_slave_inst_axi_error_if_arburst                     (mm_interconnect_0_default_slave_inst_axi_error_if_arburst),                     //  output,   width = 2,                                               .arburst
		.default_slave_inst_axi_error_if_arlock                      (mm_interconnect_0_default_slave_inst_axi_error_if_arlock),                      //  output,   width = 2,                                               .arlock
		.default_slave_inst_axi_error_if_arcache                     (mm_interconnect_0_default_slave_inst_axi_error_if_arcache),                     //  output,   width = 4,                                               .arcache
		.default_slave_inst_axi_error_if_arprot                      (mm_interconnect_0_default_slave_inst_axi_error_if_arprot),                      //  output,   width = 3,                                               .arprot
		.default_slave_inst_axi_error_if_arvalid                     (mm_interconnect_0_default_slave_inst_axi_error_if_arvalid),                     //  output,   width = 1,                                               .arvalid
		.default_slave_inst_axi_error_if_arready                     (mm_interconnect_0_default_slave_inst_axi_error_if_arready),                     //   input,   width = 1,                                               .arready
		.default_slave_inst_axi_error_if_rid                         (mm_interconnect_0_default_slave_inst_axi_error_if_rid),                         //   input,   width = 4,                                               .rid
		.default_slave_inst_axi_error_if_rdata                       (mm_interconnect_0_default_slave_inst_axi_error_if_rdata),                       //   input,  width = 32,                                               .rdata
		.default_slave_inst_axi_error_if_rresp                       (mm_interconnect_0_default_slave_inst_axi_error_if_rresp),                       //   input,   width = 2,                                               .rresp
		.default_slave_inst_axi_error_if_rlast                       (mm_interconnect_0_default_slave_inst_axi_error_if_rlast),                       //   input,   width = 1,                                               .rlast
		.default_slave_inst_axi_error_if_rvalid                      (mm_interconnect_0_default_slave_inst_axi_error_if_rvalid),                      //   input,   width = 1,                                               .rvalid
		.default_slave_inst_axi_error_if_rready                      (mm_interconnect_0_default_slave_inst_axi_error_if_rready),                      //  output,   width = 1,                                               .rready
		.axi4_lite_inst_clk_reset_reset_bridge_in_reset_reset        (~reset_reset_n),                                                                //   input,   width = 1, axi4_lite_inst_clk_reset_reset_bridge_in_reset.reset
		.clock_in_out_clk_clk                                        (clk_clk)                                                                        //   input,   width = 1,                               clock_in_out_clk.clk
	);

	hssi_ss_1_altera_mm_interconnect_1920_7rcocsa mm_interconnect_1 (
		.cpu_avmm_master_m0_address                                (cpu_avmm_master_m0_address),                           //   input,  width = 26,                                  cpu_avmm_master_m0.address
		.cpu_avmm_master_m0_waitrequest                            (cpu_avmm_master_m0_waitrequest),                       //  output,   width = 1,                                                    .waitrequest
		.cpu_avmm_master_m0_burstcount                             (cpu_avmm_master_m0_burstcount),                        //   input,   width = 1,                                                    .burstcount
		.cpu_avmm_master_m0_byteenable                             (cpu_avmm_master_m0_byteenable),                        //   input,   width = 4,                                                    .byteenable
		.cpu_avmm_master_m0_read                                   (cpu_avmm_master_m0_read),                              //   input,   width = 1,                                                    .read
		.cpu_avmm_master_m0_readdata                               (cpu_avmm_master_m0_readdata),                          //  output,  width = 32,                                                    .readdata
		.cpu_avmm_master_m0_readdatavalid                          (cpu_avmm_master_m0_readdatavalid),                     //  output,   width = 1,                                                    .readdatavalid
		.cpu_avmm_master_m0_write                                  (cpu_avmm_master_m0_write),                             //   input,   width = 1,                                                    .write
		.cpu_avmm_master_m0_writedata                              (cpu_avmm_master_m0_writedata),                         //   input,  width = 32,                                                    .writedata
		.cpu_avmm_master_m0_debugaccess                            (cpu_avmm_master_m0_debugaccess),                       //   input,   width = 1,                                                    .debugaccess
		.axilite_user_master_m0_awaddr                             (axilite_user_master_m0_awaddr),                        //   input,  width = 26,                              axilite_user_master_m0.awaddr
		.axilite_user_master_m0_awprot                             (axilite_user_master_m0_awprot),                        //   input,   width = 3,                                                    .awprot
		.axilite_user_master_m0_awvalid                            (axilite_user_master_m0_awvalid),                       //   input,   width = 1,                                                    .awvalid
		.axilite_user_master_m0_awready                            (axilite_user_master_m0_awready),                       //  output,   width = 1,                                                    .awready
		.axilite_user_master_m0_wdata                              (axilite_user_master_m0_wdata),                         //   input,  width = 32,                                                    .wdata
		.axilite_user_master_m0_wstrb                              (axilite_user_master_m0_wstrb),                         //   input,   width = 4,                                                    .wstrb
		.axilite_user_master_m0_wvalid                             (axilite_user_master_m0_wvalid),                        //   input,   width = 1,                                                    .wvalid
		.axilite_user_master_m0_wready                             (axilite_user_master_m0_wready),                        //  output,   width = 1,                                                    .wready
		.axilite_user_master_m0_bresp                              (axilite_user_master_m0_bresp),                         //  output,   width = 2,                                                    .bresp
		.axilite_user_master_m0_bvalid                             (axilite_user_master_m0_bvalid),                        //  output,   width = 1,                                                    .bvalid
		.axilite_user_master_m0_bready                             (axilite_user_master_m0_bready),                        //   input,   width = 1,                                                    .bready
		.axilite_user_master_m0_araddr                             (axilite_user_master_m0_araddr),                        //   input,  width = 26,                                                    .araddr
		.axilite_user_master_m0_arprot                             (axilite_user_master_m0_arprot),                        //   input,   width = 3,                                                    .arprot
		.axilite_user_master_m0_arvalid                            (axilite_user_master_m0_arvalid),                       //   input,   width = 1,                                                    .arvalid
		.axilite_user_master_m0_arready                            (axilite_user_master_m0_arready),                       //  output,   width = 1,                                                    .arready
		.axilite_user_master_m0_rdata                              (axilite_user_master_m0_rdata),                         //  output,  width = 32,                                                    .rdata
		.axilite_user_master_m0_rresp                              (axilite_user_master_m0_rresp),                         //  output,   width = 2,                                                    .rresp
		.axilite_user_master_m0_rvalid                             (axilite_user_master_m0_rvalid),                        //  output,   width = 1,                                                    .rvalid
		.axilite_user_master_m0_rready                             (axilite_user_master_m0_rready),                        //   input,   width = 1,                                                    .rready
		.axilite_pipeline_bridge_s0_awaddr                         (mm_interconnect_1_axilite_pipeline_bridge_s0_awaddr),  //  output,  width = 26,                          axilite_pipeline_bridge_s0.awaddr
		.axilite_pipeline_bridge_s0_awprot                         (mm_interconnect_1_axilite_pipeline_bridge_s0_awprot),  //  output,   width = 3,                                                    .awprot
		.axilite_pipeline_bridge_s0_awvalid                        (mm_interconnect_1_axilite_pipeline_bridge_s0_awvalid), //  output,   width = 1,                                                    .awvalid
		.axilite_pipeline_bridge_s0_awready                        (mm_interconnect_1_axilite_pipeline_bridge_s0_awready), //   input,   width = 1,                                                    .awready
		.axilite_pipeline_bridge_s0_wdata                          (mm_interconnect_1_axilite_pipeline_bridge_s0_wdata),   //  output,  width = 32,                                                    .wdata
		.axilite_pipeline_bridge_s0_wstrb                          (mm_interconnect_1_axilite_pipeline_bridge_s0_wstrb),   //  output,   width = 4,                                                    .wstrb
		.axilite_pipeline_bridge_s0_wvalid                         (mm_interconnect_1_axilite_pipeline_bridge_s0_wvalid),  //  output,   width = 1,                                                    .wvalid
		.axilite_pipeline_bridge_s0_wready                         (mm_interconnect_1_axilite_pipeline_bridge_s0_wready),  //   input,   width = 1,                                                    .wready
		.axilite_pipeline_bridge_s0_bresp                          (mm_interconnect_1_axilite_pipeline_bridge_s0_bresp),   //   input,   width = 2,                                                    .bresp
		.axilite_pipeline_bridge_s0_bvalid                         (mm_interconnect_1_axilite_pipeline_bridge_s0_bvalid),  //   input,   width = 1,                                                    .bvalid
		.axilite_pipeline_bridge_s0_bready                         (mm_interconnect_1_axilite_pipeline_bridge_s0_bready),  //  output,   width = 1,                                                    .bready
		.axilite_pipeline_bridge_s0_araddr                         (mm_interconnect_1_axilite_pipeline_bridge_s0_araddr),  //  output,  width = 26,                                                    .araddr
		.axilite_pipeline_bridge_s0_arprot                         (mm_interconnect_1_axilite_pipeline_bridge_s0_arprot),  //  output,   width = 3,                                                    .arprot
		.axilite_pipeline_bridge_s0_arvalid                        (mm_interconnect_1_axilite_pipeline_bridge_s0_arvalid), //  output,   width = 1,                                                    .arvalid
		.axilite_pipeline_bridge_s0_arready                        (mm_interconnect_1_axilite_pipeline_bridge_s0_arready), //   input,   width = 1,                                                    .arready
		.axilite_pipeline_bridge_s0_rdata                          (mm_interconnect_1_axilite_pipeline_bridge_s0_rdata),   //   input,  width = 32,                                                    .rdata
		.axilite_pipeline_bridge_s0_rresp                          (mm_interconnect_1_axilite_pipeline_bridge_s0_rresp),   //   input,   width = 2,                                                    .rresp
		.axilite_pipeline_bridge_s0_rvalid                         (mm_interconnect_1_axilite_pipeline_bridge_s0_rvalid),  //   input,   width = 1,                                                    .rvalid
		.axilite_pipeline_bridge_s0_rready                         (mm_interconnect_1_axilite_pipeline_bridge_s0_rready),  //  output,   width = 1,                                                    .rready
		.axilite_user_master_clk_reset_reset_bridge_in_reset_reset (~reset_reset_n),                                       //   input,   width = 1, axilite_user_master_clk_reset_reset_bridge_in_reset.reset
		.clock_in_out_clk_clk                                      (clk_clk)                                               //   input,   width = 1,                                    clock_in_out_clk.clk
	);

endmodule
