0.7
2020.1
May 27 2020
20:09:33
D:/myCollege/ComputerSystem/NSCSCC/NSCSCC/NSCSCC/PersonalProgress/HaitianJiang/SingleMiniSys/mycpu_design/mycpu_design.sim/sim_1/impl/timing/xsim/tb_datapath_1_time_impl.v,1606566596,verilog,,D:/myCollege/ComputerSystem/NSCSCC/NSCSCC/NSCSCC/PersonalProgress/HaitianJiang/SingleMiniSys/mycpu_design/mycpu_design.srcs/sim_1/new/tb_datapath_1.v,,ALU_1;RAM32M_HD12;RAM32M_HD13;RAM32M_HD14;RAM32M_HD15;RAM32M_HD16;RAM32M_HD17;RAM32M_HD18;RAM32M_HD19;RAM32M_HD20;RAM32M_HD21;RAM32M_HD22;RAM32M_UNIQ_BASE_;blk_mem_gen_0;blk_mem_gen_0__bindec;blk_mem_gen_0__blk_mem_gen_generic_cstr;blk_mem_gen_0__blk_mem_gen_mux;blk_mem_gen_0__blk_mem_gen_prim_width;blk_mem_gen_0__blk_mem_gen_prim_width__parameterized0;blk_mem_gen_0__blk_mem_gen_prim_width__parameterized1;blk_mem_gen_0__blk_mem_gen_prim_width__parameterized10;blk_mem_gen_0__blk_mem_gen_prim_width__parameterized11;blk_mem_gen_0__blk_mem_gen_prim_width__parameterized12;blk_mem_gen_0__blk_mem_gen_prim_width__parameterized13;blk_mem_gen_0__blk_mem_gen_prim_width__parameterized2;blk_mem_gen_0__blk_mem_gen_prim_width__parameterized3;blk_mem_gen_0__blk_mem_gen_prim_width__parameterized4;blk_mem_gen_0__blk_mem_gen_prim_width__parameterized5;blk_mem_gen_0__blk_mem_gen_prim_width__parameterized6;blk_mem_gen_0__blk_mem_gen_prim_width__parameterized7;blk_mem_gen_0__blk_mem_gen_prim_width__parameterized8;blk_mem_gen_0__blk_mem_gen_prim_width__parameterized9;blk_mem_gen_0__blk_mem_gen_prim_wrapper_init;blk_mem_gen_0__blk_mem_gen_prim_wrapper_init__parameterized0;blk_mem_gen_0__blk_mem_gen_prim_wrapper_init__parameterized1;blk_mem_gen_0__blk_mem_gen_prim_wrapper_init__parameterized10;blk_mem_gen_0__blk_mem_gen_prim_wrapper_init__parameterized11;blk_mem_gen_0__blk_mem_gen_prim_wrapper_init__parameterized12;blk_mem_gen_0__blk_mem_gen_prim_wrapper_init__parameterized13;blk_mem_gen_0__blk_mem_gen_prim_wrapper_init__parameterized2;blk_mem_gen_0__blk_mem_gen_prim_wrapper_init__parameterized3;blk_mem_gen_0__blk_mem_gen_prim_wrapper_init__parameterized4;blk_mem_gen_0__blk_mem_gen_prim_wrapper_init__parameterized5;blk_mem_gen_0__blk_mem_gen_prim_wrapper_init__parameterized6;blk_mem_gen_0__blk_mem_gen_prim_wrapper_init__parameterized7;blk_mem_gen_0__blk_mem_gen_prim_wrapper_init__parameterized8;blk_mem_gen_0__blk_mem_gen_prim_wrapper_init__parameterized9;blk_mem_gen_0__blk_mem_gen_top;blk_mem_gen_0__blk_mem_gen_v8_4_4;blk_mem_gen_0__blk_mem_gen_v8_4_4_synth;datapath_1;glbl;pc_1;reg_files_1,,,,,,,,
D:/myCollege/ComputerSystem/NSCSCC/NSCSCC/NSCSCC/PersonalProgress/HaitianJiang/SingleMiniSys/mycpu_design/mycpu_design.srcs/sim_1/new/tb_datapath_1.v,1606564758,verilog,,,,tb_datapath_1,,,,,,,,
