#! /c/iverilog/bin/vvp
:ivl_version "0.9.5 " "(v0_9_5)";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_005C9DC8 .scope module, "teste" "teste" 2 10;
 .timescale 0 0;
L_005B8AE8 .functor AND 1, L_005EFA28, L_005B8BC8, L_005B8C70, L_005EFB30;
L_005B8BC8 .functor NOT 1, L_005EFA80, C4<0>, C4<0>, C4<0>;
L_005B8C70 .functor NOT 1, L_005EFAD8, C4<0>, C4<0>, C4<0>;
L_005B8D50 .functor OR 1, v005EF348_0, L_005B8AE8, C4<0>, C4<0>;
v005EF0E0_0 .net *"_s30", 0 0, L_005EFA28; 1 drivers
v005EF138_0 .net *"_s32", 0 0, L_005EFA80; 1 drivers
v005EF190_0 .net *"_s33", 0 0, L_005B8BC8; 1 drivers
v005EF1E8_0 .net *"_s36", 0 0, L_005EFAD8; 1 drivers
v005EF240_0 .net *"_s37", 0 0, L_005B8C70; 1 drivers
v005EF298_0 .net *"_s40", 0 0, L_005EFB30; 1 drivers
v005EF2F0_0 .net "clock", 0 0, v005EF088_0; 1 drivers
v005EF348_0 .var "clr", 0 0;
v005EF3A0_0 .net "clr1", 0 0, L_005B8AE8; 1 drivers
v005EF3F8_0 .net "clr2", 0 0, L_005B8D50; 1 drivers
v005EF450_0 .var "p", 0 0;
RS_005CC244 .resolv tri, L_005EF558, L_005EF608, L_005EF768, L_005EF8C8;
v005EF4A8_0 .net8 "s", 5 0, RS_005CC244; 4 drivers
RS_005CC25C .resolv tri, L_005EF5B0, L_005EF660, L_005EF7C0, L_005EF920;
v005EF500_0 .net8 "snot", 5 0, RS_005CC25C; 4 drivers
L_005EF558 .part/pv v005EEF80_0, 0, 1, 6;
L_005EF5B0 .part/pv v005EEFD8_0, 0, 1, 6;
L_005EF608 .part/pv v005EED70_0, 1, 1, 6;
L_005EF660 .part/pv v005EEDC8_0, 1, 1, 6;
L_005EF6B8 .part RS_005CC25C, 0, 1;
L_005EF710 .part RS_005CC25C, 0, 1;
L_005EF768 .part/pv v006ED548_0, 2, 1, 6;
L_005EF7C0 .part/pv v006ED5A0_0, 2, 1, 6;
L_005EF818 .part RS_005CC25C, 1, 1;
L_005EF870 .part RS_005CC25C, 1, 1;
L_005EF8C8 .part/pv v006EE558_0, 3, 1, 6;
L_005EF920 .part/pv v006EE5B0_0, 3, 1, 6;
L_005EF978 .part RS_005CC25C, 2, 1;
L_005EF9D0 .part RS_005CC25C, 2, 1;
L_005EFA28 .part RS_005CC244, 0, 1;
L_005EFA80 .part RS_005CC244, 1, 1;
L_005EFAD8 .part RS_005CC244, 2, 1;
L_005EFB30 .part RS_005CC244, 3, 1;
S_005CA180 .scope module, "clk" "clock" 2 12, 3 1, S_005C9DC8;
 .timescale 0 0;
v005EF088_0 .var "clk", 0 0;
S_005CA208 .scope module, "t1" "tff" 2 18, 4 1, S_005C9DC8;
 .timescale 0 0;
v005EEE78_0 .alias "clk", 0 0, v005EF2F0_0;
v005EEED0_0 .alias "clr", 0 0, v005EF3F8_0;
v005EEF28_0 .net "preset", 0 0, v005EF450_0; 1 drivers
v005EEF80_0 .var "q", 0 0;
v005EEFD8_0 .var "qnot", 0 0;
v005EF030_0 .alias "t", 0 0, v005EF2F0_0;
E_005CB658 .event posedge, v005EEE78_0;
S_005CA290 .scope module, "t2" "tff" 2 19, 4 1, S_005C9DC8;
 .timescale 0 0;
v005EEC68_0 .net "clk", 0 0, L_005EF710; 1 drivers
v005EECC0_0 .alias "clr", 0 0, v005EF3F8_0;
v005EED18_0 .alias "preset", 0 0, v005EEF28_0;
v005EED70_0 .var "q", 0 0;
v005EEDC8_0 .var "qnot", 0 0;
v005EEE20_0 .net "t", 0 0, L_005EF6B8; 1 drivers
E_005CB678 .event posedge, v005EEC68_0;
S_005CA318 .scope module, "t3" "tff" 2 20, 4 1, S_005C9DC8;
 .timescale 0 0;
v006E2FE8_0 .net "clk", 0 0, L_005EF870; 1 drivers
v006E3040_0 .alias "clr", 0 0, v005EF3F8_0;
v006E3098_0 .alias "preset", 0 0, v005EEF28_0;
v006ED548_0 .var "q", 0 0;
v006ED5A0_0 .var "qnot", 0 0;
v005EEC10_0 .net "t", 0 0, L_005EF818; 1 drivers
E_005CB738 .event posedge, v006E2FE8_0;
S_005C9D40 .scope module, "t4" "tff" 2 21, 4 1, S_005C9DC8;
 .timescale 0 0;
v006E39D0_0 .net "clk", 0 0, L_005EF9D0; 1 drivers
v006E3A28_0 .alias "clr", 0 0, v005EF3F8_0;
v006E3A80_0 .alias "preset", 0 0, v005EEF28_0;
v006EE558_0 .var "q", 0 0;
v006EE5B0_0 .var "qnot", 0 0;
v006EE608_0 .net "t", 0 0, L_005EF978; 1 drivers
E_005CB718 .event posedge, v006E39D0_0;
    .scope S_005CA180;
T_0 ;
    %set/v v005EF088_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_005CA180;
T_1 ;
    %delay 12, 0;
    %load/v 8, v005EF088_0, 1;
    %inv 8, 1;
    %set/v v005EF088_0, 8, 1;
    %jmp T_1;
    .thread T_1;
    .scope S_005CA208;
T_2 ;
    %wait E_005CB658;
    %load/v 8, v005EEED0_0, 1;
    %jmp/0xz  T_2.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005EEF80_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v005EEFD8_0, 0, 1;
    %jmp T_2.1;
T_2.0 ;
    %load/v 8, v005EEF28_0, 1;
    %jmp/0xz  T_2.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005EEF80_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005EEFD8_0, 0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/v 8, v005EF030_0, 1;
    %jmp/0xz  T_2.4, 8;
    %load/v 8, v005EEF80_0, 1;
    %load/v 9, v005EEF80_0, 1;
    %inv 9, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_2.6, 8;
    %load/v 8, v005EEF80_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005EEF80_0, 0, 8;
    %load/v 8, v005EEFD8_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005EEFD8_0, 0, 8;
    %jmp T_2.7;
T_2.6 ;
    %ix/load 0, 1, 0;
    %assign/v0 v005EEF80_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v005EEFD8_0, 0, 1;
T_2.7 ;
T_2.4 ;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_005CA290;
T_3 ;
    %wait E_005CB678;
    %load/v 8, v005EECC0_0, 1;
    %jmp/0xz  T_3.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005EED70_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v005EEDC8_0, 0, 1;
    %jmp T_3.1;
T_3.0 ;
    %load/v 8, v005EED18_0, 1;
    %jmp/0xz  T_3.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005EED70_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005EEDC8_0, 0, 0;
    %jmp T_3.3;
T_3.2 ;
    %load/v 8, v005EEE20_0, 1;
    %jmp/0xz  T_3.4, 8;
    %load/v 8, v005EED70_0, 1;
    %load/v 9, v005EED70_0, 1;
    %inv 9, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_3.6, 8;
    %load/v 8, v005EED70_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005EED70_0, 0, 8;
    %load/v 8, v005EEDC8_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005EEDC8_0, 0, 8;
    %jmp T_3.7;
T_3.6 ;
    %ix/load 0, 1, 0;
    %assign/v0 v005EED70_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v005EEDC8_0, 0, 1;
T_3.7 ;
T_3.4 ;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_005CA318;
T_4 ;
    %wait E_005CB738;
    %load/v 8, v006E3040_0, 1;
    %jmp/0xz  T_4.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v006ED548_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v006ED5A0_0, 0, 1;
    %jmp T_4.1;
T_4.0 ;
    %load/v 8, v006E3098_0, 1;
    %jmp/0xz  T_4.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v006ED548_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v006ED5A0_0, 0, 0;
    %jmp T_4.3;
T_4.2 ;
    %load/v 8, v005EEC10_0, 1;
    %jmp/0xz  T_4.4, 8;
    %load/v 8, v006ED548_0, 1;
    %load/v 9, v006ED548_0, 1;
    %inv 9, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_4.6, 8;
    %load/v 8, v006ED548_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v006ED548_0, 0, 8;
    %load/v 8, v006ED5A0_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v006ED5A0_0, 0, 8;
    %jmp T_4.7;
T_4.6 ;
    %ix/load 0, 1, 0;
    %assign/v0 v006ED548_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v006ED5A0_0, 0, 1;
T_4.7 ;
T_4.4 ;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_005C9D40;
T_5 ;
    %wait E_005CB718;
    %load/v 8, v006E3A28_0, 1;
    %jmp/0xz  T_5.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v006EE558_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v006EE5B0_0, 0, 1;
    %jmp T_5.1;
T_5.0 ;
    %load/v 8, v006E3A80_0, 1;
    %jmp/0xz  T_5.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v006EE558_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v006EE5B0_0, 0, 0;
    %jmp T_5.3;
T_5.2 ;
    %load/v 8, v006EE608_0, 1;
    %jmp/0xz  T_5.4, 8;
    %load/v 8, v006EE558_0, 1;
    %load/v 9, v006EE558_0, 1;
    %inv 9, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_5.6, 8;
    %load/v 8, v006EE558_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v006EE558_0, 0, 8;
    %load/v 8, v006EE5B0_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v006EE5B0_0, 0, 8;
    %jmp T_5.7;
T_5.6 ;
    %ix/load 0, 1, 0;
    %assign/v0 v006EE558_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v006EE5B0_0, 0, 1;
T_5.7 ;
T_5.4 ;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_005C9DC8;
T_6 ;
    %set/v v005EF348_0, 1, 1;
    %set/v v005EF450_0, 0, 1;
    %delay 13, 0;
    %set/v v005EF348_0, 0, 1;
    %vpi_call 2 31 "$monitor", "%b, %b, %b, %b", &PV<v005EF4A8_0, 3, 1>, &PV<v005EF4A8_0, 2, 1>, &PV<v005EF4A8_0, 1, 1>, &PV<v005EF4A8_0, 0, 1>;
    %delay 996, 0;
    %vpi_call 2 32 "$finish";
    %end;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "Exercicio05.v";
    "./Clock.v";
    "./FlipFlopT.v";
