void F_1 ( T_1 * T_1 )\r\n{\r\nF_2 ( & T_1 -> V_1 . V_2 , V_3 ,\r\n( unsigned long ) T_1 ) ;\r\n}\r\nvoid F_3 ( T_1 * T_1 )\r\n{\r\nif ( T_1 )\r\nF_4 ( & T_1 -> V_1 . V_2 ) ;\r\n}\r\nvoid F_5 ( T_1 * T_1 )\r\n{\r\nif ( T_1 == NULL )\r\nreturn;\r\nT_1 -> V_1 . V_4 =\r\nF_6 ( T_1 -> V_5 [ V_6 ] ) / 10 ;\r\nF_7 ( & T_1 -> V_1 . V_2 , V_7 + V_8 ) ;\r\n}\r\nstatic void V_3 ( unsigned long V_9 )\r\n{\r\nT_1 * T_1 = (struct T_1 * ) V_9 ;\r\nT_2 * V_10 ;\r\nif ( T_1 == NULL || ! T_1 -> V_1 . V_11 )\r\nreturn;\r\nif ( ! T_1 -> V_1 . V_4 || -- T_1 -> V_1 . V_4 ) {\r\nF_5 ( T_1 ) ;\r\nreturn;\r\n}\r\nF_8 ( & V_12 ) ;\r\nF_9 (ax25, &ax25_list) {\r\nif ( V_10 -> T_1 != T_1 || ! ( V_10 -> V_13 & V_14 ) )\r\ncontinue;\r\nF_10 ( V_10 , V_15 , V_16 , V_17 ) ;\r\nF_11 ( V_10 , V_18 ) ;\r\n}\r\nF_12 ( & V_12 ) ;\r\nF_13 ( T_1 ) ;\r\n}\r\nvoid F_14 ( T_2 * V_10 )\r\n{\r\nstruct V_19 * V_20 = V_10 -> V_20 ;\r\nif ( V_20 )\r\nF_15 ( V_20 ) ;\r\nswitch ( V_10 -> V_21 ) {\r\ncase V_22 :\r\nif ( ! V_20 || F_16 ( V_20 , V_23 ) ||\r\n( V_20 -> V_24 == V_25 &&\r\nF_16 ( V_20 , V_26 ) ) ) {\r\nif ( V_20 ) {\r\nF_17 ( V_20 ) ;\r\nF_18 ( V_10 ) ;\r\nF_19 ( V_20 ) ;\r\nF_20 ( V_20 ) ;\r\n} else\r\nF_18 ( V_10 ) ;\r\nreturn;\r\n}\r\nbreak;\r\ncase V_27 :\r\nif ( V_20 != NULL ) {\r\nif ( F_21 ( & V_20 -> V_28 ) <\r\n( V_20 -> V_29 >> 1 ) &&\r\n( V_10 -> V_13 & V_30 ) ) {\r\nV_10 -> V_13 &= ~ V_30 ;\r\nV_10 -> V_13 &= ~ V_31 ;\r\nbreak;\r\n}\r\n}\r\nbreak;\r\n}\r\nif ( V_20 )\r\nF_19 ( V_20 ) ;\r\nF_22 ( V_10 ) ;\r\n}\r\nvoid F_23 ( T_2 * V_10 )\r\n{\r\nF_10 ( V_10 , V_15 , V_16 , V_17 ) ;\r\nF_24 ( V_10 ) ;\r\nF_11 ( V_10 , V_18 ) ;\r\n}\r\nvoid F_25 ( T_2 * V_10 )\r\n{\r\nF_26 ( V_10 ) ;\r\nV_10 -> V_32 = 0 ;\r\nV_10 -> V_21 = V_33 ;\r\nF_27 ( V_10 ) ;\r\nF_28 ( V_10 ) ;\r\nF_29 ( V_10 ) ;\r\nif ( V_10 -> V_20 != NULL ) {\r\nF_15 ( V_10 -> V_20 ) ;\r\nV_10 -> V_20 -> V_24 = V_34 ;\r\nV_10 -> V_20 -> V_35 = 0 ;\r\nV_10 -> V_20 -> V_36 |= V_37 ;\r\nif ( ! F_16 ( V_10 -> V_20 , V_26 ) ) {\r\nV_10 -> V_20 -> V_38 ( V_10 -> V_20 ) ;\r\nF_30 ( V_10 -> V_20 , V_26 ) ;\r\n}\r\nF_19 ( V_10 -> V_20 ) ;\r\n}\r\n}\r\nvoid F_31 ( T_2 * V_10 )\r\n{\r\nswitch ( V_10 -> V_21 ) {\r\ncase V_39 :\r\nif ( V_10 -> V_32 == V_10 -> V_40 ) {\r\nif ( V_10 -> V_41 == V_42 ) {\r\nF_11 ( V_10 , V_18 ) ;\r\nreturn;\r\n} else {\r\nV_10 -> V_41 = V_42 ;\r\nV_10 -> V_43 = V_10 -> T_1 -> V_5 [ V_44 ] ;\r\nV_10 -> V_32 = 0 ;\r\nF_10 ( V_10 , V_45 , V_46 , V_17 ) ;\r\n}\r\n} else {\r\nV_10 -> V_32 ++ ;\r\nif ( V_10 -> V_41 == V_42 )\r\nF_10 ( V_10 , V_45 , V_46 , V_17 ) ;\r\nelse\r\nF_10 ( V_10 , V_47 , V_46 , V_17 ) ;\r\n}\r\nbreak;\r\ncase V_33 :\r\nif ( V_10 -> V_32 == V_10 -> V_40 ) {\r\nF_10 ( V_10 , V_15 , V_16 , V_17 ) ;\r\nF_11 ( V_10 , V_18 ) ;\r\nreturn;\r\n} else {\r\nV_10 -> V_32 ++ ;\r\n}\r\nbreak;\r\ncase V_27 :\r\nif ( V_10 -> V_32 == V_10 -> V_40 ) {\r\nF_10 ( V_10 , V_48 , V_16 , V_49 ) ;\r\nF_11 ( V_10 , V_18 ) ;\r\nreturn;\r\n} else {\r\nV_10 -> V_32 ++ ;\r\n}\r\nbreak;\r\n}\r\nF_27 ( V_10 ) ;\r\nF_28 ( V_10 ) ;\r\n}
