M. Alderighi , A. Candelori , F. Casini , S. D'Angelo , M. Mancini , A. Paccagnella , S. Pastore , G. R. Sechi, Heavy Ion Effects on Configuration Logic of Virtex FPGAs, Proceedings of the 11th IEEE International On-Line Testing Symposium, p.49-53, July 06-08, 2005[doi>10.1109/IOLTS.2005.31]
P. Bernardi , M. Sonza Reorda , L. Sterpone , M. Violante, On the Evaluation of SEU Sensitiveness in SRAM-Based FPGAs, Proceedings of the International On-Line Testing Symposium, 10th IEEE, p.115, July 12-14, 2004[doi>10.1109/IOLTS.2004.33]
Daryl Bradley , Cesar Ortega-Sanchez , Andy Tyrrell, Embryonics + Immunotronics: A Bio-Inspired Approach to Fault Tolerance, Proceedings of the 2nd NASA/DoD workshop on Evolvable Hardware, p.215, July 13-15, 2000
Carmichael, C., Caffrey, M., and Salazar, A. 2000. Correcting single-event upsets through virtex partial configuration. Xilinx Application Note XAPP 216.
Miguel Garvie , Adrian Thompson, Evolution of self-diagnosing hardware, Proceedings of the 5th international conference on Evolvable systems: from biology to hardware, March 17-20, 2003, Trondheim, Norway
Kyrre Glette , Jim Torresen, A flexible on-chip evolution system implemented on a xilinx Virtex-II pro device, Proceedings of the 6th international conference on Evolvable Systems: from Biology to Hardware, September 12-14, 2005, Sitges, Spain[doi>10.1007/11549703_7]
David A. Gwaltney , Kenneth Dutton, A VHDL Core for Intrinsic Evolution of Discrete Time Filters with Signal Feedback, Proceedings of the 2005 NASA/DoD Conference on Evolvable Hardware, p.43-50, June 29-July 01, 2005[doi>10.1109/EH.2005.6]
Hartmann, M. and Haddow, P. C. 2004. Evolution of fault-tolerant and noise-robust digital designs. IEE Proceedings---Computers and Digital Techniques 151, 4, 287--294.
Tetsuya Higuchi , Tatsuya Niwa , Toshio Tanaka , Hitoshi Iba , Hugo de Garis , Tatsumi Furuya, Evolving hardware with genetic learning: a first step towards building a Darwin machine, Proceedings of the second international conference on From animals to animats 2 : simulation of adaptive behavior: simulation of adaptive behavior, p.417-424, August 1993, Honolulu, Hawai, USA
Jan Kořenek , Lukáš Sekanina, Intrinsic evolution of sorting networks: a novel complete hardware implementation for FPGAs, Proceedings of the 6th international conference on Evolvable Systems: from Biology to Hardware, September 12-14, 2005, Sitges, Spain[doi>10.1007/11549703_5]
John R. Koza , David Andre , Forrest H. Bennett , Martin A. Keane, Genetic Programming III: Darwinian Invention & Problem Solving, Morgan Kaufmann Publishers Inc., San Francisco, CA, 1999
Jason Lohn , Greg Larchev , Ronald DeMara, A genetic representation for evolutionary fault recovery in Virtex FPGAs, Proceedings of the 5th international conference on Evolvable systems: from biology to hardware, March 17-20, 2003, Trondheim, Norway
Mange, D., Sipper, M., Stauffer, A., and Tempesti, G. 2000. Towards robust integrated circuits: The embryonics approach. Proceedings of IEEE 88, 4, 516--541.
Tomáš Martínek , Lukáš Sekanina, An evolvable image filter: experimental evaluation of a complete hardware implementation in FPGA, Proceedings of the 6th international conference on Evolvable Systems: from Biology to Hardware, September 12-14, 2005, Sitges, Spain[doi>10.1007/11549703_8]
Jason Masner , John Cavalieri , James F. Frenzel , James Foster, Size versus Robustness in Evolved Sorting Networks: Is Bigger Better?, Proceedings of the 2nd NASA/DoD workshop on Evolvable Hardware, p.81, July 13-15, 2000
Julian F. Miller , Dominic Job , Vesselin K. Vassilev, Principles in the Evolutionary Design of Digital Circuits—Part I, Genetic Programming and Evolvable Machines, v.1 n.1-2, p.7-35, April 2000[doi>10.1023/A:1010016313373]
Dhiraj K. Pradhan, Fault-tolerant computer system design, Prentice-Hall, Inc., Upper Saddle River, NJ, 1996
qpro. 2001. Qpro Virtex 2.5v QML high-reliability FPGAs. Xilinx data sheet DS002.
Salomon, R., Widiger, H., and Tockhorn, A. 2006. Rapid evolution of time-efficient packet classifiers. In Proceedings of the 2006 IEEE Congress on Evolutionary Computation. Vancouver, Canada. IEEE CIS, 2793--2799.
Lukáš Sekanina, Virtual reconfigurable circuits for real-world applications of evolvable hardware, Proceedings of the 5th international conference on Evolvable systems: from biology to hardware, March 17-20, 2003, Trondheim, Norway
Lukas Sekanina, Evolvable Components: From Theory to Hardware Implementations, SpringerVerlag, 2004
Lukas Sekanina, On dependability of FPGA-based evolvable hardware systems that utilize virtual reconfigurable circuits, Proceedings of the 3rd conference on Computing frontiers, May 03-05, 2006, Ischia, Italy[doi>10.1145/1128022.1128052]
Sekanina, L. and Friedl, S. 2004. An evolvable combinational unit for FPGAs. Comput. Informat. 23, 5, 461--486.
Sekanina, L., Martinek, T., and Gajda, Z. 2006. Extrinsic and intrinsic evolution of multifunctional combinational modules. In Proceedings of the IEEE Congress on Evolutionary Computation. Vancouver, Canada. IEEE CIS, 9676--9683.
Stoica, A., Keymeulen, D., Arslan, T., Duong, V., Zebulum, R. S., Ferguson, I., and Guo, X. 2004. Circuit self-recovery experiments in extreme environments. In Proceedings of the 2004 NASA/DoD Conference on Evolvable Hardware. Seattle, WA, IEEE Computer Society, 142--145.
A. Stoica , D. Keymeulen , R. Zebulum, Evolvable Hardware Solutions For Extreme Temperature Electronics, Proceedings of the The 3rd NASA/DoD Workshop on Evolvable Hardware, p.93, July 12-14, 2001
A. Stoica , D. Keymeulen , R. Zebulum , A. Thakoor , T. Daud , G. Klimeck , Y. Jin , R. Tawel , V. Duong, Evolution of Analog Circuits on Field Programmable Transistor Arrays, Proceedings of the 2nd NASA/DoD workshop on Evolvable Hardware, p.99, July 13-15, 2000
Adrian Thompson , C. J. Van Rijsbergen, Hardware Evolution: Automatic Design of Electronic Circuits in Reconfigurable Hardware by Artificial Evolution, Springer-Verlag New York, Inc., Secaucus, NJ, 2001
A. M. Tyrrell , G. Hollingworth , S. L. Smith, Evolutionary Strategies And Intrinsic Fault Tolerance, Proceedings of the The 3rd NASA/DoD Workshop on Evolvable Hardware, p.98, July 12-14, 2001
Tyrrell, A. M., Krohling, R., and Zhou, Y. 2004. A new evolutionary algorithm for the promotion of evolvable hardware. IEE Proceedings: Computers and Digital Techniques 151, 4, 267--275.
Zdenek Vasicek , Lukas Sekanina, An evolvable hardware system in Xilinx Virtex II Pro FPGA, International Journal of Innovative Computing and Applications, v.1 n.1, p.63-73, April 2007[doi>10.1504/IJICA.2007.013402]
Michael Wirthlin , Eric Johnson , Nathan Rollins , Michael Caffrey , Paul Graham, The Reliability of FPGA Circuit Designs in the Presence of Radiation Induced Configuration Upsets, Proceedings of the 11th Annual IEEE Symposium on Field-Programmable Custom Computing Machines, p.133, April 09-11, 2003
Ricardo S. Zebulum , Didier Keymeulen , Vu Duong , Xin Guo , M. I. Ferguson , Adrian Stoica, Experimental Results in Evolutionary Fault-Recovery for Field Programmable, Proceedings of the 2003 NASA/DoD Conference on Evolvable Hardware, p.192, July 09-11, 2003
Ricardo S. Zebulum , Adrian Stoica , Didier Keymeulen , Lukas Sekanina , Rajeshuni Ramesham , Xin Guo, Evolvable hardware system at extreme low temperatures, Proceedings of the 6th international conference on Evolvable Systems: from Biology to Hardware, September 12-14, 2005, Sitges, Spain[doi>10.1007/11549703_4]
Zhang, Y., Smith, S., and Tyrrell, A. 2004. Intrinsic evolvable hardware in digital filter design. In Applications of Evolutionary Computing. Lecture Notes in Computer Science, vol. 3005. Springer-Verlag, Berlin, Germany, 389--398.
